<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file readanwrite_impl1.ncd.
Design name: Test
NCD version: 3.3
Vendor:      LATTICE
Device:      LFXP2-5E
Package:     TQFP144
Performance: 6
Loading device for application trce from file 'mg5a26x29.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.42.
Performance Hardware Data Status:   Final          Version 11.5.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2</big></U></B>
Thu Jul 14 12:51:13 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o ReadAnWrite_impl1.twr -gui ReadAnWrite_impl1.ncd ReadAnWrite_impl1.prf 
Design file:     readanwrite_impl1.ncd
Preference file: readanwrite_impl1.prf
Device,speed:    LFXP2-5E,6
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY PORT "ipClk" 50.000000 MHz (0 errors)</A></LI>            3430 items scored, 0 timing errors detected.
Report:  123.168MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_1' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets_UART_INST_edgeDetectorio[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "registers_Resetio" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_0_3' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "readRegisters.Buttons_0io[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_4' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "readRegisters.Buttons_0io[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_5' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "readRegisters.Buttons_0io[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_6' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "readRegisters.Buttons_0io[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_7' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets_UART_INST_opTxio" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_8' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_stretch" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_9' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_10' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_11' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_12' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_13' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_14' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_enbl[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_15' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_enbl[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_16' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_det_cntr[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_17' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_cntr[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_18' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_19' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_20' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_21' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_22' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_23' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_24' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_25' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_26' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[8]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_27' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[9]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_28' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[10]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_29' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[11]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_30' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[12]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_31' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[13]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_32' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[14]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_33' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[15]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_34' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[16]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_35' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[17]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_36' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[18]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_37' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[19]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_38' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[20]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_39' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[21]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_40' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[22]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_41' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[23]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_42' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[24]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_43' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[25]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_44' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[26]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_45' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[27]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_46' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[28]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_47' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[29]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_48' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[30]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_49' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[31]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_50' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[32]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_51' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[33]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_52' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[34]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_53' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[35]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_54' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[36]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_55' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[37]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_56' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[38]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_57' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[39]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_58' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[40]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_59' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[41]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_60' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[42]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_61' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_62' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_63' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_64' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_65' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_66' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_67' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_68' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_69' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[8]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_70' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[9]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_71' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[10]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_72' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[11]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_73' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[12]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_74' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[13]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_75' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[14]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_76' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[15]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_77' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[16]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_78' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[17]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_79' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[18]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_80' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[19]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_81' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[20]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_82' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[21]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_83' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[22]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_84' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[23]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_85' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[24]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_86' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[25]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_87' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[26]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_88' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[27]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_89' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[28]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_90' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[29]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_91' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[30]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_92' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[31]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_93' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[32]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_94' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[33]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_95' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[34]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_96' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_97' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_98' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_99' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_100' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_101' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_102' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_103' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_104' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_105' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_106' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_first_rd_d2" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_107' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_first_rd_d1" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_108' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_first_rd" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_109' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/start_d" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_110' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/start_bit" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_111' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/sample_en_d" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_112' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_113' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_114' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_115' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_116' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_117' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_118' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_119' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_120' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[8]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_121' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[11]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_122' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[14]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_123' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_124' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_125' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_126' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_127' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_128' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cap_reg[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_129' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_130' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_131' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_132' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_133' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_134' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_135' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_136' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_137' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_138' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_139' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_140' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_141' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_142' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_143' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_144' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/mem_full_cntr[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_145' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_146' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_147' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_148' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_149' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_150' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/full_reg" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_151' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/full" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_152' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/force_trig" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_153' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/clear" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_154' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/capture" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_155' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/armed_p1" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_156' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/armed" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_157' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc_en" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_158' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc_clr" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_159' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_160' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_161' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_162' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_163' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_164' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_165' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_166' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_167' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[8]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_168' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[9]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_169' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[10]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_170' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[11]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_171' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[12]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_172' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[13]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_173' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[14]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_174' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[15]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_175' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_176' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_177' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_178' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_179' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_180' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_181' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_shift_en" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_182' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_183' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_184' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_185' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_186' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_187' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_188' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_189' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_190' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[8]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_191' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[9]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_192' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[10]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_193' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[11]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_194' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[12]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_195' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[13]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_196' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[14]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_197' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[15]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_198' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/te_prog_din[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_199' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/te_prog_din[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_200' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/te_block" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_201' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_202' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_203' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_204' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_205' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_206' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_207' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_208' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_209' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_210' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_211' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_212' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_29_rep1" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_213' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_214' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_215' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_216' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_217' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_218' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[8]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_219' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[8]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_220' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[9]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_221' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[9]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_222' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[10]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_223' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[10]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_224' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[11]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_225' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[11]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_226' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[12]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_227' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[12]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_228' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[13]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_229' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[13]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_230' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[14]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_231' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[14]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_232' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[15]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_233' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[15]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_234' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[16]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_235' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[16]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_236' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[17]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_237' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[17]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_238' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[18]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_239' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[18]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_240' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[19]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_241' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[19]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_242' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[20]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_243' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[20]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_244' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[21]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_245' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[21]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_246' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[22]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_247' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[22]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_248' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[23]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_249' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[23]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_250' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[24]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_251' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[25]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_252' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[25]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_253' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[26]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_254' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[26]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_255' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[27]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_256' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[27]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_257' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[28]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_258' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[28]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_259' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[29]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_260' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[29]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_261' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[30]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_262' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[30]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_263' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[31]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_264' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[31]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_265' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[32]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_266' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[32]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_267' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[33]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_268' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[33]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_269' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[35]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_270' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[40]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_271' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_fast[28]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_272' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[34]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_273' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[34]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_274' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[37]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_275' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[39]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_276' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_fast_0[28]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_277' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_28_rep1" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_278' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[24]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_279' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[36]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_280' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[38]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_281' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[41]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_282' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[42]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_283' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_fast_0[29]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_284' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_fast[29]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_285' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_29_rep1_0" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_286' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_28_rep1_0" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_287' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[35]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_288' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/r_w" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_289' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/parity_err_lat" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_290' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/parity_err" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_291' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/parity_checker" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_292' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/parity_calc" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_293' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_294' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_295' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_296' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_297' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d6" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_298' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d5" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_299' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d4" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_300' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d3" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_301' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d2" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_302' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d1" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_303' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d2" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_304' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_rep2_0" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_305' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_rep2" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_306' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_rep1_0" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_307' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_rep1" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_308' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_fast_0" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_309' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_fast" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_310' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_311' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jce2_d3" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_312' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jce2_d2" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_313' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jce2_d1" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_314' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/cmd_block_extend" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_315' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_reclk[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_316' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_reclk[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_317' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_reclk[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_318' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_reclk[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_319' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d5" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_320' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d4" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_321' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d3" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_322' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d2" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_323' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d1" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_324' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_325' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_326' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_327' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_328' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_329' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_330' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/addr_15_d1" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_331' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/addr_15" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_332' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/trigger_reg" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_333' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/trig_cnt[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_334' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/trig_cnt[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_335' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/trig_cnt[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_336' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg2[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_337' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg2[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_338' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg1[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_339' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg1[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_340' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg1[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_341' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg0_read" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_342' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg0[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_343' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg0[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_344' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg0[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_345' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_wr_bit_cntr[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_346' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_wr_addr_cntr[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_347' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_wr_addr_cntr[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_348' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_prog_en" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_349' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_prog_active" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_350' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/trig_start_mask_cnt[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_351' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/trig_start_mask_cnt[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_352' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_353' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_354' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_355' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_356' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_357' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_358' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_359' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_360' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[8]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_361' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[9]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_362' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[10]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_363' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[11]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_364' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[12]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_365' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[13]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_366' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[14]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_367' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[15]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_368' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_out_reg_d1" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_369' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_out_reg" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_370' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_event_cnt_cntg_reg[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_371' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_event_cnt_cntg_reg[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_372' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/state_cntr[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_373' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/num_then_reg[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_374' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/next_then_shift[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_375' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/next_then_shift[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_376' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/next_then_reg[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_377' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/next_then_reg[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_378' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/jshift_d2" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_379' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_380' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_381' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_start_d1" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_382' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_prog_en" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_383' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_prog_active" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_384' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_385' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_386' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_387' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_388' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_389' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_390' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_391' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_392' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_393' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_394' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_395' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_396' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_397' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_398' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_399' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_400' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_401' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_402' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_403' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[8]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_404' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[8]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_405' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[9]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_406' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[9]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_407' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[10]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_408' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[10]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_409' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[11]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_410' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[11]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_411' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[12]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_412' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[12]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_413' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[13]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_414' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[13]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_415' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[14]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_416' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[14]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_417' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[15]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_418' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[15]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_419' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_out_reg" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_420' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_event_cnt_cntg_reg[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_421' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/state_cntr[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_422' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/num_then_reg[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_423' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/next_then_reg[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_424' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/jshift_d2" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_425' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/tu_out" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_426' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/op_code[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_427' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/op_code[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_428' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/op_code[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_429' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/mask_reg[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_430' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/input_a_d2[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_431' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/input_a_d1[0]" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_0_432' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/compare_reg[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_433' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/tu_out" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_434' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/op_code[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_435' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/op_code[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_436' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/op_code[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_437' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/mask_reg[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_438' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/input_a_d2[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_439' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/input_a_d1[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_440' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/compare_reg[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_441' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "writeController/state[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_442' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "writeController/opWrData_1[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_443' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "writeController/opWrData_1[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_444' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "writeController/opWrData_1[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_445' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "writeController/opWrData_1[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_446' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "writeController/opWrData_1[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_447' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "writeController/opWrData_1[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_448' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "writeController/opWrData_1[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_449' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "writeController/opWrData_1[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_450' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "writeController/opTxWrEnable" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_451' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "writeController/dataLength[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_452' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "writeController/dataLength[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_453' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "writeController/dataLength[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_454' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "readController/state[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_455' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Valid" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_456' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Source[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_457' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Source[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_458' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Source[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_459' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Source[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_460' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Source[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_461' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Source[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_462' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Source[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_463' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Source[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_464' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Destination[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_465' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Destination[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_466' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Destination[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_467' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Destination[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_468' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Destination[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_469' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Destination[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_470' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Destination[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_471' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Destination[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_472' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Data[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_473' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Data[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_474' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Data[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_475' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Data[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_476' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Data[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_477' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Data[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_478' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Data[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_479' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Data[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_480' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opReadAddress[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_481' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opReadAddress[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_482' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opReadAddress[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_483' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opReadAddress[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_484' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opReadAddress[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_485' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opReadAddress[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_486' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opReadAddress[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_487' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opReadAddress[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_488' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "readController/edgeDetector[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_489' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "readController/edgeDetector[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_490' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "readController/dataLength[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_491' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "readController/dataLength[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_492' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "readController/dataLength[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_493' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "readController/dataLength[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_494' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "registers/opWrRegisters.LEDs[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_495' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "registers/opWrRegisters.LEDs[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_496' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "registers/opWrRegisters.LEDs[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_497' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "registers/opWrRegisters.LEDs[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_498' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "registers/opWrRegisters.LEDs[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_499' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "registers/opWrRegisters.LEDs[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_500' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "registers/opWrRegisters.LEDs[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_501' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "registers/opWrRegisters.LEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_502' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "registers/opRdData[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_503' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "registers/opRdData[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_504' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "registers/opRdData[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_505' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "registers/opRdData[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_506' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "registers/opRdData[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_507' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "registers/opRdData[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_508' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "registers/opRdData[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_509' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "registers/opRdData[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_510' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/txState[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_511' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/txState[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_512' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/txState[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_513' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/txState[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_514' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/txState[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_515' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/txState[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_516' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/rxState[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_517' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/rxState[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_518' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/rxState[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_519' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/rxState[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_520' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/rxState[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_521' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/reset" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_0_522' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/receiveDataLength[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_523' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/receiveDataLength[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_524' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/receiveDataLength[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_525' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/receiveDataLength[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_526' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/receiveDataLength[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_527' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/receiveDataLength[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_528' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/receiveDataLength[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_529' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/receiveDataLength[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_530' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opTxReady" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_531' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Valid" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_532' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Source[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_533' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Source[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_534' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Source[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_535' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Source[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_536' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Source[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_537' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Source[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_538' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Source[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_539' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Source[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_540' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.SoP" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_541' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Length[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_542' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Length[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_543' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Length[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_544' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Length[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_545' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Length[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_546' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Length[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_547' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Length[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_548' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Length[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_549' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.EoP" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_550' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Destination[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_551' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Destination[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_552' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Destination[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_553' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Destination[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_554' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Destination[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_555' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Destination[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_556' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Destination[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_557' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Destination[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_558' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Data[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_559' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Data[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_560' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Data[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_561' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Data[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_562' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Data[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_563' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Data[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_564' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Data[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_565' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Data[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_566' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxSource[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_567' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxSource[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_568' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxSource[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_569' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxSource[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_570' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxSource[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_571' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxSource[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_572' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxSource[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_573' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxSource[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_574' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxLength[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_575' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxLength[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_576' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxLength[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_577' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxLength[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_578' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxLength[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_579' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxLength[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_580' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxLength[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_581' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxLength[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_582' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxData[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_583' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxData[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_584' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxData[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_585' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxData[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_586' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxData[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_587' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxData[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_588' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxData[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_589' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxData[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_590' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/locaTxDestination[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_591' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/locaTxDestination[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_592' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/locaTxDestination[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_593' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/locaTxDestination[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_594' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/locaTxDestination[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_595' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/locaTxDestination[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_596' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/locaTxDestination[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_597' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/locaTxDestination[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_598' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_TxSend" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_599' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_TxData_tri_enable" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_600' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_TxData[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_601' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_TxData[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_602' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_TxData[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_603' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_TxData[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_604' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_TxData[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_605' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_TxData[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_606' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_TxData[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_607' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_TxData[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_608' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/txState[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_609' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/txCounter[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_610' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/txCounter[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_611' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/txCounter[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_612' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/txCounter[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_613' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/txCounter[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_614' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/txCounter[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_615' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/txCounter[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_616' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/txCounter[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_617' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/txCounter[8]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_618' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/txBitCounter[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_619' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/txBitCounter[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_620' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/txBitCounter[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_621' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/txBitCounter[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_622' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/txBitCounter[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_623' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/rxCounter[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_624' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/rxCounter[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_625' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/rxCounter[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_626' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/rxCounter[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_627' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/rxCounter[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_628' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/rxCounter[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_629' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/rxCounter[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_630' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/rxCounter[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_631' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/rxCounter[8]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_632' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/reset" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_633' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/opTxBusy" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_634' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/opRxValid" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_635' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/opRxData_1[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_636' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/opRxData_1[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_637' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/opRxData_1[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_638' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/opRxData_1[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_639' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/opRxData_1[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_640' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/opRxData_1[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_641' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/opRxData_1[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_642' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/opRxData_1[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_643' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/localTxData[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_644' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/localTxData[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_645' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/localTxData[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_646' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/localTxData[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_647' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/localTxData[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_648' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/localTxData[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_649' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/localTxData[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_650' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/localTxData[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_651' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/localTxData[8]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_652' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/localTxData[9]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_653' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/localRxData[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_654' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/localRxData[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_655' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/localRxData[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_656' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/localRxData[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_657' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/localRxData[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_658' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/localRxData[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_659' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/localRxData[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_660' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/localRxData[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_661' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/localRxData[8]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_662' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/localRxData[9]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_663' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/edgeDetector[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_664' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/clockEnable" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_665' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets_UART_INST_edgeDetectorio[0]" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_0_666' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "registers_Resetio" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_667' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "readRegisters.Buttons_0io[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_668' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "readRegisters.Buttons_0io[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_669' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "readRegisters.Buttons_0io[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_670' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "readRegisters.Buttons_0io[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_671' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets_UART_INST_opTxio" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_672' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_stretch" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_673' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_674' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_675' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_676' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_677' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_678' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_enbl[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_679' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_enbl[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_680' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_det_cntr[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_681' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_cntr[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_682' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_683' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_684' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_685' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_686' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_687' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_688' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_689' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_690' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[8]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_691' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[9]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_692' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[10]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_693' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[11]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_694' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[12]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_695' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[13]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_696' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[14]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_697' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[15]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_698' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[16]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_699' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[17]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_700' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[18]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_701' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[19]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_702' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[20]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_703' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[21]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_704' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[22]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_705' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[23]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_706' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[24]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_707' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[25]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_708' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[26]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_709' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[27]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_710' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[28]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_711' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[29]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_712' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[30]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_713' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[31]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_714' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[32]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_715' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[33]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_716' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[34]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_717' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[35]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_718' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[36]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_719' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[37]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_720' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[38]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_721' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[39]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_722' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[40]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_723' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[41]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_724' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[42]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_725' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_726' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_727' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_728' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_729' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_730' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_731' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_732' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_733' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[8]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_734' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[9]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_735' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[10]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_736' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[11]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_737' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[12]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_738' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[13]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_739' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[14]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_740' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[15]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_741' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[16]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_742' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[17]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_743' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[18]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_744' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[19]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_745' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[20]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_746' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[21]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_747' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[22]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_748' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[23]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_749' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[24]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_750' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[25]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_751' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[26]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_752' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[27]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_753' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[28]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_754' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[29]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_755' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[30]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_756' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[31]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_757' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[32]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_758' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[33]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_759' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[34]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_760' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_761' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_762' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_763' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_764' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_765' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_766' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_767' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_768' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_769' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_770' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_first_rd_d2" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_771' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_first_rd_d1" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_772' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_first_rd" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_773' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/start_d" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_774' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/start_bit" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_775' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/sample_en_d" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_776' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_777' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_778' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_779' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_780' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_781' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_782' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_783' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_784' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[8]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_785' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[11]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_786' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[14]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_787' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_788' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_789' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_790' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_791' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_792' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cap_reg[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_793' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_794' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_795' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_796' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_797' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_798' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_799' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_800' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_801' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_802' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_803' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_804' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_805' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_806' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_807' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_808' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/mem_full_cntr[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_809' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_810' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_811' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_812' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_813' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_814' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/full_reg" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_815' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/full" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_816' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/force_trig" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_817' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/clear" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_818' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/capture" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_819' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/armed_p1" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_820' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/armed" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_821' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc_en" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_822' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc_clr" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_823' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_824' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_825' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_826' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_827' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_828' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_829' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_830' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_831' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[8]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_832' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[9]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_833' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[10]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_834' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[11]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_835' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[12]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_836' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[13]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_837' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[14]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_838' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[15]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_839' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_840' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_841' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_842' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_843' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_844' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_845' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_shift_en" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_846' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_847' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_848' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_849' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_850' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_851' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_852' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_853' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_854' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[8]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_855' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[9]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_856' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[10]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_857' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[11]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_858' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[12]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_859' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[13]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_860' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[14]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_861' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[15]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_862' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/te_prog_din[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_863' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/te_prog_din[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_864' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/te_block" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_865' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_866' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_867' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_868' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_869' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_870' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_871' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_872' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_873' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_874' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_875' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_876' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_29_rep1" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_877' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_878' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_879' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_880' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_881' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_882' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[8]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_883' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[8]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_884' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[9]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_885' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[9]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_886' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[10]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_887' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[10]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_888' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[11]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_889' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[11]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_890' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[12]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_891' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[12]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_892' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[13]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_893' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[13]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_894' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[14]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_895' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[14]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_896' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[15]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_897' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[15]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_898' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[16]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_899' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[16]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_900' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[17]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_901' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[17]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_902' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[18]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_903' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[18]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_904' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[19]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_905' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[19]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_906' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[20]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_907' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[20]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_908' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[21]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_909' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[21]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_910' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[22]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_911' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[22]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_912' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[23]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_913' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[23]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_914' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[24]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_915' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[25]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_916' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[25]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_917' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[26]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_918' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[26]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_919' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[27]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_920' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[27]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_921' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[28]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_922' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[28]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_923' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[29]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_924' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[29]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_925' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[30]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_926' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[30]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_927' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[31]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_928' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[31]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_929' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[32]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_930' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[32]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_931' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[33]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_932' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[33]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_933' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[35]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_934' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[40]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_935' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_fast[28]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_936' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[34]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_937' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[34]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_938' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[37]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_939' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[39]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_940' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_fast_0[28]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_941' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_28_rep1" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_942' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[24]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_943' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[36]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_944' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[38]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_945' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[41]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_946' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[42]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_947' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_fast_0[29]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_948' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_fast[29]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_949' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_29_rep1_0" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_950' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_28_rep1_0" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_951' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[35]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_952' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/r_w" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_953' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/parity_err_lat" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_954' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/parity_err" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_955' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/parity_checker" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_956' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/parity_calc" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_957' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_958' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_959' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_960' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_961' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d6" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_962' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d5" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_963' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d4" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_964' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d3" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_965' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d2" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_966' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d1" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_967' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d2" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_968' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_rep2_0" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_969' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_rep2" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_970' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_rep1_0" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_971' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_rep1" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_972' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_fast_0" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_973' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_fast" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_974' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_975' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jce2_d3" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_976' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jce2_d2" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_977' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jce2_d1" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_978' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/cmd_block_extend" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_979' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_reclk[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_980' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_reclk[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_981' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_reclk[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_982' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_reclk[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_983' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d5" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_984' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d4" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_985' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d3" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_986' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d2" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_987' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d1" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_988' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_989' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_990' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_991' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_992' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_993' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_994' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/addr_15_d1" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_995' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/addr_15" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_996' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/trigger_reg" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_997' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/trig_cnt[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_998' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/trig_cnt[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_999' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/trig_cnt[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1000' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg2[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1001' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg2[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1002' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg1[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1003' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg1[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1004' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg1[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1005' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg0_read" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1006' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg0[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1007' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg0[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1008' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg0[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1009' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_wr_bit_cntr[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1010' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_wr_addr_cntr[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1011' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_wr_addr_cntr[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1012' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_prog_en" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1013' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_prog_active" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1014' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/trig_start_mask_cnt[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1015' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/trig_start_mask_cnt[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1016' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1017' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1018' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1019' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1020' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1021' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1022' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1023' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1024' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[8]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1025' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[9]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1026' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[10]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1027' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[11]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1028' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[12]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1029' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[13]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1030' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[14]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1031' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[15]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1032' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_out_reg_d1" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1033' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_out_reg" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1034' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_event_cnt_cntg_reg[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1035' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_event_cnt_cntg_reg[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1036' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/state_cntr[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1037' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/num_then_reg[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1038' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/next_then_shift[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1039' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/next_then_shift[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1040' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/next_then_reg[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1041' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/next_then_reg[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1042' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/jshift_d2" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1043' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1044' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1045' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_start_d1" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1046' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_prog_en" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1047' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_prog_active" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1048' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1049' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1050' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1051' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1052' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1053' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1054' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1055' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1056' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1057' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1058' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1059' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1060' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1061' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1062' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1063' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1064' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1065' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1066' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1067' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[8]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1068' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[8]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1069' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[9]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1070' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[9]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1071' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[10]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1072' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[10]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1073' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[11]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1074' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[11]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1075' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[12]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1076' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[12]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1077' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[13]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1078' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[13]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1079' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[14]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1080' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[14]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1081' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[15]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1082' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[15]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1083' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_out_reg" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1084' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_event_cnt_cntg_reg[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1085' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/state_cntr[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1086' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/num_then_reg[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1087' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/next_then_reg[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1088' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/jshift_d2" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1089' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/tu_out" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1090' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/op_code[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1091' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/op_code[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1092' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/op_code[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1093' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/mask_reg[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1094' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/input_a_d2[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1095' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/input_a_d1[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1096' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/compare_reg[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1097' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/tu_out" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1098' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/op_code[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1099' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/op_code[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1100' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/op_code[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1101' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/mask_reg[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1102' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/input_a_d2[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1103' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/input_a_d1[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1104' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/compare_reg[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1105' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "writeController/state[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1106' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "writeController/opWrData_1[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1107' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "writeController/opWrData_1[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1108' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "writeController/opWrData_1[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1109' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "writeController/opWrData_1[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1110' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "writeController/opWrData_1[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1111' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "writeController/opWrData_1[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1112' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "writeController/opWrData_1[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1113' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "writeController/opWrData_1[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1114' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "writeController/opTxWrEnable" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1115' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "writeController/dataLength[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1116' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "writeController/dataLength[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1117' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "writeController/dataLength[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1118' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "readController/state[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1119' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Valid" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1120' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Source[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1121' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Source[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1122' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Source[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1123' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Source[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1124' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Source[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1125' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Source[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1126' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Source[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1127' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Source[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1128' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Destination[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1129' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Destination[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1130' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Destination[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1131' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Destination[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1132' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Destination[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1133' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Destination[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1134' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Destination[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1135' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Destination[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1136' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Data[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1137' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Data[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1138' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Data[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1139' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Data[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1140' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Data[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1141' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Data[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1142' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Data[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1143' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Data[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1144' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opReadAddress[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1145' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opReadAddress[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1146' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opReadAddress[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1147' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opReadAddress[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1148' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opReadAddress[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1149' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opReadAddress[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1150' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opReadAddress[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1151' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opReadAddress[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1152' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "readController/edgeDetector[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1153' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "readController/edgeDetector[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1154' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "readController/dataLength[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1155' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "readController/dataLength[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1156' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "readController/dataLength[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1157' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "readController/dataLength[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1158' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "registers/opWrRegisters.LEDs[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1159' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "registers/opWrRegisters.LEDs[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1160' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "registers/opWrRegisters.LEDs[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1161' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "registers/opWrRegisters.LEDs[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1162' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "registers/opWrRegisters.LEDs[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1163' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "registers/opWrRegisters.LEDs[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1164' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "registers/opWrRegisters.LEDs[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1165' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "registers/opWrRegisters.LEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1166' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "registers/opRdData[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1167' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "registers/opRdData[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1168' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "registers/opRdData[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1169' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "registers/opRdData[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1170' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "registers/opRdData[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1171' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "registers/opRdData[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1172' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "registers/opRdData[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1173' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "registers/opRdData[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1174' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/txState[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1175' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/txState[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1176' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/txState[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1177' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/txState[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1178' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/txState[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1179' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/txState[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1180' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/rxState[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1181' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/rxState[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1182' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/rxState[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1183' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/rxState[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1184' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/rxState[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1185' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/reset" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1186' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/receiveDataLength[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1187' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/receiveDataLength[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1188' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/receiveDataLength[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1189' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/receiveDataLength[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1190' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/receiveDataLength[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1191' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/receiveDataLength[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1192' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/receiveDataLength[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1193' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/receiveDataLength[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1194' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opTxReady" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1195' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Valid" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1196' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Source[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1197' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Source[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1198' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Source[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1199' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Source[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1200' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Source[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1201' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Source[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1202' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Source[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1203' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Source[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1204' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.SoP" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1205' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Length[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1206' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Length[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1207' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Length[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1208' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Length[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1209' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Length[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1210' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Length[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1211' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Length[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1212' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Length[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1213' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.EoP" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1214' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Destination[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1215' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Destination[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1216' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Destination[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1217' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Destination[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1218' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Destination[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1219' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Destination[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1220' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Destination[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1221' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Destination[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1222' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Data[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1223' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Data[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1224' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Data[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1225' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Data[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1226' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Data[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1227' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Data[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1228' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Data[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1229' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Data[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1230' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxSource[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1231' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxSource[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1232' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxSource[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1233' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxSource[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1234' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxSource[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1235' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxSource[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1236' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxSource[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1237' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxSource[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1238' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxLength[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1239' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxLength[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1240' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxLength[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1241' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxLength[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1242' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxLength[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1243' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxLength[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1244' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxLength[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1245' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxLength[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1246' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxData[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1247' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxData[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1248' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxData[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1249' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxData[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1250' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxData[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1251' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxData[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1252' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxData[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1253' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxData[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1254' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/locaTxDestination[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1255' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/locaTxDestination[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1256' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/locaTxDestination[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1257' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/locaTxDestination[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1258' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/locaTxDestination[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1259' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/locaTxDestination[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1260' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/locaTxDestination[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1261' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/locaTxDestination[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1262' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_TxSend" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1263' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_TxData_tri_enable" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1264' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_TxData[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1265' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_TxData[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1266' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_TxData[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1267' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_TxData[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1268' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_TxData[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1269' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_TxData[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1270' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_TxData[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1271' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_TxData[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1272' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/txState[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1273' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/txCounter[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1274' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/txCounter[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1275' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/txCounter[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1276' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/txCounter[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1277' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/txCounter[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1278' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/txCounter[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1279' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/txCounter[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1280' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/txCounter[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1281' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/txCounter[8]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1282' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/txBitCounter[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1283' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/txBitCounter[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1284' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/txBitCounter[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1285' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/txBitCounter[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1286' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/txBitCounter[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1287' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/rxCounter[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1288' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/rxCounter[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1289' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/rxCounter[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1290' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/rxCounter[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1291' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/rxCounter[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1292' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/rxCounter[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1293' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/rxCounter[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1294' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/rxCounter[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1295' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/rxCounter[8]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1296' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/reset" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1297' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/opTxBusy" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1298' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/opRxValid" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1299' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/opRxData_1[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1300' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/opRxData_1[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1301' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/opRxData_1[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1302' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/opRxData_1[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1303' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/opRxData_1[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1304' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/opRxData_1[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1305' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/opRxData_1[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1306' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/opRxData_1[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1307' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/localTxData[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1308' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/localTxData[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1309' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/localTxData[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1310' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/localTxData[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1311' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/localTxData[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1312' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/localTxData[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1313' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/localTxData[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1314' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/localTxData[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1315' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/localTxData[8]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1316' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/localTxData[9]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1317' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/localRxData[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1318' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/localRxData[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1319' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/localRxData[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1320' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/localRxData[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1321' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/localRxData[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1322' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/localRxData[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1323' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/localRxData[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1324' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/localRxData[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1325' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/localRxData[8]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1326' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/localRxData[9]" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_0_1327' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/edgeDetector[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1328' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/clockEnable" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1329' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets_UART_INST_edgeDetectorio[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1330' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "registers_Resetio" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1331' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readRegisters.Buttons_0io[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1332' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readRegisters.Buttons_0io[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1333' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readRegisters.Buttons_0io[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1334' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readRegisters.Buttons_0io[3]" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_0_1335' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets_UART_INST_opTxio" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1336' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_stretch" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1337' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1338' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1339' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1340' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1341' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1342' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_enbl[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1343' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_enbl[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1344' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_det_cntr[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1345' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_cntr[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1346' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1347' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1348' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1349' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1350' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1351' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1352' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1353' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1354' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[8]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1355' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[9]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1356' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[10]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1357' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[11]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1358' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[12]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1359' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[13]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1360' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[14]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1361' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[15]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1362' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[16]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1363' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[17]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1364' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[18]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1365' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[19]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1366' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[20]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1367' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[21]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1368' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[22]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1369' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[23]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1370' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[24]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1371' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[25]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1372' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[26]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1373' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[27]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1374' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[28]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1375' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[29]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1376' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[30]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1377' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[31]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1378' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[32]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1379' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[33]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1380' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[34]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1381' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[35]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1382' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[36]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1383' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[37]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1384' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[38]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1385' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[39]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1386' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[40]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1387' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[41]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1388' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[42]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1389' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1390' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1391' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1392' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1393' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1394' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1395' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1396' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1397' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[8]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1398' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[9]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1399' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[10]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1400' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[11]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1401' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[12]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1402' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[13]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1403' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[14]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1404' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[15]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1405' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[16]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1406' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[17]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1407' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[18]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1408' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[19]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1409' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[20]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1410' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[21]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1411' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[22]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1412' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[23]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1413' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[24]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1414' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[25]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1415' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[26]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1416' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[27]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1417' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[28]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1418' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[29]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1419' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[30]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1420' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[31]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1421' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[32]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1422' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[33]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1423' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[34]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1424' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1425' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1426' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1427' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1428' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1429' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1430' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1431' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1432' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1433' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1434' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_first_rd_d2" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1435' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_first_rd_d1" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1436' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_first_rd" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1437' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/start_d" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1438' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/start_bit" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1439' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/sample_en_d" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1440' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1441' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1442' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1443' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1444' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1445' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1446' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1447' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1448' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[8]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1449' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[11]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1450' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[14]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1451' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1452' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1453' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1454' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1455' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1456' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cap_reg[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1457' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1458' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1459' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1460' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1461' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1462' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1463' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1464' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1465' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1466' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1467' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1468' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1469' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1470' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1471' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1472' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/mem_full_cntr[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1473' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1474' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1475' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1476' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1477' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1478' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/full_reg" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1479' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/full" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1480' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/force_trig" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1481' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/clear" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1482' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/capture" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1483' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/armed_p1" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1484' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/armed" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1485' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc_en" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1486' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc_clr" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1487' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1488' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1489' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1490' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1491' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1492' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1493' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1494' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1495' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[8]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1496' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[9]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1497' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[10]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1498' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[11]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1499' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[12]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1500' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[13]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1501' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[14]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1502' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[15]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1503' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1504' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1505' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1506' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1507' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1508' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1509' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_shift_en" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1510' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1511' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1512' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1513' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1514' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1515' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1516' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1517' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1518' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[8]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1519' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[9]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1520' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[10]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1521' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[11]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1522' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[12]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1523' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[13]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1524' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[14]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1525' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[15]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1526' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/te_prog_din[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1527' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/te_prog_din[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1528' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/te_block" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1529' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1530' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1531' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1532' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1533' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1534' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1535' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1536' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1537' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1538' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1539' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1540' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_29_rep1" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1541' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1542' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1543' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1544' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1545' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1546' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[8]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1547' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[8]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1548' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[9]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1549' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[9]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1550' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[10]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1551' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[10]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1552' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[11]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1553' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[11]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1554' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[12]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1555' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[12]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1556' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[13]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1557' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[13]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1558' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[14]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1559' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[14]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1560' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[15]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1561' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[15]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1562' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[16]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1563' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[16]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1564' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[17]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1565' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[17]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1566' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[18]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1567' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[18]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1568' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[19]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1569' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[19]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1570' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[20]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1571' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[20]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1572' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[21]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1573' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[21]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1574' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[22]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1575' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[22]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1576' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[23]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1577' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[23]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1578' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[24]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1579' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[25]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1580' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[25]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1581' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[26]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1582' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[26]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1583' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[27]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1584' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[27]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1585' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[28]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1586' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[28]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1587' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[29]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1588' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[29]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1589' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[30]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1590' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[30]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1591' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[31]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1592' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[31]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1593' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[32]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1594' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[32]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1595' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[33]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1596' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[33]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1597' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[35]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1598' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[40]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1599' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_fast[28]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1600' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[34]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1601' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[34]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1602' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[37]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1603' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[39]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1604' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_fast_0[28]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1605' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_28_rep1" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1606' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[24]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1607' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[36]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1608' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[38]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1609' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[41]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1610' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[42]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1611' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_fast_0[29]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1612' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_fast[29]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1613' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_29_rep1_0" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1614' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_28_rep1_0" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1615' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[35]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1616' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/r_w" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1617' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/parity_err_lat" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1618' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/parity_err" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1619' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/parity_checker" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1620' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/parity_calc" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1621' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1622' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1623' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1624' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1625' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d6" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1626' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d5" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1627' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d4" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1628' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d3" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1629' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d2" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1630' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d1" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1631' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d2" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1632' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_rep2_0" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1633' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_rep2" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1634' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_rep1_0" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1635' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_rep1" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1636' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_fast_0" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1637' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_fast" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1638' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1639' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jce2_d3" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1640' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jce2_d2" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1641' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jce2_d1" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1642' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/cmd_block_extend" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1643' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_reclk[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1644' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_reclk[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1645' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_reclk[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1646' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_reclk[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1647' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d5" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1648' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d4" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1649' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d3" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1650' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d2" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1651' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d1" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1652' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1653' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1654' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1655' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1656' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1657' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1658' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/addr_15_d1" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1659' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/addr_15" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1660' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/trigger_reg" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1661' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/trig_cnt[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1662' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/trig_cnt[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1663' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/trig_cnt[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1664' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg2[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1665' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg2[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1666' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg1[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1667' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg1[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1668' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg1[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1669' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg0_read" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1670' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg0[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1671' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg0[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1672' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg0[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1673' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_wr_bit_cntr[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1674' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_wr_addr_cntr[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1675' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_wr_addr_cntr[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1676' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_prog_en" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1677' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_prog_active" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1678' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/trig_start_mask_cnt[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1679' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/trig_start_mask_cnt[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1680' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1681' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1682' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1683' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1684' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1685' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1686' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1687' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1688' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[8]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1689' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[9]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1690' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[10]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1691' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[11]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1692' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[12]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1693' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[13]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1694' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[14]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1695' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[15]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1696' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_out_reg_d1" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1697' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_out_reg" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1698' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_event_cnt_cntg_reg[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1699' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_event_cnt_cntg_reg[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1700' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/state_cntr[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1701' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/num_then_reg[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1702' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/next_then_shift[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1703' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/next_then_shift[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1704' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/next_then_reg[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1705' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/next_then_reg[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1706' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/jshift_d2" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1707' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1708' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1709' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_start_d1" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1710' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_prog_en" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1711' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_prog_active" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1712' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1713' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1714' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1715' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1716' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1717' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1718' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1719' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1720' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1721' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1722' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1723' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1724' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1725' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1726' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1727' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1728' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1729' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1730' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1731' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[8]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1732' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[8]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1733' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[9]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1734' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[9]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1735' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[10]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1736' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[10]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1737' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[11]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1738' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[11]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1739' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[12]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1740' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[12]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1741' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[13]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1742' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[13]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1743' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[14]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1744' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[14]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1745' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[15]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1746' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[15]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1747' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_out_reg" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1748' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_event_cnt_cntg_reg[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1749' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/state_cntr[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1750' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/num_then_reg[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1751' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/next_then_reg[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1752' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/jshift_d2" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1753' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/tu_out" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1754' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/op_code[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1755' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/op_code[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1756' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/op_code[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1757' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/mask_reg[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1758' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/input_a_d2[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1759' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/input_a_d1[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1760' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/compare_reg[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1761' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/tu_out" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1762' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/op_code[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1763' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/op_code[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1764' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/op_code[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1765' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/mask_reg[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1766' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/input_a_d2[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1767' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/input_a_d1[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1768' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/compare_reg[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1769' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "writeController/state[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1770' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "writeController/opWrData_1[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1771' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "writeController/opWrData_1[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1772' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "writeController/opWrData_1[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1773' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "writeController/opWrData_1[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1774' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "writeController/opWrData_1[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1775' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "writeController/opWrData_1[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1776' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "writeController/opWrData_1[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1777' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "writeController/opWrData_1[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1778' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "writeController/opTxWrEnable" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1779' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "writeController/dataLength[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1780' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "writeController/dataLength[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1781' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "writeController/dataLength[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1782' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/state[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1783' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Valid" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1784' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Source[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1785' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Source[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1786' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Source[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1787' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Source[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1788' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Source[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1789' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Source[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1790' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Source[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1791' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Source[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1792' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Destination[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1793' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Destination[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1794' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Destination[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1795' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Destination[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1796' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Destination[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1797' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Destination[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1798' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Destination[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1799' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Destination[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1800' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Data[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1801' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Data[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1802' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Data[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1803' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Data[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1804' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Data[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1805' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Data[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1806' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Data[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1807' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Data[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1808' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opReadAddress[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1809' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opReadAddress[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1810' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opReadAddress[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1811' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opReadAddress[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1812' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opReadAddress[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1813' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opReadAddress[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1814' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opReadAddress[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1815' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opReadAddress[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1816' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/edgeDetector[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1817' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/edgeDetector[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1818' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/dataLength[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1819' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/dataLength[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1820' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/dataLength[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1821' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/dataLength[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1822' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "registers/opWrRegisters.LEDs[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1823' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "registers/opWrRegisters.LEDs[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1824' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "registers/opWrRegisters.LEDs[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1825' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "registers/opWrRegisters.LEDs[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1826' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "registers/opWrRegisters.LEDs[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1827' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "registers/opWrRegisters.LEDs[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1828' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "registers/opWrRegisters.LEDs[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1829' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "registers/opWrRegisters.LEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1830' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "registers/opRdData[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1831' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "registers/opRdData[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1832' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "registers/opRdData[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1833' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "registers/opRdData[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1834' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "registers/opRdData[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1835' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "registers/opRdData[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1836' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "registers/opRdData[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1837' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "registers/opRdData[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1838' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/txState[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1839' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/txState[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1840' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/txState[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1841' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/txState[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1842' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/txState[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1843' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/txState[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1844' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/rxState[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1845' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/rxState[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1846' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/rxState[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1847' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/rxState[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1848' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/rxState[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1849' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/reset" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1850' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/receiveDataLength[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1851' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/receiveDataLength[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1852' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/receiveDataLength[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1853' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/receiveDataLength[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1854' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/receiveDataLength[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1855' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/receiveDataLength[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1856' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/receiveDataLength[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1857' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/receiveDataLength[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1858' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opTxReady" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1859' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Valid" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1860' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Source[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1861' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Source[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1862' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Source[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1863' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Source[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1864' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Source[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1865' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Source[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1866' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Source[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1867' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Source[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1868' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.SoP" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1869' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Length[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1870' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Length[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1871' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Length[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1872' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Length[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1873' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Length[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1874' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Length[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1875' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Length[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1876' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Length[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1877' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.EoP" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1878' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Destination[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1879' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Destination[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1880' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Destination[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1881' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Destination[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1882' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Destination[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1883' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Destination[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1884' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Destination[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1885' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Destination[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1886' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Data[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1887' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Data[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1888' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Data[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1889' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Data[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1890' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Data[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1891' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Data[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1892' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Data[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1893' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Data[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1894' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxSource[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1895' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxSource[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1896' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxSource[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1897' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxSource[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1898' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxSource[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1899' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxSource[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1900' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxSource[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1901' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxSource[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1902' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxLength[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1903' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxLength[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1904' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxLength[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1905' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxLength[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1906' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxLength[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1907' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxLength[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1908' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxLength[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1909' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxLength[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1910' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxData[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1911' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxData[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1912' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxData[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1913' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxData[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1914' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxData[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1915' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxData[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1916' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxData[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1917' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxData[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1918' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/locaTxDestination[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1919' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/locaTxDestination[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1920' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/locaTxDestination[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1921' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/locaTxDestination[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1922' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/locaTxDestination[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1923' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/locaTxDestination[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1924' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/locaTxDestination[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1925' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/locaTxDestination[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1926' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_TxSend" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1927' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_TxData_tri_enable" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1928' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_TxData[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1929' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_TxData[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1930' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_TxData[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1931' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_TxData[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1932' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_TxData[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1933' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_TxData[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1934' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_TxData[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1935' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_TxData[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1936' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/txState[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1937' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/txCounter[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1938' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/txCounter[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1939' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/txCounter[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1940' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/txCounter[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1941' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/txCounter[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1942' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/txCounter[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1943' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/txCounter[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1944' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/txCounter[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1945' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/txCounter[8]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1946' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/txBitCounter[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1947' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/txBitCounter[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1948' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/txBitCounter[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1949' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/txBitCounter[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1950' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/txBitCounter[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1951' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/rxCounter[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1952' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/rxCounter[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1953' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/rxCounter[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1954' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/rxCounter[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1955' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/rxCounter[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1956' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/rxCounter[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1957' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/rxCounter[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1958' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/rxCounter[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1959' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/rxCounter[8]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1960' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/reset" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1961' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/opTxBusy" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1962' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/opRxValid" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1963' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/opRxData_1[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1964' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/opRxData_1[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1965' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/opRxData_1[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1966' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/opRxData_1[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1967' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/opRxData_1[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1968' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/opRxData_1[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1969' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/opRxData_1[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1970' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/opRxData_1[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1971' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/localTxData[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1972' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/localTxData[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1973' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/localTxData[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1974' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/localTxData[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1975' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/localTxData[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1976' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/localTxData[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1977' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/localTxData[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1978' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/localTxData[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1979' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/localTxData[8]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1980' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/localTxData[9]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1981' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/localRxData[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1982' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/localRxData[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1983' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/localRxData[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1984' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/localRxData[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1985' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/localRxData[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1986' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/localRxData[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1987' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/localRxData[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1988' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/localRxData[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1989' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/localRxData[8]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1990' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/localRxData[9]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1991' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/edgeDetector[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1992' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/clockEnable" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1993' Target='right'>BLOCK PATH FROM CELL "uartPackets_UART_INST_edgeDetectorio[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1994' Target='right'>BLOCK PATH FROM CELL "uartPackets_UART_INST_edgeDetectorio[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1995' Target='right'>BLOCK PATH FROM CELL "registers_Resetio" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1996' Target='right'>BLOCK PATH FROM CELL "registers_Resetio" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1997' Target='right'>BLOCK PATH FROM CELL "readRegisters.Buttons_0io[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1998' Target='right'>BLOCK PATH FROM CELL "readRegisters.Buttons_0io[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1999' Target='right'>BLOCK PATH FROM CELL "readRegisters.Buttons_0io[1]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2000' Target='right'>BLOCK PATH FROM CELL "readRegisters.Buttons_0io[1]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2001' Target='right'>BLOCK PATH FROM CELL "readRegisters.Buttons_0io[2]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2002' Target='right'>BLOCK PATH FROM CELL "readRegisters.Buttons_0io[2]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2003' Target='right'>BLOCK PATH FROM CELL "readRegisters.Buttons_0io[3]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2004' Target='right'>BLOCK PATH FROM CELL "readRegisters.Buttons_0io[3]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2005' Target='right'>BLOCK PATH FROM CELL "uartPackets_UART_INST_opTxio" TO PORT "opTx" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_0_2006' Target='right'>BLOCK PATH FROM CELL "uartPackets_UART_INST_opTxio" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2007' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_stretch" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2008' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_stretch" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2009' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2010' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2011' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[1]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2012' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[1]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2013' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[2]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2014' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[2]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2015' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[3]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2016' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[3]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2017' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[4]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2018' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[4]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2019' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_enbl[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2020' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_enbl[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2021' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_enbl[1]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2022' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_enbl[1]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2023' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_det_cntr[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2024' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_det_cntr[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2025' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_cntr[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2026' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_cntr[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2027' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2028' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2029' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[1]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2030' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[1]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2031' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[2]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2032' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[2]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2033' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[3]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2034' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[3]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2035' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[4]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2036' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[4]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2037' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[5]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2038' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[5]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2039' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[6]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2040' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[6]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2041' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[7]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2042' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[7]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2043' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[8]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2044' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[8]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2045' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[9]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2046' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[9]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2047' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[10]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2048' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[10]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2049' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[11]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2050' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[11]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2051' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[12]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2052' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[12]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2053' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[13]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2054' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[13]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2055' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[14]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2056' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[14]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2057' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[15]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2058' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[15]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2059' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[16]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2060' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[16]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2061' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[17]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2062' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[17]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2063' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[18]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2064' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[18]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2065' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[19]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2066' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[19]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2067' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[20]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2068' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[20]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2069' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[21]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2070' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[21]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2071' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[22]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2072' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[22]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2073' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[23]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2074' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[23]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2075' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[24]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2076' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[24]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2077' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[25]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2078' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[25]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2079' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[26]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2080' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[26]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2081' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[27]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2082' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[27]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2083' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[28]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2084' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[28]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2085' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[29]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2086' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[29]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2087' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[30]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2088' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[30]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2089' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[31]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2090' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[31]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2091' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[32]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2092' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[32]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2093' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[33]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2094' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[33]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2095' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[34]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2096' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[34]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2097' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[35]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2098' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[35]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2099' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[36]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2100' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[36]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2101' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[37]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2102' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[37]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2103' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[38]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2104' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[38]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2105' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[39]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2106' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[39]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2107' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[40]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2108' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[40]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2109' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[41]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2110' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[41]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2111' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[42]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2112' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[42]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2113' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2114' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2115' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[1]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2116' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[1]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2117' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[2]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2118' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[2]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2119' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[3]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2120' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[3]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2121' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[4]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2122' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[4]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2123' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[5]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2124' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[5]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2125' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[6]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2126' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[6]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2127' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[7]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2128' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[7]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2129' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[8]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2130' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[8]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2131' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[9]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2132' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[9]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2133' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[10]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2134' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[10]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2135' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[11]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2136' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[11]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2137' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[12]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2138' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[12]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2139' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[13]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2140' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[13]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2141' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[14]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2142' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[14]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2143' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[15]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2144' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[15]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2145' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[16]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2146' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[16]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2147' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[17]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2148' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[17]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2149' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[18]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2150' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[18]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2151' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[19]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2152' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[19]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2153' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[20]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2154' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[20]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2155' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[21]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2156' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[21]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2157' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[22]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2158' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[22]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2159' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[23]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2160' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[23]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2161' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[24]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2162' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[24]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2163' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[25]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2164' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[25]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2165' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[26]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2166' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[26]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2167' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[27]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2168' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[27]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2169' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[28]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2170' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[28]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2171' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[29]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2172' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[29]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2173' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[30]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2174' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[30]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2175' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[31]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2176' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[31]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2177' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[32]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2178' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[32]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2179' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[33]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2180' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[33]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2181' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[34]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2182' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[34]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2183' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2184' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2185' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[1]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2186' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[1]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2187' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[2]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2188' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[2]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2189' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[3]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2190' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[3]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2191' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[4]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2192' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[4]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2193' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2194' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2195' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[1]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2196' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[1]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2197' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[2]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2198' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[2]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2199' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[3]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2200' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[3]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2201' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[4]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2202' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[4]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2203' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_first_rd_d2" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2204' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_first_rd_d2" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2205' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_first_rd_d1" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2206' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_first_rd_d1" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2207' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_first_rd" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2208' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_first_rd" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2209' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/start_d" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2210' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/start_d" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2211' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/start_bit" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2212' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/start_bit" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2213' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/sample_en_d" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2214' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/sample_en_d" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2215' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2216' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2217' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[1]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2218' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[1]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2219' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[2]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2220' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[2]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2221' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[3]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2222' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[3]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2223' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[4]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2224' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[4]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2225' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[5]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2226' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[5]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2227' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[6]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2228' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[6]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2229' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[7]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2230' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[7]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2231' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[8]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2232' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[8]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2233' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[11]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2234' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[11]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2235' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[14]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2236' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[14]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2237' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2238' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2239' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[1]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2240' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[1]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2241' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[2]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2242' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[2]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2243' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[3]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2244' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[3]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2245' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[4]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2246' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[4]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2247' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cap_reg[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2248' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cap_reg[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2249' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2250' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2251' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[1]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2252' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[1]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2253' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[2]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2254' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[2]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2255' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[3]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2256' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[3]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2257' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[4]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2258' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[4]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2259' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2260' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2261' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[1]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2262' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[1]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2263' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[2]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2264' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[2]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2265' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[3]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2266' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[3]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2267' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[4]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2268' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[4]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2269' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2270' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2271' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[1]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2272' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[1]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2273' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[2]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2274' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[2]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2275' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[3]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2276' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[3]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2277' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[4]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2278' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[4]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2279' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/mem_full_cntr[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2280' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/mem_full_cntr[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2281' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2282' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2283' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[1]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2284' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[1]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2285' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[2]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2286' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[2]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2287' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[3]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2288' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[3]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2289' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[4]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2290' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[4]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2291' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/full_reg" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2292' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/full_reg" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2293' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/full" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2294' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/full" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2295' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/force_trig" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2296' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/force_trig" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2297' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/clear" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2298' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/clear" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2299' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/capture" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2300' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/capture" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2301' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/armed_p1" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2302' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/armed_p1" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2303' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/armed" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2304' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/armed" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2305' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc_en" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2306' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc_en" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2307' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc_clr" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2308' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc_clr" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2309' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2310' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2311' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[1]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2312' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[1]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2313' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[2]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2314' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[2]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2315' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[3]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2316' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[3]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2317' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[4]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2318' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[4]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2319' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[5]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2320' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[5]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2321' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[6]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2322' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[6]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2323' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[7]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2324' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[7]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2325' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[8]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2326' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[8]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2327' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[9]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2328' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[9]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2329' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[10]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2330' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[10]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2331' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[11]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2332' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[11]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2333' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[12]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2334' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[12]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2335' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[13]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2336' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[13]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2337' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[14]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2338' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[14]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2339' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[15]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2340' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[15]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2341' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2342' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2343' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[1]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2344' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[1]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2345' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[2]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2346' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[2]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2347' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[3]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2348' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[3]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2349' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[4]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2350' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[4]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2351' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[5]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2352' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[5]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2353' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_shift_en" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2354' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_shift_en" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2355' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2356' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2357' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[1]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2358' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[1]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2359' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[2]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2360' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[2]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2361' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[3]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2362' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[3]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2363' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[4]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2364' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[4]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2365' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[5]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2366' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[5]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2367' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[6]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2368' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[6]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2369' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[7]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2370' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[7]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2371' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[8]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2372' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[8]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2373' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[9]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2374' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[9]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2375' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[10]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2376' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[10]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2377' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[11]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2378' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[11]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2379' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[12]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2380' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[12]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2381' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[13]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2382' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[13]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2383' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[14]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2384' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[14]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2385' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[15]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2386' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[15]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2387' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/te_prog_din[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2388' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/te_prog_din[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2389' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/te_prog_din[1]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2390' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/te_prog_din[1]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2391' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/te_block" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2392' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/te_block" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2393' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2394' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2395' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2396' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2397' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[1]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2398' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[1]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2399' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[1]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2400' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[1]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2401' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[2]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2402' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[2]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2403' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[2]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2404' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[2]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2405' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[3]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2406' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[3]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2407' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[3]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2408' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[3]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2409' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[4]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2410' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[4]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2411' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[5]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2412' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[5]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2413' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[6]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2414' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[6]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2415' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_29_rep1" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2416' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_29_rep1" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2417' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[4]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2418' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[4]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2419' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[5]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2420' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[5]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2421' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[6]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2422' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[6]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2423' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[7]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2424' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[7]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2425' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[7]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2426' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[7]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2427' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[8]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2428' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[8]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2429' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[8]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2430' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[8]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2431' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[9]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2432' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[9]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2433' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[9]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2434' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[9]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2435' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[10]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2436' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[10]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2437' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[10]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2438' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[10]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2439' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[11]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2440' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[11]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2441' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[11]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2442' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[11]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2443' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[12]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2444' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[12]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2445' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[12]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2446' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[12]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2447' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[13]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2448' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[13]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2449' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[13]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2450' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[13]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2451' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[14]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2452' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[14]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2453' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[14]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2454' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[14]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2455' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[15]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2456' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[15]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2457' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[15]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2458' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[15]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2459' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[16]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2460' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[16]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2461' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[16]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2462' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[16]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2463' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[17]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2464' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[17]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2465' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[17]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2466' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[17]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2467' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[18]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2468' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[18]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2469' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[18]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2470' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[18]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2471' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[19]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2472' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[19]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2473' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[19]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2474' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[19]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2475' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[20]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2476' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[20]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2477' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[20]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2478' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[20]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2479' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[21]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2480' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[21]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2481' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[21]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2482' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[21]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2483' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[22]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2484' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[22]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2485' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[22]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2486' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[22]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2487' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[23]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2488' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[23]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2489' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[23]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2490' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[23]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2491' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[24]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2492' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[24]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2493' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[25]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2494' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[25]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2495' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[25]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2496' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[25]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2497' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[26]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2498' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[26]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2499' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[26]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2500' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[26]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2501' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[27]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2502' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[27]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2503' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[27]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2504' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[27]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2505' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[28]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2506' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[28]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2507' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[28]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2508' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[28]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2509' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[29]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2510' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[29]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2511' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[29]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2512' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[29]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2513' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[30]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2514' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[30]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2515' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[30]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2516' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[30]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2517' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[31]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2518' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[31]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2519' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[31]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2520' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[31]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2521' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[32]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2522' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[32]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2523' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[32]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2524' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[32]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2525' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[33]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2526' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[33]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2527' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[33]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2528' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[33]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2529' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[35]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2530' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[35]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2531' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[40]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2532' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[40]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2533' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_fast[28]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2534' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_fast[28]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2535' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[34]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2536' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[34]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2537' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[34]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2538' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[34]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2539' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[37]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2540' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[37]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2541' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[39]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2542' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[39]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2543' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_fast_0[28]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2544' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_fast_0[28]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2545' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_28_rep1" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2546' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_28_rep1" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2547' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[24]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2548' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[24]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2549' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[36]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2550' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[36]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2551' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[38]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2552' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[38]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2553' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[41]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2554' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[41]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2555' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[42]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2556' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[42]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2557' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_fast_0[29]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2558' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_fast_0[29]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2559' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_fast[29]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2560' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_fast[29]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2561' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_29_rep1_0" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2562' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_29_rep1_0" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2563' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_28_rep1_0" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2564' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_28_rep1_0" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2565' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[35]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2566' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[35]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2567' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/r_w" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2568' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/r_w" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2569' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/parity_err_lat" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2570' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/parity_err_lat" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2571' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/parity_err" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2572' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/parity_err" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2573' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/parity_checker" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2574' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/parity_checker" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2575' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/parity_calc" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2576' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/parity_calc" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2577' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2578' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2579' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[1]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2580' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[1]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2581' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[2]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2582' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[2]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2583' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[3]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2584' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[3]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2585' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d6" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2586' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d6" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2587' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d5" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2588' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d5" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2589' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d4" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2590' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d4" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2591' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d3" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2592' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d3" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2593' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d2" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2594' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d2" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2595' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d1" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2596' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d1" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2597' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d2" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2598' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d2" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2599' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_rep2_0" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2600' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_rep2_0" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2601' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_rep2" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2602' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_rep2" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2603' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_rep1_0" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2604' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_rep1_0" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2605' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_rep1" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2606' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_rep1" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2607' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_fast_0" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2608' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_fast_0" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2609' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_fast" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2610' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_fast" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2611' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2612' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2613' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jce2_d3" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2614' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jce2_d3" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2615' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jce2_d2" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2616' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jce2_d2" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2617' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jce2_d1" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2618' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jce2_d1" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2619' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/cmd_block_extend" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2620' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/cmd_block_extend" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2621' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_reclk[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2622' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_reclk[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2623' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_reclk[1]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2624' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_reclk[1]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2625' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_reclk[2]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2626' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_reclk[2]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2627' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_reclk[3]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2628' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_reclk[3]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2629' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d5" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2630' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d5" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2631' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d4" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2632' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d4" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2633' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d3" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2634' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d3" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2635' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d2" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2636' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d2" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2637' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d1" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2638' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d1" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2639' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2640' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2641' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[1]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2642' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[1]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2643' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[2]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2644' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[2]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2645' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[3]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2646' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[3]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2647' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[4]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2648' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[4]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2649' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[5]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2650' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[5]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2651' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/addr_15_d1" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2652' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/addr_15_d1" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2653' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/addr_15" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2654' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/addr_15" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2655' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/trigger_reg" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2656' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/trigger_reg" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2657' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/trig_cnt[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2658' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/trig_cnt[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2659' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/trig_cnt[1]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2660' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/trig_cnt[1]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2661' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/trig_cnt[2]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2662' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/trig_cnt[2]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2663' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg2[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2664' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg2[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2665' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg2[1]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2666' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg2[1]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2667' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg1[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2668' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg1[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2669' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg1[1]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2670' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg1[1]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2671' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg1[2]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2672' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg1[2]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2673' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg0_read" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2674' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg0_read" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2675' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg0[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2676' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg0[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2677' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg0[2]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2678' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg0[2]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2679' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg0[3]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2680' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg0[3]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2681' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_wr_bit_cntr[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2682' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_wr_bit_cntr[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2683' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_wr_addr_cntr[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2684' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_wr_addr_cntr[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2685' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_wr_addr_cntr[1]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2686' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_wr_addr_cntr[1]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2687' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_prog_en" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2688' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_prog_en" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2689' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_prog_active" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2690' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_prog_active" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2691' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/trig_start_mask_cnt[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2692' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/trig_start_mask_cnt[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2693' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/trig_start_mask_cnt[1]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2694' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/trig_start_mask_cnt[1]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2695' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2696' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2697' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[1]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2698' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[1]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2699' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[2]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2700' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[2]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2701' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[3]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2702' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[3]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2703' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[4]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2704' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[4]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2705' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[5]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2706' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[5]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2707' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[6]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2708' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[6]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2709' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[7]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2710' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[7]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2711' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[8]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2712' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[8]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2713' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[9]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2714' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[9]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2715' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[10]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2716' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[10]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2717' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[11]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2718' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[11]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2719' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[12]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2720' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[12]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2721' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[13]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2722' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[13]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2723' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[14]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2724' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[14]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2725' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[15]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2726' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[15]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2727' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_out_reg_d1" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2728' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_out_reg_d1" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2729' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_out_reg" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2730' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_out_reg" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2731' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_event_cnt_cntg_reg[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2732' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_event_cnt_cntg_reg[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2733' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_event_cnt_cntg_reg[1]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2734' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_event_cnt_cntg_reg[1]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2735' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/state_cntr[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2736' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/state_cntr[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2737' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/num_then_reg[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2738' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/num_then_reg[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2739' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/next_then_shift[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2740' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/next_then_shift[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2741' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/next_then_shift[1]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2742' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/next_then_shift[1]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2743' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/next_then_reg[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2744' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/next_then_reg[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2745' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/next_then_reg[1]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2746' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/next_then_reg[1]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2747' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/jshift_d2" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2748' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/jshift_d2" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2749' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2750' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2751' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr[1]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2752' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr[1]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2753' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_start_d1" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2754' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_start_d1" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2755' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_prog_en" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2756' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_prog_en" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2757' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_prog_active" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2758' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_prog_active" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2759' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2760' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2761' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[1]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2762' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[1]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2763' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[2]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2764' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[2]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2765' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2766' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2767' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2768' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2769' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[1]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2770' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[1]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2771' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[1]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2772' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[1]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2773' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[2]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2774' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[2]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2775' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[2]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2776' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[2]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2777' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[3]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2778' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[3]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2779' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[3]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2780' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[3]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2781' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[4]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2782' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[4]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2783' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[4]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2784' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[4]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2785' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[5]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2786' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[5]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2787' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[5]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2788' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[5]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2789' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[6]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2790' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[6]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2791' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[6]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2792' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[6]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2793' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[7]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2794' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[7]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2795' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[7]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2796' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[7]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2797' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[8]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2798' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[8]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2799' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[8]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2800' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[8]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2801' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[9]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2802' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[9]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2803' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[9]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2804' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[9]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2805' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[10]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2806' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[10]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2807' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[10]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2808' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[10]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2809' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[11]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2810' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[11]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2811' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[11]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2812' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[11]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2813' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[12]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2814' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[12]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2815' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[12]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2816' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[12]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2817' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[13]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2818' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[13]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2819' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[13]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2820' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[13]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2821' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[14]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2822' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[14]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2823' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[14]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2824' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[14]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2825' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[15]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2826' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[15]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2827' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[15]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2828' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[15]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2829' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_out_reg" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2830' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_out_reg" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2831' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_event_cnt_cntg_reg[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2832' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_event_cnt_cntg_reg[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2833' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/state_cntr[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2834' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/state_cntr[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2835' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/num_then_reg[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2836' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/num_then_reg[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2837' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/next_then_reg[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2838' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/next_then_reg[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2839' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/jshift_d2" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2840' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/jshift_d2" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2841' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/tu_out" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2842' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/tu_out" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2843' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/op_code[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2844' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/op_code[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2845' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/op_code[1]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2846' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/op_code[1]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2847' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/op_code[2]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2848' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/op_code[2]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2849' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/mask_reg[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2850' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/mask_reg[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2851' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/input_a_d2[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2852' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/input_a_d2[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2853' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/input_a_d1[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2854' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/input_a_d1[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2855' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/compare_reg[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2856' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/compare_reg[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2857' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/tu_out" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2858' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/tu_out" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2859' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/op_code[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2860' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/op_code[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2861' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/op_code[1]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2862' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/op_code[1]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2863' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/op_code[2]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2864' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/op_code[2]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2865' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/mask_reg[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2866' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/mask_reg[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2867' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/input_a_d2[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2868' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/input_a_d2[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2869' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/input_a_d1[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2870' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/input_a_d1[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2871' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/compare_reg[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2872' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/compare_reg[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2873' Target='right'>BLOCK PATH FROM CELL "writeController/state[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2874' Target='right'>BLOCK PATH FROM CELL "writeController/state[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2875' Target='right'>BLOCK PATH FROM CELL "writeController/opWrData_1[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2876' Target='right'>BLOCK PATH FROM CELL "writeController/opWrData_1[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2877' Target='right'>BLOCK PATH FROM CELL "writeController/opWrData_1[1]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2878' Target='right'>BLOCK PATH FROM CELL "writeController/opWrData_1[1]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2879' Target='right'>BLOCK PATH FROM CELL "writeController/opWrData_1[2]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2880' Target='right'>BLOCK PATH FROM CELL "writeController/opWrData_1[2]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2881' Target='right'>BLOCK PATH FROM CELL "writeController/opWrData_1[3]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2882' Target='right'>BLOCK PATH FROM CELL "writeController/opWrData_1[3]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2883' Target='right'>BLOCK PATH FROM CELL "writeController/opWrData_1[4]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2884' Target='right'>BLOCK PATH FROM CELL "writeController/opWrData_1[4]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2885' Target='right'>BLOCK PATH FROM CELL "writeController/opWrData_1[5]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2886' Target='right'>BLOCK PATH FROM CELL "writeController/opWrData_1[5]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2887' Target='right'>BLOCK PATH FROM CELL "writeController/opWrData_1[6]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2888' Target='right'>BLOCK PATH FROM CELL "writeController/opWrData_1[6]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2889' Target='right'>BLOCK PATH FROM CELL "writeController/opWrData_1[7]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2890' Target='right'>BLOCK PATH FROM CELL "writeController/opWrData_1[7]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2891' Target='right'>BLOCK PATH FROM CELL "writeController/opTxWrEnable" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2892' Target='right'>BLOCK PATH FROM CELL "writeController/opTxWrEnable" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2893' Target='right'>BLOCK PATH FROM CELL "writeController/dataLength[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2894' Target='right'>BLOCK PATH FROM CELL "writeController/dataLength[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2895' Target='right'>BLOCK PATH FROM CELL "writeController/dataLength[1]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2896' Target='right'>BLOCK PATH FROM CELL "writeController/dataLength[1]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2897' Target='right'>BLOCK PATH FROM CELL "writeController/dataLength[2]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2898' Target='right'>BLOCK PATH FROM CELL "writeController/dataLength[2]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2899' Target='right'>BLOCK PATH FROM CELL "readController/state[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2900' Target='right'>BLOCK PATH FROM CELL "readController/state[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2901' Target='right'>BLOCK PATH FROM CELL "readController/opTxStream.Valid" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2902' Target='right'>BLOCK PATH FROM CELL "readController/opTxStream.Valid" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2903' Target='right'>BLOCK PATH FROM CELL "readController/opTxStream.Source[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2904' Target='right'>BLOCK PATH FROM CELL "readController/opTxStream.Source[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2905' Target='right'>BLOCK PATH FROM CELL "readController/opTxStream.Source[1]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2906' Target='right'>BLOCK PATH FROM CELL "readController/opTxStream.Source[1]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2907' Target='right'>BLOCK PATH FROM CELL "readController/opTxStream.Source[2]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2908' Target='right'>BLOCK PATH FROM CELL "readController/opTxStream.Source[2]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2909' Target='right'>BLOCK PATH FROM CELL "readController/opTxStream.Source[3]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2910' Target='right'>BLOCK PATH FROM CELL "readController/opTxStream.Source[3]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2911' Target='right'>BLOCK PATH FROM CELL "readController/opTxStream.Source[4]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2912' Target='right'>BLOCK PATH FROM CELL "readController/opTxStream.Source[4]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2913' Target='right'>BLOCK PATH FROM CELL "readController/opTxStream.Source[5]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2914' Target='right'>BLOCK PATH FROM CELL "readController/opTxStream.Source[5]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2915' Target='right'>BLOCK PATH FROM CELL "readController/opTxStream.Source[6]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2916' Target='right'>BLOCK PATH FROM CELL "readController/opTxStream.Source[6]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2917' Target='right'>BLOCK PATH FROM CELL "readController/opTxStream.Source[7]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2918' Target='right'>BLOCK PATH FROM CELL "readController/opTxStream.Source[7]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2919' Target='right'>BLOCK PATH FROM CELL "readController/opTxStream.Destination[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2920' Target='right'>BLOCK PATH FROM CELL "readController/opTxStream.Destination[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2921' Target='right'>BLOCK PATH FROM CELL "readController/opTxStream.Destination[1]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2922' Target='right'>BLOCK PATH FROM CELL "readController/opTxStream.Destination[1]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2923' Target='right'>BLOCK PATH FROM CELL "readController/opTxStream.Destination[2]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2924' Target='right'>BLOCK PATH FROM CELL "readController/opTxStream.Destination[2]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2925' Target='right'>BLOCK PATH FROM CELL "readController/opTxStream.Destination[3]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2926' Target='right'>BLOCK PATH FROM CELL "readController/opTxStream.Destination[3]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2927' Target='right'>BLOCK PATH FROM CELL "readController/opTxStream.Destination[4]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2928' Target='right'>BLOCK PATH FROM CELL "readController/opTxStream.Destination[4]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2929' Target='right'>BLOCK PATH FROM CELL "readController/opTxStream.Destination[5]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2930' Target='right'>BLOCK PATH FROM CELL "readController/opTxStream.Destination[5]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2931' Target='right'>BLOCK PATH FROM CELL "readController/opTxStream.Destination[6]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2932' Target='right'>BLOCK PATH FROM CELL "readController/opTxStream.Destination[6]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2933' Target='right'>BLOCK PATH FROM CELL "readController/opTxStream.Destination[7]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2934' Target='right'>BLOCK PATH FROM CELL "readController/opTxStream.Destination[7]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2935' Target='right'>BLOCK PATH FROM CELL "readController/opTxStream.Data[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2936' Target='right'>BLOCK PATH FROM CELL "readController/opTxStream.Data[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2937' Target='right'>BLOCK PATH FROM CELL "readController/opTxStream.Data[1]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2938' Target='right'>BLOCK PATH FROM CELL "readController/opTxStream.Data[1]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2939' Target='right'>BLOCK PATH FROM CELL "readController/opTxStream.Data[2]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2940' Target='right'>BLOCK PATH FROM CELL "readController/opTxStream.Data[2]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2941' Target='right'>BLOCK PATH FROM CELL "readController/opTxStream.Data[3]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2942' Target='right'>BLOCK PATH FROM CELL "readController/opTxStream.Data[3]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2943' Target='right'>BLOCK PATH FROM CELL "readController/opTxStream.Data[4]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2944' Target='right'>BLOCK PATH FROM CELL "readController/opTxStream.Data[4]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2945' Target='right'>BLOCK PATH FROM CELL "readController/opTxStream.Data[5]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2946' Target='right'>BLOCK PATH FROM CELL "readController/opTxStream.Data[5]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2947' Target='right'>BLOCK PATH FROM CELL "readController/opTxStream.Data[6]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2948' Target='right'>BLOCK PATH FROM CELL "readController/opTxStream.Data[6]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2949' Target='right'>BLOCK PATH FROM CELL "readController/opTxStream.Data[7]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2950' Target='right'>BLOCK PATH FROM CELL "readController/opTxStream.Data[7]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2951' Target='right'>BLOCK PATH FROM CELL "readController/opReadAddress[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2952' Target='right'>BLOCK PATH FROM CELL "readController/opReadAddress[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2953' Target='right'>BLOCK PATH FROM CELL "readController/opReadAddress[1]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2954' Target='right'>BLOCK PATH FROM CELL "readController/opReadAddress[1]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2955' Target='right'>BLOCK PATH FROM CELL "readController/opReadAddress[2]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2956' Target='right'>BLOCK PATH FROM CELL "readController/opReadAddress[2]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2957' Target='right'>BLOCK PATH FROM CELL "readController/opReadAddress[3]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2958' Target='right'>BLOCK PATH FROM CELL "readController/opReadAddress[3]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2959' Target='right'>BLOCK PATH FROM CELL "readController/opReadAddress[4]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2960' Target='right'>BLOCK PATH FROM CELL "readController/opReadAddress[4]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2961' Target='right'>BLOCK PATH FROM CELL "readController/opReadAddress[5]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2962' Target='right'>BLOCK PATH FROM CELL "readController/opReadAddress[5]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2963' Target='right'>BLOCK PATH FROM CELL "readController/opReadAddress[6]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2964' Target='right'>BLOCK PATH FROM CELL "readController/opReadAddress[6]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2965' Target='right'>BLOCK PATH FROM CELL "readController/opReadAddress[7]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2966' Target='right'>BLOCK PATH FROM CELL "readController/opReadAddress[7]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2967' Target='right'>BLOCK PATH FROM CELL "readController/edgeDetector[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2968' Target='right'>BLOCK PATH FROM CELL "readController/edgeDetector[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2969' Target='right'>BLOCK PATH FROM CELL "readController/edgeDetector[1]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2970' Target='right'>BLOCK PATH FROM CELL "readController/edgeDetector[1]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2971' Target='right'>BLOCK PATH FROM CELL "readController/dataLength[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2972' Target='right'>BLOCK PATH FROM CELL "readController/dataLength[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2973' Target='right'>BLOCK PATH FROM CELL "readController/dataLength[1]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2974' Target='right'>BLOCK PATH FROM CELL "readController/dataLength[1]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2975' Target='right'>BLOCK PATH FROM CELL "readController/dataLength[2]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2976' Target='right'>BLOCK PATH FROM CELL "readController/dataLength[2]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2977' Target='right'>BLOCK PATH FROM CELL "readController/dataLength[3]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2978' Target='right'>BLOCK PATH FROM CELL "readController/dataLength[3]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2979' Target='right'>BLOCK PATH FROM CELL "registers/opWrRegisters.LEDs[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2980' Target='right'>BLOCK PATH FROM CELL "registers/opWrRegisters.LEDs[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2981' Target='right'>BLOCK PATH FROM CELL "registers/opWrRegisters.LEDs[1]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2982' Target='right'>BLOCK PATH FROM CELL "registers/opWrRegisters.LEDs[1]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2983' Target='right'>BLOCK PATH FROM CELL "registers/opWrRegisters.LEDs[2]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2984' Target='right'>BLOCK PATH FROM CELL "registers/opWrRegisters.LEDs[2]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2985' Target='right'>BLOCK PATH FROM CELL "registers/opWrRegisters.LEDs[3]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2986' Target='right'>BLOCK PATH FROM CELL "registers/opWrRegisters.LEDs[3]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2987' Target='right'>BLOCK PATH FROM CELL "registers/opWrRegisters.LEDs[4]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2988' Target='right'>BLOCK PATH FROM CELL "registers/opWrRegisters.LEDs[4]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2989' Target='right'>BLOCK PATH FROM CELL "registers/opWrRegisters.LEDs[5]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2990' Target='right'>BLOCK PATH FROM CELL "registers/opWrRegisters.LEDs[5]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2991' Target='right'>BLOCK PATH FROM CELL "registers/opWrRegisters.LEDs[6]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2992' Target='right'>BLOCK PATH FROM CELL "registers/opWrRegisters.LEDs[6]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2993' Target='right'>BLOCK PATH FROM CELL "registers/opWrRegisters.LEDs[7]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2994' Target='right'>BLOCK PATH FROM CELL "registers/opWrRegisters.LEDs[7]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_0_2995' Target='right'>BLOCK PATH FROM CELL "registers/opRdData[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2996' Target='right'>BLOCK PATH FROM CELL "registers/opRdData[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2997' Target='right'>BLOCK PATH FROM CELL "registers/opRdData[1]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2998' Target='right'>BLOCK PATH FROM CELL "registers/opRdData[1]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2999' Target='right'>BLOCK PATH FROM CELL "registers/opRdData[2]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3000' Target='right'>BLOCK PATH FROM CELL "registers/opRdData[2]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3001' Target='right'>BLOCK PATH FROM CELL "registers/opRdData[3]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3002' Target='right'>BLOCK PATH FROM CELL "registers/opRdData[3]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3003' Target='right'>BLOCK PATH FROM CELL "registers/opRdData[4]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3004' Target='right'>BLOCK PATH FROM CELL "registers/opRdData[4]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3005' Target='right'>BLOCK PATH FROM CELL "registers/opRdData[5]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3006' Target='right'>BLOCK PATH FROM CELL "registers/opRdData[5]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3007' Target='right'>BLOCK PATH FROM CELL "registers/opRdData[6]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3008' Target='right'>BLOCK PATH FROM CELL "registers/opRdData[6]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3009' Target='right'>BLOCK PATH FROM CELL "registers/opRdData[7]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3010' Target='right'>BLOCK PATH FROM CELL "registers/opRdData[7]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3011' Target='right'>BLOCK PATH FROM CELL "uartPackets/txState[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3012' Target='right'>BLOCK PATH FROM CELL "uartPackets/txState[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3013' Target='right'>BLOCK PATH FROM CELL "uartPackets/txState[1]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3014' Target='right'>BLOCK PATH FROM CELL "uartPackets/txState[1]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3015' Target='right'>BLOCK PATH FROM CELL "uartPackets/txState[2]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3016' Target='right'>BLOCK PATH FROM CELL "uartPackets/txState[2]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3017' Target='right'>BLOCK PATH FROM CELL "uartPackets/txState[3]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3018' Target='right'>BLOCK PATH FROM CELL "uartPackets/txState[3]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3019' Target='right'>BLOCK PATH FROM CELL "uartPackets/txState[4]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3020' Target='right'>BLOCK PATH FROM CELL "uartPackets/txState[4]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3021' Target='right'>BLOCK PATH FROM CELL "uartPackets/txState[5]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3022' Target='right'>BLOCK PATH FROM CELL "uartPackets/txState[5]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3023' Target='right'>BLOCK PATH FROM CELL "uartPackets/rxState[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3024' Target='right'>BLOCK PATH FROM CELL "uartPackets/rxState[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3025' Target='right'>BLOCK PATH FROM CELL "uartPackets/rxState[1]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3026' Target='right'>BLOCK PATH FROM CELL "uartPackets/rxState[1]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3027' Target='right'>BLOCK PATH FROM CELL "uartPackets/rxState[2]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3028' Target='right'>BLOCK PATH FROM CELL "uartPackets/rxState[2]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3029' Target='right'>BLOCK PATH FROM CELL "uartPackets/rxState[3]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3030' Target='right'>BLOCK PATH FROM CELL "uartPackets/rxState[3]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3031' Target='right'>BLOCK PATH FROM CELL "uartPackets/rxState[4]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3032' Target='right'>BLOCK PATH FROM CELL "uartPackets/rxState[4]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3033' Target='right'>BLOCK PATH FROM CELL "uartPackets/reset" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3034' Target='right'>BLOCK PATH FROM CELL "uartPackets/reset" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3035' Target='right'>BLOCK PATH FROM CELL "uartPackets/receiveDataLength[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3036' Target='right'>BLOCK PATH FROM CELL "uartPackets/receiveDataLength[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3037' Target='right'>BLOCK PATH FROM CELL "uartPackets/receiveDataLength[1]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3038' Target='right'>BLOCK PATH FROM CELL "uartPackets/receiveDataLength[1]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3039' Target='right'>BLOCK PATH FROM CELL "uartPackets/receiveDataLength[2]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3040' Target='right'>BLOCK PATH FROM CELL "uartPackets/receiveDataLength[2]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3041' Target='right'>BLOCK PATH FROM CELL "uartPackets/receiveDataLength[3]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3042' Target='right'>BLOCK PATH FROM CELL "uartPackets/receiveDataLength[3]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3043' Target='right'>BLOCK PATH FROM CELL "uartPackets/receiveDataLength[4]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3044' Target='right'>BLOCK PATH FROM CELL "uartPackets/receiveDataLength[4]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3045' Target='right'>BLOCK PATH FROM CELL "uartPackets/receiveDataLength[5]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3046' Target='right'>BLOCK PATH FROM CELL "uartPackets/receiveDataLength[5]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3047' Target='right'>BLOCK PATH FROM CELL "uartPackets/receiveDataLength[6]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3048' Target='right'>BLOCK PATH FROM CELL "uartPackets/receiveDataLength[6]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3049' Target='right'>BLOCK PATH FROM CELL "uartPackets/receiveDataLength[7]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3050' Target='right'>BLOCK PATH FROM CELL "uartPackets/receiveDataLength[7]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3051' Target='right'>BLOCK PATH FROM CELL "uartPackets/opTxReady" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3052' Target='right'>BLOCK PATH FROM CELL "uartPackets/opTxReady" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3053' Target='right'>BLOCK PATH FROM CELL "uartPackets/opRxStream.Valid" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3054' Target='right'>BLOCK PATH FROM CELL "uartPackets/opRxStream.Valid" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3055' Target='right'>BLOCK PATH FROM CELL "uartPackets/opRxStream.Source[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3056' Target='right'>BLOCK PATH FROM CELL "uartPackets/opRxStream.Source[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3057' Target='right'>BLOCK PATH FROM CELL "uartPackets/opRxStream.Source[1]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3058' Target='right'>BLOCK PATH FROM CELL "uartPackets/opRxStream.Source[1]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3059' Target='right'>BLOCK PATH FROM CELL "uartPackets/opRxStream.Source[2]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3060' Target='right'>BLOCK PATH FROM CELL "uartPackets/opRxStream.Source[2]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3061' Target='right'>BLOCK PATH FROM CELL "uartPackets/opRxStream.Source[3]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3062' Target='right'>BLOCK PATH FROM CELL "uartPackets/opRxStream.Source[3]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3063' Target='right'>BLOCK PATH FROM CELL "uartPackets/opRxStream.Source[4]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3064' Target='right'>BLOCK PATH FROM CELL "uartPackets/opRxStream.Source[4]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3065' Target='right'>BLOCK PATH FROM CELL "uartPackets/opRxStream.Source[5]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3066' Target='right'>BLOCK PATH FROM CELL "uartPackets/opRxStream.Source[5]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3067' Target='right'>BLOCK PATH FROM CELL "uartPackets/opRxStream.Source[6]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3068' Target='right'>BLOCK PATH FROM CELL "uartPackets/opRxStream.Source[6]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3069' Target='right'>BLOCK PATH FROM CELL "uartPackets/opRxStream.Source[7]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3070' Target='right'>BLOCK PATH FROM CELL "uartPackets/opRxStream.Source[7]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3071' Target='right'>BLOCK PATH FROM CELL "uartPackets/opRxStream.SoP" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3072' Target='right'>BLOCK PATH FROM CELL "uartPackets/opRxStream.SoP" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3073' Target='right'>BLOCK PATH FROM CELL "uartPackets/opRxStream.Length[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3074' Target='right'>BLOCK PATH FROM CELL "uartPackets/opRxStream.Length[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3075' Target='right'>BLOCK PATH FROM CELL "uartPackets/opRxStream.Length[1]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3076' Target='right'>BLOCK PATH FROM CELL "uartPackets/opRxStream.Length[1]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3077' Target='right'>BLOCK PATH FROM CELL "uartPackets/opRxStream.Length[2]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3078' Target='right'>BLOCK PATH FROM CELL "uartPackets/opRxStream.Length[2]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3079' Target='right'>BLOCK PATH FROM CELL "uartPackets/opRxStream.Length[3]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3080' Target='right'>BLOCK PATH FROM CELL "uartPackets/opRxStream.Length[3]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3081' Target='right'>BLOCK PATH FROM CELL "uartPackets/opRxStream.Length[4]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3082' Target='right'>BLOCK PATH FROM CELL "uartPackets/opRxStream.Length[4]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3083' Target='right'>BLOCK PATH FROM CELL "uartPackets/opRxStream.Length[5]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3084' Target='right'>BLOCK PATH FROM CELL "uartPackets/opRxStream.Length[5]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3085' Target='right'>BLOCK PATH FROM CELL "uartPackets/opRxStream.Length[6]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3086' Target='right'>BLOCK PATH FROM CELL "uartPackets/opRxStream.Length[6]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3087' Target='right'>BLOCK PATH FROM CELL "uartPackets/opRxStream.Length[7]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3088' Target='right'>BLOCK PATH FROM CELL "uartPackets/opRxStream.Length[7]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3089' Target='right'>BLOCK PATH FROM CELL "uartPackets/opRxStream.EoP" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3090' Target='right'>BLOCK PATH FROM CELL "uartPackets/opRxStream.EoP" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3091' Target='right'>BLOCK PATH FROM CELL "uartPackets/opRxStream.Destination[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3092' Target='right'>BLOCK PATH FROM CELL "uartPackets/opRxStream.Destination[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3093' Target='right'>BLOCK PATH FROM CELL "uartPackets/opRxStream.Destination[1]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3094' Target='right'>BLOCK PATH FROM CELL "uartPackets/opRxStream.Destination[1]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3095' Target='right'>BLOCK PATH FROM CELL "uartPackets/opRxStream.Destination[2]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3096' Target='right'>BLOCK PATH FROM CELL "uartPackets/opRxStream.Destination[2]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3097' Target='right'>BLOCK PATH FROM CELL "uartPackets/opRxStream.Destination[3]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3098' Target='right'>BLOCK PATH FROM CELL "uartPackets/opRxStream.Destination[3]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3099' Target='right'>BLOCK PATH FROM CELL "uartPackets/opRxStream.Destination[4]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3100' Target='right'>BLOCK PATH FROM CELL "uartPackets/opRxStream.Destination[4]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3101' Target='right'>BLOCK PATH FROM CELL "uartPackets/opRxStream.Destination[5]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3102' Target='right'>BLOCK PATH FROM CELL "uartPackets/opRxStream.Destination[5]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3103' Target='right'>BLOCK PATH FROM CELL "uartPackets/opRxStream.Destination[6]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3104' Target='right'>BLOCK PATH FROM CELL "uartPackets/opRxStream.Destination[6]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3105' Target='right'>BLOCK PATH FROM CELL "uartPackets/opRxStream.Destination[7]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3106' Target='right'>BLOCK PATH FROM CELL "uartPackets/opRxStream.Destination[7]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3107' Target='right'>BLOCK PATH FROM CELL "uartPackets/opRxStream.Data[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3108' Target='right'>BLOCK PATH FROM CELL "uartPackets/opRxStream.Data[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3109' Target='right'>BLOCK PATH FROM CELL "uartPackets/opRxStream.Data[1]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3110' Target='right'>BLOCK PATH FROM CELL "uartPackets/opRxStream.Data[1]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3111' Target='right'>BLOCK PATH FROM CELL "uartPackets/opRxStream.Data[2]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3112' Target='right'>BLOCK PATH FROM CELL "uartPackets/opRxStream.Data[2]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3113' Target='right'>BLOCK PATH FROM CELL "uartPackets/opRxStream.Data[3]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3114' Target='right'>BLOCK PATH FROM CELL "uartPackets/opRxStream.Data[3]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3115' Target='right'>BLOCK PATH FROM CELL "uartPackets/opRxStream.Data[4]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3116' Target='right'>BLOCK PATH FROM CELL "uartPackets/opRxStream.Data[4]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3117' Target='right'>BLOCK PATH FROM CELL "uartPackets/opRxStream.Data[5]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3118' Target='right'>BLOCK PATH FROM CELL "uartPackets/opRxStream.Data[5]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3119' Target='right'>BLOCK PATH FROM CELL "uartPackets/opRxStream.Data[6]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3120' Target='right'>BLOCK PATH FROM CELL "uartPackets/opRxStream.Data[6]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3121' Target='right'>BLOCK PATH FROM CELL "uartPackets/opRxStream.Data[7]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3122' Target='right'>BLOCK PATH FROM CELL "uartPackets/opRxStream.Data[7]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3123' Target='right'>BLOCK PATH FROM CELL "uartPackets/localTxSource[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3124' Target='right'>BLOCK PATH FROM CELL "uartPackets/localTxSource[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3125' Target='right'>BLOCK PATH FROM CELL "uartPackets/localTxSource[1]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3126' Target='right'>BLOCK PATH FROM CELL "uartPackets/localTxSource[1]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3127' Target='right'>BLOCK PATH FROM CELL "uartPackets/localTxSource[2]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3128' Target='right'>BLOCK PATH FROM CELL "uartPackets/localTxSource[2]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3129' Target='right'>BLOCK PATH FROM CELL "uartPackets/localTxSource[3]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3130' Target='right'>BLOCK PATH FROM CELL "uartPackets/localTxSource[3]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3131' Target='right'>BLOCK PATH FROM CELL "uartPackets/localTxSource[4]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3132' Target='right'>BLOCK PATH FROM CELL "uartPackets/localTxSource[4]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3133' Target='right'>BLOCK PATH FROM CELL "uartPackets/localTxSource[5]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3134' Target='right'>BLOCK PATH FROM CELL "uartPackets/localTxSource[5]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3135' Target='right'>BLOCK PATH FROM CELL "uartPackets/localTxSource[6]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3136' Target='right'>BLOCK PATH FROM CELL "uartPackets/localTxSource[6]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3137' Target='right'>BLOCK PATH FROM CELL "uartPackets/localTxSource[7]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3138' Target='right'>BLOCK PATH FROM CELL "uartPackets/localTxSource[7]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3139' Target='right'>BLOCK PATH FROM CELL "uartPackets/localTxLength[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3140' Target='right'>BLOCK PATH FROM CELL "uartPackets/localTxLength[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3141' Target='right'>BLOCK PATH FROM CELL "uartPackets/localTxLength[1]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3142' Target='right'>BLOCK PATH FROM CELL "uartPackets/localTxLength[1]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3143' Target='right'>BLOCK PATH FROM CELL "uartPackets/localTxLength[2]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3144' Target='right'>BLOCK PATH FROM CELL "uartPackets/localTxLength[2]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3145' Target='right'>BLOCK PATH FROM CELL "uartPackets/localTxLength[3]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3146' Target='right'>BLOCK PATH FROM CELL "uartPackets/localTxLength[3]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3147' Target='right'>BLOCK PATH FROM CELL "uartPackets/localTxLength[4]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3148' Target='right'>BLOCK PATH FROM CELL "uartPackets/localTxLength[4]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3149' Target='right'>BLOCK PATH FROM CELL "uartPackets/localTxLength[5]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3150' Target='right'>BLOCK PATH FROM CELL "uartPackets/localTxLength[5]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3151' Target='right'>BLOCK PATH FROM CELL "uartPackets/localTxLength[6]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3152' Target='right'>BLOCK PATH FROM CELL "uartPackets/localTxLength[6]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3153' Target='right'>BLOCK PATH FROM CELL "uartPackets/localTxLength[7]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3154' Target='right'>BLOCK PATH FROM CELL "uartPackets/localTxLength[7]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3155' Target='right'>BLOCK PATH FROM CELL "uartPackets/localTxData[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3156' Target='right'>BLOCK PATH FROM CELL "uartPackets/localTxData[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3157' Target='right'>BLOCK PATH FROM CELL "uartPackets/localTxData[1]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3158' Target='right'>BLOCK PATH FROM CELL "uartPackets/localTxData[1]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3159' Target='right'>BLOCK PATH FROM CELL "uartPackets/localTxData[2]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3160' Target='right'>BLOCK PATH FROM CELL "uartPackets/localTxData[2]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3161' Target='right'>BLOCK PATH FROM CELL "uartPackets/localTxData[3]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3162' Target='right'>BLOCK PATH FROM CELL "uartPackets/localTxData[3]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3163' Target='right'>BLOCK PATH FROM CELL "uartPackets/localTxData[4]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3164' Target='right'>BLOCK PATH FROM CELL "uartPackets/localTxData[4]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3165' Target='right'>BLOCK PATH FROM CELL "uartPackets/localTxData[5]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3166' Target='right'>BLOCK PATH FROM CELL "uartPackets/localTxData[5]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3167' Target='right'>BLOCK PATH FROM CELL "uartPackets/localTxData[6]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3168' Target='right'>BLOCK PATH FROM CELL "uartPackets/localTxData[6]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3169' Target='right'>BLOCK PATH FROM CELL "uartPackets/localTxData[7]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3170' Target='right'>BLOCK PATH FROM CELL "uartPackets/localTxData[7]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3171' Target='right'>BLOCK PATH FROM CELL "uartPackets/locaTxDestination[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3172' Target='right'>BLOCK PATH FROM CELL "uartPackets/locaTxDestination[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3173' Target='right'>BLOCK PATH FROM CELL "uartPackets/locaTxDestination[1]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3174' Target='right'>BLOCK PATH FROM CELL "uartPackets/locaTxDestination[1]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3175' Target='right'>BLOCK PATH FROM CELL "uartPackets/locaTxDestination[2]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3176' Target='right'>BLOCK PATH FROM CELL "uartPackets/locaTxDestination[2]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3177' Target='right'>BLOCK PATH FROM CELL "uartPackets/locaTxDestination[3]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3178' Target='right'>BLOCK PATH FROM CELL "uartPackets/locaTxDestination[3]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3179' Target='right'>BLOCK PATH FROM CELL "uartPackets/locaTxDestination[4]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3180' Target='right'>BLOCK PATH FROM CELL "uartPackets/locaTxDestination[4]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3181' Target='right'>BLOCK PATH FROM CELL "uartPackets/locaTxDestination[5]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3182' Target='right'>BLOCK PATH FROM CELL "uartPackets/locaTxDestination[5]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3183' Target='right'>BLOCK PATH FROM CELL "uartPackets/locaTxDestination[6]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3184' Target='right'>BLOCK PATH FROM CELL "uartPackets/locaTxDestination[6]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3185' Target='right'>BLOCK PATH FROM CELL "uartPackets/locaTxDestination[7]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3186' Target='right'>BLOCK PATH FROM CELL "uartPackets/locaTxDestination[7]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3187' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_TxSend" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3188' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_TxSend" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3189' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_TxData_tri_enable" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3190' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_TxData_tri_enable" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3191' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_TxData[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3192' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_TxData[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3193' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_TxData[1]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3194' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_TxData[1]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3195' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_TxData[2]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3196' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_TxData[2]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3197' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_TxData[3]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3198' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_TxData[3]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3199' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_TxData[4]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3200' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_TxData[4]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3201' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_TxData[5]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3202' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_TxData[5]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3203' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_TxData[6]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3204' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_TxData[6]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3205' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_TxData[7]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3206' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_TxData[7]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3207' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/txState[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3208' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/txState[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3209' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/txCounter[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3210' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/txCounter[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3211' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/txCounter[1]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3212' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/txCounter[1]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3213' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/txCounter[2]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3214' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/txCounter[2]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3215' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/txCounter[3]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3216' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/txCounter[3]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3217' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/txCounter[4]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3218' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/txCounter[4]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3219' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/txCounter[5]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3220' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/txCounter[5]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3221' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/txCounter[6]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3222' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/txCounter[6]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3223' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/txCounter[7]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3224' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/txCounter[7]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3225' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/txCounter[8]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3226' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/txCounter[8]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3227' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/txBitCounter[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3228' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/txBitCounter[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3229' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/txBitCounter[1]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3230' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/txBitCounter[1]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3231' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/txBitCounter[2]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3232' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/txBitCounter[2]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3233' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/txBitCounter[3]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3234' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/txBitCounter[3]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3235' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/txBitCounter[4]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3236' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/txBitCounter[4]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3237' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/rxCounter[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3238' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/rxCounter[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3239' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/rxCounter[1]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3240' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/rxCounter[1]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3241' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/rxCounter[2]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3242' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/rxCounter[2]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3243' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/rxCounter[3]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3244' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/rxCounter[3]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3245' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/rxCounter[4]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3246' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/rxCounter[4]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3247' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/rxCounter[5]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3248' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/rxCounter[5]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3249' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/rxCounter[6]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3250' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/rxCounter[6]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3251' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/rxCounter[7]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3252' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/rxCounter[7]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3253' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/rxCounter[8]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3254' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/rxCounter[8]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3255' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/reset" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3256' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/reset" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3257' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/opTxBusy" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3258' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/opTxBusy" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3259' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/opRxValid" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3260' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/opRxValid" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3261' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/opRxData_1[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3262' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/opRxData_1[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3263' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/opRxData_1[1]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3264' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/opRxData_1[1]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3265' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/opRxData_1[2]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3266' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/opRxData_1[2]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3267' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/opRxData_1[3]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3268' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/opRxData_1[3]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3269' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/opRxData_1[4]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3270' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/opRxData_1[4]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3271' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/opRxData_1[5]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3272' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/opRxData_1[5]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3273' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/opRxData_1[6]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3274' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/opRxData_1[6]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3275' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/opRxData_1[7]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3276' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/opRxData_1[7]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3277' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/localTxData[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3278' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/localTxData[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3279' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/localTxData[1]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3280' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/localTxData[1]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3281' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/localTxData[2]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3282' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/localTxData[2]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3283' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/localTxData[3]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3284' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/localTxData[3]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3285' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/localTxData[4]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3286' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/localTxData[4]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3287' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/localTxData[5]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3288' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/localTxData[5]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3289' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/localTxData[6]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3290' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/localTxData[6]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3291' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/localTxData[7]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3292' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/localTxData[7]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3293' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/localTxData[8]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3294' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/localTxData[8]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3295' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/localTxData[9]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3296' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/localTxData[9]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3297' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/localRxData[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3298' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/localRxData[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3299' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/localRxData[1]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3300' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/localRxData[1]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3301' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/localRxData[2]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3302' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/localRxData[2]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3303' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/localRxData[3]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3304' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/localRxData[3]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3305' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/localRxData[4]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3306' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/localRxData[4]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3307' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/localRxData[5]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3308' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/localRxData[5]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3309' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/localRxData[6]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3310' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/localRxData[6]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3311' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/localRxData[7]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3312' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/localRxData[7]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3313' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/localRxData[8]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3314' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/localRxData[8]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3315' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/localRxData[9]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3316' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/localRxData[9]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3317' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/edgeDetector[1]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3318' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/edgeDetector[1]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3319' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/clockEnable" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3320' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/clockEnable" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY PORT "ipClk" 50.000000 MHz ;
            3430 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 11.881ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[3]  (from ipClk_c +)
   Destination:    FF         Data in        Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[15]  (to ipClk_c +)
                   FF                        Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[14]

   Delay:               7.893ns  (19.7% logic, 80.3% route), 6 logic levels.

 Constraint Details:

      7.893ns physical path delay Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/SLICE_103 to Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/SLICE_271 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.226ns CE_SET requirement (totaling 19.774ns) by 11.881ns

 Physical Path Details:

      Data path Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/SLICE_103 to Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/SLICE_271:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R16C19A.CLK to     R16C19A.Q1 Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/SLICE_103 (from ipClk_c)
ROUTE         4     0.802     R16C19A.Q1 to     R16C20B.B0 Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[3]
CTOF_DEL    ---     0.238     R16C20B.B0 to     R16C20B.F0 Test_reveal_coretop_instance/test_la0_inst_0/SLICE_628
ROUTE         1     0.673     R16C20B.F0 to     R17C20D.C1 Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/wen_1
CTOF_DEL    ---     0.238     R17C20D.C1 to     R17C20D.F1 Test_reveal_coretop_instance/test_la0_inst_0/SLICE_503
ROUTE         7     0.718     R17C20D.F1 to     R17C22D.A1 Test_reveal_coretop_instance/test_la0_inst_0/wen
CTOF_DEL    ---     0.238     R17C22D.A1 to     R17C22D.F1 Test_reveal_coretop_instance/test_la0_inst_0/trig_u/decode_u/SLICE_477
ROUTE         4     0.569     R17C22D.F1 to     R17C22D.B0 Test_reveal_coretop_instance/test_la0_inst_0/trig_u/decode_u/N_25
CTOF_DEL    ---     0.238     R17C22D.B0 to     R17C22D.F0 Test_reveal_coretop_instance/test_la0_inst_0/trig_u/decode_u/SLICE_477
ROUTE         5     1.094     R17C22D.F0 to     R11C28B.D1 Test_reveal_coretop_instance/test_la0_inst_0/trig_u/wen_te[0]
CTOF_DEL    ---     0.238     R11C28B.D1 to     R11C28B.F1 SLICE_522
ROUTE         8     2.484     R11C28B.F1 to     R17C15A.CE Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val_0_sqmuxa (to ipClk_c)
                  --------
                    7.893   (19.7% logic, 80.3% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/SLICE_103:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       252     1.059       21.PADDI to    R16C19A.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/SLICE_271:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       252     1.059       21.PADDI to    R17C15A.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 12.139ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[3]  (from ipClk_c +)
   Destination:    FF         Data in        Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[13]  (to ipClk_c +)
                   FF                        Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[12]

   Delay:               7.635ns  (20.3% logic, 79.7% route), 6 logic levels.

 Constraint Details:

      7.635ns physical path delay Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/SLICE_103 to Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/SLICE_270 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.226ns CE_SET requirement (totaling 19.774ns) by 12.139ns

 Physical Path Details:

      Data path Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/SLICE_103 to Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/SLICE_270:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R16C19A.CLK to     R16C19A.Q1 Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/SLICE_103 (from ipClk_c)
ROUTE         4     0.802     R16C19A.Q1 to     R16C20B.B0 Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[3]
CTOF_DEL    ---     0.238     R16C20B.B0 to     R16C20B.F0 Test_reveal_coretop_instance/test_la0_inst_0/SLICE_628
ROUTE         1     0.673     R16C20B.F0 to     R17C20D.C1 Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/wen_1
CTOF_DEL    ---     0.238     R17C20D.C1 to     R17C20D.F1 Test_reveal_coretop_instance/test_la0_inst_0/SLICE_503
ROUTE         7     0.718     R17C20D.F1 to     R17C22D.A1 Test_reveal_coretop_instance/test_la0_inst_0/wen
CTOF_DEL    ---     0.238     R17C22D.A1 to     R17C22D.F1 Test_reveal_coretop_instance/test_la0_inst_0/trig_u/decode_u/SLICE_477
ROUTE         4     0.569     R17C22D.F1 to     R17C22D.B0 Test_reveal_coretop_instance/test_la0_inst_0/trig_u/decode_u/N_25
CTOF_DEL    ---     0.238     R17C22D.B0 to     R17C22D.F0 Test_reveal_coretop_instance/test_la0_inst_0/trig_u/decode_u/SLICE_477
ROUTE         5     1.094     R17C22D.F0 to     R11C28B.D1 Test_reveal_coretop_instance/test_la0_inst_0/trig_u/wen_te[0]
CTOF_DEL    ---     0.238     R11C28B.D1 to     R11C28B.F1 SLICE_522
ROUTE         8     2.226     R11C28B.F1 to     R18C15B.CE Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val_0_sqmuxa (to ipClk_c)
                  --------
                    7.635   (20.3% logic, 79.7% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/SLICE_103:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       252     1.059       21.PADDI to    R16C19A.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/SLICE_270:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       252     1.059       21.PADDI to    R18C15B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 12.139ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[3]  (from ipClk_c +)
   Destination:    FF         Data in        Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[9]  (to ipClk_c +)
                   FF                        Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[8]

   Delay:               7.635ns  (20.3% logic, 79.7% route), 6 logic levels.

 Constraint Details:

      7.635ns physical path delay Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/SLICE_103 to Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/SLICE_268 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.226ns CE_SET requirement (totaling 19.774ns) by 12.139ns

 Physical Path Details:

      Data path Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/SLICE_103 to Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/SLICE_268:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R16C19A.CLK to     R16C19A.Q1 Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/SLICE_103 (from ipClk_c)
ROUTE         4     0.802     R16C19A.Q1 to     R16C20B.B0 Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[3]
CTOF_DEL    ---     0.238     R16C20B.B0 to     R16C20B.F0 Test_reveal_coretop_instance/test_la0_inst_0/SLICE_628
ROUTE         1     0.673     R16C20B.F0 to     R17C20D.C1 Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/wen_1
CTOF_DEL    ---     0.238     R17C20D.C1 to     R17C20D.F1 Test_reveal_coretop_instance/test_la0_inst_0/SLICE_503
ROUTE         7     0.718     R17C20D.F1 to     R17C22D.A1 Test_reveal_coretop_instance/test_la0_inst_0/wen
CTOF_DEL    ---     0.238     R17C22D.A1 to     R17C22D.F1 Test_reveal_coretop_instance/test_la0_inst_0/trig_u/decode_u/SLICE_477
ROUTE         4     0.569     R17C22D.F1 to     R17C22D.B0 Test_reveal_coretop_instance/test_la0_inst_0/trig_u/decode_u/N_25
CTOF_DEL    ---     0.238     R17C22D.B0 to     R17C22D.F0 Test_reveal_coretop_instance/test_la0_inst_0/trig_u/decode_u/SLICE_477
ROUTE         5     1.094     R17C22D.F0 to     R11C28B.D1 Test_reveal_coretop_instance/test_la0_inst_0/trig_u/wen_te[0]
CTOF_DEL    ---     0.238     R11C28B.D1 to     R11C28B.F1 SLICE_522
ROUTE         8     2.226     R11C28B.F1 to     R19C15B.CE Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val_0_sqmuxa (to ipClk_c)
                  --------
                    7.635   (20.3% logic, 79.7% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/SLICE_103:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       252     1.059       21.PADDI to    R16C19A.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/SLICE_268:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       252     1.059       21.PADDI to    R19C15B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 12.139ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[3]  (from ipClk_c +)
   Destination:    FF         Data in        Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[1]  (to ipClk_c +)
                   FF                        Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[0]

   Delay:               7.635ns  (20.3% logic, 79.7% route), 6 logic levels.

 Constraint Details:

      7.635ns physical path delay Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/SLICE_103 to Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/SLICE_264 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.226ns CE_SET requirement (totaling 19.774ns) by 12.139ns

 Physical Path Details:

      Data path Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/SLICE_103 to Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/SLICE_264:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R16C19A.CLK to     R16C19A.Q1 Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/SLICE_103 (from ipClk_c)
ROUTE         4     0.802     R16C19A.Q1 to     R16C20B.B0 Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[3]
CTOF_DEL    ---     0.238     R16C20B.B0 to     R16C20B.F0 Test_reveal_coretop_instance/test_la0_inst_0/SLICE_628
ROUTE         1     0.673     R16C20B.F0 to     R17C20D.C1 Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/wen_1
CTOF_DEL    ---     0.238     R17C20D.C1 to     R17C20D.F1 Test_reveal_coretop_instance/test_la0_inst_0/SLICE_503
ROUTE         7     0.718     R17C20D.F1 to     R17C22D.A1 Test_reveal_coretop_instance/test_la0_inst_0/wen
CTOF_DEL    ---     0.238     R17C22D.A1 to     R17C22D.F1 Test_reveal_coretop_instance/test_la0_inst_0/trig_u/decode_u/SLICE_477
ROUTE         4     0.569     R17C22D.F1 to     R17C22D.B0 Test_reveal_coretop_instance/test_la0_inst_0/trig_u/decode_u/N_25
CTOF_DEL    ---     0.238     R17C22D.B0 to     R17C22D.F0 Test_reveal_coretop_instance/test_la0_inst_0/trig_u/decode_u/SLICE_477
ROUTE         5     1.094     R17C22D.F0 to     R11C28B.D1 Test_reveal_coretop_instance/test_la0_inst_0/trig_u/wen_te[0]
CTOF_DEL    ---     0.238     R11C28B.D1 to     R11C28B.F1 SLICE_522
ROUTE         8     2.226     R11C28B.F1 to     R19C15A.CE Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val_0_sqmuxa (to ipClk_c)
                  --------
                    7.635   (20.3% logic, 79.7% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/SLICE_103:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       252     1.059       21.PADDI to    R16C19A.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/SLICE_264:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       252     1.059       21.PADDI to    R19C15A.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 12.139ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[3]  (from ipClk_c +)
   Destination:    FF         Data in        Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[7]  (to ipClk_c +)
                   FF                        Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[6]

   Delay:               7.635ns  (20.3% logic, 79.7% route), 6 logic levels.

 Constraint Details:

      7.635ns physical path delay Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/SLICE_103 to Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/SLICE_267 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.226ns CE_SET requirement (totaling 19.774ns) by 12.139ns

 Physical Path Details:

      Data path Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/SLICE_103 to Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/SLICE_267:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R16C19A.CLK to     R16C19A.Q1 Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/SLICE_103 (from ipClk_c)
ROUTE         4     0.802     R16C19A.Q1 to     R16C20B.B0 Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[3]
CTOF_DEL    ---     0.238     R16C20B.B0 to     R16C20B.F0 Test_reveal_coretop_instance/test_la0_inst_0/SLICE_628
ROUTE         1     0.673     R16C20B.F0 to     R17C20D.C1 Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/wen_1
CTOF_DEL    ---     0.238     R17C20D.C1 to     R17C20D.F1 Test_reveal_coretop_instance/test_la0_inst_0/SLICE_503
ROUTE         7     0.718     R17C20D.F1 to     R17C22D.A1 Test_reveal_coretop_instance/test_la0_inst_0/wen
CTOF_DEL    ---     0.238     R17C22D.A1 to     R17C22D.F1 Test_reveal_coretop_instance/test_la0_inst_0/trig_u/decode_u/SLICE_477
ROUTE         4     0.569     R17C22D.F1 to     R17C22D.B0 Test_reveal_coretop_instance/test_la0_inst_0/trig_u/decode_u/N_25
CTOF_DEL    ---     0.238     R17C22D.B0 to     R17C22D.F0 Test_reveal_coretop_instance/test_la0_inst_0/trig_u/decode_u/SLICE_477
ROUTE         5     1.094     R17C22D.F0 to     R11C28B.D1 Test_reveal_coretop_instance/test_la0_inst_0/trig_u/wen_te[0]
CTOF_DEL    ---     0.238     R11C28B.D1 to     R11C28B.F1 SLICE_522
ROUTE         8     2.226     R11C28B.F1 to     R19C15C.CE Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val_0_sqmuxa (to ipClk_c)
                  --------
                    7.635   (20.3% logic, 79.7% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/SLICE_103:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       252     1.059       21.PADDI to    R16C19A.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/SLICE_267:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       252     1.059       21.PADDI to    R19C15C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 12.139ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[3]  (from ipClk_c +)
   Destination:    FF         Data in        Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[11]  (to ipClk_c +)
                   FF                        Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[10]

   Delay:               7.635ns  (20.3% logic, 79.7% route), 6 logic levels.

 Constraint Details:

      7.635ns physical path delay Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/SLICE_103 to Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/SLICE_269 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.226ns CE_SET requirement (totaling 19.774ns) by 12.139ns

 Physical Path Details:

      Data path Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/SLICE_103 to Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/SLICE_269:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R16C19A.CLK to     R16C19A.Q1 Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/SLICE_103 (from ipClk_c)
ROUTE         4     0.802     R16C19A.Q1 to     R16C20B.B0 Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[3]
CTOF_DEL    ---     0.238     R16C20B.B0 to     R16C20B.F0 Test_reveal_coretop_instance/test_la0_inst_0/SLICE_628
ROUTE         1     0.673     R16C20B.F0 to     R17C20D.C1 Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/wen_1
CTOF_DEL    ---     0.238     R17C20D.C1 to     R17C20D.F1 Test_reveal_coretop_instance/test_la0_inst_0/SLICE_503
ROUTE         7     0.718     R17C20D.F1 to     R17C22D.A1 Test_reveal_coretop_instance/test_la0_inst_0/wen
CTOF_DEL    ---     0.238     R17C22D.A1 to     R17C22D.F1 Test_reveal_coretop_instance/test_la0_inst_0/trig_u/decode_u/SLICE_477
ROUTE         4     0.569     R17C22D.F1 to     R17C22D.B0 Test_reveal_coretop_instance/test_la0_inst_0/trig_u/decode_u/N_25
CTOF_DEL    ---     0.238     R17C22D.B0 to     R17C22D.F0 Test_reveal_coretop_instance/test_la0_inst_0/trig_u/decode_u/SLICE_477
ROUTE         5     1.094     R17C22D.F0 to     R11C28B.D1 Test_reveal_coretop_instance/test_la0_inst_0/trig_u/wen_te[0]
CTOF_DEL    ---     0.238     R11C28B.D1 to     R11C28B.F1 SLICE_522
ROUTE         8     2.226     R11C28B.F1 to     R18C15C.CE Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val_0_sqmuxa (to ipClk_c)
                  --------
                    7.635   (20.3% logic, 79.7% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/SLICE_103:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       252     1.059       21.PADDI to    R16C19A.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/SLICE_269:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       252     1.059       21.PADDI to    R18C15C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 12.222ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[2]  (from ipClk_c +)
   Destination:    FF         Data in        Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[15]  (to ipClk_c +)
                   FF                        Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[14]

   Delay:               7.552ns  (20.6% logic, 79.4% route), 6 logic levels.

 Constraint Details:

      7.552ns physical path delay Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/SLICE_103 to Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/SLICE_271 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.226ns CE_SET requirement (totaling 19.774ns) by 12.222ns

 Physical Path Details:

      Data path Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/SLICE_103 to Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/SLICE_271:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R16C19A.CLK to     R16C19A.Q0 Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/SLICE_103 (from ipClk_c)
ROUTE         5     0.461     R16C19A.Q0 to     R16C20B.D0 Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[2]
CTOF_DEL    ---     0.238     R16C20B.D0 to     R16C20B.F0 Test_reveal_coretop_instance/test_la0_inst_0/SLICE_628
ROUTE         1     0.673     R16C20B.F0 to     R17C20D.C1 Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/wen_1
CTOF_DEL    ---     0.238     R17C20D.C1 to     R17C20D.F1 Test_reveal_coretop_instance/test_la0_inst_0/SLICE_503
ROUTE         7     0.718     R17C20D.F1 to     R17C22D.A1 Test_reveal_coretop_instance/test_la0_inst_0/wen
CTOF_DEL    ---     0.238     R17C22D.A1 to     R17C22D.F1 Test_reveal_coretop_instance/test_la0_inst_0/trig_u/decode_u/SLICE_477
ROUTE         4     0.569     R17C22D.F1 to     R17C22D.B0 Test_reveal_coretop_instance/test_la0_inst_0/trig_u/decode_u/N_25
CTOF_DEL    ---     0.238     R17C22D.B0 to     R17C22D.F0 Test_reveal_coretop_instance/test_la0_inst_0/trig_u/decode_u/SLICE_477
ROUTE         5     1.094     R17C22D.F0 to     R11C28B.D1 Test_reveal_coretop_instance/test_la0_inst_0/trig_u/wen_te[0]
CTOF_DEL    ---     0.238     R11C28B.D1 to     R11C28B.F1 SLICE_522
ROUTE         8     2.484     R11C28B.F1 to     R17C15A.CE Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val_0_sqmuxa (to ipClk_c)
                  --------
                    7.552   (20.6% logic, 79.4% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/SLICE_103:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       252     1.059       21.PADDI to    R16C19A.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/SLICE_271:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       252     1.059       21.PADDI to    R17C15A.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 12.480ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[2]  (from ipClk_c +)
   Destination:    FF         Data in        Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[13]  (to ipClk_c +)
                   FF                        Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[12]

   Delay:               7.294ns  (21.3% logic, 78.7% route), 6 logic levels.

 Constraint Details:

      7.294ns physical path delay Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/SLICE_103 to Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/SLICE_270 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.226ns CE_SET requirement (totaling 19.774ns) by 12.480ns

 Physical Path Details:

      Data path Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/SLICE_103 to Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/SLICE_270:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R16C19A.CLK to     R16C19A.Q0 Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/SLICE_103 (from ipClk_c)
ROUTE         5     0.461     R16C19A.Q0 to     R16C20B.D0 Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[2]
CTOF_DEL    ---     0.238     R16C20B.D0 to     R16C20B.F0 Test_reveal_coretop_instance/test_la0_inst_0/SLICE_628
ROUTE         1     0.673     R16C20B.F0 to     R17C20D.C1 Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/wen_1
CTOF_DEL    ---     0.238     R17C20D.C1 to     R17C20D.F1 Test_reveal_coretop_instance/test_la0_inst_0/SLICE_503
ROUTE         7     0.718     R17C20D.F1 to     R17C22D.A1 Test_reveal_coretop_instance/test_la0_inst_0/wen
CTOF_DEL    ---     0.238     R17C22D.A1 to     R17C22D.F1 Test_reveal_coretop_instance/test_la0_inst_0/trig_u/decode_u/SLICE_477
ROUTE         4     0.569     R17C22D.F1 to     R17C22D.B0 Test_reveal_coretop_instance/test_la0_inst_0/trig_u/decode_u/N_25
CTOF_DEL    ---     0.238     R17C22D.B0 to     R17C22D.F0 Test_reveal_coretop_instance/test_la0_inst_0/trig_u/decode_u/SLICE_477
ROUTE         5     1.094     R17C22D.F0 to     R11C28B.D1 Test_reveal_coretop_instance/test_la0_inst_0/trig_u/wen_te[0]
CTOF_DEL    ---     0.238     R11C28B.D1 to     R11C28B.F1 SLICE_522
ROUTE         8     2.226     R11C28B.F1 to     R18C15B.CE Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val_0_sqmuxa (to ipClk_c)
                  --------
                    7.294   (21.3% logic, 78.7% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/SLICE_103:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       252     1.059       21.PADDI to    R16C19A.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/SLICE_270:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       252     1.059       21.PADDI to    R18C15B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 12.480ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[2]  (from ipClk_c +)
   Destination:    FF         Data in        Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[11]  (to ipClk_c +)
                   FF                        Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[10]

   Delay:               7.294ns  (21.3% logic, 78.7% route), 6 logic levels.

 Constraint Details:

      7.294ns physical path delay Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/SLICE_103 to Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/SLICE_269 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.226ns CE_SET requirement (totaling 19.774ns) by 12.480ns

 Physical Path Details:

      Data path Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/SLICE_103 to Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/SLICE_269:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R16C19A.CLK to     R16C19A.Q0 Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/SLICE_103 (from ipClk_c)
ROUTE         5     0.461     R16C19A.Q0 to     R16C20B.D0 Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[2]
CTOF_DEL    ---     0.238     R16C20B.D0 to     R16C20B.F0 Test_reveal_coretop_instance/test_la0_inst_0/SLICE_628
ROUTE         1     0.673     R16C20B.F0 to     R17C20D.C1 Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/wen_1
CTOF_DEL    ---     0.238     R17C20D.C1 to     R17C20D.F1 Test_reveal_coretop_instance/test_la0_inst_0/SLICE_503
ROUTE         7     0.718     R17C20D.F1 to     R17C22D.A1 Test_reveal_coretop_instance/test_la0_inst_0/wen
CTOF_DEL    ---     0.238     R17C22D.A1 to     R17C22D.F1 Test_reveal_coretop_instance/test_la0_inst_0/trig_u/decode_u/SLICE_477
ROUTE         4     0.569     R17C22D.F1 to     R17C22D.B0 Test_reveal_coretop_instance/test_la0_inst_0/trig_u/decode_u/N_25
CTOF_DEL    ---     0.238     R17C22D.B0 to     R17C22D.F0 Test_reveal_coretop_instance/test_la0_inst_0/trig_u/decode_u/SLICE_477
ROUTE         5     1.094     R17C22D.F0 to     R11C28B.D1 Test_reveal_coretop_instance/test_la0_inst_0/trig_u/wen_te[0]
CTOF_DEL    ---     0.238     R11C28B.D1 to     R11C28B.F1 SLICE_522
ROUTE         8     2.226     R11C28B.F1 to     R18C15C.CE Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val_0_sqmuxa (to ipClk_c)
                  --------
                    7.294   (21.3% logic, 78.7% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/SLICE_103:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       252     1.059       21.PADDI to    R16C19A.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/SLICE_269:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       252     1.059       21.PADDI to    R18C15C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 12.480ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[2]  (from ipClk_c +)
   Destination:    FF         Data in        Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[7]  (to ipClk_c +)
                   FF                        Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[6]

   Delay:               7.294ns  (21.3% logic, 78.7% route), 6 logic levels.

 Constraint Details:

      7.294ns physical path delay Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/SLICE_103 to Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/SLICE_267 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.226ns CE_SET requirement (totaling 19.774ns) by 12.480ns

 Physical Path Details:

      Data path Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/SLICE_103 to Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/SLICE_267:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R16C19A.CLK to     R16C19A.Q0 Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/SLICE_103 (from ipClk_c)
ROUTE         5     0.461     R16C19A.Q0 to     R16C20B.D0 Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[2]
CTOF_DEL    ---     0.238     R16C20B.D0 to     R16C20B.F0 Test_reveal_coretop_instance/test_la0_inst_0/SLICE_628
ROUTE         1     0.673     R16C20B.F0 to     R17C20D.C1 Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/wen_1
CTOF_DEL    ---     0.238     R17C20D.C1 to     R17C20D.F1 Test_reveal_coretop_instance/test_la0_inst_0/SLICE_503
ROUTE         7     0.718     R17C20D.F1 to     R17C22D.A1 Test_reveal_coretop_instance/test_la0_inst_0/wen
CTOF_DEL    ---     0.238     R17C22D.A1 to     R17C22D.F1 Test_reveal_coretop_instance/test_la0_inst_0/trig_u/decode_u/SLICE_477
ROUTE         4     0.569     R17C22D.F1 to     R17C22D.B0 Test_reveal_coretop_instance/test_la0_inst_0/trig_u/decode_u/N_25
CTOF_DEL    ---     0.238     R17C22D.B0 to     R17C22D.F0 Test_reveal_coretop_instance/test_la0_inst_0/trig_u/decode_u/SLICE_477
ROUTE         5     1.094     R17C22D.F0 to     R11C28B.D1 Test_reveal_coretop_instance/test_la0_inst_0/trig_u/wen_te[0]
CTOF_DEL    ---     0.238     R11C28B.D1 to     R11C28B.F1 SLICE_522
ROUTE         8     2.226     R11C28B.F1 to     R19C15C.CE Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val_0_sqmuxa (to ipClk_c)
                  --------
                    7.294   (21.3% logic, 78.7% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/SLICE_103:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       252     1.059       21.PADDI to    R16C19A.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/SLICE_267:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       252     1.059       21.PADDI to    R19C15C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

Report:  123.168MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_1"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets_UART_INST_edgeDetectorio[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "registers_Resetio" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipReset
   Destination:    FF         Data in        registers_Resetio  (to ipClk_c +)

   Delay:               0.813ns  (100.0% logic, 0.0% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE         3     0.000       19.PADDI to    IOL_L11A.DI ipReset_c (to ipClk_c)
                  --------
                    0.813   (100.0% logic, 0.0% route), 1 logic levels.


================================================================================
<A name="par_twr_pref_0_3"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readRegisters.Buttons_0io[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_4"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readRegisters.Buttons_0io[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_5"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readRegisters.Buttons_0io[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_6"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readRegisters.Buttons_0io[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_7"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets_UART_INST_opTxio" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_8"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_stretch" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_9"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_10"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_11"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_12"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_13"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_14"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_enbl[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_15"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_enbl[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_16"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_det_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_17"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_18"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_19"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_20"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_21"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_22"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_23"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_24"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_25"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_26"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_27"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_28"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_29"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_30"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_31"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_32"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_33"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_34"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[16]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_35"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[17]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_36"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[18]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_37"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[19]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_38"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[20]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_39"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[21]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_40"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[22]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_41"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[23]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_42"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[24]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_43"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[25]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_44"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[26]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_45"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[27]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_46"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[28]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_47"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[29]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_48"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[30]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_49"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[31]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_50"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[32]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_51"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[33]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_52"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[34]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_53"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[35]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_54"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[36]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_55"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[37]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_56"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[38]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_57"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[39]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_58"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[40]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_59"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[41]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_60"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[42]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_61"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_62"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_63"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_64"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_65"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_66"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_67"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_68"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_69"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_70"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_71"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_72"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_73"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_74"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_75"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_76"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_77"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[16]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_78"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[17]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_79"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[18]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_80"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[19]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_81"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[20]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_82"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[21]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_83"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[22]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_84"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[23]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_85"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[24]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_86"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[25]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_87"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[26]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_88"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[27]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_89"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[28]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_90"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[29]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_91"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[30]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_92"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[31]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_93"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[32]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_94"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[33]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_95"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[34]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_96"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_97"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_98"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_99"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_100"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_101"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_102"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_103"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_104"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_105"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_106"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_first_rd_d2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_107"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_first_rd_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_108"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_first_rd" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_109"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/start_d" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_110"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/start_bit" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_111"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/sample_en_d" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_112"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_113"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_114"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_115"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_116"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_117"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_118"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_119"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_120"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_121"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_122"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_123"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_124"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_125"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_126"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_127"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_128"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cap_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_129"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_130"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_131"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_132"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_133"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_134"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_135"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_136"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_137"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_138"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_139"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_140"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_141"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_142"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_143"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_144"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/mem_full_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_145"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_146"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_147"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_148"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_149"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_150"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/full_reg" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_151"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/full" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_152"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/force_trig" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_153"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/clear" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_154"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/capture" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_155"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/armed_p1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_156"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/armed" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_157"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc_en" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_158"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc_clr" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_159"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_160"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_161"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_162"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_163"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_164"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_165"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_166"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_167"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_168"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_169"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_170"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_171"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_172"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_173"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_174"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_175"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_176"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_177"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_178"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_179"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_180"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_181"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_shift_en" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_182"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_183"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_184"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_185"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_186"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_187"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_188"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_189"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_190"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_191"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_192"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_193"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_194"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_195"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_196"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_197"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_198"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/te_prog_din[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_199"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/te_prog_din[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_200"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/te_block" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_201"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_202"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_203"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_204"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_205"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_206"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_207"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_208"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_209"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_210"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_211"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_212"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_29_rep1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_213"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_214"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_215"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_216"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_217"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_218"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_219"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_220"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_221"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_222"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_223"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_224"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_225"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_226"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_227"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_228"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_229"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_230"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_231"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_232"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_233"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_234"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[16]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_235"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[16]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_236"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[17]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_237"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[17]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_238"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[18]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_239"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[18]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_240"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[19]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_241"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[19]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_242"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[20]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_243"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[20]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_244"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[21]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_245"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[21]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_246"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[22]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_247"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[22]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_248"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[23]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_249"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[23]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_250"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[24]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_251"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[25]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_252"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[25]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_253"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[26]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_254"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[26]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_255"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[27]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_256"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[27]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_257"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[28]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_258"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[28]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_259"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[29]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_260"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[29]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_261"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[30]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_262"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[30]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_263"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[31]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_264"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[31]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_265"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[32]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_266"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[32]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_267"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[33]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_268"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[33]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_269"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[35]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_270"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[40]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_271"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_fast[28]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_272"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[34]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_273"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[34]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_274"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[37]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_275"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[39]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_276"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_fast_0[28]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_277"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_28_rep1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_278"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[24]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_279"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[36]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_280"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[38]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_281"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[41]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_282"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[42]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_283"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_fast_0[29]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_284"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_fast[29]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_285"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_29_rep1_0" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_286"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_28_rep1_0" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_287"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[35]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_288"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/r_w" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_289"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/parity_err_lat" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_290"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/parity_err" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_291"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/parity_checker" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_292"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/parity_calc" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_293"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_294"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_295"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_296"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_297"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d6" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_298"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d5" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_299"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d4" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_300"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d3" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_301"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_302"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_303"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_304"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_rep2_0" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_305"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_rep2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_306"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_rep1_0" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_307"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_rep1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_308"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_fast_0" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_309"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_fast" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_310"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_311"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jce2_d3" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_312"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jce2_d2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_313"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jce2_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_314"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/cmd_block_extend" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_315"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_reclk[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_316"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_reclk[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_317"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_reclk[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_318"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_reclk[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_319"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d5" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_320"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d4" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_321"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d3" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_322"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_323"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_324"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_325"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_326"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_327"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_328"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_329"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_330"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/addr_15_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_331"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/addr_15" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_332"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/trigger_reg" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_333"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/trig_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_334"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/trig_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_335"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/trig_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_336"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg2[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_337"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg2[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_338"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg1[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_339"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg1[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_340"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg1[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_341"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg0_read" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_342"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg0[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_343"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg0[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_344"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg0[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_345"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_wr_bit_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_346"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_wr_addr_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_347"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_wr_addr_cntr[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_348"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_prog_en" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_349"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_prog_active" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_350"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/trig_start_mask_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_351"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/trig_start_mask_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_352"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_353"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_354"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_355"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_356"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_357"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_358"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_359"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_360"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_361"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_362"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_363"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_364"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_365"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_366"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_367"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_368"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_out_reg_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_369"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_out_reg" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_370"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_event_cnt_cntg_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_371"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_event_cnt_cntg_reg[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_372"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/state_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_373"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/num_then_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_374"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/next_then_shift[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_375"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/next_then_shift[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_376"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/next_then_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_377"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/next_then_reg[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_378"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/jshift_d2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_379"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_380"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_381"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_start_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_382"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_prog_en" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_383"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_prog_active" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_384"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_385"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_386"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_387"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_388"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_389"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_390"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_391"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_392"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_393"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_394"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_395"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_396"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_397"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_398"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_399"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_400"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_401"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_402"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_403"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_404"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_405"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_406"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_407"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_408"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_409"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_410"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_411"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_412"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_413"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_414"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_415"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_416"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_417"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_418"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_419"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_out_reg" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_420"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_event_cnt_cntg_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_421"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/state_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_422"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/num_then_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_423"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/next_then_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_424"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/jshift_d2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_425"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/tu_out" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_426"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/op_code[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_427"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/op_code[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_428"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/op_code[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_429"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/mask_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_430"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/input_a_d2[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_431"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/input_a_d1[0]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipReset
   Destination:    FF         Data in        Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/input_a_d1[0]  (to ipClk_c +)

   Delay:               2.494ns  (32.6% logic, 67.4% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE         3     1.681       19.PADDI to     R12C21C.M1 ipReset_c (to ipClk_c)
                  --------
                    2.494   (32.6% logic, 67.4% route), 1 logic levels.


================================================================================
<A name="par_twr_pref_0_432"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/compare_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_433"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/tu_out" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_434"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/op_code[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_435"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/op_code[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_436"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/op_code[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_437"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/mask_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_438"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/input_a_d2[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_439"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/input_a_d1[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_440"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/compare_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_441"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "writeController/state[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_442"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "writeController/opWrData_1[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_443"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "writeController/opWrData_1[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_444"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "writeController/opWrData_1[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_445"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "writeController/opWrData_1[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_446"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "writeController/opWrData_1[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_447"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "writeController/opWrData_1[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_448"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "writeController/opWrData_1[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_449"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "writeController/opWrData_1[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_450"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "writeController/opTxWrEnable" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_451"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "writeController/dataLength[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_452"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "writeController/dataLength[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_453"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "writeController/dataLength[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_454"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/state[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_455"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Valid" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_456"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Source[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_457"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Source[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_458"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Source[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_459"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Source[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_460"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Source[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_461"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Source[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_462"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Source[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_463"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Source[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_464"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Destination[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_465"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Destination[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_466"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Destination[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_467"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Destination[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_468"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Destination[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_469"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Destination[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_470"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Destination[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_471"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Destination[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_472"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Data[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_473"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Data[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_474"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Data[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_475"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Data[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_476"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Data[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_477"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Data[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_478"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Data[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_479"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Data[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_480"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opReadAddress[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_481"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opReadAddress[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_482"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opReadAddress[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_483"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opReadAddress[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_484"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opReadAddress[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_485"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opReadAddress[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_486"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opReadAddress[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_487"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opReadAddress[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_488"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/edgeDetector[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_489"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/edgeDetector[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_490"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/dataLength[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_491"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/dataLength[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_492"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/dataLength[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_493"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/dataLength[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_494"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "registers/opWrRegisters.LEDs[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_495"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "registers/opWrRegisters.LEDs[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_496"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "registers/opWrRegisters.LEDs[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_497"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "registers/opWrRegisters.LEDs[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_498"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "registers/opWrRegisters.LEDs[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_499"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "registers/opWrRegisters.LEDs[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_500"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "registers/opWrRegisters.LEDs[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_501"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "registers/opWrRegisters.LEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_502"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "registers/opRdData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_503"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "registers/opRdData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_504"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "registers/opRdData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_505"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "registers/opRdData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_506"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "registers/opRdData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_507"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "registers/opRdData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_508"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "registers/opRdData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_509"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "registers/opRdData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_510"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/txState[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_511"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/txState[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_512"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/txState[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_513"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/txState[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_514"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/txState[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_515"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/txState[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_516"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/rxState[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_517"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/rxState[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_518"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/rxState[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_519"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/rxState[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_520"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/rxState[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_521"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/reset" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipReset
   Destination:    FF         Data in        uartPackets/reset  (to ipClk_c +)

   Delay:               2.215ns  (36.7% logic, 63.3% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE         3     1.402       19.PADDI to      R9C12B.M0 ipReset_c (to ipClk_c)
                  --------
                    2.215   (36.7% logic, 63.3% route), 1 logic levels.


================================================================================
<A name="par_twr_pref_0_522"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/receiveDataLength[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_523"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/receiveDataLength[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_524"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/receiveDataLength[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_525"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/receiveDataLength[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_526"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/receiveDataLength[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_527"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/receiveDataLength[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_528"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/receiveDataLength[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_529"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/receiveDataLength[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_530"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opTxReady" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_531"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Valid" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_532"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Source[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_533"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Source[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_534"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Source[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_535"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Source[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_536"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Source[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_537"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Source[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_538"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Source[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_539"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Source[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_540"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.SoP" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_541"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Length[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_542"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Length[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_543"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Length[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_544"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Length[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_545"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Length[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_546"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Length[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_547"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Length[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_548"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Length[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_549"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.EoP" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_550"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Destination[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_551"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Destination[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_552"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Destination[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_553"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Destination[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_554"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Destination[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_555"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Destination[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_556"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Destination[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_557"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Destination[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_558"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Data[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_559"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Data[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_560"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Data[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_561"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Data[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_562"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Data[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_563"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Data[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_564"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Data[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_565"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Data[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_566"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxSource[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_567"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxSource[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_568"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxSource[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_569"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxSource[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_570"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxSource[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_571"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxSource[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_572"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxSource[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_573"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxSource[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_574"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxLength[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_575"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxLength[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_576"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxLength[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_577"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxLength[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_578"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxLength[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_579"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxLength[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_580"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxLength[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_581"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxLength[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_582"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_583"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_584"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_585"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_586"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_587"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_588"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_589"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_590"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/locaTxDestination[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_591"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/locaTxDestination[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_592"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/locaTxDestination[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_593"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/locaTxDestination[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_594"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/locaTxDestination[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_595"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/locaTxDestination[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_596"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/locaTxDestination[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_597"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/locaTxDestination[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_598"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_TxSend" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_599"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_TxData_tri_enable" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_600"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_TxData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_601"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_TxData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_602"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_TxData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_603"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_TxData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_604"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_TxData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_605"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_TxData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_606"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_TxData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_607"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_TxData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_608"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/txState[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_609"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/txCounter[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_610"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/txCounter[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_611"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/txCounter[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_612"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/txCounter[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_613"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/txCounter[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_614"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/txCounter[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_615"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/txCounter[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_616"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/txCounter[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_617"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/txCounter[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_618"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/txBitCounter[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_619"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/txBitCounter[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_620"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/txBitCounter[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_621"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/txBitCounter[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_622"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/txBitCounter[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_623"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/rxCounter[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_624"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/rxCounter[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_625"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/rxCounter[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_626"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/rxCounter[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_627"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/rxCounter[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_628"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/rxCounter[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_629"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/rxCounter[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_630"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/rxCounter[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_631"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/rxCounter[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_632"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/reset" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_633"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/opTxBusy" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_634"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/opRxValid" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_635"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/opRxData_1[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_636"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/opRxData_1[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_637"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/opRxData_1[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_638"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/opRxData_1[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_639"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/opRxData_1[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_640"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/opRxData_1[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_641"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/opRxData_1[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_642"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/opRxData_1[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_643"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/localTxData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_644"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/localTxData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_645"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/localTxData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_646"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/localTxData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_647"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/localTxData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_648"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/localTxData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_649"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/localTxData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_650"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/localTxData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_651"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/localTxData[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_652"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/localTxData[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_653"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/localRxData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_654"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/localRxData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_655"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/localRxData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_656"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/localRxData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_657"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/localRxData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_658"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/localRxData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_659"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/localRxData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_660"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/localRxData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_661"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/localRxData[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_662"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/localRxData[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_663"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/edgeDetector[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_664"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/clockEnable" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_665"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets_UART_INST_edgeDetectorio[0]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipRx
   Destination:    FF         Data in        uartPackets_UART_INST_edgeDetectorio[0]  (to ipClk_c +)

   Delay:               0.813ns  (100.0% logic, 0.0% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813        110.PAD to      110.PADDI ipRx
ROUTE         2     0.000      110.PADDI to    IOL_T28A.DI ipRx_c (to ipClk_c)
                  --------
                    0.813   (100.0% logic, 0.0% route), 1 logic levels.


================================================================================
<A name="par_twr_pref_0_666"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "registers_Resetio" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_667"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readRegisters.Buttons_0io[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_668"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readRegisters.Buttons_0io[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_669"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readRegisters.Buttons_0io[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_670"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readRegisters.Buttons_0io[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_671"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets_UART_INST_opTxio" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_672"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_stretch" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_673"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_674"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_675"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_676"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_677"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_678"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_enbl[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_679"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_enbl[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_680"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_det_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_681"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_682"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_683"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_684"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_685"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_686"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_687"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_688"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_689"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_690"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_691"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_692"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_693"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_694"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_695"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_696"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_697"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_698"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[16]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_699"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[17]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_700"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[18]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_701"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[19]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_702"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[20]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_703"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[21]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_704"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[22]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_705"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[23]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_706"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[24]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_707"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[25]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_708"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[26]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_709"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[27]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_710"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[28]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_711"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[29]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_712"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[30]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_713"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[31]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_714"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[32]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_715"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[33]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_716"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[34]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_717"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[35]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_718"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[36]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_719"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[37]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_720"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[38]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_721"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[39]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_722"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[40]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_723"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[41]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_724"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[42]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_725"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_726"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_727"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_728"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_729"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_730"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_731"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_732"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_733"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_734"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_735"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_736"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_737"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_738"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_739"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_740"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_741"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[16]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_742"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[17]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_743"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[18]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_744"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[19]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_745"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[20]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_746"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[21]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_747"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[22]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_748"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[23]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_749"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[24]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_750"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[25]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_751"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[26]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_752"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[27]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_753"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[28]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_754"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[29]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_755"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[30]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_756"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[31]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_757"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[32]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_758"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[33]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_759"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[34]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_760"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_761"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_762"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_763"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_764"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_765"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_766"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_767"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_768"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_769"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_770"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_first_rd_d2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_771"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_first_rd_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_772"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_first_rd" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_773"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/start_d" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_774"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/start_bit" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_775"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/sample_en_d" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_776"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_777"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_778"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_779"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_780"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_781"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_782"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_783"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_784"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_785"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_786"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_787"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_788"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_789"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_790"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_791"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_792"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cap_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_793"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_794"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_795"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_796"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_797"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_798"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_799"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_800"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_801"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_802"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_803"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_804"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_805"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_806"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_807"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_808"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/mem_full_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_809"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_810"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_811"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_812"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_813"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_814"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/full_reg" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_815"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/full" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_816"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/force_trig" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_817"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/clear" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_818"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/capture" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_819"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/armed_p1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_820"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/armed" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_821"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc_en" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_822"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc_clr" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_823"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_824"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_825"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_826"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_827"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_828"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_829"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_830"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_831"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_832"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_833"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_834"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_835"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_836"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_837"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_838"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_839"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_840"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_841"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_842"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_843"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_844"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_845"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_shift_en" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_846"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_847"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_848"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_849"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_850"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_851"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_852"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_853"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_854"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_855"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_856"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_857"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_858"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_859"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_860"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_861"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_862"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/te_prog_din[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_863"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/te_prog_din[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_864"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/te_block" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_865"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_866"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_867"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_868"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_869"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_870"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_871"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_872"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_873"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_874"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_875"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_876"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_29_rep1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_877"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_878"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_879"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_880"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_881"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_882"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_883"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_884"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_885"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_886"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_887"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_888"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_889"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_890"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_891"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_892"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_893"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_894"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_895"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_896"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_897"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_898"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[16]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_899"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[16]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_900"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[17]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_901"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[17]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_902"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[18]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_903"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[18]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_904"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[19]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_905"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[19]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_906"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[20]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_907"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[20]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_908"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[21]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_909"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[21]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_910"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[22]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_911"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[22]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_912"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[23]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_913"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[23]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_914"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[24]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_915"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[25]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_916"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[25]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_917"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[26]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_918"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[26]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_919"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[27]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_920"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[27]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_921"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[28]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_922"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[28]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_923"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[29]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_924"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[29]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_925"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[30]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_926"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[30]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_927"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[31]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_928"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[31]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_929"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[32]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_930"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[32]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_931"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[33]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_932"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[33]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_933"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[35]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_934"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[40]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_935"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_fast[28]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_936"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[34]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_937"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[34]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_938"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[37]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_939"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[39]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_940"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_fast_0[28]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_941"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_28_rep1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_942"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[24]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_943"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[36]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_944"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[38]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_945"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[41]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_946"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[42]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_947"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_fast_0[29]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_948"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_fast[29]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_949"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_29_rep1_0" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_950"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_28_rep1_0" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_951"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[35]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_952"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/r_w" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_953"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/parity_err_lat" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_954"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/parity_err" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_955"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/parity_checker" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_956"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/parity_calc" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_957"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_958"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_959"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_960"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_961"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d6" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_962"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d5" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_963"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d4" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_964"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d3" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_965"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_966"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_967"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_968"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_rep2_0" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_969"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_rep2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_970"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_rep1_0" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_971"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_rep1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_972"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_fast_0" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_973"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_fast" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_974"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_975"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jce2_d3" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_976"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jce2_d2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_977"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jce2_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_978"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/cmd_block_extend" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_979"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_reclk[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_980"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_reclk[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_981"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_reclk[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_982"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_reclk[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_983"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d5" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_984"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d4" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_985"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d3" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_986"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_987"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_988"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_989"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_990"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_991"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_992"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_993"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_994"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/addr_15_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_995"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/addr_15" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_996"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/trigger_reg" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_997"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/trig_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_998"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/trig_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_999"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/trig_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1000"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg2[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1001"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg2[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1002"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg1[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1003"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg1[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1004"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg1[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1005"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg0_read" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1006"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg0[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1007"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg0[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1008"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg0[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1009"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_wr_bit_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1010"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_wr_addr_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1011"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_wr_addr_cntr[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1012"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_prog_en" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1013"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_prog_active" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1014"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/trig_start_mask_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1015"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/trig_start_mask_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1016"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1017"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1018"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1019"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1020"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1021"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1022"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1023"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1024"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1025"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1026"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1027"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1028"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1029"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1030"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1031"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1032"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_out_reg_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1033"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_out_reg" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1034"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_event_cnt_cntg_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1035"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_event_cnt_cntg_reg[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1036"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/state_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1037"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/num_then_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1038"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/next_then_shift[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1039"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/next_then_shift[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1040"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/next_then_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1041"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/next_then_reg[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1042"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/jshift_d2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1043"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1044"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1045"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_start_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1046"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_prog_en" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1047"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_prog_active" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1048"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1049"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1050"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1051"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1052"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1053"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1054"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1055"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1056"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1057"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1058"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1059"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1060"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1061"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1062"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1063"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1064"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1065"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1066"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1067"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1068"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1069"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1070"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1071"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1072"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1073"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1074"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1075"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1076"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1077"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1078"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1079"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1080"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1081"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1082"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1083"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_out_reg" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1084"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_event_cnt_cntg_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1085"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/state_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1086"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/num_then_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1087"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/next_then_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1088"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/jshift_d2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1089"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/tu_out" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1090"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/op_code[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1091"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/op_code[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1092"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/op_code[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1093"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/mask_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1094"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/input_a_d2[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1095"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/input_a_d1[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1096"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/compare_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1097"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/tu_out" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1098"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/op_code[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1099"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/op_code[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1100"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/op_code[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1101"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/mask_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1102"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/input_a_d2[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1103"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/input_a_d1[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1104"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/compare_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1105"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "writeController/state[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1106"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "writeController/opWrData_1[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1107"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "writeController/opWrData_1[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1108"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "writeController/opWrData_1[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1109"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "writeController/opWrData_1[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1110"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "writeController/opWrData_1[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1111"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "writeController/opWrData_1[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1112"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "writeController/opWrData_1[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1113"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "writeController/opWrData_1[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1114"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "writeController/opTxWrEnable" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1115"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "writeController/dataLength[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1116"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "writeController/dataLength[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1117"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "writeController/dataLength[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1118"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/state[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1119"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Valid" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1120"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Source[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1121"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Source[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1122"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Source[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1123"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Source[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1124"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Source[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1125"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Source[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1126"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Source[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1127"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Source[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1128"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Destination[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1129"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Destination[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1130"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Destination[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1131"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Destination[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1132"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Destination[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1133"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Destination[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1134"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Destination[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1135"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Destination[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1136"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Data[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1137"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Data[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1138"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Data[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1139"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Data[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1140"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Data[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1141"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Data[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1142"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Data[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1143"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Data[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1144"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opReadAddress[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1145"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opReadAddress[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1146"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opReadAddress[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1147"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opReadAddress[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1148"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opReadAddress[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1149"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opReadAddress[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1150"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opReadAddress[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1151"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opReadAddress[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1152"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/edgeDetector[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1153"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/edgeDetector[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1154"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/dataLength[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1155"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/dataLength[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1156"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/dataLength[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1157"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/dataLength[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1158"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "registers/opWrRegisters.LEDs[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1159"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "registers/opWrRegisters.LEDs[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1160"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "registers/opWrRegisters.LEDs[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1161"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "registers/opWrRegisters.LEDs[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1162"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "registers/opWrRegisters.LEDs[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1163"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "registers/opWrRegisters.LEDs[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1164"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "registers/opWrRegisters.LEDs[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1165"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "registers/opWrRegisters.LEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1166"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "registers/opRdData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1167"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "registers/opRdData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1168"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "registers/opRdData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1169"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "registers/opRdData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1170"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "registers/opRdData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1171"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "registers/opRdData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1172"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "registers/opRdData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1173"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "registers/opRdData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1174"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/txState[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1175"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/txState[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1176"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/txState[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1177"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/txState[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1178"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/txState[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1179"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/txState[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1180"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/rxState[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1181"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/rxState[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1182"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/rxState[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1183"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/rxState[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1184"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/rxState[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1185"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/reset" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1186"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/receiveDataLength[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1187"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/receiveDataLength[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1188"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/receiveDataLength[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1189"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/receiveDataLength[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1190"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/receiveDataLength[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1191"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/receiveDataLength[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1192"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/receiveDataLength[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1193"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/receiveDataLength[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1194"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opTxReady" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1195"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Valid" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1196"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Source[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1197"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Source[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1198"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Source[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1199"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Source[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1200"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Source[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1201"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Source[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1202"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Source[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1203"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Source[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1204"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.SoP" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1205"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Length[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1206"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Length[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1207"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Length[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1208"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Length[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1209"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Length[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1210"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Length[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1211"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Length[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1212"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Length[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1213"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.EoP" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1214"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Destination[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1215"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Destination[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1216"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Destination[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1217"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Destination[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1218"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Destination[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1219"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Destination[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1220"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Destination[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1221"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Destination[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1222"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Data[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1223"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Data[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1224"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Data[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1225"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Data[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1226"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Data[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1227"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Data[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1228"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Data[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1229"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Data[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1230"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxSource[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1231"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxSource[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1232"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxSource[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1233"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxSource[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1234"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxSource[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1235"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxSource[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1236"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxSource[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1237"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxSource[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1238"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxLength[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1239"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxLength[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1240"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxLength[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1241"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxLength[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1242"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxLength[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1243"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxLength[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1244"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxLength[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1245"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxLength[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1246"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1247"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1248"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1249"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1250"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1251"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1252"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1253"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1254"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/locaTxDestination[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1255"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/locaTxDestination[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1256"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/locaTxDestination[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1257"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/locaTxDestination[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1258"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/locaTxDestination[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1259"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/locaTxDestination[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1260"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/locaTxDestination[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1261"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/locaTxDestination[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1262"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_TxSend" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1263"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_TxData_tri_enable" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1264"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_TxData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1265"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_TxData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1266"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_TxData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1267"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_TxData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1268"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_TxData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1269"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_TxData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1270"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_TxData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1271"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_TxData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1272"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/txState[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1273"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/txCounter[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1274"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/txCounter[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1275"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/txCounter[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1276"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/txCounter[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1277"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/txCounter[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1278"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/txCounter[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1279"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/txCounter[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1280"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/txCounter[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1281"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/txCounter[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1282"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/txBitCounter[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1283"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/txBitCounter[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1284"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/txBitCounter[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1285"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/txBitCounter[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1286"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/txBitCounter[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1287"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/rxCounter[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1288"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/rxCounter[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1289"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/rxCounter[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1290"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/rxCounter[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1291"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/rxCounter[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1292"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/rxCounter[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1293"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/rxCounter[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1294"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/rxCounter[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1295"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/rxCounter[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1296"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/reset" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1297"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/opTxBusy" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1298"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/opRxValid" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1299"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/opRxData_1[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1300"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/opRxData_1[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1301"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/opRxData_1[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1302"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/opRxData_1[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1303"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/opRxData_1[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1304"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/opRxData_1[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1305"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/opRxData_1[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1306"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/opRxData_1[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1307"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/localTxData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1308"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/localTxData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1309"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/localTxData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1310"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/localTxData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1311"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/localTxData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1312"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/localTxData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1313"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/localTxData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1314"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/localTxData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1315"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/localTxData[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1316"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/localTxData[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1317"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/localRxData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1318"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/localRxData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1319"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/localRxData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1320"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/localRxData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1321"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/localRxData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1322"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/localRxData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1323"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/localRxData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1324"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/localRxData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1325"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/localRxData[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1326"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/localRxData[9]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipRx
   Destination:    FF         Data in        uartPackets/UART_INST/localRxData[9]  (to ipClk_c +)

   Delay:               3.064ns  (34.3% logic, 65.7% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813        110.PAD to      110.PADDI ipRx
ROUTE         2     2.013      110.PADDI to      R8C14B.B1 ipRx_c
CTOF_DEL    ---     0.238      R8C14B.B1 to      R8C14B.F1 uartPackets/UART_INST/SLICE_393
ROUTE         1     0.000      R8C14B.F1 to     R8C14B.DI1 uartPackets/UART_INST/localRxData_5[9] (to ipClk_c)
                  --------
                    3.064   (34.3% logic, 65.7% route), 2 logic levels.


================================================================================
<A name="par_twr_pref_0_1327"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/edgeDetector[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1328"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/clockEnable" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1329"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets_UART_INST_edgeDetectorio[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1330"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "registers_Resetio" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1331"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readRegisters.Buttons_0io[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1332"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readRegisters.Buttons_0io[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1333"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readRegisters.Buttons_0io[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1334"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readRegisters.Buttons_0io[3]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipButtons[3]
   Destination:    FF         Data in        readRegisters.Buttons_0io[3]  (to ipClk_c +)

   Delay:               0.813ns  (100.0% logic, 0.0% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         54.PAD to       54.PADDI ipButtons[3]
ROUTE         1     0.000       54.PADDI to    IOL_B17B.DI ipButtons_c[3] (to ipClk_c)
                  --------
                    0.813   (100.0% logic, 0.0% route), 1 logic levels.


================================================================================
<A name="par_twr_pref_0_1335"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets_UART_INST_opTxio" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1336"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_stretch" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1337"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1338"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1339"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1340"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1341"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1342"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_enbl[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1343"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_enbl[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1344"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_det_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1345"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1346"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1347"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1348"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1349"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1350"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1351"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1352"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1353"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1354"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1355"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1356"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1357"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1358"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1359"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1360"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1361"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1362"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[16]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1363"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[17]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1364"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[18]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1365"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[19]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1366"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[20]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1367"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[21]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1368"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[22]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1369"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[23]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1370"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[24]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1371"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[25]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1372"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[26]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1373"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[27]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1374"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[28]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1375"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[29]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1376"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[30]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1377"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[31]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1378"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[32]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1379"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[33]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1380"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[34]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1381"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[35]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1382"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[36]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1383"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[37]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1384"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[38]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1385"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[39]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1386"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[40]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1387"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[41]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1388"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[42]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1389"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1390"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1391"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1392"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1393"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1394"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1395"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1396"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1397"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1398"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1399"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1400"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1401"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1402"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1403"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1404"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1405"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[16]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1406"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[17]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1407"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[18]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1408"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[19]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1409"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[20]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1410"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[21]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1411"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[22]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1412"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[23]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1413"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[24]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1414"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[25]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1415"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[26]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1416"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[27]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1417"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[28]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1418"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[29]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1419"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[30]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1420"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[31]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1421"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[32]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1422"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[33]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1423"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[34]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1424"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1425"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1426"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1427"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1428"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1429"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1430"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1431"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1432"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1433"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1434"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_first_rd_d2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1435"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_first_rd_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1436"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_first_rd" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1437"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/start_d" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1438"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/start_bit" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1439"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/sample_en_d" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1440"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1441"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1442"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1443"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1444"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1445"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1446"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1447"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1448"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1449"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1450"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1451"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1452"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1453"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1454"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1455"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1456"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cap_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1457"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1458"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1459"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1460"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1461"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1462"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1463"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1464"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1465"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1466"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1467"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1468"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1469"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1470"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1471"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1472"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/mem_full_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1473"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1474"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1475"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1476"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1477"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1478"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/full_reg" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1479"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/full" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1480"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/force_trig" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1481"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/clear" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1482"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/capture" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1483"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/armed_p1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1484"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/armed" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1485"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc_en" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1486"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc_clr" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1487"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1488"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1489"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1490"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1491"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1492"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1493"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1494"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1495"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1496"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1497"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1498"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1499"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1500"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1501"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1502"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1503"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1504"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1505"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1506"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1507"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1508"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1509"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_shift_en" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1510"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1511"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1512"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1513"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1514"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1515"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1516"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1517"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1518"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1519"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1520"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1521"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1522"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1523"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1524"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1525"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1526"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/te_prog_din[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1527"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/te_prog_din[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1528"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/te_block" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1529"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1530"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1531"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1532"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1533"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1534"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1535"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1536"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1537"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1538"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1539"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1540"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_29_rep1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1541"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1542"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1543"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1544"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1545"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1546"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1547"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1548"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1549"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1550"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1551"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1552"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1553"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1554"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1555"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1556"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1557"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1558"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1559"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1560"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1561"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1562"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[16]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1563"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[16]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1564"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[17]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1565"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[17]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1566"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[18]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1567"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[18]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1568"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[19]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1569"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[19]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1570"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[20]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1571"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[20]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1572"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[21]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1573"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[21]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1574"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[22]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1575"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[22]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1576"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[23]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1577"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[23]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1578"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[24]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1579"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[25]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1580"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[25]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1581"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[26]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1582"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[26]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1583"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[27]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1584"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[27]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1585"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[28]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1586"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[28]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1587"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[29]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1588"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[29]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1589"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[30]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1590"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[30]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1591"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[31]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1592"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[31]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1593"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[32]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1594"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[32]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1595"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[33]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1596"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[33]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1597"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[35]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1598"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[40]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1599"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_fast[28]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1600"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[34]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1601"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[34]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1602"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[37]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1603"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[39]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1604"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_fast_0[28]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1605"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_28_rep1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1606"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[24]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1607"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[36]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1608"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[38]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1609"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[41]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1610"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[42]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1611"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_fast_0[29]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1612"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_fast[29]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1613"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_29_rep1_0" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1614"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_28_rep1_0" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1615"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[35]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1616"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/r_w" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1617"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/parity_err_lat" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1618"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/parity_err" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1619"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/parity_checker" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1620"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/parity_calc" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1621"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1622"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1623"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1624"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1625"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d6" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1626"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d5" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1627"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d4" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1628"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d3" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1629"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1630"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1631"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1632"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_rep2_0" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1633"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_rep2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1634"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_rep1_0" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1635"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_rep1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1636"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_fast_0" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1637"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_fast" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1638"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1639"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jce2_d3" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1640"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jce2_d2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1641"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jce2_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1642"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/cmd_block_extend" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1643"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_reclk[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1644"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_reclk[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1645"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_reclk[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1646"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_reclk[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1647"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d5" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1648"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d4" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1649"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d3" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1650"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1651"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1652"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1653"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1654"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1655"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1656"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1657"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1658"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/addr_15_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1659"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/addr_15" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1660"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/trigger_reg" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1661"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/trig_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1662"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/trig_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1663"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/trig_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1664"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg2[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1665"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg2[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1666"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg1[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1667"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg1[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1668"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg1[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1669"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg0_read" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1670"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg0[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1671"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg0[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1672"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg0[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1673"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_wr_bit_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1674"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_wr_addr_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1675"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_wr_addr_cntr[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1676"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_prog_en" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1677"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_prog_active" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1678"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/trig_start_mask_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1679"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/trig_start_mask_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1680"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1681"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1682"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1683"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1684"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1685"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1686"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1687"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1688"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1689"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1690"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1691"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1692"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1693"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1694"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1695"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1696"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_out_reg_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1697"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_out_reg" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1698"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_event_cnt_cntg_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1699"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_event_cnt_cntg_reg[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1700"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/state_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1701"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/num_then_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1702"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/next_then_shift[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1703"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/next_then_shift[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1704"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/next_then_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1705"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/next_then_reg[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1706"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/jshift_d2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1707"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1708"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1709"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_start_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1710"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_prog_en" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1711"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_prog_active" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1712"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1713"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1714"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1715"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1716"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1717"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1718"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1719"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1720"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1721"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1722"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1723"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1724"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1725"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1726"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1727"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1728"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1729"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1730"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1731"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1732"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1733"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1734"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1735"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1736"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1737"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1738"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1739"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1740"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1741"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1742"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1743"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1744"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1745"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1746"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1747"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_out_reg" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1748"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_event_cnt_cntg_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1749"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/state_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1750"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/num_then_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1751"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/next_then_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1752"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/jshift_d2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1753"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/tu_out" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1754"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/op_code[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1755"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/op_code[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1756"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/op_code[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1757"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/mask_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1758"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/input_a_d2[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1759"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/input_a_d1[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1760"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/compare_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1761"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/tu_out" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1762"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/op_code[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1763"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/op_code[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1764"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/op_code[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1765"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/mask_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1766"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/input_a_d2[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1767"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/input_a_d1[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1768"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/compare_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1769"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "writeController/state[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1770"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "writeController/opWrData_1[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1771"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "writeController/opWrData_1[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1772"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "writeController/opWrData_1[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1773"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "writeController/opWrData_1[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1774"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "writeController/opWrData_1[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1775"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "writeController/opWrData_1[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1776"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "writeController/opWrData_1[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1777"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "writeController/opWrData_1[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1778"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "writeController/opTxWrEnable" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1779"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "writeController/dataLength[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1780"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "writeController/dataLength[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1781"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "writeController/dataLength[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1782"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/state[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1783"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Valid" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1784"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Source[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1785"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Source[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1786"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Source[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1787"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Source[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1788"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Source[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1789"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Source[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1790"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Source[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1791"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Source[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1792"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Destination[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1793"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Destination[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1794"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Destination[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1795"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Destination[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1796"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Destination[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1797"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Destination[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1798"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Destination[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1799"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Destination[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1800"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Data[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1801"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Data[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1802"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Data[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1803"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Data[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1804"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Data[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1805"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Data[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1806"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Data[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1807"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Data[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1808"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opReadAddress[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1809"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opReadAddress[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1810"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opReadAddress[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1811"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opReadAddress[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1812"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opReadAddress[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1813"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opReadAddress[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1814"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opReadAddress[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1815"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opReadAddress[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1816"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/edgeDetector[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1817"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/edgeDetector[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1818"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/dataLength[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1819"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/dataLength[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1820"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/dataLength[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1821"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/dataLength[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1822"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "registers/opWrRegisters.LEDs[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1823"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "registers/opWrRegisters.LEDs[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1824"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "registers/opWrRegisters.LEDs[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1825"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "registers/opWrRegisters.LEDs[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1826"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "registers/opWrRegisters.LEDs[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1827"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "registers/opWrRegisters.LEDs[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1828"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "registers/opWrRegisters.LEDs[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1829"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "registers/opWrRegisters.LEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1830"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "registers/opRdData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1831"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "registers/opRdData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1832"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "registers/opRdData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1833"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "registers/opRdData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1834"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "registers/opRdData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1835"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "registers/opRdData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1836"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "registers/opRdData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1837"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "registers/opRdData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1838"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/txState[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1839"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/txState[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1840"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/txState[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1841"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/txState[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1842"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/txState[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1843"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/txState[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1844"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/rxState[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1845"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/rxState[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1846"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/rxState[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1847"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/rxState[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1848"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/rxState[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1849"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/reset" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1850"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/receiveDataLength[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1851"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/receiveDataLength[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1852"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/receiveDataLength[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1853"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/receiveDataLength[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1854"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/receiveDataLength[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1855"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/receiveDataLength[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1856"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/receiveDataLength[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1857"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/receiveDataLength[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1858"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opTxReady" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1859"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Valid" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1860"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Source[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1861"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Source[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1862"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Source[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1863"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Source[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1864"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Source[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1865"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Source[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1866"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Source[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1867"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Source[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1868"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.SoP" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1869"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Length[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1870"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Length[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1871"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Length[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1872"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Length[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1873"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Length[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1874"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Length[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1875"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Length[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1876"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Length[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1877"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.EoP" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1878"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Destination[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1879"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Destination[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1880"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Destination[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1881"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Destination[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1882"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Destination[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1883"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Destination[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1884"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Destination[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1885"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Destination[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1886"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Data[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1887"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Data[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1888"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Data[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1889"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Data[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1890"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Data[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1891"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Data[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1892"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Data[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1893"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Data[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1894"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxSource[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1895"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxSource[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1896"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxSource[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1897"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxSource[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1898"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxSource[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1899"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxSource[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1900"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxSource[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1901"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxSource[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1902"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxLength[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1903"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxLength[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1904"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxLength[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1905"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxLength[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1906"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxLength[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1907"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxLength[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1908"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxLength[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1909"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxLength[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1910"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1911"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1912"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1913"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1914"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1915"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1916"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1917"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1918"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/locaTxDestination[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1919"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/locaTxDestination[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1920"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/locaTxDestination[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1921"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/locaTxDestination[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1922"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/locaTxDestination[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1923"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/locaTxDestination[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1924"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/locaTxDestination[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1925"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/locaTxDestination[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1926"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_TxSend" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1927"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_TxData_tri_enable" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1928"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_TxData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1929"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_TxData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1930"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_TxData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1931"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_TxData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1932"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_TxData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1933"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_TxData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1934"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_TxData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1935"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_TxData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1936"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/txState[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1937"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/txCounter[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1938"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/txCounter[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1939"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/txCounter[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1940"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/txCounter[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1941"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/txCounter[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1942"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/txCounter[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1943"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/txCounter[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1944"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/txCounter[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1945"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/txCounter[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1946"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/txBitCounter[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1947"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/txBitCounter[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1948"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/txBitCounter[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1949"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/txBitCounter[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1950"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/txBitCounter[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1951"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/rxCounter[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1952"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/rxCounter[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1953"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/rxCounter[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1954"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/rxCounter[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1955"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/rxCounter[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1956"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/rxCounter[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1957"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/rxCounter[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1958"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/rxCounter[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1959"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/rxCounter[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1960"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/reset" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1961"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/opTxBusy" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1962"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/opRxValid" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1963"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/opRxData_1[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1964"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/opRxData_1[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1965"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/opRxData_1[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1966"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/opRxData_1[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1967"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/opRxData_1[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1968"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/opRxData_1[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1969"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/opRxData_1[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1970"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/opRxData_1[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1971"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/localTxData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1972"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/localTxData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1973"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/localTxData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1974"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/localTxData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1975"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/localTxData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1976"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/localTxData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1977"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/localTxData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1978"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/localTxData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1979"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/localTxData[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1980"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/localTxData[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1981"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/localRxData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1982"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/localRxData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1983"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/localRxData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1984"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/localRxData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1985"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/localRxData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1986"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/localRxData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1987"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/localRxData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1988"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/localRxData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1989"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/localRxData[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1990"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/localRxData[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1991"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/edgeDetector[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1992"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/clockEnable" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1993"></A>Preference: BLOCK PATH FROM CELL "uartPackets_UART_INST_edgeDetectorio[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1994"></A>Preference: BLOCK PATH FROM CELL "uartPackets_UART_INST_edgeDetectorio[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1995"></A>Preference: BLOCK PATH FROM CELL "registers_Resetio" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1996"></A>Preference: BLOCK PATH FROM CELL "registers_Resetio" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1997"></A>Preference: BLOCK PATH FROM CELL "readRegisters.Buttons_0io[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1998"></A>Preference: BLOCK PATH FROM CELL "readRegisters.Buttons_0io[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1999"></A>Preference: BLOCK PATH FROM CELL "readRegisters.Buttons_0io[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2000"></A>Preference: BLOCK PATH FROM CELL "readRegisters.Buttons_0io[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2001"></A>Preference: BLOCK PATH FROM CELL "readRegisters.Buttons_0io[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2002"></A>Preference: BLOCK PATH FROM CELL "readRegisters.Buttons_0io[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2003"></A>Preference: BLOCK PATH FROM CELL "readRegisters.Buttons_0io[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2004"></A>Preference: BLOCK PATH FROM CELL "readRegisters.Buttons_0io[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2005"></A>Preference: BLOCK PATH FROM CELL "uartPackets_UART_INST_opTxio" TO PORT "opTx" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uartPackets_UART_INST_opTxio  (from ipClk_c +)
   Destination:    Port       Pad            opTx

   Delay:               2.263ns  (100.0% logic, 0.0% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     1.367   IOL_T28B.CLK to IOL_T28B.IOLDO opTx_MGIOL (from ipClk_c)
ROUTE         1     0.000 IOL_T28B.IOLDO to      109.IOLDO opTx_c
DOPAD_DEL   ---     0.896      109.IOLDO to        109.PAD opTx
                  --------
                    2.263   (100.0% logic, 0.0% route), 2 logic levels.


================================================================================
<A name="par_twr_pref_0_2006"></A>Preference: BLOCK PATH FROM CELL "uartPackets_UART_INST_opTxio" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2007"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_stretch" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2008"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_stretch" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2009"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2010"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2011"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2012"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2013"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2014"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2015"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2016"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2017"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2018"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2019"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_enbl[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2020"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_enbl[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2021"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_enbl[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2022"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_enbl[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2023"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_det_cntr[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2024"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_det_cntr[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2025"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_cntr[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2026"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_cntr[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2027"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2028"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2029"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2030"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2031"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2032"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2033"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2034"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2035"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2036"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2037"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[5]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2038"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[5]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2039"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[6]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2040"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[6]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2041"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[7]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2042"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[7]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2043"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[8]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2044"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[8]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2045"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[9]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2046"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[9]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2047"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[10]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2048"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[10]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2049"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[11]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2050"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[11]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2051"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[12]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2052"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[12]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2053"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[13]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2054"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[13]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2055"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[14]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2056"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[14]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2057"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[15]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2058"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[15]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2059"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[16]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2060"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[16]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2061"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[17]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2062"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[17]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2063"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[18]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2064"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[18]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2065"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[19]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2066"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[19]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2067"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[20]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2068"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[20]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2069"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[21]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2070"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[21]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2071"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[22]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2072"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[22]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2073"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[23]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2074"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[23]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2075"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[24]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2076"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[24]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2077"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[25]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2078"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[25]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2079"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[26]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2080"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[26]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2081"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[27]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2082"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[27]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2083"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[28]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2084"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[28]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2085"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[29]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2086"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[29]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2087"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[30]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2088"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[30]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2089"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[31]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2090"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[31]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2091"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[32]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2092"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[32]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2093"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[33]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2094"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[33]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2095"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[34]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2096"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[34]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2097"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[35]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2098"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[35]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2099"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[36]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2100"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[36]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2101"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[37]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2102"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[37]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2103"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[38]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2104"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[38]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2105"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[39]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2106"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[39]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2107"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[40]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2108"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[40]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2109"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[41]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2110"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[41]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2111"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[42]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2112"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[42]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2113"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2114"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2115"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2116"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2117"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2118"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2119"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2120"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2121"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2122"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2123"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[5]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2124"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[5]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2125"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[6]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2126"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[6]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2127"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[7]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2128"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[7]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2129"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[8]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2130"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[8]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2131"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[9]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2132"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[9]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2133"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[10]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2134"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[10]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2135"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[11]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2136"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[11]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2137"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[12]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2138"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[12]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2139"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[13]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2140"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[13]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2141"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[14]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2142"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[14]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2143"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[15]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2144"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[15]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2145"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[16]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2146"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[16]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2147"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[17]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2148"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[17]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2149"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[18]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2150"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[18]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2151"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[19]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2152"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[19]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2153"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[20]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2154"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[20]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2155"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[21]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2156"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[21]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2157"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[22]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2158"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[22]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2159"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[23]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2160"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[23]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2161"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[24]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2162"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[24]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2163"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[25]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2164"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[25]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2165"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[26]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2166"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[26]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2167"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[27]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2168"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[27]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2169"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[28]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2170"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[28]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2171"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[29]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2172"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[29]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2173"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[30]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2174"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[30]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2175"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[31]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2176"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[31]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2177"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[32]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2178"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[32]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2179"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[33]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2180"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[33]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2181"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[34]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2182"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[34]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2183"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2184"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2185"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2186"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2187"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2188"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2189"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2190"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2191"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2192"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2193"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2194"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2195"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2196"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2197"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2198"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2199"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2200"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2201"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2202"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2203"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_first_rd_d2" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2204"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_first_rd_d2" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2205"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_first_rd_d1" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2206"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_first_rd_d1" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2207"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_first_rd" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2208"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_first_rd" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2209"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/start_d" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2210"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/start_d" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2211"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/start_bit" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2212"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/start_bit" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2213"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/sample_en_d" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2214"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/sample_en_d" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2215"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2216"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2217"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2218"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2219"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2220"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2221"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2222"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2223"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2224"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2225"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[5]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2226"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[5]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2227"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[6]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2228"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[6]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2229"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[7]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2230"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[7]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2231"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[8]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2232"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[8]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2233"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[11]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2234"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[11]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2235"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[14]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2236"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[14]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2237"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2238"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2239"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2240"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2241"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2242"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2243"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2244"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2245"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2246"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2247"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cap_reg[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2248"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cap_reg[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2249"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2250"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2251"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2252"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2253"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2254"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2255"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2256"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2257"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2258"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2259"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2260"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2261"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2262"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2263"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2264"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2265"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2266"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2267"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2268"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2269"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2270"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2271"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2272"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2273"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2274"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2275"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2276"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2277"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2278"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2279"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/mem_full_cntr[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2280"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/mem_full_cntr[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2281"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2282"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2283"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2284"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2285"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2286"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2287"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2288"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2289"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2290"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2291"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/full_reg" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2292"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/full_reg" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2293"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/full" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2294"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/full" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2295"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/force_trig" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2296"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/force_trig" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2297"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/clear" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2298"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/clear" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2299"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/capture" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2300"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/capture" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2301"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/armed_p1" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2302"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/armed_p1" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2303"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/armed" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2304"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/armed" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2305"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc_en" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2306"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc_en" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2307"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc_clr" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2308"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc_clr" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2309"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2310"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2311"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2312"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2313"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2314"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2315"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2316"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2317"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2318"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2319"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[5]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2320"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[5]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2321"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[6]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2322"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[6]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2323"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[7]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2324"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[7]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2325"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[8]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2326"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[8]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2327"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[9]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2328"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[9]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2329"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[10]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2330"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[10]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2331"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[11]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2332"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[11]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2333"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[12]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2334"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[12]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2335"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[13]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2336"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[13]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2337"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[14]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2338"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[14]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2339"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[15]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2340"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[15]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2341"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2342"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2343"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2344"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2345"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2346"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2347"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2348"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2349"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2350"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2351"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[5]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2352"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[5]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2353"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_shift_en" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2354"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_shift_en" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2355"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2356"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2357"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2358"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2359"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2360"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2361"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2362"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2363"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2364"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2365"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[5]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2366"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[5]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2367"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[6]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2368"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[6]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2369"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[7]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2370"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[7]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2371"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[8]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2372"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[8]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2373"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[9]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2374"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[9]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2375"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[10]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2376"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[10]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2377"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[11]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2378"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[11]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2379"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[12]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2380"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[12]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2381"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[13]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2382"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[13]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2383"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[14]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2384"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[14]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2385"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[15]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2386"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[15]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2387"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/te_prog_din[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2388"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/te_prog_din[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2389"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/te_prog_din[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2390"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/te_prog_din[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2391"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/te_block" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2392"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/te_block" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2393"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2394"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2395"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2396"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2397"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2398"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2399"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2400"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2401"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2402"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2403"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2404"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2405"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2406"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2407"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2408"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2409"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2410"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2411"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[5]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2412"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[5]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2413"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[6]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2414"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[6]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2415"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_29_rep1" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2416"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_29_rep1" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2417"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2418"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2419"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[5]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2420"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[5]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2421"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[6]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2422"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[6]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2423"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[7]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2424"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[7]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2425"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[7]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2426"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[7]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2427"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[8]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2428"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[8]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2429"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[8]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2430"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[8]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2431"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[9]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2432"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[9]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2433"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[9]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2434"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[9]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2435"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[10]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2436"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[10]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2437"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[10]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2438"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[10]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2439"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[11]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2440"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[11]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2441"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[11]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2442"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[11]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2443"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[12]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2444"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[12]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2445"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[12]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2446"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[12]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2447"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[13]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2448"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[13]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2449"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[13]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2450"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[13]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2451"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[14]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2452"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[14]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2453"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[14]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2454"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[14]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2455"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[15]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2456"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[15]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2457"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[15]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2458"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[15]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2459"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[16]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2460"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[16]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2461"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[16]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2462"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[16]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2463"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[17]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2464"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[17]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2465"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[17]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2466"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[17]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2467"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[18]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2468"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[18]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2469"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[18]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2470"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[18]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2471"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[19]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2472"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[19]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2473"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[19]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2474"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[19]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2475"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[20]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2476"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[20]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2477"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[20]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2478"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[20]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2479"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[21]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2480"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[21]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2481"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[21]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2482"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[21]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2483"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[22]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2484"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[22]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2485"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[22]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2486"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[22]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2487"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[23]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2488"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[23]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2489"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[23]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2490"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[23]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2491"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[24]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2492"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[24]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2493"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[25]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2494"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[25]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2495"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[25]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2496"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[25]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2497"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[26]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2498"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[26]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2499"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[26]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2500"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[26]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2501"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[27]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2502"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[27]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2503"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[27]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2504"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[27]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2505"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[28]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2506"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[28]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2507"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[28]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2508"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[28]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2509"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[29]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2510"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[29]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2511"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[29]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2512"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[29]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2513"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[30]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2514"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[30]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2515"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[30]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2516"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[30]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2517"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[31]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2518"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[31]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2519"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[31]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2520"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[31]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2521"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[32]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2522"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[32]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2523"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[32]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2524"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[32]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2525"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[33]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2526"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[33]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2527"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[33]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2528"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[33]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2529"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[35]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2530"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[35]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2531"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[40]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2532"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[40]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2533"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_fast[28]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2534"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_fast[28]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2535"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[34]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2536"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[34]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2537"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[34]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2538"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[34]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2539"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[37]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2540"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[37]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2541"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[39]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2542"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[39]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2543"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_fast_0[28]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2544"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_fast_0[28]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2545"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_28_rep1" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2546"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_28_rep1" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2547"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[24]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2548"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[24]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2549"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[36]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2550"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[36]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2551"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[38]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2552"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[38]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2553"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[41]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2554"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[41]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2555"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[42]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2556"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[42]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2557"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_fast_0[29]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2558"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_fast_0[29]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2559"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_fast[29]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2560"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_fast[29]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2561"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_29_rep1_0" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2562"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_29_rep1_0" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2563"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_28_rep1_0" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2564"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_28_rep1_0" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2565"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[35]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2566"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[35]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2567"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/r_w" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2568"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/r_w" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2569"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/parity_err_lat" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2570"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/parity_err_lat" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2571"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/parity_err" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2572"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/parity_err" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2573"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/parity_checker" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2574"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/parity_checker" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2575"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/parity_calc" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2576"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/parity_calc" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2577"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2578"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2579"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2580"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2581"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2582"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2583"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2584"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2585"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d6" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2586"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d6" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2587"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d5" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2588"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d5" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2589"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d4" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2590"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d4" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2591"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d3" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2592"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d3" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2593"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d2" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2594"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d2" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2595"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d1" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2596"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d1" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2597"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d2" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2598"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d2" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2599"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_rep2_0" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2600"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_rep2_0" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2601"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_rep2" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2602"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_rep2" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2603"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_rep1_0" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2604"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_rep1_0" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2605"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_rep1" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2606"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_rep1" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2607"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_fast_0" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2608"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_fast_0" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2609"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_fast" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2610"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_fast" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2611"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2612"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2613"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jce2_d3" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2614"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jce2_d3" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2615"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jce2_d2" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2616"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jce2_d2" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2617"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jce2_d1" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2618"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jce2_d1" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2619"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/cmd_block_extend" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2620"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/cmd_block_extend" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2621"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_reclk[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2622"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_reclk[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2623"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_reclk[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2624"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_reclk[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2625"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_reclk[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2626"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_reclk[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2627"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_reclk[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2628"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_reclk[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2629"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d5" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2630"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d5" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2631"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d4" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2632"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d4" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2633"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d3" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2634"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d3" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2635"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d2" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2636"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d2" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2637"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d1" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2638"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d1" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2639"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2640"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2641"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2642"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2643"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2644"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2645"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2646"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2647"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2648"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2649"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[5]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2650"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[5]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2651"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/addr_15_d1" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2652"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/addr_15_d1" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2653"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/addr_15" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2654"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/addr_15" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2655"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/trigger_reg" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2656"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/trigger_reg" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2657"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/trig_cnt[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2658"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/trig_cnt[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2659"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/trig_cnt[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2660"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/trig_cnt[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2661"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/trig_cnt[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2662"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/trig_cnt[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2663"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg2[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2664"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg2[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2665"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg2[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2666"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg2[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2667"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg1[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2668"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg1[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2669"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg1[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2670"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg1[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2671"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg1[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2672"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg1[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2673"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg0_read" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2674"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg0_read" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2675"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg0[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2676"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg0[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2677"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg0[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2678"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg0[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2679"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg0[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2680"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg0[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2681"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_wr_bit_cntr[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2682"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_wr_bit_cntr[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2683"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_wr_addr_cntr[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2684"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_wr_addr_cntr[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2685"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_wr_addr_cntr[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2686"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_wr_addr_cntr[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2687"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_prog_en" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2688"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_prog_en" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2689"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_prog_active" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2690"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_prog_active" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2691"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/trig_start_mask_cnt[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2692"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/trig_start_mask_cnt[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2693"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/trig_start_mask_cnt[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2694"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/trig_start_mask_cnt[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2695"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2696"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2697"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2698"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2699"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2700"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2701"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2702"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2703"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2704"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2705"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[5]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2706"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[5]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2707"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[6]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2708"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[6]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2709"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[7]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2710"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[7]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2711"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[8]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2712"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[8]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2713"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[9]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2714"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[9]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2715"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[10]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2716"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[10]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2717"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[11]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2718"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[11]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2719"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[12]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2720"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[12]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2721"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[13]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2722"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[13]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2723"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[14]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2724"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[14]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2725"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[15]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2726"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[15]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2727"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_out_reg_d1" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2728"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_out_reg_d1" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2729"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_out_reg" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2730"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_out_reg" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2731"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_event_cnt_cntg_reg[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2732"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_event_cnt_cntg_reg[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2733"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_event_cnt_cntg_reg[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2734"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_event_cnt_cntg_reg[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2735"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/state_cntr[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2736"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/state_cntr[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2737"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/num_then_reg[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2738"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/num_then_reg[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2739"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/next_then_shift[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2740"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/next_then_shift[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2741"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/next_then_shift[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2742"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/next_then_shift[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2743"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/next_then_reg[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2744"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/next_then_reg[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2745"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/next_then_reg[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2746"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/next_then_reg[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2747"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/jshift_d2" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2748"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/jshift_d2" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2749"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2750"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2751"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2752"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2753"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_start_d1" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2754"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_start_d1" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2755"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_prog_en" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2756"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_prog_en" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2757"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_prog_active" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2758"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_prog_active" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2759"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2760"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2761"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2762"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2763"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2764"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2765"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2766"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2767"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2768"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2769"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2770"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2771"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2772"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2773"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2774"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2775"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2776"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2777"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2778"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2779"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2780"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2781"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2782"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2783"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2784"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2785"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[5]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2786"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[5]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2787"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[5]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2788"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[5]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2789"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[6]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2790"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[6]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2791"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[6]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2792"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[6]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2793"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[7]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2794"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[7]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2795"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[7]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2796"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[7]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2797"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[8]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2798"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[8]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2799"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[8]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2800"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[8]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2801"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[9]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2802"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[9]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2803"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[9]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2804"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[9]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2805"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[10]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2806"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[10]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2807"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[10]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2808"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[10]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2809"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[11]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2810"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[11]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2811"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[11]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2812"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[11]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2813"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[12]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2814"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[12]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2815"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[12]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2816"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[12]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2817"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[13]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2818"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[13]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2819"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[13]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2820"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[13]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2821"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[14]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2822"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[14]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2823"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[14]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2824"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[14]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2825"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[15]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2826"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[15]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2827"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[15]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2828"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[15]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2829"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_out_reg" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2830"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_out_reg" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2831"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_event_cnt_cntg_reg[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2832"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_event_cnt_cntg_reg[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2833"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/state_cntr[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2834"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/state_cntr[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2835"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/num_then_reg[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2836"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/num_then_reg[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2837"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/next_then_reg[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2838"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/next_then_reg[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2839"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/jshift_d2" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2840"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/jshift_d2" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2841"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/tu_out" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2842"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/tu_out" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2843"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/op_code[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2844"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/op_code[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2845"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/op_code[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2846"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/op_code[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2847"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/op_code[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2848"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/op_code[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2849"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/mask_reg[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2850"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/mask_reg[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2851"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/input_a_d2[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2852"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/input_a_d2[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2853"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/input_a_d1[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2854"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/input_a_d1[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2855"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/compare_reg[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2856"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/compare_reg[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2857"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/tu_out" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2858"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/tu_out" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2859"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/op_code[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2860"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/op_code[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2861"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/op_code[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2862"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/op_code[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2863"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/op_code[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2864"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/op_code[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2865"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/mask_reg[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2866"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/mask_reg[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2867"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/input_a_d2[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2868"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/input_a_d2[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2869"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/input_a_d1[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2870"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/input_a_d1[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2871"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/compare_reg[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2872"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/compare_reg[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2873"></A>Preference: BLOCK PATH FROM CELL "writeController/state[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2874"></A>Preference: BLOCK PATH FROM CELL "writeController/state[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2875"></A>Preference: BLOCK PATH FROM CELL "writeController/opWrData_1[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2876"></A>Preference: BLOCK PATH FROM CELL "writeController/opWrData_1[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2877"></A>Preference: BLOCK PATH FROM CELL "writeController/opWrData_1[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2878"></A>Preference: BLOCK PATH FROM CELL "writeController/opWrData_1[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2879"></A>Preference: BLOCK PATH FROM CELL "writeController/opWrData_1[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2880"></A>Preference: BLOCK PATH FROM CELL "writeController/opWrData_1[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2881"></A>Preference: BLOCK PATH FROM CELL "writeController/opWrData_1[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2882"></A>Preference: BLOCK PATH FROM CELL "writeController/opWrData_1[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2883"></A>Preference: BLOCK PATH FROM CELL "writeController/opWrData_1[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2884"></A>Preference: BLOCK PATH FROM CELL "writeController/opWrData_1[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2885"></A>Preference: BLOCK PATH FROM CELL "writeController/opWrData_1[5]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2886"></A>Preference: BLOCK PATH FROM CELL "writeController/opWrData_1[5]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2887"></A>Preference: BLOCK PATH FROM CELL "writeController/opWrData_1[6]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2888"></A>Preference: BLOCK PATH FROM CELL "writeController/opWrData_1[6]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2889"></A>Preference: BLOCK PATH FROM CELL "writeController/opWrData_1[7]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2890"></A>Preference: BLOCK PATH FROM CELL "writeController/opWrData_1[7]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2891"></A>Preference: BLOCK PATH FROM CELL "writeController/opTxWrEnable" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2892"></A>Preference: BLOCK PATH FROM CELL "writeController/opTxWrEnable" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2893"></A>Preference: BLOCK PATH FROM CELL "writeController/dataLength[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2894"></A>Preference: BLOCK PATH FROM CELL "writeController/dataLength[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2895"></A>Preference: BLOCK PATH FROM CELL "writeController/dataLength[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2896"></A>Preference: BLOCK PATH FROM CELL "writeController/dataLength[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2897"></A>Preference: BLOCK PATH FROM CELL "writeController/dataLength[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2898"></A>Preference: BLOCK PATH FROM CELL "writeController/dataLength[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2899"></A>Preference: BLOCK PATH FROM CELL "readController/state[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2900"></A>Preference: BLOCK PATH FROM CELL "readController/state[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2901"></A>Preference: BLOCK PATH FROM CELL "readController/opTxStream.Valid" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2902"></A>Preference: BLOCK PATH FROM CELL "readController/opTxStream.Valid" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2903"></A>Preference: BLOCK PATH FROM CELL "readController/opTxStream.Source[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2904"></A>Preference: BLOCK PATH FROM CELL "readController/opTxStream.Source[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2905"></A>Preference: BLOCK PATH FROM CELL "readController/opTxStream.Source[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2906"></A>Preference: BLOCK PATH FROM CELL "readController/opTxStream.Source[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2907"></A>Preference: BLOCK PATH FROM CELL "readController/opTxStream.Source[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2908"></A>Preference: BLOCK PATH FROM CELL "readController/opTxStream.Source[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2909"></A>Preference: BLOCK PATH FROM CELL "readController/opTxStream.Source[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2910"></A>Preference: BLOCK PATH FROM CELL "readController/opTxStream.Source[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2911"></A>Preference: BLOCK PATH FROM CELL "readController/opTxStream.Source[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2912"></A>Preference: BLOCK PATH FROM CELL "readController/opTxStream.Source[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2913"></A>Preference: BLOCK PATH FROM CELL "readController/opTxStream.Source[5]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2914"></A>Preference: BLOCK PATH FROM CELL "readController/opTxStream.Source[5]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2915"></A>Preference: BLOCK PATH FROM CELL "readController/opTxStream.Source[6]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2916"></A>Preference: BLOCK PATH FROM CELL "readController/opTxStream.Source[6]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2917"></A>Preference: BLOCK PATH FROM CELL "readController/opTxStream.Source[7]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2918"></A>Preference: BLOCK PATH FROM CELL "readController/opTxStream.Source[7]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2919"></A>Preference: BLOCK PATH FROM CELL "readController/opTxStream.Destination[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2920"></A>Preference: BLOCK PATH FROM CELL "readController/opTxStream.Destination[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2921"></A>Preference: BLOCK PATH FROM CELL "readController/opTxStream.Destination[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2922"></A>Preference: BLOCK PATH FROM CELL "readController/opTxStream.Destination[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2923"></A>Preference: BLOCK PATH FROM CELL "readController/opTxStream.Destination[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2924"></A>Preference: BLOCK PATH FROM CELL "readController/opTxStream.Destination[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2925"></A>Preference: BLOCK PATH FROM CELL "readController/opTxStream.Destination[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2926"></A>Preference: BLOCK PATH FROM CELL "readController/opTxStream.Destination[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2927"></A>Preference: BLOCK PATH FROM CELL "readController/opTxStream.Destination[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2928"></A>Preference: BLOCK PATH FROM CELL "readController/opTxStream.Destination[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2929"></A>Preference: BLOCK PATH FROM CELL "readController/opTxStream.Destination[5]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2930"></A>Preference: BLOCK PATH FROM CELL "readController/opTxStream.Destination[5]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2931"></A>Preference: BLOCK PATH FROM CELL "readController/opTxStream.Destination[6]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2932"></A>Preference: BLOCK PATH FROM CELL "readController/opTxStream.Destination[6]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2933"></A>Preference: BLOCK PATH FROM CELL "readController/opTxStream.Destination[7]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2934"></A>Preference: BLOCK PATH FROM CELL "readController/opTxStream.Destination[7]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2935"></A>Preference: BLOCK PATH FROM CELL "readController/opTxStream.Data[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2936"></A>Preference: BLOCK PATH FROM CELL "readController/opTxStream.Data[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2937"></A>Preference: BLOCK PATH FROM CELL "readController/opTxStream.Data[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2938"></A>Preference: BLOCK PATH FROM CELL "readController/opTxStream.Data[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2939"></A>Preference: BLOCK PATH FROM CELL "readController/opTxStream.Data[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2940"></A>Preference: BLOCK PATH FROM CELL "readController/opTxStream.Data[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2941"></A>Preference: BLOCK PATH FROM CELL "readController/opTxStream.Data[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2942"></A>Preference: BLOCK PATH FROM CELL "readController/opTxStream.Data[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2943"></A>Preference: BLOCK PATH FROM CELL "readController/opTxStream.Data[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2944"></A>Preference: BLOCK PATH FROM CELL "readController/opTxStream.Data[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2945"></A>Preference: BLOCK PATH FROM CELL "readController/opTxStream.Data[5]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2946"></A>Preference: BLOCK PATH FROM CELL "readController/opTxStream.Data[5]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2947"></A>Preference: BLOCK PATH FROM CELL "readController/opTxStream.Data[6]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2948"></A>Preference: BLOCK PATH FROM CELL "readController/opTxStream.Data[6]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2949"></A>Preference: BLOCK PATH FROM CELL "readController/opTxStream.Data[7]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2950"></A>Preference: BLOCK PATH FROM CELL "readController/opTxStream.Data[7]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2951"></A>Preference: BLOCK PATH FROM CELL "readController/opReadAddress[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2952"></A>Preference: BLOCK PATH FROM CELL "readController/opReadAddress[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2953"></A>Preference: BLOCK PATH FROM CELL "readController/opReadAddress[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2954"></A>Preference: BLOCK PATH FROM CELL "readController/opReadAddress[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2955"></A>Preference: BLOCK PATH FROM CELL "readController/opReadAddress[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2956"></A>Preference: BLOCK PATH FROM CELL "readController/opReadAddress[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2957"></A>Preference: BLOCK PATH FROM CELL "readController/opReadAddress[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2958"></A>Preference: BLOCK PATH FROM CELL "readController/opReadAddress[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2959"></A>Preference: BLOCK PATH FROM CELL "readController/opReadAddress[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2960"></A>Preference: BLOCK PATH FROM CELL "readController/opReadAddress[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2961"></A>Preference: BLOCK PATH FROM CELL "readController/opReadAddress[5]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2962"></A>Preference: BLOCK PATH FROM CELL "readController/opReadAddress[5]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2963"></A>Preference: BLOCK PATH FROM CELL "readController/opReadAddress[6]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2964"></A>Preference: BLOCK PATH FROM CELL "readController/opReadAddress[6]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2965"></A>Preference: BLOCK PATH FROM CELL "readController/opReadAddress[7]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2966"></A>Preference: BLOCK PATH FROM CELL "readController/opReadAddress[7]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2967"></A>Preference: BLOCK PATH FROM CELL "readController/edgeDetector[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2968"></A>Preference: BLOCK PATH FROM CELL "readController/edgeDetector[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2969"></A>Preference: BLOCK PATH FROM CELL "readController/edgeDetector[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2970"></A>Preference: BLOCK PATH FROM CELL "readController/edgeDetector[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2971"></A>Preference: BLOCK PATH FROM CELL "readController/dataLength[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2972"></A>Preference: BLOCK PATH FROM CELL "readController/dataLength[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2973"></A>Preference: BLOCK PATH FROM CELL "readController/dataLength[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2974"></A>Preference: BLOCK PATH FROM CELL "readController/dataLength[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2975"></A>Preference: BLOCK PATH FROM CELL "readController/dataLength[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2976"></A>Preference: BLOCK PATH FROM CELL "readController/dataLength[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2977"></A>Preference: BLOCK PATH FROM CELL "readController/dataLength[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2978"></A>Preference: BLOCK PATH FROM CELL "readController/dataLength[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2979"></A>Preference: BLOCK PATH FROM CELL "registers/opWrRegisters.LEDs[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2980"></A>Preference: BLOCK PATH FROM CELL "registers/opWrRegisters.LEDs[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2981"></A>Preference: BLOCK PATH FROM CELL "registers/opWrRegisters.LEDs[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2982"></A>Preference: BLOCK PATH FROM CELL "registers/opWrRegisters.LEDs[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2983"></A>Preference: BLOCK PATH FROM CELL "registers/opWrRegisters.LEDs[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2984"></A>Preference: BLOCK PATH FROM CELL "registers/opWrRegisters.LEDs[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2985"></A>Preference: BLOCK PATH FROM CELL "registers/opWrRegisters.LEDs[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2986"></A>Preference: BLOCK PATH FROM CELL "registers/opWrRegisters.LEDs[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2987"></A>Preference: BLOCK PATH FROM CELL "registers/opWrRegisters.LEDs[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2988"></A>Preference: BLOCK PATH FROM CELL "registers/opWrRegisters.LEDs[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2989"></A>Preference: BLOCK PATH FROM CELL "registers/opWrRegisters.LEDs[5]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2990"></A>Preference: BLOCK PATH FROM CELL "registers/opWrRegisters.LEDs[5]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2991"></A>Preference: BLOCK PATH FROM CELL "registers/opWrRegisters.LEDs[6]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2992"></A>Preference: BLOCK PATH FROM CELL "registers/opWrRegisters.LEDs[6]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2993"></A>Preference: BLOCK PATH FROM CELL "registers/opWrRegisters.LEDs[7]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2994"></A>Preference: BLOCK PATH FROM CELL "registers/opWrRegisters.LEDs[7]" TO PORT "opLEDs[7]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              registers/opWrRegisters.LEDs[7]  (from ipClk_c +)
   Destination:    Port       Pad            opLEDs[7]

   Delay:               3.005ns  (49.3% logic, 50.7% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363     R18C9C.CLK to      R18C9C.Q1 registers/SLICE_346 (from ipClk_c)
ROUTE         2     1.525      R18C9C.Q1 to       37.PADDO opLEDs_c[7]
DOPAD_DEL   ---     1.117       37.PADDO to         37.PAD opLEDs[7]
                  --------
                    3.005   (49.3% logic, 50.7% route), 2 logic levels.


================================================================================
<A name="par_twr_pref_0_2995"></A>Preference: BLOCK PATH FROM CELL "registers/opRdData[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2996"></A>Preference: BLOCK PATH FROM CELL "registers/opRdData[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2997"></A>Preference: BLOCK PATH FROM CELL "registers/opRdData[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2998"></A>Preference: BLOCK PATH FROM CELL "registers/opRdData[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2999"></A>Preference: BLOCK PATH FROM CELL "registers/opRdData[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3000"></A>Preference: BLOCK PATH FROM CELL "registers/opRdData[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3001"></A>Preference: BLOCK PATH FROM CELL "registers/opRdData[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3002"></A>Preference: BLOCK PATH FROM CELL "registers/opRdData[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3003"></A>Preference: BLOCK PATH FROM CELL "registers/opRdData[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3004"></A>Preference: BLOCK PATH FROM CELL "registers/opRdData[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3005"></A>Preference: BLOCK PATH FROM CELL "registers/opRdData[5]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3006"></A>Preference: BLOCK PATH FROM CELL "registers/opRdData[5]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3007"></A>Preference: BLOCK PATH FROM CELL "registers/opRdData[6]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3008"></A>Preference: BLOCK PATH FROM CELL "registers/opRdData[6]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3009"></A>Preference: BLOCK PATH FROM CELL "registers/opRdData[7]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3010"></A>Preference: BLOCK PATH FROM CELL "registers/opRdData[7]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3011"></A>Preference: BLOCK PATH FROM CELL "uartPackets/txState[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3012"></A>Preference: BLOCK PATH FROM CELL "uartPackets/txState[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3013"></A>Preference: BLOCK PATH FROM CELL "uartPackets/txState[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3014"></A>Preference: BLOCK PATH FROM CELL "uartPackets/txState[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3015"></A>Preference: BLOCK PATH FROM CELL "uartPackets/txState[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3016"></A>Preference: BLOCK PATH FROM CELL "uartPackets/txState[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3017"></A>Preference: BLOCK PATH FROM CELL "uartPackets/txState[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3018"></A>Preference: BLOCK PATH FROM CELL "uartPackets/txState[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3019"></A>Preference: BLOCK PATH FROM CELL "uartPackets/txState[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3020"></A>Preference: BLOCK PATH FROM CELL "uartPackets/txState[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3021"></A>Preference: BLOCK PATH FROM CELL "uartPackets/txState[5]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3022"></A>Preference: BLOCK PATH FROM CELL "uartPackets/txState[5]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3023"></A>Preference: BLOCK PATH FROM CELL "uartPackets/rxState[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3024"></A>Preference: BLOCK PATH FROM CELL "uartPackets/rxState[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3025"></A>Preference: BLOCK PATH FROM CELL "uartPackets/rxState[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3026"></A>Preference: BLOCK PATH FROM CELL "uartPackets/rxState[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3027"></A>Preference: BLOCK PATH FROM CELL "uartPackets/rxState[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3028"></A>Preference: BLOCK PATH FROM CELL "uartPackets/rxState[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3029"></A>Preference: BLOCK PATH FROM CELL "uartPackets/rxState[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3030"></A>Preference: BLOCK PATH FROM CELL "uartPackets/rxState[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3031"></A>Preference: BLOCK PATH FROM CELL "uartPackets/rxState[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3032"></A>Preference: BLOCK PATH FROM CELL "uartPackets/rxState[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3033"></A>Preference: BLOCK PATH FROM CELL "uartPackets/reset" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3034"></A>Preference: BLOCK PATH FROM CELL "uartPackets/reset" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3035"></A>Preference: BLOCK PATH FROM CELL "uartPackets/receiveDataLength[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3036"></A>Preference: BLOCK PATH FROM CELL "uartPackets/receiveDataLength[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3037"></A>Preference: BLOCK PATH FROM CELL "uartPackets/receiveDataLength[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3038"></A>Preference: BLOCK PATH FROM CELL "uartPackets/receiveDataLength[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3039"></A>Preference: BLOCK PATH FROM CELL "uartPackets/receiveDataLength[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3040"></A>Preference: BLOCK PATH FROM CELL "uartPackets/receiveDataLength[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3041"></A>Preference: BLOCK PATH FROM CELL "uartPackets/receiveDataLength[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3042"></A>Preference: BLOCK PATH FROM CELL "uartPackets/receiveDataLength[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3043"></A>Preference: BLOCK PATH FROM CELL "uartPackets/receiveDataLength[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3044"></A>Preference: BLOCK PATH FROM CELL "uartPackets/receiveDataLength[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3045"></A>Preference: BLOCK PATH FROM CELL "uartPackets/receiveDataLength[5]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3046"></A>Preference: BLOCK PATH FROM CELL "uartPackets/receiveDataLength[5]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3047"></A>Preference: BLOCK PATH FROM CELL "uartPackets/receiveDataLength[6]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3048"></A>Preference: BLOCK PATH FROM CELL "uartPackets/receiveDataLength[6]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3049"></A>Preference: BLOCK PATH FROM CELL "uartPackets/receiveDataLength[7]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3050"></A>Preference: BLOCK PATH FROM CELL "uartPackets/receiveDataLength[7]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3051"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opTxReady" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3052"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opTxReady" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3053"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Valid" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3054"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Valid" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3055"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Source[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3056"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Source[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3057"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Source[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3058"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Source[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3059"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Source[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3060"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Source[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3061"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Source[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3062"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Source[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3063"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Source[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3064"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Source[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3065"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Source[5]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3066"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Source[5]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3067"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Source[6]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3068"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Source[6]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3069"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Source[7]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3070"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Source[7]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3071"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.SoP" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3072"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.SoP" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3073"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Length[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3074"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Length[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3075"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Length[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3076"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Length[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3077"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Length[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3078"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Length[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3079"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Length[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3080"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Length[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3081"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Length[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3082"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Length[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3083"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Length[5]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3084"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Length[5]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3085"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Length[6]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3086"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Length[6]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3087"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Length[7]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3088"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Length[7]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3089"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.EoP" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3090"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.EoP" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3091"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Destination[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3092"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Destination[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3093"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Destination[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3094"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Destination[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3095"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Destination[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3096"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Destination[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3097"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Destination[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3098"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Destination[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3099"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Destination[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3100"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Destination[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3101"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Destination[5]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3102"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Destination[5]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3103"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Destination[6]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3104"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Destination[6]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3105"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Destination[7]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3106"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Destination[7]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3107"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Data[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3108"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Data[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3109"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Data[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3110"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Data[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3111"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Data[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3112"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Data[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3113"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Data[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3114"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Data[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3115"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Data[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3116"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Data[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3117"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Data[5]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3118"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Data[5]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3119"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Data[6]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3120"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Data[6]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3121"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Data[7]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3122"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Data[7]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3123"></A>Preference: BLOCK PATH FROM CELL "uartPackets/localTxSource[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3124"></A>Preference: BLOCK PATH FROM CELL "uartPackets/localTxSource[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3125"></A>Preference: BLOCK PATH FROM CELL "uartPackets/localTxSource[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3126"></A>Preference: BLOCK PATH FROM CELL "uartPackets/localTxSource[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3127"></A>Preference: BLOCK PATH FROM CELL "uartPackets/localTxSource[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3128"></A>Preference: BLOCK PATH FROM CELL "uartPackets/localTxSource[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3129"></A>Preference: BLOCK PATH FROM CELL "uartPackets/localTxSource[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3130"></A>Preference: BLOCK PATH FROM CELL "uartPackets/localTxSource[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3131"></A>Preference: BLOCK PATH FROM CELL "uartPackets/localTxSource[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3132"></A>Preference: BLOCK PATH FROM CELL "uartPackets/localTxSource[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3133"></A>Preference: BLOCK PATH FROM CELL "uartPackets/localTxSource[5]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3134"></A>Preference: BLOCK PATH FROM CELL "uartPackets/localTxSource[5]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3135"></A>Preference: BLOCK PATH FROM CELL "uartPackets/localTxSource[6]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3136"></A>Preference: BLOCK PATH FROM CELL "uartPackets/localTxSource[6]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3137"></A>Preference: BLOCK PATH FROM CELL "uartPackets/localTxSource[7]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3138"></A>Preference: BLOCK PATH FROM CELL "uartPackets/localTxSource[7]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3139"></A>Preference: BLOCK PATH FROM CELL "uartPackets/localTxLength[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3140"></A>Preference: BLOCK PATH FROM CELL "uartPackets/localTxLength[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3141"></A>Preference: BLOCK PATH FROM CELL "uartPackets/localTxLength[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3142"></A>Preference: BLOCK PATH FROM CELL "uartPackets/localTxLength[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3143"></A>Preference: BLOCK PATH FROM CELL "uartPackets/localTxLength[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3144"></A>Preference: BLOCK PATH FROM CELL "uartPackets/localTxLength[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3145"></A>Preference: BLOCK PATH FROM CELL "uartPackets/localTxLength[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3146"></A>Preference: BLOCK PATH FROM CELL "uartPackets/localTxLength[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3147"></A>Preference: BLOCK PATH FROM CELL "uartPackets/localTxLength[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3148"></A>Preference: BLOCK PATH FROM CELL "uartPackets/localTxLength[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3149"></A>Preference: BLOCK PATH FROM CELL "uartPackets/localTxLength[5]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3150"></A>Preference: BLOCK PATH FROM CELL "uartPackets/localTxLength[5]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3151"></A>Preference: BLOCK PATH FROM CELL "uartPackets/localTxLength[6]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3152"></A>Preference: BLOCK PATH FROM CELL "uartPackets/localTxLength[6]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3153"></A>Preference: BLOCK PATH FROM CELL "uartPackets/localTxLength[7]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3154"></A>Preference: BLOCK PATH FROM CELL "uartPackets/localTxLength[7]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3155"></A>Preference: BLOCK PATH FROM CELL "uartPackets/localTxData[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3156"></A>Preference: BLOCK PATH FROM CELL "uartPackets/localTxData[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3157"></A>Preference: BLOCK PATH FROM CELL "uartPackets/localTxData[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3158"></A>Preference: BLOCK PATH FROM CELL "uartPackets/localTxData[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3159"></A>Preference: BLOCK PATH FROM CELL "uartPackets/localTxData[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3160"></A>Preference: BLOCK PATH FROM CELL "uartPackets/localTxData[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3161"></A>Preference: BLOCK PATH FROM CELL "uartPackets/localTxData[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3162"></A>Preference: BLOCK PATH FROM CELL "uartPackets/localTxData[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3163"></A>Preference: BLOCK PATH FROM CELL "uartPackets/localTxData[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3164"></A>Preference: BLOCK PATH FROM CELL "uartPackets/localTxData[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3165"></A>Preference: BLOCK PATH FROM CELL "uartPackets/localTxData[5]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3166"></A>Preference: BLOCK PATH FROM CELL "uartPackets/localTxData[5]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3167"></A>Preference: BLOCK PATH FROM CELL "uartPackets/localTxData[6]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3168"></A>Preference: BLOCK PATH FROM CELL "uartPackets/localTxData[6]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3169"></A>Preference: BLOCK PATH FROM CELL "uartPackets/localTxData[7]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3170"></A>Preference: BLOCK PATH FROM CELL "uartPackets/localTxData[7]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3171"></A>Preference: BLOCK PATH FROM CELL "uartPackets/locaTxDestination[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3172"></A>Preference: BLOCK PATH FROM CELL "uartPackets/locaTxDestination[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3173"></A>Preference: BLOCK PATH FROM CELL "uartPackets/locaTxDestination[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3174"></A>Preference: BLOCK PATH FROM CELL "uartPackets/locaTxDestination[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3175"></A>Preference: BLOCK PATH FROM CELL "uartPackets/locaTxDestination[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3176"></A>Preference: BLOCK PATH FROM CELL "uartPackets/locaTxDestination[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3177"></A>Preference: BLOCK PATH FROM CELL "uartPackets/locaTxDestination[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3178"></A>Preference: BLOCK PATH FROM CELL "uartPackets/locaTxDestination[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3179"></A>Preference: BLOCK PATH FROM CELL "uartPackets/locaTxDestination[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3180"></A>Preference: BLOCK PATH FROM CELL "uartPackets/locaTxDestination[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3181"></A>Preference: BLOCK PATH FROM CELL "uartPackets/locaTxDestination[5]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3182"></A>Preference: BLOCK PATH FROM CELL "uartPackets/locaTxDestination[5]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3183"></A>Preference: BLOCK PATH FROM CELL "uartPackets/locaTxDestination[6]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3184"></A>Preference: BLOCK PATH FROM CELL "uartPackets/locaTxDestination[6]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3185"></A>Preference: BLOCK PATH FROM CELL "uartPackets/locaTxDestination[7]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3186"></A>Preference: BLOCK PATH FROM CELL "uartPackets/locaTxDestination[7]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3187"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_TxSend" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3188"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_TxSend" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3189"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_TxData_tri_enable" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3190"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_TxData_tri_enable" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3191"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_TxData[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3192"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_TxData[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3193"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_TxData[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3194"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_TxData[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3195"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_TxData[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3196"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_TxData[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3197"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_TxData[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3198"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_TxData[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3199"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_TxData[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3200"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_TxData[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3201"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_TxData[5]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3202"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_TxData[5]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3203"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_TxData[6]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3204"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_TxData[6]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3205"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_TxData[7]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3206"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_TxData[7]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3207"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/txState[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3208"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/txState[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3209"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/txCounter[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3210"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/txCounter[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3211"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/txCounter[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3212"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/txCounter[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3213"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/txCounter[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3214"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/txCounter[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3215"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/txCounter[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3216"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/txCounter[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3217"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/txCounter[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3218"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/txCounter[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3219"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/txCounter[5]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3220"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/txCounter[5]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3221"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/txCounter[6]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3222"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/txCounter[6]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3223"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/txCounter[7]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3224"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/txCounter[7]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3225"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/txCounter[8]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3226"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/txCounter[8]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3227"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/txBitCounter[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3228"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/txBitCounter[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3229"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/txBitCounter[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3230"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/txBitCounter[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3231"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/txBitCounter[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3232"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/txBitCounter[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3233"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/txBitCounter[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3234"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/txBitCounter[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3235"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/txBitCounter[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3236"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/txBitCounter[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3237"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/rxCounter[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3238"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/rxCounter[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3239"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/rxCounter[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3240"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/rxCounter[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3241"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/rxCounter[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3242"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/rxCounter[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3243"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/rxCounter[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3244"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/rxCounter[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3245"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/rxCounter[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3246"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/rxCounter[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3247"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/rxCounter[5]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3248"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/rxCounter[5]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3249"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/rxCounter[6]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3250"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/rxCounter[6]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3251"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/rxCounter[7]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3252"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/rxCounter[7]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3253"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/rxCounter[8]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3254"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/rxCounter[8]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3255"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/reset" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3256"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/reset" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3257"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/opTxBusy" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3258"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/opTxBusy" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3259"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/opRxValid" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3260"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/opRxValid" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3261"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/opRxData_1[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3262"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/opRxData_1[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3263"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/opRxData_1[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3264"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/opRxData_1[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3265"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/opRxData_1[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3266"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/opRxData_1[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3267"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/opRxData_1[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3268"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/opRxData_1[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3269"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/opRxData_1[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3270"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/opRxData_1[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3271"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/opRxData_1[5]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3272"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/opRxData_1[5]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3273"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/opRxData_1[6]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3274"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/opRxData_1[6]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3275"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/opRxData_1[7]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3276"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/opRxData_1[7]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3277"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localTxData[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3278"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localTxData[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3279"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localTxData[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3280"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localTxData[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3281"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localTxData[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3282"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localTxData[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3283"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localTxData[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3284"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localTxData[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3285"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localTxData[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3286"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localTxData[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3287"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localTxData[5]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3288"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localTxData[5]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3289"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localTxData[6]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3290"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localTxData[6]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3291"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localTxData[7]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3292"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localTxData[7]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3293"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localTxData[8]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3294"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localTxData[8]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3295"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localTxData[9]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3296"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localTxData[9]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3297"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localRxData[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3298"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localRxData[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3299"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localRxData[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3300"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localRxData[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3301"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localRxData[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3302"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localRxData[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3303"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localRxData[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3304"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localRxData[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3305"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localRxData[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3306"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localRxData[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3307"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localRxData[5]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3308"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localRxData[5]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3309"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localRxData[6]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3310"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localRxData[6]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3311"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localRxData[7]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3312"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localRxData[7]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3313"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localRxData[8]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3314"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localRxData[8]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3315"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localRxData[9]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3316"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localRxData[9]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3317"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/edgeDetector[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3318"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/edgeDetector[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3319"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/clockEnable" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3320"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/clockEnable" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "ipClk" 50.000000 MHz ;  |   50.000 MHz|  123.168 MHz|   6  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 2 clocks:

Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK   Loads: 181
   No transfer within this clock domain is found

Clock Domain: ipClk_c   Source: ipClk.PAD   Loads: 252
   Covered under: FREQUENCY PORT "ipClk" 50.000000 MHz ;

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 3438 paths, 2 nets, and 4737 connections (96.09% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2</big></U></B>
Thu Jul 14 12:51:15 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o ReadAnWrite_impl1.twr -gui ReadAnWrite_impl1.ncd ReadAnWrite_impl1.prf 
Design file:     readanwrite_impl1.ncd
Preference file: readanwrite_impl1.prf
Device,speed:    LFXP2-5E,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY PORT "ipClk" 50.000000 MHz (0 errors)</A></LI>            3430 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_1' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets_UART_INST_edgeDetectorio[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "registers_Resetio" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_1_3' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "readRegisters.Buttons_0io[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_4' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "readRegisters.Buttons_0io[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_5' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "readRegisters.Buttons_0io[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_6' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "readRegisters.Buttons_0io[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_7' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets_UART_INST_opTxio" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_8' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_stretch" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_9' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_10' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_11' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_12' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_13' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_14' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_enbl[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_15' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_enbl[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_16' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_det_cntr[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_17' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_cntr[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_18' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_19' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_20' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_21' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_22' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_23' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_24' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_25' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_26' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[8]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_27' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[9]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_28' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[10]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_29' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[11]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_30' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[12]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_31' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[13]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_32' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[14]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_33' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[15]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_34' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[16]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_35' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[17]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_36' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[18]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_37' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[19]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_38' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[20]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_39' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[21]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_40' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[22]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_41' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[23]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_42' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[24]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_43' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[25]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_44' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[26]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_45' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[27]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_46' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[28]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_47' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[29]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_48' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[30]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_49' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[31]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_50' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[32]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_51' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[33]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_52' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[34]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_53' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[35]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_54' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[36]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_55' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[37]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_56' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[38]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_57' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[39]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_58' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[40]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_59' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[41]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_60' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[42]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_61' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_62' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_63' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_64' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_65' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_66' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_67' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_68' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_69' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[8]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_70' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[9]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_71' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[10]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_72' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[11]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_73' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[12]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_74' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[13]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_75' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[14]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_76' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[15]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_77' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[16]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_78' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[17]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_79' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[18]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_80' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[19]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_81' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[20]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_82' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[21]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_83' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[22]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_84' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[23]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_85' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[24]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_86' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[25]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_87' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[26]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_88' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[27]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_89' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[28]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_90' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[29]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_91' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[30]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_92' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[31]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_93' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[32]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_94' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[33]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_95' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[34]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_96' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_97' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_98' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_99' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_100' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_101' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_102' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_103' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_104' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_105' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_106' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_first_rd_d2" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_107' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_first_rd_d1" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_108' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_first_rd" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_109' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/start_d" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_110' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/start_bit" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_111' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/sample_en_d" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_112' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_113' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_114' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_115' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_116' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_117' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_118' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_119' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_120' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[8]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_121' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[11]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_122' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[14]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_123' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_124' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_125' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_126' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_127' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_128' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cap_reg[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_129' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_130' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_131' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_132' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_133' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_134' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_135' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_136' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_137' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_138' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_139' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_140' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_141' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_142' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_143' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_144' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/mem_full_cntr[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_145' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_146' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_147' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_148' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_149' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_150' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/full_reg" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_151' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/full" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_152' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/force_trig" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_153' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/clear" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_154' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/capture" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_155' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/armed_p1" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_156' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/armed" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_157' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc_en" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_158' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc_clr" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_159' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_160' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_161' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_162' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_163' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_164' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_165' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_166' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_167' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[8]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_168' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[9]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_169' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[10]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_170' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[11]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_171' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[12]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_172' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[13]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_173' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[14]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_174' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[15]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_175' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_176' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_177' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_178' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_179' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_180' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_181' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_shift_en" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_182' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_183' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_184' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_185' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_186' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_187' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_188' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_189' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_190' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[8]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_191' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[9]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_192' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[10]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_193' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[11]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_194' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[12]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_195' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[13]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_196' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[14]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_197' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[15]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_198' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/te_prog_din[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_199' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/te_prog_din[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_200' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/te_block" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_201' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_202' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_203' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_204' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_205' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_206' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_207' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_208' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_209' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_210' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_211' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_212' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_29_rep1" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_213' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_214' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_215' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_216' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_217' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_218' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[8]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_219' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[8]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_220' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[9]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_221' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[9]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_222' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[10]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_223' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[10]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_224' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[11]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_225' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[11]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_226' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[12]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_227' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[12]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_228' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[13]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_229' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[13]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_230' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[14]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_231' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[14]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_232' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[15]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_233' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[15]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_234' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[16]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_235' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[16]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_236' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[17]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_237' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[17]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_238' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[18]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_239' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[18]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_240' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[19]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_241' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[19]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_242' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[20]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_243' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[20]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_244' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[21]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_245' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[21]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_246' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[22]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_247' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[22]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_248' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[23]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_249' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[23]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_250' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[24]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_251' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[25]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_252' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[25]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_253' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[26]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_254' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[26]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_255' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[27]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_256' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[27]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_257' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[28]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_258' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[28]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_259' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[29]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_260' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[29]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_261' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[30]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_262' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[30]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_263' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[31]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_264' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[31]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_265' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[32]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_266' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[32]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_267' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[33]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_268' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[33]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_269' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[35]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_270' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[40]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_271' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_fast[28]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_272' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[34]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_273' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[34]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_274' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[37]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_275' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[39]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_276' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_fast_0[28]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_277' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_28_rep1" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_278' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[24]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_279' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[36]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_280' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[38]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_281' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[41]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_282' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[42]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_283' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_fast_0[29]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_284' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_fast[29]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_285' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_29_rep1_0" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_286' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_28_rep1_0" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_287' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[35]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_288' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/r_w" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_289' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/parity_err_lat" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_290' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/parity_err" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_291' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/parity_checker" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_292' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/parity_calc" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_293' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_294' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_295' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_296' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_297' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d6" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_298' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d5" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_299' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d4" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_300' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d3" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_301' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d2" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_302' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d1" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_303' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d2" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_304' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_rep2_0" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_305' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_rep2" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_306' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_rep1_0" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_307' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_rep1" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_308' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_fast_0" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_309' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_fast" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_310' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_311' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jce2_d3" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_312' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jce2_d2" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_313' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jce2_d1" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_314' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/cmd_block_extend" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_315' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_reclk[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_316' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_reclk[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_317' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_reclk[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_318' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_reclk[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_319' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d5" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_320' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d4" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_321' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d3" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_322' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d2" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_323' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d1" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_324' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_325' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_326' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_327' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_328' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_329' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_330' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/addr_15_d1" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_331' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/addr_15" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_332' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/trigger_reg" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_333' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/trig_cnt[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_334' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/trig_cnt[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_335' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/trig_cnt[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_336' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg2[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_337' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg2[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_338' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg1[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_339' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg1[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_340' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg1[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_341' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg0_read" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_342' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg0[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_343' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg0[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_344' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg0[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_345' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_wr_bit_cntr[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_346' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_wr_addr_cntr[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_347' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_wr_addr_cntr[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_348' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_prog_en" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_349' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_prog_active" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_350' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/trig_start_mask_cnt[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_351' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/trig_start_mask_cnt[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_352' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_353' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_354' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_355' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_356' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_357' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_358' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_359' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_360' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[8]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_361' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[9]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_362' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[10]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_363' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[11]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_364' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[12]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_365' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[13]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_366' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[14]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_367' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[15]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_368' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_out_reg_d1" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_369' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_out_reg" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_370' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_event_cnt_cntg_reg[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_371' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_event_cnt_cntg_reg[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_372' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/state_cntr[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_373' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/num_then_reg[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_374' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/next_then_shift[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_375' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/next_then_shift[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_376' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/next_then_reg[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_377' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/next_then_reg[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_378' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/jshift_d2" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_379' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_380' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_381' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_start_d1" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_382' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_prog_en" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_383' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_prog_active" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_384' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_385' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_386' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_387' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_388' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_389' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_390' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_391' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_392' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_393' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_394' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_395' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_396' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_397' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_398' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_399' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_400' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_401' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_402' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_403' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[8]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_404' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[8]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_405' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[9]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_406' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[9]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_407' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[10]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_408' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[10]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_409' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[11]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_410' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[11]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_411' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[12]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_412' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[12]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_413' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[13]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_414' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[13]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_415' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[14]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_416' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[14]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_417' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[15]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_418' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[15]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_419' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_out_reg" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_420' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_event_cnt_cntg_reg[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_421' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/state_cntr[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_422' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/num_then_reg[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_423' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/next_then_reg[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_424' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/jshift_d2" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_425' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/tu_out" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_426' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/op_code[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_427' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/op_code[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_428' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/op_code[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_429' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/mask_reg[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_430' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/input_a_d2[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_431' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/input_a_d1[0]" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_1_432' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/compare_reg[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_433' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/tu_out" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_434' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/op_code[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_435' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/op_code[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_436' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/op_code[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_437' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/mask_reg[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_438' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/input_a_d2[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_439' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/input_a_d1[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_440' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/compare_reg[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_441' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "writeController/state[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_442' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "writeController/opWrData_1[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_443' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "writeController/opWrData_1[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_444' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "writeController/opWrData_1[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_445' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "writeController/opWrData_1[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_446' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "writeController/opWrData_1[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_447' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "writeController/opWrData_1[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_448' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "writeController/opWrData_1[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_449' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "writeController/opWrData_1[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_450' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "writeController/opTxWrEnable" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_451' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "writeController/dataLength[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_452' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "writeController/dataLength[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_453' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "writeController/dataLength[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_454' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "readController/state[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_455' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Valid" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_456' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Source[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_457' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Source[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_458' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Source[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_459' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Source[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_460' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Source[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_461' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Source[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_462' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Source[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_463' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Source[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_464' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Destination[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_465' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Destination[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_466' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Destination[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_467' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Destination[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_468' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Destination[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_469' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Destination[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_470' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Destination[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_471' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Destination[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_472' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Data[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_473' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Data[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_474' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Data[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_475' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Data[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_476' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Data[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_477' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Data[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_478' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Data[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_479' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Data[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_480' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opReadAddress[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_481' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opReadAddress[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_482' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opReadAddress[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_483' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opReadAddress[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_484' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opReadAddress[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_485' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opReadAddress[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_486' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opReadAddress[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_487' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opReadAddress[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_488' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "readController/edgeDetector[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_489' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "readController/edgeDetector[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_490' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "readController/dataLength[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_491' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "readController/dataLength[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_492' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "readController/dataLength[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_493' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "readController/dataLength[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_494' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "registers/opWrRegisters.LEDs[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_495' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "registers/opWrRegisters.LEDs[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_496' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "registers/opWrRegisters.LEDs[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_497' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "registers/opWrRegisters.LEDs[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_498' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "registers/opWrRegisters.LEDs[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_499' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "registers/opWrRegisters.LEDs[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_500' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "registers/opWrRegisters.LEDs[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_501' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "registers/opWrRegisters.LEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_502' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "registers/opRdData[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_503' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "registers/opRdData[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_504' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "registers/opRdData[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_505' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "registers/opRdData[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_506' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "registers/opRdData[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_507' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "registers/opRdData[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_508' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "registers/opRdData[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_509' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "registers/opRdData[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_510' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/txState[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_511' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/txState[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_512' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/txState[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_513' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/txState[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_514' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/txState[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_515' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/txState[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_516' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/rxState[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_517' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/rxState[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_518' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/rxState[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_519' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/rxState[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_520' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/rxState[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_521' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/reset" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_1_522' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/receiveDataLength[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_523' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/receiveDataLength[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_524' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/receiveDataLength[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_525' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/receiveDataLength[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_526' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/receiveDataLength[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_527' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/receiveDataLength[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_528' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/receiveDataLength[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_529' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/receiveDataLength[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_530' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opTxReady" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_531' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Valid" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_532' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Source[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_533' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Source[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_534' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Source[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_535' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Source[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_536' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Source[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_537' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Source[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_538' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Source[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_539' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Source[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_540' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.SoP" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_541' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Length[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_542' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Length[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_543' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Length[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_544' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Length[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_545' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Length[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_546' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Length[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_547' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Length[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_548' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Length[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_549' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.EoP" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_550' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Destination[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_551' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Destination[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_552' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Destination[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_553' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Destination[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_554' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Destination[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_555' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Destination[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_556' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Destination[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_557' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Destination[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_558' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Data[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_559' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Data[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_560' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Data[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_561' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Data[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_562' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Data[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_563' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Data[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_564' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Data[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_565' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Data[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_566' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxSource[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_567' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxSource[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_568' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxSource[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_569' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxSource[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_570' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxSource[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_571' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxSource[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_572' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxSource[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_573' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxSource[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_574' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxLength[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_575' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxLength[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_576' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxLength[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_577' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxLength[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_578' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxLength[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_579' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxLength[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_580' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxLength[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_581' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxLength[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_582' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxData[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_583' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxData[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_584' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxData[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_585' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxData[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_586' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxData[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_587' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxData[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_588' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxData[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_589' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxData[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_590' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/locaTxDestination[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_591' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/locaTxDestination[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_592' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/locaTxDestination[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_593' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/locaTxDestination[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_594' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/locaTxDestination[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_595' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/locaTxDestination[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_596' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/locaTxDestination[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_597' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/locaTxDestination[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_598' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_TxSend" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_599' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_TxData_tri_enable" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_600' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_TxData[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_601' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_TxData[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_602' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_TxData[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_603' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_TxData[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_604' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_TxData[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_605' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_TxData[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_606' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_TxData[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_607' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_TxData[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_608' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/txState[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_609' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/txCounter[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_610' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/txCounter[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_611' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/txCounter[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_612' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/txCounter[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_613' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/txCounter[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_614' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/txCounter[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_615' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/txCounter[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_616' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/txCounter[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_617' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/txCounter[8]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_618' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/txBitCounter[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_619' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/txBitCounter[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_620' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/txBitCounter[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_621' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/txBitCounter[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_622' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/txBitCounter[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_623' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/rxCounter[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_624' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/rxCounter[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_625' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/rxCounter[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_626' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/rxCounter[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_627' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/rxCounter[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_628' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/rxCounter[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_629' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/rxCounter[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_630' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/rxCounter[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_631' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/rxCounter[8]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_632' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/reset" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_633' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/opTxBusy" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_634' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/opRxValid" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_635' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/opRxData_1[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_636' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/opRxData_1[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_637' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/opRxData_1[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_638' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/opRxData_1[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_639' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/opRxData_1[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_640' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/opRxData_1[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_641' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/opRxData_1[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_642' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/opRxData_1[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_643' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/localTxData[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_644' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/localTxData[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_645' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/localTxData[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_646' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/localTxData[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_647' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/localTxData[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_648' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/localTxData[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_649' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/localTxData[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_650' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/localTxData[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_651' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/localTxData[8]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_652' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/localTxData[9]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_653' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/localRxData[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_654' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/localRxData[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_655' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/localRxData[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_656' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/localRxData[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_657' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/localRxData[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_658' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/localRxData[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_659' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/localRxData[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_660' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/localRxData[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_661' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/localRxData[8]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_662' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/localRxData[9]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_663' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/edgeDetector[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_664' Target='right'>BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/clockEnable" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_665' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets_UART_INST_edgeDetectorio[0]" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_1_666' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "registers_Resetio" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_667' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "readRegisters.Buttons_0io[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_668' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "readRegisters.Buttons_0io[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_669' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "readRegisters.Buttons_0io[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_670' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "readRegisters.Buttons_0io[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_671' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets_UART_INST_opTxio" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_672' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_stretch" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_673' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_674' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_675' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_676' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_677' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_678' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_enbl[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_679' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_enbl[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_680' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_det_cntr[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_681' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_cntr[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_682' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_683' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_684' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_685' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_686' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_687' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_688' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_689' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_690' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[8]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_691' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[9]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_692' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[10]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_693' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[11]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_694' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[12]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_695' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[13]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_696' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[14]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_697' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[15]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_698' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[16]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_699' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[17]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_700' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[18]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_701' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[19]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_702' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[20]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_703' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[21]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_704' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[22]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_705' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[23]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_706' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[24]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_707' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[25]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_708' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[26]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_709' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[27]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_710' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[28]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_711' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[29]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_712' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[30]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_713' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[31]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_714' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[32]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_715' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[33]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_716' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[34]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_717' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[35]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_718' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[36]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_719' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[37]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_720' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[38]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_721' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[39]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_722' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[40]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_723' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[41]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_724' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[42]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_725' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_726' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_727' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_728' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_729' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_730' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_731' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_732' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_733' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[8]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_734' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[9]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_735' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[10]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_736' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[11]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_737' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[12]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_738' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[13]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_739' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[14]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_740' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[15]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_741' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[16]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_742' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[17]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_743' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[18]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_744' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[19]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_745' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[20]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_746' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[21]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_747' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[22]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_748' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[23]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_749' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[24]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_750' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[25]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_751' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[26]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_752' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[27]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_753' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[28]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_754' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[29]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_755' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[30]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_756' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[31]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_757' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[32]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_758' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[33]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_759' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[34]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_760' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_761' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_762' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_763' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_764' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_765' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_766' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_767' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_768' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_769' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_770' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_first_rd_d2" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_771' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_first_rd_d1" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_772' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_first_rd" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_773' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/start_d" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_774' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/start_bit" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_775' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/sample_en_d" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_776' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_777' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_778' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_779' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_780' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_781' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_782' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_783' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_784' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[8]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_785' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[11]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_786' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[14]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_787' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_788' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_789' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_790' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_791' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_792' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cap_reg[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_793' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_794' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_795' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_796' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_797' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_798' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_799' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_800' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_801' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_802' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_803' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_804' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_805' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_806' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_807' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_808' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/mem_full_cntr[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_809' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_810' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_811' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_812' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_813' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_814' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/full_reg" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_815' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/full" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_816' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/force_trig" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_817' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/clear" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_818' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/capture" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_819' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/armed_p1" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_820' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/armed" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_821' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc_en" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_822' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc_clr" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_823' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_824' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_825' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_826' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_827' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_828' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_829' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_830' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_831' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[8]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_832' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[9]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_833' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[10]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_834' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[11]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_835' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[12]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_836' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[13]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_837' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[14]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_838' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[15]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_839' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_840' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_841' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_842' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_843' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_844' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_845' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_shift_en" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_846' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_847' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_848' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_849' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_850' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_851' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_852' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_853' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_854' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[8]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_855' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[9]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_856' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[10]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_857' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[11]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_858' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[12]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_859' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[13]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_860' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[14]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_861' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[15]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_862' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/te_prog_din[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_863' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/te_prog_din[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_864' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/te_block" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_865' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_866' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_867' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_868' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_869' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_870' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_871' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_872' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_873' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_874' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_875' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_876' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_29_rep1" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_877' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_878' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_879' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_880' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_881' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_882' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[8]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_883' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[8]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_884' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[9]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_885' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[9]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_886' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[10]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_887' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[10]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_888' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[11]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_889' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[11]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_890' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[12]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_891' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[12]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_892' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[13]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_893' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[13]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_894' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[14]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_895' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[14]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_896' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[15]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_897' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[15]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_898' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[16]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_899' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[16]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_900' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[17]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_901' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[17]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_902' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[18]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_903' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[18]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_904' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[19]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_905' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[19]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_906' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[20]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_907' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[20]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_908' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[21]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_909' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[21]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_910' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[22]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_911' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[22]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_912' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[23]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_913' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[23]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_914' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[24]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_915' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[25]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_916' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[25]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_917' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[26]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_918' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[26]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_919' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[27]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_920' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[27]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_921' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[28]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_922' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[28]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_923' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[29]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_924' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[29]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_925' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[30]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_926' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[30]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_927' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[31]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_928' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[31]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_929' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[32]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_930' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[32]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_931' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[33]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_932' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[33]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_933' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[35]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_934' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[40]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_935' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_fast[28]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_936' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[34]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_937' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[34]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_938' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[37]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_939' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[39]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_940' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_fast_0[28]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_941' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_28_rep1" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_942' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[24]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_943' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[36]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_944' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[38]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_945' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[41]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_946' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[42]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_947' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_fast_0[29]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_948' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_fast[29]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_949' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_29_rep1_0" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_950' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_28_rep1_0" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_951' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[35]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_952' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/r_w" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_953' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/parity_err_lat" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_954' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/parity_err" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_955' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/parity_checker" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_956' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/parity_calc" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_957' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_958' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_959' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_960' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_961' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d6" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_962' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d5" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_963' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d4" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_964' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d3" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_965' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d2" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_966' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d1" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_967' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d2" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_968' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_rep2_0" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_969' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_rep2" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_970' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_rep1_0" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_971' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_rep1" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_972' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_fast_0" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_973' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_fast" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_974' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_975' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jce2_d3" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_976' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jce2_d2" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_977' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jce2_d1" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_978' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/cmd_block_extend" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_979' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_reclk[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_980' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_reclk[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_981' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_reclk[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_982' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_reclk[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_983' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d5" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_984' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d4" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_985' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d3" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_986' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d2" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_987' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d1" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_988' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_989' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_990' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_991' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_992' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_993' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_994' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/addr_15_d1" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_995' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/addr_15" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_996' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/trigger_reg" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_997' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/trig_cnt[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_998' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/trig_cnt[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_999' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/trig_cnt[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1000' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg2[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1001' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg2[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1002' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg1[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1003' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg1[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1004' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg1[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1005' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg0_read" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1006' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg0[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1007' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg0[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1008' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg0[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1009' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_wr_bit_cntr[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1010' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_wr_addr_cntr[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1011' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_wr_addr_cntr[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1012' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_prog_en" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1013' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_prog_active" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1014' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/trig_start_mask_cnt[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1015' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/trig_start_mask_cnt[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1016' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1017' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1018' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1019' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1020' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1021' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1022' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1023' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1024' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[8]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1025' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[9]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1026' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[10]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1027' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[11]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1028' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[12]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1029' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[13]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1030' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[14]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1031' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[15]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1032' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_out_reg_d1" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1033' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_out_reg" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1034' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_event_cnt_cntg_reg[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1035' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_event_cnt_cntg_reg[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1036' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/state_cntr[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1037' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/num_then_reg[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1038' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/next_then_shift[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1039' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/next_then_shift[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1040' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/next_then_reg[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1041' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/next_then_reg[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1042' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/jshift_d2" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1043' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1044' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1045' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_start_d1" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1046' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_prog_en" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1047' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_prog_active" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1048' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1049' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1050' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1051' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1052' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1053' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1054' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1055' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1056' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1057' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1058' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1059' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1060' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1061' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1062' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1063' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1064' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1065' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1066' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1067' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[8]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1068' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[8]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1069' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[9]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1070' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[9]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1071' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[10]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1072' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[10]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1073' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[11]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1074' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[11]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1075' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[12]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1076' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[12]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1077' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[13]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1078' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[13]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1079' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[14]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1080' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[14]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1081' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[15]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1082' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[15]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1083' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_out_reg" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1084' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_event_cnt_cntg_reg[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1085' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/state_cntr[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1086' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/num_then_reg[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1087' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/next_then_reg[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1088' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/jshift_d2" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1089' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/tu_out" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1090' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/op_code[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1091' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/op_code[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1092' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/op_code[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1093' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/mask_reg[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1094' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/input_a_d2[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1095' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/input_a_d1[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1096' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/compare_reg[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1097' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/tu_out" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1098' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/op_code[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1099' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/op_code[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1100' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/op_code[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1101' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/mask_reg[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1102' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/input_a_d2[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1103' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/input_a_d1[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1104' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/compare_reg[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1105' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "writeController/state[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1106' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "writeController/opWrData_1[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1107' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "writeController/opWrData_1[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1108' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "writeController/opWrData_1[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1109' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "writeController/opWrData_1[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1110' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "writeController/opWrData_1[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1111' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "writeController/opWrData_1[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1112' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "writeController/opWrData_1[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1113' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "writeController/opWrData_1[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1114' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "writeController/opTxWrEnable" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1115' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "writeController/dataLength[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1116' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "writeController/dataLength[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1117' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "writeController/dataLength[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1118' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "readController/state[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1119' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Valid" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1120' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Source[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1121' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Source[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1122' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Source[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1123' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Source[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1124' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Source[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1125' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Source[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1126' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Source[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1127' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Source[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1128' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Destination[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1129' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Destination[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1130' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Destination[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1131' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Destination[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1132' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Destination[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1133' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Destination[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1134' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Destination[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1135' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Destination[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1136' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Data[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1137' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Data[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1138' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Data[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1139' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Data[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1140' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Data[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1141' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Data[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1142' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Data[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1143' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Data[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1144' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opReadAddress[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1145' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opReadAddress[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1146' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opReadAddress[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1147' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opReadAddress[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1148' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opReadAddress[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1149' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opReadAddress[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1150' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opReadAddress[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1151' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opReadAddress[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1152' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "readController/edgeDetector[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1153' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "readController/edgeDetector[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1154' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "readController/dataLength[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1155' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "readController/dataLength[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1156' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "readController/dataLength[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1157' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "readController/dataLength[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1158' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "registers/opWrRegisters.LEDs[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1159' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "registers/opWrRegisters.LEDs[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1160' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "registers/opWrRegisters.LEDs[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1161' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "registers/opWrRegisters.LEDs[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1162' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "registers/opWrRegisters.LEDs[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1163' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "registers/opWrRegisters.LEDs[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1164' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "registers/opWrRegisters.LEDs[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1165' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "registers/opWrRegisters.LEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1166' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "registers/opRdData[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1167' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "registers/opRdData[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1168' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "registers/opRdData[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1169' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "registers/opRdData[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1170' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "registers/opRdData[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1171' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "registers/opRdData[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1172' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "registers/opRdData[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1173' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "registers/opRdData[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1174' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/txState[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1175' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/txState[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1176' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/txState[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1177' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/txState[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1178' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/txState[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1179' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/txState[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1180' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/rxState[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1181' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/rxState[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1182' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/rxState[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1183' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/rxState[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1184' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/rxState[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1185' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/reset" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1186' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/receiveDataLength[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1187' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/receiveDataLength[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1188' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/receiveDataLength[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1189' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/receiveDataLength[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1190' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/receiveDataLength[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1191' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/receiveDataLength[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1192' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/receiveDataLength[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1193' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/receiveDataLength[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1194' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opTxReady" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1195' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Valid" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1196' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Source[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1197' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Source[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1198' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Source[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1199' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Source[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1200' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Source[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1201' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Source[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1202' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Source[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1203' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Source[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1204' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.SoP" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1205' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Length[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1206' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Length[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1207' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Length[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1208' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Length[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1209' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Length[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1210' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Length[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1211' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Length[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1212' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Length[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1213' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.EoP" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1214' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Destination[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1215' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Destination[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1216' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Destination[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1217' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Destination[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1218' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Destination[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1219' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Destination[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1220' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Destination[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1221' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Destination[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1222' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Data[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1223' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Data[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1224' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Data[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1225' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Data[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1226' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Data[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1227' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Data[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1228' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Data[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1229' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Data[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1230' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxSource[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1231' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxSource[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1232' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxSource[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1233' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxSource[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1234' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxSource[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1235' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxSource[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1236' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxSource[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1237' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxSource[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1238' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxLength[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1239' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxLength[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1240' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxLength[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1241' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxLength[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1242' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxLength[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1243' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxLength[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1244' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxLength[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1245' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxLength[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1246' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxData[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1247' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxData[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1248' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxData[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1249' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxData[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1250' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxData[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1251' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxData[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1252' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxData[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1253' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxData[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1254' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/locaTxDestination[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1255' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/locaTxDestination[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1256' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/locaTxDestination[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1257' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/locaTxDestination[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1258' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/locaTxDestination[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1259' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/locaTxDestination[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1260' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/locaTxDestination[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1261' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/locaTxDestination[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1262' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_TxSend" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1263' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_TxData_tri_enable" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1264' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_TxData[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1265' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_TxData[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1266' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_TxData[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1267' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_TxData[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1268' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_TxData[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1269' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_TxData[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1270' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_TxData[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1271' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_TxData[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1272' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/txState[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1273' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/txCounter[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1274' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/txCounter[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1275' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/txCounter[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1276' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/txCounter[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1277' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/txCounter[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1278' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/txCounter[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1279' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/txCounter[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1280' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/txCounter[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1281' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/txCounter[8]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1282' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/txBitCounter[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1283' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/txBitCounter[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1284' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/txBitCounter[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1285' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/txBitCounter[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1286' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/txBitCounter[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1287' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/rxCounter[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1288' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/rxCounter[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1289' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/rxCounter[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1290' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/rxCounter[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1291' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/rxCounter[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1292' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/rxCounter[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1293' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/rxCounter[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1294' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/rxCounter[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1295' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/rxCounter[8]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1296' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/reset" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1297' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/opTxBusy" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1298' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/opRxValid" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1299' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/opRxData_1[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1300' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/opRxData_1[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1301' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/opRxData_1[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1302' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/opRxData_1[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1303' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/opRxData_1[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1304' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/opRxData_1[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1305' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/opRxData_1[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1306' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/opRxData_1[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1307' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/localTxData[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1308' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/localTxData[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1309' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/localTxData[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1310' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/localTxData[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1311' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/localTxData[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1312' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/localTxData[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1313' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/localTxData[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1314' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/localTxData[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1315' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/localTxData[8]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1316' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/localTxData[9]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1317' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/localRxData[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1318' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/localRxData[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1319' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/localRxData[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1320' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/localRxData[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1321' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/localRxData[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1322' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/localRxData[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1323' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/localRxData[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1324' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/localRxData[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1325' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/localRxData[8]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1326' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/localRxData[9]" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_1_1327' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/edgeDetector[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1328' Target='right'>BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/clockEnable" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1329' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets_UART_INST_edgeDetectorio[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1330' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "registers_Resetio" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1331' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readRegisters.Buttons_0io[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1332' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readRegisters.Buttons_0io[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1333' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readRegisters.Buttons_0io[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1334' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readRegisters.Buttons_0io[3]" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_1_1335' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets_UART_INST_opTxio" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1336' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_stretch" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1337' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1338' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1339' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1340' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1341' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1342' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_enbl[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1343' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_enbl[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1344' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_det_cntr[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1345' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_cntr[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1346' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1347' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1348' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1349' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1350' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1351' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1352' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1353' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1354' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[8]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1355' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[9]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1356' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[10]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1357' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[11]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1358' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[12]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1359' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[13]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1360' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[14]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1361' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[15]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1362' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[16]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1363' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[17]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1364' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[18]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1365' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[19]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1366' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[20]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1367' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[21]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1368' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[22]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1369' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[23]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1370' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[24]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1371' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[25]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1372' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[26]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1373' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[27]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1374' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[28]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1375' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[29]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1376' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[30]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1377' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[31]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1378' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[32]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1379' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[33]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1380' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[34]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1381' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[35]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1382' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[36]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1383' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[37]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1384' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[38]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1385' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[39]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1386' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[40]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1387' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[41]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1388' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[42]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1389' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1390' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1391' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1392' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1393' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1394' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1395' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1396' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1397' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[8]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1398' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[9]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1399' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[10]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1400' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[11]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1401' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[12]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1402' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[13]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1403' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[14]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1404' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[15]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1405' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[16]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1406' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[17]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1407' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[18]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1408' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[19]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1409' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[20]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1410' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[21]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1411' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[22]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1412' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[23]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1413' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[24]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1414' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[25]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1415' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[26]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1416' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[27]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1417' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[28]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1418' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[29]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1419' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[30]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1420' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[31]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1421' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[32]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1422' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[33]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1423' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[34]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1424' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1425' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1426' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1427' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1428' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1429' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1430' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1431' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1432' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1433' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1434' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_first_rd_d2" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1435' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_first_rd_d1" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1436' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_first_rd" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1437' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/start_d" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1438' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/start_bit" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1439' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/sample_en_d" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1440' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1441' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1442' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1443' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1444' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1445' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1446' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1447' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1448' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[8]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1449' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[11]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1450' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[14]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1451' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1452' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1453' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1454' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1455' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1456' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cap_reg[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1457' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1458' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1459' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1460' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1461' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1462' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1463' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1464' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1465' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1466' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1467' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1468' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1469' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1470' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1471' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1472' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/mem_full_cntr[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1473' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1474' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1475' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1476' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1477' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1478' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/full_reg" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1479' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/full" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1480' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/force_trig" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1481' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/clear" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1482' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/capture" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1483' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/armed_p1" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1484' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/armed" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1485' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc_en" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1486' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc_clr" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1487' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1488' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1489' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1490' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1491' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1492' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1493' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1494' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1495' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[8]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1496' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[9]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1497' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[10]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1498' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[11]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1499' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[12]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1500' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[13]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1501' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[14]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1502' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[15]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1503' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1504' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1505' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1506' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1507' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1508' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1509' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_shift_en" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1510' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1511' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1512' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1513' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1514' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1515' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1516' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1517' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1518' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[8]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1519' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[9]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1520' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[10]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1521' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[11]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1522' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[12]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1523' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[13]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1524' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[14]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1525' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[15]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1526' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/te_prog_din[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1527' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/te_prog_din[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1528' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/te_block" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1529' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1530' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1531' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1532' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1533' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1534' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1535' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1536' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1537' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1538' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1539' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1540' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_29_rep1" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1541' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1542' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1543' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1544' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1545' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1546' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[8]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1547' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[8]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1548' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[9]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1549' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[9]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1550' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[10]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1551' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[10]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1552' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[11]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1553' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[11]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1554' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[12]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1555' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[12]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1556' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[13]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1557' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[13]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1558' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[14]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1559' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[14]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1560' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[15]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1561' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[15]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1562' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[16]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1563' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[16]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1564' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[17]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1565' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[17]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1566' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[18]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1567' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[18]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1568' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[19]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1569' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[19]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1570' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[20]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1571' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[20]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1572' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[21]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1573' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[21]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1574' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[22]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1575' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[22]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1576' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[23]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1577' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[23]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1578' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[24]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1579' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[25]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1580' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[25]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1581' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[26]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1582' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[26]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1583' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[27]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1584' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[27]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1585' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[28]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1586' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[28]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1587' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[29]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1588' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[29]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1589' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[30]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1590' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[30]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1591' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[31]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1592' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[31]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1593' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[32]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1594' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[32]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1595' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[33]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1596' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[33]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1597' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[35]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1598' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[40]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1599' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_fast[28]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1600' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[34]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1601' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[34]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1602' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[37]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1603' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[39]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1604' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_fast_0[28]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1605' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_28_rep1" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1606' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[24]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1607' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[36]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1608' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[38]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1609' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[41]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1610' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[42]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1611' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_fast_0[29]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1612' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_fast[29]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1613' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_29_rep1_0" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1614' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_28_rep1_0" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1615' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[35]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1616' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/r_w" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1617' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/parity_err_lat" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1618' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/parity_err" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1619' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/parity_checker" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1620' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/parity_calc" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1621' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1622' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1623' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1624' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1625' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d6" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1626' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d5" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1627' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d4" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1628' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d3" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1629' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d2" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1630' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d1" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1631' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d2" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1632' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_rep2_0" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1633' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_rep2" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1634' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_rep1_0" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1635' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_rep1" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1636' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_fast_0" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1637' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_fast" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1638' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1639' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jce2_d3" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1640' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jce2_d2" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1641' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jce2_d1" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1642' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/cmd_block_extend" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1643' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_reclk[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1644' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_reclk[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1645' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_reclk[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1646' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_reclk[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1647' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d5" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1648' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d4" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1649' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d3" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1650' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d2" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1651' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d1" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1652' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1653' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1654' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1655' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1656' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1657' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1658' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/addr_15_d1" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1659' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/addr_15" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1660' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/trigger_reg" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1661' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/trig_cnt[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1662' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/trig_cnt[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1663' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/trig_cnt[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1664' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg2[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1665' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg2[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1666' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg1[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1667' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg1[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1668' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg1[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1669' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg0_read" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1670' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg0[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1671' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg0[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1672' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg0[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1673' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_wr_bit_cntr[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1674' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_wr_addr_cntr[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1675' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_wr_addr_cntr[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1676' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_prog_en" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1677' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_prog_active" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1678' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/trig_start_mask_cnt[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1679' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/trig_start_mask_cnt[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1680' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1681' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1682' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1683' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1684' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1685' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1686' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1687' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1688' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[8]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1689' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[9]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1690' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[10]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1691' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[11]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1692' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[12]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1693' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[13]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1694' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[14]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1695' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[15]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1696' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_out_reg_d1" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1697' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_out_reg" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1698' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_event_cnt_cntg_reg[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1699' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_event_cnt_cntg_reg[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1700' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/state_cntr[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1701' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/num_then_reg[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1702' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/next_then_shift[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1703' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/next_then_shift[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1704' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/next_then_reg[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1705' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/next_then_reg[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1706' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/jshift_d2" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1707' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1708' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1709' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_start_d1" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1710' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_prog_en" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1711' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_prog_active" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1712' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1713' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1714' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1715' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1716' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1717' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1718' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1719' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1720' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1721' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1722' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1723' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1724' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1725' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1726' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1727' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1728' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1729' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1730' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1731' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[8]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1732' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[8]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1733' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[9]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1734' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[9]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1735' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[10]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1736' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[10]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1737' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[11]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1738' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[11]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1739' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[12]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1740' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[12]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1741' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[13]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1742' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[13]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1743' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[14]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1744' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[14]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1745' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[15]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1746' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[15]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1747' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_out_reg" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1748' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_event_cnt_cntg_reg[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1749' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/state_cntr[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1750' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/num_then_reg[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1751' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/next_then_reg[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1752' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/jshift_d2" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1753' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/tu_out" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1754' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/op_code[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1755' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/op_code[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1756' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/op_code[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1757' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/mask_reg[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1758' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/input_a_d2[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1759' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/input_a_d1[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1760' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/compare_reg[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1761' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/tu_out" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1762' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/op_code[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1763' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/op_code[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1764' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/op_code[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1765' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/mask_reg[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1766' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/input_a_d2[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1767' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/input_a_d1[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1768' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/compare_reg[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1769' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "writeController/state[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1770' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "writeController/opWrData_1[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1771' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "writeController/opWrData_1[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1772' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "writeController/opWrData_1[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1773' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "writeController/opWrData_1[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1774' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "writeController/opWrData_1[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1775' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "writeController/opWrData_1[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1776' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "writeController/opWrData_1[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1777' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "writeController/opWrData_1[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1778' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "writeController/opTxWrEnable" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1779' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "writeController/dataLength[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1780' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "writeController/dataLength[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1781' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "writeController/dataLength[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1782' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/state[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1783' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Valid" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1784' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Source[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1785' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Source[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1786' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Source[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1787' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Source[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1788' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Source[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1789' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Source[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1790' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Source[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1791' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Source[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1792' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Destination[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1793' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Destination[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1794' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Destination[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1795' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Destination[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1796' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Destination[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1797' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Destination[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1798' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Destination[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1799' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Destination[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1800' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Data[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1801' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Data[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1802' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Data[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1803' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Data[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1804' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Data[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1805' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Data[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1806' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Data[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1807' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Data[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1808' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opReadAddress[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1809' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opReadAddress[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1810' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opReadAddress[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1811' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opReadAddress[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1812' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opReadAddress[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1813' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opReadAddress[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1814' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opReadAddress[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1815' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opReadAddress[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1816' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/edgeDetector[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1817' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/edgeDetector[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1818' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/dataLength[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1819' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/dataLength[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1820' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/dataLength[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1821' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/dataLength[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1822' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "registers/opWrRegisters.LEDs[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1823' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "registers/opWrRegisters.LEDs[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1824' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "registers/opWrRegisters.LEDs[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1825' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "registers/opWrRegisters.LEDs[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1826' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "registers/opWrRegisters.LEDs[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1827' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "registers/opWrRegisters.LEDs[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1828' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "registers/opWrRegisters.LEDs[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1829' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "registers/opWrRegisters.LEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1830' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "registers/opRdData[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1831' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "registers/opRdData[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1832' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "registers/opRdData[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1833' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "registers/opRdData[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1834' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "registers/opRdData[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1835' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "registers/opRdData[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1836' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "registers/opRdData[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1837' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "registers/opRdData[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1838' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/txState[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1839' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/txState[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1840' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/txState[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1841' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/txState[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1842' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/txState[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1843' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/txState[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1844' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/rxState[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1845' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/rxState[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1846' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/rxState[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1847' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/rxState[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1848' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/rxState[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1849' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/reset" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1850' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/receiveDataLength[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1851' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/receiveDataLength[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1852' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/receiveDataLength[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1853' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/receiveDataLength[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1854' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/receiveDataLength[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1855' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/receiveDataLength[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1856' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/receiveDataLength[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1857' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/receiveDataLength[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1858' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opTxReady" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1859' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Valid" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1860' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Source[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1861' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Source[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1862' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Source[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1863' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Source[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1864' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Source[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1865' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Source[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1866' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Source[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1867' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Source[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1868' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.SoP" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1869' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Length[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1870' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Length[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1871' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Length[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1872' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Length[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1873' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Length[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1874' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Length[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1875' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Length[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1876' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Length[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1877' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.EoP" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1878' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Destination[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1879' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Destination[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1880' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Destination[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1881' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Destination[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1882' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Destination[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1883' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Destination[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1884' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Destination[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1885' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Destination[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1886' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Data[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1887' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Data[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1888' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Data[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1889' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Data[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1890' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Data[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1891' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Data[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1892' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Data[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1893' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Data[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1894' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxSource[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1895' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxSource[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1896' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxSource[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1897' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxSource[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1898' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxSource[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1899' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxSource[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1900' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxSource[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1901' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxSource[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1902' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxLength[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1903' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxLength[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1904' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxLength[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1905' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxLength[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1906' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxLength[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1907' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxLength[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1908' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxLength[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1909' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxLength[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1910' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxData[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1911' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxData[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1912' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxData[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1913' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxData[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1914' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxData[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1915' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxData[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1916' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxData[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1917' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxData[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1918' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/locaTxDestination[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1919' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/locaTxDestination[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1920' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/locaTxDestination[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1921' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/locaTxDestination[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1922' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/locaTxDestination[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1923' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/locaTxDestination[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1924' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/locaTxDestination[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1925' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/locaTxDestination[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1926' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_TxSend" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1927' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_TxData_tri_enable" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1928' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_TxData[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1929' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_TxData[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1930' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_TxData[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1931' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_TxData[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1932' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_TxData[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1933' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_TxData[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1934' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_TxData[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1935' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_TxData[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1936' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/txState[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1937' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/txCounter[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1938' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/txCounter[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1939' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/txCounter[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1940' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/txCounter[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1941' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/txCounter[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1942' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/txCounter[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1943' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/txCounter[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1944' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/txCounter[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1945' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/txCounter[8]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1946' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/txBitCounter[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1947' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/txBitCounter[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1948' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/txBitCounter[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1949' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/txBitCounter[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1950' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/txBitCounter[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1951' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/rxCounter[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1952' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/rxCounter[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1953' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/rxCounter[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1954' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/rxCounter[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1955' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/rxCounter[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1956' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/rxCounter[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1957' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/rxCounter[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1958' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/rxCounter[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1959' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/rxCounter[8]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1960' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/reset" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1961' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/opTxBusy" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1962' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/opRxValid" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1963' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/opRxData_1[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1964' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/opRxData_1[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1965' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/opRxData_1[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1966' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/opRxData_1[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1967' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/opRxData_1[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1968' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/opRxData_1[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1969' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/opRxData_1[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1970' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/opRxData_1[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1971' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/localTxData[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1972' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/localTxData[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1973' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/localTxData[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1974' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/localTxData[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1975' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/localTxData[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1976' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/localTxData[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1977' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/localTxData[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1978' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/localTxData[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1979' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/localTxData[8]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1980' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/localTxData[9]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1981' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/localRxData[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1982' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/localRxData[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1983' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/localRxData[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1984' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/localRxData[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1985' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/localRxData[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1986' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/localRxData[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1987' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/localRxData[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1988' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/localRxData[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1989' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/localRxData[8]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1990' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/localRxData[9]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1991' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/edgeDetector[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1992' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/clockEnable" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1993' Target='right'>BLOCK PATH FROM CELL "uartPackets_UART_INST_edgeDetectorio[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1994' Target='right'>BLOCK PATH FROM CELL "uartPackets_UART_INST_edgeDetectorio[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1995' Target='right'>BLOCK PATH FROM CELL "registers_Resetio" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1996' Target='right'>BLOCK PATH FROM CELL "registers_Resetio" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1997' Target='right'>BLOCK PATH FROM CELL "readRegisters.Buttons_0io[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1998' Target='right'>BLOCK PATH FROM CELL "readRegisters.Buttons_0io[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1999' Target='right'>BLOCK PATH FROM CELL "readRegisters.Buttons_0io[1]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2000' Target='right'>BLOCK PATH FROM CELL "readRegisters.Buttons_0io[1]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2001' Target='right'>BLOCK PATH FROM CELL "readRegisters.Buttons_0io[2]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2002' Target='right'>BLOCK PATH FROM CELL "readRegisters.Buttons_0io[2]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2003' Target='right'>BLOCK PATH FROM CELL "readRegisters.Buttons_0io[3]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2004' Target='right'>BLOCK PATH FROM CELL "readRegisters.Buttons_0io[3]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2005' Target='right'>BLOCK PATH FROM CELL "uartPackets_UART_INST_opTxio" TO PORT "opTx" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_1_2006' Target='right'>BLOCK PATH FROM CELL "uartPackets_UART_INST_opTxio" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2007' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_stretch" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2008' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_stretch" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2009' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2010' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2011' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[1]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2012' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[1]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2013' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[2]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2014' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[2]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2015' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[3]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2016' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[3]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2017' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[4]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2018' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[4]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2019' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_enbl[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2020' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_enbl[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2021' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_enbl[1]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2022' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_enbl[1]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2023' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_det_cntr[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2024' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_det_cntr[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2025' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_cntr[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2026' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_cntr[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2027' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2028' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2029' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[1]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2030' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[1]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2031' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[2]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2032' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[2]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2033' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[3]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2034' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[3]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2035' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[4]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2036' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[4]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2037' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[5]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2038' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[5]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2039' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[6]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2040' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[6]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2041' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[7]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2042' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[7]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2043' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[8]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2044' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[8]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2045' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[9]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2046' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[9]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2047' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[10]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2048' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[10]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2049' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[11]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2050' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[11]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2051' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[12]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2052' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[12]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2053' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[13]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2054' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[13]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2055' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[14]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2056' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[14]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2057' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[15]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2058' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[15]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2059' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[16]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2060' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[16]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2061' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[17]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2062' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[17]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2063' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[18]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2064' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[18]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2065' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[19]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2066' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[19]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2067' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[20]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2068' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[20]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2069' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[21]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2070' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[21]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2071' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[22]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2072' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[22]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2073' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[23]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2074' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[23]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2075' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[24]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2076' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[24]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2077' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[25]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2078' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[25]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2079' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[26]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2080' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[26]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2081' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[27]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2082' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[27]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2083' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[28]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2084' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[28]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2085' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[29]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2086' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[29]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2087' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[30]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2088' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[30]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2089' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[31]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2090' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[31]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2091' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[32]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2092' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[32]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2093' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[33]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2094' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[33]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2095' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[34]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2096' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[34]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2097' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[35]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2098' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[35]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2099' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[36]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2100' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[36]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2101' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[37]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2102' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[37]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2103' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[38]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2104' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[38]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2105' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[39]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2106' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[39]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2107' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[40]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2108' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[40]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2109' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[41]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2110' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[41]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2111' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[42]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2112' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[42]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2113' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2114' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2115' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[1]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2116' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[1]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2117' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[2]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2118' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[2]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2119' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[3]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2120' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[3]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2121' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[4]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2122' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[4]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2123' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[5]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2124' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[5]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2125' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[6]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2126' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[6]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2127' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[7]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2128' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[7]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2129' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[8]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2130' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[8]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2131' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[9]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2132' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[9]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2133' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[10]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2134' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[10]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2135' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[11]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2136' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[11]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2137' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[12]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2138' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[12]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2139' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[13]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2140' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[13]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2141' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[14]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2142' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[14]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2143' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[15]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2144' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[15]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2145' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[16]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2146' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[16]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2147' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[17]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2148' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[17]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2149' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[18]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2150' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[18]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2151' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[19]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2152' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[19]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2153' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[20]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2154' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[20]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2155' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[21]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2156' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[21]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2157' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[22]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2158' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[22]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2159' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[23]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2160' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[23]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2161' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[24]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2162' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[24]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2163' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[25]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2164' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[25]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2165' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[26]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2166' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[26]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2167' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[27]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2168' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[27]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2169' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[28]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2170' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[28]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2171' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[29]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2172' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[29]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2173' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[30]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2174' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[30]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2175' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[31]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2176' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[31]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2177' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[32]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2178' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[32]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2179' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[33]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2180' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[33]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2181' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[34]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2182' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[34]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2183' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2184' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2185' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[1]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2186' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[1]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2187' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[2]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2188' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[2]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2189' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[3]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2190' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[3]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2191' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[4]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2192' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[4]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2193' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2194' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2195' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[1]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2196' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[1]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2197' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[2]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2198' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[2]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2199' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[3]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2200' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[3]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2201' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[4]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2202' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[4]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2203' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_first_rd_d2" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2204' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_first_rd_d2" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2205' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_first_rd_d1" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2206' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_first_rd_d1" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2207' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_first_rd" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2208' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_first_rd" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2209' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/start_d" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2210' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/start_d" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2211' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/start_bit" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2212' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/start_bit" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2213' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/sample_en_d" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2214' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/sample_en_d" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2215' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2216' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2217' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[1]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2218' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[1]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2219' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[2]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2220' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[2]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2221' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[3]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2222' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[3]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2223' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[4]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2224' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[4]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2225' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[5]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2226' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[5]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2227' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[6]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2228' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[6]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2229' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[7]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2230' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[7]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2231' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[8]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2232' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[8]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2233' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[11]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2234' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[11]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2235' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[14]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2236' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[14]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2237' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2238' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2239' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[1]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2240' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[1]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2241' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[2]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2242' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[2]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2243' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[3]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2244' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[3]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2245' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[4]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2246' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[4]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2247' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cap_reg[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2248' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cap_reg[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2249' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2250' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2251' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[1]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2252' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[1]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2253' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[2]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2254' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[2]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2255' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[3]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2256' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[3]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2257' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[4]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2258' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[4]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2259' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2260' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2261' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[1]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2262' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[1]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2263' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[2]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2264' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[2]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2265' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[3]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2266' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[3]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2267' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[4]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2268' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[4]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2269' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2270' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2271' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[1]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2272' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[1]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2273' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[2]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2274' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[2]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2275' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[3]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2276' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[3]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2277' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[4]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2278' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[4]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2279' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/mem_full_cntr[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2280' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/mem_full_cntr[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2281' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2282' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2283' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[1]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2284' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[1]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2285' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[2]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2286' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[2]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2287' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[3]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2288' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[3]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2289' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[4]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2290' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[4]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2291' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/full_reg" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2292' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/full_reg" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2293' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/full" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2294' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/full" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2295' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/force_trig" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2296' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/force_trig" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2297' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/clear" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2298' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/clear" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2299' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/capture" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2300' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/capture" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2301' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/armed_p1" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2302' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/armed_p1" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2303' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/armed" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2304' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/armed" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2305' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc_en" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2306' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc_en" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2307' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc_clr" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2308' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc_clr" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2309' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2310' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2311' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[1]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2312' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[1]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2313' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[2]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2314' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[2]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2315' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[3]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2316' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[3]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2317' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[4]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2318' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[4]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2319' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[5]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2320' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[5]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2321' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[6]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2322' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[6]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2323' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[7]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2324' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[7]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2325' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[8]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2326' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[8]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2327' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[9]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2328' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[9]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2329' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[10]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2330' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[10]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2331' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[11]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2332' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[11]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2333' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[12]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2334' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[12]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2335' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[13]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2336' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[13]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2337' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[14]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2338' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[14]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2339' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[15]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2340' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[15]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2341' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2342' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2343' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[1]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2344' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[1]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2345' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[2]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2346' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[2]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2347' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[3]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2348' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[3]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2349' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[4]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2350' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[4]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2351' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[5]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2352' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[5]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2353' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_shift_en" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2354' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_shift_en" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2355' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2356' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2357' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[1]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2358' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[1]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2359' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[2]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2360' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[2]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2361' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[3]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2362' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[3]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2363' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[4]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2364' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[4]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2365' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[5]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2366' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[5]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2367' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[6]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2368' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[6]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2369' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[7]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2370' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[7]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2371' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[8]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2372' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[8]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2373' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[9]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2374' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[9]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2375' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[10]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2376' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[10]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2377' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[11]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2378' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[11]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2379' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[12]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2380' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[12]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2381' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[13]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2382' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[13]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2383' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[14]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2384' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[14]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2385' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[15]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2386' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[15]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2387' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/te_prog_din[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2388' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/te_prog_din[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2389' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/te_prog_din[1]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2390' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/te_prog_din[1]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2391' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/te_block" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2392' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/te_block" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2393' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2394' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2395' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2396' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2397' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[1]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2398' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[1]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2399' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[1]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2400' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[1]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2401' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[2]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2402' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[2]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2403' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[2]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2404' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[2]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2405' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[3]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2406' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[3]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2407' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[3]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2408' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[3]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2409' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[4]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2410' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[4]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2411' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[5]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2412' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[5]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2413' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[6]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2414' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[6]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2415' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_29_rep1" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2416' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_29_rep1" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2417' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[4]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2418' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[4]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2419' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[5]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2420' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[5]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2421' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[6]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2422' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[6]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2423' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[7]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2424' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[7]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2425' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[7]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2426' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[7]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2427' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[8]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2428' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[8]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2429' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[8]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2430' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[8]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2431' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[9]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2432' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[9]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2433' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[9]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2434' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[9]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2435' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[10]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2436' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[10]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2437' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[10]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2438' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[10]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2439' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[11]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2440' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[11]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2441' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[11]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2442' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[11]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2443' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[12]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2444' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[12]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2445' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[12]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2446' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[12]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2447' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[13]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2448' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[13]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2449' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[13]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2450' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[13]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2451' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[14]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2452' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[14]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2453' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[14]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2454' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[14]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2455' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[15]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2456' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[15]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2457' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[15]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2458' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[15]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2459' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[16]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2460' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[16]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2461' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[16]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2462' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[16]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2463' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[17]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2464' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[17]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2465' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[17]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2466' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[17]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2467' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[18]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2468' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[18]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2469' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[18]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2470' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[18]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2471' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[19]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2472' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[19]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2473' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[19]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2474' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[19]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2475' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[20]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2476' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[20]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2477' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[20]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2478' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[20]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2479' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[21]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2480' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[21]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2481' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[21]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2482' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[21]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2483' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[22]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2484' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[22]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2485' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[22]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2486' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[22]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2487' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[23]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2488' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[23]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2489' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[23]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2490' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[23]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2491' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[24]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2492' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[24]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2493' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[25]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2494' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[25]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2495' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[25]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2496' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[25]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2497' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[26]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2498' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[26]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2499' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[26]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2500' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[26]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2501' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[27]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2502' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[27]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2503' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[27]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2504' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[27]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2505' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[28]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2506' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[28]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2507' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[28]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2508' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[28]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2509' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[29]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2510' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[29]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2511' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[29]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2512' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[29]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2513' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[30]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2514' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[30]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2515' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[30]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2516' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[30]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2517' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[31]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2518' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[31]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2519' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[31]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2520' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[31]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2521' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[32]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2522' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[32]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2523' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[32]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2524' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[32]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2525' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[33]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2526' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[33]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2527' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[33]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2528' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[33]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2529' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[35]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2530' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[35]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2531' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[40]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2532' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[40]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2533' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_fast[28]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2534' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_fast[28]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2535' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[34]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2536' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[34]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2537' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[34]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2538' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[34]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2539' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[37]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2540' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[37]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2541' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[39]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2542' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[39]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2543' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_fast_0[28]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2544' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_fast_0[28]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2545' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_28_rep1" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2546' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_28_rep1" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2547' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[24]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2548' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[24]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2549' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[36]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2550' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[36]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2551' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[38]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2552' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[38]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2553' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[41]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2554' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[41]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2555' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[42]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2556' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[42]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2557' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_fast_0[29]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2558' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_fast_0[29]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2559' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_fast[29]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2560' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_fast[29]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2561' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_29_rep1_0" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2562' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_29_rep1_0" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2563' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_28_rep1_0" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2564' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_28_rep1_0" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2565' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[35]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2566' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[35]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2567' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/r_w" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2568' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/r_w" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2569' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/parity_err_lat" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2570' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/parity_err_lat" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2571' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/parity_err" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2572' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/parity_err" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2573' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/parity_checker" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2574' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/parity_checker" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2575' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/parity_calc" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2576' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/parity_calc" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2577' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2578' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2579' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[1]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2580' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[1]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2581' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[2]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2582' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[2]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2583' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[3]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2584' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[3]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2585' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d6" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2586' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d6" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2587' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d5" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2588' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d5" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2589' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d4" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2590' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d4" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2591' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d3" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2592' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d3" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2593' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d2" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2594' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d2" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2595' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d1" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2596' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d1" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2597' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d2" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2598' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d2" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2599' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_rep2_0" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2600' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_rep2_0" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2601' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_rep2" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2602' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_rep2" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2603' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_rep1_0" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2604' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_rep1_0" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2605' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_rep1" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2606' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_rep1" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2607' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_fast_0" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2608' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_fast_0" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2609' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_fast" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2610' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_fast" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2611' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2612' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2613' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jce2_d3" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2614' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jce2_d3" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2615' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jce2_d2" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2616' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jce2_d2" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2617' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jce2_d1" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2618' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jce2_d1" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2619' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/cmd_block_extend" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2620' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/cmd_block_extend" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2621' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_reclk[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2622' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_reclk[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2623' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_reclk[1]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2624' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_reclk[1]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2625' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_reclk[2]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2626' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_reclk[2]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2627' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_reclk[3]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2628' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_reclk[3]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2629' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d5" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2630' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d5" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2631' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d4" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2632' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d4" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2633' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d3" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2634' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d3" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2635' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d2" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2636' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d2" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2637' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d1" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2638' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d1" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2639' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2640' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2641' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[1]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2642' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[1]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2643' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[2]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2644' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[2]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2645' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[3]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2646' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[3]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2647' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[4]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2648' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[4]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2649' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[5]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2650' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[5]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2651' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/addr_15_d1" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2652' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/addr_15_d1" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2653' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/addr_15" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2654' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/addr_15" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2655' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/trigger_reg" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2656' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/trigger_reg" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2657' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/trig_cnt[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2658' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/trig_cnt[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2659' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/trig_cnt[1]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2660' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/trig_cnt[1]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2661' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/trig_cnt[2]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2662' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/trig_cnt[2]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2663' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg2[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2664' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg2[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2665' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg2[1]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2666' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg2[1]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2667' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg1[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2668' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg1[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2669' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg1[1]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2670' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg1[1]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2671' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg1[2]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2672' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg1[2]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2673' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg0_read" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2674' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg0_read" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2675' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg0[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2676' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg0[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2677' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg0[2]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2678' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg0[2]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2679' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg0[3]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2680' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg0[3]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2681' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_wr_bit_cntr[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2682' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_wr_bit_cntr[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2683' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_wr_addr_cntr[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2684' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_wr_addr_cntr[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2685' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_wr_addr_cntr[1]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2686' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_wr_addr_cntr[1]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2687' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_prog_en" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2688' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_prog_en" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2689' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_prog_active" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2690' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_prog_active" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2691' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/trig_start_mask_cnt[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2692' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/trig_start_mask_cnt[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2693' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/trig_start_mask_cnt[1]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2694' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/trig_start_mask_cnt[1]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2695' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2696' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2697' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[1]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2698' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[1]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2699' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[2]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2700' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[2]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2701' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[3]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2702' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[3]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2703' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[4]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2704' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[4]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2705' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[5]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2706' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[5]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2707' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[6]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2708' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[6]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2709' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[7]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2710' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[7]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2711' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[8]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2712' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[8]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2713' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[9]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2714' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[9]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2715' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[10]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2716' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[10]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2717' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[11]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2718' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[11]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2719' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[12]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2720' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[12]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2721' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[13]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2722' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[13]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2723' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[14]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2724' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[14]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2725' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[15]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2726' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[15]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2727' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_out_reg_d1" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2728' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_out_reg_d1" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2729' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_out_reg" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2730' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_out_reg" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2731' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_event_cnt_cntg_reg[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2732' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_event_cnt_cntg_reg[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2733' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_event_cnt_cntg_reg[1]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2734' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_event_cnt_cntg_reg[1]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2735' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/state_cntr[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2736' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/state_cntr[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2737' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/num_then_reg[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2738' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/num_then_reg[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2739' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/next_then_shift[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2740' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/next_then_shift[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2741' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/next_then_shift[1]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2742' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/next_then_shift[1]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2743' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/next_then_reg[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2744' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/next_then_reg[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2745' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/next_then_reg[1]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2746' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/next_then_reg[1]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2747' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/jshift_d2" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2748' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/jshift_d2" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2749' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2750' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2751' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr[1]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2752' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr[1]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2753' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_start_d1" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2754' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_start_d1" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2755' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_prog_en" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2756' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_prog_en" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2757' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_prog_active" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2758' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_prog_active" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2759' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2760' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2761' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[1]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2762' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[1]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2763' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[2]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2764' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[2]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2765' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2766' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2767' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2768' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2769' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[1]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2770' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[1]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2771' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[1]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2772' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[1]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2773' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[2]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2774' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[2]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2775' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[2]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2776' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[2]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2777' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[3]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2778' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[3]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2779' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[3]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2780' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[3]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2781' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[4]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2782' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[4]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2783' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[4]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2784' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[4]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2785' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[5]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2786' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[5]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2787' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[5]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2788' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[5]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2789' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[6]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2790' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[6]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2791' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[6]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2792' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[6]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2793' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[7]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2794' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[7]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2795' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[7]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2796' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[7]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2797' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[8]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2798' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[8]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2799' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[8]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2800' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[8]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2801' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[9]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2802' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[9]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2803' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[9]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2804' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[9]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2805' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[10]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2806' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[10]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2807' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[10]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2808' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[10]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2809' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[11]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2810' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[11]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2811' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[11]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2812' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[11]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2813' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[12]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2814' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[12]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2815' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[12]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2816' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[12]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2817' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[13]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2818' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[13]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2819' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[13]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2820' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[13]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2821' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[14]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2822' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[14]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2823' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[14]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2824' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[14]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2825' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[15]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2826' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[15]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2827' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[15]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2828' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[15]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2829' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_out_reg" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2830' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_out_reg" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2831' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_event_cnt_cntg_reg[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2832' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_event_cnt_cntg_reg[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2833' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/state_cntr[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2834' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/state_cntr[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2835' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/num_then_reg[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2836' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/num_then_reg[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2837' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/next_then_reg[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2838' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/next_then_reg[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2839' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/jshift_d2" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2840' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/jshift_d2" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2841' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/tu_out" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2842' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/tu_out" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2843' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/op_code[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2844' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/op_code[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2845' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/op_code[1]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2846' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/op_code[1]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2847' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/op_code[2]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2848' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/op_code[2]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2849' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/mask_reg[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2850' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/mask_reg[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2851' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/input_a_d2[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2852' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/input_a_d2[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2853' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/input_a_d1[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2854' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/input_a_d1[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2855' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/compare_reg[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2856' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/compare_reg[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2857' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/tu_out" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2858' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/tu_out" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2859' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/op_code[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2860' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/op_code[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2861' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/op_code[1]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2862' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/op_code[1]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2863' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/op_code[2]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2864' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/op_code[2]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2865' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/mask_reg[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2866' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/mask_reg[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2867' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/input_a_d2[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2868' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/input_a_d2[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2869' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/input_a_d1[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2870' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/input_a_d1[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2871' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/compare_reg[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2872' Target='right'>BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/compare_reg[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2873' Target='right'>BLOCK PATH FROM CELL "writeController/state[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2874' Target='right'>BLOCK PATH FROM CELL "writeController/state[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2875' Target='right'>BLOCK PATH FROM CELL "writeController/opWrData_1[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2876' Target='right'>BLOCK PATH FROM CELL "writeController/opWrData_1[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2877' Target='right'>BLOCK PATH FROM CELL "writeController/opWrData_1[1]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2878' Target='right'>BLOCK PATH FROM CELL "writeController/opWrData_1[1]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2879' Target='right'>BLOCK PATH FROM CELL "writeController/opWrData_1[2]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2880' Target='right'>BLOCK PATH FROM CELL "writeController/opWrData_1[2]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2881' Target='right'>BLOCK PATH FROM CELL "writeController/opWrData_1[3]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2882' Target='right'>BLOCK PATH FROM CELL "writeController/opWrData_1[3]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2883' Target='right'>BLOCK PATH FROM CELL "writeController/opWrData_1[4]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2884' Target='right'>BLOCK PATH FROM CELL "writeController/opWrData_1[4]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2885' Target='right'>BLOCK PATH FROM CELL "writeController/opWrData_1[5]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2886' Target='right'>BLOCK PATH FROM CELL "writeController/opWrData_1[5]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2887' Target='right'>BLOCK PATH FROM CELL "writeController/opWrData_1[6]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2888' Target='right'>BLOCK PATH FROM CELL "writeController/opWrData_1[6]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2889' Target='right'>BLOCK PATH FROM CELL "writeController/opWrData_1[7]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2890' Target='right'>BLOCK PATH FROM CELL "writeController/opWrData_1[7]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2891' Target='right'>BLOCK PATH FROM CELL "writeController/opTxWrEnable" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2892' Target='right'>BLOCK PATH FROM CELL "writeController/opTxWrEnable" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2893' Target='right'>BLOCK PATH FROM CELL "writeController/dataLength[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2894' Target='right'>BLOCK PATH FROM CELL "writeController/dataLength[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2895' Target='right'>BLOCK PATH FROM CELL "writeController/dataLength[1]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2896' Target='right'>BLOCK PATH FROM CELL "writeController/dataLength[1]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2897' Target='right'>BLOCK PATH FROM CELL "writeController/dataLength[2]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2898' Target='right'>BLOCK PATH FROM CELL "writeController/dataLength[2]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2899' Target='right'>BLOCK PATH FROM CELL "readController/state[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2900' Target='right'>BLOCK PATH FROM CELL "readController/state[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2901' Target='right'>BLOCK PATH FROM CELL "readController/opTxStream.Valid" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2902' Target='right'>BLOCK PATH FROM CELL "readController/opTxStream.Valid" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2903' Target='right'>BLOCK PATH FROM CELL "readController/opTxStream.Source[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2904' Target='right'>BLOCK PATH FROM CELL "readController/opTxStream.Source[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2905' Target='right'>BLOCK PATH FROM CELL "readController/opTxStream.Source[1]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2906' Target='right'>BLOCK PATH FROM CELL "readController/opTxStream.Source[1]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2907' Target='right'>BLOCK PATH FROM CELL "readController/opTxStream.Source[2]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2908' Target='right'>BLOCK PATH FROM CELL "readController/opTxStream.Source[2]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2909' Target='right'>BLOCK PATH FROM CELL "readController/opTxStream.Source[3]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2910' Target='right'>BLOCK PATH FROM CELL "readController/opTxStream.Source[3]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2911' Target='right'>BLOCK PATH FROM CELL "readController/opTxStream.Source[4]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2912' Target='right'>BLOCK PATH FROM CELL "readController/opTxStream.Source[4]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2913' Target='right'>BLOCK PATH FROM CELL "readController/opTxStream.Source[5]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2914' Target='right'>BLOCK PATH FROM CELL "readController/opTxStream.Source[5]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2915' Target='right'>BLOCK PATH FROM CELL "readController/opTxStream.Source[6]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2916' Target='right'>BLOCK PATH FROM CELL "readController/opTxStream.Source[6]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2917' Target='right'>BLOCK PATH FROM CELL "readController/opTxStream.Source[7]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2918' Target='right'>BLOCK PATH FROM CELL "readController/opTxStream.Source[7]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2919' Target='right'>BLOCK PATH FROM CELL "readController/opTxStream.Destination[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2920' Target='right'>BLOCK PATH FROM CELL "readController/opTxStream.Destination[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2921' Target='right'>BLOCK PATH FROM CELL "readController/opTxStream.Destination[1]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2922' Target='right'>BLOCK PATH FROM CELL "readController/opTxStream.Destination[1]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2923' Target='right'>BLOCK PATH FROM CELL "readController/opTxStream.Destination[2]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2924' Target='right'>BLOCK PATH FROM CELL "readController/opTxStream.Destination[2]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2925' Target='right'>BLOCK PATH FROM CELL "readController/opTxStream.Destination[3]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2926' Target='right'>BLOCK PATH FROM CELL "readController/opTxStream.Destination[3]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2927' Target='right'>BLOCK PATH FROM CELL "readController/opTxStream.Destination[4]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2928' Target='right'>BLOCK PATH FROM CELL "readController/opTxStream.Destination[4]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2929' Target='right'>BLOCK PATH FROM CELL "readController/opTxStream.Destination[5]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2930' Target='right'>BLOCK PATH FROM CELL "readController/opTxStream.Destination[5]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2931' Target='right'>BLOCK PATH FROM CELL "readController/opTxStream.Destination[6]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2932' Target='right'>BLOCK PATH FROM CELL "readController/opTxStream.Destination[6]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2933' Target='right'>BLOCK PATH FROM CELL "readController/opTxStream.Destination[7]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2934' Target='right'>BLOCK PATH FROM CELL "readController/opTxStream.Destination[7]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2935' Target='right'>BLOCK PATH FROM CELL "readController/opTxStream.Data[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2936' Target='right'>BLOCK PATH FROM CELL "readController/opTxStream.Data[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2937' Target='right'>BLOCK PATH FROM CELL "readController/opTxStream.Data[1]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2938' Target='right'>BLOCK PATH FROM CELL "readController/opTxStream.Data[1]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2939' Target='right'>BLOCK PATH FROM CELL "readController/opTxStream.Data[2]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2940' Target='right'>BLOCK PATH FROM CELL "readController/opTxStream.Data[2]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2941' Target='right'>BLOCK PATH FROM CELL "readController/opTxStream.Data[3]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2942' Target='right'>BLOCK PATH FROM CELL "readController/opTxStream.Data[3]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2943' Target='right'>BLOCK PATH FROM CELL "readController/opTxStream.Data[4]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2944' Target='right'>BLOCK PATH FROM CELL "readController/opTxStream.Data[4]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2945' Target='right'>BLOCK PATH FROM CELL "readController/opTxStream.Data[5]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2946' Target='right'>BLOCK PATH FROM CELL "readController/opTxStream.Data[5]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2947' Target='right'>BLOCK PATH FROM CELL "readController/opTxStream.Data[6]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2948' Target='right'>BLOCK PATH FROM CELL "readController/opTxStream.Data[6]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2949' Target='right'>BLOCK PATH FROM CELL "readController/opTxStream.Data[7]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2950' Target='right'>BLOCK PATH FROM CELL "readController/opTxStream.Data[7]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2951' Target='right'>BLOCK PATH FROM CELL "readController/opReadAddress[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2952' Target='right'>BLOCK PATH FROM CELL "readController/opReadAddress[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2953' Target='right'>BLOCK PATH FROM CELL "readController/opReadAddress[1]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2954' Target='right'>BLOCK PATH FROM CELL "readController/opReadAddress[1]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2955' Target='right'>BLOCK PATH FROM CELL "readController/opReadAddress[2]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2956' Target='right'>BLOCK PATH FROM CELL "readController/opReadAddress[2]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2957' Target='right'>BLOCK PATH FROM CELL "readController/opReadAddress[3]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2958' Target='right'>BLOCK PATH FROM CELL "readController/opReadAddress[3]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2959' Target='right'>BLOCK PATH FROM CELL "readController/opReadAddress[4]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2960' Target='right'>BLOCK PATH FROM CELL "readController/opReadAddress[4]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2961' Target='right'>BLOCK PATH FROM CELL "readController/opReadAddress[5]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2962' Target='right'>BLOCK PATH FROM CELL "readController/opReadAddress[5]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2963' Target='right'>BLOCK PATH FROM CELL "readController/opReadAddress[6]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2964' Target='right'>BLOCK PATH FROM CELL "readController/opReadAddress[6]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2965' Target='right'>BLOCK PATH FROM CELL "readController/opReadAddress[7]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2966' Target='right'>BLOCK PATH FROM CELL "readController/opReadAddress[7]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2967' Target='right'>BLOCK PATH FROM CELL "readController/edgeDetector[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2968' Target='right'>BLOCK PATH FROM CELL "readController/edgeDetector[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2969' Target='right'>BLOCK PATH FROM CELL "readController/edgeDetector[1]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2970' Target='right'>BLOCK PATH FROM CELL "readController/edgeDetector[1]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2971' Target='right'>BLOCK PATH FROM CELL "readController/dataLength[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2972' Target='right'>BLOCK PATH FROM CELL "readController/dataLength[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2973' Target='right'>BLOCK PATH FROM CELL "readController/dataLength[1]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2974' Target='right'>BLOCK PATH FROM CELL "readController/dataLength[1]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2975' Target='right'>BLOCK PATH FROM CELL "readController/dataLength[2]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2976' Target='right'>BLOCK PATH FROM CELL "readController/dataLength[2]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2977' Target='right'>BLOCK PATH FROM CELL "readController/dataLength[3]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2978' Target='right'>BLOCK PATH FROM CELL "readController/dataLength[3]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2979' Target='right'>BLOCK PATH FROM CELL "registers/opWrRegisters.LEDs[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2980' Target='right'>BLOCK PATH FROM CELL "registers/opWrRegisters.LEDs[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2981' Target='right'>BLOCK PATH FROM CELL "registers/opWrRegisters.LEDs[1]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2982' Target='right'>BLOCK PATH FROM CELL "registers/opWrRegisters.LEDs[1]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2983' Target='right'>BLOCK PATH FROM CELL "registers/opWrRegisters.LEDs[2]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2984' Target='right'>BLOCK PATH FROM CELL "registers/opWrRegisters.LEDs[2]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2985' Target='right'>BLOCK PATH FROM CELL "registers/opWrRegisters.LEDs[3]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2986' Target='right'>BLOCK PATH FROM CELL "registers/opWrRegisters.LEDs[3]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2987' Target='right'>BLOCK PATH FROM CELL "registers/opWrRegisters.LEDs[4]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2988' Target='right'>BLOCK PATH FROM CELL "registers/opWrRegisters.LEDs[4]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2989' Target='right'>BLOCK PATH FROM CELL "registers/opWrRegisters.LEDs[5]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2990' Target='right'>BLOCK PATH FROM CELL "registers/opWrRegisters.LEDs[5]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2991' Target='right'>BLOCK PATH FROM CELL "registers/opWrRegisters.LEDs[6]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2992' Target='right'>BLOCK PATH FROM CELL "registers/opWrRegisters.LEDs[6]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2993' Target='right'>BLOCK PATH FROM CELL "registers/opWrRegisters.LEDs[7]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2994' Target='right'>BLOCK PATH FROM CELL "registers/opWrRegisters.LEDs[7]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_1_2995' Target='right'>BLOCK PATH FROM CELL "registers/opRdData[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2996' Target='right'>BLOCK PATH FROM CELL "registers/opRdData[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2997' Target='right'>BLOCK PATH FROM CELL "registers/opRdData[1]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2998' Target='right'>BLOCK PATH FROM CELL "registers/opRdData[1]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2999' Target='right'>BLOCK PATH FROM CELL "registers/opRdData[2]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3000' Target='right'>BLOCK PATH FROM CELL "registers/opRdData[2]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3001' Target='right'>BLOCK PATH FROM CELL "registers/opRdData[3]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3002' Target='right'>BLOCK PATH FROM CELL "registers/opRdData[3]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3003' Target='right'>BLOCK PATH FROM CELL "registers/opRdData[4]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3004' Target='right'>BLOCK PATH FROM CELL "registers/opRdData[4]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3005' Target='right'>BLOCK PATH FROM CELL "registers/opRdData[5]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3006' Target='right'>BLOCK PATH FROM CELL "registers/opRdData[5]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3007' Target='right'>BLOCK PATH FROM CELL "registers/opRdData[6]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3008' Target='right'>BLOCK PATH FROM CELL "registers/opRdData[6]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3009' Target='right'>BLOCK PATH FROM CELL "registers/opRdData[7]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3010' Target='right'>BLOCK PATH FROM CELL "registers/opRdData[7]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3011' Target='right'>BLOCK PATH FROM CELL "uartPackets/txState[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3012' Target='right'>BLOCK PATH FROM CELL "uartPackets/txState[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3013' Target='right'>BLOCK PATH FROM CELL "uartPackets/txState[1]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3014' Target='right'>BLOCK PATH FROM CELL "uartPackets/txState[1]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3015' Target='right'>BLOCK PATH FROM CELL "uartPackets/txState[2]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3016' Target='right'>BLOCK PATH FROM CELL "uartPackets/txState[2]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3017' Target='right'>BLOCK PATH FROM CELL "uartPackets/txState[3]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3018' Target='right'>BLOCK PATH FROM CELL "uartPackets/txState[3]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3019' Target='right'>BLOCK PATH FROM CELL "uartPackets/txState[4]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3020' Target='right'>BLOCK PATH FROM CELL "uartPackets/txState[4]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3021' Target='right'>BLOCK PATH FROM CELL "uartPackets/txState[5]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3022' Target='right'>BLOCK PATH FROM CELL "uartPackets/txState[5]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3023' Target='right'>BLOCK PATH FROM CELL "uartPackets/rxState[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3024' Target='right'>BLOCK PATH FROM CELL "uartPackets/rxState[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3025' Target='right'>BLOCK PATH FROM CELL "uartPackets/rxState[1]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3026' Target='right'>BLOCK PATH FROM CELL "uartPackets/rxState[1]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3027' Target='right'>BLOCK PATH FROM CELL "uartPackets/rxState[2]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3028' Target='right'>BLOCK PATH FROM CELL "uartPackets/rxState[2]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3029' Target='right'>BLOCK PATH FROM CELL "uartPackets/rxState[3]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3030' Target='right'>BLOCK PATH FROM CELL "uartPackets/rxState[3]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3031' Target='right'>BLOCK PATH FROM CELL "uartPackets/rxState[4]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3032' Target='right'>BLOCK PATH FROM CELL "uartPackets/rxState[4]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3033' Target='right'>BLOCK PATH FROM CELL "uartPackets/reset" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3034' Target='right'>BLOCK PATH FROM CELL "uartPackets/reset" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3035' Target='right'>BLOCK PATH FROM CELL "uartPackets/receiveDataLength[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3036' Target='right'>BLOCK PATH FROM CELL "uartPackets/receiveDataLength[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3037' Target='right'>BLOCK PATH FROM CELL "uartPackets/receiveDataLength[1]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3038' Target='right'>BLOCK PATH FROM CELL "uartPackets/receiveDataLength[1]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3039' Target='right'>BLOCK PATH FROM CELL "uartPackets/receiveDataLength[2]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3040' Target='right'>BLOCK PATH FROM CELL "uartPackets/receiveDataLength[2]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3041' Target='right'>BLOCK PATH FROM CELL "uartPackets/receiveDataLength[3]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3042' Target='right'>BLOCK PATH FROM CELL "uartPackets/receiveDataLength[3]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3043' Target='right'>BLOCK PATH FROM CELL "uartPackets/receiveDataLength[4]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3044' Target='right'>BLOCK PATH FROM CELL "uartPackets/receiveDataLength[4]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3045' Target='right'>BLOCK PATH FROM CELL "uartPackets/receiveDataLength[5]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3046' Target='right'>BLOCK PATH FROM CELL "uartPackets/receiveDataLength[5]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3047' Target='right'>BLOCK PATH FROM CELL "uartPackets/receiveDataLength[6]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3048' Target='right'>BLOCK PATH FROM CELL "uartPackets/receiveDataLength[6]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3049' Target='right'>BLOCK PATH FROM CELL "uartPackets/receiveDataLength[7]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3050' Target='right'>BLOCK PATH FROM CELL "uartPackets/receiveDataLength[7]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3051' Target='right'>BLOCK PATH FROM CELL "uartPackets/opTxReady" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3052' Target='right'>BLOCK PATH FROM CELL "uartPackets/opTxReady" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3053' Target='right'>BLOCK PATH FROM CELL "uartPackets/opRxStream.Valid" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3054' Target='right'>BLOCK PATH FROM CELL "uartPackets/opRxStream.Valid" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3055' Target='right'>BLOCK PATH FROM CELL "uartPackets/opRxStream.Source[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3056' Target='right'>BLOCK PATH FROM CELL "uartPackets/opRxStream.Source[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3057' Target='right'>BLOCK PATH FROM CELL "uartPackets/opRxStream.Source[1]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3058' Target='right'>BLOCK PATH FROM CELL "uartPackets/opRxStream.Source[1]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3059' Target='right'>BLOCK PATH FROM CELL "uartPackets/opRxStream.Source[2]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3060' Target='right'>BLOCK PATH FROM CELL "uartPackets/opRxStream.Source[2]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3061' Target='right'>BLOCK PATH FROM CELL "uartPackets/opRxStream.Source[3]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3062' Target='right'>BLOCK PATH FROM CELL "uartPackets/opRxStream.Source[3]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3063' Target='right'>BLOCK PATH FROM CELL "uartPackets/opRxStream.Source[4]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3064' Target='right'>BLOCK PATH FROM CELL "uartPackets/opRxStream.Source[4]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3065' Target='right'>BLOCK PATH FROM CELL "uartPackets/opRxStream.Source[5]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3066' Target='right'>BLOCK PATH FROM CELL "uartPackets/opRxStream.Source[5]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3067' Target='right'>BLOCK PATH FROM CELL "uartPackets/opRxStream.Source[6]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3068' Target='right'>BLOCK PATH FROM CELL "uartPackets/opRxStream.Source[6]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3069' Target='right'>BLOCK PATH FROM CELL "uartPackets/opRxStream.Source[7]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3070' Target='right'>BLOCK PATH FROM CELL "uartPackets/opRxStream.Source[7]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3071' Target='right'>BLOCK PATH FROM CELL "uartPackets/opRxStream.SoP" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3072' Target='right'>BLOCK PATH FROM CELL "uartPackets/opRxStream.SoP" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3073' Target='right'>BLOCK PATH FROM CELL "uartPackets/opRxStream.Length[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3074' Target='right'>BLOCK PATH FROM CELL "uartPackets/opRxStream.Length[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3075' Target='right'>BLOCK PATH FROM CELL "uartPackets/opRxStream.Length[1]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3076' Target='right'>BLOCK PATH FROM CELL "uartPackets/opRxStream.Length[1]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3077' Target='right'>BLOCK PATH FROM CELL "uartPackets/opRxStream.Length[2]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3078' Target='right'>BLOCK PATH FROM CELL "uartPackets/opRxStream.Length[2]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3079' Target='right'>BLOCK PATH FROM CELL "uartPackets/opRxStream.Length[3]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3080' Target='right'>BLOCK PATH FROM CELL "uartPackets/opRxStream.Length[3]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3081' Target='right'>BLOCK PATH FROM CELL "uartPackets/opRxStream.Length[4]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3082' Target='right'>BLOCK PATH FROM CELL "uartPackets/opRxStream.Length[4]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3083' Target='right'>BLOCK PATH FROM CELL "uartPackets/opRxStream.Length[5]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3084' Target='right'>BLOCK PATH FROM CELL "uartPackets/opRxStream.Length[5]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3085' Target='right'>BLOCK PATH FROM CELL "uartPackets/opRxStream.Length[6]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3086' Target='right'>BLOCK PATH FROM CELL "uartPackets/opRxStream.Length[6]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3087' Target='right'>BLOCK PATH FROM CELL "uartPackets/opRxStream.Length[7]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3088' Target='right'>BLOCK PATH FROM CELL "uartPackets/opRxStream.Length[7]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3089' Target='right'>BLOCK PATH FROM CELL "uartPackets/opRxStream.EoP" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3090' Target='right'>BLOCK PATH FROM CELL "uartPackets/opRxStream.EoP" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3091' Target='right'>BLOCK PATH FROM CELL "uartPackets/opRxStream.Destination[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3092' Target='right'>BLOCK PATH FROM CELL "uartPackets/opRxStream.Destination[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3093' Target='right'>BLOCK PATH FROM CELL "uartPackets/opRxStream.Destination[1]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3094' Target='right'>BLOCK PATH FROM CELL "uartPackets/opRxStream.Destination[1]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3095' Target='right'>BLOCK PATH FROM CELL "uartPackets/opRxStream.Destination[2]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3096' Target='right'>BLOCK PATH FROM CELL "uartPackets/opRxStream.Destination[2]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3097' Target='right'>BLOCK PATH FROM CELL "uartPackets/opRxStream.Destination[3]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3098' Target='right'>BLOCK PATH FROM CELL "uartPackets/opRxStream.Destination[3]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3099' Target='right'>BLOCK PATH FROM CELL "uartPackets/opRxStream.Destination[4]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3100' Target='right'>BLOCK PATH FROM CELL "uartPackets/opRxStream.Destination[4]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3101' Target='right'>BLOCK PATH FROM CELL "uartPackets/opRxStream.Destination[5]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3102' Target='right'>BLOCK PATH FROM CELL "uartPackets/opRxStream.Destination[5]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3103' Target='right'>BLOCK PATH FROM CELL "uartPackets/opRxStream.Destination[6]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3104' Target='right'>BLOCK PATH FROM CELL "uartPackets/opRxStream.Destination[6]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3105' Target='right'>BLOCK PATH FROM CELL "uartPackets/opRxStream.Destination[7]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3106' Target='right'>BLOCK PATH FROM CELL "uartPackets/opRxStream.Destination[7]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3107' Target='right'>BLOCK PATH FROM CELL "uartPackets/opRxStream.Data[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3108' Target='right'>BLOCK PATH FROM CELL "uartPackets/opRxStream.Data[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3109' Target='right'>BLOCK PATH FROM CELL "uartPackets/opRxStream.Data[1]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3110' Target='right'>BLOCK PATH FROM CELL "uartPackets/opRxStream.Data[1]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3111' Target='right'>BLOCK PATH FROM CELL "uartPackets/opRxStream.Data[2]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3112' Target='right'>BLOCK PATH FROM CELL "uartPackets/opRxStream.Data[2]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3113' Target='right'>BLOCK PATH FROM CELL "uartPackets/opRxStream.Data[3]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3114' Target='right'>BLOCK PATH FROM CELL "uartPackets/opRxStream.Data[3]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3115' Target='right'>BLOCK PATH FROM CELL "uartPackets/opRxStream.Data[4]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3116' Target='right'>BLOCK PATH FROM CELL "uartPackets/opRxStream.Data[4]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3117' Target='right'>BLOCK PATH FROM CELL "uartPackets/opRxStream.Data[5]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3118' Target='right'>BLOCK PATH FROM CELL "uartPackets/opRxStream.Data[5]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3119' Target='right'>BLOCK PATH FROM CELL "uartPackets/opRxStream.Data[6]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3120' Target='right'>BLOCK PATH FROM CELL "uartPackets/opRxStream.Data[6]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3121' Target='right'>BLOCK PATH FROM CELL "uartPackets/opRxStream.Data[7]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3122' Target='right'>BLOCK PATH FROM CELL "uartPackets/opRxStream.Data[7]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3123' Target='right'>BLOCK PATH FROM CELL "uartPackets/localTxSource[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3124' Target='right'>BLOCK PATH FROM CELL "uartPackets/localTxSource[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3125' Target='right'>BLOCK PATH FROM CELL "uartPackets/localTxSource[1]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3126' Target='right'>BLOCK PATH FROM CELL "uartPackets/localTxSource[1]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3127' Target='right'>BLOCK PATH FROM CELL "uartPackets/localTxSource[2]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3128' Target='right'>BLOCK PATH FROM CELL "uartPackets/localTxSource[2]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3129' Target='right'>BLOCK PATH FROM CELL "uartPackets/localTxSource[3]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3130' Target='right'>BLOCK PATH FROM CELL "uartPackets/localTxSource[3]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3131' Target='right'>BLOCK PATH FROM CELL "uartPackets/localTxSource[4]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3132' Target='right'>BLOCK PATH FROM CELL "uartPackets/localTxSource[4]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3133' Target='right'>BLOCK PATH FROM CELL "uartPackets/localTxSource[5]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3134' Target='right'>BLOCK PATH FROM CELL "uartPackets/localTxSource[5]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3135' Target='right'>BLOCK PATH FROM CELL "uartPackets/localTxSource[6]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3136' Target='right'>BLOCK PATH FROM CELL "uartPackets/localTxSource[6]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3137' Target='right'>BLOCK PATH FROM CELL "uartPackets/localTxSource[7]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3138' Target='right'>BLOCK PATH FROM CELL "uartPackets/localTxSource[7]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3139' Target='right'>BLOCK PATH FROM CELL "uartPackets/localTxLength[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3140' Target='right'>BLOCK PATH FROM CELL "uartPackets/localTxLength[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3141' Target='right'>BLOCK PATH FROM CELL "uartPackets/localTxLength[1]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3142' Target='right'>BLOCK PATH FROM CELL "uartPackets/localTxLength[1]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3143' Target='right'>BLOCK PATH FROM CELL "uartPackets/localTxLength[2]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3144' Target='right'>BLOCK PATH FROM CELL "uartPackets/localTxLength[2]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3145' Target='right'>BLOCK PATH FROM CELL "uartPackets/localTxLength[3]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3146' Target='right'>BLOCK PATH FROM CELL "uartPackets/localTxLength[3]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3147' Target='right'>BLOCK PATH FROM CELL "uartPackets/localTxLength[4]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3148' Target='right'>BLOCK PATH FROM CELL "uartPackets/localTxLength[4]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3149' Target='right'>BLOCK PATH FROM CELL "uartPackets/localTxLength[5]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3150' Target='right'>BLOCK PATH FROM CELL "uartPackets/localTxLength[5]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3151' Target='right'>BLOCK PATH FROM CELL "uartPackets/localTxLength[6]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3152' Target='right'>BLOCK PATH FROM CELL "uartPackets/localTxLength[6]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3153' Target='right'>BLOCK PATH FROM CELL "uartPackets/localTxLength[7]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3154' Target='right'>BLOCK PATH FROM CELL "uartPackets/localTxLength[7]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3155' Target='right'>BLOCK PATH FROM CELL "uartPackets/localTxData[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3156' Target='right'>BLOCK PATH FROM CELL "uartPackets/localTxData[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3157' Target='right'>BLOCK PATH FROM CELL "uartPackets/localTxData[1]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3158' Target='right'>BLOCK PATH FROM CELL "uartPackets/localTxData[1]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3159' Target='right'>BLOCK PATH FROM CELL "uartPackets/localTxData[2]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3160' Target='right'>BLOCK PATH FROM CELL "uartPackets/localTxData[2]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3161' Target='right'>BLOCK PATH FROM CELL "uartPackets/localTxData[3]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3162' Target='right'>BLOCK PATH FROM CELL "uartPackets/localTxData[3]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3163' Target='right'>BLOCK PATH FROM CELL "uartPackets/localTxData[4]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3164' Target='right'>BLOCK PATH FROM CELL "uartPackets/localTxData[4]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3165' Target='right'>BLOCK PATH FROM CELL "uartPackets/localTxData[5]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3166' Target='right'>BLOCK PATH FROM CELL "uartPackets/localTxData[5]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3167' Target='right'>BLOCK PATH FROM CELL "uartPackets/localTxData[6]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3168' Target='right'>BLOCK PATH FROM CELL "uartPackets/localTxData[6]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3169' Target='right'>BLOCK PATH FROM CELL "uartPackets/localTxData[7]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3170' Target='right'>BLOCK PATH FROM CELL "uartPackets/localTxData[7]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3171' Target='right'>BLOCK PATH FROM CELL "uartPackets/locaTxDestination[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3172' Target='right'>BLOCK PATH FROM CELL "uartPackets/locaTxDestination[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3173' Target='right'>BLOCK PATH FROM CELL "uartPackets/locaTxDestination[1]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3174' Target='right'>BLOCK PATH FROM CELL "uartPackets/locaTxDestination[1]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3175' Target='right'>BLOCK PATH FROM CELL "uartPackets/locaTxDestination[2]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3176' Target='right'>BLOCK PATH FROM CELL "uartPackets/locaTxDestination[2]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3177' Target='right'>BLOCK PATH FROM CELL "uartPackets/locaTxDestination[3]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3178' Target='right'>BLOCK PATH FROM CELL "uartPackets/locaTxDestination[3]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3179' Target='right'>BLOCK PATH FROM CELL "uartPackets/locaTxDestination[4]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3180' Target='right'>BLOCK PATH FROM CELL "uartPackets/locaTxDestination[4]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3181' Target='right'>BLOCK PATH FROM CELL "uartPackets/locaTxDestination[5]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3182' Target='right'>BLOCK PATH FROM CELL "uartPackets/locaTxDestination[5]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3183' Target='right'>BLOCK PATH FROM CELL "uartPackets/locaTxDestination[6]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3184' Target='right'>BLOCK PATH FROM CELL "uartPackets/locaTxDestination[6]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3185' Target='right'>BLOCK PATH FROM CELL "uartPackets/locaTxDestination[7]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3186' Target='right'>BLOCK PATH FROM CELL "uartPackets/locaTxDestination[7]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3187' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_TxSend" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3188' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_TxSend" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3189' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_TxData_tri_enable" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3190' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_TxData_tri_enable" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3191' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_TxData[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3192' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_TxData[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3193' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_TxData[1]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3194' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_TxData[1]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3195' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_TxData[2]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3196' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_TxData[2]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3197' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_TxData[3]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3198' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_TxData[3]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3199' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_TxData[4]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3200' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_TxData[4]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3201' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_TxData[5]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3202' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_TxData[5]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3203' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_TxData[6]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3204' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_TxData[6]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3205' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_TxData[7]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3206' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_TxData[7]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3207' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/txState[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3208' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/txState[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3209' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/txCounter[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3210' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/txCounter[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3211' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/txCounter[1]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3212' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/txCounter[1]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3213' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/txCounter[2]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3214' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/txCounter[2]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3215' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/txCounter[3]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3216' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/txCounter[3]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3217' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/txCounter[4]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3218' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/txCounter[4]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3219' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/txCounter[5]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3220' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/txCounter[5]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3221' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/txCounter[6]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3222' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/txCounter[6]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3223' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/txCounter[7]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3224' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/txCounter[7]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3225' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/txCounter[8]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3226' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/txCounter[8]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3227' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/txBitCounter[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3228' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/txBitCounter[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3229' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/txBitCounter[1]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3230' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/txBitCounter[1]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3231' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/txBitCounter[2]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3232' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/txBitCounter[2]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3233' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/txBitCounter[3]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3234' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/txBitCounter[3]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3235' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/txBitCounter[4]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3236' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/txBitCounter[4]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3237' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/rxCounter[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3238' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/rxCounter[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3239' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/rxCounter[1]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3240' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/rxCounter[1]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3241' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/rxCounter[2]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3242' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/rxCounter[2]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3243' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/rxCounter[3]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3244' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/rxCounter[3]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3245' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/rxCounter[4]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3246' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/rxCounter[4]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3247' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/rxCounter[5]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3248' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/rxCounter[5]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3249' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/rxCounter[6]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3250' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/rxCounter[6]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3251' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/rxCounter[7]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3252' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/rxCounter[7]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3253' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/rxCounter[8]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3254' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/rxCounter[8]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3255' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/reset" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3256' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/reset" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3257' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/opTxBusy" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3258' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/opTxBusy" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3259' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/opRxValid" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3260' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/opRxValid" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3261' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/opRxData_1[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3262' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/opRxData_1[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3263' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/opRxData_1[1]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3264' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/opRxData_1[1]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3265' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/opRxData_1[2]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3266' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/opRxData_1[2]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3267' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/opRxData_1[3]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3268' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/opRxData_1[3]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3269' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/opRxData_1[4]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3270' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/opRxData_1[4]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3271' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/opRxData_1[5]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3272' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/opRxData_1[5]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3273' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/opRxData_1[6]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3274' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/opRxData_1[6]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3275' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/opRxData_1[7]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3276' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/opRxData_1[7]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3277' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/localTxData[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3278' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/localTxData[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3279' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/localTxData[1]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3280' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/localTxData[1]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3281' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/localTxData[2]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3282' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/localTxData[2]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3283' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/localTxData[3]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3284' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/localTxData[3]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3285' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/localTxData[4]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3286' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/localTxData[4]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3287' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/localTxData[5]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3288' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/localTxData[5]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3289' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/localTxData[6]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3290' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/localTxData[6]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3291' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/localTxData[7]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3292' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/localTxData[7]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3293' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/localTxData[8]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3294' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/localTxData[8]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3295' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/localTxData[9]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3296' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/localTxData[9]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3297' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/localRxData[0]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3298' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/localRxData[0]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3299' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/localRxData[1]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3300' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/localRxData[1]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3301' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/localRxData[2]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3302' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/localRxData[2]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3303' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/localRxData[3]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3304' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/localRxData[3]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3305' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/localRxData[4]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3306' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/localRxData[4]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3307' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/localRxData[5]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3308' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/localRxData[5]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3309' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/localRxData[6]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3310' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/localRxData[6]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3311' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/localRxData[7]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3312' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/localRxData[7]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3313' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/localRxData[8]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3314' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/localRxData[8]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3315' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/localRxData[9]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3316' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/localRxData[9]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3317' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/edgeDetector[1]" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3318' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/edgeDetector[1]" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3319' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/clockEnable" TO PORT "opTx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3320' Target='right'>BLOCK PATH FROM CELL "uartPackets/UART_INST/clockEnable" TO PORT "opLEDs[7]" (0 errors)</A></LI>            0 items scored.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY PORT "ipClk" 50.000000 MHz ;
            3430 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.133ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[33]  (from ipClk_c +)
   Destination:    PDPW16KB   Port           Test_reveal_coretop_instance/test_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr4353243532p1329eca7_0_0_1(ASIC)  (to ipClk_c +)

   Delay:               0.280ns  (42.9% logic, 57.1% route), 1 logic levels.

 Constraint Details:

      0.280ns physical path delay Test_reveal_coretop_instance/test_la0_inst_0/tm_u/SLICE_212 to Test_reveal_coretop_instance/test_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr4353243532p1329eca7_0_0_1 meets
      0.097ns DATA_HLD and
      0.000ns delay constraint less
     -0.050ns skew requirement (totaling 0.147ns) by 0.133ns

 Physical Path Details:

      Data path Test_reveal_coretop_instance/test_la0_inst_0/tm_u/SLICE_212 to Test_reveal_coretop_instance/test_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr4353243532p1329eca7_0_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R12C10B.CLK to     R12C10B.Q1 Test_reveal_coretop_instance/test_la0_inst_0/tm_u/SLICE_212 (from ipClk_c)
ROUTE         1     0.160     R12C10B.Q1 to EBR_R13C8.DI33 Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[33] (to ipClk_c)
                  --------
                    0.280   (42.9% logic, 57.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Test_reveal_coretop_instance/test_la0_inst_0/tm_u/SLICE_212:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       252     0.300       21.PADDI to    R12C10B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Test_reveal_coretop_instance/test_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr4353243532p1329eca7_0_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       252     0.350       21.PADDI to EBR_R13C8.CLKW ipClk_c
                  --------
                    0.350   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.133ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[1]  (from ipClk_c +)
   Destination:    PDPW16KB   Port           Test_reveal_coretop_instance/test_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr4353243532p1329eca7_0_0_1(ASIC)  (to ipClk_c +)

   Delay:               0.280ns  (42.9% logic, 57.1% route), 1 logic levels.

 Constraint Details:

      0.280ns physical path delay Test_reveal_coretop_instance/test_la0_inst_0/tm_u/SLICE_196 to Test_reveal_coretop_instance/test_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr4353243532p1329eca7_0_0_1 meets
      0.097ns DATA_HLD and
      0.000ns delay constraint less
     -0.050ns skew requirement (totaling 0.147ns) by 0.133ns

 Physical Path Details:

      Data path Test_reveal_coretop_instance/test_la0_inst_0/tm_u/SLICE_196 to Test_reveal_coretop_instance/test_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr4353243532p1329eca7_0_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120     R12C8C.CLK to      R12C8C.Q1 Test_reveal_coretop_instance/test_la0_inst_0/tm_u/SLICE_196 (from ipClk_c)
ROUTE         1     0.160      R12C8C.Q1 to  EBR_R13C8.DI1 Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[1] (to ipClk_c)
                  --------
                    0.280   (42.9% logic, 57.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Test_reveal_coretop_instance/test_la0_inst_0/tm_u/SLICE_196:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       252     0.300       21.PADDI to     R12C8C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Test_reveal_coretop_instance/test_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr4353243532p1329eca7_0_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       252     0.350       21.PADDI to EBR_R13C8.CLKW ipClk_c
                  --------
                    0.350   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.133ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[32]  (from ipClk_c +)
   Destination:    PDPW16KB   Port           Test_reveal_coretop_instance/test_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr4353243532p1329eca7_0_0_1(ASIC)  (to ipClk_c +)

   Delay:               0.280ns  (42.9% logic, 57.1% route), 1 logic levels.

 Constraint Details:

      0.280ns physical path delay Test_reveal_coretop_instance/test_la0_inst_0/tm_u/SLICE_212 to Test_reveal_coretop_instance/test_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr4353243532p1329eca7_0_0_1 meets
      0.097ns DATA_HLD and
      0.000ns delay constraint less
     -0.050ns skew requirement (totaling 0.147ns) by 0.133ns

 Physical Path Details:

      Data path Test_reveal_coretop_instance/test_la0_inst_0/tm_u/SLICE_212 to Test_reveal_coretop_instance/test_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr4353243532p1329eca7_0_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R12C10B.CLK to     R12C10B.Q0 Test_reveal_coretop_instance/test_la0_inst_0/tm_u/SLICE_212 (from ipClk_c)
ROUTE         1     0.160     R12C10B.Q0 to EBR_R13C8.DI32 Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[32] (to ipClk_c)
                  --------
                    0.280   (42.9% logic, 57.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Test_reveal_coretop_instance/test_la0_inst_0/tm_u/SLICE_212:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       252     0.300       21.PADDI to    R12C10B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Test_reveal_coretop_instance/test_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr4353243532p1329eca7_0_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       252     0.350       21.PADDI to EBR_R13C8.CLKW ipClk_c
                  --------
                    0.350   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uartPackets/opRxStream.Length[3]  (from ipClk_c +)
   Destination:    FF         Data in        Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[20]  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay uartPackets/SLICE_357 to Test_reveal_coretop_instance/test_la0_inst_0/tm_u/SLICE_206 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path uartPackets/SLICE_357 to Test_reveal_coretop_instance/test_la0_inst_0/tm_u/SLICE_206:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R12C12B.CLK to     R12C12B.Q1 uartPackets/SLICE_357 (from ipClk_c)
ROUTE         1     0.041     R12C12B.Q1 to     R12C12C.M0 opRxStream.Length_Q[3] (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to uartPackets/SLICE_357:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       252     0.300       21.PADDI to    R12C12B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Test_reveal_coretop_instance/test_la0_inst_0/tm_u/SLICE_206:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       252     0.300       21.PADDI to    R12C12C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              writeController/opWrData_1[4]  (from ipClk_c +)
   Destination:    FF         Data in        registers/opWrRegisters.LEDs[4]  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay writeController/SLICE_446 to registers/SLICE_345 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path writeController/SLICE_446 to registers/SLICE_345:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120     R18C8C.CLK to      R18C8C.Q0 writeController/SLICE_446 (from ipClk_c)
ROUTE         1     0.041      R18C8C.Q0 to      R18C8B.M0 writeController.opWrData_1[4] (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to writeController/SLICE_446:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       252     0.300       21.PADDI to     R18C8C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to registers/SLICE_345:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       252     0.300       21.PADDI to     R18C8B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uartPackets/opRxStream.Destination[2]  (from ipClk_c +)
   Destination:    FF         Data in        Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[10]  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay uartPackets/SLICE_352 to Test_reveal_coretop_instance/test_la0_inst_0/tm_u/SLICE_201 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path uartPackets/SLICE_352 to Test_reveal_coretop_instance/test_la0_inst_0/tm_u/SLICE_201:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120     R11C9B.CLK to      R11C9B.Q0 uartPackets/SLICE_352 (from ipClk_c)
ROUTE         3     0.041      R11C9B.Q0 to      R11C9C.M0 opRxStream.Destination_Q[2] (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to uartPackets/SLICE_352:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       252     0.300       21.PADDI to     R11C9B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Test_reveal_coretop_instance/test_la0_inst_0/tm_u/SLICE_201:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       252     0.300       21.PADDI to     R11C9C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uartPackets/opRxStream.Destination[3]  (from ipClk_c +)
   Destination:    FF         Data in        Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[11]  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay uartPackets/SLICE_352 to Test_reveal_coretop_instance/test_la0_inst_0/tm_u/SLICE_201 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path uartPackets/SLICE_352 to Test_reveal_coretop_instance/test_la0_inst_0/tm_u/SLICE_201:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120     R11C9B.CLK to      R11C9B.Q1 uartPackets/SLICE_352 (from ipClk_c)
ROUTE         3     0.041      R11C9B.Q1 to      R11C9C.M1 opRxStream.Destination_Q[3] (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to uartPackets/SLICE_352:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       252     0.300       21.PADDI to     R11C9B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Test_reveal_coretop_instance/test_la0_inst_0/tm_u/SLICE_201:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       252     0.300       21.PADDI to     R11C9C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uartPackets/opRxStream.Length[7]  (from ipClk_c +)
   Destination:    FF         Data in        Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[24]  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay uartPackets/SLICE_359 to Test_reveal_coretop_instance/test_la0_inst_0/tm_u/SLICE_208 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path uartPackets/SLICE_359 to Test_reveal_coretop_instance/test_la0_inst_0/tm_u/SLICE_208:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R11C11B.CLK to     R11C11B.Q1 uartPackets/SLICE_359 (from ipClk_c)
ROUTE         1     0.041     R11C11B.Q1 to     R11C11C.M0 opRxStream.Length_Q[7] (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to uartPackets/SLICE_359:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       252     0.300       21.PADDI to    R11C11B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Test_reveal_coretop_instance/test_la0_inst_0/tm_u/SLICE_208:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       252     0.300       21.PADDI to    R11C11C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uartPackets/UART_INST/localRxData[2]  (from ipClk_c +)
   Destination:    FF         Data in        uartPackets/UART_INST/opRxData_1[1]  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay uartPackets/UART_INST/SLICE_390 to uartPackets/UART_INST/SLICE_433 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path uartPackets/UART_INST/SLICE_390 to uartPackets/UART_INST/SLICE_433:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120     R9C13C.CLK to      R9C13C.Q0 uartPackets/UART_INST/SLICE_390 (from ipClk_c)
ROUTE         2     0.041      R9C13C.Q0 to      R9C13A.M1 uartPackets/UART_INST/localRxData[2] (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to uartPackets/UART_INST/SLICE_390:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       252     0.300       21.PADDI to     R9C13C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to uartPackets/UART_INST/SLICE_433:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       252     0.300       21.PADDI to     R9C13A.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.187ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[28]  (from ipClk_c +)
   Destination:    PDPW16KB   Port           Test_reveal_coretop_instance/test_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr4353243532p1329eca7_0_0_1(ASIC)  (to ipClk_c +)

   Delay:               0.334ns  (35.9% logic, 64.1% route), 1 logic levels.

 Constraint Details:

      0.334ns physical path delay Test_reveal_coretop_instance/test_la0_inst_0/tm_u/SLICE_210 to Test_reveal_coretop_instance/test_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr4353243532p1329eca7_0_0_1 meets
      0.097ns DATA_HLD and
      0.000ns delay constraint less
     -0.050ns skew requirement (totaling 0.147ns) by 0.187ns

 Physical Path Details:

      Data path Test_reveal_coretop_instance/test_la0_inst_0/tm_u/SLICE_210 to Test_reveal_coretop_instance/test_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr4353243532p1329eca7_0_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R11C10C.CLK to     R11C10C.Q0 Test_reveal_coretop_instance/test_la0_inst_0/tm_u/SLICE_210 (from ipClk_c)
ROUTE         1     0.214     R11C10C.Q0 to EBR_R13C8.DI28 Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[28] (to ipClk_c)
                  --------
                    0.334   (35.9% logic, 64.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Test_reveal_coretop_instance/test_la0_inst_0/tm_u/SLICE_210:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       252     0.300       21.PADDI to    R11C10C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Test_reveal_coretop_instance/test_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr4353243532p1329eca7_0_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       252     0.350       21.PADDI to EBR_R13C8.CLKW ipClk_c
                  --------
                    0.350   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
<A name="par_twr_pref_1_1"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets_UART_INST_edgeDetectorio[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "registers_Resetio" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipReset
   Destination:    FF         Data in        registers_Resetio  (to ipClk_c +)

   Delay:               0.357ns  (100.0% logic, 0.0% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipReset
ROUTE         3     0.000       19.PADDI to    IOL_L11A.DI ipReset_c (to ipClk_c)
                  --------
                    0.557   (100.0% logic, 0.0% route), 1 logic levels.


================================================================================
<A name="par_twr_pref_1_3"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readRegisters.Buttons_0io[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_4"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readRegisters.Buttons_0io[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_5"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readRegisters.Buttons_0io[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_6"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readRegisters.Buttons_0io[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_7"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets_UART_INST_opTxio" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_8"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_stretch" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_9"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_10"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_11"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_12"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_13"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_14"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_enbl[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_15"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_enbl[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_16"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_det_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_17"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_18"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_19"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_20"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_21"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_22"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_23"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_24"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_25"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_26"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_27"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_28"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_29"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_30"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_31"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_32"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_33"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_34"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[16]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_35"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[17]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_36"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[18]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_37"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[19]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_38"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[20]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_39"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[21]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_40"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[22]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_41"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[23]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_42"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[24]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_43"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[25]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_44"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[26]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_45"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[27]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_46"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[28]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_47"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[29]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_48"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[30]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_49"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[31]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_50"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[32]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_51"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[33]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_52"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[34]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_53"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[35]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_54"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[36]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_55"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[37]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_56"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[38]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_57"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[39]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_58"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[40]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_59"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[41]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_60"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[42]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_61"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_62"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_63"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_64"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_65"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_66"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_67"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_68"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_69"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_70"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_71"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_72"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_73"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_74"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_75"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_76"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_77"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[16]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_78"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[17]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_79"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[18]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_80"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[19]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_81"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[20]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_82"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[21]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_83"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[22]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_84"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[23]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_85"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[24]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_86"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[25]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_87"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[26]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_88"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[27]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_89"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[28]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_90"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[29]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_91"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[30]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_92"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[31]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_93"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[32]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_94"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[33]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_95"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[34]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_96"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_97"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_98"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_99"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_100"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_101"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_102"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_103"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_104"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_105"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_106"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_first_rd_d2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_107"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_first_rd_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_108"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_first_rd" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_109"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/start_d" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_110"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/start_bit" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_111"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/sample_en_d" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_112"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_113"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_114"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_115"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_116"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_117"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_118"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_119"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_120"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_121"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_122"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_123"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_124"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_125"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_126"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_127"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_128"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cap_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_129"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_130"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_131"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_132"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_133"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_134"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_135"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_136"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_137"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_138"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_139"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_140"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_141"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_142"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_143"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_144"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/mem_full_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_145"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_146"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_147"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_148"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_149"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_150"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/full_reg" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_151"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/full" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_152"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/force_trig" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_153"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/clear" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_154"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/capture" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_155"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/armed_p1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_156"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/armed" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_157"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc_en" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_158"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc_clr" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_159"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_160"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_161"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_162"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_163"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_164"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_165"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_166"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_167"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_168"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_169"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_170"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_171"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_172"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_173"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_174"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_175"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_176"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_177"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_178"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_179"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_180"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_181"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_shift_en" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_182"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_183"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_184"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_185"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_186"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_187"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_188"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_189"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_190"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_191"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_192"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_193"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_194"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_195"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_196"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_197"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_198"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/te_prog_din[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_199"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/te_prog_din[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_200"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/te_block" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_201"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_202"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_203"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_204"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_205"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_206"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_207"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_208"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_209"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_210"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_211"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_212"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_29_rep1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_213"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_214"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_215"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_216"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_217"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_218"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_219"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_220"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_221"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_222"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_223"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_224"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_225"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_226"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_227"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_228"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_229"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_230"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_231"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_232"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_233"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_234"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[16]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_235"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[16]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_236"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[17]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_237"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[17]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_238"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[18]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_239"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[18]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_240"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[19]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_241"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[19]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_242"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[20]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_243"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[20]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_244"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[21]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_245"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[21]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_246"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[22]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_247"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[22]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_248"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[23]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_249"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[23]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_250"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[24]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_251"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[25]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_252"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[25]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_253"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[26]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_254"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[26]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_255"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[27]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_256"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[27]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_257"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[28]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_258"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[28]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_259"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[29]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_260"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[29]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_261"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[30]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_262"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[30]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_263"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[31]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_264"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[31]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_265"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[32]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_266"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[32]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_267"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[33]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_268"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[33]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_269"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[35]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_270"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[40]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_271"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_fast[28]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_272"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[34]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_273"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[34]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_274"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[37]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_275"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[39]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_276"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_fast_0[28]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_277"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_28_rep1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_278"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[24]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_279"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[36]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_280"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[38]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_281"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[41]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_282"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[42]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_283"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_fast_0[29]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_284"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_fast[29]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_285"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_29_rep1_0" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_286"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_28_rep1_0" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_287"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[35]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_288"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/r_w" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_289"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/parity_err_lat" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_290"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/parity_err" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_291"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/parity_checker" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_292"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/parity_calc" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_293"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_294"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_295"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_296"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_297"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d6" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_298"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d5" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_299"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d4" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_300"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d3" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_301"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_302"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_303"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_304"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_rep2_0" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_305"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_rep2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_306"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_rep1_0" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_307"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_rep1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_308"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_fast_0" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_309"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_fast" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_310"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_311"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jce2_d3" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_312"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jce2_d2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_313"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jce2_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_314"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/cmd_block_extend" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_315"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_reclk[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_316"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_reclk[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_317"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_reclk[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_318"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_reclk[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_319"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d5" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_320"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d4" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_321"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d3" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_322"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_323"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_324"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_325"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_326"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_327"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_328"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_329"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_330"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/addr_15_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_331"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/addr_15" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_332"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/trigger_reg" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_333"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/trig_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_334"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/trig_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_335"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/trig_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_336"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg2[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_337"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg2[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_338"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg1[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_339"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg1[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_340"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg1[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_341"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg0_read" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_342"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg0[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_343"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg0[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_344"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg0[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_345"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_wr_bit_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_346"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_wr_addr_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_347"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_wr_addr_cntr[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_348"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_prog_en" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_349"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_prog_active" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_350"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/trig_start_mask_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_351"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/trig_start_mask_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_352"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_353"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_354"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_355"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_356"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_357"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_358"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_359"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_360"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_361"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_362"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_363"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_364"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_365"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_366"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_367"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_368"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_out_reg_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_369"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_out_reg" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_370"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_event_cnt_cntg_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_371"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_event_cnt_cntg_reg[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_372"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/state_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_373"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/num_then_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_374"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/next_then_shift[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_375"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/next_then_shift[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_376"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/next_then_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_377"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/next_then_reg[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_378"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/jshift_d2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_379"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_380"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_381"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_start_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_382"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_prog_en" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_383"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_prog_active" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_384"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_385"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_386"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_387"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_388"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_389"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_390"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_391"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_392"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_393"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_394"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_395"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_396"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_397"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_398"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_399"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_400"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_401"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_402"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_403"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_404"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_405"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_406"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_407"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_408"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_409"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_410"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_411"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_412"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_413"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_414"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_415"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_416"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_417"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_418"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_419"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_out_reg" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_420"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_event_cnt_cntg_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_421"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/state_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_422"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/num_then_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_423"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/next_then_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_424"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/jshift_d2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_425"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/tu_out" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_426"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/op_code[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_427"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/op_code[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_428"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/op_code[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_429"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/mask_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_430"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/input_a_d2[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_431"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/input_a_d1[0]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipReset
   Destination:    FF         Data in        Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/input_a_d1[0]  (to ipClk_c +)

   Delay:               0.843ns  (42.3% logic, 57.7% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipReset
ROUTE         3     0.623       19.PADDI to     R12C21C.M1 ipReset_c (to ipClk_c)
                  --------
                    1.180   (47.2% logic, 52.8% route), 1 logic levels.


================================================================================
<A name="par_twr_pref_1_432"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/compare_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_433"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/tu_out" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_434"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/op_code[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_435"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/op_code[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_436"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/op_code[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_437"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/mask_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_438"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/input_a_d2[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_439"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/input_a_d1[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_440"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/compare_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_441"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "writeController/state[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_442"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "writeController/opWrData_1[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_443"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "writeController/opWrData_1[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_444"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "writeController/opWrData_1[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_445"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "writeController/opWrData_1[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_446"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "writeController/opWrData_1[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_447"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "writeController/opWrData_1[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_448"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "writeController/opWrData_1[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_449"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "writeController/opWrData_1[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_450"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "writeController/opTxWrEnable" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_451"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "writeController/dataLength[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_452"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "writeController/dataLength[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_453"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "writeController/dataLength[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_454"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/state[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_455"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Valid" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_456"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Source[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_457"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Source[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_458"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Source[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_459"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Source[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_460"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Source[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_461"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Source[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_462"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Source[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_463"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Source[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_464"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Destination[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_465"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Destination[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_466"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Destination[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_467"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Destination[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_468"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Destination[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_469"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Destination[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_470"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Destination[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_471"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Destination[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_472"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Data[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_473"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Data[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_474"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Data[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_475"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Data[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_476"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Data[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_477"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Data[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_478"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Data[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_479"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Data[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_480"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opReadAddress[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_481"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opReadAddress[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_482"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opReadAddress[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_483"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opReadAddress[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_484"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opReadAddress[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_485"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opReadAddress[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_486"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opReadAddress[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_487"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opReadAddress[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_488"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/edgeDetector[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_489"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/edgeDetector[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_490"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/dataLength[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_491"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/dataLength[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_492"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/dataLength[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_493"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/dataLength[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_494"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "registers/opWrRegisters.LEDs[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_495"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "registers/opWrRegisters.LEDs[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_496"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "registers/opWrRegisters.LEDs[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_497"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "registers/opWrRegisters.LEDs[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_498"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "registers/opWrRegisters.LEDs[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_499"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "registers/opWrRegisters.LEDs[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_500"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "registers/opWrRegisters.LEDs[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_501"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "registers/opWrRegisters.LEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_502"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "registers/opRdData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_503"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "registers/opRdData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_504"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "registers/opRdData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_505"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "registers/opRdData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_506"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "registers/opRdData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_507"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "registers/opRdData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_508"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "registers/opRdData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_509"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "registers/opRdData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_510"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/txState[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_511"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/txState[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_512"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/txState[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_513"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/txState[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_514"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/txState[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_515"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/txState[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_516"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/rxState[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_517"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/rxState[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_518"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/rxState[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_519"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/rxState[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_520"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/rxState[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_521"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/reset" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipReset
   Destination:    FF         Data in        uartPackets/reset  (to ipClk_c +)

   Delay:               0.761ns  (46.9% logic, 53.1% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipReset
ROUTE         3     0.523       19.PADDI to      R9C12B.M0 ipReset_c (to ipClk_c)
                  --------
                    1.080   (51.6% logic, 48.4% route), 1 logic levels.


================================================================================
<A name="par_twr_pref_1_522"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/receiveDataLength[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_523"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/receiveDataLength[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_524"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/receiveDataLength[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_525"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/receiveDataLength[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_526"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/receiveDataLength[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_527"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/receiveDataLength[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_528"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/receiveDataLength[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_529"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/receiveDataLength[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_530"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opTxReady" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_531"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Valid" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_532"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Source[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_533"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Source[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_534"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Source[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_535"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Source[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_536"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Source[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_537"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Source[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_538"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Source[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_539"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Source[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_540"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.SoP" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_541"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Length[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_542"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Length[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_543"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Length[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_544"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Length[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_545"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Length[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_546"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Length[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_547"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Length[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_548"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Length[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_549"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.EoP" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_550"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Destination[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_551"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Destination[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_552"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Destination[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_553"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Destination[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_554"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Destination[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_555"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Destination[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_556"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Destination[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_557"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Destination[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_558"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Data[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_559"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Data[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_560"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Data[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_561"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Data[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_562"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Data[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_563"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Data[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_564"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Data[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_565"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Data[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_566"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxSource[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_567"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxSource[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_568"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxSource[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_569"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxSource[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_570"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxSource[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_571"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxSource[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_572"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxSource[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_573"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxSource[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_574"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxLength[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_575"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxLength[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_576"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxLength[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_577"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxLength[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_578"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxLength[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_579"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxLength[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_580"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxLength[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_581"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxLength[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_582"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_583"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_584"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_585"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_586"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_587"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_588"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_589"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_590"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/locaTxDestination[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_591"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/locaTxDestination[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_592"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/locaTxDestination[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_593"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/locaTxDestination[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_594"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/locaTxDestination[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_595"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/locaTxDestination[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_596"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/locaTxDestination[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_597"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/locaTxDestination[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_598"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_TxSend" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_599"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_TxData_tri_enable" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_600"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_TxData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_601"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_TxData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_602"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_TxData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_603"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_TxData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_604"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_TxData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_605"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_TxData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_606"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_TxData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_607"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_TxData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_608"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/txState[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_609"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/txCounter[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_610"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/txCounter[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_611"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/txCounter[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_612"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/txCounter[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_613"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/txCounter[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_614"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/txCounter[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_615"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/txCounter[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_616"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/txCounter[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_617"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/txCounter[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_618"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/txBitCounter[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_619"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/txBitCounter[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_620"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/txBitCounter[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_621"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/txBitCounter[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_622"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/txBitCounter[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_623"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/rxCounter[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_624"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/rxCounter[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_625"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/rxCounter[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_626"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/rxCounter[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_627"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/rxCounter[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_628"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/rxCounter[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_629"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/rxCounter[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_630"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/rxCounter[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_631"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/rxCounter[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_632"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/reset" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_633"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/opTxBusy" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_634"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/opRxValid" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_635"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/opRxData_1[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_636"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/opRxData_1[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_637"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/opRxData_1[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_638"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/opRxData_1[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_639"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/opRxData_1[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_640"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/opRxData_1[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_641"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/opRxData_1[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_642"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/opRxData_1[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_643"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/localTxData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_644"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/localTxData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_645"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/localTxData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_646"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/localTxData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_647"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/localTxData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_648"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/localTxData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_649"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/localTxData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_650"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/localTxData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_651"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/localTxData[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_652"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/localTxData[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_653"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/localRxData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_654"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/localRxData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_655"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/localRxData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_656"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/localRxData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_657"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/localRxData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_658"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/localRxData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_659"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/localRxData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_660"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/localRxData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_661"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/localRxData[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_662"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/localRxData[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_663"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/edgeDetector[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_664"></A>Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/clockEnable" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_665"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets_UART_INST_edgeDetectorio[0]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipRx
   Destination:    FF         Data in        uartPackets_UART_INST_edgeDetectorio[0]  (to ipClk_c +)

   Delay:               0.357ns  (100.0% logic, 0.0% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557        110.PAD to      110.PADDI ipRx
ROUTE         2     0.000      110.PADDI to    IOL_T28A.DI ipRx_c (to ipClk_c)
                  --------
                    0.557   (100.0% logic, 0.0% route), 1 logic levels.


================================================================================
<A name="par_twr_pref_1_666"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "registers_Resetio" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_667"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readRegisters.Buttons_0io[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_668"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readRegisters.Buttons_0io[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_669"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readRegisters.Buttons_0io[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_670"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readRegisters.Buttons_0io[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_671"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets_UART_INST_opTxio" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_672"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_stretch" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_673"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_674"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_675"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_676"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_677"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_678"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_enbl[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_679"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_enbl[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_680"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_det_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_681"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_682"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_683"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_684"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_685"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_686"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_687"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_688"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_689"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_690"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_691"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_692"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_693"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_694"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_695"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_696"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_697"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_698"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[16]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_699"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[17]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_700"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[18]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_701"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[19]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_702"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[20]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_703"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[21]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_704"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[22]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_705"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[23]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_706"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[24]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_707"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[25]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_708"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[26]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_709"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[27]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_710"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[28]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_711"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[29]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_712"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[30]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_713"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[31]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_714"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[32]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_715"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[33]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_716"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[34]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_717"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[35]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_718"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[36]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_719"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[37]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_720"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[38]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_721"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[39]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_722"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[40]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_723"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[41]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_724"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[42]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_725"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_726"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_727"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_728"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_729"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_730"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_731"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_732"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_733"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_734"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_735"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_736"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_737"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_738"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_739"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_740"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_741"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[16]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_742"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[17]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_743"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[18]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_744"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[19]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_745"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[20]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_746"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[21]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_747"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[22]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_748"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[23]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_749"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[24]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_750"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[25]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_751"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[26]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_752"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[27]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_753"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[28]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_754"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[29]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_755"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[30]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_756"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[31]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_757"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[32]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_758"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[33]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_759"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[34]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_760"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_761"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_762"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_763"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_764"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_765"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_766"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_767"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_768"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_769"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_770"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_first_rd_d2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_771"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_first_rd_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_772"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_first_rd" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_773"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/start_d" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_774"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/start_bit" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_775"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/sample_en_d" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_776"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_777"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_778"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_779"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_780"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_781"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_782"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_783"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_784"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_785"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_786"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_787"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_788"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_789"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_790"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_791"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_792"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cap_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_793"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_794"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_795"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_796"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_797"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_798"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_799"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_800"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_801"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_802"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_803"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_804"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_805"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_806"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_807"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_808"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/mem_full_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_809"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_810"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_811"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_812"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_813"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_814"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/full_reg" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_815"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/full" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_816"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/force_trig" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_817"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/clear" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_818"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/capture" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_819"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/armed_p1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_820"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/armed" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_821"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc_en" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_822"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc_clr" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_823"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_824"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_825"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_826"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_827"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_828"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_829"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_830"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_831"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_832"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_833"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_834"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_835"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_836"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_837"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_838"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_839"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_840"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_841"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_842"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_843"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_844"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_845"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_shift_en" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_846"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_847"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_848"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_849"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_850"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_851"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_852"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_853"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_854"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_855"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_856"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_857"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_858"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_859"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_860"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_861"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_862"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/te_prog_din[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_863"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/te_prog_din[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_864"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/te_block" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_865"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_866"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_867"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_868"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_869"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_870"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_871"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_872"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_873"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_874"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_875"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_876"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_29_rep1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_877"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_878"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_879"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_880"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_881"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_882"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_883"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_884"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_885"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_886"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_887"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_888"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_889"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_890"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_891"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_892"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_893"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_894"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_895"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_896"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_897"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_898"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[16]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_899"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[16]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_900"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[17]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_901"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[17]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_902"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[18]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_903"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[18]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_904"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[19]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_905"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[19]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_906"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[20]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_907"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[20]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_908"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[21]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_909"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[21]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_910"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[22]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_911"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[22]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_912"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[23]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_913"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[23]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_914"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[24]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_915"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[25]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_916"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[25]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_917"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[26]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_918"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[26]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_919"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[27]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_920"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[27]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_921"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[28]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_922"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[28]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_923"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[29]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_924"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[29]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_925"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[30]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_926"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[30]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_927"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[31]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_928"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[31]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_929"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[32]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_930"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[32]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_931"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[33]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_932"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[33]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_933"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[35]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_934"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[40]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_935"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_fast[28]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_936"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[34]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_937"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[34]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_938"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[37]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_939"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[39]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_940"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_fast_0[28]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_941"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_28_rep1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_942"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[24]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_943"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[36]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_944"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[38]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_945"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[41]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_946"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[42]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_947"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_fast_0[29]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_948"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_fast[29]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_949"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_29_rep1_0" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_950"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_28_rep1_0" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_951"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[35]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_952"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/r_w" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_953"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/parity_err_lat" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_954"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/parity_err" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_955"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/parity_checker" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_956"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/parity_calc" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_957"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_958"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_959"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_960"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_961"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d6" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_962"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d5" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_963"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d4" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_964"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d3" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_965"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_966"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_967"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_968"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_rep2_0" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_969"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_rep2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_970"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_rep1_0" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_971"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_rep1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_972"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_fast_0" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_973"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_fast" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_974"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_975"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jce2_d3" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_976"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jce2_d2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_977"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jce2_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_978"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/cmd_block_extend" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_979"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_reclk[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_980"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_reclk[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_981"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_reclk[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_982"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_reclk[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_983"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d5" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_984"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d4" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_985"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d3" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_986"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_987"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_988"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_989"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_990"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_991"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_992"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_993"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_994"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/addr_15_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_995"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/addr_15" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_996"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/trigger_reg" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_997"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/trig_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_998"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/trig_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_999"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/trig_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1000"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg2[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1001"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg2[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1002"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg1[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1003"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg1[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1004"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg1[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1005"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg0_read" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1006"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg0[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1007"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg0[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1008"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg0[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1009"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_wr_bit_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1010"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_wr_addr_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1011"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_wr_addr_cntr[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1012"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_prog_en" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1013"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_prog_active" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1014"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/trig_start_mask_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1015"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/trig_start_mask_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1016"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1017"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1018"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1019"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1020"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1021"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1022"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1023"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1024"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1025"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1026"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1027"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1028"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1029"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1030"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1031"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1032"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_out_reg_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1033"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_out_reg" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1034"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_event_cnt_cntg_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1035"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_event_cnt_cntg_reg[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1036"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/state_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1037"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/num_then_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1038"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/next_then_shift[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1039"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/next_then_shift[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1040"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/next_then_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1041"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/next_then_reg[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1042"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/jshift_d2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1043"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1044"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1045"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_start_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1046"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_prog_en" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1047"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_prog_active" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1048"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1049"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1050"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1051"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1052"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1053"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1054"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1055"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1056"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1057"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1058"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1059"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1060"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1061"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1062"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1063"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1064"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1065"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1066"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1067"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1068"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1069"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1070"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1071"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1072"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1073"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1074"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1075"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1076"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1077"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1078"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1079"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1080"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1081"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1082"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1083"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_out_reg" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1084"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_event_cnt_cntg_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1085"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/state_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1086"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/num_then_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1087"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/next_then_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1088"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/jshift_d2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1089"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/tu_out" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1090"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/op_code[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1091"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/op_code[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1092"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/op_code[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1093"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/mask_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1094"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/input_a_d2[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1095"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/input_a_d1[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1096"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/compare_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1097"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/tu_out" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1098"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/op_code[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1099"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/op_code[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1100"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/op_code[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1101"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/mask_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1102"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/input_a_d2[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1103"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/input_a_d1[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1104"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/compare_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1105"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "writeController/state[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1106"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "writeController/opWrData_1[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1107"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "writeController/opWrData_1[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1108"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "writeController/opWrData_1[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1109"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "writeController/opWrData_1[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1110"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "writeController/opWrData_1[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1111"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "writeController/opWrData_1[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1112"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "writeController/opWrData_1[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1113"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "writeController/opWrData_1[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1114"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "writeController/opTxWrEnable" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1115"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "writeController/dataLength[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1116"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "writeController/dataLength[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1117"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "writeController/dataLength[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1118"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/state[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1119"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Valid" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1120"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Source[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1121"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Source[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1122"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Source[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1123"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Source[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1124"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Source[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1125"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Source[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1126"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Source[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1127"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Source[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1128"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Destination[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1129"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Destination[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1130"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Destination[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1131"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Destination[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1132"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Destination[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1133"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Destination[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1134"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Destination[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1135"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Destination[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1136"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Data[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1137"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Data[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1138"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Data[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1139"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Data[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1140"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Data[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1141"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Data[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1142"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Data[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1143"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Data[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1144"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opReadAddress[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1145"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opReadAddress[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1146"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opReadAddress[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1147"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opReadAddress[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1148"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opReadAddress[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1149"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opReadAddress[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1150"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opReadAddress[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1151"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opReadAddress[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1152"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/edgeDetector[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1153"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/edgeDetector[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1154"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/dataLength[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1155"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/dataLength[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1156"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/dataLength[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1157"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/dataLength[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1158"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "registers/opWrRegisters.LEDs[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1159"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "registers/opWrRegisters.LEDs[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1160"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "registers/opWrRegisters.LEDs[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1161"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "registers/opWrRegisters.LEDs[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1162"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "registers/opWrRegisters.LEDs[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1163"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "registers/opWrRegisters.LEDs[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1164"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "registers/opWrRegisters.LEDs[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1165"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "registers/opWrRegisters.LEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1166"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "registers/opRdData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1167"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "registers/opRdData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1168"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "registers/opRdData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1169"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "registers/opRdData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1170"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "registers/opRdData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1171"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "registers/opRdData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1172"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "registers/opRdData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1173"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "registers/opRdData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1174"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/txState[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1175"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/txState[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1176"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/txState[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1177"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/txState[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1178"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/txState[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1179"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/txState[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1180"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/rxState[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1181"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/rxState[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1182"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/rxState[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1183"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/rxState[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1184"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/rxState[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1185"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/reset" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1186"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/receiveDataLength[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1187"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/receiveDataLength[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1188"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/receiveDataLength[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1189"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/receiveDataLength[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1190"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/receiveDataLength[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1191"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/receiveDataLength[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1192"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/receiveDataLength[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1193"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/receiveDataLength[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1194"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opTxReady" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1195"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Valid" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1196"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Source[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1197"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Source[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1198"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Source[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1199"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Source[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1200"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Source[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1201"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Source[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1202"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Source[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1203"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Source[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1204"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.SoP" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1205"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Length[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1206"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Length[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1207"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Length[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1208"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Length[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1209"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Length[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1210"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Length[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1211"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Length[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1212"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Length[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1213"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.EoP" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1214"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Destination[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1215"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Destination[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1216"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Destination[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1217"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Destination[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1218"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Destination[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1219"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Destination[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1220"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Destination[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1221"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Destination[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1222"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Data[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1223"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Data[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1224"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Data[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1225"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Data[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1226"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Data[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1227"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Data[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1228"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Data[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1229"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Data[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1230"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxSource[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1231"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxSource[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1232"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxSource[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1233"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxSource[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1234"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxSource[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1235"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxSource[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1236"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxSource[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1237"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxSource[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1238"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxLength[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1239"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxLength[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1240"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxLength[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1241"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxLength[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1242"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxLength[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1243"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxLength[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1244"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxLength[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1245"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxLength[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1246"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1247"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1248"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1249"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1250"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1251"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1252"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1253"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1254"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/locaTxDestination[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1255"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/locaTxDestination[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1256"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/locaTxDestination[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1257"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/locaTxDestination[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1258"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/locaTxDestination[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1259"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/locaTxDestination[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1260"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/locaTxDestination[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1261"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/locaTxDestination[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1262"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_TxSend" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1263"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_TxData_tri_enable" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1264"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_TxData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1265"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_TxData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1266"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_TxData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1267"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_TxData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1268"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_TxData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1269"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_TxData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1270"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_TxData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1271"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_TxData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1272"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/txState[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1273"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/txCounter[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1274"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/txCounter[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1275"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/txCounter[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1276"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/txCounter[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1277"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/txCounter[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1278"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/txCounter[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1279"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/txCounter[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1280"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/txCounter[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1281"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/txCounter[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1282"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/txBitCounter[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1283"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/txBitCounter[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1284"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/txBitCounter[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1285"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/txBitCounter[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1286"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/txBitCounter[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1287"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/rxCounter[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1288"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/rxCounter[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1289"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/rxCounter[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1290"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/rxCounter[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1291"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/rxCounter[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1292"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/rxCounter[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1293"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/rxCounter[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1294"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/rxCounter[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1295"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/rxCounter[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1296"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/reset" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1297"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/opTxBusy" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1298"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/opRxValid" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1299"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/opRxData_1[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1300"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/opRxData_1[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1301"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/opRxData_1[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1302"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/opRxData_1[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1303"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/opRxData_1[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1304"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/opRxData_1[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1305"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/opRxData_1[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1306"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/opRxData_1[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1307"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/localTxData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1308"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/localTxData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1309"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/localTxData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1310"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/localTxData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1311"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/localTxData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1312"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/localTxData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1313"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/localTxData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1314"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/localTxData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1315"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/localTxData[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1316"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/localTxData[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1317"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/localRxData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1318"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/localRxData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1319"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/localRxData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1320"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/localRxData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1321"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/localRxData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1322"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/localRxData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1323"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/localRxData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1324"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/localRxData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1325"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/localRxData[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1326"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/localRxData[9]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipRx
   Destination:    FF         Data in        uartPackets/UART_INST/localRxData[9]  (to ipClk_c +)

   Delay:               0.971ns  (42.8% logic, 57.2% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557        110.PAD to      110.PADDI ipRx
ROUTE         2     0.694      110.PADDI to      R8C14B.B1 ipRx_c
CTOF_DEL    ---     0.085      R8C14B.B1 to      R8C14B.F1 uartPackets/UART_INST/SLICE_393
ROUTE         1     0.000      R8C14B.F1 to     R8C14B.DI1 uartPackets/UART_INST/localRxData_5[9] (to ipClk_c)
                  --------
                    1.336   (48.1% logic, 51.9% route), 2 logic levels.


================================================================================
<A name="par_twr_pref_1_1327"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/edgeDetector[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1328"></A>Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/clockEnable" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1329"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets_UART_INST_edgeDetectorio[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1330"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "registers_Resetio" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1331"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readRegisters.Buttons_0io[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1332"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readRegisters.Buttons_0io[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1333"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readRegisters.Buttons_0io[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1334"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readRegisters.Buttons_0io[3]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipButtons[3]
   Destination:    FF         Data in        readRegisters.Buttons_0io[3]  (to ipClk_c +)

   Delay:               0.357ns  (100.0% logic, 0.0% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         54.PAD to       54.PADDI ipButtons[3]
ROUTE         1     0.000       54.PADDI to    IOL_B17B.DI ipButtons_c[3] (to ipClk_c)
                  --------
                    0.557   (100.0% logic, 0.0% route), 1 logic levels.


================================================================================
<A name="par_twr_pref_1_1335"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets_UART_INST_opTxio" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1336"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_stretch" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1337"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1338"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1339"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1340"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1341"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1342"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_enbl[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1343"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_enbl[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1344"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_det_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1345"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1346"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1347"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1348"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1349"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1350"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1351"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1352"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1353"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1354"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1355"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1356"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1357"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1358"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1359"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1360"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1361"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1362"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[16]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1363"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[17]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1364"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[18]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1365"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[19]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1366"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[20]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1367"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[21]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1368"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[22]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1369"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[23]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1370"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[24]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1371"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[25]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1372"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[26]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1373"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[27]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1374"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[28]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1375"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[29]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1376"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[30]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1377"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[31]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1378"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[32]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1379"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[33]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1380"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[34]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1381"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[35]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1382"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[36]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1383"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[37]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1384"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[38]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1385"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[39]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1386"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[40]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1387"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[41]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1388"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[42]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1389"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1390"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1391"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1392"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1393"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1394"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1395"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1396"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1397"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1398"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1399"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1400"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1401"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1402"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1403"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1404"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1405"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[16]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1406"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[17]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1407"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[18]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1408"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[19]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1409"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[20]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1410"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[21]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1411"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[22]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1412"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[23]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1413"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[24]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1414"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[25]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1415"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[26]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1416"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[27]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1417"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[28]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1418"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[29]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1419"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[30]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1420"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[31]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1421"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[32]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1422"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[33]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1423"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[34]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1424"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1425"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1426"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1427"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1428"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1429"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1430"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1431"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1432"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1433"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1434"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_first_rd_d2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1435"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_first_rd_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1436"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_first_rd" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1437"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/start_d" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1438"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/start_bit" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1439"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/sample_en_d" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1440"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1441"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1442"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1443"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1444"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1445"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1446"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1447"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1448"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1449"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1450"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1451"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1452"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1453"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1454"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1455"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1456"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cap_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1457"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1458"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1459"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1460"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1461"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1462"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1463"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1464"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1465"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1466"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1467"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1468"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1469"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1470"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1471"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1472"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/mem_full_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1473"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1474"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1475"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1476"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1477"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1478"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/full_reg" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1479"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/full" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1480"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/force_trig" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1481"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/clear" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1482"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/capture" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1483"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/armed_p1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1484"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/armed" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1485"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc_en" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1486"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc_clr" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1487"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1488"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1489"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1490"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1491"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1492"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1493"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1494"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1495"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1496"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1497"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1498"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1499"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1500"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1501"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1502"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1503"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1504"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1505"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1506"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1507"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1508"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1509"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_shift_en" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1510"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1511"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1512"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1513"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1514"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1515"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1516"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1517"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1518"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1519"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1520"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1521"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1522"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1523"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1524"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1525"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1526"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/te_prog_din[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1527"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/te_prog_din[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1528"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/te_block" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1529"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1530"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1531"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1532"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1533"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1534"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1535"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1536"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1537"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1538"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1539"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1540"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_29_rep1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1541"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1542"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1543"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1544"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1545"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1546"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1547"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1548"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1549"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1550"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1551"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1552"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1553"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1554"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1555"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1556"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1557"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1558"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1559"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1560"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1561"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1562"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[16]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1563"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[16]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1564"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[17]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1565"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[17]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1566"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[18]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1567"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[18]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1568"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[19]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1569"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[19]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1570"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[20]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1571"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[20]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1572"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[21]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1573"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[21]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1574"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[22]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1575"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[22]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1576"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[23]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1577"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[23]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1578"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[24]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1579"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[25]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1580"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[25]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1581"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[26]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1582"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[26]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1583"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[27]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1584"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[27]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1585"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[28]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1586"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[28]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1587"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[29]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1588"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[29]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1589"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[30]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1590"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[30]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1591"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[31]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1592"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[31]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1593"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[32]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1594"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[32]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1595"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[33]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1596"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[33]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1597"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[35]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1598"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[40]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1599"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_fast[28]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1600"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[34]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1601"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[34]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1602"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[37]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1603"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[39]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1604"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_fast_0[28]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1605"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_28_rep1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1606"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[24]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1607"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[36]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1608"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[38]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1609"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[41]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1610"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[42]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1611"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_fast_0[29]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1612"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_fast[29]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1613"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_29_rep1_0" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1614"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_28_rep1_0" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1615"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[35]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1616"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/r_w" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1617"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/parity_err_lat" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1618"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/parity_err" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1619"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/parity_checker" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1620"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/parity_calc" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1621"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1622"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1623"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1624"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1625"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d6" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1626"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d5" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1627"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d4" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1628"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d3" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1629"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1630"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1631"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1632"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_rep2_0" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1633"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_rep2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1634"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_rep1_0" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1635"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_rep1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1636"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_fast_0" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1637"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_fast" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1638"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1639"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jce2_d3" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1640"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jce2_d2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1641"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jce2_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1642"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/cmd_block_extend" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1643"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_reclk[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1644"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_reclk[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1645"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_reclk[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1646"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_reclk[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1647"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d5" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1648"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d4" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1649"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d3" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1650"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1651"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1652"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1653"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1654"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1655"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1656"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1657"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1658"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/addr_15_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1659"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/addr_15" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1660"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/trigger_reg" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1661"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/trig_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1662"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/trig_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1663"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/trig_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1664"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg2[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1665"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg2[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1666"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg1[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1667"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg1[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1668"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg1[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1669"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg0_read" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1670"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg0[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1671"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg0[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1672"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg0[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1673"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_wr_bit_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1674"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_wr_addr_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1675"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_wr_addr_cntr[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1676"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_prog_en" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1677"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_prog_active" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1678"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/trig_start_mask_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1679"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/trig_start_mask_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1680"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1681"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1682"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1683"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1684"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1685"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1686"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1687"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1688"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1689"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1690"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1691"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1692"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1693"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1694"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1695"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1696"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_out_reg_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1697"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_out_reg" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1698"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_event_cnt_cntg_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1699"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_event_cnt_cntg_reg[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1700"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/state_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1701"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/num_then_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1702"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/next_then_shift[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1703"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/next_then_shift[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1704"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/next_then_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1705"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/next_then_reg[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1706"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/jshift_d2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1707"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1708"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1709"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_start_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1710"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_prog_en" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1711"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_prog_active" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1712"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1713"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1714"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1715"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1716"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1717"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1718"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1719"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1720"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1721"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1722"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1723"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1724"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1725"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1726"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1727"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1728"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1729"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1730"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1731"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1732"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1733"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1734"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1735"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1736"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1737"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1738"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1739"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1740"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1741"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1742"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1743"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1744"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1745"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1746"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1747"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_out_reg" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1748"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_event_cnt_cntg_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1749"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/state_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1750"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/num_then_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1751"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/next_then_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1752"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/jshift_d2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1753"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/tu_out" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1754"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/op_code[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1755"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/op_code[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1756"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/op_code[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1757"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/mask_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1758"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/input_a_d2[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1759"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/input_a_d1[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1760"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/compare_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1761"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/tu_out" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1762"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/op_code[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1763"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/op_code[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1764"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/op_code[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1765"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/mask_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1766"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/input_a_d2[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1767"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/input_a_d1[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1768"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/compare_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1769"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "writeController/state[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1770"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "writeController/opWrData_1[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1771"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "writeController/opWrData_1[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1772"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "writeController/opWrData_1[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1773"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "writeController/opWrData_1[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1774"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "writeController/opWrData_1[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1775"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "writeController/opWrData_1[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1776"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "writeController/opWrData_1[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1777"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "writeController/opWrData_1[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1778"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "writeController/opTxWrEnable" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1779"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "writeController/dataLength[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1780"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "writeController/dataLength[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1781"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "writeController/dataLength[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1782"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/state[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1783"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Valid" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1784"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Source[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1785"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Source[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1786"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Source[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1787"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Source[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1788"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Source[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1789"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Source[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1790"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Source[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1791"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Source[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1792"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Destination[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1793"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Destination[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1794"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Destination[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1795"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Destination[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1796"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Destination[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1797"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Destination[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1798"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Destination[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1799"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Destination[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1800"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Data[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1801"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Data[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1802"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Data[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1803"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Data[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1804"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Data[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1805"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Data[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1806"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Data[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1807"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Data[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1808"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opReadAddress[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1809"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opReadAddress[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1810"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opReadAddress[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1811"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opReadAddress[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1812"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opReadAddress[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1813"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opReadAddress[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1814"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opReadAddress[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1815"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opReadAddress[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1816"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/edgeDetector[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1817"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/edgeDetector[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1818"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/dataLength[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1819"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/dataLength[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1820"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/dataLength[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1821"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/dataLength[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1822"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "registers/opWrRegisters.LEDs[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1823"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "registers/opWrRegisters.LEDs[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1824"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "registers/opWrRegisters.LEDs[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1825"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "registers/opWrRegisters.LEDs[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1826"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "registers/opWrRegisters.LEDs[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1827"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "registers/opWrRegisters.LEDs[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1828"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "registers/opWrRegisters.LEDs[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1829"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "registers/opWrRegisters.LEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1830"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "registers/opRdData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1831"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "registers/opRdData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1832"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "registers/opRdData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1833"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "registers/opRdData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1834"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "registers/opRdData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1835"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "registers/opRdData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1836"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "registers/opRdData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1837"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "registers/opRdData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1838"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/txState[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1839"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/txState[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1840"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/txState[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1841"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/txState[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1842"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/txState[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1843"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/txState[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1844"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/rxState[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1845"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/rxState[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1846"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/rxState[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1847"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/rxState[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1848"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/rxState[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1849"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/reset" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1850"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/receiveDataLength[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1851"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/receiveDataLength[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1852"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/receiveDataLength[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1853"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/receiveDataLength[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1854"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/receiveDataLength[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1855"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/receiveDataLength[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1856"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/receiveDataLength[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1857"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/receiveDataLength[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1858"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opTxReady" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1859"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Valid" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1860"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Source[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1861"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Source[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1862"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Source[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1863"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Source[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1864"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Source[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1865"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Source[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1866"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Source[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1867"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Source[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1868"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.SoP" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1869"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Length[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1870"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Length[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1871"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Length[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1872"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Length[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1873"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Length[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1874"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Length[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1875"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Length[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1876"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Length[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1877"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.EoP" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1878"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Destination[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1879"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Destination[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1880"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Destination[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1881"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Destination[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1882"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Destination[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1883"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Destination[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1884"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Destination[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1885"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Destination[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1886"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Data[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1887"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Data[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1888"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Data[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1889"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Data[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1890"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Data[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1891"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Data[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1892"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Data[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1893"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Data[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1894"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxSource[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1895"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxSource[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1896"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxSource[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1897"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxSource[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1898"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxSource[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1899"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxSource[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1900"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxSource[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1901"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxSource[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1902"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxLength[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1903"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxLength[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1904"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxLength[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1905"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxLength[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1906"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxLength[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1907"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxLength[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1908"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxLength[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1909"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxLength[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1910"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1911"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1912"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1913"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1914"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1915"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1916"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1917"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1918"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/locaTxDestination[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1919"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/locaTxDestination[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1920"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/locaTxDestination[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1921"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/locaTxDestination[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1922"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/locaTxDestination[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1923"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/locaTxDestination[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1924"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/locaTxDestination[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1925"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/locaTxDestination[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1926"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_TxSend" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1927"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_TxData_tri_enable" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1928"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_TxData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1929"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_TxData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1930"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_TxData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1931"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_TxData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1932"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_TxData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1933"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_TxData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1934"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_TxData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1935"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_TxData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1936"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/txState[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1937"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/txCounter[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1938"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/txCounter[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1939"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/txCounter[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1940"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/txCounter[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1941"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/txCounter[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1942"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/txCounter[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1943"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/txCounter[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1944"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/txCounter[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1945"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/txCounter[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1946"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/txBitCounter[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1947"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/txBitCounter[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1948"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/txBitCounter[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1949"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/txBitCounter[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1950"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/txBitCounter[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1951"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/rxCounter[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1952"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/rxCounter[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1953"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/rxCounter[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1954"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/rxCounter[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1955"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/rxCounter[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1956"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/rxCounter[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1957"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/rxCounter[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1958"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/rxCounter[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1959"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/rxCounter[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1960"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/reset" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1961"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/opTxBusy" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1962"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/opRxValid" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1963"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/opRxData_1[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1964"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/opRxData_1[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1965"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/opRxData_1[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1966"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/opRxData_1[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1967"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/opRxData_1[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1968"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/opRxData_1[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1969"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/opRxData_1[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1970"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/opRxData_1[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1971"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/localTxData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1972"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/localTxData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1973"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/localTxData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1974"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/localTxData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1975"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/localTxData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1976"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/localTxData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1977"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/localTxData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1978"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/localTxData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1979"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/localTxData[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1980"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/localTxData[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1981"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/localRxData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1982"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/localRxData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1983"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/localRxData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1984"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/localRxData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1985"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/localRxData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1986"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/localRxData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1987"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/localRxData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1988"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/localRxData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1989"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/localRxData[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1990"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/localRxData[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1991"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/edgeDetector[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1992"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/clockEnable" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1993"></A>Preference: BLOCK PATH FROM CELL "uartPackets_UART_INST_edgeDetectorio[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1994"></A>Preference: BLOCK PATH FROM CELL "uartPackets_UART_INST_edgeDetectorio[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1995"></A>Preference: BLOCK PATH FROM CELL "registers_Resetio" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1996"></A>Preference: BLOCK PATH FROM CELL "registers_Resetio" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1997"></A>Preference: BLOCK PATH FROM CELL "readRegisters.Buttons_0io[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1998"></A>Preference: BLOCK PATH FROM CELL "readRegisters.Buttons_0io[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1999"></A>Preference: BLOCK PATH FROM CELL "readRegisters.Buttons_0io[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2000"></A>Preference: BLOCK PATH FROM CELL "readRegisters.Buttons_0io[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2001"></A>Preference: BLOCK PATH FROM CELL "readRegisters.Buttons_0io[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2002"></A>Preference: BLOCK PATH FROM CELL "readRegisters.Buttons_0io[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2003"></A>Preference: BLOCK PATH FROM CELL "readRegisters.Buttons_0io[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2004"></A>Preference: BLOCK PATH FROM CELL "readRegisters.Buttons_0io[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2005"></A>Preference: BLOCK PATH FROM CELL "uartPackets_UART_INST_opTxio" TO PORT "opTx" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uartPackets_UART_INST_opTxio  (from ipClk_c +)
   Destination:    Port       Pad            opTx

   Delay:               0.705ns  (100.0% logic, 0.0% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     0.199   IOL_T28B.CLK to IOL_T28B.IOLDO opTx_MGIOL (from ipClk_c)
ROUTE         1     0.000 IOL_T28B.IOLDO to      109.IOLDO opTx_c
DOPAD_DEL   ---     0.506      109.IOLDO to        109.PAD opTx
                  --------
                    0.705   (100.0% logic, 0.0% route), 2 logic levels.


================================================================================
<A name="par_twr_pref_1_2006"></A>Preference: BLOCK PATH FROM CELL "uartPackets_UART_INST_opTxio" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2007"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_stretch" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2008"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_stretch" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2009"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2010"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2011"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2012"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2013"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2014"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2015"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2016"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2017"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2018"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2019"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_enbl[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2020"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_enbl[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2021"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_enbl[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2022"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_enbl[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2023"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_det_cntr[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2024"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_det_cntr[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2025"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_cntr[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2026"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_cntr[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2027"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2028"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2029"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2030"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2031"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2032"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2033"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2034"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2035"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2036"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2037"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[5]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2038"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[5]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2039"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[6]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2040"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[6]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2041"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[7]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2042"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[7]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2043"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[8]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2044"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[8]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2045"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[9]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2046"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[9]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2047"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[10]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2048"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[10]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2049"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[11]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2050"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[11]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2051"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[12]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2052"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[12]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2053"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[13]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2054"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[13]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2055"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[14]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2056"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[14]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2057"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[15]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2058"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[15]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2059"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[16]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2060"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[16]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2061"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[17]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2062"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[17]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2063"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[18]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2064"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[18]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2065"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[19]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2066"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[19]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2067"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[20]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2068"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[20]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2069"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[21]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2070"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[21]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2071"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[22]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2072"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[22]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2073"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[23]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2074"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[23]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2075"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[24]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2076"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[24]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2077"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[25]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2078"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[25]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2079"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[26]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2080"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[26]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2081"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[27]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2082"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[27]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2083"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[28]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2084"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[28]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2085"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[29]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2086"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[29]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2087"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[30]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2088"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[30]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2089"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[31]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2090"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[31]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2091"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[32]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2092"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[32]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2093"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[33]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2094"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[33]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2095"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[34]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2096"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[34]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2097"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[35]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2098"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[35]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2099"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[36]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2100"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[36]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2101"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[37]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2102"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[37]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2103"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[38]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2104"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[38]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2105"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[39]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2106"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[39]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2107"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[40]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2108"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[40]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2109"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[41]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2110"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[41]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2111"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[42]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2112"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[42]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2113"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2114"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2115"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2116"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2117"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2118"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2119"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2120"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2121"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2122"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2123"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[5]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2124"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[5]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2125"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[6]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2126"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[6]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2127"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[7]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2128"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[7]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2129"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[8]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2130"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[8]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2131"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[9]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2132"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[9]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2133"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[10]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2134"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[10]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2135"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[11]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2136"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[11]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2137"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[12]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2138"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[12]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2139"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[13]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2140"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[13]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2141"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[14]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2142"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[14]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2143"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[15]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2144"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[15]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2145"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[16]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2146"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[16]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2147"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[17]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2148"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[17]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2149"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[18]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2150"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[18]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2151"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[19]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2152"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[19]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2153"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[20]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2154"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[20]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2155"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[21]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2156"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[21]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2157"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[22]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2158"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[22]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2159"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[23]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2160"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[23]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2161"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[24]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2162"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[24]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2163"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[25]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2164"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[25]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2165"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[26]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2166"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[26]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2167"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[27]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2168"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[27]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2169"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[28]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2170"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[28]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2171"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[29]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2172"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[29]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2173"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[30]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2174"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[30]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2175"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[31]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2176"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[31]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2177"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[32]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2178"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[32]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2179"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[33]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2180"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[33]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2181"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[34]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2182"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[34]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2183"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2184"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2185"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2186"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2187"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2188"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2189"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2190"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2191"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2192"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2193"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2194"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2195"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2196"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2197"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2198"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2199"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2200"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2201"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2202"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2203"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_first_rd_d2" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2204"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_first_rd_d2" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2205"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_first_rd_d1" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2206"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_first_rd_d1" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2207"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_first_rd" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2208"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_first_rd" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2209"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/start_d" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2210"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/start_d" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2211"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/start_bit" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2212"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/start_bit" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2213"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/sample_en_d" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2214"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/sample_en_d" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2215"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2216"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2217"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2218"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2219"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2220"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2221"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2222"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2223"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2224"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2225"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[5]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2226"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[5]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2227"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[6]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2228"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[6]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2229"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[7]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2230"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[7]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2231"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[8]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2232"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[8]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2233"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[11]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2234"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[11]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2235"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[14]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2236"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[14]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2237"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2238"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2239"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2240"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2241"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2242"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2243"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2244"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2245"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2246"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2247"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cap_reg[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2248"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cap_reg[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2249"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2250"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2251"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2252"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2253"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2254"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2255"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2256"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2257"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2258"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2259"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2260"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2261"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2262"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2263"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2264"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2265"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2266"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2267"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2268"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2269"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2270"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2271"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2272"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2273"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2274"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2275"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2276"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2277"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2278"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2279"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/mem_full_cntr[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2280"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/mem_full_cntr[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2281"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2282"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2283"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2284"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2285"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2286"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2287"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2288"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2289"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2290"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2291"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/full_reg" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2292"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/full_reg" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2293"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/full" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2294"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/full" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2295"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/force_trig" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2296"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/force_trig" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2297"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/clear" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2298"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/clear" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2299"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/capture" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2300"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/capture" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2301"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/armed_p1" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2302"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/armed_p1" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2303"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/armed" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2304"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/armed" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2305"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc_en" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2306"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc_en" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2307"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc_clr" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2308"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc_clr" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2309"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2310"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2311"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2312"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2313"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2314"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2315"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2316"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2317"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2318"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2319"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[5]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2320"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[5]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2321"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[6]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2322"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[6]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2323"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[7]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2324"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[7]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2325"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[8]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2326"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[8]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2327"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[9]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2328"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[9]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2329"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[10]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2330"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[10]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2331"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[11]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2332"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[11]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2333"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[12]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2334"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[12]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2335"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[13]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2336"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[13]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2337"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[14]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2338"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[14]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2339"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[15]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2340"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[15]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2341"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2342"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2343"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2344"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2345"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2346"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2347"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2348"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2349"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2350"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2351"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[5]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2352"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[5]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2353"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_shift_en" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2354"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_shift_en" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2355"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2356"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2357"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2358"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2359"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2360"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2361"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2362"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2363"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2364"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2365"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[5]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2366"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[5]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2367"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[6]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2368"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[6]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2369"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[7]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2370"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[7]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2371"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[8]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2372"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[8]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2373"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[9]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2374"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[9]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2375"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[10]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2376"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[10]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2377"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[11]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2378"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[11]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2379"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[12]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2380"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[12]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2381"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[13]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2382"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[13]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2383"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[14]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2384"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[14]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2385"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[15]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2386"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[15]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2387"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/te_prog_din[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2388"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/te_prog_din[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2389"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/te_prog_din[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2390"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/te_prog_din[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2391"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/te_block" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2392"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/te_block" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2393"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2394"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2395"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2396"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2397"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2398"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2399"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2400"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2401"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2402"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2403"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2404"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2405"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2406"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2407"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2408"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2409"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2410"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2411"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[5]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2412"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[5]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2413"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[6]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2414"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[6]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2415"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_29_rep1" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2416"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_29_rep1" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2417"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2418"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2419"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[5]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2420"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[5]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2421"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[6]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2422"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[6]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2423"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[7]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2424"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[7]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2425"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[7]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2426"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[7]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2427"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[8]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2428"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[8]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2429"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[8]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2430"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[8]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2431"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[9]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2432"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[9]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2433"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[9]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2434"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[9]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2435"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[10]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2436"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[10]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2437"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[10]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2438"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[10]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2439"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[11]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2440"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[11]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2441"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[11]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2442"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[11]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2443"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[12]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2444"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[12]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2445"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[12]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2446"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[12]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2447"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[13]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2448"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[13]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2449"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[13]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2450"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[13]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2451"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[14]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2452"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[14]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2453"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[14]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2454"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[14]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2455"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[15]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2456"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[15]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2457"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[15]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2458"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[15]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2459"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[16]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2460"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[16]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2461"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[16]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2462"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[16]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2463"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[17]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2464"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[17]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2465"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[17]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2466"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[17]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2467"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[18]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2468"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[18]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2469"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[18]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2470"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[18]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2471"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[19]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2472"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[19]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2473"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[19]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2474"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[19]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2475"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[20]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2476"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[20]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2477"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[20]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2478"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[20]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2479"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[21]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2480"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[21]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2481"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[21]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2482"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[21]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2483"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[22]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2484"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[22]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2485"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[22]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2486"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[22]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2487"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[23]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2488"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[23]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2489"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[23]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2490"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[23]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2491"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[24]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2492"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[24]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2493"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[25]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2494"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[25]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2495"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[25]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2496"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[25]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2497"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[26]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2498"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[26]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2499"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[26]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2500"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[26]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2501"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[27]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2502"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[27]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2503"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[27]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2504"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[27]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2505"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[28]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2506"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[28]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2507"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[28]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2508"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[28]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2509"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[29]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2510"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[29]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2511"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[29]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2512"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[29]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2513"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[30]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2514"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[30]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2515"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[30]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2516"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[30]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2517"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[31]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2518"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[31]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2519"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[31]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2520"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[31]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2521"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[32]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2522"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[32]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2523"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[32]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2524"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[32]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2525"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[33]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2526"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[33]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2527"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[33]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2528"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[33]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2529"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[35]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2530"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[35]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2531"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[40]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2532"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[40]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2533"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_fast[28]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2534"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_fast[28]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2535"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[34]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2536"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[34]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2537"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[34]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2538"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[34]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2539"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[37]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2540"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[37]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2541"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[39]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2542"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[39]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2543"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_fast_0[28]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2544"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_fast_0[28]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2545"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_28_rep1" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2546"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_28_rep1" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2547"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[24]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2548"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[24]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2549"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[36]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2550"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[36]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2551"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[38]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2552"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[38]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2553"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[41]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2554"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[41]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2555"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[42]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2556"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[42]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2557"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_fast_0[29]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2558"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_fast_0[29]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2559"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_fast[29]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2560"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_fast[29]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2561"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_29_rep1_0" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2562"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_29_rep1_0" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2563"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_28_rep1_0" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2564"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_28_rep1_0" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2565"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[35]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2566"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[35]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2567"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/r_w" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2568"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/r_w" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2569"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/parity_err_lat" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2570"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/parity_err_lat" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2571"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/parity_err" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2572"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/parity_err" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2573"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/parity_checker" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2574"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/parity_checker" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2575"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/parity_calc" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2576"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/parity_calc" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2577"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2578"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2579"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2580"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2581"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2582"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2583"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2584"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2585"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d6" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2586"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d6" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2587"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d5" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2588"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d5" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2589"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d4" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2590"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d4" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2591"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d3" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2592"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d3" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2593"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d2" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2594"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d2" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2595"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d1" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2596"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d1" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2597"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d2" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2598"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d2" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2599"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_rep2_0" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2600"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_rep2_0" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2601"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_rep2" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2602"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_rep2" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2603"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_rep1_0" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2604"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_rep1_0" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2605"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_rep1" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2606"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_rep1" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2607"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_fast_0" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2608"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_fast_0" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2609"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_fast" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2610"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_fast" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2611"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2612"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2613"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jce2_d3" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2614"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jce2_d3" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2615"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jce2_d2" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2616"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jce2_d2" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2617"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jce2_d1" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2618"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jce2_d1" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2619"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/cmd_block_extend" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2620"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/cmd_block_extend" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2621"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_reclk[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2622"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_reclk[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2623"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_reclk[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2624"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_reclk[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2625"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_reclk[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2626"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_reclk[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2627"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_reclk[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2628"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_reclk[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2629"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d5" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2630"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d5" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2631"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d4" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2632"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d4" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2633"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d3" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2634"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d3" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2635"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d2" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2636"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d2" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2637"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d1" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2638"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d1" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2639"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2640"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2641"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2642"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2643"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2644"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2645"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2646"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2647"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2648"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2649"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[5]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2650"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[5]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2651"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/addr_15_d1" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2652"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/addr_15_d1" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2653"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/addr_15" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2654"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/addr_15" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2655"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/trigger_reg" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2656"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/trigger_reg" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2657"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/trig_cnt[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2658"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/trig_cnt[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2659"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/trig_cnt[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2660"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/trig_cnt[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2661"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/trig_cnt[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2662"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/trig_cnt[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2663"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg2[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2664"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg2[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2665"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg2[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2666"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg2[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2667"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg1[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2668"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg1[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2669"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg1[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2670"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg1[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2671"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg1[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2672"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg1[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2673"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg0_read" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2674"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg0_read" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2675"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg0[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2676"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg0[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2677"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg0[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2678"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg0[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2679"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg0[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2680"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg0[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2681"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_wr_bit_cntr[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2682"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_wr_bit_cntr[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2683"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_wr_addr_cntr[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2684"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_wr_addr_cntr[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2685"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_wr_addr_cntr[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2686"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_wr_addr_cntr[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2687"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_prog_en" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2688"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_prog_en" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2689"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_prog_active" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2690"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_prog_active" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2691"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/trig_start_mask_cnt[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2692"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/trig_start_mask_cnt[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2693"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/trig_start_mask_cnt[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2694"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/trig_start_mask_cnt[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2695"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2696"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2697"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2698"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2699"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2700"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2701"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2702"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2703"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2704"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2705"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[5]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2706"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[5]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2707"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[6]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2708"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[6]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2709"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[7]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2710"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[7]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2711"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[8]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2712"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[8]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2713"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[9]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2714"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[9]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2715"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[10]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2716"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[10]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2717"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[11]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2718"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[11]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2719"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[12]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2720"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[12]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2721"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[13]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2722"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[13]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2723"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[14]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2724"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[14]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2725"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[15]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2726"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[15]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2727"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_out_reg_d1" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2728"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_out_reg_d1" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2729"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_out_reg" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2730"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_out_reg" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2731"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_event_cnt_cntg_reg[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2732"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_event_cnt_cntg_reg[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2733"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_event_cnt_cntg_reg[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2734"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_event_cnt_cntg_reg[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2735"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/state_cntr[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2736"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/state_cntr[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2737"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/num_then_reg[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2738"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/num_then_reg[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2739"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/next_then_shift[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2740"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/next_then_shift[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2741"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/next_then_shift[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2742"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/next_then_shift[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2743"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/next_then_reg[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2744"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/next_then_reg[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2745"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/next_then_reg[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2746"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/next_then_reg[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2747"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/jshift_d2" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2748"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/jshift_d2" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2749"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2750"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2751"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2752"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2753"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_start_d1" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2754"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_start_d1" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2755"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_prog_en" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2756"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_prog_en" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2757"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_prog_active" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2758"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_prog_active" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2759"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2760"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2761"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2762"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2763"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2764"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2765"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2766"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2767"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2768"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2769"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2770"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2771"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2772"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2773"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2774"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2775"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2776"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2777"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2778"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2779"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2780"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2781"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2782"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2783"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2784"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2785"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[5]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2786"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[5]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2787"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[5]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2788"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[5]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2789"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[6]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2790"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[6]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2791"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[6]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2792"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[6]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2793"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[7]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2794"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[7]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2795"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[7]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2796"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[7]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2797"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[8]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2798"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[8]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2799"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[8]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2800"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[8]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2801"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[9]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2802"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[9]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2803"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[9]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2804"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[9]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2805"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[10]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2806"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[10]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2807"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[10]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2808"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[10]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2809"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[11]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2810"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[11]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2811"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[11]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2812"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[11]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2813"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[12]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2814"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[12]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2815"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[12]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2816"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[12]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2817"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[13]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2818"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[13]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2819"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[13]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2820"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[13]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2821"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[14]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2822"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[14]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2823"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[14]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2824"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[14]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2825"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[15]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2826"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[15]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2827"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[15]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2828"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[15]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2829"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_out_reg" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2830"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_out_reg" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2831"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_event_cnt_cntg_reg[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2832"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_event_cnt_cntg_reg[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2833"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/state_cntr[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2834"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/state_cntr[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2835"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/num_then_reg[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2836"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/num_then_reg[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2837"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/next_then_reg[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2838"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/next_then_reg[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2839"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/jshift_d2" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2840"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/jshift_d2" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2841"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/tu_out" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2842"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/tu_out" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2843"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/op_code[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2844"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/op_code[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2845"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/op_code[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2846"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/op_code[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2847"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/op_code[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2848"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/op_code[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2849"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/mask_reg[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2850"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/mask_reg[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2851"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/input_a_d2[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2852"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/input_a_d2[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2853"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/input_a_d1[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2854"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/input_a_d1[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2855"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/compare_reg[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2856"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/compare_reg[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2857"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/tu_out" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2858"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/tu_out" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2859"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/op_code[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2860"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/op_code[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2861"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/op_code[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2862"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/op_code[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2863"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/op_code[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2864"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/op_code[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2865"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/mask_reg[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2866"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/mask_reg[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2867"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/input_a_d2[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2868"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/input_a_d2[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2869"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/input_a_d1[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2870"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/input_a_d1[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2871"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/compare_reg[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2872"></A>Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/compare_reg[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2873"></A>Preference: BLOCK PATH FROM CELL "writeController/state[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2874"></A>Preference: BLOCK PATH FROM CELL "writeController/state[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2875"></A>Preference: BLOCK PATH FROM CELL "writeController/opWrData_1[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2876"></A>Preference: BLOCK PATH FROM CELL "writeController/opWrData_1[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2877"></A>Preference: BLOCK PATH FROM CELL "writeController/opWrData_1[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2878"></A>Preference: BLOCK PATH FROM CELL "writeController/opWrData_1[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2879"></A>Preference: BLOCK PATH FROM CELL "writeController/opWrData_1[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2880"></A>Preference: BLOCK PATH FROM CELL "writeController/opWrData_1[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2881"></A>Preference: BLOCK PATH FROM CELL "writeController/opWrData_1[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2882"></A>Preference: BLOCK PATH FROM CELL "writeController/opWrData_1[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2883"></A>Preference: BLOCK PATH FROM CELL "writeController/opWrData_1[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2884"></A>Preference: BLOCK PATH FROM CELL "writeController/opWrData_1[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2885"></A>Preference: BLOCK PATH FROM CELL "writeController/opWrData_1[5]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2886"></A>Preference: BLOCK PATH FROM CELL "writeController/opWrData_1[5]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2887"></A>Preference: BLOCK PATH FROM CELL "writeController/opWrData_1[6]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2888"></A>Preference: BLOCK PATH FROM CELL "writeController/opWrData_1[6]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2889"></A>Preference: BLOCK PATH FROM CELL "writeController/opWrData_1[7]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2890"></A>Preference: BLOCK PATH FROM CELL "writeController/opWrData_1[7]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2891"></A>Preference: BLOCK PATH FROM CELL "writeController/opTxWrEnable" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2892"></A>Preference: BLOCK PATH FROM CELL "writeController/opTxWrEnable" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2893"></A>Preference: BLOCK PATH FROM CELL "writeController/dataLength[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2894"></A>Preference: BLOCK PATH FROM CELL "writeController/dataLength[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2895"></A>Preference: BLOCK PATH FROM CELL "writeController/dataLength[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2896"></A>Preference: BLOCK PATH FROM CELL "writeController/dataLength[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2897"></A>Preference: BLOCK PATH FROM CELL "writeController/dataLength[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2898"></A>Preference: BLOCK PATH FROM CELL "writeController/dataLength[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2899"></A>Preference: BLOCK PATH FROM CELL "readController/state[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2900"></A>Preference: BLOCK PATH FROM CELL "readController/state[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2901"></A>Preference: BLOCK PATH FROM CELL "readController/opTxStream.Valid" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2902"></A>Preference: BLOCK PATH FROM CELL "readController/opTxStream.Valid" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2903"></A>Preference: BLOCK PATH FROM CELL "readController/opTxStream.Source[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2904"></A>Preference: BLOCK PATH FROM CELL "readController/opTxStream.Source[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2905"></A>Preference: BLOCK PATH FROM CELL "readController/opTxStream.Source[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2906"></A>Preference: BLOCK PATH FROM CELL "readController/opTxStream.Source[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2907"></A>Preference: BLOCK PATH FROM CELL "readController/opTxStream.Source[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2908"></A>Preference: BLOCK PATH FROM CELL "readController/opTxStream.Source[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2909"></A>Preference: BLOCK PATH FROM CELL "readController/opTxStream.Source[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2910"></A>Preference: BLOCK PATH FROM CELL "readController/opTxStream.Source[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2911"></A>Preference: BLOCK PATH FROM CELL "readController/opTxStream.Source[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2912"></A>Preference: BLOCK PATH FROM CELL "readController/opTxStream.Source[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2913"></A>Preference: BLOCK PATH FROM CELL "readController/opTxStream.Source[5]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2914"></A>Preference: BLOCK PATH FROM CELL "readController/opTxStream.Source[5]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2915"></A>Preference: BLOCK PATH FROM CELL "readController/opTxStream.Source[6]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2916"></A>Preference: BLOCK PATH FROM CELL "readController/opTxStream.Source[6]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2917"></A>Preference: BLOCK PATH FROM CELL "readController/opTxStream.Source[7]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2918"></A>Preference: BLOCK PATH FROM CELL "readController/opTxStream.Source[7]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2919"></A>Preference: BLOCK PATH FROM CELL "readController/opTxStream.Destination[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2920"></A>Preference: BLOCK PATH FROM CELL "readController/opTxStream.Destination[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2921"></A>Preference: BLOCK PATH FROM CELL "readController/opTxStream.Destination[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2922"></A>Preference: BLOCK PATH FROM CELL "readController/opTxStream.Destination[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2923"></A>Preference: BLOCK PATH FROM CELL "readController/opTxStream.Destination[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2924"></A>Preference: BLOCK PATH FROM CELL "readController/opTxStream.Destination[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2925"></A>Preference: BLOCK PATH FROM CELL "readController/opTxStream.Destination[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2926"></A>Preference: BLOCK PATH FROM CELL "readController/opTxStream.Destination[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2927"></A>Preference: BLOCK PATH FROM CELL "readController/opTxStream.Destination[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2928"></A>Preference: BLOCK PATH FROM CELL "readController/opTxStream.Destination[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2929"></A>Preference: BLOCK PATH FROM CELL "readController/opTxStream.Destination[5]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2930"></A>Preference: BLOCK PATH FROM CELL "readController/opTxStream.Destination[5]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2931"></A>Preference: BLOCK PATH FROM CELL "readController/opTxStream.Destination[6]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2932"></A>Preference: BLOCK PATH FROM CELL "readController/opTxStream.Destination[6]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2933"></A>Preference: BLOCK PATH FROM CELL "readController/opTxStream.Destination[7]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2934"></A>Preference: BLOCK PATH FROM CELL "readController/opTxStream.Destination[7]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2935"></A>Preference: BLOCK PATH FROM CELL "readController/opTxStream.Data[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2936"></A>Preference: BLOCK PATH FROM CELL "readController/opTxStream.Data[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2937"></A>Preference: BLOCK PATH FROM CELL "readController/opTxStream.Data[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2938"></A>Preference: BLOCK PATH FROM CELL "readController/opTxStream.Data[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2939"></A>Preference: BLOCK PATH FROM CELL "readController/opTxStream.Data[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2940"></A>Preference: BLOCK PATH FROM CELL "readController/opTxStream.Data[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2941"></A>Preference: BLOCK PATH FROM CELL "readController/opTxStream.Data[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2942"></A>Preference: BLOCK PATH FROM CELL "readController/opTxStream.Data[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2943"></A>Preference: BLOCK PATH FROM CELL "readController/opTxStream.Data[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2944"></A>Preference: BLOCK PATH FROM CELL "readController/opTxStream.Data[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2945"></A>Preference: BLOCK PATH FROM CELL "readController/opTxStream.Data[5]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2946"></A>Preference: BLOCK PATH FROM CELL "readController/opTxStream.Data[5]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2947"></A>Preference: BLOCK PATH FROM CELL "readController/opTxStream.Data[6]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2948"></A>Preference: BLOCK PATH FROM CELL "readController/opTxStream.Data[6]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2949"></A>Preference: BLOCK PATH FROM CELL "readController/opTxStream.Data[7]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2950"></A>Preference: BLOCK PATH FROM CELL "readController/opTxStream.Data[7]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2951"></A>Preference: BLOCK PATH FROM CELL "readController/opReadAddress[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2952"></A>Preference: BLOCK PATH FROM CELL "readController/opReadAddress[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2953"></A>Preference: BLOCK PATH FROM CELL "readController/opReadAddress[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2954"></A>Preference: BLOCK PATH FROM CELL "readController/opReadAddress[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2955"></A>Preference: BLOCK PATH FROM CELL "readController/opReadAddress[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2956"></A>Preference: BLOCK PATH FROM CELL "readController/opReadAddress[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2957"></A>Preference: BLOCK PATH FROM CELL "readController/opReadAddress[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2958"></A>Preference: BLOCK PATH FROM CELL "readController/opReadAddress[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2959"></A>Preference: BLOCK PATH FROM CELL "readController/opReadAddress[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2960"></A>Preference: BLOCK PATH FROM CELL "readController/opReadAddress[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2961"></A>Preference: BLOCK PATH FROM CELL "readController/opReadAddress[5]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2962"></A>Preference: BLOCK PATH FROM CELL "readController/opReadAddress[5]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2963"></A>Preference: BLOCK PATH FROM CELL "readController/opReadAddress[6]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2964"></A>Preference: BLOCK PATH FROM CELL "readController/opReadAddress[6]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2965"></A>Preference: BLOCK PATH FROM CELL "readController/opReadAddress[7]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2966"></A>Preference: BLOCK PATH FROM CELL "readController/opReadAddress[7]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2967"></A>Preference: BLOCK PATH FROM CELL "readController/edgeDetector[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2968"></A>Preference: BLOCK PATH FROM CELL "readController/edgeDetector[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2969"></A>Preference: BLOCK PATH FROM CELL "readController/edgeDetector[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2970"></A>Preference: BLOCK PATH FROM CELL "readController/edgeDetector[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2971"></A>Preference: BLOCK PATH FROM CELL "readController/dataLength[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2972"></A>Preference: BLOCK PATH FROM CELL "readController/dataLength[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2973"></A>Preference: BLOCK PATH FROM CELL "readController/dataLength[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2974"></A>Preference: BLOCK PATH FROM CELL "readController/dataLength[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2975"></A>Preference: BLOCK PATH FROM CELL "readController/dataLength[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2976"></A>Preference: BLOCK PATH FROM CELL "readController/dataLength[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2977"></A>Preference: BLOCK PATH FROM CELL "readController/dataLength[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2978"></A>Preference: BLOCK PATH FROM CELL "readController/dataLength[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2979"></A>Preference: BLOCK PATH FROM CELL "registers/opWrRegisters.LEDs[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2980"></A>Preference: BLOCK PATH FROM CELL "registers/opWrRegisters.LEDs[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2981"></A>Preference: BLOCK PATH FROM CELL "registers/opWrRegisters.LEDs[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2982"></A>Preference: BLOCK PATH FROM CELL "registers/opWrRegisters.LEDs[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2983"></A>Preference: BLOCK PATH FROM CELL "registers/opWrRegisters.LEDs[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2984"></A>Preference: BLOCK PATH FROM CELL "registers/opWrRegisters.LEDs[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2985"></A>Preference: BLOCK PATH FROM CELL "registers/opWrRegisters.LEDs[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2986"></A>Preference: BLOCK PATH FROM CELL "registers/opWrRegisters.LEDs[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2987"></A>Preference: BLOCK PATH FROM CELL "registers/opWrRegisters.LEDs[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2988"></A>Preference: BLOCK PATH FROM CELL "registers/opWrRegisters.LEDs[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2989"></A>Preference: BLOCK PATH FROM CELL "registers/opWrRegisters.LEDs[5]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2990"></A>Preference: BLOCK PATH FROM CELL "registers/opWrRegisters.LEDs[5]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2991"></A>Preference: BLOCK PATH FROM CELL "registers/opWrRegisters.LEDs[6]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2992"></A>Preference: BLOCK PATH FROM CELL "registers/opWrRegisters.LEDs[6]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2993"></A>Preference: BLOCK PATH FROM CELL "registers/opWrRegisters.LEDs[7]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2994"></A>Preference: BLOCK PATH FROM CELL "registers/opWrRegisters.LEDs[7]" TO PORT "opLEDs[7]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              registers/opWrRegisters.LEDs[7]  (from ipClk_c +)
   Destination:    Port       Pad            opLEDs[7]

   Delay:               1.138ns  (65.9% logic, 34.1% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.122     R18C9C.CLK to      R18C9C.Q1 registers/SLICE_346 (from ipClk_c)
ROUTE         2     0.554      R18C9C.Q1 to       37.PADDO opLEDs_c[7]
DOPAD_DEL   ---     0.630       37.PADDO to         37.PAD opLEDs[7]
                  --------
                    1.306   (57.6% logic, 42.4% route), 2 logic levels.


================================================================================
<A name="par_twr_pref_1_2995"></A>Preference: BLOCK PATH FROM CELL "registers/opRdData[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2996"></A>Preference: BLOCK PATH FROM CELL "registers/opRdData[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2997"></A>Preference: BLOCK PATH FROM CELL "registers/opRdData[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2998"></A>Preference: BLOCK PATH FROM CELL "registers/opRdData[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2999"></A>Preference: BLOCK PATH FROM CELL "registers/opRdData[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3000"></A>Preference: BLOCK PATH FROM CELL "registers/opRdData[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3001"></A>Preference: BLOCK PATH FROM CELL "registers/opRdData[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3002"></A>Preference: BLOCK PATH FROM CELL "registers/opRdData[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3003"></A>Preference: BLOCK PATH FROM CELL "registers/opRdData[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3004"></A>Preference: BLOCK PATH FROM CELL "registers/opRdData[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3005"></A>Preference: BLOCK PATH FROM CELL "registers/opRdData[5]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3006"></A>Preference: BLOCK PATH FROM CELL "registers/opRdData[5]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3007"></A>Preference: BLOCK PATH FROM CELL "registers/opRdData[6]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3008"></A>Preference: BLOCK PATH FROM CELL "registers/opRdData[6]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3009"></A>Preference: BLOCK PATH FROM CELL "registers/opRdData[7]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3010"></A>Preference: BLOCK PATH FROM CELL "registers/opRdData[7]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3011"></A>Preference: BLOCK PATH FROM CELL "uartPackets/txState[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3012"></A>Preference: BLOCK PATH FROM CELL "uartPackets/txState[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3013"></A>Preference: BLOCK PATH FROM CELL "uartPackets/txState[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3014"></A>Preference: BLOCK PATH FROM CELL "uartPackets/txState[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3015"></A>Preference: BLOCK PATH FROM CELL "uartPackets/txState[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3016"></A>Preference: BLOCK PATH FROM CELL "uartPackets/txState[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3017"></A>Preference: BLOCK PATH FROM CELL "uartPackets/txState[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3018"></A>Preference: BLOCK PATH FROM CELL "uartPackets/txState[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3019"></A>Preference: BLOCK PATH FROM CELL "uartPackets/txState[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3020"></A>Preference: BLOCK PATH FROM CELL "uartPackets/txState[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3021"></A>Preference: BLOCK PATH FROM CELL "uartPackets/txState[5]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3022"></A>Preference: BLOCK PATH FROM CELL "uartPackets/txState[5]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3023"></A>Preference: BLOCK PATH FROM CELL "uartPackets/rxState[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3024"></A>Preference: BLOCK PATH FROM CELL "uartPackets/rxState[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3025"></A>Preference: BLOCK PATH FROM CELL "uartPackets/rxState[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3026"></A>Preference: BLOCK PATH FROM CELL "uartPackets/rxState[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3027"></A>Preference: BLOCK PATH FROM CELL "uartPackets/rxState[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3028"></A>Preference: BLOCK PATH FROM CELL "uartPackets/rxState[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3029"></A>Preference: BLOCK PATH FROM CELL "uartPackets/rxState[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3030"></A>Preference: BLOCK PATH FROM CELL "uartPackets/rxState[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3031"></A>Preference: BLOCK PATH FROM CELL "uartPackets/rxState[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3032"></A>Preference: BLOCK PATH FROM CELL "uartPackets/rxState[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3033"></A>Preference: BLOCK PATH FROM CELL "uartPackets/reset" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3034"></A>Preference: BLOCK PATH FROM CELL "uartPackets/reset" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3035"></A>Preference: BLOCK PATH FROM CELL "uartPackets/receiveDataLength[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3036"></A>Preference: BLOCK PATH FROM CELL "uartPackets/receiveDataLength[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3037"></A>Preference: BLOCK PATH FROM CELL "uartPackets/receiveDataLength[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3038"></A>Preference: BLOCK PATH FROM CELL "uartPackets/receiveDataLength[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3039"></A>Preference: BLOCK PATH FROM CELL "uartPackets/receiveDataLength[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3040"></A>Preference: BLOCK PATH FROM CELL "uartPackets/receiveDataLength[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3041"></A>Preference: BLOCK PATH FROM CELL "uartPackets/receiveDataLength[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3042"></A>Preference: BLOCK PATH FROM CELL "uartPackets/receiveDataLength[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3043"></A>Preference: BLOCK PATH FROM CELL "uartPackets/receiveDataLength[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3044"></A>Preference: BLOCK PATH FROM CELL "uartPackets/receiveDataLength[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3045"></A>Preference: BLOCK PATH FROM CELL "uartPackets/receiveDataLength[5]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3046"></A>Preference: BLOCK PATH FROM CELL "uartPackets/receiveDataLength[5]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3047"></A>Preference: BLOCK PATH FROM CELL "uartPackets/receiveDataLength[6]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3048"></A>Preference: BLOCK PATH FROM CELL "uartPackets/receiveDataLength[6]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3049"></A>Preference: BLOCK PATH FROM CELL "uartPackets/receiveDataLength[7]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3050"></A>Preference: BLOCK PATH FROM CELL "uartPackets/receiveDataLength[7]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3051"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opTxReady" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3052"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opTxReady" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3053"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Valid" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3054"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Valid" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3055"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Source[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3056"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Source[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3057"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Source[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3058"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Source[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3059"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Source[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3060"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Source[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3061"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Source[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3062"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Source[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3063"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Source[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3064"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Source[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3065"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Source[5]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3066"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Source[5]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3067"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Source[6]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3068"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Source[6]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3069"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Source[7]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3070"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Source[7]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3071"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.SoP" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3072"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.SoP" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3073"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Length[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3074"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Length[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3075"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Length[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3076"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Length[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3077"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Length[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3078"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Length[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3079"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Length[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3080"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Length[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3081"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Length[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3082"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Length[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3083"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Length[5]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3084"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Length[5]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3085"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Length[6]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3086"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Length[6]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3087"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Length[7]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3088"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Length[7]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3089"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.EoP" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3090"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.EoP" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3091"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Destination[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3092"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Destination[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3093"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Destination[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3094"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Destination[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3095"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Destination[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3096"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Destination[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3097"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Destination[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3098"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Destination[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3099"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Destination[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3100"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Destination[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3101"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Destination[5]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3102"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Destination[5]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3103"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Destination[6]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3104"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Destination[6]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3105"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Destination[7]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3106"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Destination[7]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3107"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Data[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3108"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Data[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3109"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Data[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3110"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Data[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3111"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Data[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3112"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Data[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3113"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Data[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3114"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Data[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3115"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Data[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3116"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Data[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3117"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Data[5]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3118"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Data[5]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3119"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Data[6]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3120"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Data[6]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3121"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Data[7]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3122"></A>Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Data[7]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3123"></A>Preference: BLOCK PATH FROM CELL "uartPackets/localTxSource[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3124"></A>Preference: BLOCK PATH FROM CELL "uartPackets/localTxSource[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3125"></A>Preference: BLOCK PATH FROM CELL "uartPackets/localTxSource[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3126"></A>Preference: BLOCK PATH FROM CELL "uartPackets/localTxSource[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3127"></A>Preference: BLOCK PATH FROM CELL "uartPackets/localTxSource[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3128"></A>Preference: BLOCK PATH FROM CELL "uartPackets/localTxSource[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3129"></A>Preference: BLOCK PATH FROM CELL "uartPackets/localTxSource[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3130"></A>Preference: BLOCK PATH FROM CELL "uartPackets/localTxSource[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3131"></A>Preference: BLOCK PATH FROM CELL "uartPackets/localTxSource[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3132"></A>Preference: BLOCK PATH FROM CELL "uartPackets/localTxSource[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3133"></A>Preference: BLOCK PATH FROM CELL "uartPackets/localTxSource[5]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3134"></A>Preference: BLOCK PATH FROM CELL "uartPackets/localTxSource[5]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3135"></A>Preference: BLOCK PATH FROM CELL "uartPackets/localTxSource[6]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3136"></A>Preference: BLOCK PATH FROM CELL "uartPackets/localTxSource[6]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3137"></A>Preference: BLOCK PATH FROM CELL "uartPackets/localTxSource[7]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3138"></A>Preference: BLOCK PATH FROM CELL "uartPackets/localTxSource[7]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3139"></A>Preference: BLOCK PATH FROM CELL "uartPackets/localTxLength[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3140"></A>Preference: BLOCK PATH FROM CELL "uartPackets/localTxLength[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3141"></A>Preference: BLOCK PATH FROM CELL "uartPackets/localTxLength[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3142"></A>Preference: BLOCK PATH FROM CELL "uartPackets/localTxLength[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3143"></A>Preference: BLOCK PATH FROM CELL "uartPackets/localTxLength[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3144"></A>Preference: BLOCK PATH FROM CELL "uartPackets/localTxLength[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3145"></A>Preference: BLOCK PATH FROM CELL "uartPackets/localTxLength[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3146"></A>Preference: BLOCK PATH FROM CELL "uartPackets/localTxLength[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3147"></A>Preference: BLOCK PATH FROM CELL "uartPackets/localTxLength[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3148"></A>Preference: BLOCK PATH FROM CELL "uartPackets/localTxLength[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3149"></A>Preference: BLOCK PATH FROM CELL "uartPackets/localTxLength[5]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3150"></A>Preference: BLOCK PATH FROM CELL "uartPackets/localTxLength[5]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3151"></A>Preference: BLOCK PATH FROM CELL "uartPackets/localTxLength[6]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3152"></A>Preference: BLOCK PATH FROM CELL "uartPackets/localTxLength[6]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3153"></A>Preference: BLOCK PATH FROM CELL "uartPackets/localTxLength[7]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3154"></A>Preference: BLOCK PATH FROM CELL "uartPackets/localTxLength[7]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3155"></A>Preference: BLOCK PATH FROM CELL "uartPackets/localTxData[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3156"></A>Preference: BLOCK PATH FROM CELL "uartPackets/localTxData[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3157"></A>Preference: BLOCK PATH FROM CELL "uartPackets/localTxData[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3158"></A>Preference: BLOCK PATH FROM CELL "uartPackets/localTxData[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3159"></A>Preference: BLOCK PATH FROM CELL "uartPackets/localTxData[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3160"></A>Preference: BLOCK PATH FROM CELL "uartPackets/localTxData[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3161"></A>Preference: BLOCK PATH FROM CELL "uartPackets/localTxData[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3162"></A>Preference: BLOCK PATH FROM CELL "uartPackets/localTxData[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3163"></A>Preference: BLOCK PATH FROM CELL "uartPackets/localTxData[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3164"></A>Preference: BLOCK PATH FROM CELL "uartPackets/localTxData[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3165"></A>Preference: BLOCK PATH FROM CELL "uartPackets/localTxData[5]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3166"></A>Preference: BLOCK PATH FROM CELL "uartPackets/localTxData[5]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3167"></A>Preference: BLOCK PATH FROM CELL "uartPackets/localTxData[6]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3168"></A>Preference: BLOCK PATH FROM CELL "uartPackets/localTxData[6]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3169"></A>Preference: BLOCK PATH FROM CELL "uartPackets/localTxData[7]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3170"></A>Preference: BLOCK PATH FROM CELL "uartPackets/localTxData[7]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3171"></A>Preference: BLOCK PATH FROM CELL "uartPackets/locaTxDestination[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3172"></A>Preference: BLOCK PATH FROM CELL "uartPackets/locaTxDestination[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3173"></A>Preference: BLOCK PATH FROM CELL "uartPackets/locaTxDestination[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3174"></A>Preference: BLOCK PATH FROM CELL "uartPackets/locaTxDestination[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3175"></A>Preference: BLOCK PATH FROM CELL "uartPackets/locaTxDestination[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3176"></A>Preference: BLOCK PATH FROM CELL "uartPackets/locaTxDestination[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3177"></A>Preference: BLOCK PATH FROM CELL "uartPackets/locaTxDestination[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3178"></A>Preference: BLOCK PATH FROM CELL "uartPackets/locaTxDestination[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3179"></A>Preference: BLOCK PATH FROM CELL "uartPackets/locaTxDestination[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3180"></A>Preference: BLOCK PATH FROM CELL "uartPackets/locaTxDestination[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3181"></A>Preference: BLOCK PATH FROM CELL "uartPackets/locaTxDestination[5]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3182"></A>Preference: BLOCK PATH FROM CELL "uartPackets/locaTxDestination[5]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3183"></A>Preference: BLOCK PATH FROM CELL "uartPackets/locaTxDestination[6]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3184"></A>Preference: BLOCK PATH FROM CELL "uartPackets/locaTxDestination[6]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3185"></A>Preference: BLOCK PATH FROM CELL "uartPackets/locaTxDestination[7]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3186"></A>Preference: BLOCK PATH FROM CELL "uartPackets/locaTxDestination[7]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3187"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_TxSend" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3188"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_TxSend" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3189"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_TxData_tri_enable" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3190"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_TxData_tri_enable" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3191"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_TxData[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3192"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_TxData[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3193"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_TxData[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3194"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_TxData[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3195"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_TxData[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3196"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_TxData[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3197"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_TxData[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3198"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_TxData[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3199"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_TxData[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3200"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_TxData[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3201"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_TxData[5]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3202"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_TxData[5]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3203"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_TxData[6]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3204"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_TxData[6]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3205"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_TxData[7]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3206"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_TxData[7]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3207"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/txState[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3208"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/txState[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3209"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/txCounter[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3210"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/txCounter[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3211"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/txCounter[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3212"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/txCounter[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3213"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/txCounter[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3214"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/txCounter[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3215"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/txCounter[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3216"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/txCounter[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3217"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/txCounter[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3218"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/txCounter[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3219"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/txCounter[5]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3220"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/txCounter[5]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3221"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/txCounter[6]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3222"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/txCounter[6]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3223"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/txCounter[7]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3224"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/txCounter[7]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3225"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/txCounter[8]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3226"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/txCounter[8]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3227"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/txBitCounter[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3228"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/txBitCounter[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3229"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/txBitCounter[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3230"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/txBitCounter[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3231"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/txBitCounter[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3232"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/txBitCounter[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3233"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/txBitCounter[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3234"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/txBitCounter[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3235"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/txBitCounter[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3236"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/txBitCounter[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3237"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/rxCounter[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3238"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/rxCounter[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3239"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/rxCounter[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3240"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/rxCounter[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3241"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/rxCounter[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3242"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/rxCounter[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3243"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/rxCounter[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3244"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/rxCounter[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3245"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/rxCounter[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3246"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/rxCounter[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3247"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/rxCounter[5]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3248"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/rxCounter[5]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3249"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/rxCounter[6]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3250"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/rxCounter[6]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3251"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/rxCounter[7]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3252"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/rxCounter[7]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3253"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/rxCounter[8]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3254"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/rxCounter[8]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3255"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/reset" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3256"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/reset" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3257"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/opTxBusy" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3258"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/opTxBusy" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3259"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/opRxValid" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3260"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/opRxValid" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3261"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/opRxData_1[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3262"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/opRxData_1[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3263"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/opRxData_1[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3264"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/opRxData_1[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3265"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/opRxData_1[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3266"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/opRxData_1[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3267"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/opRxData_1[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3268"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/opRxData_1[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3269"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/opRxData_1[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3270"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/opRxData_1[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3271"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/opRxData_1[5]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3272"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/opRxData_1[5]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3273"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/opRxData_1[6]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3274"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/opRxData_1[6]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3275"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/opRxData_1[7]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3276"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/opRxData_1[7]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3277"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localTxData[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3278"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localTxData[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3279"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localTxData[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3280"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localTxData[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3281"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localTxData[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3282"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localTxData[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3283"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localTxData[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3284"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localTxData[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3285"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localTxData[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3286"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localTxData[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3287"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localTxData[5]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3288"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localTxData[5]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3289"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localTxData[6]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3290"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localTxData[6]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3291"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localTxData[7]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3292"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localTxData[7]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3293"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localTxData[8]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3294"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localTxData[8]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3295"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localTxData[9]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3296"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localTxData[9]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3297"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localRxData[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3298"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localRxData[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3299"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localRxData[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3300"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localRxData[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3301"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localRxData[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3302"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localRxData[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3303"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localRxData[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3304"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localRxData[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3305"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localRxData[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3306"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localRxData[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3307"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localRxData[5]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3308"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localRxData[5]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3309"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localRxData[6]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3310"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localRxData[6]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3311"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localRxData[7]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3312"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localRxData[7]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3313"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localRxData[8]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3314"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localRxData[8]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3315"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localRxData[9]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3316"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localRxData[9]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3317"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/edgeDetector[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3318"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/edgeDetector[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3319"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/clockEnable" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3320"></A>Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/clockEnable" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "ipClk" 50.000000 MHz ;  |            -|            -|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 2 clocks:

Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK   Loads: 181
   No transfer within this clock domain is found

Clock Domain: ipClk_c   Source: ipClk.PAD   Loads: 252
   Covered under: FREQUENCY PORT "ipClk" 50.000000 MHz ;

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 3438 paths, 2 nets, and 4737 connections (96.09% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
