Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2.1 (lin64) Build 1957588 Wed Aug  9 16:32:10 MDT 2017
| Date         : Mon Dec  3 17:58:23 2018
| Host         : ccblincad08.ece.gatech.edu running 64-bit unknown
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file adder_timing_summary_routed.rpt -rpx adder_timing_summary_routed.rpx
| Design       : adder
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.18 2017-07-26
---------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 67 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 34 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.387        0.000                      0                  704        0.142        0.000                      0                  704        4.500        0.000                       0                   363  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)       Period(ns)      Frequency(MHz)
-----      ------------       ----------      --------------
clk_pin_p  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pin_p           0.387        0.000                      0                  704        0.142        0.000                      0                  704        4.500        0.000                       0                   363  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pin_p
  To Clock:  clk_pin_p

Setup :            0  Failing Endpoints,  Worst Slack        0.387ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.387ns  (required time - arrival time)
  Source:                 shift_right_pos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            small_significand_shifted_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin_p rise@10.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        9.503ns  (logic 3.813ns (40.123%)  route 5.690ns (59.877%))
  Logic Levels:           13  (CARRY4=6 LUT1=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.484ns = ( 14.484 - 10.000 ) 
    Source Clock Delay      (SCD):    4.925ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.208    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.304 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         1.620     4.925    clk_IBUF_BUFG
    SLICE_X4Y27          FDRE                                         r  shift_right_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.419     5.344 f  shift_right_pos_reg[2]/Q
                         net (fo=71, routed)          0.670     6.014    shift_right_pos_reg_n_0_[2]
    SLICE_X9Y23          LUT1 (Prop_lut1_I0_O)        0.296     6.310 r  small_significand_shifted[2]_i_12/O
                         net (fo=1, routed)           0.000     6.310    small_significand_shifted[2]_i_12_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.860 r  small_significand_shifted_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.860    small_significand_shifted_reg[2]_i_4_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.974 r  small_significand_shifted_reg[2]_i_19/CO[3]
                         net (fo=1, routed)           0.009     6.983    small_significand_shifted_reg[2]_i_19_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.254 r  small_significand_shifted_reg[26]_i_31/CO[0]
                         net (fo=50, routed)          0.764     8.017    small_significand_shifted_reg[26]_i_31_n_3
    SLICE_X11Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.923     8.940 r  small_significand_shifted_reg[21]_i_26/CO[3]
                         net (fo=1, routed)           0.009     8.949    small_significand_shifted_reg[21]_i_26_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.063 r  small_significand_shifted_reg[21]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.063    small_significand_shifted_reg[21]_i_12_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.177 f  small_significand_shifted_reg[21]_i_6/CO[3]
                         net (fo=40, routed)          1.238    10.415    shifter21_in
    SLICE_X12Y23         LUT4 (Prop_lut4_I1_O)        0.124    10.539 f  small_significand_shifted[26]_i_51/O
                         net (fo=1, routed)           0.443    10.983    small_significand_shifted[26]_i_51_n_0
    SLICE_X12Y24         LUT6 (Prop_lut6_I4_O)        0.124    11.107 r  small_significand_shifted[26]_i_26/O
                         net (fo=22, routed)          1.186    12.292    small_significand_shifted[26]_i_26_n_0
    SLICE_X11Y28         LUT6 (Prop_lut6_I5_O)        0.124    12.416 f  small_significand_shifted[25]_i_21/O
                         net (fo=1, routed)           0.000    12.416    small_significand_shifted[25]_i_21_n_0
    SLICE_X11Y28         MUXF7 (Prop_muxf7_I1_O)      0.217    12.633 f  small_significand_shifted_reg[25]_i_12/O
                         net (fo=2, routed)           0.808    13.441    small_significand_shifted_reg[25]_i_12_n_0
    SLICE_X14Y24         LUT5 (Prop_lut5_I0_O)        0.299    13.740 f  small_significand_shifted[25]_i_4/O
                         net (fo=1, routed)           0.564    14.304    small_significand_shifted[25]_i_4_n_0
    SLICE_X13Y24         LUT6 (Prop_lut6_I4_O)        0.124    14.428 r  small_significand_shifted[25]_i_1/O
                         net (fo=1, routed)           0.000    14.428    small_significand_shifted[25]_i_1_n_0
    SLICE_X13Y24         FDRE                                         r  small_significand_shifted_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                     10.000    10.000 r  
    C15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.802    10.802 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.957    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.048 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         1.436    14.484    clk_IBUF_BUFG
    SLICE_X13Y24         FDRE                                         r  small_significand_shifted_reg[25]/C
                         clock pessimism              0.335    14.820    
                         clock uncertainty           -0.035    14.784    
    SLICE_X13Y24         FDRE (Setup_fdre_C_D)        0.031    14.815    small_significand_shifted_reg[25]
  -------------------------------------------------------------------
                         required time                         14.815    
                         arrival time                         -14.428    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.762ns  (required time - arrival time)
  Source:                 shift_right_pos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            small_significand_shifted_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin_p rise@10.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        9.169ns  (logic 3.638ns (39.677%)  route 5.531ns (60.323%))
  Logic Levels:           13  (CARRY4=6 LUT1=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.491ns = ( 14.491 - 10.000 ) 
    Source Clock Delay      (SCD):    4.925ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.208    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.304 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         1.620     4.925    clk_IBUF_BUFG
    SLICE_X4Y27          FDRE                                         r  shift_right_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.419     5.344 f  shift_right_pos_reg[2]/Q
                         net (fo=71, routed)          0.670     6.014    shift_right_pos_reg_n_0_[2]
    SLICE_X9Y23          LUT1 (Prop_lut1_I0_O)        0.296     6.310 r  small_significand_shifted[2]_i_12/O
                         net (fo=1, routed)           0.000     6.310    small_significand_shifted[2]_i_12_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.860 r  small_significand_shifted_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.860    small_significand_shifted_reg[2]_i_4_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.974 r  small_significand_shifted_reg[2]_i_19/CO[3]
                         net (fo=1, routed)           0.009     6.983    small_significand_shifted_reg[2]_i_19_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.254 r  small_significand_shifted_reg[26]_i_31/CO[0]
                         net (fo=50, routed)          0.764     8.017    small_significand_shifted_reg[26]_i_31_n_3
    SLICE_X11Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.923     8.940 r  small_significand_shifted_reg[21]_i_26/CO[3]
                         net (fo=1, routed)           0.009     8.949    small_significand_shifted_reg[21]_i_26_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.063 r  small_significand_shifted_reg[21]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.063    small_significand_shifted_reg[21]_i_12_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.177 f  small_significand_shifted_reg[21]_i_6/CO[3]
                         net (fo=40, routed)          1.238    10.415    shifter21_in
    SLICE_X12Y23         LUT4 (Prop_lut4_I1_O)        0.124    10.539 f  small_significand_shifted[26]_i_51/O
                         net (fo=1, routed)           0.443    10.983    small_significand_shifted[26]_i_51_n_0
    SLICE_X12Y24         LUT6 (Prop_lut6_I4_O)        0.124    11.107 r  small_significand_shifted[26]_i_26/O
                         net (fo=22, routed)          0.947    12.054    small_significand_shifted[26]_i_26_n_0
    SLICE_X11Y27         LUT5 (Prop_lut5_I4_O)        0.124    12.178 f  small_significand_shifted[26]_i_15/O
                         net (fo=24, routed)          1.035    13.213    small_significand_shifted[26]_i_15_n_0
    SLICE_X13Y20         LUT6 (Prop_lut6_I2_O)        0.124    13.337 r  small_significand_shifted[10]_i_3/O
                         net (fo=2, routed)           0.416    13.753    small_significand_shifted[10]_i_3_n_0
    SLICE_X13Y18         LUT6 (Prop_lut6_I3_O)        0.124    13.877 r  small_significand_shifted[18]_i_4/O
                         net (fo=1, routed)           0.000    13.877    small_significand_shifted[18]_i_4_n_0
    SLICE_X13Y18         MUXF7 (Prop_muxf7_I1_O)      0.217    14.094 r  small_significand_shifted_reg[18]_i_1/O
                         net (fo=1, routed)           0.000    14.094    small_significand_shifted_reg[18]_i_1_n_0
    SLICE_X13Y18         FDRE                                         r  small_significand_shifted_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                     10.000    10.000 r  
    C15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.802    10.802 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.957    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.048 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         1.443    14.491    clk_IBUF_BUFG
    SLICE_X13Y18         FDRE                                         r  small_significand_shifted_reg[18]/C
                         clock pessimism              0.335    14.827    
                         clock uncertainty           -0.035    14.791    
    SLICE_X13Y18         FDRE (Setup_fdre_C_D)        0.064    14.855    small_significand_shifted_reg[18]
  -------------------------------------------------------------------
                         required time                         14.855    
                         arrival time                         -14.094    
  -------------------------------------------------------------------
                         slack                                  0.762    

Slack (MET) :             0.773ns  (required time - arrival time)
  Source:                 shift_right_pos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            small_significand_shifted_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin_p rise@10.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        9.116ns  (logic 3.813ns (41.829%)  route 5.303ns (58.171%))
  Logic Levels:           13  (CARRY4=6 LUT1=1 LUT4=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.484ns = ( 14.484 - 10.000 ) 
    Source Clock Delay      (SCD):    4.925ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.208    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.304 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         1.620     4.925    clk_IBUF_BUFG
    SLICE_X4Y27          FDRE                                         r  shift_right_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.419     5.344 f  shift_right_pos_reg[2]/Q
                         net (fo=71, routed)          0.670     6.014    shift_right_pos_reg_n_0_[2]
    SLICE_X9Y23          LUT1 (Prop_lut1_I0_O)        0.296     6.310 r  small_significand_shifted[2]_i_12/O
                         net (fo=1, routed)           0.000     6.310    small_significand_shifted[2]_i_12_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.860 r  small_significand_shifted_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.860    small_significand_shifted_reg[2]_i_4_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.974 r  small_significand_shifted_reg[2]_i_19/CO[3]
                         net (fo=1, routed)           0.009     6.983    small_significand_shifted_reg[2]_i_19_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.254 r  small_significand_shifted_reg[26]_i_31/CO[0]
                         net (fo=50, routed)          0.764     8.017    small_significand_shifted_reg[26]_i_31_n_3
    SLICE_X11Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.923     8.940 r  small_significand_shifted_reg[21]_i_26/CO[3]
                         net (fo=1, routed)           0.009     8.949    small_significand_shifted_reg[21]_i_26_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.063 r  small_significand_shifted_reg[21]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.063    small_significand_shifted_reg[21]_i_12_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.177 f  small_significand_shifted_reg[21]_i_6/CO[3]
                         net (fo=40, routed)          1.238    10.415    shifter21_in
    SLICE_X12Y23         LUT4 (Prop_lut4_I1_O)        0.124    10.539 f  small_significand_shifted[26]_i_51/O
                         net (fo=1, routed)           0.443    10.983    small_significand_shifted[26]_i_51_n_0
    SLICE_X12Y24         LUT6 (Prop_lut6_I4_O)        0.124    11.107 r  small_significand_shifted[26]_i_26/O
                         net (fo=22, routed)          1.186    12.292    small_significand_shifted[26]_i_26_n_0
    SLICE_X11Y28         LUT6 (Prop_lut6_I5_O)        0.124    12.416 f  small_significand_shifted[25]_i_21/O
                         net (fo=1, routed)           0.000    12.416    small_significand_shifted[25]_i_21_n_0
    SLICE_X11Y28         MUXF7 (Prop_muxf7_I1_O)      0.217    12.633 f  small_significand_shifted_reg[25]_i_12/O
                         net (fo=2, routed)           0.830    13.463    small_significand_shifted_reg[25]_i_12_n_0
    SLICE_X13Y24         LUT6 (Prop_lut6_I5_O)        0.299    13.762 f  small_significand_shifted[21]_i_3/O
                         net (fo=1, routed)           0.154    13.917    small_significand_shifted[21]_i_3_n_0
    SLICE_X13Y24         LUT6 (Prop_lut6_I1_O)        0.124    14.041 r  small_significand_shifted[21]_i_1/O
                         net (fo=1, routed)           0.000    14.041    small_significand_shifted[21]_i_1_n_0
    SLICE_X13Y24         FDRE                                         r  small_significand_shifted_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                     10.000    10.000 r  
    C15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.802    10.802 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.957    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.048 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         1.436    14.484    clk_IBUF_BUFG
    SLICE_X13Y24         FDRE                                         r  small_significand_shifted_reg[21]/C
                         clock pessimism              0.335    14.820    
                         clock uncertainty           -0.035    14.784    
    SLICE_X13Y24         FDRE (Setup_fdre_C_D)        0.029    14.813    small_significand_shifted_reg[21]
  -------------------------------------------------------------------
                         required time                         14.813    
                         arrival time                         -14.041    
  -------------------------------------------------------------------
                         slack                                  0.773    

Slack (MET) :             0.794ns  (required time - arrival time)
  Source:                 shift_right_pos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            small_significand_shifted_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin_p rise@10.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        9.164ns  (logic 3.421ns (37.330%)  route 5.743ns (62.670%))
  Logic Levels:           12  (CARRY4=6 LUT1=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.553ns = ( 14.553 - 10.000 ) 
    Source Clock Delay      (SCD):    4.925ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.208    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.304 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         1.620     4.925    clk_IBUF_BUFG
    SLICE_X4Y27          FDRE                                         r  shift_right_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.419     5.344 f  shift_right_pos_reg[2]/Q
                         net (fo=71, routed)          0.670     6.014    shift_right_pos_reg_n_0_[2]
    SLICE_X9Y23          LUT1 (Prop_lut1_I0_O)        0.296     6.310 r  small_significand_shifted[2]_i_12/O
                         net (fo=1, routed)           0.000     6.310    small_significand_shifted[2]_i_12_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.860 r  small_significand_shifted_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.860    small_significand_shifted_reg[2]_i_4_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.974 r  small_significand_shifted_reg[2]_i_19/CO[3]
                         net (fo=1, routed)           0.009     6.983    small_significand_shifted_reg[2]_i_19_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.254 r  small_significand_shifted_reg[26]_i_31/CO[0]
                         net (fo=50, routed)          0.764     8.017    small_significand_shifted_reg[26]_i_31_n_3
    SLICE_X11Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.923     8.940 r  small_significand_shifted_reg[21]_i_26/CO[3]
                         net (fo=1, routed)           0.009     8.949    small_significand_shifted_reg[21]_i_26_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.063 r  small_significand_shifted_reg[21]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.063    small_significand_shifted_reg[21]_i_12_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.177 f  small_significand_shifted_reg[21]_i_6/CO[3]
                         net (fo=40, routed)          1.238    10.415    shifter21_in
    SLICE_X12Y23         LUT4 (Prop_lut4_I1_O)        0.124    10.539 f  small_significand_shifted[26]_i_51/O
                         net (fo=1, routed)           0.443    10.983    small_significand_shifted[26]_i_51_n_0
    SLICE_X12Y24         LUT6 (Prop_lut6_I4_O)        0.124    11.107 r  small_significand_shifted[26]_i_26/O
                         net (fo=22, routed)          0.947    12.054    small_significand_shifted[26]_i_26_n_0
    SLICE_X11Y27         LUT5 (Prop_lut5_I4_O)        0.124    12.178 f  small_significand_shifted[26]_i_15/O
                         net (fo=24, routed)          0.955    13.133    small_significand_shifted[26]_i_15_n_0
    SLICE_X12Y24         LUT6 (Prop_lut6_I3_O)        0.124    13.257 r  small_significand_shifted[17]_i_3/O
                         net (fo=2, routed)           0.708    13.965    small_significand_shifted[17]_i_3_n_0
    SLICE_X7Y23          LUT6 (Prop_lut6_I3_O)        0.124    14.089 r  small_significand_shifted[9]_i_1/O
                         net (fo=1, routed)           0.000    14.089    small_significand_shifted[9]_i_1_n_0
    SLICE_X7Y23          FDRE                                         r  small_significand_shifted_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                     10.000    10.000 r  
    C15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.802    10.802 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.957    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.048 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         1.505    14.553    clk_IBUF_BUFG
    SLICE_X7Y23          FDRE                                         r  small_significand_shifted_reg[9]/C
                         clock pessimism              0.335    14.889    
                         clock uncertainty           -0.035    14.853    
    SLICE_X7Y23          FDRE (Setup_fdre_C_D)        0.029    14.882    small_significand_shifted_reg[9]
  -------------------------------------------------------------------
                         required time                         14.882    
                         arrival time                         -14.089    
  -------------------------------------------------------------------
                         slack                                  0.794    

Slack (MET) :             0.841ns  (required time - arrival time)
  Source:                 shift_right_pos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            small_significand_shifted_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin_p rise@10.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        9.050ns  (logic 3.421ns (37.800%)  route 5.629ns (62.200%))
  Logic Levels:           12  (CARRY4=6 LUT1=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.487ns = ( 14.487 - 10.000 ) 
    Source Clock Delay      (SCD):    4.925ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.208    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.304 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         1.620     4.925    clk_IBUF_BUFG
    SLICE_X4Y27          FDRE                                         r  shift_right_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.419     5.344 f  shift_right_pos_reg[2]/Q
                         net (fo=71, routed)          0.670     6.014    shift_right_pos_reg_n_0_[2]
    SLICE_X9Y23          LUT1 (Prop_lut1_I0_O)        0.296     6.310 r  small_significand_shifted[2]_i_12/O
                         net (fo=1, routed)           0.000     6.310    small_significand_shifted[2]_i_12_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.860 r  small_significand_shifted_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.860    small_significand_shifted_reg[2]_i_4_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.974 r  small_significand_shifted_reg[2]_i_19/CO[3]
                         net (fo=1, routed)           0.009     6.983    small_significand_shifted_reg[2]_i_19_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.254 r  small_significand_shifted_reg[26]_i_31/CO[0]
                         net (fo=50, routed)          0.764     8.017    small_significand_shifted_reg[26]_i_31_n_3
    SLICE_X11Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.923     8.940 r  small_significand_shifted_reg[21]_i_26/CO[3]
                         net (fo=1, routed)           0.009     8.949    small_significand_shifted_reg[21]_i_26_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.063 r  small_significand_shifted_reg[21]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.063    small_significand_shifted_reg[21]_i_12_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.177 f  small_significand_shifted_reg[21]_i_6/CO[3]
                         net (fo=40, routed)          1.238    10.415    shifter21_in
    SLICE_X12Y23         LUT4 (Prop_lut4_I1_O)        0.124    10.539 f  small_significand_shifted[26]_i_51/O
                         net (fo=1, routed)           0.443    10.983    small_significand_shifted[26]_i_51_n_0
    SLICE_X12Y24         LUT6 (Prop_lut6_I4_O)        0.124    11.107 r  small_significand_shifted[26]_i_26/O
                         net (fo=22, routed)          0.947    12.054    small_significand_shifted[26]_i_26_n_0
    SLICE_X11Y27         LUT5 (Prop_lut5_I4_O)        0.124    12.178 f  small_significand_shifted[26]_i_15/O
                         net (fo=24, routed)          0.941    13.119    small_significand_shifted[26]_i_15_n_0
    SLICE_X12Y23         LUT6 (Prop_lut6_I2_O)        0.124    13.243 f  small_significand_shifted[13]_i_4/O
                         net (fo=1, routed)           0.608    13.851    small_significand_shifted[13]_i_4_n_0
    SLICE_X9Y22          LUT6 (Prop_lut6_I2_O)        0.124    13.975 r  small_significand_shifted[13]_i_1/O
                         net (fo=1, routed)           0.000    13.975    small_significand_shifted[13]_i_1_n_0
    SLICE_X9Y22          FDRE                                         r  small_significand_shifted_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                     10.000    10.000 r  
    C15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.802    10.802 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.957    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.048 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         1.439    14.487    clk_IBUF_BUFG
    SLICE_X9Y22          FDRE                                         r  small_significand_shifted_reg[13]/C
                         clock pessimism              0.335    14.823    
                         clock uncertainty           -0.035    14.787    
    SLICE_X9Y22          FDRE (Setup_fdre_C_D)        0.029    14.816    small_significand_shifted_reg[13]
  -------------------------------------------------------------------
                         required time                         14.816    
                         arrival time                         -13.975    
  -------------------------------------------------------------------
                         slack                                  0.841    

Slack (MET) :             0.898ns  (required time - arrival time)
  Source:                 shift_right_pos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            small_significand_shifted_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin_p rise@10.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        9.032ns  (logic 3.638ns (40.281%)  route 5.394ns (59.719%))
  Logic Levels:           13  (CARRY4=6 LUT1=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.490ns = ( 14.490 - 10.000 ) 
    Source Clock Delay      (SCD):    4.925ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.208    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.304 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         1.620     4.925    clk_IBUF_BUFG
    SLICE_X4Y27          FDRE                                         r  shift_right_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.419     5.344 f  shift_right_pos_reg[2]/Q
                         net (fo=71, routed)          0.670     6.014    shift_right_pos_reg_n_0_[2]
    SLICE_X9Y23          LUT1 (Prop_lut1_I0_O)        0.296     6.310 r  small_significand_shifted[2]_i_12/O
                         net (fo=1, routed)           0.000     6.310    small_significand_shifted[2]_i_12_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.860 r  small_significand_shifted_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.860    small_significand_shifted_reg[2]_i_4_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.974 r  small_significand_shifted_reg[2]_i_19/CO[3]
                         net (fo=1, routed)           0.009     6.983    small_significand_shifted_reg[2]_i_19_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.254 r  small_significand_shifted_reg[26]_i_31/CO[0]
                         net (fo=50, routed)          0.764     8.017    small_significand_shifted_reg[26]_i_31_n_3
    SLICE_X11Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.923     8.940 r  small_significand_shifted_reg[21]_i_26/CO[3]
                         net (fo=1, routed)           0.009     8.949    small_significand_shifted_reg[21]_i_26_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.063 r  small_significand_shifted_reg[21]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.063    small_significand_shifted_reg[21]_i_12_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.177 f  small_significand_shifted_reg[21]_i_6/CO[3]
                         net (fo=40, routed)          1.238    10.415    shifter21_in
    SLICE_X12Y23         LUT4 (Prop_lut4_I1_O)        0.124    10.539 f  small_significand_shifted[26]_i_51/O
                         net (fo=1, routed)           0.443    10.983    small_significand_shifted[26]_i_51_n_0
    SLICE_X12Y24         LUT6 (Prop_lut6_I4_O)        0.124    11.107 r  small_significand_shifted[26]_i_26/O
                         net (fo=22, routed)          0.947    12.054    small_significand_shifted[26]_i_26_n_0
    SLICE_X11Y27         LUT5 (Prop_lut5_I4_O)        0.124    12.178 f  small_significand_shifted[26]_i_15/O
                         net (fo=24, routed)          0.750    12.928    small_significand_shifted[26]_i_15_n_0
    SLICE_X11Y19         LUT6 (Prop_lut6_I4_O)        0.124    13.052 r  small_significand_shifted[8]_i_2/O
                         net (fo=2, routed)           0.563    13.615    small_significand_shifted[8]_i_2_n_0
    SLICE_X13Y19         LUT6 (Prop_lut6_I3_O)        0.124    13.739 r  small_significand_shifted[16]_i_3/O
                         net (fo=1, routed)           0.000    13.739    small_significand_shifted[16]_i_3_n_0
    SLICE_X13Y19         MUXF7 (Prop_muxf7_I1_O)      0.217    13.956 r  small_significand_shifted_reg[16]_i_1/O
                         net (fo=1, routed)           0.000    13.956    small_significand_shifted_reg[16]_i_1_n_0
    SLICE_X13Y19         FDRE                                         r  small_significand_shifted_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                     10.000    10.000 r  
    C15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.802    10.802 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.957    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.048 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         1.442    14.490    clk_IBUF_BUFG
    SLICE_X13Y19         FDRE                                         r  small_significand_shifted_reg[16]/C
                         clock pessimism              0.335    14.826    
                         clock uncertainty           -0.035    14.790    
    SLICE_X13Y19         FDRE (Setup_fdre_C_D)        0.064    14.854    small_significand_shifted_reg[16]
  -------------------------------------------------------------------
                         required time                         14.854    
                         arrival time                         -13.956    
  -------------------------------------------------------------------
                         slack                                  0.898    

Slack (MET) :             0.908ns  (required time - arrival time)
  Source:                 shift_right_pos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            small_significand_shifted_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin_p rise@10.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        9.039ns  (logic 3.421ns (37.847%)  route 5.618ns (62.153%))
  Logic Levels:           12  (CARRY4=6 LUT1=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.490ns = ( 14.490 - 10.000 ) 
    Source Clock Delay      (SCD):    4.925ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.208    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.304 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         1.620     4.925    clk_IBUF_BUFG
    SLICE_X4Y27          FDRE                                         r  shift_right_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.419     5.344 f  shift_right_pos_reg[2]/Q
                         net (fo=71, routed)          0.670     6.014    shift_right_pos_reg_n_0_[2]
    SLICE_X9Y23          LUT1 (Prop_lut1_I0_O)        0.296     6.310 r  small_significand_shifted[2]_i_12/O
                         net (fo=1, routed)           0.000     6.310    small_significand_shifted[2]_i_12_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.860 r  small_significand_shifted_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.860    small_significand_shifted_reg[2]_i_4_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.974 r  small_significand_shifted_reg[2]_i_19/CO[3]
                         net (fo=1, routed)           0.009     6.983    small_significand_shifted_reg[2]_i_19_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.254 r  small_significand_shifted_reg[26]_i_31/CO[0]
                         net (fo=50, routed)          0.764     8.017    small_significand_shifted_reg[26]_i_31_n_3
    SLICE_X11Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.923     8.940 r  small_significand_shifted_reg[21]_i_26/CO[3]
                         net (fo=1, routed)           0.009     8.949    small_significand_shifted_reg[21]_i_26_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.063 r  small_significand_shifted_reg[21]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.063    small_significand_shifted_reg[21]_i_12_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.177 f  small_significand_shifted_reg[21]_i_6/CO[3]
                         net (fo=40, routed)          1.238    10.415    shifter21_in
    SLICE_X12Y23         LUT4 (Prop_lut4_I1_O)        0.124    10.539 f  small_significand_shifted[26]_i_51/O
                         net (fo=1, routed)           0.443    10.983    small_significand_shifted[26]_i_51_n_0
    SLICE_X12Y24         LUT6 (Prop_lut6_I4_O)        0.124    11.107 r  small_significand_shifted[26]_i_26/O
                         net (fo=22, routed)          0.947    12.054    small_significand_shifted[26]_i_26_n_0
    SLICE_X11Y27         LUT5 (Prop_lut5_I4_O)        0.124    12.178 f  small_significand_shifted[26]_i_15/O
                         net (fo=24, routed)          1.035    13.213    small_significand_shifted[26]_i_15_n_0
    SLICE_X13Y20         LUT6 (Prop_lut6_I2_O)        0.124    13.337 r  small_significand_shifted[10]_i_3/O
                         net (fo=2, routed)           0.503    13.840    small_significand_shifted[10]_i_3_n_0
    SLICE_X12Y20         LUT6 (Prop_lut6_I2_O)        0.124    13.964 r  small_significand_shifted[10]_i_1/O
                         net (fo=1, routed)           0.000    13.964    small_significand_shifted[10]_i_1_n_0
    SLICE_X12Y20         FDRE                                         r  small_significand_shifted_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                     10.000    10.000 r  
    C15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.802    10.802 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.957    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.048 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         1.442    14.490    clk_IBUF_BUFG
    SLICE_X12Y20         FDRE                                         r  small_significand_shifted_reg[10]/C
                         clock pessimism              0.335    14.826    
                         clock uncertainty           -0.035    14.790    
    SLICE_X12Y20         FDRE (Setup_fdre_C_D)        0.081    14.871    small_significand_shifted_reg[10]
  -------------------------------------------------------------------
                         required time                         14.871    
                         arrival time                         -13.964    
  -------------------------------------------------------------------
                         slack                                  0.908    

Slack (MET) :             0.972ns  (required time - arrival time)
  Source:                 positions_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum_sh_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin_p rise@10.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        8.936ns  (logic 2.335ns (26.131%)  route 6.601ns (73.869%))
  Logic Levels:           7  (CARRY4=1 LUT1=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.496ns = ( 14.496 - 10.000 ) 
    Source Clock Delay      (SCD):    4.865ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.208    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.304 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         1.560     4.865    clk_IBUF_BUFG
    SLICE_X8Y31          FDRE                                         r  positions_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y31          FDRE (Prop_fdre_C_Q)         0.518     5.383 f  positions_reg[0]/Q
                         net (fo=92, routed)          1.023     6.406    positions_reg_n_0_[0]
    SLICE_X8Y45          LUT1 (Prop_lut1_I0_O)        0.124     6.530 r  sum_sh[11]_i_21/O
                         net (fo=1, routed)           0.520     7.050    sum_sh[11]_i_21_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.662     7.712 f  sum_sh_reg[11]_i_11/O[3]
                         net (fo=75, routed)          1.354     9.067    sum_sh3[4]
    SLICE_X7Y37          LUT4 (Prop_lut4_I0_O)        0.333     9.400 f  sum_sh[8]_i_30/O
                         net (fo=3, routed)           0.925    10.325    sum_sh[8]_i_30_n_0
    SLICE_X8Y37          LUT6 (Prop_lut6_I3_O)        0.326    10.651 f  sum_sh[8]_i_15/O
                         net (fo=4, routed)           0.908    11.559    sum_sh[8]_i_15_n_0
    SLICE_X7Y36          LUT6 (Prop_lut6_I1_O)        0.124    11.683 r  sum_sh[10]_i_4/O
                         net (fo=1, routed)           0.528    12.211    sum_sh[10]_i_4_n_0
    SLICE_X8Y36          LUT6 (Prop_lut6_I2_O)        0.124    12.335 r  sum_sh[10]_i_2/O
                         net (fo=3, routed)           0.782    13.117    sum_sh[10]_i_2_n_0
    SLICE_X13Y36         LUT5 (Prop_lut5_I3_O)        0.124    13.241 r  sum_sh[10]_i_1/O
                         net (fo=1, routed)           0.559    13.800    sum_sh[10]_i_1_n_0
    SLICE_X14Y36         FDRE                                         r  sum_sh_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                     10.000    10.000 r  
    C15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.802    10.802 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.957    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.048 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         1.448    14.496    clk_IBUF_BUFG
    SLICE_X14Y36         FDRE                                         r  sum_sh_reg[10]/C
                         clock pessimism              0.335    14.832    
                         clock uncertainty           -0.035    14.796    
    SLICE_X14Y36         FDRE (Setup_fdre_C_D)       -0.024    14.772    sum_sh_reg[10]
  -------------------------------------------------------------------
                         required time                         14.772    
                         arrival time                         -13.800    
  -------------------------------------------------------------------
                         slack                                  0.972    

Slack (MET) :             0.995ns  (required time - arrival time)
  Source:                 shift_right_pos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            small_significand_shifted_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin_p rise@10.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        8.902ns  (logic 3.421ns (38.430%)  route 5.481ns (61.570%))
  Logic Levels:           12  (CARRY4=6 LUT1=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.490ns = ( 14.490 - 10.000 ) 
    Source Clock Delay      (SCD):    4.925ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.208    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.304 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         1.620     4.925    clk_IBUF_BUFG
    SLICE_X4Y27          FDRE                                         r  shift_right_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.419     5.344 f  shift_right_pos_reg[2]/Q
                         net (fo=71, routed)          0.670     6.014    shift_right_pos_reg_n_0_[2]
    SLICE_X9Y23          LUT1 (Prop_lut1_I0_O)        0.296     6.310 r  small_significand_shifted[2]_i_12/O
                         net (fo=1, routed)           0.000     6.310    small_significand_shifted[2]_i_12_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.860 r  small_significand_shifted_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.860    small_significand_shifted_reg[2]_i_4_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.974 r  small_significand_shifted_reg[2]_i_19/CO[3]
                         net (fo=1, routed)           0.009     6.983    small_significand_shifted_reg[2]_i_19_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.254 r  small_significand_shifted_reg[26]_i_31/CO[0]
                         net (fo=50, routed)          0.764     8.017    small_significand_shifted_reg[26]_i_31_n_3
    SLICE_X11Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.923     8.940 r  small_significand_shifted_reg[21]_i_26/CO[3]
                         net (fo=1, routed)           0.009     8.949    small_significand_shifted_reg[21]_i_26_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.063 r  small_significand_shifted_reg[21]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.063    small_significand_shifted_reg[21]_i_12_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.177 f  small_significand_shifted_reg[21]_i_6/CO[3]
                         net (fo=40, routed)          1.238    10.415    shifter21_in
    SLICE_X12Y23         LUT4 (Prop_lut4_I1_O)        0.124    10.539 f  small_significand_shifted[26]_i_51/O
                         net (fo=1, routed)           0.443    10.983    small_significand_shifted[26]_i_51_n_0
    SLICE_X12Y24         LUT6 (Prop_lut6_I4_O)        0.124    11.107 r  small_significand_shifted[26]_i_26/O
                         net (fo=22, routed)          0.947    12.054    small_significand_shifted[26]_i_26_n_0
    SLICE_X11Y27         LUT5 (Prop_lut5_I4_O)        0.124    12.178 f  small_significand_shifted[26]_i_15/O
                         net (fo=24, routed)          0.938    13.116    small_significand_shifted[26]_i_15_n_0
    SLICE_X12Y19         LUT6 (Prop_lut6_I0_O)        0.124    13.240 r  small_significand_shifted[12]_i_5/O
                         net (fo=2, routed)           0.463    13.703    small_significand_shifted[12]_i_5_n_0
    SLICE_X13Y19         LUT6 (Prop_lut6_I5_O)        0.124    13.827 r  small_significand_shifted[12]_i_1/O
                         net (fo=1, routed)           0.000    13.827    small_significand_shifted[12]_i_1_n_0
    SLICE_X13Y19         FDRE                                         r  small_significand_shifted_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                     10.000    10.000 r  
    C15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.802    10.802 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.957    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.048 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         1.442    14.490    clk_IBUF_BUFG
    SLICE_X13Y19         FDRE                                         r  small_significand_shifted_reg[12]/C
                         clock pessimism              0.335    14.826    
                         clock uncertainty           -0.035    14.790    
    SLICE_X13Y19         FDRE (Setup_fdre_C_D)        0.031    14.821    small_significand_shifted_reg[12]
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                         -13.827    
  -------------------------------------------------------------------
                         slack                                  0.995    

Slack (MET) :             1.015ns  (required time - arrival time)
  Source:                 shift_right_pos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            small_significand_shifted_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin_p rise@10.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        8.921ns  (logic 3.421ns (38.346%)  route 5.500ns (61.654%))
  Logic Levels:           12  (CARRY4=6 LUT1=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.484ns = ( 14.484 - 10.000 ) 
    Source Clock Delay      (SCD):    4.925ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.208    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.304 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         1.620     4.925    clk_IBUF_BUFG
    SLICE_X4Y27          FDRE                                         r  shift_right_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.419     5.344 f  shift_right_pos_reg[2]/Q
                         net (fo=71, routed)          0.670     6.014    shift_right_pos_reg_n_0_[2]
    SLICE_X9Y23          LUT1 (Prop_lut1_I0_O)        0.296     6.310 r  small_significand_shifted[2]_i_12/O
                         net (fo=1, routed)           0.000     6.310    small_significand_shifted[2]_i_12_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.860 r  small_significand_shifted_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.860    small_significand_shifted_reg[2]_i_4_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.974 r  small_significand_shifted_reg[2]_i_19/CO[3]
                         net (fo=1, routed)           0.009     6.983    small_significand_shifted_reg[2]_i_19_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.254 r  small_significand_shifted_reg[26]_i_31/CO[0]
                         net (fo=50, routed)          0.764     8.017    small_significand_shifted_reg[26]_i_31_n_3
    SLICE_X11Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.923     8.940 r  small_significand_shifted_reg[21]_i_26/CO[3]
                         net (fo=1, routed)           0.009     8.949    small_significand_shifted_reg[21]_i_26_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.063 r  small_significand_shifted_reg[21]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.063    small_significand_shifted_reg[21]_i_12_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.177 f  small_significand_shifted_reg[21]_i_6/CO[3]
                         net (fo=40, routed)          1.238    10.415    shifter21_in
    SLICE_X12Y23         LUT4 (Prop_lut4_I1_O)        0.124    10.539 f  small_significand_shifted[26]_i_51/O
                         net (fo=1, routed)           0.443    10.983    small_significand_shifted[26]_i_51_n_0
    SLICE_X12Y24         LUT6 (Prop_lut6_I4_O)        0.124    11.107 r  small_significand_shifted[26]_i_26/O
                         net (fo=22, routed)          0.947    12.054    small_significand_shifted[26]_i_26_n_0
    SLICE_X11Y27         LUT5 (Prop_lut5_I4_O)        0.124    12.178 f  small_significand_shifted[26]_i_15/O
                         net (fo=24, routed)          0.955    13.133    small_significand_shifted[26]_i_15_n_0
    SLICE_X12Y24         LUT6 (Prop_lut6_I3_O)        0.124    13.257 r  small_significand_shifted[17]_i_3/O
                         net (fo=2, routed)           0.465    13.722    small_significand_shifted[17]_i_3_n_0
    SLICE_X12Y24         LUT6 (Prop_lut6_I4_O)        0.124    13.846 r  small_significand_shifted[17]_i_1/O
                         net (fo=1, routed)           0.000    13.846    small_significand_shifted[17]_i_1_n_0
    SLICE_X12Y24         FDRE                                         r  small_significand_shifted_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                     10.000    10.000 r  
    C15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.802    10.802 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.957    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.048 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         1.436    14.484    clk_IBUF_BUFG
    SLICE_X12Y24         FDRE                                         r  small_significand_shifted_reg[17]/C
                         clock pessimism              0.335    14.820    
                         clock uncertainty           -0.035    14.784    
    SLICE_X12Y24         FDRE (Setup_fdre_C_D)        0.077    14.861    small_significand_shifted_reg[17]
  -------------------------------------------------------------------
                         required time                         14.861    
                         arrival time                         -13.846    
  -------------------------------------------------------------------
                         slack                                  1.015    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 fraction_final_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.676%)  route 0.099ns (41.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.966    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.992 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         0.566     1.557    clk_IBUF_BUFG
    SLICE_X15Y39         FDRE                                         r  fraction_final_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y39         FDRE (Prop_fdre_C_Q)         0.141     1.698 r  fraction_final_reg[17]/Q
                         net (fo=2, routed)           0.099     1.798    fraction_final__0[17]
    SLICE_X14Y39         FDRE                                         r  result_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.218    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.247 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         0.836     2.082    clk_IBUF_BUFG
    SLICE_X14Y39         FDRE                                         r  result_reg[17]/C
                         clock pessimism             -0.512     1.570    
    SLICE_X14Y39         FDRE (Hold_fdre_C_D)         0.085     1.655    result_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 fraction_final_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.262%)  route 0.110ns (43.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.966    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.992 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         0.564     1.555    clk_IBUF_BUFG
    SLICE_X13Y34         FDRE                                         r  fraction_final_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y34         FDRE (Prop_fdre_C_Q)         0.141     1.696 r  fraction_final_reg[2]/Q
                         net (fo=2, routed)           0.110     1.806    fraction_final__0[2]
    SLICE_X14Y33         FDRE                                         r  result_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.218    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.247 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         0.831     2.077    clk_IBUF_BUFG
    SLICE_X14Y33         FDRE                                         r  result_reg[2]/C
                         clock pessimism             -0.509     1.568    
    SLICE_X14Y33         FDRE (Hold_fdre_C_D)         0.076     1.644    result_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 large_significand_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            large_grs_significand_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.100ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.966    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.992 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         0.585     1.576    clk_IBUF_BUFG
    SLICE_X5Y27          FDRE                                         r  large_significand_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y27          FDRE (Prop_fdre_C_Q)         0.141     1.717 r  large_significand_reg[23]/Q
                         net (fo=1, routed)           0.110     1.828    large_significand[23]
    SLICE_X5Y28          FDRE                                         r  large_grs_significand_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.218    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.247 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         0.854     2.100    clk_IBUF_BUFG
    SLICE_X5Y28          FDRE                                         r  large_grs_significand_reg[26]/C
                         clock pessimism             -0.510     1.590    
    SLICE_X5Y28          FDRE (Hold_fdre_C_D)         0.070     1.660    large_grs_significand_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 fraction_final_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.481%)  route 0.113ns (44.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.966    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.992 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         0.562     1.553    clk_IBUF_BUFG
    SLICE_X13Y32         FDRE                                         r  fraction_final_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDRE (Prop_fdre_C_Q)         0.141     1.694 r  fraction_final_reg[7]/Q
                         net (fo=2, routed)           0.113     1.808    fraction_final__0[7]
    SLICE_X14Y31         FDRE                                         r  result_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.218    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.247 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         0.829     2.075    clk_IBUF_BUFG
    SLICE_X14Y31         FDRE                                         r  result_reg[7]/C
                         clock pessimism             -0.509     1.566    
    SLICE_X14Y31         FDRE (Hold_fdre_C_D)         0.063     1.629    result_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 large_significand_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            large_grs_significand_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.966    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.992 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         0.584     1.575    clk_IBUF_BUFG
    SLICE_X2Y25          FDRE                                         r  large_significand_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.164     1.739 r  large_significand_reg[16]/Q
                         net (fo=1, routed)           0.116     1.856    large_significand[16]
    SLICE_X6Y25          FDRE                                         r  large_grs_significand_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.218    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.247 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         0.850     2.096    clk_IBUF_BUFG
    SLICE_X6Y25          FDRE                                         r  large_grs_significand_reg[19]/C
                         clock pessimism             -0.489     1.607    
    SLICE_X6Y25          FDRE (Hold_fdre_C_D)         0.063     1.670    large_grs_significand_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 large_significand_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            large_grs_significand_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.966    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.992 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         0.584     1.575    clk_IBUF_BUFG
    SLICE_X2Y25          FDRE                                         r  large_significand_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.164     1.739 r  large_significand_reg[1]/Q
                         net (fo=1, routed)           0.116     1.856    large_significand[1]
    SLICE_X6Y25          FDRE                                         r  large_grs_significand_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.218    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.247 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         0.850     2.096    clk_IBUF_BUFG
    SLICE_X6Y25          FDRE                                         r  large_grs_significand_reg[4]/C
                         clock pessimism             -0.489     1.607    
    SLICE_X6Y25          FDRE (Hold_fdre_C_D)         0.063     1.670    large_grs_significand_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 large_significand_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            large_grs_significand_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.097ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.966    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.992 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         0.585     1.576    clk_IBUF_BUFG
    SLICE_X2Y26          FDRE                                         r  large_significand_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164     1.740 r  large_significand_reg[13]/Q
                         net (fo=1, routed)           0.116     1.857    large_significand[13]
    SLICE_X6Y26          FDRE                                         r  large_grs_significand_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.218    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.247 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         0.851     2.097    clk_IBUF_BUFG
    SLICE_X6Y26          FDRE                                         r  large_grs_significand_reg[16]/C
                         clock pessimism             -0.489     1.608    
    SLICE_X6Y26          FDRE (Hold_fdre_C_D)         0.059     1.667    large_grs_significand_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 fraction_final_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.945%)  route 0.125ns (47.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.966    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.992 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         0.564     1.555    clk_IBUF_BUFG
    SLICE_X15Y35         FDRE                                         r  fraction_final_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDRE (Prop_fdre_C_Q)         0.141     1.696 r  fraction_final_reg[8]/Q
                         net (fo=2, routed)           0.125     1.822    fraction_final__0[8]
    SLICE_X14Y33         FDRE                                         r  result_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.218    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.247 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         0.831     2.077    clk_IBUF_BUFG
    SLICE_X14Y33         FDRE                                         r  result_reg[8]/C
                         clock pessimism             -0.509     1.568    
    SLICE_X14Y33         FDRE (Hold_fdre_C_D)         0.064     1.632    result_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 exponent_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exponent_out_final_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.278%)  route 0.163ns (46.722%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.966    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.992 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         0.563     1.554    clk_IBUF_BUFG
    SLICE_X11Y33         FDRE                                         r  exponent_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y33         FDRE (Prop_fdre_C_Q)         0.141     1.695 r  exponent_out_reg[6]/Q
                         net (fo=1, routed)           0.163     1.859    exponent_out_reg_n_0_[6]
    SLICE_X12Y33         LUT3 (Prop_lut3_I1_O)        0.045     1.904 r  exponent_out_final[6]_i_1/O
                         net (fo=1, routed)           0.000     1.904    exponent_out_final[6]
    SLICE_X12Y33         FDRE                                         r  exponent_out_final_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.218    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.247 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         0.831     2.077    clk_IBUF_BUFG
    SLICE_X12Y33         FDRE                                         r  exponent_out_final_reg[6]/C
                         clock pessimism             -0.489     1.588    
    SLICE_X12Y33         FDRE (Hold_fdre_C_D)         0.120     1.708    exponent_out_final_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 large_significand_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            large_grs_significand_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.966    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.992 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         0.584     1.575    clk_IBUF_BUFG
    SLICE_X2Y25          FDRE                                         r  large_significand_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.164     1.739 r  large_significand_reg[15]/Q
                         net (fo=1, routed)           0.116     1.856    large_significand[15]
    SLICE_X6Y25          FDRE                                         r  large_grs_significand_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.218    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.247 r  clk_IBUF_BUFG_inst/O
                         net (fo=362, routed)         0.850     2.096    clk_IBUF_BUFG
    SLICE_X6Y25          FDRE                                         r  large_grs_significand_reg[18]/C
                         clock pessimism             -0.489     1.607    
    SLICE_X6Y25          FDRE (Hold_fdre_C_D)         0.052     1.659    large_grs_significand_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.196    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pin_p
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y46     FSM_sequential_current_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y44     FSM_sequential_current_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y45     FSM_sequential_current_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y46     FSM_sequential_current_state_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y29     addsub_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y33     expon_mux_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y32     expon_mux_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y32     expon_mux_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y29     exponent_difference_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y44    result_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y44    result_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y44    result_reg[22]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y44    result_reg[25]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y44    result_reg[26]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y43    sum_sh_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y43    sum_sh_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y45    sum_sh_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y44    sum_sh_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y43    sum_shifted_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y46     FSM_sequential_current_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y44     FSM_sequential_current_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y45     FSM_sequential_current_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y46     FSM_sequential_current_state_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y29     addsub_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y25     large_significand_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y25     large_significand_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y24     large_significand_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y25     large_significand_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y25     large_significand_reg[15]/C



