{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1571860501547 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1571860501553 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 23 15:55:01 2019 " "Processing started: Wed Oct 23 15:55:01 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1571860501553 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571860501553 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MorseEncoder -c MorseEncoder " "Command: quartus_map --read_settings_files=on --write_settings_files=off MorseEncoder -c MorseEncoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571860501553 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1571860502102 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1571860502103 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "MorseEncoder.v(56) " "Verilog HDL information at MorseEncoder.v(56): always construct contains both blocking and non-blocking assignments" {  } { { "MorseEncoder.v" "" { Text "C:/Users/Hayde/Documents/UofT Engineering/Third Year/ECE241/Labs/Lab 5/part3/MorseEncoder.v" 56 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1571860511722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "morseencoder.v 5 5 " "Found 5 design units, including 5 entities, in source file morseencoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 MorseEncoder " "Found entity 1: MorseEncoder" {  } { { "MorseEncoder.v" "" { Text "C:/Users/Hayde/Documents/UofT Engineering/Third Year/ECE241/Labs/Lab 5/part3/MorseEncoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571860511723 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux8to1 " "Found entity 2: mux8to1" {  } { { "MorseEncoder.v" "" { Text "C:/Users/Hayde/Documents/UofT Engineering/Third Year/ECE241/Labs/Lab 5/part3/MorseEncoder.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571860511723 ""} { "Info" "ISGN_ENTITY_NAME" "3 rateDivider " "Found entity 3: rateDivider" {  } { { "MorseEncoder.v" "" { Text "C:/Users/Hayde/Documents/UofT Engineering/Third Year/ECE241/Labs/Lab 5/part3/MorseEncoder.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571860511723 ""} { "Info" "ISGN_ENTITY_NAME" "4 mux2to1 " "Found entity 4: mux2to1" {  } { { "MorseEncoder.v" "" { Text "C:/Users/Hayde/Documents/UofT Engineering/Third Year/ECE241/Labs/Lab 5/part3/MorseEncoder.v" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571860511723 ""} { "Info" "ISGN_ENTITY_NAME" "5 subcircuit " "Found entity 5: subcircuit" {  } { { "MorseEncoder.v" "" { Text "C:/Users/Hayde/Documents/UofT Engineering/Third Year/ECE241/Labs/Lab 5/part3/MorseEncoder.v" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571860511723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571860511723 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MorseEncoder " "Elaborating entity \"MorseEncoder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1571860511751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8to1 mux8to1:m0 " "Elaborating entity \"mux8to1\" for hierarchy \"mux8to1:m0\"" {  } { { "MorseEncoder.v" "m0" { Text "C:/Users/Hayde/Documents/UofT Engineering/Third Year/ECE241/Labs/Lab 5/part3/MorseEncoder.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571860511768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rateDivider rateDivider:r " "Elaborating entity \"rateDivider\" for hierarchy \"rateDivider:r\"" {  } { { "MorseEncoder.v" "r" { Text "C:/Users/Hayde/Documents/UofT Engineering/Third Year/ECE241/Labs/Lab 5/part3/MorseEncoder.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571860511778 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 MorseEncoder.v(65) " "Verilog HDL assignment warning at MorseEncoder.v(65): truncated value with size 32 to match size of target (26)" {  } { { "MorseEncoder.v" "" { Text "C:/Users/Hayde/Documents/UofT Engineering/Third Year/ECE241/Labs/Lab 5/part3/MorseEncoder.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1571860511779 "|MorseEncoder|rateDivider:r"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subcircuit subcircuit:s12 " "Elaborating entity \"subcircuit\" for hierarchy \"subcircuit:s12\"" {  } { { "MorseEncoder.v" "s12" { Text "C:/Users/Hayde/Documents/UofT Engineering/Third Year/ECE241/Labs/Lab 5/part3/MorseEncoder.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571860511790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 subcircuit:s12\|mux2to1:m " "Elaborating entity \"mux2to1\" for hierarchy \"subcircuit:s12\|mux2to1:m\"" {  } { { "MorseEncoder.v" "m" { Text "C:/Users/Hayde/Documents/UofT Engineering/Third Year/ECE241/Labs/Lab 5/part3/MorseEncoder.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571860511803 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1571860512394 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Hayde/Documents/UofT Engineering/Third Year/ECE241/Labs/Lab 5/part3/output_files/MorseEncoder.map.smsg " "Generated suppressed messages file C:/Users/Hayde/Documents/UofT Engineering/Third Year/ECE241/Labs/Lab 5/part3/output_files/MorseEncoder.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571860512591 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1571860512744 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571860512744 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "53 " "Implemented 53 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1571860512801 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1571860512801 ""} { "Info" "ICUT_CUT_TM_LCELLS" "46 " "Implemented 46 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1571860512801 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1571860512801 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4850 " "Peak virtual memory: 4850 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1571860512845 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 23 15:55:12 2019 " "Processing ended: Wed Oct 23 15:55:12 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1571860512845 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1571860512845 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1571860512845 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1571860512845 ""}
