<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4475" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4475{left:782px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t2_4475{left:827px;bottom:68px;letter-spacing:0.12px;}
#t3_4475{left:624px;bottom:1141px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t4_4475{left:70px;bottom:1088px;letter-spacing:-0.16px;word-spacing:-0.66px;}
#t5_4475{left:70px;bottom:1071px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#t6_4475{left:70px;bottom:1012px;letter-spacing:0.13px;}
#t7_4475{left:152px;bottom:1012px;letter-spacing:0.16px;word-spacing:0.01px;}
#t8_4475{left:70px;bottom:990px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t9_4475{left:70px;bottom:973px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ta_4475{left:70px;bottom:956px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tb_4475{left:784px;bottom:963px;}
#tc_4475{left:800px;bottom:956px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#td_4475{left:70px;bottom:940px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#te_4475{left:70px;bottom:917px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tf_4475{left:70px;bottom:900px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tg_4475{left:70px;bottom:883px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#th_4475{left:70px;bottom:815px;letter-spacing:0.16px;}
#ti_4475{left:151px;bottom:815px;letter-spacing:0.21px;word-spacing:-0.03px;}
#tj_4475{left:70px;bottom:756px;letter-spacing:0.14px;}
#tk_4475{left:152px;bottom:756px;letter-spacing:0.17px;}
#tl_4475{left:70px;bottom:733px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tm_4475{left:70px;bottom:707px;}
#tn_4475{left:96px;bottom:710px;letter-spacing:-0.15px;word-spacing:-0.78px;}
#to_4475{left:70px;bottom:684px;}
#tp_4475{left:96px;bottom:687px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tq_4475{left:70px;bottom:664px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tr_4475{left:70px;bottom:648px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#ts_4475{left:70px;bottom:589px;letter-spacing:0.13px;}
#tt_4475{left:152px;bottom:589px;letter-spacing:0.17px;word-spacing:0.01px;}
#tu_4475{left:70px;bottom:540px;letter-spacing:-0.1px;}
#tv_4475{left:156px;bottom:540px;letter-spacing:-0.1px;}
#tw_4475{left:70px;bottom:517px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tx_4475{left:70px;bottom:500px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ty_4475{left:70px;bottom:474px;}
#tz_4475{left:96px;bottom:477px;letter-spacing:-0.15px;word-spacing:-0.81px;}
#t10_4475{left:96px;bottom:460px;letter-spacing:-0.18px;word-spacing:-0.46px;}
#t11_4475{left:96px;bottom:444px;letter-spacing:-0.28px;}
#t12_4475{left:70px;bottom:417px;}
#t13_4475{left:96px;bottom:421px;letter-spacing:-0.19px;word-spacing:-0.93px;}
#t14_4475{left:96px;bottom:404px;letter-spacing:-0.2px;word-spacing:-0.39px;}
#t15_4475{left:70px;bottom:378px;}
#t16_4475{left:96px;bottom:381px;letter-spacing:-0.17px;word-spacing:-0.73px;}
#t17_4475{left:96px;bottom:364px;letter-spacing:-0.24px;word-spacing:-0.44px;}
#t18_4475{left:70px;bottom:338px;}
#t19_4475{left:96px;bottom:341px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1a_4475{left:70px;bottom:295px;letter-spacing:-0.13px;}
#t1b_4475{left:118px;bottom:295px;letter-spacing:-0.15px;word-spacing:-1.24px;}
#t1c_4475{left:70px;bottom:279px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1d_4475{left:70px;bottom:262px;letter-spacing:-0.15px;word-spacing:-1.24px;}
#t1e_4475{left:70px;bottom:245px;letter-spacing:-0.14px;word-spacing:-0.47px;}

.s1_4475{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4475{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4475{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_4475{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4475{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s6_4475{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_4475{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s8_4475{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4475" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4475Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4475" style="-webkit-user-select: none;"><object width="935" height="1210" data="4475/4475.svg" type="image/svg+xml" id="pdf4475" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4475" class="t s1_4475">Vol. 3D </span><span id="t2_4475" class="t s1_4475">40-5 </span>
<span id="t3_4475" class="t s2_4475">ENCLAVE CODE DEBUG AND PROFILING </span>
<span id="t4_4475" class="t s3_4475">quently, the debugger must not decrement SSA.RIP for #BP coming from an enclave to re-execute the instruction </span>
<span id="t5_4475" class="t s3_4475">at the RIP of the INT3 instruction on a subsequent enclave entry. </span>
<span id="t6_4475" class="t s4_4475">40.4.3 </span><span id="t7_4475" class="t s4_4475">VMM Considerations </span>
<span id="t8_4475" class="t s3_4475">As described in Section 40.4.1, execution of INT3 inside an enclave delivers #BP with “interruption type” of 3. A </span>
<span id="t9_4475" class="t s3_4475">VMM that re-injects #BP into the guest should establish the VM-entry interruption information field using data </span>
<span id="ta_4475" class="t s3_4475">saved into the appropriate VMCS fields by the VM exit incident to the #BP (as recommended in the Intel </span>
<span id="tb_4475" class="t s5_4475">® </span>
<span id="tc_4475" class="t s3_4475">64 and </span>
<span id="td_4475" class="t s3_4475">IA-32 Architectures Software Developer’s Manual, Volume 3C). </span>
<span id="te_4475" class="t s3_4475">VMMs that create the VM-entry interruption information based solely on the exception vector should take care to </span>
<span id="tf_4475" class="t s3_4475">use event type 3 (instead of 6) when they detect a VM exit incident to enclave mode that is due to an exception </span>
<span id="tg_4475" class="t s3_4475">with vector 3. </span>
<span id="th_4475" class="t s6_4475">40.5 </span><span id="ti_4475" class="t s6_4475">BRANCH TRACING </span>
<span id="tj_4475" class="t s4_4475">40.5.1 </span><span id="tk_4475" class="t s4_4475">BTF Treatment </span>
<span id="tl_4475" class="t s3_4475">When software enables single-stepping on branches then: </span>
<span id="tm_4475" class="t s7_4475">• </span><span id="tn_4475" class="t s3_4475">Following an opt-in entry using EENTER the processor generates a single step debug exception. </span>
<span id="to_4475" class="t s7_4475">• </span><span id="tp_4475" class="t s3_4475">Following an EEXIT the processor generates a single-step debug exception </span>
<span id="tq_4475" class="t s3_4475">Enclave entry using ERESUME (opt-in or opt-out) and an AEX from the enclave do not cause generation of the </span>
<span id="tr_4475" class="t s3_4475">single-step debug exception. </span>
<span id="ts_4475" class="t s4_4475">40.5.2 </span><span id="tt_4475" class="t s4_4475">LBR Treatment </span>
<span id="tu_4475" class="t s8_4475">40.5.2.1 </span><span id="tv_4475" class="t s8_4475">LBR Stack on Opt-in Entry </span>
<span id="tw_4475" class="t s3_4475">Following an opt-in entry into an enclave, last branch recording facilities if enabled continued to store branch </span>
<span id="tx_4475" class="t s3_4475">records in the LBR stack MSRs as follows: </span>
<span id="ty_4475" class="t s7_4475">• </span><span id="tz_4475" class="t s3_4475">On enclave entry using EENTER/ERESUME, the processor push the address of EENTER/ERESUME instruction </span>
<span id="t10_4475" class="t s3_4475">into MSR_LASTBRANCH_n_FROM_IP, and the destination address of the EENTER/ERESUME into </span>
<span id="t11_4475" class="t s3_4475">MSR_LASTBRANCH_n_TO_IP. </span>
<span id="t12_4475" class="t s7_4475">• </span><span id="t13_4475" class="t s3_4475">On EEXIT, the processor pushes the address of EEXIT instruction into MSR_LASTBRANCH_n_FROM_IP, and the </span>
<span id="t14_4475" class="t s3_4475">address of EEXIT destination into MSR_LASTBRANCH_n_TO_IP. </span>
<span id="t15_4475" class="t s7_4475">• </span><span id="t16_4475" class="t s3_4475">On AEX, the processor pushes RIP saved in the SSA into MSR_LASTBRANCH_n_FROM_IP, and the address of </span>
<span id="t17_4475" class="t s3_4475">AEP into MSR_LASTBRANCH_n_TO_IP. </span>
<span id="t18_4475" class="t s7_4475">• </span><span id="t19_4475" class="t s3_4475">For every branch inside the enclave, a branch record is pushed on the LBR stack. </span>
<span id="t1a_4475" class="t s3_4475">Figure </span><span id="t1b_4475" class="t s3_4475">40-3 shows an example of LBR stack manipulation after an opt-in entry. Every arrow in this picture indicates </span>
<span id="t1c_4475" class="t s3_4475">a branch record pushed on the LBR stack. The “From IP” of the branch record contains the linear address of the </span>
<span id="t1d_4475" class="t s3_4475">instruction located at the start of the arrow, while the “To IP” of the branch record contains the linear address of the </span>
<span id="t1e_4475" class="t s3_4475">instruction at the end of the arrow. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
