{"vcs1":{"timestamp_begin":1767815195.213570716, "rt":24.64, "ut":9.83, "st":1.04}}
{"vcselab":{"timestamp_begin":1767815219.917431575, "rt":1.25, "ut":0.53, "st":0.04}}
{"link":{"timestamp_begin":1767815221.237947932, "rt":3.24, "ut":0.21, "st":0.22}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1767815194.689987913}
{"VCS_COMP_START_TIME": 1767815194.689987913}
{"VCS_COMP_END_TIME": 1767815275.937197718}
{"VCS_USER_OPTIONS": "-gui -full64 -R -debug_access+pp -debug_region+cell+encrypt +vcs +dumparrays +vcd +vcdpluson -P /softs/synopsys/verdi/T-2022.06-1/share/PLI/VCS/LINUX64/novas.tab /softs/synopsys/verdi/T-2022.06-1/share/PLI/VCS/LINUX64/pli.a +define +DUMPFSDB -kdb -lca -l comp.log +v2k +lint=TFIPC-L +verilog2001 -sverilog /dkits/tsmc/65nm/IP_65nm/LP/STDCELL_IO/designPackage/stclib/9-track/Front_End/verilog/tcbn65lphvt_200a/tcbn65lphvt.v /dkits/tsmc/65nm/IP_65nm/LP/STDCELL_IO/designPackage/stclib/9-track/Front_End/verilog/tcbn65lp_200a/tcbn65lp.v /home/hdeng/ic/iEEG_Transformer_Project2/Scripts/Syn/newMAC/newMAC.v /home/hdeng/ic/iEEG_Transformer_Project2/Scripts/Syn/traditionalMac/traditionalMac.v /home/hdeng/ic/iEEG_Transformer_Project2/RTL/new_MAC_PE/newMAC_tb.sv -o simv"}
{"vcs1": {"peak_mem": 131019}}
{"stitch_vcselab": {"peak_mem": 1596}}
