#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon May 13 10:50:47 2024
# Process ID: 3992
# Current directory: C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.runs/hdmi_vga_vp_0_0_synth_1
# Command line: vivado.exe -log hdmi_vga_vp_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source hdmi_vga_vp_0_0.tcl
# Log file: C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.runs/hdmi_vga_vp_0_0_synth_1/hdmi_vga_vp_0_0.vds
# Journal file: C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.runs/hdmi_vga_vp_0_0_synth_1\vivado.jou
# Running On: DellInspiron, OS: Windows, CPU Frequency: 2296 MHz, CPU Physical cores: 12, Host memory: 16483 MB
#-----------------------------------------------------------
source hdmi_vga_vp_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1002.480 ; gain = 118.266
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab05/hdmi_vga_zybo/vivado-library'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.cache/ip 
Command: synth_design -top hdmi_vga_vp_0_0 -part xc7z010clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7944
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'eof', assumed default net type 'wire' [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/draw_rectangle.v:67]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1829.910 ; gain = 408.707
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hdmi_vga_vp_0_0' [c:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.gen/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/synth/hdmi_vga_vp_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'vp' [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/vp.v:23]
INFO: [Synth 8-6157] synthesizing module 'YCrCb_module' [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/YCrCb_module.v:23]
INFO: [Synth 8-6157] synthesizing module 'YCrCb_submod' [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/YCrCb_submod.v:23]
INFO: [Synth 8-638] synthesizing module 'multiply' [c:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.gen/sources_1/ip/multiply/synth/multiply.vhd:69]
WARNING: [Synth 8-5640] Port 'zero_detect' is missing in component declaration [c:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.gen/sources_1/ip/multiply/synth/multiply.vhd:72]
WARNING: [Synth 8-5640] Port 'pcasc' is missing in component declaration [c:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.gen/sources_1/ip/multiply/synth/multiply.vhd:72]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_MODEL_TYPE bound to: 0 - type: integer 
	Parameter C_OPTIMIZE_GOAL bound to: 1 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 3 - type: integer 
	Parameter C_A_WIDTH bound to: 18 - type: integer 
	Parameter C_A_TYPE bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 18 - type: integer 
	Parameter C_B_TYPE bound to: 0 - type: integer 
	Parameter C_OUT_HIGH bound to: 35 - type: integer 
	Parameter C_OUT_LOW bound to: 0 - type: integer 
	Parameter C_MULT_TYPE bound to: 1 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_CCM_IMP bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 10000001 - type: string 
	Parameter C_HAS_ZERO_DETECT bound to: 0 - type: integer 
	Parameter C_ROUND_OUTPUT bound to: 0 - type: integer 
	Parameter C_ROUND_PT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mult_gen_v12_0_18' declared at 'c:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.gen/sources_1/ip/mult_32_20_lm/hdl/mult_gen_v12_0_vh_rfs.vhd:21010' bound to instance 'U0' of component 'mult_gen_v12_0_18' [c:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.gen/sources_1/ip/multiply/synth/multiply.vhd:123]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-256] done synthesizing module 'multiply' (0#1) [c:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.gen/sources_1/ip/multiply/synth/multiply.vhd:69]
INFO: [Synth 8-638] synthesizing module 'adder' [c:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.gen/sources_1/ip/adder/synth/adder.vhd:69]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_IMPLEMENTATION bound to: 1 - type: integer 
	Parameter C_A_WIDTH bound to: 9 - type: integer 
	Parameter C_B_WIDTH bound to: 9 - type: integer 
	Parameter C_OUT_WIDTH bound to: 9 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_A_TYPE bound to: 0 - type: integer 
	Parameter C_B_TYPE bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 2 - type: integer 
	Parameter C_ADD_MODE bound to: 0 - type: integer 
	Parameter C_B_CONSTANT bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 000000000 - type: string 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_CE_OVERRIDES_BYPASS bound to: 1 - type: integer 
	Parameter C_BYPASS_LOW bound to: 0 - type: integer 
	Parameter C_SCLR_OVERRIDES_SSET bound to: 1 - type: integer 
	Parameter C_HAS_C_IN bound to: 0 - type: integer 
	Parameter C_HAS_C_OUT bound to: 0 - type: integer 
	Parameter C_BORROW_LOW bound to: 1 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_HAS_BYPASS bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_addsub_v12_0_14' declared at 'c:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.gen/sources_1/ip/adder/hdl/c_addsub_v12_0_vh_rfs.vhd:7026' bound to instance 'U0' of component 'c_addsub_v12_0_14' [c:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.gen/sources_1/ip/adder/synth/adder.vhd:136]
INFO: [Synth 8-256] done synthesizing module 'adder' (0#1) [c:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.gen/sources_1/ip/adder/synth/adder.vhd:69]
INFO: [Synth 8-6157] synthesizing module 'xil_internal_svlib_delay_line' [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/imports/new/delay_line.v:23]
INFO: [Synth 8-6157] synthesizing module 'register' [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/imports/new/register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'register' (0#1) [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/imports/new/register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xil_internal_svlib_delay_line' (0#1) [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/imports/new/delay_line.v:23]
WARNING: [Synth 8-7071] port 'rst' of module 'delay_line' is unconnected for instance 'mult2add_delay' [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/YCrCb_submod.v:88]
WARNING: [Synth 8-7023] instance 'mult2add_delay' of module 'delay_line' has 5 connections declared, but only 4 given [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/YCrCb_submod.v:88]
WARNING: [Synth 8-689] width (8) of port connection 'S' does not match port width (9) of module 'adder' [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/YCrCb_submod.v:115]
INFO: [Synth 8-6155] done synthesizing module 'YCrCb_submod' (0#1) [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/YCrCb_submod.v:23]
INFO: [Synth 8-6157] synthesizing module 'YCrCb_submod__parameterized0' [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/YCrCb_submod.v:23]
WARNING: [Synth 8-7071] port 'rst' of module 'delay_line' is unconnected for instance 'mult2add_delay' [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/YCrCb_submod.v:88]
WARNING: [Synth 8-7023] instance 'mult2add_delay' of module 'delay_line' has 5 connections declared, but only 4 given [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/YCrCb_submod.v:88]
WARNING: [Synth 8-689] width (8) of port connection 'S' does not match port width (9) of module 'adder' [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/YCrCb_submod.v:115]
INFO: [Synth 8-6155] done synthesizing module 'YCrCb_submod__parameterized0' (0#1) [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/YCrCb_submod.v:23]
INFO: [Synth 8-6157] synthesizing module 'YCrCb_submod__parameterized1' [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/YCrCb_submod.v:23]
WARNING: [Synth 8-7071] port 'rst' of module 'delay_line' is unconnected for instance 'mult2add_delay' [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/YCrCb_submod.v:88]
WARNING: [Synth 8-7023] instance 'mult2add_delay' of module 'delay_line' has 5 connections declared, but only 4 given [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/YCrCb_submod.v:88]
WARNING: [Synth 8-689] width (8) of port connection 'S' does not match port width (9) of module 'adder' [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/YCrCb_submod.v:115]
INFO: [Synth 8-6155] done synthesizing module 'YCrCb_submod__parameterized1' (0#1) [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/YCrCb_submod.v:23]
INFO: [Synth 8-6157] synthesizing module 'xil_internal_svlib_delay_line__parameterized0' [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/imports/new/delay_line.v:23]
INFO: [Synth 8-6157] synthesizing module 'register__parameterized0' [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/imports/new/register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'register__parameterized0' (0#1) [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/imports/new/register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xil_internal_svlib_delay_line__parameterized0' (0#1) [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/imports/new/delay_line.v:23]
WARNING: [Synth 8-7071] port 'rst' of module 'delay_line' is unconnected for instance 'del_sync' [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/YCrCb_module.v:91]
WARNING: [Synth 8-7023] instance 'del_sync' of module 'delay_line' has 5 connections declared, but only 4 given [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/YCrCb_module.v:91]
INFO: [Synth 8-6155] done synthesizing module 'YCrCb_module' (0#1) [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/YCrCb_module.v:23]
INFO: [Synth 8-6157] synthesizing module 'xil_internal_svlib_LUTs' [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/LUTs.v:23]
INFO: [Synth 8-638] synthesizing module 'dist_mem_gen_0' [c:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.gen/sources_1/ip/dist_mem_gen_0/synth/dist_mem_gen_0.vhd:67]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_DEPTH bound to: 256 - type: integer 
	Parameter C_HAS_CLK bound to: 1 - type: integer 
	Parameter C_HAS_D bound to: 0 - type: integer 
	Parameter C_HAS_DPO bound to: 0 - type: integer 
	Parameter C_HAS_DPRA bound to: 0 - type: integer 
	Parameter C_HAS_I_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CLK bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO bound to: 1 - type: integer 
	Parameter C_HAS_QSPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_SPO bound to: 0 - type: integer 
	Parameter C_HAS_WE bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: dist_mem_gen_0.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_QCE_JOINED bound to: 0 - type: integer 
	Parameter C_QUALIFY_WE bound to: 0 - type: integer 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_REG_A_D_INPUTS bound to: 0 - type: integer 
	Parameter C_REG_DPRA_INPUT bound to: 0 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 8 - type: integer 
	Parameter C_PARSER_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'dist_mem_gen_v8_0_13' declared at 'c:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.gen/sources_1/ip/dist_mem_gen_0/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:3237' bound to instance 'U0' of component 'dist_mem_gen_v8_0_13' [c:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.gen/sources_1/ip/dist_mem_gen_0/synth/dist_mem_gen_0.vhd:133]
INFO: [Synth 8-256] done synthesizing module 'dist_mem_gen_0' (0#1) [c:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.gen/sources_1/ip/dist_mem_gen_0/synth/dist_mem_gen_0.vhd:67]
INFO: [Synth 8-6155] done synthesizing module 'xil_internal_svlib_LUTs' (0#1) [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/LUTs.v:23]
INFO: [Synth 8-6157] synthesizing module 'tresholding' [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/tresholding.v:23]
INFO: [Synth 8-6155] done synthesizing module 'tresholding' (0#1) [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/tresholding.v:23]
INFO: [Synth 8-6157] synthesizing module 'mass_centroid' [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/mass_centroid.v:23]
INFO: [Synth 8-6157] synthesizing module 'centroid' [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/centroid.v:23]
INFO: [Synth 8-6157] synthesizing module 'centroid_counters' [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/centroid_counters.v:23]
INFO: [Synth 8-6155] done synthesizing module 'centroid_counters' (0#1) [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/centroid_counters.v:23]
INFO: [Synth 8-6157] synthesizing module 'xil_internal_svlib_delay_line__parameterized1' [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/imports/new/delay_line.v:23]
INFO: [Synth 8-6157] synthesizing module 'register__parameterized1' [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/imports/new/register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'register__parameterized1' (0#1) [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/imports/new/register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xil_internal_svlib_delay_line__parameterized1' (0#1) [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/imports/new/delay_line.v:23]
INFO: [Synth 8-6157] synthesizing module 'moment' [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/moment.v:23]
INFO: [Synth 8-6157] synthesizing module 'accum' [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/imports/new/accum.v:23]
INFO: [Synth 8-6157] synthesizing module 'c_addsub_0' [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.runs/hdmi_vga_vp_0_0_synth_1/.Xil/Vivado-3992-DellInspiron/realtime/c_addsub_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'c_addsub_0' (0#1) [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.runs/hdmi_vga_vp_0_0_synth_1/.Xil/Vivado-3992-DellInspiron/realtime/c_addsub_0_stub.v:5]
WARNING: [Synth 8-7071] port 'CE' of module 'c_addsub_0' is unconnected for instance 'cumm' [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/imports/new/accum.v:34]
WARNING: [Synth 8-7023] instance 'cumm' of module 'c_addsub_0' has 4 connections declared, but only 3 given [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/imports/new/accum.v:34]
INFO: [Synth 8-6157] synthesizing module 'register__parameterized2' [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/imports/new/register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'register__parameterized2' (0#1) [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/imports/new/register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'accum' (0#1) [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/imports/new/accum.v:23]
INFO: [Synth 8-6155] done synthesizing module 'moment' (0#1) [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/moment.v:23]
WARNING: [Synth 8-689] width (20) of port connection 'value' does not match port width (32) of module 'moment' [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/centroid.v:115]
INFO: [Synth 8-6157] synthesizing module 'divider_32_20' [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/imports/src/divider_32_20.v:8]
INFO: [Synth 8-638] synthesizing module 'mult_32_20_lm' [c:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.gen/sources_1/ip/mult_32_20_lm/synth/mult_32_20_lm.vhd:68]
WARNING: [Synth 8-5640] Port 'zero_detect' is missing in component declaration [c:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.gen/sources_1/ip/mult_32_20_lm/synth/mult_32_20_lm.vhd:71]
WARNING: [Synth 8-5640] Port 'pcasc' is missing in component declaration [c:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.gen/sources_1/ip/mult_32_20_lm/synth/mult_32_20_lm.vhd:71]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_MODEL_TYPE bound to: 0 - type: integer 
	Parameter C_OPTIMIZE_GOAL bound to: 1 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_CE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 4 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TYPE bound to: 1 - type: integer 
	Parameter C_B_WIDTH bound to: 20 - type: integer 
	Parameter C_B_TYPE bound to: 1 - type: integer 
	Parameter C_OUT_HIGH bound to: 51 - type: integer 
	Parameter C_OUT_LOW bound to: 0 - type: integer 
	Parameter C_MULT_TYPE bound to: 1 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_CCM_IMP bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 10000001 - type: string 
	Parameter C_HAS_ZERO_DETECT bound to: 0 - type: integer 
	Parameter C_ROUND_OUTPUT bound to: 0 - type: integer 
	Parameter C_ROUND_PT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mult_gen_v12_0_18' declared at 'c:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.gen/sources_1/ip/mult_32_20_lm/hdl/mult_gen_v12_0_vh_rfs.vhd:21010' bound to instance 'U0' of component 'mult_gen_v12_0_18' [c:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.gen/sources_1/ip/mult_32_20_lm/synth/mult_32_20_lm.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'mult_32_20_lm' (0#1) [c:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.gen/sources_1/ip/mult_32_20_lm/synth/mult_32_20_lm.vhd:68]
INFO: [Synth 8-6155] done synthesizing module 'divider_32_20' (0#1) [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/imports/src/divider_32_20.v:8]
WARNING: [Synth 8-689] width (11) of port connection 'quotient' does not match port width (32) of module 'divider_32_20' [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/centroid.v:144]
WARNING: [Synth 8-7071] port 'qv' of module 'divider_32_20' is unconnected for instance 'div_mx' [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/centroid.v:138]
WARNING: [Synth 8-7023] instance 'div_mx' of module 'divider_32_20' has 6 connections declared, but only 5 given [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/centroid.v:138]
WARNING: [Synth 8-689] width (44) of port connection 'dividend' does not match port width (32) of module 'divider_32_20' [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/centroid.v:152]
WARNING: [Synth 8-689] width (11) of port connection 'quotient' does not match port width (32) of module 'divider_32_20' [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/centroid.v:154]
WARNING: [Synth 8-7071] port 'qv' of module 'divider_32_20' is unconnected for instance 'div_my' [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/centroid.v:148]
WARNING: [Synth 8-7023] instance 'div_my' of module 'divider_32_20' has 6 connections declared, but only 5 given [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/centroid.v:148]
INFO: [Synth 8-6157] synthesizing module 'bounding_box' [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/bounding_box.v:23]
INFO: [Synth 8-6155] done synthesizing module 'bounding_box' (0#1) [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/bounding_box.v:23]
INFO: [Synth 8-6157] synthesizing module 'draw_rectangle' [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/draw_rectangle.v:23]
INFO: [Synth 8-6157] synthesizing module 'xil_internal_svlib_delay_line__parameterized2' [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/imports/new/delay_line.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xil_internal_svlib_delay_line__parameterized2' (0#1) [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/imports/new/delay_line.v:23]
INFO: [Synth 8-6155] done synthesizing module 'draw_rectangle' (0#1) [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/draw_rectangle.v:23]
INFO: [Synth 8-6157] synthesizing module 'draw_circle' [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/draw_circle.v:23]
INFO: [Synth 8-6157] synthesizing module 'get_circle' [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/get_circle.v:23]
INFO: [Synth 8-6157] synthesizing module 'sub_cordinates' [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.runs/hdmi_vga_vp_0_0_synth_1/.Xil/Vivado-3992-DellInspiron/realtime/sub_cordinates_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'sub_cordinates' (0#1) [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.runs/hdmi_vga_vp_0_0_synth_1/.Xil/Vivado-3992-DellInspiron/realtime/sub_cordinates_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'xil_internal_svlib_delay_line__parameterized3' [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/imports/new/delay_line.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xil_internal_svlib_delay_line__parameterized3' (0#1) [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/imports/new/delay_line.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'y' does not match port width (3) of module 'xil_internal_svlib_delay_line__parameterized3' [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/get_circle.v:79]
INFO: [Synth 8-6157] synthesizing module 'add3' [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.runs/hdmi_vga_vp_0_0_synth_1/.Xil/Vivado-3992-DellInspiron/realtime/add3_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'add3' (0#1) [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.runs/hdmi_vga_vp_0_0_synth_1/.Xil/Vivado-3992-DellInspiron/realtime/add3_stub.v:5]
WARNING: [Synth 8-689] width (11) of port connection 'S' does not match port width (12) of module 'add3' [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/get_circle.v:98]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/get_circle.v:98]
WARNING: [Synth 8-689] width (11) of port connection 'S' does not match port width (12) of module 'add3' [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/get_circle.v:107]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/get_circle.v:107]
INFO: [Synth 8-6157] synthesizing module 'dist_mem_gen_1' [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.runs/hdmi_vga_vp_0_0_synth_1/.Xil/Vivado-3992-DellInspiron/realtime/dist_mem_gen_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'dist_mem_gen_1' (0#1) [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.runs/hdmi_vga_vp_0_0_synth_1/.Xil/Vivado-3992-DellInspiron/realtime/dist_mem_gen_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'get_circle' (0#1) [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/get_circle.v:23]
INFO: [Synth 8-6157] synthesizing module 'xil_internal_svlib_delay_line__parameterized4' [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/imports/new/delay_line.v:23]
INFO: [Synth 8-6157] synthesizing module 'register__parameterized3' [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/imports/new/register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'register__parameterized3' (0#1) [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/imports/new/register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xil_internal_svlib_delay_line__parameterized4' (0#1) [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/imports/new/delay_line.v:23]
INFO: [Synth 8-6155] done synthesizing module 'draw_circle' (0#1) [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/draw_circle.v:23]
INFO: [Synth 8-6155] done synthesizing module 'centroid' (0#1) [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/centroid.v:23]
WARNING: [Synth 8-7071] port 'centre_x' of module 'centroid' is unconnected for instance 'centroid_ent' [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/mass_centroid.v:42]
WARNING: [Synth 8-7071] port 'centre_y' of module 'centroid' is unconnected for instance 'centroid_ent' [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/mass_centroid.v:42]
WARNING: [Synth 8-7023] instance 'centroid_ent' of module 'centroid' has 11 connections declared, but only 9 given [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/mass_centroid.v:42]
INFO: [Synth 8-6155] done synthesizing module 'mass_centroid' (0#1) [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/mass_centroid.v:23]
INFO: [Synth 8-6155] done synthesizing module 'vp' (0#1) [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/vp.v:23]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_vga_vp_0_0' (0#1) [c:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.gen/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/synth/hdmi_vga_vp_0_0.v:53]
WARNING: [Synth 8-3848] Net eof in module/entity draw_rectangle does not have driver. [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/draw_rectangle.v:67]
WARNING: [Synth 8-7129] Port pixel_in[23] in module bounding_box is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_in[22] in module bounding_box is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_in[21] in module bounding_box is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_in[20] in module bounding_box is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_in[19] in module bounding_box is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_in[18] in module bounding_box is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_in[17] in module bounding_box is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_in[16] in module bounding_box is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_in[15] in module bounding_box is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_in[14] in module bounding_box is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_in[13] in module bounding_box is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_in[12] in module bounding_box is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_in[11] in module bounding_box is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_in[10] in module bounding_box is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_in[9] in module bounding_box is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_in[8] in module bounding_box is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_in[7] in module bounding_box is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_in[6] in module bounding_box is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_in[5] in module bounding_box is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_in[4] in module bounding_box is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_in[3] in module bounding_box is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_in[2] in module bounding_box is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_in[1] in module bounding_box is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module mult_gen_v12_0_18_delay_line__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module mult_gen_v12_0_18_delay_line__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module mult_gen_v12_0_18_delay_line__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module mult_gen_v12_0_18_delay_line__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module mult_gen_v12_0_18_delay_line__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module mult_gen_v12_0_18_delay_line__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module mult_gen_v12_0_18_delay_line__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module mult_gen_v12_0_18_delay_line__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module mult_gen_v12_0_18_delay_line__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module mult_gen_v12_0_18_delay_line__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module mult_gen_v12_0_18_delay_line__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module mult_gen_v12_0_18_delay_line__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module mult_gen_v12_0_18_delay_line__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module mult_gen_v12_0_18_delay_line__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module mult_gen_v12_0_18_delay_line__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module mult_gen_v12_0_18_delay_line__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module mult_gen_v12_0_18_delay_line__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[24] in module dsp__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[23] in module dsp__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[22] in module dsp__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[21] in module dsp__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[20] in module dsp__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[19] in module dsp__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[18] in module dsp__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[17] in module dsp__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[16] in module dsp__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[15] in module dsp__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[14] in module dsp__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[13] in module dsp__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[12] in module dsp__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[11] in module dsp__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[10] in module dsp__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[9] in module dsp__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[8] in module dsp__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[7] in module dsp__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[6] in module dsp__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[5] in module dsp__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[4] in module dsp__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[3] in module dsp__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[2] in module dsp__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[1] in module dsp__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[0] in module dsp__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRY_IN in module dsp__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module mult_gen_v12_0_18_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module mult_gen_v12_0_18_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_in[23] in module tresholding is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_in[22] in module tresholding is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_in[21] in module tresholding is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_in[20] in module tresholding is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_in[19] in module tresholding is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_in[18] in module tresholding is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_in[17] in module tresholding is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_in[16] in module tresholding is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module tresholding is either unconnected or has no load
WARNING: [Synth 8-7129] Port spo[7] in module rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port spo[6] in module rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port spo[5] in module rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port spo[4] in module rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port spo[3] in module rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port spo[2] in module rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port spo[1] in module rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port spo[0] in module rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port qspo_ce in module rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port qspo_rst in module rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port qspo_srst in module rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port dpo[7] in module dist_mem_gen_v8_0_13_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port dpo[6] in module dist_mem_gen_v8_0_13_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port dpo[5] in module dist_mem_gen_v8_0_13_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port dpo[4] in module dist_mem_gen_v8_0_13_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port dpo[3] in module dist_mem_gen_v8_0_13_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port dpo[2] in module dist_mem_gen_v8_0_13_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port dpo[1] in module dist_mem_gen_v8_0_13_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port dpo[0] in module dist_mem_gen_v8_0_13_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port qdpo[7] in module dist_mem_gen_v8_0_13_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port qdpo[6] in module dist_mem_gen_v8_0_13_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port qdpo[5] in module dist_mem_gen_v8_0_13_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port qdpo[4] in module dist_mem_gen_v8_0_13_synth is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 2076.609 ; gain = 655.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 2076.609 ; gain = 655.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 2076.609 ; gain = 655.406
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.156 . Memory (MB): peak = 2076.609 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.gen/sources_1/ip/dist_mem_gen_1_1/dist_mem_gen_1/dist_mem_gen_1_in_context.xdc] for cell 'inst/ms_centroid/centroid_ent/circle_drawer/circle_getter/circle_mem'
Finished Parsing XDC File [c:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.gen/sources_1/ip/dist_mem_gen_1_1/dist_mem_gen_1/dist_mem_gen_1_in_context.xdc] for cell 'inst/ms_centroid/centroid_ent/circle_drawer/circle_getter/circle_mem'
Parsing XDC File [c:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.gen/sources_1/ip/add3/add3/add3_in_context.xdc] for cell 'inst/ms_centroid/centroid_ent/circle_drawer/circle_getter/add3_x'
Finished Parsing XDC File [c:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.gen/sources_1/ip/add3/add3/add3_in_context.xdc] for cell 'inst/ms_centroid/centroid_ent/circle_drawer/circle_getter/add3_x'
Parsing XDC File [c:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.gen/sources_1/ip/add3/add3/add3_in_context.xdc] for cell 'inst/ms_centroid/centroid_ent/circle_drawer/circle_getter/add3_y'
Finished Parsing XDC File [c:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.gen/sources_1/ip/add3/add3/add3_in_context.xdc] for cell 'inst/ms_centroid/centroid_ent/circle_drawer/circle_getter/add3_y'
Parsing XDC File [c:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.gen/sources_1/ip/sub_cordinates/sub_cordinates/sub_cordinates_in_context.xdc] for cell 'inst/ms_centroid/centroid_ent/circle_drawer/circle_getter/sub_x'
Finished Parsing XDC File [c:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.gen/sources_1/ip/sub_cordinates/sub_cordinates/sub_cordinates_in_context.xdc] for cell 'inst/ms_centroid/centroid_ent/circle_drawer/circle_getter/sub_x'
Parsing XDC File [c:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.gen/sources_1/ip/sub_cordinates/sub_cordinates/sub_cordinates_in_context.xdc] for cell 'inst/ms_centroid/centroid_ent/circle_drawer/circle_getter/sub_y'
Finished Parsing XDC File [c:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.gen/sources_1/ip/sub_cordinates/sub_cordinates/sub_cordinates_in_context.xdc] for cell 'inst/ms_centroid/centroid_ent/circle_drawer/circle_getter/sub_y'
Parsing XDC File [c:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.gen/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'inst/ms_centroid/centroid_ent/m00/moment_accum/cumm'
Finished Parsing XDC File [c:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.gen/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'inst/ms_centroid/centroid_ent/m00/moment_accum/cumm'
Parsing XDC File [c:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.gen/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'inst/ms_centroid/centroid_ent/m01/moment_accum/cumm'
Finished Parsing XDC File [c:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.gen/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'inst/ms_centroid/centroid_ent/m01/moment_accum/cumm'
Parsing XDC File [c:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.gen/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'inst/ms_centroid/centroid_ent/m10/moment_accum/cumm'
Finished Parsing XDC File [c:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.gen/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'inst/ms_centroid/centroid_ent/m10/moment_accum/cumm'
Parsing XDC File [c:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.gen/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/hdmi_vga_vp_0_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.gen/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/hdmi_vga_vp_0_0_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.runs/hdmi_vga_vp_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.runs/hdmi_vga_vp_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2122.805 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.081 . Memory (MB): peak = 2123.258 ; gain = 0.453
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:27 . Memory (MB): peak = 2123.258 ; gain = 702.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:27 . Memory (MB): peak = 2123.258 ; gain = 702.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.runs/hdmi_vga_vp_0_0_synth_1/dont_touch.xdc, line 35).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ms_centroid/centroid_ent/circle_drawer/circle_getter/circle_mem. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ms_centroid/centroid_ent/circle_drawer/circle_getter/add3_x. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ms_centroid/centroid_ent/circle_drawer/circle_getter/add3_y. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ms_centroid/centroid_ent/circle_drawer/circle_getter/sub_x. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ms_centroid/centroid_ent/circle_drawer/circle_getter/sub_y. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ms_centroid/centroid_ent/m00/moment_accum/cumm. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ms_centroid/centroid_ent/m01/moment_accum/cumm. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ms_centroid/centroid_ent/m10/moment_accum/cumm. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ms_centroid/centroid_ent/div_mx/instance_name. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ms_centroid/centroid_ent/div_my/instance_name. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/lust/LUT1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/lust/LUT2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/lust/LUT3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/conv/Y_submod/add1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/conv/Cb_submod/add1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/conv/Cb_submod/add2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/conv/Cb_submod/add3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/conv/Cr_submod/add1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/conv/Cr_submod/add2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/conv/Cr_submod/add3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/conv/Y_submod/add2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/conv/Y_submod/add3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/conv/Y_submod/multA1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/conv/Cb_submod/multA1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/conv/Cb_submod/multA2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/conv/Cb_submod/multA3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/conv/Cr_submod/multA1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/conv/Cr_submod/multA2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/conv/Cr_submod/multA3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/conv/Y_submod/multA2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/conv/Y_submod/multA3. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:27 . Memory (MB): peak = 2123.258 ; gain = 702.055
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'divider_32_20__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'divider_32_20'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0001 |                               00
                     DIV |                             0010 |                               01
                     NOP |                             0100 |                               10
                     END |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'divider_32_20__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0001 |                               00
                     DIV |                             0010 |                               01
                     NOP |                             0100 |                               10
                     END |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'divider_32_20'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:28 . Memory (MB): peak = 2123.258 ; gain = 702.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'ms_centroid/centroid_ent/div_mx/result_reg_reg' and it is trimmed from '32' to '11' bits. [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/imports/src/divider_32_20.v:84]
WARNING: [Synth 8-3936] Found unconnected internal register 'ms_centroid/centroid_ent/div_my/result_reg_reg' and it is trimmed from '32' to '11' bits. [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/imports/src/divider_32_20.v:84]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:34 . Memory (MB): peak = 2123.258 ; gain = 702.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:43 . Memory (MB): peak = 2123.258 ; gain = 702.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:45 . Memory (MB): peak = 2123.258 ; gain = 702.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7046] Forward retiming register inst/ms_centroid/centroid_ent/counter_delay/genblk1[0].regis_del/val_reg[1] for SRL
INFO: [Synth 8-7046] Forward retiming register inst/ms_centroid/centroid_ent/counter_delay/genblk1[0].regis_del/val_reg[0] for SRL
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:46 . Memory (MB): peak = 2123.258 ; gain = 702.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ms_centroid/centroid_ent/m00/moment_accum/cumm  has unconnected pin CE
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ms_centroid/centroid_ent/m01/moment_accum/cumm  has unconnected pin CE
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ms_centroid/centroid_ent/m10/moment_accum/cumm  has unconnected pin CE
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:52 . Memory (MB): peak = 2123.258 ; gain = 702.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:52 . Memory (MB): peak = 2123.258 ; gain = 702.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:53 . Memory (MB): peak = 2123.258 ; gain = 702.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:53 . Memory (MB): peak = 2123.258 ; gain = 702.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:53 . Memory (MB): peak = 2123.258 ; gain = 702.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:53 . Memory (MB): peak = 2123.258 ; gain = 702.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-----------------------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                  | DSP Mapping           | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dsp                          | ((A'*B)')'            | 8      | 18     | -      | -      | 36     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|dsp                          | ((A'*B)')'            | 8      | 18     | -      | -      | 36     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|dsp                          | ((A'*B)')'            | 8      | 17     | -      | -      | 36     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|xbip_dsp48e1_wrapper_v3_0_64 | (C'+A':B')'           | 30     | 18     | 48     | -      | 48     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|xbip_dsp48e1_wrapper_v3_0_59 | (C'+A':B')'           | 30     | 18     | 48     | -      | 48     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|xbip_dsp48e1_wrapper_v3_0_54 | (C'+A':B')'           | 30     | 18     | 8      | -      | 48     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp                          | ((A'*B)')'            | 8      | 17     | -      | -      | 36     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|dsp                          | ((A'*B)')'            | 8      | 18     | -      | -      | 36     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|dsp                          | ((A'*B)')'            | 8      | 18     | -      | -      | 36     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|xbip_dsp48e1_wrapper_v3_0_43 | (C'+A':B')'           | 30     | 18     | 48     | -      | 48     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|xbip_dsp48e1_wrapper_v3_0_38 | (C'+A':B')'           | 30     | 18     | 48     | -      | 48     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|xbip_dsp48e1_wrapper_v3_0_33 | (C'+A':B')'           | 30     | 18     | 8      | -      | 48     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp                          | ((A'*B)')'            | 8      | 16     | -      | -      | 36     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|dsp                          | ((A'*B)')'            | 8      | 17     | -      | -      | 36     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|dsp                          | ((A'*B)')'            | 8      | 14     | -      | -      | 36     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|xbip_dsp48e1_wrapper_v3_0_23 | (C'+A':B')'           | 30     | 18     | 48     | -      | 48     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|xbip_dsp48e1_wrapper_v3_0_18 | (C'+A':B')'           | 30     | 18     | 48     | -      | 48     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|xbip_dsp48e1_wrapper_v3_0    | (C'+A':B')'           | 30     | 18     | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp__parameterized0_2        | (C+(A'*B')')'         | 20     | 17     | 0      | -      | 17     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|dsp__parameterized0_2        | (PCIN>>17+(A'*B'')')' | 0      | 15     | -      | -      | 43     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|dsp__parameterized0          | (C+(A'*B')')'         | 20     | 17     | 0      | -      | 17     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|dsp__parameterized0          | (PCIN>>17+(A'*B'')')' | 0      | 15     | -      | -      | 43     | 1    | 2    | -    | -    | -     | 1    | 1    | 
+-----------------------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |sub_cordinates |         2|
|2     |add3           |         2|
|3     |dist_mem_gen_1 |         1|
|4     |c_addsub_0     |         3|
+------+---------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |add3           |     2|
|3     |c_addsub       |     1|
|4     |c_addsub_0     |     2|
|6     |dist_mem_gen   |     1|
|7     |sub_cordinates |     2|
|9     |CARRY4         |    42|
|10    |DSP48E1        |    22|
|14    |LUT1           |     6|
|15    |LUT2           |   121|
|16    |LUT3           |    34|
|17    |LUT4           |   172|
|18    |LUT5           |    54|
|19    |LUT6           |   122|
|20    |SRL16E         |    10|
|21    |FDRE           |   660|
|22    |FDSE           |    30|
+------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:53 . Memory (MB): peak = 2123.258 ; gain = 702.055
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 3 critical warnings and 60 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:50 . Memory (MB): peak = 2123.258 ; gain = 655.406
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:53 . Memory (MB): peak = 2123.258 ; gain = 702.055
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 2123.258 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 64 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2123.258 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: bb43e5e1
INFO: [Common 17-83] Releasing license: Synthesis
108 Infos, 139 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:01:00 . Memory (MB): peak = 2123.258 ; gain = 1078.020
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Coretcl 2-1174] Renamed 182 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab07/mass_centroid/mass_centroid.runs/hdmi_vga_vp_0_0_synth_1/hdmi_vga_vp_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file hdmi_vga_vp_0_0_utilization_synth.rpt -pb hdmi_vga_vp_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon May 13 10:52:08 2024...
