Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Sep 28 10:31:06 2024
| Host         : LAPTOP-ARIBH9A2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file touch_led_extend_timing_summary_routed.rpt -pb touch_led_extend_timing_summary_routed.pb -rpx touch_led_extend_timing_summary_routed.rpx -warn_on_violation
| Design       : touch_led_extend
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     15.022        0.000                      0                   54        0.190        0.000                      0                   54        9.500        0.000                       0                    31  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk            15.022        0.000                      0                   54        0.190        0.000                      0                   54        9.500        0.000                       0                    31  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack       15.022ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.022ns  (required time - arrival time)
  Source:                 cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.024ns  (logic 2.244ns (44.665%)  route 2.780ns (55.335%))
  Logic Levels:           10  (CARRY4=7 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.993ns = ( 24.993 - 20.000 ) 
    Source Clock Delay      (SCD):    5.450ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.743     5.450    sys_clk_IBUF_BUFG
    SLICE_X42Y56         FDCE                                         r  cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y56         FDCE (Prop_fdce_C_Q)         0.518     5.968 f  cnt_reg[5]/Q
                         net (fo=2, routed)           0.952     6.921    cnt_reg[5]
    SLICE_X43Y55         LUT6 (Prop_lut6_I4_O)        0.124     7.045 f  led[1]_i_5/O
                         net (fo=2, routed)           0.790     7.835    led[1]_i_5_n_0
    SLICE_X43Y58         LUT6 (Prop_lut6_I4_O)        0.124     7.959 f  cnt[0]_i_8/O
                         net (fo=25, routed)          0.848     8.807    cnt[0]_i_8_n_0
    SLICE_X43Y55         LUT6 (Prop_lut6_I4_O)        0.124     8.931 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.189     9.120    cnt[0]_i_2_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.670 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.670    cnt_reg[0]_i_1_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.787 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.787    cnt_reg[4]_i_1_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.904 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.904    cnt_reg[8]_i_1_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.021 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.021    cnt_reg[12]_i_1_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.138 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.138    cnt_reg[16]_i_1_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.255 r  cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.255    cnt_reg[20]_i_1_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.474 r  cnt_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.474    cnt_reg[24]_i_1_n_7
    SLICE_X42Y61         FDCE                                         r  cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.563    24.993    sys_clk_IBUF_BUFG
    SLICE_X42Y61         FDCE                                         r  cnt_reg[24]/C
                         clock pessimism              0.429    25.422    
                         clock uncertainty           -0.035    25.387    
    SLICE_X42Y61         FDCE (Setup_fdce_C_D)        0.109    25.496    cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         25.496    
                         arrival time                         -10.474    
  -------------------------------------------------------------------
                         slack                                 15.022    

Slack (MET) :             15.036ns  (required time - arrival time)
  Source:                 cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.011ns  (logic 2.231ns (44.521%)  route 2.780ns (55.479%))
  Logic Levels:           9  (CARRY4=6 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns = ( 24.994 - 20.000 ) 
    Source Clock Delay      (SCD):    5.450ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.743     5.450    sys_clk_IBUF_BUFG
    SLICE_X42Y56         FDCE                                         r  cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y56         FDCE (Prop_fdce_C_Q)         0.518     5.968 f  cnt_reg[5]/Q
                         net (fo=2, routed)           0.952     6.921    cnt_reg[5]
    SLICE_X43Y55         LUT6 (Prop_lut6_I4_O)        0.124     7.045 f  led[1]_i_5/O
                         net (fo=2, routed)           0.790     7.835    led[1]_i_5_n_0
    SLICE_X43Y58         LUT6 (Prop_lut6_I4_O)        0.124     7.959 f  cnt[0]_i_8/O
                         net (fo=25, routed)          0.848     8.807    cnt[0]_i_8_n_0
    SLICE_X43Y55         LUT6 (Prop_lut6_I4_O)        0.124     8.931 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.189     9.120    cnt[0]_i_2_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.670 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.670    cnt_reg[0]_i_1_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.787 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.787    cnt_reg[4]_i_1_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.904 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.904    cnt_reg[8]_i_1_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.021 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.021    cnt_reg[12]_i_1_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.138 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.138    cnt_reg[16]_i_1_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.461 r  cnt_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.461    cnt_reg[20]_i_1_n_6
    SLICE_X42Y60         FDCE                                         r  cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.564    24.994    sys_clk_IBUF_BUFG
    SLICE_X42Y60         FDCE                                         r  cnt_reg[21]/C
                         clock pessimism              0.429    25.423    
                         clock uncertainty           -0.035    25.388    
    SLICE_X42Y60         FDCE (Setup_fdce_C_D)        0.109    25.497    cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         25.497    
                         arrival time                         -10.461    
  -------------------------------------------------------------------
                         slack                                 15.036    

Slack (MET) :             15.044ns  (required time - arrival time)
  Source:                 cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.003ns  (logic 2.223ns (44.433%)  route 2.780ns (55.567%))
  Logic Levels:           9  (CARRY4=6 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns = ( 24.994 - 20.000 ) 
    Source Clock Delay      (SCD):    5.450ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.743     5.450    sys_clk_IBUF_BUFG
    SLICE_X42Y56         FDCE                                         r  cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y56         FDCE (Prop_fdce_C_Q)         0.518     5.968 f  cnt_reg[5]/Q
                         net (fo=2, routed)           0.952     6.921    cnt_reg[5]
    SLICE_X43Y55         LUT6 (Prop_lut6_I4_O)        0.124     7.045 f  led[1]_i_5/O
                         net (fo=2, routed)           0.790     7.835    led[1]_i_5_n_0
    SLICE_X43Y58         LUT6 (Prop_lut6_I4_O)        0.124     7.959 f  cnt[0]_i_8/O
                         net (fo=25, routed)          0.848     8.807    cnt[0]_i_8_n_0
    SLICE_X43Y55         LUT6 (Prop_lut6_I4_O)        0.124     8.931 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.189     9.120    cnt[0]_i_2_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.670 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.670    cnt_reg[0]_i_1_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.787 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.787    cnt_reg[4]_i_1_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.904 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.904    cnt_reg[8]_i_1_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.021 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.021    cnt_reg[12]_i_1_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.138 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.138    cnt_reg[16]_i_1_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.453 r  cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.453    cnt_reg[20]_i_1_n_4
    SLICE_X42Y60         FDCE                                         r  cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.564    24.994    sys_clk_IBUF_BUFG
    SLICE_X42Y60         FDCE                                         r  cnt_reg[23]/C
                         clock pessimism              0.429    25.423    
                         clock uncertainty           -0.035    25.388    
    SLICE_X42Y60         FDCE (Setup_fdce_C_D)        0.109    25.497    cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         25.497    
                         arrival time                         -10.453    
  -------------------------------------------------------------------
                         slack                                 15.044    

Slack (MET) :             15.120ns  (required time - arrival time)
  Source:                 cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.927ns  (logic 2.147ns (43.575%)  route 2.780ns (56.425%))
  Logic Levels:           9  (CARRY4=6 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns = ( 24.994 - 20.000 ) 
    Source Clock Delay      (SCD):    5.450ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.743     5.450    sys_clk_IBUF_BUFG
    SLICE_X42Y56         FDCE                                         r  cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y56         FDCE (Prop_fdce_C_Q)         0.518     5.968 f  cnt_reg[5]/Q
                         net (fo=2, routed)           0.952     6.921    cnt_reg[5]
    SLICE_X43Y55         LUT6 (Prop_lut6_I4_O)        0.124     7.045 f  led[1]_i_5/O
                         net (fo=2, routed)           0.790     7.835    led[1]_i_5_n_0
    SLICE_X43Y58         LUT6 (Prop_lut6_I4_O)        0.124     7.959 f  cnt[0]_i_8/O
                         net (fo=25, routed)          0.848     8.807    cnt[0]_i_8_n_0
    SLICE_X43Y55         LUT6 (Prop_lut6_I4_O)        0.124     8.931 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.189     9.120    cnt[0]_i_2_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.670 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.670    cnt_reg[0]_i_1_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.787 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.787    cnt_reg[4]_i_1_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.904 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.904    cnt_reg[8]_i_1_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.021 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.021    cnt_reg[12]_i_1_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.138 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.138    cnt_reg[16]_i_1_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.377 r  cnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.377    cnt_reg[20]_i_1_n_5
    SLICE_X42Y60         FDCE                                         r  cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.564    24.994    sys_clk_IBUF_BUFG
    SLICE_X42Y60         FDCE                                         r  cnt_reg[22]/C
                         clock pessimism              0.429    25.423    
                         clock uncertainty           -0.035    25.388    
    SLICE_X42Y60         FDCE (Setup_fdce_C_D)        0.109    25.497    cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         25.497    
                         arrival time                         -10.377    
  -------------------------------------------------------------------
                         slack                                 15.120    

Slack (MET) :             15.140ns  (required time - arrival time)
  Source:                 cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.907ns  (logic 2.127ns (43.345%)  route 2.780ns (56.655%))
  Logic Levels:           9  (CARRY4=6 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns = ( 24.994 - 20.000 ) 
    Source Clock Delay      (SCD):    5.450ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.743     5.450    sys_clk_IBUF_BUFG
    SLICE_X42Y56         FDCE                                         r  cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y56         FDCE (Prop_fdce_C_Q)         0.518     5.968 f  cnt_reg[5]/Q
                         net (fo=2, routed)           0.952     6.921    cnt_reg[5]
    SLICE_X43Y55         LUT6 (Prop_lut6_I4_O)        0.124     7.045 f  led[1]_i_5/O
                         net (fo=2, routed)           0.790     7.835    led[1]_i_5_n_0
    SLICE_X43Y58         LUT6 (Prop_lut6_I4_O)        0.124     7.959 f  cnt[0]_i_8/O
                         net (fo=25, routed)          0.848     8.807    cnt[0]_i_8_n_0
    SLICE_X43Y55         LUT6 (Prop_lut6_I4_O)        0.124     8.931 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.189     9.120    cnt[0]_i_2_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.670 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.670    cnt_reg[0]_i_1_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.787 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.787    cnt_reg[4]_i_1_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.904 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.904    cnt_reg[8]_i_1_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.021 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.021    cnt_reg[12]_i_1_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.138 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.138    cnt_reg[16]_i_1_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.357 r  cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.357    cnt_reg[20]_i_1_n_7
    SLICE_X42Y60         FDCE                                         r  cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.564    24.994    sys_clk_IBUF_BUFG
    SLICE_X42Y60         FDCE                                         r  cnt_reg[20]/C
                         clock pessimism              0.429    25.423    
                         clock uncertainty           -0.035    25.388    
    SLICE_X42Y60         FDCE (Setup_fdce_C_D)        0.109    25.497    cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         25.497    
                         arrival time                         -10.357    
  -------------------------------------------------------------------
                         slack                                 15.140    

Slack (MET) :             15.153ns  (required time - arrival time)
  Source:                 cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.894ns  (logic 2.114ns (43.195%)  route 2.780ns (56.805%))
  Logic Levels:           8  (CARRY4=5 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns = ( 24.994 - 20.000 ) 
    Source Clock Delay      (SCD):    5.450ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.743     5.450    sys_clk_IBUF_BUFG
    SLICE_X42Y56         FDCE                                         r  cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y56         FDCE (Prop_fdce_C_Q)         0.518     5.968 f  cnt_reg[5]/Q
                         net (fo=2, routed)           0.952     6.921    cnt_reg[5]
    SLICE_X43Y55         LUT6 (Prop_lut6_I4_O)        0.124     7.045 f  led[1]_i_5/O
                         net (fo=2, routed)           0.790     7.835    led[1]_i_5_n_0
    SLICE_X43Y58         LUT6 (Prop_lut6_I4_O)        0.124     7.959 f  cnt[0]_i_8/O
                         net (fo=25, routed)          0.848     8.807    cnt[0]_i_8_n_0
    SLICE_X43Y55         LUT6 (Prop_lut6_I4_O)        0.124     8.931 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.189     9.120    cnt[0]_i_2_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.670 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.670    cnt_reg[0]_i_1_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.787 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.787    cnt_reg[4]_i_1_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.904 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.904    cnt_reg[8]_i_1_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.021 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.021    cnt_reg[12]_i_1_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.344 r  cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.344    cnt_reg[16]_i_1_n_6
    SLICE_X42Y59         FDCE                                         r  cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.564    24.994    sys_clk_IBUF_BUFG
    SLICE_X42Y59         FDCE                                         r  cnt_reg[17]/C
                         clock pessimism              0.429    25.423    
                         clock uncertainty           -0.035    25.388    
    SLICE_X42Y59         FDCE (Setup_fdce_C_D)        0.109    25.497    cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         25.497    
                         arrival time                         -10.344    
  -------------------------------------------------------------------
                         slack                                 15.153    

Slack (MET) :             15.161ns  (required time - arrival time)
  Source:                 cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.886ns  (logic 2.106ns (43.102%)  route 2.780ns (56.898%))
  Logic Levels:           8  (CARRY4=5 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns = ( 24.994 - 20.000 ) 
    Source Clock Delay      (SCD):    5.450ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.743     5.450    sys_clk_IBUF_BUFG
    SLICE_X42Y56         FDCE                                         r  cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y56         FDCE (Prop_fdce_C_Q)         0.518     5.968 f  cnt_reg[5]/Q
                         net (fo=2, routed)           0.952     6.921    cnt_reg[5]
    SLICE_X43Y55         LUT6 (Prop_lut6_I4_O)        0.124     7.045 f  led[1]_i_5/O
                         net (fo=2, routed)           0.790     7.835    led[1]_i_5_n_0
    SLICE_X43Y58         LUT6 (Prop_lut6_I4_O)        0.124     7.959 f  cnt[0]_i_8/O
                         net (fo=25, routed)          0.848     8.807    cnt[0]_i_8_n_0
    SLICE_X43Y55         LUT6 (Prop_lut6_I4_O)        0.124     8.931 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.189     9.120    cnt[0]_i_2_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.670 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.670    cnt_reg[0]_i_1_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.787 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.787    cnt_reg[4]_i_1_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.904 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.904    cnt_reg[8]_i_1_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.021 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.021    cnt_reg[12]_i_1_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.336 r  cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.336    cnt_reg[16]_i_1_n_4
    SLICE_X42Y59         FDCE                                         r  cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.564    24.994    sys_clk_IBUF_BUFG
    SLICE_X42Y59         FDCE                                         r  cnt_reg[19]/C
                         clock pessimism              0.429    25.423    
                         clock uncertainty           -0.035    25.388    
    SLICE_X42Y59         FDCE (Setup_fdce_C_D)        0.109    25.497    cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         25.497    
                         arrival time                         -10.336    
  -------------------------------------------------------------------
                         slack                                 15.161    

Slack (MET) :             15.237ns  (required time - arrival time)
  Source:                 cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.810ns  (logic 2.030ns (42.203%)  route 2.780ns (57.797%))
  Logic Levels:           8  (CARRY4=5 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns = ( 24.994 - 20.000 ) 
    Source Clock Delay      (SCD):    5.450ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.743     5.450    sys_clk_IBUF_BUFG
    SLICE_X42Y56         FDCE                                         r  cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y56         FDCE (Prop_fdce_C_Q)         0.518     5.968 f  cnt_reg[5]/Q
                         net (fo=2, routed)           0.952     6.921    cnt_reg[5]
    SLICE_X43Y55         LUT6 (Prop_lut6_I4_O)        0.124     7.045 f  led[1]_i_5/O
                         net (fo=2, routed)           0.790     7.835    led[1]_i_5_n_0
    SLICE_X43Y58         LUT6 (Prop_lut6_I4_O)        0.124     7.959 f  cnt[0]_i_8/O
                         net (fo=25, routed)          0.848     8.807    cnt[0]_i_8_n_0
    SLICE_X43Y55         LUT6 (Prop_lut6_I4_O)        0.124     8.931 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.189     9.120    cnt[0]_i_2_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.670 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.670    cnt_reg[0]_i_1_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.787 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.787    cnt_reg[4]_i_1_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.904 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.904    cnt_reg[8]_i_1_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.021 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.021    cnt_reg[12]_i_1_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.260 r  cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.260    cnt_reg[16]_i_1_n_5
    SLICE_X42Y59         FDCE                                         r  cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.564    24.994    sys_clk_IBUF_BUFG
    SLICE_X42Y59         FDCE                                         r  cnt_reg[18]/C
                         clock pessimism              0.429    25.423    
                         clock uncertainty           -0.035    25.388    
    SLICE_X42Y59         FDCE (Setup_fdce_C_D)        0.109    25.497    cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         25.497    
                         arrival time                         -10.260    
  -------------------------------------------------------------------
                         slack                                 15.237    

Slack (MET) :             15.257ns  (required time - arrival time)
  Source:                 cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.790ns  (logic 2.010ns (41.962%)  route 2.780ns (58.038%))
  Logic Levels:           8  (CARRY4=5 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns = ( 24.994 - 20.000 ) 
    Source Clock Delay      (SCD):    5.450ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.743     5.450    sys_clk_IBUF_BUFG
    SLICE_X42Y56         FDCE                                         r  cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y56         FDCE (Prop_fdce_C_Q)         0.518     5.968 f  cnt_reg[5]/Q
                         net (fo=2, routed)           0.952     6.921    cnt_reg[5]
    SLICE_X43Y55         LUT6 (Prop_lut6_I4_O)        0.124     7.045 f  led[1]_i_5/O
                         net (fo=2, routed)           0.790     7.835    led[1]_i_5_n_0
    SLICE_X43Y58         LUT6 (Prop_lut6_I4_O)        0.124     7.959 f  cnt[0]_i_8/O
                         net (fo=25, routed)          0.848     8.807    cnt[0]_i_8_n_0
    SLICE_X43Y55         LUT6 (Prop_lut6_I4_O)        0.124     8.931 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.189     9.120    cnt[0]_i_2_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.670 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.670    cnt_reg[0]_i_1_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.787 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.787    cnt_reg[4]_i_1_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.904 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.904    cnt_reg[8]_i_1_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.021 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.021    cnt_reg[12]_i_1_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.240 r  cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.240    cnt_reg[16]_i_1_n_7
    SLICE_X42Y59         FDCE                                         r  cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.564    24.994    sys_clk_IBUF_BUFG
    SLICE_X42Y59         FDCE                                         r  cnt_reg[16]/C
                         clock pessimism              0.429    25.423    
                         clock uncertainty           -0.035    25.388    
    SLICE_X42Y59         FDCE (Setup_fdce_C_D)        0.109    25.497    cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         25.497    
                         arrival time                         -10.240    
  -------------------------------------------------------------------
                         slack                                 15.257    

Slack (MET) :             15.271ns  (required time - arrival time)
  Source:                 cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.777ns  (logic 1.997ns (41.804%)  route 2.780ns (58.196%))
  Logic Levels:           7  (CARRY4=4 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.995ns = ( 24.995 - 20.000 ) 
    Source Clock Delay      (SCD):    5.450ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.743     5.450    sys_clk_IBUF_BUFG
    SLICE_X42Y56         FDCE                                         r  cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y56         FDCE (Prop_fdce_C_Q)         0.518     5.968 f  cnt_reg[5]/Q
                         net (fo=2, routed)           0.952     6.921    cnt_reg[5]
    SLICE_X43Y55         LUT6 (Prop_lut6_I4_O)        0.124     7.045 f  led[1]_i_5/O
                         net (fo=2, routed)           0.790     7.835    led[1]_i_5_n_0
    SLICE_X43Y58         LUT6 (Prop_lut6_I4_O)        0.124     7.959 f  cnt[0]_i_8/O
                         net (fo=25, routed)          0.848     8.807    cnt[0]_i_8_n_0
    SLICE_X43Y55         LUT6 (Prop_lut6_I4_O)        0.124     8.931 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.189     9.120    cnt[0]_i_2_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.670 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.670    cnt_reg[0]_i_1_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.787 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.787    cnt_reg[4]_i_1_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.904 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.904    cnt_reg[8]_i_1_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.227 r  cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.227    cnt_reg[12]_i_1_n_6
    SLICE_X42Y58         FDCE                                         r  cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.565    24.995    sys_clk_IBUF_BUFG
    SLICE_X42Y58         FDCE                                         r  cnt_reg[13]/C
                         clock pessimism              0.429    25.424    
                         clock uncertainty           -0.035    25.389    
    SLICE_X42Y58         FDCE (Setup_fdce_C_D)        0.109    25.498    cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         25.498    
                         arrival time                         -10.227    
  -------------------------------------------------------------------
                         slack                                 15.271    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 touch_key_d1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            flag_reg_inv/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.589     1.539    sys_clk_IBUF_BUFG
    SLICE_X43Y57         FDCE                                         r  touch_key_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDCE (Prop_fdce_C_Q)         0.128     1.667 r  touch_key_d1_reg/Q
                         net (fo=1, routed)           0.054     1.722    touch_key_d1
    SLICE_X43Y57         LUT3 (Prop_lut3_I0_O)        0.099     1.821 r  flag_inv_i_1/O
                         net (fo=1, routed)           0.000     1.821    flag_inv_i_1_n_0
    SLICE_X43Y57         FDPE                                         r  flag_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.859     2.057    sys_clk_IBUF_BUFG
    SLICE_X43Y57         FDPE                                         r  flag_reg_inv/C
                         clock pessimism             -0.518     1.539    
    SLICE_X43Y57         FDPE (Hold_fdpe_C_D)         0.091     1.630    flag_reg_inv
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 touch_key_d0_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            touch_key_d1_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.018%)  route 0.179ns (55.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.588     1.538    sys_clk_IBUF_BUFG
    SLICE_X43Y60         FDCE                                         r  touch_key_d0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDCE (Prop_fdce_C_Q)         0.141     1.679 r  touch_key_d0_reg/Q
                         net (fo=2, routed)           0.179     1.859    touch_key_d0
    SLICE_X43Y57         FDCE                                         r  touch_key_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.859     2.057    sys_clk_IBUF_BUFG
    SLICE_X43Y57         FDCE                                         r  touch_key_d1_reg/C
                         clock pessimism             -0.502     1.555    
    SLICE_X43Y57         FDCE (Hold_fdce_C_D)         0.075     1.630    touch_key_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 led_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.602%)  route 0.182ns (49.398%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.589     1.539    sys_clk_IBUF_BUFG
    SLICE_X41Y58         FDPE                                         r  led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDPE (Prop_fdpe_C_Q)         0.141     1.680 r  led_reg[1]/Q
                         net (fo=3, routed)           0.182     1.862    led_OBUF[1]
    SLICE_X41Y58         LUT3 (Prop_lut3_I2_O)        0.045     1.907 r  led[1]_i_1/O
                         net (fo=1, routed)           0.000     1.907    led[1]_i_1_n_0
    SLICE_X41Y58         FDPE                                         r  led_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.859     2.057    sys_clk_IBUF_BUFG
    SLICE_X41Y58         FDPE                                         r  led_reg[1]/C
                         clock pessimism             -0.518     1.539    
    SLICE_X41Y58         FDPE (Hold_fdpe_C_D)         0.091     1.630    led_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 led_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.328%)  route 0.184ns (49.672%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.589     1.539    sys_clk_IBUF_BUFG
    SLICE_X41Y58         FDPE                                         r  led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDPE (Prop_fdpe_C_Q)         0.141     1.680 r  led_reg[1]/Q
                         net (fo=3, routed)           0.184     1.864    led_OBUF[1]
    SLICE_X41Y58         LUT3 (Prop_lut3_I0_O)        0.045     1.909 r  led[0]_i_1/O
                         net (fo=1, routed)           0.000     1.909    led[0]_i_1_n_0
    SLICE_X41Y58         FDCE                                         r  led_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.859     2.057    sys_clk_IBUF_BUFG
    SLICE_X41Y58         FDCE                                         r  led_reg[0]/C
                         clock pessimism             -0.518     1.539    
    SLICE_X41Y58         FDCE (Hold_fdce_C_D)         0.092     1.631    led_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.590     1.540    sys_clk_IBUF_BUFG
    SLICE_X42Y55         FDCE                                         r  cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDCE (Prop_fdce_C_Q)         0.164     1.704 r  cnt_reg[3]/Q
                         net (fo=2, routed)           0.148     1.852    cnt_reg[3]
    SLICE_X42Y55         LUT6 (Prop_lut6_I0_O)        0.045     1.897 r  cnt[0]_i_3/O
                         net (fo=1, routed)           0.000     1.897    cnt[0]_i_3_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.961 r  cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.961    cnt_reg[0]_i_1_n_4
    SLICE_X42Y55         FDCE                                         r  cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.860     2.058    sys_clk_IBUF_BUFG
    SLICE_X42Y55         FDCE                                         r  cnt_reg[3]/C
                         clock pessimism             -0.518     1.540    
    SLICE_X42Y55         FDCE (Hold_fdce_C_D)         0.134     1.674    cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 cnt_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.589     1.539    sys_clk_IBUF_BUFG
    SLICE_X42Y59         FDCE                                         r  cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDCE (Prop_fdce_C_Q)         0.164     1.703 r  cnt_reg[19]/Q
                         net (fo=3, routed)           0.148     1.851    cnt_reg[19]
    SLICE_X42Y59         LUT6 (Prop_lut6_I0_O)        0.045     1.896 r  cnt[16]_i_2/O
                         net (fo=1, routed)           0.000     1.896    cnt[16]_i_2_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.960 r  cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.960    cnt_reg[16]_i_1_n_4
    SLICE_X42Y59         FDCE                                         r  cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.859     2.057    sys_clk_IBUF_BUFG
    SLICE_X42Y59         FDCE                                         r  cnt_reg[19]/C
                         clock pessimism             -0.518     1.539    
    SLICE_X42Y59         FDCE (Hold_fdce_C_D)         0.134     1.673    cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 flag_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.894%)  route 0.147ns (51.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.589     1.539    sys_clk_IBUF_BUFG
    SLICE_X43Y57         FDPE                                         r  flag_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDPE (Prop_fdpe_C_Q)         0.141     1.680 r  flag_reg_inv/Q
                         net (fo=26, routed)          0.147     1.828    flag
    SLICE_X42Y56         FDCE                                         r  cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.860     2.058    sys_clk_IBUF_BUFG
    SLICE_X42Y56         FDCE                                         r  cnt_reg[4]/C
                         clock pessimism             -0.502     1.556    
    SLICE_X42Y56         FDCE (Hold_fdce_C_CE)       -0.016     1.540    cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 flag_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.894%)  route 0.147ns (51.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.589     1.539    sys_clk_IBUF_BUFG
    SLICE_X43Y57         FDPE                                         r  flag_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDPE (Prop_fdpe_C_Q)         0.141     1.680 r  flag_reg_inv/Q
                         net (fo=26, routed)          0.147     1.828    flag
    SLICE_X42Y56         FDCE                                         r  cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.860     2.058    sys_clk_IBUF_BUFG
    SLICE_X42Y56         FDCE                                         r  cnt_reg[5]/C
                         clock pessimism             -0.502     1.556    
    SLICE_X42Y56         FDCE (Hold_fdce_C_CE)       -0.016     1.540    cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 flag_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.894%)  route 0.147ns (51.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.589     1.539    sys_clk_IBUF_BUFG
    SLICE_X43Y57         FDPE                                         r  flag_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDPE (Prop_fdpe_C_Q)         0.141     1.680 r  flag_reg_inv/Q
                         net (fo=26, routed)          0.147     1.828    flag
    SLICE_X42Y56         FDCE                                         r  cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.860     2.058    sys_clk_IBUF_BUFG
    SLICE_X42Y56         FDCE                                         r  cnt_reg[6]/C
                         clock pessimism             -0.502     1.556    
    SLICE_X42Y56         FDCE (Hold_fdce_C_CE)       -0.016     1.540    cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 flag_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.894%)  route 0.147ns (51.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.589     1.539    sys_clk_IBUF_BUFG
    SLICE_X43Y57         FDPE                                         r  flag_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDPE (Prop_fdpe_C_Q)         0.141     1.680 r  flag_reg_inv/Q
                         net (fo=26, routed)          0.147     1.828    flag
    SLICE_X42Y56         FDCE                                         r  cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.860     2.058    sys_clk_IBUF_BUFG
    SLICE_X42Y56         FDCE                                         r  cnt_reg[7]/C
                         clock pessimism             -0.502     1.556    
    SLICE_X42Y56         FDCE (Hold_fdce_C_CE)       -0.016     1.540    cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.287    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X42Y55   cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X42Y57   cnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X42Y57   cnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X42Y58   cnt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X42Y58   cnt_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X42Y58   cnt_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X42Y58   cnt_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X42Y59   cnt_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X42Y59   cnt_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y55   cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y57   cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y57   cnt_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y58   cnt_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y58   cnt_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y58   cnt_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y58   cnt_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y59   cnt_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y59   cnt_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y59   cnt_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y57   cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y57   cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y58   cnt_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y58   cnt_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y58   cnt_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y58   cnt_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y59   cnt_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y59   cnt_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y59   cnt_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y59   cnt_reg[19]/C



