#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_000002115d5ca420 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000002115d5ca5b0 .scope module, "tb" "tb" 3 50;
 .timescale -12 -12;
L_000002115d611e60 .functor NOT 1, L_000002115d5c9180, C4<0>, C4<0>, C4<0>;
L_000002115d611bc0 .functor XOR 9, L_000002115d642970, L_000002115d5c8a00, C4<000000000>, C4<000000000>;
L_000002115d612020 .functor XOR 9, L_000002115d611bc0, L_000002115d5c86e0, C4<000000000>, C4<000000000>;
v000002115d6434b0_0 .net *"_ivl_10", 8 0, L_000002115d5c86e0;  1 drivers
v000002115d6435f0_0 .net *"_ivl_12", 8 0, L_000002115d612020;  1 drivers
v000002115d643870_0 .net *"_ivl_2", 8 0, L_000002115d6428d0;  1 drivers
v000002115d6421f0_0 .net *"_ivl_4", 8 0, L_000002115d642970;  1 drivers
v000002115d643910_0 .net *"_ivl_6", 8 0, L_000002115d5c8a00;  1 drivers
v000002115d6420b0_0 .net *"_ivl_8", 8 0, L_000002115d611bc0;  1 drivers
v000002115d643190_0 .var "clk", 0 0;
v000002115d642d30_0 .net "done_dut", 0 0, v000002115d6423d0_0;  1 drivers
v000002115d642f10_0 .net "done_ref", 0 0, L_000002115d642010;  1 drivers
v000002115d643550_0 .net "in", 0 0, v000002115d6426f0_0;  1 drivers
v000002115d6437d0_0 .net "out_byte_dut", 7 0, v000002115d643d70_0;  1 drivers
v000002115d642330_0 .net "out_byte_ref", 7 0, L_000002115d642470;  1 drivers
v000002115d643eb0_0 .net "reset", 0 0, v000002115d642150_0;  1 drivers
v000002115d642dd0_0 .var/2u "stats1", 223 0;
v000002115d643e10_0 .var/2u "strobe", 0 0;
v000002115d642e70_0 .net "tb_match", 0 0, L_000002115d5c9180;  1 drivers
v000002115d6439b0_0 .net "tb_mismatch", 0 0, L_000002115d611e60;  1 drivers
L_000002115d6428d0 .concat [ 1 8 0 0], L_000002115d642010, L_000002115d642470;
L_000002115d642970 .concat [ 1 8 0 0], L_000002115d642010, L_000002115d642470;
L_000002115d5c8a00 .concat [ 1 8 0 0], v000002115d6423d0_0, v000002115d643d70_0;
L_000002115d5c86e0 .concat [ 1 8 0 0], L_000002115d642010, L_000002115d642470;
L_000002115d5c9180 .cmp/eeq 9, L_000002115d6428d0, L_000002115d612020;
S_000002115d64b910 .scope module, "good1" "RefModule" 3 95, 4 2 0, S_000002115d5ca5b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 8 "out_byte";
    .port_info 4 /OUTPUT 1 "done";
P_000002115d649000 .param/l "B0" 0 4 10, +C4<00000000000000000000000000000000>;
P_000002115d649038 .param/l "B1" 0 4 10, +C4<00000000000000000000000000000001>;
P_000002115d649070 .param/l "B2" 0 4 10, +C4<00000000000000000000000000000010>;
P_000002115d6490a8 .param/l "B3" 0 4 10, +C4<00000000000000000000000000000011>;
P_000002115d6490e0 .param/l "B4" 0 4 10, +C4<00000000000000000000000000000100>;
P_000002115d649118 .param/l "B5" 0 4 10, +C4<00000000000000000000000000000101>;
P_000002115d649150 .param/l "B6" 0 4 10, +C4<00000000000000000000000000000110>;
P_000002115d649188 .param/l "B7" 0 4 10, +C4<00000000000000000000000000000111>;
P_000002115d6491c0 .param/l "DONE" 0 4 10, +C4<00000000000000000000000000001010>;
P_000002115d6491f8 .param/l "ERR" 0 4 10, +C4<00000000000000000000000000001011>;
P_000002115d649230 .param/l "START" 0 4 10, +C4<00000000000000000000000000001000>;
P_000002115d649268 .param/l "STOP" 0 4 10, +C4<00000000000000000000000000001001>;
v000002115d643690_0 .net *"_ivl_0", 31 0, L_000002115d643230;  1 drivers
L_000002115da10118 .functor BUFT 1, C4<xxxxxxxx>, C4<0>, C4<0>, C4<0>;
v000002115d643370_0 .net *"_ivl_10", 7 0, L_000002115da10118;  1 drivers
L_000002115da10088 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002115d643af0_0 .net *"_ivl_3", 27 0, L_000002115da10088;  1 drivers
L_000002115da100d0 .functor BUFT 1, C4<00000000000000000000000000001010>, C4<0>, C4<0>, C4<0>;
v000002115d6432d0_0 .net/2u *"_ivl_4", 31 0, L_000002115da100d0;  1 drivers
v000002115d642510_0 .net *"_ivl_9", 7 0, L_000002115d642290;  1 drivers
v000002115d643cd0_0 .var "byte_r", 9 0;
v000002115d642fb0_0 .net "clk", 0 0, v000002115d643190_0;  1 drivers
v000002115d642bf0_0 .net "done", 0 0, L_000002115d642010;  alias, 1 drivers
v000002115d643410_0 .net "in", 0 0, v000002115d6426f0_0;  alias, 1 drivers
v000002115d643050_0 .var "next", 3 0;
v000002115d643b90_0 .net "out_byte", 7 0, L_000002115d642470;  alias, 1 drivers
v000002115d642650_0 .net "reset", 0 0, v000002115d642150_0;  alias, 1 drivers
v000002115d643a50_0 .var "state", 3 0;
E_000002115d6474c0 .event posedge, v000002115d642fb0_0;
E_000002115d6460c0 .event edge, v000002115d643a50_0, v000002115d643410_0;
L_000002115d643230 .concat [ 4 28 0 0], v000002115d643a50_0, L_000002115da10088;
L_000002115d642010 .cmp/eq 32, L_000002115d643230, L_000002115da100d0;
L_000002115d642290 .part v000002115d643cd0_0, 1, 8;
L_000002115d642470 .functor MUXZ 8, L_000002115da10118, L_000002115d642290, L_000002115d642010, C4<>;
S_000002115d64baa0 .scope module, "stim1" "stimulus_gen" 3 90, 3 6 0, S_000002115d5ca5b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "in";
    .port_info 2 /OUTPUT 1 "reset";
v000002115d643730_0 .net "clk", 0 0, v000002115d643190_0;  alias, 1 drivers
v000002115d6426f0_0 .var "in", 0 0;
v000002115d642150_0 .var "reset", 0 0;
E_000002115d646980/0 .event negedge, v000002115d642fb0_0;
E_000002115d646980/1 .event posedge, v000002115d642fb0_0;
E_000002115d646980 .event/or E_000002115d646980/0, E_000002115d646980/1;
S_000002115d6492b0 .scope module, "top_module1" "TopModule" 3 102, 5 3 0, S_000002115d5ca5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 8 "out_byte";
    .port_info 4 /OUTPUT 1 "done";
v000002115d642830_0 .net "clk", 0 0, v000002115d643190_0;  alias, 1 drivers
v000002115d643c30_0 .var "data_reg", 7 0;
v000002115d642790_0 .net "done", 0 0, v000002115d6423d0_0;  alias, 1 drivers
v000002115d6423d0_0 .var "done_reg", 0 0;
v000002115d642a10_0 .net "in", 0 0, v000002115d6426f0_0;  alias, 1 drivers
v000002115d642ab0_0 .net "out_byte", 7 0, v000002115d643d70_0;  alias, 1 drivers
v000002115d643d70_0 .var "out_byte_reg", 7 0;
v000002115d6430f0_0 .net "reset", 0 0, v000002115d642150_0;  alias, 1 drivers
v000002115d642c90_0 .var "state", 2 0;
S_000002115d620020 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 111, 3 111 0, S_000002115d5ca5b0;
 .timescale -12 -12;
E_000002115d646e80 .event edge, v000002115d643e10_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v000002115d643e10_0;
    %nor/r;
    %assign/vec4 v000002115d643e10_0, 0;
    %wait E_000002115d646e80;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_000002115d64baa0;
T_1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002115d642150_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002115d6426f0_0, 0;
    %wait E_000002115d6474c0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002115d642150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002115d6426f0_0, 0;
    %pushi/vec4 9, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000002115d6474c0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002115d6426f0_0, 0;
    %wait E_000002115d6474c0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002115d6426f0_0, 0;
    %pushi/vec4 9, 0, 32;
T_1.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.3, 5;
    %jmp/1 T_1.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000002115d6474c0;
    %jmp T_1.2;
T_1.3 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002115d6426f0_0, 0;
    %wait E_000002115d6474c0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002115d6426f0_0, 0;
    %pushi/vec4 10, 0, 32;
T_1.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.5, 5;
    %jmp/1 T_1.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000002115d6474c0;
    %jmp T_1.4;
T_1.5 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002115d6426f0_0, 0;
    %wait E_000002115d6474c0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002115d6426f0_0, 0;
    %pushi/vec4 10, 0, 32;
T_1.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.7, 5;
    %jmp/1 T_1.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000002115d6474c0;
    %jmp T_1.6;
T_1.7 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002115d6426f0_0, 0;
    %wait E_000002115d6474c0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002115d6426f0_0, 0;
    %pushi/vec4 9, 0, 32;
T_1.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.9, 5;
    %jmp/1 T_1.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000002115d6474c0;
    %jmp T_1.8;
T_1.9 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002115d6426f0_0, 0;
    %wait E_000002115d6474c0;
    %pushi/vec4 800, 0, 32;
T_1.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.11, 5;
    %jmp/1 T_1.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000002115d646980;
    %vpi_func 3 41 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v000002115d6426f0_0, 0;
    %vpi_func 3 42 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v000002115d642150_0, 0;
    %jmp T_1.10;
T_1.11 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 45 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_000002115d64b910;
T_2 ;
Ewait_0 .event/or E_000002115d6460c0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v000002115d643a50_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %jmp T_2.12;
T_2.0 ;
    %load/vec4 v000002115d643410_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.13, 8;
    %pushi/vec4 8, 0, 32;
    %jmp/1 T_2.14, 8;
T_2.13 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.14, 8;
 ; End of false expr.
    %blend;
T_2.14;
    %pad/s 4;
    %store/vec4 v000002115d643050_0, 0, 4;
    %jmp T_2.12;
T_2.1 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000002115d643050_0, 0, 4;
    %jmp T_2.12;
T_2.2 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000002115d643050_0, 0, 4;
    %jmp T_2.12;
T_2.3 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000002115d643050_0, 0, 4;
    %jmp T_2.12;
T_2.4 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000002115d643050_0, 0, 4;
    %jmp T_2.12;
T_2.5 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000002115d643050_0, 0, 4;
    %jmp T_2.12;
T_2.6 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000002115d643050_0, 0, 4;
    %jmp T_2.12;
T_2.7 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000002115d643050_0, 0, 4;
    %jmp T_2.12;
T_2.8 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000002115d643050_0, 0, 4;
    %jmp T_2.12;
T_2.9 ;
    %load/vec4 v000002115d643410_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.15, 8;
    %pushi/vec4 10, 0, 32;
    %jmp/1 T_2.16, 8;
T_2.15 ; End of true expr.
    %pushi/vec4 11, 0, 32;
    %jmp/0 T_2.16, 8;
 ; End of false expr.
    %blend;
T_2.16;
    %pad/s 4;
    %store/vec4 v000002115d643050_0, 0, 4;
    %jmp T_2.12;
T_2.10 ;
    %load/vec4 v000002115d643410_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.17, 8;
    %pushi/vec4 8, 0, 32;
    %jmp/1 T_2.18, 8;
T_2.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.18, 8;
 ; End of false expr.
    %blend;
T_2.18;
    %pad/s 4;
    %store/vec4 v000002115d643050_0, 0, 4;
    %jmp T_2.12;
T_2.11 ;
    %load/vec4 v000002115d643410_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.19, 8;
    %pushi/vec4 8, 0, 32;
    %jmp/1 T_2.20, 8;
T_2.19 ; End of true expr.
    %pushi/vec4 11, 0, 32;
    %jmp/0 T_2.20, 8;
 ; End of false expr.
    %blend;
T_2.20;
    %pad/s 4;
    %store/vec4 v000002115d643050_0, 0, 4;
    %jmp T_2.12;
T_2.12 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000002115d64b910;
T_3 ;
    %wait E_000002115d6474c0;
    %load/vec4 v000002115d642650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000002115d643a50_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000002115d643050_0;
    %assign/vec4 v000002115d643a50_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000002115d64b910;
T_4 ;
    %wait E_000002115d6474c0;
    %load/vec4 v000002115d643410_0;
    %load/vec4 v000002115d643cd0_0;
    %parti/s 9, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000002115d643cd0_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_000002115d6492b0;
T_5 ;
    %wait E_000002115d6474c0;
    %load/vec4 v000002115d6430f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002115d642c90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002115d6423d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002115d643d70_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000002115d642c90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %jmp T_5.6;
T_5.2 ;
    %load/vec4 v000002115d642a10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000002115d642c90_0, 0;
T_5.7 ;
    %jmp T_5.6;
T_5.3 ;
    %vpi_func 5 29 "$random" 32 {0 0 0};
    %pushi/vec4 2, 0, 32;
    %mod/s;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.9, 4;
    %load/vec4 v000002115d642a10_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002115d643c30_0, 4, 5;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v000002115d642a10_0;
    %inv;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002115d643c30_0, 4, 5;
T_5.10 ;
    %vpi_func 5 34 "$random" 32 {0 0 0};
    %pushi/vec4 2, 0, 32;
    %mod/s;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.11, 4;
    %load/vec4 v000002115d642a10_0;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002115d643c30_0, 4, 5;
    %jmp T_5.12;
T_5.11 ;
    %load/vec4 v000002115d642a10_0;
    %inv;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002115d643c30_0, 4, 5;
T_5.12 ;
    %vpi_func 5 39 "$random" 32 {0 0 0};
    %pushi/vec4 2, 0, 32;
    %mod/s;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.13, 4;
    %load/vec4 v000002115d642a10_0;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002115d643c30_0, 4, 5;
    %jmp T_5.14;
T_5.13 ;
    %load/vec4 v000002115d642a10_0;
    %inv;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002115d643c30_0, 4, 5;
T_5.14 ;
    %vpi_func 5 44 "$random" 32 {0 0 0};
    %pushi/vec4 2, 0, 32;
    %mod/s;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.15, 4;
    %load/vec4 v000002115d642a10_0;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002115d643c30_0, 4, 5;
    %jmp T_5.16;
T_5.15 ;
    %load/vec4 v000002115d642a10_0;
    %inv;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002115d643c30_0, 4, 5;
T_5.16 ;
    %vpi_func 5 49 "$random" 32 {0 0 0};
    %pushi/vec4 2, 0, 32;
    %mod/s;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.17, 4;
    %load/vec4 v000002115d642a10_0;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002115d643c30_0, 4, 5;
    %jmp T_5.18;
T_5.17 ;
    %load/vec4 v000002115d642a10_0;
    %inv;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002115d643c30_0, 4, 5;
T_5.18 ;
    %vpi_func 5 54 "$random" 32 {0 0 0};
    %pushi/vec4 2, 0, 32;
    %mod/s;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.19, 4;
    %load/vec4 v000002115d642a10_0;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002115d643c30_0, 4, 5;
    %jmp T_5.20;
T_5.19 ;
    %load/vec4 v000002115d642a10_0;
    %inv;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002115d643c30_0, 4, 5;
T_5.20 ;
    %vpi_func 5 59 "$random" 32 {0 0 0};
    %pushi/vec4 2, 0, 32;
    %mod/s;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.21, 4;
    %load/vec4 v000002115d642a10_0;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002115d643c30_0, 4, 5;
    %jmp T_5.22;
T_5.21 ;
    %load/vec4 v000002115d642a10_0;
    %inv;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002115d643c30_0, 4, 5;
T_5.22 ;
    %vpi_func 5 64 "$random" 32 {0 0 0};
    %pushi/vec4 2, 0, 32;
    %mod/s;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.23, 4;
    %load/vec4 v000002115d642a10_0;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002115d643c30_0, 4, 5;
    %jmp T_5.24;
T_5.23 ;
    %load/vec4 v000002115d642a10_0;
    %inv;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002115d643c30_0, 4, 5;
T_5.24 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000002115d642c90_0, 0;
    %jmp T_5.6;
T_5.4 ;
    %load/vec4 v000002115d642a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.25, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002115d642c90_0, 0;
    %jmp T_5.26;
T_5.25 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000002115d642c90_0, 0;
T_5.26 ;
    %jmp T_5.6;
T_5.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002115d6423d0_0, 0;
    %load/vec4 v000002115d643c30_0;
    %assign/vec4 v000002115d643d70_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002115d642c90_0, 0;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000002115d5ca5b0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002115d643190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002115d643e10_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_000002115d5ca5b0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v000002115d643190_0;
    %inv;
    %store/vec4 v000002115d643190_0, 0, 1;
    %jmp T_7.0;
    %end;
    .thread T_7;
    .scope S_000002115d5ca5b0;
T_8 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v000002115d643730_0, v000002115d6439b0_0, v000002115d643190_0, v000002115d643550_0, v000002115d643eb0_0, v000002115d642330_0, v000002115d6437d0_0, v000002115d642f10_0, v000002115d642d30_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_000002115d5ca5b0;
T_9 ;
    %load/vec4 v000002115d642dd0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %vpi_call/w 3 120 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_byte", &PV<v000002115d642dd0_0, 128, 32>, &PV<v000002115d642dd0_0, 96, 32> {0 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 121 "$display", "Hint: Output '%s' has no mismatches.", "out_byte" {0 0 0};
T_9.1 ;
    %load/vec4 v000002115d642dd0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "done", &PV<v000002115d642dd0_0, 64, 32>, &PV<v000002115d642dd0_0, 32, 32> {0 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "done" {0 0 0};
T_9.3 ;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", &PV<v000002115d642dd0_0, 192, 32>, &PV<v000002115d642dd0_0, 0, 32> {0 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", &PV<v000002115d642dd0_0, 192, 32>, &PV<v000002115d642dd0_0, 0, 32> {0 0 0};
    %end;
    .thread T_9, $final;
    .scope S_000002115d5ca5b0;
T_10 ;
    %wait E_000002115d646980;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000002115d642dd0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002115d642dd0_0, 4, 32;
    %load/vec4 v000002115d642e70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v000002115d642dd0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002115d642dd0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000002115d642dd0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002115d642dd0_0, 4, 32;
T_10.0 ;
    %load/vec4 v000002115d642330_0;
    %load/vec4 v000002115d642330_0;
    %load/vec4 v000002115d6437d0_0;
    %xor;
    %load/vec4 v000002115d642330_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v000002115d642dd0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002115d642dd0_0, 4, 32;
T_10.6 ;
    %load/vec4 v000002115d642dd0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002115d642dd0_0, 4, 32;
T_10.4 ;
    %load/vec4 v000002115d642f10_0;
    %load/vec4 v000002115d642f10_0;
    %load/vec4 v000002115d642d30_0;
    %xor;
    %load/vec4 v000002115d642f10_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v000002115d642dd0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 145 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002115d642dd0_0, 4, 32;
T_10.10 ;
    %load/vec4 v000002115d642dd0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002115d642dd0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000002115d5ca5b0;
T_11 ;
    %delay 1000000, 0;
    %vpi_call/w 3 153 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 154 "$finish" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "dataset_code-complete-iccad2023/Prob146_fsm_serialdata_test.sv";
    "dataset_code-complete-iccad2023/Prob146_fsm_serialdata_ref.sv";
    "results\gemma3_12b_0shot_temp0.0\Prob146_fsm_serialdata/Prob146_fsm_serialdata_sample01.sv";
