Simulator report for Kmeans_MuxRamMemory
Mon Oct 31 16:17:40 2016
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 290 nodes    ;
; Simulation Coverage         ;      19.31 % ;
; Total Number of Transitions ; 1697         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone II   ;
; Device                      ; EP2C35F672C6 ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Timing     ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off        ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      19.31 % ;
; Total nodes checked                                 ; 290          ;
; Total output ports checked                          ; 290          ;
; Total output ports with complete 1/0-value coverage ; 56           ;
; Total output ports with no 1/0-value coverage       ; 230          ;
; Total output ports with no 1-value coverage         ; 230          ;
; Total output ports with no 0-value coverage         ; 234          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+-----------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                               ;
+----------------------------------------+-----------------------------------------------+------------------+
; Node Name                              ; Output Port Name                              ; Output Port Type ;
+----------------------------------------+-----------------------------------------------+------------------+
; |Kmeans_MuxRamMemory|Mux31~0           ; |Kmeans_MuxRamMemory|Mux31~0                  ; combout          ;
; |Kmeans_MuxRamMemory|Mux31~1           ; |Kmeans_MuxRamMemory|Mux31~1                  ; combout          ;
; |Kmeans_MuxRamMemory|Mux30~0           ; |Kmeans_MuxRamMemory|Mux30~0                  ; combout          ;
; |Kmeans_MuxRamMemory|Mux30~1           ; |Kmeans_MuxRamMemory|Mux30~1                  ; combout          ;
; |Kmeans_MuxRamMemory|Mux29~0           ; |Kmeans_MuxRamMemory|Mux29~0                  ; combout          ;
; |Kmeans_MuxRamMemory|Mux29~1           ; |Kmeans_MuxRamMemory|Mux29~1                  ; combout          ;
; |Kmeans_MuxRamMemory|Mux28~0           ; |Kmeans_MuxRamMemory|Mux28~0                  ; combout          ;
; |Kmeans_MuxRamMemory|Mux28~1           ; |Kmeans_MuxRamMemory|Mux28~1                  ; combout          ;
; |Kmeans_MuxRamMemory|Mux27~0           ; |Kmeans_MuxRamMemory|Mux27~0                  ; combout          ;
; |Kmeans_MuxRamMemory|Mux27~1           ; |Kmeans_MuxRamMemory|Mux27~1                  ; combout          ;
; |Kmeans_MuxRamMemory|Mux26~0           ; |Kmeans_MuxRamMemory|Mux26~0                  ; combout          ;
; |Kmeans_MuxRamMemory|Mux26~1           ; |Kmeans_MuxRamMemory|Mux26~1                  ; combout          ;
; |Kmeans_MuxRamMemory|Mux25~0           ; |Kmeans_MuxRamMemory|Mux25~0                  ; combout          ;
; |Kmeans_MuxRamMemory|Mux25~1           ; |Kmeans_MuxRamMemory|Mux25~1                  ; combout          ;
; |Kmeans_MuxRamMemory|Mux63~0           ; |Kmeans_MuxRamMemory|Mux63~0                  ; combout          ;
; |Kmeans_MuxRamMemory|Mux62~0           ; |Kmeans_MuxRamMemory|Mux62~0                  ; combout          ;
; |Kmeans_MuxRamMemory|Mux61~0           ; |Kmeans_MuxRamMemory|Mux61~0                  ; combout          ;
; |Kmeans_MuxRamMemory|Mux60~0           ; |Kmeans_MuxRamMemory|Mux60~0                  ; combout          ;
; |Kmeans_MuxRamMemory|Mux59~0           ; |Kmeans_MuxRamMemory|Mux59~0                  ; combout          ;
; |Kmeans_MuxRamMemory|Mux58~0           ; |Kmeans_MuxRamMemory|Mux58~0                  ; combout          ;
; |Kmeans_MuxRamMemory|ramData_A[0]      ; |Kmeans_MuxRamMemory|ramData_A[0]             ; padio            ;
; |Kmeans_MuxRamMemory|ramData_A[1]      ; |Kmeans_MuxRamMemory|ramData_A[1]             ; padio            ;
; |Kmeans_MuxRamMemory|ramData_A[2]      ; |Kmeans_MuxRamMemory|ramData_A[2]             ; padio            ;
; |Kmeans_MuxRamMemory|ramData_A[3]      ; |Kmeans_MuxRamMemory|ramData_A[3]             ; padio            ;
; |Kmeans_MuxRamMemory|ramData_A[4]      ; |Kmeans_MuxRamMemory|ramData_A[4]             ; padio            ;
; |Kmeans_MuxRamMemory|ramData_A[5]      ; |Kmeans_MuxRamMemory|ramData_A[5]             ; padio            ;
; |Kmeans_MuxRamMemory|ramData_A[6]      ; |Kmeans_MuxRamMemory|ramData_A[6]             ; padio            ;
; |Kmeans_MuxRamMemory|ramData_B[0]      ; |Kmeans_MuxRamMemory|ramData_B[0]             ; padio            ;
; |Kmeans_MuxRamMemory|ramData_B[1]      ; |Kmeans_MuxRamMemory|ramData_B[1]             ; padio            ;
; |Kmeans_MuxRamMemory|ramData_B[2]      ; |Kmeans_MuxRamMemory|ramData_B[2]             ; padio            ;
; |Kmeans_MuxRamMemory|ramData_B[3]      ; |Kmeans_MuxRamMemory|ramData_B[3]             ; padio            ;
; |Kmeans_MuxRamMemory|ramData_B[4]      ; |Kmeans_MuxRamMemory|ramData_B[4]             ; padio            ;
; |Kmeans_MuxRamMemory|ramData_B[5]      ; |Kmeans_MuxRamMemory|ramData_B[5]             ; padio            ;
; |Kmeans_MuxRamMemory|mapData[0]        ; |Kmeans_MuxRamMemory|mapData[0]~corein        ; combout          ;
; |Kmeans_MuxRamMemory|centroidData_A[0] ; |Kmeans_MuxRamMemory|centroidData_A[0]~corein ; combout          ;
; |Kmeans_MuxRamMemory|op[0]             ; |Kmeans_MuxRamMemory|op[0]~corein             ; combout          ;
; |Kmeans_MuxRamMemory|op[1]             ; |Kmeans_MuxRamMemory|op[1]~corein             ; combout          ;
; |Kmeans_MuxRamMemory|romData[0]        ; |Kmeans_MuxRamMemory|romData[0]~corein        ; combout          ;
; |Kmeans_MuxRamMemory|mapData[1]        ; |Kmeans_MuxRamMemory|mapData[1]~corein        ; combout          ;
; |Kmeans_MuxRamMemory|centroidData_A[1] ; |Kmeans_MuxRamMemory|centroidData_A[1]~corein ; combout          ;
; |Kmeans_MuxRamMemory|romData[1]        ; |Kmeans_MuxRamMemory|romData[1]~corein        ; combout          ;
; |Kmeans_MuxRamMemory|mapData[2]        ; |Kmeans_MuxRamMemory|mapData[2]~corein        ; combout          ;
; |Kmeans_MuxRamMemory|centroidData_A[2] ; |Kmeans_MuxRamMemory|centroidData_A[2]~corein ; combout          ;
; |Kmeans_MuxRamMemory|romData[2]        ; |Kmeans_MuxRamMemory|romData[2]~corein        ; combout          ;
; |Kmeans_MuxRamMemory|mapData[3]        ; |Kmeans_MuxRamMemory|mapData[3]~corein        ; combout          ;
; |Kmeans_MuxRamMemory|centroidData_A[3] ; |Kmeans_MuxRamMemory|centroidData_A[3]~corein ; combout          ;
; |Kmeans_MuxRamMemory|romData[3]        ; |Kmeans_MuxRamMemory|romData[3]~corein        ; combout          ;
; |Kmeans_MuxRamMemory|mapData[4]        ; |Kmeans_MuxRamMemory|mapData[4]~corein        ; combout          ;
; |Kmeans_MuxRamMemory|centroidData_A[4] ; |Kmeans_MuxRamMemory|centroidData_A[4]~corein ; combout          ;
; |Kmeans_MuxRamMemory|romData[4]        ; |Kmeans_MuxRamMemory|romData[4]~corein        ; combout          ;
; |Kmeans_MuxRamMemory|mapData[5]        ; |Kmeans_MuxRamMemory|mapData[5]~corein        ; combout          ;
; |Kmeans_MuxRamMemory|centroidData_B[0] ; |Kmeans_MuxRamMemory|centroidData_B[0]~corein ; combout          ;
; |Kmeans_MuxRamMemory|centroidData_B[1] ; |Kmeans_MuxRamMemory|centroidData_B[1]~corein ; combout          ;
; |Kmeans_MuxRamMemory|centroidData_B[2] ; |Kmeans_MuxRamMemory|centroidData_B[2]~corein ; combout          ;
; |Kmeans_MuxRamMemory|centroidData_B[3] ; |Kmeans_MuxRamMemory|centroidData_B[3]~corein ; combout          ;
; |Kmeans_MuxRamMemory|centroidData_B[4] ; |Kmeans_MuxRamMemory|centroidData_B[4]~corein ; combout          ;
+----------------------------------------+-----------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+-------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                    ;
+-----------------------------------------+------------------------------------------------+------------------+
; Node Name                               ; Output Port Name                               ; Output Port Type ;
+-----------------------------------------+------------------------------------------------+------------------+
; |Kmeans_MuxRamMemory|Mux24~0            ; |Kmeans_MuxRamMemory|Mux24~0                   ; combout          ;
; |Kmeans_MuxRamMemory|Mux24~1            ; |Kmeans_MuxRamMemory|Mux24~1                   ; combout          ;
; |Kmeans_MuxRamMemory|Mux23~0            ; |Kmeans_MuxRamMemory|Mux23~0                   ; combout          ;
; |Kmeans_MuxRamMemory|Mux23~1            ; |Kmeans_MuxRamMemory|Mux23~1                   ; combout          ;
; |Kmeans_MuxRamMemory|Mux22~0            ; |Kmeans_MuxRamMemory|Mux22~0                   ; combout          ;
; |Kmeans_MuxRamMemory|Mux22~1            ; |Kmeans_MuxRamMemory|Mux22~1                   ; combout          ;
; |Kmeans_MuxRamMemory|Mux21~0            ; |Kmeans_MuxRamMemory|Mux21~0                   ; combout          ;
; |Kmeans_MuxRamMemory|Mux21~1            ; |Kmeans_MuxRamMemory|Mux21~1                   ; combout          ;
; |Kmeans_MuxRamMemory|Mux20~0            ; |Kmeans_MuxRamMemory|Mux20~0                   ; combout          ;
; |Kmeans_MuxRamMemory|Mux20~1            ; |Kmeans_MuxRamMemory|Mux20~1                   ; combout          ;
; |Kmeans_MuxRamMemory|Mux19~0            ; |Kmeans_MuxRamMemory|Mux19~0                   ; combout          ;
; |Kmeans_MuxRamMemory|Mux19~1            ; |Kmeans_MuxRamMemory|Mux19~1                   ; combout          ;
; |Kmeans_MuxRamMemory|Mux18~0            ; |Kmeans_MuxRamMemory|Mux18~0                   ; combout          ;
; |Kmeans_MuxRamMemory|Mux18~1            ; |Kmeans_MuxRamMemory|Mux18~1                   ; combout          ;
; |Kmeans_MuxRamMemory|Mux17~0            ; |Kmeans_MuxRamMemory|Mux17~0                   ; combout          ;
; |Kmeans_MuxRamMemory|Mux17~1            ; |Kmeans_MuxRamMemory|Mux17~1                   ; combout          ;
; |Kmeans_MuxRamMemory|Mux16~0            ; |Kmeans_MuxRamMemory|Mux16~0                   ; combout          ;
; |Kmeans_MuxRamMemory|Mux16~1            ; |Kmeans_MuxRamMemory|Mux16~1                   ; combout          ;
; |Kmeans_MuxRamMemory|Mux15~0            ; |Kmeans_MuxRamMemory|Mux15~0                   ; combout          ;
; |Kmeans_MuxRamMemory|Mux15~1            ; |Kmeans_MuxRamMemory|Mux15~1                   ; combout          ;
; |Kmeans_MuxRamMemory|Mux14~0            ; |Kmeans_MuxRamMemory|Mux14~0                   ; combout          ;
; |Kmeans_MuxRamMemory|Mux14~1            ; |Kmeans_MuxRamMemory|Mux14~1                   ; combout          ;
; |Kmeans_MuxRamMemory|Mux13~0            ; |Kmeans_MuxRamMemory|Mux13~0                   ; combout          ;
; |Kmeans_MuxRamMemory|Mux13~1            ; |Kmeans_MuxRamMemory|Mux13~1                   ; combout          ;
; |Kmeans_MuxRamMemory|Mux12~0            ; |Kmeans_MuxRamMemory|Mux12~0                   ; combout          ;
; |Kmeans_MuxRamMemory|Mux12~1            ; |Kmeans_MuxRamMemory|Mux12~1                   ; combout          ;
; |Kmeans_MuxRamMemory|Mux11~0            ; |Kmeans_MuxRamMemory|Mux11~0                   ; combout          ;
; |Kmeans_MuxRamMemory|Mux11~1            ; |Kmeans_MuxRamMemory|Mux11~1                   ; combout          ;
; |Kmeans_MuxRamMemory|Mux10~0            ; |Kmeans_MuxRamMemory|Mux10~0                   ; combout          ;
; |Kmeans_MuxRamMemory|Mux10~1            ; |Kmeans_MuxRamMemory|Mux10~1                   ; combout          ;
; |Kmeans_MuxRamMemory|Mux9~0             ; |Kmeans_MuxRamMemory|Mux9~0                    ; combout          ;
; |Kmeans_MuxRamMemory|Mux9~1             ; |Kmeans_MuxRamMemory|Mux9~1                    ; combout          ;
; |Kmeans_MuxRamMemory|Mux8~0             ; |Kmeans_MuxRamMemory|Mux8~0                    ; combout          ;
; |Kmeans_MuxRamMemory|Mux8~1             ; |Kmeans_MuxRamMemory|Mux8~1                    ; combout          ;
; |Kmeans_MuxRamMemory|Mux7~0             ; |Kmeans_MuxRamMemory|Mux7~0                    ; combout          ;
; |Kmeans_MuxRamMemory|Mux7~1             ; |Kmeans_MuxRamMemory|Mux7~1                    ; combout          ;
; |Kmeans_MuxRamMemory|Mux6~0             ; |Kmeans_MuxRamMemory|Mux6~0                    ; combout          ;
; |Kmeans_MuxRamMemory|Mux6~1             ; |Kmeans_MuxRamMemory|Mux6~1                    ; combout          ;
; |Kmeans_MuxRamMemory|Mux5~0             ; |Kmeans_MuxRamMemory|Mux5~0                    ; combout          ;
; |Kmeans_MuxRamMemory|Mux5~1             ; |Kmeans_MuxRamMemory|Mux5~1                    ; combout          ;
; |Kmeans_MuxRamMemory|Mux4~0             ; |Kmeans_MuxRamMemory|Mux4~0                    ; combout          ;
; |Kmeans_MuxRamMemory|Mux4~1             ; |Kmeans_MuxRamMemory|Mux4~1                    ; combout          ;
; |Kmeans_MuxRamMemory|Mux3~0             ; |Kmeans_MuxRamMemory|Mux3~0                    ; combout          ;
; |Kmeans_MuxRamMemory|Mux3~1             ; |Kmeans_MuxRamMemory|Mux3~1                    ; combout          ;
; |Kmeans_MuxRamMemory|Mux2~0             ; |Kmeans_MuxRamMemory|Mux2~0                    ; combout          ;
; |Kmeans_MuxRamMemory|Mux2~1             ; |Kmeans_MuxRamMemory|Mux2~1                    ; combout          ;
; |Kmeans_MuxRamMemory|Mux1~0             ; |Kmeans_MuxRamMemory|Mux1~0                    ; combout          ;
; |Kmeans_MuxRamMemory|Mux1~1             ; |Kmeans_MuxRamMemory|Mux1~1                    ; combout          ;
; |Kmeans_MuxRamMemory|Mux0~0             ; |Kmeans_MuxRamMemory|Mux0~0                    ; combout          ;
; |Kmeans_MuxRamMemory|Mux0~1             ; |Kmeans_MuxRamMemory|Mux0~1                    ; combout          ;
; |Kmeans_MuxRamMemory|Mux57~0            ; |Kmeans_MuxRamMemory|Mux57~0                   ; combout          ;
; |Kmeans_MuxRamMemory|Mux56~0            ; |Kmeans_MuxRamMemory|Mux56~0                   ; combout          ;
; |Kmeans_MuxRamMemory|Mux55~0            ; |Kmeans_MuxRamMemory|Mux55~0                   ; combout          ;
; |Kmeans_MuxRamMemory|Mux54~0            ; |Kmeans_MuxRamMemory|Mux54~0                   ; combout          ;
; |Kmeans_MuxRamMemory|Mux53~0            ; |Kmeans_MuxRamMemory|Mux53~0                   ; combout          ;
; |Kmeans_MuxRamMemory|Mux52~0            ; |Kmeans_MuxRamMemory|Mux52~0                   ; combout          ;
; |Kmeans_MuxRamMemory|Mux51~0            ; |Kmeans_MuxRamMemory|Mux51~0                   ; combout          ;
; |Kmeans_MuxRamMemory|Mux50~0            ; |Kmeans_MuxRamMemory|Mux50~0                   ; combout          ;
; |Kmeans_MuxRamMemory|Mux49~0            ; |Kmeans_MuxRamMemory|Mux49~0                   ; combout          ;
; |Kmeans_MuxRamMemory|Mux48~0            ; |Kmeans_MuxRamMemory|Mux48~0                   ; combout          ;
; |Kmeans_MuxRamMemory|Mux47~0            ; |Kmeans_MuxRamMemory|Mux47~0                   ; combout          ;
; |Kmeans_MuxRamMemory|Mux46~0            ; |Kmeans_MuxRamMemory|Mux46~0                   ; combout          ;
; |Kmeans_MuxRamMemory|Mux45~0            ; |Kmeans_MuxRamMemory|Mux45~0                   ; combout          ;
; |Kmeans_MuxRamMemory|Mux44~0            ; |Kmeans_MuxRamMemory|Mux44~0                   ; combout          ;
; |Kmeans_MuxRamMemory|Mux43~0            ; |Kmeans_MuxRamMemory|Mux43~0                   ; combout          ;
; |Kmeans_MuxRamMemory|Mux42~0            ; |Kmeans_MuxRamMemory|Mux42~0                   ; combout          ;
; |Kmeans_MuxRamMemory|Mux41~0            ; |Kmeans_MuxRamMemory|Mux41~0                   ; combout          ;
; |Kmeans_MuxRamMemory|Mux40~0            ; |Kmeans_MuxRamMemory|Mux40~0                   ; combout          ;
; |Kmeans_MuxRamMemory|Mux39~0            ; |Kmeans_MuxRamMemory|Mux39~0                   ; combout          ;
; |Kmeans_MuxRamMemory|Mux38~0            ; |Kmeans_MuxRamMemory|Mux38~0                   ; combout          ;
; |Kmeans_MuxRamMemory|Mux37~0            ; |Kmeans_MuxRamMemory|Mux37~0                   ; combout          ;
; |Kmeans_MuxRamMemory|Mux36~0            ; |Kmeans_MuxRamMemory|Mux36~0                   ; combout          ;
; |Kmeans_MuxRamMemory|Mux35~0            ; |Kmeans_MuxRamMemory|Mux35~0                   ; combout          ;
; |Kmeans_MuxRamMemory|Mux34~0            ; |Kmeans_MuxRamMemory|Mux34~0                   ; combout          ;
; |Kmeans_MuxRamMemory|Mux33~0            ; |Kmeans_MuxRamMemory|Mux33~0                   ; combout          ;
; |Kmeans_MuxRamMemory|Mux32~0            ; |Kmeans_MuxRamMemory|Mux32~0                   ; combout          ;
; |Kmeans_MuxRamMemory|ramData_A[7]       ; |Kmeans_MuxRamMemory|ramData_A[7]              ; padio            ;
; |Kmeans_MuxRamMemory|ramData_A[8]       ; |Kmeans_MuxRamMemory|ramData_A[8]              ; padio            ;
; |Kmeans_MuxRamMemory|ramData_A[9]       ; |Kmeans_MuxRamMemory|ramData_A[9]              ; padio            ;
; |Kmeans_MuxRamMemory|ramData_A[10]      ; |Kmeans_MuxRamMemory|ramData_A[10]             ; padio            ;
; |Kmeans_MuxRamMemory|ramData_A[11]      ; |Kmeans_MuxRamMemory|ramData_A[11]             ; padio            ;
; |Kmeans_MuxRamMemory|ramData_A[12]      ; |Kmeans_MuxRamMemory|ramData_A[12]             ; padio            ;
; |Kmeans_MuxRamMemory|ramData_A[13]      ; |Kmeans_MuxRamMemory|ramData_A[13]             ; padio            ;
; |Kmeans_MuxRamMemory|ramData_A[14]      ; |Kmeans_MuxRamMemory|ramData_A[14]             ; padio            ;
; |Kmeans_MuxRamMemory|ramData_A[15]      ; |Kmeans_MuxRamMemory|ramData_A[15]             ; padio            ;
; |Kmeans_MuxRamMemory|ramData_A[16]      ; |Kmeans_MuxRamMemory|ramData_A[16]             ; padio            ;
; |Kmeans_MuxRamMemory|ramData_A[17]      ; |Kmeans_MuxRamMemory|ramData_A[17]             ; padio            ;
; |Kmeans_MuxRamMemory|ramData_A[18]      ; |Kmeans_MuxRamMemory|ramData_A[18]             ; padio            ;
; |Kmeans_MuxRamMemory|ramData_A[19]      ; |Kmeans_MuxRamMemory|ramData_A[19]             ; padio            ;
; |Kmeans_MuxRamMemory|ramData_A[20]      ; |Kmeans_MuxRamMemory|ramData_A[20]             ; padio            ;
; |Kmeans_MuxRamMemory|ramData_A[21]      ; |Kmeans_MuxRamMemory|ramData_A[21]             ; padio            ;
; |Kmeans_MuxRamMemory|ramData_A[22]      ; |Kmeans_MuxRamMemory|ramData_A[22]             ; padio            ;
; |Kmeans_MuxRamMemory|ramData_A[23]      ; |Kmeans_MuxRamMemory|ramData_A[23]             ; padio            ;
; |Kmeans_MuxRamMemory|ramData_A[24]      ; |Kmeans_MuxRamMemory|ramData_A[24]             ; padio            ;
; |Kmeans_MuxRamMemory|ramData_A[25]      ; |Kmeans_MuxRamMemory|ramData_A[25]             ; padio            ;
; |Kmeans_MuxRamMemory|ramData_A[26]      ; |Kmeans_MuxRamMemory|ramData_A[26]             ; padio            ;
; |Kmeans_MuxRamMemory|ramData_A[27]      ; |Kmeans_MuxRamMemory|ramData_A[27]             ; padio            ;
; |Kmeans_MuxRamMemory|ramData_A[28]      ; |Kmeans_MuxRamMemory|ramData_A[28]             ; padio            ;
; |Kmeans_MuxRamMemory|ramData_A[29]      ; |Kmeans_MuxRamMemory|ramData_A[29]             ; padio            ;
; |Kmeans_MuxRamMemory|ramData_A[30]      ; |Kmeans_MuxRamMemory|ramData_A[30]             ; padio            ;
; |Kmeans_MuxRamMemory|ramData_A[31]      ; |Kmeans_MuxRamMemory|ramData_A[31]             ; padio            ;
; |Kmeans_MuxRamMemory|ramData_B[6]       ; |Kmeans_MuxRamMemory|ramData_B[6]              ; padio            ;
; |Kmeans_MuxRamMemory|ramData_B[7]       ; |Kmeans_MuxRamMemory|ramData_B[7]              ; padio            ;
; |Kmeans_MuxRamMemory|ramData_B[8]       ; |Kmeans_MuxRamMemory|ramData_B[8]              ; padio            ;
; |Kmeans_MuxRamMemory|ramData_B[9]       ; |Kmeans_MuxRamMemory|ramData_B[9]              ; padio            ;
; |Kmeans_MuxRamMemory|ramData_B[10]      ; |Kmeans_MuxRamMemory|ramData_B[10]             ; padio            ;
; |Kmeans_MuxRamMemory|ramData_B[11]      ; |Kmeans_MuxRamMemory|ramData_B[11]             ; padio            ;
; |Kmeans_MuxRamMemory|ramData_B[12]      ; |Kmeans_MuxRamMemory|ramData_B[12]             ; padio            ;
; |Kmeans_MuxRamMemory|ramData_B[13]      ; |Kmeans_MuxRamMemory|ramData_B[13]             ; padio            ;
; |Kmeans_MuxRamMemory|ramData_B[14]      ; |Kmeans_MuxRamMemory|ramData_B[14]             ; padio            ;
; |Kmeans_MuxRamMemory|ramData_B[15]      ; |Kmeans_MuxRamMemory|ramData_B[15]             ; padio            ;
; |Kmeans_MuxRamMemory|ramData_B[16]      ; |Kmeans_MuxRamMemory|ramData_B[16]             ; padio            ;
; |Kmeans_MuxRamMemory|ramData_B[17]      ; |Kmeans_MuxRamMemory|ramData_B[17]             ; padio            ;
; |Kmeans_MuxRamMemory|ramData_B[18]      ; |Kmeans_MuxRamMemory|ramData_B[18]             ; padio            ;
; |Kmeans_MuxRamMemory|ramData_B[19]      ; |Kmeans_MuxRamMemory|ramData_B[19]             ; padio            ;
; |Kmeans_MuxRamMemory|ramData_B[20]      ; |Kmeans_MuxRamMemory|ramData_B[20]             ; padio            ;
; |Kmeans_MuxRamMemory|ramData_B[21]      ; |Kmeans_MuxRamMemory|ramData_B[21]             ; padio            ;
; |Kmeans_MuxRamMemory|ramData_B[22]      ; |Kmeans_MuxRamMemory|ramData_B[22]             ; padio            ;
; |Kmeans_MuxRamMemory|ramData_B[23]      ; |Kmeans_MuxRamMemory|ramData_B[23]             ; padio            ;
; |Kmeans_MuxRamMemory|ramData_B[24]      ; |Kmeans_MuxRamMemory|ramData_B[24]             ; padio            ;
; |Kmeans_MuxRamMemory|ramData_B[25]      ; |Kmeans_MuxRamMemory|ramData_B[25]             ; padio            ;
; |Kmeans_MuxRamMemory|ramData_B[26]      ; |Kmeans_MuxRamMemory|ramData_B[26]             ; padio            ;
; |Kmeans_MuxRamMemory|ramData_B[27]      ; |Kmeans_MuxRamMemory|ramData_B[27]             ; padio            ;
; |Kmeans_MuxRamMemory|ramData_B[28]      ; |Kmeans_MuxRamMemory|ramData_B[28]             ; padio            ;
; |Kmeans_MuxRamMemory|ramData_B[29]      ; |Kmeans_MuxRamMemory|ramData_B[29]             ; padio            ;
; |Kmeans_MuxRamMemory|ramData_B[30]      ; |Kmeans_MuxRamMemory|ramData_B[30]             ; padio            ;
; |Kmeans_MuxRamMemory|ramData_B[31]      ; |Kmeans_MuxRamMemory|ramData_B[31]             ; padio            ;
; |Kmeans_MuxRamMemory|centroidData_A[6]  ; |Kmeans_MuxRamMemory|centroidData_A[6]~corein  ; combout          ;
; |Kmeans_MuxRamMemory|romData[6]         ; |Kmeans_MuxRamMemory|romData[6]~corein         ; combout          ;
; |Kmeans_MuxRamMemory|mapData[7]         ; |Kmeans_MuxRamMemory|mapData[7]~corein         ; combout          ;
; |Kmeans_MuxRamMemory|centroidData_A[7]  ; |Kmeans_MuxRamMemory|centroidData_A[7]~corein  ; combout          ;
; |Kmeans_MuxRamMemory|romData[7]         ; |Kmeans_MuxRamMemory|romData[7]~corein         ; combout          ;
; |Kmeans_MuxRamMemory|mapData[8]         ; |Kmeans_MuxRamMemory|mapData[8]~corein         ; combout          ;
; |Kmeans_MuxRamMemory|centroidData_A[8]  ; |Kmeans_MuxRamMemory|centroidData_A[8]~corein  ; combout          ;
; |Kmeans_MuxRamMemory|romData[8]         ; |Kmeans_MuxRamMemory|romData[8]~corein         ; combout          ;
; |Kmeans_MuxRamMemory|mapData[9]         ; |Kmeans_MuxRamMemory|mapData[9]~corein         ; combout          ;
; |Kmeans_MuxRamMemory|centroidData_A[9]  ; |Kmeans_MuxRamMemory|centroidData_A[9]~corein  ; combout          ;
; |Kmeans_MuxRamMemory|romData[9]         ; |Kmeans_MuxRamMemory|romData[9]~corein         ; combout          ;
; |Kmeans_MuxRamMemory|mapData[10]        ; |Kmeans_MuxRamMemory|mapData[10]~corein        ; combout          ;
; |Kmeans_MuxRamMemory|centroidData_A[10] ; |Kmeans_MuxRamMemory|centroidData_A[10]~corein ; combout          ;
; |Kmeans_MuxRamMemory|romData[10]        ; |Kmeans_MuxRamMemory|romData[10]~corein        ; combout          ;
; |Kmeans_MuxRamMemory|mapData[11]        ; |Kmeans_MuxRamMemory|mapData[11]~corein        ; combout          ;
; |Kmeans_MuxRamMemory|centroidData_A[11] ; |Kmeans_MuxRamMemory|centroidData_A[11]~corein ; combout          ;
; |Kmeans_MuxRamMemory|romData[11]        ; |Kmeans_MuxRamMemory|romData[11]~corein        ; combout          ;
; |Kmeans_MuxRamMemory|mapData[12]        ; |Kmeans_MuxRamMemory|mapData[12]~corein        ; combout          ;
; |Kmeans_MuxRamMemory|centroidData_A[12] ; |Kmeans_MuxRamMemory|centroidData_A[12]~corein ; combout          ;
; |Kmeans_MuxRamMemory|romData[12]        ; |Kmeans_MuxRamMemory|romData[12]~corein        ; combout          ;
; |Kmeans_MuxRamMemory|mapData[13]        ; |Kmeans_MuxRamMemory|mapData[13]~corein        ; combout          ;
; |Kmeans_MuxRamMemory|centroidData_A[13] ; |Kmeans_MuxRamMemory|centroidData_A[13]~corein ; combout          ;
; |Kmeans_MuxRamMemory|romData[13]        ; |Kmeans_MuxRamMemory|romData[13]~corein        ; combout          ;
; |Kmeans_MuxRamMemory|mapData[14]        ; |Kmeans_MuxRamMemory|mapData[14]~corein        ; combout          ;
; |Kmeans_MuxRamMemory|centroidData_A[14] ; |Kmeans_MuxRamMemory|centroidData_A[14]~corein ; combout          ;
; |Kmeans_MuxRamMemory|romData[14]        ; |Kmeans_MuxRamMemory|romData[14]~corein        ; combout          ;
; |Kmeans_MuxRamMemory|mapData[15]        ; |Kmeans_MuxRamMemory|mapData[15]~corein        ; combout          ;
; |Kmeans_MuxRamMemory|centroidData_A[15] ; |Kmeans_MuxRamMemory|centroidData_A[15]~corein ; combout          ;
; |Kmeans_MuxRamMemory|romData[15]        ; |Kmeans_MuxRamMemory|romData[15]~corein        ; combout          ;
; |Kmeans_MuxRamMemory|mapData[16]        ; |Kmeans_MuxRamMemory|mapData[16]~corein        ; combout          ;
; |Kmeans_MuxRamMemory|centroidData_A[16] ; |Kmeans_MuxRamMemory|centroidData_A[16]~corein ; combout          ;
; |Kmeans_MuxRamMemory|romData[16]        ; |Kmeans_MuxRamMemory|romData[16]~corein        ; combout          ;
; |Kmeans_MuxRamMemory|mapData[17]        ; |Kmeans_MuxRamMemory|mapData[17]~corein        ; combout          ;
; |Kmeans_MuxRamMemory|centroidData_A[17] ; |Kmeans_MuxRamMemory|centroidData_A[17]~corein ; combout          ;
; |Kmeans_MuxRamMemory|romData[17]        ; |Kmeans_MuxRamMemory|romData[17]~corein        ; combout          ;
; |Kmeans_MuxRamMemory|mapData[18]        ; |Kmeans_MuxRamMemory|mapData[18]~corein        ; combout          ;
; |Kmeans_MuxRamMemory|centroidData_A[18] ; |Kmeans_MuxRamMemory|centroidData_A[18]~corein ; combout          ;
; |Kmeans_MuxRamMemory|romData[18]        ; |Kmeans_MuxRamMemory|romData[18]~corein        ; combout          ;
; |Kmeans_MuxRamMemory|mapData[19]        ; |Kmeans_MuxRamMemory|mapData[19]~corein        ; combout          ;
; |Kmeans_MuxRamMemory|centroidData_A[19] ; |Kmeans_MuxRamMemory|centroidData_A[19]~corein ; combout          ;
; |Kmeans_MuxRamMemory|romData[19]        ; |Kmeans_MuxRamMemory|romData[19]~corein        ; combout          ;
; |Kmeans_MuxRamMemory|mapData[20]        ; |Kmeans_MuxRamMemory|mapData[20]~corein        ; combout          ;
; |Kmeans_MuxRamMemory|centroidData_A[20] ; |Kmeans_MuxRamMemory|centroidData_A[20]~corein ; combout          ;
; |Kmeans_MuxRamMemory|romData[20]        ; |Kmeans_MuxRamMemory|romData[20]~corein        ; combout          ;
; |Kmeans_MuxRamMemory|mapData[21]        ; |Kmeans_MuxRamMemory|mapData[21]~corein        ; combout          ;
; |Kmeans_MuxRamMemory|centroidData_A[21] ; |Kmeans_MuxRamMemory|centroidData_A[21]~corein ; combout          ;
; |Kmeans_MuxRamMemory|romData[21]        ; |Kmeans_MuxRamMemory|romData[21]~corein        ; combout          ;
; |Kmeans_MuxRamMemory|mapData[22]        ; |Kmeans_MuxRamMemory|mapData[22]~corein        ; combout          ;
; |Kmeans_MuxRamMemory|centroidData_A[22] ; |Kmeans_MuxRamMemory|centroidData_A[22]~corein ; combout          ;
; |Kmeans_MuxRamMemory|romData[22]        ; |Kmeans_MuxRamMemory|romData[22]~corein        ; combout          ;
; |Kmeans_MuxRamMemory|mapData[23]        ; |Kmeans_MuxRamMemory|mapData[23]~corein        ; combout          ;
; |Kmeans_MuxRamMemory|centroidData_A[23] ; |Kmeans_MuxRamMemory|centroidData_A[23]~corein ; combout          ;
; |Kmeans_MuxRamMemory|romData[23]        ; |Kmeans_MuxRamMemory|romData[23]~corein        ; combout          ;
; |Kmeans_MuxRamMemory|mapData[24]        ; |Kmeans_MuxRamMemory|mapData[24]~corein        ; combout          ;
; |Kmeans_MuxRamMemory|centroidData_A[24] ; |Kmeans_MuxRamMemory|centroidData_A[24]~corein ; combout          ;
; |Kmeans_MuxRamMemory|romData[24]        ; |Kmeans_MuxRamMemory|romData[24]~corein        ; combout          ;
; |Kmeans_MuxRamMemory|mapData[25]        ; |Kmeans_MuxRamMemory|mapData[25]~corein        ; combout          ;
; |Kmeans_MuxRamMemory|centroidData_A[25] ; |Kmeans_MuxRamMemory|centroidData_A[25]~corein ; combout          ;
; |Kmeans_MuxRamMemory|romData[25]        ; |Kmeans_MuxRamMemory|romData[25]~corein        ; combout          ;
; |Kmeans_MuxRamMemory|mapData[26]        ; |Kmeans_MuxRamMemory|mapData[26]~corein        ; combout          ;
; |Kmeans_MuxRamMemory|centroidData_A[26] ; |Kmeans_MuxRamMemory|centroidData_A[26]~corein ; combout          ;
; |Kmeans_MuxRamMemory|romData[26]        ; |Kmeans_MuxRamMemory|romData[26]~corein        ; combout          ;
; |Kmeans_MuxRamMemory|mapData[27]        ; |Kmeans_MuxRamMemory|mapData[27]~corein        ; combout          ;
; |Kmeans_MuxRamMemory|centroidData_A[27] ; |Kmeans_MuxRamMemory|centroidData_A[27]~corein ; combout          ;
; |Kmeans_MuxRamMemory|romData[27]        ; |Kmeans_MuxRamMemory|romData[27]~corein        ; combout          ;
; |Kmeans_MuxRamMemory|mapData[28]        ; |Kmeans_MuxRamMemory|mapData[28]~corein        ; combout          ;
; |Kmeans_MuxRamMemory|centroidData_A[28] ; |Kmeans_MuxRamMemory|centroidData_A[28]~corein ; combout          ;
; |Kmeans_MuxRamMemory|romData[28]        ; |Kmeans_MuxRamMemory|romData[28]~corein        ; combout          ;
; |Kmeans_MuxRamMemory|mapData[29]        ; |Kmeans_MuxRamMemory|mapData[29]~corein        ; combout          ;
; |Kmeans_MuxRamMemory|centroidData_A[29] ; |Kmeans_MuxRamMemory|centroidData_A[29]~corein ; combout          ;
; |Kmeans_MuxRamMemory|romData[29]        ; |Kmeans_MuxRamMemory|romData[29]~corein        ; combout          ;
; |Kmeans_MuxRamMemory|mapData[30]        ; |Kmeans_MuxRamMemory|mapData[30]~corein        ; combout          ;
; |Kmeans_MuxRamMemory|centroidData_A[30] ; |Kmeans_MuxRamMemory|centroidData_A[30]~corein ; combout          ;
; |Kmeans_MuxRamMemory|romData[30]        ; |Kmeans_MuxRamMemory|romData[30]~corein        ; combout          ;
; |Kmeans_MuxRamMemory|mapData[31]        ; |Kmeans_MuxRamMemory|mapData[31]~corein        ; combout          ;
; |Kmeans_MuxRamMemory|centroidData_A[31] ; |Kmeans_MuxRamMemory|centroidData_A[31]~corein ; combout          ;
; |Kmeans_MuxRamMemory|romData[31]        ; |Kmeans_MuxRamMemory|romData[31]~corein        ; combout          ;
; |Kmeans_MuxRamMemory|centroidData_B[6]  ; |Kmeans_MuxRamMemory|centroidData_B[6]~corein  ; combout          ;
; |Kmeans_MuxRamMemory|centroidData_B[7]  ; |Kmeans_MuxRamMemory|centroidData_B[7]~corein  ; combout          ;
; |Kmeans_MuxRamMemory|centroidData_B[8]  ; |Kmeans_MuxRamMemory|centroidData_B[8]~corein  ; combout          ;
; |Kmeans_MuxRamMemory|centroidData_B[9]  ; |Kmeans_MuxRamMemory|centroidData_B[9]~corein  ; combout          ;
; |Kmeans_MuxRamMemory|centroidData_B[10] ; |Kmeans_MuxRamMemory|centroidData_B[10]~corein ; combout          ;
; |Kmeans_MuxRamMemory|centroidData_B[11] ; |Kmeans_MuxRamMemory|centroidData_B[11]~corein ; combout          ;
; |Kmeans_MuxRamMemory|centroidData_B[12] ; |Kmeans_MuxRamMemory|centroidData_B[12]~corein ; combout          ;
; |Kmeans_MuxRamMemory|centroidData_B[13] ; |Kmeans_MuxRamMemory|centroidData_B[13]~corein ; combout          ;
; |Kmeans_MuxRamMemory|centroidData_B[14] ; |Kmeans_MuxRamMemory|centroidData_B[14]~corein ; combout          ;
; |Kmeans_MuxRamMemory|centroidData_B[15] ; |Kmeans_MuxRamMemory|centroidData_B[15]~corein ; combout          ;
; |Kmeans_MuxRamMemory|centroidData_B[16] ; |Kmeans_MuxRamMemory|centroidData_B[16]~corein ; combout          ;
; |Kmeans_MuxRamMemory|centroidData_B[17] ; |Kmeans_MuxRamMemory|centroidData_B[17]~corein ; combout          ;
; |Kmeans_MuxRamMemory|centroidData_B[18] ; |Kmeans_MuxRamMemory|centroidData_B[18]~corein ; combout          ;
; |Kmeans_MuxRamMemory|centroidData_B[19] ; |Kmeans_MuxRamMemory|centroidData_B[19]~corein ; combout          ;
; |Kmeans_MuxRamMemory|centroidData_B[20] ; |Kmeans_MuxRamMemory|centroidData_B[20]~corein ; combout          ;
; |Kmeans_MuxRamMemory|centroidData_B[21] ; |Kmeans_MuxRamMemory|centroidData_B[21]~corein ; combout          ;
; |Kmeans_MuxRamMemory|centroidData_B[22] ; |Kmeans_MuxRamMemory|centroidData_B[22]~corein ; combout          ;
; |Kmeans_MuxRamMemory|centroidData_B[23] ; |Kmeans_MuxRamMemory|centroidData_B[23]~corein ; combout          ;
; |Kmeans_MuxRamMemory|centroidData_B[24] ; |Kmeans_MuxRamMemory|centroidData_B[24]~corein ; combout          ;
; |Kmeans_MuxRamMemory|centroidData_B[25] ; |Kmeans_MuxRamMemory|centroidData_B[25]~corein ; combout          ;
; |Kmeans_MuxRamMemory|centroidData_B[26] ; |Kmeans_MuxRamMemory|centroidData_B[26]~corein ; combout          ;
; |Kmeans_MuxRamMemory|centroidData_B[27] ; |Kmeans_MuxRamMemory|centroidData_B[27]~corein ; combout          ;
; |Kmeans_MuxRamMemory|centroidData_B[28] ; |Kmeans_MuxRamMemory|centroidData_B[28]~corein ; combout          ;
; |Kmeans_MuxRamMemory|centroidData_B[29] ; |Kmeans_MuxRamMemory|centroidData_B[29]~corein ; combout          ;
; |Kmeans_MuxRamMemory|centroidData_B[30] ; |Kmeans_MuxRamMemory|centroidData_B[30]~corein ; combout          ;
; |Kmeans_MuxRamMemory|centroidData_B[31] ; |Kmeans_MuxRamMemory|centroidData_B[31]~corein ; combout          ;
+-----------------------------------------+------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+-------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                    ;
+-----------------------------------------+------------------------------------------------+------------------+
; Node Name                               ; Output Port Name                               ; Output Port Type ;
+-----------------------------------------+------------------------------------------------+------------------+
; |Kmeans_MuxRamMemory|Mux24~0            ; |Kmeans_MuxRamMemory|Mux24~0                   ; combout          ;
; |Kmeans_MuxRamMemory|Mux24~1            ; |Kmeans_MuxRamMemory|Mux24~1                   ; combout          ;
; |Kmeans_MuxRamMemory|Mux23~0            ; |Kmeans_MuxRamMemory|Mux23~0                   ; combout          ;
; |Kmeans_MuxRamMemory|Mux23~1            ; |Kmeans_MuxRamMemory|Mux23~1                   ; combout          ;
; |Kmeans_MuxRamMemory|Mux22~0            ; |Kmeans_MuxRamMemory|Mux22~0                   ; combout          ;
; |Kmeans_MuxRamMemory|Mux22~1            ; |Kmeans_MuxRamMemory|Mux22~1                   ; combout          ;
; |Kmeans_MuxRamMemory|Mux21~0            ; |Kmeans_MuxRamMemory|Mux21~0                   ; combout          ;
; |Kmeans_MuxRamMemory|Mux21~1            ; |Kmeans_MuxRamMemory|Mux21~1                   ; combout          ;
; |Kmeans_MuxRamMemory|Mux20~0            ; |Kmeans_MuxRamMemory|Mux20~0                   ; combout          ;
; |Kmeans_MuxRamMemory|Mux20~1            ; |Kmeans_MuxRamMemory|Mux20~1                   ; combout          ;
; |Kmeans_MuxRamMemory|Mux19~0            ; |Kmeans_MuxRamMemory|Mux19~0                   ; combout          ;
; |Kmeans_MuxRamMemory|Mux19~1            ; |Kmeans_MuxRamMemory|Mux19~1                   ; combout          ;
; |Kmeans_MuxRamMemory|Mux18~0            ; |Kmeans_MuxRamMemory|Mux18~0                   ; combout          ;
; |Kmeans_MuxRamMemory|Mux18~1            ; |Kmeans_MuxRamMemory|Mux18~1                   ; combout          ;
; |Kmeans_MuxRamMemory|Mux17~0            ; |Kmeans_MuxRamMemory|Mux17~0                   ; combout          ;
; |Kmeans_MuxRamMemory|Mux17~1            ; |Kmeans_MuxRamMemory|Mux17~1                   ; combout          ;
; |Kmeans_MuxRamMemory|Mux16~0            ; |Kmeans_MuxRamMemory|Mux16~0                   ; combout          ;
; |Kmeans_MuxRamMemory|Mux16~1            ; |Kmeans_MuxRamMemory|Mux16~1                   ; combout          ;
; |Kmeans_MuxRamMemory|Mux15~0            ; |Kmeans_MuxRamMemory|Mux15~0                   ; combout          ;
; |Kmeans_MuxRamMemory|Mux15~1            ; |Kmeans_MuxRamMemory|Mux15~1                   ; combout          ;
; |Kmeans_MuxRamMemory|Mux14~0            ; |Kmeans_MuxRamMemory|Mux14~0                   ; combout          ;
; |Kmeans_MuxRamMemory|Mux14~1            ; |Kmeans_MuxRamMemory|Mux14~1                   ; combout          ;
; |Kmeans_MuxRamMemory|Mux13~0            ; |Kmeans_MuxRamMemory|Mux13~0                   ; combout          ;
; |Kmeans_MuxRamMemory|Mux13~1            ; |Kmeans_MuxRamMemory|Mux13~1                   ; combout          ;
; |Kmeans_MuxRamMemory|Mux12~0            ; |Kmeans_MuxRamMemory|Mux12~0                   ; combout          ;
; |Kmeans_MuxRamMemory|Mux12~1            ; |Kmeans_MuxRamMemory|Mux12~1                   ; combout          ;
; |Kmeans_MuxRamMemory|Mux11~0            ; |Kmeans_MuxRamMemory|Mux11~0                   ; combout          ;
; |Kmeans_MuxRamMemory|Mux11~1            ; |Kmeans_MuxRamMemory|Mux11~1                   ; combout          ;
; |Kmeans_MuxRamMemory|Mux10~0            ; |Kmeans_MuxRamMemory|Mux10~0                   ; combout          ;
; |Kmeans_MuxRamMemory|Mux10~1            ; |Kmeans_MuxRamMemory|Mux10~1                   ; combout          ;
; |Kmeans_MuxRamMemory|Mux9~0             ; |Kmeans_MuxRamMemory|Mux9~0                    ; combout          ;
; |Kmeans_MuxRamMemory|Mux9~1             ; |Kmeans_MuxRamMemory|Mux9~1                    ; combout          ;
; |Kmeans_MuxRamMemory|Mux8~0             ; |Kmeans_MuxRamMemory|Mux8~0                    ; combout          ;
; |Kmeans_MuxRamMemory|Mux8~1             ; |Kmeans_MuxRamMemory|Mux8~1                    ; combout          ;
; |Kmeans_MuxRamMemory|Mux7~0             ; |Kmeans_MuxRamMemory|Mux7~0                    ; combout          ;
; |Kmeans_MuxRamMemory|Mux7~1             ; |Kmeans_MuxRamMemory|Mux7~1                    ; combout          ;
; |Kmeans_MuxRamMemory|Mux6~0             ; |Kmeans_MuxRamMemory|Mux6~0                    ; combout          ;
; |Kmeans_MuxRamMemory|Mux6~1             ; |Kmeans_MuxRamMemory|Mux6~1                    ; combout          ;
; |Kmeans_MuxRamMemory|Mux5~0             ; |Kmeans_MuxRamMemory|Mux5~0                    ; combout          ;
; |Kmeans_MuxRamMemory|Mux5~1             ; |Kmeans_MuxRamMemory|Mux5~1                    ; combout          ;
; |Kmeans_MuxRamMemory|Mux4~0             ; |Kmeans_MuxRamMemory|Mux4~0                    ; combout          ;
; |Kmeans_MuxRamMemory|Mux4~1             ; |Kmeans_MuxRamMemory|Mux4~1                    ; combout          ;
; |Kmeans_MuxRamMemory|Mux3~0             ; |Kmeans_MuxRamMemory|Mux3~0                    ; combout          ;
; |Kmeans_MuxRamMemory|Mux3~1             ; |Kmeans_MuxRamMemory|Mux3~1                    ; combout          ;
; |Kmeans_MuxRamMemory|Mux2~0             ; |Kmeans_MuxRamMemory|Mux2~0                    ; combout          ;
; |Kmeans_MuxRamMemory|Mux2~1             ; |Kmeans_MuxRamMemory|Mux2~1                    ; combout          ;
; |Kmeans_MuxRamMemory|Mux1~0             ; |Kmeans_MuxRamMemory|Mux1~0                    ; combout          ;
; |Kmeans_MuxRamMemory|Mux1~1             ; |Kmeans_MuxRamMemory|Mux1~1                    ; combout          ;
; |Kmeans_MuxRamMemory|Mux0~0             ; |Kmeans_MuxRamMemory|Mux0~0                    ; combout          ;
; |Kmeans_MuxRamMemory|Mux0~1             ; |Kmeans_MuxRamMemory|Mux0~1                    ; combout          ;
; |Kmeans_MuxRamMemory|Mux57~0            ; |Kmeans_MuxRamMemory|Mux57~0                   ; combout          ;
; |Kmeans_MuxRamMemory|Mux56~0            ; |Kmeans_MuxRamMemory|Mux56~0                   ; combout          ;
; |Kmeans_MuxRamMemory|Mux55~0            ; |Kmeans_MuxRamMemory|Mux55~0                   ; combout          ;
; |Kmeans_MuxRamMemory|Mux54~0            ; |Kmeans_MuxRamMemory|Mux54~0                   ; combout          ;
; |Kmeans_MuxRamMemory|Mux53~0            ; |Kmeans_MuxRamMemory|Mux53~0                   ; combout          ;
; |Kmeans_MuxRamMemory|Mux52~0            ; |Kmeans_MuxRamMemory|Mux52~0                   ; combout          ;
; |Kmeans_MuxRamMemory|Mux51~0            ; |Kmeans_MuxRamMemory|Mux51~0                   ; combout          ;
; |Kmeans_MuxRamMemory|Mux50~0            ; |Kmeans_MuxRamMemory|Mux50~0                   ; combout          ;
; |Kmeans_MuxRamMemory|Mux49~0            ; |Kmeans_MuxRamMemory|Mux49~0                   ; combout          ;
; |Kmeans_MuxRamMemory|Mux48~0            ; |Kmeans_MuxRamMemory|Mux48~0                   ; combout          ;
; |Kmeans_MuxRamMemory|Mux47~0            ; |Kmeans_MuxRamMemory|Mux47~0                   ; combout          ;
; |Kmeans_MuxRamMemory|Mux46~0            ; |Kmeans_MuxRamMemory|Mux46~0                   ; combout          ;
; |Kmeans_MuxRamMemory|Mux45~0            ; |Kmeans_MuxRamMemory|Mux45~0                   ; combout          ;
; |Kmeans_MuxRamMemory|Mux44~0            ; |Kmeans_MuxRamMemory|Mux44~0                   ; combout          ;
; |Kmeans_MuxRamMemory|Mux43~0            ; |Kmeans_MuxRamMemory|Mux43~0                   ; combout          ;
; |Kmeans_MuxRamMemory|Mux42~0            ; |Kmeans_MuxRamMemory|Mux42~0                   ; combout          ;
; |Kmeans_MuxRamMemory|Mux41~0            ; |Kmeans_MuxRamMemory|Mux41~0                   ; combout          ;
; |Kmeans_MuxRamMemory|Mux40~0            ; |Kmeans_MuxRamMemory|Mux40~0                   ; combout          ;
; |Kmeans_MuxRamMemory|Mux39~0            ; |Kmeans_MuxRamMemory|Mux39~0                   ; combout          ;
; |Kmeans_MuxRamMemory|Mux38~0            ; |Kmeans_MuxRamMemory|Mux38~0                   ; combout          ;
; |Kmeans_MuxRamMemory|Mux37~0            ; |Kmeans_MuxRamMemory|Mux37~0                   ; combout          ;
; |Kmeans_MuxRamMemory|Mux36~0            ; |Kmeans_MuxRamMemory|Mux36~0                   ; combout          ;
; |Kmeans_MuxRamMemory|Mux35~0            ; |Kmeans_MuxRamMemory|Mux35~0                   ; combout          ;
; |Kmeans_MuxRamMemory|Mux34~0            ; |Kmeans_MuxRamMemory|Mux34~0                   ; combout          ;
; |Kmeans_MuxRamMemory|Mux33~0            ; |Kmeans_MuxRamMemory|Mux33~0                   ; combout          ;
; |Kmeans_MuxRamMemory|Mux32~0            ; |Kmeans_MuxRamMemory|Mux32~0                   ; combout          ;
; |Kmeans_MuxRamMemory|ramData_A[7]       ; |Kmeans_MuxRamMemory|ramData_A[7]              ; padio            ;
; |Kmeans_MuxRamMemory|ramData_A[8]       ; |Kmeans_MuxRamMemory|ramData_A[8]              ; padio            ;
; |Kmeans_MuxRamMemory|ramData_A[9]       ; |Kmeans_MuxRamMemory|ramData_A[9]              ; padio            ;
; |Kmeans_MuxRamMemory|ramData_A[10]      ; |Kmeans_MuxRamMemory|ramData_A[10]             ; padio            ;
; |Kmeans_MuxRamMemory|ramData_A[11]      ; |Kmeans_MuxRamMemory|ramData_A[11]             ; padio            ;
; |Kmeans_MuxRamMemory|ramData_A[12]      ; |Kmeans_MuxRamMemory|ramData_A[12]             ; padio            ;
; |Kmeans_MuxRamMemory|ramData_A[13]      ; |Kmeans_MuxRamMemory|ramData_A[13]             ; padio            ;
; |Kmeans_MuxRamMemory|ramData_A[14]      ; |Kmeans_MuxRamMemory|ramData_A[14]             ; padio            ;
; |Kmeans_MuxRamMemory|ramData_A[15]      ; |Kmeans_MuxRamMemory|ramData_A[15]             ; padio            ;
; |Kmeans_MuxRamMemory|ramData_A[16]      ; |Kmeans_MuxRamMemory|ramData_A[16]             ; padio            ;
; |Kmeans_MuxRamMemory|ramData_A[17]      ; |Kmeans_MuxRamMemory|ramData_A[17]             ; padio            ;
; |Kmeans_MuxRamMemory|ramData_A[18]      ; |Kmeans_MuxRamMemory|ramData_A[18]             ; padio            ;
; |Kmeans_MuxRamMemory|ramData_A[19]      ; |Kmeans_MuxRamMemory|ramData_A[19]             ; padio            ;
; |Kmeans_MuxRamMemory|ramData_A[20]      ; |Kmeans_MuxRamMemory|ramData_A[20]             ; padio            ;
; |Kmeans_MuxRamMemory|ramData_A[21]      ; |Kmeans_MuxRamMemory|ramData_A[21]             ; padio            ;
; |Kmeans_MuxRamMemory|ramData_A[22]      ; |Kmeans_MuxRamMemory|ramData_A[22]             ; padio            ;
; |Kmeans_MuxRamMemory|ramData_A[23]      ; |Kmeans_MuxRamMemory|ramData_A[23]             ; padio            ;
; |Kmeans_MuxRamMemory|ramData_A[24]      ; |Kmeans_MuxRamMemory|ramData_A[24]             ; padio            ;
; |Kmeans_MuxRamMemory|ramData_A[25]      ; |Kmeans_MuxRamMemory|ramData_A[25]             ; padio            ;
; |Kmeans_MuxRamMemory|ramData_A[26]      ; |Kmeans_MuxRamMemory|ramData_A[26]             ; padio            ;
; |Kmeans_MuxRamMemory|ramData_A[27]      ; |Kmeans_MuxRamMemory|ramData_A[27]             ; padio            ;
; |Kmeans_MuxRamMemory|ramData_A[28]      ; |Kmeans_MuxRamMemory|ramData_A[28]             ; padio            ;
; |Kmeans_MuxRamMemory|ramData_A[29]      ; |Kmeans_MuxRamMemory|ramData_A[29]             ; padio            ;
; |Kmeans_MuxRamMemory|ramData_A[30]      ; |Kmeans_MuxRamMemory|ramData_A[30]             ; padio            ;
; |Kmeans_MuxRamMemory|ramData_A[31]      ; |Kmeans_MuxRamMemory|ramData_A[31]             ; padio            ;
; |Kmeans_MuxRamMemory|ramData_B[6]       ; |Kmeans_MuxRamMemory|ramData_B[6]              ; padio            ;
; |Kmeans_MuxRamMemory|ramData_B[7]       ; |Kmeans_MuxRamMemory|ramData_B[7]              ; padio            ;
; |Kmeans_MuxRamMemory|ramData_B[8]       ; |Kmeans_MuxRamMemory|ramData_B[8]              ; padio            ;
; |Kmeans_MuxRamMemory|ramData_B[9]       ; |Kmeans_MuxRamMemory|ramData_B[9]              ; padio            ;
; |Kmeans_MuxRamMemory|ramData_B[10]      ; |Kmeans_MuxRamMemory|ramData_B[10]             ; padio            ;
; |Kmeans_MuxRamMemory|ramData_B[11]      ; |Kmeans_MuxRamMemory|ramData_B[11]             ; padio            ;
; |Kmeans_MuxRamMemory|ramData_B[12]      ; |Kmeans_MuxRamMemory|ramData_B[12]             ; padio            ;
; |Kmeans_MuxRamMemory|ramData_B[13]      ; |Kmeans_MuxRamMemory|ramData_B[13]             ; padio            ;
; |Kmeans_MuxRamMemory|ramData_B[14]      ; |Kmeans_MuxRamMemory|ramData_B[14]             ; padio            ;
; |Kmeans_MuxRamMemory|ramData_B[15]      ; |Kmeans_MuxRamMemory|ramData_B[15]             ; padio            ;
; |Kmeans_MuxRamMemory|ramData_B[16]      ; |Kmeans_MuxRamMemory|ramData_B[16]             ; padio            ;
; |Kmeans_MuxRamMemory|ramData_B[17]      ; |Kmeans_MuxRamMemory|ramData_B[17]             ; padio            ;
; |Kmeans_MuxRamMemory|ramData_B[18]      ; |Kmeans_MuxRamMemory|ramData_B[18]             ; padio            ;
; |Kmeans_MuxRamMemory|ramData_B[19]      ; |Kmeans_MuxRamMemory|ramData_B[19]             ; padio            ;
; |Kmeans_MuxRamMemory|ramData_B[20]      ; |Kmeans_MuxRamMemory|ramData_B[20]             ; padio            ;
; |Kmeans_MuxRamMemory|ramData_B[21]      ; |Kmeans_MuxRamMemory|ramData_B[21]             ; padio            ;
; |Kmeans_MuxRamMemory|ramData_B[22]      ; |Kmeans_MuxRamMemory|ramData_B[22]             ; padio            ;
; |Kmeans_MuxRamMemory|ramData_B[23]      ; |Kmeans_MuxRamMemory|ramData_B[23]             ; padio            ;
; |Kmeans_MuxRamMemory|ramData_B[24]      ; |Kmeans_MuxRamMemory|ramData_B[24]             ; padio            ;
; |Kmeans_MuxRamMemory|ramData_B[25]      ; |Kmeans_MuxRamMemory|ramData_B[25]             ; padio            ;
; |Kmeans_MuxRamMemory|ramData_B[26]      ; |Kmeans_MuxRamMemory|ramData_B[26]             ; padio            ;
; |Kmeans_MuxRamMemory|ramData_B[27]      ; |Kmeans_MuxRamMemory|ramData_B[27]             ; padio            ;
; |Kmeans_MuxRamMemory|ramData_B[28]      ; |Kmeans_MuxRamMemory|ramData_B[28]             ; padio            ;
; |Kmeans_MuxRamMemory|ramData_B[29]      ; |Kmeans_MuxRamMemory|ramData_B[29]             ; padio            ;
; |Kmeans_MuxRamMemory|ramData_B[30]      ; |Kmeans_MuxRamMemory|ramData_B[30]             ; padio            ;
; |Kmeans_MuxRamMemory|ramData_B[31]      ; |Kmeans_MuxRamMemory|ramData_B[31]             ; padio            ;
; |Kmeans_MuxRamMemory|centroidData_A[5]  ; |Kmeans_MuxRamMemory|centroidData_A[5]~corein  ; combout          ;
; |Kmeans_MuxRamMemory|romData[5]         ; |Kmeans_MuxRamMemory|romData[5]~corein         ; combout          ;
; |Kmeans_MuxRamMemory|mapData[6]         ; |Kmeans_MuxRamMemory|mapData[6]~corein         ; combout          ;
; |Kmeans_MuxRamMemory|centroidData_A[6]  ; |Kmeans_MuxRamMemory|centroidData_A[6]~corein  ; combout          ;
; |Kmeans_MuxRamMemory|romData[6]         ; |Kmeans_MuxRamMemory|romData[6]~corein         ; combout          ;
; |Kmeans_MuxRamMemory|mapData[7]         ; |Kmeans_MuxRamMemory|mapData[7]~corein         ; combout          ;
; |Kmeans_MuxRamMemory|centroidData_A[7]  ; |Kmeans_MuxRamMemory|centroidData_A[7]~corein  ; combout          ;
; |Kmeans_MuxRamMemory|romData[7]         ; |Kmeans_MuxRamMemory|romData[7]~corein         ; combout          ;
; |Kmeans_MuxRamMemory|mapData[8]         ; |Kmeans_MuxRamMemory|mapData[8]~corein         ; combout          ;
; |Kmeans_MuxRamMemory|centroidData_A[8]  ; |Kmeans_MuxRamMemory|centroidData_A[8]~corein  ; combout          ;
; |Kmeans_MuxRamMemory|romData[8]         ; |Kmeans_MuxRamMemory|romData[8]~corein         ; combout          ;
; |Kmeans_MuxRamMemory|mapData[9]         ; |Kmeans_MuxRamMemory|mapData[9]~corein         ; combout          ;
; |Kmeans_MuxRamMemory|centroidData_A[9]  ; |Kmeans_MuxRamMemory|centroidData_A[9]~corein  ; combout          ;
; |Kmeans_MuxRamMemory|romData[9]         ; |Kmeans_MuxRamMemory|romData[9]~corein         ; combout          ;
; |Kmeans_MuxRamMemory|mapData[10]        ; |Kmeans_MuxRamMemory|mapData[10]~corein        ; combout          ;
; |Kmeans_MuxRamMemory|centroidData_A[10] ; |Kmeans_MuxRamMemory|centroidData_A[10]~corein ; combout          ;
; |Kmeans_MuxRamMemory|romData[10]        ; |Kmeans_MuxRamMemory|romData[10]~corein        ; combout          ;
; |Kmeans_MuxRamMemory|mapData[11]        ; |Kmeans_MuxRamMemory|mapData[11]~corein        ; combout          ;
; |Kmeans_MuxRamMemory|centroidData_A[11] ; |Kmeans_MuxRamMemory|centroidData_A[11]~corein ; combout          ;
; |Kmeans_MuxRamMemory|romData[11]        ; |Kmeans_MuxRamMemory|romData[11]~corein        ; combout          ;
; |Kmeans_MuxRamMemory|mapData[12]        ; |Kmeans_MuxRamMemory|mapData[12]~corein        ; combout          ;
; |Kmeans_MuxRamMemory|centroidData_A[12] ; |Kmeans_MuxRamMemory|centroidData_A[12]~corein ; combout          ;
; |Kmeans_MuxRamMemory|romData[12]        ; |Kmeans_MuxRamMemory|romData[12]~corein        ; combout          ;
; |Kmeans_MuxRamMemory|mapData[13]        ; |Kmeans_MuxRamMemory|mapData[13]~corein        ; combout          ;
; |Kmeans_MuxRamMemory|centroidData_A[13] ; |Kmeans_MuxRamMemory|centroidData_A[13]~corein ; combout          ;
; |Kmeans_MuxRamMemory|romData[13]        ; |Kmeans_MuxRamMemory|romData[13]~corein        ; combout          ;
; |Kmeans_MuxRamMemory|mapData[14]        ; |Kmeans_MuxRamMemory|mapData[14]~corein        ; combout          ;
; |Kmeans_MuxRamMemory|centroidData_A[14] ; |Kmeans_MuxRamMemory|centroidData_A[14]~corein ; combout          ;
; |Kmeans_MuxRamMemory|romData[14]        ; |Kmeans_MuxRamMemory|romData[14]~corein        ; combout          ;
; |Kmeans_MuxRamMemory|mapData[15]        ; |Kmeans_MuxRamMemory|mapData[15]~corein        ; combout          ;
; |Kmeans_MuxRamMemory|centroidData_A[15] ; |Kmeans_MuxRamMemory|centroidData_A[15]~corein ; combout          ;
; |Kmeans_MuxRamMemory|romData[15]        ; |Kmeans_MuxRamMemory|romData[15]~corein        ; combout          ;
; |Kmeans_MuxRamMemory|mapData[16]        ; |Kmeans_MuxRamMemory|mapData[16]~corein        ; combout          ;
; |Kmeans_MuxRamMemory|centroidData_A[16] ; |Kmeans_MuxRamMemory|centroidData_A[16]~corein ; combout          ;
; |Kmeans_MuxRamMemory|romData[16]        ; |Kmeans_MuxRamMemory|romData[16]~corein        ; combout          ;
; |Kmeans_MuxRamMemory|mapData[17]        ; |Kmeans_MuxRamMemory|mapData[17]~corein        ; combout          ;
; |Kmeans_MuxRamMemory|centroidData_A[17] ; |Kmeans_MuxRamMemory|centroidData_A[17]~corein ; combout          ;
; |Kmeans_MuxRamMemory|romData[17]        ; |Kmeans_MuxRamMemory|romData[17]~corein        ; combout          ;
; |Kmeans_MuxRamMemory|mapData[18]        ; |Kmeans_MuxRamMemory|mapData[18]~corein        ; combout          ;
; |Kmeans_MuxRamMemory|centroidData_A[18] ; |Kmeans_MuxRamMemory|centroidData_A[18]~corein ; combout          ;
; |Kmeans_MuxRamMemory|romData[18]        ; |Kmeans_MuxRamMemory|romData[18]~corein        ; combout          ;
; |Kmeans_MuxRamMemory|mapData[19]        ; |Kmeans_MuxRamMemory|mapData[19]~corein        ; combout          ;
; |Kmeans_MuxRamMemory|centroidData_A[19] ; |Kmeans_MuxRamMemory|centroidData_A[19]~corein ; combout          ;
; |Kmeans_MuxRamMemory|romData[19]        ; |Kmeans_MuxRamMemory|romData[19]~corein        ; combout          ;
; |Kmeans_MuxRamMemory|mapData[20]        ; |Kmeans_MuxRamMemory|mapData[20]~corein        ; combout          ;
; |Kmeans_MuxRamMemory|centroidData_A[20] ; |Kmeans_MuxRamMemory|centroidData_A[20]~corein ; combout          ;
; |Kmeans_MuxRamMemory|romData[20]        ; |Kmeans_MuxRamMemory|romData[20]~corein        ; combout          ;
; |Kmeans_MuxRamMemory|mapData[21]        ; |Kmeans_MuxRamMemory|mapData[21]~corein        ; combout          ;
; |Kmeans_MuxRamMemory|centroidData_A[21] ; |Kmeans_MuxRamMemory|centroidData_A[21]~corein ; combout          ;
; |Kmeans_MuxRamMemory|romData[21]        ; |Kmeans_MuxRamMemory|romData[21]~corein        ; combout          ;
; |Kmeans_MuxRamMemory|mapData[22]        ; |Kmeans_MuxRamMemory|mapData[22]~corein        ; combout          ;
; |Kmeans_MuxRamMemory|centroidData_A[22] ; |Kmeans_MuxRamMemory|centroidData_A[22]~corein ; combout          ;
; |Kmeans_MuxRamMemory|romData[22]        ; |Kmeans_MuxRamMemory|romData[22]~corein        ; combout          ;
; |Kmeans_MuxRamMemory|mapData[23]        ; |Kmeans_MuxRamMemory|mapData[23]~corein        ; combout          ;
; |Kmeans_MuxRamMemory|centroidData_A[23] ; |Kmeans_MuxRamMemory|centroidData_A[23]~corein ; combout          ;
; |Kmeans_MuxRamMemory|romData[23]        ; |Kmeans_MuxRamMemory|romData[23]~corein        ; combout          ;
; |Kmeans_MuxRamMemory|mapData[24]        ; |Kmeans_MuxRamMemory|mapData[24]~corein        ; combout          ;
; |Kmeans_MuxRamMemory|centroidData_A[24] ; |Kmeans_MuxRamMemory|centroidData_A[24]~corein ; combout          ;
; |Kmeans_MuxRamMemory|romData[24]        ; |Kmeans_MuxRamMemory|romData[24]~corein        ; combout          ;
; |Kmeans_MuxRamMemory|mapData[25]        ; |Kmeans_MuxRamMemory|mapData[25]~corein        ; combout          ;
; |Kmeans_MuxRamMemory|centroidData_A[25] ; |Kmeans_MuxRamMemory|centroidData_A[25]~corein ; combout          ;
; |Kmeans_MuxRamMemory|romData[25]        ; |Kmeans_MuxRamMemory|romData[25]~corein        ; combout          ;
; |Kmeans_MuxRamMemory|mapData[26]        ; |Kmeans_MuxRamMemory|mapData[26]~corein        ; combout          ;
; |Kmeans_MuxRamMemory|centroidData_A[26] ; |Kmeans_MuxRamMemory|centroidData_A[26]~corein ; combout          ;
; |Kmeans_MuxRamMemory|romData[26]        ; |Kmeans_MuxRamMemory|romData[26]~corein        ; combout          ;
; |Kmeans_MuxRamMemory|mapData[27]        ; |Kmeans_MuxRamMemory|mapData[27]~corein        ; combout          ;
; |Kmeans_MuxRamMemory|centroidData_A[27] ; |Kmeans_MuxRamMemory|centroidData_A[27]~corein ; combout          ;
; |Kmeans_MuxRamMemory|romData[27]        ; |Kmeans_MuxRamMemory|romData[27]~corein        ; combout          ;
; |Kmeans_MuxRamMemory|mapData[28]        ; |Kmeans_MuxRamMemory|mapData[28]~corein        ; combout          ;
; |Kmeans_MuxRamMemory|centroidData_A[28] ; |Kmeans_MuxRamMemory|centroidData_A[28]~corein ; combout          ;
; |Kmeans_MuxRamMemory|romData[28]        ; |Kmeans_MuxRamMemory|romData[28]~corein        ; combout          ;
; |Kmeans_MuxRamMemory|mapData[29]        ; |Kmeans_MuxRamMemory|mapData[29]~corein        ; combout          ;
; |Kmeans_MuxRamMemory|centroidData_A[29] ; |Kmeans_MuxRamMemory|centroidData_A[29]~corein ; combout          ;
; |Kmeans_MuxRamMemory|romData[29]        ; |Kmeans_MuxRamMemory|romData[29]~corein        ; combout          ;
; |Kmeans_MuxRamMemory|mapData[30]        ; |Kmeans_MuxRamMemory|mapData[30]~corein        ; combout          ;
; |Kmeans_MuxRamMemory|centroidData_A[30] ; |Kmeans_MuxRamMemory|centroidData_A[30]~corein ; combout          ;
; |Kmeans_MuxRamMemory|romData[30]        ; |Kmeans_MuxRamMemory|romData[30]~corein        ; combout          ;
; |Kmeans_MuxRamMemory|mapData[31]        ; |Kmeans_MuxRamMemory|mapData[31]~corein        ; combout          ;
; |Kmeans_MuxRamMemory|centroidData_A[31] ; |Kmeans_MuxRamMemory|centroidData_A[31]~corein ; combout          ;
; |Kmeans_MuxRamMemory|romData[31]        ; |Kmeans_MuxRamMemory|romData[31]~corein        ; combout          ;
; |Kmeans_MuxRamMemory|centroidData_B[5]  ; |Kmeans_MuxRamMemory|centroidData_B[5]~corein  ; combout          ;
; |Kmeans_MuxRamMemory|centroidData_B[6]  ; |Kmeans_MuxRamMemory|centroidData_B[6]~corein  ; combout          ;
; |Kmeans_MuxRamMemory|centroidData_B[7]  ; |Kmeans_MuxRamMemory|centroidData_B[7]~corein  ; combout          ;
; |Kmeans_MuxRamMemory|centroidData_B[8]  ; |Kmeans_MuxRamMemory|centroidData_B[8]~corein  ; combout          ;
; |Kmeans_MuxRamMemory|centroidData_B[9]  ; |Kmeans_MuxRamMemory|centroidData_B[9]~corein  ; combout          ;
; |Kmeans_MuxRamMemory|centroidData_B[10] ; |Kmeans_MuxRamMemory|centroidData_B[10]~corein ; combout          ;
; |Kmeans_MuxRamMemory|centroidData_B[11] ; |Kmeans_MuxRamMemory|centroidData_B[11]~corein ; combout          ;
; |Kmeans_MuxRamMemory|centroidData_B[12] ; |Kmeans_MuxRamMemory|centroidData_B[12]~corein ; combout          ;
; |Kmeans_MuxRamMemory|centroidData_B[13] ; |Kmeans_MuxRamMemory|centroidData_B[13]~corein ; combout          ;
; |Kmeans_MuxRamMemory|centroidData_B[14] ; |Kmeans_MuxRamMemory|centroidData_B[14]~corein ; combout          ;
; |Kmeans_MuxRamMemory|centroidData_B[15] ; |Kmeans_MuxRamMemory|centroidData_B[15]~corein ; combout          ;
; |Kmeans_MuxRamMemory|centroidData_B[16] ; |Kmeans_MuxRamMemory|centroidData_B[16]~corein ; combout          ;
; |Kmeans_MuxRamMemory|centroidData_B[17] ; |Kmeans_MuxRamMemory|centroidData_B[17]~corein ; combout          ;
; |Kmeans_MuxRamMemory|centroidData_B[18] ; |Kmeans_MuxRamMemory|centroidData_B[18]~corein ; combout          ;
; |Kmeans_MuxRamMemory|centroidData_B[19] ; |Kmeans_MuxRamMemory|centroidData_B[19]~corein ; combout          ;
; |Kmeans_MuxRamMemory|centroidData_B[20] ; |Kmeans_MuxRamMemory|centroidData_B[20]~corein ; combout          ;
; |Kmeans_MuxRamMemory|centroidData_B[21] ; |Kmeans_MuxRamMemory|centroidData_B[21]~corein ; combout          ;
; |Kmeans_MuxRamMemory|centroidData_B[22] ; |Kmeans_MuxRamMemory|centroidData_B[22]~corein ; combout          ;
; |Kmeans_MuxRamMemory|centroidData_B[23] ; |Kmeans_MuxRamMemory|centroidData_B[23]~corein ; combout          ;
; |Kmeans_MuxRamMemory|centroidData_B[24] ; |Kmeans_MuxRamMemory|centroidData_B[24]~corein ; combout          ;
; |Kmeans_MuxRamMemory|centroidData_B[25] ; |Kmeans_MuxRamMemory|centroidData_B[25]~corein ; combout          ;
; |Kmeans_MuxRamMemory|centroidData_B[26] ; |Kmeans_MuxRamMemory|centroidData_B[26]~corein ; combout          ;
; |Kmeans_MuxRamMemory|centroidData_B[27] ; |Kmeans_MuxRamMemory|centroidData_B[27]~corein ; combout          ;
; |Kmeans_MuxRamMemory|centroidData_B[28] ; |Kmeans_MuxRamMemory|centroidData_B[28]~corein ; combout          ;
; |Kmeans_MuxRamMemory|centroidData_B[29] ; |Kmeans_MuxRamMemory|centroidData_B[29]~corein ; combout          ;
; |Kmeans_MuxRamMemory|centroidData_B[30] ; |Kmeans_MuxRamMemory|centroidData_B[30]~corein ; combout          ;
; |Kmeans_MuxRamMemory|centroidData_B[31] ; |Kmeans_MuxRamMemory|centroidData_B[31]~corein ; combout          ;
+-----------------------------------------+------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon Oct 31 16:17:39 2016
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off Kmeans_MuxRamMemory -c Kmeans_MuxRamMemory
Info: Using vector source file "Z:/Lucas/Kmeans_Processador/Kmeans_MuxRamMemory/Kmeans_MuxRamMemory.vwf"
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      19.31 %
Info: Number of transitions in simulation is 1697
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 156 megabytes
    Info: Processing ended: Mon Oct 31 16:17:40 2016
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


