Loading db file '/ecelib/linware/synopsys15/dc/libraries/syn/gtech.db'
Loading db file '/ecelib/linware/synopsys15/dc/libraries/syn/standard.sldb'
  Loading link library 'saed32lvt_tt1p05vn40c'
  Loading link library 'saed32sram_tt1p05vn40c'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'riscv'.
Information: Building the design 'Datapath'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'instructionmemory'. (HDL-193)
Statistics for MUX_OPs
================================================================
|   block name/line     | Inputs | Outputs | # sel inputs | MB |
================================================================
| instructionmemory/129 |  128   |   30    |      7       | N  |
================================================================
Presto compilation completed successfully.
Information: Building the design 'IFIDFlop'. (HDL-193)

Inferred memory devices in process
	in routine IFIDFlop line 32 in file
		'/users/ugrad/2018/winter/utanniru/EECS112L/Labs/Lab3/Lab_Files/design/IFIDFlop.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     InstrID_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PCID_reg       | Flip-flop |   9   |  Y  | N  | Y  | N  | N  | N  | N  |
|    PCPlus4ID_reg    | Flip-flop |   9   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Controller'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'ALUController'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'RegFile'. (HDL-193)

Inferred memory devices in process
	in routine RegFile line 36 in file
		'/users/ugrad/2018/winter/utanniru/EECS112L/Labs/Lab3/Lab_Files/design/RegFile.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  register_file_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  register_file_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  register_file_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  register_file_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  register_file_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  register_file_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  register_file_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  register_file_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  register_file_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  register_file_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  register_file_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  register_file_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  register_file_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  register_file_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  register_file_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  register_file_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  register_file_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  register_file_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  register_file_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  register_file_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  register_file_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  register_file_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  register_file_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  register_file_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  register_file_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  register_file_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  register_file_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  register_file_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  register_file_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  register_file_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  register_file_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  register_file_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================
| block name/line  | Inputs | Outputs | # sel inputs | MB |
===========================================================
|    RegFile/46    |   32   |   32    |      5       | N  |
|    RegFile/47    |   32   |   32    |      5       | N  |
===========================================================
Presto compilation completed successfully.
Information: Building the design 'HazardDetection'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'BranchDetection'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'IDEXFlop'. (HDL-193)

Inferred memory devices in process
	in routine IDEXFlop line 40 in file
		'/users/ugrad/2018/winter/utanniru/EECS112L/Labs/Lab3/Lab_Files/design/IDEXFlop.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    Funct3EX_reg     | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PCEX_reg       | Flip-flop |   9   |  Y  | N  | N  | N  | N  | N  | N  |
|    PCPlus4EX_reg    | Flip-flop |   9   |  Y  | N  | Y  | N  | N  | N  | N  |
|   RegWriteEX_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   MemtoRegEX_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    ALUSrcEX_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   MemWriteEX_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    MemReadEX_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    BranchEX_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      JALEX_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     JALREX_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     AUIPCEX_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    ALU_CCEX_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
| WriteRegAddrEX_reg  | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|   Reg1AddrEX_reg    | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|   Reg2AddrEX_reg    | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|     Reg1EX_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     Reg2EX_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    ExtImmEX_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'mux2' instantiated from design 'Datapath' with
	the parameters "32". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'imm_Gen'. (HDL-193)

Statistics for case statements in always block at line 28 in file
	'/users/ugrad/2018/winter/utanniru/EECS112L/Labs/Lab3/Lab_Files/design/imm_Gen.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            29            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'alu'. (HDL-193)
Warning:  /users/ugrad/2018/winter/utanniru/EECS112L/Labs/Lab3/Lab_Files/design/alu.sv:65: signed to unsigned assignment occurs. (VER-318)
Warning:  /users/ugrad/2018/winter/utanniru/EECS112L/Labs/Lab3/Lab_Files/design/alu.sv:106: signed to unsigned assignment occurs. (VER-318)

Statistics for case statements in always block at line 35 in file
	'/users/ugrad/2018/winter/utanniru/EECS112L/Labs/Lab3/Lab_Files/design/alu.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            37            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine alu line 35 in file
		'/users/ugrad/2018/winter/utanniru/EECS112L/Labs/Lab3/Lab_Files/design/alu.sv'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|      Zero_reg       | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|    ALUResult_reg    | Latch |  32   |  Y  | N  | N  | N  | -  | -  | -  |
===========================================================================
Warning:  /users/ugrad/2018/winter/utanniru/EECS112L/Labs/Lab3/Lab_Files/design/alu.sv:35: Netlist for always_comb block contains a latch. (ELAB-974)
Presto compilation completed successfully.
Information: Building the design 'adder' instantiated from design 'Datapath' with
	the parameters "9". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Forwarding'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'EXMEMFlop'. (HDL-193)

Inferred memory devices in process
	in routine EXMEMFlop line 38 in file
		'/users/ugrad/2018/winter/utanniru/EECS112L/Labs/Lab3/Lab_Files/design/EXMEMFlop.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    BranchMEM_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   PCPlusBMEM_reg    | Flip-flop |   9   |  Y  | N  | Y  | N  | N  | N  | N  |
|   RegWriteMEM_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   MemtoRegMEM_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   MemWriteMEM_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   MemReadMEM_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      BMEM_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     JALRMEM_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| WriteRegAddrMEM_reg | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|     Reg2MEM_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   JalrMuxMEM_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    ALUMuxMEM_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Funct3MEM_reg    | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'mux2' instantiated from design 'Datapath' with
	the parameters "9". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'flopr' instantiated from design 'Datapath' with
	the parameters "9". (HDL-193)

Inferred memory devices in process
	in routine flopr_WIDTH9 line 29 in file
		'/users/ugrad/2018/winter/utanniru/EECS112L/Labs/Lab3/Lab_Files/design/flopr.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |   9   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'datamemory'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'MEMWBFlop'. (HDL-193)

Inferred memory devices in process
	in routine MEMWBFlop line 34 in file
		'/users/ugrad/2018/winter/utanniru/EECS112L/Labs/Lab3/Lab_Files/design/MEMWBFlop.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| WriteRegAddrWB_reg  | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|    ALUMuxWB_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   ReadDataWB_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   RegWriteWB_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   MemtoRegWB_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
