{"vcs1":{"timestamp_begin":1682328865.025411203, "rt":1.58, "ut":0.23, "st":0.14}}
{"vcselab":{"timestamp_begin":1682328866.640272703, "rt":1.75, "ut":0.21, "st":0.23}}
{"link":{"timestamp_begin":1682328868.419429583, "rt":2.50, "ut":0.06, "st":1.38}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682328864.729137947}
{"VCS_COMP_START_TIME": 1682328864.729137947}
{"VCS_COMP_END_TIME": 1682328871.897214986}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 340888}}
{"stitch_vcselab": {"peak_mem": 238988}}
