
FindMeSAT.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00026ba4  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .BOOT         00000044  00026ba4  00026ba4  00026c38  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .data         00000344  00802000  00026be8  00026c7c  2**1
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          00000f7f  00802344  00802344  00026fc0  2**2
                  ALLOC
  4 .comment      0000005c  00000000  00000000  00026fc0  2**0
                  CONTENTS, READONLY
  5 .note.gnu.avr.deviceinfo 00000044  00000000  00000000  0002701c  2**2
                  CONTENTS, READONLY
  6 .debug_aranges 000016a8  00000000  00000000  00027060  2**3
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   0001f7e2  00000000  00000000  00028708  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00006c8e  00000000  00000000  00047eea  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   0001aa16  00000000  00000000  0004eb78  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00006e98  00000000  00000000  00069590  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    000471ee  00000000  00000000  00070428  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    0000f523  00000000  00000000  000b7616  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 000015e0  00000000  00000000  000c6b40  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_macro  000100e4  00000000  00000000  000c8120  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 45 1e 	jmp	0x3c8a	; 0x3c8a <__ctors_end>
       4:	0c 94 66 1e 	jmp	0x3ccc	; 0x3ccc <__bad_interrupt>
       8:	0c 94 66 1e 	jmp	0x3ccc	; 0x3ccc <__bad_interrupt>
       c:	0c 94 66 1e 	jmp	0x3ccc	; 0x3ccc <__bad_interrupt>
      10:	0c 94 2a f1 	jmp	0x1e254	; 0x1e254 <__vector_4>
      14:	0c 94 66 1e 	jmp	0x3ccc	; 0x3ccc <__bad_interrupt>
      18:	0c 94 d3 4b 	jmp	0x97a6	; 0x97a6 <__vector_6>
      1c:	0c 94 06 4c 	jmp	0x980c	; 0x980c <__vector_7>
      20:	0c 94 39 4c 	jmp	0x9872	; 0x9872 <__vector_8>
      24:	0c 94 6c 4c 	jmp	0x98d8	; 0x98d8 <__vector_9>
      28:	0c 94 66 1e 	jmp	0x3ccc	; 0x3ccc <__bad_interrupt>
      2c:	0c 94 0b 50 	jmp	0xa016	; 0xa016 <__vector_11>
      30:	0c 94 66 1e 	jmp	0x3ccc	; 0x3ccc <__bad_interrupt>
      34:	0c 94 79 b5 	jmp	0x16af2	; 0x16af2 <__vector_13>
      38:	0c 94 e5 ab 	jmp	0x157ca	; 0x157ca <__vector_14>
      3c:	0c 94 22 ac 	jmp	0x15844	; 0x15844 <__vector_15>
      40:	0c 94 5f ac 	jmp	0x158be	; 0x158be <__vector_16>
      44:	0c 94 9c ac 	jmp	0x15938	; 0x15938 <__vector_17>
      48:	0c 94 d9 ac 	jmp	0x159b2	; 0x159b2 <__vector_18>
      4c:	0c 94 16 ad 	jmp	0x15a2c	; 0x15a2c <__vector_19>
      50:	0c 94 53 ad 	jmp	0x15aa6	; 0x15aa6 <__vector_20>
      54:	0c 94 90 ad 	jmp	0x15b20	; 0x15b20 <__vector_21>
      58:	0c 94 cd ad 	jmp	0x15b9a	; 0x15b9a <__vector_22>
      5c:	0c 94 0a ae 	jmp	0x15c14	; 0x15c14 <__vector_23>
      60:	0c 94 66 1e 	jmp	0x3ccc	; 0x3ccc <__bad_interrupt>
      64:	0c 94 66 1e 	jmp	0x3ccc	; 0x3ccc <__bad_interrupt>
      68:	0c 94 66 1e 	jmp	0x3ccc	; 0x3ccc <__bad_interrupt>
      6c:	0c 94 66 1e 	jmp	0x3ccc	; 0x3ccc <__bad_interrupt>
      70:	0c 94 66 1e 	jmp	0x3ccc	; 0x3ccc <__bad_interrupt>
      74:	0c 94 66 1e 	jmp	0x3ccc	; 0x3ccc <__bad_interrupt>
      78:	0c 94 66 1e 	jmp	0x3ccc	; 0x3ccc <__bad_interrupt>
      7c:	0c 94 66 1e 	jmp	0x3ccc	; 0x3ccc <__bad_interrupt>
      80:	0c 94 66 1e 	jmp	0x3ccc	; 0x3ccc <__bad_interrupt>
      84:	0c 94 66 1e 	jmp	0x3ccc	; 0x3ccc <__bad_interrupt>
      88:	0c 94 66 1e 	jmp	0x3ccc	; 0x3ccc <__bad_interrupt>
      8c:	0c 94 66 1e 	jmp	0x3ccc	; 0x3ccc <__bad_interrupt>
      90:	0c 94 66 1e 	jmp	0x3ccc	; 0x3ccc <__bad_interrupt>
      94:	0c 94 66 1e 	jmp	0x3ccc	; 0x3ccc <__bad_interrupt>
      98:	0c 94 66 1e 	jmp	0x3ccc	; 0x3ccc <__bad_interrupt>
      9c:	0c 94 69 a6 	jmp	0x14cd2	; 0x14cd2 <__vector_39>
      a0:	0c 94 db a6 	jmp	0x14db6	; 0x14db6 <__vector_40>
      a4:	0c 94 4d a7 	jmp	0x14e9a	; 0x14e9a <__vector_41>
      a8:	0c 94 bf a7 	jmp	0x14f7e	; 0x14f7e <__vector_42>
      ac:	0c 94 66 1e 	jmp	0x3ccc	; 0x3ccc <__bad_interrupt>
      b0:	0c 94 66 1e 	jmp	0x3ccc	; 0x3ccc <__bad_interrupt>
      b4:	0c 94 66 1e 	jmp	0x3ccc	; 0x3ccc <__bad_interrupt>
      b8:	0c 94 ab b5 	jmp	0x16b56	; 0x16b56 <__vector_46>
      bc:	0c 94 a9 b0 	jmp	0x16152	; 0x16152 <__vector_47>
      c0:	0c 94 e6 b0 	jmp	0x161cc	; 0x161cc <__vector_48>
      c4:	0c 94 23 b1 	jmp	0x16246	; 0x16246 <__vector_49>
      c8:	0c 94 60 b1 	jmp	0x162c0	; 0x162c0 <__vector_50>
      cc:	0c 94 9d b1 	jmp	0x1633a	; 0x1633a <__vector_51>
      d0:	0c 94 da b1 	jmp	0x163b4	; 0x163b4 <__vector_52>
      d4:	0c 94 17 b2 	jmp	0x1642e	; 0x1642e <__vector_53>
      d8:	0c 94 54 b2 	jmp	0x164a8	; 0x164a8 <__vector_54>
      dc:	0c 94 91 b2 	jmp	0x16522	; 0x16522 <__vector_55>
      e0:	0c 94 ce b2 	jmp	0x1659c	; 0x1659c <__vector_56>
      e4:	0c 94 66 1e 	jmp	0x3ccc	; 0x3ccc <__bad_interrupt>
      e8:	0c 94 66 1e 	jmp	0x3ccc	; 0x3ccc <__bad_interrupt>
      ec:	0c 94 66 1e 	jmp	0x3ccc	; 0x3ccc <__bad_interrupt>
      f0:	0c 94 66 1e 	jmp	0x3ccc	; 0x3ccc <__bad_interrupt>
      f4:	0c 94 66 1e 	jmp	0x3ccc	; 0x3ccc <__bad_interrupt>
      f8:	0c 94 66 1e 	jmp	0x3ccc	; 0x3ccc <__bad_interrupt>
      fc:	0c 94 66 1e 	jmp	0x3ccc	; 0x3ccc <__bad_interrupt>
     100:	0c 94 66 1e 	jmp	0x3ccc	; 0x3ccc <__bad_interrupt>
     104:	0c 94 66 1e 	jmp	0x3ccc	; 0x3ccc <__bad_interrupt>
     108:	0c 94 66 1e 	jmp	0x3ccc	; 0x3ccc <__bad_interrupt>
     10c:	0c 94 66 1e 	jmp	0x3ccc	; 0x3ccc <__bad_interrupt>
     110:	0c 94 66 1e 	jmp	0x3ccc	; 0x3ccc <__bad_interrupt>
     114:	0c 94 66 1e 	jmp	0x3ccc	; 0x3ccc <__bad_interrupt>
     118:	0c 94 66 1e 	jmp	0x3ccc	; 0x3ccc <__bad_interrupt>
     11c:	0c 94 a1 a4 	jmp	0x14942	; 0x14942 <__vector_71>
     120:	0c 94 13 a5 	jmp	0x14a26	; 0x14a26 <__vector_72>
     124:	0c 94 85 a5 	jmp	0x14b0a	; 0x14b0a <__vector_73>
     128:	0c 94 f7 a5 	jmp	0x14bee	; 0x14bee <__vector_74>
     12c:	0c 94 66 1e 	jmp	0x3ccc	; 0x3ccc <__bad_interrupt>
     130:	0c 94 66 1e 	jmp	0x3ccc	; 0x3ccc <__bad_interrupt>
     134:	0c 94 47 ae 	jmp	0x15c8e	; 0x15c8e <__vector_77>
     138:	0c 94 84 ae 	jmp	0x15d08	; 0x15d08 <__vector_78>
     13c:	0c 94 c1 ae 	jmp	0x15d82	; 0x15d82 <__vector_79>
     140:	0c 94 fe ae 	jmp	0x15dfc	; 0x15dfc <__vector_80>
     144:	0c 94 3b af 	jmp	0x15e76	; 0x15e76 <__vector_81>
     148:	0c 94 78 af 	jmp	0x15ef0	; 0x15ef0 <__vector_82>
     14c:	0c 94 b5 af 	jmp	0x15f6a	; 0x15f6a <__vector_83>
     150:	0c 94 f2 af 	jmp	0x15fe4	; 0x15fe4 <__vector_84>
     154:	0c 94 2f b0 	jmp	0x1605e	; 0x1605e <__vector_85>
     158:	0c 94 6c b0 	jmp	0x160d8	; 0x160d8 <__vector_86>
     15c:	0c 94 66 1e 	jmp	0x3ccc	; 0x3ccc <__bad_interrupt>
     160:	0c 94 66 1e 	jmp	0x3ccc	; 0x3ccc <__bad_interrupt>
     164:	0c 94 66 1e 	jmp	0x3ccc	; 0x3ccc <__bad_interrupt>
     168:	0c 94 66 1e 	jmp	0x3ccc	; 0x3ccc <__bad_interrupt>
     16c:	0c 94 66 1e 	jmp	0x3ccc	; 0x3ccc <__bad_interrupt>
     170:	0c 94 66 1e 	jmp	0x3ccc	; 0x3ccc <__bad_interrupt>
     174:	0c 94 66 1e 	jmp	0x3ccc	; 0x3ccc <__bad_interrupt>
     178:	0c 94 66 1e 	jmp	0x3ccc	; 0x3ccc <__bad_interrupt>
     17c:	0c 94 66 1e 	jmp	0x3ccc	; 0x3ccc <__bad_interrupt>
     180:	0c 94 66 1e 	jmp	0x3ccc	; 0x3ccc <__bad_interrupt>
     184:	0c 94 66 1e 	jmp	0x3ccc	; 0x3ccc <__bad_interrupt>
     188:	0c 94 66 1e 	jmp	0x3ccc	; 0x3ccc <__bad_interrupt>
     18c:	0c 94 66 1e 	jmp	0x3ccc	; 0x3ccc <__bad_interrupt>
     190:	0c 94 66 1e 	jmp	0x3ccc	; 0x3ccc <__bad_interrupt>
     194:	0c 94 66 1e 	jmp	0x3ccc	; 0x3ccc <__bad_interrupt>
     198:	0c 94 66 1e 	jmp	0x3ccc	; 0x3ccc <__bad_interrupt>
     19c:	0c 94 66 1e 	jmp	0x3ccc	; 0x3ccc <__bad_interrupt>
     1a0:	0c 94 66 1e 	jmp	0x3ccc	; 0x3ccc <__bad_interrupt>
     1a4:	0c 94 66 1e 	jmp	0x3ccc	; 0x3ccc <__bad_interrupt>
     1a8:	0c 94 66 1e 	jmp	0x3ccc	; 0x3ccc <__bad_interrupt>
     1ac:	0c 94 66 1e 	jmp	0x3ccc	; 0x3ccc <__bad_interrupt>
     1b0:	0c 94 0b b3 	jmp	0x16616	; 0x16616 <__vector_108>
     1b4:	0c 94 48 b3 	jmp	0x16690	; 0x16690 <__vector_109>
     1b8:	0c 94 85 b3 	jmp	0x1670a	; 0x1670a <__vector_110>
     1bc:	0c 94 c2 b3 	jmp	0x16784	; 0x16784 <__vector_111>
     1c0:	0c 94 ff b3 	jmp	0x167fe	; 0x167fe <__vector_112>
     1c4:	0c 94 3c b4 	jmp	0x16878	; 0x16878 <__vector_113>
     1c8:	0c 94 66 1e 	jmp	0x3ccc	; 0x3ccc <__bad_interrupt>
     1cc:	0c 94 66 1e 	jmp	0x3ccc	; 0x3ccc <__bad_interrupt>
     1d0:	0c 94 66 1e 	jmp	0x3ccc	; 0x3ccc <__bad_interrupt>
     1d4:	0c 94 66 1e 	jmp	0x3ccc	; 0x3ccc <__bad_interrupt>
     1d8:	0c 94 66 1e 	jmp	0x3ccc	; 0x3ccc <__bad_interrupt>
     1dc:	0c 94 b0 20 	jmp	0x4160	; 0x4160 <__vector_119>
     1e0:	0c 94 66 1e 	jmp	0x3ccc	; 0x3ccc <__bad_interrupt>
     1e4:	0c 94 14 21 	jmp	0x4228	; 0x4228 <__vector_121>
     1e8:	0c 94 66 1e 	jmp	0x3ccc	; 0x3ccc <__bad_interrupt>
     1ec:	0c 94 66 1e 	jmp	0x3ccc	; 0x3ccc <__bad_interrupt>
     1f0:	0c 94 66 1e 	jmp	0x3ccc	; 0x3ccc <__bad_interrupt>
     1f4:	0c 94 28 bc 	jmp	0x17850	; 0x17850 <__vector_125>
     1f8:	0c 94 cc bc 	jmp	0x17998	; 0x17998 <__vector_126>
     1fc:	00 35       	cpi	r16, 0x50	; 80
     1fe:	00 35       	cpi	r16, 0x50	; 80
     200:	47 35       	cpi	r20, 0x57	; 87
     202:	91 38       	cpi	r25, 0x81	; 129
     204:	91 38       	cpi	r25, 0x81	; 129
     206:	91 38       	cpi	r25, 0x81	; 129
     208:	91 38       	cpi	r25, 0x81	; 129
     20a:	91 38       	cpi	r25, 0x81	; 129
     20c:	00 35       	cpi	r16, 0x50	; 80
     20e:	67 39       	cpi	r22, 0x97	; 151
     210:	91 38       	cpi	r25, 0x81	; 129
     212:	91 38       	cpi	r25, 0x81	; 129
     214:	91 38       	cpi	r25, 0x81	; 129
     216:	67 39       	cpi	r22, 0x97	; 151
     218:	00 35       	cpi	r16, 0x50	; 80
     21a:	00 35       	cpi	r16, 0x50	; 80
     21c:	67 39       	cpi	r22, 0x97	; 151
     21e:	67 39       	cpi	r22, 0x97	; 151
     220:	00 35       	cpi	r16, 0x50	; 80
     222:	58 c1       	rjmp	.+688    	; 0x4d4 <PM_SIM808_INFO_LCD_READY+0x9>
     224:	5b c1       	rjmp	.+694    	; 0x4dc <PM_SIM808_INFO_LCD_READY+0x11>
     226:	5e c1       	rjmp	.+700    	; 0x4e4 <PM_SIM808_INFO_START+0x3>
     228:	61 c1       	rjmp	.+706    	; 0x4ec <PM_SIM808_INFO_START+0xb>
     22a:	64 c1       	rjmp	.+712    	; 0x4f4 <PM_SIM808_INFO_START+0x13>
     22c:	67 c1       	rjmp	.+718    	; 0x4fc <PM_SIM808_INFO_START+0x1b>
     22e:	6a c1       	rjmp	.+724    	; 0x504 <PM_SIM808_INFO_START+0x23>
     230:	74 c6       	rjmp	.+3304   	; 0xf1a <PM_SINE+0x527>
     232:	95 c6       	rjmp	.+3370   	; 0xf5e <PM_SINE+0x56b>
     234:	b6 c6       	rjmp	.+3436   	; 0xfa2 <PM_SINE+0x5af>
     236:	d7 c6       	rjmp	.+3502   	; 0xfe6 <PM_SINE+0x5f3>
     238:	f8 c6       	rjmp	.+3568   	; 0x102a <PM_SINE+0x637>
     23a:	19 c7       	rjmp	.+3634   	; 0x106e <PM_SINE+0x67b>
     23c:	3a c7       	rjmp	.+3700   	; 0x10b2 <PM_SINE+0x6bf>
     23e:	05 a8       	ldd	r0, Z+53	; 0x35
     240:	4c cd       	rjmp	.-1384   	; 0xfffffcda <__eeprom_end+0xff7efcda>
     242:	b2 d4       	rcall	.+2404   	; 0xba8 <PM_SINE+0x1b5>
     244:	4e b9       	out	0x0e, r20	; 14
     246:	38 36       	cpi	r19, 0x68	; 104
     248:	a9 02       	muls	r26, r25
     24a:	0c 50       	subi	r16, 0x0C	; 12
     24c:	b9 91       	ld	r27, Y+
     24e:	86 88       	ldd	r8, Z+22	; 0x16
     250:	08 3c       	cpi	r16, 0xC8	; 200
     252:	a6 aa       	std	Z+54, r10	; 0x36
     254:	aa 2a       	or	r10, r26
     256:	be 00       	.word	0x00be	; ????
     258:	00 00       	nop
     25a:	80 3f       	cpi	r24, 0xF0	; 240
     25c:	08 00       	.word	0x0008	; ????
     25e:	00 00       	nop
     260:	be 92       	st	-X, r11
     262:	24 49       	sbci	r18, 0x94	; 148
     264:	12 3e       	cpi	r17, 0xE2	; 226
     266:	ab aa       	std	Y+51, r10	; 0x33
     268:	aa 2a       	or	r10, r26
     26a:	be cd       	rjmp	.-1156   	; 0xfffffde8 <__eeprom_end+0xff7efde8>
     26c:	cc cc       	rjmp	.-1640   	; 0xfffffc06 <__eeprom_end+0xff7efc06>
     26e:	4c 3e       	cpi	r20, 0xEC	; 236
     270:	00 00       	nop
     272:	00 80       	ld	r0, Z
     274:	be ab       	std	Y+54, r27	; 0x36
     276:	aa aa       	std	Y+50, r10	; 0x32
     278:	aa 3e       	cpi	r26, 0xEA	; 234
     27a:	00 00       	nop
     27c:	00 00       	nop
     27e:	bf 00       	.word	0x00bf	; ????
     280:	00 00       	nop
     282:	80 3f       	cpi	r24, 0xF0	; 240
     284:	00 00       	nop
     286:	00 00       	nop
     288:	00 08       	sbc	r0, r0
     28a:	41 78       	andi	r20, 0x81	; 129
     28c:	d3 bb       	out	0x13, r29	; 19
     28e:	43 87       	std	Z+11, r20	; 0x0b
     290:	d1 13       	cpse	r29, r17
     292:	3d 19       	sub	r19, r13
     294:	0e 3c       	cpi	r16, 0xCE	; 206
     296:	c3 bd       	out	0x23, r28	; 35
     298:	42 82       	std	Z+2, r4	; 0x02
     29a:	ad 2b       	or	r26, r29
     29c:	3e 68       	ori	r19, 0x8E	; 142
     29e:	ec 82       	std	Y+4, r14	; 0x04
     2a0:	76 be       	out	0x36, r7	; 54
     2a2:	d9 8f       	std	Y+25, r29	; 0x19
     2a4:	e1 a9       	ldd	r30, Z+49	; 0x31
     2a6:	3e 4c       	sbci	r19, 0xCE	; 206
     2a8:	80 ef       	ldi	r24, 0xF0	; 240
     2aa:	ff be       	out	0x3f, r15	; 63
     2ac:	01 c4       	rjmp	.+2050   	; 0xab0 <PM_SINE+0xbd>
     2ae:	ff 7f       	andi	r31, 0xFF	; 255
     2b0:	3f 00       	.word	0x003f	; ????
     2b2:	00 00       	nop
     2b4:	00 00       	nop
     2b6:	07 63       	ori	r16, 0x37	; 55
     2b8:	42 36       	cpi	r20, 0x62	; 98
     2ba:	b7 9b       	sbis	0x16, 7	; 22
     2bc:	d8 a7       	std	Y+40, r29	; 0x28
     2be:	1a 39       	cpi	r17, 0x9A	; 154
     2c0:	68 56       	subi	r22, 0x68	; 104
     2c2:	18 ae       	std	Y+56, r1	; 0x38
     2c4:	ba ab       	std	Y+50, r27	; 0x32
     2c6:	55 8c       	ldd	r5, Z+29	; 0x1d
     2c8:	1d 3c       	cpi	r17, 0xCD	; 205
     2ca:	b7 cc       	rjmp	.-1682   	; 0xfffffc3a <__eeprom_end+0xff7efc3a>
     2cc:	57 63       	ori	r21, 0x37	; 55
     2ce:	bd 6d       	ori	r27, 0xDD	; 221
     2d0:	ed fd       	.word	0xfded	; ????
     2d2:	75 3e       	cpi	r23, 0xE5	; 229
     2d4:	f6 17       	cp	r31, r22
     2d6:	72 31       	cpi	r23, 0x12	; 18
     2d8:	bf 00       	.word	0x00bf	; ????
     2da:	00 00       	nop
     2dc:	80 3f       	cpi	r24, 0xF0	; 240

000002de <__trampolines_start>:
     2de:	0d 94 23 12 	jmp	0x22446	; 0x22446 <udi_cdc_comm_disable>
     2e2:	0d 94 b1 1f 	jmp	0x23f62	; 0x23f62 <stdio_usb_putchar>
     2e6:	0d 94 f4 12 	jmp	0x225e8	; 0x225e8 <udi_cdc_data_sof_notify>
     2ea:	0d 94 14 13 	jmp	0x22628	; 0x22628 <udi_cdc_line_coding_received>
     2ee:	0d 94 98 11 	jmp	0x22330	; 0x22330 <udi_cdc_data_enable>
     2f2:	0d 94 d4 13 	jmp	0x227a8	; 0x227a8 <udi_cdc_data_received>
     2f6:	0d 94 ec 12 	jmp	0x225d8	; 0x225d8 <udi_cdc_getsetting>
     2fa:	0d 94 46 12 	jmp	0x2248c	; 0x2248c <udi_cdc_comm_setup>
     2fe:	0d 94 be 1b 	jmp	0x2377c	; 0x2377c <udc_valid_address>
     302:	0d 94 4d 14 	jmp	0x2289a	; 0x2289a <udi_cdc_data_sent>
     306:	0d 94 e4 12 	jmp	0x225c8	; 0x225c8 <udi_cdc_data_setup>
     30a:	0d 94 d5 1f 	jmp	0x23faa	; 0x23faa <stdio_usb_getchar>
     30e:	0d 94 a2 10 	jmp	0x22144	; 0x22144 <udi_cdc_comm_enable>
     312:	0d 94 30 12 	jmp	0x22460	; 0x22460 <udi_cdc_data_disable>
     316:	0d 94 92 1f 	jmp	0x23f24	; 0x23f24 <_read>
     31a:	0d 94 c2 2d 	jmp	0x25b84	; 0x25b84 <__divdi3_moddi3+0x12>
     31e:	0d 94 2b 20 	jmp	0x24056	; 0x24056 <_write>

00000322 <__trampolines_end>:
     322:	6e 61       	ori	r22, 0x1E	; 30
     324:	6e 00       	.word	0x006e	; ????

00000326 <__c.2332>:
     326:	69 6e 66 00 00 40 7a 10 f3 5a 00 a0 72 4e 18 09     inf..@z..Z..rN..
     336:	00 10 a5 d4 e8 00 00 e8 76 48 17 00 00 e4 0b 54     ........vH.....T
     346:	02 00 00 ca 9a 3b 00 00 00 e1 f5 05 00 00 80 96     .....;..........
     356:	98 00 00 00 40 42 0f 00 00 00 a0 86 01 00 00 00     ....@B..........
     366:	10 27 00 00 00 00 e8 03 00 00 00 00 64 00 00 00     .'..........d...
     376:	00 00 0a 00 00 00 00 00 01 00 00 00 00 00 2c 76     ..............,v
     386:	d8 88 dc 67 4f 08 23 df c1 df ae 59 e1 b1 b7 96     ...gO.#....Y....
     396:	e5 e3 e4 53 c6 3a e6 51 99 76 96 e8 e6 c2 84 26     ...S.:.Q.v.....&
     3a6:	eb 89 8c 9b 62 ed 40 7c 6f fc ef bc 9c 9f 40 f2     ....b.@|o.....@.
     3b6:	ba a5 6f a5 f4 90 05 5a 2a f7 5c 93 6b 6c f9 67     ..o....Z*.\.kl.g
     3c6:	6d c1 1b fc e0 e4 0d 47 fe f5 20 e6 b5 00 d0 ed     m......G.. .....
     3d6:	90 2e 03 00 94 35 77 05 00 80 84 1e 08 00 00 20     .....5w........ 
     3e6:	4e 0a 00 00 00 c8 0c 33 33 33 33 0f 98 6e 12 83     N......3333..n..
     3f6:	11 41 ef 8d 21 14 89 3b e6 55 16 cf fe e6 db 18     .A..!..;.U......
     406:	d1 84 4b 38 1b f7 7c 1d 90 1d a4 bb e4 24 20 32     ..K8..|......$ 2
     416:	84 72 5e 22 81 00 c9 f1 24 ec a1 e5 3d 27           .r^"....$...='

00000424 <pstr_nan>:
     424:	4e 41 4e                                            NAN

00000427 <pstr_inity>:
     427:	49 4e 49 54 59                                      INITY

0000042c <pstr_inf>:
     42c:	49 4e 46                                            INF

0000042f <pwr_m10>:
     42f:	cd cc cc 3d 0a d7 23 3c 17 b7 d1 38 77 cc 2b 32     ...=..#<...8w.+2
     43f:	95 95 e6 24 1f b1 4f 0a                             ...$..O.

00000447 <pwr_p10>:
     447:	00 00 20 41 00 00 c8 42 00 40 1c 46 20 bc be 4c     .. A...B.@.F ..L
     457:	ca 1b 0e 5a ae c5 9d 74                             ...Z...t

0000045f <PM_SIM808_INFO_LCD_START>:
     45f:	49 6e 69 74 3a 20 53 49 4d 38 30 38 20 53 74 61     Init: SIM808 Sta
     46f:	72 74 69 6e 67 20 20 2e 2e 2e 00                    rting  ....

0000047a <PM_SIM808_INFO_LCD_RESTART>:
     47a:	49 6e 69 74 3a 20 53 49 4d 38 30 38 20 52 65 73     Init: SIM808 Res
     48a:	74 61 72 74 69 6e 67 2e 2e 2e 00                    tarting....

00000495 <PM_SIM808_INFO_LCD_INITED>:
     495:	49 6e 69 74 3a 20 53 49 4d 38 30 38 20 2d 20 69     Init: SIM808 - i
     4a5:	6e 69 74 27 65 64 20 2e 2e 2e 00                    nit'ed ....

000004b0 <PM_SIM808_INFO_LCD_WAIT>:
     4b0:	49 6e 69 74 3a 20 53 49 4d 38 30 38 20 2d 20 47     Init: SIM808 - G
     4c0:	50 52 53 20 75 70 20 2e 2e 2e 00                    PRS up ....

000004cb <PM_SIM808_INFO_LCD_READY>:
     4cb:	49 6e 69 74 3a 20 53 49 4d 38 30 38 20 2d 20 52     Init: SIM808 - R
     4db:	45 41 44 59 2e 00                                   EADY..

000004e1 <PM_SIM808_INFO_START>:
     4e1:	53 49 4d 38 30 38 20 73 65 72 31 3a 20 20 53 74     SIM808 ser1:  St
     4f1:	61 72 74 69 6e 67 20 74 68 65 20 64 65 76 69 63     arting the devic
     501:	65 20 2e 2e 2e 0d 0a 00                             e ......

00000509 <PM_SIM808_INFO_RESTART>:
     509:	53 49 4d 38 30 38 20 73 65 72 31 3a 20 20 52 65     SIM808 ser1:  Re
     519:	73 74 61 72 74 69 6e 67 20 74 68 65 20 64 65 76     starting the dev
     529:	69 63 65 20 2e 2e 2e 0d 0a 00                       ice ......

00000533 <PM_SIM808_INFO_SYNCED>:
     533:	53 49 4d 38 30 38 20 73 65 72 31 3a 20 20 2d 2d     SIM808 ser1:  --
     543:	3e 20 6e 6f 77 20 73 79 6e 63 65 64 20 2e 2e 2e     > now synced ...
     553:	2e 0d 0a 00                                         ....

00000557 <PM_SIM808_INFO_WAIT_CONNECT>:
     557:	53 49 4d 38 30 38 20 73 65 72 31 3a 20 20 2d 2d     SIM808 ser1:  --
     567:	3e 20 64 65 76 69 63 65 20 72 65 67 69 73 74 65     > device registe
     577:	72 69 6e 67 20 61 6e 64 20 65 6e 61 62 6c 69 6e     ring and enablin
     587:	67 20 47 50 52 53 20 63 6f 6e 6e 65 63 74 69 6f     g GPRS connectio
     597:	6e 20 2e 2e 2e 0d 0a 00                             n ......

0000059f <PM_SIM808_INFO_READY>:
     59f:	53 49 4d 38 30 38 20 73 65 72 31 3a 20 20 2d 2d     SIM808 ser1:  --
     5af:	3e 20 52 45 41 44 59 2e 0d 0a 0d 0a 00              > READY......

000005bc <PM_SET_FUNC_1>:
     5bc:	41 54 2b 43 46 55 4e 3d 25 64 0d 0a 00              AT+CFUN=%d...

000005c9 <PM_SET_PIN_1>:
     5c9:	41 54 2b 43 50 49 4e 3d 22 25 2e 31 34 73 22 0d     AT+CPIN="%.14s".
     5d9:	0a 00                                               ..

000005db <PM_SET_CPOWD_X>:
     5db:	41 54 2b 43 50 4f 57 44 3d 25 64 0d 0a 00           AT+CPOWD=%d...

000005e9 <PM_TWI1_INIT_ONBOARD_SIM808_IPR_X>:
     5e9:	41 54 2b 49 50 52 3d 25 6c 64 0d 0a 00              AT+IPR=%ld...

000005f6 <PM_TWI1_INIT_ONBOARD_SIM808_IFC_XX>:
     5f6:	41 54 2b 49 46 43 3d 25 64 2c 25 64 0d 0a 00        AT+IFC=%d,%d...

00000605 <PM_TWI1_INIT_ONBOARD_SIM808_ATE_X>:
     605:	41 54 45 25 64 0d 0a 00                             ATE%d...

0000060d <PM_TWI1_INIT_ONBOARD_SIM808_CMEE_X>:
     60d:	41 54 2b 43 4d 45 45 3d 25 64 0d 0a 00              AT+CMEE=%d...

0000061a <PM_TWI1_INIT_ONBOARD_SIM808_CREG_X>:
     61a:	41 54 2b 43 52 45 47 3d 25 64 0d 0a 00              AT+CREG=%d...

00000627 <PM_TWI1_INIT_ONBOARD_SIM808_GPS_01>:
     627:	41 54 2b 43 47 4e 53 50 57 52 3d 25 64 0d 0a 00     AT+CGNSPWR=%d...

00000637 <PM_TWI1_INIT_ONBOARD_SIM808_GPS_02>:
     637:	41 54 2b 43 47 4e 53 49 4e 46 0d 0a 00              AT+CGNSINF...

00000644 <PM_TWI1_INIT_ONBOARD_SIM808_GPS_03>:
     644:	41 54 2b 43 47 4e 53 55 52 43 3d 25 64 0d 0a 00     AT+CGNSURC=%d...

00000654 <PM_TWI1_INIT_ONBOARD_SIM808_GSM_GPRS_CREG>:
     654:	41 54 2b 43 52 45 47 3f 0d 0a 00                    AT+CREG?...

0000065f <PM_TWI1_INIT_ONBOARD_SIM808_GSM_GPRS_CGATT>:
     65f:	41 54 2b 43 47 41 54 54 3f 0d 0a 00                 AT+CGATT?...

0000066b <PM_TWI1_INIT_ONBOARD_SIM808_GSM_GPRS_CSTT>:
     66b:	41 54 2b 43 53 54 54 3d 22 25 73 22 2c 22 25 73     AT+CSTT="%s","%s
     67b:	22 2c 22 25 73 22 0d 0a 00                          ","%s"...

00000684 <PM_TWI1_INIT_ONBOARD_SIM808_GSM_GPRS_CIICR>:
     684:	41 54 2b 43 49 49 43 52 0d 0a 00                    AT+CIICR...

0000068f <PM_TWI1_INIT_ONBOARD_SIM808_GSM_GPRS_CIFSR>:
     68f:	41 54 2b 43 49 46 53 52 0d 0a 00                    AT+CIFSR...

0000069a <PM_TWI1_INIT_ONBOARD_SIM808_GSM_GPRS_CIPSTART>:
     69a:	41 54 2b 43 49 50 53 54 41 52 54 3d 22 25 73 22     AT+CIPSTART="%s"
     6aa:	2c 22 25 73 22 2c 22 25 64 22 0d 0a 00              ,"%s","%d"...

000006b7 <PM_TWI1_INIT_ONBOARD_SIM808_GSM_GPRS_CIPSEND>:
     6b7:	41 54 2b 43 49 50 53 45 4e 44 0d 0a 00              AT+CIPSEND...

000006c4 <PM_TWI1_INIT_ONBOARD_SIM808_GSM_GPRS_CTRL_Z>:
     6c4:	1a 0d 0a 00                                         ....

000006c8 <PM_TWI1_INIT_ONBOARD_SIM808_GSM_GPRS_CIPCLOSE>:
     6c8:	41 54 2b 43 49 50 43 4c 4f 53 45 0d 0a 00           AT+CIPCLOSE...

000006d6 <PM_TWI1_INIT_ONBOARD_SIM808_GSM_GPRS_CIPSERVER>:
     6d6:	41 54 2b 43 49 50 53 45 52 56 45 52 3d 25 64 0d     AT+CIPSERVER=%d.
     6e6:	0a 00                                               ..

000006e8 <PM_TWI1_INIT_ONBOARD_SIM808_GSM_GPRS_CIPSHUT>:
     6e8:	41 54 2b 43 49 50 53 48 55 54 0d 0a 00              AT+CIPSHUT...

000006f5 <PM_TWI1_UTIL_ONBOARD_SIM808_OK_R>:
     6f5:	4f 4b 00                                            OK.

000006f8 <PM_TWI1_UTIL_ONBOARD_SIM808_UGNSINF_R>:
     6f8:	2b 55 47 4e 53 49 4e 46 3a 00                       +UGNSINF:.

00000702 <PM_TWI1_UTIL_ONBOARD_SIM808_CREG_R>:
     702:	2b 43 52 45 47 3a 20 00                             +CREG: .

0000070a <PM_TWI1_UTIL_ONBOARD_SIM808_CGATT_R>:
     70a:	2b 43 47 41 54 54 3a 20 00                          +CGATT: .

00000713 <PM_TWI1_UTIL_ONBOARD_SIM808_RING_R>:
     713:	52 49 4e 47 00                                      RING.

00000718 <PM_USBINIT_HEADER_1>:
     718:	0d 0a 0d 0a 0d 0a 00                                .......

0000071f <PM_USBINIT_HEADER_2>:
     71f:	25 63 0d 0a 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d     %c..============
     72f:	3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d     ================
     73f:	3d 3d 3d 0d 0a 00                                   ===...

00000745 <PM_USBINIT_HEADER_3>:
     745:	46 69 6e 64 4d 65 53 41 54 20 2d 20 55 53 42 20     FindMeSAT - USB 
     755:	6c 6f 67 67 69 6e 67 20 73 74 61 72 74 65 64 0d     logging started.
     765:	0a 00                                               ..

00000767 <PM_USBINIT_HEADER_4>:
     767:	3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d     ================
     777:	3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 0d     ===============.
     787:	0a 0d 0a 00                                         ....

0000078b <PM_INFO_PART_L1P1A>:
     78b:	54 69 6d 65 20 3d 20 25 30 36 6c 64 3a 20 55 76     Time = %06ld: Uv
     79b:	63 6f 3d 25 34 64 20 6d 56 2c 20 55 35 76 3d 25     co=%4d mV, U5v=%
     7ab:	34 64 20 6d 56 2c 20 55 62 61 74 3d 25 34 64 20     4d mV, Ubat=%4d 
     7bb:	6d 56 2c 20 00                                      mV, .

000007c0 <PM_INFO_PART_L1P1B>:
     7c0:	55 61 64 63 34 3d 25 34 64 20 6d 56 2c 20 55 61     Uadc4=%4d mV, Ua
     7d0:	64 63 35 3d 25 34 64 20 6d 56 2c 20 55 73 69 6c     dc5=%4d mV, Usil
     7e0:	3d 25 34 64 20 6d 56 2c 20 00                       =%4d mV, .

000007ea <PM_INFO_PART_L1P1C>:
     7ea:	6d 50 5f 54 65 6d 70 3d 25 2b 30 36 2e 32 66 43     mP_Temp=%+06.2fC
     7fa:	09 20 09 00                                         . ..

000007fe <PM_INFO_PART_L1P2A>:
     7fe:	42 61 72 6f 5f 54 65 6d 70 3d 25 2b 30 36 2e 32     Baro_Temp=%+06.2
     80e:	66 43 2c 20 42 61 72 6f 5f 50 3d 25 37 2e 32 66     fC, Baro_P=%7.2f
     81e:	68 50 61 2c 20 00                                   hPa, .

00000824 <PM_INFO_PART_L1P2B>:
     824:	42 61 72 6f 5f 51 4e 48 3d 25 37 2e 32 66 68 50     Baro_QNH=%7.2fhP
     834:	61 09 20 09 00                                      a. ..

00000839 <PM_INFO_PART_L1P3A>:
     839:	48 79 67 72 6f 5f 54 65 6d 70 3d 25 2b 30 36 2e     Hygro_Temp=%+06.
     849:	32 66 43 2c 20 48 79 67 72 6f 5f 52 65 6c 48 3d     2fC, Hygro_RelH=
     859:	25 30 35 2e 32 66 25 25 2c 20 00                    %05.2f%%, .

00000864 <PM_INFO_PART_L1P3B>:
     864:	48 79 67 72 6f 5f 44 65 77 50 6f 69 6e 74 5f 54     Hygro_DewPoint_T
     874:	65 6d 70 3d 25 2b 30 36 2e 32 66 43 09 20 09 00     emp=%+06.2fC. ..

00000884 <PM_INFO_PART_L1P4A>:
     884:	45 6e 76 5f 54 65 6d 70 3d 25 2b 30 36 2e 32 66     Env_Temp=%+06.2f
     894:	43 2c 20 45 6e 76 5f 52 65 6c 48 3d 25 30 35 2e     C, Env_RelH=%05.
     8a4:	32 66 25 25 0d 0a 00                                2f%%...

000008ab <PM_INFO_PART_L2P1A>:
     8ab:	09 41 78 3d 25 2b 30 35 2e 33 66 67 20 28 25 2b     .Ax=%+05.3fg (%+
     8bb:	30 36 64 29 2c 20 41 79 3d 25 2b 30 35 2e 33 66     06d), Ay=%+05.3f
     8cb:	67 20 28 25 2b 30 36 64 29 2c 20 00                 g (%+06d), .

000008d7 <PM_INFO_PART_L2P1B>:
     8d7:	41 7a 3d 25 2b 30 35 2e 33 66 67 20 28 25 2b 30     Az=%+05.3fg (%+0
     8e7:	36 64 29 09 20 09 00                                6d). ..

000008ee <PM_INFO_PART_L2P2A>:
     8ee:	47 78 3d 25 2b 30 37 2e 32 66 64 70 73 20 28 25     Gx=%+07.2fdps (%
     8fe:	2b 30 36 64 29 2c 20 47 79 3d 25 2b 30 37 2e 32     +06d), Gy=%+07.2
     90e:	66 64 70 73 20 28 25 2b 30 36 64 29 2c 20 00        fdps (%+06d), .

0000091d <PM_INFO_PART_L2P2B>:
     91d:	47 7a 3d 25 2b 30 37 2e 32 66 64 70 73 20 28 25     Gz=%+07.2fdps (%
     92d:	30 36 64 29 09 20 09 00                             06d). ..

00000935 <PM_INFO_PART_L2P3A>:
     935:	4d 78 3d 25 2b 30 37 2e 33 66 75 54 20 28 25 2b     Mx=%+07.3fuT (%+
     945:	30 36 64 29 2c 20 4d 79 3d 25 2b 30 37 2e 33 66     06d), My=%+07.3f
     955:	75 54 20 28 25 2b 30 36 64 29 2c 20 00              uT (%+06d), .

00000962 <PM_INFO_PART_L2P3B>:
     962:	4d 7a 3d 25 2b 30 37 2e 33 66 75 54 20 28 25 2b     Mz=%+07.3fuT (%+
     972:	30 36 64 29 09 20 09 00                             06d). ..

0000097a <PM_INFO_PART_L2P4>:
     97a:	47 79 72 6f 5f 54 65 6d 70 3d 25 2b 30 36 2e 32     Gyro_Temp=%+06.2
     98a:	66 43 20 28 25 2b 30 36 64 29 0d 0a 0d 0a 00        fC (%+06d).....

00000999 <PM_INFO_PART_PLL1A>:
     999:	50 4c 4c 3a 20 74 69 6d 65 3d 25 36 6c 64 2e 25     PLL: time=%6ld.%
     9a9:	30 33 6c 64 20 2b 20 25 30 35 64 2f 33 30 45 2b     03ld + %05d/30E+
     9b9:	36 20 73 65 63 2c 20 00                             6 sec, .

000009c1 <PM_INFO_PART_PLL1B>:
     9c1:	31 70 70 73 5f 64 65 76 69 61 74 69 6f 6e 3d 25     1pps_deviation=%
     9d1:	2b 31 30 66 2c 20 00                                +10f, .

000009d8 <PM_INFO_PART_PLL1C>:
     9d8:	58 4f 5f 50 57 4d 3d 25 30 35 6c 64 64 20 3a 20     XO_PWM=%05ldd : 
     9e8:	30 78 25 30 32 78 0d 0a 0d 0a 00                    0x%02x.....

000009f3 <PM_SINE>:
     9f3:	00 80 32 80 64 80 96 80 c9 80 fb 80 2d 81 5f 81     ..2.d.......-._.
     a03:	92 81 c4 81 f6 81 28 82 5b 82 8d 82 bf 82 f1 82     ......(.[.......
     a13:	24 83 56 83 88 83 ba 83 ed 83 1f 84 51 84 83 84     $.V.........Q...
     a23:	b6 84 e8 84 1a 85 4c 85 7e 85 b1 85 e3 85 15 86     ......L.~.......
     a33:	47 86 7a 86 ac 86 de 86 10 87 42 87 74 87 a7 87     G.z.......B.t...
     a43:	d9 87 0b 88 3d 88 6f 88 a1 88 d4 88 06 89 38 89     ....=.o.......8.
     a53:	6a 89 9c 89 ce 89 00 8a 32 8a 65 8a 97 8a c9 8a     j.......2.e.....
     a63:	fb 8a 2d 8b 5f 8b 91 8b c3 8b f5 8b 27 8c 59 8c     ..-._.......'.Y.
     a73:	8b 8c bd 8c ef 8c 21 8d 53 8d 85 8d b7 8d e9 8d     ......!.S.......
     a83:	1b 8e 4d 8e 7f 8e b1 8e e3 8e 15 8f 47 8f 79 8f     ..M.........G.y.
     a93:	ab 8f dc 8f 0e 90 40 90 72 90 a4 90 d6 90 07 91     ......@.r.......
     aa3:	39 91 6b 91 9d 91 cf 91 00 92 32 92 64 92 96 92     9.k.......2.d...
     ab3:	c7 92 f9 92 2b 93 5d 93 8e 93 c0 93 f2 93 23 94     ....+.].......#.
     ac3:	55 94 86 94 b8 94 ea 94 1b 95 4d 95 7e 95 b0 95     U.........M.~...
     ad3:	e1 95 13 96 44 96 76 96 a7 96 d9 96 0a 97 3c 97     ....D.v.......<.
     ae3:	6d 97 9f 97 d0 97 01 98 33 98 64 98 95 98 c7 98     m.......3.d.....
     af3:	f8 98 29 99 5b 99 8c 99 bd 99 ee 99 20 9a 51 9a     ..).[....... .Q.
     b03:	82 9a b3 9a e4 9a 15 9b 46 9b 78 9b a9 9b da 9b     ........F.x.....
     b13:	0b 9c 3c 9c 6d 9c 9e 9c cf 9c 00 9d 31 9d 62 9d     ..<.m.......1.b.
     b23:	93 9d c3 9d f4 9d 25 9e 56 9e 87 9e b8 9e e8 9e     ......%.V.......
     b33:	19 9f 4a 9f 7b 9f ab 9f dc 9f 0d a0 3d a0 6e a0     ..J.{.......=.n.
     b43:	9f a0 cf a0 00 a1 30 a1 61 a1 91 a1 c2 a1 f2 a1     ......0.a.......
     b53:	23 a2 53 a2 84 a2 b4 a2 e4 a2 15 a3 45 a3 75 a3     #.S.........E.u.
     b63:	a6 a3 d6 a3 06 a4 36 a4 67 a4 97 a4 c7 a4 f7 a4     ......6.g.......
     b73:	27 a5 57 a5 87 a5 b7 a5 e7 a5 17 a6 47 a6 77 a6     '.W.........G.w.
     b83:	a7 a6 d7 a6 07 a7 37 a7 67 a7 97 a7 c6 a7 f6 a7     ......7.g.......
     b93:	26 a8 56 a8 85 a8 b5 a8 e5 a8 14 a9 44 a9 73 a9     &.V.........D.s.
     ba3:	a3 a9 d2 a9 02 aa 31 aa 61 aa 90 aa c0 aa ef aa     ......1.a.......
     bb3:	1e ab 4e ab 7d ab ac ab db ab 0b ac 3a ac 69 ac     ..N.}.......:.i.
     bc3:	98 ac c7 ac f6 ac 25 ad 54 ad 83 ad b2 ad e1 ad     ......%.T.......
     bd3:	10 ae 3f ae 6e ae 9d ae cc ae fa ae 29 af 58 af     ..?.n.......).X.
     be3:	86 af b5 af e4 af 12 b0 41 b0 6f b0 9e b0 cc b0     ........A.o.....
     bf3:	fb b0 29 b1 58 b1 86 b1 b4 b1 e3 b1 11 b2 3f b2     ..).X.........?.
     c03:	6d b2 9c b2 ca b2 f8 b2 26 b3 54 b3 82 b3 b0 b3     m.......&.T.....
     c13:	de b3 0c b4 3a b4 68 b4 96 b4 c3 b4 f1 b4 1f b5     ....:.h.........
     c23:	4d b5 7a b5 a8 b5 d6 b5 03 b6 31 b6 5e b6 8c b6     M.z.......1.^...
     c33:	b9 b6 e7 b6 14 b7 41 b7 6f b7 9c b7 c9 b7 f6 b7     ......A.o.......
     c43:	24 b8 51 b8 7e b8 ab b8 d8 b8 05 b9 32 b9 5f b9     $.Q.~.......2._.
     c53:	8c b9 b9 b9 e6 b9 12 ba 3f ba 6c ba 99 ba c5 ba     ........?.l.....
     c63:	f2 ba 1f bb 4b bb 78 bb a4 bb d1 bb fd bb 29 bc     ....K.x.......).
     c73:	56 bc 82 bc ae bc db bc 07 bd 33 bd 5f bd 8b bd     V.........3._...
     c83:	b7 bd e3 bd 0f be 3b be 67 be 93 be bf be eb be     ......;.g.......
     c93:	16 bf 42 bf 6e bf 99 bf c5 bf f0 bf 1c c0 47 c0     ..B.n.........G.
     ca3:	73 c0 9e c0 ca c0 f5 c0 20 c1 4c c1 77 c1 a2 c1     s....... .L.w...
     cb3:	cd c1 f8 c1 23 c2 4e c2 79 c2 a4 c2 cf c2 fa c2     ....#.N.y.......
     cc3:	25 c3 50 c3 7a c3 a5 c3 d0 c3 fa c3 25 c4 4f c4     %.P.z.......%.O.
     cd3:	7a c4 a4 c4 cf c4 f9 c4 23 c5 4e c5 78 c5 a2 c5     z.......#.N.x...
     ce3:	cc c5 f6 c5 20 c6 4a c6 74 c6 9e c6 c8 c6 f2 c6     .... .J.t.......
     cf3:	1c c7 46 c7 6f c7 99 c7 c3 c7 ec c7 16 c8 3f c8     ..F.o.........?.
     d03:	69 c8 92 c8 bc c8 e5 c8 0e c9 38 c9 61 c9 8a c9     i.........8.a...
     d13:	b3 c9 dc c9 05 ca 2e ca 57 ca 80 ca a9 ca d2 ca     ........W.......
     d23:	fa ca 23 cb 4c cb 74 cb 9d cb c5 cb ee cb 16 cc     ..#.L.t.........
     d33:	3f cc 67 cc 8f cc b8 cc e0 cc 08 cd 30 cd 58 cd     ?.g.........0.X.
     d43:	80 cd a8 cd d0 cd f8 cd 20 ce 48 ce 6f ce 97 ce     ........ .H.o...
     d53:	bf ce e6 ce 0e cf 35 cf 5d cf 84 cf ac cf d3 cf     ......5.].......
     d63:	fa cf 21 d0 49 d0 70 d0 97 d0 be d0 e5 d0 0c d1     ..!.I.p.........
     d73:	33 d1 59 d1 80 d1 a7 d1 ce d1 f4 d1 1b d2 41 d2     3.Y...........A.
     d83:	68 d2 8e d2 b5 d2 db d2 01 d3 28 d3 4e d3 74 d3     h.........(.N.t.
     d93:	9a d3 c0 d3 e6 d3 0c d4 32 d4 58 d4 7d d4 a3 d4     ........2.X.}...
     da3:	c9 d4 ef d4 14 d5 3a d5 5f d5 85 d5 aa d5 cf d5     ......:._.......
     db3:	f4 d5 1a d6 3f d6 64 d6 89 d6 ae d6 d3 d6 f8 d6     ....?.d.........
     dc3:	1d d7 42 d7 66 d7 8b d7 b0 d7 d4 d7 f9 d7 1d d8     ..B.f...........
     dd3:	42 d8 66 d8 8a d8 af d8 d3 d8 f7 d8 1b d9 3f d9     B.f...........?.
     de3:	63 d9 87 d9 ab d9 cf d9 f3 d9 16 da 3a da 5e da     c...........:.^.
     df3:	81 da a5 da c8 da ec da 0f db 32 db 56 db 79 db     ..........2.V.y.
     e03:	9c db bf db e2 db 05 dc 28 dc 4b dc 6d dc 90 dc     ........(.K.m...
     e13:	b3 dc d6 dc f8 dc 1b dd 3d dd 5f dd 82 dd a4 dd     ........=._.....
     e23:	c6 dd e9 dd 0b de 2d de 4f de 71 de 93 de b4 de     ......-.O.q.....
     e33:	d6 de f8 de 1a df 3b df 5d df 7e df a0 df c1 df     ......;.].~.....
     e43:	e2 df 04 e0 25 e0 46 e0 67 e0 88 e0 a9 e0 ca e0     ....%.F.g.......
     e53:	eb e0 0c e1 2d e1 4d e1 6e e1 8e e1 af e1 cf e1     ....-.M.n.......
     e63:	f0 e1 10 e2 30 e2 51 e2 71 e2 91 e2 b1 e2 d1 e2     ....0.Q.q.......
     e73:	f1 e2 11 e3 30 e3 50 e3 70 e3 8f e3 af e3 ce e3     ....0.P.p.......
     e83:	ee e3 0d e4 2d e4 4c e4 6b e4 8a e4 a9 e4 c8 e4     ....-.L.k.......
     e93:	e7 e4 06 e5 25 e5 44 e5 62 e5 81 e5 a0 e5 be e5     ....%.D.b.......
     ea3:	dd e5 fb e5 19 e6 38 e6 56 e6 74 e6 92 e6 b0 e6     ......8.V.t.....
     eb3:	ce e6 ec e6 0a e7 28 e7 45 e7 63 e7 81 e7 9e e7     ......(.E.c.....
     ec3:	bc e7 d9 e7 f7 e7 14 e8 31 e8 4e e8 6b e8 88 e8     ........1.N.k...
     ed3:	a5 e8 c2 e8 df e8 fc e8 19 e9 35 e9 52 e9 6e e9     ..........5.R.n.
     ee3:	8b e9 a7 e9 c4 e9 e0 e9 fc e9 18 ea 34 ea 50 ea     ............4.P.
     ef3:	6c ea 88 ea a4 ea c0 ea db ea f7 ea 13 eb 2e eb     l...............
     f03:	4a eb 65 eb 80 eb 9c eb b7 eb d2 eb ed eb 08 ec     J.e.............
     f13:	23 ec 3e ec 58 ec 73 ec 8e ec a8 ec c3 ec dd ec     #.>.X.s.........
     f23:	f8 ec 12 ed 2c ed 47 ed 61 ed 7b ed 95 ed af ed     ....,.G.a.{.....
     f33:	c9 ed e3 ed fc ed 16 ee 30 ee 49 ee 63 ee 7c ee     ........0.I.c.|.
     f43:	95 ee af ee c8 ee e1 ee fa ee 13 ef 2c ef 45 ef     ............,.E.
     f53:	5e ef 76 ef 8f ef a8 ef c0 ef d9 ef f1 ef 09 f0     ^.v.............
     f63:	22 f0 3a f0 52 f0 6a f0 82 f0 9a f0 b2 f0 ca f0     ".:.R.j.........
     f73:	e1 f0 f9 f0 11 f1 28 f1 40 f1 57 f1 6e f1 86 f1     ......(.@.W.n...
     f83:	9d f1 b4 f1 cb f1 e2 f1 f9 f1 10 f2 26 f2 3d f2     ............&.=.
     f93:	54 f2 6a f2 81 f2 97 f2 ae f2 c4 f2 da f2 f0 f2     T.j.............
     fa3:	06 f3 1c f3 32 f3 48 f3 5e f3 74 f3 89 f3 9f f3     ....2.H.^.t.....
     fb3:	b5 f3 ca f3 df f3 f5 f3 0a f4 1f f4 34 f4 49 f4     ............4.I.
     fc3:	5e f4 73 f4 88 f4 9d f4 b1 f4 c6 f4 db f4 ef f4     ^.s.............
     fd3:	03 f5 18 f5 2c f5 40 f5 54 f5 68 f5 7c f5 90 f5     ....,.@.T.h.|...
     fe3:	a4 f5 b8 f5 cc f5 df f5 f3 f5 06 f6 1a f6 2d f6     ..............-.
     ff3:	40 f6 53 f6 67 f6 7a f6 8d f6 a0 f6 b2 f6 c5 f6     @.S.g.z.........
    1003:	d8 f6 ea f6 fd f6 10 f7 22 f7 34 f7 47 f7 59 f7     ........".4.G.Y.
    1013:	6b f7 7d f7 8f f7 a1 f7 b3 f7 c4 f7 d6 f7 e8 f7     k.}.............
    1023:	f9 f7 0b f8 1c f8 2e f8 3f f8 50 f8 61 f8 72 f8     ........?.P.a.r.
    1033:	83 f8 94 f8 a5 f8 b6 f8 c6 f8 d7 f8 e7 f8 f8 f8     ................
    1043:	08 f9 19 f9 29 f9 39 f9 49 f9 59 f9 69 f9 79 f9     ....).9.I.Y.i.y.
    1053:	89 f9 98 f9 a8 f9 b8 f9 c7 f9 d7 f9 e6 f9 f5 f9     ................
    1063:	04 fa 14 fa 23 fa 32 fa 41 fa 4f fa 5e fa 6d fa     ....#.2.A.O.^.m.
    1073:	7c fa 8a fa 99 fa a7 fa b5 fa c4 fa d2 fa e0 fa     |...............
    1083:	ee fa fc fa 0a fb 18 fb 25 fb 33 fb 41 fb 4e fb     ........%.3.A.N.
    1093:	5c fb 69 fb 76 fb 83 fb 91 fb 9e fb ab fb b8 fb     \.i.v...........
    10a3:	c4 fb d1 fb de fb eb fb f7 fb 04 fc 10 fc 1c fc     ................
    10b3:	29 fc 35 fc 41 fc 4d fc 59 fc 65 fc 70 fc 7c fc     ).5.A.M.Y.e.p.|.
    10c3:	88 fc 93 fc 9f fc aa fc b6 fc c1 fc cc fc d7 fc     ................
    10d3:	e2 fc ed fc f8 fc 03 fd 0e fd 18 fd 23 fd 2e fd     ............#...
    10e3:	38 fd 42 fd 4d fd 57 fd 61 fd 6b fd 75 fd 7f fd     8.B.M.W.a.k.u...
    10f3:	89 fd 93 fd 9c fd a6 fd b0 fd b9 fd c2 fd cc fd     ................
    1103:	d5 fd de fd e7 fd f0 fd f9 fd 02 fe 0b fe 13 fe     ................
    1113:	1c fe 25 fe 2d fe 36 fe 3e fe 46 fe 4e fe 56 fe     ..%.-.6.>.F.N.V.
    1123:	5e fe 66 fe 6e fe 76 fe 7e fe 85 fe 8d fe 94 fe     ^.f.n.v.~.......
    1133:	9c fe a3 fe aa fe b2 fe b9 fe c0 fe c7 fe ce fe     ................
    1143:	d4 fe db fe e2 fe e8 fe ef fe f5 fe fc fe 02 ff     ................
    1153:	08 ff 0e ff 14 ff 1a ff 20 ff 26 ff 2c ff 31 ff     ........ .&.,.1.
    1163:	37 ff 3c ff 42 ff 47 ff 4c ff 52 ff 57 ff 5c ff     7.<.B.G.L.R.W.\.
    1173:	61 ff 66 ff 6a ff 6f ff 74 ff 78 ff 7d ff 81 ff     a.f.j.o.t.x.}...
    1183:	86 ff 8a ff 8e ff 92 ff 96 ff 9a ff 9e ff a2 ff     ................
    1193:	a6 ff a9 ff ad ff b0 ff b4 ff b7 ff bb ff be ff     ................
    11a3:	c1 ff c4 ff c7 ff ca ff cd ff cf ff d2 ff d5 ff     ................
    11b3:	d7 ff d9 ff dc ff de ff e0 ff e2 ff e4 ff e6 ff     ................
    11c3:	e8 ff ea ff ec ff ee ff ef ff f1 ff f2 ff f3 ff     ................
    11d3:	f5 ff f6 ff f7 ff f8 ff f9 ff fa ff fb ff fb ff     ................
    11e3:	fc ff fd ff fd ff fe ff fe ff fe ff fe ff fe ff     ................
    11f3:	ff ff fe ff fe ff fe ff fe ff fe ff fd ff fd ff     ................
    1203:	fc ff fb ff fb ff fa ff f9 ff f8 ff f7 ff f6 ff     ................
    1213:	f5 ff f3 ff f2 ff f1 ff ef ff ee ff ec ff ea ff     ................
    1223:	e8 ff e6 ff e4 ff e2 ff e0 ff de ff dc ff d9 ff     ................
    1233:	d7 ff d5 ff d2 ff cf ff cd ff ca ff c7 ff c4 ff     ................
    1243:	c1 ff be ff bb ff b7 ff b4 ff b0 ff ad ff a9 ff     ................
    1253:	a6 ff a2 ff 9e ff 9a ff 96 ff 92 ff 8e ff 8a ff     ................
    1263:	86 ff 81 ff 7d ff 78 ff 74 ff 6f ff 6a ff 66 ff     ....}.x.t.o.j.f.
    1273:	61 ff 5c ff 57 ff 52 ff 4c ff 47 ff 42 ff 3c ff     a.\.W.R.L.G.B.<.
    1283:	37 ff 31 ff 2c ff 26 ff 20 ff 1a ff 14 ff 0e ff     7.1.,.&. .......
    1293:	08 ff 02 ff fc fe f5 fe ef fe e8 fe e2 fe db fe     ................
    12a3:	d4 fe ce fe c7 fe c0 fe b9 fe b2 fe aa fe a3 fe     ................
    12b3:	9c fe 94 fe 8d fe 85 fe 7e fe 76 fe 6e fe 66 fe     ........~.v.n.f.
    12c3:	5e fe 56 fe 4e fe 46 fe 3e fe 36 fe 2d fe 25 fe     ^.V.N.F.>.6.-.%.
    12d3:	1c fe 13 fe 0b fe 02 fe f9 fd f0 fd e7 fd de fd     ................
    12e3:	d5 fd cc fd c2 fd b9 fd b0 fd a6 fd 9c fd 93 fd     ................
    12f3:	89 fd 7f fd 75 fd 6b fd 61 fd 57 fd 4d fd 42 fd     ....u.k.a.W.M.B.
    1303:	38 fd 2e fd 23 fd 18 fd 0e fd 03 fd f8 fc ed fc     8...#...........
    1313:	e2 fc d7 fc cc fc c1 fc b6 fc aa fc 9f fc 93 fc     ................
    1323:	88 fc 7c fc 70 fc 65 fc 59 fc 4d fc 41 fc 35 fc     ..|.p.e.Y.M.A.5.
    1333:	29 fc 1c fc 10 fc 04 fc f7 fb eb fb de fb d1 fb     )...............
    1343:	c4 fb b8 fb ab fb 9e fb 91 fb 83 fb 76 fb 69 fb     ............v.i.
    1353:	5c fb 4e fb 41 fb 33 fb 25 fb 18 fb 0a fb fc fa     \.N.A.3.%.......
    1363:	ee fa e0 fa d2 fa c4 fa b5 fa a7 fa 99 fa 8a fa     ................
    1373:	7c fa 6d fa 5e fa 4f fa 41 fa 32 fa 23 fa 14 fa     |.m.^.O.A.2.#...
    1383:	04 fa f5 f9 e6 f9 d7 f9 c7 f9 b8 f9 a8 f9 98 f9     ................
    1393:	89 f9 79 f9 69 f9 59 f9 49 f9 39 f9 29 f9 19 f9     ..y.i.Y.I.9.)...
    13a3:	08 f9 f8 f8 e7 f8 d7 f8 c6 f8 b6 f8 a5 f8 94 f8     ................
    13b3:	83 f8 72 f8 61 f8 50 f8 3f f8 2e f8 1c f8 0b f8     ..r.a.P.?.......
    13c3:	f9 f7 e8 f7 d6 f7 c4 f7 b3 f7 a1 f7 8f f7 7d f7     ..............}.
    13d3:	6b f7 59 f7 47 f7 34 f7 22 f7 10 f7 fd f6 ea f6     k.Y.G.4.".......
    13e3:	d8 f6 c5 f6 b2 f6 a0 f6 8d f6 7a f6 67 f6 53 f6     ..........z.g.S.
    13f3:	40 f6 2d f6 1a f6 06 f6 f3 f5 df f5 cc f5 b8 f5     @.-.............
    1403:	a4 f5 90 f5 7c f5 68 f5 54 f5 40 f5 2c f5 18 f5     ....|.h.T.@.,...
    1413:	03 f5 ef f4 db f4 c6 f4 b1 f4 9d f4 88 f4 73 f4     ..............s.
    1423:	5e f4 49 f4 34 f4 1f f4 0a f4 f5 f3 df f3 ca f3     ^.I.4...........
    1433:	b5 f3 9f f3 89 f3 74 f3 5e f3 48 f3 32 f3 1c f3     ......t.^.H.2...
    1443:	06 f3 f0 f2 da f2 c4 f2 ae f2 97 f2 81 f2 6a f2     ..............j.
    1453:	54 f2 3d f2 26 f2 10 f2 f9 f1 e2 f1 cb f1 b4 f1     T.=.&...........
    1463:	9d f1 86 f1 6e f1 57 f1 40 f1 28 f1 11 f1 f9 f0     ....n.W.@.(.....
    1473:	e1 f0 ca f0 b2 f0 9a f0 82 f0 6a f0 52 f0 3a f0     ..........j.R.:.
    1483:	22 f0 09 f0 f1 ef d9 ef c0 ef a8 ef 8f ef 76 ef     ".............v.
    1493:	5e ef 45 ef 2c ef 13 ef fa ee e1 ee c8 ee af ee     ^.E.,...........
    14a3:	95 ee 7c ee 63 ee 49 ee 30 ee 16 ee fc ed e3 ed     ..|.c.I.0.......
    14b3:	c9 ed af ed 95 ed 7b ed 61 ed 47 ed 2c ed 12 ed     ......{.a.G.,...
    14c3:	f8 ec dd ec c3 ec a8 ec 8e ec 73 ec 58 ec 3e ec     ..........s.X.>.
    14d3:	23 ec 08 ec ed eb d2 eb b7 eb 9c eb 80 eb 65 eb     #.............e.
    14e3:	4a eb 2e eb 13 eb f7 ea db ea c0 ea a4 ea 88 ea     J...............
    14f3:	6c ea 50 ea 34 ea 18 ea fc e9 e0 e9 c4 e9 a7 e9     l.P.4...........
    1503:	8b e9 6e e9 52 e9 35 e9 19 e9 fc e8 df e8 c2 e8     ..n.R.5.........
    1513:	a5 e8 88 e8 6b e8 4e e8 31 e8 14 e8 f7 e7 d9 e7     ....k.N.1.......
    1523:	bc e7 9e e7 81 e7 63 e7 45 e7 28 e7 0a e7 ec e6     ......c.E.(.....
    1533:	ce e6 b0 e6 92 e6 74 e6 56 e6 38 e6 19 e6 fb e5     ......t.V.8.....
    1543:	dd e5 be e5 a0 e5 81 e5 62 e5 44 e5 25 e5 06 e5     ........b.D.%...
    1553:	e7 e4 c8 e4 a9 e4 8a e4 6b e4 4c e4 2d e4 0d e4     ........k.L.-...
    1563:	ee e3 ce e3 af e3 8f e3 70 e3 50 e3 30 e3 11 e3     ........p.P.0...
    1573:	f1 e2 d1 e2 b1 e2 91 e2 71 e2 51 e2 30 e2 10 e2     ........q.Q.0...
    1583:	f0 e1 cf e1 af e1 8e e1 6e e1 4d e1 2d e1 0c e1     ........n.M.-...
    1593:	eb e0 ca e0 a9 e0 88 e0 67 e0 46 e0 25 e0 04 e0     ........g.F.%...
    15a3:	e2 df c1 df a0 df 7e df 5d df 3b df 1a df f8 de     ......~.].;.....
    15b3:	d6 de b4 de 93 de 71 de 4f de 2d de 0b de e9 dd     ......q.O.-.....
    15c3:	c6 dd a4 dd 82 dd 5f dd 3d dd 1b dd f8 dc d6 dc     ......_.=.......
    15d3:	b3 dc 90 dc 6d dc 4b dc 28 dc 05 dc e2 db bf db     ....m.K.(.......
    15e3:	9c db 79 db 56 db 32 db 0f db ec da c8 da a5 da     ..y.V.2.........
    15f3:	81 da 5e da 3a da 16 da f3 d9 cf d9 ab d9 87 d9     ..^.:...........
    1603:	63 d9 3f d9 1b d9 f7 d8 d3 d8 af d8 8a d8 66 d8     c.?...........f.
    1613:	42 d8 1d d8 f9 d7 d4 d7 b0 d7 8b d7 66 d7 42 d7     B...........f.B.
    1623:	1d d7 f8 d6 d3 d6 ae d6 89 d6 64 d6 3f d6 1a d6     ..........d.?...
    1633:	f4 d5 cf d5 aa d5 85 d5 5f d5 3a d5 14 d5 ef d4     ........_.:.....
    1643:	c9 d4 a3 d4 7d d4 58 d4 32 d4 0c d4 e6 d3 c0 d3     ....}.X.2.......
    1653:	9a d3 74 d3 4e d3 28 d3 01 d3 db d2 b5 d2 8e d2     ..t.N.(.........
    1663:	68 d2 41 d2 1b d2 f4 d1 ce d1 a7 d1 80 d1 59 d1     h.A...........Y.
    1673:	33 d1 0c d1 e5 d0 be d0 97 d0 70 d0 49 d0 21 d0     3.........p.I.!.
    1683:	fa cf d3 cf ac cf 84 cf 5d cf 35 cf 0e cf e6 ce     ........].5.....
    1693:	bf ce 97 ce 6f ce 48 ce 20 ce f8 cd d0 cd a8 cd     ....o.H. .......
    16a3:	80 cd 58 cd 30 cd 08 cd e0 cc b8 cc 8f cc 67 cc     ..X.0.........g.
    16b3:	3f cc 16 cc ee cb c5 cb 9d cb 74 cb 4c cb 23 cb     ?.........t.L.#.
    16c3:	fa ca d2 ca a9 ca 80 ca 57 ca 2e ca 05 ca dc c9     ........W.......
    16d3:	b3 c9 8a c9 61 c9 38 c9 0e c9 e5 c8 bc c8 92 c8     ....a.8.........
    16e3:	69 c8 3f c8 16 c8 ec c7 c3 c7 99 c7 6f c7 46 c7     i.?.........o.F.
    16f3:	1c c7 f2 c6 c8 c6 9e c6 74 c6 4a c6 20 c6 f6 c5     ........t.J. ...
    1703:	cc c5 a2 c5 78 c5 4e c5 23 c5 f9 c4 cf c4 a4 c4     ....x.N.#.......
    1713:	7a c4 4f c4 25 c4 fa c3 d0 c3 a5 c3 7a c3 50 c3     z.O.%.......z.P.
    1723:	25 c3 fa c2 cf c2 a4 c2 79 c2 4e c2 23 c2 f8 c1     %.......y.N.#...
    1733:	cd c1 a2 c1 77 c1 4c c1 20 c1 f5 c0 ca c0 9e c0     ....w.L. .......
    1743:	73 c0 47 c0 1c c0 f0 bf c5 bf 99 bf 6e bf 42 bf     s.G.........n.B.
    1753:	16 bf eb be bf be 93 be 67 be 3b be 0f be e3 bd     ........g.;.....
    1763:	b7 bd 8b bd 5f bd 33 bd 07 bd db bc ae bc 82 bc     ...._.3.........
    1773:	56 bc 29 bc fd bb d1 bb a4 bb 78 bb 4b bb 1f bb     V.).......x.K...
    1783:	f2 ba c5 ba 99 ba 6c ba 3f ba 12 ba e6 b9 b9 b9     ......l.?.......
    1793:	8c b9 5f b9 32 b9 05 b9 d8 b8 ab b8 7e b8 51 b8     .._.2.......~.Q.
    17a3:	24 b8 f6 b7 c9 b7 9c b7 6f b7 41 b7 14 b7 e7 b6     $.......o.A.....
    17b3:	b9 b6 8c b6 5e b6 31 b6 03 b6 d6 b5 a8 b5 7a b5     ....^.1.......z.
    17c3:	4d b5 1f b5 f1 b4 c3 b4 96 b4 68 b4 3a b4 0c b4     M.........h.:...
    17d3:	de b3 b0 b3 82 b3 54 b3 26 b3 f8 b2 ca b2 9c b2     ......T.&.......
    17e3:	6d b2 3f b2 11 b2 e3 b1 b4 b1 86 b1 58 b1 29 b1     m.?.........X.).
    17f3:	fb b0 cc b0 9e b0 6f b0 41 b0 12 b0 e4 af b5 af     ......o.A.......
    1803:	86 af 58 af 29 af fa ae cc ae 9d ae 6e ae 3f ae     ..X.).......n.?.
    1813:	10 ae e1 ad b2 ad 83 ad 54 ad 25 ad f6 ac c7 ac     ........T.%.....
    1823:	98 ac 69 ac 3a ac 0b ac db ab ac ab 7d ab 4e ab     ..i.:.......}.N.
    1833:	1e ab ef aa c0 aa 90 aa 61 aa 31 aa 02 aa d2 a9     ........a.1.....
    1843:	a3 a9 73 a9 44 a9 14 a9 e5 a8 b5 a8 85 a8 56 a8     ..s.D.........V.
    1853:	26 a8 f6 a7 c6 a7 97 a7 67 a7 37 a7 07 a7 d7 a6     &.......g.7.....
    1863:	a7 a6 77 a6 47 a6 17 a6 e7 a5 b7 a5 87 a5 57 a5     ..w.G.........W.
    1873:	27 a5 f7 a4 c7 a4 97 a4 67 a4 36 a4 06 a4 d6 a3     '.......g.6.....
    1883:	a6 a3 75 a3 45 a3 15 a3 e4 a2 b4 a2 84 a2 53 a2     ..u.E.........S.
    1893:	23 a2 f2 a1 c2 a1 91 a1 61 a1 30 a1 00 a1 cf a0     #.......a.0.....
    18a3:	9f a0 6e a0 3d a0 0d a0 dc 9f ab 9f 7b 9f 4a 9f     ..n.=.......{.J.
    18b3:	19 9f e8 9e b8 9e 87 9e 56 9e 25 9e f4 9d c3 9d     ........V.%.....
    18c3:	93 9d 62 9d 31 9d 00 9d cf 9c 9e 9c 6d 9c 3c 9c     ..b.1.......m.<.
    18d3:	0b 9c da 9b a9 9b 78 9b 46 9b 15 9b e4 9a b3 9a     ......x.F.......
    18e3:	82 9a 51 9a 20 9a ee 99 bd 99 8c 99 5b 99 29 99     ..Q. .......[.).
    18f3:	f8 98 c7 98 95 98 64 98 33 98 01 98 d0 97 9f 97     ......d.3.......
    1903:	6d 97 3c 97 0a 97 d9 96 a7 96 76 96 44 96 13 96     m.<.......v.D...
    1913:	e1 95 b0 95 7e 95 4d 95 1b 95 ea 94 b8 94 86 94     ....~.M.........
    1923:	55 94 23 94 f2 93 c0 93 8e 93 5d 93 2b 93 f9 92     U.#.......].+...
    1933:	c7 92 96 92 64 92 32 92 00 92 cf 91 9d 91 6b 91     ....d.2.......k.
    1943:	39 91 07 91 d6 90 a4 90 72 90 40 90 0e 90 dc 8f     9.......r.@.....
    1953:	ab 8f 79 8f 47 8f 15 8f e3 8e b1 8e 7f 8e 4d 8e     ..y.G.........M.
    1963:	1b 8e e9 8d b7 8d 85 8d 53 8d 21 8d ef 8c bd 8c     ........S.!.....
    1973:	8b 8c 59 8c 27 8c f5 8b c3 8b 91 8b 5f 8b 2d 8b     ..Y.'......._.-.
    1983:	fb 8a c9 8a 97 8a 65 8a 32 8a 00 8a ce 89 9c 89     ......e.2.......
    1993:	6a 89 38 89 06 89 d4 88 a1 88 6f 88 3d 88 0b 88     j.8.......o.=...
    19a3:	d9 87 a7 87 74 87 42 87 10 87 de 86 ac 86 7a 86     ....t.B.......z.
    19b3:	47 86 15 86 e3 85 b1 85 7e 85 4c 85 1a 85 e8 84     G.......~.L.....
    19c3:	b6 84 83 84 51 84 1f 84 ed 83 ba 83 88 83 56 83     ....Q.........V.
    19d3:	24 83 f1 82 bf 82 8d 82 5b 82 28 82 f6 81 c4 81     $.......[.(.....
    19e3:	92 81 5f 81 2d 81 fb 80 c9 80 96 80 64 80 32 80     .._.-.......d.2.
    19f3:	00 80 cd 7f 9b 7f 69 7f 36 7f 04 7f d2 7e a0 7e     ......i.6....~.~
    1a03:	6d 7e 3b 7e 09 7e d7 7d a4 7d 72 7d 40 7d 0e 7d     m~;~.~.}.}r}@}.}
    1a13:	db 7c a9 7c 77 7c 45 7c 12 7c e0 7b ae 7b 7c 7b     .|.|w|E|.|.{.{|{
    1a23:	49 7b 17 7b e5 7a b3 7a 81 7a 4e 7a 1c 7a ea 79     I{.{.z.z.zNz.z.y
    1a33:	b8 79 85 79 53 79 21 79 ef 78 bd 78 8b 78 58 78     .y.ySy!y.x.x.xXx
    1a43:	26 78 f4 77 c2 77 90 77 5e 77 2b 77 f9 76 c7 76     &x.w.w.w^w+w.v.v
    1a53:	95 76 63 76 31 76 ff 75 cd 75 9a 75 68 75 36 75     .vcv1v.u.u.uhu6u
    1a63:	04 75 d2 74 a0 74 6e 74 3c 74 0a 74 d8 73 a6 73     .u.t.tnt<t.t.s.s
    1a73:	74 73 42 73 10 73 de 72 ac 72 7a 72 48 72 16 72     tsBs.s.r.rzrHr.r
    1a83:	e4 71 b2 71 80 71 4e 71 1c 71 ea 70 b8 70 86 70     .q.q.qNq.q.p.p.p
    1a93:	54 70 23 70 f1 6f bf 6f 8d 6f 5b 6f 29 6f f8 6e     Tp#p.o.o.o[o)o.n
    1aa3:	c6 6e 94 6e 62 6e 30 6e ff 6d cd 6d 9b 6d 69 6d     .n.nbn0n.m.m.mim
    1ab3:	38 6d 06 6d d4 6c a2 6c 71 6c 3f 6c 0d 6c dc 6b     8m.m.l.lql?l.l.k
    1ac3:	aa 6b 79 6b 47 6b 15 6b e4 6a b2 6a 81 6a 4f 6a     .kykGk.k.j.j.jOj
    1ad3:	1e 6a ec 69 bb 69 89 69 58 69 26 69 f5 68 c3 68     .j.i.i.iXi&i.h.h
    1ae3:	92 68 60 68 2f 68 fe 67 cc 67 9b 67 6a 67 38 67     .h`h/h.g.g.gjg8g
    1af3:	07 67 d6 66 a4 66 73 66 42 66 11 66 df 65 ae 65     .g.f.fsfBf.f.e.e
    1b03:	7d 65 4c 65 1b 65 ea 64 b9 64 87 64 56 64 25 64     }eLe.e.d.d.dVd%d
    1b13:	f4 63 c3 63 92 63 61 63 30 63 ff 62 ce 62 9d 62     .c.c.cac0c.b.b.b
    1b23:	6c 62 3c 62 0b 62 da 61 a9 61 78 61 47 61 17 61     lb<b.b.a.axaGa.a
    1b33:	e6 60 b5 60 84 60 54 60 23 60 f2 5f c2 5f 91 5f     .`.`.`T`#`._._._
    1b43:	60 5f 30 5f ff 5e cf 5e 9e 5e 6e 5e 3d 5e 0d 5e     `_0_.^.^.^n^=^.^
    1b53:	dc 5d ac 5d 7b 5d 4b 5d 1b 5d ea 5c ba 5c 8a 5c     .].]{]K].].\.\.\
    1b63:	59 5c 29 5c f9 5b c9 5b 98 5b 68 5b 38 5b 08 5b     Y\)\.[.[.[h[8[.[
    1b73:	d8 5a a8 5a 78 5a 48 5a 18 5a e8 59 b8 59 88 59     .Z.ZxZHZ.Z.Y.Y.Y
    1b83:	58 59 28 59 f8 58 c8 58 98 58 68 58 39 58 09 58     XY(Y.X.X.XhX9X.X
    1b93:	d9 57 a9 57 7a 57 4a 57 1a 57 eb 56 bb 56 8c 56     .W.WzWJW.W.V.V.V
    1ba3:	5c 56 2d 56 fd 55 ce 55 9e 55 6f 55 3f 55 10 55     \V-V.U.U.UoU?U.U
    1bb3:	e1 54 b1 54 82 54 53 54 24 54 f4 53 c5 53 96 53     .T.T.TST$T.S.S.S
    1bc3:	67 53 38 53 09 53 da 52 ab 52 7c 52 4d 52 1e 52     gS8S.S.R.R|RMR.R
    1bd3:	ef 51 c0 51 91 51 62 51 33 51 05 51 d6 50 a7 50     .Q.Q.QbQ3Q.Q.P.P
    1be3:	79 50 4a 50 1b 50 ed 4f be 4f 90 4f 61 4f 33 4f     yPJP.P.O.O.OaO3O
    1bf3:	04 4f d6 4e a7 4e 79 4e 4b 4e 1c 4e ee 4d c0 4d     .O.N.NyNKN.N.M.M
    1c03:	92 4d 63 4d 35 4d 07 4d d9 4c ab 4c 7d 4c 4f 4c     .McM5M.M.L.L}LOL
    1c13:	21 4c f3 4b c5 4b 97 4b 69 4b 3c 4b 0e 4b e0 4a     !L.K.K.KiK<K.K.J
    1c23:	b2 4a 85 4a 57 4a 29 4a fc 49 ce 49 a1 49 73 49     .J.JWJ)J.I.I.IsI
    1c33:	46 49 18 49 eb 48 be 48 90 48 63 48 36 48 09 48     FI.I.H.H.HcH6H.H
    1c43:	db 47 ae 47 81 47 54 47 27 47 fa 46 cd 46 a0 46     .G.G.GTG'G.F.F.F
    1c53:	73 46 46 46 19 46 ed 45 c0 45 93 45 66 45 3a 45     sFFF.F.E.E.EfE:E
    1c63:	0d 45 e0 44 b4 44 87 44 5b 44 2e 44 02 44 d6 43     .E.D.D.D[D.D.D.C
    1c73:	a9 43 7d 43 51 43 24 43 f8 42 cc 42 a0 42 74 42     .C}CQC$C.B.B.BtB
    1c83:	48 42 1c 42 f0 41 c4 41 98 41 6c 41 40 41 14 41     HB.B.A.A.AlA@A.A
    1c93:	e9 40 bd 40 91 40 66 40 3a 40 0f 40 e3 3f b8 3f     .@.@.@f@:@.@.?.?
    1ca3:	8c 3f 61 3f 35 3f 0a 3f df 3e b3 3e 88 3e 5d 3e     .?a?5?.?.>.>.>]>
    1cb3:	32 3e 07 3e dc 3d b1 3d 86 3d 5b 3d 30 3d 05 3d     2>.>.=.=.=[=0=.=
    1cc3:	da 3c af 3c 85 3c 5a 3c 2f 3c 05 3c da 3b b0 3b     .<.<.<Z</<.<.;.;
    1cd3:	85 3b 5b 3b 30 3b 06 3b dc 3a b1 3a 87 3a 5d 3a     .;[;0;.;.:.:.:]:
    1ce3:	33 3a 09 3a df 39 b5 39 8b 39 61 39 37 39 0d 39     3:.:.9.9.9a979.9
    1cf3:	e3 38 b9 38 90 38 66 38 3c 38 13 38 e9 37 c0 37     .8.8.8f8<8.8.7.7
    1d03:	96 37 6d 37 43 37 1a 37 f1 36 c7 36 9e 36 75 36     .7m7C7.7.6.6.6u6
    1d13:	4c 36 23 36 fa 35 d1 35 a8 35 7f 35 56 35 2d 35     L6#6.5.5.5.5V5-5
    1d23:	05 35 dc 34 b3 34 8b 34 62 34 3a 34 11 34 e9 33     .5.4.4.4b4:4.4.3
    1d33:	c0 33 98 33 70 33 47 33 1f 33 f7 32 cf 32 a7 32     .3.3p3G3.3.2.2.2
    1d43:	7f 32 57 32 2f 32 07 32 df 31 b7 31 90 31 68 31     .2W2/2.2.1.1.1h1
    1d53:	40 31 19 31 f1 30 ca 30 a2 30 7b 30 53 30 2c 30     @1.1.0.0.0{0S0,0
    1d63:	05 30 de 2f b6 2f 8f 2f 68 2f 41 2f 1a 2f f3 2e     .0./././h/A/./..
    1d73:	cc 2e a6 2e 7f 2e 58 2e 31 2e 0b 2e e4 2d be 2d     ......X.1....-.-
    1d83:	97 2d 71 2d 4a 2d 24 2d fe 2c d7 2c b1 2c 8b 2c     .-q-J-$-.,.,.,.,
    1d93:	65 2c 3f 2c 19 2c f3 2b cd 2b a7 2b 82 2b 5c 2b     e,?,.,.+.+.+.+\+
    1da3:	36 2b 10 2b eb 2a c5 2a a0 2a 7a 2a 55 2a 30 2a     6+.+.*.*.*z*U*0*
    1db3:	0b 2a e5 29 c0 29 9b 29 76 29 51 29 2c 29 07 29     .*.).).)v)Q),).)
    1dc3:	e2 28 bd 28 99 28 74 28 4f 28 2b 28 06 28 e2 27     .(.(.(t(O(+(.(.'
    1dd3:	bd 27 99 27 75 27 50 27 2c 27 08 27 e4 26 c0 26     .'.'u'P','.'.&.&
    1de3:	9c 26 78 26 54 26 30 26 0c 26 e9 25 c5 25 a1 25     .&x&T&0&.&.%.%.%
    1df3:	7e 25 5a 25 37 25 13 25 f0 24 cd 24 a9 24 86 24     ~%Z%7%.%.$.$.$.$
    1e03:	63 24 40 24 1d 24 fa 23 d7 23 b4 23 92 23 6f 23     c$@$.$.#.#.#.#o#
    1e13:	4c 23 29 23 07 23 e4 22 c2 22 a0 22 7d 22 5b 22     L#)#.#."."."}"["
    1e23:	39 22 16 22 f4 21 d2 21 b0 21 8e 21 6c 21 4b 21     9".".!.!.!.!l!K!
    1e33:	29 21 07 21 e5 20 c4 20 a2 20 81 20 5f 20 3e 20     )!.!. . . . _ > 
    1e43:	1d 20 fb 1f da 1f b9 1f 98 1f 77 1f 56 1f 35 1f     . ........w.V.5.
    1e53:	14 1f f3 1e d2 1e b2 1e 91 1e 71 1e 50 1e 30 1e     ..........q.P.0.
    1e63:	0f 1e ef 1d cf 1d ae 1d 8e 1d 6e 1d 4e 1d 2e 1d     ..........n.N...
    1e73:	0e 1d ee 1c cf 1c af 1c 8f 1c 70 1c 50 1c 31 1c     ..........p.P.1.
    1e83:	11 1c f2 1b d2 1b b3 1b 94 1b 75 1b 56 1b 37 1b     ..........u.V.7.
    1e93:	18 1b f9 1a da 1a bb 1a 9d 1a 7e 1a 5f 1a 41 1a     ..........~._.A.
    1ea3:	22 1a 04 1a e6 19 c7 19 a9 19 8b 19 6d 19 4f 19     "...........m.O.
    1eb3:	31 19 13 19 f5 18 d7 18 ba 18 9c 18 7e 18 61 18     1...........~.a.
    1ec3:	43 18 26 18 08 18 eb 17 ce 17 b1 17 94 17 77 17     C.&...........w.
    1ed3:	5a 17 3d 17 20 17 03 17 e6 16 ca 16 ad 16 91 16     Z.=. ...........
    1ee3:	74 16 58 16 3b 16 1f 16 03 16 e7 15 cb 15 af 15     t.X.;...........
    1ef3:	93 15 77 15 5b 15 3f 15 24 15 08 15 ec 14 d1 14     ..w.[.?.$.......
    1f03:	b5 14 9a 14 7f 14 63 14 48 14 2d 14 12 14 f7 13     ......c.H.-.....
    1f13:	dc 13 c1 13 a7 13 8c 13 71 13 57 13 3c 13 22 13     ........q.W.<.".
    1f23:	07 13 ed 12 d3 12 b8 12 9e 12 84 12 6a 12 50 12     ............j.P.
    1f33:	36 12 1c 12 03 12 e9 11 cf 11 b6 11 9c 11 83 11     6...............
    1f43:	6a 11 50 11 37 11 1e 11 05 11 ec 10 d3 10 ba 10     j.P.7...........
    1f53:	a1 10 89 10 70 10 57 10 3f 10 26 10 0e 10 f6 0f     ....p.W.?.&.....
    1f63:	dd 0f c5 0f ad 0f 95 0f 7d 0f 65 0f 4d 0f 35 0f     ........}.e.M.5.
    1f73:	1e 0f 06 0f ee 0e d7 0e bf 0e a8 0e 91 0e 79 0e     ..............y.
    1f83:	62 0e 4b 0e 34 0e 1d 0e 06 0e ef 0d d9 0d c2 0d     b.K.4...........
    1f93:	ab 0d 95 0d 7e 0d 68 0d 51 0d 3b 0d 25 0d 0f 0d     ....~.h.Q.;.%...
    1fa3:	f9 0c e3 0c cd 0c b7 0c a1 0c 8b 0c 76 0c 60 0c     ............v.`.
    1fb3:	4a 0c 35 0c 20 0c 0a 0c f5 0b e0 0b cb 0b b6 0b     J.5. ...........
    1fc3:	a1 0b 8c 0b 77 0b 62 0b 4e 0b 39 0b 24 0b 10 0b     ....w.b.N.9.$...
    1fd3:	fc 0a e7 0a d3 0a bf 0a ab 0a 97 0a 83 0a 6f 0a     ..............o.
    1fe3:	5b 0a 47 0a 33 0a 20 0a 0c 0a f9 09 e5 09 d2 09     [.G.3. .........
    1ff3:	bf 09 ac 09 98 09 85 09 72 09 5f 09 4d 09 3a 09     ........r._.M.:.
    2003:	27 09 15 09 02 09 ef 08 dd 08 cb 08 b8 08 a6 08     '...............
    2013:	94 08 82 08 70 08 5e 08 4c 08 3b 08 29 08 17 08     ....p.^.L.;.)...
    2023:	06 08 f4 07 e3 07 d1 07 c0 07 af 07 9e 07 8d 07     ................
    2033:	7c 07 6b 07 5a 07 49 07 39 07 28 07 18 07 07 07     |.k.Z.I.9.(.....
    2043:	f7 06 e6 06 d6 06 c6 06 b6 06 a6 06 96 06 86 06     ................
    2053:	76 06 67 06 57 06 47 06 38 06 28 06 19 06 0a 06     v.g.W.G.8.(.....
    2063:	fb 05 eb 05 dc 05 cd 05 be 05 b0 05 a1 05 92 05     ................
    2073:	83 05 75 05 66 05 58 05 4a 05 3b 05 2d 05 1f 05     ..u.f.X.J.;.-...
    2083:	11 05 03 05 f5 04 e7 04 da 04 cc 04 be 04 b1 04     ................
    2093:	a3 04 96 04 89 04 7c 04 6e 04 61 04 54 04 47 04     ......|.n.a.T.G.
    20a3:	3b 04 2e 04 21 04 14 04 08 04 fb 03 ef 03 e3 03     ;...!...........
    20b3:	d6 03 ca 03 be 03 b2 03 a6 03 9a 03 8f 03 83 03     ................
    20c3:	77 03 6c 03 60 03 55 03 49 03 3e 03 33 03 28 03     w.l.`.U.I.>.3.(.
    20d3:	1d 03 12 03 07 03 fc 02 f1 02 e7 02 dc 02 d1 02     ................
    20e3:	c7 02 bd 02 b2 02 a8 02 9e 02 94 02 8a 02 80 02     ................
    20f3:	76 02 6c 02 63 02 59 02 4f 02 46 02 3d 02 33 02     v.l.c.Y.O.F.=.3.
    2103:	2a 02 21 02 18 02 0f 02 06 02 fd 01 f4 01 ec 01     *.!.............
    2113:	e3 01 da 01 d2 01 c9 01 c1 01 b9 01 b1 01 a9 01     ................
    2123:	a1 01 99 01 91 01 89 01 81 01 7a 01 72 01 6b 01     ..........z.r.k.
    2133:	63 01 5c 01 55 01 4d 01 46 01 3f 01 38 01 31 01     c.\.U.M.F.?.8.1.
    2143:	2b 01 24 01 1d 01 17 01 10 01 0a 01 03 01 fd 00     +.$.............
    2153:	f7 00 f1 00 eb 00 e5 00 df 00 d9 00 d3 00 ce 00     ................
    2163:	c8 00 c3 00 bd 00 b8 00 b3 00 ad 00 a8 00 a3 00     ................
    2173:	9e 00 99 00 95 00 90 00 8b 00 87 00 82 00 7e 00     ..............~.
    2183:	79 00 75 00 71 00 6d 00 69 00 65 00 61 00 5d 00     y.u.q.m.i.e.a.].
    2193:	59 00 56 00 52 00 4f 00 4b 00 48 00 44 00 41 00     Y.V.R.O.K.H.D.A.
    21a3:	3e 00 3b 00 38 00 35 00 32 00 30 00 2d 00 2a 00     >.;.8.5.2.0.-.*.
    21b3:	28 00 26 00 23 00 21 00 1f 00 1d 00 1b 00 19 00     (.&.#.!.........
    21c3:	17 00 15 00 13 00 11 00 10 00 0e 00 0d 00 0c 00     ................
    21d3:	0a 00 09 00 08 00 07 00 06 00 05 00 04 00 04 00     ................
    21e3:	03 00 02 00 02 00 01 00 01 00 01 00 01 00 01 00     ................
    21f3:	01 00 01 00 01 00 01 00 01 00 01 00 02 00 02 00     ................
    2203:	03 00 04 00 04 00 05 00 06 00 07 00 08 00 09 00     ................
    2213:	0a 00 0c 00 0d 00 0e 00 10 00 11 00 13 00 15 00     ................
    2223:	17 00 19 00 1b 00 1d 00 1f 00 21 00 23 00 26 00     ..........!.#.&.
    2233:	28 00 2a 00 2d 00 30 00 32 00 35 00 38 00 3b 00     (.*.-.0.2.5.8.;.
    2243:	3e 00 41 00 44 00 48 00 4b 00 4f 00 52 00 56 00     >.A.D.H.K.O.R.V.
    2253:	59 00 5d 00 61 00 65 00 69 00 6d 00 71 00 75 00     Y.].a.e.i.m.q.u.
    2263:	79 00 7e 00 82 00 87 00 8b 00 90 00 95 00 99 00     y.~.............
    2273:	9e 00 a3 00 a8 00 ad 00 b3 00 b8 00 bd 00 c3 00     ................
    2283:	c8 00 ce 00 d3 00 d9 00 df 00 e5 00 eb 00 f1 00     ................
    2293:	f7 00 fd 00 03 01 0a 01 10 01 17 01 1d 01 24 01     ..............$.
    22a3:	2b 01 31 01 38 01 3f 01 46 01 4d 01 55 01 5c 01     +.1.8.?.F.M.U.\.
    22b3:	63 01 6b 01 72 01 7a 01 81 01 89 01 91 01 99 01     c.k.r.z.........
    22c3:	a1 01 a9 01 b1 01 b9 01 c1 01 c9 01 d2 01 da 01     ................
    22d3:	e3 01 ec 01 f4 01 fd 01 06 02 0f 02 18 02 21 02     ..............!.
    22e3:	2a 02 33 02 3d 02 46 02 4f 02 59 02 63 02 6c 02     *.3.=.F.O.Y.c.l.
    22f3:	76 02 80 02 8a 02 94 02 9e 02 a8 02 b2 02 bd 02     v...............
    2303:	c7 02 d1 02 dc 02 e7 02 f1 02 fc 02 07 03 12 03     ................
    2313:	1d 03 28 03 33 03 3e 03 49 03 55 03 60 03 6c 03     ..(.3.>.I.U.`.l.
    2323:	77 03 83 03 8f 03 9a 03 a6 03 b2 03 be 03 ca 03     w...............
    2333:	d6 03 e3 03 ef 03 fb 03 08 04 14 04 21 04 2e 04     ............!...
    2343:	3b 04 47 04 54 04 61 04 6e 04 7c 04 89 04 96 04     ;.G.T.a.n.|.....
    2353:	a3 04 b1 04 be 04 cc 04 da 04 e7 04 f5 04 03 05     ................
    2363:	11 05 1f 05 2d 05 3b 05 4a 05 58 05 66 05 75 05     ....-.;.J.X.f.u.
    2373:	83 05 92 05 a1 05 b0 05 be 05 cd 05 dc 05 eb 05     ................
    2383:	fb 05 0a 06 19 06 28 06 38 06 47 06 57 06 67 06     ......(.8.G.W.g.
    2393:	76 06 86 06 96 06 a6 06 b6 06 c6 06 d6 06 e6 06     v...............
    23a3:	f7 06 07 07 18 07 28 07 39 07 49 07 5a 07 6b 07     ......(.9.I.Z.k.
    23b3:	7c 07 8d 07 9e 07 af 07 c0 07 d1 07 e3 07 f4 07     |...............
    23c3:	06 08 17 08 29 08 3b 08 4c 08 5e 08 70 08 82 08     ....).;.L.^.p...
    23d3:	94 08 a6 08 b8 08 cb 08 dd 08 ef 08 02 09 15 09     ................
    23e3:	27 09 3a 09 4d 09 5f 09 72 09 85 09 98 09 ac 09     '.:.M._.r.......
    23f3:	bf 09 d2 09 e5 09 f9 09 0c 0a 20 0a 33 0a 47 0a     .......... .3.G.
    2403:	5b 0a 6f 0a 83 0a 97 0a ab 0a bf 0a d3 0a e7 0a     [.o.............
    2413:	fc 0a 10 0b 24 0b 39 0b 4e 0b 62 0b 77 0b 8c 0b     ....$.9.N.b.w...
    2423:	a1 0b b6 0b cb 0b e0 0b f5 0b 0a 0c 20 0c 35 0c     ............ .5.
    2433:	4a 0c 60 0c 76 0c 8b 0c a1 0c b7 0c cd 0c e3 0c     J.`.v...........
    2443:	f9 0c 0f 0d 25 0d 3b 0d 51 0d 68 0d 7e 0d 95 0d     ....%.;.Q.h.~...
    2453:	ab 0d c2 0d d9 0d ef 0d 06 0e 1d 0e 34 0e 4b 0e     ............4.K.
    2463:	62 0e 79 0e 91 0e a8 0e bf 0e d7 0e ee 0e 06 0f     b.y.............
    2473:	1e 0f 35 0f 4d 0f 65 0f 7d 0f 95 0f ad 0f c5 0f     ..5.M.e.}.......
    2483:	dd 0f f6 0f 0e 10 26 10 3f 10 57 10 70 10 89 10     ......&.?.W.p...
    2493:	a1 10 ba 10 d3 10 ec 10 05 11 1e 11 37 11 50 11     ............7.P.
    24a3:	6a 11 83 11 9c 11 b6 11 cf 11 e9 11 03 12 1c 12     j...............
    24b3:	36 12 50 12 6a 12 84 12 9e 12 b8 12 d3 12 ed 12     6.P.j...........
    24c3:	07 13 22 13 3c 13 57 13 71 13 8c 13 a7 13 c1 13     ..".<.W.q.......
    24d3:	dc 13 f7 13 12 14 2d 14 48 14 63 14 7f 14 9a 14     ......-.H.c.....
    24e3:	b5 14 d1 14 ec 14 08 15 24 15 3f 15 5b 15 77 15     ........$.?.[.w.
    24f3:	93 15 af 15 cb 15 e7 15 03 16 1f 16 3b 16 58 16     ............;.X.
    2503:	74 16 91 16 ad 16 ca 16 e6 16 03 17 20 17 3d 17     t........... .=.
    2513:	5a 17 77 17 94 17 b1 17 ce 17 eb 17 08 18 26 18     Z.w...........&.
    2523:	43 18 61 18 7e 18 9c 18 ba 18 d7 18 f5 18 13 19     C.a.~...........
    2533:	31 19 4f 19 6d 19 8b 19 a9 19 c7 19 e6 19 04 1a     1.O.m...........
    2543:	22 1a 41 1a 5f 1a 7e 1a 9d 1a bb 1a da 1a f9 1a     ".A._.~.........
    2553:	18 1b 37 1b 56 1b 75 1b 94 1b b3 1b d2 1b f2 1b     ..7.V.u.........
    2563:	11 1c 31 1c 50 1c 70 1c 8f 1c af 1c cf 1c ee 1c     ..1.P.p.........
    2573:	0e 1d 2e 1d 4e 1d 6e 1d 8e 1d ae 1d cf 1d ef 1d     ....N.n.........
    2583:	0f 1e 30 1e 50 1e 71 1e 91 1e b2 1e d2 1e f3 1e     ..0.P.q.........
    2593:	14 1f 35 1f 56 1f 77 1f 98 1f b9 1f da 1f fb 1f     ..5.V.w.........
    25a3:	1d 20 3e 20 5f 20 81 20 a2 20 c4 20 e5 20 07 21     . > _ . . . . .!
    25b3:	29 21 4b 21 6c 21 8e 21 b0 21 d2 21 f4 21 16 22     )!K!l!.!.!.!.!."
    25c3:	39 22 5b 22 7d 22 a0 22 c2 22 e4 22 07 23 29 23     9"["}".".".".#)#
    25d3:	4c 23 6f 23 92 23 b4 23 d7 23 fa 23 1d 24 40 24     L#o#.#.#.#.#.$@$
    25e3:	63 24 86 24 a9 24 cd 24 f0 24 13 25 37 25 5a 25     c$.$.$.$.$.%7%Z%
    25f3:	7e 25 a1 25 c5 25 e9 25 0c 26 30 26 54 26 78 26     ~%.%.%.%.&0&T&x&
    2603:	9c 26 c0 26 e4 26 08 27 2c 27 50 27 75 27 99 27     .&.&.&.','P'u'.'
    2613:	bd 27 e2 27 06 28 2b 28 4f 28 74 28 99 28 bd 28     .'.'.(+(O(t(.(.(
    2623:	e2 28 07 29 2c 29 51 29 76 29 9b 29 c0 29 e5 29     .(.),)Q)v).).).)
    2633:	0b 2a 30 2a 55 2a 7a 2a a0 2a c5 2a eb 2a 10 2b     .*0*U*z*.*.*.*.+
    2643:	36 2b 5c 2b 82 2b a7 2b cd 2b f3 2b 19 2c 3f 2c     6+\+.+.+.+.+.,?,
    2653:	65 2c 8b 2c b1 2c d7 2c fe 2c 24 2d 4a 2d 71 2d     e,.,.,.,.,$-J-q-
    2663:	97 2d be 2d e4 2d 0b 2e 31 2e 58 2e 7f 2e a6 2e     .-.-.-..1.X.....
    2673:	cc 2e f3 2e 1a 2f 41 2f 68 2f 8f 2f b6 2f de 2f     ...../A/h/./././
    2683:	05 30 2c 30 53 30 7b 30 a2 30 ca 30 f1 30 19 31     .0,0S0{0.0.0.0.1
    2693:	40 31 68 31 90 31 b7 31 df 31 07 32 2f 32 57 32     @1h1.1.1.1.2/2W2
    26a3:	7f 32 a7 32 cf 32 f7 32 1f 33 47 33 70 33 98 33     .2.2.2.2.3G3p3.3
    26b3:	c0 33 e9 33 11 34 3a 34 62 34 8b 34 b3 34 dc 34     .3.3.4:4b4.4.4.4
    26c3:	05 35 2d 35 56 35 7f 35 a8 35 d1 35 fa 35 23 36     .5-5V5.5.5.5.5#6
    26d3:	4c 36 75 36 9e 36 c7 36 f1 36 1a 37 43 37 6d 37     L6u6.6.6.6.7C7m7
    26e3:	96 37 c0 37 e9 37 13 38 3c 38 66 38 90 38 b9 38     .7.7.7.8<8f8.8.8
    26f3:	e3 38 0d 39 37 39 61 39 8b 39 b5 39 df 39 09 3a     .8.979a9.9.9.9.:
    2703:	33 3a 5d 3a 87 3a b1 3a dc 3a 06 3b 30 3b 5b 3b     3:]:.:.:.:.;0;[;
    2713:	85 3b b0 3b da 3b 05 3c 2f 3c 5a 3c 85 3c af 3c     .;.;.;.</<Z<.<.<
    2723:	da 3c 05 3d 30 3d 5b 3d 86 3d b1 3d dc 3d 07 3e     .<.=0=[=.=.=.=.>
    2733:	32 3e 5d 3e 88 3e b3 3e df 3e 0a 3f 35 3f 61 3f     2>]>.>.>.>.?5?a?
    2743:	8c 3f b8 3f e3 3f 0f 40 3a 40 66 40 91 40 bd 40     .?.?.?.@:@f@.@.@
    2753:	e9 40 14 41 40 41 6c 41 98 41 c4 41 f0 41 1c 42     .@.A@AlA.A.A.A.B
    2763:	48 42 74 42 a0 42 cc 42 f8 42 24 43 51 43 7d 43     HBtB.B.B.B$CQC}C
    2773:	a9 43 d6 43 02 44 2e 44 5b 44 87 44 b4 44 e0 44     .C.C.D.D[D.D.D.D
    2783:	0d 45 3a 45 66 45 93 45 c0 45 ed 45 19 46 46 46     .E:EfE.E.E.E.FFF
    2793:	73 46 a0 46 cd 46 fa 46 27 47 54 47 81 47 ae 47     sF.F.F.F'GTG.G.G
    27a3:	db 47 09 48 36 48 63 48 90 48 be 48 eb 48 18 49     .G.H6HcH.H.H.H.I
    27b3:	46 49 73 49 a1 49 ce 49 fc 49 29 4a 57 4a 85 4a     FIsI.I.I.I)JWJ.J
    27c3:	b2 4a e0 4a 0e 4b 3c 4b 69 4b 97 4b c5 4b f3 4b     .J.J.K<KiK.K.K.K
    27d3:	21 4c 4f 4c 7d 4c ab 4c d9 4c 07 4d 35 4d 63 4d     !LOL}L.L.L.M5McM
    27e3:	92 4d c0 4d ee 4d 1c 4e 4b 4e 79 4e a7 4e d6 4e     .M.M.M.NKNyN.N.N
    27f3:	04 4f 33 4f 61 4f 90 4f be 4f ed 4f 1b 50 4a 50     .O3OaO.O.O.O.PJP
    2803:	79 50 a7 50 d6 50 05 51 33 51 62 51 91 51 c0 51     yP.P.P.Q3QbQ.Q.Q
    2813:	ef 51 1e 52 4d 52 7c 52 ab 52 da 52 09 53 38 53     .Q.RMR|R.R.R.S8S
    2823:	67 53 96 53 c5 53 f4 53 24 54 53 54 82 54 b1 54     gS.S.S.S$TST.T.T
    2833:	e1 54 10 55 3f 55 6f 55 9e 55 ce 55 fd 55 2d 56     .T.U?UoU.U.U.U-V
    2843:	5c 56 8c 56 bb 56 eb 56 1a 57 4a 57 7a 57 a9 57     \V.V.V.V.WJWzW.W
    2853:	d9 57 09 58 39 58 68 58 98 58 c8 58 f8 58 28 59     .W.X9XhX.X.X.X(Y
    2863:	58 59 88 59 b8 59 e8 59 18 5a 48 5a 78 5a a8 5a     XY.Y.Y.Y.ZHZxZ.Z
    2873:	d8 5a 08 5b 38 5b 68 5b 98 5b c9 5b f9 5b 29 5c     .Z.[8[h[.[.[.[)\
    2883:	59 5c 8a 5c ba 5c ea 5c 1b 5d 4b 5d 7b 5d ac 5d     Y\.\.\.\.]K]{].]
    2893:	dc 5d 0d 5e 3d 5e 6e 5e 9e 5e cf 5e ff 5e 30 5f     .].^=^n^.^.^.^0_
    28a3:	60 5f 91 5f c2 5f f2 5f 23 60 54 60 84 60 b5 60     `_._._._#`T`.`.`
    28b3:	e6 60 17 61 47 61 78 61 a9 61 da 61 0b 62 3c 62     .`.aGaxa.a.a.b<b
    28c3:	6c 62 9d 62 ce 62 ff 62 30 63 61 63 92 63 c3 63     lb.b.b.b0cac.c.c
    28d3:	f4 63 25 64 56 64 87 64 b9 64 ea 64 1b 65 4c 65     .c%dVd.d.d.d.eLe
    28e3:	7d 65 ae 65 df 65 11 66 42 66 73 66 a4 66 d6 66     }e.e.e.fBfsf.f.f
    28f3:	07 67 38 67 6a 67 9b 67 cc 67 fe 67 2f 68 60 68     .g8gjg.g.g.g/h`h
    2903:	92 68 c3 68 f5 68 26 69 58 69 89 69 bb 69 ec 69     .h.h.h&iXi.i.i.i
    2913:	1e 6a 4f 6a 81 6a b2 6a e4 6a 15 6b 47 6b 79 6b     .jOj.j.j.j.kGkyk
    2923:	aa 6b dc 6b 0d 6c 3f 6c 71 6c a2 6c d4 6c 06 6d     .k.k.l?lql.l.l.m
    2933:	38 6d 69 6d 9b 6d cd 6d ff 6d 30 6e 62 6e 94 6e     8mim.m.m.m0nbn.n
    2943:	c6 6e f8 6e 29 6f 5b 6f 8d 6f bf 6f f1 6f 23 70     .n.n)o[o.o.o.o#p
    2953:	54 70 86 70 b8 70 ea 70 1c 71 4e 71 80 71 b2 71     Tp.p.p.p.qNq.q.q
    2963:	e4 71 16 72 48 72 7a 72 ac 72 de 72 10 73 42 73     .q.rHrzr.r.r.sBs
    2973:	74 73 a6 73 d8 73 0a 74 3c 74 6e 74 a0 74 d2 74     ts.s.s.t<tnt.t.t
    2983:	04 75 36 75 68 75 9a 75 cd 75 ff 75 31 76 63 76     .u6uhu.u.u.u1vcv
    2993:	95 76 c7 76 f9 76 2b 77 5e 77 90 77 c2 77 f4 77     .v.v.v+w^w.w.w.w
    29a3:	26 78 58 78 8b 78 bd 78 ef 78 21 79 53 79 85 79     &xXx.x.x.x!ySy.y
    29b3:	b8 79 ea 79 1c 7a 4e 7a 81 7a b3 7a e5 7a 17 7b     .y.y.zNz.z.z.z.{
    29c3:	49 7b 7c 7b ae 7b e0 7b 12 7c 45 7c 77 7c a9 7c     I{|{.{.{.|E|w|.|
    29d3:	db 7c 0e 7d 40 7d 72 7d a4 7d d7 7d 09 7e 3b 7e     .|.}@}r}.}.}.~;~
    29e3:	6d 7e a0 7e d2 7e 04 7f 36 7f 69 7f 9b 7f cd 7f     m~.~.~..6.i.....

000029f3 <PM_SINE_IP>:
    29f3:	00 fd f9 f6 f3 f0 ec e9 e6 e3 df dc d9 d6 d2 cf     ................
    2a03:	00 fd fa f6 f3 f0 ed ea e6 e3 e0 dd da d7 d3 d0     ................
    2a13:	00 fd fa f7 f3 f0 ed ea e7 e4 e1 de da d7 d4 d1     ................
    2a23:	00 fd fa f7 f4 f1 ee eb e7 e4 e1 de db d8 d5 d2     ................
    2a33:	00 fd fa f7 f4 f1 ee eb e8 e5 e2 df dc d9 d6 d3     ................
    2a43:	00 fd fa f7 f4 f1 ee eb e8 e6 e3 e0 dd da d7 d4     ................
    2a53:	00 fd fa f7 f4 f2 ef ec e9 e6 e3 e0 dd db d8 d5     ................
    2a63:	00 fd fa f8 f5 f2 ef ec e9 e7 e4 e1 de db d9 d6     ................
    2a73:	00 fd fa f8 f5 f2 ef ed ea e7 e4 e2 df dc d9 d7     ................
    2a83:	00 fd fb f8 f5 f3 f0 ed ea e8 e5 e2 e0 dd da d8     ................
    2a93:	00 fd fb f8 f5 f3 f0 ee eb e8 e6 e3 e0 de db d9     ................
    2aa3:	00 fd fb f8 f6 f3 f1 ee eb e9 e6 e4 e1 df dc da     ................
    2ab3:	00 fd fb f8 f6 f3 f1 ee ec e9 e7 e4 e2 df dd da     ................
    2ac3:	00 fe fb f9 f6 f4 f1 ef ec ea e8 e5 e3 e0 de db     ................
    2ad3:	00 fe fb f9 f6 f4 f2 ef ed eb e8 e6 e3 e1 df dc     ................
    2ae3:	00 fe fb f9 f7 f4 f2 f0 ed eb e9 e7 e4 e2 e0 dd     ................
    2af3:	00 fe fb f9 f7 f5 f2 f0 ee ec e9 e7 e5 e3 e0 de     ................
    2b03:	00 fe fc f9 f7 f5 f3 f1 ee ec ea e8 e6 e4 e1 df     ................
    2b13:	00 fe fc fa f7 f5 f3 f1 ef ed eb e9 e6 e4 e2 e0     ................
    2b23:	00 fe fc fa f8 f6 f4 f2 ef ed eb e9 e7 e5 e3 e1     ................
    2b33:	00 fe fc fa f8 f6 f4 f2 f0 ee ec ea e8 e6 e4 e2     ................
    2b43:	00 fe fc fa f8 f6 f4 f2 f0 ef ed eb e9 e7 e5 e3     ................
    2b53:	00 fe fc fa f8 f7 f5 f3 f1 ef ed eb e9 e8 e6 e4     ................
    2b63:	00 fe fc fb f9 f7 f5 f3 f1 f0 ee ec ea e8 e7 e5     ................
    2b73:	00 fe fc fb f9 f7 f5 f4 f2 f0 ee ed eb e9 e7 e6     ................
    2b83:	00 fe fd fb f9 f8 f6 f4 f2 f1 ef ed ec ea e8 e7     ................
    2b93:	00 fe fd fb f9 f8 f6 f5 f3 f1 f0 ee ec eb e9 e8     ................
    2ba3:	00 fe fd fb fa f8 f7 f5 f3 f2 f0 ef ed ec ea e9     ................
    2bb3:	00 fe fd fb fa f8 f7 f5 f4 f2 f1 ef ee ec eb e9     ................
    2bc3:	00 ff fd fc fa f9 f7 f6 f4 f3 f2 f0 ef ed ec ea     ................
    2bd3:	00 ff fd fc fa f9 f8 f6 f5 f4 f2 f1 ef ee ed eb     ................
    2be3:	00 ff fd fc fb f9 f8 f7 f5 f4 f3 f2 f0 ef ee ec     ................
    2bf3:	00 ff fd fc fb fa f8 f7 f6 f5 f3 f2 f1 f0 ee ed     ................
    2c03:	00 ff fe fc fb fa f9 f8 f6 f5 f4 f3 f2 f1 ef ee     ................
    2c13:	00 ff fe fd fb fa f9 f8 f7 f6 f5 f4 f2 f1 f0 ef     ................
    2c23:	00 ff fe fd fc fb fa f9 f7 f6 f5 f4 f3 f2 f1 f0     ................
    2c33:	00 ff fe fd fc fb fa f9 f8 f7 f6 f5 f4 f3 f2 f1     ................
    2c43:	00 ff fe fd fc fb fa f9 f8 f8 f7 f6 f5 f4 f3 f2     ................
    2c53:	00 ff fe fd fc fc fb fa f9 f8 f7 f6 f5 f5 f4 f3     ................
    2c63:	00 ff fe fe fd fc fb fa f9 f9 f8 f7 f6 f5 f5 f4     ................
    2c73:	00 ff fe fe fd fc fb fb fa f9 f8 f8 f7 f6 f5 f5     ................
    2c83:	00 ff ff fe fd fd fc fb fa fa f9 f8 f8 f7 f6 f6     ................
    2c93:	00 ff ff fe fd fd fc fc fb fa fa f9 f8 f8 f7 f7     ................
    2ca3:	00 ff ff fe fe fd fd fc fb fb fa fa f9 f9 f8 f8     ................
    2cb3:	00 ff ff fe fe fd fd fc fc fb fb fa fa f9 f9 f8     ................
    2cc3:	00 00 ff ff fe fe fd fd fc fc fc fb fb fa fa f9     ................
    2cd3:	00 00 ff ff fe fe fe fd fd fd fc fc fb fb fb fa     ................
    2ce3:	00 00 ff ff ff fe fe fe fd fd fd fd fc fc fc fb     ................
    2cf3:	00 00 ff ff ff ff fe fe fe fe fd fd fd fd fc fc     ................
    2d03:	00 00 00 ff ff ff ff ff fe fe fe fe fe fe fd fd     ................
    2d13:	00 00 00 00 ff ff ff ff ff ff ff ff fe fe fe fe     ................
	...
    2d2b:	ff ff ff ff ff ff ff ff 00 00 00 00 00 00 00 00     ................
	...
    2d4b:	01 01 01 01 01 01 01 01 00 00 00 00 01 01 01 01     ................
    2d5b:	01 01 01 01 02 02 02 02 00 00 00 01 01 01 01 01     ................
    2d6b:	02 02 02 02 02 02 03 03 00 00 01 01 01 01 02 02     ................
    2d7b:	02 02 03 03 03 03 04 04 00 00 01 01 01 02 02 02     ................
    2d8b:	03 03 03 03 04 04 04 05 00 00 01 01 02 02 02 03     ................
    2d9b:	03 03 04 04 05 05 05 06 00 00 01 01 02 02 03 03     ................
    2dab:	04 04 04 05 05 06 06 07 00 01 01 02 02 03 03 04     ................
    2dbb:	04 05 05 06 06 07 07 08 00 01 01 02 02 03 03 04     ................
    2dcb:	05 05 06 06 07 07 08 08 00 01 01 02 03 03 04 04     ................
    2ddb:	05 06 06 07 08 08 09 09 00 01 01 02 03 03 04 05     ................
    2deb:	06 06 07 08 08 09 0a 0a 00 01 02 02 03 04 05 05     ................
    2dfb:	06 07 08 08 09 0a 0b 0b 00 01 02 02 03 04 05 06     ................
    2e0b:	07 07 08 09 0a 0b 0b 0c 00 01 02 03 04 04 05 06     ................
    2e1b:	07 08 09 0a 0b 0b 0c 0d 00 01 02 03 04 05 06 07     ................
    2e2b:	08 08 09 0a 0b 0c 0d 0e 00 01 02 03 04 05 06 07     ................
    2e3b:	08 09 0a 0b 0c 0d 0e 0f 00 01 02 03 04 05 06 07     ................
    2e4b:	09 0a 0b 0c 0d 0e 0f 10 00 01 02 03 05 06 07 08     ................
    2e5b:	09 0a 0b 0c 0e 0f 10 11 00 01 02 04 05 06 07 08     ................
    2e6b:	0a 0b 0c 0d 0e 0f 11 12 00 01 03 04 05 06 08 09     ................
    2e7b:	0a 0b 0d 0e 0f 10 12 13 00 01 03 04 05 07 08 09     ................
    2e8b:	0b 0c 0d 0e 10 11 12 14 00 01 03 04 06 07 08 0a     ................
    2e9b:	0b 0c 0e 0f 11 12 13 15 00 01 03 04 06 07 09 0a     ................
    2eab:	0c 0d 0e 10 11 13 14 16 00 02 03 05 06 08 09 0b     ................
    2ebb:	0c 0e 0f 11 12 14 15 17 00 02 03 05 06 08 09 0b     ................
    2ecb:	0d 0e 10 11 13 14 16 17 00 02 03 05 07 08 0a 0b     ................
    2edb:	0d 0f 10 12 14 15 17 18 00 02 03 05 07 08 0a 0c     ................
    2eeb:	0e 0f 11 13 14 16 18 19 00 02 04 05 07 09 0b 0c     ................
    2efb:	0e 10 12 13 15 17 19 1a 00 02 04 05 07 09 0b 0d     ................
    2f0b:	0f 10 12 14 16 18 19 1b 00 02 04 06 08 09 0b 0d     ................
    2f1b:	0f 11 13 15 17 18 1a 1c 00 02 04 06 08 0a 0c 0e     ................
    2f2b:	10 11 13 15 17 19 1b 1d 00 02 04 06 08 0a 0c 0e     ................
    2f3b:	10 12 14 16 18 1a 1c 1e 00 02 04 06 08 0a 0c 0e     ................
    2f4b:	11 13 15 17 19 1b 1d 1f 00 02 04 06 09 0b 0d 0f     ................
    2f5b:	11 13 15 17 1a 1c 1e 20 00 02 04 07 09 0b 0d 0f     ....... ........
    2f6b:	12 14 16 18 1a 1c 1f 21 00 02 05 07 09 0b 0e 10     .......!........
    2f7b:	12 14 17 19 1b 1d 20 22 00 02 05 07 09 0c 0e 10     ...... "........
    2f8b:	13 15 17 19 1c 1e 20 23 00 02 05 07 0a 0c 0e 11     ...... #........
    2f9b:	13 15 18 1a 1d 1f 21 24 00 02 05 07 0a 0c 0f 11     ......!$........
    2fab:	14 16 18 1b 1d 20 22 25 00 03 05 08 0a 0d 0f 12     ..... "%........
    2fbb:	14 17 19 1c 1e 21 23 26 00 03 05 08 0a 0d 0f 12     .....!#&........
    2fcb:	15 17 1a 1c 1f 21 24 26 00 03 05 08 0b 0d 10 12     .....!$&........
    2fdb:	15 18 1a 1d 20 22 25 27 00 03 05 08 0b 0d 10 13     .... "%'........
    2feb:	16 18 1b 1e 20 23 26 28 00 03 06 08 0b 0e 11 13     .... #&(........
    2ffb:	16 19 1c 1e 21 24 27 29 00 03 06 08 0b 0e 11 14     ....!$')........
    300b:	17 19 1c 1f 22 25 27 2a 00 03 06 09 0c 0e 11 14     ...."%'*........
    301b:	17 1a 1d 20 23 25 28 2b 00 03 06 09 0c 0f 12 15     ... #%(+........
    302b:	18 1a 1d 20 23 26 29 2c 00 03 06 09 0c 0f 12 15     ... #&),........
    303b:	18 1b 1e 21 24 27 2a 2d 00 03 06 09 0c 0f 12 15     ...!$'*-........
    304b:	19 1c 1f 22 25 28 2b 2e 00 03 06 09 0d 10 13 16     ..."%(+.........
    305b:	19 1c 1f 22 26 29 2c 2f 00 03 06 0a 0d 10 13 16     ..."&),/........
    306b:	1a 1d 20 23 26 29 2d 30                             .. #&)-0

00003073 <PM_HELP_HDR_1>:
    3073:	0d 0a 0d 0a 0d 0a 2a 2a 2a 2a 2a 2a 2a 2a 2a 2a     ......**********
    3083:	2a 2a 0d 0a 00                                      **...

00003088 <PM_HELP_HDR_2>:
    3088:	2a 20 43 4f 4d 4d 41 4e 44 53 20 2a 0d 0a 2a 2a     * COMMANDS *..**
    3098:	2a 2a 2a 2a 2a 2a 2a 2a 2a 2a 0d 0a 0d 0a 00        **********.....

000030a7 <PM_HELP_ADC_1>:
    30a7:	61 64 63 3d 09 09 30 3a 20 74 75 72 6e 20 41 44     adc=..0: turn AD
    30b7:	43 41 20 61 6e 64 20 41 44 43 42 20 6f 66 66 2c     CA and ADCB off,
    30c7:	20 00                                                .

000030c9 <PM_HELP_ADC_2>:
    30c9:	31 3a 20 74 75 72 6e 20 41 44 43 41 20 61 6e 64     1: turn ADCA and
    30d9:	20 41 44 43 42 20 6f 6e 0d 0a 00                     ADCB on...

000030e4 <PM_HELP_APRS_1>:
    30e4:	61 70 72 73 3d 09 09 30 3a 20 4f 46 46 2c 20 31     aprs=..0: OFF, 1
    30f4:	3a 20 4f 4e 0d 0a 00                                : ON...

000030fb <PM_HELP_APRS_2>:
    30fb:	09 09 63 61 6c 6c 3d 3c 73 74 72 3e 3a 20 63 61     ..call=<str>: ca
    310b:	6c 6c 73 69 67 6e 0d 0a 00                          llsign...

00003114 <PM_HELP_APRS_3>:
    3114:	09 09 73 73 69 64 3d 5b 2d 5d 30 2d 31 35 3a 20     ..ssid=[-]0-15: 
    3124:	53 53 49 44 0d 0a 00                                SSID...

0000312b <PM_HELP_APRS_4>:
    312b:	09 09 75 73 65 72 3d 3c 73 74 72 3e 3a 20 75 73     ..user=<str>: us
    313b:	65 72 20 6c 6f 67 69 6e 0d 0a 00                    er login...

00003146 <PM_HELP_APRS_5>:
    3146:	09 09 70 77 64 3d 3c 73 74 72 3e 3a 20 70 61 73     ..pwd=<str>: pas
    3156:	73 77 6f 72 64 0d 0a 00                             sword...

0000315e <PM_HELP_AT_1>:
    315e:	41 54 09 09 43 4d 44 20 74 6f 20 73 65 6e 64 20     AT..CMD to send 
    316e:	74 6f 20 74 68 65 20 53 49 4d 38 30 38 0d 0a 00     to the SIM808...

0000317e <PM_HELP_BIAS_1>:
    317e:	62 69 61 73 3d 09 09 30 2d 36 33 3a 20 62 69 61     bias=..0-63: bia
    318e:	73 20 76 6f 6c 74 61 67 65 20 00                    s voltage .

00003199 <PM_HELP_BIAS_2>:
    3199:	66 6f 72 20 4c 43 44 20 63 6f 6e 74 72 61 73 74     for LCD contrast
    31a9:	0d 0a 00                                            ...

000031ac <PM_HELP_BL_1>:
    31ac:	62 6c 3d 09 09 30 2d 32 35 35 3a 20 62 61 63 6b     bl=..0-255: back
    31bc:	6c 69 67 68 74 20 50 57 4d 2c 20 00                 light PWM, .

000031c8 <PM_HELP_BL_2>:
    31c8:	2d 31 3a 20 41 55 54 4f 2c 20 2d 32 3a 20 54 55     -1: AUTO, -2: TU
    31d8:	52 4e 4c 49 47 48 54 20 73 70 65 63 69 61 6c 0d     RNLIGHT special.
    31e8:	0a 00                                               ..

000031ea <PM_HELP_CAL_1>:
    31ea:	63 61 6c 3d 09 09 64 65 66 61 75 6c 74 73 3a 20     cal=..defaults: 
    31fa:	73 61 76 65 20 64 65 66 61 75 6c 74 20 76 61 6c     save default val
    320a:	75 65 73 20 00                                      ues .

0000320f <PM_HELP_CAL_2>:
    320f:	74 6f 20 45 45 50 52 4f 4d 0d 0a 00                 to EEPROM...

0000321b <PM_HELP_CAL_3>:
    321b:	09 09 61 63 63 65 6c 78 3a 20 58 2d 61 78 69 73     ..accelx: X-axis
    322b:	20 31 67 20 66 61 63 74 2d 63 61 6c 2c 20 59 2f      1g fact-cal, Y/
    323b:	5a 20 6f 66 66 73 65 74 2d 63 61 6c 0d 0a 00        Z offset-cal...

0000324a <PM_HELP_CAL_4>:
    324a:	09 09 61 63 63 65 6c 79 3a 20 59 2d 61 78 69 73     ..accely: Y-axis
    325a:	20 31 67 20 66 61 63 74 2d 63 61 6c 2c 20 58 2f      1g fact-cal, X/
    326a:	5a 20 6f 66 66 73 65 74 2d 63 61 6c 0d 0a 00        Z offset-cal...

00003279 <PM_HELP_CAL_5>:
    3279:	09 09 61 63 63 65 6c 7a 3a 20 5a 2d 61 78 69 73     ..accelz: Z-axis
    3289:	20 31 67 20 66 61 63 74 2d 63 61 6c 2c 20 58 2f      1g fact-cal, X/
    3299:	59 20 6f 66 66 73 65 74 2d 63 61 6c 0d 0a 00        Y offset-cal...

000032a8 <PM_HELP_CAL_6>:
    32a8:	09 09 67 79 72 6f 3a 20 72 65 64 75 63 65 20 47     ..gyro: reduce G
    32b8:	59 52 4f 20 6f 66 66 73 65 74 20 65 72 72 6f 72     YRO offset error
    32c8:	73 0d 0a 00                                         s...

000032cc <PM_HELP_DAC_1>:
    32cc:	64 61 63 3d 09 09 30 3a 20 74 75 72 6e 20 44 41     dac=..0: turn DA
    32dc:	43 42 20 6f 66 66 2c 20 00                          CB off, .

000032e5 <PM_HELP_DAC_2>:
    32e5:	31 3a 20 74 75 72 6e 20 44 41 43 42 20 6f 6e 0d     1: turn DACB on.
    32f5:	0a 00                                               ..

000032f7 <PM_HELP_DDS_1>:
    32f7:	64 64 73 3d 61 2c 62 2c 63 09 61 3a 20 44 44 53     dds=a,b,c.a: DDS
    3307:	30 20 66 72 65 71 75 65 6e 63 79 20 6d 48 7a 2c     0 frequency mHz,
    3317:	20 00                                                .

00003319 <PM_HELP_DDS_2>:
    3319:	62 3a 20 44 44 53 31 20 6d 48 7a 2c 20 00           b: DDS1 mHz, .

00003327 <PM_HELP_DDS_3>:
    3327:	63 3a 20 73 74 61 72 74 69 6e 67 20 70 68 61 73     c: starting phas
    3337:	65 20 6f 66 20 44 44 53 31 2d 44 44 53 30 20 64     e of DDS1-DDS0 d
    3347:	65 67 0d 0a 00                                      eg...

0000334c <PM_HELP_EB_1>:
    334c:	65 62 3d 09 09 30 3a 20 65 72 72 6f 72 20 62 65     eb=..0: error be
    335c:	65 70 20 4f 46 46 2c 20 31 3a 20 4f 4e 0d 0a 00     ep OFF, 1: ON...

0000336c <PM_HELP_ENV_T_1>:
    336c:	65 6e 76 5f 74 3d 09 09 74 65 6d 70 3a 20 6f 66     env_t=..temp: of
    337c:	20 65 6e 76 69 72 6f 6e 6d 65 6e 74 20 69 6e 20      environment in 
    338c:	64 65 67 43 0d 0a 00                                degC...

00003393 <PM_HELP_GSM_1>:
    3393:	67 73 6d 3d 09 09 30 3a 20 4f 46 46 2c 20 31 3a     gsm=..0: OFF, 1:
    33a3:	20 4f 4e 0d 0a 00                                    ON...

000033a9 <PM_HELP_GSM_2>:
    33a9:	09 09 61 70 72 73 3d 30 3a 20 41 50 52 53 20 76     ..aprs=0: APRS v
    33b9:	69 61 20 47 53 4d 20 4f 46 46 2c 20 31 3a 20 4f     ia GSM OFF, 1: O
    33c9:	4e 0d 0a 00                                         N...

000033cd <PM_HELP_GSM_3>:
    33cd:	09 09 70 69 6e 3d 3c 70 69 6e 3e 3a 20 74 68 65     ..pin=<pin>: the
    33dd:	20 50 49 4e 20 6f 66 20 74 68 65 20 47 53 4d 20      PIN of the GSM 
    33ed:	73 6d 61 72 74 20 63 61 72 64 0d 0a 00              smart card...

000033fa <PM_HELP_HELP_1>:
    33fa:	68 65 6c 70 09 09 54 68 69 73 20 69 6e 66 6f 72     help..This infor
    340a:	6d 61 74 69 6f 6e 20 70 61 67 65 20 00              mation page .

00003417 <PM_HELP_HELP_2>:
    3417:	61 62 6f 75 74 20 61 6c 6c 20 61 76 61 69 6c 61     about all availa
    3427:	62 6c 65 20 63 6f 6d 6d 61 6e 64 73 0d 0a 00        ble commands...

00003436 <PM_HELP_INFO_1>:
    3436:	69 6e 66 6f 3d 09 09 30 3a 20 4f 46 46 2c 20 30     info=..0: OFF, 0
    3446:	78 30 31 3a 20 41 54 78 6d 65 67 61 2c 20 00        x01: ATxmega, .

00003455 <PM_HELP_INFO_2>:
    3455:	30 78 30 32 3a 20 53 49 4d 38 30 38 2c 20 00        0x02: SIM808, .

00003464 <PM_HELP_INFO_3>:
    3464:	30 78 30 34 3a 20 31 50 50 53 2f 50 4c 4c 0d 0a     0x04: 1PPS/PLL..
	...

00003475 <PM_HELP_KB_1>:
    3475:	6b 62 3d 09 09 30 3a 20 6b 65 79 20 62 65 65 70     kb=..0: key beep
    3485:	20 4f 46 46 2c 20 31 3a 20 4f 4e 0d 0a 00            OFF, 1: ON...

00003493 <PM_HELP_PT_1>:
    3493:	70 74 3d 09 09 30 3a 20 70 69 74 63 68 20 74 6f     pt=..0: pitch to
    34a3:	6e 65 20 4f 46 46 2c 20 00                          ne OFF, .

000034ac <PM_HELP_PT_2>:
    34ac:	31 3a 20 74 75 72 6e 20 73 70 65 65 64 2c 20 32     1: turn speed, 2
    34bc:	3a 20 76 61 72 69 6f 6d 65 74 65 72 0d 0a 00        : variometer...

000034cb <PM_HELP_QNH_AUTO_1>:
    34cb:	71 6e 68 3d 09 09 61 75 74 6f 3a 20 68 65 69 67     qnh=..auto: heig
    34db:	68 74 20 69 73 20 74 61 6b 65 6e 20 66 72 6f 6d     ht is taken from
    34eb:	20 47 50 53 0d 0a 00                                 GPS...

000034f2 <PM_HELP_QNH_M_1>:
    34f2:	71 6e 68 5f 6d 3d 09 09 68 65 69 67 68 74 3a 20     qnh_m=..height: 
    3502:	66 69 78 65 64 20 76 61 6c 75 65 20 69 6e 20 6d     fixed value in m
    3512:	65 74 65 72 73 0d 0a 00                             eters...

0000351a <PM_HELP_RESET_1>:
    351a:	72 65 73 65 74 3d 09 09 31 3a 20 72 65 62 6f 6f     reset=..1: reboo
    352a:	74 20 41 4c 4c 0d 0a 00                             t ALL...

00003532 <PM_HELP_SHUT_1>:
    3532:	73 68 75 74 09 09 53 68 75 74 64 6f 77 6e 20 74     shut..Shutdown t
    3542:	68 69 73 20 64 65 76 69 63 65 0d 0a 00              his device...

0000354f <PM_HELP_XO_1>:
    354f:	78 6f 3d 09 09 30 2d 36 35 35 33 35 3a 20 56 43     xo=..0-65535: VC
    355f:	54 43 58 4f 20 70 75 6c 6c 20 76 6f 6c 74 61 67     TCXO pull voltag
    356f:	65 2c 20 00                                         e, .

00003573 <PM_HELP_XO_2>:
    3573:	2d 31 3a 20 50 4c 4c 20 4f 4e 0d 0a 00              -1: PLL ON...

00003580 <PM_IP_CMD_NewLine>:
    3580:	0d 0a 00                                            ...

00003583 <PM_IP_CMD_CmdLine>:
    3583:	0d 0a 3e 20 00                                      ..> .

00003588 <PM_IP_CMD_adc>:
    3588:	61 64 63 3d 00                                      adc=.

0000358d <PM_IP_CMD_aprs_num>:
    358d:	61 70 72 73 3d 00                                   aprs=.

00003593 <PM_IP_CMD_aprs_call>:
    3593:	61 70 72 73 3d 63 61 6c 6c 3d 00                    aprs=call=.

0000359e <PM_IP_CMD_aprs_ssid>:
    359e:	61 70 72 73 3d 73 73 69 64 3d 00                    aprs=ssid=.

000035a9 <PM_IP_CMD_aprs_user>:
    35a9:	61 70 72 73 3d 75 73 65 72 3d 00                    aprs=user=.

000035b4 <PM_IP_CMD_aprs_pwd>:
    35b4:	61 70 72 73 3d 70 77 64 3d 00                       aprs=pwd=.

000035be <PM_IP_CMD_AT>:
    35be:	41 54 00                                            AT.

000035c1 <PM_IP_CMD_A_slash>:
    35c1:	41 2f 00                                            A/.

000035c4 <PM_IP_CMD_bias>:
    35c4:	62 69 61 73 3d 00                                   bias=.

000035ca <PM_IP_CMD_bl>:
    35ca:	62 6c 3d 00                                         bl=.

000035ce <PM_IP_CMD_cal_accelx>:
    35ce:	63 61 6c 3d 61 63 63 65 6c 78 00                    cal=accelx.

000035d9 <PM_IP_CMD_cal_accely>:
    35d9:	63 61 6c 3d 61 63 63 65 6c 79 00                    cal=accely.

000035e4 <PM_IP_CMD_cal_accelz>:
    35e4:	63 61 6c 3d 61 63 63 65 6c 7a 00                    cal=accelz.

000035ef <PM_IP_CMD_cal_defaults>:
    35ef:	63 61 6c 3d 64 65 66 61 75 6c 74 73 00              cal=defaults.

000035fc <PM_IP_CMD_cal_gyro>:
    35fc:	63 61 6c 3d 67 79 72 6f 00                          cal=gyro.

00003605 <PM_IP_CMD_dac>:
    3605:	64 61 63 3d 00                                      dac=.

0000360a <PM_IP_CMD_dds>:
    360a:	64 64 73 3d 00                                      dds=.

0000360f <PM_IP_CMD_eb>:
    360f:	65 62 3d 00                                         eb=.

00003613 <PM_IP_CMD_env_t>:
    3613:	65 6e 76 5f 74 3d 00                                env_t=.

0000361a <PM_IP_CMD_gsm_num>:
    361a:	67 73 6d 3d 00                                      gsm=.

0000361f <PM_IP_CMD_gsm_aprs>:
    361f:	67 73 6d 3d 61 70 72 73 3d 00                       gsm=aprs=.

00003629 <PM_IP_CMD_gsm_pin>:
    3629:	67 73 6d 3d 70 69 6e 3d 00                          gsm=pin=.

00003632 <PM_IP_CMD_help>:
    3632:	68 65 6c 70 00                                      help.

00003637 <PM_IP_CMD_info>:
    3637:	69 6e 66 6f 3d 00                                   info=.

0000363d <PM_IP_CMD_kb>:
    363d:	6b 62 3d 00                                         kb=.

00003641 <PM_IP_CMD_pt>:
    3641:	70 74 3d 00                                         pt=.

00003645 <PM_IP_CMD_qnh_auto>:
    3645:	71 6e 68 3d 61 75 74 6f 00                          qnh=auto.

0000364e <PM_IP_CMD_qnh_m>:
    364e:	71 6e 68 5f 6d 3d 00                                qnh_m=.

00003655 <PM_IP_CMD_reset>:
    3655:	72 65 73 65 74 3d 00                                reset=.

0000365c <PM_IP_CMD_shut>:
    365c:	73 68 75 74 00                                      shut.

00003661 <PM_IP_CMD_xo>:
    3661:	78 6f 3d 00                                         xo=.

00003665 <PM_UNKNOWN_01>:
    3665:	0d 0a 3f 3f 3f 20 75 6e 6b 6e 6f 77 6e 20 63 6f     ..??? unknown co
    3675:	6d 6d 61 6e 64 20 2d 20 66 6f 72 20 61 73 73 69     mmand - for assi
    3685:	73 74 61 6e 63 65 20 65 6e 74 65 72 20 20 68 65     stance enter  he
    3695:	6c 70 0d 0a 00                                      lp...

0000369a <PM_FORMAT_02LD>:
    369a:	25 30 32 6c 64 00                                   %02ld.

000036a0 <PM_FORMAT_03LD>:
    36a0:	25 30 33 6c 64 00                                   %03ld.

000036a6 <PM_FORMAT_4LD>:
    36a6:	25 34 6c 64 00                                      %4ld.

000036ab <PM_FORMAT_4F1>:
    36ab:	25 34 2e 31 66 00                                   %4.1f.

000036b1 <PM_FORMAT_5F1>:
    36b1:	25 35 2e 31 66 00                                   %5.1f.

000036b7 <PM_FORMAT_5F3>:
    36b7:	25 35 2e 33 66 00                                   %5.3f.

000036bd <PM_FORMAT_05LD>:
    36bd:	25 30 35 6c 64 00                                   %05ld.

000036c3 <PM_FORMAT_05F2>:
    36c3:	25 30 35 2e 32 66 00                                %05.2f.

000036ca <PM_FORMAT_07F2>:
    36ca:	25 30 37 2e 32 66 00                                %07.2f.

000036d1 <PM_FORMAT_KMPH>:
    36d1:	6b 6d 68 00                                         kmh.

000036d5 <PM_TWI1_INIT_HYGRO_01>:
    36d5:	0d 0a 54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 48     ..TWI-onboard: H
    36e5:	79 67 72 6f 20 53 48 54 33 31 2d 44 49 53 20 2d     ygro SHT31-DIS -
    36f5:	20 49 32 43 20 61 64 64 72 65 73 73 3a 20 30 78      I2C address: 0x
    3705:	25 30 32 58 0d 0a 00                                %02X...

0000370c <PM_TWI1_INIT_HYGRO_02>:
    370c:	54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 48 79 67     TWI-onboard: Hyg
    371c:	72 6f 20 53 48 54 33 31 2d 44 49 53 20 2d 20 20     ro SHT31-DIS -  
    372c:	20 61 64 64 72 65 73 73 20 4e 41 43 4b 20 2f 20      address NACK / 
    373c:	27 62 72 65 61 6b 27 20 62 61 64 20 72 65 73 70     'break' bad resp
    374c:	6f 6e 73 65 0d 0a 00                                onse...

00003753 <PM_TWI1_INIT_HYGRO_03>:
    3753:	54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 48 79 67     TWI-onboard: Hyg
    3763:	72 6f 20 53 48 54 33 31 2d 44 49 53 20 2d 20 20     ro SHT31-DIS -  
    3773:	20 73 74 61 74 75 73 3a 20 30 78 25 30 32 58 0d      status: 0x%02X.
    3783:	0a 00                                               ..

00003785 <PM_TWI1_INIT_HYGRO_04>:
    3785:	54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 20 49 4e     TWI-onboard:  IN
    3795:	49 54 20 73 75 63 63 65 73 73 2e 0d 0a 00           IT success....

000037a3 <PM_TWI1_INIT_HYGRO_05>:
    37a3:	54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 20 2e 2e     TWI-onboard:  ..
    37b3:	2e 20 64 65 76 69 63 65 20 6e 6f 74 20 6f 6e 20     . device not on 
    37c3:	62 6f 61 72 64 2e 20 28 73 63 3d 25 64 29 0d 0a     board. (sc=%d)..
	...

000037d4 <PM_TWI1_INIT_ONBOARD_HYGRO_OK>:
    37d4:	49 6e 69 74 3a 20 48 79 67 72 6f 20 73 75 63 63     Init: Hygro succ
    37e4:	65 73 73 00                                         ess.

000037e8 <PM_TWI1_INIT_GYRO_01>:
    37e8:	0d 0a 54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 47     ..TWI-onboard: G
    37f8:	79 72 6f 20 4d 50 55 2d 39 32 35 30 20 2d 20 49     yro MPU-9250 - I
    3808:	32 43 20 61 64 64 72 65 73 73 3a 20 30 78 25 30     2C address: 0x%0
    3818:	32 58 2c 20 30 78 25 30 32 58 0d 0a 00              2X, 0x%02X...

00003825 <PM_TWI1_INIT_GYRO_02>:
    3825:	54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 47 79 72     TWI-onboard: Gyr
    3835:	6f 20 4d 50 55 2d 39 32 35 30 20 20 20 2d 20 20     o MPU-9250   -  
    3845:	20 27 72 65 73 65 74 20 31 27 20 62 61 64 20 72      'reset 1' bad r
    3855:	65 73 70 6f 6e 73 65 0d 0a 00                       esponse...

0000385f <PM_TWI1_INIT_GYRO_03>:
    385f:	54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 47 79 72     TWI-onboard: Gyr
    386f:	6f 20 4d 50 55 2d 39 32 35 30 20 2d 20 20 20 20     o MPU-9250 -    
    387f:	20 76 65 72 73 69 6f 6e 3a 20 30 78 25 30 32 58      version: 0x%02X
    388f:	2c 20 30 78 25 30 32 58 0d 0a 00                    , 0x%02X...

0000389a <PM_TWI1_INIT_GYRO_04>:
    389a:	54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 20 49 4e     TWI-onboard:  IN
    38aa:	49 54 20 73 75 63 63 65 73 73 2e 0d 0a 00           IT success....

000038b8 <PM_TWI1_INIT_GYRO_05>:
    38b8:	54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 20 2e 2e     TWI-onboard:  ..
    38c8:	2e 20 64 65 76 69 63 65 20 6e 6f 74 20 6f 6e 20     . device not on 
    38d8:	62 6f 61 72 64 2e 20 28 73 63 3d 25 64 29 0d 0a     board. (sc=%d)..
	...

000038e9 <PM_TWI1_INIT_ONBOARD_GYRO_OK>:
    38e9:	49 6e 69 74 3a 20 47 79 72 6f 20 20 73 75 63 63     Init: Gyro  succ
    38f9:	65 73 73 00                                         ess.

000038fd <PM_TWI1_INIT_BARO_01>:
    38fd:	0d 0a 54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 42     ..TWI-onboard: B
    390d:	61 72 6f 20 4d 53 35 36 30 37 30 32 42 41 30 33     aro MS560702BA03
    391d:	2d 35 30 20 2d 20 49 32 43 20 61 64 64 72 65 73     -50 - I2C addres
    392d:	73 3a 20 30 78 25 30 32 58 0d 0a 00                 s: 0x%02X...

00003939 <PM_TWI1_INIT_BARO_02>:
    3939:	54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 20 42 41     TWI-onboard:  BA
    3949:	44 20 72 65 61 64 69 6e 67 20 73 65 72 69 61 6c     D reading serial
    3959:	2f 43 52 43 20 77 6f 72 64 2e 20 28 73 63 3d 25     /CRC word. (sc=%
    3969:	64 29 0d 0a 00                                      d)...

0000396e <PM_TWI1_INIT_BARO_03>:
    396e:	54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 42 61 72     TWI-onboard: Bar
    397e:	6f 20 4d 53 35 36 30 37 30 32 42 41 30 33 2d 35     o MS560702BA03-5
    398e:	30 20 2d 20 20 20 20 20 73 65 72 69 61 6c 23 3a     0 -     serial#:
    399e:	20 25 64 0d 0a 00                                    %d...

000039a4 <PM_TWI1_INIT_BARO_04>:
    39a4:	54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 20 42 41     TWI-onboard:  BA
    39b4:	44 20 72 65 61 64 69 6e 67 20 50 52 4f 4d 20 61     D reading PROM a
    39c4:	64 64 72 65 73 73 20 25 64 2e 20 28 73 63 3d 25     ddress %d. (sc=%
    39d4:	64 29 0d 0a 00                                      d)...

000039d9 <PM_TWI1_INIT_BARO_05>:
    39d9:	54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 20 49 4e     TWI-onboard:  IN
    39e9:	49 54 20 73 75 63 63 65 73 73 2e 0d 0a 00           IT success....

000039f7 <PM_TWI1_INIT_BARO_06>:
    39f7:	54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 20 2e 2e     TWI-onboard:  ..
    3a07:	2e 20 64 65 76 69 63 65 20 6e 6f 74 20 6f 6e 20     . device not on 
    3a17:	62 6f 61 72 64 2e 20 28 73 63 3d 25 64 29 0d 0a     board. (sc=%d)..
	...

00003a28 <PM_TWI1_INIT_ONBOARD_BARO_OK>:
    3a28:	49 6e 69 74 3a 20 42 61 72 6f 20 20 73 75 63 63     Init: Baro  succ
    3a38:	65 73 73 00                                         ess.

00003a3c <PM_TWI1_INIT_ONBOARD_01>:
    3a3c:	2d 2d 2d 2d 2d 2d 2d 2d 2d 2d 2d 0d 0a 0d 0a 00     -----------.....

00003a4c <PM_TWIHEADER_FINDMESAT>:
    3a4c:	46 69 6e 64 4d 65 53 41 54 00                       FindMeSAT.

00003a56 <PM_TWIHEADER_BY_DF4IAH>:
    3a56:	62 79 20 44 46 34 49 41 48 00                       by DF4IAH.

00003a60 <PM_TWIINIT_DATE_TIME>:
    3a60:	20 20 20 20 2d 20 20 2d 20 20 20 20 20 3a 20 20         -  -     :  
    3a70:	3a 20 20 20 55 54 43 00                             :   UTC.

00003a78 <PM_TWIINIT_MP_TEMP>:
    3a78:	6d 50 20 54 65 6d 70 20 3d 00                       mP Temp =.

00003a82 <PM_TWIINIT_MP_UUSB>:
    3a82:	55 75 73 62 20 3d 00                                Uusb =.

00003a89 <PM_TWIINIT_MP_UBAT>:
    3a89:	55 62 61 74 20 3d 00                                Ubat =.

00003a90 <PM_TWIINIT_MP_UVCTCXO>:
    3a90:	55 76 63 74 63 78 6f 20 3d 00                       Uvctcxo =.

00003a9a <PM_TWIINIT_ENV_TEMP>:
    3a9a:	45 6e 76 54 65 6d 70 20 3d 00                       EnvTemp =.

00003aa4 <PM_TWIINIT_ENV_RELH>:
    3aa4:	45 6e 76 52 65 6c 48 20 3d 00                       EnvRelH =.

00003aae <PM_TWIINIT_DP_TEMP>:
    3aae:	44 50 5f 54 65 6d 70 20 3d 00                       DP_Temp =.

00003ab8 <PM_TWIINIT_QNH>:
    3ab8:	51 4e 48 20 68 50 61 20 3d 00                       QNH hPa =.

00003ac2 <PM_TWIINIT_C>:
    3ac2:	43 00                                               C.

00003ac4 <PM_TWIINIT_V>:
    3ac4:	56 00                                               V.

00003ac6 <PM_TWIINIT_P100>:
    3ac6:	25 00                                               %.

00003ac8 <PM_TWIINIT_GX>:
    3ac8:	47 78 00                                            Gx.

00003acb <PM_TWIINIT_GY>:
    3acb:	47 79 00                                            Gy.

00003ace <PM_TWIINIT_GZ>:
    3ace:	47 7a 00                                            Gz.

00003ad1 <PM_TWIINIT_MAGNETICS>:
    3ad1:	4d 61 67 6e 65 74 69 63 73 00                       Magnetics.

00003adb <PM_TWIINIT_ACCEL>:
    3adb:	41 63 63 65 6c 2e 00                                Accel..

00003ae2 <PM_APRS_TX_HTTP_L1>:
    3ae2:	50 4f 53 54 20 2f 20 48 54 54 50 2f 31 2e 31 0d     POST / HTTP/1.1.
    3af2:	0a 00                                               ..

00003af4 <PM_APRS_TX_HTTP_L2>:
    3af4:	43 6f 6e 74 65 6e 74 2d 4c 65 6e 67 74 68 3a 20     Content-Length: 
    3b04:	25 64 0d 0a 00                                      %d...

00003b09 <PM_APRS_TX_HTTP_L3>:
    3b09:	43 6f 6e 74 65 6e 74 2d 54 79 70 65 3a 20 61 70     Content-Type: ap
    3b19:	70 6c 69 63 61 74 69 6f 6e 2f 6f 63 74 65 74 2d     plication/octet-
    3b29:	73 74 72 65 61 6d 0d 0a 00                          stream...

00003b32 <PM_APRS_TX_HTTP_L4>:
    3b32:	41 63 63 65 70 74 2d 54 79 70 65 3a 20 74 65 78     Accept-Type: tex
    3b42:	74 2f 70 6c 61 69 6e 0d 0a 0d 0a 00                 t/plain.....

00003b4e <PM_APRS_TX_LOGIN>:
    3b4e:	75 73 65 72 20 25 73 20 70 61 73 73 20 25 73 20     user %s pass %s 
    3b5e:	76 65 72 73 20 25 73 20 25 73 0d 0a 00              vers %s %s...

00003b6b <PM_APRS_TX_FORWARD>:
    3b6b:	25 73 25 73 3e 41 50 52 53 2c 54 43 50 49 50 2a     %s%s>APRS,TCPIP*
    3b7b:	3a 00                                               :.

00003b7d <PM_APRS_TX_POS>:
    3b7d:	21 25 30 32 64 25 35 2e 32 66 25 63 25 63 25 30     !%02d%5.2f%c%c%0
    3b8d:	33 64 25 35 2e 32 66 25 63 25 63 25 30 33 64 2f     3d%5.2f%c%c%03d/
    3b9d:	25 30 33 64 00                                      %03d.

00003ba2 <PM_APRS_TX_N1>:
    3ba2:	25 63 47 78 3d 25 2b 30 36 2e 31 66 64 20 47 79     %cGx=%+06.1fd Gy
    3bb2:	3d 25 2b 30 36 2e 31 66 64 20 47 7a 3d 25 2b 30     =%+06.1fd Gz=%+0
    3bc2:	36 2e 31 66 64 00                                   6.1fd.

00003bc8 <PM_APRS_TX_N2>:
    3bc8:	25 63 41 78 3d 25 2b 36 2e 33 66 67 20 41 79 3d     %cAx=%+6.3fg Ay=
    3bd8:	25 2b 36 2e 33 66 67 20 41 7a 3d 25 2b 36 2e 33     %+6.3fg Az=%+6.3
    3be8:	66 67 00                                            fg.

00003beb <PM_APRS_TX_N3>:
    3beb:	25 63 4d 78 3d 25 2b 36 2e 31 66 75 54 20 4d 79     %cMx=%+6.1fuT My
    3bfb:	3d 25 2b 36 2e 31 66 75 54 20 4d 7a 3d 25 2b 36     =%+6.1fuT Mz=%+6
    3c0b:	2e 31 66 75 54 00                                   .1fuT.

00003c11 <PM_APRS_TX_N4>:
    3c11:	25 63 2f 41 3d 25 30 36 6c 64 20 44 50 3d 25 2b     %c/A=%06ld DP=%+
    3c21:	35 2e 32 66 43 20 51 4e 48 3d 25 37 2e 32 66 68     5.2fC QNH=%7.2fh
    3c31:	50 61 00                                            Pa.

00003c34 <PM_DEBUG_MAIN_1PPS_1>:
    3c34:	44 45 42 55 47 5f 4d 41 49 4e 5f 31 50 50 53 3a     DEBUG_MAIN_1PPS:
    3c44:	20 64 69 66 66 3d 25 2b 30 34 64 2c 20 6c 61 73      diff=%+04d, las
    3c54:	74 5f 61 64 6a 75 73 74 3d 25 64 2c 20 69 6e 53     t_adjust=%d, inS
    3c64:	70 61 6e 3d 25 64 2c 20 00                          pan=%d, .

00003c6d <PM_DEBUG_MAIN_1PPS_2>:
    3c6d:	64 6f 55 70 64 61 74 65 3d 25 64 2c 20 6f 75 74     doUpdate=%d, out
    3c7d:	4f 66 53 79 6e 63 3d 25 64 0d 0a 00 00              OfSync=%d....

00003c8a <__ctors_end>:
    3c8a:	11 24       	eor	r1, r1
    3c8c:	1f be       	out	0x3f, r1	; 63
    3c8e:	cf ef       	ldi	r28, 0xFF	; 255
    3c90:	cd bf       	out	0x3d, r28	; 61
    3c92:	df e5       	ldi	r29, 0x5F	; 95
    3c94:	de bf       	out	0x3e, r29	; 62
    3c96:	00 e0       	ldi	r16, 0x00	; 0
    3c98:	0c bf       	out	0x3c, r16	; 60

00003c9a <__do_copy_data>:
    3c9a:	13 e2       	ldi	r17, 0x23	; 35
    3c9c:	a0 e0       	ldi	r26, 0x00	; 0
    3c9e:	b0 e2       	ldi	r27, 0x20	; 32
    3ca0:	e8 ee       	ldi	r30, 0xE8	; 232
    3ca2:	fb e6       	ldi	r31, 0x6B	; 107
    3ca4:	02 e0       	ldi	r16, 0x02	; 2
    3ca6:	0b bf       	out	0x3b, r16	; 59
    3ca8:	02 c0       	rjmp	.+4      	; 0x3cae <__do_copy_data+0x14>
    3caa:	07 90       	elpm	r0, Z+
    3cac:	0d 92       	st	X+, r0
    3cae:	a4 34       	cpi	r26, 0x44	; 68
    3cb0:	b1 07       	cpc	r27, r17
    3cb2:	d9 f7       	brne	.-10     	; 0x3caa <__do_copy_data+0x10>

00003cb4 <__do_clear_bss>:
    3cb4:	22 e3       	ldi	r18, 0x32	; 50
    3cb6:	a4 e4       	ldi	r26, 0x44	; 68
    3cb8:	b3 e2       	ldi	r27, 0x23	; 35
    3cba:	01 c0       	rjmp	.+2      	; 0x3cbe <.do_clear_bss_start>

00003cbc <.do_clear_bss_loop>:
    3cbc:	1d 92       	st	X+, r1

00003cbe <.do_clear_bss_start>:
    3cbe:	a3 3c       	cpi	r26, 0xC3	; 195
    3cc0:	b2 07       	cpc	r27, r18
    3cc2:	e1 f7       	brne	.-8      	; 0x3cbc <.do_clear_bss_loop>
    3cc4:	0f 94 7f 0c 	call	0x218fe	; 0x218fe <main>
    3cc8:	0d 94 d0 35 	jmp	0x26ba0	; 0x26ba0 <_exit>

00003ccc <__bad_interrupt>:
    3ccc:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00003cd0 <cpu_irq_save>:
#endif

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
    3cd0:	cf 93       	push	r28
    3cd2:	df 93       	push	r29
    3cd4:	1f 92       	push	r1
    3cd6:	cd b7       	in	r28, 0x3d	; 61
    3cd8:	de b7       	in	r29, 0x3e	; 62
	volatile irqflags_t flags = SREG;
    3cda:	8f e3       	ldi	r24, 0x3F	; 63
    3cdc:	90 e0       	ldi	r25, 0x00	; 0
    3cde:	fc 01       	movw	r30, r24
    3ce0:	80 81       	ld	r24, Z
    3ce2:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    3ce4:	f8 94       	cli
	return flags;
    3ce6:	89 81       	ldd	r24, Y+1	; 0x01
}
    3ce8:	0f 90       	pop	r0
    3cea:	df 91       	pop	r29
    3cec:	cf 91       	pop	r28
    3cee:	08 95       	ret

00003cf0 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
    3cf0:	cf 93       	push	r28
    3cf2:	df 93       	push	r29
    3cf4:	1f 92       	push	r1
    3cf6:	cd b7       	in	r28, 0x3d	; 61
    3cf8:	de b7       	in	r29, 0x3e	; 62
    3cfa:	89 83       	std	Y+1, r24	; 0x01
	barrier();
	SREG = flags;
    3cfc:	8f e3       	ldi	r24, 0x3F	; 63
    3cfe:	90 e0       	ldi	r25, 0x00	; 0
    3d00:	29 81       	ldd	r18, Y+1	; 0x01
    3d02:	fc 01       	movw	r30, r24
    3d04:	20 83       	st	Z, r18
}
    3d06:	00 00       	nop
    3d08:	0f 90       	pop	r0
    3d0a:	df 91       	pop	r29
    3d0c:	cf 91       	pop	r28
    3d0e:	08 95       	ret

00003d10 <osc_get_rate>:
	}
}
//@}

static inline uint32_t osc_get_rate(uint8_t id)
{
    3d10:	cf 93       	push	r28
    3d12:	df 93       	push	r29
    3d14:	1f 92       	push	r1
    3d16:	cd b7       	in	r28, 0x3d	; 61
    3d18:	de b7       	in	r29, 0x3e	; 62
    3d1a:	89 83       	std	Y+1, r24	; 0x01
	Assert(id != OSC_ID_USBSOF);

	switch (id) {
    3d1c:	89 81       	ldd	r24, Y+1	; 0x01
    3d1e:	88 2f       	mov	r24, r24
    3d20:	90 e0       	ldi	r25, 0x00	; 0
    3d22:	82 30       	cpi	r24, 0x02	; 2
    3d24:	91 05       	cpc	r25, r1
    3d26:	89 f0       	breq	.+34     	; 0x3d4a <osc_get_rate+0x3a>
    3d28:	83 30       	cpi	r24, 0x03	; 3
    3d2a:	91 05       	cpc	r25, r1
    3d2c:	1c f4       	brge	.+6      	; 0x3d34 <osc_get_rate+0x24>
    3d2e:	01 97       	sbiw	r24, 0x01	; 1
    3d30:	39 f0       	breq	.+14     	; 0x3d40 <osc_get_rate+0x30>
    3d32:	1a c0       	rjmp	.+52     	; 0x3d68 <osc_get_rate+0x58>
    3d34:	84 30       	cpi	r24, 0x04	; 4
    3d36:	91 05       	cpc	r25, r1
    3d38:	69 f0       	breq	.+26     	; 0x3d54 <osc_get_rate+0x44>
    3d3a:	08 97       	sbiw	r24, 0x08	; 8
    3d3c:	81 f0       	breq	.+32     	; 0x3d5e <osc_get_rate+0x4e>
    3d3e:	14 c0       	rjmp	.+40     	; 0x3d68 <osc_get_rate+0x58>
	case OSC_ID_RC2MHZ:
		return 2000000UL;
    3d40:	80 e8       	ldi	r24, 0x80	; 128
    3d42:	94 e8       	ldi	r25, 0x84	; 132
    3d44:	ae e1       	ldi	r26, 0x1E	; 30
    3d46:	b0 e0       	ldi	r27, 0x00	; 0
    3d48:	12 c0       	rjmp	.+36     	; 0x3d6e <osc_get_rate+0x5e>

	case OSC_ID_RC32MHZ:
#ifdef CONFIG_OSC_RC32_CAL
		return CONFIG_OSC_RC32_CAL;
    3d4a:	80 e0       	ldi	r24, 0x00	; 0
    3d4c:	9c e6       	ldi	r25, 0x6C	; 108
    3d4e:	ac ed       	ldi	r26, 0xDC	; 220
    3d50:	b2 e0       	ldi	r27, 0x02	; 2
    3d52:	0d c0       	rjmp	.+26     	; 0x3d6e <osc_get_rate+0x5e>
#else
		return 32000000UL;
#endif

	case OSC_ID_RC32KHZ:
		return 32768UL;
    3d54:	80 e0       	ldi	r24, 0x00	; 0
    3d56:	90 e8       	ldi	r25, 0x80	; 128
    3d58:	a0 e0       	ldi	r26, 0x00	; 0
    3d5a:	b0 e0       	ldi	r27, 0x00	; 0
    3d5c:	08 c0       	rjmp	.+16     	; 0x3d6e <osc_get_rate+0x5e>

#ifdef BOARD_XOSC_HZ
	case OSC_ID_XOSC:
		return BOARD_XOSC_HZ;
    3d5e:	80 e0       	ldi	r24, 0x00	; 0
    3d60:	9d e2       	ldi	r25, 0x2D	; 45
    3d62:	a1 e3       	ldi	r26, 0x31	; 49
    3d64:	b1 e0       	ldi	r27, 0x01	; 1
    3d66:	03 c0       	rjmp	.+6      	; 0x3d6e <osc_get_rate+0x5e>
#endif

	default:
		Assert(false);
		return 0;
    3d68:	80 e0       	ldi	r24, 0x00	; 0
    3d6a:	90 e0       	ldi	r25, 0x00	; 0
    3d6c:	dc 01       	movw	r26, r24
	}
}
    3d6e:	bc 01       	movw	r22, r24
    3d70:	cd 01       	movw	r24, r26
    3d72:	0f 90       	pop	r0
    3d74:	df 91       	pop	r29
    3d76:	cf 91       	pop	r28
    3d78:	08 95       	ret

00003d7a <pll_get_default_rate_priv>:
 *
 * \retval Output clock rate from PLL.
 */
static inline uint32_t pll_get_default_rate_priv(enum pll_source src,
		unsigned int mul, unsigned int div)
{
    3d7a:	cf 93       	push	r28
    3d7c:	df 93       	push	r29
    3d7e:	cd b7       	in	r28, 0x3d	; 61
    3d80:	de b7       	in	r29, 0x3e	; 62
    3d82:	29 97       	sbiw	r28, 0x09	; 9
    3d84:	cd bf       	out	0x3d, r28	; 61
    3d86:	de bf       	out	0x3e, r29	; 62
    3d88:	8d 83       	std	Y+5, r24	; 0x05
    3d8a:	6e 83       	std	Y+6, r22	; 0x06
    3d8c:	7f 83       	std	Y+7, r23	; 0x07
    3d8e:	48 87       	std	Y+8, r20	; 0x08
    3d90:	59 87       	std	Y+9, r21	; 0x09
	uint32_t rate;

	switch (src) {
    3d92:	8d 81       	ldd	r24, Y+5	; 0x05
    3d94:	88 2f       	mov	r24, r24
    3d96:	90 e0       	ldi	r25, 0x00	; 0
    3d98:	80 38       	cpi	r24, 0x80	; 128
    3d9a:	91 05       	cpc	r25, r1
    3d9c:	79 f0       	breq	.+30     	; 0x3dbc <pll_get_default_rate_priv+0x42>
    3d9e:	80 3c       	cpi	r24, 0xC0	; 192
    3da0:	91 05       	cpc	r25, r1
    3da2:	a9 f0       	breq	.+42     	; 0x3dce <pll_get_default_rate_priv+0x54>
    3da4:	89 2b       	or	r24, r25
    3da6:	09 f0       	breq	.+2      	; 0x3daa <pll_get_default_rate_priv+0x30>
		rate = osc_get_rate(OSC_ID_XOSC);
		Assert(div == 1);
		break;

	default:
		break;
    3da8:	1b c0       	rjmp	.+54     	; 0x3de0 <pll_get_default_rate_priv+0x66>
{
	uint32_t rate;

	switch (src) {
	case PLL_SRC_RC2MHZ:
		rate = 2000000UL;
    3daa:	80 e8       	ldi	r24, 0x80	; 128
    3dac:	94 e8       	ldi	r25, 0x84	; 132
    3dae:	ae e1       	ldi	r26, 0x1E	; 30
    3db0:	b0 e0       	ldi	r27, 0x00	; 0
    3db2:	89 83       	std	Y+1, r24	; 0x01
    3db4:	9a 83       	std	Y+2, r25	; 0x02
    3db6:	ab 83       	std	Y+3, r26	; 0x03
    3db8:	bc 83       	std	Y+4, r27	; 0x04
		Assert(div == 1);
		break;
    3dba:	12 c0       	rjmp	.+36     	; 0x3de0 <pll_get_default_rate_priv+0x66>

	case PLL_SRC_RC32MHZ:
#ifdef CONFIG_OSC_RC32_CAL //32MHz oscillator is calibrated to another frequency
		rate = CONFIG_OSC_RC32_CAL / 4;
    3dbc:	80 e0       	ldi	r24, 0x00	; 0
    3dbe:	9b e1       	ldi	r25, 0x1B	; 27
    3dc0:	a7 eb       	ldi	r26, 0xB7	; 183
    3dc2:	b0 e0       	ldi	r27, 0x00	; 0
    3dc4:	89 83       	std	Y+1, r24	; 0x01
    3dc6:	9a 83       	std	Y+2, r25	; 0x02
    3dc8:	ab 83       	std	Y+3, r26	; 0x03
    3dca:	bc 83       	std	Y+4, r27	; 0x04
#else
		rate = 8000000UL;
 #endif
		Assert(div == 4);
		break;
    3dcc:	09 c0       	rjmp	.+18     	; 0x3de0 <pll_get_default_rate_priv+0x66>

	case PLL_SRC_XOSC:
		rate = osc_get_rate(OSC_ID_XOSC);
    3dce:	88 e0       	ldi	r24, 0x08	; 8
    3dd0:	9f df       	rcall	.-194    	; 0x3d10 <osc_get_rate>
    3dd2:	dc 01       	movw	r26, r24
    3dd4:	cb 01       	movw	r24, r22
    3dd6:	89 83       	std	Y+1, r24	; 0x01
    3dd8:	9a 83       	std	Y+2, r25	; 0x02
    3dda:	ab 83       	std	Y+3, r26	; 0x03
    3ddc:	bc 83       	std	Y+4, r27	; 0x04
		Assert(div == 1);
		break;
    3dde:	00 00       	nop
		break;
	}

	Assert(rate >= 440000UL);

	rate *= mul;
    3de0:	8e 81       	ldd	r24, Y+6	; 0x06
    3de2:	9f 81       	ldd	r25, Y+7	; 0x07
    3de4:	cc 01       	movw	r24, r24
    3de6:	a0 e0       	ldi	r26, 0x00	; 0
    3de8:	b0 e0       	ldi	r27, 0x00	; 0
    3dea:	29 81       	ldd	r18, Y+1	; 0x01
    3dec:	3a 81       	ldd	r19, Y+2	; 0x02
    3dee:	4b 81       	ldd	r20, Y+3	; 0x03
    3df0:	5c 81       	ldd	r21, Y+4	; 0x04
    3df2:	bc 01       	movw	r22, r24
    3df4:	cd 01       	movw	r24, r26
    3df6:	0f 94 d0 2c 	call	0x259a0	; 0x259a0 <__mulsi3>
    3dfa:	dc 01       	movw	r26, r24
    3dfc:	cb 01       	movw	r24, r22
    3dfe:	89 83       	std	Y+1, r24	; 0x01
    3e00:	9a 83       	std	Y+2, r25	; 0x02
    3e02:	ab 83       	std	Y+3, r26	; 0x03
    3e04:	bc 83       	std	Y+4, r27	; 0x04

	Assert(rate >= PLL_MIN_HZ);
	Assert(rate <= PLL_MAX_HZ);

	return rate;
    3e06:	89 81       	ldd	r24, Y+1	; 0x01
    3e08:	9a 81       	ldd	r25, Y+2	; 0x02
    3e0a:	ab 81       	ldd	r26, Y+3	; 0x03
    3e0c:	bc 81       	ldd	r27, Y+4	; 0x04
}
    3e0e:	bc 01       	movw	r22, r24
    3e10:	cd 01       	movw	r24, r26
    3e12:	29 96       	adiw	r28, 0x09	; 9
    3e14:	cd bf       	out	0x3d, r28	; 61
    3e16:	de bf       	out	0x3e, r29	; 62
    3e18:	df 91       	pop	r29
    3e1a:	cf 91       	pop	r28
    3e1c:	08 95       	ret

00003e1e <sysclk_get_main_hz>:
 * dynamic setups as well.
 *
 * \return Frequency of the main system clock, in Hz.
 */
static inline uint32_t sysclk_get_main_hz(void)
{
    3e1e:	cf 93       	push	r28
    3e20:	df 93       	push	r29
    3e22:	cd b7       	in	r28, 0x3d	; 61
    3e24:	de b7       	in	r29, 0x3e	; 62
		return BOARD_XOSC_HZ;
#endif

#ifdef CONFIG_PLL0_SOURCE
	case SYSCLK_SRC_PLL:
		return pll_get_default_rate(0);
    3e26:	41 e0       	ldi	r20, 0x01	; 1
    3e28:	50 e0       	ldi	r21, 0x00	; 0
    3e2a:	63 e0       	ldi	r22, 0x03	; 3
    3e2c:	70 e0       	ldi	r23, 0x00	; 0
    3e2e:	80 ec       	ldi	r24, 0xC0	; 192
    3e30:	a4 df       	rcall	.-184    	; 0x3d7a <pll_get_default_rate_priv>
    3e32:	dc 01       	movw	r26, r24
    3e34:	cb 01       	movw	r24, r22

	default:
		//unhandled_case(CONFIG_SYSCLK_SOURCE);
		return 0;
	}
}
    3e36:	bc 01       	movw	r22, r24
    3e38:	cd 01       	movw	r24, r26
    3e3a:	df 91       	pop	r29
    3e3c:	cf 91       	pop	r28
    3e3e:	08 95       	ret

00003e40 <sysclk_get_per4_hz>:
 * This clock can run up to four times faster than the CPU clock.
 *
 * \return Frequency of the clk_PER4 clock, in Hz.
 */
static inline uint32_t sysclk_get_per4_hz(void)
{
    3e40:	cf 93       	push	r28
    3e42:	df 93       	push	r29
    3e44:	1f 92       	push	r1
    3e46:	cd b7       	in	r28, 0x3d	; 61
    3e48:	de b7       	in	r29, 0x3e	; 62
#endif
	if (CONFIG_SYSCLK_PSADIV & (1U << CLK_PSADIV_gp)) {
		shift = (CONFIG_SYSCLK_PSADIV >> (1 + CLK_PSADIV_gp)) + 1;
	}

	return sysclk_get_main_hz() >> shift;
    3e4a:	19 82       	std	Y+1, r1	; 0x01
    3e4c:	e8 df       	rcall	.-48     	; 0x3e1e <sysclk_get_main_hz>
    3e4e:	dc 01       	movw	r26, r24
    3e50:	cb 01       	movw	r24, r22
    3e52:	29 81       	ldd	r18, Y+1	; 0x01
    3e54:	22 2f       	mov	r18, r18
    3e56:	30 e0       	ldi	r19, 0x00	; 0
    3e58:	04 c0       	rjmp	.+8      	; 0x3e62 <sysclk_get_per4_hz+0x22>
    3e5a:	b6 95       	lsr	r27
    3e5c:	a7 95       	ror	r26
    3e5e:	97 95       	ror	r25
    3e60:	87 95       	ror	r24
    3e62:	2a 95       	dec	r18
}
    3e64:	d2 f7       	brpl	.-12     	; 0x3e5a <sysclk_get_per4_hz+0x1a>
    3e66:	bc 01       	movw	r22, r24
    3e68:	cd 01       	movw	r24, r26
    3e6a:	0f 90       	pop	r0
    3e6c:	df 91       	pop	r29
    3e6e:	cf 91       	pop	r28
    3e70:	08 95       	ret

00003e72 <sysclk_get_per2_hz>:
 * This clock can run up to two times faster than the CPU clock.
 *
 * \return Frequency of the clk_PER2 clock, in Hz.
 */
static inline uint32_t sysclk_get_per2_hz(void)
{
    3e72:	cf 93       	push	r28
    3e74:	df 93       	push	r29
    3e76:	cd b7       	in	r28, 0x3d	; 61
	switch (CONFIG_SYSCLK_PSBCDIV) {
	case SYSCLK_PSBCDIV_1_1: /* Fall through */
	case SYSCLK_PSBCDIV_1_2:
		return sysclk_get_per4_hz();
    3e78:	de b7       	in	r29, 0x3e	; 62
    3e7a:	e2 df       	rcall	.-60     	; 0x3e40 <sysclk_get_per4_hz>
    3e7c:	dc 01       	movw	r26, r24

	default:
		//unhandled_case(CONFIG_SYSCLK_PSBCDIV);
		return 0;
	}
}
    3e7e:	cb 01       	movw	r24, r22
    3e80:	bc 01       	movw	r22, r24
    3e82:	cd 01       	movw	r24, r26
    3e84:	df 91       	pop	r29
    3e86:	cf 91       	pop	r28
    3e88:	08 95       	ret

00003e8a <sysclk_get_per_hz>:
 * is set.
 *
 * \return Frequency of the clk_PER clock, in Hz.
 */
static inline uint32_t sysclk_get_per_hz(void)
{
    3e8a:	cf 93       	push	r28
    3e8c:	df 93       	push	r29
    3e8e:	cd b7       	in	r28, 0x3d	; 61
	if (CONFIG_SYSCLK_PSBCDIV & (1U << CLK_PSBCDIV_gp))
		return sysclk_get_per2_hz() / 2;
    3e90:	de b7       	in	r29, 0x3e	; 62
    3e92:	ef df       	rcall	.-34     	; 0x3e72 <sysclk_get_per2_hz>
    3e94:	dc 01       	movw	r26, r24
    3e96:	cb 01       	movw	r24, r22
    3e98:	b6 95       	lsr	r27
    3e9a:	a7 95       	ror	r26
    3e9c:	97 95       	ror	r25
	else
		return sysclk_get_per2_hz();
}
    3e9e:	87 95       	ror	r24
    3ea0:	bc 01       	movw	r22, r24
    3ea2:	cd 01       	movw	r24, r26
    3ea4:	df 91       	pop	r29
    3ea6:	cf 91       	pop	r28
    3ea8:	08 95       	ret

00003eaa <sysclk_get_cpu_hz>:
 * \brief Return the current rate in Hz of the CPU clock.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
    3eaa:	cf 93       	push	r28
    3eac:	df 93       	push	r29
    3eae:	cd b7       	in	r28, 0x3d	; 61
	return sysclk_get_per_hz();
    3eb0:	de b7       	in	r29, 0x3e	; 62
    3eb2:	eb df       	rcall	.-42     	; 0x3e8a <sysclk_get_per_hz>
    3eb4:	dc 01       	movw	r26, r24
}
    3eb6:	cb 01       	movw	r24, r22
    3eb8:	bc 01       	movw	r22, r24
    3eba:	cd 01       	movw	r24, r26
    3ebc:	df 91       	pop	r29
    3ebe:	cf 91       	pop	r28
    3ec0:	08 95       	ret

00003ec2 <__portable_avr_delay_cycles>:
 *
 * @{
 */
__always_optimize
static inline void __portable_avr_delay_cycles(unsigned long n)
{
    3ec2:	04 c0       	rjmp	.+8      	; 0x3ecc <__portable_avr_delay_cycles+0xa>
	while (n) {
		barrier();
		n--;
    3ec4:	61 50       	subi	r22, 0x01	; 1
    3ec6:	71 09       	sbc	r23, r1
    3ec8:	81 09       	sbc	r24, r1
    3eca:	91 09       	sbc	r25, r1
 * @{
 */
__always_optimize
static inline void __portable_avr_delay_cycles(unsigned long n)
{
	while (n) {
    3ecc:	61 15       	cp	r22, r1
    3ece:	71 05       	cpc	r23, r1
    3ed0:	81 05       	cpc	r24, r1
    3ed2:	91 05       	cpc	r25, r1
    3ed4:	b9 f7       	brne	.-18     	; 0x3ec4 <__portable_avr_delay_cycles+0x2>
    3ed6:	08 95       	ret

00003ed8 <ioport_set_pin_mode>:
 *
 * \param pin IOPORT pin to configure
 * \param mode Mode masks to configure for the specified pin (\ref ioport_modes)
 */
static inline void ioport_set_pin_mode(ioport_pin_t pin, ioport_mode_t mode)
{
    3ed8:	cf 93       	push	r28
    3eda:	df 93       	push	r29
    3edc:	cd b7       	in	r28, 0x3d	; 61
    3ede:	de b7       	in	r29, 0x3e	; 62
    3ee0:	2d 97       	sbiw	r28, 0x0d	; 13
    3ee2:	cd bf       	out	0x3d, r28	; 61
    3ee4:	de bf       	out	0x3e, r29	; 62
    3ee6:	8c 87       	std	Y+12, r24	; 0x0c
    3ee8:	6d 87       	std	Y+13, r22	; 0x0d
    3eea:	8c 85       	ldd	r24, Y+12	; 0x0c
    3eec:	89 83       	std	Y+1, r24	; 0x01
    3eee:	8d 85       	ldd	r24, Y+13	; 0x0d
    3ef0:	8a 83       	std	Y+2, r24	; 0x02
    3ef2:	89 81       	ldd	r24, Y+1	; 0x01
    3ef4:	8b 83       	std	Y+3, r24	; 0x03
    3ef6:	8b 81       	ldd	r24, Y+3	; 0x03
    3ef8:	8c 83       	std	Y+4, r24	; 0x04
typedef uint8_t ioport_port_t;
typedef uint8_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 3;
    3efa:	8c 81       	ldd	r24, Y+4	; 0x04
    3efc:	86 95       	lsr	r24
    3efe:	86 95       	lsr	r24
    3f00:	86 95       	lsr	r24
    3f02:	8d 83       	std	Y+5, r24	; 0x05
}

__always_inline static PORT_t *arch_ioport_port_to_base(ioport_port_t port)
{
	return (PORT_t *)((uintptr_t)IOPORT_BASE_ADDRESS +
	       (port * IOPORT_PORT_OFFSET));
    3f04:	8d 81       	ldd	r24, Y+5	; 0x05
    3f06:	88 2f       	mov	r24, r24
    3f08:	90 e0       	ldi	r25, 0x00	; 0
    3f0a:	88 0f       	add	r24, r24
    3f0c:	99 1f       	adc	r25, r25
    3f0e:	82 95       	swap	r24
    3f10:	92 95       	swap	r25
    3f12:	90 7f       	andi	r25, 0xF0	; 240
    3f14:	98 27       	eor	r25, r24
    3f16:	80 7f       	andi	r24, 0xF0	; 240
    3f18:	98 27       	eor	r25, r24
	return pin >> 3;
}

__always_inline static PORT_t *arch_ioport_port_to_base(ioport_port_t port)
{
	return (PORT_t *)((uintptr_t)IOPORT_BASE_ADDRESS +
    3f1a:	9a 5f       	subi	r25, 0xFA	; 250
}

__always_inline static void arch_ioport_set_pin_mode(ioport_pin_t pin,
		ioport_mode_t mode)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);
    3f1c:	8e 83       	std	Y+6, r24	; 0x06
    3f1e:	9f 83       	std	Y+7, r25	; 0x07
	volatile uint8_t *pin_ctrl
		= (&base->PIN0CTRL + arch_ioport_pin_to_index(pin));
    3f20:	8e 81       	ldd	r24, Y+6	; 0x06
    3f22:	9f 81       	ldd	r25, Y+7	; 0x07
    3f24:	9c 01       	movw	r18, r24
    3f26:	20 5f       	subi	r18, 0xF0	; 240
    3f28:	3f 4f       	sbci	r19, 0xFF	; 255
    3f2a:	89 81       	ldd	r24, Y+1	; 0x01
    3f2c:	88 87       	std	Y+8, r24	; 0x08
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_index(
		ioport_pin_t pin)
{
	return (pin & 0x07);
    3f2e:	88 85       	ldd	r24, Y+8	; 0x08
    3f30:	87 70       	andi	r24, 0x07	; 7
__always_inline static void arch_ioport_set_pin_mode(ioport_pin_t pin,
		ioport_mode_t mode)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);
	volatile uint8_t *pin_ctrl
		= (&base->PIN0CTRL + arch_ioport_pin_to_index(pin));
    3f32:	88 2f       	mov	r24, r24
    3f34:	90 e0       	ldi	r25, 0x00	; 0

__always_inline static void arch_ioport_set_pin_mode(ioport_pin_t pin,
		ioport_mode_t mode)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);
	volatile uint8_t *pin_ctrl
    3f36:	82 0f       	add	r24, r18
    3f38:	93 1f       	adc	r25, r19
    3f3a:	89 87       	std	Y+9, r24	; 0x09
		= (&base->PIN0CTRL + arch_ioport_pin_to_index(pin));

	uint8_t flags = cpu_irq_save();
    3f3c:	9a 87       	std	Y+10, r25	; 0x0a
    3f3e:	c8 de       	rcall	.-624    	; 0x3cd0 <cpu_irq_save>

	*pin_ctrl &= PORT_ISC_gm;
    3f40:	8b 87       	std	Y+11, r24	; 0x0b
    3f42:	89 85       	ldd	r24, Y+9	; 0x09
    3f44:	9a 85       	ldd	r25, Y+10	; 0x0a
    3f46:	fc 01       	movw	r30, r24
    3f48:	80 81       	ld	r24, Z
    3f4a:	28 2f       	mov	r18, r24
    3f4c:	27 70       	andi	r18, 0x07	; 7
    3f4e:	89 85       	ldd	r24, Y+9	; 0x09
    3f50:	9a 85       	ldd	r25, Y+10	; 0x0a
    3f52:	fc 01       	movw	r30, r24
	*pin_ctrl |= mode;
    3f54:	20 83       	st	Z, r18
    3f56:	89 85       	ldd	r24, Y+9	; 0x09
    3f58:	9a 85       	ldd	r25, Y+10	; 0x0a
    3f5a:	fc 01       	movw	r30, r24
    3f5c:	90 81       	ld	r25, Z
    3f5e:	8a 81       	ldd	r24, Y+2	; 0x02
    3f60:	29 2f       	mov	r18, r25
    3f62:	28 2b       	or	r18, r24
    3f64:	89 85       	ldd	r24, Y+9	; 0x09
    3f66:	9a 85       	ldd	r25, Y+10	; 0x0a

	cpu_irq_restore(flags);
    3f68:	fc 01       	movw	r30, r24
    3f6a:	20 83       	st	Z, r18
	arch_ioport_set_pin_mode(pin, mode);
}
    3f6c:	8b 85       	ldd	r24, Y+11	; 0x0b
    3f6e:	c0 de       	rcall	.-640    	; 0x3cf0 <cpu_irq_restore>
    3f70:	00 00       	nop
    3f72:	2d 96       	adiw	r28, 0x0d	; 13
    3f74:	cd bf       	out	0x3d, r28	; 61
    3f76:	de bf       	out	0x3e, r29	; 62
    3f78:	df 91       	pop	r29
    3f7a:	cf 91       	pop	r28
    3f7c:	08 95       	ret

00003f7e <ioport_set_pin_dir>:
 * \param pin IOPORT pin to configure
 * \param dir Direction to set for the specified pin (\ref ioport_direction)
 */
static inline void ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
    3f7e:	cf 93       	push	r28
    3f80:	df 93       	push	r29
    3f82:	cd b7       	in	r28, 0x3d	; 61
    3f84:	de b7       	in	r29, 0x3e	; 62
    3f86:	2b 97       	sbiw	r28, 0x0b	; 11
    3f88:	cd bf       	out	0x3d, r28	; 61
    3f8a:	de bf       	out	0x3e, r29	; 62
    3f8c:	8a 87       	std	Y+10, r24	; 0x0a
    3f8e:	6b 87       	std	Y+11, r22	; 0x0b
    3f90:	8a 85       	ldd	r24, Y+10	; 0x0a
    3f92:	89 83       	std	Y+1, r24	; 0x01
    3f94:	8b 85       	ldd	r24, Y+11	; 0x0b
    3f96:	8a 83       	std	Y+2, r24	; 0x02
    3f98:	89 81       	ldd	r24, Y+1	; 0x01
    3f9a:	8b 83       	std	Y+3, r24	; 0x03
    3f9c:	8b 81       	ldd	r24, Y+3	; 0x03
    3f9e:	8c 83       	std	Y+4, r24	; 0x04
typedef uint8_t ioport_port_t;
typedef uint8_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 3;
    3fa0:	8c 81       	ldd	r24, Y+4	; 0x04
    3fa2:	86 95       	lsr	r24
    3fa4:	86 95       	lsr	r24
    3fa6:	86 95       	lsr	r24
    3fa8:	8d 83       	std	Y+5, r24	; 0x05
}

__always_inline static PORT_t *arch_ioport_port_to_base(ioport_port_t port)
{
	return (PORT_t *)((uintptr_t)IOPORT_BASE_ADDRESS +
	       (port * IOPORT_PORT_OFFSET));
    3faa:	8d 81       	ldd	r24, Y+5	; 0x05
    3fac:	88 2f       	mov	r24, r24
    3fae:	90 e0       	ldi	r25, 0x00	; 0
    3fb0:	88 0f       	add	r24, r24
    3fb2:	99 1f       	adc	r25, r25
    3fb4:	82 95       	swap	r24
    3fb6:	92 95       	swap	r25
    3fb8:	90 7f       	andi	r25, 0xF0	; 240
    3fba:	98 27       	eor	r25, r24
    3fbc:	80 7f       	andi	r24, 0xF0	; 240
    3fbe:	98 27       	eor	r25, r24
	return pin >> 3;
}

__always_inline static PORT_t *arch_ioport_port_to_base(ioport_port_t port)
{
	return (PORT_t *)((uintptr_t)IOPORT_BASE_ADDRESS +
    3fc0:	9a 5f       	subi	r25, 0xFA	; 250
}

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);
    3fc2:	8e 83       	std	Y+6, r24	; 0x06
    3fc4:	9f 83       	std	Y+7, r25	; 0x07

	if (dir == IOPORT_DIR_OUTPUT) {
    3fc6:	8a 81       	ldd	r24, Y+2	; 0x02
    3fc8:	81 30       	cpi	r24, 0x01	; 1
    3fca:	a9 f4       	brne	.+42     	; 0x3ff6 <ioport_set_pin_dir+0x78>
    3fcc:	89 81       	ldd	r24, Y+1	; 0x01
    3fce:	88 87       	std	Y+8, r24	; 0x08
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x07);
    3fd0:	88 85       	ldd	r24, Y+8	; 0x08
    3fd2:	88 2f       	mov	r24, r24
    3fd4:	90 e0       	ldi	r25, 0x00	; 0
    3fd6:	9c 01       	movw	r18, r24
    3fd8:	27 70       	andi	r18, 0x07	; 7
    3fda:	33 27       	eor	r19, r19
    3fdc:	81 e0       	ldi	r24, 0x01	; 1
    3fde:	90 e0       	ldi	r25, 0x00	; 0
    3fe0:	02 c0       	rjmp	.+4      	; 0x3fe6 <ioport_set_pin_dir+0x68>
    3fe2:	88 0f       	add	r24, r24
    3fe4:	99 1f       	adc	r25, r25
    3fe6:	2a 95       	dec	r18
    3fe8:	e2 f7       	brpl	.-8      	; 0x3fe2 <ioport_set_pin_dir+0x64>
    3fea:	28 2f       	mov	r18, r24
		enum ioport_direction dir)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIRSET = arch_ioport_pin_to_mask(pin);
    3fec:	8e 81       	ldd	r24, Y+6	; 0x06
    3fee:	9f 81       	ldd	r25, Y+7	; 0x07
    3ff0:	fc 01       	movw	r30, r24
    3ff2:	21 83       	std	Z+1, r18	; 0x01
	arch_ioport_set_pin_dir(pin, dir);
}
    3ff4:	17 c0       	rjmp	.+46     	; 0x4024 <ioport_set_pin_dir+0xa6>
	} else if (dir == IOPORT_DIR_INPUT) {
    3ff6:	8a 81       	ldd	r24, Y+2	; 0x02
    3ff8:	88 23       	and	r24, r24
    3ffa:	a1 f4       	brne	.+40     	; 0x4024 <ioport_set_pin_dir+0xa6>
    3ffc:	89 81       	ldd	r24, Y+1	; 0x01
    3ffe:	89 87       	std	Y+9, r24	; 0x09
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x07);
    4000:	89 85       	ldd	r24, Y+9	; 0x09
    4002:	88 2f       	mov	r24, r24
    4004:	90 e0       	ldi	r25, 0x00	; 0
    4006:	9c 01       	movw	r18, r24
    4008:	27 70       	andi	r18, 0x07	; 7
    400a:	33 27       	eor	r19, r19
    400c:	81 e0       	ldi	r24, 0x01	; 1
    400e:	90 e0       	ldi	r25, 0x00	; 0
    4010:	02 c0       	rjmp	.+4      	; 0x4016 <ioport_set_pin_dir+0x98>
    4012:	88 0f       	add	r24, r24
    4014:	99 1f       	adc	r25, r25
    4016:	2a 95       	dec	r18
    4018:	e2 f7       	brpl	.-8      	; 0x4012 <ioport_set_pin_dir+0x94>
    401a:	28 2f       	mov	r18, r24
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIRSET = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->DIRCLR = arch_ioport_pin_to_mask(pin);
    401c:	8e 81       	ldd	r24, Y+6	; 0x06
    401e:	9f 81       	ldd	r25, Y+7	; 0x07
    4020:	fc 01       	movw	r30, r24
    4022:	22 83       	std	Z+2, r18	; 0x02
    4024:	00 00       	nop
    4026:	2b 96       	adiw	r28, 0x0b	; 11
    4028:	cd bf       	out	0x3d, r28	; 61
    402a:	de bf       	out	0x3e, r29	; 62
    402c:	df 91       	pop	r29
    402e:	cf 91       	pop	r28
    4030:	08 95       	ret

00004032 <ioport_set_pin_level>:
 *
 * \param pin IOPORT pin to configure
 * \param level Logical value of the pin
 */
static inline void ioport_set_pin_level(ioport_pin_t pin, bool level)
{
    4032:	cf 93       	push	r28
    4034:	df 93       	push	r29
    4036:	cd b7       	in	r28, 0x3d	; 61
    4038:	de b7       	in	r29, 0x3e	; 62
    403a:	2b 97       	sbiw	r28, 0x0b	; 11
    403c:	cd bf       	out	0x3d, r28	; 61
    403e:	de bf       	out	0x3e, r29	; 62
    4040:	8a 87       	std	Y+10, r24	; 0x0a
    4042:	6b 87       	std	Y+11, r22	; 0x0b
    4044:	8a 85       	ldd	r24, Y+10	; 0x0a
    4046:	89 83       	std	Y+1, r24	; 0x01
    4048:	8b 85       	ldd	r24, Y+11	; 0x0b
    404a:	8a 83       	std	Y+2, r24	; 0x02
    404c:	89 81       	ldd	r24, Y+1	; 0x01
    404e:	8b 83       	std	Y+3, r24	; 0x03
    4050:	8b 81       	ldd	r24, Y+3	; 0x03
    4052:	8c 83       	std	Y+4, r24	; 0x04
typedef uint8_t ioport_port_t;
typedef uint8_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 3;
    4054:	8c 81       	ldd	r24, Y+4	; 0x04
    4056:	86 95       	lsr	r24
    4058:	86 95       	lsr	r24
    405a:	86 95       	lsr	r24
    405c:	8d 83       	std	Y+5, r24	; 0x05
}

__always_inline static PORT_t *arch_ioport_port_to_base(ioport_port_t port)
{
	return (PORT_t *)((uintptr_t)IOPORT_BASE_ADDRESS +
	       (port * IOPORT_PORT_OFFSET));
    405e:	8d 81       	ldd	r24, Y+5	; 0x05
    4060:	88 2f       	mov	r24, r24
    4062:	90 e0       	ldi	r25, 0x00	; 0
    4064:	88 0f       	add	r24, r24
    4066:	99 1f       	adc	r25, r25
    4068:	82 95       	swap	r24
    406a:	92 95       	swap	r25
    406c:	90 7f       	andi	r25, 0xF0	; 240
    406e:	98 27       	eor	r25, r24
    4070:	80 7f       	andi	r24, 0xF0	; 240
    4072:	98 27       	eor	r25, r24
	return pin >> 3;
}

__always_inline static PORT_t *arch_ioport_port_to_base(ioport_port_t port)
{
	return (PORT_t *)((uintptr_t)IOPORT_BASE_ADDRESS +
    4074:	9a 5f       	subi	r25, 0xFA	; 250
}

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);
    4076:	8e 83       	std	Y+6, r24	; 0x06
    4078:	9f 83       	std	Y+7, r25	; 0x07

	if (level) {
    407a:	8a 81       	ldd	r24, Y+2	; 0x02
    407c:	88 23       	and	r24, r24
    407e:	a9 f0       	breq	.+42     	; 0x40aa <ioport_set_pin_level+0x78>
    4080:	89 81       	ldd	r24, Y+1	; 0x01
    4082:	88 87       	std	Y+8, r24	; 0x08
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x07);
    4084:	88 85       	ldd	r24, Y+8	; 0x08
    4086:	88 2f       	mov	r24, r24
    4088:	90 e0       	ldi	r25, 0x00	; 0
    408a:	9c 01       	movw	r18, r24
    408c:	27 70       	andi	r18, 0x07	; 7
    408e:	33 27       	eor	r19, r19
    4090:	81 e0       	ldi	r24, 0x01	; 1
    4092:	90 e0       	ldi	r25, 0x00	; 0
    4094:	02 c0       	rjmp	.+4      	; 0x409a <ioport_set_pin_level+0x68>
    4096:	88 0f       	add	r24, r24
    4098:	99 1f       	adc	r25, r25
    409a:	2a 95       	dec	r18
    409c:	e2 f7       	brpl	.-8      	; 0x4096 <ioport_set_pin_level+0x64>
    409e:	28 2f       	mov	r18, r24
		bool level)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->OUTSET = arch_ioport_pin_to_mask(pin);
    40a0:	8e 81       	ldd	r24, Y+6	; 0x06
    40a2:	9f 81       	ldd	r25, Y+7	; 0x07
    40a4:	fc 01       	movw	r30, r24
    40a6:	25 83       	std	Z+5, r18	; 0x05
	arch_ioport_set_pin_level(pin, level);
}
    40a8:	14 c0       	rjmp	.+40     	; 0x40d2 <ioport_set_pin_level+0xa0>
    40aa:	89 81       	ldd	r24, Y+1	; 0x01
    40ac:	89 87       	std	Y+9, r24	; 0x09
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x07);
    40ae:	89 85       	ldd	r24, Y+9	; 0x09
    40b0:	88 2f       	mov	r24, r24
    40b2:	90 e0       	ldi	r25, 0x00	; 0
    40b4:	9c 01       	movw	r18, r24
    40b6:	27 70       	andi	r18, 0x07	; 7
    40b8:	33 27       	eor	r19, r19
    40ba:	81 e0       	ldi	r24, 0x01	; 1
    40bc:	90 e0       	ldi	r25, 0x00	; 0
    40be:	02 c0       	rjmp	.+4      	; 0x40c4 <ioport_set_pin_level+0x92>
    40c0:	88 0f       	add	r24, r24
    40c2:	99 1f       	adc	r25, r25
    40c4:	2a 95       	dec	r18
    40c6:	e2 f7       	brpl	.-8      	; 0x40c0 <ioport_set_pin_level+0x8e>
    40c8:	28 2f       	mov	r18, r24
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->OUTSET = arch_ioport_pin_to_mask(pin);
	} else {
		base->OUTCLR = arch_ioport_pin_to_mask(pin);
    40ca:	8e 81       	ldd	r24, Y+6	; 0x06
    40cc:	9f 81       	ldd	r25, Y+7	; 0x07
    40ce:	fc 01       	movw	r30, r24
    40d0:	26 83       	std	Z+6, r18	; 0x06
    40d2:	00 00       	nop
    40d4:	2b 96       	adiw	r28, 0x0b	; 11
    40d6:	cd bf       	out	0x3d, r28	; 61
    40d8:	de bf       	out	0x3e, r29	; 62
    40da:	df 91       	pop	r29
    40dc:	cf 91       	pop	r28
    40de:	08 95       	ret

000040e0 <ioport_get_pin_level>:
 *
 * \param pin IOPORT pin to read
 * \return Current logical value of the specified pin
 */
static inline bool ioport_get_pin_level(ioport_pin_t pin)
{
    40e0:	cf 93       	push	r28
    40e2:	df 93       	push	r29
    40e4:	cd b7       	in	r28, 0x3d	; 61
    40e6:	de b7       	in	r29, 0x3e	; 62
    40e8:	28 97       	sbiw	r28, 0x08	; 8
    40ea:	cd bf       	out	0x3d, r28	; 61
    40ec:	de bf       	out	0x3e, r29	; 62
    40ee:	88 87       	std	Y+8, r24	; 0x08
    40f0:	88 85       	ldd	r24, Y+8	; 0x08
    40f2:	89 83       	std	Y+1, r24	; 0x01
    40f4:	89 81       	ldd	r24, Y+1	; 0x01
    40f6:	8a 83       	std	Y+2, r24	; 0x02
    40f8:	8a 81       	ldd	r24, Y+2	; 0x02
    40fa:	8b 83       	std	Y+3, r24	; 0x03
typedef uint8_t ioport_port_t;
typedef uint8_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 3;
    40fc:	8b 81       	ldd	r24, Y+3	; 0x03
    40fe:	86 95       	lsr	r24
    4100:	86 95       	lsr	r24
    4102:	86 95       	lsr	r24
    4104:	8c 83       	std	Y+4, r24	; 0x04
}

__always_inline static PORT_t *arch_ioport_port_to_base(ioport_port_t port)
{
	return (PORT_t *)((uintptr_t)IOPORT_BASE_ADDRESS +
	       (port * IOPORT_PORT_OFFSET));
    4106:	8c 81       	ldd	r24, Y+4	; 0x04
    4108:	88 2f       	mov	r24, r24
    410a:	90 e0       	ldi	r25, 0x00	; 0
    410c:	88 0f       	add	r24, r24
    410e:	99 1f       	adc	r25, r25
    4110:	82 95       	swap	r24
    4112:	92 95       	swap	r25
    4114:	90 7f       	andi	r25, 0xF0	; 240
    4116:	98 27       	eor	r25, r24
    4118:	80 7f       	andi	r24, 0xF0	; 240
    411a:	98 27       	eor	r25, r24
	return pin >> 3;
}

__always_inline static PORT_t *arch_ioport_port_to_base(ioport_port_t port)
{
	return (PORT_t *)((uintptr_t)IOPORT_BASE_ADDRESS +
    411c:	9a 5f       	subi	r25, 0xFA	; 250
	}
}

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);
    411e:	8d 83       	std	Y+5, r24	; 0x05
    4120:	9e 83       	std	Y+6, r25	; 0x06

	return base->IN & arch_ioport_pin_to_mask(pin);
    4122:	8d 81       	ldd	r24, Y+5	; 0x05
    4124:	9e 81       	ldd	r25, Y+6	; 0x06
    4126:	fc 01       	movw	r30, r24
    4128:	40 85       	ldd	r20, Z+8	; 0x08
    412a:	89 81       	ldd	r24, Y+1	; 0x01
    412c:	8f 83       	std	Y+7, r24	; 0x07
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x07);
    412e:	8f 81       	ldd	r24, Y+7	; 0x07
    4130:	88 2f       	mov	r24, r24
    4132:	90 e0       	ldi	r25, 0x00	; 0
    4134:	9c 01       	movw	r18, r24
    4136:	27 70       	andi	r18, 0x07	; 7
    4138:	33 27       	eor	r19, r19
    413a:	81 e0       	ldi	r24, 0x01	; 1
    413c:	90 e0       	ldi	r25, 0x00	; 0
    413e:	02 c0       	rjmp	.+4      	; 0x4144 <ioport_get_pin_level+0x64>
    4140:	88 0f       	add	r24, r24
    4142:	99 1f       	adc	r25, r25
    4144:	2a 95       	dec	r18
    4146:	e2 f7       	brpl	.-8      	; 0x4140 <ioport_get_pin_level+0x60>

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	return base->IN & arch_ioport_pin_to_mask(pin);
    4148:	94 2f       	mov	r25, r20
    414a:	98 23       	and	r25, r24
    414c:	81 e0       	ldi	r24, 0x01	; 1
    414e:	99 23       	and	r25, r25
    4150:	09 f4       	brne	.+2      	; 0x4154 <ioport_get_pin_level+0x74>
    4152:	80 e0       	ldi	r24, 0x00	; 0
	return arch_ioport_get_pin_level(pin);
}
    4154:	28 96       	adiw	r28, 0x08	; 8
    4156:	cd bf       	out	0x3d, r28	; 61
    4158:	de bf       	out	0x3e, r29	; 62
    415a:	df 91       	pop	r29
    415c:	cf 91       	pop	r28
    415e:	08 95       	ret

00004160 <__vector_119>:

/* ISR routines */

/* USART, RX - Complete */
ISR(USARTF0_RXC_vect, ISR_BLOCK)
{
    4160:	1f 92       	push	r1
    4162:	0f 92       	push	r0
    4164:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    4168:	0f 92       	push	r0
    416a:	11 24       	eor	r1, r1
    416c:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    4170:	0f 92       	push	r0
    4172:	2f 93       	push	r18
    4174:	3f 93       	push	r19
    4176:	4f 93       	push	r20
    4178:	5f 93       	push	r21
    417a:	6f 93       	push	r22
    417c:	7f 93       	push	r23
    417e:	8f 93       	push	r24
    4180:	9f 93       	push	r25
    4182:	af 93       	push	r26
    4184:	bf 93       	push	r27
    4186:	ef 93       	push	r30
    4188:	ff 93       	push	r31
    418a:	cf 93       	push	r28
    418c:	df 93       	push	r29
    418e:	1f 92       	push	r1
    4190:	cd b7       	in	r28, 0x3d	; 61
    4192:	de b7       	in	r29, 0x3e	; 62
	uint8_t ser1_rxd = USARTF0_DATA;
    4194:	80 ea       	ldi	r24, 0xA0	; 160
    4196:	9b e0       	ldi	r25, 0x0B	; 11
    4198:	fc 01       	movw	r30, r24
    419a:	80 81       	ld	r24, Z
    419c:	89 83       	std	Y+1, r24	; 0x01

	if (g_usart1_rx_idx < (C_USART1_RX_BUF_LEN - 1)) {
    419e:	80 91 05 27 	lds	r24, 0x2705	; 0x802705 <g_usart1_rx_idx>
    41a2:	90 91 06 27 	lds	r25, 0x2706	; 0x802706 <g_usart1_rx_idx+0x1>
    41a6:	8f 3f       	cpi	r24, 0xFF	; 255
    41a8:	91 40       	sbci	r25, 0x01	; 1
    41aa:	c0 f4       	brcc	.+48     	; 0x41dc <__vector_119+0x7c>
		g_usart1_rx_buf[g_usart1_rx_idx++]	= (char)ser1_rxd;
    41ac:	80 91 05 27 	lds	r24, 0x2705	; 0x802705 <g_usart1_rx_idx>
    41b0:	90 91 06 27 	lds	r25, 0x2706	; 0x802706 <g_usart1_rx_idx+0x1>
    41b4:	9c 01       	movw	r18, r24
    41b6:	2f 5f       	subi	r18, 0xFF	; 255
    41b8:	3f 4f       	sbci	r19, 0xFF	; 255
    41ba:	20 93 05 27 	sts	0x2705, r18	; 0x802705 <g_usart1_rx_idx>
    41be:	30 93 06 27 	sts	0x2706, r19	; 0x802706 <g_usart1_rx_idx+0x1>
    41c2:	29 81       	ldd	r18, Y+1	; 0x01
    41c4:	89 5f       	subi	r24, 0xF9	; 249
    41c6:	98 4d       	sbci	r25, 0xD8	; 216
    41c8:	fc 01       	movw	r30, r24
    41ca:	20 83       	st	Z, r18
		g_usart1_rx_buf[g_usart1_rx_idx]	= 0;
    41cc:	80 91 05 27 	lds	r24, 0x2705	; 0x802705 <g_usart1_rx_idx>
    41d0:	90 91 06 27 	lds	r25, 0x2706	; 0x802706 <g_usart1_rx_idx+0x1>
    41d4:	89 5f       	subi	r24, 0xF9	; 249
    41d6:	98 4d       	sbci	r25, 0xD8	; 216
    41d8:	fc 01       	movw	r30, r24
    41da:	10 82       	st	Z, r1
	}

	/* Handshaking - STOP data */
	if (g_usart1_rx_idx > (C_USART1_RX_BUF_LEN - C_USART1_RX_BUF_DIFF_OFF)) {
    41dc:	80 91 05 27 	lds	r24, 0x2705	; 0x802705 <g_usart1_rx_idx>
    41e0:	90 91 06 27 	lds	r25, 0x2706	; 0x802706 <g_usart1_rx_idx+0x1>
    41e4:	81 3f       	cpi	r24, 0xF1	; 241
    41e6:	91 40       	sbci	r25, 0x01	; 1
    41e8:	18 f0       	brcs	.+6      	; 0x41f0 <__vector_119+0x90>
		ioport_set_pin_level(GSM_RTS1_DRV_GPIO, IOPORT_PIN_LEVEL_HIGH);
    41ea:	61 e0       	ldi	r22, 0x01	; 1
    41ec:	8f e2       	ldi	r24, 0x2F	; 47
    41ee:	21 df       	rcall	.-446    	; 0x4032 <ioport_set_pin_level>
	}

	/* Input string ready to read */
	g_usart1_rx_ready = true;
    41f0:	81 e0       	ldi	r24, 0x01	; 1
    41f2:	80 93 03 27 	sts	0x2703, r24	; 0x802703 <g_usart1_rx_ready>
}
    41f6:	00 00       	nop
    41f8:	0f 90       	pop	r0
    41fa:	df 91       	pop	r29
    41fc:	cf 91       	pop	r28
    41fe:	ff 91       	pop	r31
    4200:	ef 91       	pop	r30
    4202:	bf 91       	pop	r27
    4204:	af 91       	pop	r26
    4206:	9f 91       	pop	r25
    4208:	8f 91       	pop	r24
    420a:	7f 91       	pop	r23
    420c:	6f 91       	pop	r22
    420e:	5f 91       	pop	r21
    4210:	4f 91       	pop	r20
    4212:	3f 91       	pop	r19
    4214:	2f 91       	pop	r18
    4216:	0f 90       	pop	r0
    4218:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    421c:	0f 90       	pop	r0
    421e:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    4222:	0f 90       	pop	r0
    4224:	1f 90       	pop	r1
    4226:	18 95       	reti

00004228 <__vector_121>:

/* USART, TX - Complete */
ISR(USARTF0_TXC_vect, ISR_BLOCK)
{
    4228:	1f 92       	push	r1
    422a:	0f 92       	push	r0
    422c:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    4230:	0f 92       	push	r0
    4232:	11 24       	eor	r1, r1
    4234:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    4238:	0f 92       	push	r0
    423a:	2f 93       	push	r18
    423c:	3f 93       	push	r19
    423e:	4f 93       	push	r20
    4240:	5f 93       	push	r21
    4242:	6f 93       	push	r22
    4244:	7f 93       	push	r23
    4246:	8f 93       	push	r24
    4248:	9f 93       	push	r25
    424a:	af 93       	push	r26
    424c:	bf 93       	push	r27
    424e:	ef 93       	push	r30
    4250:	ff 93       	push	r31
    4252:	cf 93       	push	r28
    4254:	df 93       	push	r29
    4256:	1f 92       	push	r1
    4258:	cd b7       	in	r28, 0x3d	; 61
    425a:	de b7       	in	r29, 0x3e	; 62
	if (g_usart1_tx_len > 0) {
    425c:	80 91 07 29 	lds	r24, 0x2907	; 0x802907 <g_usart1_tx_len>
    4260:	90 91 08 29 	lds	r25, 0x2908	; 0x802908 <g_usart1_tx_len+0x1>
    4264:	89 2b       	or	r24, r25
    4266:	d9 f1       	breq	.+118    	; 0x42de <__vector_121+0xb6>
		if (ioport_get_pin_level(GSM_CTS1_GPIO) == IOPORT_PIN_LEVEL_LOW) {
    4268:	8e e2       	ldi	r24, 0x2E	; 46
    426a:	3a df       	rcall	.-396    	; 0x40e0 <ioport_get_pin_level>
    426c:	98 2f       	mov	r25, r24
    426e:	81 e0       	ldi	r24, 0x01	; 1
    4270:	89 27       	eor	r24, r25
    4272:	88 23       	and	r24, r24
    4274:	a1 f1       	breq	.+104    	; 0x42de <__vector_121+0xb6>
			/* Send next character */
			USARTF0_DATA = g_usart1_tx_buf[0];
    4276:	80 ea       	ldi	r24, 0xA0	; 160
    4278:	9b e0       	ldi	r25, 0x0B	; 11
    427a:	20 91 09 29 	lds	r18, 0x2909	; 0x802909 <g_usart1_tx_buf>
    427e:	fc 01       	movw	r30, r24
    4280:	20 83       	st	Z, r18

			/* Move string one position ahead */
			for (uint8_t idx = 0; idx < g_usart1_tx_len; idx++) {
    4282:	19 82       	std	Y+1, r1	; 0x01
    4284:	13 c0       	rjmp	.+38     	; 0x42ac <__vector_121+0x84>
				g_usart1_tx_buf[idx] = g_usart1_tx_buf[idx + 1];
    4286:	89 81       	ldd	r24, Y+1	; 0x01
    4288:	88 2f       	mov	r24, r24
    428a:	90 e0       	ldi	r25, 0x00	; 0
    428c:	29 81       	ldd	r18, Y+1	; 0x01
    428e:	22 2f       	mov	r18, r18
    4290:	30 e0       	ldi	r19, 0x00	; 0
    4292:	2f 5f       	subi	r18, 0xFF	; 255
    4294:	3f 4f       	sbci	r19, 0xFF	; 255
    4296:	27 5f       	subi	r18, 0xF7	; 247
    4298:	36 4d       	sbci	r19, 0xD6	; 214
    429a:	f9 01       	movw	r30, r18
    429c:	20 81       	ld	r18, Z
    429e:	87 5f       	subi	r24, 0xF7	; 247
    42a0:	96 4d       	sbci	r25, 0xD6	; 214
    42a2:	fc 01       	movw	r30, r24
    42a4:	20 83       	st	Z, r18
		if (ioport_get_pin_level(GSM_CTS1_GPIO) == IOPORT_PIN_LEVEL_LOW) {
			/* Send next character */
			USARTF0_DATA = g_usart1_tx_buf[0];

			/* Move string one position ahead */
			for (uint8_t idx = 0; idx < g_usart1_tx_len; idx++) {
    42a6:	89 81       	ldd	r24, Y+1	; 0x01
    42a8:	8f 5f       	subi	r24, 0xFF	; 255
    42aa:	89 83       	std	Y+1, r24	; 0x01
    42ac:	89 81       	ldd	r24, Y+1	; 0x01
    42ae:	28 2f       	mov	r18, r24
    42b0:	30 e0       	ldi	r19, 0x00	; 0
    42b2:	80 91 07 29 	lds	r24, 0x2907	; 0x802907 <g_usart1_tx_len>
    42b6:	90 91 08 29 	lds	r25, 0x2908	; 0x802908 <g_usart1_tx_len+0x1>
    42ba:	28 17       	cp	r18, r24
    42bc:	39 07       	cpc	r19, r25
    42be:	18 f3       	brcs	.-58     	; 0x4286 <__vector_121+0x5e>
				g_usart1_tx_buf[idx] = g_usart1_tx_buf[idx + 1];
			}

			/* Finish TX string and resize length to be sent */
			g_usart1_tx_buf[g_usart1_tx_len--] = 0;
    42c0:	80 91 07 29 	lds	r24, 0x2907	; 0x802907 <g_usart1_tx_len>
    42c4:	90 91 08 29 	lds	r25, 0x2908	; 0x802908 <g_usart1_tx_len+0x1>
    42c8:	9c 01       	movw	r18, r24
    42ca:	21 50       	subi	r18, 0x01	; 1
    42cc:	31 09       	sbc	r19, r1
    42ce:	20 93 07 29 	sts	0x2907, r18	; 0x802907 <g_usart1_tx_len>
    42d2:	30 93 08 29 	sts	0x2908, r19	; 0x802908 <g_usart1_tx_len+0x1>
    42d6:	87 5f       	subi	r24, 0xF7	; 247
    42d8:	96 4d       	sbci	r25, 0xD6	; 214
    42da:	fc 01       	movw	r30, r24
    42dc:	10 82       	st	Z, r1
		}
	}
}
    42de:	00 00       	nop
    42e0:	0f 90       	pop	r0
    42e2:	df 91       	pop	r29
    42e4:	cf 91       	pop	r28
    42e6:	ff 91       	pop	r31
    42e8:	ef 91       	pop	r30
    42ea:	bf 91       	pop	r27
    42ec:	af 91       	pop	r26
    42ee:	9f 91       	pop	r25
    42f0:	8f 91       	pop	r24
    42f2:	7f 91       	pop	r23
    42f4:	6f 91       	pop	r22
    42f6:	5f 91       	pop	r21
    42f8:	4f 91       	pop	r20
    42fa:	3f 91       	pop	r19
    42fc:	2f 91       	pop	r18
    42fe:	0f 90       	pop	r0
    4300:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    4304:	0f 90       	pop	r0
    4306:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    430a:	0f 90       	pop	r0
    430c:	1f 90       	pop	r1
    430e:	18 95       	reti

00004310 <isr_serial_tx_kickstart>:


/* Functions */

static void isr_serial_tx_kickstart(void)
{
    4310:	cf 93       	push	r28
    4312:	df 93       	push	r29
    4314:	1f 92       	push	r1
    4316:	cd b7       	in	r28, 0x3d	; 61
    4318:	de b7       	in	r29, 0x3e	; 62
	/* No ongoing transmission, but data is available to be transfered and SIM808 is ready for that */
	if ((ioport_get_pin_level(GSM_RTS1_DRV_GPIO) == IOPORT_PIN_LEVEL_LOW) && g_usart1_tx_len && (USARTF0_STATUS & _BV(USART_DREIF_bp))) {
    431a:	8f e2       	ldi	r24, 0x2F	; 47
    431c:	e1 de       	rcall	.-574    	; 0x40e0 <ioport_get_pin_level>
    431e:	98 2f       	mov	r25, r24
    4320:	81 e0       	ldi	r24, 0x01	; 1
    4322:	89 27       	eor	r24, r25
    4324:	88 23       	and	r24, r24
    4326:	09 f4       	brne	.+2      	; 0x432a <isr_serial_tx_kickstart+0x1a>
    4328:	45 c0       	rjmp	.+138    	; 0x43b4 <isr_serial_tx_kickstart+0xa4>
    432a:	80 91 07 29 	lds	r24, 0x2907	; 0x802907 <g_usart1_tx_len>
    432e:	90 91 08 29 	lds	r25, 0x2908	; 0x802908 <g_usart1_tx_len+0x1>
    4332:	89 2b       	or	r24, r25
    4334:	09 f4       	brne	.+2      	; 0x4338 <isr_serial_tx_kickstart+0x28>
    4336:	3e c0       	rjmp	.+124    	; 0x43b4 <isr_serial_tx_kickstart+0xa4>
    4338:	81 ea       	ldi	r24, 0xA1	; 161
    433a:	9b e0       	ldi	r25, 0x0B	; 11
    433c:	fc 01       	movw	r30, r24
    433e:	80 81       	ld	r24, Z
    4340:	88 2f       	mov	r24, r24
    4342:	90 e0       	ldi	r25, 0x00	; 0
    4344:	80 72       	andi	r24, 0x20	; 32
    4346:	99 27       	eor	r25, r25
    4348:	89 2b       	or	r24, r25
    434a:	a1 f1       	breq	.+104    	; 0x43b4 <isr_serial_tx_kickstart+0xa4>
		/* Send next character */
		USARTF0_DATA = g_usart1_tx_buf[0];
    434c:	80 ea       	ldi	r24, 0xA0	; 160
    434e:	9b e0       	ldi	r25, 0x0B	; 11
    4350:	20 91 09 29 	lds	r18, 0x2909	; 0x802909 <g_usart1_tx_buf>
    4354:	fc 01       	movw	r30, r24
    4356:	20 83       	st	Z, r18

		/* Move string one position ahead */
		for (uint8_t idx = 0; idx < g_usart1_tx_len; idx++) {
    4358:	19 82       	std	Y+1, r1	; 0x01
    435a:	13 c0       	rjmp	.+38     	; 0x4382 <isr_serial_tx_kickstart+0x72>
			g_usart1_tx_buf[idx] = g_usart1_tx_buf[idx + 1];
    435c:	89 81       	ldd	r24, Y+1	; 0x01
    435e:	88 2f       	mov	r24, r24
    4360:	90 e0       	ldi	r25, 0x00	; 0
    4362:	29 81       	ldd	r18, Y+1	; 0x01
    4364:	22 2f       	mov	r18, r18
    4366:	30 e0       	ldi	r19, 0x00	; 0
    4368:	2f 5f       	subi	r18, 0xFF	; 255
    436a:	3f 4f       	sbci	r19, 0xFF	; 255
    436c:	27 5f       	subi	r18, 0xF7	; 247
    436e:	36 4d       	sbci	r19, 0xD6	; 214
    4370:	f9 01       	movw	r30, r18
    4372:	20 81       	ld	r18, Z
    4374:	87 5f       	subi	r24, 0xF7	; 247
    4376:	96 4d       	sbci	r25, 0xD6	; 214
    4378:	fc 01       	movw	r30, r24
    437a:	20 83       	st	Z, r18
	if ((ioport_get_pin_level(GSM_RTS1_DRV_GPIO) == IOPORT_PIN_LEVEL_LOW) && g_usart1_tx_len && (USARTF0_STATUS & _BV(USART_DREIF_bp))) {
		/* Send next character */
		USARTF0_DATA = g_usart1_tx_buf[0];

		/* Move string one position ahead */
		for (uint8_t idx = 0; idx < g_usart1_tx_len; idx++) {
    437c:	89 81       	ldd	r24, Y+1	; 0x01
    437e:	8f 5f       	subi	r24, 0xFF	; 255
    4380:	89 83       	std	Y+1, r24	; 0x01
    4382:	89 81       	ldd	r24, Y+1	; 0x01
    4384:	28 2f       	mov	r18, r24
    4386:	30 e0       	ldi	r19, 0x00	; 0
    4388:	80 91 07 29 	lds	r24, 0x2907	; 0x802907 <g_usart1_tx_len>
    438c:	90 91 08 29 	lds	r25, 0x2908	; 0x802908 <g_usart1_tx_len+0x1>
    4390:	28 17       	cp	r18, r24
    4392:	39 07       	cpc	r19, r25
    4394:	18 f3       	brcs	.-58     	; 0x435c <isr_serial_tx_kickstart+0x4c>
			g_usart1_tx_buf[idx] = g_usart1_tx_buf[idx + 1];
		}

		/* Finish TX string and resize length to be sent */
		g_usart1_tx_buf[g_usart1_tx_len--] = 0;
    4396:	80 91 07 29 	lds	r24, 0x2907	; 0x802907 <g_usart1_tx_len>
    439a:	90 91 08 29 	lds	r25, 0x2908	; 0x802908 <g_usart1_tx_len+0x1>
    439e:	9c 01       	movw	r18, r24
    43a0:	21 50       	subi	r18, 0x01	; 1
    43a2:	31 09       	sbc	r19, r1
    43a4:	20 93 07 29 	sts	0x2907, r18	; 0x802907 <g_usart1_tx_len>
    43a8:	30 93 08 29 	sts	0x2908, r19	; 0x802908 <g_usart1_tx_len+0x1>
    43ac:	87 5f       	subi	r24, 0xF7	; 247
    43ae:	96 4d       	sbci	r25, 0xD6	; 214
    43b0:	fc 01       	movw	r30, r24
    43b2:	10 82       	st	Z, r1
	}
}
    43b4:	00 00       	nop
    43b6:	0f 90       	pop	r0
    43b8:	df 91       	pop	r29
    43ba:	cf 91       	pop	r28
    43bc:	08 95       	ret

000043be <serial_sim808_send>:

void serial_sim808_send(const char* msg, uint8_t len)
{
    43be:	cf 93       	push	r28
    43c0:	df 93       	push	r29
    43c2:	cd b7       	in	r28, 0x3d	; 61
    43c4:	de b7       	in	r29, 0x3e	; 62
    43c6:	29 97       	sbiw	r28, 0x09	; 9
    43c8:	cd bf       	out	0x3d, r28	; 61
    43ca:	de bf       	out	0x3e, r29	; 62
    43cc:	8f 83       	std	Y+7, r24	; 0x07
    43ce:	98 87       	std	Y+8, r25	; 0x08
	irqflags_t flags = cpu_irq_save();
    43d0:	69 87       	std	Y+9, r22	; 0x09
    43d2:	7e dc       	rcall	.-1796   	; 0x3cd0 <cpu_irq_save>

	/* Append message to TX buffer */
	int16_t max = min(g_usart1_tx_len + len, C_USART1_TX_BUF_LEN - 3);
    43d4:	8c 83       	std	Y+4, r24	; 0x04
    43d6:	89 85       	ldd	r24, Y+9	; 0x09
    43d8:	28 2f       	mov	r18, r24
    43da:	30 e0       	ldi	r19, 0x00	; 0
    43dc:	80 91 07 29 	lds	r24, 0x2907	; 0x802907 <g_usart1_tx_len>
    43e0:	90 91 08 29 	lds	r25, 0x2908	; 0x802908 <g_usart1_tx_len+0x1>
    43e4:	82 0f       	add	r24, r18
    43e6:	93 1f       	adc	r25, r19
    43e8:	8e 33       	cpi	r24, 0x3E	; 62
    43ea:	91 05       	cpc	r25, r1
    43ec:	10 f0       	brcs	.+4      	; 0x43f2 <serial_sim808_send+0x34>
    43ee:	8d e3       	ldi	r24, 0x3D	; 61
    43f0:	90 e0       	ldi	r25, 0x00	; 0
    43f2:	8d 83       	std	Y+5, r24	; 0x05

	int16_t idx_s = g_usart1_tx_len;
    43f4:	9e 83       	std	Y+6, r25	; 0x06
    43f6:	80 91 07 29 	lds	r24, 0x2907	; 0x802907 <g_usart1_tx_len>
    43fa:	90 91 08 29 	lds	r25, 0x2908	; 0x802908 <g_usart1_tx_len+0x1>
    43fe:	89 83       	std	Y+1, r24	; 0x01
	for (uint8_t idx_b = 0; idx_s < max; idx_b++) {
    4400:	9a 83       	std	Y+2, r25	; 0x02
    4402:	1b 82       	std	Y+3, r1	; 0x03
		g_usart1_tx_buf[idx_s++] = msg[idx_b];
    4404:	17 c0       	rjmp	.+46     	; 0x4434 <serial_sim808_send+0x76>
    4406:	89 81       	ldd	r24, Y+1	; 0x01
    4408:	9a 81       	ldd	r25, Y+2	; 0x02
    440a:	9c 01       	movw	r18, r24
    440c:	2f 5f       	subi	r18, 0xFF	; 255
    440e:	3f 4f       	sbci	r19, 0xFF	; 255
    4410:	29 83       	std	Y+1, r18	; 0x01
    4412:	3a 83       	std	Y+2, r19	; 0x02
    4414:	2b 81       	ldd	r18, Y+3	; 0x03
    4416:	22 2f       	mov	r18, r18
    4418:	30 e0       	ldi	r19, 0x00	; 0
    441a:	4f 81       	ldd	r20, Y+7	; 0x07
    441c:	58 85       	ldd	r21, Y+8	; 0x08
    441e:	24 0f       	add	r18, r20
    4420:	35 1f       	adc	r19, r21
    4422:	f9 01       	movw	r30, r18
    4424:	20 81       	ld	r18, Z
    4426:	87 5f       	subi	r24, 0xF7	; 247
    4428:	96 4d       	sbci	r25, 0xD6	; 214
    442a:	fc 01       	movw	r30, r24

	/* Append message to TX buffer */
	int16_t max = min(g_usart1_tx_len + len, C_USART1_TX_BUF_LEN - 3);

	int16_t idx_s = g_usart1_tx_len;
	for (uint8_t idx_b = 0; idx_s < max; idx_b++) {
    442c:	20 83       	st	Z, r18
    442e:	8b 81       	ldd	r24, Y+3	; 0x03
    4430:	8f 5f       	subi	r24, 0xFF	; 255
    4432:	8b 83       	std	Y+3, r24	; 0x03
    4434:	29 81       	ldd	r18, Y+1	; 0x01
    4436:	3a 81       	ldd	r19, Y+2	; 0x02
    4438:	8d 81       	ldd	r24, Y+5	; 0x05
    443a:	9e 81       	ldd	r25, Y+6	; 0x06
    443c:	28 17       	cp	r18, r24
    443e:	39 07       	cpc	r19, r25
		g_usart1_tx_buf[idx_s++] = msg[idx_b];
	}
	g_usart1_tx_buf[idx_s++]	= '\r';
    4440:	14 f3       	brlt	.-60     	; 0x4406 <serial_sim808_send+0x48>
    4442:	89 81       	ldd	r24, Y+1	; 0x01
    4444:	9a 81       	ldd	r25, Y+2	; 0x02
    4446:	9c 01       	movw	r18, r24
    4448:	2f 5f       	subi	r18, 0xFF	; 255
    444a:	3f 4f       	sbci	r19, 0xFF	; 255
    444c:	29 83       	std	Y+1, r18	; 0x01
    444e:	3a 83       	std	Y+2, r19	; 0x02
    4450:	87 5f       	subi	r24, 0xF7	; 247
    4452:	96 4d       	sbci	r25, 0xD6	; 214
    4454:	2d e0       	ldi	r18, 0x0D	; 13
    4456:	fc 01       	movw	r30, r24
	g_usart1_tx_buf[idx_s]		= 0;
    4458:	20 83       	st	Z, r18
    445a:	89 81       	ldd	r24, Y+1	; 0x01
    445c:	9a 81       	ldd	r25, Y+2	; 0x02
    445e:	87 5f       	subi	r24, 0xF7	; 247
    4460:	96 4d       	sbci	r25, 0xD6	; 214
    4462:	fc 01       	movw	r30, r24
	g_usart1_tx_len				= idx_s;
    4464:	10 82       	st	Z, r1
    4466:	89 81       	ldd	r24, Y+1	; 0x01
    4468:	9a 81       	ldd	r25, Y+2	; 0x02
    446a:	80 93 07 29 	sts	0x2907, r24	; 0x802907 <g_usart1_tx_len>

	/* No ongoing transmission, but data is available to be transfered and SIM808 is ready for that */
	isr_serial_tx_kickstart();
    446e:	90 93 08 29 	sts	0x2908, r25	; 0x802908 <g_usart1_tx_len+0x1>

	cpu_irq_restore(flags);
    4472:	4e df       	rcall	.-356    	; 0x4310 <isr_serial_tx_kickstart>
    4474:	8c 81       	ldd	r24, Y+4	; 0x04
}
    4476:	3c dc       	rcall	.-1928   	; 0x3cf0 <cpu_irq_restore>
    4478:	00 00       	nop
    447a:	29 96       	adiw	r28, 0x09	; 9
    447c:	cd bf       	out	0x3d, r28	; 61
    447e:	de bf       	out	0x3e, r29	; 62
    4480:	df 91       	pop	r29
    4482:	cf 91       	pop	r28
    4484:	08 95       	ret

00004486 <serial_sim808_sendAndResponse>:

bool serial_sim808_sendAndResponse(const char* msg, uint8_t len)
{
    4486:	cf 93       	push	r28
    4488:	df 93       	push	r29
    448a:	cd b7       	in	r28, 0x3d	; 61
    448c:	de b7       	in	r29, 0x3e	; 62
    448e:	25 97       	sbiw	r28, 0x05	; 5
    4490:	cd bf       	out	0x3d, r28	; 61
    4492:	de bf       	out	0x3e, r29	; 62
    4494:	8b 83       	std	Y+3, r24	; 0x03
    4496:	9c 83       	std	Y+4, r25	; 0x04
    4498:	6d 83       	std	Y+5, r22	; 0x05
	for (uint8_t cnt = 2; cnt; --cnt) {
    449a:	82 e0       	ldi	r24, 0x02	; 2
    449c:	89 83       	std	Y+1, r24	; 0x01
    449e:	24 c0       	rjmp	.+72     	; 0x44e8 <serial_sim808_sendAndResponse+0x62>
		/* Reset the OK response flag */
		g_usart1_rx_OK = false;
    44a0:	10 92 04 27 	sts	0x2704, r1	; 0x802704 <g_usart1_rx_OK>

		/* Send the string direct to the SIM808 */
		serial_sim808_send(msg, len);
    44a4:	8b 81       	ldd	r24, Y+3	; 0x03
    44a6:	9c 81       	ldd	r25, Y+4	; 0x04
    44a8:	6d 81       	ldd	r22, Y+5	; 0x05
    44aa:	89 df       	rcall	.-238    	; 0x43be <serial_sim808_send>

		/* Wait until 2 s for the response */
		for (uint8_t ycnt = 40; ycnt; --ycnt) {
    44ac:	88 e2       	ldi	r24, 0x28	; 40
    44ae:	8a 83       	std	Y+2, r24	; 0x02
    44b0:	15 c0       	rjmp	.+42     	; 0x44dc <serial_sim808_sendAndResponse+0x56>
			yield_ms(50);
    44b2:	82 e3       	ldi	r24, 0x32	; 50
    44b4:	90 e0       	ldi	r25, 0x00	; 0
    44b6:	0e 94 c6 f0 	call	0x1e18c	; 0x1e18c <yield_ms>
			task_serial(tcc1_get_time());
    44ba:	0e 94 31 f4 	call	0x1e862	; 0x1e862 <tcc1_get_time>
    44be:	dc 01       	movw	r26, r24
    44c0:	cb 01       	movw	r24, r22
    44c2:	bc 01       	movw	r22, r24
    44c4:	cd 01       	movw	r24, r26
    44c6:	0e 94 a4 39 	call	0x7348	; 0x7348 <task_serial>

			if (g_usart1_rx_OK) {
    44ca:	80 91 04 27 	lds	r24, 0x2704	; 0x802704 <g_usart1_rx_OK>
    44ce:	88 23       	and	r24, r24
    44d0:	11 f0       	breq	.+4      	; 0x44d6 <serial_sim808_sendAndResponse+0x50>
				/* OK response received */
				return true;
    44d2:	81 e0       	ldi	r24, 0x01	; 1
    44d4:	0d c0       	rjmp	.+26     	; 0x44f0 <serial_sim808_sendAndResponse+0x6a>

		/* Send the string direct to the SIM808 */
		serial_sim808_send(msg, len);

		/* Wait until 2 s for the response */
		for (uint8_t ycnt = 40; ycnt; --ycnt) {
    44d6:	8a 81       	ldd	r24, Y+2	; 0x02
    44d8:	81 50       	subi	r24, 0x01	; 1
    44da:	8a 83       	std	Y+2, r24	; 0x02
    44dc:	8a 81       	ldd	r24, Y+2	; 0x02
    44de:	88 23       	and	r24, r24
    44e0:	41 f7       	brne	.-48     	; 0x44b2 <serial_sim808_sendAndResponse+0x2c>
	cpu_irq_restore(flags);
}

bool serial_sim808_sendAndResponse(const char* msg, uint8_t len)
{
	for (uint8_t cnt = 2; cnt; --cnt) {
    44e2:	89 81       	ldd	r24, Y+1	; 0x01
    44e4:	81 50       	subi	r24, 0x01	; 1
    44e6:	89 83       	std	Y+1, r24	; 0x01
    44e8:	89 81       	ldd	r24, Y+1	; 0x01
    44ea:	88 23       	and	r24, r24
    44ec:	c9 f6       	brne	.-78     	; 0x44a0 <serial_sim808_sendAndResponse+0x1a>
			}
		}
	}

	/* No OK response */
	return false;
    44ee:	80 e0       	ldi	r24, 0x00	; 0
}
    44f0:	25 96       	adiw	r28, 0x05	; 5
    44f2:	cd bf       	out	0x3d, r28	; 61
    44f4:	de bf       	out	0x3e, r29	; 62
    44f6:	df 91       	pop	r29
    44f8:	cf 91       	pop	r28
    44fa:	08 95       	ret

000044fc <serial_sim808_gsm_setFunc>:

void serial_sim808_gsm_setFunc(SERIAL_SIM808_GSM_SETFUNC_ENUM_t funcMode)
{
    44fc:	cf 93       	push	r28
    44fe:	df 93       	push	r29
    4500:	00 d0       	rcall	.+0      	; 0x4502 <serial_sim808_gsm_setFunc+0x6>
    4502:	cd b7       	in	r28, 0x3d	; 61
    4504:	de b7       	in	r29, 0x3e	; 62
    4506:	8b 83       	std	Y+3, r24	; 0x03
	/* Prepare message to the SIM808 */
	int len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_SET_FUNC_1, funcMode);
    4508:	8b 81       	ldd	r24, Y+3	; 0x03
    450a:	88 2f       	mov	r24, r24
    450c:	90 e0       	ldi	r25, 0x00	; 0
    450e:	29 2f       	mov	r18, r25
    4510:	2f 93       	push	r18
    4512:	8f 93       	push	r24
    4514:	8c eb       	ldi	r24, 0xBC	; 188
    4516:	95 e0       	ldi	r25, 0x05	; 5
    4518:	89 2f       	mov	r24, r25
    451a:	8f 93       	push	r24
    451c:	8c eb       	ldi	r24, 0xBC	; 188
    451e:	95 e0       	ldi	r25, 0x05	; 5
    4520:	8f 93       	push	r24
    4522:	1f 92       	push	r1
    4524:	80 e8       	ldi	r24, 0x80	; 128
    4526:	8f 93       	push	r24
    4528:	83 e0       	ldi	r24, 0x03	; 3
    452a:	9c e2       	ldi	r25, 0x2C	; 44
    452c:	89 2f       	mov	r24, r25
    452e:	8f 93       	push	r24
    4530:	83 e0       	ldi	r24, 0x03	; 3
    4532:	9c e2       	ldi	r25, 0x2C	; 44
    4534:	8f 93       	push	r24
    4536:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
    453a:	2d b7       	in	r18, 0x3d	; 61
    453c:	3e b7       	in	r19, 0x3e	; 62
    453e:	28 5f       	subi	r18, 0xF8	; 248
    4540:	3f 4f       	sbci	r19, 0xFF	; 255
    4542:	cd bf       	out	0x3d, r28	; 61
    4544:	de bf       	out	0x3e, r29	; 62
    4546:	89 83       	std	Y+1, r24	; 0x01
    4548:	9a 83       	std	Y+2, r25	; 0x02

	/* Send the string to the SIM808 */
	if (len) {
    454a:	89 81       	ldd	r24, Y+1	; 0x01
    454c:	9a 81       	ldd	r25, Y+2	; 0x02
    454e:	89 2b       	or	r24, r25
    4550:	29 f0       	breq	.+10     	; 0x455c <serial_sim808_gsm_setFunc+0x60>
		serial_sim808_sendAndResponse(g_prepare_buf, len);
    4552:	89 81       	ldd	r24, Y+1	; 0x01
    4554:	68 2f       	mov	r22, r24
    4556:	83 e0       	ldi	r24, 0x03	; 3
    4558:	9c e2       	ldi	r25, 0x2C	; 44
    455a:	95 df       	rcall	.-214    	; 0x4486 <serial_sim808_sendAndResponse>
	}
}
    455c:	00 00       	nop
    455e:	23 96       	adiw	r28, 0x03	; 3
    4560:	cd bf       	out	0x3d, r28	; 61
    4562:	de bf       	out	0x3e, r29	; 62
    4564:	df 91       	pop	r29
    4566:	cf 91       	pop	r28
    4568:	08 95       	ret

0000456a <serial_sim808_gsm_setPin>:

void serial_sim808_gsm_setPin(const char* pin)
{
    456a:	cf 93       	push	r28
    456c:	df 93       	push	r29
    456e:	00 d0       	rcall	.+0      	; 0x4570 <serial_sim808_gsm_setPin+0x6>
    4570:	1f 92       	push	r1
    4572:	cd b7       	in	r28, 0x3d	; 61
    4574:	de b7       	in	r29, 0x3e	; 62
    4576:	8b 83       	std	Y+3, r24	; 0x03
    4578:	9c 83       	std	Y+4, r25	; 0x04
	/* Prepare message to the SIM808 */
	int len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_SET_PIN_1, pin);
    457a:	8c 81       	ldd	r24, Y+4	; 0x04
    457c:	8f 93       	push	r24
    457e:	8b 81       	ldd	r24, Y+3	; 0x03
    4580:	8f 93       	push	r24
    4582:	89 ec       	ldi	r24, 0xC9	; 201
    4584:	95 e0       	ldi	r25, 0x05	; 5
    4586:	89 2f       	mov	r24, r25
    4588:	8f 93       	push	r24
    458a:	89 ec       	ldi	r24, 0xC9	; 201
    458c:	95 e0       	ldi	r25, 0x05	; 5
    458e:	8f 93       	push	r24
    4590:	1f 92       	push	r1
    4592:	80 e8       	ldi	r24, 0x80	; 128
    4594:	8f 93       	push	r24
    4596:	83 e0       	ldi	r24, 0x03	; 3
    4598:	9c e2       	ldi	r25, 0x2C	; 44
    459a:	89 2f       	mov	r24, r25
    459c:	8f 93       	push	r24
    459e:	83 e0       	ldi	r24, 0x03	; 3
    45a0:	9c e2       	ldi	r25, 0x2C	; 44
    45a2:	8f 93       	push	r24
    45a4:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
    45a8:	2d b7       	in	r18, 0x3d	; 61
    45aa:	3e b7       	in	r19, 0x3e	; 62
    45ac:	28 5f       	subi	r18, 0xF8	; 248
    45ae:	3f 4f       	sbci	r19, 0xFF	; 255
    45b0:	cd bf       	out	0x3d, r28	; 61
    45b2:	de bf       	out	0x3e, r29	; 62
    45b4:	89 83       	std	Y+1, r24	; 0x01
    45b6:	9a 83       	std	Y+2, r25	; 0x02

	/* Send the string to the SIM808 */
	if (len) {
    45b8:	89 81       	ldd	r24, Y+1	; 0x01
    45ba:	9a 81       	ldd	r25, Y+2	; 0x02
    45bc:	89 2b       	or	r24, r25
    45be:	29 f0       	breq	.+10     	; 0x45ca <serial_sim808_gsm_setPin+0x60>
		serial_sim808_sendAndResponse(g_prepare_buf, len);
    45c0:	89 81       	ldd	r24, Y+1	; 0x01
    45c2:	68 2f       	mov	r22, r24
    45c4:	83 e0       	ldi	r24, 0x03	; 3
    45c6:	9c e2       	ldi	r25, 0x2C	; 44
    45c8:	5e df       	rcall	.-324    	; 0x4486 <serial_sim808_sendAndResponse>
	}
}
    45ca:	00 00       	nop
    45cc:	24 96       	adiw	r28, 0x04	; 4
    45ce:	cd bf       	out	0x3d, r28	; 61
    45d0:	de bf       	out	0x3e, r29	; 62
    45d2:	df 91       	pop	r29
    45d4:	cf 91       	pop	r28
    45d6:	08 95       	ret

000045d8 <serial_gsm_activation>:

void serial_gsm_activation(bool enable)
{
    45d8:	cf 93       	push	r28
    45da:	df 93       	push	r29
    45dc:	1f 92       	push	r1
    45de:	cd b7       	in	r28, 0x3d	; 61
    45e0:	de b7       	in	r29, 0x3e	; 62
    45e2:	89 83       	std	Y+1, r24	; 0x01
	if (enable) {
    45e4:	89 81       	ldd	r24, Y+1	; 0x01
    45e6:	88 23       	and	r24, r24
    45e8:	51 f0       	breq	.+20     	; 0x45fe <serial_gsm_activation+0x26>
		if (g_gsm_enable) {
    45ea:	80 91 49 29 	lds	r24, 0x2949	; 0x802949 <g_gsm_enable>
    45ee:	88 23       	and	r24, r24
    45f0:	81 f0       	breq	.+32     	; 0x4612 <serial_gsm_activation+0x3a>
			serial_sim808_gsm_setFunc(SERIAL_SIM808_GSM_SETFUNC_ON);
    45f2:	81 e0       	ldi	r24, 0x01	; 1
    45f4:	83 df       	rcall	.-250    	; 0x44fc <serial_sim808_gsm_setFunc>
			serial_sim808_gsm_setPin(g_gsm_login_pwd);
    45f6:	8c e4       	ldi	r24, 0x4C	; 76
    45f8:	99 e2       	ldi	r25, 0x29	; 41
    45fa:	b7 df       	rcall	.-146    	; 0x456a <serial_sim808_gsm_setPin>
		if (g_gsm_aprs_enable) {
			serial_gsm_gprs_openClose(false);
		}
		serial_sim808_gsm_setFunc(SERIAL_SIM808_GSM_SETFUNC_OFF);
	}
}
    45fc:	0a c0       	rjmp	.+20     	; 0x4612 <serial_gsm_activation+0x3a>
			serial_sim808_gsm_setFunc(SERIAL_SIM808_GSM_SETFUNC_ON);
			serial_sim808_gsm_setPin(g_gsm_login_pwd);
		}

	} else {
		g_gsm_aprs_connected = false;
    45fe:	10 92 4b 29 	sts	0x294B, r1	; 0x80294b <g_gsm_aprs_connected>
		if (g_gsm_aprs_enable) {
    4602:	80 91 4a 29 	lds	r24, 0x294A	; 0x80294a <g_gsm_aprs_enable>
    4606:	88 23       	and	r24, r24
			serial_gsm_gprs_openClose(false);
    4608:	11 f0       	breq	.+4      	; 0x460e <serial_gsm_activation+0x36>
    460a:	80 e0       	ldi	r24, 0x00	; 0
		}
		serial_sim808_gsm_setFunc(SERIAL_SIM808_GSM_SETFUNC_OFF);
    460c:	80 d2       	rcall	.+1280   	; 0x4b0e <serial_gsm_gprs_openClose>
    460e:	80 e0       	ldi	r24, 0x00	; 0
    4610:	75 df       	rcall	.-278    	; 0x44fc <serial_sim808_gsm_setFunc>
	}
}
    4612:	00 00       	nop
    4614:	0f 90       	pop	r0
    4616:	df 91       	pop	r29
    4618:	cf 91       	pop	r28
    461a:	08 95       	ret

0000461c <serial_send_gprs_open>:

void serial_send_gprs_open(void)
{
    461c:	cf 93       	push	r28
    461e:	df 93       	push	r29
    4620:	1f 92       	push	r1
    4622:	1f 92       	push	r1
    4624:	cd b7       	in	r28, 0x3d	; 61
    4626:	de b7       	in	r29, 0x3e	; 62
	int len;

	if (!g_gsm_enable || !g_gsm_aprs_enable) {
    4628:	90 91 49 29 	lds	r25, 0x2949	; 0x802949 <g_gsm_enable>
    462c:	81 e0       	ldi	r24, 0x01	; 1
    462e:	89 27       	eor	r24, r25
    4630:	88 23       	and	r24, r24
    4632:	31 f4       	brne	.+12     	; 0x4640 <serial_send_gprs_open+0x24>
    4634:	90 91 4a 29 	lds	r25, 0x294A	; 0x80294a <g_gsm_aprs_enable>
    4638:	81 e0       	ldi	r24, 0x01	; 1
    463a:	89 27       	eor	r24, r25
    463c:	88 23       	and	r24, r24
    463e:	19 f0       	breq	.+6      	; 0x4646 <serial_send_gprs_open+0x2a>
		g_gsm_aprs_connected = false;
    4640:	10 92 4b 29 	sts	0x294B, r1	; 0x80294b <g_gsm_aprs_connected>
		return;
    4644:	7e c0       	rjmp	.+252    	; 0x4742 <serial_send_gprs_open+0x126>
	}

	/* Enable auto reply chain */
	g_usart_gprs_auto_response_state = 1;
    4646:	81 e0       	ldi	r24, 0x01	; 1
    4648:	80 93 02 27 	sts	0x2702, r24	; 0x802702 <g_usart_gprs_auto_response_state>

	/* LCD information */
	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_SIM808_INFO_LCD_READY);
    464c:	8b ec       	ldi	r24, 0xCB	; 203
    464e:	94 e0       	ldi	r25, 0x04	; 4
    4650:	89 2f       	mov	r24, r25
    4652:	8f 93       	push	r24
    4654:	8b ec       	ldi	r24, 0xCB	; 203
    4656:	94 e0       	ldi	r25, 0x04	; 4
    4658:	8f 93       	push	r24
    465a:	1f 92       	push	r1
    465c:	80 e8       	ldi	r24, 0x80	; 128
    465e:	8f 93       	push	r24
    4660:	83 e0       	ldi	r24, 0x03	; 3
    4662:	9c e2       	ldi	r25, 0x2C	; 44
    4664:	89 2f       	mov	r24, r25
    4666:	8f 93       	push	r24
    4668:	83 e0       	ldi	r24, 0x03	; 3
    466a:	9c e2       	ldi	r25, 0x2C	; 44
    466c:	8f 93       	push	r24
    466e:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
    4672:	0f 90       	pop	r0
    4674:	0f 90       	pop	r0
    4676:	0f 90       	pop	r0
    4678:	0f 90       	pop	r0
    467a:	0f 90       	pop	r0
    467c:	0f 90       	pop	r0
    467e:	89 83       	std	Y+1, r24	; 0x01
    4680:	9a 83       	std	Y+2, r25	; 0x02
	task_twi2_lcd_str(8, 10 * 10, g_prepare_buf);
    4682:	43 e0       	ldi	r20, 0x03	; 3
    4684:	5c e2       	ldi	r21, 0x2C	; 44
    4686:	64 e6       	ldi	r22, 0x64	; 100
    4688:	88 e0       	ldi	r24, 0x08	; 8
    468a:	0e 94 b4 88 	call	0x11168	; 0x11168 <task_twi2_lcd_str>

	/* USB information */
	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_SIM808_INFO_READY);
    468e:	8f e9       	ldi	r24, 0x9F	; 159
    4690:	95 e0       	ldi	r25, 0x05	; 5
    4692:	89 2f       	mov	r24, r25
    4694:	8f 93       	push	r24
    4696:	8f e9       	ldi	r24, 0x9F	; 159
    4698:	95 e0       	ldi	r25, 0x05	; 5
    469a:	8f 93       	push	r24
    469c:	1f 92       	push	r1
    469e:	80 e8       	ldi	r24, 0x80	; 128
    46a0:	8f 93       	push	r24
    46a2:	83 e0       	ldi	r24, 0x03	; 3
    46a4:	9c e2       	ldi	r25, 0x2C	; 44
    46a6:	89 2f       	mov	r24, r25
    46a8:	8f 93       	push	r24
    46aa:	83 e0       	ldi	r24, 0x03	; 3
    46ac:	9c e2       	ldi	r25, 0x2C	; 44
    46ae:	8f 93       	push	r24
    46b0:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
    46b4:	0f 90       	pop	r0
    46b6:	0f 90       	pop	r0
    46b8:	0f 90       	pop	r0
    46ba:	0f 90       	pop	r0
    46bc:	0f 90       	pop	r0
    46be:	0f 90       	pop	r0
    46c0:	89 83       	std	Y+1, r24	; 0x01
    46c2:	9a 83       	std	Y+2, r25	; 0x02
	udi_write_tx_buf(g_prepare_buf, len, false);
    46c4:	89 81       	ldd	r24, Y+1	; 0x01
    46c6:	40 e0       	ldi	r20, 0x00	; 0
    46c8:	68 2f       	mov	r22, r24
    46ca:	83 e0       	ldi	r24, 0x03	; 3
    46cc:	9c e2       	ldi	r25, 0x2C	; 44
    46ce:	0e 94 0a 3b 	call	0x7614	; 0x7614 <udi_write_tx_buf>

	#if 1
	len = snprintf(g_prepare_buf, sizeof(g_prepare_buf), "#11 DEBUG: +CREG? sending ...\r\n");
    46d2:	80 e2       	ldi	r24, 0x20	; 32
    46d4:	ee e2       	ldi	r30, 0x2E	; 46
    46d6:	f1 e2       	ldi	r31, 0x21	; 33
    46d8:	a3 e0       	ldi	r26, 0x03	; 3
    46da:	bc e2       	ldi	r27, 0x2C	; 44
    46dc:	01 90       	ld	r0, Z+
    46de:	0d 92       	st	X+, r0
    46e0:	8a 95       	dec	r24
    46e2:	e1 f7       	brne	.-8      	; 0x46dc <serial_send_gprs_open+0xc0>
    46e4:	8f e1       	ldi	r24, 0x1F	; 31
    46e6:	90 e0       	ldi	r25, 0x00	; 0
    46e8:	89 83       	std	Y+1, r24	; 0x01
    46ea:	9a 83       	std	Y+2, r25	; 0x02
	udi_write_tx_buf(g_prepare_buf, len, false);
    46ec:	89 81       	ldd	r24, Y+1	; 0x01
    46ee:	40 e0       	ldi	r20, 0x00	; 0
    46f0:	68 2f       	mov	r22, r24
    46f2:	83 e0       	ldi	r24, 0x03	; 3
    46f4:	9c e2       	ldi	r25, 0x2C	; 44
    46f6:	0e 94 0a 3b 	call	0x7614	; 0x7614 <udi_write_tx_buf>
	#endif

	/* GPRS activation - check for registration, first */
	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_ONBOARD_SIM808_GSM_GPRS_CREG);
    46fa:	84 e5       	ldi	r24, 0x54	; 84
    46fc:	96 e0       	ldi	r25, 0x06	; 6
    46fe:	89 2f       	mov	r24, r25
    4700:	8f 93       	push	r24
    4702:	84 e5       	ldi	r24, 0x54	; 84
    4704:	96 e0       	ldi	r25, 0x06	; 6
    4706:	8f 93       	push	r24
    4708:	1f 92       	push	r1
    470a:	80 e8       	ldi	r24, 0x80	; 128
    470c:	8f 93       	push	r24
    470e:	83 e0       	ldi	r24, 0x03	; 3
    4710:	9c e2       	ldi	r25, 0x2C	; 44
    4712:	89 2f       	mov	r24, r25
    4714:	8f 93       	push	r24
    4716:	83 e0       	ldi	r24, 0x03	; 3
    4718:	9c e2       	ldi	r25, 0x2C	; 44
    471a:	8f 93       	push	r24
    471c:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
    4720:	0f 90       	pop	r0
    4722:	0f 90       	pop	r0
    4724:	0f 90       	pop	r0
    4726:	0f 90       	pop	r0
    4728:	0f 90       	pop	r0
    472a:	0f 90       	pop	r0
    472c:	89 83       	std	Y+1, r24	; 0x01
    472e:	9a 83       	std	Y+2, r25	; 0x02
	serial_sim808_send(g_prepare_buf, len);
    4730:	89 81       	ldd	r24, Y+1	; 0x01
    4732:	68 2f       	mov	r22, r24
    4734:	83 e0       	ldi	r24, 0x03	; 3
    4736:	9c e2       	ldi	r25, 0x2C	; 44
    4738:	42 de       	rcall	.-892    	; 0x43be <serial_sim808_send>

	yield_ms(500);
    473a:	84 ef       	ldi	r24, 0xF4	; 244
    473c:	91 e0       	ldi	r25, 0x01	; 1
    473e:	0e 94 c6 f0 	call	0x1e18c	; 0x1e18c <yield_ms>
}
    4742:	0f 90       	pop	r0
    4744:	0f 90       	pop	r0
    4746:	df 91       	pop	r29
    4748:	cf 91       	pop	r28
    474a:	08 95       	ret

0000474c <serial_gsm_rx_creg>:

void serial_gsm_rx_creg(uint8_t val)
{
    474c:	cf 93       	push	r28
    474e:	df 93       	push	r29
    4750:	00 d0       	rcall	.+0      	; 0x4752 <serial_gsm_rx_creg+0x6>
    4752:	cd b7       	in	r28, 0x3d	; 61
    4754:	de b7       	in	r29, 0x3e	; 62
    4756:	8b 83       	std	Y+3, r24	; 0x03
	static bool s_done = false;
	static bool s_lock = false;
	int len;

	if (!g_gsm_enable || !g_gsm_aprs_enable || s_done || s_lock || (g_usart_gprs_auto_response_state != 1)) {
    4758:	90 91 49 29 	lds	r25, 0x2949	; 0x802949 <g_gsm_enable>
    475c:	81 e0       	ldi	r24, 0x01	; 1
    475e:	89 27       	eor	r24, r25
    4760:	88 23       	and	r24, r24
    4762:	09 f0       	breq	.+2      	; 0x4766 <serial_gsm_rx_creg+0x1a>
    4764:	ad c0       	rjmp	.+346    	; 0x48c0 <serial_gsm_rx_creg+0x174>
    4766:	90 91 4a 29 	lds	r25, 0x294A	; 0x80294a <g_gsm_aprs_enable>
    476a:	81 e0       	ldi	r24, 0x01	; 1
    476c:	89 27       	eor	r24, r25
    476e:	88 23       	and	r24, r24
    4770:	09 f0       	breq	.+2      	; 0x4774 <serial_gsm_rx_creg+0x28>
    4772:	a6 c0       	rjmp	.+332    	; 0x48c0 <serial_gsm_rx_creg+0x174>
    4774:	80 91 44 23 	lds	r24, 0x2344	; 0x802344 <__data_end>
    4778:	88 23       	and	r24, r24
    477a:	09 f0       	breq	.+2      	; 0x477e <serial_gsm_rx_creg+0x32>
    477c:	a1 c0       	rjmp	.+322    	; 0x48c0 <serial_gsm_rx_creg+0x174>
    477e:	80 91 45 23 	lds	r24, 0x2345	; 0x802345 <s_lock.8157>
    4782:	88 23       	and	r24, r24
    4784:	09 f0       	breq	.+2      	; 0x4788 <serial_gsm_rx_creg+0x3c>
    4786:	9c c0       	rjmp	.+312    	; 0x48c0 <serial_gsm_rx_creg+0x174>
    4788:	80 91 02 27 	lds	r24, 0x2702	; 0x802702 <g_usart_gprs_auto_response_state>
    478c:	81 30       	cpi	r24, 0x01	; 1
    478e:	09 f0       	breq	.+2      	; 0x4792 <serial_gsm_rx_creg+0x46>
    4790:	97 c0       	rjmp	.+302    	; 0x48c0 <serial_gsm_rx_creg+0x174>
		return;
	}

	s_lock = true;
    4792:	81 e0       	ldi	r24, 0x01	; 1
    4794:	80 93 45 23 	sts	0x2345, r24	; 0x802345 <s_lock.8157>

	if ((1 <= val) && (val <= 2)) {
    4798:	8b 81       	ldd	r24, Y+3	; 0x03
    479a:	88 23       	and	r24, r24
    479c:	09 f4       	brne	.+2      	; 0x47a0 <serial_gsm_rx_creg+0x54>
    479e:	55 c0       	rjmp	.+170    	; 0x484a <serial_gsm_rx_creg+0xfe>
    47a0:	8b 81       	ldd	r24, Y+3	; 0x03
    47a2:	83 30       	cpi	r24, 0x03	; 3
    47a4:	08 f0       	brcs	.+2      	; 0x47a8 <serial_gsm_rx_creg+0x5c>
    47a6:	51 c0       	rjmp	.+162    	; 0x484a <serial_gsm_rx_creg+0xfe>
		s_done = true;
    47a8:	81 e0       	ldi	r24, 0x01	; 1
    47aa:	80 93 44 23 	sts	0x2344, r24	; 0x802344 <__data_end>

		#if 1
		len = snprintf(g_prepare_buf, sizeof(g_prepare_buf), "#21 DEBUG: +CREG: x received.\r\n");
    47ae:	80 e2       	ldi	r24, 0x20	; 32
    47b0:	ee e4       	ldi	r30, 0x4E	; 78
    47b2:	f1 e2       	ldi	r31, 0x21	; 33
    47b4:	a3 e0       	ldi	r26, 0x03	; 3
    47b6:	bc e2       	ldi	r27, 0x2C	; 44
    47b8:	01 90       	ld	r0, Z+
    47ba:	0d 92       	st	X+, r0
    47bc:	8a 95       	dec	r24
    47be:	e1 f7       	brne	.-8      	; 0x47b8 <serial_gsm_rx_creg+0x6c>
    47c0:	8f e1       	ldi	r24, 0x1F	; 31
    47c2:	90 e0       	ldi	r25, 0x00	; 0
    47c4:	89 83       	std	Y+1, r24	; 0x01
    47c6:	9a 83       	std	Y+2, r25	; 0x02
		udi_write_tx_buf(g_prepare_buf, len, false);
    47c8:	89 81       	ldd	r24, Y+1	; 0x01
    47ca:	40 e0       	ldi	r20, 0x00	; 0
    47cc:	68 2f       	mov	r22, r24
    47ce:	83 e0       	ldi	r24, 0x03	; 3
    47d0:	9c e2       	ldi	r25, 0x2C	; 44
    47d2:	0e 94 0a 3b 	call	0x7614	; 0x7614 <udi_write_tx_buf>
		#endif

		g_usart_gprs_auto_response_state = 2;
    47d6:	82 e0       	ldi	r24, 0x02	; 2
    47d8:	80 93 02 27 	sts	0x2702, r24	; 0x802702 <g_usart_gprs_auto_response_state>

		#if 1
		len = snprintf(g_prepare_buf, sizeof(g_prepare_buf), "#22 DEBUG: +CGATT? sending ...\r\n");
    47dc:	81 e2       	ldi	r24, 0x21	; 33
    47de:	ee e6       	ldi	r30, 0x6E	; 110
    47e0:	f1 e2       	ldi	r31, 0x21	; 33
    47e2:	a3 e0       	ldi	r26, 0x03	; 3
    47e4:	bc e2       	ldi	r27, 0x2C	; 44
    47e6:	01 90       	ld	r0, Z+
    47e8:	0d 92       	st	X+, r0
    47ea:	8a 95       	dec	r24
    47ec:	e1 f7       	brne	.-8      	; 0x47e6 <serial_gsm_rx_creg+0x9a>
    47ee:	80 e2       	ldi	r24, 0x20	; 32
    47f0:	90 e0       	ldi	r25, 0x00	; 0
    47f2:	89 83       	std	Y+1, r24	; 0x01
    47f4:	9a 83       	std	Y+2, r25	; 0x02
		udi_write_tx_buf(g_prepare_buf, len, false);
    47f6:	89 81       	ldd	r24, Y+1	; 0x01
    47f8:	40 e0       	ldi	r20, 0x00	; 0
    47fa:	68 2f       	mov	r22, r24
    47fc:	83 e0       	ldi	r24, 0x03	; 3
    47fe:	9c e2       	ldi	r25, 0x2C	; 44
    4800:	0e 94 0a 3b 	call	0x7614	; 0x7614 <udi_write_tx_buf>
		#endif

		/* Check and push device to activate GPRS */
		len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_ONBOARD_SIM808_GSM_GPRS_CGATT);
    4804:	8f e5       	ldi	r24, 0x5F	; 95
    4806:	96 e0       	ldi	r25, 0x06	; 6
    4808:	89 2f       	mov	r24, r25
    480a:	8f 93       	push	r24
    480c:	8f e5       	ldi	r24, 0x5F	; 95
    480e:	96 e0       	ldi	r25, 0x06	; 6
    4810:	8f 93       	push	r24
    4812:	1f 92       	push	r1
    4814:	80 e8       	ldi	r24, 0x80	; 128
    4816:	8f 93       	push	r24
    4818:	83 e0       	ldi	r24, 0x03	; 3
    481a:	9c e2       	ldi	r25, 0x2C	; 44
    481c:	89 2f       	mov	r24, r25
    481e:	8f 93       	push	r24
    4820:	83 e0       	ldi	r24, 0x03	; 3
    4822:	9c e2       	ldi	r25, 0x2C	; 44
    4824:	8f 93       	push	r24
    4826:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
    482a:	0f 90       	pop	r0
    482c:	0f 90       	pop	r0
    482e:	0f 90       	pop	r0
    4830:	0f 90       	pop	r0
    4832:	0f 90       	pop	r0
    4834:	0f 90       	pop	r0
    4836:	89 83       	std	Y+1, r24	; 0x01
    4838:	9a 83       	std	Y+2, r25	; 0x02
		s_lock = false;
    483a:	10 92 45 23 	sts	0x2345, r1	; 0x802345 <s_lock.8157>
		serial_sim808_send(g_prepare_buf, len);
    483e:	89 81       	ldd	r24, Y+1	; 0x01
    4840:	68 2f       	mov	r22, r24
    4842:	83 e0       	ldi	r24, 0x03	; 3
    4844:	9c e2       	ldi	r25, 0x2C	; 44
    4846:	bb dd       	rcall	.-1162   	; 0x43be <serial_sim808_send>
    4848:	3c c0       	rjmp	.+120    	; 0x48c2 <serial_gsm_rx_creg+0x176>

	} else {
		yield_ms(2500);
    484a:	84 ec       	ldi	r24, 0xC4	; 196
    484c:	99 e0       	ldi	r25, 0x09	; 9
    484e:	0e 94 c6 f0 	call	0x1e18c	; 0x1e18c <yield_ms>

		#if 1
		len = snprintf(g_prepare_buf, sizeof(g_prepare_buf), "#29 DEBUG: repeated +CREG? sending ...\r\n");
    4852:	89 e2       	ldi	r24, 0x29	; 41
    4854:	ef e8       	ldi	r30, 0x8F	; 143
    4856:	f1 e2       	ldi	r31, 0x21	; 33
    4858:	a3 e0       	ldi	r26, 0x03	; 3
    485a:	bc e2       	ldi	r27, 0x2C	; 44
    485c:	01 90       	ld	r0, Z+
    485e:	0d 92       	st	X+, r0
    4860:	8a 95       	dec	r24
    4862:	e1 f7       	brne	.-8      	; 0x485c <serial_gsm_rx_creg+0x110>
    4864:	88 e2       	ldi	r24, 0x28	; 40
    4866:	90 e0       	ldi	r25, 0x00	; 0
    4868:	89 83       	std	Y+1, r24	; 0x01
    486a:	9a 83       	std	Y+2, r25	; 0x02
		udi_write_tx_buf(g_prepare_buf, len, false);
    486c:	89 81       	ldd	r24, Y+1	; 0x01
    486e:	40 e0       	ldi	r20, 0x00	; 0
    4870:	68 2f       	mov	r22, r24
    4872:	83 e0       	ldi	r24, 0x03	; 3
    4874:	9c e2       	ldi	r25, 0x2C	; 44
    4876:	0e 94 0a 3b 	call	0x7614	; 0x7614 <udi_write_tx_buf>
		#endif

		/* Repeat: check for registration  */
		len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_ONBOARD_SIM808_GSM_GPRS_CREG);
    487a:	84 e5       	ldi	r24, 0x54	; 84
    487c:	96 e0       	ldi	r25, 0x06	; 6
    487e:	89 2f       	mov	r24, r25
    4880:	8f 93       	push	r24
    4882:	84 e5       	ldi	r24, 0x54	; 84
    4884:	96 e0       	ldi	r25, 0x06	; 6
    4886:	8f 93       	push	r24
    4888:	1f 92       	push	r1
    488a:	80 e8       	ldi	r24, 0x80	; 128
    488c:	8f 93       	push	r24
    488e:	83 e0       	ldi	r24, 0x03	; 3
    4890:	9c e2       	ldi	r25, 0x2C	; 44
    4892:	89 2f       	mov	r24, r25
    4894:	8f 93       	push	r24
    4896:	83 e0       	ldi	r24, 0x03	; 3
    4898:	9c e2       	ldi	r25, 0x2C	; 44
    489a:	8f 93       	push	r24
    489c:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
    48a0:	0f 90       	pop	r0
    48a2:	0f 90       	pop	r0
    48a4:	0f 90       	pop	r0
    48a6:	0f 90       	pop	r0
    48a8:	0f 90       	pop	r0
    48aa:	0f 90       	pop	r0
    48ac:	89 83       	std	Y+1, r24	; 0x01
    48ae:	9a 83       	std	Y+2, r25	; 0x02
		s_lock = false;
    48b0:	10 92 45 23 	sts	0x2345, r1	; 0x802345 <s_lock.8157>
		serial_sim808_send(g_prepare_buf, len);
    48b4:	89 81       	ldd	r24, Y+1	; 0x01
    48b6:	68 2f       	mov	r22, r24
    48b8:	83 e0       	ldi	r24, 0x03	; 3
    48ba:	9c e2       	ldi	r25, 0x2C	; 44
    48bc:	80 dd       	rcall	.-1280   	; 0x43be <serial_sim808_send>
    48be:	01 c0       	rjmp	.+2      	; 0x48c2 <serial_gsm_rx_creg+0x176>
	static bool s_done = false;
	static bool s_lock = false;
	int len;

	if (!g_gsm_enable || !g_gsm_aprs_enable || s_done || s_lock || (g_usart_gprs_auto_response_state != 1)) {
		return;
    48c0:	00 00       	nop
		/* Repeat: check for registration  */
		len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_ONBOARD_SIM808_GSM_GPRS_CREG);
		s_lock = false;
		serial_sim808_send(g_prepare_buf, len);
	}
}
    48c2:	23 96       	adiw	r28, 0x03	; 3
    48c4:	cd bf       	out	0x3d, r28	; 61
    48c6:	de bf       	out	0x3e, r29	; 62
    48c8:	df 91       	pop	r29
    48ca:	cf 91       	pop	r28
    48cc:	08 95       	ret

000048ce <serial_gsm_rx_cgatt>:

void serial_gsm_rx_cgatt(uint8_t val)
{
    48ce:	cf 93       	push	r28
    48d0:	df 93       	push	r29
    48d2:	00 d0       	rcall	.+0      	; 0x48d4 <serial_gsm_rx_cgatt+0x6>
    48d4:	cd b7       	in	r28, 0x3d	; 61
    48d6:	de b7       	in	r29, 0x3e	; 62
    48d8:	8b 83       	std	Y+3, r24	; 0x03
	static bool s_done = false;
	static bool s_lock = false;
	int len;

	if (!g_gsm_enable || !g_gsm_aprs_enable || s_done || s_lock || (g_usart_gprs_auto_response_state != 2)) {
    48da:	90 91 49 29 	lds	r25, 0x2949	; 0x802949 <g_gsm_enable>
    48de:	81 e0       	ldi	r24, 0x01	; 1
    48e0:	89 27       	eor	r24, r25
    48e2:	88 23       	and	r24, r24
    48e4:	09 f0       	breq	.+2      	; 0x48e8 <serial_gsm_rx_cgatt+0x1a>
    48e6:	0c c1       	rjmp	.+536    	; 0x4b00 <serial_gsm_rx_cgatt+0x232>
    48e8:	90 91 4a 29 	lds	r25, 0x294A	; 0x80294a <g_gsm_aprs_enable>
    48ec:	81 e0       	ldi	r24, 0x01	; 1
    48ee:	89 27       	eor	r24, r25
    48f0:	88 23       	and	r24, r24
    48f2:	09 f0       	breq	.+2      	; 0x48f6 <serial_gsm_rx_cgatt+0x28>
    48f4:	05 c1       	rjmp	.+522    	; 0x4b00 <serial_gsm_rx_cgatt+0x232>
    48f6:	80 91 46 23 	lds	r24, 0x2346	; 0x802346 <s_done.8162>
    48fa:	88 23       	and	r24, r24
    48fc:	09 f0       	breq	.+2      	; 0x4900 <serial_gsm_rx_cgatt+0x32>
    48fe:	00 c1       	rjmp	.+512    	; 0x4b00 <serial_gsm_rx_cgatt+0x232>
    4900:	80 91 47 23 	lds	r24, 0x2347	; 0x802347 <s_lock.8163>
    4904:	88 23       	and	r24, r24
    4906:	09 f0       	breq	.+2      	; 0x490a <serial_gsm_rx_cgatt+0x3c>
    4908:	fb c0       	rjmp	.+502    	; 0x4b00 <serial_gsm_rx_cgatt+0x232>
    490a:	80 91 02 27 	lds	r24, 0x2702	; 0x802702 <g_usart_gprs_auto_response_state>
    490e:	82 30       	cpi	r24, 0x02	; 2
    4910:	09 f0       	breq	.+2      	; 0x4914 <serial_gsm_rx_cgatt+0x46>
    4912:	f6 c0       	rjmp	.+492    	; 0x4b00 <serial_gsm_rx_cgatt+0x232>
		return;
	}

	s_lock = true;
    4914:	81 e0       	ldi	r24, 0x01	; 1
    4916:	80 93 47 23 	sts	0x2347, r24	; 0x802347 <s_lock.8163>

	if (1 <= val) {
    491a:	8b 81       	ldd	r24, Y+3	; 0x03
    491c:	88 23       	and	r24, r24
    491e:	09 f4       	brne	.+2      	; 0x4922 <serial_gsm_rx_cgatt+0x54>
    4920:	b4 c0       	rjmp	.+360    	; 0x4a8a <serial_gsm_rx_cgatt+0x1bc>
		s_done = true;
    4922:	81 e0       	ldi	r24, 0x01	; 1
    4924:	80 93 46 23 	sts	0x2346, r24	; 0x802346 <s_done.8162>

		#if 1
		len = snprintf(g_prepare_buf, sizeof(g_prepare_buf), "#31 DEBUG: +CGATT: x received.\r\n");
    4928:	81 e2       	ldi	r24, 0x21	; 33
    492a:	e8 eb       	ldi	r30, 0xB8	; 184
    492c:	f1 e2       	ldi	r31, 0x21	; 33
    492e:	a3 e0       	ldi	r26, 0x03	; 3
    4930:	bc e2       	ldi	r27, 0x2C	; 44
    4932:	01 90       	ld	r0, Z+
    4934:	0d 92       	st	X+, r0
    4936:	8a 95       	dec	r24
    4938:	e1 f7       	brne	.-8      	; 0x4932 <serial_gsm_rx_cgatt+0x64>
    493a:	80 e2       	ldi	r24, 0x20	; 32
    493c:	90 e0       	ldi	r25, 0x00	; 0
    493e:	89 83       	std	Y+1, r24	; 0x01
    4940:	9a 83       	std	Y+2, r25	; 0x02
		udi_write_tx_buf(g_prepare_buf, len, false);
    4942:	89 81       	ldd	r24, Y+1	; 0x01
    4944:	40 e0       	ldi	r20, 0x00	; 0
    4946:	68 2f       	mov	r22, r24
    4948:	83 e0       	ldi	r24, 0x03	; 3
    494a:	9c e2       	ldi	r25, 0x2C	; 44
    494c:	0e 94 0a 3b 	call	0x7614	; 0x7614 <udi_write_tx_buf>
		#endif

		#if 1
		len = snprintf(g_prepare_buf, sizeof(g_prepare_buf), "#32 DEBUG: +CSTT sending ...\r\n");
    4950:	8f e1       	ldi	r24, 0x1F	; 31
    4952:	e9 ed       	ldi	r30, 0xD9	; 217
    4954:	f1 e2       	ldi	r31, 0x21	; 33
    4956:	a3 e0       	ldi	r26, 0x03	; 3
    4958:	bc e2       	ldi	r27, 0x2C	; 44
    495a:	01 90       	ld	r0, Z+
    495c:	0d 92       	st	X+, r0
    495e:	8a 95       	dec	r24
    4960:	e1 f7       	brne	.-8      	; 0x495a <serial_gsm_rx_cgatt+0x8c>
    4962:	8e e1       	ldi	r24, 0x1E	; 30
    4964:	90 e0       	ldi	r25, 0x00	; 0
    4966:	89 83       	std	Y+1, r24	; 0x01
    4968:	9a 83       	std	Y+2, r25	; 0x02
		udi_write_tx_buf(g_prepare_buf, len, false);
    496a:	89 81       	ldd	r24, Y+1	; 0x01
    496c:	40 e0       	ldi	r20, 0x00	; 0
    496e:	68 2f       	mov	r22, r24
    4970:	83 e0       	ldi	r24, 0x03	; 3
    4972:	9c e2       	ldi	r25, 0x2C	; 44
    4974:	0e 94 0a 3b 	call	0x7614	; 0x7614 <udi_write_tx_buf>
		#endif

		/* Start task for GPRS service */
		len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_ONBOARD_SIM808_GSM_GPRS_CSTT, "web.vodafone.de", "", "");
    4978:	80 ed       	ldi	r24, 0xD0	; 208
    497a:	92 e2       	ldi	r25, 0x22	; 34
    497c:	89 2f       	mov	r24, r25
    497e:	8f 93       	push	r24
    4980:	80 ed       	ldi	r24, 0xD0	; 208
    4982:	92 e2       	ldi	r25, 0x22	; 34
    4984:	8f 93       	push	r24
    4986:	80 ed       	ldi	r24, 0xD0	; 208
    4988:	92 e2       	ldi	r25, 0x22	; 34
    498a:	89 2f       	mov	r24, r25
    498c:	8f 93       	push	r24
    498e:	80 ed       	ldi	r24, 0xD0	; 208
    4990:	92 e2       	ldi	r25, 0x22	; 34
    4992:	8f 93       	push	r24
    4994:	88 ef       	ldi	r24, 0xF8	; 248
    4996:	91 e2       	ldi	r25, 0x21	; 33
    4998:	89 2f       	mov	r24, r25
    499a:	8f 93       	push	r24
    499c:	88 ef       	ldi	r24, 0xF8	; 248
    499e:	91 e2       	ldi	r25, 0x21	; 33
    49a0:	8f 93       	push	r24
    49a2:	8b e6       	ldi	r24, 0x6B	; 107
    49a4:	96 e0       	ldi	r25, 0x06	; 6
    49a6:	89 2f       	mov	r24, r25
    49a8:	8f 93       	push	r24
    49aa:	8b e6       	ldi	r24, 0x6B	; 107
    49ac:	96 e0       	ldi	r25, 0x06	; 6
    49ae:	8f 93       	push	r24
    49b0:	1f 92       	push	r1
    49b2:	80 e8       	ldi	r24, 0x80	; 128
    49b4:	8f 93       	push	r24
    49b6:	83 e0       	ldi	r24, 0x03	; 3
    49b8:	9c e2       	ldi	r25, 0x2C	; 44
    49ba:	89 2f       	mov	r24, r25
    49bc:	8f 93       	push	r24
    49be:	83 e0       	ldi	r24, 0x03	; 3
    49c0:	9c e2       	ldi	r25, 0x2C	; 44
    49c2:	8f 93       	push	r24
    49c4:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
    49c8:	2d b7       	in	r18, 0x3d	; 61
    49ca:	3e b7       	in	r19, 0x3e	; 62
    49cc:	24 5f       	subi	r18, 0xF4	; 244
    49ce:	3f 4f       	sbci	r19, 0xFF	; 255
    49d0:	cd bf       	out	0x3d, r28	; 61
    49d2:	de bf       	out	0x3e, r29	; 62
    49d4:	89 83       	std	Y+1, r24	; 0x01
    49d6:	9a 83       	std	Y+2, r25	; 0x02
		serial_sim808_sendAndResponse(g_prepare_buf, len);
    49d8:	89 81       	ldd	r24, Y+1	; 0x01
    49da:	68 2f       	mov	r22, r24
    49dc:	83 e0       	ldi	r24, 0x03	; 3
    49de:	9c e2       	ldi	r25, 0x2C	; 44
    49e0:	52 dd       	rcall	.-1372   	; 0x4486 <serial_sim808_sendAndResponse>

		/* Establish GPRS connection */
		yield_ms(500);
    49e2:	84 ef       	ldi	r24, 0xF4	; 244
    49e4:	91 e0       	ldi	r25, 0x01	; 1
    49e6:	0e 94 c6 f0 	call	0x1e18c	; 0x1e18c <yield_ms>
		len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_ONBOARD_SIM808_GSM_GPRS_CIICR);
    49ea:	84 e8       	ldi	r24, 0x84	; 132
    49ec:	96 e0       	ldi	r25, 0x06	; 6
    49ee:	89 2f       	mov	r24, r25
    49f0:	8f 93       	push	r24
    49f2:	84 e8       	ldi	r24, 0x84	; 132
    49f4:	96 e0       	ldi	r25, 0x06	; 6
    49f6:	8f 93       	push	r24
    49f8:	1f 92       	push	r1
    49fa:	80 e8       	ldi	r24, 0x80	; 128
    49fc:	8f 93       	push	r24
    49fe:	83 e0       	ldi	r24, 0x03	; 3
    4a00:	9c e2       	ldi	r25, 0x2C	; 44
    4a02:	89 2f       	mov	r24, r25
    4a04:	8f 93       	push	r24
    4a06:	83 e0       	ldi	r24, 0x03	; 3
    4a08:	9c e2       	ldi	r25, 0x2C	; 44
    4a0a:	8f 93       	push	r24
    4a0c:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
    4a10:	0f 90       	pop	r0
    4a12:	0f 90       	pop	r0
    4a14:	0f 90       	pop	r0
    4a16:	0f 90       	pop	r0
    4a18:	0f 90       	pop	r0
    4a1a:	0f 90       	pop	r0
    4a1c:	89 83       	std	Y+1, r24	; 0x01
    4a1e:	9a 83       	std	Y+2, r25	; 0x02
		serial_sim808_sendAndResponse(g_prepare_buf, len);
    4a20:	89 81       	ldd	r24, Y+1	; 0x01
    4a22:	68 2f       	mov	r22, r24
    4a24:	83 e0       	ldi	r24, 0x03	; 3
    4a26:	9c e2       	ldi	r25, 0x2C	; 44
    4a28:	2e dd       	rcall	.-1444   	; 0x4486 <serial_sim808_sendAndResponse>

		/* Request local IP address */
		yield_ms(1500);
    4a2a:	8c ed       	ldi	r24, 0xDC	; 220
    4a2c:	95 e0       	ldi	r25, 0x05	; 5
    4a2e:	0e 94 c6 f0 	call	0x1e18c	; 0x1e18c <yield_ms>
		len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_ONBOARD_SIM808_GSM_GPRS_CIFSR);
    4a32:	8f e8       	ldi	r24, 0x8F	; 143
    4a34:	96 e0       	ldi	r25, 0x06	; 6
    4a36:	89 2f       	mov	r24, r25
    4a38:	8f 93       	push	r24
    4a3a:	8f e8       	ldi	r24, 0x8F	; 143
    4a3c:	96 e0       	ldi	r25, 0x06	; 6
    4a3e:	8f 93       	push	r24
    4a40:	1f 92       	push	r1
    4a42:	80 e8       	ldi	r24, 0x80	; 128
    4a44:	8f 93       	push	r24
    4a46:	83 e0       	ldi	r24, 0x03	; 3
    4a48:	9c e2       	ldi	r25, 0x2C	; 44
    4a4a:	89 2f       	mov	r24, r25
    4a4c:	8f 93       	push	r24
    4a4e:	83 e0       	ldi	r24, 0x03	; 3
    4a50:	9c e2       	ldi	r25, 0x2C	; 44
    4a52:	8f 93       	push	r24
    4a54:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
    4a58:	0f 90       	pop	r0
    4a5a:	0f 90       	pop	r0
    4a5c:	0f 90       	pop	r0
    4a5e:	0f 90       	pop	r0
    4a60:	0f 90       	pop	r0
    4a62:	0f 90       	pop	r0
    4a64:	89 83       	std	Y+1, r24	; 0x01
    4a66:	9a 83       	std	Y+2, r25	; 0x02
		serial_sim808_sendAndResponse(g_prepare_buf, len);
    4a68:	89 81       	ldd	r24, Y+1	; 0x01
    4a6a:	68 2f       	mov	r22, r24
    4a6c:	83 e0       	ldi	r24, 0x03	; 3
    4a6e:	9c e2       	ldi	r25, 0x2C	; 44
    4a70:	0a dd       	rcall	.-1516   	; 0x4486 <serial_sim808_sendAndResponse>

		g_usart_gprs_auto_response_state = 0;
    4a72:	10 92 02 27 	sts	0x2702, r1	; 0x802702 <g_usart_gprs_auto_response_state>
		s_lock = false;
    4a76:	10 92 47 23 	sts	0x2347, r1	; 0x802347 <s_lock.8163>

		/* Open the channel for the first time */
		yield_ms(1500);
    4a7a:	8c ed       	ldi	r24, 0xDC	; 220
    4a7c:	95 e0       	ldi	r25, 0x05	; 5
    4a7e:	0e 94 c6 f0 	call	0x1e18c	; 0x1e18c <yield_ms>
		//serial_gsm_gprs_openClose(true);
		//serial_gsm_gprs_openClose(false);
		g_gsm_aprs_connected = true;
    4a82:	81 e0       	ldi	r24, 0x01	; 1
    4a84:	80 93 4b 29 	sts	0x294B, r24	; 0x80294b <g_gsm_aprs_connected>
    4a88:	3c c0       	rjmp	.+120    	; 0x4b02 <serial_gsm_rx_cgatt+0x234>

	} else {
		yield_ms(2500);
    4a8a:	84 ec       	ldi	r24, 0xC4	; 196
    4a8c:	99 e0       	ldi	r25, 0x09	; 9
    4a8e:	0e 94 c6 f0 	call	0x1e18c	; 0x1e18c <yield_ms>

		#if 1
		len = snprintf(g_prepare_buf, sizeof(g_prepare_buf), "#39 DEBUG: repeated +CGATT? sending ...\r\n");
    4a92:	8a e2       	ldi	r24, 0x2A	; 42
    4a94:	e8 e0       	ldi	r30, 0x08	; 8
    4a96:	f2 e2       	ldi	r31, 0x22	; 34
    4a98:	a3 e0       	ldi	r26, 0x03	; 3
    4a9a:	bc e2       	ldi	r27, 0x2C	; 44
    4a9c:	01 90       	ld	r0, Z+
    4a9e:	0d 92       	st	X+, r0
    4aa0:	8a 95       	dec	r24
    4aa2:	e1 f7       	brne	.-8      	; 0x4a9c <serial_gsm_rx_cgatt+0x1ce>
    4aa4:	89 e2       	ldi	r24, 0x29	; 41
    4aa6:	90 e0       	ldi	r25, 0x00	; 0
    4aa8:	89 83       	std	Y+1, r24	; 0x01
    4aaa:	9a 83       	std	Y+2, r25	; 0x02
		udi_write_tx_buf(g_prepare_buf, len, false);
    4aac:	89 81       	ldd	r24, Y+1	; 0x01
    4aae:	40 e0       	ldi	r20, 0x00	; 0
    4ab0:	68 2f       	mov	r22, r24
    4ab2:	83 e0       	ldi	r24, 0x03	; 3
    4ab4:	9c e2       	ldi	r25, 0x2C	; 44
    4ab6:	0e 94 0a 3b 	call	0x7614	; 0x7614 <udi_write_tx_buf>
		#endif

		/* Check and push device to activate GPRS */
		len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_ONBOARD_SIM808_GSM_GPRS_CGATT);
    4aba:	8f e5       	ldi	r24, 0x5F	; 95
    4abc:	96 e0       	ldi	r25, 0x06	; 6
    4abe:	89 2f       	mov	r24, r25
    4ac0:	8f 93       	push	r24
    4ac2:	8f e5       	ldi	r24, 0x5F	; 95
    4ac4:	96 e0       	ldi	r25, 0x06	; 6
    4ac6:	8f 93       	push	r24
    4ac8:	1f 92       	push	r1
    4aca:	80 e8       	ldi	r24, 0x80	; 128
    4acc:	8f 93       	push	r24
    4ace:	83 e0       	ldi	r24, 0x03	; 3
    4ad0:	9c e2       	ldi	r25, 0x2C	; 44
    4ad2:	89 2f       	mov	r24, r25
    4ad4:	8f 93       	push	r24
    4ad6:	83 e0       	ldi	r24, 0x03	; 3
    4ad8:	9c e2       	ldi	r25, 0x2C	; 44
    4ada:	8f 93       	push	r24
    4adc:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
    4ae0:	0f 90       	pop	r0
    4ae2:	0f 90       	pop	r0
    4ae4:	0f 90       	pop	r0
    4ae6:	0f 90       	pop	r0
    4ae8:	0f 90       	pop	r0
    4aea:	0f 90       	pop	r0
    4aec:	89 83       	std	Y+1, r24	; 0x01
    4aee:	9a 83       	std	Y+2, r25	; 0x02
		s_lock = false;
    4af0:	10 92 47 23 	sts	0x2347, r1	; 0x802347 <s_lock.8163>
		serial_sim808_send(g_prepare_buf, len);
    4af4:	89 81       	ldd	r24, Y+1	; 0x01
    4af6:	68 2f       	mov	r22, r24
    4af8:	83 e0       	ldi	r24, 0x03	; 3
    4afa:	9c e2       	ldi	r25, 0x2C	; 44
    4afc:	60 dc       	rcall	.-1856   	; 0x43be <serial_sim808_send>
    4afe:	01 c0       	rjmp	.+2      	; 0x4b02 <serial_gsm_rx_cgatt+0x234>
	static bool s_done = false;
	static bool s_lock = false;
	int len;

	if (!g_gsm_enable || !g_gsm_aprs_enable || s_done || s_lock || (g_usart_gprs_auto_response_state != 2)) {
		return;
    4b00:	00 00       	nop
		/* Check and push device to activate GPRS */
		len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_ONBOARD_SIM808_GSM_GPRS_CGATT);
		s_lock = false;
		serial_sim808_send(g_prepare_buf, len);
	}
}
    4b02:	23 96       	adiw	r28, 0x03	; 3
    4b04:	cd bf       	out	0x3d, r28	; 61
    4b06:	de bf       	out	0x3e, r29	; 62
    4b08:	df 91       	pop	r29
    4b0a:	cf 91       	pop	r28
    4b0c:	08 95       	ret

00004b0e <serial_gsm_gprs_openClose>:

void serial_gsm_gprs_openClose(bool isStart)
{
    4b0e:	cf 93       	push	r28
    4b10:	df 93       	push	r29
    4b12:	cd b7       	in	r28, 0x3d	; 61
    4b14:	de b7       	in	r29, 0x3e	; 62
    4b16:	c3 58       	subi	r28, 0x83	; 131
    4b18:	d1 09       	sbc	r29, r1
    4b1a:	cd bf       	out	0x3d, r28	; 61
    4b1c:	de bf       	out	0x3e, r29	; 62
    4b1e:	9e 01       	movw	r18, r28
    4b20:	2d 57       	subi	r18, 0x7D	; 125
    4b22:	3f 4f       	sbci	r19, 0xFF	; 255
    4b24:	f9 01       	movw	r30, r18
    4b26:	80 83       	st	Z, r24
	static bool s_isOpen = false;
	char buf[C_TX_BUF_SIZE];

	if (!g_gsm_enable || !g_gsm_aprs_enable) {
    4b28:	90 91 49 29 	lds	r25, 0x2949	; 0x802949 <g_gsm_enable>
    4b2c:	81 e0       	ldi	r24, 0x01	; 1
    4b2e:	89 27       	eor	r24, r25
    4b30:	88 23       	and	r24, r24
    4b32:	31 f4       	brne	.+12     	; 0x4b40 <serial_gsm_gprs_openClose+0x32>
    4b34:	90 91 4a 29 	lds	r25, 0x294A	; 0x80294a <g_gsm_aprs_enable>
    4b38:	81 e0       	ldi	r24, 0x01	; 1
    4b3a:	89 27       	eor	r24, r25
    4b3c:	88 23       	and	r24, r24
    4b3e:	19 f0       	breq	.+6      	; 0x4b46 <serial_gsm_gprs_openClose+0x38>
		g_gsm_aprs_connected = false;
    4b40:	10 92 4b 29 	sts	0x294B, r1	; 0x80294b <g_gsm_aprs_connected>
    4b44:	ec c0       	rjmp	.+472    	; 0x4d1e <serial_gsm_gprs_openClose+0x210>
		return;
	}

	if (!g_usart_gprs_auto_response_state) {
    4b46:	80 91 02 27 	lds	r24, 0x2702	; 0x802702 <g_usart_gprs_auto_response_state>
    4b4a:	88 23       	and	r24, r24
    4b4c:	09 f0       	breq	.+2      	; 0x4b50 <serial_gsm_gprs_openClose+0x42>
    4b4e:	e7 c0       	rjmp	.+462    	; 0x4d1e <serial_gsm_gprs_openClose+0x210>
		int len;

		if (isStart && !s_isOpen) {
    4b50:	ce 01       	movw	r24, r28
    4b52:	8d 57       	subi	r24, 0x7D	; 125
    4b54:	9f 4f       	sbci	r25, 0xFF	; 255
    4b56:	fc 01       	movw	r30, r24
    4b58:	80 81       	ld	r24, Z
    4b5a:	88 23       	and	r24, r24
    4b5c:	09 f4       	brne	.+2      	; 0x4b60 <serial_gsm_gprs_openClose+0x52>
    4b5e:	77 c0       	rjmp	.+238    	; 0x4c4e <serial_gsm_gprs_openClose+0x140>
    4b60:	90 91 48 23 	lds	r25, 0x2348	; 0x802348 <s_isOpen.8168>
    4b64:	81 e0       	ldi	r24, 0x01	; 1
    4b66:	89 27       	eor	r24, r25
    4b68:	88 23       	and	r24, r24
    4b6a:	09 f4       	brne	.+2      	; 0x4b6e <serial_gsm_gprs_openClose+0x60>
    4b6c:	70 c0       	rjmp	.+224    	; 0x4c4e <serial_gsm_gprs_openClose+0x140>
			#if 1
			len = snprintf(buf, sizeof(buf), "#41 DEBUG: Opening TCP connection ...\r\n");
    4b6e:	ce 01       	movw	r24, r28
    4b70:	03 96       	adiw	r24, 0x03	; 3
    4b72:	28 e2       	ldi	r18, 0x28	; 40
    4b74:	e2 e3       	ldi	r30, 0x32	; 50
    4b76:	f2 e2       	ldi	r31, 0x22	; 34
    4b78:	dc 01       	movw	r26, r24
    4b7a:	01 90       	ld	r0, Z+
    4b7c:	0d 92       	st	X+, r0
    4b7e:	2a 95       	dec	r18
    4b80:	e1 f7       	brne	.-8      	; 0x4b7a <serial_gsm_gprs_openClose+0x6c>
    4b82:	87 e2       	ldi	r24, 0x27	; 39
    4b84:	90 e0       	ldi	r25, 0x00	; 0
    4b86:	89 83       	std	Y+1, r24	; 0x01
    4b88:	9a 83       	std	Y+2, r25	; 0x02
			udi_write_tx_buf(buf, len, false);
    4b8a:	29 81       	ldd	r18, Y+1	; 0x01
    4b8c:	ce 01       	movw	r24, r28
    4b8e:	03 96       	adiw	r24, 0x03	; 3
    4b90:	40 e0       	ldi	r20, 0x00	; 0
    4b92:	62 2f       	mov	r22, r18
    4b94:	0e 94 0a 3b 	call	0x7614	; 0x7614 <udi_write_tx_buf>
			#endif

			/* Connect TCP/IP port */
			len = snprintf_P(buf, sizeof(buf), PM_TWI1_INIT_ONBOARD_SIM808_GSM_GPRS_CIPSTART, C_APRS_TX_HTTP_TARGET2_PROT, C_APRS_TX_HTTP_TARGET2_NM, C_APRS_TX_HTTP_TARGET2_PORT);
    4b98:	80 e9       	ldi	r24, 0x90	; 144
    4b9a:	9f e1       	ldi	r25, 0x1F	; 31
    4b9c:	29 2f       	mov	r18, r25
    4b9e:	2f 93       	push	r18
    4ba0:	8f 93       	push	r24
    4ba2:	8a e1       	ldi	r24, 0x1A	; 26
    4ba4:	91 e2       	ldi	r25, 0x21	; 33
    4ba6:	89 2f       	mov	r24, r25
    4ba8:	8f 93       	push	r24
    4baa:	8a e1       	ldi	r24, 0x1A	; 26
    4bac:	91 e2       	ldi	r25, 0x21	; 33
    4bae:	8f 93       	push	r24
    4bb0:	86 e1       	ldi	r24, 0x16	; 22
    4bb2:	91 e2       	ldi	r25, 0x21	; 33
    4bb4:	89 2f       	mov	r24, r25
    4bb6:	8f 93       	push	r24
    4bb8:	86 e1       	ldi	r24, 0x16	; 22
    4bba:	91 e2       	ldi	r25, 0x21	; 33
    4bbc:	8f 93       	push	r24
    4bbe:	8a e9       	ldi	r24, 0x9A	; 154
    4bc0:	96 e0       	ldi	r25, 0x06	; 6
    4bc2:	89 2f       	mov	r24, r25
    4bc4:	8f 93       	push	r24
    4bc6:	8a e9       	ldi	r24, 0x9A	; 154
    4bc8:	96 e0       	ldi	r25, 0x06	; 6
    4bca:	8f 93       	push	r24
    4bcc:	1f 92       	push	r1
    4bce:	80 e8       	ldi	r24, 0x80	; 128
    4bd0:	8f 93       	push	r24
    4bd2:	ce 01       	movw	r24, r28
    4bd4:	03 96       	adiw	r24, 0x03	; 3
    4bd6:	29 2f       	mov	r18, r25
    4bd8:	2f 93       	push	r18
    4bda:	8f 93       	push	r24
    4bdc:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
    4be0:	2d b7       	in	r18, 0x3d	; 61
    4be2:	3e b7       	in	r19, 0x3e	; 62
    4be4:	24 5f       	subi	r18, 0xF4	; 244
    4be6:	3f 4f       	sbci	r19, 0xFF	; 255
    4be8:	cd bf       	out	0x3d, r28	; 61
    4bea:	de bf       	out	0x3e, r29	; 62
    4bec:	89 83       	std	Y+1, r24	; 0x01
    4bee:	9a 83       	std	Y+2, r25	; 0x02
			serial_sim808_send(buf, len);
    4bf0:	29 81       	ldd	r18, Y+1	; 0x01
    4bf2:	ce 01       	movw	r24, r28
    4bf4:	03 96       	adiw	r24, 0x03	; 3
    4bf6:	62 2f       	mov	r22, r18
    4bf8:	e2 db       	rcall	.-2108   	; 0x43be <serial_sim808_send>

			yield_ms(2750);
    4bfa:	8e eb       	ldi	r24, 0xBE	; 190
    4bfc:	9a e0       	ldi	r25, 0x0A	; 10
    4bfe:	0e 94 c6 f0 	call	0x1e18c	; 0x1e18c <yield_ms>
			len = snprintf_P(buf, sizeof(buf), PM_TWI1_INIT_ONBOARD_SIM808_GSM_GPRS_CIPSEND);
    4c02:	87 eb       	ldi	r24, 0xB7	; 183
    4c04:	96 e0       	ldi	r25, 0x06	; 6
    4c06:	89 2f       	mov	r24, r25
    4c08:	8f 93       	push	r24
    4c0a:	87 eb       	ldi	r24, 0xB7	; 183
    4c0c:	96 e0       	ldi	r25, 0x06	; 6
    4c0e:	8f 93       	push	r24
    4c10:	1f 92       	push	r1
    4c12:	80 e8       	ldi	r24, 0x80	; 128
    4c14:	8f 93       	push	r24
    4c16:	ce 01       	movw	r24, r28
    4c18:	03 96       	adiw	r24, 0x03	; 3
    4c1a:	29 2f       	mov	r18, r25
    4c1c:	2f 93       	push	r18
    4c1e:	8f 93       	push	r24
    4c20:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
    4c24:	0f 90       	pop	r0
    4c26:	0f 90       	pop	r0
    4c28:	0f 90       	pop	r0
    4c2a:	0f 90       	pop	r0
    4c2c:	0f 90       	pop	r0
    4c2e:	0f 90       	pop	r0
    4c30:	89 83       	std	Y+1, r24	; 0x01
    4c32:	9a 83       	std	Y+2, r25	; 0x02
			serial_sim808_send(buf, len);
    4c34:	29 81       	ldd	r18, Y+1	; 0x01
    4c36:	ce 01       	movw	r24, r28
    4c38:	03 96       	adiw	r24, 0x03	; 3
    4c3a:	62 2f       	mov	r22, r18
    4c3c:	c0 db       	rcall	.-2176   	; 0x43be <serial_sim808_send>
			yield_ms(250);
    4c3e:	8a ef       	ldi	r24, 0xFA	; 250
    4c40:	90 e0       	ldi	r25, 0x00	; 0
    4c42:	0e 94 c6 f0 	call	0x1e18c	; 0x1e18c <yield_ms>

			s_isOpen = true;
    4c46:	81 e0       	ldi	r24, 0x01	; 1
    4c48:	80 93 48 23 	sts	0x2348, r24	; 0x802348 <s_isOpen.8168>
    4c4c:	68 c0       	rjmp	.+208    	; 0x4d1e <serial_gsm_gprs_openClose+0x210>

		} else if (!isStart && s_isOpen) {
    4c4e:	ce 01       	movw	r24, r28
    4c50:	8d 57       	subi	r24, 0x7D	; 125
    4c52:	9f 4f       	sbci	r25, 0xFF	; 255
    4c54:	fc 01       	movw	r30, r24
    4c56:	90 81       	ld	r25, Z
    4c58:	81 e0       	ldi	r24, 0x01	; 1
    4c5a:	89 27       	eor	r24, r25
    4c5c:	88 23       	and	r24, r24
    4c5e:	09 f4       	brne	.+2      	; 0x4c62 <serial_gsm_gprs_openClose+0x154>
    4c60:	5e c0       	rjmp	.+188    	; 0x4d1e <serial_gsm_gprs_openClose+0x210>
    4c62:	80 91 48 23 	lds	r24, 0x2348	; 0x802348 <s_isOpen.8168>
    4c66:	88 23       	and	r24, r24
    4c68:	09 f4       	brne	.+2      	; 0x4c6c <serial_gsm_gprs_openClose+0x15e>
    4c6a:	59 c0       	rjmp	.+178    	; 0x4d1e <serial_gsm_gprs_openClose+0x210>
			g_gsm_aprs_connected = false;
    4c6c:	10 92 4b 29 	sts	0x294B, r1	; 0x80294b <g_gsm_aprs_connected>

			/* Stop message block by a ^Z character (0x1a) */
			len = snprintf_P(buf, sizeof(buf), PM_TWI1_INIT_ONBOARD_SIM808_GSM_GPRS_CTRL_Z);
    4c70:	84 ec       	ldi	r24, 0xC4	; 196
    4c72:	96 e0       	ldi	r25, 0x06	; 6
    4c74:	89 2f       	mov	r24, r25
    4c76:	8f 93       	push	r24
    4c78:	84 ec       	ldi	r24, 0xC4	; 196
    4c7a:	96 e0       	ldi	r25, 0x06	; 6
    4c7c:	8f 93       	push	r24
    4c7e:	1f 92       	push	r1
    4c80:	80 e8       	ldi	r24, 0x80	; 128
    4c82:	8f 93       	push	r24
    4c84:	ce 01       	movw	r24, r28
    4c86:	03 96       	adiw	r24, 0x03	; 3
    4c88:	29 2f       	mov	r18, r25
    4c8a:	2f 93       	push	r18
    4c8c:	8f 93       	push	r24
    4c8e:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
    4c92:	0f 90       	pop	r0
    4c94:	0f 90       	pop	r0
    4c96:	0f 90       	pop	r0
    4c98:	0f 90       	pop	r0
    4c9a:	0f 90       	pop	r0
    4c9c:	0f 90       	pop	r0
    4c9e:	89 83       	std	Y+1, r24	; 0x01
    4ca0:	9a 83       	std	Y+2, r25	; 0x02
			serial_sim808_send(buf, len);
    4ca2:	29 81       	ldd	r18, Y+1	; 0x01
    4ca4:	ce 01       	movw	r24, r28
    4ca6:	03 96       	adiw	r24, 0x03	; 3
    4ca8:	62 2f       	mov	r22, r18
    4caa:	89 db       	rcall	.-2286   	; 0x43be <serial_sim808_send>
			yield_ms(500);
    4cac:	84 ef       	ldi	r24, 0xF4	; 244
    4cae:	91 e0       	ldi	r25, 0x01	; 1
    4cb0:	0e 94 c6 f0 	call	0x1e18c	; 0x1e18c <yield_ms>

			#if 1
			len = snprintf(buf, sizeof(buf), "#46 DEBUG: Closing TCP connection ...\r\n");
    4cb4:	ce 01       	movw	r24, r28
    4cb6:	03 96       	adiw	r24, 0x03	; 3
    4cb8:	28 e2       	ldi	r18, 0x28	; 40
    4cba:	ea e5       	ldi	r30, 0x5A	; 90
    4cbc:	f2 e2       	ldi	r31, 0x22	; 34
    4cbe:	dc 01       	movw	r26, r24
    4cc0:	01 90       	ld	r0, Z+
    4cc2:	0d 92       	st	X+, r0
    4cc4:	2a 95       	dec	r18
    4cc6:	e1 f7       	brne	.-8      	; 0x4cc0 <serial_gsm_gprs_openClose+0x1b2>
    4cc8:	87 e2       	ldi	r24, 0x27	; 39
    4cca:	90 e0       	ldi	r25, 0x00	; 0
    4ccc:	89 83       	std	Y+1, r24	; 0x01
    4cce:	9a 83       	std	Y+2, r25	; 0x02
			udi_write_tx_buf(buf, len, false);
    4cd0:	29 81       	ldd	r18, Y+1	; 0x01
    4cd2:	ce 01       	movw	r24, r28
    4cd4:	03 96       	adiw	r24, 0x03	; 3
    4cd6:	40 e0       	ldi	r20, 0x00	; 0
    4cd8:	62 2f       	mov	r22, r18
    4cda:	0e 94 0a 3b 	call	0x7614	; 0x7614 <udi_write_tx_buf>
			#endif

			/* Close TCP/IP port */
			len = snprintf_P(buf, sizeof(buf), PM_TWI1_INIT_ONBOARD_SIM808_GSM_GPRS_CIPCLOSE);
    4cde:	88 ec       	ldi	r24, 0xC8	; 200
    4ce0:	96 e0       	ldi	r25, 0x06	; 6
    4ce2:	89 2f       	mov	r24, r25
    4ce4:	8f 93       	push	r24
    4ce6:	88 ec       	ldi	r24, 0xC8	; 200
    4ce8:	96 e0       	ldi	r25, 0x06	; 6
    4cea:	8f 93       	push	r24
    4cec:	1f 92       	push	r1
    4cee:	80 e8       	ldi	r24, 0x80	; 128
    4cf0:	8f 93       	push	r24
    4cf2:	ce 01       	movw	r24, r28
    4cf4:	03 96       	adiw	r24, 0x03	; 3
    4cf6:	29 2f       	mov	r18, r25
    4cf8:	2f 93       	push	r18
    4cfa:	8f 93       	push	r24
    4cfc:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
    4d00:	0f 90       	pop	r0
    4d02:	0f 90       	pop	r0
    4d04:	0f 90       	pop	r0
    4d06:	0f 90       	pop	r0
    4d08:	0f 90       	pop	r0
    4d0a:	0f 90       	pop	r0
    4d0c:	89 83       	std	Y+1, r24	; 0x01
    4d0e:	9a 83       	std	Y+2, r25	; 0x02
			serial_sim808_send(buf, len);
    4d10:	29 81       	ldd	r18, Y+1	; 0x01
    4d12:	ce 01       	movw	r24, r28
    4d14:	03 96       	adiw	r24, 0x03	; 3
    4d16:	62 2f       	mov	r22, r18
    4d18:	52 db       	rcall	.-2396   	; 0x43be <serial_sim808_send>

			s_isOpen = false;
    4d1a:	10 92 48 23 	sts	0x2348, r1	; 0x802348 <s_isOpen.8168>
		}
	}
}
    4d1e:	cd 57       	subi	r28, 0x7D	; 125
    4d20:	df 4f       	sbci	r29, 0xFF	; 255
    4d22:	cd bf       	out	0x3d, r28	; 61
    4d24:	de bf       	out	0x3e, r29	; 62
    4d26:	df 91       	pop	r29
    4d28:	cf 91       	pop	r28
    4d2a:	08 95       	ret

00004d2c <serial_sim808_gsm_shutdown>:

void serial_sim808_gsm_shutdown(void)
{
    4d2c:	cf 93       	push	r28
    4d2e:	df 93       	push	r29
    4d30:	00 d0       	rcall	.+0      	; 0x4d32 <serial_sim808_gsm_shutdown+0x6>
    4d32:	1f 92       	push	r1
    4d34:	cd b7       	in	r28, 0x3d	; 61
    4d36:	de b7       	in	r29, 0x3e	; 62
	g_gsm_aprs_connected = false;
    4d38:	10 92 4b 29 	sts	0x294B, r1	; 0x80294b <g_gsm_aprs_connected>

	if (g_gsm_enable && g_gsm_aprs_enable) {
    4d3c:	80 91 49 29 	lds	r24, 0x2949	; 0x802949 <g_gsm_enable>
    4d40:	88 23       	and	r24, r24
    4d42:	09 f4       	brne	.+2      	; 0x4d46 <serial_sim808_gsm_shutdown+0x1a>
    4d44:	49 c0       	rjmp	.+146    	; 0x4dd8 <serial_sim808_gsm_shutdown+0xac>
    4d46:	80 91 4a 29 	lds	r24, 0x294A	; 0x80294a <g_gsm_aprs_enable>
    4d4a:	88 23       	and	r24, r24
    4d4c:	09 f4       	brne	.+2      	; 0x4d50 <serial_sim808_gsm_shutdown+0x24>
    4d4e:	44 c0       	rjmp	.+136    	; 0x4dd8 <serial_sim808_gsm_shutdown+0xac>
		/* Shut down TCP/IP connection */
		serial_gsm_gprs_openClose(false);
    4d50:	80 e0       	ldi	r24, 0x00	; 0
    4d52:	dd de       	rcall	.-582    	; 0x4b0e <serial_gsm_gprs_openClose>

		/* Close any listening servers */
		int len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_ONBOARD_SIM808_GSM_GPRS_CIPSERVER, 0);
    4d54:	1f 92       	push	r1
    4d56:	1f 92       	push	r1
    4d58:	86 ed       	ldi	r24, 0xD6	; 214
    4d5a:	96 e0       	ldi	r25, 0x06	; 6
    4d5c:	89 2f       	mov	r24, r25
    4d5e:	8f 93       	push	r24
    4d60:	86 ed       	ldi	r24, 0xD6	; 214
    4d62:	96 e0       	ldi	r25, 0x06	; 6
    4d64:	8f 93       	push	r24
    4d66:	1f 92       	push	r1
    4d68:	80 e8       	ldi	r24, 0x80	; 128
    4d6a:	8f 93       	push	r24
    4d6c:	83 e0       	ldi	r24, 0x03	; 3
    4d6e:	9c e2       	ldi	r25, 0x2C	; 44
    4d70:	89 2f       	mov	r24, r25
    4d72:	8f 93       	push	r24
    4d74:	83 e0       	ldi	r24, 0x03	; 3
    4d76:	9c e2       	ldi	r25, 0x2C	; 44
    4d78:	8f 93       	push	r24
    4d7a:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
    4d7e:	2d b7       	in	r18, 0x3d	; 61
    4d80:	3e b7       	in	r19, 0x3e	; 62
    4d82:	28 5f       	subi	r18, 0xF8	; 248
    4d84:	3f 4f       	sbci	r19, 0xFF	; 255
    4d86:	cd bf       	out	0x3d, r28	; 61
    4d88:	de bf       	out	0x3e, r29	; 62
    4d8a:	89 83       	std	Y+1, r24	; 0x01
    4d8c:	9a 83       	std	Y+2, r25	; 0x02
		serial_sim808_sendAndResponse(g_prepare_buf, len);
    4d8e:	89 81       	ldd	r24, Y+1	; 0x01
    4d90:	68 2f       	mov	r22, r24
    4d92:	83 e0       	ldi	r24, 0x03	; 3
    4d94:	9c e2       	ldi	r25, 0x2C	; 44
    4d96:	77 db       	rcall	.-2322   	; 0x4486 <serial_sim808_sendAndResponse>

		/* Shutdown any open connections */
		len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_ONBOARD_SIM808_GSM_GPRS_CIPSHUT);
    4d98:	88 ee       	ldi	r24, 0xE8	; 232
    4d9a:	96 e0       	ldi	r25, 0x06	; 6
    4d9c:	89 2f       	mov	r24, r25
    4d9e:	8f 93       	push	r24
    4da0:	88 ee       	ldi	r24, 0xE8	; 232
    4da2:	96 e0       	ldi	r25, 0x06	; 6
    4da4:	8f 93       	push	r24
    4da6:	1f 92       	push	r1
    4da8:	80 e8       	ldi	r24, 0x80	; 128
    4daa:	8f 93       	push	r24
    4dac:	83 e0       	ldi	r24, 0x03	; 3
    4dae:	9c e2       	ldi	r25, 0x2C	; 44
    4db0:	89 2f       	mov	r24, r25
    4db2:	8f 93       	push	r24
    4db4:	83 e0       	ldi	r24, 0x03	; 3
    4db6:	9c e2       	ldi	r25, 0x2C	; 44
    4db8:	8f 93       	push	r24
    4dba:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
    4dbe:	0f 90       	pop	r0
    4dc0:	0f 90       	pop	r0
    4dc2:	0f 90       	pop	r0
    4dc4:	0f 90       	pop	r0
    4dc6:	0f 90       	pop	r0
    4dc8:	0f 90       	pop	r0
    4dca:	89 83       	std	Y+1, r24	; 0x01
    4dcc:	9a 83       	std	Y+2, r25	; 0x02
		serial_sim808_sendAndResponse(g_prepare_buf, len);
    4dce:	89 81       	ldd	r24, Y+1	; 0x01
    4dd0:	68 2f       	mov	r22, r24
    4dd2:	83 e0       	ldi	r24, 0x03	; 3
    4dd4:	9c e2       	ldi	r25, 0x2C	; 44
    4dd6:	57 db       	rcall	.-2386   	; 0x4486 <serial_sim808_sendAndResponse>
	}

	/* Power down the SIM808 device */
	int len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_SET_CPOWD_X, 1);
    4dd8:	1f 92       	push	r1
    4dda:	81 e0       	ldi	r24, 0x01	; 1
    4ddc:	8f 93       	push	r24
    4dde:	8b ed       	ldi	r24, 0xDB	; 219
    4de0:	95 e0       	ldi	r25, 0x05	; 5
    4de2:	89 2f       	mov	r24, r25
    4de4:	8f 93       	push	r24
    4de6:	8b ed       	ldi	r24, 0xDB	; 219
    4de8:	95 e0       	ldi	r25, 0x05	; 5
    4dea:	8f 93       	push	r24
    4dec:	1f 92       	push	r1
    4dee:	80 e8       	ldi	r24, 0x80	; 128
    4df0:	8f 93       	push	r24
    4df2:	83 e0       	ldi	r24, 0x03	; 3
    4df4:	9c e2       	ldi	r25, 0x2C	; 44
    4df6:	89 2f       	mov	r24, r25
    4df8:	8f 93       	push	r24
    4dfa:	83 e0       	ldi	r24, 0x03	; 3
    4dfc:	9c e2       	ldi	r25, 0x2C	; 44
    4dfe:	8f 93       	push	r24
    4e00:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
    4e04:	2d b7       	in	r18, 0x3d	; 61
    4e06:	3e b7       	in	r19, 0x3e	; 62
    4e08:	28 5f       	subi	r18, 0xF8	; 248
    4e0a:	3f 4f       	sbci	r19, 0xFF	; 255
    4e0c:	cd bf       	out	0x3d, r28	; 61
    4e0e:	de bf       	out	0x3e, r29	; 62
    4e10:	8b 83       	std	Y+3, r24	; 0x03
    4e12:	9c 83       	std	Y+4, r25	; 0x04
	serial_sim808_sendAndResponse(g_prepare_buf, len);
    4e14:	8b 81       	ldd	r24, Y+3	; 0x03
    4e16:	68 2f       	mov	r22, r24
    4e18:	83 e0       	ldi	r24, 0x03	; 3
    4e1a:	9c e2       	ldi	r25, 0x2C	; 44
    4e1c:	34 db       	rcall	.-2456   	; 0x4486 <serial_sim808_sendAndResponse>
}
    4e1e:	00 00       	nop
    4e20:	24 96       	adiw	r28, 0x04	; 4
    4e22:	cd bf       	out	0x3d, r28	; 61
    4e24:	de bf       	out	0x3e, r29	; 62
    4e26:	df 91       	pop	r29
    4e28:	cf 91       	pop	r28
    4e2a:	08 95       	ret

00004e2c <serial_init>:


/* Set up serial connection to the SIM808 */
void serial_init(void)
{
    4e2c:	cf 93       	push	r28
    4e2e:	df 93       	push	r29
    4e30:	cd b7       	in	r28, 0x3d	; 61
    4e32:	de b7       	in	r29, 0x3e	; 62
	/* Set TXD high */
	ioport_set_pin_level(GSM_DTR1_DRV,				HIGH);	// DTR inactive
    4e34:	61 e0       	ldi	r22, 0x01	; 1
    4e36:	89 e2       	ldi	r24, 0x29	; 41
    4e38:	fc d8       	rcall	.-3592   	; 0x4032 <ioport_set_pin_level>
	ioport_set_pin_level(GSM_TXD1_DRV,				HIGH);	// TXD pausing
    4e3a:	61 e0       	ldi	r22, 0x01	; 1
    4e3c:	8b e2       	ldi	r24, 0x2B	; 43
	ioport_set_pin_level(GSM_RTS1_DRV,				HIGH);	// RTS inactive
    4e3e:	f9 d8       	rcall	.-3598   	; 0x4032 <ioport_set_pin_level>
    4e40:	61 e0       	ldi	r22, 0x01	; 1

	ioport_set_pin_level(GSM_RESET_DRV_GPIO,		LOW);	// RESETn active
    4e42:	8f e2       	ldi	r24, 0x2F	; 47
    4e44:	f6 d8       	rcall	.-3604   	; 0x4032 <ioport_set_pin_level>
    4e46:	60 e0       	ldi	r22, 0x00	; 0
	ioport_set_pin_level(GSM_PWRKEY_DRV_GPIO,		LOW);	// Power key not pressed
    4e48:	85 e2       	ldi	r24, 0x25	; 37
    4e4a:	f3 d8       	rcall	.-3610   	; 0x4032 <ioport_set_pin_level>

	ioport_set_pin_level(GSM_PCM_CLK_DRV_GPIO,		LOW);	// PCM clock not used
    4e4c:	60 e0       	ldi	r22, 0x00	; 0
    4e4e:	84 e2       	ldi	r24, 0x24	; 36
	ioport_set_pin_level(GSM_PCM_IN_DRV_GPIO,		LOW);	// PCM data  not used
    4e50:	f0 d8       	rcall	.-3616   	; 0x4032 <ioport_set_pin_level>
    4e52:	60 e0       	ldi	r22, 0x00	; 0
    4e54:	89 e1       	ldi	r24, 0x19	; 25


	/* Set limited slew rate */
	ioport_set_pin_mode(GSM_DTR1_DRV,				IOPORT_MODE_TOTEM    | IOPORT_MODE_SLEW_RATE_LIMIT);
    4e56:	ed d8       	rcall	.-3622   	; 0x4032 <ioport_set_pin_level>
    4e58:	60 e0       	ldi	r22, 0x00	; 0
	ioport_set_pin_mode(GSM_TXD1_DRV,				IOPORT_MODE_TOTEM    | IOPORT_MODE_SLEW_RATE_LIMIT);
    4e5a:	8b e1       	ldi	r24, 0x1B	; 27
    4e5c:	ea d8       	rcall	.-3628   	; 0x4032 <ioport_set_pin_level>
	ioport_set_pin_mode(GSM_RTS1_DRV,				IOPORT_MODE_TOTEM    | IOPORT_MODE_SLEW_RATE_LIMIT);
    4e5e:	60 e8       	ldi	r22, 0x80	; 128
    4e60:	89 e2       	ldi	r24, 0x29	; 41
    4e62:	3a d8       	rcall	.-3980   	; 0x3ed8 <ioport_set_pin_mode>

	ioport_set_pin_mode(GSM_RESET_DRV_GPIO,			IOPORT_MODE_PULLDOWN | IOPORT_MODE_SLEW_RATE_LIMIT);
    4e64:	60 e8       	ldi	r22, 0x80	; 128
    4e66:	8b e2       	ldi	r24, 0x2B	; 43
    4e68:	37 d8       	rcall	.-3986   	; 0x3ed8 <ioport_set_pin_mode>
	ioport_set_pin_mode(GSM_PWRKEY_DRV_GPIO,		IOPORT_MODE_PULLDOWN | IOPORT_MODE_SLEW_RATE_LIMIT);
    4e6a:	60 e8       	ldi	r22, 0x80	; 128
    4e6c:	8f e2       	ldi	r24, 0x2F	; 47
    4e6e:	34 d8       	rcall	.-3992   	; 0x3ed8 <ioport_set_pin_mode>
    4e70:	60 e9       	ldi	r22, 0x90	; 144

	ioport_set_pin_mode(GSM_PCM_CLK_DRV_GPIO,		IOPORT_MODE_PULLDOWN | IOPORT_MODE_SLEW_RATE_LIMIT);
    4e72:	85 e2       	ldi	r24, 0x25	; 37
    4e74:	31 d8       	rcall	.-3998   	; 0x3ed8 <ioport_set_pin_mode>
    4e76:	60 e9       	ldi	r22, 0x90	; 144
	ioport_set_pin_mode(GSM_PCM_IN_DRV_GPIO,		IOPORT_MODE_PULLDOWN | IOPORT_MODE_SLEW_RATE_LIMIT);
    4e78:	84 e2       	ldi	r24, 0x24	; 36
    4e7a:	2e d8       	rcall	.-4004   	; 0x3ed8 <ioport_set_pin_mode>
    4e7c:	60 e9       	ldi	r22, 0x90	; 144


	/* Set TXD line as output PIN */
	ioport_set_pin_dir(GSM_DTR1_DRV,				IOPORT_DIR_OUTPUT);
    4e7e:	89 e1       	ldi	r24, 0x19	; 25
    4e80:	2b d8       	rcall	.-4010   	; 0x3ed8 <ioport_set_pin_mode>
	ioport_set_pin_dir(GSM_TXD1_DRV,				IOPORT_DIR_OUTPUT);
    4e82:	60 e9       	ldi	r22, 0x90	; 144
	ioport_set_pin_dir(GSM_RXD1,					IOPORT_DIR_INPUT);
    4e84:	8b e1       	ldi	r24, 0x1B	; 27
	ioport_set_pin_dir(GSM_RTS1_DRV,				IOPORT_DIR_OUTPUT);
    4e86:	28 d8       	rcall	.-4016   	; 0x3ed8 <ioport_set_pin_mode>
    4e88:	61 e0       	ldi	r22, 0x01	; 1
	ioport_set_pin_dir(GSM_CTS1,					IOPORT_DIR_INPUT);
    4e8a:	89 e2       	ldi	r24, 0x29	; 41
    4e8c:	78 d8       	rcall	.-3856   	; 0x3f7e <ioport_set_pin_dir>
    4e8e:	61 e0       	ldi	r22, 0x01	; 1
	ioport_set_pin_dir(GSM_RI1,						IOPORT_DIR_INPUT);
    4e90:	8b e2       	ldi	r24, 0x2B	; 43
    4e92:	75 d8       	rcall	.-3862   	; 0x3f7e <ioport_set_pin_dir>
	ioport_set_pin_dir(GSM_DCD1,					IOPORT_DIR_INPUT);
    4e94:	60 e0       	ldi	r22, 0x00	; 0
    4e96:	8a e2       	ldi	r24, 0x2A	; 42

	ioport_set_pin_dir(GSM_RESET_DRV,				IOPORT_DIR_OUTPUT);
    4e98:	72 d8       	rcall	.-3868   	; 0x3f7e <ioport_set_pin_dir>
    4e9a:	61 e0       	ldi	r22, 0x01	; 1
    4e9c:	8f e2       	ldi	r24, 0x2F	; 47
	ioport_set_pin_dir(GSM_PWRKEY_DRV,				IOPORT_DIR_OUTPUT);
    4e9e:	6f d8       	rcall	.-3874   	; 0x3f7e <ioport_set_pin_dir>
    4ea0:	60 e0       	ldi	r22, 0x00	; 0
	ioport_set_pin_dir(GSM_POWERED,					IOPORT_DIR_INPUT);
    4ea2:	8e e2       	ldi	r24, 0x2E	; 46
    4ea4:	6c d8       	rcall	.-3880   	; 0x3f7e <ioport_set_pin_dir>
    4ea6:	60 e0       	ldi	r22, 0x00	; 0
	ioport_set_pin_dir(GSM_NETLIGHT,				IOPORT_DIR_INPUT);
    4ea8:	8c e2       	ldi	r24, 0x2C	; 44
    4eaa:	69 d8       	rcall	.-3886   	; 0x3f7e <ioport_set_pin_dir>
    4eac:	60 e0       	ldi	r22, 0x00	; 0
    4eae:	88 e2       	ldi	r24, 0x28	; 40
	ioport_set_pin_dir(GSM_RF_SYNC,					IOPORT_DIR_INPUT);
    4eb0:	66 d8       	rcall	.-3892   	; 0x3f7e <ioport_set_pin_dir>
    4eb2:	61 e0       	ldi	r22, 0x01	; 1
    4eb4:	85 e2       	ldi	r24, 0x25	; 37
    4eb6:	63 d8       	rcall	.-3898   	; 0x3f7e <ioport_set_pin_dir>

	ioport_set_pin_dir(GSM_PCM_CLK_DRV_GPIO,		IOPORT_DIR_OUTPUT);
    4eb8:	61 e0       	ldi	r22, 0x01	; 1
    4eba:	84 e2       	ldi	r24, 0x24	; 36
    4ebc:	60 d8       	rcall	.-3904   	; 0x3f7e <ioport_set_pin_dir>
    4ebe:	60 e0       	ldi	r22, 0x00	; 0
	ioport_set_pin_dir(GSM_PCM_IN_DRV_GPIO,			IOPORT_DIR_OUTPUT);
    4ec0:	83 e2       	ldi	r24, 0x23	; 35
    4ec2:	5d d8       	rcall	.-3910   	; 0x3f7e <ioport_set_pin_dir>
    4ec4:	60 e0       	ldi	r22, 0x00	; 0
    4ec6:	87 e0       	ldi	r24, 0x07	; 7
	ioport_set_pin_dir(GSM_PCM_OUT_GPIO,			IOPORT_DIR_INPUT);
    4ec8:	5a d8       	rcall	.-3916   	; 0x3f7e <ioport_set_pin_dir>
    4eca:	60 e0       	ldi	r22, 0x00	; 0
    4ecc:	86 e0       	ldi	r24, 0x06	; 6
    4ece:	57 d8       	rcall	.-3922   	; 0x3f7e <ioport_set_pin_dir>
	ioport_set_pin_dir(GSM_PCM_SYNC_GPIO,			IOPORT_DIR_INPUT);
    4ed0:	61 e0       	ldi	r22, 0x01	; 1
    4ed2:	89 e1       	ldi	r24, 0x19	; 25
    4ed4:	54 d8       	rcall	.-3928   	; 0x3f7e <ioport_set_pin_dir>
    4ed6:	61 e0       	ldi	r22, 0x01	; 1

	ioport_set_pin_dir(GPS_GSM_1PPS_GPIO,			IOPORT_DIR_INPUT);
    4ed8:	8b e1       	ldi	r24, 0x1B	; 27
    4eda:	51 d8       	rcall	.-3934   	; 0x3f7e <ioport_set_pin_dir>
    4edc:	60 e0       	ldi	r22, 0x00	; 0
    4ede:	8a e1       	ldi	r24, 0x1A	; 26
}
    4ee0:	4e d8       	rcall	.-3940   	; 0x3f7e <ioport_set_pin_dir>
    4ee2:	60 e0       	ldi	r22, 0x00	; 0
    4ee4:	88 e1       	ldi	r24, 0x18	; 24
    4ee6:	4b d8       	rcall	.-3946   	; 0x3f7e <ioport_set_pin_dir>
    4ee8:	60 e0       	ldi	r22, 0x00	; 0
    4eea:	88 e7       	ldi	r24, 0x78	; 120
    4eec:	48 d8       	rcall	.-3952   	; 0x3f7e <ioport_set_pin_dir>
    4eee:	00 00       	nop
    4ef0:	df 91       	pop	r29
    4ef2:	cf 91       	pop	r28
    4ef4:	08 95       	ret

00004ef6 <serial_start>:


/* USB device stack start function to enable stack and start USB */
void serial_start(void)
{
    4ef6:	2f 92       	push	r2
    4ef8:	3f 92       	push	r3
    4efa:	4f 92       	push	r4
    4efc:	5f 92       	push	r5
    4efe:	6f 92       	push	r6
    4f00:	7f 92       	push	r7
    4f02:	8f 92       	push	r8
    4f04:	9f 92       	push	r9
    4f06:	af 92       	push	r10
    4f08:	bf 92       	push	r11
    4f0a:	cf 92       	push	r12
    4f0c:	df 92       	push	r13
    4f0e:	ef 92       	push	r14
    4f10:	ff 92       	push	r15
    4f12:	0f 93       	push	r16
    4f14:	1f 93       	push	r17
    4f16:	cf 93       	push	r28
    4f18:	df 93       	push	r29
    4f1a:	cd b7       	in	r28, 0x3d	; 61
    4f1c:	de b7       	in	r29, 0x3e	; 62
    4f1e:	c0 59       	subi	r28, 0x90	; 144
    4f20:	d1 09       	sbc	r29, r1
    4f22:	cd bf       	out	0x3d, r28	; 61
    4f24:	de bf       	out	0x3e, r29	; 62
	uint16_t loop_ctr = 0;
    4f26:	19 82       	std	Y+1, r1	; 0x01
    4f28:	1a 82       	std	Y+2, r1	; 0x02
	uint8_t  line = 7;
    4f2a:	87 e0       	ldi	r24, 0x07	; 7
    4f2c:	8b 83       	std	Y+3, r24	; 0x03

	/* Init and start of the ASF USART service/device */
	{
		int8_t bscale;
		uint32_t bsel;
		irqflags_t flags = cpu_irq_save();
    4f2e:	0e 94 68 1e 	call	0x3cd0	; 0x3cd0 <cpu_irq_save>
    4f32:	8b 87       	std	Y+11, r24	; 0x0b

		/* Power reduction: enable power of USARTF0 */
		PR_PRPF &= ~PR_USART0_bm;
    4f34:	86 e7       	ldi	r24, 0x76	; 118
    4f36:	90 e0       	ldi	r25, 0x00	; 0
    4f38:	26 e7       	ldi	r18, 0x76	; 118
    4f3a:	30 e0       	ldi	r19, 0x00	; 0
    4f3c:	f9 01       	movw	r30, r18
    4f3e:	20 81       	ld	r18, Z
    4f40:	2f 7e       	andi	r18, 0xEF	; 239
    4f42:	fc 01       	movw	r30, r24
    4f44:	20 83       	st	Z, r18

		/* Baud rate setting */
		{
			for (bscale = -7; bscale <= 7; bscale++) {
    4f46:	89 ef       	ldi	r24, 0xF9	; 249
    4f48:	8c 83       	std	Y+4, r24	; 0x04
    4f4a:	a2 c0       	rjmp	.+324    	; 0x5090 <serial_start+0x19a>
				if (bscale < 0) {
    4f4c:	8c 81       	ldd	r24, Y+4	; 0x04
    4f4e:	88 23       	and	r24, r24
    4f50:	dc f5       	brge	.+118    	; 0x4fc8 <serial_start+0xd2>
					float bsel_f = ((C_CLOCK_MHZ_F / (16.f * (float)C_USART_SERIAL1_BAUDRATE)) - 1.f) / pow(2., (double)bscale);
    4f52:	8c 81       	ldd	r24, Y+4	; 0x04
    4f54:	08 2e       	mov	r0, r24
    4f56:	00 0c       	add	r0, r0
    4f58:	99 0b       	sbc	r25, r25
    4f5a:	aa 0b       	sbc	r26, r26
    4f5c:	bb 0b       	sbc	r27, r27
    4f5e:	bc 01       	movw	r22, r24
    4f60:	cd 01       	movw	r24, r26
    4f62:	0f 94 e9 25 	call	0x24bd2	; 0x24bd2 <__floatsisf>
    4f66:	dc 01       	movw	r26, r24
    4f68:	cb 01       	movw	r24, r22
    4f6a:	9c 01       	movw	r18, r24
    4f6c:	ad 01       	movw	r20, r26
    4f6e:	60 e0       	ldi	r22, 0x00	; 0
    4f70:	70 e0       	ldi	r23, 0x00	; 0
    4f72:	80 e0       	ldi	r24, 0x00	; 0
    4f74:	90 e4       	ldi	r25, 0x40	; 64
    4f76:	0f 94 cc 27 	call	0x24f98	; 0x24f98 <pow>
    4f7a:	dc 01       	movw	r26, r24
    4f7c:	cb 01       	movw	r24, r22
    4f7e:	9c 01       	movw	r18, r24
    4f80:	ad 01       	movw	r20, r26
    4f82:	60 e0       	ldi	r22, 0x00	; 0
    4f84:	70 e5       	ldi	r23, 0x50	; 80
    4f86:	82 e4       	ldi	r24, 0x42	; 66
    4f88:	93 e4       	ldi	r25, 0x43	; 67
    4f8a:	0f 94 14 25 	call	0x24a28	; 0x24a28 <__divsf3>
    4f8e:	dc 01       	movw	r26, r24
    4f90:	cb 01       	movw	r24, r22
    4f92:	8c 87       	std	Y+12, r24	; 0x0c
    4f94:	9d 87       	std	Y+13, r25	; 0x0d
    4f96:	ae 87       	std	Y+14, r26	; 0x0e
    4f98:	bf 87       	std	Y+15, r27	; 0x0f
					bsel = (uint32_t) (bsel_f + 0.5f);
    4f9a:	20 e0       	ldi	r18, 0x00	; 0
    4f9c:	30 e0       	ldi	r19, 0x00	; 0
    4f9e:	40 e0       	ldi	r20, 0x00	; 0
    4fa0:	5f e3       	ldi	r21, 0x3F	; 63
    4fa2:	6c 85       	ldd	r22, Y+12	; 0x0c
    4fa4:	7d 85       	ldd	r23, Y+13	; 0x0d
    4fa6:	8e 85       	ldd	r24, Y+14	; 0x0e
    4fa8:	9f 85       	ldd	r25, Y+15	; 0x0f
    4faa:	0f 94 a9 24 	call	0x24952	; 0x24952 <__addsf3>
    4fae:	dc 01       	movw	r26, r24
    4fb0:	cb 01       	movw	r24, r22
    4fb2:	bc 01       	movw	r22, r24
    4fb4:	cd 01       	movw	r24, r26
    4fb6:	0f 94 bb 25 	call	0x24b76	; 0x24b76 <__fixunssfsi>
    4fba:	dc 01       	movw	r26, r24
    4fbc:	cb 01       	movw	r24, r22
    4fbe:	8d 83       	std	Y+5, r24	; 0x05
    4fc0:	9e 83       	std	Y+6, r25	; 0x06
    4fc2:	af 83       	std	Y+7, r26	; 0x07
    4fc4:	b8 87       	std	Y+8, r27	; 0x08
    4fc6:	58 c0       	rjmp	.+176    	; 0x5078 <serial_start+0x182>
				} else {
					float bsel_f = (C_CLOCK_MHZ_F / (pow(2., (double)bscale) * 16.f * (float)C_USART_SERIAL1_BAUDRATE)) - 1.f;
    4fc8:	8c 81       	ldd	r24, Y+4	; 0x04
    4fca:	08 2e       	mov	r0, r24
    4fcc:	00 0c       	add	r0, r0
    4fce:	99 0b       	sbc	r25, r25
    4fd0:	aa 0b       	sbc	r26, r26
    4fd2:	bb 0b       	sbc	r27, r27
    4fd4:	bc 01       	movw	r22, r24
    4fd6:	cd 01       	movw	r24, r26
    4fd8:	0f 94 e9 25 	call	0x24bd2	; 0x24bd2 <__floatsisf>
    4fdc:	dc 01       	movw	r26, r24
    4fde:	cb 01       	movw	r24, r22
    4fe0:	9c 01       	movw	r18, r24
    4fe2:	ad 01       	movw	r20, r26
    4fe4:	60 e0       	ldi	r22, 0x00	; 0
    4fe6:	70 e0       	ldi	r23, 0x00	; 0
    4fe8:	80 e0       	ldi	r24, 0x00	; 0
    4fea:	90 e4       	ldi	r25, 0x40	; 64
    4fec:	0f 94 cc 27 	call	0x24f98	; 0x24f98 <pow>
    4ff0:	dc 01       	movw	r26, r24
    4ff2:	cb 01       	movw	r24, r22
    4ff4:	20 e0       	ldi	r18, 0x00	; 0
    4ff6:	30 e0       	ldi	r19, 0x00	; 0
    4ff8:	40 e8       	ldi	r20, 0x80	; 128
    4ffa:	51 e4       	ldi	r21, 0x41	; 65
    4ffc:	bc 01       	movw	r22, r24
    4ffe:	cd 01       	movw	r24, r26
    5000:	0f 94 69 27 	call	0x24ed2	; 0x24ed2 <__mulsf3>
    5004:	dc 01       	movw	r26, r24
    5006:	cb 01       	movw	r24, r22
    5008:	20 e0       	ldi	r18, 0x00	; 0
    500a:	30 e0       	ldi	r19, 0x00	; 0
    500c:	46 e1       	ldi	r20, 0x16	; 22
    500e:	56 e4       	ldi	r21, 0x46	; 70
    5010:	bc 01       	movw	r22, r24
    5012:	cd 01       	movw	r24, r26
    5014:	0f 94 69 27 	call	0x24ed2	; 0x24ed2 <__mulsf3>
    5018:	dc 01       	movw	r26, r24
    501a:	cb 01       	movw	r24, r22
    501c:	9c 01       	movw	r18, r24
    501e:	ad 01       	movw	r20, r26
    5020:	60 ec       	ldi	r22, 0xC0	; 192
    5022:	71 ee       	ldi	r23, 0xE1	; 225
    5024:	84 ee       	ldi	r24, 0xE4	; 228
    5026:	9b e4       	ldi	r25, 0x4B	; 75
    5028:	0f 94 14 25 	call	0x24a28	; 0x24a28 <__divsf3>
    502c:	dc 01       	movw	r26, r24
    502e:	cb 01       	movw	r24, r22
    5030:	20 e0       	ldi	r18, 0x00	; 0
    5032:	30 e0       	ldi	r19, 0x00	; 0
    5034:	40 e8       	ldi	r20, 0x80	; 128
    5036:	5f e3       	ldi	r21, 0x3F	; 63
    5038:	bc 01       	movw	r22, r24
    503a:	cd 01       	movw	r24, r26
    503c:	0f 94 a8 24 	call	0x24950	; 0x24950 <__subsf3>
    5040:	dc 01       	movw	r26, r24
    5042:	cb 01       	movw	r24, r22
    5044:	88 8b       	std	Y+16, r24	; 0x10
    5046:	99 8b       	std	Y+17, r25	; 0x11
    5048:	aa 8b       	std	Y+18, r26	; 0x12
    504a:	bb 8b       	std	Y+19, r27	; 0x13
					bsel = (uint32_t) (bsel_f + 0.5f);
    504c:	20 e0       	ldi	r18, 0x00	; 0
    504e:	30 e0       	ldi	r19, 0x00	; 0
    5050:	40 e0       	ldi	r20, 0x00	; 0
    5052:	5f e3       	ldi	r21, 0x3F	; 63
    5054:	68 89       	ldd	r22, Y+16	; 0x10
    5056:	79 89       	ldd	r23, Y+17	; 0x11
    5058:	8a 89       	ldd	r24, Y+18	; 0x12
    505a:	9b 89       	ldd	r25, Y+19	; 0x13
    505c:	0f 94 a9 24 	call	0x24952	; 0x24952 <__addsf3>
    5060:	dc 01       	movw	r26, r24
    5062:	cb 01       	movw	r24, r22
    5064:	bc 01       	movw	r22, r24
    5066:	cd 01       	movw	r24, r26
    5068:	0f 94 bb 25 	call	0x24b76	; 0x24b76 <__fixunssfsi>
    506c:	dc 01       	movw	r26, r24
    506e:	cb 01       	movw	r24, r22
    5070:	8d 83       	std	Y+5, r24	; 0x05
    5072:	9e 83       	std	Y+6, r25	; 0x06
    5074:	af 83       	std	Y+7, r26	; 0x07
    5076:	b8 87       	std	Y+8, r27	; 0x08
				}

				if (bsel < 4096) {
    5078:	8d 81       	ldd	r24, Y+5	; 0x05
    507a:	9e 81       	ldd	r25, Y+6	; 0x06
    507c:	af 81       	ldd	r26, Y+7	; 0x07
    507e:	b8 85       	ldd	r27, Y+8	; 0x08
    5080:	81 15       	cp	r24, r1
    5082:	90 41       	sbci	r25, 0x10	; 16
    5084:	a1 05       	cpc	r26, r1
    5086:	b1 05       	cpc	r27, r1
    5088:	40 f0       	brcs	.+16     	; 0x509a <serial_start+0x1a4>
		/* Power reduction: enable power of USARTF0 */
		PR_PRPF &= ~PR_USART0_bm;

		/* Baud rate setting */
		{
			for (bscale = -7; bscale <= 7; bscale++) {
    508a:	8c 81       	ldd	r24, Y+4	; 0x04
    508c:	8f 5f       	subi	r24, 0xFF	; 255
    508e:	8c 83       	std	Y+4, r24	; 0x04
    5090:	8c 81       	ldd	r24, Y+4	; 0x04
    5092:	88 30       	cpi	r24, 0x08	; 8
    5094:	0c f4       	brge	.+2      	; 0x5098 <serial_start+0x1a2>
    5096:	5a cf       	rjmp	.-332    	; 0x4f4c <serial_start+0x56>
    5098:	01 c0       	rjmp	.+2      	; 0x509c <serial_start+0x1a6>
					float bsel_f = (C_CLOCK_MHZ_F / (pow(2., (double)bscale) * 16.f * (float)C_USART_SERIAL1_BAUDRATE)) - 1.f;
					bsel = (uint32_t) (bsel_f + 0.5f);
				}

				if (bsel < 4096) {
					break;
    509a:	00 00       	nop
				}
			}

			ctrl_b  = (uint8_t) ((bscale & 0x0f) << USART_BSCALE0_bp);
    509c:	8c 81       	ldd	r24, Y+4	; 0x04
    509e:	82 95       	swap	r24
    50a0:	80 7f       	andi	r24, 0xF0	; 240
    50a2:	8c 8b       	std	Y+20, r24	; 0x14
			ctrl_b |= (uint8_t) ((bsel >> 8) & 0x0f);
    50a4:	8d 81       	ldd	r24, Y+5	; 0x05
    50a6:	9e 81       	ldd	r25, Y+6	; 0x06
    50a8:	af 81       	ldd	r26, Y+7	; 0x07
    50aa:	b8 85       	ldd	r27, Y+8	; 0x08
    50ac:	89 2f       	mov	r24, r25
    50ae:	9a 2f       	mov	r25, r26
    50b0:	ab 2f       	mov	r26, r27
    50b2:	bb 27       	eor	r27, r27
    50b4:	98 2f       	mov	r25, r24
    50b6:	9f 70       	andi	r25, 0x0F	; 15
    50b8:	8c 89       	ldd	r24, Y+20	; 0x14
    50ba:	89 2b       	or	r24, r25
    50bc:	8c 8b       	std	Y+20, r24	; 0x14
			ctrl_a  = (uint8_t) (bsel & 0xff);
    50be:	8d 81       	ldd	r24, Y+5	; 0x05
    50c0:	8d 8b       	std	Y+21, r24	; 0x15
			USARTF0_BAUDCTRLA = ctrl_a;
    50c2:	86 ea       	ldi	r24, 0xA6	; 166
    50c4:	9b e0       	ldi	r25, 0x0B	; 11
    50c6:	2d 89       	ldd	r18, Y+21	; 0x15
    50c8:	fc 01       	movw	r30, r24
    50ca:	20 83       	st	Z, r18
			USARTF0_BAUDCTRLB = ctrl_b;
    50cc:	87 ea       	ldi	r24, 0xA7	; 167
    50ce:	9b e0       	ldi	r25, 0x0B	; 11
    50d0:	2c 89       	ldd	r18, Y+20	; 0x14
    50d2:	fc 01       	movw	r30, r24
    50d4:	20 83       	st	Z, r18
		}

		/* 8N1 */
		USARTF0_CTRLC = USART_CMODE_ASYNCHRONOUS_gc | USART_PMODE_DISABLED_gc | USART_CHSIZE_8BIT_gc;
    50d6:	85 ea       	ldi	r24, 0xA5	; 165
    50d8:	9b e0       	ldi	r25, 0x0B	; 11
    50da:	23 e0       	ldi	r18, 0x03	; 3
    50dc:	fc 01       	movw	r30, r24
    50de:	20 83       	st	Z, r18

		/* ISR interrupt levels */
		USARTF0_CTRLA = USART_RXCINTLVL_LO_gc | USART_TXCINTLVL_LO_gc | USART_DREINTLVL_OFF_gc;
    50e0:	83 ea       	ldi	r24, 0xA3	; 163
    50e2:	9b e0       	ldi	r25, 0x0B	; 11
    50e4:	24 e1       	ldi	r18, 0x14	; 20
    50e6:	fc 01       	movw	r30, r24
    50e8:	20 83       	st	Z, r18
		//USARTF0_CTRLA = USART_RXCINTLVL_OFF_gc | USART_TXCINTLVL_OFF_gc | USART_DREINTLVL_OFF_gc;

		/* RX and TX enable */
		USARTF0_CTRLB = USART_RXEN_bm | USART_TXEN_bm;
    50ea:	84 ea       	ldi	r24, 0xA4	; 164
    50ec:	9b e0       	ldi	r25, 0x0B	; 11
    50ee:	28 e1       	ldi	r18, 0x18	; 24
    50f0:	fc 01       	movw	r30, r24
    50f2:	20 83       	st	Z, r18

		cpu_irq_restore(flags);
    50f4:	8b 85       	ldd	r24, Y+11	; 0x0b
    50f6:	0e 94 78 1e 	call	0x3cf0	; 0x3cf0 <cpu_irq_restore>
	}

	/* Inform about to start the SIM808 - LCD */
	int len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_SIM808_INFO_LCD_START);
    50fa:	8f e5       	ldi	r24, 0x5F	; 95
    50fc:	94 e0       	ldi	r25, 0x04	; 4
    50fe:	89 2f       	mov	r24, r25
    5100:	8f 93       	push	r24
    5102:	8f e5       	ldi	r24, 0x5F	; 95
    5104:	94 e0       	ldi	r25, 0x04	; 4
    5106:	8f 93       	push	r24
    5108:	1f 92       	push	r1
    510a:	80 e8       	ldi	r24, 0x80	; 128
    510c:	8f 93       	push	r24
    510e:	83 e0       	ldi	r24, 0x03	; 3
    5110:	9c e2       	ldi	r25, 0x2C	; 44
    5112:	89 2f       	mov	r24, r25
    5114:	8f 93       	push	r24
    5116:	83 e0       	ldi	r24, 0x03	; 3
    5118:	9c e2       	ldi	r25, 0x2C	; 44
    511a:	8f 93       	push	r24
    511c:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
    5120:	0f 90       	pop	r0
    5122:	0f 90       	pop	r0
    5124:	0f 90       	pop	r0
    5126:	0f 90       	pop	r0
    5128:	0f 90       	pop	r0
    512a:	0f 90       	pop	r0
    512c:	8e 8b       	std	Y+22, r24	; 0x16
    512e:	9f 8b       	std	Y+23, r25	; 0x17
	task_twi2_lcd_str(8,  7 * 10, g_prepare_buf);
    5130:	43 e0       	ldi	r20, 0x03	; 3
    5132:	5c e2       	ldi	r21, 0x2C	; 44
    5134:	66 e4       	ldi	r22, 0x46	; 70
    5136:	88 e0       	ldi	r24, 0x08	; 8
    5138:	0e 94 b4 88 	call	0x11168	; 0x11168 <task_twi2_lcd_str>

	/* Inform about to start the SIM808 - USB */
	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_SIM808_INFO_START);
    513c:	81 ee       	ldi	r24, 0xE1	; 225
    513e:	94 e0       	ldi	r25, 0x04	; 4
    5140:	89 2f       	mov	r24, r25
    5142:	8f 93       	push	r24
    5144:	81 ee       	ldi	r24, 0xE1	; 225
    5146:	94 e0       	ldi	r25, 0x04	; 4
    5148:	8f 93       	push	r24
    514a:	1f 92       	push	r1
    514c:	80 e8       	ldi	r24, 0x80	; 128
    514e:	8f 93       	push	r24
    5150:	83 e0       	ldi	r24, 0x03	; 3
    5152:	9c e2       	ldi	r25, 0x2C	; 44
    5154:	89 2f       	mov	r24, r25
    5156:	8f 93       	push	r24
    5158:	83 e0       	ldi	r24, 0x03	; 3
    515a:	9c e2       	ldi	r25, 0x2C	; 44
    515c:	8f 93       	push	r24
    515e:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
    5162:	0f 90       	pop	r0
    5164:	0f 90       	pop	r0
    5166:	0f 90       	pop	r0
    5168:	0f 90       	pop	r0
    516a:	0f 90       	pop	r0
    516c:	0f 90       	pop	r0
    516e:	8e 8b       	std	Y+22, r24	; 0x16
    5170:	9f 8b       	std	Y+23, r25	; 0x17
	udi_write_tx_buf(g_prepare_buf, len, false);
    5172:	8e 89       	ldd	r24, Y+22	; 0x16
    5174:	40 e0       	ldi	r20, 0x00	; 0
    5176:	68 2f       	mov	r22, r24
    5178:	83 e0       	ldi	r24, 0x03	; 3
    517a:	9c e2       	ldi	r25, 0x2C	; 44
    517c:	0e 94 0a 3b 	call	0x7614	; 0x7614 <udi_write_tx_buf>

	/* Release the GSM_RESETn */
	ioport_set_pin_level(GSM_RESET_DRV_GPIO, HIGH);
    5180:	61 e0       	ldi	r22, 0x01	; 1
    5182:	85 e2       	ldi	r24, 0x25	; 37
    5184:	0e 94 19 20 	call	0x4032	; 0x4032 <ioport_set_pin_level>
	delay_ms(500);
    5188:	0e 94 55 1f 	call	0x3eaa	; 0x3eaa <sysclk_get_cpu_hz>
    518c:	dc 01       	movw	r26, r24
    518e:	cb 01       	movw	r24, r22
    5190:	8c 01       	movw	r16, r24
    5192:	9d 01       	movw	r18, r26
    5194:	40 e0       	ldi	r20, 0x00	; 0
    5196:	50 e0       	ldi	r21, 0x00	; 0
    5198:	ba 01       	movw	r22, r20
    519a:	09 8f       	std	Y+25, r16	; 0x19
    519c:	1a 8f       	std	Y+26, r17	; 0x1a
    519e:	2b 8f       	std	Y+27, r18	; 0x1b
    51a0:	3c 8f       	std	Y+28, r19	; 0x1c
    51a2:	4d 8f       	std	Y+29, r20	; 0x1d
    51a4:	5e 8f       	std	Y+30, r21	; 0x1e
    51a6:	6f 8f       	std	Y+31, r22	; 0x1f
    51a8:	78 a3       	std	Y+32, r23	; 0x20
    51aa:	29 8c       	ldd	r2, Y+25	; 0x19
    51ac:	3a 8c       	ldd	r3, Y+26	; 0x1a
    51ae:	4b 8c       	ldd	r4, Y+27	; 0x1b
    51b0:	5c 8c       	ldd	r5, Y+28	; 0x1c
    51b2:	6d 8c       	ldd	r6, Y+29	; 0x1d
    51b4:	7e 8c       	ldd	r7, Y+30	; 0x1e
    51b6:	8f 8c       	ldd	r8, Y+31	; 0x1f
    51b8:	98 a0       	ldd	r9, Y+32	; 0x20
    51ba:	22 2d       	mov	r18, r2
    51bc:	33 2d       	mov	r19, r3
    51be:	44 2d       	mov	r20, r4
    51c0:	55 2d       	mov	r21, r5
    51c2:	66 2d       	mov	r22, r6
    51c4:	77 2d       	mov	r23, r7
    51c6:	88 2d       	mov	r24, r8
    51c8:	99 2d       	mov	r25, r9
    51ca:	02 e0       	ldi	r16, 0x02	; 2
    51cc:	0f 94 80 2e 	call	0x25d00	; 0x25d00 <__ashldi3>
    51d0:	a2 2e       	mov	r10, r18
    51d2:	b3 2e       	mov	r11, r19
    51d4:	c4 2e       	mov	r12, r20
    51d6:	d5 2e       	mov	r13, r21
    51d8:	e6 2e       	mov	r14, r22
    51da:	f7 2e       	mov	r15, r23
    51dc:	08 2f       	mov	r16, r24
    51de:	19 2f       	mov	r17, r25
    51e0:	2a 2c       	mov	r2, r10
    51e2:	3b 2c       	mov	r3, r11
    51e4:	4c 2c       	mov	r4, r12
    51e6:	5d 2c       	mov	r5, r13
    51e8:	6e 2c       	mov	r6, r14
    51ea:	7f 2c       	mov	r7, r15
    51ec:	80 2e       	mov	r8, r16
    51ee:	91 2e       	mov	r9, r17
    51f0:	22 2d       	mov	r18, r2
    51f2:	33 2d       	mov	r19, r3
    51f4:	44 2d       	mov	r20, r4
    51f6:	55 2d       	mov	r21, r5
    51f8:	66 2d       	mov	r22, r6
    51fa:	77 2d       	mov	r23, r7
    51fc:	88 2d       	mov	r24, r8
    51fe:	99 2d       	mov	r25, r9
    5200:	05 e0       	ldi	r16, 0x05	; 5
    5202:	0f 94 80 2e 	call	0x25d00	; 0x25d00 <__ashldi3>
    5206:	a2 2e       	mov	r10, r18
    5208:	b3 2e       	mov	r11, r19
    520a:	c4 2e       	mov	r12, r20
    520c:	d5 2e       	mov	r13, r21
    520e:	e6 2e       	mov	r14, r22
    5210:	f7 2e       	mov	r15, r23
    5212:	08 2f       	mov	r16, r24
    5214:	19 2f       	mov	r17, r25
    5216:	2a 2d       	mov	r18, r10
    5218:	3b 2d       	mov	r19, r11
    521a:	4c 2d       	mov	r20, r12
    521c:	5d 2d       	mov	r21, r13
    521e:	6e 2d       	mov	r22, r14
    5220:	7f 2d       	mov	r23, r15
    5222:	80 2f       	mov	r24, r16
    5224:	91 2f       	mov	r25, r17
    5226:	a2 2c       	mov	r10, r2
    5228:	b3 2c       	mov	r11, r3
    522a:	c4 2c       	mov	r12, r4
    522c:	d5 2c       	mov	r13, r5
    522e:	e6 2c       	mov	r14, r6
    5230:	f7 2c       	mov	r15, r7
    5232:	08 2d       	mov	r16, r8
    5234:	19 2d       	mov	r17, r9
    5236:	0f 94 cc 2e 	call	0x25d98	; 0x25d98 <__subdi3>
    523a:	a2 2e       	mov	r10, r18
    523c:	b3 2e       	mov	r11, r19
    523e:	c4 2e       	mov	r12, r20
    5240:	d5 2e       	mov	r13, r21
    5242:	e6 2e       	mov	r14, r22
    5244:	f7 2e       	mov	r15, r23
    5246:	08 2f       	mov	r16, r24
    5248:	19 2f       	mov	r17, r25
    524a:	2a 2d       	mov	r18, r10
    524c:	3b 2d       	mov	r19, r11
    524e:	4c 2d       	mov	r20, r12
    5250:	5d 2d       	mov	r21, r13
    5252:	6e 2d       	mov	r22, r14
    5254:	7f 2d       	mov	r23, r15
    5256:	80 2f       	mov	r24, r16
    5258:	91 2f       	mov	r25, r17
    525a:	a9 8c       	ldd	r10, Y+25	; 0x19
    525c:	ba 8c       	ldd	r11, Y+26	; 0x1a
    525e:	cb 8c       	ldd	r12, Y+27	; 0x1b
    5260:	dc 8c       	ldd	r13, Y+28	; 0x1c
    5262:	ed 8c       	ldd	r14, Y+29	; 0x1d
    5264:	fe 8c       	ldd	r15, Y+30	; 0x1e
    5266:	0f 8d       	ldd	r16, Y+31	; 0x1f
    5268:	18 a1       	ldd	r17, Y+32	; 0x20
    526a:	0f 94 b7 2e 	call	0x25d6e	; 0x25d6e <__adddi3>
    526e:	a2 2e       	mov	r10, r18
    5270:	b3 2e       	mov	r11, r19
    5272:	c4 2e       	mov	r12, r20
    5274:	d5 2e       	mov	r13, r21
    5276:	e6 2e       	mov	r14, r22
    5278:	f7 2e       	mov	r15, r23
    527a:	08 2f       	mov	r16, r24
    527c:	19 2f       	mov	r17, r25
    527e:	2a 2d       	mov	r18, r10
    5280:	3b 2d       	mov	r19, r11
    5282:	4c 2d       	mov	r20, r12
    5284:	5d 2d       	mov	r21, r13
    5286:	6e 2d       	mov	r22, r14
    5288:	7f 2d       	mov	r23, r15
    528a:	80 2f       	mov	r24, r16
    528c:	91 2f       	mov	r25, r17
    528e:	02 e0       	ldi	r16, 0x02	; 2
    5290:	0f 94 80 2e 	call	0x25d00	; 0x25d00 <__ashldi3>
    5294:	22 2e       	mov	r2, r18
    5296:	33 2e       	mov	r3, r19
    5298:	44 2e       	mov	r4, r20
    529a:	55 2e       	mov	r5, r21
    529c:	66 2e       	mov	r6, r22
    529e:	77 2e       	mov	r7, r23
    52a0:	88 2e       	mov	r8, r24
    52a2:	99 2e       	mov	r9, r25
    52a4:	a2 2c       	mov	r10, r2
    52a6:	b3 2c       	mov	r11, r3
    52a8:	c4 2c       	mov	r12, r4
    52aa:	d5 2c       	mov	r13, r5
    52ac:	e6 2c       	mov	r14, r6
    52ae:	f7 2c       	mov	r15, r7
    52b0:	08 2d       	mov	r16, r8
    52b2:	19 2d       	mov	r17, r9
    52b4:	2a 2c       	mov	r2, r10
    52b6:	3b 2c       	mov	r3, r11
    52b8:	4c 2c       	mov	r4, r12
    52ba:	5d 2c       	mov	r5, r13
    52bc:	6e 2c       	mov	r6, r14
    52be:	7f 2c       	mov	r7, r15
    52c0:	80 2e       	mov	r8, r16
    52c2:	91 2e       	mov	r9, r17
    52c4:	0f 2e       	mov	r0, r31
    52c6:	f6 e0       	ldi	r31, 0x06	; 6
    52c8:	af 2e       	mov	r10, r31
    52ca:	f0 2d       	mov	r31, r0
    52cc:	b1 2c       	mov	r11, r1
    52ce:	c1 2c       	mov	r12, r1
    52d0:	d1 2c       	mov	r13, r1
    52d2:	e1 2c       	mov	r14, r1
    52d4:	f1 2c       	mov	r15, r1
    52d6:	00 e0       	ldi	r16, 0x00	; 0
    52d8:	10 e0       	ldi	r17, 0x00	; 0
    52da:	22 2d       	mov	r18, r2
    52dc:	33 2d       	mov	r19, r3
    52de:	44 2d       	mov	r20, r4
    52e0:	55 2d       	mov	r21, r5
    52e2:	66 2d       	mov	r22, r6
    52e4:	77 2d       	mov	r23, r7
    52e6:	88 2d       	mov	r24, r8
    52e8:	99 2d       	mov	r25, r9
    52ea:	0f 94 e3 2d 	call	0x25bc6	; 0x25bc6 <__udivdi3>
    52ee:	22 2e       	mov	r2, r18
    52f0:	33 2e       	mov	r3, r19
    52f2:	44 2e       	mov	r4, r20
    52f4:	55 2e       	mov	r5, r21
    52f6:	66 2e       	mov	r6, r22
    52f8:	77 2e       	mov	r7, r23
    52fa:	88 2e       	mov	r8, r24
    52fc:	99 2e       	mov	r9, r25
    52fe:	a2 2c       	mov	r10, r2
    5300:	b3 2c       	mov	r11, r3
    5302:	c4 2c       	mov	r12, r4
    5304:	d5 2c       	mov	r13, r5
    5306:	e6 2c       	mov	r14, r6
    5308:	f7 2c       	mov	r15, r7
    530a:	08 2d       	mov	r16, r8
    530c:	19 2d       	mov	r17, r9
    530e:	2a 2d       	mov	r18, r10
    5310:	3b 2d       	mov	r19, r11
    5312:	4c 2d       	mov	r20, r12
    5314:	5d 2d       	mov	r21, r13
    5316:	6e 2d       	mov	r22, r14
    5318:	7f 2d       	mov	r23, r15
    531a:	80 2f       	mov	r24, r16
    531c:	91 2f       	mov	r25, r17
    531e:	29 51       	subi	r18, 0x19	; 25
    5320:	3c 4f       	sbci	r19, 0xFC	; 252
    5322:	4f 4f       	sbci	r20, 0xFF	; 255
    5324:	5f 4f       	sbci	r21, 0xFF	; 255
    5326:	6f 4f       	sbci	r22, 0xFF	; 255
    5328:	7f 4f       	sbci	r23, 0xFF	; 255
    532a:	8f 4f       	sbci	r24, 0xFF	; 255
    532c:	9f 4f       	sbci	r25, 0xFF	; 255
    532e:	a2 2e       	mov	r10, r18
    5330:	b3 2e       	mov	r11, r19
    5332:	c4 2e       	mov	r12, r20
    5334:	d5 2e       	mov	r13, r21
    5336:	e6 2e       	mov	r14, r22
    5338:	f7 2e       	mov	r15, r23
    533a:	08 2f       	mov	r16, r24
    533c:	19 2f       	mov	r17, r25
    533e:	2a 2d       	mov	r18, r10
    5340:	3b 2d       	mov	r19, r11
    5342:	4c 2d       	mov	r20, r12
    5344:	5d 2d       	mov	r21, r13
    5346:	6e 2d       	mov	r22, r14
    5348:	7f 2d       	mov	r23, r15
    534a:	80 2f       	mov	r24, r16
    534c:	91 2f       	mov	r25, r17
    534e:	0f 94 24 26 	call	0x24c48	; 0x24c48 <__floatundisf>
    5352:	dc 01       	movw	r26, r24
    5354:	cb 01       	movw	r24, r22
    5356:	20 e0       	ldi	r18, 0x00	; 0
    5358:	30 e0       	ldi	r19, 0x00	; 0
    535a:	4a e7       	ldi	r20, 0x7A	; 122
    535c:	54 e4       	ldi	r21, 0x44	; 68
    535e:	bc 01       	movw	r22, r24
    5360:	cd 01       	movw	r24, r26
    5362:	0f 94 14 25 	call	0x24a28	; 0x24a28 <__divsf3>
    5366:	dc 01       	movw	r26, r24
    5368:	cb 01       	movw	r24, r22
    536a:	bc 01       	movw	r22, r24
    536c:	cd 01       	movw	r24, r26
    536e:	0f 94 81 25 	call	0x24b02	; 0x24b02 <__fixunssfdi>
    5372:	a2 2e       	mov	r10, r18
    5374:	b3 2e       	mov	r11, r19
    5376:	c4 2e       	mov	r12, r20
    5378:	d5 2e       	mov	r13, r21
    537a:	e6 2e       	mov	r14, r22
    537c:	f7 2e       	mov	r15, r23
    537e:	08 2f       	mov	r16, r24
    5380:	19 2f       	mov	r17, r25
    5382:	d6 01       	movw	r26, r12
    5384:	c5 01       	movw	r24, r10
    5386:	bc 01       	movw	r22, r24
    5388:	cd 01       	movw	r24, r26
    538a:	0e 94 61 1f 	call	0x3ec2	; 0x3ec2 <__portable_avr_delay_cycles>

	/* Data Terminal Ready is true */
	ioport_set_pin_level(GSM_DTR1_DRV, LOW);	// Activate SIM808 (non SLEEP mode)
    538e:	60 e0       	ldi	r22, 0x00	; 0
    5390:	89 e2       	ldi	r24, 0x29	; 41
    5392:	0e 94 19 20 	call	0x4032	; 0x4032 <ioport_set_pin_level>
	delay_ms(100);
    5396:	0e 94 55 1f 	call	0x3eaa	; 0x3eaa <sysclk_get_cpu_hz>
    539a:	dc 01       	movw	r26, r24
    539c:	cb 01       	movw	r24, r22
    539e:	9c 01       	movw	r18, r24
    53a0:	ad 01       	movw	r20, r26
    53a2:	60 e0       	ldi	r22, 0x00	; 0
    53a4:	70 e0       	ldi	r23, 0x00	; 0
    53a6:	cb 01       	movw	r24, r22
    53a8:	82 2e       	mov	r8, r18
    53aa:	93 2e       	mov	r9, r19
    53ac:	a4 2e       	mov	r10, r20
    53ae:	b5 2e       	mov	r11, r21
    53b0:	c6 2e       	mov	r12, r22
    53b2:	d7 2e       	mov	r13, r23
    53b4:	e8 2e       	mov	r14, r24
    53b6:	f9 2e       	mov	r15, r25
    53b8:	28 2d       	mov	r18, r8
    53ba:	39 2d       	mov	r19, r9
    53bc:	4a 2d       	mov	r20, r10
    53be:	5b 2d       	mov	r21, r11
    53c0:	6c 2d       	mov	r22, r12
    53c2:	7d 2d       	mov	r23, r13
    53c4:	8e 2d       	mov	r24, r14
    53c6:	9f 2d       	mov	r25, r15
    53c8:	02 e0       	ldi	r16, 0x02	; 2
    53ca:	0f 94 80 2e 	call	0x25d00	; 0x25d00 <__ashldi3>
    53ce:	29 a7       	std	Y+41, r18	; 0x29
    53d0:	3a a7       	std	Y+42, r19	; 0x2a
    53d2:	4b a7       	std	Y+43, r20	; 0x2b
    53d4:	5c a7       	std	Y+44, r21	; 0x2c
    53d6:	6d a7       	std	Y+45, r22	; 0x2d
    53d8:	7e a7       	std	Y+46, r23	; 0x2e
    53da:	8f a7       	std	Y+47, r24	; 0x2f
    53dc:	98 ab       	std	Y+48, r25	; 0x30
    53de:	89 a4       	ldd	r8, Y+41	; 0x29
    53e0:	9a a4       	ldd	r9, Y+42	; 0x2a
    53e2:	ab a4       	ldd	r10, Y+43	; 0x2b
    53e4:	bc a4       	ldd	r11, Y+44	; 0x2c
    53e6:	cd a4       	ldd	r12, Y+45	; 0x2d
    53e8:	de a4       	ldd	r13, Y+46	; 0x2e
    53ea:	ef a4       	ldd	r14, Y+47	; 0x2f
    53ec:	f8 a8       	ldd	r15, Y+48	; 0x30
    53ee:	28 2d       	mov	r18, r8
    53f0:	39 2d       	mov	r19, r9
    53f2:	4a 2d       	mov	r20, r10
    53f4:	5b 2d       	mov	r21, r11
    53f6:	6c 2d       	mov	r22, r12
    53f8:	7d 2d       	mov	r23, r13
    53fa:	8e 2d       	mov	r24, r14
    53fc:	9f 2d       	mov	r25, r15
    53fe:	02 e0       	ldi	r16, 0x02	; 2
    5400:	0f 94 80 2e 	call	0x25d00	; 0x25d00 <__ashldi3>
    5404:	29 ab       	std	Y+49, r18	; 0x31
    5406:	3a ab       	std	Y+50, r19	; 0x32
    5408:	4b ab       	std	Y+51, r20	; 0x33
    540a:	5c ab       	std	Y+52, r21	; 0x34
    540c:	6d ab       	std	Y+53, r22	; 0x35
    540e:	7e ab       	std	Y+54, r23	; 0x36
    5410:	8f ab       	std	Y+55, r24	; 0x37
    5412:	98 af       	std	Y+56, r25	; 0x38
    5414:	28 2d       	mov	r18, r8
    5416:	39 2d       	mov	r19, r9
    5418:	4a 2d       	mov	r20, r10
    541a:	5b 2d       	mov	r21, r11
    541c:	6c 2d       	mov	r22, r12
    541e:	7d 2d       	mov	r23, r13
    5420:	8e 2d       	mov	r24, r14
    5422:	9f 2d       	mov	r25, r15
    5424:	a9 a8       	ldd	r10, Y+49	; 0x31
    5426:	ba a8       	ldd	r11, Y+50	; 0x32
    5428:	cb a8       	ldd	r12, Y+51	; 0x33
    542a:	dc a8       	ldd	r13, Y+52	; 0x34
    542c:	ed a8       	ldd	r14, Y+53	; 0x35
    542e:	fe a8       	ldd	r15, Y+54	; 0x36
    5430:	0f a9       	ldd	r16, Y+55	; 0x37
    5432:	18 ad       	ldd	r17, Y+56	; 0x38
    5434:	0f 94 b7 2e 	call	0x25d6e	; 0x25d6e <__adddi3>
    5438:	82 2e       	mov	r8, r18
    543a:	93 2e       	mov	r9, r19
    543c:	a4 2e       	mov	r10, r20
    543e:	b5 2e       	mov	r11, r21
    5440:	c6 2e       	mov	r12, r22
    5442:	d7 2e       	mov	r13, r23
    5444:	e8 2e       	mov	r14, r24
    5446:	f9 2e       	mov	r15, r25
    5448:	28 2d       	mov	r18, r8
    544a:	39 2d       	mov	r19, r9
    544c:	4a 2d       	mov	r20, r10
    544e:	5b 2d       	mov	r21, r11
    5450:	6c 2d       	mov	r22, r12
    5452:	7d 2d       	mov	r23, r13
    5454:	8e 2d       	mov	r24, r14
    5456:	9f 2d       	mov	r25, r15
    5458:	02 e0       	ldi	r16, 0x02	; 2
    545a:	0f 94 80 2e 	call	0x25d00	; 0x25d00 <__ashldi3>
    545e:	29 af       	std	Y+57, r18	; 0x39
    5460:	3a af       	std	Y+58, r19	; 0x3a
    5462:	4b af       	std	Y+59, r20	; 0x3b
    5464:	5c af       	std	Y+60, r21	; 0x3c
    5466:	6d af       	std	Y+61, r22	; 0x3d
    5468:	7e af       	std	Y+62, r23	; 0x3e
    546a:	8f af       	std	Y+63, r24	; 0x3f
    546c:	21 96       	adiw	r28, 0x01	; 1
    546e:	9f af       	std	Y+63, r25	; 0x3f
    5470:	21 97       	sbiw	r28, 0x01	; 1
    5472:	28 2d       	mov	r18, r8
    5474:	39 2d       	mov	r19, r9
    5476:	4a 2d       	mov	r20, r10
    5478:	5b 2d       	mov	r21, r11
    547a:	6c 2d       	mov	r22, r12
    547c:	7d 2d       	mov	r23, r13
    547e:	8e 2d       	mov	r24, r14
    5480:	9f 2d       	mov	r25, r15
    5482:	a9 ac       	ldd	r10, Y+57	; 0x39
    5484:	ba ac       	ldd	r11, Y+58	; 0x3a
    5486:	cb ac       	ldd	r12, Y+59	; 0x3b
    5488:	dc ac       	ldd	r13, Y+60	; 0x3c
    548a:	ed ac       	ldd	r14, Y+61	; 0x3d
    548c:	fe ac       	ldd	r15, Y+62	; 0x3e
    548e:	0f ad       	ldd	r16, Y+63	; 0x3f
    5490:	21 96       	adiw	r28, 0x01	; 1
    5492:	1f ad       	ldd	r17, Y+63	; 0x3f
    5494:	21 97       	sbiw	r28, 0x01	; 1
    5496:	0f 94 b7 2e 	call	0x25d6e	; 0x25d6e <__adddi3>
    549a:	22 2e       	mov	r2, r18
    549c:	33 2e       	mov	r3, r19
    549e:	44 2e       	mov	r4, r20
    54a0:	55 2e       	mov	r5, r21
    54a2:	66 2e       	mov	r6, r22
    54a4:	77 2e       	mov	r7, r23
    54a6:	88 2e       	mov	r8, r24
    54a8:	99 2e       	mov	r9, r25
    54aa:	0f 2e       	mov	r0, r31
    54ac:	f6 e0       	ldi	r31, 0x06	; 6
    54ae:	af 2e       	mov	r10, r31
    54b0:	f0 2d       	mov	r31, r0
    54b2:	b1 2c       	mov	r11, r1
    54b4:	c1 2c       	mov	r12, r1
    54b6:	d1 2c       	mov	r13, r1
    54b8:	e1 2c       	mov	r14, r1
    54ba:	f1 2c       	mov	r15, r1
    54bc:	00 e0       	ldi	r16, 0x00	; 0
    54be:	10 e0       	ldi	r17, 0x00	; 0
    54c0:	22 2d       	mov	r18, r2
    54c2:	33 2d       	mov	r19, r3
    54c4:	44 2d       	mov	r20, r4
    54c6:	55 2d       	mov	r21, r5
    54c8:	66 2d       	mov	r22, r6
    54ca:	77 2d       	mov	r23, r7
    54cc:	88 2d       	mov	r24, r8
    54ce:	99 2d       	mov	r25, r9
    54d0:	0f 94 e3 2d 	call	0x25bc6	; 0x25bc6 <__udivdi3>
    54d4:	22 2e       	mov	r2, r18
    54d6:	33 2e       	mov	r3, r19
    54d8:	44 2e       	mov	r4, r20
    54da:	55 2e       	mov	r5, r21
    54dc:	66 2e       	mov	r6, r22
    54de:	77 2e       	mov	r7, r23
    54e0:	88 2e       	mov	r8, r24
    54e2:	99 2e       	mov	r9, r25
    54e4:	a2 2c       	mov	r10, r2
    54e6:	b3 2c       	mov	r11, r3
    54e8:	c4 2c       	mov	r12, r4
    54ea:	d5 2c       	mov	r13, r5
    54ec:	e6 2c       	mov	r14, r6
    54ee:	f7 2c       	mov	r15, r7
    54f0:	08 2d       	mov	r16, r8
    54f2:	19 2d       	mov	r17, r9
    54f4:	2a 2d       	mov	r18, r10
    54f6:	3b 2d       	mov	r19, r11
    54f8:	4c 2d       	mov	r20, r12
    54fa:	5d 2d       	mov	r21, r13
    54fc:	6e 2d       	mov	r22, r14
    54fe:	7f 2d       	mov	r23, r15
    5500:	80 2f       	mov	r24, r16
    5502:	91 2f       	mov	r25, r17
    5504:	29 51       	subi	r18, 0x19	; 25
    5506:	3c 4f       	sbci	r19, 0xFC	; 252
    5508:	4f 4f       	sbci	r20, 0xFF	; 255
    550a:	5f 4f       	sbci	r21, 0xFF	; 255
    550c:	6f 4f       	sbci	r22, 0xFF	; 255
    550e:	7f 4f       	sbci	r23, 0xFF	; 255
    5510:	8f 4f       	sbci	r24, 0xFF	; 255
    5512:	9f 4f       	sbci	r25, 0xFF	; 255
    5514:	a2 2e       	mov	r10, r18
    5516:	b3 2e       	mov	r11, r19
    5518:	c4 2e       	mov	r12, r20
    551a:	d5 2e       	mov	r13, r21
    551c:	e6 2e       	mov	r14, r22
    551e:	f7 2e       	mov	r15, r23
    5520:	08 2f       	mov	r16, r24
    5522:	19 2f       	mov	r17, r25
    5524:	2a 2d       	mov	r18, r10
    5526:	3b 2d       	mov	r19, r11
    5528:	4c 2d       	mov	r20, r12
    552a:	5d 2d       	mov	r21, r13
    552c:	6e 2d       	mov	r22, r14
    552e:	7f 2d       	mov	r23, r15
    5530:	80 2f       	mov	r24, r16
    5532:	91 2f       	mov	r25, r17
    5534:	0f 94 24 26 	call	0x24c48	; 0x24c48 <__floatundisf>
    5538:	dc 01       	movw	r26, r24
    553a:	cb 01       	movw	r24, r22
    553c:	20 e0       	ldi	r18, 0x00	; 0
    553e:	30 e0       	ldi	r19, 0x00	; 0
    5540:	4a e7       	ldi	r20, 0x7A	; 122
    5542:	54 e4       	ldi	r21, 0x44	; 68
    5544:	bc 01       	movw	r22, r24
    5546:	cd 01       	movw	r24, r26
    5548:	0f 94 14 25 	call	0x24a28	; 0x24a28 <__divsf3>
    554c:	dc 01       	movw	r26, r24
    554e:	cb 01       	movw	r24, r22
    5550:	bc 01       	movw	r22, r24
    5552:	cd 01       	movw	r24, r26
    5554:	0f 94 81 25 	call	0x24b02	; 0x24b02 <__fixunssfdi>
    5558:	a2 2e       	mov	r10, r18
    555a:	b3 2e       	mov	r11, r19
    555c:	c4 2e       	mov	r12, r20
    555e:	d5 2e       	mov	r13, r21
    5560:	e6 2e       	mov	r14, r22
    5562:	f7 2e       	mov	r15, r23
    5564:	08 2f       	mov	r16, r24
    5566:	19 2f       	mov	r17, r25
    5568:	d6 01       	movw	r26, r12
    556a:	c5 01       	movw	r24, r10
    556c:	bc 01       	movw	r22, r24
    556e:	cd 01       	movw	r24, r26
    5570:	0e 94 61 1f 	call	0x3ec2	; 0x3ec2 <__portable_avr_delay_cycles>
	ioport_set_pin_level(GSM_RTS1_DRV, LOW);	// Serial line ready
    5574:	60 e0       	ldi	r22, 0x00	; 0
    5576:	8f e2       	ldi	r24, 0x2F	; 47
    5578:	0e 94 19 20 	call	0x4032	; 0x4032 <ioport_set_pin_level>
	delay_ms(10);
    557c:	0e 94 55 1f 	call	0x3eaa	; 0x3eaa <sysclk_get_cpu_hz>
    5580:	dc 01       	movw	r26, r24
    5582:	cb 01       	movw	r24, r22
    5584:	9c 01       	movw	r18, r24
    5586:	ad 01       	movw	r20, r26
    5588:	60 e0       	ldi	r22, 0x00	; 0
    558a:	70 e0       	ldi	r23, 0x00	; 0
    558c:	cb 01       	movw	r24, r22
    558e:	82 2e       	mov	r8, r18
    5590:	93 2e       	mov	r9, r19
    5592:	a4 2e       	mov	r10, r20
    5594:	b5 2e       	mov	r11, r21
    5596:	c6 2e       	mov	r12, r22
    5598:	d7 2e       	mov	r13, r23
    559a:	e8 2e       	mov	r14, r24
    559c:	f9 2e       	mov	r15, r25
    559e:	28 2d       	mov	r18, r8
    55a0:	39 2d       	mov	r19, r9
    55a2:	4a 2d       	mov	r20, r10
    55a4:	5b 2d       	mov	r21, r11
    55a6:	6c 2d       	mov	r22, r12
    55a8:	7d 2d       	mov	r23, r13
    55aa:	8e 2d       	mov	r24, r14
    55ac:	9f 2d       	mov	r25, r15
    55ae:	01 e0       	ldi	r16, 0x01	; 1
    55b0:	0f 94 80 2e 	call	0x25d00	; 0x25d00 <__ashldi3>
    55b4:	22 96       	adiw	r28, 0x02	; 2
    55b6:	2f af       	std	Y+63, r18	; 0x3f
    55b8:	22 97       	sbiw	r28, 0x02	; 2
    55ba:	23 96       	adiw	r28, 0x03	; 3
    55bc:	3f af       	std	Y+63, r19	; 0x3f
    55be:	23 97       	sbiw	r28, 0x03	; 3
    55c0:	24 96       	adiw	r28, 0x04	; 4
    55c2:	4f af       	std	Y+63, r20	; 0x3f
    55c4:	24 97       	sbiw	r28, 0x04	; 4
    55c6:	25 96       	adiw	r28, 0x05	; 5
    55c8:	5f af       	std	Y+63, r21	; 0x3f
    55ca:	25 97       	sbiw	r28, 0x05	; 5
    55cc:	26 96       	adiw	r28, 0x06	; 6
    55ce:	6f af       	std	Y+63, r22	; 0x3f
    55d0:	26 97       	sbiw	r28, 0x06	; 6
    55d2:	27 96       	adiw	r28, 0x07	; 7
    55d4:	7f af       	std	Y+63, r23	; 0x3f
    55d6:	27 97       	sbiw	r28, 0x07	; 7
    55d8:	28 96       	adiw	r28, 0x08	; 8
    55da:	8f af       	std	Y+63, r24	; 0x3f
    55dc:	28 97       	sbiw	r28, 0x08	; 8
    55de:	29 96       	adiw	r28, 0x09	; 9
    55e0:	9f af       	std	Y+63, r25	; 0x3f
    55e2:	29 97       	sbiw	r28, 0x09	; 9
    55e4:	22 96       	adiw	r28, 0x02	; 2
    55e6:	8f ac       	ldd	r8, Y+63	; 0x3f
    55e8:	22 97       	sbiw	r28, 0x02	; 2
    55ea:	23 96       	adiw	r28, 0x03	; 3
    55ec:	9f ac       	ldd	r9, Y+63	; 0x3f
    55ee:	23 97       	sbiw	r28, 0x03	; 3
    55f0:	24 96       	adiw	r28, 0x04	; 4
    55f2:	af ac       	ldd	r10, Y+63	; 0x3f
    55f4:	24 97       	sbiw	r28, 0x04	; 4
    55f6:	25 96       	adiw	r28, 0x05	; 5
    55f8:	bf ac       	ldd	r11, Y+63	; 0x3f
    55fa:	25 97       	sbiw	r28, 0x05	; 5
    55fc:	26 96       	adiw	r28, 0x06	; 6
    55fe:	cf ac       	ldd	r12, Y+63	; 0x3f
    5600:	26 97       	sbiw	r28, 0x06	; 6
    5602:	27 96       	adiw	r28, 0x07	; 7
    5604:	df ac       	ldd	r13, Y+63	; 0x3f
    5606:	27 97       	sbiw	r28, 0x07	; 7
    5608:	28 96       	adiw	r28, 0x08	; 8
    560a:	ef ac       	ldd	r14, Y+63	; 0x3f
    560c:	28 97       	sbiw	r28, 0x08	; 8
    560e:	29 96       	adiw	r28, 0x09	; 9
    5610:	ff ac       	ldd	r15, Y+63	; 0x3f
    5612:	29 97       	sbiw	r28, 0x09	; 9
    5614:	28 2d       	mov	r18, r8
    5616:	39 2d       	mov	r19, r9
    5618:	4a 2d       	mov	r20, r10
    561a:	5b 2d       	mov	r21, r11
    561c:	6c 2d       	mov	r22, r12
    561e:	7d 2d       	mov	r23, r13
    5620:	8e 2d       	mov	r24, r14
    5622:	9f 2d       	mov	r25, r15
    5624:	02 e0       	ldi	r16, 0x02	; 2
    5626:	0f 94 80 2e 	call	0x25d00	; 0x25d00 <__ashldi3>
    562a:	2a 96       	adiw	r28, 0x0a	; 10
    562c:	2f af       	std	Y+63, r18	; 0x3f
    562e:	2a 97       	sbiw	r28, 0x0a	; 10
    5630:	2b 96       	adiw	r28, 0x0b	; 11
    5632:	3f af       	std	Y+63, r19	; 0x3f
    5634:	2b 97       	sbiw	r28, 0x0b	; 11
    5636:	2c 96       	adiw	r28, 0x0c	; 12
    5638:	4f af       	std	Y+63, r20	; 0x3f
    563a:	2c 97       	sbiw	r28, 0x0c	; 12
    563c:	2d 96       	adiw	r28, 0x0d	; 13
    563e:	5f af       	std	Y+63, r21	; 0x3f
    5640:	2d 97       	sbiw	r28, 0x0d	; 13
    5642:	2e 96       	adiw	r28, 0x0e	; 14
    5644:	6f af       	std	Y+63, r22	; 0x3f
    5646:	2e 97       	sbiw	r28, 0x0e	; 14
    5648:	2f 96       	adiw	r28, 0x0f	; 15
    564a:	7f af       	std	Y+63, r23	; 0x3f
    564c:	2f 97       	sbiw	r28, 0x0f	; 15
    564e:	60 96       	adiw	r28, 0x10	; 16
    5650:	8f af       	std	Y+63, r24	; 0x3f
    5652:	60 97       	sbiw	r28, 0x10	; 16
    5654:	61 96       	adiw	r28, 0x11	; 17
    5656:	9f af       	std	Y+63, r25	; 0x3f
    5658:	61 97       	sbiw	r28, 0x11	; 17
    565a:	28 2d       	mov	r18, r8
    565c:	39 2d       	mov	r19, r9
    565e:	4a 2d       	mov	r20, r10
    5660:	5b 2d       	mov	r21, r11
    5662:	6c 2d       	mov	r22, r12
    5664:	7d 2d       	mov	r23, r13
    5666:	8e 2d       	mov	r24, r14
    5668:	9f 2d       	mov	r25, r15
    566a:	2a 96       	adiw	r28, 0x0a	; 10
    566c:	af ac       	ldd	r10, Y+63	; 0x3f
    566e:	2a 97       	sbiw	r28, 0x0a	; 10
    5670:	2b 96       	adiw	r28, 0x0b	; 11
    5672:	bf ac       	ldd	r11, Y+63	; 0x3f
    5674:	2b 97       	sbiw	r28, 0x0b	; 11
    5676:	2c 96       	adiw	r28, 0x0c	; 12
    5678:	cf ac       	ldd	r12, Y+63	; 0x3f
    567a:	2c 97       	sbiw	r28, 0x0c	; 12
    567c:	2d 96       	adiw	r28, 0x0d	; 13
    567e:	df ac       	ldd	r13, Y+63	; 0x3f
    5680:	2d 97       	sbiw	r28, 0x0d	; 13
    5682:	2e 96       	adiw	r28, 0x0e	; 14
    5684:	ef ac       	ldd	r14, Y+63	; 0x3f
    5686:	2e 97       	sbiw	r28, 0x0e	; 14
    5688:	2f 96       	adiw	r28, 0x0f	; 15
    568a:	ff ac       	ldd	r15, Y+63	; 0x3f
    568c:	2f 97       	sbiw	r28, 0x0f	; 15
    568e:	60 96       	adiw	r28, 0x10	; 16
    5690:	0f ad       	ldd	r16, Y+63	; 0x3f
    5692:	60 97       	sbiw	r28, 0x10	; 16
    5694:	61 96       	adiw	r28, 0x11	; 17
    5696:	1f ad       	ldd	r17, Y+63	; 0x3f
    5698:	61 97       	sbiw	r28, 0x11	; 17
    569a:	0f 94 b7 2e 	call	0x25d6e	; 0x25d6e <__adddi3>
    569e:	22 2e       	mov	r2, r18
    56a0:	33 2e       	mov	r3, r19
    56a2:	44 2e       	mov	r4, r20
    56a4:	55 2e       	mov	r5, r21
    56a6:	66 2e       	mov	r6, r22
    56a8:	77 2e       	mov	r7, r23
    56aa:	88 2e       	mov	r8, r24
    56ac:	99 2e       	mov	r9, r25
    56ae:	0f 2e       	mov	r0, r31
    56b0:	f6 e0       	ldi	r31, 0x06	; 6
    56b2:	af 2e       	mov	r10, r31
    56b4:	f0 2d       	mov	r31, r0
    56b6:	b1 2c       	mov	r11, r1
    56b8:	c1 2c       	mov	r12, r1
    56ba:	d1 2c       	mov	r13, r1
    56bc:	e1 2c       	mov	r14, r1
    56be:	f1 2c       	mov	r15, r1
    56c0:	00 e0       	ldi	r16, 0x00	; 0
    56c2:	10 e0       	ldi	r17, 0x00	; 0
    56c4:	22 2d       	mov	r18, r2
    56c6:	33 2d       	mov	r19, r3
    56c8:	44 2d       	mov	r20, r4
    56ca:	55 2d       	mov	r21, r5
    56cc:	66 2d       	mov	r22, r6
    56ce:	77 2d       	mov	r23, r7
    56d0:	88 2d       	mov	r24, r8
    56d2:	99 2d       	mov	r25, r9
    56d4:	0f 94 e3 2d 	call	0x25bc6	; 0x25bc6 <__udivdi3>
    56d8:	22 2e       	mov	r2, r18
    56da:	33 2e       	mov	r3, r19
    56dc:	44 2e       	mov	r4, r20
    56de:	55 2e       	mov	r5, r21
    56e0:	66 2e       	mov	r6, r22
    56e2:	77 2e       	mov	r7, r23
    56e4:	88 2e       	mov	r8, r24
    56e6:	99 2e       	mov	r9, r25
    56e8:	a2 2c       	mov	r10, r2
    56ea:	b3 2c       	mov	r11, r3
    56ec:	c4 2c       	mov	r12, r4
    56ee:	d5 2c       	mov	r13, r5
    56f0:	e6 2c       	mov	r14, r6
    56f2:	f7 2c       	mov	r15, r7
    56f4:	08 2d       	mov	r16, r8
    56f6:	19 2d       	mov	r17, r9
    56f8:	2a 2d       	mov	r18, r10
    56fa:	3b 2d       	mov	r19, r11
    56fc:	4c 2d       	mov	r20, r12
    56fe:	5d 2d       	mov	r21, r13
    5700:	6e 2d       	mov	r22, r14
    5702:	7f 2d       	mov	r23, r15
    5704:	80 2f       	mov	r24, r16
    5706:	91 2f       	mov	r25, r17
    5708:	29 51       	subi	r18, 0x19	; 25
    570a:	3c 4f       	sbci	r19, 0xFC	; 252
    570c:	4f 4f       	sbci	r20, 0xFF	; 255
    570e:	5f 4f       	sbci	r21, 0xFF	; 255
    5710:	6f 4f       	sbci	r22, 0xFF	; 255
    5712:	7f 4f       	sbci	r23, 0xFF	; 255
    5714:	8f 4f       	sbci	r24, 0xFF	; 255
    5716:	9f 4f       	sbci	r25, 0xFF	; 255
    5718:	a2 2e       	mov	r10, r18
    571a:	b3 2e       	mov	r11, r19
    571c:	c4 2e       	mov	r12, r20
    571e:	d5 2e       	mov	r13, r21
    5720:	e6 2e       	mov	r14, r22
    5722:	f7 2e       	mov	r15, r23
    5724:	08 2f       	mov	r16, r24
    5726:	19 2f       	mov	r17, r25
    5728:	2a 2d       	mov	r18, r10
    572a:	3b 2d       	mov	r19, r11
    572c:	4c 2d       	mov	r20, r12
    572e:	5d 2d       	mov	r21, r13
    5730:	6e 2d       	mov	r22, r14
    5732:	7f 2d       	mov	r23, r15
    5734:	80 2f       	mov	r24, r16
    5736:	91 2f       	mov	r25, r17
    5738:	0f 94 24 26 	call	0x24c48	; 0x24c48 <__floatundisf>
    573c:	dc 01       	movw	r26, r24
    573e:	cb 01       	movw	r24, r22
    5740:	20 e0       	ldi	r18, 0x00	; 0
    5742:	30 e0       	ldi	r19, 0x00	; 0
    5744:	4a e7       	ldi	r20, 0x7A	; 122
    5746:	54 e4       	ldi	r21, 0x44	; 68
    5748:	bc 01       	movw	r22, r24
    574a:	cd 01       	movw	r24, r26
    574c:	0f 94 14 25 	call	0x24a28	; 0x24a28 <__divsf3>
    5750:	dc 01       	movw	r26, r24
    5752:	cb 01       	movw	r24, r22
    5754:	bc 01       	movw	r22, r24
    5756:	cd 01       	movw	r24, r26
    5758:	0f 94 81 25 	call	0x24b02	; 0x24b02 <__fixunssfdi>
    575c:	a2 2e       	mov	r10, r18
    575e:	b3 2e       	mov	r11, r19
    5760:	c4 2e       	mov	r12, r20
    5762:	d5 2e       	mov	r13, r21
    5764:	e6 2e       	mov	r14, r22
    5766:	f7 2e       	mov	r15, r23
    5768:	08 2f       	mov	r16, r24
    576a:	19 2f       	mov	r17, r25
    576c:	d6 01       	movw	r26, r12
    576e:	c5 01       	movw	r24, r10
    5770:	bc 01       	movw	r22, r24
    5772:	cd 01       	movw	r24, r26
    5774:	0e 94 61 1f 	call	0x3ec2	; 0x3ec2 <__portable_avr_delay_cycles>

	/* Synchronize with SIM808 */
	while (true) {
		serial_sim808_send("AT\r", 3);
    5778:	63 e0       	ldi	r22, 0x03	; 3
    577a:	82 e8       	ldi	r24, 0x82	; 130
    577c:	92 e2       	ldi	r25, 0x22	; 34
    577e:	0e 94 df 21 	call	0x43be	; 0x43be <serial_sim808_send>
		delay_ms(100);
    5782:	0e 94 55 1f 	call	0x3eaa	; 0x3eaa <sysclk_get_cpu_hz>
    5786:	dc 01       	movw	r26, r24
    5788:	cb 01       	movw	r24, r22
    578a:	9c 01       	movw	r18, r24
    578c:	ad 01       	movw	r20, r26
    578e:	60 e0       	ldi	r22, 0x00	; 0
    5790:	70 e0       	ldi	r23, 0x00	; 0
    5792:	cb 01       	movw	r24, r22
    5794:	82 2e       	mov	r8, r18
    5796:	93 2e       	mov	r9, r19
    5798:	a4 2e       	mov	r10, r20
    579a:	b5 2e       	mov	r11, r21
    579c:	c6 2e       	mov	r12, r22
    579e:	d7 2e       	mov	r13, r23
    57a0:	e8 2e       	mov	r14, r24
    57a2:	f9 2e       	mov	r15, r25
    57a4:	28 2d       	mov	r18, r8
    57a6:	39 2d       	mov	r19, r9
    57a8:	4a 2d       	mov	r20, r10
    57aa:	5b 2d       	mov	r21, r11
    57ac:	6c 2d       	mov	r22, r12
    57ae:	7d 2d       	mov	r23, r13
    57b0:	8e 2d       	mov	r24, r14
    57b2:	9f 2d       	mov	r25, r15
    57b4:	02 e0       	ldi	r16, 0x02	; 2
    57b6:	0f 94 80 2e 	call	0x25d00	; 0x25d00 <__ashldi3>
    57ba:	62 96       	adiw	r28, 0x12	; 18
    57bc:	2f af       	std	Y+63, r18	; 0x3f
    57be:	62 97       	sbiw	r28, 0x12	; 18
    57c0:	63 96       	adiw	r28, 0x13	; 19
    57c2:	3f af       	std	Y+63, r19	; 0x3f
    57c4:	63 97       	sbiw	r28, 0x13	; 19
    57c6:	64 96       	adiw	r28, 0x14	; 20
    57c8:	4f af       	std	Y+63, r20	; 0x3f
    57ca:	64 97       	sbiw	r28, 0x14	; 20
    57cc:	65 96       	adiw	r28, 0x15	; 21
    57ce:	5f af       	std	Y+63, r21	; 0x3f
    57d0:	65 97       	sbiw	r28, 0x15	; 21
    57d2:	66 96       	adiw	r28, 0x16	; 22
    57d4:	6f af       	std	Y+63, r22	; 0x3f
    57d6:	66 97       	sbiw	r28, 0x16	; 22
    57d8:	67 96       	adiw	r28, 0x17	; 23
    57da:	7f af       	std	Y+63, r23	; 0x3f
    57dc:	67 97       	sbiw	r28, 0x17	; 23
    57de:	68 96       	adiw	r28, 0x18	; 24
    57e0:	8f af       	std	Y+63, r24	; 0x3f
    57e2:	68 97       	sbiw	r28, 0x18	; 24
    57e4:	69 96       	adiw	r28, 0x19	; 25
    57e6:	9f af       	std	Y+63, r25	; 0x3f
    57e8:	69 97       	sbiw	r28, 0x19	; 25
    57ea:	62 96       	adiw	r28, 0x12	; 18
    57ec:	8f ac       	ldd	r8, Y+63	; 0x3f
    57ee:	62 97       	sbiw	r28, 0x12	; 18
    57f0:	63 96       	adiw	r28, 0x13	; 19
    57f2:	9f ac       	ldd	r9, Y+63	; 0x3f
    57f4:	63 97       	sbiw	r28, 0x13	; 19
    57f6:	64 96       	adiw	r28, 0x14	; 20
    57f8:	af ac       	ldd	r10, Y+63	; 0x3f
    57fa:	64 97       	sbiw	r28, 0x14	; 20
    57fc:	65 96       	adiw	r28, 0x15	; 21
    57fe:	bf ac       	ldd	r11, Y+63	; 0x3f
    5800:	65 97       	sbiw	r28, 0x15	; 21
    5802:	66 96       	adiw	r28, 0x16	; 22
    5804:	cf ac       	ldd	r12, Y+63	; 0x3f
    5806:	66 97       	sbiw	r28, 0x16	; 22
    5808:	67 96       	adiw	r28, 0x17	; 23
    580a:	df ac       	ldd	r13, Y+63	; 0x3f
    580c:	67 97       	sbiw	r28, 0x17	; 23
    580e:	68 96       	adiw	r28, 0x18	; 24
    5810:	ef ac       	ldd	r14, Y+63	; 0x3f
    5812:	68 97       	sbiw	r28, 0x18	; 24
    5814:	69 96       	adiw	r28, 0x19	; 25
    5816:	ff ac       	ldd	r15, Y+63	; 0x3f
    5818:	69 97       	sbiw	r28, 0x19	; 25
    581a:	28 2d       	mov	r18, r8
    581c:	39 2d       	mov	r19, r9
    581e:	4a 2d       	mov	r20, r10
    5820:	5b 2d       	mov	r21, r11
    5822:	6c 2d       	mov	r22, r12
    5824:	7d 2d       	mov	r23, r13
    5826:	8e 2d       	mov	r24, r14
    5828:	9f 2d       	mov	r25, r15
    582a:	02 e0       	ldi	r16, 0x02	; 2
    582c:	0f 94 80 2e 	call	0x25d00	; 0x25d00 <__ashldi3>
    5830:	6a 96       	adiw	r28, 0x1a	; 26
    5832:	2f af       	std	Y+63, r18	; 0x3f
    5834:	6a 97       	sbiw	r28, 0x1a	; 26
    5836:	6b 96       	adiw	r28, 0x1b	; 27
    5838:	3f af       	std	Y+63, r19	; 0x3f
    583a:	6b 97       	sbiw	r28, 0x1b	; 27
    583c:	6c 96       	adiw	r28, 0x1c	; 28
    583e:	4f af       	std	Y+63, r20	; 0x3f
    5840:	6c 97       	sbiw	r28, 0x1c	; 28
    5842:	6d 96       	adiw	r28, 0x1d	; 29
    5844:	5f af       	std	Y+63, r21	; 0x3f
    5846:	6d 97       	sbiw	r28, 0x1d	; 29
    5848:	6e 96       	adiw	r28, 0x1e	; 30
    584a:	6f af       	std	Y+63, r22	; 0x3f
    584c:	6e 97       	sbiw	r28, 0x1e	; 30
    584e:	6f 96       	adiw	r28, 0x1f	; 31
    5850:	7f af       	std	Y+63, r23	; 0x3f
    5852:	6f 97       	sbiw	r28, 0x1f	; 31
    5854:	a0 96       	adiw	r28, 0x20	; 32
    5856:	8f af       	std	Y+63, r24	; 0x3f
    5858:	a0 97       	sbiw	r28, 0x20	; 32
    585a:	a1 96       	adiw	r28, 0x21	; 33
    585c:	9f af       	std	Y+63, r25	; 0x3f
    585e:	a1 97       	sbiw	r28, 0x21	; 33
    5860:	28 2d       	mov	r18, r8
    5862:	39 2d       	mov	r19, r9
    5864:	4a 2d       	mov	r20, r10
    5866:	5b 2d       	mov	r21, r11
    5868:	6c 2d       	mov	r22, r12
    586a:	7d 2d       	mov	r23, r13
    586c:	8e 2d       	mov	r24, r14
    586e:	9f 2d       	mov	r25, r15
    5870:	6a 96       	adiw	r28, 0x1a	; 26
    5872:	af ac       	ldd	r10, Y+63	; 0x3f
    5874:	6a 97       	sbiw	r28, 0x1a	; 26
    5876:	6b 96       	adiw	r28, 0x1b	; 27
    5878:	bf ac       	ldd	r11, Y+63	; 0x3f
    587a:	6b 97       	sbiw	r28, 0x1b	; 27
    587c:	6c 96       	adiw	r28, 0x1c	; 28
    587e:	cf ac       	ldd	r12, Y+63	; 0x3f
    5880:	6c 97       	sbiw	r28, 0x1c	; 28
    5882:	6d 96       	adiw	r28, 0x1d	; 29
    5884:	df ac       	ldd	r13, Y+63	; 0x3f
    5886:	6d 97       	sbiw	r28, 0x1d	; 29
    5888:	6e 96       	adiw	r28, 0x1e	; 30
    588a:	ef ac       	ldd	r14, Y+63	; 0x3f
    588c:	6e 97       	sbiw	r28, 0x1e	; 30
    588e:	6f 96       	adiw	r28, 0x1f	; 31
    5890:	ff ac       	ldd	r15, Y+63	; 0x3f
    5892:	6f 97       	sbiw	r28, 0x1f	; 31
    5894:	a0 96       	adiw	r28, 0x20	; 32
    5896:	0f ad       	ldd	r16, Y+63	; 0x3f
    5898:	a0 97       	sbiw	r28, 0x20	; 32
    589a:	a1 96       	adiw	r28, 0x21	; 33
    589c:	1f ad       	ldd	r17, Y+63	; 0x3f
    589e:	a1 97       	sbiw	r28, 0x21	; 33
    58a0:	0f 94 b7 2e 	call	0x25d6e	; 0x25d6e <__adddi3>
    58a4:	82 2e       	mov	r8, r18
    58a6:	93 2e       	mov	r9, r19
    58a8:	a4 2e       	mov	r10, r20
    58aa:	b5 2e       	mov	r11, r21
    58ac:	c6 2e       	mov	r12, r22
    58ae:	d7 2e       	mov	r13, r23
    58b0:	e8 2e       	mov	r14, r24
    58b2:	f9 2e       	mov	r15, r25
    58b4:	28 2d       	mov	r18, r8
    58b6:	39 2d       	mov	r19, r9
    58b8:	4a 2d       	mov	r20, r10
    58ba:	5b 2d       	mov	r21, r11
    58bc:	6c 2d       	mov	r22, r12
    58be:	7d 2d       	mov	r23, r13
    58c0:	8e 2d       	mov	r24, r14
    58c2:	9f 2d       	mov	r25, r15
    58c4:	02 e0       	ldi	r16, 0x02	; 2
    58c6:	0f 94 80 2e 	call	0x25d00	; 0x25d00 <__ashldi3>
    58ca:	a2 96       	adiw	r28, 0x22	; 34
    58cc:	2f af       	std	Y+63, r18	; 0x3f
    58ce:	a2 97       	sbiw	r28, 0x22	; 34
    58d0:	a3 96       	adiw	r28, 0x23	; 35
    58d2:	3f af       	std	Y+63, r19	; 0x3f
    58d4:	a3 97       	sbiw	r28, 0x23	; 35
    58d6:	a4 96       	adiw	r28, 0x24	; 36
    58d8:	4f af       	std	Y+63, r20	; 0x3f
    58da:	a4 97       	sbiw	r28, 0x24	; 36
    58dc:	a5 96       	adiw	r28, 0x25	; 37
    58de:	5f af       	std	Y+63, r21	; 0x3f
    58e0:	a5 97       	sbiw	r28, 0x25	; 37
    58e2:	a6 96       	adiw	r28, 0x26	; 38
    58e4:	6f af       	std	Y+63, r22	; 0x3f
    58e6:	a6 97       	sbiw	r28, 0x26	; 38
    58e8:	a7 96       	adiw	r28, 0x27	; 39
    58ea:	7f af       	std	Y+63, r23	; 0x3f
    58ec:	a7 97       	sbiw	r28, 0x27	; 39
    58ee:	a8 96       	adiw	r28, 0x28	; 40
    58f0:	8f af       	std	Y+63, r24	; 0x3f
    58f2:	a8 97       	sbiw	r28, 0x28	; 40
    58f4:	a9 96       	adiw	r28, 0x29	; 41
    58f6:	9f af       	std	Y+63, r25	; 0x3f
    58f8:	a9 97       	sbiw	r28, 0x29	; 41
    58fa:	28 2d       	mov	r18, r8
    58fc:	39 2d       	mov	r19, r9
    58fe:	4a 2d       	mov	r20, r10
    5900:	5b 2d       	mov	r21, r11
    5902:	6c 2d       	mov	r22, r12
    5904:	7d 2d       	mov	r23, r13
    5906:	8e 2d       	mov	r24, r14
    5908:	9f 2d       	mov	r25, r15
    590a:	a2 96       	adiw	r28, 0x22	; 34
    590c:	af ac       	ldd	r10, Y+63	; 0x3f
    590e:	a2 97       	sbiw	r28, 0x22	; 34
    5910:	a3 96       	adiw	r28, 0x23	; 35
    5912:	bf ac       	ldd	r11, Y+63	; 0x3f
    5914:	a3 97       	sbiw	r28, 0x23	; 35
    5916:	a4 96       	adiw	r28, 0x24	; 36
    5918:	cf ac       	ldd	r12, Y+63	; 0x3f
    591a:	a4 97       	sbiw	r28, 0x24	; 36
    591c:	a5 96       	adiw	r28, 0x25	; 37
    591e:	df ac       	ldd	r13, Y+63	; 0x3f
    5920:	a5 97       	sbiw	r28, 0x25	; 37
    5922:	a6 96       	adiw	r28, 0x26	; 38
    5924:	ef ac       	ldd	r14, Y+63	; 0x3f
    5926:	a6 97       	sbiw	r28, 0x26	; 38
    5928:	a7 96       	adiw	r28, 0x27	; 39
    592a:	ff ac       	ldd	r15, Y+63	; 0x3f
    592c:	a7 97       	sbiw	r28, 0x27	; 39
    592e:	a8 96       	adiw	r28, 0x28	; 40
    5930:	0f ad       	ldd	r16, Y+63	; 0x3f
    5932:	a8 97       	sbiw	r28, 0x28	; 40
    5934:	a9 96       	adiw	r28, 0x29	; 41
    5936:	1f ad       	ldd	r17, Y+63	; 0x3f
    5938:	a9 97       	sbiw	r28, 0x29	; 41
    593a:	0f 94 b7 2e 	call	0x25d6e	; 0x25d6e <__adddi3>
    593e:	22 2e       	mov	r2, r18
    5940:	33 2e       	mov	r3, r19
    5942:	44 2e       	mov	r4, r20
    5944:	55 2e       	mov	r5, r21
    5946:	66 2e       	mov	r6, r22
    5948:	77 2e       	mov	r7, r23
    594a:	88 2e       	mov	r8, r24
    594c:	99 2e       	mov	r9, r25
    594e:	0f 2e       	mov	r0, r31
    5950:	f6 e0       	ldi	r31, 0x06	; 6
    5952:	af 2e       	mov	r10, r31
    5954:	f0 2d       	mov	r31, r0
    5956:	b1 2c       	mov	r11, r1
    5958:	c1 2c       	mov	r12, r1
    595a:	d1 2c       	mov	r13, r1
    595c:	e1 2c       	mov	r14, r1
    595e:	f1 2c       	mov	r15, r1
    5960:	00 e0       	ldi	r16, 0x00	; 0
    5962:	10 e0       	ldi	r17, 0x00	; 0
    5964:	22 2d       	mov	r18, r2
    5966:	33 2d       	mov	r19, r3
    5968:	44 2d       	mov	r20, r4
    596a:	55 2d       	mov	r21, r5
    596c:	66 2d       	mov	r22, r6
    596e:	77 2d       	mov	r23, r7
    5970:	88 2d       	mov	r24, r8
    5972:	99 2d       	mov	r25, r9
    5974:	0f 94 e3 2d 	call	0x25bc6	; 0x25bc6 <__udivdi3>
    5978:	22 2e       	mov	r2, r18
    597a:	33 2e       	mov	r3, r19
    597c:	44 2e       	mov	r4, r20
    597e:	55 2e       	mov	r5, r21
    5980:	66 2e       	mov	r6, r22
    5982:	77 2e       	mov	r7, r23
    5984:	88 2e       	mov	r8, r24
    5986:	99 2e       	mov	r9, r25
    5988:	a2 2c       	mov	r10, r2
    598a:	b3 2c       	mov	r11, r3
    598c:	c4 2c       	mov	r12, r4
    598e:	d5 2c       	mov	r13, r5
    5990:	e6 2c       	mov	r14, r6
    5992:	f7 2c       	mov	r15, r7
    5994:	08 2d       	mov	r16, r8
    5996:	19 2d       	mov	r17, r9
    5998:	2a 2d       	mov	r18, r10
    599a:	3b 2d       	mov	r19, r11
    599c:	4c 2d       	mov	r20, r12
    599e:	5d 2d       	mov	r21, r13
    59a0:	6e 2d       	mov	r22, r14
    59a2:	7f 2d       	mov	r23, r15
    59a4:	80 2f       	mov	r24, r16
    59a6:	91 2f       	mov	r25, r17
    59a8:	29 51       	subi	r18, 0x19	; 25
    59aa:	3c 4f       	sbci	r19, 0xFC	; 252
    59ac:	4f 4f       	sbci	r20, 0xFF	; 255
    59ae:	5f 4f       	sbci	r21, 0xFF	; 255
    59b0:	6f 4f       	sbci	r22, 0xFF	; 255
    59b2:	7f 4f       	sbci	r23, 0xFF	; 255
    59b4:	8f 4f       	sbci	r24, 0xFF	; 255
    59b6:	9f 4f       	sbci	r25, 0xFF	; 255
    59b8:	a2 2e       	mov	r10, r18
    59ba:	b3 2e       	mov	r11, r19
    59bc:	c4 2e       	mov	r12, r20
    59be:	d5 2e       	mov	r13, r21
    59c0:	e6 2e       	mov	r14, r22
    59c2:	f7 2e       	mov	r15, r23
    59c4:	08 2f       	mov	r16, r24
    59c6:	19 2f       	mov	r17, r25
    59c8:	2a 2d       	mov	r18, r10
    59ca:	3b 2d       	mov	r19, r11
    59cc:	4c 2d       	mov	r20, r12
    59ce:	5d 2d       	mov	r21, r13
    59d0:	6e 2d       	mov	r22, r14
    59d2:	7f 2d       	mov	r23, r15
    59d4:	80 2f       	mov	r24, r16
    59d6:	91 2f       	mov	r25, r17
    59d8:	0f 94 24 26 	call	0x24c48	; 0x24c48 <__floatundisf>
    59dc:	dc 01       	movw	r26, r24
    59de:	cb 01       	movw	r24, r22
    59e0:	20 e0       	ldi	r18, 0x00	; 0
    59e2:	30 e0       	ldi	r19, 0x00	; 0
    59e4:	4a e7       	ldi	r20, 0x7A	; 122
    59e6:	54 e4       	ldi	r21, 0x44	; 68
    59e8:	bc 01       	movw	r22, r24
    59ea:	cd 01       	movw	r24, r26
    59ec:	0f 94 14 25 	call	0x24a28	; 0x24a28 <__divsf3>
    59f0:	dc 01       	movw	r26, r24
    59f2:	cb 01       	movw	r24, r22
    59f4:	bc 01       	movw	r22, r24
    59f6:	cd 01       	movw	r24, r26
    59f8:	0f 94 81 25 	call	0x24b02	; 0x24b02 <__fixunssfdi>
    59fc:	a2 2e       	mov	r10, r18
    59fe:	b3 2e       	mov	r11, r19
    5a00:	c4 2e       	mov	r12, r20
    5a02:	d5 2e       	mov	r13, r21
    5a04:	e6 2e       	mov	r14, r22
    5a06:	f7 2e       	mov	r15, r23
    5a08:	08 2f       	mov	r16, r24
    5a0a:	19 2f       	mov	r17, r25
    5a0c:	d6 01       	movw	r26, r12
    5a0e:	c5 01       	movw	r24, r10
    5a10:	bc 01       	movw	r22, r24
    5a12:	cd 01       	movw	r24, r26
    5a14:	0e 94 61 1f 	call	0x3ec2	; 0x3ec2 <__portable_avr_delay_cycles>
		if (g_usart1_rx_ready) {
    5a18:	80 91 03 27 	lds	r24, 0x2703	; 0x802703 <g_usart1_rx_ready>
    5a1c:	88 23       	and	r24, r24
    5a1e:	09 f4       	brne	.+2      	; 0x5a22 <serial_start+0xb2c>
    5a20:	ab ce       	rjmp	.-682    	; 0x5778 <serial_start+0x882>
			{
				irqflags_t flags = cpu_irq_save();
    5a22:	0e 94 68 1e 	call	0x3cd0	; 0x3cd0 <cpu_irq_save>
    5a26:	88 8f       	std	Y+24, r24	; 0x18
				for (int16_t idx = g_usart1_rx_idx - 1; idx >= 0; --idx) {
    5a28:	80 91 05 27 	lds	r24, 0x2705	; 0x802705 <g_usart1_rx_idx>
    5a2c:	90 91 06 27 	lds	r25, 0x2706	; 0x802706 <g_usart1_rx_idx+0x1>
    5a30:	01 97       	sbiw	r24, 0x01	; 1
    5a32:	89 87       	std	Y+9, r24	; 0x09
    5a34:	9a 87       	std	Y+10, r25	; 0x0a
    5a36:	11 c0       	rjmp	.+34     	; 0x5a5a <serial_start+0xb64>
					g_prepare_buf[idx] = g_usart1_rx_buf[idx];
    5a38:	89 85       	ldd	r24, Y+9	; 0x09
    5a3a:	9a 85       	ldd	r25, Y+10	; 0x0a
    5a3c:	89 5f       	subi	r24, 0xF9	; 249
    5a3e:	98 4d       	sbci	r25, 0xD8	; 216
    5a40:	fc 01       	movw	r30, r24
    5a42:	20 81       	ld	r18, Z
    5a44:	89 85       	ldd	r24, Y+9	; 0x09
    5a46:	9a 85       	ldd	r25, Y+10	; 0x0a
    5a48:	8d 5f       	subi	r24, 0xFD	; 253
    5a4a:	93 4d       	sbci	r25, 0xD3	; 211
    5a4c:	fc 01       	movw	r30, r24
    5a4e:	20 83       	st	Z, r18
		serial_sim808_send("AT\r", 3);
		delay_ms(100);
		if (g_usart1_rx_ready) {
			{
				irqflags_t flags = cpu_irq_save();
				for (int16_t idx = g_usart1_rx_idx - 1; idx >= 0; --idx) {
    5a50:	89 85       	ldd	r24, Y+9	; 0x09
    5a52:	9a 85       	ldd	r25, Y+10	; 0x0a
    5a54:	01 97       	sbiw	r24, 0x01	; 1
    5a56:	89 87       	std	Y+9, r24	; 0x09
    5a58:	9a 87       	std	Y+10, r25	; 0x0a
    5a5a:	89 85       	ldd	r24, Y+9	; 0x09
    5a5c:	9a 85       	ldd	r25, Y+10	; 0x0a
    5a5e:	99 23       	and	r25, r25
    5a60:	5c f7       	brge	.-42     	; 0x5a38 <serial_start+0xb42>
					g_prepare_buf[idx] = g_usart1_rx_buf[idx];
				}
				g_usart1_rx_idx = 0;
    5a62:	10 92 05 27 	sts	0x2705, r1	; 0x802705 <g_usart1_rx_idx>
    5a66:	10 92 06 27 	sts	0x2706, r1	; 0x802706 <g_usart1_rx_idx+0x1>
				g_usart1_rx_ready = false;
    5a6a:	10 92 03 27 	sts	0x2703, r1	; 0x802703 <g_usart1_rx_ready>
				cpu_irq_restore(flags);
    5a6e:	88 8d       	ldd	r24, Y+24	; 0x18
    5a70:	0e 94 78 1e 	call	0x3cf0	; 0x3cf0 <cpu_irq_restore>
			}

			/* Leave loop when SIM808 responds */
			if (g_prepare_buf[0] && strstr_P(g_prepare_buf, PM_TWI1_UTIL_ONBOARD_SIM808_OK_R))
    5a74:	80 91 03 2c 	lds	r24, 0x2C03	; 0x802c03 <g_prepare_buf>
    5a78:	88 23       	and	r24, r24
    5a7a:	49 f0       	breq	.+18     	; 0x5a8e <serial_start+0xb98>
    5a7c:	65 ef       	ldi	r22, 0xF5	; 245
    5a7e:	76 e0       	ldi	r23, 0x06	; 6
    5a80:	83 e0       	ldi	r24, 0x03	; 3
    5a82:	9c e2       	ldi	r25, 0x2C	; 44
    5a84:	0f 94 84 31 	call	0x26308	; 0x26308 <strstr_P>
    5a88:	89 2b       	or	r24, r25
    5a8a:	09 f0       	breq	.+2      	; 0x5a8e <serial_start+0xb98>
    5a8c:	9e c4       	rjmp	.+2364   	; 0x63ca <__stack+0x3cb>
				break;

			if (loop_ctr++ > 10) {
    5a8e:	89 81       	ldd	r24, Y+1	; 0x01
    5a90:	9a 81       	ldd	r25, Y+2	; 0x02
    5a92:	9c 01       	movw	r18, r24
    5a94:	2f 5f       	subi	r18, 0xFF	; 255
    5a96:	3f 4f       	sbci	r19, 0xFF	; 255
    5a98:	29 83       	std	Y+1, r18	; 0x01
    5a9a:	3a 83       	std	Y+2, r19	; 0x02
    5a9c:	0b 97       	sbiw	r24, 0x0b	; 11
    5a9e:	08 f4       	brcc	.+2      	; 0x5aa2 <serial_start+0xbac>
    5aa0:	6b ce       	rjmp	.-810    	; 0x5778 <serial_start+0x882>
				loop_ctr = 0;
    5aa2:	19 82       	std	Y+1, r1	; 0x01
    5aa4:	1a 82       	std	Y+2, r1	; 0x02

				/* Turn off SIM808 */
				ioport_set_pin_level(GSM_RTS1_DRV,			HIGH);	// Serial line NOT ready
    5aa6:	61 e0       	ldi	r22, 0x01	; 1
    5aa8:	8f e2       	ldi	r24, 0x2F	; 47
    5aaa:	0e 94 19 20 	call	0x4032	; 0x4032 <ioport_set_pin_level>
				ioport_set_pin_level(GSM_DTR1_DRV,			HIGH);	// DTR inactive
    5aae:	61 e0       	ldi	r22, 0x01	; 1
    5ab0:	89 e2       	ldi	r24, 0x29	; 41
    5ab2:	0e 94 19 20 	call	0x4032	; 0x4032 <ioport_set_pin_level>
				ioport_set_pin_level(GSM_RESET_DRV_GPIO,	LOW);	// RESETn active
    5ab6:	60 e0       	ldi	r22, 0x00	; 0
    5ab8:	85 e2       	ldi	r24, 0x25	; 37
    5aba:	0e 94 19 20 	call	0x4032	; 0x4032 <ioport_set_pin_level>
				delay_ms(150);
    5abe:	0e 94 55 1f 	call	0x3eaa	; 0x3eaa <sysclk_get_cpu_hz>
    5ac2:	dc 01       	movw	r26, r24
    5ac4:	cb 01       	movw	r24, r22
    5ac6:	9c 01       	movw	r18, r24
    5ac8:	ad 01       	movw	r20, r26
    5aca:	60 e0       	ldi	r22, 0x00	; 0
    5acc:	70 e0       	ldi	r23, 0x00	; 0
    5ace:	cb 01       	movw	r24, r22
    5ad0:	82 2e       	mov	r8, r18
    5ad2:	93 2e       	mov	r9, r19
    5ad4:	a4 2e       	mov	r10, r20
    5ad6:	b5 2e       	mov	r11, r21
    5ad8:	c6 2e       	mov	r12, r22
    5ada:	d7 2e       	mov	r13, r23
    5adc:	e8 2e       	mov	r14, r24
    5ade:	f9 2e       	mov	r15, r25
    5ae0:	28 2d       	mov	r18, r8
    5ae2:	39 2d       	mov	r19, r9
    5ae4:	4a 2d       	mov	r20, r10
    5ae6:	5b 2d       	mov	r21, r11
    5ae8:	6c 2d       	mov	r22, r12
    5aea:	7d 2d       	mov	r23, r13
    5aec:	8e 2d       	mov	r24, r14
    5aee:	9f 2d       	mov	r25, r15
    5af0:	01 e0       	ldi	r16, 0x01	; 1
    5af2:	0f 94 80 2e 	call	0x25d00	; 0x25d00 <__ashldi3>
    5af6:	aa 96       	adiw	r28, 0x2a	; 42
    5af8:	2f af       	std	Y+63, r18	; 0x3f
    5afa:	aa 97       	sbiw	r28, 0x2a	; 42
    5afc:	ab 96       	adiw	r28, 0x2b	; 43
    5afe:	3f af       	std	Y+63, r19	; 0x3f
    5b00:	ab 97       	sbiw	r28, 0x2b	; 43
    5b02:	ac 96       	adiw	r28, 0x2c	; 44
    5b04:	4f af       	std	Y+63, r20	; 0x3f
    5b06:	ac 97       	sbiw	r28, 0x2c	; 44
    5b08:	ad 96       	adiw	r28, 0x2d	; 45
    5b0a:	5f af       	std	Y+63, r21	; 0x3f
    5b0c:	ad 97       	sbiw	r28, 0x2d	; 45
    5b0e:	ae 96       	adiw	r28, 0x2e	; 46
    5b10:	6f af       	std	Y+63, r22	; 0x3f
    5b12:	ae 97       	sbiw	r28, 0x2e	; 46
    5b14:	af 96       	adiw	r28, 0x2f	; 47
    5b16:	7f af       	std	Y+63, r23	; 0x3f
    5b18:	af 97       	sbiw	r28, 0x2f	; 47
    5b1a:	e0 96       	adiw	r28, 0x30	; 48
    5b1c:	8f af       	std	Y+63, r24	; 0x3f
    5b1e:	e0 97       	sbiw	r28, 0x30	; 48
    5b20:	e1 96       	adiw	r28, 0x31	; 49
    5b22:	9f af       	std	Y+63, r25	; 0x3f
    5b24:	e1 97       	sbiw	r28, 0x31	; 49
    5b26:	aa 96       	adiw	r28, 0x2a	; 42
    5b28:	8f ac       	ldd	r8, Y+63	; 0x3f
    5b2a:	aa 97       	sbiw	r28, 0x2a	; 42
    5b2c:	ab 96       	adiw	r28, 0x2b	; 43
    5b2e:	9f ac       	ldd	r9, Y+63	; 0x3f
    5b30:	ab 97       	sbiw	r28, 0x2b	; 43
    5b32:	ac 96       	adiw	r28, 0x2c	; 44
    5b34:	af ac       	ldd	r10, Y+63	; 0x3f
    5b36:	ac 97       	sbiw	r28, 0x2c	; 44
    5b38:	ad 96       	adiw	r28, 0x2d	; 45
    5b3a:	bf ac       	ldd	r11, Y+63	; 0x3f
    5b3c:	ad 97       	sbiw	r28, 0x2d	; 45
    5b3e:	ae 96       	adiw	r28, 0x2e	; 46
    5b40:	cf ac       	ldd	r12, Y+63	; 0x3f
    5b42:	ae 97       	sbiw	r28, 0x2e	; 46
    5b44:	af 96       	adiw	r28, 0x2f	; 47
    5b46:	df ac       	ldd	r13, Y+63	; 0x3f
    5b48:	af 97       	sbiw	r28, 0x2f	; 47
    5b4a:	e0 96       	adiw	r28, 0x30	; 48
    5b4c:	ef ac       	ldd	r14, Y+63	; 0x3f
    5b4e:	e0 97       	sbiw	r28, 0x30	; 48
    5b50:	e1 96       	adiw	r28, 0x31	; 49
    5b52:	ff ac       	ldd	r15, Y+63	; 0x3f
    5b54:	e1 97       	sbiw	r28, 0x31	; 49
    5b56:	28 2d       	mov	r18, r8
    5b58:	39 2d       	mov	r19, r9
    5b5a:	4a 2d       	mov	r20, r10
    5b5c:	5b 2d       	mov	r21, r11
    5b5e:	6c 2d       	mov	r22, r12
    5b60:	7d 2d       	mov	r23, r13
    5b62:	8e 2d       	mov	r24, r14
    5b64:	9f 2d       	mov	r25, r15
    5b66:	02 e0       	ldi	r16, 0x02	; 2
    5b68:	0f 94 80 2e 	call	0x25d00	; 0x25d00 <__ashldi3>
    5b6c:	e2 96       	adiw	r28, 0x32	; 50
    5b6e:	2f af       	std	Y+63, r18	; 0x3f
    5b70:	e2 97       	sbiw	r28, 0x32	; 50
    5b72:	e3 96       	adiw	r28, 0x33	; 51
    5b74:	3f af       	std	Y+63, r19	; 0x3f
    5b76:	e3 97       	sbiw	r28, 0x33	; 51
    5b78:	e4 96       	adiw	r28, 0x34	; 52
    5b7a:	4f af       	std	Y+63, r20	; 0x3f
    5b7c:	e4 97       	sbiw	r28, 0x34	; 52
    5b7e:	e5 96       	adiw	r28, 0x35	; 53
    5b80:	5f af       	std	Y+63, r21	; 0x3f
    5b82:	e5 97       	sbiw	r28, 0x35	; 53
    5b84:	e6 96       	adiw	r28, 0x36	; 54
    5b86:	6f af       	std	Y+63, r22	; 0x3f
    5b88:	e6 97       	sbiw	r28, 0x36	; 54
    5b8a:	e7 96       	adiw	r28, 0x37	; 55
    5b8c:	7f af       	std	Y+63, r23	; 0x3f
    5b8e:	e7 97       	sbiw	r28, 0x37	; 55
    5b90:	e8 96       	adiw	r28, 0x38	; 56
    5b92:	8f af       	std	Y+63, r24	; 0x3f
    5b94:	e8 97       	sbiw	r28, 0x38	; 56
    5b96:	e9 96       	adiw	r28, 0x39	; 57
    5b98:	9f af       	std	Y+63, r25	; 0x3f
    5b9a:	e9 97       	sbiw	r28, 0x39	; 57
    5b9c:	28 2d       	mov	r18, r8
    5b9e:	39 2d       	mov	r19, r9
    5ba0:	4a 2d       	mov	r20, r10
    5ba2:	5b 2d       	mov	r21, r11
    5ba4:	6c 2d       	mov	r22, r12
    5ba6:	7d 2d       	mov	r23, r13
    5ba8:	8e 2d       	mov	r24, r14
    5baa:	9f 2d       	mov	r25, r15
    5bac:	e2 96       	adiw	r28, 0x32	; 50
    5bae:	af ac       	ldd	r10, Y+63	; 0x3f
    5bb0:	e2 97       	sbiw	r28, 0x32	; 50
    5bb2:	e3 96       	adiw	r28, 0x33	; 51
    5bb4:	bf ac       	ldd	r11, Y+63	; 0x3f
    5bb6:	e3 97       	sbiw	r28, 0x33	; 51
    5bb8:	e4 96       	adiw	r28, 0x34	; 52
    5bba:	cf ac       	ldd	r12, Y+63	; 0x3f
    5bbc:	e4 97       	sbiw	r28, 0x34	; 52
    5bbe:	e5 96       	adiw	r28, 0x35	; 53
    5bc0:	df ac       	ldd	r13, Y+63	; 0x3f
    5bc2:	e5 97       	sbiw	r28, 0x35	; 53
    5bc4:	e6 96       	adiw	r28, 0x36	; 54
    5bc6:	ef ac       	ldd	r14, Y+63	; 0x3f
    5bc8:	e6 97       	sbiw	r28, 0x36	; 54
    5bca:	e7 96       	adiw	r28, 0x37	; 55
    5bcc:	ff ac       	ldd	r15, Y+63	; 0x3f
    5bce:	e7 97       	sbiw	r28, 0x37	; 55
    5bd0:	e8 96       	adiw	r28, 0x38	; 56
    5bd2:	0f ad       	ldd	r16, Y+63	; 0x3f
    5bd4:	e8 97       	sbiw	r28, 0x38	; 56
    5bd6:	e9 96       	adiw	r28, 0x39	; 57
    5bd8:	1f ad       	ldd	r17, Y+63	; 0x3f
    5bda:	e9 97       	sbiw	r28, 0x39	; 57
    5bdc:	0f 94 b7 2e 	call	0x25d6e	; 0x25d6e <__adddi3>
    5be0:	22 2e       	mov	r2, r18
    5be2:	33 2e       	mov	r3, r19
    5be4:	44 2e       	mov	r4, r20
    5be6:	55 2e       	mov	r5, r21
    5be8:	66 2e       	mov	r6, r22
    5bea:	77 2e       	mov	r7, r23
    5bec:	88 2e       	mov	r8, r24
    5bee:	99 2e       	mov	r9, r25
    5bf0:	22 2d       	mov	r18, r2
    5bf2:	33 2d       	mov	r19, r3
    5bf4:	44 2d       	mov	r20, r4
    5bf6:	55 2d       	mov	r21, r5
    5bf8:	66 2d       	mov	r22, r6
    5bfa:	77 2d       	mov	r23, r7
    5bfc:	88 2d       	mov	r24, r8
    5bfe:	99 2d       	mov	r25, r9
    5c00:	04 e0       	ldi	r16, 0x04	; 4
    5c02:	0f 94 80 2e 	call	0x25d00	; 0x25d00 <__ashldi3>
    5c06:	a2 2e       	mov	r10, r18
    5c08:	b3 2e       	mov	r11, r19
    5c0a:	c4 2e       	mov	r12, r20
    5c0c:	d5 2e       	mov	r13, r21
    5c0e:	e6 2e       	mov	r14, r22
    5c10:	f7 2e       	mov	r15, r23
    5c12:	08 2f       	mov	r16, r24
    5c14:	19 2f       	mov	r17, r25
    5c16:	2a 2d       	mov	r18, r10
    5c18:	3b 2d       	mov	r19, r11
    5c1a:	4c 2d       	mov	r20, r12
    5c1c:	5d 2d       	mov	r21, r13
    5c1e:	6e 2d       	mov	r22, r14
    5c20:	7f 2d       	mov	r23, r15
    5c22:	80 2f       	mov	r24, r16
    5c24:	91 2f       	mov	r25, r17
    5c26:	a2 2c       	mov	r10, r2
    5c28:	b3 2c       	mov	r11, r3
    5c2a:	c4 2c       	mov	r12, r4
    5c2c:	d5 2c       	mov	r13, r5
    5c2e:	e6 2c       	mov	r14, r6
    5c30:	f7 2c       	mov	r15, r7
    5c32:	08 2d       	mov	r16, r8
    5c34:	19 2d       	mov	r17, r9
    5c36:	0f 94 cc 2e 	call	0x25d98	; 0x25d98 <__subdi3>
    5c3a:	22 2e       	mov	r2, r18
    5c3c:	33 2e       	mov	r3, r19
    5c3e:	44 2e       	mov	r4, r20
    5c40:	55 2e       	mov	r5, r21
    5c42:	66 2e       	mov	r6, r22
    5c44:	77 2e       	mov	r7, r23
    5c46:	88 2e       	mov	r8, r24
    5c48:	99 2e       	mov	r9, r25
    5c4a:	0f 2e       	mov	r0, r31
    5c4c:	f6 e0       	ldi	r31, 0x06	; 6
    5c4e:	af 2e       	mov	r10, r31
    5c50:	f0 2d       	mov	r31, r0
    5c52:	b1 2c       	mov	r11, r1
    5c54:	c1 2c       	mov	r12, r1
    5c56:	d1 2c       	mov	r13, r1
    5c58:	e1 2c       	mov	r14, r1
    5c5a:	f1 2c       	mov	r15, r1
    5c5c:	00 e0       	ldi	r16, 0x00	; 0
    5c5e:	10 e0       	ldi	r17, 0x00	; 0
    5c60:	22 2d       	mov	r18, r2
    5c62:	33 2d       	mov	r19, r3
    5c64:	44 2d       	mov	r20, r4
    5c66:	55 2d       	mov	r21, r5
    5c68:	66 2d       	mov	r22, r6
    5c6a:	77 2d       	mov	r23, r7
    5c6c:	88 2d       	mov	r24, r8
    5c6e:	99 2d       	mov	r25, r9
    5c70:	0f 94 e3 2d 	call	0x25bc6	; 0x25bc6 <__udivdi3>
    5c74:	22 2e       	mov	r2, r18
    5c76:	33 2e       	mov	r3, r19
    5c78:	44 2e       	mov	r4, r20
    5c7a:	55 2e       	mov	r5, r21
    5c7c:	66 2e       	mov	r6, r22
    5c7e:	77 2e       	mov	r7, r23
    5c80:	88 2e       	mov	r8, r24
    5c82:	99 2e       	mov	r9, r25
    5c84:	a2 2c       	mov	r10, r2
    5c86:	b3 2c       	mov	r11, r3
    5c88:	c4 2c       	mov	r12, r4
    5c8a:	d5 2c       	mov	r13, r5
    5c8c:	e6 2c       	mov	r14, r6
    5c8e:	f7 2c       	mov	r15, r7
    5c90:	08 2d       	mov	r16, r8
    5c92:	19 2d       	mov	r17, r9
    5c94:	2a 2d       	mov	r18, r10
    5c96:	3b 2d       	mov	r19, r11
    5c98:	4c 2d       	mov	r20, r12
    5c9a:	5d 2d       	mov	r21, r13
    5c9c:	6e 2d       	mov	r22, r14
    5c9e:	7f 2d       	mov	r23, r15
    5ca0:	80 2f       	mov	r24, r16
    5ca2:	91 2f       	mov	r25, r17
    5ca4:	29 51       	subi	r18, 0x19	; 25
    5ca6:	3c 4f       	sbci	r19, 0xFC	; 252
    5ca8:	4f 4f       	sbci	r20, 0xFF	; 255
    5caa:	5f 4f       	sbci	r21, 0xFF	; 255
    5cac:	6f 4f       	sbci	r22, 0xFF	; 255
    5cae:	7f 4f       	sbci	r23, 0xFF	; 255
    5cb0:	8f 4f       	sbci	r24, 0xFF	; 255
    5cb2:	9f 4f       	sbci	r25, 0xFF	; 255
    5cb4:	a2 2e       	mov	r10, r18
    5cb6:	b3 2e       	mov	r11, r19
    5cb8:	c4 2e       	mov	r12, r20
    5cba:	d5 2e       	mov	r13, r21
    5cbc:	e6 2e       	mov	r14, r22
    5cbe:	f7 2e       	mov	r15, r23
    5cc0:	08 2f       	mov	r16, r24
    5cc2:	19 2f       	mov	r17, r25
    5cc4:	2a 2d       	mov	r18, r10
    5cc6:	3b 2d       	mov	r19, r11
    5cc8:	4c 2d       	mov	r20, r12
    5cca:	5d 2d       	mov	r21, r13
    5ccc:	6e 2d       	mov	r22, r14
    5cce:	7f 2d       	mov	r23, r15
    5cd0:	80 2f       	mov	r24, r16
    5cd2:	91 2f       	mov	r25, r17
    5cd4:	0f 94 24 26 	call	0x24c48	; 0x24c48 <__floatundisf>
    5cd8:	dc 01       	movw	r26, r24
    5cda:	cb 01       	movw	r24, r22
    5cdc:	20 e0       	ldi	r18, 0x00	; 0
    5cde:	30 e0       	ldi	r19, 0x00	; 0
    5ce0:	4a e7       	ldi	r20, 0x7A	; 122
    5ce2:	54 e4       	ldi	r21, 0x44	; 68
    5ce4:	bc 01       	movw	r22, r24
    5ce6:	cd 01       	movw	r24, r26
    5ce8:	0f 94 14 25 	call	0x24a28	; 0x24a28 <__divsf3>
    5cec:	dc 01       	movw	r26, r24
    5cee:	cb 01       	movw	r24, r22
    5cf0:	bc 01       	movw	r22, r24
    5cf2:	cd 01       	movw	r24, r26
    5cf4:	0f 94 81 25 	call	0x24b02	; 0x24b02 <__fixunssfdi>
    5cf8:	a2 2e       	mov	r10, r18
    5cfa:	b3 2e       	mov	r11, r19
    5cfc:	c4 2e       	mov	r12, r20
    5cfe:	d5 2e       	mov	r13, r21
    5d00:	e6 2e       	mov	r14, r22
    5d02:	f7 2e       	mov	r15, r23
    5d04:	08 2f       	mov	r16, r24
    5d06:	19 2f       	mov	r17, r25
    5d08:	d6 01       	movw	r26, r12
    5d0a:	c5 01       	movw	r24, r10
    5d0c:	bc 01       	movw	r22, r24
    5d0e:	cd 01       	movw	r24, r26
    5d10:	0e 94 61 1f 	call	0x3ec2	; 0x3ec2 <__portable_avr_delay_cycles>

				/* Inform about restart - LCD */
				if (line > 12) {
    5d14:	8b 81       	ldd	r24, Y+3	; 0x03
    5d16:	8d 30       	cpi	r24, 0x0D	; 13
    5d18:	20 f0       	brcs	.+8      	; 0x5d22 <serial_start+0xe2c>
					task_twi2_lcd_header();
    5d1a:	0e 94 02 8c 	call	0x11804	; 0x11804 <task_twi2_lcd_header>
					line = 3;
    5d1e:	83 e0       	ldi	r24, 0x03	; 3
    5d20:	8b 83       	std	Y+3, r24	; 0x03
				}
				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_SIM808_INFO_LCD_RESTART);
    5d22:	8a e7       	ldi	r24, 0x7A	; 122
    5d24:	94 e0       	ldi	r25, 0x04	; 4
    5d26:	89 2f       	mov	r24, r25
    5d28:	8f 93       	push	r24
    5d2a:	8a e7       	ldi	r24, 0x7A	; 122
    5d2c:	94 e0       	ldi	r25, 0x04	; 4
    5d2e:	8f 93       	push	r24
    5d30:	1f 92       	push	r1
    5d32:	80 e8       	ldi	r24, 0x80	; 128
    5d34:	8f 93       	push	r24
    5d36:	83 e0       	ldi	r24, 0x03	; 3
    5d38:	9c e2       	ldi	r25, 0x2C	; 44
    5d3a:	89 2f       	mov	r24, r25
    5d3c:	8f 93       	push	r24
    5d3e:	83 e0       	ldi	r24, 0x03	; 3
    5d40:	9c e2       	ldi	r25, 0x2C	; 44
    5d42:	8f 93       	push	r24
    5d44:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
    5d48:	0f 90       	pop	r0
    5d4a:	0f 90       	pop	r0
    5d4c:	0f 90       	pop	r0
    5d4e:	0f 90       	pop	r0
    5d50:	0f 90       	pop	r0
    5d52:	0f 90       	pop	r0
    5d54:	8e 8b       	std	Y+22, r24	; 0x16
    5d56:	9f 8b       	std	Y+23, r25	; 0x17
				task_twi2_lcd_str(8,  7 * 10, g_prepare_buf);
    5d58:	43 e0       	ldi	r20, 0x03	; 3
    5d5a:	5c e2       	ldi	r21, 0x2C	; 44
    5d5c:	66 e4       	ldi	r22, 0x46	; 70
    5d5e:	88 e0       	ldi	r24, 0x08	; 8
    5d60:	0e 94 b4 88 	call	0x11168	; 0x11168 <task_twi2_lcd_str>

				/* Inform about restart - USB */
				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_SIM808_INFO_RESTART);
    5d64:	89 e0       	ldi	r24, 0x09	; 9
    5d66:	95 e0       	ldi	r25, 0x05	; 5
    5d68:	89 2f       	mov	r24, r25
    5d6a:	8f 93       	push	r24
    5d6c:	89 e0       	ldi	r24, 0x09	; 9
    5d6e:	95 e0       	ldi	r25, 0x05	; 5
    5d70:	8f 93       	push	r24
    5d72:	1f 92       	push	r1
    5d74:	80 e8       	ldi	r24, 0x80	; 128
    5d76:	8f 93       	push	r24
    5d78:	83 e0       	ldi	r24, 0x03	; 3
    5d7a:	9c e2       	ldi	r25, 0x2C	; 44
    5d7c:	89 2f       	mov	r24, r25
    5d7e:	8f 93       	push	r24
    5d80:	83 e0       	ldi	r24, 0x03	; 3
    5d82:	9c e2       	ldi	r25, 0x2C	; 44
    5d84:	8f 93       	push	r24
    5d86:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
    5d8a:	0f 90       	pop	r0
    5d8c:	0f 90       	pop	r0
    5d8e:	0f 90       	pop	r0
    5d90:	0f 90       	pop	r0
    5d92:	0f 90       	pop	r0
    5d94:	0f 90       	pop	r0
    5d96:	8e 8b       	std	Y+22, r24	; 0x16
    5d98:	9f 8b       	std	Y+23, r25	; 0x17
				udi_write_tx_buf(g_prepare_buf, len, false);
    5d9a:	8e 89       	ldd	r24, Y+22	; 0x16
    5d9c:	40 e0       	ldi	r20, 0x00	; 0
    5d9e:	68 2f       	mov	r22, r24
    5da0:	83 e0       	ldi	r24, 0x03	; 3
    5da2:	9c e2       	ldi	r25, 0x2C	; 44
    5da4:	0e 94 0a 3b 	call	0x7614	; 0x7614 <udi_write_tx_buf>

				/* Restart SIM808 */
				ioport_set_pin_level(GSM_RESET_DRV_GPIO,	HIGH);	// Release the RESETn line
    5da8:	61 e0       	ldi	r22, 0x01	; 1
    5daa:	85 e2       	ldi	r24, 0x25	; 37
    5dac:	0e 94 19 20 	call	0x4032	; 0x4032 <ioport_set_pin_level>
				delay_ms(500);
    5db0:	0e 94 55 1f 	call	0x3eaa	; 0x3eaa <sysclk_get_cpu_hz>
    5db4:	dc 01       	movw	r26, r24
    5db6:	cb 01       	movw	r24, r22
    5db8:	8c 01       	movw	r16, r24
    5dba:	9d 01       	movw	r18, r26
    5dbc:	40 e0       	ldi	r20, 0x00	; 0
    5dbe:	50 e0       	ldi	r21, 0x00	; 0
    5dc0:	ba 01       	movw	r22, r20
    5dc2:	09 a3       	std	Y+33, r16	; 0x21
    5dc4:	1a a3       	std	Y+34, r17	; 0x22
    5dc6:	2b a3       	std	Y+35, r18	; 0x23
    5dc8:	3c a3       	std	Y+36, r19	; 0x24
    5dca:	4d a3       	std	Y+37, r20	; 0x25
    5dcc:	5e a3       	std	Y+38, r21	; 0x26
    5dce:	6f a3       	std	Y+39, r22	; 0x27
    5dd0:	78 a7       	std	Y+40, r23	; 0x28
    5dd2:	29 a0       	ldd	r2, Y+33	; 0x21
    5dd4:	3a a0       	ldd	r3, Y+34	; 0x22
    5dd6:	4b a0       	ldd	r4, Y+35	; 0x23
    5dd8:	5c a0       	ldd	r5, Y+36	; 0x24
    5dda:	6d a0       	ldd	r6, Y+37	; 0x25
    5ddc:	7e a0       	ldd	r7, Y+38	; 0x26
    5dde:	8f a0       	ldd	r8, Y+39	; 0x27
    5de0:	98 a4       	ldd	r9, Y+40	; 0x28
    5de2:	22 2d       	mov	r18, r2
    5de4:	33 2d       	mov	r19, r3
    5de6:	44 2d       	mov	r20, r4
    5de8:	55 2d       	mov	r21, r5
    5dea:	66 2d       	mov	r22, r6
    5dec:	77 2d       	mov	r23, r7
    5dee:	88 2d       	mov	r24, r8
    5df0:	99 2d       	mov	r25, r9
    5df2:	02 e0       	ldi	r16, 0x02	; 2
    5df4:	0f 94 80 2e 	call	0x25d00	; 0x25d00 <__ashldi3>
    5df8:	a2 2e       	mov	r10, r18
    5dfa:	b3 2e       	mov	r11, r19
    5dfc:	c4 2e       	mov	r12, r20
    5dfe:	d5 2e       	mov	r13, r21
    5e00:	e6 2e       	mov	r14, r22
    5e02:	f7 2e       	mov	r15, r23
    5e04:	08 2f       	mov	r16, r24
    5e06:	19 2f       	mov	r17, r25
    5e08:	2a 2c       	mov	r2, r10
    5e0a:	3b 2c       	mov	r3, r11
    5e0c:	4c 2c       	mov	r4, r12
    5e0e:	5d 2c       	mov	r5, r13
    5e10:	6e 2c       	mov	r6, r14
    5e12:	7f 2c       	mov	r7, r15
    5e14:	80 2e       	mov	r8, r16
    5e16:	91 2e       	mov	r9, r17
    5e18:	22 2d       	mov	r18, r2
    5e1a:	33 2d       	mov	r19, r3
    5e1c:	44 2d       	mov	r20, r4
    5e1e:	55 2d       	mov	r21, r5
    5e20:	66 2d       	mov	r22, r6
    5e22:	77 2d       	mov	r23, r7
    5e24:	88 2d       	mov	r24, r8
    5e26:	99 2d       	mov	r25, r9
    5e28:	05 e0       	ldi	r16, 0x05	; 5
    5e2a:	0f 94 80 2e 	call	0x25d00	; 0x25d00 <__ashldi3>
    5e2e:	a2 2e       	mov	r10, r18
    5e30:	b3 2e       	mov	r11, r19
    5e32:	c4 2e       	mov	r12, r20
    5e34:	d5 2e       	mov	r13, r21
    5e36:	e6 2e       	mov	r14, r22
    5e38:	f7 2e       	mov	r15, r23
    5e3a:	08 2f       	mov	r16, r24
    5e3c:	19 2f       	mov	r17, r25
    5e3e:	2a 2d       	mov	r18, r10
    5e40:	3b 2d       	mov	r19, r11
    5e42:	4c 2d       	mov	r20, r12
    5e44:	5d 2d       	mov	r21, r13
    5e46:	6e 2d       	mov	r22, r14
    5e48:	7f 2d       	mov	r23, r15
    5e4a:	80 2f       	mov	r24, r16
    5e4c:	91 2f       	mov	r25, r17
    5e4e:	a2 2c       	mov	r10, r2
    5e50:	b3 2c       	mov	r11, r3
    5e52:	c4 2c       	mov	r12, r4
    5e54:	d5 2c       	mov	r13, r5
    5e56:	e6 2c       	mov	r14, r6
    5e58:	f7 2c       	mov	r15, r7
    5e5a:	08 2d       	mov	r16, r8
    5e5c:	19 2d       	mov	r17, r9
    5e5e:	0f 94 cc 2e 	call	0x25d98	; 0x25d98 <__subdi3>
    5e62:	a2 2e       	mov	r10, r18
    5e64:	b3 2e       	mov	r11, r19
    5e66:	c4 2e       	mov	r12, r20
    5e68:	d5 2e       	mov	r13, r21
    5e6a:	e6 2e       	mov	r14, r22
    5e6c:	f7 2e       	mov	r15, r23
    5e6e:	08 2f       	mov	r16, r24
    5e70:	19 2f       	mov	r17, r25
    5e72:	2a 2d       	mov	r18, r10
    5e74:	3b 2d       	mov	r19, r11
    5e76:	4c 2d       	mov	r20, r12
    5e78:	5d 2d       	mov	r21, r13
    5e7a:	6e 2d       	mov	r22, r14
    5e7c:	7f 2d       	mov	r23, r15
    5e7e:	80 2f       	mov	r24, r16
    5e80:	91 2f       	mov	r25, r17
    5e82:	a9 a0       	ldd	r10, Y+33	; 0x21
    5e84:	ba a0       	ldd	r11, Y+34	; 0x22
    5e86:	cb a0       	ldd	r12, Y+35	; 0x23
    5e88:	dc a0       	ldd	r13, Y+36	; 0x24
    5e8a:	ed a0       	ldd	r14, Y+37	; 0x25
    5e8c:	fe a0       	ldd	r15, Y+38	; 0x26
    5e8e:	0f a1       	ldd	r16, Y+39	; 0x27
    5e90:	18 a5       	ldd	r17, Y+40	; 0x28
    5e92:	0f 94 b7 2e 	call	0x25d6e	; 0x25d6e <__adddi3>
    5e96:	a2 2e       	mov	r10, r18
    5e98:	b3 2e       	mov	r11, r19
    5e9a:	c4 2e       	mov	r12, r20
    5e9c:	d5 2e       	mov	r13, r21
    5e9e:	e6 2e       	mov	r14, r22
    5ea0:	f7 2e       	mov	r15, r23
    5ea2:	08 2f       	mov	r16, r24
    5ea4:	19 2f       	mov	r17, r25
    5ea6:	2a 2d       	mov	r18, r10
    5ea8:	3b 2d       	mov	r19, r11
    5eaa:	4c 2d       	mov	r20, r12
    5eac:	5d 2d       	mov	r21, r13
    5eae:	6e 2d       	mov	r22, r14
    5eb0:	7f 2d       	mov	r23, r15
    5eb2:	80 2f       	mov	r24, r16
    5eb4:	91 2f       	mov	r25, r17
    5eb6:	02 e0       	ldi	r16, 0x02	; 2
    5eb8:	0f 94 80 2e 	call	0x25d00	; 0x25d00 <__ashldi3>
    5ebc:	22 2e       	mov	r2, r18
    5ebe:	33 2e       	mov	r3, r19
    5ec0:	44 2e       	mov	r4, r20
    5ec2:	55 2e       	mov	r5, r21
    5ec4:	66 2e       	mov	r6, r22
    5ec6:	77 2e       	mov	r7, r23
    5ec8:	88 2e       	mov	r8, r24
    5eca:	99 2e       	mov	r9, r25
    5ecc:	a2 2c       	mov	r10, r2
    5ece:	b3 2c       	mov	r11, r3
    5ed0:	c4 2c       	mov	r12, r4
    5ed2:	d5 2c       	mov	r13, r5
    5ed4:	e6 2c       	mov	r14, r6
    5ed6:	f7 2c       	mov	r15, r7
    5ed8:	08 2d       	mov	r16, r8
    5eda:	19 2d       	mov	r17, r9
    5edc:	2a 2c       	mov	r2, r10
    5ede:	3b 2c       	mov	r3, r11
    5ee0:	4c 2c       	mov	r4, r12
    5ee2:	5d 2c       	mov	r5, r13
    5ee4:	6e 2c       	mov	r6, r14
    5ee6:	7f 2c       	mov	r7, r15
    5ee8:	80 2e       	mov	r8, r16
    5eea:	91 2e       	mov	r9, r17
    5eec:	0f 2e       	mov	r0, r31
    5eee:	f6 e0       	ldi	r31, 0x06	; 6
    5ef0:	af 2e       	mov	r10, r31
    5ef2:	f0 2d       	mov	r31, r0
    5ef4:	b1 2c       	mov	r11, r1
    5ef6:	c1 2c       	mov	r12, r1
    5ef8:	d1 2c       	mov	r13, r1
    5efa:	e1 2c       	mov	r14, r1
    5efc:	f1 2c       	mov	r15, r1
    5efe:	00 e0       	ldi	r16, 0x00	; 0
    5f00:	10 e0       	ldi	r17, 0x00	; 0
    5f02:	22 2d       	mov	r18, r2
    5f04:	33 2d       	mov	r19, r3
    5f06:	44 2d       	mov	r20, r4
    5f08:	55 2d       	mov	r21, r5
    5f0a:	66 2d       	mov	r22, r6
    5f0c:	77 2d       	mov	r23, r7
    5f0e:	88 2d       	mov	r24, r8
    5f10:	99 2d       	mov	r25, r9
    5f12:	0f 94 e3 2d 	call	0x25bc6	; 0x25bc6 <__udivdi3>
    5f16:	22 2e       	mov	r2, r18
    5f18:	33 2e       	mov	r3, r19
    5f1a:	44 2e       	mov	r4, r20
    5f1c:	55 2e       	mov	r5, r21
    5f1e:	66 2e       	mov	r6, r22
    5f20:	77 2e       	mov	r7, r23
    5f22:	88 2e       	mov	r8, r24
    5f24:	99 2e       	mov	r9, r25
    5f26:	a2 2c       	mov	r10, r2
    5f28:	b3 2c       	mov	r11, r3
    5f2a:	c4 2c       	mov	r12, r4
    5f2c:	d5 2c       	mov	r13, r5
    5f2e:	e6 2c       	mov	r14, r6
    5f30:	f7 2c       	mov	r15, r7
    5f32:	08 2d       	mov	r16, r8
    5f34:	19 2d       	mov	r17, r9
    5f36:	2a 2d       	mov	r18, r10
    5f38:	3b 2d       	mov	r19, r11
    5f3a:	4c 2d       	mov	r20, r12
    5f3c:	5d 2d       	mov	r21, r13
    5f3e:	6e 2d       	mov	r22, r14
    5f40:	7f 2d       	mov	r23, r15
    5f42:	80 2f       	mov	r24, r16
    5f44:	91 2f       	mov	r25, r17
    5f46:	29 51       	subi	r18, 0x19	; 25
    5f48:	3c 4f       	sbci	r19, 0xFC	; 252
    5f4a:	4f 4f       	sbci	r20, 0xFF	; 255
    5f4c:	5f 4f       	sbci	r21, 0xFF	; 255
    5f4e:	6f 4f       	sbci	r22, 0xFF	; 255
    5f50:	7f 4f       	sbci	r23, 0xFF	; 255
    5f52:	8f 4f       	sbci	r24, 0xFF	; 255
    5f54:	9f 4f       	sbci	r25, 0xFF	; 255
    5f56:	a2 2e       	mov	r10, r18
    5f58:	b3 2e       	mov	r11, r19
    5f5a:	c4 2e       	mov	r12, r20
    5f5c:	d5 2e       	mov	r13, r21
    5f5e:	e6 2e       	mov	r14, r22
    5f60:	f7 2e       	mov	r15, r23
    5f62:	08 2f       	mov	r16, r24
    5f64:	19 2f       	mov	r17, r25
    5f66:	2a 2d       	mov	r18, r10
    5f68:	3b 2d       	mov	r19, r11
    5f6a:	4c 2d       	mov	r20, r12
    5f6c:	5d 2d       	mov	r21, r13
    5f6e:	6e 2d       	mov	r22, r14
    5f70:	7f 2d       	mov	r23, r15
    5f72:	80 2f       	mov	r24, r16
    5f74:	91 2f       	mov	r25, r17
    5f76:	0f 94 24 26 	call	0x24c48	; 0x24c48 <__floatundisf>
    5f7a:	dc 01       	movw	r26, r24
    5f7c:	cb 01       	movw	r24, r22
    5f7e:	20 e0       	ldi	r18, 0x00	; 0
    5f80:	30 e0       	ldi	r19, 0x00	; 0
    5f82:	4a e7       	ldi	r20, 0x7A	; 122
    5f84:	54 e4       	ldi	r21, 0x44	; 68
    5f86:	bc 01       	movw	r22, r24
    5f88:	cd 01       	movw	r24, r26
    5f8a:	0f 94 14 25 	call	0x24a28	; 0x24a28 <__divsf3>
    5f8e:	dc 01       	movw	r26, r24
    5f90:	cb 01       	movw	r24, r22
    5f92:	bc 01       	movw	r22, r24
    5f94:	cd 01       	movw	r24, r26
    5f96:	0f 94 81 25 	call	0x24b02	; 0x24b02 <__fixunssfdi>
    5f9a:	a2 2e       	mov	r10, r18
    5f9c:	b3 2e       	mov	r11, r19
    5f9e:	c4 2e       	mov	r12, r20
    5fa0:	d5 2e       	mov	r13, r21
    5fa2:	e6 2e       	mov	r14, r22
    5fa4:	f7 2e       	mov	r15, r23
    5fa6:	08 2f       	mov	r16, r24
    5fa8:	19 2f       	mov	r17, r25
    5faa:	d6 01       	movw	r26, r12
    5fac:	c5 01       	movw	r24, r10
    5fae:	bc 01       	movw	r22, r24
    5fb0:	cd 01       	movw	r24, r26
    5fb2:	0e 94 61 1f 	call	0x3ec2	; 0x3ec2 <__portable_avr_delay_cycles>
				ioport_set_pin_level(GSM_DTR1_DRV,			LOW);	// DTR active
    5fb6:	60 e0       	ldi	r22, 0x00	; 0
    5fb8:	89 e2       	ldi	r24, 0x29	; 41
    5fba:	0e 94 19 20 	call	0x4032	; 0x4032 <ioport_set_pin_level>
				delay_ms(100);
    5fbe:	0e 94 55 1f 	call	0x3eaa	; 0x3eaa <sysclk_get_cpu_hz>
    5fc2:	dc 01       	movw	r26, r24
    5fc4:	cb 01       	movw	r24, r22
    5fc6:	9c 01       	movw	r18, r24
    5fc8:	ad 01       	movw	r20, r26
    5fca:	60 e0       	ldi	r22, 0x00	; 0
    5fcc:	70 e0       	ldi	r23, 0x00	; 0
    5fce:	cb 01       	movw	r24, r22
    5fd0:	82 2e       	mov	r8, r18
    5fd2:	93 2e       	mov	r9, r19
    5fd4:	a4 2e       	mov	r10, r20
    5fd6:	b5 2e       	mov	r11, r21
    5fd8:	c6 2e       	mov	r12, r22
    5fda:	d7 2e       	mov	r13, r23
    5fdc:	e8 2e       	mov	r14, r24
    5fde:	f9 2e       	mov	r15, r25
    5fe0:	28 2d       	mov	r18, r8
    5fe2:	39 2d       	mov	r19, r9
    5fe4:	4a 2d       	mov	r20, r10
    5fe6:	5b 2d       	mov	r21, r11
    5fe8:	6c 2d       	mov	r22, r12
    5fea:	7d 2d       	mov	r23, r13
    5fec:	8e 2d       	mov	r24, r14
    5fee:	9f 2d       	mov	r25, r15
    5ff0:	02 e0       	ldi	r16, 0x02	; 2
    5ff2:	0f 94 80 2e 	call	0x25d00	; 0x25d00 <__ashldi3>
    5ff6:	ea 96       	adiw	r28, 0x3a	; 58
    5ff8:	2f af       	std	Y+63, r18	; 0x3f
    5ffa:	ea 97       	sbiw	r28, 0x3a	; 58
    5ffc:	eb 96       	adiw	r28, 0x3b	; 59
    5ffe:	3f af       	std	Y+63, r19	; 0x3f
    6000:	eb 97       	sbiw	r28, 0x3b	; 59
    6002:	ec 96       	adiw	r28, 0x3c	; 60
    6004:	4f af       	std	Y+63, r20	; 0x3f
    6006:	ec 97       	sbiw	r28, 0x3c	; 60
    6008:	ed 96       	adiw	r28, 0x3d	; 61
    600a:	5f af       	std	Y+63, r21	; 0x3f
    600c:	ed 97       	sbiw	r28, 0x3d	; 61
    600e:	ee 96       	adiw	r28, 0x3e	; 62
    6010:	6f af       	std	Y+63, r22	; 0x3f
    6012:	ee 97       	sbiw	r28, 0x3e	; 62
    6014:	ef 96       	adiw	r28, 0x3f	; 63
    6016:	7f af       	std	Y+63, r23	; 0x3f
    6018:	ef 97       	sbiw	r28, 0x3f	; 63
    601a:	c1 58       	subi	r28, 0x81	; 129
    601c:	df 4f       	sbci	r29, 0xFF	; 255
    601e:	88 83       	st	Y, r24
    6020:	cf 57       	subi	r28, 0x7F	; 127
    6022:	d0 40       	sbci	r29, 0x00	; 0
    6024:	c0 58       	subi	r28, 0x80	; 128
    6026:	df 4f       	sbci	r29, 0xFF	; 255
    6028:	98 83       	st	Y, r25
    602a:	c0 58       	subi	r28, 0x80	; 128
    602c:	d0 40       	sbci	r29, 0x00	; 0
    602e:	ea 96       	adiw	r28, 0x3a	; 58
    6030:	8f ac       	ldd	r8, Y+63	; 0x3f
    6032:	ea 97       	sbiw	r28, 0x3a	; 58
    6034:	eb 96       	adiw	r28, 0x3b	; 59
    6036:	9f ac       	ldd	r9, Y+63	; 0x3f
    6038:	eb 97       	sbiw	r28, 0x3b	; 59
    603a:	ec 96       	adiw	r28, 0x3c	; 60
    603c:	af ac       	ldd	r10, Y+63	; 0x3f
    603e:	ec 97       	sbiw	r28, 0x3c	; 60
    6040:	ed 96       	adiw	r28, 0x3d	; 61
    6042:	bf ac       	ldd	r11, Y+63	; 0x3f
    6044:	ed 97       	sbiw	r28, 0x3d	; 61
    6046:	ee 96       	adiw	r28, 0x3e	; 62
    6048:	cf ac       	ldd	r12, Y+63	; 0x3f
    604a:	ee 97       	sbiw	r28, 0x3e	; 62
    604c:	ef 96       	adiw	r28, 0x3f	; 63
    604e:	df ac       	ldd	r13, Y+63	; 0x3f
    6050:	ef 97       	sbiw	r28, 0x3f	; 63
    6052:	c1 58       	subi	r28, 0x81	; 129
    6054:	df 4f       	sbci	r29, 0xFF	; 255
    6056:	e8 80       	ld	r14, Y
    6058:	cf 57       	subi	r28, 0x7F	; 127
    605a:	d0 40       	sbci	r29, 0x00	; 0
    605c:	c0 58       	subi	r28, 0x80	; 128
    605e:	df 4f       	sbci	r29, 0xFF	; 255
    6060:	f8 80       	ld	r15, Y
    6062:	c0 58       	subi	r28, 0x80	; 128
    6064:	d0 40       	sbci	r29, 0x00	; 0
    6066:	28 2d       	mov	r18, r8
    6068:	39 2d       	mov	r19, r9
    606a:	4a 2d       	mov	r20, r10
    606c:	5b 2d       	mov	r21, r11
    606e:	6c 2d       	mov	r22, r12
    6070:	7d 2d       	mov	r23, r13
    6072:	8e 2d       	mov	r24, r14
    6074:	9f 2d       	mov	r25, r15
    6076:	02 e0       	ldi	r16, 0x02	; 2
    6078:	0f 94 80 2e 	call	0x25d00	; 0x25d00 <__ashldi3>
    607c:	cf 57       	subi	r28, 0x7F	; 127
    607e:	df 4f       	sbci	r29, 0xFF	; 255
    6080:	28 83       	st	Y, r18
    6082:	c1 58       	subi	r28, 0x81	; 129
    6084:	d0 40       	sbci	r29, 0x00	; 0
    6086:	ce 57       	subi	r28, 0x7E	; 126
    6088:	df 4f       	sbci	r29, 0xFF	; 255
    608a:	38 83       	st	Y, r19
    608c:	c2 58       	subi	r28, 0x82	; 130
    608e:	d0 40       	sbci	r29, 0x00	; 0
    6090:	cd 57       	subi	r28, 0x7D	; 125
    6092:	df 4f       	sbci	r29, 0xFF	; 255
    6094:	48 83       	st	Y, r20
    6096:	c3 58       	subi	r28, 0x83	; 131
    6098:	d0 40       	sbci	r29, 0x00	; 0
    609a:	cc 57       	subi	r28, 0x7C	; 124
    609c:	df 4f       	sbci	r29, 0xFF	; 255
    609e:	58 83       	st	Y, r21
    60a0:	c4 58       	subi	r28, 0x84	; 132
    60a2:	d0 40       	sbci	r29, 0x00	; 0
    60a4:	cb 57       	subi	r28, 0x7B	; 123
    60a6:	df 4f       	sbci	r29, 0xFF	; 255
    60a8:	68 83       	st	Y, r22
    60aa:	c5 58       	subi	r28, 0x85	; 133
    60ac:	d0 40       	sbci	r29, 0x00	; 0
    60ae:	ca 57       	subi	r28, 0x7A	; 122
    60b0:	df 4f       	sbci	r29, 0xFF	; 255
    60b2:	78 83       	st	Y, r23
    60b4:	c6 58       	subi	r28, 0x86	; 134
    60b6:	d0 40       	sbci	r29, 0x00	; 0
    60b8:	c9 57       	subi	r28, 0x79	; 121
    60ba:	df 4f       	sbci	r29, 0xFF	; 255
    60bc:	88 83       	st	Y, r24
    60be:	c7 58       	subi	r28, 0x87	; 135
    60c0:	d0 40       	sbci	r29, 0x00	; 0
    60c2:	c8 57       	subi	r28, 0x78	; 120
    60c4:	df 4f       	sbci	r29, 0xFF	; 255
    60c6:	98 83       	st	Y, r25
    60c8:	c8 58       	subi	r28, 0x88	; 136
    60ca:	d0 40       	sbci	r29, 0x00	; 0
    60cc:	28 2d       	mov	r18, r8
    60ce:	39 2d       	mov	r19, r9
    60d0:	4a 2d       	mov	r20, r10
    60d2:	5b 2d       	mov	r21, r11
    60d4:	6c 2d       	mov	r22, r12
    60d6:	7d 2d       	mov	r23, r13
    60d8:	8e 2d       	mov	r24, r14
    60da:	9f 2d       	mov	r25, r15
    60dc:	cf 57       	subi	r28, 0x7F	; 127
    60de:	df 4f       	sbci	r29, 0xFF	; 255
    60e0:	a8 80       	ld	r10, Y
    60e2:	c1 58       	subi	r28, 0x81	; 129
    60e4:	d0 40       	sbci	r29, 0x00	; 0
    60e6:	ce 57       	subi	r28, 0x7E	; 126
    60e8:	df 4f       	sbci	r29, 0xFF	; 255
    60ea:	b8 80       	ld	r11, Y
    60ec:	c2 58       	subi	r28, 0x82	; 130
    60ee:	d0 40       	sbci	r29, 0x00	; 0
    60f0:	cd 57       	subi	r28, 0x7D	; 125
    60f2:	df 4f       	sbci	r29, 0xFF	; 255
    60f4:	c8 80       	ld	r12, Y
    60f6:	c3 58       	subi	r28, 0x83	; 131
    60f8:	d0 40       	sbci	r29, 0x00	; 0
    60fa:	cc 57       	subi	r28, 0x7C	; 124
    60fc:	df 4f       	sbci	r29, 0xFF	; 255
    60fe:	d8 80       	ld	r13, Y
    6100:	c4 58       	subi	r28, 0x84	; 132
    6102:	d0 40       	sbci	r29, 0x00	; 0
    6104:	cb 57       	subi	r28, 0x7B	; 123
    6106:	df 4f       	sbci	r29, 0xFF	; 255
    6108:	e8 80       	ld	r14, Y
    610a:	c5 58       	subi	r28, 0x85	; 133
    610c:	d0 40       	sbci	r29, 0x00	; 0
    610e:	ca 57       	subi	r28, 0x7A	; 122
    6110:	df 4f       	sbci	r29, 0xFF	; 255
    6112:	f8 80       	ld	r15, Y
    6114:	c6 58       	subi	r28, 0x86	; 134
    6116:	d0 40       	sbci	r29, 0x00	; 0
    6118:	c9 57       	subi	r28, 0x79	; 121
    611a:	df 4f       	sbci	r29, 0xFF	; 255
    611c:	08 81       	ld	r16, Y
    611e:	c7 58       	subi	r28, 0x87	; 135
    6120:	d0 40       	sbci	r29, 0x00	; 0
    6122:	c8 57       	subi	r28, 0x78	; 120
    6124:	df 4f       	sbci	r29, 0xFF	; 255
    6126:	18 81       	ld	r17, Y
    6128:	c8 58       	subi	r28, 0x88	; 136
    612a:	d0 40       	sbci	r29, 0x00	; 0
    612c:	0f 94 b7 2e 	call	0x25d6e	; 0x25d6e <__adddi3>
    6130:	82 2e       	mov	r8, r18
    6132:	93 2e       	mov	r9, r19
    6134:	a4 2e       	mov	r10, r20
    6136:	b5 2e       	mov	r11, r21
    6138:	c6 2e       	mov	r12, r22
    613a:	d7 2e       	mov	r13, r23
    613c:	e8 2e       	mov	r14, r24
    613e:	f9 2e       	mov	r15, r25
    6140:	28 2d       	mov	r18, r8
    6142:	39 2d       	mov	r19, r9
    6144:	4a 2d       	mov	r20, r10
    6146:	5b 2d       	mov	r21, r11
    6148:	6c 2d       	mov	r22, r12
    614a:	7d 2d       	mov	r23, r13
    614c:	8e 2d       	mov	r24, r14
    614e:	9f 2d       	mov	r25, r15
    6150:	02 e0       	ldi	r16, 0x02	; 2
    6152:	0f 94 80 2e 	call	0x25d00	; 0x25d00 <__ashldi3>
    6156:	c7 57       	subi	r28, 0x77	; 119
    6158:	df 4f       	sbci	r29, 0xFF	; 255
    615a:	28 83       	st	Y, r18
    615c:	c9 58       	subi	r28, 0x89	; 137
    615e:	d0 40       	sbci	r29, 0x00	; 0
    6160:	c6 57       	subi	r28, 0x76	; 118
    6162:	df 4f       	sbci	r29, 0xFF	; 255
    6164:	38 83       	st	Y, r19
    6166:	ca 58       	subi	r28, 0x8A	; 138
    6168:	d0 40       	sbci	r29, 0x00	; 0
    616a:	c5 57       	subi	r28, 0x75	; 117
    616c:	df 4f       	sbci	r29, 0xFF	; 255
    616e:	48 83       	st	Y, r20
    6170:	cb 58       	subi	r28, 0x8B	; 139
    6172:	d0 40       	sbci	r29, 0x00	; 0
    6174:	c4 57       	subi	r28, 0x74	; 116
    6176:	df 4f       	sbci	r29, 0xFF	; 255
    6178:	58 83       	st	Y, r21
    617a:	cc 58       	subi	r28, 0x8C	; 140
    617c:	d0 40       	sbci	r29, 0x00	; 0
    617e:	c3 57       	subi	r28, 0x73	; 115
    6180:	df 4f       	sbci	r29, 0xFF	; 255
    6182:	68 83       	st	Y, r22
    6184:	cd 58       	subi	r28, 0x8D	; 141
    6186:	d0 40       	sbci	r29, 0x00	; 0
    6188:	c2 57       	subi	r28, 0x72	; 114
    618a:	df 4f       	sbci	r29, 0xFF	; 255
    618c:	78 83       	st	Y, r23
    618e:	ce 58       	subi	r28, 0x8E	; 142
    6190:	d0 40       	sbci	r29, 0x00	; 0
    6192:	c1 57       	subi	r28, 0x71	; 113
    6194:	df 4f       	sbci	r29, 0xFF	; 255
    6196:	88 83       	st	Y, r24
    6198:	cf 58       	subi	r28, 0x8F	; 143
    619a:	d0 40       	sbci	r29, 0x00	; 0
    619c:	c0 57       	subi	r28, 0x70	; 112
    619e:	df 4f       	sbci	r29, 0xFF	; 255
    61a0:	98 83       	st	Y, r25
    61a2:	c0 59       	subi	r28, 0x90	; 144
    61a4:	d0 40       	sbci	r29, 0x00	; 0
    61a6:	28 2d       	mov	r18, r8
    61a8:	39 2d       	mov	r19, r9
    61aa:	4a 2d       	mov	r20, r10
    61ac:	5b 2d       	mov	r21, r11
    61ae:	6c 2d       	mov	r22, r12
    61b0:	7d 2d       	mov	r23, r13
    61b2:	8e 2d       	mov	r24, r14
    61b4:	9f 2d       	mov	r25, r15
    61b6:	c7 57       	subi	r28, 0x77	; 119
    61b8:	df 4f       	sbci	r29, 0xFF	; 255
    61ba:	a8 80       	ld	r10, Y
    61bc:	c9 58       	subi	r28, 0x89	; 137
    61be:	d0 40       	sbci	r29, 0x00	; 0
    61c0:	c6 57       	subi	r28, 0x76	; 118
    61c2:	df 4f       	sbci	r29, 0xFF	; 255
    61c4:	b8 80       	ld	r11, Y
    61c6:	ca 58       	subi	r28, 0x8A	; 138
    61c8:	d0 40       	sbci	r29, 0x00	; 0
    61ca:	c5 57       	subi	r28, 0x75	; 117
    61cc:	df 4f       	sbci	r29, 0xFF	; 255
    61ce:	c8 80       	ld	r12, Y
    61d0:	cb 58       	subi	r28, 0x8B	; 139
    61d2:	d0 40       	sbci	r29, 0x00	; 0
    61d4:	c4 57       	subi	r28, 0x74	; 116
    61d6:	df 4f       	sbci	r29, 0xFF	; 255
    61d8:	d8 80       	ld	r13, Y
    61da:	cc 58       	subi	r28, 0x8C	; 140
    61dc:	d0 40       	sbci	r29, 0x00	; 0
    61de:	c3 57       	subi	r28, 0x73	; 115
    61e0:	df 4f       	sbci	r29, 0xFF	; 255
    61e2:	e8 80       	ld	r14, Y
    61e4:	cd 58       	subi	r28, 0x8D	; 141
    61e6:	d0 40       	sbci	r29, 0x00	; 0
    61e8:	c2 57       	subi	r28, 0x72	; 114
    61ea:	df 4f       	sbci	r29, 0xFF	; 255
    61ec:	f8 80       	ld	r15, Y
    61ee:	ce 58       	subi	r28, 0x8E	; 142
    61f0:	d0 40       	sbci	r29, 0x00	; 0
    61f2:	c1 57       	subi	r28, 0x71	; 113
    61f4:	df 4f       	sbci	r29, 0xFF	; 255
    61f6:	08 81       	ld	r16, Y
    61f8:	cf 58       	subi	r28, 0x8F	; 143
    61fa:	d0 40       	sbci	r29, 0x00	; 0
    61fc:	c0 57       	subi	r28, 0x70	; 112
    61fe:	df 4f       	sbci	r29, 0xFF	; 255
    6200:	18 81       	ld	r17, Y
    6202:	c0 59       	subi	r28, 0x90	; 144
    6204:	d0 40       	sbci	r29, 0x00	; 0
    6206:	0f 94 b7 2e 	call	0x25d6e	; 0x25d6e <__adddi3>
    620a:	22 2e       	mov	r2, r18
    620c:	33 2e       	mov	r3, r19
    620e:	44 2e       	mov	r4, r20
    6210:	55 2e       	mov	r5, r21
    6212:	66 2e       	mov	r6, r22
    6214:	77 2e       	mov	r7, r23
    6216:	88 2e       	mov	r8, r24
    6218:	99 2e       	mov	r9, r25
    621a:	0f 2e       	mov	r0, r31
    621c:	f6 e0       	ldi	r31, 0x06	; 6
    621e:	af 2e       	mov	r10, r31
    6220:	f0 2d       	mov	r31, r0
    6222:	b1 2c       	mov	r11, r1
    6224:	c1 2c       	mov	r12, r1
    6226:	d1 2c       	mov	r13, r1
    6228:	e1 2c       	mov	r14, r1
    622a:	f1 2c       	mov	r15, r1
    622c:	00 e0       	ldi	r16, 0x00	; 0
    622e:	10 e0       	ldi	r17, 0x00	; 0
    6230:	22 2d       	mov	r18, r2
    6232:	33 2d       	mov	r19, r3
    6234:	44 2d       	mov	r20, r4
    6236:	55 2d       	mov	r21, r5
    6238:	66 2d       	mov	r22, r6
    623a:	77 2d       	mov	r23, r7
    623c:	88 2d       	mov	r24, r8
    623e:	99 2d       	mov	r25, r9
    6240:	0f 94 e3 2d 	call	0x25bc6	; 0x25bc6 <__udivdi3>
    6244:	22 2e       	mov	r2, r18
    6246:	33 2e       	mov	r3, r19
    6248:	44 2e       	mov	r4, r20
    624a:	55 2e       	mov	r5, r21
    624c:	66 2e       	mov	r6, r22
    624e:	77 2e       	mov	r7, r23
    6250:	88 2e       	mov	r8, r24
    6252:	99 2e       	mov	r9, r25
    6254:	a2 2c       	mov	r10, r2
    6256:	b3 2c       	mov	r11, r3
    6258:	c4 2c       	mov	r12, r4
    625a:	d5 2c       	mov	r13, r5
    625c:	e6 2c       	mov	r14, r6
    625e:	f7 2c       	mov	r15, r7
    6260:	08 2d       	mov	r16, r8
    6262:	19 2d       	mov	r17, r9
    6264:	2a 2d       	mov	r18, r10
    6266:	3b 2d       	mov	r19, r11
    6268:	4c 2d       	mov	r20, r12
    626a:	5d 2d       	mov	r21, r13
    626c:	6e 2d       	mov	r22, r14
    626e:	7f 2d       	mov	r23, r15
    6270:	80 2f       	mov	r24, r16
    6272:	91 2f       	mov	r25, r17
    6274:	29 51       	subi	r18, 0x19	; 25
    6276:	3c 4f       	sbci	r19, 0xFC	; 252
    6278:	4f 4f       	sbci	r20, 0xFF	; 255
    627a:	5f 4f       	sbci	r21, 0xFF	; 255
    627c:	6f 4f       	sbci	r22, 0xFF	; 255
    627e:	7f 4f       	sbci	r23, 0xFF	; 255
    6280:	8f 4f       	sbci	r24, 0xFF	; 255
    6282:	9f 4f       	sbci	r25, 0xFF	; 255
    6284:	a2 2e       	mov	r10, r18
    6286:	b3 2e       	mov	r11, r19
    6288:	c4 2e       	mov	r12, r20
    628a:	d5 2e       	mov	r13, r21
    628c:	e6 2e       	mov	r14, r22
    628e:	f7 2e       	mov	r15, r23
    6290:	08 2f       	mov	r16, r24
    6292:	19 2f       	mov	r17, r25
    6294:	2a 2d       	mov	r18, r10
    6296:	3b 2d       	mov	r19, r11
    6298:	4c 2d       	mov	r20, r12
    629a:	5d 2d       	mov	r21, r13
    629c:	6e 2d       	mov	r22, r14
    629e:	7f 2d       	mov	r23, r15
    62a0:	80 2f       	mov	r24, r16
    62a2:	91 2f       	mov	r25, r17
    62a4:	0f 94 24 26 	call	0x24c48	; 0x24c48 <__floatundisf>
    62a8:	dc 01       	movw	r26, r24
    62aa:	cb 01       	movw	r24, r22
    62ac:	20 e0       	ldi	r18, 0x00	; 0
    62ae:	30 e0       	ldi	r19, 0x00	; 0
    62b0:	4a e7       	ldi	r20, 0x7A	; 122
    62b2:	54 e4       	ldi	r21, 0x44	; 68
    62b4:	bc 01       	movw	r22, r24
    62b6:	cd 01       	movw	r24, r26
    62b8:	0f 94 14 25 	call	0x24a28	; 0x24a28 <__divsf3>
    62bc:	dc 01       	movw	r26, r24
    62be:	cb 01       	movw	r24, r22
    62c0:	bc 01       	movw	r22, r24
    62c2:	cd 01       	movw	r24, r26
    62c4:	0f 94 81 25 	call	0x24b02	; 0x24b02 <__fixunssfdi>
    62c8:	a2 2e       	mov	r10, r18
    62ca:	b3 2e       	mov	r11, r19
    62cc:	c4 2e       	mov	r12, r20
    62ce:	d5 2e       	mov	r13, r21
    62d0:	e6 2e       	mov	r14, r22
    62d2:	f7 2e       	mov	r15, r23
    62d4:	08 2f       	mov	r16, r24
    62d6:	19 2f       	mov	r17, r25
    62d8:	d6 01       	movw	r26, r12
    62da:	c5 01       	movw	r24, r10
    62dc:	bc 01       	movw	r22, r24
    62de:	cd 01       	movw	r24, r26
    62e0:	0e 94 61 1f 	call	0x3ec2	; 0x3ec2 <__portable_avr_delay_cycles>
				ioport_set_pin_level(GSM_RTS1_DRV,			LOW);	// Serial line ready
    62e4:	60 e0       	ldi	r22, 0x00	; 0
    62e6:	8f e2       	ldi	r24, 0x2F	; 47
    62e8:	0e 94 19 20 	call	0x4032	; 0x4032 <ioport_set_pin_level>
				delay_ms(1);
    62ec:	0e 94 55 1f 	call	0x3eaa	; 0x3eaa <sysclk_get_cpu_hz>
    62f0:	dc 01       	movw	r26, r24
    62f2:	cb 01       	movw	r24, r22
    62f4:	1c 01       	movw	r2, r24
    62f6:	2d 01       	movw	r4, r26
    62f8:	61 2c       	mov	r6, r1
    62fa:	71 2c       	mov	r7, r1
    62fc:	43 01       	movw	r8, r6
    62fe:	0f 2e       	mov	r0, r31
    6300:	f6 e0       	ldi	r31, 0x06	; 6
    6302:	af 2e       	mov	r10, r31
    6304:	f0 2d       	mov	r31, r0
    6306:	b1 2c       	mov	r11, r1
    6308:	c1 2c       	mov	r12, r1
    630a:	d1 2c       	mov	r13, r1
    630c:	e1 2c       	mov	r14, r1
    630e:	f1 2c       	mov	r15, r1
    6310:	00 e0       	ldi	r16, 0x00	; 0
    6312:	10 e0       	ldi	r17, 0x00	; 0
    6314:	22 2d       	mov	r18, r2
    6316:	33 2d       	mov	r19, r3
    6318:	44 2d       	mov	r20, r4
    631a:	55 2d       	mov	r21, r5
    631c:	66 2d       	mov	r22, r6
    631e:	77 2d       	mov	r23, r7
    6320:	88 2d       	mov	r24, r8
    6322:	99 2d       	mov	r25, r9
    6324:	0f 94 e3 2d 	call	0x25bc6	; 0x25bc6 <__udivdi3>
    6328:	22 2e       	mov	r2, r18
    632a:	33 2e       	mov	r3, r19
    632c:	44 2e       	mov	r4, r20
    632e:	55 2e       	mov	r5, r21
    6330:	66 2e       	mov	r6, r22
    6332:	77 2e       	mov	r7, r23
    6334:	88 2e       	mov	r8, r24
    6336:	99 2e       	mov	r9, r25
    6338:	a2 2c       	mov	r10, r2
    633a:	b3 2c       	mov	r11, r3
    633c:	c4 2c       	mov	r12, r4
    633e:	d5 2c       	mov	r13, r5
    6340:	e6 2c       	mov	r14, r6
    6342:	f7 2c       	mov	r15, r7
    6344:	08 2d       	mov	r16, r8
    6346:	19 2d       	mov	r17, r9
    6348:	2a 2d       	mov	r18, r10
    634a:	3b 2d       	mov	r19, r11
    634c:	4c 2d       	mov	r20, r12
    634e:	5d 2d       	mov	r21, r13
    6350:	6e 2d       	mov	r22, r14
    6352:	7f 2d       	mov	r23, r15
    6354:	80 2f       	mov	r24, r16
    6356:	91 2f       	mov	r25, r17
    6358:	29 51       	subi	r18, 0x19	; 25
    635a:	3c 4f       	sbci	r19, 0xFC	; 252
    635c:	4f 4f       	sbci	r20, 0xFF	; 255
    635e:	5f 4f       	sbci	r21, 0xFF	; 255
    6360:	6f 4f       	sbci	r22, 0xFF	; 255
    6362:	7f 4f       	sbci	r23, 0xFF	; 255
    6364:	8f 4f       	sbci	r24, 0xFF	; 255
    6366:	9f 4f       	sbci	r25, 0xFF	; 255
    6368:	a2 2e       	mov	r10, r18
    636a:	b3 2e       	mov	r11, r19
    636c:	c4 2e       	mov	r12, r20
    636e:	d5 2e       	mov	r13, r21
    6370:	e6 2e       	mov	r14, r22
    6372:	f7 2e       	mov	r15, r23
    6374:	08 2f       	mov	r16, r24
    6376:	19 2f       	mov	r17, r25
    6378:	2a 2d       	mov	r18, r10
    637a:	3b 2d       	mov	r19, r11
    637c:	4c 2d       	mov	r20, r12
    637e:	5d 2d       	mov	r21, r13
    6380:	6e 2d       	mov	r22, r14
    6382:	7f 2d       	mov	r23, r15
    6384:	80 2f       	mov	r24, r16
    6386:	91 2f       	mov	r25, r17
    6388:	0f 94 24 26 	call	0x24c48	; 0x24c48 <__floatundisf>
    638c:	dc 01       	movw	r26, r24
    638e:	cb 01       	movw	r24, r22
    6390:	20 e0       	ldi	r18, 0x00	; 0
    6392:	30 e0       	ldi	r19, 0x00	; 0
    6394:	4a e7       	ldi	r20, 0x7A	; 122
    6396:	54 e4       	ldi	r21, 0x44	; 68
    6398:	bc 01       	movw	r22, r24
    639a:	cd 01       	movw	r24, r26
    639c:	0f 94 14 25 	call	0x24a28	; 0x24a28 <__divsf3>
    63a0:	dc 01       	movw	r26, r24
    63a2:	cb 01       	movw	r24, r22
    63a4:	bc 01       	movw	r22, r24
    63a6:	cd 01       	movw	r24, r26
    63a8:	0f 94 81 25 	call	0x24b02	; 0x24b02 <__fixunssfdi>
    63ac:	a2 2e       	mov	r10, r18
    63ae:	b3 2e       	mov	r11, r19
    63b0:	c4 2e       	mov	r12, r20
    63b2:	d5 2e       	mov	r13, r21
    63b4:	e6 2e       	mov	r14, r22
    63b6:	f7 2e       	mov	r15, r23
    63b8:	08 2f       	mov	r16, r24
    63ba:	19 2f       	mov	r17, r25
    63bc:	d6 01       	movw	r26, r12
    63be:	c5 01       	movw	r24, r10
    63c0:	bc 01       	movw	r22, r24
    63c2:	cd 01       	movw	r24, r26
    63c4:	0e 94 61 1f 	call	0x3ec2	; 0x3ec2 <__portable_avr_delay_cycles>
			}
		}
	}
    63c8:	d7 c9       	rjmp	.-3154   	; 0x5778 <serial_start+0x882>
				cpu_irq_restore(flags);
			}

			/* Leave loop when SIM808 responds */
			if (g_prepare_buf[0] && strstr_P(g_prepare_buf, PM_TWI1_UTIL_ONBOARD_SIM808_OK_R))
				break;
    63ca:	00 00       	nop
			}
		}
	}

	/* Set the baud rate to AUTO or fixed rate */
	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_ONBOARD_SIM808_IPR_X, C_USART_SERIAL1_BAUDRATE);
    63cc:	85 e2       	ldi	r24, 0x25	; 37
    63ce:	8f 93       	push	r24
    63d0:	80 e8       	ldi	r24, 0x80	; 128
    63d2:	8f 93       	push	r24
    63d4:	89 ee       	ldi	r24, 0xE9	; 233
    63d6:	95 e0       	ldi	r25, 0x05	; 5
    63d8:	89 2f       	mov	r24, r25
    63da:	8f 93       	push	r24
    63dc:	89 ee       	ldi	r24, 0xE9	; 233
    63de:	95 e0       	ldi	r25, 0x05	; 5
    63e0:	8f 93       	push	r24
    63e2:	1f 92       	push	r1
    63e4:	80 e8       	ldi	r24, 0x80	; 128
    63e6:	8f 93       	push	r24
    63e8:	83 e0       	ldi	r24, 0x03	; 3
    63ea:	9c e2       	ldi	r25, 0x2C	; 44
    63ec:	89 2f       	mov	r24, r25
    63ee:	8f 93       	push	r24
    63f0:	83 e0       	ldi	r24, 0x03	; 3
    63f2:	9c e2       	ldi	r25, 0x2C	; 44
    63f4:	8f 93       	push	r24
    63f6:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
    63fa:	2d b7       	in	r18, 0x3d	; 61
    63fc:	3e b7       	in	r19, 0x3e	; 62
    63fe:	28 5f       	subi	r18, 0xF8	; 248
    6400:	3f 4f       	sbci	r19, 0xFF	; 255
    6402:	cd bf       	out	0x3d, r28	; 61
    6404:	de bf       	out	0x3e, r29	; 62
    6406:	8e 8b       	std	Y+22, r24	; 0x16
    6408:	9f 8b       	std	Y+23, r25	; 0x17
	serial_sim808_sendAndResponse(g_prepare_buf, len);
    640a:	8e 89       	ldd	r24, Y+22	; 0x16
    640c:	68 2f       	mov	r22, r24
    640e:	83 e0       	ldi	r24, 0x03	; 3
    6410:	9c e2       	ldi	r25, 0x2C	; 44
    6412:	0e 94 43 22 	call	0x4486	; 0x4486 <serial_sim808_sendAndResponse>

	/* Set handshaking of both directions to hardware CTS/RTS */
	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_ONBOARD_SIM808_IFC_XX, 2, 2);
    6416:	1f 92       	push	r1
    6418:	82 e0       	ldi	r24, 0x02	; 2
    641a:	8f 93       	push	r24
    641c:	1f 92       	push	r1
    641e:	82 e0       	ldi	r24, 0x02	; 2
    6420:	8f 93       	push	r24
    6422:	86 ef       	ldi	r24, 0xF6	; 246
    6424:	95 e0       	ldi	r25, 0x05	; 5
    6426:	89 2f       	mov	r24, r25
    6428:	8f 93       	push	r24
    642a:	86 ef       	ldi	r24, 0xF6	; 246
    642c:	95 e0       	ldi	r25, 0x05	; 5
    642e:	8f 93       	push	r24
    6430:	1f 92       	push	r1
    6432:	80 e8       	ldi	r24, 0x80	; 128
    6434:	8f 93       	push	r24
    6436:	83 e0       	ldi	r24, 0x03	; 3
    6438:	9c e2       	ldi	r25, 0x2C	; 44
    643a:	89 2f       	mov	r24, r25
    643c:	8f 93       	push	r24
    643e:	83 e0       	ldi	r24, 0x03	; 3
    6440:	9c e2       	ldi	r25, 0x2C	; 44
    6442:	8f 93       	push	r24
    6444:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
    6448:	4d b7       	in	r20, 0x3d	; 61
    644a:	5e b7       	in	r21, 0x3e	; 62
    644c:	46 5f       	subi	r20, 0xF6	; 246
    644e:	5f 4f       	sbci	r21, 0xFF	; 255
    6450:	cd bf       	out	0x3d, r28	; 61
    6452:	de bf       	out	0x3e, r29	; 62
    6454:	8e 8b       	std	Y+22, r24	; 0x16
    6456:	9f 8b       	std	Y+23, r25	; 0x17
	serial_sim808_sendAndResponse(g_prepare_buf, len);
    6458:	8e 89       	ldd	r24, Y+22	; 0x16
    645a:	68 2f       	mov	r22, r24
    645c:	83 e0       	ldi	r24, 0x03	; 3
    645e:	9c e2       	ldi	r25, 0x2C	; 44
    6460:	0e 94 43 22 	call	0x4486	; 0x4486 <serial_sim808_sendAndResponse>

	/* Turn of echoing */
	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_ONBOARD_SIM808_ATE_X, 0);
    6464:	1f 92       	push	r1
    6466:	1f 92       	push	r1
    6468:	85 e0       	ldi	r24, 0x05	; 5
    646a:	96 e0       	ldi	r25, 0x06	; 6
    646c:	89 2f       	mov	r24, r25
    646e:	8f 93       	push	r24
    6470:	85 e0       	ldi	r24, 0x05	; 5
    6472:	96 e0       	ldi	r25, 0x06	; 6
    6474:	8f 93       	push	r24
    6476:	1f 92       	push	r1
    6478:	80 e8       	ldi	r24, 0x80	; 128
    647a:	8f 93       	push	r24
    647c:	83 e0       	ldi	r24, 0x03	; 3
    647e:	9c e2       	ldi	r25, 0x2C	; 44
    6480:	89 2f       	mov	r24, r25
    6482:	8f 93       	push	r24
    6484:	83 e0       	ldi	r24, 0x03	; 3
    6486:	9c e2       	ldi	r25, 0x2C	; 44
    6488:	8f 93       	push	r24
    648a:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
    648e:	6d b7       	in	r22, 0x3d	; 61
    6490:	7e b7       	in	r23, 0x3e	; 62
    6492:	68 5f       	subi	r22, 0xF8	; 248
    6494:	7f 4f       	sbci	r23, 0xFF	; 255
    6496:	cd bf       	out	0x3d, r28	; 61
    6498:	de bf       	out	0x3e, r29	; 62
    649a:	8e 8b       	std	Y+22, r24	; 0x16
    649c:	9f 8b       	std	Y+23, r25	; 0x17
	serial_sim808_sendAndResponse(g_prepare_buf, len);
    649e:	8e 89       	ldd	r24, Y+22	; 0x16
    64a0:	68 2f       	mov	r22, r24
    64a2:	83 e0       	ldi	r24, 0x03	; 3
    64a4:	9c e2       	ldi	r25, 0x2C	; 44
    64a6:	0e 94 43 22 	call	0x4486	; 0x4486 <serial_sim808_sendAndResponse>

	/* Turn on error descriptions */
	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_ONBOARD_SIM808_CMEE_X, 2);
    64aa:	1f 92       	push	r1
    64ac:	82 e0       	ldi	r24, 0x02	; 2
    64ae:	8f 93       	push	r24
    64b0:	8d e0       	ldi	r24, 0x0D	; 13
    64b2:	96 e0       	ldi	r25, 0x06	; 6
    64b4:	89 2f       	mov	r24, r25
    64b6:	8f 93       	push	r24
    64b8:	8d e0       	ldi	r24, 0x0D	; 13
    64ba:	96 e0       	ldi	r25, 0x06	; 6
    64bc:	8f 93       	push	r24
    64be:	1f 92       	push	r1
    64c0:	80 e8       	ldi	r24, 0x80	; 128
    64c2:	8f 93       	push	r24
    64c4:	83 e0       	ldi	r24, 0x03	; 3
    64c6:	9c e2       	ldi	r25, 0x2C	; 44
    64c8:	89 2f       	mov	r24, r25
    64ca:	8f 93       	push	r24
    64cc:	83 e0       	ldi	r24, 0x03	; 3
    64ce:	9c e2       	ldi	r25, 0x2C	; 44
    64d0:	8f 93       	push	r24
    64d2:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
    64d6:	ed b7       	in	r30, 0x3d	; 61
    64d8:	fe b7       	in	r31, 0x3e	; 62
    64da:	38 96       	adiw	r30, 0x08	; 8
    64dc:	cd bf       	out	0x3d, r28	; 61
    64de:	de bf       	out	0x3e, r29	; 62
    64e0:	8e 8b       	std	Y+22, r24	; 0x16
    64e2:	9f 8b       	std	Y+23, r25	; 0x17
	serial_sim808_sendAndResponse(g_prepare_buf, len);
    64e4:	8e 89       	ldd	r24, Y+22	; 0x16
    64e6:	68 2f       	mov	r22, r24
    64e8:	83 e0       	ldi	r24, 0x03	; 3
    64ea:	9c e2       	ldi	r25, 0x2C	; 44
    64ec:	0e 94 43 22 	call	0x4486	; 0x4486 <serial_sim808_sendAndResponse>

	/* Turn on registering information */
	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_ONBOARD_SIM808_CREG_X, 2);
    64f0:	1f 92       	push	r1
    64f2:	82 e0       	ldi	r24, 0x02	; 2
    64f4:	8f 93       	push	r24
    64f6:	8a e1       	ldi	r24, 0x1A	; 26
    64f8:	96 e0       	ldi	r25, 0x06	; 6
    64fa:	89 2f       	mov	r24, r25
    64fc:	8f 93       	push	r24
    64fe:	8a e1       	ldi	r24, 0x1A	; 26
    6500:	96 e0       	ldi	r25, 0x06	; 6
    6502:	8f 93       	push	r24
    6504:	1f 92       	push	r1
    6506:	80 e8       	ldi	r24, 0x80	; 128
    6508:	8f 93       	push	r24
    650a:	83 e0       	ldi	r24, 0x03	; 3
    650c:	9c e2       	ldi	r25, 0x2C	; 44
    650e:	89 2f       	mov	r24, r25
    6510:	8f 93       	push	r24
    6512:	83 e0       	ldi	r24, 0x03	; 3
    6514:	9c e2       	ldi	r25, 0x2C	; 44
    6516:	8f 93       	push	r24
    6518:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
    651c:	0d b7       	in	r16, 0x3d	; 61
    651e:	1e b7       	in	r17, 0x3e	; 62
    6520:	08 5f       	subi	r16, 0xF8	; 248
    6522:	1f 4f       	sbci	r17, 0xFF	; 255
    6524:	cd bf       	out	0x3d, r28	; 61
    6526:	de bf       	out	0x3e, r29	; 62
    6528:	8e 8b       	std	Y+22, r24	; 0x16
    652a:	9f 8b       	std	Y+23, r25	; 0x17
	serial_sim808_sendAndResponse(g_prepare_buf, len);
    652c:	8e 89       	ldd	r24, Y+22	; 0x16
    652e:	68 2f       	mov	r22, r24
    6530:	83 e0       	ldi	r24, 0x03	; 3
    6532:	9c e2       	ldi	r25, 0x2C	; 44
    6534:	0e 94 43 22 	call	0x4486	; 0x4486 <serial_sim808_sendAndResponse>

	/* Activation of all functionalities */
	serial_gsm_activation(g_gsm_enable);
    6538:	80 91 49 29 	lds	r24, 0x2949	; 0x802949 <g_gsm_enable>
    653c:	0e 94 ec 22 	call	0x45d8	; 0x45d8 <serial_gsm_activation>
		serial_sim808_sendAndResponse(g_prepare_buf, len);
	}
	#endif

	/* Enable GNSS (GPS, Glonass, ...) and send a position fix request */
	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_ONBOARD_SIM808_GPS_01, 1);
    6540:	1f 92       	push	r1
    6542:	81 e0       	ldi	r24, 0x01	; 1
    6544:	8f 93       	push	r24
    6546:	87 e2       	ldi	r24, 0x27	; 39
    6548:	96 e0       	ldi	r25, 0x06	; 6
    654a:	89 2f       	mov	r24, r25
    654c:	8f 93       	push	r24
    654e:	87 e2       	ldi	r24, 0x27	; 39
    6550:	96 e0       	ldi	r25, 0x06	; 6
    6552:	8f 93       	push	r24
    6554:	1f 92       	push	r1
    6556:	80 e8       	ldi	r24, 0x80	; 128
    6558:	8f 93       	push	r24
    655a:	83 e0       	ldi	r24, 0x03	; 3
    655c:	9c e2       	ldi	r25, 0x2C	; 44
    655e:	89 2f       	mov	r24, r25
    6560:	8f 93       	push	r24
    6562:	83 e0       	ldi	r24, 0x03	; 3
    6564:	9c e2       	ldi	r25, 0x2C	; 44
    6566:	8f 93       	push	r24
    6568:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
    656c:	2d b7       	in	r18, 0x3d	; 61
    656e:	3e b7       	in	r19, 0x3e	; 62
    6570:	28 5f       	subi	r18, 0xF8	; 248
    6572:	3f 4f       	sbci	r19, 0xFF	; 255
    6574:	cd bf       	out	0x3d, r28	; 61
    6576:	de bf       	out	0x3e, r29	; 62
    6578:	8e 8b       	std	Y+22, r24	; 0x16
    657a:	9f 8b       	std	Y+23, r25	; 0x17
	serial_sim808_sendAndResponse(g_prepare_buf, len);
    657c:	8e 89       	ldd	r24, Y+22	; 0x16
    657e:	68 2f       	mov	r22, r24
    6580:	83 e0       	ldi	r24, 0x03	; 3
    6582:	9c e2       	ldi	r25, 0x2C	; 44
    6584:	0e 94 43 22 	call	0x4486	; 0x4486 <serial_sim808_sendAndResponse>
	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_ONBOARD_SIM808_GPS_02);
    6588:	87 e3       	ldi	r24, 0x37	; 55
    658a:	96 e0       	ldi	r25, 0x06	; 6
    658c:	89 2f       	mov	r24, r25
    658e:	8f 93       	push	r24
    6590:	87 e3       	ldi	r24, 0x37	; 55
    6592:	96 e0       	ldi	r25, 0x06	; 6
    6594:	8f 93       	push	r24
    6596:	1f 92       	push	r1
    6598:	80 e8       	ldi	r24, 0x80	; 128
    659a:	8f 93       	push	r24
    659c:	83 e0       	ldi	r24, 0x03	; 3
    659e:	9c e2       	ldi	r25, 0x2C	; 44
    65a0:	89 2f       	mov	r24, r25
    65a2:	8f 93       	push	r24
    65a4:	83 e0       	ldi	r24, 0x03	; 3
    65a6:	9c e2       	ldi	r25, 0x2C	; 44
    65a8:	8f 93       	push	r24
    65aa:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
    65ae:	0f 90       	pop	r0
    65b0:	0f 90       	pop	r0
    65b2:	0f 90       	pop	r0
    65b4:	0f 90       	pop	r0
    65b6:	0f 90       	pop	r0
    65b8:	0f 90       	pop	r0
    65ba:	8e 8b       	std	Y+22, r24	; 0x16
    65bc:	9f 8b       	std	Y+23, r25	; 0x17
	serial_sim808_sendAndResponse(g_prepare_buf, len);
    65be:	8e 89       	ldd	r24, Y+22	; 0x16
    65c0:	68 2f       	mov	r22, r24
    65c2:	83 e0       	ldi	r24, 0x03	; 3
    65c4:	9c e2       	ldi	r25, 0x2C	; 44
    65c6:	0e 94 43 22 	call	0x4486	; 0x4486 <serial_sim808_sendAndResponse>
	}
	#endif


	/* Inform about baud rate match - LCD */
	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_SIM808_INFO_LCD_INITED);
    65ca:	85 e9       	ldi	r24, 0x95	; 149
    65cc:	94 e0       	ldi	r25, 0x04	; 4
    65ce:	89 2f       	mov	r24, r25
    65d0:	8f 93       	push	r24
    65d2:	85 e9       	ldi	r24, 0x95	; 149
    65d4:	94 e0       	ldi	r25, 0x04	; 4
    65d6:	8f 93       	push	r24
    65d8:	1f 92       	push	r1
    65da:	80 e8       	ldi	r24, 0x80	; 128
    65dc:	8f 93       	push	r24
    65de:	83 e0       	ldi	r24, 0x03	; 3
    65e0:	9c e2       	ldi	r25, 0x2C	; 44
    65e2:	89 2f       	mov	r24, r25
    65e4:	8f 93       	push	r24
    65e6:	83 e0       	ldi	r24, 0x03	; 3
    65e8:	9c e2       	ldi	r25, 0x2C	; 44
    65ea:	8f 93       	push	r24
    65ec:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
    65f0:	0f 90       	pop	r0
    65f2:	0f 90       	pop	r0
    65f4:	0f 90       	pop	r0
    65f6:	0f 90       	pop	r0
    65f8:	0f 90       	pop	r0
    65fa:	0f 90       	pop	r0
    65fc:	8e 8b       	std	Y+22, r24	; 0x16
    65fe:	9f 8b       	std	Y+23, r25	; 0x17
	task_twi2_lcd_str(8,  8 * 10, g_prepare_buf);
    6600:	43 e0       	ldi	r20, 0x03	; 3
    6602:	5c e2       	ldi	r21, 0x2C	; 44
    6604:	60 e5       	ldi	r22, 0x50	; 80
    6606:	88 e0       	ldi	r24, 0x08	; 8
    6608:	0e 94 b4 88 	call	0x11168	; 0x11168 <task_twi2_lcd_str>

	/* Inform about baud rate match - USB */
	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_SIM808_INFO_SYNCED);
    660c:	83 e3       	ldi	r24, 0x33	; 51
    660e:	95 e0       	ldi	r25, 0x05	; 5
    6610:	89 2f       	mov	r24, r25
    6612:	8f 93       	push	r24
    6614:	83 e3       	ldi	r24, 0x33	; 51
    6616:	95 e0       	ldi	r25, 0x05	; 5
    6618:	8f 93       	push	r24
    661a:	1f 92       	push	r1
    661c:	80 e8       	ldi	r24, 0x80	; 128
    661e:	8f 93       	push	r24
    6620:	83 e0       	ldi	r24, 0x03	; 3
    6622:	9c e2       	ldi	r25, 0x2C	; 44
    6624:	89 2f       	mov	r24, r25
    6626:	8f 93       	push	r24
    6628:	83 e0       	ldi	r24, 0x03	; 3
    662a:	9c e2       	ldi	r25, 0x2C	; 44
    662c:	8f 93       	push	r24
    662e:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
    6632:	0f 90       	pop	r0
    6634:	0f 90       	pop	r0
    6636:	0f 90       	pop	r0
    6638:	0f 90       	pop	r0
    663a:	0f 90       	pop	r0
    663c:	0f 90       	pop	r0
    663e:	8e 8b       	std	Y+22, r24	; 0x16
    6640:	9f 8b       	std	Y+23, r25	; 0x17
	udi_write_tx_buf(g_prepare_buf, len, false);
    6642:	8e 89       	ldd	r24, Y+22	; 0x16
    6644:	40 e0       	ldi	r20, 0x00	; 0
    6646:	68 2f       	mov	r22, r24
    6648:	83 e0       	ldi	r24, 0x03	; 3
    664a:	9c e2       	ldi	r25, 0x2C	; 44
    664c:	e3 d7       	rcall	.+4038   	; 0x7614 <udi_write_tx_buf>
}
    664e:	00 00       	nop
    6650:	c0 57       	subi	r28, 0x70	; 112
    6652:	df 4f       	sbci	r29, 0xFF	; 255
    6654:	cd bf       	out	0x3d, r28	; 61
    6656:	de bf       	out	0x3e, r29	; 62
    6658:	df 91       	pop	r29
    665a:	cf 91       	pop	r28
    665c:	1f 91       	pop	r17
    665e:	0f 91       	pop	r16
    6660:	ff 90       	pop	r15
    6662:	ef 90       	pop	r14
    6664:	df 90       	pop	r13
    6666:	cf 90       	pop	r12
    6668:	bf 90       	pop	r11
    666a:	af 90       	pop	r10
    666c:	9f 90       	pop	r9
    666e:	8f 90       	pop	r8
    6670:	7f 90       	pop	r7
    6672:	6f 90       	pop	r6
    6674:	5f 90       	pop	r5
    6676:	4f 90       	pop	r4
    6678:	3f 90       	pop	r3
    667a:	2f 90       	pop	r2
    667c:	08 95       	ret

0000667e <serial_gprs_establish>:

void serial_gprs_establish(void)
{
    667e:	cf 93       	push	r28
    6680:	df 93       	push	r29
    6682:	1f 92       	push	r1
    6684:	1f 92       	push	r1
    6686:	cd b7       	in	r28, 0x3d	; 61
    6688:	de b7       	in	r29, 0x3e	; 62
	if (g_gsm_enable && g_gsm_aprs_enable) {
    668a:	80 91 49 29 	lds	r24, 0x2949	; 0x802949 <g_gsm_enable>
    668e:	88 23       	and	r24, r24
    6690:	09 f4       	brne	.+2      	; 0x6694 <serial_gprs_establish+0x16>
    6692:	4e c0       	rjmp	.+156    	; 0x6730 <serial_gprs_establish+0xb2>
    6694:	80 91 4a 29 	lds	r24, 0x294A	; 0x80294a <g_gsm_aprs_enable>
    6698:	88 23       	and	r24, r24
    669a:	09 f4       	brne	.+2      	; 0x669e <serial_gprs_establish+0x20>
    669c:	49 c0       	rjmp	.+146    	; 0x6730 <serial_gprs_establish+0xb2>
		int len;

		/* LCD information */
		len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_SIM808_INFO_LCD_WAIT);
    669e:	80 eb       	ldi	r24, 0xB0	; 176
    66a0:	94 e0       	ldi	r25, 0x04	; 4
    66a2:	89 2f       	mov	r24, r25
    66a4:	8f 93       	push	r24
    66a6:	80 eb       	ldi	r24, 0xB0	; 176
    66a8:	94 e0       	ldi	r25, 0x04	; 4
    66aa:	8f 93       	push	r24
    66ac:	1f 92       	push	r1
    66ae:	80 e8       	ldi	r24, 0x80	; 128
    66b0:	8f 93       	push	r24
    66b2:	83 e0       	ldi	r24, 0x03	; 3
    66b4:	9c e2       	ldi	r25, 0x2C	; 44
    66b6:	89 2f       	mov	r24, r25
    66b8:	8f 93       	push	r24
    66ba:	83 e0       	ldi	r24, 0x03	; 3
    66bc:	9c e2       	ldi	r25, 0x2C	; 44
    66be:	8f 93       	push	r24
    66c0:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
    66c4:	0f 90       	pop	r0
    66c6:	0f 90       	pop	r0
    66c8:	0f 90       	pop	r0
    66ca:	0f 90       	pop	r0
    66cc:	0f 90       	pop	r0
    66ce:	0f 90       	pop	r0
    66d0:	89 83       	std	Y+1, r24	; 0x01
    66d2:	9a 83       	std	Y+2, r25	; 0x02
		task_twi2_lcd_str(8,  9 * 10, g_prepare_buf);
    66d4:	43 e0       	ldi	r20, 0x03	; 3
    66d6:	5c e2       	ldi	r21, 0x2C	; 44
    66d8:	6a e5       	ldi	r22, 0x5A	; 90
    66da:	88 e0       	ldi	r24, 0x08	; 8
    66dc:	0e 94 b4 88 	call	0x11168	; 0x11168 <task_twi2_lcd_str>

		/* USB information */
		len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_SIM808_INFO_WAIT_CONNECT);
    66e0:	87 e5       	ldi	r24, 0x57	; 87
    66e2:	95 e0       	ldi	r25, 0x05	; 5
    66e4:	89 2f       	mov	r24, r25
    66e6:	8f 93       	push	r24
    66e8:	87 e5       	ldi	r24, 0x57	; 87
    66ea:	95 e0       	ldi	r25, 0x05	; 5
    66ec:	8f 93       	push	r24
    66ee:	1f 92       	push	r1
    66f0:	80 e8       	ldi	r24, 0x80	; 128
    66f2:	8f 93       	push	r24
    66f4:	83 e0       	ldi	r24, 0x03	; 3
    66f6:	9c e2       	ldi	r25, 0x2C	; 44
    66f8:	89 2f       	mov	r24, r25
    66fa:	8f 93       	push	r24
    66fc:	83 e0       	ldi	r24, 0x03	; 3
    66fe:	9c e2       	ldi	r25, 0x2C	; 44
    6700:	8f 93       	push	r24
    6702:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
    6706:	0f 90       	pop	r0
    6708:	0f 90       	pop	r0
    670a:	0f 90       	pop	r0
    670c:	0f 90       	pop	r0
    670e:	0f 90       	pop	r0
    6710:	0f 90       	pop	r0
    6712:	89 83       	std	Y+1, r24	; 0x01
    6714:	9a 83       	std	Y+2, r25	; 0x02
		udi_write_tx_buf(g_prepare_buf, len, false);
    6716:	89 81       	ldd	r24, Y+1	; 0x01
    6718:	40 e0       	ldi	r20, 0x00	; 0
    671a:	68 2f       	mov	r22, r24
    671c:	83 e0       	ldi	r24, 0x03	; 3
    671e:	9c e2       	ldi	r25, 0x2C	; 44
    6720:	79 d7       	rcall	.+3826   	; 0x7614 <udi_write_tx_buf>

		/* Establish GPRS connection */
		yield_ms(15000);
    6722:	88 e9       	ldi	r24, 0x98	; 152
    6724:	9a e3       	ldi	r25, 0x3A	; 58
    6726:	0e 94 c6 f0 	call	0x1e18c	; 0x1e18c <yield_ms>
		serial_send_gprs_open();
    672a:	0e 94 0e 23 	call	0x461c	; 0x461c <serial_send_gprs_open>
	udi_write_tx_buf(g_prepare_buf, len, false);
}

void serial_gprs_establish(void)
{
	if (g_gsm_enable && g_gsm_aprs_enable) {
    672e:	02 c0       	rjmp	.+4      	; 0x6734 <serial_gprs_establish+0xb6>
		/* Establish GPRS connection */
		yield_ms(15000);
		serial_send_gprs_open();

	} else {
		g_gsm_aprs_connected = false;
    6730:	10 92 4b 29 	sts	0x294B, r1	; 0x80294b <g_gsm_aprs_connected>
	}
}
    6734:	00 00       	nop
    6736:	0f 90       	pop	r0
    6738:	0f 90       	pop	r0
    673a:	df 91       	pop	r29
    673c:	cf 91       	pop	r28
    673e:	08 95       	ret

00006740 <serial_send_gns_urc>:

void serial_send_gns_urc(uint8_t val)
{
    6740:	cf 93       	push	r28
    6742:	df 93       	push	r29
    6744:	00 d0       	rcall	.+0      	; 0x6746 <serial_send_gns_urc+0x6>
    6746:	cd b7       	in	r28, 0x3d	; 61
    6748:	de b7       	in	r29, 0x3e	; 62
    674a:	8b 83       	std	Y+3, r24	; 0x03
	int len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_ONBOARD_SIM808_GPS_03, val);
    674c:	8b 81       	ldd	r24, Y+3	; 0x03
    674e:	88 2f       	mov	r24, r24
    6750:	90 e0       	ldi	r25, 0x00	; 0
    6752:	29 2f       	mov	r18, r25
    6754:	2f 93       	push	r18
    6756:	8f 93       	push	r24
    6758:	84 e4       	ldi	r24, 0x44	; 68
    675a:	96 e0       	ldi	r25, 0x06	; 6
    675c:	89 2f       	mov	r24, r25
    675e:	8f 93       	push	r24
    6760:	84 e4       	ldi	r24, 0x44	; 68
    6762:	96 e0       	ldi	r25, 0x06	; 6
    6764:	8f 93       	push	r24
    6766:	1f 92       	push	r1
    6768:	80 e8       	ldi	r24, 0x80	; 128
    676a:	8f 93       	push	r24
    676c:	83 e0       	ldi	r24, 0x03	; 3
    676e:	9c e2       	ldi	r25, 0x2C	; 44
    6770:	89 2f       	mov	r24, r25
    6772:	8f 93       	push	r24
    6774:	83 e0       	ldi	r24, 0x03	; 3
    6776:	9c e2       	ldi	r25, 0x2C	; 44
    6778:	8f 93       	push	r24
    677a:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
    677e:	2d b7       	in	r18, 0x3d	; 61
    6780:	3e b7       	in	r19, 0x3e	; 62
    6782:	28 5f       	subi	r18, 0xF8	; 248
    6784:	3f 4f       	sbci	r19, 0xFF	; 255
    6786:	cd bf       	out	0x3d, r28	; 61
    6788:	de bf       	out	0x3e, r29	; 62
    678a:	89 83       	std	Y+1, r24	; 0x01
    678c:	9a 83       	std	Y+2, r25	; 0x02
	serial_sim808_send(g_prepare_buf, len);
    678e:	89 81       	ldd	r24, Y+1	; 0x01
    6790:	68 2f       	mov	r22, r24
    6792:	83 e0       	ldi	r24, 0x03	; 3
    6794:	9c e2       	ldi	r25, 0x2C	; 44
    6796:	0e 94 df 21 	call	0x43be	; 0x43be <serial_sim808_send>
}
    679a:	00 00       	nop
    679c:	23 96       	adiw	r28, 0x03	; 3
    679e:	cd bf       	out	0x3d, r28	; 61
    67a0:	de bf       	out	0x3e, r29	; 62
    67a2:	df 91       	pop	r29
    67a4:	cf 91       	pop	r28
    67a6:	08 95       	ret

000067a8 <serial_filter_inStream>:

static bool serial_filter_inStream(const char* buf, uint16_t len)
{
    67a8:	2f 92       	push	r2
    67aa:	3f 92       	push	r3
    67ac:	4f 92       	push	r4
    67ae:	5f 92       	push	r5
    67b0:	6f 92       	push	r6
    67b2:	7f 92       	push	r7
    67b4:	8f 92       	push	r8
    67b6:	9f 92       	push	r9
    67b8:	af 92       	push	r10
    67ba:	bf 92       	push	r11
    67bc:	cf 92       	push	r12
    67be:	df 92       	push	r13
    67c0:	ef 92       	push	r14
    67c2:	ff 92       	push	r15
    67c4:	0f 93       	push	r16
    67c6:	1f 93       	push	r17
    67c8:	cf 93       	push	r28
    67ca:	df 93       	push	r29
    67cc:	cd b7       	in	r28, 0x3d	; 61
    67ce:	de b7       	in	r29, 0x3e	; 62
    67d0:	cb 54       	subi	r28, 0x4B	; 75
    67d2:	d1 09       	sbc	r29, r1
    67d4:	cd bf       	out	0x3d, r28	; 61
    67d6:	de bf       	out	0x3e, r29	; 62
    67d8:	88 af       	std	Y+56, r24	; 0x38
    67da:	99 af       	std	Y+57, r25	; 0x39
    67dc:	6a af       	std	Y+58, r22	; 0x3a
    67de:	7b af       	std	Y+59, r23	; 0x3b
	/* Sanity check for minimum length */
	if (!len) {
    67e0:	8a ad       	ldd	r24, Y+58	; 0x3a
    67e2:	9b ad       	ldd	r25, Y+59	; 0x3b
    67e4:	89 2b       	or	r24, r25
    67e6:	11 f4       	brne	.+4      	; 0x67ec <serial_filter_inStream+0x44>
		return true;
    67e8:	81 e0       	ldi	r24, 0x01	; 1
    67ea:	97 c5       	rjmp	.+2862   	; 0x731a <serial_filter_inStream+0xb72>
    67ec:	88 ef       	ldi	r24, 0xF8	; 248
    67ee:	96 e0       	ldi	r25, 0x06	; 6
    67f0:	8c a3       	std	Y+36, r24	; 0x24
    67f2:	9d a3       	std	Y+37, r25	; 0x25
static inline size_t strlen_P(const char * s);
#else
extern size_t __strlen_P(const char *) __ATTR_CONST__;  /* internal helper function */
__attribute__((__always_inline__)) static __inline__ size_t strlen_P(const char * s);
static __inline__ size_t strlen_P(const char *s) {
  return __builtin_constant_p(__builtin_strlen(s))
    67f4:	8c a1       	ldd	r24, Y+36	; 0x24
    67f6:	9d a1       	ldd	r25, Y+37	; 0x25
    67f8:	0f 94 4a 31 	call	0x26294	; 0x26294 <__strlen_P>
	}

	/* Check for +UGNSINF sentence reply */
	const int gnsInf_len = strlen_P(PM_TWI1_UTIL_ONBOARD_SIM808_UGNSINF_R);
    67fc:	8e 87       	std	Y+14, r24	; 0x0e
    67fe:	9f 87       	std	Y+15, r25	; 0x0f

	const char* lineEnd_ptr = strchr(buf, '\n');
    6800:	88 ad       	ldd	r24, Y+56	; 0x38
    6802:	99 ad       	ldd	r25, Y+57	; 0x39
    6804:	6a e0       	ldi	r22, 0x0A	; 10
    6806:	70 e0       	ldi	r23, 0x00	; 0
    6808:	0f 94 bb 31 	call	0x26376	; 0x26376 <strchr>
    680c:	88 8b       	std	Y+16, r24	; 0x10
    680e:	99 8b       	std	Y+17, r25	; 0x11
	const int lineEnd_idx = lineEnd_ptr ?  (lineEnd_ptr - buf) : (len - 1);
    6810:	88 89       	ldd	r24, Y+16	; 0x10
    6812:	99 89       	ldd	r25, Y+17	; 0x11
    6814:	89 2b       	or	r24, r25
    6816:	49 f0       	breq	.+18     	; 0x682a <serial_filter_inStream+0x82>
    6818:	28 89       	ldd	r18, Y+16	; 0x10
    681a:	39 89       	ldd	r19, Y+17	; 0x11
    681c:	88 ad       	ldd	r24, Y+56	; 0x38
    681e:	99 ad       	ldd	r25, Y+57	; 0x39
    6820:	a9 01       	movw	r20, r18
    6822:	48 1b       	sub	r20, r24
    6824:	59 0b       	sbc	r21, r25
    6826:	ca 01       	movw	r24, r20
    6828:	03 c0       	rjmp	.+6      	; 0x6830 <serial_filter_inStream+0x88>
    682a:	8a ad       	ldd	r24, Y+58	; 0x3a
    682c:	9b ad       	ldd	r25, Y+59	; 0x3b
    682e:	01 97       	sbiw	r24, 0x01	; 1
    6830:	8a 8b       	std	Y+18, r24	; 0x12
    6832:	9b 8b       	std	Y+19, r25	; 0x13

	const char* gnsInf_ptr = strstr_P(buf, PM_TWI1_UTIL_ONBOARD_SIM808_UGNSINF_R);
    6834:	88 ad       	ldd	r24, Y+56	; 0x38
    6836:	99 ad       	ldd	r25, Y+57	; 0x39
    6838:	68 ef       	ldi	r22, 0xF8	; 248
    683a:	76 e0       	ldi	r23, 0x06	; 6
    683c:	0f 94 84 31 	call	0x26308	; 0x26308 <strstr_P>
    6840:	8c 8b       	std	Y+20, r24	; 0x14
    6842:	9d 8b       	std	Y+21, r25	; 0x15
	const int gnsInf_idx = gnsInf_ptr ?  (gnsInf_ptr - buf) : (len - 1);
    6844:	8c 89       	ldd	r24, Y+20	; 0x14
    6846:	9d 89       	ldd	r25, Y+21	; 0x15
    6848:	89 2b       	or	r24, r25
    684a:	49 f0       	breq	.+18     	; 0x685e <serial_filter_inStream+0xb6>
    684c:	2c 89       	ldd	r18, Y+20	; 0x14
    684e:	3d 89       	ldd	r19, Y+21	; 0x15
    6850:	88 ad       	ldd	r24, Y+56	; 0x38
    6852:	99 ad       	ldd	r25, Y+57	; 0x39
    6854:	f9 01       	movw	r30, r18
    6856:	e8 1b       	sub	r30, r24
    6858:	f9 0b       	sbc	r31, r25
    685a:	cf 01       	movw	r24, r30
    685c:	03 c0       	rjmp	.+6      	; 0x6864 <serial_filter_inStream+0xbc>
    685e:	8a ad       	ldd	r24, Y+58	; 0x3a
    6860:	9b ad       	ldd	r25, Y+59	; 0x3b
    6862:	01 97       	sbiw	r24, 0x01	; 1
    6864:	8e 8b       	std	Y+22, r24	; 0x16
    6866:	9f 8b       	std	Y+23, r25	; 0x17

	const char* rxOk_ptr = strstr_P(buf, PM_TWI1_UTIL_ONBOARD_SIM808_OK_R);
    6868:	88 ad       	ldd	r24, Y+56	; 0x38
    686a:	99 ad       	ldd	r25, Y+57	; 0x39
    686c:	65 ef       	ldi	r22, 0xF5	; 245
    686e:	76 e0       	ldi	r23, 0x06	; 6
    6870:	0f 94 84 31 	call	0x26308	; 0x26308 <strstr_P>
    6874:	88 8f       	std	Y+24, r24	; 0x18
    6876:	99 8f       	std	Y+25, r25	; 0x19
	if (rxOk_ptr) {
    6878:	88 8d       	ldd	r24, Y+24	; 0x18
    687a:	99 8d       	ldd	r25, Y+25	; 0x19
    687c:	89 2b       	or	r24, r25
    687e:	19 f0       	breq	.+6      	; 0x6886 <serial_filter_inStream+0xde>
		g_usart1_rx_OK = true;
    6880:	81 e0       	ldi	r24, 0x01	; 1
    6882:	80 93 04 27 	sts	0x2704, r24	; 0x802704 <g_usart1_rx_OK>
	}

	/* Responders for SIM808 initiated requests/status */
	if (g_gsm_enable && g_gsm_aprs_enable) {
    6886:	80 91 49 29 	lds	r24, 0x2949	; 0x802949 <g_gsm_enable>
    688a:	88 23       	and	r24, r24
    688c:	09 f4       	brne	.+2      	; 0x6890 <serial_filter_inStream+0xe8>
    688e:	5e c0       	rjmp	.+188    	; 0x694c <serial_filter_inStream+0x1a4>
    6890:	80 91 4a 29 	lds	r24, 0x294A	; 0x80294a <g_gsm_aprs_enable>
    6894:	88 23       	and	r24, r24
    6896:	09 f4       	brne	.+2      	; 0x689a <serial_filter_inStream+0xf2>
    6898:	59 c0       	rjmp	.+178    	; 0x694c <serial_filter_inStream+0x1a4>
		if (!strncmp_P((char*)buf, PM_TWI1_UTIL_ONBOARD_SIM808_CREG_R, sizeof(PM_TWI1_UTIL_ONBOARD_SIM808_CREG_R) - 1)) {
    689a:	88 ad       	ldd	r24, Y+56	; 0x38
    689c:	99 ad       	ldd	r25, Y+57	; 0x39
    689e:	47 e0       	ldi	r20, 0x07	; 7
    68a0:	50 e0       	ldi	r21, 0x00	; 0
    68a2:	62 e0       	ldi	r22, 0x02	; 2
    68a4:	77 e0       	ldi	r23, 0x07	; 7
    68a6:	0f 94 6b 31 	call	0x262d6	; 0x262d6 <strncmp_P>
    68aa:	89 2b       	or	r24, r25
    68ac:	d1 f4       	brne	.+52     	; 0x68e2 <serial_filter_inStream+0x13a>
			int val[1] = { 0 };
    68ae:	1e a2       	std	Y+38, r1	; 0x26
    68b0:	1f a2       	std	Y+39, r1	; 0x27
			if (myStringToVar((char*)buf + (sizeof(PM_TWI1_UTIL_ONBOARD_SIM808_CREG_R) - 1), MY_STRING_TO_VAR_INT, NULL, NULL, &(val[0]))) {
    68b2:	88 ad       	ldd	r24, Y+56	; 0x38
    68b4:	99 ad       	ldd	r25, Y+57	; 0x39
    68b6:	07 96       	adiw	r24, 0x07	; 7
    68b8:	9e 01       	movw	r18, r28
    68ba:	2a 5d       	subi	r18, 0xDA	; 218
    68bc:	3f 4f       	sbci	r19, 0xFF	; 255
    68be:	79 01       	movw	r14, r18
    68c0:	00 e0       	ldi	r16, 0x00	; 0
    68c2:	10 e0       	ldi	r17, 0x00	; 0
    68c4:	20 e0       	ldi	r18, 0x00	; 0
    68c6:	30 e0       	ldi	r19, 0x00	; 0
    68c8:	43 e0       	ldi	r20, 0x03	; 3
    68ca:	50 e0       	ldi	r21, 0x00	; 0
    68cc:	60 e0       	ldi	r22, 0x00	; 0
    68ce:	70 e0       	ldi	r23, 0x00	; 0
    68d0:	0e 94 6a da 	call	0x1b4d4	; 0x1b4d4 <myStringToVar>
    68d4:	89 2b       	or	r24, r25
    68d6:	d1 f1       	breq	.+116    	; 0x694c <serial_filter_inStream+0x1a4>
				serial_gsm_rx_creg((uint8_t)val[0]);
    68d8:	8e a1       	ldd	r24, Y+38	; 0x26
    68da:	9f a1       	ldd	r25, Y+39	; 0x27
    68dc:	0e 94 a6 23 	call	0x474c	; 0x474c <serial_gsm_rx_creg>
    68e0:	35 c0       	rjmp	.+106    	; 0x694c <serial_filter_inStream+0x1a4>
			}

		} else if (!strncmp_P((char*)buf, PM_TWI1_UTIL_ONBOARD_SIM808_CGATT_R, sizeof(PM_TWI1_UTIL_ONBOARD_SIM808_CGATT_R) - 1)) {
    68e2:	88 ad       	ldd	r24, Y+56	; 0x38
    68e4:	99 ad       	ldd	r25, Y+57	; 0x39
    68e6:	48 e0       	ldi	r20, 0x08	; 8
    68e8:	50 e0       	ldi	r21, 0x00	; 0
    68ea:	6a e0       	ldi	r22, 0x0A	; 10
    68ec:	77 e0       	ldi	r23, 0x07	; 7
    68ee:	0f 94 6b 31 	call	0x262d6	; 0x262d6 <strncmp_P>
    68f2:	89 2b       	or	r24, r25
    68f4:	d1 f4       	brne	.+52     	; 0x692a <serial_filter_inStream+0x182>
			int val[1] = { 0 };
    68f6:	18 a6       	std	Y+40, r1	; 0x28
    68f8:	19 a6       	std	Y+41, r1	; 0x29
			if (myStringToVar((char*)buf + (sizeof(PM_TWI1_UTIL_ONBOARD_SIM808_CGATT_R) - 1), MY_STRING_TO_VAR_INT, NULL, NULL, &(val[0]))) {
    68fa:	88 ad       	ldd	r24, Y+56	; 0x38
    68fc:	99 ad       	ldd	r25, Y+57	; 0x39
    68fe:	08 96       	adiw	r24, 0x08	; 8
    6900:	9e 01       	movw	r18, r28
    6902:	28 5d       	subi	r18, 0xD8	; 216
    6904:	3f 4f       	sbci	r19, 0xFF	; 255
    6906:	79 01       	movw	r14, r18
    6908:	00 e0       	ldi	r16, 0x00	; 0
    690a:	10 e0       	ldi	r17, 0x00	; 0
    690c:	20 e0       	ldi	r18, 0x00	; 0
    690e:	30 e0       	ldi	r19, 0x00	; 0
    6910:	43 e0       	ldi	r20, 0x03	; 3
    6912:	50 e0       	ldi	r21, 0x00	; 0
    6914:	60 e0       	ldi	r22, 0x00	; 0
    6916:	70 e0       	ldi	r23, 0x00	; 0
    6918:	0e 94 6a da 	call	0x1b4d4	; 0x1b4d4 <myStringToVar>
    691c:	89 2b       	or	r24, r25
    691e:	b1 f0       	breq	.+44     	; 0x694c <serial_filter_inStream+0x1a4>
				serial_gsm_rx_cgatt((uint8_t)val[0]);
    6920:	88 a5       	ldd	r24, Y+40	; 0x28
    6922:	99 a5       	ldd	r25, Y+41	; 0x29
    6924:	0e 94 67 24 	call	0x48ce	; 0x48ce <serial_gsm_rx_cgatt>
    6928:	11 c0       	rjmp	.+34     	; 0x694c <serial_filter_inStream+0x1a4>
			}

		} else if (!strncmp_P((char*)buf, PM_TWI1_UTIL_ONBOARD_SIM808_RING_R, sizeof(PM_TWI1_UTIL_ONBOARD_SIM808_RING_R) - 1)) {
    692a:	88 ad       	ldd	r24, Y+56	; 0x38
    692c:	99 ad       	ldd	r25, Y+57	; 0x39
    692e:	44 e0       	ldi	r20, 0x04	; 4
    6930:	50 e0       	ldi	r21, 0x00	; 0
    6932:	63 e1       	ldi	r22, 0x13	; 19
    6934:	77 e0       	ldi	r23, 0x07	; 7
    6936:	0f 94 6b 31 	call	0x262d6	; 0x262d6 <strncmp_P>
    693a:	89 2b       	or	r24, r25
    693c:	39 f4       	brne	.+14     	; 0x694c <serial_filter_inStream+0x1a4>
			if (g_aprs_alert_fsm_state == APRS_ALERT_FSM_STATE__NOOP) {
    693e:	80 91 d2 26 	lds	r24, 0x26D2	; 0x8026d2 <g_aprs_alert_fsm_state>
    6942:	88 23       	and	r24, r24
    6944:	19 f4       	brne	.+6      	; 0x694c <serial_filter_inStream+0x1a4>
				g_aprs_alert_reason = APRS_ALERT_REASON__REQUEST;
    6946:	86 e0       	ldi	r24, 0x06	; 6
    6948:	80 93 d3 26 	sts	0x26D3, r24	; 0x8026d3 <g_aprs_alert_reason>
			}
		}
	}

	char* ptr = (char*) gnsInf_ptr;
    694c:	8c 89       	ldd	r24, Y+20	; 0x14
    694e:	9d 89       	ldd	r25, Y+21	; 0x15
    6950:	89 83       	std	Y+1, r24	; 0x01
    6952:	9a 83       	std	Y+2, r25	; 0x02
	if (!gnsInf_ptr) {
    6954:	8c 89       	ldd	r24, Y+20	; 0x14
    6956:	9d 89       	ldd	r25, Y+21	; 0x15
    6958:	89 2b       	or	r24, r25
    695a:	11 f4       	brne	.+4      	; 0x6960 <serial_filter_inStream+0x1b8>
		return false;
    695c:	80 e0       	ldi	r24, 0x00	; 0
    695e:	dd c4       	rjmp	.+2490   	; 0x731a <serial_filter_inStream+0xb72>

	} else if (gnsInf_idx < lineEnd_idx) {
    6960:	2e 89       	ldd	r18, Y+22	; 0x16
    6962:	3f 89       	ldd	r19, Y+23	; 0x17
    6964:	8a 89       	ldd	r24, Y+18	; 0x12
    6966:	9b 89       	ldd	r25, Y+19	; 0x13
    6968:	28 17       	cp	r18, r24
    696a:	39 07       	cpc	r19, r25
    696c:	0c f0       	brlt	.+2      	; 0x6970 <serial_filter_inStream+0x1c8>
    696e:	d4 c4       	rjmp	.+2472   	; 0x7318 <serial_filter_inStream+0xb70>
		irqflags_t flags;
		ptr += gnsInf_idx + gnsInf_len;
    6970:	2e 89       	ldd	r18, Y+22	; 0x16
    6972:	3f 89       	ldd	r19, Y+23	; 0x17
    6974:	8e 85       	ldd	r24, Y+14	; 0x0e
    6976:	9f 85       	ldd	r25, Y+15	; 0x0f
    6978:	82 0f       	add	r24, r18
    697a:	93 1f       	adc	r25, r19
    697c:	9c 01       	movw	r18, r24
    697e:	89 81       	ldd	r24, Y+1	; 0x01
    6980:	9a 81       	ldd	r25, Y+2	; 0x02
    6982:	82 0f       	add	r24, r18
    6984:	93 1f       	adc	r25, r19
    6986:	89 83       	std	Y+1, r24	; 0x01
    6988:	9a 83       	std	Y+2, r25	; 0x02

		uint8_t idx = 0;
    698a:	1b 82       	std	Y+3, r1	; 0x03
		int16_t restLen = len - (ptr - buf);
    698c:	29 81       	ldd	r18, Y+1	; 0x01
    698e:	3a 81       	ldd	r19, Y+2	; 0x02
    6990:	88 ad       	ldd	r24, Y+56	; 0x38
    6992:	99 ad       	ldd	r25, Y+57	; 0x39
    6994:	a9 01       	movw	r20, r18
    6996:	48 1b       	sub	r20, r24
    6998:	59 0b       	sbc	r21, r25
    699a:	ca 01       	movw	r24, r20
    699c:	9c 01       	movw	r18, r24
    699e:	8a ad       	ldd	r24, Y+58	; 0x3a
    69a0:	9b ad       	ldd	r25, Y+59	; 0x3b
    69a2:	82 1b       	sub	r24, r18
    69a4:	93 0b       	sbc	r25, r19
    69a6:	8c 83       	std	Y+4, r24	; 0x04
    69a8:	9d 83       	std	Y+5, r25	; 0x05
		while (restLen > 0) {
    69aa:	b0 c4       	rjmp	.+2400   	; 0x730c <serial_filter_inStream+0xb64>
			uint64_t u64	= 0;
    69ac:	1e 82       	std	Y+6, r1	; 0x06
    69ae:	1f 82       	std	Y+7, r1	; 0x07
    69b0:	18 86       	std	Y+8, r1	; 0x08
    69b2:	19 86       	std	Y+9, r1	; 0x09
    69b4:	1a 86       	std	Y+10, r1	; 0x0a
    69b6:	1b 86       	std	Y+11, r1	; 0x0b
    69b8:	1c 86       	std	Y+12, r1	; 0x0c
    69ba:	1d 86       	std	Y+13, r1	; 0x0d
			long	loVal	= 0;
    69bc:	1a 8e       	std	Y+26, r1	; 0x1a
    69be:	1b 8e       	std	Y+27, r1	; 0x1b
    69c0:	1c 8e       	std	Y+28, r1	; 0x1c
    69c2:	1d 8e       	std	Y+29, r1	; 0x1d
			float	fVal	= 0.;
    69c4:	1a a6       	std	Y+42, r1	; 0x2a
    69c6:	1b a6       	std	Y+43, r1	; 0x2b
    69c8:	1c a6       	std	Y+44, r1	; 0x2c
    69ca:	1d a6       	std	Y+45, r1	; 0x2d
			char*	ptr2	= NULL;
    69cc:	1e a6       	std	Y+46, r1	; 0x2e
    69ce:	1f a6       	std	Y+47, r1	; 0x2f
			struct calendar_date calDat;

			switch (idx) {
    69d0:	8b 81       	ldd	r24, Y+3	; 0x03
    69d2:	88 2f       	mov	r24, r24
    69d4:	90 e0       	ldi	r25, 0x00	; 0
    69d6:	09 2e       	mov	r0, r25
    69d8:	00 0c       	add	r0, r0
    69da:	aa 0b       	sbc	r26, r26
    69dc:	bb 0b       	sbc	r27, r27
    69de:	40 e0       	ldi	r20, 0x00	; 0
    69e0:	50 e0       	ldi	r21, 0x00	; 0
    69e2:	22 e1       	ldi	r18, 0x12	; 18
    69e4:	30 e0       	ldi	r19, 0x00	; 0
    69e6:	84 1b       	sub	r24, r20
    69e8:	95 0b       	sbc	r25, r21
    69ea:	28 17       	cp	r18, r24
    69ec:	39 07       	cpc	r19, r25
    69ee:	08 f4       	brcc	.+2      	; 0x69f2 <serial_filter_inStream+0x24a>
    69f0:	6e c4       	rjmp	.+2268   	; 0x72ce <serial_filter_inStream+0xb26>
    69f2:	fc 01       	movw	r30, r24
    69f4:	88 27       	eor	r24, r24
    69f6:	e2 50       	subi	r30, 0x02	; 2
    69f8:	ff 4f       	sbci	r31, 0xFF	; 255
    69fa:	8f 4f       	sbci	r24, 0xFF	; 255
    69fc:	0d 94 44 2d 	jmp	0x25a88	; 0x25a88 <__tablejump2__>
				case  1:
				case  8:
				case 14:
				case 15:
				case 18:
					loVal = strtol(ptr, &ptr2, 10);
    6a00:	9e 01       	movw	r18, r28
    6a02:	22 5d       	subi	r18, 0xD2	; 210
    6a04:	3f 4f       	sbci	r19, 0xFF	; 255
    6a06:	89 81       	ldd	r24, Y+1	; 0x01
    6a08:	9a 81       	ldd	r25, Y+2	; 0x02
    6a0a:	4a e0       	ldi	r20, 0x0A	; 10
    6a0c:	50 e0       	ldi	r21, 0x00	; 0
    6a0e:	b9 01       	movw	r22, r18
    6a10:	0f 94 ea 2e 	call	0x25dd4	; 0x25dd4 <strtol>
    6a14:	dc 01       	movw	r26, r24
    6a16:	cb 01       	movw	r24, r22
    6a18:	8a 8f       	std	Y+26, r24	; 0x1a
    6a1a:	9b 8f       	std	Y+27, r25	; 0x1b
    6a1c:	ac 8f       	std	Y+28, r26	; 0x1c
    6a1e:	bd 8f       	std	Y+29, r27	; 0x1d
					ptr = ptr2 + 1;
    6a20:	8e a5       	ldd	r24, Y+46	; 0x2e
    6a22:	9f a5       	ldd	r25, Y+47	; 0x2f
    6a24:	01 96       	adiw	r24, 0x01	; 1
    6a26:	89 83       	std	Y+1, r24	; 0x01
    6a28:	9a 83       	std	Y+2, r25	; 0x02

					if        (idx ==  0) {
    6a2a:	8b 81       	ldd	r24, Y+3	; 0x03
    6a2c:	88 23       	and	r24, r24
    6a2e:	21 f4       	brne	.+8      	; 0x6a38 <serial_filter_inStream+0x290>
						g_gns_run_status = loVal;
    6a30:	8a 8d       	ldd	r24, Y+26	; 0x1a
    6a32:	80 93 82 26 	sts	0x2682, r24	; 0x802682 <g_gns_run_status>
						g_gns_glonass_sats_inView = loVal;

					} else if (idx == 18) {
						g_gns_cPn0_dBHz = loVal;
					}
				break;
    6a36:	53 c4       	rjmp	.+2214   	; 0x72de <serial_filter_inStream+0xb36>
					ptr = ptr2 + 1;

					if        (idx ==  0) {
						g_gns_run_status = loVal;

					} else if (idx ==  1) {
    6a38:	8b 81       	ldd	r24, Y+3	; 0x03
    6a3a:	81 30       	cpi	r24, 0x01	; 1
    6a3c:	21 f4       	brne	.+8      	; 0x6a46 <serial_filter_inStream+0x29e>
						g_gns_fix_status = loVal;
    6a3e:	8a 8d       	ldd	r24, Y+26	; 0x1a
    6a40:	80 93 83 26 	sts	0x2683, r24	; 0x802683 <g_gns_fix_status>
						g_gns_glonass_sats_inView = loVal;

					} else if (idx == 18) {
						g_gns_cPn0_dBHz = loVal;
					}
				break;
    6a44:	4c c4       	rjmp	.+2200   	; 0x72de <serial_filter_inStream+0xb36>
						g_gns_run_status = loVal;

					} else if (idx ==  1) {
						g_gns_fix_status = loVal;

					} else if (idx ==  8) {
    6a46:	8b 81       	ldd	r24, Y+3	; 0x03
    6a48:	88 30       	cpi	r24, 0x08	; 8
    6a4a:	21 f4       	brne	.+8      	; 0x6a54 <serial_filter_inStream+0x2ac>
						g_gns_fix_mode = loVal;
    6a4c:	8a 8d       	ldd	r24, Y+26	; 0x1a
    6a4e:	80 93 98 26 	sts	0x2698, r24	; 0x802698 <g_gns_fix_mode>
						g_gns_glonass_sats_inView = loVal;

					} else if (idx == 18) {
						g_gns_cPn0_dBHz = loVal;
					}
				break;
    6a52:	45 c4       	rjmp	.+2186   	; 0x72de <serial_filter_inStream+0xb36>
						g_gns_fix_status = loVal;

					} else if (idx ==  8) {
						g_gns_fix_mode = loVal;

					} else if (idx == 14) {
    6a54:	8b 81       	ldd	r24, Y+3	; 0x03
    6a56:	8e 30       	cpi	r24, 0x0E	; 14
    6a58:	21 f4       	brne	.+8      	; 0x6a62 <serial_filter_inStream+0x2ba>
						g_gns_gps_sats_inView = loVal;
    6a5a:	8a 8d       	ldd	r24, Y+26	; 0x1a
    6a5c:	80 93 a5 26 	sts	0x26A5, r24	; 0x8026a5 <g_gns_gps_sats_inView>
						g_gns_glonass_sats_inView = loVal;

					} else if (idx == 18) {
						g_gns_cPn0_dBHz = loVal;
					}
				break;
    6a60:	3e c4       	rjmp	.+2172   	; 0x72de <serial_filter_inStream+0xb36>
						g_gns_fix_mode = loVal;

					} else if (idx == 14) {
						g_gns_gps_sats_inView = loVal;

					} else if (idx == 15) {
    6a62:	8b 81       	ldd	r24, Y+3	; 0x03
    6a64:	8f 30       	cpi	r24, 0x0F	; 15
    6a66:	21 f4       	brne	.+8      	; 0x6a70 <serial_filter_inStream+0x2c8>
						g_gns_gnss_sats_used = loVal;
    6a68:	8a 8d       	ldd	r24, Y+26	; 0x1a
    6a6a:	80 93 a6 26 	sts	0x26A6, r24	; 0x8026a6 <g_gns_gnss_sats_used>
						g_gns_glonass_sats_inView = loVal;

					} else if (idx == 18) {
						g_gns_cPn0_dBHz = loVal;
					}
				break;
    6a6e:	37 c4       	rjmp	.+2158   	; 0x72de <serial_filter_inStream+0xb36>
						g_gns_gps_sats_inView = loVal;

					} else if (idx == 15) {
						g_gns_gnss_sats_used = loVal;

					} else if (idx == 16) {
    6a70:	8b 81       	ldd	r24, Y+3	; 0x03
    6a72:	80 31       	cpi	r24, 0x10	; 16
    6a74:	21 f4       	brne	.+8      	; 0x6a7e <serial_filter_inStream+0x2d6>
						g_gns_glonass_sats_inView = loVal;
    6a76:	8a 8d       	ldd	r24, Y+26	; 0x1a
    6a78:	80 93 a7 26 	sts	0x26A7, r24	; 0x8026a7 <g_gns_glonass_sats_inView>

					} else if (idx == 18) {
						g_gns_cPn0_dBHz = loVal;
					}
				break;
    6a7c:	30 c4       	rjmp	.+2144   	; 0x72de <serial_filter_inStream+0xb36>
						g_gns_gnss_sats_used = loVal;

					} else if (idx == 16) {
						g_gns_glonass_sats_inView = loVal;

					} else if (idx == 18) {
    6a7e:	8b 81       	ldd	r24, Y+3	; 0x03
    6a80:	82 31       	cpi	r24, 0x12	; 18
    6a82:	09 f0       	breq	.+2      	; 0x6a86 <serial_filter_inStream+0x2de>
    6a84:	2c c4       	rjmp	.+2136   	; 0x72de <serial_filter_inStream+0xb36>
						g_gns_cPn0_dBHz = loVal;
    6a86:	8a 8d       	ldd	r24, Y+26	; 0x1a
    6a88:	80 93 a8 26 	sts	0x26A8, r24	; 0x8026a8 <g_gns_cPn0_dBHz>
					}
				break;
    6a8c:	28 c4       	rjmp	.+2128   	; 0x72de <serial_filter_inStream+0xb36>

				case  2:
					do {
						char c = *(ptr++);
    6a8e:	89 81       	ldd	r24, Y+1	; 0x01
    6a90:	9a 81       	ldd	r25, Y+2	; 0x02
    6a92:	9c 01       	movw	r18, r24
    6a94:	2f 5f       	subi	r18, 0xFF	; 255
    6a96:	3f 4f       	sbci	r19, 0xFF	; 255
    6a98:	29 83       	std	Y+1, r18	; 0x01
    6a9a:	3a 83       	std	Y+2, r19	; 0x02
    6a9c:	fc 01       	movw	r30, r24
    6a9e:	80 81       	ld	r24, Z
    6aa0:	8e 8f       	std	Y+30, r24	; 0x1e
						if ('0' <= c && c <= '9') {
    6aa2:	8e 8d       	ldd	r24, Y+30	; 0x1e
    6aa4:	80 33       	cpi	r24, 0x30	; 48
    6aa6:	0c f4       	brge	.+2      	; 0x6aaa <serial_filter_inStream+0x302>
    6aa8:	bf c0       	rjmp	.+382    	; 0x6c28 <serial_filter_inStream+0x480>
    6aaa:	8e 8d       	ldd	r24, Y+30	; 0x1e
    6aac:	8a 33       	cpi	r24, 0x3A	; 58
    6aae:	0c f0       	brlt	.+2      	; 0x6ab2 <serial_filter_inStream+0x30a>
    6ab0:	bb c0       	rjmp	.+374    	; 0x6c28 <serial_filter_inStream+0x480>
							u64 *= 10;
    6ab2:	2e 81       	ldd	r18, Y+6	; 0x06
    6ab4:	3f 81       	ldd	r19, Y+7	; 0x07
    6ab6:	48 85       	ldd	r20, Y+8	; 0x08
    6ab8:	59 85       	ldd	r21, Y+9	; 0x09
    6aba:	6a 85       	ldd	r22, Y+10	; 0x0a
    6abc:	7b 85       	ldd	r23, Y+11	; 0x0b
    6abe:	8c 85       	ldd	r24, Y+12	; 0x0c
    6ac0:	9d 85       	ldd	r25, Y+13	; 0x0d
    6ac2:	22 2e       	mov	r2, r18
    6ac4:	33 2e       	mov	r3, r19
    6ac6:	44 2e       	mov	r4, r20
    6ac8:	55 2e       	mov	r5, r21
    6aca:	66 2e       	mov	r6, r22
    6acc:	77 2e       	mov	r7, r23
    6ace:	88 2e       	mov	r8, r24
    6ad0:	99 2e       	mov	r9, r25
    6ad2:	22 2d       	mov	r18, r2
    6ad4:	33 2d       	mov	r19, r3
    6ad6:	44 2d       	mov	r20, r4
    6ad8:	55 2d       	mov	r21, r5
    6ada:	66 2d       	mov	r22, r6
    6adc:	77 2d       	mov	r23, r7
    6ade:	88 2d       	mov	r24, r8
    6ae0:	99 2d       	mov	r25, r9
    6ae2:	01 e0       	ldi	r16, 0x01	; 1
    6ae4:	0f 94 80 2e 	call	0x25d00	; 0x25d00 <__ashldi3>
    6ae8:	a2 2e       	mov	r10, r18
    6aea:	b3 2e       	mov	r11, r19
    6aec:	c4 2e       	mov	r12, r20
    6aee:	d5 2e       	mov	r13, r21
    6af0:	e6 2e       	mov	r14, r22
    6af2:	f7 2e       	mov	r15, r23
    6af4:	08 2f       	mov	r16, r24
    6af6:	19 2f       	mov	r17, r25
    6af8:	2a 2c       	mov	r2, r10
    6afa:	3b 2c       	mov	r3, r11
    6afc:	4c 2c       	mov	r4, r12
    6afe:	5d 2c       	mov	r5, r13
    6b00:	6e 2c       	mov	r6, r14
    6b02:	7f 2c       	mov	r7, r15
    6b04:	80 2e       	mov	r8, r16
    6b06:	91 2e       	mov	r9, r17
    6b08:	22 2d       	mov	r18, r2
    6b0a:	33 2d       	mov	r19, r3
    6b0c:	44 2d       	mov	r20, r4
    6b0e:	55 2d       	mov	r21, r5
    6b10:	66 2d       	mov	r22, r6
    6b12:	77 2d       	mov	r23, r7
    6b14:	88 2d       	mov	r24, r8
    6b16:	99 2d       	mov	r25, r9
    6b18:	02 e0       	ldi	r16, 0x02	; 2
    6b1a:	0f 94 80 2e 	call	0x25d00	; 0x25d00 <__ashldi3>
    6b1e:	25 96       	adiw	r28, 0x05	; 5
    6b20:	2f af       	std	Y+63, r18	; 0x3f
    6b22:	25 97       	sbiw	r28, 0x05	; 5
    6b24:	26 96       	adiw	r28, 0x06	; 6
    6b26:	3f af       	std	Y+63, r19	; 0x3f
    6b28:	26 97       	sbiw	r28, 0x06	; 6
    6b2a:	27 96       	adiw	r28, 0x07	; 7
    6b2c:	4f af       	std	Y+63, r20	; 0x3f
    6b2e:	27 97       	sbiw	r28, 0x07	; 7
    6b30:	28 96       	adiw	r28, 0x08	; 8
    6b32:	5f af       	std	Y+63, r21	; 0x3f
    6b34:	28 97       	sbiw	r28, 0x08	; 8
    6b36:	29 96       	adiw	r28, 0x09	; 9
    6b38:	6f af       	std	Y+63, r22	; 0x3f
    6b3a:	29 97       	sbiw	r28, 0x09	; 9
    6b3c:	2a 96       	adiw	r28, 0x0a	; 10
    6b3e:	7f af       	std	Y+63, r23	; 0x3f
    6b40:	2a 97       	sbiw	r28, 0x0a	; 10
    6b42:	2b 96       	adiw	r28, 0x0b	; 11
    6b44:	8f af       	std	Y+63, r24	; 0x3f
    6b46:	2b 97       	sbiw	r28, 0x0b	; 11
    6b48:	2c 96       	adiw	r28, 0x0c	; 12
    6b4a:	9f af       	std	Y+63, r25	; 0x3f
    6b4c:	2c 97       	sbiw	r28, 0x0c	; 12
    6b4e:	22 2d       	mov	r18, r2
    6b50:	33 2d       	mov	r19, r3
    6b52:	44 2d       	mov	r20, r4
    6b54:	55 2d       	mov	r21, r5
    6b56:	66 2d       	mov	r22, r6
    6b58:	77 2d       	mov	r23, r7
    6b5a:	88 2d       	mov	r24, r8
    6b5c:	99 2d       	mov	r25, r9
    6b5e:	25 96       	adiw	r28, 0x05	; 5
    6b60:	af ac       	ldd	r10, Y+63	; 0x3f
    6b62:	25 97       	sbiw	r28, 0x05	; 5
    6b64:	26 96       	adiw	r28, 0x06	; 6
    6b66:	bf ac       	ldd	r11, Y+63	; 0x3f
    6b68:	26 97       	sbiw	r28, 0x06	; 6
    6b6a:	27 96       	adiw	r28, 0x07	; 7
    6b6c:	cf ac       	ldd	r12, Y+63	; 0x3f
    6b6e:	27 97       	sbiw	r28, 0x07	; 7
    6b70:	28 96       	adiw	r28, 0x08	; 8
    6b72:	df ac       	ldd	r13, Y+63	; 0x3f
    6b74:	28 97       	sbiw	r28, 0x08	; 8
    6b76:	29 96       	adiw	r28, 0x09	; 9
    6b78:	ef ac       	ldd	r14, Y+63	; 0x3f
    6b7a:	29 97       	sbiw	r28, 0x09	; 9
    6b7c:	2a 96       	adiw	r28, 0x0a	; 10
    6b7e:	ff ac       	ldd	r15, Y+63	; 0x3f
    6b80:	2a 97       	sbiw	r28, 0x0a	; 10
    6b82:	2b 96       	adiw	r28, 0x0b	; 11
    6b84:	0f ad       	ldd	r16, Y+63	; 0x3f
    6b86:	2b 97       	sbiw	r28, 0x0b	; 11
    6b88:	2c 96       	adiw	r28, 0x0c	; 12
    6b8a:	1f ad       	ldd	r17, Y+63	; 0x3f
    6b8c:	2c 97       	sbiw	r28, 0x0c	; 12
    6b8e:	0f 94 b7 2e 	call	0x25d6e	; 0x25d6e <__adddi3>
    6b92:	2e 83       	std	Y+6, r18	; 0x06
    6b94:	3f 83       	std	Y+7, r19	; 0x07
    6b96:	48 87       	std	Y+8, r20	; 0x08
    6b98:	59 87       	std	Y+9, r21	; 0x09
    6b9a:	6a 87       	std	Y+10, r22	; 0x0a
    6b9c:	7b 87       	std	Y+11, r23	; 0x0b
    6b9e:	8c 87       	std	Y+12, r24	; 0x0c
    6ba0:	9d 87       	std	Y+13, r25	; 0x0d
							u64 += c - '0';
    6ba2:	8e 8d       	ldd	r24, Y+30	; 0x1e
    6ba4:	08 2e       	mov	r0, r24
    6ba6:	00 0c       	add	r0, r0
    6ba8:	99 0b       	sbc	r25, r25
    6baa:	c0 97       	sbiw	r24, 0x30	; 48
    6bac:	8c af       	std	Y+60, r24	; 0x3c
    6bae:	9d af       	std	Y+61, r25	; 0x3d
    6bb0:	89 2f       	mov	r24, r25
    6bb2:	88 0f       	add	r24, r24
    6bb4:	88 0b       	sbc	r24, r24
    6bb6:	8e af       	std	Y+62, r24	; 0x3e
    6bb8:	8f af       	std	Y+63, r24	; 0x3f
    6bba:	21 96       	adiw	r28, 0x01	; 1
    6bbc:	8f af       	std	Y+63, r24	; 0x3f
    6bbe:	21 97       	sbiw	r28, 0x01	; 1
    6bc0:	22 96       	adiw	r28, 0x02	; 2
    6bc2:	8f af       	std	Y+63, r24	; 0x3f
    6bc4:	22 97       	sbiw	r28, 0x02	; 2
    6bc6:	23 96       	adiw	r28, 0x03	; 3
    6bc8:	8f af       	std	Y+63, r24	; 0x3f
    6bca:	23 97       	sbiw	r28, 0x03	; 3
    6bcc:	24 96       	adiw	r28, 0x04	; 4
    6bce:	8f af       	std	Y+63, r24	; 0x3f
    6bd0:	24 97       	sbiw	r28, 0x04	; 4
    6bd2:	2c ad       	ldd	r18, Y+60	; 0x3c
    6bd4:	3d ad       	ldd	r19, Y+61	; 0x3d
    6bd6:	4e ad       	ldd	r20, Y+62	; 0x3e
    6bd8:	5f ad       	ldd	r21, Y+63	; 0x3f
    6bda:	21 96       	adiw	r28, 0x01	; 1
    6bdc:	6f ad       	ldd	r22, Y+63	; 0x3f
    6bde:	21 97       	sbiw	r28, 0x01	; 1
    6be0:	22 96       	adiw	r28, 0x02	; 2
    6be2:	7f ad       	ldd	r23, Y+63	; 0x3f
    6be4:	22 97       	sbiw	r28, 0x02	; 2
    6be6:	23 96       	adiw	r28, 0x03	; 3
    6be8:	8f ad       	ldd	r24, Y+63	; 0x3f
    6bea:	23 97       	sbiw	r28, 0x03	; 3
    6bec:	24 96       	adiw	r28, 0x04	; 4
    6bee:	9f ad       	ldd	r25, Y+63	; 0x3f
    6bf0:	24 97       	sbiw	r28, 0x04	; 4
    6bf2:	ae 80       	ldd	r10, Y+6	; 0x06
    6bf4:	bf 80       	ldd	r11, Y+7	; 0x07
    6bf6:	c8 84       	ldd	r12, Y+8	; 0x08
    6bf8:	d9 84       	ldd	r13, Y+9	; 0x09
    6bfa:	ea 84       	ldd	r14, Y+10	; 0x0a
    6bfc:	fb 84       	ldd	r15, Y+11	; 0x0b
    6bfe:	0c 85       	ldd	r16, Y+12	; 0x0c
    6c00:	1d 85       	ldd	r17, Y+13	; 0x0d
    6c02:	0f 94 b7 2e 	call	0x25d6e	; 0x25d6e <__adddi3>
    6c06:	a2 2e       	mov	r10, r18
    6c08:	b3 2e       	mov	r11, r19
    6c0a:	c4 2e       	mov	r12, r20
    6c0c:	d5 2e       	mov	r13, r21
    6c0e:	e6 2e       	mov	r14, r22
    6c10:	f7 2e       	mov	r15, r23
    6c12:	08 2f       	mov	r16, r24
    6c14:	19 2f       	mov	r17, r25
    6c16:	ae 82       	std	Y+6, r10	; 0x06
    6c18:	bf 82       	std	Y+7, r11	; 0x07
    6c1a:	c8 86       	std	Y+8, r12	; 0x08
    6c1c:	d9 86       	std	Y+9, r13	; 0x09
    6c1e:	ea 86       	std	Y+10, r14	; 0x0a
    6c20:	fb 86       	std	Y+11, r15	; 0x0b
    6c22:	0c 87       	std	Y+12, r16	; 0x0c
    6c24:	1d 87       	std	Y+13, r17	; 0x0d
    6c26:	03 c0       	rjmp	.+6      	; 0x6c2e <serial_filter_inStream+0x486>
						} else if (c == '.') {
    6c28:	8e 8d       	ldd	r24, Y+30	; 0x1e
    6c2a:	8e 32       	cpi	r24, 0x2E	; 46
    6c2c:	09 f4       	brne	.+2      	; 0x6c30 <serial_filter_inStream+0x488>
							// Skip decimal point
						} else {
							// Leave loop
							break;
						}
					} while (true);
    6c2e:	2f cf       	rjmp	.-418    	; 0x6a8e <serial_filter_inStream+0x2e6>
							u64 += c - '0';
						} else if (c == '.') {
							// Skip decimal point
						} else {
							// Leave loop
							break;
    6c30:	00 00       	nop
						}
					} while (true);

					if (u64) {
    6c32:	ae 80       	ldd	r10, Y+6	; 0x06
    6c34:	bf 80       	ldd	r11, Y+7	; 0x07
    6c36:	c8 84       	ldd	r12, Y+8	; 0x08
    6c38:	d9 84       	ldd	r13, Y+9	; 0x09
    6c3a:	ea 84       	ldd	r14, Y+10	; 0x0a
    6c3c:	fb 84       	ldd	r15, Y+11	; 0x0b
    6c3e:	0c 85       	ldd	r16, Y+12	; 0x0c
    6c40:	1d 85       	ldd	r17, Y+13	; 0x0d
    6c42:	2a 2d       	mov	r18, r10
    6c44:	3b 2d       	mov	r19, r11
    6c46:	4c 2d       	mov	r20, r12
    6c48:	5d 2d       	mov	r21, r13
    6c4a:	6e 2d       	mov	r22, r14
    6c4c:	7f 2d       	mov	r23, r15
    6c4e:	80 2f       	mov	r24, r16
    6c50:	91 2f       	mov	r25, r17
    6c52:	a0 e0       	ldi	r26, 0x00	; 0
    6c54:	0f 94 de 2e 	call	0x25dbc	; 0x25dbc <__cmpdi2_s8>
    6c58:	09 f4       	brne	.+2      	; 0x6c5c <serial_filter_inStream+0x4b4>
    6c5a:	43 c3       	rjmp	.+1670   	; 0x72e2 <serial_filter_inStream+0xb3a>
						u64	/=	1000U;
    6c5c:	2e 80       	ldd	r2, Y+6	; 0x06
    6c5e:	3f 80       	ldd	r3, Y+7	; 0x07
    6c60:	48 84       	ldd	r4, Y+8	; 0x08
    6c62:	59 84       	ldd	r5, Y+9	; 0x09
    6c64:	6a 84       	ldd	r6, Y+10	; 0x0a
    6c66:	7b 84       	ldd	r7, Y+11	; 0x0b
    6c68:	8c 84       	ldd	r8, Y+12	; 0x0c
    6c6a:	9d 84       	ldd	r9, Y+13	; 0x0d
    6c6c:	0f 2e       	mov	r0, r31
    6c6e:	f8 ee       	ldi	r31, 0xE8	; 232
    6c70:	af 2e       	mov	r10, r31
    6c72:	f0 2d       	mov	r31, r0
    6c74:	0f 2e       	mov	r0, r31
    6c76:	f3 e0       	ldi	r31, 0x03	; 3
    6c78:	bf 2e       	mov	r11, r31
    6c7a:	f0 2d       	mov	r31, r0
    6c7c:	c1 2c       	mov	r12, r1
    6c7e:	d1 2c       	mov	r13, r1
    6c80:	e1 2c       	mov	r14, r1
    6c82:	f1 2c       	mov	r15, r1
    6c84:	00 e0       	ldi	r16, 0x00	; 0
    6c86:	10 e0       	ldi	r17, 0x00	; 0
    6c88:	22 2d       	mov	r18, r2
    6c8a:	33 2d       	mov	r19, r3
    6c8c:	44 2d       	mov	r20, r4
    6c8e:	55 2d       	mov	r21, r5
    6c90:	66 2d       	mov	r22, r6
    6c92:	77 2d       	mov	r23, r7
    6c94:	88 2d       	mov	r24, r8
    6c96:	99 2d       	mov	r25, r9
    6c98:	0f 94 e3 2d 	call	0x25bc6	; 0x25bc6 <__udivdi3>
    6c9c:	a2 2e       	mov	r10, r18
    6c9e:	b3 2e       	mov	r11, r19
    6ca0:	c4 2e       	mov	r12, r20
    6ca2:	d5 2e       	mov	r13, r21
    6ca4:	e6 2e       	mov	r14, r22
    6ca6:	f7 2e       	mov	r15, r23
    6ca8:	08 2f       	mov	r16, r24
    6caa:	19 2f       	mov	r17, r25
    6cac:	ae 82       	std	Y+6, r10	; 0x06
    6cae:	bf 82       	std	Y+7, r11	; 0x07
    6cb0:	c8 86       	std	Y+8, r12	; 0x08
    6cb2:	d9 86       	std	Y+9, r13	; 0x09
    6cb4:	ea 86       	std	Y+10, r14	; 0x0a
    6cb6:	fb 86       	std	Y+11, r15	; 0x0b
    6cb8:	0c 87       	std	Y+12, r16	; 0x0c
    6cba:	1d 87       	std	Y+13, r17	; 0x0d
						calDat.second	= (uint8_t) (u64 % 100U);
    6cbc:	2e 80       	ldd	r2, Y+6	; 0x06
    6cbe:	3f 80       	ldd	r3, Y+7	; 0x07
    6cc0:	48 84       	ldd	r4, Y+8	; 0x08
    6cc2:	59 84       	ldd	r5, Y+9	; 0x09
    6cc4:	6a 84       	ldd	r6, Y+10	; 0x0a
    6cc6:	7b 84       	ldd	r7, Y+11	; 0x0b
    6cc8:	8c 84       	ldd	r8, Y+12	; 0x0c
    6cca:	9d 84       	ldd	r9, Y+13	; 0x0d
    6ccc:	0f 2e       	mov	r0, r31
    6cce:	f4 e6       	ldi	r31, 0x64	; 100
    6cd0:	af 2e       	mov	r10, r31
    6cd2:	f0 2d       	mov	r31, r0
    6cd4:	b1 2c       	mov	r11, r1
    6cd6:	c1 2c       	mov	r12, r1
    6cd8:	d1 2c       	mov	r13, r1
    6cda:	e1 2c       	mov	r14, r1
    6cdc:	f1 2c       	mov	r15, r1
    6cde:	00 e0       	ldi	r16, 0x00	; 0
    6ce0:	10 e0       	ldi	r17, 0x00	; 0
    6ce2:	22 2d       	mov	r18, r2
    6ce4:	33 2d       	mov	r19, r3
    6ce6:	44 2d       	mov	r20, r4
    6ce8:	55 2d       	mov	r21, r5
    6cea:	66 2d       	mov	r22, r6
    6cec:	77 2d       	mov	r23, r7
    6cee:	88 2d       	mov	r24, r8
    6cf0:	99 2d       	mov	r25, r9
    6cf2:	0f 94 e1 2d 	call	0x25bc2	; 0x25bc2 <__umoddi3>
    6cf6:	a2 2e       	mov	r10, r18
    6cf8:	b3 2e       	mov	r11, r19
    6cfa:	c4 2e       	mov	r12, r20
    6cfc:	d5 2e       	mov	r13, r21
    6cfe:	e6 2e       	mov	r14, r22
    6d00:	f7 2e       	mov	r15, r23
    6d02:	08 2f       	mov	r16, r24
    6d04:	19 2f       	mov	r17, r25
    6d06:	2a 2d       	mov	r18, r10
    6d08:	3b 2d       	mov	r19, r11
    6d0a:	4c 2d       	mov	r20, r12
    6d0c:	5d 2d       	mov	r21, r13
    6d0e:	6e 2d       	mov	r22, r14
    6d10:	7f 2d       	mov	r23, r15
    6d12:	80 2f       	mov	r24, r16
    6d14:	91 2f       	mov	r25, r17
    6d16:	82 2f       	mov	r24, r18
    6d18:	88 ab       	std	Y+48, r24	; 0x30
						u64	/= 	100U;
    6d1a:	2e 80       	ldd	r2, Y+6	; 0x06
    6d1c:	3f 80       	ldd	r3, Y+7	; 0x07
    6d1e:	48 84       	ldd	r4, Y+8	; 0x08
    6d20:	59 84       	ldd	r5, Y+9	; 0x09
    6d22:	6a 84       	ldd	r6, Y+10	; 0x0a
    6d24:	7b 84       	ldd	r7, Y+11	; 0x0b
    6d26:	8c 84       	ldd	r8, Y+12	; 0x0c
    6d28:	9d 84       	ldd	r9, Y+13	; 0x0d
    6d2a:	0f 2e       	mov	r0, r31
    6d2c:	f4 e6       	ldi	r31, 0x64	; 100
    6d2e:	af 2e       	mov	r10, r31
    6d30:	f0 2d       	mov	r31, r0
    6d32:	b1 2c       	mov	r11, r1
    6d34:	c1 2c       	mov	r12, r1
    6d36:	d1 2c       	mov	r13, r1
    6d38:	e1 2c       	mov	r14, r1
    6d3a:	f1 2c       	mov	r15, r1
    6d3c:	00 e0       	ldi	r16, 0x00	; 0
    6d3e:	10 e0       	ldi	r17, 0x00	; 0
    6d40:	22 2d       	mov	r18, r2
    6d42:	33 2d       	mov	r19, r3
    6d44:	44 2d       	mov	r20, r4
    6d46:	55 2d       	mov	r21, r5
    6d48:	66 2d       	mov	r22, r6
    6d4a:	77 2d       	mov	r23, r7
    6d4c:	88 2d       	mov	r24, r8
    6d4e:	99 2d       	mov	r25, r9
    6d50:	0f 94 e3 2d 	call	0x25bc6	; 0x25bc6 <__udivdi3>
    6d54:	a2 2e       	mov	r10, r18
    6d56:	b3 2e       	mov	r11, r19
    6d58:	c4 2e       	mov	r12, r20
    6d5a:	d5 2e       	mov	r13, r21
    6d5c:	e6 2e       	mov	r14, r22
    6d5e:	f7 2e       	mov	r15, r23
    6d60:	08 2f       	mov	r16, r24
    6d62:	19 2f       	mov	r17, r25
    6d64:	ae 82       	std	Y+6, r10	; 0x06
    6d66:	bf 82       	std	Y+7, r11	; 0x07
    6d68:	c8 86       	std	Y+8, r12	; 0x08
    6d6a:	d9 86       	std	Y+9, r13	; 0x09
    6d6c:	ea 86       	std	Y+10, r14	; 0x0a
    6d6e:	fb 86       	std	Y+11, r15	; 0x0b
    6d70:	0c 87       	std	Y+12, r16	; 0x0c
    6d72:	1d 87       	std	Y+13, r17	; 0x0d
						calDat.minute	= (uint8_t) (u64 % 100U);
    6d74:	2e 80       	ldd	r2, Y+6	; 0x06
    6d76:	3f 80       	ldd	r3, Y+7	; 0x07
    6d78:	48 84       	ldd	r4, Y+8	; 0x08
    6d7a:	59 84       	ldd	r5, Y+9	; 0x09
    6d7c:	6a 84       	ldd	r6, Y+10	; 0x0a
    6d7e:	7b 84       	ldd	r7, Y+11	; 0x0b
    6d80:	8c 84       	ldd	r8, Y+12	; 0x0c
    6d82:	9d 84       	ldd	r9, Y+13	; 0x0d
    6d84:	0f 2e       	mov	r0, r31
    6d86:	f4 e6       	ldi	r31, 0x64	; 100
    6d88:	af 2e       	mov	r10, r31
    6d8a:	f0 2d       	mov	r31, r0
    6d8c:	b1 2c       	mov	r11, r1
    6d8e:	c1 2c       	mov	r12, r1
    6d90:	d1 2c       	mov	r13, r1
    6d92:	e1 2c       	mov	r14, r1
    6d94:	f1 2c       	mov	r15, r1
    6d96:	00 e0       	ldi	r16, 0x00	; 0
    6d98:	10 e0       	ldi	r17, 0x00	; 0
    6d9a:	22 2d       	mov	r18, r2
    6d9c:	33 2d       	mov	r19, r3
    6d9e:	44 2d       	mov	r20, r4
    6da0:	55 2d       	mov	r21, r5
    6da2:	66 2d       	mov	r22, r6
    6da4:	77 2d       	mov	r23, r7
    6da6:	88 2d       	mov	r24, r8
    6da8:	99 2d       	mov	r25, r9
    6daa:	0f 94 e1 2d 	call	0x25bc2	; 0x25bc2 <__umoddi3>
    6dae:	a2 2e       	mov	r10, r18
    6db0:	b3 2e       	mov	r11, r19
    6db2:	c4 2e       	mov	r12, r20
    6db4:	d5 2e       	mov	r13, r21
    6db6:	e6 2e       	mov	r14, r22
    6db8:	f7 2e       	mov	r15, r23
    6dba:	08 2f       	mov	r16, r24
    6dbc:	19 2f       	mov	r17, r25
    6dbe:	2a 2d       	mov	r18, r10
    6dc0:	3b 2d       	mov	r19, r11
    6dc2:	4c 2d       	mov	r20, r12
    6dc4:	5d 2d       	mov	r21, r13
    6dc6:	6e 2d       	mov	r22, r14
    6dc8:	7f 2d       	mov	r23, r15
    6dca:	80 2f       	mov	r24, r16
    6dcc:	91 2f       	mov	r25, r17
    6dce:	82 2f       	mov	r24, r18
    6dd0:	89 ab       	std	Y+49, r24	; 0x31
						u64	/= 	100U;
    6dd2:	2e 80       	ldd	r2, Y+6	; 0x06
    6dd4:	3f 80       	ldd	r3, Y+7	; 0x07
    6dd6:	48 84       	ldd	r4, Y+8	; 0x08
    6dd8:	59 84       	ldd	r5, Y+9	; 0x09
    6dda:	6a 84       	ldd	r6, Y+10	; 0x0a
    6ddc:	7b 84       	ldd	r7, Y+11	; 0x0b
    6dde:	8c 84       	ldd	r8, Y+12	; 0x0c
    6de0:	9d 84       	ldd	r9, Y+13	; 0x0d
    6de2:	0f 2e       	mov	r0, r31
    6de4:	f4 e6       	ldi	r31, 0x64	; 100
    6de6:	af 2e       	mov	r10, r31
    6de8:	f0 2d       	mov	r31, r0
    6dea:	b1 2c       	mov	r11, r1
    6dec:	c1 2c       	mov	r12, r1
    6dee:	d1 2c       	mov	r13, r1
    6df0:	e1 2c       	mov	r14, r1
    6df2:	f1 2c       	mov	r15, r1
    6df4:	00 e0       	ldi	r16, 0x00	; 0
    6df6:	10 e0       	ldi	r17, 0x00	; 0
    6df8:	22 2d       	mov	r18, r2
    6dfa:	33 2d       	mov	r19, r3
    6dfc:	44 2d       	mov	r20, r4
    6dfe:	55 2d       	mov	r21, r5
    6e00:	66 2d       	mov	r22, r6
    6e02:	77 2d       	mov	r23, r7
    6e04:	88 2d       	mov	r24, r8
    6e06:	99 2d       	mov	r25, r9
    6e08:	0f 94 e3 2d 	call	0x25bc6	; 0x25bc6 <__udivdi3>
    6e0c:	a2 2e       	mov	r10, r18
    6e0e:	b3 2e       	mov	r11, r19
    6e10:	c4 2e       	mov	r12, r20
    6e12:	d5 2e       	mov	r13, r21
    6e14:	e6 2e       	mov	r14, r22
    6e16:	f7 2e       	mov	r15, r23
    6e18:	08 2f       	mov	r16, r24
    6e1a:	19 2f       	mov	r17, r25
    6e1c:	ae 82       	std	Y+6, r10	; 0x06
    6e1e:	bf 82       	std	Y+7, r11	; 0x07
    6e20:	c8 86       	std	Y+8, r12	; 0x08
    6e22:	d9 86       	std	Y+9, r13	; 0x09
    6e24:	ea 86       	std	Y+10, r14	; 0x0a
    6e26:	fb 86       	std	Y+11, r15	; 0x0b
    6e28:	0c 87       	std	Y+12, r16	; 0x0c
    6e2a:	1d 87       	std	Y+13, r17	; 0x0d
						calDat.hour		= (uint8_t) (u64 % 100U);
    6e2c:	2e 80       	ldd	r2, Y+6	; 0x06
    6e2e:	3f 80       	ldd	r3, Y+7	; 0x07
    6e30:	48 84       	ldd	r4, Y+8	; 0x08
    6e32:	59 84       	ldd	r5, Y+9	; 0x09
    6e34:	6a 84       	ldd	r6, Y+10	; 0x0a
    6e36:	7b 84       	ldd	r7, Y+11	; 0x0b
    6e38:	8c 84       	ldd	r8, Y+12	; 0x0c
    6e3a:	9d 84       	ldd	r9, Y+13	; 0x0d
    6e3c:	0f 2e       	mov	r0, r31
    6e3e:	f4 e6       	ldi	r31, 0x64	; 100
    6e40:	af 2e       	mov	r10, r31
    6e42:	f0 2d       	mov	r31, r0
    6e44:	b1 2c       	mov	r11, r1
    6e46:	c1 2c       	mov	r12, r1
    6e48:	d1 2c       	mov	r13, r1
    6e4a:	e1 2c       	mov	r14, r1
    6e4c:	f1 2c       	mov	r15, r1
    6e4e:	00 e0       	ldi	r16, 0x00	; 0
    6e50:	10 e0       	ldi	r17, 0x00	; 0
    6e52:	22 2d       	mov	r18, r2
    6e54:	33 2d       	mov	r19, r3
    6e56:	44 2d       	mov	r20, r4
    6e58:	55 2d       	mov	r21, r5
    6e5a:	66 2d       	mov	r22, r6
    6e5c:	77 2d       	mov	r23, r7
    6e5e:	88 2d       	mov	r24, r8
    6e60:	99 2d       	mov	r25, r9
    6e62:	0f 94 e1 2d 	call	0x25bc2	; 0x25bc2 <__umoddi3>
    6e66:	a2 2e       	mov	r10, r18
    6e68:	b3 2e       	mov	r11, r19
    6e6a:	c4 2e       	mov	r12, r20
    6e6c:	d5 2e       	mov	r13, r21
    6e6e:	e6 2e       	mov	r14, r22
    6e70:	f7 2e       	mov	r15, r23
    6e72:	08 2f       	mov	r16, r24
    6e74:	19 2f       	mov	r17, r25
    6e76:	2a 2d       	mov	r18, r10
    6e78:	3b 2d       	mov	r19, r11
    6e7a:	4c 2d       	mov	r20, r12
    6e7c:	5d 2d       	mov	r21, r13
    6e7e:	6e 2d       	mov	r22, r14
    6e80:	7f 2d       	mov	r23, r15
    6e82:	80 2f       	mov	r24, r16
    6e84:	91 2f       	mov	r25, r17
    6e86:	82 2f       	mov	r24, r18
    6e88:	8a ab       	std	Y+50, r24	; 0x32
						u64	/= 	100U;
    6e8a:	2e 80       	ldd	r2, Y+6	; 0x06
    6e8c:	3f 80       	ldd	r3, Y+7	; 0x07
    6e8e:	48 84       	ldd	r4, Y+8	; 0x08
    6e90:	59 84       	ldd	r5, Y+9	; 0x09
    6e92:	6a 84       	ldd	r6, Y+10	; 0x0a
    6e94:	7b 84       	ldd	r7, Y+11	; 0x0b
    6e96:	8c 84       	ldd	r8, Y+12	; 0x0c
    6e98:	9d 84       	ldd	r9, Y+13	; 0x0d
    6e9a:	0f 2e       	mov	r0, r31
    6e9c:	f4 e6       	ldi	r31, 0x64	; 100
    6e9e:	af 2e       	mov	r10, r31
    6ea0:	f0 2d       	mov	r31, r0
    6ea2:	b1 2c       	mov	r11, r1
    6ea4:	c1 2c       	mov	r12, r1
    6ea6:	d1 2c       	mov	r13, r1
    6ea8:	e1 2c       	mov	r14, r1
    6eaa:	f1 2c       	mov	r15, r1
    6eac:	00 e0       	ldi	r16, 0x00	; 0
    6eae:	10 e0       	ldi	r17, 0x00	; 0
    6eb0:	22 2d       	mov	r18, r2
    6eb2:	33 2d       	mov	r19, r3
    6eb4:	44 2d       	mov	r20, r4
    6eb6:	55 2d       	mov	r21, r5
    6eb8:	66 2d       	mov	r22, r6
    6eba:	77 2d       	mov	r23, r7
    6ebc:	88 2d       	mov	r24, r8
    6ebe:	99 2d       	mov	r25, r9
    6ec0:	0f 94 e3 2d 	call	0x25bc6	; 0x25bc6 <__udivdi3>
    6ec4:	a2 2e       	mov	r10, r18
    6ec6:	b3 2e       	mov	r11, r19
    6ec8:	c4 2e       	mov	r12, r20
    6eca:	d5 2e       	mov	r13, r21
    6ecc:	e6 2e       	mov	r14, r22
    6ece:	f7 2e       	mov	r15, r23
    6ed0:	08 2f       	mov	r16, r24
    6ed2:	19 2f       	mov	r17, r25
    6ed4:	ae 82       	std	Y+6, r10	; 0x06
    6ed6:	bf 82       	std	Y+7, r11	; 0x07
    6ed8:	c8 86       	std	Y+8, r12	; 0x08
    6eda:	d9 86       	std	Y+9, r13	; 0x09
    6edc:	ea 86       	std	Y+10, r14	; 0x0a
    6ede:	fb 86       	std	Y+11, r15	; 0x0b
    6ee0:	0c 87       	std	Y+12, r16	; 0x0c
    6ee2:	1d 87       	std	Y+13, r17	; 0x0d
						calDat.date		= (uint8_t) (u64 % 100U) - 1;
    6ee4:	2e 80       	ldd	r2, Y+6	; 0x06
    6ee6:	3f 80       	ldd	r3, Y+7	; 0x07
    6ee8:	48 84       	ldd	r4, Y+8	; 0x08
    6eea:	59 84       	ldd	r5, Y+9	; 0x09
    6eec:	6a 84       	ldd	r6, Y+10	; 0x0a
    6eee:	7b 84       	ldd	r7, Y+11	; 0x0b
    6ef0:	8c 84       	ldd	r8, Y+12	; 0x0c
    6ef2:	9d 84       	ldd	r9, Y+13	; 0x0d
    6ef4:	0f 2e       	mov	r0, r31
    6ef6:	f4 e6       	ldi	r31, 0x64	; 100
    6ef8:	af 2e       	mov	r10, r31
    6efa:	f0 2d       	mov	r31, r0
    6efc:	b1 2c       	mov	r11, r1
    6efe:	c1 2c       	mov	r12, r1
    6f00:	d1 2c       	mov	r13, r1
    6f02:	e1 2c       	mov	r14, r1
    6f04:	f1 2c       	mov	r15, r1
    6f06:	00 e0       	ldi	r16, 0x00	; 0
    6f08:	10 e0       	ldi	r17, 0x00	; 0
    6f0a:	22 2d       	mov	r18, r2
    6f0c:	33 2d       	mov	r19, r3
    6f0e:	44 2d       	mov	r20, r4
    6f10:	55 2d       	mov	r21, r5
    6f12:	66 2d       	mov	r22, r6
    6f14:	77 2d       	mov	r23, r7
    6f16:	88 2d       	mov	r24, r8
    6f18:	99 2d       	mov	r25, r9
    6f1a:	0f 94 e1 2d 	call	0x25bc2	; 0x25bc2 <__umoddi3>
    6f1e:	a2 2e       	mov	r10, r18
    6f20:	b3 2e       	mov	r11, r19
    6f22:	c4 2e       	mov	r12, r20
    6f24:	d5 2e       	mov	r13, r21
    6f26:	e6 2e       	mov	r14, r22
    6f28:	f7 2e       	mov	r15, r23
    6f2a:	08 2f       	mov	r16, r24
    6f2c:	19 2f       	mov	r17, r25
    6f2e:	2a 2d       	mov	r18, r10
    6f30:	3b 2d       	mov	r19, r11
    6f32:	4c 2d       	mov	r20, r12
    6f34:	5d 2d       	mov	r21, r13
    6f36:	6e 2d       	mov	r22, r14
    6f38:	7f 2d       	mov	r23, r15
    6f3a:	80 2f       	mov	r24, r16
    6f3c:	91 2f       	mov	r25, r17
    6f3e:	82 2f       	mov	r24, r18
    6f40:	81 50       	subi	r24, 0x01	; 1
    6f42:	8b ab       	std	Y+51, r24	; 0x33
						u64	/= 	100U;
    6f44:	2e 80       	ldd	r2, Y+6	; 0x06
    6f46:	3f 80       	ldd	r3, Y+7	; 0x07
    6f48:	48 84       	ldd	r4, Y+8	; 0x08
    6f4a:	59 84       	ldd	r5, Y+9	; 0x09
    6f4c:	6a 84       	ldd	r6, Y+10	; 0x0a
    6f4e:	7b 84       	ldd	r7, Y+11	; 0x0b
    6f50:	8c 84       	ldd	r8, Y+12	; 0x0c
    6f52:	9d 84       	ldd	r9, Y+13	; 0x0d
    6f54:	0f 2e       	mov	r0, r31
    6f56:	f4 e6       	ldi	r31, 0x64	; 100
    6f58:	af 2e       	mov	r10, r31
    6f5a:	f0 2d       	mov	r31, r0
    6f5c:	b1 2c       	mov	r11, r1
    6f5e:	c1 2c       	mov	r12, r1
    6f60:	d1 2c       	mov	r13, r1
    6f62:	e1 2c       	mov	r14, r1
    6f64:	f1 2c       	mov	r15, r1
    6f66:	00 e0       	ldi	r16, 0x00	; 0
    6f68:	10 e0       	ldi	r17, 0x00	; 0
    6f6a:	22 2d       	mov	r18, r2
    6f6c:	33 2d       	mov	r19, r3
    6f6e:	44 2d       	mov	r20, r4
    6f70:	55 2d       	mov	r21, r5
    6f72:	66 2d       	mov	r22, r6
    6f74:	77 2d       	mov	r23, r7
    6f76:	88 2d       	mov	r24, r8
    6f78:	99 2d       	mov	r25, r9
    6f7a:	0f 94 e3 2d 	call	0x25bc6	; 0x25bc6 <__udivdi3>
    6f7e:	a2 2e       	mov	r10, r18
    6f80:	b3 2e       	mov	r11, r19
    6f82:	c4 2e       	mov	r12, r20
    6f84:	d5 2e       	mov	r13, r21
    6f86:	e6 2e       	mov	r14, r22
    6f88:	f7 2e       	mov	r15, r23
    6f8a:	08 2f       	mov	r16, r24
    6f8c:	19 2f       	mov	r17, r25
    6f8e:	ae 82       	std	Y+6, r10	; 0x06
    6f90:	bf 82       	std	Y+7, r11	; 0x07
    6f92:	c8 86       	std	Y+8, r12	; 0x08
    6f94:	d9 86       	std	Y+9, r13	; 0x09
    6f96:	ea 86       	std	Y+10, r14	; 0x0a
    6f98:	fb 86       	std	Y+11, r15	; 0x0b
    6f9a:	0c 87       	std	Y+12, r16	; 0x0c
    6f9c:	1d 87       	std	Y+13, r17	; 0x0d
						calDat.month	= (uint8_t) (u64 % 100U) - 1;
    6f9e:	2e 80       	ldd	r2, Y+6	; 0x06
    6fa0:	3f 80       	ldd	r3, Y+7	; 0x07
    6fa2:	48 84       	ldd	r4, Y+8	; 0x08
    6fa4:	59 84       	ldd	r5, Y+9	; 0x09
    6fa6:	6a 84       	ldd	r6, Y+10	; 0x0a
    6fa8:	7b 84       	ldd	r7, Y+11	; 0x0b
    6faa:	8c 84       	ldd	r8, Y+12	; 0x0c
    6fac:	9d 84       	ldd	r9, Y+13	; 0x0d
    6fae:	0f 2e       	mov	r0, r31
    6fb0:	f4 e6       	ldi	r31, 0x64	; 100
    6fb2:	af 2e       	mov	r10, r31
    6fb4:	f0 2d       	mov	r31, r0
    6fb6:	b1 2c       	mov	r11, r1
    6fb8:	c1 2c       	mov	r12, r1
    6fba:	d1 2c       	mov	r13, r1
    6fbc:	e1 2c       	mov	r14, r1
    6fbe:	f1 2c       	mov	r15, r1
    6fc0:	00 e0       	ldi	r16, 0x00	; 0
    6fc2:	10 e0       	ldi	r17, 0x00	; 0
    6fc4:	22 2d       	mov	r18, r2
    6fc6:	33 2d       	mov	r19, r3
    6fc8:	44 2d       	mov	r20, r4
    6fca:	55 2d       	mov	r21, r5
    6fcc:	66 2d       	mov	r22, r6
    6fce:	77 2d       	mov	r23, r7
    6fd0:	88 2d       	mov	r24, r8
    6fd2:	99 2d       	mov	r25, r9
    6fd4:	0f 94 e1 2d 	call	0x25bc2	; 0x25bc2 <__umoddi3>
    6fd8:	a2 2e       	mov	r10, r18
    6fda:	b3 2e       	mov	r11, r19
    6fdc:	c4 2e       	mov	r12, r20
    6fde:	d5 2e       	mov	r13, r21
    6fe0:	e6 2e       	mov	r14, r22
    6fe2:	f7 2e       	mov	r15, r23
    6fe4:	08 2f       	mov	r16, r24
    6fe6:	19 2f       	mov	r17, r25
    6fe8:	2a 2d       	mov	r18, r10
    6fea:	3b 2d       	mov	r19, r11
    6fec:	4c 2d       	mov	r20, r12
    6fee:	5d 2d       	mov	r21, r13
    6ff0:	6e 2d       	mov	r22, r14
    6ff2:	7f 2d       	mov	r23, r15
    6ff4:	80 2f       	mov	r24, r16
    6ff6:	91 2f       	mov	r25, r17
    6ff8:	82 2f       	mov	r24, r18
    6ffa:	81 50       	subi	r24, 0x01	; 1
    6ffc:	8c ab       	std	Y+52, r24	; 0x34
						u64	/= 	100U;
    6ffe:	2e 80       	ldd	r2, Y+6	; 0x06
    7000:	3f 80       	ldd	r3, Y+7	; 0x07
    7002:	48 84       	ldd	r4, Y+8	; 0x08
    7004:	59 84       	ldd	r5, Y+9	; 0x09
    7006:	6a 84       	ldd	r6, Y+10	; 0x0a
    7008:	7b 84       	ldd	r7, Y+11	; 0x0b
    700a:	8c 84       	ldd	r8, Y+12	; 0x0c
    700c:	9d 84       	ldd	r9, Y+13	; 0x0d
    700e:	0f 2e       	mov	r0, r31
    7010:	f4 e6       	ldi	r31, 0x64	; 100
    7012:	af 2e       	mov	r10, r31
    7014:	f0 2d       	mov	r31, r0
    7016:	b1 2c       	mov	r11, r1
    7018:	c1 2c       	mov	r12, r1
    701a:	d1 2c       	mov	r13, r1
    701c:	e1 2c       	mov	r14, r1
    701e:	f1 2c       	mov	r15, r1
    7020:	00 e0       	ldi	r16, 0x00	; 0
    7022:	10 e0       	ldi	r17, 0x00	; 0
    7024:	22 2d       	mov	r18, r2
    7026:	33 2d       	mov	r19, r3
    7028:	44 2d       	mov	r20, r4
    702a:	55 2d       	mov	r21, r5
    702c:	66 2d       	mov	r22, r6
    702e:	77 2d       	mov	r23, r7
    7030:	88 2d       	mov	r24, r8
    7032:	99 2d       	mov	r25, r9
    7034:	0f 94 e3 2d 	call	0x25bc6	; 0x25bc6 <__udivdi3>
    7038:	a2 2e       	mov	r10, r18
    703a:	b3 2e       	mov	r11, r19
    703c:	c4 2e       	mov	r12, r20
    703e:	d5 2e       	mov	r13, r21
    7040:	e6 2e       	mov	r14, r22
    7042:	f7 2e       	mov	r15, r23
    7044:	08 2f       	mov	r16, r24
    7046:	19 2f       	mov	r17, r25
    7048:	ae 82       	std	Y+6, r10	; 0x06
    704a:	bf 82       	std	Y+7, r11	; 0x07
    704c:	c8 86       	std	Y+8, r12	; 0x08
    704e:	d9 86       	std	Y+9, r13	; 0x09
    7050:	ea 86       	std	Y+10, r14	; 0x0a
    7052:	fb 86       	std	Y+11, r15	; 0x0b
    7054:	0c 87       	std	Y+12, r16	; 0x0c
    7056:	1d 87       	std	Y+13, r17	; 0x0d
						calDat.year		= (uint16_t) u64;
    7058:	8e 81       	ldd	r24, Y+6	; 0x06
    705a:	9f 81       	ldd	r25, Y+7	; 0x07
    705c:	8d ab       	std	Y+53, r24	; 0x35
    705e:	9e ab       	std	Y+54, r25	; 0x36

						uint32_t l_ts	= calendar_date_to_timestamp(&calDat);
    7060:	ce 01       	movw	r24, r28
    7062:	c0 96       	adiw	r24, 0x30	; 48
    7064:	0e 94 2b 49 	call	0x9256	; 0x9256 <calendar_date_to_timestamp>
    7068:	dc 01       	movw	r26, r24
    706a:	cb 01       	movw	r24, r22
    706c:	8f 8f       	std	Y+31, r24	; 0x1f
    706e:	98 a3       	std	Y+32, r25	; 0x20
    7070:	a9 a3       	std	Y+33, r26	; 0x21
    7072:	ba a3       	std	Y+34, r27	; 0x22

						flags = cpu_irq_save();
    7074:	0e 94 68 1e 	call	0x3cd0	; 0x3cd0 <cpu_irq_save>
    7078:	8b a3       	std	Y+35, r24	; 0x23
						l_ts		   -= (uint32_t)(g_milliseconds_cnt64 / 1000);
    707a:	20 90 54 26 	lds	r2, 0x2654	; 0x802654 <g_milliseconds_cnt64>
    707e:	30 90 55 26 	lds	r3, 0x2655	; 0x802655 <g_milliseconds_cnt64+0x1>
    7082:	40 90 56 26 	lds	r4, 0x2656	; 0x802656 <g_milliseconds_cnt64+0x2>
    7086:	50 90 57 26 	lds	r5, 0x2657	; 0x802657 <g_milliseconds_cnt64+0x3>
    708a:	60 90 58 26 	lds	r6, 0x2658	; 0x802658 <g_milliseconds_cnt64+0x4>
    708e:	70 90 59 26 	lds	r7, 0x2659	; 0x802659 <g_milliseconds_cnt64+0x5>
    7092:	80 90 5a 26 	lds	r8, 0x265A	; 0x80265a <g_milliseconds_cnt64+0x6>
    7096:	90 90 5b 26 	lds	r9, 0x265B	; 0x80265b <g_milliseconds_cnt64+0x7>
    709a:	0f 2e       	mov	r0, r31
    709c:	f8 ee       	ldi	r31, 0xE8	; 232
    709e:	af 2e       	mov	r10, r31
    70a0:	f0 2d       	mov	r31, r0
    70a2:	0f 2e       	mov	r0, r31
    70a4:	f3 e0       	ldi	r31, 0x03	; 3
    70a6:	bf 2e       	mov	r11, r31
    70a8:	f0 2d       	mov	r31, r0
    70aa:	c1 2c       	mov	r12, r1
    70ac:	d1 2c       	mov	r13, r1
    70ae:	e1 2c       	mov	r14, r1
    70b0:	f1 2c       	mov	r15, r1
    70b2:	00 e0       	ldi	r16, 0x00	; 0
    70b4:	10 e0       	ldi	r17, 0x00	; 0
    70b6:	22 2d       	mov	r18, r2
    70b8:	33 2d       	mov	r19, r3
    70ba:	44 2d       	mov	r20, r4
    70bc:	55 2d       	mov	r21, r5
    70be:	66 2d       	mov	r22, r6
    70c0:	77 2d       	mov	r23, r7
    70c2:	88 2d       	mov	r24, r8
    70c4:	99 2d       	mov	r25, r9
    70c6:	0f 94 e3 2d 	call	0x25bc6	; 0x25bc6 <__udivdi3>
    70ca:	a2 2e       	mov	r10, r18
    70cc:	b3 2e       	mov	r11, r19
    70ce:	c4 2e       	mov	r12, r20
    70d0:	d5 2e       	mov	r13, r21
    70d2:	e6 2e       	mov	r14, r22
    70d4:	f7 2e       	mov	r15, r23
    70d6:	08 2f       	mov	r16, r24
    70d8:	19 2f       	mov	r17, r25
    70da:	2a 2d       	mov	r18, r10
    70dc:	3b 2d       	mov	r19, r11
    70de:	4c 2d       	mov	r20, r12
    70e0:	5d 2d       	mov	r21, r13
    70e2:	6e 2d       	mov	r22, r14
    70e4:	7f 2d       	mov	r23, r15
    70e6:	80 2f       	mov	r24, r16
    70e8:	91 2f       	mov	r25, r17
    70ea:	8f 8d       	ldd	r24, Y+31	; 0x1f
    70ec:	98 a1       	ldd	r25, Y+32	; 0x20
    70ee:	a9 a1       	ldd	r26, Y+33	; 0x21
    70f0:	ba a1       	ldd	r27, Y+34	; 0x22
    70f2:	82 1b       	sub	r24, r18
    70f4:	93 0b       	sbc	r25, r19
    70f6:	a4 0b       	sbc	r26, r20
    70f8:	b5 0b       	sbc	r27, r21
    70fa:	8f 8f       	std	Y+31, r24	; 0x1f
    70fc:	98 a3       	std	Y+32, r25	; 0x20
    70fe:	a9 a3       	std	Y+33, r26	; 0x21
    7100:	ba a3       	std	Y+34, r27	; 0x22
						g_boot_time_ts	= l_ts;
    7102:	8f 8d       	ldd	r24, Y+31	; 0x1f
    7104:	98 a1       	ldd	r25, Y+32	; 0x20
    7106:	a9 a1       	ldd	r26, Y+33	; 0x21
    7108:	ba a1       	ldd	r27, Y+34	; 0x22
    710a:	80 93 5c 26 	sts	0x265C, r24	; 0x80265c <g_boot_time_ts>
    710e:	90 93 5d 26 	sts	0x265D, r25	; 0x80265d <g_boot_time_ts+0x1>
    7112:	a0 93 5e 26 	sts	0x265E, r26	; 0x80265e <g_boot_time_ts+0x2>
    7116:	b0 93 5f 26 	sts	0x265F, r27	; 0x80265f <g_boot_time_ts+0x3>
						cpu_irq_restore(flags);
    711a:	8b a1       	ldd	r24, Y+35	; 0x23
    711c:	0e 94 78 1e 	call	0x3cf0	; 0x3cf0 <cpu_irq_restore>
					}
				break;
    7120:	e0 c0       	rjmp	.+448    	; 0x72e2 <serial_filter_inStream+0xb3a>
				case  6:
				case  7:
				case 10:
				case 11:
				case 12:
					ptr += myStringToFloat(ptr, &fVal);
    7122:	9e 01       	movw	r18, r28
    7124:	26 5d       	subi	r18, 0xD6	; 214
    7126:	3f 4f       	sbci	r19, 0xFF	; 255
    7128:	89 81       	ldd	r24, Y+1	; 0x01
    712a:	9a 81       	ldd	r25, Y+2	; 0x02
    712c:	b9 01       	movw	r22, r18
    712e:	0e 94 0d d9 	call	0x1b21a	; 0x1b21a <myStringToFloat>
    7132:	9c 01       	movw	r18, r24
    7134:	89 81       	ldd	r24, Y+1	; 0x01
    7136:	9a 81       	ldd	r25, Y+2	; 0x02
    7138:	82 0f       	add	r24, r18
    713a:	93 1f       	adc	r25, r19
    713c:	89 83       	std	Y+1, r24	; 0x01
    713e:	9a 83       	std	Y+2, r25	; 0x02
					if        (idx ==  3) {
    7140:	8b 81       	ldd	r24, Y+3	; 0x03
    7142:	83 30       	cpi	r24, 0x03	; 3
    7144:	d9 f4       	brne	.+54     	; 0x717c <serial_filter_inStream+0x9d4>
						if (fVal) {
    7146:	8a a5       	ldd	r24, Y+42	; 0x2a
    7148:	9b a5       	ldd	r25, Y+43	; 0x2b
    714a:	ac a5       	ldd	r26, Y+44	; 0x2c
    714c:	bd a5       	ldd	r27, Y+45	; 0x2d
    714e:	20 e0       	ldi	r18, 0x00	; 0
    7150:	30 e0       	ldi	r19, 0x00	; 0
    7152:	a9 01       	movw	r20, r18
    7154:	bc 01       	movw	r22, r24
    7156:	cd 01       	movw	r24, r26
    7158:	0f 94 0d 25 	call	0x24a1a	; 0x24a1a <__cmpsf2>
    715c:	88 23       	and	r24, r24
    715e:	09 f4       	brne	.+2      	; 0x7162 <serial_filter_inStream+0x9ba>
						g_gns_dop_p = fVal;

					} else if (idx == 12) {
						g_gns_dop_v = fVal;
					}
				break;
    7160:	c2 c0       	rjmp	.+388    	; 0x72e6 <serial_filter_inStream+0xb3e>
				case 11:
				case 12:
					ptr += myStringToFloat(ptr, &fVal);
					if        (idx ==  3) {
						if (fVal) {
							g_gns_lat = fVal;
    7162:	8a a5       	ldd	r24, Y+42	; 0x2a
    7164:	9b a5       	ldd	r25, Y+43	; 0x2b
    7166:	ac a5       	ldd	r26, Y+44	; 0x2c
    7168:	bd a5       	ldd	r27, Y+45	; 0x2d
    716a:	80 93 84 26 	sts	0x2684, r24	; 0x802684 <g_gns_lat>
    716e:	90 93 85 26 	sts	0x2685, r25	; 0x802685 <g_gns_lat+0x1>
    7172:	a0 93 86 26 	sts	0x2686, r26	; 0x802686 <g_gns_lat+0x2>
    7176:	b0 93 87 26 	sts	0x2687, r27	; 0x802687 <g_gns_lat+0x3>
						g_gns_dop_p = fVal;

					} else if (idx == 12) {
						g_gns_dop_v = fVal;
					}
				break;
    717a:	b5 c0       	rjmp	.+362    	; 0x72e6 <serial_filter_inStream+0xb3e>
					if        (idx ==  3) {
						if (fVal) {
							g_gns_lat = fVal;
						}

					} else if (idx ==  4) {
    717c:	8b 81       	ldd	r24, Y+3	; 0x03
    717e:	84 30       	cpi	r24, 0x04	; 4
    7180:	d9 f4       	brne	.+54     	; 0x71b8 <serial_filter_inStream+0xa10>
						if (fVal) {
    7182:	8a a5       	ldd	r24, Y+42	; 0x2a
    7184:	9b a5       	ldd	r25, Y+43	; 0x2b
    7186:	ac a5       	ldd	r26, Y+44	; 0x2c
    7188:	bd a5       	ldd	r27, Y+45	; 0x2d
    718a:	20 e0       	ldi	r18, 0x00	; 0
    718c:	30 e0       	ldi	r19, 0x00	; 0
    718e:	a9 01       	movw	r20, r18
    7190:	bc 01       	movw	r22, r24
    7192:	cd 01       	movw	r24, r26
    7194:	0f 94 0d 25 	call	0x24a1a	; 0x24a1a <__cmpsf2>
    7198:	88 23       	and	r24, r24
    719a:	09 f4       	brne	.+2      	; 0x719e <serial_filter_inStream+0x9f6>
						g_gns_dop_p = fVal;

					} else if (idx == 12) {
						g_gns_dop_v = fVal;
					}
				break;
    719c:	a4 c0       	rjmp	.+328    	; 0x72e6 <serial_filter_inStream+0xb3e>
							g_gns_lat = fVal;
						}

					} else if (idx ==  4) {
						if (fVal) {
							g_gns_lon = fVal;
    719e:	8a a5       	ldd	r24, Y+42	; 0x2a
    71a0:	9b a5       	ldd	r25, Y+43	; 0x2b
    71a2:	ac a5       	ldd	r26, Y+44	; 0x2c
    71a4:	bd a5       	ldd	r27, Y+45	; 0x2d
    71a6:	80 93 88 26 	sts	0x2688, r24	; 0x802688 <g_gns_lon>
    71aa:	90 93 89 26 	sts	0x2689, r25	; 0x802689 <g_gns_lon+0x1>
    71ae:	a0 93 8a 26 	sts	0x268A, r26	; 0x80268a <g_gns_lon+0x2>
    71b2:	b0 93 8b 26 	sts	0x268B, r27	; 0x80268b <g_gns_lon+0x3>
						g_gns_dop_p = fVal;

					} else if (idx == 12) {
						g_gns_dop_v = fVal;
					}
				break;
    71b6:	97 c0       	rjmp	.+302    	; 0x72e6 <serial_filter_inStream+0xb3e>
					} else if (idx ==  4) {
						if (fVal) {
							g_gns_lon = fVal;
						}

					} else if (idx ==  5) {
    71b8:	8b 81       	ldd	r24, Y+3	; 0x03
    71ba:	85 30       	cpi	r24, 0x05	; 5
    71bc:	c1 f5       	brne	.+112    	; 0x722e <serial_filter_inStream+0xa86>
						if (fVal) {
    71be:	8a a5       	ldd	r24, Y+42	; 0x2a
    71c0:	9b a5       	ldd	r25, Y+43	; 0x2b
    71c2:	ac a5       	ldd	r26, Y+44	; 0x2c
    71c4:	bd a5       	ldd	r27, Y+45	; 0x2d
    71c6:	20 e0       	ldi	r18, 0x00	; 0
    71c8:	30 e0       	ldi	r19, 0x00	; 0
    71ca:	a9 01       	movw	r20, r18
    71cc:	bc 01       	movw	r22, r24
    71ce:	cd 01       	movw	r24, r26
    71d0:	0f 94 0d 25 	call	0x24a1a	; 0x24a1a <__cmpsf2>
    71d4:	88 23       	and	r24, r24
    71d6:	09 f4       	brne	.+2      	; 0x71da <serial_filter_inStream+0xa32>
						g_gns_dop_p = fVal;

					} else if (idx == 12) {
						g_gns_dop_v = fVal;
					}
				break;
    71d8:	86 c0       	rjmp	.+268    	; 0x72e6 <serial_filter_inStream+0xb3e>
							g_gns_lon = fVal;
						}

					} else if (idx ==  5) {
						if (fVal) {
							g_gns_msl_alt_m = fVal;
    71da:	8a a5       	ldd	r24, Y+42	; 0x2a
    71dc:	9b a5       	ldd	r25, Y+43	; 0x2b
    71de:	ac a5       	ldd	r26, Y+44	; 0x2c
    71e0:	bd a5       	ldd	r27, Y+45	; 0x2d
    71e2:	80 93 8c 26 	sts	0x268C, r24	; 0x80268c <g_gns_msl_alt_m>
    71e6:	90 93 8d 26 	sts	0x268D, r25	; 0x80268d <g_gns_msl_alt_m+0x1>
    71ea:	a0 93 8e 26 	sts	0x268E, r26	; 0x80268e <g_gns_msl_alt_m+0x2>
    71ee:	b0 93 8f 26 	sts	0x268F, r27	; 0x80268f <g_gns_msl_alt_m+0x3>
							if (g_qnh_is_auto) {
    71f2:	80 91 69 2a 	lds	r24, 0x2A69	; 0x802a69 <g_qnh_is_auto>
    71f6:	88 23       	and	r24, r24
    71f8:	09 f4       	brne	.+2      	; 0x71fc <serial_filter_inStream+0xa54>
    71fa:	75 c0       	rjmp	.+234    	; 0x72e6 <serial_filter_inStream+0xb3e>
								g_qnh_height_m = (int16_t) (0.5f + fVal);
    71fc:	8a a5       	ldd	r24, Y+42	; 0x2a
    71fe:	9b a5       	ldd	r25, Y+43	; 0x2b
    7200:	ac a5       	ldd	r26, Y+44	; 0x2c
    7202:	bd a5       	ldd	r27, Y+45	; 0x2d
    7204:	20 e0       	ldi	r18, 0x00	; 0
    7206:	30 e0       	ldi	r19, 0x00	; 0
    7208:	40 e0       	ldi	r20, 0x00	; 0
    720a:	5f e3       	ldi	r21, 0x3F	; 63
    720c:	bc 01       	movw	r22, r24
    720e:	cd 01       	movw	r24, r26
    7210:	0f 94 a9 24 	call	0x24952	; 0x24952 <__addsf3>
    7214:	dc 01       	movw	r26, r24
    7216:	cb 01       	movw	r24, r22
    7218:	bc 01       	movw	r22, r24
    721a:	cd 01       	movw	r24, r26
    721c:	0f 94 b6 25 	call	0x24b6c	; 0x24b6c <__fixsfsi>
    7220:	dc 01       	movw	r26, r24
    7222:	cb 01       	movw	r24, r22
    7224:	80 93 6a 2a 	sts	0x2A6A, r24	; 0x802a6a <g_qnh_height_m>
    7228:	90 93 6b 2a 	sts	0x2A6B, r25	; 0x802a6b <g_qnh_height_m+0x1>
						g_gns_dop_p = fVal;

					} else if (idx == 12) {
						g_gns_dop_v = fVal;
					}
				break;
    722c:	5c c0       	rjmp	.+184    	; 0x72e6 <serial_filter_inStream+0xb3e>
							if (g_qnh_is_auto) {
								g_qnh_height_m = (int16_t) (0.5f + fVal);
							}
						}

					} else if (idx ==  6) {
    722e:	8b 81       	ldd	r24, Y+3	; 0x03
    7230:	86 30       	cpi	r24, 0x06	; 6
    7232:	69 f4       	brne	.+26     	; 0x724e <serial_filter_inStream+0xaa6>
						g_gns_speed_kmPh = fVal;
    7234:	8a a5       	ldd	r24, Y+42	; 0x2a
    7236:	9b a5       	ldd	r25, Y+43	; 0x2b
    7238:	ac a5       	ldd	r26, Y+44	; 0x2c
    723a:	bd a5       	ldd	r27, Y+45	; 0x2d
    723c:	80 93 90 26 	sts	0x2690, r24	; 0x802690 <g_gns_speed_kmPh>
    7240:	90 93 91 26 	sts	0x2691, r25	; 0x802691 <g_gns_speed_kmPh+0x1>
    7244:	a0 93 92 26 	sts	0x2692, r26	; 0x802692 <g_gns_speed_kmPh+0x2>
    7248:	b0 93 93 26 	sts	0x2693, r27	; 0x802693 <g_gns_speed_kmPh+0x3>
						g_gns_dop_p = fVal;

					} else if (idx == 12) {
						g_gns_dop_v = fVal;
					}
				break;
    724c:	4c c0       	rjmp	.+152    	; 0x72e6 <serial_filter_inStream+0xb3e>
						}

					} else if (idx ==  6) {
						g_gns_speed_kmPh = fVal;

					} else if (idx ==  7) {
    724e:	8b 81       	ldd	r24, Y+3	; 0x03
    7250:	87 30       	cpi	r24, 0x07	; 7
    7252:	69 f4       	brne	.+26     	; 0x726e <serial_filter_inStream+0xac6>
						g_gns_course_deg = fVal;
    7254:	8a a5       	ldd	r24, Y+42	; 0x2a
    7256:	9b a5       	ldd	r25, Y+43	; 0x2b
    7258:	ac a5       	ldd	r26, Y+44	; 0x2c
    725a:	bd a5       	ldd	r27, Y+45	; 0x2d
    725c:	80 93 94 26 	sts	0x2694, r24	; 0x802694 <g_gns_course_deg>
    7260:	90 93 95 26 	sts	0x2695, r25	; 0x802695 <g_gns_course_deg+0x1>
    7264:	a0 93 96 26 	sts	0x2696, r26	; 0x802696 <g_gns_course_deg+0x2>
    7268:	b0 93 97 26 	sts	0x2697, r27	; 0x802697 <g_gns_course_deg+0x3>
						g_gns_dop_p = fVal;

					} else if (idx == 12) {
						g_gns_dop_v = fVal;
					}
				break;
    726c:	3c c0       	rjmp	.+120    	; 0x72e6 <serial_filter_inStream+0xb3e>
						g_gns_speed_kmPh = fVal;

					} else if (idx ==  7) {
						g_gns_course_deg = fVal;

					} else if (idx == 10) {
    726e:	8b 81       	ldd	r24, Y+3	; 0x03
    7270:	8a 30       	cpi	r24, 0x0A	; 10
    7272:	69 f4       	brne	.+26     	; 0x728e <serial_filter_inStream+0xae6>
						g_gns_dop_h = fVal;
    7274:	8a a5       	ldd	r24, Y+42	; 0x2a
    7276:	9b a5       	ldd	r25, Y+43	; 0x2b
    7278:	ac a5       	ldd	r26, Y+44	; 0x2c
    727a:	bd a5       	ldd	r27, Y+45	; 0x2d
    727c:	80 93 99 26 	sts	0x2699, r24	; 0x802699 <g_gns_dop_h>
    7280:	90 93 9a 26 	sts	0x269A, r25	; 0x80269a <g_gns_dop_h+0x1>
    7284:	a0 93 9b 26 	sts	0x269B, r26	; 0x80269b <g_gns_dop_h+0x2>
    7288:	b0 93 9c 26 	sts	0x269C, r27	; 0x80269c <g_gns_dop_h+0x3>
						g_gns_dop_p = fVal;

					} else if (idx == 12) {
						g_gns_dop_v = fVal;
					}
				break;
    728c:	2c c0       	rjmp	.+88     	; 0x72e6 <serial_filter_inStream+0xb3e>
						g_gns_course_deg = fVal;

					} else if (idx == 10) {
						g_gns_dop_h = fVal;

					} else if (idx == 11) {
    728e:	8b 81       	ldd	r24, Y+3	; 0x03
    7290:	8b 30       	cpi	r24, 0x0B	; 11
    7292:	69 f4       	brne	.+26     	; 0x72ae <serial_filter_inStream+0xb06>
						g_gns_dop_p = fVal;
    7294:	8a a5       	ldd	r24, Y+42	; 0x2a
    7296:	9b a5       	ldd	r25, Y+43	; 0x2b
    7298:	ac a5       	ldd	r26, Y+44	; 0x2c
    729a:	bd a5       	ldd	r27, Y+45	; 0x2d
    729c:	80 93 9d 26 	sts	0x269D, r24	; 0x80269d <g_gns_dop_p>
    72a0:	90 93 9e 26 	sts	0x269E, r25	; 0x80269e <g_gns_dop_p+0x1>
    72a4:	a0 93 9f 26 	sts	0x269F, r26	; 0x80269f <g_gns_dop_p+0x2>
    72a8:	b0 93 a0 26 	sts	0x26A0, r27	; 0x8026a0 <g_gns_dop_p+0x3>

					} else if (idx == 12) {
						g_gns_dop_v = fVal;
					}
				break;
    72ac:	1c c0       	rjmp	.+56     	; 0x72e6 <serial_filter_inStream+0xb3e>
						g_gns_dop_h = fVal;

					} else if (idx == 11) {
						g_gns_dop_p = fVal;

					} else if (idx == 12) {
    72ae:	8b 81       	ldd	r24, Y+3	; 0x03
    72b0:	8c 30       	cpi	r24, 0x0C	; 12
    72b2:	c9 f4       	brne	.+50     	; 0x72e6 <serial_filter_inStream+0xb3e>
						g_gns_dop_v = fVal;
    72b4:	8a a5       	ldd	r24, Y+42	; 0x2a
    72b6:	9b a5       	ldd	r25, Y+43	; 0x2b
    72b8:	ac a5       	ldd	r26, Y+44	; 0x2c
    72ba:	bd a5       	ldd	r27, Y+45	; 0x2d
    72bc:	80 93 a1 26 	sts	0x26A1, r24	; 0x8026a1 <g_gns_dop_v>
    72c0:	90 93 a2 26 	sts	0x26A2, r25	; 0x8026a2 <g_gns_dop_v+0x1>
    72c4:	a0 93 a3 26 	sts	0x26A3, r26	; 0x8026a3 <g_gns_dop_v+0x2>
    72c8:	b0 93 a4 26 	sts	0x26A4, r27	; 0x8026a4 <g_gns_dop_v+0x3>
					}
				break;
    72cc:	0c c0       	rjmp	.+24     	; 0x72e6 <serial_filter_inStream+0xb3e>

				default:
					ptr = cueBehind(ptr, ',');
    72ce:	89 81       	ldd	r24, Y+1	; 0x01
    72d0:	9a 81       	ldd	r25, Y+2	; 0x02
    72d2:	6c e2       	ldi	r22, 0x2C	; 44
    72d4:	0e 94 e1 d8 	call	0x1b1c2	; 0x1b1c2 <cueBehind>
    72d8:	89 83       	std	Y+1, r24	; 0x01
    72da:	9a 83       	std	Y+2, r25	; 0x02
    72dc:	05 c0       	rjmp	.+10     	; 0x72e8 <serial_filter_inStream+0xb40>
						g_gns_glonass_sats_inView = loVal;

					} else if (idx == 18) {
						g_gns_cPn0_dBHz = loVal;
					}
				break;
    72de:	00 00       	nop
    72e0:	03 c0       	rjmp	.+6      	; 0x72e8 <serial_filter_inStream+0xb40>
						flags = cpu_irq_save();
						l_ts		   -= (uint32_t)(g_milliseconds_cnt64 / 1000);
						g_boot_time_ts	= l_ts;
						cpu_irq_restore(flags);
					}
				break;
    72e2:	00 00       	nop
    72e4:	01 c0       	rjmp	.+2      	; 0x72e8 <serial_filter_inStream+0xb40>
						g_gns_dop_p = fVal;

					} else if (idx == 12) {
						g_gns_dop_v = fVal;
					}
				break;
    72e6:	00 00       	nop

				default:
					ptr = cueBehind(ptr, ',');
			}
			restLen = len - (ptr - buf);
    72e8:	29 81       	ldd	r18, Y+1	; 0x01
    72ea:	3a 81       	ldd	r19, Y+2	; 0x02
    72ec:	88 ad       	ldd	r24, Y+56	; 0x38
    72ee:	99 ad       	ldd	r25, Y+57	; 0x39
    72f0:	a9 01       	movw	r20, r18
    72f2:	48 1b       	sub	r20, r24
    72f4:	59 0b       	sbc	r21, r25
    72f6:	ca 01       	movw	r24, r20
    72f8:	9c 01       	movw	r18, r24
    72fa:	8a ad       	ldd	r24, Y+58	; 0x3a
    72fc:	9b ad       	ldd	r25, Y+59	; 0x3b
    72fe:	82 1b       	sub	r24, r18
    7300:	93 0b       	sbc	r25, r19
    7302:	8c 83       	std	Y+4, r24	; 0x04
    7304:	9d 83       	std	Y+5, r25	; 0x05
			idx++;
    7306:	8b 81       	ldd	r24, Y+3	; 0x03
    7308:	8f 5f       	subi	r24, 0xFF	; 255
    730a:	8b 83       	std	Y+3, r24	; 0x03
		irqflags_t flags;
		ptr += gnsInf_idx + gnsInf_len;

		uint8_t idx = 0;
		int16_t restLen = len - (ptr - buf);
		while (restLen > 0) {
    730c:	8c 81       	ldd	r24, Y+4	; 0x04
    730e:	9d 81       	ldd	r25, Y+5	; 0x05
    7310:	18 16       	cp	r1, r24
    7312:	19 06       	cpc	r1, r25
    7314:	0c f4       	brge	.+2      	; 0x7318 <serial_filter_inStream+0xb70>
    7316:	4a cb       	rjmp	.-2412   	; 0x69ac <serial_filter_inStream+0x204>
			}
			restLen = len - (ptr - buf);
			idx++;
		}
	}
	return true;
    7318:	81 e0       	ldi	r24, 0x01	; 1
}
    731a:	c5 5b       	subi	r28, 0xB5	; 181
    731c:	df 4f       	sbci	r29, 0xFF	; 255
    731e:	cd bf       	out	0x3d, r28	; 61
    7320:	de bf       	out	0x3e, r29	; 62
    7322:	df 91       	pop	r29
    7324:	cf 91       	pop	r28
    7326:	1f 91       	pop	r17
    7328:	0f 91       	pop	r16
    732a:	ff 90       	pop	r15
    732c:	ef 90       	pop	r14
    732e:	df 90       	pop	r13
    7330:	cf 90       	pop	r12
    7332:	bf 90       	pop	r11
    7334:	af 90       	pop	r10
    7336:	9f 90       	pop	r9
    7338:	8f 90       	pop	r8
    733a:	7f 90       	pop	r7
    733c:	6f 90       	pop	r6
    733e:	5f 90       	pop	r5
    7340:	4f 90       	pop	r4
    7342:	3f 90       	pop	r3
    7344:	2f 90       	pop	r2
    7346:	08 95       	ret

00007348 <task_serial>:


void task_serial(uint32_t now)
{
    7348:	cf 93       	push	r28
    734a:	df 93       	push	r29
    734c:	cd b7       	in	r28, 0x3d	; 61
    734e:	de b7       	in	r29, 0x3e	; 62
    7350:	6b 97       	sbiw	r28, 0x1b	; 27
    7352:	cd bf       	out	0x3d, r28	; 61
    7354:	de bf       	out	0x3e, r29	; 62
    7356:	68 8f       	std	Y+24, r22	; 0x18
    7358:	79 8f       	std	Y+25, r23	; 0x19
    735a:	8a 8f       	std	Y+26, r24	; 0x1a
    735c:	9b 8f       	std	Y+27, r25	; 0x1b
	uint16_t len_out = 0;
    735e:	19 82       	std	Y+1, r1	; 0x01
    7360:	1a 82       	std	Y+2, r1	; 0x02

	/* Handshaking SIM808 --> MPU, START data - IRQ disabled  */
	{
		irqflags_t flags = cpu_irq_save();
    7362:	0e 94 68 1e 	call	0x3cd0	; 0x3cd0 <cpu_irq_save>
    7366:	8d 87       	std	Y+13, r24	; 0x0d

		/* No ongoing transmission, but data is available to be transfered and SIM808 is ready for that */
		isr_serial_tx_kickstart();
    7368:	0e 94 88 21 	call	0x4310	; 0x4310 <isr_serial_tx_kickstart>

		cpu_irq_restore(flags);
    736c:	8d 85       	ldd	r24, Y+13	; 0x0d
    736e:	0e 94 78 1e 	call	0x3cf0	; 0x3cf0 <cpu_irq_restore>
	}

	/* Handshaking MPU --> SIM808, START data - IRQ disabled */
	{
		irqflags_t flags = cpu_irq_save();
    7372:	0e 94 68 1e 	call	0x3cd0	; 0x3cd0 <cpu_irq_save>
    7376:	8e 87       	std	Y+14, r24	; 0x0e
		uint16_t l_usart1_rx_idx = g_usart1_rx_idx;
    7378:	80 91 05 27 	lds	r24, 0x2705	; 0x802705 <g_usart1_rx_idx>
    737c:	90 91 06 27 	lds	r25, 0x2706	; 0x802706 <g_usart1_rx_idx+0x1>
    7380:	8f 87       	std	Y+15, r24	; 0x0f
    7382:	98 8b       	std	Y+16, r25	; 0x10
		cpu_irq_restore(flags);
    7384:	8e 85       	ldd	r24, Y+14	; 0x0e
    7386:	0e 94 78 1e 	call	0x3cf0	; 0x3cf0 <cpu_irq_restore>

		if (l_usart1_rx_idx < (C_USART1_RX_BUF_LEN - C_USART1_RX_BUF_DIFF_ON)) {
    738a:	8f 85       	ldd	r24, Y+15	; 0x0f
    738c:	98 89       	ldd	r25, Y+16	; 0x10
    738e:	80 3e       	cpi	r24, 0xE0	; 224
    7390:	91 40       	sbci	r25, 0x01	; 1
    7392:	08 f0       	brcs	.+2      	; 0x7396 <task_serial+0x4e>
    7394:	e5 c0       	rjmp	.+458    	; 0x7560 <task_serial+0x218>
			ioport_set_pin_level(GSM_RTS1_DRV_GPIO, IOPORT_PIN_LEVEL_LOW);
    7396:	60 e0       	ldi	r22, 0x00	; 0
    7398:	8f e2       	ldi	r24, 0x2F	; 47
    739a:	0e 94 19 20 	call	0x4032	; 0x4032 <ioport_set_pin_level>
		}
	}

	while (g_usart1_rx_ready) {
    739e:	e0 c0       	rjmp	.+448    	; 0x7560 <task_serial+0x218>
		/* Find delimiter as line end indicator - IRQ allowed */
		{
			const char* p = strchr(g_usart1_rx_buf, '\n');	// g_usart1_rx_buf has to be 0 terminated
    73a0:	6a e0       	ldi	r22, 0x0A	; 10
    73a2:	70 e0       	ldi	r23, 0x00	; 0
    73a4:	87 e0       	ldi	r24, 0x07	; 7
    73a6:	97 e2       	ldi	r25, 0x27	; 39
    73a8:	0f 94 bb 31 	call	0x26376	; 0x26376 <strchr>
    73ac:	89 8b       	std	Y+17, r24	; 0x11
    73ae:	9a 8b       	std	Y+18, r25	; 0x12
			if (p) {
    73b0:	89 89       	ldd	r24, Y+17	; 0x11
    73b2:	9a 89       	ldd	r25, Y+18	; 0x12
    73b4:	89 2b       	or	r24, r25
    73b6:	79 f0       	breq	.+30     	; 0x73d6 <task_serial+0x8e>
				len_out = 1 + (p - g_usart1_rx_buf);
    73b8:	29 89       	ldd	r18, Y+17	; 0x11
    73ba:	3a 89       	ldd	r19, Y+18	; 0x12
    73bc:	87 e0       	ldi	r24, 0x07	; 7
    73be:	97 e2       	ldi	r25, 0x27	; 39
    73c0:	41 e0       	ldi	r20, 0x01	; 1
    73c2:	50 e0       	ldi	r21, 0x00	; 0
    73c4:	ba 01       	movw	r22, r20
    73c6:	68 1b       	sub	r22, r24
    73c8:	79 0b       	sbc	r23, r25
    73ca:	cb 01       	movw	r24, r22
    73cc:	82 0f       	add	r24, r18
    73ce:	93 1f       	adc	r25, r19
    73d0:	89 83       	std	Y+1, r24	; 0x01
    73d2:	9a 83       	std	Y+2, r25	; 0x02
    73d4:	0c c0       	rjmp	.+24     	; 0x73ee <task_serial+0xa6>

			} else if (g_usart1_rx_idx >= (C_USART1_RX_BUF_LEN - C_USART1_RX_BUF_DIFF_ON)) {
    73d6:	80 91 05 27 	lds	r24, 0x2705	; 0x802705 <g_usart1_rx_idx>
    73da:	90 91 06 27 	lds	r25, 0x2706	; 0x802706 <g_usart1_rx_idx+0x1>
    73de:	80 3e       	cpi	r24, 0xE0	; 224
    73e0:	91 40       	sbci	r25, 0x01	; 1
    73e2:	08 f4       	brcc	.+2      	; 0x73e6 <task_serial+0x9e>
    73e4:	c3 c0       	rjmp	.+390    	; 0x756c <task_serial+0x224>
				len_out = C_USART1_RX_BUF_LEN;	// indicates to flush the read buffer
    73e6:	80 e0       	ldi	r24, 0x00	; 0
    73e8:	92 e0       	ldi	r25, 0x02	; 2
    73ea:	89 83       	std	Y+1, r24	; 0x01
    73ec:	9a 83       	std	Y+2, r25	; 0x02
				return;	// not complete yet
			}
		}

		/* Process the line - IRQ allowed */
		if (len_out < C_USART1_RX_BUF_LEN) {
    73ee:	89 81       	ldd	r24, Y+1	; 0x01
    73f0:	9a 81       	ldd	r25, Y+2	; 0x02
    73f2:	81 15       	cp	r24, r1
    73f4:	92 40       	sbci	r25, 0x02	; 2
    73f6:	18 f5       	brcc	.+70     	; 0x743e <task_serial+0xf6>
			static bool s_doNotPrint = false;

			/* Process line and get data */
			bool l_doNotPrint = serial_filter_inStream(g_usart1_rx_buf, len_out);
    73f8:	89 81       	ldd	r24, Y+1	; 0x01
    73fa:	9a 81       	ldd	r25, Y+2	; 0x02
    73fc:	bc 01       	movw	r22, r24
    73fe:	87 e0       	ldi	r24, 0x07	; 7
    7400:	97 e2       	ldi	r25, 0x27	; 39
    7402:	d2 d9       	rcall	.-3164   	; 0x67a8 <serial_filter_inStream>
    7404:	8b 8b       	std	Y+19, r24	; 0x13

			/* Copy chunk of data to USB_CDC */
			if (!l_doNotPrint && (!s_doNotPrint || (len_out > 3)) && g_usb_cdc_printStatusLines_sim808) {
    7406:	9b 89       	ldd	r25, Y+19	; 0x13
    7408:	81 e0       	ldi	r24, 0x01	; 1
    740a:	89 27       	eor	r24, r25
    740c:	88 23       	and	r24, r24
    740e:	a1 f0       	breq	.+40     	; 0x7438 <task_serial+0xf0>
    7410:	90 91 49 23 	lds	r25, 0x2349	; 0x802349 <s_doNotPrint.8263>
    7414:	81 e0       	ldi	r24, 0x01	; 1
    7416:	89 27       	eor	r24, r25
    7418:	88 23       	and	r24, r24
    741a:	21 f4       	brne	.+8      	; 0x7424 <task_serial+0xdc>
    741c:	89 81       	ldd	r24, Y+1	; 0x01
    741e:	9a 81       	ldd	r25, Y+2	; 0x02
    7420:	04 97       	sbiw	r24, 0x04	; 4
    7422:	50 f0       	brcs	.+20     	; 0x7438 <task_serial+0xf0>
    7424:	80 91 fc 26 	lds	r24, 0x26FC	; 0x8026fc <g_usb_cdc_printStatusLines_sim808>
    7428:	88 23       	and	r24, r24
    742a:	31 f0       	breq	.+12     	; 0x7438 <task_serial+0xf0>
				udi_write_serial_line(g_usart1_rx_buf, len_out);
    742c:	89 81       	ldd	r24, Y+1	; 0x01
    742e:	9a 81       	ldd	r25, Y+2	; 0x02
    7430:	bc 01       	movw	r22, r24
    7432:	87 e0       	ldi	r24, 0x07	; 7
    7434:	97 e2       	ldi	r25, 0x27	; 39
    7436:	42 d1       	rcall	.+644    	; 0x76bc <udi_write_serial_line>
			}

			/* Store last line state */
			s_doNotPrint = l_doNotPrint;
    7438:	8b 89       	ldd	r24, Y+19	; 0x13
    743a:	80 93 49 23 	sts	0x2349, r24	; 0x802349 <s_doNotPrint.8263>
		}

		/* Move serial buffer by one line and adjust index - IRQ disabled */
		{
			irqflags_t flags = cpu_irq_save();
    743e:	0e 94 68 1e 	call	0x3cd0	; 0x3cd0 <cpu_irq_save>
    7442:	8c 8b       	std	Y+20, r24	; 0x14

			/* Move operation */
			if (len_out < C_USART1_RX_BUF_LEN) {
    7444:	89 81       	ldd	r24, Y+1	; 0x01
    7446:	9a 81       	ldd	r25, Y+2	; 0x02
    7448:	81 15       	cp	r24, r1
    744a:	92 40       	sbci	r25, 0x02	; 2
    744c:	60 f5       	brcc	.+88     	; 0x74a6 <task_serial+0x15e>
				char* l_usart1_rx_buf_ptr		= g_usart1_rx_buf;
    744e:	87 e0       	ldi	r24, 0x07	; 7
    7450:	97 e2       	ldi	r25, 0x27	; 39
    7452:	8b 83       	std	Y+3, r24	; 0x03
    7454:	9c 83       	std	Y+4, r25	; 0x04
				char* l_usart1_rx_buf_mov_ptr	= g_usart1_rx_buf + len_out;
    7456:	89 81       	ldd	r24, Y+1	; 0x01
    7458:	9a 81       	ldd	r25, Y+2	; 0x02
    745a:	89 5f       	subi	r24, 0xF9	; 249
    745c:	98 4d       	sbci	r25, 0xD8	; 216
    745e:	8d 83       	std	Y+5, r24	; 0x05
    7460:	9e 83       	std	Y+6, r25	; 0x06
				for (int16_t movItCnt = g_usart1_rx_idx; movItCnt; movItCnt--) {
    7462:	80 91 05 27 	lds	r24, 0x2705	; 0x802705 <g_usart1_rx_idx>
    7466:	90 91 06 27 	lds	r25, 0x2706	; 0x802706 <g_usart1_rx_idx+0x1>
    746a:	8f 83       	std	Y+7, r24	; 0x07
    746c:	98 87       	std	Y+8, r25	; 0x08
    746e:	17 c0       	rjmp	.+46     	; 0x749e <task_serial+0x156>
					*(l_usart1_rx_buf_ptr++)	= *(l_usart1_rx_buf_mov_ptr++);
    7470:	8b 81       	ldd	r24, Y+3	; 0x03
    7472:	9c 81       	ldd	r25, Y+4	; 0x04
    7474:	9c 01       	movw	r18, r24
    7476:	2f 5f       	subi	r18, 0xFF	; 255
    7478:	3f 4f       	sbci	r19, 0xFF	; 255
    747a:	2b 83       	std	Y+3, r18	; 0x03
    747c:	3c 83       	std	Y+4, r19	; 0x04
    747e:	2d 81       	ldd	r18, Y+5	; 0x05
    7480:	3e 81       	ldd	r19, Y+6	; 0x06
    7482:	a9 01       	movw	r20, r18
    7484:	4f 5f       	subi	r20, 0xFF	; 255
    7486:	5f 4f       	sbci	r21, 0xFF	; 255
    7488:	4d 83       	std	Y+5, r20	; 0x05
    748a:	5e 83       	std	Y+6, r21	; 0x06
    748c:	f9 01       	movw	r30, r18
    748e:	20 81       	ld	r18, Z
    7490:	fc 01       	movw	r30, r24
    7492:	20 83       	st	Z, r18

			/* Move operation */
			if (len_out < C_USART1_RX_BUF_LEN) {
				char* l_usart1_rx_buf_ptr		= g_usart1_rx_buf;
				char* l_usart1_rx_buf_mov_ptr	= g_usart1_rx_buf + len_out;
				for (int16_t movItCnt = g_usart1_rx_idx; movItCnt; movItCnt--) {
    7494:	8f 81       	ldd	r24, Y+7	; 0x07
    7496:	98 85       	ldd	r25, Y+8	; 0x08
    7498:	01 97       	sbiw	r24, 0x01	; 1
    749a:	8f 83       	std	Y+7, r24	; 0x07
    749c:	98 87       	std	Y+8, r25	; 0x08
    749e:	8f 81       	ldd	r24, Y+7	; 0x07
    74a0:	98 85       	ldd	r25, Y+8	; 0x08
    74a2:	89 2b       	or	r24, r25
    74a4:	29 f7       	brne	.-54     	; 0x7470 <task_serial+0x128>
					*(l_usart1_rx_buf_ptr++)	= *(l_usart1_rx_buf_mov_ptr++);
				}
			}

			/* Adjust index or reset buffer when stuck */
			if (g_usart1_rx_idx <= len_out) {
    74a6:	20 91 05 27 	lds	r18, 0x2705	; 0x802705 <g_usart1_rx_idx>
    74aa:	30 91 06 27 	lds	r19, 0x2706	; 0x802706 <g_usart1_rx_idx+0x1>
    74ae:	89 81       	ldd	r24, Y+1	; 0x01
    74b0:	9a 81       	ldd	r25, Y+2	; 0x02
    74b2:	82 17       	cp	r24, r18
    74b4:	93 07       	cpc	r25, r19
    74b6:	38 f0       	brcs	.+14     	; 0x74c6 <task_serial+0x17e>
				g_usart1_rx_idx		= 0;
    74b8:	10 92 05 27 	sts	0x2705, r1	; 0x802705 <g_usart1_rx_idx>
    74bc:	10 92 06 27 	sts	0x2706, r1	; 0x802706 <g_usart1_rx_idx+0x1>
				g_usart1_rx_ready	= false;
    74c0:	10 92 03 27 	sts	0x2703, r1	; 0x802703 <g_usart1_rx_ready>
    74c4:	0e c0       	rjmp	.+28     	; 0x74e2 <task_serial+0x19a>

			} else {
				g_usart1_rx_idx	   -= len_out;
    74c6:	20 91 05 27 	lds	r18, 0x2705	; 0x802705 <g_usart1_rx_idx>
    74ca:	30 91 06 27 	lds	r19, 0x2706	; 0x802706 <g_usart1_rx_idx+0x1>
    74ce:	89 81       	ldd	r24, Y+1	; 0x01
    74d0:	9a 81       	ldd	r25, Y+2	; 0x02
    74d2:	a9 01       	movw	r20, r18
    74d4:	48 1b       	sub	r20, r24
    74d6:	59 0b       	sbc	r21, r25
    74d8:	ca 01       	movw	r24, r20
    74da:	80 93 05 27 	sts	0x2705, r24	; 0x802705 <g_usart1_rx_idx>
    74de:	90 93 06 27 	sts	0x2706, r25	; 0x802706 <g_usart1_rx_idx+0x1>
			}

			/* Clean operation (for debugging) */
			char* l_usart1_rx_buf_ptr = g_usart1_rx_buf + g_usart1_rx_idx;
    74e2:	80 91 05 27 	lds	r24, 0x2705	; 0x802705 <g_usart1_rx_idx>
    74e6:	90 91 06 27 	lds	r25, 0x2706	; 0x802706 <g_usart1_rx_idx+0x1>
    74ea:	89 5f       	subi	r24, 0xF9	; 249
    74ec:	98 4d       	sbci	r25, 0xD8	; 216
    74ee:	89 87       	std	Y+9, r24	; 0x09
    74f0:	9a 87       	std	Y+10, r25	; 0x0a
			for (int16_t movItCnt = (C_USART1_RX_BUF_LEN - g_usart1_rx_idx); movItCnt; movItCnt--) {
    74f2:	80 91 05 27 	lds	r24, 0x2705	; 0x802705 <g_usart1_rx_idx>
    74f6:	90 91 06 27 	lds	r25, 0x2706	; 0x802706 <g_usart1_rx_idx+0x1>
    74fa:	20 e0       	ldi	r18, 0x00	; 0
    74fc:	32 e0       	ldi	r19, 0x02	; 2
    74fe:	b9 01       	movw	r22, r18
    7500:	68 1b       	sub	r22, r24
    7502:	79 0b       	sbc	r23, r25
    7504:	cb 01       	movw	r24, r22
    7506:	8b 87       	std	Y+11, r24	; 0x0b
    7508:	9c 87       	std	Y+12, r25	; 0x0c
    750a:	0e c0       	rjmp	.+28     	; 0x7528 <task_serial+0x1e0>
				*(l_usart1_rx_buf_ptr++) = 0;
    750c:	89 85       	ldd	r24, Y+9	; 0x09
    750e:	9a 85       	ldd	r25, Y+10	; 0x0a
    7510:	9c 01       	movw	r18, r24
    7512:	2f 5f       	subi	r18, 0xFF	; 255
    7514:	3f 4f       	sbci	r19, 0xFF	; 255
    7516:	29 87       	std	Y+9, r18	; 0x09
    7518:	3a 87       	std	Y+10, r19	; 0x0a
    751a:	fc 01       	movw	r30, r24
    751c:	10 82       	st	Z, r1
				g_usart1_rx_idx	   -= len_out;
			}

			/* Clean operation (for debugging) */
			char* l_usart1_rx_buf_ptr = g_usart1_rx_buf + g_usart1_rx_idx;
			for (int16_t movItCnt = (C_USART1_RX_BUF_LEN - g_usart1_rx_idx); movItCnt; movItCnt--) {
    751e:	8b 85       	ldd	r24, Y+11	; 0x0b
    7520:	9c 85       	ldd	r25, Y+12	; 0x0c
    7522:	01 97       	sbiw	r24, 0x01	; 1
    7524:	8b 87       	std	Y+11, r24	; 0x0b
    7526:	9c 87       	std	Y+12, r25	; 0x0c
    7528:	8b 85       	ldd	r24, Y+11	; 0x0b
    752a:	9c 85       	ldd	r25, Y+12	; 0x0c
    752c:	89 2b       	or	r24, r25
    752e:	71 f7       	brne	.-36     	; 0x750c <task_serial+0x1c4>
				*(l_usart1_rx_buf_ptr++) = 0;
			}

			cpu_irq_restore(flags);
    7530:	8c 89       	ldd	r24, Y+20	; 0x14
    7532:	0e 94 78 1e 	call	0x3cf0	; 0x3cf0 <cpu_irq_restore>
		}

		/* Handshaking, START data - IRQ disabled */
		{
			irqflags_t flags = cpu_irq_save();
    7536:	0e 94 68 1e 	call	0x3cd0	; 0x3cd0 <cpu_irq_save>
    753a:	8d 8b       	std	Y+21, r24	; 0x15
			uint16_t l_usart1_rx_idx = g_usart1_rx_idx;
    753c:	80 91 05 27 	lds	r24, 0x2705	; 0x802705 <g_usart1_rx_idx>
    7540:	90 91 06 27 	lds	r25, 0x2706	; 0x802706 <g_usart1_rx_idx+0x1>
    7544:	8e 8b       	std	Y+22, r24	; 0x16
    7546:	9f 8b       	std	Y+23, r25	; 0x17
			cpu_irq_restore(flags);
    7548:	8d 89       	ldd	r24, Y+21	; 0x15
    754a:	0e 94 78 1e 	call	0x3cf0	; 0x3cf0 <cpu_irq_restore>

			if (l_usart1_rx_idx < (C_USART1_RX_BUF_LEN - C_USART1_RX_BUF_DIFF_ON)) {
    754e:	8e 89       	ldd	r24, Y+22	; 0x16
    7550:	9f 89       	ldd	r25, Y+23	; 0x17
    7552:	80 3e       	cpi	r24, 0xE0	; 224
    7554:	91 40       	sbci	r25, 0x01	; 1
    7556:	20 f4       	brcc	.+8      	; 0x7560 <task_serial+0x218>
				ioport_set_pin_level(GSM_RTS1_DRV_GPIO, IOPORT_PIN_LEVEL_LOW);
    7558:	60 e0       	ldi	r22, 0x00	; 0
    755a:	8f e2       	ldi	r24, 0x2F	; 47
    755c:	0e 94 19 20 	call	0x4032	; 0x4032 <ioport_set_pin_level>
		if (l_usart1_rx_idx < (C_USART1_RX_BUF_LEN - C_USART1_RX_BUF_DIFF_ON)) {
			ioport_set_pin_level(GSM_RTS1_DRV_GPIO, IOPORT_PIN_LEVEL_LOW);
		}
	}

	while (g_usart1_rx_ready) {
    7560:	80 91 03 27 	lds	r24, 0x2703	; 0x802703 <g_usart1_rx_ready>
    7564:	88 23       	and	r24, r24
    7566:	09 f0       	breq	.+2      	; 0x756a <task_serial+0x222>
    7568:	1b cf       	rjmp	.-458    	; 0x73a0 <task_serial+0x58>
    756a:	01 c0       	rjmp	.+2      	; 0x756e <task_serial+0x226>

			} else if (g_usart1_rx_idx >= (C_USART1_RX_BUF_LEN - C_USART1_RX_BUF_DIFF_ON)) {
				len_out = C_USART1_RX_BUF_LEN;	// indicates to flush the read buffer

			} else {
				return;	// not complete yet
    756c:	00 00       	nop
			if (l_usart1_rx_idx < (C_USART1_RX_BUF_LEN - C_USART1_RX_BUF_DIFF_ON)) {
				ioport_set_pin_level(GSM_RTS1_DRV_GPIO, IOPORT_PIN_LEVEL_LOW);
			}
		}
	}
}
    756e:	6b 96       	adiw	r28, 0x1b	; 27
    7570:	cd bf       	out	0x3d, r28	; 61
    7572:	de bf       	out	0x3e, r29	; 62
    7574:	df 91       	pop	r29
    7576:	cf 91       	pop	r28
    7578:	08 95       	ret

0000757a <cpu_irq_save>:
void usb_send_wakeup_event(void)
{
	/* USB wake-up remote host feature */

	udc_remotewakeup();
}
    757a:	cf 93       	push	r28
    757c:	df 93       	push	r29
    757e:	1f 92       	push	r1
    7580:	cd b7       	in	r28, 0x3d	; 61
    7582:	de b7       	in	r29, 0x3e	; 62
    7584:	8f e3       	ldi	r24, 0x3F	; 63
    7586:	90 e0       	ldi	r25, 0x00	; 0
    7588:	fc 01       	movw	r30, r24
    758a:	80 81       	ld	r24, Z
    758c:	89 83       	std	Y+1, r24	; 0x01
    758e:	f8 94       	cli
    7590:	89 81       	ldd	r24, Y+1	; 0x01
    7592:	0f 90       	pop	r0
    7594:	df 91       	pop	r29
    7596:	cf 91       	pop	r28
    7598:	08 95       	ret

0000759a <cpu_irq_restore>:
    759a:	cf 93       	push	r28
    759c:	df 93       	push	r29
    759e:	1f 92       	push	r1
    75a0:	cd b7       	in	r28, 0x3d	; 61
    75a2:	de b7       	in	r29, 0x3e	; 62
    75a4:	89 83       	std	Y+1, r24	; 0x01
    75a6:	8f e3       	ldi	r24, 0x3F	; 63
    75a8:	90 e0       	ldi	r25, 0x00	; 0
    75aa:	29 81       	ldd	r18, Y+1	; 0x01
    75ac:	fc 01       	movw	r30, r24
    75ae:	20 83       	st	Z, r18
    75b0:	00 00       	nop
    75b2:	0f 90       	pop	r0
    75b4:	df 91       	pop	r29
    75b6:	cf 91       	pop	r28
    75b8:	08 95       	ret

000075ba <udi_write_tx_char>:
    75ba:	cf 93       	push	r28
    75bc:	df 93       	push	r29
    75be:	00 d0       	rcall	.+0      	; 0x75c0 <udi_write_tx_char+0x6>
    75c0:	cd b7       	in	r28, 0x3d	; 61
    75c2:	de b7       	in	r29, 0x3e	; 62
    75c4:	89 83       	std	Y+1, r24	; 0x01
    75c6:	9a 83       	std	Y+2, r25	; 0x02
    75c8:	6b 83       	std	Y+3, r22	; 0x03
    75ca:	8b 81       	ldd	r24, Y+3	; 0x03
    75cc:	88 23       	and	r24, r24
    75ce:	59 f0       	breq	.+22     	; 0x75e6 <udi_write_tx_char+0x2c>
    75d0:	89 81       	ldd	r24, Y+1	; 0x01
    75d2:	9a 81       	ldd	r25, Y+2	; 0x02
    75d4:	80 97       	sbiw	r24, 0x20	; 32
    75d6:	2c f0       	brlt	.+10     	; 0x75e2 <udi_write_tx_char+0x28>
    75d8:	89 81       	ldd	r24, Y+1	; 0x01
    75da:	9a 81       	ldd	r25, Y+2	; 0x02
    75dc:	80 38       	cpi	r24, 0x80	; 128
    75de:	91 05       	cpc	r25, r1
    75e0:	14 f0       	brlt	.+4      	; 0x75e6 <udi_write_tx_char+0x2c>
    75e2:	81 e0       	ldi	r24, 0x01	; 1
    75e4:	11 c0       	rjmp	.+34     	; 0x7608 <udi_write_tx_char+0x4e>
    75e6:	90 91 00 27 	lds	r25, 0x2700	; 0x802700 <g_usb_cdc_access_blocked>
    75ea:	81 e0       	ldi	r24, 0x01	; 1
    75ec:	89 27       	eor	r24, r25
    75ee:	88 23       	and	r24, r24
    75f0:	51 f0       	breq	.+20     	; 0x7606 <udi_write_tx_char+0x4c>
    75f2:	89 81       	ldd	r24, Y+1	; 0x01
    75f4:	9a 81       	ldd	r25, Y+2	; 0x02
    75f6:	0f 94 d7 18 	call	0x231ae	; 0x231ae <udi_cdc_putc>
    75fa:	9c 01       	movw	r18, r24
    75fc:	81 e0       	ldi	r24, 0x01	; 1
    75fe:	23 2b       	or	r18, r19
    7600:	19 f4       	brne	.+6      	; 0x7608 <udi_write_tx_char+0x4e>
    7602:	80 e0       	ldi	r24, 0x00	; 0
    7604:	01 c0       	rjmp	.+2      	; 0x7608 <udi_write_tx_char+0x4e>
    7606:	81 e0       	ldi	r24, 0x01	; 1
    7608:	23 96       	adiw	r28, 0x03	; 3
    760a:	cd bf       	out	0x3d, r28	; 61
    760c:	de bf       	out	0x3e, r29	; 62
    760e:	df 91       	pop	r29
    7610:	cf 91       	pop	r28
    7612:	08 95       	ret

00007614 <udi_write_tx_buf>:
    7614:	cf 93       	push	r28
    7616:	df 93       	push	r29
    7618:	00 d0       	rcall	.+0      	; 0x761a <udi_write_tx_buf+0x6>
    761a:	00 d0       	rcall	.+0      	; 0x761c <udi_write_tx_buf+0x8>
    761c:	cd b7       	in	r28, 0x3d	; 61
    761e:	de b7       	in	r29, 0x3e	; 62
    7620:	8b 83       	std	Y+3, r24	; 0x03
    7622:	9c 83       	std	Y+4, r25	; 0x04
    7624:	6d 83       	std	Y+5, r22	; 0x05
    7626:	4e 83       	std	Y+6, r20	; 0x06
    7628:	19 82       	std	Y+1, r1	; 0x01
    762a:	1a 82       	std	Y+2, r1	; 0x02
    762c:	90 91 ff 26 	lds	r25, 0x26FF	; 0x8026ff <g_usb_cdc_transfers_authorized>
    7630:	81 e0       	ldi	r24, 0x01	; 1
    7632:	89 27       	eor	r24, r25
    7634:	88 23       	and	r24, r24
    7636:	b9 f1       	breq	.+110    	; 0x76a6 <udi_write_tx_buf+0x92>
    7638:	80 e0       	ldi	r24, 0x00	; 0
    763a:	3a c0       	rjmp	.+116    	; 0x76b0 <udi_write_tx_buf+0x9c>
    763c:	0f 94 35 18 	call	0x2306a	; 0x2306a <udi_cdc_is_tx_ready>
    7640:	98 2f       	mov	r25, r24
    7642:	81 e0       	ldi	r24, 0x01	; 1
    7644:	89 27       	eor	r24, r25
    7646:	88 23       	and	r24, r24
    7648:	41 f0       	breq	.+16     	; 0x765a <udi_write_tx_buf+0x46>
    764a:	8a 81       	ldd	r24, Y+2	; 0x02
    764c:	8f 5f       	subi	r24, 0xFF	; 255
    764e:	8a 83       	std	Y+2, r24	; 0x02
    7650:	89 e1       	ldi	r24, 0x19	; 25
    7652:	90 e0       	ldi	r25, 0x00	; 0
    7654:	0e 94 c6 f0 	call	0x1e18c	; 0x1e18c <yield_ms>
    7658:	1f c0       	rjmp	.+62     	; 0x7698 <udi_write_tx_buf+0x84>
    765a:	89 81       	ldd	r24, Y+1	; 0x01
    765c:	88 2f       	mov	r24, r24
    765e:	90 e0       	ldi	r25, 0x00	; 0
    7660:	2b 81       	ldd	r18, Y+3	; 0x03
    7662:	3c 81       	ldd	r19, Y+4	; 0x04
    7664:	82 0f       	add	r24, r18
    7666:	93 1f       	adc	r25, r19
    7668:	fc 01       	movw	r30, r24
    766a:	80 81       	ld	r24, Z
    766c:	08 2e       	mov	r0, r24
    766e:	00 0c       	add	r0, r0
    7670:	99 0b       	sbc	r25, r25
    7672:	6e 81       	ldd	r22, Y+6	; 0x06
    7674:	a2 df       	rcall	.-188    	; 0x75ba <udi_write_tx_char>
    7676:	98 2f       	mov	r25, r24
    7678:	81 e0       	ldi	r24, 0x01	; 1
    767a:	89 27       	eor	r24, r25
    767c:	88 23       	and	r24, r24
    767e:	41 f0       	breq	.+16     	; 0x7690 <udi_write_tx_buf+0x7c>
    7680:	8a 81       	ldd	r24, Y+2	; 0x02
    7682:	8f 5f       	subi	r24, 0xFF	; 255
    7684:	8a 83       	std	Y+2, r24	; 0x02
    7686:	89 e1       	ldi	r24, 0x19	; 25
    7688:	90 e0       	ldi	r25, 0x00	; 0
    768a:	0e 94 c6 f0 	call	0x1e18c	; 0x1e18c <yield_ms>
    768e:	04 c0       	rjmp	.+8      	; 0x7698 <udi_write_tx_buf+0x84>
    7690:	1a 82       	std	Y+2, r1	; 0x02
    7692:	89 81       	ldd	r24, Y+1	; 0x01
    7694:	8f 5f       	subi	r24, 0xFF	; 255
    7696:	89 83       	std	Y+1, r24	; 0x01
    7698:	8a 81       	ldd	r24, Y+2	; 0x02
    769a:	89 3c       	cpi	r24, 0xC9	; 201
    769c:	20 f0       	brcs	.+8      	; 0x76a6 <udi_write_tx_buf+0x92>
    769e:	10 92 ff 26 	sts	0x26FF, r1	; 0x8026ff <g_usb_cdc_transfers_authorized>
    76a2:	89 81       	ldd	r24, Y+1	; 0x01
    76a4:	05 c0       	rjmp	.+10     	; 0x76b0 <udi_write_tx_buf+0x9c>
    76a6:	99 81       	ldd	r25, Y+1	; 0x01
    76a8:	8d 81       	ldd	r24, Y+5	; 0x05
    76aa:	98 17       	cp	r25, r24
    76ac:	38 f2       	brcs	.-114    	; 0x763c <udi_write_tx_buf+0x28>
    76ae:	89 81       	ldd	r24, Y+1	; 0x01
    76b0:	26 96       	adiw	r28, 0x06	; 6
    76b2:	cd bf       	out	0x3d, r28	; 61
    76b4:	de bf       	out	0x3e, r29	; 62
    76b6:	df 91       	pop	r29
    76b8:	cf 91       	pop	r28
    76ba:	08 95       	ret

000076bc <udi_write_serial_line>:
    76bc:	cf 93       	push	r28
    76be:	df 93       	push	r29
    76c0:	cd b7       	in	r28, 0x3d	; 61
    76c2:	de b7       	in	r29, 0x3e	; 62
    76c4:	2a 97       	sbiw	r28, 0x0a	; 10
    76c6:	cd bf       	out	0x3d, r28	; 61
    76c8:	de bf       	out	0x3e, r29	; 62
    76ca:	8f 83       	std	Y+7, r24	; 0x07
    76cc:	98 87       	std	Y+8, r25	; 0x08
    76ce:	69 87       	std	Y+9, r22	; 0x09
    76d0:	7a 87       	std	Y+10, r23	; 0x0a
    76d2:	8f 81       	ldd	r24, Y+7	; 0x07
    76d4:	98 85       	ldd	r25, Y+8	; 0x08
    76d6:	89 83       	std	Y+1, r24	; 0x01
    76d8:	9a 83       	std	Y+2, r25	; 0x02
    76da:	1b 82       	std	Y+3, r1	; 0x03
    76dc:	89 85       	ldd	r24, Y+9	; 0x09
    76de:	9a 85       	ldd	r25, Y+10	; 0x0a
    76e0:	8c 83       	std	Y+4, r24	; 0x04
    76e2:	9d 83       	std	Y+5, r25	; 0x05
    76e4:	4e c0       	rjmp	.+156    	; 0x7782 <udi_write_serial_line+0xc6>
    76e6:	89 81       	ldd	r24, Y+1	; 0x01
    76e8:	9a 81       	ldd	r25, Y+2	; 0x02
    76ea:	9c 01       	movw	r18, r24
    76ec:	2f 5f       	subi	r18, 0xFF	; 255
    76ee:	3f 4f       	sbci	r19, 0xFF	; 255
    76f0:	29 83       	std	Y+1, r18	; 0x01
    76f2:	3a 83       	std	Y+2, r19	; 0x02
    76f4:	fc 01       	movw	r30, r24
    76f6:	80 81       	ld	r24, Z
    76f8:	8e 83       	std	Y+6, r24	; 0x06
    76fa:	8e 81       	ldd	r24, Y+6	; 0x06
    76fc:	8a 30       	cpi	r24, 0x0A	; 10
    76fe:	71 f4       	brne	.+28     	; 0x771c <udi_write_serial_line+0x60>
    7700:	1b 82       	std	Y+3, r1	; 0x03
    7702:	60 e0       	ldi	r22, 0x00	; 0
    7704:	8d e0       	ldi	r24, 0x0D	; 13
    7706:	90 e0       	ldi	r25, 0x00	; 0
    7708:	58 df       	rcall	.-336    	; 0x75ba <udi_write_tx_char>
    770a:	60 e0       	ldi	r22, 0x00	; 0
    770c:	8a e0       	ldi	r24, 0x0A	; 10
    770e:	90 e0       	ldi	r25, 0x00	; 0
    7710:	54 df       	rcall	.-344    	; 0x75ba <udi_write_tx_char>
    7712:	8e e1       	ldi	r24, 0x1E	; 30
    7714:	90 e0       	ldi	r25, 0x00	; 0
    7716:	0e 94 c6 f0 	call	0x1e18c	; 0x1e18c <yield_ms>
    771a:	2e c0       	rjmp	.+92     	; 0x7778 <udi_write_serial_line+0xbc>
    771c:	8e 81       	ldd	r24, Y+6	; 0x06
    771e:	8d 30       	cpi	r24, 0x0D	; 13
    7720:	a9 f4       	brne	.+42     	; 0x774c <udi_write_serial_line+0x90>
    7722:	9b 81       	ldd	r25, Y+3	; 0x03
    7724:	81 e0       	ldi	r24, 0x01	; 1
    7726:	89 27       	eor	r24, r25
    7728:	88 23       	and	r24, r24
    772a:	19 f0       	breq	.+6      	; 0x7732 <udi_write_serial_line+0x76>
    772c:	81 e0       	ldi	r24, 0x01	; 1
    772e:	8b 83       	std	Y+3, r24	; 0x03
    7730:	23 c0       	rjmp	.+70     	; 0x7778 <udi_write_serial_line+0xbc>
    7732:	60 e0       	ldi	r22, 0x00	; 0
    7734:	8d e0       	ldi	r24, 0x0D	; 13
    7736:	90 e0       	ldi	r25, 0x00	; 0
    7738:	40 df       	rcall	.-384    	; 0x75ba <udi_write_tx_char>
    773a:	60 e0       	ldi	r22, 0x00	; 0
    773c:	8a e0       	ldi	r24, 0x0A	; 10
    773e:	90 e0       	ldi	r25, 0x00	; 0
    7740:	3c df       	rcall	.-392    	; 0x75ba <udi_write_tx_char>
    7742:	8e e1       	ldi	r24, 0x1E	; 30
    7744:	90 e0       	ldi	r25, 0x00	; 0
    7746:	0e 94 c6 f0 	call	0x1e18c	; 0x1e18c <yield_ms>
    774a:	16 c0       	rjmp	.+44     	; 0x7778 <udi_write_serial_line+0xbc>
    774c:	8b 81       	ldd	r24, Y+3	; 0x03
    774e:	88 23       	and	r24, r24
    7750:	69 f0       	breq	.+26     	; 0x776c <udi_write_serial_line+0xb0>
    7752:	1b 82       	std	Y+3, r1	; 0x03
    7754:	60 e0       	ldi	r22, 0x00	; 0
    7756:	8d e0       	ldi	r24, 0x0D	; 13
    7758:	90 e0       	ldi	r25, 0x00	; 0
    775a:	2f df       	rcall	.-418    	; 0x75ba <udi_write_tx_char>
    775c:	60 e0       	ldi	r22, 0x00	; 0
    775e:	8a e0       	ldi	r24, 0x0A	; 10
    7760:	90 e0       	ldi	r25, 0x00	; 0
    7762:	2b df       	rcall	.-426    	; 0x75ba <udi_write_tx_char>
    7764:	8e e1       	ldi	r24, 0x1E	; 30
    7766:	90 e0       	ldi	r25, 0x00	; 0
    7768:	0e 94 c6 f0 	call	0x1e18c	; 0x1e18c <yield_ms>
    776c:	8e 81       	ldd	r24, Y+6	; 0x06
    776e:	08 2e       	mov	r0, r24
    7770:	00 0c       	add	r0, r0
    7772:	99 0b       	sbc	r25, r25
    7774:	61 e0       	ldi	r22, 0x01	; 1
    7776:	21 df       	rcall	.-446    	; 0x75ba <udi_write_tx_char>
    7778:	8c 81       	ldd	r24, Y+4	; 0x04
    777a:	9d 81       	ldd	r25, Y+5	; 0x05
    777c:	01 97       	sbiw	r24, 0x01	; 1
    777e:	8c 83       	std	Y+4, r24	; 0x04
    7780:	9d 83       	std	Y+5, r25	; 0x05
    7782:	8c 81       	ldd	r24, Y+4	; 0x04
    7784:	9d 81       	ldd	r25, Y+5	; 0x05
    7786:	89 2b       	or	r24, r25
    7788:	09 f0       	breq	.+2      	; 0x778c <udi_write_serial_line+0xd0>
    778a:	ad cf       	rjmp	.-166    	; 0x76e6 <udi_write_serial_line+0x2a>
    778c:	8e e1       	ldi	r24, 0x1E	; 30
    778e:	90 e0       	ldi	r25, 0x00	; 0
    7790:	0e 94 c6 f0 	call	0x1e18c	; 0x1e18c <yield_ms>
    7794:	00 00       	nop
    7796:	2a 96       	adiw	r28, 0x0a	; 10
    7798:	cd bf       	out	0x3d, r28	; 61
    779a:	de bf       	out	0x3e, r29	; 62
    779c:	df 91       	pop	r29
    779e:	cf 91       	pop	r28
    77a0:	08 95       	ret

000077a2 <usb_init>:
    77a2:	cf 93       	push	r28
    77a4:	df 93       	push	r29
    77a6:	1f 92       	push	r1
    77a8:	1f 92       	push	r1
    77aa:	cd b7       	in	r28, 0x3d	; 61
    77ac:	de b7       	in	r29, 0x3e	; 62
    77ae:	0f 94 0c 20 	call	0x24018	; 0x24018 <stdio_usb_init>
    77b2:	80 91 fa 26 	lds	r24, 0x26FA	; 0x8026fa <g_usb_cdc_stdout_enabled>
    77b6:	88 23       	and	r24, r24
    77b8:	11 f0       	breq	.+4      	; 0x77be <usb_init+0x1c>
    77ba:	0f 94 f7 1f 	call	0x23fee	; 0x23fee <stdio_usb_enable>
    77be:	88 ee       	ldi	r24, 0xE8	; 232
    77c0:	93 e0       	ldi	r25, 0x03	; 3
    77c2:	0e 94 c6 f0 	call	0x1e18c	; 0x1e18c <yield_ms>
    77c6:	88 e1       	ldi	r24, 0x18	; 24
    77c8:	97 e0       	ldi	r25, 0x07	; 7
    77ca:	89 2f       	mov	r24, r25
    77cc:	8f 93       	push	r24
    77ce:	88 e1       	ldi	r24, 0x18	; 24
    77d0:	97 e0       	ldi	r25, 0x07	; 7
    77d2:	8f 93       	push	r24
    77d4:	1f 92       	push	r1
    77d6:	80 e8       	ldi	r24, 0x80	; 128
    77d8:	8f 93       	push	r24
    77da:	83 e0       	ldi	r24, 0x03	; 3
    77dc:	9c e2       	ldi	r25, 0x2C	; 44
    77de:	89 2f       	mov	r24, r25
    77e0:	8f 93       	push	r24
    77e2:	83 e0       	ldi	r24, 0x03	; 3
    77e4:	9c e2       	ldi	r25, 0x2C	; 44
    77e6:	8f 93       	push	r24
    77e8:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
    77ec:	0f 90       	pop	r0
    77ee:	0f 90       	pop	r0
    77f0:	0f 90       	pop	r0
    77f2:	0f 90       	pop	r0
    77f4:	0f 90       	pop	r0
    77f6:	0f 90       	pop	r0
    77f8:	89 83       	std	Y+1, r24	; 0x01
    77fa:	9a 83       	std	Y+2, r25	; 0x02
    77fc:	89 81       	ldd	r24, Y+1	; 0x01
    77fe:	9a 81       	ldd	r25, Y+2	; 0x02
    7800:	81 38       	cpi	r24, 0x81	; 129
    7802:	91 05       	cpc	r25, r1
    7804:	10 f0       	brcs	.+4      	; 0x780a <usb_init+0x68>
    7806:	80 e8       	ldi	r24, 0x80	; 128
    7808:	90 e0       	ldi	r25, 0x00	; 0
    780a:	40 e0       	ldi	r20, 0x00	; 0
    780c:	68 2f       	mov	r22, r24
    780e:	83 e0       	ldi	r24, 0x03	; 3
    7810:	9c e2       	ldi	r25, 0x2C	; 44
    7812:	00 df       	rcall	.-512    	; 0x7614 <udi_write_tx_buf>
    7814:	84 ef       	ldi	r24, 0xF4	; 244
    7816:	91 e0       	ldi	r25, 0x01	; 1
    7818:	0e 94 c6 f0 	call	0x1e18c	; 0x1e18c <yield_ms>
    781c:	1f 92       	push	r1
    781e:	8c e0       	ldi	r24, 0x0C	; 12
    7820:	8f 93       	push	r24
    7822:	8f e1       	ldi	r24, 0x1F	; 31
    7824:	97 e0       	ldi	r25, 0x07	; 7
    7826:	89 2f       	mov	r24, r25
    7828:	8f 93       	push	r24
    782a:	8f e1       	ldi	r24, 0x1F	; 31
    782c:	97 e0       	ldi	r25, 0x07	; 7
    782e:	8f 93       	push	r24
    7830:	1f 92       	push	r1
    7832:	80 e8       	ldi	r24, 0x80	; 128
    7834:	8f 93       	push	r24
    7836:	83 e0       	ldi	r24, 0x03	; 3
    7838:	9c e2       	ldi	r25, 0x2C	; 44
    783a:	89 2f       	mov	r24, r25
    783c:	8f 93       	push	r24
    783e:	83 e0       	ldi	r24, 0x03	; 3
    7840:	9c e2       	ldi	r25, 0x2C	; 44
    7842:	8f 93       	push	r24
    7844:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
    7848:	2d b7       	in	r18, 0x3d	; 61
    784a:	3e b7       	in	r19, 0x3e	; 62
    784c:	28 5f       	subi	r18, 0xF8	; 248
    784e:	3f 4f       	sbci	r19, 0xFF	; 255
    7850:	cd bf       	out	0x3d, r28	; 61
    7852:	de bf       	out	0x3e, r29	; 62
    7854:	89 83       	std	Y+1, r24	; 0x01
    7856:	9a 83       	std	Y+2, r25	; 0x02
    7858:	89 81       	ldd	r24, Y+1	; 0x01
    785a:	9a 81       	ldd	r25, Y+2	; 0x02
    785c:	81 38       	cpi	r24, 0x81	; 129
    785e:	91 05       	cpc	r25, r1
    7860:	10 f0       	brcs	.+4      	; 0x7866 <usb_init+0xc4>
    7862:	80 e8       	ldi	r24, 0x80	; 128
    7864:	90 e0       	ldi	r25, 0x00	; 0
    7866:	40 e0       	ldi	r20, 0x00	; 0
    7868:	68 2f       	mov	r22, r24
    786a:	83 e0       	ldi	r24, 0x03	; 3
    786c:	9c e2       	ldi	r25, 0x2C	; 44
    786e:	d2 de       	rcall	.-604    	; 0x7614 <udi_write_tx_buf>
    7870:	8a ef       	ldi	r24, 0xFA	; 250
    7872:	90 e0       	ldi	r25, 0x00	; 0
    7874:	0e 94 c6 f0 	call	0x1e18c	; 0x1e18c <yield_ms>
    7878:	85 e4       	ldi	r24, 0x45	; 69
    787a:	97 e0       	ldi	r25, 0x07	; 7
    787c:	89 2f       	mov	r24, r25
    787e:	8f 93       	push	r24
    7880:	85 e4       	ldi	r24, 0x45	; 69
    7882:	97 e0       	ldi	r25, 0x07	; 7
    7884:	8f 93       	push	r24
    7886:	1f 92       	push	r1
    7888:	80 e8       	ldi	r24, 0x80	; 128
    788a:	8f 93       	push	r24
    788c:	83 e0       	ldi	r24, 0x03	; 3
    788e:	9c e2       	ldi	r25, 0x2C	; 44
    7890:	89 2f       	mov	r24, r25
    7892:	8f 93       	push	r24
    7894:	83 e0       	ldi	r24, 0x03	; 3
    7896:	9c e2       	ldi	r25, 0x2C	; 44
    7898:	8f 93       	push	r24
    789a:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
    789e:	0f 90       	pop	r0
    78a0:	0f 90       	pop	r0
    78a2:	0f 90       	pop	r0
    78a4:	0f 90       	pop	r0
    78a6:	0f 90       	pop	r0
    78a8:	0f 90       	pop	r0
    78aa:	89 83       	std	Y+1, r24	; 0x01
    78ac:	9a 83       	std	Y+2, r25	; 0x02
    78ae:	89 81       	ldd	r24, Y+1	; 0x01
    78b0:	9a 81       	ldd	r25, Y+2	; 0x02
    78b2:	81 38       	cpi	r24, 0x81	; 129
    78b4:	91 05       	cpc	r25, r1
    78b6:	10 f0       	brcs	.+4      	; 0x78bc <usb_init+0x11a>
    78b8:	80 e8       	ldi	r24, 0x80	; 128
    78ba:	90 e0       	ldi	r25, 0x00	; 0
    78bc:	40 e0       	ldi	r20, 0x00	; 0
    78be:	68 2f       	mov	r22, r24
    78c0:	83 e0       	ldi	r24, 0x03	; 3
    78c2:	9c e2       	ldi	r25, 0x2C	; 44
    78c4:	a7 de       	rcall	.-690    	; 0x7614 <udi_write_tx_buf>
    78c6:	8a ef       	ldi	r24, 0xFA	; 250
    78c8:	90 e0       	ldi	r25, 0x00	; 0
    78ca:	0e 94 c6 f0 	call	0x1e18c	; 0x1e18c <yield_ms>
    78ce:	87 e6       	ldi	r24, 0x67	; 103
    78d0:	97 e0       	ldi	r25, 0x07	; 7
    78d2:	89 2f       	mov	r24, r25
    78d4:	8f 93       	push	r24
    78d6:	87 e6       	ldi	r24, 0x67	; 103
    78d8:	97 e0       	ldi	r25, 0x07	; 7
    78da:	8f 93       	push	r24
    78dc:	1f 92       	push	r1
    78de:	80 e8       	ldi	r24, 0x80	; 128
    78e0:	8f 93       	push	r24
    78e2:	83 e0       	ldi	r24, 0x03	; 3
    78e4:	9c e2       	ldi	r25, 0x2C	; 44
    78e6:	89 2f       	mov	r24, r25
    78e8:	8f 93       	push	r24
    78ea:	83 e0       	ldi	r24, 0x03	; 3
    78ec:	9c e2       	ldi	r25, 0x2C	; 44
    78ee:	8f 93       	push	r24
    78f0:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
    78f4:	0f 90       	pop	r0
    78f6:	0f 90       	pop	r0
    78f8:	0f 90       	pop	r0
    78fa:	0f 90       	pop	r0
    78fc:	0f 90       	pop	r0
    78fe:	0f 90       	pop	r0
    7900:	89 83       	std	Y+1, r24	; 0x01
    7902:	9a 83       	std	Y+2, r25	; 0x02
    7904:	89 81       	ldd	r24, Y+1	; 0x01
    7906:	9a 81       	ldd	r25, Y+2	; 0x02
    7908:	81 38       	cpi	r24, 0x81	; 129
    790a:	91 05       	cpc	r25, r1
    790c:	10 f0       	brcs	.+4      	; 0x7912 <usb_init+0x170>
    790e:	80 e8       	ldi	r24, 0x80	; 128
    7910:	90 e0       	ldi	r25, 0x00	; 0
    7912:	40 e0       	ldi	r20, 0x00	; 0
    7914:	68 2f       	mov	r22, r24
    7916:	83 e0       	ldi	r24, 0x03	; 3
    7918:	9c e2       	ldi	r25, 0x2C	; 44
    791a:	7c de       	rcall	.-776    	; 0x7614 <udi_write_tx_buf>
    791c:	00 00       	nop
    791e:	0f 90       	pop	r0
    7920:	0f 90       	pop	r0
    7922:	df 91       	pop	r29
    7924:	cf 91       	pop	r28
    7926:	08 95       	ret

00007928 <usb_callback_suspend_action>:
    7928:	cf 93       	push	r28
    792a:	df 93       	push	r29
    792c:	cd b7       	in	r28, 0x3d	; 61
    792e:	de b7       	in	r29, 0x3e	; 62
    7930:	83 e0       	ldi	r24, 0x03	; 3
    7932:	80 93 01 27 	sts	0x2701, r24	; 0x802701 <g_workmode>
    7936:	00 00       	nop
    7938:	df 91       	pop	r29
    793a:	cf 91       	pop	r28
    793c:	08 95       	ret

0000793e <usb_callback_resume_action>:
    793e:	cf 93       	push	r28
    7940:	df 93       	push	r29
    7942:	cd b7       	in	r28, 0x3d	; 61
    7944:	de b7       	in	r29, 0x3e	; 62
    7946:	82 e0       	ldi	r24, 0x02	; 2
    7948:	80 93 01 27 	sts	0x2701, r24	; 0x802701 <g_workmode>
    794c:	00 00       	nop
    794e:	df 91       	pop	r29
    7950:	cf 91       	pop	r28
    7952:	08 95       	ret

00007954 <usb_callback_remotewakeup_enable>:
    7954:	cf 93       	push	r28
    7956:	df 93       	push	r29
    7958:	cd b7       	in	r28, 0x3d	; 61
    795a:	de b7       	in	r29, 0x3e	; 62
    795c:	00 00       	nop
    795e:	df 91       	pop	r29
    7960:	cf 91       	pop	r28
    7962:	08 95       	ret

00007964 <usb_callback_remotewakeup_disable>:
    7964:	cf 93       	push	r28
    7966:	df 93       	push	r29
    7968:	cd b7       	in	r28, 0x3d	; 61
    796a:	de b7       	in	r29, 0x3e	; 62
    796c:	00 00       	nop
    796e:	df 91       	pop	r29
    7970:	cf 91       	pop	r28
    7972:	08 95       	ret

00007974 <usb_callback_cdc_enable>:

bool usb_callback_cdc_enable(void)
{
    7974:	cf 93       	push	r28
    7976:	df 93       	push	r29
    7978:	cd b7       	in	r28, 0x3d	; 61
    797a:	de b7       	in	r29, 0x3e	; 62
	/* USB CDC feature for serial communication */
	g_usb_cdc_transfers_authorized = true;
    797c:	81 e0       	ldi	r24, 0x01	; 1
    797e:	80 93 ff 26 	sts	0x26FF, r24	; 0x8026ff <g_usb_cdc_transfers_authorized>
	return true;
    7982:	81 e0       	ldi	r24, 0x01	; 1
}
    7984:	df 91       	pop	r29
    7986:	cf 91       	pop	r28
    7988:	08 95       	ret

0000798a <usb_callback_cdc_disable>:

void usb_callback_cdc_disable(void)
{
    798a:	cf 93       	push	r28
    798c:	df 93       	push	r29
    798e:	cd b7       	in	r28, 0x3d	; 61
    7990:	de b7       	in	r29, 0x3e	; 62
	/* USB CDC feature for serial communication */
	g_usb_cdc_transfers_authorized = false;
    7992:	10 92 ff 26 	sts	0x26FF, r1	; 0x8026ff <g_usb_cdc_transfers_authorized>
}
    7996:	00 00       	nop
    7998:	df 91       	pop	r29
    799a:	cf 91       	pop	r28
    799c:	08 95       	ret

0000799e <usb_callback_config>:

void usb_callback_config(uint8_t port, usb_cdc_line_coding_t * cfg)
{
    799e:	cf 93       	push	r28
    79a0:	df 93       	push	r29
    79a2:	00 d0       	rcall	.+0      	; 0x79a4 <usb_callback_config+0x6>
    79a4:	cd b7       	in	r28, 0x3d	; 61
    79a6:	de b7       	in	r29, 0x3e	; 62
    79a8:	89 83       	std	Y+1, r24	; 0x01
    79aa:	6a 83       	std	Y+2, r22	; 0x02
    79ac:	7b 83       	std	Y+3, r23	; 0x03

}
    79ae:	00 00       	nop
    79b0:	23 96       	adiw	r28, 0x03	; 3
    79b2:	cd bf       	out	0x3d, r28	; 61
    79b4:	de bf       	out	0x3e, r29	; 62
    79b6:	df 91       	pop	r29
    79b8:	cf 91       	pop	r28
    79ba:	08 95       	ret

000079bc <usb_callback_cdc_set_dtr>:

void usb_callback_cdc_set_dtr(uint8_t port, bool b_enable)
{
    79bc:	cf 93       	push	r28
    79be:	df 93       	push	r29
    79c0:	1f 92       	push	r1
    79c2:	1f 92       	push	r1
    79c4:	cd b7       	in	r28, 0x3d	; 61
    79c6:	de b7       	in	r29, 0x3e	; 62
    79c8:	89 83       	std	Y+1, r24	; 0x01
    79ca:	6a 83       	std	Y+2, r22	; 0x02

}
    79cc:	00 00       	nop
    79ce:	0f 90       	pop	r0
    79d0:	0f 90       	pop	r0
    79d2:	df 91       	pop	r29
    79d4:	cf 91       	pop	r28
    79d6:	08 95       	ret

000079d8 <usb_callback_cdc_set_rts>:

void usb_callback_cdc_set_rts(uint8_t port, bool b_enable)
{
    79d8:	cf 93       	push	r28
    79da:	df 93       	push	r29
    79dc:	1f 92       	push	r1
    79de:	1f 92       	push	r1
    79e0:	cd b7       	in	r28, 0x3d	; 61
    79e2:	de b7       	in	r29, 0x3e	; 62
    79e4:	89 83       	std	Y+1, r24	; 0x01
    79e6:	6a 83       	std	Y+2, r22	; 0x02

}
    79e8:	00 00       	nop
    79ea:	0f 90       	pop	r0
    79ec:	0f 90       	pop	r0
    79ee:	df 91       	pop	r29
    79f0:	cf 91       	pop	r28
    79f2:	08 95       	ret

000079f4 <usb_callback_rx_notify>:

void usb_callback_rx_notify(uint8_t port)
{
    79f4:	cf 93       	push	r28
    79f6:	df 93       	push	r29
    79f8:	1f 92       	push	r1
    79fa:	cd b7       	in	r28, 0x3d	; 61
    79fc:	de b7       	in	r29, 0x3e	; 62
    79fe:	89 83       	std	Y+1, r24	; 0x01
	g_usb_cdc_rx_received = true;
    7a00:	81 e0       	ldi	r24, 0x01	; 1
    7a02:	80 93 fe 26 	sts	0x26FE, r24	; 0x8026fe <g_usb_cdc_rx_received>
}
    7a06:	00 00       	nop
    7a08:	0f 90       	pop	r0
    7a0a:	df 91       	pop	r29
    7a0c:	cf 91       	pop	r28
    7a0e:	08 95       	ret

00007a10 <usb_callback_tx_empty_notify>:

void usb_callback_tx_empty_notify(uint8_t port)
{
    7a10:	cf 93       	push	r28
    7a12:	df 93       	push	r29
    7a14:	1f 92       	push	r1
    7a16:	cd b7       	in	r28, 0x3d	; 61
    7a18:	de b7       	in	r29, 0x3e	; 62
    7a1a:	89 83       	std	Y+1, r24	; 0x01
	g_usb_cdc_access_blocked = false;
    7a1c:	10 92 00 27 	sts	0x2700, r1	; 0x802700 <g_usb_cdc_access_blocked>
}
    7a20:	00 00       	nop
    7a22:	0f 90       	pop	r0
    7a24:	df 91       	pop	r29
    7a26:	cf 91       	pop	r28
    7a28:	08 95       	ret

00007a2a <usb_rx_process>:


static void usb_rx_process(uint32_t thisTime)
{
    7a2a:	cf 93       	push	r28
    7a2c:	df 93       	push	r29
    7a2e:	cd b7       	in	r28, 0x3d	; 61
    7a30:	de b7       	in	r29, 0x3e	; 62
    7a32:	2a 97       	sbiw	r28, 0x0a	; 10
    7a34:	cd bf       	out	0x3d, r28	; 61
    7a36:	de bf       	out	0x3e, r29	; 62
    7a38:	6f 83       	std	Y+7, r22	; 0x07
    7a3a:	78 87       	std	Y+8, r23	; 0x08
    7a3c:	89 87       	std	Y+9, r24	; 0x09
    7a3e:	9a 87       	std	Y+10, r25	; 0x0a
	char cdc_rx_buf[4];

	/* Drop data connection is not authorized (yet) */
	if (!g_usb_cdc_transfers_authorized) {
    7a40:	90 91 ff 26 	lds	r25, 0x26FF	; 0x8026ff <g_usb_cdc_transfers_authorized>
    7a44:	81 e0       	ldi	r24, 0x01	; 1
    7a46:	89 27       	eor	r24, r25
    7a48:	88 23       	and	r24, r24
    7a4a:	09 f0       	breq	.+2      	; 0x7a4e <usb_rx_process+0x24>
    7a4c:	51 c0       	rjmp	.+162    	; 0x7af0 <usb_rx_process+0xc6>
		return;
	}

	/* Single thread only */
	if (!sched_getLock(&g_interpreter_lock)) {
    7a4e:	8f ef       	ldi	r24, 0xFF	; 255
    7a50:	9a e2       	ldi	r25, 0x2A	; 42
    7a52:	0e 94 e7 eb 	call	0x1d7ce	; 0x1d7ce <sched_getLock>
    7a56:	98 2f       	mov	r25, r24
    7a58:	81 e0       	ldi	r24, 0x01	; 1
    7a5a:	89 27       	eor	r24, r25
    7a5c:	88 23       	and	r24, r24
    7a5e:	09 f0       	breq	.+2      	; 0x7a62 <usb_rx_process+0x38>
    7a60:	49 c0       	rjmp	.+146    	; 0x7af4 <usb_rx_process+0xca>
		return;
	}

	/* Get command lines from the USB host */
	iram_size_t cdc_rx_len = udi_cdc_get_nb_received_data();
    7a62:	0f 94 1b 16 	call	0x22c36	; 0x22c36 <udi_cdc_get_nb_received_data>
    7a66:	89 83       	std	Y+1, r24	; 0x01
    7a68:	9a 83       	std	Y+2, r25	; 0x02
	cdc_rx_len = min(cdc_rx_len, sizeof(cdc_rx_buf));
    7a6a:	89 81       	ldd	r24, Y+1	; 0x01
    7a6c:	9a 81       	ldd	r25, Y+2	; 0x02
    7a6e:	85 30       	cpi	r24, 0x05	; 5
    7a70:	91 05       	cpc	r25, r1
    7a72:	10 f0       	brcs	.+4      	; 0x7a78 <usb_rx_process+0x4e>
    7a74:	84 e0       	ldi	r24, 0x04	; 4
    7a76:	90 e0       	ldi	r25, 0x00	; 0
    7a78:	89 83       	std	Y+1, r24	; 0x01
    7a7a:	9a 83       	std	Y+2, r25	; 0x02
	while (cdc_rx_len) {
    7a7c:	30 c0       	rjmp	.+96     	; 0x7ade <usb_rx_process+0xb4>
		if (g_keyBeep_enable) {
    7a7e:	80 91 53 26 	lds	r24, 0x2653	; 0x802653 <g_keyBeep_enable>
    7a82:	88 23       	and	r24, r24
    7a84:	41 f0       	breq	.+16     	; 0x7a96 <usb_rx_process+0x6c>
			twi2_set_beep(176, 1);  // Click sound
    7a86:	61 e0       	ldi	r22, 0x01	; 1
    7a88:	80 eb       	ldi	r24, 0xB0	; 176
    7a8a:	0e 94 b8 65 	call	0xcb70	; 0xcb70 <twi2_set_beep>
			yield_ms(10);
    7a8e:	8a e0       	ldi	r24, 0x0A	; 10
    7a90:	90 e0       	ldi	r25, 0x00	; 0
    7a92:	0e 94 c6 f0 	call	0x1e18c	; 0x1e18c <yield_ms>
		}

		/* Read the data block */
		udi_cdc_read_no_polling(cdc_rx_buf, cdc_rx_len);
    7a96:	29 81       	ldd	r18, Y+1	; 0x01
    7a98:	3a 81       	ldd	r19, Y+2	; 0x02
    7a9a:	ce 01       	movw	r24, r28
    7a9c:	03 96       	adiw	r24, 0x03	; 3
    7a9e:	b9 01       	movw	r22, r18
    7aa0:	0f 94 a1 17 	call	0x22f42	; 0x22f42 <udi_cdc_read_no_polling>

		/* Echo back when not monitoring information are enabled */
		if (!(g_usb_cdc_printStatusLines_atxmega || g_usb_cdc_printStatusLines_1pps)) {
    7aa4:	90 91 fb 26 	lds	r25, 0x26FB	; 0x8026fb <g_usb_cdc_printStatusLines_atxmega>
    7aa8:	81 e0       	ldi	r24, 0x01	; 1
    7aaa:	89 27       	eor	r24, r25
    7aac:	88 23       	and	r24, r24
    7aae:	61 f0       	breq	.+24     	; 0x7ac8 <usb_rx_process+0x9e>
    7ab0:	90 91 fd 26 	lds	r25, 0x26FD	; 0x8026fd <g_usb_cdc_printStatusLines_1pps>
    7ab4:	81 e0       	ldi	r24, 0x01	; 1
    7ab6:	89 27       	eor	r24, r25
    7ab8:	88 23       	and	r24, r24
    7aba:	31 f0       	breq	.+12     	; 0x7ac8 <usb_rx_process+0x9e>
			udi_write_tx_buf(cdc_rx_buf, cdc_rx_len, true);
    7abc:	29 81       	ldd	r18, Y+1	; 0x01
    7abe:	ce 01       	movw	r24, r28
    7ac0:	03 96       	adiw	r24, 0x03	; 3
    7ac2:	41 e0       	ldi	r20, 0x01	; 1
    7ac4:	62 2f       	mov	r22, r18
    7ac6:	a6 dd       	rcall	.-1204   	; 0x7614 <udi_write_tx_buf>
		}

		/* Call the interpreter */
		interpreter_doProcess(cdc_rx_buf, cdc_rx_len);
    7ac8:	29 81       	ldd	r18, Y+1	; 0x01
    7aca:	3a 81       	ldd	r19, Y+2	; 0x02
    7acc:	ce 01       	movw	r24, r28
    7ace:	03 96       	adiw	r24, 0x03	; 3
    7ad0:	b9 01       	movw	r22, r18
    7ad2:	0e 94 0f 5c 	call	0xb81e	; 0xb81e <interpreter_doProcess>

		/* Check for more available data */
		cdc_rx_len = udi_cdc_get_nb_received_data();
    7ad6:	0f 94 1b 16 	call	0x22c36	; 0x22c36 <udi_cdc_get_nb_received_data>
    7ada:	89 83       	std	Y+1, r24	; 0x01
    7adc:	9a 83       	std	Y+2, r25	; 0x02
	}

	/* Get command lines from the USB host */
	iram_size_t cdc_rx_len = udi_cdc_get_nb_received_data();
	cdc_rx_len = min(cdc_rx_len, sizeof(cdc_rx_buf));
	while (cdc_rx_len) {
    7ade:	89 81       	ldd	r24, Y+1	; 0x01
    7ae0:	9a 81       	ldd	r25, Y+2	; 0x02
    7ae2:	89 2b       	or	r24, r25
    7ae4:	61 f6       	brne	.-104    	; 0x7a7e <usb_rx_process+0x54>
		/* Check for more available data */
		cdc_rx_len = udi_cdc_get_nb_received_data();
	}

	/* Release this lock */
	sched_freeLock(&g_interpreter_lock);
    7ae6:	8f ef       	ldi	r24, 0xFF	; 255
    7ae8:	9a e2       	ldi	r25, 0x2A	; 42
    7aea:	0e 94 0f ec 	call	0x1d81e	; 0x1d81e <sched_freeLock>
    7aee:	03 c0       	rjmp	.+6      	; 0x7af6 <usb_rx_process+0xcc>
{
	char cdc_rx_buf[4];

	/* Drop data connection is not authorized (yet) */
	if (!g_usb_cdc_transfers_authorized) {
		return;
    7af0:	00 00       	nop
    7af2:	01 c0       	rjmp	.+2      	; 0x7af6 <usb_rx_process+0xcc>
	}

	/* Single thread only */
	if (!sched_getLock(&g_interpreter_lock)) {
		return;
    7af4:	00 00       	nop
		cdc_rx_len = udi_cdc_get_nb_received_data();
	}

	/* Release this lock */
	sched_freeLock(&g_interpreter_lock);
}
    7af6:	2a 96       	adiw	r28, 0x0a	; 10
    7af8:	cd bf       	out	0x3d, r28	; 61
    7afa:	de bf       	out	0x3e, r29	; 62
    7afc:	df 91       	pop	r29
    7afe:	cf 91       	pop	r28
    7b00:	08 95       	ret

00007b02 <task_usb>:
PROGMEM_DECLARE(const char, PM_INFO_PART_PLL1A[]);
PROGMEM_DECLARE(const char, PM_INFO_PART_PLL1B[]);
PROGMEM_DECLARE(const char, PM_INFO_PART_PLL1C[]);

void task_usb(uint32_t now)
{
    7b02:	2f 92       	push	r2
    7b04:	3f 92       	push	r3
    7b06:	4f 92       	push	r4
    7b08:	5f 92       	push	r5
    7b0a:	6f 92       	push	r6
    7b0c:	7f 92       	push	r7
    7b0e:	8f 92       	push	r8
    7b10:	9f 92       	push	r9
    7b12:	af 92       	push	r10
    7b14:	bf 92       	push	r11
    7b16:	cf 92       	push	r12
    7b18:	df 92       	push	r13
    7b1a:	ef 92       	push	r14
    7b1c:	ff 92       	push	r15
    7b1e:	0f 93       	push	r16
    7b20:	1f 93       	push	r17
    7b22:	cf 93       	push	r28
    7b24:	df 93       	push	r29
    7b26:	cd b7       	in	r28, 0x3d	; 61
    7b28:	de b7       	in	r29, 0x3e	; 62
    7b2a:	c8 57       	subi	r28, 0x78	; 120
    7b2c:	d1 09       	sbc	r29, r1
    7b2e:	cd bf       	out	0x3d, r28	; 61
    7b30:	de bf       	out	0x3e, r29	; 62
    7b32:	9e 01       	movw	r18, r28
    7b34:	2f 58       	subi	r18, 0x8F	; 143
    7b36:	3f 4f       	sbci	r19, 0xFF	; 255
    7b38:	f9 01       	movw	r30, r18
    7b3a:	60 83       	st	Z, r22
    7b3c:	71 83       	std	Z+1, r23	; 0x01
    7b3e:	82 83       	std	Z+2, r24	; 0x02
    7b40:	93 83       	std	Z+3, r25	; 0x03
	/* Monitoring at the USB serial terminal */
	if (g_usb_cdc_transfers_authorized) {
    7b42:	80 91 ff 26 	lds	r24, 0x26FF	; 0x8026ff <g_usb_cdc_transfers_authorized>
    7b46:	88 23       	and	r24, r24
    7b48:	11 f4       	brne	.+4      	; 0x7b4e <task_usb+0x4c>
    7b4a:	0c 94 44 46 	jmp	0x8c88	; 0x8c88 <task_usb+0x1186>
		static uint32_t usb_last = 0UL;

		/* Get command lines from the USB host */
		if (g_usb_cdc_rx_received) {
    7b4e:	80 91 fe 26 	lds	r24, 0x26FE	; 0x8026fe <g_usb_cdc_rx_received>
    7b52:	88 23       	and	r24, r24
    7b54:	69 f0       	breq	.+26     	; 0x7b70 <task_usb+0x6e>
			g_usb_cdc_rx_received = false;
    7b56:	10 92 fe 26 	sts	0x26FE, r1	; 0x8026fe <g_usb_cdc_rx_received>
			usb_rx_process(now);
    7b5a:	ce 01       	movw	r24, r28
    7b5c:	8f 58       	subi	r24, 0x8F	; 143
    7b5e:	9f 4f       	sbci	r25, 0xFF	; 255
    7b60:	fc 01       	movw	r30, r24
    7b62:	80 81       	ld	r24, Z
    7b64:	91 81       	ldd	r25, Z+1	; 0x01
    7b66:	a2 81       	ldd	r26, Z+2	; 0x02
    7b68:	b3 81       	ldd	r27, Z+3	; 0x03
    7b6a:	bc 01       	movw	r22, r24
    7b6c:	cd 01       	movw	r24, r26
    7b6e:	5d df       	rcall	.-326    	; 0x7a2a <usb_rx_process>
		}

		/* Status of the PLL unit */
		if (g_usb_cdc_printStatusLines_1pps && g_1pps_printusb_avail) {
    7b70:	80 91 fd 26 	lds	r24, 0x26FD	; 0x8026fd <g_usb_cdc_printStatusLines_1pps>
    7b74:	88 23       	and	r24, r24
    7b76:	09 f4       	brne	.+2      	; 0x7b7a <task_usb+0x78>
    7b78:	67 c1       	rjmp	.+718    	; 0x7e48 <task_usb+0x346>
    7b7a:	80 91 7e 26 	lds	r24, 0x267E	; 0x80267e <g_1pps_printusb_avail>
    7b7e:	88 23       	and	r24, r24
    7b80:	09 f4       	brne	.+2      	; 0x7b84 <task_usb+0x82>
			uint16_t l_pll_lo;
			uint64_t l_pll_hi;
			float l_1pps_deviation;
			uint32_t l_xo_mode_pwm;
			{
				irqflags_t flags = cpu_irq_save();
    7b82:	62 c1       	rjmp	.+708    	; 0x7e48 <task_usb+0x346>
    7b84:	fa dc       	rcall	.-1548   	; 0x757a <cpu_irq_save>
    7b86:	89 83       	std	Y+1, r24	; 0x01
				l_pll_lo				= g_1pps_last_lo;
    7b88:	80 91 60 26 	lds	r24, 0x2660	; 0x802660 <g_1pps_last_lo>
    7b8c:	90 91 61 26 	lds	r25, 0x2661	; 0x802661 <g_1pps_last_lo+0x1>
    7b90:	8a 83       	std	Y+2, r24	; 0x02
    7b92:	9b 83       	std	Y+3, r25	; 0x03
				l_pll_hi				= g_1pps_last_hi;
    7b94:	80 91 62 26 	lds	r24, 0x2662	; 0x802662 <g_1pps_last_hi>
    7b98:	8c 83       	std	Y+4, r24	; 0x04
    7b9a:	80 91 63 26 	lds	r24, 0x2663	; 0x802663 <g_1pps_last_hi+0x1>
    7b9e:	8d 83       	std	Y+5, r24	; 0x05
    7ba0:	80 91 64 26 	lds	r24, 0x2664	; 0x802664 <g_1pps_last_hi+0x2>
    7ba4:	8e 83       	std	Y+6, r24	; 0x06
    7ba6:	80 91 65 26 	lds	r24, 0x2665	; 0x802665 <g_1pps_last_hi+0x3>
    7baa:	8f 83       	std	Y+7, r24	; 0x07
    7bac:	80 91 66 26 	lds	r24, 0x2666	; 0x802666 <g_1pps_last_hi+0x4>
    7bb0:	88 87       	std	Y+8, r24	; 0x08
    7bb2:	80 91 67 26 	lds	r24, 0x2667	; 0x802667 <g_1pps_last_hi+0x5>
    7bb6:	89 87       	std	Y+9, r24	; 0x09
    7bb8:	80 91 68 26 	lds	r24, 0x2668	; 0x802668 <g_1pps_last_hi+0x6>
    7bbc:	8a 87       	std	Y+10, r24	; 0x0a
    7bbe:	80 91 69 26 	lds	r24, 0x2669	; 0x802669 <g_1pps_last_hi+0x7>
    7bc2:	8b 87       	std	Y+11, r24	; 0x0b
				l_1pps_deviation		= g_1pps_deviation;
    7bc4:	80 91 7b 26 	lds	r24, 0x267B	; 0x80267b <g_1pps_deviation>
    7bc8:	90 91 7c 26 	lds	r25, 0x267C	; 0x80267c <g_1pps_deviation+0x1>
    7bcc:	09 2e       	mov	r0, r25
    7bce:	00 0c       	add	r0, r0
    7bd0:	aa 0b       	sbc	r26, r26
    7bd2:	bb 0b       	sbc	r27, r27
    7bd4:	bc 01       	movw	r22, r24
    7bd6:	cd 01       	movw	r24, r26
    7bd8:	0f 94 e9 25 	call	0x24bd2	; 0x24bd2 <__floatsisf>
    7bdc:	dc 01       	movw	r26, r24
    7bde:	cb 01       	movw	r24, r22
    7be0:	8c 87       	std	Y+12, r24	; 0x0c
    7be2:	9d 87       	std	Y+13, r25	; 0x0d
    7be4:	ae 87       	std	Y+14, r26	; 0x0e
    7be6:	bf 87       	std	Y+15, r27	; 0x0f
				l_xo_mode_pwm			= g_xo_mode_pwm;
    7be8:	80 91 e9 29 	lds	r24, 0x29E9	; 0x8029e9 <g_xo_mode_pwm>
    7bec:	90 91 ea 29 	lds	r25, 0x29EA	; 0x8029ea <g_xo_mode_pwm+0x1>
    7bf0:	a0 91 eb 29 	lds	r26, 0x29EB	; 0x8029eb <g_xo_mode_pwm+0x2>
    7bf4:	b0 91 ec 29 	lds	r27, 0x29EC	; 0x8029ec <g_xo_mode_pwm+0x3>
    7bf8:	88 8b       	std	Y+16, r24	; 0x10
    7bfa:	99 8b       	std	Y+17, r25	; 0x11
    7bfc:	aa 8b       	std	Y+18, r26	; 0x12
				cpu_irq_restore(flags);
    7bfe:	bb 8b       	std	Y+19, r27	; 0x13
    7c00:	89 81       	ldd	r24, Y+1	; 0x01
    7c02:	cb dc       	rcall	.-1642   	; 0x759a <cpu_irq_restore>

				g_1pps_printusb_avail	= false;
    7c04:	10 92 7e 26 	sts	0x267E, r1	; 0x80267e <g_1pps_printusb_avail>
			}

			int len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_PLL1A, (uint32_t)(l_pll_hi / 1000U), (uint32_t) (l_pll_hi % 1000), l_pll_lo);
    7c08:	2c 80       	ldd	r2, Y+4	; 0x04
    7c0a:	3d 80       	ldd	r3, Y+5	; 0x05
    7c0c:	4e 80       	ldd	r4, Y+6	; 0x06
    7c0e:	5f 80       	ldd	r5, Y+7	; 0x07
    7c10:	68 84       	ldd	r6, Y+8	; 0x08
    7c12:	79 84       	ldd	r7, Y+9	; 0x09
    7c14:	8a 84       	ldd	r8, Y+10	; 0x0a
    7c16:	9b 84       	ldd	r9, Y+11	; 0x0b
    7c18:	0f 2e       	mov	r0, r31
    7c1a:	f8 ee       	ldi	r31, 0xE8	; 232
    7c1c:	af 2e       	mov	r10, r31
    7c1e:	f0 2d       	mov	r31, r0
    7c20:	0f 2e       	mov	r0, r31
    7c22:	f3 e0       	ldi	r31, 0x03	; 3
    7c24:	bf 2e       	mov	r11, r31
    7c26:	f0 2d       	mov	r31, r0
    7c28:	c1 2c       	mov	r12, r1
    7c2a:	d1 2c       	mov	r13, r1
    7c2c:	e1 2c       	mov	r14, r1
    7c2e:	f1 2c       	mov	r15, r1
    7c30:	00 e0       	ldi	r16, 0x00	; 0
    7c32:	10 e0       	ldi	r17, 0x00	; 0
    7c34:	22 2d       	mov	r18, r2
    7c36:	33 2d       	mov	r19, r3
    7c38:	44 2d       	mov	r20, r4
    7c3a:	55 2d       	mov	r21, r5
    7c3c:	66 2d       	mov	r22, r6
    7c3e:	77 2d       	mov	r23, r7
    7c40:	88 2d       	mov	r24, r8
    7c42:	99 2d       	mov	r25, r9
    7c44:	0f 94 e1 2d 	call	0x25bc2	; 0x25bc2 <__umoddi3>
    7c48:	a2 2e       	mov	r10, r18
    7c4a:	b3 2e       	mov	r11, r19
    7c4c:	c4 2e       	mov	r12, r20
    7c4e:	d5 2e       	mov	r13, r21
    7c50:	e6 2e       	mov	r14, r22
    7c52:	f7 2e       	mov	r15, r23
    7c54:	08 2f       	mov	r16, r24
    7c56:	19 2f       	mov	r17, r25
    7c58:	2a 2d       	mov	r18, r10
    7c5a:	3b 2d       	mov	r19, r11
    7c5c:	4c 2d       	mov	r20, r12
    7c5e:	5d 2d       	mov	r21, r13
    7c60:	6e 2d       	mov	r22, r14
    7c62:	7f 2d       	mov	r23, r15
    7c64:	80 2f       	mov	r24, r16
    7c66:	91 2f       	mov	r25, r17
    7c68:	e9 96       	adiw	r28, 0x39	; 57
    7c6a:	2c af       	std	Y+60, r18	; 0x3c
    7c6c:	3d af       	std	Y+61, r19	; 0x3d
    7c6e:	4e af       	std	Y+62, r20	; 0x3e
    7c70:	5f af       	std	Y+63, r21	; 0x3f
    7c72:	e9 97       	sbiw	r28, 0x39	; 57
    7c74:	2c 80       	ldd	r2, Y+4	; 0x04
    7c76:	3d 80       	ldd	r3, Y+5	; 0x05
    7c78:	4e 80       	ldd	r4, Y+6	; 0x06
    7c7a:	5f 80       	ldd	r5, Y+7	; 0x07
    7c7c:	68 84       	ldd	r6, Y+8	; 0x08
    7c7e:	79 84       	ldd	r7, Y+9	; 0x09
    7c80:	8a 84       	ldd	r8, Y+10	; 0x0a
    7c82:	9b 84       	ldd	r9, Y+11	; 0x0b
    7c84:	0f 2e       	mov	r0, r31
    7c86:	f8 ee       	ldi	r31, 0xE8	; 232
    7c88:	af 2e       	mov	r10, r31
    7c8a:	f0 2d       	mov	r31, r0
    7c8c:	0f 2e       	mov	r0, r31
    7c8e:	f3 e0       	ldi	r31, 0x03	; 3
    7c90:	bf 2e       	mov	r11, r31
    7c92:	f0 2d       	mov	r31, r0
    7c94:	c1 2c       	mov	r12, r1
    7c96:	d1 2c       	mov	r13, r1
    7c98:	e1 2c       	mov	r14, r1
    7c9a:	f1 2c       	mov	r15, r1
    7c9c:	00 e0       	ldi	r16, 0x00	; 0
    7c9e:	10 e0       	ldi	r17, 0x00	; 0
    7ca0:	22 2d       	mov	r18, r2
    7ca2:	33 2d       	mov	r19, r3
    7ca4:	44 2d       	mov	r20, r4
    7ca6:	55 2d       	mov	r21, r5
    7ca8:	66 2d       	mov	r22, r6
    7caa:	77 2d       	mov	r23, r7
    7cac:	88 2d       	mov	r24, r8
    7cae:	99 2d       	mov	r25, r9
    7cb0:	0f 94 e3 2d 	call	0x25bc6	; 0x25bc6 <__udivdi3>
    7cb4:	a2 2e       	mov	r10, r18
    7cb6:	b3 2e       	mov	r11, r19
    7cb8:	c4 2e       	mov	r12, r20
    7cba:	d5 2e       	mov	r13, r21
    7cbc:	e6 2e       	mov	r14, r22
    7cbe:	f7 2e       	mov	r15, r23
    7cc0:	08 2f       	mov	r16, r24
    7cc2:	19 2f       	mov	r17, r25
    7cc4:	2a 2d       	mov	r18, r10
    7cc6:	3b 2d       	mov	r19, r11
    7cc8:	4c 2d       	mov	r20, r12
    7cca:	5d 2d       	mov	r21, r13
    7ccc:	6e 2d       	mov	r22, r14
    7cce:	7f 2d       	mov	r23, r15
    7cd0:	80 2f       	mov	r24, r16
    7cd2:	91 2f       	mov	r25, r17
    7cd4:	da 01       	movw	r26, r20
    7cd6:	c9 01       	movw	r24, r18
    7cd8:	2b 81       	ldd	r18, Y+3	; 0x03
    7cda:	2f 93       	push	r18
    7cdc:	2a 81       	ldd	r18, Y+2	; 0x02
    7cde:	2f 93       	push	r18
    7ce0:	e9 96       	adiw	r28, 0x39	; 57
    7ce2:	2f ad       	ldd	r18, Y+63	; 0x3f
    7ce4:	e9 97       	sbiw	r28, 0x39	; 57
    7ce6:	2f 93       	push	r18
    7ce8:	e8 96       	adiw	r28, 0x38	; 56
    7cea:	2f ad       	ldd	r18, Y+63	; 0x3f
    7cec:	e8 97       	sbiw	r28, 0x38	; 56
    7cee:	2f 93       	push	r18
    7cf0:	e7 96       	adiw	r28, 0x37	; 55
    7cf2:	2f ad       	ldd	r18, Y+63	; 0x3f
    7cf4:	e7 97       	sbiw	r28, 0x37	; 55
    7cf6:	2f 93       	push	r18
    7cf8:	e6 96       	adiw	r28, 0x36	; 54
    7cfa:	2f ad       	ldd	r18, Y+63	; 0x3f
    7cfc:	e6 97       	sbiw	r28, 0x36	; 54
    7cfe:	2f 93       	push	r18
    7d00:	2b 2f       	mov	r18, r27
    7d02:	2f 93       	push	r18
    7d04:	2a 2f       	mov	r18, r26
    7d06:	2f 93       	push	r18
    7d08:	29 2f       	mov	r18, r25
    7d0a:	2f 93       	push	r18
    7d0c:	8f 93       	push	r24
    7d0e:	89 e9       	ldi	r24, 0x99	; 153
    7d10:	99 e0       	ldi	r25, 0x09	; 9
    7d12:	89 2f       	mov	r24, r25
    7d14:	8f 93       	push	r24
    7d16:	89 e9       	ldi	r24, 0x99	; 153
    7d18:	99 e0       	ldi	r25, 0x09	; 9
    7d1a:	8f 93       	push	r24
    7d1c:	1f 92       	push	r1
    7d1e:	80 e8       	ldi	r24, 0x80	; 128
    7d20:	8f 93       	push	r24
    7d22:	83 e0       	ldi	r24, 0x03	; 3
    7d24:	9c e2       	ldi	r25, 0x2C	; 44
    7d26:	89 2f       	mov	r24, r25
    7d28:	8f 93       	push	r24
    7d2a:	83 e0       	ldi	r24, 0x03	; 3
    7d2c:	9c e2       	ldi	r25, 0x2C	; 44
    7d2e:	8f 93       	push	r24
    7d30:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
    7d34:	0d b7       	in	r16, 0x3d	; 61
    7d36:	1e b7       	in	r17, 0x3e	; 62
    7d38:	00 5f       	subi	r16, 0xF0	; 240
    7d3a:	1f 4f       	sbci	r17, 0xFF	; 255
    7d3c:	cd bf       	out	0x3d, r28	; 61
    7d3e:	de bf       	out	0x3e, r29	; 62
    7d40:	8c 8b       	std	Y+20, r24	; 0x14
    7d42:	9d 8b       	std	Y+21, r25	; 0x15
			udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    7d44:	8c 89       	ldd	r24, Y+20	; 0x14
    7d46:	9d 89       	ldd	r25, Y+21	; 0x15
    7d48:	81 38       	cpi	r24, 0x81	; 129
    7d4a:	91 05       	cpc	r25, r1
    7d4c:	10 f0       	brcs	.+4      	; 0x7d52 <task_usb+0x250>
    7d4e:	80 e8       	ldi	r24, 0x80	; 128
    7d50:	90 e0       	ldi	r25, 0x00	; 0
    7d52:	40 e0       	ldi	r20, 0x00	; 0
    7d54:	68 2f       	mov	r22, r24
    7d56:	83 e0       	ldi	r24, 0x03	; 3
    7d58:	9c e2       	ldi	r25, 0x2C	; 44
    7d5a:	5c dc       	rcall	.-1864   	; 0x7614 <udi_write_tx_buf>

			len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_PLL1B, l_1pps_deviation);
    7d5c:	8f 85       	ldd	r24, Y+15	; 0x0f
    7d5e:	8f 93       	push	r24
    7d60:	8e 85       	ldd	r24, Y+14	; 0x0e
    7d62:	8f 93       	push	r24
    7d64:	8d 85       	ldd	r24, Y+13	; 0x0d
    7d66:	8f 93       	push	r24
    7d68:	8c 85       	ldd	r24, Y+12	; 0x0c
    7d6a:	8f 93       	push	r24
    7d6c:	81 ec       	ldi	r24, 0xC1	; 193
    7d6e:	99 e0       	ldi	r25, 0x09	; 9
    7d70:	89 2f       	mov	r24, r25
    7d72:	8f 93       	push	r24
    7d74:	81 ec       	ldi	r24, 0xC1	; 193
    7d76:	99 e0       	ldi	r25, 0x09	; 9
    7d78:	8f 93       	push	r24
    7d7a:	1f 92       	push	r1
    7d7c:	80 e8       	ldi	r24, 0x80	; 128
    7d7e:	8f 93       	push	r24
    7d80:	83 e0       	ldi	r24, 0x03	; 3
    7d82:	9c e2       	ldi	r25, 0x2C	; 44
    7d84:	89 2f       	mov	r24, r25
    7d86:	8f 93       	push	r24
    7d88:	83 e0       	ldi	r24, 0x03	; 3
    7d8a:	9c e2       	ldi	r25, 0x2C	; 44
    7d8c:	8f 93       	push	r24
    7d8e:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
    7d92:	2d b7       	in	r18, 0x3d	; 61
    7d94:	3e b7       	in	r19, 0x3e	; 62
    7d96:	26 5f       	subi	r18, 0xF6	; 246
    7d98:	3f 4f       	sbci	r19, 0xFF	; 255
    7d9a:	cd bf       	out	0x3d, r28	; 61
    7d9c:	de bf       	out	0x3e, r29	; 62
    7d9e:	8c 8b       	std	Y+20, r24	; 0x14
    7da0:	9d 8b       	std	Y+21, r25	; 0x15
			udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    7da2:	8c 89       	ldd	r24, Y+20	; 0x14
    7da4:	9d 89       	ldd	r25, Y+21	; 0x15
    7da6:	81 38       	cpi	r24, 0x81	; 129
    7da8:	91 05       	cpc	r25, r1
    7daa:	10 f0       	brcs	.+4      	; 0x7db0 <task_usb+0x2ae>
    7dac:	80 e8       	ldi	r24, 0x80	; 128
    7dae:	90 e0       	ldi	r25, 0x00	; 0
    7db0:	40 e0       	ldi	r20, 0x00	; 0
    7db2:	68 2f       	mov	r22, r24
    7db4:	83 e0       	ldi	r24, 0x03	; 3
    7db6:	9c e2       	ldi	r25, 0x2C	; 44
    7db8:	2d dc       	rcall	.-1958   	; 0x7614 <udi_write_tx_buf>

			len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_PLL1C, (l_xo_mode_pwm & C_XO_VAL_INT_MASK) >> C_XO_VAL_INT_SHIFT, l_xo_mode_pwm & C_XO_VAL_FRAC_MASK);
    7dba:	88 89       	ldd	r24, Y+16	; 0x10
    7dbc:	99 89       	ldd	r25, Y+17	; 0x11
    7dbe:	aa 89       	ldd	r26, Y+18	; 0x12
    7dc0:	bb 89       	ldd	r27, Y+19	; 0x13
    7dc2:	9c 01       	movw	r18, r24
    7dc4:	ad 01       	movw	r20, r26
    7dc6:	33 27       	eor	r19, r19
    7dc8:	44 27       	eor	r20, r20
    7dca:	55 27       	eor	r21, r21
    7dcc:	88 89       	ldd	r24, Y+16	; 0x10
    7dce:	99 89       	ldd	r25, Y+17	; 0x11
    7dd0:	aa 89       	ldd	r26, Y+18	; 0x12
    7dd2:	bb 89       	ldd	r27, Y+19	; 0x13
    7dd4:	88 27       	eor	r24, r24
    7dd6:	bb 27       	eor	r27, r27
    7dd8:	89 2f       	mov	r24, r25
    7dda:	9a 2f       	mov	r25, r26
    7ddc:	ab 2f       	mov	r26, r27
    7dde:	bb 27       	eor	r27, r27
    7de0:	65 2f       	mov	r22, r21
    7de2:	6f 93       	push	r22
    7de4:	64 2f       	mov	r22, r20
    7de6:	6f 93       	push	r22
    7de8:	63 2f       	mov	r22, r19
    7dea:	6f 93       	push	r22
    7dec:	2f 93       	push	r18
    7dee:	2b 2f       	mov	r18, r27
    7df0:	2f 93       	push	r18
    7df2:	2a 2f       	mov	r18, r26
    7df4:	2f 93       	push	r18
    7df6:	29 2f       	mov	r18, r25
    7df8:	2f 93       	push	r18
    7dfa:	8f 93       	push	r24
    7dfc:	88 ed       	ldi	r24, 0xD8	; 216
    7dfe:	99 e0       	ldi	r25, 0x09	; 9
    7e00:	89 2f       	mov	r24, r25
    7e02:	8f 93       	push	r24
    7e04:	88 ed       	ldi	r24, 0xD8	; 216
    7e06:	99 e0       	ldi	r25, 0x09	; 9
    7e08:	8f 93       	push	r24
    7e0a:	1f 92       	push	r1
    7e0c:	80 e8       	ldi	r24, 0x80	; 128
    7e0e:	8f 93       	push	r24
    7e10:	83 e0       	ldi	r24, 0x03	; 3
    7e12:	9c e2       	ldi	r25, 0x2C	; 44
    7e14:	89 2f       	mov	r24, r25
    7e16:	8f 93       	push	r24
    7e18:	83 e0       	ldi	r24, 0x03	; 3
    7e1a:	9c e2       	ldi	r25, 0x2C	; 44
    7e1c:	8f 93       	push	r24
    7e1e:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
    7e22:	ed b7       	in	r30, 0x3d	; 61
    7e24:	fe b7       	in	r31, 0x3e	; 62
    7e26:	3e 96       	adiw	r30, 0x0e	; 14
    7e28:	cd bf       	out	0x3d, r28	; 61
    7e2a:	de bf       	out	0x3e, r29	; 62
    7e2c:	8c 8b       	std	Y+20, r24	; 0x14
    7e2e:	9d 8b       	std	Y+21, r25	; 0x15
			udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    7e30:	8c 89       	ldd	r24, Y+20	; 0x14
    7e32:	9d 89       	ldd	r25, Y+21	; 0x15
    7e34:	81 38       	cpi	r24, 0x81	; 129
    7e36:	91 05       	cpc	r25, r1
    7e38:	10 f0       	brcs	.+4      	; 0x7e3e <task_usb+0x33c>
    7e3a:	80 e8       	ldi	r24, 0x80	; 128
    7e3c:	90 e0       	ldi	r25, 0x00	; 0
    7e3e:	40 e0       	ldi	r20, 0x00	; 0
    7e40:	68 2f       	mov	r22, r24
    7e42:	83 e0       	ldi	r24, 0x03	; 3
    7e44:	9c e2       	ldi	r25, 0x2C	; 44
    7e46:	e6 db       	rcall	.-2100   	; 0x7614 <udi_write_tx_buf>
		}

		/* Status output when requested */
		if (g_usb_cdc_printStatusLines_atxmega) {
    7e48:	80 91 fb 26 	lds	r24, 0x26FB	; 0x8026fb <g_usb_cdc_printStatusLines_atxmega>
    7e4c:	88 23       	and	r24, r24
    7e4e:	09 f4       	brne	.+2      	; 0x7e52 <task_usb+0x350>
    7e50:	1b c7       	rjmp	.+3638   	; 0x8c88 <task_usb+0x1186>
			if (((now - usb_last) >= 512) || (now < usb_last)) {
    7e52:	80 91 4a 23 	lds	r24, 0x234A	; 0x80234a <usb_last.8024>
    7e56:	90 91 4b 23 	lds	r25, 0x234B	; 0x80234b <usb_last.8024+0x1>
    7e5a:	a0 91 4c 23 	lds	r26, 0x234C	; 0x80234c <usb_last.8024+0x2>
    7e5e:	b0 91 4d 23 	lds	r27, 0x234D	; 0x80234d <usb_last.8024+0x3>
    7e62:	9e 01       	movw	r18, r28
    7e64:	2f 58       	subi	r18, 0x8F	; 143
    7e66:	3f 4f       	sbci	r19, 0xFF	; 255
    7e68:	f9 01       	movw	r30, r18
    7e6a:	20 81       	ld	r18, Z
    7e6c:	31 81       	ldd	r19, Z+1	; 0x01
    7e6e:	42 81       	ldd	r20, Z+2	; 0x02
    7e70:	53 81       	ldd	r21, Z+3	; 0x03
    7e72:	79 01       	movw	r14, r18
    7e74:	8a 01       	movw	r16, r20
    7e76:	e8 1a       	sub	r14, r24
    7e78:	f9 0a       	sbc	r15, r25
    7e7a:	0a 0b       	sbc	r16, r26
    7e7c:	1b 0b       	sbc	r17, r27
    7e7e:	d8 01       	movw	r26, r16
    7e80:	c7 01       	movw	r24, r14
    7e82:	81 15       	cp	r24, r1
    7e84:	92 40       	sbci	r25, 0x02	; 2
    7e86:	a1 05       	cpc	r26, r1
    7e88:	b1 05       	cpc	r27, r1
    7e8a:	b0 f4       	brcc	.+44     	; 0x7eb8 <task_usb+0x3b6>
    7e8c:	80 91 4a 23 	lds	r24, 0x234A	; 0x80234a <usb_last.8024>
    7e90:	90 91 4b 23 	lds	r25, 0x234B	; 0x80234b <usb_last.8024+0x1>
    7e94:	a0 91 4c 23 	lds	r26, 0x234C	; 0x80234c <usb_last.8024+0x2>
    7e98:	b0 91 4d 23 	lds	r27, 0x234D	; 0x80234d <usb_last.8024+0x3>
    7e9c:	9e 01       	movw	r18, r28
    7e9e:	2f 58       	subi	r18, 0x8F	; 143
    7ea0:	3f 4f       	sbci	r19, 0xFF	; 255
    7ea2:	f9 01       	movw	r30, r18
    7ea4:	20 81       	ld	r18, Z
    7ea6:	31 81       	ldd	r19, Z+1	; 0x01
    7ea8:	42 81       	ldd	r20, Z+2	; 0x02
    7eaa:	53 81       	ldd	r21, Z+3	; 0x03
    7eac:	28 17       	cp	r18, r24
    7eae:	39 07       	cpc	r19, r25
    7eb0:	4a 07       	cpc	r20, r26
    7eb2:	5b 07       	cpc	r21, r27
    7eb4:	08 f0       	brcs	.+2      	; 0x7eb8 <task_usb+0x3b6>
				int32_t	l_twi1_gyro_2_mag_y_nT;
				int32_t	l_twi1_gyro_2_mag_z_nT;

				/* Getting a copy of the values */
				{
					irqflags_t flags			= cpu_irq_save();
    7eb6:	e8 c6       	rjmp	.+3536   	; 0x8c88 <task_usb+0x1186>
    7eb8:	60 db       	rcall	.-2368   	; 0x757a <cpu_irq_save>
    7eba:	8e 8b       	std	Y+22, r24	; 0x16
					l_adc_vctcxo_volt_1000		= g_adc_vctcxo_volt_1000;
    7ebc:	80 91 55 2a 	lds	r24, 0x2A55	; 0x802a55 <g_adc_vctcxo_volt_1000>
    7ec0:	90 91 56 2a 	lds	r25, 0x2A56	; 0x802a56 <g_adc_vctcxo_volt_1000+0x1>
    7ec4:	8f 8b       	std	Y+23, r24	; 0x17
    7ec6:	98 8f       	std	Y+24, r25	; 0x18
					l_adc_5v0_volt_1000			= g_adc_5v0_volt_1000;
    7ec8:	80 91 57 2a 	lds	r24, 0x2A57	; 0x802a57 <g_adc_5v0_volt_1000>
    7ecc:	90 91 58 2a 	lds	r25, 0x2A58	; 0x802a58 <g_adc_5v0_volt_1000+0x1>
    7ed0:	89 8f       	std	Y+25, r24	; 0x19
    7ed2:	9a 8f       	std	Y+26, r25	; 0x1a
					l_adc_vbat_volt_1000		= g_adc_vbat_volt_1000;
    7ed4:	80 91 59 2a 	lds	r24, 0x2A59	; 0x802a59 <g_adc_vbat_volt_1000>
    7ed8:	90 91 5a 2a 	lds	r25, 0x2A5A	; 0x802a5a <g_adc_vbat_volt_1000+0x1>
    7edc:	8b 8f       	std	Y+27, r24	; 0x1b
    7ede:	9c 8f       	std	Y+28, r25	; 0x1c
					l_adc_io_adc4_volt_1000		= g_adc_io_adc4_volt_1000;
    7ee0:	80 91 5b 2a 	lds	r24, 0x2A5B	; 0x802a5b <g_adc_io_adc4_volt_1000>
    7ee4:	90 91 5c 2a 	lds	r25, 0x2A5C	; 0x802a5c <g_adc_io_adc4_volt_1000+0x1>
    7ee8:	8d 8f       	std	Y+29, r24	; 0x1d
    7eea:	9e 8f       	std	Y+30, r25	; 0x1e
					l_adc_io_adc5_volt_1000		= g_adc_io_adc5_volt_1000;
    7eec:	80 91 5d 2a 	lds	r24, 0x2A5D	; 0x802a5d <g_adc_io_adc5_volt_1000>
    7ef0:	90 91 5e 2a 	lds	r25, 0x2A5E	; 0x802a5e <g_adc_io_adc5_volt_1000+0x1>
    7ef4:	8f 8f       	std	Y+31, r24	; 0x1f
    7ef6:	98 a3       	std	Y+32, r25	; 0x20
					l_adc_silence_volt_1000		= g_adc_silence_volt_1000;
    7ef8:	80 91 5f 2a 	lds	r24, 0x2A5F	; 0x802a5f <g_adc_silence_volt_1000>
    7efc:	90 91 60 2a 	lds	r25, 0x2A60	; 0x802a60 <g_adc_silence_volt_1000+0x1>
    7f00:	89 a3       	std	Y+33, r24	; 0x21
    7f02:	9a a3       	std	Y+34, r25	; 0x22
					l_adc_temp_deg_100			= g_adc_temp_deg_100;
    7f04:	80 91 61 2a 	lds	r24, 0x2A61	; 0x802a61 <g_adc_temp_deg_100>
    7f08:	90 91 62 2a 	lds	r25, 0x2A62	; 0x802a62 <g_adc_temp_deg_100+0x1>
    7f0c:	8b a3       	std	Y+35, r24	; 0x23
    7f0e:	9c a3       	std	Y+36, r25	; 0x24
					l_twi1_baro_temp_100		= g_twi1_baro_temp_100;
    7f10:	80 91 d3 29 	lds	r24, 0x29D3	; 0x8029d3 <g_twi1_baro_temp_100>
    7f14:	90 91 d4 29 	lds	r25, 0x29D4	; 0x8029d4 <g_twi1_baro_temp_100+0x1>
    7f18:	a0 91 d5 29 	lds	r26, 0x29D5	; 0x8029d5 <g_twi1_baro_temp_100+0x2>
    7f1c:	b0 91 d6 29 	lds	r27, 0x29D6	; 0x8029d6 <g_twi1_baro_temp_100+0x3>
    7f20:	8d a3       	std	Y+37, r24	; 0x25
    7f22:	9e a3       	std	Y+38, r25	; 0x26
    7f24:	af a3       	std	Y+39, r26	; 0x27
    7f26:	b8 a7       	std	Y+40, r27	; 0x28
					l_twi1_baro_p_100			= g_twi1_baro_p_100;
    7f28:	80 91 d7 29 	lds	r24, 0x29D7	; 0x8029d7 <g_twi1_baro_p_100>
    7f2c:	90 91 d8 29 	lds	r25, 0x29D8	; 0x8029d8 <g_twi1_baro_p_100+0x1>
    7f30:	a0 91 d9 29 	lds	r26, 0x29D9	; 0x8029d9 <g_twi1_baro_p_100+0x2>
    7f34:	b0 91 da 29 	lds	r27, 0x29DA	; 0x8029da <g_twi1_baro_p_100+0x3>
    7f38:	89 a7       	std	Y+41, r24	; 0x29
    7f3a:	9a a7       	std	Y+42, r25	; 0x2a
    7f3c:	ab a7       	std	Y+43, r26	; 0x2b
    7f3e:	bc a7       	std	Y+44, r27	; 0x2c
					l_twi1_baro_p_h_100			= g_qnh_p_h_100;
    7f40:	80 91 6c 2a 	lds	r24, 0x2A6C	; 0x802a6c <g_qnh_p_h_100>
    7f44:	90 91 6d 2a 	lds	r25, 0x2A6D	; 0x802a6d <g_qnh_p_h_100+0x1>
    7f48:	a0 91 6e 2a 	lds	r26, 0x2A6E	; 0x802a6e <g_qnh_p_h_100+0x2>
    7f4c:	b0 91 6f 2a 	lds	r27, 0x2A6F	; 0x802a6f <g_qnh_p_h_100+0x3>
    7f50:	8d a7       	std	Y+45, r24	; 0x2d
    7f52:	9e a7       	std	Y+46, r25	; 0x2e
    7f54:	af a7       	std	Y+47, r26	; 0x2f
    7f56:	b8 ab       	std	Y+48, r27	; 0x30
					l_twi1_hygro_T_100			= g_twi1_hygro_T_100;
    7f58:	80 91 e1 29 	lds	r24, 0x29E1	; 0x8029e1 <g_twi1_hygro_T_100>
    7f5c:	90 91 e2 29 	lds	r25, 0x29E2	; 0x8029e2 <g_twi1_hygro_T_100+0x1>
    7f60:	89 ab       	std	Y+49, r24	; 0x31
    7f62:	9a ab       	std	Y+50, r25	; 0x32
					l_twi1_hygro_DP_100			= g_twi1_hygro_DP_100;
    7f64:	80 91 e5 29 	lds	r24, 0x29E5	; 0x8029e5 <g_twi1_hygro_DP_100>
    7f68:	90 91 e6 29 	lds	r25, 0x29E6	; 0x8029e6 <g_twi1_hygro_DP_100+0x1>
    7f6c:	8b ab       	std	Y+51, r24	; 0x33
    7f6e:	9c ab       	std	Y+52, r25	; 0x34
					l_twi1_hygro_RH_100			= g_twi1_hygro_RH_100;
    7f70:	80 91 e3 29 	lds	r24, 0x29E3	; 0x8029e3 <g_twi1_hygro_RH_100>
    7f74:	90 91 e4 29 	lds	r25, 0x29E4	; 0x8029e4 <g_twi1_hygro_RH_100+0x1>
    7f78:	8d ab       	std	Y+53, r24	; 0x35
    7f7a:	9e ab       	std	Y+54, r25	; 0x36
					l_env_temp_deg_100			= g_env_temp_deg_100;
    7f7c:	80 91 65 2a 	lds	r24, 0x2A65	; 0x802a65 <g_env_temp_deg_100>
    7f80:	90 91 66 2a 	lds	r25, 0x2A66	; 0x802a66 <g_env_temp_deg_100+0x1>
    7f84:	8f ab       	std	Y+55, r24	; 0x37
    7f86:	98 af       	std	Y+56, r25	; 0x38
					l_env_hygro_RH_100			= g_env_hygro_RH_100;
    7f88:	80 91 67 2a 	lds	r24, 0x2A67	; 0x802a67 <g_env_hygro_RH_100>
    7f8c:	90 91 68 2a 	lds	r25, 0x2A68	; 0x802a68 <g_env_hygro_RH_100+0x1>
    7f90:	89 af       	std	Y+57, r24	; 0x39
    7f92:	9a af       	std	Y+58, r25	; 0x3a
					l_twi1_gyro_1_accel_x		= g_twi1_gyro_1_accel_x;
    7f94:	80 91 64 29 	lds	r24, 0x2964	; 0x802964 <g_twi1_gyro_1_accel_x>
    7f98:	90 91 65 29 	lds	r25, 0x2965	; 0x802965 <g_twi1_gyro_1_accel_x+0x1>
    7f9c:	8b af       	std	Y+59, r24	; 0x3b
    7f9e:	9c af       	std	Y+60, r25	; 0x3c
					l_twi1_gyro_1_accel_y		= g_twi1_gyro_1_accel_y;
    7fa0:	80 91 66 29 	lds	r24, 0x2966	; 0x802966 <g_twi1_gyro_1_accel_y>
    7fa4:	90 91 67 29 	lds	r25, 0x2967	; 0x802967 <g_twi1_gyro_1_accel_y+0x1>
    7fa8:	8d af       	std	Y+61, r24	; 0x3d
    7faa:	9e af       	std	Y+62, r25	; 0x3e
					l_twi1_gyro_1_accel_z		= g_twi1_gyro_1_accel_z;
    7fac:	20 91 68 29 	lds	r18, 0x2968	; 0x802968 <g_twi1_gyro_1_accel_z>
    7fb0:	30 91 69 29 	lds	r19, 0x2969	; 0x802969 <g_twi1_gyro_1_accel_z+0x1>
    7fb4:	ce 01       	movw	r24, r28
    7fb6:	cf 96       	adiw	r24, 0x3f	; 63
    7fb8:	fc 01       	movw	r30, r24
    7fba:	20 83       	st	Z, r18
    7fbc:	31 83       	std	Z+1, r19	; 0x01
					l_twi1_gyro_1_accel_x_mg	= g_twi1_gyro_1_accel_x_mg;
    7fbe:	ce 01       	movw	r24, r28
    7fc0:	8f 5b       	subi	r24, 0xBF	; 191
    7fc2:	9f 4f       	sbci	r25, 0xFF	; 255
    7fc4:	20 91 76 29 	lds	r18, 0x2976	; 0x802976 <g_twi1_gyro_1_accel_x_mg>
    7fc8:	30 91 77 29 	lds	r19, 0x2977	; 0x802977 <g_twi1_gyro_1_accel_x_mg+0x1>
    7fcc:	fc 01       	movw	r30, r24
    7fce:	20 83       	st	Z, r18
    7fd0:	31 83       	std	Z+1, r19	; 0x01
					l_twi1_gyro_1_accel_y_mg	= g_twi1_gyro_1_accel_y_mg;
    7fd2:	ce 01       	movw	r24, r28
    7fd4:	8d 5b       	subi	r24, 0xBD	; 189
    7fd6:	9f 4f       	sbci	r25, 0xFF	; 255
    7fd8:	20 91 78 29 	lds	r18, 0x2978	; 0x802978 <g_twi1_gyro_1_accel_y_mg>
    7fdc:	30 91 79 29 	lds	r19, 0x2979	; 0x802979 <g_twi1_gyro_1_accel_y_mg+0x1>
    7fe0:	fc 01       	movw	r30, r24
    7fe2:	20 83       	st	Z, r18
    7fe4:	31 83       	std	Z+1, r19	; 0x01
					l_twi1_gyro_1_accel_z_mg	= g_twi1_gyro_1_accel_z_mg;
    7fe6:	ce 01       	movw	r24, r28
    7fe8:	8b 5b       	subi	r24, 0xBB	; 187
    7fea:	9f 4f       	sbci	r25, 0xFF	; 255
    7fec:	20 91 7a 29 	lds	r18, 0x297A	; 0x80297a <g_twi1_gyro_1_accel_z_mg>
    7ff0:	30 91 7b 29 	lds	r19, 0x297B	; 0x80297b <g_twi1_gyro_1_accel_z_mg+0x1>
    7ff4:	fc 01       	movw	r30, r24
    7ff6:	20 83       	st	Z, r18
    7ff8:	31 83       	std	Z+1, r19	; 0x01
					l_twi1_gyro_1_gyro_x		= g_twi1_gyro_1_gyro_x;
    7ffa:	ce 01       	movw	r24, r28
    7ffc:	89 5b       	subi	r24, 0xB9	; 185
    7ffe:	9f 4f       	sbci	r25, 0xFF	; 255
    8000:	20 91 7c 29 	lds	r18, 0x297C	; 0x80297c <g_twi1_gyro_1_gyro_x>
    8004:	30 91 7d 29 	lds	r19, 0x297D	; 0x80297d <g_twi1_gyro_1_gyro_x+0x1>
    8008:	fc 01       	movw	r30, r24
    800a:	20 83       	st	Z, r18
    800c:	31 83       	std	Z+1, r19	; 0x01
					l_twi1_gyro_1_gyro_y		= g_twi1_gyro_1_gyro_y;
    800e:	ce 01       	movw	r24, r28
    8010:	87 5b       	subi	r24, 0xB7	; 183
    8012:	9f 4f       	sbci	r25, 0xFF	; 255
    8014:	20 91 7e 29 	lds	r18, 0x297E	; 0x80297e <g_twi1_gyro_1_gyro_y>
    8018:	30 91 7f 29 	lds	r19, 0x297F	; 0x80297f <g_twi1_gyro_1_gyro_y+0x1>
    801c:	fc 01       	movw	r30, r24
    801e:	20 83       	st	Z, r18
    8020:	31 83       	std	Z+1, r19	; 0x01
					l_twi1_gyro_1_gyro_z		= g_twi1_gyro_1_gyro_z;
    8022:	ce 01       	movw	r24, r28
    8024:	85 5b       	subi	r24, 0xB5	; 181
    8026:	9f 4f       	sbci	r25, 0xFF	; 255
    8028:	20 91 80 29 	lds	r18, 0x2980	; 0x802980 <g_twi1_gyro_1_gyro_z>
    802c:	30 91 81 29 	lds	r19, 0x2981	; 0x802981 <g_twi1_gyro_1_gyro_z+0x1>
    8030:	fc 01       	movw	r30, r24
    8032:	20 83       	st	Z, r18
    8034:	31 83       	std	Z+1, r19	; 0x01
					l_twi1_gyro_1_gyro_x_mdps	= g_twi1_gyro_1_gyro_x_mdps;
    8036:	9e 01       	movw	r18, r28
    8038:	23 5b       	subi	r18, 0xB3	; 179
    803a:	3f 4f       	sbci	r19, 0xFF	; 255
    803c:	80 91 88 29 	lds	r24, 0x2988	; 0x802988 <g_twi1_gyro_1_gyro_x_mdps>
    8040:	90 91 89 29 	lds	r25, 0x2989	; 0x802989 <g_twi1_gyro_1_gyro_x_mdps+0x1>
    8044:	a0 91 8a 29 	lds	r26, 0x298A	; 0x80298a <g_twi1_gyro_1_gyro_x_mdps+0x2>
    8048:	b0 91 8b 29 	lds	r27, 0x298B	; 0x80298b <g_twi1_gyro_1_gyro_x_mdps+0x3>
    804c:	f9 01       	movw	r30, r18
    804e:	80 83       	st	Z, r24
    8050:	91 83       	std	Z+1, r25	; 0x01
    8052:	a2 83       	std	Z+2, r26	; 0x02
    8054:	b3 83       	std	Z+3, r27	; 0x03
					l_twi1_gyro_1_gyro_y_mdps	= g_twi1_gyro_1_gyro_y_mdps;
    8056:	9e 01       	movw	r18, r28
    8058:	2f 5a       	subi	r18, 0xAF	; 175
    805a:	3f 4f       	sbci	r19, 0xFF	; 255
    805c:	80 91 8c 29 	lds	r24, 0x298C	; 0x80298c <g_twi1_gyro_1_gyro_y_mdps>
    8060:	90 91 8d 29 	lds	r25, 0x298D	; 0x80298d <g_twi1_gyro_1_gyro_y_mdps+0x1>
    8064:	a0 91 8e 29 	lds	r26, 0x298E	; 0x80298e <g_twi1_gyro_1_gyro_y_mdps+0x2>
    8068:	b0 91 8f 29 	lds	r27, 0x298F	; 0x80298f <g_twi1_gyro_1_gyro_y_mdps+0x3>
    806c:	f9 01       	movw	r30, r18
    806e:	80 83       	st	Z, r24
    8070:	91 83       	std	Z+1, r25	; 0x01
    8072:	a2 83       	std	Z+2, r26	; 0x02
    8074:	b3 83       	std	Z+3, r27	; 0x03
					l_twi1_gyro_1_gyro_z_mdps	= g_twi1_gyro_1_gyro_z_mdps;
    8076:	9e 01       	movw	r18, r28
    8078:	2b 5a       	subi	r18, 0xAB	; 171
    807a:	3f 4f       	sbci	r19, 0xFF	; 255
    807c:	80 91 90 29 	lds	r24, 0x2990	; 0x802990 <g_twi1_gyro_1_gyro_z_mdps>
    8080:	90 91 91 29 	lds	r25, 0x2991	; 0x802991 <g_twi1_gyro_1_gyro_z_mdps+0x1>
    8084:	a0 91 92 29 	lds	r26, 0x2992	; 0x802992 <g_twi1_gyro_1_gyro_z_mdps+0x2>
    8088:	b0 91 93 29 	lds	r27, 0x2993	; 0x802993 <g_twi1_gyro_1_gyro_z_mdps+0x3>
    808c:	f9 01       	movw	r30, r18
    808e:	80 83       	st	Z, r24
    8090:	91 83       	std	Z+1, r25	; 0x01
    8092:	a2 83       	std	Z+2, r26	; 0x02
    8094:	b3 83       	std	Z+3, r27	; 0x03
					l_twi1_gyro_1_temp			= g_twi1_gyro_1_temp;
    8096:	ce 01       	movw	r24, r28
    8098:	87 5a       	subi	r24, 0xA7	; 167
    809a:	9f 4f       	sbci	r25, 0xFF	; 255
    809c:	20 91 5c 29 	lds	r18, 0x295C	; 0x80295c <g_twi1_gyro_1_temp>
    80a0:	30 91 5d 29 	lds	r19, 0x295D	; 0x80295d <g_twi1_gyro_1_temp+0x1>
    80a4:	fc 01       	movw	r30, r24
    80a6:	20 83       	st	Z, r18
    80a8:	31 83       	std	Z+1, r19	; 0x01
					l_twi1_gyro_1_temp_deg_100	= g_twi1_gyro_1_temp_deg_100;
    80aa:	ce 01       	movw	r24, r28
    80ac:	85 5a       	subi	r24, 0xA5	; 165
    80ae:	9f 4f       	sbci	r25, 0xFF	; 255
    80b0:	20 91 62 29 	lds	r18, 0x2962	; 0x802962 <g_twi1_gyro_1_temp_deg_100>
    80b4:	30 91 63 29 	lds	r19, 0x2963	; 0x802963 <g_twi1_gyro_1_temp_deg_100+0x1>
    80b8:	fc 01       	movw	r30, r24
    80ba:	20 83       	st	Z, r18
    80bc:	31 83       	std	Z+1, r19	; 0x01
					l_twi1_gyro_2_mag_x			= g_twi1_gyro_2_mag_x;
    80be:	ce 01       	movw	r24, r28
    80c0:	83 5a       	subi	r24, 0xA3	; 163
    80c2:	9f 4f       	sbci	r25, 0xFF	; 255
    80c4:	20 91 a0 29 	lds	r18, 0x29A0	; 0x8029a0 <g_twi1_gyro_2_mag_x>
    80c8:	30 91 a1 29 	lds	r19, 0x29A1	; 0x8029a1 <g_twi1_gyro_2_mag_x+0x1>
    80cc:	fc 01       	movw	r30, r24
    80ce:	20 83       	st	Z, r18
    80d0:	31 83       	std	Z+1, r19	; 0x01
					l_twi1_gyro_2_mag_y			= g_twi1_gyro_2_mag_y;
    80d2:	ce 01       	movw	r24, r28
    80d4:	81 5a       	subi	r24, 0xA1	; 161
    80d6:	9f 4f       	sbci	r25, 0xFF	; 255
    80d8:	20 91 a2 29 	lds	r18, 0x29A2	; 0x8029a2 <g_twi1_gyro_2_mag_y>
    80dc:	30 91 a3 29 	lds	r19, 0x29A3	; 0x8029a3 <g_twi1_gyro_2_mag_y+0x1>
    80e0:	fc 01       	movw	r30, r24
    80e2:	20 83       	st	Z, r18
    80e4:	31 83       	std	Z+1, r19	; 0x01
					l_twi1_gyro_2_mag_z			= g_twi1_gyro_2_mag_z;
    80e6:	ce 01       	movw	r24, r28
    80e8:	8f 59       	subi	r24, 0x9F	; 159
    80ea:	9f 4f       	sbci	r25, 0xFF	; 255
    80ec:	20 91 a4 29 	lds	r18, 0x29A4	; 0x8029a4 <g_twi1_gyro_2_mag_z>
    80f0:	30 91 a5 29 	lds	r19, 0x29A5	; 0x8029a5 <g_twi1_gyro_2_mag_z+0x1>
    80f4:	fc 01       	movw	r30, r24
    80f6:	20 83       	st	Z, r18
    80f8:	31 83       	std	Z+1, r19	; 0x01
					l_twi1_gyro_2_mag_x_nT		= g_twi1_gyro_2_mag_x_nT;
    80fa:	9e 01       	movw	r18, r28
    80fc:	2d 59       	subi	r18, 0x9D	; 157
    80fe:	3f 4f       	sbci	r19, 0xFF	; 255
    8100:	80 91 ac 29 	lds	r24, 0x29AC	; 0x8029ac <g_twi1_gyro_2_mag_x_nT>
    8104:	90 91 ad 29 	lds	r25, 0x29AD	; 0x8029ad <g_twi1_gyro_2_mag_x_nT+0x1>
    8108:	a0 91 ae 29 	lds	r26, 0x29AE	; 0x8029ae <g_twi1_gyro_2_mag_x_nT+0x2>
    810c:	b0 91 af 29 	lds	r27, 0x29AF	; 0x8029af <g_twi1_gyro_2_mag_x_nT+0x3>
    8110:	f9 01       	movw	r30, r18
    8112:	80 83       	st	Z, r24
    8114:	91 83       	std	Z+1, r25	; 0x01
    8116:	a2 83       	std	Z+2, r26	; 0x02
    8118:	b3 83       	std	Z+3, r27	; 0x03
					l_twi1_gyro_2_mag_y_nT		= g_twi1_gyro_2_mag_y_nT;
    811a:	9e 01       	movw	r18, r28
    811c:	29 59       	subi	r18, 0x99	; 153
    811e:	3f 4f       	sbci	r19, 0xFF	; 255
    8120:	80 91 b0 29 	lds	r24, 0x29B0	; 0x8029b0 <g_twi1_gyro_2_mag_y_nT>
    8124:	90 91 b1 29 	lds	r25, 0x29B1	; 0x8029b1 <g_twi1_gyro_2_mag_y_nT+0x1>
    8128:	a0 91 b2 29 	lds	r26, 0x29B2	; 0x8029b2 <g_twi1_gyro_2_mag_y_nT+0x2>
    812c:	b0 91 b3 29 	lds	r27, 0x29B3	; 0x8029b3 <g_twi1_gyro_2_mag_y_nT+0x3>
    8130:	f9 01       	movw	r30, r18
    8132:	80 83       	st	Z, r24
    8134:	91 83       	std	Z+1, r25	; 0x01
    8136:	a2 83       	std	Z+2, r26	; 0x02
    8138:	b3 83       	std	Z+3, r27	; 0x03
					l_twi1_gyro_2_mag_z_nT		= g_twi1_gyro_2_mag_z_nT;
    813a:	9e 01       	movw	r18, r28
    813c:	25 59       	subi	r18, 0x95	; 149
    813e:	3f 4f       	sbci	r19, 0xFF	; 255
    8140:	80 91 b4 29 	lds	r24, 0x29B4	; 0x8029b4 <g_twi1_gyro_2_mag_z_nT>
    8144:	90 91 b5 29 	lds	r25, 0x29B5	; 0x8029b5 <g_twi1_gyro_2_mag_z_nT+0x1>
    8148:	a0 91 b6 29 	lds	r26, 0x29B6	; 0x8029b6 <g_twi1_gyro_2_mag_z_nT+0x2>
    814c:	b0 91 b7 29 	lds	r27, 0x29B7	; 0x8029b7 <g_twi1_gyro_2_mag_z_nT+0x3>
    8150:	f9 01       	movw	r30, r18
    8152:	80 83       	st	Z, r24
    8154:	91 83       	std	Z+1, r25	; 0x01
    8156:	a2 83       	std	Z+2, r26	; 0x02
					cpu_irq_restore(flags);
    8158:	b3 83       	std	Z+3, r27	; 0x03
    815a:	8e 89       	ldd	r24, Y+22	; 0x16
    815c:	1e da       	rcall	.-3012   	; 0x759a <cpu_irq_restore>
				}

				int len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P1A,
    815e:	ce 01       	movw	r24, r28
    8160:	8f 58       	subi	r24, 0x8F	; 143
    8162:	9f 4f       	sbci	r25, 0xFF	; 255
    8164:	fc 01       	movw	r30, r24
    8166:	80 81       	ld	r24, Z
    8168:	91 81       	ldd	r25, Z+1	; 0x01
    816a:	a2 81       	ldd	r26, Z+2	; 0x02
    816c:	b3 81       	ldd	r27, Z+3	; 0x03
    816e:	07 2e       	mov	r0, r23
    8170:	7a e0       	ldi	r23, 0x0A	; 10
    8172:	b6 95       	lsr	r27
    8174:	a7 95       	ror	r26
    8176:	97 95       	ror	r25
    8178:	87 95       	ror	r24
    817a:	7a 95       	dec	r23
    817c:	d1 f7       	brne	.-12     	; 0x8172 <task_usb+0x670>
    817e:	70 2d       	mov	r23, r0
    8180:	8e 01       	movw	r16, r28
    8182:	01 59       	subi	r16, 0x91	; 145
    8184:	1f 4f       	sbci	r17, 0xFF	; 255
    8186:	2c 8d       	ldd	r18, Y+28	; 0x1c
    8188:	2f 93       	push	r18
    818a:	2b 8d       	ldd	r18, Y+27	; 0x1b
    818c:	2f 93       	push	r18
    818e:	2a 8d       	ldd	r18, Y+26	; 0x1a
    8190:	2f 93       	push	r18
    8192:	29 8d       	ldd	r18, Y+25	; 0x19
    8194:	2f 93       	push	r18
    8196:	28 8d       	ldd	r18, Y+24	; 0x18
    8198:	2f 93       	push	r18
    819a:	2f 89       	ldd	r18, Y+23	; 0x17
    819c:	2f 93       	push	r18
    819e:	2b 2f       	mov	r18, r27
    81a0:	2f 93       	push	r18
    81a2:	2a 2f       	mov	r18, r26
    81a4:	2f 93       	push	r18
    81a6:	29 2f       	mov	r18, r25
    81a8:	2f 93       	push	r18
    81aa:	8f 93       	push	r24
    81ac:	8b e8       	ldi	r24, 0x8B	; 139
    81ae:	97 e0       	ldi	r25, 0x07	; 7
    81b0:	89 2f       	mov	r24, r25
    81b2:	8f 93       	push	r24
    81b4:	8b e8       	ldi	r24, 0x8B	; 139
    81b6:	97 e0       	ldi	r25, 0x07	; 7
    81b8:	8f 93       	push	r24
    81ba:	1f 92       	push	r1
    81bc:	80 e8       	ldi	r24, 0x80	; 128
    81be:	8f 93       	push	r24
    81c0:	83 e0       	ldi	r24, 0x03	; 3
    81c2:	9c e2       	ldi	r25, 0x2C	; 44
    81c4:	89 2f       	mov	r24, r25
    81c6:	8f 93       	push	r24
    81c8:	83 e0       	ldi	r24, 0x03	; 3
    81ca:	9c e2       	ldi	r25, 0x2C	; 44
    81cc:	8f 93       	push	r24
    81ce:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
    81d2:	2d b7       	in	r18, 0x3d	; 61
    81d4:	3e b7       	in	r19, 0x3e	; 62
    81d6:	20 5f       	subi	r18, 0xF0	; 240
    81d8:	3f 4f       	sbci	r19, 0xFF	; 255
    81da:	cd bf       	out	0x3d, r28	; 61
    81dc:	de bf       	out	0x3e, r29	; 62
    81de:	f8 01       	movw	r30, r16
    81e0:	80 83       	st	Z, r24
    81e2:	91 83       	std	Z+1, r25	; 0x01
				now >> 10,
				l_adc_vctcxo_volt_1000, l_adc_5v0_volt_1000, l_adc_vbat_volt_1000);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    81e4:	ce 01       	movw	r24, r28
    81e6:	81 59       	subi	r24, 0x91	; 145
    81e8:	9f 4f       	sbci	r25, 0xFF	; 255
    81ea:	fc 01       	movw	r30, r24
    81ec:	80 81       	ld	r24, Z
    81ee:	91 81       	ldd	r25, Z+1	; 0x01
    81f0:	81 38       	cpi	r24, 0x81	; 129
    81f2:	91 05       	cpc	r25, r1
    81f4:	10 f0       	brcs	.+4      	; 0x81fa <task_usb+0x6f8>
    81f6:	80 e8       	ldi	r24, 0x80	; 128
    81f8:	90 e0       	ldi	r25, 0x00	; 0
    81fa:	40 e0       	ldi	r20, 0x00	; 0
    81fc:	68 2f       	mov	r22, r24
    81fe:	83 e0       	ldi	r24, 0x03	; 3
    8200:	9c e2       	ldi	r25, 0x2C	; 44
    8202:	08 da       	rcall	.-3056   	; 0x7614 <udi_write_tx_buf>

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P1B,
    8204:	8e 01       	movw	r16, r28
    8206:	01 59       	subi	r16, 0x91	; 145
    8208:	1f 4f       	sbci	r17, 0xFF	; 255
    820a:	8a a1       	ldd	r24, Y+34	; 0x22
    820c:	8f 93       	push	r24
    820e:	89 a1       	ldd	r24, Y+33	; 0x21
    8210:	8f 93       	push	r24
    8212:	88 a1       	ldd	r24, Y+32	; 0x20
    8214:	8f 93       	push	r24
    8216:	8f 8d       	ldd	r24, Y+31	; 0x1f
    8218:	8f 93       	push	r24
    821a:	8e 8d       	ldd	r24, Y+30	; 0x1e
    821c:	8f 93       	push	r24
    821e:	8d 8d       	ldd	r24, Y+29	; 0x1d
    8220:	8f 93       	push	r24
    8222:	80 ec       	ldi	r24, 0xC0	; 192
    8224:	97 e0       	ldi	r25, 0x07	; 7
    8226:	89 2f       	mov	r24, r25
    8228:	8f 93       	push	r24
    822a:	80 ec       	ldi	r24, 0xC0	; 192
    822c:	97 e0       	ldi	r25, 0x07	; 7
    822e:	8f 93       	push	r24
    8230:	1f 92       	push	r1
    8232:	80 e8       	ldi	r24, 0x80	; 128
    8234:	8f 93       	push	r24
    8236:	83 e0       	ldi	r24, 0x03	; 3
    8238:	9c e2       	ldi	r25, 0x2C	; 44
    823a:	89 2f       	mov	r24, r25
    823c:	8f 93       	push	r24
    823e:	83 e0       	ldi	r24, 0x03	; 3
    8240:	9c e2       	ldi	r25, 0x2C	; 44
    8242:	8f 93       	push	r24
    8244:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
    8248:	2d b7       	in	r18, 0x3d	; 61
    824a:	3e b7       	in	r19, 0x3e	; 62
    824c:	24 5f       	subi	r18, 0xF4	; 244
    824e:	3f 4f       	sbci	r19, 0xFF	; 255
    8250:	cd bf       	out	0x3d, r28	; 61
    8252:	de bf       	out	0x3e, r29	; 62
    8254:	f8 01       	movw	r30, r16
    8256:	80 83       	st	Z, r24
    8258:	91 83       	std	Z+1, r25	; 0x01
				l_adc_io_adc4_volt_1000, l_adc_io_adc5_volt_1000, l_adc_silence_volt_1000);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    825a:	ce 01       	movw	r24, r28
    825c:	81 59       	subi	r24, 0x91	; 145
    825e:	9f 4f       	sbci	r25, 0xFF	; 255
    8260:	fc 01       	movw	r30, r24
    8262:	80 81       	ld	r24, Z
    8264:	91 81       	ldd	r25, Z+1	; 0x01
    8266:	81 38       	cpi	r24, 0x81	; 129
    8268:	91 05       	cpc	r25, r1
    826a:	10 f0       	brcs	.+4      	; 0x8270 <task_usb+0x76e>
    826c:	80 e8       	ldi	r24, 0x80	; 128
    826e:	90 e0       	ldi	r25, 0x00	; 0
    8270:	40 e0       	ldi	r20, 0x00	; 0
    8272:	68 2f       	mov	r22, r24
    8274:	83 e0       	ldi	r24, 0x03	; 3
    8276:	9c e2       	ldi	r25, 0x2C	; 44
    8278:	cd d9       	rcall	.-3174   	; 0x7614 <udi_write_tx_buf>

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P1C,
    827a:	8b a1       	ldd	r24, Y+35	; 0x23
    827c:	9c a1       	ldd	r25, Y+36	; 0x24
    827e:	09 2e       	mov	r0, r25
    8280:	00 0c       	add	r0, r0
    8282:	aa 0b       	sbc	r26, r26
    8284:	bb 0b       	sbc	r27, r27
    8286:	bc 01       	movw	r22, r24
    8288:	cd 01       	movw	r24, r26
    828a:	0f 94 e9 25 	call	0x24bd2	; 0x24bd2 <__floatsisf>
    828e:	dc 01       	movw	r26, r24
    8290:	cb 01       	movw	r24, r22
				l_adc_temp_deg_100 / 100.f);
    8292:	20 e0       	ldi	r18, 0x00	; 0
    8294:	30 e0       	ldi	r19, 0x00	; 0
    8296:	48 ec       	ldi	r20, 0xC8	; 200
    8298:	52 e4       	ldi	r21, 0x42	; 66
    829a:	bc 01       	movw	r22, r24
    829c:	cd 01       	movw	r24, r26
    829e:	0f 94 14 25 	call	0x24a28	; 0x24a28 <__divsf3>
    82a2:	dc 01       	movw	r26, r24
    82a4:	cb 01       	movw	r24, r22

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P1B,
				l_adc_io_adc4_volt_1000, l_adc_io_adc5_volt_1000, l_adc_silence_volt_1000);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P1C,
    82a6:	8e 01       	movw	r16, r28
    82a8:	01 59       	subi	r16, 0x91	; 145
    82aa:	1f 4f       	sbci	r17, 0xFF	; 255
    82ac:	2b 2f       	mov	r18, r27
    82ae:	2f 93       	push	r18
    82b0:	2a 2f       	mov	r18, r26
    82b2:	2f 93       	push	r18
    82b4:	29 2f       	mov	r18, r25
    82b6:	2f 93       	push	r18
    82b8:	8f 93       	push	r24
    82ba:	8a ee       	ldi	r24, 0xEA	; 234
    82bc:	97 e0       	ldi	r25, 0x07	; 7
    82be:	89 2f       	mov	r24, r25
    82c0:	8f 93       	push	r24
    82c2:	8a ee       	ldi	r24, 0xEA	; 234
    82c4:	97 e0       	ldi	r25, 0x07	; 7
    82c6:	8f 93       	push	r24
    82c8:	1f 92       	push	r1
    82ca:	80 e8       	ldi	r24, 0x80	; 128
    82cc:	8f 93       	push	r24
    82ce:	83 e0       	ldi	r24, 0x03	; 3
    82d0:	9c e2       	ldi	r25, 0x2C	; 44
    82d2:	89 2f       	mov	r24, r25
    82d4:	8f 93       	push	r24
    82d6:	83 e0       	ldi	r24, 0x03	; 3
    82d8:	9c e2       	ldi	r25, 0x2C	; 44
    82da:	8f 93       	push	r24
    82dc:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
    82e0:	2d b7       	in	r18, 0x3d	; 61
    82e2:	3e b7       	in	r19, 0x3e	; 62
    82e4:	26 5f       	subi	r18, 0xF6	; 246
    82e6:	3f 4f       	sbci	r19, 0xFF	; 255
    82e8:	cd bf       	out	0x3d, r28	; 61
    82ea:	de bf       	out	0x3e, r29	; 62
    82ec:	f8 01       	movw	r30, r16
    82ee:	80 83       	st	Z, r24
    82f0:	91 83       	std	Z+1, r25	; 0x01
				l_adc_temp_deg_100 / 100.f);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    82f2:	ce 01       	movw	r24, r28
    82f4:	81 59       	subi	r24, 0x91	; 145
    82f6:	9f 4f       	sbci	r25, 0xFF	; 255
    82f8:	fc 01       	movw	r30, r24
    82fa:	80 81       	ld	r24, Z
    82fc:	91 81       	ldd	r25, Z+1	; 0x01
    82fe:	81 38       	cpi	r24, 0x81	; 129
    8300:	91 05       	cpc	r25, r1
    8302:	10 f0       	brcs	.+4      	; 0x8308 <task_usb+0x806>
    8304:	80 e8       	ldi	r24, 0x80	; 128
    8306:	90 e0       	ldi	r25, 0x00	; 0
    8308:	40 e0       	ldi	r20, 0x00	; 0
    830a:	68 2f       	mov	r22, r24
    830c:	83 e0       	ldi	r24, 0x03	; 3
    830e:	9c e2       	ldi	r25, 0x2C	; 44
    8310:	81 d9       	rcall	.-3326   	; 0x7614 <udi_write_tx_buf>

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P2A,
    8312:	69 a5       	ldd	r22, Y+41	; 0x29
    8314:	7a a5       	ldd	r23, Y+42	; 0x2a
    8316:	8b a5       	ldd	r24, Y+43	; 0x2b
    8318:	9c a5       	ldd	r25, Y+44	; 0x2c
    831a:	0f 94 e9 25 	call	0x24bd2	; 0x24bd2 <__floatsisf>
    831e:	dc 01       	movw	r26, r24
    8320:	cb 01       	movw	r24, r22
				l_twi1_baro_temp_100 / 100.f, l_twi1_baro_p_100 / 100.f);
    8322:	20 e0       	ldi	r18, 0x00	; 0
    8324:	30 e0       	ldi	r19, 0x00	; 0
    8326:	48 ec       	ldi	r20, 0xC8	; 200
    8328:	52 e4       	ldi	r21, 0x42	; 66
    832a:	bc 01       	movw	r22, r24
    832c:	cd 01       	movw	r24, r26
    832e:	0f 94 14 25 	call	0x24a28	; 0x24a28 <__divsf3>
    8332:	dc 01       	movw	r26, r24
    8334:	cb 01       	movw	r24, r22
    8336:	6c 01       	movw	r12, r24
    8338:	7d 01       	movw	r14, r26

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P1C,
				l_adc_temp_deg_100 / 100.f);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P2A,
    833a:	6d a1       	ldd	r22, Y+37	; 0x25
    833c:	7e a1       	ldd	r23, Y+38	; 0x26
    833e:	8f a1       	ldd	r24, Y+39	; 0x27
    8340:	98 a5       	ldd	r25, Y+40	; 0x28
    8342:	0f 94 e9 25 	call	0x24bd2	; 0x24bd2 <__floatsisf>
    8346:	dc 01       	movw	r26, r24
    8348:	cb 01       	movw	r24, r22
				l_twi1_baro_temp_100 / 100.f, l_twi1_baro_p_100 / 100.f);
    834a:	20 e0       	ldi	r18, 0x00	; 0
    834c:	30 e0       	ldi	r19, 0x00	; 0
    834e:	48 ec       	ldi	r20, 0xC8	; 200
    8350:	52 e4       	ldi	r21, 0x42	; 66
    8352:	bc 01       	movw	r22, r24
    8354:	cd 01       	movw	r24, r26
    8356:	0f 94 14 25 	call	0x24a28	; 0x24a28 <__divsf3>
    835a:	dc 01       	movw	r26, r24
    835c:	cb 01       	movw	r24, r22

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P1C,
				l_adc_temp_deg_100 / 100.f);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P2A,
    835e:	8e 01       	movw	r16, r28
    8360:	01 59       	subi	r16, 0x91	; 145
    8362:	1f 4f       	sbci	r17, 0xFF	; 255
    8364:	2f 2d       	mov	r18, r15
    8366:	2f 93       	push	r18
    8368:	2e 2d       	mov	r18, r14
    836a:	2f 93       	push	r18
    836c:	2d 2d       	mov	r18, r13
    836e:	2f 93       	push	r18
    8370:	2c 2d       	mov	r18, r12
    8372:	2f 93       	push	r18
    8374:	2b 2f       	mov	r18, r27
    8376:	2f 93       	push	r18
    8378:	2a 2f       	mov	r18, r26
    837a:	2f 93       	push	r18
    837c:	29 2f       	mov	r18, r25
    837e:	2f 93       	push	r18
    8380:	8f 93       	push	r24
    8382:	8e ef       	ldi	r24, 0xFE	; 254
    8384:	97 e0       	ldi	r25, 0x07	; 7
    8386:	89 2f       	mov	r24, r25
    8388:	8f 93       	push	r24
    838a:	8e ef       	ldi	r24, 0xFE	; 254
    838c:	97 e0       	ldi	r25, 0x07	; 7
    838e:	8f 93       	push	r24
    8390:	1f 92       	push	r1
    8392:	80 e8       	ldi	r24, 0x80	; 128
    8394:	8f 93       	push	r24
    8396:	83 e0       	ldi	r24, 0x03	; 3
    8398:	9c e2       	ldi	r25, 0x2C	; 44
    839a:	89 2f       	mov	r24, r25
    839c:	8f 93       	push	r24
    839e:	83 e0       	ldi	r24, 0x03	; 3
    83a0:	9c e2       	ldi	r25, 0x2C	; 44
    83a2:	8f 93       	push	r24
    83a4:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
    83a8:	2d b7       	in	r18, 0x3d	; 61
    83aa:	3e b7       	in	r19, 0x3e	; 62
    83ac:	22 5f       	subi	r18, 0xF2	; 242
    83ae:	3f 4f       	sbci	r19, 0xFF	; 255
    83b0:	cd bf       	out	0x3d, r28	; 61
    83b2:	de bf       	out	0x3e, r29	; 62
    83b4:	f8 01       	movw	r30, r16
    83b6:	80 83       	st	Z, r24
    83b8:	91 83       	std	Z+1, r25	; 0x01
				l_twi1_baro_temp_100 / 100.f, l_twi1_baro_p_100 / 100.f);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    83ba:	ce 01       	movw	r24, r28
    83bc:	81 59       	subi	r24, 0x91	; 145
    83be:	9f 4f       	sbci	r25, 0xFF	; 255
    83c0:	fc 01       	movw	r30, r24
    83c2:	80 81       	ld	r24, Z
    83c4:	91 81       	ldd	r25, Z+1	; 0x01
    83c6:	81 38       	cpi	r24, 0x81	; 129
    83c8:	91 05       	cpc	r25, r1
    83ca:	10 f0       	brcs	.+4      	; 0x83d0 <task_usb+0x8ce>
    83cc:	80 e8       	ldi	r24, 0x80	; 128
    83ce:	90 e0       	ldi	r25, 0x00	; 0
    83d0:	40 e0       	ldi	r20, 0x00	; 0
    83d2:	68 2f       	mov	r22, r24
    83d4:	83 e0       	ldi	r24, 0x03	; 3
    83d6:	9c e2       	ldi	r25, 0x2C	; 44
    83d8:	1d d9       	rcall	.-3526   	; 0x7614 <udi_write_tx_buf>

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P2B,
    83da:	6d a5       	ldd	r22, Y+45	; 0x2d
    83dc:	7e a5       	ldd	r23, Y+46	; 0x2e
    83de:	8f a5       	ldd	r24, Y+47	; 0x2f
    83e0:	98 a9       	ldd	r25, Y+48	; 0x30
    83e2:	0f 94 e9 25 	call	0x24bd2	; 0x24bd2 <__floatsisf>
    83e6:	dc 01       	movw	r26, r24
    83e8:	cb 01       	movw	r24, r22
				l_twi1_baro_p_h_100 / 100.f);
    83ea:	20 e0       	ldi	r18, 0x00	; 0
    83ec:	30 e0       	ldi	r19, 0x00	; 0
    83ee:	48 ec       	ldi	r20, 0xC8	; 200
    83f0:	52 e4       	ldi	r21, 0x42	; 66
    83f2:	bc 01       	movw	r22, r24
    83f4:	cd 01       	movw	r24, r26
    83f6:	0f 94 14 25 	call	0x24a28	; 0x24a28 <__divsf3>
    83fa:	dc 01       	movw	r26, r24
    83fc:	cb 01       	movw	r24, r22

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P2A,
				l_twi1_baro_temp_100 / 100.f, l_twi1_baro_p_100 / 100.f);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P2B,
    83fe:	8e 01       	movw	r16, r28
    8400:	01 59       	subi	r16, 0x91	; 145
    8402:	1f 4f       	sbci	r17, 0xFF	; 255
    8404:	2b 2f       	mov	r18, r27
    8406:	2f 93       	push	r18
    8408:	2a 2f       	mov	r18, r26
    840a:	2f 93       	push	r18
    840c:	29 2f       	mov	r18, r25
    840e:	2f 93       	push	r18
    8410:	8f 93       	push	r24
    8412:	84 e2       	ldi	r24, 0x24	; 36
    8414:	98 e0       	ldi	r25, 0x08	; 8
    8416:	89 2f       	mov	r24, r25
    8418:	8f 93       	push	r24
    841a:	84 e2       	ldi	r24, 0x24	; 36
    841c:	98 e0       	ldi	r25, 0x08	; 8
    841e:	8f 93       	push	r24
    8420:	1f 92       	push	r1
    8422:	80 e8       	ldi	r24, 0x80	; 128
    8424:	8f 93       	push	r24
    8426:	83 e0       	ldi	r24, 0x03	; 3
    8428:	9c e2       	ldi	r25, 0x2C	; 44
    842a:	89 2f       	mov	r24, r25
    842c:	8f 93       	push	r24
    842e:	83 e0       	ldi	r24, 0x03	; 3
    8430:	9c e2       	ldi	r25, 0x2C	; 44
    8432:	8f 93       	push	r24
    8434:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
    8438:	2d b7       	in	r18, 0x3d	; 61
    843a:	3e b7       	in	r19, 0x3e	; 62
    843c:	26 5f       	subi	r18, 0xF6	; 246
    843e:	3f 4f       	sbci	r19, 0xFF	; 255
    8440:	cd bf       	out	0x3d, r28	; 61
    8442:	de bf       	out	0x3e, r29	; 62
    8444:	f8 01       	movw	r30, r16
    8446:	80 83       	st	Z, r24
    8448:	91 83       	std	Z+1, r25	; 0x01
				l_twi1_baro_p_h_100 / 100.f);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    844a:	ce 01       	movw	r24, r28
    844c:	81 59       	subi	r24, 0x91	; 145
    844e:	9f 4f       	sbci	r25, 0xFF	; 255
    8450:	fc 01       	movw	r30, r24
    8452:	80 81       	ld	r24, Z
    8454:	91 81       	ldd	r25, Z+1	; 0x01
    8456:	81 38       	cpi	r24, 0x81	; 129
    8458:	91 05       	cpc	r25, r1
    845a:	10 f0       	brcs	.+4      	; 0x8460 <task_usb+0x95e>
    845c:	80 e8       	ldi	r24, 0x80	; 128
    845e:	90 e0       	ldi	r25, 0x00	; 0
    8460:	40 e0       	ldi	r20, 0x00	; 0
    8462:	68 2f       	mov	r22, r24
    8464:	83 e0       	ldi	r24, 0x03	; 3
    8466:	9c e2       	ldi	r25, 0x2C	; 44
    8468:	d5 d8       	rcall	.-3670   	; 0x7614 <udi_write_tx_buf>

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P3A,
    846a:	8d a9       	ldd	r24, Y+53	; 0x35
    846c:	9e a9       	ldd	r25, Y+54	; 0x36
    846e:	09 2e       	mov	r0, r25
    8470:	00 0c       	add	r0, r0
    8472:	aa 0b       	sbc	r26, r26
    8474:	bb 0b       	sbc	r27, r27
    8476:	bc 01       	movw	r22, r24
    8478:	cd 01       	movw	r24, r26
    847a:	0f 94 e9 25 	call	0x24bd2	; 0x24bd2 <__floatsisf>
    847e:	dc 01       	movw	r26, r24
    8480:	cb 01       	movw	r24, r22
				l_twi1_hygro_T_100 / 100.f, l_twi1_hygro_RH_100 / 100.f);
    8482:	20 e0       	ldi	r18, 0x00	; 0
    8484:	30 e0       	ldi	r19, 0x00	; 0
    8486:	48 ec       	ldi	r20, 0xC8	; 200
    8488:	52 e4       	ldi	r21, 0x42	; 66
    848a:	bc 01       	movw	r22, r24
    848c:	cd 01       	movw	r24, r26
    848e:	0f 94 14 25 	call	0x24a28	; 0x24a28 <__divsf3>
    8492:	dc 01       	movw	r26, r24
    8494:	cb 01       	movw	r24, r22
    8496:	6c 01       	movw	r12, r24
    8498:	7d 01       	movw	r14, r26

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P2B,
				l_twi1_baro_p_h_100 / 100.f);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P3A,
    849a:	89 a9       	ldd	r24, Y+49	; 0x31
    849c:	9a a9       	ldd	r25, Y+50	; 0x32
    849e:	09 2e       	mov	r0, r25
    84a0:	00 0c       	add	r0, r0
    84a2:	aa 0b       	sbc	r26, r26
    84a4:	bb 0b       	sbc	r27, r27
    84a6:	bc 01       	movw	r22, r24
    84a8:	cd 01       	movw	r24, r26
    84aa:	0f 94 e9 25 	call	0x24bd2	; 0x24bd2 <__floatsisf>
    84ae:	dc 01       	movw	r26, r24
    84b0:	cb 01       	movw	r24, r22
				l_twi1_hygro_T_100 / 100.f, l_twi1_hygro_RH_100 / 100.f);
    84b2:	20 e0       	ldi	r18, 0x00	; 0
    84b4:	30 e0       	ldi	r19, 0x00	; 0
    84b6:	48 ec       	ldi	r20, 0xC8	; 200
    84b8:	52 e4       	ldi	r21, 0x42	; 66
    84ba:	bc 01       	movw	r22, r24
    84bc:	cd 01       	movw	r24, r26
    84be:	0f 94 14 25 	call	0x24a28	; 0x24a28 <__divsf3>
    84c2:	dc 01       	movw	r26, r24
    84c4:	cb 01       	movw	r24, r22

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P2B,
				l_twi1_baro_p_h_100 / 100.f);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P3A,
    84c6:	8e 01       	movw	r16, r28
    84c8:	01 59       	subi	r16, 0x91	; 145
    84ca:	1f 4f       	sbci	r17, 0xFF	; 255
    84cc:	2f 2d       	mov	r18, r15
    84ce:	2f 93       	push	r18
    84d0:	2e 2d       	mov	r18, r14
    84d2:	2f 93       	push	r18
    84d4:	2d 2d       	mov	r18, r13
    84d6:	2f 93       	push	r18
    84d8:	2c 2d       	mov	r18, r12
    84da:	2f 93       	push	r18
    84dc:	2b 2f       	mov	r18, r27
    84de:	2f 93       	push	r18
    84e0:	2a 2f       	mov	r18, r26
    84e2:	2f 93       	push	r18
    84e4:	29 2f       	mov	r18, r25
    84e6:	2f 93       	push	r18
    84e8:	8f 93       	push	r24
    84ea:	89 e3       	ldi	r24, 0x39	; 57
    84ec:	98 e0       	ldi	r25, 0x08	; 8
    84ee:	89 2f       	mov	r24, r25
    84f0:	8f 93       	push	r24
    84f2:	89 e3       	ldi	r24, 0x39	; 57
    84f4:	98 e0       	ldi	r25, 0x08	; 8
    84f6:	8f 93       	push	r24
    84f8:	1f 92       	push	r1
    84fa:	80 e8       	ldi	r24, 0x80	; 128
    84fc:	8f 93       	push	r24
    84fe:	83 e0       	ldi	r24, 0x03	; 3
    8500:	9c e2       	ldi	r25, 0x2C	; 44
    8502:	89 2f       	mov	r24, r25
    8504:	8f 93       	push	r24
    8506:	83 e0       	ldi	r24, 0x03	; 3
    8508:	9c e2       	ldi	r25, 0x2C	; 44
    850a:	8f 93       	push	r24
    850c:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
    8510:	2d b7       	in	r18, 0x3d	; 61
    8512:	3e b7       	in	r19, 0x3e	; 62
    8514:	22 5f       	subi	r18, 0xF2	; 242
    8516:	3f 4f       	sbci	r19, 0xFF	; 255
    8518:	cd bf       	out	0x3d, r28	; 61
    851a:	de bf       	out	0x3e, r29	; 62
    851c:	f8 01       	movw	r30, r16
    851e:	80 83       	st	Z, r24
    8520:	91 83       	std	Z+1, r25	; 0x01
				l_twi1_hygro_T_100 / 100.f, l_twi1_hygro_RH_100 / 100.f);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    8522:	ce 01       	movw	r24, r28
    8524:	81 59       	subi	r24, 0x91	; 145
    8526:	9f 4f       	sbci	r25, 0xFF	; 255
    8528:	fc 01       	movw	r30, r24
    852a:	80 81       	ld	r24, Z
    852c:	91 81       	ldd	r25, Z+1	; 0x01
    852e:	81 38       	cpi	r24, 0x81	; 129
    8530:	91 05       	cpc	r25, r1
    8532:	10 f0       	brcs	.+4      	; 0x8538 <task_usb+0xa36>
    8534:	80 e8       	ldi	r24, 0x80	; 128
    8536:	90 e0       	ldi	r25, 0x00	; 0
    8538:	40 e0       	ldi	r20, 0x00	; 0
    853a:	68 2f       	mov	r22, r24
    853c:	83 e0       	ldi	r24, 0x03	; 3
    853e:	9c e2       	ldi	r25, 0x2C	; 44
    8540:	69 d8       	rcall	.-3886   	; 0x7614 <udi_write_tx_buf>

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P3B,
    8542:	8b a9       	ldd	r24, Y+51	; 0x33
    8544:	9c a9       	ldd	r25, Y+52	; 0x34
    8546:	09 2e       	mov	r0, r25
    8548:	00 0c       	add	r0, r0
    854a:	aa 0b       	sbc	r26, r26
    854c:	bb 0b       	sbc	r27, r27
    854e:	bc 01       	movw	r22, r24
    8550:	cd 01       	movw	r24, r26
    8552:	0f 94 e9 25 	call	0x24bd2	; 0x24bd2 <__floatsisf>
    8556:	dc 01       	movw	r26, r24
    8558:	cb 01       	movw	r24, r22
				l_twi1_hygro_DP_100 / 100.f);
    855a:	20 e0       	ldi	r18, 0x00	; 0
    855c:	30 e0       	ldi	r19, 0x00	; 0
    855e:	48 ec       	ldi	r20, 0xC8	; 200
    8560:	52 e4       	ldi	r21, 0x42	; 66
    8562:	bc 01       	movw	r22, r24
    8564:	cd 01       	movw	r24, r26
    8566:	0f 94 14 25 	call	0x24a28	; 0x24a28 <__divsf3>
    856a:	dc 01       	movw	r26, r24
    856c:	cb 01       	movw	r24, r22

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P3A,
				l_twi1_hygro_T_100 / 100.f, l_twi1_hygro_RH_100 / 100.f);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P3B,
    856e:	8e 01       	movw	r16, r28
    8570:	01 59       	subi	r16, 0x91	; 145
    8572:	1f 4f       	sbci	r17, 0xFF	; 255
    8574:	2b 2f       	mov	r18, r27
    8576:	2f 93       	push	r18
    8578:	2a 2f       	mov	r18, r26
    857a:	2f 93       	push	r18
    857c:	29 2f       	mov	r18, r25
    857e:	2f 93       	push	r18
    8580:	8f 93       	push	r24
    8582:	84 e6       	ldi	r24, 0x64	; 100
    8584:	98 e0       	ldi	r25, 0x08	; 8
    8586:	89 2f       	mov	r24, r25
    8588:	8f 93       	push	r24
    858a:	84 e6       	ldi	r24, 0x64	; 100
    858c:	98 e0       	ldi	r25, 0x08	; 8
    858e:	8f 93       	push	r24
    8590:	1f 92       	push	r1
    8592:	80 e8       	ldi	r24, 0x80	; 128
    8594:	8f 93       	push	r24
    8596:	83 e0       	ldi	r24, 0x03	; 3
    8598:	9c e2       	ldi	r25, 0x2C	; 44
    859a:	89 2f       	mov	r24, r25
    859c:	8f 93       	push	r24
    859e:	83 e0       	ldi	r24, 0x03	; 3
    85a0:	9c e2       	ldi	r25, 0x2C	; 44
    85a2:	8f 93       	push	r24
    85a4:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
    85a8:	2d b7       	in	r18, 0x3d	; 61
    85aa:	3e b7       	in	r19, 0x3e	; 62
    85ac:	26 5f       	subi	r18, 0xF6	; 246
    85ae:	3f 4f       	sbci	r19, 0xFF	; 255
    85b0:	cd bf       	out	0x3d, r28	; 61
    85b2:	de bf       	out	0x3e, r29	; 62
    85b4:	f8 01       	movw	r30, r16
    85b6:	80 83       	st	Z, r24
    85b8:	91 83       	std	Z+1, r25	; 0x01
				l_twi1_hygro_DP_100 / 100.f);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    85ba:	ce 01       	movw	r24, r28
    85bc:	81 59       	subi	r24, 0x91	; 145
    85be:	9f 4f       	sbci	r25, 0xFF	; 255
    85c0:	fc 01       	movw	r30, r24
    85c2:	80 81       	ld	r24, Z
    85c4:	91 81       	ldd	r25, Z+1	; 0x01
    85c6:	81 38       	cpi	r24, 0x81	; 129
    85c8:	91 05       	cpc	r25, r1
    85ca:	10 f0       	brcs	.+4      	; 0x85d0 <task_usb+0xace>
    85cc:	80 e8       	ldi	r24, 0x80	; 128
    85ce:	90 e0       	ldi	r25, 0x00	; 0
    85d0:	40 e0       	ldi	r20, 0x00	; 0
    85d2:	68 2f       	mov	r22, r24
    85d4:	83 e0       	ldi	r24, 0x03	; 3
    85d6:	9c e2       	ldi	r25, 0x2C	; 44
    85d8:	1d d8       	rcall	.-4038   	; 0x7614 <udi_write_tx_buf>

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P4A,
    85da:	89 ad       	ldd	r24, Y+57	; 0x39
    85dc:	9a ad       	ldd	r25, Y+58	; 0x3a
    85de:	09 2e       	mov	r0, r25
    85e0:	00 0c       	add	r0, r0
    85e2:	aa 0b       	sbc	r26, r26
    85e4:	bb 0b       	sbc	r27, r27
    85e6:	bc 01       	movw	r22, r24
    85e8:	cd 01       	movw	r24, r26
    85ea:	0f 94 e9 25 	call	0x24bd2	; 0x24bd2 <__floatsisf>
    85ee:	dc 01       	movw	r26, r24
    85f0:	cb 01       	movw	r24, r22
				l_env_temp_deg_100 / 100.f, l_env_hygro_RH_100 / 100.f);
    85f2:	20 e0       	ldi	r18, 0x00	; 0
    85f4:	30 e0       	ldi	r19, 0x00	; 0
    85f6:	48 ec       	ldi	r20, 0xC8	; 200
    85f8:	52 e4       	ldi	r21, 0x42	; 66
    85fa:	bc 01       	movw	r22, r24
    85fc:	cd 01       	movw	r24, r26
    85fe:	0f 94 14 25 	call	0x24a28	; 0x24a28 <__divsf3>
    8602:	dc 01       	movw	r26, r24
    8604:	cb 01       	movw	r24, r22
    8606:	6c 01       	movw	r12, r24
    8608:	7d 01       	movw	r14, r26

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P3B,
				l_twi1_hygro_DP_100 / 100.f);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P4A,
    860a:	8f a9       	ldd	r24, Y+55	; 0x37
    860c:	98 ad       	ldd	r25, Y+56	; 0x38
    860e:	09 2e       	mov	r0, r25
    8610:	00 0c       	add	r0, r0
    8612:	aa 0b       	sbc	r26, r26
    8614:	bb 0b       	sbc	r27, r27
    8616:	bc 01       	movw	r22, r24
    8618:	cd 01       	movw	r24, r26
    861a:	0f 94 e9 25 	call	0x24bd2	; 0x24bd2 <__floatsisf>
    861e:	dc 01       	movw	r26, r24
    8620:	cb 01       	movw	r24, r22
				l_env_temp_deg_100 / 100.f, l_env_hygro_RH_100 / 100.f);
    8622:	20 e0       	ldi	r18, 0x00	; 0
    8624:	30 e0       	ldi	r19, 0x00	; 0
    8626:	48 ec       	ldi	r20, 0xC8	; 200
    8628:	52 e4       	ldi	r21, 0x42	; 66
    862a:	bc 01       	movw	r22, r24
    862c:	cd 01       	movw	r24, r26
    862e:	0f 94 14 25 	call	0x24a28	; 0x24a28 <__divsf3>
    8632:	dc 01       	movw	r26, r24
    8634:	cb 01       	movw	r24, r22

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P3B,
				l_twi1_hygro_DP_100 / 100.f);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P4A,
    8636:	8e 01       	movw	r16, r28
    8638:	01 59       	subi	r16, 0x91	; 145
    863a:	1f 4f       	sbci	r17, 0xFF	; 255
    863c:	2f 2d       	mov	r18, r15
    863e:	2f 93       	push	r18
    8640:	2e 2d       	mov	r18, r14
    8642:	2f 93       	push	r18
    8644:	2d 2d       	mov	r18, r13
    8646:	2f 93       	push	r18
    8648:	2c 2d       	mov	r18, r12
    864a:	2f 93       	push	r18
    864c:	2b 2f       	mov	r18, r27
    864e:	2f 93       	push	r18
    8650:	2a 2f       	mov	r18, r26
    8652:	2f 93       	push	r18
    8654:	29 2f       	mov	r18, r25
    8656:	2f 93       	push	r18
    8658:	8f 93       	push	r24
    865a:	84 e8       	ldi	r24, 0x84	; 132
    865c:	98 e0       	ldi	r25, 0x08	; 8
    865e:	89 2f       	mov	r24, r25
    8660:	8f 93       	push	r24
    8662:	84 e8       	ldi	r24, 0x84	; 132
    8664:	98 e0       	ldi	r25, 0x08	; 8
    8666:	8f 93       	push	r24
    8668:	1f 92       	push	r1
    866a:	80 e8       	ldi	r24, 0x80	; 128
    866c:	8f 93       	push	r24
    866e:	83 e0       	ldi	r24, 0x03	; 3
    8670:	9c e2       	ldi	r25, 0x2C	; 44
    8672:	89 2f       	mov	r24, r25
    8674:	8f 93       	push	r24
    8676:	83 e0       	ldi	r24, 0x03	; 3
    8678:	9c e2       	ldi	r25, 0x2C	; 44
    867a:	8f 93       	push	r24
    867c:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
    8680:	2d b7       	in	r18, 0x3d	; 61
    8682:	3e b7       	in	r19, 0x3e	; 62
    8684:	22 5f       	subi	r18, 0xF2	; 242
    8686:	3f 4f       	sbci	r19, 0xFF	; 255
    8688:	cd bf       	out	0x3d, r28	; 61
    868a:	de bf       	out	0x3e, r29	; 62
    868c:	f8 01       	movw	r30, r16
    868e:	80 83       	st	Z, r24
    8690:	91 83       	std	Z+1, r25	; 0x01
				l_env_temp_deg_100 / 100.f, l_env_hygro_RH_100 / 100.f);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    8692:	ce 01       	movw	r24, r28
    8694:	81 59       	subi	r24, 0x91	; 145
    8696:	9f 4f       	sbci	r25, 0xFF	; 255
    8698:	fc 01       	movw	r30, r24
    869a:	80 81       	ld	r24, Z
    869c:	91 81       	ldd	r25, Z+1	; 0x01
    869e:	81 38       	cpi	r24, 0x81	; 129
    86a0:	91 05       	cpc	r25, r1
    86a2:	10 f0       	brcs	.+4      	; 0x86a8 <task_usb+0xba6>
    86a4:	80 e8       	ldi	r24, 0x80	; 128
    86a6:	90 e0       	ldi	r25, 0x00	; 0
    86a8:	40 e0       	ldi	r20, 0x00	; 0
    86aa:	68 2f       	mov	r22, r24
    86ac:	83 e0       	ldi	r24, 0x03	; 3
    86ae:	9c e2       	ldi	r25, 0x2C	; 44
    86b0:	0e 94 0a 3b 	call	0x7614	; 0x7614 <udi_write_tx_buf>


				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L2P1A,
    86b4:	ce 01       	movw	r24, r28
    86b6:	8d 5b       	subi	r24, 0xBD	; 189
    86b8:	9f 4f       	sbci	r25, 0xFF	; 255
    86ba:	fc 01       	movw	r30, r24
    86bc:	80 81       	ld	r24, Z
    86be:	91 81       	ldd	r25, Z+1	; 0x01
    86c0:	09 2e       	mov	r0, r25
    86c2:	00 0c       	add	r0, r0
    86c4:	aa 0b       	sbc	r26, r26
    86c6:	bb 0b       	sbc	r27, r27
    86c8:	bc 01       	movw	r22, r24
    86ca:	cd 01       	movw	r24, r26
    86cc:	0f 94 e9 25 	call	0x24bd2	; 0x24bd2 <__floatsisf>
    86d0:	dc 01       	movw	r26, r24
    86d2:	cb 01       	movw	r24, r22
				l_twi1_gyro_1_accel_x_mg / 1000.f, l_twi1_gyro_1_accel_x,
				l_twi1_gyro_1_accel_y_mg / 1000.f, l_twi1_gyro_1_accel_y);
    86d4:	20 e0       	ldi	r18, 0x00	; 0
    86d6:	30 e0       	ldi	r19, 0x00	; 0
    86d8:	4a e7       	ldi	r20, 0x7A	; 122
    86da:	54 e4       	ldi	r21, 0x44	; 68
    86dc:	bc 01       	movw	r22, r24
    86de:	cd 01       	movw	r24, r26
    86e0:	0f 94 14 25 	call	0x24a28	; 0x24a28 <__divsf3>
    86e4:	dc 01       	movw	r26, r24
    86e6:	cb 01       	movw	r24, r22
    86e8:	6c 01       	movw	r12, r24
    86ea:	7d 01       	movw	r14, r26
				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P4A,
				l_env_temp_deg_100 / 100.f, l_env_hygro_RH_100 / 100.f);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);


				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L2P1A,
    86ec:	ce 01       	movw	r24, r28
    86ee:	8f 5b       	subi	r24, 0xBF	; 191
    86f0:	9f 4f       	sbci	r25, 0xFF	; 255
    86f2:	fc 01       	movw	r30, r24
    86f4:	80 81       	ld	r24, Z
    86f6:	91 81       	ldd	r25, Z+1	; 0x01
    86f8:	09 2e       	mov	r0, r25
    86fa:	00 0c       	add	r0, r0
    86fc:	aa 0b       	sbc	r26, r26
    86fe:	bb 0b       	sbc	r27, r27
    8700:	bc 01       	movw	r22, r24
    8702:	cd 01       	movw	r24, r26
    8704:	0f 94 e9 25 	call	0x24bd2	; 0x24bd2 <__floatsisf>
    8708:	dc 01       	movw	r26, r24
    870a:	cb 01       	movw	r24, r22
				l_twi1_gyro_1_accel_x_mg / 1000.f, l_twi1_gyro_1_accel_x,
    870c:	20 e0       	ldi	r18, 0x00	; 0
    870e:	30 e0       	ldi	r19, 0x00	; 0
    8710:	4a e7       	ldi	r20, 0x7A	; 122
    8712:	54 e4       	ldi	r21, 0x44	; 68
    8714:	bc 01       	movw	r22, r24
    8716:	cd 01       	movw	r24, r26
    8718:	0f 94 14 25 	call	0x24a28	; 0x24a28 <__divsf3>
    871c:	dc 01       	movw	r26, r24
    871e:	cb 01       	movw	r24, r22
				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P4A,
				l_env_temp_deg_100 / 100.f, l_env_hygro_RH_100 / 100.f);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);


				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L2P1A,
    8720:	8e 01       	movw	r16, r28
    8722:	01 59       	subi	r16, 0x91	; 145
    8724:	1f 4f       	sbci	r17, 0xFF	; 255
    8726:	2e ad       	ldd	r18, Y+62	; 0x3e
    8728:	2f 93       	push	r18
    872a:	2d ad       	ldd	r18, Y+61	; 0x3d
    872c:	2f 93       	push	r18
    872e:	2f 2d       	mov	r18, r15
    8730:	2f 93       	push	r18
    8732:	2e 2d       	mov	r18, r14
    8734:	2f 93       	push	r18
    8736:	2d 2d       	mov	r18, r13
    8738:	2f 93       	push	r18
    873a:	2c 2d       	mov	r18, r12
    873c:	2f 93       	push	r18
    873e:	2c ad       	ldd	r18, Y+60	; 0x3c
    8740:	2f 93       	push	r18
    8742:	2b ad       	ldd	r18, Y+59	; 0x3b
    8744:	2f 93       	push	r18
    8746:	2b 2f       	mov	r18, r27
    8748:	2f 93       	push	r18
    874a:	2a 2f       	mov	r18, r26
    874c:	2f 93       	push	r18
    874e:	29 2f       	mov	r18, r25
    8750:	2f 93       	push	r18
    8752:	8f 93       	push	r24
    8754:	8b ea       	ldi	r24, 0xAB	; 171
    8756:	98 e0       	ldi	r25, 0x08	; 8
    8758:	89 2f       	mov	r24, r25
    875a:	8f 93       	push	r24
    875c:	8b ea       	ldi	r24, 0xAB	; 171
    875e:	98 e0       	ldi	r25, 0x08	; 8
    8760:	8f 93       	push	r24
    8762:	1f 92       	push	r1
    8764:	80 e8       	ldi	r24, 0x80	; 128
    8766:	8f 93       	push	r24
    8768:	83 e0       	ldi	r24, 0x03	; 3
    876a:	9c e2       	ldi	r25, 0x2C	; 44
    876c:	89 2f       	mov	r24, r25
    876e:	8f 93       	push	r24
    8770:	83 e0       	ldi	r24, 0x03	; 3
    8772:	9c e2       	ldi	r25, 0x2C	; 44
    8774:	8f 93       	push	r24
    8776:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
    877a:	2d b7       	in	r18, 0x3d	; 61
    877c:	3e b7       	in	r19, 0x3e	; 62
    877e:	2e 5e       	subi	r18, 0xEE	; 238
    8780:	3f 4f       	sbci	r19, 0xFF	; 255
    8782:	cd bf       	out	0x3d, r28	; 61
    8784:	de bf       	out	0x3e, r29	; 62
    8786:	f8 01       	movw	r30, r16
    8788:	80 83       	st	Z, r24
    878a:	91 83       	std	Z+1, r25	; 0x01
				l_twi1_gyro_1_accel_x_mg / 1000.f, l_twi1_gyro_1_accel_x,
				l_twi1_gyro_1_accel_y_mg / 1000.f, l_twi1_gyro_1_accel_y);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    878c:	ce 01       	movw	r24, r28
    878e:	81 59       	subi	r24, 0x91	; 145
    8790:	9f 4f       	sbci	r25, 0xFF	; 255
    8792:	fc 01       	movw	r30, r24
    8794:	80 81       	ld	r24, Z
    8796:	91 81       	ldd	r25, Z+1	; 0x01
    8798:	81 38       	cpi	r24, 0x81	; 129
    879a:	91 05       	cpc	r25, r1
    879c:	10 f0       	brcs	.+4      	; 0x87a2 <task_usb+0xca0>
    879e:	80 e8       	ldi	r24, 0x80	; 128
    87a0:	90 e0       	ldi	r25, 0x00	; 0
    87a2:	40 e0       	ldi	r20, 0x00	; 0
    87a4:	68 2f       	mov	r22, r24
    87a6:	83 e0       	ldi	r24, 0x03	; 3
    87a8:	9c e2       	ldi	r25, 0x2C	; 44
    87aa:	0e 94 0a 3b 	call	0x7614	; 0x7614 <udi_write_tx_buf>

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L2P1B,
    87ae:	ce 01       	movw	r24, r28
    87b0:	8b 5b       	subi	r24, 0xBB	; 187
    87b2:	9f 4f       	sbci	r25, 0xFF	; 255
    87b4:	fc 01       	movw	r30, r24
    87b6:	80 81       	ld	r24, Z
    87b8:	91 81       	ldd	r25, Z+1	; 0x01
    87ba:	09 2e       	mov	r0, r25
    87bc:	00 0c       	add	r0, r0
    87be:	aa 0b       	sbc	r26, r26
    87c0:	bb 0b       	sbc	r27, r27
    87c2:	bc 01       	movw	r22, r24
    87c4:	cd 01       	movw	r24, r26
    87c6:	0f 94 e9 25 	call	0x24bd2	; 0x24bd2 <__floatsisf>
    87ca:	dc 01       	movw	r26, r24
    87cc:	cb 01       	movw	r24, r22
				l_twi1_gyro_1_accel_z_mg / 1000.f, l_twi1_gyro_1_accel_z);
    87ce:	20 e0       	ldi	r18, 0x00	; 0
    87d0:	30 e0       	ldi	r19, 0x00	; 0
    87d2:	4a e7       	ldi	r20, 0x7A	; 122
    87d4:	54 e4       	ldi	r21, 0x44	; 68
    87d6:	bc 01       	movw	r22, r24
    87d8:	cd 01       	movw	r24, r26
    87da:	0f 94 14 25 	call	0x24a28	; 0x24a28 <__divsf3>
    87de:	dc 01       	movw	r26, r24
    87e0:	cb 01       	movw	r24, r22
				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L2P1A,
				l_twi1_gyro_1_accel_x_mg / 1000.f, l_twi1_gyro_1_accel_x,
				l_twi1_gyro_1_accel_y_mg / 1000.f, l_twi1_gyro_1_accel_y);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L2P1B,
    87e2:	8e 01       	movw	r16, r28
    87e4:	01 59       	subi	r16, 0x91	; 145
    87e6:	1f 4f       	sbci	r17, 0xFF	; 255
    87e8:	9e 01       	movw	r18, r28
    87ea:	20 5c       	subi	r18, 0xC0	; 192
    87ec:	3f 4f       	sbci	r19, 0xFF	; 255
    87ee:	f9 01       	movw	r30, r18
    87f0:	20 81       	ld	r18, Z
    87f2:	2f 93       	push	r18
    87f4:	2f ad       	ldd	r18, Y+63	; 0x3f
    87f6:	2f 93       	push	r18
    87f8:	2b 2f       	mov	r18, r27
    87fa:	2f 93       	push	r18
    87fc:	2a 2f       	mov	r18, r26
    87fe:	2f 93       	push	r18
    8800:	29 2f       	mov	r18, r25
    8802:	2f 93       	push	r18
    8804:	8f 93       	push	r24
    8806:	87 ed       	ldi	r24, 0xD7	; 215
    8808:	98 e0       	ldi	r25, 0x08	; 8
    880a:	89 2f       	mov	r24, r25
    880c:	8f 93       	push	r24
    880e:	87 ed       	ldi	r24, 0xD7	; 215
    8810:	98 e0       	ldi	r25, 0x08	; 8
    8812:	8f 93       	push	r24
    8814:	1f 92       	push	r1
    8816:	80 e8       	ldi	r24, 0x80	; 128
    8818:	8f 93       	push	r24
    881a:	83 e0       	ldi	r24, 0x03	; 3
    881c:	9c e2       	ldi	r25, 0x2C	; 44
    881e:	89 2f       	mov	r24, r25
    8820:	8f 93       	push	r24
    8822:	83 e0       	ldi	r24, 0x03	; 3
    8824:	9c e2       	ldi	r25, 0x2C	; 44
    8826:	8f 93       	push	r24
    8828:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
    882c:	2d b7       	in	r18, 0x3d	; 61
    882e:	3e b7       	in	r19, 0x3e	; 62
    8830:	24 5f       	subi	r18, 0xF4	; 244
    8832:	3f 4f       	sbci	r19, 0xFF	; 255
    8834:	cd bf       	out	0x3d, r28	; 61
    8836:	de bf       	out	0x3e, r29	; 62
    8838:	f8 01       	movw	r30, r16
    883a:	80 83       	st	Z, r24
    883c:	91 83       	std	Z+1, r25	; 0x01
				l_twi1_gyro_1_accel_z_mg / 1000.f, l_twi1_gyro_1_accel_z);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    883e:	ce 01       	movw	r24, r28
    8840:	81 59       	subi	r24, 0x91	; 145
    8842:	9f 4f       	sbci	r25, 0xFF	; 255
    8844:	fc 01       	movw	r30, r24
    8846:	80 81       	ld	r24, Z
    8848:	91 81       	ldd	r25, Z+1	; 0x01
    884a:	81 38       	cpi	r24, 0x81	; 129
    884c:	91 05       	cpc	r25, r1
    884e:	10 f0       	brcs	.+4      	; 0x8854 <task_usb+0xd52>
    8850:	80 e8       	ldi	r24, 0x80	; 128
    8852:	90 e0       	ldi	r25, 0x00	; 0
    8854:	40 e0       	ldi	r20, 0x00	; 0
    8856:	68 2f       	mov	r22, r24
    8858:	83 e0       	ldi	r24, 0x03	; 3
    885a:	9c e2       	ldi	r25, 0x2C	; 44
    885c:	0e 94 0a 3b 	call	0x7614	; 0x7614 <udi_write_tx_buf>

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L2P2A,
    8860:	ce 01       	movw	r24, r28
    8862:	8f 5a       	subi	r24, 0xAF	; 175
    8864:	9f 4f       	sbci	r25, 0xFF	; 255
    8866:	fc 01       	movw	r30, r24
    8868:	60 81       	ld	r22, Z
    886a:	71 81       	ldd	r23, Z+1	; 0x01
    886c:	82 81       	ldd	r24, Z+2	; 0x02
    886e:	93 81       	ldd	r25, Z+3	; 0x03
    8870:	0f 94 e9 25 	call	0x24bd2	; 0x24bd2 <__floatsisf>
    8874:	dc 01       	movw	r26, r24
    8876:	cb 01       	movw	r24, r22
				l_twi1_gyro_1_gyro_x_mdps / 1000.f, l_twi1_gyro_1_gyro_x,
				l_twi1_gyro_1_gyro_y_mdps / 1000.f, l_twi1_gyro_1_gyro_y);
    8878:	20 e0       	ldi	r18, 0x00	; 0
    887a:	30 e0       	ldi	r19, 0x00	; 0
    887c:	4a e7       	ldi	r20, 0x7A	; 122
    887e:	54 e4       	ldi	r21, 0x44	; 68
    8880:	bc 01       	movw	r22, r24
    8882:	cd 01       	movw	r24, r26
    8884:	0f 94 14 25 	call	0x24a28	; 0x24a28 <__divsf3>
    8888:	dc 01       	movw	r26, r24
    888a:	cb 01       	movw	r24, r22
    888c:	6c 01       	movw	r12, r24
    888e:	7d 01       	movw	r14, r26

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L2P1B,
				l_twi1_gyro_1_accel_z_mg / 1000.f, l_twi1_gyro_1_accel_z);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L2P2A,
    8890:	ce 01       	movw	r24, r28
    8892:	83 5b       	subi	r24, 0xB3	; 179
    8894:	9f 4f       	sbci	r25, 0xFF	; 255
    8896:	fc 01       	movw	r30, r24
    8898:	60 81       	ld	r22, Z
    889a:	71 81       	ldd	r23, Z+1	; 0x01
    889c:	82 81       	ldd	r24, Z+2	; 0x02
    889e:	93 81       	ldd	r25, Z+3	; 0x03
    88a0:	0f 94 e9 25 	call	0x24bd2	; 0x24bd2 <__floatsisf>
    88a4:	dc 01       	movw	r26, r24
    88a6:	cb 01       	movw	r24, r22
				l_twi1_gyro_1_gyro_x_mdps / 1000.f, l_twi1_gyro_1_gyro_x,
    88a8:	20 e0       	ldi	r18, 0x00	; 0
    88aa:	30 e0       	ldi	r19, 0x00	; 0
    88ac:	4a e7       	ldi	r20, 0x7A	; 122
    88ae:	54 e4       	ldi	r21, 0x44	; 68
    88b0:	bc 01       	movw	r22, r24
    88b2:	cd 01       	movw	r24, r26
    88b4:	0f 94 14 25 	call	0x24a28	; 0x24a28 <__divsf3>
    88b8:	dc 01       	movw	r26, r24
    88ba:	cb 01       	movw	r24, r22

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L2P1B,
				l_twi1_gyro_1_accel_z_mg / 1000.f, l_twi1_gyro_1_accel_z);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L2P2A,
    88bc:	8e 01       	movw	r16, r28
    88be:	01 59       	subi	r16, 0x91	; 145
    88c0:	1f 4f       	sbci	r17, 0xFF	; 255
    88c2:	9e 01       	movw	r18, r28
    88c4:	27 5b       	subi	r18, 0xB7	; 183
    88c6:	3f 4f       	sbci	r19, 0xFF	; 255
    88c8:	f9 01       	movw	r30, r18
    88ca:	41 81       	ldd	r20, Z+1	; 0x01
    88cc:	4f 93       	push	r20
    88ce:	f9 01       	movw	r30, r18
    88d0:	20 81       	ld	r18, Z
    88d2:	2f 93       	push	r18
    88d4:	2f 2d       	mov	r18, r15
    88d6:	2f 93       	push	r18
    88d8:	2e 2d       	mov	r18, r14
    88da:	2f 93       	push	r18
    88dc:	2d 2d       	mov	r18, r13
    88de:	2f 93       	push	r18
    88e0:	2c 2d       	mov	r18, r12
    88e2:	2f 93       	push	r18
    88e4:	9e 01       	movw	r18, r28
    88e6:	29 5b       	subi	r18, 0xB9	; 185
    88e8:	3f 4f       	sbci	r19, 0xFF	; 255
    88ea:	f9 01       	movw	r30, r18
    88ec:	41 81       	ldd	r20, Z+1	; 0x01
    88ee:	4f 93       	push	r20
    88f0:	f9 01       	movw	r30, r18
    88f2:	20 81       	ld	r18, Z
    88f4:	2f 93       	push	r18
    88f6:	2b 2f       	mov	r18, r27
    88f8:	2f 93       	push	r18
    88fa:	2a 2f       	mov	r18, r26
    88fc:	2f 93       	push	r18
    88fe:	29 2f       	mov	r18, r25
    8900:	2f 93       	push	r18
    8902:	8f 93       	push	r24
    8904:	8e ee       	ldi	r24, 0xEE	; 238
    8906:	98 e0       	ldi	r25, 0x08	; 8
    8908:	89 2f       	mov	r24, r25
    890a:	8f 93       	push	r24
    890c:	8e ee       	ldi	r24, 0xEE	; 238
    890e:	98 e0       	ldi	r25, 0x08	; 8
    8910:	8f 93       	push	r24
    8912:	1f 92       	push	r1
    8914:	80 e8       	ldi	r24, 0x80	; 128
    8916:	8f 93       	push	r24
    8918:	83 e0       	ldi	r24, 0x03	; 3
    891a:	9c e2       	ldi	r25, 0x2C	; 44
    891c:	89 2f       	mov	r24, r25
    891e:	8f 93       	push	r24
    8920:	83 e0       	ldi	r24, 0x03	; 3
    8922:	9c e2       	ldi	r25, 0x2C	; 44
    8924:	8f 93       	push	r24
    8926:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
    892a:	2d b7       	in	r18, 0x3d	; 61
    892c:	3e b7       	in	r19, 0x3e	; 62
    892e:	2e 5e       	subi	r18, 0xEE	; 238
    8930:	3f 4f       	sbci	r19, 0xFF	; 255
    8932:	cd bf       	out	0x3d, r28	; 61
    8934:	de bf       	out	0x3e, r29	; 62
    8936:	f8 01       	movw	r30, r16
    8938:	80 83       	st	Z, r24
    893a:	91 83       	std	Z+1, r25	; 0x01
				l_twi1_gyro_1_gyro_x_mdps / 1000.f, l_twi1_gyro_1_gyro_x,
				l_twi1_gyro_1_gyro_y_mdps / 1000.f, l_twi1_gyro_1_gyro_y);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    893c:	ce 01       	movw	r24, r28
    893e:	81 59       	subi	r24, 0x91	; 145
    8940:	9f 4f       	sbci	r25, 0xFF	; 255
    8942:	fc 01       	movw	r30, r24
    8944:	80 81       	ld	r24, Z
    8946:	91 81       	ldd	r25, Z+1	; 0x01
    8948:	81 38       	cpi	r24, 0x81	; 129
    894a:	91 05       	cpc	r25, r1
    894c:	10 f0       	brcs	.+4      	; 0x8952 <task_usb+0xe50>
    894e:	80 e8       	ldi	r24, 0x80	; 128
    8950:	90 e0       	ldi	r25, 0x00	; 0
    8952:	40 e0       	ldi	r20, 0x00	; 0
    8954:	68 2f       	mov	r22, r24
    8956:	83 e0       	ldi	r24, 0x03	; 3
    8958:	9c e2       	ldi	r25, 0x2C	; 44
    895a:	0e 94 0a 3b 	call	0x7614	; 0x7614 <udi_write_tx_buf>

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L2P2B,
    895e:	ce 01       	movw	r24, r28
    8960:	8b 5a       	subi	r24, 0xAB	; 171
    8962:	9f 4f       	sbci	r25, 0xFF	; 255
    8964:	fc 01       	movw	r30, r24
    8966:	60 81       	ld	r22, Z
    8968:	71 81       	ldd	r23, Z+1	; 0x01
    896a:	82 81       	ldd	r24, Z+2	; 0x02
    896c:	93 81       	ldd	r25, Z+3	; 0x03
    896e:	0f 94 e9 25 	call	0x24bd2	; 0x24bd2 <__floatsisf>
    8972:	dc 01       	movw	r26, r24
    8974:	cb 01       	movw	r24, r22
				l_twi1_gyro_1_gyro_z_mdps / 1000.f, l_twi1_gyro_1_gyro_z);
    8976:	20 e0       	ldi	r18, 0x00	; 0
    8978:	30 e0       	ldi	r19, 0x00	; 0
    897a:	4a e7       	ldi	r20, 0x7A	; 122
    897c:	54 e4       	ldi	r21, 0x44	; 68
    897e:	bc 01       	movw	r22, r24
    8980:	cd 01       	movw	r24, r26
    8982:	0f 94 14 25 	call	0x24a28	; 0x24a28 <__divsf3>
    8986:	dc 01       	movw	r26, r24
    8988:	cb 01       	movw	r24, r22
				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L2P2A,
				l_twi1_gyro_1_gyro_x_mdps / 1000.f, l_twi1_gyro_1_gyro_x,
				l_twi1_gyro_1_gyro_y_mdps / 1000.f, l_twi1_gyro_1_gyro_y);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L2P2B,
    898a:	8e 01       	movw	r16, r28
    898c:	01 59       	subi	r16, 0x91	; 145
    898e:	1f 4f       	sbci	r17, 0xFF	; 255
    8990:	9e 01       	movw	r18, r28
    8992:	25 5b       	subi	r18, 0xB5	; 181
    8994:	3f 4f       	sbci	r19, 0xFF	; 255
    8996:	f9 01       	movw	r30, r18
    8998:	41 81       	ldd	r20, Z+1	; 0x01
    899a:	4f 93       	push	r20
    899c:	f9 01       	movw	r30, r18
    899e:	20 81       	ld	r18, Z
    89a0:	2f 93       	push	r18
    89a2:	2b 2f       	mov	r18, r27
    89a4:	2f 93       	push	r18
    89a6:	2a 2f       	mov	r18, r26
    89a8:	2f 93       	push	r18
    89aa:	29 2f       	mov	r18, r25
    89ac:	2f 93       	push	r18
    89ae:	8f 93       	push	r24
    89b0:	8d e1       	ldi	r24, 0x1D	; 29
    89b2:	99 e0       	ldi	r25, 0x09	; 9
    89b4:	89 2f       	mov	r24, r25
    89b6:	8f 93       	push	r24
    89b8:	8d e1       	ldi	r24, 0x1D	; 29
    89ba:	99 e0       	ldi	r25, 0x09	; 9
    89bc:	8f 93       	push	r24
    89be:	1f 92       	push	r1
    89c0:	80 e8       	ldi	r24, 0x80	; 128
    89c2:	8f 93       	push	r24
    89c4:	83 e0       	ldi	r24, 0x03	; 3
    89c6:	9c e2       	ldi	r25, 0x2C	; 44
    89c8:	89 2f       	mov	r24, r25
    89ca:	8f 93       	push	r24
    89cc:	83 e0       	ldi	r24, 0x03	; 3
    89ce:	9c e2       	ldi	r25, 0x2C	; 44
    89d0:	8f 93       	push	r24
    89d2:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
    89d6:	2d b7       	in	r18, 0x3d	; 61
    89d8:	3e b7       	in	r19, 0x3e	; 62
    89da:	24 5f       	subi	r18, 0xF4	; 244
    89dc:	3f 4f       	sbci	r19, 0xFF	; 255
    89de:	cd bf       	out	0x3d, r28	; 61
    89e0:	de bf       	out	0x3e, r29	; 62
    89e2:	f8 01       	movw	r30, r16
    89e4:	80 83       	st	Z, r24
    89e6:	91 83       	std	Z+1, r25	; 0x01
				l_twi1_gyro_1_gyro_z_mdps / 1000.f, l_twi1_gyro_1_gyro_z);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    89e8:	ce 01       	movw	r24, r28
    89ea:	81 59       	subi	r24, 0x91	; 145
    89ec:	9f 4f       	sbci	r25, 0xFF	; 255
    89ee:	fc 01       	movw	r30, r24
    89f0:	80 81       	ld	r24, Z
    89f2:	91 81       	ldd	r25, Z+1	; 0x01
    89f4:	81 38       	cpi	r24, 0x81	; 129
    89f6:	91 05       	cpc	r25, r1
    89f8:	10 f0       	brcs	.+4      	; 0x89fe <task_usb+0xefc>
    89fa:	80 e8       	ldi	r24, 0x80	; 128
    89fc:	90 e0       	ldi	r25, 0x00	; 0
    89fe:	40 e0       	ldi	r20, 0x00	; 0
    8a00:	68 2f       	mov	r22, r24
    8a02:	83 e0       	ldi	r24, 0x03	; 3
    8a04:	9c e2       	ldi	r25, 0x2C	; 44
    8a06:	0e 94 0a 3b 	call	0x7614	; 0x7614 <udi_write_tx_buf>

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L2P3A,
    8a0a:	ce 01       	movw	r24, r28
    8a0c:	89 59       	subi	r24, 0x99	; 153
    8a0e:	9f 4f       	sbci	r25, 0xFF	; 255
    8a10:	fc 01       	movw	r30, r24
    8a12:	60 81       	ld	r22, Z
    8a14:	71 81       	ldd	r23, Z+1	; 0x01
    8a16:	82 81       	ldd	r24, Z+2	; 0x02
    8a18:	93 81       	ldd	r25, Z+3	; 0x03
    8a1a:	0f 94 e9 25 	call	0x24bd2	; 0x24bd2 <__floatsisf>
    8a1e:	dc 01       	movw	r26, r24
    8a20:	cb 01       	movw	r24, r22
				l_twi1_gyro_2_mag_x_nT / 1000.f, l_twi1_gyro_2_mag_x,
				l_twi1_gyro_2_mag_y_nT / 1000.f, l_twi1_gyro_2_mag_y);
    8a22:	20 e0       	ldi	r18, 0x00	; 0
    8a24:	30 e0       	ldi	r19, 0x00	; 0
    8a26:	4a e7       	ldi	r20, 0x7A	; 122
    8a28:	54 e4       	ldi	r21, 0x44	; 68
    8a2a:	bc 01       	movw	r22, r24
    8a2c:	cd 01       	movw	r24, r26
    8a2e:	0f 94 14 25 	call	0x24a28	; 0x24a28 <__divsf3>
    8a32:	dc 01       	movw	r26, r24
    8a34:	cb 01       	movw	r24, r22
    8a36:	6c 01       	movw	r12, r24
    8a38:	7d 01       	movw	r14, r26

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L2P2B,
				l_twi1_gyro_1_gyro_z_mdps / 1000.f, l_twi1_gyro_1_gyro_z);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L2P3A,
    8a3a:	ce 01       	movw	r24, r28
    8a3c:	8d 59       	subi	r24, 0x9D	; 157
    8a3e:	9f 4f       	sbci	r25, 0xFF	; 255
    8a40:	fc 01       	movw	r30, r24
    8a42:	60 81       	ld	r22, Z
    8a44:	71 81       	ldd	r23, Z+1	; 0x01
    8a46:	82 81       	ldd	r24, Z+2	; 0x02
    8a48:	93 81       	ldd	r25, Z+3	; 0x03
    8a4a:	0f 94 e9 25 	call	0x24bd2	; 0x24bd2 <__floatsisf>
    8a4e:	dc 01       	movw	r26, r24
    8a50:	cb 01       	movw	r24, r22
				l_twi1_gyro_2_mag_x_nT / 1000.f, l_twi1_gyro_2_mag_x,
    8a52:	20 e0       	ldi	r18, 0x00	; 0
    8a54:	30 e0       	ldi	r19, 0x00	; 0
    8a56:	4a e7       	ldi	r20, 0x7A	; 122
    8a58:	54 e4       	ldi	r21, 0x44	; 68
    8a5a:	bc 01       	movw	r22, r24
    8a5c:	cd 01       	movw	r24, r26
    8a5e:	0f 94 14 25 	call	0x24a28	; 0x24a28 <__divsf3>
    8a62:	dc 01       	movw	r26, r24
    8a64:	cb 01       	movw	r24, r22

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L2P2B,
				l_twi1_gyro_1_gyro_z_mdps / 1000.f, l_twi1_gyro_1_gyro_z);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L2P3A,
    8a66:	8e 01       	movw	r16, r28
    8a68:	01 59       	subi	r16, 0x91	; 145
    8a6a:	1f 4f       	sbci	r17, 0xFF	; 255
    8a6c:	9e 01       	movw	r18, r28
    8a6e:	21 5a       	subi	r18, 0xA1	; 161
    8a70:	3f 4f       	sbci	r19, 0xFF	; 255
    8a72:	f9 01       	movw	r30, r18
    8a74:	41 81       	ldd	r20, Z+1	; 0x01
    8a76:	4f 93       	push	r20
    8a78:	f9 01       	movw	r30, r18
    8a7a:	20 81       	ld	r18, Z
    8a7c:	2f 93       	push	r18
    8a7e:	2f 2d       	mov	r18, r15
    8a80:	2f 93       	push	r18
    8a82:	2e 2d       	mov	r18, r14
    8a84:	2f 93       	push	r18
    8a86:	2d 2d       	mov	r18, r13
    8a88:	2f 93       	push	r18
    8a8a:	2c 2d       	mov	r18, r12
    8a8c:	2f 93       	push	r18
    8a8e:	9e 01       	movw	r18, r28
    8a90:	23 5a       	subi	r18, 0xA3	; 163
    8a92:	3f 4f       	sbci	r19, 0xFF	; 255
    8a94:	f9 01       	movw	r30, r18
    8a96:	41 81       	ldd	r20, Z+1	; 0x01
    8a98:	4f 93       	push	r20
    8a9a:	f9 01       	movw	r30, r18
    8a9c:	20 81       	ld	r18, Z
    8a9e:	2f 93       	push	r18
    8aa0:	2b 2f       	mov	r18, r27
    8aa2:	2f 93       	push	r18
    8aa4:	2a 2f       	mov	r18, r26
    8aa6:	2f 93       	push	r18
    8aa8:	29 2f       	mov	r18, r25
    8aaa:	2f 93       	push	r18
    8aac:	8f 93       	push	r24
    8aae:	85 e3       	ldi	r24, 0x35	; 53
    8ab0:	99 e0       	ldi	r25, 0x09	; 9
    8ab2:	89 2f       	mov	r24, r25
    8ab4:	8f 93       	push	r24
    8ab6:	85 e3       	ldi	r24, 0x35	; 53
    8ab8:	99 e0       	ldi	r25, 0x09	; 9
    8aba:	8f 93       	push	r24
    8abc:	1f 92       	push	r1
    8abe:	80 e8       	ldi	r24, 0x80	; 128
    8ac0:	8f 93       	push	r24
    8ac2:	83 e0       	ldi	r24, 0x03	; 3
    8ac4:	9c e2       	ldi	r25, 0x2C	; 44
    8ac6:	89 2f       	mov	r24, r25
    8ac8:	8f 93       	push	r24
    8aca:	83 e0       	ldi	r24, 0x03	; 3
    8acc:	9c e2       	ldi	r25, 0x2C	; 44
    8ace:	8f 93       	push	r24
    8ad0:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
    8ad4:	2d b7       	in	r18, 0x3d	; 61
    8ad6:	3e b7       	in	r19, 0x3e	; 62
    8ad8:	2e 5e       	subi	r18, 0xEE	; 238
    8ada:	3f 4f       	sbci	r19, 0xFF	; 255
    8adc:	cd bf       	out	0x3d, r28	; 61
    8ade:	de bf       	out	0x3e, r29	; 62
    8ae0:	f8 01       	movw	r30, r16
    8ae2:	80 83       	st	Z, r24
    8ae4:	91 83       	std	Z+1, r25	; 0x01
				l_twi1_gyro_2_mag_x_nT / 1000.f, l_twi1_gyro_2_mag_x,
				l_twi1_gyro_2_mag_y_nT / 1000.f, l_twi1_gyro_2_mag_y);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    8ae6:	ce 01       	movw	r24, r28
    8ae8:	81 59       	subi	r24, 0x91	; 145
    8aea:	9f 4f       	sbci	r25, 0xFF	; 255
    8aec:	fc 01       	movw	r30, r24
    8aee:	80 81       	ld	r24, Z
    8af0:	91 81       	ldd	r25, Z+1	; 0x01
    8af2:	81 38       	cpi	r24, 0x81	; 129
    8af4:	91 05       	cpc	r25, r1
    8af6:	10 f0       	brcs	.+4      	; 0x8afc <task_usb+0xffa>
    8af8:	80 e8       	ldi	r24, 0x80	; 128
    8afa:	90 e0       	ldi	r25, 0x00	; 0
    8afc:	40 e0       	ldi	r20, 0x00	; 0
    8afe:	68 2f       	mov	r22, r24
    8b00:	83 e0       	ldi	r24, 0x03	; 3
    8b02:	9c e2       	ldi	r25, 0x2C	; 44
    8b04:	0e 94 0a 3b 	call	0x7614	; 0x7614 <udi_write_tx_buf>

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L2P3B,
    8b08:	ce 01       	movw	r24, r28
    8b0a:	85 59       	subi	r24, 0x95	; 149
    8b0c:	9f 4f       	sbci	r25, 0xFF	; 255
    8b0e:	fc 01       	movw	r30, r24
    8b10:	60 81       	ld	r22, Z
    8b12:	71 81       	ldd	r23, Z+1	; 0x01
    8b14:	82 81       	ldd	r24, Z+2	; 0x02
    8b16:	93 81       	ldd	r25, Z+3	; 0x03
    8b18:	0f 94 e9 25 	call	0x24bd2	; 0x24bd2 <__floatsisf>
    8b1c:	dc 01       	movw	r26, r24
    8b1e:	cb 01       	movw	r24, r22
				l_twi1_gyro_2_mag_z_nT / 1000.f, l_twi1_gyro_2_mag_z);
    8b20:	20 e0       	ldi	r18, 0x00	; 0
    8b22:	30 e0       	ldi	r19, 0x00	; 0
    8b24:	4a e7       	ldi	r20, 0x7A	; 122
    8b26:	54 e4       	ldi	r21, 0x44	; 68
    8b28:	bc 01       	movw	r22, r24
    8b2a:	cd 01       	movw	r24, r26
    8b2c:	0f 94 14 25 	call	0x24a28	; 0x24a28 <__divsf3>
    8b30:	dc 01       	movw	r26, r24
    8b32:	cb 01       	movw	r24, r22
				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L2P3A,
				l_twi1_gyro_2_mag_x_nT / 1000.f, l_twi1_gyro_2_mag_x,
				l_twi1_gyro_2_mag_y_nT / 1000.f, l_twi1_gyro_2_mag_y);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L2P3B,
    8b34:	8e 01       	movw	r16, r28
    8b36:	01 59       	subi	r16, 0x91	; 145
    8b38:	1f 4f       	sbci	r17, 0xFF	; 255
    8b3a:	9e 01       	movw	r18, r28
    8b3c:	2f 59       	subi	r18, 0x9F	; 159
    8b3e:	3f 4f       	sbci	r19, 0xFF	; 255
    8b40:	f9 01       	movw	r30, r18
    8b42:	41 81       	ldd	r20, Z+1	; 0x01
    8b44:	4f 93       	push	r20
    8b46:	f9 01       	movw	r30, r18
    8b48:	20 81       	ld	r18, Z
    8b4a:	2f 93       	push	r18
    8b4c:	2b 2f       	mov	r18, r27
    8b4e:	2f 93       	push	r18
    8b50:	2a 2f       	mov	r18, r26
    8b52:	2f 93       	push	r18
    8b54:	29 2f       	mov	r18, r25
    8b56:	2f 93       	push	r18
    8b58:	8f 93       	push	r24
    8b5a:	82 e6       	ldi	r24, 0x62	; 98
    8b5c:	99 e0       	ldi	r25, 0x09	; 9
    8b5e:	89 2f       	mov	r24, r25
    8b60:	8f 93       	push	r24
    8b62:	82 e6       	ldi	r24, 0x62	; 98
    8b64:	99 e0       	ldi	r25, 0x09	; 9
    8b66:	8f 93       	push	r24
    8b68:	1f 92       	push	r1
    8b6a:	80 e8       	ldi	r24, 0x80	; 128
    8b6c:	8f 93       	push	r24
    8b6e:	83 e0       	ldi	r24, 0x03	; 3
    8b70:	9c e2       	ldi	r25, 0x2C	; 44
    8b72:	89 2f       	mov	r24, r25
    8b74:	8f 93       	push	r24
    8b76:	83 e0       	ldi	r24, 0x03	; 3
    8b78:	9c e2       	ldi	r25, 0x2C	; 44
    8b7a:	8f 93       	push	r24
    8b7c:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
    8b80:	2d b7       	in	r18, 0x3d	; 61
    8b82:	3e b7       	in	r19, 0x3e	; 62
    8b84:	24 5f       	subi	r18, 0xF4	; 244
    8b86:	3f 4f       	sbci	r19, 0xFF	; 255
    8b88:	cd bf       	out	0x3d, r28	; 61
    8b8a:	de bf       	out	0x3e, r29	; 62
    8b8c:	f8 01       	movw	r30, r16
    8b8e:	80 83       	st	Z, r24
    8b90:	91 83       	std	Z+1, r25	; 0x01
				l_twi1_gyro_2_mag_z_nT / 1000.f, l_twi1_gyro_2_mag_z);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    8b92:	ce 01       	movw	r24, r28
    8b94:	81 59       	subi	r24, 0x91	; 145
    8b96:	9f 4f       	sbci	r25, 0xFF	; 255
    8b98:	fc 01       	movw	r30, r24
    8b9a:	80 81       	ld	r24, Z
    8b9c:	91 81       	ldd	r25, Z+1	; 0x01
    8b9e:	81 38       	cpi	r24, 0x81	; 129
    8ba0:	91 05       	cpc	r25, r1
    8ba2:	10 f0       	brcs	.+4      	; 0x8ba8 <task_usb+0x10a6>
    8ba4:	80 e8       	ldi	r24, 0x80	; 128
    8ba6:	90 e0       	ldi	r25, 0x00	; 0
    8ba8:	40 e0       	ldi	r20, 0x00	; 0
    8baa:	68 2f       	mov	r22, r24
    8bac:	83 e0       	ldi	r24, 0x03	; 3
    8bae:	9c e2       	ldi	r25, 0x2C	; 44
    8bb0:	0e 94 0a 3b 	call	0x7614	; 0x7614 <udi_write_tx_buf>

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L2P4,
    8bb4:	ce 01       	movw	r24, r28
    8bb6:	85 5a       	subi	r24, 0xA5	; 165
    8bb8:	9f 4f       	sbci	r25, 0xFF	; 255
    8bba:	fc 01       	movw	r30, r24
    8bbc:	80 81       	ld	r24, Z
    8bbe:	91 81       	ldd	r25, Z+1	; 0x01
    8bc0:	09 2e       	mov	r0, r25
    8bc2:	00 0c       	add	r0, r0
    8bc4:	aa 0b       	sbc	r26, r26
    8bc6:	bb 0b       	sbc	r27, r27
    8bc8:	bc 01       	movw	r22, r24
    8bca:	cd 01       	movw	r24, r26
    8bcc:	0f 94 e9 25 	call	0x24bd2	; 0x24bd2 <__floatsisf>
    8bd0:	dc 01       	movw	r26, r24
    8bd2:	cb 01       	movw	r24, r22
				l_twi1_gyro_1_temp_deg_100 / 100.f, l_twi1_gyro_1_temp);
    8bd4:	20 e0       	ldi	r18, 0x00	; 0
    8bd6:	30 e0       	ldi	r19, 0x00	; 0
    8bd8:	48 ec       	ldi	r20, 0xC8	; 200
    8bda:	52 e4       	ldi	r21, 0x42	; 66
    8bdc:	bc 01       	movw	r22, r24
    8bde:	cd 01       	movw	r24, r26
    8be0:	0f 94 14 25 	call	0x24a28	; 0x24a28 <__divsf3>
    8be4:	dc 01       	movw	r26, r24
    8be6:	cb 01       	movw	r24, r22

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L2P3B,
				l_twi1_gyro_2_mag_z_nT / 1000.f, l_twi1_gyro_2_mag_z);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L2P4,
    8be8:	8e 01       	movw	r16, r28
    8bea:	01 59       	subi	r16, 0x91	; 145
    8bec:	1f 4f       	sbci	r17, 0xFF	; 255
    8bee:	9e 01       	movw	r18, r28
    8bf0:	27 5a       	subi	r18, 0xA7	; 167
    8bf2:	3f 4f       	sbci	r19, 0xFF	; 255
    8bf4:	f9 01       	movw	r30, r18
    8bf6:	41 81       	ldd	r20, Z+1	; 0x01
    8bf8:	4f 93       	push	r20
    8bfa:	f9 01       	movw	r30, r18
    8bfc:	20 81       	ld	r18, Z
    8bfe:	2f 93       	push	r18
    8c00:	2b 2f       	mov	r18, r27
    8c02:	2f 93       	push	r18
    8c04:	2a 2f       	mov	r18, r26
    8c06:	2f 93       	push	r18
    8c08:	29 2f       	mov	r18, r25
    8c0a:	2f 93       	push	r18
    8c0c:	8f 93       	push	r24
    8c0e:	8a e7       	ldi	r24, 0x7A	; 122
    8c10:	99 e0       	ldi	r25, 0x09	; 9
    8c12:	89 2f       	mov	r24, r25
    8c14:	8f 93       	push	r24
    8c16:	8a e7       	ldi	r24, 0x7A	; 122
    8c18:	99 e0       	ldi	r25, 0x09	; 9
    8c1a:	8f 93       	push	r24
    8c1c:	1f 92       	push	r1
    8c1e:	80 e8       	ldi	r24, 0x80	; 128
    8c20:	8f 93       	push	r24
    8c22:	83 e0       	ldi	r24, 0x03	; 3
    8c24:	9c e2       	ldi	r25, 0x2C	; 44
    8c26:	89 2f       	mov	r24, r25
    8c28:	8f 93       	push	r24
    8c2a:	83 e0       	ldi	r24, 0x03	; 3
    8c2c:	9c e2       	ldi	r25, 0x2C	; 44
    8c2e:	8f 93       	push	r24
    8c30:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
    8c34:	2d b7       	in	r18, 0x3d	; 61
    8c36:	3e b7       	in	r19, 0x3e	; 62
    8c38:	24 5f       	subi	r18, 0xF4	; 244
    8c3a:	3f 4f       	sbci	r19, 0xFF	; 255
    8c3c:	cd bf       	out	0x3d, r28	; 61
    8c3e:	de bf       	out	0x3e, r29	; 62
    8c40:	f8 01       	movw	r30, r16
    8c42:	80 83       	st	Z, r24
    8c44:	91 83       	std	Z+1, r25	; 0x01
				l_twi1_gyro_1_temp_deg_100 / 100.f, l_twi1_gyro_1_temp);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    8c46:	ce 01       	movw	r24, r28
    8c48:	81 59       	subi	r24, 0x91	; 145
    8c4a:	9f 4f       	sbci	r25, 0xFF	; 255
    8c4c:	fc 01       	movw	r30, r24
    8c4e:	80 81       	ld	r24, Z
    8c50:	91 81       	ldd	r25, Z+1	; 0x01
    8c52:	81 38       	cpi	r24, 0x81	; 129
    8c54:	91 05       	cpc	r25, r1
    8c56:	10 f0       	brcs	.+4      	; 0x8c5c <task_usb+0x115a>
    8c58:	80 e8       	ldi	r24, 0x80	; 128
    8c5a:	90 e0       	ldi	r25, 0x00	; 0
    8c5c:	40 e0       	ldi	r20, 0x00	; 0
    8c5e:	68 2f       	mov	r22, r24
    8c60:	83 e0       	ldi	r24, 0x03	; 3
    8c62:	9c e2       	ldi	r25, 0x2C	; 44
    8c64:	0e 94 0a 3b 	call	0x7614	; 0x7614 <udi_write_tx_buf>

				/* Store last time of status line */
				usb_last = now;
    8c68:	ce 01       	movw	r24, r28
    8c6a:	8f 58       	subi	r24, 0x8F	; 143
    8c6c:	9f 4f       	sbci	r25, 0xFF	; 255
    8c6e:	fc 01       	movw	r30, r24
    8c70:	80 81       	ld	r24, Z
    8c72:	91 81       	ldd	r25, Z+1	; 0x01
    8c74:	a2 81       	ldd	r26, Z+2	; 0x02
    8c76:	b3 81       	ldd	r27, Z+3	; 0x03
    8c78:	80 93 4a 23 	sts	0x234A, r24	; 0x80234a <usb_last.8024>
    8c7c:	90 93 4b 23 	sts	0x234B, r25	; 0x80234b <usb_last.8024+0x1>
    8c80:	a0 93 4c 23 	sts	0x234C, r26	; 0x80234c <usb_last.8024+0x2>
    8c84:	b0 93 4d 23 	sts	0x234D, r27	; 0x80234d <usb_last.8024+0x3>
			}
		}
	}
}
    8c88:	00 00       	nop
    8c8a:	c8 58       	subi	r28, 0x88	; 136
    8c8c:	df 4f       	sbci	r29, 0xFF	; 255
    8c8e:	cd bf       	out	0x3d, r28	; 61
    8c90:	de bf       	out	0x3e, r29	; 62
    8c92:	df 91       	pop	r29
    8c94:	cf 91       	pop	r28
    8c96:	1f 91       	pop	r17
    8c98:	0f 91       	pop	r16
    8c9a:	ff 90       	pop	r15
    8c9c:	ef 90       	pop	r14
    8c9e:	df 90       	pop	r13
    8ca0:	cf 90       	pop	r12
    8ca2:	bf 90       	pop	r11
    8ca4:	af 90       	pop	r10
    8ca6:	9f 90       	pop	r9
    8ca8:	8f 90       	pop	r8
    8caa:	7f 90       	pop	r7
    8cac:	6f 90       	pop	r6
    8cae:	5f 90       	pop	r5
    8cb0:	4f 90       	pop	r4
    8cb2:	3f 90       	pop	r3
    8cb4:	2f 90       	pop	r2
    8cb6:	08 95       	ret

00008cb8 <nvm_init>:
	default:
		return ERR_INVALID_ARG;
	}

	return STATUS_OK;
}
    8cb8:	cf 93       	push	r28
    8cba:	df 93       	push	r29
    8cbc:	1f 92       	push	r1
    8cbe:	cd b7       	in	r28, 0x3d	; 61
    8cc0:	de b7       	in	r29, 0x3e	; 62
    8cc2:	89 83       	std	Y+1, r24	; 0x01
    8cc4:	89 81       	ldd	r24, Y+1	; 0x01
    8cc6:	88 2f       	mov	r24, r24
    8cc8:	90 e0       	ldi	r25, 0x00	; 0
    8cca:	03 97       	sbiw	r24, 0x03	; 3
    8ccc:	10 f0       	brcs	.+4      	; 0x8cd2 <nvm_init+0x1a>
    8cce:	88 ef       	ldi	r24, 0xF8	; 248
    8cd0:	02 c0       	rjmp	.+4      	; 0x8cd6 <nvm_init+0x1e>
    8cd2:	00 00       	nop
    8cd4:	80 e0       	ldi	r24, 0x00	; 0
    8cd6:	0f 90       	pop	r0
    8cd8:	df 91       	pop	r29
    8cda:	cf 91       	pop	r28
    8cdc:	08 95       	ret

00008cde <nvm_read>:

status_code_t nvm_read(mem_type_t mem, uint32_t address, void *buffer,
		uint32_t len)
{
    8cde:	ef 92       	push	r14
    8ce0:	ff 92       	push	r15
    8ce2:	0f 93       	push	r16
    8ce4:	1f 93       	push	r17
    8ce6:	cf 93       	push	r28
    8ce8:	df 93       	push	r29
    8cea:	cd b7       	in	r28, 0x3d	; 61
    8cec:	de b7       	in	r29, 0x3e	; 62
    8cee:	2b 97       	sbiw	r28, 0x0b	; 11
    8cf0:	cd bf       	out	0x3d, r28	; 61
    8cf2:	de bf       	out	0x3e, r29	; 62
    8cf4:	89 83       	std	Y+1, r24	; 0x01
    8cf6:	4a 83       	std	Y+2, r20	; 0x02
    8cf8:	5b 83       	std	Y+3, r21	; 0x03
    8cfa:	6c 83       	std	Y+4, r22	; 0x04
    8cfc:	7d 83       	std	Y+5, r23	; 0x05
    8cfe:	2e 83       	std	Y+6, r18	; 0x06
    8d00:	3f 83       	std	Y+7, r19	; 0x07
    8d02:	e8 86       	std	Y+8, r14	; 0x08
    8d04:	f9 86       	std	Y+9, r15	; 0x09
    8d06:	0a 87       	std	Y+10, r16	; 0x0a
    8d08:	1b 87       	std	Y+11, r17	; 0x0b
	switch (mem) {
    8d0a:	89 81       	ldd	r24, Y+1	; 0x01
    8d0c:	88 2f       	mov	r24, r24
    8d0e:	90 e0       	ldi	r25, 0x00	; 0
    8d10:	81 30       	cpi	r24, 0x01	; 1
    8d12:	91 05       	cpc	r25, r1
    8d14:	91 f0       	breq	.+36     	; 0x8d3a <nvm_read+0x5c>
    8d16:	82 30       	cpi	r24, 0x02	; 2
    8d18:	91 05       	cpc	r25, r1
    8d1a:	e1 f0       	breq	.+56     	; 0x8d54 <nvm_read+0x76>
    8d1c:	89 2b       	or	r24, r25
    8d1e:	21 f5       	brne	.+72     	; 0x8d68 <nvm_read+0x8a>
	case INT_FLASH:
		nvm_flash_read_buffer((flash_addr_t)address, buffer,
    8d20:	28 85       	ldd	r18, Y+8	; 0x08
    8d22:	39 85       	ldd	r19, Y+9	; 0x09
    8d24:	4e 81       	ldd	r20, Y+6	; 0x06
    8d26:	5f 81       	ldd	r21, Y+7	; 0x07
    8d28:	8a 81       	ldd	r24, Y+2	; 0x02
    8d2a:	9b 81       	ldd	r25, Y+3	; 0x03
    8d2c:	ac 81       	ldd	r26, Y+4	; 0x04
    8d2e:	bd 81       	ldd	r27, Y+5	; 0x05
    8d30:	bc 01       	movw	r22, r24
    8d32:	cd 01       	movw	r24, r26
    8d34:	0f 94 85 22 	call	0x2450a	; 0x2450a <nvm_flash_read_buffer>
				(uint16_t)len);
		break;
    8d38:	19 c0       	rjmp	.+50     	; 0x8d6c <nvm_read+0x8e>

	case INT_USERPAGE:
		nvm_user_sig_read_buffer((flash_addr_t)address, buffer,
    8d3a:	28 85       	ldd	r18, Y+8	; 0x08
    8d3c:	39 85       	ldd	r19, Y+9	; 0x09
    8d3e:	4e 81       	ldd	r20, Y+6	; 0x06
    8d40:	5f 81       	ldd	r21, Y+7	; 0x07
    8d42:	8a 81       	ldd	r24, Y+2	; 0x02
    8d44:	9b 81       	ldd	r25, Y+3	; 0x03
    8d46:	ac 81       	ldd	r26, Y+4	; 0x04
    8d48:	bd 81       	ldd	r27, Y+5	; 0x05
    8d4a:	bc 01       	movw	r22, r24
    8d4c:	cd 01       	movw	r24, r26
    8d4e:	0f 94 ca 22 	call	0x24594	; 0x24594 <nvm_user_sig_read_buffer>
				(uint16_t)len);
		break;
    8d52:	0c c0       	rjmp	.+24     	; 0x8d6c <nvm_read+0x8e>

	case INT_EEPROM:
		nvm_eeprom_read_buffer((eeprom_addr_t)address, buffer,
    8d54:	48 85       	ldd	r20, Y+8	; 0x08
    8d56:	59 85       	ldd	r21, Y+9	; 0x09
    8d58:	8a 81       	ldd	r24, Y+2	; 0x02
    8d5a:	9b 81       	ldd	r25, Y+3	; 0x03
    8d5c:	2e 81       	ldd	r18, Y+6	; 0x06
    8d5e:	3f 81       	ldd	r19, Y+7	; 0x07
    8d60:	b9 01       	movw	r22, r18
    8d62:	0f 94 54 21 	call	0x242a8	; 0x242a8 <nvm_eeprom_read_buffer>
				(uint16_t)len);
		break;
    8d66:	02 c0       	rjmp	.+4      	; 0x8d6c <nvm_read+0x8e>
	}
	break;
#endif

	default:
		return ERR_INVALID_ARG;
    8d68:	88 ef       	ldi	r24, 0xF8	; 248
    8d6a:	01 c0       	rjmp	.+2      	; 0x8d6e <nvm_read+0x90>
	}

	return STATUS_OK;
    8d6c:	80 e0       	ldi	r24, 0x00	; 0
}
    8d6e:	2b 96       	adiw	r28, 0x0b	; 11
    8d70:	cd bf       	out	0x3d, r28	; 61
    8d72:	de bf       	out	0x3e, r29	; 62
    8d74:	df 91       	pop	r29
    8d76:	cf 91       	pop	r28
    8d78:	1f 91       	pop	r17
    8d7a:	0f 91       	pop	r16
    8d7c:	ff 90       	pop	r15
    8d7e:	ef 90       	pop	r14
    8d80:	08 95       	ret

00008d82 <nvm_write>:

status_code_t nvm_write(mem_type_t mem, uint32_t address, void *buffer,
		uint32_t len)
{
    8d82:	ef 92       	push	r14
    8d84:	ff 92       	push	r15
    8d86:	0f 93       	push	r16
    8d88:	1f 93       	push	r17
    8d8a:	cf 93       	push	r28
    8d8c:	df 93       	push	r29
    8d8e:	cd b7       	in	r28, 0x3d	; 61
    8d90:	de b7       	in	r29, 0x3e	; 62
    8d92:	2b 97       	sbiw	r28, 0x0b	; 11
    8d94:	cd bf       	out	0x3d, r28	; 61
    8d96:	de bf       	out	0x3e, r29	; 62
    8d98:	89 83       	std	Y+1, r24	; 0x01
    8d9a:	4a 83       	std	Y+2, r20	; 0x02
    8d9c:	5b 83       	std	Y+3, r21	; 0x03
    8d9e:	6c 83       	std	Y+4, r22	; 0x04
    8da0:	7d 83       	std	Y+5, r23	; 0x05
    8da2:	2e 83       	std	Y+6, r18	; 0x06
    8da4:	3f 83       	std	Y+7, r19	; 0x07
    8da6:	e8 86       	std	Y+8, r14	; 0x08
    8da8:	f9 86       	std	Y+9, r15	; 0x09
    8daa:	0a 87       	std	Y+10, r16	; 0x0a
    8dac:	1b 87       	std	Y+11, r17	; 0x0b
	switch (mem) {
    8dae:	89 81       	ldd	r24, Y+1	; 0x01
    8db0:	88 2f       	mov	r24, r24
    8db2:	90 e0       	ldi	r25, 0x00	; 0
    8db4:	81 30       	cpi	r24, 0x01	; 1
    8db6:	91 05       	cpc	r25, r1
    8db8:	99 f0       	breq	.+38     	; 0x8de0 <nvm_write+0x5e>
    8dba:	82 30       	cpi	r24, 0x02	; 2
    8dbc:	91 05       	cpc	r25, r1
    8dbe:	f1 f0       	breq	.+60     	; 0x8dfc <nvm_write+0x7a>
    8dc0:	89 2b       	or	r24, r25
    8dc2:	31 f5       	brne	.+76     	; 0x8e10 <nvm_write+0x8e>
	case INT_FLASH:
		nvm_flash_erase_and_write_buffer((flash_addr_t)address,
    8dc4:	28 85       	ldd	r18, Y+8	; 0x08
    8dc6:	39 85       	ldd	r19, Y+9	; 0x09
    8dc8:	4e 81       	ldd	r20, Y+6	; 0x06
    8dca:	5f 81       	ldd	r21, Y+7	; 0x07
    8dcc:	8a 81       	ldd	r24, Y+2	; 0x02
    8dce:	9b 81       	ldd	r25, Y+3	; 0x03
    8dd0:	ac 81       	ldd	r26, Y+4	; 0x04
    8dd2:	bd 81       	ldd	r27, Y+5	; 0x05
    8dd4:	01 e0       	ldi	r16, 0x01	; 1
    8dd6:	bc 01       	movw	r22, r24
    8dd8:	cd 01       	movw	r24, r26
    8dda:	0f 94 af 23 	call	0x2475e	; 0x2475e <nvm_flash_erase_and_write_buffer>
				(const void *)buffer, len, true);
		break;
    8dde:	1a c0       	rjmp	.+52     	; 0x8e14 <nvm_write+0x92>

	case INT_USERPAGE:
		nvm_user_sig_write_buffer((flash_addr_t)address,
    8de0:	28 85       	ldd	r18, Y+8	; 0x08
    8de2:	39 85       	ldd	r19, Y+9	; 0x09
    8de4:	4e 81       	ldd	r20, Y+6	; 0x06
    8de6:	5f 81       	ldd	r21, Y+7	; 0x07
    8de8:	8a 81       	ldd	r24, Y+2	; 0x02
    8dea:	9b 81       	ldd	r25, Y+3	; 0x03
    8dec:	ac 81       	ldd	r26, Y+4	; 0x04
    8dee:	bd 81       	ldd	r27, Y+5	; 0x05
    8df0:	01 e0       	ldi	r16, 0x01	; 1
    8df2:	bc 01       	movw	r22, r24
    8df4:	cd 01       	movw	r24, r26
    8df6:	0f 94 01 23 	call	0x24602	; 0x24602 <nvm_user_sig_write_buffer>
				(const void *)buffer, len, true);
		break;
    8dfa:	0c c0       	rjmp	.+24     	; 0x8e14 <nvm_write+0x92>

	case INT_EEPROM:
		nvm_eeprom_erase_and_write_buffer((eeprom_addr_t)address,
    8dfc:	48 85       	ldd	r20, Y+8	; 0x08
    8dfe:	59 85       	ldd	r21, Y+9	; 0x09
    8e00:	8a 81       	ldd	r24, Y+2	; 0x02
    8e02:	9b 81       	ldd	r25, Y+3	; 0x03
    8e04:	2e 81       	ldd	r18, Y+6	; 0x06
    8e06:	3f 81       	ldd	r19, Y+7	; 0x07
    8e08:	b9 01       	movw	r22, r18
    8e0a:	0f 94 ab 21 	call	0x24356	; 0x24356 <nvm_eeprom_erase_and_write_buffer>
				(const void *)buffer, len);
		break;
    8e0e:	02 c0       	rjmp	.+4      	; 0x8e14 <nvm_write+0x92>
	}
	break;
#endif

	default:
		return ERR_INVALID_ARG;
    8e10:	88 ef       	ldi	r24, 0xF8	; 248
    8e12:	01 c0       	rjmp	.+2      	; 0x8e16 <nvm_write+0x94>
	}

	return STATUS_OK;
    8e14:	80 e0       	ldi	r24, 0x00	; 0
}
    8e16:	2b 96       	adiw	r28, 0x0b	; 11
    8e18:	cd bf       	out	0x3d, r28	; 61
    8e1a:	de bf       	out	0x3e, r29	; 62
    8e1c:	df 91       	pop	r29
    8e1e:	cf 91       	pop	r28
    8e20:	1f 91       	pop	r17
    8e22:	0f 91       	pop	r16
    8e24:	ff 90       	pop	r15
    8e26:	ef 90       	pop	r14
    8e28:	08 95       	ret

00008e2a <calendar_leapyear>:
				(SECS_PER_MINUTE * min)), date_out);
	} else {
		calendar_timestamp_to_date((timestamp + (SECS_PER_HOUR * hour) -
				(SECS_PER_MINUTE * min)), date_out);
	}
}
    8e2a:	cf 93       	push	r28
    8e2c:	df 93       	push	r29
    8e2e:	1f 92       	push	r1
    8e30:	1f 92       	push	r1
    8e32:	cd b7       	in	r28, 0x3d	; 61
    8e34:	de b7       	in	r29, 0x3e	; 62
    8e36:	89 83       	std	Y+1, r24	; 0x01
    8e38:	9a 83       	std	Y+2, r25	; 0x02
    8e3a:	89 81       	ldd	r24, Y+1	; 0x01
    8e3c:	9a 81       	ldd	r25, Y+2	; 0x02
    8e3e:	83 70       	andi	r24, 0x03	; 3
    8e40:	99 27       	eor	r25, r25
    8e42:	89 2b       	or	r24, r25
    8e44:	c9 f5       	brne	.+114    	; 0x8eb8 <calendar_leapyear+0x8e>
    8e46:	49 81       	ldd	r20, Y+1	; 0x01
    8e48:	5a 81       	ldd	r21, Y+2	; 0x02
    8e4a:	ca 01       	movw	r24, r20
    8e4c:	96 95       	lsr	r25
    8e4e:	87 95       	ror	r24
    8e50:	96 95       	lsr	r25
    8e52:	87 95       	ror	r24
    8e54:	9c 01       	movw	r18, r24
    8e56:	ab e7       	ldi	r26, 0x7B	; 123
    8e58:	b4 e1       	ldi	r27, 0x14	; 20
    8e5a:	0f 94 4c 2d 	call	0x25a98	; 0x25a98 <__umulhisi3>
    8e5e:	96 95       	lsr	r25
    8e60:	87 95       	ror	r24
    8e62:	64 e6       	ldi	r22, 0x64	; 100
    8e64:	68 9f       	mul	r22, r24
    8e66:	90 01       	movw	r18, r0
    8e68:	69 9f       	mul	r22, r25
    8e6a:	30 0d       	add	r19, r0
    8e6c:	11 24       	eor	r1, r1
    8e6e:	ca 01       	movw	r24, r20
    8e70:	82 1b       	sub	r24, r18
    8e72:	93 0b       	sbc	r25, r19
    8e74:	89 2b       	or	r24, r25
    8e76:	f1 f4       	brne	.+60     	; 0x8eb4 <calendar_leapyear+0x8a>
    8e78:	49 81       	ldd	r20, Y+1	; 0x01
    8e7a:	5a 81       	ldd	r21, Y+2	; 0x02
    8e7c:	ca 01       	movw	r24, r20
    8e7e:	92 95       	swap	r25
    8e80:	82 95       	swap	r24
    8e82:	8f 70       	andi	r24, 0x0F	; 15
    8e84:	89 27       	eor	r24, r25
    8e86:	9f 70       	andi	r25, 0x0F	; 15
    8e88:	89 27       	eor	r24, r25
    8e8a:	9c 01       	movw	r18, r24
    8e8c:	ae e3       	ldi	r26, 0x3E	; 62
    8e8e:	ba e0       	ldi	r27, 0x0A	; 10
    8e90:	0f 94 4c 2d 	call	0x25a98	; 0x25a98 <__umulhisi3>
    8e94:	bc 01       	movw	r22, r24
    8e96:	20 e9       	ldi	r18, 0x90	; 144
    8e98:	31 e0       	ldi	r19, 0x01	; 1
    8e9a:	62 9f       	mul	r22, r18
    8e9c:	c0 01       	movw	r24, r0
    8e9e:	63 9f       	mul	r22, r19
    8ea0:	90 0d       	add	r25, r0
    8ea2:	72 9f       	mul	r23, r18
    8ea4:	90 0d       	add	r25, r0
    8ea6:	11 24       	eor	r1, r1
    8ea8:	9a 01       	movw	r18, r20
    8eaa:	28 1b       	sub	r18, r24
    8eac:	39 0b       	sbc	r19, r25
    8eae:	c9 01       	movw	r24, r18
    8eb0:	89 2b       	or	r24, r25
    8eb2:	11 f4       	brne	.+4      	; 0x8eb8 <calendar_leapyear+0x8e>
    8eb4:	81 e0       	ldi	r24, 0x01	; 1
    8eb6:	01 c0       	rjmp	.+2      	; 0x8eba <calendar_leapyear+0x90>
    8eb8:	80 e0       	ldi	r24, 0x00	; 0
    8eba:	0f 90       	pop	r0
    8ebc:	0f 90       	pop	r0
    8ebe:	df 91       	pop	r29
    8ec0:	cf 91       	pop	r28
    8ec2:	08 95       	ret

00008ec4 <calendar_yearsize>:
    8ec4:	cf 93       	push	r28
    8ec6:	df 93       	push	r29
    8ec8:	1f 92       	push	r1
    8eca:	1f 92       	push	r1
    8ecc:	cd b7       	in	r28, 0x3d	; 61
    8ece:	de b7       	in	r29, 0x3e	; 62
    8ed0:	89 83       	std	Y+1, r24	; 0x01
    8ed2:	9a 83       	std	Y+2, r25	; 0x02
    8ed4:	89 81       	ldd	r24, Y+1	; 0x01
    8ed6:	9a 81       	ldd	r25, Y+2	; 0x02
    8ed8:	a8 df       	rcall	.-176    	; 0x8e2a <calendar_leapyear>
    8eda:	88 23       	and	r24, r24
    8edc:	19 f0       	breq	.+6      	; 0x8ee4 <calendar_yearsize+0x20>
    8ede:	8e e6       	ldi	r24, 0x6E	; 110
    8ee0:	91 e0       	ldi	r25, 0x01	; 1
    8ee2:	02 c0       	rjmp	.+4      	; 0x8ee8 <calendar_yearsize+0x24>
    8ee4:	8d e6       	ldi	r24, 0x6D	; 109
    8ee6:	91 e0       	ldi	r25, 0x01	; 1
    8ee8:	0f 90       	pop	r0
    8eea:	0f 90       	pop	r0
    8eec:	df 91       	pop	r29
    8eee:	cf 91       	pop	r28
    8ef0:	08 95       	ret

00008ef2 <calendar_is_date_valid>:
    8ef2:	1f 93       	push	r17
    8ef4:	cf 93       	push	r28
    8ef6:	df 93       	push	r29
    8ef8:	1f 92       	push	r1
    8efa:	1f 92       	push	r1
    8efc:	cd b7       	in	r28, 0x3d	; 61
    8efe:	de b7       	in	r29, 0x3e	; 62
    8f00:	89 83       	std	Y+1, r24	; 0x01
    8f02:	9a 83       	std	Y+2, r25	; 0x02
    8f04:	89 81       	ldd	r24, Y+1	; 0x01
    8f06:	9a 81       	ldd	r25, Y+2	; 0x02
    8f08:	fc 01       	movw	r30, r24
    8f0a:	80 81       	ld	r24, Z
    8f0c:	8c 33       	cpi	r24, 0x3C	; 60
    8f0e:	60 f4       	brcc	.+24     	; 0x8f28 <calendar_is_date_valid+0x36>
    8f10:	89 81       	ldd	r24, Y+1	; 0x01
    8f12:	9a 81       	ldd	r25, Y+2	; 0x02
    8f14:	fc 01       	movw	r30, r24
    8f16:	81 81       	ldd	r24, Z+1	; 0x01
    8f18:	8c 33       	cpi	r24, 0x3C	; 60
    8f1a:	30 f4       	brcc	.+12     	; 0x8f28 <calendar_is_date_valid+0x36>
    8f1c:	89 81       	ldd	r24, Y+1	; 0x01
    8f1e:	9a 81       	ldd	r25, Y+2	; 0x02
    8f20:	fc 01       	movw	r30, r24
    8f22:	82 81       	ldd	r24, Z+2	; 0x02
    8f24:	88 31       	cpi	r24, 0x18	; 24
    8f26:	10 f0       	brcs	.+4      	; 0x8f2c <calendar_is_date_valid+0x3a>
    8f28:	80 e0       	ldi	r24, 0x00	; 0
    8f2a:	46 c0       	rjmp	.+140    	; 0x8fb8 <calendar_is_date_valid+0xc6>
    8f2c:	89 81       	ldd	r24, Y+1	; 0x01
    8f2e:	9a 81       	ldd	r25, Y+2	; 0x02
    8f30:	fc 01       	movw	r30, r24
    8f32:	84 81       	ldd	r24, Z+4	; 0x04
    8f34:	8c 30       	cpi	r24, 0x0C	; 12
    8f36:	30 f4       	brcc	.+12     	; 0x8f44 <calendar_is_date_valid+0x52>
    8f38:	89 81       	ldd	r24, Y+1	; 0x01
    8f3a:	9a 81       	ldd	r25, Y+2	; 0x02
    8f3c:	fc 01       	movw	r30, r24
    8f3e:	83 81       	ldd	r24, Z+3	; 0x03
    8f40:	8f 31       	cpi	r24, 0x1F	; 31
    8f42:	10 f0       	brcs	.+4      	; 0x8f48 <calendar_is_date_valid+0x56>
    8f44:	80 e0       	ldi	r24, 0x00	; 0
    8f46:	38 c0       	rjmp	.+112    	; 0x8fb8 <calendar_is_date_valid+0xc6>
    8f48:	89 81       	ldd	r24, Y+1	; 0x01
    8f4a:	9a 81       	ldd	r25, Y+2	; 0x02
    8f4c:	fc 01       	movw	r30, r24
    8f4e:	13 81       	ldd	r17, Z+3	; 0x03
    8f50:	89 81       	ldd	r24, Y+1	; 0x01
    8f52:	9a 81       	ldd	r25, Y+2	; 0x02
    8f54:	fc 01       	movw	r30, r24
    8f56:	85 81       	ldd	r24, Z+5	; 0x05
    8f58:	96 81       	ldd	r25, Z+6	; 0x06
    8f5a:	67 df       	rcall	.-306    	; 0x8e2a <calendar_leapyear>
    8f5c:	28 2f       	mov	r18, r24
    8f5e:	30 e0       	ldi	r19, 0x00	; 0
    8f60:	89 81       	ldd	r24, Y+1	; 0x01
    8f62:	9a 81       	ldd	r25, Y+2	; 0x02
    8f64:	fc 01       	movw	r30, r24
    8f66:	84 81       	ldd	r24, Z+4	; 0x04
    8f68:	48 2f       	mov	r20, r24
    8f6a:	50 e0       	ldi	r21, 0x00	; 0
    8f6c:	c9 01       	movw	r24, r18
    8f6e:	88 0f       	add	r24, r24
    8f70:	99 1f       	adc	r25, r25
    8f72:	82 0f       	add	r24, r18
    8f74:	93 1f       	adc	r25, r19
    8f76:	88 0f       	add	r24, r24
    8f78:	99 1f       	adc	r25, r25
    8f7a:	88 0f       	add	r24, r24
    8f7c:	99 1f       	adc	r25, r25
    8f7e:	84 0f       	add	r24, r20
    8f80:	95 1f       	adc	r25, r21
    8f82:	8a 57       	subi	r24, 0x7A	; 122
    8f84:	9d 4d       	sbci	r25, 0xDD	; 221
    8f86:	fc 01       	movw	r30, r24
    8f88:	80 81       	ld	r24, Z
    8f8a:	18 17       	cp	r17, r24
    8f8c:	10 f0       	brcs	.+4      	; 0x8f92 <calendar_is_date_valid+0xa0>
    8f8e:	80 e0       	ldi	r24, 0x00	; 0
    8f90:	13 c0       	rjmp	.+38     	; 0x8fb8 <calendar_is_date_valid+0xc6>
    8f92:	89 81       	ldd	r24, Y+1	; 0x01
    8f94:	9a 81       	ldd	r25, Y+2	; 0x02
    8f96:	fc 01       	movw	r30, r24
    8f98:	85 81       	ldd	r24, Z+5	; 0x05
    8f9a:	96 81       	ldd	r25, Z+6	; 0x06
    8f9c:	82 3b       	cpi	r24, 0xB2	; 178
    8f9e:	97 40       	sbci	r25, 0x07	; 7
    8fa0:	40 f0       	brcs	.+16     	; 0x8fb2 <calendar_is_date_valid+0xc0>
    8fa2:	89 81       	ldd	r24, Y+1	; 0x01
    8fa4:	9a 81       	ldd	r25, Y+2	; 0x02
    8fa6:	fc 01       	movw	r30, r24
    8fa8:	85 81       	ldd	r24, Z+5	; 0x05
    8faa:	96 81       	ldd	r25, Z+6	; 0x06
    8fac:	8a 33       	cpi	r24, 0x3A	; 58
    8fae:	98 40       	sbci	r25, 0x08	; 8
    8fb0:	10 f0       	brcs	.+4      	; 0x8fb6 <calendar_is_date_valid+0xc4>
    8fb2:	80 e0       	ldi	r24, 0x00	; 0
    8fb4:	01 c0       	rjmp	.+2      	; 0x8fb8 <calendar_is_date_valid+0xc6>
    8fb6:	81 e0       	ldi	r24, 0x01	; 1
    8fb8:	0f 90       	pop	r0
    8fba:	0f 90       	pop	r0
    8fbc:	df 91       	pop	r29
    8fbe:	cf 91       	pop	r28
    8fc0:	1f 91       	pop	r17
    8fc2:	08 95       	ret

00008fc4 <calendar_timestamp_to_date>:
    8fc4:	ef 92       	push	r14
    8fc6:	ff 92       	push	r15
    8fc8:	0f 93       	push	r16
    8fca:	1f 93       	push	r17
    8fcc:	cf 93       	push	r28
    8fce:	df 93       	push	r29
    8fd0:	cd b7       	in	r28, 0x3d	; 61
    8fd2:	de b7       	in	r29, 0x3e	; 62
    8fd4:	2e 97       	sbiw	r28, 0x0e	; 14
    8fd6:	cd bf       	out	0x3d, r28	; 61
    8fd8:	de bf       	out	0x3e, r29	; 62
    8fda:	69 87       	std	Y+9, r22	; 0x09
    8fdc:	7a 87       	std	Y+10, r23	; 0x0a
    8fde:	8b 87       	std	Y+11, r24	; 0x0b
    8fe0:	9c 87       	std	Y+12, r25	; 0x0c
    8fe2:	4d 87       	std	Y+13, r20	; 0x0d
    8fe4:	5e 87       	std	Y+14, r21	; 0x0e
    8fe6:	8d 85       	ldd	r24, Y+13	; 0x0d
    8fe8:	9e 85       	ldd	r25, Y+14	; 0x0e
    8fea:	22 eb       	ldi	r18, 0xB2	; 178
    8fec:	37 e0       	ldi	r19, 0x07	; 7
    8fee:	fc 01       	movw	r30, r24
    8ff0:	25 83       	std	Z+5, r18	; 0x05
    8ff2:	36 83       	std	Z+6, r19	; 0x06
    8ff4:	8d 85       	ldd	r24, Y+13	; 0x0d
    8ff6:	9e 85       	ldd	r25, Y+14	; 0x0e
    8ff8:	fc 01       	movw	r30, r24
    8ffa:	14 82       	std	Z+4, r1	; 0x04
    8ffc:	89 85       	ldd	r24, Y+9	; 0x09
    8ffe:	9a 85       	ldd	r25, Y+10	; 0x0a
    9000:	ab 85       	ldd	r26, Y+11	; 0x0b
    9002:	bc 85       	ldd	r27, Y+12	; 0x0c
    9004:	20 e8       	ldi	r18, 0x80	; 128
    9006:	31 e5       	ldi	r19, 0x51	; 81
    9008:	41 e0       	ldi	r20, 0x01	; 1
    900a:	50 e0       	ldi	r21, 0x00	; 0
    900c:	bc 01       	movw	r22, r24
    900e:	cd 01       	movw	r24, r26
    9010:	0f 94 06 2d 	call	0x25a0c	; 0x25a0c <__udivmodsi4>
    9014:	dc 01       	movw	r26, r24
    9016:	cb 01       	movw	r24, r22
    9018:	8d 83       	std	Y+5, r24	; 0x05
    901a:	9e 83       	std	Y+6, r25	; 0x06
    901c:	af 83       	std	Y+7, r26	; 0x07
    901e:	b8 87       	std	Y+8, r27	; 0x08
    9020:	89 85       	ldd	r24, Y+9	; 0x09
    9022:	9a 85       	ldd	r25, Y+10	; 0x0a
    9024:	ab 85       	ldd	r26, Y+11	; 0x0b
    9026:	bc 85       	ldd	r27, Y+12	; 0x0c
    9028:	20 e8       	ldi	r18, 0x80	; 128
    902a:	31 e5       	ldi	r19, 0x51	; 81
    902c:	41 e0       	ldi	r20, 0x01	; 1
    902e:	50 e0       	ldi	r21, 0x00	; 0
    9030:	bc 01       	movw	r22, r24
    9032:	cd 01       	movw	r24, r26
    9034:	0f 94 06 2d 	call	0x25a0c	; 0x25a0c <__udivmodsi4>
    9038:	da 01       	movw	r26, r20
    903a:	c9 01       	movw	r24, r18
    903c:	89 83       	std	Y+1, r24	; 0x01
    903e:	9a 83       	std	Y+2, r25	; 0x02
    9040:	ab 83       	std	Y+3, r26	; 0x03
    9042:	bc 83       	std	Y+4, r27	; 0x04
    9044:	8d 81       	ldd	r24, Y+5	; 0x05
    9046:	9e 81       	ldd	r25, Y+6	; 0x06
    9048:	af 81       	ldd	r26, Y+7	; 0x07
    904a:	b8 85       	ldd	r27, Y+8	; 0x08
    904c:	2c e3       	ldi	r18, 0x3C	; 60
    904e:	30 e0       	ldi	r19, 0x00	; 0
    9050:	40 e0       	ldi	r20, 0x00	; 0
    9052:	50 e0       	ldi	r21, 0x00	; 0
    9054:	bc 01       	movw	r22, r24
    9056:	cd 01       	movw	r24, r26
    9058:	0f 94 06 2d 	call	0x25a0c	; 0x25a0c <__udivmodsi4>
    905c:	dc 01       	movw	r26, r24
    905e:	cb 01       	movw	r24, r22
    9060:	28 2f       	mov	r18, r24
    9062:	8d 85       	ldd	r24, Y+13	; 0x0d
    9064:	9e 85       	ldd	r25, Y+14	; 0x0e
    9066:	fc 01       	movw	r30, r24
    9068:	20 83       	st	Z, r18
    906a:	8d 81       	ldd	r24, Y+5	; 0x05
    906c:	9e 81       	ldd	r25, Y+6	; 0x06
    906e:	af 81       	ldd	r26, Y+7	; 0x07
    9070:	b8 85       	ldd	r27, Y+8	; 0x08
    9072:	20 e1       	ldi	r18, 0x10	; 16
    9074:	3e e0       	ldi	r19, 0x0E	; 14
    9076:	40 e0       	ldi	r20, 0x00	; 0
    9078:	50 e0       	ldi	r21, 0x00	; 0
    907a:	bc 01       	movw	r22, r24
    907c:	cd 01       	movw	r24, r26
    907e:	0f 94 06 2d 	call	0x25a0c	; 0x25a0c <__udivmodsi4>
    9082:	dc 01       	movw	r26, r24
    9084:	cb 01       	movw	r24, r22
    9086:	2c e3       	ldi	r18, 0x3C	; 60
    9088:	30 e0       	ldi	r19, 0x00	; 0
    908a:	40 e0       	ldi	r20, 0x00	; 0
    908c:	50 e0       	ldi	r21, 0x00	; 0
    908e:	bc 01       	movw	r22, r24
    9090:	cd 01       	movw	r24, r26
    9092:	0f 94 06 2d 	call	0x25a0c	; 0x25a0c <__udivmodsi4>
    9096:	da 01       	movw	r26, r20
    9098:	c9 01       	movw	r24, r18
    909a:	28 2f       	mov	r18, r24
    909c:	8d 85       	ldd	r24, Y+13	; 0x0d
    909e:	9e 85       	ldd	r25, Y+14	; 0x0e
    90a0:	fc 01       	movw	r30, r24
    90a2:	21 83       	std	Z+1, r18	; 0x01
    90a4:	8d 81       	ldd	r24, Y+5	; 0x05
    90a6:	9e 81       	ldd	r25, Y+6	; 0x06
    90a8:	af 81       	ldd	r26, Y+7	; 0x07
    90aa:	b8 85       	ldd	r27, Y+8	; 0x08
    90ac:	20 e1       	ldi	r18, 0x10	; 16
    90ae:	3e e0       	ldi	r19, 0x0E	; 14
    90b0:	40 e0       	ldi	r20, 0x00	; 0
    90b2:	50 e0       	ldi	r21, 0x00	; 0
    90b4:	bc 01       	movw	r22, r24
    90b6:	cd 01       	movw	r24, r26
    90b8:	0f 94 06 2d 	call	0x25a0c	; 0x25a0c <__udivmodsi4>
    90bc:	da 01       	movw	r26, r20
    90be:	c9 01       	movw	r24, r18
    90c0:	28 2f       	mov	r18, r24
    90c2:	8d 85       	ldd	r24, Y+13	; 0x0d
    90c4:	9e 85       	ldd	r25, Y+14	; 0x0e
    90c6:	fc 01       	movw	r30, r24
    90c8:	22 83       	std	Z+2, r18	; 0x02
    90ca:	89 81       	ldd	r24, Y+1	; 0x01
    90cc:	9a 81       	ldd	r25, Y+2	; 0x02
    90ce:	ab 81       	ldd	r26, Y+3	; 0x03
    90d0:	bc 81       	ldd	r27, Y+4	; 0x04
    90d2:	04 96       	adiw	r24, 0x04	; 4
    90d4:	a1 1d       	adc	r26, r1
    90d6:	b1 1d       	adc	r27, r1
    90d8:	27 e0       	ldi	r18, 0x07	; 7
    90da:	30 e0       	ldi	r19, 0x00	; 0
    90dc:	40 e0       	ldi	r20, 0x00	; 0
    90de:	50 e0       	ldi	r21, 0x00	; 0
    90e0:	bc 01       	movw	r22, r24
    90e2:	cd 01       	movw	r24, r26
    90e4:	0f 94 06 2d 	call	0x25a0c	; 0x25a0c <__udivmodsi4>
    90e8:	dc 01       	movw	r26, r24
    90ea:	cb 01       	movw	r24, r22
    90ec:	28 2f       	mov	r18, r24
    90ee:	8d 85       	ldd	r24, Y+13	; 0x0d
    90f0:	9e 85       	ldd	r25, Y+14	; 0x0e
    90f2:	fc 01       	movw	r30, r24
    90f4:	27 83       	std	Z+7, r18	; 0x07
    90f6:	26 c0       	rjmp	.+76     	; 0x9144 <calendar_timestamp_to_date+0x180>
    90f8:	8d 85       	ldd	r24, Y+13	; 0x0d
    90fa:	9e 85       	ldd	r25, Y+14	; 0x0e
    90fc:	fc 01       	movw	r30, r24
    90fe:	85 81       	ldd	r24, Z+5	; 0x05
    9100:	96 81       	ldd	r25, Z+6	; 0x06
    9102:	e0 de       	rcall	.-576    	; 0x8ec4 <calendar_yearsize>
    9104:	cc 01       	movw	r24, r24
    9106:	a0 e0       	ldi	r26, 0x00	; 0
    9108:	b0 e0       	ldi	r27, 0x00	; 0
    910a:	29 81       	ldd	r18, Y+1	; 0x01
    910c:	3a 81       	ldd	r19, Y+2	; 0x02
    910e:	4b 81       	ldd	r20, Y+3	; 0x03
    9110:	5c 81       	ldd	r21, Y+4	; 0x04
    9112:	79 01       	movw	r14, r18
    9114:	8a 01       	movw	r16, r20
    9116:	e8 1a       	sub	r14, r24
    9118:	f9 0a       	sbc	r15, r25
    911a:	0a 0b       	sbc	r16, r26
    911c:	1b 0b       	sbc	r17, r27
    911e:	d8 01       	movw	r26, r16
    9120:	c7 01       	movw	r24, r14
    9122:	89 83       	std	Y+1, r24	; 0x01
    9124:	9a 83       	std	Y+2, r25	; 0x02
    9126:	ab 83       	std	Y+3, r26	; 0x03
    9128:	bc 83       	std	Y+4, r27	; 0x04
    912a:	8d 85       	ldd	r24, Y+13	; 0x0d
    912c:	9e 85       	ldd	r25, Y+14	; 0x0e
    912e:	fc 01       	movw	r30, r24
    9130:	85 81       	ldd	r24, Z+5	; 0x05
    9132:	96 81       	ldd	r25, Z+6	; 0x06
    9134:	9c 01       	movw	r18, r24
    9136:	2f 5f       	subi	r18, 0xFF	; 255
    9138:	3f 4f       	sbci	r19, 0xFF	; 255
    913a:	8d 85       	ldd	r24, Y+13	; 0x0d
    913c:	9e 85       	ldd	r25, Y+14	; 0x0e
    913e:	fc 01       	movw	r30, r24
    9140:	25 83       	std	Z+5, r18	; 0x05
    9142:	36 83       	std	Z+6, r19	; 0x06
    9144:	8d 85       	ldd	r24, Y+13	; 0x0d
    9146:	9e 85       	ldd	r25, Y+14	; 0x0e
    9148:	fc 01       	movw	r30, r24
    914a:	85 81       	ldd	r24, Z+5	; 0x05
    914c:	96 81       	ldd	r25, Z+6	; 0x06
    914e:	ba de       	rcall	.-652    	; 0x8ec4 <calendar_yearsize>
    9150:	9c 01       	movw	r18, r24
    9152:	40 e0       	ldi	r20, 0x00	; 0
    9154:	50 e0       	ldi	r21, 0x00	; 0
    9156:	89 81       	ldd	r24, Y+1	; 0x01
    9158:	9a 81       	ldd	r25, Y+2	; 0x02
    915a:	ab 81       	ldd	r26, Y+3	; 0x03
    915c:	bc 81       	ldd	r27, Y+4	; 0x04
    915e:	82 17       	cp	r24, r18
    9160:	93 07       	cpc	r25, r19
    9162:	a4 07       	cpc	r26, r20
    9164:	b5 07       	cpc	r27, r21
    9166:	40 f6       	brcc	.-112    	; 0x90f8 <calendar_timestamp_to_date+0x134>
    9168:	3b c0       	rjmp	.+118    	; 0x91e0 <calendar_timestamp_to_date+0x21c>
    916a:	8d 85       	ldd	r24, Y+13	; 0x0d
    916c:	9e 85       	ldd	r25, Y+14	; 0x0e
    916e:	fc 01       	movw	r30, r24
    9170:	85 81       	ldd	r24, Z+5	; 0x05
    9172:	96 81       	ldd	r25, Z+6	; 0x06
    9174:	5a de       	rcall	.-844    	; 0x8e2a <calendar_leapyear>
    9176:	28 2f       	mov	r18, r24
    9178:	30 e0       	ldi	r19, 0x00	; 0
    917a:	8d 85       	ldd	r24, Y+13	; 0x0d
    917c:	9e 85       	ldd	r25, Y+14	; 0x0e
    917e:	fc 01       	movw	r30, r24
    9180:	84 81       	ldd	r24, Z+4	; 0x04
    9182:	48 2f       	mov	r20, r24
    9184:	50 e0       	ldi	r21, 0x00	; 0
    9186:	c9 01       	movw	r24, r18
    9188:	88 0f       	add	r24, r24
    918a:	99 1f       	adc	r25, r25
    918c:	82 0f       	add	r24, r18
    918e:	93 1f       	adc	r25, r19
    9190:	88 0f       	add	r24, r24
    9192:	99 1f       	adc	r25, r25
    9194:	88 0f       	add	r24, r24
    9196:	99 1f       	adc	r25, r25
    9198:	84 0f       	add	r24, r20
    919a:	95 1f       	adc	r25, r21
    919c:	8a 57       	subi	r24, 0x7A	; 122
    919e:	9d 4d       	sbci	r25, 0xDD	; 221
    91a0:	fc 01       	movw	r30, r24
    91a2:	80 81       	ld	r24, Z
    91a4:	88 2f       	mov	r24, r24
    91a6:	90 e0       	ldi	r25, 0x00	; 0
    91a8:	a0 e0       	ldi	r26, 0x00	; 0
    91aa:	b0 e0       	ldi	r27, 0x00	; 0
    91ac:	29 81       	ldd	r18, Y+1	; 0x01
    91ae:	3a 81       	ldd	r19, Y+2	; 0x02
    91b0:	4b 81       	ldd	r20, Y+3	; 0x03
    91b2:	5c 81       	ldd	r21, Y+4	; 0x04
    91b4:	79 01       	movw	r14, r18
    91b6:	8a 01       	movw	r16, r20
    91b8:	e8 1a       	sub	r14, r24
    91ba:	f9 0a       	sbc	r15, r25
    91bc:	0a 0b       	sbc	r16, r26
    91be:	1b 0b       	sbc	r17, r27
    91c0:	d8 01       	movw	r26, r16
    91c2:	c7 01       	movw	r24, r14
    91c4:	89 83       	std	Y+1, r24	; 0x01
    91c6:	9a 83       	std	Y+2, r25	; 0x02
    91c8:	ab 83       	std	Y+3, r26	; 0x03
    91ca:	bc 83       	std	Y+4, r27	; 0x04
    91cc:	8d 85       	ldd	r24, Y+13	; 0x0d
    91ce:	9e 85       	ldd	r25, Y+14	; 0x0e
    91d0:	fc 01       	movw	r30, r24
    91d2:	84 81       	ldd	r24, Z+4	; 0x04
    91d4:	21 e0       	ldi	r18, 0x01	; 1
    91d6:	28 0f       	add	r18, r24
    91d8:	8d 85       	ldd	r24, Y+13	; 0x0d
    91da:	9e 85       	ldd	r25, Y+14	; 0x0e
    91dc:	fc 01       	movw	r30, r24
    91de:	24 83       	std	Z+4, r18	; 0x04
    91e0:	8d 85       	ldd	r24, Y+13	; 0x0d
    91e2:	9e 85       	ldd	r25, Y+14	; 0x0e
    91e4:	fc 01       	movw	r30, r24
    91e6:	85 81       	ldd	r24, Z+5	; 0x05
    91e8:	96 81       	ldd	r25, Z+6	; 0x06
    91ea:	1f de       	rcall	.-962    	; 0x8e2a <calendar_leapyear>
    91ec:	28 2f       	mov	r18, r24
    91ee:	30 e0       	ldi	r19, 0x00	; 0
    91f0:	8d 85       	ldd	r24, Y+13	; 0x0d
    91f2:	9e 85       	ldd	r25, Y+14	; 0x0e
    91f4:	fc 01       	movw	r30, r24
    91f6:	84 81       	ldd	r24, Z+4	; 0x04
    91f8:	48 2f       	mov	r20, r24
    91fa:	50 e0       	ldi	r21, 0x00	; 0
    91fc:	c9 01       	movw	r24, r18
    91fe:	88 0f       	add	r24, r24
    9200:	99 1f       	adc	r25, r25
    9202:	82 0f       	add	r24, r18
    9204:	93 1f       	adc	r25, r19
    9206:	88 0f       	add	r24, r24
    9208:	99 1f       	adc	r25, r25
    920a:	88 0f       	add	r24, r24
    920c:	99 1f       	adc	r25, r25
    920e:	84 0f       	add	r24, r20
    9210:	95 1f       	adc	r25, r21
    9212:	8a 57       	subi	r24, 0x7A	; 122
    9214:	9d 4d       	sbci	r25, 0xDD	; 221
    9216:	fc 01       	movw	r30, r24
    9218:	80 81       	ld	r24, Z
    921a:	28 2f       	mov	r18, r24
    921c:	30 e0       	ldi	r19, 0x00	; 0
    921e:	40 e0       	ldi	r20, 0x00	; 0
    9220:	50 e0       	ldi	r21, 0x00	; 0
    9222:	89 81       	ldd	r24, Y+1	; 0x01
    9224:	9a 81       	ldd	r25, Y+2	; 0x02
    9226:	ab 81       	ldd	r26, Y+3	; 0x03
    9228:	bc 81       	ldd	r27, Y+4	; 0x04
    922a:	82 17       	cp	r24, r18
    922c:	93 07       	cpc	r25, r19
    922e:	a4 07       	cpc	r26, r20
    9230:	b5 07       	cpc	r27, r21
    9232:	08 f0       	brcs	.+2      	; 0x9236 <calendar_timestamp_to_date+0x272>
    9234:	9a cf       	rjmp	.-204    	; 0x916a <calendar_timestamp_to_date+0x1a6>
    9236:	29 81       	ldd	r18, Y+1	; 0x01
    9238:	8d 85       	ldd	r24, Y+13	; 0x0d
    923a:	9e 85       	ldd	r25, Y+14	; 0x0e
    923c:	fc 01       	movw	r30, r24
    923e:	23 83       	std	Z+3, r18	; 0x03
    9240:	00 00       	nop
    9242:	2e 96       	adiw	r28, 0x0e	; 14
    9244:	cd bf       	out	0x3d, r28	; 61
    9246:	de bf       	out	0x3e, r29	; 62
    9248:	df 91       	pop	r29
    924a:	cf 91       	pop	r28
    924c:	1f 91       	pop	r17
    924e:	0f 91       	pop	r16
    9250:	ff 90       	pop	r15
    9252:	ef 90       	pop	r14
    9254:	08 95       	ret

00009256 <calendar_date_to_timestamp>:
 *
 * \return The corresponding UNIX timestamp
 * \retval 0 if date is not valid
 */
uint32_t calendar_date_to_timestamp(struct calendar_date *date)
{
    9256:	ef 92       	push	r14
    9258:	ff 92       	push	r15
    925a:	0f 93       	push	r16
    925c:	1f 93       	push	r17
    925e:	cf 93       	push	r28
    9260:	df 93       	push	r29
    9262:	cd b7       	in	r28, 0x3d	; 61
    9264:	de b7       	in	r29, 0x3e	; 62
    9266:	29 97       	sbiw	r28, 0x09	; 9
    9268:	cd bf       	out	0x3d, r28	; 61
    926a:	de bf       	out	0x3e, r29	; 62
    926c:	88 87       	std	Y+8, r24	; 0x08
    926e:	99 87       	std	Y+9, r25	; 0x09

	// Make sure date is valid
	if (!calendar_is_date_valid(date))
    9270:	88 85       	ldd	r24, Y+8	; 0x08
    9272:	99 85       	ldd	r25, Y+9	; 0x09
    9274:	3e de       	rcall	.-900    	; 0x8ef2 <calendar_is_date_valid>
    9276:	98 2f       	mov	r25, r24
    9278:	81 e0       	ldi	r24, 0x01	; 1
    927a:	89 27       	eor	r24, r25
    927c:	88 23       	and	r24, r24
    927e:	21 f0       	breq	.+8      	; 0x9288 <calendar_date_to_timestamp+0x32>
		return 0;
    9280:	80 e0       	ldi	r24, 0x00	; 0
    9282:	90 e0       	ldi	r25, 0x00	; 0
    9284:	dc 01       	movw	r26, r24
    9286:	c5 c0       	rjmp	.+394    	; 0x9412 <calendar_date_to_timestamp+0x1bc>

	uint32_t timestamp = 0;
    9288:	19 82       	std	Y+1, r1	; 0x01
    928a:	1a 82       	std	Y+2, r1	; 0x02
    928c:	1b 82       	std	Y+3, r1	; 0x03
    928e:	1c 82       	std	Y+4, r1	; 0x04
	uint8_t date_month;
	uint16_t date_year;

	date_month = date->month;
    9290:	88 85       	ldd	r24, Y+8	; 0x08
    9292:	99 85       	ldd	r25, Y+9	; 0x09
    9294:	fc 01       	movw	r30, r24
    9296:	84 81       	ldd	r24, Z+4	; 0x04
    9298:	8d 83       	std	Y+5, r24	; 0x05
	date_year = date->year;
    929a:	88 85       	ldd	r24, Y+8	; 0x08
    929c:	99 85       	ldd	r25, Y+9	; 0x09
    929e:	fc 01       	movw	r30, r24
    92a0:	85 81       	ldd	r24, Z+5	; 0x05
    92a2:	96 81       	ldd	r25, Z+6	; 0x06
    92a4:	8e 83       	std	Y+6, r24	; 0x06
    92a6:	9f 83       	std	Y+7, r25	; 0x07

	// Add number of seconds elapsed in current month
	timestamp += (date->date * SECS_PER_DAY) + (date->hour * SECS_PER_HOUR) +
    92a8:	88 85       	ldd	r24, Y+8	; 0x08
    92aa:	99 85       	ldd	r25, Y+9	; 0x09
    92ac:	fc 01       	movw	r30, r24
    92ae:	83 81       	ldd	r24, Z+3	; 0x03
    92b0:	88 2f       	mov	r24, r24
    92b2:	90 e0       	ldi	r25, 0x00	; 0
    92b4:	a0 e0       	ldi	r26, 0x00	; 0
    92b6:	b0 e0       	ldi	r27, 0x00	; 0
    92b8:	9c 01       	movw	r18, r24
    92ba:	ad 01       	movw	r20, r26
    92bc:	60 e8       	ldi	r22, 0x80	; 128
    92be:	71 e5       	ldi	r23, 0x51	; 81
    92c0:	81 e0       	ldi	r24, 0x01	; 1
    92c2:	90 e0       	ldi	r25, 0x00	; 0
    92c4:	0f 94 d0 2c 	call	0x259a0	; 0x259a0 <__mulsi3>
    92c8:	7b 01       	movw	r14, r22
    92ca:	8c 01       	movw	r16, r24
    92cc:	88 85       	ldd	r24, Y+8	; 0x08
    92ce:	99 85       	ldd	r25, Y+9	; 0x09
    92d0:	fc 01       	movw	r30, r24
    92d2:	82 81       	ldd	r24, Z+2	; 0x02
    92d4:	28 2f       	mov	r18, r24
    92d6:	30 e0       	ldi	r19, 0x00	; 0
    92d8:	40 e0       	ldi	r20, 0x00	; 0
    92da:	50 e0       	ldi	r21, 0x00	; 0
    92dc:	80 e1       	ldi	r24, 0x10	; 16
    92de:	9e e0       	ldi	r25, 0x0E	; 14
    92e0:	dc 01       	movw	r26, r24
    92e2:	0f 94 5b 2d 	call	0x25ab6	; 0x25ab6 <__muluhisi3>
    92e6:	dc 01       	movw	r26, r24
    92e8:	cb 01       	movw	r24, r22
    92ea:	e8 0e       	add	r14, r24
    92ec:	f9 1e       	adc	r15, r25
    92ee:	0a 1f       	adc	r16, r26
    92f0:	1b 1f       	adc	r17, r27
			(date->minute * SECS_PER_MINUTE) + date->second;
    92f2:	88 85       	ldd	r24, Y+8	; 0x08
    92f4:	99 85       	ldd	r25, Y+9	; 0x09
    92f6:	fc 01       	movw	r30, r24
    92f8:	81 81       	ldd	r24, Z+1	; 0x01
    92fa:	28 2f       	mov	r18, r24
    92fc:	30 e0       	ldi	r19, 0x00	; 0
    92fe:	40 e0       	ldi	r20, 0x00	; 0
    9300:	50 e0       	ldi	r21, 0x00	; 0
    9302:	8c e3       	ldi	r24, 0x3C	; 60
    9304:	90 e0       	ldi	r25, 0x00	; 0
    9306:	dc 01       	movw	r26, r24
    9308:	0f 94 5b 2d 	call	0x25ab6	; 0x25ab6 <__muluhisi3>
    930c:	dc 01       	movw	r26, r24
    930e:	cb 01       	movw	r24, r22

	date_month = date->month;
	date_year = date->year;

	// Add number of seconds elapsed in current month
	timestamp += (date->date * SECS_PER_DAY) + (date->hour * SECS_PER_HOUR) +
    9310:	a8 01       	movw	r20, r16
    9312:	97 01       	movw	r18, r14
    9314:	28 0f       	add	r18, r24
    9316:	39 1f       	adc	r19, r25
    9318:	4a 1f       	adc	r20, r26
    931a:	5b 1f       	adc	r21, r27
			(date->minute * SECS_PER_MINUTE) + date->second;
    931c:	88 85       	ldd	r24, Y+8	; 0x08
    931e:	99 85       	ldd	r25, Y+9	; 0x09
    9320:	fc 01       	movw	r30, r24
    9322:	80 81       	ld	r24, Z
    9324:	88 2f       	mov	r24, r24
    9326:	90 e0       	ldi	r25, 0x00	; 0
    9328:	a0 e0       	ldi	r26, 0x00	; 0
    932a:	b0 e0       	ldi	r27, 0x00	; 0
    932c:	82 0f       	add	r24, r18
    932e:	93 1f       	adc	r25, r19
    9330:	a4 1f       	adc	r26, r20
    9332:	b5 1f       	adc	r27, r21

	date_month = date->month;
	date_year = date->year;

	// Add number of seconds elapsed in current month
	timestamp += (date->date * SECS_PER_DAY) + (date->hour * SECS_PER_HOUR) +
    9334:	29 81       	ldd	r18, Y+1	; 0x01
    9336:	3a 81       	ldd	r19, Y+2	; 0x02
    9338:	4b 81       	ldd	r20, Y+3	; 0x03
    933a:	5c 81       	ldd	r21, Y+4	; 0x04
    933c:	82 0f       	add	r24, r18
    933e:	93 1f       	adc	r25, r19
    9340:	a4 1f       	adc	r26, r20
    9342:	b5 1f       	adc	r27, r21
    9344:	89 83       	std	Y+1, r24	; 0x01
    9346:	9a 83       	std	Y+2, r25	; 0x02
    9348:	ab 83       	std	Y+3, r26	; 0x03
    934a:	bc 83       	std	Y+4, r27	; 0x04
			(date->minute * SECS_PER_MINUTE) + date->second;

	while (date_month != 0) {
    934c:	34 c0       	rjmp	.+104    	; 0x93b6 <calendar_date_to_timestamp+0x160>
		date_month--;
    934e:	8d 81       	ldd	r24, Y+5	; 0x05
    9350:	81 50       	subi	r24, 0x01	; 1
    9352:	8d 83       	std	Y+5, r24	; 0x05
		// Add number of seconds in months of current year
		timestamp += month[calendar_leapyear(date_year)][date_month]
    9354:	8e 81       	ldd	r24, Y+6	; 0x06
    9356:	9f 81       	ldd	r25, Y+7	; 0x07
    9358:	68 dd       	rcall	.-1328   	; 0x8e2a <calendar_leapyear>
    935a:	28 2f       	mov	r18, r24
    935c:	30 e0       	ldi	r19, 0x00	; 0
    935e:	8d 81       	ldd	r24, Y+5	; 0x05
    9360:	48 2f       	mov	r20, r24
    9362:	50 e0       	ldi	r21, 0x00	; 0
    9364:	c9 01       	movw	r24, r18
    9366:	88 0f       	add	r24, r24
    9368:	99 1f       	adc	r25, r25
    936a:	82 0f       	add	r24, r18
    936c:	93 1f       	adc	r25, r19
    936e:	88 0f       	add	r24, r24
    9370:	99 1f       	adc	r25, r25
    9372:	88 0f       	add	r24, r24
    9374:	99 1f       	adc	r25, r25
    9376:	84 0f       	add	r24, r20
    9378:	95 1f       	adc	r25, r21
    937a:	8a 57       	subi	r24, 0x7A	; 122
    937c:	9d 4d       	sbci	r25, 0xDD	; 221
    937e:	fc 01       	movw	r30, r24
    9380:	80 81       	ld	r24, Z
				* SECS_PER_DAY;
    9382:	88 2f       	mov	r24, r24
    9384:	90 e0       	ldi	r25, 0x00	; 0
    9386:	a0 e0       	ldi	r26, 0x00	; 0
    9388:	b0 e0       	ldi	r27, 0x00	; 0
    938a:	9c 01       	movw	r18, r24
    938c:	ad 01       	movw	r20, r26
    938e:	60 e8       	ldi	r22, 0x80	; 128
    9390:	71 e5       	ldi	r23, 0x51	; 81
    9392:	81 e0       	ldi	r24, 0x01	; 1
    9394:	90 e0       	ldi	r25, 0x00	; 0
    9396:	0f 94 d0 2c 	call	0x259a0	; 0x259a0 <__mulsi3>
    939a:	9b 01       	movw	r18, r22
    939c:	ac 01       	movw	r20, r24
			(date->minute * SECS_PER_MINUTE) + date->second;

	while (date_month != 0) {
		date_month--;
		// Add number of seconds in months of current year
		timestamp += month[calendar_leapyear(date_year)][date_month]
    939e:	89 81       	ldd	r24, Y+1	; 0x01
    93a0:	9a 81       	ldd	r25, Y+2	; 0x02
    93a2:	ab 81       	ldd	r26, Y+3	; 0x03
    93a4:	bc 81       	ldd	r27, Y+4	; 0x04
    93a6:	82 0f       	add	r24, r18
    93a8:	93 1f       	adc	r25, r19
    93aa:	a4 1f       	adc	r26, r20
    93ac:	b5 1f       	adc	r27, r21
    93ae:	89 83       	std	Y+1, r24	; 0x01
    93b0:	9a 83       	std	Y+2, r25	; 0x02
    93b2:	ab 83       	std	Y+3, r26	; 0x03
    93b4:	bc 83       	std	Y+4, r27	; 0x04

	// Add number of seconds elapsed in current month
	timestamp += (date->date * SECS_PER_DAY) + (date->hour * SECS_PER_HOUR) +
			(date->minute * SECS_PER_MINUTE) + date->second;

	while (date_month != 0) {
    93b6:	8d 81       	ldd	r24, Y+5	; 0x05
    93b8:	88 23       	and	r24, r24
    93ba:	49 f6       	brne	.-110    	; 0x934e <calendar_date_to_timestamp+0xf8>
		date_month--;
		// Add number of seconds in months of current year
		timestamp += month[calendar_leapyear(date_year)][date_month]
				* SECS_PER_DAY;
	}
	while (date_year > EPOCH_YEAR) {
    93bc:	21 c0       	rjmp	.+66     	; 0x9400 <calendar_date_to_timestamp+0x1aa>
		date_year--;
    93be:	8e 81       	ldd	r24, Y+6	; 0x06
    93c0:	9f 81       	ldd	r25, Y+7	; 0x07
    93c2:	01 97       	sbiw	r24, 0x01	; 1
    93c4:	8e 83       	std	Y+6, r24	; 0x06
		// Add number of seconds in all years since epoch year
		timestamp += calendar_yearsize(date_year) * SECS_PER_DAY;
    93c6:	9f 83       	std	Y+7, r25	; 0x07
    93c8:	8e 81       	ldd	r24, Y+6	; 0x06
    93ca:	9f 81       	ldd	r25, Y+7	; 0x07
    93cc:	7b dd       	rcall	.-1290   	; 0x8ec4 <calendar_yearsize>
    93ce:	cc 01       	movw	r24, r24
    93d0:	a0 e0       	ldi	r26, 0x00	; 0
    93d2:	b0 e0       	ldi	r27, 0x00	; 0
    93d4:	9c 01       	movw	r18, r24
    93d6:	ad 01       	movw	r20, r26
    93d8:	60 e8       	ldi	r22, 0x80	; 128
    93da:	71 e5       	ldi	r23, 0x51	; 81
    93dc:	81 e0       	ldi	r24, 0x01	; 1
    93de:	90 e0       	ldi	r25, 0x00	; 0
    93e0:	0f 94 d0 2c 	call	0x259a0	; 0x259a0 <__mulsi3>
    93e4:	9b 01       	movw	r18, r22
    93e6:	ac 01       	movw	r20, r24
    93e8:	89 81       	ldd	r24, Y+1	; 0x01
    93ea:	9a 81       	ldd	r25, Y+2	; 0x02
    93ec:	ab 81       	ldd	r26, Y+3	; 0x03
    93ee:	bc 81       	ldd	r27, Y+4	; 0x04
    93f0:	82 0f       	add	r24, r18
    93f2:	93 1f       	adc	r25, r19
    93f4:	a4 1f       	adc	r26, r20
    93f6:	b5 1f       	adc	r27, r21
    93f8:	89 83       	std	Y+1, r24	; 0x01
    93fa:	9a 83       	std	Y+2, r25	; 0x02
    93fc:	ab 83       	std	Y+3, r26	; 0x03
		date_month--;
		// Add number of seconds in months of current year
		timestamp += month[calendar_leapyear(date_year)][date_month]
				* SECS_PER_DAY;
	}
	while (date_year > EPOCH_YEAR) {
    93fe:	bc 83       	std	Y+4, r27	; 0x04
    9400:	8e 81       	ldd	r24, Y+6	; 0x06
    9402:	9f 81       	ldd	r25, Y+7	; 0x07
    9404:	83 3b       	cpi	r24, 0xB3	; 179
    9406:	97 40       	sbci	r25, 0x07	; 7
		date_year--;
		// Add number of seconds in all years since epoch year
		timestamp += calendar_yearsize(date_year) * SECS_PER_DAY;
	}

	return timestamp;
    9408:	d0 f6       	brcc	.-76     	; 0x93be <calendar_date_to_timestamp+0x168>
    940a:	89 81       	ldd	r24, Y+1	; 0x01
    940c:	9a 81       	ldd	r25, Y+2	; 0x02
    940e:	ab 81       	ldd	r26, Y+3	; 0x03
}
    9410:	bc 81       	ldd	r27, Y+4	; 0x04
    9412:	bc 01       	movw	r22, r24
    9414:	cd 01       	movw	r24, r26
    9416:	29 96       	adiw	r28, 0x09	; 9
    9418:	cd bf       	out	0x3d, r28	; 61
    941a:	de bf       	out	0x3e, r29	; 62
    941c:	df 91       	pop	r29
    941e:	cf 91       	pop	r28
    9420:	1f 91       	pop	r17
    9422:	0f 91       	pop	r16
    9424:	ff 90       	pop	r15
    9426:	ef 90       	pop	r14
    9428:	08 95       	ret

0000942a <fifo_init>:
 */

#include "fifo.h"

int fifo_init(fifo_desc_t *fifo_desc, void *buffer, uint8_t size)
{
    942a:	cf 93       	push	r28
    942c:	df 93       	push	r29
    942e:	cd b7       	in	r28, 0x3d	; 61
    9430:	de b7       	in	r29, 0x3e	; 62
    9432:	25 97       	sbiw	r28, 0x05	; 5
    9434:	cd bf       	out	0x3d, r28	; 61
    9436:	de bf       	out	0x3e, r29	; 62
    9438:	89 83       	std	Y+1, r24	; 0x01
    943a:	9a 83       	std	Y+2, r25	; 0x02
    943c:	6b 83       	std	Y+3, r22	; 0x03
    943e:	7c 83       	std	Y+4, r23	; 0x04
    9440:	4d 83       	std	Y+5, r20	; 0x05
	// ... and must fit in a uint8_t. Since the read and write indexes are using a
	// double-index range implementation, the max FIFO size is thus 128 items.
	Assert (size <= 128);

	// Fifo starts empty.
	fifo_desc->read_index  = 0;
    9442:	89 81       	ldd	r24, Y+1	; 0x01
    9444:	9a 81       	ldd	r25, Y+2	; 0x02
    9446:	fc 01       	movw	r30, r24
    9448:	12 82       	std	Z+2, r1	; 0x02
	fifo_desc->write_index = 0;
    944a:	89 81       	ldd	r24, Y+1	; 0x01
    944c:	9a 81       	ldd	r25, Y+2	; 0x02
    944e:	fc 01       	movw	r30, r24
    9450:	13 82       	std	Z+3, r1	; 0x03

	// Save the size parameter.
	fifo_desc->size = size;
    9452:	89 81       	ldd	r24, Y+1	; 0x01
    9454:	9a 81       	ldd	r25, Y+2	; 0x02
    9456:	2d 81       	ldd	r18, Y+5	; 0x05
    9458:	fc 01       	movw	r30, r24
    945a:	24 83       	std	Z+4, r18	; 0x04

	// Create a mask to speed up the FIFO management (index swapping).
	fifo_desc->mask = (2 * (uint16_t)size) - 1;
    945c:	8d 81       	ldd	r24, Y+5	; 0x05
    945e:	88 0f       	add	r24, r24
    9460:	2f ef       	ldi	r18, 0xFF	; 255
    9462:	28 0f       	add	r18, r24
    9464:	89 81       	ldd	r24, Y+1	; 0x01
    9466:	9a 81       	ldd	r25, Y+2	; 0x02
    9468:	fc 01       	movw	r30, r24
    946a:	25 83       	std	Z+5, r18	; 0x05

	// Save the buffer pointer.
	fifo_desc->buffer.u8ptr = buffer;
    946c:	89 81       	ldd	r24, Y+1	; 0x01
    946e:	9a 81       	ldd	r25, Y+2	; 0x02
    9470:	2b 81       	ldd	r18, Y+3	; 0x03
    9472:	3c 81       	ldd	r19, Y+4	; 0x04
    9474:	fc 01       	movw	r30, r24
    9476:	20 83       	st	Z, r18
    9478:	31 83       	std	Z+1, r19	; 0x01

	return FIFO_OK;
    947a:	80 e0       	ldi	r24, 0x00	; 0
    947c:	90 e0       	ldi	r25, 0x00	; 0
}
    947e:	25 96       	adiw	r28, 0x05	; 5
    9480:	cd bf       	out	0x3d, r28	; 61
    9482:	de bf       	out	0x3e, r29	; 62
    9484:	df 91       	pop	r29
    9486:	cf 91       	pop	r28
    9488:	08 95       	ret

0000948a <cpu_irq_save>:
#endif

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
    948a:	cf 93       	push	r28
    948c:	df 93       	push	r29
    948e:	1f 92       	push	r1
    9490:	cd b7       	in	r28, 0x3d	; 61
    9492:	de b7       	in	r29, 0x3e	; 62
	volatile irqflags_t flags = SREG;
    9494:	8f e3       	ldi	r24, 0x3F	; 63
    9496:	90 e0       	ldi	r25, 0x00	; 0
    9498:	fc 01       	movw	r30, r24
    949a:	80 81       	ld	r24, Z
    949c:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    949e:	f8 94       	cli
	return flags;
    94a0:	89 81       	ldd	r24, Y+1	; 0x01
}
    94a2:	0f 90       	pop	r0
    94a4:	df 91       	pop	r29
    94a6:	cf 91       	pop	r28
    94a8:	08 95       	ret

000094aa <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
    94aa:	cf 93       	push	r28
    94ac:	df 93       	push	r29
    94ae:	1f 92       	push	r1
    94b0:	cd b7       	in	r28, 0x3d	; 61
    94b2:	de b7       	in	r29, 0x3e	; 62
    94b4:	89 83       	std	Y+1, r24	; 0x01
	barrier();
	SREG = flags;
    94b6:	8f e3       	ldi	r24, 0x3F	; 63
    94b8:	90 e0       	ldi	r25, 0x00	; 0
    94ba:	29 81       	ldd	r18, Y+1	; 0x01
    94bc:	fc 01       	movw	r30, r24
    94be:	20 83       	st	Z, r18
}
    94c0:	00 00       	nop
    94c2:	0f 90       	pop	r0
    94c4:	df 91       	pop	r29
    94c6:	cf 91       	pop	r28
    94c8:	08 95       	ret

000094ca <sleepmgr_lock_mode>:
 * not put the device to sleep in the deeper sleep modes.
 *
 * \param mode Sleep mode to lock.
 */
static inline void sleepmgr_lock_mode(enum sleepmgr_mode mode)
{
    94ca:	cf 93       	push	r28
    94cc:	df 93       	push	r29
    94ce:	1f 92       	push	r1
    94d0:	1f 92       	push	r1
    94d2:	cd b7       	in	r28, 0x3d	; 61
    94d4:	de b7       	in	r29, 0x3e	; 62
    94d6:	8a 83       	std	Y+2, r24	; 0x02
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] >= 0xff) {
    94d8:	8a 81       	ldd	r24, Y+2	; 0x02
    94da:	88 2f       	mov	r24, r24
    94dc:	90 e0       	ldi	r25, 0x00	; 0
    94de:	85 55       	subi	r24, 0x55	; 85
    94e0:	9d 4c       	sbci	r25, 0xCD	; 205
    94e2:	fc 01       	movw	r30, r24
    94e4:	80 81       	ld	r24, Z
    94e6:	8f 3f       	cpi	r24, 0xFF	; 255
    94e8:	09 f4       	brne	.+2      	; 0x94ec <sleepmgr_lock_mode+0x22>
			// Check APP or change the data type to uint16_t.
		}
	}

	// Enter a critical section
	flags = cpu_irq_save();
    94ea:	ff cf       	rjmp	.-2      	; 0x94ea <sleepmgr_lock_mode+0x20>
    94ec:	ce df       	rcall	.-100    	; 0x948a <cpu_irq_save>

	++sleepmgr_locks[mode];
    94ee:	89 83       	std	Y+1, r24	; 0x01
    94f0:	8a 81       	ldd	r24, Y+2	; 0x02
    94f2:	88 2f       	mov	r24, r24
    94f4:	90 e0       	ldi	r25, 0x00	; 0
    94f6:	9c 01       	movw	r18, r24
    94f8:	25 55       	subi	r18, 0x55	; 85
    94fa:	3d 4c       	sbci	r19, 0xCD	; 205
    94fc:	f9 01       	movw	r30, r18
    94fe:	20 81       	ld	r18, Z
    9500:	2f 5f       	subi	r18, 0xFF	; 255
    9502:	85 55       	subi	r24, 0x55	; 85
    9504:	9d 4c       	sbci	r25, 0xCD	; 205

	// Leave the critical section
	cpu_irq_restore(flags);
    9506:	fc 01       	movw	r30, r24
    9508:	20 83       	st	Z, r18
#else
	UNUSED(mode);
#endif /* CONFIG_SLEEPMGR_ENABLE */
}
    950a:	89 81       	ldd	r24, Y+1	; 0x01
    950c:	ce df       	rcall	.-100    	; 0x94aa <cpu_irq_restore>
    950e:	00 00       	nop
    9510:	0f 90       	pop	r0
    9512:	0f 90       	pop	r0
    9514:	df 91       	pop	r29
    9516:	cf 91       	pop	r28
    9518:	08 95       	ret

0000951a <sleepmgr_unlock_mode>:
 * manager can put the device to sleep in the deeper sleep modes.
 *
 * \param mode Sleep mode to unlock.
 */
static inline void sleepmgr_unlock_mode(enum sleepmgr_mode mode)
{
    951a:	cf 93       	push	r28
    951c:	df 93       	push	r29
    951e:	1f 92       	push	r1
    9520:	1f 92       	push	r1
    9522:	cd b7       	in	r28, 0x3d	; 61
    9524:	de b7       	in	r29, 0x3e	; 62
    9526:	8a 83       	std	Y+2, r24	; 0x02
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] == 0) {
    9528:	8a 81       	ldd	r24, Y+2	; 0x02
    952a:	88 2f       	mov	r24, r24
    952c:	90 e0       	ldi	r25, 0x00	; 0
    952e:	85 55       	subi	r24, 0x55	; 85
    9530:	9d 4c       	sbci	r25, 0xCD	; 205
    9532:	fc 01       	movw	r30, r24
    9534:	80 81       	ld	r24, Z
    9536:	88 23       	and	r24, r24
    9538:	09 f4       	brne	.+2      	; 0x953c <sleepmgr_unlock_mode+0x22>
			// Check APP.
		}
	}

	// Enter a critical section
	flags = cpu_irq_save();
    953a:	ff cf       	rjmp	.-2      	; 0x953a <sleepmgr_unlock_mode+0x20>
    953c:	a6 df       	rcall	.-180    	; 0x948a <cpu_irq_save>

	--sleepmgr_locks[mode];
    953e:	89 83       	std	Y+1, r24	; 0x01
    9540:	8a 81       	ldd	r24, Y+2	; 0x02
    9542:	88 2f       	mov	r24, r24
    9544:	90 e0       	ldi	r25, 0x00	; 0
    9546:	9c 01       	movw	r18, r24
    9548:	25 55       	subi	r18, 0x55	; 85
    954a:	3d 4c       	sbci	r19, 0xCD	; 205
    954c:	f9 01       	movw	r30, r18
    954e:	20 81       	ld	r18, Z
    9550:	21 50       	subi	r18, 0x01	; 1
    9552:	85 55       	subi	r24, 0x55	; 85
    9554:	9d 4c       	sbci	r25, 0xCD	; 205

	// Leave the critical section
	cpu_irq_restore(flags);
    9556:	fc 01       	movw	r30, r24
    9558:	20 83       	st	Z, r18
#else
	UNUSED(mode);
#endif /* CONFIG_SLEEPMGR_ENABLE */
}
    955a:	89 81       	ldd	r24, Y+1	; 0x01
    955c:	a6 df       	rcall	.-180    	; 0x94aa <cpu_irq_restore>
    955e:	00 00       	nop
    9560:	0f 90       	pop	r0
    9562:	0f 90       	pop	r0
    9564:	df 91       	pop	r29
    9566:	cf 91       	pop	r28
    9568:	08 95       	ret

0000956a <dma_get_channel_status>:
 *
 * \return Channel status given by a \ref dma_channel_status
 */
static inline enum dma_channel_status dma_get_channel_status(
		dma_channel_num_t num)
{
    956a:	cf 93       	push	r28
    956c:	df 93       	push	r29
    956e:	00 d0       	rcall	.+0      	; 0x9570 <dma_get_channel_status+0x6>
    9570:	cd b7       	in	r28, 0x3d	; 61
    9572:	de b7       	in	r29, 0x3e	; 62
    9574:	8b 83       	std	Y+3, r24	; 0x03
	uint8_t busy_pending    = DMA.STATUS;
    9576:	80 e0       	ldi	r24, 0x00	; 0
    9578:	91 e0       	ldi	r25, 0x01	; 1
    957a:	fc 01       	movw	r30, r24
    957c:	84 81       	ldd	r24, Z+4	; 0x04
    957e:	89 83       	std	Y+1, r24	; 0x01
	uint8_t error_completed = DMA.INTFLAGS;
    9580:	80 e0       	ldi	r24, 0x00	; 0
    9582:	91 e0       	ldi	r25, 0x01	; 1
    9584:	fc 01       	movw	r30, r24
    9586:	83 81       	ldd	r24, Z+3	; 0x03
    9588:	8a 83       	std	Y+2, r24	; 0x02

	/*
	 * Check lower and upper nibble of INTFLAGS register to find possible
	 * error or transfer completed status.
	 */
	error_completed &= (1 << num) | (1 << (num + 4));
    958a:	8b 81       	ldd	r24, Y+3	; 0x03
    958c:	28 2f       	mov	r18, r24
    958e:	30 e0       	ldi	r19, 0x00	; 0
    9590:	81 e0       	ldi	r24, 0x01	; 1
    9592:	90 e0       	ldi	r25, 0x00	; 0
    9594:	02 c0       	rjmp	.+4      	; 0x959a <dma_get_channel_status+0x30>
    9596:	88 0f       	add	r24, r24
    9598:	99 1f       	adc	r25, r25
    959a:	2a 95       	dec	r18
    959c:	e2 f7       	brpl	.-8      	; 0x9596 <dma_get_channel_status+0x2c>
    959e:	48 2f       	mov	r20, r24
    95a0:	8b 81       	ldd	r24, Y+3	; 0x03
    95a2:	88 2f       	mov	r24, r24
    95a4:	90 e0       	ldi	r25, 0x00	; 0
    95a6:	9c 01       	movw	r18, r24
    95a8:	2c 5f       	subi	r18, 0xFC	; 252
    95aa:	3f 4f       	sbci	r19, 0xFF	; 255
    95ac:	81 e0       	ldi	r24, 0x01	; 1
    95ae:	90 e0       	ldi	r25, 0x00	; 0
    95b0:	02 c0       	rjmp	.+4      	; 0x95b6 <dma_get_channel_status+0x4c>
    95b2:	88 0f       	add	r24, r24
    95b4:	99 1f       	adc	r25, r25
    95b6:	2a 95       	dec	r18
    95b8:	e2 f7       	brpl	.-8      	; 0x95b2 <dma_get_channel_status+0x48>
    95ba:	94 2f       	mov	r25, r20
    95bc:	98 2b       	or	r25, r24
    95be:	8a 81       	ldd	r24, Y+2	; 0x02
    95c0:	89 23       	and	r24, r25
    95c2:	8a 83       	std	Y+2, r24	; 0x02
	if (error_completed & (1 << (num + 4))) {
    95c4:	8a 81       	ldd	r24, Y+2	; 0x02
    95c6:	88 2f       	mov	r24, r24
    95c8:	90 e0       	ldi	r25, 0x00	; 0
    95ca:	2b 81       	ldd	r18, Y+3	; 0x03
    95cc:	22 2f       	mov	r18, r18
    95ce:	30 e0       	ldi	r19, 0x00	; 0
    95d0:	2c 5f       	subi	r18, 0xFC	; 252
    95d2:	3f 4f       	sbci	r19, 0xFF	; 255
    95d4:	02 c0       	rjmp	.+4      	; 0x95da <dma_get_channel_status+0x70>
    95d6:	95 95       	asr	r25
    95d8:	87 95       	ror	r24
    95da:	2a 95       	dec	r18
    95dc:	e2 f7       	brpl	.-8      	; 0x95d6 <dma_get_channel_status+0x6c>
    95de:	81 70       	andi	r24, 0x01	; 1
    95e0:	99 27       	eor	r25, r25
    95e2:	89 2b       	or	r24, r25
    95e4:	11 f0       	breq	.+4      	; 0x95ea <dma_get_channel_status+0x80>
		return DMA_CH_TRANSFER_ERROR;
    95e6:	84 e0       	ldi	r24, 0x04	; 4
    95e8:	53 c0       	rjmp	.+166    	; 0x9690 <dma_get_channel_status+0x126>
	} else if (error_completed & (1 << num)) {
    95ea:	8a 81       	ldd	r24, Y+2	; 0x02
    95ec:	88 2f       	mov	r24, r24
    95ee:	90 e0       	ldi	r25, 0x00	; 0
    95f0:	2b 81       	ldd	r18, Y+3	; 0x03
    95f2:	22 2f       	mov	r18, r18
    95f4:	30 e0       	ldi	r19, 0x00	; 0
    95f6:	02 c0       	rjmp	.+4      	; 0x95fc <dma_get_channel_status+0x92>
    95f8:	95 95       	asr	r25
    95fa:	87 95       	ror	r24
    95fc:	2a 95       	dec	r18
    95fe:	e2 f7       	brpl	.-8      	; 0x95f8 <dma_get_channel_status+0x8e>
    9600:	81 70       	andi	r24, 0x01	; 1
    9602:	99 27       	eor	r25, r25
    9604:	89 2b       	or	r24, r25
    9606:	11 f0       	breq	.+4      	; 0x960c <dma_get_channel_status+0xa2>
		return DMA_CH_TRANSFER_COMPLETED;
    9608:	83 e0       	ldi	r24, 0x03	; 3
    960a:	42 c0       	rjmp	.+132    	; 0x9690 <dma_get_channel_status+0x126>

	/*
	 * Check lower and upper nibble of STATUS register to find possible
	 * busy or pending completed status.
	 */
	busy_pending &= (1 << num) | (1 << (num + 4));
    960c:	8b 81       	ldd	r24, Y+3	; 0x03
    960e:	28 2f       	mov	r18, r24
    9610:	30 e0       	ldi	r19, 0x00	; 0
    9612:	81 e0       	ldi	r24, 0x01	; 1
    9614:	90 e0       	ldi	r25, 0x00	; 0
    9616:	02 c0       	rjmp	.+4      	; 0x961c <dma_get_channel_status+0xb2>
    9618:	88 0f       	add	r24, r24
    961a:	99 1f       	adc	r25, r25
    961c:	2a 95       	dec	r18
    961e:	e2 f7       	brpl	.-8      	; 0x9618 <dma_get_channel_status+0xae>
    9620:	48 2f       	mov	r20, r24
    9622:	8b 81       	ldd	r24, Y+3	; 0x03
    9624:	88 2f       	mov	r24, r24
    9626:	90 e0       	ldi	r25, 0x00	; 0
    9628:	9c 01       	movw	r18, r24
    962a:	2c 5f       	subi	r18, 0xFC	; 252
    962c:	3f 4f       	sbci	r19, 0xFF	; 255
    962e:	81 e0       	ldi	r24, 0x01	; 1
    9630:	90 e0       	ldi	r25, 0x00	; 0
    9632:	02 c0       	rjmp	.+4      	; 0x9638 <dma_get_channel_status+0xce>
    9634:	88 0f       	add	r24, r24
    9636:	99 1f       	adc	r25, r25
    9638:	2a 95       	dec	r18
    963a:	e2 f7       	brpl	.-8      	; 0x9634 <dma_get_channel_status+0xca>
    963c:	94 2f       	mov	r25, r20
    963e:	98 2b       	or	r25, r24
    9640:	89 81       	ldd	r24, Y+1	; 0x01
    9642:	89 23       	and	r24, r25
    9644:	89 83       	std	Y+1, r24	; 0x01
	if (busy_pending & (1 << (num + 4))) {
    9646:	89 81       	ldd	r24, Y+1	; 0x01
    9648:	88 2f       	mov	r24, r24
    964a:	90 e0       	ldi	r25, 0x00	; 0
    964c:	2b 81       	ldd	r18, Y+3	; 0x03
    964e:	22 2f       	mov	r18, r18
    9650:	30 e0       	ldi	r19, 0x00	; 0
    9652:	2c 5f       	subi	r18, 0xFC	; 252
    9654:	3f 4f       	sbci	r19, 0xFF	; 255
    9656:	02 c0       	rjmp	.+4      	; 0x965c <dma_get_channel_status+0xf2>
    9658:	95 95       	asr	r25
    965a:	87 95       	ror	r24
    965c:	2a 95       	dec	r18
    965e:	e2 f7       	brpl	.-8      	; 0x9658 <dma_get_channel_status+0xee>
    9660:	81 70       	andi	r24, 0x01	; 1
    9662:	99 27       	eor	r25, r25
    9664:	89 2b       	or	r24, r25
    9666:	11 f0       	breq	.+4      	; 0x966c <dma_get_channel_status+0x102>
		return DMA_CH_BUSY;
    9668:	82 e0       	ldi	r24, 0x02	; 2
    966a:	12 c0       	rjmp	.+36     	; 0x9690 <dma_get_channel_status+0x126>
	} else if (busy_pending & (1 << num)) {
    966c:	89 81       	ldd	r24, Y+1	; 0x01
    966e:	88 2f       	mov	r24, r24
    9670:	90 e0       	ldi	r25, 0x00	; 0
    9672:	2b 81       	ldd	r18, Y+3	; 0x03
    9674:	22 2f       	mov	r18, r18
    9676:	30 e0       	ldi	r19, 0x00	; 0
    9678:	02 c0       	rjmp	.+4      	; 0x967e <dma_get_channel_status+0x114>
    967a:	95 95       	asr	r25
    967c:	87 95       	ror	r24
    967e:	2a 95       	dec	r18
    9680:	e2 f7       	brpl	.-8      	; 0x967a <dma_get_channel_status+0x110>
    9682:	81 70       	andi	r24, 0x01	; 1
    9684:	99 27       	eor	r25, r25
    9686:	89 2b       	or	r24, r25
    9688:	11 f0       	breq	.+4      	; 0x968e <dma_get_channel_status+0x124>
		return DMA_CH_PENDING;
    968a:	81 e0       	ldi	r24, 0x01	; 1
    968c:	01 c0       	rjmp	.+2      	; 0x9690 <dma_get_channel_status+0x126>
	}

	return DMA_CH_FREE;
    968e:	80 e0       	ldi	r24, 0x00	; 0
}
    9690:	23 96       	adiw	r28, 0x03	; 3
    9692:	cd bf       	out	0x3d, r28	; 61
    9694:	de bf       	out	0x3e, r29	; 62
    9696:	df 91       	pop	r29
    9698:	cf 91       	pop	r28
    969a:	08 95       	ret

0000969c <dma_enable>:
 *
 * \note This function will do a soft reset of the DMA controller, clearing all
 * previous configuration.
 */
void dma_enable(void)
{
    969c:	cf 93       	push	r28
    969e:	df 93       	push	r29
    96a0:	cd b7       	in	r28, 0x3d	; 61
    96a2:	de b7       	in	r29, 0x3e	; 62
	sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_DMA);
    96a4:	61 e0       	ldi	r22, 0x01	; 1
    96a6:	80 e0       	ldi	r24, 0x00	; 0
    96a8:	0f 94 ff 0f 	call	0x21ffe	; 0x21ffe <sysclk_enable_module>
	sleepmgr_lock_mode(SLEEPMGR_IDLE);
    96ac:	81 e0       	ldi	r24, 0x01	; 1
    96ae:	0d df       	rcall	.-486    	; 0x94ca <sleepmgr_lock_mode>

	/* Reset DMA controller just to make sure everything is from scratch */
	DMA.CTRL = DMA_RESET_bm;
    96b0:	80 e0       	ldi	r24, 0x00	; 0
    96b2:	91 e0       	ldi	r25, 0x01	; 1
    96b4:	20 e4       	ldi	r18, 0x40	; 64
    96b6:	fc 01       	movw	r30, r24
    96b8:	20 83       	st	Z, r18
	DMA.CTRL = DMA_ENABLE_bm;
    96ba:	80 e0       	ldi	r24, 0x00	; 0
    96bc:	91 e0       	ldi	r25, 0x01	; 1
    96be:	20 e8       	ldi	r18, 0x80	; 128
    96c0:	fc 01       	movw	r30, r24
    96c2:	20 83       	st	Z, r18
}
    96c4:	00 00       	nop
    96c6:	df 91       	pop	r29
    96c8:	cf 91       	pop	r28
    96ca:	08 95       	ret

000096cc <dma_disable>:

/**
 * \brief Disable DMA controller
 */
void dma_disable(void)
{
    96cc:	cf 93       	push	r28
    96ce:	df 93       	push	r29
    96d0:	cd b7       	in	r28, 0x3d	; 61
    96d2:	de b7       	in	r29, 0x3e	; 62
	DMA.CTRL = 0;
    96d4:	80 e0       	ldi	r24, 0x00	; 0
    96d6:	91 e0       	ldi	r25, 0x01	; 1
    96d8:	fc 01       	movw	r30, r24
    96da:	10 82       	st	Z, r1
	sysclk_disable_module(SYSCLK_PORT_GEN, SYSCLK_DMA);
    96dc:	61 e0       	ldi	r22, 0x01	; 1
    96de:	80 e0       	ldi	r24, 0x00	; 0
    96e0:	0f 94 23 10 	call	0x22046	; 0x22046 <sysclk_disable_module>
	sleepmgr_unlock_mode(SLEEPMGR_IDLE);
    96e4:	81 e0       	ldi	r24, 0x01	; 1
    96e6:	19 df       	rcall	.-462    	; 0x951a <sleepmgr_unlock_mode>
}
    96e8:	00 00       	nop
    96ea:	df 91       	pop	r29
    96ec:	cf 91       	pop	r28
    96ee:	08 95       	ret

000096f0 <dma_set_callback>:
 *
 * \param num \ref dma_channel_num_t
 * \param callback \ref dma_callback_t
 */
void dma_set_callback(dma_channel_num_t num, dma_callback_t callback)
{
    96f0:	cf 93       	push	r28
    96f2:	df 93       	push	r29
    96f4:	00 d0       	rcall	.+0      	; 0x96f6 <dma_set_callback+0x6>
    96f6:	cd b7       	in	r28, 0x3d	; 61
    96f8:	de b7       	in	r29, 0x3e	; 62
    96fa:	89 83       	std	Y+1, r24	; 0x01
    96fc:	6a 83       	std	Y+2, r22	; 0x02
    96fe:	7b 83       	std	Y+3, r23	; 0x03
	dma_data[num].callback = callback;
    9700:	89 81       	ldd	r24, Y+1	; 0x01
    9702:	88 2f       	mov	r24, r24
    9704:	90 e0       	ldi	r25, 0x00	; 0
    9706:	88 0f       	add	r24, r24
    9708:	99 1f       	adc	r25, r25
    970a:	89 57       	subi	r24, 0x79	; 121
    970c:	9d 4c       	sbci	r25, 0xCD	; 205
    970e:	2a 81       	ldd	r18, Y+2	; 0x02
    9710:	3b 81       	ldd	r19, Y+3	; 0x03
    9712:	fc 01       	movw	r30, r24
    9714:	20 83       	st	Z, r18
    9716:	31 83       	std	Z+1, r19	; 0x01
}
    9718:	00 00       	nop
    971a:	23 96       	adiw	r28, 0x03	; 3
    971c:	cd bf       	out	0x3d, r28	; 61
    971e:	de bf       	out	0x3e, r29	; 62
    9720:	df 91       	pop	r29
    9722:	cf 91       	pop	r28
    9724:	08 95       	ret

00009726 <dma_interrupt>:
 * dma_set_callback() function.
 *
 * \param num DMA channel number to handle interrupt for
 */
static void dma_interrupt(const dma_channel_num_t num)
{
    9726:	cf 93       	push	r28
    9728:	df 93       	push	r29
    972a:	00 d0       	rcall	.+0      	; 0x972c <dma_interrupt+0x6>
    972c:	1f 92       	push	r1
    972e:	cd b7       	in	r28, 0x3d	; 61
    9730:	de b7       	in	r29, 0x3e	; 62
    9732:	8c 83       	std	Y+4, r24	; 0x04
	enum dma_channel_status status;
	DMA_CH_t *channel;

	channel = dma_get_channel_address_from_num(num);
    9734:	8c 81       	ldd	r24, Y+4	; 0x04
    9736:	88 2f       	mov	r24, r24
    9738:	90 e0       	ldi	r25, 0x00	; 0
    973a:	41 96       	adiw	r24, 0x11	; 17
    973c:	82 95       	swap	r24
    973e:	92 95       	swap	r25
    9740:	90 7f       	andi	r25, 0xF0	; 240
    9742:	98 27       	eor	r25, r24
    9744:	80 7f       	andi	r24, 0xF0	; 240
    9746:	98 27       	eor	r25, r24
    9748:	89 83       	std	Y+1, r24	; 0x01
    974a:	9a 83       	std	Y+2, r25	; 0x02
	status  = dma_get_channel_status(num);
    974c:	8c 81       	ldd	r24, Y+4	; 0x04
    974e:	0d df       	rcall	.-486    	; 0x956a <dma_get_channel_status>
    9750:	8b 83       	std	Y+3, r24	; 0x03

	/* Clear all interrupt flags to be sure */
	channel->CTRLB |= DMA_CH_TRNIF_bm | DMA_CH_ERRIF_bm;
    9752:	89 81       	ldd	r24, Y+1	; 0x01
    9754:	9a 81       	ldd	r25, Y+2	; 0x02
    9756:	fc 01       	movw	r30, r24
    9758:	81 81       	ldd	r24, Z+1	; 0x01
    975a:	28 2f       	mov	r18, r24
    975c:	20 63       	ori	r18, 0x30	; 48
    975e:	89 81       	ldd	r24, Y+1	; 0x01
    9760:	9a 81       	ldd	r25, Y+2	; 0x02
    9762:	fc 01       	movw	r30, r24
    9764:	21 83       	std	Z+1, r18	; 0x01

	if (dma_data[num].callback) {
    9766:	8c 81       	ldd	r24, Y+4	; 0x04
    9768:	88 2f       	mov	r24, r24
    976a:	90 e0       	ldi	r25, 0x00	; 0
    976c:	88 0f       	add	r24, r24
    976e:	99 1f       	adc	r25, r25
    9770:	89 57       	subi	r24, 0x79	; 121
    9772:	9d 4c       	sbci	r25, 0xCD	; 205
    9774:	fc 01       	movw	r30, r24
    9776:	80 81       	ld	r24, Z
    9778:	91 81       	ldd	r25, Z+1	; 0x01
    977a:	89 2b       	or	r24, r25
    977c:	69 f0       	breq	.+26     	; 0x9798 <dma_interrupt+0x72>
		dma_data[num].callback(status);
    977e:	8c 81       	ldd	r24, Y+4	; 0x04
    9780:	88 2f       	mov	r24, r24
    9782:	90 e0       	ldi	r25, 0x00	; 0
    9784:	88 0f       	add	r24, r24
    9786:	99 1f       	adc	r25, r25
    9788:	89 57       	subi	r24, 0x79	; 121
    978a:	9d 4c       	sbci	r25, 0xCD	; 205
    978c:	fc 01       	movw	r30, r24
    978e:	20 81       	ld	r18, Z
    9790:	31 81       	ldd	r19, Z+1	; 0x01
    9792:	8b 81       	ldd	r24, Y+3	; 0x03
    9794:	f9 01       	movw	r30, r18
    9796:	19 95       	eicall
	}
}
    9798:	00 00       	nop
    979a:	24 96       	adiw	r28, 0x04	; 4
    979c:	cd bf       	out	0x3d, r28	; 61
    979e:	de bf       	out	0x3e, r29	; 62
    97a0:	df 91       	pop	r29
    97a2:	cf 91       	pop	r28
    97a4:	08 95       	ret

000097a6 <__vector_6>:
/**
 * \internal
 * \brief DMA channel 0 interrupt handler
 */
ISR(DMA_CH0_vect)
{
    97a6:	1f 92       	push	r1
    97a8:	0f 92       	push	r0
    97aa:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    97ae:	0f 92       	push	r0
    97b0:	11 24       	eor	r1, r1
    97b2:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    97b6:	0f 92       	push	r0
    97b8:	2f 93       	push	r18
    97ba:	3f 93       	push	r19
    97bc:	4f 93       	push	r20
    97be:	5f 93       	push	r21
    97c0:	6f 93       	push	r22
    97c2:	7f 93       	push	r23
    97c4:	8f 93       	push	r24
    97c6:	9f 93       	push	r25
    97c8:	af 93       	push	r26
    97ca:	bf 93       	push	r27
    97cc:	ef 93       	push	r30
    97ce:	ff 93       	push	r31
    97d0:	cf 93       	push	r28
    97d2:	df 93       	push	r29
    97d4:	cd b7       	in	r28, 0x3d	; 61
    97d6:	de b7       	in	r29, 0x3e	; 62
	dma_interrupt(0);
    97d8:	80 e0       	ldi	r24, 0x00	; 0
    97da:	a5 df       	rcall	.-182    	; 0x9726 <dma_interrupt>
}
    97dc:	00 00       	nop
    97de:	df 91       	pop	r29
    97e0:	cf 91       	pop	r28
    97e2:	ff 91       	pop	r31
    97e4:	ef 91       	pop	r30
    97e6:	bf 91       	pop	r27
    97e8:	af 91       	pop	r26
    97ea:	9f 91       	pop	r25
    97ec:	8f 91       	pop	r24
    97ee:	7f 91       	pop	r23
    97f0:	6f 91       	pop	r22
    97f2:	5f 91       	pop	r21
    97f4:	4f 91       	pop	r20
    97f6:	3f 91       	pop	r19
    97f8:	2f 91       	pop	r18
    97fa:	0f 90       	pop	r0
    97fc:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    9800:	0f 90       	pop	r0
    9802:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    9806:	0f 90       	pop	r0
    9808:	1f 90       	pop	r1
    980a:	18 95       	reti

0000980c <__vector_7>:
/**
 * \internal
 * \brief DMA channel 1 interrupt handler
 */
ISR(DMA_CH1_vect)
{
    980c:	1f 92       	push	r1
    980e:	0f 92       	push	r0
    9810:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    9814:	0f 92       	push	r0
    9816:	11 24       	eor	r1, r1
    9818:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    981c:	0f 92       	push	r0
    981e:	2f 93       	push	r18
    9820:	3f 93       	push	r19
    9822:	4f 93       	push	r20
    9824:	5f 93       	push	r21
    9826:	6f 93       	push	r22
    9828:	7f 93       	push	r23
    982a:	8f 93       	push	r24
    982c:	9f 93       	push	r25
    982e:	af 93       	push	r26
    9830:	bf 93       	push	r27
    9832:	ef 93       	push	r30
    9834:	ff 93       	push	r31
    9836:	cf 93       	push	r28
    9838:	df 93       	push	r29
    983a:	cd b7       	in	r28, 0x3d	; 61
    983c:	de b7       	in	r29, 0x3e	; 62
	dma_interrupt(1);
    983e:	81 e0       	ldi	r24, 0x01	; 1
    9840:	72 df       	rcall	.-284    	; 0x9726 <dma_interrupt>
}
    9842:	00 00       	nop
    9844:	df 91       	pop	r29
    9846:	cf 91       	pop	r28
    9848:	ff 91       	pop	r31
    984a:	ef 91       	pop	r30
    984c:	bf 91       	pop	r27
    984e:	af 91       	pop	r26
    9850:	9f 91       	pop	r25
    9852:	8f 91       	pop	r24
    9854:	7f 91       	pop	r23
    9856:	6f 91       	pop	r22
    9858:	5f 91       	pop	r21
    985a:	4f 91       	pop	r20
    985c:	3f 91       	pop	r19
    985e:	2f 91       	pop	r18
    9860:	0f 90       	pop	r0
    9862:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    9866:	0f 90       	pop	r0
    9868:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    986c:	0f 90       	pop	r0
    986e:	1f 90       	pop	r1
    9870:	18 95       	reti

00009872 <__vector_8>:
/**
 * \internal
 * \brief DMA channel 2 interrupt handler
 */
ISR(DMA_CH2_vect)
{
    9872:	1f 92       	push	r1
    9874:	0f 92       	push	r0
    9876:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    987a:	0f 92       	push	r0
    987c:	11 24       	eor	r1, r1
    987e:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    9882:	0f 92       	push	r0
    9884:	2f 93       	push	r18
    9886:	3f 93       	push	r19
    9888:	4f 93       	push	r20
    988a:	5f 93       	push	r21
    988c:	6f 93       	push	r22
    988e:	7f 93       	push	r23
    9890:	8f 93       	push	r24
    9892:	9f 93       	push	r25
    9894:	af 93       	push	r26
    9896:	bf 93       	push	r27
    9898:	ef 93       	push	r30
    989a:	ff 93       	push	r31
    989c:	cf 93       	push	r28
    989e:	df 93       	push	r29
    98a0:	cd b7       	in	r28, 0x3d	; 61
    98a2:	de b7       	in	r29, 0x3e	; 62
	dma_interrupt(2);
    98a4:	82 e0       	ldi	r24, 0x02	; 2
    98a6:	3f df       	rcall	.-386    	; 0x9726 <dma_interrupt>
}
    98a8:	00 00       	nop
    98aa:	df 91       	pop	r29
    98ac:	cf 91       	pop	r28
    98ae:	ff 91       	pop	r31
    98b0:	ef 91       	pop	r30
    98b2:	bf 91       	pop	r27
    98b4:	af 91       	pop	r26
    98b6:	9f 91       	pop	r25
    98b8:	8f 91       	pop	r24
    98ba:	7f 91       	pop	r23
    98bc:	6f 91       	pop	r22
    98be:	5f 91       	pop	r21
    98c0:	4f 91       	pop	r20
    98c2:	3f 91       	pop	r19
    98c4:	2f 91       	pop	r18
    98c6:	0f 90       	pop	r0
    98c8:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    98cc:	0f 90       	pop	r0
    98ce:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    98d2:	0f 90       	pop	r0
    98d4:	1f 90       	pop	r1
    98d6:	18 95       	reti

000098d8 <__vector_9>:
/**
 * \internal
 * \brief DMA channel 3 interrupt handler
 */
ISR(DMA_CH3_vect)
{
    98d8:	1f 92       	push	r1
    98da:	0f 92       	push	r0
    98dc:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    98e0:	0f 92       	push	r0
    98e2:	11 24       	eor	r1, r1
    98e4:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    98e8:	0f 92       	push	r0
    98ea:	2f 93       	push	r18
    98ec:	3f 93       	push	r19
    98ee:	4f 93       	push	r20
    98f0:	5f 93       	push	r21
    98f2:	6f 93       	push	r22
    98f4:	7f 93       	push	r23
    98f6:	8f 93       	push	r24
    98f8:	9f 93       	push	r25
    98fa:	af 93       	push	r26
    98fc:	bf 93       	push	r27
    98fe:	ef 93       	push	r30
    9900:	ff 93       	push	r31
    9902:	cf 93       	push	r28
    9904:	df 93       	push	r29
    9906:	cd b7       	in	r28, 0x3d	; 61
    9908:	de b7       	in	r29, 0x3e	; 62
	dma_interrupt(3);
    990a:	83 e0       	ldi	r24, 0x03	; 3
    990c:	0c df       	rcall	.-488    	; 0x9726 <dma_interrupt>
}
    990e:	00 00       	nop
    9910:	df 91       	pop	r29
    9912:	cf 91       	pop	r28
    9914:	ff 91       	pop	r31
    9916:	ef 91       	pop	r30
    9918:	bf 91       	pop	r27
    991a:	af 91       	pop	r26
    991c:	9f 91       	pop	r25
    991e:	8f 91       	pop	r24
    9920:	7f 91       	pop	r23
    9922:	6f 91       	pop	r22
    9924:	5f 91       	pop	r21
    9926:	4f 91       	pop	r20
    9928:	3f 91       	pop	r19
    992a:	2f 91       	pop	r18
    992c:	0f 90       	pop	r0
    992e:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    9932:	0f 90       	pop	r0
    9934:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    9938:	0f 90       	pop	r0
    993a:	1f 90       	pop	r1
    993c:	18 95       	reti

0000993e <dma_channel_write_config>:
 * \param config Pointer to a DMA channel config, given by a
 *               \ref dma_channel_config
 */
void dma_channel_write_config(dma_channel_num_t num,
		struct dma_channel_config *config)
{
    993e:	cf 93       	push	r28
    9940:	df 93       	push	r29
    9942:	00 d0       	rcall	.+0      	; 0x9944 <dma_channel_write_config+0x6>
    9944:	00 d0       	rcall	.+0      	; 0x9946 <dma_channel_write_config+0x8>
    9946:	cd b7       	in	r28, 0x3d	; 61
    9948:	de b7       	in	r29, 0x3e	; 62
    994a:	8c 83       	std	Y+4, r24	; 0x04
    994c:	6d 83       	std	Y+5, r22	; 0x05
    994e:	7e 83       	std	Y+6, r23	; 0x06
	DMA_CH_t *channel = dma_get_channel_address_from_num(num);
    9950:	8c 81       	ldd	r24, Y+4	; 0x04
    9952:	88 2f       	mov	r24, r24
    9954:	90 e0       	ldi	r25, 0x00	; 0
    9956:	41 96       	adiw	r24, 0x11	; 17
    9958:	82 95       	swap	r24
    995a:	92 95       	swap	r25
    995c:	90 7f       	andi	r25, 0xF0	; 240
    995e:	98 27       	eor	r25, r24
    9960:	80 7f       	andi	r24, 0xF0	; 240
    9962:	98 27       	eor	r25, r24
    9964:	89 83       	std	Y+1, r24	; 0x01
	irqflags_t iflags = cpu_irq_save();
    9966:	9a 83       	std	Y+2, r25	; 0x02
    9968:	90 dd       	rcall	.-1248   	; 0x948a <cpu_irq_save>
#ifdef CONFIG_HAVE_HUGEMEM
	channel->DESTADDR0 = (uint32_t)config->destaddr;
	channel->DESTADDR1 = (uint32_t)config->destaddr >> 8;
	channel->DESTADDR2 = (uint32_t)config->destaddr >> 16;
#else
	channel->DESTADDR0 = (uint32_t)config->destaddr16;
    996a:	8b 83       	std	Y+3, r24	; 0x03
    996c:	8d 81       	ldd	r24, Y+5	; 0x05
    996e:	9e 81       	ldd	r25, Y+6	; 0x06
    9970:	fc 01       	movw	r30, r24
    9972:	81 85       	ldd	r24, Z+9	; 0x09
    9974:	92 85       	ldd	r25, Z+10	; 0x0a
    9976:	28 2f       	mov	r18, r24
    9978:	89 81       	ldd	r24, Y+1	; 0x01
    997a:	9a 81       	ldd	r25, Y+2	; 0x02
    997c:	fc 01       	movw	r30, r24
	channel->DESTADDR1 = (uint32_t)config->destaddr16 >> 8;
    997e:	24 87       	std	Z+12, r18	; 0x0c
    9980:	8d 81       	ldd	r24, Y+5	; 0x05
    9982:	9e 81       	ldd	r25, Y+6	; 0x06
    9984:	fc 01       	movw	r30, r24
    9986:	81 85       	ldd	r24, Z+9	; 0x09
    9988:	92 85       	ldd	r25, Z+10	; 0x0a
    998a:	89 2f       	mov	r24, r25
    998c:	99 27       	eor	r25, r25
    998e:	28 2f       	mov	r18, r24
    9990:	89 81       	ldd	r24, Y+1	; 0x01
    9992:	9a 81       	ldd	r25, Y+2	; 0x02
    9994:	fc 01       	movw	r30, r24
#  if XMEGA_A || XMEGA_AU
	channel->DESTADDR2 = 0;
    9996:	25 87       	std	Z+13, r18	; 0x0d
    9998:	89 81       	ldd	r24, Y+1	; 0x01
    999a:	9a 81       	ldd	r25, Y+2	; 0x02
    999c:	fc 01       	movw	r30, r24
#ifdef CONFIG_HAVE_HUGEMEM
	channel->SRCADDR0 = (uint32_t)config->srcaddr;
	channel->SRCADDR1 = (uint32_t)config->srcaddr >> 8;
	channel->SRCADDR2 = (uint32_t)config->srcaddr >> 16;
#else
	channel->SRCADDR0 = (uint32_t)config->srcaddr16;
    999e:	16 86       	std	Z+14, r1	; 0x0e
    99a0:	8d 81       	ldd	r24, Y+5	; 0x05
    99a2:	9e 81       	ldd	r25, Y+6	; 0x06
    99a4:	fc 01       	movw	r30, r24
    99a6:	87 81       	ldd	r24, Z+7	; 0x07
    99a8:	90 85       	ldd	r25, Z+8	; 0x08
    99aa:	28 2f       	mov	r18, r24
    99ac:	89 81       	ldd	r24, Y+1	; 0x01
    99ae:	9a 81       	ldd	r25, Y+2	; 0x02
    99b0:	fc 01       	movw	r30, r24
	channel->SRCADDR1 = (uint32_t)config->srcaddr16 >> 8;
    99b2:	20 87       	std	Z+8, r18	; 0x08
    99b4:	8d 81       	ldd	r24, Y+5	; 0x05
    99b6:	9e 81       	ldd	r25, Y+6	; 0x06
    99b8:	fc 01       	movw	r30, r24
    99ba:	87 81       	ldd	r24, Z+7	; 0x07
    99bc:	90 85       	ldd	r25, Z+8	; 0x08
    99be:	89 2f       	mov	r24, r25
    99c0:	99 27       	eor	r25, r25
    99c2:	28 2f       	mov	r18, r24
    99c4:	89 81       	ldd	r24, Y+1	; 0x01
    99c6:	9a 81       	ldd	r25, Y+2	; 0x02
    99c8:	fc 01       	movw	r30, r24
#  if XMEGA_A || XMEGA_AU
	channel->SRCADDR2 = 0;
    99ca:	21 87       	std	Z+9, r18	; 0x09
    99cc:	89 81       	ldd	r24, Y+1	; 0x01
    99ce:	9a 81       	ldd	r25, Y+2	; 0x02
    99d0:	fc 01       	movw	r30, r24
#  endif
#endif

	channel->ADDRCTRL = config->addrctrl;
    99d2:	12 86       	std	Z+10, r1	; 0x0a
    99d4:	8d 81       	ldd	r24, Y+5	; 0x05
    99d6:	9e 81       	ldd	r25, Y+6	; 0x06
    99d8:	fc 01       	movw	r30, r24
    99da:	22 81       	ldd	r18, Z+2	; 0x02
    99dc:	89 81       	ldd	r24, Y+1	; 0x01
    99de:	9a 81       	ldd	r25, Y+2	; 0x02
    99e0:	fc 01       	movw	r30, r24
	channel->TRIGSRC = config->trigsrc;
    99e2:	22 83       	std	Z+2, r18	; 0x02
    99e4:	8d 81       	ldd	r24, Y+5	; 0x05
    99e6:	9e 81       	ldd	r25, Y+6	; 0x06
    99e8:	fc 01       	movw	r30, r24
    99ea:	23 81       	ldd	r18, Z+3	; 0x03
    99ec:	89 81       	ldd	r24, Y+1	; 0x01
    99ee:	9a 81       	ldd	r25, Y+2	; 0x02
    99f0:	fc 01       	movw	r30, r24
	channel->TRFCNT = config->trfcnt;
    99f2:	23 83       	std	Z+3, r18	; 0x03
    99f4:	8d 81       	ldd	r24, Y+5	; 0x05
    99f6:	9e 81       	ldd	r25, Y+6	; 0x06
    99f8:	fc 01       	movw	r30, r24
    99fa:	24 81       	ldd	r18, Z+4	; 0x04
    99fc:	35 81       	ldd	r19, Z+5	; 0x05
    99fe:	89 81       	ldd	r24, Y+1	; 0x01
    9a00:	9a 81       	ldd	r25, Y+2	; 0x02
    9a02:	fc 01       	movw	r30, r24
    9a04:	24 83       	std	Z+4, r18	; 0x04
	channel->REPCNT = config->repcnt;
    9a06:	35 83       	std	Z+5, r19	; 0x05
    9a08:	8d 81       	ldd	r24, Y+5	; 0x05
    9a0a:	9e 81       	ldd	r25, Y+6	; 0x06
    9a0c:	fc 01       	movw	r30, r24
    9a0e:	26 81       	ldd	r18, Z+6	; 0x06
    9a10:	89 81       	ldd	r24, Y+1	; 0x01
    9a12:	9a 81       	ldd	r25, Y+2	; 0x02
    9a14:	fc 01       	movw	r30, r24

	channel->CTRLB = config->ctrlb;
    9a16:	26 83       	std	Z+6, r18	; 0x06
    9a18:	8d 81       	ldd	r24, Y+5	; 0x05
    9a1a:	9e 81       	ldd	r25, Y+6	; 0x06
    9a1c:	fc 01       	movw	r30, r24
    9a1e:	21 81       	ldd	r18, Z+1	; 0x01
    9a20:	89 81       	ldd	r24, Y+1	; 0x01
    9a22:	9a 81       	ldd	r25, Y+2	; 0x02
    9a24:	fc 01       	movw	r30, r24

	/* Make sure the DMA channel is not enabled before dma_channel_enable()
	 * is called.
	 */
#if XMEGA_A || XMEGA_AU
	channel->CTRLA = config->ctrla & ~DMA_CH_ENABLE_bm;
    9a26:	21 83       	std	Z+1, r18	; 0x01
    9a28:	8d 81       	ldd	r24, Y+5	; 0x05
    9a2a:	9e 81       	ldd	r25, Y+6	; 0x06
    9a2c:	fc 01       	movw	r30, r24
    9a2e:	80 81       	ld	r24, Z
    9a30:	28 2f       	mov	r18, r24
    9a32:	2f 77       	andi	r18, 0x7F	; 127
    9a34:	89 81       	ldd	r24, Y+1	; 0x01
    9a36:	9a 81       	ldd	r25, Y+2	; 0x02
#else
	channel->CTRLA = config->ctrla & ~DMA_CH_CHEN_bm;
#endif

	cpu_irq_restore(iflags);
    9a38:	fc 01       	movw	r30, r24
    9a3a:	20 83       	st	Z, r18
}
    9a3c:	8b 81       	ldd	r24, Y+3	; 0x03
    9a3e:	35 dd       	rcall	.-1430   	; 0x94aa <cpu_irq_restore>
    9a40:	00 00       	nop
    9a42:	26 96       	adiw	r28, 0x06	; 6
    9a44:	cd bf       	out	0x3d, r28	; 61
    9a46:	de bf       	out	0x3e, r29	; 62
    9a48:	df 91       	pop	r29
    9a4a:	cf 91       	pop	r28
    9a4c:	08 95       	ret

00009a4e <osc_get_rate>:
				vbat_status = VBAT_STATUS_OK;
			}
		}
	}
	return vbat_status;
}
    9a4e:	cf 93       	push	r28
    9a50:	df 93       	push	r29
    9a52:	1f 92       	push	r1
    9a54:	cd b7       	in	r28, 0x3d	; 61
    9a56:	de b7       	in	r29, 0x3e	; 62
    9a58:	89 83       	std	Y+1, r24	; 0x01
    9a5a:	89 81       	ldd	r24, Y+1	; 0x01
    9a5c:	88 2f       	mov	r24, r24
    9a5e:	90 e0       	ldi	r25, 0x00	; 0
    9a60:	82 30       	cpi	r24, 0x02	; 2
    9a62:	91 05       	cpc	r25, r1
    9a64:	89 f0       	breq	.+34     	; 0x9a88 <osc_get_rate+0x3a>
    9a66:	83 30       	cpi	r24, 0x03	; 3
    9a68:	91 05       	cpc	r25, r1
    9a6a:	1c f4       	brge	.+6      	; 0x9a72 <osc_get_rate+0x24>
    9a6c:	01 97       	sbiw	r24, 0x01	; 1
    9a6e:	39 f0       	breq	.+14     	; 0x9a7e <osc_get_rate+0x30>
    9a70:	1a c0       	rjmp	.+52     	; 0x9aa6 <osc_get_rate+0x58>
    9a72:	84 30       	cpi	r24, 0x04	; 4
    9a74:	91 05       	cpc	r25, r1
    9a76:	69 f0       	breq	.+26     	; 0x9a92 <osc_get_rate+0x44>
    9a78:	08 97       	sbiw	r24, 0x08	; 8
    9a7a:	81 f0       	breq	.+32     	; 0x9a9c <osc_get_rate+0x4e>
    9a7c:	14 c0       	rjmp	.+40     	; 0x9aa6 <osc_get_rate+0x58>
    9a7e:	80 e8       	ldi	r24, 0x80	; 128
    9a80:	94 e8       	ldi	r25, 0x84	; 132
    9a82:	ae e1       	ldi	r26, 0x1E	; 30
    9a84:	b0 e0       	ldi	r27, 0x00	; 0
    9a86:	12 c0       	rjmp	.+36     	; 0x9aac <osc_get_rate+0x5e>
    9a88:	80 e0       	ldi	r24, 0x00	; 0
    9a8a:	9c e6       	ldi	r25, 0x6C	; 108
    9a8c:	ac ed       	ldi	r26, 0xDC	; 220
    9a8e:	b2 e0       	ldi	r27, 0x02	; 2
    9a90:	0d c0       	rjmp	.+26     	; 0x9aac <osc_get_rate+0x5e>
    9a92:	80 e0       	ldi	r24, 0x00	; 0
    9a94:	90 e8       	ldi	r25, 0x80	; 128
    9a96:	a0 e0       	ldi	r26, 0x00	; 0
    9a98:	b0 e0       	ldi	r27, 0x00	; 0
    9a9a:	08 c0       	rjmp	.+16     	; 0x9aac <osc_get_rate+0x5e>
    9a9c:	80 e0       	ldi	r24, 0x00	; 0
    9a9e:	9d e2       	ldi	r25, 0x2D	; 45
    9aa0:	a1 e3       	ldi	r26, 0x31	; 49
    9aa2:	b1 e0       	ldi	r27, 0x01	; 1
    9aa4:	03 c0       	rjmp	.+6      	; 0x9aac <osc_get_rate+0x5e>
    9aa6:	80 e0       	ldi	r24, 0x00	; 0
    9aa8:	90 e0       	ldi	r25, 0x00	; 0
    9aaa:	dc 01       	movw	r26, r24
    9aac:	bc 01       	movw	r22, r24
    9aae:	cd 01       	movw	r24, r26
    9ab0:	0f 90       	pop	r0
    9ab2:	df 91       	pop	r29
    9ab4:	cf 91       	pop	r28
    9ab6:	08 95       	ret

00009ab8 <pll_get_default_rate_priv>:
    9ab8:	cf 93       	push	r28
    9aba:	df 93       	push	r29
    9abc:	cd b7       	in	r28, 0x3d	; 61
    9abe:	de b7       	in	r29, 0x3e	; 62
    9ac0:	29 97       	sbiw	r28, 0x09	; 9
    9ac2:	cd bf       	out	0x3d, r28	; 61
    9ac4:	de bf       	out	0x3e, r29	; 62
    9ac6:	8d 83       	std	Y+5, r24	; 0x05
    9ac8:	6e 83       	std	Y+6, r22	; 0x06
    9aca:	7f 83       	std	Y+7, r23	; 0x07
    9acc:	48 87       	std	Y+8, r20	; 0x08
    9ace:	59 87       	std	Y+9, r21	; 0x09
    9ad0:	8d 81       	ldd	r24, Y+5	; 0x05
    9ad2:	88 2f       	mov	r24, r24
    9ad4:	90 e0       	ldi	r25, 0x00	; 0
    9ad6:	80 38       	cpi	r24, 0x80	; 128
    9ad8:	91 05       	cpc	r25, r1
    9ada:	79 f0       	breq	.+30     	; 0x9afa <pll_get_default_rate_priv+0x42>
    9adc:	80 3c       	cpi	r24, 0xC0	; 192
    9ade:	91 05       	cpc	r25, r1
    9ae0:	a9 f0       	breq	.+42     	; 0x9b0c <pll_get_default_rate_priv+0x54>
    9ae2:	89 2b       	or	r24, r25
    9ae4:	09 f0       	breq	.+2      	; 0x9ae8 <pll_get_default_rate_priv+0x30>
    9ae6:	1b c0       	rjmp	.+54     	; 0x9b1e <pll_get_default_rate_priv+0x66>
    9ae8:	80 e8       	ldi	r24, 0x80	; 128
    9aea:	94 e8       	ldi	r25, 0x84	; 132
    9aec:	ae e1       	ldi	r26, 0x1E	; 30
    9aee:	b0 e0       	ldi	r27, 0x00	; 0
    9af0:	89 83       	std	Y+1, r24	; 0x01
    9af2:	9a 83       	std	Y+2, r25	; 0x02
    9af4:	ab 83       	std	Y+3, r26	; 0x03
    9af6:	bc 83       	std	Y+4, r27	; 0x04
    9af8:	12 c0       	rjmp	.+36     	; 0x9b1e <pll_get_default_rate_priv+0x66>
    9afa:	80 e0       	ldi	r24, 0x00	; 0
    9afc:	9b e1       	ldi	r25, 0x1B	; 27
    9afe:	a7 eb       	ldi	r26, 0xB7	; 183
    9b00:	b0 e0       	ldi	r27, 0x00	; 0
    9b02:	89 83       	std	Y+1, r24	; 0x01
    9b04:	9a 83       	std	Y+2, r25	; 0x02
    9b06:	ab 83       	std	Y+3, r26	; 0x03
    9b08:	bc 83       	std	Y+4, r27	; 0x04
    9b0a:	09 c0       	rjmp	.+18     	; 0x9b1e <pll_get_default_rate_priv+0x66>
    9b0c:	88 e0       	ldi	r24, 0x08	; 8
    9b0e:	9f df       	rcall	.-194    	; 0x9a4e <osc_get_rate>
    9b10:	dc 01       	movw	r26, r24
    9b12:	cb 01       	movw	r24, r22
    9b14:	89 83       	std	Y+1, r24	; 0x01
    9b16:	9a 83       	std	Y+2, r25	; 0x02
    9b18:	ab 83       	std	Y+3, r26	; 0x03
    9b1a:	bc 83       	std	Y+4, r27	; 0x04
    9b1c:	00 00       	nop
    9b1e:	8e 81       	ldd	r24, Y+6	; 0x06
    9b20:	9f 81       	ldd	r25, Y+7	; 0x07
    9b22:	cc 01       	movw	r24, r24
    9b24:	a0 e0       	ldi	r26, 0x00	; 0
    9b26:	b0 e0       	ldi	r27, 0x00	; 0
    9b28:	29 81       	ldd	r18, Y+1	; 0x01
    9b2a:	3a 81       	ldd	r19, Y+2	; 0x02
    9b2c:	4b 81       	ldd	r20, Y+3	; 0x03
    9b2e:	5c 81       	ldd	r21, Y+4	; 0x04
    9b30:	bc 01       	movw	r22, r24
    9b32:	cd 01       	movw	r24, r26
    9b34:	0f 94 d0 2c 	call	0x259a0	; 0x259a0 <__mulsi3>
    9b38:	dc 01       	movw	r26, r24
    9b3a:	cb 01       	movw	r24, r22
    9b3c:	89 83       	std	Y+1, r24	; 0x01
    9b3e:	9a 83       	std	Y+2, r25	; 0x02
    9b40:	ab 83       	std	Y+3, r26	; 0x03
    9b42:	bc 83       	std	Y+4, r27	; 0x04
    9b44:	89 81       	ldd	r24, Y+1	; 0x01
    9b46:	9a 81       	ldd	r25, Y+2	; 0x02
    9b48:	ab 81       	ldd	r26, Y+3	; 0x03
    9b4a:	bc 81       	ldd	r27, Y+4	; 0x04
    9b4c:	bc 01       	movw	r22, r24
    9b4e:	cd 01       	movw	r24, r26
    9b50:	29 96       	adiw	r28, 0x09	; 9
    9b52:	cd bf       	out	0x3d, r28	; 61
    9b54:	de bf       	out	0x3e, r29	; 62
    9b56:	df 91       	pop	r29
    9b58:	cf 91       	pop	r28
    9b5a:	08 95       	ret

00009b5c <sysclk_get_main_hz>:
    9b5c:	cf 93       	push	r28
    9b5e:	df 93       	push	r29
    9b60:	cd b7       	in	r28, 0x3d	; 61
    9b62:	de b7       	in	r29, 0x3e	; 62
    9b64:	41 e0       	ldi	r20, 0x01	; 1
    9b66:	50 e0       	ldi	r21, 0x00	; 0
    9b68:	63 e0       	ldi	r22, 0x03	; 3
    9b6a:	70 e0       	ldi	r23, 0x00	; 0
    9b6c:	80 ec       	ldi	r24, 0xC0	; 192
    9b6e:	a4 df       	rcall	.-184    	; 0x9ab8 <pll_get_default_rate_priv>
    9b70:	dc 01       	movw	r26, r24
    9b72:	cb 01       	movw	r24, r22
    9b74:	bc 01       	movw	r22, r24
    9b76:	cd 01       	movw	r24, r26
    9b78:	df 91       	pop	r29
    9b7a:	cf 91       	pop	r28
    9b7c:	08 95       	ret

00009b7e <sysclk_get_per4_hz>:
    9b7e:	cf 93       	push	r28
    9b80:	df 93       	push	r29
    9b82:	1f 92       	push	r1
    9b84:	cd b7       	in	r28, 0x3d	; 61
    9b86:	de b7       	in	r29, 0x3e	; 62
    9b88:	19 82       	std	Y+1, r1	; 0x01
    9b8a:	e8 df       	rcall	.-48     	; 0x9b5c <sysclk_get_main_hz>
    9b8c:	dc 01       	movw	r26, r24
    9b8e:	cb 01       	movw	r24, r22
    9b90:	29 81       	ldd	r18, Y+1	; 0x01
    9b92:	22 2f       	mov	r18, r18
    9b94:	30 e0       	ldi	r19, 0x00	; 0
    9b96:	04 c0       	rjmp	.+8      	; 0x9ba0 <sysclk_get_per4_hz+0x22>
    9b98:	b6 95       	lsr	r27
    9b9a:	a7 95       	ror	r26
    9b9c:	97 95       	ror	r25
    9b9e:	87 95       	ror	r24
    9ba0:	2a 95       	dec	r18
    9ba2:	d2 f7       	brpl	.-12     	; 0x9b98 <sysclk_get_per4_hz+0x1a>
    9ba4:	bc 01       	movw	r22, r24
    9ba6:	cd 01       	movw	r24, r26
    9ba8:	0f 90       	pop	r0
    9baa:	df 91       	pop	r29
    9bac:	cf 91       	pop	r28
    9bae:	08 95       	ret

00009bb0 <sysclk_get_per2_hz>:
    9bb0:	cf 93       	push	r28
    9bb2:	df 93       	push	r29
    9bb4:	cd b7       	in	r28, 0x3d	; 61
    9bb6:	de b7       	in	r29, 0x3e	; 62
    9bb8:	e2 df       	rcall	.-60     	; 0x9b7e <sysclk_get_per4_hz>
    9bba:	dc 01       	movw	r26, r24
    9bbc:	cb 01       	movw	r24, r22
    9bbe:	bc 01       	movw	r22, r24
    9bc0:	cd 01       	movw	r24, r26
    9bc2:	df 91       	pop	r29
    9bc4:	cf 91       	pop	r28
    9bc6:	08 95       	ret

00009bc8 <sysclk_get_per_hz>:
    9bc8:	cf 93       	push	r28
    9bca:	df 93       	push	r29
    9bcc:	cd b7       	in	r28, 0x3d	; 61
    9bce:	de b7       	in	r29, 0x3e	; 62
    9bd0:	ef df       	rcall	.-34     	; 0x9bb0 <sysclk_get_per2_hz>
    9bd2:	dc 01       	movw	r26, r24
    9bd4:	cb 01       	movw	r24, r22
    9bd6:	b6 95       	lsr	r27
    9bd8:	a7 95       	ror	r26
    9bda:	97 95       	ror	r25
    9bdc:	87 95       	ror	r24
    9bde:	bc 01       	movw	r22, r24
    9be0:	cd 01       	movw	r24, r26
    9be2:	df 91       	pop	r29
    9be4:	cf 91       	pop	r28
    9be6:	08 95       	ret

00009be8 <sysclk_get_cpu_hz>:
    9be8:	cf 93       	push	r28
    9bea:	df 93       	push	r29
    9bec:	cd b7       	in	r28, 0x3d	; 61
    9bee:	de b7       	in	r29, 0x3e	; 62
    9bf0:	eb df       	rcall	.-42     	; 0x9bc8 <sysclk_get_per_hz>
    9bf2:	dc 01       	movw	r26, r24
    9bf4:	cb 01       	movw	r24, r22
    9bf6:	bc 01       	movw	r22, r24
    9bf8:	cd 01       	movw	r24, r26
    9bfa:	df 91       	pop	r29
    9bfc:	cf 91       	pop	r28
    9bfe:	08 95       	ret

00009c00 <__portable_avr_delay_cycles>:
    9c00:	04 c0       	rjmp	.+8      	; 0x9c0a <__portable_avr_delay_cycles+0xa>
    9c02:	61 50       	subi	r22, 0x01	; 1
    9c04:	71 09       	sbc	r23, r1
    9c06:	81 09       	sbc	r24, r1
    9c08:	91 09       	sbc	r25, r1
    9c0a:	61 15       	cp	r22, r1
    9c0c:	71 05       	cpc	r23, r1
    9c0e:	81 05       	cpc	r24, r1
    9c10:	91 05       	cpc	r25, r1
    9c12:	b9 f7       	brne	.-18     	; 0x9c02 <__portable_avr_delay_cycles+0x2>
    9c14:	08 95       	ret

00009c16 <rtc_get_counter>:
    9c16:	cf 93       	push	r28
    9c18:	df 93       	push	r29
    9c1a:	cd b7       	in	r28, 0x3d	; 61
    9c1c:	de b7       	in	r29, 0x3e	; 62
    9c1e:	80 e2       	ldi	r24, 0x20	; 32
    9c20:	94 e0       	ldi	r25, 0x04	; 4
    9c22:	20 e1       	ldi	r18, 0x10	; 16
    9c24:	fc 01       	movw	r30, r24
    9c26:	21 83       	std	Z+1, r18	; 0x01
    9c28:	00 00       	nop
    9c2a:	80 e2       	ldi	r24, 0x20	; 32
    9c2c:	94 e0       	ldi	r25, 0x04	; 4
    9c2e:	fc 01       	movw	r30, r24
    9c30:	81 81       	ldd	r24, Z+1	; 0x01
    9c32:	88 2f       	mov	r24, r24
    9c34:	90 e0       	ldi	r25, 0x00	; 0
    9c36:	80 71       	andi	r24, 0x10	; 16
    9c38:	99 27       	eor	r25, r25
    9c3a:	89 2b       	or	r24, r25
    9c3c:	b1 f7       	brne	.-20     	; 0x9c2a <rtc_get_counter+0x14>
    9c3e:	80 e2       	ldi	r24, 0x20	; 32
    9c40:	94 e0       	ldi	r25, 0x04	; 4
    9c42:	fc 01       	movw	r30, r24
    9c44:	84 81       	ldd	r24, Z+4	; 0x04
    9c46:	95 81       	ldd	r25, Z+5	; 0x05
    9c48:	a6 81       	ldd	r26, Z+6	; 0x06
    9c4a:	b7 81       	ldd	r27, Z+7	; 0x07
    9c4c:	bc 01       	movw	r22, r24
    9c4e:	cd 01       	movw	r24, r26
    9c50:	df 91       	pop	r29
    9c52:	cf 91       	pop	r28
    9c54:	08 95       	ret

00009c56 <rtc_get_time>:
    9c56:	cf 93       	push	r28
    9c58:	df 93       	push	r29
    9c5a:	cd b7       	in	r28, 0x3d	; 61
    9c5c:	de b7       	in	r29, 0x3e	; 62
    9c5e:	db df       	rcall	.-74     	; 0x9c16 <rtc_get_counter>
    9c60:	dc 01       	movw	r26, r24
    9c62:	cb 01       	movw	r24, r22
    9c64:	bc 01       	movw	r22, r24
    9c66:	cd 01       	movw	r24, r26
    9c68:	df 91       	pop	r29
    9c6a:	cf 91       	pop	r28
    9c6c:	08 95       	ret

00009c6e <rtc_set_alarm>:
    9c6e:	cf 93       	push	r28
    9c70:	df 93       	push	r29
    9c72:	00 d0       	rcall	.+0      	; 0x9c74 <rtc_set_alarm+0x6>
    9c74:	1f 92       	push	r1
    9c76:	cd b7       	in	r28, 0x3d	; 61
    9c78:	de b7       	in	r29, 0x3e	; 62
    9c7a:	69 83       	std	Y+1, r22	; 0x01
    9c7c:	7a 83       	std	Y+2, r23	; 0x02
    9c7e:	8b 83       	std	Y+3, r24	; 0x03
    9c80:	9c 83       	std	Y+4, r25	; 0x04
    9c82:	80 e2       	ldi	r24, 0x20	; 32
    9c84:	94 e0       	ldi	r25, 0x04	; 4
    9c86:	24 e0       	ldi	r18, 0x04	; 4
    9c88:	fc 01       	movw	r30, r24
    9c8a:	22 83       	std	Z+2, r18	; 0x02
    9c8c:	20 e2       	ldi	r18, 0x20	; 32
    9c8e:	34 e0       	ldi	r19, 0x04	; 4
    9c90:	89 81       	ldd	r24, Y+1	; 0x01
    9c92:	9a 81       	ldd	r25, Y+2	; 0x02
    9c94:	ab 81       	ldd	r26, Y+3	; 0x03
    9c96:	bc 81       	ldd	r27, Y+4	; 0x04
    9c98:	f9 01       	movw	r30, r18
    9c9a:	84 87       	std	Z+12, r24	; 0x0c
    9c9c:	95 87       	std	Z+13, r25	; 0x0d
    9c9e:	a6 87       	std	Z+14, r26	; 0x0e
    9ca0:	b7 87       	std	Z+15, r27	; 0x0f
    9ca2:	80 e2       	ldi	r24, 0x20	; 32
    9ca4:	94 e0       	ldi	r25, 0x04	; 4
    9ca6:	22 e0       	ldi	r18, 0x02	; 2
    9ca8:	fc 01       	movw	r30, r24
    9caa:	23 83       	std	Z+3, r18	; 0x03
    9cac:	00 00       	nop
    9cae:	24 96       	adiw	r28, 0x04	; 4
    9cb0:	cd bf       	out	0x3d, r28	; 61
    9cb2:	de bf       	out	0x3e, r29	; 62
    9cb4:	df 91       	pop	r29
    9cb6:	cf 91       	pop	r28
    9cb8:	08 95       	ret

00009cba <rtc_set_callback>:
    9cba:	cf 93       	push	r28
    9cbc:	df 93       	push	r29
    9cbe:	1f 92       	push	r1
    9cc0:	1f 92       	push	r1
    9cc2:	cd b7       	in	r28, 0x3d	; 61
    9cc4:	de b7       	in	r29, 0x3e	; 62
    9cc6:	89 83       	std	Y+1, r24	; 0x01
    9cc8:	9a 83       	std	Y+2, r25	; 0x02
    9cca:	89 81       	ldd	r24, Y+1	; 0x01
    9ccc:	9a 81       	ldd	r25, Y+2	; 0x02
    9cce:	80 93 8f 32 	sts	0x328F, r24	; 0x80328f <rtc_data>
    9cd2:	90 93 90 32 	sts	0x3290, r25	; 0x803290 <rtc_data+0x1>
    9cd6:	00 00       	nop
    9cd8:	0f 90       	pop	r0
    9cda:	0f 90       	pop	r0
    9cdc:	df 91       	pop	r29
    9cde:	cf 91       	pop	r28
    9ce0:	08 95       	ret

00009ce2 <vbat_init>:
 * The default clock rate to the RTC32 is 1Hz but this can be changed to 1024Hz
 * by the user in the module configuration by defining
 * \ref CONFIG_RTC32_CLOCK_1024HZ.
 */
static void vbat_init(void)
{
    9ce2:	2f 92       	push	r2
    9ce4:	3f 92       	push	r3
    9ce6:	4f 92       	push	r4
    9ce8:	5f 92       	push	r5
    9cea:	6f 92       	push	r6
    9cec:	7f 92       	push	r7
    9cee:	8f 92       	push	r8
    9cf0:	9f 92       	push	r9
    9cf2:	af 92       	push	r10
    9cf4:	bf 92       	push	r11
    9cf6:	cf 92       	push	r12
    9cf8:	df 92       	push	r13
    9cfa:	ef 92       	push	r14
    9cfc:	ff 92       	push	r15
    9cfe:	0f 93       	push	r16
    9d00:	1f 93       	push	r17
    9d02:	cf 93       	push	r28
    9d04:	df 93       	push	r29
    9d06:	cd b7       	in	r28, 0x3d	; 61
    9d08:	de b7       	in	r29, 0x3e	; 62
    9d0a:	68 97       	sbiw	r28, 0x18	; 24
    9d0c:	cd bf       	out	0x3d, r28	; 61
    9d0e:	de bf       	out	0x3e, r29	; 62
	// Enable access to VBAT
	VBAT.CTRL |= VBAT_ACCEN_bm;
    9d10:	80 ef       	ldi	r24, 0xF0	; 240
    9d12:	90 e0       	ldi	r25, 0x00	; 0
    9d14:	20 ef       	ldi	r18, 0xF0	; 240
    9d16:	30 e0       	ldi	r19, 0x00	; 0
    9d18:	f9 01       	movw	r30, r18
    9d1a:	20 81       	ld	r18, Z
    9d1c:	22 60       	ori	r18, 0x02	; 2
    9d1e:	fc 01       	movw	r30, r24
    9d20:	20 83       	st	Z, r18

	ccp_write_io((void *)&VBAT.CTRL, VBAT_RESET_bm);
    9d22:	61 e0       	ldi	r22, 0x01	; 1
    9d24:	80 ef       	ldi	r24, 0xF0	; 240
    9d26:	90 e0       	ldi	r25, 0x00	; 0
    9d28:	0f 94 a2 24 	call	0x24944	; 0x24944 <ccp_write_io>

	VBAT.CTRL |= VBAT_XOSCFDEN_bm;
    9d2c:	80 ef       	ldi	r24, 0xF0	; 240
    9d2e:	90 e0       	ldi	r25, 0x00	; 0
    9d30:	20 ef       	ldi	r18, 0xF0	; 240
    9d32:	30 e0       	ldi	r19, 0x00	; 0
    9d34:	f9 01       	movw	r30, r18
    9d36:	20 81       	ld	r18, Z
    9d38:	24 60       	ori	r18, 0x04	; 4
    9d3a:	fc 01       	movw	r30, r24
	/* This delay is needed to give the voltage in the backup system some
	* time to stabilize before we turn on the oscillator. If we do not
	* have this delay we may get a failure detection.
	*/
	delay_us(200);
    9d3c:	20 83       	st	Z, r18
    9d3e:	54 df       	rcall	.-344    	; 0x9be8 <sysclk_get_cpu_hz>
    9d40:	dc 01       	movw	r26, r24
    9d42:	cb 01       	movw	r24, r22
    9d44:	9c 01       	movw	r18, r24
    9d46:	ad 01       	movw	r20, r26
    9d48:	60 e0       	ldi	r22, 0x00	; 0
    9d4a:	70 e0       	ldi	r23, 0x00	; 0
    9d4c:	cb 01       	movw	r24, r22
    9d4e:	82 2e       	mov	r8, r18
    9d50:	93 2e       	mov	r9, r19
    9d52:	a4 2e       	mov	r10, r20
    9d54:	b5 2e       	mov	r11, r21
    9d56:	c6 2e       	mov	r12, r22
    9d58:	d7 2e       	mov	r13, r23
    9d5a:	e8 2e       	mov	r14, r24
    9d5c:	f9 2e       	mov	r15, r25
    9d5e:	28 2d       	mov	r18, r8
    9d60:	39 2d       	mov	r19, r9
    9d62:	4a 2d       	mov	r20, r10
    9d64:	5b 2d       	mov	r21, r11
    9d66:	6c 2d       	mov	r22, r12
    9d68:	7d 2d       	mov	r23, r13
    9d6a:	8e 2d       	mov	r24, r14
    9d6c:	9f 2d       	mov	r25, r15
    9d6e:	03 e0       	ldi	r16, 0x03	; 3
    9d70:	0f 94 80 2e 	call	0x25d00	; 0x25d00 <__ashldi3>
    9d74:	29 83       	std	Y+1, r18	; 0x01
    9d76:	3a 83       	std	Y+2, r19	; 0x02
    9d78:	4b 83       	std	Y+3, r20	; 0x03
    9d7a:	5c 83       	std	Y+4, r21	; 0x04
    9d7c:	6d 83       	std	Y+5, r22	; 0x05
    9d7e:	7e 83       	std	Y+6, r23	; 0x06
    9d80:	8f 83       	std	Y+7, r24	; 0x07
    9d82:	98 87       	std	Y+8, r25	; 0x08
    9d84:	89 80       	ldd	r8, Y+1	; 0x01
    9d86:	9a 80       	ldd	r9, Y+2	; 0x02
    9d88:	ab 80       	ldd	r10, Y+3	; 0x03
    9d8a:	bc 80       	ldd	r11, Y+4	; 0x04
    9d8c:	cd 80       	ldd	r12, Y+5	; 0x05
    9d8e:	de 80       	ldd	r13, Y+6	; 0x06
    9d90:	ef 80       	ldd	r14, Y+7	; 0x07
    9d92:	f8 84       	ldd	r15, Y+8	; 0x08
    9d94:	28 2d       	mov	r18, r8
    9d96:	39 2d       	mov	r19, r9
    9d98:	4a 2d       	mov	r20, r10
    9d9a:	5b 2d       	mov	r21, r11
    9d9c:	6c 2d       	mov	r22, r12
    9d9e:	7d 2d       	mov	r23, r13
    9da0:	8e 2d       	mov	r24, r14
    9da2:	9f 2d       	mov	r25, r15
    9da4:	02 e0       	ldi	r16, 0x02	; 2
    9da6:	0f 94 80 2e 	call	0x25d00	; 0x25d00 <__ashldi3>
    9daa:	29 87       	std	Y+9, r18	; 0x09
    9dac:	3a 87       	std	Y+10, r19	; 0x0a
    9dae:	4b 87       	std	Y+11, r20	; 0x0b
    9db0:	5c 87       	std	Y+12, r21	; 0x0c
    9db2:	6d 87       	std	Y+13, r22	; 0x0d
    9db4:	7e 87       	std	Y+14, r23	; 0x0e
    9db6:	8f 87       	std	Y+15, r24	; 0x0f
    9db8:	98 8b       	std	Y+16, r25	; 0x10
    9dba:	28 2d       	mov	r18, r8
    9dbc:	39 2d       	mov	r19, r9
    9dbe:	4a 2d       	mov	r20, r10
    9dc0:	5b 2d       	mov	r21, r11
    9dc2:	6c 2d       	mov	r22, r12
    9dc4:	7d 2d       	mov	r23, r13
    9dc6:	8e 2d       	mov	r24, r14
    9dc8:	9f 2d       	mov	r25, r15
    9dca:	a9 84       	ldd	r10, Y+9	; 0x09
    9dcc:	ba 84       	ldd	r11, Y+10	; 0x0a
    9dce:	cb 84       	ldd	r12, Y+11	; 0x0b
    9dd0:	dc 84       	ldd	r13, Y+12	; 0x0c
    9dd2:	ed 84       	ldd	r14, Y+13	; 0x0d
    9dd4:	fe 84       	ldd	r15, Y+14	; 0x0e
    9dd6:	0f 85       	ldd	r16, Y+15	; 0x0f
    9dd8:	18 89       	ldd	r17, Y+16	; 0x10
    9dda:	0f 94 b7 2e 	call	0x25d6e	; 0x25d6e <__adddi3>
    9dde:	82 2e       	mov	r8, r18
    9de0:	93 2e       	mov	r9, r19
    9de2:	a4 2e       	mov	r10, r20
    9de4:	b5 2e       	mov	r11, r21
    9de6:	c6 2e       	mov	r12, r22
    9de8:	d7 2e       	mov	r13, r23
    9dea:	e8 2e       	mov	r14, r24
    9dec:	f9 2e       	mov	r15, r25
    9dee:	28 2d       	mov	r18, r8
    9df0:	39 2d       	mov	r19, r9
    9df2:	4a 2d       	mov	r20, r10
    9df4:	5b 2d       	mov	r21, r11
    9df6:	6c 2d       	mov	r22, r12
    9df8:	7d 2d       	mov	r23, r13
    9dfa:	8e 2d       	mov	r24, r14
    9dfc:	9f 2d       	mov	r25, r15
    9dfe:	02 e0       	ldi	r16, 0x02	; 2
    9e00:	0f 94 80 2e 	call	0x25d00	; 0x25d00 <__ashldi3>
    9e04:	29 8b       	std	Y+17, r18	; 0x11
    9e06:	3a 8b       	std	Y+18, r19	; 0x12
    9e08:	4b 8b       	std	Y+19, r20	; 0x13
    9e0a:	5c 8b       	std	Y+20, r21	; 0x14
    9e0c:	6d 8b       	std	Y+21, r22	; 0x15
    9e0e:	7e 8b       	std	Y+22, r23	; 0x16
    9e10:	8f 8b       	std	Y+23, r24	; 0x17
    9e12:	98 8f       	std	Y+24, r25	; 0x18
    9e14:	28 2d       	mov	r18, r8
    9e16:	39 2d       	mov	r19, r9
    9e18:	4a 2d       	mov	r20, r10
    9e1a:	5b 2d       	mov	r21, r11
    9e1c:	6c 2d       	mov	r22, r12
    9e1e:	7d 2d       	mov	r23, r13
    9e20:	8e 2d       	mov	r24, r14
    9e22:	9f 2d       	mov	r25, r15
    9e24:	a9 88       	ldd	r10, Y+17	; 0x11
    9e26:	ba 88       	ldd	r11, Y+18	; 0x12
    9e28:	cb 88       	ldd	r12, Y+19	; 0x13
    9e2a:	dc 88       	ldd	r13, Y+20	; 0x14
    9e2c:	ed 88       	ldd	r14, Y+21	; 0x15
    9e2e:	fe 88       	ldd	r15, Y+22	; 0x16
    9e30:	0f 89       	ldd	r16, Y+23	; 0x17
    9e32:	18 8d       	ldd	r17, Y+24	; 0x18
    9e34:	0f 94 b7 2e 	call	0x25d6e	; 0x25d6e <__adddi3>
    9e38:	22 2e       	mov	r2, r18
    9e3a:	33 2e       	mov	r3, r19
    9e3c:	44 2e       	mov	r4, r20
    9e3e:	55 2e       	mov	r5, r21
    9e40:	66 2e       	mov	r6, r22
    9e42:	77 2e       	mov	r7, r23
    9e44:	88 2e       	mov	r8, r24
    9e46:	99 2e       	mov	r9, r25
    9e48:	0f 2e       	mov	r0, r31
    9e4a:	f6 e0       	ldi	r31, 0x06	; 6
    9e4c:	af 2e       	mov	r10, r31
    9e4e:	f0 2d       	mov	r31, r0
    9e50:	b1 2c       	mov	r11, r1
    9e52:	c1 2c       	mov	r12, r1
    9e54:	d1 2c       	mov	r13, r1
    9e56:	e1 2c       	mov	r14, r1
    9e58:	f1 2c       	mov	r15, r1
    9e5a:	00 e0       	ldi	r16, 0x00	; 0
    9e5c:	10 e0       	ldi	r17, 0x00	; 0
    9e5e:	22 2d       	mov	r18, r2
    9e60:	33 2d       	mov	r19, r3
    9e62:	44 2d       	mov	r20, r4
    9e64:	55 2d       	mov	r21, r5
    9e66:	66 2d       	mov	r22, r6
    9e68:	77 2d       	mov	r23, r7
    9e6a:	88 2d       	mov	r24, r8
    9e6c:	99 2d       	mov	r25, r9
    9e6e:	0f 94 e3 2d 	call	0x25bc6	; 0x25bc6 <__udivdi3>
    9e72:	22 2e       	mov	r2, r18
    9e74:	33 2e       	mov	r3, r19
    9e76:	44 2e       	mov	r4, r20
    9e78:	55 2e       	mov	r5, r21
    9e7a:	66 2e       	mov	r6, r22
    9e7c:	77 2e       	mov	r7, r23
    9e7e:	88 2e       	mov	r8, r24
    9e80:	99 2e       	mov	r9, r25
    9e82:	a2 2c       	mov	r10, r2
    9e84:	b3 2c       	mov	r11, r3
    9e86:	c4 2c       	mov	r12, r4
    9e88:	d5 2c       	mov	r13, r5
    9e8a:	e6 2c       	mov	r14, r6
    9e8c:	f7 2c       	mov	r15, r7
    9e8e:	08 2d       	mov	r16, r8
    9e90:	19 2d       	mov	r17, r9
    9e92:	2a 2d       	mov	r18, r10
    9e94:	3b 2d       	mov	r19, r11
    9e96:	4c 2d       	mov	r20, r12
    9e98:	5d 2d       	mov	r21, r13
    9e9a:	6e 2d       	mov	r22, r14
    9e9c:	7f 2d       	mov	r23, r15
    9e9e:	80 2f       	mov	r24, r16
    9ea0:	91 2f       	mov	r25, r17
    9ea2:	21 5c       	subi	r18, 0xC1	; 193
    9ea4:	3d 4b       	sbci	r19, 0xBD	; 189
    9ea6:	40 4f       	sbci	r20, 0xF0	; 240
    9ea8:	5f 4f       	sbci	r21, 0xFF	; 255
    9eaa:	6f 4f       	sbci	r22, 0xFF	; 255
    9eac:	7f 4f       	sbci	r23, 0xFF	; 255
    9eae:	8f 4f       	sbci	r24, 0xFF	; 255
    9eb0:	9f 4f       	sbci	r25, 0xFF	; 255
    9eb2:	a2 2e       	mov	r10, r18
    9eb4:	b3 2e       	mov	r11, r19
    9eb6:	c4 2e       	mov	r12, r20
    9eb8:	d5 2e       	mov	r13, r21
    9eba:	e6 2e       	mov	r14, r22
    9ebc:	f7 2e       	mov	r15, r23
    9ebe:	08 2f       	mov	r16, r24
    9ec0:	19 2f       	mov	r17, r25
    9ec2:	2a 2d       	mov	r18, r10
    9ec4:	3b 2d       	mov	r19, r11
    9ec6:	4c 2d       	mov	r20, r12
    9ec8:	5d 2d       	mov	r21, r13
    9eca:	6e 2d       	mov	r22, r14
    9ecc:	7f 2d       	mov	r23, r15
    9ece:	80 2f       	mov	r24, r16
    9ed0:	91 2f       	mov	r25, r17
    9ed2:	0f 94 24 26 	call	0x24c48	; 0x24c48 <__floatundisf>
    9ed6:	dc 01       	movw	r26, r24
    9ed8:	cb 01       	movw	r24, r22
    9eda:	20 e0       	ldi	r18, 0x00	; 0
    9edc:	34 e2       	ldi	r19, 0x24	; 36
    9ede:	44 e7       	ldi	r20, 0x74	; 116
    9ee0:	59 e4       	ldi	r21, 0x49	; 73
    9ee2:	bc 01       	movw	r22, r24
    9ee4:	cd 01       	movw	r24, r26
    9ee6:	0f 94 14 25 	call	0x24a28	; 0x24a28 <__divsf3>
    9eea:	dc 01       	movw	r26, r24
    9eec:	cb 01       	movw	r24, r22
    9eee:	bc 01       	movw	r22, r24
    9ef0:	cd 01       	movw	r24, r26
    9ef2:	0f 94 81 25 	call	0x24b02	; 0x24b02 <__fixunssfdi>
    9ef6:	a2 2e       	mov	r10, r18
    9ef8:	b3 2e       	mov	r11, r19
    9efa:	c4 2e       	mov	r12, r20
    9efc:	d5 2e       	mov	r13, r21
    9efe:	e6 2e       	mov	r14, r22
    9f00:	f7 2e       	mov	r15, r23
    9f02:	08 2f       	mov	r16, r24
    9f04:	19 2f       	mov	r17, r25
    9f06:	d6 01       	movw	r26, r12
    9f08:	c5 01       	movw	r24, r10
    9f0a:	bc 01       	movw	r22, r24
    9f0c:	cd 01       	movw	r24, r26
	VBAT.CTRL |= VBAT_XOSCEN_bm | RTC32_CLOCK | RTC32_CLOCK_HIGHESR;
    9f0e:	78 de       	rcall	.-784    	; 0x9c00 <__portable_avr_delay_cycles>
    9f10:	80 ef       	ldi	r24, 0xF0	; 240
    9f12:	90 e0       	ldi	r25, 0x00	; 0
    9f14:	20 ef       	ldi	r18, 0xF0	; 240
    9f16:	30 e0       	ldi	r19, 0x00	; 0
    9f18:	f9 01       	movw	r30, r18
    9f1a:	20 81       	ld	r18, Z
    9f1c:	28 61       	ori	r18, 0x18	; 24
    9f1e:	fc 01       	movw	r30, r24
	while (!(VBAT.STATUS & VBAT_XOSCRDY_bm));
    9f20:	20 83       	st	Z, r18
    9f22:	00 00       	nop
    9f24:	80 ef       	ldi	r24, 0xF0	; 240
    9f26:	90 e0       	ldi	r25, 0x00	; 0
    9f28:	fc 01       	movw	r30, r24
    9f2a:	81 81       	ldd	r24, Z+1	; 0x01
    9f2c:	88 2f       	mov	r24, r24
    9f2e:	90 e0       	ldi	r25, 0x00	; 0
    9f30:	88 70       	andi	r24, 0x08	; 8
    9f32:	99 27       	eor	r25, r25
    9f34:	89 2b       	or	r24, r25
}
    9f36:	b1 f3       	breq	.-20     	; 0x9f24 <vbat_init+0x242>
    9f38:	00 00       	nop
    9f3a:	68 96       	adiw	r28, 0x18	; 24
    9f3c:	cd bf       	out	0x3d, r28	; 61
    9f3e:	de bf       	out	0x3e, r29	; 62
    9f40:	df 91       	pop	r29
    9f42:	cf 91       	pop	r28
    9f44:	1f 91       	pop	r17
    9f46:	0f 91       	pop	r16
    9f48:	ff 90       	pop	r15
    9f4a:	ef 90       	pop	r14
    9f4c:	df 90       	pop	r13
    9f4e:	cf 90       	pop	r12
    9f50:	bf 90       	pop	r11
    9f52:	af 90       	pop	r10
    9f54:	9f 90       	pop	r9
    9f56:	8f 90       	pop	r8
    9f58:	7f 90       	pop	r7
    9f5a:	6f 90       	pop	r6
    9f5c:	5f 90       	pop	r5
    9f5e:	4f 90       	pop	r4
    9f60:	3f 90       	pop	r3
    9f62:	2f 90       	pop	r2
    9f64:	08 95       	ret

00009f66 <rtc_init>:
 * \note When the backup system is used, the function \ref
 * rtc_vbat_system_check should be called to determine if a re-initialization
 * must be done.
 */
void rtc_init(void)
{
    9f66:	cf 93       	push	r28
    9f68:	df 93       	push	r29
    9f6a:	cd b7       	in	r28, 0x3d	; 61
    9f6c:	de b7       	in	r29, 0x3e	; 62
	sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_RTC);
    9f6e:	64 e0       	ldi	r22, 0x04	; 4
    9f70:	80 e0       	ldi	r24, 0x00	; 0
    9f72:	0f 94 ff 0f 	call	0x21ffe	; 0x21ffe <sysclk_enable_module>
	// Set up VBAT system and start oscillator
	vbat_init();

	// Disable the RTC32 module before setting it up
	RTC32.CTRL = 0;
    9f76:	b5 de       	rcall	.-662    	; 0x9ce2 <vbat_init>
    9f78:	80 e2       	ldi	r24, 0x20	; 32
    9f7a:	94 e0       	ldi	r25, 0x04	; 4
    9f7c:	fc 01       	movw	r30, r24

	while (rtc_is_busy());
    9f7e:	10 82       	st	Z, r1
 * \retval true  Is busy
 * \retval false Is ready
 */
static __always_inline bool rtc_is_busy(void)
{
	return RTC32.SYNCCTRL & RTC32_SYNCBUSY_bm;
    9f80:	00 00       	nop
    9f82:	80 e2       	ldi	r24, 0x20	; 32
    9f84:	94 e0       	ldi	r25, 0x04	; 4
    9f86:	fc 01       	movw	r30, r24
    9f88:	81 81       	ldd	r24, Z+1	; 0x01
    9f8a:	88 2f       	mov	r24, r24
    9f8c:	90 e0       	ldi	r25, 0x00	; 0
    9f8e:	81 70       	andi	r24, 0x01	; 1
    9f90:	99 27       	eor	r25, r25
    9f92:	21 e0       	ldi	r18, 0x01	; 1
    9f94:	89 2b       	or	r24, r25
    9f96:	09 f4       	brne	.+2      	; 0x9f9a <rtc_init+0x34>
	vbat_init();

	// Disable the RTC32 module before setting it up
	RTC32.CTRL = 0;

	while (rtc_is_busy());
    9f98:	20 e0       	ldi	r18, 0x00	; 0
    9f9a:	22 23       	and	r18, r18

	// Set up maximum period and start at 0
	RTC32.PER = 0xffffffff;
    9f9c:	91 f7       	brne	.-28     	; 0x9f82 <rtc_init+0x1c>
    9f9e:	20 e2       	ldi	r18, 0x20	; 32
    9fa0:	34 e0       	ldi	r19, 0x04	; 4
    9fa2:	8f ef       	ldi	r24, 0xFF	; 255
    9fa4:	9f ef       	ldi	r25, 0xFF	; 255
    9fa6:	dc 01       	movw	r26, r24
    9fa8:	f9 01       	movw	r30, r18
    9faa:	80 87       	std	Z+8, r24	; 0x08
    9fac:	91 87       	std	Z+9, r25	; 0x09
    9fae:	a2 87       	std	Z+10, r26	; 0x0a
	RTC32.CNT = 0;
    9fb0:	b3 87       	std	Z+11, r27	; 0x0b
    9fb2:	80 e2       	ldi	r24, 0x20	; 32
    9fb4:	94 e0       	ldi	r25, 0x04	; 4
    9fb6:	fc 01       	movw	r30, r24
    9fb8:	14 82       	std	Z+4, r1	; 0x04
    9fba:	15 82       	std	Z+5, r1	; 0x05
    9fbc:	16 82       	std	Z+6, r1	; 0x06

	while (rtc_is_busy());
    9fbe:	17 82       	std	Z+7, r1	; 0x07
 * \retval true  Is busy
 * \retval false Is ready
 */
static __always_inline bool rtc_is_busy(void)
{
	return RTC32.SYNCCTRL & RTC32_SYNCBUSY_bm;
    9fc0:	00 00       	nop
    9fc2:	80 e2       	ldi	r24, 0x20	; 32
    9fc4:	94 e0       	ldi	r25, 0x04	; 4
    9fc6:	fc 01       	movw	r30, r24
    9fc8:	81 81       	ldd	r24, Z+1	; 0x01
    9fca:	88 2f       	mov	r24, r24
    9fcc:	90 e0       	ldi	r25, 0x00	; 0
    9fce:	81 70       	andi	r24, 0x01	; 1
    9fd0:	99 27       	eor	r25, r25
    9fd2:	21 e0       	ldi	r18, 0x01	; 1
    9fd4:	89 2b       	or	r24, r25
    9fd6:	09 f4       	brne	.+2      	; 0x9fda <rtc_init+0x74>

	// Set up maximum period and start at 0
	RTC32.PER = 0xffffffff;
	RTC32.CNT = 0;

	while (rtc_is_busy());
    9fd8:	20 e0       	ldi	r18, 0x00	; 0
    9fda:	22 23       	and	r18, r18

	RTC32.INTCTRL = 0;
    9fdc:	91 f7       	brne	.-28     	; 0x9fc2 <rtc_init+0x5c>
    9fde:	80 e2       	ldi	r24, 0x20	; 32
    9fe0:	94 e0       	ldi	r25, 0x04	; 4
    9fe2:	fc 01       	movw	r30, r24
	RTC32.CTRL = RTC32_ENABLE_bm;
    9fe4:	12 82       	std	Z+2, r1	; 0x02
    9fe6:	80 e2       	ldi	r24, 0x20	; 32
    9fe8:	94 e0       	ldi	r25, 0x04	; 4
    9fea:	21 e0       	ldi	r18, 0x01	; 1
    9fec:	fc 01       	movw	r30, r24

	// Make sure it's sync'ed before return
	while (rtc_is_busy());
    9fee:	20 83       	st	Z, r18
 * \retval true  Is busy
 * \retval false Is ready
 */
static __always_inline bool rtc_is_busy(void)
{
	return RTC32.SYNCCTRL & RTC32_SYNCBUSY_bm;
    9ff0:	00 00       	nop
    9ff2:	80 e2       	ldi	r24, 0x20	; 32
    9ff4:	94 e0       	ldi	r25, 0x04	; 4
    9ff6:	fc 01       	movw	r30, r24
    9ff8:	81 81       	ldd	r24, Z+1	; 0x01
    9ffa:	88 2f       	mov	r24, r24
    9ffc:	90 e0       	ldi	r25, 0x00	; 0
    9ffe:	81 70       	andi	r24, 0x01	; 1
    a000:	99 27       	eor	r25, r25
    a002:	21 e0       	ldi	r18, 0x01	; 1
    a004:	89 2b       	or	r24, r25
    a006:	09 f4       	brne	.+2      	; 0xa00a <rtc_init+0xa4>

	RTC32.INTCTRL = 0;
	RTC32.CTRL = RTC32_ENABLE_bm;

	// Make sure it's sync'ed before return
	while (rtc_is_busy());
    a008:	20 e0       	ldi	r18, 0x00	; 0
    a00a:	22 23       	and	r18, r18
}
    a00c:	91 f7       	brne	.-28     	; 0x9ff2 <rtc_init+0x8c>
    a00e:	00 00       	nop
    a010:	df 91       	pop	r29
    a012:	cf 91       	pop	r28
    a014:	08 95       	ret

0000a016 <__vector_11>:
 *
 * Disables the RTC32 interrupts, then calls the alarm callback function if one
 * has been set.
 */
ISR(RTC32_COMP_vect)
{
    a016:	1f 92       	push	r1
    a018:	0f 92       	push	r0
    a01a:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    a01e:	0f 92       	push	r0
    a020:	11 24       	eor	r1, r1
    a022:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    a026:	0f 92       	push	r0
    a028:	0f 93       	push	r16
    a02a:	1f 93       	push	r17
    a02c:	2f 93       	push	r18
    a02e:	3f 93       	push	r19
    a030:	4f 93       	push	r20
    a032:	5f 93       	push	r21
    a034:	6f 93       	push	r22
    a036:	7f 93       	push	r23
    a038:	8f 93       	push	r24
    a03a:	9f 93       	push	r25
    a03c:	af 93       	push	r26
    a03e:	bf 93       	push	r27
    a040:	ef 93       	push	r30
    a042:	ff 93       	push	r31
    a044:	cf 93       	push	r28
    a046:	df 93       	push	r29
    a048:	cd b7       	in	r28, 0x3d	; 61
    a04a:	de b7       	in	r29, 0x3e	; 62
	RTC32.INTCTRL = 0;
    a04c:	80 e2       	ldi	r24, 0x20	; 32
    a04e:	94 e0       	ldi	r25, 0x04	; 4
    a050:	fc 01       	movw	r30, r24
    a052:	12 82       	std	Z+2, r1	; 0x02
	if (rtc_data.callback)
    a054:	80 91 8f 32 	lds	r24, 0x328F	; 0x80328f <rtc_data>
    a058:	90 91 90 32 	lds	r25, 0x3290	; 0x803290 <rtc_data+0x1>
    a05c:	89 2b       	or	r24, r25
    a05e:	59 f0       	breq	.+22     	; 0xa076 <__vector_11+0x60>
		rtc_data.callback(rtc_get_time());
    a060:	00 91 8f 32 	lds	r16, 0x328F	; 0x80328f <rtc_data>
    a064:	10 91 90 32 	lds	r17, 0x3290	; 0x803290 <rtc_data+0x1>
    a068:	f6 dd       	rcall	.-1044   	; 0x9c56 <rtc_get_time>
    a06a:	dc 01       	movw	r26, r24
    a06c:	cb 01       	movw	r24, r22
    a06e:	bc 01       	movw	r22, r24
    a070:	cd 01       	movw	r24, r26
    a072:	f8 01       	movw	r30, r16
    a074:	19 95       	eicall
}
    a076:	00 00       	nop
    a078:	df 91       	pop	r29
    a07a:	cf 91       	pop	r28
    a07c:	ff 91       	pop	r31
    a07e:	ef 91       	pop	r30
    a080:	bf 91       	pop	r27
    a082:	af 91       	pop	r26
    a084:	9f 91       	pop	r25
    a086:	8f 91       	pop	r24
    a088:	7f 91       	pop	r23
    a08a:	6f 91       	pop	r22
    a08c:	5f 91       	pop	r21
    a08e:	4f 91       	pop	r20
    a090:	3f 91       	pop	r19
    a092:	2f 91       	pop	r18
    a094:	1f 91       	pop	r17
    a096:	0f 91       	pop	r16
    a098:	0f 90       	pop	r0
    a09a:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    a09e:	0f 90       	pop	r0
    a0a0:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    a0a4:	0f 90       	pop	r0
    a0a6:	1f 90       	pop	r1
    a0a8:	18 95       	reti

0000a0aa <get_interpolated_sine>:
PROGMEM_DECLARE(int8_t, PM_SINE_IP[PM_SINE_IP_COUNT]);


/* Linear interpolation with noise */
uint16_t get_interpolated_sine(uint16_t phase)
{
    a0aa:	cf 93       	push	r28
    a0ac:	df 93       	push	r29
    a0ae:	cd b7       	in	r28, 0x3d	; 61
    a0b0:	de b7       	in	r29, 0x3e	; 62
    a0b2:	69 97       	sbiw	r28, 0x19	; 25
    a0b4:	cd bf       	out	0x3d, r28	; 61
    a0b6:	de bf       	out	0x3e, r29	; 62
    a0b8:	88 8f       	std	Y+24, r24	; 0x18
    a0ba:	99 8f       	std	Y+25, r25	; 0x19
	/* SINE LUT */
	uint16_t left_x, rght_x, left_y, rght_y;
	rght_x = left_x = phase >> 4;
    a0bc:	88 8d       	ldd	r24, Y+24	; 0x18
    a0be:	99 8d       	ldd	r25, Y+25	; 0x19
    a0c0:	92 95       	swap	r25
    a0c2:	82 95       	swap	r24
    a0c4:	8f 70       	andi	r24, 0x0F	; 15
    a0c6:	89 27       	eor	r24, r25
    a0c8:	9f 70       	andi	r25, 0x0F	; 15
    a0ca:	89 27       	eor	r24, r25
    a0cc:	8b 83       	std	Y+3, r24	; 0x03
    a0ce:	9c 83       	std	Y+4, r25	; 0x04
    a0d0:	8b 81       	ldd	r24, Y+3	; 0x03
    a0d2:	9c 81       	ldd	r25, Y+4	; 0x04
    a0d4:	89 83       	std	Y+1, r24	; 0x01
    a0d6:	9a 83       	std	Y+2, r25	; 0x02
	if (++rght_x >= PM_SINE_COUNT) {
    a0d8:	89 81       	ldd	r24, Y+1	; 0x01
    a0da:	9a 81       	ldd	r25, Y+2	; 0x02
    a0dc:	01 96       	adiw	r24, 0x01	; 1
    a0de:	89 83       	std	Y+1, r24	; 0x01
    a0e0:	9a 83       	std	Y+2, r25	; 0x02
    a0e2:	89 81       	ldd	r24, Y+1	; 0x01
    a0e4:	9a 81       	ldd	r25, Y+2	; 0x02
    a0e6:	81 15       	cp	r24, r1
    a0e8:	90 41       	sbci	r25, 0x10	; 16
    a0ea:	28 f0       	brcs	.+10     	; 0xa0f6 <get_interpolated_sine+0x4c>
		rght_x -= PM_SINE_COUNT;
    a0ec:	89 81       	ldd	r24, Y+1	; 0x01
    a0ee:	9a 81       	ldd	r25, Y+2	; 0x02
    a0f0:	90 51       	subi	r25, 0x10	; 16
    a0f2:	89 83       	std	Y+1, r24	; 0x01
    a0f4:	9a 83       	std	Y+2, r25	; 0x02
	}
	left_y = PGM_READ_WORD(&(PM_SINE[left_x]));
    a0f6:	8b 81       	ldd	r24, Y+3	; 0x03
    a0f8:	9c 81       	ldd	r25, Y+4	; 0x04
    a0fa:	88 0f       	add	r24, r24
    a0fc:	99 1f       	adc	r25, r25
    a0fe:	8d 50       	subi	r24, 0x0D	; 13
    a100:	96 4f       	sbci	r25, 0xF6	; 246
    a102:	8d 83       	std	Y+5, r24	; 0x05
    a104:	9e 83       	std	Y+6, r25	; 0x06
    a106:	8d 81       	ldd	r24, Y+5	; 0x05
    a108:	9e 81       	ldd	r25, Y+6	; 0x06
    a10a:	fc 01       	movw	r30, r24
    a10c:	25 91       	lpm	r18, Z+
    a10e:	34 91       	lpm	r19, Z
    a110:	cf 01       	movw	r24, r30
    a112:	2f 83       	std	Y+7, r18	; 0x07
    a114:	38 87       	std	Y+8, r19	; 0x08
    a116:	8d 83       	std	Y+5, r24	; 0x05
    a118:	9e 83       	std	Y+6, r25	; 0x06
    a11a:	8f 81       	ldd	r24, Y+7	; 0x07
    a11c:	98 85       	ldd	r25, Y+8	; 0x08
    a11e:	89 87       	std	Y+9, r24	; 0x09
    a120:	9a 87       	std	Y+10, r25	; 0x0a
	rght_y = PGM_READ_WORD(&(PM_SINE[rght_x]));
    a122:	89 81       	ldd	r24, Y+1	; 0x01
    a124:	9a 81       	ldd	r25, Y+2	; 0x02
    a126:	88 0f       	add	r24, r24
    a128:	99 1f       	adc	r25, r25
    a12a:	8d 50       	subi	r24, 0x0D	; 13
    a12c:	96 4f       	sbci	r25, 0xF6	; 246
    a12e:	8b 87       	std	Y+11, r24	; 0x0b
    a130:	9c 87       	std	Y+12, r25	; 0x0c
    a132:	8b 85       	ldd	r24, Y+11	; 0x0b
    a134:	9c 85       	ldd	r25, Y+12	; 0x0c
    a136:	fc 01       	movw	r30, r24
    a138:	25 91       	lpm	r18, Z+
    a13a:	34 91       	lpm	r19, Z
    a13c:	cf 01       	movw	r24, r30
    a13e:	2d 87       	std	Y+13, r18	; 0x0d
    a140:	3e 87       	std	Y+14, r19	; 0x0e
    a142:	8b 87       	std	Y+11, r24	; 0x0b
    a144:	9c 87       	std	Y+12, r25	; 0x0c
    a146:	8d 85       	ldd	r24, Y+13	; 0x0d
    a148:	9e 85       	ldd	r25, Y+14	; 0x0e
    a14a:	8f 87       	std	Y+15, r24	; 0x0f
    a14c:	98 8b       	std	Y+16, r25	; 0x10

	/* INTERPOLATION LUT */
	uint16_t idx_y	= (uint16_t)((uint32_t)PM_SINE_MAX_STEP + rght_y - left_y);		// PM_SINE_MAX_STEP = +/-50
    a14e:	2f 85       	ldd	r18, Y+15	; 0x0f
    a150:	38 89       	ldd	r19, Y+16	; 0x10
    a152:	89 85       	ldd	r24, Y+9	; 0x09
    a154:	9a 85       	ldd	r25, Y+10	; 0x0a
    a156:	a9 01       	movw	r20, r18
    a158:	48 1b       	sub	r20, r24
    a15a:	59 0b       	sbc	r21, r25
    a15c:	ca 01       	movw	r24, r20
    a15e:	c4 96       	adiw	r24, 0x34	; 52
    a160:	89 8b       	std	Y+17, r24	; 0x11
    a162:	9a 8b       	std	Y+18, r25	; 0x12
	uint16_t idx	= (idx_y << 4) | (phase & 0x0f);
    a164:	89 89       	ldd	r24, Y+17	; 0x11
    a166:	9a 89       	ldd	r25, Y+18	; 0x12
    a168:	9c 01       	movw	r18, r24
    a16a:	22 95       	swap	r18
    a16c:	32 95       	swap	r19
    a16e:	30 7f       	andi	r19, 0xF0	; 240
    a170:	32 27       	eor	r19, r18
    a172:	20 7f       	andi	r18, 0xF0	; 240
    a174:	32 27       	eor	r19, r18
    a176:	88 8d       	ldd	r24, Y+24	; 0x18
    a178:	99 8d       	ldd	r25, Y+25	; 0x19
    a17a:	8f 70       	andi	r24, 0x0F	; 15
    a17c:	99 27       	eor	r25, r25
    a17e:	82 2b       	or	r24, r18
    a180:	93 2b       	or	r25, r19
    a182:	8b 8b       	std	Y+19, r24	; 0x13
    a184:	9c 8b       	std	Y+20, r25	; 0x14
	return left_y + (int8_t)PGM_READ_BYTE(&(PM_SINE_IP[idx]));
    a186:	8b 89       	ldd	r24, Y+19	; 0x13
    a188:	9c 89       	ldd	r25, Y+20	; 0x14
    a18a:	8d 50       	subi	r24, 0x0D	; 13
    a18c:	96 4d       	sbci	r25, 0xD6	; 214
    a18e:	8d 8b       	std	Y+21, r24	; 0x15
    a190:	9e 8b       	std	Y+22, r25	; 0x16
    a192:	8d 89       	ldd	r24, Y+21	; 0x15
    a194:	9e 89       	ldd	r25, Y+22	; 0x16
    a196:	fc 01       	movw	r30, r24
    a198:	84 91       	lpm	r24, Z
    a19a:	8f 8b       	std	Y+23, r24	; 0x17
    a19c:	8f 89       	ldd	r24, Y+23	; 0x17
    a19e:	28 2f       	mov	r18, r24
    a1a0:	88 0f       	add	r24, r24
    a1a2:	33 0b       	sbc	r19, r19
    a1a4:	89 85       	ldd	r24, Y+9	; 0x09
    a1a6:	9a 85       	ldd	r25, Y+10	; 0x0a
    a1a8:	82 0f       	add	r24, r18
    a1aa:	93 1f       	adc	r25, r19
}
    a1ac:	69 96       	adiw	r28, 0x19	; 25
    a1ae:	cd bf       	out	0x3d, r28	; 61
    a1b0:	de bf       	out	0x3e, r29	; 62
    a1b2:	df 91       	pop	r29
    a1b4:	cf 91       	pop	r28
    a1b6:	08 95       	ret

0000a1b8 <printHelp>:
PROGMEM_DECLARE(const char, PM_HELP_XO_2[]);
PROGMEM_DECLARE(const char, PM_IP_CMD_NewLine[]);
PROGMEM_DECLARE(const char, PM_IP_CMD_CmdLine[]);

void printHelp(void)
{
    a1b8:	cf 93       	push	r28
    a1ba:	df 93       	push	r29
    a1bc:	1f 92       	push	r1
    a1be:	1f 92       	push	r1
    a1c0:	cd b7       	in	r28, 0x3d	; 61
    a1c2:	de b7       	in	r29, 0x3e	; 62
	static bool s_again = false;

	int len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_HELP_HDR_1);
    a1c4:	83 e7       	ldi	r24, 0x73	; 115
    a1c6:	90 e3       	ldi	r25, 0x30	; 48
    a1c8:	89 2f       	mov	r24, r25
    a1ca:	8f 93       	push	r24
    a1cc:	83 e7       	ldi	r24, 0x73	; 115
    a1ce:	90 e3       	ldi	r25, 0x30	; 48
    a1d0:	8f 93       	push	r24
    a1d2:	1f 92       	push	r1
    a1d4:	80 e8       	ldi	r24, 0x80	; 128
    a1d6:	8f 93       	push	r24
    a1d8:	83 e0       	ldi	r24, 0x03	; 3
    a1da:	9c e2       	ldi	r25, 0x2C	; 44
    a1dc:	89 2f       	mov	r24, r25
    a1de:	8f 93       	push	r24
    a1e0:	83 e0       	ldi	r24, 0x03	; 3
    a1e2:	9c e2       	ldi	r25, 0x2C	; 44
    a1e4:	8f 93       	push	r24
    a1e6:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
    a1ea:	0f 90       	pop	r0
    a1ec:	0f 90       	pop	r0
    a1ee:	0f 90       	pop	r0
    a1f0:	0f 90       	pop	r0
    a1f2:	0f 90       	pop	r0
    a1f4:	0f 90       	pop	r0
    a1f6:	89 83       	std	Y+1, r24	; 0x01
    a1f8:	9a 83       	std	Y+2, r25	; 0x02
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    a1fa:	89 81       	ldd	r24, Y+1	; 0x01
    a1fc:	9a 81       	ldd	r25, Y+2	; 0x02
    a1fe:	81 38       	cpi	r24, 0x81	; 129
    a200:	91 05       	cpc	r25, r1
    a202:	10 f0       	brcs	.+4      	; 0xa208 <printHelp+0x50>
    a204:	80 e8       	ldi	r24, 0x80	; 128
    a206:	90 e0       	ldi	r25, 0x00	; 0
    a208:	40 e0       	ldi	r20, 0x00	; 0
    a20a:	68 2f       	mov	r22, r24
    a20c:	83 e0       	ldi	r24, 0x03	; 3
    a20e:	9c e2       	ldi	r25, 0x2C	; 44
    a210:	0e 94 0a 3b 	call	0x7614	; 0x7614 <udi_write_tx_buf>
	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_HELP_HDR_2);
    a214:	88 e8       	ldi	r24, 0x88	; 136
    a216:	90 e3       	ldi	r25, 0x30	; 48
    a218:	89 2f       	mov	r24, r25
    a21a:	8f 93       	push	r24
    a21c:	88 e8       	ldi	r24, 0x88	; 136
    a21e:	90 e3       	ldi	r25, 0x30	; 48
    a220:	8f 93       	push	r24
    a222:	1f 92       	push	r1
    a224:	80 e8       	ldi	r24, 0x80	; 128
    a226:	8f 93       	push	r24
    a228:	83 e0       	ldi	r24, 0x03	; 3
    a22a:	9c e2       	ldi	r25, 0x2C	; 44
    a22c:	89 2f       	mov	r24, r25
    a22e:	8f 93       	push	r24
    a230:	83 e0       	ldi	r24, 0x03	; 3
    a232:	9c e2       	ldi	r25, 0x2C	; 44
    a234:	8f 93       	push	r24
    a236:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
    a23a:	0f 90       	pop	r0
    a23c:	0f 90       	pop	r0
    a23e:	0f 90       	pop	r0
    a240:	0f 90       	pop	r0
    a242:	0f 90       	pop	r0
    a244:	0f 90       	pop	r0
    a246:	89 83       	std	Y+1, r24	; 0x01
    a248:	9a 83       	std	Y+2, r25	; 0x02
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    a24a:	89 81       	ldd	r24, Y+1	; 0x01
    a24c:	9a 81       	ldd	r25, Y+2	; 0x02
    a24e:	81 38       	cpi	r24, 0x81	; 129
    a250:	91 05       	cpc	r25, r1
    a252:	10 f0       	brcs	.+4      	; 0xa258 <printHelp+0xa0>
    a254:	80 e8       	ldi	r24, 0x80	; 128
    a256:	90 e0       	ldi	r25, 0x00	; 0
    a258:	40 e0       	ldi	r20, 0x00	; 0
    a25a:	68 2f       	mov	r22, r24
    a25c:	83 e0       	ldi	r24, 0x03	; 3
    a25e:	9c e2       	ldi	r25, 0x2C	; 44
    a260:	0e 94 0a 3b 	call	0x7614	; 0x7614 <udi_write_tx_buf>

	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_HELP_ADC_1);
    a264:	87 ea       	ldi	r24, 0xA7	; 167
    a266:	90 e3       	ldi	r25, 0x30	; 48
    a268:	89 2f       	mov	r24, r25
    a26a:	8f 93       	push	r24
    a26c:	87 ea       	ldi	r24, 0xA7	; 167
    a26e:	90 e3       	ldi	r25, 0x30	; 48
    a270:	8f 93       	push	r24
    a272:	1f 92       	push	r1
    a274:	80 e8       	ldi	r24, 0x80	; 128
    a276:	8f 93       	push	r24
    a278:	83 e0       	ldi	r24, 0x03	; 3
    a27a:	9c e2       	ldi	r25, 0x2C	; 44
    a27c:	89 2f       	mov	r24, r25
    a27e:	8f 93       	push	r24
    a280:	83 e0       	ldi	r24, 0x03	; 3
    a282:	9c e2       	ldi	r25, 0x2C	; 44
    a284:	8f 93       	push	r24
    a286:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
    a28a:	0f 90       	pop	r0
    a28c:	0f 90       	pop	r0
    a28e:	0f 90       	pop	r0
    a290:	0f 90       	pop	r0
    a292:	0f 90       	pop	r0
    a294:	0f 90       	pop	r0
    a296:	89 83       	std	Y+1, r24	; 0x01
    a298:	9a 83       	std	Y+2, r25	; 0x02
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    a29a:	89 81       	ldd	r24, Y+1	; 0x01
    a29c:	9a 81       	ldd	r25, Y+2	; 0x02
    a29e:	81 38       	cpi	r24, 0x81	; 129
    a2a0:	91 05       	cpc	r25, r1
    a2a2:	10 f0       	brcs	.+4      	; 0xa2a8 <printHelp+0xf0>
    a2a4:	80 e8       	ldi	r24, 0x80	; 128
    a2a6:	90 e0       	ldi	r25, 0x00	; 0
    a2a8:	40 e0       	ldi	r20, 0x00	; 0
    a2aa:	68 2f       	mov	r22, r24
    a2ac:	83 e0       	ldi	r24, 0x03	; 3
    a2ae:	9c e2       	ldi	r25, 0x2C	; 44
    a2b0:	0e 94 0a 3b 	call	0x7614	; 0x7614 <udi_write_tx_buf>
	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_HELP_ADC_2);
    a2b4:	89 ec       	ldi	r24, 0xC9	; 201
    a2b6:	90 e3       	ldi	r25, 0x30	; 48
    a2b8:	89 2f       	mov	r24, r25
    a2ba:	8f 93       	push	r24
    a2bc:	89 ec       	ldi	r24, 0xC9	; 201
    a2be:	90 e3       	ldi	r25, 0x30	; 48
    a2c0:	8f 93       	push	r24
    a2c2:	1f 92       	push	r1
    a2c4:	80 e8       	ldi	r24, 0x80	; 128
    a2c6:	8f 93       	push	r24
    a2c8:	83 e0       	ldi	r24, 0x03	; 3
    a2ca:	9c e2       	ldi	r25, 0x2C	; 44
    a2cc:	89 2f       	mov	r24, r25
    a2ce:	8f 93       	push	r24
    a2d0:	83 e0       	ldi	r24, 0x03	; 3
    a2d2:	9c e2       	ldi	r25, 0x2C	; 44
    a2d4:	8f 93       	push	r24
    a2d6:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
    a2da:	0f 90       	pop	r0
    a2dc:	0f 90       	pop	r0
    a2de:	0f 90       	pop	r0
    a2e0:	0f 90       	pop	r0
    a2e2:	0f 90       	pop	r0
    a2e4:	0f 90       	pop	r0
    a2e6:	89 83       	std	Y+1, r24	; 0x01
    a2e8:	9a 83       	std	Y+2, r25	; 0x02
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    a2ea:	89 81       	ldd	r24, Y+1	; 0x01
    a2ec:	9a 81       	ldd	r25, Y+2	; 0x02
    a2ee:	81 38       	cpi	r24, 0x81	; 129
    a2f0:	91 05       	cpc	r25, r1
    a2f2:	10 f0       	brcs	.+4      	; 0xa2f8 <printHelp+0x140>
    a2f4:	80 e8       	ldi	r24, 0x80	; 128
    a2f6:	90 e0       	ldi	r25, 0x00	; 0
    a2f8:	40 e0       	ldi	r20, 0x00	; 0
    a2fa:	68 2f       	mov	r22, r24
    a2fc:	83 e0       	ldi	r24, 0x03	; 3
    a2fe:	9c e2       	ldi	r25, 0x2C	; 44
    a300:	0e 94 0a 3b 	call	0x7614	; 0x7614 <udi_write_tx_buf>

	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_HELP_APRS_1);
    a304:	84 ee       	ldi	r24, 0xE4	; 228
    a306:	90 e3       	ldi	r25, 0x30	; 48
    a308:	89 2f       	mov	r24, r25
    a30a:	8f 93       	push	r24
    a30c:	84 ee       	ldi	r24, 0xE4	; 228
    a30e:	90 e3       	ldi	r25, 0x30	; 48
    a310:	8f 93       	push	r24
    a312:	1f 92       	push	r1
    a314:	80 e8       	ldi	r24, 0x80	; 128
    a316:	8f 93       	push	r24
    a318:	83 e0       	ldi	r24, 0x03	; 3
    a31a:	9c e2       	ldi	r25, 0x2C	; 44
    a31c:	89 2f       	mov	r24, r25
    a31e:	8f 93       	push	r24
    a320:	83 e0       	ldi	r24, 0x03	; 3
    a322:	9c e2       	ldi	r25, 0x2C	; 44
    a324:	8f 93       	push	r24
    a326:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
    a32a:	0f 90       	pop	r0
    a32c:	0f 90       	pop	r0
    a32e:	0f 90       	pop	r0
    a330:	0f 90       	pop	r0
    a332:	0f 90       	pop	r0
    a334:	0f 90       	pop	r0
    a336:	89 83       	std	Y+1, r24	; 0x01
    a338:	9a 83       	std	Y+2, r25	; 0x02
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    a33a:	89 81       	ldd	r24, Y+1	; 0x01
    a33c:	9a 81       	ldd	r25, Y+2	; 0x02
    a33e:	81 38       	cpi	r24, 0x81	; 129
    a340:	91 05       	cpc	r25, r1
    a342:	10 f0       	brcs	.+4      	; 0xa348 <printHelp+0x190>
    a344:	80 e8       	ldi	r24, 0x80	; 128
    a346:	90 e0       	ldi	r25, 0x00	; 0
    a348:	40 e0       	ldi	r20, 0x00	; 0
    a34a:	68 2f       	mov	r22, r24
    a34c:	83 e0       	ldi	r24, 0x03	; 3
    a34e:	9c e2       	ldi	r25, 0x2C	; 44
    a350:	0e 94 0a 3b 	call	0x7614	; 0x7614 <udi_write_tx_buf>
	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_HELP_APRS_2);
    a354:	8b ef       	ldi	r24, 0xFB	; 251
    a356:	90 e3       	ldi	r25, 0x30	; 48
    a358:	89 2f       	mov	r24, r25
    a35a:	8f 93       	push	r24
    a35c:	8b ef       	ldi	r24, 0xFB	; 251
    a35e:	90 e3       	ldi	r25, 0x30	; 48
    a360:	8f 93       	push	r24
    a362:	1f 92       	push	r1
    a364:	80 e8       	ldi	r24, 0x80	; 128
    a366:	8f 93       	push	r24
    a368:	83 e0       	ldi	r24, 0x03	; 3
    a36a:	9c e2       	ldi	r25, 0x2C	; 44
    a36c:	89 2f       	mov	r24, r25
    a36e:	8f 93       	push	r24
    a370:	83 e0       	ldi	r24, 0x03	; 3
    a372:	9c e2       	ldi	r25, 0x2C	; 44
    a374:	8f 93       	push	r24
    a376:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
    a37a:	0f 90       	pop	r0
    a37c:	0f 90       	pop	r0
    a37e:	0f 90       	pop	r0
    a380:	0f 90       	pop	r0
    a382:	0f 90       	pop	r0
    a384:	0f 90       	pop	r0
    a386:	89 83       	std	Y+1, r24	; 0x01
    a388:	9a 83       	std	Y+2, r25	; 0x02
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    a38a:	89 81       	ldd	r24, Y+1	; 0x01
    a38c:	9a 81       	ldd	r25, Y+2	; 0x02
    a38e:	81 38       	cpi	r24, 0x81	; 129
    a390:	91 05       	cpc	r25, r1
    a392:	10 f0       	brcs	.+4      	; 0xa398 <printHelp+0x1e0>
    a394:	80 e8       	ldi	r24, 0x80	; 128
    a396:	90 e0       	ldi	r25, 0x00	; 0
    a398:	40 e0       	ldi	r20, 0x00	; 0
    a39a:	68 2f       	mov	r22, r24
    a39c:	83 e0       	ldi	r24, 0x03	; 3
    a39e:	9c e2       	ldi	r25, 0x2C	; 44
    a3a0:	0e 94 0a 3b 	call	0x7614	; 0x7614 <udi_write_tx_buf>
	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_HELP_APRS_3);
    a3a4:	84 e1       	ldi	r24, 0x14	; 20
    a3a6:	91 e3       	ldi	r25, 0x31	; 49
    a3a8:	89 2f       	mov	r24, r25
    a3aa:	8f 93       	push	r24
    a3ac:	84 e1       	ldi	r24, 0x14	; 20
    a3ae:	91 e3       	ldi	r25, 0x31	; 49
    a3b0:	8f 93       	push	r24
    a3b2:	1f 92       	push	r1
    a3b4:	80 e8       	ldi	r24, 0x80	; 128
    a3b6:	8f 93       	push	r24
    a3b8:	83 e0       	ldi	r24, 0x03	; 3
    a3ba:	9c e2       	ldi	r25, 0x2C	; 44
    a3bc:	89 2f       	mov	r24, r25
    a3be:	8f 93       	push	r24
    a3c0:	83 e0       	ldi	r24, 0x03	; 3
    a3c2:	9c e2       	ldi	r25, 0x2C	; 44
    a3c4:	8f 93       	push	r24
    a3c6:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
    a3ca:	0f 90       	pop	r0
    a3cc:	0f 90       	pop	r0
    a3ce:	0f 90       	pop	r0
    a3d0:	0f 90       	pop	r0
    a3d2:	0f 90       	pop	r0
    a3d4:	0f 90       	pop	r0
    a3d6:	89 83       	std	Y+1, r24	; 0x01
    a3d8:	9a 83       	std	Y+2, r25	; 0x02
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    a3da:	89 81       	ldd	r24, Y+1	; 0x01
    a3dc:	9a 81       	ldd	r25, Y+2	; 0x02
    a3de:	81 38       	cpi	r24, 0x81	; 129
    a3e0:	91 05       	cpc	r25, r1
    a3e2:	10 f0       	brcs	.+4      	; 0xa3e8 <printHelp+0x230>
    a3e4:	80 e8       	ldi	r24, 0x80	; 128
    a3e6:	90 e0       	ldi	r25, 0x00	; 0
    a3e8:	40 e0       	ldi	r20, 0x00	; 0
    a3ea:	68 2f       	mov	r22, r24
    a3ec:	83 e0       	ldi	r24, 0x03	; 3
    a3ee:	9c e2       	ldi	r25, 0x2C	; 44
    a3f0:	0e 94 0a 3b 	call	0x7614	; 0x7614 <udi_write_tx_buf>
	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_HELP_APRS_4);
    a3f4:	8b e2       	ldi	r24, 0x2B	; 43
    a3f6:	91 e3       	ldi	r25, 0x31	; 49
    a3f8:	89 2f       	mov	r24, r25
    a3fa:	8f 93       	push	r24
    a3fc:	8b e2       	ldi	r24, 0x2B	; 43
    a3fe:	91 e3       	ldi	r25, 0x31	; 49
    a400:	8f 93       	push	r24
    a402:	1f 92       	push	r1
    a404:	80 e8       	ldi	r24, 0x80	; 128
    a406:	8f 93       	push	r24
    a408:	83 e0       	ldi	r24, 0x03	; 3
    a40a:	9c e2       	ldi	r25, 0x2C	; 44
    a40c:	89 2f       	mov	r24, r25
    a40e:	8f 93       	push	r24
    a410:	83 e0       	ldi	r24, 0x03	; 3
    a412:	9c e2       	ldi	r25, 0x2C	; 44
    a414:	8f 93       	push	r24
    a416:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
    a41a:	0f 90       	pop	r0
    a41c:	0f 90       	pop	r0
    a41e:	0f 90       	pop	r0
    a420:	0f 90       	pop	r0
    a422:	0f 90       	pop	r0
    a424:	0f 90       	pop	r0
    a426:	89 83       	std	Y+1, r24	; 0x01
    a428:	9a 83       	std	Y+2, r25	; 0x02
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    a42a:	89 81       	ldd	r24, Y+1	; 0x01
    a42c:	9a 81       	ldd	r25, Y+2	; 0x02
    a42e:	81 38       	cpi	r24, 0x81	; 129
    a430:	91 05       	cpc	r25, r1
    a432:	10 f0       	brcs	.+4      	; 0xa438 <printHelp+0x280>
    a434:	80 e8       	ldi	r24, 0x80	; 128
    a436:	90 e0       	ldi	r25, 0x00	; 0
    a438:	40 e0       	ldi	r20, 0x00	; 0
    a43a:	68 2f       	mov	r22, r24
    a43c:	83 e0       	ldi	r24, 0x03	; 3
    a43e:	9c e2       	ldi	r25, 0x2C	; 44
    a440:	0e 94 0a 3b 	call	0x7614	; 0x7614 <udi_write_tx_buf>
	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_HELP_APRS_5);
    a444:	86 e4       	ldi	r24, 0x46	; 70
    a446:	91 e3       	ldi	r25, 0x31	; 49
    a448:	89 2f       	mov	r24, r25
    a44a:	8f 93       	push	r24
    a44c:	86 e4       	ldi	r24, 0x46	; 70
    a44e:	91 e3       	ldi	r25, 0x31	; 49
    a450:	8f 93       	push	r24
    a452:	1f 92       	push	r1
    a454:	80 e8       	ldi	r24, 0x80	; 128
    a456:	8f 93       	push	r24
    a458:	83 e0       	ldi	r24, 0x03	; 3
    a45a:	9c e2       	ldi	r25, 0x2C	; 44
    a45c:	89 2f       	mov	r24, r25
    a45e:	8f 93       	push	r24
    a460:	83 e0       	ldi	r24, 0x03	; 3
    a462:	9c e2       	ldi	r25, 0x2C	; 44
    a464:	8f 93       	push	r24
    a466:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
    a46a:	0f 90       	pop	r0
    a46c:	0f 90       	pop	r0
    a46e:	0f 90       	pop	r0
    a470:	0f 90       	pop	r0
    a472:	0f 90       	pop	r0
    a474:	0f 90       	pop	r0
    a476:	89 83       	std	Y+1, r24	; 0x01
    a478:	9a 83       	std	Y+2, r25	; 0x02
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    a47a:	89 81       	ldd	r24, Y+1	; 0x01
    a47c:	9a 81       	ldd	r25, Y+2	; 0x02
    a47e:	81 38       	cpi	r24, 0x81	; 129
    a480:	91 05       	cpc	r25, r1
    a482:	10 f0       	brcs	.+4      	; 0xa488 <printHelp+0x2d0>
    a484:	80 e8       	ldi	r24, 0x80	; 128
    a486:	90 e0       	ldi	r25, 0x00	; 0
    a488:	40 e0       	ldi	r20, 0x00	; 0
    a48a:	68 2f       	mov	r22, r24
    a48c:	83 e0       	ldi	r24, 0x03	; 3
    a48e:	9c e2       	ldi	r25, 0x2C	; 44
    a490:	0e 94 0a 3b 	call	0x7614	; 0x7614 <udi_write_tx_buf>

	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_HELP_AT_1);
    a494:	8e e5       	ldi	r24, 0x5E	; 94
    a496:	91 e3       	ldi	r25, 0x31	; 49
    a498:	89 2f       	mov	r24, r25
    a49a:	8f 93       	push	r24
    a49c:	8e e5       	ldi	r24, 0x5E	; 94
    a49e:	91 e3       	ldi	r25, 0x31	; 49
    a4a0:	8f 93       	push	r24
    a4a2:	1f 92       	push	r1
    a4a4:	80 e8       	ldi	r24, 0x80	; 128
    a4a6:	8f 93       	push	r24
    a4a8:	83 e0       	ldi	r24, 0x03	; 3
    a4aa:	9c e2       	ldi	r25, 0x2C	; 44
    a4ac:	89 2f       	mov	r24, r25
    a4ae:	8f 93       	push	r24
    a4b0:	83 e0       	ldi	r24, 0x03	; 3
    a4b2:	9c e2       	ldi	r25, 0x2C	; 44
    a4b4:	8f 93       	push	r24
    a4b6:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
    a4ba:	0f 90       	pop	r0
    a4bc:	0f 90       	pop	r0
    a4be:	0f 90       	pop	r0
    a4c0:	0f 90       	pop	r0
    a4c2:	0f 90       	pop	r0
    a4c4:	0f 90       	pop	r0
    a4c6:	89 83       	std	Y+1, r24	; 0x01
    a4c8:	9a 83       	std	Y+2, r25	; 0x02
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    a4ca:	89 81       	ldd	r24, Y+1	; 0x01
    a4cc:	9a 81       	ldd	r25, Y+2	; 0x02
    a4ce:	81 38       	cpi	r24, 0x81	; 129
    a4d0:	91 05       	cpc	r25, r1
    a4d2:	10 f0       	brcs	.+4      	; 0xa4d8 <printHelp+0x320>
    a4d4:	80 e8       	ldi	r24, 0x80	; 128
    a4d6:	90 e0       	ldi	r25, 0x00	; 0
    a4d8:	40 e0       	ldi	r20, 0x00	; 0
    a4da:	68 2f       	mov	r22, r24
    a4dc:	83 e0       	ldi	r24, 0x03	; 3
    a4de:	9c e2       	ldi	r25, 0x2C	; 44
    a4e0:	0e 94 0a 3b 	call	0x7614	; 0x7614 <udi_write_tx_buf>

	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_HELP_BIAS_1);
    a4e4:	8e e7       	ldi	r24, 0x7E	; 126
    a4e6:	91 e3       	ldi	r25, 0x31	; 49
    a4e8:	89 2f       	mov	r24, r25
    a4ea:	8f 93       	push	r24
    a4ec:	8e e7       	ldi	r24, 0x7E	; 126
    a4ee:	91 e3       	ldi	r25, 0x31	; 49
    a4f0:	8f 93       	push	r24
    a4f2:	1f 92       	push	r1
    a4f4:	80 e8       	ldi	r24, 0x80	; 128
    a4f6:	8f 93       	push	r24
    a4f8:	83 e0       	ldi	r24, 0x03	; 3
    a4fa:	9c e2       	ldi	r25, 0x2C	; 44
    a4fc:	89 2f       	mov	r24, r25
    a4fe:	8f 93       	push	r24
    a500:	83 e0       	ldi	r24, 0x03	; 3
    a502:	9c e2       	ldi	r25, 0x2C	; 44
    a504:	8f 93       	push	r24
    a506:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
    a50a:	0f 90       	pop	r0
    a50c:	0f 90       	pop	r0
    a50e:	0f 90       	pop	r0
    a510:	0f 90       	pop	r0
    a512:	0f 90       	pop	r0
    a514:	0f 90       	pop	r0
    a516:	89 83       	std	Y+1, r24	; 0x01
    a518:	9a 83       	std	Y+2, r25	; 0x02
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    a51a:	89 81       	ldd	r24, Y+1	; 0x01
    a51c:	9a 81       	ldd	r25, Y+2	; 0x02
    a51e:	81 38       	cpi	r24, 0x81	; 129
    a520:	91 05       	cpc	r25, r1
    a522:	10 f0       	brcs	.+4      	; 0xa528 <printHelp+0x370>
    a524:	80 e8       	ldi	r24, 0x80	; 128
    a526:	90 e0       	ldi	r25, 0x00	; 0
    a528:	40 e0       	ldi	r20, 0x00	; 0
    a52a:	68 2f       	mov	r22, r24
    a52c:	83 e0       	ldi	r24, 0x03	; 3
    a52e:	9c e2       	ldi	r25, 0x2C	; 44
    a530:	0e 94 0a 3b 	call	0x7614	; 0x7614 <udi_write_tx_buf>
	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_HELP_BIAS_2);
    a534:	89 e9       	ldi	r24, 0x99	; 153
    a536:	91 e3       	ldi	r25, 0x31	; 49
    a538:	89 2f       	mov	r24, r25
    a53a:	8f 93       	push	r24
    a53c:	89 e9       	ldi	r24, 0x99	; 153
    a53e:	91 e3       	ldi	r25, 0x31	; 49
    a540:	8f 93       	push	r24
    a542:	1f 92       	push	r1
    a544:	80 e8       	ldi	r24, 0x80	; 128
    a546:	8f 93       	push	r24
    a548:	83 e0       	ldi	r24, 0x03	; 3
    a54a:	9c e2       	ldi	r25, 0x2C	; 44
    a54c:	89 2f       	mov	r24, r25
    a54e:	8f 93       	push	r24
    a550:	83 e0       	ldi	r24, 0x03	; 3
    a552:	9c e2       	ldi	r25, 0x2C	; 44
    a554:	8f 93       	push	r24
    a556:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
    a55a:	0f 90       	pop	r0
    a55c:	0f 90       	pop	r0
    a55e:	0f 90       	pop	r0
    a560:	0f 90       	pop	r0
    a562:	0f 90       	pop	r0
    a564:	0f 90       	pop	r0
    a566:	89 83       	std	Y+1, r24	; 0x01
    a568:	9a 83       	std	Y+2, r25	; 0x02
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    a56a:	89 81       	ldd	r24, Y+1	; 0x01
    a56c:	9a 81       	ldd	r25, Y+2	; 0x02
    a56e:	81 38       	cpi	r24, 0x81	; 129
    a570:	91 05       	cpc	r25, r1
    a572:	10 f0       	brcs	.+4      	; 0xa578 <printHelp+0x3c0>
    a574:	80 e8       	ldi	r24, 0x80	; 128
    a576:	90 e0       	ldi	r25, 0x00	; 0
    a578:	40 e0       	ldi	r20, 0x00	; 0
    a57a:	68 2f       	mov	r22, r24
    a57c:	83 e0       	ldi	r24, 0x03	; 3
    a57e:	9c e2       	ldi	r25, 0x2C	; 44
    a580:	0e 94 0a 3b 	call	0x7614	; 0x7614 <udi_write_tx_buf>

	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_HELP_BL_1);
    a584:	8c ea       	ldi	r24, 0xAC	; 172
    a586:	91 e3       	ldi	r25, 0x31	; 49
    a588:	89 2f       	mov	r24, r25
    a58a:	8f 93       	push	r24
    a58c:	8c ea       	ldi	r24, 0xAC	; 172
    a58e:	91 e3       	ldi	r25, 0x31	; 49
    a590:	8f 93       	push	r24
    a592:	1f 92       	push	r1
    a594:	80 e8       	ldi	r24, 0x80	; 128
    a596:	8f 93       	push	r24
    a598:	83 e0       	ldi	r24, 0x03	; 3
    a59a:	9c e2       	ldi	r25, 0x2C	; 44
    a59c:	89 2f       	mov	r24, r25
    a59e:	8f 93       	push	r24
    a5a0:	83 e0       	ldi	r24, 0x03	; 3
    a5a2:	9c e2       	ldi	r25, 0x2C	; 44
    a5a4:	8f 93       	push	r24
    a5a6:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
    a5aa:	0f 90       	pop	r0
    a5ac:	0f 90       	pop	r0
    a5ae:	0f 90       	pop	r0
    a5b0:	0f 90       	pop	r0
    a5b2:	0f 90       	pop	r0
    a5b4:	0f 90       	pop	r0
    a5b6:	89 83       	std	Y+1, r24	; 0x01
    a5b8:	9a 83       	std	Y+2, r25	; 0x02
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    a5ba:	89 81       	ldd	r24, Y+1	; 0x01
    a5bc:	9a 81       	ldd	r25, Y+2	; 0x02
    a5be:	81 38       	cpi	r24, 0x81	; 129
    a5c0:	91 05       	cpc	r25, r1
    a5c2:	10 f0       	brcs	.+4      	; 0xa5c8 <printHelp+0x410>
    a5c4:	80 e8       	ldi	r24, 0x80	; 128
    a5c6:	90 e0       	ldi	r25, 0x00	; 0
    a5c8:	40 e0       	ldi	r20, 0x00	; 0
    a5ca:	68 2f       	mov	r22, r24
    a5cc:	83 e0       	ldi	r24, 0x03	; 3
    a5ce:	9c e2       	ldi	r25, 0x2C	; 44
    a5d0:	0e 94 0a 3b 	call	0x7614	; 0x7614 <udi_write_tx_buf>
	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_HELP_BL_2);
    a5d4:	88 ec       	ldi	r24, 0xC8	; 200
    a5d6:	91 e3       	ldi	r25, 0x31	; 49
    a5d8:	89 2f       	mov	r24, r25
    a5da:	8f 93       	push	r24
    a5dc:	88 ec       	ldi	r24, 0xC8	; 200
    a5de:	91 e3       	ldi	r25, 0x31	; 49
    a5e0:	8f 93       	push	r24
    a5e2:	1f 92       	push	r1
    a5e4:	80 e8       	ldi	r24, 0x80	; 128
    a5e6:	8f 93       	push	r24
    a5e8:	83 e0       	ldi	r24, 0x03	; 3
    a5ea:	9c e2       	ldi	r25, 0x2C	; 44
    a5ec:	89 2f       	mov	r24, r25
    a5ee:	8f 93       	push	r24
    a5f0:	83 e0       	ldi	r24, 0x03	; 3
    a5f2:	9c e2       	ldi	r25, 0x2C	; 44
    a5f4:	8f 93       	push	r24
    a5f6:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
    a5fa:	0f 90       	pop	r0
    a5fc:	0f 90       	pop	r0
    a5fe:	0f 90       	pop	r0
    a600:	0f 90       	pop	r0
    a602:	0f 90       	pop	r0
    a604:	0f 90       	pop	r0
    a606:	89 83       	std	Y+1, r24	; 0x01
    a608:	9a 83       	std	Y+2, r25	; 0x02
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    a60a:	89 81       	ldd	r24, Y+1	; 0x01
    a60c:	9a 81       	ldd	r25, Y+2	; 0x02
    a60e:	81 38       	cpi	r24, 0x81	; 129
    a610:	91 05       	cpc	r25, r1
    a612:	10 f0       	brcs	.+4      	; 0xa618 <printHelp+0x460>
    a614:	80 e8       	ldi	r24, 0x80	; 128
    a616:	90 e0       	ldi	r25, 0x00	; 0
    a618:	40 e0       	ldi	r20, 0x00	; 0
    a61a:	68 2f       	mov	r22, r24
    a61c:	83 e0       	ldi	r24, 0x03	; 3
    a61e:	9c e2       	ldi	r25, 0x2C	; 44
    a620:	0e 94 0a 3b 	call	0x7614	; 0x7614 <udi_write_tx_buf>

	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_HELP_CAL_1);
    a624:	8a ee       	ldi	r24, 0xEA	; 234
    a626:	91 e3       	ldi	r25, 0x31	; 49
    a628:	89 2f       	mov	r24, r25
    a62a:	8f 93       	push	r24
    a62c:	8a ee       	ldi	r24, 0xEA	; 234
    a62e:	91 e3       	ldi	r25, 0x31	; 49
    a630:	8f 93       	push	r24
    a632:	1f 92       	push	r1
    a634:	80 e8       	ldi	r24, 0x80	; 128
    a636:	8f 93       	push	r24
    a638:	83 e0       	ldi	r24, 0x03	; 3
    a63a:	9c e2       	ldi	r25, 0x2C	; 44
    a63c:	89 2f       	mov	r24, r25
    a63e:	8f 93       	push	r24
    a640:	83 e0       	ldi	r24, 0x03	; 3
    a642:	9c e2       	ldi	r25, 0x2C	; 44
    a644:	8f 93       	push	r24
    a646:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
    a64a:	0f 90       	pop	r0
    a64c:	0f 90       	pop	r0
    a64e:	0f 90       	pop	r0
    a650:	0f 90       	pop	r0
    a652:	0f 90       	pop	r0
    a654:	0f 90       	pop	r0
    a656:	89 83       	std	Y+1, r24	; 0x01
    a658:	9a 83       	std	Y+2, r25	; 0x02
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    a65a:	89 81       	ldd	r24, Y+1	; 0x01
    a65c:	9a 81       	ldd	r25, Y+2	; 0x02
    a65e:	81 38       	cpi	r24, 0x81	; 129
    a660:	91 05       	cpc	r25, r1
    a662:	10 f0       	brcs	.+4      	; 0xa668 <printHelp+0x4b0>
    a664:	80 e8       	ldi	r24, 0x80	; 128
    a666:	90 e0       	ldi	r25, 0x00	; 0
    a668:	40 e0       	ldi	r20, 0x00	; 0
    a66a:	68 2f       	mov	r22, r24
    a66c:	83 e0       	ldi	r24, 0x03	; 3
    a66e:	9c e2       	ldi	r25, 0x2C	; 44
    a670:	0e 94 0a 3b 	call	0x7614	; 0x7614 <udi_write_tx_buf>
	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_HELP_CAL_2);
    a674:	8f e0       	ldi	r24, 0x0F	; 15
    a676:	92 e3       	ldi	r25, 0x32	; 50
    a678:	89 2f       	mov	r24, r25
    a67a:	8f 93       	push	r24
    a67c:	8f e0       	ldi	r24, 0x0F	; 15
    a67e:	92 e3       	ldi	r25, 0x32	; 50
    a680:	8f 93       	push	r24
    a682:	1f 92       	push	r1
    a684:	80 e8       	ldi	r24, 0x80	; 128
    a686:	8f 93       	push	r24
    a688:	83 e0       	ldi	r24, 0x03	; 3
    a68a:	9c e2       	ldi	r25, 0x2C	; 44
    a68c:	89 2f       	mov	r24, r25
    a68e:	8f 93       	push	r24
    a690:	83 e0       	ldi	r24, 0x03	; 3
    a692:	9c e2       	ldi	r25, 0x2C	; 44
    a694:	8f 93       	push	r24
    a696:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
    a69a:	0f 90       	pop	r0
    a69c:	0f 90       	pop	r0
    a69e:	0f 90       	pop	r0
    a6a0:	0f 90       	pop	r0
    a6a2:	0f 90       	pop	r0
    a6a4:	0f 90       	pop	r0
    a6a6:	89 83       	std	Y+1, r24	; 0x01
    a6a8:	9a 83       	std	Y+2, r25	; 0x02
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    a6aa:	89 81       	ldd	r24, Y+1	; 0x01
    a6ac:	9a 81       	ldd	r25, Y+2	; 0x02
    a6ae:	81 38       	cpi	r24, 0x81	; 129
    a6b0:	91 05       	cpc	r25, r1
    a6b2:	10 f0       	brcs	.+4      	; 0xa6b8 <printHelp+0x500>
    a6b4:	80 e8       	ldi	r24, 0x80	; 128
    a6b6:	90 e0       	ldi	r25, 0x00	; 0
    a6b8:	40 e0       	ldi	r20, 0x00	; 0
    a6ba:	68 2f       	mov	r22, r24
    a6bc:	83 e0       	ldi	r24, 0x03	; 3
    a6be:	9c e2       	ldi	r25, 0x2C	; 44
    a6c0:	0e 94 0a 3b 	call	0x7614	; 0x7614 <udi_write_tx_buf>
	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_HELP_CAL_3);
    a6c4:	8b e1       	ldi	r24, 0x1B	; 27
    a6c6:	92 e3       	ldi	r25, 0x32	; 50
    a6c8:	89 2f       	mov	r24, r25
    a6ca:	8f 93       	push	r24
    a6cc:	8b e1       	ldi	r24, 0x1B	; 27
    a6ce:	92 e3       	ldi	r25, 0x32	; 50
    a6d0:	8f 93       	push	r24
    a6d2:	1f 92       	push	r1
    a6d4:	80 e8       	ldi	r24, 0x80	; 128
    a6d6:	8f 93       	push	r24
    a6d8:	83 e0       	ldi	r24, 0x03	; 3
    a6da:	9c e2       	ldi	r25, 0x2C	; 44
    a6dc:	89 2f       	mov	r24, r25
    a6de:	8f 93       	push	r24
    a6e0:	83 e0       	ldi	r24, 0x03	; 3
    a6e2:	9c e2       	ldi	r25, 0x2C	; 44
    a6e4:	8f 93       	push	r24
    a6e6:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
    a6ea:	0f 90       	pop	r0
    a6ec:	0f 90       	pop	r0
    a6ee:	0f 90       	pop	r0
    a6f0:	0f 90       	pop	r0
    a6f2:	0f 90       	pop	r0
    a6f4:	0f 90       	pop	r0
    a6f6:	89 83       	std	Y+1, r24	; 0x01
    a6f8:	9a 83       	std	Y+2, r25	; 0x02
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    a6fa:	89 81       	ldd	r24, Y+1	; 0x01
    a6fc:	9a 81       	ldd	r25, Y+2	; 0x02
    a6fe:	81 38       	cpi	r24, 0x81	; 129
    a700:	91 05       	cpc	r25, r1
    a702:	10 f0       	brcs	.+4      	; 0xa708 <printHelp+0x550>
    a704:	80 e8       	ldi	r24, 0x80	; 128
    a706:	90 e0       	ldi	r25, 0x00	; 0
    a708:	40 e0       	ldi	r20, 0x00	; 0
    a70a:	68 2f       	mov	r22, r24
    a70c:	83 e0       	ldi	r24, 0x03	; 3
    a70e:	9c e2       	ldi	r25, 0x2C	; 44
    a710:	0e 94 0a 3b 	call	0x7614	; 0x7614 <udi_write_tx_buf>
	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_HELP_CAL_4);
    a714:	8a e4       	ldi	r24, 0x4A	; 74
    a716:	92 e3       	ldi	r25, 0x32	; 50
    a718:	89 2f       	mov	r24, r25
    a71a:	8f 93       	push	r24
    a71c:	8a e4       	ldi	r24, 0x4A	; 74
    a71e:	92 e3       	ldi	r25, 0x32	; 50
    a720:	8f 93       	push	r24
    a722:	1f 92       	push	r1
    a724:	80 e8       	ldi	r24, 0x80	; 128
    a726:	8f 93       	push	r24
    a728:	83 e0       	ldi	r24, 0x03	; 3
    a72a:	9c e2       	ldi	r25, 0x2C	; 44
    a72c:	89 2f       	mov	r24, r25
    a72e:	8f 93       	push	r24
    a730:	83 e0       	ldi	r24, 0x03	; 3
    a732:	9c e2       	ldi	r25, 0x2C	; 44
    a734:	8f 93       	push	r24
    a736:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
    a73a:	0f 90       	pop	r0
    a73c:	0f 90       	pop	r0
    a73e:	0f 90       	pop	r0
    a740:	0f 90       	pop	r0
    a742:	0f 90       	pop	r0
    a744:	0f 90       	pop	r0
    a746:	89 83       	std	Y+1, r24	; 0x01
    a748:	9a 83       	std	Y+2, r25	; 0x02
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    a74a:	89 81       	ldd	r24, Y+1	; 0x01
    a74c:	9a 81       	ldd	r25, Y+2	; 0x02
    a74e:	81 38       	cpi	r24, 0x81	; 129
    a750:	91 05       	cpc	r25, r1
    a752:	10 f0       	brcs	.+4      	; 0xa758 <printHelp+0x5a0>
    a754:	80 e8       	ldi	r24, 0x80	; 128
    a756:	90 e0       	ldi	r25, 0x00	; 0
    a758:	40 e0       	ldi	r20, 0x00	; 0
    a75a:	68 2f       	mov	r22, r24
    a75c:	83 e0       	ldi	r24, 0x03	; 3
    a75e:	9c e2       	ldi	r25, 0x2C	; 44
    a760:	0e 94 0a 3b 	call	0x7614	; 0x7614 <udi_write_tx_buf>
	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_HELP_CAL_5);
    a764:	89 e7       	ldi	r24, 0x79	; 121
    a766:	92 e3       	ldi	r25, 0x32	; 50
    a768:	89 2f       	mov	r24, r25
    a76a:	8f 93       	push	r24
    a76c:	89 e7       	ldi	r24, 0x79	; 121
    a76e:	92 e3       	ldi	r25, 0x32	; 50
    a770:	8f 93       	push	r24
    a772:	1f 92       	push	r1
    a774:	80 e8       	ldi	r24, 0x80	; 128
    a776:	8f 93       	push	r24
    a778:	83 e0       	ldi	r24, 0x03	; 3
    a77a:	9c e2       	ldi	r25, 0x2C	; 44
    a77c:	89 2f       	mov	r24, r25
    a77e:	8f 93       	push	r24
    a780:	83 e0       	ldi	r24, 0x03	; 3
    a782:	9c e2       	ldi	r25, 0x2C	; 44
    a784:	8f 93       	push	r24
    a786:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
    a78a:	0f 90       	pop	r0
    a78c:	0f 90       	pop	r0
    a78e:	0f 90       	pop	r0
    a790:	0f 90       	pop	r0
    a792:	0f 90       	pop	r0
    a794:	0f 90       	pop	r0
    a796:	89 83       	std	Y+1, r24	; 0x01
    a798:	9a 83       	std	Y+2, r25	; 0x02
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    a79a:	89 81       	ldd	r24, Y+1	; 0x01
    a79c:	9a 81       	ldd	r25, Y+2	; 0x02
    a79e:	81 38       	cpi	r24, 0x81	; 129
    a7a0:	91 05       	cpc	r25, r1
    a7a2:	10 f0       	brcs	.+4      	; 0xa7a8 <printHelp+0x5f0>
    a7a4:	80 e8       	ldi	r24, 0x80	; 128
    a7a6:	90 e0       	ldi	r25, 0x00	; 0
    a7a8:	40 e0       	ldi	r20, 0x00	; 0
    a7aa:	68 2f       	mov	r22, r24
    a7ac:	83 e0       	ldi	r24, 0x03	; 3
    a7ae:	9c e2       	ldi	r25, 0x2C	; 44
    a7b0:	0e 94 0a 3b 	call	0x7614	; 0x7614 <udi_write_tx_buf>
	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_HELP_CAL_6);
    a7b4:	88 ea       	ldi	r24, 0xA8	; 168
    a7b6:	92 e3       	ldi	r25, 0x32	; 50
    a7b8:	89 2f       	mov	r24, r25
    a7ba:	8f 93       	push	r24
    a7bc:	88 ea       	ldi	r24, 0xA8	; 168
    a7be:	92 e3       	ldi	r25, 0x32	; 50
    a7c0:	8f 93       	push	r24
    a7c2:	1f 92       	push	r1
    a7c4:	80 e8       	ldi	r24, 0x80	; 128
    a7c6:	8f 93       	push	r24
    a7c8:	83 e0       	ldi	r24, 0x03	; 3
    a7ca:	9c e2       	ldi	r25, 0x2C	; 44
    a7cc:	89 2f       	mov	r24, r25
    a7ce:	8f 93       	push	r24
    a7d0:	83 e0       	ldi	r24, 0x03	; 3
    a7d2:	9c e2       	ldi	r25, 0x2C	; 44
    a7d4:	8f 93       	push	r24
    a7d6:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
    a7da:	0f 90       	pop	r0
    a7dc:	0f 90       	pop	r0
    a7de:	0f 90       	pop	r0
    a7e0:	0f 90       	pop	r0
    a7e2:	0f 90       	pop	r0
    a7e4:	0f 90       	pop	r0
    a7e6:	89 83       	std	Y+1, r24	; 0x01
    a7e8:	9a 83       	std	Y+2, r25	; 0x02
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    a7ea:	89 81       	ldd	r24, Y+1	; 0x01
    a7ec:	9a 81       	ldd	r25, Y+2	; 0x02
    a7ee:	81 38       	cpi	r24, 0x81	; 129
    a7f0:	91 05       	cpc	r25, r1
    a7f2:	10 f0       	brcs	.+4      	; 0xa7f8 <printHelp+0x640>
    a7f4:	80 e8       	ldi	r24, 0x80	; 128
    a7f6:	90 e0       	ldi	r25, 0x00	; 0
    a7f8:	40 e0       	ldi	r20, 0x00	; 0
    a7fa:	68 2f       	mov	r22, r24
    a7fc:	83 e0       	ldi	r24, 0x03	; 3
    a7fe:	9c e2       	ldi	r25, 0x2C	; 44
    a800:	0e 94 0a 3b 	call	0x7614	; 0x7614 <udi_write_tx_buf>

	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_HELP_DAC_1);
    a804:	8c ec       	ldi	r24, 0xCC	; 204
    a806:	92 e3       	ldi	r25, 0x32	; 50
    a808:	89 2f       	mov	r24, r25
    a80a:	8f 93       	push	r24
    a80c:	8c ec       	ldi	r24, 0xCC	; 204
    a80e:	92 e3       	ldi	r25, 0x32	; 50
    a810:	8f 93       	push	r24
    a812:	1f 92       	push	r1
    a814:	80 e8       	ldi	r24, 0x80	; 128
    a816:	8f 93       	push	r24
    a818:	83 e0       	ldi	r24, 0x03	; 3
    a81a:	9c e2       	ldi	r25, 0x2C	; 44
    a81c:	89 2f       	mov	r24, r25
    a81e:	8f 93       	push	r24
    a820:	83 e0       	ldi	r24, 0x03	; 3
    a822:	9c e2       	ldi	r25, 0x2C	; 44
    a824:	8f 93       	push	r24
    a826:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
    a82a:	0f 90       	pop	r0
    a82c:	0f 90       	pop	r0
    a82e:	0f 90       	pop	r0
    a830:	0f 90       	pop	r0
    a832:	0f 90       	pop	r0
    a834:	0f 90       	pop	r0
    a836:	89 83       	std	Y+1, r24	; 0x01
    a838:	9a 83       	std	Y+2, r25	; 0x02
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    a83a:	89 81       	ldd	r24, Y+1	; 0x01
    a83c:	9a 81       	ldd	r25, Y+2	; 0x02
    a83e:	81 38       	cpi	r24, 0x81	; 129
    a840:	91 05       	cpc	r25, r1
    a842:	10 f0       	brcs	.+4      	; 0xa848 <printHelp+0x690>
    a844:	80 e8       	ldi	r24, 0x80	; 128
    a846:	90 e0       	ldi	r25, 0x00	; 0
    a848:	40 e0       	ldi	r20, 0x00	; 0
    a84a:	68 2f       	mov	r22, r24
    a84c:	83 e0       	ldi	r24, 0x03	; 3
    a84e:	9c e2       	ldi	r25, 0x2C	; 44
    a850:	0e 94 0a 3b 	call	0x7614	; 0x7614 <udi_write_tx_buf>
	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_HELP_DAC_2);
    a854:	85 ee       	ldi	r24, 0xE5	; 229
    a856:	92 e3       	ldi	r25, 0x32	; 50
    a858:	89 2f       	mov	r24, r25
    a85a:	8f 93       	push	r24
    a85c:	85 ee       	ldi	r24, 0xE5	; 229
    a85e:	92 e3       	ldi	r25, 0x32	; 50
    a860:	8f 93       	push	r24
    a862:	1f 92       	push	r1
    a864:	80 e8       	ldi	r24, 0x80	; 128
    a866:	8f 93       	push	r24
    a868:	83 e0       	ldi	r24, 0x03	; 3
    a86a:	9c e2       	ldi	r25, 0x2C	; 44
    a86c:	89 2f       	mov	r24, r25
    a86e:	8f 93       	push	r24
    a870:	83 e0       	ldi	r24, 0x03	; 3
    a872:	9c e2       	ldi	r25, 0x2C	; 44
    a874:	8f 93       	push	r24
    a876:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
    a87a:	0f 90       	pop	r0
    a87c:	0f 90       	pop	r0
    a87e:	0f 90       	pop	r0
    a880:	0f 90       	pop	r0
    a882:	0f 90       	pop	r0
    a884:	0f 90       	pop	r0
    a886:	89 83       	std	Y+1, r24	; 0x01
    a888:	9a 83       	std	Y+2, r25	; 0x02
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    a88a:	89 81       	ldd	r24, Y+1	; 0x01
    a88c:	9a 81       	ldd	r25, Y+2	; 0x02
    a88e:	81 38       	cpi	r24, 0x81	; 129
    a890:	91 05       	cpc	r25, r1
    a892:	10 f0       	brcs	.+4      	; 0xa898 <printHelp+0x6e0>
    a894:	80 e8       	ldi	r24, 0x80	; 128
    a896:	90 e0       	ldi	r25, 0x00	; 0
    a898:	40 e0       	ldi	r20, 0x00	; 0
    a89a:	68 2f       	mov	r22, r24
    a89c:	83 e0       	ldi	r24, 0x03	; 3
    a89e:	9c e2       	ldi	r25, 0x2C	; 44
    a8a0:	0e 94 0a 3b 	call	0x7614	; 0x7614 <udi_write_tx_buf>

	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_HELP_DDS_1);
    a8a4:	87 ef       	ldi	r24, 0xF7	; 247
    a8a6:	92 e3       	ldi	r25, 0x32	; 50
    a8a8:	89 2f       	mov	r24, r25
    a8aa:	8f 93       	push	r24
    a8ac:	87 ef       	ldi	r24, 0xF7	; 247
    a8ae:	92 e3       	ldi	r25, 0x32	; 50
    a8b0:	8f 93       	push	r24
    a8b2:	1f 92       	push	r1
    a8b4:	80 e8       	ldi	r24, 0x80	; 128
    a8b6:	8f 93       	push	r24
    a8b8:	83 e0       	ldi	r24, 0x03	; 3
    a8ba:	9c e2       	ldi	r25, 0x2C	; 44
    a8bc:	89 2f       	mov	r24, r25
    a8be:	8f 93       	push	r24
    a8c0:	83 e0       	ldi	r24, 0x03	; 3
    a8c2:	9c e2       	ldi	r25, 0x2C	; 44
    a8c4:	8f 93       	push	r24
    a8c6:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
    a8ca:	0f 90       	pop	r0
    a8cc:	0f 90       	pop	r0
    a8ce:	0f 90       	pop	r0
    a8d0:	0f 90       	pop	r0
    a8d2:	0f 90       	pop	r0
    a8d4:	0f 90       	pop	r0
    a8d6:	89 83       	std	Y+1, r24	; 0x01
    a8d8:	9a 83       	std	Y+2, r25	; 0x02
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    a8da:	89 81       	ldd	r24, Y+1	; 0x01
    a8dc:	9a 81       	ldd	r25, Y+2	; 0x02
    a8de:	81 38       	cpi	r24, 0x81	; 129
    a8e0:	91 05       	cpc	r25, r1
    a8e2:	10 f0       	brcs	.+4      	; 0xa8e8 <printHelp+0x730>
    a8e4:	80 e8       	ldi	r24, 0x80	; 128
    a8e6:	90 e0       	ldi	r25, 0x00	; 0
    a8e8:	40 e0       	ldi	r20, 0x00	; 0
    a8ea:	68 2f       	mov	r22, r24
    a8ec:	83 e0       	ldi	r24, 0x03	; 3
    a8ee:	9c e2       	ldi	r25, 0x2C	; 44
    a8f0:	0e 94 0a 3b 	call	0x7614	; 0x7614 <udi_write_tx_buf>
	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_HELP_DDS_2);
    a8f4:	89 e1       	ldi	r24, 0x19	; 25
    a8f6:	93 e3       	ldi	r25, 0x33	; 51
    a8f8:	89 2f       	mov	r24, r25
    a8fa:	8f 93       	push	r24
    a8fc:	89 e1       	ldi	r24, 0x19	; 25
    a8fe:	93 e3       	ldi	r25, 0x33	; 51
    a900:	8f 93       	push	r24
    a902:	1f 92       	push	r1
    a904:	80 e8       	ldi	r24, 0x80	; 128
    a906:	8f 93       	push	r24
    a908:	83 e0       	ldi	r24, 0x03	; 3
    a90a:	9c e2       	ldi	r25, 0x2C	; 44
    a90c:	89 2f       	mov	r24, r25
    a90e:	8f 93       	push	r24
    a910:	83 e0       	ldi	r24, 0x03	; 3
    a912:	9c e2       	ldi	r25, 0x2C	; 44
    a914:	8f 93       	push	r24
    a916:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
    a91a:	0f 90       	pop	r0
    a91c:	0f 90       	pop	r0
    a91e:	0f 90       	pop	r0
    a920:	0f 90       	pop	r0
    a922:	0f 90       	pop	r0
    a924:	0f 90       	pop	r0
    a926:	89 83       	std	Y+1, r24	; 0x01
    a928:	9a 83       	std	Y+2, r25	; 0x02
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    a92a:	89 81       	ldd	r24, Y+1	; 0x01
    a92c:	9a 81       	ldd	r25, Y+2	; 0x02
    a92e:	81 38       	cpi	r24, 0x81	; 129
    a930:	91 05       	cpc	r25, r1
    a932:	10 f0       	brcs	.+4      	; 0xa938 <printHelp+0x780>
    a934:	80 e8       	ldi	r24, 0x80	; 128
    a936:	90 e0       	ldi	r25, 0x00	; 0
    a938:	40 e0       	ldi	r20, 0x00	; 0
    a93a:	68 2f       	mov	r22, r24
    a93c:	83 e0       	ldi	r24, 0x03	; 3
    a93e:	9c e2       	ldi	r25, 0x2C	; 44
    a940:	0e 94 0a 3b 	call	0x7614	; 0x7614 <udi_write_tx_buf>
	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_HELP_DDS_3);
    a944:	87 e2       	ldi	r24, 0x27	; 39
    a946:	93 e3       	ldi	r25, 0x33	; 51
    a948:	89 2f       	mov	r24, r25
    a94a:	8f 93       	push	r24
    a94c:	87 e2       	ldi	r24, 0x27	; 39
    a94e:	93 e3       	ldi	r25, 0x33	; 51
    a950:	8f 93       	push	r24
    a952:	1f 92       	push	r1
    a954:	80 e8       	ldi	r24, 0x80	; 128
    a956:	8f 93       	push	r24
    a958:	83 e0       	ldi	r24, 0x03	; 3
    a95a:	9c e2       	ldi	r25, 0x2C	; 44
    a95c:	89 2f       	mov	r24, r25
    a95e:	8f 93       	push	r24
    a960:	83 e0       	ldi	r24, 0x03	; 3
    a962:	9c e2       	ldi	r25, 0x2C	; 44
    a964:	8f 93       	push	r24
    a966:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
    a96a:	0f 90       	pop	r0
    a96c:	0f 90       	pop	r0
    a96e:	0f 90       	pop	r0
    a970:	0f 90       	pop	r0
    a972:	0f 90       	pop	r0
    a974:	0f 90       	pop	r0
    a976:	89 83       	std	Y+1, r24	; 0x01
    a978:	9a 83       	std	Y+2, r25	; 0x02
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    a97a:	89 81       	ldd	r24, Y+1	; 0x01
    a97c:	9a 81       	ldd	r25, Y+2	; 0x02
    a97e:	81 38       	cpi	r24, 0x81	; 129
    a980:	91 05       	cpc	r25, r1
    a982:	10 f0       	brcs	.+4      	; 0xa988 <printHelp+0x7d0>
    a984:	80 e8       	ldi	r24, 0x80	; 128
    a986:	90 e0       	ldi	r25, 0x00	; 0
    a988:	40 e0       	ldi	r20, 0x00	; 0
    a98a:	68 2f       	mov	r22, r24
    a98c:	83 e0       	ldi	r24, 0x03	; 3
    a98e:	9c e2       	ldi	r25, 0x2C	; 44
    a990:	0e 94 0a 3b 	call	0x7614	; 0x7614 <udi_write_tx_buf>

	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_HELP_EB_1);
    a994:	8c e4       	ldi	r24, 0x4C	; 76
    a996:	93 e3       	ldi	r25, 0x33	; 51
    a998:	89 2f       	mov	r24, r25
    a99a:	8f 93       	push	r24
    a99c:	8c e4       	ldi	r24, 0x4C	; 76
    a99e:	93 e3       	ldi	r25, 0x33	; 51
    a9a0:	8f 93       	push	r24
    a9a2:	1f 92       	push	r1
    a9a4:	80 e8       	ldi	r24, 0x80	; 128
    a9a6:	8f 93       	push	r24
    a9a8:	83 e0       	ldi	r24, 0x03	; 3
    a9aa:	9c e2       	ldi	r25, 0x2C	; 44
    a9ac:	89 2f       	mov	r24, r25
    a9ae:	8f 93       	push	r24
    a9b0:	83 e0       	ldi	r24, 0x03	; 3
    a9b2:	9c e2       	ldi	r25, 0x2C	; 44
    a9b4:	8f 93       	push	r24
    a9b6:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
    a9ba:	0f 90       	pop	r0
    a9bc:	0f 90       	pop	r0
    a9be:	0f 90       	pop	r0
    a9c0:	0f 90       	pop	r0
    a9c2:	0f 90       	pop	r0
    a9c4:	0f 90       	pop	r0
    a9c6:	89 83       	std	Y+1, r24	; 0x01
    a9c8:	9a 83       	std	Y+2, r25	; 0x02
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    a9ca:	89 81       	ldd	r24, Y+1	; 0x01
    a9cc:	9a 81       	ldd	r25, Y+2	; 0x02
    a9ce:	81 38       	cpi	r24, 0x81	; 129
    a9d0:	91 05       	cpc	r25, r1
    a9d2:	10 f0       	brcs	.+4      	; 0xa9d8 <printHelp+0x820>
    a9d4:	80 e8       	ldi	r24, 0x80	; 128
    a9d6:	90 e0       	ldi	r25, 0x00	; 0
    a9d8:	40 e0       	ldi	r20, 0x00	; 0
    a9da:	68 2f       	mov	r22, r24
    a9dc:	83 e0       	ldi	r24, 0x03	; 3
    a9de:	9c e2       	ldi	r25, 0x2C	; 44
    a9e0:	0e 94 0a 3b 	call	0x7614	; 0x7614 <udi_write_tx_buf>

	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_HELP_ENV_T_1);
    a9e4:	8c e6       	ldi	r24, 0x6C	; 108
    a9e6:	93 e3       	ldi	r25, 0x33	; 51
    a9e8:	89 2f       	mov	r24, r25
    a9ea:	8f 93       	push	r24
    a9ec:	8c e6       	ldi	r24, 0x6C	; 108
    a9ee:	93 e3       	ldi	r25, 0x33	; 51
    a9f0:	8f 93       	push	r24
    a9f2:	1f 92       	push	r1
    a9f4:	80 e8       	ldi	r24, 0x80	; 128
    a9f6:	8f 93       	push	r24
    a9f8:	83 e0       	ldi	r24, 0x03	; 3
    a9fa:	9c e2       	ldi	r25, 0x2C	; 44
    a9fc:	89 2f       	mov	r24, r25
    a9fe:	8f 93       	push	r24
    aa00:	83 e0       	ldi	r24, 0x03	; 3
    aa02:	9c e2       	ldi	r25, 0x2C	; 44
    aa04:	8f 93       	push	r24
    aa06:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
    aa0a:	0f 90       	pop	r0
    aa0c:	0f 90       	pop	r0
    aa0e:	0f 90       	pop	r0
    aa10:	0f 90       	pop	r0
    aa12:	0f 90       	pop	r0
    aa14:	0f 90       	pop	r0
    aa16:	89 83       	std	Y+1, r24	; 0x01
    aa18:	9a 83       	std	Y+2, r25	; 0x02
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    aa1a:	89 81       	ldd	r24, Y+1	; 0x01
    aa1c:	9a 81       	ldd	r25, Y+2	; 0x02
    aa1e:	81 38       	cpi	r24, 0x81	; 129
    aa20:	91 05       	cpc	r25, r1
    aa22:	10 f0       	brcs	.+4      	; 0xaa28 <printHelp+0x870>
    aa24:	80 e8       	ldi	r24, 0x80	; 128
    aa26:	90 e0       	ldi	r25, 0x00	; 0
    aa28:	40 e0       	ldi	r20, 0x00	; 0
    aa2a:	68 2f       	mov	r22, r24
    aa2c:	83 e0       	ldi	r24, 0x03	; 3
    aa2e:	9c e2       	ldi	r25, 0x2C	; 44
    aa30:	0e 94 0a 3b 	call	0x7614	; 0x7614 <udi_write_tx_buf>

	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_HELP_GSM_1);
    aa34:	83 e9       	ldi	r24, 0x93	; 147
    aa36:	93 e3       	ldi	r25, 0x33	; 51
    aa38:	89 2f       	mov	r24, r25
    aa3a:	8f 93       	push	r24
    aa3c:	83 e9       	ldi	r24, 0x93	; 147
    aa3e:	93 e3       	ldi	r25, 0x33	; 51
    aa40:	8f 93       	push	r24
    aa42:	1f 92       	push	r1
    aa44:	80 e8       	ldi	r24, 0x80	; 128
    aa46:	8f 93       	push	r24
    aa48:	83 e0       	ldi	r24, 0x03	; 3
    aa4a:	9c e2       	ldi	r25, 0x2C	; 44
    aa4c:	89 2f       	mov	r24, r25
    aa4e:	8f 93       	push	r24
    aa50:	83 e0       	ldi	r24, 0x03	; 3
    aa52:	9c e2       	ldi	r25, 0x2C	; 44
    aa54:	8f 93       	push	r24
    aa56:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
    aa5a:	0f 90       	pop	r0
    aa5c:	0f 90       	pop	r0
    aa5e:	0f 90       	pop	r0
    aa60:	0f 90       	pop	r0
    aa62:	0f 90       	pop	r0
    aa64:	0f 90       	pop	r0
    aa66:	89 83       	std	Y+1, r24	; 0x01
    aa68:	9a 83       	std	Y+2, r25	; 0x02
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    aa6a:	89 81       	ldd	r24, Y+1	; 0x01
    aa6c:	9a 81       	ldd	r25, Y+2	; 0x02
    aa6e:	81 38       	cpi	r24, 0x81	; 129
    aa70:	91 05       	cpc	r25, r1
    aa72:	10 f0       	brcs	.+4      	; 0xaa78 <printHelp+0x8c0>
    aa74:	80 e8       	ldi	r24, 0x80	; 128
    aa76:	90 e0       	ldi	r25, 0x00	; 0
    aa78:	40 e0       	ldi	r20, 0x00	; 0
    aa7a:	68 2f       	mov	r22, r24
    aa7c:	83 e0       	ldi	r24, 0x03	; 3
    aa7e:	9c e2       	ldi	r25, 0x2C	; 44
    aa80:	0e 94 0a 3b 	call	0x7614	; 0x7614 <udi_write_tx_buf>
	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_HELP_GSM_2);
    aa84:	89 ea       	ldi	r24, 0xA9	; 169
    aa86:	93 e3       	ldi	r25, 0x33	; 51
    aa88:	89 2f       	mov	r24, r25
    aa8a:	8f 93       	push	r24
    aa8c:	89 ea       	ldi	r24, 0xA9	; 169
    aa8e:	93 e3       	ldi	r25, 0x33	; 51
    aa90:	8f 93       	push	r24
    aa92:	1f 92       	push	r1
    aa94:	80 e8       	ldi	r24, 0x80	; 128
    aa96:	8f 93       	push	r24
    aa98:	83 e0       	ldi	r24, 0x03	; 3
    aa9a:	9c e2       	ldi	r25, 0x2C	; 44
    aa9c:	89 2f       	mov	r24, r25
    aa9e:	8f 93       	push	r24
    aaa0:	83 e0       	ldi	r24, 0x03	; 3
    aaa2:	9c e2       	ldi	r25, 0x2C	; 44
    aaa4:	8f 93       	push	r24
    aaa6:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
    aaaa:	0f 90       	pop	r0
    aaac:	0f 90       	pop	r0
    aaae:	0f 90       	pop	r0
    aab0:	0f 90       	pop	r0
    aab2:	0f 90       	pop	r0
    aab4:	0f 90       	pop	r0
    aab6:	89 83       	std	Y+1, r24	; 0x01
    aab8:	9a 83       	std	Y+2, r25	; 0x02
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    aaba:	89 81       	ldd	r24, Y+1	; 0x01
    aabc:	9a 81       	ldd	r25, Y+2	; 0x02
    aabe:	81 38       	cpi	r24, 0x81	; 129
    aac0:	91 05       	cpc	r25, r1
    aac2:	10 f0       	brcs	.+4      	; 0xaac8 <printHelp+0x910>
    aac4:	80 e8       	ldi	r24, 0x80	; 128
    aac6:	90 e0       	ldi	r25, 0x00	; 0
    aac8:	40 e0       	ldi	r20, 0x00	; 0
    aaca:	68 2f       	mov	r22, r24
    aacc:	83 e0       	ldi	r24, 0x03	; 3
    aace:	9c e2       	ldi	r25, 0x2C	; 44
    aad0:	0e 94 0a 3b 	call	0x7614	; 0x7614 <udi_write_tx_buf>
	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_HELP_GSM_3);
    aad4:	8d ec       	ldi	r24, 0xCD	; 205
    aad6:	93 e3       	ldi	r25, 0x33	; 51
    aad8:	89 2f       	mov	r24, r25
    aada:	8f 93       	push	r24
    aadc:	8d ec       	ldi	r24, 0xCD	; 205
    aade:	93 e3       	ldi	r25, 0x33	; 51
    aae0:	8f 93       	push	r24
    aae2:	1f 92       	push	r1
    aae4:	80 e8       	ldi	r24, 0x80	; 128
    aae6:	8f 93       	push	r24
    aae8:	83 e0       	ldi	r24, 0x03	; 3
    aaea:	9c e2       	ldi	r25, 0x2C	; 44
    aaec:	89 2f       	mov	r24, r25
    aaee:	8f 93       	push	r24
    aaf0:	83 e0       	ldi	r24, 0x03	; 3
    aaf2:	9c e2       	ldi	r25, 0x2C	; 44
    aaf4:	8f 93       	push	r24
    aaf6:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
    aafa:	0f 90       	pop	r0
    aafc:	0f 90       	pop	r0
    aafe:	0f 90       	pop	r0
    ab00:	0f 90       	pop	r0
    ab02:	0f 90       	pop	r0
    ab04:	0f 90       	pop	r0
    ab06:	89 83       	std	Y+1, r24	; 0x01
    ab08:	9a 83       	std	Y+2, r25	; 0x02
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    ab0a:	89 81       	ldd	r24, Y+1	; 0x01
    ab0c:	9a 81       	ldd	r25, Y+2	; 0x02
    ab0e:	81 38       	cpi	r24, 0x81	; 129
    ab10:	91 05       	cpc	r25, r1
    ab12:	10 f0       	brcs	.+4      	; 0xab18 <printHelp+0x960>
    ab14:	80 e8       	ldi	r24, 0x80	; 128
    ab16:	90 e0       	ldi	r25, 0x00	; 0
    ab18:	40 e0       	ldi	r20, 0x00	; 0
    ab1a:	68 2f       	mov	r22, r24
    ab1c:	83 e0       	ldi	r24, 0x03	; 3
    ab1e:	9c e2       	ldi	r25, 0x2C	; 44
    ab20:	0e 94 0a 3b 	call	0x7614	; 0x7614 <udi_write_tx_buf>

	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_HELP_HELP_1);
    ab24:	8a ef       	ldi	r24, 0xFA	; 250
    ab26:	93 e3       	ldi	r25, 0x33	; 51
    ab28:	89 2f       	mov	r24, r25
    ab2a:	8f 93       	push	r24
    ab2c:	8a ef       	ldi	r24, 0xFA	; 250
    ab2e:	93 e3       	ldi	r25, 0x33	; 51
    ab30:	8f 93       	push	r24
    ab32:	1f 92       	push	r1
    ab34:	80 e8       	ldi	r24, 0x80	; 128
    ab36:	8f 93       	push	r24
    ab38:	83 e0       	ldi	r24, 0x03	; 3
    ab3a:	9c e2       	ldi	r25, 0x2C	; 44
    ab3c:	89 2f       	mov	r24, r25
    ab3e:	8f 93       	push	r24
    ab40:	83 e0       	ldi	r24, 0x03	; 3
    ab42:	9c e2       	ldi	r25, 0x2C	; 44
    ab44:	8f 93       	push	r24
    ab46:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
    ab4a:	0f 90       	pop	r0
    ab4c:	0f 90       	pop	r0
    ab4e:	0f 90       	pop	r0
    ab50:	0f 90       	pop	r0
    ab52:	0f 90       	pop	r0
    ab54:	0f 90       	pop	r0
    ab56:	89 83       	std	Y+1, r24	; 0x01
    ab58:	9a 83       	std	Y+2, r25	; 0x02
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    ab5a:	89 81       	ldd	r24, Y+1	; 0x01
    ab5c:	9a 81       	ldd	r25, Y+2	; 0x02
    ab5e:	81 38       	cpi	r24, 0x81	; 129
    ab60:	91 05       	cpc	r25, r1
    ab62:	10 f0       	brcs	.+4      	; 0xab68 <printHelp+0x9b0>
    ab64:	80 e8       	ldi	r24, 0x80	; 128
    ab66:	90 e0       	ldi	r25, 0x00	; 0
    ab68:	40 e0       	ldi	r20, 0x00	; 0
    ab6a:	68 2f       	mov	r22, r24
    ab6c:	83 e0       	ldi	r24, 0x03	; 3
    ab6e:	9c e2       	ldi	r25, 0x2C	; 44
    ab70:	0e 94 0a 3b 	call	0x7614	; 0x7614 <udi_write_tx_buf>
	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_HELP_HELP_2);
    ab74:	87 e1       	ldi	r24, 0x17	; 23
    ab76:	94 e3       	ldi	r25, 0x34	; 52
    ab78:	89 2f       	mov	r24, r25
    ab7a:	8f 93       	push	r24
    ab7c:	87 e1       	ldi	r24, 0x17	; 23
    ab7e:	94 e3       	ldi	r25, 0x34	; 52
    ab80:	8f 93       	push	r24
    ab82:	1f 92       	push	r1
    ab84:	80 e8       	ldi	r24, 0x80	; 128
    ab86:	8f 93       	push	r24
    ab88:	83 e0       	ldi	r24, 0x03	; 3
    ab8a:	9c e2       	ldi	r25, 0x2C	; 44
    ab8c:	89 2f       	mov	r24, r25
    ab8e:	8f 93       	push	r24
    ab90:	83 e0       	ldi	r24, 0x03	; 3
    ab92:	9c e2       	ldi	r25, 0x2C	; 44
    ab94:	8f 93       	push	r24
    ab96:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
    ab9a:	0f 90       	pop	r0
    ab9c:	0f 90       	pop	r0
    ab9e:	0f 90       	pop	r0
    aba0:	0f 90       	pop	r0
    aba2:	0f 90       	pop	r0
    aba4:	0f 90       	pop	r0
    aba6:	89 83       	std	Y+1, r24	; 0x01
    aba8:	9a 83       	std	Y+2, r25	; 0x02
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    abaa:	89 81       	ldd	r24, Y+1	; 0x01
    abac:	9a 81       	ldd	r25, Y+2	; 0x02
    abae:	81 38       	cpi	r24, 0x81	; 129
    abb0:	91 05       	cpc	r25, r1
    abb2:	10 f0       	brcs	.+4      	; 0xabb8 <printHelp+0xa00>
    abb4:	80 e8       	ldi	r24, 0x80	; 128
    abb6:	90 e0       	ldi	r25, 0x00	; 0
    abb8:	40 e0       	ldi	r20, 0x00	; 0
    abba:	68 2f       	mov	r22, r24
    abbc:	83 e0       	ldi	r24, 0x03	; 3
    abbe:	9c e2       	ldi	r25, 0x2C	; 44
    abc0:	0e 94 0a 3b 	call	0x7614	; 0x7614 <udi_write_tx_buf>

	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_HELP_INFO_1);
    abc4:	86 e3       	ldi	r24, 0x36	; 54
    abc6:	94 e3       	ldi	r25, 0x34	; 52
    abc8:	89 2f       	mov	r24, r25
    abca:	8f 93       	push	r24
    abcc:	86 e3       	ldi	r24, 0x36	; 54
    abce:	94 e3       	ldi	r25, 0x34	; 52
    abd0:	8f 93       	push	r24
    abd2:	1f 92       	push	r1
    abd4:	80 e8       	ldi	r24, 0x80	; 128
    abd6:	8f 93       	push	r24
    abd8:	83 e0       	ldi	r24, 0x03	; 3
    abda:	9c e2       	ldi	r25, 0x2C	; 44
    abdc:	89 2f       	mov	r24, r25
    abde:	8f 93       	push	r24
    abe0:	83 e0       	ldi	r24, 0x03	; 3
    abe2:	9c e2       	ldi	r25, 0x2C	; 44
    abe4:	8f 93       	push	r24
    abe6:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
    abea:	0f 90       	pop	r0
    abec:	0f 90       	pop	r0
    abee:	0f 90       	pop	r0
    abf0:	0f 90       	pop	r0
    abf2:	0f 90       	pop	r0
    abf4:	0f 90       	pop	r0
    abf6:	89 83       	std	Y+1, r24	; 0x01
    abf8:	9a 83       	std	Y+2, r25	; 0x02
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    abfa:	89 81       	ldd	r24, Y+1	; 0x01
    abfc:	9a 81       	ldd	r25, Y+2	; 0x02
    abfe:	81 38       	cpi	r24, 0x81	; 129
    ac00:	91 05       	cpc	r25, r1
    ac02:	10 f0       	brcs	.+4      	; 0xac08 <printHelp+0xa50>
    ac04:	80 e8       	ldi	r24, 0x80	; 128
    ac06:	90 e0       	ldi	r25, 0x00	; 0
    ac08:	40 e0       	ldi	r20, 0x00	; 0
    ac0a:	68 2f       	mov	r22, r24
    ac0c:	83 e0       	ldi	r24, 0x03	; 3
    ac0e:	9c e2       	ldi	r25, 0x2C	; 44
    ac10:	0e 94 0a 3b 	call	0x7614	; 0x7614 <udi_write_tx_buf>
	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_HELP_INFO_2);
    ac14:	85 e5       	ldi	r24, 0x55	; 85
    ac16:	94 e3       	ldi	r25, 0x34	; 52
    ac18:	89 2f       	mov	r24, r25
    ac1a:	8f 93       	push	r24
    ac1c:	85 e5       	ldi	r24, 0x55	; 85
    ac1e:	94 e3       	ldi	r25, 0x34	; 52
    ac20:	8f 93       	push	r24
    ac22:	1f 92       	push	r1
    ac24:	80 e8       	ldi	r24, 0x80	; 128
    ac26:	8f 93       	push	r24
    ac28:	83 e0       	ldi	r24, 0x03	; 3
    ac2a:	9c e2       	ldi	r25, 0x2C	; 44
    ac2c:	89 2f       	mov	r24, r25
    ac2e:	8f 93       	push	r24
    ac30:	83 e0       	ldi	r24, 0x03	; 3
    ac32:	9c e2       	ldi	r25, 0x2C	; 44
    ac34:	8f 93       	push	r24
    ac36:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
    ac3a:	0f 90       	pop	r0
    ac3c:	0f 90       	pop	r0
    ac3e:	0f 90       	pop	r0
    ac40:	0f 90       	pop	r0
    ac42:	0f 90       	pop	r0
    ac44:	0f 90       	pop	r0
    ac46:	89 83       	std	Y+1, r24	; 0x01
    ac48:	9a 83       	std	Y+2, r25	; 0x02
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    ac4a:	89 81       	ldd	r24, Y+1	; 0x01
    ac4c:	9a 81       	ldd	r25, Y+2	; 0x02
    ac4e:	81 38       	cpi	r24, 0x81	; 129
    ac50:	91 05       	cpc	r25, r1
    ac52:	10 f0       	brcs	.+4      	; 0xac58 <printHelp+0xaa0>
    ac54:	80 e8       	ldi	r24, 0x80	; 128
    ac56:	90 e0       	ldi	r25, 0x00	; 0
    ac58:	40 e0       	ldi	r20, 0x00	; 0
    ac5a:	68 2f       	mov	r22, r24
    ac5c:	83 e0       	ldi	r24, 0x03	; 3
    ac5e:	9c e2       	ldi	r25, 0x2C	; 44
    ac60:	0e 94 0a 3b 	call	0x7614	; 0x7614 <udi_write_tx_buf>
	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_HELP_INFO_3);
    ac64:	84 e6       	ldi	r24, 0x64	; 100
    ac66:	94 e3       	ldi	r25, 0x34	; 52
    ac68:	89 2f       	mov	r24, r25
    ac6a:	8f 93       	push	r24
    ac6c:	84 e6       	ldi	r24, 0x64	; 100
    ac6e:	94 e3       	ldi	r25, 0x34	; 52
    ac70:	8f 93       	push	r24
    ac72:	1f 92       	push	r1
    ac74:	80 e8       	ldi	r24, 0x80	; 128
    ac76:	8f 93       	push	r24
    ac78:	83 e0       	ldi	r24, 0x03	; 3
    ac7a:	9c e2       	ldi	r25, 0x2C	; 44
    ac7c:	89 2f       	mov	r24, r25
    ac7e:	8f 93       	push	r24
    ac80:	83 e0       	ldi	r24, 0x03	; 3
    ac82:	9c e2       	ldi	r25, 0x2C	; 44
    ac84:	8f 93       	push	r24
    ac86:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
    ac8a:	0f 90       	pop	r0
    ac8c:	0f 90       	pop	r0
    ac8e:	0f 90       	pop	r0
    ac90:	0f 90       	pop	r0
    ac92:	0f 90       	pop	r0
    ac94:	0f 90       	pop	r0
    ac96:	89 83       	std	Y+1, r24	; 0x01
    ac98:	9a 83       	std	Y+2, r25	; 0x02
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    ac9a:	89 81       	ldd	r24, Y+1	; 0x01
    ac9c:	9a 81       	ldd	r25, Y+2	; 0x02
    ac9e:	81 38       	cpi	r24, 0x81	; 129
    aca0:	91 05       	cpc	r25, r1
    aca2:	10 f0       	brcs	.+4      	; 0xaca8 <printHelp+0xaf0>
    aca4:	80 e8       	ldi	r24, 0x80	; 128
    aca6:	90 e0       	ldi	r25, 0x00	; 0
    aca8:	40 e0       	ldi	r20, 0x00	; 0
    acaa:	68 2f       	mov	r22, r24
    acac:	83 e0       	ldi	r24, 0x03	; 3
    acae:	9c e2       	ldi	r25, 0x2C	; 44
    acb0:	0e 94 0a 3b 	call	0x7614	; 0x7614 <udi_write_tx_buf>

	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_HELP_KB_1);
    acb4:	85 e7       	ldi	r24, 0x75	; 117
    acb6:	94 e3       	ldi	r25, 0x34	; 52
    acb8:	89 2f       	mov	r24, r25
    acba:	8f 93       	push	r24
    acbc:	85 e7       	ldi	r24, 0x75	; 117
    acbe:	94 e3       	ldi	r25, 0x34	; 52
    acc0:	8f 93       	push	r24
    acc2:	1f 92       	push	r1
    acc4:	80 e8       	ldi	r24, 0x80	; 128
    acc6:	8f 93       	push	r24
    acc8:	83 e0       	ldi	r24, 0x03	; 3
    acca:	9c e2       	ldi	r25, 0x2C	; 44
    accc:	89 2f       	mov	r24, r25
    acce:	8f 93       	push	r24
    acd0:	83 e0       	ldi	r24, 0x03	; 3
    acd2:	9c e2       	ldi	r25, 0x2C	; 44
    acd4:	8f 93       	push	r24
    acd6:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
    acda:	0f 90       	pop	r0
    acdc:	0f 90       	pop	r0
    acde:	0f 90       	pop	r0
    ace0:	0f 90       	pop	r0
    ace2:	0f 90       	pop	r0
    ace4:	0f 90       	pop	r0
    ace6:	89 83       	std	Y+1, r24	; 0x01
    ace8:	9a 83       	std	Y+2, r25	; 0x02
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    acea:	89 81       	ldd	r24, Y+1	; 0x01
    acec:	9a 81       	ldd	r25, Y+2	; 0x02
    acee:	81 38       	cpi	r24, 0x81	; 129
    acf0:	91 05       	cpc	r25, r1
    acf2:	10 f0       	brcs	.+4      	; 0xacf8 <printHelp+0xb40>
    acf4:	80 e8       	ldi	r24, 0x80	; 128
    acf6:	90 e0       	ldi	r25, 0x00	; 0
    acf8:	40 e0       	ldi	r20, 0x00	; 0
    acfa:	68 2f       	mov	r22, r24
    acfc:	83 e0       	ldi	r24, 0x03	; 3
    acfe:	9c e2       	ldi	r25, 0x2C	; 44
    ad00:	0e 94 0a 3b 	call	0x7614	; 0x7614 <udi_write_tx_buf>

	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_HELP_PT_1);
    ad04:	83 e9       	ldi	r24, 0x93	; 147
    ad06:	94 e3       	ldi	r25, 0x34	; 52
    ad08:	89 2f       	mov	r24, r25
    ad0a:	8f 93       	push	r24
    ad0c:	83 e9       	ldi	r24, 0x93	; 147
    ad0e:	94 e3       	ldi	r25, 0x34	; 52
    ad10:	8f 93       	push	r24
    ad12:	1f 92       	push	r1
    ad14:	80 e8       	ldi	r24, 0x80	; 128
    ad16:	8f 93       	push	r24
    ad18:	83 e0       	ldi	r24, 0x03	; 3
    ad1a:	9c e2       	ldi	r25, 0x2C	; 44
    ad1c:	89 2f       	mov	r24, r25
    ad1e:	8f 93       	push	r24
    ad20:	83 e0       	ldi	r24, 0x03	; 3
    ad22:	9c e2       	ldi	r25, 0x2C	; 44
    ad24:	8f 93       	push	r24
    ad26:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
    ad2a:	0f 90       	pop	r0
    ad2c:	0f 90       	pop	r0
    ad2e:	0f 90       	pop	r0
    ad30:	0f 90       	pop	r0
    ad32:	0f 90       	pop	r0
    ad34:	0f 90       	pop	r0
    ad36:	89 83       	std	Y+1, r24	; 0x01
    ad38:	9a 83       	std	Y+2, r25	; 0x02
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    ad3a:	89 81       	ldd	r24, Y+1	; 0x01
    ad3c:	9a 81       	ldd	r25, Y+2	; 0x02
    ad3e:	81 38       	cpi	r24, 0x81	; 129
    ad40:	91 05       	cpc	r25, r1
    ad42:	10 f0       	brcs	.+4      	; 0xad48 <printHelp+0xb90>
    ad44:	80 e8       	ldi	r24, 0x80	; 128
    ad46:	90 e0       	ldi	r25, 0x00	; 0
    ad48:	40 e0       	ldi	r20, 0x00	; 0
    ad4a:	68 2f       	mov	r22, r24
    ad4c:	83 e0       	ldi	r24, 0x03	; 3
    ad4e:	9c e2       	ldi	r25, 0x2C	; 44
    ad50:	0e 94 0a 3b 	call	0x7614	; 0x7614 <udi_write_tx_buf>
	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_HELP_PT_2);
    ad54:	8c ea       	ldi	r24, 0xAC	; 172
    ad56:	94 e3       	ldi	r25, 0x34	; 52
    ad58:	89 2f       	mov	r24, r25
    ad5a:	8f 93       	push	r24
    ad5c:	8c ea       	ldi	r24, 0xAC	; 172
    ad5e:	94 e3       	ldi	r25, 0x34	; 52
    ad60:	8f 93       	push	r24
    ad62:	1f 92       	push	r1
    ad64:	80 e8       	ldi	r24, 0x80	; 128
    ad66:	8f 93       	push	r24
    ad68:	83 e0       	ldi	r24, 0x03	; 3
    ad6a:	9c e2       	ldi	r25, 0x2C	; 44
    ad6c:	89 2f       	mov	r24, r25
    ad6e:	8f 93       	push	r24
    ad70:	83 e0       	ldi	r24, 0x03	; 3
    ad72:	9c e2       	ldi	r25, 0x2C	; 44
    ad74:	8f 93       	push	r24
    ad76:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
    ad7a:	0f 90       	pop	r0
    ad7c:	0f 90       	pop	r0
    ad7e:	0f 90       	pop	r0
    ad80:	0f 90       	pop	r0
    ad82:	0f 90       	pop	r0
    ad84:	0f 90       	pop	r0
    ad86:	89 83       	std	Y+1, r24	; 0x01
    ad88:	9a 83       	std	Y+2, r25	; 0x02
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    ad8a:	89 81       	ldd	r24, Y+1	; 0x01
    ad8c:	9a 81       	ldd	r25, Y+2	; 0x02
    ad8e:	81 38       	cpi	r24, 0x81	; 129
    ad90:	91 05       	cpc	r25, r1
    ad92:	10 f0       	brcs	.+4      	; 0xad98 <printHelp+0xbe0>
    ad94:	80 e8       	ldi	r24, 0x80	; 128
    ad96:	90 e0       	ldi	r25, 0x00	; 0
    ad98:	40 e0       	ldi	r20, 0x00	; 0
    ad9a:	68 2f       	mov	r22, r24
    ad9c:	83 e0       	ldi	r24, 0x03	; 3
    ad9e:	9c e2       	ldi	r25, 0x2C	; 44
    ada0:	0e 94 0a 3b 	call	0x7614	; 0x7614 <udi_write_tx_buf>

	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_HELP_QNH_AUTO_1);
    ada4:	8b ec       	ldi	r24, 0xCB	; 203
    ada6:	94 e3       	ldi	r25, 0x34	; 52
    ada8:	89 2f       	mov	r24, r25
    adaa:	8f 93       	push	r24
    adac:	8b ec       	ldi	r24, 0xCB	; 203
    adae:	94 e3       	ldi	r25, 0x34	; 52
    adb0:	8f 93       	push	r24
    adb2:	1f 92       	push	r1
    adb4:	80 e8       	ldi	r24, 0x80	; 128
    adb6:	8f 93       	push	r24
    adb8:	83 e0       	ldi	r24, 0x03	; 3
    adba:	9c e2       	ldi	r25, 0x2C	; 44
    adbc:	89 2f       	mov	r24, r25
    adbe:	8f 93       	push	r24
    adc0:	83 e0       	ldi	r24, 0x03	; 3
    adc2:	9c e2       	ldi	r25, 0x2C	; 44
    adc4:	8f 93       	push	r24
    adc6:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
    adca:	0f 90       	pop	r0
    adcc:	0f 90       	pop	r0
    adce:	0f 90       	pop	r0
    add0:	0f 90       	pop	r0
    add2:	0f 90       	pop	r0
    add4:	0f 90       	pop	r0
    add6:	89 83       	std	Y+1, r24	; 0x01
    add8:	9a 83       	std	Y+2, r25	; 0x02
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    adda:	89 81       	ldd	r24, Y+1	; 0x01
    addc:	9a 81       	ldd	r25, Y+2	; 0x02
    adde:	81 38       	cpi	r24, 0x81	; 129
    ade0:	91 05       	cpc	r25, r1
    ade2:	10 f0       	brcs	.+4      	; 0xade8 <printHelp+0xc30>
    ade4:	80 e8       	ldi	r24, 0x80	; 128
    ade6:	90 e0       	ldi	r25, 0x00	; 0
    ade8:	40 e0       	ldi	r20, 0x00	; 0
    adea:	68 2f       	mov	r22, r24
    adec:	83 e0       	ldi	r24, 0x03	; 3
    adee:	9c e2       	ldi	r25, 0x2C	; 44
    adf0:	0e 94 0a 3b 	call	0x7614	; 0x7614 <udi_write_tx_buf>

	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_HELP_QNH_M_1);
    adf4:	82 ef       	ldi	r24, 0xF2	; 242
    adf6:	94 e3       	ldi	r25, 0x34	; 52
    adf8:	89 2f       	mov	r24, r25
    adfa:	8f 93       	push	r24
    adfc:	82 ef       	ldi	r24, 0xF2	; 242
    adfe:	94 e3       	ldi	r25, 0x34	; 52
    ae00:	8f 93       	push	r24
    ae02:	1f 92       	push	r1
    ae04:	80 e8       	ldi	r24, 0x80	; 128
    ae06:	8f 93       	push	r24
    ae08:	83 e0       	ldi	r24, 0x03	; 3
    ae0a:	9c e2       	ldi	r25, 0x2C	; 44
    ae0c:	89 2f       	mov	r24, r25
    ae0e:	8f 93       	push	r24
    ae10:	83 e0       	ldi	r24, 0x03	; 3
    ae12:	9c e2       	ldi	r25, 0x2C	; 44
    ae14:	8f 93       	push	r24
    ae16:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
    ae1a:	0f 90       	pop	r0
    ae1c:	0f 90       	pop	r0
    ae1e:	0f 90       	pop	r0
    ae20:	0f 90       	pop	r0
    ae22:	0f 90       	pop	r0
    ae24:	0f 90       	pop	r0
    ae26:	89 83       	std	Y+1, r24	; 0x01
    ae28:	9a 83       	std	Y+2, r25	; 0x02
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    ae2a:	89 81       	ldd	r24, Y+1	; 0x01
    ae2c:	9a 81       	ldd	r25, Y+2	; 0x02
    ae2e:	81 38       	cpi	r24, 0x81	; 129
    ae30:	91 05       	cpc	r25, r1
    ae32:	10 f0       	brcs	.+4      	; 0xae38 <printHelp+0xc80>
    ae34:	80 e8       	ldi	r24, 0x80	; 128
    ae36:	90 e0       	ldi	r25, 0x00	; 0
    ae38:	40 e0       	ldi	r20, 0x00	; 0
    ae3a:	68 2f       	mov	r22, r24
    ae3c:	83 e0       	ldi	r24, 0x03	; 3
    ae3e:	9c e2       	ldi	r25, 0x2C	; 44
    ae40:	0e 94 0a 3b 	call	0x7614	; 0x7614 <udi_write_tx_buf>

	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_HELP_RESET_1);
    ae44:	8a e1       	ldi	r24, 0x1A	; 26
    ae46:	95 e3       	ldi	r25, 0x35	; 53
    ae48:	89 2f       	mov	r24, r25
    ae4a:	8f 93       	push	r24
    ae4c:	8a e1       	ldi	r24, 0x1A	; 26
    ae4e:	95 e3       	ldi	r25, 0x35	; 53
    ae50:	8f 93       	push	r24
    ae52:	1f 92       	push	r1
    ae54:	80 e8       	ldi	r24, 0x80	; 128
    ae56:	8f 93       	push	r24
    ae58:	83 e0       	ldi	r24, 0x03	; 3
    ae5a:	9c e2       	ldi	r25, 0x2C	; 44
    ae5c:	89 2f       	mov	r24, r25
    ae5e:	8f 93       	push	r24
    ae60:	83 e0       	ldi	r24, 0x03	; 3
    ae62:	9c e2       	ldi	r25, 0x2C	; 44
    ae64:	8f 93       	push	r24
    ae66:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
    ae6a:	0f 90       	pop	r0
    ae6c:	0f 90       	pop	r0
    ae6e:	0f 90       	pop	r0
    ae70:	0f 90       	pop	r0
    ae72:	0f 90       	pop	r0
    ae74:	0f 90       	pop	r0
    ae76:	89 83       	std	Y+1, r24	; 0x01
    ae78:	9a 83       	std	Y+2, r25	; 0x02
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    ae7a:	89 81       	ldd	r24, Y+1	; 0x01
    ae7c:	9a 81       	ldd	r25, Y+2	; 0x02
    ae7e:	81 38       	cpi	r24, 0x81	; 129
    ae80:	91 05       	cpc	r25, r1
    ae82:	10 f0       	brcs	.+4      	; 0xae88 <printHelp+0xcd0>
    ae84:	80 e8       	ldi	r24, 0x80	; 128
    ae86:	90 e0       	ldi	r25, 0x00	; 0
    ae88:	40 e0       	ldi	r20, 0x00	; 0
    ae8a:	68 2f       	mov	r22, r24
    ae8c:	83 e0       	ldi	r24, 0x03	; 3
    ae8e:	9c e2       	ldi	r25, 0x2C	; 44
    ae90:	0e 94 0a 3b 	call	0x7614	; 0x7614 <udi_write_tx_buf>

	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_HELP_SHUT_1);
    ae94:	82 e3       	ldi	r24, 0x32	; 50
    ae96:	95 e3       	ldi	r25, 0x35	; 53
    ae98:	89 2f       	mov	r24, r25
    ae9a:	8f 93       	push	r24
    ae9c:	82 e3       	ldi	r24, 0x32	; 50
    ae9e:	95 e3       	ldi	r25, 0x35	; 53
    aea0:	8f 93       	push	r24
    aea2:	1f 92       	push	r1
    aea4:	80 e8       	ldi	r24, 0x80	; 128
    aea6:	8f 93       	push	r24
    aea8:	83 e0       	ldi	r24, 0x03	; 3
    aeaa:	9c e2       	ldi	r25, 0x2C	; 44
    aeac:	89 2f       	mov	r24, r25
    aeae:	8f 93       	push	r24
    aeb0:	83 e0       	ldi	r24, 0x03	; 3
    aeb2:	9c e2       	ldi	r25, 0x2C	; 44
    aeb4:	8f 93       	push	r24
    aeb6:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
    aeba:	0f 90       	pop	r0
    aebc:	0f 90       	pop	r0
    aebe:	0f 90       	pop	r0
    aec0:	0f 90       	pop	r0
    aec2:	0f 90       	pop	r0
    aec4:	0f 90       	pop	r0
    aec6:	89 83       	std	Y+1, r24	; 0x01
    aec8:	9a 83       	std	Y+2, r25	; 0x02
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    aeca:	89 81       	ldd	r24, Y+1	; 0x01
    aecc:	9a 81       	ldd	r25, Y+2	; 0x02
    aece:	81 38       	cpi	r24, 0x81	; 129
    aed0:	91 05       	cpc	r25, r1
    aed2:	10 f0       	brcs	.+4      	; 0xaed8 <printHelp+0xd20>
    aed4:	80 e8       	ldi	r24, 0x80	; 128
    aed6:	90 e0       	ldi	r25, 0x00	; 0
    aed8:	40 e0       	ldi	r20, 0x00	; 0
    aeda:	68 2f       	mov	r22, r24
    aedc:	83 e0       	ldi	r24, 0x03	; 3
    aede:	9c e2       	ldi	r25, 0x2C	; 44
    aee0:	0e 94 0a 3b 	call	0x7614	; 0x7614 <udi_write_tx_buf>

	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_HELP_XO_1);
    aee4:	8f e4       	ldi	r24, 0x4F	; 79
    aee6:	95 e3       	ldi	r25, 0x35	; 53
    aee8:	89 2f       	mov	r24, r25
    aeea:	8f 93       	push	r24
    aeec:	8f e4       	ldi	r24, 0x4F	; 79
    aeee:	95 e3       	ldi	r25, 0x35	; 53
    aef0:	8f 93       	push	r24
    aef2:	1f 92       	push	r1
    aef4:	80 e8       	ldi	r24, 0x80	; 128
    aef6:	8f 93       	push	r24
    aef8:	83 e0       	ldi	r24, 0x03	; 3
    aefa:	9c e2       	ldi	r25, 0x2C	; 44
    aefc:	89 2f       	mov	r24, r25
    aefe:	8f 93       	push	r24
    af00:	83 e0       	ldi	r24, 0x03	; 3
    af02:	9c e2       	ldi	r25, 0x2C	; 44
    af04:	8f 93       	push	r24
    af06:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
    af0a:	0f 90       	pop	r0
    af0c:	0f 90       	pop	r0
    af0e:	0f 90       	pop	r0
    af10:	0f 90       	pop	r0
    af12:	0f 90       	pop	r0
    af14:	0f 90       	pop	r0
    af16:	89 83       	std	Y+1, r24	; 0x01
    af18:	9a 83       	std	Y+2, r25	; 0x02
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    af1a:	89 81       	ldd	r24, Y+1	; 0x01
    af1c:	9a 81       	ldd	r25, Y+2	; 0x02
    af1e:	81 38       	cpi	r24, 0x81	; 129
    af20:	91 05       	cpc	r25, r1
    af22:	10 f0       	brcs	.+4      	; 0xaf28 <printHelp+0xd70>
    af24:	80 e8       	ldi	r24, 0x80	; 128
    af26:	90 e0       	ldi	r25, 0x00	; 0
    af28:	40 e0       	ldi	r20, 0x00	; 0
    af2a:	68 2f       	mov	r22, r24
    af2c:	83 e0       	ldi	r24, 0x03	; 3
    af2e:	9c e2       	ldi	r25, 0x2C	; 44
    af30:	0e 94 0a 3b 	call	0x7614	; 0x7614 <udi_write_tx_buf>
	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_HELP_XO_2);
    af34:	83 e7       	ldi	r24, 0x73	; 115
    af36:	95 e3       	ldi	r25, 0x35	; 53
    af38:	89 2f       	mov	r24, r25
    af3a:	8f 93       	push	r24
    af3c:	83 e7       	ldi	r24, 0x73	; 115
    af3e:	95 e3       	ldi	r25, 0x35	; 53
    af40:	8f 93       	push	r24
    af42:	1f 92       	push	r1
    af44:	80 e8       	ldi	r24, 0x80	; 128
    af46:	8f 93       	push	r24
    af48:	83 e0       	ldi	r24, 0x03	; 3
    af4a:	9c e2       	ldi	r25, 0x2C	; 44
    af4c:	89 2f       	mov	r24, r25
    af4e:	8f 93       	push	r24
    af50:	83 e0       	ldi	r24, 0x03	; 3
    af52:	9c e2       	ldi	r25, 0x2C	; 44
    af54:	8f 93       	push	r24
    af56:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
    af5a:	0f 90       	pop	r0
    af5c:	0f 90       	pop	r0
    af5e:	0f 90       	pop	r0
    af60:	0f 90       	pop	r0
    af62:	0f 90       	pop	r0
    af64:	0f 90       	pop	r0
    af66:	89 83       	std	Y+1, r24	; 0x01
    af68:	9a 83       	std	Y+2, r25	; 0x02
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    af6a:	89 81       	ldd	r24, Y+1	; 0x01
    af6c:	9a 81       	ldd	r25, Y+2	; 0x02
    af6e:	81 38       	cpi	r24, 0x81	; 129
    af70:	91 05       	cpc	r25, r1
    af72:	10 f0       	brcs	.+4      	; 0xaf78 <printHelp+0xdc0>
    af74:	80 e8       	ldi	r24, 0x80	; 128
    af76:	90 e0       	ldi	r25, 0x00	; 0
    af78:	40 e0       	ldi	r20, 0x00	; 0
    af7a:	68 2f       	mov	r22, r24
    af7c:	83 e0       	ldi	r24, 0x03	; 3
    af7e:	9c e2       	ldi	r25, 0x2C	; 44
    af80:	0e 94 0a 3b 	call	0x7614	; 0x7614 <udi_write_tx_buf>

	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_IP_CMD_NewLine);
    af84:	80 e8       	ldi	r24, 0x80	; 128
    af86:	95 e3       	ldi	r25, 0x35	; 53
    af88:	89 2f       	mov	r24, r25
    af8a:	8f 93       	push	r24
    af8c:	80 e8       	ldi	r24, 0x80	; 128
    af8e:	95 e3       	ldi	r25, 0x35	; 53
    af90:	8f 93       	push	r24
    af92:	1f 92       	push	r1
    af94:	80 e8       	ldi	r24, 0x80	; 128
    af96:	8f 93       	push	r24
    af98:	83 e0       	ldi	r24, 0x03	; 3
    af9a:	9c e2       	ldi	r25, 0x2C	; 44
    af9c:	89 2f       	mov	r24, r25
    af9e:	8f 93       	push	r24
    afa0:	83 e0       	ldi	r24, 0x03	; 3
    afa2:	9c e2       	ldi	r25, 0x2C	; 44
    afa4:	8f 93       	push	r24
    afa6:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
    afaa:	0f 90       	pop	r0
    afac:	0f 90       	pop	r0
    afae:	0f 90       	pop	r0
    afb0:	0f 90       	pop	r0
    afb2:	0f 90       	pop	r0
    afb4:	0f 90       	pop	r0
    afb6:	89 83       	std	Y+1, r24	; 0x01
    afb8:	9a 83       	std	Y+2, r25	; 0x02
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    afba:	89 81       	ldd	r24, Y+1	; 0x01
    afbc:	9a 81       	ldd	r25, Y+2	; 0x02
    afbe:	81 38       	cpi	r24, 0x81	; 129
    afc0:	91 05       	cpc	r25, r1
    afc2:	10 f0       	brcs	.+4      	; 0xafc8 <printHelp+0xe10>
    afc4:	80 e8       	ldi	r24, 0x80	; 128
    afc6:	90 e0       	ldi	r25, 0x00	; 0
    afc8:	40 e0       	ldi	r20, 0x00	; 0
    afca:	68 2f       	mov	r22, r24
    afcc:	83 e0       	ldi	r24, 0x03	; 3
    afce:	9c e2       	ldi	r25, 0x2C	; 44
    afd0:	0e 94 0a 3b 	call	0x7614	; 0x7614 <udi_write_tx_buf>

	if (!s_again) {
    afd4:	90 91 4f 24 	lds	r25, 0x244F	; 0x80244f <s_again.7997>
    afd8:	81 e0       	ldi	r24, 0x01	; 1
    afda:	89 27       	eor	r24, r25
    afdc:	88 23       	and	r24, r24
    afde:	59 f1       	breq	.+86     	; 0xb036 <printHelp+0xe7e>
		s_again = true;
    afe0:	81 e0       	ldi	r24, 0x01	; 1
    afe2:	80 93 4f 24 	sts	0x244F, r24	; 0x80244f <s_again.7997>
		len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_IP_CMD_CmdLine);
    afe6:	83 e8       	ldi	r24, 0x83	; 131
    afe8:	95 e3       	ldi	r25, 0x35	; 53
    afea:	89 2f       	mov	r24, r25
    afec:	8f 93       	push	r24
    afee:	83 e8       	ldi	r24, 0x83	; 131
    aff0:	95 e3       	ldi	r25, 0x35	; 53
    aff2:	8f 93       	push	r24
    aff4:	1f 92       	push	r1
    aff6:	80 e8       	ldi	r24, 0x80	; 128
    aff8:	8f 93       	push	r24
    affa:	83 e0       	ldi	r24, 0x03	; 3
    affc:	9c e2       	ldi	r25, 0x2C	; 44
    affe:	89 2f       	mov	r24, r25
    b000:	8f 93       	push	r24
    b002:	83 e0       	ldi	r24, 0x03	; 3
    b004:	9c e2       	ldi	r25, 0x2C	; 44
    b006:	8f 93       	push	r24
    b008:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
    b00c:	0f 90       	pop	r0
    b00e:	0f 90       	pop	r0
    b010:	0f 90       	pop	r0
    b012:	0f 90       	pop	r0
    b014:	0f 90       	pop	r0
    b016:	0f 90       	pop	r0
    b018:	89 83       	std	Y+1, r24	; 0x01
    b01a:	9a 83       	std	Y+2, r25	; 0x02
		udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    b01c:	89 81       	ldd	r24, Y+1	; 0x01
    b01e:	9a 81       	ldd	r25, Y+2	; 0x02
    b020:	81 38       	cpi	r24, 0x81	; 129
    b022:	91 05       	cpc	r25, r1
    b024:	10 f0       	brcs	.+4      	; 0xb02a <printHelp+0xe72>
    b026:	80 e8       	ldi	r24, 0x80	; 128
    b028:	90 e0       	ldi	r25, 0x00	; 0
    b02a:	40 e0       	ldi	r20, 0x00	; 0
    b02c:	68 2f       	mov	r22, r24
    b02e:	83 e0       	ldi	r24, 0x03	; 3
    b030:	9c e2       	ldi	r25, 0x2C	; 44
    b032:	0e 94 0a 3b 	call	0x7614	; 0x7614 <udi_write_tx_buf>
	}
}
    b036:	00 00       	nop
    b038:	0f 90       	pop	r0
    b03a:	0f 90       	pop	r0
    b03c:	df 91       	pop	r29
    b03e:	cf 91       	pop	r28
    b040:	08 95       	ret

0000b042 <executeCmdLine>:
PROGMEM_DECLARE(const char, PM_IP_CMD_shut[]);
PROGMEM_DECLARE(const char, PM_IP_CMD_xo[]);
PROGMEM_DECLARE(const char, PM_UNKNOWN_01[]);

static void executeCmdLine(char* cmdLine_buf, uint8_t cmdLine_len)
{
    b042:	ef 92       	push	r14
    b044:	ff 92       	push	r15
    b046:	0f 93       	push	r16
    b048:	1f 93       	push	r17
    b04a:	cf 93       	push	r28
    b04c:	df 93       	push	r29
    b04e:	cd b7       	in	r28, 0x3d	; 61
    b050:	de b7       	in	r29, 0x3e	; 62
    b052:	ed 97       	sbiw	r28, 0x3d	; 61
    b054:	cd bf       	out	0x3d, r28	; 61
    b056:	de bf       	out	0x3e, r29	; 62
    b058:	8b af       	std	Y+59, r24	; 0x3b
    b05a:	9c af       	std	Y+60, r25	; 0x3c
    b05c:	6d af       	std	Y+61, r22	; 0x3d
	/* Process command */
	{
		if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_adc, sizeof(PM_IP_CMD_adc) - 1)) {
    b05e:	8b ad       	ldd	r24, Y+59	; 0x3b
    b060:	9c ad       	ldd	r25, Y+60	; 0x3c
    b062:	44 e0       	ldi	r20, 0x04	; 4
    b064:	50 e0       	ldi	r21, 0x00	; 0
    b066:	68 e8       	ldi	r22, 0x88	; 136
    b068:	75 e3       	ldi	r23, 0x35	; 53
    b06a:	0f 94 6b 31 	call	0x262d6	; 0x262d6 <strncmp_P>
    b06e:	89 2b       	or	r24, r25
    b070:	01 f5       	brne	.+64     	; 0xb0b2 <executeCmdLine+0x70>
			int val[1] = { 0 };
    b072:	1d 82       	std	Y+5, r1	; 0x05
    b074:	1e 82       	std	Y+6, r1	; 0x06
			if (myStringToVar((char*)cmdLine_buf + (sizeof(PM_IP_CMD_adc) - 1), MY_STRING_TO_VAR_INT, NULL, NULL, &(val[0]))) {
    b076:	8b ad       	ldd	r24, Y+59	; 0x3b
    b078:	9c ad       	ldd	r25, Y+60	; 0x3c
    b07a:	04 96       	adiw	r24, 0x04	; 4
    b07c:	9e 01       	movw	r18, r28
    b07e:	2b 5f       	subi	r18, 0xFB	; 251
    b080:	3f 4f       	sbci	r19, 0xFF	; 255
    b082:	79 01       	movw	r14, r18
    b084:	00 e0       	ldi	r16, 0x00	; 0
    b086:	10 e0       	ldi	r17, 0x00	; 0
    b088:	20 e0       	ldi	r18, 0x00	; 0
    b08a:	30 e0       	ldi	r19, 0x00	; 0
    b08c:	43 e0       	ldi	r20, 0x03	; 3
    b08e:	50 e0       	ldi	r21, 0x00	; 0
    b090:	60 e0       	ldi	r22, 0x00	; 0
    b092:	70 e0       	ldi	r23, 0x00	; 0
    b094:	0e 94 6a da 	call	0x1b4d4	; 0x1b4d4 <myStringToVar>
    b098:	89 2b       	or	r24, r25
    b09a:	09 f4       	brne	.+2      	; 0xb09e <executeCmdLine+0x5c>
    b09c:	8d c3       	rjmp	.+1818   	; 0xb7b8 <executeCmdLine+0x776>
				adc_app_enable(val[0] != 0);
    b09e:	8d 81       	ldd	r24, Y+5	; 0x05
    b0a0:	9e 81       	ldd	r25, Y+6	; 0x06
    b0a2:	21 e0       	ldi	r18, 0x01	; 1
    b0a4:	89 2b       	or	r24, r25
    b0a6:	09 f4       	brne	.+2      	; 0xb0aa <executeCmdLine+0x68>
    b0a8:	20 e0       	ldi	r18, 0x00	; 0
    b0aa:	82 2f       	mov	r24, r18
    b0ac:	0e 94 34 db 	call	0x1b668	; 0x1b668 <adc_app_enable>
    b0b0:	83 c3       	rjmp	.+1798   	; 0xb7b8 <executeCmdLine+0x776>
			}

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_aprs_call,	sizeof(PM_IP_CMD_aprs_call) - 1)) {
    b0b2:	8b ad       	ldd	r24, Y+59	; 0x3b
    b0b4:	9c ad       	ldd	r25, Y+60	; 0x3c
    b0b6:	4a e0       	ldi	r20, 0x0A	; 10
    b0b8:	50 e0       	ldi	r21, 0x00	; 0
    b0ba:	63 e9       	ldi	r22, 0x93	; 147
    b0bc:	75 e3       	ldi	r23, 0x35	; 53
    b0be:	0f 94 6b 31 	call	0x262d6	; 0x262d6 <strncmp_P>
    b0c2:	89 2b       	or	r24, r25
    b0c4:	31 f4       	brne	.+12     	; 0xb0d2 <executeCmdLine+0x90>
			aprs_call_update(cmdLine_buf + (sizeof(PM_IP_CMD_aprs_call) - 1));
    b0c6:	8b ad       	ldd	r24, Y+59	; 0x3b
    b0c8:	9c ad       	ldd	r25, Y+60	; 0x3c
    b0ca:	0a 96       	adiw	r24, 0x0a	; 10
    b0cc:	0e 94 6e db 	call	0x1b6dc	; 0x1b6dc <aprs_call_update>
    b0d0:	73 c3       	rjmp	.+1766   	; 0xb7b8 <executeCmdLine+0x776>

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_aprs_ssid,	sizeof(PM_IP_CMD_aprs_ssid) - 1)) {
    b0d2:	8b ad       	ldd	r24, Y+59	; 0x3b
    b0d4:	9c ad       	ldd	r25, Y+60	; 0x3c
    b0d6:	4a e0       	ldi	r20, 0x0A	; 10
    b0d8:	50 e0       	ldi	r21, 0x00	; 0
    b0da:	6e e9       	ldi	r22, 0x9E	; 158
    b0dc:	75 e3       	ldi	r23, 0x35	; 53
    b0de:	0f 94 6b 31 	call	0x262d6	; 0x262d6 <strncmp_P>
    b0e2:	89 2b       	or	r24, r25
    b0e4:	31 f4       	brne	.+12     	; 0xb0f2 <executeCmdLine+0xb0>
			aprs_ssid_update(cmdLine_buf + (sizeof(PM_IP_CMD_aprs_ssid) - 1));
    b0e6:	8b ad       	ldd	r24, Y+59	; 0x3b
    b0e8:	9c ad       	ldd	r25, Y+60	; 0x3c
    b0ea:	0a 96       	adiw	r24, 0x0a	; 10
    b0ec:	0e 94 0e dc 	call	0x1b81c	; 0x1b81c <aprs_ssid_update>
    b0f0:	63 c3       	rjmp	.+1734   	; 0xb7b8 <executeCmdLine+0x776>

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_aprs_user,	sizeof(PM_IP_CMD_aprs_user) - 1)) {
    b0f2:	8b ad       	ldd	r24, Y+59	; 0x3b
    b0f4:	9c ad       	ldd	r25, Y+60	; 0x3c
    b0f6:	4a e0       	ldi	r20, 0x0A	; 10
    b0f8:	50 e0       	ldi	r21, 0x00	; 0
    b0fa:	69 ea       	ldi	r22, 0xA9	; 169
    b0fc:	75 e3       	ldi	r23, 0x35	; 53
    b0fe:	0f 94 6b 31 	call	0x262d6	; 0x262d6 <strncmp_P>
    b102:	89 2b       	or	r24, r25
    b104:	31 f4       	brne	.+12     	; 0xb112 <executeCmdLine+0xd0>
			aprs_user_update(cmdLine_buf + (sizeof(PM_IP_CMD_aprs_user) - 1));
    b106:	8b ad       	ldd	r24, Y+59	; 0x3b
    b108:	9c ad       	ldd	r25, Y+60	; 0x3c
    b10a:	0a 96       	adiw	r24, 0x0a	; 10
    b10c:	0e 94 80 dc 	call	0x1b900	; 0x1b900 <aprs_user_update>
    b110:	53 c3       	rjmp	.+1702   	; 0xb7b8 <executeCmdLine+0x776>

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_aprs_pwd,	sizeof(PM_IP_CMD_aprs_pwd) - 1)) {
    b112:	8b ad       	ldd	r24, Y+59	; 0x3b
    b114:	9c ad       	ldd	r25, Y+60	; 0x3c
    b116:	49 e0       	ldi	r20, 0x09	; 9
    b118:	50 e0       	ldi	r21, 0x00	; 0
    b11a:	64 eb       	ldi	r22, 0xB4	; 180
    b11c:	75 e3       	ldi	r23, 0x35	; 53
    b11e:	0f 94 6b 31 	call	0x262d6	; 0x262d6 <strncmp_P>
    b122:	89 2b       	or	r24, r25
    b124:	31 f4       	brne	.+12     	; 0xb132 <executeCmdLine+0xf0>
			aprs_pwd_update(cmdLine_buf + (sizeof(PM_IP_CMD_aprs_pwd) - 1));
    b126:	8b ad       	ldd	r24, Y+59	; 0x3b
    b128:	9c ad       	ldd	r25, Y+60	; 0x3c
    b12a:	09 96       	adiw	r24, 0x09	; 9
    b12c:	0e 94 e6 dc 	call	0x1b9cc	; 0x1b9cc <aprs_pwd_update>
    b130:	43 c3       	rjmp	.+1670   	; 0xb7b8 <executeCmdLine+0x776>

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_aprs_num,	sizeof(PM_IP_CMD_aprs_num) - 1)) {
    b132:	8b ad       	ldd	r24, Y+59	; 0x3b
    b134:	9c ad       	ldd	r25, Y+60	; 0x3c
    b136:	45 e0       	ldi	r20, 0x05	; 5
    b138:	50 e0       	ldi	r21, 0x00	; 0
    b13a:	6d e8       	ldi	r22, 0x8D	; 141
    b13c:	75 e3       	ldi	r23, 0x35	; 53
    b13e:	0f 94 6b 31 	call	0x262d6	; 0x262d6 <strncmp_P>
    b142:	89 2b       	or	r24, r25
    b144:	d9 f4       	brne	.+54     	; 0xb17c <executeCmdLine+0x13a>
			int val[1] = { 0 };
    b146:	1f 82       	std	Y+7, r1	; 0x07
    b148:	18 86       	std	Y+8, r1	; 0x08
			if (myStringToVar((char*)cmdLine_buf + (sizeof(PM_IP_CMD_aprs_num) - 1), MY_STRING_TO_VAR_INT, NULL, NULL, &(val[0]))) {
    b14a:	8b ad       	ldd	r24, Y+59	; 0x3b
    b14c:	9c ad       	ldd	r25, Y+60	; 0x3c
    b14e:	05 96       	adiw	r24, 0x05	; 5
    b150:	9e 01       	movw	r18, r28
    b152:	29 5f       	subi	r18, 0xF9	; 249
    b154:	3f 4f       	sbci	r19, 0xFF	; 255
    b156:	79 01       	movw	r14, r18
    b158:	00 e0       	ldi	r16, 0x00	; 0
    b15a:	10 e0       	ldi	r17, 0x00	; 0
    b15c:	20 e0       	ldi	r18, 0x00	; 0
    b15e:	30 e0       	ldi	r19, 0x00	; 0
    b160:	43 e0       	ldi	r20, 0x03	; 3
    b162:	50 e0       	ldi	r21, 0x00	; 0
    b164:	60 e0       	ldi	r22, 0x00	; 0
    b166:	70 e0       	ldi	r23, 0x00	; 0
    b168:	0e 94 6a da 	call	0x1b4d4	; 0x1b4d4 <myStringToVar>
    b16c:	89 2b       	or	r24, r25
    b16e:	09 f4       	brne	.+2      	; 0xb172 <executeCmdLine+0x130>
    b170:	23 c3       	rjmp	.+1606   	; 0xb7b8 <executeCmdLine+0x776>
				aprs_num_update(val[0]);
    b172:	8f 81       	ldd	r24, Y+7	; 0x07
    b174:	98 85       	ldd	r25, Y+8	; 0x08
    b176:	0e 94 58 db 	call	0x1b6b0	; 0x1b6b0 <aprs_num_update>
    b17a:	1e c3       	rjmp	.+1596   	; 0xb7b8 <executeCmdLine+0x776>
			}

		} else if ((!strncasecmp_P((char*)cmdLine_buf, PM_IP_CMD_AT,		sizeof(PM_IP_CMD_AT) - 1))		||
    b17c:	8b ad       	ldd	r24, Y+59	; 0x3b
    b17e:	9c ad       	ldd	r25, Y+60	; 0x3c
    b180:	42 e0       	ldi	r20, 0x02	; 2
    b182:	50 e0       	ldi	r21, 0x00	; 0
    b184:	6e eb       	ldi	r22, 0xBE	; 190
    b186:	75 e3       	ldi	r23, 0x35	; 53
    b188:	0f 94 53 31 	call	0x262a6	; 0x262a6 <strncasecmp_P>
    b18c:	89 2b       	or	r24, r25
    b18e:	b1 f0       	breq	.+44     	; 0xb1bc <executeCmdLine+0x17a>
				   (!strncasecmp_P((char*)cmdLine_buf, PM_IP_CMD_A_slash,	sizeof(PM_IP_CMD_A_slash) - 1)) ||
    b190:	8b ad       	ldd	r24, Y+59	; 0x3b
    b192:	9c ad       	ldd	r25, Y+60	; 0x3c
    b194:	42 e0       	ldi	r20, 0x02	; 2
    b196:	50 e0       	ldi	r21, 0x00	; 0
    b198:	61 ec       	ldi	r22, 0xC1	; 193
    b19a:	75 e3       	ldi	r23, 0x35	; 53
    b19c:	0f 94 53 31 	call	0x262a6	; 0x262a6 <strncasecmp_P>
			int val[1] = { 0 };
			if (myStringToVar((char*)cmdLine_buf + (sizeof(PM_IP_CMD_aprs_num) - 1), MY_STRING_TO_VAR_INT, NULL, NULL, &(val[0]))) {
				aprs_num_update(val[0]);
			}

		} else if ((!strncasecmp_P((char*)cmdLine_buf, PM_IP_CMD_AT,		sizeof(PM_IP_CMD_AT) - 1))		||
    b1a0:	89 2b       	or	r24, r25
    b1a2:	61 f0       	breq	.+24     	; 0xb1bc <executeCmdLine+0x17a>
				   (!strncasecmp_P((char*)cmdLine_buf, PM_IP_CMD_A_slash,	sizeof(PM_IP_CMD_A_slash) - 1)) ||
				   ((1 <= cmdLine_buf[0]) && (cmdLine_buf[0] <= 26))) {
    b1a4:	8b ad       	ldd	r24, Y+59	; 0x3b
    b1a6:	9c ad       	ldd	r25, Y+60	; 0x3c
    b1a8:	fc 01       	movw	r30, r24
    b1aa:	80 81       	ld	r24, Z
			if (myStringToVar((char*)cmdLine_buf + (sizeof(PM_IP_CMD_aprs_num) - 1), MY_STRING_TO_VAR_INT, NULL, NULL, &(val[0]))) {
				aprs_num_update(val[0]);
			}

		} else if ((!strncasecmp_P((char*)cmdLine_buf, PM_IP_CMD_AT,		sizeof(PM_IP_CMD_AT) - 1))		||
				   (!strncasecmp_P((char*)cmdLine_buf, PM_IP_CMD_A_slash,	sizeof(PM_IP_CMD_A_slash) - 1)) ||
    b1ac:	18 16       	cp	r1, r24
    b1ae:	64 f4       	brge	.+24     	; 0xb1c8 <executeCmdLine+0x186>
				   ((1 <= cmdLine_buf[0]) && (cmdLine_buf[0] <= 26))) {
    b1b0:	8b ad       	ldd	r24, Y+59	; 0x3b
    b1b2:	9c ad       	ldd	r25, Y+60	; 0x3c
    b1b4:	fc 01       	movw	r30, r24
    b1b6:	80 81       	ld	r24, Z
    b1b8:	8b 31       	cpi	r24, 0x1B	; 27
    b1ba:	34 f4       	brge	.+12     	; 0xb1c8 <executeCmdLine+0x186>
				serial_sim808_send(cmdLine_buf, cmdLine_len);
    b1bc:	8b ad       	ldd	r24, Y+59	; 0x3b
    b1be:	9c ad       	ldd	r25, Y+60	; 0x3c
    b1c0:	6d ad       	ldd	r22, Y+61	; 0x3d
    b1c2:	0e 94 df 21 	call	0x43be	; 0x43be <serial_sim808_send>
    b1c6:	f8 c2       	rjmp	.+1520   	; 0xb7b8 <executeCmdLine+0x776>

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_bias, sizeof(PM_IP_CMD_bias) - 1)) {
    b1c8:	8b ad       	ldd	r24, Y+59	; 0x3b
    b1ca:	9c ad       	ldd	r25, Y+60	; 0x3c
    b1cc:	45 e0       	ldi	r20, 0x05	; 5
    b1ce:	50 e0       	ldi	r21, 0x00	; 0
    b1d0:	64 ec       	ldi	r22, 0xC4	; 196
    b1d2:	75 e3       	ldi	r23, 0x35	; 53
    b1d4:	0f 94 6b 31 	call	0x262d6	; 0x262d6 <strncmp_P>
    b1d8:	89 2b       	or	r24, r25
    b1da:	d9 f4       	brne	.+54     	; 0xb212 <executeCmdLine+0x1d0>
			int val[1] = { 0 };
    b1dc:	19 86       	std	Y+9, r1	; 0x09
    b1de:	1a 86       	std	Y+10, r1	; 0x0a
			if (myStringToVar((char*)cmdLine_buf + (sizeof(PM_IP_CMD_bias) - 1), MY_STRING_TO_VAR_INT, NULL, NULL, &(val[0]))) {
    b1e0:	8b ad       	ldd	r24, Y+59	; 0x3b
    b1e2:	9c ad       	ldd	r25, Y+60	; 0x3c
    b1e4:	05 96       	adiw	r24, 0x05	; 5
    b1e6:	9e 01       	movw	r18, r28
    b1e8:	27 5f       	subi	r18, 0xF7	; 247
    b1ea:	3f 4f       	sbci	r19, 0xFF	; 255
    b1ec:	79 01       	movw	r14, r18
    b1ee:	00 e0       	ldi	r16, 0x00	; 0
    b1f0:	10 e0       	ldi	r17, 0x00	; 0
    b1f2:	20 e0       	ldi	r18, 0x00	; 0
    b1f4:	30 e0       	ldi	r19, 0x00	; 0
    b1f6:	43 e0       	ldi	r20, 0x03	; 3
    b1f8:	50 e0       	ldi	r21, 0x00	; 0
    b1fa:	60 e0       	ldi	r22, 0x00	; 0
    b1fc:	70 e0       	ldi	r23, 0x00	; 0
    b1fe:	0e 94 6a da 	call	0x1b4d4	; 0x1b4d4 <myStringToVar>
    b202:	89 2b       	or	r24, r25
    b204:	09 f4       	brne	.+2      	; 0xb208 <executeCmdLine+0x1c6>
    b206:	d8 c2       	rjmp	.+1456   	; 0xb7b8 <executeCmdLine+0x776>
				bias_update(val[0]);
    b208:	89 85       	ldd	r24, Y+9	; 0x09
    b20a:	9a 85       	ldd	r25, Y+10	; 0x0a
    b20c:	0e 94 79 dd 	call	0x1baf2	; 0x1baf2 <bias_update>
    b210:	d3 c2       	rjmp	.+1446   	; 0xb7b8 <executeCmdLine+0x776>
			}

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_bl, sizeof(PM_IP_CMD_bl) - 1)) {
    b212:	8b ad       	ldd	r24, Y+59	; 0x3b
    b214:	9c ad       	ldd	r25, Y+60	; 0x3c
    b216:	43 e0       	ldi	r20, 0x03	; 3
    b218:	50 e0       	ldi	r21, 0x00	; 0
    b21a:	6a ec       	ldi	r22, 0xCA	; 202
    b21c:	75 e3       	ldi	r23, 0x35	; 53
    b21e:	0f 94 6b 31 	call	0x262d6	; 0x262d6 <strncmp_P>
    b222:	89 2b       	or	r24, r25
    b224:	d9 f4       	brne	.+54     	; 0xb25c <executeCmdLine+0x21a>
			int val[1] = { 0 };
    b226:	1b 86       	std	Y+11, r1	; 0x0b
    b228:	1c 86       	std	Y+12, r1	; 0x0c
			if (myStringToVar((char*)cmdLine_buf + (sizeof(PM_IP_CMD_bl) - 1), MY_STRING_TO_VAR_INT, NULL, NULL, &(val[0]))) {
    b22a:	8b ad       	ldd	r24, Y+59	; 0x3b
    b22c:	9c ad       	ldd	r25, Y+60	; 0x3c
    b22e:	03 96       	adiw	r24, 0x03	; 3
    b230:	9e 01       	movw	r18, r28
    b232:	25 5f       	subi	r18, 0xF5	; 245
    b234:	3f 4f       	sbci	r19, 0xFF	; 255
    b236:	79 01       	movw	r14, r18
    b238:	00 e0       	ldi	r16, 0x00	; 0
    b23a:	10 e0       	ldi	r17, 0x00	; 0
    b23c:	20 e0       	ldi	r18, 0x00	; 0
    b23e:	30 e0       	ldi	r19, 0x00	; 0
    b240:	43 e0       	ldi	r20, 0x03	; 3
    b242:	50 e0       	ldi	r21, 0x00	; 0
    b244:	60 e0       	ldi	r22, 0x00	; 0
    b246:	70 e0       	ldi	r23, 0x00	; 0
    b248:	0e 94 6a da 	call	0x1b4d4	; 0x1b4d4 <myStringToVar>
    b24c:	89 2b       	or	r24, r25
    b24e:	09 f4       	brne	.+2      	; 0xb252 <executeCmdLine+0x210>
    b250:	b3 c2       	rjmp	.+1382   	; 0xb7b8 <executeCmdLine+0x776>
				backlight_mode_pwm(val[0]);
    b252:	8b 85       	ldd	r24, Y+11	; 0x0b
    b254:	9c 85       	ldd	r25, Y+12	; 0x0c
    b256:	0e 94 4d dd 	call	0x1ba9a	; 0x1ba9a <backlight_mode_pwm>
    b25a:	ae c2       	rjmp	.+1372   	; 0xb7b8 <executeCmdLine+0x776>
			}

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_cal_defaults, sizeof(PM_IP_CMD_cal_defaults) - 1)) {
    b25c:	8b ad       	ldd	r24, Y+59	; 0x3b
    b25e:	9c ad       	ldd	r25, Y+60	; 0x3c
    b260:	4c e0       	ldi	r20, 0x0C	; 12
    b262:	50 e0       	ldi	r21, 0x00	; 0
    b264:	6f ee       	ldi	r22, 0xEF	; 239
    b266:	75 e3       	ldi	r23, 0x35	; 53
    b268:	0f 94 6b 31 	call	0x262d6	; 0x262d6 <strncmp_P>
    b26c:	89 2b       	or	r24, r25
    b26e:	21 f4       	brne	.+8      	; 0xb278 <executeCmdLine+0x236>
			calibration_mode(CALIBRATION_MODE_ENUM__DEFAULTS);
    b270:	80 e0       	ldi	r24, 0x00	; 0
    b272:	0e 94 90 dd 	call	0x1bb20	; 0x1bb20 <calibration_mode>
    b276:	a0 c2       	rjmp	.+1344   	; 0xb7b8 <executeCmdLine+0x776>

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_cal_accelx, sizeof(PM_IP_CMD_cal_accelx) - 1)) {
    b278:	8b ad       	ldd	r24, Y+59	; 0x3b
    b27a:	9c ad       	ldd	r25, Y+60	; 0x3c
    b27c:	4a e0       	ldi	r20, 0x0A	; 10
    b27e:	50 e0       	ldi	r21, 0x00	; 0
    b280:	6e ec       	ldi	r22, 0xCE	; 206
    b282:	75 e3       	ldi	r23, 0x35	; 53
    b284:	0f 94 6b 31 	call	0x262d6	; 0x262d6 <strncmp_P>
    b288:	89 2b       	or	r24, r25
    b28a:	21 f4       	brne	.+8      	; 0xb294 <executeCmdLine+0x252>
			calibration_mode(CALIBRATION_MODE_ENUM__ACCEL_X);
    b28c:	81 e0       	ldi	r24, 0x01	; 1
    b28e:	0e 94 90 dd 	call	0x1bb20	; 0x1bb20 <calibration_mode>
    b292:	92 c2       	rjmp	.+1316   	; 0xb7b8 <executeCmdLine+0x776>

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_cal_accely, sizeof(PM_IP_CMD_cal_accely) - 1)) {
    b294:	8b ad       	ldd	r24, Y+59	; 0x3b
    b296:	9c ad       	ldd	r25, Y+60	; 0x3c
    b298:	4a e0       	ldi	r20, 0x0A	; 10
    b29a:	50 e0       	ldi	r21, 0x00	; 0
    b29c:	69 ed       	ldi	r22, 0xD9	; 217
    b29e:	75 e3       	ldi	r23, 0x35	; 53
    b2a0:	0f 94 6b 31 	call	0x262d6	; 0x262d6 <strncmp_P>
    b2a4:	89 2b       	or	r24, r25
    b2a6:	21 f4       	brne	.+8      	; 0xb2b0 <executeCmdLine+0x26e>
			calibration_mode(CALIBRATION_MODE_ENUM__ACCEL_Y);
    b2a8:	82 e0       	ldi	r24, 0x02	; 2
    b2aa:	0e 94 90 dd 	call	0x1bb20	; 0x1bb20 <calibration_mode>
    b2ae:	84 c2       	rjmp	.+1288   	; 0xb7b8 <executeCmdLine+0x776>

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_cal_accelz, sizeof(PM_IP_CMD_cal_accelz) - 1)) {
    b2b0:	8b ad       	ldd	r24, Y+59	; 0x3b
    b2b2:	9c ad       	ldd	r25, Y+60	; 0x3c
    b2b4:	4a e0       	ldi	r20, 0x0A	; 10
    b2b6:	50 e0       	ldi	r21, 0x00	; 0
    b2b8:	64 ee       	ldi	r22, 0xE4	; 228
    b2ba:	75 e3       	ldi	r23, 0x35	; 53
    b2bc:	0f 94 6b 31 	call	0x262d6	; 0x262d6 <strncmp_P>
    b2c0:	89 2b       	or	r24, r25
    b2c2:	21 f4       	brne	.+8      	; 0xb2cc <executeCmdLine+0x28a>
			calibration_mode(CALIBRATION_MODE_ENUM__ACCEL_Z);
    b2c4:	83 e0       	ldi	r24, 0x03	; 3
    b2c6:	0e 94 90 dd 	call	0x1bb20	; 0x1bb20 <calibration_mode>
    b2ca:	76 c2       	rjmp	.+1260   	; 0xb7b8 <executeCmdLine+0x776>

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_cal_gyro, sizeof(PM_IP_CMD_cal_gyro) - 1)) {
    b2cc:	8b ad       	ldd	r24, Y+59	; 0x3b
    b2ce:	9c ad       	ldd	r25, Y+60	; 0x3c
    b2d0:	48 e0       	ldi	r20, 0x08	; 8
    b2d2:	50 e0       	ldi	r21, 0x00	; 0
    b2d4:	6c ef       	ldi	r22, 0xFC	; 252
    b2d6:	75 e3       	ldi	r23, 0x35	; 53
    b2d8:	0f 94 6b 31 	call	0x262d6	; 0x262d6 <strncmp_P>
    b2dc:	89 2b       	or	r24, r25
    b2de:	21 f4       	brne	.+8      	; 0xb2e8 <executeCmdLine+0x2a6>
			calibration_mode(CALIBRATION_MODE_ENUM__GYRO);
    b2e0:	84 e0       	ldi	r24, 0x04	; 4
    b2e2:	0e 94 90 dd 	call	0x1bb20	; 0x1bb20 <calibration_mode>
    b2e6:	68 c2       	rjmp	.+1232   	; 0xb7b8 <executeCmdLine+0x776>

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_dac, sizeof(PM_IP_CMD_dac) - 1)) {
    b2e8:	8b ad       	ldd	r24, Y+59	; 0x3b
    b2ea:	9c ad       	ldd	r25, Y+60	; 0x3c
    b2ec:	44 e0       	ldi	r20, 0x04	; 4
    b2ee:	50 e0       	ldi	r21, 0x00	; 0
    b2f0:	65 e0       	ldi	r22, 0x05	; 5
    b2f2:	76 e3       	ldi	r23, 0x36	; 54
    b2f4:	0f 94 6b 31 	call	0x262d6	; 0x262d6 <strncmp_P>
    b2f8:	89 2b       	or	r24, r25
    b2fa:	01 f5       	brne	.+64     	; 0xb33c <executeCmdLine+0x2fa>
			int val[1] = { 0 };
    b2fc:	1d 86       	std	Y+13, r1	; 0x0d
    b2fe:	1e 86       	std	Y+14, r1	; 0x0e
			if (myStringToVar((char*)cmdLine_buf + (sizeof(PM_IP_CMD_dac) - 1), MY_STRING_TO_VAR_INT, NULL, NULL, &(val[0]))) {
    b300:	8b ad       	ldd	r24, Y+59	; 0x3b
    b302:	9c ad       	ldd	r25, Y+60	; 0x3c
    b304:	04 96       	adiw	r24, 0x04	; 4
    b306:	9e 01       	movw	r18, r28
    b308:	23 5f       	subi	r18, 0xF3	; 243
    b30a:	3f 4f       	sbci	r19, 0xFF	; 255
    b30c:	79 01       	movw	r14, r18
    b30e:	00 e0       	ldi	r16, 0x00	; 0
    b310:	10 e0       	ldi	r17, 0x00	; 0
    b312:	20 e0       	ldi	r18, 0x00	; 0
    b314:	30 e0       	ldi	r19, 0x00	; 0
    b316:	43 e0       	ldi	r20, 0x03	; 3
    b318:	50 e0       	ldi	r21, 0x00	; 0
    b31a:	60 e0       	ldi	r22, 0x00	; 0
    b31c:	70 e0       	ldi	r23, 0x00	; 0
    b31e:	0e 94 6a da 	call	0x1b4d4	; 0x1b4d4 <myStringToVar>
    b322:	89 2b       	or	r24, r25
    b324:	09 f4       	brne	.+2      	; 0xb328 <executeCmdLine+0x2e6>
    b326:	48 c2       	rjmp	.+1168   	; 0xb7b8 <executeCmdLine+0x776>
				dac_app_enable(val[0] != 0);
    b328:	8d 85       	ldd	r24, Y+13	; 0x0d
    b32a:	9e 85       	ldd	r25, Y+14	; 0x0e
    b32c:	21 e0       	ldi	r18, 0x01	; 1
    b32e:	89 2b       	or	r24, r25
    b330:	09 f4       	brne	.+2      	; 0xb334 <executeCmdLine+0x2f2>
    b332:	20 e0       	ldi	r18, 0x00	; 0
    b334:	82 2f       	mov	r24, r18
    b336:	0e 94 af df 	call	0x1bf5e	; 0x1bf5e <dac_app_enable>
    b33a:	3e c2       	rjmp	.+1148   	; 0xb7b8 <executeCmdLine+0x776>
			}

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_dds, sizeof(PM_IP_CMD_dds) - 1)) {
    b33c:	8b ad       	ldd	r24, Y+59	; 0x3b
    b33e:	9c ad       	ldd	r25, Y+60	; 0x3c
    b340:	44 e0       	ldi	r20, 0x04	; 4
    b342:	50 e0       	ldi	r21, 0x00	; 0
    b344:	6a e0       	ldi	r22, 0x0A	; 10
    b346:	76 e3       	ldi	r23, 0x36	; 54
    b348:	0f 94 6b 31 	call	0x262d6	; 0x262d6 <strncmp_P>
    b34c:	89 2b       	or	r24, r25
    b34e:	69 f5       	brne	.+90     	; 0xb3aa <executeCmdLine+0x368>
			float val[3] = { -1.f, -1.f, -1.f };
    b350:	8c e0       	ldi	r24, 0x0C	; 12
    b352:	e8 e0       	ldi	r30, 0x08	; 8
    b354:	f1 e2       	ldi	r31, 0x21	; 33
    b356:	de 01       	movw	r26, r28
    b358:	1f 96       	adiw	r26, 0x0f	; 15
    b35a:	01 90       	ld	r0, Z+
    b35c:	0d 92       	st	X+, r0
    b35e:	8a 95       	dec	r24
    b360:	e1 f7       	brne	.-8      	; 0xb35a <executeCmdLine+0x318>
			if (myStringToVar((char*)cmdLine_buf + (sizeof(PM_IP_CMD_dds) - 1), MY_STRING_TO_VAR_FLOAT | (MY_STRING_TO_VAR_FLOAT << 2) | (MY_STRING_TO_VAR_FLOAT << 4), &(val[0]), NULL, NULL)) {
    b362:	8b ad       	ldd	r24, Y+59	; 0x3b
    b364:	9c ad       	ldd	r25, Y+60	; 0x3c
    b366:	04 96       	adiw	r24, 0x04	; 4
    b368:	9e 01       	movw	r18, r28
    b36a:	21 5f       	subi	r18, 0xF1	; 241
    b36c:	3f 4f       	sbci	r19, 0xFF	; 255
    b36e:	e1 2c       	mov	r14, r1
    b370:	f1 2c       	mov	r15, r1
    b372:	00 e0       	ldi	r16, 0x00	; 0
    b374:	10 e0       	ldi	r17, 0x00	; 0
    b376:	45 e1       	ldi	r20, 0x15	; 21
    b378:	50 e0       	ldi	r21, 0x00	; 0
    b37a:	60 e0       	ldi	r22, 0x00	; 0
    b37c:	70 e0       	ldi	r23, 0x00	; 0
    b37e:	0e 94 6a da 	call	0x1b4d4	; 0x1b4d4 <myStringToVar>
    b382:	89 2b       	or	r24, r25
    b384:	09 f4       	brne	.+2      	; 0xb388 <executeCmdLine+0x346>
    b386:	18 c2       	rjmp	.+1072   	; 0xb7b8 <executeCmdLine+0x776>
				dds_update(val[0], val[1], val[2]);
    b388:	ef 88       	ldd	r14, Y+23	; 0x17
    b38a:	f8 8c       	ldd	r15, Y+24	; 0x18
    b38c:	09 8d       	ldd	r16, Y+25	; 0x19
    b38e:	1a 8d       	ldd	r17, Y+26	; 0x1a
    b390:	2b 89       	ldd	r18, Y+19	; 0x13
    b392:	3c 89       	ldd	r19, Y+20	; 0x14
    b394:	4d 89       	ldd	r20, Y+21	; 0x15
    b396:	5e 89       	ldd	r21, Y+22	; 0x16
    b398:	8f 85       	ldd	r24, Y+15	; 0x0f
    b39a:	98 89       	ldd	r25, Y+16	; 0x10
    b39c:	a9 89       	ldd	r26, Y+17	; 0x11
    b39e:	ba 89       	ldd	r27, Y+18	; 0x12
    b3a0:	bc 01       	movw	r22, r24
    b3a2:	cd 01       	movw	r24, r26
    b3a4:	0e 94 03 e0 	call	0x1c006	; 0x1c006 <dds_update>
    b3a8:	07 c2       	rjmp	.+1038   	; 0xb7b8 <executeCmdLine+0x776>
			}

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_eb, sizeof(PM_IP_CMD_eb) - 1)) {
    b3aa:	8b ad       	ldd	r24, Y+59	; 0x3b
    b3ac:	9c ad       	ldd	r25, Y+60	; 0x3c
    b3ae:	43 e0       	ldi	r20, 0x03	; 3
    b3b0:	50 e0       	ldi	r21, 0x00	; 0
    b3b2:	6f e0       	ldi	r22, 0x0F	; 15
    b3b4:	76 e3       	ldi	r23, 0x36	; 54
    b3b6:	0f 94 6b 31 	call	0x262d6	; 0x262d6 <strncmp_P>
    b3ba:	89 2b       	or	r24, r25
    b3bc:	01 f5       	brne	.+64     	; 0xb3fe <executeCmdLine+0x3bc>
			int val[1] = { 0 };
    b3be:	1b 8e       	std	Y+27, r1	; 0x1b
    b3c0:	1c 8e       	std	Y+28, r1	; 0x1c
			if (myStringToVar((char*)cmdLine_buf + (sizeof(PM_IP_CMD_eb) - 1), MY_STRING_TO_VAR_INT, NULL, NULL, &(val[0]))) {
    b3c2:	8b ad       	ldd	r24, Y+59	; 0x3b
    b3c4:	9c ad       	ldd	r25, Y+60	; 0x3c
    b3c6:	03 96       	adiw	r24, 0x03	; 3
    b3c8:	9e 01       	movw	r18, r28
    b3ca:	25 5e       	subi	r18, 0xE5	; 229
    b3cc:	3f 4f       	sbci	r19, 0xFF	; 255
    b3ce:	79 01       	movw	r14, r18
    b3d0:	00 e0       	ldi	r16, 0x00	; 0
    b3d2:	10 e0       	ldi	r17, 0x00	; 0
    b3d4:	20 e0       	ldi	r18, 0x00	; 0
    b3d6:	30 e0       	ldi	r19, 0x00	; 0
    b3d8:	43 e0       	ldi	r20, 0x03	; 3
    b3da:	50 e0       	ldi	r21, 0x00	; 0
    b3dc:	60 e0       	ldi	r22, 0x00	; 0
    b3de:	70 e0       	ldi	r23, 0x00	; 0
    b3e0:	0e 94 6a da 	call	0x1b4d4	; 0x1b4d4 <myStringToVar>
    b3e4:	89 2b       	or	r24, r25
    b3e6:	09 f4       	brne	.+2      	; 0xb3ea <executeCmdLine+0x3a8>
    b3e8:	e7 c1       	rjmp	.+974    	; 0xb7b8 <executeCmdLine+0x776>
				errorBeep_enable(val[0] != 0);
    b3ea:	8b 8d       	ldd	r24, Y+27	; 0x1b
    b3ec:	9c 8d       	ldd	r25, Y+28	; 0x1c
    b3ee:	21 e0       	ldi	r18, 0x01	; 1
    b3f0:	89 2b       	or	r24, r25
    b3f2:	09 f4       	brne	.+2      	; 0xb3f6 <executeCmdLine+0x3b4>
    b3f4:	20 e0       	ldi	r18, 0x00	; 0
    b3f6:	82 2f       	mov	r24, r18
    b3f8:	0e 94 ff e0 	call	0x1c1fe	; 0x1c1fe <errorBeep_enable>
    b3fc:	dd c1       	rjmp	.+954    	; 0xb7b8 <executeCmdLine+0x776>
			}

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_env_t, sizeof(PM_IP_CMD_env_t) - 1)) {
    b3fe:	8b ad       	ldd	r24, Y+59	; 0x3b
    b400:	9c ad       	ldd	r25, Y+60	; 0x3c
    b402:	46 e0       	ldi	r20, 0x06	; 6
    b404:	50 e0       	ldi	r21, 0x00	; 0
    b406:	63 e1       	ldi	r22, 0x13	; 19
    b408:	76 e3       	ldi	r23, 0x36	; 54
    b40a:	0f 94 6b 31 	call	0x262d6	; 0x262d6 <strncmp_P>
    b40e:	89 2b       	or	r24, r25
    b410:	29 f5       	brne	.+74     	; 0xb45c <executeCmdLine+0x41a>
			float val[3] = { -1.f, -1.f, -1.f };
    b412:	8c e0       	ldi	r24, 0x0C	; 12
    b414:	e8 e0       	ldi	r30, 0x08	; 8
    b416:	f1 e2       	ldi	r31, 0x21	; 33
    b418:	de 01       	movw	r26, r28
    b41a:	5d 96       	adiw	r26, 0x1d	; 29
    b41c:	01 90       	ld	r0, Z+
    b41e:	0d 92       	st	X+, r0
    b420:	8a 95       	dec	r24
    b422:	e1 f7       	brne	.-8      	; 0xb41c <executeCmdLine+0x3da>
			if (myStringToVar((char*)cmdLine_buf + (sizeof(PM_IP_CMD_env_t) - 1), MY_STRING_TO_VAR_FLOAT, &(val[0]), NULL, NULL)) {
    b424:	8b ad       	ldd	r24, Y+59	; 0x3b
    b426:	9c ad       	ldd	r25, Y+60	; 0x3c
    b428:	06 96       	adiw	r24, 0x06	; 6
    b42a:	9e 01       	movw	r18, r28
    b42c:	23 5e       	subi	r18, 0xE3	; 227
    b42e:	3f 4f       	sbci	r19, 0xFF	; 255
    b430:	e1 2c       	mov	r14, r1
    b432:	f1 2c       	mov	r15, r1
    b434:	00 e0       	ldi	r16, 0x00	; 0
    b436:	10 e0       	ldi	r17, 0x00	; 0
    b438:	41 e0       	ldi	r20, 0x01	; 1
    b43a:	50 e0       	ldi	r21, 0x00	; 0
    b43c:	60 e0       	ldi	r22, 0x00	; 0
    b43e:	70 e0       	ldi	r23, 0x00	; 0
    b440:	0e 94 6a da 	call	0x1b4d4	; 0x1b4d4 <myStringToVar>
    b444:	89 2b       	or	r24, r25
    b446:	09 f4       	brne	.+2      	; 0xb44a <executeCmdLine+0x408>
    b448:	b7 c1       	rjmp	.+878    	; 0xb7b8 <executeCmdLine+0x776>
				env_temp(val[0]);
    b44a:	8d 8d       	ldd	r24, Y+29	; 0x1d
    b44c:	9e 8d       	ldd	r25, Y+30	; 0x1e
    b44e:	af 8d       	ldd	r26, Y+31	; 0x1f
    b450:	b8 a1       	ldd	r27, Y+32	; 0x20
    b452:	bc 01       	movw	r22, r24
    b454:	cd 01       	movw	r24, r26
    b456:	0e 94 11 e1 	call	0x1c222	; 0x1c222 <env_temp>
    b45a:	ae c1       	rjmp	.+860    	; 0xb7b8 <executeCmdLine+0x776>
			}

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_gsm_aprs,	sizeof(PM_IP_CMD_gsm_aprs) - 1)) {
    b45c:	8b ad       	ldd	r24, Y+59	; 0x3b
    b45e:	9c ad       	ldd	r25, Y+60	; 0x3c
    b460:	49 e0       	ldi	r20, 0x09	; 9
    b462:	50 e0       	ldi	r21, 0x00	; 0
    b464:	6f e1       	ldi	r22, 0x1F	; 31
    b466:	76 e3       	ldi	r23, 0x36	; 54
    b468:	0f 94 6b 31 	call	0x262d6	; 0x262d6 <strncmp_P>
    b46c:	89 2b       	or	r24, r25
    b46e:	01 f5       	brne	.+64     	; 0xb4b0 <executeCmdLine+0x46e>
			int val[1] = { 0 };
    b470:	19 a6       	std	Y+41, r1	; 0x29
    b472:	1a a6       	std	Y+42, r1	; 0x2a
			if (myStringToVar((char*)cmdLine_buf + (sizeof(PM_IP_CMD_gsm_aprs) - 1), MY_STRING_TO_VAR_INT, NULL, NULL, &(val[0]))) {
    b474:	8b ad       	ldd	r24, Y+59	; 0x3b
    b476:	9c ad       	ldd	r25, Y+60	; 0x3c
    b478:	09 96       	adiw	r24, 0x09	; 9
    b47a:	9e 01       	movw	r18, r28
    b47c:	27 5d       	subi	r18, 0xD7	; 215
    b47e:	3f 4f       	sbci	r19, 0xFF	; 255
    b480:	79 01       	movw	r14, r18
    b482:	00 e0       	ldi	r16, 0x00	; 0
    b484:	10 e0       	ldi	r17, 0x00	; 0
    b486:	20 e0       	ldi	r18, 0x00	; 0
    b488:	30 e0       	ldi	r19, 0x00	; 0
    b48a:	43 e0       	ldi	r20, 0x03	; 3
    b48c:	50 e0       	ldi	r21, 0x00	; 0
    b48e:	60 e0       	ldi	r22, 0x00	; 0
    b490:	70 e0       	ldi	r23, 0x00	; 0
    b492:	0e 94 6a da 	call	0x1b4d4	; 0x1b4d4 <myStringToVar>
    b496:	89 2b       	or	r24, r25
    b498:	09 f4       	brne	.+2      	; 0xb49c <executeCmdLine+0x45a>
    b49a:	8e c1       	rjmp	.+796    	; 0xb7b8 <executeCmdLine+0x776>
				gsm_aprs_enable(val[0] != 0);
    b49c:	89 a5       	ldd	r24, Y+41	; 0x29
    b49e:	9a a5       	ldd	r25, Y+42	; 0x2a
    b4a0:	21 e0       	ldi	r18, 0x01	; 1
    b4a2:	89 2b       	or	r24, r25
    b4a4:	09 f4       	brne	.+2      	; 0xb4a8 <executeCmdLine+0x466>
    b4a6:	20 e0       	ldi	r18, 0x00	; 0
    b4a8:	82 2f       	mov	r24, r18
    b4aa:	0e 94 79 e1 	call	0x1c2f2	; 0x1c2f2 <gsm_aprs_enable>
    b4ae:	84 c1       	rjmp	.+776    	; 0xb7b8 <executeCmdLine+0x776>
			}

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_gsm_pin,	sizeof(PM_IP_CMD_gsm_pin) - 1)) {
    b4b0:	8b ad       	ldd	r24, Y+59	; 0x3b
    b4b2:	9c ad       	ldd	r25, Y+60	; 0x3c
    b4b4:	48 e0       	ldi	r20, 0x08	; 8
    b4b6:	50 e0       	ldi	r21, 0x00	; 0
    b4b8:	69 e2       	ldi	r22, 0x29	; 41
    b4ba:	76 e3       	ldi	r23, 0x36	; 54
    b4bc:	0f 94 6b 31 	call	0x262d6	; 0x262d6 <strncmp_P>
    b4c0:	89 2b       	or	r24, r25
    b4c2:	31 f4       	brne	.+12     	; 0xb4d0 <executeCmdLine+0x48e>
			gsm_pin_update(cmdLine_buf + (sizeof(PM_IP_CMD_gsm_pin) - 1));
    b4c4:	8b ad       	ldd	r24, Y+59	; 0x3b
    b4c6:	9c ad       	ldd	r25, Y+60	; 0x3c
    b4c8:	08 96       	adiw	r24, 0x08	; 8
    b4ca:	0e 94 8b e1 	call	0x1c316	; 0x1c316 <gsm_pin_update>
    b4ce:	74 c1       	rjmp	.+744    	; 0xb7b8 <executeCmdLine+0x776>

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_gsm_num,	sizeof(PM_IP_CMD_gsm_num) - 1)) {
    b4d0:	8b ad       	ldd	r24, Y+59	; 0x3b
    b4d2:	9c ad       	ldd	r25, Y+60	; 0x3c
    b4d4:	44 e0       	ldi	r20, 0x04	; 4
    b4d6:	50 e0       	ldi	r21, 0x00	; 0
    b4d8:	6a e1       	ldi	r22, 0x1A	; 26
    b4da:	76 e3       	ldi	r23, 0x36	; 54
    b4dc:	0f 94 6b 31 	call	0x262d6	; 0x262d6 <strncmp_P>
    b4e0:	89 2b       	or	r24, r25
    b4e2:	01 f5       	brne	.+64     	; 0xb524 <executeCmdLine+0x4e2>
			int val[1] = { 0 };
    b4e4:	1b a6       	std	Y+43, r1	; 0x2b
    b4e6:	1c a6       	std	Y+44, r1	; 0x2c
			if (myStringToVar((char*)cmdLine_buf + (sizeof(PM_IP_CMD_gsm_num) - 1), MY_STRING_TO_VAR_INT, NULL, NULL, &(val[0]))) {
    b4e8:	8b ad       	ldd	r24, Y+59	; 0x3b
    b4ea:	9c ad       	ldd	r25, Y+60	; 0x3c
    b4ec:	04 96       	adiw	r24, 0x04	; 4
    b4ee:	9e 01       	movw	r18, r28
    b4f0:	25 5d       	subi	r18, 0xD5	; 213
    b4f2:	3f 4f       	sbci	r19, 0xFF	; 255
    b4f4:	79 01       	movw	r14, r18
    b4f6:	00 e0       	ldi	r16, 0x00	; 0
    b4f8:	10 e0       	ldi	r17, 0x00	; 0
    b4fa:	20 e0       	ldi	r18, 0x00	; 0
    b4fc:	30 e0       	ldi	r19, 0x00	; 0
    b4fe:	43 e0       	ldi	r20, 0x03	; 3
    b500:	50 e0       	ldi	r21, 0x00	; 0
    b502:	60 e0       	ldi	r22, 0x00	; 0
    b504:	70 e0       	ldi	r23, 0x00	; 0
    b506:	0e 94 6a da 	call	0x1b4d4	; 0x1b4d4 <myStringToVar>
    b50a:	89 2b       	or	r24, r25
    b50c:	09 f4       	brne	.+2      	; 0xb510 <executeCmdLine+0x4ce>
    b50e:	54 c1       	rjmp	.+680    	; 0xb7b8 <executeCmdLine+0x776>
				gsm_enable(val[0] != 0);
    b510:	8b a5       	ldd	r24, Y+43	; 0x2b
    b512:	9c a5       	ldd	r25, Y+44	; 0x2c
    b514:	21 e0       	ldi	r18, 0x01	; 1
    b516:	89 2b       	or	r24, r25
    b518:	09 f4       	brne	.+2      	; 0xb51c <executeCmdLine+0x4da>
    b51a:	20 e0       	ldi	r18, 0x00	; 0
    b51c:	82 2f       	mov	r24, r18
    b51e:	0e 94 f3 e1 	call	0x1c3e6	; 0x1c3e6 <gsm_enable>
    b522:	4a c1       	rjmp	.+660    	; 0xb7b8 <executeCmdLine+0x776>
			}

		} else if (!strncasecmp_P((char*)cmdLine_buf, PM_IP_CMD_help, sizeof(PM_IP_CMD_help) - 1)) {
    b524:	8b ad       	ldd	r24, Y+59	; 0x3b
    b526:	9c ad       	ldd	r25, Y+60	; 0x3c
    b528:	44 e0       	ldi	r20, 0x04	; 4
    b52a:	50 e0       	ldi	r21, 0x00	; 0
    b52c:	62 e3       	ldi	r22, 0x32	; 50
    b52e:	76 e3       	ldi	r23, 0x36	; 54
    b530:	0f 94 53 31 	call	0x262a6	; 0x262a6 <strncasecmp_P>
    b534:	89 2b       	or	r24, r25
    b536:	19 f4       	brne	.+6      	; 0xb53e <executeCmdLine+0x4fc>
			printHelp();
    b538:	0e 94 dc 50 	call	0xa1b8	; 0xa1b8 <printHelp>
    b53c:	3d c1       	rjmp	.+634    	; 0xb7b8 <executeCmdLine+0x776>

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_info, sizeof(PM_IP_CMD_info) - 1)) {
    b53e:	8b ad       	ldd	r24, Y+59	; 0x3b
    b540:	9c ad       	ldd	r25, Y+60	; 0x3c
    b542:	45 e0       	ldi	r20, 0x05	; 5
    b544:	50 e0       	ldi	r21, 0x00	; 0
    b546:	67 e3       	ldi	r22, 0x37	; 55
    b548:	76 e3       	ldi	r23, 0x36	; 54
    b54a:	0f 94 6b 31 	call	0x262d6	; 0x262d6 <strncmp_P>
    b54e:	89 2b       	or	r24, r25
    b550:	d9 f4       	brne	.+54     	; 0xb588 <executeCmdLine+0x546>
			int val[1] = { 0 };
    b552:	1d a6       	std	Y+45, r1	; 0x2d
    b554:	1e a6       	std	Y+46, r1	; 0x2e
			if (myStringToVar((char*)cmdLine_buf + (sizeof(PM_IP_CMD_info) - 1), MY_STRING_TO_VAR_INT, NULL, NULL, &(val[0]))) {
    b556:	8b ad       	ldd	r24, Y+59	; 0x3b
    b558:	9c ad       	ldd	r25, Y+60	; 0x3c
    b55a:	05 96       	adiw	r24, 0x05	; 5
    b55c:	9e 01       	movw	r18, r28
    b55e:	23 5d       	subi	r18, 0xD3	; 211
    b560:	3f 4f       	sbci	r19, 0xFF	; 255
    b562:	79 01       	movw	r14, r18
    b564:	00 e0       	ldi	r16, 0x00	; 0
    b566:	10 e0       	ldi	r17, 0x00	; 0
    b568:	20 e0       	ldi	r18, 0x00	; 0
    b56a:	30 e0       	ldi	r19, 0x00	; 0
    b56c:	43 e0       	ldi	r20, 0x03	; 3
    b56e:	50 e0       	ldi	r21, 0x00	; 0
    b570:	60 e0       	ldi	r22, 0x00	; 0
    b572:	70 e0       	ldi	r23, 0x00	; 0
    b574:	0e 94 6a da 	call	0x1b4d4	; 0x1b4d4 <myStringToVar>
    b578:	89 2b       	or	r24, r25
    b57a:	09 f4       	brne	.+2      	; 0xb57e <executeCmdLine+0x53c>
    b57c:	1d c1       	rjmp	.+570    	; 0xb7b8 <executeCmdLine+0x776>
				printStatusLines_bitfield(val[0]);
    b57e:	8d a5       	ldd	r24, Y+45	; 0x2d
    b580:	9e a5       	ldd	r25, Y+46	; 0x2e
    b582:	0e 94 64 e2 	call	0x1c4c8	; 0x1c4c8 <printStatusLines_bitfield>
    b586:	18 c1       	rjmp	.+560    	; 0xb7b8 <executeCmdLine+0x776>
			}

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_kb, sizeof(PM_IP_CMD_kb) - 1)) {
    b588:	8b ad       	ldd	r24, Y+59	; 0x3b
    b58a:	9c ad       	ldd	r25, Y+60	; 0x3c
    b58c:	43 e0       	ldi	r20, 0x03	; 3
    b58e:	50 e0       	ldi	r21, 0x00	; 0
    b590:	6d e3       	ldi	r22, 0x3D	; 61
    b592:	76 e3       	ldi	r23, 0x36	; 54
    b594:	0f 94 6b 31 	call	0x262d6	; 0x262d6 <strncmp_P>
    b598:	89 2b       	or	r24, r25
    b59a:	01 f5       	brne	.+64     	; 0xb5dc <executeCmdLine+0x59a>
			int val[1] = { 0 };
    b59c:	1f a6       	std	Y+47, r1	; 0x2f
    b59e:	18 aa       	std	Y+48, r1	; 0x30
			if (myStringToVar((char*)cmdLine_buf + (sizeof(PM_IP_CMD_kb) - 1), MY_STRING_TO_VAR_INT, NULL, NULL, &(val[0]))) {
    b5a0:	8b ad       	ldd	r24, Y+59	; 0x3b
    b5a2:	9c ad       	ldd	r25, Y+60	; 0x3c
    b5a4:	03 96       	adiw	r24, 0x03	; 3
    b5a6:	9e 01       	movw	r18, r28
    b5a8:	21 5d       	subi	r18, 0xD1	; 209
    b5aa:	3f 4f       	sbci	r19, 0xFF	; 255
    b5ac:	79 01       	movw	r14, r18
    b5ae:	00 e0       	ldi	r16, 0x00	; 0
    b5b0:	10 e0       	ldi	r17, 0x00	; 0
    b5b2:	20 e0       	ldi	r18, 0x00	; 0
    b5b4:	30 e0       	ldi	r19, 0x00	; 0
    b5b6:	43 e0       	ldi	r20, 0x03	; 3
    b5b8:	50 e0       	ldi	r21, 0x00	; 0
    b5ba:	60 e0       	ldi	r22, 0x00	; 0
    b5bc:	70 e0       	ldi	r23, 0x00	; 0
    b5be:	0e 94 6a da 	call	0x1b4d4	; 0x1b4d4 <myStringToVar>
    b5c2:	89 2b       	or	r24, r25
    b5c4:	09 f4       	brne	.+2      	; 0xb5c8 <executeCmdLine+0x586>
    b5c6:	f8 c0       	rjmp	.+496    	; 0xb7b8 <executeCmdLine+0x776>
				keyBeep_enable(val[0] != 0);
    b5c8:	8f a5       	ldd	r24, Y+47	; 0x2f
    b5ca:	98 a9       	ldd	r25, Y+48	; 0x30
    b5cc:	21 e0       	ldi	r18, 0x01	; 1
    b5ce:	89 2b       	or	r24, r25
    b5d0:	09 f4       	brne	.+2      	; 0xb5d4 <executeCmdLine+0x592>
    b5d2:	20 e0       	ldi	r18, 0x00	; 0
    b5d4:	82 2f       	mov	r24, r18
    b5d6:	0e 94 11 e2 	call	0x1c422	; 0x1c422 <keyBeep_enable>
    b5da:	ee c0       	rjmp	.+476    	; 0xb7b8 <executeCmdLine+0x776>
			}

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_pt, sizeof(PM_IP_CMD_pt) - 1)) {
    b5dc:	8b ad       	ldd	r24, Y+59	; 0x3b
    b5de:	9c ad       	ldd	r25, Y+60	; 0x3c
    b5e0:	43 e0       	ldi	r20, 0x03	; 3
    b5e2:	50 e0       	ldi	r21, 0x00	; 0
    b5e4:	61 e4       	ldi	r22, 0x41	; 65
    b5e6:	76 e3       	ldi	r23, 0x36	; 54
    b5e8:	0f 94 6b 31 	call	0x262d6	; 0x262d6 <strncmp_P>
    b5ec:	89 2b       	or	r24, r25
    b5ee:	d9 f4       	brne	.+54     	; 0xb626 <executeCmdLine+0x5e4>
			int val[1] = { 0 };
    b5f0:	19 aa       	std	Y+49, r1	; 0x31
    b5f2:	1a aa       	std	Y+50, r1	; 0x32
			if (myStringToVar((char*)cmdLine_buf + (sizeof(PM_IP_CMD_pt) - 1), MY_STRING_TO_VAR_INT, NULL, NULL, &(val[0]))) {
    b5f4:	8b ad       	ldd	r24, Y+59	; 0x3b
    b5f6:	9c ad       	ldd	r25, Y+60	; 0x3c
    b5f8:	03 96       	adiw	r24, 0x03	; 3
    b5fa:	9e 01       	movw	r18, r28
    b5fc:	2f 5c       	subi	r18, 0xCF	; 207
    b5fe:	3f 4f       	sbci	r19, 0xFF	; 255
    b600:	79 01       	movw	r14, r18
    b602:	00 e0       	ldi	r16, 0x00	; 0
    b604:	10 e0       	ldi	r17, 0x00	; 0
    b606:	20 e0       	ldi	r18, 0x00	; 0
    b608:	30 e0       	ldi	r19, 0x00	; 0
    b60a:	43 e0       	ldi	r20, 0x03	; 3
    b60c:	50 e0       	ldi	r21, 0x00	; 0
    b60e:	60 e0       	ldi	r22, 0x00	; 0
    b610:	70 e0       	ldi	r23, 0x00	; 0
    b612:	0e 94 6a da 	call	0x1b4d4	; 0x1b4d4 <myStringToVar>
    b616:	89 2b       	or	r24, r25
    b618:	09 f4       	brne	.+2      	; 0xb61c <executeCmdLine+0x5da>
    b61a:	ce c0       	rjmp	.+412    	; 0xb7b8 <executeCmdLine+0x776>
				pitchTone_mode(val[0]);
    b61c:	89 a9       	ldd	r24, Y+49	; 0x31
    b61e:	9a a9       	ldd	r25, Y+50	; 0x32
    b620:	0e 94 23 e2 	call	0x1c446	; 0x1c446 <pitchTone_mode>
    b624:	c9 c0       	rjmp	.+402    	; 0xb7b8 <executeCmdLine+0x776>
			}

		} else if (!strncasecmp_P((char*)cmdLine_buf, PM_IP_CMD_qnh_auto, sizeof(PM_IP_CMD_qnh_auto) - 1)) {
    b626:	8b ad       	ldd	r24, Y+59	; 0x3b
    b628:	9c ad       	ldd	r25, Y+60	; 0x3c
    b62a:	48 e0       	ldi	r20, 0x08	; 8
    b62c:	50 e0       	ldi	r21, 0x00	; 0
    b62e:	65 e4       	ldi	r22, 0x45	; 69
    b630:	76 e3       	ldi	r23, 0x36	; 54
    b632:	0f 94 53 31 	call	0x262a6	; 0x262a6 <strncasecmp_P>
    b636:	89 2b       	or	r24, r25
    b638:	19 f4       	brne	.+6      	; 0xb640 <executeCmdLine+0x5fe>
			qnh_setAuto();
    b63a:	0e 94 35 e2 	call	0x1c46a	; 0x1c46a <qnh_setAuto>
    b63e:	bc c0       	rjmp	.+376    	; 0xb7b8 <executeCmdLine+0x776>

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_qnh_m, sizeof(PM_IP_CMD_qnh_m) - 1)) {
    b640:	8b ad       	ldd	r24, Y+59	; 0x3b
    b642:	9c ad       	ldd	r25, Y+60	; 0x3c
    b644:	46 e0       	ldi	r20, 0x06	; 6
    b646:	50 e0       	ldi	r21, 0x00	; 0
    b648:	6e e4       	ldi	r22, 0x4E	; 78
    b64a:	76 e3       	ldi	r23, 0x36	; 54
    b64c:	0f 94 6b 31 	call	0x262d6	; 0x262d6 <strncmp_P>
    b650:	89 2b       	or	r24, r25
    b652:	d9 f4       	brne	.+54     	; 0xb68a <executeCmdLine+0x648>
			int val[1] = { 0 };
    b654:	1b aa       	std	Y+51, r1	; 0x33
    b656:	1c aa       	std	Y+52, r1	; 0x34
			if (myStringToVar((char*)cmdLine_buf + (sizeof(PM_IP_CMD_qnh_m) - 1), MY_STRING_TO_VAR_INT, NULL, NULL, &(val[0]))) {
    b658:	8b ad       	ldd	r24, Y+59	; 0x3b
    b65a:	9c ad       	ldd	r25, Y+60	; 0x3c
    b65c:	06 96       	adiw	r24, 0x06	; 6
    b65e:	9e 01       	movw	r18, r28
    b660:	2d 5c       	subi	r18, 0xCD	; 205
    b662:	3f 4f       	sbci	r19, 0xFF	; 255
    b664:	79 01       	movw	r14, r18
    b666:	00 e0       	ldi	r16, 0x00	; 0
    b668:	10 e0       	ldi	r17, 0x00	; 0
    b66a:	20 e0       	ldi	r18, 0x00	; 0
    b66c:	30 e0       	ldi	r19, 0x00	; 0
    b66e:	43 e0       	ldi	r20, 0x03	; 3
    b670:	50 e0       	ldi	r21, 0x00	; 0
    b672:	60 e0       	ldi	r22, 0x00	; 0
    b674:	70 e0       	ldi	r23, 0x00	; 0
    b676:	0e 94 6a da 	call	0x1b4d4	; 0x1b4d4 <myStringToVar>
    b67a:	89 2b       	or	r24, r25
    b67c:	09 f4       	brne	.+2      	; 0xb680 <executeCmdLine+0x63e>
    b67e:	9c c0       	rjmp	.+312    	; 0xb7b8 <executeCmdLine+0x776>
				qnh_setHeightM((int16_t)val[0]);
    b680:	8b a9       	ldd	r24, Y+51	; 0x33
    b682:	9c a9       	ldd	r25, Y+52	; 0x34
    b684:	0e 94 44 e2 	call	0x1c488	; 0x1c488 <qnh_setHeightM>
    b688:	97 c0       	rjmp	.+302    	; 0xb7b8 <executeCmdLine+0x776>
			}

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_reset, sizeof(PM_IP_CMD_reset) - 1)) {
    b68a:	8b ad       	ldd	r24, Y+59	; 0x3b
    b68c:	9c ad       	ldd	r25, Y+60	; 0x3c
    b68e:	46 e0       	ldi	r20, 0x06	; 6
    b690:	50 e0       	ldi	r21, 0x00	; 0
    b692:	65 e5       	ldi	r22, 0x55	; 85
    b694:	76 e3       	ldi	r23, 0x36	; 54
    b696:	0f 94 6b 31 	call	0x262d6	; 0x262d6 <strncmp_P>
    b69a:	89 2b       	or	r24, r25
    b69c:	11 f5       	brne	.+68     	; 0xb6e2 <executeCmdLine+0x6a0>
			int val[1] = { 0 };
    b69e:	1d aa       	std	Y+53, r1	; 0x35
    b6a0:	1e aa       	std	Y+54, r1	; 0x36
			if (myStringToVar((char*)cmdLine_buf + (sizeof(PM_IP_CMD_reset) - 1), MY_STRING_TO_VAR_INT, NULL, NULL, &(val[0]))) {
    b6a2:	8b ad       	ldd	r24, Y+59	; 0x3b
    b6a4:	9c ad       	ldd	r25, Y+60	; 0x3c
    b6a6:	06 96       	adiw	r24, 0x06	; 6
    b6a8:	9e 01       	movw	r18, r28
    b6aa:	2b 5c       	subi	r18, 0xCB	; 203
    b6ac:	3f 4f       	sbci	r19, 0xFF	; 255
    b6ae:	79 01       	movw	r14, r18
    b6b0:	00 e0       	ldi	r16, 0x00	; 0
    b6b2:	10 e0       	ldi	r17, 0x00	; 0
    b6b4:	20 e0       	ldi	r18, 0x00	; 0
    b6b6:	30 e0       	ldi	r19, 0x00	; 0
    b6b8:	43 e0       	ldi	r20, 0x03	; 3
    b6ba:	50 e0       	ldi	r21, 0x00	; 0
    b6bc:	60 e0       	ldi	r22, 0x00	; 0
    b6be:	70 e0       	ldi	r23, 0x00	; 0
    b6c0:	0e 94 6a da 	call	0x1b4d4	; 0x1b4d4 <myStringToVar>
    b6c4:	89 2b       	or	r24, r25
    b6c6:	09 f4       	brne	.+2      	; 0xb6ca <executeCmdLine+0x688>
    b6c8:	77 c0       	rjmp	.+238    	; 0xb7b8 <executeCmdLine+0x776>
				if (val[0] == 1) {
    b6ca:	8d a9       	ldd	r24, Y+53	; 0x35
    b6cc:	9e a9       	ldd	r25, Y+54	; 0x36
    b6ce:	01 97       	sbiw	r24, 0x01	; 1
    b6d0:	09 f0       	breq	.+2      	; 0xb6d4 <executeCmdLine+0x692>
    b6d2:	72 c0       	rjmp	.+228    	; 0xb7b8 <executeCmdLine+0x776>
					/* Terminate the USB connection */
					stdio_usb_disable();
    b6d4:	0f 94 02 20 	call	0x24004	; 0x24004 <stdio_usb_disable>
					udc_stop();
    b6d8:	0f 94 78 1a 	call	0x234f0	; 0x234f0 <udc_stop>

					asm volatile(
    b6dc:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>
    b6e0:	6b c0       	rjmp	.+214    	; 0xb7b8 <executeCmdLine+0x776>
						:
					);
				}
			}

		} else if (!strncasecmp_P((char*)cmdLine_buf, PM_IP_CMD_shut, sizeof(PM_IP_CMD_shut) - 1)) {
    b6e2:	8b ad       	ldd	r24, Y+59	; 0x3b
    b6e4:	9c ad       	ldd	r25, Y+60	; 0x3c
    b6e6:	44 e0       	ldi	r20, 0x04	; 4
    b6e8:	50 e0       	ldi	r21, 0x00	; 0
    b6ea:	6c e5       	ldi	r22, 0x5C	; 92
    b6ec:	76 e3       	ldi	r23, 0x36	; 54
    b6ee:	0f 94 53 31 	call	0x262a6	; 0x262a6 <strncasecmp_P>
    b6f2:	89 2b       	or	r24, r25
    b6f4:	19 f4       	brne	.+6      	; 0xb6fc <executeCmdLine+0x6ba>
			shutdown();
    b6f6:	0e 94 94 e2 	call	0x1c528	; 0x1c528 <shutdown>
    b6fa:	5e c0       	rjmp	.+188    	; 0xb7b8 <executeCmdLine+0x776>

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_xo, sizeof(PM_IP_CMD_xo) - 1)) {
    b6fc:	8b ad       	ldd	r24, Y+59	; 0x3b
    b6fe:	9c ad       	ldd	r25, Y+60	; 0x3c
    b700:	43 e0       	ldi	r20, 0x03	; 3
    b702:	50 e0       	ldi	r21, 0x00	; 0
    b704:	61 e6       	ldi	r22, 0x61	; 97
    b706:	76 e3       	ldi	r23, 0x36	; 54
    b708:	0f 94 6b 31 	call	0x262d6	; 0x262d6 <strncmp_P>
    b70c:	89 2b       	or	r24, r25
    b70e:	01 f5       	brne	.+64     	; 0xb750 <executeCmdLine+0x70e>
			long val[1] = { 0 };
    b710:	1f aa       	std	Y+55, r1	; 0x37
    b712:	18 ae       	std	Y+56, r1	; 0x38
    b714:	19 ae       	std	Y+57, r1	; 0x39
    b716:	1a ae       	std	Y+58, r1	; 0x3a
			if (myStringToVar((char*)cmdLine_buf + (sizeof(PM_IP_CMD_xo) - 1), MY_STRING_TO_VAR_LONG, NULL, &(val[0]), NULL)) {
    b718:	8b ad       	ldd	r24, Y+59	; 0x3b
    b71a:	9c ad       	ldd	r25, Y+60	; 0x3c
    b71c:	03 96       	adiw	r24, 0x03	; 3
    b71e:	9e 01       	movw	r18, r28
    b720:	29 5c       	subi	r18, 0xC9	; 201
    b722:	3f 4f       	sbci	r19, 0xFF	; 255
    b724:	e1 2c       	mov	r14, r1
    b726:	f1 2c       	mov	r15, r1
    b728:	89 01       	movw	r16, r18
    b72a:	20 e0       	ldi	r18, 0x00	; 0
    b72c:	30 e0       	ldi	r19, 0x00	; 0
    b72e:	42 e0       	ldi	r20, 0x02	; 2
    b730:	50 e0       	ldi	r21, 0x00	; 0
    b732:	60 e0       	ldi	r22, 0x00	; 0
    b734:	70 e0       	ldi	r23, 0x00	; 0
    b736:	0e 94 6a da 	call	0x1b4d4	; 0x1b4d4 <myStringToVar>
    b73a:	89 2b       	or	r24, r25
    b73c:	e9 f1       	breq	.+122    	; 0xb7b8 <executeCmdLine+0x776>
				xoPwm_set(val[0]);
    b73e:	8f a9       	ldd	r24, Y+55	; 0x37
    b740:	98 ad       	ldd	r25, Y+56	; 0x38
    b742:	a9 ad       	ldd	r26, Y+57	; 0x39
    b744:	ba ad       	ldd	r27, Y+58	; 0x3a
    b746:	bc 01       	movw	r22, r24
    b748:	cd 01       	movw	r24, r26
    b74a:	0e 94 a2 e2 	call	0x1c544	; 0x1c544 <xoPwm_set>
    b74e:	34 c0       	rjmp	.+104    	; 0xb7b8 <executeCmdLine+0x776>
			}

		} else {
			int len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_UNKNOWN_01);
    b750:	85 e6       	ldi	r24, 0x65	; 101
    b752:	96 e3       	ldi	r25, 0x36	; 54
    b754:	89 2f       	mov	r24, r25
    b756:	8f 93       	push	r24
    b758:	85 e6       	ldi	r24, 0x65	; 101
    b75a:	96 e3       	ldi	r25, 0x36	; 54
    b75c:	8f 93       	push	r24
    b75e:	1f 92       	push	r1
    b760:	80 e8       	ldi	r24, 0x80	; 128
    b762:	8f 93       	push	r24
    b764:	83 e0       	ldi	r24, 0x03	; 3
    b766:	9c e2       	ldi	r25, 0x2C	; 44
    b768:	89 2f       	mov	r24, r25
    b76a:	8f 93       	push	r24
    b76c:	83 e0       	ldi	r24, 0x03	; 3
    b76e:	9c e2       	ldi	r25, 0x2C	; 44
    b770:	8f 93       	push	r24
    b772:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
    b776:	0f 90       	pop	r0
    b778:	0f 90       	pop	r0
    b77a:	0f 90       	pop	r0
    b77c:	0f 90       	pop	r0
    b77e:	0f 90       	pop	r0
    b780:	0f 90       	pop	r0
    b782:	89 83       	std	Y+1, r24	; 0x01
    b784:	9a 83       	std	Y+2, r25	; 0x02
			udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    b786:	89 81       	ldd	r24, Y+1	; 0x01
    b788:	9a 81       	ldd	r25, Y+2	; 0x02
    b78a:	81 38       	cpi	r24, 0x81	; 129
    b78c:	91 05       	cpc	r25, r1
    b78e:	10 f0       	brcs	.+4      	; 0xb794 <executeCmdLine+0x752>
    b790:	80 e8       	ldi	r24, 0x80	; 128
    b792:	90 e0       	ldi	r25, 0x00	; 0
    b794:	40 e0       	ldi	r20, 0x00	; 0
    b796:	68 2f       	mov	r22, r24
    b798:	83 e0       	ldi	r24, 0x03	; 3
    b79a:	9c e2       	ldi	r25, 0x2C	; 44
    b79c:	0e 94 0a 3b 	call	0x7614	; 0x7614 <udi_write_tx_buf>

			if (g_errorBeep_enable) {
    b7a0:	80 91 52 26 	lds	r24, 0x2652	; 0x802652 <g_errorBeep_enable>
    b7a4:	88 23       	and	r24, r24
    b7a6:	41 f0       	breq	.+16     	; 0xb7b8 <executeCmdLine+0x776>
				twi2_set_beep(100, 10);  // Bad sound
    b7a8:	6a e0       	ldi	r22, 0x0A	; 10
    b7aa:	84 e6       	ldi	r24, 0x64	; 100
    b7ac:	0e 94 b8 65 	call	0xcb70	; 0xcb70 <twi2_set_beep>
				yield_ms(125);
    b7b0:	8d e7       	ldi	r24, 0x7D	; 125
    b7b2:	90 e0       	ldi	r25, 0x00	; 0
    b7b4:	0e 94 c6 f0 	call	0x1e18c	; 0x1e18c <yield_ms>
			}
		}
	}

	int len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_IP_CMD_CmdLine);
    b7b8:	83 e8       	ldi	r24, 0x83	; 131
    b7ba:	95 e3       	ldi	r25, 0x35	; 53
    b7bc:	89 2f       	mov	r24, r25
    b7be:	8f 93       	push	r24
    b7c0:	83 e8       	ldi	r24, 0x83	; 131
    b7c2:	95 e3       	ldi	r25, 0x35	; 53
    b7c4:	8f 93       	push	r24
    b7c6:	1f 92       	push	r1
    b7c8:	80 e8       	ldi	r24, 0x80	; 128
    b7ca:	8f 93       	push	r24
    b7cc:	83 e0       	ldi	r24, 0x03	; 3
    b7ce:	9c e2       	ldi	r25, 0x2C	; 44
    b7d0:	89 2f       	mov	r24, r25
    b7d2:	8f 93       	push	r24
    b7d4:	83 e0       	ldi	r24, 0x03	; 3
    b7d6:	9c e2       	ldi	r25, 0x2C	; 44
    b7d8:	8f 93       	push	r24
    b7da:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
    b7de:	0f 90       	pop	r0
    b7e0:	0f 90       	pop	r0
    b7e2:	0f 90       	pop	r0
    b7e4:	0f 90       	pop	r0
    b7e6:	0f 90       	pop	r0
    b7e8:	0f 90       	pop	r0
    b7ea:	8b 83       	std	Y+3, r24	; 0x03
    b7ec:	9c 83       	std	Y+4, r25	; 0x04
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    b7ee:	8b 81       	ldd	r24, Y+3	; 0x03
    b7f0:	9c 81       	ldd	r25, Y+4	; 0x04
    b7f2:	81 38       	cpi	r24, 0x81	; 129
    b7f4:	91 05       	cpc	r25, r1
    b7f6:	10 f0       	brcs	.+4      	; 0xb7fc <executeCmdLine+0x7ba>
    b7f8:	80 e8       	ldi	r24, 0x80	; 128
    b7fa:	90 e0       	ldi	r25, 0x00	; 0
    b7fc:	40 e0       	ldi	r20, 0x00	; 0
    b7fe:	68 2f       	mov	r22, r24
    b800:	83 e0       	ldi	r24, 0x03	; 3
    b802:	9c e2       	ldi	r25, 0x2C	; 44
    b804:	0e 94 0a 3b 	call	0x7614	; 0x7614 <udi_write_tx_buf>
}
    b808:	00 00       	nop
    b80a:	ed 96       	adiw	r28, 0x3d	; 61
    b80c:	cd bf       	out	0x3d, r28	; 61
    b80e:	de bf       	out	0x3e, r29	; 62
    b810:	df 91       	pop	r29
    b812:	cf 91       	pop	r28
    b814:	1f 91       	pop	r17
    b816:	0f 91       	pop	r16
    b818:	ff 90       	pop	r15
    b81a:	ef 90       	pop	r14
    b81c:	08 95       	ret

0000b81e <interpreter_doProcess>:


void interpreter_doProcess(char rx_buf[], iram_size_t rx_len)
{
    b81e:	cf 93       	push	r28
    b820:	df 93       	push	r29
    b822:	cd b7       	in	r28, 0x3d	; 61
    b824:	de b7       	in	r29, 0x3e	; 62
    b826:	27 97       	sbiw	r28, 0x07	; 7
    b828:	cd bf       	out	0x3d, r28	; 61
    b82a:	de bf       	out	0x3e, r29	; 62
    b82c:	8c 83       	std	Y+4, r24	; 0x04
    b82e:	9d 83       	std	Y+5, r25	; 0x05
    b830:	6e 83       	std	Y+6, r22	; 0x06
    b832:	7f 83       	std	Y+7, r23	; 0x07
	/* Sanity checks */
	if (!rx_buf || !rx_len || (rx_len >= (C_RX_CMDLINE_BUF_SIZE - 1))) {
    b834:	8c 81       	ldd	r24, Y+4	; 0x04
    b836:	9d 81       	ldd	r25, Y+5	; 0x05
    b838:	89 2b       	or	r24, r25
    b83a:	09 f4       	brne	.+2      	; 0xb83e <interpreter_doProcess+0x20>
    b83c:	8e c0       	rjmp	.+284    	; 0xb95a <interpreter_doProcess+0x13c>
    b83e:	8e 81       	ldd	r24, Y+6	; 0x06
    b840:	9f 81       	ldd	r25, Y+7	; 0x07
    b842:	89 2b       	or	r24, r25
    b844:	09 f4       	brne	.+2      	; 0xb848 <interpreter_doProcess+0x2a>
    b846:	89 c0       	rjmp	.+274    	; 0xb95a <interpreter_doProcess+0x13c>
    b848:	8e 81       	ldd	r24, Y+6	; 0x06
    b84a:	9f 81       	ldd	r25, Y+7	; 0x07
    b84c:	8f 3f       	cpi	r24, 0xFF	; 255
    b84e:	91 05       	cpc	r25, r1
    b850:	08 f0       	brcs	.+2      	; 0xb854 <interpreter_doProcess+0x36>
    b852:	83 c0       	rjmp	.+262    	; 0xb95a <interpreter_doProcess+0x13c>
		return;
	}

	/* Look for line termination or control characters */
	char* pos = memchr(rx_buf, '\r', rx_len);
    b854:	2e 81       	ldd	r18, Y+6	; 0x06
    b856:	3f 81       	ldd	r19, Y+7	; 0x07
    b858:	8c 81       	ldd	r24, Y+4	; 0x04
    b85a:	9d 81       	ldd	r25, Y+5	; 0x05
    b85c:	a9 01       	movw	r20, r18
    b85e:	6d e0       	ldi	r22, 0x0D	; 13
    b860:	70 e0       	ldi	r23, 0x00	; 0
    b862:	0f 94 9e 31 	call	0x2633c	; 0x2633c <memchr>
    b866:	89 83       	std	Y+1, r24	; 0x01
    b868:	9a 83       	std	Y+2, r25	; 0x02
	if (!pos) {
    b86a:	89 81       	ldd	r24, Y+1	; 0x01
    b86c:	9a 81       	ldd	r25, Y+2	; 0x02
    b86e:	89 2b       	or	r24, r25
    b870:	f9 f4       	brne	.+62     	; 0xb8b0 <interpreter_doProcess+0x92>
		if (1 <= rx_buf[rx_len - 1] && rx_buf[rx_len - 1] <= 26) {
    b872:	8e 81       	ldd	r24, Y+6	; 0x06
    b874:	9f 81       	ldd	r25, Y+7	; 0x07
    b876:	01 97       	sbiw	r24, 0x01	; 1
    b878:	2c 81       	ldd	r18, Y+4	; 0x04
    b87a:	3d 81       	ldd	r19, Y+5	; 0x05
    b87c:	82 0f       	add	r24, r18
    b87e:	93 1f       	adc	r25, r19
    b880:	fc 01       	movw	r30, r24
    b882:	80 81       	ld	r24, Z
    b884:	18 16       	cp	r1, r24
    b886:	a4 f4       	brge	.+40     	; 0xb8b0 <interpreter_doProcess+0x92>
    b888:	8e 81       	ldd	r24, Y+6	; 0x06
    b88a:	9f 81       	ldd	r25, Y+7	; 0x07
    b88c:	01 97       	sbiw	r24, 0x01	; 1
    b88e:	2c 81       	ldd	r18, Y+4	; 0x04
    b890:	3d 81       	ldd	r19, Y+5	; 0x05
    b892:	82 0f       	add	r24, r18
    b894:	93 1f       	adc	r25, r19
    b896:	fc 01       	movw	r30, r24
    b898:	80 81       	ld	r24, Z
    b89a:	8b 31       	cpi	r24, 0x1B	; 27
    b89c:	4c f4       	brge	.+18     	; 0xb8b0 <interpreter_doProcess+0x92>
			pos = &(rx_buf[rx_len - 1]);
    b89e:	8e 81       	ldd	r24, Y+6	; 0x06
    b8a0:	9f 81       	ldd	r25, Y+7	; 0x07
    b8a2:	01 97       	sbiw	r24, 0x01	; 1
    b8a4:	2c 81       	ldd	r18, Y+4	; 0x04
    b8a6:	3d 81       	ldd	r19, Y+5	; 0x05
    b8a8:	82 0f       	add	r24, r18
    b8aa:	93 1f       	adc	r25, r19
    b8ac:	89 83       	std	Y+1, r24	; 0x01
    b8ae:	9a 83       	std	Y+2, r25	; 0x02
		}
	}

	/* Clipping */
	if ((s_rx_cmdLine_idx + rx_len) >= C_RX_CMDLINE_BUF_SIZE) {
    b8b0:	80 91 4e 24 	lds	r24, 0x244E	; 0x80244e <s_rx_cmdLine_idx>
    b8b4:	28 2f       	mov	r18, r24
    b8b6:	30 e0       	ldi	r19, 0x00	; 0
    b8b8:	8e 81       	ldd	r24, Y+6	; 0x06
    b8ba:	9f 81       	ldd	r25, Y+7	; 0x07
    b8bc:	82 0f       	add	r24, r18
    b8be:	93 1f       	adc	r25, r19
    b8c0:	8f 3f       	cpi	r24, 0xFF	; 255
    b8c2:	91 05       	cpc	r25, r1
    b8c4:	c9 f0       	breq	.+50     	; 0xb8f8 <interpreter_doProcess+0xda>
    b8c6:	c0 f0       	brcs	.+48     	; 0xb8f8 <interpreter_doProcess+0xda>
		/* Over sized - clip incoming data on the buffer size limit */
		rx_len = (C_RX_CMDLINE_BUF_SIZE - 1) - s_rx_cmdLine_idx;
    b8c8:	80 91 4e 24 	lds	r24, 0x244E	; 0x80244e <s_rx_cmdLine_idx>
    b8cc:	88 2f       	mov	r24, r24
    b8ce:	90 e0       	ldi	r25, 0x00	; 0
    b8d0:	2f ef       	ldi	r18, 0xFF	; 255
    b8d2:	30 e0       	ldi	r19, 0x00	; 0
    b8d4:	a9 01       	movw	r20, r18
    b8d6:	48 1b       	sub	r20, r24
    b8d8:	59 0b       	sbc	r21, r25
    b8da:	ca 01       	movw	r24, r20
    b8dc:	8e 83       	std	Y+6, r24	; 0x06
    b8de:	9f 83       	std	Y+7, r25	; 0x07

		/* Adjust pos if the line ending exists */
		if (pos) {
    b8e0:	89 81       	ldd	r24, Y+1	; 0x01
    b8e2:	9a 81       	ldd	r25, Y+2	; 0x02
    b8e4:	89 2b       	or	r24, r25
    b8e6:	41 f0       	breq	.+16     	; 0xb8f8 <interpreter_doProcess+0xda>
			pos = rx_buf + rx_len;
    b8e8:	2c 81       	ldd	r18, Y+4	; 0x04
    b8ea:	3d 81       	ldd	r19, Y+5	; 0x05
    b8ec:	8e 81       	ldd	r24, Y+6	; 0x06
    b8ee:	9f 81       	ldd	r25, Y+7	; 0x07
    b8f0:	82 0f       	add	r24, r18
    b8f2:	93 1f       	adc	r25, r19
    b8f4:	89 83       	std	Y+1, r24	; 0x01
    b8f6:	9a 83       	std	Y+2, r25	; 0x02
		}
	}

	/* Add new chunk to buffer */
	uint8_t pos_len = pos ?  ((pos - rx_buf) + 1) : rx_len;
    b8f8:	89 81       	ldd	r24, Y+1	; 0x01
    b8fa:	9a 81       	ldd	r25, Y+2	; 0x02
    b8fc:	89 2b       	or	r24, r25
    b8fe:	51 f0       	breq	.+20     	; 0xb914 <interpreter_doProcess+0xf6>
    b900:	29 81       	ldd	r18, Y+1	; 0x01
    b902:	3a 81       	ldd	r19, Y+2	; 0x02
    b904:	8c 81       	ldd	r24, Y+4	; 0x04
    b906:	9d 81       	ldd	r25, Y+5	; 0x05
    b908:	f9 01       	movw	r30, r18
    b90a:	e8 1b       	sub	r30, r24
    b90c:	f9 0b       	sbc	r31, r25
    b90e:	cf 01       	movw	r24, r30
    b910:	8f 5f       	subi	r24, 0xFF	; 255
    b912:	01 c0       	rjmp	.+2      	; 0xb916 <interpreter_doProcess+0xf8>
    b914:	8e 81       	ldd	r24, Y+6	; 0x06
    b916:	8b 83       	std	Y+3, r24	; 0x03
	memcpy(s_rx_cmdLine_buf + s_rx_cmdLine_idx, rx_buf, pos_len);
    b918:	8b 81       	ldd	r24, Y+3	; 0x03
    b91a:	48 2f       	mov	r20, r24
    b91c:	50 e0       	ldi	r21, 0x00	; 0
    b91e:	80 91 4e 24 	lds	r24, 0x244E	; 0x80244e <s_rx_cmdLine_idx>
    b922:	88 2f       	mov	r24, r24
    b924:	90 e0       	ldi	r25, 0x00	; 0
    b926:	82 5b       	subi	r24, 0xB2	; 178
    b928:	9c 4d       	sbci	r25, 0xDC	; 220
    b92a:	2c 81       	ldd	r18, Y+4	; 0x04
    b92c:	3d 81       	ldd	r19, Y+5	; 0x05
    b92e:	b9 01       	movw	r22, r18
    b930:	0f 94 ab 31 	call	0x26356	; 0x26356 <memcpy>
	s_rx_cmdLine_idx += pos_len;
    b934:	90 91 4e 24 	lds	r25, 0x244E	; 0x80244e <s_rx_cmdLine_idx>
    b938:	8b 81       	ldd	r24, Y+3	; 0x03
    b93a:	89 0f       	add	r24, r25
    b93c:	80 93 4e 24 	sts	0x244E, r24	; 0x80244e <s_rx_cmdLine_idx>

	/* Execute line */
	if (pos) {
    b940:	89 81       	ldd	r24, Y+1	; 0x01
    b942:	9a 81       	ldd	r25, Y+2	; 0x02
    b944:	89 2b       	or	r24, r25
    b946:	51 f0       	breq	.+20     	; 0xb95c <interpreter_doProcess+0x13e>
		/* Feed interpreter with line data */
		executeCmdLine(s_rx_cmdLine_buf, s_rx_cmdLine_idx);
    b948:	80 91 4e 24 	lds	r24, 0x244E	; 0x80244e <s_rx_cmdLine_idx>
    b94c:	68 2f       	mov	r22, r24
    b94e:	8e e4       	ldi	r24, 0x4E	; 78
    b950:	93 e2       	ldi	r25, 0x23	; 35
    b952:	77 db       	rcall	.-2322   	; 0xb042 <executeCmdLine>
		s_rx_cmdLine_idx = 0;
    b954:	10 92 4e 24 	sts	0x244E, r1	; 0x80244e <s_rx_cmdLine_idx>
    b958:	01 c0       	rjmp	.+2      	; 0xb95c <interpreter_doProcess+0x13e>

void interpreter_doProcess(char rx_buf[], iram_size_t rx_len)
{
	/* Sanity checks */
	if (!rx_buf || !rx_len || (rx_len >= (C_RX_CMDLINE_BUF_SIZE - 1))) {
		return;
    b95a:	00 00       	nop
	if (pos) {
		/* Feed interpreter with line data */
		executeCmdLine(s_rx_cmdLine_buf, s_rx_cmdLine_idx);
		s_rx_cmdLine_idx = 0;
	}
}
    b95c:	27 96       	adiw	r28, 0x07	; 7
    b95e:	cd bf       	out	0x3d, r28	; 61
    b960:	de bf       	out	0x3e, r29	; 62
    b962:	df 91       	pop	r29
    b964:	cf 91       	pop	r28
    b966:	08 95       	ret

0000b968 <cpu_irq_save>:

/* 10ms TWI1 - Gyro device */
void isr_10ms_twi1_onboard(uint32_t now)
{	/* Service time slot */
	// not in use yet
}
    b968:	cf 93       	push	r28
    b96a:	df 93       	push	r29
    b96c:	1f 92       	push	r1
    b96e:	cd b7       	in	r28, 0x3d	; 61
    b970:	de b7       	in	r29, 0x3e	; 62
    b972:	8f e3       	ldi	r24, 0x3F	; 63
    b974:	90 e0       	ldi	r25, 0x00	; 0
    b976:	fc 01       	movw	r30, r24
    b978:	80 81       	ld	r24, Z
    b97a:	89 83       	std	Y+1, r24	; 0x01
    b97c:	f8 94       	cli
    b97e:	89 81       	ldd	r24, Y+1	; 0x01
    b980:	0f 90       	pop	r0
    b982:	df 91       	pop	r29
    b984:	cf 91       	pop	r28
    b986:	08 95       	ret

0000b988 <cpu_irq_restore>:
    b988:	cf 93       	push	r28
    b98a:	df 93       	push	r29
    b98c:	1f 92       	push	r1
    b98e:	cd b7       	in	r28, 0x3d	; 61
    b990:	de b7       	in	r29, 0x3e	; 62
    b992:	89 83       	std	Y+1, r24	; 0x01
    b994:	8f e3       	ldi	r24, 0x3F	; 63
    b996:	90 e0       	ldi	r25, 0x00	; 0
    b998:	29 81       	ldd	r18, Y+1	; 0x01
    b99a:	fc 01       	movw	r30, r24
    b99c:	20 83       	st	Z, r18
    b99e:	00 00       	nop
    b9a0:	0f 90       	pop	r0
    b9a2:	df 91       	pop	r29
    b9a4:	cf 91       	pop	r28
    b9a6:	08 95       	ret

0000b9a8 <osc_get_rate>:
    b9a8:	cf 93       	push	r28
    b9aa:	df 93       	push	r29
    b9ac:	1f 92       	push	r1
    b9ae:	cd b7       	in	r28, 0x3d	; 61
    b9b0:	de b7       	in	r29, 0x3e	; 62
    b9b2:	89 83       	std	Y+1, r24	; 0x01
    b9b4:	89 81       	ldd	r24, Y+1	; 0x01
    b9b6:	88 2f       	mov	r24, r24
    b9b8:	90 e0       	ldi	r25, 0x00	; 0
    b9ba:	82 30       	cpi	r24, 0x02	; 2
    b9bc:	91 05       	cpc	r25, r1
    b9be:	89 f0       	breq	.+34     	; 0xb9e2 <osc_get_rate+0x3a>
    b9c0:	83 30       	cpi	r24, 0x03	; 3
    b9c2:	91 05       	cpc	r25, r1
    b9c4:	1c f4       	brge	.+6      	; 0xb9cc <osc_get_rate+0x24>
    b9c6:	01 97       	sbiw	r24, 0x01	; 1
    b9c8:	39 f0       	breq	.+14     	; 0xb9d8 <osc_get_rate+0x30>
    b9ca:	1a c0       	rjmp	.+52     	; 0xba00 <osc_get_rate+0x58>
    b9cc:	84 30       	cpi	r24, 0x04	; 4
    b9ce:	91 05       	cpc	r25, r1
    b9d0:	69 f0       	breq	.+26     	; 0xb9ec <osc_get_rate+0x44>
    b9d2:	08 97       	sbiw	r24, 0x08	; 8
    b9d4:	81 f0       	breq	.+32     	; 0xb9f6 <osc_get_rate+0x4e>
    b9d6:	14 c0       	rjmp	.+40     	; 0xba00 <osc_get_rate+0x58>
    b9d8:	80 e8       	ldi	r24, 0x80	; 128
    b9da:	94 e8       	ldi	r25, 0x84	; 132
    b9dc:	ae e1       	ldi	r26, 0x1E	; 30
    b9de:	b0 e0       	ldi	r27, 0x00	; 0
    b9e0:	12 c0       	rjmp	.+36     	; 0xba06 <osc_get_rate+0x5e>
    b9e2:	80 e0       	ldi	r24, 0x00	; 0
    b9e4:	9c e6       	ldi	r25, 0x6C	; 108
    b9e6:	ac ed       	ldi	r26, 0xDC	; 220
    b9e8:	b2 e0       	ldi	r27, 0x02	; 2
    b9ea:	0d c0       	rjmp	.+26     	; 0xba06 <osc_get_rate+0x5e>
    b9ec:	80 e0       	ldi	r24, 0x00	; 0
    b9ee:	90 e8       	ldi	r25, 0x80	; 128
    b9f0:	a0 e0       	ldi	r26, 0x00	; 0
    b9f2:	b0 e0       	ldi	r27, 0x00	; 0
    b9f4:	08 c0       	rjmp	.+16     	; 0xba06 <osc_get_rate+0x5e>
    b9f6:	80 e0       	ldi	r24, 0x00	; 0
    b9f8:	9d e2       	ldi	r25, 0x2D	; 45
    b9fa:	a1 e3       	ldi	r26, 0x31	; 49
    b9fc:	b1 e0       	ldi	r27, 0x01	; 1
    b9fe:	03 c0       	rjmp	.+6      	; 0xba06 <osc_get_rate+0x5e>
    ba00:	80 e0       	ldi	r24, 0x00	; 0
    ba02:	90 e0       	ldi	r25, 0x00	; 0
    ba04:	dc 01       	movw	r26, r24
    ba06:	bc 01       	movw	r22, r24
    ba08:	cd 01       	movw	r24, r26
    ba0a:	0f 90       	pop	r0
    ba0c:	df 91       	pop	r29
    ba0e:	cf 91       	pop	r28
    ba10:	08 95       	ret

0000ba12 <pll_get_default_rate_priv>:
    ba12:	cf 93       	push	r28
    ba14:	df 93       	push	r29
    ba16:	cd b7       	in	r28, 0x3d	; 61
    ba18:	de b7       	in	r29, 0x3e	; 62
    ba1a:	29 97       	sbiw	r28, 0x09	; 9
    ba1c:	cd bf       	out	0x3d, r28	; 61
    ba1e:	de bf       	out	0x3e, r29	; 62
    ba20:	8d 83       	std	Y+5, r24	; 0x05
    ba22:	6e 83       	std	Y+6, r22	; 0x06
    ba24:	7f 83       	std	Y+7, r23	; 0x07
    ba26:	48 87       	std	Y+8, r20	; 0x08
    ba28:	59 87       	std	Y+9, r21	; 0x09
    ba2a:	8d 81       	ldd	r24, Y+5	; 0x05
    ba2c:	88 2f       	mov	r24, r24
    ba2e:	90 e0       	ldi	r25, 0x00	; 0
    ba30:	80 38       	cpi	r24, 0x80	; 128
    ba32:	91 05       	cpc	r25, r1
    ba34:	79 f0       	breq	.+30     	; 0xba54 <pll_get_default_rate_priv+0x42>
    ba36:	80 3c       	cpi	r24, 0xC0	; 192
    ba38:	91 05       	cpc	r25, r1
    ba3a:	a9 f0       	breq	.+42     	; 0xba66 <pll_get_default_rate_priv+0x54>
    ba3c:	89 2b       	or	r24, r25
    ba3e:	09 f0       	breq	.+2      	; 0xba42 <pll_get_default_rate_priv+0x30>
    ba40:	1b c0       	rjmp	.+54     	; 0xba78 <pll_get_default_rate_priv+0x66>
    ba42:	80 e8       	ldi	r24, 0x80	; 128
    ba44:	94 e8       	ldi	r25, 0x84	; 132
    ba46:	ae e1       	ldi	r26, 0x1E	; 30
    ba48:	b0 e0       	ldi	r27, 0x00	; 0
    ba4a:	89 83       	std	Y+1, r24	; 0x01
    ba4c:	9a 83       	std	Y+2, r25	; 0x02
    ba4e:	ab 83       	std	Y+3, r26	; 0x03
    ba50:	bc 83       	std	Y+4, r27	; 0x04
    ba52:	12 c0       	rjmp	.+36     	; 0xba78 <pll_get_default_rate_priv+0x66>
    ba54:	80 e0       	ldi	r24, 0x00	; 0
    ba56:	9b e1       	ldi	r25, 0x1B	; 27
    ba58:	a7 eb       	ldi	r26, 0xB7	; 183
    ba5a:	b0 e0       	ldi	r27, 0x00	; 0
    ba5c:	89 83       	std	Y+1, r24	; 0x01
    ba5e:	9a 83       	std	Y+2, r25	; 0x02
    ba60:	ab 83       	std	Y+3, r26	; 0x03
    ba62:	bc 83       	std	Y+4, r27	; 0x04
    ba64:	09 c0       	rjmp	.+18     	; 0xba78 <pll_get_default_rate_priv+0x66>
    ba66:	88 e0       	ldi	r24, 0x08	; 8
    ba68:	9f df       	rcall	.-194    	; 0xb9a8 <osc_get_rate>
    ba6a:	dc 01       	movw	r26, r24
    ba6c:	cb 01       	movw	r24, r22
    ba6e:	89 83       	std	Y+1, r24	; 0x01
    ba70:	9a 83       	std	Y+2, r25	; 0x02
    ba72:	ab 83       	std	Y+3, r26	; 0x03
    ba74:	bc 83       	std	Y+4, r27	; 0x04
    ba76:	00 00       	nop
    ba78:	8e 81       	ldd	r24, Y+6	; 0x06
    ba7a:	9f 81       	ldd	r25, Y+7	; 0x07
    ba7c:	cc 01       	movw	r24, r24
    ba7e:	a0 e0       	ldi	r26, 0x00	; 0
    ba80:	b0 e0       	ldi	r27, 0x00	; 0
    ba82:	29 81       	ldd	r18, Y+1	; 0x01
    ba84:	3a 81       	ldd	r19, Y+2	; 0x02
    ba86:	4b 81       	ldd	r20, Y+3	; 0x03
    ba88:	5c 81       	ldd	r21, Y+4	; 0x04
    ba8a:	bc 01       	movw	r22, r24
    ba8c:	cd 01       	movw	r24, r26
    ba8e:	0f 94 d0 2c 	call	0x259a0	; 0x259a0 <__mulsi3>
    ba92:	dc 01       	movw	r26, r24
    ba94:	cb 01       	movw	r24, r22
    ba96:	89 83       	std	Y+1, r24	; 0x01
    ba98:	9a 83       	std	Y+2, r25	; 0x02
    ba9a:	ab 83       	std	Y+3, r26	; 0x03
    ba9c:	bc 83       	std	Y+4, r27	; 0x04
    ba9e:	89 81       	ldd	r24, Y+1	; 0x01
    baa0:	9a 81       	ldd	r25, Y+2	; 0x02
    baa2:	ab 81       	ldd	r26, Y+3	; 0x03
    baa4:	bc 81       	ldd	r27, Y+4	; 0x04
    baa6:	bc 01       	movw	r22, r24
    baa8:	cd 01       	movw	r24, r26
    baaa:	29 96       	adiw	r28, 0x09	; 9
    baac:	cd bf       	out	0x3d, r28	; 61
    baae:	de bf       	out	0x3e, r29	; 62
    bab0:	df 91       	pop	r29
    bab2:	cf 91       	pop	r28
    bab4:	08 95       	ret

0000bab6 <sysclk_get_main_hz>:
    bab6:	cf 93       	push	r28
    bab8:	df 93       	push	r29
    baba:	cd b7       	in	r28, 0x3d	; 61
    babc:	de b7       	in	r29, 0x3e	; 62
    babe:	41 e0       	ldi	r20, 0x01	; 1
    bac0:	50 e0       	ldi	r21, 0x00	; 0
    bac2:	63 e0       	ldi	r22, 0x03	; 3
    bac4:	70 e0       	ldi	r23, 0x00	; 0
    bac6:	80 ec       	ldi	r24, 0xC0	; 192
    bac8:	a4 df       	rcall	.-184    	; 0xba12 <pll_get_default_rate_priv>
    baca:	dc 01       	movw	r26, r24
    bacc:	cb 01       	movw	r24, r22
    bace:	bc 01       	movw	r22, r24
    bad0:	cd 01       	movw	r24, r26
    bad2:	df 91       	pop	r29
    bad4:	cf 91       	pop	r28
    bad6:	08 95       	ret

0000bad8 <sysclk_get_per4_hz>:
    bad8:	cf 93       	push	r28
    bada:	df 93       	push	r29
    badc:	1f 92       	push	r1
    bade:	cd b7       	in	r28, 0x3d	; 61
    bae0:	de b7       	in	r29, 0x3e	; 62
    bae2:	19 82       	std	Y+1, r1	; 0x01
    bae4:	e8 df       	rcall	.-48     	; 0xbab6 <sysclk_get_main_hz>
    bae6:	dc 01       	movw	r26, r24
    bae8:	cb 01       	movw	r24, r22
    baea:	29 81       	ldd	r18, Y+1	; 0x01
    baec:	22 2f       	mov	r18, r18
    baee:	30 e0       	ldi	r19, 0x00	; 0
    baf0:	04 c0       	rjmp	.+8      	; 0xbafa <sysclk_get_per4_hz+0x22>
    baf2:	b6 95       	lsr	r27
    baf4:	a7 95       	ror	r26
    baf6:	97 95       	ror	r25
    baf8:	87 95       	ror	r24
    bafa:	2a 95       	dec	r18
    bafc:	d2 f7       	brpl	.-12     	; 0xbaf2 <sysclk_get_per4_hz+0x1a>
    bafe:	bc 01       	movw	r22, r24
    bb00:	cd 01       	movw	r24, r26
    bb02:	0f 90       	pop	r0
    bb04:	df 91       	pop	r29
    bb06:	cf 91       	pop	r28
    bb08:	08 95       	ret

0000bb0a <sysclk_get_per2_hz>:
    bb0a:	cf 93       	push	r28
    bb0c:	df 93       	push	r29
    bb0e:	cd b7       	in	r28, 0x3d	; 61
    bb10:	de b7       	in	r29, 0x3e	; 62
    bb12:	e2 df       	rcall	.-60     	; 0xbad8 <sysclk_get_per4_hz>
    bb14:	dc 01       	movw	r26, r24
    bb16:	cb 01       	movw	r24, r22
    bb18:	bc 01       	movw	r22, r24
    bb1a:	cd 01       	movw	r24, r26
    bb1c:	df 91       	pop	r29
    bb1e:	cf 91       	pop	r28
    bb20:	08 95       	ret

0000bb22 <sysclk_get_per_hz>:
    bb22:	cf 93       	push	r28
    bb24:	df 93       	push	r29
    bb26:	cd b7       	in	r28, 0x3d	; 61
    bb28:	de b7       	in	r29, 0x3e	; 62
    bb2a:	ef df       	rcall	.-34     	; 0xbb0a <sysclk_get_per2_hz>
    bb2c:	dc 01       	movw	r26, r24
    bb2e:	cb 01       	movw	r24, r22
    bb30:	b6 95       	lsr	r27
    bb32:	a7 95       	ror	r26
    bb34:	97 95       	ror	r25
    bb36:	87 95       	ror	r24
    bb38:	bc 01       	movw	r22, r24
    bb3a:	cd 01       	movw	r24, r26
    bb3c:	df 91       	pop	r29
    bb3e:	cf 91       	pop	r28
    bb40:	08 95       	ret

0000bb42 <sysclk_get_cpu_hz>:
    bb42:	cf 93       	push	r28
    bb44:	df 93       	push	r29
    bb46:	cd b7       	in	r28, 0x3d	; 61
    bb48:	de b7       	in	r29, 0x3e	; 62
    bb4a:	eb df       	rcall	.-42     	; 0xbb22 <sysclk_get_per_hz>
    bb4c:	dc 01       	movw	r26, r24
    bb4e:	cb 01       	movw	r24, r22
    bb50:	bc 01       	movw	r22, r24
    bb52:	cd 01       	movw	r24, r26
    bb54:	df 91       	pop	r29
    bb56:	cf 91       	pop	r28
    bb58:	08 95       	ret

0000bb5a <sysclk_enable_peripheral_clock>:
    bb5a:	cf 93       	push	r28
    bb5c:	df 93       	push	r29
    bb5e:	1f 92       	push	r1
    bb60:	1f 92       	push	r1
    bb62:	cd b7       	in	r28, 0x3d	; 61
    bb64:	de b7       	in	r29, 0x3e	; 62
    bb66:	89 83       	std	Y+1, r24	; 0x01
    bb68:	9a 83       	std	Y+2, r25	; 0x02
    bb6a:	89 81       	ldd	r24, Y+1	; 0x01
    bb6c:	9a 81       	ldd	r25, Y+2	; 0x02
    bb6e:	89 2b       	or	r24, r25
    bb70:	09 f4       	brne	.+2      	; 0xbb74 <sysclk_enable_peripheral_clock+0x1a>
    bb72:	21 c1       	rjmp	.+578    	; 0xbdb6 <sysclk_enable_peripheral_clock+0x25c>
    bb74:	89 81       	ldd	r24, Y+1	; 0x01
    bb76:	9a 81       	ldd	r25, Y+2	; 0x02
    bb78:	80 3c       	cpi	r24, 0xC0	; 192
    bb7a:	91 05       	cpc	r25, r1
    bb7c:	29 f4       	brne	.+10     	; 0xbb88 <sysclk_enable_peripheral_clock+0x2e>
    bb7e:	60 e1       	ldi	r22, 0x10	; 16
    bb80:	80 e0       	ldi	r24, 0x00	; 0
    bb82:	0f 94 ff 0f 	call	0x21ffe	; 0x21ffe <sysclk_enable_module>
    bb86:	17 c1       	rjmp	.+558    	; 0xbdb6 <sysclk_enable_peripheral_clock+0x25c>
    bb88:	89 81       	ldd	r24, Y+1	; 0x01
    bb8a:	9a 81       	ldd	r25, Y+2	; 0x02
    bb8c:	80 38       	cpi	r24, 0x80	; 128
    bb8e:	91 40       	sbci	r25, 0x01	; 1
    bb90:	29 f4       	brne	.+10     	; 0xbb9c <sysclk_enable_peripheral_clock+0x42>
    bb92:	62 e0       	ldi	r22, 0x02	; 2
    bb94:	80 e0       	ldi	r24, 0x00	; 0
    bb96:	0f 94 ff 0f 	call	0x21ffe	; 0x21ffe <sysclk_enable_module>
    bb9a:	0d c1       	rjmp	.+538    	; 0xbdb6 <sysclk_enable_peripheral_clock+0x25c>
    bb9c:	89 81       	ldd	r24, Y+1	; 0x01
    bb9e:	9a 81       	ldd	r25, Y+2	; 0x02
    bba0:	81 15       	cp	r24, r1
    bba2:	91 40       	sbci	r25, 0x01	; 1
    bba4:	29 f4       	brne	.+10     	; 0xbbb0 <sysclk_enable_peripheral_clock+0x56>
    bba6:	61 e0       	ldi	r22, 0x01	; 1
    bba8:	80 e0       	ldi	r24, 0x00	; 0
    bbaa:	0f 94 ff 0f 	call	0x21ffe	; 0x21ffe <sysclk_enable_module>
    bbae:	03 c1       	rjmp	.+518    	; 0xbdb6 <sysclk_enable_peripheral_clock+0x25c>
    bbb0:	89 81       	ldd	r24, Y+1	; 0x01
    bbb2:	9a 81       	ldd	r25, Y+2	; 0x02
    bbb4:	80 38       	cpi	r24, 0x80	; 128
    bbb6:	93 40       	sbci	r25, 0x03	; 3
    bbb8:	29 f4       	brne	.+10     	; 0xbbc4 <sysclk_enable_peripheral_clock+0x6a>
    bbba:	61 e0       	ldi	r22, 0x01	; 1
    bbbc:	81 e0       	ldi	r24, 0x01	; 1
    bbbe:	0f 94 ff 0f 	call	0x21ffe	; 0x21ffe <sysclk_enable_module>
    bbc2:	f9 c0       	rjmp	.+498    	; 0xbdb6 <sysclk_enable_peripheral_clock+0x25c>
    bbc4:	89 81       	ldd	r24, Y+1	; 0x01
    bbc6:	9a 81       	ldd	r25, Y+2	; 0x02
    bbc8:	80 39       	cpi	r24, 0x90	; 144
    bbca:	93 40       	sbci	r25, 0x03	; 3
    bbcc:	29 f4       	brne	.+10     	; 0xbbd8 <sysclk_enable_peripheral_clock+0x7e>
    bbce:	61 e0       	ldi	r22, 0x01	; 1
    bbd0:	82 e0       	ldi	r24, 0x02	; 2
    bbd2:	0f 94 ff 0f 	call	0x21ffe	; 0x21ffe <sysclk_enable_module>
    bbd6:	ef c0       	rjmp	.+478    	; 0xbdb6 <sysclk_enable_peripheral_clock+0x25c>
    bbd8:	89 81       	ldd	r24, Y+1	; 0x01
    bbda:	9a 81       	ldd	r25, Y+2	; 0x02
    bbdc:	81 15       	cp	r24, r1
    bbde:	92 40       	sbci	r25, 0x02	; 2
    bbe0:	29 f4       	brne	.+10     	; 0xbbec <sysclk_enable_peripheral_clock+0x92>
    bbe2:	62 e0       	ldi	r22, 0x02	; 2
    bbe4:	81 e0       	ldi	r24, 0x01	; 1
    bbe6:	0f 94 ff 0f 	call	0x21ffe	; 0x21ffe <sysclk_enable_module>
    bbea:	e5 c0       	rjmp	.+458    	; 0xbdb6 <sysclk_enable_peripheral_clock+0x25c>
    bbec:	89 81       	ldd	r24, Y+1	; 0x01
    bbee:	9a 81       	ldd	r25, Y+2	; 0x02
    bbf0:	80 34       	cpi	r24, 0x40	; 64
    bbf2:	92 40       	sbci	r25, 0x02	; 2
    bbf4:	29 f4       	brne	.+10     	; 0xbc00 <sysclk_enable_peripheral_clock+0xa6>
    bbf6:	62 e0       	ldi	r22, 0x02	; 2
    bbf8:	82 e0       	ldi	r24, 0x02	; 2
    bbfa:	0f 94 ff 0f 	call	0x21ffe	; 0x21ffe <sysclk_enable_module>
    bbfe:	db c0       	rjmp	.+438    	; 0xbdb6 <sysclk_enable_peripheral_clock+0x25c>
    bc00:	89 81       	ldd	r24, Y+1	; 0x01
    bc02:	9a 81       	ldd	r25, Y+2	; 0x02
    bc04:	80 32       	cpi	r24, 0x20	; 32
    bc06:	93 40       	sbci	r25, 0x03	; 3
    bc08:	29 f4       	brne	.+10     	; 0xbc14 <sysclk_enable_peripheral_clock+0xba>
    bc0a:	64 e0       	ldi	r22, 0x04	; 4
    bc0c:	82 e0       	ldi	r24, 0x02	; 2
    bc0e:	0f 94 ff 0f 	call	0x21ffe	; 0x21ffe <sysclk_enable_module>
    bc12:	d1 c0       	rjmp	.+418    	; 0xbdb6 <sysclk_enable_peripheral_clock+0x25c>
    bc14:	89 81       	ldd	r24, Y+1	; 0x01
    bc16:	9a 81       	ldd	r25, Y+2	; 0x02
    bc18:	81 15       	cp	r24, r1
    bc1a:	98 40       	sbci	r25, 0x08	; 8
    bc1c:	29 f4       	brne	.+10     	; 0xbc28 <sysclk_enable_peripheral_clock+0xce>
    bc1e:	61 e0       	ldi	r22, 0x01	; 1
    bc20:	83 e0       	ldi	r24, 0x03	; 3
    bc22:	0f 94 ff 0f 	call	0x21ffe	; 0x21ffe <sysclk_enable_module>
    bc26:	c7 c0       	rjmp	.+398    	; 0xbdb6 <sysclk_enable_peripheral_clock+0x25c>
    bc28:	89 81       	ldd	r24, Y+1	; 0x01
    bc2a:	9a 81       	ldd	r25, Y+2	; 0x02
    bc2c:	81 15       	cp	r24, r1
    bc2e:	99 40       	sbci	r25, 0x09	; 9
    bc30:	29 f4       	brne	.+10     	; 0xbc3c <sysclk_enable_peripheral_clock+0xe2>
    bc32:	61 e0       	ldi	r22, 0x01	; 1
    bc34:	84 e0       	ldi	r24, 0x04	; 4
    bc36:	0f 94 ff 0f 	call	0x21ffe	; 0x21ffe <sysclk_enable_module>
    bc3a:	bd c0       	rjmp	.+378    	; 0xbdb6 <sysclk_enable_peripheral_clock+0x25c>
    bc3c:	89 81       	ldd	r24, Y+1	; 0x01
    bc3e:	9a 81       	ldd	r25, Y+2	; 0x02
    bc40:	81 15       	cp	r24, r1
    bc42:	9a 40       	sbci	r25, 0x0A	; 10
    bc44:	29 f4       	brne	.+10     	; 0xbc50 <sysclk_enable_peripheral_clock+0xf6>
    bc46:	61 e0       	ldi	r22, 0x01	; 1
    bc48:	85 e0       	ldi	r24, 0x05	; 5
    bc4a:	0f 94 ff 0f 	call	0x21ffe	; 0x21ffe <sysclk_enable_module>
    bc4e:	b3 c0       	rjmp	.+358    	; 0xbdb6 <sysclk_enable_peripheral_clock+0x25c>
    bc50:	89 81       	ldd	r24, Y+1	; 0x01
    bc52:	9a 81       	ldd	r25, Y+2	; 0x02
    bc54:	81 15       	cp	r24, r1
    bc56:	9b 40       	sbci	r25, 0x0B	; 11
    bc58:	29 f4       	brne	.+10     	; 0xbc64 <sysclk_enable_peripheral_clock+0x10a>
    bc5a:	61 e0       	ldi	r22, 0x01	; 1
    bc5c:	86 e0       	ldi	r24, 0x06	; 6
    bc5e:	0f 94 ff 0f 	call	0x21ffe	; 0x21ffe <sysclk_enable_module>
    bc62:	a9 c0       	rjmp	.+338    	; 0xbdb6 <sysclk_enable_peripheral_clock+0x25c>
    bc64:	89 81       	ldd	r24, Y+1	; 0x01
    bc66:	9a 81       	ldd	r25, Y+2	; 0x02
    bc68:	80 34       	cpi	r24, 0x40	; 64
    bc6a:	98 40       	sbci	r25, 0x08	; 8
    bc6c:	29 f4       	brne	.+10     	; 0xbc78 <sysclk_enable_peripheral_clock+0x11e>
    bc6e:	62 e0       	ldi	r22, 0x02	; 2
    bc70:	83 e0       	ldi	r24, 0x03	; 3
    bc72:	0f 94 ff 0f 	call	0x21ffe	; 0x21ffe <sysclk_enable_module>
    bc76:	9f c0       	rjmp	.+318    	; 0xbdb6 <sysclk_enable_peripheral_clock+0x25c>
    bc78:	89 81       	ldd	r24, Y+1	; 0x01
    bc7a:	9a 81       	ldd	r25, Y+2	; 0x02
    bc7c:	80 34       	cpi	r24, 0x40	; 64
    bc7e:	99 40       	sbci	r25, 0x09	; 9
    bc80:	29 f4       	brne	.+10     	; 0xbc8c <sysclk_enable_peripheral_clock+0x132>
    bc82:	62 e0       	ldi	r22, 0x02	; 2
    bc84:	84 e0       	ldi	r24, 0x04	; 4
    bc86:	0f 94 ff 0f 	call	0x21ffe	; 0x21ffe <sysclk_enable_module>
    bc8a:	95 c0       	rjmp	.+298    	; 0xbdb6 <sysclk_enable_peripheral_clock+0x25c>
    bc8c:	89 81       	ldd	r24, Y+1	; 0x01
    bc8e:	9a 81       	ldd	r25, Y+2	; 0x02
    bc90:	80 34       	cpi	r24, 0x40	; 64
    bc92:	9a 40       	sbci	r25, 0x0A	; 10
    bc94:	29 f4       	brne	.+10     	; 0xbca0 <sysclk_enable_peripheral_clock+0x146>
    bc96:	62 e0       	ldi	r22, 0x02	; 2
    bc98:	85 e0       	ldi	r24, 0x05	; 5
    bc9a:	0f 94 ff 0f 	call	0x21ffe	; 0x21ffe <sysclk_enable_module>
    bc9e:	8b c0       	rjmp	.+278    	; 0xbdb6 <sysclk_enable_peripheral_clock+0x25c>
    bca0:	89 81       	ldd	r24, Y+1	; 0x01
    bca2:	9a 81       	ldd	r25, Y+2	; 0x02
    bca4:	80 39       	cpi	r24, 0x90	; 144
    bca6:	98 40       	sbci	r25, 0x08	; 8
    bca8:	29 f4       	brne	.+10     	; 0xbcb4 <sysclk_enable_peripheral_clock+0x15a>
    bcaa:	64 e0       	ldi	r22, 0x04	; 4
    bcac:	83 e0       	ldi	r24, 0x03	; 3
    bcae:	0f 94 ff 0f 	call	0x21ffe	; 0x21ffe <sysclk_enable_module>
    bcb2:	81 c0       	rjmp	.+258    	; 0xbdb6 <sysclk_enable_peripheral_clock+0x25c>
    bcb4:	89 81       	ldd	r24, Y+1	; 0x01
    bcb6:	9a 81       	ldd	r25, Y+2	; 0x02
    bcb8:	80 39       	cpi	r24, 0x90	; 144
    bcba:	99 40       	sbci	r25, 0x09	; 9
    bcbc:	29 f4       	brne	.+10     	; 0xbcc8 <sysclk_enable_peripheral_clock+0x16e>
    bcbe:	64 e0       	ldi	r22, 0x04	; 4
    bcc0:	84 e0       	ldi	r24, 0x04	; 4
    bcc2:	0f 94 ff 0f 	call	0x21ffe	; 0x21ffe <sysclk_enable_module>
    bcc6:	77 c0       	rjmp	.+238    	; 0xbdb6 <sysclk_enable_peripheral_clock+0x25c>
    bcc8:	89 81       	ldd	r24, Y+1	; 0x01
    bcca:	9a 81       	ldd	r25, Y+2	; 0x02
    bccc:	80 39       	cpi	r24, 0x90	; 144
    bcce:	9a 40       	sbci	r25, 0x0A	; 10
    bcd0:	29 f4       	brne	.+10     	; 0xbcdc <sysclk_enable_peripheral_clock+0x182>
    bcd2:	64 e0       	ldi	r22, 0x04	; 4
    bcd4:	85 e0       	ldi	r24, 0x05	; 5
    bcd6:	0f 94 ff 0f 	call	0x21ffe	; 0x21ffe <sysclk_enable_module>
    bcda:	6d c0       	rjmp	.+218    	; 0xbdb6 <sysclk_enable_peripheral_clock+0x25c>
    bcdc:	89 81       	ldd	r24, Y+1	; 0x01
    bcde:	9a 81       	ldd	r25, Y+2	; 0x02
    bce0:	80 39       	cpi	r24, 0x90	; 144
    bce2:	9b 40       	sbci	r25, 0x0B	; 11
    bce4:	29 f4       	brne	.+10     	; 0xbcf0 <sysclk_enable_peripheral_clock+0x196>
    bce6:	64 e0       	ldi	r22, 0x04	; 4
    bce8:	86 e0       	ldi	r24, 0x06	; 6
    bcea:	0f 94 ff 0f 	call	0x21ffe	; 0x21ffe <sysclk_enable_module>
    bcee:	63 c0       	rjmp	.+198    	; 0xbdb6 <sysclk_enable_peripheral_clock+0x25c>
    bcf0:	89 81       	ldd	r24, Y+1	; 0x01
    bcf2:	9a 81       	ldd	r25, Y+2	; 0x02
    bcf4:	80 3c       	cpi	r24, 0xC0	; 192
    bcf6:	98 40       	sbci	r25, 0x08	; 8
    bcf8:	29 f4       	brne	.+10     	; 0xbd04 <sysclk_enable_peripheral_clock+0x1aa>
    bcfa:	68 e0       	ldi	r22, 0x08	; 8
    bcfc:	83 e0       	ldi	r24, 0x03	; 3
    bcfe:	0f 94 ff 0f 	call	0x21ffe	; 0x21ffe <sysclk_enable_module>
    bd02:	59 c0       	rjmp	.+178    	; 0xbdb6 <sysclk_enable_peripheral_clock+0x25c>
    bd04:	89 81       	ldd	r24, Y+1	; 0x01
    bd06:	9a 81       	ldd	r25, Y+2	; 0x02
    bd08:	80 3c       	cpi	r24, 0xC0	; 192
    bd0a:	99 40       	sbci	r25, 0x09	; 9
    bd0c:	29 f4       	brne	.+10     	; 0xbd18 <sysclk_enable_peripheral_clock+0x1be>
    bd0e:	68 e0       	ldi	r22, 0x08	; 8
    bd10:	84 e0       	ldi	r24, 0x04	; 4
    bd12:	0f 94 ff 0f 	call	0x21ffe	; 0x21ffe <sysclk_enable_module>
    bd16:	4f c0       	rjmp	.+158    	; 0xbdb6 <sysclk_enable_peripheral_clock+0x25c>
    bd18:	89 81       	ldd	r24, Y+1	; 0x01
    bd1a:	9a 81       	ldd	r25, Y+2	; 0x02
    bd1c:	80 3a       	cpi	r24, 0xA0	; 160
    bd1e:	98 40       	sbci	r25, 0x08	; 8
    bd20:	29 f4       	brne	.+10     	; 0xbd2c <sysclk_enable_peripheral_clock+0x1d2>
    bd22:	60 e1       	ldi	r22, 0x10	; 16
    bd24:	83 e0       	ldi	r24, 0x03	; 3
    bd26:	0f 94 ff 0f 	call	0x21ffe	; 0x21ffe <sysclk_enable_module>
    bd2a:	45 c0       	rjmp	.+138    	; 0xbdb6 <sysclk_enable_peripheral_clock+0x25c>
    bd2c:	89 81       	ldd	r24, Y+1	; 0x01
    bd2e:	9a 81       	ldd	r25, Y+2	; 0x02
    bd30:	80 3a       	cpi	r24, 0xA0	; 160
    bd32:	99 40       	sbci	r25, 0x09	; 9
    bd34:	29 f4       	brne	.+10     	; 0xbd40 <sysclk_enable_peripheral_clock+0x1e6>
    bd36:	60 e1       	ldi	r22, 0x10	; 16
    bd38:	84 e0       	ldi	r24, 0x04	; 4
    bd3a:	0f 94 ff 0f 	call	0x21ffe	; 0x21ffe <sysclk_enable_module>
    bd3e:	3b c0       	rjmp	.+118    	; 0xbdb6 <sysclk_enable_peripheral_clock+0x25c>
    bd40:	89 81       	ldd	r24, Y+1	; 0x01
    bd42:	9a 81       	ldd	r25, Y+2	; 0x02
    bd44:	80 3a       	cpi	r24, 0xA0	; 160
    bd46:	9a 40       	sbci	r25, 0x0A	; 10
    bd48:	29 f4       	brne	.+10     	; 0xbd54 <sysclk_enable_peripheral_clock+0x1fa>
    bd4a:	60 e1       	ldi	r22, 0x10	; 16
    bd4c:	85 e0       	ldi	r24, 0x05	; 5
    bd4e:	0f 94 ff 0f 	call	0x21ffe	; 0x21ffe <sysclk_enable_module>
    bd52:	31 c0       	rjmp	.+98     	; 0xbdb6 <sysclk_enable_peripheral_clock+0x25c>
    bd54:	89 81       	ldd	r24, Y+1	; 0x01
    bd56:	9a 81       	ldd	r25, Y+2	; 0x02
    bd58:	80 3a       	cpi	r24, 0xA0	; 160
    bd5a:	9b 40       	sbci	r25, 0x0B	; 11
    bd5c:	29 f4       	brne	.+10     	; 0xbd68 <sysclk_enable_peripheral_clock+0x20e>
    bd5e:	60 e1       	ldi	r22, 0x10	; 16
    bd60:	86 e0       	ldi	r24, 0x06	; 6
    bd62:	0f 94 ff 0f 	call	0x21ffe	; 0x21ffe <sysclk_enable_module>
    bd66:	27 c0       	rjmp	.+78     	; 0xbdb6 <sysclk_enable_peripheral_clock+0x25c>
    bd68:	89 81       	ldd	r24, Y+1	; 0x01
    bd6a:	9a 81       	ldd	r25, Y+2	; 0x02
    bd6c:	80 3b       	cpi	r24, 0xB0	; 176
    bd6e:	98 40       	sbci	r25, 0x08	; 8
    bd70:	29 f4       	brne	.+10     	; 0xbd7c <sysclk_enable_peripheral_clock+0x222>
    bd72:	60 e2       	ldi	r22, 0x20	; 32
    bd74:	83 e0       	ldi	r24, 0x03	; 3
    bd76:	0f 94 ff 0f 	call	0x21ffe	; 0x21ffe <sysclk_enable_module>
    bd7a:	1d c0       	rjmp	.+58     	; 0xbdb6 <sysclk_enable_peripheral_clock+0x25c>
    bd7c:	89 81       	ldd	r24, Y+1	; 0x01
    bd7e:	9a 81       	ldd	r25, Y+2	; 0x02
    bd80:	80 3b       	cpi	r24, 0xB0	; 176
    bd82:	99 40       	sbci	r25, 0x09	; 9
    bd84:	29 f4       	brne	.+10     	; 0xbd90 <sysclk_enable_peripheral_clock+0x236>
    bd86:	60 e2       	ldi	r22, 0x20	; 32
    bd88:	84 e0       	ldi	r24, 0x04	; 4
    bd8a:	0f 94 ff 0f 	call	0x21ffe	; 0x21ffe <sysclk_enable_module>
    bd8e:	13 c0       	rjmp	.+38     	; 0xbdb6 <sysclk_enable_peripheral_clock+0x25c>
    bd90:	89 81       	ldd	r24, Y+1	; 0x01
    bd92:	9a 81       	ldd	r25, Y+2	; 0x02
    bd94:	80 38       	cpi	r24, 0x80	; 128
    bd96:	94 40       	sbci	r25, 0x04	; 4
    bd98:	29 f4       	brne	.+10     	; 0xbda4 <sysclk_enable_peripheral_clock+0x24a>
    bd9a:	60 e4       	ldi	r22, 0x40	; 64
    bd9c:	83 e0       	ldi	r24, 0x03	; 3
    bd9e:	0f 94 ff 0f 	call	0x21ffe	; 0x21ffe <sysclk_enable_module>
    bda2:	09 c0       	rjmp	.+18     	; 0xbdb6 <sysclk_enable_peripheral_clock+0x25c>
    bda4:	89 81       	ldd	r24, Y+1	; 0x01
    bda6:	9a 81       	ldd	r25, Y+2	; 0x02
    bda8:	80 3a       	cpi	r24, 0xA0	; 160
    bdaa:	94 40       	sbci	r25, 0x04	; 4
    bdac:	21 f4       	brne	.+8      	; 0xbdb6 <sysclk_enable_peripheral_clock+0x25c>
    bdae:	60 e4       	ldi	r22, 0x40	; 64
    bdb0:	85 e0       	ldi	r24, 0x05	; 5
    bdb2:	0f 94 ff 0f 	call	0x21ffe	; 0x21ffe <sysclk_enable_module>
    bdb6:	00 00       	nop
    bdb8:	0f 90       	pop	r0
    bdba:	0f 90       	pop	r0
    bdbc:	df 91       	pop	r29
    bdbe:	cf 91       	pop	r28
    bdc0:	08 95       	ret

0000bdc2 <__portable_avr_delay_cycles>:
    bdc2:	04 c0       	rjmp	.+8      	; 0xbdcc <__portable_avr_delay_cycles+0xa>
    bdc4:	61 50       	subi	r22, 0x01	; 1
    bdc6:	71 09       	sbc	r23, r1
    bdc8:	81 09       	sbc	r24, r1
    bdca:	91 09       	sbc	r25, r1
    bdcc:	61 15       	cp	r22, r1
    bdce:	71 05       	cpc	r23, r1
    bdd0:	81 05       	cpc	r24, r1
    bdd2:	91 05       	cpc	r25, r1
    bdd4:	b9 f7       	brne	.-18     	; 0xbdc4 <__portable_avr_delay_cycles+0x2>
    bdd6:	08 95       	ret

0000bdd8 <twi_master_read>:
    bdd8:	cf 93       	push	r28
    bdda:	df 93       	push	r29
    bddc:	00 d0       	rcall	.+0      	; 0xbdde <twi_master_read+0x6>
    bdde:	1f 92       	push	r1
    bde0:	cd b7       	in	r28, 0x3d	; 61
    bde2:	de b7       	in	r29, 0x3e	; 62
    bde4:	89 83       	std	Y+1, r24	; 0x01
    bde6:	9a 83       	std	Y+2, r25	; 0x02
    bde8:	6b 83       	std	Y+3, r22	; 0x03
    bdea:	7c 83       	std	Y+4, r23	; 0x04
    bdec:	2b 81       	ldd	r18, Y+3	; 0x03
    bdee:	3c 81       	ldd	r19, Y+4	; 0x04
    bdf0:	89 81       	ldd	r24, Y+1	; 0x01
    bdf2:	9a 81       	ldd	r25, Y+2	; 0x02
    bdf4:	41 e0       	ldi	r20, 0x01	; 1
    bdf6:	b9 01       	movw	r22, r18
    bdf8:	0e 94 a8 b7 	call	0x16f50	; 0x16f50 <twi_master_transfer>
    bdfc:	24 96       	adiw	r28, 0x04	; 4
    bdfe:	cd bf       	out	0x3d, r28	; 61
    be00:	de bf       	out	0x3e, r29	; 62
    be02:	df 91       	pop	r29
    be04:	cf 91       	pop	r28
    be06:	08 95       	ret

0000be08 <twi_master_write>:
    be08:	cf 93       	push	r28
    be0a:	df 93       	push	r29
    be0c:	00 d0       	rcall	.+0      	; 0xbe0e <twi_master_write+0x6>
    be0e:	1f 92       	push	r1
    be10:	cd b7       	in	r28, 0x3d	; 61
    be12:	de b7       	in	r29, 0x3e	; 62
    be14:	89 83       	std	Y+1, r24	; 0x01
    be16:	9a 83       	std	Y+2, r25	; 0x02
    be18:	6b 83       	std	Y+3, r22	; 0x03
    be1a:	7c 83       	std	Y+4, r23	; 0x04
    be1c:	2b 81       	ldd	r18, Y+3	; 0x03
    be1e:	3c 81       	ldd	r19, Y+4	; 0x04
    be20:	89 81       	ldd	r24, Y+1	; 0x01
    be22:	9a 81       	ldd	r25, Y+2	; 0x02
    be24:	40 e0       	ldi	r20, 0x00	; 0
    be26:	b9 01       	movw	r22, r18
    be28:	0e 94 a8 b7 	call	0x16f50	; 0x16f50 <twi_master_transfer>
    be2c:	24 96       	adiw	r28, 0x04	; 4
    be2e:	cd bf       	out	0x3d, r28	; 61
    be30:	de bf       	out	0x3e, r29	; 62
    be32:	df 91       	pop	r29
    be34:	cf 91       	pop	r28
    be36:	08 95       	ret

0000be38 <twi_master_enable>:
    be38:	cf 93       	push	r28
    be3a:	df 93       	push	r29
    be3c:	1f 92       	push	r1
    be3e:	1f 92       	push	r1
    be40:	cd b7       	in	r28, 0x3d	; 61
    be42:	de b7       	in	r29, 0x3e	; 62
    be44:	89 83       	std	Y+1, r24	; 0x01
    be46:	9a 83       	std	Y+2, r25	; 0x02
    be48:	89 81       	ldd	r24, Y+1	; 0x01
    be4a:	9a 81       	ldd	r25, Y+2	; 0x02
    be4c:	fc 01       	movw	r30, r24
    be4e:	81 81       	ldd	r24, Z+1	; 0x01
    be50:	28 2f       	mov	r18, r24
    be52:	28 60       	ori	r18, 0x08	; 8
    be54:	89 81       	ldd	r24, Y+1	; 0x01
    be56:	9a 81       	ldd	r25, Y+2	; 0x02
    be58:	fc 01       	movw	r30, r24
    be5a:	21 83       	std	Z+1, r18	; 0x01
    be5c:	00 00       	nop
    be5e:	0f 90       	pop	r0
    be60:	0f 90       	pop	r0
    be62:	df 91       	pop	r29
    be64:	cf 91       	pop	r28
    be66:	08 95       	ret

0000be68 <calc_gyro1_accel_raw2mg>:
    be68:	2f 92       	push	r2
    be6a:	3f 92       	push	r3
    be6c:	4f 92       	push	r4
    be6e:	5f 92       	push	r5
    be70:	6f 92       	push	r6
    be72:	7f 92       	push	r7
    be74:	8f 92       	push	r8
    be76:	9f 92       	push	r9
    be78:	af 92       	push	r10
    be7a:	bf 92       	push	r11
    be7c:	cf 92       	push	r12
    be7e:	df 92       	push	r13
    be80:	ef 92       	push	r14
    be82:	ff 92       	push	r15
    be84:	0f 93       	push	r16
    be86:	1f 93       	push	r17
    be88:	cf 93       	push	r28
    be8a:	df 93       	push	r29
    be8c:	cd b7       	in	r28, 0x3d	; 61
    be8e:	de b7       	in	r29, 0x3e	; 62
    be90:	64 97       	sbiw	r28, 0x14	; 20
    be92:	cd bf       	out	0x3d, r28	; 61
    be94:	de bf       	out	0x3e, r29	; 62
    be96:	89 83       	std	Y+1, r24	; 0x01
    be98:	9a 83       	std	Y+2, r25	; 0x02
    be9a:	6b 83       	std	Y+3, r22	; 0x03
    be9c:	7c 83       	std	Y+4, r23	; 0x04
    be9e:	89 81       	ldd	r24, Y+1	; 0x01
    bea0:	9a 81       	ldd	r25, Y+2	; 0x02
    bea2:	8d 83       	std	Y+5, r24	; 0x05
    bea4:	9e 83       	std	Y+6, r25	; 0x06
    bea6:	89 2f       	mov	r24, r25
    bea8:	88 0f       	add	r24, r24
    beaa:	88 0b       	sbc	r24, r24
    beac:	8f 83       	std	Y+7, r24	; 0x07
    beae:	88 87       	std	Y+8, r24	; 0x08
    beb0:	89 87       	std	Y+9, r24	; 0x09
    beb2:	8a 87       	std	Y+10, r24	; 0x0a
    beb4:	8b 87       	std	Y+11, r24	; 0x0b
    beb6:	8c 87       	std	Y+12, r24	; 0x0c
    beb8:	2d 80       	ldd	r2, Y+5	; 0x05
    beba:	3e 80       	ldd	r3, Y+6	; 0x06
    bebc:	4f 80       	ldd	r4, Y+7	; 0x07
    bebe:	58 84       	ldd	r5, Y+8	; 0x08
    bec0:	69 84       	ldd	r6, Y+9	; 0x09
    bec2:	7a 84       	ldd	r7, Y+10	; 0x0a
    bec4:	8b 84       	ldd	r8, Y+11	; 0x0b
    bec6:	9c 84       	ldd	r9, Y+12	; 0x0c
    bec8:	22 2d       	mov	r18, r2
    beca:	33 2d       	mov	r19, r3
    becc:	44 2d       	mov	r20, r4
    bece:	55 2d       	mov	r21, r5
    bed0:	66 2d       	mov	r22, r6
    bed2:	77 2d       	mov	r23, r7
    bed4:	88 2d       	mov	r24, r8
    bed6:	99 2d       	mov	r25, r9
    bed8:	02 e0       	ldi	r16, 0x02	; 2
    beda:	0f 94 80 2e 	call	0x25d00	; 0x25d00 <__ashldi3>
    bede:	a2 2e       	mov	r10, r18
    bee0:	b3 2e       	mov	r11, r19
    bee2:	c4 2e       	mov	r12, r20
    bee4:	d5 2e       	mov	r13, r21
    bee6:	e6 2e       	mov	r14, r22
    bee8:	f7 2e       	mov	r15, r23
    beea:	08 2f       	mov	r16, r24
    beec:	19 2f       	mov	r17, r25
    beee:	2a 2c       	mov	r2, r10
    bef0:	3b 2c       	mov	r3, r11
    bef2:	4c 2c       	mov	r4, r12
    bef4:	5d 2c       	mov	r5, r13
    bef6:	6e 2c       	mov	r6, r14
    bef8:	7f 2c       	mov	r7, r15
    befa:	80 2e       	mov	r8, r16
    befc:	91 2e       	mov	r9, r17
    befe:	22 2d       	mov	r18, r2
    bf00:	33 2d       	mov	r19, r3
    bf02:	44 2d       	mov	r20, r4
    bf04:	55 2d       	mov	r21, r5
    bf06:	66 2d       	mov	r22, r6
    bf08:	77 2d       	mov	r23, r7
    bf0a:	88 2d       	mov	r24, r8
    bf0c:	99 2d       	mov	r25, r9
    bf0e:	05 e0       	ldi	r16, 0x05	; 5
    bf10:	0f 94 80 2e 	call	0x25d00	; 0x25d00 <__ashldi3>
    bf14:	a2 2e       	mov	r10, r18
    bf16:	b3 2e       	mov	r11, r19
    bf18:	c4 2e       	mov	r12, r20
    bf1a:	d5 2e       	mov	r13, r21
    bf1c:	e6 2e       	mov	r14, r22
    bf1e:	f7 2e       	mov	r15, r23
    bf20:	08 2f       	mov	r16, r24
    bf22:	19 2f       	mov	r17, r25
    bf24:	2a 2d       	mov	r18, r10
    bf26:	3b 2d       	mov	r19, r11
    bf28:	4c 2d       	mov	r20, r12
    bf2a:	5d 2d       	mov	r21, r13
    bf2c:	6e 2d       	mov	r22, r14
    bf2e:	7f 2d       	mov	r23, r15
    bf30:	80 2f       	mov	r24, r16
    bf32:	91 2f       	mov	r25, r17
    bf34:	a2 2c       	mov	r10, r2
    bf36:	b3 2c       	mov	r11, r3
    bf38:	c4 2c       	mov	r12, r4
    bf3a:	d5 2c       	mov	r13, r5
    bf3c:	e6 2c       	mov	r14, r6
    bf3e:	f7 2c       	mov	r15, r7
    bf40:	08 2d       	mov	r16, r8
    bf42:	19 2d       	mov	r17, r9
    bf44:	0f 94 cc 2e 	call	0x25d98	; 0x25d98 <__subdi3>
    bf48:	a2 2e       	mov	r10, r18
    bf4a:	b3 2e       	mov	r11, r19
    bf4c:	c4 2e       	mov	r12, r20
    bf4e:	d5 2e       	mov	r13, r21
    bf50:	e6 2e       	mov	r14, r22
    bf52:	f7 2e       	mov	r15, r23
    bf54:	08 2f       	mov	r16, r24
    bf56:	19 2f       	mov	r17, r25
    bf58:	2a 2d       	mov	r18, r10
    bf5a:	3b 2d       	mov	r19, r11
    bf5c:	4c 2d       	mov	r20, r12
    bf5e:	5d 2d       	mov	r21, r13
    bf60:	6e 2d       	mov	r22, r14
    bf62:	7f 2d       	mov	r23, r15
    bf64:	80 2f       	mov	r24, r16
    bf66:	91 2f       	mov	r25, r17
    bf68:	ad 80       	ldd	r10, Y+5	; 0x05
    bf6a:	be 80       	ldd	r11, Y+6	; 0x06
    bf6c:	cf 80       	ldd	r12, Y+7	; 0x07
    bf6e:	d8 84       	ldd	r13, Y+8	; 0x08
    bf70:	e9 84       	ldd	r14, Y+9	; 0x09
    bf72:	fa 84       	ldd	r15, Y+10	; 0x0a
    bf74:	0b 85       	ldd	r16, Y+11	; 0x0b
    bf76:	1c 85       	ldd	r17, Y+12	; 0x0c
    bf78:	0f 94 b7 2e 	call	0x25d6e	; 0x25d6e <__adddi3>
    bf7c:	a2 2e       	mov	r10, r18
    bf7e:	b3 2e       	mov	r11, r19
    bf80:	c4 2e       	mov	r12, r20
    bf82:	d5 2e       	mov	r13, r21
    bf84:	e6 2e       	mov	r14, r22
    bf86:	f7 2e       	mov	r15, r23
    bf88:	08 2f       	mov	r16, r24
    bf8a:	19 2f       	mov	r17, r25
    bf8c:	2a 2d       	mov	r18, r10
    bf8e:	3b 2d       	mov	r19, r11
    bf90:	4c 2d       	mov	r20, r12
    bf92:	5d 2d       	mov	r21, r13
    bf94:	6e 2d       	mov	r22, r14
    bf96:	7f 2d       	mov	r23, r15
    bf98:	80 2f       	mov	r24, r16
    bf9a:	91 2f       	mov	r25, r17
    bf9c:	04 e0       	ldi	r16, 0x04	; 4
    bf9e:	0f 94 80 2e 	call	0x25d00	; 0x25d00 <__ashldi3>
    bfa2:	22 2e       	mov	r2, r18
    bfa4:	33 2e       	mov	r3, r19
    bfa6:	44 2e       	mov	r4, r20
    bfa8:	55 2e       	mov	r5, r21
    bfaa:	66 2e       	mov	r6, r22
    bfac:	77 2e       	mov	r7, r23
    bfae:	88 2e       	mov	r8, r24
    bfb0:	99 2e       	mov	r9, r25
    bfb2:	a2 2c       	mov	r10, r2
    bfb4:	b3 2c       	mov	r11, r3
    bfb6:	c4 2c       	mov	r12, r4
    bfb8:	d5 2c       	mov	r13, r5
    bfba:	e6 2c       	mov	r14, r6
    bfbc:	f7 2c       	mov	r15, r7
    bfbe:	08 2d       	mov	r16, r8
    bfc0:	19 2d       	mov	r17, r9
    bfc2:	2a 2c       	mov	r2, r10
    bfc4:	3b 2c       	mov	r3, r11
    bfc6:	4c 2c       	mov	r4, r12
    bfc8:	5d 2c       	mov	r5, r13
    bfca:	6e 2c       	mov	r6, r14
    bfcc:	7f 2c       	mov	r7, r15
    bfce:	80 2e       	mov	r8, r16
    bfd0:	91 2e       	mov	r9, r17
    bfd2:	8b 81       	ldd	r24, Y+3	; 0x03
    bfd4:	9c 81       	ldd	r25, Y+4	; 0x04
    bfd6:	8d 87       	std	Y+13, r24	; 0x0d
    bfd8:	9e 87       	std	Y+14, r25	; 0x0e
    bfda:	89 2f       	mov	r24, r25
    bfdc:	88 0f       	add	r24, r24
    bfde:	88 0b       	sbc	r24, r24
    bfe0:	8f 87       	std	Y+15, r24	; 0x0f
    bfe2:	88 8b       	std	Y+16, r24	; 0x10
    bfe4:	89 8b       	std	Y+17, r24	; 0x11
    bfe6:	8a 8b       	std	Y+18, r24	; 0x12
    bfe8:	8b 8b       	std	Y+19, r24	; 0x13
    bfea:	8c 8b       	std	Y+20, r24	; 0x14
    bfec:	ad 84       	ldd	r10, Y+13	; 0x0d
    bfee:	be 84       	ldd	r11, Y+14	; 0x0e
    bff0:	cf 84       	ldd	r12, Y+15	; 0x0f
    bff2:	d8 88       	ldd	r13, Y+16	; 0x10
    bff4:	e9 88       	ldd	r14, Y+17	; 0x11
    bff6:	fa 88       	ldd	r15, Y+18	; 0x12
    bff8:	0b 89       	ldd	r16, Y+19	; 0x13
    bffa:	1c 89       	ldd	r17, Y+20	; 0x14
    bffc:	22 2d       	mov	r18, r2
    bffe:	33 2d       	mov	r19, r3
    c000:	44 2d       	mov	r20, r4
    c002:	55 2d       	mov	r21, r5
    c004:	66 2d       	mov	r22, r6
    c006:	77 2d       	mov	r23, r7
    c008:	88 2d       	mov	r24, r8
    c00a:	99 2d       	mov	r25, r9
    c00c:	0f 94 65 2d 	call	0x25aca	; 0x25aca <__muldi3>
    c010:	a2 2e       	mov	r10, r18
    c012:	b3 2e       	mov	r11, r19
    c014:	c4 2e       	mov	r12, r20
    c016:	d5 2e       	mov	r13, r21
    c018:	e6 2e       	mov	r14, r22
    c01a:	f7 2e       	mov	r15, r23
    c01c:	08 2f       	mov	r16, r24
    c01e:	19 2f       	mov	r17, r25
    c020:	2a 2c       	mov	r2, r10
    c022:	3b 2c       	mov	r3, r11
    c024:	4c 2c       	mov	r4, r12
    c026:	5d 2c       	mov	r5, r13
    c028:	6e 2c       	mov	r6, r14
    c02a:	7f 2c       	mov	r7, r15
    c02c:	80 2e       	mov	r8, r16
    c02e:	91 2e       	mov	r9, r17
    c030:	68 94       	set
    c032:	aa 24       	eor	r10, r10
    c034:	a4 f8       	bld	r10, 4
    c036:	0f 2e       	mov	r0, r31
    c038:	f7 e2       	ldi	r31, 0x27	; 39
    c03a:	bf 2e       	mov	r11, r31
    c03c:	f0 2d       	mov	r31, r0
    c03e:	c1 2c       	mov	r12, r1
    c040:	d1 2c       	mov	r13, r1
    c042:	e1 2c       	mov	r14, r1
    c044:	f1 2c       	mov	r15, r1
    c046:	00 e0       	ldi	r16, 0x00	; 0
    c048:	10 e0       	ldi	r17, 0x00	; 0
    c04a:	22 2d       	mov	r18, r2
    c04c:	33 2d       	mov	r19, r3
    c04e:	44 2d       	mov	r20, r4
    c050:	55 2d       	mov	r21, r5
    c052:	66 2d       	mov	r22, r6
    c054:	77 2d       	mov	r23, r7
    c056:	88 2d       	mov	r24, r8
    c058:	99 2d       	mov	r25, r9
    c05a:	0f 94 b8 2d 	call	0x25b70	; 0x25b70 <__divdi3>
    c05e:	22 2e       	mov	r2, r18
    c060:	33 2e       	mov	r3, r19
    c062:	44 2e       	mov	r4, r20
    c064:	55 2e       	mov	r5, r21
    c066:	66 2e       	mov	r6, r22
    c068:	77 2e       	mov	r7, r23
    c06a:	88 2e       	mov	r8, r24
    c06c:	99 2e       	mov	r9, r25
    c06e:	a2 2c       	mov	r10, r2
    c070:	b3 2c       	mov	r11, r3
    c072:	c4 2c       	mov	r12, r4
    c074:	d5 2c       	mov	r13, r5
    c076:	e6 2c       	mov	r14, r6
    c078:	f7 2c       	mov	r15, r7
    c07a:	08 2d       	mov	r16, r8
    c07c:	19 2d       	mov	r17, r9
    c07e:	2a 2d       	mov	r18, r10
    c080:	3b 2d       	mov	r19, r11
    c082:	4c 2d       	mov	r20, r12
    c084:	5d 2d       	mov	r21, r13
    c086:	6e 2d       	mov	r22, r14
    c088:	7f 2d       	mov	r23, r15
    c08a:	80 2f       	mov	r24, r16
    c08c:	91 2f       	mov	r25, r17
    c08e:	0f e0       	ldi	r16, 0x0F	; 15
    c090:	0f 94 99 2e 	call	0x25d32	; 0x25d32 <__ashrdi3>
    c094:	a2 2e       	mov	r10, r18
    c096:	b3 2e       	mov	r11, r19
    c098:	c4 2e       	mov	r12, r20
    c09a:	d5 2e       	mov	r13, r21
    c09c:	e6 2e       	mov	r14, r22
    c09e:	f7 2e       	mov	r15, r23
    c0a0:	08 2f       	mov	r16, r24
    c0a2:	19 2f       	mov	r17, r25
    c0a4:	c5 01       	movw	r24, r10
    c0a6:	64 96       	adiw	r28, 0x14	; 20
    c0a8:	cd bf       	out	0x3d, r28	; 61
    c0aa:	de bf       	out	0x3e, r29	; 62
    c0ac:	df 91       	pop	r29
    c0ae:	cf 91       	pop	r28
    c0b0:	1f 91       	pop	r17
    c0b2:	0f 91       	pop	r16
    c0b4:	ff 90       	pop	r15
    c0b6:	ef 90       	pop	r14
    c0b8:	df 90       	pop	r13
    c0ba:	cf 90       	pop	r12
    c0bc:	bf 90       	pop	r11
    c0be:	af 90       	pop	r10
    c0c0:	9f 90       	pop	r9
    c0c2:	8f 90       	pop	r8
    c0c4:	7f 90       	pop	r7
    c0c6:	6f 90       	pop	r6
    c0c8:	5f 90       	pop	r5
    c0ca:	4f 90       	pop	r4
    c0cc:	3f 90       	pop	r3
    c0ce:	2f 90       	pop	r2
    c0d0:	08 95       	ret

0000c0d2 <calc_gyro1_gyro_raw2mdps>:
    c0d2:	2f 92       	push	r2
    c0d4:	3f 92       	push	r3
    c0d6:	4f 92       	push	r4
    c0d8:	5f 92       	push	r5
    c0da:	6f 92       	push	r6
    c0dc:	7f 92       	push	r7
    c0de:	8f 92       	push	r8
    c0e0:	9f 92       	push	r9
    c0e2:	af 92       	push	r10
    c0e4:	bf 92       	push	r11
    c0e6:	cf 92       	push	r12
    c0e8:	df 92       	push	r13
    c0ea:	ef 92       	push	r14
    c0ec:	ff 92       	push	r15
    c0ee:	0f 93       	push	r16
    c0f0:	1f 93       	push	r17
    c0f2:	cf 93       	push	r28
    c0f4:	df 93       	push	r29
    c0f6:	1f 92       	push	r1
    c0f8:	1f 92       	push	r1
    c0fa:	cd b7       	in	r28, 0x3d	; 61
    c0fc:	de b7       	in	r29, 0x3e	; 62
    c0fe:	89 83       	std	Y+1, r24	; 0x01
    c100:	9a 83       	std	Y+2, r25	; 0x02
    c102:	89 81       	ldd	r24, Y+1	; 0x01
    c104:	9a 81       	ldd	r25, Y+2	; 0x02
    c106:	1c 01       	movw	r2, r24
    c108:	89 2f       	mov	r24, r25
    c10a:	88 0f       	add	r24, r24
    c10c:	88 0b       	sbc	r24, r24
    c10e:	48 2e       	mov	r4, r24
    c110:	58 2e       	mov	r5, r24
    c112:	68 2e       	mov	r6, r24
    c114:	78 2e       	mov	r7, r24
    c116:	88 2e       	mov	r8, r24
    c118:	98 2e       	mov	r9, r24
    c11a:	0f 2e       	mov	r0, r31
    c11c:	f0 e9       	ldi	r31, 0x90	; 144
    c11e:	af 2e       	mov	r10, r31
    c120:	f0 2d       	mov	r31, r0
    c122:	0f 2e       	mov	r0, r31
    c124:	f0 ed       	ldi	r31, 0xD0	; 208
    c126:	bf 2e       	mov	r11, r31
    c128:	f0 2d       	mov	r31, r0
    c12a:	0f 2e       	mov	r0, r31
    c12c:	f3 e0       	ldi	r31, 0x03	; 3
    c12e:	cf 2e       	mov	r12, r31
    c130:	f0 2d       	mov	r31, r0
    c132:	d1 2c       	mov	r13, r1
    c134:	e1 2c       	mov	r14, r1
    c136:	f1 2c       	mov	r15, r1
    c138:	00 e0       	ldi	r16, 0x00	; 0
    c13a:	10 e0       	ldi	r17, 0x00	; 0
    c13c:	22 2d       	mov	r18, r2
    c13e:	33 2d       	mov	r19, r3
    c140:	44 2d       	mov	r20, r4
    c142:	55 2d       	mov	r21, r5
    c144:	66 2d       	mov	r22, r6
    c146:	77 2d       	mov	r23, r7
    c148:	88 2d       	mov	r24, r8
    c14a:	99 2d       	mov	r25, r9
    c14c:	0f 94 65 2d 	call	0x25aca	; 0x25aca <__muldi3>
    c150:	22 2e       	mov	r2, r18
    c152:	33 2e       	mov	r3, r19
    c154:	44 2e       	mov	r4, r20
    c156:	55 2e       	mov	r5, r21
    c158:	66 2e       	mov	r6, r22
    c15a:	77 2e       	mov	r7, r23
    c15c:	88 2e       	mov	r8, r24
    c15e:	99 2e       	mov	r9, r25
    c160:	a2 2c       	mov	r10, r2
    c162:	b3 2c       	mov	r11, r3
    c164:	c4 2c       	mov	r12, r4
    c166:	d5 2c       	mov	r13, r5
    c168:	e6 2c       	mov	r14, r6
    c16a:	f7 2c       	mov	r15, r7
    c16c:	08 2d       	mov	r16, r8
    c16e:	19 2d       	mov	r17, r9
    c170:	2a 2d       	mov	r18, r10
    c172:	3b 2d       	mov	r19, r11
    c174:	4c 2d       	mov	r20, r12
    c176:	5d 2d       	mov	r21, r13
    c178:	6e 2d       	mov	r22, r14
    c17a:	7f 2d       	mov	r23, r15
    c17c:	80 2f       	mov	r24, r16
    c17e:	91 2f       	mov	r25, r17
    c180:	0f e0       	ldi	r16, 0x0F	; 15
    c182:	0f 94 99 2e 	call	0x25d32	; 0x25d32 <__ashrdi3>
    c186:	a2 2e       	mov	r10, r18
    c188:	b3 2e       	mov	r11, r19
    c18a:	c4 2e       	mov	r12, r20
    c18c:	d5 2e       	mov	r13, r21
    c18e:	e6 2e       	mov	r14, r22
    c190:	f7 2e       	mov	r15, r23
    c192:	08 2f       	mov	r16, r24
    c194:	19 2f       	mov	r17, r25
    c196:	d6 01       	movw	r26, r12
    c198:	c5 01       	movw	r24, r10
    c19a:	bc 01       	movw	r22, r24
    c19c:	cd 01       	movw	r24, r26
    c19e:	0f 90       	pop	r0
    c1a0:	0f 90       	pop	r0
    c1a2:	df 91       	pop	r29
    c1a4:	cf 91       	pop	r28
    c1a6:	1f 91       	pop	r17
    c1a8:	0f 91       	pop	r16
    c1aa:	ff 90       	pop	r15
    c1ac:	ef 90       	pop	r14
    c1ae:	df 90       	pop	r13
    c1b0:	cf 90       	pop	r12
    c1b2:	bf 90       	pop	r11
    c1b4:	af 90       	pop	r10
    c1b6:	9f 90       	pop	r9
    c1b8:	8f 90       	pop	r8
    c1ba:	7f 90       	pop	r7
    c1bc:	6f 90       	pop	r6
    c1be:	5f 90       	pop	r5
    c1c0:	4f 90       	pop	r4
    c1c2:	3f 90       	pop	r3
    c1c4:	2f 90       	pop	r2
    c1c6:	08 95       	ret

0000c1c8 <calc_gyro1_temp_raw2C100>:
    c1c8:	ef 92       	push	r14
    c1ca:	ff 92       	push	r15
    c1cc:	0f 93       	push	r16
    c1ce:	1f 93       	push	r17
    c1d0:	cf 93       	push	r28
    c1d2:	df 93       	push	r29
    c1d4:	1f 92       	push	r1
    c1d6:	1f 92       	push	r1
    c1d8:	cd b7       	in	r28, 0x3d	; 61
    c1da:	de b7       	in	r29, 0x3e	; 62
    c1dc:	89 83       	std	Y+1, r24	; 0x01
    c1de:	9a 83       	std	Y+2, r25	; 0x02
    c1e0:	80 91 5e 29 	lds	r24, 0x295E	; 0x80295e <g_twi1_gyro_1_temp_RTofs>
    c1e4:	90 91 5f 29 	lds	r25, 0x295F	; 0x80295f <g_twi1_gyro_1_temp_RTofs+0x1>
    c1e8:	29 81       	ldd	r18, Y+1	; 0x01
    c1ea:	3a 81       	ldd	r19, Y+2	; 0x02
    c1ec:	a9 01       	movw	r20, r18
    c1ee:	48 1b       	sub	r20, r24
    c1f0:	59 0b       	sbc	r21, r25
    c1f2:	ca 01       	movw	r24, r20
    c1f4:	9c 01       	movw	r18, r24
    c1f6:	99 0f       	add	r25, r25
    c1f8:	44 0b       	sbc	r20, r20
    c1fa:	55 0b       	sbc	r21, r21
    c1fc:	84 e6       	ldi	r24, 0x64	; 100
    c1fe:	90 e0       	ldi	r25, 0x00	; 0
    c200:	dc 01       	movw	r26, r24
    c202:	0f 94 5b 2d 	call	0x25ab6	; 0x25ab6 <__muluhisi3>
    c206:	7b 01       	movw	r14, r22
    c208:	8c 01       	movw	r16, r24
    c20a:	80 91 60 29 	lds	r24, 0x2960	; 0x802960 <g_twi1_gyro_1_temp_sens>
    c20e:	90 91 61 29 	lds	r25, 0x2961	; 0x802961 <g_twi1_gyro_1_temp_sens+0x1>
    c212:	9c 01       	movw	r18, r24
    c214:	99 0f       	add	r25, r25
    c216:	44 0b       	sbc	r20, r20
    c218:	55 0b       	sbc	r21, r21
    c21a:	c8 01       	movw	r24, r16
    c21c:	b7 01       	movw	r22, r14
    c21e:	0f 94 28 2d 	call	0x25a50	; 0x25a50 <__divmodsi4>
    c222:	da 01       	movw	r26, r20
    c224:	c9 01       	movw	r24, r18
    c226:	8c 5c       	subi	r24, 0xCC	; 204
    c228:	97 4f       	sbci	r25, 0xF7	; 247
    c22a:	0f 90       	pop	r0
    c22c:	0f 90       	pop	r0
    c22e:	df 91       	pop	r29
    c230:	cf 91       	pop	r28
    c232:	1f 91       	pop	r17
    c234:	0f 91       	pop	r16
    c236:	ff 90       	pop	r15
    c238:	ef 90       	pop	r14
    c23a:	08 95       	ret

0000c23c <calc_gyro2_correct_mag_2_nT>:
    c23c:	cf 93       	push	r28
    c23e:	df 93       	push	r29
    c240:	cd b7       	in	r28, 0x3d	; 61
    c242:	de b7       	in	r29, 0x3e	; 62
    c244:	25 97       	sbiw	r28, 0x05	; 5
    c246:	cd bf       	out	0x3d, r28	; 61
    c248:	de bf       	out	0x3e, r29	; 62
    c24a:	89 83       	std	Y+1, r24	; 0x01
    c24c:	9a 83       	std	Y+2, r25	; 0x02
    c24e:	6b 83       	std	Y+3, r22	; 0x03
    c250:	4c 83       	std	Y+4, r20	; 0x04
    c252:	5d 83       	std	Y+5, r21	; 0x05
    c254:	89 81       	ldd	r24, Y+1	; 0x01
    c256:	9a 81       	ldd	r25, Y+2	; 0x02
    c258:	99 23       	and	r25, r25
    c25a:	bc f1       	brlt	.+110    	; 0xc2ca <calc_gyro2_correct_mag_2_nT+0x8e>
    c25c:	89 81       	ldd	r24, Y+1	; 0x01
    c25e:	9a 81       	ldd	r25, Y+2	; 0x02
    c260:	9c 01       	movw	r18, r24
    c262:	99 0f       	add	r25, r25
    c264:	44 0b       	sbc	r20, r20
    c266:	55 0b       	sbc	r21, r21
    c268:	8c 81       	ldd	r24, Y+4	; 0x04
    c26a:	9d 81       	ldd	r25, Y+5	; 0x05
    c26c:	09 2e       	mov	r0, r25
    c26e:	00 0c       	add	r0, r0
    c270:	aa 0b       	sbc	r26, r26
    c272:	bb 0b       	sbc	r27, r27
    c274:	bc 01       	movw	r22, r24
    c276:	cd 01       	movw	r24, r26
    c278:	0f 94 d0 2c 	call	0x259a0	; 0x259a0 <__mulsi3>
    c27c:	9b 01       	movw	r18, r22
    c27e:	ac 01       	movw	r20, r24
    c280:	8b 81       	ldd	r24, Y+3	; 0x03
    c282:	08 2e       	mov	r0, r24
    c284:	00 0c       	add	r0, r0
    c286:	99 0b       	sbc	r25, r25
    c288:	aa 0b       	sbc	r26, r26
    c28a:	bb 0b       	sbc	r27, r27
    c28c:	80 58       	subi	r24, 0x80	; 128
    c28e:	9f 4f       	sbci	r25, 0xFF	; 255
    c290:	af 4f       	sbci	r26, 0xFF	; 255
    c292:	bf 4f       	sbci	r27, 0xFF	; 255
    c294:	bc 01       	movw	r22, r24
    c296:	cd 01       	movw	r24, r26
    c298:	0f 94 d0 2c 	call	0x259a0	; 0x259a0 <__mulsi3>
    c29c:	dc 01       	movw	r26, r24
    c29e:	cb 01       	movw	r24, r22
    c2a0:	2a e0       	ldi	r18, 0x0A	; 10
    c2a2:	30 e0       	ldi	r19, 0x00	; 0
    c2a4:	40 e0       	ldi	r20, 0x00	; 0
    c2a6:	50 e0       	ldi	r21, 0x00	; 0
    c2a8:	bc 01       	movw	r22, r24
    c2aa:	cd 01       	movw	r24, r26
    c2ac:	0f 94 28 2d 	call	0x25a50	; 0x25a50 <__divmodsi4>
    c2b0:	da 01       	movw	r26, r20
    c2b2:	c9 01       	movw	r24, r18
    c2b4:	80 58       	subi	r24, 0x80	; 128
    c2b6:	9f 4f       	sbci	r25, 0xFF	; 255
    c2b8:	af 4f       	sbci	r26, 0xFF	; 255
    c2ba:	bf 4f       	sbci	r27, 0xFF	; 255
    c2bc:	89 2f       	mov	r24, r25
    c2be:	9a 2f       	mov	r25, r26
    c2c0:	ab 2f       	mov	r26, r27
    c2c2:	bb 27       	eor	r27, r27
    c2c4:	a7 fd       	sbrc	r26, 7
    c2c6:	ba 95       	dec	r27
    c2c8:	36 c0       	rjmp	.+108    	; 0xc336 <calc_gyro2_correct_mag_2_nT+0xfa>
    c2ca:	89 81       	ldd	r24, Y+1	; 0x01
    c2cc:	9a 81       	ldd	r25, Y+2	; 0x02
    c2ce:	9c 01       	movw	r18, r24
    c2d0:	99 0f       	add	r25, r25
    c2d2:	44 0b       	sbc	r20, r20
    c2d4:	55 0b       	sbc	r21, r21
    c2d6:	8c 81       	ldd	r24, Y+4	; 0x04
    c2d8:	9d 81       	ldd	r25, Y+5	; 0x05
    c2da:	09 2e       	mov	r0, r25
    c2dc:	00 0c       	add	r0, r0
    c2de:	aa 0b       	sbc	r26, r26
    c2e0:	bb 0b       	sbc	r27, r27
    c2e2:	bc 01       	movw	r22, r24
    c2e4:	cd 01       	movw	r24, r26
    c2e6:	0f 94 d0 2c 	call	0x259a0	; 0x259a0 <__mulsi3>
    c2ea:	9b 01       	movw	r18, r22
    c2ec:	ac 01       	movw	r20, r24
    c2ee:	8b 81       	ldd	r24, Y+3	; 0x03
    c2f0:	08 2e       	mov	r0, r24
    c2f2:	00 0c       	add	r0, r0
    c2f4:	99 0b       	sbc	r25, r25
    c2f6:	aa 0b       	sbc	r26, r26
    c2f8:	bb 0b       	sbc	r27, r27
    c2fa:	80 58       	subi	r24, 0x80	; 128
    c2fc:	9f 4f       	sbci	r25, 0xFF	; 255
    c2fe:	af 4f       	sbci	r26, 0xFF	; 255
    c300:	bf 4f       	sbci	r27, 0xFF	; 255
    c302:	bc 01       	movw	r22, r24
    c304:	cd 01       	movw	r24, r26
    c306:	0f 94 d0 2c 	call	0x259a0	; 0x259a0 <__mulsi3>
    c30a:	dc 01       	movw	r26, r24
    c30c:	cb 01       	movw	r24, r22
    c30e:	2a e0       	ldi	r18, 0x0A	; 10
    c310:	30 e0       	ldi	r19, 0x00	; 0
    c312:	40 e0       	ldi	r20, 0x00	; 0
    c314:	50 e0       	ldi	r21, 0x00	; 0
    c316:	bc 01       	movw	r22, r24
    c318:	cd 01       	movw	r24, r26
    c31a:	0f 94 28 2d 	call	0x25a50	; 0x25a50 <__divmodsi4>
    c31e:	da 01       	movw	r26, r20
    c320:	c9 01       	movw	r24, r18
    c322:	80 58       	subi	r24, 0x80	; 128
    c324:	91 09       	sbc	r25, r1
    c326:	a1 09       	sbc	r26, r1
    c328:	b1 09       	sbc	r27, r1
    c32a:	89 2f       	mov	r24, r25
    c32c:	9a 2f       	mov	r25, r26
    c32e:	ab 2f       	mov	r26, r27
    c330:	bb 27       	eor	r27, r27
    c332:	a7 fd       	sbrc	r26, 7
    c334:	ba 95       	dec	r27
    c336:	bc 01       	movw	r22, r24
    c338:	cd 01       	movw	r24, r26
    c33a:	25 96       	adiw	r28, 0x05	; 5
    c33c:	cd bf       	out	0x3d, r28	; 61
    c33e:	de bf       	out	0x3e, r29	; 62
    c340:	df 91       	pop	r29
    c342:	cf 91       	pop	r28
    c344:	08 95       	ret

0000c346 <twi2_waitUntilReady>:
    c346:	2f 92       	push	r2
    c348:	3f 92       	push	r3
    c34a:	4f 92       	push	r4
    c34c:	5f 92       	push	r5
    c34e:	6f 92       	push	r6
    c350:	7f 92       	push	r7
    c352:	8f 92       	push	r8
    c354:	9f 92       	push	r9
    c356:	af 92       	push	r10
    c358:	bf 92       	push	r11
    c35a:	cf 92       	push	r12
    c35c:	df 92       	push	r13
    c35e:	ef 92       	push	r14
    c360:	ff 92       	push	r15
    c362:	0f 93       	push	r16
    c364:	1f 93       	push	r17
    c366:	cf 93       	push	r28
    c368:	df 93       	push	r29
    c36a:	cd b7       	in	r28, 0x3d	; 61
    c36c:	de b7       	in	r29, 0x3e	; 62
    c36e:	a2 97       	sbiw	r28, 0x22	; 34
    c370:	cd bf       	out	0x3d, r28	; 61
    c372:	de bf       	out	0x3e, r29	; 62
    c374:	8a 87       	std	Y+10, r24	; 0x0a
    c376:	8f ef       	ldi	r24, 0xFF	; 255
    c378:	8a 83       	std	Y+2, r24	; 0x02
    c37a:	90 91 50 24 	lds	r25, 0x2450	; 0x802450 <s_lock.8127>
    c37e:	81 e0       	ldi	r24, 0x01	; 1
    c380:	89 27       	eor	r24, r25
    c382:	88 23       	and	r24, r24
    c384:	d9 f0       	breq	.+54     	; 0xc3bc <twi2_waitUntilReady+0x76>
    c386:	80 91 51 24 	lds	r24, 0x2451	; 0x802451 <s_LCD_offline.8126>
    c38a:	88 23       	and	r24, r24
    c38c:	39 f0       	breq	.+14     	; 0xc39c <twi2_waitUntilReady+0x56>
    c38e:	9a 85       	ldd	r25, Y+10	; 0x0a
    c390:	81 e0       	ldi	r24, 0x01	; 1
    c392:	89 27       	eor	r24, r25
    c394:	88 23       	and	r24, r24
    c396:	11 f0       	breq	.+4      	; 0xc39c <twi2_waitUntilReady+0x56>
    c398:	80 e0       	ldi	r24, 0x00	; 0
    c39a:	c6 c1       	rjmp	.+908    	; 0xc728 <twi2_waitUntilReady+0x3e2>
    c39c:	80 91 51 24 	lds	r24, 0x2451	; 0x802451 <s_LCD_offline.8126>
    c3a0:	88 23       	and	r24, r24
    c3a2:	61 f0       	breq	.+24     	; 0xc3bc <twi2_waitUntilReady+0x76>
    c3a4:	8a 85       	ldd	r24, Y+10	; 0x0a
    c3a6:	88 23       	and	r24, r24
    c3a8:	49 f0       	breq	.+18     	; 0xc3bc <twi2_waitUntilReady+0x76>
    c3aa:	10 92 51 24 	sts	0x2451, r1	; 0x802451 <s_LCD_offline.8126>
    c3ae:	81 e0       	ldi	r24, 0x01	; 1
    c3b0:	80 93 50 24 	sts	0x2450, r24	; 0x802450 <s_lock.8127>
    c3b4:	0e 94 fd 72 	call	0xe5fa	; 0xe5fa <start_twi2_lcd>
    c3b8:	10 92 50 24 	sts	0x2450, r1	; 0x802450 <s_lock.8127>
    c3bc:	0e 94 31 f4 	call	0x1e862	; 0x1e862 <tcc1_get_time>
    c3c0:	dc 01       	movw	r26, r24
    c3c2:	cb 01       	movw	r24, r22
    c3c4:	c2 96       	adiw	r24, 0x32	; 50
    c3c6:	a1 1d       	adc	r26, r1
    c3c8:	b1 1d       	adc	r27, r1
    c3ca:	8b 83       	std	Y+3, r24	; 0x03
    c3cc:	9c 83       	std	Y+4, r25	; 0x04
    c3ce:	ad 83       	std	Y+5, r26	; 0x05
    c3d0:	be 83       	std	Y+6, r27	; 0x06
    c3d2:	83 e0       	ldi	r24, 0x03	; 3
    c3d4:	80 93 2f 20 	sts	0x202F, r24	; 0x80202f <g_twi2_packet+0x1>
    c3d8:	81 e0       	ldi	r24, 0x01	; 1
    c3da:	90 e0       	ldi	r25, 0x00	; 0
    c3dc:	80 93 32 20 	sts	0x2032, r24	; 0x802032 <g_twi2_packet+0x4>
    c3e0:	90 93 33 20 	sts	0x2033, r25	; 0x802033 <g_twi2_packet+0x5>
    c3e4:	8a 81       	ldd	r24, Y+2	; 0x02
    c3e6:	89 83       	std	Y+1, r24	; 0x01
    c3e8:	81 e0       	ldi	r24, 0x01	; 1
    c3ea:	90 e0       	ldi	r25, 0x00	; 0
    c3ec:	80 93 36 20 	sts	0x2036, r24	; 0x802036 <g_twi2_packet+0x8>
    c3f0:	90 93 37 20 	sts	0x2037, r25	; 0x802037 <g_twi2_packet+0x9>
    c3f4:	6e e2       	ldi	r22, 0x2E	; 46
    c3f6:	70 e2       	ldi	r23, 0x20	; 32
    c3f8:	80 e8       	ldi	r24, 0x80	; 128
    c3fa:	94 e0       	ldi	r25, 0x04	; 4
    c3fc:	ed dc       	rcall	.-1574   	; 0xbdd8 <twi_master_read>
    c3fe:	8f 83       	std	Y+7, r24	; 0x07
    c400:	80 91 8b 2c 	lds	r24, 0x2C8B	; 0x802c8b <g_twi2_m_data>
    c404:	80 78       	andi	r24, 0x80	; 128
    c406:	88 87       	std	Y+8, r24	; 0x08
    c408:	80 91 8b 2c 	lds	r24, 0x2C8B	; 0x802c8b <g_twi2_m_data>
    c40c:	81 70       	andi	r24, 0x01	; 1
    c40e:	89 87       	std	Y+9, r24	; 0x09
    c410:	8f 81       	ldd	r24, Y+7	; 0x07
    c412:	88 23       	and	r24, r24
    c414:	21 f4       	brne	.+8      	; 0xc41e <twi2_waitUntilReady+0xd8>
    c416:	88 85       	ldd	r24, Y+8	; 0x08
    c418:	88 23       	and	r24, r24
    c41a:	09 f0       	breq	.+2      	; 0xc41e <twi2_waitUntilReady+0xd8>
    c41c:	6d c0       	rjmp	.+218    	; 0xc4f8 <twi2_waitUntilReady+0x1b2>
    c41e:	91 db       	rcall	.-2270   	; 0xbb42 <sysclk_get_cpu_hz>
    c420:	dc 01       	movw	r26, r24
    c422:	cb 01       	movw	r24, r22
    c424:	1c 01       	movw	r2, r24
    c426:	2d 01       	movw	r4, r26
    c428:	61 2c       	mov	r6, r1
    c42a:	71 2c       	mov	r7, r1
    c42c:	43 01       	movw	r8, r6
    c42e:	0f 2e       	mov	r0, r31
    c430:	f6 e0       	ldi	r31, 0x06	; 6
    c432:	af 2e       	mov	r10, r31
    c434:	f0 2d       	mov	r31, r0
    c436:	b1 2c       	mov	r11, r1
    c438:	c1 2c       	mov	r12, r1
    c43a:	d1 2c       	mov	r13, r1
    c43c:	e1 2c       	mov	r14, r1
    c43e:	f1 2c       	mov	r15, r1
    c440:	00 e0       	ldi	r16, 0x00	; 0
    c442:	10 e0       	ldi	r17, 0x00	; 0
    c444:	22 2d       	mov	r18, r2
    c446:	33 2d       	mov	r19, r3
    c448:	44 2d       	mov	r20, r4
    c44a:	55 2d       	mov	r21, r5
    c44c:	66 2d       	mov	r22, r6
    c44e:	77 2d       	mov	r23, r7
    c450:	88 2d       	mov	r24, r8
    c452:	99 2d       	mov	r25, r9
    c454:	0f 94 e3 2d 	call	0x25bc6	; 0x25bc6 <__udivdi3>
    c458:	22 2e       	mov	r2, r18
    c45a:	33 2e       	mov	r3, r19
    c45c:	44 2e       	mov	r4, r20
    c45e:	55 2e       	mov	r5, r21
    c460:	66 2e       	mov	r6, r22
    c462:	77 2e       	mov	r7, r23
    c464:	88 2e       	mov	r8, r24
    c466:	99 2e       	mov	r9, r25
    c468:	a2 2c       	mov	r10, r2
    c46a:	b3 2c       	mov	r11, r3
    c46c:	c4 2c       	mov	r12, r4
    c46e:	d5 2c       	mov	r13, r5
    c470:	e6 2c       	mov	r14, r6
    c472:	f7 2c       	mov	r15, r7
    c474:	08 2d       	mov	r16, r8
    c476:	19 2d       	mov	r17, r9
    c478:	2a 2d       	mov	r18, r10
    c47a:	3b 2d       	mov	r19, r11
    c47c:	4c 2d       	mov	r20, r12
    c47e:	5d 2d       	mov	r21, r13
    c480:	6e 2d       	mov	r22, r14
    c482:	7f 2d       	mov	r23, r15
    c484:	80 2f       	mov	r24, r16
    c486:	91 2f       	mov	r25, r17
    c488:	21 5c       	subi	r18, 0xC1	; 193
    c48a:	3d 4b       	sbci	r19, 0xBD	; 189
    c48c:	40 4f       	sbci	r20, 0xF0	; 240
    c48e:	5f 4f       	sbci	r21, 0xFF	; 255
    c490:	6f 4f       	sbci	r22, 0xFF	; 255
    c492:	7f 4f       	sbci	r23, 0xFF	; 255
    c494:	8f 4f       	sbci	r24, 0xFF	; 255
    c496:	9f 4f       	sbci	r25, 0xFF	; 255
    c498:	a2 2e       	mov	r10, r18
    c49a:	b3 2e       	mov	r11, r19
    c49c:	c4 2e       	mov	r12, r20
    c49e:	d5 2e       	mov	r13, r21
    c4a0:	e6 2e       	mov	r14, r22
    c4a2:	f7 2e       	mov	r15, r23
    c4a4:	08 2f       	mov	r16, r24
    c4a6:	19 2f       	mov	r17, r25
    c4a8:	2a 2d       	mov	r18, r10
    c4aa:	3b 2d       	mov	r19, r11
    c4ac:	4c 2d       	mov	r20, r12
    c4ae:	5d 2d       	mov	r21, r13
    c4b0:	6e 2d       	mov	r22, r14
    c4b2:	7f 2d       	mov	r23, r15
    c4b4:	80 2f       	mov	r24, r16
    c4b6:	91 2f       	mov	r25, r17
    c4b8:	0f 94 24 26 	call	0x24c48	; 0x24c48 <__floatundisf>
    c4bc:	dc 01       	movw	r26, r24
    c4be:	cb 01       	movw	r24, r22
    c4c0:	20 e0       	ldi	r18, 0x00	; 0
    c4c2:	34 e2       	ldi	r19, 0x24	; 36
    c4c4:	44 e7       	ldi	r20, 0x74	; 116
    c4c6:	59 e4       	ldi	r21, 0x49	; 73
    c4c8:	bc 01       	movw	r22, r24
    c4ca:	cd 01       	movw	r24, r26
    c4cc:	0f 94 14 25 	call	0x24a28	; 0x24a28 <__divsf3>
    c4d0:	dc 01       	movw	r26, r24
    c4d2:	cb 01       	movw	r24, r22
    c4d4:	bc 01       	movw	r22, r24
    c4d6:	cd 01       	movw	r24, r26
    c4d8:	0f 94 81 25 	call	0x24b02	; 0x24b02 <__fixunssfdi>
    c4dc:	a2 2e       	mov	r10, r18
    c4de:	b3 2e       	mov	r11, r19
    c4e0:	c4 2e       	mov	r12, r20
    c4e2:	d5 2e       	mov	r13, r21
    c4e4:	e6 2e       	mov	r14, r22
    c4e6:	f7 2e       	mov	r15, r23
    c4e8:	08 2f       	mov	r16, r24
    c4ea:	19 2f       	mov	r17, r25
    c4ec:	d6 01       	movw	r26, r12
    c4ee:	c5 01       	movw	r24, r10
    c4f0:	bc 01       	movw	r22, r24
    c4f2:	cd 01       	movw	r24, r26
    c4f4:	66 dc       	rcall	.-1844   	; 0xbdc2 <__portable_avr_delay_cycles>
    c4f6:	f1 c0       	rjmp	.+482    	; 0xc6da <twi2_waitUntilReady+0x394>
    c4f8:	89 85       	ldd	r24, Y+9	; 0x09
    c4fa:	88 23       	and	r24, r24
    c4fc:	09 f4       	brne	.+2      	; 0xc500 <twi2_waitUntilReady+0x1ba>
    c4fe:	ed c0       	rjmp	.+474    	; 0xc6da <twi2_waitUntilReady+0x394>
    c500:	88 85       	ldd	r24, Y+8	; 0x08
    c502:	88 23       	and	r24, r24
    c504:	09 f4       	brne	.+2      	; 0xc508 <twi2_waitUntilReady+0x1c2>
    c506:	e9 c0       	rjmp	.+466    	; 0xc6da <twi2_waitUntilReady+0x394>
    c508:	1c db       	rcall	.-2504   	; 0xbb42 <sysclk_get_cpu_hz>
    c50a:	dc 01       	movw	r26, r24
    c50c:	cb 01       	movw	r24, r22
    c50e:	9c 01       	movw	r18, r24
    c510:	ad 01       	movw	r20, r26
    c512:	60 e0       	ldi	r22, 0x00	; 0
    c514:	70 e0       	ldi	r23, 0x00	; 0
    c516:	cb 01       	movw	r24, r22
    c518:	82 2e       	mov	r8, r18
    c51a:	93 2e       	mov	r9, r19
    c51c:	a4 2e       	mov	r10, r20
    c51e:	b5 2e       	mov	r11, r21
    c520:	c6 2e       	mov	r12, r22
    c522:	d7 2e       	mov	r13, r23
    c524:	e8 2e       	mov	r14, r24
    c526:	f9 2e       	mov	r15, r25
    c528:	28 2d       	mov	r18, r8
    c52a:	39 2d       	mov	r19, r9
    c52c:	4a 2d       	mov	r20, r10
    c52e:	5b 2d       	mov	r21, r11
    c530:	6c 2d       	mov	r22, r12
    c532:	7d 2d       	mov	r23, r13
    c534:	8e 2d       	mov	r24, r14
    c536:	9f 2d       	mov	r25, r15
    c538:	02 e0       	ldi	r16, 0x02	; 2
    c53a:	0f 94 80 2e 	call	0x25d00	; 0x25d00 <__ashldi3>
    c53e:	2b 87       	std	Y+11, r18	; 0x0b
    c540:	3c 87       	std	Y+12, r19	; 0x0c
    c542:	4d 87       	std	Y+13, r20	; 0x0d
    c544:	5e 87       	std	Y+14, r21	; 0x0e
    c546:	6f 87       	std	Y+15, r22	; 0x0f
    c548:	78 8b       	std	Y+16, r23	; 0x10
    c54a:	89 8b       	std	Y+17, r24	; 0x11
    c54c:	9a 8b       	std	Y+18, r25	; 0x12
    c54e:	8b 84       	ldd	r8, Y+11	; 0x0b
    c550:	9c 84       	ldd	r9, Y+12	; 0x0c
    c552:	ad 84       	ldd	r10, Y+13	; 0x0d
    c554:	be 84       	ldd	r11, Y+14	; 0x0e
    c556:	cf 84       	ldd	r12, Y+15	; 0x0f
    c558:	d8 88       	ldd	r13, Y+16	; 0x10
    c55a:	e9 88       	ldd	r14, Y+17	; 0x11
    c55c:	fa 88       	ldd	r15, Y+18	; 0x12
    c55e:	28 2d       	mov	r18, r8
    c560:	39 2d       	mov	r19, r9
    c562:	4a 2d       	mov	r20, r10
    c564:	5b 2d       	mov	r21, r11
    c566:	6c 2d       	mov	r22, r12
    c568:	7d 2d       	mov	r23, r13
    c56a:	8e 2d       	mov	r24, r14
    c56c:	9f 2d       	mov	r25, r15
    c56e:	02 e0       	ldi	r16, 0x02	; 2
    c570:	0f 94 80 2e 	call	0x25d00	; 0x25d00 <__ashldi3>
    c574:	2b 8b       	std	Y+19, r18	; 0x13
    c576:	3c 8b       	std	Y+20, r19	; 0x14
    c578:	4d 8b       	std	Y+21, r20	; 0x15
    c57a:	5e 8b       	std	Y+22, r21	; 0x16
    c57c:	6f 8b       	std	Y+23, r22	; 0x17
    c57e:	78 8f       	std	Y+24, r23	; 0x18
    c580:	89 8f       	std	Y+25, r24	; 0x19
    c582:	9a 8f       	std	Y+26, r25	; 0x1a
    c584:	28 2d       	mov	r18, r8
    c586:	39 2d       	mov	r19, r9
    c588:	4a 2d       	mov	r20, r10
    c58a:	5b 2d       	mov	r21, r11
    c58c:	6c 2d       	mov	r22, r12
    c58e:	7d 2d       	mov	r23, r13
    c590:	8e 2d       	mov	r24, r14
    c592:	9f 2d       	mov	r25, r15
    c594:	ab 88       	ldd	r10, Y+19	; 0x13
    c596:	bc 88       	ldd	r11, Y+20	; 0x14
    c598:	cd 88       	ldd	r12, Y+21	; 0x15
    c59a:	de 88       	ldd	r13, Y+22	; 0x16
    c59c:	ef 88       	ldd	r14, Y+23	; 0x17
    c59e:	f8 8c       	ldd	r15, Y+24	; 0x18
    c5a0:	09 8d       	ldd	r16, Y+25	; 0x19
    c5a2:	1a 8d       	ldd	r17, Y+26	; 0x1a
    c5a4:	0f 94 b7 2e 	call	0x25d6e	; 0x25d6e <__adddi3>
    c5a8:	82 2e       	mov	r8, r18
    c5aa:	93 2e       	mov	r9, r19
    c5ac:	a4 2e       	mov	r10, r20
    c5ae:	b5 2e       	mov	r11, r21
    c5b0:	c6 2e       	mov	r12, r22
    c5b2:	d7 2e       	mov	r13, r23
    c5b4:	e8 2e       	mov	r14, r24
    c5b6:	f9 2e       	mov	r15, r25
    c5b8:	28 2d       	mov	r18, r8
    c5ba:	39 2d       	mov	r19, r9
    c5bc:	4a 2d       	mov	r20, r10
    c5be:	5b 2d       	mov	r21, r11
    c5c0:	6c 2d       	mov	r22, r12
    c5c2:	7d 2d       	mov	r23, r13
    c5c4:	8e 2d       	mov	r24, r14
    c5c6:	9f 2d       	mov	r25, r15
    c5c8:	02 e0       	ldi	r16, 0x02	; 2
    c5ca:	0f 94 80 2e 	call	0x25d00	; 0x25d00 <__ashldi3>
    c5ce:	2b 8f       	std	Y+27, r18	; 0x1b
    c5d0:	3c 8f       	std	Y+28, r19	; 0x1c
    c5d2:	4d 8f       	std	Y+29, r20	; 0x1d
    c5d4:	5e 8f       	std	Y+30, r21	; 0x1e
    c5d6:	6f 8f       	std	Y+31, r22	; 0x1f
    c5d8:	78 a3       	std	Y+32, r23	; 0x20
    c5da:	89 a3       	std	Y+33, r24	; 0x21
    c5dc:	9a a3       	std	Y+34, r25	; 0x22
    c5de:	28 2d       	mov	r18, r8
    c5e0:	39 2d       	mov	r19, r9
    c5e2:	4a 2d       	mov	r20, r10
    c5e4:	5b 2d       	mov	r21, r11
    c5e6:	6c 2d       	mov	r22, r12
    c5e8:	7d 2d       	mov	r23, r13
    c5ea:	8e 2d       	mov	r24, r14
    c5ec:	9f 2d       	mov	r25, r15
    c5ee:	ab 8c       	ldd	r10, Y+27	; 0x1b
    c5f0:	bc 8c       	ldd	r11, Y+28	; 0x1c
    c5f2:	cd 8c       	ldd	r12, Y+29	; 0x1d
    c5f4:	de 8c       	ldd	r13, Y+30	; 0x1e
    c5f6:	ef 8c       	ldd	r14, Y+31	; 0x1f
    c5f8:	f8 a0       	ldd	r15, Y+32	; 0x20
    c5fa:	09 a1       	ldd	r16, Y+33	; 0x21
    c5fc:	1a a1       	ldd	r17, Y+34	; 0x22
    c5fe:	0f 94 b7 2e 	call	0x25d6e	; 0x25d6e <__adddi3>
    c602:	22 2e       	mov	r2, r18
    c604:	33 2e       	mov	r3, r19
    c606:	44 2e       	mov	r4, r20
    c608:	55 2e       	mov	r5, r21
    c60a:	66 2e       	mov	r6, r22
    c60c:	77 2e       	mov	r7, r23
    c60e:	88 2e       	mov	r8, r24
    c610:	99 2e       	mov	r9, r25
    c612:	0f 2e       	mov	r0, r31
    c614:	f6 e0       	ldi	r31, 0x06	; 6
    c616:	af 2e       	mov	r10, r31
    c618:	f0 2d       	mov	r31, r0
    c61a:	b1 2c       	mov	r11, r1
    c61c:	c1 2c       	mov	r12, r1
    c61e:	d1 2c       	mov	r13, r1
    c620:	e1 2c       	mov	r14, r1
    c622:	f1 2c       	mov	r15, r1
    c624:	00 e0       	ldi	r16, 0x00	; 0
    c626:	10 e0       	ldi	r17, 0x00	; 0
    c628:	22 2d       	mov	r18, r2
    c62a:	33 2d       	mov	r19, r3
    c62c:	44 2d       	mov	r20, r4
    c62e:	55 2d       	mov	r21, r5
    c630:	66 2d       	mov	r22, r6
    c632:	77 2d       	mov	r23, r7
    c634:	88 2d       	mov	r24, r8
    c636:	99 2d       	mov	r25, r9
    c638:	0f 94 e3 2d 	call	0x25bc6	; 0x25bc6 <__udivdi3>
    c63c:	22 2e       	mov	r2, r18
    c63e:	33 2e       	mov	r3, r19
    c640:	44 2e       	mov	r4, r20
    c642:	55 2e       	mov	r5, r21
    c644:	66 2e       	mov	r6, r22
    c646:	77 2e       	mov	r7, r23
    c648:	88 2e       	mov	r8, r24
    c64a:	99 2e       	mov	r9, r25
    c64c:	a2 2c       	mov	r10, r2
    c64e:	b3 2c       	mov	r11, r3
    c650:	c4 2c       	mov	r12, r4
    c652:	d5 2c       	mov	r13, r5
    c654:	e6 2c       	mov	r14, r6
    c656:	f7 2c       	mov	r15, r7
    c658:	08 2d       	mov	r16, r8
    c65a:	19 2d       	mov	r17, r9
    c65c:	2a 2d       	mov	r18, r10
    c65e:	3b 2d       	mov	r19, r11
    c660:	4c 2d       	mov	r20, r12
    c662:	5d 2d       	mov	r21, r13
    c664:	6e 2d       	mov	r22, r14
    c666:	7f 2d       	mov	r23, r15
    c668:	80 2f       	mov	r24, r16
    c66a:	91 2f       	mov	r25, r17
    c66c:	21 5c       	subi	r18, 0xC1	; 193
    c66e:	3d 4b       	sbci	r19, 0xBD	; 189
    c670:	40 4f       	sbci	r20, 0xF0	; 240
    c672:	5f 4f       	sbci	r21, 0xFF	; 255
    c674:	6f 4f       	sbci	r22, 0xFF	; 255
    c676:	7f 4f       	sbci	r23, 0xFF	; 255
    c678:	8f 4f       	sbci	r24, 0xFF	; 255
    c67a:	9f 4f       	sbci	r25, 0xFF	; 255
    c67c:	a2 2e       	mov	r10, r18
    c67e:	b3 2e       	mov	r11, r19
    c680:	c4 2e       	mov	r12, r20
    c682:	d5 2e       	mov	r13, r21
    c684:	e6 2e       	mov	r14, r22
    c686:	f7 2e       	mov	r15, r23
    c688:	08 2f       	mov	r16, r24
    c68a:	19 2f       	mov	r17, r25
    c68c:	2a 2d       	mov	r18, r10
    c68e:	3b 2d       	mov	r19, r11
    c690:	4c 2d       	mov	r20, r12
    c692:	5d 2d       	mov	r21, r13
    c694:	6e 2d       	mov	r22, r14
    c696:	7f 2d       	mov	r23, r15
    c698:	80 2f       	mov	r24, r16
    c69a:	91 2f       	mov	r25, r17
    c69c:	0f 94 24 26 	call	0x24c48	; 0x24c48 <__floatundisf>
    c6a0:	dc 01       	movw	r26, r24
    c6a2:	cb 01       	movw	r24, r22
    c6a4:	20 e0       	ldi	r18, 0x00	; 0
    c6a6:	34 e2       	ldi	r19, 0x24	; 36
    c6a8:	44 e7       	ldi	r20, 0x74	; 116
    c6aa:	59 e4       	ldi	r21, 0x49	; 73
    c6ac:	bc 01       	movw	r22, r24
    c6ae:	cd 01       	movw	r24, r26
    c6b0:	0f 94 14 25 	call	0x24a28	; 0x24a28 <__divsf3>
    c6b4:	dc 01       	movw	r26, r24
    c6b6:	cb 01       	movw	r24, r22
    c6b8:	bc 01       	movw	r22, r24
    c6ba:	cd 01       	movw	r24, r26
    c6bc:	0f 94 81 25 	call	0x24b02	; 0x24b02 <__fixunssfdi>
    c6c0:	a2 2e       	mov	r10, r18
    c6c2:	b3 2e       	mov	r11, r19
    c6c4:	c4 2e       	mov	r12, r20
    c6c6:	d5 2e       	mov	r13, r21
    c6c8:	e6 2e       	mov	r14, r22
    c6ca:	f7 2e       	mov	r15, r23
    c6cc:	08 2f       	mov	r16, r24
    c6ce:	19 2f       	mov	r17, r25
    c6d0:	d6 01       	movw	r26, r12
    c6d2:	c5 01       	movw	r24, r10
    c6d4:	bc 01       	movw	r22, r24
    c6d6:	cd 01       	movw	r24, r26
    c6d8:	74 db       	rcall	.-2328   	; 0xbdc2 <__portable_avr_delay_cycles>
    c6da:	89 81       	ldd	r24, Y+1	; 0x01
    c6dc:	81 50       	subi	r24, 0x01	; 1
    c6de:	89 83       	std	Y+1, r24	; 0x01
    c6e0:	89 81       	ldd	r24, Y+1	; 0x01
    c6e2:	88 23       	and	r24, r24
    c6e4:	a1 f4       	brne	.+40     	; 0xc70e <twi2_waitUntilReady+0x3c8>
    c6e6:	8a 81       	ldd	r24, Y+2	; 0x02
    c6e8:	89 83       	std	Y+1, r24	; 0x01
    c6ea:	0e 94 31 f4 	call	0x1e862	; 0x1e862 <tcc1_get_time>
    c6ee:	9b 01       	movw	r18, r22
    c6f0:	ac 01       	movw	r20, r24
    c6f2:	8b 81       	ldd	r24, Y+3	; 0x03
    c6f4:	9c 81       	ldd	r25, Y+4	; 0x04
    c6f6:	ad 81       	ldd	r26, Y+5	; 0x05
    c6f8:	be 81       	ldd	r27, Y+6	; 0x06
    c6fa:	28 17       	cp	r18, r24
    c6fc:	39 07       	cpc	r19, r25
    c6fe:	4a 07       	cpc	r20, r26
    c700:	5b 07       	cpc	r21, r27
    c702:	28 f0       	brcs	.+10     	; 0xc70e <twi2_waitUntilReady+0x3c8>
    c704:	81 e0       	ldi	r24, 0x01	; 1
    c706:	80 93 51 24 	sts	0x2451, r24	; 0x802451 <s_LCD_offline.8126>
    c70a:	80 e0       	ldi	r24, 0x00	; 0
    c70c:	0d c0       	rjmp	.+26     	; 0xc728 <twi2_waitUntilReady+0x3e2>
    c70e:	8f 81       	ldd	r24, Y+7	; 0x07
    c710:	88 23       	and	r24, r24
    c712:	09 f0       	breq	.+2      	; 0xc716 <twi2_waitUntilReady+0x3d0>
    c714:	69 ce       	rjmp	.-814    	; 0xc3e8 <twi2_waitUntilReady+0xa2>
    c716:	88 85       	ldd	r24, Y+8	; 0x08
    c718:	88 23       	and	r24, r24
    c71a:	09 f4       	brne	.+2      	; 0xc71e <twi2_waitUntilReady+0x3d8>
    c71c:	65 ce       	rjmp	.-822    	; 0xc3e8 <twi2_waitUntilReady+0xa2>
    c71e:	89 85       	ldd	r24, Y+9	; 0x09
    c720:	88 23       	and	r24, r24
    c722:	09 f0       	breq	.+2      	; 0xc726 <twi2_waitUntilReady+0x3e0>
    c724:	61 ce       	rjmp	.-830    	; 0xc3e8 <twi2_waitUntilReady+0xa2>
    c726:	81 e0       	ldi	r24, 0x01	; 1
    c728:	a2 96       	adiw	r28, 0x22	; 34
    c72a:	cd bf       	out	0x3d, r28	; 61
    c72c:	de bf       	out	0x3e, r29	; 62
    c72e:	df 91       	pop	r29
    c730:	cf 91       	pop	r28
    c732:	1f 91       	pop	r17
    c734:	0f 91       	pop	r16
    c736:	ff 90       	pop	r15
    c738:	ef 90       	pop	r14
    c73a:	df 90       	pop	r13
    c73c:	cf 90       	pop	r12
    c73e:	bf 90       	pop	r11
    c740:	af 90       	pop	r10
    c742:	9f 90       	pop	r9
    c744:	8f 90       	pop	r8
    c746:	7f 90       	pop	r7
    c748:	6f 90       	pop	r6
    c74a:	5f 90       	pop	r5
    c74c:	4f 90       	pop	r4
    c74e:	3f 90       	pop	r3
    c750:	2f 90       	pop	r2
    c752:	08 95       	ret

0000c754 <twi2_set_leds>:
    c754:	2f 92       	push	r2
    c756:	3f 92       	push	r3
    c758:	4f 92       	push	r4
    c75a:	5f 92       	push	r5
    c75c:	6f 92       	push	r6
    c75e:	7f 92       	push	r7
    c760:	8f 92       	push	r8
    c762:	9f 92       	push	r9
    c764:	af 92       	push	r10
    c766:	bf 92       	push	r11
    c768:	cf 92       	push	r12
    c76a:	df 92       	push	r13
    c76c:	ef 92       	push	r14
    c76e:	ff 92       	push	r15
    c770:	0f 93       	push	r16
    c772:	1f 93       	push	r17
    c774:	cf 93       	push	r28
    c776:	df 93       	push	r29
    c778:	1f 92       	push	r1
    c77a:	cd b7       	in	r28, 0x3d	; 61
    c77c:	de b7       	in	r29, 0x3e	; 62
    c77e:	89 83       	std	Y+1, r24	; 0x01
    c780:	80 e0       	ldi	r24, 0x00	; 0
    c782:	e1 dd       	rcall	.-1086   	; 0xc346 <twi2_waitUntilReady>
    c784:	88 23       	and	r24, r24
    c786:	09 f4       	brne	.+2      	; 0xc78a <twi2_set_leds+0x36>
    c788:	7e c0       	rjmp	.+252    	; 0xc886 <twi2_set_leds+0x132>
    c78a:	80 e7       	ldi	r24, 0x70	; 112
    c78c:	80 93 2f 20 	sts	0x202F, r24	; 0x80202f <g_twi2_packet+0x1>
    c790:	89 81       	ldd	r24, Y+1	; 0x01
    c792:	83 70       	andi	r24, 0x03	; 3
    c794:	80 93 8b 2c 	sts	0x2C8B, r24	; 0x802c8b <g_twi2_m_data>
    c798:	81 e0       	ldi	r24, 0x01	; 1
    c79a:	90 e0       	ldi	r25, 0x00	; 0
    c79c:	80 93 36 20 	sts	0x2036, r24	; 0x802036 <g_twi2_packet+0x8>
    c7a0:	90 93 37 20 	sts	0x2037, r25	; 0x802037 <g_twi2_packet+0x9>
    c7a4:	6e e2       	ldi	r22, 0x2E	; 46
    c7a6:	70 e2       	ldi	r23, 0x20	; 32
    c7a8:	80 e8       	ldi	r24, 0x80	; 128
    c7aa:	94 e0       	ldi	r25, 0x04	; 4
    c7ac:	2d db       	rcall	.-2470   	; 0xbe08 <twi_master_write>
    c7ae:	c9 d9       	rcall	.-3182   	; 0xbb42 <sysclk_get_cpu_hz>
    c7b0:	dc 01       	movw	r26, r24
    c7b2:	cb 01       	movw	r24, r22
    c7b4:	1c 01       	movw	r2, r24
    c7b6:	2d 01       	movw	r4, r26
    c7b8:	61 2c       	mov	r6, r1
    c7ba:	71 2c       	mov	r7, r1
    c7bc:	43 01       	movw	r8, r6
    c7be:	0f 2e       	mov	r0, r31
    c7c0:	f6 e0       	ldi	r31, 0x06	; 6
    c7c2:	af 2e       	mov	r10, r31
    c7c4:	f0 2d       	mov	r31, r0
    c7c6:	b1 2c       	mov	r11, r1
    c7c8:	c1 2c       	mov	r12, r1
    c7ca:	d1 2c       	mov	r13, r1
    c7cc:	e1 2c       	mov	r14, r1
    c7ce:	f1 2c       	mov	r15, r1
    c7d0:	00 e0       	ldi	r16, 0x00	; 0
    c7d2:	10 e0       	ldi	r17, 0x00	; 0
    c7d4:	22 2d       	mov	r18, r2
    c7d6:	33 2d       	mov	r19, r3
    c7d8:	44 2d       	mov	r20, r4
    c7da:	55 2d       	mov	r21, r5
    c7dc:	66 2d       	mov	r22, r6
    c7de:	77 2d       	mov	r23, r7
    c7e0:	88 2d       	mov	r24, r8
    c7e2:	99 2d       	mov	r25, r9
    c7e4:	0f 94 e3 2d 	call	0x25bc6	; 0x25bc6 <__udivdi3>
    c7e8:	22 2e       	mov	r2, r18
    c7ea:	33 2e       	mov	r3, r19
    c7ec:	44 2e       	mov	r4, r20
    c7ee:	55 2e       	mov	r5, r21
    c7f0:	66 2e       	mov	r6, r22
    c7f2:	77 2e       	mov	r7, r23
    c7f4:	88 2e       	mov	r8, r24
    c7f6:	99 2e       	mov	r9, r25
    c7f8:	a2 2c       	mov	r10, r2
    c7fa:	b3 2c       	mov	r11, r3
    c7fc:	c4 2c       	mov	r12, r4
    c7fe:	d5 2c       	mov	r13, r5
    c800:	e6 2c       	mov	r14, r6
    c802:	f7 2c       	mov	r15, r7
    c804:	08 2d       	mov	r16, r8
    c806:	19 2d       	mov	r17, r9
    c808:	2a 2d       	mov	r18, r10
    c80a:	3b 2d       	mov	r19, r11
    c80c:	4c 2d       	mov	r20, r12
    c80e:	5d 2d       	mov	r21, r13
    c810:	6e 2d       	mov	r22, r14
    c812:	7f 2d       	mov	r23, r15
    c814:	80 2f       	mov	r24, r16
    c816:	91 2f       	mov	r25, r17
    c818:	21 5c       	subi	r18, 0xC1	; 193
    c81a:	3d 4b       	sbci	r19, 0xBD	; 189
    c81c:	40 4f       	sbci	r20, 0xF0	; 240
    c81e:	5f 4f       	sbci	r21, 0xFF	; 255
    c820:	6f 4f       	sbci	r22, 0xFF	; 255
    c822:	7f 4f       	sbci	r23, 0xFF	; 255
    c824:	8f 4f       	sbci	r24, 0xFF	; 255
    c826:	9f 4f       	sbci	r25, 0xFF	; 255
    c828:	a2 2e       	mov	r10, r18
    c82a:	b3 2e       	mov	r11, r19
    c82c:	c4 2e       	mov	r12, r20
    c82e:	d5 2e       	mov	r13, r21
    c830:	e6 2e       	mov	r14, r22
    c832:	f7 2e       	mov	r15, r23
    c834:	08 2f       	mov	r16, r24
    c836:	19 2f       	mov	r17, r25
    c838:	2a 2d       	mov	r18, r10
    c83a:	3b 2d       	mov	r19, r11
    c83c:	4c 2d       	mov	r20, r12
    c83e:	5d 2d       	mov	r21, r13
    c840:	6e 2d       	mov	r22, r14
    c842:	7f 2d       	mov	r23, r15
    c844:	80 2f       	mov	r24, r16
    c846:	91 2f       	mov	r25, r17
    c848:	0f 94 24 26 	call	0x24c48	; 0x24c48 <__floatundisf>
    c84c:	dc 01       	movw	r26, r24
    c84e:	cb 01       	movw	r24, r22
    c850:	20 e0       	ldi	r18, 0x00	; 0
    c852:	34 e2       	ldi	r19, 0x24	; 36
    c854:	44 e7       	ldi	r20, 0x74	; 116
    c856:	59 e4       	ldi	r21, 0x49	; 73
    c858:	bc 01       	movw	r22, r24
    c85a:	cd 01       	movw	r24, r26
    c85c:	0f 94 14 25 	call	0x24a28	; 0x24a28 <__divsf3>
    c860:	dc 01       	movw	r26, r24
    c862:	cb 01       	movw	r24, r22
    c864:	bc 01       	movw	r22, r24
    c866:	cd 01       	movw	r24, r26
    c868:	0f 94 81 25 	call	0x24b02	; 0x24b02 <__fixunssfdi>
    c86c:	a2 2e       	mov	r10, r18
    c86e:	b3 2e       	mov	r11, r19
    c870:	c4 2e       	mov	r12, r20
    c872:	d5 2e       	mov	r13, r21
    c874:	e6 2e       	mov	r14, r22
    c876:	f7 2e       	mov	r15, r23
    c878:	08 2f       	mov	r16, r24
    c87a:	19 2f       	mov	r17, r25
    c87c:	d6 01       	movw	r26, r12
    c87e:	c5 01       	movw	r24, r10
    c880:	bc 01       	movw	r22, r24
    c882:	cd 01       	movw	r24, r26
    c884:	9e da       	rcall	.-2756   	; 0xbdc2 <__portable_avr_delay_cycles>
    c886:	00 00       	nop
    c888:	0f 90       	pop	r0
    c88a:	df 91       	pop	r29
    c88c:	cf 91       	pop	r28
    c88e:	1f 91       	pop	r17
    c890:	0f 91       	pop	r16
    c892:	ff 90       	pop	r15
    c894:	ef 90       	pop	r14
    c896:	df 90       	pop	r13
    c898:	cf 90       	pop	r12
    c89a:	bf 90       	pop	r11
    c89c:	af 90       	pop	r10
    c89e:	9f 90       	pop	r9
    c8a0:	8f 90       	pop	r8
    c8a2:	7f 90       	pop	r7
    c8a4:	6f 90       	pop	r6
    c8a6:	5f 90       	pop	r5
    c8a8:	4f 90       	pop	r4
    c8aa:	3f 90       	pop	r3
    c8ac:	2f 90       	pop	r2
    c8ae:	08 95       	ret

0000c8b0 <twi2_set_ledbl>:
    c8b0:	2f 92       	push	r2
    c8b2:	3f 92       	push	r3
    c8b4:	4f 92       	push	r4
    c8b6:	5f 92       	push	r5
    c8b8:	6f 92       	push	r6
    c8ba:	7f 92       	push	r7
    c8bc:	8f 92       	push	r8
    c8be:	9f 92       	push	r9
    c8c0:	af 92       	push	r10
    c8c2:	bf 92       	push	r11
    c8c4:	cf 92       	push	r12
    c8c6:	df 92       	push	r13
    c8c8:	ef 92       	push	r14
    c8ca:	ff 92       	push	r15
    c8cc:	0f 93       	push	r16
    c8ce:	1f 93       	push	r17
    c8d0:	cf 93       	push	r28
    c8d2:	df 93       	push	r29
    c8d4:	1f 92       	push	r1
    c8d6:	1f 92       	push	r1
    c8d8:	cd b7       	in	r28, 0x3d	; 61
    c8da:	de b7       	in	r29, 0x3e	; 62
    c8dc:	89 83       	std	Y+1, r24	; 0x01
    c8de:	6a 83       	std	Y+2, r22	; 0x02
    c8e0:	80 e0       	ldi	r24, 0x00	; 0
    c8e2:	31 dd       	rcall	.-1438   	; 0xc346 <twi2_waitUntilReady>
    c8e4:	88 23       	and	r24, r24
    c8e6:	09 f4       	brne	.+2      	; 0xc8ea <twi2_set_ledbl+0x3a>
    c8e8:	80 c0       	rjmp	.+256    	; 0xc9ea <twi2_set_ledbl+0x13a>
    c8ea:	84 e7       	ldi	r24, 0x74	; 116
    c8ec:	80 93 2f 20 	sts	0x202F, r24	; 0x80202f <g_twi2_packet+0x1>
    c8f0:	89 81       	ldd	r24, Y+1	; 0x01
    c8f2:	80 93 8b 2c 	sts	0x2C8B, r24	; 0x802c8b <g_twi2_m_data>
    c8f6:	8a 81       	ldd	r24, Y+2	; 0x02
    c8f8:	80 93 8c 2c 	sts	0x2C8C, r24	; 0x802c8c <g_twi2_m_data+0x1>
    c8fc:	82 e0       	ldi	r24, 0x02	; 2
    c8fe:	90 e0       	ldi	r25, 0x00	; 0
    c900:	80 93 36 20 	sts	0x2036, r24	; 0x802036 <g_twi2_packet+0x8>
    c904:	90 93 37 20 	sts	0x2037, r25	; 0x802037 <g_twi2_packet+0x9>
    c908:	6e e2       	ldi	r22, 0x2E	; 46
    c90a:	70 e2       	ldi	r23, 0x20	; 32
    c90c:	80 e8       	ldi	r24, 0x80	; 128
    c90e:	94 e0       	ldi	r25, 0x04	; 4
    c910:	7b da       	rcall	.-2826   	; 0xbe08 <twi_master_write>
    c912:	17 d9       	rcall	.-3538   	; 0xbb42 <sysclk_get_cpu_hz>
    c914:	dc 01       	movw	r26, r24
    c916:	cb 01       	movw	r24, r22
    c918:	1c 01       	movw	r2, r24
    c91a:	2d 01       	movw	r4, r26
    c91c:	61 2c       	mov	r6, r1
    c91e:	71 2c       	mov	r7, r1
    c920:	43 01       	movw	r8, r6
    c922:	0f 2e       	mov	r0, r31
    c924:	f6 e0       	ldi	r31, 0x06	; 6
    c926:	af 2e       	mov	r10, r31
    c928:	f0 2d       	mov	r31, r0
    c92a:	b1 2c       	mov	r11, r1
    c92c:	c1 2c       	mov	r12, r1
    c92e:	d1 2c       	mov	r13, r1
    c930:	e1 2c       	mov	r14, r1
    c932:	f1 2c       	mov	r15, r1
    c934:	00 e0       	ldi	r16, 0x00	; 0
    c936:	10 e0       	ldi	r17, 0x00	; 0
    c938:	22 2d       	mov	r18, r2
    c93a:	33 2d       	mov	r19, r3
    c93c:	44 2d       	mov	r20, r4
    c93e:	55 2d       	mov	r21, r5
    c940:	66 2d       	mov	r22, r6
    c942:	77 2d       	mov	r23, r7
    c944:	88 2d       	mov	r24, r8
    c946:	99 2d       	mov	r25, r9
    c948:	0f 94 e3 2d 	call	0x25bc6	; 0x25bc6 <__udivdi3>
    c94c:	22 2e       	mov	r2, r18
    c94e:	33 2e       	mov	r3, r19
    c950:	44 2e       	mov	r4, r20
    c952:	55 2e       	mov	r5, r21
    c954:	66 2e       	mov	r6, r22
    c956:	77 2e       	mov	r7, r23
    c958:	88 2e       	mov	r8, r24
    c95a:	99 2e       	mov	r9, r25
    c95c:	a2 2c       	mov	r10, r2
    c95e:	b3 2c       	mov	r11, r3
    c960:	c4 2c       	mov	r12, r4
    c962:	d5 2c       	mov	r13, r5
    c964:	e6 2c       	mov	r14, r6
    c966:	f7 2c       	mov	r15, r7
    c968:	08 2d       	mov	r16, r8
    c96a:	19 2d       	mov	r17, r9
    c96c:	2a 2d       	mov	r18, r10
    c96e:	3b 2d       	mov	r19, r11
    c970:	4c 2d       	mov	r20, r12
    c972:	5d 2d       	mov	r21, r13
    c974:	6e 2d       	mov	r22, r14
    c976:	7f 2d       	mov	r23, r15
    c978:	80 2f       	mov	r24, r16
    c97a:	91 2f       	mov	r25, r17
    c97c:	21 5c       	subi	r18, 0xC1	; 193
    c97e:	3d 4b       	sbci	r19, 0xBD	; 189
    c980:	40 4f       	sbci	r20, 0xF0	; 240
    c982:	5f 4f       	sbci	r21, 0xFF	; 255
    c984:	6f 4f       	sbci	r22, 0xFF	; 255
    c986:	7f 4f       	sbci	r23, 0xFF	; 255
    c988:	8f 4f       	sbci	r24, 0xFF	; 255
    c98a:	9f 4f       	sbci	r25, 0xFF	; 255
    c98c:	a2 2e       	mov	r10, r18
    c98e:	b3 2e       	mov	r11, r19
    c990:	c4 2e       	mov	r12, r20
    c992:	d5 2e       	mov	r13, r21
    c994:	e6 2e       	mov	r14, r22
    c996:	f7 2e       	mov	r15, r23
    c998:	08 2f       	mov	r16, r24
    c99a:	19 2f       	mov	r17, r25
    c99c:	2a 2d       	mov	r18, r10
    c99e:	3b 2d       	mov	r19, r11
    c9a0:	4c 2d       	mov	r20, r12
    c9a2:	5d 2d       	mov	r21, r13
    c9a4:	6e 2d       	mov	r22, r14
    c9a6:	7f 2d       	mov	r23, r15
    c9a8:	80 2f       	mov	r24, r16
    c9aa:	91 2f       	mov	r25, r17
    c9ac:	0f 94 24 26 	call	0x24c48	; 0x24c48 <__floatundisf>
    c9b0:	dc 01       	movw	r26, r24
    c9b2:	cb 01       	movw	r24, r22
    c9b4:	20 e0       	ldi	r18, 0x00	; 0
    c9b6:	34 e2       	ldi	r19, 0x24	; 36
    c9b8:	44 e7       	ldi	r20, 0x74	; 116
    c9ba:	59 e4       	ldi	r21, 0x49	; 73
    c9bc:	bc 01       	movw	r22, r24
    c9be:	cd 01       	movw	r24, r26
    c9c0:	0f 94 14 25 	call	0x24a28	; 0x24a28 <__divsf3>
    c9c4:	dc 01       	movw	r26, r24
    c9c6:	cb 01       	movw	r24, r22
    c9c8:	bc 01       	movw	r22, r24
    c9ca:	cd 01       	movw	r24, r26
    c9cc:	0f 94 81 25 	call	0x24b02	; 0x24b02 <__fixunssfdi>
    c9d0:	a2 2e       	mov	r10, r18
    c9d2:	b3 2e       	mov	r11, r19
    c9d4:	c4 2e       	mov	r12, r20
    c9d6:	d5 2e       	mov	r13, r21
    c9d8:	e6 2e       	mov	r14, r22
    c9da:	f7 2e       	mov	r15, r23
    c9dc:	08 2f       	mov	r16, r24
    c9de:	19 2f       	mov	r17, r25
    c9e0:	d6 01       	movw	r26, r12
    c9e2:	c5 01       	movw	r24, r10
    c9e4:	bc 01       	movw	r22, r24
    c9e6:	cd 01       	movw	r24, r26
    c9e8:	ec d9       	rcall	.-3112   	; 0xbdc2 <__portable_avr_delay_cycles>
    c9ea:	00 00       	nop
    c9ec:	0f 90       	pop	r0
    c9ee:	0f 90       	pop	r0
    c9f0:	df 91       	pop	r29
    c9f2:	cf 91       	pop	r28
    c9f4:	1f 91       	pop	r17
    c9f6:	0f 91       	pop	r16
    c9f8:	ff 90       	pop	r15
    c9fa:	ef 90       	pop	r14
    c9fc:	df 90       	pop	r13
    c9fe:	cf 90       	pop	r12
    ca00:	bf 90       	pop	r11
    ca02:	af 90       	pop	r10
    ca04:	9f 90       	pop	r9
    ca06:	8f 90       	pop	r8
    ca08:	7f 90       	pop	r7
    ca0a:	6f 90       	pop	r6
    ca0c:	5f 90       	pop	r5
    ca0e:	4f 90       	pop	r4
    ca10:	3f 90       	pop	r3
    ca12:	2f 90       	pop	r2
    ca14:	08 95       	ret

0000ca16 <twi2_set_bias>:
    ca16:	2f 92       	push	r2
    ca18:	3f 92       	push	r3
    ca1a:	4f 92       	push	r4
    ca1c:	5f 92       	push	r5
    ca1e:	6f 92       	push	r6
    ca20:	7f 92       	push	r7
    ca22:	8f 92       	push	r8
    ca24:	9f 92       	push	r9
    ca26:	af 92       	push	r10
    ca28:	bf 92       	push	r11
    ca2a:	cf 92       	push	r12
    ca2c:	df 92       	push	r13
    ca2e:	ef 92       	push	r14
    ca30:	ff 92       	push	r15
    ca32:	0f 93       	push	r16
    ca34:	1f 93       	push	r17
    ca36:	cf 93       	push	r28
    ca38:	df 93       	push	r29
    ca3a:	1f 92       	push	r1
    ca3c:	cd b7       	in	r28, 0x3d	; 61
    ca3e:	de b7       	in	r29, 0x3e	; 62
    ca40:	89 83       	std	Y+1, r24	; 0x01
    ca42:	80 e0       	ldi	r24, 0x00	; 0
    ca44:	80 dc       	rcall	.-1792   	; 0xc346 <twi2_waitUntilReady>
    ca46:	88 23       	and	r24, r24
    ca48:	09 f4       	brne	.+2      	; 0xca4c <twi2_set_bias+0x36>
    ca4a:	7d c0       	rjmp	.+250    	; 0xcb46 <twi2_set_bias+0x130>
    ca4c:	85 e7       	ldi	r24, 0x75	; 117
    ca4e:	80 93 2f 20 	sts	0x202F, r24	; 0x80202f <g_twi2_packet+0x1>
    ca52:	89 81       	ldd	r24, Y+1	; 0x01
    ca54:	80 93 8b 2c 	sts	0x2C8B, r24	; 0x802c8b <g_twi2_m_data>
    ca58:	81 e0       	ldi	r24, 0x01	; 1
    ca5a:	90 e0       	ldi	r25, 0x00	; 0
    ca5c:	80 93 36 20 	sts	0x2036, r24	; 0x802036 <g_twi2_packet+0x8>
    ca60:	90 93 37 20 	sts	0x2037, r25	; 0x802037 <g_twi2_packet+0x9>
    ca64:	6e e2       	ldi	r22, 0x2E	; 46
    ca66:	70 e2       	ldi	r23, 0x20	; 32
    ca68:	80 e8       	ldi	r24, 0x80	; 128
    ca6a:	94 e0       	ldi	r25, 0x04	; 4
    ca6c:	cd d9       	rcall	.-3174   	; 0xbe08 <twi_master_write>
    ca6e:	69 d8       	rcall	.-3886   	; 0xbb42 <sysclk_get_cpu_hz>
    ca70:	dc 01       	movw	r26, r24
    ca72:	cb 01       	movw	r24, r22
    ca74:	1c 01       	movw	r2, r24
    ca76:	2d 01       	movw	r4, r26
    ca78:	61 2c       	mov	r6, r1
    ca7a:	71 2c       	mov	r7, r1
    ca7c:	43 01       	movw	r8, r6
    ca7e:	0f 2e       	mov	r0, r31
    ca80:	f6 e0       	ldi	r31, 0x06	; 6
    ca82:	af 2e       	mov	r10, r31
    ca84:	f0 2d       	mov	r31, r0
    ca86:	b1 2c       	mov	r11, r1
    ca88:	c1 2c       	mov	r12, r1
    ca8a:	d1 2c       	mov	r13, r1
    ca8c:	e1 2c       	mov	r14, r1
    ca8e:	f1 2c       	mov	r15, r1
    ca90:	00 e0       	ldi	r16, 0x00	; 0
    ca92:	10 e0       	ldi	r17, 0x00	; 0
    ca94:	22 2d       	mov	r18, r2
    ca96:	33 2d       	mov	r19, r3
    ca98:	44 2d       	mov	r20, r4
    ca9a:	55 2d       	mov	r21, r5
    ca9c:	66 2d       	mov	r22, r6
    ca9e:	77 2d       	mov	r23, r7
    caa0:	88 2d       	mov	r24, r8
    caa2:	99 2d       	mov	r25, r9
    caa4:	0f 94 e3 2d 	call	0x25bc6	; 0x25bc6 <__udivdi3>
    caa8:	22 2e       	mov	r2, r18
    caaa:	33 2e       	mov	r3, r19
    caac:	44 2e       	mov	r4, r20
    caae:	55 2e       	mov	r5, r21
    cab0:	66 2e       	mov	r6, r22
    cab2:	77 2e       	mov	r7, r23
    cab4:	88 2e       	mov	r8, r24
    cab6:	99 2e       	mov	r9, r25
    cab8:	a2 2c       	mov	r10, r2
    caba:	b3 2c       	mov	r11, r3
    cabc:	c4 2c       	mov	r12, r4
    cabe:	d5 2c       	mov	r13, r5
    cac0:	e6 2c       	mov	r14, r6
    cac2:	f7 2c       	mov	r15, r7
    cac4:	08 2d       	mov	r16, r8
    cac6:	19 2d       	mov	r17, r9
    cac8:	2a 2d       	mov	r18, r10
    caca:	3b 2d       	mov	r19, r11
    cacc:	4c 2d       	mov	r20, r12
    cace:	5d 2d       	mov	r21, r13
    cad0:	6e 2d       	mov	r22, r14
    cad2:	7f 2d       	mov	r23, r15
    cad4:	80 2f       	mov	r24, r16
    cad6:	91 2f       	mov	r25, r17
    cad8:	21 5c       	subi	r18, 0xC1	; 193
    cada:	3d 4b       	sbci	r19, 0xBD	; 189
    cadc:	40 4f       	sbci	r20, 0xF0	; 240
    cade:	5f 4f       	sbci	r21, 0xFF	; 255
    cae0:	6f 4f       	sbci	r22, 0xFF	; 255
    cae2:	7f 4f       	sbci	r23, 0xFF	; 255
    cae4:	8f 4f       	sbci	r24, 0xFF	; 255
    cae6:	9f 4f       	sbci	r25, 0xFF	; 255
    cae8:	a2 2e       	mov	r10, r18
    caea:	b3 2e       	mov	r11, r19
    caec:	c4 2e       	mov	r12, r20
    caee:	d5 2e       	mov	r13, r21
    caf0:	e6 2e       	mov	r14, r22
    caf2:	f7 2e       	mov	r15, r23
    caf4:	08 2f       	mov	r16, r24
    caf6:	19 2f       	mov	r17, r25
    caf8:	2a 2d       	mov	r18, r10
    cafa:	3b 2d       	mov	r19, r11
    cafc:	4c 2d       	mov	r20, r12
    cafe:	5d 2d       	mov	r21, r13
    cb00:	6e 2d       	mov	r22, r14
    cb02:	7f 2d       	mov	r23, r15
    cb04:	80 2f       	mov	r24, r16
    cb06:	91 2f       	mov	r25, r17
    cb08:	0f 94 24 26 	call	0x24c48	; 0x24c48 <__floatundisf>
    cb0c:	dc 01       	movw	r26, r24
    cb0e:	cb 01       	movw	r24, r22
    cb10:	20 e0       	ldi	r18, 0x00	; 0
    cb12:	34 e2       	ldi	r19, 0x24	; 36
    cb14:	44 e7       	ldi	r20, 0x74	; 116
    cb16:	59 e4       	ldi	r21, 0x49	; 73
    cb18:	bc 01       	movw	r22, r24
    cb1a:	cd 01       	movw	r24, r26
    cb1c:	0f 94 14 25 	call	0x24a28	; 0x24a28 <__divsf3>
    cb20:	dc 01       	movw	r26, r24
    cb22:	cb 01       	movw	r24, r22
    cb24:	bc 01       	movw	r22, r24
    cb26:	cd 01       	movw	r24, r26
    cb28:	0f 94 81 25 	call	0x24b02	; 0x24b02 <__fixunssfdi>
    cb2c:	a2 2e       	mov	r10, r18
    cb2e:	b3 2e       	mov	r11, r19
    cb30:	c4 2e       	mov	r12, r20
    cb32:	d5 2e       	mov	r13, r21
    cb34:	e6 2e       	mov	r14, r22
    cb36:	f7 2e       	mov	r15, r23
    cb38:	08 2f       	mov	r16, r24
    cb3a:	19 2f       	mov	r17, r25
    cb3c:	d6 01       	movw	r26, r12
    cb3e:	c5 01       	movw	r24, r10
    cb40:	bc 01       	movw	r22, r24
    cb42:	cd 01       	movw	r24, r26
    cb44:	3e d9       	rcall	.-3460   	; 0xbdc2 <__portable_avr_delay_cycles>
    cb46:	00 00       	nop
    cb48:	0f 90       	pop	r0
    cb4a:	df 91       	pop	r29
    cb4c:	cf 91       	pop	r28
    cb4e:	1f 91       	pop	r17
    cb50:	0f 91       	pop	r16
    cb52:	ff 90       	pop	r15
    cb54:	ef 90       	pop	r14
    cb56:	df 90       	pop	r13
    cb58:	cf 90       	pop	r12
    cb5a:	bf 90       	pop	r11
    cb5c:	af 90       	pop	r10
    cb5e:	9f 90       	pop	r9
    cb60:	8f 90       	pop	r8
    cb62:	7f 90       	pop	r7
    cb64:	6f 90       	pop	r6
    cb66:	5f 90       	pop	r5
    cb68:	4f 90       	pop	r4
    cb6a:	3f 90       	pop	r3
    cb6c:	2f 90       	pop	r2
    cb6e:	08 95       	ret

0000cb70 <twi2_set_beep>:
    cb70:	2f 92       	push	r2
    cb72:	3f 92       	push	r3
    cb74:	4f 92       	push	r4
    cb76:	5f 92       	push	r5
    cb78:	6f 92       	push	r6
    cb7a:	7f 92       	push	r7
    cb7c:	8f 92       	push	r8
    cb7e:	9f 92       	push	r9
    cb80:	af 92       	push	r10
    cb82:	bf 92       	push	r11
    cb84:	cf 92       	push	r12
    cb86:	df 92       	push	r13
    cb88:	ef 92       	push	r14
    cb8a:	ff 92       	push	r15
    cb8c:	0f 93       	push	r16
    cb8e:	1f 93       	push	r17
    cb90:	cf 93       	push	r28
    cb92:	df 93       	push	r29
    cb94:	1f 92       	push	r1
    cb96:	1f 92       	push	r1
    cb98:	cd b7       	in	r28, 0x3d	; 61
    cb9a:	de b7       	in	r29, 0x3e	; 62
    cb9c:	89 83       	std	Y+1, r24	; 0x01
    cb9e:	6a 83       	std	Y+2, r22	; 0x02
    cba0:	80 e0       	ldi	r24, 0x00	; 0
    cba2:	d1 db       	rcall	.-2142   	; 0xc346 <twi2_waitUntilReady>
    cba4:	88 23       	and	r24, r24
    cba6:	09 f4       	brne	.+2      	; 0xcbaa <twi2_set_beep+0x3a>
    cba8:	81 c0       	rjmp	.+258    	; 0xccac <twi2_set_beep+0x13c>
    cbaa:	81 e7       	ldi	r24, 0x71	; 113
    cbac:	80 93 2f 20 	sts	0x202F, r24	; 0x80202f <g_twi2_packet+0x1>
    cbb0:	8a 81       	ldd	r24, Y+2	; 0x02
    cbb2:	80 93 8b 2c 	sts	0x2C8B, r24	; 0x802c8b <g_twi2_m_data>
    cbb6:	89 81       	ldd	r24, Y+1	; 0x01
    cbb8:	80 93 8c 2c 	sts	0x2C8C, r24	; 0x802c8c <g_twi2_m_data+0x1>
    cbbc:	82 e0       	ldi	r24, 0x02	; 2
    cbbe:	90 e0       	ldi	r25, 0x00	; 0
    cbc0:	80 93 36 20 	sts	0x2036, r24	; 0x802036 <g_twi2_packet+0x8>
    cbc4:	90 93 37 20 	sts	0x2037, r25	; 0x802037 <g_twi2_packet+0x9>
    cbc8:	6e e2       	ldi	r22, 0x2E	; 46
    cbca:	70 e2       	ldi	r23, 0x20	; 32
    cbcc:	80 e8       	ldi	r24, 0x80	; 128
    cbce:	94 e0       	ldi	r25, 0x04	; 4
    cbd0:	1b d9       	rcall	.-3530   	; 0xbe08 <twi_master_write>
    cbd2:	0e 94 a1 5d 	call	0xbb42	; 0xbb42 <sysclk_get_cpu_hz>
    cbd6:	dc 01       	movw	r26, r24
    cbd8:	cb 01       	movw	r24, r22
    cbda:	1c 01       	movw	r2, r24
    cbdc:	2d 01       	movw	r4, r26
    cbde:	61 2c       	mov	r6, r1
    cbe0:	71 2c       	mov	r7, r1
    cbe2:	43 01       	movw	r8, r6
    cbe4:	0f 2e       	mov	r0, r31
    cbe6:	f6 e0       	ldi	r31, 0x06	; 6
    cbe8:	af 2e       	mov	r10, r31
    cbea:	f0 2d       	mov	r31, r0
    cbec:	b1 2c       	mov	r11, r1
    cbee:	c1 2c       	mov	r12, r1
    cbf0:	d1 2c       	mov	r13, r1
    cbf2:	e1 2c       	mov	r14, r1
    cbf4:	f1 2c       	mov	r15, r1
    cbf6:	00 e0       	ldi	r16, 0x00	; 0
    cbf8:	10 e0       	ldi	r17, 0x00	; 0
    cbfa:	22 2d       	mov	r18, r2
    cbfc:	33 2d       	mov	r19, r3
    cbfe:	44 2d       	mov	r20, r4
    cc00:	55 2d       	mov	r21, r5
    cc02:	66 2d       	mov	r22, r6
    cc04:	77 2d       	mov	r23, r7
    cc06:	88 2d       	mov	r24, r8
    cc08:	99 2d       	mov	r25, r9
    cc0a:	0f 94 e3 2d 	call	0x25bc6	; 0x25bc6 <__udivdi3>
    cc0e:	22 2e       	mov	r2, r18
    cc10:	33 2e       	mov	r3, r19
    cc12:	44 2e       	mov	r4, r20
    cc14:	55 2e       	mov	r5, r21
    cc16:	66 2e       	mov	r6, r22
    cc18:	77 2e       	mov	r7, r23
    cc1a:	88 2e       	mov	r8, r24
    cc1c:	99 2e       	mov	r9, r25
    cc1e:	a2 2c       	mov	r10, r2
    cc20:	b3 2c       	mov	r11, r3
    cc22:	c4 2c       	mov	r12, r4
    cc24:	d5 2c       	mov	r13, r5
    cc26:	e6 2c       	mov	r14, r6
    cc28:	f7 2c       	mov	r15, r7
    cc2a:	08 2d       	mov	r16, r8
    cc2c:	19 2d       	mov	r17, r9
    cc2e:	2a 2d       	mov	r18, r10
    cc30:	3b 2d       	mov	r19, r11
    cc32:	4c 2d       	mov	r20, r12
    cc34:	5d 2d       	mov	r21, r13
    cc36:	6e 2d       	mov	r22, r14
    cc38:	7f 2d       	mov	r23, r15
    cc3a:	80 2f       	mov	r24, r16
    cc3c:	91 2f       	mov	r25, r17
    cc3e:	21 5c       	subi	r18, 0xC1	; 193
    cc40:	3d 4b       	sbci	r19, 0xBD	; 189
    cc42:	40 4f       	sbci	r20, 0xF0	; 240
    cc44:	5f 4f       	sbci	r21, 0xFF	; 255
    cc46:	6f 4f       	sbci	r22, 0xFF	; 255
    cc48:	7f 4f       	sbci	r23, 0xFF	; 255
    cc4a:	8f 4f       	sbci	r24, 0xFF	; 255
    cc4c:	9f 4f       	sbci	r25, 0xFF	; 255
    cc4e:	a2 2e       	mov	r10, r18
    cc50:	b3 2e       	mov	r11, r19
    cc52:	c4 2e       	mov	r12, r20
    cc54:	d5 2e       	mov	r13, r21
    cc56:	e6 2e       	mov	r14, r22
    cc58:	f7 2e       	mov	r15, r23
    cc5a:	08 2f       	mov	r16, r24
    cc5c:	19 2f       	mov	r17, r25
    cc5e:	2a 2d       	mov	r18, r10
    cc60:	3b 2d       	mov	r19, r11
    cc62:	4c 2d       	mov	r20, r12
    cc64:	5d 2d       	mov	r21, r13
    cc66:	6e 2d       	mov	r22, r14
    cc68:	7f 2d       	mov	r23, r15
    cc6a:	80 2f       	mov	r24, r16
    cc6c:	91 2f       	mov	r25, r17
    cc6e:	0f 94 24 26 	call	0x24c48	; 0x24c48 <__floatundisf>
    cc72:	dc 01       	movw	r26, r24
    cc74:	cb 01       	movw	r24, r22
    cc76:	20 e0       	ldi	r18, 0x00	; 0
    cc78:	34 e2       	ldi	r19, 0x24	; 36
    cc7a:	44 e7       	ldi	r20, 0x74	; 116
    cc7c:	59 e4       	ldi	r21, 0x49	; 73
    cc7e:	bc 01       	movw	r22, r24
    cc80:	cd 01       	movw	r24, r26
    cc82:	0f 94 14 25 	call	0x24a28	; 0x24a28 <__divsf3>
    cc86:	dc 01       	movw	r26, r24
    cc88:	cb 01       	movw	r24, r22
    cc8a:	bc 01       	movw	r22, r24
    cc8c:	cd 01       	movw	r24, r26
    cc8e:	0f 94 81 25 	call	0x24b02	; 0x24b02 <__fixunssfdi>
    cc92:	a2 2e       	mov	r10, r18
    cc94:	b3 2e       	mov	r11, r19
    cc96:	c4 2e       	mov	r12, r20
    cc98:	d5 2e       	mov	r13, r21
    cc9a:	e6 2e       	mov	r14, r22
    cc9c:	f7 2e       	mov	r15, r23
    cc9e:	08 2f       	mov	r16, r24
    cca0:	19 2f       	mov	r17, r25
    cca2:	d6 01       	movw	r26, r12
    cca4:	c5 01       	movw	r24, r10
    cca6:	bc 01       	movw	r22, r24
    cca8:	cd 01       	movw	r24, r26
    ccaa:	8b d8       	rcall	.-3818   	; 0xbdc2 <__portable_avr_delay_cycles>
    ccac:	00 00       	nop
    ccae:	0f 90       	pop	r0
    ccb0:	0f 90       	pop	r0
    ccb2:	df 91       	pop	r29
    ccb4:	cf 91       	pop	r28
    ccb6:	1f 91       	pop	r17
    ccb8:	0f 91       	pop	r16
    ccba:	ff 90       	pop	r15
    ccbc:	ef 90       	pop	r14
    ccbe:	df 90       	pop	r13
    ccc0:	cf 90       	pop	r12
    ccc2:	bf 90       	pop	r11
    ccc4:	af 90       	pop	r10
    ccc6:	9f 90       	pop	r9
    ccc8:	8f 90       	pop	r8
    ccca:	7f 90       	pop	r7
    cccc:	6f 90       	pop	r6
    ccce:	5f 90       	pop	r5
    ccd0:	4f 90       	pop	r4
    ccd2:	3f 90       	pop	r3
    ccd4:	2f 90       	pop	r2
    ccd6:	08 95       	ret

0000ccd8 <init_twi1_hygro>:
    ccd8:	2f 92       	push	r2
    ccda:	3f 92       	push	r3
    ccdc:	4f 92       	push	r4
    ccde:	5f 92       	push	r5
    cce0:	6f 92       	push	r6
    cce2:	7f 92       	push	r7
    cce4:	8f 92       	push	r8
    cce6:	9f 92       	push	r9
    cce8:	af 92       	push	r10
    ccea:	bf 92       	push	r11
    ccec:	cf 92       	push	r12
    ccee:	df 92       	push	r13
    ccf0:	ef 92       	push	r14
    ccf2:	ff 92       	push	r15
    ccf4:	0f 93       	push	r16
    ccf6:	1f 93       	push	r17
    ccf8:	cf 93       	push	r28
    ccfa:	df 93       	push	r29
    ccfc:	00 d0       	rcall	.+0      	; 0xccfe <init_twi1_hygro+0x26>
    ccfe:	cd b7       	in	r28, 0x3d	; 61
    cd00:	de b7       	in	r29, 0x3e	; 62
    cd02:	1f 92       	push	r1
    cd04:	84 e4       	ldi	r24, 0x44	; 68
    cd06:	8f 93       	push	r24
    cd08:	85 ed       	ldi	r24, 0xD5	; 213
    cd0a:	96 e3       	ldi	r25, 0x36	; 54
    cd0c:	89 2f       	mov	r24, r25
    cd0e:	8f 93       	push	r24
    cd10:	85 ed       	ldi	r24, 0xD5	; 213
    cd12:	96 e3       	ldi	r25, 0x36	; 54
    cd14:	8f 93       	push	r24
    cd16:	1f 92       	push	r1
    cd18:	80 e8       	ldi	r24, 0x80	; 128
    cd1a:	8f 93       	push	r24
    cd1c:	83 e0       	ldi	r24, 0x03	; 3
    cd1e:	9c e2       	ldi	r25, 0x2C	; 44
    cd20:	89 2f       	mov	r24, r25
    cd22:	8f 93       	push	r24
    cd24:	83 e0       	ldi	r24, 0x03	; 3
    cd26:	9c e2       	ldi	r25, 0x2C	; 44
    cd28:	8f 93       	push	r24
    cd2a:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
    cd2e:	2d b7       	in	r18, 0x3d	; 61
    cd30:	3e b7       	in	r19, 0x3e	; 62
    cd32:	28 5f       	subi	r18, 0xF8	; 248
    cd34:	3f 4f       	sbci	r19, 0xFF	; 255
    cd36:	cd bf       	out	0x3d, r28	; 61
    cd38:	de bf       	out	0x3e, r29	; 62
    cd3a:	8a 83       	std	Y+2, r24	; 0x02
    cd3c:	9b 83       	std	Y+3, r25	; 0x03
    cd3e:	8a 81       	ldd	r24, Y+2	; 0x02
    cd40:	9b 81       	ldd	r25, Y+3	; 0x03
    cd42:	81 38       	cpi	r24, 0x81	; 129
    cd44:	91 05       	cpc	r25, r1
    cd46:	10 f0       	brcs	.+4      	; 0xcd4c <init_twi1_hygro+0x74>
    cd48:	80 e8       	ldi	r24, 0x80	; 128
    cd4a:	90 e0       	ldi	r25, 0x00	; 0
    cd4c:	40 e0       	ldi	r20, 0x00	; 0
    cd4e:	68 2f       	mov	r22, r24
    cd50:	83 e0       	ldi	r24, 0x03	; 3
    cd52:	9c e2       	ldi	r25, 0x2C	; 44
    cd54:	0e 94 0a 3b 	call	0x7614	; 0x7614 <udi_write_tx_buf>
    cd58:	10 92 dc 29 	sts	0x29DC, r1	; 0x8029dc <g_twi1_hygro_status>
    cd5c:	84 e4       	ldi	r24, 0x44	; 68
    cd5e:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    cd62:	80 e3       	ldi	r24, 0x30	; 48
    cd64:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    cd68:	83 e9       	ldi	r24, 0x93	; 147
    cd6a:	80 93 1c 20 	sts	0x201C, r24	; 0x80201c <g_twi1_packet+0x2>
    cd6e:	82 e0       	ldi	r24, 0x02	; 2
    cd70:	90 e0       	ldi	r25, 0x00	; 0
    cd72:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    cd76:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    cd7a:	10 92 22 20 	sts	0x2022, r1	; 0x802022 <g_twi1_packet+0x8>
    cd7e:	10 92 23 20 	sts	0x2023, r1	; 0x802023 <g_twi1_packet+0x9>
    cd82:	6a e1       	ldi	r22, 0x1A	; 26
    cd84:	70 e2       	ldi	r23, 0x20	; 32
    cd86:	80 ea       	ldi	r24, 0xA0	; 160
    cd88:	94 e0       	ldi	r25, 0x04	; 4
    cd8a:	3e d8       	rcall	.-3972   	; 0xbe08 <twi_master_write>
    cd8c:	89 83       	std	Y+1, r24	; 0x01
    cd8e:	89 81       	ldd	r24, Y+1	; 0x01
    cd90:	88 23       	and	r24, r24
    cd92:	49 f1       	breq	.+82     	; 0xcde6 <init_twi1_hygro+0x10e>
    cd94:	8c e0       	ldi	r24, 0x0C	; 12
    cd96:	97 e3       	ldi	r25, 0x37	; 55
    cd98:	89 2f       	mov	r24, r25
    cd9a:	8f 93       	push	r24
    cd9c:	8c e0       	ldi	r24, 0x0C	; 12
    cd9e:	97 e3       	ldi	r25, 0x37	; 55
    cda0:	8f 93       	push	r24
    cda2:	1f 92       	push	r1
    cda4:	80 e8       	ldi	r24, 0x80	; 128
    cda6:	8f 93       	push	r24
    cda8:	83 e0       	ldi	r24, 0x03	; 3
    cdaa:	9c e2       	ldi	r25, 0x2C	; 44
    cdac:	89 2f       	mov	r24, r25
    cdae:	8f 93       	push	r24
    cdb0:	83 e0       	ldi	r24, 0x03	; 3
    cdb2:	9c e2       	ldi	r25, 0x2C	; 44
    cdb4:	8f 93       	push	r24
    cdb6:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
    cdba:	0f 90       	pop	r0
    cdbc:	0f 90       	pop	r0
    cdbe:	0f 90       	pop	r0
    cdc0:	0f 90       	pop	r0
    cdc2:	0f 90       	pop	r0
    cdc4:	0f 90       	pop	r0
    cdc6:	8a 83       	std	Y+2, r24	; 0x02
    cdc8:	9b 83       	std	Y+3, r25	; 0x03
    cdca:	8a 81       	ldd	r24, Y+2	; 0x02
    cdcc:	9b 81       	ldd	r25, Y+3	; 0x03
    cdce:	81 38       	cpi	r24, 0x81	; 129
    cdd0:	91 05       	cpc	r25, r1
    cdd2:	10 f0       	brcs	.+4      	; 0xcdd8 <init_twi1_hygro+0x100>
    cdd4:	80 e8       	ldi	r24, 0x80	; 128
    cdd6:	90 e0       	ldi	r25, 0x00	; 0
    cdd8:	40 e0       	ldi	r20, 0x00	; 0
    cdda:	68 2f       	mov	r22, r24
    cddc:	83 e0       	ldi	r24, 0x03	; 3
    cdde:	9c e2       	ldi	r25, 0x2C	; 44
    cde0:	0e 94 0a 3b 	call	0x7614	; 0x7614 <udi_write_tx_buf>
    cde4:	ea c1       	rjmp	.+980    	; 0xd1ba <init_twi1_hygro+0x4e2>
    cde6:	0e 94 a1 5d 	call	0xbb42	; 0xbb42 <sysclk_get_cpu_hz>
    cdea:	dc 01       	movw	r26, r24
    cdec:	cb 01       	movw	r24, r22
    cdee:	5c 01       	movw	r10, r24
    cdf0:	6d 01       	movw	r12, r26
    cdf2:	e1 2c       	mov	r14, r1
    cdf4:	f1 2c       	mov	r15, r1
    cdf6:	87 01       	movw	r16, r14
    cdf8:	2a 2d       	mov	r18, r10
    cdfa:	3b 2d       	mov	r19, r11
    cdfc:	4c 2d       	mov	r20, r12
    cdfe:	5d 2d       	mov	r21, r13
    ce00:	6e 2d       	mov	r22, r14
    ce02:	7f 2d       	mov	r23, r15
    ce04:	80 2f       	mov	r24, r16
    ce06:	91 2f       	mov	r25, r17
    ce08:	01 e0       	ldi	r16, 0x01	; 1
    ce0a:	0f 94 80 2e 	call	0x25d00	; 0x25d00 <__ashldi3>
    ce0e:	22 2e       	mov	r2, r18
    ce10:	33 2e       	mov	r3, r19
    ce12:	44 2e       	mov	r4, r20
    ce14:	55 2e       	mov	r5, r21
    ce16:	66 2e       	mov	r6, r22
    ce18:	77 2e       	mov	r7, r23
    ce1a:	88 2e       	mov	r8, r24
    ce1c:	99 2e       	mov	r9, r25
    ce1e:	0f 2e       	mov	r0, r31
    ce20:	f6 e0       	ldi	r31, 0x06	; 6
    ce22:	af 2e       	mov	r10, r31
    ce24:	f0 2d       	mov	r31, r0
    ce26:	b1 2c       	mov	r11, r1
    ce28:	c1 2c       	mov	r12, r1
    ce2a:	d1 2c       	mov	r13, r1
    ce2c:	e1 2c       	mov	r14, r1
    ce2e:	f1 2c       	mov	r15, r1
    ce30:	00 e0       	ldi	r16, 0x00	; 0
    ce32:	10 e0       	ldi	r17, 0x00	; 0
    ce34:	22 2d       	mov	r18, r2
    ce36:	33 2d       	mov	r19, r3
    ce38:	44 2d       	mov	r20, r4
    ce3a:	55 2d       	mov	r21, r5
    ce3c:	66 2d       	mov	r22, r6
    ce3e:	77 2d       	mov	r23, r7
    ce40:	88 2d       	mov	r24, r8
    ce42:	99 2d       	mov	r25, r9
    ce44:	0f 94 e3 2d 	call	0x25bc6	; 0x25bc6 <__udivdi3>
    ce48:	22 2e       	mov	r2, r18
    ce4a:	33 2e       	mov	r3, r19
    ce4c:	44 2e       	mov	r4, r20
    ce4e:	55 2e       	mov	r5, r21
    ce50:	66 2e       	mov	r6, r22
    ce52:	77 2e       	mov	r7, r23
    ce54:	88 2e       	mov	r8, r24
    ce56:	99 2e       	mov	r9, r25
    ce58:	a2 2c       	mov	r10, r2
    ce5a:	b3 2c       	mov	r11, r3
    ce5c:	c4 2c       	mov	r12, r4
    ce5e:	d5 2c       	mov	r13, r5
    ce60:	e6 2c       	mov	r14, r6
    ce62:	f7 2c       	mov	r15, r7
    ce64:	08 2d       	mov	r16, r8
    ce66:	19 2d       	mov	r17, r9
    ce68:	2a 2d       	mov	r18, r10
    ce6a:	3b 2d       	mov	r19, r11
    ce6c:	4c 2d       	mov	r20, r12
    ce6e:	5d 2d       	mov	r21, r13
    ce70:	6e 2d       	mov	r22, r14
    ce72:	7f 2d       	mov	r23, r15
    ce74:	80 2f       	mov	r24, r16
    ce76:	91 2f       	mov	r25, r17
    ce78:	29 51       	subi	r18, 0x19	; 25
    ce7a:	3c 4f       	sbci	r19, 0xFC	; 252
    ce7c:	4f 4f       	sbci	r20, 0xFF	; 255
    ce7e:	5f 4f       	sbci	r21, 0xFF	; 255
    ce80:	6f 4f       	sbci	r22, 0xFF	; 255
    ce82:	7f 4f       	sbci	r23, 0xFF	; 255
    ce84:	8f 4f       	sbci	r24, 0xFF	; 255
    ce86:	9f 4f       	sbci	r25, 0xFF	; 255
    ce88:	a2 2e       	mov	r10, r18
    ce8a:	b3 2e       	mov	r11, r19
    ce8c:	c4 2e       	mov	r12, r20
    ce8e:	d5 2e       	mov	r13, r21
    ce90:	e6 2e       	mov	r14, r22
    ce92:	f7 2e       	mov	r15, r23
    ce94:	08 2f       	mov	r16, r24
    ce96:	19 2f       	mov	r17, r25
    ce98:	2a 2d       	mov	r18, r10
    ce9a:	3b 2d       	mov	r19, r11
    ce9c:	4c 2d       	mov	r20, r12
    ce9e:	5d 2d       	mov	r21, r13
    cea0:	6e 2d       	mov	r22, r14
    cea2:	7f 2d       	mov	r23, r15
    cea4:	80 2f       	mov	r24, r16
    cea6:	91 2f       	mov	r25, r17
    cea8:	0f 94 24 26 	call	0x24c48	; 0x24c48 <__floatundisf>
    ceac:	dc 01       	movw	r26, r24
    ceae:	cb 01       	movw	r24, r22
    ceb0:	20 e0       	ldi	r18, 0x00	; 0
    ceb2:	30 e0       	ldi	r19, 0x00	; 0
    ceb4:	4a e7       	ldi	r20, 0x7A	; 122
    ceb6:	54 e4       	ldi	r21, 0x44	; 68
    ceb8:	bc 01       	movw	r22, r24
    ceba:	cd 01       	movw	r24, r26
    cebc:	0f 94 14 25 	call	0x24a28	; 0x24a28 <__divsf3>
    cec0:	dc 01       	movw	r26, r24
    cec2:	cb 01       	movw	r24, r22
    cec4:	bc 01       	movw	r22, r24
    cec6:	cd 01       	movw	r24, r26
    cec8:	0f 94 81 25 	call	0x24b02	; 0x24b02 <__fixunssfdi>
    cecc:	a2 2e       	mov	r10, r18
    cece:	b3 2e       	mov	r11, r19
    ced0:	c4 2e       	mov	r12, r20
    ced2:	d5 2e       	mov	r13, r21
    ced4:	e6 2e       	mov	r14, r22
    ced6:	f7 2e       	mov	r15, r23
    ced8:	08 2f       	mov	r16, r24
    ceda:	19 2f       	mov	r17, r25
    cedc:	d6 01       	movw	r26, r12
    cede:	c5 01       	movw	r24, r10
    cee0:	bc 01       	movw	r22, r24
    cee2:	cd 01       	movw	r24, r26
    cee4:	0e 94 e1 5e 	call	0xbdc2	; 0xbdc2 <__portable_avr_delay_cycles>
    cee8:	84 e4       	ldi	r24, 0x44	; 68
    ceea:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    ceee:	80 e3       	ldi	r24, 0x30	; 48
    cef0:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    cef4:	82 ea       	ldi	r24, 0xA2	; 162
    cef6:	80 93 1c 20 	sts	0x201C, r24	; 0x80201c <g_twi1_packet+0x2>
    cefa:	82 e0       	ldi	r24, 0x02	; 2
    cefc:	90 e0       	ldi	r25, 0x00	; 0
    cefe:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    cf02:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    cf06:	10 92 22 20 	sts	0x2022, r1	; 0x802022 <g_twi1_packet+0x8>
    cf0a:	10 92 23 20 	sts	0x2023, r1	; 0x802023 <g_twi1_packet+0x9>
    cf0e:	6a e1       	ldi	r22, 0x1A	; 26
    cf10:	70 e2       	ldi	r23, 0x20	; 32
    cf12:	80 ea       	ldi	r24, 0xA0	; 160
    cf14:	94 e0       	ldi	r25, 0x04	; 4
    cf16:	0e 94 04 5f 	call	0xbe08	; 0xbe08 <twi_master_write>
    cf1a:	89 83       	std	Y+1, r24	; 0x01
    cf1c:	89 81       	ldd	r24, Y+1	; 0x01
    cf1e:	88 23       	and	r24, r24
    cf20:	09 f0       	breq	.+2      	; 0xcf24 <init_twi1_hygro+0x24c>
    cf22:	46 c1       	rjmp	.+652    	; 0xd1b0 <init_twi1_hygro+0x4d8>
    cf24:	0e 94 a1 5d 	call	0xbb42	; 0xbb42 <sysclk_get_cpu_hz>
    cf28:	dc 01       	movw	r26, r24
    cf2a:	cb 01       	movw	r24, r22
    cf2c:	5c 01       	movw	r10, r24
    cf2e:	6d 01       	movw	r12, r26
    cf30:	e1 2c       	mov	r14, r1
    cf32:	f1 2c       	mov	r15, r1
    cf34:	87 01       	movw	r16, r14
    cf36:	2a 2d       	mov	r18, r10
    cf38:	3b 2d       	mov	r19, r11
    cf3a:	4c 2d       	mov	r20, r12
    cf3c:	5d 2d       	mov	r21, r13
    cf3e:	6e 2d       	mov	r22, r14
    cf40:	7f 2d       	mov	r23, r15
    cf42:	80 2f       	mov	r24, r16
    cf44:	91 2f       	mov	r25, r17
    cf46:	01 e0       	ldi	r16, 0x01	; 1
    cf48:	0f 94 80 2e 	call	0x25d00	; 0x25d00 <__ashldi3>
    cf4c:	22 2e       	mov	r2, r18
    cf4e:	33 2e       	mov	r3, r19
    cf50:	44 2e       	mov	r4, r20
    cf52:	55 2e       	mov	r5, r21
    cf54:	66 2e       	mov	r6, r22
    cf56:	77 2e       	mov	r7, r23
    cf58:	88 2e       	mov	r8, r24
    cf5a:	99 2e       	mov	r9, r25
    cf5c:	0f 2e       	mov	r0, r31
    cf5e:	f6 e0       	ldi	r31, 0x06	; 6
    cf60:	af 2e       	mov	r10, r31
    cf62:	f0 2d       	mov	r31, r0
    cf64:	b1 2c       	mov	r11, r1
    cf66:	c1 2c       	mov	r12, r1
    cf68:	d1 2c       	mov	r13, r1
    cf6a:	e1 2c       	mov	r14, r1
    cf6c:	f1 2c       	mov	r15, r1
    cf6e:	00 e0       	ldi	r16, 0x00	; 0
    cf70:	10 e0       	ldi	r17, 0x00	; 0
    cf72:	22 2d       	mov	r18, r2
    cf74:	33 2d       	mov	r19, r3
    cf76:	44 2d       	mov	r20, r4
    cf78:	55 2d       	mov	r21, r5
    cf7a:	66 2d       	mov	r22, r6
    cf7c:	77 2d       	mov	r23, r7
    cf7e:	88 2d       	mov	r24, r8
    cf80:	99 2d       	mov	r25, r9
    cf82:	0f 94 e3 2d 	call	0x25bc6	; 0x25bc6 <__udivdi3>
    cf86:	22 2e       	mov	r2, r18
    cf88:	33 2e       	mov	r3, r19
    cf8a:	44 2e       	mov	r4, r20
    cf8c:	55 2e       	mov	r5, r21
    cf8e:	66 2e       	mov	r6, r22
    cf90:	77 2e       	mov	r7, r23
    cf92:	88 2e       	mov	r8, r24
    cf94:	99 2e       	mov	r9, r25
    cf96:	a2 2c       	mov	r10, r2
    cf98:	b3 2c       	mov	r11, r3
    cf9a:	c4 2c       	mov	r12, r4
    cf9c:	d5 2c       	mov	r13, r5
    cf9e:	e6 2c       	mov	r14, r6
    cfa0:	f7 2c       	mov	r15, r7
    cfa2:	08 2d       	mov	r16, r8
    cfa4:	19 2d       	mov	r17, r9
    cfa6:	2a 2d       	mov	r18, r10
    cfa8:	3b 2d       	mov	r19, r11
    cfaa:	4c 2d       	mov	r20, r12
    cfac:	5d 2d       	mov	r21, r13
    cfae:	6e 2d       	mov	r22, r14
    cfb0:	7f 2d       	mov	r23, r15
    cfb2:	80 2f       	mov	r24, r16
    cfb4:	91 2f       	mov	r25, r17
    cfb6:	29 51       	subi	r18, 0x19	; 25
    cfb8:	3c 4f       	sbci	r19, 0xFC	; 252
    cfba:	4f 4f       	sbci	r20, 0xFF	; 255
    cfbc:	5f 4f       	sbci	r21, 0xFF	; 255
    cfbe:	6f 4f       	sbci	r22, 0xFF	; 255
    cfc0:	7f 4f       	sbci	r23, 0xFF	; 255
    cfc2:	8f 4f       	sbci	r24, 0xFF	; 255
    cfc4:	9f 4f       	sbci	r25, 0xFF	; 255
    cfc6:	a2 2e       	mov	r10, r18
    cfc8:	b3 2e       	mov	r11, r19
    cfca:	c4 2e       	mov	r12, r20
    cfcc:	d5 2e       	mov	r13, r21
    cfce:	e6 2e       	mov	r14, r22
    cfd0:	f7 2e       	mov	r15, r23
    cfd2:	08 2f       	mov	r16, r24
    cfd4:	19 2f       	mov	r17, r25
    cfd6:	2a 2d       	mov	r18, r10
    cfd8:	3b 2d       	mov	r19, r11
    cfda:	4c 2d       	mov	r20, r12
    cfdc:	5d 2d       	mov	r21, r13
    cfde:	6e 2d       	mov	r22, r14
    cfe0:	7f 2d       	mov	r23, r15
    cfe2:	80 2f       	mov	r24, r16
    cfe4:	91 2f       	mov	r25, r17
    cfe6:	0f 94 24 26 	call	0x24c48	; 0x24c48 <__floatundisf>
    cfea:	dc 01       	movw	r26, r24
    cfec:	cb 01       	movw	r24, r22
    cfee:	20 e0       	ldi	r18, 0x00	; 0
    cff0:	30 e0       	ldi	r19, 0x00	; 0
    cff2:	4a e7       	ldi	r20, 0x7A	; 122
    cff4:	54 e4       	ldi	r21, 0x44	; 68
    cff6:	bc 01       	movw	r22, r24
    cff8:	cd 01       	movw	r24, r26
    cffa:	0f 94 14 25 	call	0x24a28	; 0x24a28 <__divsf3>
    cffe:	dc 01       	movw	r26, r24
    d000:	cb 01       	movw	r24, r22
    d002:	bc 01       	movw	r22, r24
    d004:	cd 01       	movw	r24, r26
    d006:	0f 94 81 25 	call	0x24b02	; 0x24b02 <__fixunssfdi>
    d00a:	a2 2e       	mov	r10, r18
    d00c:	b3 2e       	mov	r11, r19
    d00e:	c4 2e       	mov	r12, r20
    d010:	d5 2e       	mov	r13, r21
    d012:	e6 2e       	mov	r14, r22
    d014:	f7 2e       	mov	r15, r23
    d016:	08 2f       	mov	r16, r24
    d018:	19 2f       	mov	r17, r25
    d01a:	d6 01       	movw	r26, r12
    d01c:	c5 01       	movw	r24, r10
    d01e:	bc 01       	movw	r22, r24
    d020:	cd 01       	movw	r24, r26
    d022:	0e 94 e1 5e 	call	0xbdc2	; 0xbdc2 <__portable_avr_delay_cycles>
    d026:	84 e4       	ldi	r24, 0x44	; 68
    d028:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    d02c:	83 ef       	ldi	r24, 0xF3	; 243
    d02e:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    d032:	8d e2       	ldi	r24, 0x2D	; 45
    d034:	80 93 1c 20 	sts	0x201C, r24	; 0x80201c <g_twi1_packet+0x2>
    d038:	82 e0       	ldi	r24, 0x02	; 2
    d03a:	90 e0       	ldi	r25, 0x00	; 0
    d03c:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    d040:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    d044:	82 e0       	ldi	r24, 0x02	; 2
    d046:	90 e0       	ldi	r25, 0x00	; 0
    d048:	80 93 22 20 	sts	0x2022, r24	; 0x802022 <g_twi1_packet+0x8>
    d04c:	90 93 23 20 	sts	0x2023, r25	; 0x802023 <g_twi1_packet+0x9>
    d050:	6a e1       	ldi	r22, 0x1A	; 26
    d052:	70 e2       	ldi	r23, 0x20	; 32
    d054:	80 ea       	ldi	r24, 0xA0	; 160
    d056:	94 e0       	ldi	r25, 0x04	; 4
    d058:	0e 94 ec 5e 	call	0xbdd8	; 0xbdd8 <twi_master_read>
    d05c:	89 83       	std	Y+1, r24	; 0x01
    d05e:	89 81       	ldd	r24, Y+1	; 0x01
    d060:	88 23       	and	r24, r24
    d062:	09 f0       	breq	.+2      	; 0xd066 <init_twi1_hygro+0x38e>
    d064:	a7 c0       	rjmp	.+334    	; 0xd1b4 <init_twi1_hygro+0x4dc>
    d066:	80 91 83 2c 	lds	r24, 0x2C83	; 0x802c83 <g_twi1_m_data>
    d06a:	88 2f       	mov	r24, r24
    d06c:	90 e0       	ldi	r25, 0x00	; 0
    d06e:	98 2f       	mov	r25, r24
    d070:	88 27       	eor	r24, r24
    d072:	98 2f       	mov	r25, r24
    d074:	80 91 84 2c 	lds	r24, 0x2C84	; 0x802c84 <g_twi1_m_data+0x1>
    d078:	89 2b       	or	r24, r25
    d07a:	80 93 dc 29 	sts	0x29DC, r24	; 0x8029dc <g_twi1_hygro_status>
    d07e:	80 91 dc 29 	lds	r24, 0x29DC	; 0x8029dc <g_twi1_hygro_status>
    d082:	88 2f       	mov	r24, r24
    d084:	90 e0       	ldi	r25, 0x00	; 0
    d086:	29 2f       	mov	r18, r25
    d088:	2f 93       	push	r18
    d08a:	8f 93       	push	r24
    d08c:	83 e5       	ldi	r24, 0x53	; 83
    d08e:	97 e3       	ldi	r25, 0x37	; 55
    d090:	89 2f       	mov	r24, r25
    d092:	8f 93       	push	r24
    d094:	83 e5       	ldi	r24, 0x53	; 83
    d096:	97 e3       	ldi	r25, 0x37	; 55
    d098:	8f 93       	push	r24
    d09a:	1f 92       	push	r1
    d09c:	80 e8       	ldi	r24, 0x80	; 128
    d09e:	8f 93       	push	r24
    d0a0:	83 e0       	ldi	r24, 0x03	; 3
    d0a2:	9c e2       	ldi	r25, 0x2C	; 44
    d0a4:	89 2f       	mov	r24, r25
    d0a6:	8f 93       	push	r24
    d0a8:	83 e0       	ldi	r24, 0x03	; 3
    d0aa:	9c e2       	ldi	r25, 0x2C	; 44
    d0ac:	8f 93       	push	r24
    d0ae:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
    d0b2:	2d b7       	in	r18, 0x3d	; 61
    d0b4:	3e b7       	in	r19, 0x3e	; 62
    d0b6:	28 5f       	subi	r18, 0xF8	; 248
    d0b8:	3f 4f       	sbci	r19, 0xFF	; 255
    d0ba:	cd bf       	out	0x3d, r28	; 61
    d0bc:	de bf       	out	0x3e, r29	; 62
    d0be:	8a 83       	std	Y+2, r24	; 0x02
    d0c0:	9b 83       	std	Y+3, r25	; 0x03
    d0c2:	8a 81       	ldd	r24, Y+2	; 0x02
    d0c4:	9b 81       	ldd	r25, Y+3	; 0x03
    d0c6:	81 38       	cpi	r24, 0x81	; 129
    d0c8:	91 05       	cpc	r25, r1
    d0ca:	10 f0       	brcs	.+4      	; 0xd0d0 <init_twi1_hygro+0x3f8>
    d0cc:	80 e8       	ldi	r24, 0x80	; 128
    d0ce:	90 e0       	ldi	r25, 0x00	; 0
    d0d0:	40 e0       	ldi	r20, 0x00	; 0
    d0d2:	68 2f       	mov	r22, r24
    d0d4:	83 e0       	ldi	r24, 0x03	; 3
    d0d6:	9c e2       	ldi	r25, 0x2C	; 44
    d0d8:	0e 94 0a 3b 	call	0x7614	; 0x7614 <udi_write_tx_buf>
    d0dc:	84 e4       	ldi	r24, 0x44	; 68
    d0de:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    d0e2:	84 e2       	ldi	r24, 0x24	; 36
    d0e4:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    d0e8:	10 92 1c 20 	sts	0x201C, r1	; 0x80201c <g_twi1_packet+0x2>
    d0ec:	82 e0       	ldi	r24, 0x02	; 2
    d0ee:	90 e0       	ldi	r25, 0x00	; 0
    d0f0:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    d0f4:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    d0f8:	10 92 22 20 	sts	0x2022, r1	; 0x802022 <g_twi1_packet+0x8>
    d0fc:	10 92 23 20 	sts	0x2023, r1	; 0x802023 <g_twi1_packet+0x9>
    d100:	6a e1       	ldi	r22, 0x1A	; 26
    d102:	70 e2       	ldi	r23, 0x20	; 32
    d104:	80 ea       	ldi	r24, 0xA0	; 160
    d106:	94 e0       	ldi	r25, 0x04	; 4
    d108:	0e 94 04 5f 	call	0xbe08	; 0xbe08 <twi_master_write>
    d10c:	89 83       	std	Y+1, r24	; 0x01
    d10e:	89 81       	ldd	r24, Y+1	; 0x01
    d110:	88 23       	and	r24, r24
    d112:	09 f0       	breq	.+2      	; 0xd116 <init_twi1_hygro+0x43e>
    d114:	51 c0       	rjmp	.+162    	; 0xd1b8 <init_twi1_hygro+0x4e0>
    d116:	81 e0       	ldi	r24, 0x01	; 1
    d118:	80 93 db 29 	sts	0x29DB, r24	; 0x8029db <g_twi1_hygro_valid>
    d11c:	84 ed       	ldi	r24, 0xD4	; 212
    d11e:	97 e3       	ldi	r25, 0x37	; 55
    d120:	89 2f       	mov	r24, r25
    d122:	8f 93       	push	r24
    d124:	84 ed       	ldi	r24, 0xD4	; 212
    d126:	97 e3       	ldi	r25, 0x37	; 55
    d128:	8f 93       	push	r24
    d12a:	1f 92       	push	r1
    d12c:	80 e8       	ldi	r24, 0x80	; 128
    d12e:	8f 93       	push	r24
    d130:	83 e0       	ldi	r24, 0x03	; 3
    d132:	9c e2       	ldi	r25, 0x2C	; 44
    d134:	89 2f       	mov	r24, r25
    d136:	8f 93       	push	r24
    d138:	83 e0       	ldi	r24, 0x03	; 3
    d13a:	9c e2       	ldi	r25, 0x2C	; 44
    d13c:	8f 93       	push	r24
    d13e:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
    d142:	0f 90       	pop	r0
    d144:	0f 90       	pop	r0
    d146:	0f 90       	pop	r0
    d148:	0f 90       	pop	r0
    d14a:	0f 90       	pop	r0
    d14c:	0f 90       	pop	r0
    d14e:	8a 83       	std	Y+2, r24	; 0x02
    d150:	9b 83       	std	Y+3, r25	; 0x03
    d152:	43 e0       	ldi	r20, 0x03	; 3
    d154:	5c e2       	ldi	r21, 0x2C	; 44
    d156:	6e e1       	ldi	r22, 0x1E	; 30
    d158:	88 e0       	ldi	r24, 0x08	; 8
    d15a:	0e 94 b4 88 	call	0x11168	; 0x11168 <task_twi2_lcd_str>
    d15e:	85 e8       	ldi	r24, 0x85	; 133
    d160:	97 e3       	ldi	r25, 0x37	; 55
    d162:	89 2f       	mov	r24, r25
    d164:	8f 93       	push	r24
    d166:	85 e8       	ldi	r24, 0x85	; 133
    d168:	97 e3       	ldi	r25, 0x37	; 55
    d16a:	8f 93       	push	r24
    d16c:	1f 92       	push	r1
    d16e:	80 e8       	ldi	r24, 0x80	; 128
    d170:	8f 93       	push	r24
    d172:	83 e0       	ldi	r24, 0x03	; 3
    d174:	9c e2       	ldi	r25, 0x2C	; 44
    d176:	89 2f       	mov	r24, r25
    d178:	8f 93       	push	r24
    d17a:	83 e0       	ldi	r24, 0x03	; 3
    d17c:	9c e2       	ldi	r25, 0x2C	; 44
    d17e:	8f 93       	push	r24
    d180:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
    d184:	0f 90       	pop	r0
    d186:	0f 90       	pop	r0
    d188:	0f 90       	pop	r0
    d18a:	0f 90       	pop	r0
    d18c:	0f 90       	pop	r0
    d18e:	0f 90       	pop	r0
    d190:	8a 83       	std	Y+2, r24	; 0x02
    d192:	9b 83       	std	Y+3, r25	; 0x03
    d194:	8a 81       	ldd	r24, Y+2	; 0x02
    d196:	9b 81       	ldd	r25, Y+3	; 0x03
    d198:	81 38       	cpi	r24, 0x81	; 129
    d19a:	91 05       	cpc	r25, r1
    d19c:	10 f0       	brcs	.+4      	; 0xd1a2 <init_twi1_hygro+0x4ca>
    d19e:	80 e8       	ldi	r24, 0x80	; 128
    d1a0:	90 e0       	ldi	r25, 0x00	; 0
    d1a2:	40 e0       	ldi	r20, 0x00	; 0
    d1a4:	68 2f       	mov	r22, r24
    d1a6:	83 e0       	ldi	r24, 0x03	; 3
    d1a8:	9c e2       	ldi	r25, 0x2C	; 44
    d1aa:	0e 94 0a 3b 	call	0x7614	; 0x7614 <udi_write_tx_buf>
    d1ae:	34 c0       	rjmp	.+104    	; 0xd218 <init_twi1_hygro+0x540>
    d1b0:	00 00       	nop
    d1b2:	03 c0       	rjmp	.+6      	; 0xd1ba <init_twi1_hygro+0x4e2>
    d1b4:	00 00       	nop
    d1b6:	01 c0       	rjmp	.+2      	; 0xd1ba <init_twi1_hygro+0x4e2>
    d1b8:	00 00       	nop
    d1ba:	89 81       	ldd	r24, Y+1	; 0x01
    d1bc:	08 2e       	mov	r0, r24
    d1be:	00 0c       	add	r0, r0
    d1c0:	99 0b       	sbc	r25, r25
    d1c2:	29 2f       	mov	r18, r25
    d1c4:	2f 93       	push	r18
    d1c6:	8f 93       	push	r24
    d1c8:	83 ea       	ldi	r24, 0xA3	; 163
    d1ca:	97 e3       	ldi	r25, 0x37	; 55
    d1cc:	89 2f       	mov	r24, r25
    d1ce:	8f 93       	push	r24
    d1d0:	83 ea       	ldi	r24, 0xA3	; 163
    d1d2:	97 e3       	ldi	r25, 0x37	; 55
    d1d4:	8f 93       	push	r24
    d1d6:	1f 92       	push	r1
    d1d8:	80 e8       	ldi	r24, 0x80	; 128
    d1da:	8f 93       	push	r24
    d1dc:	83 e0       	ldi	r24, 0x03	; 3
    d1de:	9c e2       	ldi	r25, 0x2C	; 44
    d1e0:	89 2f       	mov	r24, r25
    d1e2:	8f 93       	push	r24
    d1e4:	83 e0       	ldi	r24, 0x03	; 3
    d1e6:	9c e2       	ldi	r25, 0x2C	; 44
    d1e8:	8f 93       	push	r24
    d1ea:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
    d1ee:	2d b7       	in	r18, 0x3d	; 61
    d1f0:	3e b7       	in	r19, 0x3e	; 62
    d1f2:	28 5f       	subi	r18, 0xF8	; 248
    d1f4:	3f 4f       	sbci	r19, 0xFF	; 255
    d1f6:	cd bf       	out	0x3d, r28	; 61
    d1f8:	de bf       	out	0x3e, r29	; 62
    d1fa:	8a 83       	std	Y+2, r24	; 0x02
    d1fc:	9b 83       	std	Y+3, r25	; 0x03
    d1fe:	8a 81       	ldd	r24, Y+2	; 0x02
    d200:	9b 81       	ldd	r25, Y+3	; 0x03
    d202:	81 38       	cpi	r24, 0x81	; 129
    d204:	91 05       	cpc	r25, r1
    d206:	10 f0       	brcs	.+4      	; 0xd20c <init_twi1_hygro+0x534>
    d208:	80 e8       	ldi	r24, 0x80	; 128
    d20a:	90 e0       	ldi	r25, 0x00	; 0
    d20c:	40 e0       	ldi	r20, 0x00	; 0
    d20e:	68 2f       	mov	r22, r24
    d210:	83 e0       	ldi	r24, 0x03	; 3
    d212:	9c e2       	ldi	r25, 0x2C	; 44
    d214:	0e 94 0a 3b 	call	0x7614	; 0x7614 <udi_write_tx_buf>
    d218:	23 96       	adiw	r28, 0x03	; 3
    d21a:	cd bf       	out	0x3d, r28	; 61
    d21c:	de bf       	out	0x3e, r29	; 62
    d21e:	df 91       	pop	r29
    d220:	cf 91       	pop	r28
    d222:	1f 91       	pop	r17
    d224:	0f 91       	pop	r16
    d226:	ff 90       	pop	r15
    d228:	ef 90       	pop	r14
    d22a:	df 90       	pop	r13
    d22c:	cf 90       	pop	r12
    d22e:	bf 90       	pop	r11
    d230:	af 90       	pop	r10
    d232:	9f 90       	pop	r9
    d234:	8f 90       	pop	r8
    d236:	7f 90       	pop	r7
    d238:	6f 90       	pop	r6
    d23a:	5f 90       	pop	r5
    d23c:	4f 90       	pop	r4
    d23e:	3f 90       	pop	r3
    d240:	2f 90       	pop	r2
    d242:	08 95       	ret

0000d244 <twi1_gyro_gyro_offset_set>:
    d244:	cf 93       	push	r28
    d246:	df 93       	push	r29
    d248:	cd b7       	in	r28, 0x3d	; 61
    d24a:	de b7       	in	r29, 0x3e	; 62
    d24c:	88 e6       	ldi	r24, 0x68	; 104
    d24e:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    d252:	83 e1       	ldi	r24, 0x13	; 19
    d254:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    d258:	81 e0       	ldi	r24, 0x01	; 1
    d25a:	90 e0       	ldi	r25, 0x00	; 0
    d25c:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    d260:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    d264:	80 91 82 29 	lds	r24, 0x2982	; 0x802982 <g_twi1_gyro_1_gyro_ofsx>
    d268:	90 91 83 29 	lds	r25, 0x2983	; 0x802983 <g_twi1_gyro_1_gyro_ofsx+0x1>
    d26c:	89 2f       	mov	r24, r25
    d26e:	99 0f       	add	r25, r25
    d270:	99 0b       	sbc	r25, r25
    d272:	80 93 83 2c 	sts	0x2C83, r24	; 0x802c83 <g_twi1_m_data>
    d276:	80 91 82 29 	lds	r24, 0x2982	; 0x802982 <g_twi1_gyro_1_gyro_ofsx>
    d27a:	90 91 83 29 	lds	r25, 0x2983	; 0x802983 <g_twi1_gyro_1_gyro_ofsx+0x1>
    d27e:	80 93 84 2c 	sts	0x2C84, r24	; 0x802c84 <g_twi1_m_data+0x1>
    d282:	80 91 84 29 	lds	r24, 0x2984	; 0x802984 <g_twi1_gyro_1_gyro_ofsy>
    d286:	90 91 85 29 	lds	r25, 0x2985	; 0x802985 <g_twi1_gyro_1_gyro_ofsy+0x1>
    d28a:	89 2f       	mov	r24, r25
    d28c:	99 0f       	add	r25, r25
    d28e:	99 0b       	sbc	r25, r25
    d290:	80 93 85 2c 	sts	0x2C85, r24	; 0x802c85 <g_twi1_m_data+0x2>
    d294:	80 91 84 29 	lds	r24, 0x2984	; 0x802984 <g_twi1_gyro_1_gyro_ofsy>
    d298:	90 91 85 29 	lds	r25, 0x2985	; 0x802985 <g_twi1_gyro_1_gyro_ofsy+0x1>
    d29c:	80 93 86 2c 	sts	0x2C86, r24	; 0x802c86 <g_twi1_m_data+0x3>
    d2a0:	80 91 86 29 	lds	r24, 0x2986	; 0x802986 <g_twi1_gyro_1_gyro_ofsz>
    d2a4:	90 91 87 29 	lds	r25, 0x2987	; 0x802987 <g_twi1_gyro_1_gyro_ofsz+0x1>
    d2a8:	89 2f       	mov	r24, r25
    d2aa:	99 0f       	add	r25, r25
    d2ac:	99 0b       	sbc	r25, r25
    d2ae:	80 93 87 2c 	sts	0x2C87, r24	; 0x802c87 <g_twi1_m_data+0x4>
    d2b2:	80 91 86 29 	lds	r24, 0x2986	; 0x802986 <g_twi1_gyro_1_gyro_ofsz>
    d2b6:	90 91 87 29 	lds	r25, 0x2987	; 0x802987 <g_twi1_gyro_1_gyro_ofsz+0x1>
    d2ba:	80 93 88 2c 	sts	0x2C88, r24	; 0x802c88 <g_twi1_m_data+0x5>
    d2be:	86 e0       	ldi	r24, 0x06	; 6
    d2c0:	90 e0       	ldi	r25, 0x00	; 0
    d2c2:	80 93 22 20 	sts	0x2022, r24	; 0x802022 <g_twi1_packet+0x8>
    d2c6:	90 93 23 20 	sts	0x2023, r25	; 0x802023 <g_twi1_packet+0x9>
    d2ca:	6a e1       	ldi	r22, 0x1A	; 26
    d2cc:	70 e2       	ldi	r23, 0x20	; 32
    d2ce:	80 ea       	ldi	r24, 0xA0	; 160
    d2d0:	94 e0       	ldi	r25, 0x04	; 4
    d2d2:	0e 94 04 5f 	call	0xbe08	; 0xbe08 <twi_master_write>
    d2d6:	df 91       	pop	r29
    d2d8:	cf 91       	pop	r28
    d2da:	08 95       	ret

0000d2dc <twi1_gyro_accel_offset_set>:
    d2dc:	cf 93       	push	r28
    d2de:	df 93       	push	r29
    d2e0:	1f 92       	push	r1
    d2e2:	cd b7       	in	r28, 0x3d	; 61
    d2e4:	de b7       	in	r29, 0x3e	; 62
    d2e6:	88 e6       	ldi	r24, 0x68	; 104
    d2e8:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    d2ec:	87 e7       	ldi	r24, 0x77	; 119
    d2ee:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    d2f2:	81 e0       	ldi	r24, 0x01	; 1
    d2f4:	90 e0       	ldi	r25, 0x00	; 0
    d2f6:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    d2fa:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    d2fe:	80 91 6a 29 	lds	r24, 0x296A	; 0x80296a <g_twi1_gyro_1_accel_ofsx>
    d302:	90 91 6b 29 	lds	r25, 0x296B	; 0x80296b <g_twi1_gyro_1_accel_ofsx+0x1>
    d306:	80 78       	andi	r24, 0x80	; 128
    d308:	9f 77       	andi	r25, 0x7F	; 127
    d30a:	88 0f       	add	r24, r24
    d30c:	89 2f       	mov	r24, r25
    d30e:	88 1f       	adc	r24, r24
    d310:	99 0b       	sbc	r25, r25
    d312:	80 93 83 2c 	sts	0x2C83, r24	; 0x802c83 <g_twi1_m_data>
    d316:	80 91 6a 29 	lds	r24, 0x296A	; 0x80296a <g_twi1_gyro_1_accel_ofsx>
    d31a:	90 91 6b 29 	lds	r25, 0x296B	; 0x80296b <g_twi1_gyro_1_accel_ofsx+0x1>
    d31e:	88 0f       	add	r24, r24
    d320:	80 93 84 2c 	sts	0x2C84, r24	; 0x802c84 <g_twi1_m_data+0x1>
    d324:	82 e0       	ldi	r24, 0x02	; 2
    d326:	90 e0       	ldi	r25, 0x00	; 0
    d328:	80 93 22 20 	sts	0x2022, r24	; 0x802022 <g_twi1_packet+0x8>
    d32c:	90 93 23 20 	sts	0x2023, r25	; 0x802023 <g_twi1_packet+0x9>
    d330:	6a e1       	ldi	r22, 0x1A	; 26
    d332:	70 e2       	ldi	r23, 0x20	; 32
    d334:	80 ea       	ldi	r24, 0xA0	; 160
    d336:	94 e0       	ldi	r25, 0x04	; 4
    d338:	0e 94 04 5f 	call	0xbe08	; 0xbe08 <twi_master_write>
    d33c:	89 83       	std	Y+1, r24	; 0x01
    d33e:	89 81       	ldd	r24, Y+1	; 0x01
    d340:	88 23       	and	r24, r24
    d342:	09 f0       	breq	.+2      	; 0xd346 <twi1_gyro_accel_offset_set+0x6a>
    d344:	3e c0       	rjmp	.+124    	; 0xd3c2 <twi1_gyro_accel_offset_set+0xe6>
    d346:	8a e7       	ldi	r24, 0x7A	; 122
    d348:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    d34c:	80 91 6c 29 	lds	r24, 0x296C	; 0x80296c <g_twi1_gyro_1_accel_ofsy>
    d350:	90 91 6d 29 	lds	r25, 0x296D	; 0x80296d <g_twi1_gyro_1_accel_ofsy+0x1>
    d354:	80 78       	andi	r24, 0x80	; 128
    d356:	9f 77       	andi	r25, 0x7F	; 127
    d358:	88 0f       	add	r24, r24
    d35a:	89 2f       	mov	r24, r25
    d35c:	88 1f       	adc	r24, r24
    d35e:	99 0b       	sbc	r25, r25
    d360:	80 93 83 2c 	sts	0x2C83, r24	; 0x802c83 <g_twi1_m_data>
    d364:	80 91 6c 29 	lds	r24, 0x296C	; 0x80296c <g_twi1_gyro_1_accel_ofsy>
    d368:	90 91 6d 29 	lds	r25, 0x296D	; 0x80296d <g_twi1_gyro_1_accel_ofsy+0x1>
    d36c:	88 0f       	add	r24, r24
    d36e:	80 93 84 2c 	sts	0x2C84, r24	; 0x802c84 <g_twi1_m_data+0x1>
    d372:	6a e1       	ldi	r22, 0x1A	; 26
    d374:	70 e2       	ldi	r23, 0x20	; 32
    d376:	80 ea       	ldi	r24, 0xA0	; 160
    d378:	94 e0       	ldi	r25, 0x04	; 4
    d37a:	0e 94 04 5f 	call	0xbe08	; 0xbe08 <twi_master_write>
    d37e:	89 83       	std	Y+1, r24	; 0x01
    d380:	89 81       	ldd	r24, Y+1	; 0x01
    d382:	88 23       	and	r24, r24
    d384:	01 f5       	brne	.+64     	; 0xd3c6 <twi1_gyro_accel_offset_set+0xea>
    d386:	8d e7       	ldi	r24, 0x7D	; 125
    d388:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    d38c:	80 91 6e 29 	lds	r24, 0x296E	; 0x80296e <g_twi1_gyro_1_accel_ofsz>
    d390:	90 91 6f 29 	lds	r25, 0x296F	; 0x80296f <g_twi1_gyro_1_accel_ofsz+0x1>
    d394:	80 78       	andi	r24, 0x80	; 128
    d396:	9f 77       	andi	r25, 0x7F	; 127
    d398:	88 0f       	add	r24, r24
    d39a:	89 2f       	mov	r24, r25
    d39c:	88 1f       	adc	r24, r24
    d39e:	99 0b       	sbc	r25, r25
    d3a0:	80 93 83 2c 	sts	0x2C83, r24	; 0x802c83 <g_twi1_m_data>
    d3a4:	80 91 6e 29 	lds	r24, 0x296E	; 0x80296e <g_twi1_gyro_1_accel_ofsz>
    d3a8:	90 91 6f 29 	lds	r25, 0x296F	; 0x80296f <g_twi1_gyro_1_accel_ofsz+0x1>
    d3ac:	88 0f       	add	r24, r24
    d3ae:	80 93 84 2c 	sts	0x2C84, r24	; 0x802c84 <g_twi1_m_data+0x1>
    d3b2:	6a e1       	ldi	r22, 0x1A	; 26
    d3b4:	70 e2       	ldi	r23, 0x20	; 32
    d3b6:	80 ea       	ldi	r24, 0xA0	; 160
    d3b8:	94 e0       	ldi	r25, 0x04	; 4
    d3ba:	0e 94 04 5f 	call	0xbe08	; 0xbe08 <twi_master_write>
    d3be:	89 83       	std	Y+1, r24	; 0x01
    d3c0:	03 c0       	rjmp	.+6      	; 0xd3c8 <twi1_gyro_accel_offset_set+0xec>
    d3c2:	00 00       	nop
    d3c4:	01 c0       	rjmp	.+2      	; 0xd3c8 <twi1_gyro_accel_offset_set+0xec>
    d3c6:	00 00       	nop
    d3c8:	89 81       	ldd	r24, Y+1	; 0x01
    d3ca:	0f 90       	pop	r0
    d3cc:	df 91       	pop	r29
    d3ce:	cf 91       	pop	r28
    d3d0:	08 95       	ret

0000d3d2 <init_twi1_gyro>:
    d3d2:	2f 92       	push	r2
    d3d4:	3f 92       	push	r3
    d3d6:	4f 92       	push	r4
    d3d8:	5f 92       	push	r5
    d3da:	6f 92       	push	r6
    d3dc:	7f 92       	push	r7
    d3de:	8f 92       	push	r8
    d3e0:	9f 92       	push	r9
    d3e2:	af 92       	push	r10
    d3e4:	bf 92       	push	r11
    d3e6:	cf 92       	push	r12
    d3e8:	df 92       	push	r13
    d3ea:	ef 92       	push	r14
    d3ec:	ff 92       	push	r15
    d3ee:	0f 93       	push	r16
    d3f0:	1f 93       	push	r17
    d3f2:	cf 93       	push	r28
    d3f4:	df 93       	push	r29
    d3f6:	cd b7       	in	r28, 0x3d	; 61
    d3f8:	de b7       	in	r29, 0x3e	; 62
    d3fa:	c3 54       	subi	r28, 0x43	; 67
    d3fc:	d1 09       	sbc	r29, r1
    d3fe:	cd bf       	out	0x3d, r28	; 61
    d400:	de bf       	out	0x3e, r29	; 62
    d402:	1f 92       	push	r1
    d404:	8c e0       	ldi	r24, 0x0C	; 12
    d406:	8f 93       	push	r24
    d408:	1f 92       	push	r1
    d40a:	88 e6       	ldi	r24, 0x68	; 104
    d40c:	8f 93       	push	r24
    d40e:	88 ee       	ldi	r24, 0xE8	; 232
    d410:	97 e3       	ldi	r25, 0x37	; 55
    d412:	89 2f       	mov	r24, r25
    d414:	8f 93       	push	r24
    d416:	88 ee       	ldi	r24, 0xE8	; 232
    d418:	97 e3       	ldi	r25, 0x37	; 55
    d41a:	8f 93       	push	r24
    d41c:	1f 92       	push	r1
    d41e:	80 e8       	ldi	r24, 0x80	; 128
    d420:	8f 93       	push	r24
    d422:	83 e0       	ldi	r24, 0x03	; 3
    d424:	9c e2       	ldi	r25, 0x2C	; 44
    d426:	89 2f       	mov	r24, r25
    d428:	8f 93       	push	r24
    d42a:	83 e0       	ldi	r24, 0x03	; 3
    d42c:	9c e2       	ldi	r25, 0x2C	; 44
    d42e:	8f 93       	push	r24
    d430:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
    d434:	2d b7       	in	r18, 0x3d	; 61
    d436:	3e b7       	in	r19, 0x3e	; 62
    d438:	26 5f       	subi	r18, 0xF6	; 246
    d43a:	3f 4f       	sbci	r19, 0xFF	; 255
    d43c:	cd bf       	out	0x3d, r28	; 61
    d43e:	de bf       	out	0x3e, r29	; 62
    d440:	8a 83       	std	Y+2, r24	; 0x02
    d442:	9b 83       	std	Y+3, r25	; 0x03
    d444:	8a 81       	ldd	r24, Y+2	; 0x02
    d446:	9b 81       	ldd	r25, Y+3	; 0x03
    d448:	81 38       	cpi	r24, 0x81	; 129
    d44a:	91 05       	cpc	r25, r1
    d44c:	10 f0       	brcs	.+4      	; 0xd452 <init_twi1_gyro+0x80>
    d44e:	80 e8       	ldi	r24, 0x80	; 128
    d450:	90 e0       	ldi	r25, 0x00	; 0
    d452:	40 e0       	ldi	r20, 0x00	; 0
    d454:	68 2f       	mov	r22, r24
    d456:	83 e0       	ldi	r24, 0x03	; 3
    d458:	9c e2       	ldi	r25, 0x2C	; 44
    d45a:	0e 94 0a 3b 	call	0x7614	; 0x7614 <udi_write_tx_buf>
    d45e:	10 92 5b 29 	sts	0x295B, r1	; 0x80295b <g_twi1_gyro_1_version>
    d462:	10 92 96 29 	sts	0x2996, r1	; 0x802996 <g_twi1_gyro_2_version>
    d466:	88 e6       	ldi	r24, 0x68	; 104
    d468:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    d46c:	8b e6       	ldi	r24, 0x6B	; 107
    d46e:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    d472:	81 e0       	ldi	r24, 0x01	; 1
    d474:	90 e0       	ldi	r25, 0x00	; 0
    d476:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    d47a:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    d47e:	81 e8       	ldi	r24, 0x81	; 129
    d480:	80 93 83 2c 	sts	0x2C83, r24	; 0x802c83 <g_twi1_m_data>
    d484:	81 e0       	ldi	r24, 0x01	; 1
    d486:	90 e0       	ldi	r25, 0x00	; 0
    d488:	80 93 22 20 	sts	0x2022, r24	; 0x802022 <g_twi1_packet+0x8>
    d48c:	90 93 23 20 	sts	0x2023, r25	; 0x802023 <g_twi1_packet+0x9>
    d490:	6a e1       	ldi	r22, 0x1A	; 26
    d492:	70 e2       	ldi	r23, 0x20	; 32
    d494:	80 ea       	ldi	r24, 0xA0	; 160
    d496:	94 e0       	ldi	r25, 0x04	; 4
    d498:	0e 94 04 5f 	call	0xbe08	; 0xbe08 <twi_master_write>
    d49c:	89 83       	std	Y+1, r24	; 0x01
    d49e:	89 81       	ldd	r24, Y+1	; 0x01
    d4a0:	88 23       	and	r24, r24
    d4a2:	49 f1       	breq	.+82     	; 0xd4f6 <init_twi1_gyro+0x124>
    d4a4:	85 e2       	ldi	r24, 0x25	; 37
    d4a6:	98 e3       	ldi	r25, 0x38	; 56
    d4a8:	89 2f       	mov	r24, r25
    d4aa:	8f 93       	push	r24
    d4ac:	85 e2       	ldi	r24, 0x25	; 37
    d4ae:	98 e3       	ldi	r25, 0x38	; 56
    d4b0:	8f 93       	push	r24
    d4b2:	1f 92       	push	r1
    d4b4:	80 e8       	ldi	r24, 0x80	; 128
    d4b6:	8f 93       	push	r24
    d4b8:	83 e0       	ldi	r24, 0x03	; 3
    d4ba:	9c e2       	ldi	r25, 0x2C	; 44
    d4bc:	89 2f       	mov	r24, r25
    d4be:	8f 93       	push	r24
    d4c0:	83 e0       	ldi	r24, 0x03	; 3
    d4c2:	9c e2       	ldi	r25, 0x2C	; 44
    d4c4:	8f 93       	push	r24
    d4c6:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
    d4ca:	0f 90       	pop	r0
    d4cc:	0f 90       	pop	r0
    d4ce:	0f 90       	pop	r0
    d4d0:	0f 90       	pop	r0
    d4d2:	0f 90       	pop	r0
    d4d4:	0f 90       	pop	r0
    d4d6:	8a 83       	std	Y+2, r24	; 0x02
    d4d8:	9b 83       	std	Y+3, r25	; 0x03
    d4da:	8a 81       	ldd	r24, Y+2	; 0x02
    d4dc:	9b 81       	ldd	r25, Y+3	; 0x03
    d4de:	81 38       	cpi	r24, 0x81	; 129
    d4e0:	91 05       	cpc	r25, r1
    d4e2:	10 f0       	brcs	.+4      	; 0xd4e8 <init_twi1_gyro+0x116>
    d4e4:	80 e8       	ldi	r24, 0x80	; 128
    d4e6:	90 e0       	ldi	r25, 0x00	; 0
    d4e8:	40 e0       	ldi	r20, 0x00	; 0
    d4ea:	68 2f       	mov	r22, r24
    d4ec:	83 e0       	ldi	r24, 0x03	; 3
    d4ee:	9c e2       	ldi	r25, 0x2C	; 44
    d4f0:	0e 94 0a 3b 	call	0x7614	; 0x7614 <udi_write_tx_buf>
    d4f4:	5e c5       	rjmp	.+2748   	; 0xdfb2 <init_twi1_gyro+0xbe0>
    d4f6:	0e 94 a1 5d 	call	0xbb42	; 0xbb42 <sysclk_get_cpu_hz>
    d4fa:	dc 01       	movw	r26, r24
    d4fc:	cb 01       	movw	r24, r22
    d4fe:	9c 01       	movw	r18, r24
    d500:	ad 01       	movw	r20, r26
    d502:	60 e0       	ldi	r22, 0x00	; 0
    d504:	70 e0       	ldi	r23, 0x00	; 0
    d506:	cb 01       	movw	r24, r22
    d508:	82 2e       	mov	r8, r18
    d50a:	93 2e       	mov	r9, r19
    d50c:	a4 2e       	mov	r10, r20
    d50e:	b5 2e       	mov	r11, r21
    d510:	c6 2e       	mov	r12, r22
    d512:	d7 2e       	mov	r13, r23
    d514:	e8 2e       	mov	r14, r24
    d516:	f9 2e       	mov	r15, r25
    d518:	28 2d       	mov	r18, r8
    d51a:	39 2d       	mov	r19, r9
    d51c:	4a 2d       	mov	r20, r10
    d51e:	5b 2d       	mov	r21, r11
    d520:	6c 2d       	mov	r22, r12
    d522:	7d 2d       	mov	r23, r13
    d524:	8e 2d       	mov	r24, r14
    d526:	9f 2d       	mov	r25, r15
    d528:	01 e0       	ldi	r16, 0x01	; 1
    d52a:	0f 94 80 2e 	call	0x25d00	; 0x25d00 <__ashldi3>
    d52e:	2c 83       	std	Y+4, r18	; 0x04
    d530:	3d 83       	std	Y+5, r19	; 0x05
    d532:	4e 83       	std	Y+6, r20	; 0x06
    d534:	5f 83       	std	Y+7, r21	; 0x07
    d536:	68 87       	std	Y+8, r22	; 0x08
    d538:	79 87       	std	Y+9, r23	; 0x09
    d53a:	8a 87       	std	Y+10, r24	; 0x0a
    d53c:	9b 87       	std	Y+11, r25	; 0x0b
    d53e:	8c 80       	ldd	r8, Y+4	; 0x04
    d540:	9d 80       	ldd	r9, Y+5	; 0x05
    d542:	ae 80       	ldd	r10, Y+6	; 0x06
    d544:	bf 80       	ldd	r11, Y+7	; 0x07
    d546:	c8 84       	ldd	r12, Y+8	; 0x08
    d548:	d9 84       	ldd	r13, Y+9	; 0x09
    d54a:	ea 84       	ldd	r14, Y+10	; 0x0a
    d54c:	fb 84       	ldd	r15, Y+11	; 0x0b
    d54e:	28 2d       	mov	r18, r8
    d550:	39 2d       	mov	r19, r9
    d552:	4a 2d       	mov	r20, r10
    d554:	5b 2d       	mov	r21, r11
    d556:	6c 2d       	mov	r22, r12
    d558:	7d 2d       	mov	r23, r13
    d55a:	8e 2d       	mov	r24, r14
    d55c:	9f 2d       	mov	r25, r15
    d55e:	02 e0       	ldi	r16, 0x02	; 2
    d560:	0f 94 80 2e 	call	0x25d00	; 0x25d00 <__ashldi3>
    d564:	2c 87       	std	Y+12, r18	; 0x0c
    d566:	3d 87       	std	Y+13, r19	; 0x0d
    d568:	4e 87       	std	Y+14, r20	; 0x0e
    d56a:	5f 87       	std	Y+15, r21	; 0x0f
    d56c:	68 8b       	std	Y+16, r22	; 0x10
    d56e:	79 8b       	std	Y+17, r23	; 0x11
    d570:	8a 8b       	std	Y+18, r24	; 0x12
    d572:	9b 8b       	std	Y+19, r25	; 0x13
    d574:	28 2d       	mov	r18, r8
    d576:	39 2d       	mov	r19, r9
    d578:	4a 2d       	mov	r20, r10
    d57a:	5b 2d       	mov	r21, r11
    d57c:	6c 2d       	mov	r22, r12
    d57e:	7d 2d       	mov	r23, r13
    d580:	8e 2d       	mov	r24, r14
    d582:	9f 2d       	mov	r25, r15
    d584:	ac 84       	ldd	r10, Y+12	; 0x0c
    d586:	bd 84       	ldd	r11, Y+13	; 0x0d
    d588:	ce 84       	ldd	r12, Y+14	; 0x0e
    d58a:	df 84       	ldd	r13, Y+15	; 0x0f
    d58c:	e8 88       	ldd	r14, Y+16	; 0x10
    d58e:	f9 88       	ldd	r15, Y+17	; 0x11
    d590:	0a 89       	ldd	r16, Y+18	; 0x12
    d592:	1b 89       	ldd	r17, Y+19	; 0x13
    d594:	0f 94 b7 2e 	call	0x25d6e	; 0x25d6e <__adddi3>
    d598:	22 2e       	mov	r2, r18
    d59a:	33 2e       	mov	r3, r19
    d59c:	44 2e       	mov	r4, r20
    d59e:	55 2e       	mov	r5, r21
    d5a0:	66 2e       	mov	r6, r22
    d5a2:	77 2e       	mov	r7, r23
    d5a4:	88 2e       	mov	r8, r24
    d5a6:	99 2e       	mov	r9, r25
    d5a8:	0f 2e       	mov	r0, r31
    d5aa:	f6 e0       	ldi	r31, 0x06	; 6
    d5ac:	af 2e       	mov	r10, r31
    d5ae:	f0 2d       	mov	r31, r0
    d5b0:	b1 2c       	mov	r11, r1
    d5b2:	c1 2c       	mov	r12, r1
    d5b4:	d1 2c       	mov	r13, r1
    d5b6:	e1 2c       	mov	r14, r1
    d5b8:	f1 2c       	mov	r15, r1
    d5ba:	00 e0       	ldi	r16, 0x00	; 0
    d5bc:	10 e0       	ldi	r17, 0x00	; 0
    d5be:	22 2d       	mov	r18, r2
    d5c0:	33 2d       	mov	r19, r3
    d5c2:	44 2d       	mov	r20, r4
    d5c4:	55 2d       	mov	r21, r5
    d5c6:	66 2d       	mov	r22, r6
    d5c8:	77 2d       	mov	r23, r7
    d5ca:	88 2d       	mov	r24, r8
    d5cc:	99 2d       	mov	r25, r9
    d5ce:	0f 94 e3 2d 	call	0x25bc6	; 0x25bc6 <__udivdi3>
    d5d2:	22 2e       	mov	r2, r18
    d5d4:	33 2e       	mov	r3, r19
    d5d6:	44 2e       	mov	r4, r20
    d5d8:	55 2e       	mov	r5, r21
    d5da:	66 2e       	mov	r6, r22
    d5dc:	77 2e       	mov	r7, r23
    d5de:	88 2e       	mov	r8, r24
    d5e0:	99 2e       	mov	r9, r25
    d5e2:	a2 2c       	mov	r10, r2
    d5e4:	b3 2c       	mov	r11, r3
    d5e6:	c4 2c       	mov	r12, r4
    d5e8:	d5 2c       	mov	r13, r5
    d5ea:	e6 2c       	mov	r14, r6
    d5ec:	f7 2c       	mov	r15, r7
    d5ee:	08 2d       	mov	r16, r8
    d5f0:	19 2d       	mov	r17, r9
    d5f2:	2a 2d       	mov	r18, r10
    d5f4:	3b 2d       	mov	r19, r11
    d5f6:	4c 2d       	mov	r20, r12
    d5f8:	5d 2d       	mov	r21, r13
    d5fa:	6e 2d       	mov	r22, r14
    d5fc:	7f 2d       	mov	r23, r15
    d5fe:	80 2f       	mov	r24, r16
    d600:	91 2f       	mov	r25, r17
    d602:	29 51       	subi	r18, 0x19	; 25
    d604:	3c 4f       	sbci	r19, 0xFC	; 252
    d606:	4f 4f       	sbci	r20, 0xFF	; 255
    d608:	5f 4f       	sbci	r21, 0xFF	; 255
    d60a:	6f 4f       	sbci	r22, 0xFF	; 255
    d60c:	7f 4f       	sbci	r23, 0xFF	; 255
    d60e:	8f 4f       	sbci	r24, 0xFF	; 255
    d610:	9f 4f       	sbci	r25, 0xFF	; 255
    d612:	a2 2e       	mov	r10, r18
    d614:	b3 2e       	mov	r11, r19
    d616:	c4 2e       	mov	r12, r20
    d618:	d5 2e       	mov	r13, r21
    d61a:	e6 2e       	mov	r14, r22
    d61c:	f7 2e       	mov	r15, r23
    d61e:	08 2f       	mov	r16, r24
    d620:	19 2f       	mov	r17, r25
    d622:	2a 2d       	mov	r18, r10
    d624:	3b 2d       	mov	r19, r11
    d626:	4c 2d       	mov	r20, r12
    d628:	5d 2d       	mov	r21, r13
    d62a:	6e 2d       	mov	r22, r14
    d62c:	7f 2d       	mov	r23, r15
    d62e:	80 2f       	mov	r24, r16
    d630:	91 2f       	mov	r25, r17
    d632:	0f 94 24 26 	call	0x24c48	; 0x24c48 <__floatundisf>
    d636:	dc 01       	movw	r26, r24
    d638:	cb 01       	movw	r24, r22
    d63a:	20 e0       	ldi	r18, 0x00	; 0
    d63c:	30 e0       	ldi	r19, 0x00	; 0
    d63e:	4a e7       	ldi	r20, 0x7A	; 122
    d640:	54 e4       	ldi	r21, 0x44	; 68
    d642:	bc 01       	movw	r22, r24
    d644:	cd 01       	movw	r24, r26
    d646:	0f 94 14 25 	call	0x24a28	; 0x24a28 <__divsf3>
    d64a:	dc 01       	movw	r26, r24
    d64c:	cb 01       	movw	r24, r22
    d64e:	bc 01       	movw	r22, r24
    d650:	cd 01       	movw	r24, r26
    d652:	0f 94 81 25 	call	0x24b02	; 0x24b02 <__fixunssfdi>
    d656:	a2 2e       	mov	r10, r18
    d658:	b3 2e       	mov	r11, r19
    d65a:	c4 2e       	mov	r12, r20
    d65c:	d5 2e       	mov	r13, r21
    d65e:	e6 2e       	mov	r14, r22
    d660:	f7 2e       	mov	r15, r23
    d662:	08 2f       	mov	r16, r24
    d664:	19 2f       	mov	r17, r25
    d666:	d6 01       	movw	r26, r12
    d668:	c5 01       	movw	r24, r10
    d66a:	bc 01       	movw	r22, r24
    d66c:	cd 01       	movw	r24, r26
    d66e:	0e 94 e1 5e 	call	0xbdc2	; 0xbdc2 <__portable_avr_delay_cycles>
    d672:	88 e6       	ldi	r24, 0x68	; 104
    d674:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    d678:	85 e7       	ldi	r24, 0x75	; 117
    d67a:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    d67e:	81 e0       	ldi	r24, 0x01	; 1
    d680:	90 e0       	ldi	r25, 0x00	; 0
    d682:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    d686:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    d68a:	81 e0       	ldi	r24, 0x01	; 1
    d68c:	90 e0       	ldi	r25, 0x00	; 0
    d68e:	80 93 22 20 	sts	0x2022, r24	; 0x802022 <g_twi1_packet+0x8>
    d692:	90 93 23 20 	sts	0x2023, r25	; 0x802023 <g_twi1_packet+0x9>
    d696:	6a e1       	ldi	r22, 0x1A	; 26
    d698:	70 e2       	ldi	r23, 0x20	; 32
    d69a:	80 ea       	ldi	r24, 0xA0	; 160
    d69c:	94 e0       	ldi	r25, 0x04	; 4
    d69e:	0e 94 ec 5e 	call	0xbdd8	; 0xbdd8 <twi_master_read>
    d6a2:	89 83       	std	Y+1, r24	; 0x01
    d6a4:	89 81       	ldd	r24, Y+1	; 0x01
    d6a6:	88 23       	and	r24, r24
    d6a8:	09 f0       	breq	.+2      	; 0xd6ac <init_twi1_gyro+0x2da>
    d6aa:	66 c4       	rjmp	.+2252   	; 0xdf78 <init_twi1_gyro+0xba6>
    d6ac:	80 91 83 2c 	lds	r24, 0x2C83	; 0x802c83 <g_twi1_m_data>
    d6b0:	80 93 5b 29 	sts	0x295B, r24	; 0x80295b <g_twi1_gyro_1_version>
    d6b4:	88 e6       	ldi	r24, 0x68	; 104
    d6b6:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    d6ba:	87 e3       	ldi	r24, 0x37	; 55
    d6bc:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    d6c0:	81 e0       	ldi	r24, 0x01	; 1
    d6c2:	90 e0       	ldi	r25, 0x00	; 0
    d6c4:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    d6c8:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    d6cc:	82 e0       	ldi	r24, 0x02	; 2
    d6ce:	80 93 83 2c 	sts	0x2C83, r24	; 0x802c83 <g_twi1_m_data>
    d6d2:	81 e0       	ldi	r24, 0x01	; 1
    d6d4:	90 e0       	ldi	r25, 0x00	; 0
    d6d6:	80 93 22 20 	sts	0x2022, r24	; 0x802022 <g_twi1_packet+0x8>
    d6da:	90 93 23 20 	sts	0x2023, r25	; 0x802023 <g_twi1_packet+0x9>
    d6de:	6a e1       	ldi	r22, 0x1A	; 26
    d6e0:	70 e2       	ldi	r23, 0x20	; 32
    d6e2:	80 ea       	ldi	r24, 0xA0	; 160
    d6e4:	94 e0       	ldi	r25, 0x04	; 4
    d6e6:	0e 94 04 5f 	call	0xbe08	; 0xbe08 <twi_master_write>
    d6ea:	89 83       	std	Y+1, r24	; 0x01
    d6ec:	89 81       	ldd	r24, Y+1	; 0x01
    d6ee:	88 23       	and	r24, r24
    d6f0:	09 f0       	breq	.+2      	; 0xd6f4 <init_twi1_gyro+0x322>
    d6f2:	44 c4       	rjmp	.+2184   	; 0xdf7c <init_twi1_gyro+0xbaa>
    d6f4:	8c e0       	ldi	r24, 0x0C	; 12
    d6f6:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    d6fa:	8b e0       	ldi	r24, 0x0B	; 11
    d6fc:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    d700:	81 e0       	ldi	r24, 0x01	; 1
    d702:	90 e0       	ldi	r25, 0x00	; 0
    d704:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    d708:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    d70c:	81 e0       	ldi	r24, 0x01	; 1
    d70e:	80 93 83 2c 	sts	0x2C83, r24	; 0x802c83 <g_twi1_m_data>
    d712:	81 e0       	ldi	r24, 0x01	; 1
    d714:	90 e0       	ldi	r25, 0x00	; 0
    d716:	80 93 22 20 	sts	0x2022, r24	; 0x802022 <g_twi1_packet+0x8>
    d71a:	90 93 23 20 	sts	0x2023, r25	; 0x802023 <g_twi1_packet+0x9>
    d71e:	6a e1       	ldi	r22, 0x1A	; 26
    d720:	70 e2       	ldi	r23, 0x20	; 32
    d722:	80 ea       	ldi	r24, 0xA0	; 160
    d724:	94 e0       	ldi	r25, 0x04	; 4
    d726:	0e 94 04 5f 	call	0xbe08	; 0xbe08 <twi_master_write>
    d72a:	89 83       	std	Y+1, r24	; 0x01
    d72c:	89 81       	ldd	r24, Y+1	; 0x01
    d72e:	88 23       	and	r24, r24
    d730:	09 f0       	breq	.+2      	; 0xd734 <init_twi1_gyro+0x362>
    d732:	26 c4       	rjmp	.+2124   	; 0xdf80 <init_twi1_gyro+0xbae>
    d734:	0e 94 a1 5d 	call	0xbb42	; 0xbb42 <sysclk_get_cpu_hz>
    d738:	dc 01       	movw	r26, r24
    d73a:	cb 01       	movw	r24, r22
    d73c:	9c 01       	movw	r18, r24
    d73e:	ad 01       	movw	r20, r26
    d740:	60 e0       	ldi	r22, 0x00	; 0
    d742:	70 e0       	ldi	r23, 0x00	; 0
    d744:	cb 01       	movw	r24, r22
    d746:	82 2e       	mov	r8, r18
    d748:	93 2e       	mov	r9, r19
    d74a:	a4 2e       	mov	r10, r20
    d74c:	b5 2e       	mov	r11, r21
    d74e:	c6 2e       	mov	r12, r22
    d750:	d7 2e       	mov	r13, r23
    d752:	e8 2e       	mov	r14, r24
    d754:	f9 2e       	mov	r15, r25
    d756:	28 2d       	mov	r18, r8
    d758:	39 2d       	mov	r19, r9
    d75a:	4a 2d       	mov	r20, r10
    d75c:	5b 2d       	mov	r21, r11
    d75e:	6c 2d       	mov	r22, r12
    d760:	7d 2d       	mov	r23, r13
    d762:	8e 2d       	mov	r24, r14
    d764:	9f 2d       	mov	r25, r15
    d766:	01 e0       	ldi	r16, 0x01	; 1
    d768:	0f 94 80 2e 	call	0x25d00	; 0x25d00 <__ashldi3>
    d76c:	2c 8b       	std	Y+20, r18	; 0x14
    d76e:	3d 8b       	std	Y+21, r19	; 0x15
    d770:	4e 8b       	std	Y+22, r20	; 0x16
    d772:	5f 8b       	std	Y+23, r21	; 0x17
    d774:	68 8f       	std	Y+24, r22	; 0x18
    d776:	79 8f       	std	Y+25, r23	; 0x19
    d778:	8a 8f       	std	Y+26, r24	; 0x1a
    d77a:	9b 8f       	std	Y+27, r25	; 0x1b
    d77c:	8c 88       	ldd	r8, Y+20	; 0x14
    d77e:	9d 88       	ldd	r9, Y+21	; 0x15
    d780:	ae 88       	ldd	r10, Y+22	; 0x16
    d782:	bf 88       	ldd	r11, Y+23	; 0x17
    d784:	c8 8c       	ldd	r12, Y+24	; 0x18
    d786:	d9 8c       	ldd	r13, Y+25	; 0x19
    d788:	ea 8c       	ldd	r14, Y+26	; 0x1a
    d78a:	fb 8c       	ldd	r15, Y+27	; 0x1b
    d78c:	28 2d       	mov	r18, r8
    d78e:	39 2d       	mov	r19, r9
    d790:	4a 2d       	mov	r20, r10
    d792:	5b 2d       	mov	r21, r11
    d794:	6c 2d       	mov	r22, r12
    d796:	7d 2d       	mov	r23, r13
    d798:	8e 2d       	mov	r24, r14
    d79a:	9f 2d       	mov	r25, r15
    d79c:	02 e0       	ldi	r16, 0x02	; 2
    d79e:	0f 94 80 2e 	call	0x25d00	; 0x25d00 <__ashldi3>
    d7a2:	2c 8f       	std	Y+28, r18	; 0x1c
    d7a4:	3d 8f       	std	Y+29, r19	; 0x1d
    d7a6:	4e 8f       	std	Y+30, r20	; 0x1e
    d7a8:	5f 8f       	std	Y+31, r21	; 0x1f
    d7aa:	68 a3       	std	Y+32, r22	; 0x20
    d7ac:	79 a3       	std	Y+33, r23	; 0x21
    d7ae:	8a a3       	std	Y+34, r24	; 0x22
    d7b0:	9b a3       	std	Y+35, r25	; 0x23
    d7b2:	28 2d       	mov	r18, r8
    d7b4:	39 2d       	mov	r19, r9
    d7b6:	4a 2d       	mov	r20, r10
    d7b8:	5b 2d       	mov	r21, r11
    d7ba:	6c 2d       	mov	r22, r12
    d7bc:	7d 2d       	mov	r23, r13
    d7be:	8e 2d       	mov	r24, r14
    d7c0:	9f 2d       	mov	r25, r15
    d7c2:	ac 8c       	ldd	r10, Y+28	; 0x1c
    d7c4:	bd 8c       	ldd	r11, Y+29	; 0x1d
    d7c6:	ce 8c       	ldd	r12, Y+30	; 0x1e
    d7c8:	df 8c       	ldd	r13, Y+31	; 0x1f
    d7ca:	e8 a0       	ldd	r14, Y+32	; 0x20
    d7cc:	f9 a0       	ldd	r15, Y+33	; 0x21
    d7ce:	0a a1       	ldd	r16, Y+34	; 0x22
    d7d0:	1b a1       	ldd	r17, Y+35	; 0x23
    d7d2:	0f 94 b7 2e 	call	0x25d6e	; 0x25d6e <__adddi3>
    d7d6:	22 2e       	mov	r2, r18
    d7d8:	33 2e       	mov	r3, r19
    d7da:	44 2e       	mov	r4, r20
    d7dc:	55 2e       	mov	r5, r21
    d7de:	66 2e       	mov	r6, r22
    d7e0:	77 2e       	mov	r7, r23
    d7e2:	88 2e       	mov	r8, r24
    d7e4:	99 2e       	mov	r9, r25
    d7e6:	0f 2e       	mov	r0, r31
    d7e8:	f6 e0       	ldi	r31, 0x06	; 6
    d7ea:	af 2e       	mov	r10, r31
    d7ec:	f0 2d       	mov	r31, r0
    d7ee:	b1 2c       	mov	r11, r1
    d7f0:	c1 2c       	mov	r12, r1
    d7f2:	d1 2c       	mov	r13, r1
    d7f4:	e1 2c       	mov	r14, r1
    d7f6:	f1 2c       	mov	r15, r1
    d7f8:	00 e0       	ldi	r16, 0x00	; 0
    d7fa:	10 e0       	ldi	r17, 0x00	; 0
    d7fc:	22 2d       	mov	r18, r2
    d7fe:	33 2d       	mov	r19, r3
    d800:	44 2d       	mov	r20, r4
    d802:	55 2d       	mov	r21, r5
    d804:	66 2d       	mov	r22, r6
    d806:	77 2d       	mov	r23, r7
    d808:	88 2d       	mov	r24, r8
    d80a:	99 2d       	mov	r25, r9
    d80c:	0f 94 e3 2d 	call	0x25bc6	; 0x25bc6 <__udivdi3>
    d810:	22 2e       	mov	r2, r18
    d812:	33 2e       	mov	r3, r19
    d814:	44 2e       	mov	r4, r20
    d816:	55 2e       	mov	r5, r21
    d818:	66 2e       	mov	r6, r22
    d81a:	77 2e       	mov	r7, r23
    d81c:	88 2e       	mov	r8, r24
    d81e:	99 2e       	mov	r9, r25
    d820:	a2 2c       	mov	r10, r2
    d822:	b3 2c       	mov	r11, r3
    d824:	c4 2c       	mov	r12, r4
    d826:	d5 2c       	mov	r13, r5
    d828:	e6 2c       	mov	r14, r6
    d82a:	f7 2c       	mov	r15, r7
    d82c:	08 2d       	mov	r16, r8
    d82e:	19 2d       	mov	r17, r9
    d830:	2a 2d       	mov	r18, r10
    d832:	3b 2d       	mov	r19, r11
    d834:	4c 2d       	mov	r20, r12
    d836:	5d 2d       	mov	r21, r13
    d838:	6e 2d       	mov	r22, r14
    d83a:	7f 2d       	mov	r23, r15
    d83c:	80 2f       	mov	r24, r16
    d83e:	91 2f       	mov	r25, r17
    d840:	29 51       	subi	r18, 0x19	; 25
    d842:	3c 4f       	sbci	r19, 0xFC	; 252
    d844:	4f 4f       	sbci	r20, 0xFF	; 255
    d846:	5f 4f       	sbci	r21, 0xFF	; 255
    d848:	6f 4f       	sbci	r22, 0xFF	; 255
    d84a:	7f 4f       	sbci	r23, 0xFF	; 255
    d84c:	8f 4f       	sbci	r24, 0xFF	; 255
    d84e:	9f 4f       	sbci	r25, 0xFF	; 255
    d850:	a2 2e       	mov	r10, r18
    d852:	b3 2e       	mov	r11, r19
    d854:	c4 2e       	mov	r12, r20
    d856:	d5 2e       	mov	r13, r21
    d858:	e6 2e       	mov	r14, r22
    d85a:	f7 2e       	mov	r15, r23
    d85c:	08 2f       	mov	r16, r24
    d85e:	19 2f       	mov	r17, r25
    d860:	2a 2d       	mov	r18, r10
    d862:	3b 2d       	mov	r19, r11
    d864:	4c 2d       	mov	r20, r12
    d866:	5d 2d       	mov	r21, r13
    d868:	6e 2d       	mov	r22, r14
    d86a:	7f 2d       	mov	r23, r15
    d86c:	80 2f       	mov	r24, r16
    d86e:	91 2f       	mov	r25, r17
    d870:	0f 94 24 26 	call	0x24c48	; 0x24c48 <__floatundisf>
    d874:	dc 01       	movw	r26, r24
    d876:	cb 01       	movw	r24, r22
    d878:	20 e0       	ldi	r18, 0x00	; 0
    d87a:	30 e0       	ldi	r19, 0x00	; 0
    d87c:	4a e7       	ldi	r20, 0x7A	; 122
    d87e:	54 e4       	ldi	r21, 0x44	; 68
    d880:	bc 01       	movw	r22, r24
    d882:	cd 01       	movw	r24, r26
    d884:	0f 94 14 25 	call	0x24a28	; 0x24a28 <__divsf3>
    d888:	dc 01       	movw	r26, r24
    d88a:	cb 01       	movw	r24, r22
    d88c:	bc 01       	movw	r22, r24
    d88e:	cd 01       	movw	r24, r26
    d890:	0f 94 81 25 	call	0x24b02	; 0x24b02 <__fixunssfdi>
    d894:	a2 2e       	mov	r10, r18
    d896:	b3 2e       	mov	r11, r19
    d898:	c4 2e       	mov	r12, r20
    d89a:	d5 2e       	mov	r13, r21
    d89c:	e6 2e       	mov	r14, r22
    d89e:	f7 2e       	mov	r15, r23
    d8a0:	08 2f       	mov	r16, r24
    d8a2:	19 2f       	mov	r17, r25
    d8a4:	d6 01       	movw	r26, r12
    d8a6:	c5 01       	movw	r24, r10
    d8a8:	bc 01       	movw	r22, r24
    d8aa:	cd 01       	movw	r24, r26
    d8ac:	0e 94 e1 5e 	call	0xbdc2	; 0xbdc2 <__portable_avr_delay_cycles>
    d8b0:	8c e0       	ldi	r24, 0x0C	; 12
    d8b2:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    d8b6:	10 92 1b 20 	sts	0x201B, r1	; 0x80201b <g_twi1_packet+0x1>
    d8ba:	81 e0       	ldi	r24, 0x01	; 1
    d8bc:	90 e0       	ldi	r25, 0x00	; 0
    d8be:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    d8c2:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    d8c6:	81 e0       	ldi	r24, 0x01	; 1
    d8c8:	90 e0       	ldi	r25, 0x00	; 0
    d8ca:	80 93 22 20 	sts	0x2022, r24	; 0x802022 <g_twi1_packet+0x8>
    d8ce:	90 93 23 20 	sts	0x2023, r25	; 0x802023 <g_twi1_packet+0x9>
    d8d2:	6a e1       	ldi	r22, 0x1A	; 26
    d8d4:	70 e2       	ldi	r23, 0x20	; 32
    d8d6:	80 ea       	ldi	r24, 0xA0	; 160
    d8d8:	94 e0       	ldi	r25, 0x04	; 4
    d8da:	0e 94 ec 5e 	call	0xbdd8	; 0xbdd8 <twi_master_read>
    d8de:	89 83       	std	Y+1, r24	; 0x01
    d8e0:	89 81       	ldd	r24, Y+1	; 0x01
    d8e2:	88 23       	and	r24, r24
    d8e4:	09 f0       	breq	.+2      	; 0xd8e8 <init_twi1_gyro+0x516>
    d8e6:	4e c3       	rjmp	.+1692   	; 0xdf84 <init_twi1_gyro+0xbb2>
    d8e8:	80 91 83 2c 	lds	r24, 0x2C83	; 0x802c83 <g_twi1_m_data>
    d8ec:	80 93 96 29 	sts	0x2996, r24	; 0x802996 <g_twi1_gyro_2_version>
    d8f0:	80 91 96 29 	lds	r24, 0x2996	; 0x802996 <g_twi1_gyro_2_version>
    d8f4:	28 2f       	mov	r18, r24
    d8f6:	30 e0       	ldi	r19, 0x00	; 0
    d8f8:	80 91 5b 29 	lds	r24, 0x295B	; 0x80295b <g_twi1_gyro_1_version>
    d8fc:	88 2f       	mov	r24, r24
    d8fe:	90 e0       	ldi	r25, 0x00	; 0
    d900:	43 2f       	mov	r20, r19
    d902:	4f 93       	push	r20
    d904:	2f 93       	push	r18
    d906:	29 2f       	mov	r18, r25
    d908:	2f 93       	push	r18
    d90a:	8f 93       	push	r24
    d90c:	8f e5       	ldi	r24, 0x5F	; 95
    d90e:	98 e3       	ldi	r25, 0x38	; 56
    d910:	89 2f       	mov	r24, r25
    d912:	8f 93       	push	r24
    d914:	8f e5       	ldi	r24, 0x5F	; 95
    d916:	98 e3       	ldi	r25, 0x38	; 56
    d918:	8f 93       	push	r24
    d91a:	1f 92       	push	r1
    d91c:	80 e8       	ldi	r24, 0x80	; 128
    d91e:	8f 93       	push	r24
    d920:	83 e0       	ldi	r24, 0x03	; 3
    d922:	9c e2       	ldi	r25, 0x2C	; 44
    d924:	89 2f       	mov	r24, r25
    d926:	8f 93       	push	r24
    d928:	83 e0       	ldi	r24, 0x03	; 3
    d92a:	9c e2       	ldi	r25, 0x2C	; 44
    d92c:	8f 93       	push	r24
    d92e:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
    d932:	2d b7       	in	r18, 0x3d	; 61
    d934:	3e b7       	in	r19, 0x3e	; 62
    d936:	26 5f       	subi	r18, 0xF6	; 246
    d938:	3f 4f       	sbci	r19, 0xFF	; 255
    d93a:	cd bf       	out	0x3d, r28	; 61
    d93c:	de bf       	out	0x3e, r29	; 62
    d93e:	8a 83       	std	Y+2, r24	; 0x02
    d940:	9b 83       	std	Y+3, r25	; 0x03
    d942:	8a 81       	ldd	r24, Y+2	; 0x02
    d944:	9b 81       	ldd	r25, Y+3	; 0x03
    d946:	81 38       	cpi	r24, 0x81	; 129
    d948:	91 05       	cpc	r25, r1
    d94a:	10 f0       	brcs	.+4      	; 0xd950 <init_twi1_gyro+0x57e>
    d94c:	80 e8       	ldi	r24, 0x80	; 128
    d94e:	90 e0       	ldi	r25, 0x00	; 0
    d950:	40 e0       	ldi	r20, 0x00	; 0
    d952:	68 2f       	mov	r22, r24
    d954:	83 e0       	ldi	r24, 0x03	; 3
    d956:	9c e2       	ldi	r25, 0x2C	; 44
    d958:	0e 94 0a 3b 	call	0x7614	; 0x7614 <udi_write_tx_buf>
    d95c:	8c e0       	ldi	r24, 0x0C	; 12
    d95e:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    d962:	8a e0       	ldi	r24, 0x0A	; 10
    d964:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    d968:	81 e0       	ldi	r24, 0x01	; 1
    d96a:	90 e0       	ldi	r25, 0x00	; 0
    d96c:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    d970:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    d974:	8f e1       	ldi	r24, 0x1F	; 31
    d976:	80 93 83 2c 	sts	0x2C83, r24	; 0x802c83 <g_twi1_m_data>
    d97a:	81 e0       	ldi	r24, 0x01	; 1
    d97c:	90 e0       	ldi	r25, 0x00	; 0
    d97e:	80 93 22 20 	sts	0x2022, r24	; 0x802022 <g_twi1_packet+0x8>
    d982:	90 93 23 20 	sts	0x2023, r25	; 0x802023 <g_twi1_packet+0x9>
    d986:	6a e1       	ldi	r22, 0x1A	; 26
    d988:	70 e2       	ldi	r23, 0x20	; 32
    d98a:	80 ea       	ldi	r24, 0xA0	; 160
    d98c:	94 e0       	ldi	r25, 0x04	; 4
    d98e:	0e 94 04 5f 	call	0xbe08	; 0xbe08 <twi_master_write>
    d992:	89 83       	std	Y+1, r24	; 0x01
    d994:	89 81       	ldd	r24, Y+1	; 0x01
    d996:	88 23       	and	r24, r24
    d998:	09 f0       	breq	.+2      	; 0xd99c <init_twi1_gyro+0x5ca>
    d99a:	f6 c2       	rjmp	.+1516   	; 0xdf88 <init_twi1_gyro+0xbb6>
    d99c:	8c e0       	ldi	r24, 0x0C	; 12
    d99e:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    d9a2:	80 e1       	ldi	r24, 0x10	; 16
    d9a4:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    d9a8:	81 e0       	ldi	r24, 0x01	; 1
    d9aa:	90 e0       	ldi	r25, 0x00	; 0
    d9ac:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    d9b0:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    d9b4:	83 e0       	ldi	r24, 0x03	; 3
    d9b6:	90 e0       	ldi	r25, 0x00	; 0
    d9b8:	80 93 22 20 	sts	0x2022, r24	; 0x802022 <g_twi1_packet+0x8>
    d9bc:	90 93 23 20 	sts	0x2023, r25	; 0x802023 <g_twi1_packet+0x9>
    d9c0:	6a e1       	ldi	r22, 0x1A	; 26
    d9c2:	70 e2       	ldi	r23, 0x20	; 32
    d9c4:	80 ea       	ldi	r24, 0xA0	; 160
    d9c6:	94 e0       	ldi	r25, 0x04	; 4
    d9c8:	0e 94 ec 5e 	call	0xbdd8	; 0xbdd8 <twi_master_read>
    d9cc:	89 83       	std	Y+1, r24	; 0x01
    d9ce:	89 81       	ldd	r24, Y+1	; 0x01
    d9d0:	88 23       	and	r24, r24
    d9d2:	09 f0       	breq	.+2      	; 0xd9d6 <init_twi1_gyro+0x604>
    d9d4:	db c2       	rjmp	.+1462   	; 0xdf8c <init_twi1_gyro+0xbba>
    d9d6:	80 91 83 2c 	lds	r24, 0x2C83	; 0x802c83 <g_twi1_m_data>
    d9da:	80 93 97 29 	sts	0x2997, r24	; 0x802997 <g_twi1_gyro_2_asax>
    d9de:	80 91 84 2c 	lds	r24, 0x2C84	; 0x802c84 <g_twi1_m_data+0x1>
    d9e2:	80 93 98 29 	sts	0x2998, r24	; 0x802998 <g_twi1_gyro_2_asay>
    d9e6:	80 91 85 2c 	lds	r24, 0x2C85	; 0x802c85 <g_twi1_m_data+0x2>
    d9ea:	80 93 99 29 	sts	0x2999, r24	; 0x802999 <g_twi1_gyro_2_asaz>
    d9ee:	8c e0       	ldi	r24, 0x0C	; 12
    d9f0:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    d9f4:	8a e0       	ldi	r24, 0x0A	; 10
    d9f6:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    d9fa:	81 e0       	ldi	r24, 0x01	; 1
    d9fc:	90 e0       	ldi	r25, 0x00	; 0
    d9fe:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    da02:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    da06:	80 e1       	ldi	r24, 0x10	; 16
    da08:	80 93 83 2c 	sts	0x2C83, r24	; 0x802c83 <g_twi1_m_data>
    da0c:	81 e0       	ldi	r24, 0x01	; 1
    da0e:	90 e0       	ldi	r25, 0x00	; 0
    da10:	80 93 22 20 	sts	0x2022, r24	; 0x802022 <g_twi1_packet+0x8>
    da14:	90 93 23 20 	sts	0x2023, r25	; 0x802023 <g_twi1_packet+0x9>
    da18:	6a e1       	ldi	r22, 0x1A	; 26
    da1a:	70 e2       	ldi	r23, 0x20	; 32
    da1c:	80 ea       	ldi	r24, 0xA0	; 160
    da1e:	94 e0       	ldi	r25, 0x04	; 4
    da20:	0e 94 04 5f 	call	0xbe08	; 0xbe08 <twi_master_write>
    da24:	89 83       	std	Y+1, r24	; 0x01
    da26:	89 81       	ldd	r24, Y+1	; 0x01
    da28:	88 23       	and	r24, r24
    da2a:	09 f0       	breq	.+2      	; 0xda2e <init_twi1_gyro+0x65c>
    da2c:	b1 c2       	rjmp	.+1378   	; 0xdf90 <init_twi1_gyro+0xbbe>
    da2e:	0e 94 a1 5d 	call	0xbb42	; 0xbb42 <sysclk_get_cpu_hz>
    da32:	dc 01       	movw	r26, r24
    da34:	cb 01       	movw	r24, r22
    da36:	9c 01       	movw	r18, r24
    da38:	ad 01       	movw	r20, r26
    da3a:	60 e0       	ldi	r22, 0x00	; 0
    da3c:	70 e0       	ldi	r23, 0x00	; 0
    da3e:	cb 01       	movw	r24, r22
    da40:	82 2e       	mov	r8, r18
    da42:	93 2e       	mov	r9, r19
    da44:	a4 2e       	mov	r10, r20
    da46:	b5 2e       	mov	r11, r21
    da48:	c6 2e       	mov	r12, r22
    da4a:	d7 2e       	mov	r13, r23
    da4c:	e8 2e       	mov	r14, r24
    da4e:	f9 2e       	mov	r15, r25
    da50:	28 2d       	mov	r18, r8
    da52:	39 2d       	mov	r19, r9
    da54:	4a 2d       	mov	r20, r10
    da56:	5b 2d       	mov	r21, r11
    da58:	6c 2d       	mov	r22, r12
    da5a:	7d 2d       	mov	r23, r13
    da5c:	8e 2d       	mov	r24, r14
    da5e:	9f 2d       	mov	r25, r15
    da60:	01 e0       	ldi	r16, 0x01	; 1
    da62:	0f 94 80 2e 	call	0x25d00	; 0x25d00 <__ashldi3>
    da66:	2c a3       	std	Y+36, r18	; 0x24
    da68:	3d a3       	std	Y+37, r19	; 0x25
    da6a:	4e a3       	std	Y+38, r20	; 0x26
    da6c:	5f a3       	std	Y+39, r21	; 0x27
    da6e:	68 a7       	std	Y+40, r22	; 0x28
    da70:	79 a7       	std	Y+41, r23	; 0x29
    da72:	8a a7       	std	Y+42, r24	; 0x2a
    da74:	9b a7       	std	Y+43, r25	; 0x2b
    da76:	8c a0       	ldd	r8, Y+36	; 0x24
    da78:	9d a0       	ldd	r9, Y+37	; 0x25
    da7a:	ae a0       	ldd	r10, Y+38	; 0x26
    da7c:	bf a0       	ldd	r11, Y+39	; 0x27
    da7e:	c8 a4       	ldd	r12, Y+40	; 0x28
    da80:	d9 a4       	ldd	r13, Y+41	; 0x29
    da82:	ea a4       	ldd	r14, Y+42	; 0x2a
    da84:	fb a4       	ldd	r15, Y+43	; 0x2b
    da86:	28 2d       	mov	r18, r8
    da88:	39 2d       	mov	r19, r9
    da8a:	4a 2d       	mov	r20, r10
    da8c:	5b 2d       	mov	r21, r11
    da8e:	6c 2d       	mov	r22, r12
    da90:	7d 2d       	mov	r23, r13
    da92:	8e 2d       	mov	r24, r14
    da94:	9f 2d       	mov	r25, r15
    da96:	02 e0       	ldi	r16, 0x02	; 2
    da98:	0f 94 80 2e 	call	0x25d00	; 0x25d00 <__ashldi3>
    da9c:	2c a7       	std	Y+44, r18	; 0x2c
    da9e:	3d a7       	std	Y+45, r19	; 0x2d
    daa0:	4e a7       	std	Y+46, r20	; 0x2e
    daa2:	5f a7       	std	Y+47, r21	; 0x2f
    daa4:	68 ab       	std	Y+48, r22	; 0x30
    daa6:	79 ab       	std	Y+49, r23	; 0x31
    daa8:	8a ab       	std	Y+50, r24	; 0x32
    daaa:	9b ab       	std	Y+51, r25	; 0x33
    daac:	28 2d       	mov	r18, r8
    daae:	39 2d       	mov	r19, r9
    dab0:	4a 2d       	mov	r20, r10
    dab2:	5b 2d       	mov	r21, r11
    dab4:	6c 2d       	mov	r22, r12
    dab6:	7d 2d       	mov	r23, r13
    dab8:	8e 2d       	mov	r24, r14
    daba:	9f 2d       	mov	r25, r15
    dabc:	ac a4       	ldd	r10, Y+44	; 0x2c
    dabe:	bd a4       	ldd	r11, Y+45	; 0x2d
    dac0:	ce a4       	ldd	r12, Y+46	; 0x2e
    dac2:	df a4       	ldd	r13, Y+47	; 0x2f
    dac4:	e8 a8       	ldd	r14, Y+48	; 0x30
    dac6:	f9 a8       	ldd	r15, Y+49	; 0x31
    dac8:	0a a9       	ldd	r16, Y+50	; 0x32
    daca:	1b a9       	ldd	r17, Y+51	; 0x33
    dacc:	0f 94 b7 2e 	call	0x25d6e	; 0x25d6e <__adddi3>
    dad0:	22 2e       	mov	r2, r18
    dad2:	33 2e       	mov	r3, r19
    dad4:	44 2e       	mov	r4, r20
    dad6:	55 2e       	mov	r5, r21
    dad8:	66 2e       	mov	r6, r22
    dada:	77 2e       	mov	r7, r23
    dadc:	88 2e       	mov	r8, r24
    dade:	99 2e       	mov	r9, r25
    dae0:	0f 2e       	mov	r0, r31
    dae2:	f6 e0       	ldi	r31, 0x06	; 6
    dae4:	af 2e       	mov	r10, r31
    dae6:	f0 2d       	mov	r31, r0
    dae8:	b1 2c       	mov	r11, r1
    daea:	c1 2c       	mov	r12, r1
    daec:	d1 2c       	mov	r13, r1
    daee:	e1 2c       	mov	r14, r1
    daf0:	f1 2c       	mov	r15, r1
    daf2:	00 e0       	ldi	r16, 0x00	; 0
    daf4:	10 e0       	ldi	r17, 0x00	; 0
    daf6:	22 2d       	mov	r18, r2
    daf8:	33 2d       	mov	r19, r3
    dafa:	44 2d       	mov	r20, r4
    dafc:	55 2d       	mov	r21, r5
    dafe:	66 2d       	mov	r22, r6
    db00:	77 2d       	mov	r23, r7
    db02:	88 2d       	mov	r24, r8
    db04:	99 2d       	mov	r25, r9
    db06:	0f 94 e3 2d 	call	0x25bc6	; 0x25bc6 <__udivdi3>
    db0a:	22 2e       	mov	r2, r18
    db0c:	33 2e       	mov	r3, r19
    db0e:	44 2e       	mov	r4, r20
    db10:	55 2e       	mov	r5, r21
    db12:	66 2e       	mov	r6, r22
    db14:	77 2e       	mov	r7, r23
    db16:	88 2e       	mov	r8, r24
    db18:	99 2e       	mov	r9, r25
    db1a:	a2 2c       	mov	r10, r2
    db1c:	b3 2c       	mov	r11, r3
    db1e:	c4 2c       	mov	r12, r4
    db20:	d5 2c       	mov	r13, r5
    db22:	e6 2c       	mov	r14, r6
    db24:	f7 2c       	mov	r15, r7
    db26:	08 2d       	mov	r16, r8
    db28:	19 2d       	mov	r17, r9
    db2a:	2a 2d       	mov	r18, r10
    db2c:	3b 2d       	mov	r19, r11
    db2e:	4c 2d       	mov	r20, r12
    db30:	5d 2d       	mov	r21, r13
    db32:	6e 2d       	mov	r22, r14
    db34:	7f 2d       	mov	r23, r15
    db36:	80 2f       	mov	r24, r16
    db38:	91 2f       	mov	r25, r17
    db3a:	29 51       	subi	r18, 0x19	; 25
    db3c:	3c 4f       	sbci	r19, 0xFC	; 252
    db3e:	4f 4f       	sbci	r20, 0xFF	; 255
    db40:	5f 4f       	sbci	r21, 0xFF	; 255
    db42:	6f 4f       	sbci	r22, 0xFF	; 255
    db44:	7f 4f       	sbci	r23, 0xFF	; 255
    db46:	8f 4f       	sbci	r24, 0xFF	; 255
    db48:	9f 4f       	sbci	r25, 0xFF	; 255
    db4a:	a2 2e       	mov	r10, r18
    db4c:	b3 2e       	mov	r11, r19
    db4e:	c4 2e       	mov	r12, r20
    db50:	d5 2e       	mov	r13, r21
    db52:	e6 2e       	mov	r14, r22
    db54:	f7 2e       	mov	r15, r23
    db56:	08 2f       	mov	r16, r24
    db58:	19 2f       	mov	r17, r25
    db5a:	2a 2d       	mov	r18, r10
    db5c:	3b 2d       	mov	r19, r11
    db5e:	4c 2d       	mov	r20, r12
    db60:	5d 2d       	mov	r21, r13
    db62:	6e 2d       	mov	r22, r14
    db64:	7f 2d       	mov	r23, r15
    db66:	80 2f       	mov	r24, r16
    db68:	91 2f       	mov	r25, r17
    db6a:	0f 94 24 26 	call	0x24c48	; 0x24c48 <__floatundisf>
    db6e:	dc 01       	movw	r26, r24
    db70:	cb 01       	movw	r24, r22
    db72:	20 e0       	ldi	r18, 0x00	; 0
    db74:	30 e0       	ldi	r19, 0x00	; 0
    db76:	4a e7       	ldi	r20, 0x7A	; 122
    db78:	54 e4       	ldi	r21, 0x44	; 68
    db7a:	bc 01       	movw	r22, r24
    db7c:	cd 01       	movw	r24, r26
    db7e:	0f 94 14 25 	call	0x24a28	; 0x24a28 <__divsf3>
    db82:	dc 01       	movw	r26, r24
    db84:	cb 01       	movw	r24, r22
    db86:	bc 01       	movw	r22, r24
    db88:	cd 01       	movw	r24, r26
    db8a:	0f 94 81 25 	call	0x24b02	; 0x24b02 <__fixunssfdi>
    db8e:	a2 2e       	mov	r10, r18
    db90:	b3 2e       	mov	r11, r19
    db92:	c4 2e       	mov	r12, r20
    db94:	d5 2e       	mov	r13, r21
    db96:	e6 2e       	mov	r14, r22
    db98:	f7 2e       	mov	r15, r23
    db9a:	08 2f       	mov	r16, r24
    db9c:	19 2f       	mov	r17, r25
    db9e:	d6 01       	movw	r26, r12
    dba0:	c5 01       	movw	r24, r10
    dba2:	bc 01       	movw	r22, r24
    dba4:	cd 01       	movw	r24, r26
    dba6:	0e 94 e1 5e 	call	0xbdc2	; 0xbdc2 <__portable_avr_delay_cycles>
    dbaa:	8c e0       	ldi	r24, 0x0C	; 12
    dbac:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    dbb0:	8a e0       	ldi	r24, 0x0A	; 10
    dbb2:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    dbb6:	81 e0       	ldi	r24, 0x01	; 1
    dbb8:	90 e0       	ldi	r25, 0x00	; 0
    dbba:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    dbbe:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    dbc2:	82 e1       	ldi	r24, 0x12	; 18
    dbc4:	80 93 83 2c 	sts	0x2C83, r24	; 0x802c83 <g_twi1_m_data>
    dbc8:	81 e0       	ldi	r24, 0x01	; 1
    dbca:	90 e0       	ldi	r25, 0x00	; 0
    dbcc:	80 93 22 20 	sts	0x2022, r24	; 0x802022 <g_twi1_packet+0x8>
    dbd0:	90 93 23 20 	sts	0x2023, r25	; 0x802023 <g_twi1_packet+0x9>
    dbd4:	6a e1       	ldi	r22, 0x1A	; 26
    dbd6:	70 e2       	ldi	r23, 0x20	; 32
    dbd8:	80 ea       	ldi	r24, 0xA0	; 160
    dbda:	94 e0       	ldi	r25, 0x04	; 4
    dbdc:	0e 94 04 5f 	call	0xbe08	; 0xbe08 <twi_master_write>
    dbe0:	89 83       	std	Y+1, r24	; 0x01
    dbe2:	89 81       	ldd	r24, Y+1	; 0x01
    dbe4:	88 23       	and	r24, r24
    dbe6:	09 f0       	breq	.+2      	; 0xdbea <init_twi1_gyro+0x818>
    dbe8:	d5 c1       	rjmp	.+938    	; 0xdf94 <init_twi1_gyro+0xbc2>
    dbea:	2c db       	rcall	.-2472   	; 0xd244 <twi1_gyro_gyro_offset_set>
    dbec:	89 83       	std	Y+1, r24	; 0x01
    dbee:	89 81       	ldd	r24, Y+1	; 0x01
    dbf0:	88 23       	and	r24, r24
    dbf2:	09 f0       	breq	.+2      	; 0xdbf6 <init_twi1_gyro+0x824>
    dbf4:	d1 c1       	rjmp	.+930    	; 0xdf98 <init_twi1_gyro+0xbc6>
    dbf6:	72 db       	rcall	.-2332   	; 0xd2dc <twi1_gyro_accel_offset_set>
    dbf8:	89 83       	std	Y+1, r24	; 0x01
    dbfa:	89 81       	ldd	r24, Y+1	; 0x01
    dbfc:	88 23       	and	r24, r24
    dbfe:	09 f0       	breq	.+2      	; 0xdc02 <init_twi1_gyro+0x830>
    dc00:	cd c1       	rjmp	.+922    	; 0xdf9c <init_twi1_gyro+0xbca>
    dc02:	88 e6       	ldi	r24, 0x68	; 104
    dc04:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    dc08:	89 e1       	ldi	r24, 0x19	; 25
    dc0a:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    dc0e:	81 e0       	ldi	r24, 0x01	; 1
    dc10:	90 e0       	ldi	r25, 0x00	; 0
    dc12:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    dc16:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    dc1a:	83 e6       	ldi	r24, 0x63	; 99
    dc1c:	80 93 83 2c 	sts	0x2C83, r24	; 0x802c83 <g_twi1_m_data>
    dc20:	81 e0       	ldi	r24, 0x01	; 1
    dc22:	90 e0       	ldi	r25, 0x00	; 0
    dc24:	80 93 22 20 	sts	0x2022, r24	; 0x802022 <g_twi1_packet+0x8>
    dc28:	90 93 23 20 	sts	0x2023, r25	; 0x802023 <g_twi1_packet+0x9>
    dc2c:	6a e1       	ldi	r22, 0x1A	; 26
    dc2e:	70 e2       	ldi	r23, 0x20	; 32
    dc30:	80 ea       	ldi	r24, 0xA0	; 160
    dc32:	94 e0       	ldi	r25, 0x04	; 4
    dc34:	0e 94 04 5f 	call	0xbe08	; 0xbe08 <twi_master_write>
    dc38:	89 83       	std	Y+1, r24	; 0x01
    dc3a:	89 81       	ldd	r24, Y+1	; 0x01
    dc3c:	88 23       	and	r24, r24
    dc3e:	09 f0       	breq	.+2      	; 0xdc42 <init_twi1_gyro+0x870>
    dc40:	af c1       	rjmp	.+862    	; 0xdfa0 <init_twi1_gyro+0xbce>
    dc42:	88 e6       	ldi	r24, 0x68	; 104
    dc44:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    dc48:	8a e1       	ldi	r24, 0x1A	; 26
    dc4a:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    dc4e:	81 e0       	ldi	r24, 0x01	; 1
    dc50:	90 e0       	ldi	r25, 0x00	; 0
    dc52:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    dc56:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    dc5a:	86 e0       	ldi	r24, 0x06	; 6
    dc5c:	80 93 83 2c 	sts	0x2C83, r24	; 0x802c83 <g_twi1_m_data>
    dc60:	81 e0       	ldi	r24, 0x01	; 1
    dc62:	90 e0       	ldi	r25, 0x00	; 0
    dc64:	80 93 22 20 	sts	0x2022, r24	; 0x802022 <g_twi1_packet+0x8>
    dc68:	90 93 23 20 	sts	0x2023, r25	; 0x802023 <g_twi1_packet+0x9>
    dc6c:	6a e1       	ldi	r22, 0x1A	; 26
    dc6e:	70 e2       	ldi	r23, 0x20	; 32
    dc70:	80 ea       	ldi	r24, 0xA0	; 160
    dc72:	94 e0       	ldi	r25, 0x04	; 4
    dc74:	0e 94 04 5f 	call	0xbe08	; 0xbe08 <twi_master_write>
    dc78:	89 83       	std	Y+1, r24	; 0x01
    dc7a:	89 81       	ldd	r24, Y+1	; 0x01
    dc7c:	88 23       	and	r24, r24
    dc7e:	09 f0       	breq	.+2      	; 0xdc82 <init_twi1_gyro+0x8b0>
    dc80:	91 c1       	rjmp	.+802    	; 0xdfa4 <init_twi1_gyro+0xbd2>
    dc82:	88 e6       	ldi	r24, 0x68	; 104
    dc84:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    dc88:	8d e1       	ldi	r24, 0x1D	; 29
    dc8a:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    dc8e:	81 e0       	ldi	r24, 0x01	; 1
    dc90:	90 e0       	ldi	r25, 0x00	; 0
    dc92:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    dc96:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    dc9a:	86 e0       	ldi	r24, 0x06	; 6
    dc9c:	80 93 83 2c 	sts	0x2C83, r24	; 0x802c83 <g_twi1_m_data>
    dca0:	81 e0       	ldi	r24, 0x01	; 1
    dca2:	90 e0       	ldi	r25, 0x00	; 0
    dca4:	80 93 22 20 	sts	0x2022, r24	; 0x802022 <g_twi1_packet+0x8>
    dca8:	90 93 23 20 	sts	0x2023, r25	; 0x802023 <g_twi1_packet+0x9>
    dcac:	6a e1       	ldi	r22, 0x1A	; 26
    dcae:	70 e2       	ldi	r23, 0x20	; 32
    dcb0:	80 ea       	ldi	r24, 0xA0	; 160
    dcb2:	94 e0       	ldi	r25, 0x04	; 4
    dcb4:	0e 94 04 5f 	call	0xbe08	; 0xbe08 <twi_master_write>
    dcb8:	89 83       	std	Y+1, r24	; 0x01
    dcba:	89 81       	ldd	r24, Y+1	; 0x01
    dcbc:	88 23       	and	r24, r24
    dcbe:	09 f0       	breq	.+2      	; 0xdcc2 <init_twi1_gyro+0x8f0>
    dcc0:	73 c1       	rjmp	.+742    	; 0xdfa8 <init_twi1_gyro+0xbd6>
    dcc2:	88 e6       	ldi	r24, 0x68	; 104
    dcc4:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    dcc8:	8f e1       	ldi	r24, 0x1F	; 31
    dcca:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    dcce:	81 e0       	ldi	r24, 0x01	; 1
    dcd0:	90 e0       	ldi	r25, 0x00	; 0
    dcd2:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    dcd6:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    dcda:	89 e1       	ldi	r24, 0x19	; 25
    dcdc:	80 93 83 2c 	sts	0x2C83, r24	; 0x802c83 <g_twi1_m_data>
    dce0:	81 e0       	ldi	r24, 0x01	; 1
    dce2:	90 e0       	ldi	r25, 0x00	; 0
    dce4:	80 93 22 20 	sts	0x2022, r24	; 0x802022 <g_twi1_packet+0x8>
    dce8:	90 93 23 20 	sts	0x2023, r25	; 0x802023 <g_twi1_packet+0x9>
    dcec:	6a e1       	ldi	r22, 0x1A	; 26
    dcee:	70 e2       	ldi	r23, 0x20	; 32
    dcf0:	80 ea       	ldi	r24, 0xA0	; 160
    dcf2:	94 e0       	ldi	r25, 0x04	; 4
    dcf4:	0e 94 04 5f 	call	0xbe08	; 0xbe08 <twi_master_write>
    dcf8:	89 83       	std	Y+1, r24	; 0x01
    dcfa:	89 81       	ldd	r24, Y+1	; 0x01
    dcfc:	88 23       	and	r24, r24
    dcfe:	09 f0       	breq	.+2      	; 0xdd02 <init_twi1_gyro+0x930>
    dd00:	55 c1       	rjmp	.+682    	; 0xdfac <init_twi1_gyro+0xbda>
    dd02:	88 e6       	ldi	r24, 0x68	; 104
    dd04:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    dd08:	8a e6       	ldi	r24, 0x6A	; 106
    dd0a:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    dd0e:	81 e0       	ldi	r24, 0x01	; 1
    dd10:	90 e0       	ldi	r25, 0x00	; 0
    dd12:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    dd16:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    dd1a:	81 e0       	ldi	r24, 0x01	; 1
    dd1c:	80 93 83 2c 	sts	0x2C83, r24	; 0x802c83 <g_twi1_m_data>
    dd20:	81 e0       	ldi	r24, 0x01	; 1
    dd22:	90 e0       	ldi	r25, 0x00	; 0
    dd24:	80 93 22 20 	sts	0x2022, r24	; 0x802022 <g_twi1_packet+0x8>
    dd28:	90 93 23 20 	sts	0x2023, r25	; 0x802023 <g_twi1_packet+0x9>
    dd2c:	6a e1       	ldi	r22, 0x1A	; 26
    dd2e:	70 e2       	ldi	r23, 0x20	; 32
    dd30:	80 ea       	ldi	r24, 0xA0	; 160
    dd32:	94 e0       	ldi	r25, 0x04	; 4
    dd34:	0e 94 04 5f 	call	0xbe08	; 0xbe08 <twi_master_write>
    dd38:	89 83       	std	Y+1, r24	; 0x01
    dd3a:	89 81       	ldd	r24, Y+1	; 0x01
    dd3c:	88 23       	and	r24, r24
    dd3e:	09 f0       	breq	.+2      	; 0xdd42 <init_twi1_gyro+0x970>
    dd40:	37 c1       	rjmp	.+622    	; 0xdfb0 <init_twi1_gyro+0xbde>
    dd42:	0e 94 a1 5d 	call	0xbb42	; 0xbb42 <sysclk_get_cpu_hz>
    dd46:	dc 01       	movw	r26, r24
    dd48:	cb 01       	movw	r24, r22
    dd4a:	9c 01       	movw	r18, r24
    dd4c:	ad 01       	movw	r20, r26
    dd4e:	60 e0       	ldi	r22, 0x00	; 0
    dd50:	70 e0       	ldi	r23, 0x00	; 0
    dd52:	cb 01       	movw	r24, r22
    dd54:	82 2e       	mov	r8, r18
    dd56:	93 2e       	mov	r9, r19
    dd58:	a4 2e       	mov	r10, r20
    dd5a:	b5 2e       	mov	r11, r21
    dd5c:	c6 2e       	mov	r12, r22
    dd5e:	d7 2e       	mov	r13, r23
    dd60:	e8 2e       	mov	r14, r24
    dd62:	f9 2e       	mov	r15, r25
    dd64:	28 2d       	mov	r18, r8
    dd66:	39 2d       	mov	r19, r9
    dd68:	4a 2d       	mov	r20, r10
    dd6a:	5b 2d       	mov	r21, r11
    dd6c:	6c 2d       	mov	r22, r12
    dd6e:	7d 2d       	mov	r23, r13
    dd70:	8e 2d       	mov	r24, r14
    dd72:	9f 2d       	mov	r25, r15
    dd74:	01 e0       	ldi	r16, 0x01	; 1
    dd76:	0f 94 80 2e 	call	0x25d00	; 0x25d00 <__ashldi3>
    dd7a:	2c ab       	std	Y+52, r18	; 0x34
    dd7c:	3d ab       	std	Y+53, r19	; 0x35
    dd7e:	4e ab       	std	Y+54, r20	; 0x36
    dd80:	5f ab       	std	Y+55, r21	; 0x37
    dd82:	68 af       	std	Y+56, r22	; 0x38
    dd84:	79 af       	std	Y+57, r23	; 0x39
    dd86:	8a af       	std	Y+58, r24	; 0x3a
    dd88:	9b af       	std	Y+59, r25	; 0x3b
    dd8a:	8c a8       	ldd	r8, Y+52	; 0x34
    dd8c:	9d a8       	ldd	r9, Y+53	; 0x35
    dd8e:	ae a8       	ldd	r10, Y+54	; 0x36
    dd90:	bf a8       	ldd	r11, Y+55	; 0x37
    dd92:	c8 ac       	ldd	r12, Y+56	; 0x38
    dd94:	d9 ac       	ldd	r13, Y+57	; 0x39
    dd96:	ea ac       	ldd	r14, Y+58	; 0x3a
    dd98:	fb ac       	ldd	r15, Y+59	; 0x3b
    dd9a:	28 2d       	mov	r18, r8
    dd9c:	39 2d       	mov	r19, r9
    dd9e:	4a 2d       	mov	r20, r10
    dda0:	5b 2d       	mov	r21, r11
    dda2:	6c 2d       	mov	r22, r12
    dda4:	7d 2d       	mov	r23, r13
    dda6:	8e 2d       	mov	r24, r14
    dda8:	9f 2d       	mov	r25, r15
    ddaa:	02 e0       	ldi	r16, 0x02	; 2
    ddac:	0f 94 80 2e 	call	0x25d00	; 0x25d00 <__ashldi3>
    ddb0:	2c af       	std	Y+60, r18	; 0x3c
    ddb2:	3d af       	std	Y+61, r19	; 0x3d
    ddb4:	4e af       	std	Y+62, r20	; 0x3e
    ddb6:	5f af       	std	Y+63, r21	; 0x3f
    ddb8:	21 96       	adiw	r28, 0x01	; 1
    ddba:	6f af       	std	Y+63, r22	; 0x3f
    ddbc:	21 97       	sbiw	r28, 0x01	; 1
    ddbe:	22 96       	adiw	r28, 0x02	; 2
    ddc0:	7f af       	std	Y+63, r23	; 0x3f
    ddc2:	22 97       	sbiw	r28, 0x02	; 2
    ddc4:	23 96       	adiw	r28, 0x03	; 3
    ddc6:	8f af       	std	Y+63, r24	; 0x3f
    ddc8:	23 97       	sbiw	r28, 0x03	; 3
    ddca:	24 96       	adiw	r28, 0x04	; 4
    ddcc:	9f af       	std	Y+63, r25	; 0x3f
    ddce:	24 97       	sbiw	r28, 0x04	; 4
    ddd0:	28 2d       	mov	r18, r8
    ddd2:	39 2d       	mov	r19, r9
    ddd4:	4a 2d       	mov	r20, r10
    ddd6:	5b 2d       	mov	r21, r11
    ddd8:	6c 2d       	mov	r22, r12
    ddda:	7d 2d       	mov	r23, r13
    dddc:	8e 2d       	mov	r24, r14
    ddde:	9f 2d       	mov	r25, r15
    dde0:	ac ac       	ldd	r10, Y+60	; 0x3c
    dde2:	bd ac       	ldd	r11, Y+61	; 0x3d
    dde4:	ce ac       	ldd	r12, Y+62	; 0x3e
    dde6:	df ac       	ldd	r13, Y+63	; 0x3f
    dde8:	21 96       	adiw	r28, 0x01	; 1
    ddea:	ef ac       	ldd	r14, Y+63	; 0x3f
    ddec:	21 97       	sbiw	r28, 0x01	; 1
    ddee:	22 96       	adiw	r28, 0x02	; 2
    ddf0:	ff ac       	ldd	r15, Y+63	; 0x3f
    ddf2:	22 97       	sbiw	r28, 0x02	; 2
    ddf4:	23 96       	adiw	r28, 0x03	; 3
    ddf6:	0f ad       	ldd	r16, Y+63	; 0x3f
    ddf8:	23 97       	sbiw	r28, 0x03	; 3
    ddfa:	24 96       	adiw	r28, 0x04	; 4
    ddfc:	1f ad       	ldd	r17, Y+63	; 0x3f
    ddfe:	24 97       	sbiw	r28, 0x04	; 4
    de00:	0f 94 b7 2e 	call	0x25d6e	; 0x25d6e <__adddi3>
    de04:	22 2e       	mov	r2, r18
    de06:	33 2e       	mov	r3, r19
    de08:	44 2e       	mov	r4, r20
    de0a:	55 2e       	mov	r5, r21
    de0c:	66 2e       	mov	r6, r22
    de0e:	77 2e       	mov	r7, r23
    de10:	88 2e       	mov	r8, r24
    de12:	99 2e       	mov	r9, r25
    de14:	0f 2e       	mov	r0, r31
    de16:	f6 e0       	ldi	r31, 0x06	; 6
    de18:	af 2e       	mov	r10, r31
    de1a:	f0 2d       	mov	r31, r0
    de1c:	b1 2c       	mov	r11, r1
    de1e:	c1 2c       	mov	r12, r1
    de20:	d1 2c       	mov	r13, r1
    de22:	e1 2c       	mov	r14, r1
    de24:	f1 2c       	mov	r15, r1
    de26:	00 e0       	ldi	r16, 0x00	; 0
    de28:	10 e0       	ldi	r17, 0x00	; 0
    de2a:	22 2d       	mov	r18, r2
    de2c:	33 2d       	mov	r19, r3
    de2e:	44 2d       	mov	r20, r4
    de30:	55 2d       	mov	r21, r5
    de32:	66 2d       	mov	r22, r6
    de34:	77 2d       	mov	r23, r7
    de36:	88 2d       	mov	r24, r8
    de38:	99 2d       	mov	r25, r9
    de3a:	0f 94 e3 2d 	call	0x25bc6	; 0x25bc6 <__udivdi3>
    de3e:	22 2e       	mov	r2, r18
    de40:	33 2e       	mov	r3, r19
    de42:	44 2e       	mov	r4, r20
    de44:	55 2e       	mov	r5, r21
    de46:	66 2e       	mov	r6, r22
    de48:	77 2e       	mov	r7, r23
    de4a:	88 2e       	mov	r8, r24
    de4c:	99 2e       	mov	r9, r25
    de4e:	a2 2c       	mov	r10, r2
    de50:	b3 2c       	mov	r11, r3
    de52:	c4 2c       	mov	r12, r4
    de54:	d5 2c       	mov	r13, r5
    de56:	e6 2c       	mov	r14, r6
    de58:	f7 2c       	mov	r15, r7
    de5a:	08 2d       	mov	r16, r8
    de5c:	19 2d       	mov	r17, r9
    de5e:	2a 2d       	mov	r18, r10
    de60:	3b 2d       	mov	r19, r11
    de62:	4c 2d       	mov	r20, r12
    de64:	5d 2d       	mov	r21, r13
    de66:	6e 2d       	mov	r22, r14
    de68:	7f 2d       	mov	r23, r15
    de6a:	80 2f       	mov	r24, r16
    de6c:	91 2f       	mov	r25, r17
    de6e:	29 51       	subi	r18, 0x19	; 25
    de70:	3c 4f       	sbci	r19, 0xFC	; 252
    de72:	4f 4f       	sbci	r20, 0xFF	; 255
    de74:	5f 4f       	sbci	r21, 0xFF	; 255
    de76:	6f 4f       	sbci	r22, 0xFF	; 255
    de78:	7f 4f       	sbci	r23, 0xFF	; 255
    de7a:	8f 4f       	sbci	r24, 0xFF	; 255
    de7c:	9f 4f       	sbci	r25, 0xFF	; 255
    de7e:	a2 2e       	mov	r10, r18
    de80:	b3 2e       	mov	r11, r19
    de82:	c4 2e       	mov	r12, r20
    de84:	d5 2e       	mov	r13, r21
    de86:	e6 2e       	mov	r14, r22
    de88:	f7 2e       	mov	r15, r23
    de8a:	08 2f       	mov	r16, r24
    de8c:	19 2f       	mov	r17, r25
    de8e:	2a 2d       	mov	r18, r10
    de90:	3b 2d       	mov	r19, r11
    de92:	4c 2d       	mov	r20, r12
    de94:	5d 2d       	mov	r21, r13
    de96:	6e 2d       	mov	r22, r14
    de98:	7f 2d       	mov	r23, r15
    de9a:	80 2f       	mov	r24, r16
    de9c:	91 2f       	mov	r25, r17
    de9e:	0f 94 24 26 	call	0x24c48	; 0x24c48 <__floatundisf>
    dea2:	dc 01       	movw	r26, r24
    dea4:	cb 01       	movw	r24, r22
    dea6:	20 e0       	ldi	r18, 0x00	; 0
    dea8:	30 e0       	ldi	r19, 0x00	; 0
    deaa:	4a e7       	ldi	r20, 0x7A	; 122
    deac:	54 e4       	ldi	r21, 0x44	; 68
    deae:	bc 01       	movw	r22, r24
    deb0:	cd 01       	movw	r24, r26
    deb2:	0f 94 14 25 	call	0x24a28	; 0x24a28 <__divsf3>
    deb6:	dc 01       	movw	r26, r24
    deb8:	cb 01       	movw	r24, r22
    deba:	bc 01       	movw	r22, r24
    debc:	cd 01       	movw	r24, r26
    debe:	0f 94 81 25 	call	0x24b02	; 0x24b02 <__fixunssfdi>
    dec2:	a2 2e       	mov	r10, r18
    dec4:	b3 2e       	mov	r11, r19
    dec6:	c4 2e       	mov	r12, r20
    dec8:	d5 2e       	mov	r13, r21
    deca:	e6 2e       	mov	r14, r22
    decc:	f7 2e       	mov	r15, r23
    dece:	08 2f       	mov	r16, r24
    ded0:	19 2f       	mov	r17, r25
    ded2:	d6 01       	movw	r26, r12
    ded4:	c5 01       	movw	r24, r10
    ded6:	bc 01       	movw	r22, r24
    ded8:	cd 01       	movw	r24, r26
    deda:	0e 94 e1 5e 	call	0xbdc2	; 0xbdc2 <__portable_avr_delay_cycles>
    dede:	81 e0       	ldi	r24, 0x01	; 1
    dee0:	80 93 5a 29 	sts	0x295A, r24	; 0x80295a <g_twi1_gyro_valid>
    dee4:	89 ee       	ldi	r24, 0xE9	; 233
    dee6:	98 e3       	ldi	r25, 0x38	; 56
    dee8:	89 2f       	mov	r24, r25
    deea:	8f 93       	push	r24
    deec:	89 ee       	ldi	r24, 0xE9	; 233
    deee:	98 e3       	ldi	r25, 0x38	; 56
    def0:	8f 93       	push	r24
    def2:	1f 92       	push	r1
    def4:	80 e8       	ldi	r24, 0x80	; 128
    def6:	8f 93       	push	r24
    def8:	83 e0       	ldi	r24, 0x03	; 3
    defa:	9c e2       	ldi	r25, 0x2C	; 44
    defc:	89 2f       	mov	r24, r25
    defe:	8f 93       	push	r24
    df00:	83 e0       	ldi	r24, 0x03	; 3
    df02:	9c e2       	ldi	r25, 0x2C	; 44
    df04:	8f 93       	push	r24
    df06:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
    df0a:	0f 90       	pop	r0
    df0c:	0f 90       	pop	r0
    df0e:	0f 90       	pop	r0
    df10:	0f 90       	pop	r0
    df12:	0f 90       	pop	r0
    df14:	0f 90       	pop	r0
    df16:	8a 83       	std	Y+2, r24	; 0x02
    df18:	9b 83       	std	Y+3, r25	; 0x03
    df1a:	43 e0       	ldi	r20, 0x03	; 3
    df1c:	5c e2       	ldi	r21, 0x2C	; 44
    df1e:	68 e2       	ldi	r22, 0x28	; 40
    df20:	88 e0       	ldi	r24, 0x08	; 8
    df22:	0e 94 b4 88 	call	0x11168	; 0x11168 <task_twi2_lcd_str>
    df26:	8a e9       	ldi	r24, 0x9A	; 154
    df28:	98 e3       	ldi	r25, 0x38	; 56
    df2a:	89 2f       	mov	r24, r25
    df2c:	8f 93       	push	r24
    df2e:	8a e9       	ldi	r24, 0x9A	; 154
    df30:	98 e3       	ldi	r25, 0x38	; 56
    df32:	8f 93       	push	r24
    df34:	1f 92       	push	r1
    df36:	80 e8       	ldi	r24, 0x80	; 128
    df38:	8f 93       	push	r24
    df3a:	83 e0       	ldi	r24, 0x03	; 3
    df3c:	9c e2       	ldi	r25, 0x2C	; 44
    df3e:	89 2f       	mov	r24, r25
    df40:	8f 93       	push	r24
    df42:	83 e0       	ldi	r24, 0x03	; 3
    df44:	9c e2       	ldi	r25, 0x2C	; 44
    df46:	8f 93       	push	r24
    df48:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
    df4c:	0f 90       	pop	r0
    df4e:	0f 90       	pop	r0
    df50:	0f 90       	pop	r0
    df52:	0f 90       	pop	r0
    df54:	0f 90       	pop	r0
    df56:	0f 90       	pop	r0
    df58:	8a 83       	std	Y+2, r24	; 0x02
    df5a:	9b 83       	std	Y+3, r25	; 0x03
    df5c:	8a 81       	ldd	r24, Y+2	; 0x02
    df5e:	9b 81       	ldd	r25, Y+3	; 0x03
    df60:	81 38       	cpi	r24, 0x81	; 129
    df62:	91 05       	cpc	r25, r1
    df64:	10 f0       	brcs	.+4      	; 0xdf6a <init_twi1_gyro+0xb98>
    df66:	80 e8       	ldi	r24, 0x80	; 128
    df68:	90 e0       	ldi	r25, 0x00	; 0
    df6a:	40 e0       	ldi	r20, 0x00	; 0
    df6c:	68 2f       	mov	r22, r24
    df6e:	83 e0       	ldi	r24, 0x03	; 3
    df70:	9c e2       	ldi	r25, 0x2C	; 44
    df72:	0e 94 0a 3b 	call	0x7614	; 0x7614 <udi_write_tx_buf>
    df76:	4c c0       	rjmp	.+152    	; 0xe010 <init_twi1_gyro+0xc3e>
    df78:	00 00       	nop
    df7a:	1b c0       	rjmp	.+54     	; 0xdfb2 <init_twi1_gyro+0xbe0>
    df7c:	00 00       	nop
    df7e:	19 c0       	rjmp	.+50     	; 0xdfb2 <init_twi1_gyro+0xbe0>
    df80:	00 00       	nop
    df82:	17 c0       	rjmp	.+46     	; 0xdfb2 <init_twi1_gyro+0xbe0>
    df84:	00 00       	nop
    df86:	15 c0       	rjmp	.+42     	; 0xdfb2 <init_twi1_gyro+0xbe0>
    df88:	00 00       	nop
    df8a:	13 c0       	rjmp	.+38     	; 0xdfb2 <init_twi1_gyro+0xbe0>
    df8c:	00 00       	nop
    df8e:	11 c0       	rjmp	.+34     	; 0xdfb2 <init_twi1_gyro+0xbe0>
    df90:	00 00       	nop
    df92:	0f c0       	rjmp	.+30     	; 0xdfb2 <init_twi1_gyro+0xbe0>
    df94:	00 00       	nop
    df96:	0d c0       	rjmp	.+26     	; 0xdfb2 <init_twi1_gyro+0xbe0>
    df98:	00 00       	nop
    df9a:	0b c0       	rjmp	.+22     	; 0xdfb2 <init_twi1_gyro+0xbe0>
    df9c:	00 00       	nop
    df9e:	09 c0       	rjmp	.+18     	; 0xdfb2 <init_twi1_gyro+0xbe0>
    dfa0:	00 00       	nop
    dfa2:	07 c0       	rjmp	.+14     	; 0xdfb2 <init_twi1_gyro+0xbe0>
    dfa4:	00 00       	nop
    dfa6:	05 c0       	rjmp	.+10     	; 0xdfb2 <init_twi1_gyro+0xbe0>
    dfa8:	00 00       	nop
    dfaa:	03 c0       	rjmp	.+6      	; 0xdfb2 <init_twi1_gyro+0xbe0>
    dfac:	00 00       	nop
    dfae:	01 c0       	rjmp	.+2      	; 0xdfb2 <init_twi1_gyro+0xbe0>
    dfb0:	00 00       	nop
    dfb2:	89 81       	ldd	r24, Y+1	; 0x01
    dfb4:	08 2e       	mov	r0, r24
    dfb6:	00 0c       	add	r0, r0
    dfb8:	99 0b       	sbc	r25, r25
    dfba:	29 2f       	mov	r18, r25
    dfbc:	2f 93       	push	r18
    dfbe:	8f 93       	push	r24
    dfc0:	88 eb       	ldi	r24, 0xB8	; 184
    dfc2:	98 e3       	ldi	r25, 0x38	; 56
    dfc4:	89 2f       	mov	r24, r25
    dfc6:	8f 93       	push	r24
    dfc8:	88 eb       	ldi	r24, 0xB8	; 184
    dfca:	98 e3       	ldi	r25, 0x38	; 56
    dfcc:	8f 93       	push	r24
    dfce:	1f 92       	push	r1
    dfd0:	80 e8       	ldi	r24, 0x80	; 128
    dfd2:	8f 93       	push	r24
    dfd4:	83 e0       	ldi	r24, 0x03	; 3
    dfd6:	9c e2       	ldi	r25, 0x2C	; 44
    dfd8:	89 2f       	mov	r24, r25
    dfda:	8f 93       	push	r24
    dfdc:	83 e0       	ldi	r24, 0x03	; 3
    dfde:	9c e2       	ldi	r25, 0x2C	; 44
    dfe0:	8f 93       	push	r24
    dfe2:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
    dfe6:	2d b7       	in	r18, 0x3d	; 61
    dfe8:	3e b7       	in	r19, 0x3e	; 62
    dfea:	28 5f       	subi	r18, 0xF8	; 248
    dfec:	3f 4f       	sbci	r19, 0xFF	; 255
    dfee:	cd bf       	out	0x3d, r28	; 61
    dff0:	de bf       	out	0x3e, r29	; 62
    dff2:	8a 83       	std	Y+2, r24	; 0x02
    dff4:	9b 83       	std	Y+3, r25	; 0x03
    dff6:	8a 81       	ldd	r24, Y+2	; 0x02
    dff8:	9b 81       	ldd	r25, Y+3	; 0x03
    dffa:	81 38       	cpi	r24, 0x81	; 129
    dffc:	91 05       	cpc	r25, r1
    dffe:	10 f0       	brcs	.+4      	; 0xe004 <init_twi1_gyro+0xc32>
    e000:	80 e8       	ldi	r24, 0x80	; 128
    e002:	90 e0       	ldi	r25, 0x00	; 0
    e004:	40 e0       	ldi	r20, 0x00	; 0
    e006:	68 2f       	mov	r22, r24
    e008:	83 e0       	ldi	r24, 0x03	; 3
    e00a:	9c e2       	ldi	r25, 0x2C	; 44
    e00c:	0e 94 0a 3b 	call	0x7614	; 0x7614 <udi_write_tx_buf>
    e010:	cd 5b       	subi	r28, 0xBD	; 189
    e012:	df 4f       	sbci	r29, 0xFF	; 255
    e014:	cd bf       	out	0x3d, r28	; 61
    e016:	de bf       	out	0x3e, r29	; 62
    e018:	df 91       	pop	r29
    e01a:	cf 91       	pop	r28
    e01c:	1f 91       	pop	r17
    e01e:	0f 91       	pop	r16
    e020:	ff 90       	pop	r15
    e022:	ef 90       	pop	r14
    e024:	df 90       	pop	r13
    e026:	cf 90       	pop	r12
    e028:	bf 90       	pop	r11
    e02a:	af 90       	pop	r10
    e02c:	9f 90       	pop	r9
    e02e:	8f 90       	pop	r8
    e030:	7f 90       	pop	r7
    e032:	6f 90       	pop	r6
    e034:	5f 90       	pop	r5
    e036:	4f 90       	pop	r4
    e038:	3f 90       	pop	r3
    e03a:	2f 90       	pop	r2
    e03c:	08 95       	ret

0000e03e <init_twi1_baro>:
    e03e:	2f 92       	push	r2
    e040:	3f 92       	push	r3
    e042:	4f 92       	push	r4
    e044:	5f 92       	push	r5
    e046:	6f 92       	push	r6
    e048:	7f 92       	push	r7
    e04a:	8f 92       	push	r8
    e04c:	9f 92       	push	r9
    e04e:	af 92       	push	r10
    e050:	bf 92       	push	r11
    e052:	cf 92       	push	r12
    e054:	df 92       	push	r13
    e056:	ef 92       	push	r14
    e058:	ff 92       	push	r15
    e05a:	0f 93       	push	r16
    e05c:	1f 93       	push	r17
    e05e:	cf 93       	push	r28
    e060:	df 93       	push	r29
    e062:	cd b7       	in	r28, 0x3d	; 61
    e064:	de b7       	in	r29, 0x3e	; 62
    e066:	2d 97       	sbiw	r28, 0x0d	; 13
    e068:	cd bf       	out	0x3d, r28	; 61
    e06a:	de bf       	out	0x3e, r29	; 62
    e06c:	1f 92       	push	r1
    e06e:	86 e7       	ldi	r24, 0x76	; 118
    e070:	8f 93       	push	r24
    e072:	8d ef       	ldi	r24, 0xFD	; 253
    e074:	98 e3       	ldi	r25, 0x38	; 56
    e076:	89 2f       	mov	r24, r25
    e078:	8f 93       	push	r24
    e07a:	8d ef       	ldi	r24, 0xFD	; 253
    e07c:	98 e3       	ldi	r25, 0x38	; 56
    e07e:	8f 93       	push	r24
    e080:	1f 92       	push	r1
    e082:	80 e8       	ldi	r24, 0x80	; 128
    e084:	8f 93       	push	r24
    e086:	83 e0       	ldi	r24, 0x03	; 3
    e088:	9c e2       	ldi	r25, 0x2C	; 44
    e08a:	89 2f       	mov	r24, r25
    e08c:	8f 93       	push	r24
    e08e:	83 e0       	ldi	r24, 0x03	; 3
    e090:	9c e2       	ldi	r25, 0x2C	; 44
    e092:	8f 93       	push	r24
    e094:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
    e098:	2d b7       	in	r18, 0x3d	; 61
    e09a:	3e b7       	in	r19, 0x3e	; 62
    e09c:	28 5f       	subi	r18, 0xF8	; 248
    e09e:	3f 4f       	sbci	r19, 0xFF	; 255
    e0a0:	cd bf       	out	0x3d, r28	; 61
    e0a2:	de bf       	out	0x3e, r29	; 62
    e0a4:	8c 83       	std	Y+4, r24	; 0x04
    e0a6:	9d 83       	std	Y+5, r25	; 0x05
    e0a8:	8c 81       	ldd	r24, Y+4	; 0x04
    e0aa:	9d 81       	ldd	r25, Y+5	; 0x05
    e0ac:	81 38       	cpi	r24, 0x81	; 129
    e0ae:	91 05       	cpc	r25, r1
    e0b0:	10 f0       	brcs	.+4      	; 0xe0b6 <init_twi1_baro+0x78>
    e0b2:	80 e8       	ldi	r24, 0x80	; 128
    e0b4:	90 e0       	ldi	r25, 0x00	; 0
    e0b6:	40 e0       	ldi	r20, 0x00	; 0
    e0b8:	68 2f       	mov	r22, r24
    e0ba:	83 e0       	ldi	r24, 0x03	; 3
    e0bc:	9c e2       	ldi	r25, 0x2C	; 44
    e0be:	0e 94 0a 3b 	call	0x7614	; 0x7614 <udi_write_tx_buf>
    e0c2:	86 e7       	ldi	r24, 0x76	; 118
    e0c4:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    e0c8:	8e e1       	ldi	r24, 0x1E	; 30
    e0ca:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    e0ce:	81 e0       	ldi	r24, 0x01	; 1
    e0d0:	90 e0       	ldi	r25, 0x00	; 0
    e0d2:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    e0d6:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    e0da:	10 92 22 20 	sts	0x2022, r1	; 0x802022 <g_twi1_packet+0x8>
    e0de:	10 92 23 20 	sts	0x2023, r1	; 0x802023 <g_twi1_packet+0x9>
    e0e2:	6a e1       	ldi	r22, 0x1A	; 26
    e0e4:	70 e2       	ldi	r23, 0x20	; 32
    e0e6:	80 ea       	ldi	r24, 0xA0	; 160
    e0e8:	94 e0       	ldi	r25, 0x04	; 4
    e0ea:	0e 94 04 5f 	call	0xbe08	; 0xbe08 <twi_master_write>
    e0ee:	89 83       	std	Y+1, r24	; 0x01
    e0f0:	89 81       	ldd	r24, Y+1	; 0x01
    e0f2:	88 23       	and	r24, r24
    e0f4:	09 f0       	breq	.+2      	; 0xe0f8 <init_twi1_baro+0xba>
    e0f6:	00 c2       	rjmp	.+1024   	; 0xe4f8 <init_twi1_baro+0x4ba>
    e0f8:	0e 94 a1 5d 	call	0xbb42	; 0xbb42 <sysclk_get_cpu_hz>
    e0fc:	dc 01       	movw	r26, r24
    e0fe:	cb 01       	movw	r24, r22
    e100:	1c 01       	movw	r2, r24
    e102:	2d 01       	movw	r4, r26
    e104:	61 2c       	mov	r6, r1
    e106:	71 2c       	mov	r7, r1
    e108:	43 01       	movw	r8, r6
    e10a:	a2 2c       	mov	r10, r2
    e10c:	b3 2c       	mov	r11, r3
    e10e:	c4 2c       	mov	r12, r4
    e110:	d5 2c       	mov	r13, r5
    e112:	e6 2c       	mov	r14, r6
    e114:	f7 2c       	mov	r15, r7
    e116:	08 2d       	mov	r16, r8
    e118:	19 2d       	mov	r17, r9
    e11a:	2a 2d       	mov	r18, r10
    e11c:	3b 2d       	mov	r19, r11
    e11e:	4c 2d       	mov	r20, r12
    e120:	5d 2d       	mov	r21, r13
    e122:	6e 2d       	mov	r22, r14
    e124:	7f 2d       	mov	r23, r15
    e126:	80 2f       	mov	r24, r16
    e128:	91 2f       	mov	r25, r17
    e12a:	01 e0       	ldi	r16, 0x01	; 1
    e12c:	0f 94 80 2e 	call	0x25d00	; 0x25d00 <__ashldi3>
    e130:	2e 83       	std	Y+6, r18	; 0x06
    e132:	3f 83       	std	Y+7, r19	; 0x07
    e134:	48 87       	std	Y+8, r20	; 0x08
    e136:	59 87       	std	Y+9, r21	; 0x09
    e138:	6a 87       	std	Y+10, r22	; 0x0a
    e13a:	7b 87       	std	Y+11, r23	; 0x0b
    e13c:	8c 87       	std	Y+12, r24	; 0x0c
    e13e:	9d 87       	std	Y+13, r25	; 0x0d
    e140:	ae 80       	ldd	r10, Y+6	; 0x06
    e142:	bf 80       	ldd	r11, Y+7	; 0x07
    e144:	c8 84       	ldd	r12, Y+8	; 0x08
    e146:	d9 84       	ldd	r13, Y+9	; 0x09
    e148:	ea 84       	ldd	r14, Y+10	; 0x0a
    e14a:	fb 84       	ldd	r15, Y+11	; 0x0b
    e14c:	0c 85       	ldd	r16, Y+12	; 0x0c
    e14e:	1d 85       	ldd	r17, Y+13	; 0x0d
    e150:	2a 2d       	mov	r18, r10
    e152:	3b 2d       	mov	r19, r11
    e154:	4c 2d       	mov	r20, r12
    e156:	5d 2d       	mov	r21, r13
    e158:	6e 2d       	mov	r22, r14
    e15a:	7f 2d       	mov	r23, r15
    e15c:	80 2f       	mov	r24, r16
    e15e:	91 2f       	mov	r25, r17
    e160:	a2 2c       	mov	r10, r2
    e162:	b3 2c       	mov	r11, r3
    e164:	c4 2c       	mov	r12, r4
    e166:	d5 2c       	mov	r13, r5
    e168:	e6 2c       	mov	r14, r6
    e16a:	f7 2c       	mov	r15, r7
    e16c:	08 2d       	mov	r16, r8
    e16e:	19 2d       	mov	r17, r9
    e170:	0f 94 b7 2e 	call	0x25d6e	; 0x25d6e <__adddi3>
    e174:	22 2e       	mov	r2, r18
    e176:	33 2e       	mov	r3, r19
    e178:	44 2e       	mov	r4, r20
    e17a:	55 2e       	mov	r5, r21
    e17c:	66 2e       	mov	r6, r22
    e17e:	77 2e       	mov	r7, r23
    e180:	88 2e       	mov	r8, r24
    e182:	99 2e       	mov	r9, r25
    e184:	0f 2e       	mov	r0, r31
    e186:	f6 e0       	ldi	r31, 0x06	; 6
    e188:	af 2e       	mov	r10, r31
    e18a:	f0 2d       	mov	r31, r0
    e18c:	b1 2c       	mov	r11, r1
    e18e:	c1 2c       	mov	r12, r1
    e190:	d1 2c       	mov	r13, r1
    e192:	e1 2c       	mov	r14, r1
    e194:	f1 2c       	mov	r15, r1
    e196:	00 e0       	ldi	r16, 0x00	; 0
    e198:	10 e0       	ldi	r17, 0x00	; 0
    e19a:	22 2d       	mov	r18, r2
    e19c:	33 2d       	mov	r19, r3
    e19e:	44 2d       	mov	r20, r4
    e1a0:	55 2d       	mov	r21, r5
    e1a2:	66 2d       	mov	r22, r6
    e1a4:	77 2d       	mov	r23, r7
    e1a6:	88 2d       	mov	r24, r8
    e1a8:	99 2d       	mov	r25, r9
    e1aa:	0f 94 e3 2d 	call	0x25bc6	; 0x25bc6 <__udivdi3>
    e1ae:	22 2e       	mov	r2, r18
    e1b0:	33 2e       	mov	r3, r19
    e1b2:	44 2e       	mov	r4, r20
    e1b4:	55 2e       	mov	r5, r21
    e1b6:	66 2e       	mov	r6, r22
    e1b8:	77 2e       	mov	r7, r23
    e1ba:	88 2e       	mov	r8, r24
    e1bc:	99 2e       	mov	r9, r25
    e1be:	a2 2c       	mov	r10, r2
    e1c0:	b3 2c       	mov	r11, r3
    e1c2:	c4 2c       	mov	r12, r4
    e1c4:	d5 2c       	mov	r13, r5
    e1c6:	e6 2c       	mov	r14, r6
    e1c8:	f7 2c       	mov	r15, r7
    e1ca:	08 2d       	mov	r16, r8
    e1cc:	19 2d       	mov	r17, r9
    e1ce:	2a 2d       	mov	r18, r10
    e1d0:	3b 2d       	mov	r19, r11
    e1d2:	4c 2d       	mov	r20, r12
    e1d4:	5d 2d       	mov	r21, r13
    e1d6:	6e 2d       	mov	r22, r14
    e1d8:	7f 2d       	mov	r23, r15
    e1da:	80 2f       	mov	r24, r16
    e1dc:	91 2f       	mov	r25, r17
    e1de:	29 51       	subi	r18, 0x19	; 25
    e1e0:	3c 4f       	sbci	r19, 0xFC	; 252
    e1e2:	4f 4f       	sbci	r20, 0xFF	; 255
    e1e4:	5f 4f       	sbci	r21, 0xFF	; 255
    e1e6:	6f 4f       	sbci	r22, 0xFF	; 255
    e1e8:	7f 4f       	sbci	r23, 0xFF	; 255
    e1ea:	8f 4f       	sbci	r24, 0xFF	; 255
    e1ec:	9f 4f       	sbci	r25, 0xFF	; 255
    e1ee:	a2 2e       	mov	r10, r18
    e1f0:	b3 2e       	mov	r11, r19
    e1f2:	c4 2e       	mov	r12, r20
    e1f4:	d5 2e       	mov	r13, r21
    e1f6:	e6 2e       	mov	r14, r22
    e1f8:	f7 2e       	mov	r15, r23
    e1fa:	08 2f       	mov	r16, r24
    e1fc:	19 2f       	mov	r17, r25
    e1fe:	2a 2d       	mov	r18, r10
    e200:	3b 2d       	mov	r19, r11
    e202:	4c 2d       	mov	r20, r12
    e204:	5d 2d       	mov	r21, r13
    e206:	6e 2d       	mov	r22, r14
    e208:	7f 2d       	mov	r23, r15
    e20a:	80 2f       	mov	r24, r16
    e20c:	91 2f       	mov	r25, r17
    e20e:	0f 94 24 26 	call	0x24c48	; 0x24c48 <__floatundisf>
    e212:	dc 01       	movw	r26, r24
    e214:	cb 01       	movw	r24, r22
    e216:	20 e0       	ldi	r18, 0x00	; 0
    e218:	30 e0       	ldi	r19, 0x00	; 0
    e21a:	4a e7       	ldi	r20, 0x7A	; 122
    e21c:	54 e4       	ldi	r21, 0x44	; 68
    e21e:	bc 01       	movw	r22, r24
    e220:	cd 01       	movw	r24, r26
    e222:	0f 94 14 25 	call	0x24a28	; 0x24a28 <__divsf3>
    e226:	dc 01       	movw	r26, r24
    e228:	cb 01       	movw	r24, r22
    e22a:	bc 01       	movw	r22, r24
    e22c:	cd 01       	movw	r24, r26
    e22e:	0f 94 81 25 	call	0x24b02	; 0x24b02 <__fixunssfdi>
    e232:	a2 2e       	mov	r10, r18
    e234:	b3 2e       	mov	r11, r19
    e236:	c4 2e       	mov	r12, r20
    e238:	d5 2e       	mov	r13, r21
    e23a:	e6 2e       	mov	r14, r22
    e23c:	f7 2e       	mov	r15, r23
    e23e:	08 2f       	mov	r16, r24
    e240:	19 2f       	mov	r17, r25
    e242:	d6 01       	movw	r26, r12
    e244:	c5 01       	movw	r24, r10
    e246:	bc 01       	movw	r22, r24
    e248:	cd 01       	movw	r24, r26
    e24a:	0e 94 e1 5e 	call	0xbdc2	; 0xbdc2 <__portable_avr_delay_cycles>
    e24e:	86 e7       	ldi	r24, 0x76	; 118
    e250:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    e254:	8e ea       	ldi	r24, 0xAE	; 174
    e256:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    e25a:	81 e0       	ldi	r24, 0x01	; 1
    e25c:	90 e0       	ldi	r25, 0x00	; 0
    e25e:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    e262:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    e266:	82 e0       	ldi	r24, 0x02	; 2
    e268:	90 e0       	ldi	r25, 0x00	; 0
    e26a:	80 93 22 20 	sts	0x2022, r24	; 0x802022 <g_twi1_packet+0x8>
    e26e:	90 93 23 20 	sts	0x2023, r25	; 0x802023 <g_twi1_packet+0x9>
    e272:	6a e1       	ldi	r22, 0x1A	; 26
    e274:	70 e2       	ldi	r23, 0x20	; 32
    e276:	80 ea       	ldi	r24, 0xA0	; 160
    e278:	94 e0       	ldi	r25, 0x04	; 4
    e27a:	0e 94 ec 5e 	call	0xbdd8	; 0xbdd8 <twi_master_read>
    e27e:	89 83       	std	Y+1, r24	; 0x01
    e280:	89 81       	ldd	r24, Y+1	; 0x01
    e282:	88 23       	and	r24, r24
    e284:	79 f1       	breq	.+94     	; 0xe2e4 <init_twi1_baro+0x2a6>
    e286:	89 81       	ldd	r24, Y+1	; 0x01
    e288:	08 2e       	mov	r0, r24
    e28a:	00 0c       	add	r0, r0
    e28c:	99 0b       	sbc	r25, r25
    e28e:	29 2f       	mov	r18, r25
    e290:	2f 93       	push	r18
    e292:	8f 93       	push	r24
    e294:	89 e3       	ldi	r24, 0x39	; 57
    e296:	99 e3       	ldi	r25, 0x39	; 57
    e298:	89 2f       	mov	r24, r25
    e29a:	8f 93       	push	r24
    e29c:	89 e3       	ldi	r24, 0x39	; 57
    e29e:	99 e3       	ldi	r25, 0x39	; 57
    e2a0:	8f 93       	push	r24
    e2a2:	1f 92       	push	r1
    e2a4:	80 e8       	ldi	r24, 0x80	; 128
    e2a6:	8f 93       	push	r24
    e2a8:	83 e0       	ldi	r24, 0x03	; 3
    e2aa:	9c e2       	ldi	r25, 0x2C	; 44
    e2ac:	89 2f       	mov	r24, r25
    e2ae:	8f 93       	push	r24
    e2b0:	83 e0       	ldi	r24, 0x03	; 3
    e2b2:	9c e2       	ldi	r25, 0x2C	; 44
    e2b4:	8f 93       	push	r24
    e2b6:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
    e2ba:	ed b7       	in	r30, 0x3d	; 61
    e2bc:	fe b7       	in	r31, 0x3e	; 62
    e2be:	38 96       	adiw	r30, 0x08	; 8
    e2c0:	cd bf       	out	0x3d, r28	; 61
    e2c2:	de bf       	out	0x3e, r29	; 62
    e2c4:	8c 83       	std	Y+4, r24	; 0x04
    e2c6:	9d 83       	std	Y+5, r25	; 0x05
    e2c8:	8c 81       	ldd	r24, Y+4	; 0x04
    e2ca:	9d 81       	ldd	r25, Y+5	; 0x05
    e2cc:	81 38       	cpi	r24, 0x81	; 129
    e2ce:	91 05       	cpc	r25, r1
    e2d0:	10 f0       	brcs	.+4      	; 0xe2d6 <init_twi1_baro+0x298>
    e2d2:	80 e8       	ldi	r24, 0x80	; 128
    e2d4:	90 e0       	ldi	r25, 0x00	; 0
    e2d6:	40 e0       	ldi	r20, 0x00	; 0
    e2d8:	68 2f       	mov	r22, r24
    e2da:	83 e0       	ldi	r24, 0x03	; 3
    e2dc:	9c e2       	ldi	r25, 0x2C	; 44
    e2de:	0e 94 0a 3b 	call	0x7614	; 0x7614 <udi_write_tx_buf>
    e2e2:	0b c1       	rjmp	.+534    	; 0xe4fa <init_twi1_baro+0x4bc>
    e2e4:	80 91 83 2c 	lds	r24, 0x2C83	; 0x802c83 <g_twi1_m_data>
    e2e8:	88 2f       	mov	r24, r24
    e2ea:	90 e0       	ldi	r25, 0x00	; 0
    e2ec:	38 2f       	mov	r19, r24
    e2ee:	22 27       	eor	r18, r18
    e2f0:	80 91 84 2c 	lds	r24, 0x2C84	; 0x802c84 <g_twi1_m_data+0x1>
    e2f4:	88 2f       	mov	r24, r24
    e2f6:	90 e0       	ldi	r25, 0x00	; 0
    e2f8:	82 2b       	or	r24, r18
    e2fa:	93 2b       	or	r25, r19
    e2fc:	92 95       	swap	r25
    e2fe:	82 95       	swap	r24
    e300:	8f 70       	andi	r24, 0x0F	; 15
    e302:	89 27       	eor	r24, r25
    e304:	9f 70       	andi	r25, 0x0F	; 15
    e306:	89 27       	eor	r24, r25
    e308:	80 93 b9 29 	sts	0x29B9, r24	; 0x8029b9 <g_twi1_baro_version>
    e30c:	90 93 ba 29 	sts	0x29BA, r25	; 0x8029ba <g_twi1_baro_version+0x1>
    e310:	80 91 b9 29 	lds	r24, 0x29B9	; 0x8029b9 <g_twi1_baro_version>
    e314:	90 91 ba 29 	lds	r25, 0x29BA	; 0x8029ba <g_twi1_baro_version+0x1>
    e318:	29 2f       	mov	r18, r25
    e31a:	2f 93       	push	r18
    e31c:	8f 93       	push	r24
    e31e:	8e e6       	ldi	r24, 0x6E	; 110
    e320:	99 e3       	ldi	r25, 0x39	; 57
    e322:	89 2f       	mov	r24, r25
    e324:	8f 93       	push	r24
    e326:	8e e6       	ldi	r24, 0x6E	; 110
    e328:	99 e3       	ldi	r25, 0x39	; 57
    e32a:	8f 93       	push	r24
    e32c:	1f 92       	push	r1
    e32e:	80 e8       	ldi	r24, 0x80	; 128
    e330:	8f 93       	push	r24
    e332:	83 e0       	ldi	r24, 0x03	; 3
    e334:	9c e2       	ldi	r25, 0x2C	; 44
    e336:	89 2f       	mov	r24, r25
    e338:	8f 93       	push	r24
    e33a:	83 e0       	ldi	r24, 0x03	; 3
    e33c:	9c e2       	ldi	r25, 0x2C	; 44
    e33e:	8f 93       	push	r24
    e340:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
    e344:	2d b7       	in	r18, 0x3d	; 61
    e346:	3e b7       	in	r19, 0x3e	; 62
    e348:	28 5f       	subi	r18, 0xF8	; 248
    e34a:	3f 4f       	sbci	r19, 0xFF	; 255
    e34c:	cd bf       	out	0x3d, r28	; 61
    e34e:	de bf       	out	0x3e, r29	; 62
    e350:	8c 83       	std	Y+4, r24	; 0x04
    e352:	9d 83       	std	Y+5, r25	; 0x05
    e354:	8c 81       	ldd	r24, Y+4	; 0x04
    e356:	9d 81       	ldd	r25, Y+5	; 0x05
    e358:	81 38       	cpi	r24, 0x81	; 129
    e35a:	91 05       	cpc	r25, r1
    e35c:	10 f0       	brcs	.+4      	; 0xe362 <init_twi1_baro+0x324>
    e35e:	80 e8       	ldi	r24, 0x80	; 128
    e360:	90 e0       	ldi	r25, 0x00	; 0
    e362:	40 e0       	ldi	r20, 0x00	; 0
    e364:	68 2f       	mov	r22, r24
    e366:	83 e0       	ldi	r24, 0x03	; 3
    e368:	9c e2       	ldi	r25, 0x2C	; 44
    e36a:	0e 94 0a 3b 	call	0x7614	; 0x7614 <udi_write_tx_buf>
    e36e:	81 e0       	ldi	r24, 0x01	; 1
    e370:	90 e0       	ldi	r25, 0x00	; 0
    e372:	8a 83       	std	Y+2, r24	; 0x02
    e374:	9b 83       	std	Y+3, r25	; 0x03
    e376:	6e c0       	rjmp	.+220    	; 0xe454 <init_twi1_baro+0x416>
    e378:	86 e7       	ldi	r24, 0x76	; 118
    e37a:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    e37e:	8a 81       	ldd	r24, Y+2	; 0x02
    e380:	9b 81       	ldd	r25, Y+3	; 0x03
    e382:	88 0f       	add	r24, r24
    e384:	99 1f       	adc	r25, r25
    e386:	80 6a       	ori	r24, 0xA0	; 160
    e388:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    e38c:	81 e0       	ldi	r24, 0x01	; 1
    e38e:	90 e0       	ldi	r25, 0x00	; 0
    e390:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    e394:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    e398:	82 e0       	ldi	r24, 0x02	; 2
    e39a:	90 e0       	ldi	r25, 0x00	; 0
    e39c:	80 93 22 20 	sts	0x2022, r24	; 0x802022 <g_twi1_packet+0x8>
    e3a0:	90 93 23 20 	sts	0x2023, r25	; 0x802023 <g_twi1_packet+0x9>
    e3a4:	6a e1       	ldi	r22, 0x1A	; 26
    e3a6:	70 e2       	ldi	r23, 0x20	; 32
    e3a8:	80 ea       	ldi	r24, 0xA0	; 160
    e3aa:	94 e0       	ldi	r25, 0x04	; 4
    e3ac:	0e 94 ec 5e 	call	0xbdd8	; 0xbdd8 <twi_master_read>
    e3b0:	89 83       	std	Y+1, r24	; 0x01
    e3b2:	89 81       	ldd	r24, Y+1	; 0x01
    e3b4:	88 23       	and	r24, r24
    e3b6:	99 f1       	breq	.+102    	; 0xe41e <init_twi1_baro+0x3e0>
    e3b8:	89 81       	ldd	r24, Y+1	; 0x01
    e3ba:	08 2e       	mov	r0, r24
    e3bc:	00 0c       	add	r0, r0
    e3be:	99 0b       	sbc	r25, r25
    e3c0:	29 2f       	mov	r18, r25
    e3c2:	2f 93       	push	r18
    e3c4:	8f 93       	push	r24
    e3c6:	8b 81       	ldd	r24, Y+3	; 0x03
    e3c8:	8f 93       	push	r24
    e3ca:	8a 81       	ldd	r24, Y+2	; 0x02
    e3cc:	8f 93       	push	r24
    e3ce:	84 ea       	ldi	r24, 0xA4	; 164
    e3d0:	99 e3       	ldi	r25, 0x39	; 57
    e3d2:	89 2f       	mov	r24, r25
    e3d4:	8f 93       	push	r24
    e3d6:	84 ea       	ldi	r24, 0xA4	; 164
    e3d8:	99 e3       	ldi	r25, 0x39	; 57
    e3da:	8f 93       	push	r24
    e3dc:	1f 92       	push	r1
    e3de:	80 e8       	ldi	r24, 0x80	; 128
    e3e0:	8f 93       	push	r24
    e3e2:	83 e0       	ldi	r24, 0x03	; 3
    e3e4:	9c e2       	ldi	r25, 0x2C	; 44
    e3e6:	89 2f       	mov	r24, r25
    e3e8:	8f 93       	push	r24
    e3ea:	83 e0       	ldi	r24, 0x03	; 3
    e3ec:	9c e2       	ldi	r25, 0x2C	; 44
    e3ee:	8f 93       	push	r24
    e3f0:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
    e3f4:	ed b7       	in	r30, 0x3d	; 61
    e3f6:	fe b7       	in	r31, 0x3e	; 62
    e3f8:	3a 96       	adiw	r30, 0x0a	; 10
    e3fa:	cd bf       	out	0x3d, r28	; 61
    e3fc:	de bf       	out	0x3e, r29	; 62
    e3fe:	8c 83       	std	Y+4, r24	; 0x04
    e400:	9d 83       	std	Y+5, r25	; 0x05
    e402:	8c 81       	ldd	r24, Y+4	; 0x04
    e404:	9d 81       	ldd	r25, Y+5	; 0x05
    e406:	81 38       	cpi	r24, 0x81	; 129
    e408:	91 05       	cpc	r25, r1
    e40a:	10 f0       	brcs	.+4      	; 0xe410 <init_twi1_baro+0x3d2>
    e40c:	80 e8       	ldi	r24, 0x80	; 128
    e40e:	90 e0       	ldi	r25, 0x00	; 0
    e410:	40 e0       	ldi	r20, 0x00	; 0
    e412:	68 2f       	mov	r22, r24
    e414:	83 e0       	ldi	r24, 0x03	; 3
    e416:	9c e2       	ldi	r25, 0x2C	; 44
    e418:	0e 94 0a 3b 	call	0x7614	; 0x7614 <udi_write_tx_buf>
    e41c:	20 c0       	rjmp	.+64     	; 0xe45e <init_twi1_baro+0x420>
    e41e:	80 91 83 2c 	lds	r24, 0x2C83	; 0x802c83 <g_twi1_m_data>
    e422:	88 2f       	mov	r24, r24
    e424:	90 e0       	ldi	r25, 0x00	; 0
    e426:	38 2f       	mov	r19, r24
    e428:	22 27       	eor	r18, r18
    e42a:	80 91 84 2c 	lds	r24, 0x2C84	; 0x802c84 <g_twi1_m_data+0x1>
    e42e:	88 2f       	mov	r24, r24
    e430:	90 e0       	ldi	r25, 0x00	; 0
    e432:	82 2b       	or	r24, r18
    e434:	93 2b       	or	r25, r19
    e436:	9c 01       	movw	r18, r24
    e438:	8a 81       	ldd	r24, Y+2	; 0x02
    e43a:	9b 81       	ldd	r25, Y+3	; 0x03
    e43c:	88 0f       	add	r24, r24
    e43e:	99 1f       	adc	r25, r25
    e440:	85 54       	subi	r24, 0x45	; 69
    e442:	96 4d       	sbci	r25, 0xD6	; 214
    e444:	fc 01       	movw	r30, r24
    e446:	20 83       	st	Z, r18
    e448:	31 83       	std	Z+1, r19	; 0x01
    e44a:	8a 81       	ldd	r24, Y+2	; 0x02
    e44c:	9b 81       	ldd	r25, Y+3	; 0x03
    e44e:	01 96       	adiw	r24, 0x01	; 1
    e450:	8a 83       	std	Y+2, r24	; 0x02
    e452:	9b 83       	std	Y+3, r25	; 0x03
    e454:	8a 81       	ldd	r24, Y+2	; 0x02
    e456:	9b 81       	ldd	r25, Y+3	; 0x03
    e458:	08 97       	sbiw	r24, 0x08	; 8
    e45a:	0c f4       	brge	.+2      	; 0xe45e <init_twi1_baro+0x420>
    e45c:	8d cf       	rjmp	.-230    	; 0xe378 <init_twi1_baro+0x33a>
    e45e:	81 e0       	ldi	r24, 0x01	; 1
    e460:	80 93 b8 29 	sts	0x29B8, r24	; 0x8029b8 <g_twi1_baro_valid>
    e464:	88 e2       	ldi	r24, 0x28	; 40
    e466:	9a e3       	ldi	r25, 0x3A	; 58
    e468:	89 2f       	mov	r24, r25
    e46a:	8f 93       	push	r24
    e46c:	88 e2       	ldi	r24, 0x28	; 40
    e46e:	9a e3       	ldi	r25, 0x3A	; 58
    e470:	8f 93       	push	r24
    e472:	1f 92       	push	r1
    e474:	80 e8       	ldi	r24, 0x80	; 128
    e476:	8f 93       	push	r24
    e478:	83 e0       	ldi	r24, 0x03	; 3
    e47a:	9c e2       	ldi	r25, 0x2C	; 44
    e47c:	89 2f       	mov	r24, r25
    e47e:	8f 93       	push	r24
    e480:	83 e0       	ldi	r24, 0x03	; 3
    e482:	9c e2       	ldi	r25, 0x2C	; 44
    e484:	8f 93       	push	r24
    e486:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
    e48a:	0f 90       	pop	r0
    e48c:	0f 90       	pop	r0
    e48e:	0f 90       	pop	r0
    e490:	0f 90       	pop	r0
    e492:	0f 90       	pop	r0
    e494:	0f 90       	pop	r0
    e496:	8c 83       	std	Y+4, r24	; 0x04
    e498:	9d 83       	std	Y+5, r25	; 0x05
    e49a:	43 e0       	ldi	r20, 0x03	; 3
    e49c:	5c e2       	ldi	r21, 0x2C	; 44
    e49e:	62 e3       	ldi	r22, 0x32	; 50
    e4a0:	88 e0       	ldi	r24, 0x08	; 8
    e4a2:	0e 94 b4 88 	call	0x11168	; 0x11168 <task_twi2_lcd_str>
    e4a6:	89 ed       	ldi	r24, 0xD9	; 217
    e4a8:	99 e3       	ldi	r25, 0x39	; 57
    e4aa:	89 2f       	mov	r24, r25
    e4ac:	8f 93       	push	r24
    e4ae:	89 ed       	ldi	r24, 0xD9	; 217
    e4b0:	99 e3       	ldi	r25, 0x39	; 57
    e4b2:	8f 93       	push	r24
    e4b4:	1f 92       	push	r1
    e4b6:	80 e8       	ldi	r24, 0x80	; 128
    e4b8:	8f 93       	push	r24
    e4ba:	83 e0       	ldi	r24, 0x03	; 3
    e4bc:	9c e2       	ldi	r25, 0x2C	; 44
    e4be:	89 2f       	mov	r24, r25
    e4c0:	8f 93       	push	r24
    e4c2:	83 e0       	ldi	r24, 0x03	; 3
    e4c4:	9c e2       	ldi	r25, 0x2C	; 44
    e4c6:	8f 93       	push	r24
    e4c8:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
    e4cc:	0f 90       	pop	r0
    e4ce:	0f 90       	pop	r0
    e4d0:	0f 90       	pop	r0
    e4d2:	0f 90       	pop	r0
    e4d4:	0f 90       	pop	r0
    e4d6:	0f 90       	pop	r0
    e4d8:	8c 83       	std	Y+4, r24	; 0x04
    e4da:	9d 83       	std	Y+5, r25	; 0x05
    e4dc:	8c 81       	ldd	r24, Y+4	; 0x04
    e4de:	9d 81       	ldd	r25, Y+5	; 0x05
    e4e0:	81 38       	cpi	r24, 0x81	; 129
    e4e2:	91 05       	cpc	r25, r1
    e4e4:	10 f0       	brcs	.+4      	; 0xe4ea <init_twi1_baro+0x4ac>
    e4e6:	80 e8       	ldi	r24, 0x80	; 128
    e4e8:	90 e0       	ldi	r25, 0x00	; 0
    e4ea:	40 e0       	ldi	r20, 0x00	; 0
    e4ec:	68 2f       	mov	r22, r24
    e4ee:	83 e0       	ldi	r24, 0x03	; 3
    e4f0:	9c e2       	ldi	r25, 0x2C	; 44
    e4f2:	0e 94 0a 3b 	call	0x7614	; 0x7614 <udi_write_tx_buf>
    e4f6:	30 c0       	rjmp	.+96     	; 0xe558 <init_twi1_baro+0x51a>
    e4f8:	00 00       	nop
    e4fa:	89 81       	ldd	r24, Y+1	; 0x01
    e4fc:	08 2e       	mov	r0, r24
    e4fe:	00 0c       	add	r0, r0
    e500:	99 0b       	sbc	r25, r25
    e502:	29 2f       	mov	r18, r25
    e504:	2f 93       	push	r18
    e506:	8f 93       	push	r24
    e508:	87 ef       	ldi	r24, 0xF7	; 247
    e50a:	99 e3       	ldi	r25, 0x39	; 57
    e50c:	89 2f       	mov	r24, r25
    e50e:	8f 93       	push	r24
    e510:	87 ef       	ldi	r24, 0xF7	; 247
    e512:	99 e3       	ldi	r25, 0x39	; 57
    e514:	8f 93       	push	r24
    e516:	1f 92       	push	r1
    e518:	80 e8       	ldi	r24, 0x80	; 128
    e51a:	8f 93       	push	r24
    e51c:	83 e0       	ldi	r24, 0x03	; 3
    e51e:	9c e2       	ldi	r25, 0x2C	; 44
    e520:	89 2f       	mov	r24, r25
    e522:	8f 93       	push	r24
    e524:	83 e0       	ldi	r24, 0x03	; 3
    e526:	9c e2       	ldi	r25, 0x2C	; 44
    e528:	8f 93       	push	r24
    e52a:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
    e52e:	2d b7       	in	r18, 0x3d	; 61
    e530:	3e b7       	in	r19, 0x3e	; 62
    e532:	28 5f       	subi	r18, 0xF8	; 248
    e534:	3f 4f       	sbci	r19, 0xFF	; 255
    e536:	cd bf       	out	0x3d, r28	; 61
    e538:	de bf       	out	0x3e, r29	; 62
    e53a:	8c 83       	std	Y+4, r24	; 0x04
    e53c:	9d 83       	std	Y+5, r25	; 0x05
    e53e:	8c 81       	ldd	r24, Y+4	; 0x04
    e540:	9d 81       	ldd	r25, Y+5	; 0x05
    e542:	81 38       	cpi	r24, 0x81	; 129
    e544:	91 05       	cpc	r25, r1
    e546:	10 f0       	brcs	.+4      	; 0xe54c <init_twi1_baro+0x50e>
    e548:	80 e8       	ldi	r24, 0x80	; 128
    e54a:	90 e0       	ldi	r25, 0x00	; 0
    e54c:	40 e0       	ldi	r20, 0x00	; 0
    e54e:	68 2f       	mov	r22, r24
    e550:	83 e0       	ldi	r24, 0x03	; 3
    e552:	9c e2       	ldi	r25, 0x2C	; 44
    e554:	0e 94 0a 3b 	call	0x7614	; 0x7614 <udi_write_tx_buf>
    e558:	2d 96       	adiw	r28, 0x0d	; 13
    e55a:	cd bf       	out	0x3d, r28	; 61
    e55c:	de bf       	out	0x3e, r29	; 62
    e55e:	df 91       	pop	r29
    e560:	cf 91       	pop	r28
    e562:	1f 91       	pop	r17
    e564:	0f 91       	pop	r16
    e566:	ff 90       	pop	r15
    e568:	ef 90       	pop	r14
    e56a:	df 90       	pop	r13
    e56c:	cf 90       	pop	r12
    e56e:	bf 90       	pop	r11
    e570:	af 90       	pop	r10
    e572:	9f 90       	pop	r9
    e574:	8f 90       	pop	r8
    e576:	7f 90       	pop	r7
    e578:	6f 90       	pop	r6
    e57a:	5f 90       	pop	r5
    e57c:	4f 90       	pop	r4
    e57e:	3f 90       	pop	r3
    e580:	2f 90       	pop	r2
    e582:	08 95       	ret

0000e584 <start_twi1_onboard>:
    e584:	cf 93       	push	r28
    e586:	df 93       	push	r29
    e588:	1f 92       	push	r1
    e58a:	1f 92       	push	r1
    e58c:	cd b7       	in	r28, 0x3d	; 61
    e58e:	de b7       	in	r29, 0x3e	; 62
    e590:	0e 94 02 8c 	call	0x11804	; 0x11804 <task_twi2_lcd_header>
    e594:	0e 94 6c 66 	call	0xccd8	; 0xccd8 <init_twi1_hygro>
    e598:	0e 94 e9 69 	call	0xd3d2	; 0xd3d2 <init_twi1_gyro>
    e59c:	50 dd       	rcall	.-1376   	; 0xe03e <init_twi1_baro>
    e59e:	8c e3       	ldi	r24, 0x3C	; 60
    e5a0:	9a e3       	ldi	r25, 0x3A	; 58
    e5a2:	89 2f       	mov	r24, r25
    e5a4:	8f 93       	push	r24
    e5a6:	8c e3       	ldi	r24, 0x3C	; 60
    e5a8:	9a e3       	ldi	r25, 0x3A	; 58
    e5aa:	8f 93       	push	r24
    e5ac:	1f 92       	push	r1
    e5ae:	80 e8       	ldi	r24, 0x80	; 128
    e5b0:	8f 93       	push	r24
    e5b2:	83 e0       	ldi	r24, 0x03	; 3
    e5b4:	9c e2       	ldi	r25, 0x2C	; 44
    e5b6:	89 2f       	mov	r24, r25
    e5b8:	8f 93       	push	r24
    e5ba:	83 e0       	ldi	r24, 0x03	; 3
    e5bc:	9c e2       	ldi	r25, 0x2C	; 44
    e5be:	8f 93       	push	r24
    e5c0:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
    e5c4:	0f 90       	pop	r0
    e5c6:	0f 90       	pop	r0
    e5c8:	0f 90       	pop	r0
    e5ca:	0f 90       	pop	r0
    e5cc:	0f 90       	pop	r0
    e5ce:	0f 90       	pop	r0
    e5d0:	89 83       	std	Y+1, r24	; 0x01
    e5d2:	9a 83       	std	Y+2, r25	; 0x02
    e5d4:	89 81       	ldd	r24, Y+1	; 0x01
    e5d6:	9a 81       	ldd	r25, Y+2	; 0x02
    e5d8:	81 38       	cpi	r24, 0x81	; 129
    e5da:	91 05       	cpc	r25, r1
    e5dc:	10 f0       	brcs	.+4      	; 0xe5e2 <start_twi1_onboard+0x5e>
    e5de:	80 e8       	ldi	r24, 0x80	; 128
    e5e0:	90 e0       	ldi	r25, 0x00	; 0
    e5e2:	40 e0       	ldi	r20, 0x00	; 0
    e5e4:	68 2f       	mov	r22, r24
    e5e6:	83 e0       	ldi	r24, 0x03	; 3
    e5e8:	9c e2       	ldi	r25, 0x2C	; 44
    e5ea:	0e 94 0a 3b 	call	0x7614	; 0x7614 <udi_write_tx_buf>
    e5ee:	00 00       	nop
    e5f0:	0f 90       	pop	r0
    e5f2:	0f 90       	pop	r0
    e5f4:	df 91       	pop	r29
    e5f6:	cf 91       	pop	r28
    e5f8:	08 95       	ret

0000e5fa <start_twi2_lcd>:
    e5fa:	2f 92       	push	r2
    e5fc:	3f 92       	push	r3
    e5fe:	4f 92       	push	r4
    e600:	5f 92       	push	r5
    e602:	6f 92       	push	r6
    e604:	7f 92       	push	r7
    e606:	8f 92       	push	r8
    e608:	9f 92       	push	r9
    e60a:	af 92       	push	r10
    e60c:	bf 92       	push	r11
    e60e:	cf 92       	push	r12
    e610:	df 92       	push	r13
    e612:	ef 92       	push	r14
    e614:	ff 92       	push	r15
    e616:	0f 93       	push	r16
    e618:	1f 93       	push	r17
    e61a:	cf 93       	push	r28
    e61c:	df 93       	push	r29
    e61e:	cd b7       	in	r28, 0x3d	; 61
    e620:	de b7       	in	r29, 0x3e	; 62
    e622:	eb 97       	sbiw	r28, 0x3b	; 59
    e624:	cd bf       	out	0x3d, r28	; 61
    e626:	de bf       	out	0x3e, r29	; 62
    e628:	81 e0       	ldi	r24, 0x01	; 1
    e62a:	80 93 2f 20 	sts	0x202F, r24	; 0x80202f <g_twi2_packet+0x1>
    e62e:	81 e0       	ldi	r24, 0x01	; 1
    e630:	90 e0       	ldi	r25, 0x00	; 0
    e632:	80 93 32 20 	sts	0x2032, r24	; 0x802032 <g_twi2_packet+0x4>
    e636:	90 93 33 20 	sts	0x2033, r25	; 0x802033 <g_twi2_packet+0x5>
    e63a:	81 e0       	ldi	r24, 0x01	; 1
    e63c:	90 e0       	ldi	r25, 0x00	; 0
    e63e:	80 93 36 20 	sts	0x2036, r24	; 0x802036 <g_twi2_packet+0x8>
    e642:	90 93 37 20 	sts	0x2037, r25	; 0x802037 <g_twi2_packet+0x9>
    e646:	6e e2       	ldi	r22, 0x2E	; 46
    e648:	70 e2       	ldi	r23, 0x20	; 32
    e64a:	80 e8       	ldi	r24, 0x80	; 128
    e64c:	94 e0       	ldi	r25, 0x04	; 4
    e64e:	0e 94 ec 5e 	call	0xbdd8	; 0xbdd8 <twi_master_read>
    e652:	80 91 8b 2c 	lds	r24, 0x2C8B	; 0x802c8b <g_twi2_m_data>
    e656:	80 93 e7 29 	sts	0x29E7, r24	; 0x8029e7 <g_twi2_lcd_version>
    e65a:	80 91 e7 29 	lds	r24, 0x29E7	; 0x8029e7 <g_twi2_lcd_version>
    e65e:	81 31       	cpi	r24, 0x11	; 17
    e660:	08 f4       	brcc	.+2      	; 0xe664 <start_twi2_lcd+0x6a>
    e662:	eb c4       	rjmp	.+2518   	; 0xf03a <start_twi2_lcd+0xa40>
    e664:	60 e0       	ldi	r22, 0x00	; 0
    e666:	80 e0       	ldi	r24, 0x00	; 0
    e668:	0e 94 58 64 	call	0xc8b0	; 0xc8b0 <twi2_set_ledbl>
    e66c:	82 e0       	ldi	r24, 0x02	; 2
    e66e:	80 93 2f 20 	sts	0x202F, r24	; 0x80202f <g_twi2_packet+0x1>
    e672:	80 e1       	ldi	r24, 0x10	; 16
    e674:	80 93 8b 2c 	sts	0x2C8B, r24	; 0x802c8b <g_twi2_m_data>
    e678:	81 e0       	ldi	r24, 0x01	; 1
    e67a:	90 e0       	ldi	r25, 0x00	; 0
    e67c:	80 93 36 20 	sts	0x2036, r24	; 0x802036 <g_twi2_packet+0x8>
    e680:	90 93 37 20 	sts	0x2037, r25	; 0x802037 <g_twi2_packet+0x9>
    e684:	6e e2       	ldi	r22, 0x2E	; 46
    e686:	70 e2       	ldi	r23, 0x20	; 32
    e688:	80 e8       	ldi	r24, 0x80	; 128
    e68a:	94 e0       	ldi	r25, 0x04	; 4
    e68c:	0e 94 04 5f 	call	0xbe08	; 0xbe08 <twi_master_write>
    e690:	0e 94 a1 5d 	call	0xbb42	; 0xbb42 <sysclk_get_cpu_hz>
    e694:	dc 01       	movw	r26, r24
    e696:	cb 01       	movw	r24, r22
    e698:	1c 01       	movw	r2, r24
    e69a:	2d 01       	movw	r4, r26
    e69c:	61 2c       	mov	r6, r1
    e69e:	71 2c       	mov	r7, r1
    e6a0:	43 01       	movw	r8, r6
    e6a2:	0f 2e       	mov	r0, r31
    e6a4:	f6 e0       	ldi	r31, 0x06	; 6
    e6a6:	af 2e       	mov	r10, r31
    e6a8:	f0 2d       	mov	r31, r0
    e6aa:	b1 2c       	mov	r11, r1
    e6ac:	c1 2c       	mov	r12, r1
    e6ae:	d1 2c       	mov	r13, r1
    e6b0:	e1 2c       	mov	r14, r1
    e6b2:	f1 2c       	mov	r15, r1
    e6b4:	00 e0       	ldi	r16, 0x00	; 0
    e6b6:	10 e0       	ldi	r17, 0x00	; 0
    e6b8:	22 2d       	mov	r18, r2
    e6ba:	33 2d       	mov	r19, r3
    e6bc:	44 2d       	mov	r20, r4
    e6be:	55 2d       	mov	r21, r5
    e6c0:	66 2d       	mov	r22, r6
    e6c2:	77 2d       	mov	r23, r7
    e6c4:	88 2d       	mov	r24, r8
    e6c6:	99 2d       	mov	r25, r9
    e6c8:	0f 94 e3 2d 	call	0x25bc6	; 0x25bc6 <__udivdi3>
    e6cc:	22 2e       	mov	r2, r18
    e6ce:	33 2e       	mov	r3, r19
    e6d0:	44 2e       	mov	r4, r20
    e6d2:	55 2e       	mov	r5, r21
    e6d4:	66 2e       	mov	r6, r22
    e6d6:	77 2e       	mov	r7, r23
    e6d8:	88 2e       	mov	r8, r24
    e6da:	99 2e       	mov	r9, r25
    e6dc:	a2 2c       	mov	r10, r2
    e6de:	b3 2c       	mov	r11, r3
    e6e0:	c4 2c       	mov	r12, r4
    e6e2:	d5 2c       	mov	r13, r5
    e6e4:	e6 2c       	mov	r14, r6
    e6e6:	f7 2c       	mov	r15, r7
    e6e8:	08 2d       	mov	r16, r8
    e6ea:	19 2d       	mov	r17, r9
    e6ec:	2a 2d       	mov	r18, r10
    e6ee:	3b 2d       	mov	r19, r11
    e6f0:	4c 2d       	mov	r20, r12
    e6f2:	5d 2d       	mov	r21, r13
    e6f4:	6e 2d       	mov	r22, r14
    e6f6:	7f 2d       	mov	r23, r15
    e6f8:	80 2f       	mov	r24, r16
    e6fa:	91 2f       	mov	r25, r17
    e6fc:	21 5c       	subi	r18, 0xC1	; 193
    e6fe:	3d 4b       	sbci	r19, 0xBD	; 189
    e700:	40 4f       	sbci	r20, 0xF0	; 240
    e702:	5f 4f       	sbci	r21, 0xFF	; 255
    e704:	6f 4f       	sbci	r22, 0xFF	; 255
    e706:	7f 4f       	sbci	r23, 0xFF	; 255
    e708:	8f 4f       	sbci	r24, 0xFF	; 255
    e70a:	9f 4f       	sbci	r25, 0xFF	; 255
    e70c:	a2 2e       	mov	r10, r18
    e70e:	b3 2e       	mov	r11, r19
    e710:	c4 2e       	mov	r12, r20
    e712:	d5 2e       	mov	r13, r21
    e714:	e6 2e       	mov	r14, r22
    e716:	f7 2e       	mov	r15, r23
    e718:	08 2f       	mov	r16, r24
    e71a:	19 2f       	mov	r17, r25
    e71c:	2a 2d       	mov	r18, r10
    e71e:	3b 2d       	mov	r19, r11
    e720:	4c 2d       	mov	r20, r12
    e722:	5d 2d       	mov	r21, r13
    e724:	6e 2d       	mov	r22, r14
    e726:	7f 2d       	mov	r23, r15
    e728:	80 2f       	mov	r24, r16
    e72a:	91 2f       	mov	r25, r17
    e72c:	0f 94 24 26 	call	0x24c48	; 0x24c48 <__floatundisf>
    e730:	dc 01       	movw	r26, r24
    e732:	cb 01       	movw	r24, r22
    e734:	20 e0       	ldi	r18, 0x00	; 0
    e736:	34 e2       	ldi	r19, 0x24	; 36
    e738:	44 e7       	ldi	r20, 0x74	; 116
    e73a:	59 e4       	ldi	r21, 0x49	; 73
    e73c:	bc 01       	movw	r22, r24
    e73e:	cd 01       	movw	r24, r26
    e740:	0f 94 14 25 	call	0x24a28	; 0x24a28 <__divsf3>
    e744:	dc 01       	movw	r26, r24
    e746:	cb 01       	movw	r24, r22
    e748:	bc 01       	movw	r22, r24
    e74a:	cd 01       	movw	r24, r26
    e74c:	0f 94 81 25 	call	0x24b02	; 0x24b02 <__fixunssfdi>
    e750:	a2 2e       	mov	r10, r18
    e752:	b3 2e       	mov	r11, r19
    e754:	c4 2e       	mov	r12, r20
    e756:	d5 2e       	mov	r13, r21
    e758:	e6 2e       	mov	r14, r22
    e75a:	f7 2e       	mov	r15, r23
    e75c:	08 2f       	mov	r16, r24
    e75e:	19 2f       	mov	r17, r25
    e760:	d6 01       	movw	r26, r12
    e762:	c5 01       	movw	r24, r10
    e764:	bc 01       	movw	r22, r24
    e766:	cd 01       	movw	r24, r26
    e768:	0e 94 e1 5e 	call	0xbdc2	; 0xbdc2 <__portable_avr_delay_cycles>
    e76c:	81 e0       	ldi	r24, 0x01	; 1
    e76e:	0e 94 a3 61 	call	0xc346	; 0xc346 <twi2_waitUntilReady>
    e772:	80 e1       	ldi	r24, 0x10	; 16
    e774:	80 93 2f 20 	sts	0x202F, r24	; 0x80202f <g_twi2_packet+0x1>
    e778:	10 92 36 20 	sts	0x2036, r1	; 0x802036 <g_twi2_packet+0x8>
    e77c:	10 92 37 20 	sts	0x2037, r1	; 0x802037 <g_twi2_packet+0x9>
    e780:	6e e2       	ldi	r22, 0x2E	; 46
    e782:	70 e2       	ldi	r23, 0x20	; 32
    e784:	80 e8       	ldi	r24, 0x80	; 128
    e786:	94 e0       	ldi	r25, 0x04	; 4
    e788:	0e 94 04 5f 	call	0xbe08	; 0xbe08 <twi_master_write>
    e78c:	0e 94 a1 5d 	call	0xbb42	; 0xbb42 <sysclk_get_cpu_hz>
    e790:	dc 01       	movw	r26, r24
    e792:	cb 01       	movw	r24, r22
    e794:	9c 01       	movw	r18, r24
    e796:	ad 01       	movw	r20, r26
    e798:	60 e0       	ldi	r22, 0x00	; 0
    e79a:	70 e0       	ldi	r23, 0x00	; 0
    e79c:	cb 01       	movw	r24, r22
    e79e:	82 2e       	mov	r8, r18
    e7a0:	93 2e       	mov	r9, r19
    e7a2:	a4 2e       	mov	r10, r20
    e7a4:	b5 2e       	mov	r11, r21
    e7a6:	c6 2e       	mov	r12, r22
    e7a8:	d7 2e       	mov	r13, r23
    e7aa:	e8 2e       	mov	r14, r24
    e7ac:	f9 2e       	mov	r15, r25
    e7ae:	28 2d       	mov	r18, r8
    e7b0:	39 2d       	mov	r19, r9
    e7b2:	4a 2d       	mov	r20, r10
    e7b4:	5b 2d       	mov	r21, r11
    e7b6:	6c 2d       	mov	r22, r12
    e7b8:	7d 2d       	mov	r23, r13
    e7ba:	8e 2d       	mov	r24, r14
    e7bc:	9f 2d       	mov	r25, r15
    e7be:	01 e0       	ldi	r16, 0x01	; 1
    e7c0:	0f 94 80 2e 	call	0x25d00	; 0x25d00 <__ashldi3>
    e7c4:	2c 83       	std	Y+4, r18	; 0x04
    e7c6:	3d 83       	std	Y+5, r19	; 0x05
    e7c8:	4e 83       	std	Y+6, r20	; 0x06
    e7ca:	5f 83       	std	Y+7, r21	; 0x07
    e7cc:	68 87       	std	Y+8, r22	; 0x08
    e7ce:	79 87       	std	Y+9, r23	; 0x09
    e7d0:	8a 87       	std	Y+10, r24	; 0x0a
    e7d2:	9b 87       	std	Y+11, r25	; 0x0b
    e7d4:	8c 80       	ldd	r8, Y+4	; 0x04
    e7d6:	9d 80       	ldd	r9, Y+5	; 0x05
    e7d8:	ae 80       	ldd	r10, Y+6	; 0x06
    e7da:	bf 80       	ldd	r11, Y+7	; 0x07
    e7dc:	c8 84       	ldd	r12, Y+8	; 0x08
    e7de:	d9 84       	ldd	r13, Y+9	; 0x09
    e7e0:	ea 84       	ldd	r14, Y+10	; 0x0a
    e7e2:	fb 84       	ldd	r15, Y+11	; 0x0b
    e7e4:	28 2d       	mov	r18, r8
    e7e6:	39 2d       	mov	r19, r9
    e7e8:	4a 2d       	mov	r20, r10
    e7ea:	5b 2d       	mov	r21, r11
    e7ec:	6c 2d       	mov	r22, r12
    e7ee:	7d 2d       	mov	r23, r13
    e7f0:	8e 2d       	mov	r24, r14
    e7f2:	9f 2d       	mov	r25, r15
    e7f4:	02 e0       	ldi	r16, 0x02	; 2
    e7f6:	0f 94 80 2e 	call	0x25d00	; 0x25d00 <__ashldi3>
    e7fa:	2c 87       	std	Y+12, r18	; 0x0c
    e7fc:	3d 87       	std	Y+13, r19	; 0x0d
    e7fe:	4e 87       	std	Y+14, r20	; 0x0e
    e800:	5f 87       	std	Y+15, r21	; 0x0f
    e802:	68 8b       	std	Y+16, r22	; 0x10
    e804:	79 8b       	std	Y+17, r23	; 0x11
    e806:	8a 8b       	std	Y+18, r24	; 0x12
    e808:	9b 8b       	std	Y+19, r25	; 0x13
    e80a:	28 2d       	mov	r18, r8
    e80c:	39 2d       	mov	r19, r9
    e80e:	4a 2d       	mov	r20, r10
    e810:	5b 2d       	mov	r21, r11
    e812:	6c 2d       	mov	r22, r12
    e814:	7d 2d       	mov	r23, r13
    e816:	8e 2d       	mov	r24, r14
    e818:	9f 2d       	mov	r25, r15
    e81a:	ac 84       	ldd	r10, Y+12	; 0x0c
    e81c:	bd 84       	ldd	r11, Y+13	; 0x0d
    e81e:	ce 84       	ldd	r12, Y+14	; 0x0e
    e820:	df 84       	ldd	r13, Y+15	; 0x0f
    e822:	e8 88       	ldd	r14, Y+16	; 0x10
    e824:	f9 88       	ldd	r15, Y+17	; 0x11
    e826:	0a 89       	ldd	r16, Y+18	; 0x12
    e828:	1b 89       	ldd	r17, Y+19	; 0x13
    e82a:	0f 94 b7 2e 	call	0x25d6e	; 0x25d6e <__adddi3>
    e82e:	82 2e       	mov	r8, r18
    e830:	93 2e       	mov	r9, r19
    e832:	a4 2e       	mov	r10, r20
    e834:	b5 2e       	mov	r11, r21
    e836:	c6 2e       	mov	r12, r22
    e838:	d7 2e       	mov	r13, r23
    e83a:	e8 2e       	mov	r14, r24
    e83c:	f9 2e       	mov	r15, r25
    e83e:	28 2d       	mov	r18, r8
    e840:	39 2d       	mov	r19, r9
    e842:	4a 2d       	mov	r20, r10
    e844:	5b 2d       	mov	r21, r11
    e846:	6c 2d       	mov	r22, r12
    e848:	7d 2d       	mov	r23, r13
    e84a:	8e 2d       	mov	r24, r14
    e84c:	9f 2d       	mov	r25, r15
    e84e:	02 e0       	ldi	r16, 0x02	; 2
    e850:	0f 94 80 2e 	call	0x25d00	; 0x25d00 <__ashldi3>
    e854:	2c 8b       	std	Y+20, r18	; 0x14
    e856:	3d 8b       	std	Y+21, r19	; 0x15
    e858:	4e 8b       	std	Y+22, r20	; 0x16
    e85a:	5f 8b       	std	Y+23, r21	; 0x17
    e85c:	68 8f       	std	Y+24, r22	; 0x18
    e85e:	79 8f       	std	Y+25, r23	; 0x19
    e860:	8a 8f       	std	Y+26, r24	; 0x1a
    e862:	9b 8f       	std	Y+27, r25	; 0x1b
    e864:	28 2d       	mov	r18, r8
    e866:	39 2d       	mov	r19, r9
    e868:	4a 2d       	mov	r20, r10
    e86a:	5b 2d       	mov	r21, r11
    e86c:	6c 2d       	mov	r22, r12
    e86e:	7d 2d       	mov	r23, r13
    e870:	8e 2d       	mov	r24, r14
    e872:	9f 2d       	mov	r25, r15
    e874:	ac 88       	ldd	r10, Y+20	; 0x14
    e876:	bd 88       	ldd	r11, Y+21	; 0x15
    e878:	ce 88       	ldd	r12, Y+22	; 0x16
    e87a:	df 88       	ldd	r13, Y+23	; 0x17
    e87c:	e8 8c       	ldd	r14, Y+24	; 0x18
    e87e:	f9 8c       	ldd	r15, Y+25	; 0x19
    e880:	0a 8d       	ldd	r16, Y+26	; 0x1a
    e882:	1b 8d       	ldd	r17, Y+27	; 0x1b
    e884:	0f 94 b7 2e 	call	0x25d6e	; 0x25d6e <__adddi3>
    e888:	22 2e       	mov	r2, r18
    e88a:	33 2e       	mov	r3, r19
    e88c:	44 2e       	mov	r4, r20
    e88e:	55 2e       	mov	r5, r21
    e890:	66 2e       	mov	r6, r22
    e892:	77 2e       	mov	r7, r23
    e894:	88 2e       	mov	r8, r24
    e896:	99 2e       	mov	r9, r25
    e898:	0f 2e       	mov	r0, r31
    e89a:	f6 e0       	ldi	r31, 0x06	; 6
    e89c:	af 2e       	mov	r10, r31
    e89e:	f0 2d       	mov	r31, r0
    e8a0:	b1 2c       	mov	r11, r1
    e8a2:	c1 2c       	mov	r12, r1
    e8a4:	d1 2c       	mov	r13, r1
    e8a6:	e1 2c       	mov	r14, r1
    e8a8:	f1 2c       	mov	r15, r1
    e8aa:	00 e0       	ldi	r16, 0x00	; 0
    e8ac:	10 e0       	ldi	r17, 0x00	; 0
    e8ae:	22 2d       	mov	r18, r2
    e8b0:	33 2d       	mov	r19, r3
    e8b2:	44 2d       	mov	r20, r4
    e8b4:	55 2d       	mov	r21, r5
    e8b6:	66 2d       	mov	r22, r6
    e8b8:	77 2d       	mov	r23, r7
    e8ba:	88 2d       	mov	r24, r8
    e8bc:	99 2d       	mov	r25, r9
    e8be:	0f 94 e3 2d 	call	0x25bc6	; 0x25bc6 <__udivdi3>
    e8c2:	22 2e       	mov	r2, r18
    e8c4:	33 2e       	mov	r3, r19
    e8c6:	44 2e       	mov	r4, r20
    e8c8:	55 2e       	mov	r5, r21
    e8ca:	66 2e       	mov	r6, r22
    e8cc:	77 2e       	mov	r7, r23
    e8ce:	88 2e       	mov	r8, r24
    e8d0:	99 2e       	mov	r9, r25
    e8d2:	a2 2c       	mov	r10, r2
    e8d4:	b3 2c       	mov	r11, r3
    e8d6:	c4 2c       	mov	r12, r4
    e8d8:	d5 2c       	mov	r13, r5
    e8da:	e6 2c       	mov	r14, r6
    e8dc:	f7 2c       	mov	r15, r7
    e8de:	08 2d       	mov	r16, r8
    e8e0:	19 2d       	mov	r17, r9
    e8e2:	2a 2d       	mov	r18, r10
    e8e4:	3b 2d       	mov	r19, r11
    e8e6:	4c 2d       	mov	r20, r12
    e8e8:	5d 2d       	mov	r21, r13
    e8ea:	6e 2d       	mov	r22, r14
    e8ec:	7f 2d       	mov	r23, r15
    e8ee:	80 2f       	mov	r24, r16
    e8f0:	91 2f       	mov	r25, r17
    e8f2:	29 51       	subi	r18, 0x19	; 25
    e8f4:	3c 4f       	sbci	r19, 0xFC	; 252
    e8f6:	4f 4f       	sbci	r20, 0xFF	; 255
    e8f8:	5f 4f       	sbci	r21, 0xFF	; 255
    e8fa:	6f 4f       	sbci	r22, 0xFF	; 255
    e8fc:	7f 4f       	sbci	r23, 0xFF	; 255
    e8fe:	8f 4f       	sbci	r24, 0xFF	; 255
    e900:	9f 4f       	sbci	r25, 0xFF	; 255
    e902:	a2 2e       	mov	r10, r18
    e904:	b3 2e       	mov	r11, r19
    e906:	c4 2e       	mov	r12, r20
    e908:	d5 2e       	mov	r13, r21
    e90a:	e6 2e       	mov	r14, r22
    e90c:	f7 2e       	mov	r15, r23
    e90e:	08 2f       	mov	r16, r24
    e910:	19 2f       	mov	r17, r25
    e912:	2a 2d       	mov	r18, r10
    e914:	3b 2d       	mov	r19, r11
    e916:	4c 2d       	mov	r20, r12
    e918:	5d 2d       	mov	r21, r13
    e91a:	6e 2d       	mov	r22, r14
    e91c:	7f 2d       	mov	r23, r15
    e91e:	80 2f       	mov	r24, r16
    e920:	91 2f       	mov	r25, r17
    e922:	0f 94 24 26 	call	0x24c48	; 0x24c48 <__floatundisf>
    e926:	dc 01       	movw	r26, r24
    e928:	cb 01       	movw	r24, r22
    e92a:	20 e0       	ldi	r18, 0x00	; 0
    e92c:	30 e0       	ldi	r19, 0x00	; 0
    e92e:	4a e7       	ldi	r20, 0x7A	; 122
    e930:	54 e4       	ldi	r21, 0x44	; 68
    e932:	bc 01       	movw	r22, r24
    e934:	cd 01       	movw	r24, r26
    e936:	0f 94 14 25 	call	0x24a28	; 0x24a28 <__divsf3>
    e93a:	dc 01       	movw	r26, r24
    e93c:	cb 01       	movw	r24, r22
    e93e:	bc 01       	movw	r22, r24
    e940:	cd 01       	movw	r24, r26
    e942:	0f 94 81 25 	call	0x24b02	; 0x24b02 <__fixunssfdi>
    e946:	a2 2e       	mov	r10, r18
    e948:	b3 2e       	mov	r11, r19
    e94a:	c4 2e       	mov	r12, r20
    e94c:	d5 2e       	mov	r13, r21
    e94e:	e6 2e       	mov	r14, r22
    e950:	f7 2e       	mov	r15, r23
    e952:	08 2f       	mov	r16, r24
    e954:	19 2f       	mov	r17, r25
    e956:	d6 01       	movw	r26, r12
    e958:	c5 01       	movw	r24, r10
    e95a:	bc 01       	movw	r22, r24
    e95c:	cd 01       	movw	r24, r26
    e95e:	0e 94 e1 5e 	call	0xbdc2	; 0xbdc2 <__portable_avr_delay_cycles>
    e962:	81 e0       	ldi	r24, 0x01	; 1
    e964:	0e 94 aa 63 	call	0xc754	; 0xc754 <twi2_set_leds>
    e968:	80 e0       	ldi	r24, 0x00	; 0
    e96a:	0e 94 a3 61 	call	0xc346	; 0xc346 <twi2_waitUntilReady>
    e96e:	84 e1       	ldi	r24, 0x14	; 20
    e970:	80 93 2f 20 	sts	0x202F, r24	; 0x80202f <g_twi2_packet+0x1>
    e974:	81 e0       	ldi	r24, 0x01	; 1
    e976:	80 93 8b 2c 	sts	0x2C8B, r24	; 0x802c8b <g_twi2_m_data>
    e97a:	81 e0       	ldi	r24, 0x01	; 1
    e97c:	90 e0       	ldi	r25, 0x00	; 0
    e97e:	80 93 36 20 	sts	0x2036, r24	; 0x802036 <g_twi2_packet+0x8>
    e982:	90 93 37 20 	sts	0x2037, r25	; 0x802037 <g_twi2_packet+0x9>
    e986:	6e e2       	ldi	r22, 0x2E	; 46
    e988:	70 e2       	ldi	r23, 0x20	; 32
    e98a:	80 e8       	ldi	r24, 0x80	; 128
    e98c:	94 e0       	ldi	r25, 0x04	; 4
    e98e:	0e 94 04 5f 	call	0xbe08	; 0xbe08 <twi_master_write>
    e992:	0e 94 a1 5d 	call	0xbb42	; 0xbb42 <sysclk_get_cpu_hz>
    e996:	dc 01       	movw	r26, r24
    e998:	cb 01       	movw	r24, r22
    e99a:	1c 01       	movw	r2, r24
    e99c:	2d 01       	movw	r4, r26
    e99e:	61 2c       	mov	r6, r1
    e9a0:	71 2c       	mov	r7, r1
    e9a2:	43 01       	movw	r8, r6
    e9a4:	0f 2e       	mov	r0, r31
    e9a6:	f6 e0       	ldi	r31, 0x06	; 6
    e9a8:	af 2e       	mov	r10, r31
    e9aa:	f0 2d       	mov	r31, r0
    e9ac:	b1 2c       	mov	r11, r1
    e9ae:	c1 2c       	mov	r12, r1
    e9b0:	d1 2c       	mov	r13, r1
    e9b2:	e1 2c       	mov	r14, r1
    e9b4:	f1 2c       	mov	r15, r1
    e9b6:	00 e0       	ldi	r16, 0x00	; 0
    e9b8:	10 e0       	ldi	r17, 0x00	; 0
    e9ba:	22 2d       	mov	r18, r2
    e9bc:	33 2d       	mov	r19, r3
    e9be:	44 2d       	mov	r20, r4
    e9c0:	55 2d       	mov	r21, r5
    e9c2:	66 2d       	mov	r22, r6
    e9c4:	77 2d       	mov	r23, r7
    e9c6:	88 2d       	mov	r24, r8
    e9c8:	99 2d       	mov	r25, r9
    e9ca:	0f 94 e3 2d 	call	0x25bc6	; 0x25bc6 <__udivdi3>
    e9ce:	22 2e       	mov	r2, r18
    e9d0:	33 2e       	mov	r3, r19
    e9d2:	44 2e       	mov	r4, r20
    e9d4:	55 2e       	mov	r5, r21
    e9d6:	66 2e       	mov	r6, r22
    e9d8:	77 2e       	mov	r7, r23
    e9da:	88 2e       	mov	r8, r24
    e9dc:	99 2e       	mov	r9, r25
    e9de:	a2 2c       	mov	r10, r2
    e9e0:	b3 2c       	mov	r11, r3
    e9e2:	c4 2c       	mov	r12, r4
    e9e4:	d5 2c       	mov	r13, r5
    e9e6:	e6 2c       	mov	r14, r6
    e9e8:	f7 2c       	mov	r15, r7
    e9ea:	08 2d       	mov	r16, r8
    e9ec:	19 2d       	mov	r17, r9
    e9ee:	2a 2d       	mov	r18, r10
    e9f0:	3b 2d       	mov	r19, r11
    e9f2:	4c 2d       	mov	r20, r12
    e9f4:	5d 2d       	mov	r21, r13
    e9f6:	6e 2d       	mov	r22, r14
    e9f8:	7f 2d       	mov	r23, r15
    e9fa:	80 2f       	mov	r24, r16
    e9fc:	91 2f       	mov	r25, r17
    e9fe:	21 5c       	subi	r18, 0xC1	; 193
    ea00:	3d 4b       	sbci	r19, 0xBD	; 189
    ea02:	40 4f       	sbci	r20, 0xF0	; 240
    ea04:	5f 4f       	sbci	r21, 0xFF	; 255
    ea06:	6f 4f       	sbci	r22, 0xFF	; 255
    ea08:	7f 4f       	sbci	r23, 0xFF	; 255
    ea0a:	8f 4f       	sbci	r24, 0xFF	; 255
    ea0c:	9f 4f       	sbci	r25, 0xFF	; 255
    ea0e:	a2 2e       	mov	r10, r18
    ea10:	b3 2e       	mov	r11, r19
    ea12:	c4 2e       	mov	r12, r20
    ea14:	d5 2e       	mov	r13, r21
    ea16:	e6 2e       	mov	r14, r22
    ea18:	f7 2e       	mov	r15, r23
    ea1a:	08 2f       	mov	r16, r24
    ea1c:	19 2f       	mov	r17, r25
    ea1e:	2a 2d       	mov	r18, r10
    ea20:	3b 2d       	mov	r19, r11
    ea22:	4c 2d       	mov	r20, r12
    ea24:	5d 2d       	mov	r21, r13
    ea26:	6e 2d       	mov	r22, r14
    ea28:	7f 2d       	mov	r23, r15
    ea2a:	80 2f       	mov	r24, r16
    ea2c:	91 2f       	mov	r25, r17
    ea2e:	0f 94 24 26 	call	0x24c48	; 0x24c48 <__floatundisf>
    ea32:	dc 01       	movw	r26, r24
    ea34:	cb 01       	movw	r24, r22
    ea36:	20 e0       	ldi	r18, 0x00	; 0
    ea38:	34 e2       	ldi	r19, 0x24	; 36
    ea3a:	44 e7       	ldi	r20, 0x74	; 116
    ea3c:	59 e4       	ldi	r21, 0x49	; 73
    ea3e:	bc 01       	movw	r22, r24
    ea40:	cd 01       	movw	r24, r26
    ea42:	0f 94 14 25 	call	0x24a28	; 0x24a28 <__divsf3>
    ea46:	dc 01       	movw	r26, r24
    ea48:	cb 01       	movw	r24, r22
    ea4a:	bc 01       	movw	r22, r24
    ea4c:	cd 01       	movw	r24, r26
    ea4e:	0f 94 81 25 	call	0x24b02	; 0x24b02 <__fixunssfdi>
    ea52:	a2 2e       	mov	r10, r18
    ea54:	b3 2e       	mov	r11, r19
    ea56:	c4 2e       	mov	r12, r20
    ea58:	d5 2e       	mov	r13, r21
    ea5a:	e6 2e       	mov	r14, r22
    ea5c:	f7 2e       	mov	r15, r23
    ea5e:	08 2f       	mov	r16, r24
    ea60:	19 2f       	mov	r17, r25
    ea62:	d6 01       	movw	r26, r12
    ea64:	c5 01       	movw	r24, r10
    ea66:	bc 01       	movw	r22, r24
    ea68:	cd 01       	movw	r24, r26
    ea6a:	0e 94 e1 5e 	call	0xbdc2	; 0xbdc2 <__portable_avr_delay_cycles>
    ea6e:	80 91 10 20 	lds	r24, 0x2010	; 0x802010 <g_bias_pm>
    ea72:	0e 94 0b 65 	call	0xca16	; 0xca16 <twi2_set_bias>
    ea76:	69 e1       	ldi	r22, 0x19	; 25
    ea78:	8c e2       	ldi	r24, 0x2C	; 44
    ea7a:	0e 94 b8 65 	call	0xcb70	; 0xcb70 <twi2_set_beep>
    ea7e:	0e 94 a1 5d 	call	0xbb42	; 0xbb42 <sysclk_get_cpu_hz>
    ea82:	dc 01       	movw	r26, r24
    ea84:	cb 01       	movw	r24, r22
    ea86:	9c 01       	movw	r18, r24
    ea88:	ad 01       	movw	r20, r26
    ea8a:	60 e0       	ldi	r22, 0x00	; 0
    ea8c:	70 e0       	ldi	r23, 0x00	; 0
    ea8e:	cb 01       	movw	r24, r22
    ea90:	82 2e       	mov	r8, r18
    ea92:	93 2e       	mov	r9, r19
    ea94:	a4 2e       	mov	r10, r20
    ea96:	b5 2e       	mov	r11, r21
    ea98:	c6 2e       	mov	r12, r22
    ea9a:	d7 2e       	mov	r13, r23
    ea9c:	e8 2e       	mov	r14, r24
    ea9e:	f9 2e       	mov	r15, r25
    eaa0:	28 2d       	mov	r18, r8
    eaa2:	39 2d       	mov	r19, r9
    eaa4:	4a 2d       	mov	r20, r10
    eaa6:	5b 2d       	mov	r21, r11
    eaa8:	6c 2d       	mov	r22, r12
    eaaa:	7d 2d       	mov	r23, r13
    eaac:	8e 2d       	mov	r24, r14
    eaae:	9f 2d       	mov	r25, r15
    eab0:	02 e0       	ldi	r16, 0x02	; 2
    eab2:	0f 94 80 2e 	call	0x25d00	; 0x25d00 <__ashldi3>
    eab6:	2c 8f       	std	Y+28, r18	; 0x1c
    eab8:	3d 8f       	std	Y+29, r19	; 0x1d
    eaba:	4e 8f       	std	Y+30, r20	; 0x1e
    eabc:	5f 8f       	std	Y+31, r21	; 0x1f
    eabe:	68 a3       	std	Y+32, r22	; 0x20
    eac0:	79 a3       	std	Y+33, r23	; 0x21
    eac2:	8a a3       	std	Y+34, r24	; 0x22
    eac4:	9b a3       	std	Y+35, r25	; 0x23
    eac6:	8c 8c       	ldd	r8, Y+28	; 0x1c
    eac8:	9d 8c       	ldd	r9, Y+29	; 0x1d
    eaca:	ae 8c       	ldd	r10, Y+30	; 0x1e
    eacc:	bf 8c       	ldd	r11, Y+31	; 0x1f
    eace:	c8 a0       	ldd	r12, Y+32	; 0x20
    ead0:	d9 a0       	ldd	r13, Y+33	; 0x21
    ead2:	ea a0       	ldd	r14, Y+34	; 0x22
    ead4:	fb a0       	ldd	r15, Y+35	; 0x23
    ead6:	28 2d       	mov	r18, r8
    ead8:	39 2d       	mov	r19, r9
    eada:	4a 2d       	mov	r20, r10
    eadc:	5b 2d       	mov	r21, r11
    eade:	6c 2d       	mov	r22, r12
    eae0:	7d 2d       	mov	r23, r13
    eae2:	8e 2d       	mov	r24, r14
    eae4:	9f 2d       	mov	r25, r15
    eae6:	02 e0       	ldi	r16, 0x02	; 2
    eae8:	0f 94 80 2e 	call	0x25d00	; 0x25d00 <__ashldi3>
    eaec:	2c a3       	std	Y+36, r18	; 0x24
    eaee:	3d a3       	std	Y+37, r19	; 0x25
    eaf0:	4e a3       	std	Y+38, r20	; 0x26
    eaf2:	5f a3       	std	Y+39, r21	; 0x27
    eaf4:	68 a7       	std	Y+40, r22	; 0x28
    eaf6:	79 a7       	std	Y+41, r23	; 0x29
    eaf8:	8a a7       	std	Y+42, r24	; 0x2a
    eafa:	9b a7       	std	Y+43, r25	; 0x2b
    eafc:	28 2d       	mov	r18, r8
    eafe:	39 2d       	mov	r19, r9
    eb00:	4a 2d       	mov	r20, r10
    eb02:	5b 2d       	mov	r21, r11
    eb04:	6c 2d       	mov	r22, r12
    eb06:	7d 2d       	mov	r23, r13
    eb08:	8e 2d       	mov	r24, r14
    eb0a:	9f 2d       	mov	r25, r15
    eb0c:	ac a0       	ldd	r10, Y+36	; 0x24
    eb0e:	bd a0       	ldd	r11, Y+37	; 0x25
    eb10:	ce a0       	ldd	r12, Y+38	; 0x26
    eb12:	df a0       	ldd	r13, Y+39	; 0x27
    eb14:	e8 a4       	ldd	r14, Y+40	; 0x28
    eb16:	f9 a4       	ldd	r15, Y+41	; 0x29
    eb18:	0a a5       	ldd	r16, Y+42	; 0x2a
    eb1a:	1b a5       	ldd	r17, Y+43	; 0x2b
    eb1c:	0f 94 b7 2e 	call	0x25d6e	; 0x25d6e <__adddi3>
    eb20:	22 2e       	mov	r2, r18
    eb22:	33 2e       	mov	r3, r19
    eb24:	44 2e       	mov	r4, r20
    eb26:	55 2e       	mov	r5, r21
    eb28:	66 2e       	mov	r6, r22
    eb2a:	77 2e       	mov	r7, r23
    eb2c:	88 2e       	mov	r8, r24
    eb2e:	99 2e       	mov	r9, r25
    eb30:	22 2d       	mov	r18, r2
    eb32:	33 2d       	mov	r19, r3
    eb34:	44 2d       	mov	r20, r4
    eb36:	55 2d       	mov	r21, r5
    eb38:	66 2d       	mov	r22, r6
    eb3a:	77 2d       	mov	r23, r7
    eb3c:	88 2d       	mov	r24, r8
    eb3e:	99 2d       	mov	r25, r9
    eb40:	04 e0       	ldi	r16, 0x04	; 4
    eb42:	0f 94 80 2e 	call	0x25d00	; 0x25d00 <__ashldi3>
    eb46:	a2 2e       	mov	r10, r18
    eb48:	b3 2e       	mov	r11, r19
    eb4a:	c4 2e       	mov	r12, r20
    eb4c:	d5 2e       	mov	r13, r21
    eb4e:	e6 2e       	mov	r14, r22
    eb50:	f7 2e       	mov	r15, r23
    eb52:	08 2f       	mov	r16, r24
    eb54:	19 2f       	mov	r17, r25
    eb56:	2a 2d       	mov	r18, r10
    eb58:	3b 2d       	mov	r19, r11
    eb5a:	4c 2d       	mov	r20, r12
    eb5c:	5d 2d       	mov	r21, r13
    eb5e:	6e 2d       	mov	r22, r14
    eb60:	7f 2d       	mov	r23, r15
    eb62:	80 2f       	mov	r24, r16
    eb64:	91 2f       	mov	r25, r17
    eb66:	a2 2c       	mov	r10, r2
    eb68:	b3 2c       	mov	r11, r3
    eb6a:	c4 2c       	mov	r12, r4
    eb6c:	d5 2c       	mov	r13, r5
    eb6e:	e6 2c       	mov	r14, r6
    eb70:	f7 2c       	mov	r15, r7
    eb72:	08 2d       	mov	r16, r8
    eb74:	19 2d       	mov	r17, r9
    eb76:	0f 94 cc 2e 	call	0x25d98	; 0x25d98 <__subdi3>
    eb7a:	22 2e       	mov	r2, r18
    eb7c:	33 2e       	mov	r3, r19
    eb7e:	44 2e       	mov	r4, r20
    eb80:	55 2e       	mov	r5, r21
    eb82:	66 2e       	mov	r6, r22
    eb84:	77 2e       	mov	r7, r23
    eb86:	88 2e       	mov	r8, r24
    eb88:	99 2e       	mov	r9, r25
    eb8a:	0f 2e       	mov	r0, r31
    eb8c:	f6 e0       	ldi	r31, 0x06	; 6
    eb8e:	af 2e       	mov	r10, r31
    eb90:	f0 2d       	mov	r31, r0
    eb92:	b1 2c       	mov	r11, r1
    eb94:	c1 2c       	mov	r12, r1
    eb96:	d1 2c       	mov	r13, r1
    eb98:	e1 2c       	mov	r14, r1
    eb9a:	f1 2c       	mov	r15, r1
    eb9c:	00 e0       	ldi	r16, 0x00	; 0
    eb9e:	10 e0       	ldi	r17, 0x00	; 0
    eba0:	22 2d       	mov	r18, r2
    eba2:	33 2d       	mov	r19, r3
    eba4:	44 2d       	mov	r20, r4
    eba6:	55 2d       	mov	r21, r5
    eba8:	66 2d       	mov	r22, r6
    ebaa:	77 2d       	mov	r23, r7
    ebac:	88 2d       	mov	r24, r8
    ebae:	99 2d       	mov	r25, r9
    ebb0:	0f 94 e3 2d 	call	0x25bc6	; 0x25bc6 <__udivdi3>
    ebb4:	22 2e       	mov	r2, r18
    ebb6:	33 2e       	mov	r3, r19
    ebb8:	44 2e       	mov	r4, r20
    ebba:	55 2e       	mov	r5, r21
    ebbc:	66 2e       	mov	r6, r22
    ebbe:	77 2e       	mov	r7, r23
    ebc0:	88 2e       	mov	r8, r24
    ebc2:	99 2e       	mov	r9, r25
    ebc4:	a2 2c       	mov	r10, r2
    ebc6:	b3 2c       	mov	r11, r3
    ebc8:	c4 2c       	mov	r12, r4
    ebca:	d5 2c       	mov	r13, r5
    ebcc:	e6 2c       	mov	r14, r6
    ebce:	f7 2c       	mov	r15, r7
    ebd0:	08 2d       	mov	r16, r8
    ebd2:	19 2d       	mov	r17, r9
    ebd4:	2a 2d       	mov	r18, r10
    ebd6:	3b 2d       	mov	r19, r11
    ebd8:	4c 2d       	mov	r20, r12
    ebda:	5d 2d       	mov	r21, r13
    ebdc:	6e 2d       	mov	r22, r14
    ebde:	7f 2d       	mov	r23, r15
    ebe0:	80 2f       	mov	r24, r16
    ebe2:	91 2f       	mov	r25, r17
    ebe4:	29 51       	subi	r18, 0x19	; 25
    ebe6:	3c 4f       	sbci	r19, 0xFC	; 252
    ebe8:	4f 4f       	sbci	r20, 0xFF	; 255
    ebea:	5f 4f       	sbci	r21, 0xFF	; 255
    ebec:	6f 4f       	sbci	r22, 0xFF	; 255
    ebee:	7f 4f       	sbci	r23, 0xFF	; 255
    ebf0:	8f 4f       	sbci	r24, 0xFF	; 255
    ebf2:	9f 4f       	sbci	r25, 0xFF	; 255
    ebf4:	a2 2e       	mov	r10, r18
    ebf6:	b3 2e       	mov	r11, r19
    ebf8:	c4 2e       	mov	r12, r20
    ebfa:	d5 2e       	mov	r13, r21
    ebfc:	e6 2e       	mov	r14, r22
    ebfe:	f7 2e       	mov	r15, r23
    ec00:	08 2f       	mov	r16, r24
    ec02:	19 2f       	mov	r17, r25
    ec04:	2a 2d       	mov	r18, r10
    ec06:	3b 2d       	mov	r19, r11
    ec08:	4c 2d       	mov	r20, r12
    ec0a:	5d 2d       	mov	r21, r13
    ec0c:	6e 2d       	mov	r22, r14
    ec0e:	7f 2d       	mov	r23, r15
    ec10:	80 2f       	mov	r24, r16
    ec12:	91 2f       	mov	r25, r17
    ec14:	0f 94 24 26 	call	0x24c48	; 0x24c48 <__floatundisf>
    ec18:	dc 01       	movw	r26, r24
    ec1a:	cb 01       	movw	r24, r22
    ec1c:	20 e0       	ldi	r18, 0x00	; 0
    ec1e:	30 e0       	ldi	r19, 0x00	; 0
    ec20:	4a e7       	ldi	r20, 0x7A	; 122
    ec22:	54 e4       	ldi	r21, 0x44	; 68
    ec24:	bc 01       	movw	r22, r24
    ec26:	cd 01       	movw	r24, r26
    ec28:	0f 94 14 25 	call	0x24a28	; 0x24a28 <__divsf3>
    ec2c:	dc 01       	movw	r26, r24
    ec2e:	cb 01       	movw	r24, r22
    ec30:	bc 01       	movw	r22, r24
    ec32:	cd 01       	movw	r24, r26
    ec34:	0f 94 81 25 	call	0x24b02	; 0x24b02 <__fixunssfdi>
    ec38:	a2 2e       	mov	r10, r18
    ec3a:	b3 2e       	mov	r11, r19
    ec3c:	c4 2e       	mov	r12, r20
    ec3e:	d5 2e       	mov	r13, r21
    ec40:	e6 2e       	mov	r14, r22
    ec42:	f7 2e       	mov	r15, r23
    ec44:	08 2f       	mov	r16, r24
    ec46:	19 2f       	mov	r17, r25
    ec48:	d6 01       	movw	r26, r12
    ec4a:	c5 01       	movw	r24, r10
    ec4c:	bc 01       	movw	r22, r24
    ec4e:	cd 01       	movw	r24, r26
    ec50:	0e 94 e1 5e 	call	0xbdc2	; 0xbdc2 <__portable_avr_delay_cycles>
    ec54:	19 82       	std	Y+1, r1	; 0x01
    ec56:	75 c0       	rjmp	.+234    	; 0xed42 <start_twi2_lcd+0x748>
    ec58:	69 81       	ldd	r22, Y+1	; 0x01
    ec5a:	80 e0       	ldi	r24, 0x00	; 0
    ec5c:	0e 94 58 64 	call	0xc8b0	; 0xc8b0 <twi2_set_ledbl>
    ec60:	0e 94 a1 5d 	call	0xbb42	; 0xbb42 <sysclk_get_cpu_hz>
    ec64:	dc 01       	movw	r26, r24
    ec66:	cb 01       	movw	r24, r22
    ec68:	1c 01       	movw	r2, r24
    ec6a:	2d 01       	movw	r4, r26
    ec6c:	61 2c       	mov	r6, r1
    ec6e:	71 2c       	mov	r7, r1
    ec70:	43 01       	movw	r8, r6
    ec72:	0f 2e       	mov	r0, r31
    ec74:	f6 e0       	ldi	r31, 0x06	; 6
    ec76:	af 2e       	mov	r10, r31
    ec78:	f0 2d       	mov	r31, r0
    ec7a:	b1 2c       	mov	r11, r1
    ec7c:	c1 2c       	mov	r12, r1
    ec7e:	d1 2c       	mov	r13, r1
    ec80:	e1 2c       	mov	r14, r1
    ec82:	f1 2c       	mov	r15, r1
    ec84:	00 e0       	ldi	r16, 0x00	; 0
    ec86:	10 e0       	ldi	r17, 0x00	; 0
    ec88:	22 2d       	mov	r18, r2
    ec8a:	33 2d       	mov	r19, r3
    ec8c:	44 2d       	mov	r20, r4
    ec8e:	55 2d       	mov	r21, r5
    ec90:	66 2d       	mov	r22, r6
    ec92:	77 2d       	mov	r23, r7
    ec94:	88 2d       	mov	r24, r8
    ec96:	99 2d       	mov	r25, r9
    ec98:	0f 94 e3 2d 	call	0x25bc6	; 0x25bc6 <__udivdi3>
    ec9c:	22 2e       	mov	r2, r18
    ec9e:	33 2e       	mov	r3, r19
    eca0:	44 2e       	mov	r4, r20
    eca2:	55 2e       	mov	r5, r21
    eca4:	66 2e       	mov	r6, r22
    eca6:	77 2e       	mov	r7, r23
    eca8:	88 2e       	mov	r8, r24
    ecaa:	99 2e       	mov	r9, r25
    ecac:	a2 2c       	mov	r10, r2
    ecae:	b3 2c       	mov	r11, r3
    ecb0:	c4 2c       	mov	r12, r4
    ecb2:	d5 2c       	mov	r13, r5
    ecb4:	e6 2c       	mov	r14, r6
    ecb6:	f7 2c       	mov	r15, r7
    ecb8:	08 2d       	mov	r16, r8
    ecba:	19 2d       	mov	r17, r9
    ecbc:	2a 2d       	mov	r18, r10
    ecbe:	3b 2d       	mov	r19, r11
    ecc0:	4c 2d       	mov	r20, r12
    ecc2:	5d 2d       	mov	r21, r13
    ecc4:	6e 2d       	mov	r22, r14
    ecc6:	7f 2d       	mov	r23, r15
    ecc8:	80 2f       	mov	r24, r16
    ecca:	91 2f       	mov	r25, r17
    eccc:	29 51       	subi	r18, 0x19	; 25
    ecce:	3c 4f       	sbci	r19, 0xFC	; 252
    ecd0:	4f 4f       	sbci	r20, 0xFF	; 255
    ecd2:	5f 4f       	sbci	r21, 0xFF	; 255
    ecd4:	6f 4f       	sbci	r22, 0xFF	; 255
    ecd6:	7f 4f       	sbci	r23, 0xFF	; 255
    ecd8:	8f 4f       	sbci	r24, 0xFF	; 255
    ecda:	9f 4f       	sbci	r25, 0xFF	; 255
    ecdc:	a2 2e       	mov	r10, r18
    ecde:	b3 2e       	mov	r11, r19
    ece0:	c4 2e       	mov	r12, r20
    ece2:	d5 2e       	mov	r13, r21
    ece4:	e6 2e       	mov	r14, r22
    ece6:	f7 2e       	mov	r15, r23
    ece8:	08 2f       	mov	r16, r24
    ecea:	19 2f       	mov	r17, r25
    ecec:	2a 2d       	mov	r18, r10
    ecee:	3b 2d       	mov	r19, r11
    ecf0:	4c 2d       	mov	r20, r12
    ecf2:	5d 2d       	mov	r21, r13
    ecf4:	6e 2d       	mov	r22, r14
    ecf6:	7f 2d       	mov	r23, r15
    ecf8:	80 2f       	mov	r24, r16
    ecfa:	91 2f       	mov	r25, r17
    ecfc:	0f 94 24 26 	call	0x24c48	; 0x24c48 <__floatundisf>
    ed00:	dc 01       	movw	r26, r24
    ed02:	cb 01       	movw	r24, r22
    ed04:	20 e0       	ldi	r18, 0x00	; 0
    ed06:	30 e0       	ldi	r19, 0x00	; 0
    ed08:	4a e7       	ldi	r20, 0x7A	; 122
    ed0a:	54 e4       	ldi	r21, 0x44	; 68
    ed0c:	bc 01       	movw	r22, r24
    ed0e:	cd 01       	movw	r24, r26
    ed10:	0f 94 14 25 	call	0x24a28	; 0x24a28 <__divsf3>
    ed14:	dc 01       	movw	r26, r24
    ed16:	cb 01       	movw	r24, r22
    ed18:	bc 01       	movw	r22, r24
    ed1a:	cd 01       	movw	r24, r26
    ed1c:	0f 94 81 25 	call	0x24b02	; 0x24b02 <__fixunssfdi>
    ed20:	a2 2e       	mov	r10, r18
    ed22:	b3 2e       	mov	r11, r19
    ed24:	c4 2e       	mov	r12, r20
    ed26:	d5 2e       	mov	r13, r21
    ed28:	e6 2e       	mov	r14, r22
    ed2a:	f7 2e       	mov	r15, r23
    ed2c:	08 2f       	mov	r16, r24
    ed2e:	19 2f       	mov	r17, r25
    ed30:	d6 01       	movw	r26, r12
    ed32:	c5 01       	movw	r24, r10
    ed34:	bc 01       	movw	r22, r24
    ed36:	cd 01       	movw	r24, r26
    ed38:	0e 94 e1 5e 	call	0xbdc2	; 0xbdc2 <__portable_avr_delay_cycles>
    ed3c:	89 81       	ldd	r24, Y+1	; 0x01
    ed3e:	8c 5f       	subi	r24, 0xFC	; 252
    ed40:	89 83       	std	Y+1, r24	; 0x01
    ed42:	89 81       	ldd	r24, Y+1	; 0x01
    ed44:	8c 3f       	cpi	r24, 0xFC	; 252
    ed46:	08 f4       	brcc	.+2      	; 0xed4a <start_twi2_lcd+0x750>
    ed48:	87 cf       	rjmp	.-242    	; 0xec58 <start_twi2_lcd+0x65e>
    ed4a:	69 e1       	ldi	r22, 0x19	; 25
    ed4c:	88 e5       	ldi	r24, 0x58	; 88
    ed4e:	0e 94 b8 65 	call	0xcb70	; 0xcb70 <twi2_set_beep>
    ed52:	0e 94 a1 5d 	call	0xbb42	; 0xbb42 <sysclk_get_cpu_hz>
    ed56:	dc 01       	movw	r26, r24
    ed58:	cb 01       	movw	r24, r22
    ed5a:	9c 01       	movw	r18, r24
    ed5c:	ad 01       	movw	r20, r26
    ed5e:	60 e0       	ldi	r22, 0x00	; 0
    ed60:	70 e0       	ldi	r23, 0x00	; 0
    ed62:	cb 01       	movw	r24, r22
    ed64:	82 2e       	mov	r8, r18
    ed66:	93 2e       	mov	r9, r19
    ed68:	a4 2e       	mov	r10, r20
    ed6a:	b5 2e       	mov	r11, r21
    ed6c:	c6 2e       	mov	r12, r22
    ed6e:	d7 2e       	mov	r13, r23
    ed70:	e8 2e       	mov	r14, r24
    ed72:	f9 2e       	mov	r15, r25
    ed74:	28 2d       	mov	r18, r8
    ed76:	39 2d       	mov	r19, r9
    ed78:	4a 2d       	mov	r20, r10
    ed7a:	5b 2d       	mov	r21, r11
    ed7c:	6c 2d       	mov	r22, r12
    ed7e:	7d 2d       	mov	r23, r13
    ed80:	8e 2d       	mov	r24, r14
    ed82:	9f 2d       	mov	r25, r15
    ed84:	02 e0       	ldi	r16, 0x02	; 2
    ed86:	0f 94 80 2e 	call	0x25d00	; 0x25d00 <__ashldi3>
    ed8a:	2c a7       	std	Y+44, r18	; 0x2c
    ed8c:	3d a7       	std	Y+45, r19	; 0x2d
    ed8e:	4e a7       	std	Y+46, r20	; 0x2e
    ed90:	5f a7       	std	Y+47, r21	; 0x2f
    ed92:	68 ab       	std	Y+48, r22	; 0x30
    ed94:	79 ab       	std	Y+49, r23	; 0x31
    ed96:	8a ab       	std	Y+50, r24	; 0x32
    ed98:	9b ab       	std	Y+51, r25	; 0x33
    ed9a:	8c a4       	ldd	r8, Y+44	; 0x2c
    ed9c:	9d a4       	ldd	r9, Y+45	; 0x2d
    ed9e:	ae a4       	ldd	r10, Y+46	; 0x2e
    eda0:	bf a4       	ldd	r11, Y+47	; 0x2f
    eda2:	c8 a8       	ldd	r12, Y+48	; 0x30
    eda4:	d9 a8       	ldd	r13, Y+49	; 0x31
    eda6:	ea a8       	ldd	r14, Y+50	; 0x32
    eda8:	fb a8       	ldd	r15, Y+51	; 0x33
    edaa:	28 2d       	mov	r18, r8
    edac:	39 2d       	mov	r19, r9
    edae:	4a 2d       	mov	r20, r10
    edb0:	5b 2d       	mov	r21, r11
    edb2:	6c 2d       	mov	r22, r12
    edb4:	7d 2d       	mov	r23, r13
    edb6:	8e 2d       	mov	r24, r14
    edb8:	9f 2d       	mov	r25, r15
    edba:	02 e0       	ldi	r16, 0x02	; 2
    edbc:	0f 94 80 2e 	call	0x25d00	; 0x25d00 <__ashldi3>
    edc0:	2c ab       	std	Y+52, r18	; 0x34
    edc2:	3d ab       	std	Y+53, r19	; 0x35
    edc4:	4e ab       	std	Y+54, r20	; 0x36
    edc6:	5f ab       	std	Y+55, r21	; 0x37
    edc8:	68 af       	std	Y+56, r22	; 0x38
    edca:	79 af       	std	Y+57, r23	; 0x39
    edcc:	8a af       	std	Y+58, r24	; 0x3a
    edce:	9b af       	std	Y+59, r25	; 0x3b
    edd0:	28 2d       	mov	r18, r8
    edd2:	39 2d       	mov	r19, r9
    edd4:	4a 2d       	mov	r20, r10
    edd6:	5b 2d       	mov	r21, r11
    edd8:	6c 2d       	mov	r22, r12
    edda:	7d 2d       	mov	r23, r13
    eddc:	8e 2d       	mov	r24, r14
    edde:	9f 2d       	mov	r25, r15
    ede0:	ac a8       	ldd	r10, Y+52	; 0x34
    ede2:	bd a8       	ldd	r11, Y+53	; 0x35
    ede4:	ce a8       	ldd	r12, Y+54	; 0x36
    ede6:	df a8       	ldd	r13, Y+55	; 0x37
    ede8:	e8 ac       	ldd	r14, Y+56	; 0x38
    edea:	f9 ac       	ldd	r15, Y+57	; 0x39
    edec:	0a ad       	ldd	r16, Y+58	; 0x3a
    edee:	1b ad       	ldd	r17, Y+59	; 0x3b
    edf0:	0f 94 b7 2e 	call	0x25d6e	; 0x25d6e <__adddi3>
    edf4:	22 2e       	mov	r2, r18
    edf6:	33 2e       	mov	r3, r19
    edf8:	44 2e       	mov	r4, r20
    edfa:	55 2e       	mov	r5, r21
    edfc:	66 2e       	mov	r6, r22
    edfe:	77 2e       	mov	r7, r23
    ee00:	88 2e       	mov	r8, r24
    ee02:	99 2e       	mov	r9, r25
    ee04:	22 2d       	mov	r18, r2
    ee06:	33 2d       	mov	r19, r3
    ee08:	44 2d       	mov	r20, r4
    ee0a:	55 2d       	mov	r21, r5
    ee0c:	66 2d       	mov	r22, r6
    ee0e:	77 2d       	mov	r23, r7
    ee10:	88 2d       	mov	r24, r8
    ee12:	99 2d       	mov	r25, r9
    ee14:	04 e0       	ldi	r16, 0x04	; 4
    ee16:	0f 94 80 2e 	call	0x25d00	; 0x25d00 <__ashldi3>
    ee1a:	a2 2e       	mov	r10, r18
    ee1c:	b3 2e       	mov	r11, r19
    ee1e:	c4 2e       	mov	r12, r20
    ee20:	d5 2e       	mov	r13, r21
    ee22:	e6 2e       	mov	r14, r22
    ee24:	f7 2e       	mov	r15, r23
    ee26:	08 2f       	mov	r16, r24
    ee28:	19 2f       	mov	r17, r25
    ee2a:	2a 2d       	mov	r18, r10
    ee2c:	3b 2d       	mov	r19, r11
    ee2e:	4c 2d       	mov	r20, r12
    ee30:	5d 2d       	mov	r21, r13
    ee32:	6e 2d       	mov	r22, r14
    ee34:	7f 2d       	mov	r23, r15
    ee36:	80 2f       	mov	r24, r16
    ee38:	91 2f       	mov	r25, r17
    ee3a:	a2 2c       	mov	r10, r2
    ee3c:	b3 2c       	mov	r11, r3
    ee3e:	c4 2c       	mov	r12, r4
    ee40:	d5 2c       	mov	r13, r5
    ee42:	e6 2c       	mov	r14, r6
    ee44:	f7 2c       	mov	r15, r7
    ee46:	08 2d       	mov	r16, r8
    ee48:	19 2d       	mov	r17, r9
    ee4a:	0f 94 cc 2e 	call	0x25d98	; 0x25d98 <__subdi3>
    ee4e:	22 2e       	mov	r2, r18
    ee50:	33 2e       	mov	r3, r19
    ee52:	44 2e       	mov	r4, r20
    ee54:	55 2e       	mov	r5, r21
    ee56:	66 2e       	mov	r6, r22
    ee58:	77 2e       	mov	r7, r23
    ee5a:	88 2e       	mov	r8, r24
    ee5c:	99 2e       	mov	r9, r25
    ee5e:	0f 2e       	mov	r0, r31
    ee60:	f6 e0       	ldi	r31, 0x06	; 6
    ee62:	af 2e       	mov	r10, r31
    ee64:	f0 2d       	mov	r31, r0
    ee66:	b1 2c       	mov	r11, r1
    ee68:	c1 2c       	mov	r12, r1
    ee6a:	d1 2c       	mov	r13, r1
    ee6c:	e1 2c       	mov	r14, r1
    ee6e:	f1 2c       	mov	r15, r1
    ee70:	00 e0       	ldi	r16, 0x00	; 0
    ee72:	10 e0       	ldi	r17, 0x00	; 0
    ee74:	22 2d       	mov	r18, r2
    ee76:	33 2d       	mov	r19, r3
    ee78:	44 2d       	mov	r20, r4
    ee7a:	55 2d       	mov	r21, r5
    ee7c:	66 2d       	mov	r22, r6
    ee7e:	77 2d       	mov	r23, r7
    ee80:	88 2d       	mov	r24, r8
    ee82:	99 2d       	mov	r25, r9
    ee84:	0f 94 e3 2d 	call	0x25bc6	; 0x25bc6 <__udivdi3>
    ee88:	22 2e       	mov	r2, r18
    ee8a:	33 2e       	mov	r3, r19
    ee8c:	44 2e       	mov	r4, r20
    ee8e:	55 2e       	mov	r5, r21
    ee90:	66 2e       	mov	r6, r22
    ee92:	77 2e       	mov	r7, r23
    ee94:	88 2e       	mov	r8, r24
    ee96:	99 2e       	mov	r9, r25
    ee98:	a2 2c       	mov	r10, r2
    ee9a:	b3 2c       	mov	r11, r3
    ee9c:	c4 2c       	mov	r12, r4
    ee9e:	d5 2c       	mov	r13, r5
    eea0:	e6 2c       	mov	r14, r6
    eea2:	f7 2c       	mov	r15, r7
    eea4:	08 2d       	mov	r16, r8
    eea6:	19 2d       	mov	r17, r9
    eea8:	2a 2d       	mov	r18, r10
    eeaa:	3b 2d       	mov	r19, r11
    eeac:	4c 2d       	mov	r20, r12
    eeae:	5d 2d       	mov	r21, r13
    eeb0:	6e 2d       	mov	r22, r14
    eeb2:	7f 2d       	mov	r23, r15
    eeb4:	80 2f       	mov	r24, r16
    eeb6:	91 2f       	mov	r25, r17
    eeb8:	29 51       	subi	r18, 0x19	; 25
    eeba:	3c 4f       	sbci	r19, 0xFC	; 252
    eebc:	4f 4f       	sbci	r20, 0xFF	; 255
    eebe:	5f 4f       	sbci	r21, 0xFF	; 255
    eec0:	6f 4f       	sbci	r22, 0xFF	; 255
    eec2:	7f 4f       	sbci	r23, 0xFF	; 255
    eec4:	8f 4f       	sbci	r24, 0xFF	; 255
    eec6:	9f 4f       	sbci	r25, 0xFF	; 255
    eec8:	a2 2e       	mov	r10, r18
    eeca:	b3 2e       	mov	r11, r19
    eecc:	c4 2e       	mov	r12, r20
    eece:	d5 2e       	mov	r13, r21
    eed0:	e6 2e       	mov	r14, r22
    eed2:	f7 2e       	mov	r15, r23
    eed4:	08 2f       	mov	r16, r24
    eed6:	19 2f       	mov	r17, r25
    eed8:	2a 2d       	mov	r18, r10
    eeda:	3b 2d       	mov	r19, r11
    eedc:	4c 2d       	mov	r20, r12
    eede:	5d 2d       	mov	r21, r13
    eee0:	6e 2d       	mov	r22, r14
    eee2:	7f 2d       	mov	r23, r15
    eee4:	80 2f       	mov	r24, r16
    eee6:	91 2f       	mov	r25, r17
    eee8:	0f 94 24 26 	call	0x24c48	; 0x24c48 <__floatundisf>
    eeec:	dc 01       	movw	r26, r24
    eeee:	cb 01       	movw	r24, r22
    eef0:	20 e0       	ldi	r18, 0x00	; 0
    eef2:	30 e0       	ldi	r19, 0x00	; 0
    eef4:	4a e7       	ldi	r20, 0x7A	; 122
    eef6:	54 e4       	ldi	r21, 0x44	; 68
    eef8:	bc 01       	movw	r22, r24
    eefa:	cd 01       	movw	r24, r26
    eefc:	0f 94 14 25 	call	0x24a28	; 0x24a28 <__divsf3>
    ef00:	dc 01       	movw	r26, r24
    ef02:	cb 01       	movw	r24, r22
    ef04:	bc 01       	movw	r22, r24
    ef06:	cd 01       	movw	r24, r26
    ef08:	0f 94 81 25 	call	0x24b02	; 0x24b02 <__fixunssfdi>
    ef0c:	a2 2e       	mov	r10, r18
    ef0e:	b3 2e       	mov	r11, r19
    ef10:	c4 2e       	mov	r12, r20
    ef12:	d5 2e       	mov	r13, r21
    ef14:	e6 2e       	mov	r14, r22
    ef16:	f7 2e       	mov	r15, r23
    ef18:	08 2f       	mov	r16, r24
    ef1a:	19 2f       	mov	r17, r25
    ef1c:	d6 01       	movw	r26, r12
    ef1e:	c5 01       	movw	r24, r10
    ef20:	bc 01       	movw	r22, r24
    ef22:	cd 01       	movw	r24, r26
    ef24:	0e 94 e1 5e 	call	0xbdc2	; 0xbdc2 <__portable_avr_delay_cycles>
    ef28:	80 91 4f 26 	lds	r24, 0x264F	; 0x80264f <g_backlight_mode_pwm>
    ef2c:	90 91 50 26 	lds	r25, 0x2650	; 0x802650 <g_backlight_mode_pwm+0x1>
    ef30:	8b 83       	std	Y+3, r24	; 0x03
    ef32:	8f ef       	ldi	r24, 0xFF	; 255
    ef34:	8a 83       	std	Y+2, r24	; 0x02
    ef36:	75 c0       	rjmp	.+234    	; 0xf022 <start_twi2_lcd+0xa28>
    ef38:	6a 81       	ldd	r22, Y+2	; 0x02
    ef3a:	80 e0       	ldi	r24, 0x00	; 0
    ef3c:	0e 94 58 64 	call	0xc8b0	; 0xc8b0 <twi2_set_ledbl>
    ef40:	0e 94 a1 5d 	call	0xbb42	; 0xbb42 <sysclk_get_cpu_hz>
    ef44:	dc 01       	movw	r26, r24
    ef46:	cb 01       	movw	r24, r22
    ef48:	1c 01       	movw	r2, r24
    ef4a:	2d 01       	movw	r4, r26
    ef4c:	61 2c       	mov	r6, r1
    ef4e:	71 2c       	mov	r7, r1
    ef50:	43 01       	movw	r8, r6
    ef52:	0f 2e       	mov	r0, r31
    ef54:	f6 e0       	ldi	r31, 0x06	; 6
    ef56:	af 2e       	mov	r10, r31
    ef58:	f0 2d       	mov	r31, r0
    ef5a:	b1 2c       	mov	r11, r1
    ef5c:	c1 2c       	mov	r12, r1
    ef5e:	d1 2c       	mov	r13, r1
    ef60:	e1 2c       	mov	r14, r1
    ef62:	f1 2c       	mov	r15, r1
    ef64:	00 e0       	ldi	r16, 0x00	; 0
    ef66:	10 e0       	ldi	r17, 0x00	; 0
    ef68:	22 2d       	mov	r18, r2
    ef6a:	33 2d       	mov	r19, r3
    ef6c:	44 2d       	mov	r20, r4
    ef6e:	55 2d       	mov	r21, r5
    ef70:	66 2d       	mov	r22, r6
    ef72:	77 2d       	mov	r23, r7
    ef74:	88 2d       	mov	r24, r8
    ef76:	99 2d       	mov	r25, r9
    ef78:	0f 94 e3 2d 	call	0x25bc6	; 0x25bc6 <__udivdi3>
    ef7c:	22 2e       	mov	r2, r18
    ef7e:	33 2e       	mov	r3, r19
    ef80:	44 2e       	mov	r4, r20
    ef82:	55 2e       	mov	r5, r21
    ef84:	66 2e       	mov	r6, r22
    ef86:	77 2e       	mov	r7, r23
    ef88:	88 2e       	mov	r8, r24
    ef8a:	99 2e       	mov	r9, r25
    ef8c:	a2 2c       	mov	r10, r2
    ef8e:	b3 2c       	mov	r11, r3
    ef90:	c4 2c       	mov	r12, r4
    ef92:	d5 2c       	mov	r13, r5
    ef94:	e6 2c       	mov	r14, r6
    ef96:	f7 2c       	mov	r15, r7
    ef98:	08 2d       	mov	r16, r8
    ef9a:	19 2d       	mov	r17, r9
    ef9c:	2a 2d       	mov	r18, r10
    ef9e:	3b 2d       	mov	r19, r11
    efa0:	4c 2d       	mov	r20, r12
    efa2:	5d 2d       	mov	r21, r13
    efa4:	6e 2d       	mov	r22, r14
    efa6:	7f 2d       	mov	r23, r15
    efa8:	80 2f       	mov	r24, r16
    efaa:	91 2f       	mov	r25, r17
    efac:	29 51       	subi	r18, 0x19	; 25
    efae:	3c 4f       	sbci	r19, 0xFC	; 252
    efb0:	4f 4f       	sbci	r20, 0xFF	; 255
    efb2:	5f 4f       	sbci	r21, 0xFF	; 255
    efb4:	6f 4f       	sbci	r22, 0xFF	; 255
    efb6:	7f 4f       	sbci	r23, 0xFF	; 255
    efb8:	8f 4f       	sbci	r24, 0xFF	; 255
    efba:	9f 4f       	sbci	r25, 0xFF	; 255
    efbc:	a2 2e       	mov	r10, r18
    efbe:	b3 2e       	mov	r11, r19
    efc0:	c4 2e       	mov	r12, r20
    efc2:	d5 2e       	mov	r13, r21
    efc4:	e6 2e       	mov	r14, r22
    efc6:	f7 2e       	mov	r15, r23
    efc8:	08 2f       	mov	r16, r24
    efca:	19 2f       	mov	r17, r25
    efcc:	2a 2d       	mov	r18, r10
    efce:	3b 2d       	mov	r19, r11
    efd0:	4c 2d       	mov	r20, r12
    efd2:	5d 2d       	mov	r21, r13
    efd4:	6e 2d       	mov	r22, r14
    efd6:	7f 2d       	mov	r23, r15
    efd8:	80 2f       	mov	r24, r16
    efda:	91 2f       	mov	r25, r17
    efdc:	0f 94 24 26 	call	0x24c48	; 0x24c48 <__floatundisf>
    efe0:	dc 01       	movw	r26, r24
    efe2:	cb 01       	movw	r24, r22
    efe4:	20 e0       	ldi	r18, 0x00	; 0
    efe6:	30 e0       	ldi	r19, 0x00	; 0
    efe8:	4a e7       	ldi	r20, 0x7A	; 122
    efea:	54 e4       	ldi	r21, 0x44	; 68
    efec:	bc 01       	movw	r22, r24
    efee:	cd 01       	movw	r24, r26
    eff0:	0f 94 14 25 	call	0x24a28	; 0x24a28 <__divsf3>
    eff4:	dc 01       	movw	r26, r24
    eff6:	cb 01       	movw	r24, r22
    eff8:	bc 01       	movw	r22, r24
    effa:	cd 01       	movw	r24, r26
    effc:	0f 94 81 25 	call	0x24b02	; 0x24b02 <__fixunssfdi>
    f000:	a2 2e       	mov	r10, r18
    f002:	b3 2e       	mov	r11, r19
    f004:	c4 2e       	mov	r12, r20
    f006:	d5 2e       	mov	r13, r21
    f008:	e6 2e       	mov	r14, r22
    f00a:	f7 2e       	mov	r15, r23
    f00c:	08 2f       	mov	r16, r24
    f00e:	19 2f       	mov	r17, r25
    f010:	d6 01       	movw	r26, r12
    f012:	c5 01       	movw	r24, r10
    f014:	bc 01       	movw	r22, r24
    f016:	cd 01       	movw	r24, r26
    f018:	0e 94 e1 5e 	call	0xbdc2	; 0xbdc2 <__portable_avr_delay_cycles>
    f01c:	8a 81       	ldd	r24, Y+2	; 0x02
    f01e:	84 50       	subi	r24, 0x04	; 4
    f020:	8a 83       	std	Y+2, r24	; 0x02
    f022:	9a 81       	ldd	r25, Y+2	; 0x02
    f024:	8b 81       	ldd	r24, Y+3	; 0x03
    f026:	98 17       	cp	r25, r24
    f028:	08 f0       	brcs	.+2      	; 0xf02c <start_twi2_lcd+0xa32>
    f02a:	86 cf       	rjmp	.-244    	; 0xef38 <start_twi2_lcd+0x93e>
    f02c:	6b 81       	ldd	r22, Y+3	; 0x03
    f02e:	80 e0       	ldi	r24, 0x00	; 0
    f030:	0e 94 58 64 	call	0xc8b0	; 0xc8b0 <twi2_set_ledbl>
    f034:	83 e0       	ldi	r24, 0x03	; 3
    f036:	0e 94 aa 63 	call	0xc754	; 0xc754 <twi2_set_leds>
    f03a:	00 00       	nop
    f03c:	eb 96       	adiw	r28, 0x3b	; 59
    f03e:	cd bf       	out	0x3d, r28	; 61
    f040:	de bf       	out	0x3e, r29	; 62
    f042:	df 91       	pop	r29
    f044:	cf 91       	pop	r28
    f046:	1f 91       	pop	r17
    f048:	0f 91       	pop	r16
    f04a:	ff 90       	pop	r15
    f04c:	ef 90       	pop	r14
    f04e:	df 90       	pop	r13
    f050:	cf 90       	pop	r12
    f052:	bf 90       	pop	r11
    f054:	af 90       	pop	r10
    f056:	9f 90       	pop	r9
    f058:	8f 90       	pop	r8
    f05a:	7f 90       	pop	r7
    f05c:	6f 90       	pop	r6
    f05e:	5f 90       	pop	r5
    f060:	4f 90       	pop	r4
    f062:	3f 90       	pop	r3
    f064:	2f 90       	pop	r2
    f066:	08 95       	ret

0000f068 <twi_init>:
    f068:	cf 93       	push	r28
    f06a:	df 93       	push	r29
    f06c:	cd b7       	in	r28, 0x3d	; 61
    f06e:	de b7       	in	r29, 0x3e	; 62
    f070:	80 e8       	ldi	r24, 0x80	; 128
    f072:	96 e0       	ldi	r25, 0x06	; 6
    f074:	28 e3       	ldi	r18, 0x38	; 56
    f076:	fc 01       	movw	r30, r24
    f078:	20 8b       	std	Z+16, r18	; 0x10
    f07a:	80 e8       	ldi	r24, 0x80	; 128
    f07c:	96 e0       	ldi	r25, 0x06	; 6
    f07e:	28 e3       	ldi	r18, 0x38	; 56
    f080:	fc 01       	movw	r30, r24
    f082:	21 8b       	std	Z+17, r18	; 0x11
    f084:	80 e4       	ldi	r24, 0x40	; 64
    f086:	96 e0       	ldi	r25, 0x06	; 6
    f088:	28 e3       	ldi	r18, 0x38	; 56
    f08a:	fc 01       	movw	r30, r24
    f08c:	20 8b       	std	Z+16, r18	; 0x10
    f08e:	80 e4       	ldi	r24, 0x40	; 64
    f090:	96 e0       	ldi	r25, 0x06	; 6
    f092:	28 e3       	ldi	r18, 0x38	; 56
    f094:	fc 01       	movw	r30, r24
    f096:	21 8b       	std	Z+17, r18	; 0x11
    f098:	00 00       	nop
    f09a:	df 91       	pop	r29
    f09c:	cf 91       	pop	r28
    f09e:	08 95       	ret

0000f0a0 <twi_start>:
    f0a0:	2f 92       	push	r2
    f0a2:	3f 92       	push	r3
    f0a4:	4f 92       	push	r4
    f0a6:	5f 92       	push	r5
    f0a8:	6f 92       	push	r6
    f0aa:	7f 92       	push	r7
    f0ac:	8f 92       	push	r8
    f0ae:	9f 92       	push	r9
    f0b0:	af 92       	push	r10
    f0b2:	bf 92       	push	r11
    f0b4:	cf 92       	push	r12
    f0b6:	df 92       	push	r13
    f0b8:	ef 92       	push	r14
    f0ba:	ff 92       	push	r15
    f0bc:	0f 93       	push	r16
    f0be:	1f 93       	push	r17
    f0c0:	cf 93       	push	r28
    f0c2:	df 93       	push	r29
    f0c4:	cd b7       	in	r28, 0x3d	; 61
    f0c6:	de b7       	in	r29, 0x3e	; 62
    f0c8:	28 97       	sbiw	r28, 0x08	; 8
    f0ca:	cd bf       	out	0x3d, r28	; 61
    f0cc:	de bf       	out	0x3e, r29	; 62
    f0ce:	80 ea       	ldi	r24, 0xA0	; 160
    f0d0:	94 e0       	ldi	r25, 0x04	; 4
    f0d2:	0e 94 ad 5d 	call	0xbb5a	; 0xbb5a <sysclk_enable_peripheral_clock>
    f0d6:	61 e1       	ldi	r22, 0x11	; 17
    f0d8:	70 e2       	ldi	r23, 0x20	; 32
    f0da:	80 ea       	ldi	r24, 0xA0	; 160
    f0dc:	94 e0       	ldi	r25, 0x04	; 4
    f0de:	0e 94 70 b7 	call	0x16ee0	; 0x16ee0 <twi_master_init>
    f0e2:	80 ea       	ldi	r24, 0xA0	; 160
    f0e4:	94 e0       	ldi	r25, 0x04	; 4
    f0e6:	0e 94 1c 5f 	call	0xbe38	; 0xbe38 <twi_master_enable>
    f0ea:	80 e8       	ldi	r24, 0x80	; 128
    f0ec:	94 e0       	ldi	r25, 0x04	; 4
    f0ee:	0e 94 ad 5d 	call	0xbb5a	; 0xbb5a <sysclk_enable_peripheral_clock>
    f0f2:	65 e2       	ldi	r22, 0x25	; 37
    f0f4:	70 e2       	ldi	r23, 0x20	; 32
    f0f6:	80 e8       	ldi	r24, 0x80	; 128
    f0f8:	94 e0       	ldi	r25, 0x04	; 4
    f0fa:	0e 94 70 b7 	call	0x16ee0	; 0x16ee0 <twi_master_init>
    f0fe:	80 e8       	ldi	r24, 0x80	; 128
    f100:	94 e0       	ldi	r25, 0x04	; 4
    f102:	0e 94 1c 5f 	call	0xbe38	; 0xbe38 <twi_master_enable>
    f106:	0e 94 a1 5d 	call	0xbb42	; 0xbb42 <sysclk_get_cpu_hz>
    f10a:	dc 01       	movw	r26, r24
    f10c:	cb 01       	movw	r24, r22
    f10e:	8c 01       	movw	r16, r24
    f110:	9d 01       	movw	r18, r26
    f112:	40 e0       	ldi	r20, 0x00	; 0
    f114:	50 e0       	ldi	r21, 0x00	; 0
    f116:	ba 01       	movw	r22, r20
    f118:	09 83       	std	Y+1, r16	; 0x01
    f11a:	1a 83       	std	Y+2, r17	; 0x02
    f11c:	2b 83       	std	Y+3, r18	; 0x03
    f11e:	3c 83       	std	Y+4, r19	; 0x04
    f120:	4d 83       	std	Y+5, r20	; 0x05
    f122:	5e 83       	std	Y+6, r21	; 0x06
    f124:	6f 83       	std	Y+7, r22	; 0x07
    f126:	78 87       	std	Y+8, r23	; 0x08
    f128:	29 80       	ldd	r2, Y+1	; 0x01
    f12a:	3a 80       	ldd	r3, Y+2	; 0x02
    f12c:	4b 80       	ldd	r4, Y+3	; 0x03
    f12e:	5c 80       	ldd	r5, Y+4	; 0x04
    f130:	6d 80       	ldd	r6, Y+5	; 0x05
    f132:	7e 80       	ldd	r7, Y+6	; 0x06
    f134:	8f 80       	ldd	r8, Y+7	; 0x07
    f136:	98 84       	ldd	r9, Y+8	; 0x08
    f138:	22 2d       	mov	r18, r2
    f13a:	33 2d       	mov	r19, r3
    f13c:	44 2d       	mov	r20, r4
    f13e:	55 2d       	mov	r21, r5
    f140:	66 2d       	mov	r22, r6
    f142:	77 2d       	mov	r23, r7
    f144:	88 2d       	mov	r24, r8
    f146:	99 2d       	mov	r25, r9
    f148:	02 e0       	ldi	r16, 0x02	; 2
    f14a:	0f 94 80 2e 	call	0x25d00	; 0x25d00 <__ashldi3>
    f14e:	a2 2e       	mov	r10, r18
    f150:	b3 2e       	mov	r11, r19
    f152:	c4 2e       	mov	r12, r20
    f154:	d5 2e       	mov	r13, r21
    f156:	e6 2e       	mov	r14, r22
    f158:	f7 2e       	mov	r15, r23
    f15a:	08 2f       	mov	r16, r24
    f15c:	19 2f       	mov	r17, r25
    f15e:	2a 2c       	mov	r2, r10
    f160:	3b 2c       	mov	r3, r11
    f162:	4c 2c       	mov	r4, r12
    f164:	5d 2c       	mov	r5, r13
    f166:	6e 2c       	mov	r6, r14
    f168:	7f 2c       	mov	r7, r15
    f16a:	80 2e       	mov	r8, r16
    f16c:	91 2e       	mov	r9, r17
    f16e:	22 2d       	mov	r18, r2
    f170:	33 2d       	mov	r19, r3
    f172:	44 2d       	mov	r20, r4
    f174:	55 2d       	mov	r21, r5
    f176:	66 2d       	mov	r22, r6
    f178:	77 2d       	mov	r23, r7
    f17a:	88 2d       	mov	r24, r8
    f17c:	99 2d       	mov	r25, r9
    f17e:	05 e0       	ldi	r16, 0x05	; 5
    f180:	0f 94 80 2e 	call	0x25d00	; 0x25d00 <__ashldi3>
    f184:	a2 2e       	mov	r10, r18
    f186:	b3 2e       	mov	r11, r19
    f188:	c4 2e       	mov	r12, r20
    f18a:	d5 2e       	mov	r13, r21
    f18c:	e6 2e       	mov	r14, r22
    f18e:	f7 2e       	mov	r15, r23
    f190:	08 2f       	mov	r16, r24
    f192:	19 2f       	mov	r17, r25
    f194:	2a 2d       	mov	r18, r10
    f196:	3b 2d       	mov	r19, r11
    f198:	4c 2d       	mov	r20, r12
    f19a:	5d 2d       	mov	r21, r13
    f19c:	6e 2d       	mov	r22, r14
    f19e:	7f 2d       	mov	r23, r15
    f1a0:	80 2f       	mov	r24, r16
    f1a2:	91 2f       	mov	r25, r17
    f1a4:	a2 2c       	mov	r10, r2
    f1a6:	b3 2c       	mov	r11, r3
    f1a8:	c4 2c       	mov	r12, r4
    f1aa:	d5 2c       	mov	r13, r5
    f1ac:	e6 2c       	mov	r14, r6
    f1ae:	f7 2c       	mov	r15, r7
    f1b0:	08 2d       	mov	r16, r8
    f1b2:	19 2d       	mov	r17, r9
    f1b4:	0f 94 cc 2e 	call	0x25d98	; 0x25d98 <__subdi3>
    f1b8:	a2 2e       	mov	r10, r18
    f1ba:	b3 2e       	mov	r11, r19
    f1bc:	c4 2e       	mov	r12, r20
    f1be:	d5 2e       	mov	r13, r21
    f1c0:	e6 2e       	mov	r14, r22
    f1c2:	f7 2e       	mov	r15, r23
    f1c4:	08 2f       	mov	r16, r24
    f1c6:	19 2f       	mov	r17, r25
    f1c8:	2a 2d       	mov	r18, r10
    f1ca:	3b 2d       	mov	r19, r11
    f1cc:	4c 2d       	mov	r20, r12
    f1ce:	5d 2d       	mov	r21, r13
    f1d0:	6e 2d       	mov	r22, r14
    f1d2:	7f 2d       	mov	r23, r15
    f1d4:	80 2f       	mov	r24, r16
    f1d6:	91 2f       	mov	r25, r17
    f1d8:	a9 80       	ldd	r10, Y+1	; 0x01
    f1da:	ba 80       	ldd	r11, Y+2	; 0x02
    f1dc:	cb 80       	ldd	r12, Y+3	; 0x03
    f1de:	dc 80       	ldd	r13, Y+4	; 0x04
    f1e0:	ed 80       	ldd	r14, Y+5	; 0x05
    f1e2:	fe 80       	ldd	r15, Y+6	; 0x06
    f1e4:	0f 81       	ldd	r16, Y+7	; 0x07
    f1e6:	18 85       	ldd	r17, Y+8	; 0x08
    f1e8:	0f 94 b7 2e 	call	0x25d6e	; 0x25d6e <__adddi3>
    f1ec:	a2 2e       	mov	r10, r18
    f1ee:	b3 2e       	mov	r11, r19
    f1f0:	c4 2e       	mov	r12, r20
    f1f2:	d5 2e       	mov	r13, r21
    f1f4:	e6 2e       	mov	r14, r22
    f1f6:	f7 2e       	mov	r15, r23
    f1f8:	08 2f       	mov	r16, r24
    f1fa:	19 2f       	mov	r17, r25
    f1fc:	2a 2d       	mov	r18, r10
    f1fe:	3b 2d       	mov	r19, r11
    f200:	4c 2d       	mov	r20, r12
    f202:	5d 2d       	mov	r21, r13
    f204:	6e 2d       	mov	r22, r14
    f206:	7f 2d       	mov	r23, r15
    f208:	80 2f       	mov	r24, r16
    f20a:	91 2f       	mov	r25, r17
    f20c:	03 e0       	ldi	r16, 0x03	; 3
    f20e:	0f 94 80 2e 	call	0x25d00	; 0x25d00 <__ashldi3>
    f212:	22 2e       	mov	r2, r18
    f214:	33 2e       	mov	r3, r19
    f216:	44 2e       	mov	r4, r20
    f218:	55 2e       	mov	r5, r21
    f21a:	66 2e       	mov	r6, r22
    f21c:	77 2e       	mov	r7, r23
    f21e:	88 2e       	mov	r8, r24
    f220:	99 2e       	mov	r9, r25
    f222:	a2 2c       	mov	r10, r2
    f224:	b3 2c       	mov	r11, r3
    f226:	c4 2c       	mov	r12, r4
    f228:	d5 2c       	mov	r13, r5
    f22a:	e6 2c       	mov	r14, r6
    f22c:	f7 2c       	mov	r15, r7
    f22e:	08 2d       	mov	r16, r8
    f230:	19 2d       	mov	r17, r9
    f232:	2a 2c       	mov	r2, r10
    f234:	3b 2c       	mov	r3, r11
    f236:	4c 2c       	mov	r4, r12
    f238:	5d 2c       	mov	r5, r13
    f23a:	6e 2c       	mov	r6, r14
    f23c:	7f 2c       	mov	r7, r15
    f23e:	80 2e       	mov	r8, r16
    f240:	91 2e       	mov	r9, r17
    f242:	0f 2e       	mov	r0, r31
    f244:	f6 e0       	ldi	r31, 0x06	; 6
    f246:	af 2e       	mov	r10, r31
    f248:	f0 2d       	mov	r31, r0
    f24a:	b1 2c       	mov	r11, r1
    f24c:	c1 2c       	mov	r12, r1
    f24e:	d1 2c       	mov	r13, r1
    f250:	e1 2c       	mov	r14, r1
    f252:	f1 2c       	mov	r15, r1
    f254:	00 e0       	ldi	r16, 0x00	; 0
    f256:	10 e0       	ldi	r17, 0x00	; 0
    f258:	22 2d       	mov	r18, r2
    f25a:	33 2d       	mov	r19, r3
    f25c:	44 2d       	mov	r20, r4
    f25e:	55 2d       	mov	r21, r5
    f260:	66 2d       	mov	r22, r6
    f262:	77 2d       	mov	r23, r7
    f264:	88 2d       	mov	r24, r8
    f266:	99 2d       	mov	r25, r9
    f268:	0f 94 e3 2d 	call	0x25bc6	; 0x25bc6 <__udivdi3>
    f26c:	22 2e       	mov	r2, r18
    f26e:	33 2e       	mov	r3, r19
    f270:	44 2e       	mov	r4, r20
    f272:	55 2e       	mov	r5, r21
    f274:	66 2e       	mov	r6, r22
    f276:	77 2e       	mov	r7, r23
    f278:	88 2e       	mov	r8, r24
    f27a:	99 2e       	mov	r9, r25
    f27c:	a2 2c       	mov	r10, r2
    f27e:	b3 2c       	mov	r11, r3
    f280:	c4 2c       	mov	r12, r4
    f282:	d5 2c       	mov	r13, r5
    f284:	e6 2c       	mov	r14, r6
    f286:	f7 2c       	mov	r15, r7
    f288:	08 2d       	mov	r16, r8
    f28a:	19 2d       	mov	r17, r9
    f28c:	2a 2d       	mov	r18, r10
    f28e:	3b 2d       	mov	r19, r11
    f290:	4c 2d       	mov	r20, r12
    f292:	5d 2d       	mov	r21, r13
    f294:	6e 2d       	mov	r22, r14
    f296:	7f 2d       	mov	r23, r15
    f298:	80 2f       	mov	r24, r16
    f29a:	91 2f       	mov	r25, r17
    f29c:	29 51       	subi	r18, 0x19	; 25
    f29e:	3c 4f       	sbci	r19, 0xFC	; 252
    f2a0:	4f 4f       	sbci	r20, 0xFF	; 255
    f2a2:	5f 4f       	sbci	r21, 0xFF	; 255
    f2a4:	6f 4f       	sbci	r22, 0xFF	; 255
    f2a6:	7f 4f       	sbci	r23, 0xFF	; 255
    f2a8:	8f 4f       	sbci	r24, 0xFF	; 255
    f2aa:	9f 4f       	sbci	r25, 0xFF	; 255
    f2ac:	a2 2e       	mov	r10, r18
    f2ae:	b3 2e       	mov	r11, r19
    f2b0:	c4 2e       	mov	r12, r20
    f2b2:	d5 2e       	mov	r13, r21
    f2b4:	e6 2e       	mov	r14, r22
    f2b6:	f7 2e       	mov	r15, r23
    f2b8:	08 2f       	mov	r16, r24
    f2ba:	19 2f       	mov	r17, r25
    f2bc:	2a 2d       	mov	r18, r10
    f2be:	3b 2d       	mov	r19, r11
    f2c0:	4c 2d       	mov	r20, r12
    f2c2:	5d 2d       	mov	r21, r13
    f2c4:	6e 2d       	mov	r22, r14
    f2c6:	7f 2d       	mov	r23, r15
    f2c8:	80 2f       	mov	r24, r16
    f2ca:	91 2f       	mov	r25, r17
    f2cc:	0f 94 24 26 	call	0x24c48	; 0x24c48 <__floatundisf>
    f2d0:	dc 01       	movw	r26, r24
    f2d2:	cb 01       	movw	r24, r22
    f2d4:	20 e0       	ldi	r18, 0x00	; 0
    f2d6:	30 e0       	ldi	r19, 0x00	; 0
    f2d8:	4a e7       	ldi	r20, 0x7A	; 122
    f2da:	54 e4       	ldi	r21, 0x44	; 68
    f2dc:	bc 01       	movw	r22, r24
    f2de:	cd 01       	movw	r24, r26
    f2e0:	0f 94 14 25 	call	0x24a28	; 0x24a28 <__divsf3>
    f2e4:	dc 01       	movw	r26, r24
    f2e6:	cb 01       	movw	r24, r22
    f2e8:	bc 01       	movw	r22, r24
    f2ea:	cd 01       	movw	r24, r26
    f2ec:	0f 94 81 25 	call	0x24b02	; 0x24b02 <__fixunssfdi>
    f2f0:	a2 2e       	mov	r10, r18
    f2f2:	b3 2e       	mov	r11, r19
    f2f4:	c4 2e       	mov	r12, r20
    f2f6:	d5 2e       	mov	r13, r21
    f2f8:	e6 2e       	mov	r14, r22
    f2fa:	f7 2e       	mov	r15, r23
    f2fc:	08 2f       	mov	r16, r24
    f2fe:	19 2f       	mov	r17, r25
    f300:	d6 01       	movw	r26, r12
    f302:	c5 01       	movw	r24, r10
    f304:	bc 01       	movw	r22, r24
    f306:	cd 01       	movw	r24, r26
    f308:	0e 94 e1 5e 	call	0xbdc2	; 0xbdc2 <__portable_avr_delay_cycles>
    f30c:	76 d9       	rcall	.-3348   	; 0xe5fa <start_twi2_lcd>
    f30e:	3a d9       	rcall	.-3468   	; 0xe584 <start_twi1_onboard>
    f310:	00 00       	nop
    f312:	28 96       	adiw	r28, 0x08	; 8
    f314:	cd bf       	out	0x3d, r28	; 61
    f316:	de bf       	out	0x3e, r29	; 62
    f318:	df 91       	pop	r29
    f31a:	cf 91       	pop	r28
    f31c:	1f 91       	pop	r17
    f31e:	0f 91       	pop	r16
    f320:	ff 90       	pop	r15
    f322:	ef 90       	pop	r14
    f324:	df 90       	pop	r13
    f326:	cf 90       	pop	r12
    f328:	bf 90       	pop	r11
    f32a:	af 90       	pop	r10
    f32c:	9f 90       	pop	r9
    f32e:	8f 90       	pop	r8
    f330:	7f 90       	pop	r7
    f332:	6f 90       	pop	r6
    f334:	5f 90       	pop	r5
    f336:	4f 90       	pop	r4
    f338:	3f 90       	pop	r3
    f33a:	2f 90       	pop	r2
    f33c:	08 95       	ret

0000f33e <service_twi1_hygro>:
    f33e:	cf 93       	push	r28
    f340:	df 93       	push	r29
    f342:	00 d0       	rcall	.+0      	; 0xf344 <service_twi1_hygro+0x6>
    f344:	00 d0       	rcall	.+0      	; 0xf346 <service_twi1_hygro+0x8>
    f346:	cd b7       	in	r28, 0x3d	; 61
    f348:	de b7       	in	r29, 0x3e	; 62
    f34a:	6a 83       	std	Y+2, r22	; 0x02
    f34c:	7b 83       	std	Y+3, r23	; 0x03
    f34e:	8c 83       	std	Y+4, r24	; 0x04
    f350:	9d 83       	std	Y+5, r25	; 0x05
    f352:	4e 83       	std	Y+6, r20	; 0x06
    f354:	9e 81       	ldd	r25, Y+6	; 0x06
    f356:	81 e0       	ldi	r24, 0x01	; 1
    f358:	89 27       	eor	r24, r25
    f35a:	88 23       	and	r24, r24
    f35c:	11 f0       	breq	.+4      	; 0xf362 <service_twi1_hygro+0x24>
    f35e:	80 e0       	ldi	r24, 0x00	; 0
    f360:	63 c0       	rjmp	.+198    	; 0xf428 <service_twi1_hygro+0xea>
    f362:	80 91 00 2b 	lds	r24, 0x2B00	; 0x802b00 <g_twi1_lock>
    f366:	88 23       	and	r24, r24
    f368:	11 f0       	breq	.+4      	; 0xf36e <service_twi1_hygro+0x30>
    f36a:	80 e0       	ldi	r24, 0x00	; 0
    f36c:	5d c0       	rjmp	.+186    	; 0xf428 <service_twi1_hygro+0xea>
    f36e:	84 e4       	ldi	r24, 0x44	; 68
    f370:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    f374:	80 ee       	ldi	r24, 0xE0	; 224
    f376:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    f37a:	10 92 1c 20 	sts	0x201C, r1	; 0x80201c <g_twi1_packet+0x2>
    f37e:	82 e0       	ldi	r24, 0x02	; 2
    f380:	90 e0       	ldi	r25, 0x00	; 0
    f382:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    f386:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    f38a:	85 e0       	ldi	r24, 0x05	; 5
    f38c:	90 e0       	ldi	r25, 0x00	; 0
    f38e:	80 93 22 20 	sts	0x2022, r24	; 0x802022 <g_twi1_packet+0x8>
    f392:	90 93 23 20 	sts	0x2023, r25	; 0x802023 <g_twi1_packet+0x9>
    f396:	6a e1       	ldi	r22, 0x1A	; 26
    f398:	70 e2       	ldi	r23, 0x20	; 32
    f39a:	80 ea       	ldi	r24, 0xA0	; 160
    f39c:	94 e0       	ldi	r25, 0x04	; 4
    f39e:	0e 94 ec 5e 	call	0xbdd8	; 0xbdd8 <twi_master_read>
    f3a2:	89 83       	std	Y+1, r24	; 0x01
    f3a4:	89 81       	ldd	r24, Y+1	; 0x01
    f3a6:	88 23       	and	r24, r24
    f3a8:	01 f5       	brne	.+64     	; 0xf3ea <service_twi1_hygro+0xac>
    f3aa:	80 91 83 2c 	lds	r24, 0x2C83	; 0x802c83 <g_twi1_m_data>
    f3ae:	88 2f       	mov	r24, r24
    f3b0:	90 e0       	ldi	r25, 0x00	; 0
    f3b2:	38 2f       	mov	r19, r24
    f3b4:	22 27       	eor	r18, r18
    f3b6:	80 91 84 2c 	lds	r24, 0x2C84	; 0x802c84 <g_twi1_m_data+0x1>
    f3ba:	88 2f       	mov	r24, r24
    f3bc:	90 e0       	ldi	r25, 0x00	; 0
    f3be:	82 2b       	or	r24, r18
    f3c0:	93 2b       	or	r25, r19
    f3c2:	80 93 dd 29 	sts	0x29DD, r24	; 0x8029dd <g_twi1_hygro_S_T>
    f3c6:	90 93 de 29 	sts	0x29DE, r25	; 0x8029de <g_twi1_hygro_S_T+0x1>
    f3ca:	80 91 86 2c 	lds	r24, 0x2C86	; 0x802c86 <g_twi1_m_data+0x3>
    f3ce:	88 2f       	mov	r24, r24
    f3d0:	90 e0       	ldi	r25, 0x00	; 0
    f3d2:	38 2f       	mov	r19, r24
    f3d4:	22 27       	eor	r18, r18
    f3d6:	80 91 87 2c 	lds	r24, 0x2C87	; 0x802c87 <g_twi1_m_data+0x4>
    f3da:	88 2f       	mov	r24, r24
    f3dc:	90 e0       	ldi	r25, 0x00	; 0
    f3de:	82 2b       	or	r24, r18
    f3e0:	93 2b       	or	r25, r19
    f3e2:	80 93 df 29 	sts	0x29DF, r24	; 0x8029df <g_twi1_hygro_S_RH>
    f3e6:	90 93 e0 29 	sts	0x29E0, r25	; 0x8029e0 <g_twi1_hygro_S_RH+0x1>
    f3ea:	84 e4       	ldi	r24, 0x44	; 68
    f3ec:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    f3f0:	84 e2       	ldi	r24, 0x24	; 36
    f3f2:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    f3f6:	10 92 1c 20 	sts	0x201C, r1	; 0x80201c <g_twi1_packet+0x2>
    f3fa:	82 e0       	ldi	r24, 0x02	; 2
    f3fc:	90 e0       	ldi	r25, 0x00	; 0
    f3fe:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    f402:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    f406:	10 92 22 20 	sts	0x2022, r1	; 0x802022 <g_twi1_packet+0x8>
    f40a:	10 92 23 20 	sts	0x2023, r1	; 0x802023 <g_twi1_packet+0x9>
    f40e:	6a e1       	ldi	r22, 0x1A	; 26
    f410:	70 e2       	ldi	r23, 0x20	; 32
    f412:	80 ea       	ldi	r24, 0xA0	; 160
    f414:	94 e0       	ldi	r25, 0x04	; 4
    f416:	0e 94 04 5f 	call	0xbe08	; 0xbe08 <twi_master_write>
    f41a:	89 83       	std	Y+1, r24	; 0x01
    f41c:	89 81       	ldd	r24, Y+1	; 0x01
    f41e:	88 23       	and	r24, r24
    f420:	11 f4       	brne	.+4      	; 0xf426 <service_twi1_hygro+0xe8>
    f422:	81 e0       	ldi	r24, 0x01	; 1
    f424:	01 c0       	rjmp	.+2      	; 0xf428 <service_twi1_hygro+0xea>
    f426:	80 e0       	ldi	r24, 0x00	; 0
    f428:	26 96       	adiw	r28, 0x06	; 6
    f42a:	cd bf       	out	0x3d, r28	; 61
    f42c:	de bf       	out	0x3e, r29	; 62
    f42e:	df 91       	pop	r29
    f430:	cf 91       	pop	r28
    f432:	08 95       	ret

0000f434 <service_twi1_gyro>:
    f434:	cf 93       	push	r28
    f436:	df 93       	push	r29
    f438:	00 d0       	rcall	.+0      	; 0xf43a <service_twi1_gyro+0x6>
    f43a:	00 d0       	rcall	.+0      	; 0xf43c <service_twi1_gyro+0x8>
    f43c:	cd b7       	in	r28, 0x3d	; 61
    f43e:	de b7       	in	r29, 0x3e	; 62
    f440:	6a 83       	std	Y+2, r22	; 0x02
    f442:	7b 83       	std	Y+3, r23	; 0x03
    f444:	8c 83       	std	Y+4, r24	; 0x04
    f446:	9d 83       	std	Y+5, r25	; 0x05
    f448:	4e 83       	std	Y+6, r20	; 0x06
    f44a:	9e 81       	ldd	r25, Y+6	; 0x06
    f44c:	81 e0       	ldi	r24, 0x01	; 1
    f44e:	89 27       	eor	r24, r25
    f450:	88 23       	and	r24, r24
    f452:	11 f0       	breq	.+4      	; 0xf458 <service_twi1_gyro+0x24>
    f454:	80 e0       	ldi	r24, 0x00	; 0
    f456:	88 c1       	rjmp	.+784    	; 0xf768 <service_twi1_gyro+0x334>
    f458:	80 91 00 2b 	lds	r24, 0x2B00	; 0x802b00 <g_twi1_lock>
    f45c:	88 23       	and	r24, r24
    f45e:	11 f0       	breq	.+4      	; 0xf464 <service_twi1_gyro+0x30>
    f460:	80 e0       	ldi	r24, 0x00	; 0
    f462:	82 c1       	rjmp	.+772    	; 0xf768 <service_twi1_gyro+0x334>
    f464:	88 e6       	ldi	r24, 0x68	; 104
    f466:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    f46a:	8b e3       	ldi	r24, 0x3B	; 59
    f46c:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    f470:	81 e0       	ldi	r24, 0x01	; 1
    f472:	90 e0       	ldi	r25, 0x00	; 0
    f474:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    f478:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    f47c:	88 e0       	ldi	r24, 0x08	; 8
    f47e:	90 e0       	ldi	r25, 0x00	; 0
    f480:	80 93 22 20 	sts	0x2022, r24	; 0x802022 <g_twi1_packet+0x8>
    f484:	90 93 23 20 	sts	0x2023, r25	; 0x802023 <g_twi1_packet+0x9>
    f488:	6a e1       	ldi	r22, 0x1A	; 26
    f48a:	70 e2       	ldi	r23, 0x20	; 32
    f48c:	80 ea       	ldi	r24, 0xA0	; 160
    f48e:	94 e0       	ldi	r25, 0x04	; 4
    f490:	0e 94 ec 5e 	call	0xbdd8	; 0xbdd8 <twi_master_read>
    f494:	89 83       	std	Y+1, r24	; 0x01
    f496:	89 81       	ldd	r24, Y+1	; 0x01
    f498:	88 23       	and	r24, r24
    f49a:	11 f0       	breq	.+4      	; 0xf4a0 <service_twi1_gyro+0x6c>
    f49c:	80 e0       	ldi	r24, 0x00	; 0
    f49e:	64 c1       	rjmp	.+712    	; 0xf768 <service_twi1_gyro+0x334>
    f4a0:	80 91 83 2c 	lds	r24, 0x2C83	; 0x802c83 <g_twi1_m_data>
    f4a4:	88 2f       	mov	r24, r24
    f4a6:	90 e0       	ldi	r25, 0x00	; 0
    f4a8:	38 2f       	mov	r19, r24
    f4aa:	22 27       	eor	r18, r18
    f4ac:	80 91 84 2c 	lds	r24, 0x2C84	; 0x802c84 <g_twi1_m_data+0x1>
    f4b0:	88 2f       	mov	r24, r24
    f4b2:	90 e0       	ldi	r25, 0x00	; 0
    f4b4:	82 2b       	or	r24, r18
    f4b6:	93 2b       	or	r25, r19
    f4b8:	80 93 64 29 	sts	0x2964, r24	; 0x802964 <g_twi1_gyro_1_accel_x>
    f4bc:	90 93 65 29 	sts	0x2965, r25	; 0x802965 <g_twi1_gyro_1_accel_x+0x1>
    f4c0:	80 91 85 2c 	lds	r24, 0x2C85	; 0x802c85 <g_twi1_m_data+0x2>
    f4c4:	88 2f       	mov	r24, r24
    f4c6:	90 e0       	ldi	r25, 0x00	; 0
    f4c8:	38 2f       	mov	r19, r24
    f4ca:	22 27       	eor	r18, r18
    f4cc:	80 91 86 2c 	lds	r24, 0x2C86	; 0x802c86 <g_twi1_m_data+0x3>
    f4d0:	88 2f       	mov	r24, r24
    f4d2:	90 e0       	ldi	r25, 0x00	; 0
    f4d4:	82 2b       	or	r24, r18
    f4d6:	93 2b       	or	r25, r19
    f4d8:	80 93 66 29 	sts	0x2966, r24	; 0x802966 <g_twi1_gyro_1_accel_y>
    f4dc:	90 93 67 29 	sts	0x2967, r25	; 0x802967 <g_twi1_gyro_1_accel_y+0x1>
    f4e0:	80 91 87 2c 	lds	r24, 0x2C87	; 0x802c87 <g_twi1_m_data+0x4>
    f4e4:	88 2f       	mov	r24, r24
    f4e6:	90 e0       	ldi	r25, 0x00	; 0
    f4e8:	38 2f       	mov	r19, r24
    f4ea:	22 27       	eor	r18, r18
    f4ec:	80 91 88 2c 	lds	r24, 0x2C88	; 0x802c88 <g_twi1_m_data+0x5>
    f4f0:	88 2f       	mov	r24, r24
    f4f2:	90 e0       	ldi	r25, 0x00	; 0
    f4f4:	82 2b       	or	r24, r18
    f4f6:	93 2b       	or	r25, r19
    f4f8:	80 93 68 29 	sts	0x2968, r24	; 0x802968 <g_twi1_gyro_1_accel_z>
    f4fc:	90 93 69 29 	sts	0x2969, r25	; 0x802969 <g_twi1_gyro_1_accel_z+0x1>
    f500:	80 91 89 2c 	lds	r24, 0x2C89	; 0x802c89 <g_twi1_m_data+0x6>
    f504:	88 2f       	mov	r24, r24
    f506:	90 e0       	ldi	r25, 0x00	; 0
    f508:	38 2f       	mov	r19, r24
    f50a:	22 27       	eor	r18, r18
    f50c:	80 91 8a 2c 	lds	r24, 0x2C8A	; 0x802c8a <g_twi1_m_data+0x7>
    f510:	88 2f       	mov	r24, r24
    f512:	90 e0       	ldi	r25, 0x00	; 0
    f514:	82 2b       	or	r24, r18
    f516:	93 2b       	or	r25, r19
    f518:	80 93 5c 29 	sts	0x295C, r24	; 0x80295c <g_twi1_gyro_1_temp>
    f51c:	90 93 5d 29 	sts	0x295D, r25	; 0x80295d <g_twi1_gyro_1_temp+0x1>
    f520:	88 e6       	ldi	r24, 0x68	; 104
    f522:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    f526:	83 e4       	ldi	r24, 0x43	; 67
    f528:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    f52c:	81 e0       	ldi	r24, 0x01	; 1
    f52e:	90 e0       	ldi	r25, 0x00	; 0
    f530:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    f534:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    f538:	86 e0       	ldi	r24, 0x06	; 6
    f53a:	90 e0       	ldi	r25, 0x00	; 0
    f53c:	80 93 22 20 	sts	0x2022, r24	; 0x802022 <g_twi1_packet+0x8>
    f540:	90 93 23 20 	sts	0x2023, r25	; 0x802023 <g_twi1_packet+0x9>
    f544:	6a e1       	ldi	r22, 0x1A	; 26
    f546:	70 e2       	ldi	r23, 0x20	; 32
    f548:	80 ea       	ldi	r24, 0xA0	; 160
    f54a:	94 e0       	ldi	r25, 0x04	; 4
    f54c:	0e 94 ec 5e 	call	0xbdd8	; 0xbdd8 <twi_master_read>
    f550:	89 83       	std	Y+1, r24	; 0x01
    f552:	89 81       	ldd	r24, Y+1	; 0x01
    f554:	88 23       	and	r24, r24
    f556:	11 f0       	breq	.+4      	; 0xf55c <service_twi1_gyro+0x128>
    f558:	80 e0       	ldi	r24, 0x00	; 0
    f55a:	06 c1       	rjmp	.+524    	; 0xf768 <service_twi1_gyro+0x334>
    f55c:	80 91 83 2c 	lds	r24, 0x2C83	; 0x802c83 <g_twi1_m_data>
    f560:	88 2f       	mov	r24, r24
    f562:	90 e0       	ldi	r25, 0x00	; 0
    f564:	38 2f       	mov	r19, r24
    f566:	22 27       	eor	r18, r18
    f568:	80 91 84 2c 	lds	r24, 0x2C84	; 0x802c84 <g_twi1_m_data+0x1>
    f56c:	88 2f       	mov	r24, r24
    f56e:	90 e0       	ldi	r25, 0x00	; 0
    f570:	82 2b       	or	r24, r18
    f572:	93 2b       	or	r25, r19
    f574:	80 93 7c 29 	sts	0x297C, r24	; 0x80297c <g_twi1_gyro_1_gyro_x>
    f578:	90 93 7d 29 	sts	0x297D, r25	; 0x80297d <g_twi1_gyro_1_gyro_x+0x1>
    f57c:	80 91 85 2c 	lds	r24, 0x2C85	; 0x802c85 <g_twi1_m_data+0x2>
    f580:	88 2f       	mov	r24, r24
    f582:	90 e0       	ldi	r25, 0x00	; 0
    f584:	38 2f       	mov	r19, r24
    f586:	22 27       	eor	r18, r18
    f588:	80 91 86 2c 	lds	r24, 0x2C86	; 0x802c86 <g_twi1_m_data+0x3>
    f58c:	88 2f       	mov	r24, r24
    f58e:	90 e0       	ldi	r25, 0x00	; 0
    f590:	82 2b       	or	r24, r18
    f592:	93 2b       	or	r25, r19
    f594:	80 93 7e 29 	sts	0x297E, r24	; 0x80297e <g_twi1_gyro_1_gyro_y>
    f598:	90 93 7f 29 	sts	0x297F, r25	; 0x80297f <g_twi1_gyro_1_gyro_y+0x1>
    f59c:	80 91 87 2c 	lds	r24, 0x2C87	; 0x802c87 <g_twi1_m_data+0x4>
    f5a0:	88 2f       	mov	r24, r24
    f5a2:	90 e0       	ldi	r25, 0x00	; 0
    f5a4:	38 2f       	mov	r19, r24
    f5a6:	22 27       	eor	r18, r18
    f5a8:	80 91 88 2c 	lds	r24, 0x2C88	; 0x802c88 <g_twi1_m_data+0x5>
    f5ac:	88 2f       	mov	r24, r24
    f5ae:	90 e0       	ldi	r25, 0x00	; 0
    f5b0:	82 2b       	or	r24, r18
    f5b2:	93 2b       	or	r25, r19
    f5b4:	80 93 80 29 	sts	0x2980, r24	; 0x802980 <g_twi1_gyro_1_gyro_z>
    f5b8:	90 93 81 29 	sts	0x2981, r25	; 0x802981 <g_twi1_gyro_1_gyro_z+0x1>
    f5bc:	80 91 94 29 	lds	r24, 0x2994	; 0x802994 <g_twi1_gyro_gyro_offset_set__flag>
    f5c0:	88 23       	and	r24, r24
    f5c2:	21 f0       	breq	.+8      	; 0xf5cc <service_twi1_gyro+0x198>
    f5c4:	10 92 94 29 	sts	0x2994, r1	; 0x802994 <g_twi1_gyro_gyro_offset_set__flag>
    f5c8:	0e 94 22 69 	call	0xd244	; 0xd244 <twi1_gyro_gyro_offset_set>
    f5cc:	80 91 95 29 	lds	r24, 0x2995	; 0x802995 <g_twi1_gyro_accel_offset_set__flag>
    f5d0:	88 23       	and	r24, r24
    f5d2:	21 f0       	breq	.+8      	; 0xf5dc <service_twi1_gyro+0x1a8>
    f5d4:	10 92 95 29 	sts	0x2995, r1	; 0x802995 <g_twi1_gyro_accel_offset_set__flag>
    f5d8:	0e 94 6e 69 	call	0xd2dc	; 0xd2dc <twi1_gyro_accel_offset_set>
    f5dc:	8c e0       	ldi	r24, 0x0C	; 12
    f5de:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    f5e2:	82 e0       	ldi	r24, 0x02	; 2
    f5e4:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    f5e8:	81 e0       	ldi	r24, 0x01	; 1
    f5ea:	90 e0       	ldi	r25, 0x00	; 0
    f5ec:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    f5f0:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    f5f4:	81 e0       	ldi	r24, 0x01	; 1
    f5f6:	90 e0       	ldi	r25, 0x00	; 0
    f5f8:	80 93 22 20 	sts	0x2022, r24	; 0x802022 <g_twi1_packet+0x8>
    f5fc:	90 93 23 20 	sts	0x2023, r25	; 0x802023 <g_twi1_packet+0x9>
    f600:	6a e1       	ldi	r22, 0x1A	; 26
    f602:	70 e2       	ldi	r23, 0x20	; 32
    f604:	80 ea       	ldi	r24, 0xA0	; 160
    f606:	94 e0       	ldi	r25, 0x04	; 4
    f608:	0e 94 ec 5e 	call	0xbdd8	; 0xbdd8 <twi_master_read>
    f60c:	89 83       	std	Y+1, r24	; 0x01
    f60e:	89 81       	ldd	r24, Y+1	; 0x01
    f610:	88 23       	and	r24, r24
    f612:	11 f0       	breq	.+4      	; 0xf618 <service_twi1_gyro+0x1e4>
    f614:	80 e0       	ldi	r24, 0x00	; 0
    f616:	a8 c0       	rjmp	.+336    	; 0xf768 <service_twi1_gyro+0x334>
    f618:	80 91 83 2c 	lds	r24, 0x2C83	; 0x802c83 <g_twi1_m_data>
    f61c:	88 2f       	mov	r24, r24
    f61e:	90 e0       	ldi	r25, 0x00	; 0
    f620:	81 70       	andi	r24, 0x01	; 1
    f622:	99 27       	eor	r25, r25
    f624:	89 2b       	or	r24, r25
    f626:	11 f4       	brne	.+4      	; 0xf62c <service_twi1_gyro+0x1f8>
    f628:	80 e0       	ldi	r24, 0x00	; 0
    f62a:	9e c0       	rjmp	.+316    	; 0xf768 <service_twi1_gyro+0x334>
    f62c:	8c e0       	ldi	r24, 0x0C	; 12
    f62e:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    f632:	83 e0       	ldi	r24, 0x03	; 3
    f634:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    f638:	81 e0       	ldi	r24, 0x01	; 1
    f63a:	90 e0       	ldi	r25, 0x00	; 0
    f63c:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    f640:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    f644:	86 e0       	ldi	r24, 0x06	; 6
    f646:	90 e0       	ldi	r25, 0x00	; 0
    f648:	80 93 22 20 	sts	0x2022, r24	; 0x802022 <g_twi1_packet+0x8>
    f64c:	90 93 23 20 	sts	0x2023, r25	; 0x802023 <g_twi1_packet+0x9>
    f650:	6a e1       	ldi	r22, 0x1A	; 26
    f652:	70 e2       	ldi	r23, 0x20	; 32
    f654:	80 ea       	ldi	r24, 0xA0	; 160
    f656:	94 e0       	ldi	r25, 0x04	; 4
    f658:	0e 94 ec 5e 	call	0xbdd8	; 0xbdd8 <twi_master_read>
    f65c:	89 83       	std	Y+1, r24	; 0x01
    f65e:	89 81       	ldd	r24, Y+1	; 0x01
    f660:	88 23       	and	r24, r24
    f662:	11 f0       	breq	.+4      	; 0xf668 <service_twi1_gyro+0x234>
    f664:	80 e0       	ldi	r24, 0x00	; 0
    f666:	80 c0       	rjmp	.+256    	; 0xf768 <service_twi1_gyro+0x334>
    f668:	80 91 84 2c 	lds	r24, 0x2C84	; 0x802c84 <g_twi1_m_data+0x1>
    f66c:	88 2f       	mov	r24, r24
    f66e:	90 e0       	ldi	r25, 0x00	; 0
    f670:	38 2f       	mov	r19, r24
    f672:	22 27       	eor	r18, r18
    f674:	80 91 83 2c 	lds	r24, 0x2C83	; 0x802c83 <g_twi1_m_data>
    f678:	88 2f       	mov	r24, r24
    f67a:	90 e0       	ldi	r25, 0x00	; 0
    f67c:	82 2b       	or	r24, r18
    f67e:	93 2b       	or	r25, r19
    f680:	9c 01       	movw	r18, r24
    f682:	80 91 9a 29 	lds	r24, 0x299A	; 0x80299a <g_twi1_gyro_2_ofsx>
    f686:	90 91 9b 29 	lds	r25, 0x299B	; 0x80299b <g_twi1_gyro_2_ofsx+0x1>
    f68a:	82 0f       	add	r24, r18
    f68c:	93 1f       	adc	r25, r19
    f68e:	80 93 a0 29 	sts	0x29A0, r24	; 0x8029a0 <g_twi1_gyro_2_mag_x>
    f692:	90 93 a1 29 	sts	0x29A1, r25	; 0x8029a1 <g_twi1_gyro_2_mag_x+0x1>
    f696:	80 91 86 2c 	lds	r24, 0x2C86	; 0x802c86 <g_twi1_m_data+0x3>
    f69a:	88 2f       	mov	r24, r24
    f69c:	90 e0       	ldi	r25, 0x00	; 0
    f69e:	38 2f       	mov	r19, r24
    f6a0:	22 27       	eor	r18, r18
    f6a2:	80 91 85 2c 	lds	r24, 0x2C85	; 0x802c85 <g_twi1_m_data+0x2>
    f6a6:	88 2f       	mov	r24, r24
    f6a8:	90 e0       	ldi	r25, 0x00	; 0
    f6aa:	82 2b       	or	r24, r18
    f6ac:	93 2b       	or	r25, r19
    f6ae:	9c 01       	movw	r18, r24
    f6b0:	80 91 9c 29 	lds	r24, 0x299C	; 0x80299c <g_twi1_gyro_2_ofsy>
    f6b4:	90 91 9d 29 	lds	r25, 0x299D	; 0x80299d <g_twi1_gyro_2_ofsy+0x1>
    f6b8:	82 0f       	add	r24, r18
    f6ba:	93 1f       	adc	r25, r19
    f6bc:	80 93 a2 29 	sts	0x29A2, r24	; 0x8029a2 <g_twi1_gyro_2_mag_y>
    f6c0:	90 93 a3 29 	sts	0x29A3, r25	; 0x8029a3 <g_twi1_gyro_2_mag_y+0x1>
    f6c4:	80 91 88 2c 	lds	r24, 0x2C88	; 0x802c88 <g_twi1_m_data+0x5>
    f6c8:	88 2f       	mov	r24, r24
    f6ca:	90 e0       	ldi	r25, 0x00	; 0
    f6cc:	38 2f       	mov	r19, r24
    f6ce:	22 27       	eor	r18, r18
    f6d0:	80 91 87 2c 	lds	r24, 0x2C87	; 0x802c87 <g_twi1_m_data+0x4>
    f6d4:	88 2f       	mov	r24, r24
    f6d6:	90 e0       	ldi	r25, 0x00	; 0
    f6d8:	82 2b       	or	r24, r18
    f6da:	93 2b       	or	r25, r19
    f6dc:	9c 01       	movw	r18, r24
    f6de:	80 91 9e 29 	lds	r24, 0x299E	; 0x80299e <g_twi1_gyro_2_ofsz>
    f6e2:	90 91 9f 29 	lds	r25, 0x299F	; 0x80299f <g_twi1_gyro_2_ofsz+0x1>
    f6e6:	82 0f       	add	r24, r18
    f6e8:	93 1f       	adc	r25, r19
    f6ea:	80 93 a4 29 	sts	0x29A4, r24	; 0x8029a4 <g_twi1_gyro_2_mag_z>
    f6ee:	90 93 a5 29 	sts	0x29A5, r25	; 0x8029a5 <g_twi1_gyro_2_mag_z+0x1>
    f6f2:	8c e0       	ldi	r24, 0x0C	; 12
    f6f4:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    f6f8:	89 e0       	ldi	r24, 0x09	; 9
    f6fa:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    f6fe:	81 e0       	ldi	r24, 0x01	; 1
    f700:	90 e0       	ldi	r25, 0x00	; 0
    f702:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    f706:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    f70a:	81 e0       	ldi	r24, 0x01	; 1
    f70c:	90 e0       	ldi	r25, 0x00	; 0
    f70e:	80 93 22 20 	sts	0x2022, r24	; 0x802022 <g_twi1_packet+0x8>
    f712:	90 93 23 20 	sts	0x2023, r25	; 0x802023 <g_twi1_packet+0x9>
    f716:	6a e1       	ldi	r22, 0x1A	; 26
    f718:	70 e2       	ldi	r23, 0x20	; 32
    f71a:	80 ea       	ldi	r24, 0xA0	; 160
    f71c:	94 e0       	ldi	r25, 0x04	; 4
    f71e:	0e 94 ec 5e 	call	0xbdd8	; 0xbdd8 <twi_master_read>
    f722:	89 83       	std	Y+1, r24	; 0x01
    f724:	89 81       	ldd	r24, Y+1	; 0x01
    f726:	88 23       	and	r24, r24
    f728:	11 f0       	breq	.+4      	; 0xf72e <service_twi1_gyro+0x2fa>
    f72a:	80 e0       	ldi	r24, 0x00	; 0
    f72c:	1d c0       	rjmp	.+58     	; 0xf768 <service_twi1_gyro+0x334>
    f72e:	80 91 83 2c 	lds	r24, 0x2C83	; 0x802c83 <g_twi1_m_data>
    f732:	88 2f       	mov	r24, r24
    f734:	90 e0       	ldi	r25, 0x00	; 0
    f736:	88 70       	andi	r24, 0x08	; 8
    f738:	99 27       	eor	r25, r25
    f73a:	89 2b       	or	r24, r25
    f73c:	a1 f0       	breq	.+40     	; 0xf766 <service_twi1_gyro+0x332>
    f73e:	10 92 a0 29 	sts	0x29A0, r1	; 0x8029a0 <g_twi1_gyro_2_mag_x>
    f742:	10 92 a1 29 	sts	0x29A1, r1	; 0x8029a1 <g_twi1_gyro_2_mag_x+0x1>
    f746:	80 91 a0 29 	lds	r24, 0x29A0	; 0x8029a0 <g_twi1_gyro_2_mag_x>
    f74a:	90 91 a1 29 	lds	r25, 0x29A1	; 0x8029a1 <g_twi1_gyro_2_mag_x+0x1>
    f74e:	80 93 a2 29 	sts	0x29A2, r24	; 0x8029a2 <g_twi1_gyro_2_mag_y>
    f752:	90 93 a3 29 	sts	0x29A3, r25	; 0x8029a3 <g_twi1_gyro_2_mag_y+0x1>
    f756:	80 91 a2 29 	lds	r24, 0x29A2	; 0x8029a2 <g_twi1_gyro_2_mag_y>
    f75a:	90 91 a3 29 	lds	r25, 0x29A3	; 0x8029a3 <g_twi1_gyro_2_mag_y+0x1>
    f75e:	80 93 a4 29 	sts	0x29A4, r24	; 0x8029a4 <g_twi1_gyro_2_mag_z>
    f762:	90 93 a5 29 	sts	0x29A5, r25	; 0x8029a5 <g_twi1_gyro_2_mag_z+0x1>
    f766:	81 e0       	ldi	r24, 0x01	; 1
    f768:	26 96       	adiw	r28, 0x06	; 6
    f76a:	cd bf       	out	0x3d, r28	; 61
    f76c:	de bf       	out	0x3e, r29	; 62
    f76e:	df 91       	pop	r29
    f770:	cf 91       	pop	r28
    f772:	08 95       	ret

0000f774 <service_twi1_baro>:
    f774:	cf 93       	push	r28
    f776:	df 93       	push	r29
    f778:	cd b7       	in	r28, 0x3d	; 61
    f77a:	de b7       	in	r29, 0x3e	; 62
    f77c:	27 97       	sbiw	r28, 0x07	; 7
    f77e:	cd bf       	out	0x3d, r28	; 61
    f780:	de bf       	out	0x3e, r29	; 62
    f782:	6b 83       	std	Y+3, r22	; 0x03
    f784:	7c 83       	std	Y+4, r23	; 0x04
    f786:	8d 83       	std	Y+5, r24	; 0x05
    f788:	9e 83       	std	Y+6, r25	; 0x06
    f78a:	4f 83       	std	Y+7, r20	; 0x07
    f78c:	8f 81       	ldd	r24, Y+7	; 0x07
    f78e:	88 23       	and	r24, r24
    f790:	49 f0       	breq	.+18     	; 0xf7a4 <service_twi1_baro+0x30>
    f792:	80 91 06 20 	lds	r24, 0x2006	; 0x802006 <s_step.8215>
    f796:	84 36       	cpi	r24, 0x64	; 100
    f798:	28 f0       	brcs	.+10     	; 0xf7a4 <service_twi1_baro+0x30>
    f79a:	10 92 06 20 	sts	0x2006, r1	; 0x802006 <s_step.8215>
    f79e:	81 e0       	ldi	r24, 0x01	; 1
    f7a0:	80 93 00 2b 	sts	0x2B00, r24	; 0x802b00 <g_twi1_lock>
    f7a4:	80 91 06 20 	lds	r24, 0x2006	; 0x802006 <s_step.8215>
    f7a8:	88 2f       	mov	r24, r24
    f7aa:	90 e0       	ldi	r25, 0x00	; 0
    f7ac:	85 31       	cpi	r24, 0x15	; 21
    f7ae:	91 05       	cpc	r25, r1
    f7b0:	59 f1       	breq	.+86     	; 0xf808 <service_twi1_baro+0x94>
    f7b2:	8b 32       	cpi	r24, 0x2B	; 43
    f7b4:	91 05       	cpc	r25, r1
    f7b6:	09 f4       	brne	.+2      	; 0xf7ba <service_twi1_baro+0x46>
    f7b8:	7e c0       	rjmp	.+252    	; 0xf8b6 <service_twi1_baro+0x142>
    f7ba:	89 2b       	or	r24, r25
    f7bc:	09 f0       	breq	.+2      	; 0xf7c0 <service_twi1_baro+0x4c>
    f7be:	e9 c0       	rjmp	.+466    	; 0xf992 <service_twi1_baro+0x21e>
    f7c0:	86 e7       	ldi	r24, 0x76	; 118
    f7c2:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    f7c6:	88 e4       	ldi	r24, 0x48	; 72
    f7c8:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    f7cc:	81 e0       	ldi	r24, 0x01	; 1
    f7ce:	90 e0       	ldi	r25, 0x00	; 0
    f7d0:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    f7d4:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    f7d8:	10 92 22 20 	sts	0x2022, r1	; 0x802022 <g_twi1_packet+0x8>
    f7dc:	10 92 23 20 	sts	0x2023, r1	; 0x802023 <g_twi1_packet+0x9>
    f7e0:	6a e1       	ldi	r22, 0x1A	; 26
    f7e2:	70 e2       	ldi	r23, 0x20	; 32
    f7e4:	80 ea       	ldi	r24, 0xA0	; 160
    f7e6:	94 e0       	ldi	r25, 0x04	; 4
    f7e8:	0e 94 04 5f 	call	0xbe08	; 0xbe08 <twi_master_write>
    f7ec:	89 83       	std	Y+1, r24	; 0x01
    f7ee:	89 81       	ldd	r24, Y+1	; 0x01
    f7f0:	88 23       	and	r24, r24
    f7f2:	29 f4       	brne	.+10     	; 0xf7fe <service_twi1_baro+0x8a>
    f7f4:	81 e0       	ldi	r24, 0x01	; 1
    f7f6:	80 93 06 20 	sts	0x2006, r24	; 0x802006 <s_step.8215>
    f7fa:	80 e0       	ldi	r24, 0x00	; 0
    f7fc:	d7 c0       	rjmp	.+430    	; 0xf9ac <service_twi1_baro+0x238>
    f7fe:	88 ec       	ldi	r24, 0xC8	; 200
    f800:	80 93 06 20 	sts	0x2006, r24	; 0x802006 <s_step.8215>
    f804:	80 e0       	ldi	r24, 0x00	; 0
    f806:	d2 c0       	rjmp	.+420    	; 0xf9ac <service_twi1_baro+0x238>
    f808:	10 92 1b 20 	sts	0x201B, r1	; 0x80201b <g_twi1_packet+0x1>
    f80c:	83 e0       	ldi	r24, 0x03	; 3
    f80e:	90 e0       	ldi	r25, 0x00	; 0
    f810:	80 93 22 20 	sts	0x2022, r24	; 0x802022 <g_twi1_packet+0x8>
    f814:	90 93 23 20 	sts	0x2023, r25	; 0x802023 <g_twi1_packet+0x9>
    f818:	6a e1       	ldi	r22, 0x1A	; 26
    f81a:	70 e2       	ldi	r23, 0x20	; 32
    f81c:	80 ea       	ldi	r24, 0xA0	; 160
    f81e:	94 e0       	ldi	r25, 0x04	; 4
    f820:	0e 94 ec 5e 	call	0xbdd8	; 0xbdd8 <twi_master_read>
    f824:	89 83       	std	Y+1, r24	; 0x01
    f826:	89 81       	ldd	r24, Y+1	; 0x01
    f828:	88 23       	and	r24, r24
    f82a:	09 f0       	breq	.+2      	; 0xf82e <service_twi1_baro+0xba>
    f82c:	3f c0       	rjmp	.+126    	; 0xf8ac <service_twi1_baro+0x138>
    f82e:	80 91 83 2c 	lds	r24, 0x2C83	; 0x802c83 <g_twi1_m_data>
    f832:	88 2f       	mov	r24, r24
    f834:	90 e0       	ldi	r25, 0x00	; 0
    f836:	a0 e0       	ldi	r26, 0x00	; 0
    f838:	b0 e0       	ldi	r27, 0x00	; 0
    f83a:	ac 01       	movw	r20, r24
    f83c:	33 27       	eor	r19, r19
    f83e:	22 27       	eor	r18, r18
    f840:	80 91 84 2c 	lds	r24, 0x2C84	; 0x802c84 <g_twi1_m_data+0x1>
    f844:	88 2f       	mov	r24, r24
    f846:	90 e0       	ldi	r25, 0x00	; 0
    f848:	a0 e0       	ldi	r26, 0x00	; 0
    f84a:	b0 e0       	ldi	r27, 0x00	; 0
    f84c:	ba 2f       	mov	r27, r26
    f84e:	a9 2f       	mov	r26, r25
    f850:	98 2f       	mov	r25, r24
    f852:	88 27       	eor	r24, r24
    f854:	28 2b       	or	r18, r24
    f856:	39 2b       	or	r19, r25
    f858:	4a 2b       	or	r20, r26
    f85a:	5b 2b       	or	r21, r27
    f85c:	80 91 85 2c 	lds	r24, 0x2C85	; 0x802c85 <g_twi1_m_data+0x2>
    f860:	88 2f       	mov	r24, r24
    f862:	90 e0       	ldi	r25, 0x00	; 0
    f864:	a0 e0       	ldi	r26, 0x00	; 0
    f866:	b0 e0       	ldi	r27, 0x00	; 0
    f868:	82 2b       	or	r24, r18
    f86a:	93 2b       	or	r25, r19
    f86c:	a4 2b       	or	r26, r20
    f86e:	b5 2b       	or	r27, r21
    f870:	80 93 52 24 	sts	0x2452, r24	; 0x802452 <s_twi1_baro_d1.8216>
    f874:	90 93 53 24 	sts	0x2453, r25	; 0x802453 <s_twi1_baro_d1.8216+0x1>
    f878:	a0 93 54 24 	sts	0x2454, r26	; 0x802454 <s_twi1_baro_d1.8216+0x2>
    f87c:	b0 93 55 24 	sts	0x2455, r27	; 0x802455 <s_twi1_baro_d1.8216+0x3>
    f880:	88 e5       	ldi	r24, 0x58	; 88
    f882:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    f886:	10 92 22 20 	sts	0x2022, r1	; 0x802022 <g_twi1_packet+0x8>
    f88a:	10 92 23 20 	sts	0x2023, r1	; 0x802023 <g_twi1_packet+0x9>
    f88e:	6a e1       	ldi	r22, 0x1A	; 26
    f890:	70 e2       	ldi	r23, 0x20	; 32
    f892:	80 ea       	ldi	r24, 0xA0	; 160
    f894:	94 e0       	ldi	r25, 0x04	; 4
    f896:	0e 94 04 5f 	call	0xbe08	; 0xbe08 <twi_master_write>
    f89a:	89 83       	std	Y+1, r24	; 0x01
    f89c:	89 81       	ldd	r24, Y+1	; 0x01
    f89e:	88 23       	and	r24, r24
    f8a0:	29 f4       	brne	.+10     	; 0xf8ac <service_twi1_baro+0x138>
    f8a2:	86 e1       	ldi	r24, 0x16	; 22
    f8a4:	80 93 06 20 	sts	0x2006, r24	; 0x802006 <s_step.8215>
    f8a8:	80 e0       	ldi	r24, 0x00	; 0
    f8aa:	80 c0       	rjmp	.+256    	; 0xf9ac <service_twi1_baro+0x238>
    f8ac:	83 ed       	ldi	r24, 0xD3	; 211
    f8ae:	80 93 06 20 	sts	0x2006, r24	; 0x802006 <s_step.8215>
    f8b2:	80 e0       	ldi	r24, 0x00	; 0
    f8b4:	7b c0       	rjmp	.+246    	; 0xf9ac <service_twi1_baro+0x238>
    f8b6:	10 92 1b 20 	sts	0x201B, r1	; 0x80201b <g_twi1_packet+0x1>
    f8ba:	83 e0       	ldi	r24, 0x03	; 3
    f8bc:	90 e0       	ldi	r25, 0x00	; 0
    f8be:	80 93 22 20 	sts	0x2022, r24	; 0x802022 <g_twi1_packet+0x8>
    f8c2:	90 93 23 20 	sts	0x2023, r25	; 0x802023 <g_twi1_packet+0x9>
    f8c6:	6a e1       	ldi	r22, 0x1A	; 26
    f8c8:	70 e2       	ldi	r23, 0x20	; 32
    f8ca:	80 ea       	ldi	r24, 0xA0	; 160
    f8cc:	94 e0       	ldi	r25, 0x04	; 4
    f8ce:	0e 94 ec 5e 	call	0xbdd8	; 0xbdd8 <twi_master_read>
    f8d2:	89 83       	std	Y+1, r24	; 0x01
    f8d4:	89 81       	ldd	r24, Y+1	; 0x01
    f8d6:	88 23       	and	r24, r24
    f8d8:	09 f0       	breq	.+2      	; 0xf8dc <service_twi1_baro+0x168>
    f8da:	56 c0       	rjmp	.+172    	; 0xf988 <service_twi1_baro+0x214>
    f8dc:	80 91 83 2c 	lds	r24, 0x2C83	; 0x802c83 <g_twi1_m_data>
    f8e0:	88 2f       	mov	r24, r24
    f8e2:	90 e0       	ldi	r25, 0x00	; 0
    f8e4:	a0 e0       	ldi	r26, 0x00	; 0
    f8e6:	b0 e0       	ldi	r27, 0x00	; 0
    f8e8:	ac 01       	movw	r20, r24
    f8ea:	33 27       	eor	r19, r19
    f8ec:	22 27       	eor	r18, r18
    f8ee:	80 91 84 2c 	lds	r24, 0x2C84	; 0x802c84 <g_twi1_m_data+0x1>
    f8f2:	88 2f       	mov	r24, r24
    f8f4:	90 e0       	ldi	r25, 0x00	; 0
    f8f6:	a0 e0       	ldi	r26, 0x00	; 0
    f8f8:	b0 e0       	ldi	r27, 0x00	; 0
    f8fa:	ba 2f       	mov	r27, r26
    f8fc:	a9 2f       	mov	r26, r25
    f8fe:	98 2f       	mov	r25, r24
    f900:	88 27       	eor	r24, r24
    f902:	28 2b       	or	r18, r24
    f904:	39 2b       	or	r19, r25
    f906:	4a 2b       	or	r20, r26
    f908:	5b 2b       	or	r21, r27
    f90a:	80 91 85 2c 	lds	r24, 0x2C85	; 0x802c85 <g_twi1_m_data+0x2>
    f90e:	88 2f       	mov	r24, r24
    f910:	90 e0       	ldi	r25, 0x00	; 0
    f912:	a0 e0       	ldi	r26, 0x00	; 0
    f914:	b0 e0       	ldi	r27, 0x00	; 0
    f916:	82 2b       	or	r24, r18
    f918:	93 2b       	or	r25, r19
    f91a:	a4 2b       	or	r26, r20
    f91c:	b5 2b       	or	r27, r21
    f91e:	80 93 56 24 	sts	0x2456, r24	; 0x802456 <s_twi1_baro_d2.8217>
    f922:	90 93 57 24 	sts	0x2457, r25	; 0x802457 <s_twi1_baro_d2.8217+0x1>
    f926:	a0 93 58 24 	sts	0x2458, r26	; 0x802458 <s_twi1_baro_d2.8217+0x2>
    f92a:	b0 93 59 24 	sts	0x2459, r27	; 0x802459 <s_twi1_baro_d2.8217+0x3>
    f92e:	0e 94 b4 5c 	call	0xb968	; 0xb968 <cpu_irq_save>
    f932:	8a 83       	std	Y+2, r24	; 0x02
    f934:	80 91 52 24 	lds	r24, 0x2452	; 0x802452 <s_twi1_baro_d1.8216>
    f938:	90 91 53 24 	lds	r25, 0x2453	; 0x802453 <s_twi1_baro_d1.8216+0x1>
    f93c:	a0 91 54 24 	lds	r26, 0x2454	; 0x802454 <s_twi1_baro_d1.8216+0x2>
    f940:	b0 91 55 24 	lds	r27, 0x2455	; 0x802455 <s_twi1_baro_d1.8216+0x3>
    f944:	80 93 cb 29 	sts	0x29CB, r24	; 0x8029cb <g_twi1_baro_d1>
    f948:	90 93 cc 29 	sts	0x29CC, r25	; 0x8029cc <g_twi1_baro_d1+0x1>
    f94c:	a0 93 cd 29 	sts	0x29CD, r26	; 0x8029cd <g_twi1_baro_d1+0x2>
    f950:	b0 93 ce 29 	sts	0x29CE, r27	; 0x8029ce <g_twi1_baro_d1+0x3>
    f954:	80 91 56 24 	lds	r24, 0x2456	; 0x802456 <s_twi1_baro_d2.8217>
    f958:	90 91 57 24 	lds	r25, 0x2457	; 0x802457 <s_twi1_baro_d2.8217+0x1>
    f95c:	a0 91 58 24 	lds	r26, 0x2458	; 0x802458 <s_twi1_baro_d2.8217+0x2>
    f960:	b0 91 59 24 	lds	r27, 0x2459	; 0x802459 <s_twi1_baro_d2.8217+0x3>
    f964:	80 93 cf 29 	sts	0x29CF, r24	; 0x8029cf <g_twi1_baro_d2>
    f968:	90 93 d0 29 	sts	0x29D0, r25	; 0x8029d0 <g_twi1_baro_d2+0x1>
    f96c:	a0 93 d1 29 	sts	0x29D1, r26	; 0x8029d1 <g_twi1_baro_d2+0x2>
    f970:	b0 93 d2 29 	sts	0x29D2, r27	; 0x8029d2 <g_twi1_baro_d2+0x3>
    f974:	8a 81       	ldd	r24, Y+2	; 0x02
    f976:	0e 94 c4 5c 	call	0xb988	; 0xb988 <cpu_irq_restore>
    f97a:	8b e7       	ldi	r24, 0x7B	; 123
    f97c:	80 93 06 20 	sts	0x2006, r24	; 0x802006 <s_step.8215>
    f980:	10 92 00 2b 	sts	0x2B00, r1	; 0x802b00 <g_twi1_lock>
    f984:	81 e0       	ldi	r24, 0x01	; 1
    f986:	12 c0       	rjmp	.+36     	; 0xf9ac <service_twi1_baro+0x238>
    f988:	8f ed       	ldi	r24, 0xDF	; 223
    f98a:	80 93 06 20 	sts	0x2006, r24	; 0x802006 <s_step.8215>
    f98e:	80 e0       	ldi	r24, 0x00	; 0
    f990:	0d c0       	rjmp	.+26     	; 0xf9ac <service_twi1_baro+0x238>
    f992:	80 91 06 20 	lds	r24, 0x2006	; 0x802006 <s_step.8215>
    f996:	84 36       	cpi	r24, 0x64	; 100
    f998:	30 f4       	brcc	.+12     	; 0xf9a6 <service_twi1_baro+0x232>
    f99a:	80 91 06 20 	lds	r24, 0x2006	; 0x802006 <s_step.8215>
    f99e:	8f 5f       	subi	r24, 0xFF	; 255
    f9a0:	80 93 06 20 	sts	0x2006, r24	; 0x802006 <s_step.8215>
    f9a4:	02 c0       	rjmp	.+4      	; 0xf9aa <service_twi1_baro+0x236>
    f9a6:	10 92 00 2b 	sts	0x2B00, r1	; 0x802b00 <g_twi1_lock>
    f9aa:	80 e0       	ldi	r24, 0x00	; 0
    f9ac:	27 96       	adiw	r28, 0x07	; 7
    f9ae:	cd bf       	out	0x3d, r28	; 61
    f9b0:	de bf       	out	0x3e, r29	; 62
    f9b2:	df 91       	pop	r29
    f9b4:	cf 91       	pop	r28
    f9b6:	08 95       	ret

0000f9b8 <isr_100ms_twi1_onboard>:

/* 100ms TWI1 - Gyro device */
void isr_100ms_twi1_onboard(uint32_t now)
{	/* Service time slot */
    f9b8:	cf 92       	push	r12
    f9ba:	ef 92       	push	r14
    f9bc:	0f 93       	push	r16
    f9be:	cf 93       	push	r28
    f9c0:	df 93       	push	r29
    f9c2:	00 d0       	rcall	.+0      	; 0xf9c4 <isr_100ms_twi1_onboard+0xc>
    f9c4:	1f 92       	push	r1
    f9c6:	cd b7       	in	r28, 0x3d	; 61
    f9c8:	de b7       	in	r29, 0x3e	; 62
    f9ca:	69 83       	std	Y+1, r22	; 0x01
    f9cc:	7a 83       	std	Y+2, r23	; 0x02
    f9ce:	8b 83       	std	Y+3, r24	; 0x03
    f9d0:	9c 83       	std	Y+4, r25	; 0x04
	cpu_irq_enable();
    f9d2:	78 94       	sei

	if (g_twi1_gyro_valid) {
    f9d4:	80 91 5a 29 	lds	r24, 0x295A	; 0x80295a <g_twi1_gyro_valid>
    f9d8:	88 23       	and	r24, r24
    f9da:	a9 f0       	breq	.+42     	; 0xfa06 <isr_100ms_twi1_onboard+0x4e>
		if (service_twi1_gyro(now, true)) {
    f9dc:	89 81       	ldd	r24, Y+1	; 0x01
    f9de:	9a 81       	ldd	r25, Y+2	; 0x02
    f9e0:	ab 81       	ldd	r26, Y+3	; 0x03
    f9e2:	bc 81       	ldd	r27, Y+4	; 0x04
    f9e4:	41 e0       	ldi	r20, 0x01	; 1
    f9e6:	bc 01       	movw	r22, r24
    f9e8:	cd 01       	movw	r24, r26
    f9ea:	24 dd       	rcall	.-1464   	; 0xf434 <service_twi1_gyro>
    f9ec:	88 23       	and	r24, r24
    f9ee:	59 f0       	breq	.+22     	; 0xfa06 <isr_100ms_twi1_onboard+0x4e>
			sched_push(task_twi1_gyro, SCHED_ENTRY_CB_TYPE__LISTTIME, 0, true, false, false);
    f9f0:	c1 2c       	mov	r12, r1
    f9f2:	e1 2c       	mov	r14, r1
    f9f4:	01 e0       	ldi	r16, 0x01	; 1
    f9f6:	20 e0       	ldi	r18, 0x00	; 0
    f9f8:	30 e0       	ldi	r19, 0x00	; 0
    f9fa:	a9 01       	movw	r20, r18
    f9fc:	60 e0       	ldi	r22, 0x00	; 0
    f9fe:	8a e1       	ldi	r24, 0x1A	; 26
    fa00:	9f e7       	ldi	r25, 0x7F	; 127
    fa02:	0e 94 6b ec 	call	0x1d8d6	; 0x1d8d6 <sched_push>
		}
	}
}
    fa06:	00 00       	nop
    fa08:	24 96       	adiw	r28, 0x04	; 4
    fa0a:	cd bf       	out	0x3d, r28	; 61
    fa0c:	de bf       	out	0x3e, r29	; 62
    fa0e:	df 91       	pop	r29
    fa10:	cf 91       	pop	r28
    fa12:	0f 91       	pop	r16
    fa14:	ef 90       	pop	r14
    fa16:	cf 90       	pop	r12
    fa18:	08 95       	ret

0000fa1a <isr_500ms_twi1_onboard>:

/* 500ms TWI1 - Baro, Hygro devices */
void isr_500ms_twi1_onboard(uint32_t now)
{	/* Service time slot */
    fa1a:	cf 92       	push	r12
    fa1c:	ef 92       	push	r14
    fa1e:	0f 93       	push	r16
    fa20:	cf 93       	push	r28
    fa22:	df 93       	push	r29
    fa24:	00 d0       	rcall	.+0      	; 0xfa26 <isr_500ms_twi1_onboard+0xc>
    fa26:	1f 92       	push	r1
    fa28:	cd b7       	in	r28, 0x3d	; 61
    fa2a:	de b7       	in	r29, 0x3e	; 62
    fa2c:	69 83       	std	Y+1, r22	; 0x01
    fa2e:	7a 83       	std	Y+2, r23	; 0x02
    fa30:	8b 83       	std	Y+3, r24	; 0x03
    fa32:	9c 83       	std	Y+4, r25	; 0x04
	cpu_irq_enable();
    fa34:	78 94       	sei

	if (g_twi1_hygro_valid) {
    fa36:	80 91 db 29 	lds	r24, 0x29DB	; 0x8029db <g_twi1_hygro_valid>
    fa3a:	88 23       	and	r24, r24
    fa3c:	b1 f0       	breq	.+44     	; 0xfa6a <isr_500ms_twi1_onboard+0x50>
		if (service_twi1_hygro(now, true)) {
    fa3e:	89 81       	ldd	r24, Y+1	; 0x01
    fa40:	9a 81       	ldd	r25, Y+2	; 0x02
    fa42:	ab 81       	ldd	r26, Y+3	; 0x03
    fa44:	bc 81       	ldd	r27, Y+4	; 0x04
    fa46:	41 e0       	ldi	r20, 0x01	; 1
    fa48:	bc 01       	movw	r22, r24
    fa4a:	cd 01       	movw	r24, r26
    fa4c:	78 dc       	rcall	.-1808   	; 0xf33e <service_twi1_hygro>
    fa4e:	88 23       	and	r24, r24
    fa50:	61 f0       	breq	.+24     	; 0xfa6a <isr_500ms_twi1_onboard+0x50>
			sched_push(task_twi1_hygro, SCHED_ENTRY_CB_TYPE__LISTTIME,  70, true, false, false);
    fa52:	c1 2c       	mov	r12, r1
    fa54:	e1 2c       	mov	r14, r1
    fa56:	01 e0       	ldi	r16, 0x01	; 1
    fa58:	26 e4       	ldi	r18, 0x46	; 70
    fa5a:	30 e0       	ldi	r19, 0x00	; 0
    fa5c:	40 e0       	ldi	r20, 0x00	; 0
    fa5e:	50 e0       	ldi	r21, 0x00	; 0
    fa60:	60 e0       	ldi	r22, 0x00	; 0
    fa62:	8d e7       	ldi	r24, 0x7D	; 125
    fa64:	9d e7       	ldi	r25, 0x7D	; 125
    fa66:	0e 94 6b ec 	call	0x1d8d6	; 0x1d8d6 <sched_push>
		}
	}

	if (g_twi1_baro_valid) {
    fa6a:	80 91 b8 29 	lds	r24, 0x29B8	; 0x8029b8 <g_twi1_baro_valid>
    fa6e:	88 23       	and	r24, r24
    fa70:	41 f0       	breq	.+16     	; 0xfa82 <isr_500ms_twi1_onboard+0x68>
		service_twi1_baro(now, true);
    fa72:	89 81       	ldd	r24, Y+1	; 0x01
    fa74:	9a 81       	ldd	r25, Y+2	; 0x02
    fa76:	ab 81       	ldd	r26, Y+3	; 0x03
    fa78:	bc 81       	ldd	r27, Y+4	; 0x04
    fa7a:	41 e0       	ldi	r20, 0x01	; 1
    fa7c:	bc 01       	movw	r22, r24
    fa7e:	cd 01       	movw	r24, r26
    fa80:	79 de       	rcall	.-782    	; 0xf774 <service_twi1_baro>
	}
}
    fa82:	00 00       	nop
    fa84:	24 96       	adiw	r28, 0x04	; 4
    fa86:	cd bf       	out	0x3d, r28	; 61
    fa88:	de bf       	out	0x3e, r29	; 62
    fa8a:	df 91       	pop	r29
    fa8c:	cf 91       	pop	r28
    fa8e:	0f 91       	pop	r16
    fa90:	ef 90       	pop	r14
    fa92:	cf 90       	pop	r12
    fa94:	08 95       	ret

0000fa96 <isr_sparetime_twi1_onboard>:

/* 2560 cycles per second */
void isr_sparetime_twi1_onboard(uint32_t now)
{	/* Service time slot */
    fa96:	cf 92       	push	r12
    fa98:	ef 92       	push	r14
    fa9a:	0f 93       	push	r16
    fa9c:	cf 93       	push	r28
    fa9e:	df 93       	push	r29
    faa0:	00 d0       	rcall	.+0      	; 0xfaa2 <isr_sparetime_twi1_onboard+0xc>
    faa2:	1f 92       	push	r1
    faa4:	cd b7       	in	r28, 0x3d	; 61
    faa6:	de b7       	in	r29, 0x3e	; 62
    faa8:	69 83       	std	Y+1, r22	; 0x01
    faaa:	7a 83       	std	Y+2, r23	; 0x02
    faac:	8b 83       	std	Y+3, r24	; 0x03
    faae:	9c 83       	std	Y+4, r25	; 0x04
	cpu_irq_enable();
    fab0:	78 94       	sei

	if (g_twi1_baro_valid) {
    fab2:	80 91 b8 29 	lds	r24, 0x29B8	; 0x8029b8 <g_twi1_baro_valid>
    fab6:	88 23       	and	r24, r24
    fab8:	b1 f0       	breq	.+44     	; 0xfae6 <isr_sparetime_twi1_onboard+0x50>
		if (service_twi1_baro(now, false)) {
    faba:	89 81       	ldd	r24, Y+1	; 0x01
    fabc:	9a 81       	ldd	r25, Y+2	; 0x02
    fabe:	ab 81       	ldd	r26, Y+3	; 0x03
    fac0:	bc 81       	ldd	r27, Y+4	; 0x04
    fac2:	40 e0       	ldi	r20, 0x00	; 0
    fac4:	bc 01       	movw	r22, r24
    fac6:	cd 01       	movw	r24, r26
    fac8:	55 de       	rcall	.-854    	; 0xf774 <service_twi1_baro>
    faca:	88 23       	and	r24, r24
    facc:	61 f0       	breq	.+24     	; 0xfae6 <isr_sparetime_twi1_onboard+0x50>
			/* Every 500ms */
			sched_push(task_twi1_baro, SCHED_ENTRY_CB_TYPE__LISTTIME, 70, true, false, false);
    face:	c1 2c       	mov	r12, r1
    fad0:	e1 2c       	mov	r14, r1
    fad2:	01 e0       	ldi	r16, 0x01	; 1
    fad4:	26 e4       	ldi	r18, 0x46	; 70
    fad6:	30 e0       	ldi	r19, 0x00	; 0
    fad8:	40 e0       	ldi	r20, 0x00	; 0
    fada:	50 e0       	ldi	r21, 0x00	; 0
    fadc:	60 e0       	ldi	r22, 0x00	; 0
    fade:	8f eb       	ldi	r24, 0xBF	; 191
    fae0:	90 e8       	ldi	r25, 0x80	; 128
    fae2:	0e 94 6b ec 	call	0x1d8d6	; 0x1d8d6 <sched_push>
		}
	}
}
    fae6:	00 00       	nop
    fae8:	24 96       	adiw	r28, 0x04	; 4
    faea:	cd bf       	out	0x3d, r28	; 61
    faec:	de bf       	out	0x3e, r29	; 62
    faee:	df 91       	pop	r29
    faf0:	cf 91       	pop	r28
    faf2:	0f 91       	pop	r16
    faf4:	ef 90       	pop	r14
    faf6:	cf 90       	pop	r12
    faf8:	08 95       	ret

0000fafa <task_twi1_hygro>:

static void task_twi1_hygro(uint32_t now)
{	// Calculations for the presentation layer
    fafa:	cf 93       	push	r28
    fafc:	df 93       	push	r29
    fafe:	cd b7       	in	r28, 0x3d	; 61
    fb00:	de b7       	in	r29, 0x3e	; 62
    fb02:	e9 97       	sbiw	r28, 0x39	; 57
    fb04:	cd bf       	out	0x3d, r28	; 61
    fb06:	de bf       	out	0x3e, r29	; 62
    fb08:	6e ab       	std	Y+54, r22	; 0x36
    fb0a:	7f ab       	std	Y+55, r23	; 0x37
    fb0c:	88 af       	std	Y+56, r24	; 0x38
    fb0e:	99 af       	std	Y+57, r25	; 0x39
	static uint16_t s_twi1_hygro_S_T	= 0UL;
	static uint16_t s_twi1_hygro_S_RH	= 0UL;
	int16_t l_twi1_hygro_T_100, l_twi1_hygro_RH_100;
	uint16_t l_twi1_hygro_S_T, l_twi1_hygro_S_RH;
	bool hasChanged = false;
    fb10:	19 82       	std	Y+1, r1	; 0x01

	/* Getting the global values */
	{
		irqflags_t flags = cpu_irq_save();
    fb12:	0e 94 b4 5c 	call	0xb968	; 0xb968 <cpu_irq_save>
    fb16:	8e 83       	std	Y+6, r24	; 0x06
		l_twi1_hygro_T_100	= g_twi1_hygro_T_100;	// last value
    fb18:	80 91 e1 29 	lds	r24, 0x29E1	; 0x8029e1 <g_twi1_hygro_T_100>
    fb1c:	90 91 e2 29 	lds	r25, 0x29E2	; 0x8029e2 <g_twi1_hygro_T_100+0x1>
    fb20:	8f 83       	std	Y+7, r24	; 0x07
    fb22:	98 87       	std	Y+8, r25	; 0x08
		l_twi1_hygro_RH_100	= g_twi1_hygro_RH_100;	// last value
    fb24:	80 91 e3 29 	lds	r24, 0x29E3	; 0x8029e3 <g_twi1_hygro_RH_100>
    fb28:	90 91 e4 29 	lds	r25, 0x29E4	; 0x8029e4 <g_twi1_hygro_RH_100+0x1>
    fb2c:	89 87       	std	Y+9, r24	; 0x09
    fb2e:	9a 87       	std	Y+10, r25	; 0x0a
		l_twi1_hygro_S_T	= g_twi1_hygro_S_T;
    fb30:	80 91 dd 29 	lds	r24, 0x29DD	; 0x8029dd <g_twi1_hygro_S_T>
    fb34:	90 91 de 29 	lds	r25, 0x29DE	; 0x8029de <g_twi1_hygro_S_T+0x1>
    fb38:	8b 87       	std	Y+11, r24	; 0x0b
    fb3a:	9c 87       	std	Y+12, r25	; 0x0c
		l_twi1_hygro_S_RH	= g_twi1_hygro_S_RH;
    fb3c:	80 91 df 29 	lds	r24, 0x29DF	; 0x8029df <g_twi1_hygro_S_RH>
    fb40:	90 91 e0 29 	lds	r25, 0x29E0	; 0x8029e0 <g_twi1_hygro_S_RH+0x1>
    fb44:	8d 87       	std	Y+13, r24	; 0x0d
    fb46:	9e 87       	std	Y+14, r25	; 0x0e
		cpu_irq_restore(flags);
    fb48:	8e 81       	ldd	r24, Y+6	; 0x06
    fb4a:	0e 94 c4 5c 	call	0xb988	; 0xb988 <cpu_irq_restore>
	}

	/* Calculate and present Temp value when a different measurement has arrived */
	int16_t temp_100 = l_twi1_hygro_T_100;
    fb4e:	8f 81       	ldd	r24, Y+7	; 0x07
    fb50:	98 85       	ldd	r25, Y+8	; 0x08
    fb52:	8a 83       	std	Y+2, r24	; 0x02
    fb54:	9b 83       	std	Y+3, r25	; 0x03
	if (s_twi1_hygro_S_T != l_twi1_hygro_S_T) {
    fb56:	20 91 5a 24 	lds	r18, 0x245A	; 0x80245a <s_twi1_hygro_S_T.8239>
    fb5a:	30 91 5b 24 	lds	r19, 0x245B	; 0x80245b <s_twi1_hygro_S_T.8239+0x1>
    fb5e:	8b 85       	ldd	r24, Y+11	; 0x0b
    fb60:	9c 85       	ldd	r25, Y+12	; 0x0c
    fb62:	28 17       	cp	r18, r24
    fb64:	39 07       	cpc	r19, r25
    fb66:	71 f1       	breq	.+92     	; 0xfbc4 <task_twi1_hygro+0xca>
		temp_100 = (int16_t)((((int32_t)l_twi1_hygro_S_T  * 17500) / 0xFFFF) - 4500);
    fb68:	8b 85       	ldd	r24, Y+11	; 0x0b
    fb6a:	9c 85       	ldd	r25, Y+12	; 0x0c
    fb6c:	9c 01       	movw	r18, r24
    fb6e:	40 e0       	ldi	r20, 0x00	; 0
    fb70:	50 e0       	ldi	r21, 0x00	; 0
    fb72:	8c e5       	ldi	r24, 0x5C	; 92
    fb74:	94 e4       	ldi	r25, 0x44	; 68
    fb76:	dc 01       	movw	r26, r24
    fb78:	0f 94 5b 2d 	call	0x25ab6	; 0x25ab6 <__muluhisi3>
    fb7c:	dc 01       	movw	r26, r24
    fb7e:	cb 01       	movw	r24, r22
    fb80:	2f ef       	ldi	r18, 0xFF	; 255
    fb82:	3f ef       	ldi	r19, 0xFF	; 255
    fb84:	40 e0       	ldi	r20, 0x00	; 0
    fb86:	50 e0       	ldi	r21, 0x00	; 0
    fb88:	bc 01       	movw	r22, r24
    fb8a:	cd 01       	movw	r24, r26
    fb8c:	0f 94 28 2d 	call	0x25a50	; 0x25a50 <__divmodsi4>
    fb90:	da 01       	movw	r26, r20
    fb92:	c9 01       	movw	r24, r18
    fb94:	84 59       	subi	r24, 0x94	; 148
    fb96:	91 41       	sbci	r25, 0x11	; 17
    fb98:	8a 83       	std	Y+2, r24	; 0x02
    fb9a:	9b 83       	std	Y+3, r25	; 0x03

		/* Setting the global value */
		{
			irqflags_t flags = cpu_irq_save();
    fb9c:	0e 94 b4 5c 	call	0xb968	; 0xb968 <cpu_irq_save>
    fba0:	8f 87       	std	Y+15, r24	; 0x0f
			g_twi1_hygro_T_100 = temp_100;
    fba2:	8a 81       	ldd	r24, Y+2	; 0x02
    fba4:	9b 81       	ldd	r25, Y+3	; 0x03
    fba6:	80 93 e1 29 	sts	0x29E1, r24	; 0x8029e1 <g_twi1_hygro_T_100>
    fbaa:	90 93 e2 29 	sts	0x29E2, r25	; 0x8029e2 <g_twi1_hygro_T_100+0x1>
			cpu_irq_restore(flags);
    fbae:	8f 85       	ldd	r24, Y+15	; 0x0f
    fbb0:	0e 94 c4 5c 	call	0xb988	; 0xb988 <cpu_irq_restore>
		}

		hasChanged = true;
    fbb4:	81 e0       	ldi	r24, 0x01	; 1
    fbb6:	89 83       	std	Y+1, r24	; 0x01
		s_twi1_hygro_S_T = l_twi1_hygro_S_T;
    fbb8:	8b 85       	ldd	r24, Y+11	; 0x0b
    fbba:	9c 85       	ldd	r25, Y+12	; 0x0c
    fbbc:	80 93 5a 24 	sts	0x245A, r24	; 0x80245a <s_twi1_hygro_S_T.8239>
    fbc0:	90 93 5b 24 	sts	0x245B, r25	; 0x80245b <s_twi1_hygro_S_T.8239+0x1>
	}

	/* Calculate and present Hygro value when a different measurement has arrived */
	int16_t rh_100 = l_twi1_hygro_RH_100;
    fbc4:	89 85       	ldd	r24, Y+9	; 0x09
    fbc6:	9a 85       	ldd	r25, Y+10	; 0x0a
    fbc8:	8c 83       	std	Y+4, r24	; 0x04
    fbca:	9d 83       	std	Y+5, r25	; 0x05
	if (s_twi1_hygro_S_RH != l_twi1_hygro_S_RH) {
    fbcc:	20 91 5c 24 	lds	r18, 0x245C	; 0x80245c <s_twi1_hygro_S_RH.8240>
    fbd0:	30 91 5d 24 	lds	r19, 0x245D	; 0x80245d <s_twi1_hygro_S_RH.8240+0x1>
    fbd4:	8d 85       	ldd	r24, Y+13	; 0x0d
    fbd6:	9e 85       	ldd	r25, Y+14	; 0x0e
    fbd8:	28 17       	cp	r18, r24
    fbda:	39 07       	cpc	r19, r25
    fbdc:	61 f1       	breq	.+88     	; 0xfc36 <task_twi1_hygro+0x13c>
		rh_100 = (int16_t)( ((int32_t)l_twi1_hygro_S_RH * 10000) / 0xFFFF);
    fbde:	8d 85       	ldd	r24, Y+13	; 0x0d
    fbe0:	9e 85       	ldd	r25, Y+14	; 0x0e
    fbe2:	9c 01       	movw	r18, r24
    fbe4:	40 e0       	ldi	r20, 0x00	; 0
    fbe6:	50 e0       	ldi	r21, 0x00	; 0
    fbe8:	80 e1       	ldi	r24, 0x10	; 16
    fbea:	97 e2       	ldi	r25, 0x27	; 39
    fbec:	dc 01       	movw	r26, r24
    fbee:	0f 94 5b 2d 	call	0x25ab6	; 0x25ab6 <__muluhisi3>
    fbf2:	dc 01       	movw	r26, r24
    fbf4:	cb 01       	movw	r24, r22
    fbf6:	2f ef       	ldi	r18, 0xFF	; 255
    fbf8:	3f ef       	ldi	r19, 0xFF	; 255
    fbfa:	40 e0       	ldi	r20, 0x00	; 0
    fbfc:	50 e0       	ldi	r21, 0x00	; 0
    fbfe:	bc 01       	movw	r22, r24
    fc00:	cd 01       	movw	r24, r26
    fc02:	0f 94 28 2d 	call	0x25a50	; 0x25a50 <__divmodsi4>
    fc06:	da 01       	movw	r26, r20
    fc08:	c9 01       	movw	r24, r18
    fc0a:	8c 83       	std	Y+4, r24	; 0x04
    fc0c:	9d 83       	std	Y+5, r25	; 0x05

		/* Setting the global value */
		{
			irqflags_t flags = cpu_irq_save();
    fc0e:	0e 94 b4 5c 	call	0xb968	; 0xb968 <cpu_irq_save>
    fc12:	88 8b       	std	Y+16, r24	; 0x10
			g_twi1_hygro_RH_100 = rh_100;
    fc14:	8c 81       	ldd	r24, Y+4	; 0x04
    fc16:	9d 81       	ldd	r25, Y+5	; 0x05
    fc18:	80 93 e3 29 	sts	0x29E3, r24	; 0x8029e3 <g_twi1_hygro_RH_100>
    fc1c:	90 93 e4 29 	sts	0x29E4, r25	; 0x8029e4 <g_twi1_hygro_RH_100+0x1>
			cpu_irq_restore(flags);
    fc20:	88 89       	ldd	r24, Y+16	; 0x10
    fc22:	0e 94 c4 5c 	call	0xb988	; 0xb988 <cpu_irq_restore>
		}

		hasChanged = true;
    fc26:	81 e0       	ldi	r24, 0x01	; 1
    fc28:	89 83       	std	Y+1, r24	; 0x01
		s_twi1_hygro_S_RH = l_twi1_hygro_S_RH;
    fc2a:	8d 85       	ldd	r24, Y+13	; 0x0d
    fc2c:	9e 85       	ldd	r25, Y+14	; 0x0e
    fc2e:	80 93 5c 24 	sts	0x245C, r24	; 0x80245c <s_twi1_hygro_S_RH.8240>
    fc32:	90 93 5d 24 	sts	0x245D, r25	; 0x80245d <s_twi1_hygro_S_RH.8240+0x1>
	}

	/* Calculate the dew point temperature */
	/* @see https://de.wikipedia.org/wiki/Taupunkt  formula (15) */
	if (hasChanged)
    fc36:	89 81       	ldd	r24, Y+1	; 0x01
    fc38:	88 23       	and	r24, r24
    fc3a:	09 f4       	brne	.+2      	; 0xfc3e <task_twi1_hygro+0x144>
    fc3c:	f4 c0       	rjmp	.+488    	; 0xfe26 <task_twi1_hygro+0x32c>
	{
		//const float K1	= 6.112f;
		const float K2		= 17.62f;
    fc3e:	83 ec       	ldi	r24, 0xC3	; 195
    fc40:	95 ef       	ldi	r25, 0xF5	; 245
    fc42:	ac e8       	ldi	r26, 0x8C	; 140
    fc44:	b1 e4       	ldi	r27, 0x41	; 65
    fc46:	89 8b       	std	Y+17, r24	; 0x11
    fc48:	9a 8b       	std	Y+18, r25	; 0x12
    fc4a:	ab 8b       	std	Y+19, r26	; 0x13
    fc4c:	bc 8b       	std	Y+20, r27	; 0x14
		const float K3		= 243.12f;
    fc4e:	88 eb       	ldi	r24, 0xB8	; 184
    fc50:	9e e1       	ldi	r25, 0x1E	; 30
    fc52:	a3 e7       	ldi	r26, 0x73	; 115
    fc54:	b3 e4       	ldi	r27, 0x43	; 67
    fc56:	8d 8b       	std	Y+21, r24	; 0x15
    fc58:	9e 8b       	std	Y+22, r25	; 0x16
    fc5a:	af 8b       	std	Y+23, r26	; 0x17
    fc5c:	b8 8f       	std	Y+24, r27	; 0x18
		const float K2_m_K3 = 4283.7744f;	// = K2 * K3;
    fc5e:	82 e3       	ldi	r24, 0x32	; 50
    fc60:	9e ed       	ldi	r25, 0xDE	; 222
    fc62:	a5 e8       	ldi	r26, 0x85	; 133
    fc64:	b5 e4       	ldi	r27, 0x45	; 69
    fc66:	89 8f       	std	Y+25, r24	; 0x19
    fc68:	9a 8f       	std	Y+26, r25	; 0x1a
    fc6a:	ab 8f       	std	Y+27, r26	; 0x1b
    fc6c:	bc 8f       	std	Y+28, r27	; 0x1c
		float ln_phi		= log(rh_100 / 10000.f);
    fc6e:	8c 81       	ldd	r24, Y+4	; 0x04
    fc70:	9d 81       	ldd	r25, Y+5	; 0x05
    fc72:	09 2e       	mov	r0, r25
    fc74:	00 0c       	add	r0, r0
    fc76:	aa 0b       	sbc	r26, r26
    fc78:	bb 0b       	sbc	r27, r27
    fc7a:	bc 01       	movw	r22, r24
    fc7c:	cd 01       	movw	r24, r26
    fc7e:	0f 94 e9 25 	call	0x24bd2	; 0x24bd2 <__floatsisf>
    fc82:	dc 01       	movw	r26, r24
    fc84:	cb 01       	movw	r24, r22
    fc86:	20 e0       	ldi	r18, 0x00	; 0
    fc88:	30 e4       	ldi	r19, 0x40	; 64
    fc8a:	4c e1       	ldi	r20, 0x1C	; 28
    fc8c:	56 e4       	ldi	r21, 0x46	; 70
    fc8e:	bc 01       	movw	r22, r24
    fc90:	cd 01       	movw	r24, r26
    fc92:	0f 94 14 25 	call	0x24a28	; 0x24a28 <__divsf3>
    fc96:	dc 01       	movw	r26, r24
    fc98:	cb 01       	movw	r24, r22
    fc9a:	bc 01       	movw	r22, r24
    fc9c:	cd 01       	movw	r24, r26
    fc9e:	0f 94 29 27 	call	0x24e52	; 0x24e52 <log>
    fca2:	dc 01       	movw	r26, r24
    fca4:	cb 01       	movw	r24, r22
    fca6:	8d 8f       	std	Y+29, r24	; 0x1d
    fca8:	9e 8f       	std	Y+30, r25	; 0x1e
    fcaa:	af 8f       	std	Y+31, r26	; 0x1f
    fcac:	b8 a3       	std	Y+32, r27	; 0x20
		float k2_m_theta	= K2 * (temp_100 / 100.f);
    fcae:	8a 81       	ldd	r24, Y+2	; 0x02
    fcb0:	9b 81       	ldd	r25, Y+3	; 0x03
    fcb2:	09 2e       	mov	r0, r25
    fcb4:	00 0c       	add	r0, r0
    fcb6:	aa 0b       	sbc	r26, r26
    fcb8:	bb 0b       	sbc	r27, r27
    fcba:	bc 01       	movw	r22, r24
    fcbc:	cd 01       	movw	r24, r26
    fcbe:	0f 94 e9 25 	call	0x24bd2	; 0x24bd2 <__floatsisf>
    fcc2:	dc 01       	movw	r26, r24
    fcc4:	cb 01       	movw	r24, r22
    fcc6:	20 e0       	ldi	r18, 0x00	; 0
    fcc8:	30 e0       	ldi	r19, 0x00	; 0
    fcca:	48 ec       	ldi	r20, 0xC8	; 200
    fccc:	52 e4       	ldi	r21, 0x42	; 66
    fcce:	bc 01       	movw	r22, r24
    fcd0:	cd 01       	movw	r24, r26
    fcd2:	0f 94 14 25 	call	0x24a28	; 0x24a28 <__divsf3>
    fcd6:	dc 01       	movw	r26, r24
    fcd8:	cb 01       	movw	r24, r22
    fcda:	29 89       	ldd	r18, Y+17	; 0x11
    fcdc:	3a 89       	ldd	r19, Y+18	; 0x12
    fcde:	4b 89       	ldd	r20, Y+19	; 0x13
    fce0:	5c 89       	ldd	r21, Y+20	; 0x14
    fce2:	bc 01       	movw	r22, r24
    fce4:	cd 01       	movw	r24, r26
    fce6:	0f 94 69 27 	call	0x24ed2	; 0x24ed2 <__mulsf3>
    fcea:	dc 01       	movw	r26, r24
    fcec:	cb 01       	movw	r24, r22
    fcee:	89 a3       	std	Y+33, r24	; 0x21
    fcf0:	9a a3       	std	Y+34, r25	; 0x22
    fcf2:	ab a3       	std	Y+35, r26	; 0x23
    fcf4:	bc a3       	std	Y+36, r27	; 0x24
		float k3_p_theta	= K3 + (temp_100 / 100.f);
    fcf6:	8a 81       	ldd	r24, Y+2	; 0x02
    fcf8:	9b 81       	ldd	r25, Y+3	; 0x03
    fcfa:	09 2e       	mov	r0, r25
    fcfc:	00 0c       	add	r0, r0
    fcfe:	aa 0b       	sbc	r26, r26
    fd00:	bb 0b       	sbc	r27, r27
    fd02:	bc 01       	movw	r22, r24
    fd04:	cd 01       	movw	r24, r26
    fd06:	0f 94 e9 25 	call	0x24bd2	; 0x24bd2 <__floatsisf>
    fd0a:	dc 01       	movw	r26, r24
    fd0c:	cb 01       	movw	r24, r22
    fd0e:	20 e0       	ldi	r18, 0x00	; 0
    fd10:	30 e0       	ldi	r19, 0x00	; 0
    fd12:	48 ec       	ldi	r20, 0xC8	; 200
    fd14:	52 e4       	ldi	r21, 0x42	; 66
    fd16:	bc 01       	movw	r22, r24
    fd18:	cd 01       	movw	r24, r26
    fd1a:	0f 94 14 25 	call	0x24a28	; 0x24a28 <__divsf3>
    fd1e:	dc 01       	movw	r26, r24
    fd20:	cb 01       	movw	r24, r22
    fd22:	2d 89       	ldd	r18, Y+21	; 0x15
    fd24:	3e 89       	ldd	r19, Y+22	; 0x16
    fd26:	4f 89       	ldd	r20, Y+23	; 0x17
    fd28:	58 8d       	ldd	r21, Y+24	; 0x18
    fd2a:	bc 01       	movw	r22, r24
    fd2c:	cd 01       	movw	r24, r26
    fd2e:	0f 94 a9 24 	call	0x24952	; 0x24952 <__addsf3>
    fd32:	dc 01       	movw	r26, r24
    fd34:	cb 01       	movw	r24, r22
    fd36:	8d a3       	std	Y+37, r24	; 0x25
    fd38:	9e a3       	std	Y+38, r25	; 0x26
    fd3a:	af a3       	std	Y+39, r26	; 0x27
    fd3c:	b8 a7       	std	Y+40, r27	; 0x28
		float term_z		= k2_m_theta / k3_p_theta + ln_phi;
    fd3e:	2d a1       	ldd	r18, Y+37	; 0x25
    fd40:	3e a1       	ldd	r19, Y+38	; 0x26
    fd42:	4f a1       	ldd	r20, Y+39	; 0x27
    fd44:	58 a5       	ldd	r21, Y+40	; 0x28
    fd46:	69 a1       	ldd	r22, Y+33	; 0x21
    fd48:	7a a1       	ldd	r23, Y+34	; 0x22
    fd4a:	8b a1       	ldd	r24, Y+35	; 0x23
    fd4c:	9c a1       	ldd	r25, Y+36	; 0x24
    fd4e:	0f 94 14 25 	call	0x24a28	; 0x24a28 <__divsf3>
    fd52:	dc 01       	movw	r26, r24
    fd54:	cb 01       	movw	r24, r22
    fd56:	2d 8d       	ldd	r18, Y+29	; 0x1d
    fd58:	3e 8d       	ldd	r19, Y+30	; 0x1e
    fd5a:	4f 8d       	ldd	r20, Y+31	; 0x1f
    fd5c:	58 a1       	ldd	r21, Y+32	; 0x20
    fd5e:	bc 01       	movw	r22, r24
    fd60:	cd 01       	movw	r24, r26
    fd62:	0f 94 a9 24 	call	0x24952	; 0x24952 <__addsf3>
    fd66:	dc 01       	movw	r26, r24
    fd68:	cb 01       	movw	r24, r22
    fd6a:	89 a7       	std	Y+41, r24	; 0x29
    fd6c:	9a a7       	std	Y+42, r25	; 0x2a
    fd6e:	ab a7       	std	Y+43, r26	; 0x2b
    fd70:	bc a7       	std	Y+44, r27	; 0x2c
		float term_n		= K2_m_K3    / k3_p_theta - ln_phi;
    fd72:	2d a1       	ldd	r18, Y+37	; 0x25
    fd74:	3e a1       	ldd	r19, Y+38	; 0x26
    fd76:	4f a1       	ldd	r20, Y+39	; 0x27
    fd78:	58 a5       	ldd	r21, Y+40	; 0x28
    fd7a:	69 8d       	ldd	r22, Y+25	; 0x19
    fd7c:	7a 8d       	ldd	r23, Y+26	; 0x1a
    fd7e:	8b 8d       	ldd	r24, Y+27	; 0x1b
    fd80:	9c 8d       	ldd	r25, Y+28	; 0x1c
    fd82:	0f 94 14 25 	call	0x24a28	; 0x24a28 <__divsf3>
    fd86:	dc 01       	movw	r26, r24
    fd88:	cb 01       	movw	r24, r22
    fd8a:	2d 8d       	ldd	r18, Y+29	; 0x1d
    fd8c:	3e 8d       	ldd	r19, Y+30	; 0x1e
    fd8e:	4f 8d       	ldd	r20, Y+31	; 0x1f
    fd90:	58 a1       	ldd	r21, Y+32	; 0x20
    fd92:	bc 01       	movw	r22, r24
    fd94:	cd 01       	movw	r24, r26
    fd96:	0f 94 a8 24 	call	0x24950	; 0x24950 <__subsf3>
    fd9a:	dc 01       	movw	r26, r24
    fd9c:	cb 01       	movw	r24, r22
    fd9e:	8d a7       	std	Y+45, r24	; 0x2d
    fda0:	9e a7       	std	Y+46, r25	; 0x2e
    fda2:	af a7       	std	Y+47, r26	; 0x2f
    fda4:	b8 ab       	std	Y+48, r27	; 0x30
		float tau_100		= 0.5f + ((100.f * K3) * term_z) / term_n;
    fda6:	20 e0       	ldi	r18, 0x00	; 0
    fda8:	30 e0       	ldi	r19, 0x00	; 0
    fdaa:	48 ec       	ldi	r20, 0xC8	; 200
    fdac:	52 e4       	ldi	r21, 0x42	; 66
    fdae:	6d 89       	ldd	r22, Y+21	; 0x15
    fdb0:	7e 89       	ldd	r23, Y+22	; 0x16
    fdb2:	8f 89       	ldd	r24, Y+23	; 0x17
    fdb4:	98 8d       	ldd	r25, Y+24	; 0x18
    fdb6:	0f 94 69 27 	call	0x24ed2	; 0x24ed2 <__mulsf3>
    fdba:	dc 01       	movw	r26, r24
    fdbc:	cb 01       	movw	r24, r22
    fdbe:	29 a5       	ldd	r18, Y+41	; 0x29
    fdc0:	3a a5       	ldd	r19, Y+42	; 0x2a
    fdc2:	4b a5       	ldd	r20, Y+43	; 0x2b
    fdc4:	5c a5       	ldd	r21, Y+44	; 0x2c
    fdc6:	bc 01       	movw	r22, r24
    fdc8:	cd 01       	movw	r24, r26
    fdca:	0f 94 69 27 	call	0x24ed2	; 0x24ed2 <__mulsf3>
    fdce:	dc 01       	movw	r26, r24
    fdd0:	cb 01       	movw	r24, r22
    fdd2:	2d a5       	ldd	r18, Y+45	; 0x2d
    fdd4:	3e a5       	ldd	r19, Y+46	; 0x2e
    fdd6:	4f a5       	ldd	r20, Y+47	; 0x2f
    fdd8:	58 a9       	ldd	r21, Y+48	; 0x30
    fdda:	bc 01       	movw	r22, r24
    fddc:	cd 01       	movw	r24, r26
    fdde:	0f 94 14 25 	call	0x24a28	; 0x24a28 <__divsf3>
    fde2:	dc 01       	movw	r26, r24
    fde4:	cb 01       	movw	r24, r22
    fde6:	20 e0       	ldi	r18, 0x00	; 0
    fde8:	30 e0       	ldi	r19, 0x00	; 0
    fdea:	40 e0       	ldi	r20, 0x00	; 0
    fdec:	5f e3       	ldi	r21, 0x3F	; 63
    fdee:	bc 01       	movw	r22, r24
    fdf0:	cd 01       	movw	r24, r26
    fdf2:	0f 94 a9 24 	call	0x24952	; 0x24952 <__addsf3>
    fdf6:	dc 01       	movw	r26, r24
    fdf8:	cb 01       	movw	r24, r22
    fdfa:	89 ab       	std	Y+49, r24	; 0x31
    fdfc:	9a ab       	std	Y+50, r25	; 0x32
    fdfe:	ab ab       	std	Y+51, r26	; 0x33
    fe00:	bc ab       	std	Y+52, r27	; 0x34

		/* Setting the global value */
		{
			irqflags_t flags = cpu_irq_save();
    fe02:	0e 94 b4 5c 	call	0xb968	; 0xb968 <cpu_irq_save>
    fe06:	8d ab       	std	Y+53, r24	; 0x35
			g_twi1_hygro_DP_100 = (int16_t)tau_100;
    fe08:	69 a9       	ldd	r22, Y+49	; 0x31
    fe0a:	7a a9       	ldd	r23, Y+50	; 0x32
    fe0c:	8b a9       	ldd	r24, Y+51	; 0x33
    fe0e:	9c a9       	ldd	r25, Y+52	; 0x34
    fe10:	0f 94 b6 25 	call	0x24b6c	; 0x24b6c <__fixsfsi>
    fe14:	dc 01       	movw	r26, r24
    fe16:	cb 01       	movw	r24, r22
    fe18:	80 93 e5 29 	sts	0x29E5, r24	; 0x8029e5 <g_twi1_hygro_DP_100>
    fe1c:	90 93 e6 29 	sts	0x29E6, r25	; 0x8029e6 <g_twi1_hygro_DP_100+0x1>
			cpu_irq_restore(flags);
    fe20:	8d a9       	ldd	r24, Y+53	; 0x35
    fe22:	0e 94 c4 5c 	call	0xb988	; 0xb988 <cpu_irq_restore>
		}
	}
}
    fe26:	00 00       	nop
    fe28:	e9 96       	adiw	r28, 0x39	; 57
    fe2a:	cd bf       	out	0x3d, r28	; 61
    fe2c:	de bf       	out	0x3e, r29	; 62
    fe2e:	df 91       	pop	r29
    fe30:	cf 91       	pop	r28
    fe32:	08 95       	ret

0000fe34 <task_twi1_gyro>:

static void task_twi1_gyro(uint32_t now)
{	// Calculations for the presentation layer
    fe34:	0f 93       	push	r16
    fe36:	1f 93       	push	r17
    fe38:	cf 93       	push	r28
    fe3a:	df 93       	push	r29
    fe3c:	cd b7       	in	r28, 0x3d	; 61
    fe3e:	de b7       	in	r29, 0x3e	; 62
    fe40:	c0 55       	subi	r28, 0x50	; 80
    fe42:	d1 09       	sbc	r29, r1
    fe44:	cd bf       	out	0x3d, r28	; 61
    fe46:	de bf       	out	0x3e, r29	; 62
    fe48:	9e 01       	movw	r18, r28
    fe4a:	23 5b       	subi	r18, 0xB3	; 179
    fe4c:	3f 4f       	sbci	r19, 0xFF	; 255
    fe4e:	f9 01       	movw	r30, r18
    fe50:	60 83       	st	Z, r22
    fe52:	71 83       	std	Z+1, r23	; 0x01
    fe54:	82 83       	std	Z+2, r24	; 0x02
    fe56:	93 83       	std	Z+3, r25	; 0x03
		int16_t l_twi1_gyro_1_accel_x, l_twi1_gyro_1_accel_y, l_twi1_gyro_1_accel_z;
		int16_t l_twi1_gyro_1_accel_factx, l_twi1_gyro_1_accel_facty, l_twi1_gyro_1_accel_factz;

		/* Getting the global values */
		{
			irqflags_t flags = cpu_irq_save();
    fe58:	0e 94 b4 5c 	call	0xb968	; 0xb968 <cpu_irq_save>
    fe5c:	89 83       	std	Y+1, r24	; 0x01
			l_twi1_gyro_1_accel_x					= g_twi1_gyro_1_accel_x;
    fe5e:	80 91 64 29 	lds	r24, 0x2964	; 0x802964 <g_twi1_gyro_1_accel_x>
    fe62:	90 91 65 29 	lds	r25, 0x2965	; 0x802965 <g_twi1_gyro_1_accel_x+0x1>
    fe66:	8a 83       	std	Y+2, r24	; 0x02
    fe68:	9b 83       	std	Y+3, r25	; 0x03
			l_twi1_gyro_1_accel_y					= g_twi1_gyro_1_accel_y;
    fe6a:	80 91 66 29 	lds	r24, 0x2966	; 0x802966 <g_twi1_gyro_1_accel_y>
    fe6e:	90 91 67 29 	lds	r25, 0x2967	; 0x802967 <g_twi1_gyro_1_accel_y+0x1>
    fe72:	8c 83       	std	Y+4, r24	; 0x04
    fe74:	9d 83       	std	Y+5, r25	; 0x05
			l_twi1_gyro_1_accel_z					= g_twi1_gyro_1_accel_z;
    fe76:	80 91 68 29 	lds	r24, 0x2968	; 0x802968 <g_twi1_gyro_1_accel_z>
    fe7a:	90 91 69 29 	lds	r25, 0x2969	; 0x802969 <g_twi1_gyro_1_accel_z+0x1>
    fe7e:	8e 83       	std	Y+6, r24	; 0x06
    fe80:	9f 83       	std	Y+7, r25	; 0x07

			l_twi1_gyro_1_accel_factx				= g_twi1_gyro_1_accel_factx;
    fe82:	80 91 70 29 	lds	r24, 0x2970	; 0x802970 <g_twi1_gyro_1_accel_factx>
    fe86:	90 91 71 29 	lds	r25, 0x2971	; 0x802971 <g_twi1_gyro_1_accel_factx+0x1>
    fe8a:	88 87       	std	Y+8, r24	; 0x08
    fe8c:	99 87       	std	Y+9, r25	; 0x09
			l_twi1_gyro_1_accel_facty				= g_twi1_gyro_1_accel_facty;
    fe8e:	80 91 72 29 	lds	r24, 0x2972	; 0x802972 <g_twi1_gyro_1_accel_facty>
    fe92:	90 91 73 29 	lds	r25, 0x2973	; 0x802973 <g_twi1_gyro_1_accel_facty+0x1>
    fe96:	8a 87       	std	Y+10, r24	; 0x0a
    fe98:	9b 87       	std	Y+11, r25	; 0x0b
			l_twi1_gyro_1_accel_factz				= g_twi1_gyro_1_accel_factz;
    fe9a:	80 91 74 29 	lds	r24, 0x2974	; 0x802974 <g_twi1_gyro_1_accel_factz>
    fe9e:	90 91 75 29 	lds	r25, 0x2975	; 0x802975 <g_twi1_gyro_1_accel_factz+0x1>
    fea2:	8c 87       	std	Y+12, r24	; 0x0c
    fea4:	9d 87       	std	Y+13, r25	; 0x0d
			cpu_irq_restore(flags);
    fea6:	89 81       	ldd	r24, Y+1	; 0x01
    fea8:	0e 94 c4 5c 	call	0xb988	; 0xb988 <cpu_irq_restore>
		}

		int16_t l_twi1_gyro_1_accel_x_mg	= calc_gyro1_accel_raw2mg(l_twi1_gyro_1_accel_x, l_twi1_gyro_1_accel_factx);
    feac:	28 85       	ldd	r18, Y+8	; 0x08
    feae:	39 85       	ldd	r19, Y+9	; 0x09
    feb0:	8a 81       	ldd	r24, Y+2	; 0x02
    feb2:	9b 81       	ldd	r25, Y+3	; 0x03
    feb4:	b9 01       	movw	r22, r18
    feb6:	0e 94 34 5f 	call	0xbe68	; 0xbe68 <calc_gyro1_accel_raw2mg>
    feba:	8e 87       	std	Y+14, r24	; 0x0e
    febc:	9f 87       	std	Y+15, r25	; 0x0f
		int16_t l_twi1_gyro_1_accel_y_mg	= calc_gyro1_accel_raw2mg(l_twi1_gyro_1_accel_y, l_twi1_gyro_1_accel_facty);
    febe:	2a 85       	ldd	r18, Y+10	; 0x0a
    fec0:	3b 85       	ldd	r19, Y+11	; 0x0b
    fec2:	8c 81       	ldd	r24, Y+4	; 0x04
    fec4:	9d 81       	ldd	r25, Y+5	; 0x05
    fec6:	b9 01       	movw	r22, r18
    fec8:	0e 94 34 5f 	call	0xbe68	; 0xbe68 <calc_gyro1_accel_raw2mg>
    fecc:	88 8b       	std	Y+16, r24	; 0x10
    fece:	99 8b       	std	Y+17, r25	; 0x11
		int16_t l_twi1_gyro_1_accel_z_mg	= calc_gyro1_accel_raw2mg(l_twi1_gyro_1_accel_z, l_twi1_gyro_1_accel_factz);
    fed0:	2c 85       	ldd	r18, Y+12	; 0x0c
    fed2:	3d 85       	ldd	r19, Y+13	; 0x0d
    fed4:	8e 81       	ldd	r24, Y+6	; 0x06
    fed6:	9f 81       	ldd	r25, Y+7	; 0x07
    fed8:	b9 01       	movw	r22, r18
    feda:	0e 94 34 5f 	call	0xbe68	; 0xbe68 <calc_gyro1_accel_raw2mg>
    fede:	8a 8b       	std	Y+18, r24	; 0x12
    fee0:	9b 8b       	std	Y+19, r25	; 0x13

		/* Setting the global values */
		{
			irqflags_t flags = cpu_irq_save();
    fee2:	0e 94 b4 5c 	call	0xb968	; 0xb968 <cpu_irq_save>
    fee6:	8c 8b       	std	Y+20, r24	; 0x14
			g_twi1_gyro_1_accel_x_mg				= l_twi1_gyro_1_accel_x_mg;
    fee8:	8e 85       	ldd	r24, Y+14	; 0x0e
    feea:	9f 85       	ldd	r25, Y+15	; 0x0f
    feec:	80 93 76 29 	sts	0x2976, r24	; 0x802976 <g_twi1_gyro_1_accel_x_mg>
    fef0:	90 93 77 29 	sts	0x2977, r25	; 0x802977 <g_twi1_gyro_1_accel_x_mg+0x1>
			g_twi1_gyro_1_accel_y_mg				= l_twi1_gyro_1_accel_y_mg;
    fef4:	88 89       	ldd	r24, Y+16	; 0x10
    fef6:	99 89       	ldd	r25, Y+17	; 0x11
    fef8:	80 93 78 29 	sts	0x2978, r24	; 0x802978 <g_twi1_gyro_1_accel_y_mg>
    fefc:	90 93 79 29 	sts	0x2979, r25	; 0x802979 <g_twi1_gyro_1_accel_y_mg+0x1>
			g_twi1_gyro_1_accel_z_mg				= l_twi1_gyro_1_accel_z_mg;
    ff00:	8a 89       	ldd	r24, Y+18	; 0x12
    ff02:	9b 89       	ldd	r25, Y+19	; 0x13
    ff04:	80 93 7a 29 	sts	0x297A, r24	; 0x80297a <g_twi1_gyro_1_accel_z_mg>
    ff08:	90 93 7b 29 	sts	0x297B, r25	; 0x80297b <g_twi1_gyro_1_accel_z_mg+0x1>
			cpu_irq_restore(flags);
    ff0c:	8c 89       	ldd	r24, Y+20	; 0x14
    ff0e:	0e 94 c4 5c 	call	0xb988	; 0xb988 <cpu_irq_restore>
	{
		int16_t l_twi1_gyro_1_gyro_x, l_twi1_gyro_1_gyro_y, l_twi1_gyro_1_gyro_z;

		/* Getting the global values */
		{
			irqflags_t flags = cpu_irq_save();
    ff12:	0e 94 b4 5c 	call	0xb968	; 0xb968 <cpu_irq_save>
    ff16:	8d 8b       	std	Y+21, r24	; 0x15
			l_twi1_gyro_1_gyro_x					= g_twi1_gyro_1_gyro_x;
    ff18:	80 91 7c 29 	lds	r24, 0x297C	; 0x80297c <g_twi1_gyro_1_gyro_x>
    ff1c:	90 91 7d 29 	lds	r25, 0x297D	; 0x80297d <g_twi1_gyro_1_gyro_x+0x1>
    ff20:	8e 8b       	std	Y+22, r24	; 0x16
    ff22:	9f 8b       	std	Y+23, r25	; 0x17
			l_twi1_gyro_1_gyro_y					= g_twi1_gyro_1_gyro_y;
    ff24:	80 91 7e 29 	lds	r24, 0x297E	; 0x80297e <g_twi1_gyro_1_gyro_y>
    ff28:	90 91 7f 29 	lds	r25, 0x297F	; 0x80297f <g_twi1_gyro_1_gyro_y+0x1>
    ff2c:	88 8f       	std	Y+24, r24	; 0x18
    ff2e:	99 8f       	std	Y+25, r25	; 0x19
			l_twi1_gyro_1_gyro_z					= g_twi1_gyro_1_gyro_z;
    ff30:	80 91 80 29 	lds	r24, 0x2980	; 0x802980 <g_twi1_gyro_1_gyro_z>
    ff34:	90 91 81 29 	lds	r25, 0x2981	; 0x802981 <g_twi1_gyro_1_gyro_z+0x1>
    ff38:	8a 8f       	std	Y+26, r24	; 0x1a
    ff3a:	9b 8f       	std	Y+27, r25	; 0x1b
			cpu_irq_restore(flags);
    ff3c:	8d 89       	ldd	r24, Y+21	; 0x15
    ff3e:	0e 94 c4 5c 	call	0xb988	; 0xb988 <cpu_irq_restore>
		}

		int32_t l_twi1_gyro_1_gyro_x_mdps	= calc_gyro1_gyro_raw2mdps(l_twi1_gyro_1_gyro_x);
    ff42:	8e 89       	ldd	r24, Y+22	; 0x16
    ff44:	9f 89       	ldd	r25, Y+23	; 0x17
    ff46:	0e 94 69 60 	call	0xc0d2	; 0xc0d2 <calc_gyro1_gyro_raw2mdps>
    ff4a:	dc 01       	movw	r26, r24
    ff4c:	cb 01       	movw	r24, r22
    ff4e:	8c 8f       	std	Y+28, r24	; 0x1c
    ff50:	9d 8f       	std	Y+29, r25	; 0x1d
    ff52:	ae 8f       	std	Y+30, r26	; 0x1e
    ff54:	bf 8f       	std	Y+31, r27	; 0x1f
		int32_t l_twi1_gyro_1_gyro_y_mdps	= calc_gyro1_gyro_raw2mdps(l_twi1_gyro_1_gyro_y);
    ff56:	88 8d       	ldd	r24, Y+24	; 0x18
    ff58:	99 8d       	ldd	r25, Y+25	; 0x19
    ff5a:	0e 94 69 60 	call	0xc0d2	; 0xc0d2 <calc_gyro1_gyro_raw2mdps>
    ff5e:	dc 01       	movw	r26, r24
    ff60:	cb 01       	movw	r24, r22
    ff62:	88 a3       	std	Y+32, r24	; 0x20
    ff64:	99 a3       	std	Y+33, r25	; 0x21
    ff66:	aa a3       	std	Y+34, r26	; 0x22
    ff68:	bb a3       	std	Y+35, r27	; 0x23
		int32_t l_twi1_gyro_1_gyro_z_mdps	= calc_gyro1_gyro_raw2mdps(l_twi1_gyro_1_gyro_z);
    ff6a:	8a 8d       	ldd	r24, Y+26	; 0x1a
    ff6c:	9b 8d       	ldd	r25, Y+27	; 0x1b
    ff6e:	0e 94 69 60 	call	0xc0d2	; 0xc0d2 <calc_gyro1_gyro_raw2mdps>
    ff72:	dc 01       	movw	r26, r24
    ff74:	cb 01       	movw	r24, r22
    ff76:	8c a3       	std	Y+36, r24	; 0x24
    ff78:	9d a3       	std	Y+37, r25	; 0x25
    ff7a:	ae a3       	std	Y+38, r26	; 0x26
    ff7c:	bf a3       	std	Y+39, r27	; 0x27

		/* Setting the global values */
		{
			irqflags_t flags = cpu_irq_save();
    ff7e:	0e 94 b4 5c 	call	0xb968	; 0xb968 <cpu_irq_save>
    ff82:	88 a7       	std	Y+40, r24	; 0x28
			g_twi1_gyro_1_gyro_x_mdps				= l_twi1_gyro_1_gyro_x_mdps;
    ff84:	8c 8d       	ldd	r24, Y+28	; 0x1c
    ff86:	9d 8d       	ldd	r25, Y+29	; 0x1d
    ff88:	ae 8d       	ldd	r26, Y+30	; 0x1e
    ff8a:	bf 8d       	ldd	r27, Y+31	; 0x1f
    ff8c:	80 93 88 29 	sts	0x2988, r24	; 0x802988 <g_twi1_gyro_1_gyro_x_mdps>
    ff90:	90 93 89 29 	sts	0x2989, r25	; 0x802989 <g_twi1_gyro_1_gyro_x_mdps+0x1>
    ff94:	a0 93 8a 29 	sts	0x298A, r26	; 0x80298a <g_twi1_gyro_1_gyro_x_mdps+0x2>
    ff98:	b0 93 8b 29 	sts	0x298B, r27	; 0x80298b <g_twi1_gyro_1_gyro_x_mdps+0x3>
			g_twi1_gyro_1_gyro_y_mdps				= l_twi1_gyro_1_gyro_y_mdps;
    ff9c:	88 a1       	ldd	r24, Y+32	; 0x20
    ff9e:	99 a1       	ldd	r25, Y+33	; 0x21
    ffa0:	aa a1       	ldd	r26, Y+34	; 0x22
    ffa2:	bb a1       	ldd	r27, Y+35	; 0x23
    ffa4:	80 93 8c 29 	sts	0x298C, r24	; 0x80298c <g_twi1_gyro_1_gyro_y_mdps>
    ffa8:	90 93 8d 29 	sts	0x298D, r25	; 0x80298d <g_twi1_gyro_1_gyro_y_mdps+0x1>
    ffac:	a0 93 8e 29 	sts	0x298E, r26	; 0x80298e <g_twi1_gyro_1_gyro_y_mdps+0x2>
    ffb0:	b0 93 8f 29 	sts	0x298F, r27	; 0x80298f <g_twi1_gyro_1_gyro_y_mdps+0x3>
			g_twi1_gyro_1_gyro_z_mdps				= l_twi1_gyro_1_gyro_z_mdps;
    ffb4:	8c a1       	ldd	r24, Y+36	; 0x24
    ffb6:	9d a1       	ldd	r25, Y+37	; 0x25
    ffb8:	ae a1       	ldd	r26, Y+38	; 0x26
    ffba:	bf a1       	ldd	r27, Y+39	; 0x27
    ffbc:	80 93 90 29 	sts	0x2990, r24	; 0x802990 <g_twi1_gyro_1_gyro_z_mdps>
    ffc0:	90 93 91 29 	sts	0x2991, r25	; 0x802991 <g_twi1_gyro_1_gyro_z_mdps+0x1>
    ffc4:	a0 93 92 29 	sts	0x2992, r26	; 0x802992 <g_twi1_gyro_1_gyro_z_mdps+0x2>
    ffc8:	b0 93 93 29 	sts	0x2993, r27	; 0x802993 <g_twi1_gyro_1_gyro_z_mdps+0x3>
			cpu_irq_restore(flags);
    ffcc:	88 a5       	ldd	r24, Y+40	; 0x28
    ffce:	0e 94 c4 5c 	call	0xb988	; 0xb988 <cpu_irq_restore>
		int16_t l_twi1_gyro_2_mag_factx, l_twi1_gyro_2_mag_facty, l_twi1_gyro_2_mag_factz;
		int16_t l_twi1_gyro_1_temp;

		/* Getting the global values */
		{
			irqflags_t flags = cpu_irq_save();
    ffd2:	0e 94 b4 5c 	call	0xb968	; 0xb968 <cpu_irq_save>
    ffd6:	89 a7       	std	Y+41, r24	; 0x29
			l_twi1_gyro_2_mag_x						= g_twi1_gyro_2_mag_x;
    ffd8:	80 91 a0 29 	lds	r24, 0x29A0	; 0x8029a0 <g_twi1_gyro_2_mag_x>
    ffdc:	90 91 a1 29 	lds	r25, 0x29A1	; 0x8029a1 <g_twi1_gyro_2_mag_x+0x1>
    ffe0:	8a a7       	std	Y+42, r24	; 0x2a
    ffe2:	9b a7       	std	Y+43, r25	; 0x2b
			l_twi1_gyro_2_mag_y						= g_twi1_gyro_2_mag_y;
    ffe4:	80 91 a2 29 	lds	r24, 0x29A2	; 0x8029a2 <g_twi1_gyro_2_mag_y>
    ffe8:	90 91 a3 29 	lds	r25, 0x29A3	; 0x8029a3 <g_twi1_gyro_2_mag_y+0x1>
    ffec:	8c a7       	std	Y+44, r24	; 0x2c
    ffee:	9d a7       	std	Y+45, r25	; 0x2d
			l_twi1_gyro_2_mag_z						= g_twi1_gyro_2_mag_z;
    fff0:	80 91 a4 29 	lds	r24, 0x29A4	; 0x8029a4 <g_twi1_gyro_2_mag_z>
    fff4:	90 91 a5 29 	lds	r25, 0x29A5	; 0x8029a5 <g_twi1_gyro_2_mag_z+0x1>
    fff8:	8e a7       	std	Y+46, r24	; 0x2e
    fffa:	9f a7       	std	Y+47, r25	; 0x2f

			l_twi1_gyro_2_asax						= g_twi1_gyro_2_asax;
    fffc:	80 91 97 29 	lds	r24, 0x2997	; 0x802997 <g_twi1_gyro_2_asax>
   10000:	08 2e       	mov	r0, r24
   10002:	00 0c       	add	r0, r0
   10004:	99 0b       	sbc	r25, r25
   10006:	88 ab       	std	Y+48, r24	; 0x30
   10008:	99 ab       	std	Y+49, r25	; 0x31
			l_twi1_gyro_2_asay						= g_twi1_gyro_2_asay;
   1000a:	80 91 98 29 	lds	r24, 0x2998	; 0x802998 <g_twi1_gyro_2_asay>
   1000e:	08 2e       	mov	r0, r24
   10010:	00 0c       	add	r0, r0
   10012:	99 0b       	sbc	r25, r25
   10014:	8a ab       	std	Y+50, r24	; 0x32
   10016:	9b ab       	std	Y+51, r25	; 0x33
			l_twi1_gyro_2_asaz						= g_twi1_gyro_2_asaz;
   10018:	80 91 99 29 	lds	r24, 0x2999	; 0x802999 <g_twi1_gyro_2_asaz>
   1001c:	08 2e       	mov	r0, r24
   1001e:	00 0c       	add	r0, r0
   10020:	99 0b       	sbc	r25, r25
   10022:	8c ab       	std	Y+52, r24	; 0x34
   10024:	9d ab       	std	Y+53, r25	; 0x35

			l_twi1_gyro_2_mag_factx					= g_twi1_gyro_2_mag_factx;
   10026:	80 91 a6 29 	lds	r24, 0x29A6	; 0x8029a6 <g_twi1_gyro_2_mag_factx>
   1002a:	90 91 a7 29 	lds	r25, 0x29A7	; 0x8029a7 <g_twi1_gyro_2_mag_factx+0x1>
   1002e:	8e ab       	std	Y+54, r24	; 0x36
   10030:	9f ab       	std	Y+55, r25	; 0x37
			l_twi1_gyro_2_mag_facty					= g_twi1_gyro_2_mag_facty;
   10032:	80 91 a8 29 	lds	r24, 0x29A8	; 0x8029a8 <g_twi1_gyro_2_mag_facty>
   10036:	90 91 a9 29 	lds	r25, 0x29A9	; 0x8029a9 <g_twi1_gyro_2_mag_facty+0x1>
   1003a:	88 af       	std	Y+56, r24	; 0x38
   1003c:	99 af       	std	Y+57, r25	; 0x39
			l_twi1_gyro_2_mag_factz					= g_twi1_gyro_2_mag_factz;
   1003e:	80 91 aa 29 	lds	r24, 0x29AA	; 0x8029aa <g_twi1_gyro_2_mag_factz>
   10042:	90 91 ab 29 	lds	r25, 0x29AB	; 0x8029ab <g_twi1_gyro_2_mag_factz+0x1>
   10046:	8a af       	std	Y+58, r24	; 0x3a
   10048:	9b af       	std	Y+59, r25	; 0x3b

			l_twi1_gyro_1_temp						= g_twi1_gyro_1_temp;
   1004a:	80 91 5c 29 	lds	r24, 0x295C	; 0x80295c <g_twi1_gyro_1_temp>
   1004e:	90 91 5d 29 	lds	r25, 0x295D	; 0x80295d <g_twi1_gyro_1_temp+0x1>
   10052:	8c af       	std	Y+60, r24	; 0x3c
   10054:	9d af       	std	Y+61, r25	; 0x3d
			cpu_irq_restore(flags);
   10056:	89 a5       	ldd	r24, Y+41	; 0x29
   10058:	0e 94 c4 5c 	call	0xb988	; 0xb988 <cpu_irq_restore>
		}

		int32_t l_twi1_gyro_2_mag_x_nT		= calc_gyro2_correct_mag_2_nT(l_twi1_gyro_2_mag_x, l_twi1_gyro_2_asax, l_twi1_gyro_2_mag_factx);
   1005c:	68 a9       	ldd	r22, Y+48	; 0x30
   1005e:	8e 01       	movw	r16, r28
   10060:	02 5c       	subi	r16, 0xC2	; 194
   10062:	1f 4f       	sbci	r17, 0xFF	; 255
   10064:	2e a9       	ldd	r18, Y+54	; 0x36
   10066:	3f a9       	ldd	r19, Y+55	; 0x37
   10068:	8a a5       	ldd	r24, Y+42	; 0x2a
   1006a:	9b a5       	ldd	r25, Y+43	; 0x2b
   1006c:	a9 01       	movw	r20, r18
   1006e:	0e 94 1e 61 	call	0xc23c	; 0xc23c <calc_gyro2_correct_mag_2_nT>
   10072:	dc 01       	movw	r26, r24
   10074:	cb 01       	movw	r24, r22
   10076:	f8 01       	movw	r30, r16
   10078:	80 83       	st	Z, r24
   1007a:	91 83       	std	Z+1, r25	; 0x01
   1007c:	a2 83       	std	Z+2, r26	; 0x02
   1007e:	b3 83       	std	Z+3, r27	; 0x03
		int32_t l_twi1_gyro_2_mag_y_nT		= calc_gyro2_correct_mag_2_nT(l_twi1_gyro_2_mag_y, l_twi1_gyro_2_asay, l_twi1_gyro_2_mag_facty);
   10080:	6a a9       	ldd	r22, Y+50	; 0x32
   10082:	8e 01       	movw	r16, r28
   10084:	0e 5b       	subi	r16, 0xBE	; 190
   10086:	1f 4f       	sbci	r17, 0xFF	; 255
   10088:	28 ad       	ldd	r18, Y+56	; 0x38
   1008a:	39 ad       	ldd	r19, Y+57	; 0x39
   1008c:	8c a5       	ldd	r24, Y+44	; 0x2c
   1008e:	9d a5       	ldd	r25, Y+45	; 0x2d
   10090:	a9 01       	movw	r20, r18
   10092:	0e 94 1e 61 	call	0xc23c	; 0xc23c <calc_gyro2_correct_mag_2_nT>
   10096:	dc 01       	movw	r26, r24
   10098:	cb 01       	movw	r24, r22
   1009a:	f8 01       	movw	r30, r16
   1009c:	80 83       	st	Z, r24
   1009e:	91 83       	std	Z+1, r25	; 0x01
   100a0:	a2 83       	std	Z+2, r26	; 0x02
   100a2:	b3 83       	std	Z+3, r27	; 0x03
		int32_t l_twi1_gyro_2_mag_z_nT		= calc_gyro2_correct_mag_2_nT(l_twi1_gyro_2_mag_z, l_twi1_gyro_2_asaz, l_twi1_gyro_2_mag_factz);
   100a4:	6c a9       	ldd	r22, Y+52	; 0x34
   100a6:	8e 01       	movw	r16, r28
   100a8:	0a 5b       	subi	r16, 0xBA	; 186
   100aa:	1f 4f       	sbci	r17, 0xFF	; 255
   100ac:	2a ad       	ldd	r18, Y+58	; 0x3a
   100ae:	3b ad       	ldd	r19, Y+59	; 0x3b
   100b0:	8e a5       	ldd	r24, Y+46	; 0x2e
   100b2:	9f a5       	ldd	r25, Y+47	; 0x2f
   100b4:	a9 01       	movw	r20, r18
   100b6:	0e 94 1e 61 	call	0xc23c	; 0xc23c <calc_gyro2_correct_mag_2_nT>
   100ba:	dc 01       	movw	r26, r24
   100bc:	cb 01       	movw	r24, r22
   100be:	f8 01       	movw	r30, r16
   100c0:	80 83       	st	Z, r24
   100c2:	91 83       	std	Z+1, r25	; 0x01
   100c4:	a2 83       	std	Z+2, r26	; 0x02
   100c6:	b3 83       	std	Z+3, r27	; 0x03
		int16_t	l_twi1_gyro_1_temp_deg_100	= calc_gyro1_temp_raw2C100(l_twi1_gyro_1_temp);
   100c8:	8e 01       	movw	r16, r28
   100ca:	06 5b       	subi	r16, 0xB6	; 182
   100cc:	1f 4f       	sbci	r17, 0xFF	; 255
   100ce:	8c ad       	ldd	r24, Y+60	; 0x3c
   100d0:	9d ad       	ldd	r25, Y+61	; 0x3d
   100d2:	0e 94 e4 60 	call	0xc1c8	; 0xc1c8 <calc_gyro1_temp_raw2C100>
   100d6:	f8 01       	movw	r30, r16
   100d8:	80 83       	st	Z, r24
   100da:	91 83       	std	Z+1, r25	; 0x01

		/* Setting the global values */
		{
			irqflags_t flags = cpu_irq_save();
   100dc:	8e 01       	movw	r16, r28
   100de:	04 5b       	subi	r16, 0xB4	; 180
   100e0:	1f 4f       	sbci	r17, 0xFF	; 255
   100e2:	0e 94 b4 5c 	call	0xb968	; 0xb968 <cpu_irq_save>
   100e6:	f8 01       	movw	r30, r16
   100e8:	80 83       	st	Z, r24
			g_twi1_gyro_2_mag_x_nT					= l_twi1_gyro_2_mag_x_nT;
   100ea:	ce 01       	movw	r24, r28
   100ec:	ce 96       	adiw	r24, 0x3e	; 62
   100ee:	fc 01       	movw	r30, r24
   100f0:	80 81       	ld	r24, Z
   100f2:	91 81       	ldd	r25, Z+1	; 0x01
   100f4:	a2 81       	ldd	r26, Z+2	; 0x02
   100f6:	b3 81       	ldd	r27, Z+3	; 0x03
   100f8:	80 93 ac 29 	sts	0x29AC, r24	; 0x8029ac <g_twi1_gyro_2_mag_x_nT>
   100fc:	90 93 ad 29 	sts	0x29AD, r25	; 0x8029ad <g_twi1_gyro_2_mag_x_nT+0x1>
   10100:	a0 93 ae 29 	sts	0x29AE, r26	; 0x8029ae <g_twi1_gyro_2_mag_x_nT+0x2>
   10104:	b0 93 af 29 	sts	0x29AF, r27	; 0x8029af <g_twi1_gyro_2_mag_x_nT+0x3>
			g_twi1_gyro_2_mag_y_nT					= l_twi1_gyro_2_mag_y_nT;
   10108:	ce 01       	movw	r24, r28
   1010a:	8e 5b       	subi	r24, 0xBE	; 190
   1010c:	9f 4f       	sbci	r25, 0xFF	; 255
   1010e:	fc 01       	movw	r30, r24
   10110:	80 81       	ld	r24, Z
   10112:	91 81       	ldd	r25, Z+1	; 0x01
   10114:	a2 81       	ldd	r26, Z+2	; 0x02
   10116:	b3 81       	ldd	r27, Z+3	; 0x03
   10118:	80 93 b0 29 	sts	0x29B0, r24	; 0x8029b0 <g_twi1_gyro_2_mag_y_nT>
   1011c:	90 93 b1 29 	sts	0x29B1, r25	; 0x8029b1 <g_twi1_gyro_2_mag_y_nT+0x1>
   10120:	a0 93 b2 29 	sts	0x29B2, r26	; 0x8029b2 <g_twi1_gyro_2_mag_y_nT+0x2>
   10124:	b0 93 b3 29 	sts	0x29B3, r27	; 0x8029b3 <g_twi1_gyro_2_mag_y_nT+0x3>
			g_twi1_gyro_2_mag_z_nT					= l_twi1_gyro_2_mag_z_nT;
   10128:	ce 01       	movw	r24, r28
   1012a:	8a 5b       	subi	r24, 0xBA	; 186
   1012c:	9f 4f       	sbci	r25, 0xFF	; 255
   1012e:	fc 01       	movw	r30, r24
   10130:	80 81       	ld	r24, Z
   10132:	91 81       	ldd	r25, Z+1	; 0x01
   10134:	a2 81       	ldd	r26, Z+2	; 0x02
   10136:	b3 81       	ldd	r27, Z+3	; 0x03
   10138:	80 93 b4 29 	sts	0x29B4, r24	; 0x8029b4 <g_twi1_gyro_2_mag_z_nT>
   1013c:	90 93 b5 29 	sts	0x29B5, r25	; 0x8029b5 <g_twi1_gyro_2_mag_z_nT+0x1>
   10140:	a0 93 b6 29 	sts	0x29B6, r26	; 0x8029b6 <g_twi1_gyro_2_mag_z_nT+0x2>
   10144:	b0 93 b7 29 	sts	0x29B7, r27	; 0x8029b7 <g_twi1_gyro_2_mag_z_nT+0x3>
			g_twi1_gyro_1_temp_deg_100				= l_twi1_gyro_1_temp_deg_100;
   10148:	ce 01       	movw	r24, r28
   1014a:	86 5b       	subi	r24, 0xB6	; 182
   1014c:	9f 4f       	sbci	r25, 0xFF	; 255
   1014e:	fc 01       	movw	r30, r24
   10150:	80 81       	ld	r24, Z
   10152:	91 81       	ldd	r25, Z+1	; 0x01
   10154:	80 93 62 29 	sts	0x2962, r24	; 0x802962 <g_twi1_gyro_1_temp_deg_100>
   10158:	90 93 63 29 	sts	0x2963, r25	; 0x802963 <g_twi1_gyro_1_temp_deg_100+0x1>
			cpu_irq_restore(flags);
   1015c:	ce 01       	movw	r24, r28
   1015e:	84 5b       	subi	r24, 0xB4	; 180
   10160:	9f 4f       	sbci	r25, 0xFF	; 255
   10162:	fc 01       	movw	r30, r24
   10164:	80 81       	ld	r24, Z
   10166:	0e 94 c4 5c 	call	0xb988	; 0xb988 <cpu_irq_restore>
		}
	}
}
   1016a:	00 00       	nop
   1016c:	c0 5b       	subi	r28, 0xB0	; 176
   1016e:	df 4f       	sbci	r29, 0xFF	; 255
   10170:	cd bf       	out	0x3d, r28	; 61
   10172:	de bf       	out	0x3e, r29	; 62
   10174:	df 91       	pop	r29
   10176:	cf 91       	pop	r28
   10178:	1f 91       	pop	r17
   1017a:	0f 91       	pop	r16
   1017c:	08 95       	ret

0001017e <task_twi1_baro>:

static void task_twi1_baro(uint32_t now)
{	// Calculations for the presentation layer
   1017e:	2f 92       	push	r2
   10180:	3f 92       	push	r3
   10182:	4f 92       	push	r4
   10184:	5f 92       	push	r5
   10186:	6f 92       	push	r6
   10188:	7f 92       	push	r7
   1018a:	8f 92       	push	r8
   1018c:	9f 92       	push	r9
   1018e:	af 92       	push	r10
   10190:	bf 92       	push	r11
   10192:	cf 92       	push	r12
   10194:	df 92       	push	r13
   10196:	ef 92       	push	r14
   10198:	ff 92       	push	r15
   1019a:	0f 93       	push	r16
   1019c:	1f 93       	push	r17
   1019e:	cf 93       	push	r28
   101a0:	df 93       	push	r29
   101a2:	cd b7       	in	r28, 0x3d	; 61
   101a4:	de b7       	in	r29, 0x3e	; 62
   101a6:	ce 59       	subi	r28, 0x9E	; 158
   101a8:	d1 09       	sbc	r29, r1
   101aa:	cd bf       	out	0x3d, r28	; 61
   101ac:	de bf       	out	0x3e, r29	; 62
   101ae:	9e 01       	movw	r18, r28
   101b0:	25 5a       	subi	r18, 0xA5	; 165
   101b2:	3f 4f       	sbci	r19, 0xFF	; 255
   101b4:	f9 01       	movw	r30, r18
   101b6:	60 83       	st	Z, r22
   101b8:	71 83       	std	Z+1, r23	; 0x01
   101ba:	82 83       	std	Z+2, r24	; 0x02
   101bc:	93 83       	std	Z+3, r25	; 0x03
	uint32_t		l_twi1_baro_d1, l_twi1_baro_d2;
	int32_t			l_p_h;

	/* Getting the global values */
	{
		irqflags_t flags = cpu_irq_save();
   101be:	0e 94 b4 5c 	call	0xb968	; 0xb968 <cpu_irq_save>
   101c2:	8d 8f       	std	Y+29, r24	; 0x1d
		l_twi1_baro_d1								= g_twi1_baro_d1;
   101c4:	80 91 cb 29 	lds	r24, 0x29CB	; 0x8029cb <g_twi1_baro_d1>
   101c8:	90 91 cc 29 	lds	r25, 0x29CC	; 0x8029cc <g_twi1_baro_d1+0x1>
   101cc:	a0 91 cd 29 	lds	r26, 0x29CD	; 0x8029cd <g_twi1_baro_d1+0x2>
   101d0:	b0 91 ce 29 	lds	r27, 0x29CE	; 0x8029ce <g_twi1_baro_d1+0x3>
   101d4:	8e 8f       	std	Y+30, r24	; 0x1e
   101d6:	9f 8f       	std	Y+31, r25	; 0x1f
   101d8:	a8 a3       	std	Y+32, r26	; 0x20
   101da:	b9 a3       	std	Y+33, r27	; 0x21
		l_twi1_baro_d2								= g_twi1_baro_d2;
   101dc:	80 91 cf 29 	lds	r24, 0x29CF	; 0x8029cf <g_twi1_baro_d2>
   101e0:	90 91 d0 29 	lds	r25, 0x29D0	; 0x8029d0 <g_twi1_baro_d2+0x1>
   101e4:	a0 91 d1 29 	lds	r26, 0x29D1	; 0x8029d1 <g_twi1_baro_d2+0x2>
   101e8:	b0 91 d2 29 	lds	r27, 0x29D2	; 0x8029d2 <g_twi1_baro_d2+0x3>
   101ec:	8a a3       	std	Y+34, r24	; 0x22
   101ee:	9b a3       	std	Y+35, r25	; 0x23
   101f0:	ac a3       	std	Y+36, r26	; 0x24
   101f2:	bd a3       	std	Y+37, r27	; 0x25
		cpu_irq_restore(flags);
   101f4:	8d 8d       	ldd	r24, Y+29	; 0x1d
   101f6:	0e 94 c4 5c 	call	0xb988	; 0xb988 <cpu_irq_restore>
	}

	/* Calculate and present Baro and Temp values when a different measurement has arrived */
	if ((l_twi1_baro_d1 != s_twi1_baro_d1) || (l_twi1_baro_d2 != s_twi1_baro_d2)) {
   101fa:	20 91 5e 24 	lds	r18, 0x245E	; 0x80245e <s_twi1_baro_d1.8302>
   101fe:	30 91 5f 24 	lds	r19, 0x245F	; 0x80245f <s_twi1_baro_d1.8302+0x1>
   10202:	40 91 60 24 	lds	r20, 0x2460	; 0x802460 <s_twi1_baro_d1.8302+0x2>
   10206:	50 91 61 24 	lds	r21, 0x2461	; 0x802461 <s_twi1_baro_d1.8302+0x3>
   1020a:	8e 8d       	ldd	r24, Y+30	; 0x1e
   1020c:	9f 8d       	ldd	r25, Y+31	; 0x1f
   1020e:	a8 a1       	ldd	r26, Y+32	; 0x20
   10210:	b9 a1       	ldd	r27, Y+33	; 0x21
   10212:	82 17       	cp	r24, r18
   10214:	93 07       	cpc	r25, r19
   10216:	a4 07       	cpc	r26, r20
   10218:	b5 07       	cpc	r27, r21
   1021a:	91 f4       	brne	.+36     	; 0x10240 <task_twi1_baro+0xc2>
   1021c:	20 91 62 24 	lds	r18, 0x2462	; 0x802462 <s_twi1_baro_d2.8303>
   10220:	30 91 63 24 	lds	r19, 0x2463	; 0x802463 <s_twi1_baro_d2.8303+0x1>
   10224:	40 91 64 24 	lds	r20, 0x2464	; 0x802464 <s_twi1_baro_d2.8303+0x2>
   10228:	50 91 65 24 	lds	r21, 0x2465	; 0x802465 <s_twi1_baro_d2.8303+0x3>
   1022c:	8a a1       	ldd	r24, Y+34	; 0x22
   1022e:	9b a1       	ldd	r25, Y+35	; 0x23
   10230:	ac a1       	ldd	r26, Y+36	; 0x24
   10232:	bd a1       	ldd	r27, Y+37	; 0x25
   10234:	82 17       	cp	r24, r18
   10236:	93 07       	cpc	r25, r19
   10238:	a4 07       	cpc	r26, r20
   1023a:	b5 07       	cpc	r27, r21
   1023c:	09 f4       	brne	.+2      	; 0x10240 <task_twi1_baro+0xc2>
   1023e:	1c c6       	rjmp	.+3128   	; 0x10e78 <task_twi1_baro+0xcfa>
		int32_t dT = (int32_t)l_twi1_baro_d2 - ((int32_t)g_twi1_baro_c[5] << 8);
   10240:	2a a1       	ldd	r18, Y+34	; 0x22
   10242:	3b a1       	ldd	r19, Y+35	; 0x23
   10244:	4c a1       	ldd	r20, Y+36	; 0x24
   10246:	5d a1       	ldd	r21, Y+37	; 0x25
   10248:	80 91 c5 29 	lds	r24, 0x29C5	; 0x8029c5 <g_twi1_baro_c+0xa>
   1024c:	90 91 c6 29 	lds	r25, 0x29C6	; 0x8029c6 <g_twi1_baro_c+0xb>
   10250:	cc 01       	movw	r24, r24
   10252:	a0 e0       	ldi	r26, 0x00	; 0
   10254:	b0 e0       	ldi	r27, 0x00	; 0
   10256:	ba 2f       	mov	r27, r26
   10258:	a9 2f       	mov	r26, r25
   1025a:	98 2f       	mov	r25, r24
   1025c:	88 27       	eor	r24, r24
   1025e:	79 01       	movw	r14, r18
   10260:	8a 01       	movw	r16, r20
   10262:	e8 1a       	sub	r14, r24
   10264:	f9 0a       	sbc	r15, r25
   10266:	0a 0b       	sbc	r16, r26
   10268:	1b 0b       	sbc	r17, r27
   1026a:	d8 01       	movw	r26, r16
   1026c:	c7 01       	movw	r24, r14
   1026e:	8e a3       	std	Y+38, r24	; 0x26
   10270:	9f a3       	std	Y+39, r25	; 0x27
   10272:	a8 a7       	std	Y+40, r26	; 0x28
   10274:	b9 a7       	std	Y+41, r27	; 0x29
		int32_t temp_p20 = (int32_t)(((int64_t)dT * g_twi1_baro_c[6]) >> 23);
   10276:	8e a1       	ldd	r24, Y+38	; 0x26
   10278:	9f a1       	ldd	r25, Y+39	; 0x27
   1027a:	a8 a5       	ldd	r26, Y+40	; 0x28
   1027c:	b9 a5       	ldd	r27, Y+41	; 0x29
   1027e:	1c 01       	movw	r2, r24
   10280:	2d 01       	movw	r4, r26
   10282:	bb 0f       	add	r27, r27
   10284:	88 0b       	sbc	r24, r24
   10286:	98 2f       	mov	r25, r24
   10288:	dc 01       	movw	r26, r24
   1028a:	68 2e       	mov	r6, r24
   1028c:	78 2e       	mov	r7, r24
   1028e:	88 2e       	mov	r8, r24
   10290:	98 2e       	mov	r9, r24
   10292:	80 91 c7 29 	lds	r24, 0x29C7	; 0x8029c7 <g_twi1_baro_c+0xc>
   10296:	90 91 c8 29 	lds	r25, 0x29C8	; 0x8029c8 <g_twi1_baro_c+0xd>
   1029a:	9c 01       	movw	r18, r24
   1029c:	40 e0       	ldi	r20, 0x00	; 0
   1029e:	50 e0       	ldi	r21, 0x00	; 0
   102a0:	60 e0       	ldi	r22, 0x00	; 0
   102a2:	70 e0       	ldi	r23, 0x00	; 0
   102a4:	cb 01       	movw	r24, r22
   102a6:	a2 2e       	mov	r10, r18
   102a8:	b3 2e       	mov	r11, r19
   102aa:	c4 2e       	mov	r12, r20
   102ac:	d5 2e       	mov	r13, r21
   102ae:	e6 2e       	mov	r14, r22
   102b0:	f7 2e       	mov	r15, r23
   102b2:	08 2f       	mov	r16, r24
   102b4:	19 2f       	mov	r17, r25
   102b6:	22 2d       	mov	r18, r2
   102b8:	33 2d       	mov	r19, r3
   102ba:	44 2d       	mov	r20, r4
   102bc:	55 2d       	mov	r21, r5
   102be:	66 2d       	mov	r22, r6
   102c0:	77 2d       	mov	r23, r7
   102c2:	88 2d       	mov	r24, r8
   102c4:	99 2d       	mov	r25, r9
   102c6:	0f 94 65 2d 	call	0x25aca	; 0x25aca <__muldi3>
   102ca:	22 2e       	mov	r2, r18
   102cc:	33 2e       	mov	r3, r19
   102ce:	44 2e       	mov	r4, r20
   102d0:	55 2e       	mov	r5, r21
   102d2:	66 2e       	mov	r6, r22
   102d4:	77 2e       	mov	r7, r23
   102d6:	88 2e       	mov	r8, r24
   102d8:	99 2e       	mov	r9, r25
   102da:	a2 2c       	mov	r10, r2
   102dc:	b3 2c       	mov	r11, r3
   102de:	c4 2c       	mov	r12, r4
   102e0:	d5 2c       	mov	r13, r5
   102e2:	e6 2c       	mov	r14, r6
   102e4:	f7 2c       	mov	r15, r7
   102e6:	08 2d       	mov	r16, r8
   102e8:	19 2d       	mov	r17, r9
   102ea:	2a 2d       	mov	r18, r10
   102ec:	3b 2d       	mov	r19, r11
   102ee:	4c 2d       	mov	r20, r12
   102f0:	5d 2d       	mov	r21, r13
   102f2:	6e 2d       	mov	r22, r14
   102f4:	7f 2d       	mov	r23, r15
   102f6:	80 2f       	mov	r24, r16
   102f8:	91 2f       	mov	r25, r17
   102fa:	07 e1       	ldi	r16, 0x17	; 23
   102fc:	0f 94 99 2e 	call	0x25d32	; 0x25d32 <__ashrdi3>
   10300:	a2 2e       	mov	r10, r18
   10302:	b3 2e       	mov	r11, r19
   10304:	c4 2e       	mov	r12, r20
   10306:	d5 2e       	mov	r13, r21
   10308:	e6 2e       	mov	r14, r22
   1030a:	f7 2e       	mov	r15, r23
   1030c:	08 2f       	mov	r16, r24
   1030e:	19 2f       	mov	r17, r25
   10310:	aa a6       	std	Y+42, r10	; 0x2a
   10312:	bb a6       	std	Y+43, r11	; 0x2b
   10314:	cc a6       	std	Y+44, r12	; 0x2c
   10316:	dd a6       	std	Y+45, r13	; 0x2d
		int32_t temp = temp_p20 + 2000L;
   10318:	8a a5       	ldd	r24, Y+42	; 0x2a
   1031a:	9b a5       	ldd	r25, Y+43	; 0x2b
   1031c:	ac a5       	ldd	r26, Y+44	; 0x2c
   1031e:	bd a5       	ldd	r27, Y+45	; 0x2d
   10320:	80 53       	subi	r24, 0x30	; 48
   10322:	98 4f       	sbci	r25, 0xF8	; 248
   10324:	af 4f       	sbci	r26, 0xFF	; 255
   10326:	bf 4f       	sbci	r27, 0xFF	; 255
   10328:	89 83       	std	Y+1, r24	; 0x01
   1032a:	9a 83       	std	Y+2, r25	; 0x02
   1032c:	ab 83       	std	Y+3, r26	; 0x03
   1032e:	bc 83       	std	Y+4, r27	; 0x04
		int64_t off  = ((int64_t)g_twi1_baro_c[2] << 17) + (((int64_t)g_twi1_baro_c[4] * dT) >> 6);
   10330:	80 91 bf 29 	lds	r24, 0x29BF	; 0x8029bf <g_twi1_baro_c+0x4>
   10334:	90 91 c0 29 	lds	r25, 0x29C0	; 0x8029c0 <g_twi1_baro_c+0x5>
   10338:	5c 01       	movw	r10, r24
   1033a:	c1 2c       	mov	r12, r1
   1033c:	d1 2c       	mov	r13, r1
   1033e:	e1 2c       	mov	r14, r1
   10340:	f1 2c       	mov	r15, r1
   10342:	87 01       	movw	r16, r14
   10344:	2a 2d       	mov	r18, r10
   10346:	3b 2d       	mov	r19, r11
   10348:	4c 2d       	mov	r20, r12
   1034a:	5d 2d       	mov	r21, r13
   1034c:	6e 2d       	mov	r22, r14
   1034e:	7f 2d       	mov	r23, r15
   10350:	80 2f       	mov	r24, r16
   10352:	91 2f       	mov	r25, r17
   10354:	01 e1       	ldi	r16, 0x11	; 17
   10356:	0f 94 80 2e 	call	0x25d00	; 0x25d00 <__ashldi3>
   1035a:	a0 96       	adiw	r28, 0x20	; 32
   1035c:	2f af       	std	Y+63, r18	; 0x3f
   1035e:	a0 97       	sbiw	r28, 0x20	; 32
   10360:	a1 96       	adiw	r28, 0x21	; 33
   10362:	3f af       	std	Y+63, r19	; 0x3f
   10364:	a1 97       	sbiw	r28, 0x21	; 33
   10366:	a2 96       	adiw	r28, 0x22	; 34
   10368:	4f af       	std	Y+63, r20	; 0x3f
   1036a:	a2 97       	sbiw	r28, 0x22	; 34
   1036c:	a3 96       	adiw	r28, 0x23	; 35
   1036e:	5f af       	std	Y+63, r21	; 0x3f
   10370:	a3 97       	sbiw	r28, 0x23	; 35
   10372:	a4 96       	adiw	r28, 0x24	; 36
   10374:	6f af       	std	Y+63, r22	; 0x3f
   10376:	a4 97       	sbiw	r28, 0x24	; 36
   10378:	a5 96       	adiw	r28, 0x25	; 37
   1037a:	7f af       	std	Y+63, r23	; 0x3f
   1037c:	a5 97       	sbiw	r28, 0x25	; 37
   1037e:	a6 96       	adiw	r28, 0x26	; 38
   10380:	8f af       	std	Y+63, r24	; 0x3f
   10382:	a6 97       	sbiw	r28, 0x26	; 38
   10384:	a7 96       	adiw	r28, 0x27	; 39
   10386:	9f af       	std	Y+63, r25	; 0x3f
   10388:	a7 97       	sbiw	r28, 0x27	; 39
   1038a:	80 91 c3 29 	lds	r24, 0x29C3	; 0x8029c3 <g_twi1_baro_c+0x8>
   1038e:	90 91 c4 29 	lds	r25, 0x29C4	; 0x8029c4 <g_twi1_baro_c+0x9>
   10392:	1c 01       	movw	r2, r24
   10394:	41 2c       	mov	r4, r1
   10396:	51 2c       	mov	r5, r1
   10398:	61 2c       	mov	r6, r1
   1039a:	71 2c       	mov	r7, r1
   1039c:	43 01       	movw	r8, r6
   1039e:	8e a1       	ldd	r24, Y+38	; 0x26
   103a0:	9f a1       	ldd	r25, Y+39	; 0x27
   103a2:	a8 a5       	ldd	r26, Y+40	; 0x28
   103a4:	b9 a5       	ldd	r27, Y+41	; 0x29
   103a6:	ab 96       	adiw	r28, 0x2b	; 43
   103a8:	8c af       	std	Y+60, r24	; 0x3c
   103aa:	9d af       	std	Y+61, r25	; 0x3d
   103ac:	ae af       	std	Y+62, r26	; 0x3e
   103ae:	bf af       	std	Y+63, r27	; 0x3f
   103b0:	ab 97       	sbiw	r28, 0x2b	; 43
   103b2:	bb 0f       	add	r27, r27
   103b4:	88 0b       	sbc	r24, r24
   103b6:	98 2f       	mov	r25, r24
   103b8:	dc 01       	movw	r26, r24
   103ba:	ac 96       	adiw	r28, 0x2c	; 44
   103bc:	8f af       	std	Y+63, r24	; 0x3f
   103be:	ac 97       	sbiw	r28, 0x2c	; 44
   103c0:	ad 96       	adiw	r28, 0x2d	; 45
   103c2:	8f af       	std	Y+63, r24	; 0x3f
   103c4:	ad 97       	sbiw	r28, 0x2d	; 45
   103c6:	ae 96       	adiw	r28, 0x2e	; 46
   103c8:	8f af       	std	Y+63, r24	; 0x3f
   103ca:	ae 97       	sbiw	r28, 0x2e	; 46
   103cc:	af 96       	adiw	r28, 0x2f	; 47
   103ce:	8f af       	std	Y+63, r24	; 0x3f
   103d0:	af 97       	sbiw	r28, 0x2f	; 47
   103d2:	a8 96       	adiw	r28, 0x28	; 40
   103d4:	af ac       	ldd	r10, Y+63	; 0x3f
   103d6:	a8 97       	sbiw	r28, 0x28	; 40
   103d8:	a9 96       	adiw	r28, 0x29	; 41
   103da:	bf ac       	ldd	r11, Y+63	; 0x3f
   103dc:	a9 97       	sbiw	r28, 0x29	; 41
   103de:	aa 96       	adiw	r28, 0x2a	; 42
   103e0:	cf ac       	ldd	r12, Y+63	; 0x3f
   103e2:	aa 97       	sbiw	r28, 0x2a	; 42
   103e4:	ab 96       	adiw	r28, 0x2b	; 43
   103e6:	df ac       	ldd	r13, Y+63	; 0x3f
   103e8:	ab 97       	sbiw	r28, 0x2b	; 43
   103ea:	ac 96       	adiw	r28, 0x2c	; 44
   103ec:	ef ac       	ldd	r14, Y+63	; 0x3f
   103ee:	ac 97       	sbiw	r28, 0x2c	; 44
   103f0:	ad 96       	adiw	r28, 0x2d	; 45
   103f2:	ff ac       	ldd	r15, Y+63	; 0x3f
   103f4:	ad 97       	sbiw	r28, 0x2d	; 45
   103f6:	ae 96       	adiw	r28, 0x2e	; 46
   103f8:	0f ad       	ldd	r16, Y+63	; 0x3f
   103fa:	ae 97       	sbiw	r28, 0x2e	; 46
   103fc:	af 96       	adiw	r28, 0x2f	; 47
   103fe:	1f ad       	ldd	r17, Y+63	; 0x3f
   10400:	af 97       	sbiw	r28, 0x2f	; 47
   10402:	22 2d       	mov	r18, r2
   10404:	33 2d       	mov	r19, r3
   10406:	44 2d       	mov	r20, r4
   10408:	55 2d       	mov	r21, r5
   1040a:	66 2d       	mov	r22, r6
   1040c:	77 2d       	mov	r23, r7
   1040e:	88 2d       	mov	r24, r8
   10410:	99 2d       	mov	r25, r9
   10412:	0f 94 65 2d 	call	0x25aca	; 0x25aca <__muldi3>
   10416:	22 2e       	mov	r2, r18
   10418:	33 2e       	mov	r3, r19
   1041a:	44 2e       	mov	r4, r20
   1041c:	55 2e       	mov	r5, r21
   1041e:	66 2e       	mov	r6, r22
   10420:	77 2e       	mov	r7, r23
   10422:	88 2e       	mov	r8, r24
   10424:	99 2e       	mov	r9, r25
   10426:	a2 2c       	mov	r10, r2
   10428:	b3 2c       	mov	r11, r3
   1042a:	c4 2c       	mov	r12, r4
   1042c:	d5 2c       	mov	r13, r5
   1042e:	e6 2c       	mov	r14, r6
   10430:	f7 2c       	mov	r15, r7
   10432:	08 2d       	mov	r16, r8
   10434:	19 2d       	mov	r17, r9
   10436:	2a 2d       	mov	r18, r10
   10438:	3b 2d       	mov	r19, r11
   1043a:	4c 2d       	mov	r20, r12
   1043c:	5d 2d       	mov	r21, r13
   1043e:	6e 2d       	mov	r22, r14
   10440:	7f 2d       	mov	r23, r15
   10442:	80 2f       	mov	r24, r16
   10444:	91 2f       	mov	r25, r17
   10446:	06 e0       	ldi	r16, 0x06	; 6
   10448:	0f 94 99 2e 	call	0x25d32	; 0x25d32 <__ashrdi3>
   1044c:	22 2e       	mov	r2, r18
   1044e:	33 2e       	mov	r3, r19
   10450:	44 2e       	mov	r4, r20
   10452:	55 2e       	mov	r5, r21
   10454:	66 2e       	mov	r6, r22
   10456:	77 2e       	mov	r7, r23
   10458:	88 2e       	mov	r8, r24
   1045a:	99 2e       	mov	r9, r25
   1045c:	a0 96       	adiw	r28, 0x20	; 32
   1045e:	2f ad       	ldd	r18, Y+63	; 0x3f
   10460:	a0 97       	sbiw	r28, 0x20	; 32
   10462:	a1 96       	adiw	r28, 0x21	; 33
   10464:	3f ad       	ldd	r19, Y+63	; 0x3f
   10466:	a1 97       	sbiw	r28, 0x21	; 33
   10468:	a2 96       	adiw	r28, 0x22	; 34
   1046a:	4f ad       	ldd	r20, Y+63	; 0x3f
   1046c:	a2 97       	sbiw	r28, 0x22	; 34
   1046e:	a3 96       	adiw	r28, 0x23	; 35
   10470:	5f ad       	ldd	r21, Y+63	; 0x3f
   10472:	a3 97       	sbiw	r28, 0x23	; 35
   10474:	a4 96       	adiw	r28, 0x24	; 36
   10476:	6f ad       	ldd	r22, Y+63	; 0x3f
   10478:	a4 97       	sbiw	r28, 0x24	; 36
   1047a:	a5 96       	adiw	r28, 0x25	; 37
   1047c:	7f ad       	ldd	r23, Y+63	; 0x3f
   1047e:	a5 97       	sbiw	r28, 0x25	; 37
   10480:	a6 96       	adiw	r28, 0x26	; 38
   10482:	8f ad       	ldd	r24, Y+63	; 0x3f
   10484:	a6 97       	sbiw	r28, 0x26	; 38
   10486:	a7 96       	adiw	r28, 0x27	; 39
   10488:	9f ad       	ldd	r25, Y+63	; 0x3f
   1048a:	a7 97       	sbiw	r28, 0x27	; 39
   1048c:	a2 2c       	mov	r10, r2
   1048e:	b3 2c       	mov	r11, r3
   10490:	c4 2c       	mov	r12, r4
   10492:	d5 2c       	mov	r13, r5
   10494:	e6 2c       	mov	r14, r6
   10496:	f7 2c       	mov	r15, r7
   10498:	08 2d       	mov	r16, r8
   1049a:	19 2d       	mov	r17, r9
   1049c:	0f 94 b7 2e 	call	0x25d6e	; 0x25d6e <__adddi3>
   104a0:	2d 83       	std	Y+5, r18	; 0x05
   104a2:	3e 83       	std	Y+6, r19	; 0x06
   104a4:	4f 83       	std	Y+7, r20	; 0x07
   104a6:	58 87       	std	Y+8, r21	; 0x08
   104a8:	69 87       	std	Y+9, r22	; 0x09
   104aa:	7a 87       	std	Y+10, r23	; 0x0a
   104ac:	8b 87       	std	Y+11, r24	; 0x0b
   104ae:	9c 87       	std	Y+12, r25	; 0x0c
		int64_t sens = ((int64_t)g_twi1_baro_c[1] << 16) + (((int64_t)g_twi1_baro_c[3] * dT) >> 7);
   104b0:	80 91 bd 29 	lds	r24, 0x29BD	; 0x8029bd <g_twi1_baro_c+0x2>
   104b4:	90 91 be 29 	lds	r25, 0x29BE	; 0x8029be <g_twi1_baro_c+0x3>
   104b8:	5c 01       	movw	r10, r24
   104ba:	c1 2c       	mov	r12, r1
   104bc:	d1 2c       	mov	r13, r1
   104be:	e1 2c       	mov	r14, r1
   104c0:	f1 2c       	mov	r15, r1
   104c2:	87 01       	movw	r16, r14
   104c4:	2a 2d       	mov	r18, r10
   104c6:	3b 2d       	mov	r19, r11
   104c8:	4c 2d       	mov	r20, r12
   104ca:	5d 2d       	mov	r21, r13
   104cc:	6e 2d       	mov	r22, r14
   104ce:	7f 2d       	mov	r23, r15
   104d0:	80 2f       	mov	r24, r16
   104d2:	91 2f       	mov	r25, r17
   104d4:	00 e1       	ldi	r16, 0x10	; 16
   104d6:	0f 94 80 2e 	call	0x25d00	; 0x25d00 <__ashldi3>
   104da:	e0 96       	adiw	r28, 0x30	; 48
   104dc:	2f af       	std	Y+63, r18	; 0x3f
   104de:	e0 97       	sbiw	r28, 0x30	; 48
   104e0:	e1 96       	adiw	r28, 0x31	; 49
   104e2:	3f af       	std	Y+63, r19	; 0x3f
   104e4:	e1 97       	sbiw	r28, 0x31	; 49
   104e6:	e2 96       	adiw	r28, 0x32	; 50
   104e8:	4f af       	std	Y+63, r20	; 0x3f
   104ea:	e2 97       	sbiw	r28, 0x32	; 50
   104ec:	e3 96       	adiw	r28, 0x33	; 51
   104ee:	5f af       	std	Y+63, r21	; 0x3f
   104f0:	e3 97       	sbiw	r28, 0x33	; 51
   104f2:	e4 96       	adiw	r28, 0x34	; 52
   104f4:	6f af       	std	Y+63, r22	; 0x3f
   104f6:	e4 97       	sbiw	r28, 0x34	; 52
   104f8:	e5 96       	adiw	r28, 0x35	; 53
   104fa:	7f af       	std	Y+63, r23	; 0x3f
   104fc:	e5 97       	sbiw	r28, 0x35	; 53
   104fe:	e6 96       	adiw	r28, 0x36	; 54
   10500:	8f af       	std	Y+63, r24	; 0x3f
   10502:	e6 97       	sbiw	r28, 0x36	; 54
   10504:	e7 96       	adiw	r28, 0x37	; 55
   10506:	9f af       	std	Y+63, r25	; 0x3f
   10508:	e7 97       	sbiw	r28, 0x37	; 55
   1050a:	80 91 c1 29 	lds	r24, 0x29C1	; 0x8029c1 <g_twi1_baro_c+0x6>
   1050e:	90 91 c2 29 	lds	r25, 0x29C2	; 0x8029c2 <g_twi1_baro_c+0x7>
   10512:	1c 01       	movw	r2, r24
   10514:	41 2c       	mov	r4, r1
   10516:	51 2c       	mov	r5, r1
   10518:	61 2c       	mov	r6, r1
   1051a:	71 2c       	mov	r7, r1
   1051c:	43 01       	movw	r8, r6
   1051e:	8e a1       	ldd	r24, Y+38	; 0x26
   10520:	9f a1       	ldd	r25, Y+39	; 0x27
   10522:	a8 a5       	ldd	r26, Y+40	; 0x28
   10524:	b9 a5       	ldd	r27, Y+41	; 0x29
   10526:	eb 96       	adiw	r28, 0x3b	; 59
   10528:	8c af       	std	Y+60, r24	; 0x3c
   1052a:	9d af       	std	Y+61, r25	; 0x3d
   1052c:	ae af       	std	Y+62, r26	; 0x3e
   1052e:	bf af       	std	Y+63, r27	; 0x3f
   10530:	eb 97       	sbiw	r28, 0x3b	; 59
   10532:	bb 0f       	add	r27, r27
   10534:	88 0b       	sbc	r24, r24
   10536:	98 2f       	mov	r25, r24
   10538:	dc 01       	movw	r26, r24
   1053a:	ec 96       	adiw	r28, 0x3c	; 60
   1053c:	8f af       	std	Y+63, r24	; 0x3f
   1053e:	ec 97       	sbiw	r28, 0x3c	; 60
   10540:	ed 96       	adiw	r28, 0x3d	; 61
   10542:	8f af       	std	Y+63, r24	; 0x3f
   10544:	ed 97       	sbiw	r28, 0x3d	; 61
   10546:	ee 96       	adiw	r28, 0x3e	; 62
   10548:	8f af       	std	Y+63, r24	; 0x3f
   1054a:	ee 97       	sbiw	r28, 0x3e	; 62
   1054c:	ef 96       	adiw	r28, 0x3f	; 63
   1054e:	8f af       	std	Y+63, r24	; 0x3f
   10550:	ef 97       	sbiw	r28, 0x3f	; 63
   10552:	e8 96       	adiw	r28, 0x38	; 56
   10554:	af ac       	ldd	r10, Y+63	; 0x3f
   10556:	e8 97       	sbiw	r28, 0x38	; 56
   10558:	e9 96       	adiw	r28, 0x39	; 57
   1055a:	bf ac       	ldd	r11, Y+63	; 0x3f
   1055c:	e9 97       	sbiw	r28, 0x39	; 57
   1055e:	ea 96       	adiw	r28, 0x3a	; 58
   10560:	cf ac       	ldd	r12, Y+63	; 0x3f
   10562:	ea 97       	sbiw	r28, 0x3a	; 58
   10564:	eb 96       	adiw	r28, 0x3b	; 59
   10566:	df ac       	ldd	r13, Y+63	; 0x3f
   10568:	eb 97       	sbiw	r28, 0x3b	; 59
   1056a:	ec 96       	adiw	r28, 0x3c	; 60
   1056c:	ef ac       	ldd	r14, Y+63	; 0x3f
   1056e:	ec 97       	sbiw	r28, 0x3c	; 60
   10570:	ed 96       	adiw	r28, 0x3d	; 61
   10572:	ff ac       	ldd	r15, Y+63	; 0x3f
   10574:	ed 97       	sbiw	r28, 0x3d	; 61
   10576:	ee 96       	adiw	r28, 0x3e	; 62
   10578:	0f ad       	ldd	r16, Y+63	; 0x3f
   1057a:	ee 97       	sbiw	r28, 0x3e	; 62
   1057c:	ef 96       	adiw	r28, 0x3f	; 63
   1057e:	1f ad       	ldd	r17, Y+63	; 0x3f
   10580:	ef 97       	sbiw	r28, 0x3f	; 63
   10582:	22 2d       	mov	r18, r2
   10584:	33 2d       	mov	r19, r3
   10586:	44 2d       	mov	r20, r4
   10588:	55 2d       	mov	r21, r5
   1058a:	66 2d       	mov	r22, r6
   1058c:	77 2d       	mov	r23, r7
   1058e:	88 2d       	mov	r24, r8
   10590:	99 2d       	mov	r25, r9
   10592:	0f 94 65 2d 	call	0x25aca	; 0x25aca <__muldi3>
   10596:	22 2e       	mov	r2, r18
   10598:	33 2e       	mov	r3, r19
   1059a:	44 2e       	mov	r4, r20
   1059c:	55 2e       	mov	r5, r21
   1059e:	66 2e       	mov	r6, r22
   105a0:	77 2e       	mov	r7, r23
   105a2:	88 2e       	mov	r8, r24
   105a4:	99 2e       	mov	r9, r25
   105a6:	a2 2c       	mov	r10, r2
   105a8:	b3 2c       	mov	r11, r3
   105aa:	c4 2c       	mov	r12, r4
   105ac:	d5 2c       	mov	r13, r5
   105ae:	e6 2c       	mov	r14, r6
   105b0:	f7 2c       	mov	r15, r7
   105b2:	08 2d       	mov	r16, r8
   105b4:	19 2d       	mov	r17, r9
   105b6:	2a 2d       	mov	r18, r10
   105b8:	3b 2d       	mov	r19, r11
   105ba:	4c 2d       	mov	r20, r12
   105bc:	5d 2d       	mov	r21, r13
   105be:	6e 2d       	mov	r22, r14
   105c0:	7f 2d       	mov	r23, r15
   105c2:	80 2f       	mov	r24, r16
   105c4:	91 2f       	mov	r25, r17
   105c6:	07 e0       	ldi	r16, 0x07	; 7
   105c8:	0f 94 99 2e 	call	0x25d32	; 0x25d32 <__ashrdi3>
   105cc:	22 2e       	mov	r2, r18
   105ce:	33 2e       	mov	r3, r19
   105d0:	44 2e       	mov	r4, r20
   105d2:	55 2e       	mov	r5, r21
   105d4:	66 2e       	mov	r6, r22
   105d6:	77 2e       	mov	r7, r23
   105d8:	88 2e       	mov	r8, r24
   105da:	99 2e       	mov	r9, r25
   105dc:	e0 96       	adiw	r28, 0x30	; 48
   105de:	2f ad       	ldd	r18, Y+63	; 0x3f
   105e0:	e0 97       	sbiw	r28, 0x30	; 48
   105e2:	e1 96       	adiw	r28, 0x31	; 49
   105e4:	3f ad       	ldd	r19, Y+63	; 0x3f
   105e6:	e1 97       	sbiw	r28, 0x31	; 49
   105e8:	e2 96       	adiw	r28, 0x32	; 50
   105ea:	4f ad       	ldd	r20, Y+63	; 0x3f
   105ec:	e2 97       	sbiw	r28, 0x32	; 50
   105ee:	e3 96       	adiw	r28, 0x33	; 51
   105f0:	5f ad       	ldd	r21, Y+63	; 0x3f
   105f2:	e3 97       	sbiw	r28, 0x33	; 51
   105f4:	e4 96       	adiw	r28, 0x34	; 52
   105f6:	6f ad       	ldd	r22, Y+63	; 0x3f
   105f8:	e4 97       	sbiw	r28, 0x34	; 52
   105fa:	e5 96       	adiw	r28, 0x35	; 53
   105fc:	7f ad       	ldd	r23, Y+63	; 0x3f
   105fe:	e5 97       	sbiw	r28, 0x35	; 53
   10600:	e6 96       	adiw	r28, 0x36	; 54
   10602:	8f ad       	ldd	r24, Y+63	; 0x3f
   10604:	e6 97       	sbiw	r28, 0x36	; 54
   10606:	e7 96       	adiw	r28, 0x37	; 55
   10608:	9f ad       	ldd	r25, Y+63	; 0x3f
   1060a:	e7 97       	sbiw	r28, 0x37	; 55
   1060c:	a2 2c       	mov	r10, r2
   1060e:	b3 2c       	mov	r11, r3
   10610:	c4 2c       	mov	r12, r4
   10612:	d5 2c       	mov	r13, r5
   10614:	e6 2c       	mov	r14, r6
   10616:	f7 2c       	mov	r15, r7
   10618:	08 2d       	mov	r16, r8
   1061a:	19 2d       	mov	r17, r9
   1061c:	0f 94 b7 2e 	call	0x25d6e	; 0x25d6e <__adddi3>
   10620:	2d 87       	std	Y+13, r18	; 0x0d
   10622:	3e 87       	std	Y+14, r19	; 0x0e
   10624:	4f 87       	std	Y+15, r20	; 0x0f
   10626:	58 8b       	std	Y+16, r21	; 0x10
   10628:	69 8b       	std	Y+17, r22	; 0x11
   1062a:	7a 8b       	std	Y+18, r23	; 0x12
   1062c:	8b 8b       	std	Y+19, r24	; 0x13
   1062e:	9c 8b       	std	Y+20, r25	; 0x14

		/* Low temp and very low temp corrections */
		if (temp < 2000L) {
   10630:	89 81       	ldd	r24, Y+1	; 0x01
   10632:	9a 81       	ldd	r25, Y+2	; 0x02
   10634:	ab 81       	ldd	r26, Y+3	; 0x03
   10636:	bc 81       	ldd	r27, Y+4	; 0x04
   10638:	80 3d       	cpi	r24, 0xD0	; 208
   1063a:	97 40       	sbci	r25, 0x07	; 7
   1063c:	a1 05       	cpc	r26, r1
   1063e:	b1 05       	cpc	r27, r1
   10640:	0c f0       	brlt	.+2      	; 0x10644 <task_twi1_baro+0x4c6>
   10642:	44 c2       	rjmp	.+1160   	; 0x10acc <task_twi1_baro+0x94e>
			int32_t t2 = (int32_t)(((int64_t)dT * (int64_t)dT) >> 31);
   10644:	8e a1       	ldd	r24, Y+38	; 0x26
   10646:	9f a1       	ldd	r25, Y+39	; 0x27
   10648:	a8 a5       	ldd	r26, Y+40	; 0x28
   1064a:	b9 a5       	ldd	r27, Y+41	; 0x29
   1064c:	c1 58       	subi	r28, 0x81	; 129
   1064e:	df 4f       	sbci	r29, 0xFF	; 255
   10650:	88 83       	st	Y, r24
   10652:	99 83       	std	Y+1, r25	; 0x01
   10654:	aa 83       	std	Y+2, r26	; 0x02
   10656:	bb 83       	std	Y+3, r27	; 0x03
   10658:	cf 57       	subi	r28, 0x7F	; 127
   1065a:	d0 40       	sbci	r29, 0x00	; 0
   1065c:	bb 0f       	add	r27, r27
   1065e:	88 0b       	sbc	r24, r24
   10660:	98 2f       	mov	r25, r24
   10662:	dc 01       	movw	r26, r24
   10664:	cd 57       	subi	r28, 0x7D	; 125
   10666:	df 4f       	sbci	r29, 0xFF	; 255
   10668:	88 83       	st	Y, r24
   1066a:	c3 58       	subi	r28, 0x83	; 131
   1066c:	d0 40       	sbci	r29, 0x00	; 0
   1066e:	cc 57       	subi	r28, 0x7C	; 124
   10670:	df 4f       	sbci	r29, 0xFF	; 255
   10672:	88 83       	st	Y, r24
   10674:	c4 58       	subi	r28, 0x84	; 132
   10676:	d0 40       	sbci	r29, 0x00	; 0
   10678:	cb 57       	subi	r28, 0x7B	; 123
   1067a:	df 4f       	sbci	r29, 0xFF	; 255
   1067c:	88 83       	st	Y, r24
   1067e:	c5 58       	subi	r28, 0x85	; 133
   10680:	d0 40       	sbci	r29, 0x00	; 0
   10682:	ca 57       	subi	r28, 0x7A	; 122
   10684:	df 4f       	sbci	r29, 0xFF	; 255
   10686:	88 83       	st	Y, r24
   10688:	c6 58       	subi	r28, 0x86	; 134
   1068a:	d0 40       	sbci	r29, 0x00	; 0
   1068c:	8e a1       	ldd	r24, Y+38	; 0x26
   1068e:	9f a1       	ldd	r25, Y+39	; 0x27
   10690:	a8 a5       	ldd	r26, Y+40	; 0x28
   10692:	b9 a5       	ldd	r27, Y+41	; 0x29
   10694:	c9 57       	subi	r28, 0x79	; 121
   10696:	df 4f       	sbci	r29, 0xFF	; 255
   10698:	88 83       	st	Y, r24
   1069a:	99 83       	std	Y+1, r25	; 0x01
   1069c:	aa 83       	std	Y+2, r26	; 0x02
   1069e:	bb 83       	std	Y+3, r27	; 0x03
   106a0:	c7 58       	subi	r28, 0x87	; 135
   106a2:	d0 40       	sbci	r29, 0x00	; 0
   106a4:	bb 0f       	add	r27, r27
   106a6:	88 0b       	sbc	r24, r24
   106a8:	98 2f       	mov	r25, r24
   106aa:	dc 01       	movw	r26, r24
   106ac:	c5 57       	subi	r28, 0x75	; 117
   106ae:	df 4f       	sbci	r29, 0xFF	; 255
   106b0:	88 83       	st	Y, r24
   106b2:	cb 58       	subi	r28, 0x8B	; 139
   106b4:	d0 40       	sbci	r29, 0x00	; 0
   106b6:	c4 57       	subi	r28, 0x74	; 116
   106b8:	df 4f       	sbci	r29, 0xFF	; 255
   106ba:	88 83       	st	Y, r24
   106bc:	cc 58       	subi	r28, 0x8C	; 140
   106be:	d0 40       	sbci	r29, 0x00	; 0
   106c0:	c3 57       	subi	r28, 0x73	; 115
   106c2:	df 4f       	sbci	r29, 0xFF	; 255
   106c4:	88 83       	st	Y, r24
   106c6:	cd 58       	subi	r28, 0x8D	; 141
   106c8:	d0 40       	sbci	r29, 0x00	; 0
   106ca:	c2 57       	subi	r28, 0x72	; 114
   106cc:	df 4f       	sbci	r29, 0xFF	; 255
   106ce:	88 83       	st	Y, r24
   106d0:	ce 58       	subi	r28, 0x8E	; 142
   106d2:	d0 40       	sbci	r29, 0x00	; 0
   106d4:	c9 57       	subi	r28, 0x79	; 121
   106d6:	df 4f       	sbci	r29, 0xFF	; 255
   106d8:	a8 80       	ld	r10, Y
   106da:	c7 58       	subi	r28, 0x87	; 135
   106dc:	d0 40       	sbci	r29, 0x00	; 0
   106de:	c8 57       	subi	r28, 0x78	; 120
   106e0:	df 4f       	sbci	r29, 0xFF	; 255
   106e2:	b8 80       	ld	r11, Y
   106e4:	c8 58       	subi	r28, 0x88	; 136
   106e6:	d0 40       	sbci	r29, 0x00	; 0
   106e8:	c7 57       	subi	r28, 0x77	; 119
   106ea:	df 4f       	sbci	r29, 0xFF	; 255
   106ec:	c8 80       	ld	r12, Y
   106ee:	c9 58       	subi	r28, 0x89	; 137
   106f0:	d0 40       	sbci	r29, 0x00	; 0
   106f2:	c6 57       	subi	r28, 0x76	; 118
   106f4:	df 4f       	sbci	r29, 0xFF	; 255
   106f6:	d8 80       	ld	r13, Y
   106f8:	ca 58       	subi	r28, 0x8A	; 138
   106fa:	d0 40       	sbci	r29, 0x00	; 0
   106fc:	c5 57       	subi	r28, 0x75	; 117
   106fe:	df 4f       	sbci	r29, 0xFF	; 255
   10700:	e8 80       	ld	r14, Y
   10702:	cb 58       	subi	r28, 0x8B	; 139
   10704:	d0 40       	sbci	r29, 0x00	; 0
   10706:	c4 57       	subi	r28, 0x74	; 116
   10708:	df 4f       	sbci	r29, 0xFF	; 255
   1070a:	f8 80       	ld	r15, Y
   1070c:	cc 58       	subi	r28, 0x8C	; 140
   1070e:	d0 40       	sbci	r29, 0x00	; 0
   10710:	c3 57       	subi	r28, 0x73	; 115
   10712:	df 4f       	sbci	r29, 0xFF	; 255
   10714:	08 81       	ld	r16, Y
   10716:	cd 58       	subi	r28, 0x8D	; 141
   10718:	d0 40       	sbci	r29, 0x00	; 0
   1071a:	c2 57       	subi	r28, 0x72	; 114
   1071c:	df 4f       	sbci	r29, 0xFF	; 255
   1071e:	18 81       	ld	r17, Y
   10720:	ce 58       	subi	r28, 0x8E	; 142
   10722:	d0 40       	sbci	r29, 0x00	; 0
   10724:	c1 58       	subi	r28, 0x81	; 129
   10726:	df 4f       	sbci	r29, 0xFF	; 255
   10728:	28 81       	ld	r18, Y
   1072a:	cf 57       	subi	r28, 0x7F	; 127
   1072c:	d0 40       	sbci	r29, 0x00	; 0
   1072e:	c0 58       	subi	r28, 0x80	; 128
   10730:	df 4f       	sbci	r29, 0xFF	; 255
   10732:	38 81       	ld	r19, Y
   10734:	c0 58       	subi	r28, 0x80	; 128
   10736:	d0 40       	sbci	r29, 0x00	; 0
   10738:	cf 57       	subi	r28, 0x7F	; 127
   1073a:	df 4f       	sbci	r29, 0xFF	; 255
   1073c:	48 81       	ld	r20, Y
   1073e:	c1 58       	subi	r28, 0x81	; 129
   10740:	d0 40       	sbci	r29, 0x00	; 0
   10742:	ce 57       	subi	r28, 0x7E	; 126
   10744:	df 4f       	sbci	r29, 0xFF	; 255
   10746:	58 81       	ld	r21, Y
   10748:	c2 58       	subi	r28, 0x82	; 130
   1074a:	d0 40       	sbci	r29, 0x00	; 0
   1074c:	cd 57       	subi	r28, 0x7D	; 125
   1074e:	df 4f       	sbci	r29, 0xFF	; 255
   10750:	68 81       	ld	r22, Y
   10752:	c3 58       	subi	r28, 0x83	; 131
   10754:	d0 40       	sbci	r29, 0x00	; 0
   10756:	cc 57       	subi	r28, 0x7C	; 124
   10758:	df 4f       	sbci	r29, 0xFF	; 255
   1075a:	78 81       	ld	r23, Y
   1075c:	c4 58       	subi	r28, 0x84	; 132
   1075e:	d0 40       	sbci	r29, 0x00	; 0
   10760:	cb 57       	subi	r28, 0x7B	; 123
   10762:	df 4f       	sbci	r29, 0xFF	; 255
   10764:	88 81       	ld	r24, Y
   10766:	c5 58       	subi	r28, 0x85	; 133
   10768:	d0 40       	sbci	r29, 0x00	; 0
   1076a:	ca 57       	subi	r28, 0x7A	; 122
   1076c:	df 4f       	sbci	r29, 0xFF	; 255
   1076e:	98 81       	ld	r25, Y
   10770:	c6 58       	subi	r28, 0x86	; 134
   10772:	d0 40       	sbci	r29, 0x00	; 0
   10774:	0f 94 65 2d 	call	0x25aca	; 0x25aca <__muldi3>
   10778:	22 2e       	mov	r2, r18
   1077a:	33 2e       	mov	r3, r19
   1077c:	44 2e       	mov	r4, r20
   1077e:	55 2e       	mov	r5, r21
   10780:	66 2e       	mov	r6, r22
   10782:	77 2e       	mov	r7, r23
   10784:	88 2e       	mov	r8, r24
   10786:	99 2e       	mov	r9, r25
   10788:	a2 2c       	mov	r10, r2
   1078a:	b3 2c       	mov	r11, r3
   1078c:	c4 2c       	mov	r12, r4
   1078e:	d5 2c       	mov	r13, r5
   10790:	e6 2c       	mov	r14, r6
   10792:	f7 2c       	mov	r15, r7
   10794:	08 2d       	mov	r16, r8
   10796:	19 2d       	mov	r17, r9
   10798:	2a 2d       	mov	r18, r10
   1079a:	3b 2d       	mov	r19, r11
   1079c:	4c 2d       	mov	r20, r12
   1079e:	5d 2d       	mov	r21, r13
   107a0:	6e 2d       	mov	r22, r14
   107a2:	7f 2d       	mov	r23, r15
   107a4:	80 2f       	mov	r24, r16
   107a6:	91 2f       	mov	r25, r17
   107a8:	0f e1       	ldi	r16, 0x1F	; 31
   107aa:	0f 94 99 2e 	call	0x25d32	; 0x25d32 <__ashrdi3>
   107ae:	a2 2e       	mov	r10, r18
   107b0:	b3 2e       	mov	r11, r19
   107b2:	c4 2e       	mov	r12, r20
   107b4:	d5 2e       	mov	r13, r21
   107b6:	e6 2e       	mov	r14, r22
   107b8:	f7 2e       	mov	r15, r23
   107ba:	08 2f       	mov	r16, r24
   107bc:	19 2f       	mov	r17, r25
   107be:	ae a6       	std	Y+46, r10	; 0x2e
   107c0:	bf a6       	std	Y+47, r11	; 0x2f
   107c2:	c8 aa       	std	Y+48, r12	; 0x30
   107c4:	d9 aa       	std	Y+49, r13	; 0x31
			int32_t temp_p20_2 = temp_p20 * temp_p20;
   107c6:	2a a5       	ldd	r18, Y+42	; 0x2a
   107c8:	3b a5       	ldd	r19, Y+43	; 0x2b
   107ca:	4c a5       	ldd	r20, Y+44	; 0x2c
   107cc:	5d a5       	ldd	r21, Y+45	; 0x2d
   107ce:	8a a5       	ldd	r24, Y+42	; 0x2a
   107d0:	9b a5       	ldd	r25, Y+43	; 0x2b
   107d2:	ac a5       	ldd	r26, Y+44	; 0x2c
   107d4:	bd a5       	ldd	r27, Y+45	; 0x2d
   107d6:	bc 01       	movw	r22, r24
   107d8:	cd 01       	movw	r24, r26
   107da:	0f 94 d0 2c 	call	0x259a0	; 0x259a0 <__mulsi3>
   107de:	dc 01       	movw	r26, r24
   107e0:	cb 01       	movw	r24, r22
   107e2:	8a ab       	std	Y+50, r24	; 0x32
   107e4:	9b ab       	std	Y+51, r25	; 0x33
   107e6:	ac ab       	std	Y+52, r26	; 0x34
   107e8:	bd ab       	std	Y+53, r27	; 0x35
			int32_t off2 = (61 * temp_p20_2) >> 4;
   107ea:	2a a9       	ldd	r18, Y+50	; 0x32
   107ec:	3b a9       	ldd	r19, Y+51	; 0x33
   107ee:	4c a9       	ldd	r20, Y+52	; 0x34
   107f0:	5d a9       	ldd	r21, Y+53	; 0x35
   107f2:	8d e3       	ldi	r24, 0x3D	; 61
   107f4:	90 e0       	ldi	r25, 0x00	; 0
   107f6:	dc 01       	movw	r26, r24
   107f8:	0f 94 5b 2d 	call	0x25ab6	; 0x25ab6 <__muluhisi3>
   107fc:	dc 01       	movw	r26, r24
   107fe:	cb 01       	movw	r24, r22
   10800:	68 94       	set
   10802:	13 f8       	bld	r1, 3
   10804:	b5 95       	asr	r27
   10806:	a7 95       	ror	r26
   10808:	97 95       	ror	r25
   1080a:	87 95       	ror	r24
   1080c:	16 94       	lsr	r1
   1080e:	d1 f7       	brne	.-12     	; 0x10804 <task_twi1_baro+0x686>
   10810:	8d 8b       	std	Y+21, r24	; 0x15
   10812:	9e 8b       	std	Y+22, r25	; 0x16
   10814:	af 8b       	std	Y+23, r26	; 0x17
   10816:	b8 8f       	std	Y+24, r27	; 0x18
			int32_t sens2 = temp_p20_2 << 1;
   10818:	8a a9       	ldd	r24, Y+50	; 0x32
   1081a:	9b a9       	ldd	r25, Y+51	; 0x33
   1081c:	ac a9       	ldd	r26, Y+52	; 0x34
   1081e:	bd a9       	ldd	r27, Y+53	; 0x35
   10820:	88 0f       	add	r24, r24
   10822:	99 1f       	adc	r25, r25
   10824:	aa 1f       	adc	r26, r26
   10826:	bb 1f       	adc	r27, r27
   10828:	89 8f       	std	Y+25, r24	; 0x19
   1082a:	9a 8f       	std	Y+26, r25	; 0x1a
   1082c:	ab 8f       	std	Y+27, r26	; 0x1b
   1082e:	bc 8f       	std	Y+28, r27	; 0x1c

			if (temp < -1500L) {
   10830:	89 81       	ldd	r24, Y+1	; 0x01
   10832:	9a 81       	ldd	r25, Y+2	; 0x02
   10834:	ab 81       	ldd	r26, Y+3	; 0x03
   10836:	bc 81       	ldd	r27, Y+4	; 0x04
   10838:	84 32       	cpi	r24, 0x24	; 36
   1083a:	9a 4f       	sbci	r25, 0xFA	; 250
   1083c:	af 4f       	sbci	r26, 0xFF	; 255
   1083e:	bf 4f       	sbci	r27, 0xFF	; 255
   10840:	0c f0       	brlt	.+2      	; 0x10844 <task_twi1_baro+0x6c6>
   10842:	64 c0       	rjmp	.+200    	; 0x1090c <task_twi1_baro+0x78e>
				int32_t temp_m15 = temp + 1500L;
   10844:	89 81       	ldd	r24, Y+1	; 0x01
   10846:	9a 81       	ldd	r25, Y+2	; 0x02
   10848:	ab 81       	ldd	r26, Y+3	; 0x03
   1084a:	bc 81       	ldd	r27, Y+4	; 0x04
   1084c:	84 52       	subi	r24, 0x24	; 36
   1084e:	9a 4f       	sbci	r25, 0xFA	; 250
   10850:	af 4f       	sbci	r26, 0xFF	; 255
   10852:	bf 4f       	sbci	r27, 0xFF	; 255
   10854:	8e ab       	std	Y+54, r24	; 0x36
   10856:	9f ab       	std	Y+55, r25	; 0x37
   10858:	a8 af       	std	Y+56, r26	; 0x38
   1085a:	b9 af       	std	Y+57, r27	; 0x39
				int32_t temp_m15_2 = temp_m15 * temp_m15;
   1085c:	2e a9       	ldd	r18, Y+54	; 0x36
   1085e:	3f a9       	ldd	r19, Y+55	; 0x37
   10860:	48 ad       	ldd	r20, Y+56	; 0x38
   10862:	59 ad       	ldd	r21, Y+57	; 0x39
   10864:	8e a9       	ldd	r24, Y+54	; 0x36
   10866:	9f a9       	ldd	r25, Y+55	; 0x37
   10868:	a8 ad       	ldd	r26, Y+56	; 0x38
   1086a:	b9 ad       	ldd	r27, Y+57	; 0x39
   1086c:	bc 01       	movw	r22, r24
   1086e:	cd 01       	movw	r24, r26
   10870:	0f 94 d0 2c 	call	0x259a0	; 0x259a0 <__mulsi3>
   10874:	dc 01       	movw	r26, r24
   10876:	cb 01       	movw	r24, r22
   10878:	8a af       	std	Y+58, r24	; 0x3a
   1087a:	9b af       	std	Y+59, r25	; 0x3b
   1087c:	ac af       	std	Y+60, r26	; 0x3c
   1087e:	bd af       	std	Y+61, r27	; 0x3d
				off2  += 15 * temp_m15_2;
   10880:	2a ad       	ldd	r18, Y+58	; 0x3a
   10882:	3b ad       	ldd	r19, Y+59	; 0x3b
   10884:	4c ad       	ldd	r20, Y+60	; 0x3c
   10886:	5d ad       	ldd	r21, Y+61	; 0x3d
   10888:	da 01       	movw	r26, r20
   1088a:	c9 01       	movw	r24, r18
   1088c:	88 0f       	add	r24, r24
   1088e:	99 1f       	adc	r25, r25
   10890:	aa 1f       	adc	r26, r26
   10892:	bb 1f       	adc	r27, r27
   10894:	82 0f       	add	r24, r18
   10896:	93 1f       	adc	r25, r19
   10898:	a4 1f       	adc	r26, r20
   1089a:	b5 1f       	adc	r27, r21
   1089c:	9c 01       	movw	r18, r24
   1089e:	ad 01       	movw	r20, r26
   108a0:	22 0f       	add	r18, r18
   108a2:	33 1f       	adc	r19, r19
   108a4:	44 1f       	adc	r20, r20
   108a6:	55 1f       	adc	r21, r21
   108a8:	22 0f       	add	r18, r18
   108aa:	33 1f       	adc	r19, r19
   108ac:	44 1f       	adc	r20, r20
   108ae:	55 1f       	adc	r21, r21
   108b0:	82 0f       	add	r24, r18
   108b2:	93 1f       	adc	r25, r19
   108b4:	a4 1f       	adc	r26, r20
   108b6:	b5 1f       	adc	r27, r21
   108b8:	2d 89       	ldd	r18, Y+21	; 0x15
   108ba:	3e 89       	ldd	r19, Y+22	; 0x16
   108bc:	4f 89       	ldd	r20, Y+23	; 0x17
   108be:	58 8d       	ldd	r21, Y+24	; 0x18
   108c0:	82 0f       	add	r24, r18
   108c2:	93 1f       	adc	r25, r19
   108c4:	a4 1f       	adc	r26, r20
   108c6:	b5 1f       	adc	r27, r21
   108c8:	8d 8b       	std	Y+21, r24	; 0x15
   108ca:	9e 8b       	std	Y+22, r25	; 0x16
   108cc:	af 8b       	std	Y+23, r26	; 0x17
   108ce:	b8 8f       	std	Y+24, r27	; 0x18
				sens2 +=  8 * temp_m15_2;
   108d0:	8a ad       	ldd	r24, Y+58	; 0x3a
   108d2:	9b ad       	ldd	r25, Y+59	; 0x3b
   108d4:	ac ad       	ldd	r26, Y+60	; 0x3c
   108d6:	bd ad       	ldd	r27, Y+61	; 0x3d
   108d8:	88 0f       	add	r24, r24
   108da:	99 1f       	adc	r25, r25
   108dc:	aa 1f       	adc	r26, r26
   108de:	bb 1f       	adc	r27, r27
   108e0:	88 0f       	add	r24, r24
   108e2:	99 1f       	adc	r25, r25
   108e4:	aa 1f       	adc	r26, r26
   108e6:	bb 1f       	adc	r27, r27
   108e8:	88 0f       	add	r24, r24
   108ea:	99 1f       	adc	r25, r25
   108ec:	aa 1f       	adc	r26, r26
   108ee:	bb 1f       	adc	r27, r27
   108f0:	9c 01       	movw	r18, r24
   108f2:	ad 01       	movw	r20, r26
   108f4:	89 8d       	ldd	r24, Y+25	; 0x19
   108f6:	9a 8d       	ldd	r25, Y+26	; 0x1a
   108f8:	ab 8d       	ldd	r26, Y+27	; 0x1b
   108fa:	bc 8d       	ldd	r27, Y+28	; 0x1c
   108fc:	82 0f       	add	r24, r18
   108fe:	93 1f       	adc	r25, r19
   10900:	a4 1f       	adc	r26, r20
   10902:	b5 1f       	adc	r27, r21
   10904:	89 8f       	std	Y+25, r24	; 0x19
   10906:	9a 8f       	std	Y+26, r25	; 0x1a
   10908:	ab 8f       	std	Y+27, r26	; 0x1b
   1090a:	bc 8f       	std	Y+28, r27	; 0x1c
			}
			temp -= t2;
   1090c:	29 81       	ldd	r18, Y+1	; 0x01
   1090e:	3a 81       	ldd	r19, Y+2	; 0x02
   10910:	4b 81       	ldd	r20, Y+3	; 0x03
   10912:	5c 81       	ldd	r21, Y+4	; 0x04
   10914:	8e a5       	ldd	r24, Y+46	; 0x2e
   10916:	9f a5       	ldd	r25, Y+47	; 0x2f
   10918:	a8 a9       	ldd	r26, Y+48	; 0x30
   1091a:	b9 a9       	ldd	r27, Y+49	; 0x31
   1091c:	79 01       	movw	r14, r18
   1091e:	8a 01       	movw	r16, r20
   10920:	e8 1a       	sub	r14, r24
   10922:	f9 0a       	sbc	r15, r25
   10924:	0a 0b       	sbc	r16, r26
   10926:	1b 0b       	sbc	r17, r27
   10928:	d8 01       	movw	r26, r16
   1092a:	c7 01       	movw	r24, r14
   1092c:	89 83       	std	Y+1, r24	; 0x01
   1092e:	9a 83       	std	Y+2, r25	; 0x02
   10930:	ab 83       	std	Y+3, r26	; 0x03
   10932:	bc 83       	std	Y+4, r27	; 0x04
			off  -= off2;
   10934:	8d 89       	ldd	r24, Y+21	; 0x15
   10936:	9e 89       	ldd	r25, Y+22	; 0x16
   10938:	af 89       	ldd	r26, Y+23	; 0x17
   1093a:	b8 8d       	ldd	r27, Y+24	; 0x18
   1093c:	c1 57       	subi	r28, 0x71	; 113
   1093e:	df 4f       	sbci	r29, 0xFF	; 255
   10940:	88 83       	st	Y, r24
   10942:	99 83       	std	Y+1, r25	; 0x01
   10944:	aa 83       	std	Y+2, r26	; 0x02
   10946:	bb 83       	std	Y+3, r27	; 0x03
   10948:	cf 58       	subi	r28, 0x8F	; 143
   1094a:	d0 40       	sbci	r29, 0x00	; 0
   1094c:	bb 0f       	add	r27, r27
   1094e:	88 0b       	sbc	r24, r24
   10950:	98 2f       	mov	r25, r24
   10952:	dc 01       	movw	r26, r24
   10954:	cd 56       	subi	r28, 0x6D	; 109
   10956:	df 4f       	sbci	r29, 0xFF	; 255
   10958:	88 83       	st	Y, r24
   1095a:	c3 59       	subi	r28, 0x93	; 147
   1095c:	d0 40       	sbci	r29, 0x00	; 0
   1095e:	cc 56       	subi	r28, 0x6C	; 108
   10960:	df 4f       	sbci	r29, 0xFF	; 255
   10962:	88 83       	st	Y, r24
   10964:	c4 59       	subi	r28, 0x94	; 148
   10966:	d0 40       	sbci	r29, 0x00	; 0
   10968:	cb 56       	subi	r28, 0x6B	; 107
   1096a:	df 4f       	sbci	r29, 0xFF	; 255
   1096c:	88 83       	st	Y, r24
   1096e:	c5 59       	subi	r28, 0x95	; 149
   10970:	d0 40       	sbci	r29, 0x00	; 0
   10972:	ca 56       	subi	r28, 0x6A	; 106
   10974:	df 4f       	sbci	r29, 0xFF	; 255
   10976:	88 83       	st	Y, r24
   10978:	c6 59       	subi	r28, 0x96	; 150
   1097a:	d0 40       	sbci	r29, 0x00	; 0
   1097c:	2d 81       	ldd	r18, Y+5	; 0x05
   1097e:	3e 81       	ldd	r19, Y+6	; 0x06
   10980:	4f 81       	ldd	r20, Y+7	; 0x07
   10982:	58 85       	ldd	r21, Y+8	; 0x08
   10984:	69 85       	ldd	r22, Y+9	; 0x09
   10986:	7a 85       	ldd	r23, Y+10	; 0x0a
   10988:	8b 85       	ldd	r24, Y+11	; 0x0b
   1098a:	9c 85       	ldd	r25, Y+12	; 0x0c
   1098c:	c1 57       	subi	r28, 0x71	; 113
   1098e:	df 4f       	sbci	r29, 0xFF	; 255
   10990:	a8 80       	ld	r10, Y
   10992:	cf 58       	subi	r28, 0x8F	; 143
   10994:	d0 40       	sbci	r29, 0x00	; 0
   10996:	c0 57       	subi	r28, 0x70	; 112
   10998:	df 4f       	sbci	r29, 0xFF	; 255
   1099a:	b8 80       	ld	r11, Y
   1099c:	c0 59       	subi	r28, 0x90	; 144
   1099e:	d0 40       	sbci	r29, 0x00	; 0
   109a0:	cf 56       	subi	r28, 0x6F	; 111
   109a2:	df 4f       	sbci	r29, 0xFF	; 255
   109a4:	c8 80       	ld	r12, Y
   109a6:	c1 59       	subi	r28, 0x91	; 145
   109a8:	d0 40       	sbci	r29, 0x00	; 0
   109aa:	ce 56       	subi	r28, 0x6E	; 110
   109ac:	df 4f       	sbci	r29, 0xFF	; 255
   109ae:	d8 80       	ld	r13, Y
   109b0:	c2 59       	subi	r28, 0x92	; 146
   109b2:	d0 40       	sbci	r29, 0x00	; 0
   109b4:	cd 56       	subi	r28, 0x6D	; 109
   109b6:	df 4f       	sbci	r29, 0xFF	; 255
   109b8:	e8 80       	ld	r14, Y
   109ba:	c3 59       	subi	r28, 0x93	; 147
   109bc:	d0 40       	sbci	r29, 0x00	; 0
   109be:	cc 56       	subi	r28, 0x6C	; 108
   109c0:	df 4f       	sbci	r29, 0xFF	; 255
   109c2:	f8 80       	ld	r15, Y
   109c4:	c4 59       	subi	r28, 0x94	; 148
   109c6:	d0 40       	sbci	r29, 0x00	; 0
   109c8:	cb 56       	subi	r28, 0x6B	; 107
   109ca:	df 4f       	sbci	r29, 0xFF	; 255
   109cc:	08 81       	ld	r16, Y
   109ce:	c5 59       	subi	r28, 0x95	; 149
   109d0:	d0 40       	sbci	r29, 0x00	; 0
   109d2:	ca 56       	subi	r28, 0x6A	; 106
   109d4:	df 4f       	sbci	r29, 0xFF	; 255
   109d6:	18 81       	ld	r17, Y
   109d8:	c6 59       	subi	r28, 0x96	; 150
   109da:	d0 40       	sbci	r29, 0x00	; 0
   109dc:	0f 94 cc 2e 	call	0x25d98	; 0x25d98 <__subdi3>
   109e0:	a2 2e       	mov	r10, r18
   109e2:	b3 2e       	mov	r11, r19
   109e4:	c4 2e       	mov	r12, r20
   109e6:	d5 2e       	mov	r13, r21
   109e8:	e6 2e       	mov	r14, r22
   109ea:	f7 2e       	mov	r15, r23
   109ec:	08 2f       	mov	r16, r24
   109ee:	19 2f       	mov	r17, r25
   109f0:	ad 82       	std	Y+5, r10	; 0x05
   109f2:	be 82       	std	Y+6, r11	; 0x06
   109f4:	cf 82       	std	Y+7, r12	; 0x07
   109f6:	d8 86       	std	Y+8, r13	; 0x08
   109f8:	e9 86       	std	Y+9, r14	; 0x09
   109fa:	fa 86       	std	Y+10, r15	; 0x0a
   109fc:	0b 87       	std	Y+11, r16	; 0x0b
   109fe:	1c 87       	std	Y+12, r17	; 0x0c
			sens -= sens2;
   10a00:	89 8d       	ldd	r24, Y+25	; 0x19
   10a02:	9a 8d       	ldd	r25, Y+26	; 0x1a
   10a04:	ab 8d       	ldd	r26, Y+27	; 0x1b
   10a06:	bc 8d       	ldd	r27, Y+28	; 0x1c
   10a08:	c9 56       	subi	r28, 0x69	; 105
   10a0a:	df 4f       	sbci	r29, 0xFF	; 255
   10a0c:	88 83       	st	Y, r24
   10a0e:	99 83       	std	Y+1, r25	; 0x01
   10a10:	aa 83       	std	Y+2, r26	; 0x02
   10a12:	bb 83       	std	Y+3, r27	; 0x03
   10a14:	c7 59       	subi	r28, 0x97	; 151
   10a16:	d0 40       	sbci	r29, 0x00	; 0
   10a18:	bb 0f       	add	r27, r27
   10a1a:	88 0b       	sbc	r24, r24
   10a1c:	98 2f       	mov	r25, r24
   10a1e:	dc 01       	movw	r26, r24
   10a20:	c5 56       	subi	r28, 0x65	; 101
   10a22:	df 4f       	sbci	r29, 0xFF	; 255
   10a24:	88 83       	st	Y, r24
   10a26:	cb 59       	subi	r28, 0x9B	; 155
   10a28:	d0 40       	sbci	r29, 0x00	; 0
   10a2a:	c4 56       	subi	r28, 0x64	; 100
   10a2c:	df 4f       	sbci	r29, 0xFF	; 255
   10a2e:	88 83       	st	Y, r24
   10a30:	cc 59       	subi	r28, 0x9C	; 156
   10a32:	d0 40       	sbci	r29, 0x00	; 0
   10a34:	c3 56       	subi	r28, 0x63	; 99
   10a36:	df 4f       	sbci	r29, 0xFF	; 255
   10a38:	88 83       	st	Y, r24
   10a3a:	cd 59       	subi	r28, 0x9D	; 157
   10a3c:	d0 40       	sbci	r29, 0x00	; 0
   10a3e:	c2 56       	subi	r28, 0x62	; 98
   10a40:	df 4f       	sbci	r29, 0xFF	; 255
   10a42:	88 83       	st	Y, r24
   10a44:	ce 59       	subi	r28, 0x9E	; 158
   10a46:	d0 40       	sbci	r29, 0x00	; 0
   10a48:	2d 85       	ldd	r18, Y+13	; 0x0d
   10a4a:	3e 85       	ldd	r19, Y+14	; 0x0e
   10a4c:	4f 85       	ldd	r20, Y+15	; 0x0f
   10a4e:	58 89       	ldd	r21, Y+16	; 0x10
   10a50:	69 89       	ldd	r22, Y+17	; 0x11
   10a52:	7a 89       	ldd	r23, Y+18	; 0x12
   10a54:	8b 89       	ldd	r24, Y+19	; 0x13
   10a56:	9c 89       	ldd	r25, Y+20	; 0x14
   10a58:	c9 56       	subi	r28, 0x69	; 105
   10a5a:	df 4f       	sbci	r29, 0xFF	; 255
   10a5c:	a8 80       	ld	r10, Y
   10a5e:	c7 59       	subi	r28, 0x97	; 151
   10a60:	d0 40       	sbci	r29, 0x00	; 0
   10a62:	c8 56       	subi	r28, 0x68	; 104
   10a64:	df 4f       	sbci	r29, 0xFF	; 255
   10a66:	b8 80       	ld	r11, Y
   10a68:	c8 59       	subi	r28, 0x98	; 152
   10a6a:	d0 40       	sbci	r29, 0x00	; 0
   10a6c:	c7 56       	subi	r28, 0x67	; 103
   10a6e:	df 4f       	sbci	r29, 0xFF	; 255
   10a70:	c8 80       	ld	r12, Y
   10a72:	c9 59       	subi	r28, 0x99	; 153
   10a74:	d0 40       	sbci	r29, 0x00	; 0
   10a76:	c6 56       	subi	r28, 0x66	; 102
   10a78:	df 4f       	sbci	r29, 0xFF	; 255
   10a7a:	d8 80       	ld	r13, Y
   10a7c:	ca 59       	subi	r28, 0x9A	; 154
   10a7e:	d0 40       	sbci	r29, 0x00	; 0
   10a80:	c5 56       	subi	r28, 0x65	; 101
   10a82:	df 4f       	sbci	r29, 0xFF	; 255
   10a84:	e8 80       	ld	r14, Y
   10a86:	cb 59       	subi	r28, 0x9B	; 155
   10a88:	d0 40       	sbci	r29, 0x00	; 0
   10a8a:	c4 56       	subi	r28, 0x64	; 100
   10a8c:	df 4f       	sbci	r29, 0xFF	; 255
   10a8e:	f8 80       	ld	r15, Y
   10a90:	cc 59       	subi	r28, 0x9C	; 156
   10a92:	d0 40       	sbci	r29, 0x00	; 0
   10a94:	c3 56       	subi	r28, 0x63	; 99
   10a96:	df 4f       	sbci	r29, 0xFF	; 255
   10a98:	08 81       	ld	r16, Y
   10a9a:	cd 59       	subi	r28, 0x9D	; 157
   10a9c:	d0 40       	sbci	r29, 0x00	; 0
   10a9e:	c2 56       	subi	r28, 0x62	; 98
   10aa0:	df 4f       	sbci	r29, 0xFF	; 255
   10aa2:	18 81       	ld	r17, Y
   10aa4:	ce 59       	subi	r28, 0x9E	; 158
   10aa6:	d0 40       	sbci	r29, 0x00	; 0
   10aa8:	0f 94 cc 2e 	call	0x25d98	; 0x25d98 <__subdi3>
   10aac:	a2 2e       	mov	r10, r18
   10aae:	b3 2e       	mov	r11, r19
   10ab0:	c4 2e       	mov	r12, r20
   10ab2:	d5 2e       	mov	r13, r21
   10ab4:	e6 2e       	mov	r14, r22
   10ab6:	f7 2e       	mov	r15, r23
   10ab8:	08 2f       	mov	r16, r24
   10aba:	19 2f       	mov	r17, r25
   10abc:	ad 86       	std	Y+13, r10	; 0x0d
   10abe:	be 86       	std	Y+14, r11	; 0x0e
   10ac0:	cf 86       	std	Y+15, r12	; 0x0f
   10ac2:	d8 8a       	std	Y+16, r13	; 0x10
   10ac4:	e9 8a       	std	Y+17, r14	; 0x11
   10ac6:	fa 8a       	std	Y+18, r15	; 0x12
   10ac8:	0b 8b       	std	Y+19, r16	; 0x13
   10aca:	1c 8b       	std	Y+20, r17	; 0x14
		}
		int32_t l_p = (int32_t)((((l_twi1_baro_d1 * sens) >> 21) - off) >> 15);
   10acc:	8e 8d       	ldd	r24, Y+30	; 0x1e
   10ace:	9f 8d       	ldd	r25, Y+31	; 0x1f
   10ad0:	a8 a1       	ldd	r26, Y+32	; 0x20
   10ad2:	b9 a1       	ldd	r27, Y+33	; 0x21
   10ad4:	1c 01       	movw	r2, r24
   10ad6:	2d 01       	movw	r4, r26
   10ad8:	61 2c       	mov	r6, r1
   10ada:	71 2c       	mov	r7, r1
   10adc:	43 01       	movw	r8, r6
   10ade:	ad 84       	ldd	r10, Y+13	; 0x0d
   10ae0:	be 84       	ldd	r11, Y+14	; 0x0e
   10ae2:	cf 84       	ldd	r12, Y+15	; 0x0f
   10ae4:	d8 88       	ldd	r13, Y+16	; 0x10
   10ae6:	e9 88       	ldd	r14, Y+17	; 0x11
   10ae8:	fa 88       	ldd	r15, Y+18	; 0x12
   10aea:	0b 89       	ldd	r16, Y+19	; 0x13
   10aec:	1c 89       	ldd	r17, Y+20	; 0x14
   10aee:	22 2d       	mov	r18, r2
   10af0:	33 2d       	mov	r19, r3
   10af2:	44 2d       	mov	r20, r4
   10af4:	55 2d       	mov	r21, r5
   10af6:	66 2d       	mov	r22, r6
   10af8:	77 2d       	mov	r23, r7
   10afa:	88 2d       	mov	r24, r8
   10afc:	99 2d       	mov	r25, r9
   10afe:	0f 94 65 2d 	call	0x25aca	; 0x25aca <__muldi3>
   10b02:	22 2e       	mov	r2, r18
   10b04:	33 2e       	mov	r3, r19
   10b06:	44 2e       	mov	r4, r20
   10b08:	55 2e       	mov	r5, r21
   10b0a:	66 2e       	mov	r6, r22
   10b0c:	77 2e       	mov	r7, r23
   10b0e:	88 2e       	mov	r8, r24
   10b10:	99 2e       	mov	r9, r25
   10b12:	a2 2c       	mov	r10, r2
   10b14:	b3 2c       	mov	r11, r3
   10b16:	c4 2c       	mov	r12, r4
   10b18:	d5 2c       	mov	r13, r5
   10b1a:	e6 2c       	mov	r14, r6
   10b1c:	f7 2c       	mov	r15, r7
   10b1e:	08 2d       	mov	r16, r8
   10b20:	19 2d       	mov	r17, r9
   10b22:	2a 2d       	mov	r18, r10
   10b24:	3b 2d       	mov	r19, r11
   10b26:	4c 2d       	mov	r20, r12
   10b28:	5d 2d       	mov	r21, r13
   10b2a:	6e 2d       	mov	r22, r14
   10b2c:	7f 2d       	mov	r23, r15
   10b2e:	80 2f       	mov	r24, r16
   10b30:	91 2f       	mov	r25, r17
   10b32:	05 e1       	ldi	r16, 0x15	; 21
   10b34:	0f 94 99 2e 	call	0x25d32	; 0x25d32 <__ashrdi3>
   10b38:	a2 2e       	mov	r10, r18
   10b3a:	b3 2e       	mov	r11, r19
   10b3c:	c4 2e       	mov	r12, r20
   10b3e:	d5 2e       	mov	r13, r21
   10b40:	e6 2e       	mov	r14, r22
   10b42:	f7 2e       	mov	r15, r23
   10b44:	08 2f       	mov	r16, r24
   10b46:	19 2f       	mov	r17, r25
   10b48:	2a 2d       	mov	r18, r10
   10b4a:	3b 2d       	mov	r19, r11
   10b4c:	4c 2d       	mov	r20, r12
   10b4e:	5d 2d       	mov	r21, r13
   10b50:	6e 2d       	mov	r22, r14
   10b52:	7f 2d       	mov	r23, r15
   10b54:	80 2f       	mov	r24, r16
   10b56:	91 2f       	mov	r25, r17
   10b58:	ad 80       	ldd	r10, Y+5	; 0x05
   10b5a:	be 80       	ldd	r11, Y+6	; 0x06
   10b5c:	cf 80       	ldd	r12, Y+7	; 0x07
   10b5e:	d8 84       	ldd	r13, Y+8	; 0x08
   10b60:	e9 84       	ldd	r14, Y+9	; 0x09
   10b62:	fa 84       	ldd	r15, Y+10	; 0x0a
   10b64:	0b 85       	ldd	r16, Y+11	; 0x0b
   10b66:	1c 85       	ldd	r17, Y+12	; 0x0c
   10b68:	0f 94 cc 2e 	call	0x25d98	; 0x25d98 <__subdi3>
   10b6c:	a2 2e       	mov	r10, r18
   10b6e:	b3 2e       	mov	r11, r19
   10b70:	c4 2e       	mov	r12, r20
   10b72:	d5 2e       	mov	r13, r21
   10b74:	e6 2e       	mov	r14, r22
   10b76:	f7 2e       	mov	r15, r23
   10b78:	08 2f       	mov	r16, r24
   10b7a:	19 2f       	mov	r17, r25
   10b7c:	2a 2d       	mov	r18, r10
   10b7e:	3b 2d       	mov	r19, r11
   10b80:	4c 2d       	mov	r20, r12
   10b82:	5d 2d       	mov	r21, r13
   10b84:	6e 2d       	mov	r22, r14
   10b86:	7f 2d       	mov	r23, r15
   10b88:	80 2f       	mov	r24, r16
   10b8a:	91 2f       	mov	r25, r17
   10b8c:	0f e0       	ldi	r16, 0x0F	; 15
   10b8e:	0f 94 99 2e 	call	0x25d32	; 0x25d32 <__ashrdi3>
   10b92:	a2 2e       	mov	r10, r18
   10b94:	b3 2e       	mov	r11, r19
   10b96:	c4 2e       	mov	r12, r20
   10b98:	d5 2e       	mov	r13, r21
   10b9a:	e6 2e       	mov	r14, r22
   10b9c:	f7 2e       	mov	r15, r23
   10b9e:	08 2f       	mov	r16, r24
   10ba0:	19 2f       	mov	r17, r25
   10ba2:	ce 01       	movw	r24, r28
   10ba4:	ce 96       	adiw	r24, 0x3e	; 62
   10ba6:	fc 01       	movw	r30, r24
   10ba8:	a0 82       	st	Z, r10
   10baa:	b1 82       	std	Z+1, r11	; 0x01
   10bac:	c2 82       	std	Z+2, r12	; 0x02
   10bae:	d3 82       	std	Z+3, r13	; 0x03

		/* Store data and calculate QNH within valid data range, only */
		if ((-3000 < temp) && (temp < 8000) && (30000L < l_p) && (l_p < 120000L)) {
   10bb0:	89 81       	ldd	r24, Y+1	; 0x01
   10bb2:	9a 81       	ldd	r25, Y+2	; 0x02
   10bb4:	ab 81       	ldd	r26, Y+3	; 0x03
   10bb6:	bc 81       	ldd	r27, Y+4	; 0x04
   10bb8:	89 34       	cpi	r24, 0x49	; 73
   10bba:	94 4f       	sbci	r25, 0xF4	; 244
   10bbc:	af 4f       	sbci	r26, 0xFF	; 255
   10bbe:	bf 4f       	sbci	r27, 0xFF	; 255
   10bc0:	0c f4       	brge	.+2      	; 0x10bc4 <task_twi1_baro+0xa46>
   10bc2:	5a c1       	rjmp	.+692    	; 0x10e78 <task_twi1_baro+0xcfa>
   10bc4:	89 81       	ldd	r24, Y+1	; 0x01
   10bc6:	9a 81       	ldd	r25, Y+2	; 0x02
   10bc8:	ab 81       	ldd	r26, Y+3	; 0x03
   10bca:	bc 81       	ldd	r27, Y+4	; 0x04
   10bcc:	80 34       	cpi	r24, 0x40	; 64
   10bce:	9f 41       	sbci	r25, 0x1F	; 31
   10bd0:	a1 05       	cpc	r26, r1
   10bd2:	b1 05       	cpc	r27, r1
   10bd4:	0c f0       	brlt	.+2      	; 0x10bd8 <task_twi1_baro+0xa5a>
   10bd6:	50 c1       	rjmp	.+672    	; 0x10e78 <task_twi1_baro+0xcfa>
   10bd8:	ce 01       	movw	r24, r28
   10bda:	ce 96       	adiw	r24, 0x3e	; 62
   10bdc:	fc 01       	movw	r30, r24
   10bde:	80 81       	ld	r24, Z
   10be0:	91 81       	ldd	r25, Z+1	; 0x01
   10be2:	a2 81       	ldd	r26, Z+2	; 0x02
   10be4:	b3 81       	ldd	r27, Z+3	; 0x03
   10be6:	81 33       	cpi	r24, 0x31	; 49
   10be8:	95 47       	sbci	r25, 0x75	; 117
   10bea:	a1 05       	cpc	r26, r1
   10bec:	b1 05       	cpc	r27, r1
   10bee:	0c f4       	brge	.+2      	; 0x10bf2 <task_twi1_baro+0xa74>
   10bf0:	43 c1       	rjmp	.+646    	; 0x10e78 <task_twi1_baro+0xcfa>
   10bf2:	ce 01       	movw	r24, r28
   10bf4:	ce 96       	adiw	r24, 0x3e	; 62
   10bf6:	fc 01       	movw	r30, r24
   10bf8:	80 81       	ld	r24, Z
   10bfa:	91 81       	ldd	r25, Z+1	; 0x01
   10bfc:	a2 81       	ldd	r26, Z+2	; 0x02
   10bfe:	b3 81       	ldd	r27, Z+3	; 0x03
   10c00:	80 3c       	cpi	r24, 0xC0	; 192
   10c02:	94 4d       	sbci	r25, 0xD4	; 212
   10c04:	a1 40       	sbci	r26, 0x01	; 1
   10c06:	b1 05       	cpc	r27, r1
   10c08:	0c f0       	brlt	.+2      	; 0x10c0c <task_twi1_baro+0xa8e>
   10c0a:	36 c1       	rjmp	.+620    	; 0x10e78 <task_twi1_baro+0xcfa>
			/* Setting the global values */
			{
				irqflags_t flags = cpu_irq_save();
   10c0c:	8e 01       	movw	r16, r28
   10c0e:	0e 5b       	subi	r16, 0xBE	; 190
   10c10:	1f 4f       	sbci	r17, 0xFF	; 255
   10c12:	0e 94 b4 5c 	call	0xb968	; 0xb968 <cpu_irq_save>
   10c16:	f8 01       	movw	r30, r16
   10c18:	80 83       	st	Z, r24
				g_twi1_baro_temp_100	= temp;
   10c1a:	89 81       	ldd	r24, Y+1	; 0x01
   10c1c:	9a 81       	ldd	r25, Y+2	; 0x02
   10c1e:	ab 81       	ldd	r26, Y+3	; 0x03
   10c20:	bc 81       	ldd	r27, Y+4	; 0x04
   10c22:	80 93 d3 29 	sts	0x29D3, r24	; 0x8029d3 <g_twi1_baro_temp_100>
   10c26:	90 93 d4 29 	sts	0x29D4, r25	; 0x8029d4 <g_twi1_baro_temp_100+0x1>
   10c2a:	a0 93 d5 29 	sts	0x29D5, r26	; 0x8029d5 <g_twi1_baro_temp_100+0x2>
   10c2e:	b0 93 d6 29 	sts	0x29D6, r27	; 0x8029d6 <g_twi1_baro_temp_100+0x3>
				g_twi1_baro_p_100		= l_p;
   10c32:	ce 01       	movw	r24, r28
   10c34:	ce 96       	adiw	r24, 0x3e	; 62
   10c36:	fc 01       	movw	r30, r24
   10c38:	80 81       	ld	r24, Z
   10c3a:	91 81       	ldd	r25, Z+1	; 0x01
   10c3c:	a2 81       	ldd	r26, Z+2	; 0x02
   10c3e:	b3 81       	ldd	r27, Z+3	; 0x03
   10c40:	80 93 d7 29 	sts	0x29D7, r24	; 0x8029d7 <g_twi1_baro_p_100>
   10c44:	90 93 d8 29 	sts	0x29D8, r25	; 0x8029d8 <g_twi1_baro_p_100+0x1>
   10c48:	a0 93 d9 29 	sts	0x29D9, r26	; 0x8029d9 <g_twi1_baro_p_100+0x2>
   10c4c:	b0 93 da 29 	sts	0x29DA, r27	; 0x8029da <g_twi1_baro_p_100+0x3>
				cpu_irq_restore(flags);
   10c50:	ce 01       	movw	r24, r28
   10c52:	8e 5b       	subi	r24, 0xBE	; 190
   10c54:	9f 4f       	sbci	r25, 0xFF	; 255
   10c56:	fc 01       	movw	r30, r24
   10c58:	80 81       	ld	r24, Z
   10c5a:	0e 94 c4 5c 	call	0xb988	; 0xb988 <cpu_irq_restore>
			}

			irqflags_t flags = cpu_irq_save();
   10c5e:	8e 01       	movw	r16, r28
   10c60:	0d 5b       	subi	r16, 0xBD	; 189
   10c62:	1f 4f       	sbci	r17, 0xFF	; 255
   10c64:	0e 94 b4 5c 	call	0xb968	; 0xb968 <cpu_irq_save>
   10c68:	f8 01       	movw	r30, r16
   10c6a:	80 83       	st	Z, r24
			int16_t l_qnh_height_m			= g_qnh_height_m;
   10c6c:	ce 01       	movw	r24, r28
   10c6e:	8c 5b       	subi	r24, 0xBC	; 188
   10c70:	9f 4f       	sbci	r25, 0xFF	; 255
   10c72:	20 91 6a 2a 	lds	r18, 0x2A6A	; 0x802a6a <g_qnh_height_m>
   10c76:	30 91 6b 2a 	lds	r19, 0x2A6B	; 0x802a6b <g_qnh_height_m+0x1>
   10c7a:	fc 01       	movw	r30, r24
   10c7c:	20 83       	st	Z, r18
   10c7e:	31 83       	std	Z+1, r19	; 0x01
			int32_t l_twi1_baro_temp_100	= g_twi1_baro_temp_100;
   10c80:	9e 01       	movw	r18, r28
   10c82:	2a 5b       	subi	r18, 0xBA	; 186
   10c84:	3f 4f       	sbci	r19, 0xFF	; 255
   10c86:	80 91 d3 29 	lds	r24, 0x29D3	; 0x8029d3 <g_twi1_baro_temp_100>
   10c8a:	90 91 d4 29 	lds	r25, 0x29D4	; 0x8029d4 <g_twi1_baro_temp_100+0x1>
   10c8e:	a0 91 d5 29 	lds	r26, 0x29D5	; 0x8029d5 <g_twi1_baro_temp_100+0x2>
   10c92:	b0 91 d6 29 	lds	r27, 0x29D6	; 0x8029d6 <g_twi1_baro_temp_100+0x3>
   10c96:	f9 01       	movw	r30, r18
   10c98:	80 83       	st	Z, r24
   10c9a:	91 83       	std	Z+1, r25	; 0x01
   10c9c:	a2 83       	std	Z+2, r26	; 0x02
   10c9e:	b3 83       	std	Z+3, r27	; 0x03
			cpu_irq_restore(flags);
   10ca0:	ce 01       	movw	r24, r28
   10ca2:	8d 5b       	subi	r24, 0xBD	; 189
   10ca4:	9f 4f       	sbci	r25, 0xFF	; 255
   10ca6:	fc 01       	movw	r30, r24
   10ca8:	80 81       	ld	r24, Z
   10caa:	0e 94 c4 5c 	call	0xb988	; 0xb988 <cpu_irq_restore>

			/* A valid height value (3D navigation) seems to be access able */
			if (s_p != l_p) {
   10cae:	20 91 66 24 	lds	r18, 0x2466	; 0x802466 <s_p.8304>
   10cb2:	30 91 67 24 	lds	r19, 0x2467	; 0x802467 <s_p.8304+0x1>
   10cb6:	40 91 68 24 	lds	r20, 0x2468	; 0x802468 <s_p.8304+0x2>
   10cba:	50 91 69 24 	lds	r21, 0x2469	; 0x802469 <s_p.8304+0x3>
   10cbe:	ce 01       	movw	r24, r28
   10cc0:	ce 96       	adiw	r24, 0x3e	; 62
   10cc2:	fc 01       	movw	r30, r24
   10cc4:	80 81       	ld	r24, Z
   10cc6:	91 81       	ldd	r25, Z+1	; 0x01
   10cc8:	a2 81       	ldd	r26, Z+2	; 0x02
   10cca:	b3 81       	ldd	r27, Z+3	; 0x03
   10ccc:	28 17       	cp	r18, r24
   10cce:	39 07       	cpc	r19, r25
   10cd0:	4a 07       	cpc	r20, r26
   10cd2:	5b 07       	cpc	r21, r27
   10cd4:	09 f4       	brne	.+2      	; 0x10cd8 <task_twi1_baro+0xb5a>
   10cd6:	d0 c0       	rjmp	.+416    	; 0x10e78 <task_twi1_baro+0xcfa>
				float a_m_h		= 0.0065f * l_qnh_height_m;
   10cd8:	ce 01       	movw	r24, r28
   10cda:	8c 5b       	subi	r24, 0xBC	; 188
   10cdc:	9f 4f       	sbci	r25, 0xFF	; 255
   10cde:	fc 01       	movw	r30, r24
   10ce0:	80 81       	ld	r24, Z
   10ce2:	91 81       	ldd	r25, Z+1	; 0x01
   10ce4:	09 2e       	mov	r0, r25
   10ce6:	00 0c       	add	r0, r0
   10ce8:	aa 0b       	sbc	r26, r26
   10cea:	bb 0b       	sbc	r27, r27
   10cec:	bc 01       	movw	r22, r24
   10cee:	cd 01       	movw	r24, r26
   10cf0:	0f 94 e9 25 	call	0x24bd2	; 0x24bd2 <__floatsisf>
   10cf4:	dc 01       	movw	r26, r24
   10cf6:	cb 01       	movw	r24, r22
   10cf8:	8e 01       	movw	r16, r28
   10cfa:	06 5b       	subi	r16, 0xB6	; 182
   10cfc:	1f 4f       	sbci	r17, 0xFF	; 255
   10cfe:	24 ef       	ldi	r18, 0xF4	; 244
   10d00:	3d ef       	ldi	r19, 0xFD	; 253
   10d02:	44 ed       	ldi	r20, 0xD4	; 212
   10d04:	5b e3       	ldi	r21, 0x3B	; 59
   10d06:	bc 01       	movw	r22, r24
   10d08:	cd 01       	movw	r24, r26
   10d0a:	0f 94 69 27 	call	0x24ed2	; 0x24ed2 <__mulsf3>
   10d0e:	dc 01       	movw	r26, r24
   10d10:	cb 01       	movw	r24, r22
   10d12:	f8 01       	movw	r30, r16
   10d14:	80 83       	st	Z, r24
   10d16:	91 83       	std	Z+1, r25	; 0x01
   10d18:	a2 83       	std	Z+2, r26	; 0x02
   10d1a:	b3 83       	std	Z+3, r27	; 0x03
				float Th0		= C_0DEGC_K + (l_twi1_baro_temp_100 / 100.f);
   10d1c:	ce 01       	movw	r24, r28
   10d1e:	8a 5b       	subi	r24, 0xBA	; 186
   10d20:	9f 4f       	sbci	r25, 0xFF	; 255
   10d22:	fc 01       	movw	r30, r24
   10d24:	60 81       	ld	r22, Z
   10d26:	71 81       	ldd	r23, Z+1	; 0x01
   10d28:	82 81       	ldd	r24, Z+2	; 0x02
   10d2a:	93 81       	ldd	r25, Z+3	; 0x03
   10d2c:	0f 94 e9 25 	call	0x24bd2	; 0x24bd2 <__floatsisf>
   10d30:	dc 01       	movw	r26, r24
   10d32:	cb 01       	movw	r24, r22
   10d34:	20 e0       	ldi	r18, 0x00	; 0
   10d36:	30 e0       	ldi	r19, 0x00	; 0
   10d38:	48 ec       	ldi	r20, 0xC8	; 200
   10d3a:	52 e4       	ldi	r21, 0x42	; 66
   10d3c:	bc 01       	movw	r22, r24
   10d3e:	cd 01       	movw	r24, r26
   10d40:	0f 94 14 25 	call	0x24a28	; 0x24a28 <__divsf3>
   10d44:	dc 01       	movw	r26, r24
   10d46:	cb 01       	movw	r24, r22
   10d48:	8e 01       	movw	r16, r28
   10d4a:	02 5b       	subi	r16, 0xB2	; 178
   10d4c:	1f 4f       	sbci	r17, 0xFF	; 255
   10d4e:	23 e3       	ldi	r18, 0x33	; 51
   10d50:	33 e9       	ldi	r19, 0x93	; 147
   10d52:	48 e8       	ldi	r20, 0x88	; 136
   10d54:	53 e4       	ldi	r21, 0x43	; 67
   10d56:	bc 01       	movw	r22, r24
   10d58:	cd 01       	movw	r24, r26
   10d5a:	0f 94 a9 24 	call	0x24952	; 0x24952 <__addsf3>
   10d5e:	dc 01       	movw	r26, r24
   10d60:	cb 01       	movw	r24, r22
   10d62:	f8 01       	movw	r30, r16
   10d64:	80 83       	st	Z, r24
   10d66:	91 83       	std	Z+1, r25	; 0x01
   10d68:	a2 83       	std	Z+2, r26	; 0x02
   10d6a:	b3 83       	std	Z+3, r27	; 0x03
				float term		= 1.f + (a_m_h / Th0);
   10d6c:	ce 01       	movw	r24, r28
   10d6e:	86 5b       	subi	r24, 0xB6	; 182
   10d70:	9f 4f       	sbci	r25, 0xFF	; 255
   10d72:	9e 01       	movw	r18, r28
   10d74:	22 5b       	subi	r18, 0xB2	; 178
   10d76:	3f 4f       	sbci	r19, 0xFF	; 255
   10d78:	f9 01       	movw	r30, r18
   10d7a:	20 81       	ld	r18, Z
   10d7c:	31 81       	ldd	r19, Z+1	; 0x01
   10d7e:	42 81       	ldd	r20, Z+2	; 0x02
   10d80:	53 81       	ldd	r21, Z+3	; 0x03
   10d82:	fc 01       	movw	r30, r24
   10d84:	60 81       	ld	r22, Z
   10d86:	71 81       	ldd	r23, Z+1	; 0x01
   10d88:	82 81       	ldd	r24, Z+2	; 0x02
   10d8a:	93 81       	ldd	r25, Z+3	; 0x03
   10d8c:	0f 94 14 25 	call	0x24a28	; 0x24a28 <__divsf3>
   10d90:	dc 01       	movw	r26, r24
   10d92:	cb 01       	movw	r24, r22
   10d94:	8e 01       	movw	r16, r28
   10d96:	0e 5a       	subi	r16, 0xAE	; 174
   10d98:	1f 4f       	sbci	r17, 0xFF	; 255
   10d9a:	20 e0       	ldi	r18, 0x00	; 0
   10d9c:	30 e0       	ldi	r19, 0x00	; 0
   10d9e:	40 e8       	ldi	r20, 0x80	; 128
   10da0:	5f e3       	ldi	r21, 0x3F	; 63
   10da2:	bc 01       	movw	r22, r24
   10da4:	cd 01       	movw	r24, r26
   10da6:	0f 94 a9 24 	call	0x24952	; 0x24952 <__addsf3>
   10daa:	dc 01       	movw	r26, r24
   10dac:	cb 01       	movw	r24, r22
   10dae:	f8 01       	movw	r30, r16
   10db0:	80 83       	st	Z, r24
   10db2:	91 83       	std	Z+1, r25	; 0x01
   10db4:	a2 83       	std	Z+2, r26	; 0x02
   10db6:	b3 83       	std	Z+3, r27	; 0x03
				l_p_h			= l_p * pow(term, 5.255f);
   10db8:	ce 01       	movw	r24, r28
   10dba:	ce 96       	adiw	r24, 0x3e	; 62
   10dbc:	fc 01       	movw	r30, r24
   10dbe:	60 81       	ld	r22, Z
   10dc0:	71 81       	ldd	r23, Z+1	; 0x01
   10dc2:	82 81       	ldd	r24, Z+2	; 0x02
   10dc4:	93 81       	ldd	r25, Z+3	; 0x03
   10dc6:	0f 94 e9 25 	call	0x24bd2	; 0x24bd2 <__floatsisf>
   10dca:	6b 01       	movw	r12, r22
   10dcc:	7c 01       	movw	r14, r24
   10dce:	ce 01       	movw	r24, r28
   10dd0:	8e 5a       	subi	r24, 0xAE	; 174
   10dd2:	9f 4f       	sbci	r25, 0xFF	; 255
   10dd4:	fc 01       	movw	r30, r24
   10dd6:	80 81       	ld	r24, Z
   10dd8:	91 81       	ldd	r25, Z+1	; 0x01
   10dda:	a2 81       	ldd	r26, Z+2	; 0x02
   10ddc:	b3 81       	ldd	r27, Z+3	; 0x03
   10dde:	26 ef       	ldi	r18, 0xF6	; 246
   10de0:	38 e2       	ldi	r19, 0x28	; 40
   10de2:	48 ea       	ldi	r20, 0xA8	; 168
   10de4:	50 e4       	ldi	r21, 0x40	; 64
   10de6:	bc 01       	movw	r22, r24
   10de8:	cd 01       	movw	r24, r26
   10dea:	0f 94 cc 27 	call	0x24f98	; 0x24f98 <pow>
   10dee:	dc 01       	movw	r26, r24
   10df0:	cb 01       	movw	r24, r22
   10df2:	9c 01       	movw	r18, r24
   10df4:	ad 01       	movw	r20, r26
   10df6:	c7 01       	movw	r24, r14
   10df8:	b6 01       	movw	r22, r12
   10dfa:	0f 94 69 27 	call	0x24ed2	; 0x24ed2 <__mulsf3>
   10dfe:	dc 01       	movw	r26, r24
   10e00:	cb 01       	movw	r24, r22
   10e02:	8e 01       	movw	r16, r28
   10e04:	0a 5a       	subi	r16, 0xAA	; 170
   10e06:	1f 4f       	sbci	r17, 0xFF	; 255
   10e08:	bc 01       	movw	r22, r24
   10e0a:	cd 01       	movw	r24, r26
   10e0c:	0f 94 b6 25 	call	0x24b6c	; 0x24b6c <__fixsfsi>
   10e10:	dc 01       	movw	r26, r24
   10e12:	cb 01       	movw	r24, r22
   10e14:	f8 01       	movw	r30, r16
   10e16:	80 83       	st	Z, r24
   10e18:	91 83       	std	Z+1, r25	; 0x01
   10e1a:	a2 83       	std	Z+2, r26	; 0x02
   10e1c:	b3 83       	std	Z+3, r27	; 0x03

				/* Setting the global values */
				{
					irqflags_t flags = cpu_irq_save();
   10e1e:	8e 01       	movw	r16, r28
   10e20:	06 5a       	subi	r16, 0xA6	; 166
   10e22:	1f 4f       	sbci	r17, 0xFF	; 255
   10e24:	0e 94 b4 5c 	call	0xb968	; 0xb968 <cpu_irq_save>
   10e28:	f8 01       	movw	r30, r16
   10e2a:	80 83       	st	Z, r24
					g_qnh_p_h_100 = l_p_h;
   10e2c:	ce 01       	movw	r24, r28
   10e2e:	8a 5a       	subi	r24, 0xAA	; 170
   10e30:	9f 4f       	sbci	r25, 0xFF	; 255
   10e32:	fc 01       	movw	r30, r24
   10e34:	80 81       	ld	r24, Z
   10e36:	91 81       	ldd	r25, Z+1	; 0x01
   10e38:	a2 81       	ldd	r26, Z+2	; 0x02
   10e3a:	b3 81       	ldd	r27, Z+3	; 0x03
   10e3c:	80 93 6c 2a 	sts	0x2A6C, r24	; 0x802a6c <g_qnh_p_h_100>
   10e40:	90 93 6d 2a 	sts	0x2A6D, r25	; 0x802a6d <g_qnh_p_h_100+0x1>
   10e44:	a0 93 6e 2a 	sts	0x2A6E, r26	; 0x802a6e <g_qnh_p_h_100+0x2>
   10e48:	b0 93 6f 2a 	sts	0x2A6F, r27	; 0x802a6f <g_qnh_p_h_100+0x3>
					cpu_irq_restore(flags);
   10e4c:	ce 01       	movw	r24, r28
   10e4e:	86 5a       	subi	r24, 0xA6	; 166
   10e50:	9f 4f       	sbci	r25, 0xFF	; 255
   10e52:	fc 01       	movw	r30, r24
   10e54:	80 81       	ld	r24, Z
   10e56:	0e 94 c4 5c 	call	0xb988	; 0xb988 <cpu_irq_restore>
				}

				s_p = l_p;
   10e5a:	ce 01       	movw	r24, r28
   10e5c:	ce 96       	adiw	r24, 0x3e	; 62
   10e5e:	fc 01       	movw	r30, r24
   10e60:	80 81       	ld	r24, Z
   10e62:	91 81       	ldd	r25, Z+1	; 0x01
   10e64:	a2 81       	ldd	r26, Z+2	; 0x02
   10e66:	b3 81       	ldd	r27, Z+3	; 0x03
   10e68:	80 93 66 24 	sts	0x2466, r24	; 0x802466 <s_p.8304>
   10e6c:	90 93 67 24 	sts	0x2467, r25	; 0x802467 <s_p.8304+0x1>
   10e70:	a0 93 68 24 	sts	0x2468, r26	; 0x802468 <s_p.8304+0x2>
   10e74:	b0 93 69 24 	sts	0x2469, r27	; 0x802469 <s_p.8304+0x3>
			}
		}
	}
}
   10e78:	00 00       	nop
   10e7a:	c2 56       	subi	r28, 0x62	; 98
   10e7c:	df 4f       	sbci	r29, 0xFF	; 255
   10e7e:	cd bf       	out	0x3d, r28	; 61
   10e80:	de bf       	out	0x3e, r29	; 62
   10e82:	df 91       	pop	r29
   10e84:	cf 91       	pop	r28
   10e86:	1f 91       	pop	r17
   10e88:	0f 91       	pop	r16
   10e8a:	ff 90       	pop	r15
   10e8c:	ef 90       	pop	r14
   10e8e:	df 90       	pop	r13
   10e90:	cf 90       	pop	r12
   10e92:	bf 90       	pop	r11
   10e94:	af 90       	pop	r10
   10e96:	9f 90       	pop	r9
   10e98:	8f 90       	pop	r8
   10e9a:	7f 90       	pop	r7
   10e9c:	6f 90       	pop	r6
   10e9e:	5f 90       	pop	r5
   10ea0:	4f 90       	pop	r4
   10ea2:	3f 90       	pop	r3
   10ea4:	2f 90       	pop	r2
   10ea6:	08 95       	ret

00010ea8 <task_twi2_lcd_cls>:
	}
}
#endif

void task_twi2_lcd_cls(void)
{
   10ea8:	2f 92       	push	r2
   10eaa:	3f 92       	push	r3
   10eac:	4f 92       	push	r4
   10eae:	5f 92       	push	r5
   10eb0:	6f 92       	push	r6
   10eb2:	7f 92       	push	r7
   10eb4:	8f 92       	push	r8
   10eb6:	9f 92       	push	r9
   10eb8:	af 92       	push	r10
   10eba:	bf 92       	push	r11
   10ebc:	cf 92       	push	r12
   10ebe:	df 92       	push	r13
   10ec0:	ef 92       	push	r14
   10ec2:	ff 92       	push	r15
   10ec4:	0f 93       	push	r16
   10ec6:	1f 93       	push	r17
   10ec8:	cf 93       	push	r28
   10eca:	df 93       	push	r29
   10ecc:	cd b7       	in	r28, 0x3d	; 61
   10ece:	de b7       	in	r29, 0x3e	; 62
	if (twi2_waitUntilReady(true)) {
   10ed0:	81 e0       	ldi	r24, 0x01	; 1
   10ed2:	0e 94 a3 61 	call	0xc346	; 0xc346 <twi2_waitUntilReady>
   10ed6:	88 23       	and	r24, r24
   10ed8:	09 f4       	brne	.+2      	; 0x10edc <task_twi2_lcd_cls+0x34>
   10eda:	7b c0       	rjmp	.+246    	; 0x10fd2 <task_twi2_lcd_cls+0x12a>
		g_twi2_packet.addr[0] = TWI_SMART_LCD_CMD_CLS;
   10edc:	81 e1       	ldi	r24, 0x11	; 17
   10ede:	80 93 2f 20 	sts	0x202F, r24	; 0x80202f <g_twi2_packet+0x1>
		g_twi2_packet.length = 0;
   10ee2:	10 92 36 20 	sts	0x2036, r1	; 0x802036 <g_twi2_packet+0x8>
   10ee6:	10 92 37 20 	sts	0x2037, r1	; 0x802037 <g_twi2_packet+0x9>
		twi_master_write(&TWI2_MASTER, &g_twi2_packet);
   10eea:	6e e2       	ldi	r22, 0x2E	; 46
   10eec:	70 e2       	ldi	r23, 0x20	; 32
   10eee:	80 e8       	ldi	r24, 0x80	; 128
   10ef0:	94 e0       	ldi	r25, 0x04	; 4
   10ef2:	0e 94 04 5f 	call	0xbe08	; 0xbe08 <twi_master_write>
		delay_us(TWI_SMART_LCD_DEVICE_SIMPLE_DELAY_MIN_US);
   10ef6:	0e 94 a1 5d 	call	0xbb42	; 0xbb42 <sysclk_get_cpu_hz>
   10efa:	dc 01       	movw	r26, r24
   10efc:	cb 01       	movw	r24, r22
   10efe:	1c 01       	movw	r2, r24
   10f00:	2d 01       	movw	r4, r26
   10f02:	61 2c       	mov	r6, r1
   10f04:	71 2c       	mov	r7, r1
   10f06:	43 01       	movw	r8, r6
   10f08:	0f 2e       	mov	r0, r31
   10f0a:	f6 e0       	ldi	r31, 0x06	; 6
   10f0c:	af 2e       	mov	r10, r31
   10f0e:	f0 2d       	mov	r31, r0
   10f10:	b1 2c       	mov	r11, r1
   10f12:	c1 2c       	mov	r12, r1
   10f14:	d1 2c       	mov	r13, r1
   10f16:	e1 2c       	mov	r14, r1
   10f18:	f1 2c       	mov	r15, r1
   10f1a:	00 e0       	ldi	r16, 0x00	; 0
   10f1c:	10 e0       	ldi	r17, 0x00	; 0
   10f1e:	22 2d       	mov	r18, r2
   10f20:	33 2d       	mov	r19, r3
   10f22:	44 2d       	mov	r20, r4
   10f24:	55 2d       	mov	r21, r5
   10f26:	66 2d       	mov	r22, r6
   10f28:	77 2d       	mov	r23, r7
   10f2a:	88 2d       	mov	r24, r8
   10f2c:	99 2d       	mov	r25, r9
   10f2e:	0f 94 e3 2d 	call	0x25bc6	; 0x25bc6 <__udivdi3>
   10f32:	22 2e       	mov	r2, r18
   10f34:	33 2e       	mov	r3, r19
   10f36:	44 2e       	mov	r4, r20
   10f38:	55 2e       	mov	r5, r21
   10f3a:	66 2e       	mov	r6, r22
   10f3c:	77 2e       	mov	r7, r23
   10f3e:	88 2e       	mov	r8, r24
   10f40:	99 2e       	mov	r9, r25
   10f42:	a2 2c       	mov	r10, r2
   10f44:	b3 2c       	mov	r11, r3
   10f46:	c4 2c       	mov	r12, r4
   10f48:	d5 2c       	mov	r13, r5
   10f4a:	e6 2c       	mov	r14, r6
   10f4c:	f7 2c       	mov	r15, r7
   10f4e:	08 2d       	mov	r16, r8
   10f50:	19 2d       	mov	r17, r9
   10f52:	2a 2d       	mov	r18, r10
   10f54:	3b 2d       	mov	r19, r11
   10f56:	4c 2d       	mov	r20, r12
   10f58:	5d 2d       	mov	r21, r13
   10f5a:	6e 2d       	mov	r22, r14
   10f5c:	7f 2d       	mov	r23, r15
   10f5e:	80 2f       	mov	r24, r16
   10f60:	91 2f       	mov	r25, r17
   10f62:	21 5c       	subi	r18, 0xC1	; 193
   10f64:	3d 4b       	sbci	r19, 0xBD	; 189
   10f66:	40 4f       	sbci	r20, 0xF0	; 240
   10f68:	5f 4f       	sbci	r21, 0xFF	; 255
   10f6a:	6f 4f       	sbci	r22, 0xFF	; 255
   10f6c:	7f 4f       	sbci	r23, 0xFF	; 255
   10f6e:	8f 4f       	sbci	r24, 0xFF	; 255
   10f70:	9f 4f       	sbci	r25, 0xFF	; 255
   10f72:	a2 2e       	mov	r10, r18
   10f74:	b3 2e       	mov	r11, r19
   10f76:	c4 2e       	mov	r12, r20
   10f78:	d5 2e       	mov	r13, r21
   10f7a:	e6 2e       	mov	r14, r22
   10f7c:	f7 2e       	mov	r15, r23
   10f7e:	08 2f       	mov	r16, r24
   10f80:	19 2f       	mov	r17, r25
   10f82:	2a 2d       	mov	r18, r10
   10f84:	3b 2d       	mov	r19, r11
   10f86:	4c 2d       	mov	r20, r12
   10f88:	5d 2d       	mov	r21, r13
   10f8a:	6e 2d       	mov	r22, r14
   10f8c:	7f 2d       	mov	r23, r15
   10f8e:	80 2f       	mov	r24, r16
   10f90:	91 2f       	mov	r25, r17
   10f92:	0f 94 24 26 	call	0x24c48	; 0x24c48 <__floatundisf>
   10f96:	dc 01       	movw	r26, r24
   10f98:	cb 01       	movw	r24, r22
   10f9a:	20 e0       	ldi	r18, 0x00	; 0
   10f9c:	34 e2       	ldi	r19, 0x24	; 36
   10f9e:	44 e7       	ldi	r20, 0x74	; 116
   10fa0:	59 e4       	ldi	r21, 0x49	; 73
   10fa2:	bc 01       	movw	r22, r24
   10fa4:	cd 01       	movw	r24, r26
   10fa6:	0f 94 14 25 	call	0x24a28	; 0x24a28 <__divsf3>
   10faa:	dc 01       	movw	r26, r24
   10fac:	cb 01       	movw	r24, r22
   10fae:	bc 01       	movw	r22, r24
   10fb0:	cd 01       	movw	r24, r26
   10fb2:	0f 94 81 25 	call	0x24b02	; 0x24b02 <__fixunssfdi>
   10fb6:	a2 2e       	mov	r10, r18
   10fb8:	b3 2e       	mov	r11, r19
   10fba:	c4 2e       	mov	r12, r20
   10fbc:	d5 2e       	mov	r13, r21
   10fbe:	e6 2e       	mov	r14, r22
   10fc0:	f7 2e       	mov	r15, r23
   10fc2:	08 2f       	mov	r16, r24
   10fc4:	19 2f       	mov	r17, r25
   10fc6:	d6 01       	movw	r26, r12
   10fc8:	c5 01       	movw	r24, r10
   10fca:	bc 01       	movw	r22, r24
   10fcc:	cd 01       	movw	r24, r26
   10fce:	0e 94 e1 5e 	call	0xbdc2	; 0xbdc2 <__portable_avr_delay_cycles>
	}
}
   10fd2:	00 00       	nop
   10fd4:	df 91       	pop	r29
   10fd6:	cf 91       	pop	r28
   10fd8:	1f 91       	pop	r17
   10fda:	0f 91       	pop	r16
   10fdc:	ff 90       	pop	r15
   10fde:	ef 90       	pop	r14
   10fe0:	df 90       	pop	r13
   10fe2:	cf 90       	pop	r12
   10fe4:	bf 90       	pop	r11
   10fe6:	af 90       	pop	r10
   10fe8:	9f 90       	pop	r9
   10fea:	8f 90       	pop	r8
   10fec:	7f 90       	pop	r7
   10fee:	6f 90       	pop	r6
   10ff0:	5f 90       	pop	r5
   10ff2:	4f 90       	pop	r4
   10ff4:	3f 90       	pop	r3
   10ff6:	2f 90       	pop	r2
   10ff8:	08 95       	ret

00010ffa <task_twi2_lcd_pos_xy>:

void task_twi2_lcd_pos_xy(uint8_t x, uint8_t y)
{
   10ffa:	2f 92       	push	r2
   10ffc:	3f 92       	push	r3
   10ffe:	4f 92       	push	r4
   11000:	5f 92       	push	r5
   11002:	6f 92       	push	r6
   11004:	7f 92       	push	r7
   11006:	8f 92       	push	r8
   11008:	9f 92       	push	r9
   1100a:	af 92       	push	r10
   1100c:	bf 92       	push	r11
   1100e:	cf 92       	push	r12
   11010:	df 92       	push	r13
   11012:	ef 92       	push	r14
   11014:	ff 92       	push	r15
   11016:	0f 93       	push	r16
   11018:	1f 93       	push	r17
   1101a:	cf 93       	push	r28
   1101c:	df 93       	push	r29
   1101e:	1f 92       	push	r1
   11020:	1f 92       	push	r1
   11022:	cd b7       	in	r28, 0x3d	; 61
   11024:	de b7       	in	r29, 0x3e	; 62
   11026:	89 83       	std	Y+1, r24	; 0x01
   11028:	6a 83       	std	Y+2, r22	; 0x02
	if (twi2_waitUntilReady(false)) {
   1102a:	80 e0       	ldi	r24, 0x00	; 0
   1102c:	0e 94 a3 61 	call	0xc346	; 0xc346 <twi2_waitUntilReady>
   11030:	88 23       	and	r24, r24
   11032:	09 f4       	brne	.+2      	; 0x11036 <task_twi2_lcd_pos_xy+0x3c>
   11034:	83 c0       	rjmp	.+262    	; 0x1113c <task_twi2_lcd_pos_xy+0x142>
		g_twi2_packet.addr[0] = TWI_SMART_LCD_CMD_SET_POS_X_Y;
   11036:	80 e2       	ldi	r24, 0x20	; 32
   11038:	80 93 2f 20 	sts	0x202F, r24	; 0x80202f <g_twi2_packet+0x1>
		g_twi2_m_data[0] = x;
   1103c:	89 81       	ldd	r24, Y+1	; 0x01
   1103e:	80 93 8b 2c 	sts	0x2C8B, r24	; 0x802c8b <g_twi2_m_data>
		g_twi2_m_data[1] = y;
   11042:	8a 81       	ldd	r24, Y+2	; 0x02
   11044:	80 93 8c 2c 	sts	0x2C8C, r24	; 0x802c8c <g_twi2_m_data+0x1>
		g_twi2_packet.length = 2;
   11048:	82 e0       	ldi	r24, 0x02	; 2
   1104a:	90 e0       	ldi	r25, 0x00	; 0
   1104c:	80 93 36 20 	sts	0x2036, r24	; 0x802036 <g_twi2_packet+0x8>
   11050:	90 93 37 20 	sts	0x2037, r25	; 0x802037 <g_twi2_packet+0x9>
		twi_master_write(&TWI2_MASTER, &g_twi2_packet);
   11054:	6e e2       	ldi	r22, 0x2E	; 46
   11056:	70 e2       	ldi	r23, 0x20	; 32
   11058:	80 e8       	ldi	r24, 0x80	; 128
   1105a:	94 e0       	ldi	r25, 0x04	; 4
   1105c:	0e 94 04 5f 	call	0xbe08	; 0xbe08 <twi_master_write>
		delay_us(TWI_SMART_LCD_DEVICE_SIMPLE_DELAY_MIN_US);
   11060:	0e 94 a1 5d 	call	0xbb42	; 0xbb42 <sysclk_get_cpu_hz>
   11064:	dc 01       	movw	r26, r24
   11066:	cb 01       	movw	r24, r22
   11068:	1c 01       	movw	r2, r24
   1106a:	2d 01       	movw	r4, r26
   1106c:	61 2c       	mov	r6, r1
   1106e:	71 2c       	mov	r7, r1
   11070:	43 01       	movw	r8, r6
   11072:	0f 2e       	mov	r0, r31
   11074:	f6 e0       	ldi	r31, 0x06	; 6
   11076:	af 2e       	mov	r10, r31
   11078:	f0 2d       	mov	r31, r0
   1107a:	b1 2c       	mov	r11, r1
   1107c:	c1 2c       	mov	r12, r1
   1107e:	d1 2c       	mov	r13, r1
   11080:	e1 2c       	mov	r14, r1
   11082:	f1 2c       	mov	r15, r1
   11084:	00 e0       	ldi	r16, 0x00	; 0
   11086:	10 e0       	ldi	r17, 0x00	; 0
   11088:	22 2d       	mov	r18, r2
   1108a:	33 2d       	mov	r19, r3
   1108c:	44 2d       	mov	r20, r4
   1108e:	55 2d       	mov	r21, r5
   11090:	66 2d       	mov	r22, r6
   11092:	77 2d       	mov	r23, r7
   11094:	88 2d       	mov	r24, r8
   11096:	99 2d       	mov	r25, r9
   11098:	0f 94 e3 2d 	call	0x25bc6	; 0x25bc6 <__udivdi3>
   1109c:	22 2e       	mov	r2, r18
   1109e:	33 2e       	mov	r3, r19
   110a0:	44 2e       	mov	r4, r20
   110a2:	55 2e       	mov	r5, r21
   110a4:	66 2e       	mov	r6, r22
   110a6:	77 2e       	mov	r7, r23
   110a8:	88 2e       	mov	r8, r24
   110aa:	99 2e       	mov	r9, r25
   110ac:	a2 2c       	mov	r10, r2
   110ae:	b3 2c       	mov	r11, r3
   110b0:	c4 2c       	mov	r12, r4
   110b2:	d5 2c       	mov	r13, r5
   110b4:	e6 2c       	mov	r14, r6
   110b6:	f7 2c       	mov	r15, r7
   110b8:	08 2d       	mov	r16, r8
   110ba:	19 2d       	mov	r17, r9
   110bc:	2a 2d       	mov	r18, r10
   110be:	3b 2d       	mov	r19, r11
   110c0:	4c 2d       	mov	r20, r12
   110c2:	5d 2d       	mov	r21, r13
   110c4:	6e 2d       	mov	r22, r14
   110c6:	7f 2d       	mov	r23, r15
   110c8:	80 2f       	mov	r24, r16
   110ca:	91 2f       	mov	r25, r17
   110cc:	21 5c       	subi	r18, 0xC1	; 193
   110ce:	3d 4b       	sbci	r19, 0xBD	; 189
   110d0:	40 4f       	sbci	r20, 0xF0	; 240
   110d2:	5f 4f       	sbci	r21, 0xFF	; 255
   110d4:	6f 4f       	sbci	r22, 0xFF	; 255
   110d6:	7f 4f       	sbci	r23, 0xFF	; 255
   110d8:	8f 4f       	sbci	r24, 0xFF	; 255
   110da:	9f 4f       	sbci	r25, 0xFF	; 255
   110dc:	a2 2e       	mov	r10, r18
   110de:	b3 2e       	mov	r11, r19
   110e0:	c4 2e       	mov	r12, r20
   110e2:	d5 2e       	mov	r13, r21
   110e4:	e6 2e       	mov	r14, r22
   110e6:	f7 2e       	mov	r15, r23
   110e8:	08 2f       	mov	r16, r24
   110ea:	19 2f       	mov	r17, r25
   110ec:	2a 2d       	mov	r18, r10
   110ee:	3b 2d       	mov	r19, r11
   110f0:	4c 2d       	mov	r20, r12
   110f2:	5d 2d       	mov	r21, r13
   110f4:	6e 2d       	mov	r22, r14
   110f6:	7f 2d       	mov	r23, r15
   110f8:	80 2f       	mov	r24, r16
   110fa:	91 2f       	mov	r25, r17
   110fc:	0f 94 24 26 	call	0x24c48	; 0x24c48 <__floatundisf>
   11100:	dc 01       	movw	r26, r24
   11102:	cb 01       	movw	r24, r22
   11104:	20 e0       	ldi	r18, 0x00	; 0
   11106:	34 e2       	ldi	r19, 0x24	; 36
   11108:	44 e7       	ldi	r20, 0x74	; 116
   1110a:	59 e4       	ldi	r21, 0x49	; 73
   1110c:	bc 01       	movw	r22, r24
   1110e:	cd 01       	movw	r24, r26
   11110:	0f 94 14 25 	call	0x24a28	; 0x24a28 <__divsf3>
   11114:	dc 01       	movw	r26, r24
   11116:	cb 01       	movw	r24, r22
   11118:	bc 01       	movw	r22, r24
   1111a:	cd 01       	movw	r24, r26
   1111c:	0f 94 81 25 	call	0x24b02	; 0x24b02 <__fixunssfdi>
   11120:	a2 2e       	mov	r10, r18
   11122:	b3 2e       	mov	r11, r19
   11124:	c4 2e       	mov	r12, r20
   11126:	d5 2e       	mov	r13, r21
   11128:	e6 2e       	mov	r14, r22
   1112a:	f7 2e       	mov	r15, r23
   1112c:	08 2f       	mov	r16, r24
   1112e:	19 2f       	mov	r17, r25
   11130:	d6 01       	movw	r26, r12
   11132:	c5 01       	movw	r24, r10
   11134:	bc 01       	movw	r22, r24
   11136:	cd 01       	movw	r24, r26
   11138:	0e 94 e1 5e 	call	0xbdc2	; 0xbdc2 <__portable_avr_delay_cycles>
	}
}
   1113c:	00 00       	nop
   1113e:	0f 90       	pop	r0
   11140:	0f 90       	pop	r0
   11142:	df 91       	pop	r29
   11144:	cf 91       	pop	r28
   11146:	1f 91       	pop	r17
   11148:	0f 91       	pop	r16
   1114a:	ff 90       	pop	r15
   1114c:	ef 90       	pop	r14
   1114e:	df 90       	pop	r13
   11150:	cf 90       	pop	r12
   11152:	bf 90       	pop	r11
   11154:	af 90       	pop	r10
   11156:	9f 90       	pop	r9
   11158:	8f 90       	pop	r8
   1115a:	7f 90       	pop	r7
   1115c:	6f 90       	pop	r6
   1115e:	5f 90       	pop	r5
   11160:	4f 90       	pop	r4
   11162:	3f 90       	pop	r3
   11164:	2f 90       	pop	r2
   11166:	08 95       	ret

00011168 <task_twi2_lcd_str>:

void task_twi2_lcd_str(uint8_t x, uint8_t y, const char* str)
{
   11168:	2f 92       	push	r2
   1116a:	3f 92       	push	r3
   1116c:	4f 92       	push	r4
   1116e:	5f 92       	push	r5
   11170:	6f 92       	push	r6
   11172:	7f 92       	push	r7
   11174:	8f 92       	push	r8
   11176:	9f 92       	push	r9
   11178:	af 92       	push	r10
   1117a:	bf 92       	push	r11
   1117c:	cf 92       	push	r12
   1117e:	df 92       	push	r13
   11180:	ef 92       	push	r14
   11182:	ff 92       	push	r15
   11184:	0f 93       	push	r16
   11186:	1f 93       	push	r17
   11188:	cf 93       	push	r28
   1118a:	df 93       	push	r29
   1118c:	cd b7       	in	r28, 0x3d	; 61
   1118e:	de b7       	in	r29, 0x3e	; 62
   11190:	27 97       	sbiw	r28, 0x07	; 7
   11192:	cd bf       	out	0x3d, r28	; 61
   11194:	de bf       	out	0x3e, r29	; 62
   11196:	8c 83       	std	Y+4, r24	; 0x04
   11198:	6d 83       	std	Y+5, r22	; 0x05
   1119a:	4e 83       	std	Y+6, r20	; 0x06
   1119c:	5f 83       	std	Y+7, r21	; 0x07
	uint8_t slen = strlen(str);
   1119e:	8e 81       	ldd	r24, Y+6	; 0x06
   111a0:	9f 81       	ldd	r25, Y+7	; 0x07
   111a2:	0f 94 c6 31 	call	0x2638c	; 0x2638c <strlen>
   111a6:	89 83       	std	Y+1, r24	; 0x01
	if (!slen) {
   111a8:	89 81       	ldd	r24, Y+1	; 0x01
   111aa:	88 23       	and	r24, r24
   111ac:	09 f4       	brne	.+2      	; 0x111b0 <task_twi2_lcd_str+0x48>
   111ae:	c6 c0       	rjmp	.+396    	; 0x1133c <task_twi2_lcd_str+0x1d4>
		return;
	}

	if (twi2_waitUntilReady(false)) {
   111b0:	80 e0       	ldi	r24, 0x00	; 0
   111b2:	0e 94 a3 61 	call	0xc346	; 0xc346 <twi2_waitUntilReady>
   111b6:	88 23       	and	r24, r24
   111b8:	09 f4       	brne	.+2      	; 0x111bc <task_twi2_lcd_str+0x54>
   111ba:	c1 c0       	rjmp	.+386    	; 0x1133e <task_twi2_lcd_str+0x1d6>
		while (slen) {
   111bc:	ba c0       	rjmp	.+372    	; 0x11332 <task_twi2_lcd_str+0x1ca>
			uint8_t this_len = slen;
   111be:	89 81       	ldd	r24, Y+1	; 0x01
   111c0:	8a 83       	std	Y+2, r24	; 0x02
			if (this_len > TWI2_STR_MAXLEN) {
   111c2:	8a 81       	ldd	r24, Y+2	; 0x02
   111c4:	87 30       	cpi	r24, 0x07	; 7
   111c6:	10 f0       	brcs	.+4      	; 0x111cc <task_twi2_lcd_str+0x64>
				this_len = TWI2_STR_MAXLEN;
   111c8:	86 e0       	ldi	r24, 0x06	; 6
   111ca:	8a 83       	std	Y+2, r24	; 0x02
			}

			/* Chunk of the string */
			{
				task_twi2_lcd_pos_xy(x, y);
   111cc:	6d 81       	ldd	r22, Y+5	; 0x05
   111ce:	8c 81       	ldd	r24, Y+4	; 0x04
   111d0:	14 df       	rcall	.-472    	; 0x10ffa <task_twi2_lcd_pos_xy>

				twi2_waitUntilReady(false);
   111d2:	80 e0       	ldi	r24, 0x00	; 0
   111d4:	0e 94 a3 61 	call	0xc346	; 0xc346 <twi2_waitUntilReady>
				g_twi2_packet.addr[0] = TWI_SMART_LCD_CMD_WRITE;
   111d8:	80 e3       	ldi	r24, 0x30	; 48
   111da:	80 93 2f 20 	sts	0x202F, r24	; 0x80202f <g_twi2_packet+0x1>
				g_twi2_m_data[0] = this_len;
   111de:	8a 81       	ldd	r24, Y+2	; 0x02
   111e0:	80 93 8b 2c 	sts	0x2C8B, r24	; 0x802c8b <g_twi2_m_data>
				for (uint8_t idx = 1; idx <= this_len; ++idx) {
   111e4:	81 e0       	ldi	r24, 0x01	; 1
   111e6:	8b 83       	std	Y+3, r24	; 0x03
   111e8:	15 c0       	rjmp	.+42     	; 0x11214 <task_twi2_lcd_str+0xac>
					g_twi2_m_data[idx] = *(str++);
   111ea:	8b 81       	ldd	r24, Y+3	; 0x03
   111ec:	28 2f       	mov	r18, r24
   111ee:	30 e0       	ldi	r19, 0x00	; 0
   111f0:	8e 81       	ldd	r24, Y+6	; 0x06
   111f2:	9f 81       	ldd	r25, Y+7	; 0x07
   111f4:	ac 01       	movw	r20, r24
   111f6:	4f 5f       	subi	r20, 0xFF	; 255
   111f8:	5f 4f       	sbci	r21, 0xFF	; 255
   111fa:	4e 83       	std	Y+6, r20	; 0x06
   111fc:	5f 83       	std	Y+7, r21	; 0x07
   111fe:	fc 01       	movw	r30, r24
   11200:	80 81       	ld	r24, Z
   11202:	48 2f       	mov	r20, r24
   11204:	c9 01       	movw	r24, r18
   11206:	85 57       	subi	r24, 0x75	; 117
   11208:	93 4d       	sbci	r25, 0xD3	; 211
   1120a:	fc 01       	movw	r30, r24
   1120c:	40 83       	st	Z, r20
				task_twi2_lcd_pos_xy(x, y);

				twi2_waitUntilReady(false);
				g_twi2_packet.addr[0] = TWI_SMART_LCD_CMD_WRITE;
				g_twi2_m_data[0] = this_len;
				for (uint8_t idx = 1; idx <= this_len; ++idx) {
   1120e:	8b 81       	ldd	r24, Y+3	; 0x03
   11210:	8f 5f       	subi	r24, 0xFF	; 255
   11212:	8b 83       	std	Y+3, r24	; 0x03
   11214:	9b 81       	ldd	r25, Y+3	; 0x03
   11216:	8a 81       	ldd	r24, Y+2	; 0x02
   11218:	89 17       	cp	r24, r25
   1121a:	38 f7       	brcc	.-50     	; 0x111ea <task_twi2_lcd_str+0x82>
					g_twi2_m_data[idx] = *(str++);
				}
				g_twi2_packet.length = this_len + 1;
   1121c:	8a 81       	ldd	r24, Y+2	; 0x02
   1121e:	88 2f       	mov	r24, r24
   11220:	90 e0       	ldi	r25, 0x00	; 0
   11222:	01 96       	adiw	r24, 0x01	; 1
   11224:	80 93 36 20 	sts	0x2036, r24	; 0x802036 <g_twi2_packet+0x8>
   11228:	90 93 37 20 	sts	0x2037, r25	; 0x802037 <g_twi2_packet+0x9>
				twi_master_write(&TWI2_MASTER, &g_twi2_packet);
   1122c:	6e e2       	ldi	r22, 0x2E	; 46
   1122e:	70 e2       	ldi	r23, 0x20	; 32
   11230:	80 e8       	ldi	r24, 0x80	; 128
   11232:	94 e0       	ldi	r25, 0x04	; 4
   11234:	0e 94 04 5f 	call	0xbe08	; 0xbe08 <twi_master_write>
				delay_us(TWI_SMART_LCD_DEVICE_SIMPLE_DELAY_MIN_US);
   11238:	0e 94 a1 5d 	call	0xbb42	; 0xbb42 <sysclk_get_cpu_hz>
   1123c:	dc 01       	movw	r26, r24
   1123e:	cb 01       	movw	r24, r22
   11240:	1c 01       	movw	r2, r24
   11242:	2d 01       	movw	r4, r26
   11244:	61 2c       	mov	r6, r1
   11246:	71 2c       	mov	r7, r1
   11248:	43 01       	movw	r8, r6
   1124a:	0f 2e       	mov	r0, r31
   1124c:	f6 e0       	ldi	r31, 0x06	; 6
   1124e:	af 2e       	mov	r10, r31
   11250:	f0 2d       	mov	r31, r0
   11252:	b1 2c       	mov	r11, r1
   11254:	c1 2c       	mov	r12, r1
   11256:	d1 2c       	mov	r13, r1
   11258:	e1 2c       	mov	r14, r1
   1125a:	f1 2c       	mov	r15, r1
   1125c:	00 e0       	ldi	r16, 0x00	; 0
   1125e:	10 e0       	ldi	r17, 0x00	; 0
   11260:	22 2d       	mov	r18, r2
   11262:	33 2d       	mov	r19, r3
   11264:	44 2d       	mov	r20, r4
   11266:	55 2d       	mov	r21, r5
   11268:	66 2d       	mov	r22, r6
   1126a:	77 2d       	mov	r23, r7
   1126c:	88 2d       	mov	r24, r8
   1126e:	99 2d       	mov	r25, r9
   11270:	0f 94 e3 2d 	call	0x25bc6	; 0x25bc6 <__udivdi3>
   11274:	22 2e       	mov	r2, r18
   11276:	33 2e       	mov	r3, r19
   11278:	44 2e       	mov	r4, r20
   1127a:	55 2e       	mov	r5, r21
   1127c:	66 2e       	mov	r6, r22
   1127e:	77 2e       	mov	r7, r23
   11280:	88 2e       	mov	r8, r24
   11282:	99 2e       	mov	r9, r25
   11284:	a2 2c       	mov	r10, r2
   11286:	b3 2c       	mov	r11, r3
   11288:	c4 2c       	mov	r12, r4
   1128a:	d5 2c       	mov	r13, r5
   1128c:	e6 2c       	mov	r14, r6
   1128e:	f7 2c       	mov	r15, r7
   11290:	08 2d       	mov	r16, r8
   11292:	19 2d       	mov	r17, r9
   11294:	2a 2d       	mov	r18, r10
   11296:	3b 2d       	mov	r19, r11
   11298:	4c 2d       	mov	r20, r12
   1129a:	5d 2d       	mov	r21, r13
   1129c:	6e 2d       	mov	r22, r14
   1129e:	7f 2d       	mov	r23, r15
   112a0:	80 2f       	mov	r24, r16
   112a2:	91 2f       	mov	r25, r17
   112a4:	21 5c       	subi	r18, 0xC1	; 193
   112a6:	3d 4b       	sbci	r19, 0xBD	; 189
   112a8:	40 4f       	sbci	r20, 0xF0	; 240
   112aa:	5f 4f       	sbci	r21, 0xFF	; 255
   112ac:	6f 4f       	sbci	r22, 0xFF	; 255
   112ae:	7f 4f       	sbci	r23, 0xFF	; 255
   112b0:	8f 4f       	sbci	r24, 0xFF	; 255
   112b2:	9f 4f       	sbci	r25, 0xFF	; 255
   112b4:	a2 2e       	mov	r10, r18
   112b6:	b3 2e       	mov	r11, r19
   112b8:	c4 2e       	mov	r12, r20
   112ba:	d5 2e       	mov	r13, r21
   112bc:	e6 2e       	mov	r14, r22
   112be:	f7 2e       	mov	r15, r23
   112c0:	08 2f       	mov	r16, r24
   112c2:	19 2f       	mov	r17, r25
   112c4:	2a 2d       	mov	r18, r10
   112c6:	3b 2d       	mov	r19, r11
   112c8:	4c 2d       	mov	r20, r12
   112ca:	5d 2d       	mov	r21, r13
   112cc:	6e 2d       	mov	r22, r14
   112ce:	7f 2d       	mov	r23, r15
   112d0:	80 2f       	mov	r24, r16
   112d2:	91 2f       	mov	r25, r17
   112d4:	0f 94 24 26 	call	0x24c48	; 0x24c48 <__floatundisf>
   112d8:	dc 01       	movw	r26, r24
   112da:	cb 01       	movw	r24, r22
   112dc:	20 e0       	ldi	r18, 0x00	; 0
   112de:	34 e2       	ldi	r19, 0x24	; 36
   112e0:	44 e7       	ldi	r20, 0x74	; 116
   112e2:	59 e4       	ldi	r21, 0x49	; 73
   112e4:	bc 01       	movw	r22, r24
   112e6:	cd 01       	movw	r24, r26
   112e8:	0f 94 14 25 	call	0x24a28	; 0x24a28 <__divsf3>
   112ec:	dc 01       	movw	r26, r24
   112ee:	cb 01       	movw	r24, r22
   112f0:	bc 01       	movw	r22, r24
   112f2:	cd 01       	movw	r24, r26
   112f4:	0f 94 81 25 	call	0x24b02	; 0x24b02 <__fixunssfdi>
   112f8:	a2 2e       	mov	r10, r18
   112fa:	b3 2e       	mov	r11, r19
   112fc:	c4 2e       	mov	r12, r20
   112fe:	d5 2e       	mov	r13, r21
   11300:	e6 2e       	mov	r14, r22
   11302:	f7 2e       	mov	r15, r23
   11304:	08 2f       	mov	r16, r24
   11306:	19 2f       	mov	r17, r25
   11308:	d6 01       	movw	r26, r12
   1130a:	c5 01       	movw	r24, r10
   1130c:	bc 01       	movw	r22, r24
   1130e:	cd 01       	movw	r24, r26
   11310:	0e 94 e1 5e 	call	0xbdc2	; 0xbdc2 <__portable_avr_delay_cycles>
			}

			x    += this_len * 6;
   11314:	9a 81       	ldd	r25, Y+2	; 0x02
   11316:	89 2f       	mov	r24, r25
   11318:	88 0f       	add	r24, r24
   1131a:	89 0f       	add	r24, r25
   1131c:	88 0f       	add	r24, r24
   1131e:	98 2f       	mov	r25, r24
   11320:	8c 81       	ldd	r24, Y+4	; 0x04
   11322:	89 0f       	add	r24, r25
   11324:	8c 83       	std	Y+4, r24	; 0x04
			slen -= this_len;
   11326:	99 81       	ldd	r25, Y+1	; 0x01
   11328:	8a 81       	ldd	r24, Y+2	; 0x02
   1132a:	f9 2f       	mov	r31, r25
   1132c:	f8 1b       	sub	r31, r24
   1132e:	8f 2f       	mov	r24, r31
   11330:	89 83       	std	Y+1, r24	; 0x01
	if (!slen) {
		return;
	}

	if (twi2_waitUntilReady(false)) {
		while (slen) {
   11332:	89 81       	ldd	r24, Y+1	; 0x01
   11334:	88 23       	and	r24, r24
   11336:	09 f0       	breq	.+2      	; 0x1133a <task_twi2_lcd_str+0x1d2>
   11338:	42 cf       	rjmp	.-380    	; 0x111be <task_twi2_lcd_str+0x56>
   1133a:	01 c0       	rjmp	.+2      	; 0x1133e <task_twi2_lcd_str+0x1d6>

void task_twi2_lcd_str(uint8_t x, uint8_t y, const char* str)
{
	uint8_t slen = strlen(str);
	if (!slen) {
		return;
   1133c:	00 00       	nop

			x    += this_len * 6;
			slen -= this_len;
		}
	}
}
   1133e:	27 96       	adiw	r28, 0x07	; 7
   11340:	cd bf       	out	0x3d, r28	; 61
   11342:	de bf       	out	0x3e, r29	; 62
   11344:	df 91       	pop	r29
   11346:	cf 91       	pop	r28
   11348:	1f 91       	pop	r17
   1134a:	0f 91       	pop	r16
   1134c:	ff 90       	pop	r15
   1134e:	ef 90       	pop	r14
   11350:	df 90       	pop	r13
   11352:	cf 90       	pop	r12
   11354:	bf 90       	pop	r11
   11356:	af 90       	pop	r10
   11358:	9f 90       	pop	r9
   1135a:	8f 90       	pop	r8
   1135c:	7f 90       	pop	r7
   1135e:	6f 90       	pop	r6
   11360:	5f 90       	pop	r5
   11362:	4f 90       	pop	r4
   11364:	3f 90       	pop	r3
   11366:	2f 90       	pop	r2
   11368:	08 95       	ret

0001136a <task_twi2_lcd_line>:

void task_twi2_lcd_line(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, uint8_t color)
{
   1136a:	2f 92       	push	r2
   1136c:	3f 92       	push	r3
   1136e:	4f 92       	push	r4
   11370:	5f 92       	push	r5
   11372:	6f 92       	push	r6
   11374:	7f 92       	push	r7
   11376:	8f 92       	push	r8
   11378:	9f 92       	push	r9
   1137a:	af 92       	push	r10
   1137c:	bf 92       	push	r11
   1137e:	cf 92       	push	r12
   11380:	df 92       	push	r13
   11382:	ef 92       	push	r14
   11384:	ff 92       	push	r15
   11386:	0f 93       	push	r16
   11388:	1f 93       	push	r17
   1138a:	cf 93       	push	r28
   1138c:	df 93       	push	r29
   1138e:	cd b7       	in	r28, 0x3d	; 61
   11390:	de b7       	in	r29, 0x3e	; 62
   11392:	25 97       	sbiw	r28, 0x05	; 5
   11394:	cd bf       	out	0x3d, r28	; 61
   11396:	de bf       	out	0x3e, r29	; 62
   11398:	89 83       	std	Y+1, r24	; 0x01
   1139a:	6a 83       	std	Y+2, r22	; 0x02
   1139c:	4b 83       	std	Y+3, r20	; 0x03
   1139e:	2c 83       	std	Y+4, r18	; 0x04
   113a0:	0d 83       	std	Y+5, r16	; 0x05
	task_twi2_lcd_pos_xy(x1, y1);
   113a2:	6a 81       	ldd	r22, Y+2	; 0x02
   113a4:	89 81       	ldd	r24, Y+1	; 0x01
   113a6:	29 de       	rcall	.-942    	; 0x10ffa <task_twi2_lcd_pos_xy>

	if (twi2_waitUntilReady(false)) {
   113a8:	80 e0       	ldi	r24, 0x00	; 0
   113aa:	0e 94 a3 61 	call	0xc346	; 0xc346 <twi2_waitUntilReady>
   113ae:	88 23       	and	r24, r24
   113b0:	09 f4       	brne	.+2      	; 0x113b4 <task_twi2_lcd_line+0x4a>
   113b2:	86 c0       	rjmp	.+268    	; 0x114c0 <task_twi2_lcd_line+0x156>
		g_twi2_packet.addr[0] = TWI_SMART_LCD_CMD_DRAW_LINE;
   113b4:	82 e3       	ldi	r24, 0x32	; 50
   113b6:	80 93 2f 20 	sts	0x202F, r24	; 0x80202f <g_twi2_packet+0x1>
		g_twi2_m_data[0] = x2;
   113ba:	8b 81       	ldd	r24, Y+3	; 0x03
   113bc:	80 93 8b 2c 	sts	0x2C8B, r24	; 0x802c8b <g_twi2_m_data>
		g_twi2_m_data[1] = y2;
   113c0:	8c 81       	ldd	r24, Y+4	; 0x04
   113c2:	80 93 8c 2c 	sts	0x2C8C, r24	; 0x802c8c <g_twi2_m_data+0x1>
		g_twi2_m_data[2] = color;
   113c6:	8d 81       	ldd	r24, Y+5	; 0x05
   113c8:	80 93 8d 2c 	sts	0x2C8D, r24	; 0x802c8d <g_twi2_m_data+0x2>
		g_twi2_packet.length = 3;
   113cc:	83 e0       	ldi	r24, 0x03	; 3
   113ce:	90 e0       	ldi	r25, 0x00	; 0
   113d0:	80 93 36 20 	sts	0x2036, r24	; 0x802036 <g_twi2_packet+0x8>
   113d4:	90 93 37 20 	sts	0x2037, r25	; 0x802037 <g_twi2_packet+0x9>
		twi_master_write(&TWI2_MASTER, &g_twi2_packet);
   113d8:	6e e2       	ldi	r22, 0x2E	; 46
   113da:	70 e2       	ldi	r23, 0x20	; 32
   113dc:	80 e8       	ldi	r24, 0x80	; 128
   113de:	94 e0       	ldi	r25, 0x04	; 4
   113e0:	0e 94 04 5f 	call	0xbe08	; 0xbe08 <twi_master_write>
		delay_us(TWI_SMART_LCD_DEVICE_SIMPLE_DELAY_MIN_US);
   113e4:	0e 94 a1 5d 	call	0xbb42	; 0xbb42 <sysclk_get_cpu_hz>
   113e8:	dc 01       	movw	r26, r24
   113ea:	cb 01       	movw	r24, r22
   113ec:	1c 01       	movw	r2, r24
   113ee:	2d 01       	movw	r4, r26
   113f0:	61 2c       	mov	r6, r1
   113f2:	71 2c       	mov	r7, r1
   113f4:	43 01       	movw	r8, r6
   113f6:	0f 2e       	mov	r0, r31
   113f8:	f6 e0       	ldi	r31, 0x06	; 6
   113fa:	af 2e       	mov	r10, r31
   113fc:	f0 2d       	mov	r31, r0
   113fe:	b1 2c       	mov	r11, r1
   11400:	c1 2c       	mov	r12, r1
   11402:	d1 2c       	mov	r13, r1
   11404:	e1 2c       	mov	r14, r1
   11406:	f1 2c       	mov	r15, r1
   11408:	00 e0       	ldi	r16, 0x00	; 0
   1140a:	10 e0       	ldi	r17, 0x00	; 0
   1140c:	22 2d       	mov	r18, r2
   1140e:	33 2d       	mov	r19, r3
   11410:	44 2d       	mov	r20, r4
   11412:	55 2d       	mov	r21, r5
   11414:	66 2d       	mov	r22, r6
   11416:	77 2d       	mov	r23, r7
   11418:	88 2d       	mov	r24, r8
   1141a:	99 2d       	mov	r25, r9
   1141c:	0f 94 e3 2d 	call	0x25bc6	; 0x25bc6 <__udivdi3>
   11420:	22 2e       	mov	r2, r18
   11422:	33 2e       	mov	r3, r19
   11424:	44 2e       	mov	r4, r20
   11426:	55 2e       	mov	r5, r21
   11428:	66 2e       	mov	r6, r22
   1142a:	77 2e       	mov	r7, r23
   1142c:	88 2e       	mov	r8, r24
   1142e:	99 2e       	mov	r9, r25
   11430:	a2 2c       	mov	r10, r2
   11432:	b3 2c       	mov	r11, r3
   11434:	c4 2c       	mov	r12, r4
   11436:	d5 2c       	mov	r13, r5
   11438:	e6 2c       	mov	r14, r6
   1143a:	f7 2c       	mov	r15, r7
   1143c:	08 2d       	mov	r16, r8
   1143e:	19 2d       	mov	r17, r9
   11440:	2a 2d       	mov	r18, r10
   11442:	3b 2d       	mov	r19, r11
   11444:	4c 2d       	mov	r20, r12
   11446:	5d 2d       	mov	r21, r13
   11448:	6e 2d       	mov	r22, r14
   1144a:	7f 2d       	mov	r23, r15
   1144c:	80 2f       	mov	r24, r16
   1144e:	91 2f       	mov	r25, r17
   11450:	21 5c       	subi	r18, 0xC1	; 193
   11452:	3d 4b       	sbci	r19, 0xBD	; 189
   11454:	40 4f       	sbci	r20, 0xF0	; 240
   11456:	5f 4f       	sbci	r21, 0xFF	; 255
   11458:	6f 4f       	sbci	r22, 0xFF	; 255
   1145a:	7f 4f       	sbci	r23, 0xFF	; 255
   1145c:	8f 4f       	sbci	r24, 0xFF	; 255
   1145e:	9f 4f       	sbci	r25, 0xFF	; 255
   11460:	a2 2e       	mov	r10, r18
   11462:	b3 2e       	mov	r11, r19
   11464:	c4 2e       	mov	r12, r20
   11466:	d5 2e       	mov	r13, r21
   11468:	e6 2e       	mov	r14, r22
   1146a:	f7 2e       	mov	r15, r23
   1146c:	08 2f       	mov	r16, r24
   1146e:	19 2f       	mov	r17, r25
   11470:	2a 2d       	mov	r18, r10
   11472:	3b 2d       	mov	r19, r11
   11474:	4c 2d       	mov	r20, r12
   11476:	5d 2d       	mov	r21, r13
   11478:	6e 2d       	mov	r22, r14
   1147a:	7f 2d       	mov	r23, r15
   1147c:	80 2f       	mov	r24, r16
   1147e:	91 2f       	mov	r25, r17
   11480:	0f 94 24 26 	call	0x24c48	; 0x24c48 <__floatundisf>
   11484:	dc 01       	movw	r26, r24
   11486:	cb 01       	movw	r24, r22
   11488:	20 e0       	ldi	r18, 0x00	; 0
   1148a:	34 e2       	ldi	r19, 0x24	; 36
   1148c:	44 e7       	ldi	r20, 0x74	; 116
   1148e:	59 e4       	ldi	r21, 0x49	; 73
   11490:	bc 01       	movw	r22, r24
   11492:	cd 01       	movw	r24, r26
   11494:	0f 94 14 25 	call	0x24a28	; 0x24a28 <__divsf3>
   11498:	dc 01       	movw	r26, r24
   1149a:	cb 01       	movw	r24, r22
   1149c:	bc 01       	movw	r22, r24
   1149e:	cd 01       	movw	r24, r26
   114a0:	0f 94 81 25 	call	0x24b02	; 0x24b02 <__fixunssfdi>
   114a4:	a2 2e       	mov	r10, r18
   114a6:	b3 2e       	mov	r11, r19
   114a8:	c4 2e       	mov	r12, r20
   114aa:	d5 2e       	mov	r13, r21
   114ac:	e6 2e       	mov	r14, r22
   114ae:	f7 2e       	mov	r15, r23
   114b0:	08 2f       	mov	r16, r24
   114b2:	19 2f       	mov	r17, r25
   114b4:	d6 01       	movw	r26, r12
   114b6:	c5 01       	movw	r24, r10
   114b8:	bc 01       	movw	r22, r24
   114ba:	cd 01       	movw	r24, r26
   114bc:	0e 94 e1 5e 	call	0xbdc2	; 0xbdc2 <__portable_avr_delay_cycles>
	}
}
   114c0:	00 00       	nop
   114c2:	25 96       	adiw	r28, 0x05	; 5
   114c4:	cd bf       	out	0x3d, r28	; 61
   114c6:	de bf       	out	0x3e, r29	; 62
   114c8:	df 91       	pop	r29
   114ca:	cf 91       	pop	r28
   114cc:	1f 91       	pop	r17
   114ce:	0f 91       	pop	r16
   114d0:	ff 90       	pop	r15
   114d2:	ef 90       	pop	r14
   114d4:	df 90       	pop	r13
   114d6:	cf 90       	pop	r12
   114d8:	bf 90       	pop	r11
   114da:	af 90       	pop	r10
   114dc:	9f 90       	pop	r9
   114de:	8f 90       	pop	r8
   114e0:	7f 90       	pop	r7
   114e2:	6f 90       	pop	r6
   114e4:	5f 90       	pop	r5
   114e6:	4f 90       	pop	r4
   114e8:	3f 90       	pop	r3
   114ea:	2f 90       	pop	r2
   114ec:	08 95       	ret

000114ee <task_twi2_lcd_rect>:

void task_twi2_lcd_rect(uint8_t x, uint8_t y, uint8_t width, uint8_t height, bool filled, uint8_t color)
{
   114ee:	2f 92       	push	r2
   114f0:	3f 92       	push	r3
   114f2:	4f 92       	push	r4
   114f4:	5f 92       	push	r5
   114f6:	6f 92       	push	r6
   114f8:	7f 92       	push	r7
   114fa:	8f 92       	push	r8
   114fc:	9f 92       	push	r9
   114fe:	af 92       	push	r10
   11500:	bf 92       	push	r11
   11502:	cf 92       	push	r12
   11504:	df 92       	push	r13
   11506:	ef 92       	push	r14
   11508:	ff 92       	push	r15
   1150a:	0f 93       	push	r16
   1150c:	1f 93       	push	r17
   1150e:	cf 93       	push	r28
   11510:	df 93       	push	r29
   11512:	00 d0       	rcall	.+0      	; 0x11514 <task_twi2_lcd_rect+0x26>
   11514:	00 d0       	rcall	.+0      	; 0x11516 <task_twi2_lcd_rect+0x28>
   11516:	cd b7       	in	r28, 0x3d	; 61
   11518:	de b7       	in	r29, 0x3e	; 62
   1151a:	89 83       	std	Y+1, r24	; 0x01
   1151c:	6a 83       	std	Y+2, r22	; 0x02
   1151e:	4b 83       	std	Y+3, r20	; 0x03
   11520:	2c 83       	std	Y+4, r18	; 0x04
   11522:	0d 83       	std	Y+5, r16	; 0x05
   11524:	ee 82       	std	Y+6, r14	; 0x06
	task_twi2_lcd_pos_xy(x, y);
   11526:	6a 81       	ldd	r22, Y+2	; 0x02
   11528:	89 81       	ldd	r24, Y+1	; 0x01
   1152a:	67 dd       	rcall	.-1330   	; 0x10ffa <task_twi2_lcd_pos_xy>

	if (twi2_waitUntilReady(false)) {
   1152c:	80 e0       	ldi	r24, 0x00	; 0
   1152e:	0e 94 a3 61 	call	0xc346	; 0xc346 <twi2_waitUntilReady>
   11532:	88 23       	and	r24, r24
   11534:	09 f4       	brne	.+2      	; 0x11538 <task_twi2_lcd_rect+0x4a>
   11536:	8b c0       	rjmp	.+278    	; 0x1164e <task_twi2_lcd_rect+0x160>
		g_twi2_packet.addr[0] = filled ?  TWI_SMART_LCD_CMD_DRAW_FILLED_RECT : TWI_SMART_LCD_CMD_DRAW_RECT;
   11538:	8d 81       	ldd	r24, Y+5	; 0x05
   1153a:	88 23       	and	r24, r24
   1153c:	11 f0       	breq	.+4      	; 0x11542 <task_twi2_lcd_rect+0x54>
   1153e:	86 e3       	ldi	r24, 0x36	; 54
   11540:	01 c0       	rjmp	.+2      	; 0x11544 <task_twi2_lcd_rect+0x56>
   11542:	84 e3       	ldi	r24, 0x34	; 52
   11544:	80 93 2f 20 	sts	0x202F, r24	; 0x80202f <g_twi2_packet+0x1>
		g_twi2_m_data[0] = width;
   11548:	8b 81       	ldd	r24, Y+3	; 0x03
   1154a:	80 93 8b 2c 	sts	0x2C8B, r24	; 0x802c8b <g_twi2_m_data>
		g_twi2_m_data[1] = height;
   1154e:	8c 81       	ldd	r24, Y+4	; 0x04
   11550:	80 93 8c 2c 	sts	0x2C8C, r24	; 0x802c8c <g_twi2_m_data+0x1>
		g_twi2_m_data[2] = color;
   11554:	8e 81       	ldd	r24, Y+6	; 0x06
   11556:	80 93 8d 2c 	sts	0x2C8D, r24	; 0x802c8d <g_twi2_m_data+0x2>
		g_twi2_packet.length = 3;
   1155a:	83 e0       	ldi	r24, 0x03	; 3
   1155c:	90 e0       	ldi	r25, 0x00	; 0
   1155e:	80 93 36 20 	sts	0x2036, r24	; 0x802036 <g_twi2_packet+0x8>
   11562:	90 93 37 20 	sts	0x2037, r25	; 0x802037 <g_twi2_packet+0x9>
		twi_master_write(&TWI2_MASTER, &g_twi2_packet);
   11566:	6e e2       	ldi	r22, 0x2E	; 46
   11568:	70 e2       	ldi	r23, 0x20	; 32
   1156a:	80 e8       	ldi	r24, 0x80	; 128
   1156c:	94 e0       	ldi	r25, 0x04	; 4
   1156e:	0e 94 04 5f 	call	0xbe08	; 0xbe08 <twi_master_write>
		delay_us(TWI_SMART_LCD_DEVICE_SIMPLE_DELAY_MIN_US);
   11572:	0e 94 a1 5d 	call	0xbb42	; 0xbb42 <sysclk_get_cpu_hz>
   11576:	dc 01       	movw	r26, r24
   11578:	cb 01       	movw	r24, r22
   1157a:	1c 01       	movw	r2, r24
   1157c:	2d 01       	movw	r4, r26
   1157e:	61 2c       	mov	r6, r1
   11580:	71 2c       	mov	r7, r1
   11582:	43 01       	movw	r8, r6
   11584:	0f 2e       	mov	r0, r31
   11586:	f6 e0       	ldi	r31, 0x06	; 6
   11588:	af 2e       	mov	r10, r31
   1158a:	f0 2d       	mov	r31, r0
   1158c:	b1 2c       	mov	r11, r1
   1158e:	c1 2c       	mov	r12, r1
   11590:	d1 2c       	mov	r13, r1
   11592:	e1 2c       	mov	r14, r1
   11594:	f1 2c       	mov	r15, r1
   11596:	00 e0       	ldi	r16, 0x00	; 0
   11598:	10 e0       	ldi	r17, 0x00	; 0
   1159a:	22 2d       	mov	r18, r2
   1159c:	33 2d       	mov	r19, r3
   1159e:	44 2d       	mov	r20, r4
   115a0:	55 2d       	mov	r21, r5
   115a2:	66 2d       	mov	r22, r6
   115a4:	77 2d       	mov	r23, r7
   115a6:	88 2d       	mov	r24, r8
   115a8:	99 2d       	mov	r25, r9
   115aa:	0f 94 e3 2d 	call	0x25bc6	; 0x25bc6 <__udivdi3>
   115ae:	22 2e       	mov	r2, r18
   115b0:	33 2e       	mov	r3, r19
   115b2:	44 2e       	mov	r4, r20
   115b4:	55 2e       	mov	r5, r21
   115b6:	66 2e       	mov	r6, r22
   115b8:	77 2e       	mov	r7, r23
   115ba:	88 2e       	mov	r8, r24
   115bc:	99 2e       	mov	r9, r25
   115be:	a2 2c       	mov	r10, r2
   115c0:	b3 2c       	mov	r11, r3
   115c2:	c4 2c       	mov	r12, r4
   115c4:	d5 2c       	mov	r13, r5
   115c6:	e6 2c       	mov	r14, r6
   115c8:	f7 2c       	mov	r15, r7
   115ca:	08 2d       	mov	r16, r8
   115cc:	19 2d       	mov	r17, r9
   115ce:	2a 2d       	mov	r18, r10
   115d0:	3b 2d       	mov	r19, r11
   115d2:	4c 2d       	mov	r20, r12
   115d4:	5d 2d       	mov	r21, r13
   115d6:	6e 2d       	mov	r22, r14
   115d8:	7f 2d       	mov	r23, r15
   115da:	80 2f       	mov	r24, r16
   115dc:	91 2f       	mov	r25, r17
   115de:	21 5c       	subi	r18, 0xC1	; 193
   115e0:	3d 4b       	sbci	r19, 0xBD	; 189
   115e2:	40 4f       	sbci	r20, 0xF0	; 240
   115e4:	5f 4f       	sbci	r21, 0xFF	; 255
   115e6:	6f 4f       	sbci	r22, 0xFF	; 255
   115e8:	7f 4f       	sbci	r23, 0xFF	; 255
   115ea:	8f 4f       	sbci	r24, 0xFF	; 255
   115ec:	9f 4f       	sbci	r25, 0xFF	; 255
   115ee:	a2 2e       	mov	r10, r18
   115f0:	b3 2e       	mov	r11, r19
   115f2:	c4 2e       	mov	r12, r20
   115f4:	d5 2e       	mov	r13, r21
   115f6:	e6 2e       	mov	r14, r22
   115f8:	f7 2e       	mov	r15, r23
   115fa:	08 2f       	mov	r16, r24
   115fc:	19 2f       	mov	r17, r25
   115fe:	2a 2d       	mov	r18, r10
   11600:	3b 2d       	mov	r19, r11
   11602:	4c 2d       	mov	r20, r12
   11604:	5d 2d       	mov	r21, r13
   11606:	6e 2d       	mov	r22, r14
   11608:	7f 2d       	mov	r23, r15
   1160a:	80 2f       	mov	r24, r16
   1160c:	91 2f       	mov	r25, r17
   1160e:	0f 94 24 26 	call	0x24c48	; 0x24c48 <__floatundisf>
   11612:	dc 01       	movw	r26, r24
   11614:	cb 01       	movw	r24, r22
   11616:	20 e0       	ldi	r18, 0x00	; 0
   11618:	34 e2       	ldi	r19, 0x24	; 36
   1161a:	44 e7       	ldi	r20, 0x74	; 116
   1161c:	59 e4       	ldi	r21, 0x49	; 73
   1161e:	bc 01       	movw	r22, r24
   11620:	cd 01       	movw	r24, r26
   11622:	0f 94 14 25 	call	0x24a28	; 0x24a28 <__divsf3>
   11626:	dc 01       	movw	r26, r24
   11628:	cb 01       	movw	r24, r22
   1162a:	bc 01       	movw	r22, r24
   1162c:	cd 01       	movw	r24, r26
   1162e:	0f 94 81 25 	call	0x24b02	; 0x24b02 <__fixunssfdi>
   11632:	a2 2e       	mov	r10, r18
   11634:	b3 2e       	mov	r11, r19
   11636:	c4 2e       	mov	r12, r20
   11638:	d5 2e       	mov	r13, r21
   1163a:	e6 2e       	mov	r14, r22
   1163c:	f7 2e       	mov	r15, r23
   1163e:	08 2f       	mov	r16, r24
   11640:	19 2f       	mov	r17, r25
   11642:	d6 01       	movw	r26, r12
   11644:	c5 01       	movw	r24, r10
   11646:	bc 01       	movw	r22, r24
   11648:	cd 01       	movw	r24, r26
   1164a:	0e 94 e1 5e 	call	0xbdc2	; 0xbdc2 <__portable_avr_delay_cycles>
	}
}
   1164e:	00 00       	nop
   11650:	26 96       	adiw	r28, 0x06	; 6
   11652:	cd bf       	out	0x3d, r28	; 61
   11654:	de bf       	out	0x3e, r29	; 62
   11656:	df 91       	pop	r29
   11658:	cf 91       	pop	r28
   1165a:	1f 91       	pop	r17
   1165c:	0f 91       	pop	r16
   1165e:	ff 90       	pop	r15
   11660:	ef 90       	pop	r14
   11662:	df 90       	pop	r13
   11664:	cf 90       	pop	r12
   11666:	bf 90       	pop	r11
   11668:	af 90       	pop	r10
   1166a:	9f 90       	pop	r9
   1166c:	8f 90       	pop	r8
   1166e:	7f 90       	pop	r7
   11670:	6f 90       	pop	r6
   11672:	5f 90       	pop	r5
   11674:	4f 90       	pop	r4
   11676:	3f 90       	pop	r3
   11678:	2f 90       	pop	r2
   1167a:	08 95       	ret

0001167c <task_twi2_lcd_circ>:

void task_twi2_lcd_circ(uint8_t x, uint8_t y, uint8_t radius, bool filled, uint8_t color)
{
   1167c:	2f 92       	push	r2
   1167e:	3f 92       	push	r3
   11680:	4f 92       	push	r4
   11682:	5f 92       	push	r5
   11684:	6f 92       	push	r6
   11686:	7f 92       	push	r7
   11688:	8f 92       	push	r8
   1168a:	9f 92       	push	r9
   1168c:	af 92       	push	r10
   1168e:	bf 92       	push	r11
   11690:	cf 92       	push	r12
   11692:	df 92       	push	r13
   11694:	ef 92       	push	r14
   11696:	ff 92       	push	r15
   11698:	0f 93       	push	r16
   1169a:	1f 93       	push	r17
   1169c:	cf 93       	push	r28
   1169e:	df 93       	push	r29
   116a0:	cd b7       	in	r28, 0x3d	; 61
   116a2:	de b7       	in	r29, 0x3e	; 62
   116a4:	25 97       	sbiw	r28, 0x05	; 5
   116a6:	cd bf       	out	0x3d, r28	; 61
   116a8:	de bf       	out	0x3e, r29	; 62
   116aa:	89 83       	std	Y+1, r24	; 0x01
   116ac:	6a 83       	std	Y+2, r22	; 0x02
   116ae:	4b 83       	std	Y+3, r20	; 0x03
   116b0:	2c 83       	std	Y+4, r18	; 0x04
   116b2:	0d 83       	std	Y+5, r16	; 0x05
	task_twi2_lcd_pos_xy(x, y);
   116b4:	6a 81       	ldd	r22, Y+2	; 0x02
   116b6:	89 81       	ldd	r24, Y+1	; 0x01
   116b8:	a0 dc       	rcall	.-1728   	; 0x10ffa <task_twi2_lcd_pos_xy>

	if (twi2_waitUntilReady(false)) {
   116ba:	80 e0       	ldi	r24, 0x00	; 0
   116bc:	0e 94 a3 61 	call	0xc346	; 0xc346 <twi2_waitUntilReady>
   116c0:	88 23       	and	r24, r24
   116c2:	09 f4       	brne	.+2      	; 0x116c6 <task_twi2_lcd_circ+0x4a>
   116c4:	88 c0       	rjmp	.+272    	; 0x117d6 <task_twi2_lcd_circ+0x15a>
		g_twi2_packet.addr[0] = filled ?  TWI_SMART_LCD_CMD_DRAW_FILLED_CIRC : TWI_SMART_LCD_CMD_DRAW_CIRC;
   116c6:	8c 81       	ldd	r24, Y+4	; 0x04
   116c8:	88 23       	and	r24, r24
   116ca:	11 f0       	breq	.+4      	; 0x116d0 <task_twi2_lcd_circ+0x54>
   116cc:	8a e3       	ldi	r24, 0x3A	; 58
   116ce:	01 c0       	rjmp	.+2      	; 0x116d2 <task_twi2_lcd_circ+0x56>
   116d0:	88 e3       	ldi	r24, 0x38	; 56
   116d2:	80 93 2f 20 	sts	0x202F, r24	; 0x80202f <g_twi2_packet+0x1>
		g_twi2_m_data[0] = radius;
   116d6:	8b 81       	ldd	r24, Y+3	; 0x03
   116d8:	80 93 8b 2c 	sts	0x2C8B, r24	; 0x802c8b <g_twi2_m_data>
		g_twi2_m_data[1] = color;
   116dc:	8d 81       	ldd	r24, Y+5	; 0x05
   116de:	80 93 8c 2c 	sts	0x2C8C, r24	; 0x802c8c <g_twi2_m_data+0x1>
		g_twi2_packet.length = 2;
   116e2:	82 e0       	ldi	r24, 0x02	; 2
   116e4:	90 e0       	ldi	r25, 0x00	; 0
   116e6:	80 93 36 20 	sts	0x2036, r24	; 0x802036 <g_twi2_packet+0x8>
   116ea:	90 93 37 20 	sts	0x2037, r25	; 0x802037 <g_twi2_packet+0x9>
		twi_master_write(&TWI2_MASTER, &g_twi2_packet);
   116ee:	6e e2       	ldi	r22, 0x2E	; 46
   116f0:	70 e2       	ldi	r23, 0x20	; 32
   116f2:	80 e8       	ldi	r24, 0x80	; 128
   116f4:	94 e0       	ldi	r25, 0x04	; 4
   116f6:	0e 94 04 5f 	call	0xbe08	; 0xbe08 <twi_master_write>
		delay_us(TWI_SMART_LCD_DEVICE_SIMPLE_DELAY_MIN_US);
   116fa:	0e 94 a1 5d 	call	0xbb42	; 0xbb42 <sysclk_get_cpu_hz>
   116fe:	dc 01       	movw	r26, r24
   11700:	cb 01       	movw	r24, r22
   11702:	1c 01       	movw	r2, r24
   11704:	2d 01       	movw	r4, r26
   11706:	61 2c       	mov	r6, r1
   11708:	71 2c       	mov	r7, r1
   1170a:	43 01       	movw	r8, r6
   1170c:	0f 2e       	mov	r0, r31
   1170e:	f6 e0       	ldi	r31, 0x06	; 6
   11710:	af 2e       	mov	r10, r31
   11712:	f0 2d       	mov	r31, r0
   11714:	b1 2c       	mov	r11, r1
   11716:	c1 2c       	mov	r12, r1
   11718:	d1 2c       	mov	r13, r1
   1171a:	e1 2c       	mov	r14, r1
   1171c:	f1 2c       	mov	r15, r1
   1171e:	00 e0       	ldi	r16, 0x00	; 0
   11720:	10 e0       	ldi	r17, 0x00	; 0
   11722:	22 2d       	mov	r18, r2
   11724:	33 2d       	mov	r19, r3
   11726:	44 2d       	mov	r20, r4
   11728:	55 2d       	mov	r21, r5
   1172a:	66 2d       	mov	r22, r6
   1172c:	77 2d       	mov	r23, r7
   1172e:	88 2d       	mov	r24, r8
   11730:	99 2d       	mov	r25, r9
   11732:	0f 94 e3 2d 	call	0x25bc6	; 0x25bc6 <__udivdi3>
   11736:	22 2e       	mov	r2, r18
   11738:	33 2e       	mov	r3, r19
   1173a:	44 2e       	mov	r4, r20
   1173c:	55 2e       	mov	r5, r21
   1173e:	66 2e       	mov	r6, r22
   11740:	77 2e       	mov	r7, r23
   11742:	88 2e       	mov	r8, r24
   11744:	99 2e       	mov	r9, r25
   11746:	a2 2c       	mov	r10, r2
   11748:	b3 2c       	mov	r11, r3
   1174a:	c4 2c       	mov	r12, r4
   1174c:	d5 2c       	mov	r13, r5
   1174e:	e6 2c       	mov	r14, r6
   11750:	f7 2c       	mov	r15, r7
   11752:	08 2d       	mov	r16, r8
   11754:	19 2d       	mov	r17, r9
   11756:	2a 2d       	mov	r18, r10
   11758:	3b 2d       	mov	r19, r11
   1175a:	4c 2d       	mov	r20, r12
   1175c:	5d 2d       	mov	r21, r13
   1175e:	6e 2d       	mov	r22, r14
   11760:	7f 2d       	mov	r23, r15
   11762:	80 2f       	mov	r24, r16
   11764:	91 2f       	mov	r25, r17
   11766:	21 5c       	subi	r18, 0xC1	; 193
   11768:	3d 4b       	sbci	r19, 0xBD	; 189
   1176a:	40 4f       	sbci	r20, 0xF0	; 240
   1176c:	5f 4f       	sbci	r21, 0xFF	; 255
   1176e:	6f 4f       	sbci	r22, 0xFF	; 255
   11770:	7f 4f       	sbci	r23, 0xFF	; 255
   11772:	8f 4f       	sbci	r24, 0xFF	; 255
   11774:	9f 4f       	sbci	r25, 0xFF	; 255
   11776:	a2 2e       	mov	r10, r18
   11778:	b3 2e       	mov	r11, r19
   1177a:	c4 2e       	mov	r12, r20
   1177c:	d5 2e       	mov	r13, r21
   1177e:	e6 2e       	mov	r14, r22
   11780:	f7 2e       	mov	r15, r23
   11782:	08 2f       	mov	r16, r24
   11784:	19 2f       	mov	r17, r25
   11786:	2a 2d       	mov	r18, r10
   11788:	3b 2d       	mov	r19, r11
   1178a:	4c 2d       	mov	r20, r12
   1178c:	5d 2d       	mov	r21, r13
   1178e:	6e 2d       	mov	r22, r14
   11790:	7f 2d       	mov	r23, r15
   11792:	80 2f       	mov	r24, r16
   11794:	91 2f       	mov	r25, r17
   11796:	0f 94 24 26 	call	0x24c48	; 0x24c48 <__floatundisf>
   1179a:	dc 01       	movw	r26, r24
   1179c:	cb 01       	movw	r24, r22
   1179e:	20 e0       	ldi	r18, 0x00	; 0
   117a0:	34 e2       	ldi	r19, 0x24	; 36
   117a2:	44 e7       	ldi	r20, 0x74	; 116
   117a4:	59 e4       	ldi	r21, 0x49	; 73
   117a6:	bc 01       	movw	r22, r24
   117a8:	cd 01       	movw	r24, r26
   117aa:	0f 94 14 25 	call	0x24a28	; 0x24a28 <__divsf3>
   117ae:	dc 01       	movw	r26, r24
   117b0:	cb 01       	movw	r24, r22
   117b2:	bc 01       	movw	r22, r24
   117b4:	cd 01       	movw	r24, r26
   117b6:	0f 94 81 25 	call	0x24b02	; 0x24b02 <__fixunssfdi>
   117ba:	a2 2e       	mov	r10, r18
   117bc:	b3 2e       	mov	r11, r19
   117be:	c4 2e       	mov	r12, r20
   117c0:	d5 2e       	mov	r13, r21
   117c2:	e6 2e       	mov	r14, r22
   117c4:	f7 2e       	mov	r15, r23
   117c6:	08 2f       	mov	r16, r24
   117c8:	19 2f       	mov	r17, r25
   117ca:	d6 01       	movw	r26, r12
   117cc:	c5 01       	movw	r24, r10
   117ce:	bc 01       	movw	r22, r24
   117d0:	cd 01       	movw	r24, r26
   117d2:	0e 94 e1 5e 	call	0xbdc2	; 0xbdc2 <__portable_avr_delay_cycles>
	}
}
   117d6:	00 00       	nop
   117d8:	25 96       	adiw	r28, 0x05	; 5
   117da:	cd bf       	out	0x3d, r28	; 61
   117dc:	de bf       	out	0x3e, r29	; 62
   117de:	df 91       	pop	r29
   117e0:	cf 91       	pop	r28
   117e2:	1f 91       	pop	r17
   117e4:	0f 91       	pop	r16
   117e6:	ff 90       	pop	r15
   117e8:	ef 90       	pop	r14
   117ea:	df 90       	pop	r13
   117ec:	cf 90       	pop	r12
   117ee:	bf 90       	pop	r11
   117f0:	af 90       	pop	r10
   117f2:	9f 90       	pop	r9
   117f4:	8f 90       	pop	r8
   117f6:	7f 90       	pop	r7
   117f8:	6f 90       	pop	r6
   117fa:	5f 90       	pop	r5
   117fc:	4f 90       	pop	r4
   117fe:	3f 90       	pop	r3
   11800:	2f 90       	pop	r2
   11802:	08 95       	ret

00011804 <task_twi2_lcd_header>:

void task_twi2_lcd_header(void)
{
   11804:	ef 92       	push	r14
   11806:	0f 93       	push	r16
   11808:	cf 93       	push	r28
   1180a:	df 93       	push	r29
   1180c:	cd b7       	in	r28, 0x3d	; 61
   1180e:	de b7       	in	r29, 0x3e	; 62
	if (twi2_waitUntilReady(true)) {
   11810:	81 e0       	ldi	r24, 0x01	; 1
   11812:	0e 94 a3 61 	call	0xc346	; 0xc346 <twi2_waitUntilReady>
   11816:	88 23       	and	r24, r24
		/* The header line */
		task_twi2_lcd_cls();
   11818:	89 f1       	breq	.+98     	; 0x1187c <task_twi2_lcd_header+0x78>
		task_twi2_lcd_str(6 * 10, 2, strcpy_P(g_prepare_buf, PM_TWIHEADER_FINDMESAT));
   1181a:	46 db       	rcall	.-2420   	; 0x10ea8 <task_twi2_lcd_cls>
   1181c:	6c e4       	ldi	r22, 0x4C	; 76
   1181e:	7a e3       	ldi	r23, 0x3A	; 58
   11820:	83 e0       	ldi	r24, 0x03	; 3
   11822:	9c e2       	ldi	r25, 0x2C	; 44
   11824:	0f 94 43 31 	call	0x26286	; 0x26286 <strcpy_P>
   11828:	ac 01       	movw	r20, r24
   1182a:	62 e0       	ldi	r22, 0x02	; 2
   1182c:	8c e3       	ldi	r24, 0x3C	; 60
		task_twi2_lcd_str(6 * 30, 2, strcpy_P(g_prepare_buf, PM_TWIHEADER_BY_DF4IAH));
   1182e:	9c dc       	rcall	.-1736   	; 0x11168 <task_twi2_lcd_str>
   11830:	66 e5       	ldi	r22, 0x56	; 86
   11832:	7a e3       	ldi	r23, 0x3A	; 58
   11834:	83 e0       	ldi	r24, 0x03	; 3
   11836:	9c e2       	ldi	r25, 0x2C	; 44
   11838:	0f 94 43 31 	call	0x26286	; 0x26286 <strcpy_P>
   1183c:	ac 01       	movw	r20, r24
   1183e:	62 e0       	ldi	r22, 0x02	; 2
   11840:	84 eb       	ldi	r24, 0xB4	; 180

		/* A tiny satellite */
		task_twi2_lcd_circ( 9, 4, 3, true, 1);
   11842:	92 dc       	rcall	.-1756   	; 0x11168 <task_twi2_lcd_str>
   11844:	01 e0       	ldi	r16, 0x01	; 1
   11846:	21 e0       	ldi	r18, 0x01	; 1
   11848:	43 e0       	ldi	r20, 0x03	; 3
   1184a:	64 e0       	ldi	r22, 0x04	; 4
   1184c:	89 e0       	ldi	r24, 0x09	; 9
		task_twi2_lcd_rect( 1, 2, 6, 4, false, 1);
   1184e:	16 df       	rcall	.-468    	; 0x1167c <task_twi2_lcd_circ>
   11850:	ee 24       	eor	r14, r14
   11852:	e3 94       	inc	r14
   11854:	00 e0       	ldi	r16, 0x00	; 0
   11856:	24 e0       	ldi	r18, 0x04	; 4
   11858:	46 e0       	ldi	r20, 0x06	; 6
   1185a:	62 e0       	ldi	r22, 0x02	; 2
   1185c:	81 e0       	ldi	r24, 0x01	; 1
		task_twi2_lcd_rect(12, 2, 6, 4, false, 1);
   1185e:	47 de       	rcall	.-882    	; 0x114ee <task_twi2_lcd_rect>
   11860:	ee 24       	eor	r14, r14
   11862:	e3 94       	inc	r14
   11864:	00 e0       	ldi	r16, 0x00	; 0
   11866:	24 e0       	ldi	r18, 0x04	; 4
   11868:	46 e0       	ldi	r20, 0x06	; 6
   1186a:	62 e0       	ldi	r22, 0x02	; 2

		/* Header line separator */
		task_twi2_lcd_line(0, 11, 239, 11, 1);
   1186c:	8c e0       	ldi	r24, 0x0C	; 12
   1186e:	3f de       	rcall	.-898    	; 0x114ee <task_twi2_lcd_rect>
   11870:	01 e0       	ldi	r16, 0x01	; 1
   11872:	2b e0       	ldi	r18, 0x0B	; 11
   11874:	4f ee       	ldi	r20, 0xEF	; 239
   11876:	6b e0       	ldi	r22, 0x0B	; 11
   11878:	80 e0       	ldi	r24, 0x00	; 0
	}
}
   1187a:	77 dd       	rcall	.-1298   	; 0x1136a <task_twi2_lcd_line>
   1187c:	00 00       	nop
   1187e:	df 91       	pop	r29
   11880:	cf 91       	pop	r28
   11882:	0f 91       	pop	r16
   11884:	ef 90       	pop	r14
   11886:	08 95       	ret

00011888 <task_twi2_lcd_template>:


static void task_twi2_lcd_template(void)
{
   11888:	0f 93       	push	r16
   1188a:	cf 93       	push	r28
   1188c:	df 93       	push	r29
   1188e:	00 d0       	rcall	.+0      	; 0x11890 <task_twi2_lcd_template+0x8>
   11890:	00 d0       	rcall	.+0      	; 0x11892 <task_twi2_lcd_template+0xa>
   11892:	cd b7       	in	r28, 0x3d	; 61
   11894:	de b7       	in	r29, 0x3e	; 62
	uint8_t line;

	if (twi2_waitUntilReady(false)) {
   11896:	80 e0       	ldi	r24, 0x00	; 0
   11898:	0e 94 a3 61 	call	0xc346	; 0xc346 <twi2_waitUntilReady>
   1189c:	88 23       	and	r24, r24
   1189e:	09 f4       	brne	.+2      	; 0x118a2 <task_twi2_lcd_template+0x1a>
   118a0:	b6 c1       	rjmp	.+876    	; 0x11c0e <task_twi2_lcd_template+0x386>
		if (g_adc_enabled) {
   118a2:	80 91 0f 20 	lds	r24, 0x200F	; 0x80200f <g_adc_enabled>
   118a6:	88 23       	and	r24, r24
   118a8:	09 f4       	brne	.+2      	; 0x118ac <task_twi2_lcd_template+0x24>
   118aa:	67 c0       	rjmp	.+206    	; 0x1197a <task_twi2_lcd_template+0xf2>
			/* Left measurement names */
			line = 2;
   118ac:	82 e0       	ldi	r24, 0x02	; 2
   118ae:	89 83       	std	Y+1, r24	; 0x01
			task_twi2_lcd_str(6 *  0, (line++) * 10 -4, strcpy_P(g_prepare_buf, PM_TWIINIT_DATE_TIME));
   118b0:	60 e6       	ldi	r22, 0x60	; 96
   118b2:	7a e3       	ldi	r23, 0x3A	; 58
   118b4:	83 e0       	ldi	r24, 0x03	; 3
   118b6:	9c e2       	ldi	r25, 0x2C	; 44
   118b8:	0f 94 43 31 	call	0x26286	; 0x26286 <strcpy_P>
   118bc:	9c 01       	movw	r18, r24
   118be:	89 81       	ldd	r24, Y+1	; 0x01
   118c0:	91 e0       	ldi	r25, 0x01	; 1
   118c2:	98 0f       	add	r25, r24
   118c4:	99 83       	std	Y+1, r25	; 0x01
   118c6:	88 0f       	add	r24, r24
   118c8:	98 2f       	mov	r25, r24
   118ca:	99 0f       	add	r25, r25
   118cc:	99 0f       	add	r25, r25
   118ce:	89 0f       	add	r24, r25
   118d0:	84 50       	subi	r24, 0x04	; 4
   118d2:	a9 01       	movw	r20, r18
   118d4:	68 2f       	mov	r22, r24
   118d6:	80 e0       	ldi	r24, 0x00	; 0
   118d8:	47 dc       	rcall	.-1906   	; 0x11168 <task_twi2_lcd_str>
			task_twi2_lcd_str(6 *  0, (line++) * 10, strcpy_P(g_prepare_buf, PM_TWIINIT_MP_TEMP));
   118da:	68 e7       	ldi	r22, 0x78	; 120
   118dc:	7a e3       	ldi	r23, 0x3A	; 58
   118de:	83 e0       	ldi	r24, 0x03	; 3
   118e0:	9c e2       	ldi	r25, 0x2C	; 44
   118e2:	0f 94 43 31 	call	0x26286	; 0x26286 <strcpy_P>
   118e6:	9c 01       	movw	r18, r24
   118e8:	89 81       	ldd	r24, Y+1	; 0x01
   118ea:	91 e0       	ldi	r25, 0x01	; 1
   118ec:	98 0f       	add	r25, r24
   118ee:	99 83       	std	Y+1, r25	; 0x01
   118f0:	88 0f       	add	r24, r24
   118f2:	98 2f       	mov	r25, r24
   118f4:	99 0f       	add	r25, r25
   118f6:	99 0f       	add	r25, r25
   118f8:	89 0f       	add	r24, r25
   118fa:	a9 01       	movw	r20, r18
   118fc:	68 2f       	mov	r22, r24
   118fe:	80 e0       	ldi	r24, 0x00	; 0
   11900:	33 dc       	rcall	.-1946   	; 0x11168 <task_twi2_lcd_str>
			task_twi2_lcd_str(6 *  3, (line++) * 10, strcpy_P(g_prepare_buf, PM_TWIINIT_MP_UUSB));
   11902:	62 e8       	ldi	r22, 0x82	; 130
   11904:	7a e3       	ldi	r23, 0x3A	; 58
   11906:	83 e0       	ldi	r24, 0x03	; 3
   11908:	9c e2       	ldi	r25, 0x2C	; 44
   1190a:	0f 94 43 31 	call	0x26286	; 0x26286 <strcpy_P>
   1190e:	9c 01       	movw	r18, r24
   11910:	89 81       	ldd	r24, Y+1	; 0x01
   11912:	91 e0       	ldi	r25, 0x01	; 1
   11914:	98 0f       	add	r25, r24
   11916:	99 83       	std	Y+1, r25	; 0x01
   11918:	88 0f       	add	r24, r24
   1191a:	98 2f       	mov	r25, r24
   1191c:	99 0f       	add	r25, r25
   1191e:	99 0f       	add	r25, r25
   11920:	89 0f       	add	r24, r25
   11922:	a9 01       	movw	r20, r18
   11924:	68 2f       	mov	r22, r24
   11926:	82 e1       	ldi	r24, 0x12	; 18
   11928:	1f dc       	rcall	.-1986   	; 0x11168 <task_twi2_lcd_str>
			task_twi2_lcd_str(6 *  3, (line++) * 10, strcpy_P(g_prepare_buf, PM_TWIINIT_MP_UBAT));
   1192a:	69 e8       	ldi	r22, 0x89	; 137
   1192c:	7a e3       	ldi	r23, 0x3A	; 58
   1192e:	83 e0       	ldi	r24, 0x03	; 3
   11930:	9c e2       	ldi	r25, 0x2C	; 44
   11932:	0f 94 43 31 	call	0x26286	; 0x26286 <strcpy_P>
   11936:	9c 01       	movw	r18, r24
   11938:	89 81       	ldd	r24, Y+1	; 0x01
   1193a:	91 e0       	ldi	r25, 0x01	; 1
   1193c:	98 0f       	add	r25, r24
   1193e:	99 83       	std	Y+1, r25	; 0x01
   11940:	88 0f       	add	r24, r24
   11942:	98 2f       	mov	r25, r24
   11944:	99 0f       	add	r25, r25
   11946:	99 0f       	add	r25, r25
   11948:	89 0f       	add	r24, r25
   1194a:	a9 01       	movw	r20, r18
   1194c:	68 2f       	mov	r22, r24
   1194e:	82 e1       	ldi	r24, 0x12	; 18
   11950:	0b dc       	rcall	.-2026   	; 0x11168 <task_twi2_lcd_str>
			task_twi2_lcd_str(6 *  0, (line++) * 10, strcpy_P(g_prepare_buf, PM_TWIINIT_MP_UVCTCXO));
   11952:	60 e9       	ldi	r22, 0x90	; 144
   11954:	7a e3       	ldi	r23, 0x3A	; 58
   11956:	83 e0       	ldi	r24, 0x03	; 3
   11958:	9c e2       	ldi	r25, 0x2C	; 44
   1195a:	0f 94 43 31 	call	0x26286	; 0x26286 <strcpy_P>
   1195e:	9c 01       	movw	r18, r24
   11960:	89 81       	ldd	r24, Y+1	; 0x01
   11962:	91 e0       	ldi	r25, 0x01	; 1
   11964:	98 0f       	add	r25, r24
   11966:	99 83       	std	Y+1, r25	; 0x01
   11968:	88 0f       	add	r24, r24
   1196a:	98 2f       	mov	r25, r24
   1196c:	99 0f       	add	r25, r25
   1196e:	99 0f       	add	r25, r25
   11970:	89 0f       	add	r24, r25
   11972:	a9 01       	movw	r20, r18
   11974:	68 2f       	mov	r22, r24
   11976:	80 e0       	ldi	r24, 0x00	; 0
   11978:	f7 db       	rcall	.-2066   	; 0x11168 <task_twi2_lcd_str>
			//task_twi2_lcd_str(6 *  0, (line++) * 10, strcpy_P(g_prepare_buf, PM_TWIINIT_MP_UIOADC4));
			//task_twi2_lcd_str(6 *  0, (line++) * 10, strcpy_P(g_prepare_buf, PM_TWIINIT_MP_UIOADC5));
			//task_twi2_lcd_str(6 *  0, (line++) * 10, strcpy_P(g_prepare_buf, PM_TWIINIT_MP_USILEN));
		}

		line = 9;
   1197a:	89 e0       	ldi	r24, 0x09	; 9
   1197c:	89 83       	std	Y+1, r24	; 0x01
		task_twi2_lcd_str(6 *  0, (line++) * 10, strcpy_P(g_prepare_buf, PM_TWIINIT_ENV_TEMP));
   1197e:	6a e9       	ldi	r22, 0x9A	; 154
   11980:	7a e3       	ldi	r23, 0x3A	; 58
   11982:	83 e0       	ldi	r24, 0x03	; 3
   11984:	9c e2       	ldi	r25, 0x2C	; 44
   11986:	0f 94 43 31 	call	0x26286	; 0x26286 <strcpy_P>
   1198a:	9c 01       	movw	r18, r24
   1198c:	89 81       	ldd	r24, Y+1	; 0x01
   1198e:	91 e0       	ldi	r25, 0x01	; 1
   11990:	98 0f       	add	r25, r24
   11992:	99 83       	std	Y+1, r25	; 0x01
   11994:	88 0f       	add	r24, r24
   11996:	98 2f       	mov	r25, r24
   11998:	99 0f       	add	r25, r25
   1199a:	99 0f       	add	r25, r25
   1199c:	89 0f       	add	r24, r25
   1199e:	a9 01       	movw	r20, r18
   119a0:	68 2f       	mov	r22, r24
   119a2:	80 e0       	ldi	r24, 0x00	; 0
   119a4:	e1 db       	rcall	.-2110   	; 0x11168 <task_twi2_lcd_str>
		task_twi2_lcd_str(6 *  0, (line++) * 10, strcpy_P(g_prepare_buf, PM_TWIINIT_ENV_RELH));
   119a6:	64 ea       	ldi	r22, 0xA4	; 164
   119a8:	7a e3       	ldi	r23, 0x3A	; 58
   119aa:	83 e0       	ldi	r24, 0x03	; 3
   119ac:	9c e2       	ldi	r25, 0x2C	; 44
   119ae:	0f 94 43 31 	call	0x26286	; 0x26286 <strcpy_P>
   119b2:	9c 01       	movw	r18, r24
   119b4:	89 81       	ldd	r24, Y+1	; 0x01
   119b6:	91 e0       	ldi	r25, 0x01	; 1
   119b8:	98 0f       	add	r25, r24
   119ba:	99 83       	std	Y+1, r25	; 0x01
   119bc:	88 0f       	add	r24, r24
   119be:	98 2f       	mov	r25, r24
   119c0:	99 0f       	add	r25, r25
   119c2:	99 0f       	add	r25, r25
   119c4:	89 0f       	add	r24, r25
   119c6:	a9 01       	movw	r20, r18
   119c8:	68 2f       	mov	r22, r24
   119ca:	80 e0       	ldi	r24, 0x00	; 0
   119cc:	cd db       	rcall	.-2150   	; 0x11168 <task_twi2_lcd_str>
		task_twi2_lcd_str(6 *  0, (line++) * 10, strcpy_P(g_prepare_buf, PM_TWIINIT_DP_TEMP));
   119ce:	6e ea       	ldi	r22, 0xAE	; 174
   119d0:	7a e3       	ldi	r23, 0x3A	; 58
   119d2:	83 e0       	ldi	r24, 0x03	; 3
   119d4:	9c e2       	ldi	r25, 0x2C	; 44
   119d6:	0f 94 43 31 	call	0x26286	; 0x26286 <strcpy_P>
   119da:	9c 01       	movw	r18, r24
   119dc:	89 81       	ldd	r24, Y+1	; 0x01
   119de:	91 e0       	ldi	r25, 0x01	; 1
   119e0:	98 0f       	add	r25, r24
   119e2:	99 83       	std	Y+1, r25	; 0x01
   119e4:	88 0f       	add	r24, r24
   119e6:	98 2f       	mov	r25, r24
   119e8:	99 0f       	add	r25, r25
   119ea:	99 0f       	add	r25, r25
   119ec:	89 0f       	add	r24, r25
   119ee:	a9 01       	movw	r20, r18
   119f0:	68 2f       	mov	r22, r24
   119f2:	80 e0       	ldi	r24, 0x00	; 0
   119f4:	b9 db       	rcall	.-2190   	; 0x11168 <task_twi2_lcd_str>
		task_twi2_lcd_str(6 *  0, (line++) * 10, strcpy_P(g_prepare_buf, PM_TWIINIT_QNH));
   119f6:	68 eb       	ldi	r22, 0xB8	; 184
   119f8:	7a e3       	ldi	r23, 0x3A	; 58
   119fa:	83 e0       	ldi	r24, 0x03	; 3
   119fc:	9c e2       	ldi	r25, 0x2C	; 44
   119fe:	0f 94 43 31 	call	0x26286	; 0x26286 <strcpy_P>
   11a02:	9c 01       	movw	r18, r24
   11a04:	89 81       	ldd	r24, Y+1	; 0x01
   11a06:	91 e0       	ldi	r25, 0x01	; 1
   11a08:	98 0f       	add	r25, r24
   11a0a:	99 83       	std	Y+1, r25	; 0x01
   11a0c:	88 0f       	add	r24, r24
   11a0e:	98 2f       	mov	r25, r24
   11a10:	99 0f       	add	r25, r25
   11a12:	99 0f       	add	r25, r25
   11a14:	89 0f       	add	r24, r25
   11a16:	a9 01       	movw	r20, r18
   11a18:	68 2f       	mov	r22, r24
   11a1a:	80 e0       	ldi	r24, 0x00	; 0
   11a1c:	a5 db       	rcall	.-2230   	; 0x11168 <task_twi2_lcd_str>

		if (g_adc_enabled) {
   11a1e:	80 91 0f 20 	lds	r24, 0x200F	; 0x80200f <g_adc_enabled>
   11a22:	88 23       	and	r24, r24
   11a24:	09 f4       	brne	.+2      	; 0x11a28 <task_twi2_lcd_template+0x1a0>
   11a26:	52 c0       	rjmp	.+164    	; 0x11acc <task_twi2_lcd_template+0x244>
			/* Left measurement units */
			line = 3;
   11a28:	83 e0       	ldi	r24, 0x03	; 3
   11a2a:	89 83       	std	Y+1, r24	; 0x01
			task_twi2_lcd_str(6 * 16, (line++) * 10, strcpy_P(g_prepare_buf, PM_TWIINIT_C));
   11a2c:	62 ec       	ldi	r22, 0xC2	; 194
   11a2e:	7a e3       	ldi	r23, 0x3A	; 58
   11a30:	83 e0       	ldi	r24, 0x03	; 3
   11a32:	9c e2       	ldi	r25, 0x2C	; 44
   11a34:	0f 94 43 31 	call	0x26286	; 0x26286 <strcpy_P>
   11a38:	9c 01       	movw	r18, r24
   11a3a:	89 81       	ldd	r24, Y+1	; 0x01
   11a3c:	91 e0       	ldi	r25, 0x01	; 1
   11a3e:	98 0f       	add	r25, r24
   11a40:	99 83       	std	Y+1, r25	; 0x01
   11a42:	88 0f       	add	r24, r24
   11a44:	98 2f       	mov	r25, r24
   11a46:	99 0f       	add	r25, r25
   11a48:	99 0f       	add	r25, r25
   11a4a:	89 0f       	add	r24, r25
   11a4c:	a9 01       	movw	r20, r18
   11a4e:	68 2f       	mov	r22, r24
   11a50:	80 e6       	ldi	r24, 0x60	; 96
   11a52:	8a db       	rcall	.-2284   	; 0x11168 <task_twi2_lcd_str>
			task_twi2_lcd_str(6 * 16, (line++) * 10, strcpy_P(g_prepare_buf, PM_TWIINIT_V));
   11a54:	64 ec       	ldi	r22, 0xC4	; 196
   11a56:	7a e3       	ldi	r23, 0x3A	; 58
   11a58:	83 e0       	ldi	r24, 0x03	; 3
   11a5a:	9c e2       	ldi	r25, 0x2C	; 44
   11a5c:	0f 94 43 31 	call	0x26286	; 0x26286 <strcpy_P>
   11a60:	9c 01       	movw	r18, r24
   11a62:	89 81       	ldd	r24, Y+1	; 0x01
   11a64:	91 e0       	ldi	r25, 0x01	; 1
   11a66:	98 0f       	add	r25, r24
   11a68:	99 83       	std	Y+1, r25	; 0x01
   11a6a:	88 0f       	add	r24, r24
   11a6c:	98 2f       	mov	r25, r24
   11a6e:	99 0f       	add	r25, r25
   11a70:	99 0f       	add	r25, r25
   11a72:	89 0f       	add	r24, r25
   11a74:	a9 01       	movw	r20, r18
   11a76:	68 2f       	mov	r22, r24
   11a78:	80 e6       	ldi	r24, 0x60	; 96
   11a7a:	76 db       	rcall	.-2324   	; 0x11168 <task_twi2_lcd_str>
			task_twi2_lcd_str(6 * 16, (line++) * 10, strcpy_P(g_prepare_buf, PM_TWIINIT_V));
   11a7c:	64 ec       	ldi	r22, 0xC4	; 196
   11a7e:	7a e3       	ldi	r23, 0x3A	; 58
   11a80:	83 e0       	ldi	r24, 0x03	; 3
   11a82:	9c e2       	ldi	r25, 0x2C	; 44
   11a84:	0f 94 43 31 	call	0x26286	; 0x26286 <strcpy_P>
   11a88:	9c 01       	movw	r18, r24
   11a8a:	89 81       	ldd	r24, Y+1	; 0x01
   11a8c:	91 e0       	ldi	r25, 0x01	; 1
   11a8e:	98 0f       	add	r25, r24
   11a90:	99 83       	std	Y+1, r25	; 0x01
   11a92:	88 0f       	add	r24, r24
   11a94:	98 2f       	mov	r25, r24
   11a96:	99 0f       	add	r25, r25
   11a98:	99 0f       	add	r25, r25
   11a9a:	89 0f       	add	r24, r25
   11a9c:	a9 01       	movw	r20, r18
   11a9e:	68 2f       	mov	r22, r24
   11aa0:	80 e6       	ldi	r24, 0x60	; 96
   11aa2:	62 db       	rcall	.-2364   	; 0x11168 <task_twi2_lcd_str>
			task_twi2_lcd_str(6 * 16, (line++) * 10, strcpy_P(g_prepare_buf, PM_TWIINIT_V));
   11aa4:	64 ec       	ldi	r22, 0xC4	; 196
   11aa6:	7a e3       	ldi	r23, 0x3A	; 58
   11aa8:	83 e0       	ldi	r24, 0x03	; 3
   11aaa:	9c e2       	ldi	r25, 0x2C	; 44
   11aac:	0f 94 43 31 	call	0x26286	; 0x26286 <strcpy_P>
   11ab0:	9c 01       	movw	r18, r24
   11ab2:	89 81       	ldd	r24, Y+1	; 0x01
   11ab4:	91 e0       	ldi	r25, 0x01	; 1
   11ab6:	98 0f       	add	r25, r24
   11ab8:	99 83       	std	Y+1, r25	; 0x01
   11aba:	88 0f       	add	r24, r24
   11abc:	98 2f       	mov	r25, r24
   11abe:	99 0f       	add	r25, r25
   11ac0:	99 0f       	add	r25, r25
   11ac2:	89 0f       	add	r24, r25
   11ac4:	a9 01       	movw	r20, r18
   11ac6:	68 2f       	mov	r22, r24
   11ac8:	80 e6       	ldi	r24, 0x60	; 96
   11aca:	4e db       	rcall	.-2404   	; 0x11168 <task_twi2_lcd_str>
			//task_twi2_lcd_str(6 * 16, (line++) * 10, strcpy_P(g_prepare_buf, PM_TWIINIT_V));
			//task_twi2_lcd_str(6 * 16, (line++) * 10, strcpy_P(g_prepare_buf, PM_TWIINIT_V));
			//task_twi2_lcd_str(6 * 16, (line++) * 10, strcpy_P(g_prepare_buf, PM_TWIINIT_V));
		}

		line = 9;
   11acc:	89 e0       	ldi	r24, 0x09	; 9
   11ace:	89 83       	std	Y+1, r24	; 0x01
		task_twi2_lcd_str(6 * 16, (line++) * 10, strcpy_P(g_prepare_buf, PM_TWIINIT_C));
   11ad0:	62 ec       	ldi	r22, 0xC2	; 194
   11ad2:	7a e3       	ldi	r23, 0x3A	; 58
   11ad4:	83 e0       	ldi	r24, 0x03	; 3
   11ad6:	9c e2       	ldi	r25, 0x2C	; 44
   11ad8:	0f 94 43 31 	call	0x26286	; 0x26286 <strcpy_P>
   11adc:	9c 01       	movw	r18, r24
   11ade:	89 81       	ldd	r24, Y+1	; 0x01
   11ae0:	91 e0       	ldi	r25, 0x01	; 1
   11ae2:	98 0f       	add	r25, r24
   11ae4:	99 83       	std	Y+1, r25	; 0x01
   11ae6:	88 0f       	add	r24, r24
   11ae8:	98 2f       	mov	r25, r24
   11aea:	99 0f       	add	r25, r25
   11aec:	99 0f       	add	r25, r25
   11aee:	89 0f       	add	r24, r25
   11af0:	a9 01       	movw	r20, r18
   11af2:	68 2f       	mov	r22, r24
   11af4:	80 e6       	ldi	r24, 0x60	; 96
   11af6:	38 db       	rcall	.-2448   	; 0x11168 <task_twi2_lcd_str>
		task_twi2_lcd_str(6 * 16, (line++) * 10, strcpy_P(g_prepare_buf, PM_TWIINIT_P100));
   11af8:	66 ec       	ldi	r22, 0xC6	; 198
   11afa:	7a e3       	ldi	r23, 0x3A	; 58
   11afc:	83 e0       	ldi	r24, 0x03	; 3
   11afe:	9c e2       	ldi	r25, 0x2C	; 44
   11b00:	0f 94 43 31 	call	0x26286	; 0x26286 <strcpy_P>
   11b04:	9c 01       	movw	r18, r24
   11b06:	89 81       	ldd	r24, Y+1	; 0x01
   11b08:	91 e0       	ldi	r25, 0x01	; 1
   11b0a:	98 0f       	add	r25, r24
   11b0c:	99 83       	std	Y+1, r25	; 0x01
   11b0e:	88 0f       	add	r24, r24
   11b10:	98 2f       	mov	r25, r24
   11b12:	99 0f       	add	r25, r25
   11b14:	99 0f       	add	r25, r25
   11b16:	89 0f       	add	r24, r25
   11b18:	a9 01       	movw	r20, r18
   11b1a:	68 2f       	mov	r22, r24
   11b1c:	80 e6       	ldi	r24, 0x60	; 96
   11b1e:	24 db       	rcall	.-2488   	; 0x11168 <task_twi2_lcd_str>
		task_twi2_lcd_str(6 * 16, (line++) * 10, strcpy_P(g_prepare_buf, PM_TWIINIT_C));
   11b20:	62 ec       	ldi	r22, 0xC2	; 194
   11b22:	7a e3       	ldi	r23, 0x3A	; 58
   11b24:	83 e0       	ldi	r24, 0x03	; 3
   11b26:	9c e2       	ldi	r25, 0x2C	; 44
   11b28:	0f 94 43 31 	call	0x26286	; 0x26286 <strcpy_P>
   11b2c:	9c 01       	movw	r18, r24
   11b2e:	89 81       	ldd	r24, Y+1	; 0x01
   11b30:	91 e0       	ldi	r25, 0x01	; 1
   11b32:	98 0f       	add	r25, r24
   11b34:	99 83       	std	Y+1, r25	; 0x01
   11b36:	88 0f       	add	r24, r24
   11b38:	98 2f       	mov	r25, r24
   11b3a:	99 0f       	add	r25, r25
   11b3c:	99 0f       	add	r25, r25
   11b3e:	89 0f       	add	r24, r25
   11b40:	a9 01       	movw	r20, r18
   11b42:	68 2f       	mov	r22, r24
   11b44:	80 e6       	ldi	r24, 0x60	; 96
		//task_twi2_lcd_str(6 * 18, (line++) * 10, strcpy_P(g_prepare_buf, PM_TWIINIT_HPA));

		/* Gyro: plot circles */
		{
			const uint8_t plot_gyro_center_x_X	= 150;
   11b46:	10 db       	rcall	.-2528   	; 0x11168 <task_twi2_lcd_str>
   11b48:	86 e9       	ldi	r24, 0x96	; 150
			const uint8_t plot_gyro_center_x_Y	= 150 + 30;
   11b4a:	8a 83       	std	Y+2, r24	; 0x02
   11b4c:	84 eb       	ldi	r24, 0xB4	; 180
			const uint8_t plot_gyro_center_x_Z	= 150 + 60;
   11b4e:	8b 83       	std	Y+3, r24	; 0x03
			const uint8_t plot_gyro_center_y	= 100;
   11b50:	82 ed       	ldi	r24, 0xD2	; 210
   11b52:	8c 83       	std	Y+4, r24	; 0x04
			const uint8_t plot_gyro_radius		= 14;
   11b54:	84 e6       	ldi	r24, 0x64	; 100
   11b56:	8d 83       	std	Y+5, r24	; 0x05

			task_twi2_lcd_circ(plot_gyro_center_x_X, plot_gyro_center_y, plot_gyro_radius, false, 1);
   11b58:	8e e0       	ldi	r24, 0x0E	; 14
   11b5a:	8e 83       	std	Y+6, r24	; 0x06
   11b5c:	01 e0       	ldi	r16, 0x01	; 1
   11b5e:	20 e0       	ldi	r18, 0x00	; 0
   11b60:	4e 81       	ldd	r20, Y+6	; 0x06
   11b62:	6d 81       	ldd	r22, Y+5	; 0x05
			task_twi2_lcd_circ(plot_gyro_center_x_Y, plot_gyro_center_y, plot_gyro_radius, false, 1);
   11b64:	8a 81       	ldd	r24, Y+2	; 0x02
   11b66:	8a dd       	rcall	.-1260   	; 0x1167c <task_twi2_lcd_circ>
   11b68:	01 e0       	ldi	r16, 0x01	; 1
   11b6a:	20 e0       	ldi	r18, 0x00	; 0
   11b6c:	4e 81       	ldd	r20, Y+6	; 0x06
   11b6e:	6d 81       	ldd	r22, Y+5	; 0x05
   11b70:	8b 81       	ldd	r24, Y+3	; 0x03
			task_twi2_lcd_circ(plot_gyro_center_x_Z, plot_gyro_center_y, plot_gyro_radius, false, 1);
   11b72:	84 dd       	rcall	.-1272   	; 0x1167c <task_twi2_lcd_circ>
   11b74:	01 e0       	ldi	r16, 0x01	; 1
   11b76:	20 e0       	ldi	r18, 0x00	; 0
   11b78:	4e 81       	ldd	r20, Y+6	; 0x06
   11b7a:	6d 81       	ldd	r22, Y+5	; 0x05
   11b7c:	8c 81       	ldd	r24, Y+4	; 0x04

			task_twi2_lcd_str(plot_gyro_center_x_X - 4, plot_gyro_center_y + plot_gyro_radius + 4, strcpy_P(g_prepare_buf, PM_TWIINIT_GX));
   11b7e:	7e dd       	rcall	.-1284   	; 0x1167c <task_twi2_lcd_circ>
   11b80:	68 ec       	ldi	r22, 0xC8	; 200
   11b82:	7a e3       	ldi	r23, 0x3A	; 58
   11b84:	83 e0       	ldi	r24, 0x03	; 3
   11b86:	9c e2       	ldi	r25, 0x2C	; 44
   11b88:	0f 94 43 31 	call	0x26286	; 0x26286 <strcpy_P>
   11b8c:	3d 81       	ldd	r19, Y+5	; 0x05
   11b8e:	2e 81       	ldd	r18, Y+6	; 0x06
   11b90:	23 0f       	add	r18, r19
   11b92:	34 e0       	ldi	r19, 0x04	; 4
   11b94:	32 0f       	add	r19, r18
   11b96:	2a 81       	ldd	r18, Y+2	; 0x02
   11b98:	24 50       	subi	r18, 0x04	; 4
   11b9a:	ac 01       	movw	r20, r24
   11b9c:	63 2f       	mov	r22, r19
   11b9e:	82 2f       	mov	r24, r18
			task_twi2_lcd_str(plot_gyro_center_x_Y - 4, plot_gyro_center_y + plot_gyro_radius + 4, strcpy_P(g_prepare_buf, PM_TWIINIT_GY));
   11ba0:	e3 da       	rcall	.-2618   	; 0x11168 <task_twi2_lcd_str>
   11ba2:	6b ec       	ldi	r22, 0xCB	; 203
   11ba4:	7a e3       	ldi	r23, 0x3A	; 58
   11ba6:	83 e0       	ldi	r24, 0x03	; 3
   11ba8:	9c e2       	ldi	r25, 0x2C	; 44
   11baa:	0f 94 43 31 	call	0x26286	; 0x26286 <strcpy_P>
   11bae:	3d 81       	ldd	r19, Y+5	; 0x05
   11bb0:	2e 81       	ldd	r18, Y+6	; 0x06
   11bb2:	23 0f       	add	r18, r19
   11bb4:	34 e0       	ldi	r19, 0x04	; 4
   11bb6:	32 0f       	add	r19, r18
   11bb8:	2b 81       	ldd	r18, Y+3	; 0x03
   11bba:	24 50       	subi	r18, 0x04	; 4
   11bbc:	ac 01       	movw	r20, r24
   11bbe:	63 2f       	mov	r22, r19
   11bc0:	82 2f       	mov	r24, r18
			task_twi2_lcd_str(plot_gyro_center_x_Z - 4, plot_gyro_center_y + plot_gyro_radius + 4, strcpy_P(g_prepare_buf, PM_TWIINIT_GZ));
   11bc2:	d2 da       	rcall	.-2652   	; 0x11168 <task_twi2_lcd_str>
   11bc4:	6e ec       	ldi	r22, 0xCE	; 206
   11bc6:	7a e3       	ldi	r23, 0x3A	; 58
   11bc8:	83 e0       	ldi	r24, 0x03	; 3
   11bca:	9c e2       	ldi	r25, 0x2C	; 44
   11bcc:	0f 94 43 31 	call	0x26286	; 0x26286 <strcpy_P>
   11bd0:	3d 81       	ldd	r19, Y+5	; 0x05
   11bd2:	2e 81       	ldd	r18, Y+6	; 0x06
   11bd4:	23 0f       	add	r18, r19
   11bd6:	34 e0       	ldi	r19, 0x04	; 4
   11bd8:	32 0f       	add	r19, r18
   11bda:	2c 81       	ldd	r18, Y+4	; 0x04
   11bdc:	24 50       	subi	r18, 0x04	; 4
   11bde:	ac 01       	movw	r20, r24
   11be0:	63 2f       	mov	r22, r19
		}

		/* Magnetic & Accel */
		{
			task_twi2_lcd_str(18 * 6, 72, strcpy_P(g_prepare_buf, PM_TWIINIT_MAGNETICS));
   11be2:	82 2f       	mov	r24, r18
   11be4:	c1 da       	rcall	.-2686   	; 0x11168 <task_twi2_lcd_str>
   11be6:	61 ed       	ldi	r22, 0xD1	; 209
   11be8:	7a e3       	ldi	r23, 0x3A	; 58
   11bea:	83 e0       	ldi	r24, 0x03	; 3
   11bec:	9c e2       	ldi	r25, 0x2C	; 44
   11bee:	0f 94 43 31 	call	0x26286	; 0x26286 <strcpy_P>
   11bf2:	ac 01       	movw	r20, r24
   11bf4:	68 e4       	ldi	r22, 0x48	; 72
   11bf6:	8c e6       	ldi	r24, 0x6C	; 108
			task_twi2_lcd_str(196, 72, strcpy_P(g_prepare_buf, PM_TWIINIT_ACCEL));
   11bf8:	b7 da       	rcall	.-2706   	; 0x11168 <task_twi2_lcd_str>
   11bfa:	6b ed       	ldi	r22, 0xDB	; 219
   11bfc:	7a e3       	ldi	r23, 0x3A	; 58
   11bfe:	83 e0       	ldi	r24, 0x03	; 3
   11c00:	9c e2       	ldi	r25, 0x2C	; 44
   11c02:	0f 94 43 31 	call	0x26286	; 0x26286 <strcpy_P>
   11c06:	ac 01       	movw	r20, r24
   11c08:	68 e4       	ldi	r22, 0x48	; 72
   11c0a:	84 ec       	ldi	r24, 0xC4	; 196
   11c0c:	ad da       	rcall	.-2726   	; 0x11168 <task_twi2_lcd_str>
		}
	}
}
   11c0e:	00 00       	nop
   11c10:	26 96       	adiw	r28, 0x06	; 6
   11c12:	cd bf       	out	0x3d, r28	; 61
   11c14:	de bf       	out	0x3e, r29	; 62
   11c16:	df 91       	pop	r29
   11c18:	cf 91       	pop	r28
   11c1a:	0f 91       	pop	r16
   11c1c:	08 95       	ret

00011c1e <task_twi2_lcd_print_format_P>:

void task_twi2_lcd_print_format_P(uint8_t x, uint8_t y, const char* fmt_P)
{
   11c1e:	2f 92       	push	r2
   11c20:	3f 92       	push	r3
   11c22:	4f 92       	push	r4
   11c24:	5f 92       	push	r5
   11c26:	6f 92       	push	r6
   11c28:	7f 92       	push	r7
   11c2a:	8f 92       	push	r8
   11c2c:	9f 92       	push	r9
   11c2e:	af 92       	push	r10
   11c30:	bf 92       	push	r11
   11c32:	cf 92       	push	r12
   11c34:	df 92       	push	r13
   11c36:	ef 92       	push	r14
   11c38:	ff 92       	push	r15
   11c3a:	0f 93       	push	r16
   11c3c:	1f 93       	push	r17
   11c3e:	cf 93       	push	r28
   11c40:	df 93       	push	r29
   11c42:	00 d0       	rcall	.+0      	; 0x11c44 <task_twi2_lcd_print_format_P+0x26>
   11c44:	1f 92       	push	r1
   11c46:	cd b7       	in	r28, 0x3d	; 61
   11c48:	de b7       	in	r29, 0x3e	; 62
   11c4a:	89 83       	std	Y+1, r24	; 0x01
   11c4c:	6a 83       	std	Y+2, r22	; 0x02
   11c4e:	4b 83       	std	Y+3, r20	; 0x03
   11c50:	5c 83       	std	Y+4, r21	; 0x04
	task_twi2_lcd_pos_xy(x, y);
   11c52:	6a 81       	ldd	r22, Y+2	; 0x02
   11c54:	89 81       	ldd	r24, Y+1	; 0x01
   11c56:	d1 d9       	rcall	.-3166   	; 0x10ffa <task_twi2_lcd_pos_xy>

	if (twi2_waitUntilReady(false)) {
   11c58:	80 e0       	ldi	r24, 0x00	; 0
   11c5a:	0e 94 a3 61 	call	0xc346	; 0xc346 <twi2_waitUntilReady>
   11c5e:	88 23       	and	r24, r24
   11c60:	09 f4       	brne	.+2      	; 0x11c64 <task_twi2_lcd_print_format_P+0x46>
   11c62:	93 c0       	rjmp	.+294    	; 0x11d8a <task_twi2_lcd_print_format_P+0x16c>
		g_twi2_packet.addr[0] = TWI_SMART_LCD_CMD_WRITE;
   11c64:	80 e3       	ldi	r24, 0x30	; 48
   11c66:	80 93 2f 20 	sts	0x202F, r24	; 0x80202f <g_twi2_packet+0x1>
		g_twi2_m_data[0] = sprintf_P((char*)&(g_twi2_m_data[1]), fmt_P);
   11c6a:	8c 81       	ldd	r24, Y+4	; 0x04
   11c6c:	8f 93       	push	r24
   11c6e:	8b 81       	ldd	r24, Y+3	; 0x03
   11c70:	8f 93       	push	r24
   11c72:	8c e8       	ldi	r24, 0x8C	; 140
   11c74:	9c e2       	ldi	r25, 0x2C	; 44
   11c76:	89 2f       	mov	r24, r25
   11c78:	8f 93       	push	r24
   11c7a:	8c e8       	ldi	r24, 0x8C	; 140
   11c7c:	9c e2       	ldi	r25, 0x2C	; 44
   11c7e:	8f 93       	push	r24
   11c80:	0f 94 b4 32 	call	0x26568	; 0x26568 <sprintf_P>
   11c84:	0f 90       	pop	r0
   11c86:	0f 90       	pop	r0
   11c88:	0f 90       	pop	r0
   11c8a:	0f 90       	pop	r0
   11c8c:	80 93 8b 2c 	sts	0x2C8B, r24	; 0x802c8b <g_twi2_m_data>
		g_twi2_packet.length = g_twi2_m_data[0] + 1;
   11c90:	80 91 8b 2c 	lds	r24, 0x2C8B	; 0x802c8b <g_twi2_m_data>
   11c94:	88 2f       	mov	r24, r24
   11c96:	90 e0       	ldi	r25, 0x00	; 0
   11c98:	01 96       	adiw	r24, 0x01	; 1
   11c9a:	80 93 36 20 	sts	0x2036, r24	; 0x802036 <g_twi2_packet+0x8>
   11c9e:	90 93 37 20 	sts	0x2037, r25	; 0x802037 <g_twi2_packet+0x9>
		twi_master_write(&TWI2_MASTER, &g_twi2_packet);
   11ca2:	6e e2       	ldi	r22, 0x2E	; 46
   11ca4:	70 e2       	ldi	r23, 0x20	; 32
   11ca6:	80 e8       	ldi	r24, 0x80	; 128
   11ca8:	94 e0       	ldi	r25, 0x04	; 4
   11caa:	0e 94 04 5f 	call	0xbe08	; 0xbe08 <twi_master_write>
		delay_us(TWI_SMART_LCD_DEVICE_SIMPLE_DELAY_MIN_US);
   11cae:	0e 94 a1 5d 	call	0xbb42	; 0xbb42 <sysclk_get_cpu_hz>
   11cb2:	dc 01       	movw	r26, r24
   11cb4:	cb 01       	movw	r24, r22
   11cb6:	1c 01       	movw	r2, r24
   11cb8:	2d 01       	movw	r4, r26
   11cba:	61 2c       	mov	r6, r1
   11cbc:	71 2c       	mov	r7, r1
   11cbe:	43 01       	movw	r8, r6
   11cc0:	0f 2e       	mov	r0, r31
   11cc2:	f6 e0       	ldi	r31, 0x06	; 6
   11cc4:	af 2e       	mov	r10, r31
   11cc6:	f0 2d       	mov	r31, r0
   11cc8:	b1 2c       	mov	r11, r1
   11cca:	c1 2c       	mov	r12, r1
   11ccc:	d1 2c       	mov	r13, r1
   11cce:	e1 2c       	mov	r14, r1
   11cd0:	f1 2c       	mov	r15, r1
   11cd2:	00 e0       	ldi	r16, 0x00	; 0
   11cd4:	10 e0       	ldi	r17, 0x00	; 0
   11cd6:	22 2d       	mov	r18, r2
   11cd8:	33 2d       	mov	r19, r3
   11cda:	44 2d       	mov	r20, r4
   11cdc:	55 2d       	mov	r21, r5
   11cde:	66 2d       	mov	r22, r6
   11ce0:	77 2d       	mov	r23, r7
   11ce2:	88 2d       	mov	r24, r8
   11ce4:	99 2d       	mov	r25, r9
   11ce6:	0f 94 e3 2d 	call	0x25bc6	; 0x25bc6 <__udivdi3>
   11cea:	22 2e       	mov	r2, r18
   11cec:	33 2e       	mov	r3, r19
   11cee:	44 2e       	mov	r4, r20
   11cf0:	55 2e       	mov	r5, r21
   11cf2:	66 2e       	mov	r6, r22
   11cf4:	77 2e       	mov	r7, r23
   11cf6:	88 2e       	mov	r8, r24
   11cf8:	99 2e       	mov	r9, r25
   11cfa:	a2 2c       	mov	r10, r2
   11cfc:	b3 2c       	mov	r11, r3
   11cfe:	c4 2c       	mov	r12, r4
   11d00:	d5 2c       	mov	r13, r5
   11d02:	e6 2c       	mov	r14, r6
   11d04:	f7 2c       	mov	r15, r7
   11d06:	08 2d       	mov	r16, r8
   11d08:	19 2d       	mov	r17, r9
   11d0a:	2a 2d       	mov	r18, r10
   11d0c:	3b 2d       	mov	r19, r11
   11d0e:	4c 2d       	mov	r20, r12
   11d10:	5d 2d       	mov	r21, r13
   11d12:	6e 2d       	mov	r22, r14
   11d14:	7f 2d       	mov	r23, r15
   11d16:	80 2f       	mov	r24, r16
   11d18:	91 2f       	mov	r25, r17
   11d1a:	21 5c       	subi	r18, 0xC1	; 193
   11d1c:	3d 4b       	sbci	r19, 0xBD	; 189
   11d1e:	40 4f       	sbci	r20, 0xF0	; 240
   11d20:	5f 4f       	sbci	r21, 0xFF	; 255
   11d22:	6f 4f       	sbci	r22, 0xFF	; 255
   11d24:	7f 4f       	sbci	r23, 0xFF	; 255
   11d26:	8f 4f       	sbci	r24, 0xFF	; 255
   11d28:	9f 4f       	sbci	r25, 0xFF	; 255
   11d2a:	a2 2e       	mov	r10, r18
   11d2c:	b3 2e       	mov	r11, r19
   11d2e:	c4 2e       	mov	r12, r20
   11d30:	d5 2e       	mov	r13, r21
   11d32:	e6 2e       	mov	r14, r22
   11d34:	f7 2e       	mov	r15, r23
   11d36:	08 2f       	mov	r16, r24
   11d38:	19 2f       	mov	r17, r25
   11d3a:	2a 2d       	mov	r18, r10
   11d3c:	3b 2d       	mov	r19, r11
   11d3e:	4c 2d       	mov	r20, r12
   11d40:	5d 2d       	mov	r21, r13
   11d42:	6e 2d       	mov	r22, r14
   11d44:	7f 2d       	mov	r23, r15
   11d46:	80 2f       	mov	r24, r16
   11d48:	91 2f       	mov	r25, r17
   11d4a:	0f 94 24 26 	call	0x24c48	; 0x24c48 <__floatundisf>
   11d4e:	dc 01       	movw	r26, r24
   11d50:	cb 01       	movw	r24, r22
   11d52:	20 e0       	ldi	r18, 0x00	; 0
   11d54:	34 e2       	ldi	r19, 0x24	; 36
   11d56:	44 e7       	ldi	r20, 0x74	; 116
   11d58:	59 e4       	ldi	r21, 0x49	; 73
   11d5a:	bc 01       	movw	r22, r24
   11d5c:	cd 01       	movw	r24, r26
   11d5e:	0f 94 14 25 	call	0x24a28	; 0x24a28 <__divsf3>
   11d62:	dc 01       	movw	r26, r24
   11d64:	cb 01       	movw	r24, r22
   11d66:	bc 01       	movw	r22, r24
   11d68:	cd 01       	movw	r24, r26
   11d6a:	0f 94 81 25 	call	0x24b02	; 0x24b02 <__fixunssfdi>
   11d6e:	a2 2e       	mov	r10, r18
   11d70:	b3 2e       	mov	r11, r19
   11d72:	c4 2e       	mov	r12, r20
   11d74:	d5 2e       	mov	r13, r21
   11d76:	e6 2e       	mov	r14, r22
   11d78:	f7 2e       	mov	r15, r23
   11d7a:	08 2f       	mov	r16, r24
   11d7c:	19 2f       	mov	r17, r25
   11d7e:	d6 01       	movw	r26, r12
   11d80:	c5 01       	movw	r24, r10
   11d82:	bc 01       	movw	r22, r24
   11d84:	cd 01       	movw	r24, r26
   11d86:	0e 94 e1 5e 	call	0xbdc2	; 0xbdc2 <__portable_avr_delay_cycles>
	}
}
   11d8a:	00 00       	nop
   11d8c:	24 96       	adiw	r28, 0x04	; 4
   11d8e:	cd bf       	out	0x3d, r28	; 61
   11d90:	de bf       	out	0x3e, r29	; 62
   11d92:	df 91       	pop	r29
   11d94:	cf 91       	pop	r28
   11d96:	1f 91       	pop	r17
   11d98:	0f 91       	pop	r16
   11d9a:	ff 90       	pop	r15
   11d9c:	ef 90       	pop	r14
   11d9e:	df 90       	pop	r13
   11da0:	cf 90       	pop	r12
   11da2:	bf 90       	pop	r11
   11da4:	af 90       	pop	r10
   11da6:	9f 90       	pop	r9
   11da8:	8f 90       	pop	r8
   11daa:	7f 90       	pop	r7
   11dac:	6f 90       	pop	r6
   11dae:	5f 90       	pop	r5
   11db0:	4f 90       	pop	r4
   11db2:	3f 90       	pop	r3
   11db4:	2f 90       	pop	r2
   11db6:	08 95       	ret

00011db8 <task_twi2_lcd_print_format_c>:

static void task_twi2_lcd_print_format_c(uint8_t x, uint8_t y, char val)
{
   11db8:	2f 92       	push	r2
   11dba:	3f 92       	push	r3
   11dbc:	4f 92       	push	r4
   11dbe:	5f 92       	push	r5
   11dc0:	6f 92       	push	r6
   11dc2:	7f 92       	push	r7
   11dc4:	8f 92       	push	r8
   11dc6:	9f 92       	push	r9
   11dc8:	af 92       	push	r10
   11dca:	bf 92       	push	r11
   11dcc:	cf 92       	push	r12
   11dce:	df 92       	push	r13
   11dd0:	ef 92       	push	r14
   11dd2:	ff 92       	push	r15
   11dd4:	0f 93       	push	r16
   11dd6:	1f 93       	push	r17
   11dd8:	cf 93       	push	r28
   11dda:	df 93       	push	r29
   11ddc:	00 d0       	rcall	.+0      	; 0x11dde <task_twi2_lcd_print_format_c+0x26>
   11dde:	cd b7       	in	r28, 0x3d	; 61
   11de0:	de b7       	in	r29, 0x3e	; 62
   11de2:	89 83       	std	Y+1, r24	; 0x01
   11de4:	6a 83       	std	Y+2, r22	; 0x02
   11de6:	4b 83       	std	Y+3, r20	; 0x03
	task_twi2_lcd_pos_xy(x, y);
   11de8:	6a 81       	ldd	r22, Y+2	; 0x02
   11dea:	89 81       	ldd	r24, Y+1	; 0x01
   11dec:	06 d9       	rcall	.-3572   	; 0x10ffa <task_twi2_lcd_pos_xy>

	if (twi2_waitUntilReady(false)) {
   11dee:	80 e0       	ldi	r24, 0x00	; 0
   11df0:	0e 94 a3 61 	call	0xc346	; 0xc346 <twi2_waitUntilReady>
   11df4:	88 23       	and	r24, r24
   11df6:	09 f4       	brne	.+2      	; 0x11dfa <task_twi2_lcd_print_format_c+0x42>
   11df8:	86 c0       	rjmp	.+268    	; 0x11f06 <task_twi2_lcd_print_format_c+0x14e>
		g_twi2_packet.addr[0] = TWI_SMART_LCD_CMD_WRITE;
   11dfa:	80 e3       	ldi	r24, 0x30	; 48
   11dfc:	80 93 2f 20 	sts	0x202F, r24	; 0x80202f <g_twi2_packet+0x1>
		g_twi2_m_data[0] = 1;
   11e00:	81 e0       	ldi	r24, 0x01	; 1
   11e02:	80 93 8b 2c 	sts	0x2C8B, r24	; 0x802c8b <g_twi2_m_data>
		g_twi2_m_data[1] = (uint8_t)val;
   11e06:	8b 81       	ldd	r24, Y+3	; 0x03
   11e08:	80 93 8c 2c 	sts	0x2C8C, r24	; 0x802c8c <g_twi2_m_data+0x1>
		g_twi2_packet.length = g_twi2_m_data[0] + 1;
   11e0c:	80 91 8b 2c 	lds	r24, 0x2C8B	; 0x802c8b <g_twi2_m_data>
   11e10:	88 2f       	mov	r24, r24
   11e12:	90 e0       	ldi	r25, 0x00	; 0
   11e14:	01 96       	adiw	r24, 0x01	; 1
   11e16:	80 93 36 20 	sts	0x2036, r24	; 0x802036 <g_twi2_packet+0x8>
   11e1a:	90 93 37 20 	sts	0x2037, r25	; 0x802037 <g_twi2_packet+0x9>
		twi_master_write(&TWI2_MASTER, &g_twi2_packet);
   11e1e:	6e e2       	ldi	r22, 0x2E	; 46
   11e20:	70 e2       	ldi	r23, 0x20	; 32
   11e22:	80 e8       	ldi	r24, 0x80	; 128
   11e24:	94 e0       	ldi	r25, 0x04	; 4
   11e26:	0e 94 04 5f 	call	0xbe08	; 0xbe08 <twi_master_write>
		delay_us(TWI_SMART_LCD_DEVICE_SIMPLE_DELAY_MIN_US);
   11e2a:	0e 94 a1 5d 	call	0xbb42	; 0xbb42 <sysclk_get_cpu_hz>
   11e2e:	dc 01       	movw	r26, r24
   11e30:	cb 01       	movw	r24, r22
   11e32:	1c 01       	movw	r2, r24
   11e34:	2d 01       	movw	r4, r26
   11e36:	61 2c       	mov	r6, r1
   11e38:	71 2c       	mov	r7, r1
   11e3a:	43 01       	movw	r8, r6
   11e3c:	0f 2e       	mov	r0, r31
   11e3e:	f6 e0       	ldi	r31, 0x06	; 6
   11e40:	af 2e       	mov	r10, r31
   11e42:	f0 2d       	mov	r31, r0
   11e44:	b1 2c       	mov	r11, r1
   11e46:	c1 2c       	mov	r12, r1
   11e48:	d1 2c       	mov	r13, r1
   11e4a:	e1 2c       	mov	r14, r1
   11e4c:	f1 2c       	mov	r15, r1
   11e4e:	00 e0       	ldi	r16, 0x00	; 0
   11e50:	10 e0       	ldi	r17, 0x00	; 0
   11e52:	22 2d       	mov	r18, r2
   11e54:	33 2d       	mov	r19, r3
   11e56:	44 2d       	mov	r20, r4
   11e58:	55 2d       	mov	r21, r5
   11e5a:	66 2d       	mov	r22, r6
   11e5c:	77 2d       	mov	r23, r7
   11e5e:	88 2d       	mov	r24, r8
   11e60:	99 2d       	mov	r25, r9
   11e62:	0f 94 e3 2d 	call	0x25bc6	; 0x25bc6 <__udivdi3>
   11e66:	22 2e       	mov	r2, r18
   11e68:	33 2e       	mov	r3, r19
   11e6a:	44 2e       	mov	r4, r20
   11e6c:	55 2e       	mov	r5, r21
   11e6e:	66 2e       	mov	r6, r22
   11e70:	77 2e       	mov	r7, r23
   11e72:	88 2e       	mov	r8, r24
   11e74:	99 2e       	mov	r9, r25
   11e76:	a2 2c       	mov	r10, r2
   11e78:	b3 2c       	mov	r11, r3
   11e7a:	c4 2c       	mov	r12, r4
   11e7c:	d5 2c       	mov	r13, r5
   11e7e:	e6 2c       	mov	r14, r6
   11e80:	f7 2c       	mov	r15, r7
   11e82:	08 2d       	mov	r16, r8
   11e84:	19 2d       	mov	r17, r9
   11e86:	2a 2d       	mov	r18, r10
   11e88:	3b 2d       	mov	r19, r11
   11e8a:	4c 2d       	mov	r20, r12
   11e8c:	5d 2d       	mov	r21, r13
   11e8e:	6e 2d       	mov	r22, r14
   11e90:	7f 2d       	mov	r23, r15
   11e92:	80 2f       	mov	r24, r16
   11e94:	91 2f       	mov	r25, r17
   11e96:	21 5c       	subi	r18, 0xC1	; 193
   11e98:	3d 4b       	sbci	r19, 0xBD	; 189
   11e9a:	40 4f       	sbci	r20, 0xF0	; 240
   11e9c:	5f 4f       	sbci	r21, 0xFF	; 255
   11e9e:	6f 4f       	sbci	r22, 0xFF	; 255
   11ea0:	7f 4f       	sbci	r23, 0xFF	; 255
   11ea2:	8f 4f       	sbci	r24, 0xFF	; 255
   11ea4:	9f 4f       	sbci	r25, 0xFF	; 255
   11ea6:	a2 2e       	mov	r10, r18
   11ea8:	b3 2e       	mov	r11, r19
   11eaa:	c4 2e       	mov	r12, r20
   11eac:	d5 2e       	mov	r13, r21
   11eae:	e6 2e       	mov	r14, r22
   11eb0:	f7 2e       	mov	r15, r23
   11eb2:	08 2f       	mov	r16, r24
   11eb4:	19 2f       	mov	r17, r25
   11eb6:	2a 2d       	mov	r18, r10
   11eb8:	3b 2d       	mov	r19, r11
   11eba:	4c 2d       	mov	r20, r12
   11ebc:	5d 2d       	mov	r21, r13
   11ebe:	6e 2d       	mov	r22, r14
   11ec0:	7f 2d       	mov	r23, r15
   11ec2:	80 2f       	mov	r24, r16
   11ec4:	91 2f       	mov	r25, r17
   11ec6:	0f 94 24 26 	call	0x24c48	; 0x24c48 <__floatundisf>
   11eca:	dc 01       	movw	r26, r24
   11ecc:	cb 01       	movw	r24, r22
   11ece:	20 e0       	ldi	r18, 0x00	; 0
   11ed0:	34 e2       	ldi	r19, 0x24	; 36
   11ed2:	44 e7       	ldi	r20, 0x74	; 116
   11ed4:	59 e4       	ldi	r21, 0x49	; 73
   11ed6:	bc 01       	movw	r22, r24
   11ed8:	cd 01       	movw	r24, r26
   11eda:	0f 94 14 25 	call	0x24a28	; 0x24a28 <__divsf3>
   11ede:	dc 01       	movw	r26, r24
   11ee0:	cb 01       	movw	r24, r22
   11ee2:	bc 01       	movw	r22, r24
   11ee4:	cd 01       	movw	r24, r26
   11ee6:	0f 94 81 25 	call	0x24b02	; 0x24b02 <__fixunssfdi>
   11eea:	a2 2e       	mov	r10, r18
   11eec:	b3 2e       	mov	r11, r19
   11eee:	c4 2e       	mov	r12, r20
   11ef0:	d5 2e       	mov	r13, r21
   11ef2:	e6 2e       	mov	r14, r22
   11ef4:	f7 2e       	mov	r15, r23
   11ef6:	08 2f       	mov	r16, r24
   11ef8:	19 2f       	mov	r17, r25
   11efa:	d6 01       	movw	r26, r12
   11efc:	c5 01       	movw	r24, r10
   11efe:	bc 01       	movw	r22, r24
   11f00:	cd 01       	movw	r24, r26
   11f02:	0e 94 e1 5e 	call	0xbdc2	; 0xbdc2 <__portable_avr_delay_cycles>
	}
}
   11f06:	00 00       	nop
   11f08:	23 96       	adiw	r28, 0x03	; 3
   11f0a:	cd bf       	out	0x3d, r28	; 61
   11f0c:	de bf       	out	0x3e, r29	; 62
   11f0e:	df 91       	pop	r29
   11f10:	cf 91       	pop	r28
   11f12:	1f 91       	pop	r17
   11f14:	0f 91       	pop	r16
   11f16:	ff 90       	pop	r15
   11f18:	ef 90       	pop	r14
   11f1a:	df 90       	pop	r13
   11f1c:	cf 90       	pop	r12
   11f1e:	bf 90       	pop	r11
   11f20:	af 90       	pop	r10
   11f22:	9f 90       	pop	r9
   11f24:	8f 90       	pop	r8
   11f26:	7f 90       	pop	r7
   11f28:	6f 90       	pop	r6
   11f2a:	5f 90       	pop	r5
   11f2c:	4f 90       	pop	r4
   11f2e:	3f 90       	pop	r3
   11f30:	2f 90       	pop	r2
   11f32:	08 95       	ret

00011f34 <task_twi2_lcd_print_format_long_P>:

static void task_twi2_lcd_print_format_long_P(uint8_t x, uint8_t y, long val, const char* fmt_P)
{
   11f34:	2f 92       	push	r2
   11f36:	3f 92       	push	r3
   11f38:	4f 92       	push	r4
   11f3a:	5f 92       	push	r5
   11f3c:	6f 92       	push	r6
   11f3e:	7f 92       	push	r7
   11f40:	8f 92       	push	r8
   11f42:	9f 92       	push	r9
   11f44:	af 92       	push	r10
   11f46:	bf 92       	push	r11
   11f48:	cf 92       	push	r12
   11f4a:	df 92       	push	r13
   11f4c:	ef 92       	push	r14
   11f4e:	ff 92       	push	r15
   11f50:	0f 93       	push	r16
   11f52:	1f 93       	push	r17
   11f54:	cf 93       	push	r28
   11f56:	df 93       	push	r29
   11f58:	cd b7       	in	r28, 0x3d	; 61
   11f5a:	de b7       	in	r29, 0x3e	; 62
   11f5c:	28 97       	sbiw	r28, 0x08	; 8
   11f5e:	cd bf       	out	0x3d, r28	; 61
   11f60:	de bf       	out	0x3e, r29	; 62
   11f62:	89 83       	std	Y+1, r24	; 0x01
   11f64:	6a 83       	std	Y+2, r22	; 0x02
   11f66:	2b 83       	std	Y+3, r18	; 0x03
   11f68:	3c 83       	std	Y+4, r19	; 0x04
   11f6a:	4d 83       	std	Y+5, r20	; 0x05
   11f6c:	5e 83       	std	Y+6, r21	; 0x06
   11f6e:	0f 83       	std	Y+7, r16	; 0x07
   11f70:	18 87       	std	Y+8, r17	; 0x08
	task_twi2_lcd_pos_xy(x, y);
   11f72:	6a 81       	ldd	r22, Y+2	; 0x02
   11f74:	89 81       	ldd	r24, Y+1	; 0x01
   11f76:	41 d8       	rcall	.-3966   	; 0x10ffa <task_twi2_lcd_pos_xy>

	if (twi2_waitUntilReady(false)) {
   11f78:	80 e0       	ldi	r24, 0x00	; 0
   11f7a:	0e 94 a3 61 	call	0xc346	; 0xc346 <twi2_waitUntilReady>
   11f7e:	88 23       	and	r24, r24
   11f80:	09 f4       	brne	.+2      	; 0x11f84 <task_twi2_lcd_print_format_long_P+0x50>
   11f82:	9d c0       	rjmp	.+314    	; 0x120be <task_twi2_lcd_print_format_long_P+0x18a>
		g_twi2_packet.addr[0] = TWI_SMART_LCD_CMD_WRITE;
   11f84:	80 e3       	ldi	r24, 0x30	; 48
   11f86:	80 93 2f 20 	sts	0x202F, r24	; 0x80202f <g_twi2_packet+0x1>
		g_twi2_m_data[0] = sprintf_P((char*)&(g_twi2_m_data[1]), fmt_P, val);
   11f8a:	8e 81       	ldd	r24, Y+6	; 0x06
   11f8c:	8f 93       	push	r24
   11f8e:	8d 81       	ldd	r24, Y+5	; 0x05
   11f90:	8f 93       	push	r24
   11f92:	8c 81       	ldd	r24, Y+4	; 0x04
   11f94:	8f 93       	push	r24
   11f96:	8b 81       	ldd	r24, Y+3	; 0x03
   11f98:	8f 93       	push	r24
   11f9a:	88 85       	ldd	r24, Y+8	; 0x08
   11f9c:	8f 93       	push	r24
   11f9e:	8f 81       	ldd	r24, Y+7	; 0x07
   11fa0:	8f 93       	push	r24
   11fa2:	8c e8       	ldi	r24, 0x8C	; 140
   11fa4:	9c e2       	ldi	r25, 0x2C	; 44
   11fa6:	89 2f       	mov	r24, r25
   11fa8:	8f 93       	push	r24
   11faa:	8c e8       	ldi	r24, 0x8C	; 140
   11fac:	9c e2       	ldi	r25, 0x2C	; 44
   11fae:	8f 93       	push	r24
   11fb0:	0f 94 b4 32 	call	0x26568	; 0x26568 <sprintf_P>
   11fb4:	2d b7       	in	r18, 0x3d	; 61
   11fb6:	3e b7       	in	r19, 0x3e	; 62
   11fb8:	28 5f       	subi	r18, 0xF8	; 248
   11fba:	3f 4f       	sbci	r19, 0xFF	; 255
   11fbc:	cd bf       	out	0x3d, r28	; 61
   11fbe:	de bf       	out	0x3e, r29	; 62
   11fc0:	80 93 8b 2c 	sts	0x2C8B, r24	; 0x802c8b <g_twi2_m_data>
		g_twi2_packet.length = g_twi2_m_data[0] + 1;
   11fc4:	80 91 8b 2c 	lds	r24, 0x2C8B	; 0x802c8b <g_twi2_m_data>
   11fc8:	88 2f       	mov	r24, r24
   11fca:	90 e0       	ldi	r25, 0x00	; 0
   11fcc:	01 96       	adiw	r24, 0x01	; 1
   11fce:	80 93 36 20 	sts	0x2036, r24	; 0x802036 <g_twi2_packet+0x8>
   11fd2:	90 93 37 20 	sts	0x2037, r25	; 0x802037 <g_twi2_packet+0x9>
		twi_master_write(&TWI2_MASTER, &g_twi2_packet);
   11fd6:	6e e2       	ldi	r22, 0x2E	; 46
   11fd8:	70 e2       	ldi	r23, 0x20	; 32
   11fda:	80 e8       	ldi	r24, 0x80	; 128
   11fdc:	94 e0       	ldi	r25, 0x04	; 4
   11fde:	0e 94 04 5f 	call	0xbe08	; 0xbe08 <twi_master_write>
		delay_us(TWI_SMART_LCD_DEVICE_SIMPLE_DELAY_MIN_US);
   11fe2:	0e 94 a1 5d 	call	0xbb42	; 0xbb42 <sysclk_get_cpu_hz>
   11fe6:	dc 01       	movw	r26, r24
   11fe8:	cb 01       	movw	r24, r22
   11fea:	1c 01       	movw	r2, r24
   11fec:	2d 01       	movw	r4, r26
   11fee:	61 2c       	mov	r6, r1
   11ff0:	71 2c       	mov	r7, r1
   11ff2:	43 01       	movw	r8, r6
   11ff4:	0f 2e       	mov	r0, r31
   11ff6:	f6 e0       	ldi	r31, 0x06	; 6
   11ff8:	af 2e       	mov	r10, r31
   11ffa:	f0 2d       	mov	r31, r0
   11ffc:	b1 2c       	mov	r11, r1
   11ffe:	c1 2c       	mov	r12, r1
   12000:	d1 2c       	mov	r13, r1
   12002:	e1 2c       	mov	r14, r1
   12004:	f1 2c       	mov	r15, r1
   12006:	00 e0       	ldi	r16, 0x00	; 0
   12008:	10 e0       	ldi	r17, 0x00	; 0
   1200a:	22 2d       	mov	r18, r2
   1200c:	33 2d       	mov	r19, r3
   1200e:	44 2d       	mov	r20, r4
   12010:	55 2d       	mov	r21, r5
   12012:	66 2d       	mov	r22, r6
   12014:	77 2d       	mov	r23, r7
   12016:	88 2d       	mov	r24, r8
   12018:	99 2d       	mov	r25, r9
   1201a:	0f 94 e3 2d 	call	0x25bc6	; 0x25bc6 <__udivdi3>
   1201e:	22 2e       	mov	r2, r18
   12020:	33 2e       	mov	r3, r19
   12022:	44 2e       	mov	r4, r20
   12024:	55 2e       	mov	r5, r21
   12026:	66 2e       	mov	r6, r22
   12028:	77 2e       	mov	r7, r23
   1202a:	88 2e       	mov	r8, r24
   1202c:	99 2e       	mov	r9, r25
   1202e:	a2 2c       	mov	r10, r2
   12030:	b3 2c       	mov	r11, r3
   12032:	c4 2c       	mov	r12, r4
   12034:	d5 2c       	mov	r13, r5
   12036:	e6 2c       	mov	r14, r6
   12038:	f7 2c       	mov	r15, r7
   1203a:	08 2d       	mov	r16, r8
   1203c:	19 2d       	mov	r17, r9
   1203e:	2a 2d       	mov	r18, r10
   12040:	3b 2d       	mov	r19, r11
   12042:	4c 2d       	mov	r20, r12
   12044:	5d 2d       	mov	r21, r13
   12046:	6e 2d       	mov	r22, r14
   12048:	7f 2d       	mov	r23, r15
   1204a:	80 2f       	mov	r24, r16
   1204c:	91 2f       	mov	r25, r17
   1204e:	21 5c       	subi	r18, 0xC1	; 193
   12050:	3d 4b       	sbci	r19, 0xBD	; 189
   12052:	40 4f       	sbci	r20, 0xF0	; 240
   12054:	5f 4f       	sbci	r21, 0xFF	; 255
   12056:	6f 4f       	sbci	r22, 0xFF	; 255
   12058:	7f 4f       	sbci	r23, 0xFF	; 255
   1205a:	8f 4f       	sbci	r24, 0xFF	; 255
   1205c:	9f 4f       	sbci	r25, 0xFF	; 255
   1205e:	a2 2e       	mov	r10, r18
   12060:	b3 2e       	mov	r11, r19
   12062:	c4 2e       	mov	r12, r20
   12064:	d5 2e       	mov	r13, r21
   12066:	e6 2e       	mov	r14, r22
   12068:	f7 2e       	mov	r15, r23
   1206a:	08 2f       	mov	r16, r24
   1206c:	19 2f       	mov	r17, r25
   1206e:	2a 2d       	mov	r18, r10
   12070:	3b 2d       	mov	r19, r11
   12072:	4c 2d       	mov	r20, r12
   12074:	5d 2d       	mov	r21, r13
   12076:	6e 2d       	mov	r22, r14
   12078:	7f 2d       	mov	r23, r15
   1207a:	80 2f       	mov	r24, r16
   1207c:	91 2f       	mov	r25, r17
   1207e:	0f 94 24 26 	call	0x24c48	; 0x24c48 <__floatundisf>
   12082:	dc 01       	movw	r26, r24
   12084:	cb 01       	movw	r24, r22
   12086:	20 e0       	ldi	r18, 0x00	; 0
   12088:	34 e2       	ldi	r19, 0x24	; 36
   1208a:	44 e7       	ldi	r20, 0x74	; 116
   1208c:	59 e4       	ldi	r21, 0x49	; 73
   1208e:	bc 01       	movw	r22, r24
   12090:	cd 01       	movw	r24, r26
   12092:	0f 94 14 25 	call	0x24a28	; 0x24a28 <__divsf3>
   12096:	dc 01       	movw	r26, r24
   12098:	cb 01       	movw	r24, r22
   1209a:	bc 01       	movw	r22, r24
   1209c:	cd 01       	movw	r24, r26
   1209e:	0f 94 81 25 	call	0x24b02	; 0x24b02 <__fixunssfdi>
   120a2:	a2 2e       	mov	r10, r18
   120a4:	b3 2e       	mov	r11, r19
   120a6:	c4 2e       	mov	r12, r20
   120a8:	d5 2e       	mov	r13, r21
   120aa:	e6 2e       	mov	r14, r22
   120ac:	f7 2e       	mov	r15, r23
   120ae:	08 2f       	mov	r16, r24
   120b0:	19 2f       	mov	r17, r25
   120b2:	d6 01       	movw	r26, r12
   120b4:	c5 01       	movw	r24, r10
   120b6:	bc 01       	movw	r22, r24
   120b8:	cd 01       	movw	r24, r26
   120ba:	0e 94 e1 5e 	call	0xbdc2	; 0xbdc2 <__portable_avr_delay_cycles>
	}
}
   120be:	00 00       	nop
   120c0:	28 96       	adiw	r28, 0x08	; 8
   120c2:	cd bf       	out	0x3d, r28	; 61
   120c4:	de bf       	out	0x3e, r29	; 62
   120c6:	df 91       	pop	r29
   120c8:	cf 91       	pop	r28
   120ca:	1f 91       	pop	r17
   120cc:	0f 91       	pop	r16
   120ce:	ff 90       	pop	r15
   120d0:	ef 90       	pop	r14
   120d2:	df 90       	pop	r13
   120d4:	cf 90       	pop	r12
   120d6:	bf 90       	pop	r11
   120d8:	af 90       	pop	r10
   120da:	9f 90       	pop	r9
   120dc:	8f 90       	pop	r8
   120de:	7f 90       	pop	r7
   120e0:	6f 90       	pop	r6
   120e2:	5f 90       	pop	r5
   120e4:	4f 90       	pop	r4
   120e6:	3f 90       	pop	r3
   120e8:	2f 90       	pop	r2
   120ea:	08 95       	ret

000120ec <task_twi2_lcd_print_format_float_P>:

static void task_twi2_lcd_print_format_float_P(uint8_t x, uint8_t y, float flt, const char* fmt_P)
{
   120ec:	2f 92       	push	r2
   120ee:	3f 92       	push	r3
   120f0:	4f 92       	push	r4
   120f2:	5f 92       	push	r5
   120f4:	6f 92       	push	r6
   120f6:	7f 92       	push	r7
   120f8:	8f 92       	push	r8
   120fa:	9f 92       	push	r9
   120fc:	af 92       	push	r10
   120fe:	bf 92       	push	r11
   12100:	cf 92       	push	r12
   12102:	df 92       	push	r13
   12104:	ef 92       	push	r14
   12106:	ff 92       	push	r15
   12108:	0f 93       	push	r16
   1210a:	1f 93       	push	r17
   1210c:	cf 93       	push	r28
   1210e:	df 93       	push	r29
   12110:	cd b7       	in	r28, 0x3d	; 61
   12112:	de b7       	in	r29, 0x3e	; 62
   12114:	28 97       	sbiw	r28, 0x08	; 8
   12116:	cd bf       	out	0x3d, r28	; 61
   12118:	de bf       	out	0x3e, r29	; 62
   1211a:	89 83       	std	Y+1, r24	; 0x01
   1211c:	6a 83       	std	Y+2, r22	; 0x02
   1211e:	2b 83       	std	Y+3, r18	; 0x03
   12120:	3c 83       	std	Y+4, r19	; 0x04
   12122:	4d 83       	std	Y+5, r20	; 0x05
   12124:	5e 83       	std	Y+6, r21	; 0x06
   12126:	0f 83       	std	Y+7, r16	; 0x07
   12128:	18 87       	std	Y+8, r17	; 0x08
	task_twi2_lcd_pos_xy(x, y);
   1212a:	6a 81       	ldd	r22, Y+2	; 0x02
   1212c:	89 81       	ldd	r24, Y+1	; 0x01
   1212e:	0e 94 fd 87 	call	0x10ffa	; 0x10ffa <task_twi2_lcd_pos_xy>

	if (twi2_waitUntilReady(false)) {
   12132:	80 e0       	ldi	r24, 0x00	; 0
   12134:	0e 94 a3 61 	call	0xc346	; 0xc346 <twi2_waitUntilReady>
   12138:	88 23       	and	r24, r24
   1213a:	09 f4       	brne	.+2      	; 0x1213e <task_twi2_lcd_print_format_float_P+0x52>
   1213c:	9d c0       	rjmp	.+314    	; 0x12278 <task_twi2_lcd_print_format_float_P+0x18c>
		g_twi2_packet.addr[0] = TWI_SMART_LCD_CMD_WRITE;
   1213e:	80 e3       	ldi	r24, 0x30	; 48
   12140:	80 93 2f 20 	sts	0x202F, r24	; 0x80202f <g_twi2_packet+0x1>
		g_twi2_m_data[0] = sprintf_P((char*)&(g_twi2_m_data[1]), fmt_P, flt);
   12144:	8e 81       	ldd	r24, Y+6	; 0x06
   12146:	8f 93       	push	r24
   12148:	8d 81       	ldd	r24, Y+5	; 0x05
   1214a:	8f 93       	push	r24
   1214c:	8c 81       	ldd	r24, Y+4	; 0x04
   1214e:	8f 93       	push	r24
   12150:	8b 81       	ldd	r24, Y+3	; 0x03
   12152:	8f 93       	push	r24
   12154:	88 85       	ldd	r24, Y+8	; 0x08
   12156:	8f 93       	push	r24
   12158:	8f 81       	ldd	r24, Y+7	; 0x07
   1215a:	8f 93       	push	r24
   1215c:	8c e8       	ldi	r24, 0x8C	; 140
   1215e:	9c e2       	ldi	r25, 0x2C	; 44
   12160:	89 2f       	mov	r24, r25
   12162:	8f 93       	push	r24
   12164:	8c e8       	ldi	r24, 0x8C	; 140
   12166:	9c e2       	ldi	r25, 0x2C	; 44
   12168:	8f 93       	push	r24
   1216a:	0f 94 b4 32 	call	0x26568	; 0x26568 <sprintf_P>
   1216e:	2d b7       	in	r18, 0x3d	; 61
   12170:	3e b7       	in	r19, 0x3e	; 62
   12172:	28 5f       	subi	r18, 0xF8	; 248
   12174:	3f 4f       	sbci	r19, 0xFF	; 255
   12176:	cd bf       	out	0x3d, r28	; 61
   12178:	de bf       	out	0x3e, r29	; 62
   1217a:	80 93 8b 2c 	sts	0x2C8B, r24	; 0x802c8b <g_twi2_m_data>
		g_twi2_packet.length = g_twi2_m_data[0] + 1;
   1217e:	80 91 8b 2c 	lds	r24, 0x2C8B	; 0x802c8b <g_twi2_m_data>
   12182:	88 2f       	mov	r24, r24
   12184:	90 e0       	ldi	r25, 0x00	; 0
   12186:	01 96       	adiw	r24, 0x01	; 1
   12188:	80 93 36 20 	sts	0x2036, r24	; 0x802036 <g_twi2_packet+0x8>
   1218c:	90 93 37 20 	sts	0x2037, r25	; 0x802037 <g_twi2_packet+0x9>
		twi_master_write(&TWI2_MASTER, &g_twi2_packet);
   12190:	6e e2       	ldi	r22, 0x2E	; 46
   12192:	70 e2       	ldi	r23, 0x20	; 32
   12194:	80 e8       	ldi	r24, 0x80	; 128
   12196:	94 e0       	ldi	r25, 0x04	; 4
   12198:	0e 94 04 5f 	call	0xbe08	; 0xbe08 <twi_master_write>
		delay_us(TWI_SMART_LCD_DEVICE_SIMPLE_DELAY_MIN_US);
   1219c:	0e 94 a1 5d 	call	0xbb42	; 0xbb42 <sysclk_get_cpu_hz>
   121a0:	dc 01       	movw	r26, r24
   121a2:	cb 01       	movw	r24, r22
   121a4:	1c 01       	movw	r2, r24
   121a6:	2d 01       	movw	r4, r26
   121a8:	61 2c       	mov	r6, r1
   121aa:	71 2c       	mov	r7, r1
   121ac:	43 01       	movw	r8, r6
   121ae:	0f 2e       	mov	r0, r31
   121b0:	f6 e0       	ldi	r31, 0x06	; 6
   121b2:	af 2e       	mov	r10, r31
   121b4:	f0 2d       	mov	r31, r0
   121b6:	b1 2c       	mov	r11, r1
   121b8:	c1 2c       	mov	r12, r1
   121ba:	d1 2c       	mov	r13, r1
   121bc:	e1 2c       	mov	r14, r1
   121be:	f1 2c       	mov	r15, r1
   121c0:	00 e0       	ldi	r16, 0x00	; 0
   121c2:	10 e0       	ldi	r17, 0x00	; 0
   121c4:	22 2d       	mov	r18, r2
   121c6:	33 2d       	mov	r19, r3
   121c8:	44 2d       	mov	r20, r4
   121ca:	55 2d       	mov	r21, r5
   121cc:	66 2d       	mov	r22, r6
   121ce:	77 2d       	mov	r23, r7
   121d0:	88 2d       	mov	r24, r8
   121d2:	99 2d       	mov	r25, r9
   121d4:	0f 94 e3 2d 	call	0x25bc6	; 0x25bc6 <__udivdi3>
   121d8:	22 2e       	mov	r2, r18
   121da:	33 2e       	mov	r3, r19
   121dc:	44 2e       	mov	r4, r20
   121de:	55 2e       	mov	r5, r21
   121e0:	66 2e       	mov	r6, r22
   121e2:	77 2e       	mov	r7, r23
   121e4:	88 2e       	mov	r8, r24
   121e6:	99 2e       	mov	r9, r25
   121e8:	a2 2c       	mov	r10, r2
   121ea:	b3 2c       	mov	r11, r3
   121ec:	c4 2c       	mov	r12, r4
   121ee:	d5 2c       	mov	r13, r5
   121f0:	e6 2c       	mov	r14, r6
   121f2:	f7 2c       	mov	r15, r7
   121f4:	08 2d       	mov	r16, r8
   121f6:	19 2d       	mov	r17, r9
   121f8:	2a 2d       	mov	r18, r10
   121fa:	3b 2d       	mov	r19, r11
   121fc:	4c 2d       	mov	r20, r12
   121fe:	5d 2d       	mov	r21, r13
   12200:	6e 2d       	mov	r22, r14
   12202:	7f 2d       	mov	r23, r15
   12204:	80 2f       	mov	r24, r16
   12206:	91 2f       	mov	r25, r17
   12208:	21 5c       	subi	r18, 0xC1	; 193
   1220a:	3d 4b       	sbci	r19, 0xBD	; 189
   1220c:	40 4f       	sbci	r20, 0xF0	; 240
   1220e:	5f 4f       	sbci	r21, 0xFF	; 255
   12210:	6f 4f       	sbci	r22, 0xFF	; 255
   12212:	7f 4f       	sbci	r23, 0xFF	; 255
   12214:	8f 4f       	sbci	r24, 0xFF	; 255
   12216:	9f 4f       	sbci	r25, 0xFF	; 255
   12218:	a2 2e       	mov	r10, r18
   1221a:	b3 2e       	mov	r11, r19
   1221c:	c4 2e       	mov	r12, r20
   1221e:	d5 2e       	mov	r13, r21
   12220:	e6 2e       	mov	r14, r22
   12222:	f7 2e       	mov	r15, r23
   12224:	08 2f       	mov	r16, r24
   12226:	19 2f       	mov	r17, r25
   12228:	2a 2d       	mov	r18, r10
   1222a:	3b 2d       	mov	r19, r11
   1222c:	4c 2d       	mov	r20, r12
   1222e:	5d 2d       	mov	r21, r13
   12230:	6e 2d       	mov	r22, r14
   12232:	7f 2d       	mov	r23, r15
   12234:	80 2f       	mov	r24, r16
   12236:	91 2f       	mov	r25, r17
   12238:	0f 94 24 26 	call	0x24c48	; 0x24c48 <__floatundisf>
   1223c:	dc 01       	movw	r26, r24
   1223e:	cb 01       	movw	r24, r22
   12240:	20 e0       	ldi	r18, 0x00	; 0
   12242:	34 e2       	ldi	r19, 0x24	; 36
   12244:	44 e7       	ldi	r20, 0x74	; 116
   12246:	59 e4       	ldi	r21, 0x49	; 73
   12248:	bc 01       	movw	r22, r24
   1224a:	cd 01       	movw	r24, r26
   1224c:	0f 94 14 25 	call	0x24a28	; 0x24a28 <__divsf3>
   12250:	dc 01       	movw	r26, r24
   12252:	cb 01       	movw	r24, r22
   12254:	bc 01       	movw	r22, r24
   12256:	cd 01       	movw	r24, r26
   12258:	0f 94 81 25 	call	0x24b02	; 0x24b02 <__fixunssfdi>
   1225c:	a2 2e       	mov	r10, r18
   1225e:	b3 2e       	mov	r11, r19
   12260:	c4 2e       	mov	r12, r20
   12262:	d5 2e       	mov	r13, r21
   12264:	e6 2e       	mov	r14, r22
   12266:	f7 2e       	mov	r15, r23
   12268:	08 2f       	mov	r16, r24
   1226a:	19 2f       	mov	r17, r25
   1226c:	d6 01       	movw	r26, r12
   1226e:	c5 01       	movw	r24, r10
   12270:	bc 01       	movw	r22, r24
   12272:	cd 01       	movw	r24, r26
   12274:	0e 94 e1 5e 	call	0xbdc2	; 0xbdc2 <__portable_avr_delay_cycles>
	}
}
   12278:	00 00       	nop
   1227a:	28 96       	adiw	r28, 0x08	; 8
   1227c:	cd bf       	out	0x3d, r28	; 61
   1227e:	de bf       	out	0x3e, r29	; 62
   12280:	df 91       	pop	r29
   12282:	cf 91       	pop	r28
   12284:	1f 91       	pop	r17
   12286:	0f 91       	pop	r16
   12288:	ff 90       	pop	r15
   1228a:	ef 90       	pop	r14
   1228c:	df 90       	pop	r13
   1228e:	cf 90       	pop	r12
   12290:	bf 90       	pop	r11
   12292:	af 90       	pop	r10
   12294:	9f 90       	pop	r9
   12296:	8f 90       	pop	r8
   12298:	7f 90       	pop	r7
   1229a:	6f 90       	pop	r6
   1229c:	5f 90       	pop	r5
   1229e:	4f 90       	pop	r4
   122a0:	3f 90       	pop	r3
   122a2:	2f 90       	pop	r2
   122a4:	08 95       	ret

000122a6 <task_twi2_lcd__pll>:


static void task_twi2_lcd__pll(void)
{
   122a6:	ef 92       	push	r14
   122a8:	0f 93       	push	r16
   122aa:	cf 93       	push	r28
   122ac:	df 93       	push	r29
   122ae:	cd b7       	in	r28, 0x3d	; 61
   122b0:	de b7       	in	r29, 0x3e	; 62
   122b2:	2b 97       	sbiw	r28, 0x0b	; 11
   122b4:	cd bf       	out	0x3d, r28	; 61
   122b6:	de bf       	out	0x3e, r29	; 62
	const uint8_t size_x	= 240U;
   122b8:	80 ef       	ldi	r24, 0xF0	; 240
   122ba:	89 83       	std	Y+1, r24	; 0x01
	const uint8_t size_y	= 128U;
   122bc:	80 e8       	ldi	r24, 0x80	; 128
   122be:	8a 83       	std	Y+2, r24	; 0x02
	const uint8_t width		= 3U;
   122c0:	83 e0       	ldi	r24, 0x03	; 3
   122c2:	8b 83       	std	Y+3, r24	; 0x03
	const uint8_t pos_y_top	= 13U;
   122c4:	8d e0       	ldi	r24, 0x0D	; 13
   122c6:	8c 83       	std	Y+4, r24	; 0x04
	const uint8_t pos_y_mul	= (size_y - pos_y_top) >> 1;
   122c8:	8a 81       	ldd	r24, Y+2	; 0x02
   122ca:	28 2f       	mov	r18, r24
   122cc:	30 e0       	ldi	r19, 0x00	; 0
   122ce:	8c 81       	ldd	r24, Y+4	; 0x04
   122d0:	88 2f       	mov	r24, r24
   122d2:	90 e0       	ldi	r25, 0x00	; 0
   122d4:	a9 01       	movw	r20, r18
   122d6:	48 1b       	sub	r20, r24
   122d8:	59 0b       	sbc	r21, r25
   122da:	ca 01       	movw	r24, r20
   122dc:	95 95       	asr	r25
   122de:	87 95       	ror	r24
   122e0:	8d 83       	std	Y+5, r24	; 0x05
	const uint8_t pos_y_mid	= pos_y_mul + pos_y_top;
   122e2:	9d 81       	ldd	r25, Y+5	; 0x05
   122e4:	8c 81       	ldd	r24, Y+4	; 0x04
   122e6:	89 0f       	add	r24, r25
   122e8:	8e 83       	std	Y+6, r24	; 0x06

	if (twi2_waitUntilReady(false)) {
   122ea:	80 e0       	ldi	r24, 0x00	; 0
   122ec:	0e 94 a3 61 	call	0xc346	; 0xc346 <twi2_waitUntilReady>
   122f0:	88 23       	and	r24, r24
   122f2:	09 f4       	brne	.+2      	; 0x122f6 <task_twi2_lcd__pll+0x50>
   122f4:	78 c0       	rjmp	.+240    	; 0x123e6 <task_twi2_lcd__pll+0x140>
		if (g_1pps_printtwi_avail) {
   122f6:	80 91 7d 26 	lds	r24, 0x267D	; 0x80267d <g_1pps_printtwi_avail>
   122fa:	88 23       	and	r24, r24
   122fc:	09 f4       	brne	.+2      	; 0x12300 <task_twi2_lcd__pll+0x5a>
   122fe:	73 c0       	rjmp	.+230    	; 0x123e6 <task_twi2_lcd__pll+0x140>
			/* Get timer for phase */
			int16_t l_pll_lo;
			{
				irqflags_t flags = cpu_irq_save();
   12300:	0e 94 b4 5c 	call	0xb968	; 0xb968 <cpu_irq_save>
   12304:	8f 83       	std	Y+7, r24	; 0x07
				l_pll_lo = g_1pps_last_lo - C_TCC1_MEAN_OFFSET;
   12306:	80 91 60 26 	lds	r24, 0x2660	; 0x802660 <g_1pps_last_lo>
   1230a:	90 91 61 26 	lds	r25, 0x2661	; 0x802661 <g_1pps_last_lo+0x1>
   1230e:	88 5e       	subi	r24, 0xE8	; 232
   12310:	93 40       	sbci	r25, 0x03	; 3
   12312:	88 87       	std	Y+8, r24	; 0x08
   12314:	99 87       	std	Y+9, r25	; 0x09
				cpu_irq_restore(flags);
   12316:	8f 81       	ldd	r24, Y+7	; 0x07
   12318:	0e 94 c4 5c 	call	0xb988	; 0xb988 <cpu_irq_restore>

				g_1pps_printtwi_avail = false;
   1231c:	10 92 7d 26 	sts	0x267D, r1	; 0x80267d <g_1pps_printtwi_avail>
			}

			/* LED green/red */
			twi2_set_leds(g_1pps_led);
   12320:	80 91 80 26 	lds	r24, 0x2680	; 0x802680 <g_1pps_led>
   12324:	0e 94 aa 63 	call	0xc754	; 0xc754 <twi2_set_leds>

			/* Clear old line */
			task_twi2_lcd_rect(size_x - width, pos_y_top, width, size_y - pos_y_top, true, GFX_PIXEL_CLR);
   12328:	9a 81       	ldd	r25, Y+2	; 0x02
   1232a:	8c 81       	ldd	r24, Y+4	; 0x04
   1232c:	29 2f       	mov	r18, r25
   1232e:	28 1b       	sub	r18, r24
   12330:	99 81       	ldd	r25, Y+1	; 0x01
   12332:	8b 81       	ldd	r24, Y+3	; 0x03
   12334:	59 2f       	mov	r21, r25
   12336:	58 1b       	sub	r21, r24
   12338:	85 2f       	mov	r24, r21
   1233a:	e1 2c       	mov	r14, r1
   1233c:	01 e0       	ldi	r16, 0x01	; 1
   1233e:	4b 81       	ldd	r20, Y+3	; 0x03
   12340:	6c 81       	ldd	r22, Y+4	; 0x04
   12342:	d5 d8       	rcall	.-3670   	; 0x114ee <task_twi2_lcd_rect>

			/* Draw new line */
			if (l_pll_lo >= 0) {
   12344:	88 85       	ldd	r24, Y+8	; 0x08
   12346:	99 85       	ldd	r25, Y+9	; 0x09
   12348:	99 23       	and	r25, r25
   1234a:	44 f1       	brlt	.+80     	; 0x1239c <task_twi2_lcd__pll+0xf6>
				/* Positive phase */
				uint8_t len_y = (uint8_t) (((uint32_t) (pos_y_mul + l_pll_lo)) % pos_y_mul);
   1234c:	8d 81       	ldd	r24, Y+5	; 0x05
   1234e:	28 2f       	mov	r18, r24
   12350:	30 e0       	ldi	r19, 0x00	; 0
   12352:	88 85       	ldd	r24, Y+8	; 0x08
   12354:	99 85       	ldd	r25, Y+9	; 0x09
   12356:	82 0f       	add	r24, r18
   12358:	93 1f       	adc	r25, r19
   1235a:	09 2e       	mov	r0, r25
   1235c:	00 0c       	add	r0, r0
   1235e:	aa 0b       	sbc	r26, r26
   12360:	bb 0b       	sbc	r27, r27
   12362:	2d 81       	ldd	r18, Y+5	; 0x05
   12364:	22 2f       	mov	r18, r18
   12366:	30 e0       	ldi	r19, 0x00	; 0
   12368:	40 e0       	ldi	r20, 0x00	; 0
   1236a:	50 e0       	ldi	r21, 0x00	; 0
   1236c:	bc 01       	movw	r22, r24
   1236e:	cd 01       	movw	r24, r26
   12370:	0f 94 06 2d 	call	0x25a0c	; 0x25a0c <__udivmodsi4>
   12374:	dc 01       	movw	r26, r24
   12376:	cb 01       	movw	r24, r22
   12378:	8a 87       	std	Y+10, r24	; 0x0a
				task_twi2_lcd_rect(size_x - width, pos_y_mid - len_y, width, len_y, false, GFX_PIXEL_SET);
   1237a:	9e 81       	ldd	r25, Y+6	; 0x06
   1237c:	8a 85       	ldd	r24, Y+10	; 0x0a
   1237e:	39 2f       	mov	r19, r25
   12380:	38 1b       	sub	r19, r24
   12382:	99 81       	ldd	r25, Y+1	; 0x01
   12384:	8b 81       	ldd	r24, Y+3	; 0x03
   12386:	29 2f       	mov	r18, r25
   12388:	28 1b       	sub	r18, r24
   1238a:	82 2f       	mov	r24, r18
   1238c:	ee 24       	eor	r14, r14
   1238e:	e3 94       	inc	r14
   12390:	00 e0       	ldi	r16, 0x00	; 0
   12392:	2a 85       	ldd	r18, Y+10	; 0x0a
   12394:	4b 81       	ldd	r20, Y+3	; 0x03
   12396:	63 2f       	mov	r22, r19
   12398:	aa d8       	rcall	.-3756   	; 0x114ee <task_twi2_lcd_rect>
				uint8_t len_y = (uint8_t) (((uint32_t) (pos_y_mul - l_pll_lo)) % pos_y_mul);
				task_twi2_lcd_rect(size_x - width, pos_y_mid, width, len_y, false, GFX_PIXEL_SET);
			}
		}
	}
}
   1239a:	25 c0       	rjmp	.+74     	; 0x123e6 <task_twi2_lcd__pll+0x140>
				uint8_t len_y = (uint8_t) (((uint32_t) (pos_y_mul + l_pll_lo)) % pos_y_mul);
				task_twi2_lcd_rect(size_x - width, pos_y_mid - len_y, width, len_y, false, GFX_PIXEL_SET);

			} else {
				/* Negative phase */
				uint8_t len_y = (uint8_t) (((uint32_t) (pos_y_mul - l_pll_lo)) % pos_y_mul);
   1239c:	8d 81       	ldd	r24, Y+5	; 0x05
   1239e:	28 2f       	mov	r18, r24
   123a0:	30 e0       	ldi	r19, 0x00	; 0
   123a2:	88 85       	ldd	r24, Y+8	; 0x08
   123a4:	99 85       	ldd	r25, Y+9	; 0x09
   123a6:	a9 01       	movw	r20, r18
   123a8:	48 1b       	sub	r20, r24
   123aa:	59 0b       	sbc	r21, r25
   123ac:	ca 01       	movw	r24, r20
   123ae:	09 2e       	mov	r0, r25
   123b0:	00 0c       	add	r0, r0
   123b2:	aa 0b       	sbc	r26, r26
   123b4:	bb 0b       	sbc	r27, r27
   123b6:	2d 81       	ldd	r18, Y+5	; 0x05
   123b8:	22 2f       	mov	r18, r18
   123ba:	30 e0       	ldi	r19, 0x00	; 0
   123bc:	40 e0       	ldi	r20, 0x00	; 0
   123be:	50 e0       	ldi	r21, 0x00	; 0
   123c0:	bc 01       	movw	r22, r24
   123c2:	cd 01       	movw	r24, r26
   123c4:	0f 94 06 2d 	call	0x25a0c	; 0x25a0c <__udivmodsi4>
   123c8:	dc 01       	movw	r26, r24
   123ca:	cb 01       	movw	r24, r22
   123cc:	8b 87       	std	Y+11, r24	; 0x0b
				task_twi2_lcd_rect(size_x - width, pos_y_mid, width, len_y, false, GFX_PIXEL_SET);
   123ce:	99 81       	ldd	r25, Y+1	; 0x01
   123d0:	8b 81       	ldd	r24, Y+3	; 0x03
   123d2:	59 2f       	mov	r21, r25
   123d4:	58 1b       	sub	r21, r24
   123d6:	85 2f       	mov	r24, r21
   123d8:	ee 24       	eor	r14, r14
   123da:	e3 94       	inc	r14
   123dc:	00 e0       	ldi	r16, 0x00	; 0
   123de:	2b 85       	ldd	r18, Y+11	; 0x0b
   123e0:	4b 81       	ldd	r20, Y+3	; 0x03
   123e2:	6e 81       	ldd	r22, Y+6	; 0x06
   123e4:	84 d8       	rcall	.-3832   	; 0x114ee <task_twi2_lcd_rect>
			}
		}
	}
}
   123e6:	00 00       	nop
   123e8:	2b 96       	adiw	r28, 0x0b	; 11
   123ea:	cd bf       	out	0x3d, r28	; 61
   123ec:	de bf       	out	0x3e, r29	; 62
   123ee:	df 91       	pop	r29
   123f0:	cf 91       	pop	r28
   123f2:	0f 91       	pop	r16
   123f4:	ef 90       	pop	r14
   123f6:	08 95       	ret

000123f8 <task_twi2_lcd__cpu1>:


/* TWI2 - LCD Port */
void task_twi2_lcd__cpu1(uint8_t col_left)
{
   123f8:	2f 92       	push	r2
   123fa:	3f 92       	push	r3
   123fc:	4f 92       	push	r4
   123fe:	5f 92       	push	r5
   12400:	6f 92       	push	r6
   12402:	7f 92       	push	r7
   12404:	8f 92       	push	r8
   12406:	9f 92       	push	r9
   12408:	af 92       	push	r10
   1240a:	bf 92       	push	r11
   1240c:	cf 92       	push	r12
   1240e:	df 92       	push	r13
   12410:	ef 92       	push	r14
   12412:	ff 92       	push	r15
   12414:	0f 93       	push	r16
   12416:	1f 93       	push	r17
   12418:	cf 93       	push	r28
   1241a:	df 93       	push	r29
   1241c:	cd b7       	in	r28, 0x3d	; 61
   1241e:	de b7       	in	r29, 0x3e	; 62
   12420:	63 97       	sbiw	r28, 0x13	; 19
   12422:	cd bf       	out	0x3d, r28	; 61
   12424:	de bf       	out	0x3e, r29	; 62
   12426:	8b 8b       	std	Y+19, r24	; 0x13
	static uint8_t	s_month				= 255;
	static uint16_t	s_year				= 0;
	static int16_t	s_adc_temp_deg_100	= 0;
	static int16_t	s_adc_5v0_volt_1000	= 0;

	if (twi2_waitUntilReady(false)) {
   12428:	80 e0       	ldi	r24, 0x00	; 0
   1242a:	0e 94 a3 61 	call	0xc346	; 0xc346 <twi2_waitUntilReady>
   1242e:	88 23       	and	r24, r24
   12430:	09 f4       	brne	.+2      	; 0x12434 <task_twi2_lcd__cpu1+0x3c>
   12432:	b8 c1       	rjmp	.+880    	; 0x127a4 <task_twi2_lcd__cpu1+0x3ac>
		int16_t l_adc_temp_deg_100;
		int16_t l_adc_5v0_volt_1000;

		/* Get up-to-date global data */
		{
			irqflags_t flags = cpu_irq_save();
   12434:	0e 94 b4 5c 	call	0xb968	; 0xb968 <cpu_irq_save>
   12438:	89 83       	std	Y+1, r24	; 0x01
			l_seconds		= g_boot_time_ts;
   1243a:	80 91 5c 26 	lds	r24, 0x265C	; 0x80265c <g_boot_time_ts>
   1243e:	90 91 5d 26 	lds	r25, 0x265D	; 0x80265d <g_boot_time_ts+0x1>
   12442:	a0 91 5e 26 	lds	r26, 0x265E	; 0x80265e <g_boot_time_ts+0x2>
   12446:	b0 91 5f 26 	lds	r27, 0x265F	; 0x80265f <g_boot_time_ts+0x3>
   1244a:	8a 83       	std	Y+2, r24	; 0x02
   1244c:	9b 83       	std	Y+3, r25	; 0x03
   1244e:	ac 83       	std	Y+4, r26	; 0x04
   12450:	bd 83       	std	Y+5, r27	; 0x05
			l_seconds	   += (uint32_t)(g_milliseconds_cnt64 / 1000);
   12452:	20 90 54 26 	lds	r2, 0x2654	; 0x802654 <g_milliseconds_cnt64>
   12456:	30 90 55 26 	lds	r3, 0x2655	; 0x802655 <g_milliseconds_cnt64+0x1>
   1245a:	40 90 56 26 	lds	r4, 0x2656	; 0x802656 <g_milliseconds_cnt64+0x2>
   1245e:	50 90 57 26 	lds	r5, 0x2657	; 0x802657 <g_milliseconds_cnt64+0x3>
   12462:	60 90 58 26 	lds	r6, 0x2658	; 0x802658 <g_milliseconds_cnt64+0x4>
   12466:	70 90 59 26 	lds	r7, 0x2659	; 0x802659 <g_milliseconds_cnt64+0x5>
   1246a:	80 90 5a 26 	lds	r8, 0x265A	; 0x80265a <g_milliseconds_cnt64+0x6>
   1246e:	90 90 5b 26 	lds	r9, 0x265B	; 0x80265b <g_milliseconds_cnt64+0x7>
   12472:	0f 2e       	mov	r0, r31
   12474:	f8 ee       	ldi	r31, 0xE8	; 232
   12476:	af 2e       	mov	r10, r31
   12478:	f0 2d       	mov	r31, r0
   1247a:	0f 2e       	mov	r0, r31
   1247c:	f3 e0       	ldi	r31, 0x03	; 3
   1247e:	bf 2e       	mov	r11, r31
   12480:	f0 2d       	mov	r31, r0
   12482:	c1 2c       	mov	r12, r1
   12484:	d1 2c       	mov	r13, r1
   12486:	e1 2c       	mov	r14, r1
   12488:	f1 2c       	mov	r15, r1
   1248a:	00 e0       	ldi	r16, 0x00	; 0
   1248c:	10 e0       	ldi	r17, 0x00	; 0
   1248e:	22 2d       	mov	r18, r2
   12490:	33 2d       	mov	r19, r3
   12492:	44 2d       	mov	r20, r4
   12494:	55 2d       	mov	r21, r5
   12496:	66 2d       	mov	r22, r6
   12498:	77 2d       	mov	r23, r7
   1249a:	88 2d       	mov	r24, r8
   1249c:	99 2d       	mov	r25, r9
   1249e:	0f 94 e3 2d 	call	0x25bc6	; 0x25bc6 <__udivdi3>
   124a2:	a2 2e       	mov	r10, r18
   124a4:	b3 2e       	mov	r11, r19
   124a6:	c4 2e       	mov	r12, r20
   124a8:	d5 2e       	mov	r13, r21
   124aa:	e6 2e       	mov	r14, r22
   124ac:	f7 2e       	mov	r15, r23
   124ae:	08 2f       	mov	r16, r24
   124b0:	19 2f       	mov	r17, r25
   124b2:	2a 2d       	mov	r18, r10
   124b4:	3b 2d       	mov	r19, r11
   124b6:	4c 2d       	mov	r20, r12
   124b8:	5d 2d       	mov	r21, r13
   124ba:	6e 2d       	mov	r22, r14
   124bc:	7f 2d       	mov	r23, r15
   124be:	80 2f       	mov	r24, r16
   124c0:	91 2f       	mov	r25, r17
   124c2:	8a 81       	ldd	r24, Y+2	; 0x02
   124c4:	9b 81       	ldd	r25, Y+3	; 0x03
   124c6:	ac 81       	ldd	r26, Y+4	; 0x04
   124c8:	bd 81       	ldd	r27, Y+5	; 0x05
   124ca:	82 0f       	add	r24, r18
   124cc:	93 1f       	adc	r25, r19
   124ce:	a4 1f       	adc	r26, r20
   124d0:	b5 1f       	adc	r27, r21
   124d2:	8a 83       	std	Y+2, r24	; 0x02
   124d4:	9b 83       	std	Y+3, r25	; 0x03
   124d6:	ac 83       	std	Y+4, r26	; 0x04
   124d8:	bd 83       	std	Y+5, r27	; 0x05
			cpu_irq_restore(flags);
   124da:	89 81       	ldd	r24, Y+1	; 0x01
   124dc:	0e 94 c4 5c 	call	0xb988	; 0xb988 <cpu_irq_restore>
		}

		if ((s_epoch_secs != l_seconds) && (1000000000UL < l_seconds && l_seconds < 2000000000UL)) {
   124e0:	20 91 6a 24 	lds	r18, 0x246A	; 0x80246a <s_epoch_secs.8422>
   124e4:	30 91 6b 24 	lds	r19, 0x246B	; 0x80246b <s_epoch_secs.8422+0x1>
   124e8:	40 91 6c 24 	lds	r20, 0x246C	; 0x80246c <s_epoch_secs.8422+0x2>
   124ec:	50 91 6d 24 	lds	r21, 0x246D	; 0x80246d <s_epoch_secs.8422+0x3>
   124f0:	8a 81       	ldd	r24, Y+2	; 0x02
   124f2:	9b 81       	ldd	r25, Y+3	; 0x03
   124f4:	ac 81       	ldd	r26, Y+4	; 0x04
   124f6:	bd 81       	ldd	r27, Y+5	; 0x05
   124f8:	28 17       	cp	r18, r24
   124fa:	39 07       	cpc	r19, r25
   124fc:	4a 07       	cpc	r20, r26
   124fe:	5b 07       	cpc	r21, r27
   12500:	09 f4       	brne	.+2      	; 0x12504 <task_twi2_lcd__cpu1+0x10c>
   12502:	c3 c0       	rjmp	.+390    	; 0x1268a <task_twi2_lcd__cpu1+0x292>
   12504:	8a 81       	ldd	r24, Y+2	; 0x02
   12506:	9b 81       	ldd	r25, Y+3	; 0x03
   12508:	ac 81       	ldd	r26, Y+4	; 0x04
   1250a:	bd 81       	ldd	r27, Y+5	; 0x05
   1250c:	81 30       	cpi	r24, 0x01	; 1
   1250e:	9a 4c       	sbci	r25, 0xCA	; 202
   12510:	aa 49       	sbci	r26, 0x9A	; 154
   12512:	bb 43       	sbci	r27, 0x3B	; 59
   12514:	08 f4       	brcc	.+2      	; 0x12518 <task_twi2_lcd__cpu1+0x120>
   12516:	b9 c0       	rjmp	.+370    	; 0x1268a <task_twi2_lcd__cpu1+0x292>
   12518:	8a 81       	ldd	r24, Y+2	; 0x02
   1251a:	9b 81       	ldd	r25, Y+3	; 0x03
   1251c:	ac 81       	ldd	r26, Y+4	; 0x04
   1251e:	bd 81       	ldd	r27, Y+5	; 0x05
   12520:	81 15       	cp	r24, r1
   12522:	94 49       	sbci	r25, 0x94	; 148
   12524:	a5 43       	sbci	r26, 0x35	; 53
   12526:	b7 47       	sbci	r27, 0x77	; 119
   12528:	08 f0       	brcs	.+2      	; 0x1252c <task_twi2_lcd__cpu1+0x134>
   1252a:	af c0       	rjmp	.+350    	; 0x1268a <task_twi2_lcd__cpu1+0x292>
			s_epoch_secs = l_seconds;
   1252c:	8a 81       	ldd	r24, Y+2	; 0x02
   1252e:	9b 81       	ldd	r25, Y+3	; 0x03
   12530:	ac 81       	ldd	r26, Y+4	; 0x04
   12532:	bd 81       	ldd	r27, Y+5	; 0x05
   12534:	80 93 6a 24 	sts	0x246A, r24	; 0x80246a <s_epoch_secs.8422>
   12538:	90 93 6b 24 	sts	0x246B, r25	; 0x80246b <s_epoch_secs.8422+0x1>
   1253c:	a0 93 6c 24 	sts	0x246C, r26	; 0x80246c <s_epoch_secs.8422+0x2>
   12540:	b0 93 6d 24 	sts	0x246D, r27	; 0x80246d <s_epoch_secs.8422+0x3>

			struct calendar_date calDat;
			calendar_timestamp_to_date(l_seconds, &calDat);
   12544:	9e 01       	movw	r18, r28
   12546:	25 5f       	subi	r18, 0xF5	; 245
   12548:	3f 4f       	sbci	r19, 0xFF	; 255
   1254a:	8a 81       	ldd	r24, Y+2	; 0x02
   1254c:	9b 81       	ldd	r25, Y+3	; 0x03
   1254e:	ac 81       	ldd	r26, Y+4	; 0x04
   12550:	bd 81       	ldd	r27, Y+5	; 0x05
   12552:	a9 01       	movw	r20, r18
   12554:	bc 01       	movw	r22, r24
   12556:	cd 01       	movw	r24, r26
   12558:	0e 94 e2 47 	call	0x8fc4	; 0x8fc4 <calendar_timestamp_to_date>

			if (calDat.second <= 60) {
   1255c:	8b 85       	ldd	r24, Y+11	; 0x0b
   1255e:	8d 33       	cpi	r24, 0x3D	; 61
   12560:	60 f4       	brcc	.+24     	; 0x1257a <task_twi2_lcd__cpu1+0x182>
				task_twi2_lcd_print_format_long_P(17 * 6,  2 * 10 -4, calDat.second,		PM_FORMAT_02LD);
   12562:	8b 85       	ldd	r24, Y+11	; 0x0b
   12564:	88 2f       	mov	r24, r24
   12566:	90 e0       	ldi	r25, 0x00	; 0
   12568:	a0 e0       	ldi	r26, 0x00	; 0
   1256a:	b0 e0       	ldi	r27, 0x00	; 0
   1256c:	0a e9       	ldi	r16, 0x9A	; 154
   1256e:	16 e3       	ldi	r17, 0x36	; 54
   12570:	9c 01       	movw	r18, r24
   12572:	ad 01       	movw	r20, r26
   12574:	60 e1       	ldi	r22, 0x10	; 16
   12576:	86 e6       	ldi	r24, 0x66	; 102
   12578:	dd dc       	rcall	.-1606   	; 0x11f34 <task_twi2_lcd_print_format_long_P>
			}

			if ((s_minute != calDat.minute) && (calDat.minute <= 59)) {
   1257a:	9c 85       	ldd	r25, Y+12	; 0x0c
   1257c:	80 91 07 20 	lds	r24, 0x2007	; 0x802007 <s_minute.8423>
   12580:	98 17       	cp	r25, r24
   12582:	91 f0       	breq	.+36     	; 0x125a8 <task_twi2_lcd__cpu1+0x1b0>
   12584:	8c 85       	ldd	r24, Y+12	; 0x0c
   12586:	8c 33       	cpi	r24, 0x3C	; 60
   12588:	78 f4       	brcc	.+30     	; 0x125a8 <task_twi2_lcd__cpu1+0x1b0>
				s_minute = calDat.minute;
   1258a:	8c 85       	ldd	r24, Y+12	; 0x0c
   1258c:	80 93 07 20 	sts	0x2007, r24	; 0x802007 <s_minute.8423>
				task_twi2_lcd_print_format_long_P(14 * 6,  2 * 10 -4, calDat.minute,		PM_FORMAT_02LD);
   12590:	8c 85       	ldd	r24, Y+12	; 0x0c
   12592:	88 2f       	mov	r24, r24
   12594:	90 e0       	ldi	r25, 0x00	; 0
   12596:	a0 e0       	ldi	r26, 0x00	; 0
   12598:	b0 e0       	ldi	r27, 0x00	; 0
   1259a:	0a e9       	ldi	r16, 0x9A	; 154
   1259c:	16 e3       	ldi	r17, 0x36	; 54
   1259e:	9c 01       	movw	r18, r24
   125a0:	ad 01       	movw	r20, r26
   125a2:	60 e1       	ldi	r22, 0x10	; 16
   125a4:	84 e5       	ldi	r24, 0x54	; 84
   125a6:	c6 dc       	rcall	.-1652   	; 0x11f34 <task_twi2_lcd_print_format_long_P>
			}

			if ((s_hour != calDat.hour) && (calDat.hour <= 23)) {
   125a8:	9d 85       	ldd	r25, Y+13	; 0x0d
   125aa:	80 91 08 20 	lds	r24, 0x2008	; 0x802008 <s_hour.8424>
   125ae:	98 17       	cp	r25, r24
   125b0:	91 f0       	breq	.+36     	; 0x125d6 <task_twi2_lcd__cpu1+0x1de>
   125b2:	8d 85       	ldd	r24, Y+13	; 0x0d
   125b4:	88 31       	cpi	r24, 0x18	; 24
   125b6:	78 f4       	brcc	.+30     	; 0x125d6 <task_twi2_lcd__cpu1+0x1de>
				s_hour = calDat.hour;
   125b8:	8d 85       	ldd	r24, Y+13	; 0x0d
   125ba:	80 93 08 20 	sts	0x2008, r24	; 0x802008 <s_hour.8424>
				task_twi2_lcd_print_format_long_P(11 * 6,  2 * 10 -4, calDat.hour,			PM_FORMAT_02LD);
   125be:	8d 85       	ldd	r24, Y+13	; 0x0d
   125c0:	88 2f       	mov	r24, r24
   125c2:	90 e0       	ldi	r25, 0x00	; 0
   125c4:	a0 e0       	ldi	r26, 0x00	; 0
   125c6:	b0 e0       	ldi	r27, 0x00	; 0
   125c8:	0a e9       	ldi	r16, 0x9A	; 154
   125ca:	16 e3       	ldi	r17, 0x36	; 54
   125cc:	9c 01       	movw	r18, r24
   125ce:	ad 01       	movw	r20, r26
   125d0:	60 e1       	ldi	r22, 0x10	; 16
   125d2:	82 e4       	ldi	r24, 0x42	; 66
   125d4:	af dc       	rcall	.-1698   	; 0x11f34 <task_twi2_lcd_print_format_long_P>
			}

			if ((s_date != calDat.date) && (calDat.date <= 30)) {
   125d6:	9e 85       	ldd	r25, Y+14	; 0x0e
   125d8:	80 91 09 20 	lds	r24, 0x2009	; 0x802009 <s_date.8425>
   125dc:	98 17       	cp	r25, r24
   125de:	a9 f0       	breq	.+42     	; 0x1260a <task_twi2_lcd__cpu1+0x212>
   125e0:	8e 85       	ldd	r24, Y+14	; 0x0e
   125e2:	8f 31       	cpi	r24, 0x1F	; 31
   125e4:	90 f4       	brcc	.+36     	; 0x1260a <task_twi2_lcd__cpu1+0x212>
				s_date = calDat.date;
   125e6:	8e 85       	ldd	r24, Y+14	; 0x0e
   125e8:	80 93 09 20 	sts	0x2009, r24	; 0x802009 <s_date.8425>
				task_twi2_lcd_print_format_long_P( 8 * 6,  2 * 10 -4, calDat.date  + 1,		PM_FORMAT_02LD);
   125ec:	8e 85       	ldd	r24, Y+14	; 0x0e
   125ee:	88 2f       	mov	r24, r24
   125f0:	90 e0       	ldi	r25, 0x00	; 0
   125f2:	01 96       	adiw	r24, 0x01	; 1
   125f4:	09 2e       	mov	r0, r25
   125f6:	00 0c       	add	r0, r0
   125f8:	aa 0b       	sbc	r26, r26
   125fa:	bb 0b       	sbc	r27, r27
   125fc:	0a e9       	ldi	r16, 0x9A	; 154
   125fe:	16 e3       	ldi	r17, 0x36	; 54
   12600:	9c 01       	movw	r18, r24
   12602:	ad 01       	movw	r20, r26
   12604:	60 e1       	ldi	r22, 0x10	; 16
   12606:	80 e3       	ldi	r24, 0x30	; 48
   12608:	95 dc       	rcall	.-1750   	; 0x11f34 <task_twi2_lcd_print_format_long_P>
			}

			if ((s_month != calDat.month) && (calDat.month <= 11)) {
   1260a:	9f 85       	ldd	r25, Y+15	; 0x0f
   1260c:	80 91 0a 20 	lds	r24, 0x200A	; 0x80200a <s_month.8426>
   12610:	98 17       	cp	r25, r24
   12612:	a9 f0       	breq	.+42     	; 0x1263e <task_twi2_lcd__cpu1+0x246>
   12614:	8f 85       	ldd	r24, Y+15	; 0x0f
   12616:	8c 30       	cpi	r24, 0x0C	; 12
   12618:	90 f4       	brcc	.+36     	; 0x1263e <task_twi2_lcd__cpu1+0x246>
				s_month = calDat.month;
   1261a:	8f 85       	ldd	r24, Y+15	; 0x0f
   1261c:	80 93 0a 20 	sts	0x200A, r24	; 0x80200a <s_month.8426>
				task_twi2_lcd_print_format_long_P( 5 * 6,  2 * 10 -4, calDat.month + 1,		PM_FORMAT_02LD);
   12620:	8f 85       	ldd	r24, Y+15	; 0x0f
   12622:	88 2f       	mov	r24, r24
   12624:	90 e0       	ldi	r25, 0x00	; 0
   12626:	01 96       	adiw	r24, 0x01	; 1
   12628:	09 2e       	mov	r0, r25
   1262a:	00 0c       	add	r0, r0
   1262c:	aa 0b       	sbc	r26, r26
   1262e:	bb 0b       	sbc	r27, r27
   12630:	0a e9       	ldi	r16, 0x9A	; 154
   12632:	16 e3       	ldi	r17, 0x36	; 54
   12634:	9c 01       	movw	r18, r24
   12636:	ad 01       	movw	r20, r26
   12638:	60 e1       	ldi	r22, 0x10	; 16
   1263a:	8e e1       	ldi	r24, 0x1E	; 30
   1263c:	7b dc       	rcall	.-1802   	; 0x11f34 <task_twi2_lcd_print_format_long_P>
			}

			if ((s_year != calDat.year) && (2017 <= calDat.year) && (calDat.year <= 2100)) {
   1263e:	28 89       	ldd	r18, Y+16	; 0x10
   12640:	39 89       	ldd	r19, Y+17	; 0x11
   12642:	80 91 6e 24 	lds	r24, 0x246E	; 0x80246e <s_year.8427>
   12646:	90 91 6f 24 	lds	r25, 0x246F	; 0x80246f <s_year.8427+0x1>
   1264a:	28 17       	cp	r18, r24
   1264c:	39 07       	cpc	r19, r25
   1264e:	b1 f1       	breq	.+108    	; 0x126bc <task_twi2_lcd__cpu1+0x2c4>
   12650:	88 89       	ldd	r24, Y+16	; 0x10
   12652:	99 89       	ldd	r25, Y+17	; 0x11
   12654:	81 3e       	cpi	r24, 0xE1	; 225
   12656:	97 40       	sbci	r25, 0x07	; 7
   12658:	88 f1       	brcs	.+98     	; 0x126bc <task_twi2_lcd__cpu1+0x2c4>
   1265a:	88 89       	ldd	r24, Y+16	; 0x10
   1265c:	99 89       	ldd	r25, Y+17	; 0x11
   1265e:	85 33       	cpi	r24, 0x35	; 53
   12660:	98 40       	sbci	r25, 0x08	; 8
   12662:	60 f5       	brcc	.+88     	; 0x126bc <task_twi2_lcd__cpu1+0x2c4>
				s_year = calDat.year;
   12664:	88 89       	ldd	r24, Y+16	; 0x10
   12666:	99 89       	ldd	r25, Y+17	; 0x11
   12668:	80 93 6e 24 	sts	0x246E, r24	; 0x80246e <s_year.8427>
   1266c:	90 93 6f 24 	sts	0x246F, r25	; 0x80246f <s_year.8427+0x1>
				task_twi2_lcd_print_format_long_P( 0 * 6,  2 * 10 -4, calDat.year,			PM_FORMAT_4LD);
   12670:	88 89       	ldd	r24, Y+16	; 0x10
   12672:	99 89       	ldd	r25, Y+17	; 0x11
   12674:	cc 01       	movw	r24, r24
   12676:	a0 e0       	ldi	r26, 0x00	; 0
   12678:	b0 e0       	ldi	r27, 0x00	; 0
   1267a:	06 ea       	ldi	r16, 0xA6	; 166
   1267c:	16 e3       	ldi	r17, 0x36	; 54
   1267e:	9c 01       	movw	r18, r24
   12680:	ad 01       	movw	r20, r26
   12682:	60 e1       	ldi	r22, 0x10	; 16
   12684:	80 e0       	ldi	r24, 0x00	; 0
   12686:	56 dc       	rcall	.-1876   	; 0x11f34 <task_twi2_lcd_print_format_long_P>
			l_seconds		= g_boot_time_ts;
			l_seconds	   += (uint32_t)(g_milliseconds_cnt64 / 1000);
			cpu_irq_restore(flags);
		}

		if ((s_epoch_secs != l_seconds) && (1000000000UL < l_seconds && l_seconds < 2000000000UL)) {
   12688:	19 c0       	rjmp	.+50     	; 0x126bc <task_twi2_lcd__cpu1+0x2c4>
				task_twi2_lcd_print_format_long_P( 0 * 6,  2 * 10 -4, calDat.year,			PM_FORMAT_4LD);
			}

		} else {
			/* Reset static vars */
			s_epoch_secs	= 0UL;
   1268a:	10 92 6a 24 	sts	0x246A, r1	; 0x80246a <s_epoch_secs.8422>
   1268e:	10 92 6b 24 	sts	0x246B, r1	; 0x80246b <s_epoch_secs.8422+0x1>
   12692:	10 92 6c 24 	sts	0x246C, r1	; 0x80246c <s_epoch_secs.8422+0x2>
   12696:	10 92 6d 24 	sts	0x246D, r1	; 0x80246d <s_epoch_secs.8422+0x3>
			s_minute		= 255;
   1269a:	8f ef       	ldi	r24, 0xFF	; 255
   1269c:	80 93 07 20 	sts	0x2007, r24	; 0x802007 <s_minute.8423>
			s_hour			= 255;
   126a0:	8f ef       	ldi	r24, 0xFF	; 255
   126a2:	80 93 08 20 	sts	0x2008, r24	; 0x802008 <s_hour.8424>
			s_date			= 255;
   126a6:	8f ef       	ldi	r24, 0xFF	; 255
   126a8:	80 93 09 20 	sts	0x2009, r24	; 0x802009 <s_date.8425>
			s_month			= 255;
   126ac:	8f ef       	ldi	r24, 0xFF	; 255
   126ae:	80 93 0a 20 	sts	0x200A, r24	; 0x80200a <s_month.8426>
			s_year			= 0;
   126b2:	10 92 6e 24 	sts	0x246E, r1	; 0x80246e <s_year.8427>
   126b6:	10 92 6f 24 	sts	0x246F, r1	; 0x80246f <s_year.8427+0x1>
   126ba:	01 c0       	rjmp	.+2      	; 0x126be <task_twi2_lcd__cpu1+0x2c6>
			l_seconds		= g_boot_time_ts;
			l_seconds	   += (uint32_t)(g_milliseconds_cnt64 / 1000);
			cpu_irq_restore(flags);
		}

		if ((s_epoch_secs != l_seconds) && (1000000000UL < l_seconds && l_seconds < 2000000000UL)) {
   126bc:	00 00       	nop
			s_date			= 255;
			s_month			= 255;
			s_year			= 0;
		}

		if (!g_adc_enabled) {
   126be:	90 91 0f 20 	lds	r25, 0x200F	; 0x80200f <g_adc_enabled>
   126c2:	81 e0       	ldi	r24, 0x01	; 1
   126c4:	89 27       	eor	r24, r25
   126c6:	88 23       	and	r24, r24
   126c8:	09 f0       	breq	.+2      	; 0x126cc <task_twi2_lcd__cpu1+0x2d4>
   126ca:	6b c0       	rjmp	.+214    	; 0x127a2 <task_twi2_lcd__cpu1+0x3aa>
			return;
		}

		/* Get up-to-date global data */
		{
			irqflags_t flags = cpu_irq_save();
   126cc:	0e 94 b4 5c 	call	0xb968	; 0xb968 <cpu_irq_save>
   126d0:	8e 83       	std	Y+6, r24	; 0x06
			l_adc_temp_deg_100	= g_adc_temp_deg_100;
   126d2:	80 91 61 2a 	lds	r24, 0x2A61	; 0x802a61 <g_adc_temp_deg_100>
   126d6:	90 91 62 2a 	lds	r25, 0x2A62	; 0x802a62 <g_adc_temp_deg_100+0x1>
   126da:	8f 83       	std	Y+7, r24	; 0x07
   126dc:	98 87       	std	Y+8, r25	; 0x08
			l_adc_5v0_volt_1000	= g_adc_5v0_volt_1000;
   126de:	80 91 57 2a 	lds	r24, 0x2A57	; 0x802a57 <g_adc_5v0_volt_1000>
   126e2:	90 91 58 2a 	lds	r25, 0x2A58	; 0x802a58 <g_adc_5v0_volt_1000+0x1>
   126e6:	89 87       	std	Y+9, r24	; 0x09
   126e8:	9a 87       	std	Y+10, r25	; 0x0a
			cpu_irq_restore(flags);
   126ea:	8e 81       	ldd	r24, Y+6	; 0x06
   126ec:	0e 94 c4 5c 	call	0xb988	; 0xb988 <cpu_irq_restore>
		}

		if (s_adc_temp_deg_100 != l_adc_temp_deg_100) {
   126f0:	20 91 70 24 	lds	r18, 0x2470	; 0x802470 <s_adc_temp_deg_100.8428>
   126f4:	30 91 71 24 	lds	r19, 0x2471	; 0x802471 <s_adc_temp_deg_100.8428+0x1>
   126f8:	8f 81       	ldd	r24, Y+7	; 0x07
   126fa:	98 85       	ldd	r25, Y+8	; 0x08
   126fc:	28 17       	cp	r18, r24
   126fe:	39 07       	cpc	r19, r25
   12700:	19 f1       	breq	.+70     	; 0x12748 <task_twi2_lcd__cpu1+0x350>
			s_adc_temp_deg_100 = l_adc_temp_deg_100;
   12702:	8f 81       	ldd	r24, Y+7	; 0x07
   12704:	98 85       	ldd	r25, Y+8	; 0x08
   12706:	80 93 70 24 	sts	0x2470, r24	; 0x802470 <s_adc_temp_deg_100.8428>
   1270a:	90 93 71 24 	sts	0x2471, r25	; 0x802471 <s_adc_temp_deg_100.8428+0x1>

			/* ADC_TEMP */
			task_twi2_lcd_print_format_float_P(col_left,  3 * 10, l_adc_temp_deg_100 / 100.f, PM_FORMAT_4F1);
   1270e:	8f 81       	ldd	r24, Y+7	; 0x07
   12710:	98 85       	ldd	r25, Y+8	; 0x08
   12712:	09 2e       	mov	r0, r25
   12714:	00 0c       	add	r0, r0
   12716:	aa 0b       	sbc	r26, r26
   12718:	bb 0b       	sbc	r27, r27
   1271a:	bc 01       	movw	r22, r24
   1271c:	cd 01       	movw	r24, r26
   1271e:	0f 94 e9 25 	call	0x24bd2	; 0x24bd2 <__floatsisf>
   12722:	dc 01       	movw	r26, r24
   12724:	cb 01       	movw	r24, r22
   12726:	20 e0       	ldi	r18, 0x00	; 0
   12728:	30 e0       	ldi	r19, 0x00	; 0
   1272a:	48 ec       	ldi	r20, 0xC8	; 200
   1272c:	52 e4       	ldi	r21, 0x42	; 66
   1272e:	bc 01       	movw	r22, r24
   12730:	cd 01       	movw	r24, r26
   12732:	0f 94 14 25 	call	0x24a28	; 0x24a28 <__divsf3>
   12736:	dc 01       	movw	r26, r24
   12738:	cb 01       	movw	r24, r22
   1273a:	0b ea       	ldi	r16, 0xAB	; 171
   1273c:	16 e3       	ldi	r17, 0x36	; 54
   1273e:	9c 01       	movw	r18, r24
   12740:	ad 01       	movw	r20, r26
   12742:	6e e1       	ldi	r22, 0x1E	; 30
   12744:	8b 89       	ldd	r24, Y+19	; 0x13
   12746:	d2 dc       	rcall	.-1628   	; 0x120ec <task_twi2_lcd_print_format_float_P>
		}

		if (s_adc_5v0_volt_1000 != l_adc_5v0_volt_1000) {
   12748:	20 91 72 24 	lds	r18, 0x2472	; 0x802472 <s_adc_5v0_volt_1000.8429>
   1274c:	30 91 73 24 	lds	r19, 0x2473	; 0x802473 <s_adc_5v0_volt_1000.8429+0x1>
   12750:	89 85       	ldd	r24, Y+9	; 0x09
   12752:	9a 85       	ldd	r25, Y+10	; 0x0a
   12754:	28 17       	cp	r18, r24
   12756:	39 07       	cpc	r19, r25
   12758:	29 f1       	breq	.+74     	; 0x127a4 <task_twi2_lcd__cpu1+0x3ac>
			s_adc_5v0_volt_1000 = l_adc_5v0_volt_1000;
   1275a:	89 85       	ldd	r24, Y+9	; 0x09
   1275c:	9a 85       	ldd	r25, Y+10	; 0x0a
   1275e:	80 93 72 24 	sts	0x2472, r24	; 0x802472 <s_adc_5v0_volt_1000.8429>
   12762:	90 93 73 24 	sts	0x2473, r25	; 0x802473 <s_adc_5v0_volt_1000.8429+0x1>

			/* ADC_5V0 */
			task_twi2_lcd_print_format_float_P(col_left,  4 * 10, l_adc_5v0_volt_1000 / 1000.f, PM_FORMAT_5F3);
   12766:	89 85       	ldd	r24, Y+9	; 0x09
   12768:	9a 85       	ldd	r25, Y+10	; 0x0a
   1276a:	09 2e       	mov	r0, r25
   1276c:	00 0c       	add	r0, r0
   1276e:	aa 0b       	sbc	r26, r26
   12770:	bb 0b       	sbc	r27, r27
   12772:	bc 01       	movw	r22, r24
   12774:	cd 01       	movw	r24, r26
   12776:	0f 94 e9 25 	call	0x24bd2	; 0x24bd2 <__floatsisf>
   1277a:	dc 01       	movw	r26, r24
   1277c:	cb 01       	movw	r24, r22
   1277e:	20 e0       	ldi	r18, 0x00	; 0
   12780:	30 e0       	ldi	r19, 0x00	; 0
   12782:	4a e7       	ldi	r20, 0x7A	; 122
   12784:	54 e4       	ldi	r21, 0x44	; 68
   12786:	bc 01       	movw	r22, r24
   12788:	cd 01       	movw	r24, r26
   1278a:	0f 94 14 25 	call	0x24a28	; 0x24a28 <__divsf3>
   1278e:	dc 01       	movw	r26, r24
   12790:	cb 01       	movw	r24, r22
   12792:	07 eb       	ldi	r16, 0xB7	; 183
   12794:	16 e3       	ldi	r17, 0x36	; 54
   12796:	9c 01       	movw	r18, r24
   12798:	ad 01       	movw	r20, r26
   1279a:	68 e2       	ldi	r22, 0x28	; 40
   1279c:	8b 89       	ldd	r24, Y+19	; 0x13
   1279e:	a6 dc       	rcall	.-1716   	; 0x120ec <task_twi2_lcd_print_format_float_P>
   127a0:	01 c0       	rjmp	.+2      	; 0x127a4 <task_twi2_lcd__cpu1+0x3ac>
			s_month			= 255;
			s_year			= 0;
		}

		if (!g_adc_enabled) {
			return;
   127a2:	00 00       	nop

			/* ADC_5V0 */
			task_twi2_lcd_print_format_float_P(col_left,  4 * 10, l_adc_5v0_volt_1000 / 1000.f, PM_FORMAT_5F3);
		}
	}
}
   127a4:	63 96       	adiw	r28, 0x13	; 19
   127a6:	cd bf       	out	0x3d, r28	; 61
   127a8:	de bf       	out	0x3e, r29	; 62
   127aa:	df 91       	pop	r29
   127ac:	cf 91       	pop	r28
   127ae:	1f 91       	pop	r17
   127b0:	0f 91       	pop	r16
   127b2:	ff 90       	pop	r15
   127b4:	ef 90       	pop	r14
   127b6:	df 90       	pop	r13
   127b8:	cf 90       	pop	r12
   127ba:	bf 90       	pop	r11
   127bc:	af 90       	pop	r10
   127be:	9f 90       	pop	r9
   127c0:	8f 90       	pop	r8
   127c2:	7f 90       	pop	r7
   127c4:	6f 90       	pop	r6
   127c6:	5f 90       	pop	r5
   127c8:	4f 90       	pop	r4
   127ca:	3f 90       	pop	r3
   127cc:	2f 90       	pop	r2
   127ce:	08 95       	ret

000127d0 <task_twi2_lcd__cpu2>:

void task_twi2_lcd__cpu2(uint8_t col_left)
{
   127d0:	0f 93       	push	r16
   127d2:	1f 93       	push	r17
   127d4:	cf 93       	push	r28
   127d6:	df 93       	push	r29
   127d8:	00 d0       	rcall	.+0      	; 0x127da <task_twi2_lcd__cpu2+0xa>
   127da:	00 d0       	rcall	.+0      	; 0x127dc <task_twi2_lcd__cpu2+0xc>
   127dc:	cd b7       	in	r28, 0x3d	; 61
   127de:	de b7       	in	r29, 0x3e	; 62
   127e0:	8e 83       	std	Y+6, r24	; 0x06
	static int16_t s_adc_vbat_volt_1000 = 0;
	static int16_t s_adc_vctcxo_volt_1000 = 0;

	if (twi2_waitUntilReady(false)) {
   127e2:	80 e0       	ldi	r24, 0x00	; 0
   127e4:	0e 94 a3 61 	call	0xc346	; 0xc346 <twi2_waitUntilReady>
   127e8:	88 23       	and	r24, r24
   127ea:	09 f4       	brne	.+2      	; 0x127ee <task_twi2_lcd__cpu2+0x1e>
   127ec:	6a c0       	rjmp	.+212    	; 0x128c2 <task_twi2_lcd__cpu2+0xf2>
		int16_t l_adc_vbat_volt_1000;
		int16_t l_adc_vctcxo_volt_1000;

		/* Get up-to-date global data */
		{
			irqflags_t flags = cpu_irq_save();
   127ee:	0e 94 b4 5c 	call	0xb968	; 0xb968 <cpu_irq_save>
   127f2:	89 83       	std	Y+1, r24	; 0x01
			l_adc_vbat_volt_1000		= g_adc_vbat_volt_1000;
   127f4:	80 91 59 2a 	lds	r24, 0x2A59	; 0x802a59 <g_adc_vbat_volt_1000>
   127f8:	90 91 5a 2a 	lds	r25, 0x2A5A	; 0x802a5a <g_adc_vbat_volt_1000+0x1>
   127fc:	8a 83       	std	Y+2, r24	; 0x02
   127fe:	9b 83       	std	Y+3, r25	; 0x03
			l_adc_vctcxo_volt_1000		= g_adc_vctcxo_volt_1000;
   12800:	80 91 55 2a 	lds	r24, 0x2A55	; 0x802a55 <g_adc_vctcxo_volt_1000>
   12804:	90 91 56 2a 	lds	r25, 0x2A56	; 0x802a56 <g_adc_vctcxo_volt_1000+0x1>
   12808:	8c 83       	std	Y+4, r24	; 0x04
   1280a:	9d 83       	std	Y+5, r25	; 0x05
			cpu_irq_restore(flags);
   1280c:	89 81       	ldd	r24, Y+1	; 0x01
   1280e:	0e 94 c4 5c 	call	0xb988	; 0xb988 <cpu_irq_restore>
		}

		if (s_adc_vbat_volt_1000 != l_adc_vbat_volt_1000) {
   12812:	20 91 74 24 	lds	r18, 0x2474	; 0x802474 <s_adc_vbat_volt_1000.8439>
   12816:	30 91 75 24 	lds	r19, 0x2475	; 0x802475 <s_adc_vbat_volt_1000.8439+0x1>
   1281a:	8a 81       	ldd	r24, Y+2	; 0x02
   1281c:	9b 81       	ldd	r25, Y+3	; 0x03
   1281e:	28 17       	cp	r18, r24
   12820:	39 07       	cpc	r19, r25
   12822:	19 f1       	breq	.+70     	; 0x1286a <task_twi2_lcd__cpu2+0x9a>
			s_adc_vbat_volt_1000 = l_adc_vbat_volt_1000;
   12824:	8a 81       	ldd	r24, Y+2	; 0x02
   12826:	9b 81       	ldd	r25, Y+3	; 0x03
   12828:	80 93 74 24 	sts	0x2474, r24	; 0x802474 <s_adc_vbat_volt_1000.8439>
   1282c:	90 93 75 24 	sts	0x2475, r25	; 0x802475 <s_adc_vbat_volt_1000.8439+0x1>

			/* ADC_VBAT */
			task_twi2_lcd_print_format_float_P(col_left,  5 * 10, l_adc_vbat_volt_1000 / 1000.f, PM_FORMAT_5F3);
   12830:	8a 81       	ldd	r24, Y+2	; 0x02
   12832:	9b 81       	ldd	r25, Y+3	; 0x03
   12834:	09 2e       	mov	r0, r25
   12836:	00 0c       	add	r0, r0
   12838:	aa 0b       	sbc	r26, r26
   1283a:	bb 0b       	sbc	r27, r27
   1283c:	bc 01       	movw	r22, r24
   1283e:	cd 01       	movw	r24, r26
   12840:	0f 94 e9 25 	call	0x24bd2	; 0x24bd2 <__floatsisf>
   12844:	dc 01       	movw	r26, r24
   12846:	cb 01       	movw	r24, r22
   12848:	20 e0       	ldi	r18, 0x00	; 0
   1284a:	30 e0       	ldi	r19, 0x00	; 0
   1284c:	4a e7       	ldi	r20, 0x7A	; 122
   1284e:	54 e4       	ldi	r21, 0x44	; 68
   12850:	bc 01       	movw	r22, r24
   12852:	cd 01       	movw	r24, r26
   12854:	0f 94 14 25 	call	0x24a28	; 0x24a28 <__divsf3>
   12858:	dc 01       	movw	r26, r24
   1285a:	cb 01       	movw	r24, r22
   1285c:	07 eb       	ldi	r16, 0xB7	; 183
   1285e:	16 e3       	ldi	r17, 0x36	; 54
   12860:	9c 01       	movw	r18, r24
   12862:	ad 01       	movw	r20, r26
   12864:	62 e3       	ldi	r22, 0x32	; 50
   12866:	8e 81       	ldd	r24, Y+6	; 0x06
   12868:	41 dc       	rcall	.-1918   	; 0x120ec <task_twi2_lcd_print_format_float_P>
		}

		if (s_adc_vctcxo_volt_1000 != l_adc_vctcxo_volt_1000) {
   1286a:	20 91 76 24 	lds	r18, 0x2476	; 0x802476 <s_adc_vctcxo_volt_1000.8440>
   1286e:	30 91 77 24 	lds	r19, 0x2477	; 0x802477 <s_adc_vctcxo_volt_1000.8440+0x1>
   12872:	8c 81       	ldd	r24, Y+4	; 0x04
   12874:	9d 81       	ldd	r25, Y+5	; 0x05
   12876:	28 17       	cp	r18, r24
   12878:	39 07       	cpc	r19, r25
   1287a:	19 f1       	breq	.+70     	; 0x128c2 <task_twi2_lcd__cpu2+0xf2>
			s_adc_vctcxo_volt_1000 = l_adc_vctcxo_volt_1000;
   1287c:	8c 81       	ldd	r24, Y+4	; 0x04
   1287e:	9d 81       	ldd	r25, Y+5	; 0x05
   12880:	80 93 76 24 	sts	0x2476, r24	; 0x802476 <s_adc_vctcxo_volt_1000.8440>
   12884:	90 93 77 24 	sts	0x2477, r25	; 0x802477 <s_adc_vctcxo_volt_1000.8440+0x1>

			/* ADC_VCTCXO */
			task_twi2_lcd_print_format_float_P(col_left,  6 * 10, l_adc_vctcxo_volt_1000 / 1000.f, PM_FORMAT_5F3);
   12888:	8c 81       	ldd	r24, Y+4	; 0x04
   1288a:	9d 81       	ldd	r25, Y+5	; 0x05
   1288c:	09 2e       	mov	r0, r25
   1288e:	00 0c       	add	r0, r0
   12890:	aa 0b       	sbc	r26, r26
   12892:	bb 0b       	sbc	r27, r27
   12894:	bc 01       	movw	r22, r24
   12896:	cd 01       	movw	r24, r26
   12898:	0f 94 e9 25 	call	0x24bd2	; 0x24bd2 <__floatsisf>
   1289c:	dc 01       	movw	r26, r24
   1289e:	cb 01       	movw	r24, r22
   128a0:	20 e0       	ldi	r18, 0x00	; 0
   128a2:	30 e0       	ldi	r19, 0x00	; 0
   128a4:	4a e7       	ldi	r20, 0x7A	; 122
   128a6:	54 e4       	ldi	r21, 0x44	; 68
   128a8:	bc 01       	movw	r22, r24
   128aa:	cd 01       	movw	r24, r26
   128ac:	0f 94 14 25 	call	0x24a28	; 0x24a28 <__divsf3>
   128b0:	dc 01       	movw	r26, r24
   128b2:	cb 01       	movw	r24, r22
   128b4:	07 eb       	ldi	r16, 0xB7	; 183
   128b6:	16 e3       	ldi	r17, 0x36	; 54
   128b8:	9c 01       	movw	r18, r24
   128ba:	ad 01       	movw	r20, r26
   128bc:	6c e3       	ldi	r22, 0x3C	; 60
   128be:	8e 81       	ldd	r24, Y+6	; 0x06
   128c0:	15 dc       	rcall	.-2006   	; 0x120ec <task_twi2_lcd_print_format_float_P>
		}
	}
}
   128c2:	00 00       	nop
   128c4:	26 96       	adiw	r28, 0x06	; 6
   128c6:	cd bf       	out	0x3d, r28	; 61
   128c8:	de bf       	out	0x3e, r29	; 62
   128ca:	df 91       	pop	r29
   128cc:	cf 91       	pop	r28
   128ce:	1f 91       	pop	r17
   128d0:	0f 91       	pop	r16
   128d2:	08 95       	ret

000128d4 <task_twi2_lcd__sim1>:
	}
}
#endif

void task_twi2_lcd__sim1(uint8_t col_left)
{
   128d4:	0f 93       	push	r16
   128d6:	1f 93       	push	r17
   128d8:	cf 93       	push	r28
   128da:	df 93       	push	r29
   128dc:	cd b7       	in	r28, 0x3d	; 61
   128de:	de b7       	in	r29, 0x3e	; 62
   128e0:	a4 97       	sbiw	r28, 0x24	; 36
   128e2:	cd bf       	out	0x3d, r28	; 61
   128e4:	de bf       	out	0x3e, r29	; 62
   128e6:	8c a3       	std	Y+36, r24	; 0x24
	static float	s_gns_lat		= 0.f;
	static float	s_gns_lon		= 0.f;
	static float	s_gns_msl		= 0.f;
	static float	s_gns_speed		= 0.f;

	if (twi2_waitUntilReady(false)) {
   128e8:	80 e0       	ldi	r24, 0x00	; 0
   128ea:	0e 94 a3 61 	call	0xc346	; 0xc346 <twi2_waitUntilReady>
   128ee:	88 23       	and	r24, r24
   128f0:	09 f4       	brne	.+2      	; 0x128f4 <task_twi2_lcd__sim1+0x20>
   128f2:	43 c2       	rjmp	.+1158   	; 0x12d7a <task_twi2_lcd__sim1+0x4a6>
		char			l_lat_prefix;
		char			l_lon_prefix;

		/* Get up-to-date global data */
		{
			irqflags_t flags = cpu_irq_save();
   128f4:	0e 94 b4 5c 	call	0xb968	; 0xb968 <cpu_irq_save>
   128f8:	89 83       	std	Y+1, r24	; 0x01
			l_gns_lat			= g_gns_lat;
   128fa:	80 91 84 26 	lds	r24, 0x2684	; 0x802684 <g_gns_lat>
   128fe:	90 91 85 26 	lds	r25, 0x2685	; 0x802685 <g_gns_lat+0x1>
   12902:	a0 91 86 26 	lds	r26, 0x2686	; 0x802686 <g_gns_lat+0x2>
   12906:	b0 91 87 26 	lds	r27, 0x2687	; 0x802687 <g_gns_lat+0x3>
   1290a:	8a 83       	std	Y+2, r24	; 0x02
   1290c:	9b 83       	std	Y+3, r25	; 0x03
   1290e:	ac 83       	std	Y+4, r26	; 0x04
   12910:	bd 83       	std	Y+5, r27	; 0x05
			l_gns_lon			= g_gns_lon;
   12912:	80 91 88 26 	lds	r24, 0x2688	; 0x802688 <g_gns_lon>
   12916:	90 91 89 26 	lds	r25, 0x2689	; 0x802689 <g_gns_lon+0x1>
   1291a:	a0 91 8a 26 	lds	r26, 0x268A	; 0x80268a <g_gns_lon+0x2>
   1291e:	b0 91 8b 26 	lds	r27, 0x268B	; 0x80268b <g_gns_lon+0x3>
   12922:	8e 83       	std	Y+6, r24	; 0x06
   12924:	9f 83       	std	Y+7, r25	; 0x07
   12926:	a8 87       	std	Y+8, r26	; 0x08
   12928:	b9 87       	std	Y+9, r27	; 0x09
			l_gns_msl_alt_m		= g_gns_msl_alt_m;
   1292a:	80 91 8c 26 	lds	r24, 0x268C	; 0x80268c <g_gns_msl_alt_m>
   1292e:	90 91 8d 26 	lds	r25, 0x268D	; 0x80268d <g_gns_msl_alt_m+0x1>
   12932:	a0 91 8e 26 	lds	r26, 0x268E	; 0x80268e <g_gns_msl_alt_m+0x2>
   12936:	b0 91 8f 26 	lds	r27, 0x268F	; 0x80268f <g_gns_msl_alt_m+0x3>
   1293a:	8a 87       	std	Y+10, r24	; 0x0a
   1293c:	9b 87       	std	Y+11, r25	; 0x0b
   1293e:	ac 87       	std	Y+12, r26	; 0x0c
   12940:	bd 87       	std	Y+13, r27	; 0x0d
			l_gns_speed_kmPh	= g_gns_speed_kmPh;
   12942:	80 91 90 26 	lds	r24, 0x2690	; 0x802690 <g_gns_speed_kmPh>
   12946:	90 91 91 26 	lds	r25, 0x2691	; 0x802691 <g_gns_speed_kmPh+0x1>
   1294a:	a0 91 92 26 	lds	r26, 0x2692	; 0x802692 <g_gns_speed_kmPh+0x2>
   1294e:	b0 91 93 26 	lds	r27, 0x2693	; 0x802693 <g_gns_speed_kmPh+0x3>
   12952:	8e 87       	std	Y+14, r24	; 0x0e
   12954:	9f 87       	std	Y+15, r25	; 0x0f
   12956:	a8 8b       	std	Y+16, r26	; 0x10
   12958:	b9 8b       	std	Y+17, r27	; 0x11
			cpu_irq_restore(flags);
   1295a:	89 81       	ldd	r24, Y+1	; 0x01
   1295c:	0e 94 c4 5c 	call	0xb988	; 0xb988 <cpu_irq_restore>
		}

		/* Latitude */
		if (s_gns_lat != l_gns_lat) {
   12960:	80 91 78 24 	lds	r24, 0x2478	; 0x802478 <s_gns_lat.8447>
   12964:	90 91 79 24 	lds	r25, 0x2479	; 0x802479 <s_gns_lat.8447+0x1>
   12968:	a0 91 7a 24 	lds	r26, 0x247A	; 0x80247a <s_gns_lat.8447+0x2>
   1296c:	b0 91 7b 24 	lds	r27, 0x247B	; 0x80247b <s_gns_lat.8447+0x3>
   12970:	2a 81       	ldd	r18, Y+2	; 0x02
   12972:	3b 81       	ldd	r19, Y+3	; 0x03
   12974:	4c 81       	ldd	r20, Y+4	; 0x04
   12976:	5d 81       	ldd	r21, Y+5	; 0x05
   12978:	bc 01       	movw	r22, r24
   1297a:	cd 01       	movw	r24, r26
   1297c:	0f 94 0d 25 	call	0x24a1a	; 0x24a1a <__cmpsf2>
   12980:	88 23       	and	r24, r24
   12982:	09 f4       	brne	.+2      	; 0x12986 <task_twi2_lcd__sim1+0xb2>
   12984:	a1 c0       	rjmp	.+322    	; 0x12ac8 <task_twi2_lcd__sim1+0x1f4>
			s_gns_lat  = l_gns_lat;
   12986:	8a 81       	ldd	r24, Y+2	; 0x02
   12988:	9b 81       	ldd	r25, Y+3	; 0x03
   1298a:	ac 81       	ldd	r26, Y+4	; 0x04
   1298c:	bd 81       	ldd	r27, Y+5	; 0x05
   1298e:	80 93 78 24 	sts	0x2478, r24	; 0x802478 <s_gns_lat.8447>
   12992:	90 93 79 24 	sts	0x2479, r25	; 0x802479 <s_gns_lat.8447+0x1>
   12996:	a0 93 7a 24 	sts	0x247A, r26	; 0x80247a <s_gns_lat.8447+0x2>
   1299a:	b0 93 7b 24 	sts	0x247B, r27	; 0x80247b <s_gns_lat.8447+0x3>
			l_lat_prefix = l_gns_lat >= 0.f ?  'N' : 'S';
   1299e:	20 e0       	ldi	r18, 0x00	; 0
   129a0:	30 e0       	ldi	r19, 0x00	; 0
   129a2:	a9 01       	movw	r20, r18
   129a4:	6a 81       	ldd	r22, Y+2	; 0x02
   129a6:	7b 81       	ldd	r23, Y+3	; 0x03
   129a8:	8c 81       	ldd	r24, Y+4	; 0x04
   129aa:	9d 81       	ldd	r25, Y+5	; 0x05
   129ac:	0f 94 20 27 	call	0x24e40	; 0x24e40 <__gesf2>
   129b0:	88 23       	and	r24, r24
   129b2:	14 f0       	brlt	.+4      	; 0x129b8 <task_twi2_lcd__sim1+0xe4>
   129b4:	8e e4       	ldi	r24, 0x4E	; 78
   129b6:	01 c0       	rjmp	.+2      	; 0x129ba <task_twi2_lcd__sim1+0xe6>
   129b8:	83 e5       	ldi	r24, 0x53	; 83
   129ba:	8a 8b       	std	Y+18, r24	; 0x12
			l_gns_lat += 0.000005f;
   129bc:	2c ea       	ldi	r18, 0xAC	; 172
   129be:	35 ec       	ldi	r19, 0xC5	; 197
   129c0:	47 ea       	ldi	r20, 0xA7	; 167
   129c2:	56 e3       	ldi	r21, 0x36	; 54
   129c4:	6a 81       	ldd	r22, Y+2	; 0x02
   129c6:	7b 81       	ldd	r23, Y+3	; 0x03
   129c8:	8c 81       	ldd	r24, Y+4	; 0x04
   129ca:	9d 81       	ldd	r25, Y+5	; 0x05
   129cc:	0f 94 a9 24 	call	0x24952	; 0x24952 <__addsf3>
   129d0:	dc 01       	movw	r26, r24
   129d2:	cb 01       	movw	r24, r22
   129d4:	8a 83       	std	Y+2, r24	; 0x02
   129d6:	9b 83       	std	Y+3, r25	; 0x03
   129d8:	ac 83       	std	Y+4, r26	; 0x04
   129da:	bd 83       	std	Y+5, r27	; 0x05
			task_twi2_lcd_print_format_c(       0 * 6,  7 * 10, l_lat_prefix);
   129dc:	4a 89       	ldd	r20, Y+18	; 0x12
   129de:	66 e4       	ldi	r22, 0x46	; 70
   129e0:	80 e0       	ldi	r24, 0x00	; 0
   129e2:	ea d9       	rcall	.-3116   	; 0x11db8 <task_twi2_lcd_print_format_c>
			task_twi2_lcd_print_format_long_P(  2 * 6,  7 * 10, (long) abs(l_gns_lat), PM_FORMAT_02LD);
   129e4:	6a 81       	ldd	r22, Y+2	; 0x02
   129e6:	7b 81       	ldd	r23, Y+3	; 0x03
   129e8:	8c 81       	ldd	r24, Y+4	; 0x04
   129ea:	9d 81       	ldd	r25, Y+5	; 0x05
   129ec:	0f 94 b6 25 	call	0x24b6c	; 0x24b6c <__fixsfsi>
   129f0:	dc 01       	movw	r26, r24
   129f2:	cb 01       	movw	r24, r22
   129f4:	99 23       	and	r25, r25
   129f6:	1c f4       	brge	.+6      	; 0x129fe <task_twi2_lcd__sim1+0x12a>
   129f8:	91 95       	neg	r25
   129fa:	81 95       	neg	r24
   129fc:	91 09       	sbc	r25, r1
   129fe:	09 2e       	mov	r0, r25
   12a00:	00 0c       	add	r0, r0
   12a02:	aa 0b       	sbc	r26, r26
   12a04:	bb 0b       	sbc	r27, r27
   12a06:	0a e9       	ldi	r16, 0x9A	; 154
   12a08:	16 e3       	ldi	r17, 0x36	; 54
   12a0a:	9c 01       	movw	r18, r24
   12a0c:	ad 01       	movw	r20, r26
   12a0e:	66 e4       	ldi	r22, 0x46	; 70
   12a10:	8c e0       	ldi	r24, 0x0C	; 12
   12a12:	90 da       	rcall	.-2784   	; 0x11f34 <task_twi2_lcd_print_format_long_P>
			task_twi2_lcd_print_format_c(       4 * 6,  7 * 10, '.');
   12a14:	4e e2       	ldi	r20, 0x2E	; 46
   12a16:	66 e4       	ldi	r22, 0x46	; 70
   12a18:	88 e1       	ldi	r24, 0x18	; 24
   12a1a:	ce d9       	rcall	.-3172   	; 0x11db8 <task_twi2_lcd_print_format_c>
			float f_abs = l_gns_lat >= 0.f ?  l_gns_lat : -l_gns_lat;
   12a1c:	20 e0       	ldi	r18, 0x00	; 0
   12a1e:	30 e0       	ldi	r19, 0x00	; 0
   12a20:	a9 01       	movw	r20, r18
   12a22:	6a 81       	ldd	r22, Y+2	; 0x02
   12a24:	7b 81       	ldd	r23, Y+3	; 0x03
   12a26:	8c 81       	ldd	r24, Y+4	; 0x04
   12a28:	9d 81       	ldd	r25, Y+5	; 0x05
   12a2a:	0f 94 20 27 	call	0x24e40	; 0x24e40 <__gesf2>
   12a2e:	88 23       	and	r24, r24
   12a30:	2c f0       	brlt	.+10     	; 0x12a3c <task_twi2_lcd__sim1+0x168>
   12a32:	8a 81       	ldd	r24, Y+2	; 0x02
   12a34:	9b 81       	ldd	r25, Y+3	; 0x03
   12a36:	ac 81       	ldd	r26, Y+4	; 0x04
   12a38:	bd 81       	ldd	r27, Y+5	; 0x05
   12a3a:	05 c0       	rjmp	.+10     	; 0x12a46 <task_twi2_lcd__sim1+0x172>
   12a3c:	8a 81       	ldd	r24, Y+2	; 0x02
   12a3e:	9b 81       	ldd	r25, Y+3	; 0x03
   12a40:	ac 81       	ldd	r26, Y+4	; 0x04
   12a42:	bd 81       	ldd	r27, Y+5	; 0x05
   12a44:	b0 58       	subi	r27, 0x80	; 128
   12a46:	8b 8b       	std	Y+19, r24	; 0x13
   12a48:	9c 8b       	std	Y+20, r25	; 0x14
   12a4a:	ad 8b       	std	Y+21, r26	; 0x15
   12a4c:	be 8b       	std	Y+22, r27	; 0x16
			float f_frac = (f_abs - (int)f_abs) * 1e5;
   12a4e:	6b 89       	ldd	r22, Y+19	; 0x13
   12a50:	7c 89       	ldd	r23, Y+20	; 0x14
   12a52:	8d 89       	ldd	r24, Y+21	; 0x15
   12a54:	9e 89       	ldd	r25, Y+22	; 0x16
   12a56:	0f 94 b6 25 	call	0x24b6c	; 0x24b6c <__fixsfsi>
   12a5a:	dc 01       	movw	r26, r24
   12a5c:	cb 01       	movw	r24, r22
   12a5e:	09 2e       	mov	r0, r25
   12a60:	00 0c       	add	r0, r0
   12a62:	aa 0b       	sbc	r26, r26
   12a64:	bb 0b       	sbc	r27, r27
   12a66:	bc 01       	movw	r22, r24
   12a68:	cd 01       	movw	r24, r26
   12a6a:	0f 94 e9 25 	call	0x24bd2	; 0x24bd2 <__floatsisf>
   12a6e:	dc 01       	movw	r26, r24
   12a70:	cb 01       	movw	r24, r22
   12a72:	9c 01       	movw	r18, r24
   12a74:	ad 01       	movw	r20, r26
   12a76:	6b 89       	ldd	r22, Y+19	; 0x13
   12a78:	7c 89       	ldd	r23, Y+20	; 0x14
   12a7a:	8d 89       	ldd	r24, Y+21	; 0x15
   12a7c:	9e 89       	ldd	r25, Y+22	; 0x16
   12a7e:	0f 94 a8 24 	call	0x24950	; 0x24950 <__subsf3>
   12a82:	dc 01       	movw	r26, r24
   12a84:	cb 01       	movw	r24, r22
   12a86:	20 e0       	ldi	r18, 0x00	; 0
   12a88:	30 e5       	ldi	r19, 0x50	; 80
   12a8a:	43 ec       	ldi	r20, 0xC3	; 195
   12a8c:	57 e4       	ldi	r21, 0x47	; 71
   12a8e:	bc 01       	movw	r22, r24
   12a90:	cd 01       	movw	r24, r26
   12a92:	0f 94 69 27 	call	0x24ed2	; 0x24ed2 <__mulsf3>
   12a96:	dc 01       	movw	r26, r24
   12a98:	cb 01       	movw	r24, r22
   12a9a:	8f 8b       	std	Y+23, r24	; 0x17
   12a9c:	98 8f       	std	Y+24, r25	; 0x18
   12a9e:	a9 8f       	std	Y+25, r26	; 0x19
   12aa0:	ba 8f       	std	Y+26, r27	; 0x1a
			task_twi2_lcd_print_format_long_P(  5 * 6,  7 * 10, (long) f_frac, PM_FORMAT_05LD);
   12aa2:	6f 89       	ldd	r22, Y+23	; 0x17
   12aa4:	78 8d       	ldd	r23, Y+24	; 0x18
   12aa6:	89 8d       	ldd	r24, Y+25	; 0x19
   12aa8:	9a 8d       	ldd	r25, Y+26	; 0x1a
   12aaa:	0f 94 b6 25 	call	0x24b6c	; 0x24b6c <__fixsfsi>
   12aae:	dc 01       	movw	r26, r24
   12ab0:	cb 01       	movw	r24, r22
   12ab2:	0d eb       	ldi	r16, 0xBD	; 189
   12ab4:	16 e3       	ldi	r17, 0x36	; 54
   12ab6:	9c 01       	movw	r18, r24
   12ab8:	ad 01       	movw	r20, r26
   12aba:	66 e4       	ldi	r22, 0x46	; 70
   12abc:	8e e1       	ldi	r24, 0x1E	; 30
			task_twi2_lcd_print_format_c(      10 * 6,  7 * 10, 0x7e);		// 
   12abe:	3a da       	rcall	.-2956   	; 0x11f34 <task_twi2_lcd_print_format_long_P>
   12ac0:	4e e7       	ldi	r20, 0x7E	; 126
   12ac2:	66 e4       	ldi	r22, 0x46	; 70
   12ac4:	8c e3       	ldi	r24, 0x3C	; 60
   12ac6:	78 d9       	rcall	.-3344   	; 0x11db8 <task_twi2_lcd_print_format_c>
		}

		/* Longitude */
		if (s_gns_lon != l_gns_lon) {
   12ac8:	80 91 7c 24 	lds	r24, 0x247C	; 0x80247c <s_gns_lon.8448>
   12acc:	90 91 7d 24 	lds	r25, 0x247D	; 0x80247d <s_gns_lon.8448+0x1>
   12ad0:	a0 91 7e 24 	lds	r26, 0x247E	; 0x80247e <s_gns_lon.8448+0x2>
   12ad4:	b0 91 7f 24 	lds	r27, 0x247F	; 0x80247f <s_gns_lon.8448+0x3>
   12ad8:	2e 81       	ldd	r18, Y+6	; 0x06
   12ada:	3f 81       	ldd	r19, Y+7	; 0x07
   12adc:	48 85       	ldd	r20, Y+8	; 0x08
   12ade:	59 85       	ldd	r21, Y+9	; 0x09
   12ae0:	bc 01       	movw	r22, r24
   12ae2:	cd 01       	movw	r24, r26
   12ae4:	0f 94 0d 25 	call	0x24a1a	; 0x24a1a <__cmpsf2>
   12ae8:	88 23       	and	r24, r24
   12aea:	09 f4       	brne	.+2      	; 0x12aee <task_twi2_lcd__sim1+0x21a>
   12aec:	a1 c0       	rjmp	.+322    	; 0x12c30 <task_twi2_lcd__sim1+0x35c>
			s_gns_lon  = l_gns_lon;
   12aee:	8e 81       	ldd	r24, Y+6	; 0x06
   12af0:	9f 81       	ldd	r25, Y+7	; 0x07
   12af2:	a8 85       	ldd	r26, Y+8	; 0x08
   12af4:	b9 85       	ldd	r27, Y+9	; 0x09
   12af6:	80 93 7c 24 	sts	0x247C, r24	; 0x80247c <s_gns_lon.8448>
   12afa:	90 93 7d 24 	sts	0x247D, r25	; 0x80247d <s_gns_lon.8448+0x1>
   12afe:	a0 93 7e 24 	sts	0x247E, r26	; 0x80247e <s_gns_lon.8448+0x2>
   12b02:	b0 93 7f 24 	sts	0x247F, r27	; 0x80247f <s_gns_lon.8448+0x3>
			l_lon_prefix = l_gns_lon >= 0.f ?  'E' : 'W';
   12b06:	20 e0       	ldi	r18, 0x00	; 0
   12b08:	30 e0       	ldi	r19, 0x00	; 0
   12b0a:	a9 01       	movw	r20, r18
   12b0c:	6e 81       	ldd	r22, Y+6	; 0x06
   12b0e:	7f 81       	ldd	r23, Y+7	; 0x07
   12b10:	88 85       	ldd	r24, Y+8	; 0x08
   12b12:	99 85       	ldd	r25, Y+9	; 0x09
   12b14:	0f 94 20 27 	call	0x24e40	; 0x24e40 <__gesf2>
   12b18:	88 23       	and	r24, r24
   12b1a:	14 f0       	brlt	.+4      	; 0x12b20 <task_twi2_lcd__sim1+0x24c>
   12b1c:	85 e4       	ldi	r24, 0x45	; 69
   12b1e:	01 c0       	rjmp	.+2      	; 0x12b22 <task_twi2_lcd__sim1+0x24e>
   12b20:	87 e5       	ldi	r24, 0x57	; 87
   12b22:	8b 8f       	std	Y+27, r24	; 0x1b
			l_gns_lon += 0.000005f;
   12b24:	2c ea       	ldi	r18, 0xAC	; 172
   12b26:	35 ec       	ldi	r19, 0xC5	; 197
   12b28:	47 ea       	ldi	r20, 0xA7	; 167
   12b2a:	56 e3       	ldi	r21, 0x36	; 54
   12b2c:	6e 81       	ldd	r22, Y+6	; 0x06
   12b2e:	7f 81       	ldd	r23, Y+7	; 0x07
   12b30:	88 85       	ldd	r24, Y+8	; 0x08
   12b32:	99 85       	ldd	r25, Y+9	; 0x09
   12b34:	0f 94 a9 24 	call	0x24952	; 0x24952 <__addsf3>
   12b38:	dc 01       	movw	r26, r24
   12b3a:	cb 01       	movw	r24, r22
   12b3c:	8e 83       	std	Y+6, r24	; 0x06
   12b3e:	9f 83       	std	Y+7, r25	; 0x07
   12b40:	a8 87       	std	Y+8, r26	; 0x08
			task_twi2_lcd_print_format_c(       0 * 6,  8 * 10, l_lon_prefix);
   12b42:	b9 87       	std	Y+9, r27	; 0x09
   12b44:	4b 8d       	ldd	r20, Y+27	; 0x1b
   12b46:	60 e5       	ldi	r22, 0x50	; 80
   12b48:	80 e0       	ldi	r24, 0x00	; 0
   12b4a:	36 d9       	rcall	.-3476   	; 0x11db8 <task_twi2_lcd_print_format_c>
			task_twi2_lcd_print_format_long_P(  1 * 6,  8 * 10, (long) abs(l_gns_lon), PM_FORMAT_03LD);
   12b4c:	6e 81       	ldd	r22, Y+6	; 0x06
   12b4e:	7f 81       	ldd	r23, Y+7	; 0x07
   12b50:	88 85       	ldd	r24, Y+8	; 0x08
   12b52:	99 85       	ldd	r25, Y+9	; 0x09
   12b54:	0f 94 b6 25 	call	0x24b6c	; 0x24b6c <__fixsfsi>
   12b58:	dc 01       	movw	r26, r24
   12b5a:	cb 01       	movw	r24, r22
   12b5c:	99 23       	and	r25, r25
   12b5e:	1c f4       	brge	.+6      	; 0x12b66 <task_twi2_lcd__sim1+0x292>
   12b60:	91 95       	neg	r25
   12b62:	81 95       	neg	r24
   12b64:	91 09       	sbc	r25, r1
   12b66:	09 2e       	mov	r0, r25
   12b68:	00 0c       	add	r0, r0
   12b6a:	aa 0b       	sbc	r26, r26
   12b6c:	bb 0b       	sbc	r27, r27
   12b6e:	00 ea       	ldi	r16, 0xA0	; 160
   12b70:	16 e3       	ldi	r17, 0x36	; 54
   12b72:	9c 01       	movw	r18, r24
   12b74:	ad 01       	movw	r20, r26
   12b76:	60 e5       	ldi	r22, 0x50	; 80
   12b78:	86 e0       	ldi	r24, 0x06	; 6
			task_twi2_lcd_print_format_c(       4 * 6,  8 * 10, '.');
   12b7a:	dc d9       	rcall	.-3144   	; 0x11f34 <task_twi2_lcd_print_format_long_P>
   12b7c:	4e e2       	ldi	r20, 0x2E	; 46
   12b7e:	60 e5       	ldi	r22, 0x50	; 80
   12b80:	88 e1       	ldi	r24, 0x18	; 24
   12b82:	1a d9       	rcall	.-3532   	; 0x11db8 <task_twi2_lcd_print_format_c>
			float f_abs = l_gns_lon >= 0.f ?  l_gns_lon : -l_gns_lon;
   12b84:	20 e0       	ldi	r18, 0x00	; 0
   12b86:	30 e0       	ldi	r19, 0x00	; 0
   12b88:	a9 01       	movw	r20, r18
   12b8a:	6e 81       	ldd	r22, Y+6	; 0x06
   12b8c:	7f 81       	ldd	r23, Y+7	; 0x07
   12b8e:	88 85       	ldd	r24, Y+8	; 0x08
   12b90:	99 85       	ldd	r25, Y+9	; 0x09
   12b92:	0f 94 20 27 	call	0x24e40	; 0x24e40 <__gesf2>
   12b96:	88 23       	and	r24, r24
   12b98:	2c f0       	brlt	.+10     	; 0x12ba4 <task_twi2_lcd__sim1+0x2d0>
   12b9a:	8e 81       	ldd	r24, Y+6	; 0x06
   12b9c:	9f 81       	ldd	r25, Y+7	; 0x07
   12b9e:	a8 85       	ldd	r26, Y+8	; 0x08
   12ba0:	b9 85       	ldd	r27, Y+9	; 0x09
   12ba2:	05 c0       	rjmp	.+10     	; 0x12bae <task_twi2_lcd__sim1+0x2da>
   12ba4:	8e 81       	ldd	r24, Y+6	; 0x06
   12ba6:	9f 81       	ldd	r25, Y+7	; 0x07
   12ba8:	a8 85       	ldd	r26, Y+8	; 0x08
   12baa:	b9 85       	ldd	r27, Y+9	; 0x09
   12bac:	b0 58       	subi	r27, 0x80	; 128
   12bae:	8c 8f       	std	Y+28, r24	; 0x1c
   12bb0:	9d 8f       	std	Y+29, r25	; 0x1d
   12bb2:	ae 8f       	std	Y+30, r26	; 0x1e
   12bb4:	bf 8f       	std	Y+31, r27	; 0x1f
			float f_frac = (f_abs - (int)f_abs) * 1e5;
   12bb6:	6c 8d       	ldd	r22, Y+28	; 0x1c
   12bb8:	7d 8d       	ldd	r23, Y+29	; 0x1d
   12bba:	8e 8d       	ldd	r24, Y+30	; 0x1e
   12bbc:	9f 8d       	ldd	r25, Y+31	; 0x1f
   12bbe:	0f 94 b6 25 	call	0x24b6c	; 0x24b6c <__fixsfsi>
   12bc2:	dc 01       	movw	r26, r24
   12bc4:	cb 01       	movw	r24, r22
   12bc6:	09 2e       	mov	r0, r25
   12bc8:	00 0c       	add	r0, r0
   12bca:	aa 0b       	sbc	r26, r26
   12bcc:	bb 0b       	sbc	r27, r27
   12bce:	bc 01       	movw	r22, r24
   12bd0:	cd 01       	movw	r24, r26
   12bd2:	0f 94 e9 25 	call	0x24bd2	; 0x24bd2 <__floatsisf>
   12bd6:	dc 01       	movw	r26, r24
   12bd8:	cb 01       	movw	r24, r22
   12bda:	9c 01       	movw	r18, r24
   12bdc:	ad 01       	movw	r20, r26
   12bde:	6c 8d       	ldd	r22, Y+28	; 0x1c
   12be0:	7d 8d       	ldd	r23, Y+29	; 0x1d
   12be2:	8e 8d       	ldd	r24, Y+30	; 0x1e
   12be4:	9f 8d       	ldd	r25, Y+31	; 0x1f
   12be6:	0f 94 a8 24 	call	0x24950	; 0x24950 <__subsf3>
   12bea:	dc 01       	movw	r26, r24
   12bec:	cb 01       	movw	r24, r22
   12bee:	20 e0       	ldi	r18, 0x00	; 0
   12bf0:	30 e5       	ldi	r19, 0x50	; 80
   12bf2:	43 ec       	ldi	r20, 0xC3	; 195
   12bf4:	57 e4       	ldi	r21, 0x47	; 71
   12bf6:	bc 01       	movw	r22, r24
   12bf8:	cd 01       	movw	r24, r26
   12bfa:	0f 94 69 27 	call	0x24ed2	; 0x24ed2 <__mulsf3>
   12bfe:	dc 01       	movw	r26, r24
   12c00:	cb 01       	movw	r24, r22
   12c02:	88 a3       	std	Y+32, r24	; 0x20
   12c04:	99 a3       	std	Y+33, r25	; 0x21
   12c06:	aa a3       	std	Y+34, r26	; 0x22
   12c08:	bb a3       	std	Y+35, r27	; 0x23
			task_twi2_lcd_print_format_long_P(  5 * 6,  8 * 10, (long) f_frac, PM_FORMAT_05LD);
   12c0a:	68 a1       	ldd	r22, Y+32	; 0x20
   12c0c:	79 a1       	ldd	r23, Y+33	; 0x21
   12c0e:	8a a1       	ldd	r24, Y+34	; 0x22
   12c10:	9b a1       	ldd	r25, Y+35	; 0x23
   12c12:	0f 94 b6 25 	call	0x24b6c	; 0x24b6c <__fixsfsi>
   12c16:	dc 01       	movw	r26, r24
   12c18:	cb 01       	movw	r24, r22
   12c1a:	0d eb       	ldi	r16, 0xBD	; 189
   12c1c:	16 e3       	ldi	r17, 0x36	; 54
   12c1e:	9c 01       	movw	r18, r24
   12c20:	ad 01       	movw	r20, r26
   12c22:	60 e5       	ldi	r22, 0x50	; 80
   12c24:	8e e1       	ldi	r24, 0x1E	; 30
			task_twi2_lcd_print_format_c(      10 * 6,  8 * 10, 0x7e);		// 
   12c26:	86 d9       	rcall	.-3316   	; 0x11f34 <task_twi2_lcd_print_format_long_P>
   12c28:	4e e7       	ldi	r20, 0x7E	; 126
   12c2a:	60 e5       	ldi	r22, 0x50	; 80
   12c2c:	8c e3       	ldi	r24, 0x3C	; 60
   12c2e:	c4 d8       	rcall	.-3704   	; 0x11db8 <task_twi2_lcd_print_format_c>
		}

		/* Height */
		if ((s_gns_msl != l_gns_msl_alt_m) && (-1000.f < l_gns_msl_alt_m) && (l_gns_msl_alt_m < 10000.f)) {
   12c30:	80 91 80 24 	lds	r24, 0x2480	; 0x802480 <s_gns_msl.8449>
   12c34:	90 91 81 24 	lds	r25, 0x2481	; 0x802481 <s_gns_msl.8449+0x1>
   12c38:	a0 91 82 24 	lds	r26, 0x2482	; 0x802482 <s_gns_msl.8449+0x2>
   12c3c:	b0 91 83 24 	lds	r27, 0x2483	; 0x802483 <s_gns_msl.8449+0x3>
   12c40:	2a 85       	ldd	r18, Y+10	; 0x0a
   12c42:	3b 85       	ldd	r19, Y+11	; 0x0b
   12c44:	4c 85       	ldd	r20, Y+12	; 0x0c
   12c46:	5d 85       	ldd	r21, Y+13	; 0x0d
   12c48:	bc 01       	movw	r22, r24
   12c4a:	cd 01       	movw	r24, r26
   12c4c:	0f 94 0d 25 	call	0x24a1a	; 0x24a1a <__cmpsf2>
   12c50:	88 23       	and	r24, r24
   12c52:	09 f4       	brne	.+2      	; 0x12c56 <task_twi2_lcd__sim1+0x382>
   12c54:	41 c0       	rjmp	.+130    	; 0x12cd8 <task_twi2_lcd__sim1+0x404>
   12c56:	20 e0       	ldi	r18, 0x00	; 0
   12c58:	30 e0       	ldi	r19, 0x00	; 0
   12c5a:	4a e7       	ldi	r20, 0x7A	; 122
   12c5c:	54 ec       	ldi	r21, 0xC4	; 196
   12c5e:	6a 85       	ldd	r22, Y+10	; 0x0a
   12c60:	7b 85       	ldd	r23, Y+11	; 0x0b
   12c62:	8c 85       	ldd	r24, Y+12	; 0x0c
   12c64:	9d 85       	ldd	r25, Y+13	; 0x0d
   12c66:	0f 94 20 27 	call	0x24e40	; 0x24e40 <__gesf2>
   12c6a:	18 16       	cp	r1, r24
   12c6c:	ac f5       	brge	.+106    	; 0x12cd8 <task_twi2_lcd__sim1+0x404>
   12c6e:	20 e0       	ldi	r18, 0x00	; 0
   12c70:	30 e4       	ldi	r19, 0x40	; 64
   12c72:	4c e1       	ldi	r20, 0x1C	; 28
   12c74:	56 e4       	ldi	r21, 0x46	; 70
   12c76:	6a 85       	ldd	r22, Y+10	; 0x0a
   12c78:	7b 85       	ldd	r23, Y+11	; 0x0b
   12c7a:	8c 85       	ldd	r24, Y+12	; 0x0c
   12c7c:	9d 85       	ldd	r25, Y+13	; 0x0d
   12c7e:	0f 94 0d 25 	call	0x24a1a	; 0x24a1a <__cmpsf2>
   12c82:	88 23       	and	r24, r24
   12c84:	4c f5       	brge	.+82     	; 0x12cd8 <task_twi2_lcd__sim1+0x404>
			s_gns_msl  = l_gns_msl_alt_m;
   12c86:	8a 85       	ldd	r24, Y+10	; 0x0a
   12c88:	9b 85       	ldd	r25, Y+11	; 0x0b
   12c8a:	ac 85       	ldd	r26, Y+12	; 0x0c
   12c8c:	bd 85       	ldd	r27, Y+13	; 0x0d
   12c8e:	80 93 80 24 	sts	0x2480, r24	; 0x802480 <s_gns_msl.8449>
   12c92:	90 93 81 24 	sts	0x2481, r25	; 0x802481 <s_gns_msl.8449+0x1>
   12c96:	a0 93 82 24 	sts	0x2482, r26	; 0x802482 <s_gns_msl.8449+0x2>
   12c9a:	b0 93 83 24 	sts	0x2483, r27	; 0x802483 <s_gns_msl.8449+0x3>
			task_twi2_lcd_print_format_long_P( 11 * 6,  7 * 10, (long)(l_gns_msl_alt_m + 0.5f), PM_FORMAT_4LD);
   12c9e:	20 e0       	ldi	r18, 0x00	; 0
   12ca0:	30 e0       	ldi	r19, 0x00	; 0
   12ca2:	40 e0       	ldi	r20, 0x00	; 0
   12ca4:	5f e3       	ldi	r21, 0x3F	; 63
   12ca6:	6a 85       	ldd	r22, Y+10	; 0x0a
   12ca8:	7b 85       	ldd	r23, Y+11	; 0x0b
   12caa:	8c 85       	ldd	r24, Y+12	; 0x0c
   12cac:	9d 85       	ldd	r25, Y+13	; 0x0d
   12cae:	0f 94 a9 24 	call	0x24952	; 0x24952 <__addsf3>
   12cb2:	dc 01       	movw	r26, r24
   12cb4:	cb 01       	movw	r24, r22
   12cb6:	bc 01       	movw	r22, r24
   12cb8:	cd 01       	movw	r24, r26
   12cba:	0f 94 b6 25 	call	0x24b6c	; 0x24b6c <__fixsfsi>
   12cbe:	dc 01       	movw	r26, r24
   12cc0:	cb 01       	movw	r24, r22
   12cc2:	06 ea       	ldi	r16, 0xA6	; 166
   12cc4:	16 e3       	ldi	r17, 0x36	; 54
   12cc6:	9c 01       	movw	r18, r24
   12cc8:	ad 01       	movw	r20, r26
   12cca:	66 e4       	ldi	r22, 0x46	; 70
   12ccc:	82 e4       	ldi	r24, 0x42	; 66
			task_twi2_lcd_print_format_c(      16 * 6,  7 * 10, 'm');
   12cce:	32 d9       	rcall	.-3484   	; 0x11f34 <task_twi2_lcd_print_format_long_P>
   12cd0:	4d e6       	ldi	r20, 0x6D	; 109
   12cd2:	66 e4       	ldi	r22, 0x46	; 70
   12cd4:	80 e6       	ldi	r24, 0x60	; 96
   12cd6:	70 d8       	rcall	.-3872   	; 0x11db8 <task_twi2_lcd_print_format_c>
		}

		/* Speed */
		if ((s_gns_speed != l_gns_speed_kmPh) && (0.f <= l_gns_speed_kmPh) && (l_gns_speed_kmPh < 1000.f)) {
   12cd8:	80 91 84 24 	lds	r24, 0x2484	; 0x802484 <s_gns_speed.8450>
   12cdc:	90 91 85 24 	lds	r25, 0x2485	; 0x802485 <s_gns_speed.8450+0x1>
   12ce0:	a0 91 86 24 	lds	r26, 0x2486	; 0x802486 <s_gns_speed.8450+0x2>
   12ce4:	b0 91 87 24 	lds	r27, 0x2487	; 0x802487 <s_gns_speed.8450+0x3>
   12ce8:	2e 85       	ldd	r18, Y+14	; 0x0e
   12cea:	3f 85       	ldd	r19, Y+15	; 0x0f
   12cec:	48 89       	ldd	r20, Y+16	; 0x10
   12cee:	59 89       	ldd	r21, Y+17	; 0x11
   12cf0:	bc 01       	movw	r22, r24
   12cf2:	cd 01       	movw	r24, r26
   12cf4:	0f 94 0d 25 	call	0x24a1a	; 0x24a1a <__cmpsf2>
   12cf8:	88 23       	and	r24, r24
   12cfa:	09 f4       	brne	.+2      	; 0x12cfe <task_twi2_lcd__sim1+0x42a>
			s_gns_speed  = l_gns_speed_kmPh;
			task_twi2_lcd_print_format_float_P(12 * 6,  8 * 10, l_gns_speed_kmPh + 0.05f, PM_FORMAT_5F1);
			task_twi2_lcd_print_format_P(      18 * 6,  8 * 10, PM_FORMAT_KMPH);
		}
	}
}
   12cfc:	3e c0       	rjmp	.+124    	; 0x12d7a <task_twi2_lcd__sim1+0x4a6>
			task_twi2_lcd_print_format_long_P( 11 * 6,  7 * 10, (long)(l_gns_msl_alt_m + 0.5f), PM_FORMAT_4LD);
			task_twi2_lcd_print_format_c(      16 * 6,  7 * 10, 'm');
		}

		/* Speed */
		if ((s_gns_speed != l_gns_speed_kmPh) && (0.f <= l_gns_speed_kmPh) && (l_gns_speed_kmPh < 1000.f)) {
   12cfe:	20 e0       	ldi	r18, 0x00	; 0
   12d00:	30 e0       	ldi	r19, 0x00	; 0
   12d02:	a9 01       	movw	r20, r18
   12d04:	6e 85       	ldd	r22, Y+14	; 0x0e
   12d06:	7f 85       	ldd	r23, Y+15	; 0x0f
   12d08:	88 89       	ldd	r24, Y+16	; 0x10
   12d0a:	99 89       	ldd	r25, Y+17	; 0x11
   12d0c:	0f 94 20 27 	call	0x24e40	; 0x24e40 <__gesf2>
   12d10:	88 23       	and	r24, r24
   12d12:	0c f4       	brge	.+2      	; 0x12d16 <task_twi2_lcd__sim1+0x442>
			s_gns_speed  = l_gns_speed_kmPh;
			task_twi2_lcd_print_format_float_P(12 * 6,  8 * 10, l_gns_speed_kmPh + 0.05f, PM_FORMAT_5F1);
			task_twi2_lcd_print_format_P(      18 * 6,  8 * 10, PM_FORMAT_KMPH);
		}
	}
}
   12d14:	32 c0       	rjmp	.+100    	; 0x12d7a <task_twi2_lcd__sim1+0x4a6>
			task_twi2_lcd_print_format_long_P( 11 * 6,  7 * 10, (long)(l_gns_msl_alt_m + 0.5f), PM_FORMAT_4LD);
			task_twi2_lcd_print_format_c(      16 * 6,  7 * 10, 'm');
		}

		/* Speed */
		if ((s_gns_speed != l_gns_speed_kmPh) && (0.f <= l_gns_speed_kmPh) && (l_gns_speed_kmPh < 1000.f)) {
   12d16:	20 e0       	ldi	r18, 0x00	; 0
   12d18:	30 e0       	ldi	r19, 0x00	; 0
   12d1a:	4a e7       	ldi	r20, 0x7A	; 122
   12d1c:	54 e4       	ldi	r21, 0x44	; 68
   12d1e:	6e 85       	ldd	r22, Y+14	; 0x0e
   12d20:	7f 85       	ldd	r23, Y+15	; 0x0f
   12d22:	88 89       	ldd	r24, Y+16	; 0x10
   12d24:	99 89       	ldd	r25, Y+17	; 0x11
   12d26:	0f 94 0d 25 	call	0x24a1a	; 0x24a1a <__cmpsf2>
   12d2a:	88 23       	and	r24, r24
   12d2c:	0c f0       	brlt	.+2      	; 0x12d30 <task_twi2_lcd__sim1+0x45c>
			s_gns_speed  = l_gns_speed_kmPh;
			task_twi2_lcd_print_format_float_P(12 * 6,  8 * 10, l_gns_speed_kmPh + 0.05f, PM_FORMAT_5F1);
			task_twi2_lcd_print_format_P(      18 * 6,  8 * 10, PM_FORMAT_KMPH);
		}
	}
}
   12d2e:	25 c0       	rjmp	.+74     	; 0x12d7a <task_twi2_lcd__sim1+0x4a6>
			task_twi2_lcd_print_format_c(      16 * 6,  7 * 10, 'm');
		}

		/* Speed */
		if ((s_gns_speed != l_gns_speed_kmPh) && (0.f <= l_gns_speed_kmPh) && (l_gns_speed_kmPh < 1000.f)) {
			s_gns_speed  = l_gns_speed_kmPh;
   12d30:	8e 85       	ldd	r24, Y+14	; 0x0e
   12d32:	9f 85       	ldd	r25, Y+15	; 0x0f
   12d34:	a8 89       	ldd	r26, Y+16	; 0x10
   12d36:	b9 89       	ldd	r27, Y+17	; 0x11
   12d38:	80 93 84 24 	sts	0x2484, r24	; 0x802484 <s_gns_speed.8450>
   12d3c:	90 93 85 24 	sts	0x2485, r25	; 0x802485 <s_gns_speed.8450+0x1>
   12d40:	a0 93 86 24 	sts	0x2486, r26	; 0x802486 <s_gns_speed.8450+0x2>
   12d44:	b0 93 87 24 	sts	0x2487, r27	; 0x802487 <s_gns_speed.8450+0x3>
			task_twi2_lcd_print_format_float_P(12 * 6,  8 * 10, l_gns_speed_kmPh + 0.05f, PM_FORMAT_5F1);
   12d48:	2d ec       	ldi	r18, 0xCD	; 205
   12d4a:	3c ec       	ldi	r19, 0xCC	; 204
   12d4c:	4c e4       	ldi	r20, 0x4C	; 76
   12d4e:	5d e3       	ldi	r21, 0x3D	; 61
   12d50:	6e 85       	ldd	r22, Y+14	; 0x0e
   12d52:	7f 85       	ldd	r23, Y+15	; 0x0f
   12d54:	88 89       	ldd	r24, Y+16	; 0x10
   12d56:	99 89       	ldd	r25, Y+17	; 0x11
   12d58:	0f 94 a9 24 	call	0x24952	; 0x24952 <__addsf3>
   12d5c:	dc 01       	movw	r26, r24
   12d5e:	cb 01       	movw	r24, r22
   12d60:	01 eb       	ldi	r16, 0xB1	; 177
   12d62:	16 e3       	ldi	r17, 0x36	; 54
   12d64:	9c 01       	movw	r18, r24
   12d66:	ad 01       	movw	r20, r26
   12d68:	60 e5       	ldi	r22, 0x50	; 80
   12d6a:	88 e4       	ldi	r24, 0x48	; 72
   12d6c:	bf d9       	rcall	.-3202   	; 0x120ec <task_twi2_lcd_print_format_float_P>
			task_twi2_lcd_print_format_P(      18 * 6,  8 * 10, PM_FORMAT_KMPH);
   12d6e:	41 ed       	ldi	r20, 0xD1	; 209
   12d70:	56 e3       	ldi	r21, 0x36	; 54
   12d72:	60 e5       	ldi	r22, 0x50	; 80
   12d74:	8c e6       	ldi	r24, 0x6C	; 108
   12d76:	0e 94 0f 8e 	call	0x11c1e	; 0x11c1e <task_twi2_lcd_print_format_P>
		}
	}
}
   12d7a:	00 00       	nop
   12d7c:	a4 96       	adiw	r28, 0x24	; 36
   12d7e:	cd bf       	out	0x3d, r28	; 61
   12d80:	de bf       	out	0x3e, r29	; 62
   12d82:	df 91       	pop	r29
   12d84:	cf 91       	pop	r28
   12d86:	1f 91       	pop	r17
   12d88:	0f 91       	pop	r16
   12d8a:	08 95       	ret

00012d8c <task_twi2_lcd__hygro>:

void task_twi2_lcd__hygro(uint8_t col_left)
{
   12d8c:	0f 93       	push	r16
   12d8e:	1f 93       	push	r17
   12d90:	cf 93       	push	r28
   12d92:	df 93       	push	r29
   12d94:	00 d0       	rcall	.+0      	; 0x12d96 <task_twi2_lcd__hygro+0xa>
   12d96:	1f 92       	push	r1
   12d98:	cd b7       	in	r28, 0x3d	; 61
   12d9a:	de b7       	in	r29, 0x3e	; 62
   12d9c:	8c 83       	std	Y+4, r24	; 0x04
	static int16_t s_twi1_hygro_DP_100 = 0;

	if (twi2_waitUntilReady(false)) {
   12d9e:	80 e0       	ldi	r24, 0x00	; 0
   12da0:	0e 94 a3 61 	call	0xc346	; 0xc346 <twi2_waitUntilReady>
   12da4:	88 23       	and	r24, r24
   12da6:	c1 f1       	breq	.+112    	; 0x12e18 <task_twi2_lcd__hygro+0x8c>
		int16_t l_twi1_hygro_DP_100;

		/* Get up-to-date global data */
		{
			irqflags_t flags = cpu_irq_save();
   12da8:	0e 94 b4 5c 	call	0xb968	; 0xb968 <cpu_irq_save>
   12dac:	89 83       	std	Y+1, r24	; 0x01
			l_twi1_hygro_DP_100				= g_twi1_hygro_DP_100;
   12dae:	80 91 e5 29 	lds	r24, 0x29E5	; 0x8029e5 <g_twi1_hygro_DP_100>
   12db2:	90 91 e6 29 	lds	r25, 0x29E6	; 0x8029e6 <g_twi1_hygro_DP_100+0x1>
   12db6:	8a 83       	std	Y+2, r24	; 0x02
   12db8:	9b 83       	std	Y+3, r25	; 0x03
			cpu_irq_restore(flags);
   12dba:	89 81       	ldd	r24, Y+1	; 0x01
   12dbc:	0e 94 c4 5c 	call	0xb988	; 0xb988 <cpu_irq_restore>
		}

		/* Dew Point temperature */
		if (s_twi1_hygro_DP_100 != l_twi1_hygro_DP_100) {
   12dc0:	20 91 88 24 	lds	r18, 0x2488	; 0x802488 <s_twi1_hygro_DP_100.8465>
   12dc4:	30 91 89 24 	lds	r19, 0x2489	; 0x802489 <s_twi1_hygro_DP_100.8465+0x1>
   12dc8:	8a 81       	ldd	r24, Y+2	; 0x02
   12dca:	9b 81       	ldd	r25, Y+3	; 0x03
   12dcc:	28 17       	cp	r18, r24
   12dce:	39 07       	cpc	r19, r25
   12dd0:	19 f1       	breq	.+70     	; 0x12e18 <task_twi2_lcd__hygro+0x8c>
			s_twi1_hygro_DP_100 = l_twi1_hygro_DP_100;
   12dd2:	8a 81       	ldd	r24, Y+2	; 0x02
   12dd4:	9b 81       	ldd	r25, Y+3	; 0x03
   12dd6:	80 93 88 24 	sts	0x2488, r24	; 0x802488 <s_twi1_hygro_DP_100.8465>
   12dda:	90 93 89 24 	sts	0x2489, r25	; 0x802489 <s_twi1_hygro_DP_100.8465+0x1>
			task_twi2_lcd_print_format_float_P(col_left, 11 * 10, l_twi1_hygro_DP_100 / 100.f, PM_FORMAT_05F2);
   12dde:	8a 81       	ldd	r24, Y+2	; 0x02
   12de0:	9b 81       	ldd	r25, Y+3	; 0x03
   12de2:	09 2e       	mov	r0, r25
   12de4:	00 0c       	add	r0, r0
   12de6:	aa 0b       	sbc	r26, r26
   12de8:	bb 0b       	sbc	r27, r27
   12dea:	bc 01       	movw	r22, r24
   12dec:	cd 01       	movw	r24, r26
   12dee:	0f 94 e9 25 	call	0x24bd2	; 0x24bd2 <__floatsisf>
   12df2:	dc 01       	movw	r26, r24
   12df4:	cb 01       	movw	r24, r22
   12df6:	20 e0       	ldi	r18, 0x00	; 0
   12df8:	30 e0       	ldi	r19, 0x00	; 0
   12dfa:	48 ec       	ldi	r20, 0xC8	; 200
   12dfc:	52 e4       	ldi	r21, 0x42	; 66
   12dfe:	bc 01       	movw	r22, r24
   12e00:	cd 01       	movw	r24, r26
   12e02:	0f 94 14 25 	call	0x24a28	; 0x24a28 <__divsf3>
   12e06:	dc 01       	movw	r26, r24
   12e08:	cb 01       	movw	r24, r22
   12e0a:	03 ec       	ldi	r16, 0xC3	; 195
   12e0c:	16 e3       	ldi	r17, 0x36	; 54
   12e0e:	9c 01       	movw	r18, r24
   12e10:	ad 01       	movw	r20, r26
   12e12:	6e e6       	ldi	r22, 0x6E	; 110
   12e14:	8c 81       	ldd	r24, Y+4	; 0x04
   12e16:	6a d9       	rcall	.-3372   	; 0x120ec <task_twi2_lcd_print_format_float_P>
		}
	}
}
   12e18:	00 00       	nop
   12e1a:	24 96       	adiw	r28, 0x04	; 4
   12e1c:	cd bf       	out	0x3d, r28	; 61
   12e1e:	de bf       	out	0x3e, r29	; 62
   12e20:	df 91       	pop	r29
   12e22:	cf 91       	pop	r28
   12e24:	1f 91       	pop	r17
   12e26:	0f 91       	pop	r16
   12e28:	08 95       	ret

00012e2a <task_twi2_lcd__gyro_gfxmag>:

void task_twi2_lcd__gyro_gfxmag(void)
{
   12e2a:	cf 92       	push	r12
   12e2c:	df 92       	push	r13
   12e2e:	ef 92       	push	r14
   12e30:	ff 92       	push	r15
   12e32:	0f 93       	push	r16
   12e34:	1f 93       	push	r17
   12e36:	cf 93       	push	r28
   12e38:	df 93       	push	r29
   12e3a:	cd b7       	in	r28, 0x3d	; 61
   12e3c:	de b7       	in	r29, 0x3e	; 62
   12e3e:	a7 97       	sbiw	r28, 0x27	; 39
   12e40:	cd bf       	out	0x3d, r28	; 61
   12e42:	de bf       	out	0x3e, r29	; 62
	const uint8_t plot_intensity_center_x = 115;
   12e44:	83 e7       	ldi	r24, 0x73	; 115
   12e46:	8d 83       	std	Y+5, r24	; 0x05
	const uint8_t plot_intensity_center_y =  64;
   12e48:	80 e4       	ldi	r24, 0x40	; 64
   12e4a:	8e 83       	std	Y+6, r24	; 0x06
	const uint8_t plot_mag_center_x = 150;
   12e4c:	86 e9       	ldi	r24, 0x96	; 150
   12e4e:	8f 83       	std	Y+7, r24	; 0x07
	const uint8_t plot_mag_center_y =  40;
   12e50:	88 e2       	ldi	r24, 0x28	; 40
   12e52:	88 87       	std	Y+8, r24	; 0x08
	static int8_t s_p2x = 0;
	static int8_t s_p2y = 0;
	static int8_t s_p3x = 0;
	static int8_t s_p3y = 0;

	if (twi2_waitUntilReady(false)) {
   12e54:	80 e0       	ldi	r24, 0x00	; 0
   12e56:	0e 94 a3 61 	call	0xc346	; 0xc346 <twi2_waitUntilReady>
   12e5a:	88 23       	and	r24, r24
   12e5c:	09 f4       	brne	.+2      	; 0x12e60 <task_twi2_lcd__gyro_gfxmag+0x36>
   12e5e:	f7 c2       	rjmp	.+1518   	; 0x1344e <task_twi2_lcd__gyro_gfxmag+0x624>
		int32_t l_twi1_gyro_2_mag_y_nT;
		int32_t l_twi1_gyro_2_mag_z_nT;

		/* Get up-to-date global data */
		{
			irqflags_t flags = cpu_irq_save();
   12e60:	0e 94 b4 5c 	call	0xb968	; 0xb968 <cpu_irq_save>
   12e64:	89 87       	std	Y+9, r24	; 0x09
			l_twi1_gyro_2_mag_x_nT		= g_twi1_gyro_2_mag_x_nT;
   12e66:	80 91 ac 29 	lds	r24, 0x29AC	; 0x8029ac <g_twi1_gyro_2_mag_x_nT>
   12e6a:	90 91 ad 29 	lds	r25, 0x29AD	; 0x8029ad <g_twi1_gyro_2_mag_x_nT+0x1>
   12e6e:	a0 91 ae 29 	lds	r26, 0x29AE	; 0x8029ae <g_twi1_gyro_2_mag_x_nT+0x2>
   12e72:	b0 91 af 29 	lds	r27, 0x29AF	; 0x8029af <g_twi1_gyro_2_mag_x_nT+0x3>
   12e76:	8a 87       	std	Y+10, r24	; 0x0a
   12e78:	9b 87       	std	Y+11, r25	; 0x0b
   12e7a:	ac 87       	std	Y+12, r26	; 0x0c
   12e7c:	bd 87       	std	Y+13, r27	; 0x0d
			l_twi1_gyro_2_mag_y_nT		= g_twi1_gyro_2_mag_y_nT;
   12e7e:	80 91 b0 29 	lds	r24, 0x29B0	; 0x8029b0 <g_twi1_gyro_2_mag_y_nT>
   12e82:	90 91 b1 29 	lds	r25, 0x29B1	; 0x8029b1 <g_twi1_gyro_2_mag_y_nT+0x1>
   12e86:	a0 91 b2 29 	lds	r26, 0x29B2	; 0x8029b2 <g_twi1_gyro_2_mag_y_nT+0x2>
   12e8a:	b0 91 b3 29 	lds	r27, 0x29B3	; 0x8029b3 <g_twi1_gyro_2_mag_y_nT+0x3>
   12e8e:	8e 87       	std	Y+14, r24	; 0x0e
   12e90:	9f 87       	std	Y+15, r25	; 0x0f
   12e92:	a8 8b       	std	Y+16, r26	; 0x10
   12e94:	b9 8b       	std	Y+17, r27	; 0x11
			l_twi1_gyro_2_mag_z_nT		= g_twi1_gyro_2_mag_z_nT;
   12e96:	80 91 b4 29 	lds	r24, 0x29B4	; 0x8029b4 <g_twi1_gyro_2_mag_z_nT>
   12e9a:	90 91 b5 29 	lds	r25, 0x29B5	; 0x8029b5 <g_twi1_gyro_2_mag_z_nT+0x1>
   12e9e:	a0 91 b6 29 	lds	r26, 0x29B6	; 0x8029b6 <g_twi1_gyro_2_mag_z_nT+0x2>
   12ea2:	b0 91 b7 29 	lds	r27, 0x29B7	; 0x8029b7 <g_twi1_gyro_2_mag_z_nT+0x3>
   12ea6:	8a 8b       	std	Y+18, r24	; 0x12
   12ea8:	9b 8b       	std	Y+19, r25	; 0x13
   12eaa:	ac 8b       	std	Y+20, r26	; 0x14
   12eac:	bd 8b       	std	Y+21, r27	; 0x15
			cpu_irq_restore(flags);
   12eae:	89 85       	ldd	r24, Y+9	; 0x09
   12eb0:	0e 94 c4 5c 	call	0xb988	; 0xb988 <cpu_irq_restore>
		}

		if ((s_twi1_gyro_2_mag_x_nT != l_twi1_gyro_2_mag_x_nT) || (s_twi1_gyro_2_mag_y_nT != l_twi1_gyro_2_mag_y_nT) || (s_twi1_gyro_2_mag_z_nT != l_twi1_gyro_2_mag_z_nT)) {
   12eb4:	20 91 8a 24 	lds	r18, 0x248A	; 0x80248a <s_twi1_gyro_2_mag_x_nT.8475>
   12eb8:	30 91 8b 24 	lds	r19, 0x248B	; 0x80248b <s_twi1_gyro_2_mag_x_nT.8475+0x1>
   12ebc:	40 91 8c 24 	lds	r20, 0x248C	; 0x80248c <s_twi1_gyro_2_mag_x_nT.8475+0x2>
   12ec0:	50 91 8d 24 	lds	r21, 0x248D	; 0x80248d <s_twi1_gyro_2_mag_x_nT.8475+0x3>
   12ec4:	8a 85       	ldd	r24, Y+10	; 0x0a
   12ec6:	9b 85       	ldd	r25, Y+11	; 0x0b
   12ec8:	ac 85       	ldd	r26, Y+12	; 0x0c
   12eca:	bd 85       	ldd	r27, Y+13	; 0x0d
   12ecc:	28 17       	cp	r18, r24
   12ece:	39 07       	cpc	r19, r25
   12ed0:	4a 07       	cpc	r20, r26
   12ed2:	5b 07       	cpc	r21, r27
   12ed4:	19 f5       	brne	.+70     	; 0x12f1c <task_twi2_lcd__gyro_gfxmag+0xf2>
   12ed6:	20 91 8e 24 	lds	r18, 0x248E	; 0x80248e <s_twi1_gyro_2_mag_y_nT.8476>
   12eda:	30 91 8f 24 	lds	r19, 0x248F	; 0x80248f <s_twi1_gyro_2_mag_y_nT.8476+0x1>
   12ede:	40 91 90 24 	lds	r20, 0x2490	; 0x802490 <s_twi1_gyro_2_mag_y_nT.8476+0x2>
   12ee2:	50 91 91 24 	lds	r21, 0x2491	; 0x802491 <s_twi1_gyro_2_mag_y_nT.8476+0x3>
   12ee6:	8e 85       	ldd	r24, Y+14	; 0x0e
   12ee8:	9f 85       	ldd	r25, Y+15	; 0x0f
   12eea:	a8 89       	ldd	r26, Y+16	; 0x10
   12eec:	b9 89       	ldd	r27, Y+17	; 0x11
   12eee:	28 17       	cp	r18, r24
   12ef0:	39 07       	cpc	r19, r25
   12ef2:	4a 07       	cpc	r20, r26
   12ef4:	5b 07       	cpc	r21, r27
   12ef6:	91 f4       	brne	.+36     	; 0x12f1c <task_twi2_lcd__gyro_gfxmag+0xf2>
   12ef8:	20 91 92 24 	lds	r18, 0x2492	; 0x802492 <s_twi1_gyro_2_mag_z_nT.8477>
   12efc:	30 91 93 24 	lds	r19, 0x2493	; 0x802493 <s_twi1_gyro_2_mag_z_nT.8477+0x1>
   12f00:	40 91 94 24 	lds	r20, 0x2494	; 0x802494 <s_twi1_gyro_2_mag_z_nT.8477+0x2>
   12f04:	50 91 95 24 	lds	r21, 0x2495	; 0x802495 <s_twi1_gyro_2_mag_z_nT.8477+0x3>
   12f08:	8a 89       	ldd	r24, Y+18	; 0x12
   12f0a:	9b 89       	ldd	r25, Y+19	; 0x13
   12f0c:	ac 89       	ldd	r26, Y+20	; 0x14
   12f0e:	bd 89       	ldd	r27, Y+21	; 0x15
   12f10:	28 17       	cp	r18, r24
   12f12:	39 07       	cpc	r19, r25
   12f14:	4a 07       	cpc	r20, r26
   12f16:	5b 07       	cpc	r21, r27
   12f18:	09 f4       	brne	.+2      	; 0x12f1c <task_twi2_lcd__gyro_gfxmag+0xf2>
   12f1a:	99 c2       	rjmp	.+1330   	; 0x1344e <task_twi2_lcd__gyro_gfxmag+0x624>
			s_twi1_gyro_2_mag_x_nT = l_twi1_gyro_2_mag_x_nT;
   12f1c:	8a 85       	ldd	r24, Y+10	; 0x0a
   12f1e:	9b 85       	ldd	r25, Y+11	; 0x0b
   12f20:	ac 85       	ldd	r26, Y+12	; 0x0c
   12f22:	bd 85       	ldd	r27, Y+13	; 0x0d
   12f24:	80 93 8a 24 	sts	0x248A, r24	; 0x80248a <s_twi1_gyro_2_mag_x_nT.8475>
   12f28:	90 93 8b 24 	sts	0x248B, r25	; 0x80248b <s_twi1_gyro_2_mag_x_nT.8475+0x1>
   12f2c:	a0 93 8c 24 	sts	0x248C, r26	; 0x80248c <s_twi1_gyro_2_mag_x_nT.8475+0x2>
   12f30:	b0 93 8d 24 	sts	0x248D, r27	; 0x80248d <s_twi1_gyro_2_mag_x_nT.8475+0x3>
			s_twi1_gyro_2_mag_y_nT = l_twi1_gyro_2_mag_y_nT;
   12f34:	8e 85       	ldd	r24, Y+14	; 0x0e
   12f36:	9f 85       	ldd	r25, Y+15	; 0x0f
   12f38:	a8 89       	ldd	r26, Y+16	; 0x10
   12f3a:	b9 89       	ldd	r27, Y+17	; 0x11
   12f3c:	80 93 8e 24 	sts	0x248E, r24	; 0x80248e <s_twi1_gyro_2_mag_y_nT.8476>
   12f40:	90 93 8f 24 	sts	0x248F, r25	; 0x80248f <s_twi1_gyro_2_mag_y_nT.8476+0x1>
   12f44:	a0 93 90 24 	sts	0x2490, r26	; 0x802490 <s_twi1_gyro_2_mag_y_nT.8476+0x2>
   12f48:	b0 93 91 24 	sts	0x2491, r27	; 0x802491 <s_twi1_gyro_2_mag_y_nT.8476+0x3>
			s_twi1_gyro_2_mag_z_nT = l_twi1_gyro_2_mag_z_nT;
   12f4c:	8a 89       	ldd	r24, Y+18	; 0x12
   12f4e:	9b 89       	ldd	r25, Y+19	; 0x13
   12f50:	ac 89       	ldd	r26, Y+20	; 0x14
   12f52:	bd 89       	ldd	r27, Y+21	; 0x15
   12f54:	80 93 92 24 	sts	0x2492, r24	; 0x802492 <s_twi1_gyro_2_mag_z_nT.8477>
   12f58:	90 93 93 24 	sts	0x2493, r25	; 0x802493 <s_twi1_gyro_2_mag_z_nT.8477+0x1>
   12f5c:	a0 93 94 24 	sts	0x2494, r26	; 0x802494 <s_twi1_gyro_2_mag_z_nT.8477+0x2>
   12f60:	b0 93 95 24 	sts	0x2495, r27	; 0x802495 <s_twi1_gyro_2_mag_z_nT.8477+0x3>

			/* Removing old lines first */
			task_twi2_lcd_rect(plot_intensity_center_x - 1,	plot_intensity_center_y - s_length / 3000.f, 3, s_length / 3000.f, true, 0);
   12f64:	80 91 96 24 	lds	r24, 0x2496	; 0x802496 <s_length.8478>
   12f68:	90 91 97 24 	lds	r25, 0x2497	; 0x802497 <s_length.8478+0x1>
   12f6c:	a0 91 98 24 	lds	r26, 0x2498	; 0x802498 <s_length.8478+0x2>
   12f70:	b0 91 99 24 	lds	r27, 0x2499	; 0x802499 <s_length.8478+0x3>
   12f74:	20 e0       	ldi	r18, 0x00	; 0
   12f76:	30 e8       	ldi	r19, 0x80	; 128
   12f78:	4b e3       	ldi	r20, 0x3B	; 59
   12f7a:	55 e4       	ldi	r21, 0x45	; 69
   12f7c:	bc 01       	movw	r22, r24
   12f7e:	cd 01       	movw	r24, r26
   12f80:	0f 94 14 25 	call	0x24a28	; 0x24a28 <__divsf3>
   12f84:	dc 01       	movw	r26, r24
   12f86:	cb 01       	movw	r24, r22
   12f88:	bc 01       	movw	r22, r24
   12f8a:	cd 01       	movw	r24, r26
   12f8c:	0f 94 bb 25 	call	0x24b76	; 0x24b76 <__fixunssfsi>
   12f90:	dc 01       	movw	r26, r24
   12f92:	cb 01       	movw	r24, r22
   12f94:	18 2f       	mov	r17, r24
   12f96:	8e 81       	ldd	r24, Y+6	; 0x06
   12f98:	88 2f       	mov	r24, r24
   12f9a:	90 e0       	ldi	r25, 0x00	; 0
   12f9c:	09 2e       	mov	r0, r25
   12f9e:	00 0c       	add	r0, r0
   12fa0:	aa 0b       	sbc	r26, r26
   12fa2:	bb 0b       	sbc	r27, r27
   12fa4:	bc 01       	movw	r22, r24
   12fa6:	cd 01       	movw	r24, r26
   12fa8:	0f 94 e9 25 	call	0x24bd2	; 0x24bd2 <__floatsisf>
   12fac:	6b 01       	movw	r12, r22
   12fae:	7c 01       	movw	r14, r24
   12fb0:	80 91 96 24 	lds	r24, 0x2496	; 0x802496 <s_length.8478>
   12fb4:	90 91 97 24 	lds	r25, 0x2497	; 0x802497 <s_length.8478+0x1>
   12fb8:	a0 91 98 24 	lds	r26, 0x2498	; 0x802498 <s_length.8478+0x2>
   12fbc:	b0 91 99 24 	lds	r27, 0x2499	; 0x802499 <s_length.8478+0x3>
   12fc0:	20 e0       	ldi	r18, 0x00	; 0
   12fc2:	30 e8       	ldi	r19, 0x80	; 128
   12fc4:	4b e3       	ldi	r20, 0x3B	; 59
   12fc6:	55 e4       	ldi	r21, 0x45	; 69
   12fc8:	bc 01       	movw	r22, r24
   12fca:	cd 01       	movw	r24, r26
   12fcc:	0f 94 14 25 	call	0x24a28	; 0x24a28 <__divsf3>
   12fd0:	dc 01       	movw	r26, r24
   12fd2:	cb 01       	movw	r24, r22
   12fd4:	9c 01       	movw	r18, r24
   12fd6:	ad 01       	movw	r20, r26
   12fd8:	c7 01       	movw	r24, r14
   12fda:	b6 01       	movw	r22, r12
   12fdc:	0f 94 a8 24 	call	0x24950	; 0x24950 <__subsf3>
   12fe0:	dc 01       	movw	r26, r24
   12fe2:	cb 01       	movw	r24, r22
   12fe4:	bc 01       	movw	r22, r24
   12fe6:	cd 01       	movw	r24, r26
   12fe8:	0f 94 bb 25 	call	0x24b76	; 0x24b76 <__fixunssfsi>
   12fec:	dc 01       	movw	r26, r24
   12fee:	cb 01       	movw	r24, r22
   12ff0:	98 2f       	mov	r25, r24
   12ff2:	8d 81       	ldd	r24, Y+5	; 0x05
   12ff4:	81 50       	subi	r24, 0x01	; 1
   12ff6:	e1 2c       	mov	r14, r1
   12ff8:	01 e0       	ldi	r16, 0x01	; 1
   12ffa:	21 2f       	mov	r18, r17
   12ffc:	43 e0       	ldi	r20, 0x03	; 3
   12ffe:	69 2f       	mov	r22, r25
   13000:	0e 94 77 8a 	call	0x114ee	; 0x114ee <task_twi2_lcd_rect>
			task_twi2_lcd_line(plot_mag_center_x,			plot_mag_center_y,			plot_mag_center_x + s_p1x, plot_mag_center_y + s_p1y, 0);
   13004:	80 91 9a 24 	lds	r24, 0x249A	; 0x80249a <s_p1y.8480>
   13008:	98 2f       	mov	r25, r24
   1300a:	88 85       	ldd	r24, Y+8	; 0x08
   1300c:	98 0f       	add	r25, r24
   1300e:	80 91 9b 24 	lds	r24, 0x249B	; 0x80249b <s_p1x.8479>
   13012:	28 2f       	mov	r18, r24
   13014:	8f 81       	ldd	r24, Y+7	; 0x07
   13016:	82 0f       	add	r24, r18
   13018:	00 e0       	ldi	r16, 0x00	; 0
   1301a:	29 2f       	mov	r18, r25
   1301c:	48 2f       	mov	r20, r24
   1301e:	68 85       	ldd	r22, Y+8	; 0x08
   13020:	8f 81       	ldd	r24, Y+7	; 0x07
   13022:	0e 94 b5 89 	call	0x1136a	; 0x1136a <task_twi2_lcd_line>
			task_twi2_lcd_line(plot_mag_center_x + s_p1x,	plot_mag_center_y + s_p1y,	plot_mag_center_x + s_p2x, plot_mag_center_y + s_p2y, 0);
   13026:	80 91 9c 24 	lds	r24, 0x249C	; 0x80249c <s_p2y.8482>
   1302a:	98 2f       	mov	r25, r24
   1302c:	88 85       	ldd	r24, Y+8	; 0x08
   1302e:	29 2f       	mov	r18, r25
   13030:	28 0f       	add	r18, r24
   13032:	80 91 9d 24 	lds	r24, 0x249D	; 0x80249d <s_p2x.8481>
   13036:	98 2f       	mov	r25, r24
   13038:	8f 81       	ldd	r24, Y+7	; 0x07
   1303a:	39 2f       	mov	r19, r25
   1303c:	38 0f       	add	r19, r24
   1303e:	80 91 9a 24 	lds	r24, 0x249A	; 0x80249a <s_p1y.8480>
   13042:	98 2f       	mov	r25, r24
   13044:	88 85       	ldd	r24, Y+8	; 0x08
   13046:	98 0f       	add	r25, r24
   13048:	80 91 9b 24 	lds	r24, 0x249B	; 0x80249b <s_p1x.8479>
   1304c:	48 2f       	mov	r20, r24
   1304e:	8f 81       	ldd	r24, Y+7	; 0x07
   13050:	84 0f       	add	r24, r20
   13052:	00 e0       	ldi	r16, 0x00	; 0
   13054:	43 2f       	mov	r20, r19
   13056:	69 2f       	mov	r22, r25
   13058:	0e 94 b5 89 	call	0x1136a	; 0x1136a <task_twi2_lcd_line>
			task_twi2_lcd_line(plot_mag_center_x + s_p2x,	plot_mag_center_y + s_p2y,	plot_mag_center_x + s_p3x, plot_mag_center_y + s_p3y, 0);
   1305c:	80 91 9e 24 	lds	r24, 0x249E	; 0x80249e <s_p3y.8484>
   13060:	98 2f       	mov	r25, r24
   13062:	88 85       	ldd	r24, Y+8	; 0x08
   13064:	29 2f       	mov	r18, r25
   13066:	28 0f       	add	r18, r24
   13068:	80 91 9f 24 	lds	r24, 0x249F	; 0x80249f <s_p3x.8483>
   1306c:	98 2f       	mov	r25, r24
   1306e:	8f 81       	ldd	r24, Y+7	; 0x07
   13070:	39 2f       	mov	r19, r25
   13072:	38 0f       	add	r19, r24
   13074:	80 91 9c 24 	lds	r24, 0x249C	; 0x80249c <s_p2y.8482>
   13078:	98 2f       	mov	r25, r24
   1307a:	88 85       	ldd	r24, Y+8	; 0x08
   1307c:	98 0f       	add	r25, r24
   1307e:	80 91 9d 24 	lds	r24, 0x249D	; 0x80249d <s_p2x.8481>
   13082:	48 2f       	mov	r20, r24
   13084:	8f 81       	ldd	r24, Y+7	; 0x07
   13086:	84 0f       	add	r24, r20
   13088:	00 e0       	ldi	r16, 0x00	; 0
   1308a:	43 2f       	mov	r20, r19
   1308c:	69 2f       	mov	r22, r25
   1308e:	0e 94 b5 89 	call	0x1136a	; 0x1136a <task_twi2_lcd_line>

			/* Draw center point */
			task_twi2_lcd_circ(plot_mag_center_x, plot_mag_center_y, 1, true, 1);
   13092:	01 e0       	ldi	r16, 0x01	; 1
   13094:	21 e0       	ldi	r18, 0x01	; 1
   13096:	41 e0       	ldi	r20, 0x01	; 1
   13098:	68 85       	ldd	r22, Y+8	; 0x08
   1309a:	8f 81       	ldd	r24, Y+7	; 0x07
   1309c:	0e 94 3e 8b 	call	0x1167c	; 0x1167c <task_twi2_lcd_circ>

			/* Draw new lines */
			{
				float l_length = pow(pow(l_twi1_gyro_2_mag_x_nT, 2.0) + pow(l_twi1_gyro_2_mag_y_nT, 2.0) + pow(l_twi1_gyro_2_mag_z_nT, 2.0), 0.5);
   130a0:	6a 85       	ldd	r22, Y+10	; 0x0a
   130a2:	7b 85       	ldd	r23, Y+11	; 0x0b
   130a4:	8c 85       	ldd	r24, Y+12	; 0x0c
   130a6:	9d 85       	ldd	r25, Y+13	; 0x0d
   130a8:	0f 94 e9 25 	call	0x24bd2	; 0x24bd2 <__floatsisf>
   130ac:	dc 01       	movw	r26, r24
   130ae:	cb 01       	movw	r24, r22
   130b0:	20 e0       	ldi	r18, 0x00	; 0
   130b2:	30 e0       	ldi	r19, 0x00	; 0
   130b4:	40 e0       	ldi	r20, 0x00	; 0
   130b6:	50 e4       	ldi	r21, 0x40	; 64
   130b8:	bc 01       	movw	r22, r24
   130ba:	cd 01       	movw	r24, r26
   130bc:	0f 94 cc 27 	call	0x24f98	; 0x24f98 <pow>
   130c0:	6b 01       	movw	r12, r22
   130c2:	7c 01       	movw	r14, r24
   130c4:	6e 85       	ldd	r22, Y+14	; 0x0e
   130c6:	7f 85       	ldd	r23, Y+15	; 0x0f
   130c8:	88 89       	ldd	r24, Y+16	; 0x10
   130ca:	99 89       	ldd	r25, Y+17	; 0x11
   130cc:	0f 94 e9 25 	call	0x24bd2	; 0x24bd2 <__floatsisf>
   130d0:	dc 01       	movw	r26, r24
   130d2:	cb 01       	movw	r24, r22
   130d4:	20 e0       	ldi	r18, 0x00	; 0
   130d6:	30 e0       	ldi	r19, 0x00	; 0
   130d8:	40 e0       	ldi	r20, 0x00	; 0
   130da:	50 e4       	ldi	r21, 0x40	; 64
   130dc:	bc 01       	movw	r22, r24
   130de:	cd 01       	movw	r24, r26
   130e0:	0f 94 cc 27 	call	0x24f98	; 0x24f98 <pow>
   130e4:	dc 01       	movw	r26, r24
   130e6:	cb 01       	movw	r24, r22
   130e8:	9c 01       	movw	r18, r24
   130ea:	ad 01       	movw	r20, r26
   130ec:	c7 01       	movw	r24, r14
   130ee:	b6 01       	movw	r22, r12
   130f0:	0f 94 a9 24 	call	0x24952	; 0x24952 <__addsf3>
   130f4:	dc 01       	movw	r26, r24
   130f6:	cb 01       	movw	r24, r22
   130f8:	6c 01       	movw	r12, r24
   130fa:	7d 01       	movw	r14, r26
   130fc:	6a 89       	ldd	r22, Y+18	; 0x12
   130fe:	7b 89       	ldd	r23, Y+19	; 0x13
   13100:	8c 89       	ldd	r24, Y+20	; 0x14
   13102:	9d 89       	ldd	r25, Y+21	; 0x15
   13104:	0f 94 e9 25 	call	0x24bd2	; 0x24bd2 <__floatsisf>
   13108:	dc 01       	movw	r26, r24
   1310a:	cb 01       	movw	r24, r22
   1310c:	20 e0       	ldi	r18, 0x00	; 0
   1310e:	30 e0       	ldi	r19, 0x00	; 0
   13110:	40 e0       	ldi	r20, 0x00	; 0
   13112:	50 e4       	ldi	r21, 0x40	; 64
   13114:	bc 01       	movw	r22, r24
   13116:	cd 01       	movw	r24, r26
   13118:	0f 94 cc 27 	call	0x24f98	; 0x24f98 <pow>
   1311c:	dc 01       	movw	r26, r24
   1311e:	cb 01       	movw	r24, r22
   13120:	9c 01       	movw	r18, r24
   13122:	ad 01       	movw	r20, r26
   13124:	c7 01       	movw	r24, r14
   13126:	b6 01       	movw	r22, r12
   13128:	0f 94 a9 24 	call	0x24952	; 0x24952 <__addsf3>
   1312c:	dc 01       	movw	r26, r24
   1312e:	cb 01       	movw	r24, r22
   13130:	20 e0       	ldi	r18, 0x00	; 0
   13132:	30 e0       	ldi	r19, 0x00	; 0
   13134:	40 e0       	ldi	r20, 0x00	; 0
   13136:	5f e3       	ldi	r21, 0x3F	; 63
   13138:	bc 01       	movw	r22, r24
   1313a:	cd 01       	movw	r24, r26
   1313c:	0f 94 cc 27 	call	0x24f98	; 0x24f98 <pow>
   13140:	dc 01       	movw	r26, r24
   13142:	cb 01       	movw	r24, r22
   13144:	89 83       	std	Y+1, r24	; 0x01
   13146:	9a 83       	std	Y+2, r25	; 0x02
   13148:	ab 83       	std	Y+3, r26	; 0x03
   1314a:	bc 83       	std	Y+4, r27	; 0x04
				if (!l_length) {
   1314c:	20 e0       	ldi	r18, 0x00	; 0
   1314e:	30 e0       	ldi	r19, 0x00	; 0
   13150:	a9 01       	movw	r20, r18
   13152:	69 81       	ldd	r22, Y+1	; 0x01
   13154:	7a 81       	ldd	r23, Y+2	; 0x02
   13156:	8b 81       	ldd	r24, Y+3	; 0x03
   13158:	9c 81       	ldd	r25, Y+4	; 0x04
   1315a:	0f 94 0d 25 	call	0x24a1a	; 0x24a1a <__cmpsf2>
   1315e:	88 23       	and	r24, r24
   13160:	41 f4       	brne	.+16     	; 0x13172 <task_twi2_lcd__gyro_gfxmag+0x348>
					l_length = 1.f;
   13162:	80 e0       	ldi	r24, 0x00	; 0
   13164:	90 e0       	ldi	r25, 0x00	; 0
   13166:	a0 e8       	ldi	r26, 0x80	; 128
   13168:	bf e3       	ldi	r27, 0x3F	; 63
   1316a:	89 83       	std	Y+1, r24	; 0x01
   1316c:	9a 83       	std	Y+2, r25	; 0x02
   1316e:	ab 83       	std	Y+3, r26	; 0x03
   13170:	bc 83       	std	Y+4, r27	; 0x04
				}

				float l_twi1_gyro_2_mag_x_norm = l_twi1_gyro_2_mag_x_nT / l_length;
   13172:	6a 85       	ldd	r22, Y+10	; 0x0a
   13174:	7b 85       	ldd	r23, Y+11	; 0x0b
   13176:	8c 85       	ldd	r24, Y+12	; 0x0c
   13178:	9d 85       	ldd	r25, Y+13	; 0x0d
   1317a:	0f 94 e9 25 	call	0x24bd2	; 0x24bd2 <__floatsisf>
   1317e:	dc 01       	movw	r26, r24
   13180:	cb 01       	movw	r24, r22
   13182:	29 81       	ldd	r18, Y+1	; 0x01
   13184:	3a 81       	ldd	r19, Y+2	; 0x02
   13186:	4b 81       	ldd	r20, Y+3	; 0x03
   13188:	5c 81       	ldd	r21, Y+4	; 0x04
   1318a:	bc 01       	movw	r22, r24
   1318c:	cd 01       	movw	r24, r26
   1318e:	0f 94 14 25 	call	0x24a28	; 0x24a28 <__divsf3>
   13192:	dc 01       	movw	r26, r24
   13194:	cb 01       	movw	r24, r22
   13196:	8e 8b       	std	Y+22, r24	; 0x16
   13198:	9f 8b       	std	Y+23, r25	; 0x17
   1319a:	a8 8f       	std	Y+24, r26	; 0x18
   1319c:	b9 8f       	std	Y+25, r27	; 0x19
				float l_twi1_gyro_2_mag_y_norm = l_twi1_gyro_2_mag_y_nT / l_length;
   1319e:	6e 85       	ldd	r22, Y+14	; 0x0e
   131a0:	7f 85       	ldd	r23, Y+15	; 0x0f
   131a2:	88 89       	ldd	r24, Y+16	; 0x10
   131a4:	99 89       	ldd	r25, Y+17	; 0x11
   131a6:	0f 94 e9 25 	call	0x24bd2	; 0x24bd2 <__floatsisf>
   131aa:	dc 01       	movw	r26, r24
   131ac:	cb 01       	movw	r24, r22
   131ae:	29 81       	ldd	r18, Y+1	; 0x01
   131b0:	3a 81       	ldd	r19, Y+2	; 0x02
   131b2:	4b 81       	ldd	r20, Y+3	; 0x03
   131b4:	5c 81       	ldd	r21, Y+4	; 0x04
   131b6:	bc 01       	movw	r22, r24
   131b8:	cd 01       	movw	r24, r26
   131ba:	0f 94 14 25 	call	0x24a28	; 0x24a28 <__divsf3>
   131be:	dc 01       	movw	r26, r24
   131c0:	cb 01       	movw	r24, r22
   131c2:	8a 8f       	std	Y+26, r24	; 0x1a
   131c4:	9b 8f       	std	Y+27, r25	; 0x1b
   131c6:	ac 8f       	std	Y+28, r26	; 0x1c
   131c8:	bd 8f       	std	Y+29, r27	; 0x1d
				float l_twi1_gyro_2_mag_z_norm = l_twi1_gyro_2_mag_z_nT / l_length;
   131ca:	6a 89       	ldd	r22, Y+18	; 0x12
   131cc:	7b 89       	ldd	r23, Y+19	; 0x13
   131ce:	8c 89       	ldd	r24, Y+20	; 0x14
   131d0:	9d 89       	ldd	r25, Y+21	; 0x15
   131d2:	0f 94 e9 25 	call	0x24bd2	; 0x24bd2 <__floatsisf>
   131d6:	dc 01       	movw	r26, r24
   131d8:	cb 01       	movw	r24, r22
   131da:	29 81       	ldd	r18, Y+1	; 0x01
   131dc:	3a 81       	ldd	r19, Y+2	; 0x02
   131de:	4b 81       	ldd	r20, Y+3	; 0x03
   131e0:	5c 81       	ldd	r21, Y+4	; 0x04
   131e2:	bc 01       	movw	r22, r24
   131e4:	cd 01       	movw	r24, r26
   131e6:	0f 94 14 25 	call	0x24a28	; 0x24a28 <__divsf3>
   131ea:	dc 01       	movw	r26, r24
   131ec:	cb 01       	movw	r24, r22
   131ee:	8e 8f       	std	Y+30, r24	; 0x1e
   131f0:	9f 8f       	std	Y+31, r25	; 0x1f
   131f2:	a8 a3       	std	Y+32, r26	; 0x20
   131f4:	b9 a3       	std	Y+33, r27	; 0x21
				uint8_t p1x =       (l_twi1_gyro_2_mag_x_norm * 12.5);
   131f6:	20 e0       	ldi	r18, 0x00	; 0
   131f8:	30 e0       	ldi	r19, 0x00	; 0
   131fa:	48 e4       	ldi	r20, 0x48	; 72
   131fc:	51 e4       	ldi	r21, 0x41	; 65
   131fe:	6e 89       	ldd	r22, Y+22	; 0x16
   13200:	7f 89       	ldd	r23, Y+23	; 0x17
   13202:	88 8d       	ldd	r24, Y+24	; 0x18
   13204:	99 8d       	ldd	r25, Y+25	; 0x19
   13206:	0f 94 69 27 	call	0x24ed2	; 0x24ed2 <__mulsf3>
   1320a:	dc 01       	movw	r26, r24
   1320c:	cb 01       	movw	r24, r22
   1320e:	bc 01       	movw	r22, r24
   13210:	cd 01       	movw	r24, r26
   13212:	0f 94 bb 25 	call	0x24b76	; 0x24b76 <__fixunssfsi>
   13216:	dc 01       	movw	r26, r24
   13218:	cb 01       	movw	r24, r22
   1321a:	8a a3       	std	Y+34, r24	; 0x22
				uint8_t p1y =      -(l_twi1_gyro_2_mag_x_norm * 12.5);
   1321c:	20 e0       	ldi	r18, 0x00	; 0
   1321e:	30 e0       	ldi	r19, 0x00	; 0
   13220:	48 e4       	ldi	r20, 0x48	; 72
   13222:	51 e4       	ldi	r21, 0x41	; 65
   13224:	6e 89       	ldd	r22, Y+22	; 0x16
   13226:	7f 89       	ldd	r23, Y+23	; 0x17
   13228:	88 8d       	ldd	r24, Y+24	; 0x18
   1322a:	99 8d       	ldd	r25, Y+25	; 0x19
   1322c:	0f 94 69 27 	call	0x24ed2	; 0x24ed2 <__mulsf3>
   13230:	dc 01       	movw	r26, r24
   13232:	cb 01       	movw	r24, r22
   13234:	b0 58       	subi	r27, 0x80	; 128
   13236:	bc 01       	movw	r22, r24
   13238:	cd 01       	movw	r24, r26
   1323a:	0f 94 bb 25 	call	0x24b76	; 0x24b76 <__fixunssfsi>
   1323e:	dc 01       	movw	r26, r24
   13240:	cb 01       	movw	r24, r22
   13242:	8b a3       	std	Y+35, r24	; 0x23
				uint8_t p2x = p1x + (l_twi1_gyro_2_mag_y_norm * 25);
   13244:	8a a1       	ldd	r24, Y+34	; 0x22
   13246:	88 2f       	mov	r24, r24
   13248:	90 e0       	ldi	r25, 0x00	; 0
   1324a:	09 2e       	mov	r0, r25
   1324c:	00 0c       	add	r0, r0
   1324e:	aa 0b       	sbc	r26, r26
   13250:	bb 0b       	sbc	r27, r27
   13252:	bc 01       	movw	r22, r24
   13254:	cd 01       	movw	r24, r26
   13256:	0f 94 e9 25 	call	0x24bd2	; 0x24bd2 <__floatsisf>
   1325a:	6b 01       	movw	r12, r22
   1325c:	7c 01       	movw	r14, r24
   1325e:	20 e0       	ldi	r18, 0x00	; 0
   13260:	30 e0       	ldi	r19, 0x00	; 0
   13262:	48 ec       	ldi	r20, 0xC8	; 200
   13264:	51 e4       	ldi	r21, 0x41	; 65
   13266:	6a 8d       	ldd	r22, Y+26	; 0x1a
   13268:	7b 8d       	ldd	r23, Y+27	; 0x1b
   1326a:	8c 8d       	ldd	r24, Y+28	; 0x1c
   1326c:	9d 8d       	ldd	r25, Y+29	; 0x1d
   1326e:	0f 94 69 27 	call	0x24ed2	; 0x24ed2 <__mulsf3>
   13272:	dc 01       	movw	r26, r24
   13274:	cb 01       	movw	r24, r22
   13276:	9c 01       	movw	r18, r24
   13278:	ad 01       	movw	r20, r26
   1327a:	c7 01       	movw	r24, r14
   1327c:	b6 01       	movw	r22, r12
   1327e:	0f 94 a9 24 	call	0x24952	; 0x24952 <__addsf3>
   13282:	dc 01       	movw	r26, r24
   13284:	cb 01       	movw	r24, r22
   13286:	bc 01       	movw	r22, r24
   13288:	cd 01       	movw	r24, r26
   1328a:	0f 94 bb 25 	call	0x24b76	; 0x24b76 <__fixunssfsi>
   1328e:	dc 01       	movw	r26, r24
   13290:	cb 01       	movw	r24, r22
   13292:	8c a3       	std	Y+36, r24	; 0x24
				uint8_t p2y = p1y;
   13294:	8b a1       	ldd	r24, Y+35	; 0x23
   13296:	8d a3       	std	Y+37, r24	; 0x25
				uint8_t p3x = p2x;
   13298:	8c a1       	ldd	r24, Y+36	; 0x24
   1329a:	8e a3       	std	Y+38, r24	; 0x26
				uint8_t p3y = p2y + (l_twi1_gyro_2_mag_z_norm * 25);
   1329c:	8d a1       	ldd	r24, Y+37	; 0x25
   1329e:	88 2f       	mov	r24, r24
   132a0:	90 e0       	ldi	r25, 0x00	; 0
   132a2:	09 2e       	mov	r0, r25
   132a4:	00 0c       	add	r0, r0
   132a6:	aa 0b       	sbc	r26, r26
   132a8:	bb 0b       	sbc	r27, r27
   132aa:	bc 01       	movw	r22, r24
   132ac:	cd 01       	movw	r24, r26
   132ae:	0f 94 e9 25 	call	0x24bd2	; 0x24bd2 <__floatsisf>
   132b2:	6b 01       	movw	r12, r22
   132b4:	7c 01       	movw	r14, r24
   132b6:	20 e0       	ldi	r18, 0x00	; 0
   132b8:	30 e0       	ldi	r19, 0x00	; 0
   132ba:	48 ec       	ldi	r20, 0xC8	; 200
   132bc:	51 e4       	ldi	r21, 0x41	; 65
   132be:	6e 8d       	ldd	r22, Y+30	; 0x1e
   132c0:	7f 8d       	ldd	r23, Y+31	; 0x1f
   132c2:	88 a1       	ldd	r24, Y+32	; 0x20
   132c4:	99 a1       	ldd	r25, Y+33	; 0x21
   132c6:	0f 94 69 27 	call	0x24ed2	; 0x24ed2 <__mulsf3>
   132ca:	dc 01       	movw	r26, r24
   132cc:	cb 01       	movw	r24, r22
   132ce:	9c 01       	movw	r18, r24
   132d0:	ad 01       	movw	r20, r26
   132d2:	c7 01       	movw	r24, r14
   132d4:	b6 01       	movw	r22, r12
   132d6:	0f 94 a9 24 	call	0x24952	; 0x24952 <__addsf3>
   132da:	dc 01       	movw	r26, r24
   132dc:	cb 01       	movw	r24, r22
   132de:	bc 01       	movw	r22, r24
   132e0:	cd 01       	movw	r24, r26
   132e2:	0f 94 bb 25 	call	0x24b76	; 0x24b76 <__fixunssfsi>
   132e6:	dc 01       	movw	r26, r24
   132e8:	cb 01       	movw	r24, r22
   132ea:	8f a3       	std	Y+39, r24	; 0x27

				// Saturation at 100T
				if (l_length > 100000.f) {
   132ec:	20 e0       	ldi	r18, 0x00	; 0
   132ee:	30 e5       	ldi	r19, 0x50	; 80
   132f0:	43 ec       	ldi	r20, 0xC3	; 195
   132f2:	57 e4       	ldi	r21, 0x47	; 71
   132f4:	69 81       	ldd	r22, Y+1	; 0x01
   132f6:	7a 81       	ldd	r23, Y+2	; 0x02
   132f8:	8b 81       	ldd	r24, Y+3	; 0x03
   132fa:	9c 81       	ldd	r25, Y+4	; 0x04
   132fc:	0f 94 20 27 	call	0x24e40	; 0x24e40 <__gesf2>
   13300:	18 16       	cp	r1, r24
   13302:	44 f4       	brge	.+16     	; 0x13314 <task_twi2_lcd__gyro_gfxmag+0x4ea>
					l_length = 100000.f;
   13304:	80 e0       	ldi	r24, 0x00	; 0
   13306:	90 e5       	ldi	r25, 0x50	; 80
   13308:	a3 ec       	ldi	r26, 0xC3	; 195
   1330a:	b7 e4       	ldi	r27, 0x47	; 71
   1330c:	89 83       	std	Y+1, r24	; 0x01
   1330e:	9a 83       	std	Y+2, r25	; 0x02
   13310:	ab 83       	std	Y+3, r26	; 0x03
   13312:	bc 83       	std	Y+4, r27	; 0x04
				}

				task_twi2_lcd_circ(plot_intensity_center_x,		plot_intensity_center_y,	2, false, 1);
   13314:	01 e0       	ldi	r16, 0x01	; 1
   13316:	20 e0       	ldi	r18, 0x00	; 0
   13318:	42 e0       	ldi	r20, 0x02	; 2
   1331a:	6e 81       	ldd	r22, Y+6	; 0x06
   1331c:	8d 81       	ldd	r24, Y+5	; 0x05
   1331e:	0e 94 3e 8b 	call	0x1167c	; 0x1167c <task_twi2_lcd_circ>
				task_twi2_lcd_rect(plot_intensity_center_x - 1,	plot_intensity_center_y - l_length / 3000.f, 3, l_length / 3000.f, true, 1);
   13322:	20 e0       	ldi	r18, 0x00	; 0
   13324:	30 e8       	ldi	r19, 0x80	; 128
   13326:	4b e3       	ldi	r20, 0x3B	; 59
   13328:	55 e4       	ldi	r21, 0x45	; 69
   1332a:	69 81       	ldd	r22, Y+1	; 0x01
   1332c:	7a 81       	ldd	r23, Y+2	; 0x02
   1332e:	8b 81       	ldd	r24, Y+3	; 0x03
   13330:	9c 81       	ldd	r25, Y+4	; 0x04
   13332:	0f 94 14 25 	call	0x24a28	; 0x24a28 <__divsf3>
   13336:	dc 01       	movw	r26, r24
   13338:	cb 01       	movw	r24, r22
   1333a:	bc 01       	movw	r22, r24
   1333c:	cd 01       	movw	r24, r26
   1333e:	0f 94 bb 25 	call	0x24b76	; 0x24b76 <__fixunssfsi>
   13342:	dc 01       	movw	r26, r24
   13344:	cb 01       	movw	r24, r22
   13346:	18 2f       	mov	r17, r24
   13348:	8e 81       	ldd	r24, Y+6	; 0x06
   1334a:	88 2f       	mov	r24, r24
   1334c:	90 e0       	ldi	r25, 0x00	; 0
   1334e:	09 2e       	mov	r0, r25
   13350:	00 0c       	add	r0, r0
   13352:	aa 0b       	sbc	r26, r26
   13354:	bb 0b       	sbc	r27, r27
   13356:	bc 01       	movw	r22, r24
   13358:	cd 01       	movw	r24, r26
   1335a:	0f 94 e9 25 	call	0x24bd2	; 0x24bd2 <__floatsisf>
   1335e:	6b 01       	movw	r12, r22
   13360:	7c 01       	movw	r14, r24
   13362:	20 e0       	ldi	r18, 0x00	; 0
   13364:	30 e8       	ldi	r19, 0x80	; 128
   13366:	4b e3       	ldi	r20, 0x3B	; 59
   13368:	55 e4       	ldi	r21, 0x45	; 69
   1336a:	69 81       	ldd	r22, Y+1	; 0x01
   1336c:	7a 81       	ldd	r23, Y+2	; 0x02
   1336e:	8b 81       	ldd	r24, Y+3	; 0x03
   13370:	9c 81       	ldd	r25, Y+4	; 0x04
   13372:	0f 94 14 25 	call	0x24a28	; 0x24a28 <__divsf3>
   13376:	dc 01       	movw	r26, r24
   13378:	cb 01       	movw	r24, r22
   1337a:	9c 01       	movw	r18, r24
   1337c:	ad 01       	movw	r20, r26
   1337e:	c7 01       	movw	r24, r14
   13380:	b6 01       	movw	r22, r12
   13382:	0f 94 a8 24 	call	0x24950	; 0x24950 <__subsf3>
   13386:	dc 01       	movw	r26, r24
   13388:	cb 01       	movw	r24, r22
   1338a:	bc 01       	movw	r22, r24
   1338c:	cd 01       	movw	r24, r26
   1338e:	0f 94 bb 25 	call	0x24b76	; 0x24b76 <__fixunssfsi>
   13392:	dc 01       	movw	r26, r24
   13394:	cb 01       	movw	r24, r22
   13396:	98 2f       	mov	r25, r24
   13398:	8d 81       	ldd	r24, Y+5	; 0x05
   1339a:	81 50       	subi	r24, 0x01	; 1
   1339c:	ee 24       	eor	r14, r14
   1339e:	e3 94       	inc	r14
   133a0:	01 e0       	ldi	r16, 0x01	; 1
   133a2:	21 2f       	mov	r18, r17
   133a4:	43 e0       	ldi	r20, 0x03	; 3
   133a6:	69 2f       	mov	r22, r25
   133a8:	0e 94 77 8a 	call	0x114ee	; 0x114ee <task_twi2_lcd_rect>
				task_twi2_lcd_line(plot_mag_center_x,			plot_mag_center_y,			plot_mag_center_x + p1x, plot_mag_center_y + p1y, 1);
   133ac:	98 85       	ldd	r25, Y+8	; 0x08
   133ae:	8b a1       	ldd	r24, Y+35	; 0x23
   133b0:	29 2f       	mov	r18, r25
   133b2:	28 0f       	add	r18, r24
   133b4:	9f 81       	ldd	r25, Y+7	; 0x07
   133b6:	8a a1       	ldd	r24, Y+34	; 0x22
   133b8:	89 0f       	add	r24, r25
   133ba:	01 e0       	ldi	r16, 0x01	; 1
   133bc:	48 2f       	mov	r20, r24
   133be:	68 85       	ldd	r22, Y+8	; 0x08
   133c0:	8f 81       	ldd	r24, Y+7	; 0x07
   133c2:	0e 94 b5 89 	call	0x1136a	; 0x1136a <task_twi2_lcd_line>
				task_twi2_lcd_line(plot_mag_center_x + p1x,		plot_mag_center_y + p1y,	plot_mag_center_x + p2x, plot_mag_center_y + p2y, 1);
   133c6:	98 85       	ldd	r25, Y+8	; 0x08
   133c8:	8d a1       	ldd	r24, Y+37	; 0x25
   133ca:	29 2f       	mov	r18, r25
   133cc:	28 0f       	add	r18, r24
   133ce:	9f 81       	ldd	r25, Y+7	; 0x07
   133d0:	8c a1       	ldd	r24, Y+36	; 0x24
   133d2:	49 2f       	mov	r20, r25
   133d4:	48 0f       	add	r20, r24
   133d6:	98 85       	ldd	r25, Y+8	; 0x08
   133d8:	8b a1       	ldd	r24, Y+35	; 0x23
   133da:	39 2f       	mov	r19, r25
   133dc:	38 0f       	add	r19, r24
   133de:	9f 81       	ldd	r25, Y+7	; 0x07
   133e0:	8a a1       	ldd	r24, Y+34	; 0x22
   133e2:	89 0f       	add	r24, r25
   133e4:	01 e0       	ldi	r16, 0x01	; 1
   133e6:	63 2f       	mov	r22, r19
   133e8:	0e 94 b5 89 	call	0x1136a	; 0x1136a <task_twi2_lcd_line>
				task_twi2_lcd_line(plot_mag_center_x + p2x,		plot_mag_center_y + p2y,	plot_mag_center_x + p3x, plot_mag_center_y + p3y, 1);
   133ec:	98 85       	ldd	r25, Y+8	; 0x08
   133ee:	8f a1       	ldd	r24, Y+39	; 0x27
   133f0:	29 2f       	mov	r18, r25
   133f2:	28 0f       	add	r18, r24
   133f4:	9f 81       	ldd	r25, Y+7	; 0x07
   133f6:	8e a1       	ldd	r24, Y+38	; 0x26
   133f8:	49 2f       	mov	r20, r25
   133fa:	48 0f       	add	r20, r24
   133fc:	98 85       	ldd	r25, Y+8	; 0x08
   133fe:	8d a1       	ldd	r24, Y+37	; 0x25
   13400:	39 2f       	mov	r19, r25
   13402:	38 0f       	add	r19, r24
   13404:	9f 81       	ldd	r25, Y+7	; 0x07
   13406:	8c a1       	ldd	r24, Y+36	; 0x24
   13408:	89 0f       	add	r24, r25
   1340a:	01 e0       	ldi	r16, 0x01	; 1
   1340c:	63 2f       	mov	r22, r19
   1340e:	0e 94 b5 89 	call	0x1136a	; 0x1136a <task_twi2_lcd_line>

				/* Store new set */
				s_length = l_length;
   13412:	89 81       	ldd	r24, Y+1	; 0x01
   13414:	9a 81       	ldd	r25, Y+2	; 0x02
   13416:	ab 81       	ldd	r26, Y+3	; 0x03
   13418:	bc 81       	ldd	r27, Y+4	; 0x04
   1341a:	80 93 96 24 	sts	0x2496, r24	; 0x802496 <s_length.8478>
   1341e:	90 93 97 24 	sts	0x2497, r25	; 0x802497 <s_length.8478+0x1>
   13422:	a0 93 98 24 	sts	0x2498, r26	; 0x802498 <s_length.8478+0x2>
   13426:	b0 93 99 24 	sts	0x2499, r27	; 0x802499 <s_length.8478+0x3>
				s_p1x = p1x;
   1342a:	8a a1       	ldd	r24, Y+34	; 0x22
   1342c:	80 93 9b 24 	sts	0x249B, r24	; 0x80249b <s_p1x.8479>
				s_p1y = p1y;
   13430:	8b a1       	ldd	r24, Y+35	; 0x23
   13432:	80 93 9a 24 	sts	0x249A, r24	; 0x80249a <s_p1y.8480>
				s_p2x = p2x;
   13436:	8c a1       	ldd	r24, Y+36	; 0x24
   13438:	80 93 9d 24 	sts	0x249D, r24	; 0x80249d <s_p2x.8481>
				s_p2y = p2y;
   1343c:	8d a1       	ldd	r24, Y+37	; 0x25
   1343e:	80 93 9c 24 	sts	0x249C, r24	; 0x80249c <s_p2y.8482>
				s_p3x = p3x;
   13442:	8e a1       	ldd	r24, Y+38	; 0x26
   13444:	80 93 9f 24 	sts	0x249F, r24	; 0x80249f <s_p3x.8483>
				s_p3y = p3y;
   13448:	8f a1       	ldd	r24, Y+39	; 0x27
   1344a:	80 93 9e 24 	sts	0x249E, r24	; 0x80249e <s_p3y.8484>
			}
		}
	}
}
   1344e:	00 00       	nop
   13450:	a7 96       	adiw	r28, 0x27	; 39
   13452:	cd bf       	out	0x3d, r28	; 61
   13454:	de bf       	out	0x3e, r29	; 62
   13456:	df 91       	pop	r29
   13458:	cf 91       	pop	r28
   1345a:	1f 91       	pop	r17
   1345c:	0f 91       	pop	r16
   1345e:	ff 90       	pop	r15
   13460:	ef 90       	pop	r14
   13462:	df 90       	pop	r13
   13464:	cf 90       	pop	r12
   13466:	08 95       	ret

00013468 <task_twi2_lcd__gyro_gfxaccel>:

void task_twi2_lcd__gyro_gfxaccel(void)
{
   13468:	0f 93       	push	r16
   1346a:	cf 93       	push	r28
   1346c:	df 93       	push	r29
   1346e:	cd b7       	in	r28, 0x3d	; 61
   13470:	de b7       	in	r29, 0x3e	; 62
   13472:	65 97       	sbiw	r28, 0x15	; 21
   13474:	cd bf       	out	0x3d, r28	; 61
   13476:	de bf       	out	0x3e, r29	; 62
	const uint8_t plot_accel_center_x = 210;
   13478:	82 ed       	ldi	r24, 0xD2	; 210
   1347a:	8d 83       	std	Y+5, r24	; 0x05
	const uint8_t plot_accel_center_y =  40;
   1347c:	88 e2       	ldi	r24, 0x28	; 40
   1347e:	8e 83       	std	Y+6, r24	; 0x06
	static int8_t s_p2x = 0;
	static int8_t s_p2y = 0;
	static int8_t s_p3x = 0;
	static int8_t s_p3y = 0;

	if (twi2_waitUntilReady(false)) {
   13480:	80 e0       	ldi	r24, 0x00	; 0
   13482:	0e 94 a3 61 	call	0xc346	; 0xc346 <twi2_waitUntilReady>
   13486:	88 23       	and	r24, r24
   13488:	09 f4       	brne	.+2      	; 0x1348c <task_twi2_lcd__gyro_gfxaccel+0x24>
   1348a:	54 c1       	rjmp	.+680    	; 0x13734 <task_twi2_lcd__gyro_gfxaccel+0x2cc>
		int16_t l_twi1_gyro_1_accel_z_mg;
		int16_t l_backlight_mode_pwm;

		/* Get up-to-date global data */
		{
			irqflags_t flags = cpu_irq_save();
   1348c:	0e 94 b4 5c 	call	0xb968	; 0xb968 <cpu_irq_save>
   13490:	8f 83       	std	Y+7, r24	; 0x07
			l_twi1_gyro_1_accel_x_mg	= g_twi1_gyro_1_accel_x_mg;
   13492:	80 91 76 29 	lds	r24, 0x2976	; 0x802976 <g_twi1_gyro_1_accel_x_mg>
   13496:	90 91 77 29 	lds	r25, 0x2977	; 0x802977 <g_twi1_gyro_1_accel_x_mg+0x1>
   1349a:	88 87       	std	Y+8, r24	; 0x08
   1349c:	99 87       	std	Y+9, r25	; 0x09
			l_twi1_gyro_1_accel_y_mg	= g_twi1_gyro_1_accel_y_mg;
   1349e:	80 91 78 29 	lds	r24, 0x2978	; 0x802978 <g_twi1_gyro_1_accel_y_mg>
   134a2:	90 91 79 29 	lds	r25, 0x2979	; 0x802979 <g_twi1_gyro_1_accel_y_mg+0x1>
   134a6:	8a 87       	std	Y+10, r24	; 0x0a
   134a8:	9b 87       	std	Y+11, r25	; 0x0b
			l_twi1_gyro_1_accel_z_mg	= g_twi1_gyro_1_accel_z_mg;
   134aa:	80 91 7a 29 	lds	r24, 0x297A	; 0x80297a <g_twi1_gyro_1_accel_z_mg>
   134ae:	90 91 7b 29 	lds	r25, 0x297B	; 0x80297b <g_twi1_gyro_1_accel_z_mg+0x1>
   134b2:	8c 87       	std	Y+12, r24	; 0x0c
   134b4:	9d 87       	std	Y+13, r25	; 0x0d
			l_backlight_mode_pwm		= g_backlight_mode_pwm;
   134b6:	80 91 4f 26 	lds	r24, 0x264F	; 0x80264f <g_backlight_mode_pwm>
   134ba:	90 91 50 26 	lds	r25, 0x2650	; 0x802650 <g_backlight_mode_pwm+0x1>
   134be:	8e 87       	std	Y+14, r24	; 0x0e
   134c0:	9f 87       	std	Y+15, r25	; 0x0f
			cpu_irq_restore(flags);
   134c2:	8f 81       	ldd	r24, Y+7	; 0x07
   134c4:	0e 94 c4 5c 	call	0xb988	; 0xb988 <cpu_irq_restore>
		}

		if ((s_twi1_gyro_1_accel_x_mg != l_twi1_gyro_1_accel_x_mg) || (s_twi1_gyro_1_accel_y_mg != l_twi1_gyro_1_accel_y_mg) || (s_twi1_gyro_1_accel_z_mg != l_twi1_gyro_1_accel_z_mg)) {
   134c8:	20 91 a0 24 	lds	r18, 0x24A0	; 0x8024a0 <s_twi1_gyro_1_accel_x_mg.8504>
   134cc:	30 91 a1 24 	lds	r19, 0x24A1	; 0x8024a1 <s_twi1_gyro_1_accel_x_mg.8504+0x1>
   134d0:	88 85       	ldd	r24, Y+8	; 0x08
   134d2:	99 85       	ldd	r25, Y+9	; 0x09
   134d4:	28 17       	cp	r18, r24
   134d6:	39 07       	cpc	r19, r25
   134d8:	99 f4       	brne	.+38     	; 0x13500 <task_twi2_lcd__gyro_gfxaccel+0x98>
   134da:	20 91 a2 24 	lds	r18, 0x24A2	; 0x8024a2 <s_twi1_gyro_1_accel_y_mg.8505>
   134de:	30 91 a3 24 	lds	r19, 0x24A3	; 0x8024a3 <s_twi1_gyro_1_accel_y_mg.8505+0x1>
   134e2:	8a 85       	ldd	r24, Y+10	; 0x0a
   134e4:	9b 85       	ldd	r25, Y+11	; 0x0b
   134e6:	28 17       	cp	r18, r24
   134e8:	39 07       	cpc	r19, r25
   134ea:	51 f4       	brne	.+20     	; 0x13500 <task_twi2_lcd__gyro_gfxaccel+0x98>
   134ec:	20 91 a4 24 	lds	r18, 0x24A4	; 0x8024a4 <s_twi1_gyro_1_accel_z_mg.8506>
   134f0:	30 91 a5 24 	lds	r19, 0x24A5	; 0x8024a5 <s_twi1_gyro_1_accel_z_mg.8506+0x1>
   134f4:	8c 85       	ldd	r24, Y+12	; 0x0c
   134f6:	9d 85       	ldd	r25, Y+13	; 0x0d
   134f8:	28 17       	cp	r18, r24
   134fa:	39 07       	cpc	r19, r25
   134fc:	09 f4       	brne	.+2      	; 0x13500 <task_twi2_lcd__gyro_gfxaccel+0x98>
   134fe:	1a c1       	rjmp	.+564    	; 0x13734 <task_twi2_lcd__gyro_gfxaccel+0x2cc>
			s_twi1_gyro_1_accel_x_mg = l_twi1_gyro_1_accel_x_mg;
   13500:	88 85       	ldd	r24, Y+8	; 0x08
   13502:	99 85       	ldd	r25, Y+9	; 0x09
   13504:	80 93 a0 24 	sts	0x24A0, r24	; 0x8024a0 <s_twi1_gyro_1_accel_x_mg.8504>
   13508:	90 93 a1 24 	sts	0x24A1, r25	; 0x8024a1 <s_twi1_gyro_1_accel_x_mg.8504+0x1>
			s_twi1_gyro_1_accel_y_mg = l_twi1_gyro_1_accel_y_mg;
   1350c:	8a 85       	ldd	r24, Y+10	; 0x0a
   1350e:	9b 85       	ldd	r25, Y+11	; 0x0b
   13510:	80 93 a2 24 	sts	0x24A2, r24	; 0x8024a2 <s_twi1_gyro_1_accel_y_mg.8505>
   13514:	90 93 a3 24 	sts	0x24A3, r25	; 0x8024a3 <s_twi1_gyro_1_accel_y_mg.8505+0x1>
			s_twi1_gyro_1_accel_z_mg = l_twi1_gyro_1_accel_z_mg;
   13518:	8c 85       	ldd	r24, Y+12	; 0x0c
   1351a:	9d 85       	ldd	r25, Y+13	; 0x0d
   1351c:	80 93 a4 24 	sts	0x24A4, r24	; 0x8024a4 <s_twi1_gyro_1_accel_z_mg.8506>
   13520:	90 93 a5 24 	sts	0x24A5, r25	; 0x8024a5 <s_twi1_gyro_1_accel_z_mg.8506+0x1>

			/* Removing old lines first */
			{
				task_twi2_lcd_line(plot_accel_center_x,			plot_accel_center_y,			plot_accel_center_x + s_p1x, plot_accel_center_y + s_p1y, 0);
   13524:	80 91 a6 24 	lds	r24, 0x24A6	; 0x8024a6 <s_p1y.8508>
   13528:	98 2f       	mov	r25, r24
   1352a:	8e 81       	ldd	r24, Y+6	; 0x06
   1352c:	98 0f       	add	r25, r24
   1352e:	80 91 a7 24 	lds	r24, 0x24A7	; 0x8024a7 <s_p1x.8507>
   13532:	28 2f       	mov	r18, r24
   13534:	8d 81       	ldd	r24, Y+5	; 0x05
   13536:	82 0f       	add	r24, r18
   13538:	00 e0       	ldi	r16, 0x00	; 0
   1353a:	29 2f       	mov	r18, r25
   1353c:	48 2f       	mov	r20, r24
   1353e:	6e 81       	ldd	r22, Y+6	; 0x06
   13540:	8d 81       	ldd	r24, Y+5	; 0x05
   13542:	0e 94 b5 89 	call	0x1136a	; 0x1136a <task_twi2_lcd_line>
				task_twi2_lcd_line(plot_accel_center_x + s_p1x,	plot_accel_center_y + s_p1y,	plot_accel_center_x + s_p2x, plot_accel_center_y + s_p2y, 0);
   13546:	80 91 a8 24 	lds	r24, 0x24A8	; 0x8024a8 <s_p2y.8510>
   1354a:	98 2f       	mov	r25, r24
   1354c:	8e 81       	ldd	r24, Y+6	; 0x06
   1354e:	29 2f       	mov	r18, r25
   13550:	28 0f       	add	r18, r24
   13552:	80 91 a9 24 	lds	r24, 0x24A9	; 0x8024a9 <s_p2x.8509>
   13556:	98 2f       	mov	r25, r24
   13558:	8d 81       	ldd	r24, Y+5	; 0x05
   1355a:	39 2f       	mov	r19, r25
   1355c:	38 0f       	add	r19, r24
   1355e:	80 91 a6 24 	lds	r24, 0x24A6	; 0x8024a6 <s_p1y.8508>
   13562:	98 2f       	mov	r25, r24
   13564:	8e 81       	ldd	r24, Y+6	; 0x06
   13566:	98 0f       	add	r25, r24
   13568:	80 91 a7 24 	lds	r24, 0x24A7	; 0x8024a7 <s_p1x.8507>
   1356c:	48 2f       	mov	r20, r24
   1356e:	8d 81       	ldd	r24, Y+5	; 0x05
   13570:	84 0f       	add	r24, r20
   13572:	00 e0       	ldi	r16, 0x00	; 0
   13574:	43 2f       	mov	r20, r19
   13576:	69 2f       	mov	r22, r25
   13578:	0e 94 b5 89 	call	0x1136a	; 0x1136a <task_twi2_lcd_line>
				task_twi2_lcd_line(plot_accel_center_x + s_p2x,	plot_accel_center_y + s_p2y,	plot_accel_center_x + s_p3x, plot_accel_center_y + s_p3y, 0);
   1357c:	80 91 aa 24 	lds	r24, 0x24AA	; 0x8024aa <s_p3y.8512>
   13580:	98 2f       	mov	r25, r24
   13582:	8e 81       	ldd	r24, Y+6	; 0x06
   13584:	29 2f       	mov	r18, r25
   13586:	28 0f       	add	r18, r24
   13588:	80 91 ab 24 	lds	r24, 0x24AB	; 0x8024ab <s_p3x.8511>
   1358c:	98 2f       	mov	r25, r24
   1358e:	8d 81       	ldd	r24, Y+5	; 0x05
   13590:	39 2f       	mov	r19, r25
   13592:	38 0f       	add	r19, r24
   13594:	80 91 a8 24 	lds	r24, 0x24A8	; 0x8024a8 <s_p2y.8510>
   13598:	98 2f       	mov	r25, r24
   1359a:	8e 81       	ldd	r24, Y+6	; 0x06
   1359c:	98 0f       	add	r25, r24
   1359e:	80 91 a9 24 	lds	r24, 0x24A9	; 0x8024a9 <s_p2x.8509>
   135a2:	48 2f       	mov	r20, r24
   135a4:	8d 81       	ldd	r24, Y+5	; 0x05
   135a6:	84 0f       	add	r24, r20
   135a8:	00 e0       	ldi	r16, 0x00	; 0
   135aa:	43 2f       	mov	r20, r19
   135ac:	69 2f       	mov	r22, r25
   135ae:	0e 94 b5 89 	call	0x1136a	; 0x1136a <task_twi2_lcd_line>
			}

			/* Center point */
			task_twi2_lcd_circ(plot_accel_center_x, plot_accel_center_y, 1, true, 1);
   135b2:	01 e0       	ldi	r16, 0x01	; 1
   135b4:	21 e0       	ldi	r18, 0x01	; 1
   135b6:	41 e0       	ldi	r20, 0x01	; 1
   135b8:	6e 81       	ldd	r22, Y+6	; 0x06
   135ba:	8d 81       	ldd	r24, Y+5	; 0x05
   135bc:	0e 94 3e 8b 	call	0x1167c	; 0x1167c <task_twi2_lcd_circ>

			/* Draw new lines */
			{
				uint8_t p1x =      -(l_twi1_gyro_1_accel_y_mg / 80);
   135c0:	8a 85       	ldd	r24, Y+10	; 0x0a
   135c2:	9b 85       	ldd	r25, Y+11	; 0x0b
   135c4:	20 e5       	ldi	r18, 0x50	; 80
   135c6:	30 e0       	ldi	r19, 0x00	; 0
   135c8:	b9 01       	movw	r22, r18
   135ca:	0f 94 f3 2c 	call	0x259e6	; 0x259e6 <__divmodhi4>
   135ce:	cb 01       	movw	r24, r22
   135d0:	81 95       	neg	r24
   135d2:	88 8b       	std	Y+16, r24	; 0x10
				uint8_t p1y =       (l_twi1_gyro_1_accel_y_mg / 80);
   135d4:	8a 85       	ldd	r24, Y+10	; 0x0a
   135d6:	9b 85       	ldd	r25, Y+11	; 0x0b
   135d8:	20 e5       	ldi	r18, 0x50	; 80
   135da:	30 e0       	ldi	r19, 0x00	; 0
   135dc:	b9 01       	movw	r22, r18
   135de:	0f 94 f3 2c 	call	0x259e6	; 0x259e6 <__divmodhi4>
   135e2:	cb 01       	movw	r24, r22
   135e4:	89 8b       	std	Y+17, r24	; 0x11
				uint8_t p2x = p1x - (l_twi1_gyro_1_accel_x_mg / 40);
   135e6:	88 85       	ldd	r24, Y+8	; 0x08
   135e8:	99 85       	ldd	r25, Y+9	; 0x09
   135ea:	28 e2       	ldi	r18, 0x28	; 40
   135ec:	30 e0       	ldi	r19, 0x00	; 0
   135ee:	b9 01       	movw	r22, r18
   135f0:	0f 94 f3 2c 	call	0x259e6	; 0x259e6 <__divmodhi4>
   135f4:	cb 01       	movw	r24, r22
   135f6:	98 2f       	mov	r25, r24
   135f8:	88 89       	ldd	r24, Y+16	; 0x10
   135fa:	89 1b       	sub	r24, r25
   135fc:	8a 8b       	std	Y+18, r24	; 0x12
				uint8_t p2y = p1y;
   135fe:	89 89       	ldd	r24, Y+17	; 0x11
   13600:	8b 8b       	std	Y+19, r24	; 0x13
				uint8_t p3x = p2x;
   13602:	8a 89       	ldd	r24, Y+18	; 0x12
   13604:	8c 8b       	std	Y+20, r24	; 0x14
				uint8_t p3y = p2y + (l_twi1_gyro_1_accel_z_mg / 40);
   13606:	8c 85       	ldd	r24, Y+12	; 0x0c
   13608:	9d 85       	ldd	r25, Y+13	; 0x0d
   1360a:	28 e2       	ldi	r18, 0x28	; 40
   1360c:	30 e0       	ldi	r19, 0x00	; 0
   1360e:	b9 01       	movw	r22, r18
   13610:	0f 94 f3 2c 	call	0x259e6	; 0x259e6 <__divmodhi4>
   13614:	cb 01       	movw	r24, r22
   13616:	98 2f       	mov	r25, r24
   13618:	8b 89       	ldd	r24, Y+19	; 0x13
   1361a:	89 0f       	add	r24, r25
   1361c:	8d 8b       	std	Y+21, r24	; 0x15

				task_twi2_lcd_line(plot_accel_center_x,			plot_accel_center_y,		plot_accel_center_x + p1x, plot_accel_center_y + p1y, 1);
   1361e:	9e 81       	ldd	r25, Y+6	; 0x06
   13620:	89 89       	ldd	r24, Y+17	; 0x11
   13622:	29 2f       	mov	r18, r25
   13624:	28 0f       	add	r18, r24
   13626:	9d 81       	ldd	r25, Y+5	; 0x05
   13628:	88 89       	ldd	r24, Y+16	; 0x10
   1362a:	89 0f       	add	r24, r25
   1362c:	01 e0       	ldi	r16, 0x01	; 1
   1362e:	48 2f       	mov	r20, r24
   13630:	6e 81       	ldd	r22, Y+6	; 0x06
   13632:	8d 81       	ldd	r24, Y+5	; 0x05
   13634:	0e 94 b5 89 	call	0x1136a	; 0x1136a <task_twi2_lcd_line>
				task_twi2_lcd_line(plot_accel_center_x + p1x,	plot_accel_center_y + p1y,	plot_accel_center_x + p2x, plot_accel_center_y + p2y, 1);
   13638:	9e 81       	ldd	r25, Y+6	; 0x06
   1363a:	8b 89       	ldd	r24, Y+19	; 0x13
   1363c:	29 2f       	mov	r18, r25
   1363e:	28 0f       	add	r18, r24
   13640:	9d 81       	ldd	r25, Y+5	; 0x05
   13642:	8a 89       	ldd	r24, Y+18	; 0x12
   13644:	49 2f       	mov	r20, r25
   13646:	48 0f       	add	r20, r24
   13648:	9e 81       	ldd	r25, Y+6	; 0x06
   1364a:	89 89       	ldd	r24, Y+17	; 0x11
   1364c:	39 2f       	mov	r19, r25
   1364e:	38 0f       	add	r19, r24
   13650:	9d 81       	ldd	r25, Y+5	; 0x05
   13652:	88 89       	ldd	r24, Y+16	; 0x10
   13654:	89 0f       	add	r24, r25
   13656:	01 e0       	ldi	r16, 0x01	; 1
   13658:	63 2f       	mov	r22, r19
   1365a:	0e 94 b5 89 	call	0x1136a	; 0x1136a <task_twi2_lcd_line>
				task_twi2_lcd_line(plot_accel_center_x + p2x,	plot_accel_center_y + p2y,	plot_accel_center_x + p3x, plot_accel_center_y + p3y, 1);
   1365e:	9e 81       	ldd	r25, Y+6	; 0x06
   13660:	8d 89       	ldd	r24, Y+21	; 0x15
   13662:	29 2f       	mov	r18, r25
   13664:	28 0f       	add	r18, r24
   13666:	9d 81       	ldd	r25, Y+5	; 0x05
   13668:	8c 89       	ldd	r24, Y+20	; 0x14
   1366a:	49 2f       	mov	r20, r25
   1366c:	48 0f       	add	r20, r24
   1366e:	9e 81       	ldd	r25, Y+6	; 0x06
   13670:	8b 89       	ldd	r24, Y+19	; 0x13
   13672:	39 2f       	mov	r19, r25
   13674:	38 0f       	add	r19, r24
   13676:	9d 81       	ldd	r25, Y+5	; 0x05
   13678:	8a 89       	ldd	r24, Y+18	; 0x12
   1367a:	89 0f       	add	r24, r25
   1367c:	01 e0       	ldi	r16, 0x01	; 1
   1367e:	63 2f       	mov	r22, r19
   13680:	0e 94 b5 89 	call	0x1136a	; 0x1136a <task_twi2_lcd_line>

				/* Store new set */
				s_p1x = p1x;
   13684:	88 89       	ldd	r24, Y+16	; 0x10
   13686:	80 93 a7 24 	sts	0x24A7, r24	; 0x8024a7 <s_p1x.8507>
				s_p1y = p1y;
   1368a:	89 89       	ldd	r24, Y+17	; 0x11
   1368c:	80 93 a6 24 	sts	0x24A6, r24	; 0x8024a6 <s_p1y.8508>
				s_p2x = p2x;
   13690:	8a 89       	ldd	r24, Y+18	; 0x12
   13692:	80 93 a9 24 	sts	0x24A9, r24	; 0x8024a9 <s_p2x.8509>
				s_p2y = p2y;
   13696:	8b 89       	ldd	r24, Y+19	; 0x13
   13698:	80 93 a8 24 	sts	0x24A8, r24	; 0x8024a8 <s_p2y.8510>
				s_p3x = p3x;
   1369c:	8c 89       	ldd	r24, Y+20	; 0x14
   1369e:	80 93 ab 24 	sts	0x24AB, r24	; 0x8024ab <s_p3x.8511>
				s_p3y = p3y;
   136a2:	8d 89       	ldd	r24, Y+21	; 0x15
   136a4:	80 93 aa 24 	sts	0x24AA, r24	; 0x8024aa <s_p3y.8512>
			}

			/* Calculate the luminance (sunshine on the surface) */
			if (l_backlight_mode_pwm == -2) {
   136a8:	8e 85       	ldd	r24, Y+14	; 0x0e
   136aa:	9f 85       	ldd	r25, Y+15	; 0x0f
   136ac:	02 96       	adiw	r24, 0x02	; 2
   136ae:	09 f0       	breq	.+2      	; 0x136b2 <task_twi2_lcd__gyro_gfxaccel+0x24a>
   136b0:	41 c0       	rjmp	.+130    	; 0x13734 <task_twi2_lcd__gyro_gfxaccel+0x2cc>
				int32_t lum = 1000 + l_twi1_gyro_1_accel_z_mg;
   136b2:	8c 85       	ldd	r24, Y+12	; 0x0c
   136b4:	9d 85       	ldd	r25, Y+13	; 0x0d
   136b6:	88 51       	subi	r24, 0x18	; 24
   136b8:	9c 4f       	sbci	r25, 0xFC	; 252
   136ba:	09 2e       	mov	r0, r25
   136bc:	00 0c       	add	r0, r0
   136be:	aa 0b       	sbc	r26, r26
   136c0:	bb 0b       	sbc	r27, r27
   136c2:	89 83       	std	Y+1, r24	; 0x01
   136c4:	9a 83       	std	Y+2, r25	; 0x02
   136c6:	ab 83       	std	Y+3, r26	; 0x03
   136c8:	bc 83       	std	Y+4, r27	; 0x04
				if (lum < 0) {
   136ca:	89 81       	ldd	r24, Y+1	; 0x01
   136cc:	9a 81       	ldd	r25, Y+2	; 0x02
   136ce:	ab 81       	ldd	r26, Y+3	; 0x03
   136d0:	bc 81       	ldd	r27, Y+4	; 0x04
   136d2:	bb 23       	and	r27, r27
   136d4:	2c f4       	brge	.+10     	; 0x136e0 <task_twi2_lcd__gyro_gfxaccel+0x278>
					lum = 0;
   136d6:	19 82       	std	Y+1, r1	; 0x01
   136d8:	1a 82       	std	Y+2, r1	; 0x02
   136da:	1b 82       	std	Y+3, r1	; 0x03
   136dc:	1c 82       	std	Y+4, r1	; 0x04
   136de:	11 c0       	rjmp	.+34     	; 0x13702 <task_twi2_lcd__gyro_gfxaccel+0x29a>
				} else if (lum > 2000) {
   136e0:	89 81       	ldd	r24, Y+1	; 0x01
   136e2:	9a 81       	ldd	r25, Y+2	; 0x02
   136e4:	ab 81       	ldd	r26, Y+3	; 0x03
   136e6:	bc 81       	ldd	r27, Y+4	; 0x04
   136e8:	81 3d       	cpi	r24, 0xD1	; 209
   136ea:	97 40       	sbci	r25, 0x07	; 7
   136ec:	a1 05       	cpc	r26, r1
   136ee:	b1 05       	cpc	r27, r1
   136f0:	44 f0       	brlt	.+16     	; 0x13702 <task_twi2_lcd__gyro_gfxaccel+0x29a>
					lum = 2000;
   136f2:	80 ed       	ldi	r24, 0xD0	; 208
   136f4:	97 e0       	ldi	r25, 0x07	; 7
   136f6:	a0 e0       	ldi	r26, 0x00	; 0
   136f8:	b0 e0       	ldi	r27, 0x00	; 0
   136fa:	89 83       	std	Y+1, r24	; 0x01
   136fc:	9a 83       	std	Y+2, r25	; 0x02
   136fe:	ab 83       	std	Y+3, r26	; 0x03
   13700:	bc 83       	std	Y+4, r27	; 0x04
				}

				twi2_set_ledbl(0, (uint8_t)(lum * 255 / 2000));
   13702:	29 81       	ldd	r18, Y+1	; 0x01
   13704:	3a 81       	ldd	r19, Y+2	; 0x02
   13706:	4b 81       	ldd	r20, Y+3	; 0x03
   13708:	5c 81       	ldd	r21, Y+4	; 0x04
   1370a:	8f ef       	ldi	r24, 0xFF	; 255
   1370c:	90 e0       	ldi	r25, 0x00	; 0
   1370e:	dc 01       	movw	r26, r24
   13710:	0f 94 5b 2d 	call	0x25ab6	; 0x25ab6 <__muluhisi3>
   13714:	dc 01       	movw	r26, r24
   13716:	cb 01       	movw	r24, r22
   13718:	20 ed       	ldi	r18, 0xD0	; 208
   1371a:	37 e0       	ldi	r19, 0x07	; 7
   1371c:	40 e0       	ldi	r20, 0x00	; 0
   1371e:	50 e0       	ldi	r21, 0x00	; 0
   13720:	bc 01       	movw	r22, r24
   13722:	cd 01       	movw	r24, r26
   13724:	0f 94 28 2d 	call	0x25a50	; 0x25a50 <__divmodsi4>
   13728:	da 01       	movw	r26, r20
   1372a:	c9 01       	movw	r24, r18
   1372c:	68 2f       	mov	r22, r24
   1372e:	80 e0       	ldi	r24, 0x00	; 0
   13730:	0e 94 58 64 	call	0xc8b0	; 0xc8b0 <twi2_set_ledbl>
			}
		}
	}
}
   13734:	00 00       	nop
   13736:	65 96       	adiw	r28, 0x15	; 21
   13738:	cd bf       	out	0x3d, r28	; 61
   1373a:	de bf       	out	0x3e, r29	; 62
   1373c:	df 91       	pop	r29
   1373e:	cf 91       	pop	r28
   13740:	0f 91       	pop	r16
   13742:	08 95       	ret

00013744 <task_twi2_lcd__gyro_gfxgyro>:

void task_twi2_lcd__gyro_gfxgyro(void)
{
   13744:	cf 92       	push	r12
   13746:	df 92       	push	r13
   13748:	ef 92       	push	r14
   1374a:	ff 92       	push	r15
   1374c:	0f 93       	push	r16
   1374e:	1f 93       	push	r17
   13750:	cf 93       	push	r28
   13752:	df 93       	push	r29
   13754:	cd b7       	in	r28, 0x3d	; 61
   13756:	de b7       	in	r29, 0x3e	; 62
   13758:	a2 97       	sbiw	r28, 0x22	; 34
   1375a:	cd bf       	out	0x3d, r28	; 61
   1375c:	de bf       	out	0x3e, r29	; 62
	const uint8_t plot_gyro_center_x_X	= 150;
   1375e:	86 e9       	ldi	r24, 0x96	; 150
   13760:	8d 83       	std	Y+5, r24	; 0x05
	const uint8_t plot_gyro_center_x_Y	= 150 + 30;
   13762:	84 eb       	ldi	r24, 0xB4	; 180
   13764:	8e 83       	std	Y+6, r24	; 0x06
	const uint8_t plot_gyro_center_x_Z	= 150 + 60;
   13766:	82 ed       	ldi	r24, 0xD2	; 210
   13768:	8f 83       	std	Y+7, r24	; 0x07
	const uint8_t plot_gyro_center_y	= 100;
   1376a:	84 e6       	ldi	r24, 0x64	; 100
   1376c:	88 87       	std	Y+8, r24	; 0x08
	const uint8_t plot_gyro_radius		= 12;
   1376e:	8c e0       	ldi	r24, 0x0C	; 12
   13770:	89 87       	std	Y+9, r24	; 0x09
	static float s_rads_z = 0.f;
	static int32_t s_twi1_gyro_1_gyro_x_mdps = 0;
	static int32_t s_twi1_gyro_1_gyro_y_mdps = 0;
	static int32_t s_twi1_gyro_1_gyro_z_mdps = 0;

	if (twi2_waitUntilReady(false)) {
   13772:	80 e0       	ldi	r24, 0x00	; 0
   13774:	0e 94 a3 61 	call	0xc346	; 0xc346 <twi2_waitUntilReady>
   13778:	88 23       	and	r24, r24
   1377a:	09 f4       	brne	.+2      	; 0x1377e <task_twi2_lcd__gyro_gfxgyro+0x3a>
   1377c:	7f c3       	rjmp	.+1790   	; 0x13e7c <task_twi2_lcd__gyro_gfxgyro+0x738>
		int32_t l_twi1_gyro_1_gyro_y_mdps;
		int32_t l_twi1_gyro_1_gyro_z_mdps;

		/* Get up-to-date global data */
		{
			irqflags_t flags			= cpu_irq_save();
   1377e:	0e 94 b4 5c 	call	0xb968	; 0xb968 <cpu_irq_save>
   13782:	8a 87       	std	Y+10, r24	; 0x0a
			l_twi1_gyro_1_gyro_x_mdps	= g_twi1_gyro_1_gyro_x_mdps;
   13784:	80 91 88 29 	lds	r24, 0x2988	; 0x802988 <g_twi1_gyro_1_gyro_x_mdps>
   13788:	90 91 89 29 	lds	r25, 0x2989	; 0x802989 <g_twi1_gyro_1_gyro_x_mdps+0x1>
   1378c:	a0 91 8a 29 	lds	r26, 0x298A	; 0x80298a <g_twi1_gyro_1_gyro_x_mdps+0x2>
   13790:	b0 91 8b 29 	lds	r27, 0x298B	; 0x80298b <g_twi1_gyro_1_gyro_x_mdps+0x3>
   13794:	8b 87       	std	Y+11, r24	; 0x0b
   13796:	9c 87       	std	Y+12, r25	; 0x0c
   13798:	ad 87       	std	Y+13, r26	; 0x0d
   1379a:	be 87       	std	Y+14, r27	; 0x0e
			l_twi1_gyro_1_gyro_y_mdps	= g_twi1_gyro_1_gyro_y_mdps;
   1379c:	80 91 8c 29 	lds	r24, 0x298C	; 0x80298c <g_twi1_gyro_1_gyro_y_mdps>
   137a0:	90 91 8d 29 	lds	r25, 0x298D	; 0x80298d <g_twi1_gyro_1_gyro_y_mdps+0x1>
   137a4:	a0 91 8e 29 	lds	r26, 0x298E	; 0x80298e <g_twi1_gyro_1_gyro_y_mdps+0x2>
   137a8:	b0 91 8f 29 	lds	r27, 0x298F	; 0x80298f <g_twi1_gyro_1_gyro_y_mdps+0x3>
   137ac:	8f 87       	std	Y+15, r24	; 0x0f
   137ae:	98 8b       	std	Y+16, r25	; 0x10
   137b0:	a9 8b       	std	Y+17, r26	; 0x11
   137b2:	ba 8b       	std	Y+18, r27	; 0x12
			l_twi1_gyro_1_gyro_z_mdps	= g_twi1_gyro_1_gyro_z_mdps;
   137b4:	80 91 90 29 	lds	r24, 0x2990	; 0x802990 <g_twi1_gyro_1_gyro_z_mdps>
   137b8:	90 91 91 29 	lds	r25, 0x2991	; 0x802991 <g_twi1_gyro_1_gyro_z_mdps+0x1>
   137bc:	a0 91 92 29 	lds	r26, 0x2992	; 0x802992 <g_twi1_gyro_1_gyro_z_mdps+0x2>
   137c0:	b0 91 93 29 	lds	r27, 0x2993	; 0x802993 <g_twi1_gyro_1_gyro_z_mdps+0x3>
   137c4:	8b 8b       	std	Y+19, r24	; 0x13
   137c6:	9c 8b       	std	Y+20, r25	; 0x14
   137c8:	ad 8b       	std	Y+21, r26	; 0x15
   137ca:	be 8b       	std	Y+22, r27	; 0x16
			cpu_irq_restore(flags);
   137cc:	8a 85       	ldd	r24, Y+10	; 0x0a
   137ce:	0e 94 c4 5c 	call	0xb988	; 0xb988 <cpu_irq_restore>
		}

		if ((s_twi1_gyro_1_gyro_x_mdps != l_twi1_gyro_1_gyro_x_mdps) || (s_twi1_gyro_1_gyro_y_mdps != l_twi1_gyro_1_gyro_y_mdps) || (s_twi1_gyro_1_gyro_z_mdps != l_twi1_gyro_1_gyro_z_mdps)) {
   137d2:	20 91 ac 24 	lds	r18, 0x24AC	; 0x8024ac <s_twi1_gyro_1_gyro_x_mdps.8536>
   137d6:	30 91 ad 24 	lds	r19, 0x24AD	; 0x8024ad <s_twi1_gyro_1_gyro_x_mdps.8536+0x1>
   137da:	40 91 ae 24 	lds	r20, 0x24AE	; 0x8024ae <s_twi1_gyro_1_gyro_x_mdps.8536+0x2>
   137de:	50 91 af 24 	lds	r21, 0x24AF	; 0x8024af <s_twi1_gyro_1_gyro_x_mdps.8536+0x3>
   137e2:	8b 85       	ldd	r24, Y+11	; 0x0b
   137e4:	9c 85       	ldd	r25, Y+12	; 0x0c
   137e6:	ad 85       	ldd	r26, Y+13	; 0x0d
   137e8:	be 85       	ldd	r27, Y+14	; 0x0e
   137ea:	28 17       	cp	r18, r24
   137ec:	39 07       	cpc	r19, r25
   137ee:	4a 07       	cpc	r20, r26
   137f0:	5b 07       	cpc	r21, r27
   137f2:	19 f5       	brne	.+70     	; 0x1383a <task_twi2_lcd__gyro_gfxgyro+0xf6>
   137f4:	20 91 b0 24 	lds	r18, 0x24B0	; 0x8024b0 <s_twi1_gyro_1_gyro_y_mdps.8537>
   137f8:	30 91 b1 24 	lds	r19, 0x24B1	; 0x8024b1 <s_twi1_gyro_1_gyro_y_mdps.8537+0x1>
   137fc:	40 91 b2 24 	lds	r20, 0x24B2	; 0x8024b2 <s_twi1_gyro_1_gyro_y_mdps.8537+0x2>
   13800:	50 91 b3 24 	lds	r21, 0x24B3	; 0x8024b3 <s_twi1_gyro_1_gyro_y_mdps.8537+0x3>
   13804:	8f 85       	ldd	r24, Y+15	; 0x0f
   13806:	98 89       	ldd	r25, Y+16	; 0x10
   13808:	a9 89       	ldd	r26, Y+17	; 0x11
   1380a:	ba 89       	ldd	r27, Y+18	; 0x12
   1380c:	28 17       	cp	r18, r24
   1380e:	39 07       	cpc	r19, r25
   13810:	4a 07       	cpc	r20, r26
   13812:	5b 07       	cpc	r21, r27
   13814:	91 f4       	brne	.+36     	; 0x1383a <task_twi2_lcd__gyro_gfxgyro+0xf6>
   13816:	20 91 b4 24 	lds	r18, 0x24B4	; 0x8024b4 <s_twi1_gyro_1_gyro_z_mdps.8538>
   1381a:	30 91 b5 24 	lds	r19, 0x24B5	; 0x8024b5 <s_twi1_gyro_1_gyro_z_mdps.8538+0x1>
   1381e:	40 91 b6 24 	lds	r20, 0x24B6	; 0x8024b6 <s_twi1_gyro_1_gyro_z_mdps.8538+0x2>
   13822:	50 91 b7 24 	lds	r21, 0x24B7	; 0x8024b7 <s_twi1_gyro_1_gyro_z_mdps.8538+0x3>
   13826:	8b 89       	ldd	r24, Y+19	; 0x13
   13828:	9c 89       	ldd	r25, Y+20	; 0x14
   1382a:	ad 89       	ldd	r26, Y+21	; 0x15
   1382c:	be 89       	ldd	r27, Y+22	; 0x16
   1382e:	28 17       	cp	r18, r24
   13830:	39 07       	cpc	r19, r25
   13832:	4a 07       	cpc	r20, r26
   13834:	5b 07       	cpc	r21, r27
   13836:	09 f4       	brne	.+2      	; 0x1383a <task_twi2_lcd__gyro_gfxgyro+0xf6>
   13838:	d0 c2       	rjmp	.+1440   	; 0x13dda <task_twi2_lcd__gyro_gfxgyro+0x696>
			s_twi1_gyro_1_gyro_x_mdps = l_twi1_gyro_1_gyro_x_mdps;
   1383a:	8b 85       	ldd	r24, Y+11	; 0x0b
   1383c:	9c 85       	ldd	r25, Y+12	; 0x0c
   1383e:	ad 85       	ldd	r26, Y+13	; 0x0d
   13840:	be 85       	ldd	r27, Y+14	; 0x0e
   13842:	80 93 ac 24 	sts	0x24AC, r24	; 0x8024ac <s_twi1_gyro_1_gyro_x_mdps.8536>
   13846:	90 93 ad 24 	sts	0x24AD, r25	; 0x8024ad <s_twi1_gyro_1_gyro_x_mdps.8536+0x1>
   1384a:	a0 93 ae 24 	sts	0x24AE, r26	; 0x8024ae <s_twi1_gyro_1_gyro_x_mdps.8536+0x2>
   1384e:	b0 93 af 24 	sts	0x24AF, r27	; 0x8024af <s_twi1_gyro_1_gyro_x_mdps.8536+0x3>
			s_twi1_gyro_1_gyro_y_mdps = l_twi1_gyro_1_gyro_y_mdps;
   13852:	8f 85       	ldd	r24, Y+15	; 0x0f
   13854:	98 89       	ldd	r25, Y+16	; 0x10
   13856:	a9 89       	ldd	r26, Y+17	; 0x11
   13858:	ba 89       	ldd	r27, Y+18	; 0x12
   1385a:	80 93 b0 24 	sts	0x24B0, r24	; 0x8024b0 <s_twi1_gyro_1_gyro_y_mdps.8537>
   1385e:	90 93 b1 24 	sts	0x24B1, r25	; 0x8024b1 <s_twi1_gyro_1_gyro_y_mdps.8537+0x1>
   13862:	a0 93 b2 24 	sts	0x24B2, r26	; 0x8024b2 <s_twi1_gyro_1_gyro_y_mdps.8537+0x2>
   13866:	b0 93 b3 24 	sts	0x24B3, r27	; 0x8024b3 <s_twi1_gyro_1_gyro_y_mdps.8537+0x3>
			s_twi1_gyro_1_gyro_z_mdps = l_twi1_gyro_1_gyro_z_mdps;
   1386a:	8b 89       	ldd	r24, Y+19	; 0x13
   1386c:	9c 89       	ldd	r25, Y+20	; 0x14
   1386e:	ad 89       	ldd	r26, Y+21	; 0x15
   13870:	be 89       	ldd	r27, Y+22	; 0x16
   13872:	80 93 b4 24 	sts	0x24B4, r24	; 0x8024b4 <s_twi1_gyro_1_gyro_z_mdps.8538>
   13876:	90 93 b5 24 	sts	0x24B5, r25	; 0x8024b5 <s_twi1_gyro_1_gyro_z_mdps.8538+0x1>
   1387a:	a0 93 b6 24 	sts	0x24B6, r26	; 0x8024b6 <s_twi1_gyro_1_gyro_z_mdps.8538+0x2>
   1387e:	b0 93 b7 24 	sts	0x24B7, r27	; 0x8024b7 <s_twi1_gyro_1_gyro_z_mdps.8538+0x3>

			float rads_x = ((float)l_twi1_gyro_1_gyro_x_mdps * M_PI) / 180000.f;
   13882:	6b 85       	ldd	r22, Y+11	; 0x0b
   13884:	7c 85       	ldd	r23, Y+12	; 0x0c
   13886:	8d 85       	ldd	r24, Y+13	; 0x0d
   13888:	9e 85       	ldd	r25, Y+14	; 0x0e
   1388a:	0f 94 e9 25 	call	0x24bd2	; 0x24bd2 <__floatsisf>
   1388e:	dc 01       	movw	r26, r24
   13890:	cb 01       	movw	r24, r22
   13892:	2b ed       	ldi	r18, 0xDB	; 219
   13894:	3f e0       	ldi	r19, 0x0F	; 15
   13896:	49 e4       	ldi	r20, 0x49	; 73
   13898:	50 e4       	ldi	r21, 0x40	; 64
   1389a:	bc 01       	movw	r22, r24
   1389c:	cd 01       	movw	r24, r26
   1389e:	0f 94 69 27 	call	0x24ed2	; 0x24ed2 <__mulsf3>
   138a2:	dc 01       	movw	r26, r24
   138a4:	cb 01       	movw	r24, r22
   138a6:	20 e0       	ldi	r18, 0x00	; 0
   138a8:	38 ec       	ldi	r19, 0xC8	; 200
   138aa:	4f e2       	ldi	r20, 0x2F	; 47
   138ac:	58 e4       	ldi	r21, 0x48	; 72
   138ae:	bc 01       	movw	r22, r24
   138b0:	cd 01       	movw	r24, r26
   138b2:	0f 94 14 25 	call	0x24a28	; 0x24a28 <__divsf3>
   138b6:	dc 01       	movw	r26, r24
   138b8:	cb 01       	movw	r24, r22
   138ba:	8f 8b       	std	Y+23, r24	; 0x17
   138bc:	98 8f       	std	Y+24, r25	; 0x18
   138be:	a9 8f       	std	Y+25, r26	; 0x19
   138c0:	ba 8f       	std	Y+26, r27	; 0x1a
			float rads_y = ((float)l_twi1_gyro_1_gyro_y_mdps * M_PI) / 180000.f;
   138c2:	6f 85       	ldd	r22, Y+15	; 0x0f
   138c4:	78 89       	ldd	r23, Y+16	; 0x10
   138c6:	89 89       	ldd	r24, Y+17	; 0x11
   138c8:	9a 89       	ldd	r25, Y+18	; 0x12
   138ca:	0f 94 e9 25 	call	0x24bd2	; 0x24bd2 <__floatsisf>
   138ce:	dc 01       	movw	r26, r24
   138d0:	cb 01       	movw	r24, r22
   138d2:	2b ed       	ldi	r18, 0xDB	; 219
   138d4:	3f e0       	ldi	r19, 0x0F	; 15
   138d6:	49 e4       	ldi	r20, 0x49	; 73
   138d8:	50 e4       	ldi	r21, 0x40	; 64
   138da:	bc 01       	movw	r22, r24
   138dc:	cd 01       	movw	r24, r26
   138de:	0f 94 69 27 	call	0x24ed2	; 0x24ed2 <__mulsf3>
   138e2:	dc 01       	movw	r26, r24
   138e4:	cb 01       	movw	r24, r22
   138e6:	20 e0       	ldi	r18, 0x00	; 0
   138e8:	38 ec       	ldi	r19, 0xC8	; 200
   138ea:	4f e2       	ldi	r20, 0x2F	; 47
   138ec:	58 e4       	ldi	r21, 0x48	; 72
   138ee:	bc 01       	movw	r22, r24
   138f0:	cd 01       	movw	r24, r26
   138f2:	0f 94 14 25 	call	0x24a28	; 0x24a28 <__divsf3>
   138f6:	dc 01       	movw	r26, r24
   138f8:	cb 01       	movw	r24, r22
   138fa:	8b 8f       	std	Y+27, r24	; 0x1b
   138fc:	9c 8f       	std	Y+28, r25	; 0x1c
   138fe:	ad 8f       	std	Y+29, r26	; 0x1d
   13900:	be 8f       	std	Y+30, r27	; 0x1e
			float rads_z = ((float)l_twi1_gyro_1_gyro_z_mdps * M_PI) / 180000.f;
   13902:	6b 89       	ldd	r22, Y+19	; 0x13
   13904:	7c 89       	ldd	r23, Y+20	; 0x14
   13906:	8d 89       	ldd	r24, Y+21	; 0x15
   13908:	9e 89       	ldd	r25, Y+22	; 0x16
   1390a:	0f 94 e9 25 	call	0x24bd2	; 0x24bd2 <__floatsisf>
   1390e:	dc 01       	movw	r26, r24
   13910:	cb 01       	movw	r24, r22
   13912:	2b ed       	ldi	r18, 0xDB	; 219
   13914:	3f e0       	ldi	r19, 0x0F	; 15
   13916:	49 e4       	ldi	r20, 0x49	; 73
   13918:	50 e4       	ldi	r21, 0x40	; 64
   1391a:	bc 01       	movw	r22, r24
   1391c:	cd 01       	movw	r24, r26
   1391e:	0f 94 69 27 	call	0x24ed2	; 0x24ed2 <__mulsf3>
   13922:	dc 01       	movw	r26, r24
   13924:	cb 01       	movw	r24, r22
   13926:	20 e0       	ldi	r18, 0x00	; 0
   13928:	38 ec       	ldi	r19, 0xC8	; 200
   1392a:	4f e2       	ldi	r20, 0x2F	; 47
   1392c:	58 e4       	ldi	r21, 0x48	; 72
   1392e:	bc 01       	movw	r22, r24
   13930:	cd 01       	movw	r24, r26
   13932:	0f 94 14 25 	call	0x24a28	; 0x24a28 <__divsf3>
   13936:	dc 01       	movw	r26, r24
   13938:	cb 01       	movw	r24, r22
   1393a:	8f 8f       	std	Y+31, r24	; 0x1f
   1393c:	98 a3       	std	Y+32, r25	; 0x20
   1393e:	a9 a3       	std	Y+33, r26	; 0x21
   13940:	ba a3       	std	Y+34, r27	; 0x22

			/* Remove old lines */
			task_twi2_lcd_line(plot_gyro_center_x_X, plot_gyro_center_y, plot_gyro_center_x_X - (int8_t)(plot_gyro_radius * sin(s_rads_x)), plot_gyro_center_y - (int8_t)(plot_gyro_radius * cos(s_rads_x)), 0);
   13942:	89 85       	ldd	r24, Y+9	; 0x09
   13944:	88 2f       	mov	r24, r24
   13946:	90 e0       	ldi	r25, 0x00	; 0
   13948:	09 2e       	mov	r0, r25
   1394a:	00 0c       	add	r0, r0
   1394c:	aa 0b       	sbc	r26, r26
   1394e:	bb 0b       	sbc	r27, r27
   13950:	bc 01       	movw	r22, r24
   13952:	cd 01       	movw	r24, r26
   13954:	0f 94 e9 25 	call	0x24bd2	; 0x24bd2 <__floatsisf>
   13958:	6b 01       	movw	r12, r22
   1395a:	7c 01       	movw	r14, r24
   1395c:	80 91 b8 24 	lds	r24, 0x24B8	; 0x8024b8 <s_rads_x.8533>
   13960:	90 91 b9 24 	lds	r25, 0x24B9	; 0x8024b9 <s_rads_x.8533+0x1>
   13964:	a0 91 ba 24 	lds	r26, 0x24BA	; 0x8024ba <s_rads_x.8533+0x2>
   13968:	b0 91 bb 24 	lds	r27, 0x24BB	; 0x8024bb <s_rads_x.8533+0x3>
   1396c:	bc 01       	movw	r22, r24
   1396e:	cd 01       	movw	r24, r26
   13970:	0f 94 11 25 	call	0x24a22	; 0x24a22 <cos>
   13974:	dc 01       	movw	r26, r24
   13976:	cb 01       	movw	r24, r22
   13978:	9c 01       	movw	r18, r24
   1397a:	ad 01       	movw	r20, r26
   1397c:	c7 01       	movw	r24, r14
   1397e:	b6 01       	movw	r22, r12
   13980:	0f 94 69 27 	call	0x24ed2	; 0x24ed2 <__mulsf3>
   13984:	dc 01       	movw	r26, r24
   13986:	cb 01       	movw	r24, r22
   13988:	bc 01       	movw	r22, r24
   1398a:	cd 01       	movw	r24, r26
   1398c:	0f 94 b6 25 	call	0x24b6c	; 0x24b6c <__fixsfsi>
   13990:	dc 01       	movw	r26, r24
   13992:	cb 01       	movw	r24, r22
   13994:	98 2f       	mov	r25, r24
   13996:	88 85       	ldd	r24, Y+8	; 0x08
   13998:	18 2f       	mov	r17, r24
   1399a:	19 1b       	sub	r17, r25
   1399c:	89 85       	ldd	r24, Y+9	; 0x09
   1399e:	88 2f       	mov	r24, r24
   139a0:	90 e0       	ldi	r25, 0x00	; 0
   139a2:	09 2e       	mov	r0, r25
   139a4:	00 0c       	add	r0, r0
   139a6:	aa 0b       	sbc	r26, r26
   139a8:	bb 0b       	sbc	r27, r27
   139aa:	bc 01       	movw	r22, r24
   139ac:	cd 01       	movw	r24, r26
   139ae:	0f 94 e9 25 	call	0x24bd2	; 0x24bd2 <__floatsisf>
   139b2:	6b 01       	movw	r12, r22
   139b4:	7c 01       	movw	r14, r24
   139b6:	80 91 b8 24 	lds	r24, 0x24B8	; 0x8024b8 <s_rads_x.8533>
   139ba:	90 91 b9 24 	lds	r25, 0x24B9	; 0x8024b9 <s_rads_x.8533+0x1>
   139be:	a0 91 ba 24 	lds	r26, 0x24BA	; 0x8024ba <s_rads_x.8533+0x2>
   139c2:	b0 91 bb 24 	lds	r27, 0x24BB	; 0x8024bb <s_rads_x.8533+0x3>
   139c6:	bc 01       	movw	r22, r24
   139c8:	cd 01       	movw	r24, r26
   139ca:	0f 94 18 28 	call	0x25030	; 0x25030 <sin>
   139ce:	dc 01       	movw	r26, r24
   139d0:	cb 01       	movw	r24, r22
   139d2:	9c 01       	movw	r18, r24
   139d4:	ad 01       	movw	r20, r26
   139d6:	c7 01       	movw	r24, r14
   139d8:	b6 01       	movw	r22, r12
   139da:	0f 94 69 27 	call	0x24ed2	; 0x24ed2 <__mulsf3>
   139de:	dc 01       	movw	r26, r24
   139e0:	cb 01       	movw	r24, r22
   139e2:	bc 01       	movw	r22, r24
   139e4:	cd 01       	movw	r24, r26
   139e6:	0f 94 b6 25 	call	0x24b6c	; 0x24b6c <__fixsfsi>
   139ea:	dc 01       	movw	r26, r24
   139ec:	cb 01       	movw	r24, r22
   139ee:	98 2f       	mov	r25, r24
   139f0:	8d 81       	ldd	r24, Y+5	; 0x05
   139f2:	89 1b       	sub	r24, r25
   139f4:	00 e0       	ldi	r16, 0x00	; 0
   139f6:	21 2f       	mov	r18, r17
   139f8:	48 2f       	mov	r20, r24
   139fa:	68 85       	ldd	r22, Y+8	; 0x08
   139fc:	8d 81       	ldd	r24, Y+5	; 0x05
   139fe:	0e 94 b5 89 	call	0x1136a	; 0x1136a <task_twi2_lcd_line>
			task_twi2_lcd_line(plot_gyro_center_x_Y, plot_gyro_center_y, plot_gyro_center_x_Y + (int8_t)(plot_gyro_radius * sin(s_rads_y)), plot_gyro_center_y - (int8_t)(plot_gyro_radius * cos(s_rads_y)), 0);
   13a02:	89 85       	ldd	r24, Y+9	; 0x09
   13a04:	88 2f       	mov	r24, r24
   13a06:	90 e0       	ldi	r25, 0x00	; 0
   13a08:	09 2e       	mov	r0, r25
   13a0a:	00 0c       	add	r0, r0
   13a0c:	aa 0b       	sbc	r26, r26
   13a0e:	bb 0b       	sbc	r27, r27
   13a10:	bc 01       	movw	r22, r24
   13a12:	cd 01       	movw	r24, r26
   13a14:	0f 94 e9 25 	call	0x24bd2	; 0x24bd2 <__floatsisf>
   13a18:	6b 01       	movw	r12, r22
   13a1a:	7c 01       	movw	r14, r24
   13a1c:	80 91 bc 24 	lds	r24, 0x24BC	; 0x8024bc <s_rads_y.8534>
   13a20:	90 91 bd 24 	lds	r25, 0x24BD	; 0x8024bd <s_rads_y.8534+0x1>
   13a24:	a0 91 be 24 	lds	r26, 0x24BE	; 0x8024be <s_rads_y.8534+0x2>
   13a28:	b0 91 bf 24 	lds	r27, 0x24BF	; 0x8024bf <s_rads_y.8534+0x3>
   13a2c:	bc 01       	movw	r22, r24
   13a2e:	cd 01       	movw	r24, r26
   13a30:	0f 94 11 25 	call	0x24a22	; 0x24a22 <cos>
   13a34:	dc 01       	movw	r26, r24
   13a36:	cb 01       	movw	r24, r22
   13a38:	9c 01       	movw	r18, r24
   13a3a:	ad 01       	movw	r20, r26
   13a3c:	c7 01       	movw	r24, r14
   13a3e:	b6 01       	movw	r22, r12
   13a40:	0f 94 69 27 	call	0x24ed2	; 0x24ed2 <__mulsf3>
   13a44:	dc 01       	movw	r26, r24
   13a46:	cb 01       	movw	r24, r22
   13a48:	bc 01       	movw	r22, r24
   13a4a:	cd 01       	movw	r24, r26
   13a4c:	0f 94 b6 25 	call	0x24b6c	; 0x24b6c <__fixsfsi>
   13a50:	dc 01       	movw	r26, r24
   13a52:	cb 01       	movw	r24, r22
   13a54:	98 2f       	mov	r25, r24
   13a56:	88 85       	ldd	r24, Y+8	; 0x08
   13a58:	18 2f       	mov	r17, r24
   13a5a:	19 1b       	sub	r17, r25
   13a5c:	89 85       	ldd	r24, Y+9	; 0x09
   13a5e:	88 2f       	mov	r24, r24
   13a60:	90 e0       	ldi	r25, 0x00	; 0
   13a62:	09 2e       	mov	r0, r25
   13a64:	00 0c       	add	r0, r0
   13a66:	aa 0b       	sbc	r26, r26
   13a68:	bb 0b       	sbc	r27, r27
   13a6a:	bc 01       	movw	r22, r24
   13a6c:	cd 01       	movw	r24, r26
   13a6e:	0f 94 e9 25 	call	0x24bd2	; 0x24bd2 <__floatsisf>
   13a72:	6b 01       	movw	r12, r22
   13a74:	7c 01       	movw	r14, r24
   13a76:	80 91 bc 24 	lds	r24, 0x24BC	; 0x8024bc <s_rads_y.8534>
   13a7a:	90 91 bd 24 	lds	r25, 0x24BD	; 0x8024bd <s_rads_y.8534+0x1>
   13a7e:	a0 91 be 24 	lds	r26, 0x24BE	; 0x8024be <s_rads_y.8534+0x2>
   13a82:	b0 91 bf 24 	lds	r27, 0x24BF	; 0x8024bf <s_rads_y.8534+0x3>
   13a86:	bc 01       	movw	r22, r24
   13a88:	cd 01       	movw	r24, r26
   13a8a:	0f 94 18 28 	call	0x25030	; 0x25030 <sin>
   13a8e:	dc 01       	movw	r26, r24
   13a90:	cb 01       	movw	r24, r22
   13a92:	9c 01       	movw	r18, r24
   13a94:	ad 01       	movw	r20, r26
   13a96:	c7 01       	movw	r24, r14
   13a98:	b6 01       	movw	r22, r12
   13a9a:	0f 94 69 27 	call	0x24ed2	; 0x24ed2 <__mulsf3>
   13a9e:	dc 01       	movw	r26, r24
   13aa0:	cb 01       	movw	r24, r22
   13aa2:	bc 01       	movw	r22, r24
   13aa4:	cd 01       	movw	r24, r26
   13aa6:	0f 94 b6 25 	call	0x24b6c	; 0x24b6c <__fixsfsi>
   13aaa:	dc 01       	movw	r26, r24
   13aac:	cb 01       	movw	r24, r22
   13aae:	98 2f       	mov	r25, r24
   13ab0:	8e 81       	ldd	r24, Y+6	; 0x06
   13ab2:	89 0f       	add	r24, r25
   13ab4:	00 e0       	ldi	r16, 0x00	; 0
   13ab6:	21 2f       	mov	r18, r17
   13ab8:	48 2f       	mov	r20, r24
   13aba:	68 85       	ldd	r22, Y+8	; 0x08
   13abc:	8e 81       	ldd	r24, Y+6	; 0x06
   13abe:	0e 94 b5 89 	call	0x1136a	; 0x1136a <task_twi2_lcd_line>
			task_twi2_lcd_line(plot_gyro_center_x_Z, plot_gyro_center_y, plot_gyro_center_x_Z - (int8_t)(plot_gyro_radius * sin(s_rads_z)), plot_gyro_center_y - (int8_t)(plot_gyro_radius * cos(s_rads_z)), 0);
   13ac2:	89 85       	ldd	r24, Y+9	; 0x09
   13ac4:	88 2f       	mov	r24, r24
   13ac6:	90 e0       	ldi	r25, 0x00	; 0
   13ac8:	09 2e       	mov	r0, r25
   13aca:	00 0c       	add	r0, r0
   13acc:	aa 0b       	sbc	r26, r26
   13ace:	bb 0b       	sbc	r27, r27
   13ad0:	bc 01       	movw	r22, r24
   13ad2:	cd 01       	movw	r24, r26
   13ad4:	0f 94 e9 25 	call	0x24bd2	; 0x24bd2 <__floatsisf>
   13ad8:	6b 01       	movw	r12, r22
   13ada:	7c 01       	movw	r14, r24
   13adc:	80 91 c0 24 	lds	r24, 0x24C0	; 0x8024c0 <s_rads_z.8535>
   13ae0:	90 91 c1 24 	lds	r25, 0x24C1	; 0x8024c1 <s_rads_z.8535+0x1>
   13ae4:	a0 91 c2 24 	lds	r26, 0x24C2	; 0x8024c2 <s_rads_z.8535+0x2>
   13ae8:	b0 91 c3 24 	lds	r27, 0x24C3	; 0x8024c3 <s_rads_z.8535+0x3>
   13aec:	bc 01       	movw	r22, r24
   13aee:	cd 01       	movw	r24, r26
   13af0:	0f 94 11 25 	call	0x24a22	; 0x24a22 <cos>
   13af4:	dc 01       	movw	r26, r24
   13af6:	cb 01       	movw	r24, r22
   13af8:	9c 01       	movw	r18, r24
   13afa:	ad 01       	movw	r20, r26
   13afc:	c7 01       	movw	r24, r14
   13afe:	b6 01       	movw	r22, r12
   13b00:	0f 94 69 27 	call	0x24ed2	; 0x24ed2 <__mulsf3>
   13b04:	dc 01       	movw	r26, r24
   13b06:	cb 01       	movw	r24, r22
   13b08:	bc 01       	movw	r22, r24
   13b0a:	cd 01       	movw	r24, r26
   13b0c:	0f 94 b6 25 	call	0x24b6c	; 0x24b6c <__fixsfsi>
   13b10:	dc 01       	movw	r26, r24
   13b12:	cb 01       	movw	r24, r22
   13b14:	98 2f       	mov	r25, r24
   13b16:	88 85       	ldd	r24, Y+8	; 0x08
   13b18:	18 2f       	mov	r17, r24
   13b1a:	19 1b       	sub	r17, r25
   13b1c:	89 85       	ldd	r24, Y+9	; 0x09
   13b1e:	88 2f       	mov	r24, r24
   13b20:	90 e0       	ldi	r25, 0x00	; 0
   13b22:	09 2e       	mov	r0, r25
   13b24:	00 0c       	add	r0, r0
   13b26:	aa 0b       	sbc	r26, r26
   13b28:	bb 0b       	sbc	r27, r27
   13b2a:	bc 01       	movw	r22, r24
   13b2c:	cd 01       	movw	r24, r26
   13b2e:	0f 94 e9 25 	call	0x24bd2	; 0x24bd2 <__floatsisf>
   13b32:	6b 01       	movw	r12, r22
   13b34:	7c 01       	movw	r14, r24
   13b36:	80 91 c0 24 	lds	r24, 0x24C0	; 0x8024c0 <s_rads_z.8535>
   13b3a:	90 91 c1 24 	lds	r25, 0x24C1	; 0x8024c1 <s_rads_z.8535+0x1>
   13b3e:	a0 91 c2 24 	lds	r26, 0x24C2	; 0x8024c2 <s_rads_z.8535+0x2>
   13b42:	b0 91 c3 24 	lds	r27, 0x24C3	; 0x8024c3 <s_rads_z.8535+0x3>
   13b46:	bc 01       	movw	r22, r24
   13b48:	cd 01       	movw	r24, r26
   13b4a:	0f 94 18 28 	call	0x25030	; 0x25030 <sin>
   13b4e:	dc 01       	movw	r26, r24
   13b50:	cb 01       	movw	r24, r22
   13b52:	9c 01       	movw	r18, r24
   13b54:	ad 01       	movw	r20, r26
   13b56:	c7 01       	movw	r24, r14
   13b58:	b6 01       	movw	r22, r12
   13b5a:	0f 94 69 27 	call	0x24ed2	; 0x24ed2 <__mulsf3>
   13b5e:	dc 01       	movw	r26, r24
   13b60:	cb 01       	movw	r24, r22
   13b62:	bc 01       	movw	r22, r24
   13b64:	cd 01       	movw	r24, r26
   13b66:	0f 94 b6 25 	call	0x24b6c	; 0x24b6c <__fixsfsi>
   13b6a:	dc 01       	movw	r26, r24
   13b6c:	cb 01       	movw	r24, r22
   13b6e:	98 2f       	mov	r25, r24
   13b70:	8f 81       	ldd	r24, Y+7	; 0x07
   13b72:	89 1b       	sub	r24, r25
   13b74:	00 e0       	ldi	r16, 0x00	; 0
   13b76:	21 2f       	mov	r18, r17
   13b78:	48 2f       	mov	r20, r24
   13b7a:	68 85       	ldd	r22, Y+8	; 0x08
   13b7c:	8f 81       	ldd	r24, Y+7	; 0x07
   13b7e:	0e 94 b5 89 	call	0x1136a	; 0x1136a <task_twi2_lcd_line>

			/* Draw new lines */
			task_twi2_lcd_line(plot_gyro_center_x_X, plot_gyro_center_y, plot_gyro_center_x_X - (int8_t)(plot_gyro_radius * sin(  rads_x)), plot_gyro_center_y - (int8_t)(plot_gyro_radius * cos(  rads_x)), 1);
   13b82:	89 85       	ldd	r24, Y+9	; 0x09
   13b84:	88 2f       	mov	r24, r24
   13b86:	90 e0       	ldi	r25, 0x00	; 0
   13b88:	09 2e       	mov	r0, r25
   13b8a:	00 0c       	add	r0, r0
   13b8c:	aa 0b       	sbc	r26, r26
   13b8e:	bb 0b       	sbc	r27, r27
   13b90:	bc 01       	movw	r22, r24
   13b92:	cd 01       	movw	r24, r26
   13b94:	0f 94 e9 25 	call	0x24bd2	; 0x24bd2 <__floatsisf>
   13b98:	6b 01       	movw	r12, r22
   13b9a:	7c 01       	movw	r14, r24
   13b9c:	8f 89       	ldd	r24, Y+23	; 0x17
   13b9e:	98 8d       	ldd	r25, Y+24	; 0x18
   13ba0:	a9 8d       	ldd	r26, Y+25	; 0x19
   13ba2:	ba 8d       	ldd	r27, Y+26	; 0x1a
   13ba4:	bc 01       	movw	r22, r24
   13ba6:	cd 01       	movw	r24, r26
   13ba8:	0f 94 11 25 	call	0x24a22	; 0x24a22 <cos>
   13bac:	dc 01       	movw	r26, r24
   13bae:	cb 01       	movw	r24, r22
   13bb0:	9c 01       	movw	r18, r24
   13bb2:	ad 01       	movw	r20, r26
   13bb4:	c7 01       	movw	r24, r14
   13bb6:	b6 01       	movw	r22, r12
   13bb8:	0f 94 69 27 	call	0x24ed2	; 0x24ed2 <__mulsf3>
   13bbc:	dc 01       	movw	r26, r24
   13bbe:	cb 01       	movw	r24, r22
   13bc0:	bc 01       	movw	r22, r24
   13bc2:	cd 01       	movw	r24, r26
   13bc4:	0f 94 b6 25 	call	0x24b6c	; 0x24b6c <__fixsfsi>
   13bc8:	dc 01       	movw	r26, r24
   13bca:	cb 01       	movw	r24, r22
   13bcc:	98 2f       	mov	r25, r24
   13bce:	88 85       	ldd	r24, Y+8	; 0x08
   13bd0:	18 2f       	mov	r17, r24
   13bd2:	19 1b       	sub	r17, r25
   13bd4:	89 85       	ldd	r24, Y+9	; 0x09
   13bd6:	88 2f       	mov	r24, r24
   13bd8:	90 e0       	ldi	r25, 0x00	; 0
   13bda:	09 2e       	mov	r0, r25
   13bdc:	00 0c       	add	r0, r0
   13bde:	aa 0b       	sbc	r26, r26
   13be0:	bb 0b       	sbc	r27, r27
   13be2:	bc 01       	movw	r22, r24
   13be4:	cd 01       	movw	r24, r26
   13be6:	0f 94 e9 25 	call	0x24bd2	; 0x24bd2 <__floatsisf>
   13bea:	6b 01       	movw	r12, r22
   13bec:	7c 01       	movw	r14, r24
   13bee:	8f 89       	ldd	r24, Y+23	; 0x17
   13bf0:	98 8d       	ldd	r25, Y+24	; 0x18
   13bf2:	a9 8d       	ldd	r26, Y+25	; 0x19
   13bf4:	ba 8d       	ldd	r27, Y+26	; 0x1a
   13bf6:	bc 01       	movw	r22, r24
   13bf8:	cd 01       	movw	r24, r26
   13bfa:	0f 94 18 28 	call	0x25030	; 0x25030 <sin>
   13bfe:	dc 01       	movw	r26, r24
   13c00:	cb 01       	movw	r24, r22
   13c02:	9c 01       	movw	r18, r24
   13c04:	ad 01       	movw	r20, r26
   13c06:	c7 01       	movw	r24, r14
   13c08:	b6 01       	movw	r22, r12
   13c0a:	0f 94 69 27 	call	0x24ed2	; 0x24ed2 <__mulsf3>
   13c0e:	dc 01       	movw	r26, r24
   13c10:	cb 01       	movw	r24, r22
   13c12:	bc 01       	movw	r22, r24
   13c14:	cd 01       	movw	r24, r26
   13c16:	0f 94 b6 25 	call	0x24b6c	; 0x24b6c <__fixsfsi>
   13c1a:	dc 01       	movw	r26, r24
   13c1c:	cb 01       	movw	r24, r22
   13c1e:	98 2f       	mov	r25, r24
   13c20:	8d 81       	ldd	r24, Y+5	; 0x05
   13c22:	89 1b       	sub	r24, r25
   13c24:	01 e0       	ldi	r16, 0x01	; 1
   13c26:	21 2f       	mov	r18, r17
   13c28:	48 2f       	mov	r20, r24
   13c2a:	68 85       	ldd	r22, Y+8	; 0x08
   13c2c:	8d 81       	ldd	r24, Y+5	; 0x05
   13c2e:	0e 94 b5 89 	call	0x1136a	; 0x1136a <task_twi2_lcd_line>
			task_twi2_lcd_line(plot_gyro_center_x_Y, plot_gyro_center_y, plot_gyro_center_x_Y + (int8_t)(plot_gyro_radius * sin(  rads_y)), plot_gyro_center_y - (int8_t)(plot_gyro_radius * cos(  rads_y)), 1);
   13c32:	89 85       	ldd	r24, Y+9	; 0x09
   13c34:	88 2f       	mov	r24, r24
   13c36:	90 e0       	ldi	r25, 0x00	; 0
   13c38:	09 2e       	mov	r0, r25
   13c3a:	00 0c       	add	r0, r0
   13c3c:	aa 0b       	sbc	r26, r26
   13c3e:	bb 0b       	sbc	r27, r27
   13c40:	bc 01       	movw	r22, r24
   13c42:	cd 01       	movw	r24, r26
   13c44:	0f 94 e9 25 	call	0x24bd2	; 0x24bd2 <__floatsisf>
   13c48:	6b 01       	movw	r12, r22
   13c4a:	7c 01       	movw	r14, r24
   13c4c:	8b 8d       	ldd	r24, Y+27	; 0x1b
   13c4e:	9c 8d       	ldd	r25, Y+28	; 0x1c
   13c50:	ad 8d       	ldd	r26, Y+29	; 0x1d
   13c52:	be 8d       	ldd	r27, Y+30	; 0x1e
   13c54:	bc 01       	movw	r22, r24
   13c56:	cd 01       	movw	r24, r26
   13c58:	0f 94 11 25 	call	0x24a22	; 0x24a22 <cos>
   13c5c:	dc 01       	movw	r26, r24
   13c5e:	cb 01       	movw	r24, r22
   13c60:	9c 01       	movw	r18, r24
   13c62:	ad 01       	movw	r20, r26
   13c64:	c7 01       	movw	r24, r14
   13c66:	b6 01       	movw	r22, r12
   13c68:	0f 94 69 27 	call	0x24ed2	; 0x24ed2 <__mulsf3>
   13c6c:	dc 01       	movw	r26, r24
   13c6e:	cb 01       	movw	r24, r22
   13c70:	bc 01       	movw	r22, r24
   13c72:	cd 01       	movw	r24, r26
   13c74:	0f 94 b6 25 	call	0x24b6c	; 0x24b6c <__fixsfsi>
   13c78:	dc 01       	movw	r26, r24
   13c7a:	cb 01       	movw	r24, r22
   13c7c:	98 2f       	mov	r25, r24
   13c7e:	88 85       	ldd	r24, Y+8	; 0x08
   13c80:	18 2f       	mov	r17, r24
   13c82:	19 1b       	sub	r17, r25
   13c84:	89 85       	ldd	r24, Y+9	; 0x09
   13c86:	88 2f       	mov	r24, r24
   13c88:	90 e0       	ldi	r25, 0x00	; 0
   13c8a:	09 2e       	mov	r0, r25
   13c8c:	00 0c       	add	r0, r0
   13c8e:	aa 0b       	sbc	r26, r26
   13c90:	bb 0b       	sbc	r27, r27
   13c92:	bc 01       	movw	r22, r24
   13c94:	cd 01       	movw	r24, r26
   13c96:	0f 94 e9 25 	call	0x24bd2	; 0x24bd2 <__floatsisf>
   13c9a:	6b 01       	movw	r12, r22
   13c9c:	7c 01       	movw	r14, r24
   13c9e:	8b 8d       	ldd	r24, Y+27	; 0x1b
   13ca0:	9c 8d       	ldd	r25, Y+28	; 0x1c
   13ca2:	ad 8d       	ldd	r26, Y+29	; 0x1d
   13ca4:	be 8d       	ldd	r27, Y+30	; 0x1e
   13ca6:	bc 01       	movw	r22, r24
   13ca8:	cd 01       	movw	r24, r26
   13caa:	0f 94 18 28 	call	0x25030	; 0x25030 <sin>
   13cae:	dc 01       	movw	r26, r24
   13cb0:	cb 01       	movw	r24, r22
   13cb2:	9c 01       	movw	r18, r24
   13cb4:	ad 01       	movw	r20, r26
   13cb6:	c7 01       	movw	r24, r14
   13cb8:	b6 01       	movw	r22, r12
   13cba:	0f 94 69 27 	call	0x24ed2	; 0x24ed2 <__mulsf3>
   13cbe:	dc 01       	movw	r26, r24
   13cc0:	cb 01       	movw	r24, r22
   13cc2:	bc 01       	movw	r22, r24
   13cc4:	cd 01       	movw	r24, r26
   13cc6:	0f 94 b6 25 	call	0x24b6c	; 0x24b6c <__fixsfsi>
   13cca:	dc 01       	movw	r26, r24
   13ccc:	cb 01       	movw	r24, r22
   13cce:	98 2f       	mov	r25, r24
   13cd0:	8e 81       	ldd	r24, Y+6	; 0x06
   13cd2:	89 0f       	add	r24, r25
   13cd4:	01 e0       	ldi	r16, 0x01	; 1
   13cd6:	21 2f       	mov	r18, r17
   13cd8:	48 2f       	mov	r20, r24
   13cda:	68 85       	ldd	r22, Y+8	; 0x08
   13cdc:	8e 81       	ldd	r24, Y+6	; 0x06
   13cde:	0e 94 b5 89 	call	0x1136a	; 0x1136a <task_twi2_lcd_line>
			task_twi2_lcd_line(plot_gyro_center_x_Z, plot_gyro_center_y, plot_gyro_center_x_Z - (int8_t)(plot_gyro_radius * sin(  rads_z)), plot_gyro_center_y - (int8_t)(plot_gyro_radius * cos(  rads_z)), 1);
   13ce2:	89 85       	ldd	r24, Y+9	; 0x09
   13ce4:	88 2f       	mov	r24, r24
   13ce6:	90 e0       	ldi	r25, 0x00	; 0
   13ce8:	09 2e       	mov	r0, r25
   13cea:	00 0c       	add	r0, r0
   13cec:	aa 0b       	sbc	r26, r26
   13cee:	bb 0b       	sbc	r27, r27
   13cf0:	bc 01       	movw	r22, r24
   13cf2:	cd 01       	movw	r24, r26
   13cf4:	0f 94 e9 25 	call	0x24bd2	; 0x24bd2 <__floatsisf>
   13cf8:	6b 01       	movw	r12, r22
   13cfa:	7c 01       	movw	r14, r24
   13cfc:	8f 8d       	ldd	r24, Y+31	; 0x1f
   13cfe:	98 a1       	ldd	r25, Y+32	; 0x20
   13d00:	a9 a1       	ldd	r26, Y+33	; 0x21
   13d02:	ba a1       	ldd	r27, Y+34	; 0x22
   13d04:	bc 01       	movw	r22, r24
   13d06:	cd 01       	movw	r24, r26
   13d08:	0f 94 11 25 	call	0x24a22	; 0x24a22 <cos>
   13d0c:	dc 01       	movw	r26, r24
   13d0e:	cb 01       	movw	r24, r22
   13d10:	9c 01       	movw	r18, r24
   13d12:	ad 01       	movw	r20, r26
   13d14:	c7 01       	movw	r24, r14
   13d16:	b6 01       	movw	r22, r12
   13d18:	0f 94 69 27 	call	0x24ed2	; 0x24ed2 <__mulsf3>
   13d1c:	dc 01       	movw	r26, r24
   13d1e:	cb 01       	movw	r24, r22
   13d20:	bc 01       	movw	r22, r24
   13d22:	cd 01       	movw	r24, r26
   13d24:	0f 94 b6 25 	call	0x24b6c	; 0x24b6c <__fixsfsi>
   13d28:	dc 01       	movw	r26, r24
   13d2a:	cb 01       	movw	r24, r22
   13d2c:	98 2f       	mov	r25, r24
   13d2e:	88 85       	ldd	r24, Y+8	; 0x08
   13d30:	18 2f       	mov	r17, r24
   13d32:	19 1b       	sub	r17, r25
   13d34:	89 85       	ldd	r24, Y+9	; 0x09
   13d36:	88 2f       	mov	r24, r24
   13d38:	90 e0       	ldi	r25, 0x00	; 0
   13d3a:	09 2e       	mov	r0, r25
   13d3c:	00 0c       	add	r0, r0
   13d3e:	aa 0b       	sbc	r26, r26
   13d40:	bb 0b       	sbc	r27, r27
   13d42:	bc 01       	movw	r22, r24
   13d44:	cd 01       	movw	r24, r26
   13d46:	0f 94 e9 25 	call	0x24bd2	; 0x24bd2 <__floatsisf>
   13d4a:	6b 01       	movw	r12, r22
   13d4c:	7c 01       	movw	r14, r24
   13d4e:	8f 8d       	ldd	r24, Y+31	; 0x1f
   13d50:	98 a1       	ldd	r25, Y+32	; 0x20
   13d52:	a9 a1       	ldd	r26, Y+33	; 0x21
   13d54:	ba a1       	ldd	r27, Y+34	; 0x22
   13d56:	bc 01       	movw	r22, r24
   13d58:	cd 01       	movw	r24, r26
   13d5a:	0f 94 18 28 	call	0x25030	; 0x25030 <sin>
   13d5e:	dc 01       	movw	r26, r24
   13d60:	cb 01       	movw	r24, r22
   13d62:	9c 01       	movw	r18, r24
   13d64:	ad 01       	movw	r20, r26
   13d66:	c7 01       	movw	r24, r14
   13d68:	b6 01       	movw	r22, r12
   13d6a:	0f 94 69 27 	call	0x24ed2	; 0x24ed2 <__mulsf3>
   13d6e:	dc 01       	movw	r26, r24
   13d70:	cb 01       	movw	r24, r22
   13d72:	bc 01       	movw	r22, r24
   13d74:	cd 01       	movw	r24, r26
   13d76:	0f 94 b6 25 	call	0x24b6c	; 0x24b6c <__fixsfsi>
   13d7a:	dc 01       	movw	r26, r24
   13d7c:	cb 01       	movw	r24, r22
   13d7e:	98 2f       	mov	r25, r24
   13d80:	8f 81       	ldd	r24, Y+7	; 0x07
   13d82:	89 1b       	sub	r24, r25
   13d84:	01 e0       	ldi	r16, 0x01	; 1
   13d86:	21 2f       	mov	r18, r17
   13d88:	48 2f       	mov	r20, r24
   13d8a:	68 85       	ldd	r22, Y+8	; 0x08
   13d8c:	8f 81       	ldd	r24, Y+7	; 0x07
   13d8e:	0e 94 b5 89 	call	0x1136a	; 0x1136a <task_twi2_lcd_line>

			/* Store new set */
			s_rads_x = rads_x;
   13d92:	8f 89       	ldd	r24, Y+23	; 0x17
   13d94:	98 8d       	ldd	r25, Y+24	; 0x18
   13d96:	a9 8d       	ldd	r26, Y+25	; 0x19
   13d98:	ba 8d       	ldd	r27, Y+26	; 0x1a
   13d9a:	80 93 b8 24 	sts	0x24B8, r24	; 0x8024b8 <s_rads_x.8533>
   13d9e:	90 93 b9 24 	sts	0x24B9, r25	; 0x8024b9 <s_rads_x.8533+0x1>
   13da2:	a0 93 ba 24 	sts	0x24BA, r26	; 0x8024ba <s_rads_x.8533+0x2>
   13da6:	b0 93 bb 24 	sts	0x24BB, r27	; 0x8024bb <s_rads_x.8533+0x3>
			s_rads_y = rads_y;
   13daa:	8b 8d       	ldd	r24, Y+27	; 0x1b
   13dac:	9c 8d       	ldd	r25, Y+28	; 0x1c
   13dae:	ad 8d       	ldd	r26, Y+29	; 0x1d
   13db0:	be 8d       	ldd	r27, Y+30	; 0x1e
   13db2:	80 93 bc 24 	sts	0x24BC, r24	; 0x8024bc <s_rads_y.8534>
   13db6:	90 93 bd 24 	sts	0x24BD, r25	; 0x8024bd <s_rads_y.8534+0x1>
   13dba:	a0 93 be 24 	sts	0x24BE, r26	; 0x8024be <s_rads_y.8534+0x2>
   13dbe:	b0 93 bf 24 	sts	0x24BF, r27	; 0x8024bf <s_rads_y.8534+0x3>
			s_rads_z = rads_z;
   13dc2:	8f 8d       	ldd	r24, Y+31	; 0x1f
   13dc4:	98 a1       	ldd	r25, Y+32	; 0x20
   13dc6:	a9 a1       	ldd	r26, Y+33	; 0x21
   13dc8:	ba a1       	ldd	r27, Y+34	; 0x22
   13dca:	80 93 c0 24 	sts	0x24C0, r24	; 0x8024c0 <s_rads_z.8535>
   13dce:	90 93 c1 24 	sts	0x24C1, r25	; 0x8024c1 <s_rads_z.8535+0x1>
   13dd2:	a0 93 c2 24 	sts	0x24C2, r26	; 0x8024c2 <s_rads_z.8535+0x2>
   13dd6:	b0 93 c3 24 	sts	0x24C3, r27	; 0x8024c3 <s_rads_z.8535+0x3>
		}

		/* Calculate speed of rotation */
		if (g_pitch_tone_mode == 1) {
   13dda:	80 91 51 26 	lds	r24, 0x2651	; 0x802651 <g_pitch_tone_mode>
   13dde:	81 30       	cpi	r24, 0x01	; 1
   13de0:	09 f0       	breq	.+2      	; 0x13de4 <task_twi2_lcd__gyro_gfxgyro+0x6a0>
   13de2:	4c c0       	rjmp	.+152    	; 0x13e7c <task_twi2_lcd__gyro_gfxgyro+0x738>
			int32_t speed = l_twi1_gyro_1_gyro_x_mdps + l_twi1_gyro_1_gyro_y_mdps + l_twi1_gyro_1_gyro_z_mdps;
   13de4:	2b 85       	ldd	r18, Y+11	; 0x0b
   13de6:	3c 85       	ldd	r19, Y+12	; 0x0c
   13de8:	4d 85       	ldd	r20, Y+13	; 0x0d
   13dea:	5e 85       	ldd	r21, Y+14	; 0x0e
   13dec:	8f 85       	ldd	r24, Y+15	; 0x0f
   13dee:	98 89       	ldd	r25, Y+16	; 0x10
   13df0:	a9 89       	ldd	r26, Y+17	; 0x11
   13df2:	ba 89       	ldd	r27, Y+18	; 0x12
   13df4:	28 0f       	add	r18, r24
   13df6:	39 1f       	adc	r19, r25
   13df8:	4a 1f       	adc	r20, r26
   13dfa:	5b 1f       	adc	r21, r27
   13dfc:	8b 89       	ldd	r24, Y+19	; 0x13
   13dfe:	9c 89       	ldd	r25, Y+20	; 0x14
   13e00:	ad 89       	ldd	r26, Y+21	; 0x15
   13e02:	be 89       	ldd	r27, Y+22	; 0x16
   13e04:	82 0f       	add	r24, r18
   13e06:	93 1f       	adc	r25, r19
   13e08:	a4 1f       	adc	r26, r20
   13e0a:	b5 1f       	adc	r27, r21
   13e0c:	89 83       	std	Y+1, r24	; 0x01
   13e0e:	9a 83       	std	Y+2, r25	; 0x02
   13e10:	ab 83       	std	Y+3, r26	; 0x03
   13e12:	bc 83       	std	Y+4, r27	; 0x04
			if (speed < 0) {
   13e14:	89 81       	ldd	r24, Y+1	; 0x01
   13e16:	9a 81       	ldd	r25, Y+2	; 0x02
   13e18:	ab 81       	ldd	r26, Y+3	; 0x03
   13e1a:	bc 81       	ldd	r27, Y+4	; 0x04
   13e1c:	bb 23       	and	r27, r27
   13e1e:	7c f4       	brge	.+30     	; 0x13e3e <task_twi2_lcd__gyro_gfxgyro+0x6fa>
				speed = -speed;
   13e20:	89 81       	ldd	r24, Y+1	; 0x01
   13e22:	9a 81       	ldd	r25, Y+2	; 0x02
   13e24:	ab 81       	ldd	r26, Y+3	; 0x03
   13e26:	bc 81       	ldd	r27, Y+4	; 0x04
   13e28:	b0 95       	com	r27
   13e2a:	a0 95       	com	r26
   13e2c:	90 95       	com	r25
   13e2e:	81 95       	neg	r24
   13e30:	9f 4f       	sbci	r25, 0xFF	; 255
   13e32:	af 4f       	sbci	r26, 0xFF	; 255
   13e34:	bf 4f       	sbci	r27, 0xFF	; 255
   13e36:	89 83       	std	Y+1, r24	; 0x01
   13e38:	9a 83       	std	Y+2, r25	; 0x02
   13e3a:	ab 83       	std	Y+3, r26	; 0x03
   13e3c:	bc 83       	std	Y+4, r27	; 0x04
			}
			if (speed > 400) {
   13e3e:	89 81       	ldd	r24, Y+1	; 0x01
   13e40:	9a 81       	ldd	r25, Y+2	; 0x02
   13e42:	ab 81       	ldd	r26, Y+3	; 0x03
   13e44:	bc 81       	ldd	r27, Y+4	; 0x04
   13e46:	81 39       	cpi	r24, 0x91	; 145
   13e48:	91 40       	sbci	r25, 0x01	; 1
   13e4a:	a1 05       	cpc	r26, r1
   13e4c:	b1 05       	cpc	r27, r1
   13e4e:	b4 f0       	brlt	.+44     	; 0x13e7c <task_twi2_lcd__gyro_gfxgyro+0x738>
				twi2_set_beep(18 + (uint8_t)(speed / 700), 10);
   13e50:	89 81       	ldd	r24, Y+1	; 0x01
   13e52:	9a 81       	ldd	r25, Y+2	; 0x02
   13e54:	ab 81       	ldd	r26, Y+3	; 0x03
   13e56:	bc 81       	ldd	r27, Y+4	; 0x04
   13e58:	2c eb       	ldi	r18, 0xBC	; 188
   13e5a:	32 e0       	ldi	r19, 0x02	; 2
   13e5c:	40 e0       	ldi	r20, 0x00	; 0
   13e5e:	50 e0       	ldi	r21, 0x00	; 0
   13e60:	bc 01       	movw	r22, r24
   13e62:	cd 01       	movw	r24, r26
   13e64:	0f 94 28 2d 	call	0x25a50	; 0x25a50 <__divmodsi4>
   13e68:	da 01       	movw	r26, r20
   13e6a:	c9 01       	movw	r24, r18
   13e6c:	8e 5e       	subi	r24, 0xEE	; 238
   13e6e:	6a e0       	ldi	r22, 0x0A	; 10
   13e70:	0e 94 b8 65 	call	0xcb70	; 0xcb70 <twi2_set_beep>
				yield_ms(125);
   13e74:	8d e7       	ldi	r24, 0x7D	; 125
   13e76:	90 e0       	ldi	r25, 0x00	; 0
   13e78:	0e 94 c6 f0 	call	0x1e18c	; 0x1e18c <yield_ms>
			}
		}
	}
}
   13e7c:	00 00       	nop
   13e7e:	a2 96       	adiw	r28, 0x22	; 34
   13e80:	cd bf       	out	0x3d, r28	; 61
   13e82:	de bf       	out	0x3e, r29	; 62
   13e84:	df 91       	pop	r29
   13e86:	cf 91       	pop	r28
   13e88:	1f 91       	pop	r17
   13e8a:	0f 91       	pop	r16
   13e8c:	ff 90       	pop	r15
   13e8e:	ef 90       	pop	r14
   13e90:	df 90       	pop	r13
   13e92:	cf 90       	pop	r12
   13e94:	08 95       	ret

00013e96 <task_twi2_lcd__gyro_beepvario>:

void task_twi2_lcd__gyro_beepvario(void)
{
   13e96:	ef 92       	push	r14
   13e98:	ff 92       	push	r15
   13e9a:	0f 93       	push	r16
   13e9c:	1f 93       	push	r17
   13e9e:	cf 93       	push	r28
   13ea0:	df 93       	push	r29
   13ea2:	cd b7       	in	r28, 0x3d	; 61
   13ea4:	de b7       	in	r29, 0x3e	; 62
   13ea6:	2d 97       	sbiw	r28, 0x0d	; 13
   13ea8:	cd bf       	out	0x3d, r28	; 61
   13eaa:	de bf       	out	0x3e, r29	; 62
	static uint32_t s_twi1_baro_p_100 = 100000UL;

	if (twi2_waitUntilReady(false)) {
   13eac:	80 e0       	ldi	r24, 0x00	; 0
   13eae:	0e 94 a3 61 	call	0xc346	; 0xc346 <twi2_waitUntilReady>
   13eb2:	88 23       	and	r24, r24
   13eb4:	09 f4       	brne	.+2      	; 0x13eb8 <task_twi2_lcd__gyro_beepvario+0x22>
   13eb6:	80 c0       	rjmp	.+256    	; 0x13fb8 <task_twi2_lcd__gyro_beepvario+0x122>
		/* Calculate variometer */
		int32_t l_twi1_baro_p_100;

		/* Get up-to-date global data */
		{
			irqflags_t flags			= cpu_irq_save();
   13eb8:	0e 94 b4 5c 	call	0xb968	; 0xb968 <cpu_irq_save>
   13ebc:	8d 83       	std	Y+5, r24	; 0x05
			l_twi1_baro_p_100			= g_twi1_baro_p_100;
   13ebe:	80 91 d7 29 	lds	r24, 0x29D7	; 0x8029d7 <g_twi1_baro_p_100>
   13ec2:	90 91 d8 29 	lds	r25, 0x29D8	; 0x8029d8 <g_twi1_baro_p_100+0x1>
   13ec6:	a0 91 d9 29 	lds	r26, 0x29D9	; 0x8029d9 <g_twi1_baro_p_100+0x2>
   13eca:	b0 91 da 29 	lds	r27, 0x29DA	; 0x8029da <g_twi1_baro_p_100+0x3>
   13ece:	8e 83       	std	Y+6, r24	; 0x06
   13ed0:	9f 83       	std	Y+7, r25	; 0x07
   13ed2:	a8 87       	std	Y+8, r26	; 0x08
   13ed4:	b9 87       	std	Y+9, r27	; 0x09
			cpu_irq_restore(flags);
   13ed6:	8d 81       	ldd	r24, Y+5	; 0x05
   13ed8:	0e 94 c4 5c 	call	0xb988	; 0xb988 <cpu_irq_restore>
		}

		/* Calculate variometer tone */
		if (g_pitch_tone_mode == 2) {
   13edc:	80 91 51 26 	lds	r24, 0x2651	; 0x802651 <g_pitch_tone_mode>
   13ee0:	82 30       	cpi	r24, 0x02	; 2
   13ee2:	09 f0       	breq	.+2      	; 0x13ee6 <task_twi2_lcd__gyro_beepvario+0x50>
   13ee4:	5d c0       	rjmp	.+186    	; 0x13fa0 <task_twi2_lcd__gyro_beepvario+0x10a>
			int32_t vario = g_twi1_baro_p_100 - s_twi1_baro_p_100;
   13ee6:	80 91 d7 29 	lds	r24, 0x29D7	; 0x8029d7 <g_twi1_baro_p_100>
   13eea:	90 91 d8 29 	lds	r25, 0x29D8	; 0x8029d8 <g_twi1_baro_p_100+0x1>
   13eee:	a0 91 d9 29 	lds	r26, 0x29D9	; 0x8029d9 <g_twi1_baro_p_100+0x2>
   13ef2:	b0 91 da 29 	lds	r27, 0x29DA	; 0x8029da <g_twi1_baro_p_100+0x3>
   13ef6:	9c 01       	movw	r18, r24
   13ef8:	ad 01       	movw	r20, r26
   13efa:	80 91 0b 20 	lds	r24, 0x200B	; 0x80200b <s_twi1_baro_p_100.8550>
   13efe:	90 91 0c 20 	lds	r25, 0x200C	; 0x80200c <s_twi1_baro_p_100.8550+0x1>
   13f02:	a0 91 0d 20 	lds	r26, 0x200D	; 0x80200d <s_twi1_baro_p_100.8550+0x2>
   13f06:	b0 91 0e 20 	lds	r27, 0x200E	; 0x80200e <s_twi1_baro_p_100.8550+0x3>
   13f0a:	79 01       	movw	r14, r18
   13f0c:	8a 01       	movw	r16, r20
   13f0e:	e8 1a       	sub	r14, r24
   13f10:	f9 0a       	sbc	r15, r25
   13f12:	0a 0b       	sbc	r16, r26
   13f14:	1b 0b       	sbc	r17, r27
   13f16:	d8 01       	movw	r26, r16
   13f18:	c7 01       	movw	r24, r14
   13f1a:	8a 87       	std	Y+10, r24	; 0x0a
   13f1c:	9b 87       	std	Y+11, r25	; 0x0b
   13f1e:	ac 87       	std	Y+12, r26	; 0x0c
   13f20:	bd 87       	std	Y+13, r27	; 0x0d
			uint32_t pitch = 100 - vario;
   13f22:	24 e6       	ldi	r18, 0x64	; 100
   13f24:	30 e0       	ldi	r19, 0x00	; 0
   13f26:	40 e0       	ldi	r20, 0x00	; 0
   13f28:	50 e0       	ldi	r21, 0x00	; 0
   13f2a:	8a 85       	ldd	r24, Y+10	; 0x0a
   13f2c:	9b 85       	ldd	r25, Y+11	; 0x0b
   13f2e:	ac 85       	ldd	r26, Y+12	; 0x0c
   13f30:	bd 85       	ldd	r27, Y+13	; 0x0d
   13f32:	79 01       	movw	r14, r18
   13f34:	8a 01       	movw	r16, r20
   13f36:	e8 1a       	sub	r14, r24
   13f38:	f9 0a       	sbc	r15, r25
   13f3a:	0a 0b       	sbc	r16, r26
   13f3c:	1b 0b       	sbc	r17, r27
   13f3e:	d8 01       	movw	r26, r16
   13f40:	c7 01       	movw	r24, r14
   13f42:	89 83       	std	Y+1, r24	; 0x01
   13f44:	9a 83       	std	Y+2, r25	; 0x02
   13f46:	ab 83       	std	Y+3, r26	; 0x03
   13f48:	bc 83       	std	Y+4, r27	; 0x04

			if (pitch < 10) {
   13f4a:	89 81       	ldd	r24, Y+1	; 0x01
   13f4c:	9a 81       	ldd	r25, Y+2	; 0x02
   13f4e:	ab 81       	ldd	r26, Y+3	; 0x03
   13f50:	bc 81       	ldd	r27, Y+4	; 0x04
   13f52:	0a 97       	sbiw	r24, 0x0a	; 10
   13f54:	a1 05       	cpc	r26, r1
   13f56:	b1 05       	cpc	r27, r1
   13f58:	48 f4       	brcc	.+18     	; 0x13f6c <task_twi2_lcd__gyro_beepvario+0xd6>
				pitch = 10;
   13f5a:	8a e0       	ldi	r24, 0x0A	; 10
   13f5c:	90 e0       	ldi	r25, 0x00	; 0
   13f5e:	a0 e0       	ldi	r26, 0x00	; 0
   13f60:	b0 e0       	ldi	r27, 0x00	; 0
   13f62:	89 83       	std	Y+1, r24	; 0x01
   13f64:	9a 83       	std	Y+2, r25	; 0x02
   13f66:	ab 83       	std	Y+3, r26	; 0x03
   13f68:	bc 83       	std	Y+4, r27	; 0x04
   13f6a:	12 c0       	rjmp	.+36     	; 0x13f90 <task_twi2_lcd__gyro_beepvario+0xfa>
			} else if (pitch > 255) {
   13f6c:	89 81       	ldd	r24, Y+1	; 0x01
   13f6e:	9a 81       	ldd	r25, Y+2	; 0x02
   13f70:	ab 81       	ldd	r26, Y+3	; 0x03
   13f72:	bc 81       	ldd	r27, Y+4	; 0x04
   13f74:	8f 3f       	cpi	r24, 0xFF	; 255
   13f76:	91 05       	cpc	r25, r1
   13f78:	a1 05       	cpc	r26, r1
   13f7a:	b1 05       	cpc	r27, r1
   13f7c:	49 f0       	breq	.+18     	; 0x13f90 <task_twi2_lcd__gyro_beepvario+0xfa>
   13f7e:	40 f0       	brcs	.+16     	; 0x13f90 <task_twi2_lcd__gyro_beepvario+0xfa>
				pitch = 255;
   13f80:	8f ef       	ldi	r24, 0xFF	; 255
   13f82:	90 e0       	ldi	r25, 0x00	; 0
   13f84:	a0 e0       	ldi	r26, 0x00	; 0
   13f86:	b0 e0       	ldi	r27, 0x00	; 0
   13f88:	89 83       	std	Y+1, r24	; 0x01
   13f8a:	9a 83       	std	Y+2, r25	; 0x02
   13f8c:	ab 83       	std	Y+3, r26	; 0x03
   13f8e:	bc 83       	std	Y+4, r27	; 0x04
			}

			twi2_set_beep(pitch, 10);
   13f90:	89 81       	ldd	r24, Y+1	; 0x01
   13f92:	6a e0       	ldi	r22, 0x0A	; 10
   13f94:	0e 94 b8 65 	call	0xcb70	; 0xcb70 <twi2_set_beep>
			yield_ms(125);
   13f98:	8d e7       	ldi	r24, 0x7D	; 125
   13f9a:	90 e0       	ldi	r25, 0x00	; 0
   13f9c:	0e 94 c6 f0 	call	0x1e18c	; 0x1e18c <yield_ms>
		}

		/* Update static value */
		s_twi1_baro_p_100 = l_twi1_baro_p_100;
   13fa0:	8e 81       	ldd	r24, Y+6	; 0x06
   13fa2:	9f 81       	ldd	r25, Y+7	; 0x07
   13fa4:	a8 85       	ldd	r26, Y+8	; 0x08
   13fa6:	b9 85       	ldd	r27, Y+9	; 0x09
   13fa8:	80 93 0b 20 	sts	0x200B, r24	; 0x80200b <s_twi1_baro_p_100.8550>
   13fac:	90 93 0c 20 	sts	0x200C, r25	; 0x80200c <s_twi1_baro_p_100.8550+0x1>
   13fb0:	a0 93 0d 20 	sts	0x200D, r26	; 0x80200d <s_twi1_baro_p_100.8550+0x2>
   13fb4:	b0 93 0e 20 	sts	0x200E, r27	; 0x80200e <s_twi1_baro_p_100.8550+0x3>
	}
}
   13fb8:	00 00       	nop
   13fba:	2d 96       	adiw	r28, 0x0d	; 13
   13fbc:	cd bf       	out	0x3d, r28	; 61
   13fbe:	de bf       	out	0x3e, r29	; 62
   13fc0:	df 91       	pop	r29
   13fc2:	cf 91       	pop	r28
   13fc4:	1f 91       	pop	r17
   13fc6:	0f 91       	pop	r16
   13fc8:	ff 90       	pop	r15
   13fca:	ef 90       	pop	r14
   13fcc:	08 95       	ret

00013fce <task_twi2_lcd__gyro>:

void task_twi2_lcd__gyro(void)
{
   13fce:	cf 93       	push	r28
   13fd0:	df 93       	push	r29
   13fd2:	cd b7       	in	r28, 0x3d	; 61
   13fd4:	de b7       	in	r29, 0x3e	; 62
	/* Mag lines */
	task_twi2_lcd__gyro_gfxmag();
   13fd6:	0e 94 15 97 	call	0x12e2a	; 0x12e2a <task_twi2_lcd__gyro_gfxmag>

	/* Accel lines */
	task_twi2_lcd__gyro_gfxaccel();
   13fda:	46 da       	rcall	.-2932   	; 0x13468 <task_twi2_lcd__gyro_gfxaccel>
   13fdc:	b3 db       	rcall	.-2202   	; 0x13744 <task_twi2_lcd__gyro_gfxgyro>
   13fde:	5b df       	rcall	.-330    	; 0x13e96 <task_twi2_lcd__gyro_beepvario>
   13fe0:	00 00       	nop
   13fe2:	df 91       	pop	r29
   13fe4:	cf 91       	pop	r28
   13fe6:	08 95       	ret

00013fe8 <task_twi2_lcd__baro>:
   13fe8:	0f 93       	push	r16
   13fea:	1f 93       	push	r17
   13fec:	cf 93       	push	r28
   13fee:	df 93       	push	r29
   13ff0:	00 d0       	rcall	.+0      	; 0x13ff2 <task_twi2_lcd__baro+0xa>
   13ff2:	00 d0       	rcall	.+0      	; 0x13ff4 <task_twi2_lcd__baro+0xc>
   13ff4:	cd b7       	in	r28, 0x3d	; 61
   13ff6:	de b7       	in	r29, 0x3e	; 62
   13ff8:	8e 83       	std	Y+6, r24	; 0x06
   13ffa:	80 e0       	ldi	r24, 0x00	; 0
   13ffc:	0e 94 a3 61 	call	0xc346	; 0xc346 <twi2_waitUntilReady>
   14000:	88 23       	and	r24, r24
   14002:	09 f4       	brne	.+2      	; 0x14006 <task_twi2_lcd__baro+0x1e>
   14004:	5d c0       	rjmp	.+186    	; 0x140c0 <task_twi2_lcd__baro+0xd8>
   14006:	0e 94 b4 5c 	call	0xb968	; 0xb968 <cpu_irq_save>
   1400a:	8d 83       	std	Y+5, r24	; 0x05
   1400c:	80 91 6c 2a 	lds	r24, 0x2A6C	; 0x802a6c <g_qnh_p_h_100>
   14010:	90 91 6d 2a 	lds	r25, 0x2A6D	; 0x802a6d <g_qnh_p_h_100+0x1>
   14014:	a0 91 6e 2a 	lds	r26, 0x2A6E	; 0x802a6e <g_qnh_p_h_100+0x2>
   14018:	b0 91 6f 2a 	lds	r27, 0x2A6F	; 0x802a6f <g_qnh_p_h_100+0x3>
   1401c:	89 83       	std	Y+1, r24	; 0x01
   1401e:	9a 83       	std	Y+2, r25	; 0x02
   14020:	ab 83       	std	Y+3, r26	; 0x03
   14022:	bc 83       	std	Y+4, r27	; 0x04
   14024:	89 81       	ldd	r24, Y+1	; 0x01
   14026:	9a 81       	ldd	r25, Y+2	; 0x02
   14028:	ab 81       	ldd	r26, Y+3	; 0x03
   1402a:	bc 81       	ldd	r27, Y+4	; 0x04
   1402c:	89 2b       	or	r24, r25
   1402e:	8a 2b       	or	r24, r26
   14030:	8b 2b       	or	r24, r27
   14032:	61 f4       	brne	.+24     	; 0x1404c <task_twi2_lcd__baro+0x64>
   14034:	80 91 d7 29 	lds	r24, 0x29D7	; 0x8029d7 <g_twi1_baro_p_100>
   14038:	90 91 d8 29 	lds	r25, 0x29D8	; 0x8029d8 <g_twi1_baro_p_100+0x1>
   1403c:	a0 91 d9 29 	lds	r26, 0x29D9	; 0x8029d9 <g_twi1_baro_p_100+0x2>
   14040:	b0 91 da 29 	lds	r27, 0x29DA	; 0x8029da <g_twi1_baro_p_100+0x3>
   14044:	89 83       	std	Y+1, r24	; 0x01
   14046:	9a 83       	std	Y+2, r25	; 0x02
   14048:	ab 83       	std	Y+3, r26	; 0x03
   1404a:	bc 83       	std	Y+4, r27	; 0x04
   1404c:	8d 81       	ldd	r24, Y+5	; 0x05
   1404e:	0e 94 c4 5c 	call	0xb988	; 0xb988 <cpu_irq_restore>
   14052:	20 91 c4 24 	lds	r18, 0x24C4	; 0x8024c4 <s_twi1_baro_p_h_100.8561>
   14056:	30 91 c5 24 	lds	r19, 0x24C5	; 0x8024c5 <s_twi1_baro_p_h_100.8561+0x1>
   1405a:	40 91 c6 24 	lds	r20, 0x24C6	; 0x8024c6 <s_twi1_baro_p_h_100.8561+0x2>
   1405e:	50 91 c7 24 	lds	r21, 0x24C7	; 0x8024c7 <s_twi1_baro_p_h_100.8561+0x3>
   14062:	89 81       	ldd	r24, Y+1	; 0x01
   14064:	9a 81       	ldd	r25, Y+2	; 0x02
   14066:	ab 81       	ldd	r26, Y+3	; 0x03
   14068:	bc 81       	ldd	r27, Y+4	; 0x04
   1406a:	28 17       	cp	r18, r24
   1406c:	39 07       	cpc	r19, r25
   1406e:	4a 07       	cpc	r20, r26
   14070:	5b 07       	cpc	r21, r27
   14072:	31 f1       	breq	.+76     	; 0x140c0 <task_twi2_lcd__baro+0xd8>
   14074:	89 81       	ldd	r24, Y+1	; 0x01
   14076:	9a 81       	ldd	r25, Y+2	; 0x02
   14078:	ab 81       	ldd	r26, Y+3	; 0x03
   1407a:	bc 81       	ldd	r27, Y+4	; 0x04
   1407c:	80 93 c4 24 	sts	0x24C4, r24	; 0x8024c4 <s_twi1_baro_p_h_100.8561>
   14080:	90 93 c5 24 	sts	0x24C5, r25	; 0x8024c5 <s_twi1_baro_p_h_100.8561+0x1>
   14084:	a0 93 c6 24 	sts	0x24C6, r26	; 0x8024c6 <s_twi1_baro_p_h_100.8561+0x2>
   14088:	b0 93 c7 24 	sts	0x24C7, r27	; 0x8024c7 <s_twi1_baro_p_h_100.8561+0x3>
   1408c:	69 81       	ldd	r22, Y+1	; 0x01
   1408e:	7a 81       	ldd	r23, Y+2	; 0x02
   14090:	8b 81       	ldd	r24, Y+3	; 0x03
   14092:	9c 81       	ldd	r25, Y+4	; 0x04
   14094:	0f 94 e9 25 	call	0x24bd2	; 0x24bd2 <__floatsisf>
   14098:	dc 01       	movw	r26, r24
   1409a:	cb 01       	movw	r24, r22
   1409c:	20 e0       	ldi	r18, 0x00	; 0
   1409e:	30 e0       	ldi	r19, 0x00	; 0
   140a0:	48 ec       	ldi	r20, 0xC8	; 200
   140a2:	52 e4       	ldi	r21, 0x42	; 66
   140a4:	bc 01       	movw	r22, r24
   140a6:	cd 01       	movw	r24, r26
   140a8:	0f 94 14 25 	call	0x24a28	; 0x24a28 <__divsf3>
   140ac:	dc 01       	movw	r26, r24
   140ae:	cb 01       	movw	r24, r22
   140b0:	0a ec       	ldi	r16, 0xCA	; 202
   140b2:	16 e3       	ldi	r17, 0x36	; 54
   140b4:	9c 01       	movw	r18, r24
   140b6:	ad 01       	movw	r20, r26
   140b8:	68 e7       	ldi	r22, 0x78	; 120
   140ba:	8e 81       	ldd	r24, Y+6	; 0x06
   140bc:	0e 94 76 90 	call	0x120ec	; 0x120ec <task_twi2_lcd_print_format_float_P>
   140c0:	00 00       	nop
   140c2:	26 96       	adiw	r28, 0x06	; 6
   140c4:	cd bf       	out	0x3d, r28	; 61
   140c6:	de bf       	out	0x3e, r29	; 62
   140c8:	df 91       	pop	r29
   140ca:	cf 91       	pop	r28
   140cc:	1f 91       	pop	r17
   140ce:	0f 91       	pop	r16
   140d0:	08 95       	ret

000140d2 <task_twi2_lcd__environment>:
   140d2:	0f 93       	push	r16
   140d4:	1f 93       	push	r17
   140d6:	cf 93       	push	r28
   140d8:	df 93       	push	r29
   140da:	00 d0       	rcall	.+0      	; 0x140dc <task_twi2_lcd__environment+0xa>
   140dc:	00 d0       	rcall	.+0      	; 0x140de <task_twi2_lcd__environment+0xc>
   140de:	cd b7       	in	r28, 0x3d	; 61
   140e0:	de b7       	in	r29, 0x3e	; 62
   140e2:	8e 83       	std	Y+6, r24	; 0x06
   140e4:	80 e0       	ldi	r24, 0x00	; 0
   140e6:	0e 94 a3 61 	call	0xc346	; 0xc346 <twi2_waitUntilReady>
   140ea:	88 23       	and	r24, r24
   140ec:	09 f4       	brne	.+2      	; 0x140f0 <task_twi2_lcd__environment+0x1e>
   140ee:	6c c0       	rjmp	.+216    	; 0x141c8 <task_twi2_lcd__environment+0xf6>
   140f0:	0e 94 b4 5c 	call	0xb968	; 0xb968 <cpu_irq_save>
   140f4:	89 83       	std	Y+1, r24	; 0x01
   140f6:	80 91 65 2a 	lds	r24, 0x2A65	; 0x802a65 <g_env_temp_deg_100>
   140fa:	90 91 66 2a 	lds	r25, 0x2A66	; 0x802a66 <g_env_temp_deg_100+0x1>
   140fe:	8a 83       	std	Y+2, r24	; 0x02
   14100:	9b 83       	std	Y+3, r25	; 0x03
   14102:	80 91 67 2a 	lds	r24, 0x2A67	; 0x802a67 <g_env_hygro_RH_100>
   14106:	90 91 68 2a 	lds	r25, 0x2A68	; 0x802a68 <g_env_hygro_RH_100+0x1>
   1410a:	8c 83       	std	Y+4, r24	; 0x04
   1410c:	9d 83       	std	Y+5, r25	; 0x05
   1410e:	89 81       	ldd	r24, Y+1	; 0x01
   14110:	0e 94 c4 5c 	call	0xb988	; 0xb988 <cpu_irq_restore>
   14114:	20 91 c8 24 	lds	r18, 0x24C8	; 0x8024c8 <s_env_temp_deg_100.8567>
   14118:	30 91 c9 24 	lds	r19, 0x24C9	; 0x8024c9 <s_env_temp_deg_100.8567+0x1>
   1411c:	8a 81       	ldd	r24, Y+2	; 0x02
   1411e:	9b 81       	ldd	r25, Y+3	; 0x03
   14120:	28 17       	cp	r18, r24
   14122:	39 07       	cpc	r19, r25
   14124:	21 f1       	breq	.+72     	; 0x1416e <task_twi2_lcd__environment+0x9c>
   14126:	8a 81       	ldd	r24, Y+2	; 0x02
   14128:	9b 81       	ldd	r25, Y+3	; 0x03
   1412a:	80 93 c8 24 	sts	0x24C8, r24	; 0x8024c8 <s_env_temp_deg_100.8567>
   1412e:	90 93 c9 24 	sts	0x24C9, r25	; 0x8024c9 <s_env_temp_deg_100.8567+0x1>
   14132:	8a 81       	ldd	r24, Y+2	; 0x02
   14134:	9b 81       	ldd	r25, Y+3	; 0x03
   14136:	09 2e       	mov	r0, r25
   14138:	00 0c       	add	r0, r0
   1413a:	aa 0b       	sbc	r26, r26
   1413c:	bb 0b       	sbc	r27, r27
   1413e:	bc 01       	movw	r22, r24
   14140:	cd 01       	movw	r24, r26
   14142:	0f 94 e9 25 	call	0x24bd2	; 0x24bd2 <__floatsisf>
   14146:	dc 01       	movw	r26, r24
   14148:	cb 01       	movw	r24, r22
   1414a:	20 e0       	ldi	r18, 0x00	; 0
   1414c:	30 e0       	ldi	r19, 0x00	; 0
   1414e:	48 ec       	ldi	r20, 0xC8	; 200
   14150:	52 e4       	ldi	r21, 0x42	; 66
   14152:	bc 01       	movw	r22, r24
   14154:	cd 01       	movw	r24, r26
   14156:	0f 94 14 25 	call	0x24a28	; 0x24a28 <__divsf3>
   1415a:	dc 01       	movw	r26, r24
   1415c:	cb 01       	movw	r24, r22
   1415e:	03 ec       	ldi	r16, 0xC3	; 195
   14160:	16 e3       	ldi	r17, 0x36	; 54
   14162:	9c 01       	movw	r18, r24
   14164:	ad 01       	movw	r20, r26
   14166:	6a e5       	ldi	r22, 0x5A	; 90
   14168:	8e 81       	ldd	r24, Y+6	; 0x06
   1416a:	0e 94 76 90 	call	0x120ec	; 0x120ec <task_twi2_lcd_print_format_float_P>
   1416e:	20 91 ca 24 	lds	r18, 0x24CA	; 0x8024ca <s_env_hygro_RH_100.8568>
   14172:	30 91 cb 24 	lds	r19, 0x24CB	; 0x8024cb <s_env_hygro_RH_100.8568+0x1>
   14176:	8c 81       	ldd	r24, Y+4	; 0x04
   14178:	9d 81       	ldd	r25, Y+5	; 0x05
   1417a:	28 17       	cp	r18, r24
   1417c:	39 07       	cpc	r19, r25
   1417e:	21 f1       	breq	.+72     	; 0x141c8 <task_twi2_lcd__environment+0xf6>
   14180:	8c 81       	ldd	r24, Y+4	; 0x04
   14182:	9d 81       	ldd	r25, Y+5	; 0x05
   14184:	80 93 ca 24 	sts	0x24CA, r24	; 0x8024ca <s_env_hygro_RH_100.8568>
   14188:	90 93 cb 24 	sts	0x24CB, r25	; 0x8024cb <s_env_hygro_RH_100.8568+0x1>
   1418c:	8c 81       	ldd	r24, Y+4	; 0x04
   1418e:	9d 81       	ldd	r25, Y+5	; 0x05
   14190:	09 2e       	mov	r0, r25
   14192:	00 0c       	add	r0, r0
   14194:	aa 0b       	sbc	r26, r26
   14196:	bb 0b       	sbc	r27, r27
   14198:	bc 01       	movw	r22, r24
   1419a:	cd 01       	movw	r24, r26
   1419c:	0f 94 e9 25 	call	0x24bd2	; 0x24bd2 <__floatsisf>
   141a0:	dc 01       	movw	r26, r24
   141a2:	cb 01       	movw	r24, r22
   141a4:	20 e0       	ldi	r18, 0x00	; 0
   141a6:	30 e0       	ldi	r19, 0x00	; 0
   141a8:	48 ec       	ldi	r20, 0xC8	; 200
   141aa:	52 e4       	ldi	r21, 0x42	; 66
   141ac:	bc 01       	movw	r22, r24
   141ae:	cd 01       	movw	r24, r26
   141b0:	0f 94 14 25 	call	0x24a28	; 0x24a28 <__divsf3>
   141b4:	dc 01       	movw	r26, r24
   141b6:	cb 01       	movw	r24, r22
   141b8:	03 ec       	ldi	r16, 0xC3	; 195
   141ba:	16 e3       	ldi	r17, 0x36	; 54
   141bc:	9c 01       	movw	r18, r24
   141be:	ad 01       	movw	r20, r26
   141c0:	64 e6       	ldi	r22, 0x64	; 100
   141c2:	8e 81       	ldd	r24, Y+6	; 0x06
   141c4:	0e 94 76 90 	call	0x120ec	; 0x120ec <task_twi2_lcd_print_format_float_P>
   141c8:	00 00       	nop
   141ca:	26 96       	adiw	r28, 0x06	; 6
   141cc:	cd bf       	out	0x3d, r28	; 61
   141ce:	de bf       	out	0x3e, r29	; 62
   141d0:	df 91       	pop	r29
   141d2:	cf 91       	pop	r28
   141d4:	1f 91       	pop	r17
   141d6:	0f 91       	pop	r16
   141d8:	08 95       	ret

000141da <task_twi2_lcd>:
   141da:	2f 92       	push	r2
   141dc:	3f 92       	push	r3
   141de:	4f 92       	push	r4
   141e0:	5f 92       	push	r5
   141e2:	6f 92       	push	r6
   141e4:	7f 92       	push	r7
   141e6:	8f 92       	push	r8
   141e8:	9f 92       	push	r9
   141ea:	af 92       	push	r10
   141ec:	bf 92       	push	r11
   141ee:	cf 92       	push	r12
   141f0:	df 92       	push	r13
   141f2:	ef 92       	push	r14
   141f4:	ff 92       	push	r15
   141f6:	0f 93       	push	r16
   141f8:	1f 93       	push	r17
   141fa:	cf 93       	push	r28
   141fc:	df 93       	push	r29
   141fe:	cd b7       	in	r28, 0x3d	; 61
   14200:	de b7       	in	r29, 0x3e	; 62
   14202:	2d 97       	sbiw	r28, 0x0d	; 13
   14204:	cd bf       	out	0x3d, r28	; 61
   14206:	de bf       	out	0x3e, r29	; 62
   14208:	6a 83       	std	Y+2, r22	; 0x02
   1420a:	7b 83       	std	Y+3, r23	; 0x03
   1420c:	8c 83       	std	Y+4, r24	; 0x04
   1420e:	9d 83       	std	Y+5, r25	; 0x05
   14210:	80 91 e7 29 	lds	r24, 0x29E7	; 0x8029e7 <g_twi2_lcd_version>
   14214:	81 31       	cpi	r24, 0x11	; 17
   14216:	08 f4       	brcc	.+2      	; 0x1421a <task_twi2_lcd+0x40>
   14218:	62 c0       	rjmp	.+196    	; 0x142de <task_twi2_lcd+0x104>
   1421a:	8c e3       	ldi	r24, 0x3C	; 60
   1421c:	89 83       	std	Y+1, r24	; 0x01
   1421e:	80 91 81 26 	lds	r24, 0x2681	; 0x802681 <g_1pps_twi_new>
   14222:	88 23       	and	r24, r24
   14224:	21 f0       	breq	.+8      	; 0x1422e <task_twi2_lcd+0x54>
   14226:	10 92 81 26 	sts	0x2681, r1	; 0x802681 <g_1pps_twi_new>
   1422a:	10 92 cc 24 	sts	0x24CC, r1	; 0x8024cc <s_lcd_entry_state.8575>
   1422e:	80 91 cc 24 	lds	r24, 0x24CC	; 0x8024cc <s_lcd_entry_state.8575>
   14232:	88 2f       	mov	r24, r24
   14234:	90 e0       	ldi	r25, 0x00	; 0
   14236:	82 30       	cpi	r24, 0x02	; 2
   14238:	91 05       	cpc	r25, r1
   1423a:	21 f1       	breq	.+72     	; 0x14284 <task_twi2_lcd+0xaa>
   1423c:	83 30       	cpi	r24, 0x03	; 3
   1423e:	91 05       	cpc	r25, r1
   14240:	2c f4       	brge	.+10     	; 0x1424c <task_twi2_lcd+0x72>
   14242:	00 97       	sbiw	r24, 0x00	; 0
   14244:	49 f0       	breq	.+18     	; 0x14258 <task_twi2_lcd+0x7e>
   14246:	01 97       	sbiw	r24, 0x01	; 1
   14248:	81 f0       	breq	.+32     	; 0x1426a <task_twi2_lcd+0x90>
   1424a:	38 c0       	rjmp	.+112    	; 0x142bc <task_twi2_lcd+0xe2>
   1424c:	83 30       	cpi	r24, 0x03	; 3
   1424e:	91 05       	cpc	r25, r1
   14250:	11 f1       	breq	.+68     	; 0x14296 <task_twi2_lcd+0xbc>
   14252:	04 97       	sbiw	r24, 0x04	; 4
   14254:	51 f1       	breq	.+84     	; 0x142aa <task_twi2_lcd+0xd0>
   14256:	32 c0       	rjmp	.+100    	; 0x142bc <task_twi2_lcd+0xe2>
   14258:	89 81       	ldd	r24, Y+1	; 0x01
   1425a:	0e 94 fc 91 	call	0x123f8	; 0x123f8 <task_twi2_lcd__cpu1>
   1425e:	80 91 cc 24 	lds	r24, 0x24CC	; 0x8024cc <s_lcd_entry_state.8575>
   14262:	8f 5f       	subi	r24, 0xFF	; 255
   14264:	80 93 cc 24 	sts	0x24CC, r24	; 0x8024cc <s_lcd_entry_state.8575>
   14268:	2b c0       	rjmp	.+86     	; 0x142c0 <task_twi2_lcd+0xe6>
   1426a:	80 91 0f 20 	lds	r24, 0x200F	; 0x80200f <g_adc_enabled>
   1426e:	88 23       	and	r24, r24
   14270:	19 f0       	breq	.+6      	; 0x14278 <task_twi2_lcd+0x9e>
   14272:	89 81       	ldd	r24, Y+1	; 0x01
   14274:	0e 94 e8 93 	call	0x127d0	; 0x127d0 <task_twi2_lcd__cpu2>
   14278:	80 91 cc 24 	lds	r24, 0x24CC	; 0x8024cc <s_lcd_entry_state.8575>
   1427c:	8f 5f       	subi	r24, 0xFF	; 255
   1427e:	80 93 cc 24 	sts	0x24CC, r24	; 0x8024cc <s_lcd_entry_state.8575>
   14282:	1e c0       	rjmp	.+60     	; 0x142c0 <task_twi2_lcd+0xe6>
   14284:	89 81       	ldd	r24, Y+1	; 0x01
   14286:	0e 94 6a 94 	call	0x128d4	; 0x128d4 <task_twi2_lcd__sim1>
   1428a:	80 91 cc 24 	lds	r24, 0x24CC	; 0x8024cc <s_lcd_entry_state.8575>
   1428e:	8f 5f       	subi	r24, 0xFF	; 255
   14290:	80 93 cc 24 	sts	0x24CC, r24	; 0x8024cc <s_lcd_entry_state.8575>
   14294:	15 c0       	rjmp	.+42     	; 0x142c0 <task_twi2_lcd+0xe6>
   14296:	89 81       	ldd	r24, Y+1	; 0x01
   14298:	1c df       	rcall	.-456    	; 0x140d2 <task_twi2_lcd__environment>
   1429a:	89 81       	ldd	r24, Y+1	; 0x01
   1429c:	a5 de       	rcall	.-694    	; 0x13fe8 <task_twi2_lcd__baro>
   1429e:	80 91 cc 24 	lds	r24, 0x24CC	; 0x8024cc <s_lcd_entry_state.8575>
   142a2:	8f 5f       	subi	r24, 0xFF	; 255
   142a4:	80 93 cc 24 	sts	0x24CC, r24	; 0x8024cc <s_lcd_entry_state.8575>
   142a8:	0b c0       	rjmp	.+22     	; 0x142c0 <task_twi2_lcd+0xe6>
   142aa:	89 81       	ldd	r24, Y+1	; 0x01
   142ac:	0e 94 c6 96 	call	0x12d8c	; 0x12d8c <task_twi2_lcd__hygro>
   142b0:	10 92 cc 24 	sts	0x24CC, r1	; 0x8024cc <s_lcd_entry_state.8575>
   142b4:	81 e0       	ldi	r24, 0x01	; 1
   142b6:	0e 94 a3 61 	call	0xc346	; 0xc346 <twi2_waitUntilReady>
   142ba:	02 c0       	rjmp	.+4      	; 0x142c0 <task_twi2_lcd+0xe6>
   142bc:	10 92 cc 24 	sts	0x24CC, r1	; 0x8024cc <s_lcd_entry_state.8575>
   142c0:	86 de       	rcall	.-756    	; 0x13fce <task_twi2_lcd__gyro>
   142c2:	0e 94 53 91 	call	0x122a6	; 0x122a6 <task_twi2_lcd__pll>
   142c6:	80 91 e8 29 	lds	r24, 0x29E8	; 0x8029e8 <g_twi2_lcd_repaint>
   142ca:	88 23       	and	r24, r24
   142cc:	09 f4       	brne	.+2      	; 0x142d0 <task_twi2_lcd+0xf6>
   142ce:	2a c1       	rjmp	.+596    	; 0x14524 <task_twi2_lcd+0x34a>
   142d0:	10 92 e8 29 	sts	0x29E8, r1	; 0x8029e8 <g_twi2_lcd_repaint>
   142d4:	0e 94 02 8c 	call	0x11804	; 0x11804 <task_twi2_lcd_header>
   142d8:	0e 94 44 8c 	call	0x11888	; 0x11888 <task_twi2_lcd_template>
   142dc:	23 c1       	rjmp	.+582    	; 0x14524 <task_twi2_lcd+0x34a>
   142de:	80 91 e7 29 	lds	r24, 0x29E7	; 0x8029e7 <g_twi2_lcd_version>
   142e2:	80 31       	cpi	r24, 0x10	; 16
   142e4:	09 f0       	breq	.+2      	; 0x142e8 <task_twi2_lcd+0x10e>
   142e6:	1e c1       	rjmp	.+572    	; 0x14524 <task_twi2_lcd+0x34a>
   142e8:	81 e0       	ldi	r24, 0x01	; 1
   142ea:	0e 94 a3 61 	call	0xc346	; 0xc346 <twi2_waitUntilReady>
   142ee:	88 23       	and	r24, r24
   142f0:	09 f4       	brne	.+2      	; 0x142f4 <task_twi2_lcd+0x11a>
   142f2:	18 c1       	rjmp	.+560    	; 0x14524 <task_twi2_lcd+0x34a>
   142f4:	84 e8       	ldi	r24, 0x84	; 132
   142f6:	80 93 2f 20 	sts	0x202F, r24	; 0x80202f <g_twi2_packet+0x1>
   142fa:	81 e0       	ldi	r24, 0x01	; 1
   142fc:	80 93 8b 2c 	sts	0x2C8B, r24	; 0x802c8b <g_twi2_m_data>
   14300:	80 e8       	ldi	r24, 0x80	; 128
   14302:	80 93 8c 2c 	sts	0x2C8C, r24	; 0x802c8c <g_twi2_m_data+0x1>
   14306:	82 e0       	ldi	r24, 0x02	; 2
   14308:	90 e0       	ldi	r25, 0x00	; 0
   1430a:	80 93 36 20 	sts	0x2036, r24	; 0x802036 <g_twi2_packet+0x8>
   1430e:	90 93 37 20 	sts	0x2037, r25	; 0x802037 <g_twi2_packet+0x9>
   14312:	6e e2       	ldi	r22, 0x2E	; 46
   14314:	70 e2       	ldi	r23, 0x20	; 32
   14316:	80 e8       	ldi	r24, 0x80	; 128
   14318:	94 e0       	ldi	r25, 0x04	; 4
   1431a:	0e 94 04 5f 	call	0xbe08	; 0xbe08 <twi_master_write>
   1431e:	0e 94 a1 5d 	call	0xbb42	; 0xbb42 <sysclk_get_cpu_hz>
   14322:	dc 01       	movw	r26, r24
   14324:	cb 01       	movw	r24, r22
   14326:	8c 01       	movw	r16, r24
   14328:	9d 01       	movw	r18, r26
   1432a:	40 e0       	ldi	r20, 0x00	; 0
   1432c:	50 e0       	ldi	r21, 0x00	; 0
   1432e:	ba 01       	movw	r22, r20
   14330:	0e 83       	std	Y+6, r16	; 0x06
   14332:	1f 83       	std	Y+7, r17	; 0x07
   14334:	28 87       	std	Y+8, r18	; 0x08
   14336:	39 87       	std	Y+9, r19	; 0x09
   14338:	4a 87       	std	Y+10, r20	; 0x0a
   1433a:	5b 87       	std	Y+11, r21	; 0x0b
   1433c:	6c 87       	std	Y+12, r22	; 0x0c
   1433e:	7d 87       	std	Y+13, r23	; 0x0d
   14340:	2e 80       	ldd	r2, Y+6	; 0x06
   14342:	3f 80       	ldd	r3, Y+7	; 0x07
   14344:	48 84       	ldd	r4, Y+8	; 0x08
   14346:	59 84       	ldd	r5, Y+9	; 0x09
   14348:	6a 84       	ldd	r6, Y+10	; 0x0a
   1434a:	7b 84       	ldd	r7, Y+11	; 0x0b
   1434c:	8c 84       	ldd	r8, Y+12	; 0x0c
   1434e:	9d 84       	ldd	r9, Y+13	; 0x0d
   14350:	22 2d       	mov	r18, r2
   14352:	33 2d       	mov	r19, r3
   14354:	44 2d       	mov	r20, r4
   14356:	55 2d       	mov	r21, r5
   14358:	66 2d       	mov	r22, r6
   1435a:	77 2d       	mov	r23, r7
   1435c:	88 2d       	mov	r24, r8
   1435e:	99 2d       	mov	r25, r9
   14360:	02 e0       	ldi	r16, 0x02	; 2
   14362:	0f 94 80 2e 	call	0x25d00	; 0x25d00 <__ashldi3>
   14366:	a2 2e       	mov	r10, r18
   14368:	b3 2e       	mov	r11, r19
   1436a:	c4 2e       	mov	r12, r20
   1436c:	d5 2e       	mov	r13, r21
   1436e:	e6 2e       	mov	r14, r22
   14370:	f7 2e       	mov	r15, r23
   14372:	08 2f       	mov	r16, r24
   14374:	19 2f       	mov	r17, r25
   14376:	2a 2c       	mov	r2, r10
   14378:	3b 2c       	mov	r3, r11
   1437a:	4c 2c       	mov	r4, r12
   1437c:	5d 2c       	mov	r5, r13
   1437e:	6e 2c       	mov	r6, r14
   14380:	7f 2c       	mov	r7, r15
   14382:	80 2e       	mov	r8, r16
   14384:	91 2e       	mov	r9, r17
   14386:	22 2d       	mov	r18, r2
   14388:	33 2d       	mov	r19, r3
   1438a:	44 2d       	mov	r20, r4
   1438c:	55 2d       	mov	r21, r5
   1438e:	66 2d       	mov	r22, r6
   14390:	77 2d       	mov	r23, r7
   14392:	88 2d       	mov	r24, r8
   14394:	99 2d       	mov	r25, r9
   14396:	05 e0       	ldi	r16, 0x05	; 5
   14398:	0f 94 80 2e 	call	0x25d00	; 0x25d00 <__ashldi3>
   1439c:	a2 2e       	mov	r10, r18
   1439e:	b3 2e       	mov	r11, r19
   143a0:	c4 2e       	mov	r12, r20
   143a2:	d5 2e       	mov	r13, r21
   143a4:	e6 2e       	mov	r14, r22
   143a6:	f7 2e       	mov	r15, r23
   143a8:	08 2f       	mov	r16, r24
   143aa:	19 2f       	mov	r17, r25
   143ac:	2a 2d       	mov	r18, r10
   143ae:	3b 2d       	mov	r19, r11
   143b0:	4c 2d       	mov	r20, r12
   143b2:	5d 2d       	mov	r21, r13
   143b4:	6e 2d       	mov	r22, r14
   143b6:	7f 2d       	mov	r23, r15
   143b8:	80 2f       	mov	r24, r16
   143ba:	91 2f       	mov	r25, r17
   143bc:	a2 2c       	mov	r10, r2
   143be:	b3 2c       	mov	r11, r3
   143c0:	c4 2c       	mov	r12, r4
   143c2:	d5 2c       	mov	r13, r5
   143c4:	e6 2c       	mov	r14, r6
   143c6:	f7 2c       	mov	r15, r7
   143c8:	08 2d       	mov	r16, r8
   143ca:	19 2d       	mov	r17, r9
   143cc:	0f 94 cc 2e 	call	0x25d98	; 0x25d98 <__subdi3>
   143d0:	a2 2e       	mov	r10, r18
   143d2:	b3 2e       	mov	r11, r19
   143d4:	c4 2e       	mov	r12, r20
   143d6:	d5 2e       	mov	r13, r21
   143d8:	e6 2e       	mov	r14, r22
   143da:	f7 2e       	mov	r15, r23
   143dc:	08 2f       	mov	r16, r24
   143de:	19 2f       	mov	r17, r25
   143e0:	2a 2d       	mov	r18, r10
   143e2:	3b 2d       	mov	r19, r11
   143e4:	4c 2d       	mov	r20, r12
   143e6:	5d 2d       	mov	r21, r13
   143e8:	6e 2d       	mov	r22, r14
   143ea:	7f 2d       	mov	r23, r15
   143ec:	80 2f       	mov	r24, r16
   143ee:	91 2f       	mov	r25, r17
   143f0:	ae 80       	ldd	r10, Y+6	; 0x06
   143f2:	bf 80       	ldd	r11, Y+7	; 0x07
   143f4:	c8 84       	ldd	r12, Y+8	; 0x08
   143f6:	d9 84       	ldd	r13, Y+9	; 0x09
   143f8:	ea 84       	ldd	r14, Y+10	; 0x0a
   143fa:	fb 84       	ldd	r15, Y+11	; 0x0b
   143fc:	0c 85       	ldd	r16, Y+12	; 0x0c
   143fe:	1d 85       	ldd	r17, Y+13	; 0x0d
   14400:	0f 94 b7 2e 	call	0x25d6e	; 0x25d6e <__adddi3>
   14404:	a2 2e       	mov	r10, r18
   14406:	b3 2e       	mov	r11, r19
   14408:	c4 2e       	mov	r12, r20
   1440a:	d5 2e       	mov	r13, r21
   1440c:	e6 2e       	mov	r14, r22
   1440e:	f7 2e       	mov	r15, r23
   14410:	08 2f       	mov	r16, r24
   14412:	19 2f       	mov	r17, r25
   14414:	2a 2d       	mov	r18, r10
   14416:	3b 2d       	mov	r19, r11
   14418:	4c 2d       	mov	r20, r12
   1441a:	5d 2d       	mov	r21, r13
   1441c:	6e 2d       	mov	r22, r14
   1441e:	7f 2d       	mov	r23, r15
   14420:	80 2f       	mov	r24, r16
   14422:	91 2f       	mov	r25, r17
   14424:	03 e0       	ldi	r16, 0x03	; 3
   14426:	0f 94 80 2e 	call	0x25d00	; 0x25d00 <__ashldi3>
   1442a:	22 2e       	mov	r2, r18
   1442c:	33 2e       	mov	r3, r19
   1442e:	44 2e       	mov	r4, r20
   14430:	55 2e       	mov	r5, r21
   14432:	66 2e       	mov	r6, r22
   14434:	77 2e       	mov	r7, r23
   14436:	88 2e       	mov	r8, r24
   14438:	99 2e       	mov	r9, r25
   1443a:	a2 2c       	mov	r10, r2
   1443c:	b3 2c       	mov	r11, r3
   1443e:	c4 2c       	mov	r12, r4
   14440:	d5 2c       	mov	r13, r5
   14442:	e6 2c       	mov	r14, r6
   14444:	f7 2c       	mov	r15, r7
   14446:	08 2d       	mov	r16, r8
   14448:	19 2d       	mov	r17, r9
   1444a:	2a 2c       	mov	r2, r10
   1444c:	3b 2c       	mov	r3, r11
   1444e:	4c 2c       	mov	r4, r12
   14450:	5d 2c       	mov	r5, r13
   14452:	6e 2c       	mov	r6, r14
   14454:	7f 2c       	mov	r7, r15
   14456:	80 2e       	mov	r8, r16
   14458:	91 2e       	mov	r9, r17
   1445a:	0f 2e       	mov	r0, r31
   1445c:	f6 e0       	ldi	r31, 0x06	; 6
   1445e:	af 2e       	mov	r10, r31
   14460:	f0 2d       	mov	r31, r0
   14462:	b1 2c       	mov	r11, r1
   14464:	c1 2c       	mov	r12, r1
   14466:	d1 2c       	mov	r13, r1
   14468:	e1 2c       	mov	r14, r1
   1446a:	f1 2c       	mov	r15, r1
   1446c:	00 e0       	ldi	r16, 0x00	; 0
   1446e:	10 e0       	ldi	r17, 0x00	; 0
   14470:	22 2d       	mov	r18, r2
   14472:	33 2d       	mov	r19, r3
   14474:	44 2d       	mov	r20, r4
   14476:	55 2d       	mov	r21, r5
   14478:	66 2d       	mov	r22, r6
   1447a:	77 2d       	mov	r23, r7
   1447c:	88 2d       	mov	r24, r8
   1447e:	99 2d       	mov	r25, r9
   14480:	0f 94 e3 2d 	call	0x25bc6	; 0x25bc6 <__udivdi3>
   14484:	22 2e       	mov	r2, r18
   14486:	33 2e       	mov	r3, r19
   14488:	44 2e       	mov	r4, r20
   1448a:	55 2e       	mov	r5, r21
   1448c:	66 2e       	mov	r6, r22
   1448e:	77 2e       	mov	r7, r23
   14490:	88 2e       	mov	r8, r24
   14492:	99 2e       	mov	r9, r25
   14494:	a2 2c       	mov	r10, r2
   14496:	b3 2c       	mov	r11, r3
   14498:	c4 2c       	mov	r12, r4
   1449a:	d5 2c       	mov	r13, r5
   1449c:	e6 2c       	mov	r14, r6
   1449e:	f7 2c       	mov	r15, r7
   144a0:	08 2d       	mov	r16, r8
   144a2:	19 2d       	mov	r17, r9
   144a4:	2a 2d       	mov	r18, r10
   144a6:	3b 2d       	mov	r19, r11
   144a8:	4c 2d       	mov	r20, r12
   144aa:	5d 2d       	mov	r21, r13
   144ac:	6e 2d       	mov	r22, r14
   144ae:	7f 2d       	mov	r23, r15
   144b0:	80 2f       	mov	r24, r16
   144b2:	91 2f       	mov	r25, r17
   144b4:	21 5c       	subi	r18, 0xC1	; 193
   144b6:	3d 4b       	sbci	r19, 0xBD	; 189
   144b8:	40 4f       	sbci	r20, 0xF0	; 240
   144ba:	5f 4f       	sbci	r21, 0xFF	; 255
   144bc:	6f 4f       	sbci	r22, 0xFF	; 255
   144be:	7f 4f       	sbci	r23, 0xFF	; 255
   144c0:	8f 4f       	sbci	r24, 0xFF	; 255
   144c2:	9f 4f       	sbci	r25, 0xFF	; 255
   144c4:	a2 2e       	mov	r10, r18
   144c6:	b3 2e       	mov	r11, r19
   144c8:	c4 2e       	mov	r12, r20
   144ca:	d5 2e       	mov	r13, r21
   144cc:	e6 2e       	mov	r14, r22
   144ce:	f7 2e       	mov	r15, r23
   144d0:	08 2f       	mov	r16, r24
   144d2:	19 2f       	mov	r17, r25
   144d4:	2a 2d       	mov	r18, r10
   144d6:	3b 2d       	mov	r19, r11
   144d8:	4c 2d       	mov	r20, r12
   144da:	5d 2d       	mov	r21, r13
   144dc:	6e 2d       	mov	r22, r14
   144de:	7f 2d       	mov	r23, r15
   144e0:	80 2f       	mov	r24, r16
   144e2:	91 2f       	mov	r25, r17
   144e4:	0f 94 24 26 	call	0x24c48	; 0x24c48 <__floatundisf>
   144e8:	dc 01       	movw	r26, r24
   144ea:	cb 01       	movw	r24, r22
   144ec:	20 e0       	ldi	r18, 0x00	; 0
   144ee:	34 e2       	ldi	r19, 0x24	; 36
   144f0:	44 e7       	ldi	r20, 0x74	; 116
   144f2:	59 e4       	ldi	r21, 0x49	; 73
   144f4:	bc 01       	movw	r22, r24
   144f6:	cd 01       	movw	r24, r26
   144f8:	0f 94 14 25 	call	0x24a28	; 0x24a28 <__divsf3>
   144fc:	dc 01       	movw	r26, r24
   144fe:	cb 01       	movw	r24, r22
   14500:	bc 01       	movw	r22, r24
   14502:	cd 01       	movw	r24, r26
   14504:	0f 94 81 25 	call	0x24b02	; 0x24b02 <__fixunssfdi>
   14508:	a2 2e       	mov	r10, r18
   1450a:	b3 2e       	mov	r11, r19
   1450c:	c4 2e       	mov	r12, r20
   1450e:	d5 2e       	mov	r13, r21
   14510:	e6 2e       	mov	r14, r22
   14512:	f7 2e       	mov	r15, r23
   14514:	08 2f       	mov	r16, r24
   14516:	19 2f       	mov	r17, r25
   14518:	d6 01       	movw	r26, r12
   1451a:	c5 01       	movw	r24, r10
   1451c:	bc 01       	movw	r22, r24
   1451e:	cd 01       	movw	r24, r26
   14520:	0e 94 e1 5e 	call	0xbdc2	; 0xbdc2 <__portable_avr_delay_cycles>
   14524:	00 00       	nop
   14526:	2d 96       	adiw	r28, 0x0d	; 13
   14528:	cd bf       	out	0x3d, r28	; 61
   1452a:	de bf       	out	0x3e, r29	; 62
   1452c:	df 91       	pop	r29
   1452e:	cf 91       	pop	r28
   14530:	1f 91       	pop	r17
   14532:	0f 91       	pop	r16
   14534:	ff 90       	pop	r15
   14536:	ef 90       	pop	r14
   14538:	df 90       	pop	r13
   1453a:	cf 90       	pop	r12
   1453c:	bf 90       	pop	r11
   1453e:	af 90       	pop	r10
   14540:	9f 90       	pop	r9
   14542:	8f 90       	pop	r8
   14544:	7f 90       	pop	r7
   14546:	6f 90       	pop	r6
   14548:	5f 90       	pop	r5
   1454a:	4f 90       	pop	r4
   1454c:	3f 90       	pop	r3
   1454e:	2f 90       	pop	r2
   14550:	08 95       	ret

00014552 <task_twi>:
   14552:	cf 93       	push	r28
   14554:	df 93       	push	r29
   14556:	00 d0       	rcall	.+0      	; 0x14558 <task_twi+0x6>
   14558:	1f 92       	push	r1
   1455a:	cd b7       	in	r28, 0x3d	; 61
   1455c:	de b7       	in	r29, 0x3e	; 62
   1455e:	69 83       	std	Y+1, r22	; 0x01
   14560:	7a 83       	std	Y+2, r23	; 0x02
   14562:	8b 83       	std	Y+3, r24	; 0x03
   14564:	9c 83       	std	Y+4, r25	; 0x04
   14566:	89 81       	ldd	r24, Y+1	; 0x01
   14568:	9a 81       	ldd	r25, Y+2	; 0x02
   1456a:	ab 81       	ldd	r26, Y+3	; 0x03
   1456c:	bc 81       	ldd	r27, Y+4	; 0x04
   1456e:	bc 01       	movw	r22, r24
   14570:	cd 01       	movw	r24, r26
   14572:	33 de       	rcall	.-922    	; 0x141da <task_twi2_lcd>
   14574:	80 e0       	ldi	r24, 0x00	; 0
   14576:	0e 94 aa 63 	call	0xc754	; 0xc754 <twi2_set_leds>
   1457a:	00 00       	nop
   1457c:	24 96       	adiw	r28, 0x04	; 4
   1457e:	cd bf       	out	0x3d, r28	; 61
   14580:	de bf       	out	0x3e, r29	; 62
   14582:	df 91       	pop	r29
   14584:	cf 91       	pop	r28
   14586:	08 95       	ret

00014588 <board_init>:
#include <asf.h>
#include <board.h>
#include <conf_board.h>

void board_init(void)
{
   14588:	cf 93       	push	r28
   1458a:	df 93       	push	r29
   1458c:	cd b7       	in	r28, 0x3d	; 61
   1458e:	de b7       	in	r29, 0x3e	; 62
	/* This function is meant to contain board-specific initialization code
	 * for, e.g., the I/O pins. The initialization can rely on application-
	 * specific board configuration, found in conf_board.h.
	 */
}
   14590:	00 00       	nop
   14592:	df 91       	pop	r29
   14594:	cf 91       	pop	r28
   14596:	08 95       	ret

00014598 <cpu_irq_save>:
#endif

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
   14598:	cf 93       	push	r28
   1459a:	df 93       	push	r29
   1459c:	1f 92       	push	r1
   1459e:	cd b7       	in	r28, 0x3d	; 61
   145a0:	de b7       	in	r29, 0x3e	; 62
	volatile irqflags_t flags = SREG;
   145a2:	8f e3       	ldi	r24, 0x3F	; 63
   145a4:	90 e0       	ldi	r25, 0x00	; 0
   145a6:	fc 01       	movw	r30, r24
   145a8:	80 81       	ld	r24, Z
   145aa:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
   145ac:	f8 94       	cli
	return flags;
   145ae:	89 81       	ldd	r24, Y+1	; 0x01
}
   145b0:	0f 90       	pop	r0
   145b2:	df 91       	pop	r29
   145b4:	cf 91       	pop	r28
   145b6:	08 95       	ret

000145b8 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
   145b8:	cf 93       	push	r28
   145ba:	df 93       	push	r29
   145bc:	1f 92       	push	r1
   145be:	cd b7       	in	r28, 0x3d	; 61
   145c0:	de b7       	in	r29, 0x3e	; 62
   145c2:	89 83       	std	Y+1, r24	; 0x01
	barrier();
	SREG = flags;
   145c4:	8f e3       	ldi	r24, 0x3F	; 63
   145c6:	90 e0       	ldi	r25, 0x00	; 0
   145c8:	29 81       	ldd	r18, Y+1	; 0x01
   145ca:	fc 01       	movw	r30, r24
   145cc:	20 83       	st	Z, r18
}
   145ce:	00 00       	nop
   145d0:	0f 90       	pop	r0
   145d2:	df 91       	pop	r29
   145d4:	cf 91       	pop	r28
   145d6:	08 95       	ret

000145d8 <sleepmgr_lock_mode>:
 * not put the device to sleep in the deeper sleep modes.
 *
 * \param mode Sleep mode to lock.
 */
static inline void sleepmgr_lock_mode(enum sleepmgr_mode mode)
{
   145d8:	cf 93       	push	r28
   145da:	df 93       	push	r29
   145dc:	1f 92       	push	r1
   145de:	1f 92       	push	r1
   145e0:	cd b7       	in	r28, 0x3d	; 61
   145e2:	de b7       	in	r29, 0x3e	; 62
   145e4:	8a 83       	std	Y+2, r24	; 0x02
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] >= 0xff) {
   145e6:	8a 81       	ldd	r24, Y+2	; 0x02
   145e8:	88 2f       	mov	r24, r24
   145ea:	90 e0       	ldi	r25, 0x00	; 0
   145ec:	85 55       	subi	r24, 0x55	; 85
   145ee:	9d 4c       	sbci	r25, 0xCD	; 205
   145f0:	fc 01       	movw	r30, r24
   145f2:	80 81       	ld	r24, Z
   145f4:	8f 3f       	cpi	r24, 0xFF	; 255
   145f6:	09 f4       	brne	.+2      	; 0x145fa <sleepmgr_lock_mode+0x22>
			// Check APP or change the data type to uint16_t.
		}
	}

	// Enter a critical section
	flags = cpu_irq_save();
   145f8:	ff cf       	rjmp	.-2      	; 0x145f8 <sleepmgr_lock_mode+0x20>
   145fa:	ce df       	rcall	.-100    	; 0x14598 <cpu_irq_save>

	++sleepmgr_locks[mode];
   145fc:	89 83       	std	Y+1, r24	; 0x01
   145fe:	8a 81       	ldd	r24, Y+2	; 0x02
   14600:	88 2f       	mov	r24, r24
   14602:	90 e0       	ldi	r25, 0x00	; 0
   14604:	9c 01       	movw	r18, r24
   14606:	25 55       	subi	r18, 0x55	; 85
   14608:	3d 4c       	sbci	r19, 0xCD	; 205
   1460a:	f9 01       	movw	r30, r18
   1460c:	20 81       	ld	r18, Z
   1460e:	2f 5f       	subi	r18, 0xFF	; 255
   14610:	85 55       	subi	r24, 0x55	; 85
   14612:	9d 4c       	sbci	r25, 0xCD	; 205

	// Leave the critical section
	cpu_irq_restore(flags);
   14614:	fc 01       	movw	r30, r24
   14616:	20 83       	st	Z, r18
#else
	UNUSED(mode);
#endif /* CONFIG_SLEEPMGR_ENABLE */
}
   14618:	89 81       	ldd	r24, Y+1	; 0x01
   1461a:	ce df       	rcall	.-100    	; 0x145b8 <cpu_irq_restore>
   1461c:	00 00       	nop
   1461e:	0f 90       	pop	r0
   14620:	0f 90       	pop	r0
   14622:	df 91       	pop	r29
   14624:	cf 91       	pop	r28
   14626:	08 95       	ret

00014628 <sleepmgr_unlock_mode>:
 * manager can put the device to sleep in the deeper sleep modes.
 *
 * \param mode Sleep mode to unlock.
 */
static inline void sleepmgr_unlock_mode(enum sleepmgr_mode mode)
{
   14628:	cf 93       	push	r28
   1462a:	df 93       	push	r29
   1462c:	1f 92       	push	r1
   1462e:	1f 92       	push	r1
   14630:	cd b7       	in	r28, 0x3d	; 61
   14632:	de b7       	in	r29, 0x3e	; 62
   14634:	8a 83       	std	Y+2, r24	; 0x02
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] == 0) {
   14636:	8a 81       	ldd	r24, Y+2	; 0x02
   14638:	88 2f       	mov	r24, r24
   1463a:	90 e0       	ldi	r25, 0x00	; 0
   1463c:	85 55       	subi	r24, 0x55	; 85
   1463e:	9d 4c       	sbci	r25, 0xCD	; 205
   14640:	fc 01       	movw	r30, r24
   14642:	80 81       	ld	r24, Z
   14644:	88 23       	and	r24, r24
   14646:	09 f4       	brne	.+2      	; 0x1464a <sleepmgr_unlock_mode+0x22>
			// Check APP.
		}
	}

	// Enter a critical section
	flags = cpu_irq_save();
   14648:	ff cf       	rjmp	.-2      	; 0x14648 <sleepmgr_unlock_mode+0x20>
   1464a:	a6 df       	rcall	.-180    	; 0x14598 <cpu_irq_save>

	--sleepmgr_locks[mode];
   1464c:	89 83       	std	Y+1, r24	; 0x01
   1464e:	8a 81       	ldd	r24, Y+2	; 0x02
   14650:	88 2f       	mov	r24, r24
   14652:	90 e0       	ldi	r25, 0x00	; 0
   14654:	9c 01       	movw	r18, r24
   14656:	25 55       	subi	r18, 0x55	; 85
   14658:	3d 4c       	sbci	r19, 0xCD	; 205
   1465a:	f9 01       	movw	r30, r18
   1465c:	20 81       	ld	r18, Z
   1465e:	21 50       	subi	r18, 0x01	; 1
   14660:	85 55       	subi	r24, 0x55	; 85
   14662:	9d 4c       	sbci	r25, 0xCD	; 205

	// Leave the critical section
	cpu_irq_restore(flags);
   14664:	fc 01       	movw	r30, r24
   14666:	20 83       	st	Z, r18
#else
	UNUSED(mode);
#endif /* CONFIG_SLEEPMGR_ENABLE */
}
   14668:	89 81       	ldd	r24, Y+1	; 0x01
   1466a:	a6 df       	rcall	.-180    	; 0x145b8 <cpu_irq_restore>
   1466c:	00 00       	nop
   1466e:	0f 90       	pop	r0
   14670:	0f 90       	pop	r0
   14672:	df 91       	pop	r29
   14674:	cf 91       	pop	r28
   14676:	08 95       	ret

00014678 <adc_set_callback>:
 *
 * \param adc Pointer to ADC module.
 * \param callback Pointer to the callback function to set.
 */
void adc_set_callback(ADC_t *adc, adc_callback_t callback)
{
   14678:	cf 93       	push	r28
   1467a:	df 93       	push	r29
   1467c:	cd b7       	in	r28, 0x3d	; 61
   1467e:	de b7       	in	r29, 0x3e	; 62
   14680:	25 97       	sbiw	r28, 0x05	; 5
   14682:	cd bf       	out	0x3d, r28	; 61
   14684:	de bf       	out	0x3e, r29	; 62
   14686:	8a 83       	std	Y+2, r24	; 0x02
   14688:	9b 83       	std	Y+3, r25	; 0x03
   1468a:	6c 83       	std	Y+4, r22	; 0x04
	irqflags_t flags;

	Assert(callback);

	flags = cpu_irq_save();
   1468c:	7d 83       	std	Y+5, r23	; 0x05
   1468e:	84 df       	rcall	.-248    	; 0x14598 <cpu_irq_save>

#ifdef ADCA
	if ((uintptr_t)adc == (uintptr_t)&ADCA) {
   14690:	89 83       	std	Y+1, r24	; 0x01
   14692:	8a 81       	ldd	r24, Y+2	; 0x02
   14694:	9b 81       	ldd	r25, Y+3	; 0x03
   14696:	81 15       	cp	r24, r1
   14698:	92 40       	sbci	r25, 0x02	; 2
		adca_callback = callback;
   1469a:	39 f4       	brne	.+14     	; 0x146aa <adc_set_callback+0x32>
   1469c:	8c 81       	ldd	r24, Y+4	; 0x04
   1469e:	9d 81       	ldd	r25, Y+5	; 0x05
   146a0:	80 93 93 32 	sts	0x3293, r24	; 0x803293 <adca_callback>
   146a4:	90 93 94 32 	sts	0x3294, r25	; 0x803294 <adca_callback+0x1>
	} else
#endif

#ifdef ADCB
	if ((uintptr_t)adc == (uintptr_t)&ADCB) {
   146a8:	0b c0       	rjmp	.+22     	; 0x146c0 <adc_set_callback+0x48>
   146aa:	8a 81       	ldd	r24, Y+2	; 0x02
   146ac:	9b 81       	ldd	r25, Y+3	; 0x03
   146ae:	80 34       	cpi	r24, 0x40	; 64
   146b0:	92 40       	sbci	r25, 0x02	; 2
		adcb_callback = callback;
   146b2:	31 f4       	brne	.+12     	; 0x146c0 <adc_set_callback+0x48>
   146b4:	8c 81       	ldd	r24, Y+4	; 0x04
   146b6:	9d 81       	ldd	r25, Y+5	; 0x05
   146b8:	80 93 91 32 	sts	0x3291, r24	; 0x803291 <adcb_callback>

	{
		Assert(0);
	}

	cpu_irq_restore(flags);
   146bc:	90 93 92 32 	sts	0x3292, r25	; 0x803292 <adcb_callback+0x1>
}
   146c0:	89 81       	ldd	r24, Y+1	; 0x01
   146c2:	7a df       	rcall	.-268    	; 0x145b8 <cpu_irq_restore>
   146c4:	00 00       	nop
   146c6:	25 96       	adiw	r28, 0x05	; 5
   146c8:	cd bf       	out	0x3d, r28	; 61
   146ca:	de bf       	out	0x3e, r29	; 62
   146cc:	df 91       	pop	r29
   146ce:	cf 91       	pop	r28
   146d0:	08 95       	ret

000146d2 <adc_enable_clock>:
 * \param adc Pointer to ADC module.
 */
void adc_enable_clock(ADC_t *adc);

void adc_enable_clock(ADC_t *adc)
{
   146d2:	cf 93       	push	r28
   146d4:	df 93       	push	r29
   146d6:	1f 92       	push	r1
   146d8:	1f 92       	push	r1
   146da:	cd b7       	in	r28, 0x3d	; 61
   146dc:	de b7       	in	r29, 0x3e	; 62
   146de:	89 83       	std	Y+1, r24	; 0x01
   146e0:	9a 83       	std	Y+2, r25	; 0x02
#ifdef ADCA
	if ((uintptr_t)adc == (uintptr_t)(&ADCA)) {
   146e2:	89 81       	ldd	r24, Y+1	; 0x01
   146e4:	9a 81       	ldd	r25, Y+2	; 0x02
   146e6:	81 15       	cp	r24, r1
   146e8:	92 40       	sbci	r25, 0x02	; 2
   146ea:	69 f4       	brne	.+26     	; 0x14706 <adc_enable_clock+0x34>
		Assert(adca_enable_count < 0xff);
		if (!adca_enable_count++) {
   146ec:	80 91 cd 24 	lds	r24, 0x24CD	; 0x8024cd <adca_enable_count>
   146f0:	91 e0       	ldi	r25, 0x01	; 1
   146f2:	98 0f       	add	r25, r24
   146f4:	90 93 cd 24 	sts	0x24CD, r25	; 0x8024cd <adca_enable_count>
   146f8:	88 23       	and	r24, r24
   146fa:	b1 f4       	brne	.+44     	; 0x14728 <adc_enable_clock+0x56>
			sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_ADC);
   146fc:	62 e0       	ldi	r22, 0x02	; 2
   146fe:	81 e0       	ldi	r24, 0x01	; 1
   14700:	0f 94 ff 0f 	call	0x21ffe	; 0x21ffe <sysclk_enable_module>
#endif

	{
		Assert(0);
	}
}
   14704:	11 c0       	rjmp	.+34     	; 0x14728 <adc_enable_clock+0x56>
		}
	} else
#endif

#ifdef ADCB
	if ((uintptr_t)adc == (uintptr_t)(&ADCB)) {
   14706:	89 81       	ldd	r24, Y+1	; 0x01
   14708:	9a 81       	ldd	r25, Y+2	; 0x02
   1470a:	80 34       	cpi	r24, 0x40	; 64
   1470c:	92 40       	sbci	r25, 0x02	; 2
   1470e:	61 f4       	brne	.+24     	; 0x14728 <adc_enable_clock+0x56>
		Assert(adcb_enable_count < 0xff);
		if (!adcb_enable_count++) {
   14710:	80 91 ce 24 	lds	r24, 0x24CE	; 0x8024ce <adcb_enable_count>
   14714:	91 e0       	ldi	r25, 0x01	; 1
   14716:	98 0f       	add	r25, r24
   14718:	90 93 ce 24 	sts	0x24CE, r25	; 0x8024ce <adcb_enable_count>
   1471c:	88 23       	and	r24, r24
   1471e:	21 f4       	brne	.+8      	; 0x14728 <adc_enable_clock+0x56>
			sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_ADC);
   14720:	62 e0       	ldi	r22, 0x02	; 2
   14722:	82 e0       	ldi	r24, 0x02	; 2
   14724:	0f 94 ff 0f 	call	0x21ffe	; 0x21ffe <sysclk_enable_module>
#endif

	{
		Assert(0);
	}
}
   14728:	00 00       	nop
   1472a:	0f 90       	pop	r0
   1472c:	0f 90       	pop	r0
   1472e:	df 91       	pop	r29
   14730:	cf 91       	pop	r28
   14732:	08 95       	ret

00014734 <adc_disable_clock>:
 * \param adc Pointer to ADC module
 */
void adc_disable_clock(ADC_t *adc);

void adc_disable_clock(ADC_t *adc)
{
   14734:	cf 93       	push	r28
   14736:	df 93       	push	r29
   14738:	1f 92       	push	r1
   1473a:	1f 92       	push	r1
   1473c:	cd b7       	in	r28, 0x3d	; 61
   1473e:	de b7       	in	r29, 0x3e	; 62
   14740:	89 83       	std	Y+1, r24	; 0x01
   14742:	9a 83       	std	Y+2, r25	; 0x02
#ifdef ADCA
	if ((uintptr_t)adc == (uintptr_t)(&ADCA)) {
   14744:	89 81       	ldd	r24, Y+1	; 0x01
   14746:	9a 81       	ldd	r25, Y+2	; 0x02
   14748:	81 15       	cp	r24, r1
   1474a:	92 40       	sbci	r25, 0x02	; 2
   1474c:	71 f4       	brne	.+28     	; 0x1476a <adc_disable_clock+0x36>
		Assert(adca_enable_count);
		if (!--adca_enable_count) {
   1474e:	80 91 cd 24 	lds	r24, 0x24CD	; 0x8024cd <adca_enable_count>
   14752:	81 50       	subi	r24, 0x01	; 1
   14754:	80 93 cd 24 	sts	0x24CD, r24	; 0x8024cd <adca_enable_count>
   14758:	80 91 cd 24 	lds	r24, 0x24CD	; 0x8024cd <adca_enable_count>
   1475c:	88 23       	and	r24, r24
   1475e:	b9 f4       	brne	.+46     	; 0x1478e <adc_disable_clock+0x5a>
			sysclk_disable_module(SYSCLK_PORT_A, SYSCLK_ADC);
   14760:	62 e0       	ldi	r22, 0x02	; 2
   14762:	81 e0       	ldi	r24, 0x01	; 1
   14764:	0f 94 23 10 	call	0x22046	; 0x22046 <sysclk_disable_module>
#endif

	{
		Assert(0);
	}
}
   14768:	12 c0       	rjmp	.+36     	; 0x1478e <adc_disable_clock+0x5a>
		}
	} else
#endif

#ifdef ADCB
	if ((uintptr_t)adc == (uintptr_t)(&ADCB)) {
   1476a:	89 81       	ldd	r24, Y+1	; 0x01
   1476c:	9a 81       	ldd	r25, Y+2	; 0x02
   1476e:	80 34       	cpi	r24, 0x40	; 64
   14770:	92 40       	sbci	r25, 0x02	; 2
   14772:	69 f4       	brne	.+26     	; 0x1478e <adc_disable_clock+0x5a>
		Assert(adcb_enable_count);
		if (!--adcb_enable_count) {
   14774:	80 91 ce 24 	lds	r24, 0x24CE	; 0x8024ce <adcb_enable_count>
   14778:	81 50       	subi	r24, 0x01	; 1
   1477a:	80 93 ce 24 	sts	0x24CE, r24	; 0x8024ce <adcb_enable_count>
   1477e:	80 91 ce 24 	lds	r24, 0x24CE	; 0x8024ce <adcb_enable_count>
   14782:	88 23       	and	r24, r24
   14784:	21 f4       	brne	.+8      	; 0x1478e <adc_disable_clock+0x5a>
			sysclk_disable_module(SYSCLK_PORT_B, SYSCLK_ADC);
   14786:	62 e0       	ldi	r22, 0x02	; 2
   14788:	82 e0       	ldi	r24, 0x02	; 2
   1478a:	0f 94 23 10 	call	0x22046	; 0x22046 <sysclk_disable_module>
#endif

	{
		Assert(0);
	}
}
   1478e:	00 00       	nop
   14790:	0f 90       	pop	r0
   14792:	0f 90       	pop	r0
   14794:	df 91       	pop	r29
   14796:	cf 91       	pop	r28
   14798:	08 95       	ret

0001479a <adc_enable>:
 * a conversion. For most XMEGA devices the start-up time is specified
 * to be a maximum of 24 ADC clock cycles. Please verify the start-up time for
 * the device in use.
 */
void adc_enable(ADC_t *adc)
{
   1479a:	cf 93       	push	r28
   1479c:	df 93       	push	r29
   1479e:	00 d0       	rcall	.+0      	; 0x147a0 <adc_enable+0x6>
   147a0:	cd b7       	in	r28, 0x3d	; 61
   147a2:	de b7       	in	r29, 0x3e	; 62
   147a4:	8a 83       	std	Y+2, r24	; 0x02
	irqflags_t flags = cpu_irq_save();
   147a6:	9b 83       	std	Y+3, r25	; 0x03
   147a8:	f7 de       	rcall	.-530    	; 0x14598 <cpu_irq_save>
	adc_enable_clock(adc);
   147aa:	89 83       	std	Y+1, r24	; 0x01
   147ac:	8a 81       	ldd	r24, Y+2	; 0x02
   147ae:	9b 81       	ldd	r25, Y+3	; 0x03
	adc->CTRLA |= ADC_ENABLE_bm;
   147b0:	90 df       	rcall	.-224    	; 0x146d2 <adc_enable_clock>
   147b2:	8a 81       	ldd	r24, Y+2	; 0x02
   147b4:	9b 81       	ldd	r25, Y+3	; 0x03
   147b6:	fc 01       	movw	r30, r24
   147b8:	80 81       	ld	r24, Z
   147ba:	28 2f       	mov	r18, r24
   147bc:	21 60       	ori	r18, 0x01	; 1
   147be:	8a 81       	ldd	r24, Y+2	; 0x02
   147c0:	9b 81       	ldd	r25, Y+3	; 0x03
	cpu_irq_restore(flags);
   147c2:	fc 01       	movw	r30, r24
   147c4:	20 83       	st	Z, r18

	sleepmgr_lock_mode(SLEEPMGR_IDLE);
   147c6:	89 81       	ldd	r24, Y+1	; 0x01
   147c8:	f7 de       	rcall	.-530    	; 0x145b8 <cpu_irq_restore>
   147ca:	81 e0       	ldi	r24, 0x01	; 1
}
   147cc:	05 df       	rcall	.-502    	; 0x145d8 <sleepmgr_lock_mode>
   147ce:	00 00       	nop
   147d0:	23 96       	adiw	r28, 0x03	; 3
   147d2:	cd bf       	out	0x3d, r28	; 61
   147d4:	de bf       	out	0x3e, r29	; 62
   147d6:	df 91       	pop	r29
   147d8:	cf 91       	pop	r28
   147da:	08 95       	ret

000147dc <adc_disable>:
 * Disables the ADC and unlocks IDLE mode for the sleep manager.
 *
 * \param adc Pointer to ADC module
 */
void adc_disable(ADC_t *adc)
{
   147dc:	cf 93       	push	r28
   147de:	df 93       	push	r29
   147e0:	00 d0       	rcall	.+0      	; 0x147e2 <adc_disable+0x6>
   147e2:	cd b7       	in	r28, 0x3d	; 61
   147e4:	de b7       	in	r29, 0x3e	; 62
   147e6:	8a 83       	std	Y+2, r24	; 0x02
	irqflags_t flags = cpu_irq_save();
   147e8:	9b 83       	std	Y+3, r25	; 0x03
   147ea:	d6 de       	rcall	.-596    	; 0x14598 <cpu_irq_save>
	adc->CTRLA &= ~ADC_ENABLE_bm;
   147ec:	89 83       	std	Y+1, r24	; 0x01
   147ee:	8a 81       	ldd	r24, Y+2	; 0x02
   147f0:	9b 81       	ldd	r25, Y+3	; 0x03
   147f2:	fc 01       	movw	r30, r24
   147f4:	80 81       	ld	r24, Z
   147f6:	28 2f       	mov	r18, r24
   147f8:	2e 7f       	andi	r18, 0xFE	; 254
   147fa:	8a 81       	ldd	r24, Y+2	; 0x02
   147fc:	9b 81       	ldd	r25, Y+3	; 0x03
   147fe:	fc 01       	movw	r30, r24
	adc_disable_clock(adc);
   14800:	20 83       	st	Z, r18
   14802:	8a 81       	ldd	r24, Y+2	; 0x02
	cpu_irq_restore(flags);
   14804:	9b 81       	ldd	r25, Y+3	; 0x03
   14806:	96 df       	rcall	.-212    	; 0x14734 <adc_disable_clock>

	sleepmgr_unlock_mode(SLEEPMGR_IDLE);
   14808:	89 81       	ldd	r24, Y+1	; 0x01
   1480a:	d6 de       	rcall	.-596    	; 0x145b8 <cpu_irq_restore>
   1480c:	81 e0       	ldi	r24, 0x01	; 1
}
   1480e:	0c df       	rcall	.-488    	; 0x14628 <sleepmgr_unlock_mode>
   14810:	00 00       	nop
   14812:	23 96       	adiw	r28, 0x03	; 3
   14814:	cd bf       	out	0x3d, r28	; 61
   14816:	de bf       	out	0x3e, r29	; 62
   14818:	df 91       	pop	r29
   1481a:	cf 91       	pop	r28
   1481c:	08 95       	ret

0001481e <cpu_irq_save>:
#endif

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
   1481e:	cf 93       	push	r28
   14820:	df 93       	push	r29
   14822:	1f 92       	push	r1
   14824:	cd b7       	in	r28, 0x3d	; 61
   14826:	de b7       	in	r29, 0x3e	; 62
	volatile irqflags_t flags = SREG;
   14828:	8f e3       	ldi	r24, 0x3F	; 63
   1482a:	90 e0       	ldi	r25, 0x00	; 0
   1482c:	fc 01       	movw	r30, r24
   1482e:	80 81       	ld	r24, Z
   14830:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
   14832:	f8 94       	cli
	return flags;
   14834:	89 81       	ldd	r24, Y+1	; 0x01
}
   14836:	0f 90       	pop	r0
   14838:	df 91       	pop	r29
   1483a:	cf 91       	pop	r28
   1483c:	08 95       	ret

0001483e <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
   1483e:	cf 93       	push	r28
   14840:	df 93       	push	r29
   14842:	1f 92       	push	r1
   14844:	cd b7       	in	r28, 0x3d	; 61
   14846:	de b7       	in	r29, 0x3e	; 62
   14848:	89 83       	std	Y+1, r24	; 0x01
	barrier();
	SREG = flags;
   1484a:	8f e3       	ldi	r24, 0x3F	; 63
   1484c:	90 e0       	ldi	r25, 0x00	; 0
   1484e:	29 81       	ldd	r18, Y+1	; 0x01
   14850:	fc 01       	movw	r30, r24
   14852:	20 83       	st	Z, r18
}
   14854:	00 00       	nop
   14856:	0f 90       	pop	r0
   14858:	df 91       	pop	r29
   1485a:	cf 91       	pop	r28
   1485c:	08 95       	ret

0001485e <nvm_read_production_signature_row>:
 *       the program space reads will be corrupted.
 *
 * \param address Byte offset into the signature row
 */
static inline uint8_t nvm_read_production_signature_row(uint8_t address)
{
   1485e:	cf 93       	push	r28
   14860:	df 93       	push	r29
   14862:	1f 92       	push	r1
   14864:	cd b7       	in	r28, 0x3d	; 61
   14866:	de b7       	in	r29, 0x3e	; 62
   14868:	89 83       	std	Y+1, r24	; 0x01
	return nvm_read_byte(NVM_CMD_READ_CALIB_ROW_gc, address);
   1486a:	89 81       	ldd	r24, Y+1	; 0x01
   1486c:	88 2f       	mov	r24, r24
   1486e:	90 e0       	ldi	r25, 0x00	; 0
   14870:	bc 01       	movw	r22, r24
   14872:	82 e0       	ldi	r24, 0x02	; 2
   14874:	0f 94 98 24 	call	0x24930	; 0x24930 <nvm_read_byte>
}
   14878:	0f 90       	pop	r0
   1487a:	df 91       	pop	r29
   1487c:	cf 91       	pop	r28
   1487e:	08 95       	ret

00014880 <adc_get_calibration_data>:
 * \brief Get calibration data
 *
 * \param cal Identifier for calibration data to get.
 */
static inline uint16_t adc_get_calibration_data(enum adc_calibration_data cal)
{
   14880:	cf 93       	push	r28
   14882:	df 93       	push	r29
   14884:	00 d0       	rcall	.+0      	; 0x14886 <adc_get_calibration_data+0x6>
   14886:	cd b7       	in	r28, 0x3d	; 61
   14888:	de b7       	in	r29, 0x3e	; 62
   1488a:	8b 83       	std	Y+3, r24	; 0x03
	uint16_t data;

	switch (cal) {
   1488c:	8b 81       	ldd	r24, Y+3	; 0x03
   1488e:	88 2f       	mov	r24, r24
   14890:	90 e0       	ldi	r25, 0x00	; 0
   14892:	81 30       	cpi	r24, 0x01	; 1
   14894:	91 05       	cpc	r25, r1
   14896:	e9 f0       	breq	.+58     	; 0x148d2 <adc_get_calibration_data+0x52>
   14898:	82 30       	cpi	r24, 0x02	; 2
   1489a:	91 05       	cpc	r25, r1
   1489c:	89 f1       	breq	.+98     	; 0x14900 <adc_get_calibration_data+0x80>
   1489e:	89 2b       	or	r24, r25
   148a0:	09 f0       	breq	.+2      	; 0x148a4 <adc_get_calibration_data+0x24>
   148a2:	45 c0       	rjmp	.+138    	; 0x1492e <adc_get_calibration_data+0xae>
#ifdef ADCA
	case ADC_CAL_ADCA:
		data = nvm_read_production_signature_row(ADCACAL1);
   148a4:	81 e2       	ldi	r24, 0x21	; 33
   148a6:	db df       	rcall	.-74     	; 0x1485e <nvm_read_production_signature_row>
   148a8:	88 2f       	mov	r24, r24
   148aa:	90 e0       	ldi	r25, 0x00	; 0
   148ac:	89 83       	std	Y+1, r24	; 0x01
   148ae:	9a 83       	std	Y+2, r25	; 0x02
		data <<= 8;
   148b0:	89 81       	ldd	r24, Y+1	; 0x01
   148b2:	9a 81       	ldd	r25, Y+2	; 0x02
   148b4:	98 2f       	mov	r25, r24
   148b6:	88 27       	eor	r24, r24
   148b8:	89 83       	std	Y+1, r24	; 0x01
		data |= nvm_read_production_signature_row(ADCACAL0);
   148ba:	9a 83       	std	Y+2, r25	; 0x02
   148bc:	80 e2       	ldi	r24, 0x20	; 32
   148be:	cf df       	rcall	.-98     	; 0x1485e <nvm_read_production_signature_row>
   148c0:	88 2f       	mov	r24, r24
   148c2:	90 e0       	ldi	r25, 0x00	; 0
   148c4:	29 81       	ldd	r18, Y+1	; 0x01
   148c6:	3a 81       	ldd	r19, Y+2	; 0x02
   148c8:	82 2b       	or	r24, r18
   148ca:	93 2b       	or	r25, r19
		break;
#endif

#ifdef ADCB
	case ADC_CAL_ADCB:
		data = nvm_read_production_signature_row(ADCBCAL1);
   148cc:	89 83       	std	Y+1, r24	; 0x01
   148ce:	9a 83       	std	Y+2, r25	; 0x02
   148d0:	30 c0       	rjmp	.+96     	; 0x14932 <adc_get_calibration_data+0xb2>
   148d2:	85 e2       	ldi	r24, 0x25	; 37
   148d4:	c4 df       	rcall	.-120    	; 0x1485e <nvm_read_production_signature_row>
   148d6:	88 2f       	mov	r24, r24
   148d8:	90 e0       	ldi	r25, 0x00	; 0
		data <<= 8;
   148da:	89 83       	std	Y+1, r24	; 0x01
   148dc:	9a 83       	std	Y+2, r25	; 0x02
   148de:	89 81       	ldd	r24, Y+1	; 0x01
   148e0:	9a 81       	ldd	r25, Y+2	; 0x02
   148e2:	98 2f       	mov	r25, r24
		data |= nvm_read_production_signature_row(ADCBCAL0);
   148e4:	88 27       	eor	r24, r24
   148e6:	89 83       	std	Y+1, r24	; 0x01
   148e8:	9a 83       	std	Y+2, r25	; 0x02
   148ea:	84 e2       	ldi	r24, 0x24	; 36
   148ec:	b8 df       	rcall	.-144    	; 0x1485e <nvm_read_production_signature_row>
   148ee:	88 2f       	mov	r24, r24
   148f0:	90 e0       	ldi	r25, 0x00	; 0
   148f2:	29 81       	ldd	r18, Y+1	; 0x01
   148f4:	3a 81       	ldd	r19, Y+2	; 0x02
   148f6:	82 2b       	or	r24, r18
		break;
   148f8:	93 2b       	or	r25, r19
#endif

#if defined(ADCA) || defined(ADCB)
	case ADC_CAL_TEMPSENSE:
		data = nvm_read_production_signature_row(TEMPSENSE1);
   148fa:	89 83       	std	Y+1, r24	; 0x01
   148fc:	9a 83       	std	Y+2, r25	; 0x02
   148fe:	19 c0       	rjmp	.+50     	; 0x14932 <adc_get_calibration_data+0xb2>
   14900:	8f e2       	ldi	r24, 0x2F	; 47
   14902:	ad df       	rcall	.-166    	; 0x1485e <nvm_read_production_signature_row>
   14904:	88 2f       	mov	r24, r24
   14906:	90 e0       	ldi	r25, 0x00	; 0
		data <<= 8;
   14908:	89 83       	std	Y+1, r24	; 0x01
   1490a:	9a 83       	std	Y+2, r25	; 0x02
   1490c:	89 81       	ldd	r24, Y+1	; 0x01
   1490e:	9a 81       	ldd	r25, Y+2	; 0x02
   14910:	98 2f       	mov	r25, r24
		data |= nvm_read_production_signature_row(TEMPSENSE0);
   14912:	88 27       	eor	r24, r24
   14914:	89 83       	std	Y+1, r24	; 0x01
   14916:	9a 83       	std	Y+2, r25	; 0x02
   14918:	8e e2       	ldi	r24, 0x2E	; 46
   1491a:	a1 df       	rcall	.-190    	; 0x1485e <nvm_read_production_signature_row>
   1491c:	88 2f       	mov	r24, r24
   1491e:	90 e0       	ldi	r25, 0x00	; 0
   14920:	29 81       	ldd	r18, Y+1	; 0x01
   14922:	3a 81       	ldd	r19, Y+2	; 0x02
   14924:	82 2b       	or	r24, r18
   14926:	93 2b       	or	r25, r19
		break;
   14928:	89 83       	std	Y+1, r24	; 0x01
		break;
#endif

	default:
		Assert(0);
		data = 0;
   1492a:	9a 83       	std	Y+2, r25	; 0x02
   1492c:	02 c0       	rjmp	.+4      	; 0x14932 <adc_get_calibration_data+0xb2>
	}

	return data;
   1492e:	19 82       	std	Y+1, r1	; 0x01
   14930:	1a 82       	std	Y+2, r1	; 0x02
}
   14932:	89 81       	ldd	r24, Y+1	; 0x01
   14934:	9a 81       	ldd	r25, Y+2	; 0x02
   14936:	23 96       	adiw	r28, 0x03	; 3
   14938:	cd bf       	out	0x3d, r28	; 61
   1493a:	de bf       	out	0x3e, r29	; 62
   1493c:	df 91       	pop	r29
   1493e:	cf 91       	pop	r28
   14940:	08 95       	ret

00014942 <__vector_71>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH0_vect)
{
   14942:	1f 92       	push	r1
   14944:	0f 92       	push	r0
   14946:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   1494a:	0f 92       	push	r0
   1494c:	11 24       	eor	r1, r1
   1494e:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   14952:	0f 92       	push	r0
   14954:	2f 93       	push	r18
   14956:	3f 93       	push	r19
   14958:	4f 93       	push	r20
   1495a:	5f 93       	push	r21
   1495c:	6f 93       	push	r22
   1495e:	7f 93       	push	r23
   14960:	8f 93       	push	r24
   14962:	9f 93       	push	r25
   14964:	af 93       	push	r26
   14966:	bf 93       	push	r27
   14968:	ef 93       	push	r30
   1496a:	ff 93       	push	r31
   1496c:	cf 93       	push	r28
   1496e:	df 93       	push	r29
   14970:	00 d0       	rcall	.+0      	; 0x14972 <__vector_71+0x30>
   14972:	1f 92       	push	r1
   14974:	cd b7       	in	r28, 0x3d	; 61
   14976:	de b7       	in	r29, 0x3e	; 62
	adca_callback(&ADCA, ADC_CH0, adc_get_result(&ADCA, ADC_CH0));
   14978:	20 91 93 32 	lds	r18, 0x3293	; 0x803293 <adca_callback>
   1497c:	30 91 94 32 	lds	r19, 0x3294	; 0x803294 <adca_callback+0x1>
   14980:	80 e0       	ldi	r24, 0x00	; 0
   14982:	92 e0       	ldi	r25, 0x02	; 2
   14984:	89 83       	std	Y+1, r24	; 0x01
   14986:	9a 83       	std	Y+2, r25	; 0x02
   14988:	81 e0       	ldi	r24, 0x01	; 1
   1498a:	8b 83       	std	Y+3, r24	; 0x03
 * \return Pointer to ADC channel
 */
__always_inline static  ADC_CH_t *adc_get_channel(
		ADC_t *adc, uint8_t ch_mask)
{
	uint8_t index = 0;
   1498c:	1c 82       	std	Y+4, r1	; 0x04
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
   1498e:	8b 81       	ldd	r24, Y+3	; 0x03
   14990:	88 2f       	mov	r24, r24
   14992:	90 e0       	ldi	r25, 0x00	; 0
   14994:	83 70       	andi	r24, 0x03	; 3
   14996:	99 27       	eor	r25, r25
   14998:	89 2b       	or	r24, r25
   1499a:	39 f4       	brne	.+14     	; 0x149aa <__vector_71+0x68>
		index += 2;
   1499c:	8c 81       	ldd	r24, Y+4	; 0x04
   1499e:	8e 5f       	subi	r24, 0xFE	; 254
   149a0:	8c 83       	std	Y+4, r24	; 0x04
		ch_mask >>= 2;
   149a2:	8b 81       	ldd	r24, Y+3	; 0x03
   149a4:	86 95       	lsr	r24
   149a6:	86 95       	lsr	r24
   149a8:	8b 83       	std	Y+3, r24	; 0x03
	}
#endif
#if ADC_NR_OF_CHANNELS > 1
	if (!(ch_mask & 0x01)) {
   149aa:	8b 81       	ldd	r24, Y+3	; 0x03
   149ac:	88 2f       	mov	r24, r24
   149ae:	90 e0       	ldi	r25, 0x00	; 0
   149b0:	81 70       	andi	r24, 0x01	; 1
   149b2:	99 27       	eor	r25, r25
   149b4:	89 2b       	or	r24, r25
   149b6:	19 f4       	brne	.+6      	; 0x149be <__vector_71+0x7c>
		index++;
   149b8:	8c 81       	ldd	r24, Y+4	; 0x04
   149ba:	8f 5f       	subi	r24, 0xFF	; 255
   149bc:	8c 83       	std	Y+4, r24	; 0x04
	}
#endif

	return (ADC_CH_t *)(&adc->CH0 + index);
   149be:	89 81       	ldd	r24, Y+1	; 0x01
   149c0:	9a 81       	ldd	r25, Y+2	; 0x02
   149c2:	ac 01       	movw	r20, r24
   149c4:	40 5e       	subi	r20, 0xE0	; 224
   149c6:	5f 4f       	sbci	r21, 0xFF	; 255
   149c8:	8c 81       	ldd	r24, Y+4	; 0x04
   149ca:	88 2f       	mov	r24, r24
   149cc:	90 e0       	ldi	r25, 0x00	; 0
   149ce:	88 0f       	add	r24, r24
   149d0:	99 1f       	adc	r25, r25
   149d2:	88 0f       	add	r24, r24
   149d4:	99 1f       	adc	r25, r25
   149d6:	88 0f       	add	r24, r24
   149d8:	99 1f       	adc	r25, r25
   149da:	84 0f       	add	r24, r20
   149dc:	95 1f       	adc	r25, r21
   149de:	fc 01       	movw	r30, r24
   149e0:	84 81       	ldd	r24, Z+4	; 0x04
   149e2:	95 81       	ldd	r25, Z+5	; 0x05
   149e4:	ac 01       	movw	r20, r24
   149e6:	61 e0       	ldi	r22, 0x01	; 1
   149e8:	80 e0       	ldi	r24, 0x00	; 0
   149ea:	92 e0       	ldi	r25, 0x02	; 2
   149ec:	f9 01       	movw	r30, r18
   149ee:	19 95       	eicall
}
   149f0:	00 00       	nop
   149f2:	24 96       	adiw	r28, 0x04	; 4
   149f4:	cd bf       	out	0x3d, r28	; 61
   149f6:	de bf       	out	0x3e, r29	; 62
   149f8:	df 91       	pop	r29
   149fa:	cf 91       	pop	r28
   149fc:	ff 91       	pop	r31
   149fe:	ef 91       	pop	r30
   14a00:	bf 91       	pop	r27
   14a02:	af 91       	pop	r26
   14a04:	9f 91       	pop	r25
   14a06:	8f 91       	pop	r24
   14a08:	7f 91       	pop	r23
   14a0a:	6f 91       	pop	r22
   14a0c:	5f 91       	pop	r21
   14a0e:	4f 91       	pop	r20
   14a10:	3f 91       	pop	r19
   14a12:	2f 91       	pop	r18
   14a14:	0f 90       	pop	r0
   14a16:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   14a1a:	0f 90       	pop	r0
   14a1c:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   14a20:	0f 90       	pop	r0
   14a22:	1f 90       	pop	r1
   14a24:	18 95       	reti

00014a26 <__vector_72>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH1_vect)
{
   14a26:	1f 92       	push	r1
   14a28:	0f 92       	push	r0
   14a2a:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   14a2e:	0f 92       	push	r0
   14a30:	11 24       	eor	r1, r1
   14a32:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   14a36:	0f 92       	push	r0
   14a38:	2f 93       	push	r18
   14a3a:	3f 93       	push	r19
   14a3c:	4f 93       	push	r20
   14a3e:	5f 93       	push	r21
   14a40:	6f 93       	push	r22
   14a42:	7f 93       	push	r23
   14a44:	8f 93       	push	r24
   14a46:	9f 93       	push	r25
   14a48:	af 93       	push	r26
   14a4a:	bf 93       	push	r27
   14a4c:	ef 93       	push	r30
   14a4e:	ff 93       	push	r31
   14a50:	cf 93       	push	r28
   14a52:	df 93       	push	r29
   14a54:	00 d0       	rcall	.+0      	; 0x14a56 <__vector_72+0x30>
   14a56:	1f 92       	push	r1
   14a58:	cd b7       	in	r28, 0x3d	; 61
   14a5a:	de b7       	in	r29, 0x3e	; 62
	adca_callback(&ADCA, ADC_CH1, adc_get_result(&ADCA, ADC_CH1));
   14a5c:	20 91 93 32 	lds	r18, 0x3293	; 0x803293 <adca_callback>
   14a60:	30 91 94 32 	lds	r19, 0x3294	; 0x803294 <adca_callback+0x1>
   14a64:	80 e0       	ldi	r24, 0x00	; 0
   14a66:	92 e0       	ldi	r25, 0x02	; 2
   14a68:	89 83       	std	Y+1, r24	; 0x01
   14a6a:	9a 83       	std	Y+2, r25	; 0x02
   14a6c:	82 e0       	ldi	r24, 0x02	; 2
   14a6e:	8b 83       	std	Y+3, r24	; 0x03
 * \return Pointer to ADC channel
 */
__always_inline static  ADC_CH_t *adc_get_channel(
		ADC_t *adc, uint8_t ch_mask)
{
	uint8_t index = 0;
   14a70:	1c 82       	std	Y+4, r1	; 0x04
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
   14a72:	8b 81       	ldd	r24, Y+3	; 0x03
   14a74:	88 2f       	mov	r24, r24
   14a76:	90 e0       	ldi	r25, 0x00	; 0
   14a78:	83 70       	andi	r24, 0x03	; 3
   14a7a:	99 27       	eor	r25, r25
   14a7c:	89 2b       	or	r24, r25
   14a7e:	39 f4       	brne	.+14     	; 0x14a8e <__vector_72+0x68>
		index += 2;
   14a80:	8c 81       	ldd	r24, Y+4	; 0x04
   14a82:	8e 5f       	subi	r24, 0xFE	; 254
   14a84:	8c 83       	std	Y+4, r24	; 0x04
		ch_mask >>= 2;
   14a86:	8b 81       	ldd	r24, Y+3	; 0x03
   14a88:	86 95       	lsr	r24
   14a8a:	86 95       	lsr	r24
   14a8c:	8b 83       	std	Y+3, r24	; 0x03
	}
#endif
#if ADC_NR_OF_CHANNELS > 1
	if (!(ch_mask & 0x01)) {
   14a8e:	8b 81       	ldd	r24, Y+3	; 0x03
   14a90:	88 2f       	mov	r24, r24
   14a92:	90 e0       	ldi	r25, 0x00	; 0
   14a94:	81 70       	andi	r24, 0x01	; 1
   14a96:	99 27       	eor	r25, r25
   14a98:	89 2b       	or	r24, r25
   14a9a:	19 f4       	brne	.+6      	; 0x14aa2 <__vector_72+0x7c>
		index++;
   14a9c:	8c 81       	ldd	r24, Y+4	; 0x04
   14a9e:	8f 5f       	subi	r24, 0xFF	; 255
   14aa0:	8c 83       	std	Y+4, r24	; 0x04
	}
#endif

	return (ADC_CH_t *)(&adc->CH0 + index);
   14aa2:	89 81       	ldd	r24, Y+1	; 0x01
   14aa4:	9a 81       	ldd	r25, Y+2	; 0x02
   14aa6:	ac 01       	movw	r20, r24
   14aa8:	40 5e       	subi	r20, 0xE0	; 224
   14aaa:	5f 4f       	sbci	r21, 0xFF	; 255
   14aac:	8c 81       	ldd	r24, Y+4	; 0x04
   14aae:	88 2f       	mov	r24, r24
   14ab0:	90 e0       	ldi	r25, 0x00	; 0
   14ab2:	88 0f       	add	r24, r24
   14ab4:	99 1f       	adc	r25, r25
   14ab6:	88 0f       	add	r24, r24
   14ab8:	99 1f       	adc	r25, r25
   14aba:	88 0f       	add	r24, r24
   14abc:	99 1f       	adc	r25, r25
   14abe:	84 0f       	add	r24, r20
   14ac0:	95 1f       	adc	r25, r21
   14ac2:	fc 01       	movw	r30, r24
   14ac4:	84 81       	ldd	r24, Z+4	; 0x04
   14ac6:	95 81       	ldd	r25, Z+5	; 0x05
   14ac8:	ac 01       	movw	r20, r24
   14aca:	62 e0       	ldi	r22, 0x02	; 2
   14acc:	80 e0       	ldi	r24, 0x00	; 0
   14ace:	92 e0       	ldi	r25, 0x02	; 2
   14ad0:	f9 01       	movw	r30, r18
   14ad2:	19 95       	eicall
}
   14ad4:	00 00       	nop
   14ad6:	24 96       	adiw	r28, 0x04	; 4
   14ad8:	cd bf       	out	0x3d, r28	; 61
   14ada:	de bf       	out	0x3e, r29	; 62
   14adc:	df 91       	pop	r29
   14ade:	cf 91       	pop	r28
   14ae0:	ff 91       	pop	r31
   14ae2:	ef 91       	pop	r30
   14ae4:	bf 91       	pop	r27
   14ae6:	af 91       	pop	r26
   14ae8:	9f 91       	pop	r25
   14aea:	8f 91       	pop	r24
   14aec:	7f 91       	pop	r23
   14aee:	6f 91       	pop	r22
   14af0:	5f 91       	pop	r21
   14af2:	4f 91       	pop	r20
   14af4:	3f 91       	pop	r19
   14af6:	2f 91       	pop	r18
   14af8:	0f 90       	pop	r0
   14afa:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   14afe:	0f 90       	pop	r0
   14b00:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   14b04:	0f 90       	pop	r0
   14b06:	1f 90       	pop	r1
   14b08:	18 95       	reti

00014b0a <__vector_73>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH2_vect)
{
   14b0a:	1f 92       	push	r1
   14b0c:	0f 92       	push	r0
   14b0e:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   14b12:	0f 92       	push	r0
   14b14:	11 24       	eor	r1, r1
   14b16:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   14b1a:	0f 92       	push	r0
   14b1c:	2f 93       	push	r18
   14b1e:	3f 93       	push	r19
   14b20:	4f 93       	push	r20
   14b22:	5f 93       	push	r21
   14b24:	6f 93       	push	r22
   14b26:	7f 93       	push	r23
   14b28:	8f 93       	push	r24
   14b2a:	9f 93       	push	r25
   14b2c:	af 93       	push	r26
   14b2e:	bf 93       	push	r27
   14b30:	ef 93       	push	r30
   14b32:	ff 93       	push	r31
   14b34:	cf 93       	push	r28
   14b36:	df 93       	push	r29
   14b38:	00 d0       	rcall	.+0      	; 0x14b3a <__vector_73+0x30>
   14b3a:	1f 92       	push	r1
   14b3c:	cd b7       	in	r28, 0x3d	; 61
   14b3e:	de b7       	in	r29, 0x3e	; 62
	adca_callback(&ADCA, ADC_CH2, adc_get_result(&ADCA, ADC_CH2));
   14b40:	20 91 93 32 	lds	r18, 0x3293	; 0x803293 <adca_callback>
   14b44:	30 91 94 32 	lds	r19, 0x3294	; 0x803294 <adca_callback+0x1>
   14b48:	80 e0       	ldi	r24, 0x00	; 0
   14b4a:	92 e0       	ldi	r25, 0x02	; 2
   14b4c:	89 83       	std	Y+1, r24	; 0x01
   14b4e:	9a 83       	std	Y+2, r25	; 0x02
   14b50:	84 e0       	ldi	r24, 0x04	; 4
   14b52:	8b 83       	std	Y+3, r24	; 0x03
 * \return Pointer to ADC channel
 */
__always_inline static  ADC_CH_t *adc_get_channel(
		ADC_t *adc, uint8_t ch_mask)
{
	uint8_t index = 0;
   14b54:	1c 82       	std	Y+4, r1	; 0x04
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
   14b56:	8b 81       	ldd	r24, Y+3	; 0x03
   14b58:	88 2f       	mov	r24, r24
   14b5a:	90 e0       	ldi	r25, 0x00	; 0
   14b5c:	83 70       	andi	r24, 0x03	; 3
   14b5e:	99 27       	eor	r25, r25
   14b60:	89 2b       	or	r24, r25
   14b62:	39 f4       	brne	.+14     	; 0x14b72 <__vector_73+0x68>
		index += 2;
   14b64:	8c 81       	ldd	r24, Y+4	; 0x04
   14b66:	8e 5f       	subi	r24, 0xFE	; 254
   14b68:	8c 83       	std	Y+4, r24	; 0x04
		ch_mask >>= 2;
   14b6a:	8b 81       	ldd	r24, Y+3	; 0x03
   14b6c:	86 95       	lsr	r24
   14b6e:	86 95       	lsr	r24
   14b70:	8b 83       	std	Y+3, r24	; 0x03
	}
#endif
#if ADC_NR_OF_CHANNELS > 1
	if (!(ch_mask & 0x01)) {
   14b72:	8b 81       	ldd	r24, Y+3	; 0x03
   14b74:	88 2f       	mov	r24, r24
   14b76:	90 e0       	ldi	r25, 0x00	; 0
   14b78:	81 70       	andi	r24, 0x01	; 1
   14b7a:	99 27       	eor	r25, r25
   14b7c:	89 2b       	or	r24, r25
   14b7e:	19 f4       	brne	.+6      	; 0x14b86 <__vector_73+0x7c>
		index++;
   14b80:	8c 81       	ldd	r24, Y+4	; 0x04
   14b82:	8f 5f       	subi	r24, 0xFF	; 255
   14b84:	8c 83       	std	Y+4, r24	; 0x04
	}
#endif

	return (ADC_CH_t *)(&adc->CH0 + index);
   14b86:	89 81       	ldd	r24, Y+1	; 0x01
   14b88:	9a 81       	ldd	r25, Y+2	; 0x02
   14b8a:	ac 01       	movw	r20, r24
   14b8c:	40 5e       	subi	r20, 0xE0	; 224
   14b8e:	5f 4f       	sbci	r21, 0xFF	; 255
   14b90:	8c 81       	ldd	r24, Y+4	; 0x04
   14b92:	88 2f       	mov	r24, r24
   14b94:	90 e0       	ldi	r25, 0x00	; 0
   14b96:	88 0f       	add	r24, r24
   14b98:	99 1f       	adc	r25, r25
   14b9a:	88 0f       	add	r24, r24
   14b9c:	99 1f       	adc	r25, r25
   14b9e:	88 0f       	add	r24, r24
   14ba0:	99 1f       	adc	r25, r25
   14ba2:	84 0f       	add	r24, r20
   14ba4:	95 1f       	adc	r25, r21
   14ba6:	fc 01       	movw	r30, r24
   14ba8:	84 81       	ldd	r24, Z+4	; 0x04
   14baa:	95 81       	ldd	r25, Z+5	; 0x05
   14bac:	ac 01       	movw	r20, r24
   14bae:	64 e0       	ldi	r22, 0x04	; 4
   14bb0:	80 e0       	ldi	r24, 0x00	; 0
   14bb2:	92 e0       	ldi	r25, 0x02	; 2
   14bb4:	f9 01       	movw	r30, r18
   14bb6:	19 95       	eicall
}
   14bb8:	00 00       	nop
   14bba:	24 96       	adiw	r28, 0x04	; 4
   14bbc:	cd bf       	out	0x3d, r28	; 61
   14bbe:	de bf       	out	0x3e, r29	; 62
   14bc0:	df 91       	pop	r29
   14bc2:	cf 91       	pop	r28
   14bc4:	ff 91       	pop	r31
   14bc6:	ef 91       	pop	r30
   14bc8:	bf 91       	pop	r27
   14bca:	af 91       	pop	r26
   14bcc:	9f 91       	pop	r25
   14bce:	8f 91       	pop	r24
   14bd0:	7f 91       	pop	r23
   14bd2:	6f 91       	pop	r22
   14bd4:	5f 91       	pop	r21
   14bd6:	4f 91       	pop	r20
   14bd8:	3f 91       	pop	r19
   14bda:	2f 91       	pop	r18
   14bdc:	0f 90       	pop	r0
   14bde:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   14be2:	0f 90       	pop	r0
   14be4:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   14be8:	0f 90       	pop	r0
   14bea:	1f 90       	pop	r1
   14bec:	18 95       	reti

00014bee <__vector_74>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH3_vect)
{
   14bee:	1f 92       	push	r1
   14bf0:	0f 92       	push	r0
   14bf2:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   14bf6:	0f 92       	push	r0
   14bf8:	11 24       	eor	r1, r1
   14bfa:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   14bfe:	0f 92       	push	r0
   14c00:	2f 93       	push	r18
   14c02:	3f 93       	push	r19
   14c04:	4f 93       	push	r20
   14c06:	5f 93       	push	r21
   14c08:	6f 93       	push	r22
   14c0a:	7f 93       	push	r23
   14c0c:	8f 93       	push	r24
   14c0e:	9f 93       	push	r25
   14c10:	af 93       	push	r26
   14c12:	bf 93       	push	r27
   14c14:	ef 93       	push	r30
   14c16:	ff 93       	push	r31
   14c18:	cf 93       	push	r28
   14c1a:	df 93       	push	r29
   14c1c:	00 d0       	rcall	.+0      	; 0x14c1e <__vector_74+0x30>
   14c1e:	1f 92       	push	r1
   14c20:	cd b7       	in	r28, 0x3d	; 61
   14c22:	de b7       	in	r29, 0x3e	; 62
	adca_callback(&ADCA, ADC_CH3, adc_get_result(&ADCA, ADC_CH3));
   14c24:	20 91 93 32 	lds	r18, 0x3293	; 0x803293 <adca_callback>
   14c28:	30 91 94 32 	lds	r19, 0x3294	; 0x803294 <adca_callback+0x1>
   14c2c:	80 e0       	ldi	r24, 0x00	; 0
   14c2e:	92 e0       	ldi	r25, 0x02	; 2
   14c30:	89 83       	std	Y+1, r24	; 0x01
   14c32:	9a 83       	std	Y+2, r25	; 0x02
   14c34:	88 e0       	ldi	r24, 0x08	; 8
   14c36:	8b 83       	std	Y+3, r24	; 0x03
 * \return Pointer to ADC channel
 */
__always_inline static  ADC_CH_t *adc_get_channel(
		ADC_t *adc, uint8_t ch_mask)
{
	uint8_t index = 0;
   14c38:	1c 82       	std	Y+4, r1	; 0x04
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
   14c3a:	8b 81       	ldd	r24, Y+3	; 0x03
   14c3c:	88 2f       	mov	r24, r24
   14c3e:	90 e0       	ldi	r25, 0x00	; 0
   14c40:	83 70       	andi	r24, 0x03	; 3
   14c42:	99 27       	eor	r25, r25
   14c44:	89 2b       	or	r24, r25
   14c46:	39 f4       	brne	.+14     	; 0x14c56 <__vector_74+0x68>
		index += 2;
   14c48:	8c 81       	ldd	r24, Y+4	; 0x04
   14c4a:	8e 5f       	subi	r24, 0xFE	; 254
   14c4c:	8c 83       	std	Y+4, r24	; 0x04
		ch_mask >>= 2;
   14c4e:	8b 81       	ldd	r24, Y+3	; 0x03
   14c50:	86 95       	lsr	r24
   14c52:	86 95       	lsr	r24
   14c54:	8b 83       	std	Y+3, r24	; 0x03
	}
#endif
#if ADC_NR_OF_CHANNELS > 1
	if (!(ch_mask & 0x01)) {
   14c56:	8b 81       	ldd	r24, Y+3	; 0x03
   14c58:	88 2f       	mov	r24, r24
   14c5a:	90 e0       	ldi	r25, 0x00	; 0
   14c5c:	81 70       	andi	r24, 0x01	; 1
   14c5e:	99 27       	eor	r25, r25
   14c60:	89 2b       	or	r24, r25
   14c62:	19 f4       	brne	.+6      	; 0x14c6a <__vector_74+0x7c>
		index++;
   14c64:	8c 81       	ldd	r24, Y+4	; 0x04
   14c66:	8f 5f       	subi	r24, 0xFF	; 255
   14c68:	8c 83       	std	Y+4, r24	; 0x04
	}
#endif

	return (ADC_CH_t *)(&adc->CH0 + index);
   14c6a:	89 81       	ldd	r24, Y+1	; 0x01
   14c6c:	9a 81       	ldd	r25, Y+2	; 0x02
   14c6e:	ac 01       	movw	r20, r24
   14c70:	40 5e       	subi	r20, 0xE0	; 224
   14c72:	5f 4f       	sbci	r21, 0xFF	; 255
   14c74:	8c 81       	ldd	r24, Y+4	; 0x04
   14c76:	88 2f       	mov	r24, r24
   14c78:	90 e0       	ldi	r25, 0x00	; 0
   14c7a:	88 0f       	add	r24, r24
   14c7c:	99 1f       	adc	r25, r25
   14c7e:	88 0f       	add	r24, r24
   14c80:	99 1f       	adc	r25, r25
   14c82:	88 0f       	add	r24, r24
   14c84:	99 1f       	adc	r25, r25
   14c86:	84 0f       	add	r24, r20
   14c88:	95 1f       	adc	r25, r21
   14c8a:	fc 01       	movw	r30, r24
   14c8c:	84 81       	ldd	r24, Z+4	; 0x04
   14c8e:	95 81       	ldd	r25, Z+5	; 0x05
   14c90:	ac 01       	movw	r20, r24
   14c92:	68 e0       	ldi	r22, 0x08	; 8
   14c94:	80 e0       	ldi	r24, 0x00	; 0
   14c96:	92 e0       	ldi	r25, 0x02	; 2
   14c98:	f9 01       	movw	r30, r18
   14c9a:	19 95       	eicall
}
   14c9c:	00 00       	nop
   14c9e:	24 96       	adiw	r28, 0x04	; 4
   14ca0:	cd bf       	out	0x3d, r28	; 61
   14ca2:	de bf       	out	0x3e, r29	; 62
   14ca4:	df 91       	pop	r29
   14ca6:	cf 91       	pop	r28
   14ca8:	ff 91       	pop	r31
   14caa:	ef 91       	pop	r30
   14cac:	bf 91       	pop	r27
   14cae:	af 91       	pop	r26
   14cb0:	9f 91       	pop	r25
   14cb2:	8f 91       	pop	r24
   14cb4:	7f 91       	pop	r23
   14cb6:	6f 91       	pop	r22
   14cb8:	5f 91       	pop	r21
   14cba:	4f 91       	pop	r20
   14cbc:	3f 91       	pop	r19
   14cbe:	2f 91       	pop	r18
   14cc0:	0f 90       	pop	r0
   14cc2:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   14cc6:	0f 90       	pop	r0
   14cc8:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   14ccc:	0f 90       	pop	r0
   14cce:	1f 90       	pop	r1
   14cd0:	18 95       	reti

00014cd2 <__vector_39>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCB_CH0_vect)
{
   14cd2:	1f 92       	push	r1
   14cd4:	0f 92       	push	r0
   14cd6:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   14cda:	0f 92       	push	r0
   14cdc:	11 24       	eor	r1, r1
   14cde:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   14ce2:	0f 92       	push	r0
   14ce4:	2f 93       	push	r18
   14ce6:	3f 93       	push	r19
   14ce8:	4f 93       	push	r20
   14cea:	5f 93       	push	r21
   14cec:	6f 93       	push	r22
   14cee:	7f 93       	push	r23
   14cf0:	8f 93       	push	r24
   14cf2:	9f 93       	push	r25
   14cf4:	af 93       	push	r26
   14cf6:	bf 93       	push	r27
   14cf8:	ef 93       	push	r30
   14cfa:	ff 93       	push	r31
   14cfc:	cf 93       	push	r28
   14cfe:	df 93       	push	r29
   14d00:	00 d0       	rcall	.+0      	; 0x14d02 <__vector_39+0x30>
   14d02:	1f 92       	push	r1
   14d04:	cd b7       	in	r28, 0x3d	; 61
   14d06:	de b7       	in	r29, 0x3e	; 62
	adcb_callback(&ADCB, ADC_CH0, adc_get_result(&ADCB, ADC_CH0));
   14d08:	20 91 91 32 	lds	r18, 0x3291	; 0x803291 <adcb_callback>
   14d0c:	30 91 92 32 	lds	r19, 0x3292	; 0x803292 <adcb_callback+0x1>
   14d10:	80 e4       	ldi	r24, 0x40	; 64
   14d12:	92 e0       	ldi	r25, 0x02	; 2
   14d14:	89 83       	std	Y+1, r24	; 0x01
   14d16:	9a 83       	std	Y+2, r25	; 0x02
   14d18:	81 e0       	ldi	r24, 0x01	; 1
   14d1a:	8b 83       	std	Y+3, r24	; 0x03
 * \return Pointer to ADC channel
 */
__always_inline static  ADC_CH_t *adc_get_channel(
		ADC_t *adc, uint8_t ch_mask)
{
	uint8_t index = 0;
   14d1c:	1c 82       	std	Y+4, r1	; 0x04
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
   14d1e:	8b 81       	ldd	r24, Y+3	; 0x03
   14d20:	88 2f       	mov	r24, r24
   14d22:	90 e0       	ldi	r25, 0x00	; 0
   14d24:	83 70       	andi	r24, 0x03	; 3
   14d26:	99 27       	eor	r25, r25
   14d28:	89 2b       	or	r24, r25
   14d2a:	39 f4       	brne	.+14     	; 0x14d3a <__vector_39+0x68>
		index += 2;
   14d2c:	8c 81       	ldd	r24, Y+4	; 0x04
   14d2e:	8e 5f       	subi	r24, 0xFE	; 254
   14d30:	8c 83       	std	Y+4, r24	; 0x04
		ch_mask >>= 2;
   14d32:	8b 81       	ldd	r24, Y+3	; 0x03
   14d34:	86 95       	lsr	r24
   14d36:	86 95       	lsr	r24
   14d38:	8b 83       	std	Y+3, r24	; 0x03
	}
#endif
#if ADC_NR_OF_CHANNELS > 1
	if (!(ch_mask & 0x01)) {
   14d3a:	8b 81       	ldd	r24, Y+3	; 0x03
   14d3c:	88 2f       	mov	r24, r24
   14d3e:	90 e0       	ldi	r25, 0x00	; 0
   14d40:	81 70       	andi	r24, 0x01	; 1
   14d42:	99 27       	eor	r25, r25
   14d44:	89 2b       	or	r24, r25
   14d46:	19 f4       	brne	.+6      	; 0x14d4e <__vector_39+0x7c>
		index++;
   14d48:	8c 81       	ldd	r24, Y+4	; 0x04
   14d4a:	8f 5f       	subi	r24, 0xFF	; 255
   14d4c:	8c 83       	std	Y+4, r24	; 0x04
	}
#endif

	return (ADC_CH_t *)(&adc->CH0 + index);
   14d4e:	89 81       	ldd	r24, Y+1	; 0x01
   14d50:	9a 81       	ldd	r25, Y+2	; 0x02
   14d52:	ac 01       	movw	r20, r24
   14d54:	40 5e       	subi	r20, 0xE0	; 224
   14d56:	5f 4f       	sbci	r21, 0xFF	; 255
   14d58:	8c 81       	ldd	r24, Y+4	; 0x04
   14d5a:	88 2f       	mov	r24, r24
   14d5c:	90 e0       	ldi	r25, 0x00	; 0
   14d5e:	88 0f       	add	r24, r24
   14d60:	99 1f       	adc	r25, r25
   14d62:	88 0f       	add	r24, r24
   14d64:	99 1f       	adc	r25, r25
   14d66:	88 0f       	add	r24, r24
   14d68:	99 1f       	adc	r25, r25
   14d6a:	84 0f       	add	r24, r20
   14d6c:	95 1f       	adc	r25, r21
   14d6e:	fc 01       	movw	r30, r24
   14d70:	84 81       	ldd	r24, Z+4	; 0x04
   14d72:	95 81       	ldd	r25, Z+5	; 0x05
   14d74:	ac 01       	movw	r20, r24
   14d76:	61 e0       	ldi	r22, 0x01	; 1
   14d78:	80 e4       	ldi	r24, 0x40	; 64
   14d7a:	92 e0       	ldi	r25, 0x02	; 2
   14d7c:	f9 01       	movw	r30, r18
   14d7e:	19 95       	eicall
}
   14d80:	00 00       	nop
   14d82:	24 96       	adiw	r28, 0x04	; 4
   14d84:	cd bf       	out	0x3d, r28	; 61
   14d86:	de bf       	out	0x3e, r29	; 62
   14d88:	df 91       	pop	r29
   14d8a:	cf 91       	pop	r28
   14d8c:	ff 91       	pop	r31
   14d8e:	ef 91       	pop	r30
   14d90:	bf 91       	pop	r27
   14d92:	af 91       	pop	r26
   14d94:	9f 91       	pop	r25
   14d96:	8f 91       	pop	r24
   14d98:	7f 91       	pop	r23
   14d9a:	6f 91       	pop	r22
   14d9c:	5f 91       	pop	r21
   14d9e:	4f 91       	pop	r20
   14da0:	3f 91       	pop	r19
   14da2:	2f 91       	pop	r18
   14da4:	0f 90       	pop	r0
   14da6:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   14daa:	0f 90       	pop	r0
   14dac:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   14db0:	0f 90       	pop	r0
   14db2:	1f 90       	pop	r1
   14db4:	18 95       	reti

00014db6 <__vector_40>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCB_CH1_vect)
{
   14db6:	1f 92       	push	r1
   14db8:	0f 92       	push	r0
   14dba:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   14dbe:	0f 92       	push	r0
   14dc0:	11 24       	eor	r1, r1
   14dc2:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   14dc6:	0f 92       	push	r0
   14dc8:	2f 93       	push	r18
   14dca:	3f 93       	push	r19
   14dcc:	4f 93       	push	r20
   14dce:	5f 93       	push	r21
   14dd0:	6f 93       	push	r22
   14dd2:	7f 93       	push	r23
   14dd4:	8f 93       	push	r24
   14dd6:	9f 93       	push	r25
   14dd8:	af 93       	push	r26
   14dda:	bf 93       	push	r27
   14ddc:	ef 93       	push	r30
   14dde:	ff 93       	push	r31
   14de0:	cf 93       	push	r28
   14de2:	df 93       	push	r29
   14de4:	00 d0       	rcall	.+0      	; 0x14de6 <__vector_40+0x30>
   14de6:	1f 92       	push	r1
   14de8:	cd b7       	in	r28, 0x3d	; 61
   14dea:	de b7       	in	r29, 0x3e	; 62
	adcb_callback(&ADCB, ADC_CH1, adc_get_result(&ADCB, ADC_CH1));
   14dec:	20 91 91 32 	lds	r18, 0x3291	; 0x803291 <adcb_callback>
   14df0:	30 91 92 32 	lds	r19, 0x3292	; 0x803292 <adcb_callback+0x1>
   14df4:	80 e4       	ldi	r24, 0x40	; 64
   14df6:	92 e0       	ldi	r25, 0x02	; 2
   14df8:	89 83       	std	Y+1, r24	; 0x01
   14dfa:	9a 83       	std	Y+2, r25	; 0x02
   14dfc:	82 e0       	ldi	r24, 0x02	; 2
   14dfe:	8b 83       	std	Y+3, r24	; 0x03
 * \return Pointer to ADC channel
 */
__always_inline static  ADC_CH_t *adc_get_channel(
		ADC_t *adc, uint8_t ch_mask)
{
	uint8_t index = 0;
   14e00:	1c 82       	std	Y+4, r1	; 0x04
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
   14e02:	8b 81       	ldd	r24, Y+3	; 0x03
   14e04:	88 2f       	mov	r24, r24
   14e06:	90 e0       	ldi	r25, 0x00	; 0
   14e08:	83 70       	andi	r24, 0x03	; 3
   14e0a:	99 27       	eor	r25, r25
   14e0c:	89 2b       	or	r24, r25
   14e0e:	39 f4       	brne	.+14     	; 0x14e1e <__vector_40+0x68>
		index += 2;
   14e10:	8c 81       	ldd	r24, Y+4	; 0x04
   14e12:	8e 5f       	subi	r24, 0xFE	; 254
   14e14:	8c 83       	std	Y+4, r24	; 0x04
		ch_mask >>= 2;
   14e16:	8b 81       	ldd	r24, Y+3	; 0x03
   14e18:	86 95       	lsr	r24
   14e1a:	86 95       	lsr	r24
   14e1c:	8b 83       	std	Y+3, r24	; 0x03
	}
#endif
#if ADC_NR_OF_CHANNELS > 1
	if (!(ch_mask & 0x01)) {
   14e1e:	8b 81       	ldd	r24, Y+3	; 0x03
   14e20:	88 2f       	mov	r24, r24
   14e22:	90 e0       	ldi	r25, 0x00	; 0
   14e24:	81 70       	andi	r24, 0x01	; 1
   14e26:	99 27       	eor	r25, r25
   14e28:	89 2b       	or	r24, r25
   14e2a:	19 f4       	brne	.+6      	; 0x14e32 <__vector_40+0x7c>
		index++;
   14e2c:	8c 81       	ldd	r24, Y+4	; 0x04
   14e2e:	8f 5f       	subi	r24, 0xFF	; 255
   14e30:	8c 83       	std	Y+4, r24	; 0x04
	}
#endif

	return (ADC_CH_t *)(&adc->CH0 + index);
   14e32:	89 81       	ldd	r24, Y+1	; 0x01
   14e34:	9a 81       	ldd	r25, Y+2	; 0x02
   14e36:	ac 01       	movw	r20, r24
   14e38:	40 5e       	subi	r20, 0xE0	; 224
   14e3a:	5f 4f       	sbci	r21, 0xFF	; 255
   14e3c:	8c 81       	ldd	r24, Y+4	; 0x04
   14e3e:	88 2f       	mov	r24, r24
   14e40:	90 e0       	ldi	r25, 0x00	; 0
   14e42:	88 0f       	add	r24, r24
   14e44:	99 1f       	adc	r25, r25
   14e46:	88 0f       	add	r24, r24
   14e48:	99 1f       	adc	r25, r25
   14e4a:	88 0f       	add	r24, r24
   14e4c:	99 1f       	adc	r25, r25
   14e4e:	84 0f       	add	r24, r20
   14e50:	95 1f       	adc	r25, r21
   14e52:	fc 01       	movw	r30, r24
   14e54:	84 81       	ldd	r24, Z+4	; 0x04
   14e56:	95 81       	ldd	r25, Z+5	; 0x05
   14e58:	ac 01       	movw	r20, r24
   14e5a:	62 e0       	ldi	r22, 0x02	; 2
   14e5c:	80 e4       	ldi	r24, 0x40	; 64
   14e5e:	92 e0       	ldi	r25, 0x02	; 2
   14e60:	f9 01       	movw	r30, r18
   14e62:	19 95       	eicall
}
   14e64:	00 00       	nop
   14e66:	24 96       	adiw	r28, 0x04	; 4
   14e68:	cd bf       	out	0x3d, r28	; 61
   14e6a:	de bf       	out	0x3e, r29	; 62
   14e6c:	df 91       	pop	r29
   14e6e:	cf 91       	pop	r28
   14e70:	ff 91       	pop	r31
   14e72:	ef 91       	pop	r30
   14e74:	bf 91       	pop	r27
   14e76:	af 91       	pop	r26
   14e78:	9f 91       	pop	r25
   14e7a:	8f 91       	pop	r24
   14e7c:	7f 91       	pop	r23
   14e7e:	6f 91       	pop	r22
   14e80:	5f 91       	pop	r21
   14e82:	4f 91       	pop	r20
   14e84:	3f 91       	pop	r19
   14e86:	2f 91       	pop	r18
   14e88:	0f 90       	pop	r0
   14e8a:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   14e8e:	0f 90       	pop	r0
   14e90:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   14e94:	0f 90       	pop	r0
   14e96:	1f 90       	pop	r1
   14e98:	18 95       	reti

00014e9a <__vector_41>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCB_CH2_vect)
{
   14e9a:	1f 92       	push	r1
   14e9c:	0f 92       	push	r0
   14e9e:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   14ea2:	0f 92       	push	r0
   14ea4:	11 24       	eor	r1, r1
   14ea6:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   14eaa:	0f 92       	push	r0
   14eac:	2f 93       	push	r18
   14eae:	3f 93       	push	r19
   14eb0:	4f 93       	push	r20
   14eb2:	5f 93       	push	r21
   14eb4:	6f 93       	push	r22
   14eb6:	7f 93       	push	r23
   14eb8:	8f 93       	push	r24
   14eba:	9f 93       	push	r25
   14ebc:	af 93       	push	r26
   14ebe:	bf 93       	push	r27
   14ec0:	ef 93       	push	r30
   14ec2:	ff 93       	push	r31
   14ec4:	cf 93       	push	r28
   14ec6:	df 93       	push	r29
   14ec8:	00 d0       	rcall	.+0      	; 0x14eca <__vector_41+0x30>
   14eca:	1f 92       	push	r1
   14ecc:	cd b7       	in	r28, 0x3d	; 61
   14ece:	de b7       	in	r29, 0x3e	; 62
	adcb_callback(&ADCB, ADC_CH2, adc_get_result(&ADCB, ADC_CH2));
   14ed0:	20 91 91 32 	lds	r18, 0x3291	; 0x803291 <adcb_callback>
   14ed4:	30 91 92 32 	lds	r19, 0x3292	; 0x803292 <adcb_callback+0x1>
   14ed8:	80 e4       	ldi	r24, 0x40	; 64
   14eda:	92 e0       	ldi	r25, 0x02	; 2
   14edc:	89 83       	std	Y+1, r24	; 0x01
   14ede:	9a 83       	std	Y+2, r25	; 0x02
   14ee0:	84 e0       	ldi	r24, 0x04	; 4
   14ee2:	8b 83       	std	Y+3, r24	; 0x03
 * \return Pointer to ADC channel
 */
__always_inline static  ADC_CH_t *adc_get_channel(
		ADC_t *adc, uint8_t ch_mask)
{
	uint8_t index = 0;
   14ee4:	1c 82       	std	Y+4, r1	; 0x04
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
   14ee6:	8b 81       	ldd	r24, Y+3	; 0x03
   14ee8:	88 2f       	mov	r24, r24
   14eea:	90 e0       	ldi	r25, 0x00	; 0
   14eec:	83 70       	andi	r24, 0x03	; 3
   14eee:	99 27       	eor	r25, r25
   14ef0:	89 2b       	or	r24, r25
   14ef2:	39 f4       	brne	.+14     	; 0x14f02 <__vector_41+0x68>
		index += 2;
   14ef4:	8c 81       	ldd	r24, Y+4	; 0x04
   14ef6:	8e 5f       	subi	r24, 0xFE	; 254
   14ef8:	8c 83       	std	Y+4, r24	; 0x04
		ch_mask >>= 2;
   14efa:	8b 81       	ldd	r24, Y+3	; 0x03
   14efc:	86 95       	lsr	r24
   14efe:	86 95       	lsr	r24
   14f00:	8b 83       	std	Y+3, r24	; 0x03
	}
#endif
#if ADC_NR_OF_CHANNELS > 1
	if (!(ch_mask & 0x01)) {
   14f02:	8b 81       	ldd	r24, Y+3	; 0x03
   14f04:	88 2f       	mov	r24, r24
   14f06:	90 e0       	ldi	r25, 0x00	; 0
   14f08:	81 70       	andi	r24, 0x01	; 1
   14f0a:	99 27       	eor	r25, r25
   14f0c:	89 2b       	or	r24, r25
   14f0e:	19 f4       	brne	.+6      	; 0x14f16 <__vector_41+0x7c>
		index++;
   14f10:	8c 81       	ldd	r24, Y+4	; 0x04
   14f12:	8f 5f       	subi	r24, 0xFF	; 255
   14f14:	8c 83       	std	Y+4, r24	; 0x04
	}
#endif

	return (ADC_CH_t *)(&adc->CH0 + index);
   14f16:	89 81       	ldd	r24, Y+1	; 0x01
   14f18:	9a 81       	ldd	r25, Y+2	; 0x02
   14f1a:	ac 01       	movw	r20, r24
   14f1c:	40 5e       	subi	r20, 0xE0	; 224
   14f1e:	5f 4f       	sbci	r21, 0xFF	; 255
   14f20:	8c 81       	ldd	r24, Y+4	; 0x04
   14f22:	88 2f       	mov	r24, r24
   14f24:	90 e0       	ldi	r25, 0x00	; 0
   14f26:	88 0f       	add	r24, r24
   14f28:	99 1f       	adc	r25, r25
   14f2a:	88 0f       	add	r24, r24
   14f2c:	99 1f       	adc	r25, r25
   14f2e:	88 0f       	add	r24, r24
   14f30:	99 1f       	adc	r25, r25
   14f32:	84 0f       	add	r24, r20
   14f34:	95 1f       	adc	r25, r21
   14f36:	fc 01       	movw	r30, r24
   14f38:	84 81       	ldd	r24, Z+4	; 0x04
   14f3a:	95 81       	ldd	r25, Z+5	; 0x05
   14f3c:	ac 01       	movw	r20, r24
   14f3e:	64 e0       	ldi	r22, 0x04	; 4
   14f40:	80 e4       	ldi	r24, 0x40	; 64
   14f42:	92 e0       	ldi	r25, 0x02	; 2
   14f44:	f9 01       	movw	r30, r18
   14f46:	19 95       	eicall
}
   14f48:	00 00       	nop
   14f4a:	24 96       	adiw	r28, 0x04	; 4
   14f4c:	cd bf       	out	0x3d, r28	; 61
   14f4e:	de bf       	out	0x3e, r29	; 62
   14f50:	df 91       	pop	r29
   14f52:	cf 91       	pop	r28
   14f54:	ff 91       	pop	r31
   14f56:	ef 91       	pop	r30
   14f58:	bf 91       	pop	r27
   14f5a:	af 91       	pop	r26
   14f5c:	9f 91       	pop	r25
   14f5e:	8f 91       	pop	r24
   14f60:	7f 91       	pop	r23
   14f62:	6f 91       	pop	r22
   14f64:	5f 91       	pop	r21
   14f66:	4f 91       	pop	r20
   14f68:	3f 91       	pop	r19
   14f6a:	2f 91       	pop	r18
   14f6c:	0f 90       	pop	r0
   14f6e:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   14f72:	0f 90       	pop	r0
   14f74:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   14f78:	0f 90       	pop	r0
   14f7a:	1f 90       	pop	r1
   14f7c:	18 95       	reti

00014f7e <__vector_42>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCB_CH3_vect)
{
   14f7e:	1f 92       	push	r1
   14f80:	0f 92       	push	r0
   14f82:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   14f86:	0f 92       	push	r0
   14f88:	11 24       	eor	r1, r1
   14f8a:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   14f8e:	0f 92       	push	r0
   14f90:	2f 93       	push	r18
   14f92:	3f 93       	push	r19
   14f94:	4f 93       	push	r20
   14f96:	5f 93       	push	r21
   14f98:	6f 93       	push	r22
   14f9a:	7f 93       	push	r23
   14f9c:	8f 93       	push	r24
   14f9e:	9f 93       	push	r25
   14fa0:	af 93       	push	r26
   14fa2:	bf 93       	push	r27
   14fa4:	ef 93       	push	r30
   14fa6:	ff 93       	push	r31
   14fa8:	cf 93       	push	r28
   14faa:	df 93       	push	r29
   14fac:	00 d0       	rcall	.+0      	; 0x14fae <__vector_42+0x30>
   14fae:	1f 92       	push	r1
   14fb0:	cd b7       	in	r28, 0x3d	; 61
   14fb2:	de b7       	in	r29, 0x3e	; 62
	adcb_callback(&ADCB, ADC_CH3, adc_get_result(&ADCB, ADC_CH3));
   14fb4:	20 91 91 32 	lds	r18, 0x3291	; 0x803291 <adcb_callback>
   14fb8:	30 91 92 32 	lds	r19, 0x3292	; 0x803292 <adcb_callback+0x1>
   14fbc:	80 e4       	ldi	r24, 0x40	; 64
   14fbe:	92 e0       	ldi	r25, 0x02	; 2
   14fc0:	89 83       	std	Y+1, r24	; 0x01
   14fc2:	9a 83       	std	Y+2, r25	; 0x02
   14fc4:	88 e0       	ldi	r24, 0x08	; 8
   14fc6:	8b 83       	std	Y+3, r24	; 0x03
 * \return Pointer to ADC channel
 */
__always_inline static  ADC_CH_t *adc_get_channel(
		ADC_t *adc, uint8_t ch_mask)
{
	uint8_t index = 0;
   14fc8:	1c 82       	std	Y+4, r1	; 0x04
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
   14fca:	8b 81       	ldd	r24, Y+3	; 0x03
   14fcc:	88 2f       	mov	r24, r24
   14fce:	90 e0       	ldi	r25, 0x00	; 0
   14fd0:	83 70       	andi	r24, 0x03	; 3
   14fd2:	99 27       	eor	r25, r25
   14fd4:	89 2b       	or	r24, r25
   14fd6:	39 f4       	brne	.+14     	; 0x14fe6 <__vector_42+0x68>
		index += 2;
   14fd8:	8c 81       	ldd	r24, Y+4	; 0x04
   14fda:	8e 5f       	subi	r24, 0xFE	; 254
   14fdc:	8c 83       	std	Y+4, r24	; 0x04
		ch_mask >>= 2;
   14fde:	8b 81       	ldd	r24, Y+3	; 0x03
   14fe0:	86 95       	lsr	r24
   14fe2:	86 95       	lsr	r24
   14fe4:	8b 83       	std	Y+3, r24	; 0x03
	}
#endif
#if ADC_NR_OF_CHANNELS > 1
	if (!(ch_mask & 0x01)) {
   14fe6:	8b 81       	ldd	r24, Y+3	; 0x03
   14fe8:	88 2f       	mov	r24, r24
   14fea:	90 e0       	ldi	r25, 0x00	; 0
   14fec:	81 70       	andi	r24, 0x01	; 1
   14fee:	99 27       	eor	r25, r25
   14ff0:	89 2b       	or	r24, r25
   14ff2:	19 f4       	brne	.+6      	; 0x14ffa <__vector_42+0x7c>
		index++;
   14ff4:	8c 81       	ldd	r24, Y+4	; 0x04
   14ff6:	8f 5f       	subi	r24, 0xFF	; 255
   14ff8:	8c 83       	std	Y+4, r24	; 0x04
	}
#endif

	return (ADC_CH_t *)(&adc->CH0 + index);
   14ffa:	89 81       	ldd	r24, Y+1	; 0x01
   14ffc:	9a 81       	ldd	r25, Y+2	; 0x02
   14ffe:	ac 01       	movw	r20, r24
   15000:	40 5e       	subi	r20, 0xE0	; 224
   15002:	5f 4f       	sbci	r21, 0xFF	; 255
   15004:	8c 81       	ldd	r24, Y+4	; 0x04
   15006:	88 2f       	mov	r24, r24
   15008:	90 e0       	ldi	r25, 0x00	; 0
   1500a:	88 0f       	add	r24, r24
   1500c:	99 1f       	adc	r25, r25
   1500e:	88 0f       	add	r24, r24
   15010:	99 1f       	adc	r25, r25
   15012:	88 0f       	add	r24, r24
   15014:	99 1f       	adc	r25, r25
   15016:	84 0f       	add	r24, r20
   15018:	95 1f       	adc	r25, r21
   1501a:	fc 01       	movw	r30, r24
   1501c:	84 81       	ldd	r24, Z+4	; 0x04
   1501e:	95 81       	ldd	r25, Z+5	; 0x05
   15020:	ac 01       	movw	r20, r24
   15022:	68 e0       	ldi	r22, 0x08	; 8
   15024:	80 e4       	ldi	r24, 0x40	; 64
   15026:	92 e0       	ldi	r25, 0x02	; 2
   15028:	f9 01       	movw	r30, r18
   1502a:	19 95       	eicall
}
   1502c:	00 00       	nop
   1502e:	24 96       	adiw	r28, 0x04	; 4
   15030:	cd bf       	out	0x3d, r28	; 61
   15032:	de bf       	out	0x3e, r29	; 62
   15034:	df 91       	pop	r29
   15036:	cf 91       	pop	r28
   15038:	ff 91       	pop	r31
   1503a:	ef 91       	pop	r30
   1503c:	bf 91       	pop	r27
   1503e:	af 91       	pop	r26
   15040:	9f 91       	pop	r25
   15042:	8f 91       	pop	r24
   15044:	7f 91       	pop	r23
   15046:	6f 91       	pop	r22
   15048:	5f 91       	pop	r21
   1504a:	4f 91       	pop	r20
   1504c:	3f 91       	pop	r19
   1504e:	2f 91       	pop	r18
   15050:	0f 90       	pop	r0
   15052:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   15056:	0f 90       	pop	r0
   15058:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   1505c:	0f 90       	pop	r0
   1505e:	1f 90       	pop	r1
   15060:	18 95       	reti

00015062 <adc_write_configuration>:
 *
 * \param adc Pointer to ADC module.
 * \param conf Pointer to ADC module configuration.
 */
void adc_write_configuration(ADC_t *adc, const struct adc_config *conf)
{
   15062:	cf 93       	push	r28
   15064:	df 93       	push	r29
   15066:	cd b7       	in	r28, 0x3d	; 61
   15068:	de b7       	in	r29, 0x3e	; 62
   1506a:	28 97       	sbiw	r28, 0x08	; 8
   1506c:	cd bf       	out	0x3d, r28	; 61
   1506e:	de bf       	out	0x3e, r29	; 62
   15070:	8d 83       	std	Y+5, r24	; 0x05
   15072:	9e 83       	std	Y+6, r25	; 0x06
   15074:	6f 83       	std	Y+7, r22	; 0x07
   15076:	78 87       	std	Y+8, r23	; 0x08
	uint16_t cal;
	uint8_t enable;
	irqflags_t flags;

#ifdef ADCA
	if ((uintptr_t)adc == (uintptr_t)&ADCA) {
   15078:	8d 81       	ldd	r24, Y+5	; 0x05
   1507a:	9e 81       	ldd	r25, Y+6	; 0x06
   1507c:	81 15       	cp	r24, r1
   1507e:	92 40       	sbci	r25, 0x02	; 2
   15080:	29 f4       	brne	.+10     	; 0x1508c <adc_write_configuration+0x2a>
		cal = adc_get_calibration_data(ADC_CAL_ADCA);
   15082:	80 e0       	ldi	r24, 0x00	; 0
   15084:	fd db       	rcall	.-2054   	; 0x14880 <adc_get_calibration_data>
   15086:	89 83       	std	Y+1, r24	; 0x01
   15088:	9a 83       	std	Y+2, r25	; 0x02
   1508a:	0a c0       	rjmp	.+20     	; 0x150a0 <adc_write_configuration+0x3e>
	} else
#endif

#ifdef ADCB
	if ((uintptr_t)adc == (uintptr_t)&ADCB) {
   1508c:	8d 81       	ldd	r24, Y+5	; 0x05
   1508e:	9e 81       	ldd	r25, Y+6	; 0x06
   15090:	80 34       	cpi	r24, 0x40	; 64
   15092:	92 40       	sbci	r25, 0x02	; 2
   15094:	09 f0       	breq	.+2      	; 0x15098 <adc_write_configuration+0x36>
		cal = adc_get_calibration_data(ADC_CAL_ADCB);
   15096:	56 c0       	rjmp	.+172    	; 0x15144 <adc_write_configuration+0xe2>
   15098:	81 e0       	ldi	r24, 0x01	; 1
   1509a:	f2 db       	rcall	.-2076   	; 0x14880 <adc_get_calibration_data>
	{
		Assert(0);
		return;
	}

	flags = cpu_irq_save();
   1509c:	89 83       	std	Y+1, r24	; 0x01
   1509e:	9a 83       	std	Y+2, r25	; 0x02
	adc_enable_clock(adc);
   150a0:	be db       	rcall	.-2180   	; 0x1481e <cpu_irq_save>
   150a2:	8b 83       	std	Y+3, r24	; 0x03
   150a4:	8d 81       	ldd	r24, Y+5	; 0x05
   150a6:	9e 81       	ldd	r25, Y+6	; 0x06
	enable = adc->CTRLA & ADC_ENABLE_bm;
   150a8:	14 db       	rcall	.-2520   	; 0x146d2 <adc_enable_clock>
   150aa:	8d 81       	ldd	r24, Y+5	; 0x05
   150ac:	9e 81       	ldd	r25, Y+6	; 0x06
   150ae:	fc 01       	movw	r30, r24
   150b0:	80 81       	ld	r24, Z
   150b2:	81 70       	andi	r24, 0x01	; 1

	adc->CTRLA = ADC_FLUSH_bm;
   150b4:	8c 83       	std	Y+4, r24	; 0x04
   150b6:	8d 81       	ldd	r24, Y+5	; 0x05
   150b8:	9e 81       	ldd	r25, Y+6	; 0x06
   150ba:	22 e0       	ldi	r18, 0x02	; 2
   150bc:	fc 01       	movw	r30, r24
	adc->CAL = cal;
   150be:	20 83       	st	Z, r18
   150c0:	8d 81       	ldd	r24, Y+5	; 0x05
   150c2:	9e 81       	ldd	r25, Y+6	; 0x06
   150c4:	29 81       	ldd	r18, Y+1	; 0x01
   150c6:	3a 81       	ldd	r19, Y+2	; 0x02
   150c8:	fc 01       	movw	r30, r24
   150ca:	24 87       	std	Z+12, r18	; 0x0c
	adc->CMP = conf->cmp;
   150cc:	35 87       	std	Z+13, r19	; 0x0d
   150ce:	8f 81       	ldd	r24, Y+7	; 0x07
   150d0:	98 85       	ldd	r25, Y+8	; 0x08
   150d2:	fc 01       	movw	r30, r24
   150d4:	25 81       	ldd	r18, Z+5	; 0x05
   150d6:	36 81       	ldd	r19, Z+6	; 0x06
   150d8:	8d 81       	ldd	r24, Y+5	; 0x05
   150da:	9e 81       	ldd	r25, Y+6	; 0x06
   150dc:	fc 01       	movw	r30, r24
   150de:	20 8f       	std	Z+24, r18	; 0x18
	adc->REFCTRL = conf->refctrl;
   150e0:	31 8f       	std	Z+25, r19	; 0x19
   150e2:	8f 81       	ldd	r24, Y+7	; 0x07
   150e4:	98 85       	ldd	r25, Y+8	; 0x08
   150e6:	fc 01       	movw	r30, r24
   150e8:	22 81       	ldd	r18, Z+2	; 0x02
   150ea:	8d 81       	ldd	r24, Y+5	; 0x05
   150ec:	9e 81       	ldd	r25, Y+6	; 0x06
   150ee:	fc 01       	movw	r30, r24
	adc->PRESCALER = conf->prescaler;
   150f0:	22 83       	std	Z+2, r18	; 0x02
   150f2:	8f 81       	ldd	r24, Y+7	; 0x07
   150f4:	98 85       	ldd	r25, Y+8	; 0x08
   150f6:	fc 01       	movw	r30, r24
   150f8:	24 81       	ldd	r18, Z+4	; 0x04
   150fa:	8d 81       	ldd	r24, Y+5	; 0x05
   150fc:	9e 81       	ldd	r25, Y+6	; 0x06
   150fe:	fc 01       	movw	r30, r24
	adc->EVCTRL = conf->evctrl;
   15100:	24 83       	std	Z+4, r18	; 0x04
   15102:	8f 81       	ldd	r24, Y+7	; 0x07
   15104:	98 85       	ldd	r25, Y+8	; 0x08
   15106:	fc 01       	movw	r30, r24
   15108:	23 81       	ldd	r18, Z+3	; 0x03
   1510a:	8d 81       	ldd	r24, Y+5	; 0x05
   1510c:	9e 81       	ldd	r25, Y+6	; 0x06
   1510e:	fc 01       	movw	r30, r24
	adc->CTRLB = conf->ctrlb;
   15110:	23 83       	std	Z+3, r18	; 0x03
   15112:	8f 81       	ldd	r24, Y+7	; 0x07
   15114:	98 85       	ldd	r25, Y+8	; 0x08
   15116:	fc 01       	movw	r30, r24
   15118:	21 81       	ldd	r18, Z+1	; 0x01
   1511a:	8d 81       	ldd	r24, Y+5	; 0x05
   1511c:	9e 81       	ldd	r25, Y+6	; 0x06
   1511e:	fc 01       	movw	r30, r24

	adc->CTRLA = enable | conf->ctrla;
   15120:	21 83       	std	Z+1, r18	; 0x01
   15122:	8f 81       	ldd	r24, Y+7	; 0x07
   15124:	98 85       	ldd	r25, Y+8	; 0x08
   15126:	fc 01       	movw	r30, r24
   15128:	90 81       	ld	r25, Z
   1512a:	8c 81       	ldd	r24, Y+4	; 0x04
   1512c:	29 2f       	mov	r18, r25
   1512e:	28 2b       	or	r18, r24
   15130:	8d 81       	ldd	r24, Y+5	; 0x05

	adc_disable_clock(adc);
   15132:	9e 81       	ldd	r25, Y+6	; 0x06
   15134:	fc 01       	movw	r30, r24
   15136:	20 83       	st	Z, r18

	cpu_irq_restore(flags);
   15138:	8d 81       	ldd	r24, Y+5	; 0x05
   1513a:	9e 81       	ldd	r25, Y+6	; 0x06
   1513c:	fb da       	rcall	.-2570   	; 0x14734 <adc_disable_clock>
   1513e:	8b 81       	ldd	r24, Y+3	; 0x03
	} else
#endif

	{
		Assert(0);
		return;
   15140:	7e db       	rcall	.-2308   	; 0x1483e <cpu_irq_restore>
	adc->CTRLA = enable | conf->ctrla;

	adc_disable_clock(adc);

	cpu_irq_restore(flags);
}
   15142:	01 c0       	rjmp	.+2      	; 0x15146 <adc_write_configuration+0xe4>
   15144:	00 00       	nop
   15146:	28 96       	adiw	r28, 0x08	; 8
   15148:	cd bf       	out	0x3d, r28	; 61
   1514a:	de bf       	out	0x3e, r29	; 62
   1514c:	df 91       	pop	r29
   1514e:	cf 91       	pop	r28
   15150:	08 95       	ret

00015152 <adc_read_configuration>:
 *
 * \param adc Pointer to ADC module.
 * \param conf Pointer to ADC module configuration.
 */
void adc_read_configuration(ADC_t *adc, struct adc_config *conf)
{
   15152:	cf 93       	push	r28
   15154:	df 93       	push	r29
   15156:	cd b7       	in	r28, 0x3d	; 61
   15158:	de b7       	in	r29, 0x3e	; 62
   1515a:	25 97       	sbiw	r28, 0x05	; 5
   1515c:	cd bf       	out	0x3d, r28	; 61
   1515e:	de bf       	out	0x3e, r29	; 62
   15160:	8a 83       	std	Y+2, r24	; 0x02
   15162:	9b 83       	std	Y+3, r25	; 0x03
   15164:	6c 83       	std	Y+4, r22	; 0x04
	irqflags_t flags = cpu_irq_save();
   15166:	7d 83       	std	Y+5, r23	; 0x05
   15168:	5a db       	rcall	.-2380   	; 0x1481e <cpu_irq_save>

	adc_enable_clock(adc);
   1516a:	89 83       	std	Y+1, r24	; 0x01
   1516c:	8a 81       	ldd	r24, Y+2	; 0x02
   1516e:	9b 81       	ldd	r25, Y+3	; 0x03

	conf->ctrla = adc->CTRLA & ADC_DMASEL_gm;
   15170:	b0 da       	rcall	.-2720   	; 0x146d2 <adc_enable_clock>
   15172:	8a 81       	ldd	r24, Y+2	; 0x02
   15174:	9b 81       	ldd	r25, Y+3	; 0x03
   15176:	fc 01       	movw	r30, r24
   15178:	80 81       	ld	r24, Z
   1517a:	28 2f       	mov	r18, r24
   1517c:	20 7c       	andi	r18, 0xC0	; 192
   1517e:	8c 81       	ldd	r24, Y+4	; 0x04
   15180:	9d 81       	ldd	r25, Y+5	; 0x05
   15182:	fc 01       	movw	r30, r24

	conf->cmp = adc->CMP;
   15184:	20 83       	st	Z, r18
   15186:	8a 81       	ldd	r24, Y+2	; 0x02
   15188:	9b 81       	ldd	r25, Y+3	; 0x03
   1518a:	fc 01       	movw	r30, r24
   1518c:	20 8d       	ldd	r18, Z+24	; 0x18
   1518e:	31 8d       	ldd	r19, Z+25	; 0x19
   15190:	8c 81       	ldd	r24, Y+4	; 0x04
   15192:	9d 81       	ldd	r25, Y+5	; 0x05
   15194:	fc 01       	movw	r30, r24
   15196:	25 83       	std	Z+5, r18	; 0x05
	conf->refctrl = adc->REFCTRL;
   15198:	36 83       	std	Z+6, r19	; 0x06
   1519a:	8a 81       	ldd	r24, Y+2	; 0x02
   1519c:	9b 81       	ldd	r25, Y+3	; 0x03
   1519e:	fc 01       	movw	r30, r24
   151a0:	22 81       	ldd	r18, Z+2	; 0x02
   151a2:	8c 81       	ldd	r24, Y+4	; 0x04
   151a4:	9d 81       	ldd	r25, Y+5	; 0x05
   151a6:	fc 01       	movw	r30, r24
	conf->prescaler = adc->PRESCALER;
   151a8:	22 83       	std	Z+2, r18	; 0x02
   151aa:	8a 81       	ldd	r24, Y+2	; 0x02
   151ac:	9b 81       	ldd	r25, Y+3	; 0x03
   151ae:	fc 01       	movw	r30, r24
   151b0:	24 81       	ldd	r18, Z+4	; 0x04
   151b2:	8c 81       	ldd	r24, Y+4	; 0x04
   151b4:	9d 81       	ldd	r25, Y+5	; 0x05
   151b6:	fc 01       	movw	r30, r24
	conf->evctrl = adc->EVCTRL;
   151b8:	24 83       	std	Z+4, r18	; 0x04
   151ba:	8a 81       	ldd	r24, Y+2	; 0x02
   151bc:	9b 81       	ldd	r25, Y+3	; 0x03
   151be:	fc 01       	movw	r30, r24
   151c0:	23 81       	ldd	r18, Z+3	; 0x03
   151c2:	8c 81       	ldd	r24, Y+4	; 0x04
   151c4:	9d 81       	ldd	r25, Y+5	; 0x05
   151c6:	fc 01       	movw	r30, r24
	conf->ctrlb = adc->CTRLB;
   151c8:	23 83       	std	Z+3, r18	; 0x03
   151ca:	8a 81       	ldd	r24, Y+2	; 0x02
   151cc:	9b 81       	ldd	r25, Y+3	; 0x03
   151ce:	fc 01       	movw	r30, r24
   151d0:	21 81       	ldd	r18, Z+1	; 0x01
   151d2:	8c 81       	ldd	r24, Y+4	; 0x04
   151d4:	9d 81       	ldd	r25, Y+5	; 0x05

	adc_disable_clock(adc);
   151d6:	fc 01       	movw	r30, r24
   151d8:	21 83       	std	Z+1, r18	; 0x01

	cpu_irq_restore(flags);
   151da:	8a 81       	ldd	r24, Y+2	; 0x02
   151dc:	9b 81       	ldd	r25, Y+3	; 0x03
   151de:	aa da       	rcall	.-2732   	; 0x14734 <adc_disable_clock>
}
   151e0:	89 81       	ldd	r24, Y+1	; 0x01
   151e2:	2d db       	rcall	.-2470   	; 0x1483e <cpu_irq_restore>
   151e4:	00 00       	nop
   151e6:	25 96       	adiw	r28, 0x05	; 5
   151e8:	cd bf       	out	0x3d, r28	; 61
   151ea:	de bf       	out	0x3e, r29	; 62
   151ec:	df 91       	pop	r29
   151ee:	cf 91       	pop	r28
   151f0:	08 95       	ret

000151f2 <adcch_write_configuration>:
 * is called if callbacks are enabled and interrupts are enabled in the
 * channel configuration.
 */
void adcch_write_configuration(ADC_t *adc, uint8_t ch_mask,
		const struct adc_channel_config *ch_conf)
{
   151f2:	cf 93       	push	r28
   151f4:	df 93       	push	r29
   151f6:	cd b7       	in	r28, 0x3d	; 61
   151f8:	de b7       	in	r29, 0x3e	; 62
   151fa:	2c 97       	sbiw	r28, 0x0c	; 12
   151fc:	cd bf       	out	0x3d, r28	; 61
   151fe:	de bf       	out	0x3e, r29	; 62
   15200:	88 87       	std	Y+8, r24	; 0x08
   15202:	99 87       	std	Y+9, r25	; 0x09
   15204:	6a 87       	std	Y+10, r22	; 0x0a
   15206:	4b 87       	std	Y+11, r20	; 0x0b
   15208:	5c 87       	std	Y+12, r21	; 0x0c
   1520a:	88 85       	ldd	r24, Y+8	; 0x08
   1520c:	99 85       	ldd	r25, Y+9	; 0x09
   1520e:	8c 83       	std	Y+4, r24	; 0x04
   15210:	9d 83       	std	Y+5, r25	; 0x05
   15212:	8a 85       	ldd	r24, Y+10	; 0x0a
   15214:	8e 83       	std	Y+6, r24	; 0x06
 * \return Pointer to ADC channel
 */
__always_inline static  ADC_CH_t *adc_get_channel(
		ADC_t *adc, uint8_t ch_mask)
{
	uint8_t index = 0;
   15216:	1f 82       	std	Y+7, r1	; 0x07
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
   15218:	8e 81       	ldd	r24, Y+6	; 0x06
   1521a:	88 2f       	mov	r24, r24
   1521c:	90 e0       	ldi	r25, 0x00	; 0
   1521e:	83 70       	andi	r24, 0x03	; 3
   15220:	99 27       	eor	r25, r25
   15222:	89 2b       	or	r24, r25
   15224:	39 f4       	brne	.+14     	; 0x15234 <adcch_write_configuration+0x42>
		index += 2;
   15226:	8f 81       	ldd	r24, Y+7	; 0x07
   15228:	8e 5f       	subi	r24, 0xFE	; 254
   1522a:	8f 83       	std	Y+7, r24	; 0x07
		ch_mask >>= 2;
   1522c:	8e 81       	ldd	r24, Y+6	; 0x06
   1522e:	86 95       	lsr	r24
   15230:	86 95       	lsr	r24
   15232:	8e 83       	std	Y+6, r24	; 0x06
	}
#endif
#if ADC_NR_OF_CHANNELS > 1
	if (!(ch_mask & 0x01)) {
   15234:	8e 81       	ldd	r24, Y+6	; 0x06
   15236:	88 2f       	mov	r24, r24
   15238:	90 e0       	ldi	r25, 0x00	; 0
   1523a:	81 70       	andi	r24, 0x01	; 1
   1523c:	99 27       	eor	r25, r25
   1523e:	89 2b       	or	r24, r25
   15240:	19 f4       	brne	.+6      	; 0x15248 <adcch_write_configuration+0x56>
		index++;
   15242:	8f 81       	ldd	r24, Y+7	; 0x07
   15244:	8f 5f       	subi	r24, 0xFF	; 255
   15246:	8f 83       	std	Y+7, r24	; 0x07
	}
#endif

	return (ADC_CH_t *)(&adc->CH0 + index);
   15248:	8c 81       	ldd	r24, Y+4	; 0x04
   1524a:	9d 81       	ldd	r25, Y+5	; 0x05
   1524c:	9c 01       	movw	r18, r24
   1524e:	20 5e       	subi	r18, 0xE0	; 224
   15250:	3f 4f       	sbci	r19, 0xFF	; 255
   15252:	8f 81       	ldd	r24, Y+7	; 0x07
   15254:	88 2f       	mov	r24, r24
   15256:	90 e0       	ldi	r25, 0x00	; 0
   15258:	88 0f       	add	r24, r24
   1525a:	99 1f       	adc	r25, r25
   1525c:	88 0f       	add	r24, r24
   1525e:	99 1f       	adc	r25, r25
   15260:	88 0f       	add	r24, r24
   15262:	99 1f       	adc	r25, r25
   15264:	82 0f       	add	r24, r18
   15266:	93 1f       	adc	r25, r19
	ADC_CH_t *adc_ch;
	irqflags_t flags;

	adc_ch = adc_get_channel(adc, ch_mask);
   15268:	89 83       	std	Y+1, r24	; 0x01

	flags = cpu_irq_save();
   1526a:	9a 83       	std	Y+2, r25	; 0x02
   1526c:	d8 da       	rcall	.-2640   	; 0x1481e <cpu_irq_save>
			return;
		}
	}
#endif

	adc_enable_clock(adc);
   1526e:	8b 83       	std	Y+3, r24	; 0x03
   15270:	88 85       	ldd	r24, Y+8	; 0x08
   15272:	99 85       	ldd	r25, Y+9	; 0x09
	adc_ch->CTRL = ch_conf->ctrl;
   15274:	2e da       	rcall	.-2980   	; 0x146d2 <adc_enable_clock>
   15276:	8b 85       	ldd	r24, Y+11	; 0x0b
   15278:	9c 85       	ldd	r25, Y+12	; 0x0c
   1527a:	fc 01       	movw	r30, r24
   1527c:	20 81       	ld	r18, Z
   1527e:	89 81       	ldd	r24, Y+1	; 0x01
   15280:	9a 81       	ldd	r25, Y+2	; 0x02
   15282:	fc 01       	movw	r30, r24
	adc_ch->INTCTRL = ch_conf->intctrl;
   15284:	20 83       	st	Z, r18
   15286:	8b 85       	ldd	r24, Y+11	; 0x0b
   15288:	9c 85       	ldd	r25, Y+12	; 0x0c
   1528a:	fc 01       	movw	r30, r24
   1528c:	22 81       	ldd	r18, Z+2	; 0x02
   1528e:	89 81       	ldd	r24, Y+1	; 0x01
   15290:	9a 81       	ldd	r25, Y+2	; 0x02
   15292:	fc 01       	movw	r30, r24
	adc_ch->MUXCTRL = ch_conf->muxctrl;
   15294:	22 83       	std	Z+2, r18	; 0x02
   15296:	8b 85       	ldd	r24, Y+11	; 0x0b
   15298:	9c 85       	ldd	r25, Y+12	; 0x0c
   1529a:	fc 01       	movw	r30, r24
   1529c:	21 81       	ldd	r18, Z+1	; 0x01
   1529e:	89 81       	ldd	r24, Y+1	; 0x01
   152a0:	9a 81       	ldd	r25, Y+2	; 0x02
   152a2:	fc 01       	movw	r30, r24
	if (ch_mask & ADC_CH0) {
   152a4:	21 83       	std	Z+1, r18	; 0x01
   152a6:	8a 85       	ldd	r24, Y+10	; 0x0a
   152a8:	88 2f       	mov	r24, r24
   152aa:	90 e0       	ldi	r25, 0x00	; 0
   152ac:	81 70       	andi	r24, 0x01	; 1
   152ae:	99 27       	eor	r25, r25
   152b0:	89 2b       	or	r24, r25
		/* USB devices has channel scan available on ADC channel 0 */
		adc_ch->SCAN = ch_conf->scan;
   152b2:	41 f0       	breq	.+16     	; 0x152c4 <adcch_write_configuration+0xd2>
   152b4:	8b 85       	ldd	r24, Y+11	; 0x0b
   152b6:	9c 85       	ldd	r25, Y+12	; 0x0c
   152b8:	fc 01       	movw	r30, r24
   152ba:	23 81       	ldd	r18, Z+3	; 0x03
   152bc:	89 81       	ldd	r24, Y+1	; 0x01
   152be:	9a 81       	ldd	r25, Y+2	; 0x02
	}
	adc_disable_clock(adc);
   152c0:	fc 01       	movw	r30, r24
   152c2:	26 83       	std	Z+6, r18	; 0x06

	cpu_irq_restore(flags);
   152c4:	88 85       	ldd	r24, Y+8	; 0x08
   152c6:	99 85       	ldd	r25, Y+9	; 0x09
   152c8:	35 da       	rcall	.-2966   	; 0x14734 <adc_disable_clock>
}
   152ca:	8b 81       	ldd	r24, Y+3	; 0x03
   152cc:	b8 da       	rcall	.-2704   	; 0x1483e <cpu_irq_restore>
   152ce:	00 00       	nop
   152d0:	2c 96       	adiw	r28, 0x0c	; 12
   152d2:	cd bf       	out	0x3d, r28	; 61
   152d4:	de bf       	out	0x3e, r29	; 62
   152d6:	df 91       	pop	r29
   152d8:	cf 91       	pop	r28
   152da:	08 95       	ret

000152dc <adcch_read_configuration>:
 * can be given in mask)
 * \param ch_conf Pointer to ADC channel configuration.
 */
void adcch_read_configuration(ADC_t *adc, uint8_t ch_mask,
		struct adc_channel_config *ch_conf)
{
   152dc:	cf 93       	push	r28
   152de:	df 93       	push	r29
   152e0:	cd b7       	in	r28, 0x3d	; 61
   152e2:	de b7       	in	r29, 0x3e	; 62
   152e4:	2c 97       	sbiw	r28, 0x0c	; 12
   152e6:	cd bf       	out	0x3d, r28	; 61
   152e8:	de bf       	out	0x3e, r29	; 62
   152ea:	88 87       	std	Y+8, r24	; 0x08
   152ec:	99 87       	std	Y+9, r25	; 0x09
   152ee:	6a 87       	std	Y+10, r22	; 0x0a
   152f0:	4b 87       	std	Y+11, r20	; 0x0b
   152f2:	5c 87       	std	Y+12, r21	; 0x0c
   152f4:	88 85       	ldd	r24, Y+8	; 0x08
   152f6:	99 85       	ldd	r25, Y+9	; 0x09
   152f8:	8c 83       	std	Y+4, r24	; 0x04
   152fa:	9d 83       	std	Y+5, r25	; 0x05
   152fc:	8a 85       	ldd	r24, Y+10	; 0x0a
   152fe:	8e 83       	std	Y+6, r24	; 0x06
 * \return Pointer to ADC channel
 */
__always_inline static  ADC_CH_t *adc_get_channel(
		ADC_t *adc, uint8_t ch_mask)
{
	uint8_t index = 0;
   15300:	1f 82       	std	Y+7, r1	; 0x07
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
   15302:	8e 81       	ldd	r24, Y+6	; 0x06
   15304:	88 2f       	mov	r24, r24
   15306:	90 e0       	ldi	r25, 0x00	; 0
   15308:	83 70       	andi	r24, 0x03	; 3
   1530a:	99 27       	eor	r25, r25
   1530c:	89 2b       	or	r24, r25
   1530e:	39 f4       	brne	.+14     	; 0x1531e <adcch_read_configuration+0x42>
		index += 2;
   15310:	8f 81       	ldd	r24, Y+7	; 0x07
   15312:	8e 5f       	subi	r24, 0xFE	; 254
   15314:	8f 83       	std	Y+7, r24	; 0x07
		ch_mask >>= 2;
   15316:	8e 81       	ldd	r24, Y+6	; 0x06
   15318:	86 95       	lsr	r24
   1531a:	86 95       	lsr	r24
   1531c:	8e 83       	std	Y+6, r24	; 0x06
	}
#endif
#if ADC_NR_OF_CHANNELS > 1
	if (!(ch_mask & 0x01)) {
   1531e:	8e 81       	ldd	r24, Y+6	; 0x06
   15320:	88 2f       	mov	r24, r24
   15322:	90 e0       	ldi	r25, 0x00	; 0
   15324:	81 70       	andi	r24, 0x01	; 1
   15326:	99 27       	eor	r25, r25
   15328:	89 2b       	or	r24, r25
   1532a:	19 f4       	brne	.+6      	; 0x15332 <adcch_read_configuration+0x56>
		index++;
   1532c:	8f 81       	ldd	r24, Y+7	; 0x07
   1532e:	8f 5f       	subi	r24, 0xFF	; 255
   15330:	8f 83       	std	Y+7, r24	; 0x07
	}
#endif

	return (ADC_CH_t *)(&adc->CH0 + index);
   15332:	8c 81       	ldd	r24, Y+4	; 0x04
   15334:	9d 81       	ldd	r25, Y+5	; 0x05
   15336:	9c 01       	movw	r18, r24
   15338:	20 5e       	subi	r18, 0xE0	; 224
   1533a:	3f 4f       	sbci	r19, 0xFF	; 255
   1533c:	8f 81       	ldd	r24, Y+7	; 0x07
   1533e:	88 2f       	mov	r24, r24
   15340:	90 e0       	ldi	r25, 0x00	; 0
   15342:	88 0f       	add	r24, r24
   15344:	99 1f       	adc	r25, r25
   15346:	88 0f       	add	r24, r24
   15348:	99 1f       	adc	r25, r25
   1534a:	88 0f       	add	r24, r24
   1534c:	99 1f       	adc	r25, r25
   1534e:	82 0f       	add	r24, r18
   15350:	93 1f       	adc	r25, r19
	ADC_CH_t *adc_ch;
	irqflags_t flags;

	adc_ch = adc_get_channel(adc, ch_mask);
   15352:	89 83       	std	Y+1, r24	; 0x01

	flags = cpu_irq_save();
   15354:	9a 83       	std	Y+2, r25	; 0x02
   15356:	63 da       	rcall	.-2874   	; 0x1481e <cpu_irq_save>

	adc_enable_clock(adc);
   15358:	8b 83       	std	Y+3, r24	; 0x03
   1535a:	88 85       	ldd	r24, Y+8	; 0x08
   1535c:	99 85       	ldd	r25, Y+9	; 0x09
	ch_conf->ctrl = adc_ch->CTRL;
   1535e:	b9 d9       	rcall	.-3214   	; 0x146d2 <adc_enable_clock>
   15360:	89 81       	ldd	r24, Y+1	; 0x01
   15362:	9a 81       	ldd	r25, Y+2	; 0x02
   15364:	fc 01       	movw	r30, r24
   15366:	20 81       	ld	r18, Z
   15368:	8b 85       	ldd	r24, Y+11	; 0x0b
   1536a:	9c 85       	ldd	r25, Y+12	; 0x0c
   1536c:	fc 01       	movw	r30, r24
	ch_conf->intctrl = adc_ch->INTCTRL;
   1536e:	20 83       	st	Z, r18
   15370:	89 81       	ldd	r24, Y+1	; 0x01
   15372:	9a 81       	ldd	r25, Y+2	; 0x02
   15374:	fc 01       	movw	r30, r24
   15376:	22 81       	ldd	r18, Z+2	; 0x02
   15378:	8b 85       	ldd	r24, Y+11	; 0x0b
   1537a:	9c 85       	ldd	r25, Y+12	; 0x0c
   1537c:	fc 01       	movw	r30, r24
	ch_conf->muxctrl = adc_ch->MUXCTRL;
   1537e:	22 83       	std	Z+2, r18	; 0x02
   15380:	89 81       	ldd	r24, Y+1	; 0x01
   15382:	9a 81       	ldd	r25, Y+2	; 0x02
   15384:	fc 01       	movw	r30, r24
   15386:	21 81       	ldd	r18, Z+1	; 0x01
   15388:	8b 85       	ldd	r24, Y+11	; 0x0b
   1538a:	9c 85       	ldd	r25, Y+12	; 0x0c
   1538c:	fc 01       	movw	r30, r24
	if (ch_mask & ADC_CH0) {
   1538e:	21 83       	std	Z+1, r18	; 0x01
   15390:	8a 85       	ldd	r24, Y+10	; 0x0a
   15392:	88 2f       	mov	r24, r24
   15394:	90 e0       	ldi	r25, 0x00	; 0
   15396:	81 70       	andi	r24, 0x01	; 1
   15398:	99 27       	eor	r25, r25
   1539a:	89 2b       	or	r24, r25
		/* USB devices has channel scan available on ADC channel 0 */
		ch_conf->scan = adc_ch->SCAN;
   1539c:	41 f0       	breq	.+16     	; 0x153ae <adcch_read_configuration+0xd2>
   1539e:	89 81       	ldd	r24, Y+1	; 0x01
   153a0:	9a 81       	ldd	r25, Y+2	; 0x02
   153a2:	fc 01       	movw	r30, r24
   153a4:	26 81       	ldd	r18, Z+6	; 0x06
   153a6:	8b 85       	ldd	r24, Y+11	; 0x0b
   153a8:	9c 85       	ldd	r25, Y+12	; 0x0c
	}
	adc_disable_clock(adc);
   153aa:	fc 01       	movw	r30, r24
   153ac:	23 83       	std	Z+3, r18	; 0x03

	cpu_irq_restore(flags);
   153ae:	88 85       	ldd	r24, Y+8	; 0x08
   153b0:	99 85       	ldd	r25, Y+9	; 0x09
   153b2:	c0 d9       	rcall	.-3200   	; 0x14734 <adc_disable_clock>
}
   153b4:	8b 81       	ldd	r24, Y+3	; 0x03
   153b6:	43 da       	rcall	.-2938   	; 0x1483e <cpu_irq_restore>
   153b8:	00 00       	nop
   153ba:	2c 96       	adiw	r28, 0x0c	; 12
   153bc:	cd bf       	out	0x3d, r28	; 61
   153be:	de bf       	out	0x3e, r29	; 62
   153c0:	df 91       	pop	r29
   153c2:	cf 91       	pop	r28
   153c4:	08 95       	ret

000153c6 <cpu_irq_save>:
   153c6:	cf 93       	push	r28
   153c8:	df 93       	push	r29
   153ca:	1f 92       	push	r1
   153cc:	cd b7       	in	r28, 0x3d	; 61
   153ce:	de b7       	in	r29, 0x3e	; 62
   153d0:	8f e3       	ldi	r24, 0x3F	; 63
   153d2:	90 e0       	ldi	r25, 0x00	; 0
   153d4:	fc 01       	movw	r30, r24
   153d6:	80 81       	ld	r24, Z
   153d8:	89 83       	std	Y+1, r24	; 0x01
   153da:	f8 94       	cli
   153dc:	89 81       	ldd	r24, Y+1	; 0x01
   153de:	0f 90       	pop	r0
   153e0:	df 91       	pop	r29
   153e2:	cf 91       	pop	r28
   153e4:	08 95       	ret

000153e6 <cpu_irq_restore>:
   153e6:	cf 93       	push	r28
   153e8:	df 93       	push	r29
   153ea:	1f 92       	push	r1
   153ec:	cd b7       	in	r28, 0x3d	; 61
   153ee:	de b7       	in	r29, 0x3e	; 62
   153f0:	89 83       	std	Y+1, r24	; 0x01
   153f2:	8f e3       	ldi	r24, 0x3F	; 63
   153f4:	90 e0       	ldi	r25, 0x00	; 0
   153f6:	29 81       	ldd	r18, Y+1	; 0x01
   153f8:	fc 01       	movw	r30, r24
   153fa:	20 83       	st	Z, r18
   153fc:	00 00       	nop
   153fe:	0f 90       	pop	r0
   15400:	df 91       	pop	r29
   15402:	cf 91       	pop	r28
   15404:	08 95       	ret

00015406 <nvm_read_production_signature_row>:
   15406:	cf 93       	push	r28
   15408:	df 93       	push	r29
   1540a:	1f 92       	push	r1
   1540c:	cd b7       	in	r28, 0x3d	; 61
   1540e:	de b7       	in	r29, 0x3e	; 62
   15410:	89 83       	std	Y+1, r24	; 0x01
   15412:	89 81       	ldd	r24, Y+1	; 0x01
   15414:	88 2f       	mov	r24, r24
   15416:	90 e0       	ldi	r25, 0x00	; 0
   15418:	bc 01       	movw	r22, r24
   1541a:	82 e0       	ldi	r24, 0x02	; 2
   1541c:	0f 94 98 24 	call	0x24930	; 0x24930 <nvm_read_byte>
   15420:	0f 90       	pop	r0
   15422:	df 91       	pop	r29
   15424:	cf 91       	pop	r28
   15426:	08 95       	ret

00015428 <sleepmgr_lock_mode>:
   15428:	cf 93       	push	r28
   1542a:	df 93       	push	r29
   1542c:	1f 92       	push	r1
   1542e:	1f 92       	push	r1
   15430:	cd b7       	in	r28, 0x3d	; 61
   15432:	de b7       	in	r29, 0x3e	; 62
   15434:	8a 83       	std	Y+2, r24	; 0x02
   15436:	8a 81       	ldd	r24, Y+2	; 0x02
   15438:	88 2f       	mov	r24, r24
   1543a:	90 e0       	ldi	r25, 0x00	; 0
   1543c:	85 55       	subi	r24, 0x55	; 85
   1543e:	9d 4c       	sbci	r25, 0xCD	; 205
   15440:	fc 01       	movw	r30, r24
   15442:	80 81       	ld	r24, Z
   15444:	8f 3f       	cpi	r24, 0xFF	; 255
   15446:	09 f4       	brne	.+2      	; 0x1544a <sleepmgr_lock_mode+0x22>
   15448:	ff cf       	rjmp	.-2      	; 0x15448 <sleepmgr_lock_mode+0x20>
   1544a:	bd df       	rcall	.-134    	; 0x153c6 <cpu_irq_save>
   1544c:	89 83       	std	Y+1, r24	; 0x01
   1544e:	8a 81       	ldd	r24, Y+2	; 0x02
   15450:	88 2f       	mov	r24, r24
   15452:	90 e0       	ldi	r25, 0x00	; 0
   15454:	9c 01       	movw	r18, r24
   15456:	25 55       	subi	r18, 0x55	; 85
   15458:	3d 4c       	sbci	r19, 0xCD	; 205
   1545a:	f9 01       	movw	r30, r18
   1545c:	20 81       	ld	r18, Z
   1545e:	2f 5f       	subi	r18, 0xFF	; 255
   15460:	85 55       	subi	r24, 0x55	; 85
   15462:	9d 4c       	sbci	r25, 0xCD	; 205
   15464:	fc 01       	movw	r30, r24
   15466:	20 83       	st	Z, r18
   15468:	89 81       	ldd	r24, Y+1	; 0x01
   1546a:	bd df       	rcall	.-134    	; 0x153e6 <cpu_irq_restore>
   1546c:	00 00       	nop
   1546e:	0f 90       	pop	r0
   15470:	0f 90       	pop	r0
   15472:	df 91       	pop	r29
   15474:	cf 91       	pop	r28
   15476:	08 95       	ret

00015478 <sleepmgr_unlock_mode>:
   15478:	cf 93       	push	r28
   1547a:	df 93       	push	r29
   1547c:	1f 92       	push	r1
   1547e:	1f 92       	push	r1
   15480:	cd b7       	in	r28, 0x3d	; 61
   15482:	de b7       	in	r29, 0x3e	; 62
   15484:	8a 83       	std	Y+2, r24	; 0x02
   15486:	8a 81       	ldd	r24, Y+2	; 0x02
   15488:	88 2f       	mov	r24, r24
   1548a:	90 e0       	ldi	r25, 0x00	; 0
   1548c:	85 55       	subi	r24, 0x55	; 85
   1548e:	9d 4c       	sbci	r25, 0xCD	; 205
   15490:	fc 01       	movw	r30, r24
   15492:	80 81       	ld	r24, Z
   15494:	88 23       	and	r24, r24
   15496:	09 f4       	brne	.+2      	; 0x1549a <sleepmgr_unlock_mode+0x22>
   15498:	ff cf       	rjmp	.-2      	; 0x15498 <sleepmgr_unlock_mode+0x20>
   1549a:	95 df       	rcall	.-214    	; 0x153c6 <cpu_irq_save>
   1549c:	89 83       	std	Y+1, r24	; 0x01
   1549e:	8a 81       	ldd	r24, Y+2	; 0x02
   154a0:	88 2f       	mov	r24, r24
   154a2:	90 e0       	ldi	r25, 0x00	; 0
   154a4:	9c 01       	movw	r18, r24
   154a6:	25 55       	subi	r18, 0x55	; 85
   154a8:	3d 4c       	sbci	r19, 0xCD	; 205
   154aa:	f9 01       	movw	r30, r18
   154ac:	20 81       	ld	r18, Z
   154ae:	21 50       	subi	r18, 0x01	; 1
   154b0:	85 55       	subi	r24, 0x55	; 85
   154b2:	9d 4c       	sbci	r25, 0xCD	; 205
   154b4:	fc 01       	movw	r30, r24
   154b6:	20 83       	st	Z, r18
   154b8:	89 81       	ldd	r24, Y+1	; 0x01
   154ba:	95 df       	rcall	.-214    	; 0x153e6 <cpu_irq_restore>
   154bc:	00 00       	nop
   154be:	0f 90       	pop	r0
   154c0:	0f 90       	pop	r0
   154c2:	df 91       	pop	r29
   154c4:	cf 91       	pop	r28
   154c6:	08 95       	ret

000154c8 <dac_enable_clock>:
   154c8:	cf 93       	push	r28
   154ca:	df 93       	push	r29
   154cc:	1f 92       	push	r1
   154ce:	1f 92       	push	r1
   154d0:	cd b7       	in	r28, 0x3d	; 61
   154d2:	de b7       	in	r29, 0x3e	; 62
   154d4:	89 83       	std	Y+1, r24	; 0x01
   154d6:	9a 83       	std	Y+2, r25	; 0x02
   154d8:	89 81       	ldd	r24, Y+1	; 0x01
   154da:	9a 81       	ldd	r25, Y+2	; 0x02
   154dc:	80 32       	cpi	r24, 0x20	; 32
   154de:	93 40       	sbci	r25, 0x03	; 3
   154e0:	69 f4       	brne	.+26     	; 0x154fc <dac_enable_clock+0x34>
   154e2:	80 91 cf 24 	lds	r24, 0x24CF	; 0x8024cf <dacb_enable_count>
   154e6:	91 e0       	ldi	r25, 0x01	; 1
   154e8:	98 0f       	add	r25, r24
   154ea:	90 93 cf 24 	sts	0x24CF, r25	; 0x8024cf <dacb_enable_count>
   154ee:	88 23       	and	r24, r24
   154f0:	31 f4       	brne	.+12     	; 0x154fe <dac_enable_clock+0x36>
   154f2:	64 e0       	ldi	r22, 0x04	; 4
   154f4:	82 e0       	ldi	r24, 0x02	; 2
   154f6:	0f 94 ff 0f 	call	0x21ffe	; 0x21ffe <sysclk_enable_module>
   154fa:	01 c0       	rjmp	.+2      	; 0x154fe <dac_enable_clock+0x36>
   154fc:	00 00       	nop
   154fe:	0f 90       	pop	r0
   15500:	0f 90       	pop	r0
   15502:	df 91       	pop	r29
   15504:	cf 91       	pop	r28
   15506:	08 95       	ret

00015508 <dac_disable_clock>:
   15508:	cf 93       	push	r28
   1550a:	df 93       	push	r29
   1550c:	1f 92       	push	r1
   1550e:	1f 92       	push	r1
   15510:	cd b7       	in	r28, 0x3d	; 61
   15512:	de b7       	in	r29, 0x3e	; 62
   15514:	89 83       	std	Y+1, r24	; 0x01
   15516:	9a 83       	std	Y+2, r25	; 0x02
   15518:	89 81       	ldd	r24, Y+1	; 0x01
   1551a:	9a 81       	ldd	r25, Y+2	; 0x02
   1551c:	80 32       	cpi	r24, 0x20	; 32
   1551e:	93 40       	sbci	r25, 0x03	; 3
   15520:	71 f4       	brne	.+28     	; 0x1553e <dac_disable_clock+0x36>
   15522:	80 91 cf 24 	lds	r24, 0x24CF	; 0x8024cf <dacb_enable_count>
   15526:	81 50       	subi	r24, 0x01	; 1
   15528:	80 93 cf 24 	sts	0x24CF, r24	; 0x8024cf <dacb_enable_count>
   1552c:	80 91 cf 24 	lds	r24, 0x24CF	; 0x8024cf <dacb_enable_count>
   15530:	88 23       	and	r24, r24
   15532:	31 f4       	brne	.+12     	; 0x15540 <dac_disable_clock+0x38>
   15534:	64 e0       	ldi	r22, 0x04	; 4
   15536:	82 e0       	ldi	r24, 0x02	; 2
   15538:	0f 94 23 10 	call	0x22046	; 0x22046 <sysclk_disable_module>
   1553c:	01 c0       	rjmp	.+2      	; 0x15540 <dac_disable_clock+0x38>
   1553e:	00 00       	nop
   15540:	0f 90       	pop	r0
   15542:	0f 90       	pop	r0
   15544:	df 91       	pop	r29
   15546:	cf 91       	pop	r28
   15548:	08 95       	ret

0001554a <dac_enable>:
   1554a:	cf 93       	push	r28
   1554c:	df 93       	push	r29
   1554e:	00 d0       	rcall	.+0      	; 0x15550 <dac_enable+0x6>
   15550:	cd b7       	in	r28, 0x3d	; 61
   15552:	de b7       	in	r29, 0x3e	; 62
   15554:	8a 83       	std	Y+2, r24	; 0x02
   15556:	9b 83       	std	Y+3, r25	; 0x03
   15558:	36 df       	rcall	.-404    	; 0x153c6 <cpu_irq_save>
   1555a:	89 83       	std	Y+1, r24	; 0x01
   1555c:	81 e0       	ldi	r24, 0x01	; 1
   1555e:	64 df       	rcall	.-312    	; 0x15428 <sleepmgr_lock_mode>
   15560:	8a 81       	ldd	r24, Y+2	; 0x02
   15562:	9b 81       	ldd	r25, Y+3	; 0x03
   15564:	b1 df       	rcall	.-158    	; 0x154c8 <dac_enable_clock>
   15566:	8a 81       	ldd	r24, Y+2	; 0x02
   15568:	9b 81       	ldd	r25, Y+3	; 0x03
   1556a:	fc 01       	movw	r30, r24
   1556c:	80 81       	ld	r24, Z
   1556e:	28 2f       	mov	r18, r24
   15570:	21 60       	ori	r18, 0x01	; 1
   15572:	8a 81       	ldd	r24, Y+2	; 0x02
   15574:	9b 81       	ldd	r25, Y+3	; 0x03
   15576:	fc 01       	movw	r30, r24
   15578:	20 83       	st	Z, r18
   1557a:	89 81       	ldd	r24, Y+1	; 0x01
   1557c:	34 df       	rcall	.-408    	; 0x153e6 <cpu_irq_restore>
   1557e:	00 00       	nop
   15580:	23 96       	adiw	r28, 0x03	; 3
   15582:	cd bf       	out	0x3d, r28	; 61
   15584:	de bf       	out	0x3e, r29	; 62
   15586:	df 91       	pop	r29
   15588:	cf 91       	pop	r28
   1558a:	08 95       	ret

0001558c <dac_disable>:
   1558c:	cf 93       	push	r28
   1558e:	df 93       	push	r29
   15590:	00 d0       	rcall	.+0      	; 0x15592 <dac_disable+0x6>
   15592:	cd b7       	in	r28, 0x3d	; 61
   15594:	de b7       	in	r29, 0x3e	; 62
   15596:	8a 83       	std	Y+2, r24	; 0x02
   15598:	9b 83       	std	Y+3, r25	; 0x03
   1559a:	15 df       	rcall	.-470    	; 0x153c6 <cpu_irq_save>
   1559c:	89 83       	std	Y+1, r24	; 0x01
   1559e:	8a 81       	ldd	r24, Y+2	; 0x02
   155a0:	9b 81       	ldd	r25, Y+3	; 0x03
   155a2:	fc 01       	movw	r30, r24
   155a4:	80 81       	ld	r24, Z
   155a6:	28 2f       	mov	r18, r24
   155a8:	2e 7f       	andi	r18, 0xFE	; 254
   155aa:	8a 81       	ldd	r24, Y+2	; 0x02
   155ac:	9b 81       	ldd	r25, Y+3	; 0x03
   155ae:	fc 01       	movw	r30, r24
   155b0:	20 83       	st	Z, r18
   155b2:	8a 81       	ldd	r24, Y+2	; 0x02
   155b4:	9b 81       	ldd	r25, Y+3	; 0x03
   155b6:	a8 df       	rcall	.-176    	; 0x15508 <dac_disable_clock>
   155b8:	81 e0       	ldi	r24, 0x01	; 1
   155ba:	5e df       	rcall	.-324    	; 0x15478 <sleepmgr_unlock_mode>
   155bc:	89 81       	ldd	r24, Y+1	; 0x01
   155be:	13 df       	rcall	.-474    	; 0x153e6 <cpu_irq_restore>
   155c0:	00 00       	nop
   155c2:	23 96       	adiw	r28, 0x03	; 3
   155c4:	cd bf       	out	0x3d, r28	; 61
   155c6:	de bf       	out	0x3e, r29	; 62
   155c8:	df 91       	pop	r29
   155ca:	cf 91       	pop	r28
   155cc:	08 95       	ret

000155ce <dac_write_configuration>:
   155ce:	cf 93       	push	r28
   155d0:	df 93       	push	r29
   155d2:	cd b7       	in	r28, 0x3d	; 61
   155d4:	de b7       	in	r29, 0x3e	; 62
   155d6:	2e 97       	sbiw	r28, 0x0e	; 14
   155d8:	cd bf       	out	0x3d, r28	; 61
   155da:	de bf       	out	0x3e, r29	; 62
   155dc:	8b 87       	std	Y+11, r24	; 0x0b
   155de:	9c 87       	std	Y+12, r25	; 0x0c
   155e0:	6d 87       	std	Y+13, r22	; 0x0d
   155e2:	7e 87       	std	Y+14, r23	; 0x0e
   155e4:	8b 85       	ldd	r24, Y+11	; 0x0b
   155e6:	9c 85       	ldd	r25, Y+12	; 0x0c
   155e8:	80 32       	cpi	r24, 0x20	; 32
   155ea:	93 40       	sbci	r25, 0x03	; 3
   155ec:	09 f0       	breq	.+2      	; 0x155f0 <dac_write_configuration+0x22>
   155ee:	60 c0       	rjmp	.+192    	; 0x156b0 <dac_write_configuration+0xe2>
   155f0:	83 e3       	ldi	r24, 0x33	; 51
   155f2:	8a 83       	std	Y+2, r24	; 0x02
   155f4:	8a 81       	ldd	r24, Y+2	; 0x02
   155f6:	07 df       	rcall	.-498    	; 0x15406 <nvm_read_production_signature_row>
   155f8:	89 83       	std	Y+1, r24	; 0x01
   155fa:	82 e3       	ldi	r24, 0x32	; 50
   155fc:	8c 83       	std	Y+4, r24	; 0x04
   155fe:	8c 81       	ldd	r24, Y+4	; 0x04
   15600:	02 df       	rcall	.-508    	; 0x15406 <nvm_read_production_signature_row>
   15602:	8b 83       	std	Y+3, r24	; 0x03
   15604:	87 e3       	ldi	r24, 0x37	; 55
   15606:	8e 83       	std	Y+6, r24	; 0x06
   15608:	8e 81       	ldd	r24, Y+6	; 0x06
   1560a:	fd de       	rcall	.-518    	; 0x15406 <nvm_read_production_signature_row>
   1560c:	8d 83       	std	Y+5, r24	; 0x05
   1560e:	86 e3       	ldi	r24, 0x36	; 54
   15610:	8a 87       	std	Y+10, r24	; 0x0a
   15612:	8a 85       	ldd	r24, Y+10	; 0x0a
   15614:	f8 de       	rcall	.-528    	; 0x15406 <nvm_read_production_signature_row>
   15616:	8f 83       	std	Y+7, r24	; 0x07
   15618:	d6 de       	rcall	.-596    	; 0x153c6 <cpu_irq_save>
   1561a:	88 87       	std	Y+8, r24	; 0x08
   1561c:	8b 85       	ldd	r24, Y+11	; 0x0b
   1561e:	9c 85       	ldd	r25, Y+12	; 0x0c
   15620:	53 df       	rcall	.-346    	; 0x154c8 <dac_enable_clock>
   15622:	8b 85       	ldd	r24, Y+11	; 0x0b
   15624:	9c 85       	ldd	r25, Y+12	; 0x0c
   15626:	fc 01       	movw	r30, r24
   15628:	80 81       	ld	r24, Z
   1562a:	81 70       	andi	r24, 0x01	; 1
   1562c:	89 87       	std	Y+9, r24	; 0x09
   1562e:	8b 85       	ldd	r24, Y+11	; 0x0b
   15630:	9c 85       	ldd	r25, Y+12	; 0x0c
   15632:	fc 01       	movw	r30, r24
   15634:	10 82       	st	Z, r1
   15636:	8d 85       	ldd	r24, Y+13	; 0x0d
   15638:	9e 85       	ldd	r25, Y+14	; 0x0e
   1563a:	fc 01       	movw	r30, r24
   1563c:	21 81       	ldd	r18, Z+1	; 0x01
   1563e:	8b 85       	ldd	r24, Y+11	; 0x0b
   15640:	9c 85       	ldd	r25, Y+12	; 0x0c
   15642:	fc 01       	movw	r30, r24
   15644:	21 83       	std	Z+1, r18	; 0x01
   15646:	8d 85       	ldd	r24, Y+13	; 0x0d
   15648:	9e 85       	ldd	r25, Y+14	; 0x0e
   1564a:	fc 01       	movw	r30, r24
   1564c:	22 81       	ldd	r18, Z+2	; 0x02
   1564e:	8b 85       	ldd	r24, Y+11	; 0x0b
   15650:	9c 85       	ldd	r25, Y+12	; 0x0c
   15652:	fc 01       	movw	r30, r24
   15654:	22 83       	std	Z+2, r18	; 0x02
   15656:	8d 85       	ldd	r24, Y+13	; 0x0d
   15658:	9e 85       	ldd	r25, Y+14	; 0x0e
   1565a:	fc 01       	movw	r30, r24
   1565c:	23 81       	ldd	r18, Z+3	; 0x03
   1565e:	8b 85       	ldd	r24, Y+11	; 0x0b
   15660:	9c 85       	ldd	r25, Y+12	; 0x0c
   15662:	fc 01       	movw	r30, r24
   15664:	23 83       	std	Z+3, r18	; 0x03
   15666:	8b 85       	ldd	r24, Y+11	; 0x0b
   15668:	9c 85       	ldd	r25, Y+12	; 0x0c
   1566a:	29 81       	ldd	r18, Y+1	; 0x01
   1566c:	fc 01       	movw	r30, r24
   1566e:	20 87       	std	Z+8, r18	; 0x08
   15670:	8b 85       	ldd	r24, Y+11	; 0x0b
   15672:	9c 85       	ldd	r25, Y+12	; 0x0c
   15674:	2b 81       	ldd	r18, Y+3	; 0x03
   15676:	fc 01       	movw	r30, r24
   15678:	21 87       	std	Z+9, r18	; 0x09
   1567a:	8b 85       	ldd	r24, Y+11	; 0x0b
   1567c:	9c 85       	ldd	r25, Y+12	; 0x0c
   1567e:	2d 81       	ldd	r18, Y+5	; 0x05
   15680:	fc 01       	movw	r30, r24
   15682:	22 87       	std	Z+10, r18	; 0x0a
   15684:	8b 85       	ldd	r24, Y+11	; 0x0b
   15686:	9c 85       	ldd	r25, Y+12	; 0x0c
   15688:	2f 81       	ldd	r18, Y+7	; 0x07
   1568a:	fc 01       	movw	r30, r24
   1568c:	23 87       	std	Z+11, r18	; 0x0b
   1568e:	8d 85       	ldd	r24, Y+13	; 0x0d
   15690:	9e 85       	ldd	r25, Y+14	; 0x0e
   15692:	fc 01       	movw	r30, r24
   15694:	90 81       	ld	r25, Z
   15696:	89 85       	ldd	r24, Y+9	; 0x09
   15698:	29 2f       	mov	r18, r25
   1569a:	28 2b       	or	r18, r24
   1569c:	8b 85       	ldd	r24, Y+11	; 0x0b
   1569e:	9c 85       	ldd	r25, Y+12	; 0x0c
   156a0:	fc 01       	movw	r30, r24
   156a2:	20 83       	st	Z, r18
   156a4:	8b 85       	ldd	r24, Y+11	; 0x0b
   156a6:	9c 85       	ldd	r25, Y+12	; 0x0c
   156a8:	2f df       	rcall	.-418    	; 0x15508 <dac_disable_clock>
   156aa:	88 85       	ldd	r24, Y+8	; 0x08
   156ac:	9c de       	rcall	.-712    	; 0x153e6 <cpu_irq_restore>
   156ae:	01 c0       	rjmp	.+2      	; 0x156b2 <dac_write_configuration+0xe4>
   156b0:	00 00       	nop
   156b2:	2e 96       	adiw	r28, 0x0e	; 14
   156b4:	cd bf       	out	0x3d, r28	; 61
   156b6:	de bf       	out	0x3e, r29	; 62
   156b8:	df 91       	pop	r29
   156ba:	cf 91       	pop	r28
   156bc:	08 95       	ret

000156be <dac_read_configuration>:
 *
 * \param dac Pointer to DAC module.
 * \param conf Pointer to DAC configuration.
 */
void dac_read_configuration(DAC_t *dac, struct dac_config *conf)
{
   156be:	cf 93       	push	r28
   156c0:	df 93       	push	r29
   156c2:	cd b7       	in	r28, 0x3d	; 61
   156c4:	de b7       	in	r29, 0x3e	; 62
   156c6:	25 97       	sbiw	r28, 0x05	; 5
   156c8:	cd bf       	out	0x3d, r28	; 61
   156ca:	de bf       	out	0x3e, r29	; 62
   156cc:	8a 83       	std	Y+2, r24	; 0x02
   156ce:	9b 83       	std	Y+3, r25	; 0x03
   156d0:	6c 83       	std	Y+4, r22	; 0x04
	irqflags_t flags;

	flags = cpu_irq_save();
   156d2:	7d 83       	std	Y+5, r23	; 0x05
   156d4:	78 de       	rcall	.-784    	; 0x153c6 <cpu_irq_save>
	dac_enable_clock(dac);
   156d6:	89 83       	std	Y+1, r24	; 0x01
   156d8:	8a 81       	ldd	r24, Y+2	; 0x02
   156da:	9b 81       	ldd	r25, Y+3	; 0x03

	conf->ctrla = dac->CTRLA & ~DAC_ENABLE_bm;
   156dc:	f5 de       	rcall	.-534    	; 0x154c8 <dac_enable_clock>
   156de:	8a 81       	ldd	r24, Y+2	; 0x02
   156e0:	9b 81       	ldd	r25, Y+3	; 0x03
   156e2:	fc 01       	movw	r30, r24
   156e4:	80 81       	ld	r24, Z
   156e6:	28 2f       	mov	r18, r24
   156e8:	2e 7f       	andi	r18, 0xFE	; 254
   156ea:	8c 81       	ldd	r24, Y+4	; 0x04
   156ec:	9d 81       	ldd	r25, Y+5	; 0x05
   156ee:	fc 01       	movw	r30, r24
	conf->ctrlb = dac->CTRLB;
   156f0:	20 83       	st	Z, r18
   156f2:	8a 81       	ldd	r24, Y+2	; 0x02
   156f4:	9b 81       	ldd	r25, Y+3	; 0x03
   156f6:	fc 01       	movw	r30, r24
   156f8:	21 81       	ldd	r18, Z+1	; 0x01
   156fa:	8c 81       	ldd	r24, Y+4	; 0x04
   156fc:	9d 81       	ldd	r25, Y+5	; 0x05
   156fe:	fc 01       	movw	r30, r24
	conf->ctrlc = dac->CTRLC;
   15700:	21 83       	std	Z+1, r18	; 0x01
   15702:	8a 81       	ldd	r24, Y+2	; 0x02
   15704:	9b 81       	ldd	r25, Y+3	; 0x03
   15706:	fc 01       	movw	r30, r24
   15708:	22 81       	ldd	r18, Z+2	; 0x02
   1570a:	8c 81       	ldd	r24, Y+4	; 0x04
   1570c:	9d 81       	ldd	r25, Y+5	; 0x05
   1570e:	fc 01       	movw	r30, r24
	conf->evctrl = dac->EVCTRL;
   15710:	22 83       	std	Z+2, r18	; 0x02
   15712:	8a 81       	ldd	r24, Y+2	; 0x02
   15714:	9b 81       	ldd	r25, Y+3	; 0x03
   15716:	fc 01       	movw	r30, r24
   15718:	23 81       	ldd	r18, Z+3	; 0x03
   1571a:	8c 81       	ldd	r24, Y+4	; 0x04
   1571c:	9d 81       	ldd	r25, Y+5	; 0x05

#if XMEGA_DAC_VERSION_1
	conf->timctrl = dac->TIMCTRL;
#endif

	dac_disable_clock(dac);
   1571e:	fc 01       	movw	r30, r24
   15720:	23 83       	std	Z+3, r18	; 0x03
	cpu_irq_restore(flags);
   15722:	8a 81       	ldd	r24, Y+2	; 0x02
   15724:	9b 81       	ldd	r25, Y+3	; 0x03
   15726:	f0 de       	rcall	.-544    	; 0x15508 <dac_disable_clock>
}
   15728:	89 81       	ldd	r24, Y+1	; 0x01
   1572a:	5d de       	rcall	.-838    	; 0x153e6 <cpu_irq_restore>
   1572c:	00 00       	nop
   1572e:	25 96       	adiw	r28, 0x05	; 5
   15730:	cd bf       	out	0x3d, r28	; 61
   15732:	de bf       	out	0x3e, r29	; 62
   15734:	df 91       	pop	r29
   15736:	cf 91       	pop	r28
   15738:	08 95       	ret

0001573a <cpu_irq_save>:
   1573a:	cf 93       	push	r28
   1573c:	df 93       	push	r29
   1573e:	1f 92       	push	r1
   15740:	cd b7       	in	r28, 0x3d	; 61
   15742:	de b7       	in	r29, 0x3e	; 62
   15744:	8f e3       	ldi	r24, 0x3F	; 63
   15746:	90 e0       	ldi	r25, 0x00	; 0
   15748:	fc 01       	movw	r30, r24
   1574a:	80 81       	ld	r24, Z
   1574c:	89 83       	std	Y+1, r24	; 0x01
   1574e:	f8 94       	cli
   15750:	89 81       	ldd	r24, Y+1	; 0x01
   15752:	0f 90       	pop	r0
   15754:	df 91       	pop	r29
   15756:	cf 91       	pop	r28
   15758:	08 95       	ret

0001575a <cpu_irq_restore>:
   1575a:	cf 93       	push	r28
   1575c:	df 93       	push	r29
   1575e:	1f 92       	push	r1
   15760:	cd b7       	in	r28, 0x3d	; 61
   15762:	de b7       	in	r29, 0x3e	; 62
   15764:	89 83       	std	Y+1, r24	; 0x01
   15766:	8f e3       	ldi	r24, 0x3F	; 63
   15768:	90 e0       	ldi	r25, 0x00	; 0
   1576a:	29 81       	ldd	r18, Y+1	; 0x01
   1576c:	fc 01       	movw	r30, r24
   1576e:	20 83       	st	Z, r18
   15770:	00 00       	nop
   15772:	0f 90       	pop	r0
   15774:	df 91       	pop	r29
   15776:	cf 91       	pop	r28
   15778:	08 95       	ret

0001577a <sleepmgr_lock_mode>:
   1577a:	cf 93       	push	r28
   1577c:	df 93       	push	r29
   1577e:	1f 92       	push	r1
   15780:	1f 92       	push	r1
   15782:	cd b7       	in	r28, 0x3d	; 61
   15784:	de b7       	in	r29, 0x3e	; 62
   15786:	8a 83       	std	Y+2, r24	; 0x02
   15788:	8a 81       	ldd	r24, Y+2	; 0x02
   1578a:	88 2f       	mov	r24, r24
   1578c:	90 e0       	ldi	r25, 0x00	; 0
   1578e:	85 55       	subi	r24, 0x55	; 85
   15790:	9d 4c       	sbci	r25, 0xCD	; 205
   15792:	fc 01       	movw	r30, r24
   15794:	80 81       	ld	r24, Z
   15796:	8f 3f       	cpi	r24, 0xFF	; 255
   15798:	09 f4       	brne	.+2      	; 0x1579c <sleepmgr_lock_mode+0x22>
   1579a:	ff cf       	rjmp	.-2      	; 0x1579a <sleepmgr_lock_mode+0x20>
   1579c:	ce df       	rcall	.-100    	; 0x1573a <cpu_irq_save>
   1579e:	89 83       	std	Y+1, r24	; 0x01
   157a0:	8a 81       	ldd	r24, Y+2	; 0x02
   157a2:	88 2f       	mov	r24, r24
   157a4:	90 e0       	ldi	r25, 0x00	; 0
   157a6:	9c 01       	movw	r18, r24
   157a8:	25 55       	subi	r18, 0x55	; 85
   157aa:	3d 4c       	sbci	r19, 0xCD	; 205
   157ac:	f9 01       	movw	r30, r18
   157ae:	20 81       	ld	r18, Z
   157b0:	2f 5f       	subi	r18, 0xFF	; 255
   157b2:	85 55       	subi	r24, 0x55	; 85
   157b4:	9d 4c       	sbci	r25, 0xCD	; 205
   157b6:	fc 01       	movw	r30, r24
   157b8:	20 83       	st	Z, r18
   157ba:	89 81       	ldd	r24, Y+1	; 0x01
   157bc:	ce df       	rcall	.-100    	; 0x1575a <cpu_irq_restore>
   157be:	00 00       	nop
   157c0:	0f 90       	pop	r0
   157c2:	0f 90       	pop	r0
   157c4:	df 91       	pop	r29
   157c6:	cf 91       	pop	r28
   157c8:	08 95       	ret

000157ca <__vector_14>:
   157ca:	1f 92       	push	r1
   157cc:	0f 92       	push	r0
   157ce:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   157d2:	0f 92       	push	r0
   157d4:	11 24       	eor	r1, r1
   157d6:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   157da:	0f 92       	push	r0
   157dc:	2f 93       	push	r18
   157de:	3f 93       	push	r19
   157e0:	4f 93       	push	r20
   157e2:	5f 93       	push	r21
   157e4:	6f 93       	push	r22
   157e6:	7f 93       	push	r23
   157e8:	8f 93       	push	r24
   157ea:	9f 93       	push	r25
   157ec:	af 93       	push	r26
   157ee:	bf 93       	push	r27
   157f0:	ef 93       	push	r30
   157f2:	ff 93       	push	r31
   157f4:	cf 93       	push	r28
   157f6:	df 93       	push	r29
   157f8:	cd b7       	in	r28, 0x3d	; 61
   157fa:	de b7       	in	r29, 0x3e	; 62
   157fc:	80 91 d0 24 	lds	r24, 0x24D0	; 0x8024d0 <tc_tcc0_ovf_callback>
   15800:	90 91 d1 24 	lds	r25, 0x24D1	; 0x8024d1 <tc_tcc0_ovf_callback+0x1>
   15804:	89 2b       	or	r24, r25
   15806:	31 f0       	breq	.+12     	; 0x15814 <__vector_14+0x4a>
   15808:	80 91 d0 24 	lds	r24, 0x24D0	; 0x8024d0 <tc_tcc0_ovf_callback>
   1580c:	90 91 d1 24 	lds	r25, 0x24D1	; 0x8024d1 <tc_tcc0_ovf_callback+0x1>
   15810:	fc 01       	movw	r30, r24
   15812:	19 95       	eicall
   15814:	00 00       	nop
   15816:	df 91       	pop	r29
   15818:	cf 91       	pop	r28
   1581a:	ff 91       	pop	r31
   1581c:	ef 91       	pop	r30
   1581e:	bf 91       	pop	r27
   15820:	af 91       	pop	r26
   15822:	9f 91       	pop	r25
   15824:	8f 91       	pop	r24
   15826:	7f 91       	pop	r23
   15828:	6f 91       	pop	r22
   1582a:	5f 91       	pop	r21
   1582c:	4f 91       	pop	r20
   1582e:	3f 91       	pop	r19
   15830:	2f 91       	pop	r18
   15832:	0f 90       	pop	r0
   15834:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   15838:	0f 90       	pop	r0
   1583a:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   1583e:	0f 90       	pop	r0
   15840:	1f 90       	pop	r1
   15842:	18 95       	reti

00015844 <__vector_15>:
   15844:	1f 92       	push	r1
   15846:	0f 92       	push	r0
   15848:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   1584c:	0f 92       	push	r0
   1584e:	11 24       	eor	r1, r1
   15850:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   15854:	0f 92       	push	r0
   15856:	2f 93       	push	r18
   15858:	3f 93       	push	r19
   1585a:	4f 93       	push	r20
   1585c:	5f 93       	push	r21
   1585e:	6f 93       	push	r22
   15860:	7f 93       	push	r23
   15862:	8f 93       	push	r24
   15864:	9f 93       	push	r25
   15866:	af 93       	push	r26
   15868:	bf 93       	push	r27
   1586a:	ef 93       	push	r30
   1586c:	ff 93       	push	r31
   1586e:	cf 93       	push	r28
   15870:	df 93       	push	r29
   15872:	cd b7       	in	r28, 0x3d	; 61
   15874:	de b7       	in	r29, 0x3e	; 62
   15876:	80 91 d2 24 	lds	r24, 0x24D2	; 0x8024d2 <tc_tcc0_err_callback>
   1587a:	90 91 d3 24 	lds	r25, 0x24D3	; 0x8024d3 <tc_tcc0_err_callback+0x1>
   1587e:	89 2b       	or	r24, r25
   15880:	31 f0       	breq	.+12     	; 0x1588e <__vector_15+0x4a>
   15882:	80 91 d2 24 	lds	r24, 0x24D2	; 0x8024d2 <tc_tcc0_err_callback>
   15886:	90 91 d3 24 	lds	r25, 0x24D3	; 0x8024d3 <tc_tcc0_err_callback+0x1>
   1588a:	fc 01       	movw	r30, r24
   1588c:	19 95       	eicall
   1588e:	00 00       	nop
   15890:	df 91       	pop	r29
   15892:	cf 91       	pop	r28
   15894:	ff 91       	pop	r31
   15896:	ef 91       	pop	r30
   15898:	bf 91       	pop	r27
   1589a:	af 91       	pop	r26
   1589c:	9f 91       	pop	r25
   1589e:	8f 91       	pop	r24
   158a0:	7f 91       	pop	r23
   158a2:	6f 91       	pop	r22
   158a4:	5f 91       	pop	r21
   158a6:	4f 91       	pop	r20
   158a8:	3f 91       	pop	r19
   158aa:	2f 91       	pop	r18
   158ac:	0f 90       	pop	r0
   158ae:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   158b2:	0f 90       	pop	r0
   158b4:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   158b8:	0f 90       	pop	r0
   158ba:	1f 90       	pop	r1
   158bc:	18 95       	reti

000158be <__vector_16>:
   158be:	1f 92       	push	r1
   158c0:	0f 92       	push	r0
   158c2:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   158c6:	0f 92       	push	r0
   158c8:	11 24       	eor	r1, r1
   158ca:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   158ce:	0f 92       	push	r0
   158d0:	2f 93       	push	r18
   158d2:	3f 93       	push	r19
   158d4:	4f 93       	push	r20
   158d6:	5f 93       	push	r21
   158d8:	6f 93       	push	r22
   158da:	7f 93       	push	r23
   158dc:	8f 93       	push	r24
   158de:	9f 93       	push	r25
   158e0:	af 93       	push	r26
   158e2:	bf 93       	push	r27
   158e4:	ef 93       	push	r30
   158e6:	ff 93       	push	r31
   158e8:	cf 93       	push	r28
   158ea:	df 93       	push	r29
   158ec:	cd b7       	in	r28, 0x3d	; 61
   158ee:	de b7       	in	r29, 0x3e	; 62
   158f0:	80 91 d4 24 	lds	r24, 0x24D4	; 0x8024d4 <tc_tcc0_cca_callback>
   158f4:	90 91 d5 24 	lds	r25, 0x24D5	; 0x8024d5 <tc_tcc0_cca_callback+0x1>
   158f8:	89 2b       	or	r24, r25
   158fa:	31 f0       	breq	.+12     	; 0x15908 <__vector_16+0x4a>
   158fc:	80 91 d4 24 	lds	r24, 0x24D4	; 0x8024d4 <tc_tcc0_cca_callback>
   15900:	90 91 d5 24 	lds	r25, 0x24D5	; 0x8024d5 <tc_tcc0_cca_callback+0x1>
   15904:	fc 01       	movw	r30, r24
   15906:	19 95       	eicall
   15908:	00 00       	nop
   1590a:	df 91       	pop	r29
   1590c:	cf 91       	pop	r28
   1590e:	ff 91       	pop	r31
   15910:	ef 91       	pop	r30
   15912:	bf 91       	pop	r27
   15914:	af 91       	pop	r26
   15916:	9f 91       	pop	r25
   15918:	8f 91       	pop	r24
   1591a:	7f 91       	pop	r23
   1591c:	6f 91       	pop	r22
   1591e:	5f 91       	pop	r21
   15920:	4f 91       	pop	r20
   15922:	3f 91       	pop	r19
   15924:	2f 91       	pop	r18
   15926:	0f 90       	pop	r0
   15928:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   1592c:	0f 90       	pop	r0
   1592e:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   15932:	0f 90       	pop	r0
   15934:	1f 90       	pop	r1
   15936:	18 95       	reti

00015938 <__vector_17>:
   15938:	1f 92       	push	r1
   1593a:	0f 92       	push	r0
   1593c:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   15940:	0f 92       	push	r0
   15942:	11 24       	eor	r1, r1
   15944:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   15948:	0f 92       	push	r0
   1594a:	2f 93       	push	r18
   1594c:	3f 93       	push	r19
   1594e:	4f 93       	push	r20
   15950:	5f 93       	push	r21
   15952:	6f 93       	push	r22
   15954:	7f 93       	push	r23
   15956:	8f 93       	push	r24
   15958:	9f 93       	push	r25
   1595a:	af 93       	push	r26
   1595c:	bf 93       	push	r27
   1595e:	ef 93       	push	r30
   15960:	ff 93       	push	r31
   15962:	cf 93       	push	r28
   15964:	df 93       	push	r29
   15966:	cd b7       	in	r28, 0x3d	; 61
   15968:	de b7       	in	r29, 0x3e	; 62
   1596a:	80 91 d6 24 	lds	r24, 0x24D6	; 0x8024d6 <tc_tcc0_ccb_callback>
   1596e:	90 91 d7 24 	lds	r25, 0x24D7	; 0x8024d7 <tc_tcc0_ccb_callback+0x1>
   15972:	89 2b       	or	r24, r25
   15974:	31 f0       	breq	.+12     	; 0x15982 <__vector_17+0x4a>
   15976:	80 91 d6 24 	lds	r24, 0x24D6	; 0x8024d6 <tc_tcc0_ccb_callback>
   1597a:	90 91 d7 24 	lds	r25, 0x24D7	; 0x8024d7 <tc_tcc0_ccb_callback+0x1>
   1597e:	fc 01       	movw	r30, r24
   15980:	19 95       	eicall
   15982:	00 00       	nop
   15984:	df 91       	pop	r29
   15986:	cf 91       	pop	r28
   15988:	ff 91       	pop	r31
   1598a:	ef 91       	pop	r30
   1598c:	bf 91       	pop	r27
   1598e:	af 91       	pop	r26
   15990:	9f 91       	pop	r25
   15992:	8f 91       	pop	r24
   15994:	7f 91       	pop	r23
   15996:	6f 91       	pop	r22
   15998:	5f 91       	pop	r21
   1599a:	4f 91       	pop	r20
   1599c:	3f 91       	pop	r19
   1599e:	2f 91       	pop	r18
   159a0:	0f 90       	pop	r0
   159a2:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   159a6:	0f 90       	pop	r0
   159a8:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   159ac:	0f 90       	pop	r0
   159ae:	1f 90       	pop	r1
   159b0:	18 95       	reti

000159b2 <__vector_18>:
   159b2:	1f 92       	push	r1
   159b4:	0f 92       	push	r0
   159b6:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   159ba:	0f 92       	push	r0
   159bc:	11 24       	eor	r1, r1
   159be:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   159c2:	0f 92       	push	r0
   159c4:	2f 93       	push	r18
   159c6:	3f 93       	push	r19
   159c8:	4f 93       	push	r20
   159ca:	5f 93       	push	r21
   159cc:	6f 93       	push	r22
   159ce:	7f 93       	push	r23
   159d0:	8f 93       	push	r24
   159d2:	9f 93       	push	r25
   159d4:	af 93       	push	r26
   159d6:	bf 93       	push	r27
   159d8:	ef 93       	push	r30
   159da:	ff 93       	push	r31
   159dc:	cf 93       	push	r28
   159de:	df 93       	push	r29
   159e0:	cd b7       	in	r28, 0x3d	; 61
   159e2:	de b7       	in	r29, 0x3e	; 62
   159e4:	80 91 d8 24 	lds	r24, 0x24D8	; 0x8024d8 <tc_tcc0_ccc_callback>
   159e8:	90 91 d9 24 	lds	r25, 0x24D9	; 0x8024d9 <tc_tcc0_ccc_callback+0x1>
   159ec:	89 2b       	or	r24, r25
   159ee:	31 f0       	breq	.+12     	; 0x159fc <__vector_18+0x4a>
   159f0:	80 91 d8 24 	lds	r24, 0x24D8	; 0x8024d8 <tc_tcc0_ccc_callback>
   159f4:	90 91 d9 24 	lds	r25, 0x24D9	; 0x8024d9 <tc_tcc0_ccc_callback+0x1>
   159f8:	fc 01       	movw	r30, r24
   159fa:	19 95       	eicall
   159fc:	00 00       	nop
   159fe:	df 91       	pop	r29
   15a00:	cf 91       	pop	r28
   15a02:	ff 91       	pop	r31
   15a04:	ef 91       	pop	r30
   15a06:	bf 91       	pop	r27
   15a08:	af 91       	pop	r26
   15a0a:	9f 91       	pop	r25
   15a0c:	8f 91       	pop	r24
   15a0e:	7f 91       	pop	r23
   15a10:	6f 91       	pop	r22
   15a12:	5f 91       	pop	r21
   15a14:	4f 91       	pop	r20
   15a16:	3f 91       	pop	r19
   15a18:	2f 91       	pop	r18
   15a1a:	0f 90       	pop	r0
   15a1c:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   15a20:	0f 90       	pop	r0
   15a22:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   15a26:	0f 90       	pop	r0
   15a28:	1f 90       	pop	r1
   15a2a:	18 95       	reti

00015a2c <__vector_19>:
   15a2c:	1f 92       	push	r1
   15a2e:	0f 92       	push	r0
   15a30:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   15a34:	0f 92       	push	r0
   15a36:	11 24       	eor	r1, r1
   15a38:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   15a3c:	0f 92       	push	r0
   15a3e:	2f 93       	push	r18
   15a40:	3f 93       	push	r19
   15a42:	4f 93       	push	r20
   15a44:	5f 93       	push	r21
   15a46:	6f 93       	push	r22
   15a48:	7f 93       	push	r23
   15a4a:	8f 93       	push	r24
   15a4c:	9f 93       	push	r25
   15a4e:	af 93       	push	r26
   15a50:	bf 93       	push	r27
   15a52:	ef 93       	push	r30
   15a54:	ff 93       	push	r31
   15a56:	cf 93       	push	r28
   15a58:	df 93       	push	r29
   15a5a:	cd b7       	in	r28, 0x3d	; 61
   15a5c:	de b7       	in	r29, 0x3e	; 62
   15a5e:	80 91 da 24 	lds	r24, 0x24DA	; 0x8024da <tc_tcc0_ccd_callback>
   15a62:	90 91 db 24 	lds	r25, 0x24DB	; 0x8024db <tc_tcc0_ccd_callback+0x1>
   15a66:	89 2b       	or	r24, r25
   15a68:	31 f0       	breq	.+12     	; 0x15a76 <__vector_19+0x4a>
   15a6a:	80 91 da 24 	lds	r24, 0x24DA	; 0x8024da <tc_tcc0_ccd_callback>
   15a6e:	90 91 db 24 	lds	r25, 0x24DB	; 0x8024db <tc_tcc0_ccd_callback+0x1>
   15a72:	fc 01       	movw	r30, r24
   15a74:	19 95       	eicall
   15a76:	00 00       	nop
   15a78:	df 91       	pop	r29
   15a7a:	cf 91       	pop	r28
   15a7c:	ff 91       	pop	r31
   15a7e:	ef 91       	pop	r30
   15a80:	bf 91       	pop	r27
   15a82:	af 91       	pop	r26
   15a84:	9f 91       	pop	r25
   15a86:	8f 91       	pop	r24
   15a88:	7f 91       	pop	r23
   15a8a:	6f 91       	pop	r22
   15a8c:	5f 91       	pop	r21
   15a8e:	4f 91       	pop	r20
   15a90:	3f 91       	pop	r19
   15a92:	2f 91       	pop	r18
   15a94:	0f 90       	pop	r0
   15a96:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   15a9a:	0f 90       	pop	r0
   15a9c:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   15aa0:	0f 90       	pop	r0
   15aa2:	1f 90       	pop	r1
   15aa4:	18 95       	reti

00015aa6 <__vector_20>:
   15aa6:	1f 92       	push	r1
   15aa8:	0f 92       	push	r0
   15aaa:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   15aae:	0f 92       	push	r0
   15ab0:	11 24       	eor	r1, r1
   15ab2:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   15ab6:	0f 92       	push	r0
   15ab8:	2f 93       	push	r18
   15aba:	3f 93       	push	r19
   15abc:	4f 93       	push	r20
   15abe:	5f 93       	push	r21
   15ac0:	6f 93       	push	r22
   15ac2:	7f 93       	push	r23
   15ac4:	8f 93       	push	r24
   15ac6:	9f 93       	push	r25
   15ac8:	af 93       	push	r26
   15aca:	bf 93       	push	r27
   15acc:	ef 93       	push	r30
   15ace:	ff 93       	push	r31
   15ad0:	cf 93       	push	r28
   15ad2:	df 93       	push	r29
   15ad4:	cd b7       	in	r28, 0x3d	; 61
   15ad6:	de b7       	in	r29, 0x3e	; 62
   15ad8:	80 91 dc 24 	lds	r24, 0x24DC	; 0x8024dc <tc_tcc1_ovf_callback>
   15adc:	90 91 dd 24 	lds	r25, 0x24DD	; 0x8024dd <tc_tcc1_ovf_callback+0x1>
   15ae0:	89 2b       	or	r24, r25
   15ae2:	31 f0       	breq	.+12     	; 0x15af0 <__vector_20+0x4a>
   15ae4:	80 91 dc 24 	lds	r24, 0x24DC	; 0x8024dc <tc_tcc1_ovf_callback>
   15ae8:	90 91 dd 24 	lds	r25, 0x24DD	; 0x8024dd <tc_tcc1_ovf_callback+0x1>
   15aec:	fc 01       	movw	r30, r24
   15aee:	19 95       	eicall
   15af0:	00 00       	nop
   15af2:	df 91       	pop	r29
   15af4:	cf 91       	pop	r28
   15af6:	ff 91       	pop	r31
   15af8:	ef 91       	pop	r30
   15afa:	bf 91       	pop	r27
   15afc:	af 91       	pop	r26
   15afe:	9f 91       	pop	r25
   15b00:	8f 91       	pop	r24
   15b02:	7f 91       	pop	r23
   15b04:	6f 91       	pop	r22
   15b06:	5f 91       	pop	r21
   15b08:	4f 91       	pop	r20
   15b0a:	3f 91       	pop	r19
   15b0c:	2f 91       	pop	r18
   15b0e:	0f 90       	pop	r0
   15b10:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   15b14:	0f 90       	pop	r0
   15b16:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   15b1a:	0f 90       	pop	r0
   15b1c:	1f 90       	pop	r1
   15b1e:	18 95       	reti

00015b20 <__vector_21>:
   15b20:	1f 92       	push	r1
   15b22:	0f 92       	push	r0
   15b24:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   15b28:	0f 92       	push	r0
   15b2a:	11 24       	eor	r1, r1
   15b2c:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   15b30:	0f 92       	push	r0
   15b32:	2f 93       	push	r18
   15b34:	3f 93       	push	r19
   15b36:	4f 93       	push	r20
   15b38:	5f 93       	push	r21
   15b3a:	6f 93       	push	r22
   15b3c:	7f 93       	push	r23
   15b3e:	8f 93       	push	r24
   15b40:	9f 93       	push	r25
   15b42:	af 93       	push	r26
   15b44:	bf 93       	push	r27
   15b46:	ef 93       	push	r30
   15b48:	ff 93       	push	r31
   15b4a:	cf 93       	push	r28
   15b4c:	df 93       	push	r29
   15b4e:	cd b7       	in	r28, 0x3d	; 61
   15b50:	de b7       	in	r29, 0x3e	; 62
   15b52:	80 91 de 24 	lds	r24, 0x24DE	; 0x8024de <tc_tcc1_err_callback>
   15b56:	90 91 df 24 	lds	r25, 0x24DF	; 0x8024df <tc_tcc1_err_callback+0x1>
   15b5a:	89 2b       	or	r24, r25
   15b5c:	31 f0       	breq	.+12     	; 0x15b6a <__vector_21+0x4a>
   15b5e:	80 91 de 24 	lds	r24, 0x24DE	; 0x8024de <tc_tcc1_err_callback>
   15b62:	90 91 df 24 	lds	r25, 0x24DF	; 0x8024df <tc_tcc1_err_callback+0x1>
   15b66:	fc 01       	movw	r30, r24
   15b68:	19 95       	eicall
   15b6a:	00 00       	nop
   15b6c:	df 91       	pop	r29
   15b6e:	cf 91       	pop	r28
   15b70:	ff 91       	pop	r31
   15b72:	ef 91       	pop	r30
   15b74:	bf 91       	pop	r27
   15b76:	af 91       	pop	r26
   15b78:	9f 91       	pop	r25
   15b7a:	8f 91       	pop	r24
   15b7c:	7f 91       	pop	r23
   15b7e:	6f 91       	pop	r22
   15b80:	5f 91       	pop	r21
   15b82:	4f 91       	pop	r20
   15b84:	3f 91       	pop	r19
   15b86:	2f 91       	pop	r18
   15b88:	0f 90       	pop	r0
   15b8a:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   15b8e:	0f 90       	pop	r0
   15b90:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   15b94:	0f 90       	pop	r0
   15b96:	1f 90       	pop	r1
   15b98:	18 95       	reti

00015b9a <__vector_22>:
   15b9a:	1f 92       	push	r1
   15b9c:	0f 92       	push	r0
   15b9e:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   15ba2:	0f 92       	push	r0
   15ba4:	11 24       	eor	r1, r1
   15ba6:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   15baa:	0f 92       	push	r0
   15bac:	2f 93       	push	r18
   15bae:	3f 93       	push	r19
   15bb0:	4f 93       	push	r20
   15bb2:	5f 93       	push	r21
   15bb4:	6f 93       	push	r22
   15bb6:	7f 93       	push	r23
   15bb8:	8f 93       	push	r24
   15bba:	9f 93       	push	r25
   15bbc:	af 93       	push	r26
   15bbe:	bf 93       	push	r27
   15bc0:	ef 93       	push	r30
   15bc2:	ff 93       	push	r31
   15bc4:	cf 93       	push	r28
   15bc6:	df 93       	push	r29
   15bc8:	cd b7       	in	r28, 0x3d	; 61
   15bca:	de b7       	in	r29, 0x3e	; 62
   15bcc:	80 91 e0 24 	lds	r24, 0x24E0	; 0x8024e0 <tc_tcc1_cca_callback>
   15bd0:	90 91 e1 24 	lds	r25, 0x24E1	; 0x8024e1 <tc_tcc1_cca_callback+0x1>
   15bd4:	89 2b       	or	r24, r25
   15bd6:	31 f0       	breq	.+12     	; 0x15be4 <__vector_22+0x4a>
   15bd8:	80 91 e0 24 	lds	r24, 0x24E0	; 0x8024e0 <tc_tcc1_cca_callback>
   15bdc:	90 91 e1 24 	lds	r25, 0x24E1	; 0x8024e1 <tc_tcc1_cca_callback+0x1>
   15be0:	fc 01       	movw	r30, r24
   15be2:	19 95       	eicall
   15be4:	00 00       	nop
   15be6:	df 91       	pop	r29
   15be8:	cf 91       	pop	r28
   15bea:	ff 91       	pop	r31
   15bec:	ef 91       	pop	r30
   15bee:	bf 91       	pop	r27
   15bf0:	af 91       	pop	r26
   15bf2:	9f 91       	pop	r25
   15bf4:	8f 91       	pop	r24
   15bf6:	7f 91       	pop	r23
   15bf8:	6f 91       	pop	r22
   15bfa:	5f 91       	pop	r21
   15bfc:	4f 91       	pop	r20
   15bfe:	3f 91       	pop	r19
   15c00:	2f 91       	pop	r18
   15c02:	0f 90       	pop	r0
   15c04:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   15c08:	0f 90       	pop	r0
   15c0a:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   15c0e:	0f 90       	pop	r0
   15c10:	1f 90       	pop	r1
   15c12:	18 95       	reti

00015c14 <__vector_23>:
   15c14:	1f 92       	push	r1
   15c16:	0f 92       	push	r0
   15c18:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   15c1c:	0f 92       	push	r0
   15c1e:	11 24       	eor	r1, r1
   15c20:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   15c24:	0f 92       	push	r0
   15c26:	2f 93       	push	r18
   15c28:	3f 93       	push	r19
   15c2a:	4f 93       	push	r20
   15c2c:	5f 93       	push	r21
   15c2e:	6f 93       	push	r22
   15c30:	7f 93       	push	r23
   15c32:	8f 93       	push	r24
   15c34:	9f 93       	push	r25
   15c36:	af 93       	push	r26
   15c38:	bf 93       	push	r27
   15c3a:	ef 93       	push	r30
   15c3c:	ff 93       	push	r31
   15c3e:	cf 93       	push	r28
   15c40:	df 93       	push	r29
   15c42:	cd b7       	in	r28, 0x3d	; 61
   15c44:	de b7       	in	r29, 0x3e	; 62
   15c46:	80 91 e2 24 	lds	r24, 0x24E2	; 0x8024e2 <tc_tcc1_ccb_callback>
   15c4a:	90 91 e3 24 	lds	r25, 0x24E3	; 0x8024e3 <tc_tcc1_ccb_callback+0x1>
   15c4e:	89 2b       	or	r24, r25
   15c50:	31 f0       	breq	.+12     	; 0x15c5e <__vector_23+0x4a>
   15c52:	80 91 e2 24 	lds	r24, 0x24E2	; 0x8024e2 <tc_tcc1_ccb_callback>
   15c56:	90 91 e3 24 	lds	r25, 0x24E3	; 0x8024e3 <tc_tcc1_ccb_callback+0x1>
   15c5a:	fc 01       	movw	r30, r24
   15c5c:	19 95       	eicall
   15c5e:	00 00       	nop
   15c60:	df 91       	pop	r29
   15c62:	cf 91       	pop	r28
   15c64:	ff 91       	pop	r31
   15c66:	ef 91       	pop	r30
   15c68:	bf 91       	pop	r27
   15c6a:	af 91       	pop	r26
   15c6c:	9f 91       	pop	r25
   15c6e:	8f 91       	pop	r24
   15c70:	7f 91       	pop	r23
   15c72:	6f 91       	pop	r22
   15c74:	5f 91       	pop	r21
   15c76:	4f 91       	pop	r20
   15c78:	3f 91       	pop	r19
   15c7a:	2f 91       	pop	r18
   15c7c:	0f 90       	pop	r0
   15c7e:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   15c82:	0f 90       	pop	r0
   15c84:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   15c88:	0f 90       	pop	r0
   15c8a:	1f 90       	pop	r1
   15c8c:	18 95       	reti

00015c8e <__vector_77>:
   15c8e:	1f 92       	push	r1
   15c90:	0f 92       	push	r0
   15c92:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   15c96:	0f 92       	push	r0
   15c98:	11 24       	eor	r1, r1
   15c9a:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   15c9e:	0f 92       	push	r0
   15ca0:	2f 93       	push	r18
   15ca2:	3f 93       	push	r19
   15ca4:	4f 93       	push	r20
   15ca6:	5f 93       	push	r21
   15ca8:	6f 93       	push	r22
   15caa:	7f 93       	push	r23
   15cac:	8f 93       	push	r24
   15cae:	9f 93       	push	r25
   15cb0:	af 93       	push	r26
   15cb2:	bf 93       	push	r27
   15cb4:	ef 93       	push	r30
   15cb6:	ff 93       	push	r31
   15cb8:	cf 93       	push	r28
   15cba:	df 93       	push	r29
   15cbc:	cd b7       	in	r28, 0x3d	; 61
   15cbe:	de b7       	in	r29, 0x3e	; 62
   15cc0:	80 91 e4 24 	lds	r24, 0x24E4	; 0x8024e4 <tc_tcd0_ovf_callback>
   15cc4:	90 91 e5 24 	lds	r25, 0x24E5	; 0x8024e5 <tc_tcd0_ovf_callback+0x1>
   15cc8:	89 2b       	or	r24, r25
   15cca:	31 f0       	breq	.+12     	; 0x15cd8 <__vector_77+0x4a>
   15ccc:	80 91 e4 24 	lds	r24, 0x24E4	; 0x8024e4 <tc_tcd0_ovf_callback>
   15cd0:	90 91 e5 24 	lds	r25, 0x24E5	; 0x8024e5 <tc_tcd0_ovf_callback+0x1>
   15cd4:	fc 01       	movw	r30, r24
   15cd6:	19 95       	eicall
   15cd8:	00 00       	nop
   15cda:	df 91       	pop	r29
   15cdc:	cf 91       	pop	r28
   15cde:	ff 91       	pop	r31
   15ce0:	ef 91       	pop	r30
   15ce2:	bf 91       	pop	r27
   15ce4:	af 91       	pop	r26
   15ce6:	9f 91       	pop	r25
   15ce8:	8f 91       	pop	r24
   15cea:	7f 91       	pop	r23
   15cec:	6f 91       	pop	r22
   15cee:	5f 91       	pop	r21
   15cf0:	4f 91       	pop	r20
   15cf2:	3f 91       	pop	r19
   15cf4:	2f 91       	pop	r18
   15cf6:	0f 90       	pop	r0
   15cf8:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   15cfc:	0f 90       	pop	r0
   15cfe:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   15d02:	0f 90       	pop	r0
   15d04:	1f 90       	pop	r1
   15d06:	18 95       	reti

00015d08 <__vector_78>:
   15d08:	1f 92       	push	r1
   15d0a:	0f 92       	push	r0
   15d0c:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   15d10:	0f 92       	push	r0
   15d12:	11 24       	eor	r1, r1
   15d14:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   15d18:	0f 92       	push	r0
   15d1a:	2f 93       	push	r18
   15d1c:	3f 93       	push	r19
   15d1e:	4f 93       	push	r20
   15d20:	5f 93       	push	r21
   15d22:	6f 93       	push	r22
   15d24:	7f 93       	push	r23
   15d26:	8f 93       	push	r24
   15d28:	9f 93       	push	r25
   15d2a:	af 93       	push	r26
   15d2c:	bf 93       	push	r27
   15d2e:	ef 93       	push	r30
   15d30:	ff 93       	push	r31
   15d32:	cf 93       	push	r28
   15d34:	df 93       	push	r29
   15d36:	cd b7       	in	r28, 0x3d	; 61
   15d38:	de b7       	in	r29, 0x3e	; 62
   15d3a:	80 91 e6 24 	lds	r24, 0x24E6	; 0x8024e6 <tc_tcd0_err_callback>
   15d3e:	90 91 e7 24 	lds	r25, 0x24E7	; 0x8024e7 <tc_tcd0_err_callback+0x1>
   15d42:	89 2b       	or	r24, r25
   15d44:	31 f0       	breq	.+12     	; 0x15d52 <__vector_78+0x4a>
   15d46:	80 91 e6 24 	lds	r24, 0x24E6	; 0x8024e6 <tc_tcd0_err_callback>
   15d4a:	90 91 e7 24 	lds	r25, 0x24E7	; 0x8024e7 <tc_tcd0_err_callback+0x1>
   15d4e:	fc 01       	movw	r30, r24
   15d50:	19 95       	eicall
   15d52:	00 00       	nop
   15d54:	df 91       	pop	r29
   15d56:	cf 91       	pop	r28
   15d58:	ff 91       	pop	r31
   15d5a:	ef 91       	pop	r30
   15d5c:	bf 91       	pop	r27
   15d5e:	af 91       	pop	r26
   15d60:	9f 91       	pop	r25
   15d62:	8f 91       	pop	r24
   15d64:	7f 91       	pop	r23
   15d66:	6f 91       	pop	r22
   15d68:	5f 91       	pop	r21
   15d6a:	4f 91       	pop	r20
   15d6c:	3f 91       	pop	r19
   15d6e:	2f 91       	pop	r18
   15d70:	0f 90       	pop	r0
   15d72:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   15d76:	0f 90       	pop	r0
   15d78:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   15d7c:	0f 90       	pop	r0
   15d7e:	1f 90       	pop	r1
   15d80:	18 95       	reti

00015d82 <__vector_79>:
   15d82:	1f 92       	push	r1
   15d84:	0f 92       	push	r0
   15d86:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   15d8a:	0f 92       	push	r0
   15d8c:	11 24       	eor	r1, r1
   15d8e:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   15d92:	0f 92       	push	r0
   15d94:	2f 93       	push	r18
   15d96:	3f 93       	push	r19
   15d98:	4f 93       	push	r20
   15d9a:	5f 93       	push	r21
   15d9c:	6f 93       	push	r22
   15d9e:	7f 93       	push	r23
   15da0:	8f 93       	push	r24
   15da2:	9f 93       	push	r25
   15da4:	af 93       	push	r26
   15da6:	bf 93       	push	r27
   15da8:	ef 93       	push	r30
   15daa:	ff 93       	push	r31
   15dac:	cf 93       	push	r28
   15dae:	df 93       	push	r29
   15db0:	cd b7       	in	r28, 0x3d	; 61
   15db2:	de b7       	in	r29, 0x3e	; 62
   15db4:	80 91 e8 24 	lds	r24, 0x24E8	; 0x8024e8 <tc_tcd0_cca_callback>
   15db8:	90 91 e9 24 	lds	r25, 0x24E9	; 0x8024e9 <tc_tcd0_cca_callback+0x1>
   15dbc:	89 2b       	or	r24, r25
   15dbe:	31 f0       	breq	.+12     	; 0x15dcc <__vector_79+0x4a>
   15dc0:	80 91 e8 24 	lds	r24, 0x24E8	; 0x8024e8 <tc_tcd0_cca_callback>
   15dc4:	90 91 e9 24 	lds	r25, 0x24E9	; 0x8024e9 <tc_tcd0_cca_callback+0x1>
   15dc8:	fc 01       	movw	r30, r24
   15dca:	19 95       	eicall
   15dcc:	00 00       	nop
   15dce:	df 91       	pop	r29
   15dd0:	cf 91       	pop	r28
   15dd2:	ff 91       	pop	r31
   15dd4:	ef 91       	pop	r30
   15dd6:	bf 91       	pop	r27
   15dd8:	af 91       	pop	r26
   15dda:	9f 91       	pop	r25
   15ddc:	8f 91       	pop	r24
   15dde:	7f 91       	pop	r23
   15de0:	6f 91       	pop	r22
   15de2:	5f 91       	pop	r21
   15de4:	4f 91       	pop	r20
   15de6:	3f 91       	pop	r19
   15de8:	2f 91       	pop	r18
   15dea:	0f 90       	pop	r0
   15dec:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   15df0:	0f 90       	pop	r0
   15df2:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   15df6:	0f 90       	pop	r0
   15df8:	1f 90       	pop	r1
   15dfa:	18 95       	reti

00015dfc <__vector_80>:
   15dfc:	1f 92       	push	r1
   15dfe:	0f 92       	push	r0
   15e00:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   15e04:	0f 92       	push	r0
   15e06:	11 24       	eor	r1, r1
   15e08:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   15e0c:	0f 92       	push	r0
   15e0e:	2f 93       	push	r18
   15e10:	3f 93       	push	r19
   15e12:	4f 93       	push	r20
   15e14:	5f 93       	push	r21
   15e16:	6f 93       	push	r22
   15e18:	7f 93       	push	r23
   15e1a:	8f 93       	push	r24
   15e1c:	9f 93       	push	r25
   15e1e:	af 93       	push	r26
   15e20:	bf 93       	push	r27
   15e22:	ef 93       	push	r30
   15e24:	ff 93       	push	r31
   15e26:	cf 93       	push	r28
   15e28:	df 93       	push	r29
   15e2a:	cd b7       	in	r28, 0x3d	; 61
   15e2c:	de b7       	in	r29, 0x3e	; 62
   15e2e:	80 91 ea 24 	lds	r24, 0x24EA	; 0x8024ea <tc_tcd0_ccb_callback>
   15e32:	90 91 eb 24 	lds	r25, 0x24EB	; 0x8024eb <tc_tcd0_ccb_callback+0x1>
   15e36:	89 2b       	or	r24, r25
   15e38:	31 f0       	breq	.+12     	; 0x15e46 <__vector_80+0x4a>
   15e3a:	80 91 ea 24 	lds	r24, 0x24EA	; 0x8024ea <tc_tcd0_ccb_callback>
   15e3e:	90 91 eb 24 	lds	r25, 0x24EB	; 0x8024eb <tc_tcd0_ccb_callback+0x1>
   15e42:	fc 01       	movw	r30, r24
   15e44:	19 95       	eicall
   15e46:	00 00       	nop
   15e48:	df 91       	pop	r29
   15e4a:	cf 91       	pop	r28
   15e4c:	ff 91       	pop	r31
   15e4e:	ef 91       	pop	r30
   15e50:	bf 91       	pop	r27
   15e52:	af 91       	pop	r26
   15e54:	9f 91       	pop	r25
   15e56:	8f 91       	pop	r24
   15e58:	7f 91       	pop	r23
   15e5a:	6f 91       	pop	r22
   15e5c:	5f 91       	pop	r21
   15e5e:	4f 91       	pop	r20
   15e60:	3f 91       	pop	r19
   15e62:	2f 91       	pop	r18
   15e64:	0f 90       	pop	r0
   15e66:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   15e6a:	0f 90       	pop	r0
   15e6c:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   15e70:	0f 90       	pop	r0
   15e72:	1f 90       	pop	r1
   15e74:	18 95       	reti

00015e76 <__vector_81>:
   15e76:	1f 92       	push	r1
   15e78:	0f 92       	push	r0
   15e7a:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   15e7e:	0f 92       	push	r0
   15e80:	11 24       	eor	r1, r1
   15e82:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   15e86:	0f 92       	push	r0
   15e88:	2f 93       	push	r18
   15e8a:	3f 93       	push	r19
   15e8c:	4f 93       	push	r20
   15e8e:	5f 93       	push	r21
   15e90:	6f 93       	push	r22
   15e92:	7f 93       	push	r23
   15e94:	8f 93       	push	r24
   15e96:	9f 93       	push	r25
   15e98:	af 93       	push	r26
   15e9a:	bf 93       	push	r27
   15e9c:	ef 93       	push	r30
   15e9e:	ff 93       	push	r31
   15ea0:	cf 93       	push	r28
   15ea2:	df 93       	push	r29
   15ea4:	cd b7       	in	r28, 0x3d	; 61
   15ea6:	de b7       	in	r29, 0x3e	; 62
   15ea8:	80 91 ec 24 	lds	r24, 0x24EC	; 0x8024ec <tc_tcd0_ccc_callback>
   15eac:	90 91 ed 24 	lds	r25, 0x24ED	; 0x8024ed <tc_tcd0_ccc_callback+0x1>
   15eb0:	89 2b       	or	r24, r25
   15eb2:	31 f0       	breq	.+12     	; 0x15ec0 <__vector_81+0x4a>
   15eb4:	80 91 ec 24 	lds	r24, 0x24EC	; 0x8024ec <tc_tcd0_ccc_callback>
   15eb8:	90 91 ed 24 	lds	r25, 0x24ED	; 0x8024ed <tc_tcd0_ccc_callback+0x1>
   15ebc:	fc 01       	movw	r30, r24
   15ebe:	19 95       	eicall
   15ec0:	00 00       	nop
   15ec2:	df 91       	pop	r29
   15ec4:	cf 91       	pop	r28
   15ec6:	ff 91       	pop	r31
   15ec8:	ef 91       	pop	r30
   15eca:	bf 91       	pop	r27
   15ecc:	af 91       	pop	r26
   15ece:	9f 91       	pop	r25
   15ed0:	8f 91       	pop	r24
   15ed2:	7f 91       	pop	r23
   15ed4:	6f 91       	pop	r22
   15ed6:	5f 91       	pop	r21
   15ed8:	4f 91       	pop	r20
   15eda:	3f 91       	pop	r19
   15edc:	2f 91       	pop	r18
   15ede:	0f 90       	pop	r0
   15ee0:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   15ee4:	0f 90       	pop	r0
   15ee6:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   15eea:	0f 90       	pop	r0
   15eec:	1f 90       	pop	r1
   15eee:	18 95       	reti

00015ef0 <__vector_82>:
   15ef0:	1f 92       	push	r1
   15ef2:	0f 92       	push	r0
   15ef4:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   15ef8:	0f 92       	push	r0
   15efa:	11 24       	eor	r1, r1
   15efc:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   15f00:	0f 92       	push	r0
   15f02:	2f 93       	push	r18
   15f04:	3f 93       	push	r19
   15f06:	4f 93       	push	r20
   15f08:	5f 93       	push	r21
   15f0a:	6f 93       	push	r22
   15f0c:	7f 93       	push	r23
   15f0e:	8f 93       	push	r24
   15f10:	9f 93       	push	r25
   15f12:	af 93       	push	r26
   15f14:	bf 93       	push	r27
   15f16:	ef 93       	push	r30
   15f18:	ff 93       	push	r31
   15f1a:	cf 93       	push	r28
   15f1c:	df 93       	push	r29
   15f1e:	cd b7       	in	r28, 0x3d	; 61
   15f20:	de b7       	in	r29, 0x3e	; 62
   15f22:	80 91 ee 24 	lds	r24, 0x24EE	; 0x8024ee <tc_tcd0_ccd_callback>
   15f26:	90 91 ef 24 	lds	r25, 0x24EF	; 0x8024ef <tc_tcd0_ccd_callback+0x1>
   15f2a:	89 2b       	or	r24, r25
   15f2c:	31 f0       	breq	.+12     	; 0x15f3a <__vector_82+0x4a>
   15f2e:	80 91 ee 24 	lds	r24, 0x24EE	; 0x8024ee <tc_tcd0_ccd_callback>
   15f32:	90 91 ef 24 	lds	r25, 0x24EF	; 0x8024ef <tc_tcd0_ccd_callback+0x1>
   15f36:	fc 01       	movw	r30, r24
   15f38:	19 95       	eicall
   15f3a:	00 00       	nop
   15f3c:	df 91       	pop	r29
   15f3e:	cf 91       	pop	r28
   15f40:	ff 91       	pop	r31
   15f42:	ef 91       	pop	r30
   15f44:	bf 91       	pop	r27
   15f46:	af 91       	pop	r26
   15f48:	9f 91       	pop	r25
   15f4a:	8f 91       	pop	r24
   15f4c:	7f 91       	pop	r23
   15f4e:	6f 91       	pop	r22
   15f50:	5f 91       	pop	r21
   15f52:	4f 91       	pop	r20
   15f54:	3f 91       	pop	r19
   15f56:	2f 91       	pop	r18
   15f58:	0f 90       	pop	r0
   15f5a:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   15f5e:	0f 90       	pop	r0
   15f60:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   15f64:	0f 90       	pop	r0
   15f66:	1f 90       	pop	r1
   15f68:	18 95       	reti

00015f6a <__vector_83>:
   15f6a:	1f 92       	push	r1
   15f6c:	0f 92       	push	r0
   15f6e:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   15f72:	0f 92       	push	r0
   15f74:	11 24       	eor	r1, r1
   15f76:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   15f7a:	0f 92       	push	r0
   15f7c:	2f 93       	push	r18
   15f7e:	3f 93       	push	r19
   15f80:	4f 93       	push	r20
   15f82:	5f 93       	push	r21
   15f84:	6f 93       	push	r22
   15f86:	7f 93       	push	r23
   15f88:	8f 93       	push	r24
   15f8a:	9f 93       	push	r25
   15f8c:	af 93       	push	r26
   15f8e:	bf 93       	push	r27
   15f90:	ef 93       	push	r30
   15f92:	ff 93       	push	r31
   15f94:	cf 93       	push	r28
   15f96:	df 93       	push	r29
   15f98:	cd b7       	in	r28, 0x3d	; 61
   15f9a:	de b7       	in	r29, 0x3e	; 62
   15f9c:	80 91 f0 24 	lds	r24, 0x24F0	; 0x8024f0 <tc_tcd1_ovf_callback>
   15fa0:	90 91 f1 24 	lds	r25, 0x24F1	; 0x8024f1 <tc_tcd1_ovf_callback+0x1>
   15fa4:	89 2b       	or	r24, r25
   15fa6:	31 f0       	breq	.+12     	; 0x15fb4 <__vector_83+0x4a>
   15fa8:	80 91 f0 24 	lds	r24, 0x24F0	; 0x8024f0 <tc_tcd1_ovf_callback>
   15fac:	90 91 f1 24 	lds	r25, 0x24F1	; 0x8024f1 <tc_tcd1_ovf_callback+0x1>
   15fb0:	fc 01       	movw	r30, r24
   15fb2:	19 95       	eicall
   15fb4:	00 00       	nop
   15fb6:	df 91       	pop	r29
   15fb8:	cf 91       	pop	r28
   15fba:	ff 91       	pop	r31
   15fbc:	ef 91       	pop	r30
   15fbe:	bf 91       	pop	r27
   15fc0:	af 91       	pop	r26
   15fc2:	9f 91       	pop	r25
   15fc4:	8f 91       	pop	r24
   15fc6:	7f 91       	pop	r23
   15fc8:	6f 91       	pop	r22
   15fca:	5f 91       	pop	r21
   15fcc:	4f 91       	pop	r20
   15fce:	3f 91       	pop	r19
   15fd0:	2f 91       	pop	r18
   15fd2:	0f 90       	pop	r0
   15fd4:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   15fd8:	0f 90       	pop	r0
   15fda:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   15fde:	0f 90       	pop	r0
   15fe0:	1f 90       	pop	r1
   15fe2:	18 95       	reti

00015fe4 <__vector_84>:
   15fe4:	1f 92       	push	r1
   15fe6:	0f 92       	push	r0
   15fe8:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   15fec:	0f 92       	push	r0
   15fee:	11 24       	eor	r1, r1
   15ff0:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   15ff4:	0f 92       	push	r0
   15ff6:	2f 93       	push	r18
   15ff8:	3f 93       	push	r19
   15ffa:	4f 93       	push	r20
   15ffc:	5f 93       	push	r21
   15ffe:	6f 93       	push	r22
   16000:	7f 93       	push	r23
   16002:	8f 93       	push	r24
   16004:	9f 93       	push	r25
   16006:	af 93       	push	r26
   16008:	bf 93       	push	r27
   1600a:	ef 93       	push	r30
   1600c:	ff 93       	push	r31
   1600e:	cf 93       	push	r28
   16010:	df 93       	push	r29
   16012:	cd b7       	in	r28, 0x3d	; 61
   16014:	de b7       	in	r29, 0x3e	; 62
   16016:	80 91 f2 24 	lds	r24, 0x24F2	; 0x8024f2 <tc_tcd1_err_callback>
   1601a:	90 91 f3 24 	lds	r25, 0x24F3	; 0x8024f3 <tc_tcd1_err_callback+0x1>
   1601e:	89 2b       	or	r24, r25
   16020:	31 f0       	breq	.+12     	; 0x1602e <__vector_84+0x4a>
   16022:	80 91 f2 24 	lds	r24, 0x24F2	; 0x8024f2 <tc_tcd1_err_callback>
   16026:	90 91 f3 24 	lds	r25, 0x24F3	; 0x8024f3 <tc_tcd1_err_callback+0x1>
   1602a:	fc 01       	movw	r30, r24
   1602c:	19 95       	eicall
   1602e:	00 00       	nop
   16030:	df 91       	pop	r29
   16032:	cf 91       	pop	r28
   16034:	ff 91       	pop	r31
   16036:	ef 91       	pop	r30
   16038:	bf 91       	pop	r27
   1603a:	af 91       	pop	r26
   1603c:	9f 91       	pop	r25
   1603e:	8f 91       	pop	r24
   16040:	7f 91       	pop	r23
   16042:	6f 91       	pop	r22
   16044:	5f 91       	pop	r21
   16046:	4f 91       	pop	r20
   16048:	3f 91       	pop	r19
   1604a:	2f 91       	pop	r18
   1604c:	0f 90       	pop	r0
   1604e:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   16052:	0f 90       	pop	r0
   16054:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   16058:	0f 90       	pop	r0
   1605a:	1f 90       	pop	r1
   1605c:	18 95       	reti

0001605e <__vector_85>:
   1605e:	1f 92       	push	r1
   16060:	0f 92       	push	r0
   16062:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   16066:	0f 92       	push	r0
   16068:	11 24       	eor	r1, r1
   1606a:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   1606e:	0f 92       	push	r0
   16070:	2f 93       	push	r18
   16072:	3f 93       	push	r19
   16074:	4f 93       	push	r20
   16076:	5f 93       	push	r21
   16078:	6f 93       	push	r22
   1607a:	7f 93       	push	r23
   1607c:	8f 93       	push	r24
   1607e:	9f 93       	push	r25
   16080:	af 93       	push	r26
   16082:	bf 93       	push	r27
   16084:	ef 93       	push	r30
   16086:	ff 93       	push	r31
   16088:	cf 93       	push	r28
   1608a:	df 93       	push	r29
   1608c:	cd b7       	in	r28, 0x3d	; 61
   1608e:	de b7       	in	r29, 0x3e	; 62
   16090:	80 91 f4 24 	lds	r24, 0x24F4	; 0x8024f4 <tc_tcd1_cca_callback>
   16094:	90 91 f5 24 	lds	r25, 0x24F5	; 0x8024f5 <tc_tcd1_cca_callback+0x1>
   16098:	89 2b       	or	r24, r25
   1609a:	31 f0       	breq	.+12     	; 0x160a8 <__vector_85+0x4a>
   1609c:	80 91 f4 24 	lds	r24, 0x24F4	; 0x8024f4 <tc_tcd1_cca_callback>
   160a0:	90 91 f5 24 	lds	r25, 0x24F5	; 0x8024f5 <tc_tcd1_cca_callback+0x1>
   160a4:	fc 01       	movw	r30, r24
   160a6:	19 95       	eicall
   160a8:	00 00       	nop
   160aa:	df 91       	pop	r29
   160ac:	cf 91       	pop	r28
   160ae:	ff 91       	pop	r31
   160b0:	ef 91       	pop	r30
   160b2:	bf 91       	pop	r27
   160b4:	af 91       	pop	r26
   160b6:	9f 91       	pop	r25
   160b8:	8f 91       	pop	r24
   160ba:	7f 91       	pop	r23
   160bc:	6f 91       	pop	r22
   160be:	5f 91       	pop	r21
   160c0:	4f 91       	pop	r20
   160c2:	3f 91       	pop	r19
   160c4:	2f 91       	pop	r18
   160c6:	0f 90       	pop	r0
   160c8:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   160cc:	0f 90       	pop	r0
   160ce:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   160d2:	0f 90       	pop	r0
   160d4:	1f 90       	pop	r1
   160d6:	18 95       	reti

000160d8 <__vector_86>:
   160d8:	1f 92       	push	r1
   160da:	0f 92       	push	r0
   160dc:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   160e0:	0f 92       	push	r0
   160e2:	11 24       	eor	r1, r1
   160e4:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   160e8:	0f 92       	push	r0
   160ea:	2f 93       	push	r18
   160ec:	3f 93       	push	r19
   160ee:	4f 93       	push	r20
   160f0:	5f 93       	push	r21
   160f2:	6f 93       	push	r22
   160f4:	7f 93       	push	r23
   160f6:	8f 93       	push	r24
   160f8:	9f 93       	push	r25
   160fa:	af 93       	push	r26
   160fc:	bf 93       	push	r27
   160fe:	ef 93       	push	r30
   16100:	ff 93       	push	r31
   16102:	cf 93       	push	r28
   16104:	df 93       	push	r29
   16106:	cd b7       	in	r28, 0x3d	; 61
   16108:	de b7       	in	r29, 0x3e	; 62
   1610a:	80 91 f6 24 	lds	r24, 0x24F6	; 0x8024f6 <tc_tcd1_ccb_callback>
   1610e:	90 91 f7 24 	lds	r25, 0x24F7	; 0x8024f7 <tc_tcd1_ccb_callback+0x1>
   16112:	89 2b       	or	r24, r25
   16114:	31 f0       	breq	.+12     	; 0x16122 <__vector_86+0x4a>
   16116:	80 91 f6 24 	lds	r24, 0x24F6	; 0x8024f6 <tc_tcd1_ccb_callback>
   1611a:	90 91 f7 24 	lds	r25, 0x24F7	; 0x8024f7 <tc_tcd1_ccb_callback+0x1>
   1611e:	fc 01       	movw	r30, r24
   16120:	19 95       	eicall
   16122:	00 00       	nop
   16124:	df 91       	pop	r29
   16126:	cf 91       	pop	r28
   16128:	ff 91       	pop	r31
   1612a:	ef 91       	pop	r30
   1612c:	bf 91       	pop	r27
   1612e:	af 91       	pop	r26
   16130:	9f 91       	pop	r25
   16132:	8f 91       	pop	r24
   16134:	7f 91       	pop	r23
   16136:	6f 91       	pop	r22
   16138:	5f 91       	pop	r21
   1613a:	4f 91       	pop	r20
   1613c:	3f 91       	pop	r19
   1613e:	2f 91       	pop	r18
   16140:	0f 90       	pop	r0
   16142:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   16146:	0f 90       	pop	r0
   16148:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   1614c:	0f 90       	pop	r0
   1614e:	1f 90       	pop	r1
   16150:	18 95       	reti

00016152 <__vector_47>:
   16152:	1f 92       	push	r1
   16154:	0f 92       	push	r0
   16156:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   1615a:	0f 92       	push	r0
   1615c:	11 24       	eor	r1, r1
   1615e:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   16162:	0f 92       	push	r0
   16164:	2f 93       	push	r18
   16166:	3f 93       	push	r19
   16168:	4f 93       	push	r20
   1616a:	5f 93       	push	r21
   1616c:	6f 93       	push	r22
   1616e:	7f 93       	push	r23
   16170:	8f 93       	push	r24
   16172:	9f 93       	push	r25
   16174:	af 93       	push	r26
   16176:	bf 93       	push	r27
   16178:	ef 93       	push	r30
   1617a:	ff 93       	push	r31
   1617c:	cf 93       	push	r28
   1617e:	df 93       	push	r29
   16180:	cd b7       	in	r28, 0x3d	; 61
   16182:	de b7       	in	r29, 0x3e	; 62
   16184:	80 91 f8 24 	lds	r24, 0x24F8	; 0x8024f8 <tc_tce0_ovf_callback>
   16188:	90 91 f9 24 	lds	r25, 0x24F9	; 0x8024f9 <tc_tce0_ovf_callback+0x1>
   1618c:	89 2b       	or	r24, r25
   1618e:	31 f0       	breq	.+12     	; 0x1619c <__vector_47+0x4a>
   16190:	80 91 f8 24 	lds	r24, 0x24F8	; 0x8024f8 <tc_tce0_ovf_callback>
   16194:	90 91 f9 24 	lds	r25, 0x24F9	; 0x8024f9 <tc_tce0_ovf_callback+0x1>
   16198:	fc 01       	movw	r30, r24
   1619a:	19 95       	eicall
   1619c:	00 00       	nop
   1619e:	df 91       	pop	r29
   161a0:	cf 91       	pop	r28
   161a2:	ff 91       	pop	r31
   161a4:	ef 91       	pop	r30
   161a6:	bf 91       	pop	r27
   161a8:	af 91       	pop	r26
   161aa:	9f 91       	pop	r25
   161ac:	8f 91       	pop	r24
   161ae:	7f 91       	pop	r23
   161b0:	6f 91       	pop	r22
   161b2:	5f 91       	pop	r21
   161b4:	4f 91       	pop	r20
   161b6:	3f 91       	pop	r19
   161b8:	2f 91       	pop	r18
   161ba:	0f 90       	pop	r0
   161bc:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   161c0:	0f 90       	pop	r0
   161c2:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   161c6:	0f 90       	pop	r0
   161c8:	1f 90       	pop	r1
   161ca:	18 95       	reti

000161cc <__vector_48>:
   161cc:	1f 92       	push	r1
   161ce:	0f 92       	push	r0
   161d0:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   161d4:	0f 92       	push	r0
   161d6:	11 24       	eor	r1, r1
   161d8:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   161dc:	0f 92       	push	r0
   161de:	2f 93       	push	r18
   161e0:	3f 93       	push	r19
   161e2:	4f 93       	push	r20
   161e4:	5f 93       	push	r21
   161e6:	6f 93       	push	r22
   161e8:	7f 93       	push	r23
   161ea:	8f 93       	push	r24
   161ec:	9f 93       	push	r25
   161ee:	af 93       	push	r26
   161f0:	bf 93       	push	r27
   161f2:	ef 93       	push	r30
   161f4:	ff 93       	push	r31
   161f6:	cf 93       	push	r28
   161f8:	df 93       	push	r29
   161fa:	cd b7       	in	r28, 0x3d	; 61
   161fc:	de b7       	in	r29, 0x3e	; 62
   161fe:	80 91 fa 24 	lds	r24, 0x24FA	; 0x8024fa <tc_tce0_err_callback>
   16202:	90 91 fb 24 	lds	r25, 0x24FB	; 0x8024fb <tc_tce0_err_callback+0x1>
   16206:	89 2b       	or	r24, r25
   16208:	31 f0       	breq	.+12     	; 0x16216 <__vector_48+0x4a>
   1620a:	80 91 fa 24 	lds	r24, 0x24FA	; 0x8024fa <tc_tce0_err_callback>
   1620e:	90 91 fb 24 	lds	r25, 0x24FB	; 0x8024fb <tc_tce0_err_callback+0x1>
   16212:	fc 01       	movw	r30, r24
   16214:	19 95       	eicall
   16216:	00 00       	nop
   16218:	df 91       	pop	r29
   1621a:	cf 91       	pop	r28
   1621c:	ff 91       	pop	r31
   1621e:	ef 91       	pop	r30
   16220:	bf 91       	pop	r27
   16222:	af 91       	pop	r26
   16224:	9f 91       	pop	r25
   16226:	8f 91       	pop	r24
   16228:	7f 91       	pop	r23
   1622a:	6f 91       	pop	r22
   1622c:	5f 91       	pop	r21
   1622e:	4f 91       	pop	r20
   16230:	3f 91       	pop	r19
   16232:	2f 91       	pop	r18
   16234:	0f 90       	pop	r0
   16236:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   1623a:	0f 90       	pop	r0
   1623c:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   16240:	0f 90       	pop	r0
   16242:	1f 90       	pop	r1
   16244:	18 95       	reti

00016246 <__vector_49>:
   16246:	1f 92       	push	r1
   16248:	0f 92       	push	r0
   1624a:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   1624e:	0f 92       	push	r0
   16250:	11 24       	eor	r1, r1
   16252:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   16256:	0f 92       	push	r0
   16258:	2f 93       	push	r18
   1625a:	3f 93       	push	r19
   1625c:	4f 93       	push	r20
   1625e:	5f 93       	push	r21
   16260:	6f 93       	push	r22
   16262:	7f 93       	push	r23
   16264:	8f 93       	push	r24
   16266:	9f 93       	push	r25
   16268:	af 93       	push	r26
   1626a:	bf 93       	push	r27
   1626c:	ef 93       	push	r30
   1626e:	ff 93       	push	r31
   16270:	cf 93       	push	r28
   16272:	df 93       	push	r29
   16274:	cd b7       	in	r28, 0x3d	; 61
   16276:	de b7       	in	r29, 0x3e	; 62
   16278:	80 91 fc 24 	lds	r24, 0x24FC	; 0x8024fc <tc_tce0_cca_callback>
   1627c:	90 91 fd 24 	lds	r25, 0x24FD	; 0x8024fd <tc_tce0_cca_callback+0x1>
   16280:	89 2b       	or	r24, r25
   16282:	31 f0       	breq	.+12     	; 0x16290 <__vector_49+0x4a>
   16284:	80 91 fc 24 	lds	r24, 0x24FC	; 0x8024fc <tc_tce0_cca_callback>
   16288:	90 91 fd 24 	lds	r25, 0x24FD	; 0x8024fd <tc_tce0_cca_callback+0x1>
   1628c:	fc 01       	movw	r30, r24
   1628e:	19 95       	eicall
   16290:	00 00       	nop
   16292:	df 91       	pop	r29
   16294:	cf 91       	pop	r28
   16296:	ff 91       	pop	r31
   16298:	ef 91       	pop	r30
   1629a:	bf 91       	pop	r27
   1629c:	af 91       	pop	r26
   1629e:	9f 91       	pop	r25
   162a0:	8f 91       	pop	r24
   162a2:	7f 91       	pop	r23
   162a4:	6f 91       	pop	r22
   162a6:	5f 91       	pop	r21
   162a8:	4f 91       	pop	r20
   162aa:	3f 91       	pop	r19
   162ac:	2f 91       	pop	r18
   162ae:	0f 90       	pop	r0
   162b0:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   162b4:	0f 90       	pop	r0
   162b6:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   162ba:	0f 90       	pop	r0
   162bc:	1f 90       	pop	r1
   162be:	18 95       	reti

000162c0 <__vector_50>:
   162c0:	1f 92       	push	r1
   162c2:	0f 92       	push	r0
   162c4:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   162c8:	0f 92       	push	r0
   162ca:	11 24       	eor	r1, r1
   162cc:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   162d0:	0f 92       	push	r0
   162d2:	2f 93       	push	r18
   162d4:	3f 93       	push	r19
   162d6:	4f 93       	push	r20
   162d8:	5f 93       	push	r21
   162da:	6f 93       	push	r22
   162dc:	7f 93       	push	r23
   162de:	8f 93       	push	r24
   162e0:	9f 93       	push	r25
   162e2:	af 93       	push	r26
   162e4:	bf 93       	push	r27
   162e6:	ef 93       	push	r30
   162e8:	ff 93       	push	r31
   162ea:	cf 93       	push	r28
   162ec:	df 93       	push	r29
   162ee:	cd b7       	in	r28, 0x3d	; 61
   162f0:	de b7       	in	r29, 0x3e	; 62
   162f2:	80 91 fe 24 	lds	r24, 0x24FE	; 0x8024fe <tc_tce0_ccb_callback>
   162f6:	90 91 ff 24 	lds	r25, 0x24FF	; 0x8024ff <tc_tce0_ccb_callback+0x1>
   162fa:	89 2b       	or	r24, r25
   162fc:	31 f0       	breq	.+12     	; 0x1630a <__vector_50+0x4a>
   162fe:	80 91 fe 24 	lds	r24, 0x24FE	; 0x8024fe <tc_tce0_ccb_callback>
   16302:	90 91 ff 24 	lds	r25, 0x24FF	; 0x8024ff <tc_tce0_ccb_callback+0x1>
   16306:	fc 01       	movw	r30, r24
   16308:	19 95       	eicall
   1630a:	00 00       	nop
   1630c:	df 91       	pop	r29
   1630e:	cf 91       	pop	r28
   16310:	ff 91       	pop	r31
   16312:	ef 91       	pop	r30
   16314:	bf 91       	pop	r27
   16316:	af 91       	pop	r26
   16318:	9f 91       	pop	r25
   1631a:	8f 91       	pop	r24
   1631c:	7f 91       	pop	r23
   1631e:	6f 91       	pop	r22
   16320:	5f 91       	pop	r21
   16322:	4f 91       	pop	r20
   16324:	3f 91       	pop	r19
   16326:	2f 91       	pop	r18
   16328:	0f 90       	pop	r0
   1632a:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   1632e:	0f 90       	pop	r0
   16330:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   16334:	0f 90       	pop	r0
   16336:	1f 90       	pop	r1
   16338:	18 95       	reti

0001633a <__vector_51>:
   1633a:	1f 92       	push	r1
   1633c:	0f 92       	push	r0
   1633e:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   16342:	0f 92       	push	r0
   16344:	11 24       	eor	r1, r1
   16346:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   1634a:	0f 92       	push	r0
   1634c:	2f 93       	push	r18
   1634e:	3f 93       	push	r19
   16350:	4f 93       	push	r20
   16352:	5f 93       	push	r21
   16354:	6f 93       	push	r22
   16356:	7f 93       	push	r23
   16358:	8f 93       	push	r24
   1635a:	9f 93       	push	r25
   1635c:	af 93       	push	r26
   1635e:	bf 93       	push	r27
   16360:	ef 93       	push	r30
   16362:	ff 93       	push	r31
   16364:	cf 93       	push	r28
   16366:	df 93       	push	r29
   16368:	cd b7       	in	r28, 0x3d	; 61
   1636a:	de b7       	in	r29, 0x3e	; 62
   1636c:	80 91 00 25 	lds	r24, 0x2500	; 0x802500 <tc_tce0_ccc_callback>
   16370:	90 91 01 25 	lds	r25, 0x2501	; 0x802501 <tc_tce0_ccc_callback+0x1>
   16374:	89 2b       	or	r24, r25
   16376:	31 f0       	breq	.+12     	; 0x16384 <__vector_51+0x4a>
   16378:	80 91 00 25 	lds	r24, 0x2500	; 0x802500 <tc_tce0_ccc_callback>
   1637c:	90 91 01 25 	lds	r25, 0x2501	; 0x802501 <tc_tce0_ccc_callback+0x1>
   16380:	fc 01       	movw	r30, r24
   16382:	19 95       	eicall
   16384:	00 00       	nop
   16386:	df 91       	pop	r29
   16388:	cf 91       	pop	r28
   1638a:	ff 91       	pop	r31
   1638c:	ef 91       	pop	r30
   1638e:	bf 91       	pop	r27
   16390:	af 91       	pop	r26
   16392:	9f 91       	pop	r25
   16394:	8f 91       	pop	r24
   16396:	7f 91       	pop	r23
   16398:	6f 91       	pop	r22
   1639a:	5f 91       	pop	r21
   1639c:	4f 91       	pop	r20
   1639e:	3f 91       	pop	r19
   163a0:	2f 91       	pop	r18
   163a2:	0f 90       	pop	r0
   163a4:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   163a8:	0f 90       	pop	r0
   163aa:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   163ae:	0f 90       	pop	r0
   163b0:	1f 90       	pop	r1
   163b2:	18 95       	reti

000163b4 <__vector_52>:
   163b4:	1f 92       	push	r1
   163b6:	0f 92       	push	r0
   163b8:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   163bc:	0f 92       	push	r0
   163be:	11 24       	eor	r1, r1
   163c0:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   163c4:	0f 92       	push	r0
   163c6:	2f 93       	push	r18
   163c8:	3f 93       	push	r19
   163ca:	4f 93       	push	r20
   163cc:	5f 93       	push	r21
   163ce:	6f 93       	push	r22
   163d0:	7f 93       	push	r23
   163d2:	8f 93       	push	r24
   163d4:	9f 93       	push	r25
   163d6:	af 93       	push	r26
   163d8:	bf 93       	push	r27
   163da:	ef 93       	push	r30
   163dc:	ff 93       	push	r31
   163de:	cf 93       	push	r28
   163e0:	df 93       	push	r29
   163e2:	cd b7       	in	r28, 0x3d	; 61
   163e4:	de b7       	in	r29, 0x3e	; 62
   163e6:	80 91 02 25 	lds	r24, 0x2502	; 0x802502 <tc_tce0_ccd_callback>
   163ea:	90 91 03 25 	lds	r25, 0x2503	; 0x802503 <tc_tce0_ccd_callback+0x1>
   163ee:	89 2b       	or	r24, r25
   163f0:	31 f0       	breq	.+12     	; 0x163fe <__vector_52+0x4a>
   163f2:	80 91 02 25 	lds	r24, 0x2502	; 0x802502 <tc_tce0_ccd_callback>
   163f6:	90 91 03 25 	lds	r25, 0x2503	; 0x802503 <tc_tce0_ccd_callback+0x1>
   163fa:	fc 01       	movw	r30, r24
   163fc:	19 95       	eicall
   163fe:	00 00       	nop
   16400:	df 91       	pop	r29
   16402:	cf 91       	pop	r28
   16404:	ff 91       	pop	r31
   16406:	ef 91       	pop	r30
   16408:	bf 91       	pop	r27
   1640a:	af 91       	pop	r26
   1640c:	9f 91       	pop	r25
   1640e:	8f 91       	pop	r24
   16410:	7f 91       	pop	r23
   16412:	6f 91       	pop	r22
   16414:	5f 91       	pop	r21
   16416:	4f 91       	pop	r20
   16418:	3f 91       	pop	r19
   1641a:	2f 91       	pop	r18
   1641c:	0f 90       	pop	r0
   1641e:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   16422:	0f 90       	pop	r0
   16424:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   16428:	0f 90       	pop	r0
   1642a:	1f 90       	pop	r1
   1642c:	18 95       	reti

0001642e <__vector_53>:
   1642e:	1f 92       	push	r1
   16430:	0f 92       	push	r0
   16432:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   16436:	0f 92       	push	r0
   16438:	11 24       	eor	r1, r1
   1643a:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   1643e:	0f 92       	push	r0
   16440:	2f 93       	push	r18
   16442:	3f 93       	push	r19
   16444:	4f 93       	push	r20
   16446:	5f 93       	push	r21
   16448:	6f 93       	push	r22
   1644a:	7f 93       	push	r23
   1644c:	8f 93       	push	r24
   1644e:	9f 93       	push	r25
   16450:	af 93       	push	r26
   16452:	bf 93       	push	r27
   16454:	ef 93       	push	r30
   16456:	ff 93       	push	r31
   16458:	cf 93       	push	r28
   1645a:	df 93       	push	r29
   1645c:	cd b7       	in	r28, 0x3d	; 61
   1645e:	de b7       	in	r29, 0x3e	; 62
   16460:	80 91 04 25 	lds	r24, 0x2504	; 0x802504 <tc_tce1_ovf_callback>
   16464:	90 91 05 25 	lds	r25, 0x2505	; 0x802505 <tc_tce1_ovf_callback+0x1>
   16468:	89 2b       	or	r24, r25
   1646a:	31 f0       	breq	.+12     	; 0x16478 <__vector_53+0x4a>
   1646c:	80 91 04 25 	lds	r24, 0x2504	; 0x802504 <tc_tce1_ovf_callback>
   16470:	90 91 05 25 	lds	r25, 0x2505	; 0x802505 <tc_tce1_ovf_callback+0x1>
   16474:	fc 01       	movw	r30, r24
   16476:	19 95       	eicall
   16478:	00 00       	nop
   1647a:	df 91       	pop	r29
   1647c:	cf 91       	pop	r28
   1647e:	ff 91       	pop	r31
   16480:	ef 91       	pop	r30
   16482:	bf 91       	pop	r27
   16484:	af 91       	pop	r26
   16486:	9f 91       	pop	r25
   16488:	8f 91       	pop	r24
   1648a:	7f 91       	pop	r23
   1648c:	6f 91       	pop	r22
   1648e:	5f 91       	pop	r21
   16490:	4f 91       	pop	r20
   16492:	3f 91       	pop	r19
   16494:	2f 91       	pop	r18
   16496:	0f 90       	pop	r0
   16498:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   1649c:	0f 90       	pop	r0
   1649e:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   164a2:	0f 90       	pop	r0
   164a4:	1f 90       	pop	r1
   164a6:	18 95       	reti

000164a8 <__vector_54>:
   164a8:	1f 92       	push	r1
   164aa:	0f 92       	push	r0
   164ac:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   164b0:	0f 92       	push	r0
   164b2:	11 24       	eor	r1, r1
   164b4:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   164b8:	0f 92       	push	r0
   164ba:	2f 93       	push	r18
   164bc:	3f 93       	push	r19
   164be:	4f 93       	push	r20
   164c0:	5f 93       	push	r21
   164c2:	6f 93       	push	r22
   164c4:	7f 93       	push	r23
   164c6:	8f 93       	push	r24
   164c8:	9f 93       	push	r25
   164ca:	af 93       	push	r26
   164cc:	bf 93       	push	r27
   164ce:	ef 93       	push	r30
   164d0:	ff 93       	push	r31
   164d2:	cf 93       	push	r28
   164d4:	df 93       	push	r29
   164d6:	cd b7       	in	r28, 0x3d	; 61
   164d8:	de b7       	in	r29, 0x3e	; 62
   164da:	80 91 06 25 	lds	r24, 0x2506	; 0x802506 <tc_tce1_err_callback>
   164de:	90 91 07 25 	lds	r25, 0x2507	; 0x802507 <tc_tce1_err_callback+0x1>
   164e2:	89 2b       	or	r24, r25
   164e4:	31 f0       	breq	.+12     	; 0x164f2 <__vector_54+0x4a>
   164e6:	80 91 06 25 	lds	r24, 0x2506	; 0x802506 <tc_tce1_err_callback>
   164ea:	90 91 07 25 	lds	r25, 0x2507	; 0x802507 <tc_tce1_err_callback+0x1>
   164ee:	fc 01       	movw	r30, r24
   164f0:	19 95       	eicall
   164f2:	00 00       	nop
   164f4:	df 91       	pop	r29
   164f6:	cf 91       	pop	r28
   164f8:	ff 91       	pop	r31
   164fa:	ef 91       	pop	r30
   164fc:	bf 91       	pop	r27
   164fe:	af 91       	pop	r26
   16500:	9f 91       	pop	r25
   16502:	8f 91       	pop	r24
   16504:	7f 91       	pop	r23
   16506:	6f 91       	pop	r22
   16508:	5f 91       	pop	r21
   1650a:	4f 91       	pop	r20
   1650c:	3f 91       	pop	r19
   1650e:	2f 91       	pop	r18
   16510:	0f 90       	pop	r0
   16512:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   16516:	0f 90       	pop	r0
   16518:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   1651c:	0f 90       	pop	r0
   1651e:	1f 90       	pop	r1
   16520:	18 95       	reti

00016522 <__vector_55>:
   16522:	1f 92       	push	r1
   16524:	0f 92       	push	r0
   16526:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   1652a:	0f 92       	push	r0
   1652c:	11 24       	eor	r1, r1
   1652e:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   16532:	0f 92       	push	r0
   16534:	2f 93       	push	r18
   16536:	3f 93       	push	r19
   16538:	4f 93       	push	r20
   1653a:	5f 93       	push	r21
   1653c:	6f 93       	push	r22
   1653e:	7f 93       	push	r23
   16540:	8f 93       	push	r24
   16542:	9f 93       	push	r25
   16544:	af 93       	push	r26
   16546:	bf 93       	push	r27
   16548:	ef 93       	push	r30
   1654a:	ff 93       	push	r31
   1654c:	cf 93       	push	r28
   1654e:	df 93       	push	r29
   16550:	cd b7       	in	r28, 0x3d	; 61
   16552:	de b7       	in	r29, 0x3e	; 62
   16554:	80 91 08 25 	lds	r24, 0x2508	; 0x802508 <tc_tce1_cca_callback>
   16558:	90 91 09 25 	lds	r25, 0x2509	; 0x802509 <tc_tce1_cca_callback+0x1>
   1655c:	89 2b       	or	r24, r25
   1655e:	31 f0       	breq	.+12     	; 0x1656c <__vector_55+0x4a>
   16560:	80 91 08 25 	lds	r24, 0x2508	; 0x802508 <tc_tce1_cca_callback>
   16564:	90 91 09 25 	lds	r25, 0x2509	; 0x802509 <tc_tce1_cca_callback+0x1>
   16568:	fc 01       	movw	r30, r24
   1656a:	19 95       	eicall
   1656c:	00 00       	nop
   1656e:	df 91       	pop	r29
   16570:	cf 91       	pop	r28
   16572:	ff 91       	pop	r31
   16574:	ef 91       	pop	r30
   16576:	bf 91       	pop	r27
   16578:	af 91       	pop	r26
   1657a:	9f 91       	pop	r25
   1657c:	8f 91       	pop	r24
   1657e:	7f 91       	pop	r23
   16580:	6f 91       	pop	r22
   16582:	5f 91       	pop	r21
   16584:	4f 91       	pop	r20
   16586:	3f 91       	pop	r19
   16588:	2f 91       	pop	r18
   1658a:	0f 90       	pop	r0
   1658c:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   16590:	0f 90       	pop	r0
   16592:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   16596:	0f 90       	pop	r0
   16598:	1f 90       	pop	r1
   1659a:	18 95       	reti

0001659c <__vector_56>:
   1659c:	1f 92       	push	r1
   1659e:	0f 92       	push	r0
   165a0:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   165a4:	0f 92       	push	r0
   165a6:	11 24       	eor	r1, r1
   165a8:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   165ac:	0f 92       	push	r0
   165ae:	2f 93       	push	r18
   165b0:	3f 93       	push	r19
   165b2:	4f 93       	push	r20
   165b4:	5f 93       	push	r21
   165b6:	6f 93       	push	r22
   165b8:	7f 93       	push	r23
   165ba:	8f 93       	push	r24
   165bc:	9f 93       	push	r25
   165be:	af 93       	push	r26
   165c0:	bf 93       	push	r27
   165c2:	ef 93       	push	r30
   165c4:	ff 93       	push	r31
   165c6:	cf 93       	push	r28
   165c8:	df 93       	push	r29
   165ca:	cd b7       	in	r28, 0x3d	; 61
   165cc:	de b7       	in	r29, 0x3e	; 62
   165ce:	80 91 0a 25 	lds	r24, 0x250A	; 0x80250a <tc_tce1_ccb_callback>
   165d2:	90 91 0b 25 	lds	r25, 0x250B	; 0x80250b <tc_tce1_ccb_callback+0x1>
   165d6:	89 2b       	or	r24, r25
   165d8:	31 f0       	breq	.+12     	; 0x165e6 <__vector_56+0x4a>
   165da:	80 91 0a 25 	lds	r24, 0x250A	; 0x80250a <tc_tce1_ccb_callback>
   165de:	90 91 0b 25 	lds	r25, 0x250B	; 0x80250b <tc_tce1_ccb_callback+0x1>
   165e2:	fc 01       	movw	r30, r24
   165e4:	19 95       	eicall
   165e6:	00 00       	nop
   165e8:	df 91       	pop	r29
   165ea:	cf 91       	pop	r28
   165ec:	ff 91       	pop	r31
   165ee:	ef 91       	pop	r30
   165f0:	bf 91       	pop	r27
   165f2:	af 91       	pop	r26
   165f4:	9f 91       	pop	r25
   165f6:	8f 91       	pop	r24
   165f8:	7f 91       	pop	r23
   165fa:	6f 91       	pop	r22
   165fc:	5f 91       	pop	r21
   165fe:	4f 91       	pop	r20
   16600:	3f 91       	pop	r19
   16602:	2f 91       	pop	r18
   16604:	0f 90       	pop	r0
   16606:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   1660a:	0f 90       	pop	r0
   1660c:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   16610:	0f 90       	pop	r0
   16612:	1f 90       	pop	r1
   16614:	18 95       	reti

00016616 <__vector_108>:
   16616:	1f 92       	push	r1
   16618:	0f 92       	push	r0
   1661a:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   1661e:	0f 92       	push	r0
   16620:	11 24       	eor	r1, r1
   16622:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   16626:	0f 92       	push	r0
   16628:	2f 93       	push	r18
   1662a:	3f 93       	push	r19
   1662c:	4f 93       	push	r20
   1662e:	5f 93       	push	r21
   16630:	6f 93       	push	r22
   16632:	7f 93       	push	r23
   16634:	8f 93       	push	r24
   16636:	9f 93       	push	r25
   16638:	af 93       	push	r26
   1663a:	bf 93       	push	r27
   1663c:	ef 93       	push	r30
   1663e:	ff 93       	push	r31
   16640:	cf 93       	push	r28
   16642:	df 93       	push	r29
   16644:	cd b7       	in	r28, 0x3d	; 61
   16646:	de b7       	in	r29, 0x3e	; 62
   16648:	80 91 0c 25 	lds	r24, 0x250C	; 0x80250c <tc_tcf0_ovf_callback>
   1664c:	90 91 0d 25 	lds	r25, 0x250D	; 0x80250d <tc_tcf0_ovf_callback+0x1>
   16650:	89 2b       	or	r24, r25
   16652:	31 f0       	breq	.+12     	; 0x16660 <__vector_108+0x4a>
   16654:	80 91 0c 25 	lds	r24, 0x250C	; 0x80250c <tc_tcf0_ovf_callback>
   16658:	90 91 0d 25 	lds	r25, 0x250D	; 0x80250d <tc_tcf0_ovf_callback+0x1>
   1665c:	fc 01       	movw	r30, r24
   1665e:	19 95       	eicall
   16660:	00 00       	nop
   16662:	df 91       	pop	r29
   16664:	cf 91       	pop	r28
   16666:	ff 91       	pop	r31
   16668:	ef 91       	pop	r30
   1666a:	bf 91       	pop	r27
   1666c:	af 91       	pop	r26
   1666e:	9f 91       	pop	r25
   16670:	8f 91       	pop	r24
   16672:	7f 91       	pop	r23
   16674:	6f 91       	pop	r22
   16676:	5f 91       	pop	r21
   16678:	4f 91       	pop	r20
   1667a:	3f 91       	pop	r19
   1667c:	2f 91       	pop	r18
   1667e:	0f 90       	pop	r0
   16680:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   16684:	0f 90       	pop	r0
   16686:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   1668a:	0f 90       	pop	r0
   1668c:	1f 90       	pop	r1
   1668e:	18 95       	reti

00016690 <__vector_109>:
   16690:	1f 92       	push	r1
   16692:	0f 92       	push	r0
   16694:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   16698:	0f 92       	push	r0
   1669a:	11 24       	eor	r1, r1
   1669c:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   166a0:	0f 92       	push	r0
   166a2:	2f 93       	push	r18
   166a4:	3f 93       	push	r19
   166a6:	4f 93       	push	r20
   166a8:	5f 93       	push	r21
   166aa:	6f 93       	push	r22
   166ac:	7f 93       	push	r23
   166ae:	8f 93       	push	r24
   166b0:	9f 93       	push	r25
   166b2:	af 93       	push	r26
   166b4:	bf 93       	push	r27
   166b6:	ef 93       	push	r30
   166b8:	ff 93       	push	r31
   166ba:	cf 93       	push	r28
   166bc:	df 93       	push	r29
   166be:	cd b7       	in	r28, 0x3d	; 61
   166c0:	de b7       	in	r29, 0x3e	; 62
   166c2:	80 91 0e 25 	lds	r24, 0x250E	; 0x80250e <tc_tcf0_err_callback>
   166c6:	90 91 0f 25 	lds	r25, 0x250F	; 0x80250f <tc_tcf0_err_callback+0x1>
   166ca:	89 2b       	or	r24, r25
   166cc:	31 f0       	breq	.+12     	; 0x166da <__vector_109+0x4a>
   166ce:	80 91 0e 25 	lds	r24, 0x250E	; 0x80250e <tc_tcf0_err_callback>
   166d2:	90 91 0f 25 	lds	r25, 0x250F	; 0x80250f <tc_tcf0_err_callback+0x1>
   166d6:	fc 01       	movw	r30, r24
   166d8:	19 95       	eicall
   166da:	00 00       	nop
   166dc:	df 91       	pop	r29
   166de:	cf 91       	pop	r28
   166e0:	ff 91       	pop	r31
   166e2:	ef 91       	pop	r30
   166e4:	bf 91       	pop	r27
   166e6:	af 91       	pop	r26
   166e8:	9f 91       	pop	r25
   166ea:	8f 91       	pop	r24
   166ec:	7f 91       	pop	r23
   166ee:	6f 91       	pop	r22
   166f0:	5f 91       	pop	r21
   166f2:	4f 91       	pop	r20
   166f4:	3f 91       	pop	r19
   166f6:	2f 91       	pop	r18
   166f8:	0f 90       	pop	r0
   166fa:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   166fe:	0f 90       	pop	r0
   16700:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   16704:	0f 90       	pop	r0
   16706:	1f 90       	pop	r1
   16708:	18 95       	reti

0001670a <__vector_110>:
   1670a:	1f 92       	push	r1
   1670c:	0f 92       	push	r0
   1670e:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   16712:	0f 92       	push	r0
   16714:	11 24       	eor	r1, r1
   16716:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   1671a:	0f 92       	push	r0
   1671c:	2f 93       	push	r18
   1671e:	3f 93       	push	r19
   16720:	4f 93       	push	r20
   16722:	5f 93       	push	r21
   16724:	6f 93       	push	r22
   16726:	7f 93       	push	r23
   16728:	8f 93       	push	r24
   1672a:	9f 93       	push	r25
   1672c:	af 93       	push	r26
   1672e:	bf 93       	push	r27
   16730:	ef 93       	push	r30
   16732:	ff 93       	push	r31
   16734:	cf 93       	push	r28
   16736:	df 93       	push	r29
   16738:	cd b7       	in	r28, 0x3d	; 61
   1673a:	de b7       	in	r29, 0x3e	; 62
   1673c:	80 91 10 25 	lds	r24, 0x2510	; 0x802510 <tc_tcf0_cca_callback>
   16740:	90 91 11 25 	lds	r25, 0x2511	; 0x802511 <tc_tcf0_cca_callback+0x1>
   16744:	89 2b       	or	r24, r25
   16746:	31 f0       	breq	.+12     	; 0x16754 <__vector_110+0x4a>
   16748:	80 91 10 25 	lds	r24, 0x2510	; 0x802510 <tc_tcf0_cca_callback>
   1674c:	90 91 11 25 	lds	r25, 0x2511	; 0x802511 <tc_tcf0_cca_callback+0x1>
   16750:	fc 01       	movw	r30, r24
   16752:	19 95       	eicall
   16754:	00 00       	nop
   16756:	df 91       	pop	r29
   16758:	cf 91       	pop	r28
   1675a:	ff 91       	pop	r31
   1675c:	ef 91       	pop	r30
   1675e:	bf 91       	pop	r27
   16760:	af 91       	pop	r26
   16762:	9f 91       	pop	r25
   16764:	8f 91       	pop	r24
   16766:	7f 91       	pop	r23
   16768:	6f 91       	pop	r22
   1676a:	5f 91       	pop	r21
   1676c:	4f 91       	pop	r20
   1676e:	3f 91       	pop	r19
   16770:	2f 91       	pop	r18
   16772:	0f 90       	pop	r0
   16774:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   16778:	0f 90       	pop	r0
   1677a:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   1677e:	0f 90       	pop	r0
   16780:	1f 90       	pop	r1
   16782:	18 95       	reti

00016784 <__vector_111>:
   16784:	1f 92       	push	r1
   16786:	0f 92       	push	r0
   16788:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   1678c:	0f 92       	push	r0
   1678e:	11 24       	eor	r1, r1
   16790:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   16794:	0f 92       	push	r0
   16796:	2f 93       	push	r18
   16798:	3f 93       	push	r19
   1679a:	4f 93       	push	r20
   1679c:	5f 93       	push	r21
   1679e:	6f 93       	push	r22
   167a0:	7f 93       	push	r23
   167a2:	8f 93       	push	r24
   167a4:	9f 93       	push	r25
   167a6:	af 93       	push	r26
   167a8:	bf 93       	push	r27
   167aa:	ef 93       	push	r30
   167ac:	ff 93       	push	r31
   167ae:	cf 93       	push	r28
   167b0:	df 93       	push	r29
   167b2:	cd b7       	in	r28, 0x3d	; 61
   167b4:	de b7       	in	r29, 0x3e	; 62
   167b6:	80 91 12 25 	lds	r24, 0x2512	; 0x802512 <tc_tcf0_ccb_callback>
   167ba:	90 91 13 25 	lds	r25, 0x2513	; 0x802513 <tc_tcf0_ccb_callback+0x1>
   167be:	89 2b       	or	r24, r25
   167c0:	31 f0       	breq	.+12     	; 0x167ce <__vector_111+0x4a>
   167c2:	80 91 12 25 	lds	r24, 0x2512	; 0x802512 <tc_tcf0_ccb_callback>
   167c6:	90 91 13 25 	lds	r25, 0x2513	; 0x802513 <tc_tcf0_ccb_callback+0x1>
   167ca:	fc 01       	movw	r30, r24
   167cc:	19 95       	eicall
   167ce:	00 00       	nop
   167d0:	df 91       	pop	r29
   167d2:	cf 91       	pop	r28
   167d4:	ff 91       	pop	r31
   167d6:	ef 91       	pop	r30
   167d8:	bf 91       	pop	r27
   167da:	af 91       	pop	r26
   167dc:	9f 91       	pop	r25
   167de:	8f 91       	pop	r24
   167e0:	7f 91       	pop	r23
   167e2:	6f 91       	pop	r22
   167e4:	5f 91       	pop	r21
   167e6:	4f 91       	pop	r20
   167e8:	3f 91       	pop	r19
   167ea:	2f 91       	pop	r18
   167ec:	0f 90       	pop	r0
   167ee:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   167f2:	0f 90       	pop	r0
   167f4:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   167f8:	0f 90       	pop	r0
   167fa:	1f 90       	pop	r1
   167fc:	18 95       	reti

000167fe <__vector_112>:
   167fe:	1f 92       	push	r1
   16800:	0f 92       	push	r0
   16802:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   16806:	0f 92       	push	r0
   16808:	11 24       	eor	r1, r1
   1680a:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   1680e:	0f 92       	push	r0
   16810:	2f 93       	push	r18
   16812:	3f 93       	push	r19
   16814:	4f 93       	push	r20
   16816:	5f 93       	push	r21
   16818:	6f 93       	push	r22
   1681a:	7f 93       	push	r23
   1681c:	8f 93       	push	r24
   1681e:	9f 93       	push	r25
   16820:	af 93       	push	r26
   16822:	bf 93       	push	r27
   16824:	ef 93       	push	r30
   16826:	ff 93       	push	r31
   16828:	cf 93       	push	r28
   1682a:	df 93       	push	r29
   1682c:	cd b7       	in	r28, 0x3d	; 61
   1682e:	de b7       	in	r29, 0x3e	; 62
   16830:	80 91 14 25 	lds	r24, 0x2514	; 0x802514 <tc_tcf0_ccc_callback>
   16834:	90 91 15 25 	lds	r25, 0x2515	; 0x802515 <tc_tcf0_ccc_callback+0x1>
   16838:	89 2b       	or	r24, r25
   1683a:	31 f0       	breq	.+12     	; 0x16848 <__vector_112+0x4a>
   1683c:	80 91 14 25 	lds	r24, 0x2514	; 0x802514 <tc_tcf0_ccc_callback>
   16840:	90 91 15 25 	lds	r25, 0x2515	; 0x802515 <tc_tcf0_ccc_callback+0x1>
   16844:	fc 01       	movw	r30, r24
   16846:	19 95       	eicall
   16848:	00 00       	nop
   1684a:	df 91       	pop	r29
   1684c:	cf 91       	pop	r28
   1684e:	ff 91       	pop	r31
   16850:	ef 91       	pop	r30
   16852:	bf 91       	pop	r27
   16854:	af 91       	pop	r26
   16856:	9f 91       	pop	r25
   16858:	8f 91       	pop	r24
   1685a:	7f 91       	pop	r23
   1685c:	6f 91       	pop	r22
   1685e:	5f 91       	pop	r21
   16860:	4f 91       	pop	r20
   16862:	3f 91       	pop	r19
   16864:	2f 91       	pop	r18
   16866:	0f 90       	pop	r0
   16868:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   1686c:	0f 90       	pop	r0
   1686e:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   16872:	0f 90       	pop	r0
   16874:	1f 90       	pop	r1
   16876:	18 95       	reti

00016878 <__vector_113>:
   16878:	1f 92       	push	r1
   1687a:	0f 92       	push	r0
   1687c:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   16880:	0f 92       	push	r0
   16882:	11 24       	eor	r1, r1
   16884:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   16888:	0f 92       	push	r0
   1688a:	2f 93       	push	r18
   1688c:	3f 93       	push	r19
   1688e:	4f 93       	push	r20
   16890:	5f 93       	push	r21
   16892:	6f 93       	push	r22
   16894:	7f 93       	push	r23
   16896:	8f 93       	push	r24
   16898:	9f 93       	push	r25
   1689a:	af 93       	push	r26
   1689c:	bf 93       	push	r27
   1689e:	ef 93       	push	r30
   168a0:	ff 93       	push	r31
   168a2:	cf 93       	push	r28
   168a4:	df 93       	push	r29
   168a6:	cd b7       	in	r28, 0x3d	; 61
   168a8:	de b7       	in	r29, 0x3e	; 62
   168aa:	80 91 16 25 	lds	r24, 0x2516	; 0x802516 <tc_tcf0_ccd_callback>
   168ae:	90 91 17 25 	lds	r25, 0x2517	; 0x802517 <tc_tcf0_ccd_callback+0x1>
   168b2:	89 2b       	or	r24, r25
   168b4:	31 f0       	breq	.+12     	; 0x168c2 <__vector_113+0x4a>
   168b6:	80 91 16 25 	lds	r24, 0x2516	; 0x802516 <tc_tcf0_ccd_callback>
   168ba:	90 91 17 25 	lds	r25, 0x2517	; 0x802517 <tc_tcf0_ccd_callback+0x1>
   168be:	fc 01       	movw	r30, r24
   168c0:	19 95       	eicall
   168c2:	00 00       	nop
   168c4:	df 91       	pop	r29
   168c6:	cf 91       	pop	r28
   168c8:	ff 91       	pop	r31
   168ca:	ef 91       	pop	r30
   168cc:	bf 91       	pop	r27
   168ce:	af 91       	pop	r26
   168d0:	9f 91       	pop	r25
   168d2:	8f 91       	pop	r24
   168d4:	7f 91       	pop	r23
   168d6:	6f 91       	pop	r22
   168d8:	5f 91       	pop	r21
   168da:	4f 91       	pop	r20
   168dc:	3f 91       	pop	r19
   168de:	2f 91       	pop	r18
   168e0:	0f 90       	pop	r0
   168e2:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   168e6:	0f 90       	pop	r0
   168e8:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   168ec:	0f 90       	pop	r0
   168ee:	1f 90       	pop	r1
   168f0:	18 95       	reti

000168f2 <tc_enable>:
   168f2:	cf 93       	push	r28
   168f4:	df 93       	push	r29
   168f6:	00 d0       	rcall	.+0      	; 0x168f8 <tc_enable+0x6>
   168f8:	cd b7       	in	r28, 0x3d	; 61
   168fa:	de b7       	in	r29, 0x3e	; 62
   168fc:	8a 83       	std	Y+2, r24	; 0x02
   168fe:	9b 83       	std	Y+3, r25	; 0x03
   16900:	0e 94 9d ab 	call	0x1573a	; 0x1573a <cpu_irq_save>
   16904:	89 83       	std	Y+1, r24	; 0x01
   16906:	8a 81       	ldd	r24, Y+2	; 0x02
   16908:	9b 81       	ldd	r25, Y+3	; 0x03
   1690a:	81 15       	cp	r24, r1
   1690c:	98 40       	sbci	r25, 0x08	; 8
   1690e:	49 f4       	brne	.+18     	; 0x16922 <tc_enable+0x30>
   16910:	61 e0       	ldi	r22, 0x01	; 1
   16912:	83 e0       	ldi	r24, 0x03	; 3
   16914:	0f 94 ff 0f 	call	0x21ffe	; 0x21ffe <sysclk_enable_module>
   16918:	64 e0       	ldi	r22, 0x04	; 4
   1691a:	83 e0       	ldi	r24, 0x03	; 3
   1691c:	0f 94 ff 0f 	call	0x21ffe	; 0x21ffe <sysclk_enable_module>
   16920:	58 c0       	rjmp	.+176    	; 0x169d2 <tc_enable+0xe0>
   16922:	8a 81       	ldd	r24, Y+2	; 0x02
   16924:	9b 81       	ldd	r25, Y+3	; 0x03
   16926:	80 34       	cpi	r24, 0x40	; 64
   16928:	98 40       	sbci	r25, 0x08	; 8
   1692a:	49 f4       	brne	.+18     	; 0x1693e <tc_enable+0x4c>
   1692c:	62 e0       	ldi	r22, 0x02	; 2
   1692e:	83 e0       	ldi	r24, 0x03	; 3
   16930:	0f 94 ff 0f 	call	0x21ffe	; 0x21ffe <sysclk_enable_module>
   16934:	64 e0       	ldi	r22, 0x04	; 4
   16936:	83 e0       	ldi	r24, 0x03	; 3
   16938:	0f 94 ff 0f 	call	0x21ffe	; 0x21ffe <sysclk_enable_module>
   1693c:	4a c0       	rjmp	.+148    	; 0x169d2 <tc_enable+0xe0>
   1693e:	8a 81       	ldd	r24, Y+2	; 0x02
   16940:	9b 81       	ldd	r25, Y+3	; 0x03
   16942:	81 15       	cp	r24, r1
   16944:	99 40       	sbci	r25, 0x09	; 9
   16946:	49 f4       	brne	.+18     	; 0x1695a <tc_enable+0x68>
   16948:	61 e0       	ldi	r22, 0x01	; 1
   1694a:	84 e0       	ldi	r24, 0x04	; 4
   1694c:	0f 94 ff 0f 	call	0x21ffe	; 0x21ffe <sysclk_enable_module>
   16950:	64 e0       	ldi	r22, 0x04	; 4
   16952:	84 e0       	ldi	r24, 0x04	; 4
   16954:	0f 94 ff 0f 	call	0x21ffe	; 0x21ffe <sysclk_enable_module>
   16958:	3c c0       	rjmp	.+120    	; 0x169d2 <tc_enable+0xe0>
   1695a:	8a 81       	ldd	r24, Y+2	; 0x02
   1695c:	9b 81       	ldd	r25, Y+3	; 0x03
   1695e:	80 34       	cpi	r24, 0x40	; 64
   16960:	99 40       	sbci	r25, 0x09	; 9
   16962:	49 f4       	brne	.+18     	; 0x16976 <tc_enable+0x84>
   16964:	62 e0       	ldi	r22, 0x02	; 2
   16966:	84 e0       	ldi	r24, 0x04	; 4
   16968:	0f 94 ff 0f 	call	0x21ffe	; 0x21ffe <sysclk_enable_module>
   1696c:	64 e0       	ldi	r22, 0x04	; 4
   1696e:	84 e0       	ldi	r24, 0x04	; 4
   16970:	0f 94 ff 0f 	call	0x21ffe	; 0x21ffe <sysclk_enable_module>
   16974:	2e c0       	rjmp	.+92     	; 0x169d2 <tc_enable+0xe0>
   16976:	8a 81       	ldd	r24, Y+2	; 0x02
   16978:	9b 81       	ldd	r25, Y+3	; 0x03
   1697a:	81 15       	cp	r24, r1
   1697c:	9a 40       	sbci	r25, 0x0A	; 10
   1697e:	49 f4       	brne	.+18     	; 0x16992 <tc_enable+0xa0>
   16980:	61 e0       	ldi	r22, 0x01	; 1
   16982:	85 e0       	ldi	r24, 0x05	; 5
   16984:	0f 94 ff 0f 	call	0x21ffe	; 0x21ffe <sysclk_enable_module>
   16988:	64 e0       	ldi	r22, 0x04	; 4
   1698a:	85 e0       	ldi	r24, 0x05	; 5
   1698c:	0f 94 ff 0f 	call	0x21ffe	; 0x21ffe <sysclk_enable_module>
   16990:	20 c0       	rjmp	.+64     	; 0x169d2 <tc_enable+0xe0>
   16992:	8a 81       	ldd	r24, Y+2	; 0x02
   16994:	9b 81       	ldd	r25, Y+3	; 0x03
   16996:	80 34       	cpi	r24, 0x40	; 64
   16998:	9a 40       	sbci	r25, 0x0A	; 10
   1699a:	49 f4       	brne	.+18     	; 0x169ae <tc_enable+0xbc>
   1699c:	62 e0       	ldi	r22, 0x02	; 2
   1699e:	85 e0       	ldi	r24, 0x05	; 5
   169a0:	0f 94 ff 0f 	call	0x21ffe	; 0x21ffe <sysclk_enable_module>
   169a4:	64 e0       	ldi	r22, 0x04	; 4
   169a6:	85 e0       	ldi	r24, 0x05	; 5
   169a8:	0f 94 ff 0f 	call	0x21ffe	; 0x21ffe <sysclk_enable_module>
   169ac:	12 c0       	rjmp	.+36     	; 0x169d2 <tc_enable+0xe0>
   169ae:	8a 81       	ldd	r24, Y+2	; 0x02
   169b0:	9b 81       	ldd	r25, Y+3	; 0x03
   169b2:	81 15       	cp	r24, r1
   169b4:	9b 40       	sbci	r25, 0x0B	; 11
   169b6:	49 f4       	brne	.+18     	; 0x169ca <tc_enable+0xd8>
   169b8:	61 e0       	ldi	r22, 0x01	; 1
   169ba:	86 e0       	ldi	r24, 0x06	; 6
   169bc:	0f 94 ff 0f 	call	0x21ffe	; 0x21ffe <sysclk_enable_module>
   169c0:	64 e0       	ldi	r22, 0x04	; 4
   169c2:	86 e0       	ldi	r24, 0x06	; 6
   169c4:	0f 94 ff 0f 	call	0x21ffe	; 0x21ffe <sysclk_enable_module>
   169c8:	04 c0       	rjmp	.+8      	; 0x169d2 <tc_enable+0xe0>
   169ca:	89 81       	ldd	r24, Y+1	; 0x01
   169cc:	0e 94 ad ab 	call	0x1575a	; 0x1575a <cpu_irq_restore>
   169d0:	06 c0       	rjmp	.+12     	; 0x169de <tc_enable+0xec>
   169d2:	81 e0       	ldi	r24, 0x01	; 1
   169d4:	0e 94 bd ab 	call	0x1577a	; 0x1577a <sleepmgr_lock_mode>
   169d8:	89 81       	ldd	r24, Y+1	; 0x01
   169da:	0e 94 ad ab 	call	0x1575a	; 0x1575a <cpu_irq_restore>
   169de:	23 96       	adiw	r28, 0x03	; 3
   169e0:	cd bf       	out	0x3d, r28	; 61
   169e2:	de bf       	out	0x3e, r29	; 62
   169e4:	df 91       	pop	r29
   169e6:	cf 91       	pop	r28
   169e8:	08 95       	ret

000169ea <tc_set_overflow_interrupt_callback>:
   169ea:	cf 93       	push	r28
   169ec:	df 93       	push	r29
   169ee:	00 d0       	rcall	.+0      	; 0x169f0 <tc_set_overflow_interrupt_callback+0x6>
   169f0:	1f 92       	push	r1
   169f2:	cd b7       	in	r28, 0x3d	; 61
   169f4:	de b7       	in	r29, 0x3e	; 62
   169f6:	89 83       	std	Y+1, r24	; 0x01
   169f8:	9a 83       	std	Y+2, r25	; 0x02
   169fa:	6b 83       	std	Y+3, r22	; 0x03
   169fc:	7c 83       	std	Y+4, r23	; 0x04
   169fe:	89 81       	ldd	r24, Y+1	; 0x01
   16a00:	9a 81       	ldd	r25, Y+2	; 0x02
   16a02:	81 15       	cp	r24, r1
   16a04:	98 40       	sbci	r25, 0x08	; 8
   16a06:	39 f4       	brne	.+14     	; 0x16a16 <tc_set_overflow_interrupt_callback+0x2c>
   16a08:	8b 81       	ldd	r24, Y+3	; 0x03
   16a0a:	9c 81       	ldd	r25, Y+4	; 0x04
   16a0c:	80 93 d0 24 	sts	0x24D0, r24	; 0x8024d0 <tc_tcc0_ovf_callback>
   16a10:	90 93 d1 24 	sts	0x24D1, r25	; 0x8024d1 <tc_tcc0_ovf_callback+0x1>
   16a14:	47 c0       	rjmp	.+142    	; 0x16aa4 <tc_set_overflow_interrupt_callback+0xba>
   16a16:	89 81       	ldd	r24, Y+1	; 0x01
   16a18:	9a 81       	ldd	r25, Y+2	; 0x02
   16a1a:	80 34       	cpi	r24, 0x40	; 64
   16a1c:	98 40       	sbci	r25, 0x08	; 8
   16a1e:	39 f4       	brne	.+14     	; 0x16a2e <tc_set_overflow_interrupt_callback+0x44>
   16a20:	8b 81       	ldd	r24, Y+3	; 0x03
   16a22:	9c 81       	ldd	r25, Y+4	; 0x04
   16a24:	80 93 dc 24 	sts	0x24DC, r24	; 0x8024dc <tc_tcc1_ovf_callback>
   16a28:	90 93 dd 24 	sts	0x24DD, r25	; 0x8024dd <tc_tcc1_ovf_callback+0x1>
   16a2c:	3b c0       	rjmp	.+118    	; 0x16aa4 <tc_set_overflow_interrupt_callback+0xba>
   16a2e:	89 81       	ldd	r24, Y+1	; 0x01
   16a30:	9a 81       	ldd	r25, Y+2	; 0x02
   16a32:	81 15       	cp	r24, r1
   16a34:	99 40       	sbci	r25, 0x09	; 9
   16a36:	39 f4       	brne	.+14     	; 0x16a46 <tc_set_overflow_interrupt_callback+0x5c>
   16a38:	8b 81       	ldd	r24, Y+3	; 0x03
   16a3a:	9c 81       	ldd	r25, Y+4	; 0x04
   16a3c:	80 93 e4 24 	sts	0x24E4, r24	; 0x8024e4 <tc_tcd0_ovf_callback>
   16a40:	90 93 e5 24 	sts	0x24E5, r25	; 0x8024e5 <tc_tcd0_ovf_callback+0x1>
   16a44:	2f c0       	rjmp	.+94     	; 0x16aa4 <tc_set_overflow_interrupt_callback+0xba>
   16a46:	89 81       	ldd	r24, Y+1	; 0x01
   16a48:	9a 81       	ldd	r25, Y+2	; 0x02
   16a4a:	80 34       	cpi	r24, 0x40	; 64
   16a4c:	99 40       	sbci	r25, 0x09	; 9
   16a4e:	39 f4       	brne	.+14     	; 0x16a5e <tc_set_overflow_interrupt_callback+0x74>
   16a50:	8b 81       	ldd	r24, Y+3	; 0x03
   16a52:	9c 81       	ldd	r25, Y+4	; 0x04
   16a54:	80 93 f0 24 	sts	0x24F0, r24	; 0x8024f0 <tc_tcd1_ovf_callback>
   16a58:	90 93 f1 24 	sts	0x24F1, r25	; 0x8024f1 <tc_tcd1_ovf_callback+0x1>
   16a5c:	23 c0       	rjmp	.+70     	; 0x16aa4 <tc_set_overflow_interrupt_callback+0xba>
   16a5e:	89 81       	ldd	r24, Y+1	; 0x01
   16a60:	9a 81       	ldd	r25, Y+2	; 0x02
   16a62:	81 15       	cp	r24, r1
   16a64:	9a 40       	sbci	r25, 0x0A	; 10
   16a66:	39 f4       	brne	.+14     	; 0x16a76 <tc_set_overflow_interrupt_callback+0x8c>
   16a68:	8b 81       	ldd	r24, Y+3	; 0x03
   16a6a:	9c 81       	ldd	r25, Y+4	; 0x04
   16a6c:	80 93 f8 24 	sts	0x24F8, r24	; 0x8024f8 <tc_tce0_ovf_callback>
   16a70:	90 93 f9 24 	sts	0x24F9, r25	; 0x8024f9 <tc_tce0_ovf_callback+0x1>
   16a74:	17 c0       	rjmp	.+46     	; 0x16aa4 <tc_set_overflow_interrupt_callback+0xba>
   16a76:	89 81       	ldd	r24, Y+1	; 0x01
   16a78:	9a 81       	ldd	r25, Y+2	; 0x02
   16a7a:	80 34       	cpi	r24, 0x40	; 64
   16a7c:	9a 40       	sbci	r25, 0x0A	; 10
   16a7e:	39 f4       	brne	.+14     	; 0x16a8e <tc_set_overflow_interrupt_callback+0xa4>
   16a80:	8b 81       	ldd	r24, Y+3	; 0x03
   16a82:	9c 81       	ldd	r25, Y+4	; 0x04
   16a84:	80 93 04 25 	sts	0x2504, r24	; 0x802504 <tc_tce1_ovf_callback>
   16a88:	90 93 05 25 	sts	0x2505, r25	; 0x802505 <tc_tce1_ovf_callback+0x1>
   16a8c:	0b c0       	rjmp	.+22     	; 0x16aa4 <tc_set_overflow_interrupt_callback+0xba>
   16a8e:	89 81       	ldd	r24, Y+1	; 0x01
   16a90:	9a 81       	ldd	r25, Y+2	; 0x02
   16a92:	81 15       	cp	r24, r1
   16a94:	9b 40       	sbci	r25, 0x0B	; 11
   16a96:	31 f4       	brne	.+12     	; 0x16aa4 <tc_set_overflow_interrupt_callback+0xba>
   16a98:	8b 81       	ldd	r24, Y+3	; 0x03
   16a9a:	9c 81       	ldd	r25, Y+4	; 0x04
   16a9c:	80 93 0c 25 	sts	0x250C, r24	; 0x80250c <tc_tcf0_ovf_callback>
   16aa0:	90 93 0d 25 	sts	0x250D, r25	; 0x80250d <tc_tcf0_ovf_callback+0x1>
   16aa4:	00 00       	nop
   16aa6:	24 96       	adiw	r28, 0x04	; 4
   16aa8:	cd bf       	out	0x3d, r28	; 61
   16aaa:	de bf       	out	0x3e, r29	; 62
   16aac:	df 91       	pop	r29
   16aae:	cf 91       	pop	r28
   16ab0:	08 95       	ret

00016ab2 <cpu_irq_save>:
#endif

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
   16ab2:	cf 93       	push	r28
   16ab4:	df 93       	push	r29
   16ab6:	1f 92       	push	r1
   16ab8:	cd b7       	in	r28, 0x3d	; 61
   16aba:	de b7       	in	r29, 0x3e	; 62
	volatile irqflags_t flags = SREG;
   16abc:	8f e3       	ldi	r24, 0x3F	; 63
   16abe:	90 e0       	ldi	r25, 0x00	; 0
   16ac0:	fc 01       	movw	r30, r24
   16ac2:	80 81       	ld	r24, Z
   16ac4:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
   16ac6:	f8 94       	cli
	return flags;
   16ac8:	89 81       	ldd	r24, Y+1	; 0x01
}
   16aca:	0f 90       	pop	r0
   16acc:	df 91       	pop	r29
   16ace:	cf 91       	pop	r28
   16ad0:	08 95       	ret

00016ad2 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
   16ad2:	cf 93       	push	r28
   16ad4:	df 93       	push	r29
   16ad6:	1f 92       	push	r1
   16ad8:	cd b7       	in	r28, 0x3d	; 61
   16ada:	de b7       	in	r29, 0x3e	; 62
   16adc:	89 83       	std	Y+1, r24	; 0x01
	barrier();
	SREG = flags;
   16ade:	8f e3       	ldi	r24, 0x3F	; 63
   16ae0:	90 e0       	ldi	r25, 0x00	; 0
   16ae2:	29 81       	ldd	r18, Y+1	; 0x01
   16ae4:	fc 01       	movw	r30, r24
   16ae6:	20 83       	st	Z, r18
}
   16ae8:	00 00       	nop
   16aea:	0f 90       	pop	r0
   16aec:	df 91       	pop	r29
   16aee:	cf 91       	pop	r28
   16af0:	08 95       	ret

00016af2 <__vector_13>:
 * parameters specified in the global \c transfer structure.
 */
static void twim_interrupt_handler(void);

#ifdef TWIC
ISR(TWIC_TWIM_vect) { twim_interrupt_handler(); }
   16af2:	1f 92       	push	r1
   16af4:	0f 92       	push	r0
   16af6:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   16afa:	0f 92       	push	r0
   16afc:	11 24       	eor	r1, r1
   16afe:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   16b02:	0f 92       	push	r0
   16b04:	2f 93       	push	r18
   16b06:	3f 93       	push	r19
   16b08:	4f 93       	push	r20
   16b0a:	5f 93       	push	r21
   16b0c:	6f 93       	push	r22
   16b0e:	7f 93       	push	r23
   16b10:	8f 93       	push	r24
   16b12:	9f 93       	push	r25
   16b14:	af 93       	push	r26
   16b16:	bf 93       	push	r27
   16b18:	ef 93       	push	r30
   16b1a:	ff 93       	push	r31
   16b1c:	cf 93       	push	r28
   16b1e:	df 93       	push	r29
   16b20:	cd b7       	in	r28, 0x3d	; 61
   16b22:	de b7       	in	r29, 0x3e	; 62
   16b24:	88 d1       	rcall	.+784    	; 0x16e36 <twim_interrupt_handler>
   16b26:	00 00       	nop
   16b28:	df 91       	pop	r29
   16b2a:	cf 91       	pop	r28
   16b2c:	ff 91       	pop	r31
   16b2e:	ef 91       	pop	r30
   16b30:	bf 91       	pop	r27
   16b32:	af 91       	pop	r26
   16b34:	9f 91       	pop	r25
   16b36:	8f 91       	pop	r24
   16b38:	7f 91       	pop	r23
   16b3a:	6f 91       	pop	r22
   16b3c:	5f 91       	pop	r21
   16b3e:	4f 91       	pop	r20
   16b40:	3f 91       	pop	r19
   16b42:	2f 91       	pop	r18
   16b44:	0f 90       	pop	r0
   16b46:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   16b4a:	0f 90       	pop	r0
   16b4c:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   16b50:	0f 90       	pop	r0
   16b52:	1f 90       	pop	r1
   16b54:	18 95       	reti

00016b56 <__vector_46>:
#endif
#ifdef TWID
ISR(TWID_TWIM_vect) { twim_interrupt_handler(); }
#endif
#ifdef TWIE
ISR(TWIE_TWIM_vect) { twim_interrupt_handler(); }
   16b56:	1f 92       	push	r1
   16b58:	0f 92       	push	r0
   16b5a:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   16b5e:	0f 92       	push	r0
   16b60:	11 24       	eor	r1, r1
   16b62:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   16b66:	0f 92       	push	r0
   16b68:	2f 93       	push	r18
   16b6a:	3f 93       	push	r19
   16b6c:	4f 93       	push	r20
   16b6e:	5f 93       	push	r21
   16b70:	6f 93       	push	r22
   16b72:	7f 93       	push	r23
   16b74:	8f 93       	push	r24
   16b76:	9f 93       	push	r25
   16b78:	af 93       	push	r26
   16b7a:	bf 93       	push	r27
   16b7c:	ef 93       	push	r30
   16b7e:	ff 93       	push	r31
   16b80:	cf 93       	push	r28
   16b82:	df 93       	push	r29
   16b84:	cd b7       	in	r28, 0x3d	; 61
   16b86:	de b7       	in	r29, 0x3e	; 62
   16b88:	56 d1       	rcall	.+684    	; 0x16e36 <twim_interrupt_handler>
   16b8a:	00 00       	nop
   16b8c:	df 91       	pop	r29
   16b8e:	cf 91       	pop	r28
   16b90:	ff 91       	pop	r31
   16b92:	ef 91       	pop	r30
   16b94:	bf 91       	pop	r27
   16b96:	af 91       	pop	r26
   16b98:	9f 91       	pop	r25
   16b9a:	8f 91       	pop	r24
   16b9c:	7f 91       	pop	r23
   16b9e:	6f 91       	pop	r22
   16ba0:	5f 91       	pop	r21
   16ba2:	4f 91       	pop	r20
   16ba4:	3f 91       	pop	r19
   16ba6:	2f 91       	pop	r18
   16ba8:	0f 90       	pop	r0
   16baa:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   16bae:	0f 90       	pop	r0
   16bb0:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   16bb4:	0f 90       	pop	r0
   16bb6:	1f 90       	pop	r1
   16bb8:	18 95       	reti

00016bba <twim_idle>:
 *
 * \retval  true    The bus is currently idle.
 * \retval  false   The bus is currently busy.
 */
static inline bool twim_idle (const TWI_t * twi)
{
   16bba:	cf 93       	push	r28
   16bbc:	df 93       	push	r29
   16bbe:	1f 92       	push	r1
   16bc0:	1f 92       	push	r1
   16bc2:	cd b7       	in	r28, 0x3d	; 61
   16bc4:	de b7       	in	r29, 0x3e	; 62
   16bc6:	89 83       	std	Y+1, r24	; 0x01
   16bc8:	9a 83       	std	Y+2, r25	; 0x02

	return ((twi->MASTER.STATUS & TWI_MASTER_BUSSTATE_gm)
   16bca:	89 81       	ldd	r24, Y+1	; 0x01
   16bcc:	9a 81       	ldd	r25, Y+2	; 0x02
   16bce:	fc 01       	movw	r30, r24
   16bd0:	84 81       	ldd	r24, Z+4	; 0x04
   16bd2:	88 2f       	mov	r24, r24
   16bd4:	90 e0       	ldi	r25, 0x00	; 0
   16bd6:	83 70       	andi	r24, 0x03	; 3
   16bd8:	99 27       	eor	r25, r25
   16bda:	21 e0       	ldi	r18, 0x01	; 1
   16bdc:	01 97       	sbiw	r24, 0x01	; 1
   16bde:	09 f0       	breq	.+2      	; 0x16be2 <twim_idle+0x28>
   16be0:	20 e0       	ldi	r18, 0x00	; 0
   16be2:	82 2f       	mov	r24, r18
			== TWI_MASTER_BUSSTATE_IDLE_gc);
}
   16be4:	0f 90       	pop	r0
   16be6:	0f 90       	pop	r0
   16be8:	df 91       	pop	r29
   16bea:	cf 91       	pop	r28
   16bec:	08 95       	ret

00016bee <twim_acquire>:
 * \param no_wait  Set \c true to return instead of doing busy-wait (spin-lock).
 *
 * \return STATUS_OK if the bus is acquired, else ERR_BUSY.
 */
static inline status_code_t twim_acquire(bool no_wait)
{
   16bee:	cf 93       	push	r28
   16bf0:	df 93       	push	r29
   16bf2:	1f 92       	push	r1
   16bf4:	1f 92       	push	r1
   16bf6:	cd b7       	in	r28, 0x3d	; 61
   16bf8:	de b7       	in	r29, 0x3e	; 62
   16bfa:	8a 83       	std	Y+2, r24	; 0x02
	while (transfer.locked) {
   16bfc:	05 c0       	rjmp	.+10     	; 0x16c08 <twim_acquire+0x1a>

		if (no_wait) { return ERR_BUSY; }
   16bfe:	8a 81       	ldd	r24, Y+2	; 0x02
   16c00:	88 23       	and	r24, r24
   16c02:	11 f0       	breq	.+4      	; 0x16c08 <twim_acquire+0x1a>
   16c04:	86 ef       	ldi	r24, 0xF6	; 246
   16c06:	0f c0       	rjmp	.+30     	; 0x16c26 <twim_acquire+0x38>
 *
 * \return STATUS_OK if the bus is acquired, else ERR_BUSY.
 */
static inline status_code_t twim_acquire(bool no_wait)
{
	while (transfer.locked) {
   16c08:	80 91 21 25 	lds	r24, 0x2521	; 0x802521 <transfer+0x9>
   16c0c:	88 23       	and	r24, r24

		if (no_wait) { return ERR_BUSY; }
	}

	irqflags_t const flags = cpu_irq_save ();
   16c0e:	b9 f7       	brne	.-18     	; 0x16bfe <twim_acquire+0x10>
   16c10:	50 df       	rcall	.-352    	; 0x16ab2 <cpu_irq_save>

	transfer.locked = true;
   16c12:	89 83       	std	Y+1, r24	; 0x01
   16c14:	81 e0       	ldi	r24, 0x01	; 1
   16c16:	80 93 21 25 	sts	0x2521, r24	; 0x802521 <transfer+0x9>
	transfer.status = OPERATION_IN_PROGRESS;
   16c1a:	80 e8       	ldi	r24, 0x80	; 128

	cpu_irq_restore (flags);
   16c1c:	80 93 22 25 	sts	0x2522, r24	; 0x802522 <transfer+0xa>

	return STATUS_OK;
   16c20:	89 81       	ldd	r24, Y+1	; 0x01
}
   16c22:	57 df       	rcall	.-338    	; 0x16ad2 <cpu_irq_restore>
   16c24:	80 e0       	ldi	r24, 0x00	; 0
   16c26:	0f 90       	pop	r0
   16c28:	0f 90       	pop	r0
   16c2a:	df 91       	pop	r29
   16c2c:	cf 91       	pop	r28
   16c2e:	08 95       	ret

00016c30 <twim_release>:
 *      - ERR_IO_ERROR to indicate a bus transaction error
 *      - ERR_NO_MEMORY to indicate buffer errors
 *      - ERR_PROTOCOL to indicate an unexpected bus state
 */
static inline status_code_t twim_release(void)
{
   16c30:	cf 93       	push	r28
   16c32:	df 93       	push	r29
   16c34:	1f 92       	push	r1
   16c36:	cd b7       	in	r28, 0x3d	; 61
   16c38:	de b7       	in	r29, 0x3e	; 62
	/* First wait for the driver event handler to indicate something
	 * other than a transfer in-progress, then test the bus interface
	 * for an Idle bus state.
	 */
	while (OPERATION_IN_PROGRESS == transfer.status);
   16c3a:	00 00       	nop
   16c3c:	80 91 22 25 	lds	r24, 0x2522	; 0x802522 <transfer+0xa>
   16c40:	80 38       	cpi	r24, 0x80	; 128
   16c42:	e1 f3       	breq	.-8      	; 0x16c3c <twim_release+0xc>

	while (! twim_idle(transfer.bus)) { barrier(); }
   16c44:	00 c0       	rjmp	.+0      	; 0x16c46 <twim_release+0x16>
   16c46:	80 91 18 25 	lds	r24, 0x2518	; 0x802518 <transfer>
   16c4a:	90 91 19 25 	lds	r25, 0x2519	; 0x802519 <transfer+0x1>
   16c4e:	b5 df       	rcall	.-150    	; 0x16bba <twim_idle>
   16c50:	98 2f       	mov	r25, r24
   16c52:	81 e0       	ldi	r24, 0x01	; 1
   16c54:	89 27       	eor	r24, r25
   16c56:	88 23       	and	r24, r24
   16c58:	b1 f7       	brne	.-20     	; 0x16c46 <twim_release+0x16>

	status_code_t const status = transfer.status;
   16c5a:	80 91 22 25 	lds	r24, 0x2522	; 0x802522 <transfer+0xa>
   16c5e:	89 83       	std	Y+1, r24	; 0x01

	transfer.locked = false;
   16c60:	10 92 21 25 	sts	0x2521, r1	; 0x802521 <transfer+0x9>

	return status;
   16c64:	89 81       	ldd	r24, Y+1	; 0x01
}
   16c66:	0f 90       	pop	r0
   16c68:	df 91       	pop	r29
   16c6a:	cf 91       	pop	r28
   16c6c:	08 95       	ret

00016c6e <twim_write_handler>:
 * \brief TWI master write interrupt handler.
 *
 *  Handles TWI transactions (master write) and responses to (N)ACK.
 */
static inline void twim_write_handler(void)
{
   16c6e:	cf 93       	push	r28
   16c70:	df 93       	push	r29
   16c72:	cd b7       	in	r28, 0x3d	; 61
   16c74:	de b7       	in	r29, 0x3e	; 62
   16c76:	28 97       	sbiw	r28, 0x08	; 8
   16c78:	cd bf       	out	0x3d, r28	; 61
   16c7a:	de bf       	out	0x3e, r29	; 62
	TWI_t * const         bus = transfer.bus;
   16c7c:	80 91 18 25 	lds	r24, 0x2518	; 0x802518 <transfer>
   16c80:	90 91 19 25 	lds	r25, 0x2519	; 0x802519 <transfer+0x1>
   16c84:	89 83       	std	Y+1, r24	; 0x01
   16c86:	9a 83       	std	Y+2, r25	; 0x02
	twi_package_t * const pkg = transfer.pkg;
   16c88:	80 91 1a 25 	lds	r24, 0x251A	; 0x80251a <transfer+0x2>
   16c8c:	90 91 1b 25 	lds	r25, 0x251B	; 0x80251b <transfer+0x3>
   16c90:	8b 83       	std	Y+3, r24	; 0x03
   16c92:	9c 83       	std	Y+4, r25	; 0x04

	if (transfer.addr_count < pkg->addr_length) {
   16c94:	20 91 1c 25 	lds	r18, 0x251C	; 0x80251c <transfer+0x4>
   16c98:	30 91 1d 25 	lds	r19, 0x251D	; 0x80251d <transfer+0x5>
   16c9c:	8b 81       	ldd	r24, Y+3	; 0x03
   16c9e:	9c 81       	ldd	r25, Y+4	; 0x04
   16ca0:	fc 01       	movw	r30, r24
   16ca2:	84 81       	ldd	r24, Z+4	; 0x04
   16ca4:	95 81       	ldd	r25, Z+5	; 0x05
   16ca6:	28 17       	cp	r18, r24
   16ca8:	39 07       	cpc	r19, r25
   16caa:	e4 f4       	brge	.+56     	; 0x16ce4 <twim_write_handler+0x76>

		const uint8_t * const data = pkg->addr;
   16cac:	8b 81       	ldd	r24, Y+3	; 0x03
   16cae:	9c 81       	ldd	r25, Y+4	; 0x04
   16cb0:	01 96       	adiw	r24, 0x01	; 1
   16cb2:	8d 83       	std	Y+5, r24	; 0x05
   16cb4:	9e 83       	std	Y+6, r25	; 0x06
		bus->MASTER.DATA = data[transfer.addr_count++];
   16cb6:	80 91 1c 25 	lds	r24, 0x251C	; 0x80251c <transfer+0x4>
   16cba:	90 91 1d 25 	lds	r25, 0x251D	; 0x80251d <transfer+0x5>
   16cbe:	9c 01       	movw	r18, r24
   16cc0:	2f 5f       	subi	r18, 0xFF	; 255
   16cc2:	3f 4f       	sbci	r19, 0xFF	; 255
   16cc4:	20 93 1c 25 	sts	0x251C, r18	; 0x80251c <transfer+0x4>
   16cc8:	30 93 1d 25 	sts	0x251D, r19	; 0x80251d <transfer+0x5>
   16ccc:	9c 01       	movw	r18, r24
   16cce:	8d 81       	ldd	r24, Y+5	; 0x05
   16cd0:	9e 81       	ldd	r25, Y+6	; 0x06
   16cd2:	82 0f       	add	r24, r18
   16cd4:	93 1f       	adc	r25, r19
   16cd6:	fc 01       	movw	r30, r24
   16cd8:	20 81       	ld	r18, Z
   16cda:	89 81       	ldd	r24, Y+1	; 0x01
   16cdc:	9a 81       	ldd	r25, Y+2	; 0x02
   16cde:	fc 01       	movw	r30, r24
   16ce0:	27 83       	std	Z+7, r18	; 0x07
		/* Send STOP condition to complete the transaction. */

		bus->MASTER.CTRLC = TWI_MASTER_CMD_STOP_gc;
		transfer.status = STATUS_OK;
	}
}
   16ce2:	3f c0       	rjmp	.+126    	; 0x16d62 <twim_write_handler+0xf4>
	if (transfer.addr_count < pkg->addr_length) {

		const uint8_t * const data = pkg->addr;
		bus->MASTER.DATA = data[transfer.addr_count++];

	} else if (transfer.data_count < pkg->length) {
   16ce4:	20 91 1e 25 	lds	r18, 0x251E	; 0x80251e <transfer+0x6>
   16ce8:	30 91 1f 25 	lds	r19, 0x251F	; 0x80251f <transfer+0x7>
   16cec:	8b 81       	ldd	r24, Y+3	; 0x03
   16cee:	9c 81       	ldd	r25, Y+4	; 0x04
   16cf0:	fc 01       	movw	r30, r24
   16cf2:	80 85       	ldd	r24, Z+8	; 0x08
   16cf4:	91 85       	ldd	r25, Z+9	; 0x09
   16cf6:	28 17       	cp	r18, r24
   16cf8:	39 07       	cpc	r19, r25
   16cfa:	60 f5       	brcc	.+88     	; 0x16d54 <twim_write_handler+0xe6>

		if (transfer.read) {
   16cfc:	80 91 20 25 	lds	r24, 0x2520	; 0x802520 <transfer+0x8>
   16d00:	88 23       	and	r24, r24
   16d02:	59 f0       	breq	.+22     	; 0x16d1a <twim_write_handler+0xac>

			/* Send repeated START condition (Address|R/W=1). */

			bus->MASTER.ADDR |= 0x01;
   16d04:	89 81       	ldd	r24, Y+1	; 0x01
   16d06:	9a 81       	ldd	r25, Y+2	; 0x02
   16d08:	fc 01       	movw	r30, r24
   16d0a:	86 81       	ldd	r24, Z+6	; 0x06
   16d0c:	28 2f       	mov	r18, r24
   16d0e:	21 60       	ori	r18, 0x01	; 1
   16d10:	89 81       	ldd	r24, Y+1	; 0x01
   16d12:	9a 81       	ldd	r25, Y+2	; 0x02
   16d14:	fc 01       	movw	r30, r24
   16d16:	26 83       	std	Z+6, r18	; 0x06
		/* Send STOP condition to complete the transaction. */

		bus->MASTER.CTRLC = TWI_MASTER_CMD_STOP_gc;
		transfer.status = STATUS_OK;
	}
}
   16d18:	24 c0       	rjmp	.+72     	; 0x16d62 <twim_write_handler+0xf4>
			/* Send repeated START condition (Address|R/W=1). */

			bus->MASTER.ADDR |= 0x01;

		} else {
			const uint8_t * const data = pkg->buffer;
   16d1a:	8b 81       	ldd	r24, Y+3	; 0x03
   16d1c:	9c 81       	ldd	r25, Y+4	; 0x04
   16d1e:	fc 01       	movw	r30, r24
   16d20:	86 81       	ldd	r24, Z+6	; 0x06
   16d22:	97 81       	ldd	r25, Z+7	; 0x07
   16d24:	8f 83       	std	Y+7, r24	; 0x07
   16d26:	98 87       	std	Y+8, r25	; 0x08
			bus->MASTER.DATA = data[transfer.data_count++];
   16d28:	80 91 1e 25 	lds	r24, 0x251E	; 0x80251e <transfer+0x6>
   16d2c:	90 91 1f 25 	lds	r25, 0x251F	; 0x80251f <transfer+0x7>
   16d30:	9c 01       	movw	r18, r24
   16d32:	2f 5f       	subi	r18, 0xFF	; 255
   16d34:	3f 4f       	sbci	r19, 0xFF	; 255
   16d36:	20 93 1e 25 	sts	0x251E, r18	; 0x80251e <transfer+0x6>
   16d3a:	30 93 1f 25 	sts	0x251F, r19	; 0x80251f <transfer+0x7>
   16d3e:	2f 81       	ldd	r18, Y+7	; 0x07
   16d40:	38 85       	ldd	r19, Y+8	; 0x08
   16d42:	82 0f       	add	r24, r18
   16d44:	93 1f       	adc	r25, r19
   16d46:	fc 01       	movw	r30, r24
   16d48:	20 81       	ld	r18, Z
   16d4a:	89 81       	ldd	r24, Y+1	; 0x01
   16d4c:	9a 81       	ldd	r25, Y+2	; 0x02
   16d4e:	fc 01       	movw	r30, r24
   16d50:	27 83       	std	Z+7, r18	; 0x07
		/* Send STOP condition to complete the transaction. */

		bus->MASTER.CTRLC = TWI_MASTER_CMD_STOP_gc;
		transfer.status = STATUS_OK;
	}
}
   16d52:	07 c0       	rjmp	.+14     	; 0x16d62 <twim_write_handler+0xf4>

	} else {

		/* Send STOP condition to complete the transaction. */

		bus->MASTER.CTRLC = TWI_MASTER_CMD_STOP_gc;
   16d54:	89 81       	ldd	r24, Y+1	; 0x01
   16d56:	9a 81       	ldd	r25, Y+2	; 0x02
   16d58:	23 e0       	ldi	r18, 0x03	; 3
   16d5a:	fc 01       	movw	r30, r24
   16d5c:	23 83       	std	Z+3, r18	; 0x03
		transfer.status = STATUS_OK;
   16d5e:	10 92 22 25 	sts	0x2522, r1	; 0x802522 <transfer+0xa>
	}
}
   16d62:	00 00       	nop
   16d64:	28 96       	adiw	r28, 0x08	; 8
   16d66:	cd bf       	out	0x3d, r28	; 61
   16d68:	de bf       	out	0x3e, r29	; 62
   16d6a:	df 91       	pop	r29
   16d6c:	cf 91       	pop	r28
   16d6e:	08 95       	ret

00016d70 <twim_read_handler>:
 *
 *  This is the master read interrupt handler that takes care of
 *  reading bytes from the TWI slave.
 */
static inline void twim_read_handler(void)
{
   16d70:	cf 93       	push	r28
   16d72:	df 93       	push	r29
   16d74:	00 d0       	rcall	.+0      	; 0x16d76 <twim_read_handler+0x6>
   16d76:	00 d0       	rcall	.+0      	; 0x16d78 <twim_read_handler+0x8>
   16d78:	cd b7       	in	r28, 0x3d	; 61
   16d7a:	de b7       	in	r29, 0x3e	; 62
	TWI_t * const         bus = transfer.bus;
   16d7c:	80 91 18 25 	lds	r24, 0x2518	; 0x802518 <transfer>
   16d80:	90 91 19 25 	lds	r25, 0x2519	; 0x802519 <transfer+0x1>
   16d84:	89 83       	std	Y+1, r24	; 0x01
   16d86:	9a 83       	std	Y+2, r25	; 0x02
	twi_package_t * const pkg = transfer.pkg;
   16d88:	80 91 1a 25 	lds	r24, 0x251A	; 0x80251a <transfer+0x2>
   16d8c:	90 91 1b 25 	lds	r25, 0x251B	; 0x80251b <transfer+0x3>
   16d90:	8b 83       	std	Y+3, r24	; 0x03
   16d92:	9c 83       	std	Y+4, r25	; 0x04

	if (transfer.data_count < pkg->length) {
   16d94:	20 91 1e 25 	lds	r18, 0x251E	; 0x80251e <transfer+0x6>
   16d98:	30 91 1f 25 	lds	r19, 0x251F	; 0x80251f <transfer+0x7>
   16d9c:	8b 81       	ldd	r24, Y+3	; 0x03
   16d9e:	9c 81       	ldd	r25, Y+4	; 0x04
   16da0:	fc 01       	movw	r30, r24
   16da2:	80 85       	ldd	r24, Z+8	; 0x08
   16da4:	91 85       	ldd	r25, Z+9	; 0x09
   16da6:	28 17       	cp	r18, r24
   16da8:	39 07       	cpc	r19, r25
   16daa:	b0 f5       	brcc	.+108    	; 0x16e18 <twim_read_handler+0xa8>

		uint8_t * const data = pkg->buffer;
   16dac:	8b 81       	ldd	r24, Y+3	; 0x03
   16dae:	9c 81       	ldd	r25, Y+4	; 0x04
   16db0:	fc 01       	movw	r30, r24
   16db2:	86 81       	ldd	r24, Z+6	; 0x06
   16db4:	97 81       	ldd	r25, Z+7	; 0x07
   16db6:	8d 83       	std	Y+5, r24	; 0x05
   16db8:	9e 83       	std	Y+6, r25	; 0x06
		data[transfer.data_count++] = bus->MASTER.DATA;
   16dba:	80 91 1e 25 	lds	r24, 0x251E	; 0x80251e <transfer+0x6>
   16dbe:	90 91 1f 25 	lds	r25, 0x251F	; 0x80251f <transfer+0x7>
   16dc2:	9c 01       	movw	r18, r24
   16dc4:	2f 5f       	subi	r18, 0xFF	; 255
   16dc6:	3f 4f       	sbci	r19, 0xFF	; 255
   16dc8:	20 93 1e 25 	sts	0x251E, r18	; 0x80251e <transfer+0x6>
   16dcc:	30 93 1f 25 	sts	0x251F, r19	; 0x80251f <transfer+0x7>
   16dd0:	2d 81       	ldd	r18, Y+5	; 0x05
   16dd2:	3e 81       	ldd	r19, Y+6	; 0x06
   16dd4:	82 0f       	add	r24, r18
   16dd6:	93 1f       	adc	r25, r19
   16dd8:	29 81       	ldd	r18, Y+1	; 0x01
   16dda:	3a 81       	ldd	r19, Y+2	; 0x02
   16ddc:	f9 01       	movw	r30, r18
   16dde:	27 81       	ldd	r18, Z+7	; 0x07
   16de0:	fc 01       	movw	r30, r24
   16de2:	20 83       	st	Z, r18

		/* If there is more to read, issue ACK and start a byte read.
		 * Otherwise, issue NACK and STOP to complete the transaction.
		 */
		if (transfer.data_count < pkg->length) {
   16de4:	20 91 1e 25 	lds	r18, 0x251E	; 0x80251e <transfer+0x6>
   16de8:	30 91 1f 25 	lds	r19, 0x251F	; 0x80251f <transfer+0x7>
   16dec:	8b 81       	ldd	r24, Y+3	; 0x03
   16dee:	9c 81       	ldd	r25, Y+4	; 0x04
   16df0:	fc 01       	movw	r30, r24
   16df2:	80 85       	ldd	r24, Z+8	; 0x08
   16df4:	91 85       	ldd	r25, Z+9	; 0x09
   16df6:	28 17       	cp	r18, r24
   16df8:	39 07       	cpc	r19, r25
   16dfa:	30 f4       	brcc	.+12     	; 0x16e08 <twim_read_handler+0x98>

			bus->MASTER.CTRLC = TWI_MASTER_CMD_RECVTRANS_gc;
   16dfc:	89 81       	ldd	r24, Y+1	; 0x01
   16dfe:	9a 81       	ldd	r25, Y+2	; 0x02
   16e00:	22 e0       	ldi	r18, 0x02	; 2
   16e02:	fc 01       	movw	r30, r24
   16e04:	23 83       	std	Z+3, r18	; 0x03
		/* Issue STOP and buffer overflow condition. */

		bus->MASTER.CTRLC = TWI_MASTER_CMD_STOP_gc;
		transfer.status = ERR_NO_MEMORY;
	}
}
   16e06:	10 c0       	rjmp	.+32     	; 0x16e28 <twim_read_handler+0xb8>

			bus->MASTER.CTRLC = TWI_MASTER_CMD_RECVTRANS_gc;

		} else {

			bus->MASTER.CTRLC = TWI_MASTER_ACKACT_bm | TWI_MASTER_CMD_STOP_gc;
   16e08:	89 81       	ldd	r24, Y+1	; 0x01
   16e0a:	9a 81       	ldd	r25, Y+2	; 0x02
   16e0c:	27 e0       	ldi	r18, 0x07	; 7
   16e0e:	fc 01       	movw	r30, r24
   16e10:	23 83       	std	Z+3, r18	; 0x03
			transfer.status = STATUS_OK;
   16e12:	10 92 22 25 	sts	0x2522, r1	; 0x802522 <transfer+0xa>
		/* Issue STOP and buffer overflow condition. */

		bus->MASTER.CTRLC = TWI_MASTER_CMD_STOP_gc;
		transfer.status = ERR_NO_MEMORY;
	}
}
   16e16:	08 c0       	rjmp	.+16     	; 0x16e28 <twim_read_handler+0xb8>

	} else {

		/* Issue STOP and buffer overflow condition. */

		bus->MASTER.CTRLC = TWI_MASTER_CMD_STOP_gc;
   16e18:	89 81       	ldd	r24, Y+1	; 0x01
   16e1a:	9a 81       	ldd	r25, Y+2	; 0x02
   16e1c:	23 e0       	ldi	r18, 0x03	; 3
   16e1e:	fc 01       	movw	r30, r24
   16e20:	23 83       	std	Z+3, r18	; 0x03
		transfer.status = ERR_NO_MEMORY;
   16e22:	89 ef       	ldi	r24, 0xF9	; 249
   16e24:	80 93 22 25 	sts	0x2522, r24	; 0x802522 <transfer+0xa>
	}
}
   16e28:	00 00       	nop
   16e2a:	26 96       	adiw	r28, 0x06	; 6
   16e2c:	cd bf       	out	0x3d, r28	; 61
   16e2e:	de bf       	out	0x3e, r29	; 62
   16e30:	df 91       	pop	r29
   16e32:	cf 91       	pop	r28
   16e34:	08 95       	ret

00016e36 <twim_interrupt_handler>:
 * \brief Common TWI master interrupt service routine.
 *
 *  Check current status and calls the appropriate handler.
 */
static void twim_interrupt_handler(void)
{
   16e36:	cf 93       	push	r28
   16e38:	df 93       	push	r29
   16e3a:	1f 92       	push	r1
   16e3c:	cd b7       	in	r28, 0x3d	; 61
   16e3e:	de b7       	in	r29, 0x3e	; 62
	uint8_t const master_status = transfer.bus->MASTER.STATUS;
   16e40:	80 91 18 25 	lds	r24, 0x2518	; 0x802518 <transfer>
   16e44:	90 91 19 25 	lds	r25, 0x2519	; 0x802519 <transfer+0x1>
   16e48:	fc 01       	movw	r30, r24
   16e4a:	84 81       	ldd	r24, Z+4	; 0x04
   16e4c:	89 83       	std	Y+1, r24	; 0x01

	if (master_status & TWI_MASTER_ARBLOST_bm) {
   16e4e:	89 81       	ldd	r24, Y+1	; 0x01
   16e50:	88 2f       	mov	r24, r24
   16e52:	90 e0       	ldi	r25, 0x00	; 0
   16e54:	88 70       	andi	r24, 0x08	; 8
   16e56:	99 27       	eor	r25, r25
   16e58:	89 2b       	or	r24, r25
   16e5a:	99 f0       	breq	.+38     	; 0x16e82 <twim_interrupt_handler+0x4c>

		transfer.bus->MASTER.STATUS = master_status | TWI_MASTER_ARBLOST_bm;
   16e5c:	80 91 18 25 	lds	r24, 0x2518	; 0x802518 <transfer>
   16e60:	90 91 19 25 	lds	r25, 0x2519	; 0x802519 <transfer+0x1>
   16e64:	29 81       	ldd	r18, Y+1	; 0x01
   16e66:	28 60       	ori	r18, 0x08	; 8
   16e68:	fc 01       	movw	r30, r24
   16e6a:	24 83       	std	Z+4, r18	; 0x04
		transfer.bus->MASTER.CTRLC  = TWI_MASTER_CMD_STOP_gc;
   16e6c:	80 91 18 25 	lds	r24, 0x2518	; 0x802518 <transfer>
   16e70:	90 91 19 25 	lds	r25, 0x2519	; 0x802519 <transfer+0x1>
   16e74:	23 e0       	ldi	r18, 0x03	; 3
   16e76:	fc 01       	movw	r30, r24
   16e78:	23 83       	std	Z+3, r18	; 0x03
		transfer.status = ERR_BUSY;
   16e7a:	86 ef       	ldi	r24, 0xF6	; 246
   16e7c:	80 93 22 25 	sts	0x2522, r24	; 0x802522 <transfer+0xa>

	} else {

		transfer.status = ERR_PROTOCOL;
	}
}
   16e80:	2a c0       	rjmp	.+84     	; 0x16ed6 <twim_interrupt_handler+0xa0>

		transfer.bus->MASTER.STATUS = master_status | TWI_MASTER_ARBLOST_bm;
		transfer.bus->MASTER.CTRLC  = TWI_MASTER_CMD_STOP_gc;
		transfer.status = ERR_BUSY;

	} else if ((master_status & TWI_MASTER_BUSERR_bm) ||
   16e82:	89 81       	ldd	r24, Y+1	; 0x01
   16e84:	88 2f       	mov	r24, r24
   16e86:	90 e0       	ldi	r25, 0x00	; 0
   16e88:	84 70       	andi	r24, 0x04	; 4
   16e8a:	99 27       	eor	r25, r25
   16e8c:	89 2b       	or	r24, r25
   16e8e:	39 f4       	brne	.+14     	; 0x16e9e <twim_interrupt_handler+0x68>
		(master_status & TWI_MASTER_RXACK_bm)) {
   16e90:	89 81       	ldd	r24, Y+1	; 0x01
   16e92:	88 2f       	mov	r24, r24
   16e94:	90 e0       	ldi	r25, 0x00	; 0
   16e96:	80 71       	andi	r24, 0x10	; 16
   16e98:	99 27       	eor	r25, r25

		transfer.bus->MASTER.STATUS = master_status | TWI_MASTER_ARBLOST_bm;
		transfer.bus->MASTER.CTRLC  = TWI_MASTER_CMD_STOP_gc;
		transfer.status = ERR_BUSY;

	} else if ((master_status & TWI_MASTER_BUSERR_bm) ||
   16e9a:	89 2b       	or	r24, r25
   16e9c:	59 f0       	breq	.+22     	; 0x16eb4 <twim_interrupt_handler+0x7e>
		(master_status & TWI_MASTER_RXACK_bm)) {

		transfer.bus->MASTER.CTRLC = TWI_MASTER_CMD_STOP_gc;
   16e9e:	80 91 18 25 	lds	r24, 0x2518	; 0x802518 <transfer>
   16ea2:	90 91 19 25 	lds	r25, 0x2519	; 0x802519 <transfer+0x1>
   16ea6:	23 e0       	ldi	r18, 0x03	; 3
   16ea8:	fc 01       	movw	r30, r24
   16eaa:	23 83       	std	Z+3, r18	; 0x03
		transfer.status = ERR_IO_ERROR;
   16eac:	8f ef       	ldi	r24, 0xFF	; 255
   16eae:	80 93 22 25 	sts	0x2522, r24	; 0x802522 <transfer+0xa>

	} else {

		transfer.status = ERR_PROTOCOL;
	}
}
   16eb2:	11 c0       	rjmp	.+34     	; 0x16ed6 <twim_interrupt_handler+0xa0>
		(master_status & TWI_MASTER_RXACK_bm)) {

		transfer.bus->MASTER.CTRLC = TWI_MASTER_CMD_STOP_gc;
		transfer.status = ERR_IO_ERROR;

	} else if (master_status & TWI_MASTER_WIF_bm) {
   16eb4:	89 81       	ldd	r24, Y+1	; 0x01
   16eb6:	88 2f       	mov	r24, r24
   16eb8:	90 e0       	ldi	r25, 0x00	; 0
   16eba:	80 74       	andi	r24, 0x40	; 64
   16ebc:	99 27       	eor	r25, r25
   16ebe:	89 2b       	or	r24, r25

		twim_write_handler();
   16ec0:	11 f0       	breq	.+4      	; 0x16ec6 <twim_interrupt_handler+0x90>

	} else {

		transfer.status = ERR_PROTOCOL;
	}
}
   16ec2:	d5 de       	rcall	.-598    	; 0x16c6e <twim_write_handler>

	} else if (master_status & TWI_MASTER_WIF_bm) {

		twim_write_handler();

	} else if (master_status & TWI_MASTER_RIF_bm) {
   16ec4:	08 c0       	rjmp	.+16     	; 0x16ed6 <twim_interrupt_handler+0xa0>
   16ec6:	89 81       	ldd	r24, Y+1	; 0x01

		twim_read_handler();
   16ec8:	88 23       	and	r24, r24
   16eca:	14 f4       	brge	.+4      	; 0x16ed0 <twim_interrupt_handler+0x9a>

	} else {

		transfer.status = ERR_PROTOCOL;
	}
}
   16ecc:	51 df       	rcall	.-350    	; 0x16d70 <twim_read_handler>

		twim_read_handler();

	} else {

		transfer.status = ERR_PROTOCOL;
   16ece:	03 c0       	rjmp	.+6      	; 0x16ed6 <twim_interrupt_handler+0xa0>
   16ed0:	8b ef       	ldi	r24, 0xFB	; 251
   16ed2:	80 93 22 25 	sts	0x2522, r24	; 0x802522 <transfer+0xa>
	}
}
   16ed6:	00 00       	nop
   16ed8:	0f 90       	pop	r0
   16eda:	df 91       	pop	r29
   16edc:	cf 91       	pop	r28
   16ede:	08 95       	ret

00016ee0 <twi_master_init>:
 *                  (see \ref twi_options_t)
 * \retval STATUS_OK        Transaction is successful
 * \retval ERR_INVALID_ARG  Invalid arguments in \c opt.
 */
status_code_t twi_master_init(TWI_t *twi, const twi_options_t *opt)
{
   16ee0:	cf 93       	push	r28
   16ee2:	df 93       	push	r29
   16ee4:	cd b7       	in	r28, 0x3d	; 61
   16ee6:	de b7       	in	r29, 0x3e	; 62
   16ee8:	25 97       	sbiw	r28, 0x05	; 5
   16eea:	cd bf       	out	0x3d, r28	; 61
   16eec:	de bf       	out	0x3e, r29	; 62
   16eee:	8a 83       	std	Y+2, r24	; 0x02
   16ef0:	9b 83       	std	Y+3, r25	; 0x03
   16ef2:	6c 83       	std	Y+4, r22	; 0x04
   16ef4:	7d 83       	std	Y+5, r23	; 0x05
	uint8_t const ctrla = CONF_TWIM_INTLVL | TWI_MASTER_RIEN_bm |
   16ef6:	88 eb       	ldi	r24, 0xB8	; 184
   16ef8:	89 83       	std	Y+1, r24	; 0x01
		TWI_MASTER_WIEN_bm | TWI_MASTER_ENABLE_bm;

	twi->MASTER.BAUD   = opt->speed_reg;
   16efa:	8c 81       	ldd	r24, Y+4	; 0x04
   16efc:	9d 81       	ldd	r25, Y+5	; 0x05
   16efe:	fc 01       	movw	r30, r24
   16f00:	84 81       	ldd	r24, Z+4	; 0x04
   16f02:	95 81       	ldd	r25, Z+5	; 0x05
   16f04:	a6 81       	ldd	r26, Z+6	; 0x06
   16f06:	b7 81       	ldd	r27, Z+7	; 0x07
   16f08:	28 2f       	mov	r18, r24
   16f0a:	8a 81       	ldd	r24, Y+2	; 0x02
   16f0c:	9b 81       	ldd	r25, Y+3	; 0x03
   16f0e:	fc 01       	movw	r30, r24
   16f10:	25 83       	std	Z+5, r18	; 0x05
	twi->MASTER.CTRLA  = ctrla;
   16f12:	8a 81       	ldd	r24, Y+2	; 0x02
   16f14:	9b 81       	ldd	r25, Y+3	; 0x03
   16f16:	29 81       	ldd	r18, Y+1	; 0x01
   16f18:	fc 01       	movw	r30, r24
   16f1a:	21 83       	std	Z+1, r18	; 0x01
	twi->MASTER.STATUS = TWI_MASTER_BUSSTATE_IDLE_gc;
   16f1c:	8a 81       	ldd	r24, Y+2	; 0x02
   16f1e:	9b 81       	ldd	r25, Y+3	; 0x03
   16f20:	21 e0       	ldi	r18, 0x01	; 1
   16f22:	fc 01       	movw	r30, r24
   16f24:	24 83       	std	Z+4, r18	; 0x04

	transfer.locked    = false;
   16f26:	10 92 21 25 	sts	0x2521, r1	; 0x802521 <transfer+0x9>
	transfer.status    = STATUS_OK;
   16f2a:	10 92 22 25 	sts	0x2522, r1	; 0x802522 <transfer+0xa>

	/* Enable configured PMIC interrupt level. */

	PMIC.CTRL |= CONF_PMIC_INTLVL;
   16f2e:	80 ea       	ldi	r24, 0xA0	; 160
   16f30:	90 e0       	ldi	r25, 0x00	; 0
   16f32:	20 ea       	ldi	r18, 0xA0	; 160
   16f34:	30 e0       	ldi	r19, 0x00	; 0
   16f36:	f9 01       	movw	r30, r18
   16f38:	22 81       	ldd	r18, Z+2	; 0x02
   16f3a:	22 60       	ori	r18, 0x02	; 2
   16f3c:	fc 01       	movw	r30, r24
   16f3e:	22 83       	std	Z+2, r18	; 0x02

	cpu_irq_enable();
   16f40:	78 94       	sei

	return STATUS_OK;
   16f42:	80 e0       	ldi	r24, 0x00	; 0
}
   16f44:	25 96       	adiw	r28, 0x05	; 5
   16f46:	cd bf       	out	0x3d, r28	; 61
   16f48:	de bf       	out	0x3e, r29	; 62
   16f4a:	df 91       	pop	r29
   16f4c:	cf 91       	pop	r28
   16f4e:	08 95       	ret

00016f50 <twi_master_transfer>:
 *      - ERR_PROTOCOL to indicate an unexpected bus state
 *      - ERR_INVALID_ARG to indicate invalid arguments.
 */
status_code_t twi_master_transfer(TWI_t *twi,
		const twi_package_t *package, bool read)
{
   16f50:	cf 93       	push	r28
   16f52:	df 93       	push	r29
   16f54:	cd b7       	in	r28, 0x3d	; 61
   16f56:	de b7       	in	r29, 0x3e	; 62
   16f58:	27 97       	sbiw	r28, 0x07	; 7
   16f5a:	cd bf       	out	0x3d, r28	; 61
   16f5c:	de bf       	out	0x3e, r29	; 62
   16f5e:	8b 83       	std	Y+3, r24	; 0x03
   16f60:	9c 83       	std	Y+4, r25	; 0x04
   16f62:	6d 83       	std	Y+5, r22	; 0x05
   16f64:	7e 83       	std	Y+6, r23	; 0x06
   16f66:	4f 83       	std	Y+7, r20	; 0x07
	/* Do a sanity check on the arguments. */

	if ((twi == NULL) || (package == NULL)) {
   16f68:	8b 81       	ldd	r24, Y+3	; 0x03
   16f6a:	9c 81       	ldd	r25, Y+4	; 0x04
   16f6c:	89 2b       	or	r24, r25
   16f6e:	21 f0       	breq	.+8      	; 0x16f78 <twi_master_transfer+0x28>
   16f70:	8d 81       	ldd	r24, Y+5	; 0x05
   16f72:	9e 81       	ldd	r25, Y+6	; 0x06
   16f74:	89 2b       	or	r24, r25
   16f76:	11 f4       	brne	.+4      	; 0x16f7c <twi_master_transfer+0x2c>
		return ERR_INVALID_ARG;
   16f78:	88 ef       	ldi	r24, 0xF8	; 248
   16f7a:	49 c0       	rjmp	.+146    	; 0x1700e <twi_master_transfer+0xbe>
	}

	/* Initiate a transaction when the bus is ready. */

	status_code_t status = twim_acquire(package->no_wait);
   16f7c:	8d 81       	ldd	r24, Y+5	; 0x05
   16f7e:	9e 81       	ldd	r25, Y+6	; 0x06
   16f80:	fc 01       	movw	r30, r24
   16f82:	82 85       	ldd	r24, Z+10	; 0x0a
   16f84:	34 de       	rcall	.-920    	; 0x16bee <twim_acquire>
   16f86:	89 83       	std	Y+1, r24	; 0x01

	if (STATUS_OK == status) {
   16f88:	89 81       	ldd	r24, Y+1	; 0x01
   16f8a:	88 23       	and	r24, r24
   16f8c:	09 f0       	breq	.+2      	; 0x16f90 <twi_master_transfer+0x40>
   16f8e:	3e c0       	rjmp	.+124    	; 0x1700c <twi_master_transfer+0xbc>
		transfer.bus         = (TWI_t *) twi;
   16f90:	8b 81       	ldd	r24, Y+3	; 0x03
   16f92:	9c 81       	ldd	r25, Y+4	; 0x04
   16f94:	80 93 18 25 	sts	0x2518, r24	; 0x802518 <transfer>
   16f98:	90 93 19 25 	sts	0x2519, r25	; 0x802519 <transfer+0x1>
		transfer.pkg         = (twi_package_t *) package;
   16f9c:	8d 81       	ldd	r24, Y+5	; 0x05
   16f9e:	9e 81       	ldd	r25, Y+6	; 0x06
   16fa0:	80 93 1a 25 	sts	0x251A, r24	; 0x80251a <transfer+0x2>
   16fa4:	90 93 1b 25 	sts	0x251B, r25	; 0x80251b <transfer+0x3>
		transfer.addr_count  = 0;
   16fa8:	10 92 1c 25 	sts	0x251C, r1	; 0x80251c <transfer+0x4>
   16fac:	10 92 1d 25 	sts	0x251D, r1	; 0x80251d <transfer+0x5>
		transfer.data_count  = 0;
   16fb0:	10 92 1e 25 	sts	0x251E, r1	; 0x80251e <transfer+0x6>
   16fb4:	10 92 1f 25 	sts	0x251F, r1	; 0x80251f <transfer+0x7>
		transfer.read        = read;
   16fb8:	8f 81       	ldd	r24, Y+7	; 0x07
   16fba:	80 93 20 25 	sts	0x2520, r24	; 0x802520 <transfer+0x8>

		uint8_t const chip = (package->chip) << 1;
   16fbe:	8d 81       	ldd	r24, Y+5	; 0x05
   16fc0:	9e 81       	ldd	r25, Y+6	; 0x06
   16fc2:	fc 01       	movw	r30, r24
   16fc4:	80 81       	ld	r24, Z
   16fc6:	88 0f       	add	r24, r24
   16fc8:	8a 83       	std	Y+2, r24	; 0x02

		if (package->addr_length || (false == read)) {
   16fca:	8d 81       	ldd	r24, Y+5	; 0x05
   16fcc:	9e 81       	ldd	r25, Y+6	; 0x06
   16fce:	fc 01       	movw	r30, r24
   16fd0:	84 81       	ldd	r24, Z+4	; 0x04
   16fd2:	95 81       	ldd	r25, Z+5	; 0x05
   16fd4:	89 2b       	or	r24, r25
   16fd6:	29 f4       	brne	.+10     	; 0x16fe2 <twi_master_transfer+0x92>
   16fd8:	9f 81       	ldd	r25, Y+7	; 0x07
   16fda:	81 e0       	ldi	r24, 0x01	; 1
   16fdc:	89 27       	eor	r24, r25
   16fde:	88 23       	and	r24, r24
   16fe0:	41 f0       	breq	.+16     	; 0x16ff2 <twi_master_transfer+0xa2>
			transfer.bus->MASTER.ADDR = chip;
   16fe2:	80 91 18 25 	lds	r24, 0x2518	; 0x802518 <transfer>
   16fe6:	90 91 19 25 	lds	r25, 0x2519	; 0x802519 <transfer+0x1>
   16fea:	2a 81       	ldd	r18, Y+2	; 0x02
   16fec:	fc 01       	movw	r30, r24
   16fee:	26 83       	std	Z+6, r18	; 0x06
   16ff0:	0b c0       	rjmp	.+22     	; 0x17008 <twi_master_transfer+0xb8>
		} else if (read) {
   16ff2:	8f 81       	ldd	r24, Y+7	; 0x07
   16ff4:	88 23       	and	r24, r24
   16ff6:	41 f0       	breq	.+16     	; 0x17008 <twi_master_transfer+0xb8>
			transfer.bus->MASTER.ADDR = chip | 0x01;
   16ff8:	80 91 18 25 	lds	r24, 0x2518	; 0x802518 <transfer>
   16ffc:	90 91 19 25 	lds	r25, 0x2519	; 0x802519 <transfer+0x1>
   17000:	2a 81       	ldd	r18, Y+2	; 0x02
   17002:	21 60       	ori	r18, 0x01	; 1
   17004:	fc 01       	movw	r30, r24
		}

		status = twim_release();
   17006:	26 83       	std	Z+6, r18	; 0x06
   17008:	13 de       	rcall	.-986    	; 0x16c30 <twim_release>
   1700a:	89 83       	std	Y+1, r24	; 0x01
	}

	return status;
   1700c:	89 81       	ldd	r24, Y+1	; 0x01
}
   1700e:	27 96       	adiw	r28, 0x07	; 7
   17010:	cd bf       	out	0x3d, r28	; 61
   17012:	de bf       	out	0x3e, r29	; 62
   17014:	df 91       	pop	r29
   17016:	cf 91       	pop	r28
   17018:	08 95       	ret

0001701a <cpu_irq_save>:
   1701a:	cf 93       	push	r28
   1701c:	df 93       	push	r29
   1701e:	1f 92       	push	r1
   17020:	cd b7       	in	r28, 0x3d	; 61
   17022:	de b7       	in	r29, 0x3e	; 62
   17024:	8f e3       	ldi	r24, 0x3F	; 63
   17026:	90 e0       	ldi	r25, 0x00	; 0
   17028:	fc 01       	movw	r30, r24
   1702a:	80 81       	ld	r24, Z
   1702c:	89 83       	std	Y+1, r24	; 0x01
   1702e:	f8 94       	cli
   17030:	89 81       	ldd	r24, Y+1	; 0x01
   17032:	0f 90       	pop	r0
   17034:	df 91       	pop	r29
   17036:	cf 91       	pop	r28
   17038:	08 95       	ret

0001703a <cpu_irq_restore>:
   1703a:	cf 93       	push	r28
   1703c:	df 93       	push	r29
   1703e:	1f 92       	push	r1
   17040:	cd b7       	in	r28, 0x3d	; 61
   17042:	de b7       	in	r29, 0x3e	; 62
   17044:	89 83       	std	Y+1, r24	; 0x01
   17046:	8f e3       	ldi	r24, 0x3F	; 63
   17048:	90 e0       	ldi	r25, 0x00	; 0
   1704a:	29 81       	ldd	r18, Y+1	; 0x01
   1704c:	fc 01       	movw	r30, r24
   1704e:	20 83       	st	Z, r18
   17050:	00 00       	nop
   17052:	0f 90       	pop	r0
   17054:	df 91       	pop	r29
   17056:	cf 91       	pop	r28
   17058:	08 95       	ret

0001705a <nvm_read_production_signature_row>:
   1705a:	cf 93       	push	r28
   1705c:	df 93       	push	r29
   1705e:	1f 92       	push	r1
   17060:	cd b7       	in	r28, 0x3d	; 61
   17062:	de b7       	in	r29, 0x3e	; 62
   17064:	89 83       	std	Y+1, r24	; 0x01
   17066:	89 81       	ldd	r24, Y+1	; 0x01
   17068:	88 2f       	mov	r24, r24
   1706a:	90 e0       	ldi	r25, 0x00	; 0
   1706c:	bc 01       	movw	r22, r24
   1706e:	82 e0       	ldi	r24, 0x02	; 2
   17070:	0f 94 98 24 	call	0x24930	; 0x24930 <nvm_read_byte>
   17074:	0f 90       	pop	r0
   17076:	df 91       	pop	r29
   17078:	cf 91       	pop	r28
   1707a:	08 95       	ret

0001707c <usb_pad_init>:
   1707c:	cf 93       	push	r28
   1707e:	df 93       	push	r29
   17080:	1f 92       	push	r1
   17082:	cd b7       	in	r28, 0x3d	; 61
   17084:	de b7       	in	r29, 0x3e	; 62
   17086:	8a e1       	ldi	r24, 0x1A	; 26
   17088:	e8 df       	rcall	.-48     	; 0x1705a <nvm_read_production_signature_row>
   1708a:	89 83       	std	Y+1, r24	; 0x01
   1708c:	89 81       	ldd	r24, Y+1	; 0x01
   1708e:	8f 3f       	cpi	r24, 0xFF	; 255
   17090:	31 f0       	breq	.+12     	; 0x1709e <usb_pad_init+0x22>
   17092:	8a ef       	ldi	r24, 0xFA	; 250
   17094:	94 e0       	ldi	r25, 0x04	; 4
   17096:	29 81       	ldd	r18, Y+1	; 0x01
   17098:	fc 01       	movw	r30, r24
   1709a:	20 83       	st	Z, r18
   1709c:	05 c0       	rjmp	.+10     	; 0x170a8 <usb_pad_init+0x2c>
   1709e:	8a ef       	ldi	r24, 0xFA	; 250
   170a0:	94 e0       	ldi	r25, 0x04	; 4
   170a2:	2f e1       	ldi	r18, 0x1F	; 31
   170a4:	fc 01       	movw	r30, r24
   170a6:	20 83       	st	Z, r18
   170a8:	8b e1       	ldi	r24, 0x1B	; 27
   170aa:	d7 df       	rcall	.-82     	; 0x1705a <nvm_read_production_signature_row>
   170ac:	89 83       	std	Y+1, r24	; 0x01
   170ae:	89 81       	ldd	r24, Y+1	; 0x01
   170b0:	8f 3f       	cpi	r24, 0xFF	; 255
   170b2:	31 f0       	breq	.+12     	; 0x170c0 <usb_pad_init+0x44>
   170b4:	8b ef       	ldi	r24, 0xFB	; 251
   170b6:	94 e0       	ldi	r25, 0x04	; 4
   170b8:	29 81       	ldd	r18, Y+1	; 0x01
   170ba:	fc 01       	movw	r30, r24
   170bc:	20 83       	st	Z, r18
   170be:	05 c0       	rjmp	.+10     	; 0x170ca <usb_pad_init+0x4e>
   170c0:	8b ef       	ldi	r24, 0xFB	; 251
   170c2:	94 e0       	ldi	r25, 0x04	; 4
   170c4:	2f e1       	ldi	r18, 0x1F	; 31
   170c6:	fc 01       	movw	r30, r24
   170c8:	20 83       	st	Z, r18
   170ca:	00 00       	nop
   170cc:	0f 90       	pop	r0
   170ce:	df 91       	pop	r29
   170d0:	cf 91       	pop	r28
   170d2:	08 95       	ret

000170d4 <sleepmgr_lock_mode>:
   170d4:	cf 93       	push	r28
   170d6:	df 93       	push	r29
   170d8:	1f 92       	push	r1
   170da:	1f 92       	push	r1
   170dc:	cd b7       	in	r28, 0x3d	; 61
   170de:	de b7       	in	r29, 0x3e	; 62
   170e0:	8a 83       	std	Y+2, r24	; 0x02
   170e2:	8a 81       	ldd	r24, Y+2	; 0x02
   170e4:	88 2f       	mov	r24, r24
   170e6:	90 e0       	ldi	r25, 0x00	; 0
   170e8:	85 55       	subi	r24, 0x55	; 85
   170ea:	9d 4c       	sbci	r25, 0xCD	; 205
   170ec:	fc 01       	movw	r30, r24
   170ee:	80 81       	ld	r24, Z
   170f0:	8f 3f       	cpi	r24, 0xFF	; 255
   170f2:	09 f4       	brne	.+2      	; 0x170f6 <sleepmgr_lock_mode+0x22>
   170f4:	ff cf       	rjmp	.-2      	; 0x170f4 <sleepmgr_lock_mode+0x20>
   170f6:	91 df       	rcall	.-222    	; 0x1701a <cpu_irq_save>
   170f8:	89 83       	std	Y+1, r24	; 0x01
   170fa:	8a 81       	ldd	r24, Y+2	; 0x02
   170fc:	88 2f       	mov	r24, r24
   170fe:	90 e0       	ldi	r25, 0x00	; 0
   17100:	9c 01       	movw	r18, r24
   17102:	25 55       	subi	r18, 0x55	; 85
   17104:	3d 4c       	sbci	r19, 0xCD	; 205
   17106:	f9 01       	movw	r30, r18
   17108:	20 81       	ld	r18, Z
   1710a:	2f 5f       	subi	r18, 0xFF	; 255
   1710c:	85 55       	subi	r24, 0x55	; 85
   1710e:	9d 4c       	sbci	r25, 0xCD	; 205
   17110:	fc 01       	movw	r30, r24
   17112:	20 83       	st	Z, r18
   17114:	89 81       	ldd	r24, Y+1	; 0x01
   17116:	91 df       	rcall	.-222    	; 0x1703a <cpu_irq_restore>
   17118:	00 00       	nop
   1711a:	0f 90       	pop	r0
   1711c:	0f 90       	pop	r0
   1711e:	df 91       	pop	r29
   17120:	cf 91       	pop	r28
   17122:	08 95       	ret

00017124 <sleepmgr_unlock_mode>:
   17124:	cf 93       	push	r28
   17126:	df 93       	push	r29
   17128:	1f 92       	push	r1
   1712a:	1f 92       	push	r1
   1712c:	cd b7       	in	r28, 0x3d	; 61
   1712e:	de b7       	in	r29, 0x3e	; 62
   17130:	8a 83       	std	Y+2, r24	; 0x02
   17132:	8a 81       	ldd	r24, Y+2	; 0x02
   17134:	88 2f       	mov	r24, r24
   17136:	90 e0       	ldi	r25, 0x00	; 0
   17138:	85 55       	subi	r24, 0x55	; 85
   1713a:	9d 4c       	sbci	r25, 0xCD	; 205
   1713c:	fc 01       	movw	r30, r24
   1713e:	80 81       	ld	r24, Z
   17140:	88 23       	and	r24, r24
   17142:	09 f4       	brne	.+2      	; 0x17146 <sleepmgr_unlock_mode+0x22>
   17144:	ff cf       	rjmp	.-2      	; 0x17144 <sleepmgr_unlock_mode+0x20>
   17146:	69 df       	rcall	.-302    	; 0x1701a <cpu_irq_save>
   17148:	89 83       	std	Y+1, r24	; 0x01
   1714a:	8a 81       	ldd	r24, Y+2	; 0x02
   1714c:	88 2f       	mov	r24, r24
   1714e:	90 e0       	ldi	r25, 0x00	; 0
   17150:	9c 01       	movw	r18, r24
   17152:	25 55       	subi	r18, 0x55	; 85
   17154:	3d 4c       	sbci	r19, 0xCD	; 205
   17156:	f9 01       	movw	r30, r18
   17158:	20 81       	ld	r18, Z
   1715a:	21 50       	subi	r18, 0x01	; 1
   1715c:	85 55       	subi	r24, 0x55	; 85
   1715e:	9d 4c       	sbci	r25, 0xCD	; 205
   17160:	fc 01       	movw	r30, r24
   17162:	20 83       	st	Z, r18
   17164:	89 81       	ldd	r24, Y+1	; 0x01
   17166:	69 df       	rcall	.-302    	; 0x1703a <cpu_irq_restore>
   17168:	00 00       	nop
   1716a:	0f 90       	pop	r0
   1716c:	0f 90       	pop	r0
   1716e:	df 91       	pop	r29
   17170:	cf 91       	pop	r28
   17172:	08 95       	ret

00017174 <udd_sleep_mode>:
   17174:	cf 93       	push	r28
   17176:	df 93       	push	r29
   17178:	1f 92       	push	r1
   1717a:	cd b7       	in	r28, 0x3d	; 61
   1717c:	de b7       	in	r29, 0x3e	; 62
   1717e:	89 83       	std	Y+1, r24	; 0x01
   17180:	99 81       	ldd	r25, Y+1	; 0x01
   17182:	81 e0       	ldi	r24, 0x01	; 1
   17184:	89 27       	eor	r24, r25
   17186:	88 23       	and	r24, r24
   17188:	31 f0       	breq	.+12     	; 0x17196 <udd_sleep_mode+0x22>
   1718a:	80 91 23 25 	lds	r24, 0x2523	; 0x802523 <udd_b_idle>
   1718e:	88 23       	and	r24, r24
   17190:	11 f0       	breq	.+4      	; 0x17196 <udd_sleep_mode+0x22>
   17192:	81 e0       	ldi	r24, 0x01	; 1
   17194:	c7 df       	rcall	.-114    	; 0x17124 <sleepmgr_unlock_mode>
   17196:	89 81       	ldd	r24, Y+1	; 0x01
   17198:	88 23       	and	r24, r24
   1719a:	41 f0       	breq	.+16     	; 0x171ac <udd_sleep_mode+0x38>
   1719c:	90 91 23 25 	lds	r25, 0x2523	; 0x802523 <udd_b_idle>
   171a0:	81 e0       	ldi	r24, 0x01	; 1
   171a2:	89 27       	eor	r24, r25
   171a4:	88 23       	and	r24, r24
   171a6:	11 f0       	breq	.+4      	; 0x171ac <udd_sleep_mode+0x38>
   171a8:	81 e0       	ldi	r24, 0x01	; 1
   171aa:	94 df       	rcall	.-216    	; 0x170d4 <sleepmgr_lock_mode>
   171ac:	89 81       	ldd	r24, Y+1	; 0x01
   171ae:	80 93 23 25 	sts	0x2523, r24	; 0x802523 <udd_b_idle>
   171b2:	00 00       	nop
   171b4:	0f 90       	pop	r0
   171b6:	df 91       	pop	r29
   171b8:	cf 91       	pop	r28
   171ba:	08 95       	ret

000171bc <udd_enable>:
   171bc:	cf 93       	push	r28
   171be:	df 93       	push	r29
   171c0:	1f 92       	push	r1
   171c2:	1f 92       	push	r1
   171c4:	cd b7       	in	r28, 0x3d	; 61
   171c6:	de b7       	in	r29, 0x3e	; 62
   171c8:	80 e6       	ldi	r24, 0x60	; 96
   171ca:	90 e0       	ldi	r25, 0x00	; 0
   171cc:	fc 01       	movw	r30, r24
   171ce:	10 82       	st	Z, r1
   171d0:	80 e3       	ldi	r24, 0x30	; 48
   171d2:	0f 94 45 10 	call	0x2208a	; 0x2208a <sysclk_enable_usb>
   171d6:	80 ec       	ldi	r24, 0xC0	; 192
   171d8:	94 e0       	ldi	r25, 0x04	; 4
   171da:	20 ec       	ldi	r18, 0xC0	; 192
   171dc:	34 e0       	ldi	r19, 0x04	; 4
   171de:	f9 01       	movw	r30, r18
   171e0:	20 81       	ld	r18, Z
   171e2:	20 64       	ori	r18, 0x40	; 64
   171e4:	fc 01       	movw	r30, r24
   171e6:	20 83       	st	Z, r18
   171e8:	80 e6       	ldi	r24, 0x60	; 96
   171ea:	90 e0       	ldi	r25, 0x00	; 0
   171ec:	21 e0       	ldi	r18, 0x01	; 1
   171ee:	fc 01       	movw	r30, r24
   171f0:	20 83       	st	Z, r18
   171f2:	13 df       	rcall	.-474    	; 0x1701a <cpu_irq_save>
   171f4:	8a 83       	std	Y+2, r24	; 0x02
   171f6:	19 82       	std	Y+1, r1	; 0x01
   171f8:	10 c0       	rjmp	.+32     	; 0x1721a <udd_enable+0x5e>
   171fa:	89 81       	ldd	r24, Y+1	; 0x01
   171fc:	88 2f       	mov	r24, r24
   171fe:	90 e0       	ldi	r25, 0x00	; 0
   17200:	88 0f       	add	r24, r24
   17202:	99 1f       	adc	r25, r25
   17204:	88 0f       	add	r24, r24
   17206:	99 1f       	adc	r25, r25
   17208:	88 0f       	add	r24, r24
   1720a:	99 1f       	adc	r25, r25
   1720c:	8f 5c       	subi	r24, 0xCF	; 207
   1720e:	9a 4d       	sbci	r25, 0xDA	; 218
   17210:	fc 01       	movw	r30, r24
   17212:	10 82       	st	Z, r1
   17214:	89 81       	ldd	r24, Y+1	; 0x01
   17216:	8f 5f       	subi	r24, 0xFF	; 255
   17218:	89 83       	std	Y+1, r24	; 0x01
   1721a:	89 81       	ldd	r24, Y+1	; 0x01
   1721c:	86 30       	cpi	r24, 0x06	; 6
   1721e:	68 f3       	brcs	.-38     	; 0x171fa <udd_enable+0x3e>
   17220:	19 82       	std	Y+1, r1	; 0x01
   17222:	16 c0       	rjmp	.+44     	; 0x17250 <udd_enable+0x94>
   17224:	89 81       	ldd	r24, Y+1	; 0x01
   17226:	28 2f       	mov	r18, r24
   17228:	30 e0       	ldi	r19, 0x00	; 0
   1722a:	c9 01       	movw	r24, r18
   1722c:	88 0f       	add	r24, r24
   1722e:	99 1f       	adc	r25, r25
   17230:	88 0f       	add	r24, r24
   17232:	99 1f       	adc	r25, r25
   17234:	88 0f       	add	r24, r24
   17236:	99 1f       	adc	r25, r25
   17238:	82 0f       	add	r24, r18
   1723a:	93 1f       	adc	r25, r19
   1723c:	87 55       	subi	r24, 0x57	; 87
   1723e:	9a 4d       	sbci	r25, 0xDA	; 218
   17240:	fc 01       	movw	r30, r24
   17242:	20 81       	ld	r18, Z
   17244:	2e 7f       	andi	r18, 0xFE	; 254
   17246:	fc 01       	movw	r30, r24
   17248:	20 83       	st	Z, r18
   1724a:	89 81       	ldd	r24, Y+1	; 0x01
   1724c:	8f 5f       	subi	r24, 0xFF	; 255
   1724e:	89 83       	std	Y+1, r24	; 0x01
   17250:	89 81       	ldd	r24, Y+1	; 0x01
   17252:	84 30       	cpi	r24, 0x04	; 4
   17254:	38 f3       	brcs	.-50     	; 0x17224 <udd_enable+0x68>
   17256:	12 df       	rcall	.-476    	; 0x1707c <usb_pad_init>
   17258:	80 ec       	ldi	r24, 0xC0	; 192
   1725a:	94 e0       	ldi	r25, 0x04	; 4
   1725c:	20 ec       	ldi	r18, 0xC0	; 192
   1725e:	34 e0       	ldi	r19, 0x04	; 4
   17260:	f9 01       	movw	r30, r18
   17262:	20 81       	ld	r18, Z
   17264:	22 60       	ori	r18, 0x02	; 2
   17266:	fc 01       	movw	r30, r24
   17268:	20 83       	st	Z, r18
   1726a:	80 ec       	ldi	r24, 0xC0	; 192
   1726c:	94 e0       	ldi	r25, 0x04	; 4
   1726e:	20 ec       	ldi	r18, 0xC0	; 192
   17270:	34 e0       	ldi	r19, 0x04	; 4
   17272:	f9 01       	movw	r30, r18
   17274:	20 81       	ld	r18, Z
   17276:	20 68       	ori	r18, 0x80	; 128
   17278:	fc 01       	movw	r30, r24
   1727a:	20 83       	st	Z, r18
   1727c:	80 ec       	ldi	r24, 0xC0	; 192
   1727e:	94 e0       	ldi	r25, 0x04	; 4
   17280:	20 ec       	ldi	r18, 0xC0	; 192
   17282:	34 e0       	ldi	r19, 0x04	; 4
   17284:	f9 01       	movw	r30, r18
   17286:	20 81       	ld	r18, Z
   17288:	20 61       	ori	r18, 0x10	; 16
   1728a:	fc 01       	movw	r30, r24
   1728c:	20 83       	st	Z, r18
   1728e:	80 ec       	ldi	r24, 0xC0	; 192
   17290:	94 e0       	ldi	r25, 0x04	; 4
   17292:	20 e3       	ldi	r18, 0x30	; 48
   17294:	35 e2       	ldi	r19, 0x25	; 37
   17296:	fc 01       	movw	r30, r24
   17298:	26 83       	std	Z+6, r18	; 0x06
   1729a:	37 83       	std	Z+7, r19	; 0x07
   1729c:	80 ec       	ldi	r24, 0xC0	; 192
   1729e:	94 e0       	ldi	r25, 0x04	; 4
   172a0:	20 ec       	ldi	r18, 0xC0	; 192
   172a2:	34 e0       	ldi	r19, 0x04	; 4
   172a4:	f9 01       	movw	r30, r18
   172a6:	20 81       	ld	r18, Z
   172a8:	20 62       	ori	r18, 0x20	; 32
   172aa:	fc 01       	movw	r30, r24
   172ac:	20 83       	st	Z, r18
   172ae:	85 ec       	ldi	r24, 0xC5	; 197
   172b0:	94 e0       	ldi	r25, 0x04	; 4
   172b2:	2f ef       	ldi	r18, 0xFF	; 255
   172b4:	fc 01       	movw	r30, r24
   172b6:	20 83       	st	Z, r18
   172b8:	88 ec       	ldi	r24, 0xC8	; 200
   172ba:	94 e0       	ldi	r25, 0x04	; 4
   172bc:	28 ec       	ldi	r18, 0xC8	; 200
   172be:	34 e0       	ldi	r19, 0x04	; 4
   172c0:	f9 01       	movw	r30, r18
   172c2:	20 81       	ld	r18, Z
   172c4:	22 60       	ori	r18, 0x02	; 2
   172c6:	fc 01       	movw	r30, r24
   172c8:	20 83       	st	Z, r18
   172ca:	10 92 23 25 	sts	0x2523, r1	; 0x802523 <udd_b_idle>
   172ce:	85 e0       	ldi	r24, 0x05	; 5
   172d0:	01 df       	rcall	.-510    	; 0x170d4 <sleepmgr_lock_mode>
   172d2:	2d d0       	rcall	.+90     	; 0x1732e <udd_attach>
   172d4:	8a 81       	ldd	r24, Y+2	; 0x02
   172d6:	b1 de       	rcall	.-670    	; 0x1703a <cpu_irq_restore>
   172d8:	00 00       	nop
   172da:	0f 90       	pop	r0
   172dc:	0f 90       	pop	r0
   172de:	df 91       	pop	r29
   172e0:	cf 91       	pop	r28
   172e2:	08 95       	ret

000172e4 <udd_disable>:
   172e4:	cf 93       	push	r28
   172e6:	df 93       	push	r29
   172e8:	1f 92       	push	r1
   172ea:	cd b7       	in	r28, 0x3d	; 61
   172ec:	de b7       	in	r29, 0x3e	; 62
   172ee:	95 de       	rcall	.-726    	; 0x1701a <cpu_irq_save>
   172f0:	89 83       	std	Y+1, r24	; 0x01
   172f2:	81 ec       	ldi	r24, 0xC1	; 193
   172f4:	94 e0       	ldi	r25, 0x04	; 4
   172f6:	21 ec       	ldi	r18, 0xC1	; 193
   172f8:	34 e0       	ldi	r19, 0x04	; 4
   172fa:	f9 01       	movw	r30, r18
   172fc:	20 81       	ld	r18, Z
   172fe:	2e 7f       	andi	r18, 0xFE	; 254
   17300:	fc 01       	movw	r30, r24
   17302:	20 83       	st	Z, r18
   17304:	80 ec       	ldi	r24, 0xC0	; 192
   17306:	94 e0       	ldi	r25, 0x04	; 4
   17308:	fc 01       	movw	r30, r24
   1730a:	10 82       	st	Z, r1
   1730c:	81 ec       	ldi	r24, 0xC1	; 193
   1730e:	94 e0       	ldi	r25, 0x04	; 4
   17310:	fc 01       	movw	r30, r24
   17312:	10 82       	st	Z, r1
   17314:	0f 94 72 10 	call	0x220e4	; 0x220e4 <sysclk_disable_usb>
   17318:	80 e0       	ldi	r24, 0x00	; 0
   1731a:	2c df       	rcall	.-424    	; 0x17174 <udd_sleep_mode>
   1731c:	85 e0       	ldi	r24, 0x05	; 5
   1731e:	02 df       	rcall	.-508    	; 0x17124 <sleepmgr_unlock_mode>
   17320:	89 81       	ldd	r24, Y+1	; 0x01
   17322:	8b de       	rcall	.-746    	; 0x1703a <cpu_irq_restore>
   17324:	00 00       	nop
   17326:	0f 90       	pop	r0
   17328:	df 91       	pop	r29
   1732a:	cf 91       	pop	r28
   1732c:	08 95       	ret

0001732e <udd_attach>:
   1732e:	cf 93       	push	r28
   17330:	df 93       	push	r29
   17332:	1f 92       	push	r1
   17334:	cd b7       	in	r28, 0x3d	; 61
   17336:	de b7       	in	r29, 0x3e	; 62
   17338:	70 de       	rcall	.-800    	; 0x1701a <cpu_irq_save>
   1733a:	89 83       	std	Y+1, r24	; 0x01
   1733c:	81 e0       	ldi	r24, 0x01	; 1
   1733e:	1a df       	rcall	.-460    	; 0x17174 <udd_sleep_mode>
   17340:	8a ec       	ldi	r24, 0xCA	; 202
   17342:	94 e0       	ldi	r25, 0x04	; 4
   17344:	20 e4       	ldi	r18, 0x40	; 64
   17346:	fc 01       	movw	r30, r24
   17348:	20 83       	st	Z, r18
   1734a:	8a ec       	ldi	r24, 0xCA	; 202
   1734c:	94 e0       	ldi	r25, 0x04	; 4
   1734e:	20 e2       	ldi	r18, 0x20	; 32
   17350:	fc 01       	movw	r30, r24
   17352:	20 83       	st	Z, r18
   17354:	81 ec       	ldi	r24, 0xC1	; 193
   17356:	94 e0       	ldi	r25, 0x04	; 4
   17358:	21 ec       	ldi	r18, 0xC1	; 193
   1735a:	34 e0       	ldi	r19, 0x04	; 4
   1735c:	f9 01       	movw	r30, r18
   1735e:	20 81       	ld	r18, Z
   17360:	21 60       	ori	r18, 0x01	; 1
   17362:	fc 01       	movw	r30, r24
   17364:	20 83       	st	Z, r18
   17366:	89 ec       	ldi	r24, 0xC9	; 201
   17368:	94 e0       	ldi	r25, 0x04	; 4
   1736a:	29 ec       	ldi	r18, 0xC9	; 201
   1736c:	34 e0       	ldi	r19, 0x04	; 4
   1736e:	f9 01       	movw	r30, r18
   17370:	20 81       	ld	r18, Z
   17372:	22 60       	ori	r18, 0x02	; 2
   17374:	fc 01       	movw	r30, r24
   17376:	20 83       	st	Z, r18
   17378:	88 ec       	ldi	r24, 0xC8	; 200
   1737a:	94 e0       	ldi	r25, 0x04	; 4
   1737c:	28 ec       	ldi	r18, 0xC8	; 200
   1737e:	34 e0       	ldi	r19, 0x04	; 4
   17380:	f9 01       	movw	r30, r18
   17382:	20 81       	ld	r18, Z
   17384:	20 64       	ori	r18, 0x40	; 64
   17386:	fc 01       	movw	r30, r24
   17388:	20 83       	st	Z, r18
   1738a:	89 ec       	ldi	r24, 0xC9	; 201
   1738c:	94 e0       	ldi	r25, 0x04	; 4
   1738e:	29 ec       	ldi	r18, 0xC9	; 201
   17390:	34 e0       	ldi	r19, 0x04	; 4
   17392:	f9 01       	movw	r30, r18
   17394:	20 81       	ld	r18, Z
   17396:	21 60       	ori	r18, 0x01	; 1
   17398:	fc 01       	movw	r30, r24
   1739a:	20 83       	st	Z, r18
   1739c:	88 ec       	ldi	r24, 0xC8	; 200
   1739e:	94 e0       	ldi	r25, 0x04	; 4
   173a0:	28 ec       	ldi	r18, 0xC8	; 200
   173a2:	34 e0       	ldi	r19, 0x04	; 4
   173a4:	f9 01       	movw	r30, r18
   173a6:	20 81       	ld	r18, Z
   173a8:	20 68       	ori	r18, 0x80	; 128
   173aa:	fc 01       	movw	r30, r24
   173ac:	20 83       	st	Z, r18
   173ae:	89 81       	ldd	r24, Y+1	; 0x01
   173b0:	44 de       	rcall	.-888    	; 0x1703a <cpu_irq_restore>
   173b2:	00 00       	nop
   173b4:	0f 90       	pop	r0
   173b6:	df 91       	pop	r29
   173b8:	cf 91       	pop	r28
   173ba:	08 95       	ret

000173bc <udd_is_high_speed>:
   173bc:	cf 93       	push	r28
   173be:	df 93       	push	r29
   173c0:	cd b7       	in	r28, 0x3d	; 61
   173c2:	de b7       	in	r29, 0x3e	; 62
   173c4:	80 e0       	ldi	r24, 0x00	; 0
   173c6:	df 91       	pop	r29
   173c8:	cf 91       	pop	r28
   173ca:	08 95       	ret

000173cc <udd_set_address>:
   173cc:	cf 93       	push	r28
   173ce:	df 93       	push	r29
   173d0:	1f 92       	push	r1
   173d2:	cd b7       	in	r28, 0x3d	; 61
   173d4:	de b7       	in	r29, 0x3e	; 62
   173d6:	89 83       	std	Y+1, r24	; 0x01
   173d8:	83 ec       	ldi	r24, 0xC3	; 195
   173da:	94 e0       	ldi	r25, 0x04	; 4
   173dc:	29 81       	ldd	r18, Y+1	; 0x01
   173de:	fc 01       	movw	r30, r24
   173e0:	20 83       	st	Z, r18
   173e2:	00 00       	nop
   173e4:	0f 90       	pop	r0
   173e6:	df 91       	pop	r29
   173e8:	cf 91       	pop	r28
   173ea:	08 95       	ret

000173ec <udd_getaddress>:
   173ec:	cf 93       	push	r28
   173ee:	df 93       	push	r29
   173f0:	cd b7       	in	r28, 0x3d	; 61
   173f2:	de b7       	in	r29, 0x3e	; 62
   173f4:	83 ec       	ldi	r24, 0xC3	; 195
   173f6:	94 e0       	ldi	r25, 0x04	; 4
   173f8:	fc 01       	movw	r30, r24
   173fa:	80 81       	ld	r24, Z
   173fc:	df 91       	pop	r29
   173fe:	cf 91       	pop	r28
   17400:	08 95       	ret

00017402 <udd_get_frame_number>:
   17402:	cf 93       	push	r28
   17404:	df 93       	push	r29
   17406:	cd b7       	in	r28, 0x3d	; 61
   17408:	de b7       	in	r29, 0x3e	; 62
   1740a:	80 91 60 25 	lds	r24, 0x2560	; 0x802560 <udd_sram+0x3c>
   1740e:	90 91 61 25 	lds	r25, 0x2561	; 0x802561 <udd_sram+0x3d>
   17412:	df 91       	pop	r29
   17414:	cf 91       	pop	r28
   17416:	08 95       	ret

00017418 <udd_get_micro_frame_number>:
   17418:	cf 93       	push	r28
   1741a:	df 93       	push	r29
   1741c:	cd b7       	in	r28, 0x3d	; 61
   1741e:	de b7       	in	r29, 0x3e	; 62
   17420:	80 e0       	ldi	r24, 0x00	; 0
   17422:	90 e0       	ldi	r25, 0x00	; 0
   17424:	df 91       	pop	r29
   17426:	cf 91       	pop	r28
   17428:	08 95       	ret

0001742a <udd_set_setup_payload>:
   1742a:	cf 93       	push	r28
   1742c:	df 93       	push	r29
   1742e:	00 d0       	rcall	.+0      	; 0x17430 <udd_set_setup_payload+0x6>
   17430:	1f 92       	push	r1
   17432:	cd b7       	in	r28, 0x3d	; 61
   17434:	de b7       	in	r29, 0x3e	; 62
   17436:	89 83       	std	Y+1, r24	; 0x01
   17438:	9a 83       	std	Y+2, r25	; 0x02
   1743a:	6b 83       	std	Y+3, r22	; 0x03
   1743c:	7c 83       	std	Y+4, r23	; 0x04
   1743e:	89 81       	ldd	r24, Y+1	; 0x01
   17440:	9a 81       	ldd	r25, Y+2	; 0x02
   17442:	80 93 9d 32 	sts	0x329D, r24	; 0x80329d <udd_g_ctrlreq+0x8>
   17446:	90 93 9e 32 	sts	0x329E, r25	; 0x80329e <udd_g_ctrlreq+0x9>
   1744a:	8b 81       	ldd	r24, Y+3	; 0x03
   1744c:	9c 81       	ldd	r25, Y+4	; 0x04
   1744e:	80 93 9f 32 	sts	0x329F, r24	; 0x80329f <udd_g_ctrlreq+0xa>
   17452:	90 93 a0 32 	sts	0x32A0, r25	; 0x8032a0 <udd_g_ctrlreq+0xb>
   17456:	00 00       	nop
   17458:	24 96       	adiw	r28, 0x04	; 4
   1745a:	cd bf       	out	0x3d, r28	; 61
   1745c:	de bf       	out	0x3e, r29	; 62
   1745e:	df 91       	pop	r29
   17460:	cf 91       	pop	r28
   17462:	08 95       	ret

00017464 <udd_ep_alloc>:
   17464:	cf 93       	push	r28
   17466:	df 93       	push	r29
   17468:	00 d0       	rcall	.+0      	; 0x1746a <udd_ep_alloc+0x6>
   1746a:	00 d0       	rcall	.+0      	; 0x1746c <udd_ep_alloc+0x8>
   1746c:	cd b7       	in	r28, 0x3d	; 61
   1746e:	de b7       	in	r29, 0x3e	; 62
   17470:	8b 83       	std	Y+3, r24	; 0x03
   17472:	6c 83       	std	Y+4, r22	; 0x04
   17474:	4d 83       	std	Y+5, r20	; 0x05
   17476:	5e 83       	std	Y+6, r21	; 0x06
   17478:	8b 81       	ldd	r24, Y+3	; 0x03
   1747a:	ad d3       	rcall	.+1882   	; 0x17bd6 <udd_ep_get_ctrl>
   1747c:	89 83       	std	Y+1, r24	; 0x01
   1747e:	9a 83       	std	Y+2, r25	; 0x02
   17480:	89 81       	ldd	r24, Y+1	; 0x01
   17482:	9a 81       	ldd	r25, Y+2	; 0x02
   17484:	fc 01       	movw	r30, r24
   17486:	81 81       	ldd	r24, Z+1	; 0x01
   17488:	88 2f       	mov	r24, r24
   1748a:	90 e0       	ldi	r25, 0x00	; 0
   1748c:	80 7c       	andi	r24, 0xC0	; 192
   1748e:	99 27       	eor	r25, r25
   17490:	89 2b       	or	r24, r25
   17492:	11 f0       	breq	.+4      	; 0x17498 <udd_ep_alloc+0x34>
   17494:	80 e0       	ldi	r24, 0x00	; 0
   17496:	28 c0       	rjmp	.+80     	; 0x174e8 <udd_ep_alloc+0x84>
   17498:	8d 81       	ldd	r24, Y+5	; 0x05
   1749a:	9e 81       	ldd	r25, Y+6	; 0x06
   1749c:	ac 01       	movw	r20, r24
   1749e:	6c 81       	ldd	r22, Y+4	; 0x04
   174a0:	8b 81       	ldd	r24, Y+3	; 0x03
   174a2:	23 d3       	rcall	.+1606   	; 0x17aea <udd_ep_init>
   174a4:	89 81       	ldd	r24, Y+1	; 0x01
   174a6:	9a 81       	ldd	r25, Y+2	; 0x02
   174a8:	fc 01       	movw	r30, r24
   174aa:	81 81       	ldd	r24, Z+1	; 0x01
   174ac:	88 2f       	mov	r24, r24
   174ae:	90 e0       	ldi	r25, 0x00	; 0
   174b0:	80 7c       	andi	r24, 0xC0	; 192
   174b2:	99 27       	eor	r25, r25
   174b4:	80 3c       	cpi	r24, 0xC0	; 192
   174b6:	91 05       	cpc	r25, r1
   174b8:	61 f4       	brne	.+24     	; 0x174d2 <udd_ep_alloc+0x6e>
   174ba:	89 81       	ldd	r24, Y+1	; 0x01
   174bc:	9a 81       	ldd	r25, Y+2	; 0x02
   174be:	fc 01       	movw	r30, r24
   174c0:	81 81       	ldd	r24, Z+1	; 0x01
   174c2:	88 2f       	mov	r24, r24
   174c4:	90 e0       	ldi	r25, 0x00	; 0
   174c6:	87 70       	andi	r24, 0x07	; 7
   174c8:	99 27       	eor	r25, r25
   174ca:	07 97       	sbiw	r24, 0x07	; 7
   174cc:	11 f4       	brne	.+4      	; 0x174d2 <udd_ep_alloc+0x6e>
   174ce:	81 e0       	ldi	r24, 0x01	; 1
   174d0:	0b c0       	rjmp	.+22     	; 0x174e8 <udd_ep_alloc+0x84>
   174d2:	89 81       	ldd	r24, Y+1	; 0x01
   174d4:	9a 81       	ldd	r25, Y+2	; 0x02
   174d6:	fc 01       	movw	r30, r24
   174d8:	81 81       	ldd	r24, Z+1	; 0x01
   174da:	28 2f       	mov	r18, r24
   174dc:	20 62       	ori	r18, 0x20	; 32
   174de:	89 81       	ldd	r24, Y+1	; 0x01
   174e0:	9a 81       	ldd	r25, Y+2	; 0x02
   174e2:	fc 01       	movw	r30, r24
   174e4:	21 83       	std	Z+1, r18	; 0x01
   174e6:	81 e0       	ldi	r24, 0x01	; 1
   174e8:	26 96       	adiw	r28, 0x06	; 6
   174ea:	cd bf       	out	0x3d, r28	; 61
   174ec:	de bf       	out	0x3e, r29	; 62
   174ee:	df 91       	pop	r29
   174f0:	cf 91       	pop	r28
   174f2:	08 95       	ret

000174f4 <udd_ep_free>:
   174f4:	cf 93       	push	r28
   174f6:	df 93       	push	r29
   174f8:	00 d0       	rcall	.+0      	; 0x174fa <udd_ep_free+0x6>
   174fa:	cd b7       	in	r28, 0x3d	; 61
   174fc:	de b7       	in	r29, 0x3e	; 62
   174fe:	8b 83       	std	Y+3, r24	; 0x03
   17500:	8b 81       	ldd	r24, Y+3	; 0x03
   17502:	5a d1       	rcall	.+692    	; 0x177b8 <udd_ep_abort>
   17504:	8b 81       	ldd	r24, Y+3	; 0x03
   17506:	67 d3       	rcall	.+1742   	; 0x17bd6 <udd_ep_get_ctrl>
   17508:	89 83       	std	Y+1, r24	; 0x01
   1750a:	9a 83       	std	Y+2, r25	; 0x02
   1750c:	89 81       	ldd	r24, Y+1	; 0x01
   1750e:	9a 81       	ldd	r25, Y+2	; 0x02
   17510:	fc 01       	movw	r30, r24
   17512:	11 82       	std	Z+1, r1	; 0x01
   17514:	00 00       	nop
   17516:	23 96       	adiw	r28, 0x03	; 3
   17518:	cd bf       	out	0x3d, r28	; 61
   1751a:	de bf       	out	0x3e, r29	; 62
   1751c:	df 91       	pop	r29
   1751e:	cf 91       	pop	r28
   17520:	08 95       	ret

00017522 <udd_ep_is_halted>:
   17522:	cf 93       	push	r28
   17524:	df 93       	push	r29
   17526:	00 d0       	rcall	.+0      	; 0x17528 <udd_ep_is_halted+0x6>
   17528:	cd b7       	in	r28, 0x3d	; 61
   1752a:	de b7       	in	r29, 0x3e	; 62
   1752c:	8b 83       	std	Y+3, r24	; 0x03
   1752e:	8b 81       	ldd	r24, Y+3	; 0x03
   17530:	52 d3       	rcall	.+1700   	; 0x17bd6 <udd_ep_get_ctrl>
   17532:	89 83       	std	Y+1, r24	; 0x01
   17534:	9a 83       	std	Y+2, r25	; 0x02
   17536:	89 81       	ldd	r24, Y+1	; 0x01
   17538:	9a 81       	ldd	r25, Y+2	; 0x02
   1753a:	fc 01       	movw	r30, r24
   1753c:	81 81       	ldd	r24, Z+1	; 0x01
   1753e:	88 2f       	mov	r24, r24
   17540:	90 e0       	ldi	r25, 0x00	; 0
   17542:	84 70       	andi	r24, 0x04	; 4
   17544:	99 27       	eor	r25, r25
   17546:	21 e0       	ldi	r18, 0x01	; 1
   17548:	89 2b       	or	r24, r25
   1754a:	09 f4       	brne	.+2      	; 0x1754e <udd_ep_is_halted+0x2c>
   1754c:	20 e0       	ldi	r18, 0x00	; 0
   1754e:	82 2f       	mov	r24, r18
   17550:	23 96       	adiw	r28, 0x03	; 3
   17552:	cd bf       	out	0x3d, r28	; 61
   17554:	de bf       	out	0x3e, r29	; 62
   17556:	df 91       	pop	r29
   17558:	cf 91       	pop	r28
   1755a:	08 95       	ret

0001755c <udd_ep_set_halt>:
   1755c:	cf 93       	push	r28
   1755e:	df 93       	push	r29
   17560:	00 d0       	rcall	.+0      	; 0x17562 <udd_ep_set_halt+0x6>
   17562:	cd b7       	in	r28, 0x3d	; 61
   17564:	de b7       	in	r29, 0x3e	; 62
   17566:	8b 83       	std	Y+3, r24	; 0x03
   17568:	8b 81       	ldd	r24, Y+3	; 0x03
   1756a:	35 d3       	rcall	.+1642   	; 0x17bd6 <udd_ep_get_ctrl>
   1756c:	89 83       	std	Y+1, r24	; 0x01
   1756e:	9a 83       	std	Y+2, r25	; 0x02
   17570:	89 81       	ldd	r24, Y+1	; 0x01
   17572:	9a 81       	ldd	r25, Y+2	; 0x02
   17574:	fc 01       	movw	r30, r24
   17576:	81 81       	ldd	r24, Z+1	; 0x01
   17578:	28 2f       	mov	r18, r24
   1757a:	24 60       	ori	r18, 0x04	; 4
   1757c:	89 81       	ldd	r24, Y+1	; 0x01
   1757e:	9a 81       	ldd	r25, Y+2	; 0x02
   17580:	fc 01       	movw	r30, r24
   17582:	21 83       	std	Z+1, r18	; 0x01
   17584:	8b 81       	ldd	r24, Y+3	; 0x03
   17586:	18 d1       	rcall	.+560    	; 0x177b8 <udd_ep_abort>
   17588:	81 e0       	ldi	r24, 0x01	; 1
   1758a:	23 96       	adiw	r28, 0x03	; 3
   1758c:	cd bf       	out	0x3d, r28	; 61
   1758e:	de bf       	out	0x3e, r29	; 62
   17590:	df 91       	pop	r29
   17592:	cf 91       	pop	r28
   17594:	08 95       	ret

00017596 <udd_ep_clear_halt>:
   17596:	0f 93       	push	r16
   17598:	cf 93       	push	r28
   1759a:	df 93       	push	r29
   1759c:	cd b7       	in	r28, 0x3d	; 61
   1759e:	de b7       	in	r29, 0x3e	; 62
   175a0:	25 97       	sbiw	r28, 0x05	; 5
   175a2:	cd bf       	out	0x3d, r28	; 61
   175a4:	de bf       	out	0x3e, r29	; 62
   175a6:	8d 83       	std	Y+5, r24	; 0x05
   175a8:	8d 81       	ldd	r24, Y+5	; 0x05
   175aa:	15 d3       	rcall	.+1578   	; 0x17bd6 <udd_ep_get_ctrl>
   175ac:	89 83       	std	Y+1, r24	; 0x01
   175ae:	9a 83       	std	Y+2, r25	; 0x02
   175b0:	89 81       	ldd	r24, Y+1	; 0x01
   175b2:	9a 81       	ldd	r25, Y+2	; 0x02
   175b4:	fc 01       	movw	r30, r24
   175b6:	01 e0       	ldi	r16, 0x01	; 1
   175b8:	06 93       	lac	Z, r16
   175ba:	89 81       	ldd	r24, Y+1	; 0x01
   175bc:	9a 81       	ldd	r25, Y+2	; 0x02
   175be:	fc 01       	movw	r30, r24
   175c0:	81 81       	ldd	r24, Z+1	; 0x01
   175c2:	88 2f       	mov	r24, r24
   175c4:	90 e0       	ldi	r25, 0x00	; 0
   175c6:	84 70       	andi	r24, 0x04	; 4
   175c8:	99 27       	eor	r25, r25
   175ca:	89 2b       	or	r24, r25
   175cc:	11 f4       	brne	.+4      	; 0x175d2 <udd_ep_clear_halt+0x3c>
   175ce:	81 e0       	ldi	r24, 0x01	; 1
   175d0:	24 c0       	rjmp	.+72     	; 0x1761a <udd_ep_clear_halt+0x84>
   175d2:	89 81       	ldd	r24, Y+1	; 0x01
   175d4:	9a 81       	ldd	r25, Y+2	; 0x02
   175d6:	fc 01       	movw	r30, r24
   175d8:	81 81       	ldd	r24, Z+1	; 0x01
   175da:	28 2f       	mov	r18, r24
   175dc:	2b 7f       	andi	r18, 0xFB	; 251
   175de:	89 81       	ldd	r24, Y+1	; 0x01
   175e0:	9a 81       	ldd	r25, Y+2	; 0x02
   175e2:	fc 01       	movw	r30, r24
   175e4:	21 83       	std	Z+1, r18	; 0x01
   175e6:	8d 81       	ldd	r24, Y+5	; 0x05
   175e8:	7c d6       	rcall	.+3320   	; 0x182e2 <udd_ep_get_job>
   175ea:	8b 83       	std	Y+3, r24	; 0x03
   175ec:	9c 83       	std	Y+4, r25	; 0x04
   175ee:	8b 81       	ldd	r24, Y+3	; 0x03
   175f0:	9c 81       	ldd	r25, Y+4	; 0x04
   175f2:	fc 01       	movw	r30, r24
   175f4:	80 81       	ld	r24, Z
   175f6:	81 70       	andi	r24, 0x01	; 1
   175f8:	88 23       	and	r24, r24
   175fa:	71 f0       	breq	.+28     	; 0x17618 <udd_ep_clear_halt+0x82>
   175fc:	8b 81       	ldd	r24, Y+3	; 0x03
   175fe:	9c 81       	ldd	r25, Y+4	; 0x04
   17600:	fc 01       	movw	r30, r24
   17602:	20 81       	ld	r18, Z
   17604:	2e 7f       	andi	r18, 0xFE	; 254
   17606:	fc 01       	movw	r30, r24
   17608:	20 83       	st	Z, r18
   1760a:	8b 81       	ldd	r24, Y+3	; 0x03
   1760c:	9c 81       	ldd	r25, Y+4	; 0x04
   1760e:	fc 01       	movw	r30, r24
   17610:	87 81       	ldd	r24, Z+7	; 0x07
   17612:	90 85       	ldd	r25, Z+8	; 0x08
   17614:	fc 01       	movw	r30, r24
   17616:	19 95       	eicall
   17618:	81 e0       	ldi	r24, 0x01	; 1
   1761a:	25 96       	adiw	r28, 0x05	; 5
   1761c:	cd bf       	out	0x3d, r28	; 61
   1761e:	de bf       	out	0x3e, r29	; 62
   17620:	df 91       	pop	r29
   17622:	cf 91       	pop	r28
   17624:	0f 91       	pop	r16
   17626:	08 95       	ret

00017628 <udd_ep_run>:
   17628:	0f 93       	push	r16
   1762a:	1f 93       	push	r17
   1762c:	cf 93       	push	r28
   1762e:	df 93       	push	r29
   17630:	cd b7       	in	r28, 0x3d	; 61
   17632:	de b7       	in	r29, 0x3e	; 62
   17634:	2d 97       	sbiw	r28, 0x0d	; 13
   17636:	cd bf       	out	0x3d, r28	; 61
   17638:	de bf       	out	0x3e, r29	; 62
   1763a:	8e 83       	std	Y+6, r24	; 0x06
   1763c:	6f 83       	std	Y+7, r22	; 0x07
   1763e:	48 87       	std	Y+8, r20	; 0x08
   17640:	59 87       	std	Y+9, r21	; 0x09
   17642:	2a 87       	std	Y+10, r18	; 0x0a
   17644:	3b 87       	std	Y+11, r19	; 0x0b
   17646:	0c 87       	std	Y+12, r16	; 0x0c
   17648:	1d 87       	std	Y+13, r17	; 0x0d
   1764a:	8e 81       	ldd	r24, Y+6	; 0x06
   1764c:	4a d6       	rcall	.+3220   	; 0x182e2 <udd_ep_get_job>
   1764e:	89 83       	std	Y+1, r24	; 0x01
   17650:	9a 83       	std	Y+2, r25	; 0x02
   17652:	8e 81       	ldd	r24, Y+6	; 0x06
   17654:	c0 d2       	rcall	.+1408   	; 0x17bd6 <udd_ep_get_ctrl>
   17656:	8b 83       	std	Y+3, r24	; 0x03
   17658:	9c 83       	std	Y+4, r25	; 0x04
   1765a:	8b 81       	ldd	r24, Y+3	; 0x03
   1765c:	9c 81       	ldd	r25, Y+4	; 0x04
   1765e:	fc 01       	movw	r30, r24
   17660:	81 81       	ldd	r24, Z+1	; 0x01
   17662:	88 2f       	mov	r24, r24
   17664:	90 e0       	ldi	r25, 0x00	; 0
   17666:	80 7c       	andi	r24, 0xC0	; 192
   17668:	99 27       	eor	r25, r25
   1766a:	89 2b       	or	r24, r25
   1766c:	11 f4       	brne	.+4      	; 0x17672 <udd_ep_run+0x4a>
   1766e:	80 e0       	ldi	r24, 0x00	; 0
   17670:	9b c0       	rjmp	.+310    	; 0x177a8 <udd_ep_run+0x180>
   17672:	8b 81       	ldd	r24, Y+3	; 0x03
   17674:	9c 81       	ldd	r25, Y+4	; 0x04
   17676:	fc 01       	movw	r30, r24
   17678:	81 81       	ldd	r24, Z+1	; 0x01
   1767a:	88 2f       	mov	r24, r24
   1767c:	90 e0       	ldi	r25, 0x00	; 0
   1767e:	80 7c       	andi	r24, 0xC0	; 192
   17680:	99 27       	eor	r25, r25
   17682:	80 3c       	cpi	r24, 0xC0	; 192
   17684:	91 05       	cpc	r25, r1
   17686:	61 f0       	breq	.+24     	; 0x176a0 <udd_ep_run+0x78>
   17688:	8b 81       	ldd	r24, Y+3	; 0x03
   1768a:	9c 81       	ldd	r25, Y+4	; 0x04
   1768c:	fc 01       	movw	r30, r24
   1768e:	81 81       	ldd	r24, Z+1	; 0x01
   17690:	88 2f       	mov	r24, r24
   17692:	90 e0       	ldi	r25, 0x00	; 0
   17694:	84 70       	andi	r24, 0x04	; 4
   17696:	99 27       	eor	r25, r25
   17698:	89 2b       	or	r24, r25
   1769a:	11 f0       	breq	.+4      	; 0x176a0 <udd_ep_run+0x78>
   1769c:	80 e0       	ldi	r24, 0x00	; 0
   1769e:	84 c0       	rjmp	.+264    	; 0x177a8 <udd_ep_run+0x180>
   176a0:	bc dc       	rcall	.-1672   	; 0x1701a <cpu_irq_save>
   176a2:	8d 83       	std	Y+5, r24	; 0x05
   176a4:	89 81       	ldd	r24, Y+1	; 0x01
   176a6:	9a 81       	ldd	r25, Y+2	; 0x02
   176a8:	fc 01       	movw	r30, r24
   176aa:	80 81       	ld	r24, Z
   176ac:	81 70       	andi	r24, 0x01	; 1
   176ae:	88 23       	and	r24, r24
   176b0:	21 f0       	breq	.+8      	; 0x176ba <udd_ep_run+0x92>
   176b2:	8d 81       	ldd	r24, Y+5	; 0x05
   176b4:	c2 dc       	rcall	.-1660   	; 0x1703a <cpu_irq_restore>
   176b6:	80 e0       	ldi	r24, 0x00	; 0
   176b8:	77 c0       	rjmp	.+238    	; 0x177a8 <udd_ep_run+0x180>
   176ba:	89 81       	ldd	r24, Y+1	; 0x01
   176bc:	9a 81       	ldd	r25, Y+2	; 0x02
   176be:	fc 01       	movw	r30, r24
   176c0:	20 81       	ld	r18, Z
   176c2:	21 60       	ori	r18, 0x01	; 1
   176c4:	fc 01       	movw	r30, r24
   176c6:	20 83       	st	Z, r18
   176c8:	8d 81       	ldd	r24, Y+5	; 0x05
   176ca:	b7 dc       	rcall	.-1682   	; 0x1703a <cpu_irq_restore>
   176cc:	89 81       	ldd	r24, Y+1	; 0x01
   176ce:	9a 81       	ldd	r25, Y+2	; 0x02
   176d0:	28 85       	ldd	r18, Y+8	; 0x08
   176d2:	39 85       	ldd	r19, Y+9	; 0x09
   176d4:	fc 01       	movw	r30, r24
   176d6:	21 83       	std	Z+1, r18	; 0x01
   176d8:	32 83       	std	Z+2, r19	; 0x02
   176da:	89 81       	ldd	r24, Y+1	; 0x01
   176dc:	9a 81       	ldd	r25, Y+2	; 0x02
   176de:	2a 85       	ldd	r18, Y+10	; 0x0a
   176e0:	3b 85       	ldd	r19, Y+11	; 0x0b
   176e2:	fc 01       	movw	r30, r24
   176e4:	23 83       	std	Z+3, r18	; 0x03
   176e6:	34 83       	std	Z+4, r19	; 0x04
   176e8:	89 81       	ldd	r24, Y+1	; 0x01
   176ea:	9a 81       	ldd	r25, Y+2	; 0x02
   176ec:	fc 01       	movw	r30, r24
   176ee:	15 82       	std	Z+5, r1	; 0x05
   176f0:	16 82       	std	Z+6, r1	; 0x06
   176f2:	89 81       	ldd	r24, Y+1	; 0x01
   176f4:	9a 81       	ldd	r25, Y+2	; 0x02
   176f6:	2c 85       	ldd	r18, Y+12	; 0x0c
   176f8:	3d 85       	ldd	r19, Y+13	; 0x0d
   176fa:	fc 01       	movw	r30, r24
   176fc:	27 83       	std	Z+7, r18	; 0x07
   176fe:	30 87       	std	Z+8, r19	; 0x08
   17700:	8f 81       	ldd	r24, Y+7	; 0x07
   17702:	88 23       	and	r24, r24
   17704:	21 f4       	brne	.+8      	; 0x1770e <udd_ep_run+0xe6>
   17706:	8a 85       	ldd	r24, Y+10	; 0x0a
   17708:	9b 85       	ldd	r25, Y+11	; 0x0b
   1770a:	89 2b       	or	r24, r25
   1770c:	19 f4       	brne	.+6      	; 0x17714 <udd_ep_run+0xec>
   1770e:	81 e0       	ldi	r24, 0x01	; 1
   17710:	90 e0       	ldi	r25, 0x00	; 0
   17712:	02 c0       	rjmp	.+4      	; 0x17718 <udd_ep_run+0xf0>
   17714:	80 e0       	ldi	r24, 0x00	; 0
   17716:	90 e0       	ldi	r25, 0x00	; 0
   17718:	28 2f       	mov	r18, r24
   1771a:	21 70       	andi	r18, 0x01	; 1
   1771c:	89 81       	ldd	r24, Y+1	; 0x01
   1771e:	9a 81       	ldd	r25, Y+2	; 0x02
   17720:	21 70       	andi	r18, 0x01	; 1
   17722:	22 0f       	add	r18, r18
   17724:	fc 01       	movw	r30, r24
   17726:	30 81       	ld	r19, Z
   17728:	3d 7f       	andi	r19, 0xFD	; 253
   1772a:	23 2b       	or	r18, r19
   1772c:	fc 01       	movw	r30, r24
   1772e:	20 83       	st	Z, r18
   17730:	89 81       	ldd	r24, Y+1	; 0x01
   17732:	9a 81       	ldd	r25, Y+2	; 0x02
   17734:	fc 01       	movw	r30, r24
   17736:	20 81       	ld	r18, Z
   17738:	2b 7f       	andi	r18, 0xFB	; 251
   1773a:	fc 01       	movw	r30, r24
   1773c:	20 83       	st	Z, r18
   1773e:	8e 81       	ldd	r24, Y+6	; 0x06
   17740:	88 23       	and	r24, r24
   17742:	34 f4       	brge	.+12     	; 0x17750 <udd_ep_run+0x128>
   17744:	8b 81       	ldd	r24, Y+3	; 0x03
   17746:	9c 81       	ldd	r25, Y+4	; 0x04
   17748:	fc 01       	movw	r30, r24
   1774a:	16 82       	std	Z+6, r1	; 0x06
   1774c:	17 82       	std	Z+7, r1	; 0x07
   1774e:	29 c0       	rjmp	.+82     	; 0x177a2 <udd_ep_run+0x17a>
   17750:	8b 81       	ldd	r24, Y+3	; 0x03
   17752:	9c 81       	ldd	r25, Y+4	; 0x04
   17754:	fc 01       	movw	r30, r24
   17756:	81 81       	ldd	r24, Z+1	; 0x01
   17758:	88 2f       	mov	r24, r24
   1775a:	90 e0       	ldi	r25, 0x00	; 0
   1775c:	80 7c       	andi	r24, 0xC0	; 192
   1775e:	99 27       	eor	r25, r25
   17760:	80 3c       	cpi	r24, 0xC0	; 192
   17762:	91 05       	cpc	r25, r1
   17764:	a1 f4       	brne	.+40     	; 0x1778e <udd_ep_run+0x166>
   17766:	8b 81       	ldd	r24, Y+3	; 0x03
   17768:	9c 81       	ldd	r25, Y+4	; 0x04
   1776a:	7b d5       	rcall	.+2806   	; 0x18262 <udd_ep_get_size>
   1776c:	9c 01       	movw	r18, r24
   1776e:	8a 85       	ldd	r24, Y+10	; 0x0a
   17770:	9b 85       	ldd	r25, Y+11	; 0x0b
   17772:	b9 01       	movw	r22, r18
   17774:	0f 94 df 2c 	call	0x259be	; 0x259be <__udivmodhi4>
   17778:	89 2b       	or	r24, r25
   1777a:	49 f0       	breq	.+18     	; 0x1778e <udd_ep_run+0x166>
   1777c:	89 81       	ldd	r24, Y+1	; 0x01
   1777e:	9a 81       	ldd	r25, Y+2	; 0x02
   17780:	fc 01       	movw	r30, r24
   17782:	20 81       	ld	r18, Z
   17784:	2e 7f       	andi	r18, 0xFE	; 254
   17786:	fc 01       	movw	r30, r24
   17788:	20 83       	st	Z, r18
   1778a:	80 e0       	ldi	r24, 0x00	; 0
   1778c:	0d c0       	rjmp	.+26     	; 0x177a8 <udd_ep_run+0x180>
   1778e:	8b 81       	ldd	r24, Y+3	; 0x03
   17790:	9c 81       	ldd	r25, Y+4	; 0x04
   17792:	fc 01       	movw	r30, r24
   17794:	12 82       	std	Z+2, r1	; 0x02
   17796:	13 82       	std	Z+3, r1	; 0x03
   17798:	8b 81       	ldd	r24, Y+3	; 0x03
   1779a:	9c 81       	ldd	r25, Y+4	; 0x04
   1779c:	fc 01       	movw	r30, r24
   1779e:	16 82       	std	Z+6, r1	; 0x06
   177a0:	17 82       	std	Z+7, r1	; 0x07
   177a2:	8e 81       	ldd	r24, Y+6	; 0x06
   177a4:	c6 d5       	rcall	.+2956   	; 0x18332 <udd_ep_trans_complet>
   177a6:	81 e0       	ldi	r24, 0x01	; 1
   177a8:	2d 96       	adiw	r28, 0x0d	; 13
   177aa:	cd bf       	out	0x3d, r28	; 61
   177ac:	de bf       	out	0x3e, r29	; 62
   177ae:	df 91       	pop	r29
   177b0:	cf 91       	pop	r28
   177b2:	1f 91       	pop	r17
   177b4:	0f 91       	pop	r16
   177b6:	08 95       	ret

000177b8 <udd_ep_abort>:
   177b8:	0f 93       	push	r16
   177ba:	cf 93       	push	r28
   177bc:	df 93       	push	r29
   177be:	cd b7       	in	r28, 0x3d	; 61
   177c0:	de b7       	in	r29, 0x3e	; 62
   177c2:	25 97       	sbiw	r28, 0x05	; 5
   177c4:	cd bf       	out	0x3d, r28	; 61
   177c6:	de bf       	out	0x3e, r29	; 62
   177c8:	8d 83       	std	Y+5, r24	; 0x05
   177ca:	8d 81       	ldd	r24, Y+5	; 0x05
   177cc:	04 d2       	rcall	.+1032   	; 0x17bd6 <udd_ep_get_ctrl>
   177ce:	89 83       	std	Y+1, r24	; 0x01
   177d0:	9a 83       	std	Y+2, r25	; 0x02
   177d2:	8d 81       	ldd	r24, Y+5	; 0x05
   177d4:	86 d5       	rcall	.+2828   	; 0x182e2 <udd_ep_get_job>
   177d6:	8b 83       	std	Y+3, r24	; 0x03
   177d8:	9c 83       	std	Y+4, r25	; 0x04
   177da:	89 81       	ldd	r24, Y+1	; 0x01
   177dc:	9a 81       	ldd	r25, Y+2	; 0x02
   177de:	fc 01       	movw	r30, r24
   177e0:	02 e0       	ldi	r16, 0x02	; 2
   177e2:	05 93       	las	Z, r16
   177e4:	8b 81       	ldd	r24, Y+3	; 0x03
   177e6:	9c 81       	ldd	r25, Y+4	; 0x04
   177e8:	fc 01       	movw	r30, r24
   177ea:	80 81       	ld	r24, Z
   177ec:	81 70       	andi	r24, 0x01	; 1
   177ee:	88 23       	and	r24, r24
   177f0:	39 f1       	breq	.+78     	; 0x17840 <udd_ep_abort+0x88>
   177f2:	8b 81       	ldd	r24, Y+3	; 0x03
   177f4:	9c 81       	ldd	r25, Y+4	; 0x04
   177f6:	fc 01       	movw	r30, r24
   177f8:	20 81       	ld	r18, Z
   177fa:	2e 7f       	andi	r18, 0xFE	; 254
   177fc:	fc 01       	movw	r30, r24
   177fe:	20 83       	st	Z, r18
   17800:	8b 81       	ldd	r24, Y+3	; 0x03
   17802:	9c 81       	ldd	r25, Y+4	; 0x04
   17804:	fc 01       	movw	r30, r24
   17806:	87 81       	ldd	r24, Z+7	; 0x07
   17808:	90 85       	ldd	r25, Z+8	; 0x08
   1780a:	89 2b       	or	r24, r25
   1780c:	d1 f0       	breq	.+52     	; 0x17842 <udd_ep_abort+0x8a>
   1780e:	8b 81       	ldd	r24, Y+3	; 0x03
   17810:	9c 81       	ldd	r25, Y+4	; 0x04
   17812:	fc 01       	movw	r30, r24
   17814:	27 81       	ldd	r18, Z+7	; 0x07
   17816:	30 85       	ldd	r19, Z+8	; 0x08
   17818:	8d 81       	ldd	r24, Y+5	; 0x05
   1781a:	88 23       	and	r24, r24
   1781c:	34 f4       	brge	.+12     	; 0x1782a <udd_ep_abort+0x72>
   1781e:	89 81       	ldd	r24, Y+1	; 0x01
   17820:	9a 81       	ldd	r25, Y+2	; 0x02
   17822:	fc 01       	movw	r30, r24
   17824:	86 81       	ldd	r24, Z+6	; 0x06
   17826:	97 81       	ldd	r25, Z+7	; 0x07
   17828:	05 c0       	rjmp	.+10     	; 0x17834 <udd_ep_abort+0x7c>
   1782a:	89 81       	ldd	r24, Y+1	; 0x01
   1782c:	9a 81       	ldd	r25, Y+2	; 0x02
   1782e:	fc 01       	movw	r30, r24
   17830:	82 81       	ldd	r24, Z+2	; 0x02
   17832:	93 81       	ldd	r25, Z+3	; 0x03
   17834:	4d 81       	ldd	r20, Y+5	; 0x05
   17836:	bc 01       	movw	r22, r24
   17838:	81 e0       	ldi	r24, 0x01	; 1
   1783a:	f9 01       	movw	r30, r18
   1783c:	19 95       	eicall
   1783e:	01 c0       	rjmp	.+2      	; 0x17842 <udd_ep_abort+0x8a>
   17840:	00 00       	nop
   17842:	25 96       	adiw	r28, 0x05	; 5
   17844:	cd bf       	out	0x3d, r28	; 61
   17846:	de bf       	out	0x3e, r29	; 62
   17848:	df 91       	pop	r29
   1784a:	cf 91       	pop	r28
   1784c:	0f 91       	pop	r16
   1784e:	08 95       	ret

00017850 <__vector_125>:
   17850:	1f 92       	push	r1
   17852:	0f 92       	push	r0
   17854:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   17858:	0f 92       	push	r0
   1785a:	11 24       	eor	r1, r1
   1785c:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   17860:	0f 92       	push	r0
   17862:	2f 93       	push	r18
   17864:	3f 93       	push	r19
   17866:	4f 93       	push	r20
   17868:	5f 93       	push	r21
   1786a:	6f 93       	push	r22
   1786c:	7f 93       	push	r23
   1786e:	8f 93       	push	r24
   17870:	9f 93       	push	r25
   17872:	af 93       	push	r26
   17874:	bf 93       	push	r27
   17876:	ef 93       	push	r30
   17878:	ff 93       	push	r31
   1787a:	cf 93       	push	r28
   1787c:	df 93       	push	r29
   1787e:	1f 92       	push	r1
   17880:	cd b7       	in	r28, 0x3d	; 61
   17882:	de b7       	in	r29, 0x3e	; 62
   17884:	8b ec       	ldi	r24, 0xCB	; 203
   17886:	94 e0       	ldi	r25, 0x04	; 4
   17888:	fc 01       	movw	r30, r24
   1788a:	80 81       	ld	r24, Z
   1788c:	88 23       	and	r24, r24
   1788e:	44 f4       	brge	.+16     	; 0x178a0 <__vector_125+0x50>
   17890:	8a ec       	ldi	r24, 0xCA	; 202
   17892:	94 e0       	ldi	r25, 0x04	; 4
   17894:	20 e8       	ldi	r18, 0x80	; 128
   17896:	fc 01       	movw	r30, r24
   17898:	20 83       	st	Z, r18
   1789a:	0f 94 b4 1a 	call	0x23568	; 0x23568 <udc_sof_notify>
   1789e:	62 c0       	rjmp	.+196    	; 0x17964 <__vector_125+0x114>
   178a0:	74 d4       	rcall	.+2280   	; 0x1818a <udd_ctrl_interrupt_error>
   178a2:	88 23       	and	r24, r24
   178a4:	09 f0       	breq	.+2      	; 0x178a8 <__vector_125+0x58>
   178a6:	5d c0       	rjmp	.+186    	; 0x17962 <__vector_125+0x112>
   178a8:	8b ec       	ldi	r24, 0xCB	; 203
   178aa:	94 e0       	ldi	r25, 0x04	; 4
   178ac:	fc 01       	movw	r30, r24
   178ae:	80 81       	ld	r24, Z
   178b0:	88 2f       	mov	r24, r24
   178b2:	90 e0       	ldi	r25, 0x00	; 0
   178b4:	80 71       	andi	r24, 0x10	; 16
   178b6:	99 27       	eor	r25, r25
   178b8:	89 2b       	or	r24, r25
   178ba:	59 f1       	breq	.+86     	; 0x17912 <__vector_125+0xc2>
   178bc:	8a ec       	ldi	r24, 0xCA	; 202
   178be:	94 e0       	ldi	r25, 0x04	; 4
   178c0:	20 e1       	ldi	r18, 0x10	; 16
   178c2:	fc 01       	movw	r30, r24
   178c4:	20 83       	st	Z, r18
   178c6:	81 e0       	ldi	r24, 0x01	; 1
   178c8:	89 83       	std	Y+1, r24	; 0x01
   178ca:	08 c0       	rjmp	.+16     	; 0x178dc <__vector_125+0x8c>
   178cc:	89 81       	ldd	r24, Y+1	; 0x01
   178ce:	74 df       	rcall	.-280    	; 0x177b8 <udd_ep_abort>
   178d0:	89 81       	ldd	r24, Y+1	; 0x01
   178d2:	80 68       	ori	r24, 0x80	; 128
   178d4:	71 df       	rcall	.-286    	; 0x177b8 <udd_ep_abort>
   178d6:	89 81       	ldd	r24, Y+1	; 0x01
   178d8:	8f 5f       	subi	r24, 0xFF	; 255
   178da:	89 83       	std	Y+1, r24	; 0x01
   178dc:	89 81       	ldd	r24, Y+1	; 0x01
   178de:	83 30       	cpi	r24, 0x03	; 3
   178e0:	a8 f3       	brcs	.-22     	; 0x178cc <__vector_125+0x7c>
   178e2:	0f 94 83 1a 	call	0x23506	; 0x23506 <udc_reset>
   178e6:	83 ec       	ldi	r24, 0xC3	; 195
   178e8:	94 e0       	ldi	r25, 0x04	; 4
   178ea:	fc 01       	movw	r30, r24
   178ec:	10 82       	st	Z, r1
   178ee:	40 e4       	ldi	r20, 0x40	; 64
   178f0:	50 e0       	ldi	r21, 0x00	; 0
   178f2:	60 e0       	ldi	r22, 0x00	; 0
   178f4:	80 e0       	ldi	r24, 0x00	; 0
   178f6:	f9 d0       	rcall	.+498    	; 0x17aea <udd_ep_init>
   178f8:	40 e4       	ldi	r20, 0x40	; 64
   178fa:	50 e0       	ldi	r21, 0x00	; 0
   178fc:	60 e0       	ldi	r22, 0x00	; 0
   178fe:	80 e8       	ldi	r24, 0x80	; 128
   17900:	f4 d0       	rcall	.+488    	; 0x17aea <udd_ep_init>
   17902:	89 e6       	ldi	r24, 0x69	; 105
   17904:	95 e2       	ldi	r25, 0x25	; 37
   17906:	80 93 34 25 	sts	0x2534, r24	; 0x802534 <udd_sram+0x10>
   1790a:	90 93 35 25 	sts	0x2535, r25	; 0x802535 <udd_sram+0x11>
   1790e:	86 d1       	rcall	.+780    	; 0x17c1c <udd_ctrl_init>
   17910:	29 c0       	rjmp	.+82     	; 0x17964 <__vector_125+0x114>
   17912:	8b ec       	ldi	r24, 0xCB	; 203
   17914:	94 e0       	ldi	r25, 0x04	; 4
   17916:	fc 01       	movw	r30, r24
   17918:	80 81       	ld	r24, Z
   1791a:	88 2f       	mov	r24, r24
   1791c:	90 e0       	ldi	r25, 0x00	; 0
   1791e:	80 74       	andi	r24, 0x40	; 64
   17920:	99 27       	eor	r25, r25
   17922:	89 2b       	or	r24, r25
   17924:	51 f0       	breq	.+20     	; 0x1793a <__vector_125+0xea>
   17926:	8a ec       	ldi	r24, 0xCA	; 202
   17928:	94 e0       	ldi	r25, 0x04	; 4
   1792a:	20 e4       	ldi	r18, 0x40	; 64
   1792c:	fc 01       	movw	r30, r24
   1792e:	20 83       	st	Z, r18
   17930:	80 e0       	ldi	r24, 0x00	; 0
   17932:	20 dc       	rcall	.-1984   	; 0x17174 <udd_sleep_mode>
   17934:	0e 94 94 3c 	call	0x7928	; 0x7928 <usb_callback_suspend_action>
   17938:	15 c0       	rjmp	.+42     	; 0x17964 <__vector_125+0x114>
   1793a:	8b ec       	ldi	r24, 0xCB	; 203
   1793c:	94 e0       	ldi	r25, 0x04	; 4
   1793e:	fc 01       	movw	r30, r24
   17940:	80 81       	ld	r24, Z
   17942:	88 2f       	mov	r24, r24
   17944:	90 e0       	ldi	r25, 0x00	; 0
   17946:	80 72       	andi	r24, 0x20	; 32
   17948:	99 27       	eor	r25, r25
   1794a:	89 2b       	or	r24, r25
   1794c:	61 f0       	breq	.+24     	; 0x17966 <__vector_125+0x116>
   1794e:	8a ec       	ldi	r24, 0xCA	; 202
   17950:	94 e0       	ldi	r25, 0x04	; 4
   17952:	20 e2       	ldi	r18, 0x20	; 32
   17954:	fc 01       	movw	r30, r24
   17956:	20 83       	st	Z, r18
   17958:	81 e0       	ldi	r24, 0x01	; 1
   1795a:	0c dc       	rcall	.-2024   	; 0x17174 <udd_sleep_mode>
   1795c:	0e 94 9f 3c 	call	0x793e	; 0x793e <usb_callback_resume_action>
   17960:	01 c0       	rjmp	.+2      	; 0x17964 <__vector_125+0x114>
   17962:	00 00       	nop
   17964:	00 00       	nop
   17966:	00 00       	nop
   17968:	0f 90       	pop	r0
   1796a:	df 91       	pop	r29
   1796c:	cf 91       	pop	r28
   1796e:	ff 91       	pop	r31
   17970:	ef 91       	pop	r30
   17972:	bf 91       	pop	r27
   17974:	af 91       	pop	r26
   17976:	9f 91       	pop	r25
   17978:	8f 91       	pop	r24
   1797a:	7f 91       	pop	r23
   1797c:	6f 91       	pop	r22
   1797e:	5f 91       	pop	r21
   17980:	4f 91       	pop	r20
   17982:	3f 91       	pop	r19
   17984:	2f 91       	pop	r18
   17986:	0f 90       	pop	r0
   17988:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   1798c:	0f 90       	pop	r0
   1798e:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   17992:	0f 90       	pop	r0
   17994:	1f 90       	pop	r1
   17996:	18 95       	reti

00017998 <__vector_126>:
   17998:	1f 92       	push	r1
   1799a:	0f 92       	push	r0
   1799c:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   179a0:	0f 92       	push	r0
   179a2:	11 24       	eor	r1, r1
   179a4:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   179a8:	0f 92       	push	r0
   179aa:	0f 93       	push	r16
   179ac:	2f 93       	push	r18
   179ae:	3f 93       	push	r19
   179b0:	4f 93       	push	r20
   179b2:	5f 93       	push	r21
   179b4:	6f 93       	push	r22
   179b6:	7f 93       	push	r23
   179b8:	8f 93       	push	r24
   179ba:	9f 93       	push	r25
   179bc:	af 93       	push	r26
   179be:	bf 93       	push	r27
   179c0:	ef 93       	push	r30
   179c2:	ff 93       	push	r31
   179c4:	cf 93       	push	r28
   179c6:	df 93       	push	r29
   179c8:	cd b7       	in	r28, 0x3d	; 61
   179ca:	de b7       	in	r29, 0x3e	; 62
   179cc:	2a 97       	sbiw	r28, 0x0a	; 10
   179ce:	cd bf       	out	0x3d, r28	; 61
   179d0:	de bf       	out	0x3e, r29	; 62
   179d2:	8c ec       	ldi	r24, 0xCC	; 204
   179d4:	94 e0       	ldi	r25, 0x04	; 4
   179d6:	fc 01       	movw	r30, r24
   179d8:	80 81       	ld	r24, Z
   179da:	88 2f       	mov	r24, r24
   179dc:	90 e0       	ldi	r25, 0x00	; 0
   179de:	82 70       	andi	r24, 0x02	; 2
   179e0:	99 27       	eor	r25, r25
   179e2:	89 2b       	or	r24, r25
   179e4:	21 f4       	brne	.+8      	; 0x179ee <__vector_126+0x56>
   179e6:	0d d4       	rcall	.+2074   	; 0x18202 <udd_ctrl_interrupt_tc_setup>
   179e8:	88 23       	and	r24, r24
   179ea:	09 f0       	breq	.+2      	; 0x179ee <__vector_126+0x56>
   179ec:	5f c0       	rjmp	.+190    	; 0x17aac <__vector_126+0x114>
   179ee:	8c ec       	ldi	r24, 0xCC	; 204
   179f0:	94 e0       	ldi	r25, 0x04	; 4
   179f2:	22 e0       	ldi	r18, 0x02	; 2
   179f4:	fc 01       	movw	r30, r24
   179f6:	20 83       	st	Z, r18
   179f8:	85 ec       	ldi	r24, 0xC5	; 197
   179fa:	94 e0       	ldi	r25, 0x04	; 4
   179fc:	fc 01       	movw	r30, r24
   179fe:	80 81       	ld	r24, Z
   17a00:	89 83       	std	Y+1, r24	; 0x01
   17a02:	99 81       	ldd	r25, Y+1	; 0x01
   17a04:	80 e0       	ldi	r24, 0x00	; 0
   17a06:	89 1b       	sub	r24, r25
   17a08:	88 0f       	add	r24, r24
   17a0a:	8a 83       	std	Y+2, r24	; 0x02
   17a0c:	20 e3       	ldi	r18, 0x30	; 48
   17a0e:	35 e2       	ldi	r19, 0x25	; 37
   17a10:	8a 81       	ldd	r24, Y+2	; 0x02
   17a12:	88 2f       	mov	r24, r24
   17a14:	90 e0       	ldi	r25, 0x00	; 0
   17a16:	a9 01       	movw	r20, r18
   17a18:	48 1b       	sub	r20, r24
   17a1a:	59 0b       	sbc	r21, r25
   17a1c:	ca 01       	movw	r24, r20
   17a1e:	8b 83       	std	Y+3, r24	; 0x03
   17a20:	9c 83       	std	Y+4, r25	; 0x04
   17a22:	8b 81       	ldd	r24, Y+3	; 0x03
   17a24:	9c 81       	ldd	r25, Y+4	; 0x04
   17a26:	8d 83       	std	Y+5, r24	; 0x05
   17a28:	9e 83       	std	Y+6, r25	; 0x06
   17a2a:	8d 81       	ldd	r24, Y+5	; 0x05
   17a2c:	9e 81       	ldd	r25, Y+6	; 0x06
   17a2e:	fc 01       	movw	r30, r24
   17a30:	20 81       	ld	r18, Z
   17a32:	31 81       	ldd	r19, Z+1	; 0x01
   17a34:	80 e3       	ldi	r24, 0x30	; 48
   17a36:	95 e2       	ldi	r25, 0x25	; 37
   17a38:	a9 01       	movw	r20, r18
   17a3a:	48 1b       	sub	r20, r24
   17a3c:	59 0b       	sbc	r21, r25
   17a3e:	ca 01       	movw	r24, r20
   17a40:	96 95       	lsr	r25
   17a42:	87 95       	ror	r24
   17a44:	96 95       	lsr	r25
   17a46:	87 95       	ror	r24
   17a48:	96 95       	lsr	r25
   17a4a:	87 95       	ror	r24
   17a4c:	8f 83       	std	Y+7, r24	; 0x07
   17a4e:	8f 81       	ldd	r24, Y+7	; 0x07
   17a50:	28 2f       	mov	r18, r24
   17a52:	26 95       	lsr	r18
   17a54:	8f 81       	ldd	r24, Y+7	; 0x07
   17a56:	88 2f       	mov	r24, r24
   17a58:	90 e0       	ldi	r25, 0x00	; 0
   17a5a:	81 70       	andi	r24, 0x01	; 1
   17a5c:	99 27       	eor	r25, r25
   17a5e:	89 2b       	or	r24, r25
   17a60:	11 f0       	breq	.+4      	; 0x17a66 <__vector_126+0xce>
   17a62:	80 e8       	ldi	r24, 0x80	; 128
   17a64:	01 c0       	rjmp	.+2      	; 0x17a68 <__vector_126+0xd0>
   17a66:	80 e0       	ldi	r24, 0x00	; 0
   17a68:	82 0f       	add	r24, r18
   17a6a:	88 87       	std	Y+8, r24	; 0x08
   17a6c:	88 85       	ldd	r24, Y+8	; 0x08
   17a6e:	b3 d0       	rcall	.+358    	; 0x17bd6 <udd_ep_get_ctrl>
   17a70:	89 87       	std	Y+9, r24	; 0x09
   17a72:	9a 87       	std	Y+10, r25	; 0x0a
   17a74:	89 85       	ldd	r24, Y+9	; 0x09
   17a76:	9a 85       	ldd	r25, Y+10	; 0x0a
   17a78:	fc 01       	movw	r30, r24
   17a7a:	80 81       	ld	r24, Z
   17a7c:	88 2f       	mov	r24, r24
   17a7e:	90 e0       	ldi	r25, 0x00	; 0
   17a80:	80 72       	andi	r24, 0x20	; 32
   17a82:	99 27       	eor	r25, r25
   17a84:	89 2b       	or	r24, r25
   17a86:	a9 f0       	breq	.+42     	; 0x17ab2 <__vector_126+0x11a>
   17a88:	89 85       	ldd	r24, Y+9	; 0x09
   17a8a:	9a 85       	ldd	r25, Y+10	; 0x0a
   17a8c:	fc 01       	movw	r30, r24
   17a8e:	00 e2       	ldi	r16, 0x20	; 32
   17a90:	06 93       	lac	Z, r16
   17a92:	88 85       	ldd	r24, Y+8	; 0x08
   17a94:	88 23       	and	r24, r24
   17a96:	11 f4       	brne	.+4      	; 0x17a9c <__vector_126+0x104>
   17a98:	0a d2       	rcall	.+1044   	; 0x17eae <udd_ctrl_out_received>
   17a9a:	09 c0       	rjmp	.+18     	; 0x17aae <__vector_126+0x116>
   17a9c:	88 85       	ldd	r24, Y+8	; 0x08
   17a9e:	80 38       	cpi	r24, 0x80	; 128
   17aa0:	11 f4       	brne	.+4      	; 0x17aa6 <__vector_126+0x10e>
   17aa2:	70 d1       	rcall	.+736    	; 0x17d84 <udd_ctrl_in_sent>
   17aa4:	04 c0       	rjmp	.+8      	; 0x17aae <__vector_126+0x116>
   17aa6:	88 85       	ldd	r24, Y+8	; 0x08
   17aa8:	44 d4       	rcall	.+2184   	; 0x18332 <udd_ep_trans_complet>
   17aaa:	01 c0       	rjmp	.+2      	; 0x17aae <__vector_126+0x116>
   17aac:	00 00       	nop
   17aae:	00 00       	nop
   17ab0:	01 c0       	rjmp	.+2      	; 0x17ab4 <__vector_126+0x11c>
   17ab2:	00 00       	nop
   17ab4:	2a 96       	adiw	r28, 0x0a	; 10
   17ab6:	cd bf       	out	0x3d, r28	; 61
   17ab8:	de bf       	out	0x3e, r29	; 62
   17aba:	df 91       	pop	r29
   17abc:	cf 91       	pop	r28
   17abe:	ff 91       	pop	r31
   17ac0:	ef 91       	pop	r30
   17ac2:	bf 91       	pop	r27
   17ac4:	af 91       	pop	r26
   17ac6:	9f 91       	pop	r25
   17ac8:	8f 91       	pop	r24
   17aca:	7f 91       	pop	r23
   17acc:	6f 91       	pop	r22
   17ace:	5f 91       	pop	r21
   17ad0:	4f 91       	pop	r20
   17ad2:	3f 91       	pop	r19
   17ad4:	2f 91       	pop	r18
   17ad6:	0f 91       	pop	r16
   17ad8:	0f 90       	pop	r0
   17ada:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   17ade:	0f 90       	pop	r0
   17ae0:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   17ae4:	0f 90       	pop	r0
   17ae6:	1f 90       	pop	r1
   17ae8:	18 95       	reti

00017aea <udd_ep_init>:
   17aea:	cf 93       	push	r28
   17aec:	df 93       	push	r29
   17aee:	cd b7       	in	r28, 0x3d	; 61
   17af0:	de b7       	in	r29, 0x3e	; 62
   17af2:	28 97       	sbiw	r28, 0x08	; 8
   17af4:	cd bf       	out	0x3d, r28	; 61
   17af6:	de bf       	out	0x3e, r29	; 62
   17af8:	8d 83       	std	Y+5, r24	; 0x05
   17afa:	6e 83       	std	Y+6, r22	; 0x06
   17afc:	4f 83       	std	Y+7, r20	; 0x07
   17afe:	58 87       	std	Y+8, r21	; 0x08
   17b00:	8e 81       	ldd	r24, Y+6	; 0x06
   17b02:	88 2f       	mov	r24, r24
   17b04:	90 e0       	ldi	r25, 0x00	; 0
   17b06:	83 70       	andi	r24, 0x03	; 3
   17b08:	99 27       	eor	r25, r25
   17b0a:	81 30       	cpi	r24, 0x01	; 1
   17b0c:	91 05       	cpc	r25, r1
   17b0e:	69 f0       	breq	.+26     	; 0x17b2a <udd_ep_init+0x40>
   17b10:	82 30       	cpi	r24, 0x02	; 2
   17b12:	91 05       	cpc	r25, r1
   17b14:	1c f4       	brge	.+6      	; 0x17b1c <udd_ep_init+0x32>
   17b16:	89 2b       	or	r24, r25
   17b18:	29 f0       	breq	.+10     	; 0x17b24 <udd_ep_init+0x3a>
   17b1a:	56 c0       	rjmp	.+172    	; 0x17bc8 <udd_ep_init+0xde>
   17b1c:	04 97       	sbiw	r24, 0x04	; 4
   17b1e:	0c f0       	brlt	.+2      	; 0x17b22 <udd_ep_init+0x38>
   17b20:	53 c0       	rjmp	.+166    	; 0x17bc8 <udd_ep_init+0xde>
   17b22:	06 c0       	rjmp	.+12     	; 0x17b30 <udd_ep_init+0x46>
   17b24:	80 e4       	ldi	r24, 0x40	; 64
   17b26:	89 83       	std	Y+1, r24	; 0x01
   17b28:	06 c0       	rjmp	.+12     	; 0x17b36 <udd_ep_init+0x4c>
   17b2a:	80 ec       	ldi	r24, 0xC0	; 192
   17b2c:	89 83       	std	Y+1, r24	; 0x01
   17b2e:	03 c0       	rjmp	.+6      	; 0x17b36 <udd_ep_init+0x4c>
   17b30:	80 e8       	ldi	r24, 0x80	; 128
   17b32:	89 83       	std	Y+1, r24	; 0x01
   17b34:	00 00       	nop
   17b36:	8f 81       	ldd	r24, Y+7	; 0x07
   17b38:	98 85       	ldd	r25, Y+8	; 0x08
   17b3a:	80 38       	cpi	r24, 0x80	; 128
   17b3c:	91 05       	cpc	r25, r1
   17b3e:	11 f1       	breq	.+68     	; 0x17b84 <udd_ep_init+0x9a>
   17b40:	81 38       	cpi	r24, 0x81	; 129
   17b42:	91 05       	cpc	r25, r1
   17b44:	48 f4       	brcc	.+18     	; 0x17b58 <udd_ep_init+0x6e>
   17b46:	80 32       	cpi	r24, 0x20	; 32
   17b48:	91 05       	cpc	r25, r1
   17b4a:	b1 f0       	breq	.+44     	; 0x17b78 <udd_ep_init+0x8e>
   17b4c:	80 34       	cpi	r24, 0x40	; 64
   17b4e:	91 05       	cpc	r25, r1
   17b50:	b1 f0       	breq	.+44     	; 0x17b7e <udd_ep_init+0x94>
   17b52:	40 97       	sbiw	r24, 0x10	; 16
   17b54:	71 f0       	breq	.+28     	; 0x17b72 <udd_ep_init+0x88>
   17b56:	0b c0       	rjmp	.+22     	; 0x17b6e <udd_ep_init+0x84>
   17b58:	81 15       	cp	r24, r1
   17b5a:	22 e0       	ldi	r18, 0x02	; 2
   17b5c:	92 07       	cpc	r25, r18
   17b5e:	c1 f0       	breq	.+48     	; 0x17b90 <udd_ep_init+0xa6>
   17b60:	8f 3f       	cpi	r24, 0xFF	; 255
   17b62:	e3 e0       	ldi	r30, 0x03	; 3
   17b64:	9e 07       	cpc	r25, r30
   17b66:	b9 f0       	breq	.+46     	; 0x17b96 <udd_ep_init+0xac>
   17b68:	81 15       	cp	r24, r1
   17b6a:	91 40       	sbci	r25, 0x01	; 1
   17b6c:	71 f0       	breq	.+28     	; 0x17b8a <udd_ep_init+0xa0>
   17b6e:	1a 82       	std	Y+2, r1	; 0x02
   17b70:	15 c0       	rjmp	.+42     	; 0x17b9c <udd_ep_init+0xb2>
   17b72:	81 e0       	ldi	r24, 0x01	; 1
   17b74:	8a 83       	std	Y+2, r24	; 0x02
   17b76:	12 c0       	rjmp	.+36     	; 0x17b9c <udd_ep_init+0xb2>
   17b78:	82 e0       	ldi	r24, 0x02	; 2
   17b7a:	8a 83       	std	Y+2, r24	; 0x02
   17b7c:	0f c0       	rjmp	.+30     	; 0x17b9c <udd_ep_init+0xb2>
   17b7e:	83 e0       	ldi	r24, 0x03	; 3
   17b80:	8a 83       	std	Y+2, r24	; 0x02
   17b82:	0c c0       	rjmp	.+24     	; 0x17b9c <udd_ep_init+0xb2>
   17b84:	84 e0       	ldi	r24, 0x04	; 4
   17b86:	8a 83       	std	Y+2, r24	; 0x02
   17b88:	09 c0       	rjmp	.+18     	; 0x17b9c <udd_ep_init+0xb2>
   17b8a:	85 e0       	ldi	r24, 0x05	; 5
   17b8c:	8a 83       	std	Y+2, r24	; 0x02
   17b8e:	06 c0       	rjmp	.+12     	; 0x17b9c <udd_ep_init+0xb2>
   17b90:	86 e0       	ldi	r24, 0x06	; 6
   17b92:	8a 83       	std	Y+2, r24	; 0x02
   17b94:	03 c0       	rjmp	.+6      	; 0x17b9c <udd_ep_init+0xb2>
   17b96:	87 e0       	ldi	r24, 0x07	; 7
   17b98:	8a 83       	std	Y+2, r24	; 0x02
   17b9a:	00 00       	nop
   17b9c:	8d 81       	ldd	r24, Y+5	; 0x05
   17b9e:	1b d0       	rcall	.+54     	; 0x17bd6 <udd_ep_get_ctrl>
   17ba0:	8b 83       	std	Y+3, r24	; 0x03
   17ba2:	9c 83       	std	Y+4, r25	; 0x04
   17ba4:	8b 81       	ldd	r24, Y+3	; 0x03
   17ba6:	9c 81       	ldd	r25, Y+4	; 0x04
   17ba8:	fc 01       	movw	r30, r24
   17baa:	11 82       	std	Z+1, r1	; 0x01
   17bac:	8b 81       	ldd	r24, Y+3	; 0x03
   17bae:	9c 81       	ldd	r25, Y+4	; 0x04
   17bb0:	26 e0       	ldi	r18, 0x06	; 6
   17bb2:	fc 01       	movw	r30, r24
   17bb4:	20 83       	st	Z, r18
   17bb6:	99 81       	ldd	r25, Y+1	; 0x01
   17bb8:	8a 81       	ldd	r24, Y+2	; 0x02
   17bba:	29 2f       	mov	r18, r25
   17bbc:	28 2b       	or	r18, r24
   17bbe:	8b 81       	ldd	r24, Y+3	; 0x03
   17bc0:	9c 81       	ldd	r25, Y+4	; 0x04
   17bc2:	fc 01       	movw	r30, r24
   17bc4:	21 83       	std	Z+1, r18	; 0x01
   17bc6:	01 c0       	rjmp	.+2      	; 0x17bca <udd_ep_init+0xe0>
   17bc8:	00 00       	nop
   17bca:	28 96       	adiw	r28, 0x08	; 8
   17bcc:	cd bf       	out	0x3d, r28	; 61
   17bce:	de bf       	out	0x3e, r29	; 62
   17bd0:	df 91       	pop	r29
   17bd2:	cf 91       	pop	r28
   17bd4:	08 95       	ret

00017bd6 <udd_ep_get_ctrl>:
   17bd6:	cf 93       	push	r28
   17bd8:	df 93       	push	r29
   17bda:	1f 92       	push	r1
   17bdc:	cd b7       	in	r28, 0x3d	; 61
   17bde:	de b7       	in	r29, 0x3e	; 62
   17be0:	89 83       	std	Y+1, r24	; 0x01
   17be2:	89 81       	ldd	r24, Y+1	; 0x01
   17be4:	88 2f       	mov	r24, r24
   17be6:	90 e0       	ldi	r25, 0x00	; 0
   17be8:	8f 70       	andi	r24, 0x0F	; 15
   17bea:	99 27       	eor	r25, r25
   17bec:	9c 01       	movw	r18, r24
   17bee:	22 0f       	add	r18, r18
   17bf0:	33 1f       	adc	r19, r19
   17bf2:	89 81       	ldd	r24, Y+1	; 0x01
   17bf4:	88 1f       	adc	r24, r24
   17bf6:	88 27       	eor	r24, r24
   17bf8:	88 1f       	adc	r24, r24
   17bfa:	88 2f       	mov	r24, r24
   17bfc:	90 e0       	ldi	r25, 0x00	; 0
   17bfe:	82 0f       	add	r24, r18
   17c00:	93 1f       	adc	r25, r19
   17c02:	88 0f       	add	r24, r24
   17c04:	99 1f       	adc	r25, r25
   17c06:	88 0f       	add	r24, r24
   17c08:	99 1f       	adc	r25, r25
   17c0a:	88 0f       	add	r24, r24
   17c0c:	99 1f       	adc	r25, r25
   17c0e:	0c 96       	adiw	r24, 0x0c	; 12
   17c10:	8c 5d       	subi	r24, 0xDC	; 220
   17c12:	9a 4d       	sbci	r25, 0xDA	; 218
   17c14:	0f 90       	pop	r0
   17c16:	df 91       	pop	r29
   17c18:	cf 91       	pop	r28
   17c1a:	08 95       	ret

00017c1c <udd_ctrl_init>:
   17c1c:	0f 93       	push	r16
   17c1e:	cf 93       	push	r28
   17c20:	df 93       	push	r29
   17c22:	cd b7       	in	r28, 0x3d	; 61
   17c24:	de b7       	in	r29, 0x3e	; 62
   17c26:	88 ec       	ldi	r24, 0xC8	; 200
   17c28:	94 e0       	ldi	r25, 0x04	; 4
   17c2a:	28 ec       	ldi	r18, 0xC8	; 200
   17c2c:	34 e0       	ldi	r19, 0x04	; 4
   17c2e:	f9 01       	movw	r30, r18
   17c30:	20 81       	ld	r18, Z
   17c32:	2f 7d       	andi	r18, 0xDF	; 223
   17c34:	fc 01       	movw	r30, r24
   17c36:	20 83       	st	Z, r18
   17c38:	88 ec       	ldi	r24, 0xC8	; 200
   17c3a:	94 e0       	ldi	r25, 0x04	; 4
   17c3c:	28 ec       	ldi	r18, 0xC8	; 200
   17c3e:	34 e0       	ldi	r19, 0x04	; 4
   17c40:	f9 01       	movw	r30, r18
   17c42:	20 81       	ld	r18, Z
   17c44:	2f 7d       	andi	r18, 0xDF	; 223
   17c46:	fc 01       	movw	r30, r24
   17c48:	20 83       	st	Z, r18
   17c4a:	88 e3       	ldi	r24, 0x38	; 56
   17c4c:	95 e2       	ldi	r25, 0x25	; 37
   17c4e:	fc 01       	movw	r30, r24
   17c50:	02 e0       	ldi	r16, 0x02	; 2
   17c52:	05 93       	las	Z, r16
   17c54:	10 92 3a 25 	sts	0x253A, r1	; 0x80253a <udd_sram+0x16>
   17c58:	10 92 3b 25 	sts	0x253B, r1	; 0x80253b <udd_sram+0x17>
   17c5c:	88 e3       	ldi	r24, 0x38	; 56
   17c5e:	95 e2       	ldi	r25, 0x25	; 37
   17c60:	fc 01       	movw	r30, r24
   17c62:	00 e2       	ldi	r16, 0x20	; 32
   17c64:	06 93       	lac	Z, r16
   17c66:	88 e3       	ldi	r24, 0x38	; 56
   17c68:	95 e2       	ldi	r25, 0x25	; 37
   17c6a:	fc 01       	movw	r30, r24
   17c6c:	00 e4       	ldi	r16, 0x40	; 64
   17c6e:	06 93       	lac	Z, r16
   17c70:	80 e3       	ldi	r24, 0x30	; 48
   17c72:	95 e2       	ldi	r25, 0x25	; 37
   17c74:	fc 01       	movw	r30, r24
   17c76:	00 e4       	ldi	r16, 0x40	; 64
   17c78:	06 93       	lac	Z, r16
   17c7a:	10 92 a1 32 	sts	0x32A1, r1	; 0x8032a1 <udd_g_ctrlreq+0xc>
   17c7e:	10 92 a2 32 	sts	0x32A2, r1	; 0x8032a2 <udd_g_ctrlreq+0xd>
   17c82:	10 92 a3 32 	sts	0x32A3, r1	; 0x8032a3 <udd_g_ctrlreq+0xe>
   17c86:	10 92 a4 32 	sts	0x32A4, r1	; 0x8032a4 <udd_g_ctrlreq+0xf>
   17c8a:	10 92 9f 32 	sts	0x329F, r1	; 0x80329f <udd_g_ctrlreq+0xa>
   17c8e:	10 92 a0 32 	sts	0x32A0, r1	; 0x8032a0 <udd_g_ctrlreq+0xb>
   17c92:	10 92 64 25 	sts	0x2564, r1	; 0x802564 <udd_ep_control_state>
   17c96:	00 00       	nop
   17c98:	df 91       	pop	r29
   17c9a:	cf 91       	pop	r28
   17c9c:	0f 91       	pop	r16
   17c9e:	08 95       	ret

00017ca0 <udd_ctrl_setup_received>:
   17ca0:	0f 93       	push	r16
   17ca2:	cf 93       	push	r28
   17ca4:	df 93       	push	r29
   17ca6:	cd b7       	in	r28, 0x3d	; 61
   17ca8:	de b7       	in	r29, 0x3e	; 62
   17caa:	80 91 64 25 	lds	r24, 0x2564	; 0x802564 <udd_ep_control_state>
   17cae:	88 23       	and	r24, r24
   17cb0:	51 f0       	breq	.+20     	; 0x17cc6 <udd_ctrl_setup_received+0x26>
   17cb2:	80 91 64 25 	lds	r24, 0x2564	; 0x802564 <udd_ep_control_state>
   17cb6:	83 30       	cpi	r24, 0x03	; 3
   17cb8:	21 f0       	breq	.+8      	; 0x17cc2 <udd_ctrl_setup_received+0x22>
   17cba:	80 91 64 25 	lds	r24, 0x2564	; 0x802564 <udd_ep_control_state>
   17cbe:	84 30       	cpi	r24, 0x04	; 4
   17cc0:	09 f4       	brne	.+2      	; 0x17cc4 <udd_ctrl_setup_received+0x24>
   17cc2:	4f d2       	rcall	.+1182   	; 0x18162 <udd_ctrl_endofrequest>
   17cc4:	ab df       	rcall	.-170    	; 0x17c1c <udd_ctrl_init>
   17cc6:	80 91 32 25 	lds	r24, 0x2532	; 0x802532 <udd_sram+0xe>
   17cca:	90 91 33 25 	lds	r25, 0x2533	; 0x802533 <udd_sram+0xf>
   17cce:	08 97       	sbiw	r24, 0x08	; 8
   17cd0:	09 f0       	breq	.+2      	; 0x17cd4 <udd_ctrl_setup_received+0x34>
   17cd2:	53 c0       	rjmp	.+166    	; 0x17d7a <udd_ctrl_setup_received+0xda>
   17cd4:	88 e0       	ldi	r24, 0x08	; 8
   17cd6:	e9 e6       	ldi	r30, 0x69	; 105
   17cd8:	f5 e2       	ldi	r31, 0x25	; 37
   17cda:	a5 e9       	ldi	r26, 0x95	; 149
   17cdc:	b2 e3       	ldi	r27, 0x32	; 50
   17cde:	01 90       	ld	r0, Z+
   17ce0:	0d 92       	st	X+, r0
   17ce2:	8a 95       	dec	r24
   17ce4:	e1 f7       	brne	.-8      	; 0x17cde <udd_ctrl_setup_received+0x3e>
   17ce6:	88 ec       	ldi	r24, 0xC8	; 200
   17ce8:	94 e0       	ldi	r25, 0x04	; 4
   17cea:	28 ec       	ldi	r18, 0xC8	; 200
   17cec:	34 e0       	ldi	r19, 0x04	; 4
   17cee:	f9 01       	movw	r30, r18
   17cf0:	20 81       	ld	r18, Z
   17cf2:	20 62       	ori	r18, 0x20	; 32
   17cf4:	fc 01       	movw	r30, r24
   17cf6:	20 83       	st	Z, r18
   17cf8:	88 ec       	ldi	r24, 0xC8	; 200
   17cfa:	94 e0       	ldi	r25, 0x04	; 4
   17cfc:	28 ec       	ldi	r18, 0xC8	; 200
   17cfe:	34 e0       	ldi	r19, 0x04	; 4
   17d00:	f9 01       	movw	r30, r18
   17d02:	20 81       	ld	r18, Z
   17d04:	20 62       	ori	r18, 0x20	; 32
   17d06:	fc 01       	movw	r30, r24
   17d08:	20 83       	st	Z, r18
   17d0a:	0f 94 4b 1f 	call	0x23e96	; 0x23e96 <udc_process_setup>
   17d0e:	98 2f       	mov	r25, r24
   17d10:	81 e0       	ldi	r24, 0x01	; 1
   17d12:	89 27       	eor	r24, r25
   17d14:	88 23       	and	r24, r24
   17d16:	11 f0       	breq	.+4      	; 0x17d1c <udd_ctrl_setup_received+0x7c>
   17d18:	e5 d1       	rcall	.+970    	; 0x180e4 <udd_ctrl_stall_data>
   17d1a:	30 c0       	rjmp	.+96     	; 0x17d7c <udd_ctrl_setup_received+0xdc>
   17d1c:	80 91 95 32 	lds	r24, 0x3295	; 0x803295 <udd_g_ctrlreq>
   17d20:	88 23       	and	r24, r24
   17d22:	6c f4       	brge	.+26     	; 0x17d3e <udd_ctrl_setup_received+0x9e>
   17d24:	10 92 65 25 	sts	0x2565, r1	; 0x802565 <udd_ctrl_prev_payload_nb_trans>
   17d28:	10 92 66 25 	sts	0x2566, r1	; 0x802566 <udd_ctrl_prev_payload_nb_trans+0x1>
   17d2c:	10 92 67 25 	sts	0x2567, r1	; 0x802567 <udd_ctrl_payload_nb_trans>
   17d30:	10 92 68 25 	sts	0x2568, r1	; 0x802568 <udd_ctrl_payload_nb_trans+0x1>
   17d34:	82 e0       	ldi	r24, 0x02	; 2
   17d36:	80 93 64 25 	sts	0x2564, r24	; 0x802564 <udd_ep_control_state>
   17d3a:	24 d0       	rcall	.+72     	; 0x17d84 <udd_ctrl_in_sent>
   17d3c:	1f c0       	rjmp	.+62     	; 0x17d7c <udd_ctrl_setup_received+0xdc>
   17d3e:	80 91 9b 32 	lds	r24, 0x329B	; 0x80329b <udd_g_ctrlreq+0x6>
   17d42:	90 91 9c 32 	lds	r25, 0x329C	; 0x80329c <udd_g_ctrlreq+0x7>
   17d46:	89 2b       	or	r24, r25
   17d48:	11 f4       	brne	.+4      	; 0x17d4e <udd_ctrl_setup_received+0xae>
   17d4a:	e3 d1       	rcall	.+966    	; 0x18112 <udd_ctrl_send_zlp_in>
   17d4c:	17 c0       	rjmp	.+46     	; 0x17d7c <udd_ctrl_setup_received+0xdc>
   17d4e:	10 92 65 25 	sts	0x2565, r1	; 0x802565 <udd_ctrl_prev_payload_nb_trans>
   17d52:	10 92 66 25 	sts	0x2566, r1	; 0x802566 <udd_ctrl_prev_payload_nb_trans+0x1>
   17d56:	10 92 67 25 	sts	0x2567, r1	; 0x802567 <udd_ctrl_payload_nb_trans>
   17d5a:	10 92 68 25 	sts	0x2568, r1	; 0x802568 <udd_ctrl_payload_nb_trans+0x1>
   17d5e:	81 e0       	ldi	r24, 0x01	; 1
   17d60:	80 93 64 25 	sts	0x2564, r24	; 0x802564 <udd_ep_control_state>
   17d64:	80 e3       	ldi	r24, 0x30	; 48
   17d66:	95 e2       	ldi	r25, 0x25	; 37
   17d68:	fc 01       	movw	r30, r24
   17d6a:	02 e0       	ldi	r16, 0x02	; 2
   17d6c:	06 93       	lac	Z, r16
   17d6e:	80 e3       	ldi	r24, 0x30	; 48
   17d70:	95 e2       	ldi	r25, 0x25	; 37
   17d72:	fc 01       	movw	r30, r24
   17d74:	00 e2       	ldi	r16, 0x20	; 32
   17d76:	06 93       	lac	Z, r16
   17d78:	01 c0       	rjmp	.+2      	; 0x17d7c <udd_ctrl_setup_received+0xdc>
   17d7a:	00 00       	nop
   17d7c:	df 91       	pop	r29
   17d7e:	cf 91       	pop	r28
   17d80:	0f 91       	pop	r16
   17d82:	08 95       	ret

00017d84 <udd_ctrl_in_sent>:
   17d84:	0f 93       	push	r16
   17d86:	cf 93       	push	r28
   17d88:	df 93       	push	r29
   17d8a:	1f 92       	push	r1
   17d8c:	1f 92       	push	r1
   17d8e:	cd b7       	in	r28, 0x3d	; 61
   17d90:	de b7       	in	r29, 0x3e	; 62
   17d92:	80 91 64 25 	lds	r24, 0x2564	; 0x802564 <udd_ep_control_state>
   17d96:	83 30       	cpi	r24, 0x03	; 3
   17d98:	19 f4       	brne	.+6      	; 0x17da0 <udd_ctrl_in_sent+0x1c>
   17d9a:	e3 d1       	rcall	.+966    	; 0x18162 <udd_ctrl_endofrequest>
   17d9c:	3f df       	rcall	.-386    	; 0x17c1c <udd_ctrl_init>
   17d9e:	81 c0       	rjmp	.+258    	; 0x17ea2 <udd_ctrl_in_sent+0x11e>
   17da0:	20 91 9f 32 	lds	r18, 0x329F	; 0x80329f <udd_g_ctrlreq+0xa>
   17da4:	30 91 a0 32 	lds	r19, 0x32A0	; 0x8032a0 <udd_g_ctrlreq+0xb>
   17da8:	80 91 67 25 	lds	r24, 0x2567	; 0x802567 <udd_ctrl_payload_nb_trans>
   17dac:	90 91 68 25 	lds	r25, 0x2568	; 0x802568 <udd_ctrl_payload_nb_trans+0x1>
   17db0:	a9 01       	movw	r20, r18
   17db2:	48 1b       	sub	r20, r24
   17db4:	59 0b       	sbc	r21, r25
   17db6:	ca 01       	movw	r24, r20
   17db8:	89 83       	std	Y+1, r24	; 0x01
   17dba:	9a 83       	std	Y+2, r25	; 0x02
   17dbc:	89 81       	ldd	r24, Y+1	; 0x01
   17dbe:	9a 81       	ldd	r25, Y+2	; 0x02
   17dc0:	89 2b       	or	r24, r25
   17dc2:	d1 f5       	brne	.+116    	; 0x17e38 <udd_ctrl_in_sent+0xb4>
   17dc4:	20 91 65 25 	lds	r18, 0x2565	; 0x802565 <udd_ctrl_prev_payload_nb_trans>
   17dc8:	30 91 66 25 	lds	r19, 0x2566	; 0x802566 <udd_ctrl_prev_payload_nb_trans+0x1>
   17dcc:	80 91 67 25 	lds	r24, 0x2567	; 0x802567 <udd_ctrl_payload_nb_trans>
   17dd0:	90 91 68 25 	lds	r25, 0x2568	; 0x802568 <udd_ctrl_payload_nb_trans+0x1>
   17dd4:	82 0f       	add	r24, r18
   17dd6:	93 1f       	adc	r25, r19
   17dd8:	80 93 65 25 	sts	0x2565, r24	; 0x802565 <udd_ctrl_prev_payload_nb_trans>
   17ddc:	90 93 66 25 	sts	0x2566, r25	; 0x802566 <udd_ctrl_prev_payload_nb_trans+0x1>
   17de0:	20 91 9b 32 	lds	r18, 0x329B	; 0x80329b <udd_g_ctrlreq+0x6>
   17de4:	30 91 9c 32 	lds	r19, 0x329C	; 0x80329c <udd_g_ctrlreq+0x7>
   17de8:	80 91 65 25 	lds	r24, 0x2565	; 0x802565 <udd_ctrl_prev_payload_nb_trans>
   17dec:	90 91 66 25 	lds	r25, 0x2566	; 0x802566 <udd_ctrl_prev_payload_nb_trans+0x1>
   17df0:	28 17       	cp	r18, r24
   17df2:	39 07       	cpc	r19, r25
   17df4:	21 f0       	breq	.+8      	; 0x17dfe <udd_ctrl_in_sent+0x7a>
   17df6:	80 91 4d 26 	lds	r24, 0x264D	; 0x80264d <b_shortpacket.5472>
   17dfa:	88 23       	and	r24, r24
   17dfc:	11 f0       	breq	.+4      	; 0x17e02 <udd_ctrl_in_sent+0x7e>
   17dfe:	9f d1       	rcall	.+830    	; 0x1813e <udd_ctrl_send_zlp_out>
   17e00:	50 c0       	rjmp	.+160    	; 0x17ea2 <udd_ctrl_in_sent+0x11e>
   17e02:	80 91 a3 32 	lds	r24, 0x32A3	; 0x8032a3 <udd_g_ctrlreq+0xe>
   17e06:	90 91 a4 32 	lds	r25, 0x32A4	; 0x8032a4 <udd_g_ctrlreq+0xf>
   17e0a:	89 2b       	or	r24, r25
   17e0c:	a9 f0       	breq	.+42     	; 0x17e38 <udd_ctrl_in_sent+0xb4>
   17e0e:	80 91 a3 32 	lds	r24, 0x32A3	; 0x8032a3 <udd_g_ctrlreq+0xe>
   17e12:	90 91 a4 32 	lds	r25, 0x32A4	; 0x8032a4 <udd_g_ctrlreq+0xf>
   17e16:	fc 01       	movw	r30, r24
   17e18:	19 95       	eicall
   17e1a:	98 2f       	mov	r25, r24
   17e1c:	81 e0       	ldi	r24, 0x01	; 1
   17e1e:	89 27       	eor	r24, r25
   17e20:	88 23       	and	r24, r24
   17e22:	51 f4       	brne	.+20     	; 0x17e38 <udd_ctrl_in_sent+0xb4>
   17e24:	10 92 67 25 	sts	0x2567, r1	; 0x802567 <udd_ctrl_payload_nb_trans>
   17e28:	10 92 68 25 	sts	0x2568, r1	; 0x802568 <udd_ctrl_payload_nb_trans+0x1>
   17e2c:	80 91 9f 32 	lds	r24, 0x329F	; 0x80329f <udd_g_ctrlreq+0xa>
   17e30:	90 91 a0 32 	lds	r25, 0x32A0	; 0x8032a0 <udd_g_ctrlreq+0xb>
   17e34:	89 83       	std	Y+1, r24	; 0x01
   17e36:	9a 83       	std	Y+2, r25	; 0x02
   17e38:	89 81       	ldd	r24, Y+1	; 0x01
   17e3a:	9a 81       	ldd	r25, Y+2	; 0x02
   17e3c:	80 34       	cpi	r24, 0x40	; 64
   17e3e:	91 05       	cpc	r25, r1
   17e40:	38 f0       	brcs	.+14     	; 0x17e50 <udd_ctrl_in_sent+0xcc>
   17e42:	80 e4       	ldi	r24, 0x40	; 64
   17e44:	90 e0       	ldi	r25, 0x00	; 0
   17e46:	89 83       	std	Y+1, r24	; 0x01
   17e48:	9a 83       	std	Y+2, r25	; 0x02
   17e4a:	10 92 4d 26 	sts	0x264D, r1	; 0x80264d <b_shortpacket.5472>
   17e4e:	03 c0       	rjmp	.+6      	; 0x17e56 <udd_ctrl_in_sent+0xd2>
   17e50:	81 e0       	ldi	r24, 0x01	; 1
   17e52:	80 93 4d 26 	sts	0x264D, r24	; 0x80264d <b_shortpacket.5472>
   17e56:	89 81       	ldd	r24, Y+1	; 0x01
   17e58:	9a 81       	ldd	r25, Y+2	; 0x02
   17e5a:	80 93 3a 25 	sts	0x253A, r24	; 0x80253a <udd_sram+0x16>
   17e5e:	90 93 3b 25 	sts	0x253B, r25	; 0x80253b <udd_sram+0x17>
   17e62:	80 91 9d 32 	lds	r24, 0x329D	; 0x80329d <udd_g_ctrlreq+0x8>
   17e66:	90 91 9e 32 	lds	r25, 0x329E	; 0x80329e <udd_g_ctrlreq+0x9>
   17e6a:	9c 01       	movw	r18, r24
   17e6c:	80 91 67 25 	lds	r24, 0x2567	; 0x802567 <udd_ctrl_payload_nb_trans>
   17e70:	90 91 68 25 	lds	r25, 0x2568	; 0x802568 <udd_ctrl_payload_nb_trans+0x1>
   17e74:	82 0f       	add	r24, r18
   17e76:	93 1f       	adc	r25, r19
   17e78:	80 93 3c 25 	sts	0x253C, r24	; 0x80253c <udd_sram+0x18>
   17e7c:	90 93 3d 25 	sts	0x253D, r25	; 0x80253d <udd_sram+0x19>
   17e80:	20 91 67 25 	lds	r18, 0x2567	; 0x802567 <udd_ctrl_payload_nb_trans>
   17e84:	30 91 68 25 	lds	r19, 0x2568	; 0x802568 <udd_ctrl_payload_nb_trans+0x1>
   17e88:	89 81       	ldd	r24, Y+1	; 0x01
   17e8a:	9a 81       	ldd	r25, Y+2	; 0x02
   17e8c:	82 0f       	add	r24, r18
   17e8e:	93 1f       	adc	r25, r19
   17e90:	80 93 67 25 	sts	0x2567, r24	; 0x802567 <udd_ctrl_payload_nb_trans>
   17e94:	90 93 68 25 	sts	0x2568, r25	; 0x802568 <udd_ctrl_payload_nb_trans+0x1>
   17e98:	88 e3       	ldi	r24, 0x38	; 56
   17e9a:	95 e2       	ldi	r25, 0x25	; 37
   17e9c:	fc 01       	movw	r30, r24
   17e9e:	02 e0       	ldi	r16, 0x02	; 2
   17ea0:	06 93       	lac	Z, r16
   17ea2:	0f 90       	pop	r0
   17ea4:	0f 90       	pop	r0
   17ea6:	df 91       	pop	r29
   17ea8:	cf 91       	pop	r28
   17eaa:	0f 91       	pop	r16
   17eac:	08 95       	ret

00017eae <udd_ctrl_out_received>:
   17eae:	0f 93       	push	r16
   17eb0:	cf 93       	push	r28
   17eb2:	df 93       	push	r29
   17eb4:	1f 92       	push	r1
   17eb6:	1f 92       	push	r1
   17eb8:	cd b7       	in	r28, 0x3d	; 61
   17eba:	de b7       	in	r29, 0x3e	; 62
   17ebc:	80 91 64 25 	lds	r24, 0x2564	; 0x802564 <udd_ep_control_state>
   17ec0:	84 30       	cpi	r24, 0x04	; 4
   17ec2:	19 f4       	brne	.+6      	; 0x17eca <udd_ctrl_out_received+0x1c>
   17ec4:	4e d1       	rcall	.+668    	; 0x18162 <udd_ctrl_endofrequest>
   17ec6:	aa de       	rcall	.-684    	; 0x17c1c <udd_ctrl_init>
   17ec8:	af c0       	rjmp	.+350    	; 0x18028 <udd_ctrl_out_received+0x17a>
   17eca:	80 91 32 25 	lds	r24, 0x2532	; 0x802532 <udd_sram+0xe>
   17ece:	90 91 33 25 	lds	r25, 0x2533	; 0x802533 <udd_sram+0xf>
   17ed2:	89 83       	std	Y+1, r24	; 0x01
   17ed4:	9a 83       	std	Y+2, r25	; 0x02
   17ed6:	20 91 9f 32 	lds	r18, 0x329F	; 0x80329f <udd_g_ctrlreq+0xa>
   17eda:	30 91 a0 32 	lds	r19, 0x32A0	; 0x8032a0 <udd_g_ctrlreq+0xb>
   17ede:	40 91 67 25 	lds	r20, 0x2567	; 0x802567 <udd_ctrl_payload_nb_trans>
   17ee2:	50 91 68 25 	lds	r21, 0x2568	; 0x802568 <udd_ctrl_payload_nb_trans+0x1>
   17ee6:	89 81       	ldd	r24, Y+1	; 0x01
   17ee8:	9a 81       	ldd	r25, Y+2	; 0x02
   17eea:	84 0f       	add	r24, r20
   17eec:	95 1f       	adc	r25, r21
   17eee:	28 17       	cp	r18, r24
   17ef0:	39 07       	cpc	r19, r25
   17ef2:	70 f4       	brcc	.+28     	; 0x17f10 <udd_ctrl_out_received+0x62>
   17ef4:	20 91 9f 32 	lds	r18, 0x329F	; 0x80329f <udd_g_ctrlreq+0xa>
   17ef8:	30 91 a0 32 	lds	r19, 0x32A0	; 0x8032a0 <udd_g_ctrlreq+0xb>
   17efc:	80 91 67 25 	lds	r24, 0x2567	; 0x802567 <udd_ctrl_payload_nb_trans>
   17f00:	90 91 68 25 	lds	r25, 0x2568	; 0x802568 <udd_ctrl_payload_nb_trans+0x1>
   17f04:	a9 01       	movw	r20, r18
   17f06:	48 1b       	sub	r20, r24
   17f08:	59 0b       	sbc	r21, r25
   17f0a:	ca 01       	movw	r24, r20
   17f0c:	89 83       	std	Y+1, r24	; 0x01
   17f0e:	9a 83       	std	Y+2, r25	; 0x02
   17f10:	20 91 9d 32 	lds	r18, 0x329D	; 0x80329d <udd_g_ctrlreq+0x8>
   17f14:	30 91 9e 32 	lds	r19, 0x329E	; 0x80329e <udd_g_ctrlreq+0x9>
   17f18:	80 91 67 25 	lds	r24, 0x2567	; 0x802567 <udd_ctrl_payload_nb_trans>
   17f1c:	90 91 68 25 	lds	r25, 0x2568	; 0x802568 <udd_ctrl_payload_nb_trans+0x1>
   17f20:	82 0f       	add	r24, r18
   17f22:	93 1f       	adc	r25, r19
   17f24:	29 81       	ldd	r18, Y+1	; 0x01
   17f26:	3a 81       	ldd	r19, Y+2	; 0x02
   17f28:	a9 01       	movw	r20, r18
   17f2a:	69 e6       	ldi	r22, 0x69	; 105
   17f2c:	75 e2       	ldi	r23, 0x25	; 37
   17f2e:	0f 94 ab 31 	call	0x26356	; 0x26356 <memcpy>
   17f32:	20 91 67 25 	lds	r18, 0x2567	; 0x802567 <udd_ctrl_payload_nb_trans>
   17f36:	30 91 68 25 	lds	r19, 0x2568	; 0x802568 <udd_ctrl_payload_nb_trans+0x1>
   17f3a:	89 81       	ldd	r24, Y+1	; 0x01
   17f3c:	9a 81       	ldd	r25, Y+2	; 0x02
   17f3e:	82 0f       	add	r24, r18
   17f40:	93 1f       	adc	r25, r19
   17f42:	80 93 67 25 	sts	0x2567, r24	; 0x802567 <udd_ctrl_payload_nb_trans>
   17f46:	90 93 68 25 	sts	0x2568, r25	; 0x802568 <udd_ctrl_payload_nb_trans+0x1>
   17f4a:	89 81       	ldd	r24, Y+1	; 0x01
   17f4c:	9a 81       	ldd	r25, Y+2	; 0x02
   17f4e:	80 34       	cpi	r24, 0x40	; 64
   17f50:	91 05       	cpc	r25, r1
   17f52:	89 f4       	brne	.+34     	; 0x17f76 <udd_ctrl_out_received+0xc8>
   17f54:	20 91 9b 32 	lds	r18, 0x329B	; 0x80329b <udd_g_ctrlreq+0x6>
   17f58:	30 91 9c 32 	lds	r19, 0x329C	; 0x80329c <udd_g_ctrlreq+0x7>
   17f5c:	40 91 65 25 	lds	r20, 0x2565	; 0x802565 <udd_ctrl_prev_payload_nb_trans>
   17f60:	50 91 66 25 	lds	r21, 0x2566	; 0x802566 <udd_ctrl_prev_payload_nb_trans+0x1>
   17f64:	80 91 67 25 	lds	r24, 0x2567	; 0x802567 <udd_ctrl_payload_nb_trans>
   17f68:	90 91 68 25 	lds	r25, 0x2568	; 0x802568 <udd_ctrl_payload_nb_trans+0x1>
   17f6c:	84 0f       	add	r24, r20
   17f6e:	95 1f       	adc	r25, r21
   17f70:	82 17       	cp	r24, r18
   17f72:	93 07       	cpc	r25, r19
   17f74:	e8 f0       	brcs	.+58     	; 0x17fb0 <udd_ctrl_out_received+0x102>
   17f76:	80 91 67 25 	lds	r24, 0x2567	; 0x802567 <udd_ctrl_payload_nb_trans>
   17f7a:	90 91 68 25 	lds	r25, 0x2568	; 0x802568 <udd_ctrl_payload_nb_trans+0x1>
   17f7e:	80 93 9f 32 	sts	0x329F, r24	; 0x80329f <udd_g_ctrlreq+0xa>
   17f82:	90 93 a0 32 	sts	0x32A0, r25	; 0x8032a0 <udd_g_ctrlreq+0xb>
   17f86:	80 91 a3 32 	lds	r24, 0x32A3	; 0x8032a3 <udd_g_ctrlreq+0xe>
   17f8a:	90 91 a4 32 	lds	r25, 0x32A4	; 0x8032a4 <udd_g_ctrlreq+0xf>
   17f8e:	89 2b       	or	r24, r25
   17f90:	69 f0       	breq	.+26     	; 0x17fac <udd_ctrl_out_received+0xfe>
   17f92:	80 91 a3 32 	lds	r24, 0x32A3	; 0x8032a3 <udd_g_ctrlreq+0xe>
   17f96:	90 91 a4 32 	lds	r25, 0x32A4	; 0x8032a4 <udd_g_ctrlreq+0xf>
   17f9a:	fc 01       	movw	r30, r24
   17f9c:	19 95       	eicall
   17f9e:	98 2f       	mov	r25, r24
   17fa0:	81 e0       	ldi	r24, 0x01	; 1
   17fa2:	89 27       	eor	r24, r25
   17fa4:	88 23       	and	r24, r24
   17fa6:	11 f0       	breq	.+4      	; 0x17fac <udd_ctrl_out_received+0xfe>
   17fa8:	9d d0       	rcall	.+314    	; 0x180e4 <udd_ctrl_stall_data>
   17faa:	3e c0       	rjmp	.+124    	; 0x18028 <udd_ctrl_out_received+0x17a>
   17fac:	b2 d0       	rcall	.+356    	; 0x18112 <udd_ctrl_send_zlp_in>
   17fae:	3c c0       	rjmp	.+120    	; 0x18028 <udd_ctrl_out_received+0x17a>
   17fb0:	20 91 9f 32 	lds	r18, 0x329F	; 0x80329f <udd_g_ctrlreq+0xa>
   17fb4:	30 91 a0 32 	lds	r19, 0x32A0	; 0x8032a0 <udd_g_ctrlreq+0xb>
   17fb8:	80 91 67 25 	lds	r24, 0x2567	; 0x802567 <udd_ctrl_payload_nb_trans>
   17fbc:	90 91 68 25 	lds	r25, 0x2568	; 0x802568 <udd_ctrl_payload_nb_trans+0x1>
   17fc0:	28 17       	cp	r18, r24
   17fc2:	39 07       	cpc	r19, r25
   17fc4:	39 f5       	brne	.+78     	; 0x18014 <udd_ctrl_out_received+0x166>
   17fc6:	80 91 a3 32 	lds	r24, 0x32A3	; 0x8032a3 <udd_g_ctrlreq+0xe>
   17fca:	90 91 a4 32 	lds	r25, 0x32A4	; 0x8032a4 <udd_g_ctrlreq+0xf>
   17fce:	89 2b       	or	r24, r25
   17fd0:	11 f4       	brne	.+4      	; 0x17fd6 <udd_ctrl_out_received+0x128>
   17fd2:	88 d0       	rcall	.+272    	; 0x180e4 <udd_ctrl_stall_data>
   17fd4:	29 c0       	rjmp	.+82     	; 0x18028 <udd_ctrl_out_received+0x17a>
   17fd6:	80 91 a3 32 	lds	r24, 0x32A3	; 0x8032a3 <udd_g_ctrlreq+0xe>
   17fda:	90 91 a4 32 	lds	r25, 0x32A4	; 0x8032a4 <udd_g_ctrlreq+0xf>
   17fde:	fc 01       	movw	r30, r24
   17fe0:	19 95       	eicall
   17fe2:	98 2f       	mov	r25, r24
   17fe4:	81 e0       	ldi	r24, 0x01	; 1
   17fe6:	89 27       	eor	r24, r25
   17fe8:	88 23       	and	r24, r24
   17fea:	11 f0       	breq	.+4      	; 0x17ff0 <udd_ctrl_out_received+0x142>
   17fec:	7b d0       	rcall	.+246    	; 0x180e4 <udd_ctrl_stall_data>
   17fee:	1c c0       	rjmp	.+56     	; 0x18028 <udd_ctrl_out_received+0x17a>
   17ff0:	20 91 65 25 	lds	r18, 0x2565	; 0x802565 <udd_ctrl_prev_payload_nb_trans>
   17ff4:	30 91 66 25 	lds	r19, 0x2566	; 0x802566 <udd_ctrl_prev_payload_nb_trans+0x1>
   17ff8:	80 91 67 25 	lds	r24, 0x2567	; 0x802567 <udd_ctrl_payload_nb_trans>
   17ffc:	90 91 68 25 	lds	r25, 0x2568	; 0x802568 <udd_ctrl_payload_nb_trans+0x1>
   18000:	82 0f       	add	r24, r18
   18002:	93 1f       	adc	r25, r19
   18004:	80 93 65 25 	sts	0x2565, r24	; 0x802565 <udd_ctrl_prev_payload_nb_trans>
   18008:	90 93 66 25 	sts	0x2566, r25	; 0x802566 <udd_ctrl_prev_payload_nb_trans+0x1>
   1800c:	10 92 67 25 	sts	0x2567, r1	; 0x802567 <udd_ctrl_payload_nb_trans>
   18010:	10 92 68 25 	sts	0x2568, r1	; 0x802568 <udd_ctrl_payload_nb_trans+0x1>
   18014:	80 e3       	ldi	r24, 0x30	; 48
   18016:	95 e2       	ldi	r25, 0x25	; 37
   18018:	fc 01       	movw	r30, r24
   1801a:	02 e0       	ldi	r16, 0x02	; 2
   1801c:	06 93       	lac	Z, r16
   1801e:	80 e3       	ldi	r24, 0x30	; 48
   18020:	95 e2       	ldi	r25, 0x25	; 37
   18022:	fc 01       	movw	r30, r24
   18024:	00 e2       	ldi	r16, 0x20	; 32
   18026:	06 93       	lac	Z, r16
   18028:	0f 90       	pop	r0
   1802a:	0f 90       	pop	r0
   1802c:	df 91       	pop	r29
   1802e:	cf 91       	pop	r28
   18030:	0f 91       	pop	r16
   18032:	08 95       	ret

00018034 <udd_ctrl_underflow>:
   18034:	0f 93       	push	r16
   18036:	cf 93       	push	r28
   18038:	df 93       	push	r29
   1803a:	cd b7       	in	r28, 0x3d	; 61
   1803c:	de b7       	in	r29, 0x3e	; 62
   1803e:	8c ec       	ldi	r24, 0xCC	; 204
   18040:	94 e0       	ldi	r25, 0x04	; 4
   18042:	fc 01       	movw	r30, r24
   18044:	80 81       	ld	r24, Z
   18046:	88 2f       	mov	r24, r24
   18048:	90 e0       	ldi	r25, 0x00	; 0
   1804a:	82 70       	andi	r24, 0x02	; 2
   1804c:	99 27       	eor	r25, r25
   1804e:	89 2b       	or	r24, r25
   18050:	c1 f4       	brne	.+48     	; 0x18082 <udd_ctrl_underflow+0x4e>
   18052:	d7 d0       	rcall	.+430    	; 0x18202 <udd_ctrl_interrupt_tc_setup>
   18054:	88 23       	and	r24, r24
   18056:	a9 f4       	brne	.+42     	; 0x18082 <udd_ctrl_underflow+0x4e>
   18058:	80 91 64 25 	lds	r24, 0x2564	; 0x802564 <udd_ep_control_state>
   1805c:	81 30       	cpi	r24, 0x01	; 1
   1805e:	11 f4       	brne	.+4      	; 0x18064 <udd_ctrl_underflow+0x30>
   18060:	58 d0       	rcall	.+176    	; 0x18112 <udd_ctrl_send_zlp_in>
   18062:	10 c0       	rjmp	.+32     	; 0x18084 <udd_ctrl_underflow+0x50>
   18064:	80 91 64 25 	lds	r24, 0x2564	; 0x802564 <udd_ep_control_state>
   18068:	84 30       	cpi	r24, 0x04	; 4
   1806a:	61 f4       	brne	.+24     	; 0x18084 <udd_ctrl_underflow+0x50>
   1806c:	89 e3       	ldi	r24, 0x39	; 57
   1806e:	95 e2       	ldi	r25, 0x25	; 37
   18070:	fc 01       	movw	r30, r24
   18072:	04 e0       	ldi	r16, 0x04	; 4
   18074:	05 93       	las	Z, r16
   18076:	81 e3       	ldi	r24, 0x31	; 49
   18078:	95 e2       	ldi	r25, 0x25	; 37
   1807a:	fc 01       	movw	r30, r24
   1807c:	04 e0       	ldi	r16, 0x04	; 4
   1807e:	05 93       	las	Z, r16
   18080:	01 c0       	rjmp	.+2      	; 0x18084 <udd_ctrl_underflow+0x50>
   18082:	00 00       	nop
   18084:	df 91       	pop	r29
   18086:	cf 91       	pop	r28
   18088:	0f 91       	pop	r16
   1808a:	08 95       	ret

0001808c <udd_ctrl_overflow>:
   1808c:	0f 93       	push	r16
   1808e:	cf 93       	push	r28
   18090:	df 93       	push	r29
   18092:	cd b7       	in	r28, 0x3d	; 61
   18094:	de b7       	in	r29, 0x3e	; 62
   18096:	8c ec       	ldi	r24, 0xCC	; 204
   18098:	94 e0       	ldi	r25, 0x04	; 4
   1809a:	fc 01       	movw	r30, r24
   1809c:	80 81       	ld	r24, Z
   1809e:	88 2f       	mov	r24, r24
   180a0:	90 e0       	ldi	r25, 0x00	; 0
   180a2:	82 70       	andi	r24, 0x02	; 2
   180a4:	99 27       	eor	r25, r25
   180a6:	89 2b       	or	r24, r25
   180a8:	c1 f4       	brne	.+48     	; 0x180da <udd_ctrl_overflow+0x4e>
   180aa:	ab d0       	rcall	.+342    	; 0x18202 <udd_ctrl_interrupt_tc_setup>
   180ac:	88 23       	and	r24, r24
   180ae:	a9 f4       	brne	.+42     	; 0x180da <udd_ctrl_overflow+0x4e>
   180b0:	80 91 64 25 	lds	r24, 0x2564	; 0x802564 <udd_ep_control_state>
   180b4:	82 30       	cpi	r24, 0x02	; 2
   180b6:	11 f4       	brne	.+4      	; 0x180bc <udd_ctrl_overflow+0x30>
   180b8:	42 d0       	rcall	.+132    	; 0x1813e <udd_ctrl_send_zlp_out>
   180ba:	10 c0       	rjmp	.+32     	; 0x180dc <udd_ctrl_overflow+0x50>
   180bc:	80 91 64 25 	lds	r24, 0x2564	; 0x802564 <udd_ep_control_state>
   180c0:	83 30       	cpi	r24, 0x03	; 3
   180c2:	61 f4       	brne	.+24     	; 0x180dc <udd_ctrl_overflow+0x50>
   180c4:	89 e3       	ldi	r24, 0x39	; 57
   180c6:	95 e2       	ldi	r25, 0x25	; 37
   180c8:	fc 01       	movw	r30, r24
   180ca:	04 e0       	ldi	r16, 0x04	; 4
   180cc:	05 93       	las	Z, r16
   180ce:	81 e3       	ldi	r24, 0x31	; 49
   180d0:	95 e2       	ldi	r25, 0x25	; 37
   180d2:	fc 01       	movw	r30, r24
   180d4:	04 e0       	ldi	r16, 0x04	; 4
   180d6:	05 93       	las	Z, r16
   180d8:	01 c0       	rjmp	.+2      	; 0x180dc <udd_ctrl_overflow+0x50>
   180da:	00 00       	nop
   180dc:	df 91       	pop	r29
   180de:	cf 91       	pop	r28
   180e0:	0f 91       	pop	r16
   180e2:	08 95       	ret

000180e4 <udd_ctrl_stall_data>:
   180e4:	0f 93       	push	r16
   180e6:	cf 93       	push	r28
   180e8:	df 93       	push	r29
   180ea:	cd b7       	in	r28, 0x3d	; 61
   180ec:	de b7       	in	r29, 0x3e	; 62
   180ee:	85 e0       	ldi	r24, 0x05	; 5
   180f0:	80 93 64 25 	sts	0x2564, r24	; 0x802564 <udd_ep_control_state>
   180f4:	89 e3       	ldi	r24, 0x39	; 57
   180f6:	95 e2       	ldi	r25, 0x25	; 37
   180f8:	fc 01       	movw	r30, r24
   180fa:	04 e0       	ldi	r16, 0x04	; 4
   180fc:	05 93       	las	Z, r16
   180fe:	81 e3       	ldi	r24, 0x31	; 49
   18100:	95 e2       	ldi	r25, 0x25	; 37
   18102:	fc 01       	movw	r30, r24
   18104:	04 e0       	ldi	r16, 0x04	; 4
   18106:	05 93       	las	Z, r16
   18108:	00 00       	nop
   1810a:	df 91       	pop	r29
   1810c:	cf 91       	pop	r28
   1810e:	0f 91       	pop	r16
   18110:	08 95       	ret

00018112 <udd_ctrl_send_zlp_in>:
   18112:	0f 93       	push	r16
   18114:	cf 93       	push	r28
   18116:	df 93       	push	r29
   18118:	cd b7       	in	r28, 0x3d	; 61
   1811a:	de b7       	in	r29, 0x3e	; 62
   1811c:	83 e0       	ldi	r24, 0x03	; 3
   1811e:	80 93 64 25 	sts	0x2564, r24	; 0x802564 <udd_ep_control_state>
   18122:	10 92 3a 25 	sts	0x253A, r1	; 0x80253a <udd_sram+0x16>
   18126:	10 92 3b 25 	sts	0x253B, r1	; 0x80253b <udd_sram+0x17>
   1812a:	88 e3       	ldi	r24, 0x38	; 56
   1812c:	95 e2       	ldi	r25, 0x25	; 37
   1812e:	fc 01       	movw	r30, r24
   18130:	02 e0       	ldi	r16, 0x02	; 2
   18132:	06 93       	lac	Z, r16
   18134:	00 00       	nop
   18136:	df 91       	pop	r29
   18138:	cf 91       	pop	r28
   1813a:	0f 91       	pop	r16
   1813c:	08 95       	ret

0001813e <udd_ctrl_send_zlp_out>:
   1813e:	0f 93       	push	r16
   18140:	cf 93       	push	r28
   18142:	df 93       	push	r29
   18144:	cd b7       	in	r28, 0x3d	; 61
   18146:	de b7       	in	r29, 0x3e	; 62
   18148:	84 e0       	ldi	r24, 0x04	; 4
   1814a:	80 93 64 25 	sts	0x2564, r24	; 0x802564 <udd_ep_control_state>
   1814e:	80 e3       	ldi	r24, 0x30	; 48
   18150:	95 e2       	ldi	r25, 0x25	; 37
   18152:	fc 01       	movw	r30, r24
   18154:	02 e0       	ldi	r16, 0x02	; 2
   18156:	06 93       	lac	Z, r16
   18158:	00 00       	nop
   1815a:	df 91       	pop	r29
   1815c:	cf 91       	pop	r28
   1815e:	0f 91       	pop	r16
   18160:	08 95       	ret

00018162 <udd_ctrl_endofrequest>:
   18162:	cf 93       	push	r28
   18164:	df 93       	push	r29
   18166:	cd b7       	in	r28, 0x3d	; 61
   18168:	de b7       	in	r29, 0x3e	; 62
   1816a:	80 91 a1 32 	lds	r24, 0x32A1	; 0x8032a1 <udd_g_ctrlreq+0xc>
   1816e:	90 91 a2 32 	lds	r25, 0x32A2	; 0x8032a2 <udd_g_ctrlreq+0xd>
   18172:	89 2b       	or	r24, r25
   18174:	31 f0       	breq	.+12     	; 0x18182 <udd_ctrl_endofrequest+0x20>
   18176:	80 91 a1 32 	lds	r24, 0x32A1	; 0x8032a1 <udd_g_ctrlreq+0xc>
   1817a:	90 91 a2 32 	lds	r25, 0x32A2	; 0x8032a2 <udd_g_ctrlreq+0xd>
   1817e:	fc 01       	movw	r30, r24
   18180:	19 95       	eicall
   18182:	00 00       	nop
   18184:	df 91       	pop	r29
   18186:	cf 91       	pop	r28
   18188:	08 95       	ret

0001818a <udd_ctrl_interrupt_error>:
   1818a:	cf 93       	push	r28
   1818c:	df 93       	push	r29
   1818e:	cd b7       	in	r28, 0x3d	; 61
   18190:	de b7       	in	r29, 0x3e	; 62
   18192:	8b ec       	ldi	r24, 0xCB	; 203
   18194:	94 e0       	ldi	r25, 0x04	; 4
   18196:	fc 01       	movw	r30, r24
   18198:	80 81       	ld	r24, Z
   1819a:	88 2f       	mov	r24, r24
   1819c:	90 e0       	ldi	r25, 0x00	; 0
   1819e:	84 70       	andi	r24, 0x04	; 4
   181a0:	99 27       	eor	r25, r25
   181a2:	89 2b       	or	r24, r25
   181a4:	81 f0       	breq	.+32     	; 0x181c6 <udd_ctrl_interrupt_error+0x3c>
   181a6:	8a ec       	ldi	r24, 0xCA	; 202
   181a8:	94 e0       	ldi	r25, 0x04	; 4
   181aa:	24 e0       	ldi	r18, 0x04	; 4
   181ac:	fc 01       	movw	r30, r24
   181ae:	20 83       	st	Z, r18
   181b0:	80 91 38 25 	lds	r24, 0x2538	; 0x802538 <udd_sram+0x14>
   181b4:	88 2f       	mov	r24, r24
   181b6:	90 e0       	ldi	r25, 0x00	; 0
   181b8:	80 74       	andi	r24, 0x40	; 64
   181ba:	99 27       	eor	r25, r25
   181bc:	89 2b       	or	r24, r25
   181be:	09 f0       	breq	.+2      	; 0x181c2 <udd_ctrl_interrupt_error+0x38>
   181c0:	39 df       	rcall	.-398    	; 0x18034 <udd_ctrl_underflow>
   181c2:	81 e0       	ldi	r24, 0x01	; 1
   181c4:	1b c0       	rjmp	.+54     	; 0x181fc <udd_ctrl_interrupt_error+0x72>
   181c6:	8b ec       	ldi	r24, 0xCB	; 203
   181c8:	94 e0       	ldi	r25, 0x04	; 4
   181ca:	fc 01       	movw	r30, r24
   181cc:	80 81       	ld	r24, Z
   181ce:	88 2f       	mov	r24, r24
   181d0:	90 e0       	ldi	r25, 0x00	; 0
   181d2:	82 70       	andi	r24, 0x02	; 2
   181d4:	99 27       	eor	r25, r25
   181d6:	89 2b       	or	r24, r25
   181d8:	81 f0       	breq	.+32     	; 0x181fa <udd_ctrl_interrupt_error+0x70>
   181da:	8a ec       	ldi	r24, 0xCA	; 202
   181dc:	94 e0       	ldi	r25, 0x04	; 4
   181de:	22 e0       	ldi	r18, 0x02	; 2
   181e0:	fc 01       	movw	r30, r24
   181e2:	20 83       	st	Z, r18
   181e4:	80 91 30 25 	lds	r24, 0x2530	; 0x802530 <udd_sram+0xc>
   181e8:	88 2f       	mov	r24, r24
   181ea:	90 e0       	ldi	r25, 0x00	; 0
   181ec:	80 74       	andi	r24, 0x40	; 64
   181ee:	99 27       	eor	r25, r25
   181f0:	89 2b       	or	r24, r25
   181f2:	09 f0       	breq	.+2      	; 0x181f6 <udd_ctrl_interrupt_error+0x6c>
   181f4:	4b df       	rcall	.-362    	; 0x1808c <udd_ctrl_overflow>
   181f6:	81 e0       	ldi	r24, 0x01	; 1
   181f8:	01 c0       	rjmp	.+2      	; 0x181fc <udd_ctrl_interrupt_error+0x72>
   181fa:	80 e0       	ldi	r24, 0x00	; 0
   181fc:	df 91       	pop	r29
   181fe:	cf 91       	pop	r28
   18200:	08 95       	ret

00018202 <udd_ctrl_interrupt_tc_setup>:
   18202:	0f 93       	push	r16
   18204:	cf 93       	push	r28
   18206:	df 93       	push	r29
   18208:	cd b7       	in	r28, 0x3d	; 61
   1820a:	de b7       	in	r29, 0x3e	; 62
   1820c:	8c ec       	ldi	r24, 0xCC	; 204
   1820e:	94 e0       	ldi	r25, 0x04	; 4
   18210:	fc 01       	movw	r30, r24
   18212:	80 81       	ld	r24, Z
   18214:	88 2f       	mov	r24, r24
   18216:	90 e0       	ldi	r25, 0x00	; 0
   18218:	81 70       	andi	r24, 0x01	; 1
   1821a:	99 27       	eor	r25, r25
   1821c:	89 2b       	or	r24, r25
   1821e:	11 f4       	brne	.+4      	; 0x18224 <udd_ctrl_interrupt_tc_setup+0x22>
   18220:	80 e0       	ldi	r24, 0x00	; 0
   18222:	1b c0       	rjmp	.+54     	; 0x1825a <udd_ctrl_interrupt_tc_setup+0x58>
   18224:	8c ec       	ldi	r24, 0xCC	; 204
   18226:	94 e0       	ldi	r25, 0x04	; 4
   18228:	21 e0       	ldi	r18, 0x01	; 1
   1822a:	fc 01       	movw	r30, r24
   1822c:	20 83       	st	Z, r18
   1822e:	80 e3       	ldi	r24, 0x30	; 48
   18230:	95 e2       	ldi	r25, 0x25	; 37
   18232:	fc 01       	movw	r30, r24
   18234:	00 e8       	ldi	r16, 0x80	; 128
   18236:	06 93       	lac	Z, r16
   18238:	88 e3       	ldi	r24, 0x38	; 56
   1823a:	95 e2       	ldi	r25, 0x25	; 37
   1823c:	fc 01       	movw	r30, r24
   1823e:	00 e8       	ldi	r16, 0x80	; 128
   18240:	06 93       	lac	Z, r16
   18242:	8a ec       	ldi	r24, 0xCA	; 202
   18244:	94 e0       	ldi	r25, 0x04	; 4
   18246:	21 e0       	ldi	r18, 0x01	; 1
   18248:	fc 01       	movw	r30, r24
   1824a:	20 83       	st	Z, r18
   1824c:	80 e3       	ldi	r24, 0x30	; 48
   1824e:	95 e2       	ldi	r25, 0x25	; 37
   18250:	fc 01       	movw	r30, r24
   18252:	00 e1       	ldi	r16, 0x10	; 16
   18254:	06 93       	lac	Z, r16
   18256:	24 dd       	rcall	.-1464   	; 0x17ca0 <udd_ctrl_setup_received>
   18258:	81 e0       	ldi	r24, 0x01	; 1
   1825a:	df 91       	pop	r29
   1825c:	cf 91       	pop	r28
   1825e:	0f 91       	pop	r16
   18260:	08 95       	ret

00018262 <udd_ep_get_size>:
   18262:	cf 93       	push	r28
   18264:	df 93       	push	r29
   18266:	1f 92       	push	r1
   18268:	1f 92       	push	r1
   1826a:	cd b7       	in	r28, 0x3d	; 61
   1826c:	de b7       	in	r29, 0x3e	; 62
   1826e:	89 83       	std	Y+1, r24	; 0x01
   18270:	9a 83       	std	Y+2, r25	; 0x02
   18272:	89 81       	ldd	r24, Y+1	; 0x01
   18274:	9a 81       	ldd	r25, Y+2	; 0x02
   18276:	fc 01       	movw	r30, r24
   18278:	81 81       	ldd	r24, Z+1	; 0x01
   1827a:	88 2f       	mov	r24, r24
   1827c:	90 e0       	ldi	r25, 0x00	; 0
   1827e:	87 70       	andi	r24, 0x07	; 7
   18280:	99 27       	eor	r25, r25
   18282:	09 2e       	mov	r0, r25
   18284:	00 0c       	add	r0, r0
   18286:	aa 0b       	sbc	r26, r26
   18288:	bb 0b       	sbc	r27, r27
   1828a:	41 e0       	ldi	r20, 0x01	; 1
   1828c:	50 e0       	ldi	r21, 0x00	; 0
   1828e:	26 e0       	ldi	r18, 0x06	; 6
   18290:	30 e0       	ldi	r19, 0x00	; 0
   18292:	84 1b       	sub	r24, r20
   18294:	95 0b       	sbc	r25, r21
   18296:	28 17       	cp	r18, r24
   18298:	39 07       	cpc	r19, r25
   1829a:	38 f0       	brcs	.+14     	; 0x182aa <udd_ep_get_size+0x48>
   1829c:	fc 01       	movw	r30, r24
   1829e:	88 27       	eor	r24, r24
   182a0:	ef 5e       	subi	r30, 0xEF	; 239
   182a2:	fe 4f       	sbci	r31, 0xFE	; 254
   182a4:	8f 4f       	sbci	r24, 0xFF	; 255
   182a6:	0d 94 44 2d 	jmp	0x25a88	; 0x25a88 <__tablejump2__>
   182aa:	88 e0       	ldi	r24, 0x08	; 8
   182ac:	90 e0       	ldi	r25, 0x00	; 0
   182ae:	14 c0       	rjmp	.+40     	; 0x182d8 <udd_ep_get_size+0x76>
   182b0:	80 e1       	ldi	r24, 0x10	; 16
   182b2:	90 e0       	ldi	r25, 0x00	; 0
   182b4:	11 c0       	rjmp	.+34     	; 0x182d8 <udd_ep_get_size+0x76>
   182b6:	80 e2       	ldi	r24, 0x20	; 32
   182b8:	90 e0       	ldi	r25, 0x00	; 0
   182ba:	0e c0       	rjmp	.+28     	; 0x182d8 <udd_ep_get_size+0x76>
   182bc:	80 e4       	ldi	r24, 0x40	; 64
   182be:	90 e0       	ldi	r25, 0x00	; 0
   182c0:	0b c0       	rjmp	.+22     	; 0x182d8 <udd_ep_get_size+0x76>
   182c2:	80 e8       	ldi	r24, 0x80	; 128
   182c4:	90 e0       	ldi	r25, 0x00	; 0
   182c6:	08 c0       	rjmp	.+16     	; 0x182d8 <udd_ep_get_size+0x76>
   182c8:	80 e0       	ldi	r24, 0x00	; 0
   182ca:	91 e0       	ldi	r25, 0x01	; 1
   182cc:	05 c0       	rjmp	.+10     	; 0x182d8 <udd_ep_get_size+0x76>
   182ce:	80 e0       	ldi	r24, 0x00	; 0
   182d0:	92 e0       	ldi	r25, 0x02	; 2
   182d2:	02 c0       	rjmp	.+4      	; 0x182d8 <udd_ep_get_size+0x76>
   182d4:	8f ef       	ldi	r24, 0xFF	; 255
   182d6:	93 e0       	ldi	r25, 0x03	; 3
   182d8:	0f 90       	pop	r0
   182da:	0f 90       	pop	r0
   182dc:	df 91       	pop	r29
   182de:	cf 91       	pop	r28
   182e0:	08 95       	ret

000182e2 <udd_ep_get_job>:
   182e2:	cf 93       	push	r28
   182e4:	df 93       	push	r29
   182e6:	1f 92       	push	r1
   182e8:	cd b7       	in	r28, 0x3d	; 61
   182ea:	de b7       	in	r29, 0x3e	; 62
   182ec:	89 83       	std	Y+1, r24	; 0x01
   182ee:	89 81       	ldd	r24, Y+1	; 0x01
   182f0:	88 2f       	mov	r24, r24
   182f2:	90 e0       	ldi	r25, 0x00	; 0
   182f4:	8f 70       	andi	r24, 0x0F	; 15
   182f6:	99 27       	eor	r25, r25
   182f8:	9c 01       	movw	r18, r24
   182fa:	22 0f       	add	r18, r18
   182fc:	33 1f       	adc	r19, r19
   182fe:	89 81       	ldd	r24, Y+1	; 0x01
   18300:	88 1f       	adc	r24, r24
   18302:	88 27       	eor	r24, r24
   18304:	88 1f       	adc	r24, r24
   18306:	88 2f       	mov	r24, r24
   18308:	90 e0       	ldi	r25, 0x00	; 0
   1830a:	82 0f       	add	r24, r18
   1830c:	93 1f       	adc	r25, r19
   1830e:	9c 01       	movw	r18, r24
   18310:	22 50       	subi	r18, 0x02	; 2
   18312:	31 09       	sbc	r19, r1
   18314:	c9 01       	movw	r24, r18
   18316:	88 0f       	add	r24, r24
   18318:	99 1f       	adc	r25, r25
   1831a:	88 0f       	add	r24, r24
   1831c:	99 1f       	adc	r25, r25
   1831e:	88 0f       	add	r24, r24
   18320:	99 1f       	adc	r25, r25
   18322:	82 0f       	add	r24, r18
   18324:	93 1f       	adc	r25, r19
   18326:	87 55       	subi	r24, 0x57	; 87
   18328:	9a 4d       	sbci	r25, 0xDA	; 218
   1832a:	0f 90       	pop	r0
   1832c:	df 91       	pop	r29
   1832e:	cf 91       	pop	r28
   18330:	08 95       	ret

00018332 <udd_ep_trans_complet>:
   18332:	0f 93       	push	r16
   18334:	cf 93       	push	r28
   18336:	df 93       	push	r29
   18338:	cd b7       	in	r28, 0x3d	; 61
   1833a:	de b7       	in	r29, 0x3e	; 62
   1833c:	2b 97       	sbiw	r28, 0x0b	; 11
   1833e:	cd bf       	out	0x3d, r28	; 61
   18340:	de bf       	out	0x3e, r29	; 62
   18342:	8b 87       	std	Y+11, r24	; 0x0b
   18344:	8b 85       	ldd	r24, Y+11	; 0x0b
   18346:	cd df       	rcall	.-102    	; 0x182e2 <udd_ep_get_job>
   18348:	8b 83       	std	Y+3, r24	; 0x03
   1834a:	9c 83       	std	Y+4, r25	; 0x04
   1834c:	8b 85       	ldd	r24, Y+11	; 0x0b
   1834e:	43 dc       	rcall	.-1914   	; 0x17bd6 <udd_ep_get_ctrl>
   18350:	8d 83       	std	Y+5, r24	; 0x05
   18352:	9e 83       	std	Y+6, r25	; 0x06
   18354:	8d 81       	ldd	r24, Y+5	; 0x05
   18356:	9e 81       	ldd	r25, Y+6	; 0x06
   18358:	84 df       	rcall	.-248    	; 0x18262 <udd_ep_get_size>
   1835a:	8f 83       	std	Y+7, r24	; 0x07
   1835c:	98 87       	std	Y+8, r25	; 0x08
   1835e:	8b 85       	ldd	r24, Y+11	; 0x0b
   18360:	88 23       	and	r24, r24
   18362:	0c f0       	brlt	.+2      	; 0x18366 <udd_ep_trans_complet+0x34>
   18364:	aa c0       	rjmp	.+340    	; 0x184ba <udd_ep_trans_complet+0x188>
   18366:	8d 81       	ldd	r24, Y+5	; 0x05
   18368:	9e 81       	ldd	r25, Y+6	; 0x06
   1836a:	fc 01       	movw	r30, r24
   1836c:	86 81       	ldd	r24, Z+6	; 0x06
   1836e:	97 81       	ldd	r25, Z+7	; 0x07
   18370:	89 87       	std	Y+9, r24	; 0x09
   18372:	9a 87       	std	Y+10, r25	; 0x0a
   18374:	8b 81       	ldd	r24, Y+3	; 0x03
   18376:	9c 81       	ldd	r25, Y+4	; 0x04
   18378:	fc 01       	movw	r30, r24
   1837a:	25 81       	ldd	r18, Z+5	; 0x05
   1837c:	36 81       	ldd	r19, Z+6	; 0x06
   1837e:	89 85       	ldd	r24, Y+9	; 0x09
   18380:	9a 85       	ldd	r25, Y+10	; 0x0a
   18382:	28 0f       	add	r18, r24
   18384:	39 1f       	adc	r19, r25
   18386:	8b 81       	ldd	r24, Y+3	; 0x03
   18388:	9c 81       	ldd	r25, Y+4	; 0x04
   1838a:	fc 01       	movw	r30, r24
   1838c:	25 83       	std	Z+5, r18	; 0x05
   1838e:	36 83       	std	Z+6, r19	; 0x06
   18390:	8b 81       	ldd	r24, Y+3	; 0x03
   18392:	9c 81       	ldd	r25, Y+4	; 0x04
   18394:	fc 01       	movw	r30, r24
   18396:	25 81       	ldd	r18, Z+5	; 0x05
   18398:	36 81       	ldd	r19, Z+6	; 0x06
   1839a:	8b 81       	ldd	r24, Y+3	; 0x03
   1839c:	9c 81       	ldd	r25, Y+4	; 0x04
   1839e:	fc 01       	movw	r30, r24
   183a0:	83 81       	ldd	r24, Z+3	; 0x03
   183a2:	94 81       	ldd	r25, Z+4	; 0x04
   183a4:	28 17       	cp	r18, r24
   183a6:	39 07       	cpc	r19, r25
   183a8:	09 f4       	brne	.+2      	; 0x183ac <udd_ep_trans_complet+0x7a>
   183aa:	68 c0       	rjmp	.+208    	; 0x1847c <udd_ep_trans_complet+0x14a>
   183ac:	8b 81       	ldd	r24, Y+3	; 0x03
   183ae:	9c 81       	ldd	r25, Y+4	; 0x04
   183b0:	fc 01       	movw	r30, r24
   183b2:	23 81       	ldd	r18, Z+3	; 0x03
   183b4:	34 81       	ldd	r19, Z+4	; 0x04
   183b6:	8b 81       	ldd	r24, Y+3	; 0x03
   183b8:	9c 81       	ldd	r25, Y+4	; 0x04
   183ba:	fc 01       	movw	r30, r24
   183bc:	85 81       	ldd	r24, Z+5	; 0x05
   183be:	96 81       	ldd	r25, Z+6	; 0x06
   183c0:	a9 01       	movw	r20, r18
   183c2:	48 1b       	sub	r20, r24
   183c4:	59 0b       	sbc	r21, r25
   183c6:	ca 01       	movw	r24, r20
   183c8:	89 83       	std	Y+1, r24	; 0x01
   183ca:	9a 83       	std	Y+2, r25	; 0x02
   183cc:	89 81       	ldd	r24, Y+1	; 0x01
   183ce:	9a 81       	ldd	r25, Y+2	; 0x02
   183d0:	81 15       	cp	r24, r1
   183d2:	94 40       	sbci	r25, 0x04	; 4
   183d4:	70 f0       	brcs	.+28     	; 0x183f2 <udd_ep_trans_complet+0xc0>
   183d6:	8f ef       	ldi	r24, 0xFF	; 255
   183d8:	93 e0       	ldi	r25, 0x03	; 3
   183da:	2f 81       	ldd	r18, Y+7	; 0x07
   183dc:	38 85       	ldd	r19, Y+8	; 0x08
   183de:	b9 01       	movw	r22, r18
   183e0:	0f 94 df 2c 	call	0x259be	; 0x259be <__udivmodhi4>
   183e4:	9c 01       	movw	r18, r24
   183e6:	8f ef       	ldi	r24, 0xFF	; 255
   183e8:	93 e0       	ldi	r25, 0x03	; 3
   183ea:	82 1b       	sub	r24, r18
   183ec:	93 0b       	sbc	r25, r19
   183ee:	89 83       	std	Y+1, r24	; 0x01
   183f0:	9a 83       	std	Y+2, r25	; 0x02
   183f2:	8b 81       	ldd	r24, Y+3	; 0x03
   183f4:	9c 81       	ldd	r25, Y+4	; 0x04
   183f6:	fc 01       	movw	r30, r24
   183f8:	80 81       	ld	r24, Z
   183fa:	82 70       	andi	r24, 0x02	; 2
   183fc:	88 23       	and	r24, r24
   183fe:	61 f0       	breq	.+24     	; 0x18418 <udd_ep_trans_complet+0xe6>
   18400:	89 81       	ldd	r24, Y+1	; 0x01
   18402:	9a 81       	ldd	r25, Y+2	; 0x02
   18404:	2f 81       	ldd	r18, Y+7	; 0x07
   18406:	38 85       	ldd	r19, Y+8	; 0x08
   18408:	b9 01       	movw	r22, r18
   1840a:	0f 94 df 2c 	call	0x259be	; 0x259be <__udivmodhi4>
   1840e:	89 2b       	or	r24, r25
   18410:	19 f4       	brne	.+6      	; 0x18418 <udd_ep_trans_complet+0xe6>
   18412:	81 e0       	ldi	r24, 0x01	; 1
   18414:	90 e0       	ldi	r25, 0x00	; 0
   18416:	02 c0       	rjmp	.+4      	; 0x1841c <udd_ep_trans_complet+0xea>
   18418:	80 e0       	ldi	r24, 0x00	; 0
   1841a:	90 e0       	ldi	r25, 0x00	; 0
   1841c:	28 2f       	mov	r18, r24
   1841e:	21 70       	andi	r18, 0x01	; 1
   18420:	8b 81       	ldd	r24, Y+3	; 0x03
   18422:	9c 81       	ldd	r25, Y+4	; 0x04
   18424:	21 70       	andi	r18, 0x01	; 1
   18426:	22 0f       	add	r18, r18
   18428:	fc 01       	movw	r30, r24
   1842a:	30 81       	ld	r19, Z
   1842c:	3d 7f       	andi	r19, 0xFD	; 253
   1842e:	23 2b       	or	r18, r19
   18430:	fc 01       	movw	r30, r24
   18432:	20 83       	st	Z, r18
   18434:	8d 81       	ldd	r24, Y+5	; 0x05
   18436:	9e 81       	ldd	r25, Y+6	; 0x06
   18438:	fc 01       	movw	r30, r24
   1843a:	16 82       	std	Z+6, r1	; 0x06
   1843c:	17 82       	std	Z+7, r1	; 0x07
   1843e:	8d 81       	ldd	r24, Y+5	; 0x05
   18440:	9e 81       	ldd	r25, Y+6	; 0x06
   18442:	29 81       	ldd	r18, Y+1	; 0x01
   18444:	3a 81       	ldd	r19, Y+2	; 0x02
   18446:	fc 01       	movw	r30, r24
   18448:	22 83       	std	Z+2, r18	; 0x02
   1844a:	33 83       	std	Z+3, r19	; 0x03
   1844c:	8b 81       	ldd	r24, Y+3	; 0x03
   1844e:	9c 81       	ldd	r25, Y+4	; 0x04
   18450:	fc 01       	movw	r30, r24
   18452:	21 81       	ldd	r18, Z+1	; 0x01
   18454:	32 81       	ldd	r19, Z+2	; 0x02
   18456:	8b 81       	ldd	r24, Y+3	; 0x03
   18458:	9c 81       	ldd	r25, Y+4	; 0x04
   1845a:	fc 01       	movw	r30, r24
   1845c:	85 81       	ldd	r24, Z+5	; 0x05
   1845e:	96 81       	ldd	r25, Z+6	; 0x06
   18460:	82 0f       	add	r24, r18
   18462:	93 1f       	adc	r25, r19
   18464:	9c 01       	movw	r18, r24
   18466:	8d 81       	ldd	r24, Y+5	; 0x05
   18468:	9e 81       	ldd	r25, Y+6	; 0x06
   1846a:	fc 01       	movw	r30, r24
   1846c:	24 83       	std	Z+4, r18	; 0x04
   1846e:	35 83       	std	Z+5, r19	; 0x05
   18470:	8d 81       	ldd	r24, Y+5	; 0x05
   18472:	9e 81       	ldd	r25, Y+6	; 0x06
   18474:	fc 01       	movw	r30, r24
   18476:	02 e0       	ldi	r16, 0x02	; 2
   18478:	06 93       	lac	Z, r16
   1847a:	3b c1       	rjmp	.+630    	; 0x186f2 <udd_ep_trans_complet+0x3c0>
   1847c:	8b 81       	ldd	r24, Y+3	; 0x03
   1847e:	9c 81       	ldd	r25, Y+4	; 0x04
   18480:	fc 01       	movw	r30, r24
   18482:	80 81       	ld	r24, Z
   18484:	82 70       	andi	r24, 0x02	; 2
   18486:	88 23       	and	r24, r24
   18488:	09 f4       	brne	.+2      	; 0x1848c <udd_ep_trans_complet+0x15a>
   1848a:	0d c1       	rjmp	.+538    	; 0x186a6 <udd_ep_trans_complet+0x374>
   1848c:	8b 81       	ldd	r24, Y+3	; 0x03
   1848e:	9c 81       	ldd	r25, Y+4	; 0x04
   18490:	fc 01       	movw	r30, r24
   18492:	20 81       	ld	r18, Z
   18494:	2d 7f       	andi	r18, 0xFD	; 253
   18496:	fc 01       	movw	r30, r24
   18498:	20 83       	st	Z, r18
   1849a:	8d 81       	ldd	r24, Y+5	; 0x05
   1849c:	9e 81       	ldd	r25, Y+6	; 0x06
   1849e:	fc 01       	movw	r30, r24
   184a0:	16 82       	std	Z+6, r1	; 0x06
   184a2:	17 82       	std	Z+7, r1	; 0x07
   184a4:	8d 81       	ldd	r24, Y+5	; 0x05
   184a6:	9e 81       	ldd	r25, Y+6	; 0x06
   184a8:	fc 01       	movw	r30, r24
   184aa:	12 82       	std	Z+2, r1	; 0x02
   184ac:	13 82       	std	Z+3, r1	; 0x03
   184ae:	8d 81       	ldd	r24, Y+5	; 0x05
   184b0:	9e 81       	ldd	r25, Y+6	; 0x06
   184b2:	fc 01       	movw	r30, r24
   184b4:	02 e0       	ldi	r16, 0x02	; 2
   184b6:	06 93       	lac	Z, r16
   184b8:	1c c1       	rjmp	.+568    	; 0x186f2 <udd_ep_trans_complet+0x3c0>
   184ba:	8d 81       	ldd	r24, Y+5	; 0x05
   184bc:	9e 81       	ldd	r25, Y+6	; 0x06
   184be:	fc 01       	movw	r30, r24
   184c0:	82 81       	ldd	r24, Z+2	; 0x02
   184c2:	93 81       	ldd	r25, Z+3	; 0x03
   184c4:	89 87       	std	Y+9, r24	; 0x09
   184c6:	9a 87       	std	Y+10, r25	; 0x0a
   184c8:	8b 81       	ldd	r24, Y+3	; 0x03
   184ca:	9c 81       	ldd	r25, Y+4	; 0x04
   184cc:	fc 01       	movw	r30, r24
   184ce:	80 81       	ld	r24, Z
   184d0:	84 70       	andi	r24, 0x04	; 4
   184d2:	88 23       	and	r24, r24
   184d4:	49 f1       	breq	.+82     	; 0x18528 <udd_ep_trans_complet+0x1f6>
   184d6:	8b 81       	ldd	r24, Y+3	; 0x03
   184d8:	9c 81       	ldd	r25, Y+4	; 0x04
   184da:	fc 01       	movw	r30, r24
   184dc:	83 81       	ldd	r24, Z+3	; 0x03
   184de:	94 81       	ldd	r25, Z+4	; 0x04
   184e0:	2f 81       	ldd	r18, Y+7	; 0x07
   184e2:	38 85       	ldd	r19, Y+8	; 0x08
   184e4:	b9 01       	movw	r22, r18
   184e6:	0f 94 df 2c 	call	0x259be	; 0x259be <__udivmodhi4>
   184ea:	ac 01       	movw	r20, r24
   184ec:	8b 85       	ldd	r24, Y+11	; 0x0b
   184ee:	88 2f       	mov	r24, r24
   184f0:	90 e0       	ldi	r25, 0x00	; 0
   184f2:	01 97       	sbiw	r24, 0x01	; 1
   184f4:	00 24       	eor	r0, r0
   184f6:	96 95       	lsr	r25
   184f8:	87 95       	ror	r24
   184fa:	07 94       	ror	r0
   184fc:	96 95       	lsr	r25
   184fe:	87 95       	ror	r24
   18500:	07 94       	ror	r0
   18502:	98 2f       	mov	r25, r24
   18504:	80 2d       	mov	r24, r0
   18506:	bc 01       	movw	r22, r24
   18508:	63 53       	subi	r22, 0x33	; 51
   1850a:	7a 4d       	sbci	r23, 0xDA	; 218
   1850c:	8b 81       	ldd	r24, Y+3	; 0x03
   1850e:	9c 81       	ldd	r25, Y+4	; 0x04
   18510:	fc 01       	movw	r30, r24
   18512:	21 81       	ldd	r18, Z+1	; 0x01
   18514:	32 81       	ldd	r19, Z+2	; 0x02
   18516:	8b 81       	ldd	r24, Y+3	; 0x03
   18518:	9c 81       	ldd	r25, Y+4	; 0x04
   1851a:	fc 01       	movw	r30, r24
   1851c:	85 81       	ldd	r24, Z+5	; 0x05
   1851e:	96 81       	ldd	r25, Z+6	; 0x06
   18520:	82 0f       	add	r24, r18
   18522:	93 1f       	adc	r25, r19
   18524:	0f 94 ab 31 	call	0x26356	; 0x26356 <memcpy>
   18528:	8b 81       	ldd	r24, Y+3	; 0x03
   1852a:	9c 81       	ldd	r25, Y+4	; 0x04
   1852c:	fc 01       	movw	r30, r24
   1852e:	25 81       	ldd	r18, Z+5	; 0x05
   18530:	36 81       	ldd	r19, Z+6	; 0x06
   18532:	89 85       	ldd	r24, Y+9	; 0x09
   18534:	9a 85       	ldd	r25, Y+10	; 0x0a
   18536:	28 0f       	add	r18, r24
   18538:	39 1f       	adc	r19, r25
   1853a:	8b 81       	ldd	r24, Y+3	; 0x03
   1853c:	9c 81       	ldd	r25, Y+4	; 0x04
   1853e:	fc 01       	movw	r30, r24
   18540:	25 83       	std	Z+5, r18	; 0x05
   18542:	36 83       	std	Z+6, r19	; 0x06
   18544:	8b 81       	ldd	r24, Y+3	; 0x03
   18546:	9c 81       	ldd	r25, Y+4	; 0x04
   18548:	fc 01       	movw	r30, r24
   1854a:	25 81       	ldd	r18, Z+5	; 0x05
   1854c:	36 81       	ldd	r19, Z+6	; 0x06
   1854e:	8b 81       	ldd	r24, Y+3	; 0x03
   18550:	9c 81       	ldd	r25, Y+4	; 0x04
   18552:	fc 01       	movw	r30, r24
   18554:	83 81       	ldd	r24, Z+3	; 0x03
   18556:	94 81       	ldd	r25, Z+4	; 0x04
   18558:	82 17       	cp	r24, r18
   1855a:	93 07       	cpc	r25, r19
   1855c:	50 f4       	brcc	.+20     	; 0x18572 <udd_ep_trans_complet+0x240>
   1855e:	8b 81       	ldd	r24, Y+3	; 0x03
   18560:	9c 81       	ldd	r25, Y+4	; 0x04
   18562:	fc 01       	movw	r30, r24
   18564:	23 81       	ldd	r18, Z+3	; 0x03
   18566:	34 81       	ldd	r19, Z+4	; 0x04
   18568:	8b 81       	ldd	r24, Y+3	; 0x03
   1856a:	9c 81       	ldd	r25, Y+4	; 0x04
   1856c:	fc 01       	movw	r30, r24
   1856e:	25 83       	std	Z+5, r18	; 0x05
   18570:	36 83       	std	Z+6, r19	; 0x06
   18572:	8d 81       	ldd	r24, Y+5	; 0x05
   18574:	9e 81       	ldd	r25, Y+6	; 0x06
   18576:	fc 01       	movw	r30, r24
   18578:	26 81       	ldd	r18, Z+6	; 0x06
   1857a:	37 81       	ldd	r19, Z+7	; 0x07
   1857c:	89 85       	ldd	r24, Y+9	; 0x09
   1857e:	9a 85       	ldd	r25, Y+10	; 0x0a
   18580:	28 17       	cp	r18, r24
   18582:	39 07       	cpc	r19, r25
   18584:	09 f0       	breq	.+2      	; 0x18588 <udd_ep_trans_complet+0x256>
   18586:	8f c0       	rjmp	.+286    	; 0x186a6 <udd_ep_trans_complet+0x374>
   18588:	8b 81       	ldd	r24, Y+3	; 0x03
   1858a:	9c 81       	ldd	r25, Y+4	; 0x04
   1858c:	fc 01       	movw	r30, r24
   1858e:	25 81       	ldd	r18, Z+5	; 0x05
   18590:	36 81       	ldd	r19, Z+6	; 0x06
   18592:	8b 81       	ldd	r24, Y+3	; 0x03
   18594:	9c 81       	ldd	r25, Y+4	; 0x04
   18596:	fc 01       	movw	r30, r24
   18598:	83 81       	ldd	r24, Z+3	; 0x03
   1859a:	94 81       	ldd	r25, Z+4	; 0x04
   1859c:	28 17       	cp	r18, r24
   1859e:	39 07       	cpc	r19, r25
   185a0:	09 f4       	brne	.+2      	; 0x185a4 <udd_ep_trans_complet+0x272>
   185a2:	81 c0       	rjmp	.+258    	; 0x186a6 <udd_ep_trans_complet+0x374>
   185a4:	8b 81       	ldd	r24, Y+3	; 0x03
   185a6:	9c 81       	ldd	r25, Y+4	; 0x04
   185a8:	fc 01       	movw	r30, r24
   185aa:	23 81       	ldd	r18, Z+3	; 0x03
   185ac:	34 81       	ldd	r19, Z+4	; 0x04
   185ae:	8b 81       	ldd	r24, Y+3	; 0x03
   185b0:	9c 81       	ldd	r25, Y+4	; 0x04
   185b2:	fc 01       	movw	r30, r24
   185b4:	85 81       	ldd	r24, Z+5	; 0x05
   185b6:	96 81       	ldd	r25, Z+6	; 0x06
   185b8:	a9 01       	movw	r20, r18
   185ba:	48 1b       	sub	r20, r24
   185bc:	59 0b       	sbc	r21, r25
   185be:	ca 01       	movw	r24, r20
   185c0:	89 83       	std	Y+1, r24	; 0x01
   185c2:	9a 83       	std	Y+2, r25	; 0x02
   185c4:	89 81       	ldd	r24, Y+1	; 0x01
   185c6:	9a 81       	ldd	r25, Y+2	; 0x02
   185c8:	81 15       	cp	r24, r1
   185ca:	94 40       	sbci	r25, 0x04	; 4
   185cc:	78 f0       	brcs	.+30     	; 0x185ec <udd_ep_trans_complet+0x2ba>
   185ce:	8f ef       	ldi	r24, 0xFF	; 255
   185d0:	93 e0       	ldi	r25, 0x03	; 3
   185d2:	2f 81       	ldd	r18, Y+7	; 0x07
   185d4:	38 85       	ldd	r19, Y+8	; 0x08
   185d6:	b9 01       	movw	r22, r18
   185d8:	0f 94 df 2c 	call	0x259be	; 0x259be <__udivmodhi4>
   185dc:	9c 01       	movw	r18, r24
   185de:	8f ef       	ldi	r24, 0xFF	; 255
   185e0:	93 e0       	ldi	r25, 0x03	; 3
   185e2:	82 1b       	sub	r24, r18
   185e4:	93 0b       	sbc	r25, r19
   185e6:	89 83       	std	Y+1, r24	; 0x01
   185e8:	9a 83       	std	Y+2, r25	; 0x02
   185ea:	0e c0       	rjmp	.+28     	; 0x18608 <udd_ep_trans_complet+0x2d6>
   185ec:	89 81       	ldd	r24, Y+1	; 0x01
   185ee:	9a 81       	ldd	r25, Y+2	; 0x02
   185f0:	2f 81       	ldd	r18, Y+7	; 0x07
   185f2:	38 85       	ldd	r19, Y+8	; 0x08
   185f4:	b9 01       	movw	r22, r18
   185f6:	0f 94 df 2c 	call	0x259be	; 0x259be <__udivmodhi4>
   185fa:	9c 01       	movw	r18, r24
   185fc:	89 81       	ldd	r24, Y+1	; 0x01
   185fe:	9a 81       	ldd	r25, Y+2	; 0x02
   18600:	82 1b       	sub	r24, r18
   18602:	93 0b       	sbc	r25, r19
   18604:	89 83       	std	Y+1, r24	; 0x01
   18606:	9a 83       	std	Y+2, r25	; 0x02
   18608:	8d 81       	ldd	r24, Y+5	; 0x05
   1860a:	9e 81       	ldd	r25, Y+6	; 0x06
   1860c:	fc 01       	movw	r30, r24
   1860e:	12 82       	std	Z+2, r1	; 0x02
   18610:	13 82       	std	Z+3, r1	; 0x03
   18612:	29 81       	ldd	r18, Y+1	; 0x01
   18614:	3a 81       	ldd	r19, Y+2	; 0x02
   18616:	8f 81       	ldd	r24, Y+7	; 0x07
   18618:	98 85       	ldd	r25, Y+8	; 0x08
   1861a:	28 17       	cp	r18, r24
   1861c:	39 07       	cpc	r19, r25
   1861e:	20 f5       	brcc	.+72     	; 0x18668 <udd_ep_trans_complet+0x336>
   18620:	8b 81       	ldd	r24, Y+3	; 0x03
   18622:	9c 81       	ldd	r25, Y+4	; 0x04
   18624:	fc 01       	movw	r30, r24
   18626:	20 81       	ld	r18, Z
   18628:	24 60       	ori	r18, 0x04	; 4
   1862a:	fc 01       	movw	r30, r24
   1862c:	20 83       	st	Z, r18
   1862e:	8b 85       	ldd	r24, Y+11	; 0x0b
   18630:	88 2f       	mov	r24, r24
   18632:	90 e0       	ldi	r25, 0x00	; 0
   18634:	01 97       	sbiw	r24, 0x01	; 1
   18636:	00 24       	eor	r0, r0
   18638:	96 95       	lsr	r25
   1863a:	87 95       	ror	r24
   1863c:	07 94       	ror	r0
   1863e:	96 95       	lsr	r25
   18640:	87 95       	ror	r24
   18642:	07 94       	ror	r0
   18644:	98 2f       	mov	r25, r24
   18646:	80 2d       	mov	r24, r0
   18648:	83 53       	subi	r24, 0x33	; 51
   1864a:	9a 4d       	sbci	r25, 0xDA	; 218
   1864c:	9c 01       	movw	r18, r24
   1864e:	8d 81       	ldd	r24, Y+5	; 0x05
   18650:	9e 81       	ldd	r25, Y+6	; 0x06
   18652:	fc 01       	movw	r30, r24
   18654:	24 83       	std	Z+4, r18	; 0x04
   18656:	35 83       	std	Z+5, r19	; 0x05
   18658:	8d 81       	ldd	r24, Y+5	; 0x05
   1865a:	9e 81       	ldd	r25, Y+6	; 0x06
   1865c:	2f 81       	ldd	r18, Y+7	; 0x07
   1865e:	38 85       	ldd	r19, Y+8	; 0x08
   18660:	fc 01       	movw	r30, r24
   18662:	26 83       	std	Z+6, r18	; 0x06
   18664:	37 83       	std	Z+7, r19	; 0x07
   18666:	19 c0       	rjmp	.+50     	; 0x1869a <udd_ep_trans_complet+0x368>
   18668:	8b 81       	ldd	r24, Y+3	; 0x03
   1866a:	9c 81       	ldd	r25, Y+4	; 0x04
   1866c:	fc 01       	movw	r30, r24
   1866e:	21 81       	ldd	r18, Z+1	; 0x01
   18670:	32 81       	ldd	r19, Z+2	; 0x02
   18672:	8b 81       	ldd	r24, Y+3	; 0x03
   18674:	9c 81       	ldd	r25, Y+4	; 0x04
   18676:	fc 01       	movw	r30, r24
   18678:	85 81       	ldd	r24, Z+5	; 0x05
   1867a:	96 81       	ldd	r25, Z+6	; 0x06
   1867c:	82 0f       	add	r24, r18
   1867e:	93 1f       	adc	r25, r19
   18680:	9c 01       	movw	r18, r24
   18682:	8d 81       	ldd	r24, Y+5	; 0x05
   18684:	9e 81       	ldd	r25, Y+6	; 0x06
   18686:	fc 01       	movw	r30, r24
   18688:	24 83       	std	Z+4, r18	; 0x04
   1868a:	35 83       	std	Z+5, r19	; 0x05
   1868c:	8d 81       	ldd	r24, Y+5	; 0x05
   1868e:	9e 81       	ldd	r25, Y+6	; 0x06
   18690:	29 81       	ldd	r18, Y+1	; 0x01
   18692:	3a 81       	ldd	r19, Y+2	; 0x02
   18694:	fc 01       	movw	r30, r24
   18696:	26 83       	std	Z+6, r18	; 0x06
   18698:	37 83       	std	Z+7, r19	; 0x07
   1869a:	8d 81       	ldd	r24, Y+5	; 0x05
   1869c:	9e 81       	ldd	r25, Y+6	; 0x06
   1869e:	fc 01       	movw	r30, r24
   186a0:	02 e0       	ldi	r16, 0x02	; 2
   186a2:	06 93       	lac	Z, r16
   186a4:	26 c0       	rjmp	.+76     	; 0x186f2 <udd_ep_trans_complet+0x3c0>
   186a6:	8b 81       	ldd	r24, Y+3	; 0x03
   186a8:	9c 81       	ldd	r25, Y+4	; 0x04
   186aa:	fc 01       	movw	r30, r24
   186ac:	80 81       	ld	r24, Z
   186ae:	81 70       	andi	r24, 0x01	; 1
   186b0:	88 23       	and	r24, r24
   186b2:	f1 f0       	breq	.+60     	; 0x186f0 <udd_ep_trans_complet+0x3be>
   186b4:	8b 81       	ldd	r24, Y+3	; 0x03
   186b6:	9c 81       	ldd	r25, Y+4	; 0x04
   186b8:	fc 01       	movw	r30, r24
   186ba:	20 81       	ld	r18, Z
   186bc:	2e 7f       	andi	r18, 0xFE	; 254
   186be:	fc 01       	movw	r30, r24
   186c0:	20 83       	st	Z, r18
   186c2:	8b 81       	ldd	r24, Y+3	; 0x03
   186c4:	9c 81       	ldd	r25, Y+4	; 0x04
   186c6:	fc 01       	movw	r30, r24
   186c8:	87 81       	ldd	r24, Z+7	; 0x07
   186ca:	90 85       	ldd	r25, Z+8	; 0x08
   186cc:	89 2b       	or	r24, r25
   186ce:	81 f0       	breq	.+32     	; 0x186f0 <udd_ep_trans_complet+0x3be>
   186d0:	8b 81       	ldd	r24, Y+3	; 0x03
   186d2:	9c 81       	ldd	r25, Y+4	; 0x04
   186d4:	fc 01       	movw	r30, r24
   186d6:	27 81       	ldd	r18, Z+7	; 0x07
   186d8:	30 85       	ldd	r19, Z+8	; 0x08
   186da:	8b 81       	ldd	r24, Y+3	; 0x03
   186dc:	9c 81       	ldd	r25, Y+4	; 0x04
   186de:	fc 01       	movw	r30, r24
   186e0:	85 81       	ldd	r24, Z+5	; 0x05
   186e2:	96 81       	ldd	r25, Z+6	; 0x06
   186e4:	4b 85       	ldd	r20, Y+11	; 0x0b
   186e6:	bc 01       	movw	r22, r24
   186e8:	80 e0       	ldi	r24, 0x00	; 0
   186ea:	f9 01       	movw	r30, r18
   186ec:	19 95       	eicall
   186ee:	00 00       	nop
   186f0:	00 00       	nop
   186f2:	2b 96       	adiw	r28, 0x0b	; 11
   186f4:	cd bf       	out	0x3d, r28	; 61
   186f6:	de bf       	out	0x3e, r29	; 62
   186f8:	df 91       	pop	r29
   186fa:	cf 91       	pop	r28
   186fc:	0f 91       	pop	r16
   186fe:	08 95       	ret

00018700 <osc_get_rate>:
	}
}
//@}

static inline uint32_t osc_get_rate(uint8_t id)
{
   18700:	cf 93       	push	r28
   18702:	df 93       	push	r29
   18704:	1f 92       	push	r1
   18706:	cd b7       	in	r28, 0x3d	; 61
   18708:	de b7       	in	r29, 0x3e	; 62
   1870a:	89 83       	std	Y+1, r24	; 0x01
	Assert(id != OSC_ID_USBSOF);

	switch (id) {
   1870c:	89 81       	ldd	r24, Y+1	; 0x01
   1870e:	88 2f       	mov	r24, r24
   18710:	90 e0       	ldi	r25, 0x00	; 0
   18712:	82 30       	cpi	r24, 0x02	; 2
   18714:	91 05       	cpc	r25, r1
   18716:	89 f0       	breq	.+34     	; 0x1873a <osc_get_rate+0x3a>
   18718:	83 30       	cpi	r24, 0x03	; 3
   1871a:	91 05       	cpc	r25, r1
   1871c:	1c f4       	brge	.+6      	; 0x18724 <osc_get_rate+0x24>
   1871e:	01 97       	sbiw	r24, 0x01	; 1
   18720:	39 f0       	breq	.+14     	; 0x18730 <osc_get_rate+0x30>
   18722:	1a c0       	rjmp	.+52     	; 0x18758 <osc_get_rate+0x58>
   18724:	84 30       	cpi	r24, 0x04	; 4
   18726:	91 05       	cpc	r25, r1
   18728:	69 f0       	breq	.+26     	; 0x18744 <osc_get_rate+0x44>
   1872a:	08 97       	sbiw	r24, 0x08	; 8
   1872c:	81 f0       	breq	.+32     	; 0x1874e <osc_get_rate+0x4e>
   1872e:	14 c0       	rjmp	.+40     	; 0x18758 <osc_get_rate+0x58>
	case OSC_ID_RC2MHZ:
		return 2000000UL;
   18730:	80 e8       	ldi	r24, 0x80	; 128
   18732:	94 e8       	ldi	r25, 0x84	; 132
   18734:	ae e1       	ldi	r26, 0x1E	; 30
   18736:	b0 e0       	ldi	r27, 0x00	; 0
   18738:	12 c0       	rjmp	.+36     	; 0x1875e <osc_get_rate+0x5e>

	case OSC_ID_RC32MHZ:
#ifdef CONFIG_OSC_RC32_CAL
		return CONFIG_OSC_RC32_CAL;
   1873a:	80 e0       	ldi	r24, 0x00	; 0
   1873c:	9c e6       	ldi	r25, 0x6C	; 108
   1873e:	ac ed       	ldi	r26, 0xDC	; 220
   18740:	b2 e0       	ldi	r27, 0x02	; 2
   18742:	0d c0       	rjmp	.+26     	; 0x1875e <osc_get_rate+0x5e>
#else
		return 32000000UL;
#endif

	case OSC_ID_RC32KHZ:
		return 32768UL;
   18744:	80 e0       	ldi	r24, 0x00	; 0
   18746:	90 e8       	ldi	r25, 0x80	; 128
   18748:	a0 e0       	ldi	r26, 0x00	; 0
   1874a:	b0 e0       	ldi	r27, 0x00	; 0
   1874c:	08 c0       	rjmp	.+16     	; 0x1875e <osc_get_rate+0x5e>

#ifdef BOARD_XOSC_HZ
	case OSC_ID_XOSC:
		return BOARD_XOSC_HZ;
   1874e:	80 e0       	ldi	r24, 0x00	; 0
   18750:	9d e2       	ldi	r25, 0x2D	; 45
   18752:	a1 e3       	ldi	r26, 0x31	; 49
   18754:	b1 e0       	ldi	r27, 0x01	; 1
   18756:	03 c0       	rjmp	.+6      	; 0x1875e <osc_get_rate+0x5e>
#endif

	default:
		Assert(false);
		return 0;
   18758:	80 e0       	ldi	r24, 0x00	; 0
   1875a:	90 e0       	ldi	r25, 0x00	; 0
   1875c:	dc 01       	movw	r26, r24
	}
}
   1875e:	bc 01       	movw	r22, r24
   18760:	cd 01       	movw	r24, r26
   18762:	0f 90       	pop	r0
   18764:	df 91       	pop	r29
   18766:	cf 91       	pop	r28
   18768:	08 95       	ret

0001876a <pll_get_default_rate_priv>:
 *
 * \retval Output clock rate from PLL.
 */
static inline uint32_t pll_get_default_rate_priv(enum pll_source src,
		unsigned int mul, unsigned int div)
{
   1876a:	cf 93       	push	r28
   1876c:	df 93       	push	r29
   1876e:	cd b7       	in	r28, 0x3d	; 61
   18770:	de b7       	in	r29, 0x3e	; 62
   18772:	29 97       	sbiw	r28, 0x09	; 9
   18774:	cd bf       	out	0x3d, r28	; 61
   18776:	de bf       	out	0x3e, r29	; 62
   18778:	8d 83       	std	Y+5, r24	; 0x05
   1877a:	6e 83       	std	Y+6, r22	; 0x06
   1877c:	7f 83       	std	Y+7, r23	; 0x07
   1877e:	48 87       	std	Y+8, r20	; 0x08
   18780:	59 87       	std	Y+9, r21	; 0x09
	uint32_t rate;

	switch (src) {
   18782:	8d 81       	ldd	r24, Y+5	; 0x05
   18784:	88 2f       	mov	r24, r24
   18786:	90 e0       	ldi	r25, 0x00	; 0
   18788:	80 38       	cpi	r24, 0x80	; 128
   1878a:	91 05       	cpc	r25, r1
   1878c:	79 f0       	breq	.+30     	; 0x187ac <pll_get_default_rate_priv+0x42>
   1878e:	80 3c       	cpi	r24, 0xC0	; 192
   18790:	91 05       	cpc	r25, r1
   18792:	a9 f0       	breq	.+42     	; 0x187be <pll_get_default_rate_priv+0x54>
   18794:	89 2b       	or	r24, r25
   18796:	09 f0       	breq	.+2      	; 0x1879a <pll_get_default_rate_priv+0x30>
		rate = osc_get_rate(OSC_ID_XOSC);
		Assert(div == 1);
		break;

	default:
		break;
   18798:	1b c0       	rjmp	.+54     	; 0x187d0 <pll_get_default_rate_priv+0x66>
{
	uint32_t rate;

	switch (src) {
	case PLL_SRC_RC2MHZ:
		rate = 2000000UL;
   1879a:	80 e8       	ldi	r24, 0x80	; 128
   1879c:	94 e8       	ldi	r25, 0x84	; 132
   1879e:	ae e1       	ldi	r26, 0x1E	; 30
   187a0:	b0 e0       	ldi	r27, 0x00	; 0
   187a2:	89 83       	std	Y+1, r24	; 0x01
   187a4:	9a 83       	std	Y+2, r25	; 0x02
   187a6:	ab 83       	std	Y+3, r26	; 0x03
   187a8:	bc 83       	std	Y+4, r27	; 0x04
		Assert(div == 1);
		break;
   187aa:	12 c0       	rjmp	.+36     	; 0x187d0 <pll_get_default_rate_priv+0x66>

	case PLL_SRC_RC32MHZ:
#ifdef CONFIG_OSC_RC32_CAL //32MHz oscillator is calibrated to another frequency
		rate = CONFIG_OSC_RC32_CAL / 4;
   187ac:	80 e0       	ldi	r24, 0x00	; 0
   187ae:	9b e1       	ldi	r25, 0x1B	; 27
   187b0:	a7 eb       	ldi	r26, 0xB7	; 183
   187b2:	b0 e0       	ldi	r27, 0x00	; 0
   187b4:	89 83       	std	Y+1, r24	; 0x01
   187b6:	9a 83       	std	Y+2, r25	; 0x02
   187b8:	ab 83       	std	Y+3, r26	; 0x03
   187ba:	bc 83       	std	Y+4, r27	; 0x04
#else
		rate = 8000000UL;
 #endif
		Assert(div == 4);
		break;
   187bc:	09 c0       	rjmp	.+18     	; 0x187d0 <pll_get_default_rate_priv+0x66>

	case PLL_SRC_XOSC:
		rate = osc_get_rate(OSC_ID_XOSC);
   187be:	88 e0       	ldi	r24, 0x08	; 8
   187c0:	9f df       	rcall	.-194    	; 0x18700 <osc_get_rate>
   187c2:	dc 01       	movw	r26, r24
   187c4:	cb 01       	movw	r24, r22
   187c6:	89 83       	std	Y+1, r24	; 0x01
   187c8:	9a 83       	std	Y+2, r25	; 0x02
   187ca:	ab 83       	std	Y+3, r26	; 0x03
   187cc:	bc 83       	std	Y+4, r27	; 0x04
		Assert(div == 1);
		break;
   187ce:	00 00       	nop
		break;
	}

	Assert(rate >= 440000UL);

	rate *= mul;
   187d0:	8e 81       	ldd	r24, Y+6	; 0x06
   187d2:	9f 81       	ldd	r25, Y+7	; 0x07
   187d4:	cc 01       	movw	r24, r24
   187d6:	a0 e0       	ldi	r26, 0x00	; 0
   187d8:	b0 e0       	ldi	r27, 0x00	; 0
   187da:	29 81       	ldd	r18, Y+1	; 0x01
   187dc:	3a 81       	ldd	r19, Y+2	; 0x02
   187de:	4b 81       	ldd	r20, Y+3	; 0x03
   187e0:	5c 81       	ldd	r21, Y+4	; 0x04
   187e2:	bc 01       	movw	r22, r24
   187e4:	cd 01       	movw	r24, r26
   187e6:	0f 94 d0 2c 	call	0x259a0	; 0x259a0 <__mulsi3>
   187ea:	dc 01       	movw	r26, r24
   187ec:	cb 01       	movw	r24, r22
   187ee:	89 83       	std	Y+1, r24	; 0x01
   187f0:	9a 83       	std	Y+2, r25	; 0x02
   187f2:	ab 83       	std	Y+3, r26	; 0x03
   187f4:	bc 83       	std	Y+4, r27	; 0x04

	Assert(rate >= PLL_MIN_HZ);
	Assert(rate <= PLL_MAX_HZ);

	return rate;
   187f6:	89 81       	ldd	r24, Y+1	; 0x01
   187f8:	9a 81       	ldd	r25, Y+2	; 0x02
   187fa:	ab 81       	ldd	r26, Y+3	; 0x03
   187fc:	bc 81       	ldd	r27, Y+4	; 0x04
}
   187fe:	bc 01       	movw	r22, r24
   18800:	cd 01       	movw	r24, r26
   18802:	29 96       	adiw	r28, 0x09	; 9
   18804:	cd bf       	out	0x3d, r28	; 61
   18806:	de bf       	out	0x3e, r29	; 62
   18808:	df 91       	pop	r29
   1880a:	cf 91       	pop	r28
   1880c:	08 95       	ret

0001880e <sysclk_get_main_hz>:
 * dynamic setups as well.
 *
 * \return Frequency of the main system clock, in Hz.
 */
static inline uint32_t sysclk_get_main_hz(void)
{
   1880e:	cf 93       	push	r28
   18810:	df 93       	push	r29
   18812:	cd b7       	in	r28, 0x3d	; 61
   18814:	de b7       	in	r29, 0x3e	; 62
		return BOARD_XOSC_HZ;
#endif

#ifdef CONFIG_PLL0_SOURCE
	case SYSCLK_SRC_PLL:
		return pll_get_default_rate(0);
   18816:	41 e0       	ldi	r20, 0x01	; 1
   18818:	50 e0       	ldi	r21, 0x00	; 0
   1881a:	63 e0       	ldi	r22, 0x03	; 3
   1881c:	70 e0       	ldi	r23, 0x00	; 0
   1881e:	80 ec       	ldi	r24, 0xC0	; 192
   18820:	a4 df       	rcall	.-184    	; 0x1876a <pll_get_default_rate_priv>
   18822:	dc 01       	movw	r26, r24
   18824:	cb 01       	movw	r24, r22

	default:
		//unhandled_case(CONFIG_SYSCLK_SOURCE);
		return 0;
	}
}
   18826:	bc 01       	movw	r22, r24
   18828:	cd 01       	movw	r24, r26
   1882a:	df 91       	pop	r29
   1882c:	cf 91       	pop	r28
   1882e:	08 95       	ret

00018830 <sysclk_get_per4_hz>:
 * This clock can run up to four times faster than the CPU clock.
 *
 * \return Frequency of the clk_PER4 clock, in Hz.
 */
static inline uint32_t sysclk_get_per4_hz(void)
{
   18830:	cf 93       	push	r28
   18832:	df 93       	push	r29
   18834:	1f 92       	push	r1
   18836:	cd b7       	in	r28, 0x3d	; 61
   18838:	de b7       	in	r29, 0x3e	; 62
#endif
	if (CONFIG_SYSCLK_PSADIV & (1U << CLK_PSADIV_gp)) {
		shift = (CONFIG_SYSCLK_PSADIV >> (1 + CLK_PSADIV_gp)) + 1;
	}

	return sysclk_get_main_hz() >> shift;
   1883a:	19 82       	std	Y+1, r1	; 0x01
   1883c:	e8 df       	rcall	.-48     	; 0x1880e <sysclk_get_main_hz>
   1883e:	dc 01       	movw	r26, r24
   18840:	cb 01       	movw	r24, r22
   18842:	29 81       	ldd	r18, Y+1	; 0x01
   18844:	22 2f       	mov	r18, r18
   18846:	30 e0       	ldi	r19, 0x00	; 0
   18848:	04 c0       	rjmp	.+8      	; 0x18852 <sysclk_get_per4_hz+0x22>
   1884a:	b6 95       	lsr	r27
   1884c:	a7 95       	ror	r26
   1884e:	97 95       	ror	r25
   18850:	87 95       	ror	r24
   18852:	2a 95       	dec	r18
}
   18854:	d2 f7       	brpl	.-12     	; 0x1884a <sysclk_get_per4_hz+0x1a>
   18856:	bc 01       	movw	r22, r24
   18858:	cd 01       	movw	r24, r26
   1885a:	0f 90       	pop	r0
   1885c:	df 91       	pop	r29
   1885e:	cf 91       	pop	r28
   18860:	08 95       	ret

00018862 <sysclk_get_per2_hz>:
 * This clock can run up to two times faster than the CPU clock.
 *
 * \return Frequency of the clk_PER2 clock, in Hz.
 */
static inline uint32_t sysclk_get_per2_hz(void)
{
   18862:	cf 93       	push	r28
   18864:	df 93       	push	r29
   18866:	cd b7       	in	r28, 0x3d	; 61
	switch (CONFIG_SYSCLK_PSBCDIV) {
	case SYSCLK_PSBCDIV_1_1: /* Fall through */
	case SYSCLK_PSBCDIV_1_2:
		return sysclk_get_per4_hz();
   18868:	de b7       	in	r29, 0x3e	; 62
   1886a:	e2 df       	rcall	.-60     	; 0x18830 <sysclk_get_per4_hz>
   1886c:	dc 01       	movw	r26, r24

	default:
		//unhandled_case(CONFIG_SYSCLK_PSBCDIV);
		return 0;
	}
}
   1886e:	cb 01       	movw	r24, r22
   18870:	bc 01       	movw	r22, r24
   18872:	cd 01       	movw	r24, r26
   18874:	df 91       	pop	r29
   18876:	cf 91       	pop	r28
   18878:	08 95       	ret

0001887a <sysclk_get_per_hz>:
 * is set.
 *
 * \return Frequency of the clk_PER clock, in Hz.
 */
static inline uint32_t sysclk_get_per_hz(void)
{
   1887a:	cf 93       	push	r28
   1887c:	df 93       	push	r29
   1887e:	cd b7       	in	r28, 0x3d	; 61
	if (CONFIG_SYSCLK_PSBCDIV & (1U << CLK_PSBCDIV_gp))
		return sysclk_get_per2_hz() / 2;
   18880:	de b7       	in	r29, 0x3e	; 62
   18882:	ef df       	rcall	.-34     	; 0x18862 <sysclk_get_per2_hz>
   18884:	dc 01       	movw	r26, r24
   18886:	cb 01       	movw	r24, r22
   18888:	b6 95       	lsr	r27
   1888a:	a7 95       	ror	r26
   1888c:	97 95       	ror	r25
	else
		return sysclk_get_per2_hz();
}
   1888e:	87 95       	ror	r24
   18890:	bc 01       	movw	r22, r24
   18892:	cd 01       	movw	r24, r26
   18894:	df 91       	pop	r29
   18896:	cf 91       	pop	r28
   18898:	08 95       	ret

0001889a <sysclk_get_cpu_hz>:
 * \brief Return the current rate in Hz of the CPU clock.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
   1889a:	cf 93       	push	r28
   1889c:	df 93       	push	r29
   1889e:	cd b7       	in	r28, 0x3d	; 61
	return sysclk_get_per_hz();
   188a0:	de b7       	in	r29, 0x3e	; 62
   188a2:	eb df       	rcall	.-42     	; 0x1887a <sysclk_get_per_hz>
   188a4:	dc 01       	movw	r26, r24
}
   188a6:	cb 01       	movw	r24, r22
   188a8:	bc 01       	movw	r22, r24
   188aa:	cd 01       	movw	r24, r26
   188ac:	df 91       	pop	r29
   188ae:	cf 91       	pop	r28
   188b0:	08 95       	ret

000188b2 <tc_write_clock_source>:
 * \param TC_CLKSEL_enum Clock source selection
 * \note Configuring the clock also starts the timer
 */
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
   188b2:	cf 93       	push	r28
   188b4:	df 93       	push	r29
   188b6:	00 d0       	rcall	.+0      	; 0x188b8 <tc_write_clock_source+0x6>
   188b8:	cd b7       	in	r28, 0x3d	; 61
   188ba:	de b7       	in	r29, 0x3e	; 62
   188bc:	89 83       	std	Y+1, r24	; 0x01
   188be:	9a 83       	std	Y+2, r25	; 0x02
   188c0:	6b 83       	std	Y+3, r22	; 0x03
	((TC0_t *)tc)->CTRLA =
			(((TC0_t *)tc)->CTRLA & ~TC0_CLKSEL_gm) |
   188c2:	89 81       	ldd	r24, Y+1	; 0x01
   188c4:	9a 81       	ldd	r25, Y+2	; 0x02
   188c6:	fc 01       	movw	r30, r24
   188c8:	80 81       	ld	r24, Z
 * \note Configuring the clock also starts the timer
 */
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
	((TC0_t *)tc)->CTRLA =
   188ca:	98 2f       	mov	r25, r24
   188cc:	90 7f       	andi	r25, 0xF0	; 240
   188ce:	8b 81       	ldd	r24, Y+3	; 0x03
   188d0:	89 2b       	or	r24, r25
   188d2:	28 2f       	mov	r18, r24
   188d4:	89 81       	ldd	r24, Y+1	; 0x01
   188d6:	9a 81       	ldd	r25, Y+2	; 0x02
   188d8:	fc 01       	movw	r30, r24
   188da:	20 83       	st	Z, r18
			(((TC0_t *)tc)->CTRLA & ~TC0_CLKSEL_gm) |
			TC_CLKSEL_enum;
}
   188dc:	00 00       	nop
   188de:	23 96       	adiw	r28, 0x03	; 3
   188e0:	cd bf       	out	0x3d, r28	; 61
   188e2:	de bf       	out	0x3e, r29	; 62
   188e4:	df 91       	pop	r29
   188e6:	cf 91       	pop	r28
   188e8:	08 95       	ret

000188ea <tc_write_period>:
 *
 * \param tc Pointer to TC module.
 * \param per_value Period value : PER
 */
static inline void tc_write_period(volatile void *tc, uint16_t per_value)
{
   188ea:	cf 93       	push	r28
   188ec:	df 93       	push	r29
   188ee:	00 d0       	rcall	.+0      	; 0x188f0 <tc_write_period+0x6>
   188f0:	1f 92       	push	r1
   188f2:	cd b7       	in	r28, 0x3d	; 61
   188f4:	de b7       	in	r29, 0x3e	; 62
   188f6:	89 83       	std	Y+1, r24	; 0x01
   188f8:	9a 83       	std	Y+2, r25	; 0x02
   188fa:	6b 83       	std	Y+3, r22	; 0x03
   188fc:	7c 83       	std	Y+4, r23	; 0x04
	((TC0_t *)tc)->PER = per_value;
   188fe:	89 81       	ldd	r24, Y+1	; 0x01
   18900:	9a 81       	ldd	r25, Y+2	; 0x02
   18902:	2b 81       	ldd	r18, Y+3	; 0x03
   18904:	3c 81       	ldd	r19, Y+4	; 0x04
   18906:	fc 01       	movw	r30, r24
   18908:	26 a3       	std	Z+38, r18	; 0x26
   1890a:	37 a3       	std	Z+39, r19	; 0x27
}
   1890c:	00 00       	nop
   1890e:	24 96       	adiw	r28, 0x04	; 4
   18910:	cd bf       	out	0x3d, r28	; 61
   18912:	de bf       	out	0x3e, r29	; 62
   18914:	df 91       	pop	r29
   18916:	cf 91       	pop	r28
   18918:	08 95       	ret

0001891a <tc_enable_cc_channels>:
 * \param tc Pointer to TC module.
 * \param enablemask CC channel
 */
static inline void tc_enable_cc_channels(volatile void *tc,
		enum tc_cc_channel_mask_enable_t enablemask)
{
   1891a:	cf 93       	push	r28
   1891c:	df 93       	push	r29
   1891e:	00 d0       	rcall	.+0      	; 0x18920 <tc_enable_cc_channels+0x6>
   18920:	cd b7       	in	r28, 0x3d	; 61
   18922:	de b7       	in	r29, 0x3e	; 62
   18924:	89 83       	std	Y+1, r24	; 0x01
   18926:	9a 83       	std	Y+2, r25	; 0x02
   18928:	6b 83       	std	Y+3, r22	; 0x03
	if (tc_is_tc0(void *tc)) {
   1892a:	89 81       	ldd	r24, Y+1	; 0x01
   1892c:	9a 81       	ldd	r25, Y+2	; 0x02
   1892e:	80 74       	andi	r24, 0x40	; 64
   18930:	99 27       	eor	r25, r25
   18932:	89 2b       	or	r24, r25
   18934:	61 f4       	brne	.+24     	; 0x1894e <tc_enable_cc_channels+0x34>
		((TC0_t *)tc)->CTRLB |= enablemask;
   18936:	89 81       	ldd	r24, Y+1	; 0x01
   18938:	9a 81       	ldd	r25, Y+2	; 0x02
   1893a:	fc 01       	movw	r30, r24
   1893c:	91 81       	ldd	r25, Z+1	; 0x01
   1893e:	8b 81       	ldd	r24, Y+3	; 0x03
   18940:	29 2f       	mov	r18, r25
   18942:	28 2b       	or	r18, r24
   18944:	89 81       	ldd	r24, Y+1	; 0x01
   18946:	9a 81       	ldd	r25, Y+2	; 0x02
   18948:	fc 01       	movw	r30, r24
   1894a:	21 83       	std	Z+1, r18	; 0x01
	} else if (tc_is_tc1(void *tc)) {
		((TC1_t *)tc)->CTRLB |=
				enablemask & (TC1_CCAEN_bm | TC1_CCBEN_bm);
	}
}
   1894c:	13 c0       	rjmp	.+38     	; 0x18974 <tc_enable_cc_channels+0x5a>
static inline void tc_enable_cc_channels(volatile void *tc,
		enum tc_cc_channel_mask_enable_t enablemask)
{
	if (tc_is_tc0(void *tc)) {
		((TC0_t *)tc)->CTRLB |= enablemask;
	} else if (tc_is_tc1(void *tc)) {
   1894e:	89 81       	ldd	r24, Y+1	; 0x01
   18950:	9a 81       	ldd	r25, Y+2	; 0x02
   18952:	80 74       	andi	r24, 0x40	; 64
   18954:	99 27       	eor	r25, r25
   18956:	89 2b       	or	r24, r25
   18958:	69 f0       	breq	.+26     	; 0x18974 <tc_enable_cc_channels+0x5a>
		((TC1_t *)tc)->CTRLB |=
   1895a:	89 81       	ldd	r24, Y+1	; 0x01
   1895c:	9a 81       	ldd	r25, Y+2	; 0x02
   1895e:	fc 01       	movw	r30, r24
   18960:	81 81       	ldd	r24, Z+1	; 0x01
   18962:	98 2f       	mov	r25, r24
   18964:	8b 81       	ldd	r24, Y+3	; 0x03
   18966:	80 73       	andi	r24, 0x30	; 48
   18968:	89 2b       	or	r24, r25
   1896a:	28 2f       	mov	r18, r24
   1896c:	89 81       	ldd	r24, Y+1	; 0x01
   1896e:	9a 81       	ldd	r25, Y+2	; 0x02
   18970:	fc 01       	movw	r30, r24
   18972:	21 83       	std	Z+1, r18	; 0x01
				enablemask & (TC1_CCAEN_bm | TC1_CCBEN_bm);
	}
}
   18974:	00 00       	nop
   18976:	23 96       	adiw	r28, 0x03	; 3
   18978:	cd bf       	out	0x3d, r28	; 61
   1897a:	de bf       	out	0x3e, r29	; 62
   1897c:	df 91       	pop	r29
   1897e:	cf 91       	pop	r28
   18980:	08 95       	ret

00018982 <tc_write_cc_buffer>:
 * \param channel_index CC Channel
 * \param buffer_value Counter Buffer value
 */
static inline void tc_write_cc_buffer(volatile void *tc,
		enum tc_cc_channel_t channel_index, uint16_t buffer_value)
{
   18982:	cf 93       	push	r28
   18984:	df 93       	push	r29
   18986:	cd b7       	in	r28, 0x3d	; 61
   18988:	de b7       	in	r29, 0x3e	; 62
   1898a:	25 97       	sbiw	r28, 0x05	; 5
   1898c:	cd bf       	out	0x3d, r28	; 61
   1898e:	de bf       	out	0x3e, r29	; 62
   18990:	89 83       	std	Y+1, r24	; 0x01
   18992:	9a 83       	std	Y+2, r25	; 0x02
   18994:	6b 83       	std	Y+3, r22	; 0x03
   18996:	4c 83       	std	Y+4, r20	; 0x04
   18998:	5d 83       	std	Y+5, r21	; 0x05
	if (tc_is_tc0(void *tc)) {
   1899a:	89 81       	ldd	r24, Y+1	; 0x01
   1899c:	9a 81       	ldd	r25, Y+2	; 0x02
   1899e:	80 74       	andi	r24, 0x40	; 64
   189a0:	99 27       	eor	r25, r25
   189a2:	89 2b       	or	r24, r25
   189a4:	99 f5       	brne	.+102    	; 0x18a0c <tc_write_cc_buffer+0x8a>
		switch (channel_index) {
   189a6:	8b 81       	ldd	r24, Y+3	; 0x03
   189a8:	88 2f       	mov	r24, r24
   189aa:	90 e0       	ldi	r25, 0x00	; 0
   189ac:	82 30       	cpi	r24, 0x02	; 2
   189ae:	91 05       	cpc	r25, r1
   189b0:	a1 f0       	breq	.+40     	; 0x189da <tc_write_cc_buffer+0x58>
   189b2:	83 30       	cpi	r24, 0x03	; 3
   189b4:	91 05       	cpc	r25, r1
   189b6:	1c f4       	brge	.+6      	; 0x189be <tc_write_cc_buffer+0x3c>
   189b8:	01 97       	sbiw	r24, 0x01	; 1
   189ba:	39 f0       	breq	.+14     	; 0x189ca <tc_write_cc_buffer+0x48>
   189bc:	46 c0       	rjmp	.+140    	; 0x18a4a <tc_write_cc_buffer+0xc8>
   189be:	83 30       	cpi	r24, 0x03	; 3
   189c0:	91 05       	cpc	r25, r1
   189c2:	99 f0       	breq	.+38     	; 0x189ea <tc_write_cc_buffer+0x68>
   189c4:	04 97       	sbiw	r24, 0x04	; 4
   189c6:	c9 f0       	breq	.+50     	; 0x189fa <tc_write_cc_buffer+0x78>
   189c8:	40 c0       	rjmp	.+128    	; 0x18a4a <tc_write_cc_buffer+0xc8>
		case TC_CCA:
			((TC0_t *)tc)->CCABUF = buffer_value;
   189ca:	89 81       	ldd	r24, Y+1	; 0x01
   189cc:	9a 81       	ldd	r25, Y+2	; 0x02
   189ce:	2c 81       	ldd	r18, Y+4	; 0x04
   189d0:	3d 81       	ldd	r19, Y+5	; 0x05
   189d2:	fc 01       	movw	r30, r24
   189d4:	20 af       	std	Z+56, r18	; 0x38
   189d6:	31 af       	std	Z+57, r19	; 0x39
			break;
   189d8:	38 c0       	rjmp	.+112    	; 0x18a4a <tc_write_cc_buffer+0xc8>
		case TC_CCB:
			((TC0_t *)tc)->CCBBUF = buffer_value;
   189da:	89 81       	ldd	r24, Y+1	; 0x01
   189dc:	9a 81       	ldd	r25, Y+2	; 0x02
   189de:	2c 81       	ldd	r18, Y+4	; 0x04
   189e0:	3d 81       	ldd	r19, Y+5	; 0x05
   189e2:	fc 01       	movw	r30, r24
   189e4:	22 af       	std	Z+58, r18	; 0x3a
   189e6:	33 af       	std	Z+59, r19	; 0x3b
			break;
   189e8:	30 c0       	rjmp	.+96     	; 0x18a4a <tc_write_cc_buffer+0xc8>
		case TC_CCC:
			((TC0_t *)tc)->CCCBUF = buffer_value;
   189ea:	89 81       	ldd	r24, Y+1	; 0x01
   189ec:	9a 81       	ldd	r25, Y+2	; 0x02
   189ee:	2c 81       	ldd	r18, Y+4	; 0x04
   189f0:	3d 81       	ldd	r19, Y+5	; 0x05
   189f2:	fc 01       	movw	r30, r24
   189f4:	24 af       	std	Z+60, r18	; 0x3c
   189f6:	35 af       	std	Z+61, r19	; 0x3d
			break;
   189f8:	28 c0       	rjmp	.+80     	; 0x18a4a <tc_write_cc_buffer+0xc8>
		case TC_CCD:
			((TC0_t *)tc)->CCDBUF = buffer_value;
   189fa:	89 81       	ldd	r24, Y+1	; 0x01
   189fc:	9a 81       	ldd	r25, Y+2	; 0x02
   189fe:	2c 81       	ldd	r18, Y+4	; 0x04
   18a00:	3d 81       	ldd	r19, Y+5	; 0x05
   18a02:	fc 01       	movw	r30, r24
   18a04:	26 af       	std	Z+62, r18	; 0x3e
   18a06:	37 af       	std	Z+63, r19	; 0x3f
			break;
   18a08:	00 00       	nop
   18a0a:	1f c0       	rjmp	.+62     	; 0x18a4a <tc_write_cc_buffer+0xc8>
		}
	} else if (tc_is_tc1(void *tc)) {
   18a0c:	89 81       	ldd	r24, Y+1	; 0x01
   18a0e:	9a 81       	ldd	r25, Y+2	; 0x02
   18a10:	80 74       	andi	r24, 0x40	; 64
   18a12:	99 27       	eor	r25, r25
   18a14:	89 2b       	or	r24, r25
   18a16:	c9 f0       	breq	.+50     	; 0x18a4a <tc_write_cc_buffer+0xc8>
			switch (channel_index) {
   18a18:	8b 81       	ldd	r24, Y+3	; 0x03
   18a1a:	88 2f       	mov	r24, r24
   18a1c:	90 e0       	ldi	r25, 0x00	; 0
   18a1e:	81 30       	cpi	r24, 0x01	; 1
   18a20:	91 05       	cpc	r25, r1
   18a22:	19 f0       	breq	.+6      	; 0x18a2a <tc_write_cc_buffer+0xa8>
   18a24:	02 97       	sbiw	r24, 0x02	; 2
   18a26:	49 f0       	breq	.+18     	; 0x18a3a <tc_write_cc_buffer+0xb8>
				break;
			case TC_CCB:
				((TC1_t *)tc)->CCBBUF = buffer_value;
				break;
			default:
				return;
   18a28:	10 c0       	rjmp	.+32     	; 0x18a4a <tc_write_cc_buffer+0xc8>
			break;
		}
	} else if (tc_is_tc1(void *tc)) {
			switch (channel_index) {
			case TC_CCA:
				((TC1_t *)tc)->CCABUF = buffer_value;
   18a2a:	89 81       	ldd	r24, Y+1	; 0x01
   18a2c:	9a 81       	ldd	r25, Y+2	; 0x02
   18a2e:	2c 81       	ldd	r18, Y+4	; 0x04
   18a30:	3d 81       	ldd	r19, Y+5	; 0x05
   18a32:	fc 01       	movw	r30, r24
   18a34:	20 af       	std	Z+56, r18	; 0x38
   18a36:	31 af       	std	Z+57, r19	; 0x39
				break;
   18a38:	08 c0       	rjmp	.+16     	; 0x18a4a <tc_write_cc_buffer+0xc8>
			case TC_CCB:
				((TC1_t *)tc)->CCBBUF = buffer_value;
   18a3a:	89 81       	ldd	r24, Y+1	; 0x01
   18a3c:	9a 81       	ldd	r25, Y+2	; 0x02
   18a3e:	2c 81       	ldd	r18, Y+4	; 0x04
   18a40:	3d 81       	ldd	r19, Y+5	; 0x05
   18a42:	fc 01       	movw	r30, r24
   18a44:	22 af       	std	Z+58, r18	; 0x3a
   18a46:	33 af       	std	Z+59, r19	; 0x3b
				break;
   18a48:	00 00       	nop
			default:
				return;
			}
		}
}
   18a4a:	25 96       	adiw	r28, 0x05	; 5
   18a4c:	cd bf       	out	0x3d, r28	; 61
   18a4e:	de bf       	out	0x3e, r29	; 62
   18a50:	df 91       	pop	r29
   18a52:	cf 91       	pop	r28
   18a54:	08 95       	ret

00018a56 <tc_set_wgm>:
 *
 * \param tc Pointer to TC module.
 * \param wgm : waveform generator
 */
static inline void tc_set_wgm(volatile void *tc, enum tc_wg_mode_t wgm)
{
   18a56:	cf 93       	push	r28
   18a58:	df 93       	push	r29
   18a5a:	00 d0       	rcall	.+0      	; 0x18a5c <tc_set_wgm+0x6>
   18a5c:	cd b7       	in	r28, 0x3d	; 61
   18a5e:	de b7       	in	r29, 0x3e	; 62
   18a60:	89 83       	std	Y+1, r24	; 0x01
   18a62:	9a 83       	std	Y+2, r25	; 0x02
   18a64:	6b 83       	std	Y+3, r22	; 0x03
	((TC0_t *)tc)->CTRLB = (((TC0_t *)tc)->CTRLB & ~TC0_WGMODE_gm) | wgm;
   18a66:	89 81       	ldd	r24, Y+1	; 0x01
   18a68:	9a 81       	ldd	r25, Y+2	; 0x02
   18a6a:	fc 01       	movw	r30, r24
   18a6c:	81 81       	ldd	r24, Z+1	; 0x01
   18a6e:	98 2f       	mov	r25, r24
   18a70:	98 7f       	andi	r25, 0xF8	; 248
   18a72:	8b 81       	ldd	r24, Y+3	; 0x03
   18a74:	89 2b       	or	r24, r25
   18a76:	28 2f       	mov	r18, r24
   18a78:	89 81       	ldd	r24, Y+1	; 0x01
   18a7a:	9a 81       	ldd	r25, Y+2	; 0x02
   18a7c:	fc 01       	movw	r30, r24
   18a7e:	21 83       	std	Z+1, r18	; 0x01
}
   18a80:	00 00       	nop
   18a82:	23 96       	adiw	r28, 0x03	; 3
   18a84:	cd bf       	out	0x3d, r28	; 61
   18a86:	de bf       	out	0x3e, r29	; 62
   18a88:	df 91       	pop	r29
   18a8a:	cf 91       	pop	r28
   18a8c:	08 95       	ret

00018a8e <pwm_set_duty_cycle_percent>:
 * \param *config           Pointer to the PWM configuration struct
 * \param duty_cycle_scale  Duty cycle as a value between 0 and 100.
 */
static inline void pwm_set_duty_cycle_percent(struct pwm_config *config,
		uint8_t duty_cycle_scale)
{
   18a8e:	cf 93       	push	r28
   18a90:	df 93       	push	r29
   18a92:	00 d0       	rcall	.+0      	; 0x18a94 <pwm_set_duty_cycle_percent+0x6>
   18a94:	cd b7       	in	r28, 0x3d	; 61
   18a96:	de b7       	in	r29, 0x3e	; 62
   18a98:	89 83       	std	Y+1, r24	; 0x01
   18a9a:	9a 83       	std	Y+2, r25	; 0x02
   18a9c:	6b 83       	std	Y+3, r22	; 0x03
	Assert( duty_cycle_scale <= 100 );
	tc_write_cc_buffer(config->tc, (enum tc_cc_channel_t)config->channel,
			(uint16_t)(((uint32_t)config->period *
   18a9e:	89 81       	ldd	r24, Y+1	; 0x01
   18aa0:	9a 81       	ldd	r25, Y+2	; 0x02
   18aa2:	fc 01       	movw	r30, r24
   18aa4:	85 81       	ldd	r24, Z+5	; 0x05
   18aa6:	96 81       	ldd	r25, Z+6	; 0x06
   18aa8:	9c 01       	movw	r18, r24
   18aaa:	40 e0       	ldi	r20, 0x00	; 0
   18aac:	50 e0       	ldi	r21, 0x00	; 0
			(uint32_t)duty_cycle_scale) / 100));
   18aae:	8b 81       	ldd	r24, Y+3	; 0x03
   18ab0:	88 2f       	mov	r24, r24
   18ab2:	90 e0       	ldi	r25, 0x00	; 0
   18ab4:	a0 e0       	ldi	r26, 0x00	; 0
   18ab6:	b0 e0       	ldi	r27, 0x00	; 0
static inline void pwm_set_duty_cycle_percent(struct pwm_config *config,
		uint8_t duty_cycle_scale)
{
	Assert( duty_cycle_scale <= 100 );
	tc_write_cc_buffer(config->tc, (enum tc_cc_channel_t)config->channel,
			(uint16_t)(((uint32_t)config->period *
   18ab8:	bc 01       	movw	r22, r24
   18aba:	cd 01       	movw	r24, r26
   18abc:	0f 94 d0 2c 	call	0x259a0	; 0x259a0 <__mulsi3>
   18ac0:	dc 01       	movw	r26, r24
   18ac2:	cb 01       	movw	r24, r22
			(uint32_t)duty_cycle_scale) / 100));
   18ac4:	24 e6       	ldi	r18, 0x64	; 100
   18ac6:	30 e0       	ldi	r19, 0x00	; 0
   18ac8:	40 e0       	ldi	r20, 0x00	; 0
   18aca:	50 e0       	ldi	r21, 0x00	; 0
   18acc:	bc 01       	movw	r22, r24
   18ace:	cd 01       	movw	r24, r26
   18ad0:	0f 94 06 2d 	call	0x25a0c	; 0x25a0c <__udivmodsi4>
   18ad4:	da 01       	movw	r26, r20
   18ad6:	c9 01       	movw	r24, r18
 */
static inline void pwm_set_duty_cycle_percent(struct pwm_config *config,
		uint8_t duty_cycle_scale)
{
	Assert( duty_cycle_scale <= 100 );
	tc_write_cc_buffer(config->tc, (enum tc_cc_channel_t)config->channel,
   18ad8:	9c 01       	movw	r18, r24
   18ada:	89 81       	ldd	r24, Y+1	; 0x01
   18adc:	9a 81       	ldd	r25, Y+2	; 0x02
   18ade:	fc 01       	movw	r30, r24
   18ae0:	62 81       	ldd	r22, Z+2	; 0x02
   18ae2:	89 81       	ldd	r24, Y+1	; 0x01
   18ae4:	9a 81       	ldd	r25, Y+2	; 0x02
   18ae6:	fc 01       	movw	r30, r24
   18ae8:	80 81       	ld	r24, Z
   18aea:	91 81       	ldd	r25, Z+1	; 0x01
   18aec:	a9 01       	movw	r20, r18
   18aee:	49 df       	rcall	.-366    	; 0x18982 <tc_write_cc_buffer>
			(uint16_t)(((uint32_t)config->period *
			(uint32_t)duty_cycle_scale) / 100));
}
   18af0:	00 00       	nop
   18af2:	23 96       	adiw	r28, 0x03	; 3
   18af4:	cd bf       	out	0x3d, r28	; 61
   18af6:	de bf       	out	0x3e, r29	; 62
   18af8:	df 91       	pop	r29
   18afa:	cf 91       	pop	r28
   18afc:	08 95       	ret

00018afe <pwm_set_frequency>:
 *
 * \param config Pointer to PWM configuration.
 * \param freq_hz Wanted PWM frequency in Hz.
 */
void pwm_set_frequency(struct pwm_config *config, uint16_t freq_hz)
{
   18afe:	ef 92       	push	r14
   18b00:	ff 92       	push	r15
   18b02:	0f 93       	push	r16
   18b04:	1f 93       	push	r17
   18b06:	cf 93       	push	r28
   18b08:	df 93       	push	r29
   18b0a:	cd b7       	in	r28, 0x3d	; 61
   18b0c:	de b7       	in	r29, 0x3e	; 62
   18b0e:	2c 97       	sbiw	r28, 0x0c	; 12
   18b10:	cd bf       	out	0x3d, r28	; 61
   18b12:	de bf       	out	0x3e, r29	; 62
   18b14:	89 87       	std	Y+9, r24	; 0x09
   18b16:	9a 87       	std	Y+10, r25	; 0x0a
   18b18:	6b 87       	std	Y+11, r22	; 0x0b
	uint32_t cpu_hz = sysclk_get_cpu_hz();
   18b1a:	7c 87       	std	Y+12, r23	; 0x0c
   18b1c:	be de       	rcall	.-644    	; 0x1889a <sysclk_get_cpu_hz>
   18b1e:	dc 01       	movw	r26, r24
   18b20:	cb 01       	movw	r24, r22
   18b22:	8b 83       	std	Y+3, r24	; 0x03
   18b24:	9c 83       	std	Y+4, r25	; 0x04
   18b26:	ad 83       	std	Y+5, r26	; 0x05
	/* Avoid division by zero. */
	Assert(freq_hz != 0);

	/* Calculate the smallest divider for the requested frequency
	   related to the CPU frequency */
	smallest_div = cpu_hz / freq_hz / 0xFFFF;
   18b28:	be 83       	std	Y+6, r27	; 0x06
   18b2a:	8b 85       	ldd	r24, Y+11	; 0x0b
   18b2c:	9c 85       	ldd	r25, Y+12	; 0x0c
   18b2e:	9c 01       	movw	r18, r24
   18b30:	40 e0       	ldi	r20, 0x00	; 0
   18b32:	50 e0       	ldi	r21, 0x00	; 0
   18b34:	8b 81       	ldd	r24, Y+3	; 0x03
   18b36:	9c 81       	ldd	r25, Y+4	; 0x04
   18b38:	ad 81       	ldd	r26, Y+5	; 0x05
   18b3a:	be 81       	ldd	r27, Y+6	; 0x06
   18b3c:	bc 01       	movw	r22, r24
   18b3e:	cd 01       	movw	r24, r26
   18b40:	0f 94 06 2d 	call	0x25a0c	; 0x25a0c <__udivmodsi4>
   18b44:	da 01       	movw	r26, r20
   18b46:	c9 01       	movw	r24, r18
   18b48:	2f ef       	ldi	r18, 0xFF	; 255
   18b4a:	3f ef       	ldi	r19, 0xFF	; 255
   18b4c:	40 e0       	ldi	r20, 0x00	; 0
   18b4e:	50 e0       	ldi	r21, 0x00	; 0
   18b50:	bc 01       	movw	r22, r24
   18b52:	cd 01       	movw	r24, r26
   18b54:	0f 94 06 2d 	call	0x25a0c	; 0x25a0c <__udivmodsi4>
   18b58:	da 01       	movw	r26, r20
   18b5a:	c9 01       	movw	r24, r18
   18b5c:	8f 83       	std	Y+7, r24	; 0x07
	if (smallest_div < 1) {
   18b5e:	98 87       	std	Y+8, r25	; 0x08
   18b60:	8f 81       	ldd	r24, Y+7	; 0x07
   18b62:	98 85       	ldd	r25, Y+8	; 0x08
   18b64:	89 2b       	or	r24, r25
		dividor = 1;
   18b66:	51 f4       	brne	.+20     	; 0x18b7c <pwm_set_frequency+0x7e>
   18b68:	81 e0       	ldi	r24, 0x01	; 1
   18b6a:	90 e0       	ldi	r25, 0x00	; 0
   18b6c:	89 83       	std	Y+1, r24	; 0x01
		config->clk_sel = PWM_CLK_DIV1;
   18b6e:	9a 83       	std	Y+2, r25	; 0x02
   18b70:	89 85       	ldd	r24, Y+9	; 0x09
   18b72:	9a 85       	ldd	r25, Y+10	; 0x0a
   18b74:	21 e0       	ldi	r18, 0x01	; 1
   18b76:	fc 01       	movw	r30, r24
   18b78:	24 83       	std	Z+4, r18	; 0x04
	} else if (smallest_div < 2) {
   18b7a:	52 c0       	rjmp	.+164    	; 0x18c20 <pwm_set_frequency+0x122>
   18b7c:	8f 81       	ldd	r24, Y+7	; 0x07
   18b7e:	98 85       	ldd	r25, Y+8	; 0x08
   18b80:	02 97       	sbiw	r24, 0x02	; 2
		dividor = 2;
   18b82:	50 f4       	brcc	.+20     	; 0x18b98 <pwm_set_frequency+0x9a>
   18b84:	82 e0       	ldi	r24, 0x02	; 2
   18b86:	90 e0       	ldi	r25, 0x00	; 0
   18b88:	89 83       	std	Y+1, r24	; 0x01
		config->clk_sel = PWM_CLK_DIV2;
   18b8a:	9a 83       	std	Y+2, r25	; 0x02
   18b8c:	89 85       	ldd	r24, Y+9	; 0x09
   18b8e:	9a 85       	ldd	r25, Y+10	; 0x0a
   18b90:	22 e0       	ldi	r18, 0x02	; 2
   18b92:	fc 01       	movw	r30, r24
   18b94:	24 83       	std	Z+4, r18	; 0x04
	} else if (smallest_div < 4) {
   18b96:	44 c0       	rjmp	.+136    	; 0x18c20 <pwm_set_frequency+0x122>
   18b98:	8f 81       	ldd	r24, Y+7	; 0x07
   18b9a:	98 85       	ldd	r25, Y+8	; 0x08
   18b9c:	04 97       	sbiw	r24, 0x04	; 4
		dividor = 4;
   18b9e:	50 f4       	brcc	.+20     	; 0x18bb4 <pwm_set_frequency+0xb6>
   18ba0:	84 e0       	ldi	r24, 0x04	; 4
   18ba2:	90 e0       	ldi	r25, 0x00	; 0
   18ba4:	89 83       	std	Y+1, r24	; 0x01
		config->clk_sel = PWM_CLK_DIV4;
   18ba6:	9a 83       	std	Y+2, r25	; 0x02
   18ba8:	89 85       	ldd	r24, Y+9	; 0x09
   18baa:	9a 85       	ldd	r25, Y+10	; 0x0a
   18bac:	23 e0       	ldi	r18, 0x03	; 3
   18bae:	fc 01       	movw	r30, r24
   18bb0:	24 83       	std	Z+4, r18	; 0x04
	} else if (smallest_div < 8) {
   18bb2:	36 c0       	rjmp	.+108    	; 0x18c20 <pwm_set_frequency+0x122>
   18bb4:	8f 81       	ldd	r24, Y+7	; 0x07
   18bb6:	98 85       	ldd	r25, Y+8	; 0x08
   18bb8:	08 97       	sbiw	r24, 0x08	; 8
		dividor = 8;
   18bba:	50 f4       	brcc	.+20     	; 0x18bd0 <pwm_set_frequency+0xd2>
   18bbc:	88 e0       	ldi	r24, 0x08	; 8
   18bbe:	90 e0       	ldi	r25, 0x00	; 0
   18bc0:	89 83       	std	Y+1, r24	; 0x01
		config->clk_sel = PWM_CLK_DIV8;
   18bc2:	9a 83       	std	Y+2, r25	; 0x02
   18bc4:	89 85       	ldd	r24, Y+9	; 0x09
   18bc6:	9a 85       	ldd	r25, Y+10	; 0x0a
   18bc8:	24 e0       	ldi	r18, 0x04	; 4
   18bca:	fc 01       	movw	r30, r24
   18bcc:	24 83       	std	Z+4, r18	; 0x04
	} else if (smallest_div < 64) {
   18bce:	28 c0       	rjmp	.+80     	; 0x18c20 <pwm_set_frequency+0x122>
   18bd0:	8f 81       	ldd	r24, Y+7	; 0x07
   18bd2:	98 85       	ldd	r25, Y+8	; 0x08
   18bd4:	80 34       	cpi	r24, 0x40	; 64
   18bd6:	91 05       	cpc	r25, r1
		dividor = 64;
   18bd8:	50 f4       	brcc	.+20     	; 0x18bee <pwm_set_frequency+0xf0>
   18bda:	80 e4       	ldi	r24, 0x40	; 64
   18bdc:	90 e0       	ldi	r25, 0x00	; 0
   18bde:	89 83       	std	Y+1, r24	; 0x01
		config->clk_sel = PWM_CLK_DIV64;
   18be0:	9a 83       	std	Y+2, r25	; 0x02
   18be2:	89 85       	ldd	r24, Y+9	; 0x09
   18be4:	9a 85       	ldd	r25, Y+10	; 0x0a
   18be6:	25 e0       	ldi	r18, 0x05	; 5
   18be8:	fc 01       	movw	r30, r24
   18bea:	24 83       	std	Z+4, r18	; 0x04
	} else if (smallest_div < 256) {
   18bec:	19 c0       	rjmp	.+50     	; 0x18c20 <pwm_set_frequency+0x122>
   18bee:	8f 81       	ldd	r24, Y+7	; 0x07
   18bf0:	98 85       	ldd	r25, Y+8	; 0x08
   18bf2:	8f 3f       	cpi	r24, 0xFF	; 255
   18bf4:	91 05       	cpc	r25, r1
   18bf6:	09 f0       	breq	.+2      	; 0x18bfa <pwm_set_frequency+0xfc>
		dividor = 256;
   18bf8:	50 f4       	brcc	.+20     	; 0x18c0e <pwm_set_frequency+0x110>
   18bfa:	80 e0       	ldi	r24, 0x00	; 0
   18bfc:	91 e0       	ldi	r25, 0x01	; 1
   18bfe:	89 83       	std	Y+1, r24	; 0x01
		config->clk_sel = PWM_CLK_DIV256;
   18c00:	9a 83       	std	Y+2, r25	; 0x02
   18c02:	89 85       	ldd	r24, Y+9	; 0x09
   18c04:	9a 85       	ldd	r25, Y+10	; 0x0a
   18c06:	26 e0       	ldi	r18, 0x06	; 6
   18c08:	fc 01       	movw	r30, r24
   18c0a:	24 83       	std	Z+4, r18	; 0x04
	} else {
		dividor = 1024;
   18c0c:	09 c0       	rjmp	.+18     	; 0x18c20 <pwm_set_frequency+0x122>
   18c0e:	80 e0       	ldi	r24, 0x00	; 0
   18c10:	94 e0       	ldi	r25, 0x04	; 4
   18c12:	89 83       	std	Y+1, r24	; 0x01
		config->clk_sel = PWM_CLK_DIV1024;
   18c14:	9a 83       	std	Y+2, r25	; 0x02
   18c16:	89 85       	ldd	r24, Y+9	; 0x09
   18c18:	9a 85       	ldd	r25, Y+10	; 0x0a
   18c1a:	27 e0       	ldi	r18, 0x07	; 7
   18c1c:	fc 01       	movw	r30, r24
	}

	/* Calculate the period from the just found divider */
	config->period = cpu_hz / dividor / freq_hz;
   18c1e:	24 83       	std	Z+4, r18	; 0x04
   18c20:	89 81       	ldd	r24, Y+1	; 0x01
   18c22:	9a 81       	ldd	r25, Y+2	; 0x02
   18c24:	9c 01       	movw	r18, r24
   18c26:	40 e0       	ldi	r20, 0x00	; 0
   18c28:	50 e0       	ldi	r21, 0x00	; 0
   18c2a:	8b 81       	ldd	r24, Y+3	; 0x03
   18c2c:	9c 81       	ldd	r25, Y+4	; 0x04
   18c2e:	ad 81       	ldd	r26, Y+5	; 0x05
   18c30:	be 81       	ldd	r27, Y+6	; 0x06
   18c32:	bc 01       	movw	r22, r24
   18c34:	cd 01       	movw	r24, r26
   18c36:	0f 94 06 2d 	call	0x25a0c	; 0x25a0c <__udivmodsi4>
   18c3a:	da 01       	movw	r26, r20
   18c3c:	c9 01       	movw	r24, r18
   18c3e:	7c 01       	movw	r14, r24
   18c40:	8d 01       	movw	r16, r26
   18c42:	8b 85       	ldd	r24, Y+11	; 0x0b
   18c44:	9c 85       	ldd	r25, Y+12	; 0x0c
   18c46:	9c 01       	movw	r18, r24
   18c48:	40 e0       	ldi	r20, 0x00	; 0
   18c4a:	50 e0       	ldi	r21, 0x00	; 0
   18c4c:	c8 01       	movw	r24, r16
   18c4e:	b7 01       	movw	r22, r14
   18c50:	0f 94 06 2d 	call	0x25a0c	; 0x25a0c <__udivmodsi4>
   18c54:	da 01       	movw	r26, r20
   18c56:	c9 01       	movw	r24, r18
   18c58:	9c 01       	movw	r18, r24
   18c5a:	89 85       	ldd	r24, Y+9	; 0x09
   18c5c:	9a 85       	ldd	r25, Y+10	; 0x0a
   18c5e:	fc 01       	movw	r30, r24
   18c60:	25 83       	std	Z+5, r18	; 0x05

	/* Make sure our period is at least 100 ticks so we are able to provide
	   a full range (0-100% duty cycle */
	if (config->period < 100) {
   18c62:	36 83       	std	Z+6, r19	; 0x06
   18c64:	89 85       	ldd	r24, Y+9	; 0x09
   18c66:	9a 85       	ldd	r25, Y+10	; 0x0a
   18c68:	fc 01       	movw	r30, r24
   18c6a:	85 81       	ldd	r24, Z+5	; 0x05
   18c6c:	96 81       	ldd	r25, Z+6	; 0x06
   18c6e:	84 36       	cpi	r24, 0x64	; 100
   18c70:	91 05       	cpc	r25, r1
		/* The period is too short. */
		config->clk_sel = PWM_CLK_OFF;
   18c72:	48 f4       	brcc	.+18     	; 0x18c86 <pwm_set_frequency+0x188>
   18c74:	89 85       	ldd	r24, Y+9	; 0x09
   18c76:	9a 85       	ldd	r25, Y+10	; 0x0a
   18c78:	fc 01       	movw	r30, r24
		config->period = 0;
   18c7a:	14 82       	std	Z+4, r1	; 0x04
   18c7c:	89 85       	ldd	r24, Y+9	; 0x09
   18c7e:	9a 85       	ldd	r25, Y+10	; 0x0a
   18c80:	fc 01       	movw	r30, r24
   18c82:	15 82       	std	Z+5, r1	; 0x05
		Assert(false);
	}
}
   18c84:	16 82       	std	Z+6, r1	; 0x06
   18c86:	00 00       	nop
   18c88:	2c 96       	adiw	r28, 0x0c	; 12
   18c8a:	cd bf       	out	0x3d, r28	; 61
   18c8c:	de bf       	out	0x3e, r29	; 62
   18c8e:	df 91       	pop	r29
   18c90:	cf 91       	pop	r28
   18c92:	1f 91       	pop	r17
   18c94:	0f 91       	pop	r16
   18c96:	ff 90       	pop	r15
   18c98:	ef 90       	pop	r14
   18c9a:	08 95       	ret

00018c9c <pwm_init>:
 * \param channel \ref pwm_channel_t "CC channel" to use for this PWM.
 * \param freq_hz Frequency to use for this PWM.
  */
void pwm_init(struct pwm_config *config, enum pwm_tc_t tc,
		enum pwm_channel_t channel, uint16_t freq_hz)
{
   18c9c:	cf 93       	push	r28
   18c9e:	df 93       	push	r29
   18ca0:	cd b7       	in	r28, 0x3d	; 61
   18ca2:	de b7       	in	r29, 0x3e	; 62
   18ca4:	27 97       	sbiw	r28, 0x07	; 7
   18ca6:	cd bf       	out	0x3d, r28	; 61
   18ca8:	de bf       	out	0x3e, r29	; 62
   18caa:	8a 83       	std	Y+2, r24	; 0x02
   18cac:	9b 83       	std	Y+3, r25	; 0x03
   18cae:	6c 83       	std	Y+4, r22	; 0x04
   18cb0:	4d 83       	std	Y+5, r20	; 0x05
   18cb2:	2e 83       	std	Y+6, r18	; 0x06
   18cb4:	3f 83       	std	Y+7, r19	; 0x07
	/* Number of channels for this TC */
	uint8_t num_chan = 0;
   18cb6:	19 82       	std	Y+1, r1	; 0x01

	/* Set TC and correct I/O pin to output */
/*
 * Support and FAQ: visit <a href="http://www.atmel.com/design-support/">Atmel Support</a>
 */
	switch (tc) {
   18cb8:	8c 81       	ldd	r24, Y+4	; 0x04
   18cba:	88 2f       	mov	r24, r24
   18cbc:	90 e0       	ldi	r25, 0x00	; 0
   18cbe:	09 2e       	mov	r0, r25
   18cc0:	00 0c       	add	r0, r0
   18cc2:	aa 0b       	sbc	r26, r26
   18cc4:	bb 0b       	sbc	r27, r27
   18cc6:	40 e0       	ldi	r20, 0x00	; 0
   18cc8:	50 e0       	ldi	r21, 0x00	; 0
   18cca:	26 e0       	ldi	r18, 0x06	; 6
   18ccc:	30 e0       	ldi	r19, 0x00	; 0
   18cce:	84 1b       	sub	r24, r20
   18cd0:	95 0b       	sbc	r25, r21
   18cd2:	28 17       	cp	r18, r24
   18cd4:	39 07       	cpc	r19, r25
   18cd6:	08 f4       	brcc	.+2      	; 0x18cda <pwm_init+0x3e>
   18cd8:	ee c0       	rjmp	.+476    	; 0x18eb6 <pwm_init+0x21a>
   18cda:	fc 01       	movw	r30, r24
   18cdc:	88 27       	eor	r24, r24
   18cde:	e8 5e       	subi	r30, 0xE8	; 232
   18ce0:	fe 4f       	sbci	r31, 0xFE	; 254
   18ce2:	8f 4f       	sbci	r24, 0xFF	; 255
   18ce4:	0d 94 44 2d 	jmp	0x25a88	; 0x25a88 <__tablejump2__>
#if defined(TCC0)
	case PWM_TCC0:
		config->tc = &TCC0;
   18ce8:	8a 81       	ldd	r24, Y+2	; 0x02
   18cea:	9b 81       	ldd	r25, Y+3	; 0x03
   18cec:	20 e0       	ldi	r18, 0x00	; 0
   18cee:	38 e0       	ldi	r19, 0x08	; 8
   18cf0:	fc 01       	movw	r30, r24
   18cf2:	20 83       	st	Z, r18
   18cf4:	31 83       	std	Z+1, r19	; 0x01
		PORTC.DIR |= (1 << (channel-1));
   18cf6:	80 e4       	ldi	r24, 0x40	; 64
   18cf8:	96 e0       	ldi	r25, 0x06	; 6
   18cfa:	20 e4       	ldi	r18, 0x40	; 64
   18cfc:	36 e0       	ldi	r19, 0x06	; 6
   18cfe:	f9 01       	movw	r30, r18
   18d00:	20 81       	ld	r18, Z
   18d02:	62 2f       	mov	r22, r18
   18d04:	2d 81       	ldd	r18, Y+5	; 0x05
   18d06:	22 2f       	mov	r18, r18
   18d08:	30 e0       	ldi	r19, 0x00	; 0
   18d0a:	a9 01       	movw	r20, r18
   18d0c:	41 50       	subi	r20, 0x01	; 1
   18d0e:	51 09       	sbc	r21, r1
   18d10:	21 e0       	ldi	r18, 0x01	; 1
   18d12:	30 e0       	ldi	r19, 0x00	; 0
   18d14:	02 c0       	rjmp	.+4      	; 0x18d1a <pwm_init+0x7e>
   18d16:	22 0f       	add	r18, r18
   18d18:	33 1f       	adc	r19, r19
   18d1a:	4a 95       	dec	r20
   18d1c:	e2 f7       	brpl	.-8      	; 0x18d16 <pwm_init+0x7a>
   18d1e:	26 2b       	or	r18, r22
   18d20:	fc 01       	movw	r30, r24
   18d22:	20 83       	st	Z, r18
		num_chan = 4;
   18d24:	84 e0       	ldi	r24, 0x04	; 4
   18d26:	89 83       	std	Y+1, r24	; 0x01
		break;
   18d28:	c7 c0       	rjmp	.+398    	; 0x18eb8 <pwm_init+0x21c>
#endif
#if defined(TCC1)
	case PWM_TCC1:
		config->tc = &TCC1;
   18d2a:	8a 81       	ldd	r24, Y+2	; 0x02
   18d2c:	9b 81       	ldd	r25, Y+3	; 0x03
   18d2e:	20 e4       	ldi	r18, 0x40	; 64
   18d30:	38 e0       	ldi	r19, 0x08	; 8
   18d32:	fc 01       	movw	r30, r24
   18d34:	20 83       	st	Z, r18
   18d36:	31 83       	std	Z+1, r19	; 0x01
		PORTC.DIR |= (1 << (channel+3));
   18d38:	80 e4       	ldi	r24, 0x40	; 64
   18d3a:	96 e0       	ldi	r25, 0x06	; 6
   18d3c:	20 e4       	ldi	r18, 0x40	; 64
   18d3e:	36 e0       	ldi	r19, 0x06	; 6
   18d40:	f9 01       	movw	r30, r18
   18d42:	20 81       	ld	r18, Z
   18d44:	62 2f       	mov	r22, r18
   18d46:	2d 81       	ldd	r18, Y+5	; 0x05
   18d48:	22 2f       	mov	r18, r18
   18d4a:	30 e0       	ldi	r19, 0x00	; 0
   18d4c:	a9 01       	movw	r20, r18
   18d4e:	4d 5f       	subi	r20, 0xFD	; 253
   18d50:	5f 4f       	sbci	r21, 0xFF	; 255
   18d52:	21 e0       	ldi	r18, 0x01	; 1
   18d54:	30 e0       	ldi	r19, 0x00	; 0
   18d56:	02 c0       	rjmp	.+4      	; 0x18d5c <pwm_init+0xc0>
   18d58:	22 0f       	add	r18, r18
   18d5a:	33 1f       	adc	r19, r19
   18d5c:	4a 95       	dec	r20
   18d5e:	e2 f7       	brpl	.-8      	; 0x18d58 <pwm_init+0xbc>
   18d60:	26 2b       	or	r18, r22
   18d62:	fc 01       	movw	r30, r24
   18d64:	20 83       	st	Z, r18
		num_chan = 2;
   18d66:	82 e0       	ldi	r24, 0x02	; 2
   18d68:	89 83       	std	Y+1, r24	; 0x01
		break;
   18d6a:	a6 c0       	rjmp	.+332    	; 0x18eb8 <pwm_init+0x21c>
#endif
#if defined(TCD0)
	case PWM_TCD0:
		config->tc = &TCD0;
   18d6c:	8a 81       	ldd	r24, Y+2	; 0x02
   18d6e:	9b 81       	ldd	r25, Y+3	; 0x03
   18d70:	20 e0       	ldi	r18, 0x00	; 0
   18d72:	39 e0       	ldi	r19, 0x09	; 9
   18d74:	fc 01       	movw	r30, r24
   18d76:	20 83       	st	Z, r18
   18d78:	31 83       	std	Z+1, r19	; 0x01
		PORTD.DIR |= (1 << (channel-1));
   18d7a:	80 e6       	ldi	r24, 0x60	; 96
   18d7c:	96 e0       	ldi	r25, 0x06	; 6
   18d7e:	20 e6       	ldi	r18, 0x60	; 96
   18d80:	36 e0       	ldi	r19, 0x06	; 6
   18d82:	f9 01       	movw	r30, r18
   18d84:	20 81       	ld	r18, Z
   18d86:	62 2f       	mov	r22, r18
   18d88:	2d 81       	ldd	r18, Y+5	; 0x05
   18d8a:	22 2f       	mov	r18, r18
   18d8c:	30 e0       	ldi	r19, 0x00	; 0
   18d8e:	a9 01       	movw	r20, r18
   18d90:	41 50       	subi	r20, 0x01	; 1
   18d92:	51 09       	sbc	r21, r1
   18d94:	21 e0       	ldi	r18, 0x01	; 1
   18d96:	30 e0       	ldi	r19, 0x00	; 0
   18d98:	02 c0       	rjmp	.+4      	; 0x18d9e <pwm_init+0x102>
   18d9a:	22 0f       	add	r18, r18
   18d9c:	33 1f       	adc	r19, r19
   18d9e:	4a 95       	dec	r20
   18da0:	e2 f7       	brpl	.-8      	; 0x18d9a <pwm_init+0xfe>
   18da2:	26 2b       	or	r18, r22
   18da4:	fc 01       	movw	r30, r24
   18da6:	20 83       	st	Z, r18
		num_chan = 4;
   18da8:	84 e0       	ldi	r24, 0x04	; 4
   18daa:	89 83       	std	Y+1, r24	; 0x01
		break;
   18dac:	85 c0       	rjmp	.+266    	; 0x18eb8 <pwm_init+0x21c>
#endif
#if defined(TCD1)
	case PWM_TCD1:
		config->tc = &TCD1;
   18dae:	8a 81       	ldd	r24, Y+2	; 0x02
   18db0:	9b 81       	ldd	r25, Y+3	; 0x03
   18db2:	20 e4       	ldi	r18, 0x40	; 64
   18db4:	39 e0       	ldi	r19, 0x09	; 9
   18db6:	fc 01       	movw	r30, r24
   18db8:	20 83       	st	Z, r18
   18dba:	31 83       	std	Z+1, r19	; 0x01
		PORTD.DIR |= (1 << (channel+3));
   18dbc:	80 e6       	ldi	r24, 0x60	; 96
   18dbe:	96 e0       	ldi	r25, 0x06	; 6
   18dc0:	20 e6       	ldi	r18, 0x60	; 96
   18dc2:	36 e0       	ldi	r19, 0x06	; 6
   18dc4:	f9 01       	movw	r30, r18
   18dc6:	20 81       	ld	r18, Z
   18dc8:	62 2f       	mov	r22, r18
   18dca:	2d 81       	ldd	r18, Y+5	; 0x05
   18dcc:	22 2f       	mov	r18, r18
   18dce:	30 e0       	ldi	r19, 0x00	; 0
   18dd0:	a9 01       	movw	r20, r18
   18dd2:	4d 5f       	subi	r20, 0xFD	; 253
   18dd4:	5f 4f       	sbci	r21, 0xFF	; 255
   18dd6:	21 e0       	ldi	r18, 0x01	; 1
   18dd8:	30 e0       	ldi	r19, 0x00	; 0
   18dda:	02 c0       	rjmp	.+4      	; 0x18de0 <pwm_init+0x144>
   18ddc:	22 0f       	add	r18, r18
   18dde:	33 1f       	adc	r19, r19
   18de0:	4a 95       	dec	r20
   18de2:	e2 f7       	brpl	.-8      	; 0x18ddc <pwm_init+0x140>
   18de4:	26 2b       	or	r18, r22
   18de6:	fc 01       	movw	r30, r24
   18de8:	20 83       	st	Z, r18
		num_chan = 2;
   18dea:	82 e0       	ldi	r24, 0x02	; 2
   18dec:	89 83       	std	Y+1, r24	; 0x01
		break;
   18dee:	64 c0       	rjmp	.+200    	; 0x18eb8 <pwm_init+0x21c>
#endif

#if defined(TCE0)
	case PWM_TCE0:
		config->tc = &TCE0;
   18df0:	8a 81       	ldd	r24, Y+2	; 0x02
   18df2:	9b 81       	ldd	r25, Y+3	; 0x03
   18df4:	20 e0       	ldi	r18, 0x00	; 0
   18df6:	3a e0       	ldi	r19, 0x0A	; 10
   18df8:	fc 01       	movw	r30, r24
   18dfa:	20 83       	st	Z, r18
   18dfc:	31 83       	std	Z+1, r19	; 0x01
		PORTE.DIR |= (1 << (channel-1));
   18dfe:	80 e8       	ldi	r24, 0x80	; 128
   18e00:	96 e0       	ldi	r25, 0x06	; 6
   18e02:	20 e8       	ldi	r18, 0x80	; 128
   18e04:	36 e0       	ldi	r19, 0x06	; 6
   18e06:	f9 01       	movw	r30, r18
   18e08:	20 81       	ld	r18, Z
   18e0a:	62 2f       	mov	r22, r18
   18e0c:	2d 81       	ldd	r18, Y+5	; 0x05
   18e0e:	22 2f       	mov	r18, r18
   18e10:	30 e0       	ldi	r19, 0x00	; 0
   18e12:	a9 01       	movw	r20, r18
   18e14:	41 50       	subi	r20, 0x01	; 1
   18e16:	51 09       	sbc	r21, r1
   18e18:	21 e0       	ldi	r18, 0x01	; 1
   18e1a:	30 e0       	ldi	r19, 0x00	; 0
   18e1c:	02 c0       	rjmp	.+4      	; 0x18e22 <pwm_init+0x186>
   18e1e:	22 0f       	add	r18, r18
   18e20:	33 1f       	adc	r19, r19
   18e22:	4a 95       	dec	r20
   18e24:	e2 f7       	brpl	.-8      	; 0x18e1e <pwm_init+0x182>
   18e26:	26 2b       	or	r18, r22
   18e28:	fc 01       	movw	r30, r24
   18e2a:	20 83       	st	Z, r18
		num_chan = 4;
   18e2c:	84 e0       	ldi	r24, 0x04	; 4
   18e2e:	89 83       	std	Y+1, r24	; 0x01
		break;
   18e30:	43 c0       	rjmp	.+134    	; 0x18eb8 <pwm_init+0x21c>
#endif
#if defined(TCE1)
	case PWM_TCE1:
		config->tc = &TCE1;
   18e32:	8a 81       	ldd	r24, Y+2	; 0x02
   18e34:	9b 81       	ldd	r25, Y+3	; 0x03
   18e36:	20 e4       	ldi	r18, 0x40	; 64
   18e38:	3a e0       	ldi	r19, 0x0A	; 10
   18e3a:	fc 01       	movw	r30, r24
   18e3c:	20 83       	st	Z, r18
   18e3e:	31 83       	std	Z+1, r19	; 0x01
		PORTE.DIR |= (1 << (channel+3));
   18e40:	80 e8       	ldi	r24, 0x80	; 128
   18e42:	96 e0       	ldi	r25, 0x06	; 6
   18e44:	20 e8       	ldi	r18, 0x80	; 128
   18e46:	36 e0       	ldi	r19, 0x06	; 6
   18e48:	f9 01       	movw	r30, r18
   18e4a:	20 81       	ld	r18, Z
   18e4c:	62 2f       	mov	r22, r18
   18e4e:	2d 81       	ldd	r18, Y+5	; 0x05
   18e50:	22 2f       	mov	r18, r18
   18e52:	30 e0       	ldi	r19, 0x00	; 0
   18e54:	a9 01       	movw	r20, r18
   18e56:	4d 5f       	subi	r20, 0xFD	; 253
   18e58:	5f 4f       	sbci	r21, 0xFF	; 255
   18e5a:	21 e0       	ldi	r18, 0x01	; 1
   18e5c:	30 e0       	ldi	r19, 0x00	; 0
   18e5e:	02 c0       	rjmp	.+4      	; 0x18e64 <pwm_init+0x1c8>
   18e60:	22 0f       	add	r18, r18
   18e62:	33 1f       	adc	r19, r19
   18e64:	4a 95       	dec	r20
   18e66:	e2 f7       	brpl	.-8      	; 0x18e60 <pwm_init+0x1c4>
   18e68:	26 2b       	or	r18, r22
   18e6a:	fc 01       	movw	r30, r24
   18e6c:	20 83       	st	Z, r18
		num_chan = 2;
   18e6e:	82 e0       	ldi	r24, 0x02	; 2
   18e70:	89 83       	std	Y+1, r24	; 0x01
		break;
   18e72:	22 c0       	rjmp	.+68     	; 0x18eb8 <pwm_init+0x21c>
#endif

#if defined(TCF0)
	case PWM_TCF0:
		config->tc = &TCF0;
   18e74:	8a 81       	ldd	r24, Y+2	; 0x02
   18e76:	9b 81       	ldd	r25, Y+3	; 0x03
   18e78:	20 e0       	ldi	r18, 0x00	; 0
   18e7a:	3b e0       	ldi	r19, 0x0B	; 11
   18e7c:	fc 01       	movw	r30, r24
   18e7e:	20 83       	st	Z, r18
   18e80:	31 83       	std	Z+1, r19	; 0x01
		PORTF.DIR |= (1 << (channel-1));
   18e82:	80 ea       	ldi	r24, 0xA0	; 160
   18e84:	96 e0       	ldi	r25, 0x06	; 6
   18e86:	20 ea       	ldi	r18, 0xA0	; 160
   18e88:	36 e0       	ldi	r19, 0x06	; 6
   18e8a:	f9 01       	movw	r30, r18
   18e8c:	20 81       	ld	r18, Z
   18e8e:	62 2f       	mov	r22, r18
   18e90:	2d 81       	ldd	r18, Y+5	; 0x05
   18e92:	22 2f       	mov	r18, r18
   18e94:	30 e0       	ldi	r19, 0x00	; 0
   18e96:	a9 01       	movw	r20, r18
   18e98:	41 50       	subi	r20, 0x01	; 1
   18e9a:	51 09       	sbc	r21, r1
   18e9c:	21 e0       	ldi	r18, 0x01	; 1
   18e9e:	30 e0       	ldi	r19, 0x00	; 0
   18ea0:	02 c0       	rjmp	.+4      	; 0x18ea6 <pwm_init+0x20a>
   18ea2:	22 0f       	add	r18, r18
   18ea4:	33 1f       	adc	r19, r19
   18ea6:	4a 95       	dec	r20
   18ea8:	e2 f7       	brpl	.-8      	; 0x18ea2 <pwm_init+0x206>
   18eaa:	26 2b       	or	r18, r22
   18eac:	fc 01       	movw	r30, r24
   18eae:	20 83       	st	Z, r18
		num_chan = 4;
   18eb0:	84 e0       	ldi	r24, 0x04	; 4
   18eb2:	89 83       	std	Y+1, r24	; 0x01
		break;
   18eb4:	01 c0       	rjmp	.+2      	; 0x18eb8 <pwm_init+0x21c>
		num_chan = 2;
		break;
#endif
	default:
		Assert(false);
		break;
   18eb6:	00 00       	nop
	}

	/* Make sure we are not given a channel number larger
	   than this TC can handle */
	Assert(channel <= num_chan);
	config->channel = channel;
   18eb8:	8a 81       	ldd	r24, Y+2	; 0x02
   18eba:	9b 81       	ldd	r25, Y+3	; 0x03
   18ebc:	2d 81       	ldd	r18, Y+5	; 0x05
   18ebe:	fc 01       	movw	r30, r24
   18ec0:	22 83       	std	Z+2, r18	; 0x02

	/* Set the correct cc_mask */
	switch (channel) {
   18ec2:	8d 81       	ldd	r24, Y+5	; 0x05
   18ec4:	88 2f       	mov	r24, r24
   18ec6:	90 e0       	ldi	r25, 0x00	; 0
   18ec8:	82 30       	cpi	r24, 0x02	; 2
   18eca:	91 05       	cpc	r25, r1
   18ecc:	91 f0       	breq	.+36     	; 0x18ef2 <pwm_init+0x256>
   18ece:	83 30       	cpi	r24, 0x03	; 3
   18ed0:	91 05       	cpc	r25, r1
   18ed2:	1c f4       	brge	.+6      	; 0x18eda <pwm_init+0x23e>
   18ed4:	01 97       	sbiw	r24, 0x01	; 1
   18ed6:	39 f0       	breq	.+14     	; 0x18ee6 <pwm_init+0x24a>
	case PWM_CH_D:
		config->cc_mask = TC_CCDEN;
		break;
	default:
		Assert(false);
		break;
   18ed8:	1e c0       	rjmp	.+60     	; 0x18f16 <pwm_init+0x27a>
	   than this TC can handle */
	Assert(channel <= num_chan);
	config->channel = channel;

	/* Set the correct cc_mask */
	switch (channel) {
   18eda:	83 30       	cpi	r24, 0x03	; 3
   18edc:	91 05       	cpc	r25, r1
   18ede:	79 f0       	breq	.+30     	; 0x18efe <pwm_init+0x262>
   18ee0:	04 97       	sbiw	r24, 0x04	; 4
   18ee2:	99 f0       	breq	.+38     	; 0x18f0a <pwm_init+0x26e>
	case PWM_CH_D:
		config->cc_mask = TC_CCDEN;
		break;
	default:
		Assert(false);
		break;
   18ee4:	18 c0       	rjmp	.+48     	; 0x18f16 <pwm_init+0x27a>
	config->channel = channel;

	/* Set the correct cc_mask */
	switch (channel) {
	case PWM_CH_A:
		config->cc_mask = TC_CCAEN;
   18ee6:	8a 81       	ldd	r24, Y+2	; 0x02
   18ee8:	9b 81       	ldd	r25, Y+3	; 0x03
   18eea:	20 e1       	ldi	r18, 0x10	; 16
   18eec:	fc 01       	movw	r30, r24
   18eee:	23 83       	std	Z+3, r18	; 0x03
		break;
   18ef0:	12 c0       	rjmp	.+36     	; 0x18f16 <pwm_init+0x27a>
	case PWM_CH_B:
		config->cc_mask = TC_CCBEN;
   18ef2:	8a 81       	ldd	r24, Y+2	; 0x02
   18ef4:	9b 81       	ldd	r25, Y+3	; 0x03
   18ef6:	20 e2       	ldi	r18, 0x20	; 32
   18ef8:	fc 01       	movw	r30, r24
   18efa:	23 83       	std	Z+3, r18	; 0x03
		break;
   18efc:	0c c0       	rjmp	.+24     	; 0x18f16 <pwm_init+0x27a>
	case PWM_CH_C:
		config->cc_mask = TC_CCCEN;
   18efe:	8a 81       	ldd	r24, Y+2	; 0x02
   18f00:	9b 81       	ldd	r25, Y+3	; 0x03
   18f02:	20 e4       	ldi	r18, 0x40	; 64
   18f04:	fc 01       	movw	r30, r24
   18f06:	23 83       	std	Z+3, r18	; 0x03
		break;
   18f08:	06 c0       	rjmp	.+12     	; 0x18f16 <pwm_init+0x27a>
	case PWM_CH_D:
		config->cc_mask = TC_CCDEN;
   18f0a:	8a 81       	ldd	r24, Y+2	; 0x02
   18f0c:	9b 81       	ldd	r25, Y+3	; 0x03
   18f0e:	20 e8       	ldi	r18, 0x80	; 128
   18f10:	fc 01       	movw	r30, r24
   18f12:	23 83       	std	Z+3, r18	; 0x03
		break;
   18f14:	00 00       	nop
		Assert(false);
		break;
	}

	/* Enable peripheral clock for this TC */
	tc_enable(config->tc);
   18f16:	8a 81       	ldd	r24, Y+2	; 0x02
   18f18:	9b 81       	ldd	r25, Y+3	; 0x03
   18f1a:	fc 01       	movw	r30, r24
   18f1c:	80 81       	ld	r24, Z
   18f1e:	91 81       	ldd	r25, Z+1	; 0x01
   18f20:	0e 94 79 b4 	call	0x168f2	; 0x168f2 <tc_enable>

	/* Set this TC's waveform generator in single slope mode */
	tc_set_wgm(config->tc, TC_WG_SS);
   18f24:	8a 81       	ldd	r24, Y+2	; 0x02
   18f26:	9b 81       	ldd	r25, Y+3	; 0x03
   18f28:	fc 01       	movw	r30, r24
   18f2a:	80 81       	ld	r24, Z
   18f2c:	91 81       	ldd	r25, Z+1	; 0x01
   18f2e:	63 e0       	ldi	r22, 0x03	; 3
   18f30:	92 dd       	rcall	.-1244   	; 0x18a56 <tc_set_wgm>

	/* Default values (disable TC and set minimum period)*/
	config->period = 0;
   18f32:	8a 81       	ldd	r24, Y+2	; 0x02
   18f34:	9b 81       	ldd	r25, Y+3	; 0x03
   18f36:	fc 01       	movw	r30, r24
   18f38:	15 82       	std	Z+5, r1	; 0x05
   18f3a:	16 82       	std	Z+6, r1	; 0x06
	config->clk_sel = PWM_CLK_OFF;
   18f3c:	8a 81       	ldd	r24, Y+2	; 0x02
   18f3e:	9b 81       	ldd	r25, Y+3	; 0x03
   18f40:	fc 01       	movw	r30, r24
   18f42:	14 82       	std	Z+4, r1	; 0x04
	tc_write_clock_source(config->tc, PWM_CLK_OFF);
   18f44:	8a 81       	ldd	r24, Y+2	; 0x02
   18f46:	9b 81       	ldd	r25, Y+3	; 0x03
   18f48:	fc 01       	movw	r30, r24
   18f4a:	80 81       	ld	r24, Z
   18f4c:	91 81       	ldd	r25, Z+1	; 0x01
   18f4e:	60 e0       	ldi	r22, 0x00	; 0
   18f50:	b0 dc       	rcall	.-1696   	; 0x188b2 <tc_write_clock_source>

	/* Set the PWM frequency */
	pwm_set_frequency(config, freq_hz);
   18f52:	2e 81       	ldd	r18, Y+6	; 0x06
   18f54:	3f 81       	ldd	r19, Y+7	; 0x07
   18f56:	8a 81       	ldd	r24, Y+2	; 0x02
   18f58:	9b 81       	ldd	r25, Y+3	; 0x03
   18f5a:	b9 01       	movw	r22, r18
   18f5c:	d0 dd       	rcall	.-1120   	; 0x18afe <pwm_set_frequency>
}
   18f5e:	00 00       	nop
   18f60:	27 96       	adiw	r28, 0x07	; 7
   18f62:	cd bf       	out	0x3d, r28	; 61
   18f64:	de bf       	out	0x3e, r29	; 62
   18f66:	df 91       	pop	r29
   18f68:	cf 91       	pop	r28
   18f6a:	08 95       	ret

00018f6c <pwm_start>:
 *
 * \param *config           Pointer to the PWM configuration struct
 * \param duty_cycle_scale  Duty cycle as a value between 0 and 100.
 */
void pwm_start(struct pwm_config *config, uint8_t duty_cycle_scale)
{
   18f6c:	cf 93       	push	r28
   18f6e:	df 93       	push	r29
   18f70:	00 d0       	rcall	.+0      	; 0x18f72 <pwm_start+0x6>
   18f72:	cd b7       	in	r28, 0x3d	; 61
   18f74:	de b7       	in	r29, 0x3e	; 62
   18f76:	89 83       	std	Y+1, r24	; 0x01
   18f78:	9a 83       	std	Y+2, r25	; 0x02
   18f7a:	6b 83       	std	Y+3, r22	; 0x03
	/* Set given duty cycle */
	pwm_set_duty_cycle_percent(config, duty_cycle_scale);
   18f7c:	89 81       	ldd	r24, Y+1	; 0x01
   18f7e:	9a 81       	ldd	r25, Y+2	; 0x02
   18f80:	6b 81       	ldd	r22, Y+3	; 0x03
   18f82:	85 dd       	rcall	.-1270   	; 0x18a8e <pwm_set_duty_cycle_percent>
	/* Set correct TC period */
	tc_write_period(config->tc, config->period);
   18f84:	89 81       	ldd	r24, Y+1	; 0x01
   18f86:	9a 81       	ldd	r25, Y+2	; 0x02
   18f88:	fc 01       	movw	r30, r24
   18f8a:	25 81       	ldd	r18, Z+5	; 0x05
   18f8c:	36 81       	ldd	r19, Z+6	; 0x06
   18f8e:	89 81       	ldd	r24, Y+1	; 0x01
   18f90:	9a 81       	ldd	r25, Y+2	; 0x02
   18f92:	fc 01       	movw	r30, r24
   18f94:	80 81       	ld	r24, Z
   18f96:	91 81       	ldd	r25, Z+1	; 0x01
   18f98:	b9 01       	movw	r22, r18
   18f9a:	a7 dc       	rcall	.-1714   	; 0x188ea <tc_write_period>
	/* Enable CC channel for this TC */
	tc_enable_cc_channels(config->tc, config->cc_mask);
   18f9c:	89 81       	ldd	r24, Y+1	; 0x01
   18f9e:	9a 81       	ldd	r25, Y+2	; 0x02
   18fa0:	fc 01       	movw	r30, r24
   18fa2:	23 81       	ldd	r18, Z+3	; 0x03
   18fa4:	89 81       	ldd	r24, Y+1	; 0x01
   18fa6:	9a 81       	ldd	r25, Y+2	; 0x02
   18fa8:	fc 01       	movw	r30, r24
   18faa:	80 81       	ld	r24, Z
   18fac:	91 81       	ldd	r25, Z+1	; 0x01
   18fae:	62 2f       	mov	r22, r18
   18fb0:	b4 dc       	rcall	.-1688   	; 0x1891a <tc_enable_cc_channels>
	/* Enable TC by setting correct clock prescaler */
	tc_write_clock_source(config->tc, config->clk_sel);
   18fb2:	89 81       	ldd	r24, Y+1	; 0x01
   18fb4:	9a 81       	ldd	r25, Y+2	; 0x02
   18fb6:	fc 01       	movw	r30, r24
   18fb8:	24 81       	ldd	r18, Z+4	; 0x04
   18fba:	89 81       	ldd	r24, Y+1	; 0x01
   18fbc:	9a 81       	ldd	r25, Y+2	; 0x02
   18fbe:	fc 01       	movw	r30, r24
   18fc0:	80 81       	ld	r24, Z
   18fc2:	91 81       	ldd	r25, Z+1	; 0x01
   18fc4:	62 2f       	mov	r22, r18
   18fc6:	75 dc       	rcall	.-1814   	; 0x188b2 <tc_write_clock_source>
}
   18fc8:	00 00       	nop
   18fca:	23 96       	adiw	r28, 0x03	; 3
   18fcc:	cd bf       	out	0x3d, r28	; 61
   18fce:	de bf       	out	0x3e, r29	; 62
   18fd0:	df 91       	pop	r29
   18fd2:	cf 91       	pop	r28
   18fd4:	08 95       	ret

00018fd6 <cpu_irq_save>:
#endif

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
   18fd6:	cf 93       	push	r28
   18fd8:	df 93       	push	r29
   18fda:	1f 92       	push	r1
   18fdc:	cd b7       	in	r28, 0x3d	; 61
   18fde:	de b7       	in	r29, 0x3e	; 62
	volatile irqflags_t flags = SREG;
   18fe0:	8f e3       	ldi	r24, 0x3F	; 63
   18fe2:	90 e0       	ldi	r25, 0x00	; 0
   18fe4:	fc 01       	movw	r30, r24
   18fe6:	80 81       	ld	r24, Z
   18fe8:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
   18fea:	f8 94       	cli
	return flags;
   18fec:	89 81       	ldd	r24, Y+1	; 0x01
}
   18fee:	0f 90       	pop	r0
   18ff0:	df 91       	pop	r29
   18ff2:	cf 91       	pop	r28
   18ff4:	08 95       	ret

00018ff6 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
   18ff6:	cf 93       	push	r28
   18ff8:	df 93       	push	r29
   18ffa:	1f 92       	push	r1
   18ffc:	cd b7       	in	r28, 0x3d	; 61
   18ffe:	de b7       	in	r29, 0x3e	; 62
   19000:	89 83       	std	Y+1, r24	; 0x01
	barrier();
	SREG = flags;
   19002:	8f e3       	ldi	r24, 0x3F	; 63
   19004:	90 e0       	ldi	r25, 0x00	; 0
   19006:	29 81       	ldd	r18, Y+1	; 0x01
   19008:	fc 01       	movw	r30, r24
   1900a:	20 83       	st	Z, r18
}
   1900c:	00 00       	nop
   1900e:	0f 90       	pop	r0
   19010:	df 91       	pop	r29
   19012:	cf 91       	pop	r28
   19014:	08 95       	ret

00019016 <nvm_read_production_signature_row>:
 *       the program space reads will be corrupted.
 *
 * \param address Byte offset into the signature row
 */
static inline uint8_t nvm_read_production_signature_row(uint8_t address)
{
   19016:	cf 93       	push	r28
   19018:	df 93       	push	r29
   1901a:	1f 92       	push	r1
   1901c:	cd b7       	in	r28, 0x3d	; 61
   1901e:	de b7       	in	r29, 0x3e	; 62
   19020:	89 83       	std	Y+1, r24	; 0x01
	return nvm_read_byte(NVM_CMD_READ_CALIB_ROW_gc, address);
   19022:	89 81       	ldd	r24, Y+1	; 0x01
   19024:	88 2f       	mov	r24, r24
   19026:	90 e0       	ldi	r25, 0x00	; 0
   19028:	bc 01       	movw	r22, r24
   1902a:	82 e0       	ldi	r24, 0x02	; 2
   1902c:	0f 94 98 24 	call	0x24930	; 0x24930 <nvm_read_byte>
}
   19030:	0f 90       	pop	r0
   19032:	df 91       	pop	r29
   19034:	cf 91       	pop	r28
   19036:	08 95       	ret

00019038 <sleep_set_mode>:
 * \brief Set new sleep mode
 *
 * \param mode Sleep mode, from the device IO header file.
 */
static inline void sleep_set_mode(enum SLEEP_SMODE_enum mode)
{
   19038:	cf 93       	push	r28
   1903a:	df 93       	push	r29
   1903c:	1f 92       	push	r1
   1903e:	cd b7       	in	r28, 0x3d	; 61
   19040:	de b7       	in	r29, 0x3e	; 62
   19042:	89 83       	std	Y+1, r24	; 0x01
	SLEEP.CTRL = mode | (SLEEP.CTRL & ~SLEEP_SMODE_gm);
   19044:	88 e4       	ldi	r24, 0x48	; 72
   19046:	90 e0       	ldi	r25, 0x00	; 0
   19048:	28 e4       	ldi	r18, 0x48	; 72
   1904a:	30 e0       	ldi	r19, 0x00	; 0
   1904c:	f9 01       	movw	r30, r18
   1904e:	20 81       	ld	r18, Z
   19050:	32 2f       	mov	r19, r18
   19052:	31 7f       	andi	r19, 0xF1	; 241
   19054:	29 81       	ldd	r18, Y+1	; 0x01
   19056:	23 2b       	or	r18, r19
   19058:	fc 01       	movw	r30, r24
   1905a:	20 83       	st	Z, r18
}
   1905c:	00 00       	nop
   1905e:	0f 90       	pop	r0
   19060:	df 91       	pop	r29
   19062:	cf 91       	pop	r28
   19064:	08 95       	ret

00019066 <sleepmgr_sleep>:
extern enum SLEEP_SMODE_enum sleepmgr_configs[];
#endif /* CONFIG_SLEEPMGR_ENABLE */
//! @}

static inline void sleepmgr_sleep(const enum sleepmgr_mode sleep_mode)
{
   19066:	cf 93       	push	r28
   19068:	df 93       	push	r29
   1906a:	1f 92       	push	r1
   1906c:	cd b7       	in	r28, 0x3d	; 61
   1906e:	de b7       	in	r29, 0x3e	; 62
   19070:	89 83       	std	Y+1, r24	; 0x01
	Assert(sleep_mode != SLEEPMGR_ACTIVE);
#ifdef CONFIG_SLEEPMGR_ENABLE
	sleep_set_mode(sleepmgr_configs[sleep_mode-1]);
   19072:	89 81       	ldd	r24, Y+1	; 0x01
   19074:	88 2f       	mov	r24, r24
   19076:	90 e0       	ldi	r25, 0x00	; 0
   19078:	01 97       	sbiw	r24, 0x01	; 1
   1907a:	8b 5b       	subi	r24, 0xBB	; 187
   1907c:	9f 4d       	sbci	r25, 0xDF	; 223
   1907e:	fc 01       	movw	r30, r24
   19080:	80 81       	ld	r24, Z
   19082:	da df       	rcall	.-76     	; 0x19038 <sleep_set_mode>
	sleep_enable();
   19084:	88 e4       	ldi	r24, 0x48	; 72
   19086:	90 e0       	ldi	r25, 0x00	; 0
   19088:	28 e4       	ldi	r18, 0x48	; 72
   1908a:	30 e0       	ldi	r19, 0x00	; 0
   1908c:	f9 01       	movw	r30, r18
   1908e:	20 81       	ld	r18, Z
   19090:	21 60       	ori	r18, 0x01	; 1
   19092:	fc 01       	movw	r30, r24
   19094:	20 83       	st	Z, r18

	cpu_irq_enable();
   19096:	78 94       	sei
	sleep_enter();
   19098:	88 95       	sleep

	sleep_disable();
   1909a:	88 e4       	ldi	r24, 0x48	; 72
   1909c:	90 e0       	ldi	r25, 0x00	; 0
   1909e:	28 e4       	ldi	r18, 0x48	; 72
   190a0:	30 e0       	ldi	r19, 0x00	; 0
   190a2:	f9 01       	movw	r30, r18
   190a4:	20 81       	ld	r18, Z
   190a6:	2e 7f       	andi	r18, 0xFE	; 254
   190a8:	fc 01       	movw	r30, r24
   190aa:	20 83       	st	Z, r18
#else
	cpu_irq_enable();
#endif /* CONFIG_SLEEPMGR_ENABLE */

}
   190ac:	00 00       	nop
   190ae:	0f 90       	pop	r0
   190b0:	df 91       	pop	r29
   190b2:	cf 91       	pop	r28
   190b4:	08 95       	ret

000190b6 <sleepmgr_init>:
 * Sets all lock counts to 0, except the very last one, which is set to 1. This
 * is done to simplify the algorithm for finding the deepest allowable sleep
 * mode in \ref sleepmgr_enter_sleep.
 */
static inline void sleepmgr_init(void)
{
   190b6:	cf 93       	push	r28
   190b8:	df 93       	push	r29
   190ba:	1f 92       	push	r1
   190bc:	cd b7       	in	r28, 0x3d	; 61
   190be:	de b7       	in	r29, 0x3e	; 62
#ifdef CONFIG_SLEEPMGR_ENABLE
	uint8_t i;

	for (i = 0; i < SLEEPMGR_NR_OF_MODES - 1; i++) {
   190c0:	19 82       	std	Y+1, r1	; 0x01
   190c2:	0a c0       	rjmp	.+20     	; 0x190d8 <sleepmgr_init+0x22>
		sleepmgr_locks[i] = 0;
   190c4:	89 81       	ldd	r24, Y+1	; 0x01
   190c6:	88 2f       	mov	r24, r24
   190c8:	90 e0       	ldi	r25, 0x00	; 0
   190ca:	85 55       	subi	r24, 0x55	; 85
   190cc:	9d 4c       	sbci	r25, 0xCD	; 205
   190ce:	fc 01       	movw	r30, r24
   190d0:	10 82       	st	Z, r1
static inline void sleepmgr_init(void)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	uint8_t i;

	for (i = 0; i < SLEEPMGR_NR_OF_MODES - 1; i++) {
   190d2:	89 81       	ldd	r24, Y+1	; 0x01
   190d4:	8f 5f       	subi	r24, 0xFF	; 255
   190d6:	89 83       	std	Y+1, r24	; 0x01
   190d8:	89 81       	ldd	r24, Y+1	; 0x01
   190da:	85 30       	cpi	r24, 0x05	; 5
   190dc:	98 f3       	brcs	.-26     	; 0x190c4 <sleepmgr_init+0xe>
		sleepmgr_locks[i] = 0;
	}
	sleepmgr_locks[SLEEPMGR_NR_OF_MODES - 1] = 1;
   190de:	81 e0       	ldi	r24, 0x01	; 1
   190e0:	80 93 b0 32 	sts	0x32B0, r24	; 0x8032b0 <sleepmgr_locks+0x5>
#endif /* CONFIG_SLEEPMGR_ENABLE */
}
   190e4:	00 00       	nop
   190e6:	0f 90       	pop	r0
   190e8:	df 91       	pop	r29
   190ea:	cf 91       	pop	r28
   190ec:	08 95       	ret

000190ee <sleepmgr_get_sleep_mode>:
 * Searches through the sleep mode lock counts, starting at the shallowest sleep
 * mode, until the first non-zero lock count is found. The deepest allowable
 * sleep mode is then returned.
 */
static inline enum sleepmgr_mode sleepmgr_get_sleep_mode(void)
{
   190ee:	cf 93       	push	r28
   190f0:	df 93       	push	r29
   190f2:	00 d0       	rcall	.+0      	; 0x190f4 <sleepmgr_get_sleep_mode+0x6>
   190f4:	cd b7       	in	r28, 0x3d	; 61
   190f6:	de b7       	in	r29, 0x3e	; 62
	enum sleepmgr_mode sleep_mode = SLEEPMGR_ACTIVE;
   190f8:	19 82       	std	Y+1, r1	; 0x01

#ifdef CONFIG_SLEEPMGR_ENABLE
	uint8_t *lock_ptr = sleepmgr_locks;
   190fa:	8b ea       	ldi	r24, 0xAB	; 171
   190fc:	92 e3       	ldi	r25, 0x32	; 50
   190fe:	8a 83       	std	Y+2, r24	; 0x02
   19100:	9b 83       	std	Y+3, r25	; 0x03

	// Find first non-zero lock count, starting with the shallowest modes.
	while (!(*lock_ptr)) {
   19102:	08 c0       	rjmp	.+16     	; 0x19114 <sleepmgr_get_sleep_mode+0x26>
		lock_ptr++;
   19104:	8a 81       	ldd	r24, Y+2	; 0x02
   19106:	9b 81       	ldd	r25, Y+3	; 0x03
   19108:	01 96       	adiw	r24, 0x01	; 1
   1910a:	8a 83       	std	Y+2, r24	; 0x02
   1910c:	9b 83       	std	Y+3, r25	; 0x03
		sleep_mode = (enum sleepmgr_mode)(sleep_mode + 1);
   1910e:	89 81       	ldd	r24, Y+1	; 0x01
   19110:	8f 5f       	subi	r24, 0xFF	; 255
   19112:	89 83       	std	Y+1, r24	; 0x01

#ifdef CONFIG_SLEEPMGR_ENABLE
	uint8_t *lock_ptr = sleepmgr_locks;

	// Find first non-zero lock count, starting with the shallowest modes.
	while (!(*lock_ptr)) {
   19114:	8a 81       	ldd	r24, Y+2	; 0x02
   19116:	9b 81       	ldd	r25, Y+3	; 0x03
   19118:	fc 01       	movw	r30, r24
   1911a:	80 81       	ld	r24, Z
   1911c:	88 23       	and	r24, r24
   1911e:	91 f3       	breq	.-28     	; 0x19104 <sleepmgr_get_sleep_mode+0x16>
	// performed on the deepest sleep mode.
	Assert((uintptr_t)(lock_ptr - sleepmgr_locks) < SLEEPMGR_NR_OF_MODES);

#endif /* CONFIG_SLEEPMGR_ENABLE */

	return sleep_mode;
   19120:	89 81       	ldd	r24, Y+1	; 0x01
}
   19122:	23 96       	adiw	r28, 0x03	; 3
   19124:	cd bf       	out	0x3d, r28	; 61
   19126:	de bf       	out	0x3e, r29	; 62
   19128:	df 91       	pop	r29
   1912a:	cf 91       	pop	r28
   1912c:	08 95       	ret

0001912e <sleepmgr_enter_sleep>:
 * them enabled upon return. This also applies if sleep is skipped due to ACTIVE
 * mode being locked.
 */

static inline void sleepmgr_enter_sleep(void)
{
   1912e:	cf 93       	push	r28
   19130:	df 93       	push	r29
   19132:	1f 92       	push	r1
   19134:	cd b7       	in	r28, 0x3d	; 61
   19136:	de b7       	in	r29, 0x3e	; 62
	enum sleepmgr_mode sleep_mode;

	cpu_irq_disable();

	// Find the deepest allowable sleep mode
	sleep_mode = sleepmgr_get_sleep_mode();
   19138:	f8 94       	cli
   1913a:	d9 df       	rcall	.-78     	; 0x190ee <sleepmgr_get_sleep_mode>
	// Return right away if first mode (ACTIVE) is locked.
	if (sleep_mode==SLEEPMGR_ACTIVE) {
   1913c:	89 83       	std	Y+1, r24	; 0x01
   1913e:	89 81       	ldd	r24, Y+1	; 0x01
   19140:	88 23       	and	r24, r24
		cpu_irq_enable();
   19142:	11 f4       	brne	.+4      	; 0x19148 <sleepmgr_enter_sleep+0x1a>
		return;
	}
	// Enter the deepest allowable sleep mode with interrupts enabled
	sleepmgr_sleep(sleep_mode);
   19144:	78 94       	sei
   19146:	02 c0       	rjmp	.+4      	; 0x1914c <sleepmgr_enter_sleep+0x1e>
#else
	cpu_irq_enable();
#endif /* CONFIG_SLEEPMGR_ENABLE */
}
   19148:	89 81       	ldd	r24, Y+1	; 0x01
   1914a:	8d df       	rcall	.-230    	; 0x19066 <sleepmgr_sleep>
   1914c:	0f 90       	pop	r0
   1914e:	df 91       	pop	r29
   19150:	cf 91       	pop	r28
   19152:	08 95       	ret

00019154 <osc_get_rate>:
	}
}
//@}

static inline uint32_t osc_get_rate(uint8_t id)
{
   19154:	cf 93       	push	r28
   19156:	df 93       	push	r29
   19158:	1f 92       	push	r1
   1915a:	cd b7       	in	r28, 0x3d	; 61
   1915c:	de b7       	in	r29, 0x3e	; 62
   1915e:	89 83       	std	Y+1, r24	; 0x01
	Assert(id != OSC_ID_USBSOF);

	switch (id) {
   19160:	89 81       	ldd	r24, Y+1	; 0x01
   19162:	88 2f       	mov	r24, r24
   19164:	90 e0       	ldi	r25, 0x00	; 0
   19166:	82 30       	cpi	r24, 0x02	; 2
   19168:	91 05       	cpc	r25, r1
   1916a:	89 f0       	breq	.+34     	; 0x1918e <osc_get_rate+0x3a>
   1916c:	83 30       	cpi	r24, 0x03	; 3
   1916e:	91 05       	cpc	r25, r1
   19170:	1c f4       	brge	.+6      	; 0x19178 <osc_get_rate+0x24>
   19172:	01 97       	sbiw	r24, 0x01	; 1
   19174:	39 f0       	breq	.+14     	; 0x19184 <osc_get_rate+0x30>
   19176:	1a c0       	rjmp	.+52     	; 0x191ac <osc_get_rate+0x58>
   19178:	84 30       	cpi	r24, 0x04	; 4
   1917a:	91 05       	cpc	r25, r1
   1917c:	69 f0       	breq	.+26     	; 0x19198 <osc_get_rate+0x44>
   1917e:	08 97       	sbiw	r24, 0x08	; 8
   19180:	81 f0       	breq	.+32     	; 0x191a2 <osc_get_rate+0x4e>
   19182:	14 c0       	rjmp	.+40     	; 0x191ac <osc_get_rate+0x58>
	case OSC_ID_RC2MHZ:
		return 2000000UL;
   19184:	80 e8       	ldi	r24, 0x80	; 128
   19186:	94 e8       	ldi	r25, 0x84	; 132
   19188:	ae e1       	ldi	r26, 0x1E	; 30
   1918a:	b0 e0       	ldi	r27, 0x00	; 0
   1918c:	12 c0       	rjmp	.+36     	; 0x191b2 <osc_get_rate+0x5e>

	case OSC_ID_RC32MHZ:
#ifdef CONFIG_OSC_RC32_CAL
		return CONFIG_OSC_RC32_CAL;
   1918e:	80 e0       	ldi	r24, 0x00	; 0
   19190:	9c e6       	ldi	r25, 0x6C	; 108
   19192:	ac ed       	ldi	r26, 0xDC	; 220
   19194:	b2 e0       	ldi	r27, 0x02	; 2
   19196:	0d c0       	rjmp	.+26     	; 0x191b2 <osc_get_rate+0x5e>
#else
		return 32000000UL;
#endif

	case OSC_ID_RC32KHZ:
		return 32768UL;
   19198:	80 e0       	ldi	r24, 0x00	; 0
   1919a:	90 e8       	ldi	r25, 0x80	; 128
   1919c:	a0 e0       	ldi	r26, 0x00	; 0
   1919e:	b0 e0       	ldi	r27, 0x00	; 0
   191a0:	08 c0       	rjmp	.+16     	; 0x191b2 <osc_get_rate+0x5e>

#ifdef BOARD_XOSC_HZ
	case OSC_ID_XOSC:
		return BOARD_XOSC_HZ;
   191a2:	80 e0       	ldi	r24, 0x00	; 0
   191a4:	9d e2       	ldi	r25, 0x2D	; 45
   191a6:	a1 e3       	ldi	r26, 0x31	; 49
   191a8:	b1 e0       	ldi	r27, 0x01	; 1
   191aa:	03 c0       	rjmp	.+6      	; 0x191b2 <osc_get_rate+0x5e>
#endif

	default:
		Assert(false);
		return 0;
   191ac:	80 e0       	ldi	r24, 0x00	; 0
   191ae:	90 e0       	ldi	r25, 0x00	; 0
   191b0:	dc 01       	movw	r26, r24
	}
}
   191b2:	bc 01       	movw	r22, r24
   191b4:	cd 01       	movw	r24, r26
   191b6:	0f 90       	pop	r0
   191b8:	df 91       	pop	r29
   191ba:	cf 91       	pop	r28
   191bc:	08 95       	ret

000191be <pll_get_default_rate_priv>:
 *
 * \retval Output clock rate from PLL.
 */
static inline uint32_t pll_get_default_rate_priv(enum pll_source src,
		unsigned int mul, unsigned int div)
{
   191be:	cf 93       	push	r28
   191c0:	df 93       	push	r29
   191c2:	cd b7       	in	r28, 0x3d	; 61
   191c4:	de b7       	in	r29, 0x3e	; 62
   191c6:	29 97       	sbiw	r28, 0x09	; 9
   191c8:	cd bf       	out	0x3d, r28	; 61
   191ca:	de bf       	out	0x3e, r29	; 62
   191cc:	8d 83       	std	Y+5, r24	; 0x05
   191ce:	6e 83       	std	Y+6, r22	; 0x06
   191d0:	7f 83       	std	Y+7, r23	; 0x07
   191d2:	48 87       	std	Y+8, r20	; 0x08
   191d4:	59 87       	std	Y+9, r21	; 0x09
	uint32_t rate;

	switch (src) {
   191d6:	8d 81       	ldd	r24, Y+5	; 0x05
   191d8:	88 2f       	mov	r24, r24
   191da:	90 e0       	ldi	r25, 0x00	; 0
   191dc:	80 38       	cpi	r24, 0x80	; 128
   191de:	91 05       	cpc	r25, r1
   191e0:	79 f0       	breq	.+30     	; 0x19200 <pll_get_default_rate_priv+0x42>
   191e2:	80 3c       	cpi	r24, 0xC0	; 192
   191e4:	91 05       	cpc	r25, r1
   191e6:	a9 f0       	breq	.+42     	; 0x19212 <pll_get_default_rate_priv+0x54>
   191e8:	89 2b       	or	r24, r25
   191ea:	09 f0       	breq	.+2      	; 0x191ee <pll_get_default_rate_priv+0x30>
		rate = osc_get_rate(OSC_ID_XOSC);
		Assert(div == 1);
		break;

	default:
		break;
   191ec:	1b c0       	rjmp	.+54     	; 0x19224 <pll_get_default_rate_priv+0x66>
{
	uint32_t rate;

	switch (src) {
	case PLL_SRC_RC2MHZ:
		rate = 2000000UL;
   191ee:	80 e8       	ldi	r24, 0x80	; 128
   191f0:	94 e8       	ldi	r25, 0x84	; 132
   191f2:	ae e1       	ldi	r26, 0x1E	; 30
   191f4:	b0 e0       	ldi	r27, 0x00	; 0
   191f6:	89 83       	std	Y+1, r24	; 0x01
   191f8:	9a 83       	std	Y+2, r25	; 0x02
   191fa:	ab 83       	std	Y+3, r26	; 0x03
   191fc:	bc 83       	std	Y+4, r27	; 0x04
		Assert(div == 1);
		break;
   191fe:	12 c0       	rjmp	.+36     	; 0x19224 <pll_get_default_rate_priv+0x66>

	case PLL_SRC_RC32MHZ:
#ifdef CONFIG_OSC_RC32_CAL //32MHz oscillator is calibrated to another frequency
		rate = CONFIG_OSC_RC32_CAL / 4;
   19200:	80 e0       	ldi	r24, 0x00	; 0
   19202:	9b e1       	ldi	r25, 0x1B	; 27
   19204:	a7 eb       	ldi	r26, 0xB7	; 183
   19206:	b0 e0       	ldi	r27, 0x00	; 0
   19208:	89 83       	std	Y+1, r24	; 0x01
   1920a:	9a 83       	std	Y+2, r25	; 0x02
   1920c:	ab 83       	std	Y+3, r26	; 0x03
   1920e:	bc 83       	std	Y+4, r27	; 0x04
#else
		rate = 8000000UL;
 #endif
		Assert(div == 4);
		break;
   19210:	09 c0       	rjmp	.+18     	; 0x19224 <pll_get_default_rate_priv+0x66>

	case PLL_SRC_XOSC:
		rate = osc_get_rate(OSC_ID_XOSC);
   19212:	88 e0       	ldi	r24, 0x08	; 8
   19214:	9f df       	rcall	.-194    	; 0x19154 <osc_get_rate>
   19216:	dc 01       	movw	r26, r24
   19218:	cb 01       	movw	r24, r22
   1921a:	89 83       	std	Y+1, r24	; 0x01
   1921c:	9a 83       	std	Y+2, r25	; 0x02
   1921e:	ab 83       	std	Y+3, r26	; 0x03
   19220:	bc 83       	std	Y+4, r27	; 0x04
		Assert(div == 1);
		break;
   19222:	00 00       	nop
		break;
	}

	Assert(rate >= 440000UL);

	rate *= mul;
   19224:	8e 81       	ldd	r24, Y+6	; 0x06
   19226:	9f 81       	ldd	r25, Y+7	; 0x07
   19228:	cc 01       	movw	r24, r24
   1922a:	a0 e0       	ldi	r26, 0x00	; 0
   1922c:	b0 e0       	ldi	r27, 0x00	; 0
   1922e:	29 81       	ldd	r18, Y+1	; 0x01
   19230:	3a 81       	ldd	r19, Y+2	; 0x02
   19232:	4b 81       	ldd	r20, Y+3	; 0x03
   19234:	5c 81       	ldd	r21, Y+4	; 0x04
   19236:	bc 01       	movw	r22, r24
   19238:	cd 01       	movw	r24, r26
   1923a:	0f 94 d0 2c 	call	0x259a0	; 0x259a0 <__mulsi3>
   1923e:	dc 01       	movw	r26, r24
   19240:	cb 01       	movw	r24, r22
   19242:	89 83       	std	Y+1, r24	; 0x01
   19244:	9a 83       	std	Y+2, r25	; 0x02
   19246:	ab 83       	std	Y+3, r26	; 0x03
   19248:	bc 83       	std	Y+4, r27	; 0x04

	Assert(rate >= PLL_MIN_HZ);
	Assert(rate <= PLL_MAX_HZ);

	return rate;
   1924a:	89 81       	ldd	r24, Y+1	; 0x01
   1924c:	9a 81       	ldd	r25, Y+2	; 0x02
   1924e:	ab 81       	ldd	r26, Y+3	; 0x03
   19250:	bc 81       	ldd	r27, Y+4	; 0x04
}
   19252:	bc 01       	movw	r22, r24
   19254:	cd 01       	movw	r24, r26
   19256:	29 96       	adiw	r28, 0x09	; 9
   19258:	cd bf       	out	0x3d, r28	; 61
   1925a:	de bf       	out	0x3e, r29	; 62
   1925c:	df 91       	pop	r29
   1925e:	cf 91       	pop	r28
   19260:	08 95       	ret

00019262 <sysclk_get_main_hz>:
 * dynamic setups as well.
 *
 * \return Frequency of the main system clock, in Hz.
 */
static inline uint32_t sysclk_get_main_hz(void)
{
   19262:	cf 93       	push	r28
   19264:	df 93       	push	r29
   19266:	cd b7       	in	r28, 0x3d	; 61
   19268:	de b7       	in	r29, 0x3e	; 62
		return BOARD_XOSC_HZ;
#endif

#ifdef CONFIG_PLL0_SOURCE
	case SYSCLK_SRC_PLL:
		return pll_get_default_rate(0);
   1926a:	41 e0       	ldi	r20, 0x01	; 1
   1926c:	50 e0       	ldi	r21, 0x00	; 0
   1926e:	63 e0       	ldi	r22, 0x03	; 3
   19270:	70 e0       	ldi	r23, 0x00	; 0
   19272:	80 ec       	ldi	r24, 0xC0	; 192
   19274:	a4 df       	rcall	.-184    	; 0x191be <pll_get_default_rate_priv>
   19276:	dc 01       	movw	r26, r24
   19278:	cb 01       	movw	r24, r22

	default:
		//unhandled_case(CONFIG_SYSCLK_SOURCE);
		return 0;
	}
}
   1927a:	bc 01       	movw	r22, r24
   1927c:	cd 01       	movw	r24, r26
   1927e:	df 91       	pop	r29
   19280:	cf 91       	pop	r28
   19282:	08 95       	ret

00019284 <sysclk_get_per4_hz>:
 * This clock can run up to four times faster than the CPU clock.
 *
 * \return Frequency of the clk_PER4 clock, in Hz.
 */
static inline uint32_t sysclk_get_per4_hz(void)
{
   19284:	cf 93       	push	r28
   19286:	df 93       	push	r29
   19288:	1f 92       	push	r1
   1928a:	cd b7       	in	r28, 0x3d	; 61
   1928c:	de b7       	in	r29, 0x3e	; 62
#endif
	if (CONFIG_SYSCLK_PSADIV & (1U << CLK_PSADIV_gp)) {
		shift = (CONFIG_SYSCLK_PSADIV >> (1 + CLK_PSADIV_gp)) + 1;
	}

	return sysclk_get_main_hz() >> shift;
   1928e:	19 82       	std	Y+1, r1	; 0x01
   19290:	e8 df       	rcall	.-48     	; 0x19262 <sysclk_get_main_hz>
   19292:	dc 01       	movw	r26, r24
   19294:	cb 01       	movw	r24, r22
   19296:	29 81       	ldd	r18, Y+1	; 0x01
   19298:	22 2f       	mov	r18, r18
   1929a:	30 e0       	ldi	r19, 0x00	; 0
   1929c:	04 c0       	rjmp	.+8      	; 0x192a6 <sysclk_get_per4_hz+0x22>
   1929e:	b6 95       	lsr	r27
   192a0:	a7 95       	ror	r26
   192a2:	97 95       	ror	r25
   192a4:	87 95       	ror	r24
   192a6:	2a 95       	dec	r18
}
   192a8:	d2 f7       	brpl	.-12     	; 0x1929e <sysclk_get_per4_hz+0x1a>
   192aa:	bc 01       	movw	r22, r24
   192ac:	cd 01       	movw	r24, r26
   192ae:	0f 90       	pop	r0
   192b0:	df 91       	pop	r29
   192b2:	cf 91       	pop	r28
   192b4:	08 95       	ret

000192b6 <sysclk_get_per2_hz>:
 * This clock can run up to two times faster than the CPU clock.
 *
 * \return Frequency of the clk_PER2 clock, in Hz.
 */
static inline uint32_t sysclk_get_per2_hz(void)
{
   192b6:	cf 93       	push	r28
   192b8:	df 93       	push	r29
   192ba:	cd b7       	in	r28, 0x3d	; 61
	switch (CONFIG_SYSCLK_PSBCDIV) {
	case SYSCLK_PSBCDIV_1_1: /* Fall through */
	case SYSCLK_PSBCDIV_1_2:
		return sysclk_get_per4_hz();
   192bc:	de b7       	in	r29, 0x3e	; 62
   192be:	e2 df       	rcall	.-60     	; 0x19284 <sysclk_get_per4_hz>
   192c0:	dc 01       	movw	r26, r24

	default:
		//unhandled_case(CONFIG_SYSCLK_PSBCDIV);
		return 0;
	}
}
   192c2:	cb 01       	movw	r24, r22
   192c4:	bc 01       	movw	r22, r24
   192c6:	cd 01       	movw	r24, r26
   192c8:	df 91       	pop	r29
   192ca:	cf 91       	pop	r28
   192cc:	08 95       	ret

000192ce <sysclk_get_per_hz>:
 * is set.
 *
 * \return Frequency of the clk_PER clock, in Hz.
 */
static inline uint32_t sysclk_get_per_hz(void)
{
   192ce:	cf 93       	push	r28
   192d0:	df 93       	push	r29
   192d2:	cd b7       	in	r28, 0x3d	; 61
	if (CONFIG_SYSCLK_PSBCDIV & (1U << CLK_PSBCDIV_gp))
		return sysclk_get_per2_hz() / 2;
   192d4:	de b7       	in	r29, 0x3e	; 62
   192d6:	ef df       	rcall	.-34     	; 0x192b6 <sysclk_get_per2_hz>
   192d8:	dc 01       	movw	r26, r24
   192da:	cb 01       	movw	r24, r22
   192dc:	b6 95       	lsr	r27
   192de:	a7 95       	ror	r26
   192e0:	97 95       	ror	r25
	else
		return sysclk_get_per2_hz();
}
   192e2:	87 95       	ror	r24
   192e4:	bc 01       	movw	r22, r24
   192e6:	cd 01       	movw	r24, r26
   192e8:	df 91       	pop	r29
   192ea:	cf 91       	pop	r28
   192ec:	08 95       	ret

000192ee <adc_get_calibration_data>:
 * \brief Get calibration data
 *
 * \param cal Identifier for calibration data to get.
 */
static inline uint16_t adc_get_calibration_data(enum adc_calibration_data cal)
{
   192ee:	cf 93       	push	r28
   192f0:	df 93       	push	r29
   192f2:	00 d0       	rcall	.+0      	; 0x192f4 <adc_get_calibration_data+0x6>
   192f4:	cd b7       	in	r28, 0x3d	; 61
   192f6:	de b7       	in	r29, 0x3e	; 62
   192f8:	8b 83       	std	Y+3, r24	; 0x03
	uint16_t data;

	switch (cal) {
   192fa:	8b 81       	ldd	r24, Y+3	; 0x03
   192fc:	88 2f       	mov	r24, r24
   192fe:	90 e0       	ldi	r25, 0x00	; 0
   19300:	81 30       	cpi	r24, 0x01	; 1
   19302:	91 05       	cpc	r25, r1
   19304:	e9 f0       	breq	.+58     	; 0x19340 <adc_get_calibration_data+0x52>
   19306:	82 30       	cpi	r24, 0x02	; 2
   19308:	91 05       	cpc	r25, r1
   1930a:	89 f1       	breq	.+98     	; 0x1936e <adc_get_calibration_data+0x80>
   1930c:	89 2b       	or	r24, r25
   1930e:	09 f0       	breq	.+2      	; 0x19312 <adc_get_calibration_data+0x24>
   19310:	45 c0       	rjmp	.+138    	; 0x1939c <adc_get_calibration_data+0xae>
#ifdef ADCA
	case ADC_CAL_ADCA:
		data = nvm_read_production_signature_row(ADCACAL1);
   19312:	81 e2       	ldi	r24, 0x21	; 33
   19314:	80 de       	rcall	.-768    	; 0x19016 <nvm_read_production_signature_row>
   19316:	88 2f       	mov	r24, r24
   19318:	90 e0       	ldi	r25, 0x00	; 0
   1931a:	89 83       	std	Y+1, r24	; 0x01
   1931c:	9a 83       	std	Y+2, r25	; 0x02
		data <<= 8;
   1931e:	89 81       	ldd	r24, Y+1	; 0x01
   19320:	9a 81       	ldd	r25, Y+2	; 0x02
   19322:	98 2f       	mov	r25, r24
   19324:	88 27       	eor	r24, r24
   19326:	89 83       	std	Y+1, r24	; 0x01
		data |= nvm_read_production_signature_row(ADCACAL0);
   19328:	9a 83       	std	Y+2, r25	; 0x02
   1932a:	80 e2       	ldi	r24, 0x20	; 32
   1932c:	74 de       	rcall	.-792    	; 0x19016 <nvm_read_production_signature_row>
   1932e:	88 2f       	mov	r24, r24
   19330:	90 e0       	ldi	r25, 0x00	; 0
   19332:	29 81       	ldd	r18, Y+1	; 0x01
   19334:	3a 81       	ldd	r19, Y+2	; 0x02
   19336:	82 2b       	or	r24, r18
   19338:	93 2b       	or	r25, r19
		break;
#endif

#ifdef ADCB
	case ADC_CAL_ADCB:
		data = nvm_read_production_signature_row(ADCBCAL1);
   1933a:	89 83       	std	Y+1, r24	; 0x01
   1933c:	9a 83       	std	Y+2, r25	; 0x02
   1933e:	30 c0       	rjmp	.+96     	; 0x193a0 <adc_get_calibration_data+0xb2>
   19340:	85 e2       	ldi	r24, 0x25	; 37
   19342:	69 de       	rcall	.-814    	; 0x19016 <nvm_read_production_signature_row>
   19344:	88 2f       	mov	r24, r24
   19346:	90 e0       	ldi	r25, 0x00	; 0
		data <<= 8;
   19348:	89 83       	std	Y+1, r24	; 0x01
   1934a:	9a 83       	std	Y+2, r25	; 0x02
   1934c:	89 81       	ldd	r24, Y+1	; 0x01
   1934e:	9a 81       	ldd	r25, Y+2	; 0x02
   19350:	98 2f       	mov	r25, r24
		data |= nvm_read_production_signature_row(ADCBCAL0);
   19352:	88 27       	eor	r24, r24
   19354:	89 83       	std	Y+1, r24	; 0x01
   19356:	9a 83       	std	Y+2, r25	; 0x02
   19358:	84 e2       	ldi	r24, 0x24	; 36
   1935a:	5d de       	rcall	.-838    	; 0x19016 <nvm_read_production_signature_row>
   1935c:	88 2f       	mov	r24, r24
   1935e:	90 e0       	ldi	r25, 0x00	; 0
   19360:	29 81       	ldd	r18, Y+1	; 0x01
   19362:	3a 81       	ldd	r19, Y+2	; 0x02
   19364:	82 2b       	or	r24, r18
		break;
   19366:	93 2b       	or	r25, r19
#endif

#if defined(ADCA) || defined(ADCB)
	case ADC_CAL_TEMPSENSE:
		data = nvm_read_production_signature_row(TEMPSENSE1);
   19368:	89 83       	std	Y+1, r24	; 0x01
   1936a:	9a 83       	std	Y+2, r25	; 0x02
   1936c:	19 c0       	rjmp	.+50     	; 0x193a0 <adc_get_calibration_data+0xb2>
   1936e:	8f e2       	ldi	r24, 0x2F	; 47
   19370:	52 de       	rcall	.-860    	; 0x19016 <nvm_read_production_signature_row>
   19372:	88 2f       	mov	r24, r24
   19374:	90 e0       	ldi	r25, 0x00	; 0
		data <<= 8;
   19376:	89 83       	std	Y+1, r24	; 0x01
   19378:	9a 83       	std	Y+2, r25	; 0x02
   1937a:	89 81       	ldd	r24, Y+1	; 0x01
   1937c:	9a 81       	ldd	r25, Y+2	; 0x02
   1937e:	98 2f       	mov	r25, r24
		data |= nvm_read_production_signature_row(TEMPSENSE0);
   19380:	88 27       	eor	r24, r24
   19382:	89 83       	std	Y+1, r24	; 0x01
   19384:	9a 83       	std	Y+2, r25	; 0x02
   19386:	8e e2       	ldi	r24, 0x2E	; 46
   19388:	46 de       	rcall	.-884    	; 0x19016 <nvm_read_production_signature_row>
   1938a:	88 2f       	mov	r24, r24
   1938c:	90 e0       	ldi	r25, 0x00	; 0
   1938e:	29 81       	ldd	r18, Y+1	; 0x01
   19390:	3a 81       	ldd	r19, Y+2	; 0x02
   19392:	82 2b       	or	r24, r18
   19394:	93 2b       	or	r25, r19
		break;
   19396:	89 83       	std	Y+1, r24	; 0x01
		break;
#endif

	default:
		Assert(0);
		data = 0;
   19398:	9a 83       	std	Y+2, r25	; 0x02
   1939a:	02 c0       	rjmp	.+4      	; 0x193a0 <adc_get_calibration_data+0xb2>
	}

	return data;
   1939c:	19 82       	std	Y+1, r1	; 0x01
   1939e:	1a 82       	std	Y+2, r1	; 0x02
}
   193a0:	89 81       	ldd	r24, Y+1	; 0x01
   193a2:	9a 81       	ldd	r25, Y+2	; 0x02
   193a4:	23 96       	adiw	r28, 0x03	; 3
   193a6:	cd bf       	out	0x3d, r28	; 61
   193a8:	de bf       	out	0x3e, r29	; 62
   193aa:	df 91       	pop	r29
   193ac:	cf 91       	pop	r28
   193ae:	08 95       	ret

000193b0 <adc_set_clock_rate>:
 * devices. Setting the current limit mode on some devices will also affect the
 * maximum ADC sampling rate. Refer to the device manual for detailed
 * information on conversion timing and/or the current limitation mode.
 */
static inline void adc_set_clock_rate(struct adc_config *conf, uint32_t clk_adc)
{
   193b0:	cf 93       	push	r28
   193b2:	df 93       	push	r29
   193b4:	cd b7       	in	r28, 0x3d	; 61
   193b6:	de b7       	in	r29, 0x3e	; 62
   193b8:	2d 97       	sbiw	r28, 0x0d	; 13
   193ba:	cd bf       	out	0x3d, r28	; 61
   193bc:	de bf       	out	0x3e, r29	; 62
   193be:	88 87       	std	Y+8, r24	; 0x08
   193c0:	99 87       	std	Y+9, r25	; 0x09
   193c2:	4a 87       	std	Y+10, r20	; 0x0a
   193c4:	5b 87       	std	Y+11, r21	; 0x0b
   193c6:	6c 87       	std	Y+12, r22	; 0x0c
	Assert(clk_adc <= 1400000UL);
#elif XMEGA_B || XMEGA_C || XMEGA_E
	Assert(clk_adc <= 1800000UL);
#endif

	clk_per = sysclk_get_per_hz();
   193c8:	7d 87       	std	Y+13, r23	; 0x0d
   193ca:	81 df       	rcall	.-254    	; 0x192ce <sysclk_get_per_hz>
   193cc:	dc 01       	movw	r26, r24
   193ce:	cb 01       	movw	r24, r22
   193d0:	8a 83       	std	Y+2, r24	; 0x02
   193d2:	9b 83       	std	Y+3, r25	; 0x03
   193d4:	ac 83       	std	Y+4, r26	; 0x04
	ratio = clk_per / clk_adc;
   193d6:	bd 83       	std	Y+5, r27	; 0x05
   193d8:	8a 81       	ldd	r24, Y+2	; 0x02
   193da:	9b 81       	ldd	r25, Y+3	; 0x03
   193dc:	ac 81       	ldd	r26, Y+4	; 0x04
   193de:	bd 81       	ldd	r27, Y+5	; 0x05
   193e0:	2a 85       	ldd	r18, Y+10	; 0x0a
   193e2:	3b 85       	ldd	r19, Y+11	; 0x0b
   193e4:	4c 85       	ldd	r20, Y+12	; 0x0c
   193e6:	5d 85       	ldd	r21, Y+13	; 0x0d
   193e8:	bc 01       	movw	r22, r24
   193ea:	cd 01       	movw	r24, r26
   193ec:	0f 94 06 2d 	call	0x25a0c	; 0x25a0c <__udivmodsi4>
   193f0:	da 01       	movw	r26, r20
   193f2:	c9 01       	movw	r24, r18
   193f4:	8e 83       	std	Y+6, r24	; 0x06

	/* Round ratio up to the nearest prescaling factor. */
	if (ratio <= 4) {
   193f6:	9f 83       	std	Y+7, r25	; 0x07
   193f8:	8e 81       	ldd	r24, Y+6	; 0x06
   193fa:	9f 81       	ldd	r25, Y+7	; 0x07
   193fc:	05 97       	sbiw	r24, 0x05	; 5
		psc = ADC_PRESCALER_DIV4_gc;
   193fe:	10 f4       	brcc	.+4      	; 0x19404 <adc_set_clock_rate+0x54>
   19400:	19 82       	std	Y+1, r1	; 0x01
	} else if (ratio <= 8) {
   19402:	2f c0       	rjmp	.+94     	; 0x19462 <adc_set_clock_rate+0xb2>
   19404:	8e 81       	ldd	r24, Y+6	; 0x06
   19406:	9f 81       	ldd	r25, Y+7	; 0x07
   19408:	09 97       	sbiw	r24, 0x09	; 9
		psc = ADC_PRESCALER_DIV8_gc;
   1940a:	18 f4       	brcc	.+6      	; 0x19412 <adc_set_clock_rate+0x62>
   1940c:	81 e0       	ldi	r24, 0x01	; 1
   1940e:	89 83       	std	Y+1, r24	; 0x01
	} else if (ratio <= 16) {
   19410:	28 c0       	rjmp	.+80     	; 0x19462 <adc_set_clock_rate+0xb2>
   19412:	8e 81       	ldd	r24, Y+6	; 0x06
   19414:	9f 81       	ldd	r25, Y+7	; 0x07
   19416:	41 97       	sbiw	r24, 0x11	; 17
		psc = ADC_PRESCALER_DIV16_gc;
   19418:	18 f4       	brcc	.+6      	; 0x19420 <adc_set_clock_rate+0x70>
   1941a:	82 e0       	ldi	r24, 0x02	; 2
   1941c:	89 83       	std	Y+1, r24	; 0x01
	} else if (ratio <= 32) {
   1941e:	21 c0       	rjmp	.+66     	; 0x19462 <adc_set_clock_rate+0xb2>
   19420:	8e 81       	ldd	r24, Y+6	; 0x06
   19422:	9f 81       	ldd	r25, Y+7	; 0x07
   19424:	81 97       	sbiw	r24, 0x21	; 33
		psc = ADC_PRESCALER_DIV32_gc;
   19426:	18 f4       	brcc	.+6      	; 0x1942e <adc_set_clock_rate+0x7e>
   19428:	83 e0       	ldi	r24, 0x03	; 3
   1942a:	89 83       	std	Y+1, r24	; 0x01
	} else if (ratio <= 64) {
   1942c:	1a c0       	rjmp	.+52     	; 0x19462 <adc_set_clock_rate+0xb2>
   1942e:	8e 81       	ldd	r24, Y+6	; 0x06
   19430:	9f 81       	ldd	r25, Y+7	; 0x07
   19432:	81 34       	cpi	r24, 0x41	; 65
   19434:	91 05       	cpc	r25, r1
		psc = ADC_PRESCALER_DIV64_gc;
   19436:	18 f4       	brcc	.+6      	; 0x1943e <adc_set_clock_rate+0x8e>
   19438:	84 e0       	ldi	r24, 0x04	; 4
   1943a:	89 83       	std	Y+1, r24	; 0x01
	} else if (ratio <= 128) {
   1943c:	12 c0       	rjmp	.+36     	; 0x19462 <adc_set_clock_rate+0xb2>
   1943e:	8e 81       	ldd	r24, Y+6	; 0x06
   19440:	9f 81       	ldd	r25, Y+7	; 0x07
   19442:	81 38       	cpi	r24, 0x81	; 129
   19444:	91 05       	cpc	r25, r1
		psc = ADC_PRESCALER_DIV128_gc;
   19446:	18 f4       	brcc	.+6      	; 0x1944e <adc_set_clock_rate+0x9e>
   19448:	85 e0       	ldi	r24, 0x05	; 5
   1944a:	89 83       	std	Y+1, r24	; 0x01
	} else if (ratio <= 256) {
   1944c:	0a c0       	rjmp	.+20     	; 0x19462 <adc_set_clock_rate+0xb2>
   1944e:	8e 81       	ldd	r24, Y+6	; 0x06
   19450:	9f 81       	ldd	r25, Y+7	; 0x07
   19452:	81 30       	cpi	r24, 0x01	; 1
   19454:	91 40       	sbci	r25, 0x01	; 1
		psc = ADC_PRESCALER_DIV256_gc;
   19456:	18 f4       	brcc	.+6      	; 0x1945e <adc_set_clock_rate+0xae>
   19458:	86 e0       	ldi	r24, 0x06	; 6
   1945a:	89 83       	std	Y+1, r24	; 0x01
	} else {
		psc = ADC_PRESCALER_DIV512_gc;
   1945c:	02 c0       	rjmp	.+4      	; 0x19462 <adc_set_clock_rate+0xb2>
   1945e:	87 e0       	ldi	r24, 0x07	; 7
	}

	conf->prescaler = psc;
   19460:	89 83       	std	Y+1, r24	; 0x01
   19462:	88 85       	ldd	r24, Y+8	; 0x08
   19464:	99 85       	ldd	r25, Y+9	; 0x09
   19466:	29 81       	ldd	r18, Y+1	; 0x01
   19468:	fc 01       	movw	r30, r24
}
   1946a:	24 83       	std	Z+4, r18	; 0x04
   1946c:	00 00       	nop
   1946e:	2d 96       	adiw	r28, 0x0d	; 13
   19470:	cd bf       	out	0x3d, r28	; 61
   19472:	de bf       	out	0x3e, r29	; 62
   19474:	df 91       	pop	r29
   19476:	cf 91       	pop	r28
   19478:	08 95       	ret

0001947a <adc_set_conversion_parameters>:
 * \param ref Voltage reference to use.
 */
static inline void adc_set_conversion_parameters(struct adc_config *conf,
		enum adc_sign sign, enum adc_resolution res,
		enum adc_reference ref)
{
   1947a:	cf 93       	push	r28
   1947c:	df 93       	push	r29
   1947e:	cd b7       	in	r28, 0x3d	; 61
   19480:	de b7       	in	r29, 0x3e	; 62
   19482:	25 97       	sbiw	r28, 0x05	; 5
   19484:	cd bf       	out	0x3d, r28	; 61
   19486:	de bf       	out	0x3e, r29	; 62
   19488:	89 83       	std	Y+1, r24	; 0x01
   1948a:	9a 83       	std	Y+2, r25	; 0x02
   1948c:	6b 83       	std	Y+3, r22	; 0x03
   1948e:	4c 83       	std	Y+4, r20	; 0x04
   19490:	2d 83       	std	Y+5, r18	; 0x05
	/* Preserve all but conversion and resolution config. */
	conf->ctrlb &= ~(ADC_CONMODE_bm | ADC_RESOLUTION_gm);
   19492:	89 81       	ldd	r24, Y+1	; 0x01
   19494:	9a 81       	ldd	r25, Y+2	; 0x02
   19496:	fc 01       	movw	r30, r24
   19498:	81 81       	ldd	r24, Z+1	; 0x01
   1949a:	28 2f       	mov	r18, r24
   1949c:	29 7e       	andi	r18, 0xE9	; 233
   1949e:	89 81       	ldd	r24, Y+1	; 0x01
   194a0:	9a 81       	ldd	r25, Y+2	; 0x02
   194a2:	fc 01       	movw	r30, r24
   194a4:	21 83       	std	Z+1, r18	; 0x01
	conf->ctrlb |= (uint8_t)res | (uint8_t)sign;
   194a6:	89 81       	ldd	r24, Y+1	; 0x01
   194a8:	9a 81       	ldd	r25, Y+2	; 0x02
   194aa:	fc 01       	movw	r30, r24
   194ac:	91 81       	ldd	r25, Z+1	; 0x01
   194ae:	2c 81       	ldd	r18, Y+4	; 0x04
   194b0:	8b 81       	ldd	r24, Y+3	; 0x03
   194b2:	82 2b       	or	r24, r18
   194b4:	29 2f       	mov	r18, r25
   194b6:	28 2b       	or	r18, r24
   194b8:	89 81       	ldd	r24, Y+1	; 0x01
   194ba:	9a 81       	ldd	r25, Y+2	; 0x02
   194bc:	fc 01       	movw	r30, r24
   194be:	21 83       	std	Z+1, r18	; 0x01

	conf->refctrl &= ~ADC_REFSEL_gm;
   194c0:	89 81       	ldd	r24, Y+1	; 0x01
   194c2:	9a 81       	ldd	r25, Y+2	; 0x02
   194c4:	fc 01       	movw	r30, r24
   194c6:	82 81       	ldd	r24, Z+2	; 0x02
   194c8:	28 2f       	mov	r18, r24
   194ca:	2f 78       	andi	r18, 0x8F	; 143
   194cc:	89 81       	ldd	r24, Y+1	; 0x01
   194ce:	9a 81       	ldd	r25, Y+2	; 0x02
   194d0:	fc 01       	movw	r30, r24
   194d2:	22 83       	std	Z+2, r18	; 0x02
	conf->refctrl |= ref;
   194d4:	89 81       	ldd	r24, Y+1	; 0x01
   194d6:	9a 81       	ldd	r25, Y+2	; 0x02
   194d8:	fc 01       	movw	r30, r24
   194da:	92 81       	ldd	r25, Z+2	; 0x02
   194dc:	8d 81       	ldd	r24, Y+5	; 0x05
   194de:	29 2f       	mov	r18, r25
   194e0:	28 2b       	or	r18, r24
   194e2:	89 81       	ldd	r24, Y+1	; 0x01
   194e4:	9a 81       	ldd	r25, Y+2	; 0x02
   194e6:	fc 01       	movw	r30, r24
   194e8:	22 83       	std	Z+2, r18	; 0x02
}
   194ea:	00 00       	nop
   194ec:	25 96       	adiw	r28, 0x05	; 5
   194ee:	cd bf       	out	0x3d, r28	; 61
   194f0:	de bf       	out	0x3e, r29	; 62
   194f2:	df 91       	pop	r29
   194f4:	cf 91       	pop	r28
   194f6:	08 95       	ret

000194f8 <adc_set_conversion_trigger>:
 * \arg \c 1 - \c ADC_NR_OF_CHANNELS (must be non-zero).
 * \param base_ev_ch Base event channel, if used.
 */
static inline void adc_set_conversion_trigger(struct adc_config *conf,
		enum adc_trigger trig, uint8_t nr_of_ch, uint8_t base_ev_ch)
{
   194f8:	cf 93       	push	r28
   194fa:	df 93       	push	r29
   194fc:	cd b7       	in	r28, 0x3d	; 61
   194fe:	de b7       	in	r29, 0x3e	; 62
   19500:	25 97       	sbiw	r28, 0x05	; 5
   19502:	cd bf       	out	0x3d, r28	; 61
   19504:	de bf       	out	0x3e, r29	; 62
   19506:	89 83       	std	Y+1, r24	; 0x01
   19508:	9a 83       	std	Y+2, r25	; 0x02
   1950a:	6b 83       	std	Y+3, r22	; 0x03
   1950c:	4c 83       	std	Y+4, r20	; 0x04
   1950e:	2d 83       	std	Y+5, r18	; 0x05
	Assert(base_ev_ch <= 7);
#elif XMEGA_B || XMEGA_C || XMEGA_D
	Assert(base_ev_ch <= 3);
#endif

	switch (trig) {
   19510:	8b 81       	ldd	r24, Y+3	; 0x03
   19512:	88 2f       	mov	r24, r24
   19514:	90 e0       	ldi	r25, 0x00	; 0
   19516:	82 30       	cpi	r24, 0x02	; 2
   19518:	91 05       	cpc	r25, r1
   1951a:	11 f1       	breq	.+68     	; 0x19560 <adc_set_conversion_trigger+0x68>
   1951c:	83 30       	cpi	r24, 0x03	; 3
   1951e:	91 05       	cpc	r25, r1
   19520:	2c f4       	brge	.+10     	; 0x1952c <adc_set_conversion_trigger+0x34>
   19522:	00 97       	sbiw	r24, 0x00	; 0
   19524:	71 f0       	breq	.+28     	; 0x19542 <adc_set_conversion_trigger+0x4a>
   19526:	01 97       	sbiw	r24, 0x01	; 1
   19528:	b9 f1       	breq	.+110    	; 0x19598 <adc_set_conversion_trigger+0xa0>
		break;

	default:
		Assert(0);
	}
}
   1952a:	a9 c0       	rjmp	.+338    	; 0x1967e <adc_set_conversion_trigger+0x186>
	Assert(base_ev_ch <= 7);
#elif XMEGA_B || XMEGA_C || XMEGA_D
	Assert(base_ev_ch <= 3);
#endif

	switch (trig) {
   1952c:	84 30       	cpi	r24, 0x04	; 4
   1952e:	91 05       	cpc	r25, r1
   19530:	09 f4       	brne	.+2      	; 0x19534 <adc_set_conversion_trigger+0x3c>
   19532:	53 c0       	rjmp	.+166    	; 0x195da <adc_set_conversion_trigger+0xe2>
   19534:	84 30       	cpi	r24, 0x04	; 4
   19536:	91 05       	cpc	r25, r1
   19538:	d4 f1       	brlt	.+116    	; 0x195ae <adc_set_conversion_trigger+0xb6>
   1953a:	05 97       	sbiw	r24, 0x05	; 5
   1953c:	09 f4       	brne	.+2      	; 0x19540 <adc_set_conversion_trigger+0x48>
   1953e:	76 c0       	rjmp	.+236    	; 0x1962c <adc_set_conversion_trigger+0x134>
		break;

	default:
		Assert(0);
	}
}
   19540:	9e c0       	rjmp	.+316    	; 0x1967e <adc_set_conversion_trigger+0x186>
	Assert(base_ev_ch <= 3);
#endif

	switch (trig) {
	case ADC_TRIG_MANUAL:
		conf->ctrlb &= ~ADC_FREERUN_bm;
   19542:	89 81       	ldd	r24, Y+1	; 0x01
   19544:	9a 81       	ldd	r25, Y+2	; 0x02
   19546:	fc 01       	movw	r30, r24
   19548:	81 81       	ldd	r24, Z+1	; 0x01
   1954a:	28 2f       	mov	r18, r24
   1954c:	27 7f       	andi	r18, 0xF7	; 247
   1954e:	89 81       	ldd	r24, Y+1	; 0x01
   19550:	9a 81       	ldd	r25, Y+2	; 0x02
   19552:	fc 01       	movw	r30, r24
   19554:	21 83       	std	Z+1, r18	; 0x01
		conf->evctrl = ADC_EVACT_NONE_gc;
   19556:	89 81       	ldd	r24, Y+1	; 0x01
   19558:	9a 81       	ldd	r25, Y+2	; 0x02
   1955a:	fc 01       	movw	r30, r24
   1955c:	13 82       	std	Z+3, r1	; 0x03
		break;
   1955e:	8f c0       	rjmp	.+286    	; 0x1967e <adc_set_conversion_trigger+0x186>

	case ADC_TRIG_EVENT_SINGLE:
		conf->ctrlb &= ~ADC_FREERUN_bm;
   19560:	89 81       	ldd	r24, Y+1	; 0x01
   19562:	9a 81       	ldd	r25, Y+2	; 0x02
   19564:	fc 01       	movw	r30, r24
   19566:	81 81       	ldd	r24, Z+1	; 0x01
   19568:	28 2f       	mov	r18, r24
   1956a:	27 7f       	andi	r18, 0xF7	; 247
   1956c:	89 81       	ldd	r24, Y+1	; 0x01
   1956e:	9a 81       	ldd	r25, Y+2	; 0x02
   19570:	fc 01       	movw	r30, r24
   19572:	21 83       	std	Z+1, r18	; 0x01
		conf->evctrl = (base_ev_ch << ADC_EVSEL_gp) |
   19574:	8d 81       	ldd	r24, Y+5	; 0x05
   19576:	88 2f       	mov	r24, r24
   19578:	90 e0       	ldi	r25, 0x00	; 0
   1957a:	88 0f       	add	r24, r24
   1957c:	99 1f       	adc	r25, r25
   1957e:	88 0f       	add	r24, r24
   19580:	99 1f       	adc	r25, r25
   19582:	88 0f       	add	r24, r24
   19584:	99 1f       	adc	r25, r25
   19586:	98 2f       	mov	r25, r24
   19588:	8c 81       	ldd	r24, Y+4	; 0x04
   1958a:	89 2b       	or	r24, r25
   1958c:	28 2f       	mov	r18, r24
   1958e:	89 81       	ldd	r24, Y+1	; 0x01
   19590:	9a 81       	ldd	r25, Y+2	; 0x02
   19592:	fc 01       	movw	r30, r24
   19594:	23 83       	std	Z+3, r18	; 0x03
				(nr_of_ch << ADC_EVACT_gp);
		break;
   19596:	73 c0       	rjmp	.+230    	; 0x1967e <adc_set_conversion_trigger+0x186>

	case ADC_TRIG_FREERUN:
		conf->ctrlb |= ADC_FREERUN_bm;
   19598:	89 81       	ldd	r24, Y+1	; 0x01
   1959a:	9a 81       	ldd	r25, Y+2	; 0x02
   1959c:	fc 01       	movw	r30, r24
   1959e:	81 81       	ldd	r24, Z+1	; 0x01
   195a0:	28 2f       	mov	r18, r24
   195a2:	28 60       	ori	r18, 0x08	; 8
   195a4:	89 81       	ldd	r24, Y+1	; 0x01
   195a6:	9a 81       	ldd	r25, Y+2	; 0x02
   195a8:	fc 01       	movw	r30, r24
   195aa:	21 83       	std	Z+1, r18	; 0x01
		break;
   195ac:	68 c0       	rjmp	.+208    	; 0x1967e <adc_set_conversion_trigger+0x186>

#if ADC_NR_OF_CHANNELS > 1
	case ADC_TRIG_FREERUN_SWEEP:
		conf->ctrlb |= ADC_FREERUN_bm;
   195ae:	89 81       	ldd	r24, Y+1	; 0x01
   195b0:	9a 81       	ldd	r25, Y+2	; 0x02
   195b2:	fc 01       	movw	r30, r24
   195b4:	81 81       	ldd	r24, Z+1	; 0x01
   195b6:	28 2f       	mov	r18, r24
   195b8:	28 60       	ori	r18, 0x08	; 8
   195ba:	89 81       	ldd	r24, Y+1	; 0x01
   195bc:	9a 81       	ldd	r25, Y+2	; 0x02
   195be:	fc 01       	movw	r30, r24
   195c0:	21 83       	std	Z+1, r18	; 0x01
		conf->evctrl = (nr_of_ch - 1) << ADC_SWEEP_gp;
   195c2:	8c 81       	ldd	r24, Y+4	; 0x04
   195c4:	81 50       	subi	r24, 0x01	; 1
   195c6:	28 2f       	mov	r18, r24
   195c8:	22 95       	swap	r18
   195ca:	22 0f       	add	r18, r18
   195cc:	22 0f       	add	r18, r18
   195ce:	20 7c       	andi	r18, 0xC0	; 192
   195d0:	89 81       	ldd	r24, Y+1	; 0x01
   195d2:	9a 81       	ldd	r25, Y+2	; 0x02
   195d4:	fc 01       	movw	r30, r24
   195d6:	23 83       	std	Z+3, r18	; 0x03
		break;
   195d8:	52 c0       	rjmp	.+164    	; 0x1967e <adc_set_conversion_trigger+0x186>

	case ADC_TRIG_EVENT_SWEEP:
		conf->ctrlb &= ~ADC_FREERUN_bm;
   195da:	89 81       	ldd	r24, Y+1	; 0x01
   195dc:	9a 81       	ldd	r25, Y+2	; 0x02
   195de:	fc 01       	movw	r30, r24
   195e0:	81 81       	ldd	r24, Z+1	; 0x01
   195e2:	28 2f       	mov	r18, r24
   195e4:	27 7f       	andi	r18, 0xF7	; 247
   195e6:	89 81       	ldd	r24, Y+1	; 0x01
   195e8:	9a 81       	ldd	r25, Y+2	; 0x02
   195ea:	fc 01       	movw	r30, r24
   195ec:	21 83       	std	Z+1, r18	; 0x01
		conf->evctrl = (nr_of_ch - 1) << ADC_SWEEP_gp |
   195ee:	8c 81       	ldd	r24, Y+4	; 0x04
   195f0:	88 2f       	mov	r24, r24
   195f2:	90 e0       	ldi	r25, 0x00	; 0
   195f4:	01 97       	sbiw	r24, 0x01	; 1
   195f6:	00 24       	eor	r0, r0
   195f8:	96 95       	lsr	r25
   195fa:	87 95       	ror	r24
   195fc:	07 94       	ror	r0
   195fe:	96 95       	lsr	r25
   19600:	87 95       	ror	r24
   19602:	07 94       	ror	r0
   19604:	98 2f       	mov	r25, r24
   19606:	80 2d       	mov	r24, r0
   19608:	28 2f       	mov	r18, r24
				(base_ev_ch << ADC_EVSEL_gp) |
   1960a:	8d 81       	ldd	r24, Y+5	; 0x05
   1960c:	88 2f       	mov	r24, r24
   1960e:	90 e0       	ldi	r25, 0x00	; 0
   19610:	88 0f       	add	r24, r24
   19612:	99 1f       	adc	r25, r25
   19614:	88 0f       	add	r24, r24
   19616:	99 1f       	adc	r25, r25
   19618:	88 0f       	add	r24, r24
   1961a:	99 1f       	adc	r25, r25
		conf->evctrl = (nr_of_ch - 1) << ADC_SWEEP_gp;
		break;

	case ADC_TRIG_EVENT_SWEEP:
		conf->ctrlb &= ~ADC_FREERUN_bm;
		conf->evctrl = (nr_of_ch - 1) << ADC_SWEEP_gp |
   1961c:	82 2b       	or	r24, r18
   1961e:	85 60       	ori	r24, 0x05	; 5
   19620:	28 2f       	mov	r18, r24
   19622:	89 81       	ldd	r24, Y+1	; 0x01
   19624:	9a 81       	ldd	r25, Y+2	; 0x02
   19626:	fc 01       	movw	r30, r24
   19628:	23 83       	std	Z+3, r18	; 0x03
				(base_ev_ch << ADC_EVSEL_gp) |
				ADC_EVACT_SWEEP_gc;
		break;
   1962a:	29 c0       	rjmp	.+82     	; 0x1967e <adc_set_conversion_trigger+0x186>
#endif

	case ADC_TRIG_EVENT_SYNCSWEEP:
		conf->ctrlb &= ~ADC_FREERUN_bm;
   1962c:	89 81       	ldd	r24, Y+1	; 0x01
   1962e:	9a 81       	ldd	r25, Y+2	; 0x02
   19630:	fc 01       	movw	r30, r24
   19632:	81 81       	ldd	r24, Z+1	; 0x01
   19634:	28 2f       	mov	r18, r24
   19636:	27 7f       	andi	r18, 0xF7	; 247
   19638:	89 81       	ldd	r24, Y+1	; 0x01
   1963a:	9a 81       	ldd	r25, Y+2	; 0x02
   1963c:	fc 01       	movw	r30, r24
   1963e:	21 83       	std	Z+1, r18	; 0x01
		conf->evctrl =
#if ADC_NR_OF_CHANNELS > 1
				((nr_of_ch - 1) << ADC_SWEEP_gp) |
   19640:	8c 81       	ldd	r24, Y+4	; 0x04
   19642:	88 2f       	mov	r24, r24
   19644:	90 e0       	ldi	r25, 0x00	; 0
   19646:	01 97       	sbiw	r24, 0x01	; 1
   19648:	00 24       	eor	r0, r0
   1964a:	96 95       	lsr	r25
   1964c:	87 95       	ror	r24
   1964e:	07 94       	ror	r0
   19650:	96 95       	lsr	r25
   19652:	87 95       	ror	r24
   19654:	07 94       	ror	r0
   19656:	98 2f       	mov	r25, r24
   19658:	80 2d       	mov	r24, r0
		break;
#endif

	case ADC_TRIG_EVENT_SYNCSWEEP:
		conf->ctrlb &= ~ADC_FREERUN_bm;
		conf->evctrl =
   1965a:	28 2f       	mov	r18, r24
#if ADC_NR_OF_CHANNELS > 1
				((nr_of_ch - 1) << ADC_SWEEP_gp) |
#endif
				(base_ev_ch << ADC_EVSEL_gp) |
   1965c:	8d 81       	ldd	r24, Y+5	; 0x05
   1965e:	88 2f       	mov	r24, r24
   19660:	90 e0       	ldi	r25, 0x00	; 0
   19662:	88 0f       	add	r24, r24
   19664:	99 1f       	adc	r25, r25
   19666:	88 0f       	add	r24, r24
   19668:	99 1f       	adc	r25, r25
   1966a:	88 0f       	add	r24, r24
   1966c:	99 1f       	adc	r25, r25
		break;
#endif

	case ADC_TRIG_EVENT_SYNCSWEEP:
		conf->ctrlb &= ~ADC_FREERUN_bm;
		conf->evctrl =
   1966e:	82 2b       	or	r24, r18
   19670:	86 60       	ori	r24, 0x06	; 6
   19672:	28 2f       	mov	r18, r24
   19674:	89 81       	ldd	r24, Y+1	; 0x01
   19676:	9a 81       	ldd	r25, Y+2	; 0x02
   19678:	fc 01       	movw	r30, r24
   1967a:	23 83       	std	Z+3, r18	; 0x03
#if ADC_NR_OF_CHANNELS > 1
				((nr_of_ch - 1) << ADC_SWEEP_gp) |
#endif
				(base_ev_ch << ADC_EVSEL_gp) |
				ADC_EVACT_SYNCSWEEP_gc;
		break;
   1967c:	00 00       	nop

	default:
		Assert(0);
	}
}
   1967e:	00 00       	nop
   19680:	25 96       	adiw	r28, 0x05	; 5
   19682:	cd bf       	out	0x3d, r28	; 61
   19684:	de bf       	out	0x3e, r29	; 62
   19686:	df 91       	pop	r29
   19688:	cf 91       	pop	r28
   1968a:	08 95       	ret

0001968c <adc_enable_internal_input>:
 * \arg \c ADC_INT_TEMPSENSE for temperature sensor.
 * \arg \c ADC_INT_BANDGAP for bandgap reference.
 */
static inline void adc_enable_internal_input(struct adc_config *conf,
		uint8_t int_inp)
{
   1968c:	cf 93       	push	r28
   1968e:	df 93       	push	r29
   19690:	00 d0       	rcall	.+0      	; 0x19692 <adc_enable_internal_input+0x6>
   19692:	cd b7       	in	r28, 0x3d	; 61
   19694:	de b7       	in	r29, 0x3e	; 62
   19696:	89 83       	std	Y+1, r24	; 0x01
   19698:	9a 83       	std	Y+2, r25	; 0x02
   1969a:	6b 83       	std	Y+3, r22	; 0x03
	conf->refctrl |= int_inp;
   1969c:	89 81       	ldd	r24, Y+1	; 0x01
   1969e:	9a 81       	ldd	r25, Y+2	; 0x02
   196a0:	fc 01       	movw	r30, r24
   196a2:	92 81       	ldd	r25, Z+2	; 0x02
   196a4:	8b 81       	ldd	r24, Y+3	; 0x03
   196a6:	29 2f       	mov	r18, r25
   196a8:	28 2b       	or	r18, r24
   196aa:	89 81       	ldd	r24, Y+1	; 0x01
   196ac:	9a 81       	ldd	r25, Y+2	; 0x02
   196ae:	fc 01       	movw	r30, r24
   196b0:	22 83       	std	Z+2, r18	; 0x02
}
   196b2:	00 00       	nop
   196b4:	23 96       	adiw	r28, 0x03	; 3
   196b6:	cd bf       	out	0x3d, r28	; 61
   196b8:	de bf       	out	0x3e, r29	; 62
   196ba:	df 91       	pop	r29
   196bc:	cf 91       	pop	r28
   196be:	08 95       	ret

000196c0 <adc_disable_internal_input>:
 * \arg \c ADC_INT_TEMPSENSE for temperature sensor.
 * \arg \c ADC_INT_BANDGAP for bandgap reference.
 */
static inline void adc_disable_internal_input(struct adc_config *conf,
		uint8_t int_inp)
{
   196c0:	cf 93       	push	r28
   196c2:	df 93       	push	r29
   196c4:	00 d0       	rcall	.+0      	; 0x196c6 <adc_disable_internal_input+0x6>
   196c6:	cd b7       	in	r28, 0x3d	; 61
   196c8:	de b7       	in	r29, 0x3e	; 62
   196ca:	89 83       	std	Y+1, r24	; 0x01
   196cc:	9a 83       	std	Y+2, r25	; 0x02
   196ce:	6b 83       	std	Y+3, r22	; 0x03
	conf->refctrl &= ~int_inp;
   196d0:	89 81       	ldd	r24, Y+1	; 0x01
   196d2:	9a 81       	ldd	r25, Y+2	; 0x02
   196d4:	fc 01       	movw	r30, r24
   196d6:	82 81       	ldd	r24, Z+2	; 0x02
   196d8:	98 2f       	mov	r25, r24
   196da:	8b 81       	ldd	r24, Y+3	; 0x03
   196dc:	80 95       	com	r24
   196de:	89 23       	and	r24, r25
   196e0:	28 2f       	mov	r18, r24
   196e2:	89 81       	ldd	r24, Y+1	; 0x01
   196e4:	9a 81       	ldd	r25, Y+2	; 0x02
   196e6:	fc 01       	movw	r30, r24
   196e8:	22 83       	std	Z+2, r18	; 0x02
}
   196ea:	00 00       	nop
   196ec:	23 96       	adiw	r28, 0x03	; 3
   196ee:	cd bf       	out	0x3d, r28	; 61
   196f0:	de bf       	out	0x3e, r29	; 62
   196f2:	df 91       	pop	r29
   196f4:	cf 91       	pop	r28
   196f6:	08 95       	ret

000196f8 <adc_set_gain_impedance_mode>:
 *
 * \note Not all device families feature this setting.
 */
static inline void adc_set_gain_impedance_mode(struct adc_config *conf,
		enum adc_gainstage_impmode impmode)
{
   196f8:	cf 93       	push	r28
   196fa:	df 93       	push	r29
   196fc:	00 d0       	rcall	.+0      	; 0x196fe <adc_set_gain_impedance_mode+0x6>
   196fe:	cd b7       	in	r28, 0x3d	; 61
   19700:	de b7       	in	r29, 0x3e	; 62
   19702:	89 83       	std	Y+1, r24	; 0x01
   19704:	9a 83       	std	Y+2, r25	; 0x02
   19706:	6b 83       	std	Y+3, r22	; 0x03
	switch (impmode) {
   19708:	8b 81       	ldd	r24, Y+3	; 0x03
   1970a:	88 2f       	mov	r24, r24
   1970c:	90 e0       	ldi	r25, 0x00	; 0
   1970e:	00 97       	sbiw	r24, 0x00	; 0
   19710:	19 f0       	breq	.+6      	; 0x19718 <adc_set_gain_impedance_mode+0x20>
   19712:	01 97       	sbiw	r24, 0x01	; 1
   19714:	61 f0       	breq	.+24     	; 0x1972e <adc_set_gain_impedance_mode+0x36>
		break;

	default:
		Assert(0);
	}
}
   19716:	16 c0       	rjmp	.+44     	; 0x19744 <adc_set_gain_impedance_mode+0x4c>
static inline void adc_set_gain_impedance_mode(struct adc_config *conf,
		enum adc_gainstage_impmode impmode)
{
	switch (impmode) {
	case ADC_GAIN_HIGHIMPEDANCE:
		conf->ctrlb &= ~ADC_IMPMODE_bm;
   19718:	89 81       	ldd	r24, Y+1	; 0x01
   1971a:	9a 81       	ldd	r25, Y+2	; 0x02
   1971c:	fc 01       	movw	r30, r24
   1971e:	81 81       	ldd	r24, Z+1	; 0x01
   19720:	28 2f       	mov	r18, r24
   19722:	2f 77       	andi	r18, 0x7F	; 127
   19724:	89 81       	ldd	r24, Y+1	; 0x01
   19726:	9a 81       	ldd	r25, Y+2	; 0x02
   19728:	fc 01       	movw	r30, r24
   1972a:	21 83       	std	Z+1, r18	; 0x01
		break;
   1972c:	0b c0       	rjmp	.+22     	; 0x19744 <adc_set_gain_impedance_mode+0x4c>

	case ADC_GAIN_LOWIMPEDANCE:
		conf->ctrlb |= ADC_IMPMODE_bm;
   1972e:	89 81       	ldd	r24, Y+1	; 0x01
   19730:	9a 81       	ldd	r25, Y+2	; 0x02
   19732:	fc 01       	movw	r30, r24
   19734:	81 81       	ldd	r24, Z+1	; 0x01
   19736:	28 2f       	mov	r18, r24
   19738:	20 68       	ori	r18, 0x80	; 128
   1973a:	89 81       	ldd	r24, Y+1	; 0x01
   1973c:	9a 81       	ldd	r25, Y+2	; 0x02
   1973e:	fc 01       	movw	r30, r24
   19740:	21 83       	std	Z+1, r18	; 0x01
		break;
   19742:	00 00       	nop

	default:
		Assert(0);
	}
}
   19744:	00 00       	nop
   19746:	23 96       	adiw	r28, 0x03	; 3
   19748:	cd bf       	out	0x3d, r28	; 61
   1974a:	de bf       	out	0x3e, r29	; 62
   1974c:	df 91       	pop	r29
   1974e:	cf 91       	pop	r28
   19750:	08 95       	ret

00019752 <adc_set_current_limit>:
 *
 * \note Not all device families feature this setting.
 */
static inline void adc_set_current_limit(struct adc_config *conf,
		enum adc_current_limit currlimit)
{
   19752:	cf 93       	push	r28
   19754:	df 93       	push	r29
   19756:	00 d0       	rcall	.+0      	; 0x19758 <adc_set_current_limit+0x6>
   19758:	cd b7       	in	r28, 0x3d	; 61
   1975a:	de b7       	in	r29, 0x3e	; 62
   1975c:	89 83       	std	Y+1, r24	; 0x01
   1975e:	9a 83       	std	Y+2, r25	; 0x02
   19760:	6b 83       	std	Y+3, r22	; 0x03
	conf->ctrlb &= ~ADC_CURRLIMIT_gm;
   19762:	89 81       	ldd	r24, Y+1	; 0x01
   19764:	9a 81       	ldd	r25, Y+2	; 0x02
   19766:	fc 01       	movw	r30, r24
   19768:	81 81       	ldd	r24, Z+1	; 0x01
   1976a:	28 2f       	mov	r18, r24
   1976c:	2f 79       	andi	r18, 0x9F	; 159
   1976e:	89 81       	ldd	r24, Y+1	; 0x01
   19770:	9a 81       	ldd	r25, Y+2	; 0x02
   19772:	fc 01       	movw	r30, r24
   19774:	21 83       	std	Z+1, r18	; 0x01

	switch (currlimit) {
   19776:	8b 81       	ldd	r24, Y+3	; 0x03
   19778:	88 2f       	mov	r24, r24
   1977a:	90 e0       	ldi	r25, 0x00	; 0
   1977c:	81 30       	cpi	r24, 0x01	; 1
   1977e:	91 05       	cpc	r25, r1
   19780:	a9 f0       	breq	.+42     	; 0x197ac <adc_set_current_limit+0x5a>
   19782:	82 30       	cpi	r24, 0x02	; 2
   19784:	91 05       	cpc	r25, r1
   19786:	1c f4       	brge	.+6      	; 0x1978e <adc_set_current_limit+0x3c>
   19788:	89 2b       	or	r24, r25
   1978a:	39 f0       	breq	.+14     	; 0x1979a <adc_set_current_limit+0x48>
		break;

	default:
		Assert(0);
	}
}
   1978c:	30 c0       	rjmp	.+96     	; 0x197ee <adc_set_current_limit+0x9c>
static inline void adc_set_current_limit(struct adc_config *conf,
		enum adc_current_limit currlimit)
{
	conf->ctrlb &= ~ADC_CURRLIMIT_gm;

	switch (currlimit) {
   1978e:	82 30       	cpi	r24, 0x02	; 2
   19790:	91 05       	cpc	r25, r1
   19792:	b9 f0       	breq	.+46     	; 0x197c2 <adc_set_current_limit+0x70>
   19794:	03 97       	sbiw	r24, 0x03	; 3
   19796:	01 f1       	breq	.+64     	; 0x197d8 <adc_set_current_limit+0x86>
		break;

	default:
		Assert(0);
	}
}
   19798:	2a c0       	rjmp	.+84     	; 0x197ee <adc_set_current_limit+0x9c>
{
	conf->ctrlb &= ~ADC_CURRLIMIT_gm;

	switch (currlimit) {
	case ADC_CURRENT_LIMIT_NO:
		conf->ctrlb |= ADC_CURRLIMIT_NO_gc;
   1979a:	89 81       	ldd	r24, Y+1	; 0x01
   1979c:	9a 81       	ldd	r25, Y+2	; 0x02
   1979e:	fc 01       	movw	r30, r24
   197a0:	21 81       	ldd	r18, Z+1	; 0x01
   197a2:	89 81       	ldd	r24, Y+1	; 0x01
   197a4:	9a 81       	ldd	r25, Y+2	; 0x02
   197a6:	fc 01       	movw	r30, r24
   197a8:	21 83       	std	Z+1, r18	; 0x01
		break;
   197aa:	21 c0       	rjmp	.+66     	; 0x197ee <adc_set_current_limit+0x9c>

	case ADC_CURRENT_LIMIT_LOW:
		conf->ctrlb |= ADC_CURRLIMIT_LOW_gc;
   197ac:	89 81       	ldd	r24, Y+1	; 0x01
   197ae:	9a 81       	ldd	r25, Y+2	; 0x02
   197b0:	fc 01       	movw	r30, r24
   197b2:	81 81       	ldd	r24, Z+1	; 0x01
   197b4:	28 2f       	mov	r18, r24
   197b6:	20 62       	ori	r18, 0x20	; 32
   197b8:	89 81       	ldd	r24, Y+1	; 0x01
   197ba:	9a 81       	ldd	r25, Y+2	; 0x02
   197bc:	fc 01       	movw	r30, r24
   197be:	21 83       	std	Z+1, r18	; 0x01
		break;
   197c0:	16 c0       	rjmp	.+44     	; 0x197ee <adc_set_current_limit+0x9c>

	case ADC_CURRENT_LIMIT_MED:
		conf->ctrlb |= ADC_CURRLIMIT_MED_gc;
   197c2:	89 81       	ldd	r24, Y+1	; 0x01
   197c4:	9a 81       	ldd	r25, Y+2	; 0x02
   197c6:	fc 01       	movw	r30, r24
   197c8:	81 81       	ldd	r24, Z+1	; 0x01
   197ca:	28 2f       	mov	r18, r24
   197cc:	20 64       	ori	r18, 0x40	; 64
   197ce:	89 81       	ldd	r24, Y+1	; 0x01
   197d0:	9a 81       	ldd	r25, Y+2	; 0x02
   197d2:	fc 01       	movw	r30, r24
   197d4:	21 83       	std	Z+1, r18	; 0x01
		break;
   197d6:	0b c0       	rjmp	.+22     	; 0x197ee <adc_set_current_limit+0x9c>

	case ADC_CURRENT_LIMIT_HIGH:
		conf->ctrlb |= ADC_CURRLIMIT_HIGH_gc;
   197d8:	89 81       	ldd	r24, Y+1	; 0x01
   197da:	9a 81       	ldd	r25, Y+2	; 0x02
   197dc:	fc 01       	movw	r30, r24
   197de:	81 81       	ldd	r24, Z+1	; 0x01
   197e0:	28 2f       	mov	r18, r24
   197e2:	20 66       	ori	r18, 0x60	; 96
   197e4:	89 81       	ldd	r24, Y+1	; 0x01
   197e6:	9a 81       	ldd	r25, Y+2	; 0x02
   197e8:	fc 01       	movw	r30, r24
   197ea:	21 83       	std	Z+1, r18	; 0x01
		break;
   197ec:	00 00       	nop

	default:
		Assert(0);
	}
}
   197ee:	00 00       	nop
   197f0:	23 96       	adiw	r28, 0x03	; 3
   197f2:	cd bf       	out	0x3d, r28	; 61
   197f4:	de bf       	out	0x3e, r29	; 62
   197f6:	df 91       	pop	r29
   197f8:	cf 91       	pop	r28
   197fa:	08 95       	ret

000197fc <adcch_get_gain_setting>:
 * \param gain Valid gain factor for the measurement.
 *
 * \return Gain setting of type ADC_CH_GAIN_t.
 */
static inline uint8_t adcch_get_gain_setting(uint8_t gain)
{
   197fc:	cf 93       	push	r28
   197fe:	df 93       	push	r29
   19800:	1f 92       	push	r1
   19802:	cd b7       	in	r28, 0x3d	; 61
   19804:	de b7       	in	r29, 0x3e	; 62
   19806:	89 83       	std	Y+1, r24	; 0x01
	switch (gain) {
   19808:	89 81       	ldd	r24, Y+1	; 0x01
   1980a:	88 2f       	mov	r24, r24
   1980c:	90 e0       	ldi	r25, 0x00	; 0
   1980e:	88 30       	cpi	r24, 0x08	; 8
   19810:	91 05       	cpc	r25, r1
   19812:	51 f1       	breq	.+84     	; 0x19868 <adcch_get_gain_setting+0x6c>
   19814:	89 30       	cpi	r24, 0x09	; 9
   19816:	91 05       	cpc	r25, r1
   19818:	7c f4       	brge	.+30     	; 0x19838 <adcch_get_gain_setting+0x3c>
   1981a:	81 30       	cpi	r24, 0x01	; 1
   1981c:	91 05       	cpc	r25, r1
   1981e:	f1 f0       	breq	.+60     	; 0x1985c <adcch_get_gain_setting+0x60>
   19820:	82 30       	cpi	r24, 0x02	; 2
   19822:	91 05       	cpc	r25, r1
   19824:	1c f4       	brge	.+6      	; 0x1982c <adcch_get_gain_setting+0x30>
   19826:	89 2b       	or	r24, r25
   19828:	b9 f0       	breq	.+46     	; 0x19858 <adcch_get_gain_setting+0x5c>
   1982a:	28 c0       	rjmp	.+80     	; 0x1987c <adcch_get_gain_setting+0x80>
   1982c:	82 30       	cpi	r24, 0x02	; 2
   1982e:	91 05       	cpc	r25, r1
   19830:	b9 f0       	breq	.+46     	; 0x19860 <adcch_get_gain_setting+0x64>
   19832:	04 97       	sbiw	r24, 0x04	; 4
   19834:	b9 f0       	breq	.+46     	; 0x19864 <adcch_get_gain_setting+0x68>
   19836:	22 c0       	rjmp	.+68     	; 0x1987c <adcch_get_gain_setting+0x80>
   19838:	80 32       	cpi	r24, 0x20	; 32
   1983a:	91 05       	cpc	r25, r1
   1983c:	c9 f0       	breq	.+50     	; 0x19870 <adcch_get_gain_setting+0x74>
   1983e:	81 32       	cpi	r24, 0x21	; 33
   19840:	91 05       	cpc	r25, r1
   19842:	1c f4       	brge	.+6      	; 0x1984a <adcch_get_gain_setting+0x4e>
   19844:	40 97       	sbiw	r24, 0x10	; 16
   19846:	91 f0       	breq	.+36     	; 0x1986c <adcch_get_gain_setting+0x70>
   19848:	19 c0       	rjmp	.+50     	; 0x1987c <adcch_get_gain_setting+0x80>
   1984a:	80 34       	cpi	r24, 0x40	; 64
   1984c:	91 05       	cpc	r25, r1
   1984e:	91 f0       	breq	.+36     	; 0x19874 <adcch_get_gain_setting+0x78>
   19850:	8f 3f       	cpi	r24, 0xFF	; 255
   19852:	91 05       	cpc	r25, r1
   19854:	89 f0       	breq	.+34     	; 0x19878 <adcch_get_gain_setting+0x7c>
   19856:	12 c0       	rjmp	.+36     	; 0x1987c <adcch_get_gain_setting+0x80>
	case 0:
		return ADC_CH_GAIN_DIV2_gc;
   19858:	8c e1       	ldi	r24, 0x1C	; 28
   1985a:	11 c0       	rjmp	.+34     	; 0x1987e <adcch_get_gain_setting+0x82>

	case 1:
		return ADC_CH_GAIN_1X_gc;
   1985c:	80 e0       	ldi	r24, 0x00	; 0
   1985e:	0f c0       	rjmp	.+30     	; 0x1987e <adcch_get_gain_setting+0x82>

	case 2:
		return ADC_CH_GAIN_2X_gc;
   19860:	84 e0       	ldi	r24, 0x04	; 4
   19862:	0d c0       	rjmp	.+26     	; 0x1987e <adcch_get_gain_setting+0x82>

	case 4:
		return ADC_CH_GAIN_4X_gc;
   19864:	88 e0       	ldi	r24, 0x08	; 8
   19866:	0b c0       	rjmp	.+22     	; 0x1987e <adcch_get_gain_setting+0x82>

	case 8:
		return ADC_CH_GAIN_8X_gc;
   19868:	8c e0       	ldi	r24, 0x0C	; 12
   1986a:	09 c0       	rjmp	.+18     	; 0x1987e <adcch_get_gain_setting+0x82>

	case 16:
		return ADC_CH_GAIN_16X_gc;
   1986c:	80 e1       	ldi	r24, 0x10	; 16
   1986e:	07 c0       	rjmp	.+14     	; 0x1987e <adcch_get_gain_setting+0x82>

	case 32:
		return ADC_CH_GAIN_32X_gc;
   19870:	84 e1       	ldi	r24, 0x14	; 20
   19872:	05 c0       	rjmp	.+10     	; 0x1987e <adcch_get_gain_setting+0x82>

	case 64:
		return ADC_CH_GAIN_64X_gc;
   19874:	88 e1       	ldi	r24, 0x18	; 24
   19876:	03 c0       	rjmp	.+6      	; 0x1987e <adcch_get_gain_setting+0x82>

	case ADCCH_FORCE_1X_GAINSTAGE:
		return ADC_CH_GAIN_1X_gc;
   19878:	80 e0       	ldi	r24, 0x00	; 0
   1987a:	01 c0       	rjmp	.+2      	; 0x1987e <adcch_get_gain_setting+0x82>

	default:
		Assert(0);
		return 0;
   1987c:	80 e0       	ldi	r24, 0x00	; 0
	}
}
   1987e:	0f 90       	pop	r0
   19880:	df 91       	pop	r29
   19882:	cf 91       	pop	r28
   19884:	08 95       	ret

00019886 <adcch_set_input>:
 * possible unless the user specifies \ref ADCCH_FORCE_1X_GAINSTAGE as \a gain.
 */
static inline void adcch_set_input(struct adc_channel_config *ch_conf,
		enum adcch_positive_input pos, enum adcch_negative_input neg,
		uint8_t gain)
{
   19886:	cf 93       	push	r28
   19888:	df 93       	push	r29
   1988a:	cd b7       	in	r28, 0x3d	; 61
   1988c:	de b7       	in	r29, 0x3e	; 62
   1988e:	25 97       	sbiw	r28, 0x05	; 5
   19890:	cd bf       	out	0x3d, r28	; 61
   19892:	de bf       	out	0x3e, r29	; 62
   19894:	89 83       	std	Y+1, r24	; 0x01
   19896:	9a 83       	std	Y+2, r25	; 0x02
   19898:	6b 83       	std	Y+3, r22	; 0x03
   1989a:	4c 83       	std	Y+4, r20	; 0x04
   1989c:	2d 83       	std	Y+5, r18	; 0x05
	if (pos >= ADCCH_POS_TEMPSENSE) {
   1989e:	8b 81       	ldd	r24, Y+3	; 0x03
   198a0:	80 31       	cpi	r24, 0x10	; 16
   198a2:	78 f0       	brcs	.+30     	; 0x198c2 <adcch_set_input+0x3c>
		/* Configure for internal input. */
		Assert(gain == 1);
		Assert(neg == ADCCH_NEG_NONE);

		ch_conf->ctrl = ADC_CH_INPUTMODE_INTERNAL_gc;
   198a4:	89 81       	ldd	r24, Y+1	; 0x01
   198a6:	9a 81       	ldd	r25, Y+2	; 0x02
   198a8:	fc 01       	movw	r30, r24
   198aa:	10 82       	st	Z, r1
		ch_conf->muxctrl = (pos - ADCCH_POS_TEMPSENSE) <<
   198ac:	8b 81       	ldd	r24, Y+3	; 0x03
   198ae:	80 51       	subi	r24, 0x10	; 16
   198b0:	28 2f       	mov	r18, r24
   198b2:	22 0f       	add	r18, r18
   198b4:	22 0f       	add	r18, r18
   198b6:	22 0f       	add	r18, r18
   198b8:	89 81       	ldd	r24, Y+1	; 0x01
   198ba:	9a 81       	ldd	r25, Y+2	; 0x02
   198bc:	fc 01       	movw	r30, r24
   198be:	21 83       	std	Z+1, r18	; 0x01
					: ADC_CH_MUXNEG_MODE11_GND_gc);
		}

#endif
	}
}
   198c0:	87 c0       	rjmp	.+270    	; 0x199d0 <adcch_set_input+0x14a>
		Assert(neg == ADCCH_NEG_NONE);

		ch_conf->ctrl = ADC_CH_INPUTMODE_INTERNAL_gc;
		ch_conf->muxctrl = (pos - ADCCH_POS_TEMPSENSE) <<
				ADC_CH_MUXPOS_gp;
	} else if (neg == ADCCH_NEG_NONE) {
   198c2:	8c 81       	ldd	r24, Y+4	; 0x04
   198c4:	8a 30       	cpi	r24, 0x0A	; 10
   198c6:	79 f4       	brne	.+30     	; 0x198e6 <adcch_set_input+0x60>
		/* Configure for single-ended measurement. */
		Assert(gain == 1);

		ch_conf->ctrl = ADC_CH_INPUTMODE_SINGLEENDED_gc;
   198c8:	89 81       	ldd	r24, Y+1	; 0x01
   198ca:	9a 81       	ldd	r25, Y+2	; 0x02
   198cc:	21 e0       	ldi	r18, 0x01	; 1
   198ce:	fc 01       	movw	r30, r24
   198d0:	20 83       	st	Z, r18
		ch_conf->muxctrl = pos << ADC_CH_MUXPOS_gp;
   198d2:	8b 81       	ldd	r24, Y+3	; 0x03
   198d4:	28 2f       	mov	r18, r24
   198d6:	22 0f       	add	r18, r18
   198d8:	22 0f       	add	r18, r18
   198da:	22 0f       	add	r18, r18
   198dc:	89 81       	ldd	r24, Y+1	; 0x01
   198de:	9a 81       	ldd	r25, Y+2	; 0x02
   198e0:	fc 01       	movw	r30, r24
   198e2:	21 83       	std	Z+1, r18	; 0x01
					: ADC_CH_MUXNEG_MODE11_GND_gc);
		}

#endif
	}
}
   198e4:	75 c0       	rjmp	.+234    	; 0x199d0 <adcch_set_input+0x14a>
		/* Configure for single-ended measurement. */
		Assert(gain == 1);

		ch_conf->ctrl = ADC_CH_INPUTMODE_SINGLEENDED_gc;
		ch_conf->muxctrl = pos << ADC_CH_MUXPOS_gp;
	} else if (neg <= ADCCH_NEG_PIN3) {
   198e6:	8c 81       	ldd	r24, Y+4	; 0x04
   198e8:	84 30       	cpi	r24, 0x04	; 4
   198ea:	b8 f4       	brcc	.+46     	; 0x1991a <adcch_set_input+0x94>
#if XMEGA_E
		ch_conf->ctrl = adcch_get_gain_setting(gain) |
				ADC_CH_INPUTMODE_DIFFWGAINL_gc;
#else
		Assert(gain == 1);
		ch_conf->ctrl = ADC_CH_INPUTMODE_DIFF_gc;
   198ec:	89 81       	ldd	r24, Y+1	; 0x01
   198ee:	9a 81       	ldd	r25, Y+2	; 0x02
   198f0:	22 e0       	ldi	r18, 0x02	; 2
   198f2:	fc 01       	movw	r30, r24
   198f4:	20 83       	st	Z, r18
#endif
		ch_conf->muxctrl = (pos << ADC_CH_MUXPOS_gp) |
   198f6:	8b 81       	ldd	r24, Y+3	; 0x03
   198f8:	88 2f       	mov	r24, r24
   198fa:	90 e0       	ldi	r25, 0x00	; 0
   198fc:	88 0f       	add	r24, r24
   198fe:	99 1f       	adc	r25, r25
   19900:	88 0f       	add	r24, r24
   19902:	99 1f       	adc	r25, r25
   19904:	88 0f       	add	r24, r24
   19906:	99 1f       	adc	r25, r25
   19908:	98 2f       	mov	r25, r24
   1990a:	8c 81       	ldd	r24, Y+4	; 0x04
   1990c:	89 2b       	or	r24, r25
   1990e:	28 2f       	mov	r18, r24
   19910:	89 81       	ldd	r24, Y+1	; 0x01
   19912:	9a 81       	ldd	r25, Y+2	; 0x02
   19914:	fc 01       	movw	r30, r24
   19916:	21 83       	std	Z+1, r18	; 0x01
					: ADC_CH_MUXNEG_MODE11_GND_gc);
		}

#endif
	}
}
   19918:	5b c0       	rjmp	.+182    	; 0x199d0 <adcch_set_input+0x14a>
		Assert(gain == 1);
		ch_conf->ctrl = ADC_CH_INPUTMODE_DIFF_gc;
#endif
		ch_conf->muxctrl = (pos << ADC_CH_MUXPOS_gp) |
				(neg << ADC_CH_MUXNEG_gp);
	} else if (neg <= ADCCH_NEG_PIN7) {
   1991a:	8c 81       	ldd	r24, Y+4	; 0x04
   1991c:	88 30       	cpi	r24, 0x08	; 8
   1991e:	d8 f4       	brcc	.+54     	; 0x19956 <adcch_set_input+0xd0>
		 */
#if XMEGA_E
		ch_conf->ctrl = adcch_get_gain_setting(gain) |
				ADC_CH_INPUTMODE_DIFFWGAINH_gc;
#else
		ch_conf->ctrl = adcch_get_gain_setting(gain) |
   19920:	8d 81       	ldd	r24, Y+5	; 0x05
   19922:	6c df       	rcall	.-296    	; 0x197fc <adcch_get_gain_setting>
   19924:	28 2f       	mov	r18, r24
   19926:	23 60       	ori	r18, 0x03	; 3
   19928:	89 81       	ldd	r24, Y+1	; 0x01
   1992a:	9a 81       	ldd	r25, Y+2	; 0x02
   1992c:	fc 01       	movw	r30, r24
   1992e:	20 83       	st	Z, r18
				ADC_CH_INPUTMODE_DIFFWGAIN_gc;
#endif
		ch_conf->muxctrl = (pos << ADC_CH_MUXPOS_gp) |
   19930:	8b 81       	ldd	r24, Y+3	; 0x03
   19932:	88 2f       	mov	r24, r24
   19934:	90 e0       	ldi	r25, 0x00	; 0
   19936:	88 0f       	add	r24, r24
   19938:	99 1f       	adc	r25, r25
   1993a:	88 0f       	add	r24, r24
   1993c:	99 1f       	adc	r25, r25
   1993e:	88 0f       	add	r24, r24
   19940:	99 1f       	adc	r25, r25
   19942:	98 2f       	mov	r25, r24
   19944:	8c 81       	ldd	r24, Y+4	; 0x04
   19946:	84 50       	subi	r24, 0x04	; 4
   19948:	89 2b       	or	r24, r25
   1994a:	28 2f       	mov	r18, r24
   1994c:	89 81       	ldd	r24, Y+1	; 0x01
   1994e:	9a 81       	ldd	r25, Y+2	; 0x02
   19950:	fc 01       	movw	r30, r24
   19952:	21 83       	std	Z+1, r18	; 0x01
					: ADC_CH_MUXNEG_MODE11_GND_gc);
		}

#endif
	}
}
   19954:	3d c0       	rjmp	.+122    	; 0x199d0 <adcch_set_input+0x14a>
		 * The bitmasks for the on-chip GND signals change when
		 * gain is enabled. To avoid unnecessary current consumption,
		 * do not enable gainstage for unity gain unless user explicitly
		 * specifies it with the ADCCH_FORCE_1X_GAINSTAGE macro.
		 */
		if (gain == 1) {
   19956:	8d 81       	ldd	r24, Y+5	; 0x05
   19958:	81 30       	cpi	r24, 0x01	; 1
   1995a:	e1 f4       	brne	.+56     	; 0x19994 <adcch_set_input+0x10e>
			ch_conf->ctrl = ADC_CH_INPUTMODE_DIFF_gc;
   1995c:	89 81       	ldd	r24, Y+1	; 0x01
   1995e:	9a 81       	ldd	r25, Y+2	; 0x02
   19960:	22 e0       	ldi	r18, 0x02	; 2
   19962:	fc 01       	movw	r30, r24
   19964:	20 83       	st	Z, r18
			ch_conf->muxctrl = (pos << ADC_CH_MUXPOS_gp) |
   19966:	8b 81       	ldd	r24, Y+3	; 0x03
   19968:	88 2f       	mov	r24, r24
   1996a:	90 e0       	ldi	r25, 0x00	; 0
   1996c:	88 0f       	add	r24, r24
   1996e:	99 1f       	adc	r25, r25
   19970:	88 0f       	add	r24, r24
   19972:	99 1f       	adc	r25, r25
   19974:	88 0f       	add	r24, r24
   19976:	99 1f       	adc	r25, r25
   19978:	98 2f       	mov	r25, r24
   1997a:	8c 81       	ldd	r24, Y+4	; 0x04
   1997c:	88 30       	cpi	r24, 0x08	; 8
   1997e:	11 f4       	brne	.+4      	; 0x19984 <adcch_set_input+0xfe>
   19980:	85 e0       	ldi	r24, 0x05	; 5
   19982:	01 c0       	rjmp	.+2      	; 0x19986 <adcch_set_input+0x100>
   19984:	87 e0       	ldi	r24, 0x07	; 7
   19986:	89 2b       	or	r24, r25
   19988:	28 2f       	mov	r18, r24
   1998a:	89 81       	ldd	r24, Y+1	; 0x01
   1998c:	9a 81       	ldd	r25, Y+2	; 0x02
   1998e:	fc 01       	movw	r30, r24
   19990:	21 83       	std	Z+1, r18	; 0x01
					((neg == ADCCH_NEG_PAD_GND) ?
					ADC_CH_MUXNEG_MODE10_GND_gc
					: ADC_CH_MUXNEG_MODE10_INTGND_gc);
		} else {
			ch_conf->ctrl = ADC_CH_INPUTMODE_DIFFWGAIN_gc |
					adcch_get_gain_setting(gain);
   19992:	1e c0       	rjmp	.+60     	; 0x199d0 <adcch_set_input+0x14a>
   19994:	8d 81       	ldd	r24, Y+5	; 0x05
			ch_conf->muxctrl = (pos << ADC_CH_MUXPOS_gp) |
					((neg == ADCCH_NEG_PAD_GND) ?
					ADC_CH_MUXNEG_MODE10_GND_gc
					: ADC_CH_MUXNEG_MODE10_INTGND_gc);
		} else {
			ch_conf->ctrl = ADC_CH_INPUTMODE_DIFFWGAIN_gc |
   19996:	32 df       	rcall	.-412    	; 0x197fc <adcch_get_gain_setting>
   19998:	28 2f       	mov	r18, r24
   1999a:	23 60       	ori	r18, 0x03	; 3
   1999c:	89 81       	ldd	r24, Y+1	; 0x01
   1999e:	9a 81       	ldd	r25, Y+2	; 0x02
   199a0:	fc 01       	movw	r30, r24
					adcch_get_gain_setting(gain);
			ch_conf->muxctrl = (pos << ADC_CH_MUXPOS_gp) |
   199a2:	20 83       	st	Z, r18
   199a4:	8b 81       	ldd	r24, Y+3	; 0x03
   199a6:	88 2f       	mov	r24, r24
   199a8:	90 e0       	ldi	r25, 0x00	; 0
   199aa:	88 0f       	add	r24, r24
   199ac:	99 1f       	adc	r25, r25
   199ae:	88 0f       	add	r24, r24
   199b0:	99 1f       	adc	r25, r25
   199b2:	88 0f       	add	r24, r24
   199b4:	99 1f       	adc	r25, r25
   199b6:	98 2f       	mov	r25, r24
   199b8:	8c 81       	ldd	r24, Y+4	; 0x04
   199ba:	89 30       	cpi	r24, 0x09	; 9
   199bc:	11 f4       	brne	.+4      	; 0x199c2 <adcch_set_input+0x13c>
   199be:	84 e0       	ldi	r24, 0x04	; 4
   199c0:	01 c0       	rjmp	.+2      	; 0x199c4 <adcch_set_input+0x13e>
   199c2:	87 e0       	ldi	r24, 0x07	; 7
   199c4:	89 2b       	or	r24, r25
   199c6:	28 2f       	mov	r18, r24
   199c8:	89 81       	ldd	r24, Y+1	; 0x01
   199ca:	9a 81       	ldd	r25, Y+2	; 0x02
   199cc:	fc 01       	movw	r30, r24
					: ADC_CH_MUXNEG_MODE11_GND_gc);
		}

#endif
	}
}
   199ce:	21 83       	std	Z+1, r18	; 0x01
   199d0:	00 00       	nop
   199d2:	25 96       	adiw	r28, 0x05	; 5
   199d4:	cd bf       	out	0x3d, r28	; 61
   199d6:	de bf       	out	0x3e, r29	; 62
   199d8:	df 91       	pop	r29
   199da:	cf 91       	pop	r28
   199dc:	08 95       	ret

000199de <adcch_set_pin_scan>:
 * \note Only the AVR XMEGA AU family features this setting.
 * \note Pin scan is only available on ADC channel 0.
 */
static inline void adcch_set_pin_scan(struct adc_channel_config *ch_conf,
		uint8_t start_offset, uint8_t max_offset)
{
   199de:	cf 93       	push	r28
   199e0:	df 93       	push	r29
   199e2:	00 d0       	rcall	.+0      	; 0x199e4 <adcch_set_pin_scan+0x6>
   199e4:	1f 92       	push	r1
   199e6:	cd b7       	in	r28, 0x3d	; 61
   199e8:	de b7       	in	r29, 0x3e	; 62
   199ea:	89 83       	std	Y+1, r24	; 0x01
   199ec:	9a 83       	std	Y+2, r25	; 0x02
   199ee:	6b 83       	std	Y+3, r22	; 0x03
   199f0:	4c 83       	std	Y+4, r20	; 0x04
	Assert(start_offset < 16);
	Assert(max_offset < 16);
	Assert(start_offset <= max_offset);

	ch_conf->scan = max_offset | (start_offset << ADC_CH_OFFSET_gp);
   199f2:	8b 81       	ldd	r24, Y+3	; 0x03
   199f4:	88 2f       	mov	r24, r24
   199f6:	90 e0       	ldi	r25, 0x00	; 0
   199f8:	82 95       	swap	r24
   199fa:	92 95       	swap	r25
   199fc:	90 7f       	andi	r25, 0xF0	; 240
   199fe:	98 27       	eor	r25, r24
   19a00:	80 7f       	andi	r24, 0xF0	; 240
   19a02:	98 27       	eor	r25, r24
   19a04:	98 2f       	mov	r25, r24
   19a06:	8c 81       	ldd	r24, Y+4	; 0x04
   19a08:	89 2b       	or	r24, r25
   19a0a:	28 2f       	mov	r18, r24
   19a0c:	89 81       	ldd	r24, Y+1	; 0x01
   19a0e:	9a 81       	ldd	r25, Y+2	; 0x02
   19a10:	fc 01       	movw	r30, r24
   19a12:	23 83       	std	Z+3, r18	; 0x03
}
   19a14:	00 00       	nop
   19a16:	24 96       	adiw	r28, 0x04	; 4
   19a18:	cd bf       	out	0x3d, r28	; 61
   19a1a:	de bf       	out	0x3e, r29	; 62
   19a1c:	df 91       	pop	r29
   19a1e:	cf 91       	pop	r28
   19a20:	08 95       	ret

00019a22 <adcch_set_interrupt_mode>:
 * \param ch_conf Pointer to ADC channel configuration.
 * \param mode Interrupt mode to set.
 */
static inline void adcch_set_interrupt_mode(struct adc_channel_config *ch_conf,
		enum adcch_mode mode)
{
   19a22:	cf 93       	push	r28
   19a24:	df 93       	push	r29
   19a26:	00 d0       	rcall	.+0      	; 0x19a28 <adcch_set_interrupt_mode+0x6>
   19a28:	cd b7       	in	r28, 0x3d	; 61
   19a2a:	de b7       	in	r29, 0x3e	; 62
   19a2c:	89 83       	std	Y+1, r24	; 0x01
   19a2e:	9a 83       	std	Y+2, r25	; 0x02
   19a30:	6b 83       	std	Y+3, r22	; 0x03
	ch_conf->intctrl &= ~ADC_CH_INTMODE_gm;
   19a32:	89 81       	ldd	r24, Y+1	; 0x01
   19a34:	9a 81       	ldd	r25, Y+2	; 0x02
   19a36:	fc 01       	movw	r30, r24
   19a38:	82 81       	ldd	r24, Z+2	; 0x02
   19a3a:	28 2f       	mov	r18, r24
   19a3c:	23 7f       	andi	r18, 0xF3	; 243
   19a3e:	89 81       	ldd	r24, Y+1	; 0x01
   19a40:	9a 81       	ldd	r25, Y+2	; 0x02
   19a42:	fc 01       	movw	r30, r24
   19a44:	22 83       	std	Z+2, r18	; 0x02
	ch_conf->intctrl |= mode;
   19a46:	89 81       	ldd	r24, Y+1	; 0x01
   19a48:	9a 81       	ldd	r25, Y+2	; 0x02
   19a4a:	fc 01       	movw	r30, r24
   19a4c:	92 81       	ldd	r25, Z+2	; 0x02
   19a4e:	8b 81       	ldd	r24, Y+3	; 0x03
   19a50:	29 2f       	mov	r18, r25
   19a52:	28 2b       	or	r18, r24
   19a54:	89 81       	ldd	r24, Y+1	; 0x01
   19a56:	9a 81       	ldd	r25, Y+2	; 0x02
   19a58:	fc 01       	movw	r30, r24
   19a5a:	22 83       	std	Z+2, r18	; 0x02
}
   19a5c:	00 00       	nop
   19a5e:	23 96       	adiw	r28, 0x03	; 3
   19a60:	cd bf       	out	0x3d, r28	; 61
   19a62:	de bf       	out	0x3e, r29	; 62
   19a64:	df 91       	pop	r29
   19a66:	cf 91       	pop	r28
   19a68:	08 95       	ret

00019a6a <adcch_enable_interrupt>:
 * \brief Enable interrupts on ADC channel
 *
 * \param ch_conf Pointer to ADC channel configuration.
 */
static inline void adcch_enable_interrupt(struct adc_channel_config *ch_conf)
{
   19a6a:	cf 93       	push	r28
   19a6c:	df 93       	push	r29
   19a6e:	1f 92       	push	r1
   19a70:	1f 92       	push	r1
   19a72:	cd b7       	in	r28, 0x3d	; 61
   19a74:	de b7       	in	r29, 0x3e	; 62
   19a76:	89 83       	std	Y+1, r24	; 0x01
   19a78:	9a 83       	std	Y+2, r25	; 0x02
	ch_conf->intctrl &= ~ADC_CH_INTLVL_gm;
   19a7a:	89 81       	ldd	r24, Y+1	; 0x01
   19a7c:	9a 81       	ldd	r25, Y+2	; 0x02
   19a7e:	fc 01       	movw	r30, r24
   19a80:	82 81       	ldd	r24, Z+2	; 0x02
   19a82:	28 2f       	mov	r18, r24
   19a84:	2c 7f       	andi	r18, 0xFC	; 252
   19a86:	89 81       	ldd	r24, Y+1	; 0x01
   19a88:	9a 81       	ldd	r25, Y+2	; 0x02
   19a8a:	fc 01       	movw	r30, r24
   19a8c:	22 83       	std	Z+2, r18	; 0x02
	ch_conf->intctrl |= CONFIG_ADC_INTLVL;
   19a8e:	89 81       	ldd	r24, Y+1	; 0x01
   19a90:	9a 81       	ldd	r25, Y+2	; 0x02
   19a92:	fc 01       	movw	r30, r24
   19a94:	82 81       	ldd	r24, Z+2	; 0x02
   19a96:	28 2f       	mov	r18, r24
   19a98:	21 60       	ori	r18, 0x01	; 1
   19a9a:	89 81       	ldd	r24, Y+1	; 0x01
   19a9c:	9a 81       	ldd	r25, Y+2	; 0x02
   19a9e:	fc 01       	movw	r30, r24
   19aa0:	22 83       	std	Z+2, r18	; 0x02
}
   19aa2:	00 00       	nop
   19aa4:	0f 90       	pop	r0
   19aa6:	0f 90       	pop	r0
   19aa8:	df 91       	pop	r29
   19aaa:	cf 91       	pop	r28
   19aac:	08 95       	ret

00019aae <pmic_init>:
 *
 * Enables all interrupt levels, with vectors located in the application section
 * and fixed priority scheduling.
 */
static inline void pmic_init(void)
{
   19aae:	cf 93       	push	r28
   19ab0:	df 93       	push	r29
   19ab2:	cd b7       	in	r28, 0x3d	; 61
   19ab4:	de b7       	in	r29, 0x3e	; 62
	PMIC.CTRL = PMIC_LVL_LOW | PMIC_LVL_MEDIUM |
   19ab6:	80 ea       	ldi	r24, 0xA0	; 160
   19ab8:	90 e0       	ldi	r25, 0x00	; 0
   19aba:	27 e0       	ldi	r18, 0x07	; 7
   19abc:	fc 01       	movw	r30, r24
   19abe:	22 83       	std	Z+2, r18	; 0x02
			PMIC_LVL_HIGH;
}
   19ac0:	00 00       	nop
   19ac2:	df 91       	pop	r29
   19ac4:	cf 91       	pop	r28
   19ac6:	08 95       	ret

00019ac8 <pmic_set_scheduling>:
 *
 * \note The low-priority vector, INTPRI, must be set to 0 when round-robin
 * scheduling is disabled to return to default interrupt priority order.
 */
static inline void pmic_set_scheduling(enum pmic_schedule schedule)
{
   19ac8:	cf 93       	push	r28
   19aca:	df 93       	push	r29
   19acc:	1f 92       	push	r1
   19ace:	cd b7       	in	r28, 0x3d	; 61
   19ad0:	de b7       	in	r29, 0x3e	; 62
   19ad2:	89 83       	std	Y+1, r24	; 0x01
	Assert(schedule < PMIC_NR_OF_SCHEDULES);

	switch (schedule) {
   19ad4:	89 81       	ldd	r24, Y+1	; 0x01
   19ad6:	88 2f       	mov	r24, r24
   19ad8:	90 e0       	ldi	r25, 0x00	; 0
   19ada:	00 97       	sbiw	r24, 0x00	; 0
   19adc:	19 f0       	breq	.+6      	; 0x19ae4 <pmic_set_scheduling+0x1c>
   19ade:	01 97       	sbiw	r24, 0x01	; 1
   19ae0:	79 f0       	breq	.+30     	; 0x19b00 <pmic_set_scheduling+0x38>
	case PMIC_SCH_ROUND_ROBIN:
		PMIC.CTRL |= PMIC_RREN_bm;
		break;

	default:
		break;
   19ae2:	18 c0       	rjmp	.+48     	; 0x19b14 <pmic_set_scheduling+0x4c>
{
	Assert(schedule < PMIC_NR_OF_SCHEDULES);

	switch (schedule) {
	case PMIC_SCH_FIXED_PRIORITY:
		PMIC.CTRL &= ~PMIC_RREN_bm;
   19ae4:	80 ea       	ldi	r24, 0xA0	; 160
   19ae6:	90 e0       	ldi	r25, 0x00	; 0
   19ae8:	20 ea       	ldi	r18, 0xA0	; 160
   19aea:	30 e0       	ldi	r19, 0x00	; 0
   19aec:	f9 01       	movw	r30, r18
   19aee:	22 81       	ldd	r18, Z+2	; 0x02
   19af0:	2f 77       	andi	r18, 0x7F	; 127
   19af2:	fc 01       	movw	r30, r24
   19af4:	22 83       	std	Z+2, r18	; 0x02
		PMIC.INTPRI = 0;
   19af6:	80 ea       	ldi	r24, 0xA0	; 160
   19af8:	90 e0       	ldi	r25, 0x00	; 0
   19afa:	fc 01       	movw	r30, r24
   19afc:	11 82       	std	Z+1, r1	; 0x01
		break;
   19afe:	0a c0       	rjmp	.+20     	; 0x19b14 <pmic_set_scheduling+0x4c>

	case PMIC_SCH_ROUND_ROBIN:
		PMIC.CTRL |= PMIC_RREN_bm;
   19b00:	80 ea       	ldi	r24, 0xA0	; 160
   19b02:	90 e0       	ldi	r25, 0x00	; 0
   19b04:	20 ea       	ldi	r18, 0xA0	; 160
   19b06:	30 e0       	ldi	r19, 0x00	; 0
   19b08:	f9 01       	movw	r30, r18
   19b0a:	22 81       	ldd	r18, Z+2	; 0x02
   19b0c:	20 68       	ori	r18, 0x80	; 128
   19b0e:	fc 01       	movw	r30, r24
   19b10:	22 83       	std	Z+2, r18	; 0x02
		break;
   19b12:	00 00       	nop

	default:
		break;
	};
}
   19b14:	00 00       	nop
   19b16:	0f 90       	pop	r0
   19b18:	df 91       	pop	r29
   19b1a:	cf 91       	pop	r28
   19b1c:	08 95       	ret

00019b1e <dma_set_priority_mode>:
 * for dual channel devices.
 *
 * \param primode DMA channel priority mode given by a DMA_PRIMODE_t type
 */
static inline void dma_set_priority_mode(DMA_PRIMODE_t primode)
{
   19b1e:	cf 93       	push	r28
   19b20:	df 93       	push	r29
   19b22:	1f 92       	push	r1
   19b24:	1f 92       	push	r1
   19b26:	cd b7       	in	r28, 0x3d	; 61
   19b28:	de b7       	in	r29, 0x3e	; 62
	Assert(!(primode & ~DMA_PRIMODE_gm));
#else
	Assert(!(primode & ~DMA_PRIMODE_bm));
#endif

	iflags = cpu_irq_save();
   19b2a:	8a 83       	std	Y+2, r24	; 0x02
   19b2c:	54 da       	rcall	.-2904   	; 0x18fd6 <cpu_irq_save>

#if XMEGA_A || XMEGA_AU
	DMA.CTRL = (DMA.CTRL & ~DMA_PRIMODE_gm) | primode;
   19b2e:	89 83       	std	Y+1, r24	; 0x01
   19b30:	80 e0       	ldi	r24, 0x00	; 0
   19b32:	91 e0       	ldi	r25, 0x01	; 1
   19b34:	20 e0       	ldi	r18, 0x00	; 0
   19b36:	31 e0       	ldi	r19, 0x01	; 1
   19b38:	f9 01       	movw	r30, r18
   19b3a:	20 81       	ld	r18, Z
   19b3c:	32 2f       	mov	r19, r18
   19b3e:	3c 7f       	andi	r19, 0xFC	; 252
   19b40:	2a 81       	ldd	r18, Y+2	; 0x02
   19b42:	23 2b       	or	r18, r19
#else
	DMA.CTRL = (DMA.CTRL & ~DMA_PRIMODE_bm) | primode;
#endif

	cpu_irq_restore(iflags);
   19b44:	fc 01       	movw	r30, r24
   19b46:	20 83       	st	Z, r18
}
   19b48:	89 81       	ldd	r24, Y+1	; 0x01
   19b4a:	55 da       	rcall	.-2902   	; 0x18ff6 <cpu_irq_restore>
   19b4c:	00 00       	nop
   19b4e:	0f 90       	pop	r0
   19b50:	0f 90       	pop	r0
   19b52:	df 91       	pop	r29
   19b54:	cf 91       	pop	r28
   19b56:	08 95       	ret

00019b58 <dma_set_double_buffer_mode>:
 *
 * \param dbufmode Double buffer channel configuration given by a
 *                 DMA_DBUFMODE_t type
 */
static inline void dma_set_double_buffer_mode(DMA_DBUFMODE_t dbufmode)
{
   19b58:	cf 93       	push	r28
   19b5a:	df 93       	push	r29
   19b5c:	1f 92       	push	r1
   19b5e:	1f 92       	push	r1
   19b60:	cd b7       	in	r28, 0x3d	; 61
   19b62:	de b7       	in	r29, 0x3e	; 62
	Assert(!(dbufmode & ~DMA_DBUFMODE_gm));
#else
	Assert(!(dbufmode & ~DMA_DBUFMODE_bm));
#endif

	iflags = cpu_irq_save();
   19b64:	8a 83       	std	Y+2, r24	; 0x02
   19b66:	37 da       	rcall	.-2962   	; 0x18fd6 <cpu_irq_save>

#if XMEGA_A || XMEGA_AU
	DMA.CTRL = (DMA.CTRL & ~DMA_DBUFMODE_gm) | dbufmode;
   19b68:	89 83       	std	Y+1, r24	; 0x01
   19b6a:	80 e0       	ldi	r24, 0x00	; 0
   19b6c:	91 e0       	ldi	r25, 0x01	; 1
   19b6e:	20 e0       	ldi	r18, 0x00	; 0
   19b70:	31 e0       	ldi	r19, 0x01	; 1
   19b72:	f9 01       	movw	r30, r18
   19b74:	20 81       	ld	r18, Z
   19b76:	32 2f       	mov	r19, r18
   19b78:	33 7f       	andi	r19, 0xF3	; 243
   19b7a:	2a 81       	ldd	r18, Y+2	; 0x02
   19b7c:	23 2b       	or	r18, r19
#else
	DMA.CTRL = (DMA.CTRL & ~DMA_DBUFMODE_bm) | dbufmode;
#endif

	cpu_irq_restore(iflags);
   19b7e:	fc 01       	movw	r30, r24
   19b80:	20 83       	st	Z, r18
}
   19b82:	89 81       	ldd	r24, Y+1	; 0x01
   19b84:	38 da       	rcall	.-2960   	; 0x18ff6 <cpu_irq_restore>
   19b86:	00 00       	nop
   19b88:	0f 90       	pop	r0
   19b8a:	0f 90       	pop	r0
   19b8c:	df 91       	pop	r29
   19b8e:	cf 91       	pop	r28
   19b90:	08 95       	ret

00019b92 <dma_channel_enable>:
 * enabling the channel.
 *
 * \param num DMA channel to enable
 */
static inline void dma_channel_enable(dma_channel_num_t num)
{
   19b92:	cf 93       	push	r28
   19b94:	df 93       	push	r29
   19b96:	00 d0       	rcall	.+0      	; 0x19b98 <dma_channel_enable+0x6>
   19b98:	1f 92       	push	r1
   19b9a:	cd b7       	in	r28, 0x3d	; 61
   19b9c:	de b7       	in	r29, 0x3e	; 62
	irqflags_t iflags = cpu_irq_save();
   19b9e:	8c 83       	std	Y+4, r24	; 0x04
   19ba0:	1a da       	rcall	.-3020   	; 0x18fd6 <cpu_irq_save>
	DMA_CH_t *channel = dma_get_channel_address_from_num(num);
   19ba2:	89 83       	std	Y+1, r24	; 0x01
   19ba4:	8c 81       	ldd	r24, Y+4	; 0x04
   19ba6:	88 2f       	mov	r24, r24
   19ba8:	90 e0       	ldi	r25, 0x00	; 0
   19baa:	41 96       	adiw	r24, 0x11	; 17
   19bac:	82 95       	swap	r24
   19bae:	92 95       	swap	r25
   19bb0:	90 7f       	andi	r25, 0xF0	; 240
   19bb2:	98 27       	eor	r25, r24
   19bb4:	80 7f       	andi	r24, 0xF0	; 240
   19bb6:	98 27       	eor	r25, r24
   19bb8:	8a 83       	std	Y+2, r24	; 0x02

#if XMEGA_A || XMEGA_AU
	channel->CTRLA |= DMA_CH_ENABLE_bm;
   19bba:	9b 83       	std	Y+3, r25	; 0x03
   19bbc:	8a 81       	ldd	r24, Y+2	; 0x02
   19bbe:	9b 81       	ldd	r25, Y+3	; 0x03
   19bc0:	fc 01       	movw	r30, r24
   19bc2:	80 81       	ld	r24, Z
   19bc4:	28 2f       	mov	r18, r24
   19bc6:	20 68       	ori	r18, 0x80	; 128
   19bc8:	8a 81       	ldd	r24, Y+2	; 0x02
   19bca:	9b 81       	ldd	r25, Y+3	; 0x03
#else
	channel->CTRLA |= DMA_CH_CHEN_bm;
#endif

	cpu_irq_restore(iflags);
   19bcc:	fc 01       	movw	r30, r24
   19bce:	20 83       	st	Z, r18
}
   19bd0:	89 81       	ldd	r24, Y+1	; 0x01
   19bd2:	11 da       	rcall	.-3038   	; 0x18ff6 <cpu_irq_restore>
   19bd4:	00 00       	nop
   19bd6:	24 96       	adiw	r28, 0x04	; 4
   19bd8:	cd bf       	out	0x3d, r28	; 61
   19bda:	de bf       	out	0x3e, r29	; 62
   19bdc:	df 91       	pop	r29
   19bde:	cf 91       	pop	r28
   19be0:	08 95       	ret

00019be2 <dma_channel_set_burst_length>:
 *                     type
 */
static inline void dma_channel_set_burst_length(
		struct dma_channel_config *config,
		DMA_CH_BURSTLEN_t burst_length)
{
   19be2:	cf 93       	push	r28
   19be4:	df 93       	push	r29
   19be6:	00 d0       	rcall	.+0      	; 0x19be8 <dma_channel_set_burst_length+0x6>
   19be8:	cd b7       	in	r28, 0x3d	; 61
   19bea:	de b7       	in	r29, 0x3e	; 62
   19bec:	89 83       	std	Y+1, r24	; 0x01
   19bee:	9a 83       	std	Y+2, r25	; 0x02
   19bf0:	6b 83       	std	Y+3, r22	; 0x03
	config->ctrla &= ~DMA_CH_BURSTLEN_gm;
   19bf2:	89 81       	ldd	r24, Y+1	; 0x01
   19bf4:	9a 81       	ldd	r25, Y+2	; 0x02
   19bf6:	fc 01       	movw	r30, r24
   19bf8:	80 81       	ld	r24, Z
   19bfa:	28 2f       	mov	r18, r24
   19bfc:	2c 7f       	andi	r18, 0xFC	; 252
   19bfe:	89 81       	ldd	r24, Y+1	; 0x01
   19c00:	9a 81       	ldd	r25, Y+2	; 0x02
   19c02:	fc 01       	movw	r30, r24
   19c04:	20 83       	st	Z, r18
	config->ctrla |= burst_length;
   19c06:	89 81       	ldd	r24, Y+1	; 0x01
   19c08:	9a 81       	ldd	r25, Y+2	; 0x02
   19c0a:	fc 01       	movw	r30, r24
   19c0c:	90 81       	ld	r25, Z
   19c0e:	8b 81       	ldd	r24, Y+3	; 0x03
   19c10:	29 2f       	mov	r18, r25
   19c12:	28 2b       	or	r18, r24
   19c14:	89 81       	ldd	r24, Y+1	; 0x01
   19c16:	9a 81       	ldd	r25, Y+2	; 0x02
   19c18:	fc 01       	movw	r30, r24
   19c1a:	20 83       	st	Z, r18
}
   19c1c:	00 00       	nop
   19c1e:	23 96       	adiw	r28, 0x03	; 3
   19c20:	cd bf       	out	0x3d, r28	; 61
   19c22:	de bf       	out	0x3e, r29	; 62
   19c24:	df 91       	pop	r29
   19c26:	cf 91       	pop	r28
   19c28:	08 95       	ret

00019c2a <dma_channel_set_single_shot>:
 * transfer mode.
 *
 * \param config Pointer to a \ref dma_channel_config variable
 */
static inline void dma_channel_set_single_shot(struct dma_channel_config *config)
{
   19c2a:	cf 93       	push	r28
   19c2c:	df 93       	push	r29
   19c2e:	1f 92       	push	r1
   19c30:	1f 92       	push	r1
   19c32:	cd b7       	in	r28, 0x3d	; 61
   19c34:	de b7       	in	r29, 0x3e	; 62
   19c36:	89 83       	std	Y+1, r24	; 0x01
   19c38:	9a 83       	std	Y+2, r25	; 0x02
	config->ctrla |= DMA_CH_SINGLE_bm;
   19c3a:	89 81       	ldd	r24, Y+1	; 0x01
   19c3c:	9a 81       	ldd	r25, Y+2	; 0x02
   19c3e:	fc 01       	movw	r30, r24
   19c40:	80 81       	ld	r24, Z
   19c42:	28 2f       	mov	r18, r24
   19c44:	24 60       	ori	r18, 0x04	; 4
   19c46:	89 81       	ldd	r24, Y+1	; 0x01
   19c48:	9a 81       	ldd	r25, Y+2	; 0x02
   19c4a:	fc 01       	movw	r30, r24
   19c4c:	20 83       	st	Z, r18
}
   19c4e:	00 00       	nop
   19c50:	0f 90       	pop	r0
   19c52:	0f 90       	pop	r0
   19c54:	df 91       	pop	r29
   19c56:	cf 91       	pop	r28
   19c58:	08 95       	ret

00019c5a <dma_channel_set_interrupt_level>:
 * \param config Pointer to a \ref dma_channel_config variable
 * \param level Interrupt level given by a \ref dma_int_level_t type
 */
static inline void dma_channel_set_interrupt_level(struct dma_channel_config
		*config, enum dma_int_level_t level)
{
   19c5a:	cf 93       	push	r28
   19c5c:	df 93       	push	r29
   19c5e:	00 d0       	rcall	.+0      	; 0x19c60 <dma_channel_set_interrupt_level+0x6>
   19c60:	cd b7       	in	r28, 0x3d	; 61
   19c62:	de b7       	in	r29, 0x3e	; 62
   19c64:	89 83       	std	Y+1, r24	; 0x01
   19c66:	9a 83       	std	Y+2, r25	; 0x02
   19c68:	6b 83       	std	Y+3, r22	; 0x03
	config->ctrlb &= ~(DMA_CH_ERRINTLVL_gm | DMA_CH_TRNINTLVL_gm);
   19c6a:	89 81       	ldd	r24, Y+1	; 0x01
   19c6c:	9a 81       	ldd	r25, Y+2	; 0x02
   19c6e:	fc 01       	movw	r30, r24
   19c70:	81 81       	ldd	r24, Z+1	; 0x01
   19c72:	28 2f       	mov	r18, r24
   19c74:	20 7f       	andi	r18, 0xF0	; 240
   19c76:	89 81       	ldd	r24, Y+1	; 0x01
   19c78:	9a 81       	ldd	r25, Y+2	; 0x02
   19c7a:	fc 01       	movw	r30, r24
   19c7c:	21 83       	std	Z+1, r18	; 0x01
	config->ctrlb |= (level << DMA_CH_ERRINTLVL_gp)
   19c7e:	89 81       	ldd	r24, Y+1	; 0x01
   19c80:	9a 81       	ldd	r25, Y+2	; 0x02
   19c82:	fc 01       	movw	r30, r24
   19c84:	81 81       	ldd	r24, Z+1	; 0x01
   19c86:	28 2f       	mov	r18, r24
   19c88:	8b 81       	ldd	r24, Y+3	; 0x03
   19c8a:	88 2f       	mov	r24, r24
   19c8c:	90 e0       	ldi	r25, 0x00	; 0
   19c8e:	88 0f       	add	r24, r24
   19c90:	99 1f       	adc	r25, r25
   19c92:	88 0f       	add	r24, r24
   19c94:	99 1f       	adc	r25, r25
   19c96:	98 2f       	mov	r25, r24
   19c98:	8b 81       	ldd	r24, Y+3	; 0x03
   19c9a:	89 2b       	or	r24, r25
   19c9c:	82 2b       	or	r24, r18
   19c9e:	28 2f       	mov	r18, r24
   19ca0:	89 81       	ldd	r24, Y+1	; 0x01
   19ca2:	9a 81       	ldd	r25, Y+2	; 0x02
   19ca4:	fc 01       	movw	r30, r24
   19ca6:	21 83       	std	Z+1, r18	; 0x01
			| (level << DMA_CH_TRNINTLVL_gp);
}
   19ca8:	00 00       	nop
   19caa:	23 96       	adiw	r28, 0x03	; 3
   19cac:	cd bf       	out	0x3d, r28	; 61
   19cae:	de bf       	out	0x3e, r29	; 62
   19cb0:	df 91       	pop	r29
   19cb2:	cf 91       	pop	r28
   19cb4:	08 95       	ret

00019cb6 <dma_channel_set_src_reload_mode>:
 *             DMA_CH_SRCRELOAD_t type
 */
static inline void dma_channel_set_src_reload_mode(
		struct dma_channel_config *config,
		DMA_CH_SRCRELOAD_t mode)
{
   19cb6:	cf 93       	push	r28
   19cb8:	df 93       	push	r29
   19cba:	00 d0       	rcall	.+0      	; 0x19cbc <dma_channel_set_src_reload_mode+0x6>
   19cbc:	cd b7       	in	r28, 0x3d	; 61
   19cbe:	de b7       	in	r29, 0x3e	; 62
   19cc0:	89 83       	std	Y+1, r24	; 0x01
   19cc2:	9a 83       	std	Y+2, r25	; 0x02
   19cc4:	6b 83       	std	Y+3, r22	; 0x03
	config->addrctrl &= ~DMA_CH_SRCRELOAD_gm;
   19cc6:	89 81       	ldd	r24, Y+1	; 0x01
   19cc8:	9a 81       	ldd	r25, Y+2	; 0x02
   19cca:	fc 01       	movw	r30, r24
   19ccc:	82 81       	ldd	r24, Z+2	; 0x02
   19cce:	28 2f       	mov	r18, r24
   19cd0:	2f 73       	andi	r18, 0x3F	; 63
   19cd2:	89 81       	ldd	r24, Y+1	; 0x01
   19cd4:	9a 81       	ldd	r25, Y+2	; 0x02
   19cd6:	fc 01       	movw	r30, r24
   19cd8:	22 83       	std	Z+2, r18	; 0x02
	config->addrctrl |= mode;
   19cda:	89 81       	ldd	r24, Y+1	; 0x01
   19cdc:	9a 81       	ldd	r25, Y+2	; 0x02
   19cde:	fc 01       	movw	r30, r24
   19ce0:	92 81       	ldd	r25, Z+2	; 0x02
   19ce2:	8b 81       	ldd	r24, Y+3	; 0x03
   19ce4:	29 2f       	mov	r18, r25
   19ce6:	28 2b       	or	r18, r24
   19ce8:	89 81       	ldd	r24, Y+1	; 0x01
   19cea:	9a 81       	ldd	r25, Y+2	; 0x02
   19cec:	fc 01       	movw	r30, r24
   19cee:	22 83       	std	Z+2, r18	; 0x02
}
   19cf0:	00 00       	nop
   19cf2:	23 96       	adiw	r28, 0x03	; 3
   19cf4:	cd bf       	out	0x3d, r28	; 61
   19cf6:	de bf       	out	0x3e, r29	; 62
   19cf8:	df 91       	pop	r29
   19cfa:	cf 91       	pop	r28
   19cfc:	08 95       	ret

00019cfe <dma_channel_set_dest_reload_mode>:
 *             DMA_CH_DESTRELOAD_t type
 */
static inline void dma_channel_set_dest_reload_mode(
		struct dma_channel_config *config,
		DMA_CH_DESTRELOAD_t mode)
{
   19cfe:	cf 93       	push	r28
   19d00:	df 93       	push	r29
   19d02:	00 d0       	rcall	.+0      	; 0x19d04 <dma_channel_set_dest_reload_mode+0x6>
   19d04:	cd b7       	in	r28, 0x3d	; 61
   19d06:	de b7       	in	r29, 0x3e	; 62
   19d08:	89 83       	std	Y+1, r24	; 0x01
   19d0a:	9a 83       	std	Y+2, r25	; 0x02
   19d0c:	6b 83       	std	Y+3, r22	; 0x03
	config->addrctrl &= ~DMA_CH_DESTRELOAD_gm;
   19d0e:	89 81       	ldd	r24, Y+1	; 0x01
   19d10:	9a 81       	ldd	r25, Y+2	; 0x02
   19d12:	fc 01       	movw	r30, r24
   19d14:	82 81       	ldd	r24, Z+2	; 0x02
   19d16:	28 2f       	mov	r18, r24
   19d18:	23 7f       	andi	r18, 0xF3	; 243
   19d1a:	89 81       	ldd	r24, Y+1	; 0x01
   19d1c:	9a 81       	ldd	r25, Y+2	; 0x02
   19d1e:	fc 01       	movw	r30, r24
   19d20:	22 83       	std	Z+2, r18	; 0x02
	config->addrctrl |= mode;
   19d22:	89 81       	ldd	r24, Y+1	; 0x01
   19d24:	9a 81       	ldd	r25, Y+2	; 0x02
   19d26:	fc 01       	movw	r30, r24
   19d28:	92 81       	ldd	r25, Z+2	; 0x02
   19d2a:	8b 81       	ldd	r24, Y+3	; 0x03
   19d2c:	29 2f       	mov	r18, r25
   19d2e:	28 2b       	or	r18, r24
   19d30:	89 81       	ldd	r24, Y+1	; 0x01
   19d32:	9a 81       	ldd	r25, Y+2	; 0x02
   19d34:	fc 01       	movw	r30, r24
   19d36:	22 83       	std	Z+2, r18	; 0x02
}
   19d38:	00 00       	nop
   19d3a:	23 96       	adiw	r28, 0x03	; 3
   19d3c:	cd bf       	out	0x3d, r28	; 61
   19d3e:	de bf       	out	0x3e, r29	; 62
   19d40:	df 91       	pop	r29
   19d42:	cf 91       	pop	r28
   19d44:	08 95       	ret

00019d46 <dma_channel_set_src_dir_mode>:
 *             DMA_CH_SRCDIR_t type
 */
static inline void dma_channel_set_src_dir_mode(
		struct dma_channel_config *config,
		DMA_CH_SRCDIR_t mode)
{
   19d46:	cf 93       	push	r28
   19d48:	df 93       	push	r29
   19d4a:	00 d0       	rcall	.+0      	; 0x19d4c <dma_channel_set_src_dir_mode+0x6>
   19d4c:	cd b7       	in	r28, 0x3d	; 61
   19d4e:	de b7       	in	r29, 0x3e	; 62
   19d50:	89 83       	std	Y+1, r24	; 0x01
   19d52:	9a 83       	std	Y+2, r25	; 0x02
   19d54:	6b 83       	std	Y+3, r22	; 0x03
	config->addrctrl &= ~DMA_CH_SRCDIR_gm;
   19d56:	89 81       	ldd	r24, Y+1	; 0x01
   19d58:	9a 81       	ldd	r25, Y+2	; 0x02
   19d5a:	fc 01       	movw	r30, r24
   19d5c:	82 81       	ldd	r24, Z+2	; 0x02
   19d5e:	28 2f       	mov	r18, r24
   19d60:	2f 7c       	andi	r18, 0xCF	; 207
   19d62:	89 81       	ldd	r24, Y+1	; 0x01
   19d64:	9a 81       	ldd	r25, Y+2	; 0x02
   19d66:	fc 01       	movw	r30, r24
   19d68:	22 83       	std	Z+2, r18	; 0x02
	config->addrctrl |= mode;
   19d6a:	89 81       	ldd	r24, Y+1	; 0x01
   19d6c:	9a 81       	ldd	r25, Y+2	; 0x02
   19d6e:	fc 01       	movw	r30, r24
   19d70:	92 81       	ldd	r25, Z+2	; 0x02
   19d72:	8b 81       	ldd	r24, Y+3	; 0x03
   19d74:	29 2f       	mov	r18, r25
   19d76:	28 2b       	or	r18, r24
   19d78:	89 81       	ldd	r24, Y+1	; 0x01
   19d7a:	9a 81       	ldd	r25, Y+2	; 0x02
   19d7c:	fc 01       	movw	r30, r24
   19d7e:	22 83       	std	Z+2, r18	; 0x02
}
   19d80:	00 00       	nop
   19d82:	23 96       	adiw	r28, 0x03	; 3
   19d84:	cd bf       	out	0x3d, r28	; 61
   19d86:	de bf       	out	0x3e, r29	; 62
   19d88:	df 91       	pop	r29
   19d8a:	cf 91       	pop	r28
   19d8c:	08 95       	ret

00019d8e <dma_channel_set_dest_dir_mode>:
 *             DMA_CH_DESTDIR_t type
 */
static inline void dma_channel_set_dest_dir_mode(
		struct dma_channel_config *config,
		DMA_CH_DESTDIR_t mode)
{
   19d8e:	cf 93       	push	r28
   19d90:	df 93       	push	r29
   19d92:	00 d0       	rcall	.+0      	; 0x19d94 <dma_channel_set_dest_dir_mode+0x6>
   19d94:	cd b7       	in	r28, 0x3d	; 61
   19d96:	de b7       	in	r29, 0x3e	; 62
   19d98:	89 83       	std	Y+1, r24	; 0x01
   19d9a:	9a 83       	std	Y+2, r25	; 0x02
   19d9c:	6b 83       	std	Y+3, r22	; 0x03
	config->addrctrl &= ~DMA_CH_DESTDIR_gm;
   19d9e:	89 81       	ldd	r24, Y+1	; 0x01
   19da0:	9a 81       	ldd	r25, Y+2	; 0x02
   19da2:	fc 01       	movw	r30, r24
   19da4:	82 81       	ldd	r24, Z+2	; 0x02
   19da6:	28 2f       	mov	r18, r24
   19da8:	2c 7f       	andi	r18, 0xFC	; 252
   19daa:	89 81       	ldd	r24, Y+1	; 0x01
   19dac:	9a 81       	ldd	r25, Y+2	; 0x02
   19dae:	fc 01       	movw	r30, r24
   19db0:	22 83       	std	Z+2, r18	; 0x02
	config->addrctrl |= mode;
   19db2:	89 81       	ldd	r24, Y+1	; 0x01
   19db4:	9a 81       	ldd	r25, Y+2	; 0x02
   19db6:	fc 01       	movw	r30, r24
   19db8:	92 81       	ldd	r25, Z+2	; 0x02
   19dba:	8b 81       	ldd	r24, Y+3	; 0x03
   19dbc:	29 2f       	mov	r18, r25
   19dbe:	28 2b       	or	r18, r24
   19dc0:	89 81       	ldd	r24, Y+1	; 0x01
   19dc2:	9a 81       	ldd	r25, Y+2	; 0x02
   19dc4:	fc 01       	movw	r30, r24
   19dc6:	22 83       	std	Z+2, r18	; 0x02
}
   19dc8:	00 00       	nop
   19dca:	23 96       	adiw	r28, 0x03	; 3
   19dcc:	cd bf       	out	0x3d, r28	; 61
   19dce:	de bf       	out	0x3e, r29	; 62
   19dd0:	df 91       	pop	r29
   19dd2:	cf 91       	pop	r28
   19dd4:	08 95       	ret

00019dd6 <dma_channel_set_trigger_source>:
 * \param source DMA channel trigger source given by a DMA_CH_TRIGSRC_t type
 */
static inline void dma_channel_set_trigger_source(
		struct dma_channel_config *config,
		DMA_CH_TRIGSRC_t source)
{
   19dd6:	cf 93       	push	r28
   19dd8:	df 93       	push	r29
   19dda:	00 d0       	rcall	.+0      	; 0x19ddc <dma_channel_set_trigger_source+0x6>
   19ddc:	cd b7       	in	r28, 0x3d	; 61
   19dde:	de b7       	in	r29, 0x3e	; 62
   19de0:	89 83       	std	Y+1, r24	; 0x01
   19de2:	9a 83       	std	Y+2, r25	; 0x02
   19de4:	6b 83       	std	Y+3, r22	; 0x03
	config->trigsrc = source;
   19de6:	89 81       	ldd	r24, Y+1	; 0x01
   19de8:	9a 81       	ldd	r25, Y+2	; 0x02
   19dea:	2b 81       	ldd	r18, Y+3	; 0x03
   19dec:	fc 01       	movw	r30, r24
   19dee:	23 83       	std	Z+3, r18	; 0x03
}
   19df0:	00 00       	nop
   19df2:	23 96       	adiw	r28, 0x03	; 3
   19df4:	cd bf       	out	0x3d, r28	; 61
   19df6:	de bf       	out	0x3e, r29	; 62
   19df8:	df 91       	pop	r29
   19dfa:	cf 91       	pop	r28
   19dfc:	08 95       	ret

00019dfe <dma_channel_set_transfer_count>:
 * \param count Number of bytes in each block transfer
 */
static inline void dma_channel_set_transfer_count(
		struct dma_channel_config *config,
		uint16_t count)
{
   19dfe:	cf 93       	push	r28
   19e00:	df 93       	push	r29
   19e02:	00 d0       	rcall	.+0      	; 0x19e04 <dma_channel_set_transfer_count+0x6>
   19e04:	1f 92       	push	r1
   19e06:	cd b7       	in	r28, 0x3d	; 61
   19e08:	de b7       	in	r29, 0x3e	; 62
   19e0a:	89 83       	std	Y+1, r24	; 0x01
   19e0c:	9a 83       	std	Y+2, r25	; 0x02
   19e0e:	6b 83       	std	Y+3, r22	; 0x03
   19e10:	7c 83       	std	Y+4, r23	; 0x04
	config->trfcnt = count;
   19e12:	89 81       	ldd	r24, Y+1	; 0x01
   19e14:	9a 81       	ldd	r25, Y+2	; 0x02
   19e16:	2b 81       	ldd	r18, Y+3	; 0x03
   19e18:	3c 81       	ldd	r19, Y+4	; 0x04
   19e1a:	fc 01       	movw	r30, r24
   19e1c:	24 83       	std	Z+4, r18	; 0x04
   19e1e:	35 83       	std	Z+5, r19	; 0x05
}
   19e20:	00 00       	nop
   19e22:	24 96       	adiw	r28, 0x04	; 4
   19e24:	cd bf       	out	0x3d, r28	; 61
   19e26:	de bf       	out	0x3e, r29	; 62
   19e28:	df 91       	pop	r29
   19e2a:	cf 91       	pop	r28
   19e2c:	08 95       	ret

00019e2e <dma_channel_set_destination_address>:
 * \param destination 16-bit LSB destination address
 */
static inline void dma_channel_set_destination_address(
		struct dma_channel_config *config,
		uint16_t destination)
{
   19e2e:	cf 93       	push	r28
   19e30:	df 93       	push	r29
   19e32:	00 d0       	rcall	.+0      	; 0x19e34 <dma_channel_set_destination_address+0x6>
   19e34:	1f 92       	push	r1
   19e36:	cd b7       	in	r28, 0x3d	; 61
   19e38:	de b7       	in	r29, 0x3e	; 62
   19e3a:	89 83       	std	Y+1, r24	; 0x01
   19e3c:	9a 83       	std	Y+2, r25	; 0x02
   19e3e:	6b 83       	std	Y+3, r22	; 0x03
   19e40:	7c 83       	std	Y+4, r23	; 0x04
	config->destaddr16 = destination;
   19e42:	89 81       	ldd	r24, Y+1	; 0x01
   19e44:	9a 81       	ldd	r25, Y+2	; 0x02
   19e46:	2b 81       	ldd	r18, Y+3	; 0x03
   19e48:	3c 81       	ldd	r19, Y+4	; 0x04
   19e4a:	fc 01       	movw	r30, r24
   19e4c:	21 87       	std	Z+9, r18	; 0x09
   19e4e:	32 87       	std	Z+10, r19	; 0x0a
}
   19e50:	00 00       	nop
   19e52:	24 96       	adiw	r28, 0x04	; 4
   19e54:	cd bf       	out	0x3d, r28	; 61
   19e56:	de bf       	out	0x3e, r29	; 62
   19e58:	df 91       	pop	r29
   19e5a:	cf 91       	pop	r28
   19e5c:	08 95       	ret

00019e5e <dma_channel_set_source_address>:
 * \param source 16-bit LSB source address
 */
static inline void dma_channel_set_source_address(
		struct dma_channel_config *config,
		uint16_t source)
{
   19e5e:	cf 93       	push	r28
   19e60:	df 93       	push	r29
   19e62:	00 d0       	rcall	.+0      	; 0x19e64 <dma_channel_set_source_address+0x6>
   19e64:	1f 92       	push	r1
   19e66:	cd b7       	in	r28, 0x3d	; 61
   19e68:	de b7       	in	r29, 0x3e	; 62
   19e6a:	89 83       	std	Y+1, r24	; 0x01
   19e6c:	9a 83       	std	Y+2, r25	; 0x02
   19e6e:	6b 83       	std	Y+3, r22	; 0x03
   19e70:	7c 83       	std	Y+4, r23	; 0x04
	config->srcaddr16 = source;
   19e72:	89 81       	ldd	r24, Y+1	; 0x01
   19e74:	9a 81       	ldd	r25, Y+2	; 0x02
   19e76:	2b 81       	ldd	r18, Y+3	; 0x03
   19e78:	3c 81       	ldd	r19, Y+4	; 0x04
   19e7a:	fc 01       	movw	r30, r24
   19e7c:	27 83       	std	Z+7, r18	; 0x07
   19e7e:	30 87       	std	Z+8, r19	; 0x08
}
   19e80:	00 00       	nop
   19e82:	24 96       	adiw	r28, 0x04	; 4
   19e84:	cd bf       	out	0x3d, r28	; 61
   19e86:	de bf       	out	0x3e, r29	; 62
   19e88:	df 91       	pop	r29
   19e8a:	cf 91       	pop	r28
   19e8c:	08 95       	ret

00019e8e <fifo_get_used_size>:
 *  \param fifo_desc  The FIFO descriptor.
 *
 *  \return The number of used elements.
 */
static inline uint8_t fifo_get_used_size(fifo_desc_t *fifo_desc)
{
   19e8e:	cf 93       	push	r28
   19e90:	df 93       	push	r29
   19e92:	1f 92       	push	r1
   19e94:	1f 92       	push	r1
   19e96:	cd b7       	in	r28, 0x3d	; 61
   19e98:	de b7       	in	r29, 0x3e	; 62
   19e9a:	89 83       	std	Y+1, r24	; 0x01
   19e9c:	9a 83       	std	Y+2, r25	; 0x02
	return ((fifo_desc->write_index - fifo_desc->read_index) & fifo_desc->mask);
   19e9e:	89 81       	ldd	r24, Y+1	; 0x01
   19ea0:	9a 81       	ldd	r25, Y+2	; 0x02
   19ea2:	fc 01       	movw	r30, r24
   19ea4:	23 81       	ldd	r18, Z+3	; 0x03
   19ea6:	89 81       	ldd	r24, Y+1	; 0x01
   19ea8:	9a 81       	ldd	r25, Y+2	; 0x02
   19eaa:	fc 01       	movw	r30, r24
   19eac:	82 81       	ldd	r24, Z+2	; 0x02
   19eae:	f2 2f       	mov	r31, r18
   19eb0:	f8 1b       	sub	r31, r24
   19eb2:	8f 2f       	mov	r24, r31
   19eb4:	28 2f       	mov	r18, r24
   19eb6:	89 81       	ldd	r24, Y+1	; 0x01
   19eb8:	9a 81       	ldd	r25, Y+2	; 0x02
   19eba:	fc 01       	movw	r30, r24
   19ebc:	85 81       	ldd	r24, Z+5	; 0x05
   19ebe:	82 23       	and	r24, r18
}
   19ec0:	0f 90       	pop	r0
   19ec2:	0f 90       	pop	r0
   19ec4:	df 91       	pop	r29
   19ec6:	cf 91       	pop	r28
   19ec8:	08 95       	ret

00019eca <fifo_is_empty>:
 *  \return Status
 *    \retval true when the FIFO is empty.
 *    \retval false when the FIFO is not empty.
 */
static inline bool fifo_is_empty(fifo_desc_t *fifo_desc)
{
   19eca:	cf 93       	push	r28
   19ecc:	df 93       	push	r29
   19ece:	1f 92       	push	r1
   19ed0:	1f 92       	push	r1
   19ed2:	cd b7       	in	r28, 0x3d	; 61
   19ed4:	de b7       	in	r29, 0x3e	; 62
   19ed6:	89 83       	std	Y+1, r24	; 0x01
   19ed8:	9a 83       	std	Y+2, r25	; 0x02
	return (fifo_desc->write_index == fifo_desc->read_index);
   19eda:	89 81       	ldd	r24, Y+1	; 0x01
   19edc:	9a 81       	ldd	r25, Y+2	; 0x02
   19ede:	fc 01       	movw	r30, r24
   19ee0:	23 81       	ldd	r18, Z+3	; 0x03
   19ee2:	89 81       	ldd	r24, Y+1	; 0x01
   19ee4:	9a 81       	ldd	r25, Y+2	; 0x02
   19ee6:	fc 01       	movw	r30, r24
   19ee8:	92 81       	ldd	r25, Z+2	; 0x02
   19eea:	81 e0       	ldi	r24, 0x01	; 1
   19eec:	29 17       	cp	r18, r25
   19eee:	09 f0       	breq	.+2      	; 0x19ef2 <fifo_is_empty+0x28>
   19ef0:	80 e0       	ldi	r24, 0x00	; 0
}
   19ef2:	0f 90       	pop	r0
   19ef4:	0f 90       	pop	r0
   19ef6:	df 91       	pop	r29
   19ef8:	cf 91       	pop	r28
   19efa:	08 95       	ret

00019efc <fifo_is_full>:
 *  \return Status
 *    \retval true when the FIFO is full.
 *    \retval false when the FIFO is not full.
 */
static inline bool fifo_is_full(fifo_desc_t *fifo_desc)
{
   19efc:	cf 93       	push	r28
   19efe:	df 93       	push	r29
   19f00:	1f 92       	push	r1
   19f02:	1f 92       	push	r1
   19f04:	cd b7       	in	r28, 0x3d	; 61
   19f06:	de b7       	in	r29, 0x3e	; 62
   19f08:	89 83       	std	Y+1, r24	; 0x01
   19f0a:	9a 83       	std	Y+2, r25	; 0x02
	return (fifo_get_used_size(fifo_desc) == fifo_desc->size);
   19f0c:	89 81       	ldd	r24, Y+1	; 0x01
   19f0e:	9a 81       	ldd	r25, Y+2	; 0x02
   19f10:	be df       	rcall	.-132    	; 0x19e8e <fifo_get_used_size>
   19f12:	28 2f       	mov	r18, r24
   19f14:	89 81       	ldd	r24, Y+1	; 0x01
   19f16:	9a 81       	ldd	r25, Y+2	; 0x02
   19f18:	fc 01       	movw	r30, r24
   19f1a:	94 81       	ldd	r25, Z+4	; 0x04
   19f1c:	81 e0       	ldi	r24, 0x01	; 1
   19f1e:	29 17       	cp	r18, r25
   19f20:	09 f0       	breq	.+2      	; 0x19f24 <fifo_is_full+0x28>
   19f22:	80 e0       	ldi	r24, 0x00	; 0
}
   19f24:	0f 90       	pop	r0
   19f26:	0f 90       	pop	r0
   19f28:	df 91       	pop	r29
   19f2a:	cf 91       	pop	r28
   19f2c:	08 95       	ret

00019f2e <fifo_push_uint32>:
 *  \return Status
 *    \retval FIFO_OK when no error occurred.
 *    \retval FIFO_ERROR_UNDERFLOW when the FIFO was empty.
 */
static inline int fifo_push_uint32(fifo_desc_t *fifo_desc, uint32_t item)
{
   19f2e:	cf 93       	push	r28
   19f30:	df 93       	push	r29
   19f32:	cd b7       	in	r28, 0x3d	; 61
   19f34:	de b7       	in	r29, 0x3e	; 62
   19f36:	27 97       	sbiw	r28, 0x07	; 7
   19f38:	cd bf       	out	0x3d, r28	; 61
   19f3a:	de bf       	out	0x3e, r29	; 62
   19f3c:	8a 83       	std	Y+2, r24	; 0x02
   19f3e:	9b 83       	std	Y+3, r25	; 0x03
   19f40:	4c 83       	std	Y+4, r20	; 0x04
   19f42:	5d 83       	std	Y+5, r21	; 0x05
   19f44:	6e 83       	std	Y+6, r22	; 0x06
   19f46:	7f 83       	std	Y+7, r23	; 0x07
	uint8_t write_index;

	if (fifo_is_full(fifo_desc)) {
   19f48:	8a 81       	ldd	r24, Y+2	; 0x02
   19f4a:	9b 81       	ldd	r25, Y+3	; 0x03
   19f4c:	d7 df       	rcall	.-82     	; 0x19efc <fifo_is_full>
   19f4e:	88 23       	and	r24, r24
   19f50:	19 f0       	breq	.+6      	; 0x19f58 <fifo_push_uint32+0x2a>
		return FIFO_ERROR_OVERFLOW;
   19f52:	81 e0       	ldi	r24, 0x01	; 1
   19f54:	90 e0       	ldi	r25, 0x00	; 0
   19f56:	33 c0       	rjmp	.+102    	; 0x19fbe <fifo_push_uint32+0x90>
	}

	write_index = fifo_desc->write_index;
   19f58:	8a 81       	ldd	r24, Y+2	; 0x02
   19f5a:	9b 81       	ldd	r25, Y+3	; 0x03
   19f5c:	fc 01       	movw	r30, r24
   19f5e:	83 81       	ldd	r24, Z+3	; 0x03
   19f60:	89 83       	std	Y+1, r24	; 0x01
	fifo_desc->buffer.u32ptr[write_index & (fifo_desc->mask >> 1)] = item;
   19f62:	8a 81       	ldd	r24, Y+2	; 0x02
   19f64:	9b 81       	ldd	r25, Y+3	; 0x03
   19f66:	fc 01       	movw	r30, r24
   19f68:	20 81       	ld	r18, Z
   19f6a:	31 81       	ldd	r19, Z+1	; 0x01
   19f6c:	8a 81       	ldd	r24, Y+2	; 0x02
   19f6e:	9b 81       	ldd	r25, Y+3	; 0x03
   19f70:	fc 01       	movw	r30, r24
   19f72:	85 81       	ldd	r24, Z+5	; 0x05
   19f74:	98 2f       	mov	r25, r24
   19f76:	96 95       	lsr	r25
   19f78:	89 81       	ldd	r24, Y+1	; 0x01
   19f7a:	89 23       	and	r24, r25
   19f7c:	88 2f       	mov	r24, r24
   19f7e:	90 e0       	ldi	r25, 0x00	; 0
   19f80:	88 0f       	add	r24, r24
   19f82:	99 1f       	adc	r25, r25
   19f84:	88 0f       	add	r24, r24
   19f86:	99 1f       	adc	r25, r25
   19f88:	28 0f       	add	r18, r24
   19f8a:	39 1f       	adc	r19, r25
   19f8c:	8c 81       	ldd	r24, Y+4	; 0x04
   19f8e:	9d 81       	ldd	r25, Y+5	; 0x05
   19f90:	ae 81       	ldd	r26, Y+6	; 0x06
   19f92:	bf 81       	ldd	r27, Y+7	; 0x07
   19f94:	f9 01       	movw	r30, r18
   19f96:	80 83       	st	Z, r24
   19f98:	91 83       	std	Z+1, r25	; 0x01
   19f9a:	a2 83       	std	Z+2, r26	; 0x02
   19f9c:	b3 83       	std	Z+3, r27	; 0x03
	write_index = (write_index + 1) & fifo_desc->mask;
   19f9e:	89 81       	ldd	r24, Y+1	; 0x01
   19fa0:	8f 5f       	subi	r24, 0xFF	; 255
   19fa2:	28 2f       	mov	r18, r24
   19fa4:	8a 81       	ldd	r24, Y+2	; 0x02
   19fa6:	9b 81       	ldd	r25, Y+3	; 0x03
   19fa8:	fc 01       	movw	r30, r24
   19faa:	85 81       	ldd	r24, Z+5	; 0x05
   19fac:	82 23       	and	r24, r18
   19fae:	89 83       	std	Y+1, r24	; 0x01

	// Must be the last thing to do.
	barrier();
	fifo_desc->write_index = write_index;
   19fb0:	8a 81       	ldd	r24, Y+2	; 0x02
   19fb2:	9b 81       	ldd	r25, Y+3	; 0x03
   19fb4:	29 81       	ldd	r18, Y+1	; 0x01
   19fb6:	fc 01       	movw	r30, r24
   19fb8:	23 83       	std	Z+3, r18	; 0x03

	return FIFO_OK;
   19fba:	80 e0       	ldi	r24, 0x00	; 0
   19fbc:	90 e0       	ldi	r25, 0x00	; 0
}
   19fbe:	27 96       	adiw	r28, 0x07	; 7
   19fc0:	cd bf       	out	0x3d, r28	; 61
   19fc2:	de bf       	out	0x3e, r29	; 62
   19fc4:	df 91       	pop	r29
   19fc6:	cf 91       	pop	r28
   19fc8:	08 95       	ret

00019fca <fifo_pull_uint32>:
 *  \return Status
 *    \retval FIFO_OK when no error occurred.
 *    \retval FIFO_ERROR_UNDERFLOW when the FIFO was empty.
 */
static inline int fifo_pull_uint32(fifo_desc_t *fifo_desc, uint32_t *item)
{
   19fca:	cf 93       	push	r28
   19fcc:	df 93       	push	r29
   19fce:	cd b7       	in	r28, 0x3d	; 61
   19fd0:	de b7       	in	r29, 0x3e	; 62
   19fd2:	25 97       	sbiw	r28, 0x05	; 5
   19fd4:	cd bf       	out	0x3d, r28	; 61
   19fd6:	de bf       	out	0x3e, r29	; 62
   19fd8:	8a 83       	std	Y+2, r24	; 0x02
   19fda:	9b 83       	std	Y+3, r25	; 0x03
   19fdc:	6c 83       	std	Y+4, r22	; 0x04
   19fde:	7d 83       	std	Y+5, r23	; 0x05
	uint8_t read_index;

	if (fifo_is_empty(fifo_desc)) {
   19fe0:	8a 81       	ldd	r24, Y+2	; 0x02
   19fe2:	9b 81       	ldd	r25, Y+3	; 0x03
   19fe4:	72 df       	rcall	.-284    	; 0x19eca <fifo_is_empty>
   19fe6:	88 23       	and	r24, r24
   19fe8:	19 f0       	breq	.+6      	; 0x19ff0 <fifo_pull_uint32+0x26>
		return FIFO_ERROR_UNDERFLOW;
   19fea:	82 e0       	ldi	r24, 0x02	; 2
   19fec:	90 e0       	ldi	r25, 0x00	; 0
   19fee:	36 c0       	rjmp	.+108    	; 0x1a05c <fifo_pull_uint32+0x92>
	}

	read_index = fifo_desc->read_index;
   19ff0:	8a 81       	ldd	r24, Y+2	; 0x02
   19ff2:	9b 81       	ldd	r25, Y+3	; 0x03
   19ff4:	fc 01       	movw	r30, r24
   19ff6:	82 81       	ldd	r24, Z+2	; 0x02
   19ff8:	89 83       	std	Y+1, r24	; 0x01
	*item = fifo_desc->buffer.u32ptr[read_index & (fifo_desc->mask >> 1)];
   19ffa:	8a 81       	ldd	r24, Y+2	; 0x02
   19ffc:	9b 81       	ldd	r25, Y+3	; 0x03
   19ffe:	fc 01       	movw	r30, r24
   1a000:	20 81       	ld	r18, Z
   1a002:	31 81       	ldd	r19, Z+1	; 0x01
   1a004:	8a 81       	ldd	r24, Y+2	; 0x02
   1a006:	9b 81       	ldd	r25, Y+3	; 0x03
   1a008:	fc 01       	movw	r30, r24
   1a00a:	85 81       	ldd	r24, Z+5	; 0x05
   1a00c:	98 2f       	mov	r25, r24
   1a00e:	96 95       	lsr	r25
   1a010:	89 81       	ldd	r24, Y+1	; 0x01
   1a012:	89 23       	and	r24, r25
   1a014:	88 2f       	mov	r24, r24
   1a016:	90 e0       	ldi	r25, 0x00	; 0
   1a018:	88 0f       	add	r24, r24
   1a01a:	99 1f       	adc	r25, r25
   1a01c:	88 0f       	add	r24, r24
   1a01e:	99 1f       	adc	r25, r25
   1a020:	82 0f       	add	r24, r18
   1a022:	93 1f       	adc	r25, r19
   1a024:	fc 01       	movw	r30, r24
   1a026:	80 81       	ld	r24, Z
   1a028:	91 81       	ldd	r25, Z+1	; 0x01
   1a02a:	a2 81       	ldd	r26, Z+2	; 0x02
   1a02c:	b3 81       	ldd	r27, Z+3	; 0x03
   1a02e:	2c 81       	ldd	r18, Y+4	; 0x04
   1a030:	3d 81       	ldd	r19, Y+5	; 0x05
   1a032:	f9 01       	movw	r30, r18
   1a034:	80 83       	st	Z, r24
   1a036:	91 83       	std	Z+1, r25	; 0x01
   1a038:	a2 83       	std	Z+2, r26	; 0x02
   1a03a:	b3 83       	std	Z+3, r27	; 0x03
	read_index = (read_index + 1) & fifo_desc->mask;
   1a03c:	89 81       	ldd	r24, Y+1	; 0x01
   1a03e:	8f 5f       	subi	r24, 0xFF	; 255
   1a040:	28 2f       	mov	r18, r24
   1a042:	8a 81       	ldd	r24, Y+2	; 0x02
   1a044:	9b 81       	ldd	r25, Y+3	; 0x03
   1a046:	fc 01       	movw	r30, r24
   1a048:	85 81       	ldd	r24, Z+5	; 0x05
   1a04a:	82 23       	and	r24, r18
   1a04c:	89 83       	std	Y+1, r24	; 0x01

	// Must be the last thing to do.
	barrier();
	fifo_desc->read_index = read_index;
   1a04e:	8a 81       	ldd	r24, Y+2	; 0x02
   1a050:	9b 81       	ldd	r25, Y+3	; 0x03
   1a052:	29 81       	ldd	r18, Y+1	; 0x01
   1a054:	fc 01       	movw	r30, r24
   1a056:	22 83       	std	Z+2, r18	; 0x02

	return FIFO_OK;
   1a058:	80 e0       	ldi	r24, 0x00	; 0
   1a05a:	90 e0       	ldi	r25, 0x00	; 0
}
   1a05c:	25 96       	adiw	r28, 0x05	; 5
   1a05e:	cd bf       	out	0x3d, r28	; 61
   1a060:	de bf       	out	0x3e, r29	; 62
   1a062:	df 91       	pop	r29
   1a064:	cf 91       	pop	r28
   1a066:	08 95       	ret

0001a068 <ioport_init>:
 *
 * This function must be called before using any other functions in the IOPORT
 * service.
 */
static inline void ioport_init(void)
{
   1a068:	cf 93       	push	r28
   1a06a:	df 93       	push	r29
   1a06c:	cd b7       	in	r28, 0x3d	; 61
   1a06e:	de b7       	in	r29, 0x3e	; 62
	arch_ioport_init();
}
   1a070:	00 00       	nop
   1a072:	df 91       	pop	r29
   1a074:	cf 91       	pop	r28
   1a076:	08 95       	ret

0001a078 <tc_set_overflow_interrupt_level>:
 * \param level Overflow interrupt level
 * \note  Configures OVFINTLVL in INTCTRLA
 */
static inline void tc_set_overflow_interrupt_level(volatile void *tc,
		enum TC_INT_LEVEL_t level)
{
   1a078:	cf 93       	push	r28
   1a07a:	df 93       	push	r29
   1a07c:	00 d0       	rcall	.+0      	; 0x1a07e <tc_set_overflow_interrupt_level+0x6>
   1a07e:	cd b7       	in	r28, 0x3d	; 61
   1a080:	de b7       	in	r29, 0x3e	; 62
   1a082:	89 83       	std	Y+1, r24	; 0x01
   1a084:	9a 83       	std	Y+2, r25	; 0x02
   1a086:	6b 83       	std	Y+3, r22	; 0x03
	((TC0_t *)tc)->INTCTRLA = ((TC0_t *)tc)->INTCTRLA & ~TC0_OVFINTLVL_gm;
   1a088:	89 81       	ldd	r24, Y+1	; 0x01
   1a08a:	9a 81       	ldd	r25, Y+2	; 0x02
   1a08c:	fc 01       	movw	r30, r24
   1a08e:	86 81       	ldd	r24, Z+6	; 0x06
   1a090:	28 2f       	mov	r18, r24
   1a092:	2c 7f       	andi	r18, 0xFC	; 252
   1a094:	89 81       	ldd	r24, Y+1	; 0x01
   1a096:	9a 81       	ldd	r25, Y+2	; 0x02
   1a098:	fc 01       	movw	r30, r24
   1a09a:	26 83       	std	Z+6, r18	; 0x06
	((TC0_t *)tc)->INTCTRLA =
			((TC0_t *)tc)->INTCTRLA | (level << TC0_OVFINTLVL_gp);
   1a09c:	89 81       	ldd	r24, Y+1	; 0x01
   1a09e:	9a 81       	ldd	r25, Y+2	; 0x02
   1a0a0:	fc 01       	movw	r30, r24
   1a0a2:	96 81       	ldd	r25, Z+6	; 0x06
 */
static inline void tc_set_overflow_interrupt_level(volatile void *tc,
		enum TC_INT_LEVEL_t level)
{
	((TC0_t *)tc)->INTCTRLA = ((TC0_t *)tc)->INTCTRLA & ~TC0_OVFINTLVL_gm;
	((TC0_t *)tc)->INTCTRLA =
   1a0a4:	8b 81       	ldd	r24, Y+3	; 0x03
   1a0a6:	29 2f       	mov	r18, r25
   1a0a8:	28 2b       	or	r18, r24
   1a0aa:	89 81       	ldd	r24, Y+1	; 0x01
   1a0ac:	9a 81       	ldd	r25, Y+2	; 0x02
   1a0ae:	fc 01       	movw	r30, r24
   1a0b0:	26 83       	std	Z+6, r18	; 0x06
			((TC0_t *)tc)->INTCTRLA | (level << TC0_OVFINTLVL_gp);
}
   1a0b2:	00 00       	nop
   1a0b4:	23 96       	adiw	r28, 0x03	; 3
   1a0b6:	cd bf       	out	0x3d, r28	; 61
   1a0b8:	de bf       	out	0x3e, r29	; 62
   1a0ba:	df 91       	pop	r29
   1a0bc:	cf 91       	pop	r28
   1a0be:	08 95       	ret

0001a0c0 <tc_write_clock_source>:
 * \param TC_CLKSEL_enum Clock source selection
 * \note Configuring the clock also starts the timer
 */
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
   1a0c0:	cf 93       	push	r28
   1a0c2:	df 93       	push	r29
   1a0c4:	00 d0       	rcall	.+0      	; 0x1a0c6 <tc_write_clock_source+0x6>
   1a0c6:	cd b7       	in	r28, 0x3d	; 61
   1a0c8:	de b7       	in	r29, 0x3e	; 62
   1a0ca:	89 83       	std	Y+1, r24	; 0x01
   1a0cc:	9a 83       	std	Y+2, r25	; 0x02
   1a0ce:	6b 83       	std	Y+3, r22	; 0x03
	((TC0_t *)tc)->CTRLA =
			(((TC0_t *)tc)->CTRLA & ~TC0_CLKSEL_gm) |
   1a0d0:	89 81       	ldd	r24, Y+1	; 0x01
   1a0d2:	9a 81       	ldd	r25, Y+2	; 0x02
   1a0d4:	fc 01       	movw	r30, r24
   1a0d6:	80 81       	ld	r24, Z
 * \note Configuring the clock also starts the timer
 */
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
	((TC0_t *)tc)->CTRLA =
   1a0d8:	98 2f       	mov	r25, r24
   1a0da:	90 7f       	andi	r25, 0xF0	; 240
   1a0dc:	8b 81       	ldd	r24, Y+3	; 0x03
   1a0de:	89 2b       	or	r24, r25
   1a0e0:	28 2f       	mov	r18, r24
   1a0e2:	89 81       	ldd	r24, Y+1	; 0x01
   1a0e4:	9a 81       	ldd	r25, Y+2	; 0x02
   1a0e6:	fc 01       	movw	r30, r24
   1a0e8:	20 83       	st	Z, r18
			(((TC0_t *)tc)->CTRLA & ~TC0_CLKSEL_gm) |
			TC_CLKSEL_enum;
}
   1a0ea:	00 00       	nop
   1a0ec:	23 96       	adiw	r28, 0x03	; 3
   1a0ee:	cd bf       	out	0x3d, r28	; 61
   1a0f0:	de bf       	out	0x3e, r29	; 62
   1a0f2:	df 91       	pop	r29
   1a0f4:	cf 91       	pop	r28
   1a0f6:	08 95       	ret

0001a0f8 <tc_write_count>:
 *
 * \param tc Pointer to TC module.
 * \param cnt_value Counter value :
 */
static inline void tc_write_count(volatile void *tc, uint16_t cnt_value)
{
   1a0f8:	cf 93       	push	r28
   1a0fa:	df 93       	push	r29
   1a0fc:	00 d0       	rcall	.+0      	; 0x1a0fe <tc_write_count+0x6>
   1a0fe:	1f 92       	push	r1
   1a100:	cd b7       	in	r28, 0x3d	; 61
   1a102:	de b7       	in	r29, 0x3e	; 62
   1a104:	89 83       	std	Y+1, r24	; 0x01
   1a106:	9a 83       	std	Y+2, r25	; 0x02
   1a108:	6b 83       	std	Y+3, r22	; 0x03
   1a10a:	7c 83       	std	Y+4, r23	; 0x04
	((TC0_t *)tc)->CNT = cnt_value;
   1a10c:	89 81       	ldd	r24, Y+1	; 0x01
   1a10e:	9a 81       	ldd	r25, Y+2	; 0x02
   1a110:	2b 81       	ldd	r18, Y+3	; 0x03
   1a112:	3c 81       	ldd	r19, Y+4	; 0x04
   1a114:	fc 01       	movw	r30, r24
   1a116:	20 a3       	std	Z+32, r18	; 0x20
   1a118:	31 a3       	std	Z+33, r19	; 0x21
}
   1a11a:	00 00       	nop
   1a11c:	24 96       	adiw	r28, 0x04	; 4
   1a11e:	cd bf       	out	0x3d, r28	; 61
   1a120:	de bf       	out	0x3e, r29	; 62
   1a122:	df 91       	pop	r29
   1a124:	cf 91       	pop	r28
   1a126:	08 95       	ret

0001a128 <tc_read_count>:
 *
 * \param tc Pointer to TC module.
 * \note Output the Counter value CNT
 */
static inline uint16_t tc_read_count(volatile void *tc)
{
   1a128:	cf 93       	push	r28
   1a12a:	df 93       	push	r29
   1a12c:	1f 92       	push	r1
   1a12e:	1f 92       	push	r1
   1a130:	cd b7       	in	r28, 0x3d	; 61
   1a132:	de b7       	in	r29, 0x3e	; 62
   1a134:	89 83       	std	Y+1, r24	; 0x01
   1a136:	9a 83       	std	Y+2, r25	; 0x02
	return (((TC0_t *)tc)->CNT);
   1a138:	89 81       	ldd	r24, Y+1	; 0x01
   1a13a:	9a 81       	ldd	r25, Y+2	; 0x02
   1a13c:	fc 01       	movw	r30, r24
   1a13e:	80 a1       	ldd	r24, Z+32	; 0x20
   1a140:	91 a1       	ldd	r25, Z+33	; 0x21
}
   1a142:	0f 90       	pop	r0
   1a144:	0f 90       	pop	r0
   1a146:	df 91       	pop	r29
   1a148:	cf 91       	pop	r28
   1a14a:	08 95       	ret

0001a14c <tc_write_period>:
 *
 * \param tc Pointer to TC module.
 * \param per_value Period value : PER
 */
static inline void tc_write_period(volatile void *tc, uint16_t per_value)
{
   1a14c:	cf 93       	push	r28
   1a14e:	df 93       	push	r29
   1a150:	00 d0       	rcall	.+0      	; 0x1a152 <tc_write_period+0x6>
   1a152:	1f 92       	push	r1
   1a154:	cd b7       	in	r28, 0x3d	; 61
   1a156:	de b7       	in	r29, 0x3e	; 62
   1a158:	89 83       	std	Y+1, r24	; 0x01
   1a15a:	9a 83       	std	Y+2, r25	; 0x02
   1a15c:	6b 83       	std	Y+3, r22	; 0x03
   1a15e:	7c 83       	std	Y+4, r23	; 0x04
	((TC0_t *)tc)->PER = per_value;
   1a160:	89 81       	ldd	r24, Y+1	; 0x01
   1a162:	9a 81       	ldd	r25, Y+2	; 0x02
   1a164:	2b 81       	ldd	r18, Y+3	; 0x03
   1a166:	3c 81       	ldd	r19, Y+4	; 0x04
   1a168:	fc 01       	movw	r30, r24
   1a16a:	26 a3       	std	Z+38, r18	; 0x26
   1a16c:	37 a3       	std	Z+39, r19	; 0x27
}
   1a16e:	00 00       	nop
   1a170:	24 96       	adiw	r28, 0x04	; 4
   1a172:	cd bf       	out	0x3d, r28	; 61
   1a174:	de bf       	out	0x3e, r29	; 62
   1a176:	df 91       	pop	r29
   1a178:	cf 91       	pop	r28
   1a17a:	08 95       	ret

0001a17c <tc_write_period_buffer>:
 *
 * \param tc Pointer to TC module.
 * \param per_buf Period Buffer value : PERH/PERL
 */
static inline void tc_write_period_buffer(volatile void *tc, uint16_t per_buf)
{
   1a17c:	cf 93       	push	r28
   1a17e:	df 93       	push	r29
   1a180:	00 d0       	rcall	.+0      	; 0x1a182 <tc_write_period_buffer+0x6>
   1a182:	1f 92       	push	r1
   1a184:	cd b7       	in	r28, 0x3d	; 61
   1a186:	de b7       	in	r29, 0x3e	; 62
   1a188:	89 83       	std	Y+1, r24	; 0x01
   1a18a:	9a 83       	std	Y+2, r25	; 0x02
   1a18c:	6b 83       	std	Y+3, r22	; 0x03
   1a18e:	7c 83       	std	Y+4, r23	; 0x04
	((TC0_t *)tc)->PERBUF = per_buf;
   1a190:	89 81       	ldd	r24, Y+1	; 0x01
   1a192:	9a 81       	ldd	r25, Y+2	; 0x02
   1a194:	2b 81       	ldd	r18, Y+3	; 0x03
   1a196:	3c 81       	ldd	r19, Y+4	; 0x04
   1a198:	fc 01       	movw	r30, r24
   1a19a:	26 ab       	std	Z+54, r18	; 0x36
   1a19c:	37 ab       	std	Z+55, r19	; 0x37
}
   1a19e:	00 00       	nop
   1a1a0:	24 96       	adiw	r28, 0x04	; 4
   1a1a2:	cd bf       	out	0x3d, r28	; 61
   1a1a4:	de bf       	out	0x3e, r29	; 62
   1a1a6:	df 91       	pop	r29
   1a1a8:	cf 91       	pop	r28
   1a1aa:	08 95       	ret

0001a1ac <tc_update>:
 *
 * \param tc Pointer to TC module.
 * \note  CMD[2] in CTRLFSET is set to 1 and CMD[3] in CTRLFCLR is set
 */
static inline void tc_update(volatile void *tc)
{
   1a1ac:	cf 93       	push	r28
   1a1ae:	df 93       	push	r29
   1a1b0:	1f 92       	push	r1
   1a1b2:	1f 92       	push	r1
   1a1b4:	cd b7       	in	r28, 0x3d	; 61
   1a1b6:	de b7       	in	r29, 0x3e	; 62
   1a1b8:	89 83       	std	Y+1, r24	; 0x01
   1a1ba:	9a 83       	std	Y+2, r25	; 0x02
	((TC0_t *)tc)->CTRLFSET = TC_CMD_UPDATE_gc;
   1a1bc:	89 81       	ldd	r24, Y+1	; 0x01
   1a1be:	9a 81       	ldd	r25, Y+2	; 0x02
   1a1c0:	24 e0       	ldi	r18, 0x04	; 4
   1a1c2:	fc 01       	movw	r30, r24
   1a1c4:	21 87       	std	Z+9, r18	; 0x09
}
   1a1c6:	00 00       	nop
   1a1c8:	0f 90       	pop	r0
   1a1ca:	0f 90       	pop	r0
   1a1cc:	df 91       	pop	r29
   1a1ce:	cf 91       	pop	r28
   1a1d0:	08 95       	ret

0001a1d2 <tc_write_cc_buffer>:
 * \param channel_index CC Channel
 * \param buffer_value Counter Buffer value
 */
static inline void tc_write_cc_buffer(volatile void *tc,
		enum tc_cc_channel_t channel_index, uint16_t buffer_value)
{
   1a1d2:	cf 93       	push	r28
   1a1d4:	df 93       	push	r29
   1a1d6:	cd b7       	in	r28, 0x3d	; 61
   1a1d8:	de b7       	in	r29, 0x3e	; 62
   1a1da:	25 97       	sbiw	r28, 0x05	; 5
   1a1dc:	cd bf       	out	0x3d, r28	; 61
   1a1de:	de bf       	out	0x3e, r29	; 62
   1a1e0:	89 83       	std	Y+1, r24	; 0x01
   1a1e2:	9a 83       	std	Y+2, r25	; 0x02
   1a1e4:	6b 83       	std	Y+3, r22	; 0x03
   1a1e6:	4c 83       	std	Y+4, r20	; 0x04
   1a1e8:	5d 83       	std	Y+5, r21	; 0x05
	if (tc_is_tc0(void *tc)) {
   1a1ea:	89 81       	ldd	r24, Y+1	; 0x01
   1a1ec:	9a 81       	ldd	r25, Y+2	; 0x02
   1a1ee:	80 74       	andi	r24, 0x40	; 64
   1a1f0:	99 27       	eor	r25, r25
   1a1f2:	89 2b       	or	r24, r25
   1a1f4:	99 f5       	brne	.+102    	; 0x1a25c <tc_write_cc_buffer+0x8a>
		switch (channel_index) {
   1a1f6:	8b 81       	ldd	r24, Y+3	; 0x03
   1a1f8:	88 2f       	mov	r24, r24
   1a1fa:	90 e0       	ldi	r25, 0x00	; 0
   1a1fc:	82 30       	cpi	r24, 0x02	; 2
   1a1fe:	91 05       	cpc	r25, r1
   1a200:	a1 f0       	breq	.+40     	; 0x1a22a <tc_write_cc_buffer+0x58>
   1a202:	83 30       	cpi	r24, 0x03	; 3
   1a204:	91 05       	cpc	r25, r1
   1a206:	1c f4       	brge	.+6      	; 0x1a20e <tc_write_cc_buffer+0x3c>
   1a208:	01 97       	sbiw	r24, 0x01	; 1
   1a20a:	39 f0       	breq	.+14     	; 0x1a21a <tc_write_cc_buffer+0x48>
   1a20c:	46 c0       	rjmp	.+140    	; 0x1a29a <tc_write_cc_buffer+0xc8>
   1a20e:	83 30       	cpi	r24, 0x03	; 3
   1a210:	91 05       	cpc	r25, r1
   1a212:	99 f0       	breq	.+38     	; 0x1a23a <tc_write_cc_buffer+0x68>
   1a214:	04 97       	sbiw	r24, 0x04	; 4
   1a216:	c9 f0       	breq	.+50     	; 0x1a24a <tc_write_cc_buffer+0x78>
   1a218:	40 c0       	rjmp	.+128    	; 0x1a29a <tc_write_cc_buffer+0xc8>
		case TC_CCA:
			((TC0_t *)tc)->CCABUF = buffer_value;
   1a21a:	89 81       	ldd	r24, Y+1	; 0x01
   1a21c:	9a 81       	ldd	r25, Y+2	; 0x02
   1a21e:	2c 81       	ldd	r18, Y+4	; 0x04
   1a220:	3d 81       	ldd	r19, Y+5	; 0x05
   1a222:	fc 01       	movw	r30, r24
   1a224:	20 af       	std	Z+56, r18	; 0x38
   1a226:	31 af       	std	Z+57, r19	; 0x39
			break;
   1a228:	38 c0       	rjmp	.+112    	; 0x1a29a <tc_write_cc_buffer+0xc8>
		case TC_CCB:
			((TC0_t *)tc)->CCBBUF = buffer_value;
   1a22a:	89 81       	ldd	r24, Y+1	; 0x01
   1a22c:	9a 81       	ldd	r25, Y+2	; 0x02
   1a22e:	2c 81       	ldd	r18, Y+4	; 0x04
   1a230:	3d 81       	ldd	r19, Y+5	; 0x05
   1a232:	fc 01       	movw	r30, r24
   1a234:	22 af       	std	Z+58, r18	; 0x3a
   1a236:	33 af       	std	Z+59, r19	; 0x3b
			break;
   1a238:	30 c0       	rjmp	.+96     	; 0x1a29a <tc_write_cc_buffer+0xc8>
		case TC_CCC:
			((TC0_t *)tc)->CCCBUF = buffer_value;
   1a23a:	89 81       	ldd	r24, Y+1	; 0x01
   1a23c:	9a 81       	ldd	r25, Y+2	; 0x02
   1a23e:	2c 81       	ldd	r18, Y+4	; 0x04
   1a240:	3d 81       	ldd	r19, Y+5	; 0x05
   1a242:	fc 01       	movw	r30, r24
   1a244:	24 af       	std	Z+60, r18	; 0x3c
   1a246:	35 af       	std	Z+61, r19	; 0x3d
			break;
   1a248:	28 c0       	rjmp	.+80     	; 0x1a29a <tc_write_cc_buffer+0xc8>
		case TC_CCD:
			((TC0_t *)tc)->CCDBUF = buffer_value;
   1a24a:	89 81       	ldd	r24, Y+1	; 0x01
   1a24c:	9a 81       	ldd	r25, Y+2	; 0x02
   1a24e:	2c 81       	ldd	r18, Y+4	; 0x04
   1a250:	3d 81       	ldd	r19, Y+5	; 0x05
   1a252:	fc 01       	movw	r30, r24
   1a254:	26 af       	std	Z+62, r18	; 0x3e
   1a256:	37 af       	std	Z+63, r19	; 0x3f
			break;
   1a258:	00 00       	nop
   1a25a:	1f c0       	rjmp	.+62     	; 0x1a29a <tc_write_cc_buffer+0xc8>
		}
	} else if (tc_is_tc1(void *tc)) {
   1a25c:	89 81       	ldd	r24, Y+1	; 0x01
   1a25e:	9a 81       	ldd	r25, Y+2	; 0x02
   1a260:	80 74       	andi	r24, 0x40	; 64
   1a262:	99 27       	eor	r25, r25
   1a264:	89 2b       	or	r24, r25
   1a266:	c9 f0       	breq	.+50     	; 0x1a29a <tc_write_cc_buffer+0xc8>
			switch (channel_index) {
   1a268:	8b 81       	ldd	r24, Y+3	; 0x03
   1a26a:	88 2f       	mov	r24, r24
   1a26c:	90 e0       	ldi	r25, 0x00	; 0
   1a26e:	81 30       	cpi	r24, 0x01	; 1
   1a270:	91 05       	cpc	r25, r1
   1a272:	19 f0       	breq	.+6      	; 0x1a27a <tc_write_cc_buffer+0xa8>
   1a274:	02 97       	sbiw	r24, 0x02	; 2
   1a276:	49 f0       	breq	.+18     	; 0x1a28a <tc_write_cc_buffer+0xb8>
				break;
			case TC_CCB:
				((TC1_t *)tc)->CCBBUF = buffer_value;
				break;
			default:
				return;
   1a278:	10 c0       	rjmp	.+32     	; 0x1a29a <tc_write_cc_buffer+0xc8>
			break;
		}
	} else if (tc_is_tc1(void *tc)) {
			switch (channel_index) {
			case TC_CCA:
				((TC1_t *)tc)->CCABUF = buffer_value;
   1a27a:	89 81       	ldd	r24, Y+1	; 0x01
   1a27c:	9a 81       	ldd	r25, Y+2	; 0x02
   1a27e:	2c 81       	ldd	r18, Y+4	; 0x04
   1a280:	3d 81       	ldd	r19, Y+5	; 0x05
   1a282:	fc 01       	movw	r30, r24
   1a284:	20 af       	std	Z+56, r18	; 0x38
   1a286:	31 af       	std	Z+57, r19	; 0x39
				break;
   1a288:	08 c0       	rjmp	.+16     	; 0x1a29a <tc_write_cc_buffer+0xc8>
			case TC_CCB:
				((TC1_t *)tc)->CCBBUF = buffer_value;
   1a28a:	89 81       	ldd	r24, Y+1	; 0x01
   1a28c:	9a 81       	ldd	r25, Y+2	; 0x02
   1a28e:	2c 81       	ldd	r18, Y+4	; 0x04
   1a290:	3d 81       	ldd	r19, Y+5	; 0x05
   1a292:	fc 01       	movw	r30, r24
   1a294:	22 af       	std	Z+58, r18	; 0x3a
   1a296:	33 af       	std	Z+59, r19	; 0x3b
				break;
   1a298:	00 00       	nop
			default:
				return;
			}
		}
}
   1a29a:	25 96       	adiw	r28, 0x05	; 5
   1a29c:	cd bf       	out	0x3d, r28	; 61
   1a29e:	de bf       	out	0x3e, r29	; 62
   1a2a0:	df 91       	pop	r29
   1a2a2:	cf 91       	pop	r28
   1a2a4:	08 95       	ret

0001a2a6 <tc_set_wgm>:
 *
 * \param tc Pointer to TC module.
 * \param wgm : waveform generator
 */
static inline void tc_set_wgm(volatile void *tc, enum tc_wg_mode_t wgm)
{
   1a2a6:	cf 93       	push	r28
   1a2a8:	df 93       	push	r29
   1a2aa:	00 d0       	rcall	.+0      	; 0x1a2ac <tc_set_wgm+0x6>
   1a2ac:	cd b7       	in	r28, 0x3d	; 61
   1a2ae:	de b7       	in	r29, 0x3e	; 62
   1a2b0:	89 83       	std	Y+1, r24	; 0x01
   1a2b2:	9a 83       	std	Y+2, r25	; 0x02
   1a2b4:	6b 83       	std	Y+3, r22	; 0x03
	((TC0_t *)tc)->CTRLB = (((TC0_t *)tc)->CTRLB & ~TC0_WGMODE_gm) | wgm;
   1a2b6:	89 81       	ldd	r24, Y+1	; 0x01
   1a2b8:	9a 81       	ldd	r25, Y+2	; 0x02
   1a2ba:	fc 01       	movw	r30, r24
   1a2bc:	81 81       	ldd	r24, Z+1	; 0x01
   1a2be:	98 2f       	mov	r25, r24
   1a2c0:	98 7f       	andi	r25, 0xF8	; 248
   1a2c2:	8b 81       	ldd	r24, Y+3	; 0x03
   1a2c4:	89 2b       	or	r24, r25
   1a2c6:	28 2f       	mov	r18, r24
   1a2c8:	89 81       	ldd	r24, Y+1	; 0x01
   1a2ca:	9a 81       	ldd	r25, Y+2	; 0x02
   1a2cc:	fc 01       	movw	r30, r24
   1a2ce:	21 83       	std	Z+1, r18	; 0x01
}
   1a2d0:	00 00       	nop
   1a2d2:	23 96       	adiw	r28, 0x03	; 3
   1a2d4:	cd bf       	out	0x3d, r28	; 61
   1a2d6:	de bf       	out	0x3e, r29	; 62
   1a2d8:	df 91       	pop	r29
   1a2da:	cf 91       	pop	r28
   1a2dc:	08 95       	ret

0001a2de <init_globals>:


/* UTILS section */

static void init_globals(void)
{
   1a2de:	ef 92       	push	r14
   1a2e0:	ff 92       	push	r15
   1a2e2:	0f 93       	push	r16
   1a2e4:	1f 93       	push	r17
   1a2e6:	cf 93       	push	r28
   1a2e8:	df 93       	push	r29
   1a2ea:	cd b7       	in	r28, 0x3d	; 61
   1a2ec:	de b7       	in	r29, 0x3e	; 62
   1a2ee:	e2 97       	sbiw	r28, 0x32	; 50
   1a2f0:	cd bf       	out	0x3d, r28	; 61
   1a2f2:	de bf       	out	0x3e, r29	; 62
	/* 1PPS */
	{
		g_milliseconds_cnt64				= 0ULL;
   1a2f4:	10 92 54 26 	sts	0x2654, r1	; 0x802654 <g_milliseconds_cnt64>
   1a2f8:	10 92 55 26 	sts	0x2655, r1	; 0x802655 <g_milliseconds_cnt64+0x1>
   1a2fc:	10 92 56 26 	sts	0x2656, r1	; 0x802656 <g_milliseconds_cnt64+0x2>
   1a300:	10 92 57 26 	sts	0x2657, r1	; 0x802657 <g_milliseconds_cnt64+0x3>
   1a304:	10 92 58 26 	sts	0x2658, r1	; 0x802658 <g_milliseconds_cnt64+0x4>
   1a308:	10 92 59 26 	sts	0x2659, r1	; 0x802659 <g_milliseconds_cnt64+0x5>
   1a30c:	10 92 5a 26 	sts	0x265A, r1	; 0x80265a <g_milliseconds_cnt64+0x6>
   1a310:	10 92 5b 26 	sts	0x265B, r1	; 0x80265b <g_milliseconds_cnt64+0x7>
		g_boot_time_ts						= 0UL;
   1a314:	10 92 5c 26 	sts	0x265C, r1	; 0x80265c <g_boot_time_ts>
   1a318:	10 92 5d 26 	sts	0x265D, r1	; 0x80265d <g_boot_time_ts+0x1>
   1a31c:	10 92 5e 26 	sts	0x265E, r1	; 0x80265e <g_boot_time_ts+0x2>
   1a320:	10 92 5f 26 	sts	0x265F, r1	; 0x80265f <g_boot_time_ts+0x3>

		g_1pps_last_lo						= 0U;		// measuring time
   1a324:	10 92 60 26 	sts	0x2660, r1	; 0x802660 <g_1pps_last_lo>
   1a328:	10 92 61 26 	sts	0x2661, r1	; 0x802661 <g_1pps_last_lo+0x1>
		g_1pps_last_hi						= 0ULL;
   1a32c:	10 92 62 26 	sts	0x2662, r1	; 0x802662 <g_1pps_last_hi>
   1a330:	10 92 63 26 	sts	0x2663, r1	; 0x802663 <g_1pps_last_hi+0x1>
   1a334:	10 92 64 26 	sts	0x2664, r1	; 0x802664 <g_1pps_last_hi+0x2>
   1a338:	10 92 65 26 	sts	0x2665, r1	; 0x802665 <g_1pps_last_hi+0x3>
   1a33c:	10 92 66 26 	sts	0x2666, r1	; 0x802666 <g_1pps_last_hi+0x4>
   1a340:	10 92 67 26 	sts	0x2667, r1	; 0x802667 <g_1pps_last_hi+0x5>
   1a344:	10 92 68 26 	sts	0x2668, r1	; 0x802668 <g_1pps_last_hi+0x6>
   1a348:	10 92 69 26 	sts	0x2669, r1	; 0x802669 <g_1pps_last_hi+0x7>
		g_1pps_last_diff					= 0;
   1a34c:	10 92 6a 26 	sts	0x266A, r1	; 0x80266a <g_1pps_last_diff>
   1a350:	10 92 6b 26 	sts	0x266B, r1	; 0x80266b <g_1pps_last_diff+0x1>
		g_1pps_last_inSpan					= false;
   1a354:	10 92 6c 26 	sts	0x266C, r1	; 0x80266c <g_1pps_last_inSpan>
		g_1pps_last_new						= false;
   1a358:	10 92 6d 26 	sts	0x266D, r1	; 0x80266d <g_1pps_last_new>
		g_1pps_last_adjust					= false;
   1a35c:	10 92 6e 26 	sts	0x266E, r1	; 0x80266e <g_1pps_last_adjust>
		g_1pps_processed_lo					= 0U;		// corrected time to use
   1a360:	10 92 6f 26 	sts	0x266F, r1	; 0x80266f <g_1pps_processed_lo>
   1a364:	10 92 70 26 	sts	0x2670, r1	; 0x802670 <g_1pps_processed_lo+0x1>
		g_1pps_processed_hi					= 0ULL;
   1a368:	10 92 71 26 	sts	0x2671, r1	; 0x802671 <g_1pps_processed_hi>
   1a36c:	10 92 72 26 	sts	0x2672, r1	; 0x802672 <g_1pps_processed_hi+0x1>
   1a370:	10 92 73 26 	sts	0x2673, r1	; 0x802673 <g_1pps_processed_hi+0x2>
   1a374:	10 92 74 26 	sts	0x2674, r1	; 0x802674 <g_1pps_processed_hi+0x3>
   1a378:	10 92 75 26 	sts	0x2675, r1	; 0x802675 <g_1pps_processed_hi+0x4>
   1a37c:	10 92 76 26 	sts	0x2676, r1	; 0x802676 <g_1pps_processed_hi+0x5>
   1a380:	10 92 77 26 	sts	0x2677, r1	; 0x802677 <g_1pps_processed_hi+0x6>
   1a384:	10 92 78 26 	sts	0x2678, r1	; 0x802678 <g_1pps_processed_hi+0x7>
		g_1pps_proceeded_avail				= false;
   1a388:	10 92 79 26 	sts	0x2679, r1	; 0x802679 <g_1pps_proceeded_avail>
		g_1pps_processed_outOfSync			= 0;
   1a38c:	10 92 7a 26 	sts	0x267A, r1	; 0x80267a <g_1pps_processed_outOfSync>
		g_1pps_deviation					= 0;
   1a390:	10 92 7b 26 	sts	0x267B, r1	; 0x80267b <g_1pps_deviation>
   1a394:	10 92 7c 26 	sts	0x267C, r1	; 0x80267c <g_1pps_deviation+0x1>
		g_1pps_printtwi_avail				= false;
   1a398:	10 92 7d 26 	sts	0x267D, r1	; 0x80267d <g_1pps_printtwi_avail>
		g_1pps_printusb_avail				= false;
   1a39c:	10 92 7e 26 	sts	0x267E, r1	; 0x80267e <g_1pps_printusb_avail>
		g_1pps_phased_cntr					= 0;
   1a3a0:	10 92 7f 26 	sts	0x267F, r1	; 0x80267f <g_1pps_phased_cntr>
		g_1pps_led							= 0;
   1a3a4:	10 92 80 26 	sts	0x2680, r1	; 0x802680 <g_1pps_led>
		g_1pps_twi_new						= false;
   1a3a8:	10 92 81 26 	sts	0x2681, r1	; 0x802681 <g_1pps_twi_new>
	}

	/* USART */
	{
		g_usart1_rx_ready					= false;
   1a3ac:	10 92 03 27 	sts	0x2703, r1	; 0x802703 <g_usart1_rx_ready>
		g_usart1_rx_OK						= false;
   1a3b0:	10 92 04 27 	sts	0x2704, r1	; 0x802704 <g_usart1_rx_OK>
		g_usart1_rx_idx						= 0;
   1a3b4:	10 92 05 27 	sts	0x2705, r1	; 0x802705 <g_usart1_rx_idx>
   1a3b8:	10 92 06 27 	sts	0x2706, r1	; 0x802706 <g_usart1_rx_idx+0x1>
		g_usart1_tx_len						= 0;
   1a3bc:	10 92 07 29 	sts	0x2907, r1	; 0x802907 <g_usart1_tx_len>
   1a3c0:	10 92 08 29 	sts	0x2908, r1	; 0x802908 <g_usart1_tx_len+0x1>
	}

	/* GNS */
	{
		g_gns_run_status					= 0;
   1a3c4:	10 92 82 26 	sts	0x2682, r1	; 0x802682 <g_gns_run_status>
		g_gns_fix_status					= 0;
   1a3c8:	10 92 83 26 	sts	0x2683, r1	; 0x802683 <g_gns_fix_status>
		g_gns_lat							= 0.;
   1a3cc:	10 92 84 26 	sts	0x2684, r1	; 0x802684 <g_gns_lat>
   1a3d0:	10 92 85 26 	sts	0x2685, r1	; 0x802685 <g_gns_lat+0x1>
   1a3d4:	10 92 86 26 	sts	0x2686, r1	; 0x802686 <g_gns_lat+0x2>
   1a3d8:	10 92 87 26 	sts	0x2687, r1	; 0x802687 <g_gns_lat+0x3>
		g_gns_lon							= 0.;
   1a3dc:	10 92 88 26 	sts	0x2688, r1	; 0x802688 <g_gns_lon>
   1a3e0:	10 92 89 26 	sts	0x2689, r1	; 0x802689 <g_gns_lon+0x1>
   1a3e4:	10 92 8a 26 	sts	0x268A, r1	; 0x80268a <g_gns_lon+0x2>
   1a3e8:	10 92 8b 26 	sts	0x268B, r1	; 0x80268b <g_gns_lon+0x3>
		g_gns_msl_alt_m						= 0.;
   1a3ec:	10 92 8c 26 	sts	0x268C, r1	; 0x80268c <g_gns_msl_alt_m>
   1a3f0:	10 92 8d 26 	sts	0x268D, r1	; 0x80268d <g_gns_msl_alt_m+0x1>
   1a3f4:	10 92 8e 26 	sts	0x268E, r1	; 0x80268e <g_gns_msl_alt_m+0x2>
   1a3f8:	10 92 8f 26 	sts	0x268F, r1	; 0x80268f <g_gns_msl_alt_m+0x3>
		g_gns_speed_kmPh					= 0.;
   1a3fc:	10 92 90 26 	sts	0x2690, r1	; 0x802690 <g_gns_speed_kmPh>
   1a400:	10 92 91 26 	sts	0x2691, r1	; 0x802691 <g_gns_speed_kmPh+0x1>
   1a404:	10 92 92 26 	sts	0x2692, r1	; 0x802692 <g_gns_speed_kmPh+0x2>
   1a408:	10 92 93 26 	sts	0x2693, r1	; 0x802693 <g_gns_speed_kmPh+0x3>
		g_gns_course_deg					= 0.;
   1a40c:	10 92 94 26 	sts	0x2694, r1	; 0x802694 <g_gns_course_deg>
   1a410:	10 92 95 26 	sts	0x2695, r1	; 0x802695 <g_gns_course_deg+0x1>
   1a414:	10 92 96 26 	sts	0x2696, r1	; 0x802696 <g_gns_course_deg+0x2>
   1a418:	10 92 97 26 	sts	0x2697, r1	; 0x802697 <g_gns_course_deg+0x3>
		g_gns_fix_mode						= 0;
   1a41c:	10 92 98 26 	sts	0x2698, r1	; 0x802698 <g_gns_fix_mode>
		g_gns_dop_h							= 0.;
   1a420:	10 92 99 26 	sts	0x2699, r1	; 0x802699 <g_gns_dop_h>
   1a424:	10 92 9a 26 	sts	0x269A, r1	; 0x80269a <g_gns_dop_h+0x1>
   1a428:	10 92 9b 26 	sts	0x269B, r1	; 0x80269b <g_gns_dop_h+0x2>
   1a42c:	10 92 9c 26 	sts	0x269C, r1	; 0x80269c <g_gns_dop_h+0x3>
		g_gns_dop_p							= 0.;
   1a430:	10 92 9d 26 	sts	0x269D, r1	; 0x80269d <g_gns_dop_p>
   1a434:	10 92 9e 26 	sts	0x269E, r1	; 0x80269e <g_gns_dop_p+0x1>
   1a438:	10 92 9f 26 	sts	0x269F, r1	; 0x80269f <g_gns_dop_p+0x2>
   1a43c:	10 92 a0 26 	sts	0x26A0, r1	; 0x8026a0 <g_gns_dop_p+0x3>
		g_gns_dop_v							= 0.;
   1a440:	10 92 a1 26 	sts	0x26A1, r1	; 0x8026a1 <g_gns_dop_v>
   1a444:	10 92 a2 26 	sts	0x26A2, r1	; 0x8026a2 <g_gns_dop_v+0x1>
   1a448:	10 92 a3 26 	sts	0x26A3, r1	; 0x8026a3 <g_gns_dop_v+0x2>
   1a44c:	10 92 a4 26 	sts	0x26A4, r1	; 0x8026a4 <g_gns_dop_v+0x3>
		g_gns_gps_sats_inView				= 0;
   1a450:	10 92 a5 26 	sts	0x26A5, r1	; 0x8026a5 <g_gns_gps_sats_inView>
		g_gns_gnss_sats_used				= 0;
   1a454:	10 92 a6 26 	sts	0x26A6, r1	; 0x8026a6 <g_gns_gnss_sats_used>
		g_gns_glonass_sats_inView			= 0;
   1a458:	10 92 a7 26 	sts	0x26A7, r1	; 0x8026a7 <g_gns_glonass_sats_inView>
		g_gns_cPn0_dBHz						= 0;
   1a45c:	10 92 a8 26 	sts	0x26A8, r1	; 0x8026a8 <g_gns_cPn0_dBHz>
//		g_gns_vpa_m							= 0;
	}

	/* VCTCXO */
	{
		int32_t val_i32 = 0L;
   1a460:	1a 86       	std	Y+10, r1	; 0x0a
   1a462:	1b 86       	std	Y+11, r1	; 0x0b
   1a464:	1c 86       	std	Y+12, r1	; 0x0c
   1a466:	1d 86       	std	Y+13, r1	; 0x0d

		if (nvm_read(INT_EEPROM, EEPROM_ADDR__VCTCXO, &val_i32, sizeof(val_i32)) == STATUS_OK) {
   1a468:	ce 01       	movw	r24, r28
   1a46a:	0a 96       	adiw	r24, 0x0a	; 10
   1a46c:	14 e0       	ldi	r17, 0x04	; 4
   1a46e:	e1 2e       	mov	r14, r17
   1a470:	f1 2c       	mov	r15, r1
   1a472:	00 e0       	ldi	r16, 0x00	; 0
   1a474:	10 e0       	ldi	r17, 0x00	; 0
   1a476:	9c 01       	movw	r18, r24
   1a478:	40 e1       	ldi	r20, 0x10	; 16
   1a47a:	50 e0       	ldi	r21, 0x00	; 0
   1a47c:	60 e0       	ldi	r22, 0x00	; 0
   1a47e:	70 e0       	ldi	r23, 0x00	; 0
   1a480:	82 e0       	ldi	r24, 0x02	; 2
   1a482:	0e 94 6f 46 	call	0x8cde	; 0x8cde <nvm_read>
   1a486:	88 23       	and	r24, r24
   1a488:	91 f4       	brne	.+36     	; 0x1a4ae <init_globals+0x1d0>
			irqflags_t flags = cpu_irq_save();
   1a48a:	0e 94 eb c7 	call	0x18fd6	; 0x18fd6 <cpu_irq_save>
   1a48e:	89 83       	std	Y+1, r24	; 0x01
			g_xo_mode_pwm = val_i32;
   1a490:	8a 85       	ldd	r24, Y+10	; 0x0a
   1a492:	9b 85       	ldd	r25, Y+11	; 0x0b
   1a494:	ac 85       	ldd	r26, Y+12	; 0x0c
   1a496:	bd 85       	ldd	r27, Y+13	; 0x0d
   1a498:	80 93 e9 29 	sts	0x29E9, r24	; 0x8029e9 <g_xo_mode_pwm>
   1a49c:	90 93 ea 29 	sts	0x29EA, r25	; 0x8029ea <g_xo_mode_pwm+0x1>
   1a4a0:	a0 93 eb 29 	sts	0x29EB, r26	; 0x8029eb <g_xo_mode_pwm+0x2>
   1a4a4:	b0 93 ec 29 	sts	0x29EC, r27	; 0x8029ec <g_xo_mode_pwm+0x3>
			cpu_irq_restore(flags);
   1a4a8:	89 81       	ldd	r24, Y+1	; 0x01
   1a4aa:	0e 94 fb c7 	call	0x18ff6	; 0x18ff6 <cpu_irq_restore>
		}
	}

	/* LCD backlight */
	{
		int16_t val_i16 = 0;
   1a4ae:	1e 86       	std	Y+14, r1	; 0x0e
   1a4b0:	1f 86       	std	Y+15, r1	; 0x0f

		if (nvm_read(INT_EEPROM, EEPROM_ADDR__LCDBL, &val_i16, sizeof(val_i16)) == STATUS_OK) {
   1a4b2:	ce 01       	movw	r24, r28
   1a4b4:	0e 96       	adiw	r24, 0x0e	; 14
   1a4b6:	12 e0       	ldi	r17, 0x02	; 2
   1a4b8:	e1 2e       	mov	r14, r17
   1a4ba:	f1 2c       	mov	r15, r1
   1a4bc:	00 e0       	ldi	r16, 0x00	; 0
   1a4be:	10 e0       	ldi	r17, 0x00	; 0
   1a4c0:	9c 01       	movw	r18, r24
   1a4c2:	44 e1       	ldi	r20, 0x14	; 20
   1a4c4:	50 e0       	ldi	r21, 0x00	; 0
   1a4c6:	60 e0       	ldi	r22, 0x00	; 0
   1a4c8:	70 e0       	ldi	r23, 0x00	; 0
   1a4ca:	82 e0       	ldi	r24, 0x02	; 2
   1a4cc:	0e 94 6f 46 	call	0x8cde	; 0x8cde <nvm_read>
   1a4d0:	88 23       	and	r24, r24
   1a4d2:	61 f4       	brne	.+24     	; 0x1a4ec <init_globals+0x20e>
			irqflags_t flags = cpu_irq_save();
   1a4d4:	0e 94 eb c7 	call	0x18fd6	; 0x18fd6 <cpu_irq_save>
   1a4d8:	8a 83       	std	Y+2, r24	; 0x02
			g_backlight_mode_pwm = val_i16;
   1a4da:	8e 85       	ldd	r24, Y+14	; 0x0e
   1a4dc:	9f 85       	ldd	r25, Y+15	; 0x0f
   1a4de:	80 93 4f 26 	sts	0x264F, r24	; 0x80264f <g_backlight_mode_pwm>
   1a4e2:	90 93 50 26 	sts	0x2650, r25	; 0x802650 <g_backlight_mode_pwm+0x1>
			cpu_irq_restore(flags);
   1a4e6:	8a 81       	ldd	r24, Y+2	; 0x02
   1a4e8:	0e 94 fb c7 	call	0x18ff6	; 0x18ff6 <cpu_irq_restore>
		}
	}

	/* Beepers */
	{
		uint8_t val_ui8 = 0;
   1a4ec:	18 8a       	std	Y+16, r1	; 0x10

		if (nvm_read(INT_EEPROM, EEPROM_ADDR__BEEP, &val_ui8, sizeof(val_ui8)) == STATUS_OK) {
   1a4ee:	ce 01       	movw	r24, r28
   1a4f0:	40 96       	adiw	r24, 0x10	; 16
   1a4f2:	e1 2c       	mov	r14, r1
   1a4f4:	f1 2c       	mov	r15, r1
   1a4f6:	87 01       	movw	r16, r14
   1a4f8:	e3 94       	inc	r14
   1a4fa:	9c 01       	movw	r18, r24
   1a4fc:	46 e1       	ldi	r20, 0x16	; 22
   1a4fe:	50 e0       	ldi	r21, 0x00	; 0
   1a500:	60 e0       	ldi	r22, 0x00	; 0
   1a502:	70 e0       	ldi	r23, 0x00	; 0
   1a504:	82 e0       	ldi	r24, 0x02	; 2
   1a506:	0e 94 6f 46 	call	0x8cde	; 0x8cde <nvm_read>
   1a50a:	88 23       	and	r24, r24
   1a50c:	e1 f4       	brne	.+56     	; 0x1a546 <init_globals+0x268>
			irqflags_t flags = cpu_irq_save();
   1a50e:	0e 94 eb c7 	call	0x18fd6	; 0x18fd6 <cpu_irq_save>
   1a512:	8b 83       	std	Y+3, r24	; 0x03
			g_errorBeep_enable	= val_ui8 & 0x01;
   1a514:	88 89       	ldd	r24, Y+16	; 0x10
   1a516:	88 2f       	mov	r24, r24
   1a518:	90 e0       	ldi	r25, 0x00	; 0
   1a51a:	81 70       	andi	r24, 0x01	; 1
   1a51c:	99 27       	eor	r25, r25
   1a51e:	21 e0       	ldi	r18, 0x01	; 1
   1a520:	89 2b       	or	r24, r25
   1a522:	09 f4       	brne	.+2      	; 0x1a526 <init_globals+0x248>
   1a524:	20 e0       	ldi	r18, 0x00	; 0
   1a526:	20 93 52 26 	sts	0x2652, r18	; 0x802652 <g_errorBeep_enable>
			g_keyBeep_enable	= val_ui8 & 0x02;
   1a52a:	88 89       	ldd	r24, Y+16	; 0x10
   1a52c:	88 2f       	mov	r24, r24
   1a52e:	90 e0       	ldi	r25, 0x00	; 0
   1a530:	82 70       	andi	r24, 0x02	; 2
   1a532:	99 27       	eor	r25, r25
   1a534:	21 e0       	ldi	r18, 0x01	; 1
   1a536:	89 2b       	or	r24, r25
   1a538:	09 f4       	brne	.+2      	; 0x1a53c <init_globals+0x25e>
   1a53a:	20 e0       	ldi	r18, 0x00	; 0
   1a53c:	20 93 53 26 	sts	0x2653, r18	; 0x802653 <g_keyBeep_enable>
			cpu_irq_restore(flags);
   1a540:	8b 81       	ldd	r24, Y+3	; 0x03
   1a542:	0e 94 fb c7 	call	0x18ff6	; 0x18ff6 <cpu_irq_restore>
		}
	}

	/* Pitch tone variants */
	{
		uint8_t val_i8 = 0;
   1a546:	19 8a       	std	Y+17, r1	; 0x11

		if (nvm_read(INT_EEPROM, EEPROM_ADDR__PITCHTONE, &val_i8, sizeof(val_i8)) == STATUS_OK) {
   1a548:	ce 01       	movw	r24, r28
   1a54a:	41 96       	adiw	r24, 0x11	; 17
   1a54c:	e1 2c       	mov	r14, r1
   1a54e:	f1 2c       	mov	r15, r1
   1a550:	87 01       	movw	r16, r14
   1a552:	e3 94       	inc	r14
   1a554:	9c 01       	movw	r18, r24
   1a556:	47 e1       	ldi	r20, 0x17	; 23
   1a558:	50 e0       	ldi	r21, 0x00	; 0
   1a55a:	60 e0       	ldi	r22, 0x00	; 0
   1a55c:	70 e0       	ldi	r23, 0x00	; 0
   1a55e:	82 e0       	ldi	r24, 0x02	; 2
   1a560:	0e 94 6f 46 	call	0x8cde	; 0x8cde <nvm_read>
   1a564:	88 23       	and	r24, r24
   1a566:	49 f4       	brne	.+18     	; 0x1a57a <init_globals+0x29c>
			irqflags_t flags = cpu_irq_save();
   1a568:	0e 94 eb c7 	call	0x18fd6	; 0x18fd6 <cpu_irq_save>
   1a56c:	8c 83       	std	Y+4, r24	; 0x04
			g_pitch_tone_mode = val_i8;
   1a56e:	89 89       	ldd	r24, Y+17	; 0x11
   1a570:	80 93 51 26 	sts	0x2651, r24	; 0x802651 <g_pitch_tone_mode>
			cpu_irq_restore(flags);
   1a574:	8c 81       	ldd	r24, Y+4	; 0x04
   1a576:	0e 94 fb c7 	call	0x18ff6	; 0x18ff6 <cpu_irq_restore>
		}
	}

	/* Environment and QNH settings */
	{
		int16_t val_i16	= 0;
   1a57a:	1a 8a       	std	Y+18, r1	; 0x12
   1a57c:	1b 8a       	std	Y+19, r1	; 0x13
		uint8_t val_ui8	= 0;
   1a57e:	1c 8a       	std	Y+20, r1	; 0x14

		if (nvm_read(INT_EEPROM, EEPROM_ADDR__ENV_TEMP_DELTA, &val_i16, sizeof(val_i16)) == STATUS_OK) {
   1a580:	ce 01       	movw	r24, r28
   1a582:	42 96       	adiw	r24, 0x12	; 18
   1a584:	12 e0       	ldi	r17, 0x02	; 2
   1a586:	e1 2e       	mov	r14, r17
   1a588:	f1 2c       	mov	r15, r1
   1a58a:	00 e0       	ldi	r16, 0x00	; 0
   1a58c:	10 e0       	ldi	r17, 0x00	; 0
   1a58e:	9c 01       	movw	r18, r24
   1a590:	4e e0       	ldi	r20, 0x0E	; 14
   1a592:	50 e0       	ldi	r21, 0x00	; 0
   1a594:	60 e0       	ldi	r22, 0x00	; 0
   1a596:	70 e0       	ldi	r23, 0x00	; 0
   1a598:	82 e0       	ldi	r24, 0x02	; 2
   1a59a:	0e 94 6f 46 	call	0x8cde	; 0x8cde <nvm_read>
   1a59e:	88 23       	and	r24, r24
   1a5a0:	09 f5       	brne	.+66     	; 0x1a5e4 <init_globals+0x306>
			irqflags_t flags = cpu_irq_save();
   1a5a2:	0e 94 eb c7 	call	0x18fd6	; 0x18fd6 <cpu_irq_save>
   1a5a6:	8d 83       	std	Y+5, r24	; 0x05
			g_env_temp_delta_100 = val_i16;
   1a5a8:	8a 89       	ldd	r24, Y+18	; 0x12
   1a5aa:	9b 89       	ldd	r25, Y+19	; 0x13
   1a5ac:	80 93 63 2a 	sts	0x2A63, r24	; 0x802a63 <g_env_temp_delta_100>
   1a5b0:	90 93 64 2a 	sts	0x2A64, r25	; 0x802a64 <g_env_temp_delta_100+0x1>
			cpu_irq_restore(flags);
   1a5b4:	8d 81       	ldd	r24, Y+5	; 0x05
   1a5b6:	0e 94 fb c7 	call	0x18ff6	; 0x18ff6 <cpu_irq_restore>

			/* Validity check */
			if (g_env_temp_delta_100 < -1000 || g_env_temp_delta_100 > 10000) {
   1a5ba:	80 91 63 2a 	lds	r24, 0x2A63	; 0x802a63 <g_env_temp_delta_100>
   1a5be:	90 91 64 2a 	lds	r25, 0x2A64	; 0x802a64 <g_env_temp_delta_100+0x1>
   1a5c2:	88 31       	cpi	r24, 0x18	; 24
   1a5c4:	9c 4f       	sbci	r25, 0xFC	; 252
   1a5c6:	3c f0       	brlt	.+14     	; 0x1a5d6 <init_globals+0x2f8>
   1a5c8:	80 91 63 2a 	lds	r24, 0x2A63	; 0x802a63 <g_env_temp_delta_100>
   1a5cc:	90 91 64 2a 	lds	r25, 0x2A64	; 0x802a64 <g_env_temp_delta_100+0x1>
   1a5d0:	81 31       	cpi	r24, 0x11	; 17
   1a5d2:	97 42       	sbci	r25, 0x27	; 39
   1a5d4:	3c f0       	brlt	.+14     	; 0x1a5e4 <init_globals+0x306>
				g_env_temp_delta_100 = 0;
   1a5d6:	10 92 63 2a 	sts	0x2A63, r1	; 0x802a63 <g_env_temp_delta_100>
   1a5da:	10 92 64 2a 	sts	0x2A64, r1	; 0x802a64 <g_env_temp_delta_100+0x1>
				save_globals(EEPROM_SAVE_BF__ENV);
   1a5de:	80 e4       	ldi	r24, 0x40	; 64
   1a5e0:	90 e0       	ldi	r25, 0x00	; 0
   1a5e2:	de d2       	rcall	.+1468   	; 0x1aba0 <save_globals>
			}
		}

		if (nvm_read(INT_EEPROM, EEPROM_ADDR__ENV_QNH_AUTO, &val_ui8, sizeof(val_ui8)) == STATUS_OK) {
   1a5e4:	ce 01       	movw	r24, r28
   1a5e6:	44 96       	adiw	r24, 0x14	; 20
   1a5e8:	e1 2c       	mov	r14, r1
   1a5ea:	f1 2c       	mov	r15, r1
   1a5ec:	87 01       	movw	r16, r14
   1a5ee:	e3 94       	inc	r14
   1a5f0:	9c 01       	movw	r18, r24
   1a5f2:	49 e1       	ldi	r20, 0x19	; 25
   1a5f4:	50 e0       	ldi	r21, 0x00	; 0
   1a5f6:	60 e0       	ldi	r22, 0x00	; 0
   1a5f8:	70 e0       	ldi	r23, 0x00	; 0
   1a5fa:	82 e0       	ldi	r24, 0x02	; 2
   1a5fc:	0e 94 6f 46 	call	0x8cde	; 0x8cde <nvm_read>
   1a600:	88 23       	and	r24, r24
   1a602:	69 f4       	brne	.+26     	; 0x1a61e <init_globals+0x340>
			irqflags_t flags = cpu_irq_save();
   1a604:	0e 94 eb c7 	call	0x18fd6	; 0x18fd6 <cpu_irq_save>
   1a608:	8e 83       	std	Y+6, r24	; 0x06
			g_qnh_is_auto = (val_ui8 != 0);
   1a60a:	9c 89       	ldd	r25, Y+20	; 0x14
   1a60c:	81 e0       	ldi	r24, 0x01	; 1
   1a60e:	99 23       	and	r25, r25
   1a610:	09 f4       	brne	.+2      	; 0x1a614 <init_globals+0x336>
   1a612:	80 e0       	ldi	r24, 0x00	; 0
   1a614:	80 93 69 2a 	sts	0x2A69, r24	; 0x802a69 <g_qnh_is_auto>
			cpu_irq_restore(flags);
   1a618:	8e 81       	ldd	r24, Y+6	; 0x06
   1a61a:	0e 94 fb c7 	call	0x18ff6	; 0x18ff6 <cpu_irq_restore>
		}

		if (nvm_read(INT_EEPROM, EEPROM_ADDR__ENV_QNH_METERS, &val_i16, sizeof(val_i16)) == STATUS_OK) {
   1a61e:	ce 01       	movw	r24, r28
   1a620:	42 96       	adiw	r24, 0x12	; 18
   1a622:	12 e0       	ldi	r17, 0x02	; 2
   1a624:	e1 2e       	mov	r14, r17
   1a626:	f1 2c       	mov	r15, r1
   1a628:	00 e0       	ldi	r16, 0x00	; 0
   1a62a:	10 e0       	ldi	r17, 0x00	; 0
   1a62c:	9c 01       	movw	r18, r24
   1a62e:	4a e1       	ldi	r20, 0x1A	; 26
   1a630:	50 e0       	ldi	r21, 0x00	; 0
   1a632:	60 e0       	ldi	r22, 0x00	; 0
   1a634:	70 e0       	ldi	r23, 0x00	; 0
   1a636:	82 e0       	ldi	r24, 0x02	; 2
   1a638:	0e 94 6f 46 	call	0x8cde	; 0x8cde <nvm_read>
   1a63c:	88 23       	and	r24, r24
   1a63e:	21 f5       	brne	.+72     	; 0x1a688 <init_globals+0x3aa>
			irqflags_t flags = cpu_irq_save();
   1a640:	0e 94 eb c7 	call	0x18fd6	; 0x18fd6 <cpu_irq_save>
   1a644:	8f 83       	std	Y+7, r24	; 0x07
			g_qnh_height_m = val_i16;
   1a646:	8a 89       	ldd	r24, Y+18	; 0x12
   1a648:	9b 89       	ldd	r25, Y+19	; 0x13
   1a64a:	80 93 6a 2a 	sts	0x2A6A, r24	; 0x802a6a <g_qnh_height_m>
   1a64e:	90 93 6b 2a 	sts	0x2A6B, r25	; 0x802a6b <g_qnh_height_m+0x1>
			cpu_irq_restore(flags);
   1a652:	8f 81       	ldd	r24, Y+7	; 0x07
   1a654:	0e 94 fb c7 	call	0x18ff6	; 0x18ff6 <cpu_irq_restore>

			/* Validity check */
			if (g_qnh_height_m < -1000 || g_qnh_height_m > 30000) {
   1a658:	80 91 6a 2a 	lds	r24, 0x2A6A	; 0x802a6a <g_qnh_height_m>
   1a65c:	90 91 6b 2a 	lds	r25, 0x2A6B	; 0x802a6b <g_qnh_height_m+0x1>
   1a660:	88 31       	cpi	r24, 0x18	; 24
   1a662:	9c 4f       	sbci	r25, 0xFC	; 252
   1a664:	3c f0       	brlt	.+14     	; 0x1a674 <init_globals+0x396>
   1a666:	80 91 6a 2a 	lds	r24, 0x2A6A	; 0x802a6a <g_qnh_height_m>
   1a66a:	90 91 6b 2a 	lds	r25, 0x2A6B	; 0x802a6b <g_qnh_height_m+0x1>
   1a66e:	81 33       	cpi	r24, 0x31	; 49
   1a670:	95 47       	sbci	r25, 0x75	; 117
   1a672:	54 f0       	brlt	.+20     	; 0x1a688 <init_globals+0x3aa>
				g_qnh_is_auto	= true;
   1a674:	81 e0       	ldi	r24, 0x01	; 1
   1a676:	80 93 69 2a 	sts	0x2A69, r24	; 0x802a69 <g_qnh_is_auto>
				g_qnh_height_m	= 0;
   1a67a:	10 92 6a 2a 	sts	0x2A6A, r1	; 0x802a6a <g_qnh_height_m>
   1a67e:	10 92 6b 2a 	sts	0x2A6B, r1	; 0x802a6b <g_qnh_height_m+0x1>
				save_globals(EEPROM_SAVE_BF__ENV);
   1a682:	80 e4       	ldi	r24, 0x40	; 64
   1a684:	90 e0       	ldi	r25, 0x00	; 0
   1a686:	8c d2       	rcall	.+1304   	; 0x1aba0 <save_globals>
		}
	}

	/* Status lines */
	{
		uint8_t val_ui8 = 0;
   1a688:	1d 8a       	std	Y+21, r1	; 0x15

		if (nvm_read(INT_EEPROM, EEPROM_ADDR__PRINT_STATUS, &val_ui8, sizeof(val_ui8)) == STATUS_OK) {
   1a68a:	ce 01       	movw	r24, r28
   1a68c:	45 96       	adiw	r24, 0x15	; 21
   1a68e:	e1 2c       	mov	r14, r1
   1a690:	f1 2c       	mov	r15, r1
   1a692:	87 01       	movw	r16, r14
   1a694:	e3 94       	inc	r14
   1a696:	9c 01       	movw	r18, r24
   1a698:	48 e1       	ldi	r20, 0x18	; 24
   1a69a:	50 e0       	ldi	r21, 0x00	; 0
   1a69c:	60 e0       	ldi	r22, 0x00	; 0
   1a69e:	70 e0       	ldi	r23, 0x00	; 0
   1a6a0:	82 e0       	ldi	r24, 0x02	; 2
   1a6a2:	0e 94 6f 46 	call	0x8cde	; 0x8cde <nvm_read>
   1a6a6:	88 23       	and	r24, r24
   1a6a8:	39 f5       	brne	.+78     	; 0x1a6f8 <init_globals+0x41a>
			irqflags_t flags = cpu_irq_save();
   1a6aa:	0e 94 eb c7 	call	0x18fd6	; 0x18fd6 <cpu_irq_save>
   1a6ae:	88 87       	std	Y+8, r24	; 0x08
			g_usb_cdc_printStatusLines_atxmega	= val_ui8 & PRINT_STATUS_LINES__ATXMEGA;
   1a6b0:	8d 89       	ldd	r24, Y+21	; 0x15
   1a6b2:	88 2f       	mov	r24, r24
   1a6b4:	90 e0       	ldi	r25, 0x00	; 0
   1a6b6:	81 70       	andi	r24, 0x01	; 1
   1a6b8:	99 27       	eor	r25, r25
   1a6ba:	21 e0       	ldi	r18, 0x01	; 1
   1a6bc:	89 2b       	or	r24, r25
   1a6be:	09 f4       	brne	.+2      	; 0x1a6c2 <init_globals+0x3e4>
   1a6c0:	20 e0       	ldi	r18, 0x00	; 0
   1a6c2:	20 93 fb 26 	sts	0x26FB, r18	; 0x8026fb <g_usb_cdc_printStatusLines_atxmega>
			g_usb_cdc_printStatusLines_sim808	= val_ui8 & PRINT_STATUS_LINES__SIM808;
   1a6c6:	8d 89       	ldd	r24, Y+21	; 0x15
   1a6c8:	88 2f       	mov	r24, r24
   1a6ca:	90 e0       	ldi	r25, 0x00	; 0
   1a6cc:	82 70       	andi	r24, 0x02	; 2
   1a6ce:	99 27       	eor	r25, r25
   1a6d0:	21 e0       	ldi	r18, 0x01	; 1
   1a6d2:	89 2b       	or	r24, r25
   1a6d4:	09 f4       	brne	.+2      	; 0x1a6d8 <init_globals+0x3fa>
   1a6d6:	20 e0       	ldi	r18, 0x00	; 0
   1a6d8:	20 93 fc 26 	sts	0x26FC, r18	; 0x8026fc <g_usb_cdc_printStatusLines_sim808>
			g_usb_cdc_printStatusLines_1pps		= val_ui8 & PRINT_STATUS_LINES__1PPS;
   1a6dc:	8d 89       	ldd	r24, Y+21	; 0x15
   1a6de:	88 2f       	mov	r24, r24
   1a6e0:	90 e0       	ldi	r25, 0x00	; 0
   1a6e2:	84 70       	andi	r24, 0x04	; 4
   1a6e4:	99 27       	eor	r25, r25
   1a6e6:	21 e0       	ldi	r18, 0x01	; 1
   1a6e8:	89 2b       	or	r24, r25
   1a6ea:	09 f4       	brne	.+2      	; 0x1a6ee <init_globals+0x410>
   1a6ec:	20 e0       	ldi	r18, 0x00	; 0
   1a6ee:	20 93 fd 26 	sts	0x26FD, r18	; 0x8026fd <g_usb_cdc_printStatusLines_1pps>
			cpu_irq_restore(flags);
   1a6f2:	88 85       	ldd	r24, Y+8	; 0x08
   1a6f4:	0e 94 fb c7 	call	0x18ff6	; 0x18ff6 <cpu_irq_restore>
		}
	}

	/* 9-axis offset and gain corrections */
	{
		int16_t l_twi1_gyro_1_temp_RTofs	= 0;
   1a6f8:	1e 8a       	std	Y+22, r1	; 0x16
   1a6fa:	1f 8a       	std	Y+23, r1	; 0x17
		int16_t l_twi1_gyro_1_temp_sens		= 0;
   1a6fc:	18 8e       	std	Y+24, r1	; 0x18
   1a6fe:	19 8e       	std	Y+25, r1	; 0x19
		int16_t l_twi1_gyro_1_accel_ofsx	= 0;
   1a700:	1a 8e       	std	Y+26, r1	; 0x1a
   1a702:	1b 8e       	std	Y+27, r1	; 0x1b
		int16_t l_twi1_gyro_1_accel_ofsy	= 0;
   1a704:	1c 8e       	std	Y+28, r1	; 0x1c
   1a706:	1d 8e       	std	Y+29, r1	; 0x1d
		int16_t l_twi1_gyro_1_accel_ofsz	= 0;
   1a708:	1e 8e       	std	Y+30, r1	; 0x1e
   1a70a:	1f 8e       	std	Y+31, r1	; 0x1f
		int16_t l_twi1_gyro_1_accel_factx	= 0;
   1a70c:	18 a2       	std	Y+32, r1	; 0x20
   1a70e:	19 a2       	std	Y+33, r1	; 0x21
		int16_t l_twi1_gyro_1_accel_facty	= 0;
   1a710:	1a a2       	std	Y+34, r1	; 0x22
   1a712:	1b a2       	std	Y+35, r1	; 0x23
		int16_t l_twi1_gyro_1_accel_factz	= 0;
   1a714:	1c a2       	std	Y+36, r1	; 0x24
   1a716:	1d a2       	std	Y+37, r1	; 0x25
		int16_t l_twi1_gyro_1_gyro_ofsx		= 0;
   1a718:	1e a2       	std	Y+38, r1	; 0x26
   1a71a:	1f a2       	std	Y+39, r1	; 0x27
		int16_t l_twi1_gyro_1_gyro_ofsy		= 0;
   1a71c:	18 a6       	std	Y+40, r1	; 0x28
   1a71e:	19 a6       	std	Y+41, r1	; 0x29
		int16_t l_twi1_gyro_1_gyro_ofsz		= 0;
   1a720:	1a a6       	std	Y+42, r1	; 0x2a
   1a722:	1b a6       	std	Y+43, r1	; 0x2b
		int16_t l_twi1_gyro_2_mag_factx		= 0;
   1a724:	1c a6       	std	Y+44, r1	; 0x2c
   1a726:	1d a6       	std	Y+45, r1	; 0x2d
		int16_t l_twi1_gyro_2_mag_facty		= 0;
   1a728:	1e a6       	std	Y+46, r1	; 0x2e
   1a72a:	1f a6       	std	Y+47, r1	; 0x2f
		int16_t l_twi1_gyro_2_mag_factz		= 0;
   1a72c:	18 aa       	std	Y+48, r1	; 0x30
   1a72e:	19 aa       	std	Y+49, r1	; 0x31

		nvm_read(INT_EEPROM, EEPROM_ADDR__9AXIS_TEMP_RTOFS, (void*)&l_twi1_gyro_1_temp_RTofs, sizeof(l_twi1_gyro_1_temp_RTofs));
   1a730:	ce 01       	movw	r24, r28
   1a732:	46 96       	adiw	r24, 0x16	; 22
   1a734:	12 e0       	ldi	r17, 0x02	; 2
   1a736:	e1 2e       	mov	r14, r17
   1a738:	f1 2c       	mov	r15, r1
   1a73a:	00 e0       	ldi	r16, 0x00	; 0
   1a73c:	10 e0       	ldi	r17, 0x00	; 0
   1a73e:	9c 01       	movw	r18, r24
   1a740:	4c e1       	ldi	r20, 0x1C	; 28
   1a742:	50 e0       	ldi	r21, 0x00	; 0
   1a744:	60 e0       	ldi	r22, 0x00	; 0
   1a746:	70 e0       	ldi	r23, 0x00	; 0
   1a748:	82 e0       	ldi	r24, 0x02	; 2
   1a74a:	0e 94 6f 46 	call	0x8cde	; 0x8cde <nvm_read>
		nvm_read(INT_EEPROM, EEPROM_ADDR__9AXIS_TEMP_SENS,  (void*)&l_twi1_gyro_1_temp_sens, sizeof(l_twi1_gyro_1_temp_sens));
   1a74e:	ce 01       	movw	r24, r28
   1a750:	48 96       	adiw	r24, 0x18	; 24
   1a752:	12 e0       	ldi	r17, 0x02	; 2
   1a754:	e1 2e       	mov	r14, r17
   1a756:	f1 2c       	mov	r15, r1
   1a758:	00 e0       	ldi	r16, 0x00	; 0
   1a75a:	10 e0       	ldi	r17, 0x00	; 0
   1a75c:	9c 01       	movw	r18, r24
   1a75e:	4e e1       	ldi	r20, 0x1E	; 30
   1a760:	50 e0       	ldi	r21, 0x00	; 0
   1a762:	60 e0       	ldi	r22, 0x00	; 0
   1a764:	70 e0       	ldi	r23, 0x00	; 0
   1a766:	82 e0       	ldi	r24, 0x02	; 2
   1a768:	0e 94 6f 46 	call	0x8cde	; 0x8cde <nvm_read>

		nvm_read(INT_EEPROM, EEPROM_ADDR__9AXIS_ACCEL_OFS_X, (void*)&l_twi1_gyro_1_accel_ofsx, sizeof(l_twi1_gyro_1_accel_ofsx));
   1a76c:	ce 01       	movw	r24, r28
   1a76e:	4a 96       	adiw	r24, 0x1a	; 26
   1a770:	12 e0       	ldi	r17, 0x02	; 2
   1a772:	e1 2e       	mov	r14, r17
   1a774:	f1 2c       	mov	r15, r1
   1a776:	00 e0       	ldi	r16, 0x00	; 0
   1a778:	10 e0       	ldi	r17, 0x00	; 0
   1a77a:	9c 01       	movw	r18, r24
   1a77c:	40 e2       	ldi	r20, 0x20	; 32
   1a77e:	50 e0       	ldi	r21, 0x00	; 0
   1a780:	60 e0       	ldi	r22, 0x00	; 0
   1a782:	70 e0       	ldi	r23, 0x00	; 0
   1a784:	82 e0       	ldi	r24, 0x02	; 2
   1a786:	0e 94 6f 46 	call	0x8cde	; 0x8cde <nvm_read>
		nvm_read(INT_EEPROM, EEPROM_ADDR__9AXIS_ACCEL_OFS_Y, (void*)&l_twi1_gyro_1_accel_ofsy, sizeof(l_twi1_gyro_1_accel_ofsy));
   1a78a:	ce 01       	movw	r24, r28
   1a78c:	4c 96       	adiw	r24, 0x1c	; 28
   1a78e:	12 e0       	ldi	r17, 0x02	; 2
   1a790:	e1 2e       	mov	r14, r17
   1a792:	f1 2c       	mov	r15, r1
   1a794:	00 e0       	ldi	r16, 0x00	; 0
   1a796:	10 e0       	ldi	r17, 0x00	; 0
   1a798:	9c 01       	movw	r18, r24
   1a79a:	42 e2       	ldi	r20, 0x22	; 34
   1a79c:	50 e0       	ldi	r21, 0x00	; 0
   1a79e:	60 e0       	ldi	r22, 0x00	; 0
   1a7a0:	70 e0       	ldi	r23, 0x00	; 0
   1a7a2:	82 e0       	ldi	r24, 0x02	; 2
   1a7a4:	0e 94 6f 46 	call	0x8cde	; 0x8cde <nvm_read>
		nvm_read(INT_EEPROM, EEPROM_ADDR__9AXIS_ACCEL_OFS_Z, (void*)&l_twi1_gyro_1_accel_ofsz, sizeof(l_twi1_gyro_1_accel_ofsz));
   1a7a8:	ce 01       	movw	r24, r28
   1a7aa:	4e 96       	adiw	r24, 0x1e	; 30
   1a7ac:	12 e0       	ldi	r17, 0x02	; 2
   1a7ae:	e1 2e       	mov	r14, r17
   1a7b0:	f1 2c       	mov	r15, r1
   1a7b2:	00 e0       	ldi	r16, 0x00	; 0
   1a7b4:	10 e0       	ldi	r17, 0x00	; 0
   1a7b6:	9c 01       	movw	r18, r24
   1a7b8:	44 e2       	ldi	r20, 0x24	; 36
   1a7ba:	50 e0       	ldi	r21, 0x00	; 0
   1a7bc:	60 e0       	ldi	r22, 0x00	; 0
   1a7be:	70 e0       	ldi	r23, 0x00	; 0
   1a7c0:	82 e0       	ldi	r24, 0x02	; 2
   1a7c2:	0e 94 6f 46 	call	0x8cde	; 0x8cde <nvm_read>

		nvm_read(INT_EEPROM, EEPROM_ADDR__9AXIS_ACCEL_FACT_X, (void*)&l_twi1_gyro_1_accel_factx, sizeof(l_twi1_gyro_1_accel_factx));
   1a7c6:	ce 01       	movw	r24, r28
   1a7c8:	80 96       	adiw	r24, 0x20	; 32
   1a7ca:	12 e0       	ldi	r17, 0x02	; 2
   1a7cc:	e1 2e       	mov	r14, r17
   1a7ce:	f1 2c       	mov	r15, r1
   1a7d0:	00 e0       	ldi	r16, 0x00	; 0
   1a7d2:	10 e0       	ldi	r17, 0x00	; 0
   1a7d4:	9c 01       	movw	r18, r24
   1a7d6:	48 e2       	ldi	r20, 0x28	; 40
   1a7d8:	50 e0       	ldi	r21, 0x00	; 0
   1a7da:	60 e0       	ldi	r22, 0x00	; 0
   1a7dc:	70 e0       	ldi	r23, 0x00	; 0
   1a7de:	82 e0       	ldi	r24, 0x02	; 2
   1a7e0:	0e 94 6f 46 	call	0x8cde	; 0x8cde <nvm_read>
		nvm_read(INT_EEPROM, EEPROM_ADDR__9AXIS_ACCEL_FACT_Y, (void*)&l_twi1_gyro_1_accel_facty, sizeof(l_twi1_gyro_1_accel_facty));
   1a7e4:	ce 01       	movw	r24, r28
   1a7e6:	82 96       	adiw	r24, 0x22	; 34
   1a7e8:	12 e0       	ldi	r17, 0x02	; 2
   1a7ea:	e1 2e       	mov	r14, r17
   1a7ec:	f1 2c       	mov	r15, r1
   1a7ee:	00 e0       	ldi	r16, 0x00	; 0
   1a7f0:	10 e0       	ldi	r17, 0x00	; 0
   1a7f2:	9c 01       	movw	r18, r24
   1a7f4:	4a e2       	ldi	r20, 0x2A	; 42
   1a7f6:	50 e0       	ldi	r21, 0x00	; 0
   1a7f8:	60 e0       	ldi	r22, 0x00	; 0
   1a7fa:	70 e0       	ldi	r23, 0x00	; 0
   1a7fc:	82 e0       	ldi	r24, 0x02	; 2
   1a7fe:	0e 94 6f 46 	call	0x8cde	; 0x8cde <nvm_read>
		nvm_read(INT_EEPROM, EEPROM_ADDR__9AXIS_ACCEL_FACT_Z, (void*)&l_twi1_gyro_1_accel_factz, sizeof(l_twi1_gyro_1_accel_factz));
   1a802:	ce 01       	movw	r24, r28
   1a804:	84 96       	adiw	r24, 0x24	; 36
   1a806:	12 e0       	ldi	r17, 0x02	; 2
   1a808:	e1 2e       	mov	r14, r17
   1a80a:	f1 2c       	mov	r15, r1
   1a80c:	00 e0       	ldi	r16, 0x00	; 0
   1a80e:	10 e0       	ldi	r17, 0x00	; 0
   1a810:	9c 01       	movw	r18, r24
   1a812:	4c e2       	ldi	r20, 0x2C	; 44
   1a814:	50 e0       	ldi	r21, 0x00	; 0
   1a816:	60 e0       	ldi	r22, 0x00	; 0
   1a818:	70 e0       	ldi	r23, 0x00	; 0
   1a81a:	82 e0       	ldi	r24, 0x02	; 2
   1a81c:	0e 94 6f 46 	call	0x8cde	; 0x8cde <nvm_read>

		nvm_read(INT_EEPROM, EEPROM_ADDR__9AXIS_GYRO_OFS_X, (void*)&l_twi1_gyro_1_gyro_ofsx, sizeof(l_twi1_gyro_1_gyro_ofsx));
   1a820:	ce 01       	movw	r24, r28
   1a822:	86 96       	adiw	r24, 0x26	; 38
   1a824:	12 e0       	ldi	r17, 0x02	; 2
   1a826:	e1 2e       	mov	r14, r17
   1a828:	f1 2c       	mov	r15, r1
   1a82a:	00 e0       	ldi	r16, 0x00	; 0
   1a82c:	10 e0       	ldi	r17, 0x00	; 0
   1a82e:	9c 01       	movw	r18, r24
   1a830:	40 e3       	ldi	r20, 0x30	; 48
   1a832:	50 e0       	ldi	r21, 0x00	; 0
   1a834:	60 e0       	ldi	r22, 0x00	; 0
   1a836:	70 e0       	ldi	r23, 0x00	; 0
   1a838:	82 e0       	ldi	r24, 0x02	; 2
   1a83a:	0e 94 6f 46 	call	0x8cde	; 0x8cde <nvm_read>
		nvm_read(INT_EEPROM, EEPROM_ADDR__9AXIS_GYRO_OFS_Y, (void*)&l_twi1_gyro_1_gyro_ofsy, sizeof(l_twi1_gyro_1_gyro_ofsy));
   1a83e:	ce 01       	movw	r24, r28
   1a840:	88 96       	adiw	r24, 0x28	; 40
   1a842:	12 e0       	ldi	r17, 0x02	; 2
   1a844:	e1 2e       	mov	r14, r17
   1a846:	f1 2c       	mov	r15, r1
   1a848:	00 e0       	ldi	r16, 0x00	; 0
   1a84a:	10 e0       	ldi	r17, 0x00	; 0
   1a84c:	9c 01       	movw	r18, r24
   1a84e:	42 e3       	ldi	r20, 0x32	; 50
   1a850:	50 e0       	ldi	r21, 0x00	; 0
   1a852:	60 e0       	ldi	r22, 0x00	; 0
   1a854:	70 e0       	ldi	r23, 0x00	; 0
   1a856:	82 e0       	ldi	r24, 0x02	; 2
   1a858:	0e 94 6f 46 	call	0x8cde	; 0x8cde <nvm_read>
		nvm_read(INT_EEPROM, EEPROM_ADDR__9AXIS_GYRO_OFS_Z, (void*)&l_twi1_gyro_1_gyro_ofsz, sizeof(l_twi1_gyro_1_gyro_ofsz));
   1a85c:	ce 01       	movw	r24, r28
   1a85e:	8a 96       	adiw	r24, 0x2a	; 42
   1a860:	12 e0       	ldi	r17, 0x02	; 2
   1a862:	e1 2e       	mov	r14, r17
   1a864:	f1 2c       	mov	r15, r1
   1a866:	00 e0       	ldi	r16, 0x00	; 0
   1a868:	10 e0       	ldi	r17, 0x00	; 0
   1a86a:	9c 01       	movw	r18, r24
   1a86c:	44 e3       	ldi	r20, 0x34	; 52
   1a86e:	50 e0       	ldi	r21, 0x00	; 0
   1a870:	60 e0       	ldi	r22, 0x00	; 0
   1a872:	70 e0       	ldi	r23, 0x00	; 0
   1a874:	82 e0       	ldi	r24, 0x02	; 2
   1a876:	0e 94 6f 46 	call	0x8cde	; 0x8cde <nvm_read>

		// EEPROM_ADDR__9AXIS_GYRO_FACT_XYZ
		// EEPROM_ADDR__9AXIS_MAG_OFS_XYZ

		nvm_read(INT_EEPROM, EEPROM_ADDR__9AXIS_MAG_FACT_X, (void*)&l_twi1_gyro_2_mag_factx, sizeof(l_twi1_gyro_2_mag_factx));
   1a87a:	ce 01       	movw	r24, r28
   1a87c:	8c 96       	adiw	r24, 0x2c	; 44
   1a87e:	12 e0       	ldi	r17, 0x02	; 2
   1a880:	e1 2e       	mov	r14, r17
   1a882:	f1 2c       	mov	r15, r1
   1a884:	00 e0       	ldi	r16, 0x00	; 0
   1a886:	10 e0       	ldi	r17, 0x00	; 0
   1a888:	9c 01       	movw	r18, r24
   1a88a:	48 e4       	ldi	r20, 0x48	; 72
   1a88c:	50 e0       	ldi	r21, 0x00	; 0
   1a88e:	60 e0       	ldi	r22, 0x00	; 0
   1a890:	70 e0       	ldi	r23, 0x00	; 0
   1a892:	82 e0       	ldi	r24, 0x02	; 2
   1a894:	0e 94 6f 46 	call	0x8cde	; 0x8cde <nvm_read>
		nvm_read(INT_EEPROM, EEPROM_ADDR__9AXIS_MAG_FACT_Y, (void*)&l_twi1_gyro_2_mag_facty, sizeof(l_twi1_gyro_2_mag_facty));
   1a898:	ce 01       	movw	r24, r28
   1a89a:	8e 96       	adiw	r24, 0x2e	; 46
   1a89c:	12 e0       	ldi	r17, 0x02	; 2
   1a89e:	e1 2e       	mov	r14, r17
   1a8a0:	f1 2c       	mov	r15, r1
   1a8a2:	00 e0       	ldi	r16, 0x00	; 0
   1a8a4:	10 e0       	ldi	r17, 0x00	; 0
   1a8a6:	9c 01       	movw	r18, r24
   1a8a8:	4a e4       	ldi	r20, 0x4A	; 74
   1a8aa:	50 e0       	ldi	r21, 0x00	; 0
   1a8ac:	60 e0       	ldi	r22, 0x00	; 0
   1a8ae:	70 e0       	ldi	r23, 0x00	; 0
   1a8b0:	82 e0       	ldi	r24, 0x02	; 2
   1a8b2:	0e 94 6f 46 	call	0x8cde	; 0x8cde <nvm_read>
		nvm_read(INT_EEPROM, EEPROM_ADDR__9AXIS_MAG_FACT_Z, (void*)&l_twi1_gyro_2_mag_factz, sizeof(l_twi1_gyro_2_mag_factz));
   1a8b6:	ce 01       	movw	r24, r28
   1a8b8:	c0 96       	adiw	r24, 0x30	; 48
   1a8ba:	12 e0       	ldi	r17, 0x02	; 2
   1a8bc:	e1 2e       	mov	r14, r17
   1a8be:	f1 2c       	mov	r15, r1
   1a8c0:	00 e0       	ldi	r16, 0x00	; 0
   1a8c2:	10 e0       	ldi	r17, 0x00	; 0
   1a8c4:	9c 01       	movw	r18, r24
   1a8c6:	4c e4       	ldi	r20, 0x4C	; 76
   1a8c8:	50 e0       	ldi	r21, 0x00	; 0
   1a8ca:	60 e0       	ldi	r22, 0x00	; 0
   1a8cc:	70 e0       	ldi	r23, 0x00	; 0
   1a8ce:	82 e0       	ldi	r24, 0x02	; 2
   1a8d0:	0e 94 6f 46 	call	0x8cde	; 0x8cde <nvm_read>

		/* In case EEPROM is not set yet - load with default values instead */
		if (!l_twi1_gyro_1_accel_factx || !l_twi1_gyro_1_accel_facty || !l_twi1_gyro_1_accel_factz ||
   1a8d4:	88 a1       	ldd	r24, Y+32	; 0x20
   1a8d6:	99 a1       	ldd	r25, Y+33	; 0x21
   1a8d8:	89 2b       	or	r24, r25
   1a8da:	a1 f0       	breq	.+40     	; 0x1a904 <init_globals+0x626>
   1a8dc:	8a a1       	ldd	r24, Y+34	; 0x22
   1a8de:	9b a1       	ldd	r25, Y+35	; 0x23
   1a8e0:	89 2b       	or	r24, r25
   1a8e2:	81 f0       	breq	.+32     	; 0x1a904 <init_globals+0x626>
   1a8e4:	8c a1       	ldd	r24, Y+36	; 0x24
   1a8e6:	9d a1       	ldd	r25, Y+37	; 0x25
   1a8e8:	89 2b       	or	r24, r25
   1a8ea:	61 f0       	breq	.+24     	; 0x1a904 <init_globals+0x626>
			!l_twi1_gyro_2_mag_factx || !l_twi1_gyro_2_mag_facty || !l_twi1_gyro_2_mag_factz) {
   1a8ec:	8c a5       	ldd	r24, Y+44	; 0x2c
   1a8ee:	9d a5       	ldd	r25, Y+45	; 0x2d
		nvm_read(INT_EEPROM, EEPROM_ADDR__9AXIS_MAG_FACT_X, (void*)&l_twi1_gyro_2_mag_factx, sizeof(l_twi1_gyro_2_mag_factx));
		nvm_read(INT_EEPROM, EEPROM_ADDR__9AXIS_MAG_FACT_Y, (void*)&l_twi1_gyro_2_mag_facty, sizeof(l_twi1_gyro_2_mag_facty));
		nvm_read(INT_EEPROM, EEPROM_ADDR__9AXIS_MAG_FACT_Z, (void*)&l_twi1_gyro_2_mag_factz, sizeof(l_twi1_gyro_2_mag_factz));

		/* In case EEPROM is not set yet - load with default values instead */
		if (!l_twi1_gyro_1_accel_factx || !l_twi1_gyro_1_accel_facty || !l_twi1_gyro_1_accel_factz ||
   1a8f0:	89 2b       	or	r24, r25
   1a8f2:	41 f0       	breq	.+16     	; 0x1a904 <init_globals+0x626>
			!l_twi1_gyro_2_mag_factx || !l_twi1_gyro_2_mag_facty || !l_twi1_gyro_2_mag_factz) {
   1a8f4:	8e a5       	ldd	r24, Y+46	; 0x2e
   1a8f6:	9f a5       	ldd	r25, Y+47	; 0x2f
   1a8f8:	89 2b       	or	r24, r25
   1a8fa:	21 f0       	breq	.+8      	; 0x1a904 <init_globals+0x626>
   1a8fc:	88 a9       	ldd	r24, Y+48	; 0x30
   1a8fe:	99 a9       	ldd	r25, Y+49	; 0x31
   1a900:	89 2b       	or	r24, r25
   1a902:	21 f4       	brne	.+8      	; 0x1a90c <init_globals+0x62e>
			calibration_mode(CALIBRATION_MODE_ENUM__DEFAULTS);
   1a904:	80 e0       	ldi	r24, 0x00	; 0
   1a906:	0e 94 90 dd 	call	0x1bb20	; 0x1bb20 <calibration_mode>
   1a90a:	40 c1       	rjmp	.+640    	; 0x1ab8c <init_globals+0x8ae>
			return;
		}

		irqflags_t flags = cpu_irq_save();
   1a90c:	0e 94 eb c7 	call	0x18fd6	; 0x18fd6 <cpu_irq_save>
   1a910:	89 87       	std	Y+9, r24	; 0x09
		g_twi1_gyro_1_temp_RTofs	= l_twi1_gyro_1_temp_RTofs;
   1a912:	8e 89       	ldd	r24, Y+22	; 0x16
   1a914:	9f 89       	ldd	r25, Y+23	; 0x17
   1a916:	80 93 5e 29 	sts	0x295E, r24	; 0x80295e <g_twi1_gyro_1_temp_RTofs>
   1a91a:	90 93 5f 29 	sts	0x295F, r25	; 0x80295f <g_twi1_gyro_1_temp_RTofs+0x1>
		g_twi1_gyro_1_temp_sens		= l_twi1_gyro_1_temp_sens;
   1a91e:	88 8d       	ldd	r24, Y+24	; 0x18
   1a920:	99 8d       	ldd	r25, Y+25	; 0x19
   1a922:	80 93 60 29 	sts	0x2960, r24	; 0x802960 <g_twi1_gyro_1_temp_sens>
   1a926:	90 93 61 29 	sts	0x2961, r25	; 0x802961 <g_twi1_gyro_1_temp_sens+0x1>

		g_twi1_gyro_1_accel_ofsx	= l_twi1_gyro_1_accel_ofsx;
   1a92a:	8a 8d       	ldd	r24, Y+26	; 0x1a
   1a92c:	9b 8d       	ldd	r25, Y+27	; 0x1b
   1a92e:	80 93 6a 29 	sts	0x296A, r24	; 0x80296a <g_twi1_gyro_1_accel_ofsx>
   1a932:	90 93 6b 29 	sts	0x296B, r25	; 0x80296b <g_twi1_gyro_1_accel_ofsx+0x1>
		g_twi1_gyro_1_accel_ofsy	= l_twi1_gyro_1_accel_ofsy;
   1a936:	8c 8d       	ldd	r24, Y+28	; 0x1c
   1a938:	9d 8d       	ldd	r25, Y+29	; 0x1d
   1a93a:	80 93 6c 29 	sts	0x296C, r24	; 0x80296c <g_twi1_gyro_1_accel_ofsy>
   1a93e:	90 93 6d 29 	sts	0x296D, r25	; 0x80296d <g_twi1_gyro_1_accel_ofsy+0x1>
		g_twi1_gyro_1_accel_ofsz	= l_twi1_gyro_1_accel_ofsz;
   1a942:	8e 8d       	ldd	r24, Y+30	; 0x1e
   1a944:	9f 8d       	ldd	r25, Y+31	; 0x1f
   1a946:	80 93 6e 29 	sts	0x296E, r24	; 0x80296e <g_twi1_gyro_1_accel_ofsz>
   1a94a:	90 93 6f 29 	sts	0x296F, r25	; 0x80296f <g_twi1_gyro_1_accel_ofsz+0x1>

		g_twi1_gyro_1_accel_factx	= l_twi1_gyro_1_accel_factx;
   1a94e:	88 a1       	ldd	r24, Y+32	; 0x20
   1a950:	99 a1       	ldd	r25, Y+33	; 0x21
   1a952:	80 93 70 29 	sts	0x2970, r24	; 0x802970 <g_twi1_gyro_1_accel_factx>
   1a956:	90 93 71 29 	sts	0x2971, r25	; 0x802971 <g_twi1_gyro_1_accel_factx+0x1>
		g_twi1_gyro_1_accel_facty	= l_twi1_gyro_1_accel_facty;
   1a95a:	8a a1       	ldd	r24, Y+34	; 0x22
   1a95c:	9b a1       	ldd	r25, Y+35	; 0x23
   1a95e:	80 93 72 29 	sts	0x2972, r24	; 0x802972 <g_twi1_gyro_1_accel_facty>
   1a962:	90 93 73 29 	sts	0x2973, r25	; 0x802973 <g_twi1_gyro_1_accel_facty+0x1>
		g_twi1_gyro_1_accel_factz	= l_twi1_gyro_1_accel_factz;
   1a966:	8c a1       	ldd	r24, Y+36	; 0x24
   1a968:	9d a1       	ldd	r25, Y+37	; 0x25
   1a96a:	80 93 74 29 	sts	0x2974, r24	; 0x802974 <g_twi1_gyro_1_accel_factz>
   1a96e:	90 93 75 29 	sts	0x2975, r25	; 0x802975 <g_twi1_gyro_1_accel_factz+0x1>

		g_twi1_gyro_1_gyro_ofsx		= l_twi1_gyro_1_gyro_ofsx;
   1a972:	8e a1       	ldd	r24, Y+38	; 0x26
   1a974:	9f a1       	ldd	r25, Y+39	; 0x27
   1a976:	80 93 82 29 	sts	0x2982, r24	; 0x802982 <g_twi1_gyro_1_gyro_ofsx>
   1a97a:	90 93 83 29 	sts	0x2983, r25	; 0x802983 <g_twi1_gyro_1_gyro_ofsx+0x1>
		g_twi1_gyro_1_gyro_ofsy		= l_twi1_gyro_1_gyro_ofsy;
   1a97e:	88 a5       	ldd	r24, Y+40	; 0x28
   1a980:	99 a5       	ldd	r25, Y+41	; 0x29
   1a982:	80 93 84 29 	sts	0x2984, r24	; 0x802984 <g_twi1_gyro_1_gyro_ofsy>
   1a986:	90 93 85 29 	sts	0x2985, r25	; 0x802985 <g_twi1_gyro_1_gyro_ofsy+0x1>
		g_twi1_gyro_1_gyro_ofsz		= l_twi1_gyro_1_gyro_ofsz;
   1a98a:	8a a5       	ldd	r24, Y+42	; 0x2a
   1a98c:	9b a5       	ldd	r25, Y+43	; 0x2b
   1a98e:	80 93 86 29 	sts	0x2986, r24	; 0x802986 <g_twi1_gyro_1_gyro_ofsz>
   1a992:	90 93 87 29 	sts	0x2987, r25	; 0x802987 <g_twi1_gyro_1_gyro_ofsz+0x1>

		g_twi1_gyro_2_mag_factx		= l_twi1_gyro_2_mag_factx;
   1a996:	8c a5       	ldd	r24, Y+44	; 0x2c
   1a998:	9d a5       	ldd	r25, Y+45	; 0x2d
   1a99a:	80 93 a6 29 	sts	0x29A6, r24	; 0x8029a6 <g_twi1_gyro_2_mag_factx>
   1a99e:	90 93 a7 29 	sts	0x29A7, r25	; 0x8029a7 <g_twi1_gyro_2_mag_factx+0x1>
		g_twi1_gyro_2_mag_facty		= l_twi1_gyro_2_mag_facty;
   1a9a2:	8e a5       	ldd	r24, Y+46	; 0x2e
   1a9a4:	9f a5       	ldd	r25, Y+47	; 0x2f
   1a9a6:	80 93 a8 29 	sts	0x29A8, r24	; 0x8029a8 <g_twi1_gyro_2_mag_facty>
   1a9aa:	90 93 a9 29 	sts	0x29A9, r25	; 0x8029a9 <g_twi1_gyro_2_mag_facty+0x1>
		g_twi1_gyro_2_mag_factz		= l_twi1_gyro_2_mag_factz;
   1a9ae:	88 a9       	ldd	r24, Y+48	; 0x30
   1a9b0:	99 a9       	ldd	r25, Y+49	; 0x31
   1a9b2:	80 93 aa 29 	sts	0x29AA, r24	; 0x8029aa <g_twi1_gyro_2_mag_factz>
   1a9b6:	90 93 ab 29 	sts	0x29AB, r25	; 0x8029ab <g_twi1_gyro_2_mag_factz+0x1>
		cpu_irq_restore(flags);
   1a9ba:	89 85       	ldd	r24, Y+9	; 0x09
   1a9bc:	0e 94 fb c7 	call	0x18ff6	; 0x18ff6 <cpu_irq_restore>
	}

	/* GSM */
	{
		uint8_t val_ui8 = 0;
   1a9c0:	1a aa       	std	Y+50, r1	; 0x32

		g_gsm_aprs_connected = false;
   1a9c2:	10 92 4b 29 	sts	0x294B, r1	; 0x80294b <g_gsm_aprs_connected>

		if (nvm_read(INT_EEPROM, EEPROM_ADDR__GSM_BF, &val_ui8, sizeof(val_ui8)) == STATUS_OK) {
   1a9c6:	ce 01       	movw	r24, r28
   1a9c8:	c2 96       	adiw	r24, 0x32	; 50
   1a9ca:	e1 2c       	mov	r14, r1
   1a9cc:	f1 2c       	mov	r15, r1
   1a9ce:	87 01       	movw	r16, r14
   1a9d0:	e3 94       	inc	r14
   1a9d2:	9c 01       	movw	r18, r24
   1a9d4:	48 e0       	ldi	r20, 0x08	; 8
   1a9d6:	50 e0       	ldi	r21, 0x00	; 0
   1a9d8:	60 e0       	ldi	r22, 0x00	; 0
   1a9da:	70 e0       	ldi	r23, 0x00	; 0
   1a9dc:	82 e0       	ldi	r24, 0x02	; 2
   1a9de:	0e 94 6f 46 	call	0x8cde	; 0x8cde <nvm_read>
   1a9e2:	88 23       	and	r24, r24
   1a9e4:	b1 f4       	brne	.+44     	; 0x1aa12 <init_globals+0x734>
			g_gsm_enable			= val_ui8 & GSM__ENABLE;
   1a9e6:	8a a9       	ldd	r24, Y+50	; 0x32
   1a9e8:	88 2f       	mov	r24, r24
   1a9ea:	90 e0       	ldi	r25, 0x00	; 0
   1a9ec:	81 70       	andi	r24, 0x01	; 1
   1a9ee:	99 27       	eor	r25, r25
   1a9f0:	21 e0       	ldi	r18, 0x01	; 1
   1a9f2:	89 2b       	or	r24, r25
   1a9f4:	09 f4       	brne	.+2      	; 0x1a9f8 <init_globals+0x71a>
   1a9f6:	20 e0       	ldi	r18, 0x00	; 0
   1a9f8:	20 93 49 29 	sts	0x2949, r18	; 0x802949 <g_gsm_enable>
			g_gsm_aprs_enable		= val_ui8 & GSM__APRS_ENABLE;
   1a9fc:	8a a9       	ldd	r24, Y+50	; 0x32
   1a9fe:	88 2f       	mov	r24, r24
   1aa00:	90 e0       	ldi	r25, 0x00	; 0
   1aa02:	82 70       	andi	r24, 0x02	; 2
   1aa04:	99 27       	eor	r25, r25
   1aa06:	21 e0       	ldi	r18, 0x01	; 1
   1aa08:	89 2b       	or	r24, r25
   1aa0a:	09 f4       	brne	.+2      	; 0x1aa0e <init_globals+0x730>
   1aa0c:	20 e0       	ldi	r18, 0x00	; 0
   1aa0e:	20 93 4a 29 	sts	0x294A, r18	; 0x80294a <g_gsm_aprs_enable>
		}
		nvm_read(INT_EEPROM, EEPROM_ADDR__GSM_PIN,			(void*)&g_gsm_login_pwd,		sizeof(g_gsm_login_pwd));
   1aa12:	1e e0       	ldi	r17, 0x0E	; 14
   1aa14:	e1 2e       	mov	r14, r17
   1aa16:	f1 2c       	mov	r15, r1
   1aa18:	00 e0       	ldi	r16, 0x00	; 0
   1aa1a:	10 e0       	ldi	r17, 0x00	; 0
   1aa1c:	2c e4       	ldi	r18, 0x4C	; 76
   1aa1e:	39 e2       	ldi	r19, 0x29	; 41
   1aa20:	42 ea       	ldi	r20, 0xA2	; 162
   1aa22:	50 e0       	ldi	r21, 0x00	; 0
   1aa24:	60 e0       	ldi	r22, 0x00	; 0
   1aa26:	70 e0       	ldi	r23, 0x00	; 0
   1aa28:	82 e0       	ldi	r24, 0x02	; 2
   1aa2a:	0e 94 6f 46 	call	0x8cde	; 0x8cde <nvm_read>
	}

	/* APRS */
	{
		g_aprs_mode							= 0;
   1aa2e:	10 92 a9 26 	sts	0x26A9, r1	; 0x8026a9 <g_aprs_mode>
		*g_aprs_source_callsign				= 0;
   1aa32:	10 92 aa 26 	sts	0x26AA, r1	; 0x8026aa <g_aprs_source_callsign>
		*g_aprs_source_ssid					= 0;
   1aa36:	10 92 b6 26 	sts	0x26B6, r1	; 0x8026b6 <g_aprs_source_ssid>
		*g_aprs_login_user					= 0;
   1aa3a:	10 92 ba 26 	sts	0x26BA, r1	; 0x8026ba <g_aprs_login_user>
		*g_aprs_login_pwd					= 0;
   1aa3e:	10 92 c4 26 	sts	0x26C4, r1	; 0x8026c4 <g_aprs_login_pwd>
		g_aprs_alert_last					= 0ULL;
   1aa42:	10 92 ca 26 	sts	0x26CA, r1	; 0x8026ca <g_aprs_alert_last>
   1aa46:	10 92 cb 26 	sts	0x26CB, r1	; 0x8026cb <g_aprs_alert_last+0x1>
   1aa4a:	10 92 cc 26 	sts	0x26CC, r1	; 0x8026cc <g_aprs_alert_last+0x2>
   1aa4e:	10 92 cd 26 	sts	0x26CD, r1	; 0x8026cd <g_aprs_alert_last+0x3>
   1aa52:	10 92 ce 26 	sts	0x26CE, r1	; 0x8026ce <g_aprs_alert_last+0x4>
   1aa56:	10 92 cf 26 	sts	0x26CF, r1	; 0x8026cf <g_aprs_alert_last+0x5>
   1aa5a:	10 92 d0 26 	sts	0x26D0, r1	; 0x8026d0 <g_aprs_alert_last+0x6>
   1aa5e:	10 92 d1 26 	sts	0x26D1, r1	; 0x8026d1 <g_aprs_alert_last+0x7>
		g_aprs_alert_fsm_state				= APRS_ALERT_FSM_STATE__NOOP;
   1aa62:	10 92 d2 26 	sts	0x26D2, r1	; 0x8026d2 <g_aprs_alert_fsm_state>
		g_aprs_alert_reason					= APRS_ALERT_REASON__NONE;
   1aa66:	10 92 d3 26 	sts	0x26D3, r1	; 0x8026d3 <g_aprs_alert_reason>
		g_aprs_pos_anchor_lat				= 0.f;
   1aa6a:	10 92 d4 26 	sts	0x26D4, r1	; 0x8026d4 <g_aprs_pos_anchor_lat>
   1aa6e:	10 92 d5 26 	sts	0x26D5, r1	; 0x8026d5 <g_aprs_pos_anchor_lat+0x1>
   1aa72:	10 92 d6 26 	sts	0x26D6, r1	; 0x8026d6 <g_aprs_pos_anchor_lat+0x2>
   1aa76:	10 92 d7 26 	sts	0x26D7, r1	; 0x8026d7 <g_aprs_pos_anchor_lat+0x3>
		g_aprs_pos_anchor_lon				= 0.f;
   1aa7a:	10 92 d8 26 	sts	0x26D8, r1	; 0x8026d8 <g_aprs_pos_anchor_lon>
   1aa7e:	10 92 d9 26 	sts	0x26D9, r1	; 0x8026d9 <g_aprs_pos_anchor_lon+0x1>
   1aa82:	10 92 da 26 	sts	0x26DA, r1	; 0x8026da <g_aprs_pos_anchor_lon+0x2>
   1aa86:	10 92 db 26 	sts	0x26DB, r1	; 0x8026db <g_aprs_pos_anchor_lon+0x3>
		g_aprs_alert_1_gyro_x_mdps			= 0L;
   1aa8a:	10 92 dc 26 	sts	0x26DC, r1	; 0x8026dc <g_aprs_alert_1_gyro_x_mdps>
   1aa8e:	10 92 dd 26 	sts	0x26DD, r1	; 0x8026dd <g_aprs_alert_1_gyro_x_mdps+0x1>
   1aa92:	10 92 de 26 	sts	0x26DE, r1	; 0x8026de <g_aprs_alert_1_gyro_x_mdps+0x2>
   1aa96:	10 92 df 26 	sts	0x26DF, r1	; 0x8026df <g_aprs_alert_1_gyro_x_mdps+0x3>
		g_aprs_alert_1_gyro_y_mdps			= 0L;
   1aa9a:	10 92 e0 26 	sts	0x26E0, r1	; 0x8026e0 <g_aprs_alert_1_gyro_y_mdps>
   1aa9e:	10 92 e1 26 	sts	0x26E1, r1	; 0x8026e1 <g_aprs_alert_1_gyro_y_mdps+0x1>
   1aaa2:	10 92 e2 26 	sts	0x26E2, r1	; 0x8026e2 <g_aprs_alert_1_gyro_y_mdps+0x2>
   1aaa6:	10 92 e3 26 	sts	0x26E3, r1	; 0x8026e3 <g_aprs_alert_1_gyro_y_mdps+0x3>
		g_aprs_alert_1_gyro_z_mdps			= 0L;
   1aaaa:	10 92 e4 26 	sts	0x26E4, r1	; 0x8026e4 <g_aprs_alert_1_gyro_z_mdps>
   1aaae:	10 92 e5 26 	sts	0x26E5, r1	; 0x8026e5 <g_aprs_alert_1_gyro_z_mdps+0x1>
   1aab2:	10 92 e6 26 	sts	0x26E6, r1	; 0x8026e6 <g_aprs_alert_1_gyro_z_mdps+0x2>
   1aab6:	10 92 e7 26 	sts	0x26E7, r1	; 0x8026e7 <g_aprs_alert_1_gyro_z_mdps+0x3>
		g_aprs_alert_1_accel_x_mg			= 0;
   1aaba:	10 92 e8 26 	sts	0x26E8, r1	; 0x8026e8 <g_aprs_alert_1_accel_x_mg>
   1aabe:	10 92 e9 26 	sts	0x26E9, r1	; 0x8026e9 <g_aprs_alert_1_accel_x_mg+0x1>
		g_aprs_alert_1_accel_y_mg			= 0;
   1aac2:	10 92 ea 26 	sts	0x26EA, r1	; 0x8026ea <g_aprs_alert_1_accel_y_mg>
   1aac6:	10 92 eb 26 	sts	0x26EB, r1	; 0x8026eb <g_aprs_alert_1_accel_y_mg+0x1>
		g_aprs_alert_1_accel_z_mg			= 0;
   1aaca:	10 92 ec 26 	sts	0x26EC, r1	; 0x8026ec <g_aprs_alert_1_accel_z_mg>
   1aace:	10 92 ed 26 	sts	0x26ED, r1	; 0x8026ed <g_aprs_alert_1_accel_z_mg+0x1>
		g_aprs_alert_2_mag_x_nT				= 0L;
   1aad2:	10 92 ee 26 	sts	0x26EE, r1	; 0x8026ee <g_aprs_alert_2_mag_x_nT>
   1aad6:	10 92 ef 26 	sts	0x26EF, r1	; 0x8026ef <g_aprs_alert_2_mag_x_nT+0x1>
   1aada:	10 92 f0 26 	sts	0x26F0, r1	; 0x8026f0 <g_aprs_alert_2_mag_x_nT+0x2>
   1aade:	10 92 f1 26 	sts	0x26F1, r1	; 0x8026f1 <g_aprs_alert_2_mag_x_nT+0x3>
		g_aprs_alert_2_mag_y_nT				= 0L;
   1aae2:	10 92 f2 26 	sts	0x26F2, r1	; 0x8026f2 <g_aprs_alert_2_mag_y_nT>
   1aae6:	10 92 f3 26 	sts	0x26F3, r1	; 0x8026f3 <g_aprs_alert_2_mag_y_nT+0x1>
   1aaea:	10 92 f4 26 	sts	0x26F4, r1	; 0x8026f4 <g_aprs_alert_2_mag_y_nT+0x2>
   1aaee:	10 92 f5 26 	sts	0x26F5, r1	; 0x8026f5 <g_aprs_alert_2_mag_y_nT+0x3>
		g_aprs_alert_2_mag_z_nT				= 0L;
   1aaf2:	10 92 f6 26 	sts	0x26F6, r1	; 0x8026f6 <g_aprs_alert_2_mag_z_nT>
   1aaf6:	10 92 f7 26 	sts	0x26F7, r1	; 0x8026f7 <g_aprs_alert_2_mag_z_nT+0x1>
   1aafa:	10 92 f8 26 	sts	0x26F8, r1	; 0x8026f8 <g_aprs_alert_2_mag_z_nT+0x2>
   1aafe:	10 92 f9 26 	sts	0x26F9, r1	; 0x8026f9 <g_aprs_alert_2_mag_z_nT+0x3>

		nvm_read(INT_EEPROM, EEPROM_ADDR__APRS_CALLSIGN,	(void*)&g_aprs_source_callsign,	sizeof(g_aprs_source_callsign));
   1ab02:	1c e0       	ldi	r17, 0x0C	; 12
   1ab04:	e1 2e       	mov	r14, r17
   1ab06:	f1 2c       	mov	r15, r1
   1ab08:	00 e0       	ldi	r16, 0x00	; 0
   1ab0a:	10 e0       	ldi	r17, 0x00	; 0
   1ab0c:	2a ea       	ldi	r18, 0xAA	; 170
   1ab0e:	36 e2       	ldi	r19, 0x26	; 38
   1ab10:	40 e8       	ldi	r20, 0x80	; 128
   1ab12:	50 e0       	ldi	r21, 0x00	; 0
   1ab14:	60 e0       	ldi	r22, 0x00	; 0
   1ab16:	70 e0       	ldi	r23, 0x00	; 0
   1ab18:	82 e0       	ldi	r24, 0x02	; 2
   1ab1a:	0e 94 6f 46 	call	0x8cde	; 0x8cde <nvm_read>
		nvm_read(INT_EEPROM, EEPROM_ADDR__APRS_SSID,		(void*)&g_aprs_source_ssid,		sizeof(g_aprs_source_ssid));
   1ab1e:	14 e0       	ldi	r17, 0x04	; 4
   1ab20:	e1 2e       	mov	r14, r17
   1ab22:	f1 2c       	mov	r15, r1
   1ab24:	00 e0       	ldi	r16, 0x00	; 0
   1ab26:	10 e0       	ldi	r17, 0x00	; 0
   1ab28:	26 eb       	ldi	r18, 0xB6	; 182
   1ab2a:	36 e2       	ldi	r19, 0x26	; 38
   1ab2c:	4c e8       	ldi	r20, 0x8C	; 140
   1ab2e:	50 e0       	ldi	r21, 0x00	; 0
   1ab30:	60 e0       	ldi	r22, 0x00	; 0
   1ab32:	70 e0       	ldi	r23, 0x00	; 0
   1ab34:	82 e0       	ldi	r24, 0x02	; 2
   1ab36:	0e 94 6f 46 	call	0x8cde	; 0x8cde <nvm_read>
		nvm_read(INT_EEPROM, EEPROM_ADDR__APRS_LOGIN,		(void*)&g_aprs_login_user,		sizeof(g_aprs_login_user));
   1ab3a:	1a e0       	ldi	r17, 0x0A	; 10
   1ab3c:	e1 2e       	mov	r14, r17
   1ab3e:	f1 2c       	mov	r15, r1
   1ab40:	00 e0       	ldi	r16, 0x00	; 0
   1ab42:	10 e0       	ldi	r17, 0x00	; 0
   1ab44:	2a eb       	ldi	r18, 0xBA	; 186
   1ab46:	36 e2       	ldi	r19, 0x26	; 38
   1ab48:	40 e9       	ldi	r20, 0x90	; 144
   1ab4a:	50 e0       	ldi	r21, 0x00	; 0
   1ab4c:	60 e0       	ldi	r22, 0x00	; 0
   1ab4e:	70 e0       	ldi	r23, 0x00	; 0
   1ab50:	82 e0       	ldi	r24, 0x02	; 2
   1ab52:	0e 94 6f 46 	call	0x8cde	; 0x8cde <nvm_read>
		nvm_read(INT_EEPROM, EEPROM_ADDR__APRS_PWD,			(void*)&g_aprs_login_pwd,		sizeof(g_aprs_login_pwd));
   1ab56:	16 e0       	ldi	r17, 0x06	; 6
   1ab58:	e1 2e       	mov	r14, r17
   1ab5a:	f1 2c       	mov	r15, r1
   1ab5c:	00 e0       	ldi	r16, 0x00	; 0
   1ab5e:	10 e0       	ldi	r17, 0x00	; 0
   1ab60:	24 ec       	ldi	r18, 0xC4	; 196
   1ab62:	36 e2       	ldi	r19, 0x26	; 38
   1ab64:	4a e9       	ldi	r20, 0x9A	; 154
   1ab66:	50 e0       	ldi	r21, 0x00	; 0
   1ab68:	60 e0       	ldi	r22, 0x00	; 0
   1ab6a:	70 e0       	ldi	r23, 0x00	; 0
   1ab6c:	82 e0       	ldi	r24, 0x02	; 2
   1ab6e:	0e 94 6f 46 	call	0x8cde	; 0x8cde <nvm_read>
		nvm_read(INT_EEPROM, EEPROM_ADDR__APRS_MODE,		(void*)&g_aprs_mode,			sizeof(g_aprs_mode));
   1ab72:	e1 2c       	mov	r14, r1
   1ab74:	f1 2c       	mov	r15, r1
   1ab76:	87 01       	movw	r16, r14
   1ab78:	e3 94       	inc	r14
   1ab7a:	29 ea       	ldi	r18, 0xA9	; 169
   1ab7c:	36 e2       	ldi	r19, 0x26	; 38
   1ab7e:	40 ea       	ldi	r20, 0xA0	; 160
   1ab80:	50 e0       	ldi	r21, 0x00	; 0
   1ab82:	60 e0       	ldi	r22, 0x00	; 0
   1ab84:	70 e0       	ldi	r23, 0x00	; 0
   1ab86:	82 e0       	ldi	r24, 0x02	; 2
   1ab88:	0e 94 6f 46 	call	0x8cde	; 0x8cde <nvm_read>
	}
}
   1ab8c:	e2 96       	adiw	r28, 0x32	; 50
   1ab8e:	cd bf       	out	0x3d, r28	; 61
   1ab90:	de bf       	out	0x3e, r29	; 62
   1ab92:	df 91       	pop	r29
   1ab94:	cf 91       	pop	r28
   1ab96:	1f 91       	pop	r17
   1ab98:	0f 91       	pop	r16
   1ab9a:	ff 90       	pop	r15
   1ab9c:	ef 90       	pop	r14
   1ab9e:	08 95       	ret

0001aba0 <save_globals>:

void save_globals(EEPROM_SAVE_BF_ENUM_t bf)
{
   1aba0:	ef 92       	push	r14
   1aba2:	ff 92       	push	r15
   1aba4:	0f 93       	push	r16
   1aba6:	1f 93       	push	r17
   1aba8:	cf 93       	push	r28
   1abaa:	df 93       	push	r29
   1abac:	cd b7       	in	r28, 0x3d	; 61
   1abae:	de b7       	in	r29, 0x3e	; 62
   1abb0:	ea 97       	sbiw	r28, 0x3a	; 58
   1abb2:	cd bf       	out	0x3d, r28	; 61
   1abb4:	de bf       	out	0x3e, r29	; 62
   1abb6:	89 af       	std	Y+57, r24	; 0x39
   1abb8:	9a af       	std	Y+58, r25	; 0x3a
	/* Version information */
	{
		uint32_t version_ui32 = ((uint32_t)(20000 + VERSION_HIGH) * 1000) + (uint32_t)VERSION_LOW;
   1abba:	89 e6       	ldi	r24, 0x69	; 105
   1abbc:	99 ec       	ldi	r25, 0xC9	; 201
   1abbe:	a3 e3       	ldi	r26, 0x33	; 51
   1abc0:	b1 e0       	ldi	r27, 0x01	; 1
   1abc2:	89 83       	std	Y+1, r24	; 0x01
   1abc4:	9a 83       	std	Y+2, r25	; 0x02
   1abc6:	ab 83       	std	Y+3, r26	; 0x03
   1abc8:	bc 83       	std	Y+4, r27	; 0x04
		for (uint8_t idx = 0; idx < 8; ++idx) {
   1abca:	1d 82       	std	Y+5, r1	; 0x05
   1abcc:	3e c0       	rjmp	.+124    	; 0x1ac4a <save_globals+0xaa>
			uint8_t pad = '0' + (version_ui32 % 10);
   1abce:	89 81       	ldd	r24, Y+1	; 0x01
   1abd0:	9a 81       	ldd	r25, Y+2	; 0x02
   1abd2:	ab 81       	ldd	r26, Y+3	; 0x03
   1abd4:	bc 81       	ldd	r27, Y+4	; 0x04
   1abd6:	2a e0       	ldi	r18, 0x0A	; 10
   1abd8:	30 e0       	ldi	r19, 0x00	; 0
   1abda:	40 e0       	ldi	r20, 0x00	; 0
   1abdc:	50 e0       	ldi	r21, 0x00	; 0
   1abde:	bc 01       	movw	r22, r24
   1abe0:	cd 01       	movw	r24, r26
   1abe2:	0f 94 06 2d 	call	0x25a0c	; 0x25a0c <__udivmodsi4>
   1abe6:	dc 01       	movw	r26, r24
   1abe8:	cb 01       	movw	r24, r22
   1abea:	80 5d       	subi	r24, 0xD0	; 208
   1abec:	8d 87       	std	Y+13, r24	; 0x0d
			nvm_write(INT_EEPROM, EEPROM_ADDR__VERSION + (7 - idx), (void*)&pad, sizeof(pad));
   1abee:	8d 81       	ldd	r24, Y+5	; 0x05
   1abf0:	88 2f       	mov	r24, r24
   1abf2:	90 e0       	ldi	r25, 0x00	; 0
   1abf4:	27 e0       	ldi	r18, 0x07	; 7
   1abf6:	30 e0       	ldi	r19, 0x00	; 0
   1abf8:	a9 01       	movw	r20, r18
   1abfa:	48 1b       	sub	r20, r24
   1abfc:	59 0b       	sbc	r21, r25
   1abfe:	ca 01       	movw	r24, r20
   1ac00:	09 2e       	mov	r0, r25
   1ac02:	00 0c       	add	r0, r0
   1ac04:	aa 0b       	sbc	r26, r26
   1ac06:	bb 0b       	sbc	r27, r27
   1ac08:	9e 01       	movw	r18, r28
   1ac0a:	23 5f       	subi	r18, 0xF3	; 243
   1ac0c:	3f 4f       	sbci	r19, 0xFF	; 255
   1ac0e:	e1 2c       	mov	r14, r1
   1ac10:	f1 2c       	mov	r15, r1
   1ac12:	87 01       	movw	r16, r14
   1ac14:	e3 94       	inc	r14
   1ac16:	ac 01       	movw	r20, r24
   1ac18:	bd 01       	movw	r22, r26
   1ac1a:	82 e0       	ldi	r24, 0x02	; 2
   1ac1c:	0e 94 c1 46 	call	0x8d82	; 0x8d82 <nvm_write>
			version_ui32 /= 10;
   1ac20:	89 81       	ldd	r24, Y+1	; 0x01
   1ac22:	9a 81       	ldd	r25, Y+2	; 0x02
   1ac24:	ab 81       	ldd	r26, Y+3	; 0x03
   1ac26:	bc 81       	ldd	r27, Y+4	; 0x04
   1ac28:	2a e0       	ldi	r18, 0x0A	; 10
   1ac2a:	30 e0       	ldi	r19, 0x00	; 0
   1ac2c:	40 e0       	ldi	r20, 0x00	; 0
   1ac2e:	50 e0       	ldi	r21, 0x00	; 0
   1ac30:	bc 01       	movw	r22, r24
   1ac32:	cd 01       	movw	r24, r26
   1ac34:	0f 94 06 2d 	call	0x25a0c	; 0x25a0c <__udivmodsi4>
   1ac38:	da 01       	movw	r26, r20
   1ac3a:	c9 01       	movw	r24, r18
   1ac3c:	89 83       	std	Y+1, r24	; 0x01
   1ac3e:	9a 83       	std	Y+2, r25	; 0x02
   1ac40:	ab 83       	std	Y+3, r26	; 0x03
   1ac42:	bc 83       	std	Y+4, r27	; 0x04
void save_globals(EEPROM_SAVE_BF_ENUM_t bf)
{
	/* Version information */
	{
		uint32_t version_ui32 = ((uint32_t)(20000 + VERSION_HIGH) * 1000) + (uint32_t)VERSION_LOW;
		for (uint8_t idx = 0; idx < 8; ++idx) {
   1ac44:	8d 81       	ldd	r24, Y+5	; 0x05
   1ac46:	8f 5f       	subi	r24, 0xFF	; 255
   1ac48:	8d 83       	std	Y+5, r24	; 0x05
   1ac4a:	8d 81       	ldd	r24, Y+5	; 0x05
   1ac4c:	88 30       	cpi	r24, 0x08	; 8
   1ac4e:	08 f4       	brcc	.+2      	; 0x1ac52 <save_globals+0xb2>
   1ac50:	be cf       	rjmp	.-132    	; 0x1abce <save_globals+0x2e>
			version_ui32 /= 10;
		}
	}

	/* VCTCXO */
	if (bf & EEPROM_SAVE_BF__VCTCXO) {
   1ac52:	89 ad       	ldd	r24, Y+57	; 0x39
   1ac54:	9a ad       	ldd	r25, Y+58	; 0x3a
   1ac56:	81 70       	andi	r24, 0x01	; 1
   1ac58:	99 27       	eor	r25, r25
   1ac5a:	89 2b       	or	r24, r25
   1ac5c:	09 f1       	breq	.+66     	; 0x1aca0 <save_globals+0x100>
		irqflags_t flags = cpu_irq_save();
   1ac5e:	0e 94 eb c7 	call	0x18fd6	; 0x18fd6 <cpu_irq_save>
   1ac62:	8e 83       	std	Y+6, r24	; 0x06
		int32_t val_i32 = g_xo_mode_pwm;
   1ac64:	80 91 e9 29 	lds	r24, 0x29E9	; 0x8029e9 <g_xo_mode_pwm>
   1ac68:	90 91 ea 29 	lds	r25, 0x29EA	; 0x8029ea <g_xo_mode_pwm+0x1>
   1ac6c:	a0 91 eb 29 	lds	r26, 0x29EB	; 0x8029eb <g_xo_mode_pwm+0x2>
   1ac70:	b0 91 ec 29 	lds	r27, 0x29EC	; 0x8029ec <g_xo_mode_pwm+0x3>
   1ac74:	8e 87       	std	Y+14, r24	; 0x0e
   1ac76:	9f 87       	std	Y+15, r25	; 0x0f
   1ac78:	a8 8b       	std	Y+16, r26	; 0x10
   1ac7a:	b9 8b       	std	Y+17, r27	; 0x11
		cpu_irq_restore(flags);
   1ac7c:	8e 81       	ldd	r24, Y+6	; 0x06
   1ac7e:	0e 94 fb c7 	call	0x18ff6	; 0x18ff6 <cpu_irq_restore>

		nvm_write(INT_EEPROM, EEPROM_ADDR__VCTCXO, (void*)&val_i32, sizeof(val_i32));
   1ac82:	ce 01       	movw	r24, r28
   1ac84:	0e 96       	adiw	r24, 0x0e	; 14
   1ac86:	14 e0       	ldi	r17, 0x04	; 4
   1ac88:	e1 2e       	mov	r14, r17
   1ac8a:	f1 2c       	mov	r15, r1
   1ac8c:	00 e0       	ldi	r16, 0x00	; 0
   1ac8e:	10 e0       	ldi	r17, 0x00	; 0
   1ac90:	9c 01       	movw	r18, r24
   1ac92:	40 e1       	ldi	r20, 0x10	; 16
   1ac94:	50 e0       	ldi	r21, 0x00	; 0
   1ac96:	60 e0       	ldi	r22, 0x00	; 0
   1ac98:	70 e0       	ldi	r23, 0x00	; 0
   1ac9a:	82 e0       	ldi	r24, 0x02	; 2
   1ac9c:	0e 94 c1 46 	call	0x8d82	; 0x8d82 <nvm_write>
	}

	/* LCD backlight */
	if (bf & EEPROM_SAVE_BF__LCDBL) {
   1aca0:	89 ad       	ldd	r24, Y+57	; 0x39
   1aca2:	9a ad       	ldd	r25, Y+58	; 0x3a
   1aca4:	84 70       	andi	r24, 0x04	; 4
   1aca6:	99 27       	eor	r25, r25
   1aca8:	89 2b       	or	r24, r25
   1acaa:	d9 f0       	breq	.+54     	; 0x1ace2 <save_globals+0x142>
		irqflags_t flags = cpu_irq_save();
   1acac:	0e 94 eb c7 	call	0x18fd6	; 0x18fd6 <cpu_irq_save>
   1acb0:	8f 83       	std	Y+7, r24	; 0x07
		int16_t val_i16 = g_backlight_mode_pwm;
   1acb2:	80 91 4f 26 	lds	r24, 0x264F	; 0x80264f <g_backlight_mode_pwm>
   1acb6:	90 91 50 26 	lds	r25, 0x2650	; 0x802650 <g_backlight_mode_pwm+0x1>
   1acba:	8a 8b       	std	Y+18, r24	; 0x12
   1acbc:	9b 8b       	std	Y+19, r25	; 0x13
		cpu_irq_restore(flags);
   1acbe:	8f 81       	ldd	r24, Y+7	; 0x07
   1acc0:	0e 94 fb c7 	call	0x18ff6	; 0x18ff6 <cpu_irq_restore>

		nvm_write(INT_EEPROM, EEPROM_ADDR__LCDBL, (void*)&val_i16, sizeof(val_i16));
   1acc4:	ce 01       	movw	r24, r28
   1acc6:	42 96       	adiw	r24, 0x12	; 18
   1acc8:	12 e0       	ldi	r17, 0x02	; 2
   1acca:	e1 2e       	mov	r14, r17
   1accc:	f1 2c       	mov	r15, r1
   1acce:	00 e0       	ldi	r16, 0x00	; 0
   1acd0:	10 e0       	ldi	r17, 0x00	; 0
   1acd2:	9c 01       	movw	r18, r24
   1acd4:	44 e1       	ldi	r20, 0x14	; 20
   1acd6:	50 e0       	ldi	r21, 0x00	; 0
   1acd8:	60 e0       	ldi	r22, 0x00	; 0
   1acda:	70 e0       	ldi	r23, 0x00	; 0
   1acdc:	82 e0       	ldi	r24, 0x02	; 2
   1acde:	0e 94 c1 46 	call	0x8d82	; 0x8d82 <nvm_write>
	}

	/* Beepers */
	if (bf & EEPROM_SAVE_BF__BEEP) {
   1ace2:	89 ad       	ldd	r24, Y+57	; 0x39
   1ace4:	9a ad       	ldd	r25, Y+58	; 0x3a
   1ace6:	80 71       	andi	r24, 0x10	; 16
   1ace8:	99 27       	eor	r25, r25
   1acea:	89 2b       	or	r24, r25
   1acec:	f9 f0       	breq	.+62     	; 0x1ad2c <save_globals+0x18c>
		irqflags_t flags = cpu_irq_save();
   1acee:	0e 94 eb c7 	call	0x18fd6	; 0x18fd6 <cpu_irq_save>
   1acf2:	88 87       	std	Y+8, r24	; 0x08
		uint8_t val_ui8 = (g_keyBeep_enable ?  0x02 : 0x00) | (g_errorBeep_enable ?  0x01 : 0x00);
   1acf4:	80 91 53 26 	lds	r24, 0x2653	; 0x802653 <g_keyBeep_enable>
   1acf8:	88 23       	and	r24, r24
   1acfa:	11 f0       	breq	.+4      	; 0x1ad00 <save_globals+0x160>
   1acfc:	82 e0       	ldi	r24, 0x02	; 2
   1acfe:	01 c0       	rjmp	.+2      	; 0x1ad02 <save_globals+0x162>
   1ad00:	80 e0       	ldi	r24, 0x00	; 0
   1ad02:	90 91 52 26 	lds	r25, 0x2652	; 0x802652 <g_errorBeep_enable>
   1ad06:	89 2b       	or	r24, r25
   1ad08:	8c 8b       	std	Y+20, r24	; 0x14
		cpu_irq_restore(flags);
   1ad0a:	88 85       	ldd	r24, Y+8	; 0x08
   1ad0c:	0e 94 fb c7 	call	0x18ff6	; 0x18ff6 <cpu_irq_restore>

		nvm_write(INT_EEPROM, EEPROM_ADDR__BEEP, (void*)&val_ui8, sizeof(val_ui8));
   1ad10:	ce 01       	movw	r24, r28
   1ad12:	44 96       	adiw	r24, 0x14	; 20
   1ad14:	e1 2c       	mov	r14, r1
   1ad16:	f1 2c       	mov	r15, r1
   1ad18:	87 01       	movw	r16, r14
   1ad1a:	e3 94       	inc	r14
   1ad1c:	9c 01       	movw	r18, r24
   1ad1e:	46 e1       	ldi	r20, 0x16	; 22
   1ad20:	50 e0       	ldi	r21, 0x00	; 0
   1ad22:	60 e0       	ldi	r22, 0x00	; 0
   1ad24:	70 e0       	ldi	r23, 0x00	; 0
   1ad26:	82 e0       	ldi	r24, 0x02	; 2
   1ad28:	0e 94 c1 46 	call	0x8d82	; 0x8d82 <nvm_write>
	}

	/* Pitch tone variants */
	if (bf & EEPROM_SAVE_BF__PITCHTONE) {
   1ad2c:	89 ad       	ldd	r24, Y+57	; 0x39
   1ad2e:	9a ad       	ldd	r25, Y+58	; 0x3a
   1ad30:	80 72       	andi	r24, 0x20	; 32
   1ad32:	99 27       	eor	r25, r25
   1ad34:	89 2b       	or	r24, r25
   1ad36:	b9 f0       	breq	.+46     	; 0x1ad66 <save_globals+0x1c6>
		irqflags_t flags = cpu_irq_save();
   1ad38:	0e 94 eb c7 	call	0x18fd6	; 0x18fd6 <cpu_irq_save>
   1ad3c:	89 87       	std	Y+9, r24	; 0x09
		int8_t val_i8 = g_pitch_tone_mode;
   1ad3e:	80 91 51 26 	lds	r24, 0x2651	; 0x802651 <g_pitch_tone_mode>
   1ad42:	8d 8b       	std	Y+21, r24	; 0x15
		cpu_irq_restore(flags);
   1ad44:	89 85       	ldd	r24, Y+9	; 0x09
   1ad46:	0e 94 fb c7 	call	0x18ff6	; 0x18ff6 <cpu_irq_restore>

		nvm_write(INT_EEPROM, EEPROM_ADDR__PITCHTONE, (void*)&val_i8, sizeof(val_i8));
   1ad4a:	ce 01       	movw	r24, r28
   1ad4c:	45 96       	adiw	r24, 0x15	; 21
   1ad4e:	e1 2c       	mov	r14, r1
   1ad50:	f1 2c       	mov	r15, r1
   1ad52:	87 01       	movw	r16, r14
   1ad54:	e3 94       	inc	r14
   1ad56:	9c 01       	movw	r18, r24
   1ad58:	47 e1       	ldi	r20, 0x17	; 23
   1ad5a:	50 e0       	ldi	r21, 0x00	; 0
   1ad5c:	60 e0       	ldi	r22, 0x00	; 0
   1ad5e:	70 e0       	ldi	r23, 0x00	; 0
   1ad60:	82 e0       	ldi	r24, 0x02	; 2
   1ad62:	0e 94 c1 46 	call	0x8d82	; 0x8d82 <nvm_write>
	}

	/* Environment and QNH settings */
	if (bf & EEPROM_SAVE_BF__ENV) {
   1ad66:	89 ad       	ldd	r24, Y+57	; 0x39
   1ad68:	9a ad       	ldd	r25, Y+58	; 0x3a
   1ad6a:	80 74       	andi	r24, 0x40	; 64
   1ad6c:	99 27       	eor	r25, r25
   1ad6e:	89 2b       	or	r24, r25
   1ad70:	09 f4       	brne	.+2      	; 0x1ad74 <save_globals+0x1d4>
   1ad72:	41 c0       	rjmp	.+130    	; 0x1adf6 <save_globals+0x256>
		irqflags_t flags = cpu_irq_save();
   1ad74:	0e 94 eb c7 	call	0x18fd6	; 0x18fd6 <cpu_irq_save>
   1ad78:	8a 87       	std	Y+10, r24	; 0x0a
		int16_t val_i16_1	= g_env_temp_delta_100;
   1ad7a:	80 91 63 2a 	lds	r24, 0x2A63	; 0x802a63 <g_env_temp_delta_100>
   1ad7e:	90 91 64 2a 	lds	r25, 0x2A64	; 0x802a64 <g_env_temp_delta_100+0x1>
   1ad82:	8e 8b       	std	Y+22, r24	; 0x16
   1ad84:	9f 8b       	std	Y+23, r25	; 0x17
		uint8_t val_ui8		= g_qnh_is_auto;
   1ad86:	80 91 69 2a 	lds	r24, 0x2A69	; 0x802a69 <g_qnh_is_auto>
   1ad8a:	88 8f       	std	Y+24, r24	; 0x18
		int16_t val_i16_2	= g_qnh_height_m;
   1ad8c:	80 91 6a 2a 	lds	r24, 0x2A6A	; 0x802a6a <g_qnh_height_m>
   1ad90:	90 91 6b 2a 	lds	r25, 0x2A6B	; 0x802a6b <g_qnh_height_m+0x1>
   1ad94:	89 8f       	std	Y+25, r24	; 0x19
   1ad96:	9a 8f       	std	Y+26, r25	; 0x1a
		cpu_irq_restore(flags);
   1ad98:	8a 85       	ldd	r24, Y+10	; 0x0a
   1ad9a:	0e 94 fb c7 	call	0x18ff6	; 0x18ff6 <cpu_irq_restore>

		nvm_write(INT_EEPROM, EEPROM_ADDR__ENV_TEMP_DELTA,	(void*)&val_i16_1, sizeof(val_i16_1));
   1ad9e:	ce 01       	movw	r24, r28
   1ada0:	46 96       	adiw	r24, 0x16	; 22
   1ada2:	12 e0       	ldi	r17, 0x02	; 2
   1ada4:	e1 2e       	mov	r14, r17
   1ada6:	f1 2c       	mov	r15, r1
   1ada8:	00 e0       	ldi	r16, 0x00	; 0
   1adaa:	10 e0       	ldi	r17, 0x00	; 0
   1adac:	9c 01       	movw	r18, r24
   1adae:	4e e0       	ldi	r20, 0x0E	; 14
   1adb0:	50 e0       	ldi	r21, 0x00	; 0
   1adb2:	60 e0       	ldi	r22, 0x00	; 0
   1adb4:	70 e0       	ldi	r23, 0x00	; 0
   1adb6:	82 e0       	ldi	r24, 0x02	; 2
   1adb8:	0e 94 c1 46 	call	0x8d82	; 0x8d82 <nvm_write>
		nvm_write(INT_EEPROM, EEPROM_ADDR__ENV_QNH_AUTO,	(void*)&val_ui8, sizeof(val_ui8));
   1adbc:	ce 01       	movw	r24, r28
   1adbe:	48 96       	adiw	r24, 0x18	; 24
   1adc0:	e1 2c       	mov	r14, r1
   1adc2:	f1 2c       	mov	r15, r1
   1adc4:	87 01       	movw	r16, r14
   1adc6:	e3 94       	inc	r14
   1adc8:	9c 01       	movw	r18, r24
   1adca:	49 e1       	ldi	r20, 0x19	; 25
   1adcc:	50 e0       	ldi	r21, 0x00	; 0
   1adce:	60 e0       	ldi	r22, 0x00	; 0
   1add0:	70 e0       	ldi	r23, 0x00	; 0
   1add2:	82 e0       	ldi	r24, 0x02	; 2
   1add4:	0e 94 c1 46 	call	0x8d82	; 0x8d82 <nvm_write>
		nvm_write(INT_EEPROM, EEPROM_ADDR__ENV_QNH_METERS,	(void*)&val_i16_2, sizeof(val_i16_2));
   1add8:	ce 01       	movw	r24, r28
   1adda:	49 96       	adiw	r24, 0x19	; 25
   1addc:	12 e0       	ldi	r17, 0x02	; 2
   1adde:	e1 2e       	mov	r14, r17
   1ade0:	f1 2c       	mov	r15, r1
   1ade2:	00 e0       	ldi	r16, 0x00	; 0
   1ade4:	10 e0       	ldi	r17, 0x00	; 0
   1ade6:	9c 01       	movw	r18, r24
   1ade8:	4a e1       	ldi	r20, 0x1A	; 26
   1adea:	50 e0       	ldi	r21, 0x00	; 0
   1adec:	60 e0       	ldi	r22, 0x00	; 0
   1adee:	70 e0       	ldi	r23, 0x00	; 0
   1adf0:	82 e0       	ldi	r24, 0x02	; 2
   1adf2:	0e 94 c1 46 	call	0x8d82	; 0x8d82 <nvm_write>
	}

	/* Status lines */
	if (bf & EEPROM_SAVE_BF__PRINT_STATUS) {
   1adf6:	89 ad       	ldd	r24, Y+57	; 0x39
   1adf8:	9a ad       	ldd	r25, Y+58	; 0x3a
   1adfa:	88 70       	andi	r24, 0x08	; 8
   1adfc:	99 27       	eor	r25, r25
   1adfe:	89 2b       	or	r24, r25
   1ae00:	41 f1       	breq	.+80     	; 0x1ae52 <save_globals+0x2b2>
		irqflags_t flags = cpu_irq_save();
   1ae02:	0e 94 eb c7 	call	0x18fd6	; 0x18fd6 <cpu_irq_save>
   1ae06:	8b 87       	std	Y+11, r24	; 0x0b
		uint8_t val_ui8 = (g_usb_cdc_printStatusLines_atxmega	?  PRINT_STATUS_LINES__ATXMEGA	: 0x00)
   1ae08:	80 91 fb 26 	lds	r24, 0x26FB	; 0x8026fb <g_usb_cdc_printStatusLines_atxmega>
   1ae0c:	98 2f       	mov	r25, r24
   1ae0e:	80 91 fc 26 	lds	r24, 0x26FC	; 0x8026fc <g_usb_cdc_printStatusLines_sim808>
   1ae12:	88 23       	and	r24, r24
   1ae14:	11 f0       	breq	.+4      	; 0x1ae1a <save_globals+0x27a>
   1ae16:	82 e0       	ldi	r24, 0x02	; 2
   1ae18:	01 c0       	rjmp	.+2      	; 0x1ae1c <save_globals+0x27c>
   1ae1a:	80 e0       	ldi	r24, 0x00	; 0
   1ae1c:	98 2b       	or	r25, r24
   1ae1e:	80 91 fd 26 	lds	r24, 0x26FD	; 0x8026fd <g_usb_cdc_printStatusLines_1pps>
   1ae22:	88 23       	and	r24, r24
   1ae24:	11 f0       	breq	.+4      	; 0x1ae2a <save_globals+0x28a>
   1ae26:	84 e0       	ldi	r24, 0x04	; 4
   1ae28:	01 c0       	rjmp	.+2      	; 0x1ae2c <save_globals+0x28c>
   1ae2a:	80 e0       	ldi	r24, 0x00	; 0
   1ae2c:	89 2b       	or	r24, r25
   1ae2e:	8b 8f       	std	Y+27, r24	; 0x1b
						| (g_usb_cdc_printStatusLines_sim808	?  PRINT_STATUS_LINES__SIM808	: 0x00)
						| (g_usb_cdc_printStatusLines_1pps		?  PRINT_STATUS_LINES__1PPS		: 0x00);
		cpu_irq_restore(flags);
   1ae30:	8b 85       	ldd	r24, Y+11	; 0x0b
   1ae32:	0e 94 fb c7 	call	0x18ff6	; 0x18ff6 <cpu_irq_restore>

		nvm_write(INT_EEPROM, EEPROM_ADDR__PRINT_STATUS, (void*)&val_ui8, sizeof(val_ui8));
   1ae36:	ce 01       	movw	r24, r28
   1ae38:	4b 96       	adiw	r24, 0x1b	; 27
   1ae3a:	e1 2c       	mov	r14, r1
   1ae3c:	f1 2c       	mov	r15, r1
   1ae3e:	87 01       	movw	r16, r14
   1ae40:	e3 94       	inc	r14
   1ae42:	9c 01       	movw	r18, r24
   1ae44:	48 e1       	ldi	r20, 0x18	; 24
   1ae46:	50 e0       	ldi	r21, 0x00	; 0
   1ae48:	60 e0       	ldi	r22, 0x00	; 0
   1ae4a:	70 e0       	ldi	r23, 0x00	; 0
   1ae4c:	82 e0       	ldi	r24, 0x02	; 2
   1ae4e:	0e 94 c1 46 	call	0x8d82	; 0x8d82 <nvm_write>
	}

	/* 9-axis offset and gain corrections */
	if (bf & EEPROM_SAVE_BF__9AXIS_OFFSETS) {
   1ae52:	89 ad       	ldd	r24, Y+57	; 0x39
   1ae54:	9a ad       	ldd	r25, Y+58	; 0x3a
   1ae56:	82 70       	andi	r24, 0x02	; 2
   1ae58:	99 27       	eor	r25, r25
   1ae5a:	89 2b       	or	r24, r25
   1ae5c:	09 f4       	brne	.+2      	; 0x1ae60 <save_globals+0x2c0>
   1ae5e:	2c c1       	rjmp	.+600    	; 0x1b0b8 <save_globals+0x518>
		irqflags_t flags = cpu_irq_save();
   1ae60:	0e 94 eb c7 	call	0x18fd6	; 0x18fd6 <cpu_irq_save>
   1ae64:	8c 87       	std	Y+12, r24	; 0x0c
		int16_t l_twi1_gyro_1_temp_RTofs	= g_twi1_gyro_1_temp_RTofs;
   1ae66:	80 91 5e 29 	lds	r24, 0x295E	; 0x80295e <g_twi1_gyro_1_temp_RTofs>
   1ae6a:	90 91 5f 29 	lds	r25, 0x295F	; 0x80295f <g_twi1_gyro_1_temp_RTofs+0x1>
   1ae6e:	8c 8f       	std	Y+28, r24	; 0x1c
   1ae70:	9d 8f       	std	Y+29, r25	; 0x1d
		int16_t l_twi1_gyro_1_temp_sens		= g_twi1_gyro_1_temp_sens;
   1ae72:	80 91 60 29 	lds	r24, 0x2960	; 0x802960 <g_twi1_gyro_1_temp_sens>
   1ae76:	90 91 61 29 	lds	r25, 0x2961	; 0x802961 <g_twi1_gyro_1_temp_sens+0x1>
   1ae7a:	8e 8f       	std	Y+30, r24	; 0x1e
   1ae7c:	9f 8f       	std	Y+31, r25	; 0x1f

		int16_t l_twi1_gyro_1_accel_ofsx	= g_twi1_gyro_1_accel_ofsx;
   1ae7e:	80 91 6a 29 	lds	r24, 0x296A	; 0x80296a <g_twi1_gyro_1_accel_ofsx>
   1ae82:	90 91 6b 29 	lds	r25, 0x296B	; 0x80296b <g_twi1_gyro_1_accel_ofsx+0x1>
   1ae86:	88 a3       	std	Y+32, r24	; 0x20
   1ae88:	99 a3       	std	Y+33, r25	; 0x21
		int16_t l_twi1_gyro_1_accel_ofsy	= g_twi1_gyro_1_accel_ofsy;
   1ae8a:	80 91 6c 29 	lds	r24, 0x296C	; 0x80296c <g_twi1_gyro_1_accel_ofsy>
   1ae8e:	90 91 6d 29 	lds	r25, 0x296D	; 0x80296d <g_twi1_gyro_1_accel_ofsy+0x1>
   1ae92:	8a a3       	std	Y+34, r24	; 0x22
   1ae94:	9b a3       	std	Y+35, r25	; 0x23
		int16_t l_twi1_gyro_1_accel_ofsz	= g_twi1_gyro_1_accel_ofsz;
   1ae96:	80 91 6e 29 	lds	r24, 0x296E	; 0x80296e <g_twi1_gyro_1_accel_ofsz>
   1ae9a:	90 91 6f 29 	lds	r25, 0x296F	; 0x80296f <g_twi1_gyro_1_accel_ofsz+0x1>
   1ae9e:	8c a3       	std	Y+36, r24	; 0x24
   1aea0:	9d a3       	std	Y+37, r25	; 0x25

		int16_t l_twi1_gyro_1_accel_factx	= g_twi1_gyro_1_accel_factx;
   1aea2:	80 91 70 29 	lds	r24, 0x2970	; 0x802970 <g_twi1_gyro_1_accel_factx>
   1aea6:	90 91 71 29 	lds	r25, 0x2971	; 0x802971 <g_twi1_gyro_1_accel_factx+0x1>
   1aeaa:	8e a3       	std	Y+38, r24	; 0x26
   1aeac:	9f a3       	std	Y+39, r25	; 0x27
		int16_t l_twi1_gyro_1_accel_facty	= g_twi1_gyro_1_accel_facty;
   1aeae:	80 91 72 29 	lds	r24, 0x2972	; 0x802972 <g_twi1_gyro_1_accel_facty>
   1aeb2:	90 91 73 29 	lds	r25, 0x2973	; 0x802973 <g_twi1_gyro_1_accel_facty+0x1>
   1aeb6:	88 a7       	std	Y+40, r24	; 0x28
   1aeb8:	99 a7       	std	Y+41, r25	; 0x29
		int16_t l_twi1_gyro_1_accel_factz	= g_twi1_gyro_1_accel_factz;
   1aeba:	80 91 74 29 	lds	r24, 0x2974	; 0x802974 <g_twi1_gyro_1_accel_factz>
   1aebe:	90 91 75 29 	lds	r25, 0x2975	; 0x802975 <g_twi1_gyro_1_accel_factz+0x1>
   1aec2:	8a a7       	std	Y+42, r24	; 0x2a
   1aec4:	9b a7       	std	Y+43, r25	; 0x2b

		int16_t l_twi1_gyro_1_gyro_ofsx		= g_twi1_gyro_1_gyro_ofsx;
   1aec6:	80 91 82 29 	lds	r24, 0x2982	; 0x802982 <g_twi1_gyro_1_gyro_ofsx>
   1aeca:	90 91 83 29 	lds	r25, 0x2983	; 0x802983 <g_twi1_gyro_1_gyro_ofsx+0x1>
   1aece:	8c a7       	std	Y+44, r24	; 0x2c
   1aed0:	9d a7       	std	Y+45, r25	; 0x2d
		int16_t l_twi1_gyro_1_gyro_ofsy		= g_twi1_gyro_1_gyro_ofsy;
   1aed2:	80 91 84 29 	lds	r24, 0x2984	; 0x802984 <g_twi1_gyro_1_gyro_ofsy>
   1aed6:	90 91 85 29 	lds	r25, 0x2985	; 0x802985 <g_twi1_gyro_1_gyro_ofsy+0x1>
   1aeda:	8e a7       	std	Y+46, r24	; 0x2e
   1aedc:	9f a7       	std	Y+47, r25	; 0x2f
		int16_t l_twi1_gyro_1_gyro_ofsz		= g_twi1_gyro_1_gyro_ofsz;
   1aede:	80 91 86 29 	lds	r24, 0x2986	; 0x802986 <g_twi1_gyro_1_gyro_ofsz>
   1aee2:	90 91 87 29 	lds	r25, 0x2987	; 0x802987 <g_twi1_gyro_1_gyro_ofsz+0x1>
   1aee6:	88 ab       	std	Y+48, r24	; 0x30
   1aee8:	99 ab       	std	Y+49, r25	; 0x31

		int16_t l_twi1_gyro_2_mag_factx		= g_twi1_gyro_2_mag_factx;
   1aeea:	80 91 a6 29 	lds	r24, 0x29A6	; 0x8029a6 <g_twi1_gyro_2_mag_factx>
   1aeee:	90 91 a7 29 	lds	r25, 0x29A7	; 0x8029a7 <g_twi1_gyro_2_mag_factx+0x1>
   1aef2:	8a ab       	std	Y+50, r24	; 0x32
   1aef4:	9b ab       	std	Y+51, r25	; 0x33
		int16_t l_twi1_gyro_2_mag_facty		= g_twi1_gyro_2_mag_facty;
   1aef6:	80 91 a8 29 	lds	r24, 0x29A8	; 0x8029a8 <g_twi1_gyro_2_mag_facty>
   1aefa:	90 91 a9 29 	lds	r25, 0x29A9	; 0x8029a9 <g_twi1_gyro_2_mag_facty+0x1>
   1aefe:	8c ab       	std	Y+52, r24	; 0x34
   1af00:	9d ab       	std	Y+53, r25	; 0x35
		int16_t l_twi1_gyro_2_mag_factz		= g_twi1_gyro_2_mag_factz;
   1af02:	80 91 aa 29 	lds	r24, 0x29AA	; 0x8029aa <g_twi1_gyro_2_mag_factz>
   1af06:	90 91 ab 29 	lds	r25, 0x29AB	; 0x8029ab <g_twi1_gyro_2_mag_factz+0x1>
   1af0a:	8e ab       	std	Y+54, r24	; 0x36
   1af0c:	9f ab       	std	Y+55, r25	; 0x37
		cpu_irq_restore(flags);
   1af0e:	8c 85       	ldd	r24, Y+12	; 0x0c
   1af10:	0e 94 fb c7 	call	0x18ff6	; 0x18ff6 <cpu_irq_restore>

		nvm_write(INT_EEPROM, EEPROM_ADDR__9AXIS_TEMP_RTOFS, (void*)&l_twi1_gyro_1_temp_RTofs, sizeof(l_twi1_gyro_1_temp_RTofs));
   1af14:	ce 01       	movw	r24, r28
   1af16:	4c 96       	adiw	r24, 0x1c	; 28
   1af18:	12 e0       	ldi	r17, 0x02	; 2
   1af1a:	e1 2e       	mov	r14, r17
   1af1c:	f1 2c       	mov	r15, r1
   1af1e:	00 e0       	ldi	r16, 0x00	; 0
   1af20:	10 e0       	ldi	r17, 0x00	; 0
   1af22:	9c 01       	movw	r18, r24
   1af24:	4c e1       	ldi	r20, 0x1C	; 28
   1af26:	50 e0       	ldi	r21, 0x00	; 0
   1af28:	60 e0       	ldi	r22, 0x00	; 0
   1af2a:	70 e0       	ldi	r23, 0x00	; 0
   1af2c:	82 e0       	ldi	r24, 0x02	; 2
   1af2e:	0e 94 c1 46 	call	0x8d82	; 0x8d82 <nvm_write>
		nvm_write(INT_EEPROM, EEPROM_ADDR__9AXIS_TEMP_SENS,  (void*)&l_twi1_gyro_1_temp_sens, sizeof(l_twi1_gyro_1_temp_sens));
   1af32:	ce 01       	movw	r24, r28
   1af34:	4e 96       	adiw	r24, 0x1e	; 30
   1af36:	12 e0       	ldi	r17, 0x02	; 2
   1af38:	e1 2e       	mov	r14, r17
   1af3a:	f1 2c       	mov	r15, r1
   1af3c:	00 e0       	ldi	r16, 0x00	; 0
   1af3e:	10 e0       	ldi	r17, 0x00	; 0
   1af40:	9c 01       	movw	r18, r24
   1af42:	4e e1       	ldi	r20, 0x1E	; 30
   1af44:	50 e0       	ldi	r21, 0x00	; 0
   1af46:	60 e0       	ldi	r22, 0x00	; 0
   1af48:	70 e0       	ldi	r23, 0x00	; 0
   1af4a:	82 e0       	ldi	r24, 0x02	; 2
   1af4c:	0e 94 c1 46 	call	0x8d82	; 0x8d82 <nvm_write>

		nvm_write(INT_EEPROM, EEPROM_ADDR__9AXIS_ACCEL_OFS_X, (void*)&l_twi1_gyro_1_accel_ofsx, sizeof(l_twi1_gyro_1_accel_ofsx));
   1af50:	ce 01       	movw	r24, r28
   1af52:	80 96       	adiw	r24, 0x20	; 32
   1af54:	12 e0       	ldi	r17, 0x02	; 2
   1af56:	e1 2e       	mov	r14, r17
   1af58:	f1 2c       	mov	r15, r1
   1af5a:	00 e0       	ldi	r16, 0x00	; 0
   1af5c:	10 e0       	ldi	r17, 0x00	; 0
   1af5e:	9c 01       	movw	r18, r24
   1af60:	40 e2       	ldi	r20, 0x20	; 32
   1af62:	50 e0       	ldi	r21, 0x00	; 0
   1af64:	60 e0       	ldi	r22, 0x00	; 0
   1af66:	70 e0       	ldi	r23, 0x00	; 0
   1af68:	82 e0       	ldi	r24, 0x02	; 2
   1af6a:	0e 94 c1 46 	call	0x8d82	; 0x8d82 <nvm_write>
		nvm_write(INT_EEPROM, EEPROM_ADDR__9AXIS_ACCEL_OFS_Y, (void*)&l_twi1_gyro_1_accel_ofsy, sizeof(l_twi1_gyro_1_accel_ofsy));
   1af6e:	ce 01       	movw	r24, r28
   1af70:	82 96       	adiw	r24, 0x22	; 34
   1af72:	12 e0       	ldi	r17, 0x02	; 2
   1af74:	e1 2e       	mov	r14, r17
   1af76:	f1 2c       	mov	r15, r1
   1af78:	00 e0       	ldi	r16, 0x00	; 0
   1af7a:	10 e0       	ldi	r17, 0x00	; 0
   1af7c:	9c 01       	movw	r18, r24
   1af7e:	42 e2       	ldi	r20, 0x22	; 34
   1af80:	50 e0       	ldi	r21, 0x00	; 0
   1af82:	60 e0       	ldi	r22, 0x00	; 0
   1af84:	70 e0       	ldi	r23, 0x00	; 0
   1af86:	82 e0       	ldi	r24, 0x02	; 2
   1af88:	0e 94 c1 46 	call	0x8d82	; 0x8d82 <nvm_write>
		nvm_write(INT_EEPROM, EEPROM_ADDR__9AXIS_ACCEL_OFS_Z, (void*)&l_twi1_gyro_1_accel_ofsz, sizeof(l_twi1_gyro_1_accel_ofsz));
   1af8c:	ce 01       	movw	r24, r28
   1af8e:	84 96       	adiw	r24, 0x24	; 36
   1af90:	12 e0       	ldi	r17, 0x02	; 2
   1af92:	e1 2e       	mov	r14, r17
   1af94:	f1 2c       	mov	r15, r1
   1af96:	00 e0       	ldi	r16, 0x00	; 0
   1af98:	10 e0       	ldi	r17, 0x00	; 0
   1af9a:	9c 01       	movw	r18, r24
   1af9c:	44 e2       	ldi	r20, 0x24	; 36
   1af9e:	50 e0       	ldi	r21, 0x00	; 0
   1afa0:	60 e0       	ldi	r22, 0x00	; 0
   1afa2:	70 e0       	ldi	r23, 0x00	; 0
   1afa4:	82 e0       	ldi	r24, 0x02	; 2
   1afa6:	0e 94 c1 46 	call	0x8d82	; 0x8d82 <nvm_write>

		nvm_write(INT_EEPROM, EEPROM_ADDR__9AXIS_ACCEL_FACT_X, (void*)&l_twi1_gyro_1_accel_factx, sizeof(l_twi1_gyro_1_accel_factx));
   1afaa:	ce 01       	movw	r24, r28
   1afac:	86 96       	adiw	r24, 0x26	; 38
   1afae:	12 e0       	ldi	r17, 0x02	; 2
   1afb0:	e1 2e       	mov	r14, r17
   1afb2:	f1 2c       	mov	r15, r1
   1afb4:	00 e0       	ldi	r16, 0x00	; 0
   1afb6:	10 e0       	ldi	r17, 0x00	; 0
   1afb8:	9c 01       	movw	r18, r24
   1afba:	48 e2       	ldi	r20, 0x28	; 40
   1afbc:	50 e0       	ldi	r21, 0x00	; 0
   1afbe:	60 e0       	ldi	r22, 0x00	; 0
   1afc0:	70 e0       	ldi	r23, 0x00	; 0
   1afc2:	82 e0       	ldi	r24, 0x02	; 2
   1afc4:	0e 94 c1 46 	call	0x8d82	; 0x8d82 <nvm_write>
		nvm_write(INT_EEPROM, EEPROM_ADDR__9AXIS_ACCEL_FACT_Y, (void*)&l_twi1_gyro_1_accel_facty, sizeof(l_twi1_gyro_1_accel_facty));
   1afc8:	ce 01       	movw	r24, r28
   1afca:	88 96       	adiw	r24, 0x28	; 40
   1afcc:	12 e0       	ldi	r17, 0x02	; 2
   1afce:	e1 2e       	mov	r14, r17
   1afd0:	f1 2c       	mov	r15, r1
   1afd2:	00 e0       	ldi	r16, 0x00	; 0
   1afd4:	10 e0       	ldi	r17, 0x00	; 0
   1afd6:	9c 01       	movw	r18, r24
   1afd8:	4a e2       	ldi	r20, 0x2A	; 42
   1afda:	50 e0       	ldi	r21, 0x00	; 0
   1afdc:	60 e0       	ldi	r22, 0x00	; 0
   1afde:	70 e0       	ldi	r23, 0x00	; 0
   1afe0:	82 e0       	ldi	r24, 0x02	; 2
   1afe2:	0e 94 c1 46 	call	0x8d82	; 0x8d82 <nvm_write>
		nvm_write(INT_EEPROM, EEPROM_ADDR__9AXIS_ACCEL_FACT_Z, (void*)&l_twi1_gyro_1_accel_factz, sizeof(l_twi1_gyro_1_accel_factz));
   1afe6:	ce 01       	movw	r24, r28
   1afe8:	8a 96       	adiw	r24, 0x2a	; 42
   1afea:	12 e0       	ldi	r17, 0x02	; 2
   1afec:	e1 2e       	mov	r14, r17
   1afee:	f1 2c       	mov	r15, r1
   1aff0:	00 e0       	ldi	r16, 0x00	; 0
   1aff2:	10 e0       	ldi	r17, 0x00	; 0
   1aff4:	9c 01       	movw	r18, r24
   1aff6:	4c e2       	ldi	r20, 0x2C	; 44
   1aff8:	50 e0       	ldi	r21, 0x00	; 0
   1affa:	60 e0       	ldi	r22, 0x00	; 0
   1affc:	70 e0       	ldi	r23, 0x00	; 0
   1affe:	82 e0       	ldi	r24, 0x02	; 2
   1b000:	0e 94 c1 46 	call	0x8d82	; 0x8d82 <nvm_write>

		nvm_write(INT_EEPROM, EEPROM_ADDR__9AXIS_GYRO_OFS_X, (void*)&l_twi1_gyro_1_gyro_ofsx, sizeof(l_twi1_gyro_1_gyro_ofsx));
   1b004:	ce 01       	movw	r24, r28
   1b006:	8c 96       	adiw	r24, 0x2c	; 44
   1b008:	12 e0       	ldi	r17, 0x02	; 2
   1b00a:	e1 2e       	mov	r14, r17
   1b00c:	f1 2c       	mov	r15, r1
   1b00e:	00 e0       	ldi	r16, 0x00	; 0
   1b010:	10 e0       	ldi	r17, 0x00	; 0
   1b012:	9c 01       	movw	r18, r24
   1b014:	40 e3       	ldi	r20, 0x30	; 48
   1b016:	50 e0       	ldi	r21, 0x00	; 0
   1b018:	60 e0       	ldi	r22, 0x00	; 0
   1b01a:	70 e0       	ldi	r23, 0x00	; 0
   1b01c:	82 e0       	ldi	r24, 0x02	; 2
   1b01e:	0e 94 c1 46 	call	0x8d82	; 0x8d82 <nvm_write>
		nvm_write(INT_EEPROM, EEPROM_ADDR__9AXIS_GYRO_OFS_Y, (void*)&l_twi1_gyro_1_gyro_ofsy, sizeof(l_twi1_gyro_1_gyro_ofsy));
   1b022:	ce 01       	movw	r24, r28
   1b024:	8e 96       	adiw	r24, 0x2e	; 46
   1b026:	12 e0       	ldi	r17, 0x02	; 2
   1b028:	e1 2e       	mov	r14, r17
   1b02a:	f1 2c       	mov	r15, r1
   1b02c:	00 e0       	ldi	r16, 0x00	; 0
   1b02e:	10 e0       	ldi	r17, 0x00	; 0
   1b030:	9c 01       	movw	r18, r24
   1b032:	42 e3       	ldi	r20, 0x32	; 50
   1b034:	50 e0       	ldi	r21, 0x00	; 0
   1b036:	60 e0       	ldi	r22, 0x00	; 0
   1b038:	70 e0       	ldi	r23, 0x00	; 0
   1b03a:	82 e0       	ldi	r24, 0x02	; 2
   1b03c:	0e 94 c1 46 	call	0x8d82	; 0x8d82 <nvm_write>
		nvm_write(INT_EEPROM, EEPROM_ADDR__9AXIS_GYRO_OFS_Z, (void*)&l_twi1_gyro_1_gyro_ofsz, sizeof(l_twi1_gyro_1_gyro_ofsz));
   1b040:	ce 01       	movw	r24, r28
   1b042:	c0 96       	adiw	r24, 0x30	; 48
   1b044:	12 e0       	ldi	r17, 0x02	; 2
   1b046:	e1 2e       	mov	r14, r17
   1b048:	f1 2c       	mov	r15, r1
   1b04a:	00 e0       	ldi	r16, 0x00	; 0
   1b04c:	10 e0       	ldi	r17, 0x00	; 0
   1b04e:	9c 01       	movw	r18, r24
   1b050:	44 e3       	ldi	r20, 0x34	; 52
   1b052:	50 e0       	ldi	r21, 0x00	; 0
   1b054:	60 e0       	ldi	r22, 0x00	; 0
   1b056:	70 e0       	ldi	r23, 0x00	; 0
   1b058:	82 e0       	ldi	r24, 0x02	; 2
   1b05a:	0e 94 c1 46 	call	0x8d82	; 0x8d82 <nvm_write>

		// EEPROM_ADDR__9AXIS_GYRO_FACT_XYZ
		// EEPROM_ADDR__9AXIS_MAG_OFS_XYZ

		nvm_write(INT_EEPROM, EEPROM_ADDR__9AXIS_MAG_FACT_X, (void*)&l_twi1_gyro_2_mag_factx, sizeof(l_twi1_gyro_2_mag_factx));
   1b05e:	ce 01       	movw	r24, r28
   1b060:	c2 96       	adiw	r24, 0x32	; 50
   1b062:	12 e0       	ldi	r17, 0x02	; 2
   1b064:	e1 2e       	mov	r14, r17
   1b066:	f1 2c       	mov	r15, r1
   1b068:	00 e0       	ldi	r16, 0x00	; 0
   1b06a:	10 e0       	ldi	r17, 0x00	; 0
   1b06c:	9c 01       	movw	r18, r24
   1b06e:	48 e4       	ldi	r20, 0x48	; 72
   1b070:	50 e0       	ldi	r21, 0x00	; 0
   1b072:	60 e0       	ldi	r22, 0x00	; 0
   1b074:	70 e0       	ldi	r23, 0x00	; 0
   1b076:	82 e0       	ldi	r24, 0x02	; 2
   1b078:	0e 94 c1 46 	call	0x8d82	; 0x8d82 <nvm_write>
		nvm_write(INT_EEPROM, EEPROM_ADDR__9AXIS_MAG_FACT_Y, (void*)&l_twi1_gyro_2_mag_facty, sizeof(l_twi1_gyro_2_mag_facty));
   1b07c:	ce 01       	movw	r24, r28
   1b07e:	c4 96       	adiw	r24, 0x34	; 52
   1b080:	12 e0       	ldi	r17, 0x02	; 2
   1b082:	e1 2e       	mov	r14, r17
   1b084:	f1 2c       	mov	r15, r1
   1b086:	00 e0       	ldi	r16, 0x00	; 0
   1b088:	10 e0       	ldi	r17, 0x00	; 0
   1b08a:	9c 01       	movw	r18, r24
   1b08c:	4a e4       	ldi	r20, 0x4A	; 74
   1b08e:	50 e0       	ldi	r21, 0x00	; 0
   1b090:	60 e0       	ldi	r22, 0x00	; 0
   1b092:	70 e0       	ldi	r23, 0x00	; 0
   1b094:	82 e0       	ldi	r24, 0x02	; 2
   1b096:	0e 94 c1 46 	call	0x8d82	; 0x8d82 <nvm_write>
		nvm_write(INT_EEPROM, EEPROM_ADDR__9AXIS_MAG_FACT_Z, (void*)&l_twi1_gyro_2_mag_factz, sizeof(l_twi1_gyro_2_mag_factz));
   1b09a:	ce 01       	movw	r24, r28
   1b09c:	c6 96       	adiw	r24, 0x36	; 54
   1b09e:	12 e0       	ldi	r17, 0x02	; 2
   1b0a0:	e1 2e       	mov	r14, r17
   1b0a2:	f1 2c       	mov	r15, r1
   1b0a4:	00 e0       	ldi	r16, 0x00	; 0
   1b0a6:	10 e0       	ldi	r17, 0x00	; 0
   1b0a8:	9c 01       	movw	r18, r24
   1b0aa:	4c e4       	ldi	r20, 0x4C	; 76
   1b0ac:	50 e0       	ldi	r21, 0x00	; 0
   1b0ae:	60 e0       	ldi	r22, 0x00	; 0
   1b0b0:	70 e0       	ldi	r23, 0x00	; 0
   1b0b2:	82 e0       	ldi	r24, 0x02	; 2
   1b0b4:	0e 94 c1 46 	call	0x8d82	; 0x8d82 <nvm_write>
	}

	/* GSM */
	if (bf & EEPROM_SAVE_BF__GSM) {
   1b0b8:	89 ad       	ldd	r24, Y+57	; 0x39
   1b0ba:	9a ad       	ldd	r25, Y+58	; 0x3a
   1b0bc:	80 78       	andi	r24, 0x80	; 128
   1b0be:	99 27       	eor	r25, r25
   1b0c0:	89 2b       	or	r24, r25
   1b0c2:	41 f1       	breq	.+80     	; 0x1b114 <save_globals+0x574>
		uint8_t val_ui8 = (g_gsm_enable			?  GSM__ENABLE		: 0x00)
   1b0c4:	80 91 49 29 	lds	r24, 0x2949	; 0x802949 <g_gsm_enable>
   1b0c8:	98 2f       	mov	r25, r24
   1b0ca:	80 91 4a 29 	lds	r24, 0x294A	; 0x80294a <g_gsm_aprs_enable>
   1b0ce:	88 23       	and	r24, r24
   1b0d0:	11 f0       	breq	.+4      	; 0x1b0d6 <save_globals+0x536>
   1b0d2:	82 e0       	ldi	r24, 0x02	; 2
   1b0d4:	01 c0       	rjmp	.+2      	; 0x1b0d8 <save_globals+0x538>
   1b0d6:	80 e0       	ldi	r24, 0x00	; 0
   1b0d8:	89 2b       	or	r24, r25
   1b0da:	88 af       	std	Y+56, r24	; 0x38
						| (g_gsm_aprs_enable	?  GSM__APRS_ENABLE	: 0x00);

		nvm_write(INT_EEPROM, EEPROM_ADDR__GSM_BF, &val_ui8, sizeof(val_ui8));
   1b0dc:	ce 01       	movw	r24, r28
   1b0de:	c8 96       	adiw	r24, 0x38	; 56
   1b0e0:	e1 2c       	mov	r14, r1
   1b0e2:	f1 2c       	mov	r15, r1
   1b0e4:	87 01       	movw	r16, r14
   1b0e6:	e3 94       	inc	r14
   1b0e8:	9c 01       	movw	r18, r24
   1b0ea:	48 e0       	ldi	r20, 0x08	; 8
   1b0ec:	50 e0       	ldi	r21, 0x00	; 0
   1b0ee:	60 e0       	ldi	r22, 0x00	; 0
   1b0f0:	70 e0       	ldi	r23, 0x00	; 0
   1b0f2:	82 e0       	ldi	r24, 0x02	; 2
   1b0f4:	0e 94 c1 46 	call	0x8d82	; 0x8d82 <nvm_write>
		nvm_write(INT_EEPROM, EEPROM_ADDR__GSM_PIN,			(void*)&g_gsm_login_pwd,		sizeof(g_gsm_login_pwd));
   1b0f8:	1e e0       	ldi	r17, 0x0E	; 14
   1b0fa:	e1 2e       	mov	r14, r17
   1b0fc:	f1 2c       	mov	r15, r1
   1b0fe:	00 e0       	ldi	r16, 0x00	; 0
   1b100:	10 e0       	ldi	r17, 0x00	; 0
   1b102:	2c e4       	ldi	r18, 0x4C	; 76
   1b104:	39 e2       	ldi	r19, 0x29	; 41
   1b106:	42 ea       	ldi	r20, 0xA2	; 162
   1b108:	50 e0       	ldi	r21, 0x00	; 0
   1b10a:	60 e0       	ldi	r22, 0x00	; 0
   1b10c:	70 e0       	ldi	r23, 0x00	; 0
   1b10e:	82 e0       	ldi	r24, 0x02	; 2
   1b110:	0e 94 c1 46 	call	0x8d82	; 0x8d82 <nvm_write>
	}

	/* APRS */
	if (bf & EEPROM_SAVE_BF__APRS) {
   1b114:	89 ad       	ldd	r24, Y+57	; 0x39
   1b116:	9a ad       	ldd	r25, Y+58	; 0x3a
   1b118:	88 27       	eor	r24, r24
   1b11a:	91 70       	andi	r25, 0x01	; 1
   1b11c:	89 2b       	or	r24, r25
   1b11e:	09 f4       	brne	.+2      	; 0x1b122 <save_globals+0x582>
   1b120:	45 c0       	rjmp	.+138    	; 0x1b1ac <save_globals+0x60c>
		nvm_write(INT_EEPROM, EEPROM_ADDR__APRS_CALLSIGN,	(void*)&g_aprs_source_callsign,	sizeof(g_aprs_source_callsign));
   1b122:	1c e0       	ldi	r17, 0x0C	; 12
   1b124:	e1 2e       	mov	r14, r17
   1b126:	f1 2c       	mov	r15, r1
   1b128:	00 e0       	ldi	r16, 0x00	; 0
   1b12a:	10 e0       	ldi	r17, 0x00	; 0
   1b12c:	2a ea       	ldi	r18, 0xAA	; 170
   1b12e:	36 e2       	ldi	r19, 0x26	; 38
   1b130:	40 e8       	ldi	r20, 0x80	; 128
   1b132:	50 e0       	ldi	r21, 0x00	; 0
   1b134:	60 e0       	ldi	r22, 0x00	; 0
   1b136:	70 e0       	ldi	r23, 0x00	; 0
   1b138:	82 e0       	ldi	r24, 0x02	; 2
   1b13a:	0e 94 c1 46 	call	0x8d82	; 0x8d82 <nvm_write>
		nvm_write(INT_EEPROM, EEPROM_ADDR__APRS_SSID,		(void*)&g_aprs_source_ssid,		sizeof(g_aprs_source_ssid));
   1b13e:	14 e0       	ldi	r17, 0x04	; 4
   1b140:	e1 2e       	mov	r14, r17
   1b142:	f1 2c       	mov	r15, r1
   1b144:	00 e0       	ldi	r16, 0x00	; 0
   1b146:	10 e0       	ldi	r17, 0x00	; 0
   1b148:	26 eb       	ldi	r18, 0xB6	; 182
   1b14a:	36 e2       	ldi	r19, 0x26	; 38
   1b14c:	4c e8       	ldi	r20, 0x8C	; 140
   1b14e:	50 e0       	ldi	r21, 0x00	; 0
   1b150:	60 e0       	ldi	r22, 0x00	; 0
   1b152:	70 e0       	ldi	r23, 0x00	; 0
   1b154:	82 e0       	ldi	r24, 0x02	; 2
   1b156:	0e 94 c1 46 	call	0x8d82	; 0x8d82 <nvm_write>
		nvm_write(INT_EEPROM, EEPROM_ADDR__APRS_LOGIN,		(void*)&g_aprs_login_user,		sizeof(g_aprs_login_user));
   1b15a:	1a e0       	ldi	r17, 0x0A	; 10
   1b15c:	e1 2e       	mov	r14, r17
   1b15e:	f1 2c       	mov	r15, r1
   1b160:	00 e0       	ldi	r16, 0x00	; 0
   1b162:	10 e0       	ldi	r17, 0x00	; 0
   1b164:	2a eb       	ldi	r18, 0xBA	; 186
   1b166:	36 e2       	ldi	r19, 0x26	; 38
   1b168:	40 e9       	ldi	r20, 0x90	; 144
   1b16a:	50 e0       	ldi	r21, 0x00	; 0
   1b16c:	60 e0       	ldi	r22, 0x00	; 0
   1b16e:	70 e0       	ldi	r23, 0x00	; 0
   1b170:	82 e0       	ldi	r24, 0x02	; 2
   1b172:	0e 94 c1 46 	call	0x8d82	; 0x8d82 <nvm_write>
		nvm_write(INT_EEPROM, EEPROM_ADDR__APRS_PWD,		(void*)&g_aprs_login_pwd,	sizeof(g_aprs_login_pwd));
   1b176:	16 e0       	ldi	r17, 0x06	; 6
   1b178:	e1 2e       	mov	r14, r17
   1b17a:	f1 2c       	mov	r15, r1
   1b17c:	00 e0       	ldi	r16, 0x00	; 0
   1b17e:	10 e0       	ldi	r17, 0x00	; 0
   1b180:	24 ec       	ldi	r18, 0xC4	; 196
   1b182:	36 e2       	ldi	r19, 0x26	; 38
   1b184:	4a e9       	ldi	r20, 0x9A	; 154
   1b186:	50 e0       	ldi	r21, 0x00	; 0
   1b188:	60 e0       	ldi	r22, 0x00	; 0
   1b18a:	70 e0       	ldi	r23, 0x00	; 0
   1b18c:	82 e0       	ldi	r24, 0x02	; 2
   1b18e:	0e 94 c1 46 	call	0x8d82	; 0x8d82 <nvm_write>
		nvm_write(INT_EEPROM, EEPROM_ADDR__APRS_MODE,		(void*)&g_aprs_mode,			sizeof(g_aprs_mode));
   1b192:	e1 2c       	mov	r14, r1
   1b194:	f1 2c       	mov	r15, r1
   1b196:	87 01       	movw	r16, r14
   1b198:	e3 94       	inc	r14
   1b19a:	29 ea       	ldi	r18, 0xA9	; 169
   1b19c:	36 e2       	ldi	r19, 0x26	; 38
   1b19e:	40 ea       	ldi	r20, 0xA0	; 160
   1b1a0:	50 e0       	ldi	r21, 0x00	; 0
   1b1a2:	60 e0       	ldi	r22, 0x00	; 0
   1b1a4:	70 e0       	ldi	r23, 0x00	; 0
   1b1a6:	82 e0       	ldi	r24, 0x02	; 2
   1b1a8:	0e 94 c1 46 	call	0x8d82	; 0x8d82 <nvm_write>
	}
}
   1b1ac:	00 00       	nop
   1b1ae:	ea 96       	adiw	r28, 0x3a	; 58
   1b1b0:	cd bf       	out	0x3d, r28	; 61
   1b1b2:	de bf       	out	0x3e, r29	; 62
   1b1b4:	df 91       	pop	r29
   1b1b6:	cf 91       	pop	r28
   1b1b8:	1f 91       	pop	r17
   1b1ba:	0f 91       	pop	r16
   1b1bc:	ff 90       	pop	r15
   1b1be:	ef 90       	pop	r14
   1b1c0:	08 95       	ret

0001b1c2 <cueBehind>:


char* cueBehind(char* ptr, char delim)
{
   1b1c2:	cf 93       	push	r28
   1b1c4:	df 93       	push	r29
   1b1c6:	00 d0       	rcall	.+0      	; 0x1b1c8 <cueBehind+0x6>
   1b1c8:	1f 92       	push	r1
   1b1ca:	cd b7       	in	r28, 0x3d	; 61
   1b1cc:	de b7       	in	r29, 0x3e	; 62
   1b1ce:	8a 83       	std	Y+2, r24	; 0x02
   1b1d0:	9b 83       	std	Y+3, r25	; 0x03
   1b1d2:	6c 83       	std	Y+4, r22	; 0x04
	do {
		char c = *ptr;
   1b1d4:	8a 81       	ldd	r24, Y+2	; 0x02
   1b1d6:	9b 81       	ldd	r25, Y+3	; 0x03
   1b1d8:	fc 01       	movw	r30, r24
   1b1da:	80 81       	ld	r24, Z
   1b1dc:	89 83       	std	Y+1, r24	; 0x01

		if (c == delim) {
   1b1de:	99 81       	ldd	r25, Y+1	; 0x01
   1b1e0:	8c 81       	ldd	r24, Y+4	; 0x04
   1b1e2:	98 17       	cp	r25, r24
   1b1e4:	41 f4       	brne	.+16     	; 0x1b1f6 <cueBehind+0x34>
			return ++ptr;
   1b1e6:	8a 81       	ldd	r24, Y+2	; 0x02
   1b1e8:	9b 81       	ldd	r25, Y+3	; 0x03
   1b1ea:	01 96       	adiw	r24, 0x01	; 1
   1b1ec:	8a 83       	std	Y+2, r24	; 0x02
   1b1ee:	9b 83       	std	Y+3, r25	; 0x03
   1b1f0:	8a 81       	ldd	r24, Y+2	; 0x02
   1b1f2:	9b 81       	ldd	r25, Y+3	; 0x03
   1b1f4:	0c c0       	rjmp	.+24     	; 0x1b20e <cueBehind+0x4c>
		} else if (!c) {
   1b1f6:	89 81       	ldd	r24, Y+1	; 0x01
   1b1f8:	88 23       	and	r24, r24
   1b1fa:	19 f4       	brne	.+6      	; 0x1b202 <cueBehind+0x40>
			return ptr;
   1b1fc:	8a 81       	ldd	r24, Y+2	; 0x02
   1b1fe:	9b 81       	ldd	r25, Y+3	; 0x03
   1b200:	06 c0       	rjmp	.+12     	; 0x1b20e <cueBehind+0x4c>
		}
		++ptr;
   1b202:	8a 81       	ldd	r24, Y+2	; 0x02
   1b204:	9b 81       	ldd	r25, Y+3	; 0x03
   1b206:	01 96       	adiw	r24, 0x01	; 1
   1b208:	8a 83       	std	Y+2, r24	; 0x02
   1b20a:	9b 83       	std	Y+3, r25	; 0x03
	} while (true);
   1b20c:	e3 cf       	rjmp	.-58     	; 0x1b1d4 <cueBehind+0x12>

	return NULL;
}
   1b20e:	24 96       	adiw	r28, 0x04	; 4
   1b210:	cd bf       	out	0x3d, r28	; 61
   1b212:	de bf       	out	0x3e, r29	; 62
   1b214:	df 91       	pop	r29
   1b216:	cf 91       	pop	r28
   1b218:	08 95       	ret

0001b21a <myStringToFloat>:

int myStringToFloat(const char* ptr, float* out)
{
   1b21a:	8f 92       	push	r8
   1b21c:	9f 92       	push	r9
   1b21e:	af 92       	push	r10
   1b220:	bf 92       	push	r11
   1b222:	cf 92       	push	r12
   1b224:	df 92       	push	r13
   1b226:	ef 92       	push	r14
   1b228:	ff 92       	push	r15
   1b22a:	cf 93       	push	r28
   1b22c:	df 93       	push	r29
   1b22e:	cd b7       	in	r28, 0x3d	; 61
   1b230:	de b7       	in	r29, 0x3e	; 62
   1b232:	6a 97       	sbiw	r28, 0x1a	; 26
   1b234:	cd bf       	out	0x3d, r28	; 61
   1b236:	de bf       	out	0x3e, r29	; 62
   1b238:	8f 8b       	std	Y+23, r24	; 0x17
   1b23a:	98 8f       	std	Y+24, r25	; 0x18
   1b23c:	69 8f       	std	Y+25, r22	; 0x19
   1b23e:	7a 8f       	std	Y+26, r23	; 0x1a
	const char* start	= ptr;
   1b240:	8f 89       	ldd	r24, Y+23	; 0x17
   1b242:	98 8d       	ldd	r25, Y+24	; 0x18
   1b244:	8b 8b       	std	Y+19, r24	; 0x13
   1b246:	9c 8b       	std	Y+20, r25	; 0x14
	uint32_t	i1		= 0;
   1b248:	19 82       	std	Y+1, r1	; 0x01
   1b24a:	1a 82       	std	Y+2, r1	; 0x02
   1b24c:	1b 82       	std	Y+3, r1	; 0x03
   1b24e:	1c 82       	std	Y+4, r1	; 0x04
	uint32_t	f1		= 0;
   1b250:	1d 82       	std	Y+5, r1	; 0x05
   1b252:	1e 82       	std	Y+6, r1	; 0x06
   1b254:	1f 82       	std	Y+7, r1	; 0x07
   1b256:	18 86       	std	Y+8, r1	; 0x08
	uint32_t	f2		= 1;
   1b258:	81 e0       	ldi	r24, 0x01	; 1
   1b25a:	90 e0       	ldi	r25, 0x00	; 0
   1b25c:	a0 e0       	ldi	r26, 0x00	; 0
   1b25e:	b0 e0       	ldi	r27, 0x00	; 0
   1b260:	89 87       	std	Y+9, r24	; 0x09
   1b262:	9a 87       	std	Y+10, r25	; 0x0a
   1b264:	ab 87       	std	Y+11, r26	; 0x0b
   1b266:	bc 87       	std	Y+12, r27	; 0x0c
	bool		isNeg	= false;
   1b268:	1d 86       	std	Y+13, r1	; 0x0d
	bool		isFrac	= false;
   1b26a:	1e 86       	std	Y+14, r1	; 0x0e

	if (ptr) {
   1b26c:	8f 89       	ldd	r24, Y+23	; 0x17
   1b26e:	98 8d       	ldd	r25, Y+24	; 0x18
   1b270:	89 2b       	or	r24, r25
   1b272:	09 f4       	brne	.+2      	; 0x1b276 <myStringToFloat+0x5c>
   1b274:	19 c1       	rjmp	.+562    	; 0x1b4a8 <myStringToFloat+0x28e>
		/* Eat any white space */
		while (isspace(*ptr)) {
   1b276:	05 c0       	rjmp	.+10     	; 0x1b282 <myStringToFloat+0x68>
			ptr++;
   1b278:	8f 89       	ldd	r24, Y+23	; 0x17
   1b27a:	98 8d       	ldd	r25, Y+24	; 0x18
   1b27c:	01 96       	adiw	r24, 0x01	; 1
   1b27e:	8f 8b       	std	Y+23, r24	; 0x17
   1b280:	98 8f       	std	Y+24, r25	; 0x18
	bool		isNeg	= false;
	bool		isFrac	= false;

	if (ptr) {
		/* Eat any white space */
		while (isspace(*ptr)) {
   1b282:	8f 89       	ldd	r24, Y+23	; 0x17
   1b284:	98 8d       	ldd	r25, Y+24	; 0x18
   1b286:	fc 01       	movw	r30, r24
   1b288:	80 81       	ld	r24, Z
   1b28a:	08 2e       	mov	r0, r24
   1b28c:	00 0c       	add	r0, r0
   1b28e:	99 0b       	sbc	r25, r25
   1b290:	0f 94 33 31 	call	0x26266	; 0x26266 <isspace>
   1b294:	89 2b       	or	r24, r25
   1b296:	81 f7       	brne	.-32     	; 0x1b278 <myStringToFloat+0x5e>
			ptr++;
		}

		/* Get sign */
		if (*ptr == '+') {
   1b298:	8f 89       	ldd	r24, Y+23	; 0x17
   1b29a:	98 8d       	ldd	r25, Y+24	; 0x18
   1b29c:	fc 01       	movw	r30, r24
   1b29e:	80 81       	ld	r24, Z
   1b2a0:	8b 32       	cpi	r24, 0x2B	; 43
   1b2a2:	31 f4       	brne	.+12     	; 0x1b2b0 <myStringToFloat+0x96>
			ptr++;
   1b2a4:	8f 89       	ldd	r24, Y+23	; 0x17
   1b2a6:	98 8d       	ldd	r25, Y+24	; 0x18
   1b2a8:	01 96       	adiw	r24, 0x01	; 1
   1b2aa:	8f 8b       	std	Y+23, r24	; 0x17
   1b2ac:	98 8f       	std	Y+24, r25	; 0x18
   1b2ae:	0d c0       	rjmp	.+26     	; 0x1b2ca <myStringToFloat+0xb0>
		} else if (*ptr == '-') {
   1b2b0:	8f 89       	ldd	r24, Y+23	; 0x17
   1b2b2:	98 8d       	ldd	r25, Y+24	; 0x18
   1b2b4:	fc 01       	movw	r30, r24
   1b2b6:	80 81       	ld	r24, Z
   1b2b8:	8d 32       	cpi	r24, 0x2D	; 45
   1b2ba:	39 f4       	brne	.+14     	; 0x1b2ca <myStringToFloat+0xb0>
			ptr++;
   1b2bc:	8f 89       	ldd	r24, Y+23	; 0x17
   1b2be:	98 8d       	ldd	r25, Y+24	; 0x18
   1b2c0:	01 96       	adiw	r24, 0x01	; 1
   1b2c2:	8f 8b       	std	Y+23, r24	; 0x17
   1b2c4:	98 8f       	std	Y+24, r25	; 0x18
			isNeg = true;
   1b2c6:	81 e0       	ldi	r24, 0x01	; 1
   1b2c8:	8d 87       	std	Y+13, r24	; 0x0d
		}

		/* Read integer part */
		do {
			char c = *(ptr++);
   1b2ca:	8f 89       	ldd	r24, Y+23	; 0x17
   1b2cc:	98 8d       	ldd	r25, Y+24	; 0x18
   1b2ce:	9c 01       	movw	r18, r24
   1b2d0:	2f 5f       	subi	r18, 0xFF	; 255
   1b2d2:	3f 4f       	sbci	r19, 0xFF	; 255
   1b2d4:	2f 8b       	std	Y+23, r18	; 0x17
   1b2d6:	38 8f       	std	Y+24, r19	; 0x18
   1b2d8:	fc 01       	movw	r30, r24
   1b2da:	80 81       	ld	r24, Z
   1b2dc:	8d 8b       	std	Y+21, r24	; 0x15

			if ('0' <= c && c <= '9') {
   1b2de:	8d 89       	ldd	r24, Y+21	; 0x15
   1b2e0:	80 33       	cpi	r24, 0x30	; 48
   1b2e2:	9c f1       	brlt	.+102    	; 0x1b34a <myStringToFloat+0x130>
   1b2e4:	8d 89       	ldd	r24, Y+21	; 0x15
   1b2e6:	8a 33       	cpi	r24, 0x3A	; 58
   1b2e8:	84 f5       	brge	.+96     	; 0x1b34a <myStringToFloat+0x130>
				i1 *= 10;
   1b2ea:	89 81       	ldd	r24, Y+1	; 0x01
   1b2ec:	9a 81       	ldd	r25, Y+2	; 0x02
   1b2ee:	ab 81       	ldd	r26, Y+3	; 0x03
   1b2f0:	bc 81       	ldd	r27, Y+4	; 0x04
   1b2f2:	88 0f       	add	r24, r24
   1b2f4:	99 1f       	adc	r25, r25
   1b2f6:	aa 1f       	adc	r26, r26
   1b2f8:	bb 1f       	adc	r27, r27
   1b2fa:	9c 01       	movw	r18, r24
   1b2fc:	ad 01       	movw	r20, r26
   1b2fe:	22 0f       	add	r18, r18
   1b300:	33 1f       	adc	r19, r19
   1b302:	44 1f       	adc	r20, r20
   1b304:	55 1f       	adc	r21, r21
   1b306:	22 0f       	add	r18, r18
   1b308:	33 1f       	adc	r19, r19
   1b30a:	44 1f       	adc	r20, r20
   1b30c:	55 1f       	adc	r21, r21
   1b30e:	82 0f       	add	r24, r18
   1b310:	93 1f       	adc	r25, r19
   1b312:	a4 1f       	adc	r26, r20
   1b314:	b5 1f       	adc	r27, r21
   1b316:	89 83       	std	Y+1, r24	; 0x01
   1b318:	9a 83       	std	Y+2, r25	; 0x02
   1b31a:	ab 83       	std	Y+3, r26	; 0x03
   1b31c:	bc 83       	std	Y+4, r27	; 0x04
				i1 += c - '0';
   1b31e:	8d 89       	ldd	r24, Y+21	; 0x15
   1b320:	08 2e       	mov	r0, r24
   1b322:	00 0c       	add	r0, r0
   1b324:	99 0b       	sbc	r25, r25
   1b326:	c0 97       	sbiw	r24, 0x30	; 48
   1b328:	09 2e       	mov	r0, r25
   1b32a:	00 0c       	add	r0, r0
   1b32c:	aa 0b       	sbc	r26, r26
   1b32e:	bb 0b       	sbc	r27, r27
   1b330:	29 81       	ldd	r18, Y+1	; 0x01
   1b332:	3a 81       	ldd	r19, Y+2	; 0x02
   1b334:	4b 81       	ldd	r20, Y+3	; 0x03
   1b336:	5c 81       	ldd	r21, Y+4	; 0x04
   1b338:	82 0f       	add	r24, r18
   1b33a:	93 1f       	adc	r25, r19
   1b33c:	a4 1f       	adc	r26, r20
   1b33e:	b5 1f       	adc	r27, r21
   1b340:	89 83       	std	Y+1, r24	; 0x01
   1b342:	9a 83       	std	Y+2, r25	; 0x02
   1b344:	ab 83       	std	Y+3, r26	; 0x03
   1b346:	bc 83       	std	Y+4, r27	; 0x04
				isFrac = true;
				break;
			} else {
				break;
			}
		} while (true);
   1b348:	c0 cf       	rjmp	.-128    	; 0x1b2ca <myStringToFloat+0xb0>
			char c = *(ptr++);

			if ('0' <= c && c <= '9') {
				i1 *= 10;
				i1 += c - '0';
			} else if (c == '.') {
   1b34a:	8d 89       	ldd	r24, Y+21	; 0x15
   1b34c:	8e 32       	cpi	r24, 0x2E	; 46
   1b34e:	19 f4       	brne	.+6      	; 0x1b356 <myStringToFloat+0x13c>
				isFrac = true;
   1b350:	81 e0       	ldi	r24, 0x01	; 1
   1b352:	8e 87       	std	Y+14, r24	; 0x0e
				break;
   1b354:	01 c0       	rjmp	.+2      	; 0x1b358 <myStringToFloat+0x13e>
			} else {
				break;
   1b356:	00 00       	nop
			}
		} while (true);

		/* Read fractional part */
		if (isFrac) {
   1b358:	8e 85       	ldd	r24, Y+14	; 0x0e
   1b35a:	88 23       	and	r24, r24
   1b35c:	09 f4       	brne	.+2      	; 0x1b360 <myStringToFloat+0x146>
   1b35e:	5c c0       	rjmp	.+184    	; 0x1b418 <myStringToFloat+0x1fe>
			do {
				char c = *(ptr++);
   1b360:	8f 89       	ldd	r24, Y+23	; 0x17
   1b362:	98 8d       	ldd	r25, Y+24	; 0x18
   1b364:	9c 01       	movw	r18, r24
   1b366:	2f 5f       	subi	r18, 0xFF	; 255
   1b368:	3f 4f       	sbci	r19, 0xFF	; 255
   1b36a:	2f 8b       	std	Y+23, r18	; 0x17
   1b36c:	38 8f       	std	Y+24, r19	; 0x18
   1b36e:	fc 01       	movw	r30, r24
   1b370:	80 81       	ld	r24, Z
   1b372:	8e 8b       	std	Y+22, r24	; 0x16

				if ('0' <= c && c <= '9') {
   1b374:	8e 89       	ldd	r24, Y+22	; 0x16
   1b376:	80 33       	cpi	r24, 0x30	; 48
   1b378:	0c f4       	brge	.+2      	; 0x1b37c <myStringToFloat+0x162>
   1b37a:	4e c0       	rjmp	.+156    	; 0x1b418 <myStringToFloat+0x1fe>
   1b37c:	8e 89       	ldd	r24, Y+22	; 0x16
   1b37e:	8a 33       	cpi	r24, 0x3A	; 58
   1b380:	0c f0       	brlt	.+2      	; 0x1b384 <myStringToFloat+0x16a>
   1b382:	4a c0       	rjmp	.+148    	; 0x1b418 <myStringToFloat+0x1fe>
					f2 *= 10;
   1b384:	89 85       	ldd	r24, Y+9	; 0x09
   1b386:	9a 85       	ldd	r25, Y+10	; 0x0a
   1b388:	ab 85       	ldd	r26, Y+11	; 0x0b
   1b38a:	bc 85       	ldd	r27, Y+12	; 0x0c
   1b38c:	88 0f       	add	r24, r24
   1b38e:	99 1f       	adc	r25, r25
   1b390:	aa 1f       	adc	r26, r26
   1b392:	bb 1f       	adc	r27, r27
   1b394:	9c 01       	movw	r18, r24
   1b396:	ad 01       	movw	r20, r26
   1b398:	22 0f       	add	r18, r18
   1b39a:	33 1f       	adc	r19, r19
   1b39c:	44 1f       	adc	r20, r20
   1b39e:	55 1f       	adc	r21, r21
   1b3a0:	22 0f       	add	r18, r18
   1b3a2:	33 1f       	adc	r19, r19
   1b3a4:	44 1f       	adc	r20, r20
   1b3a6:	55 1f       	adc	r21, r21
   1b3a8:	82 0f       	add	r24, r18
   1b3aa:	93 1f       	adc	r25, r19
   1b3ac:	a4 1f       	adc	r26, r20
   1b3ae:	b5 1f       	adc	r27, r21
   1b3b0:	89 87       	std	Y+9, r24	; 0x09
   1b3b2:	9a 87       	std	Y+10, r25	; 0x0a
   1b3b4:	ab 87       	std	Y+11, r26	; 0x0b
   1b3b6:	bc 87       	std	Y+12, r27	; 0x0c
					f1 *= 10;
   1b3b8:	8d 81       	ldd	r24, Y+5	; 0x05
   1b3ba:	9e 81       	ldd	r25, Y+6	; 0x06
   1b3bc:	af 81       	ldd	r26, Y+7	; 0x07
   1b3be:	b8 85       	ldd	r27, Y+8	; 0x08
   1b3c0:	88 0f       	add	r24, r24
   1b3c2:	99 1f       	adc	r25, r25
   1b3c4:	aa 1f       	adc	r26, r26
   1b3c6:	bb 1f       	adc	r27, r27
   1b3c8:	9c 01       	movw	r18, r24
   1b3ca:	ad 01       	movw	r20, r26
   1b3cc:	22 0f       	add	r18, r18
   1b3ce:	33 1f       	adc	r19, r19
   1b3d0:	44 1f       	adc	r20, r20
   1b3d2:	55 1f       	adc	r21, r21
   1b3d4:	22 0f       	add	r18, r18
   1b3d6:	33 1f       	adc	r19, r19
   1b3d8:	44 1f       	adc	r20, r20
   1b3da:	55 1f       	adc	r21, r21
   1b3dc:	82 0f       	add	r24, r18
   1b3de:	93 1f       	adc	r25, r19
   1b3e0:	a4 1f       	adc	r26, r20
   1b3e2:	b5 1f       	adc	r27, r21
   1b3e4:	8d 83       	std	Y+5, r24	; 0x05
   1b3e6:	9e 83       	std	Y+6, r25	; 0x06
   1b3e8:	af 83       	std	Y+7, r26	; 0x07
   1b3ea:	b8 87       	std	Y+8, r27	; 0x08
					f1 += c - '0';
   1b3ec:	8e 89       	ldd	r24, Y+22	; 0x16
   1b3ee:	08 2e       	mov	r0, r24
   1b3f0:	00 0c       	add	r0, r0
   1b3f2:	99 0b       	sbc	r25, r25
   1b3f4:	c0 97       	sbiw	r24, 0x30	; 48
   1b3f6:	09 2e       	mov	r0, r25
   1b3f8:	00 0c       	add	r0, r0
   1b3fa:	aa 0b       	sbc	r26, r26
   1b3fc:	bb 0b       	sbc	r27, r27
   1b3fe:	2d 81       	ldd	r18, Y+5	; 0x05
   1b400:	3e 81       	ldd	r19, Y+6	; 0x06
   1b402:	4f 81       	ldd	r20, Y+7	; 0x07
   1b404:	58 85       	ldd	r21, Y+8	; 0x08
   1b406:	82 0f       	add	r24, r18
   1b408:	93 1f       	adc	r25, r19
   1b40a:	a4 1f       	adc	r26, r20
   1b40c:	b5 1f       	adc	r27, r21
   1b40e:	8d 83       	std	Y+5, r24	; 0x05
   1b410:	9e 83       	std	Y+6, r25	; 0x06
   1b412:	af 83       	std	Y+7, r26	; 0x07
   1b414:	b8 87       	std	Y+8, r27	; 0x08
				} else {
					break;
				}
			} while (true);
   1b416:	a4 cf       	rjmp	.-184    	; 0x1b360 <myStringToFloat+0x146>
		}

		/* Write out float value */
		if (out) {
   1b418:	89 8d       	ldd	r24, Y+25	; 0x19
   1b41a:	9a 8d       	ldd	r25, Y+26	; 0x1a
   1b41c:	89 2b       	or	r24, r25
   1b41e:	09 f4       	brne	.+2      	; 0x1b422 <myStringToFloat+0x208>
   1b420:	43 c0       	rjmp	.+134    	; 0x1b4a8 <myStringToFloat+0x28e>
			float fl = i1 + ((float)f1 / (float)f2);
   1b422:	69 81       	ldd	r22, Y+1	; 0x01
   1b424:	7a 81       	ldd	r23, Y+2	; 0x02
   1b426:	8b 81       	ldd	r24, Y+3	; 0x03
   1b428:	9c 81       	ldd	r25, Y+4	; 0x04
   1b42a:	0f 94 e7 25 	call	0x24bce	; 0x24bce <__floatunsisf>
   1b42e:	6b 01       	movw	r12, r22
   1b430:	7c 01       	movw	r14, r24
   1b432:	6d 81       	ldd	r22, Y+5	; 0x05
   1b434:	7e 81       	ldd	r23, Y+6	; 0x06
   1b436:	8f 81       	ldd	r24, Y+7	; 0x07
   1b438:	98 85       	ldd	r25, Y+8	; 0x08
   1b43a:	0f 94 e7 25 	call	0x24bce	; 0x24bce <__floatunsisf>
   1b43e:	4b 01       	movw	r8, r22
   1b440:	5c 01       	movw	r10, r24
   1b442:	69 85       	ldd	r22, Y+9	; 0x09
   1b444:	7a 85       	ldd	r23, Y+10	; 0x0a
   1b446:	8b 85       	ldd	r24, Y+11	; 0x0b
   1b448:	9c 85       	ldd	r25, Y+12	; 0x0c
   1b44a:	0f 94 e7 25 	call	0x24bce	; 0x24bce <__floatunsisf>
   1b44e:	dc 01       	movw	r26, r24
   1b450:	cb 01       	movw	r24, r22
   1b452:	9c 01       	movw	r18, r24
   1b454:	ad 01       	movw	r20, r26
   1b456:	c5 01       	movw	r24, r10
   1b458:	b4 01       	movw	r22, r8
   1b45a:	0f 94 14 25 	call	0x24a28	; 0x24a28 <__divsf3>
   1b45e:	dc 01       	movw	r26, r24
   1b460:	cb 01       	movw	r24, r22
   1b462:	9c 01       	movw	r18, r24
   1b464:	ad 01       	movw	r20, r26
   1b466:	c7 01       	movw	r24, r14
   1b468:	b6 01       	movw	r22, r12
   1b46a:	0f 94 a9 24 	call	0x24952	; 0x24952 <__addsf3>
   1b46e:	dc 01       	movw	r26, r24
   1b470:	cb 01       	movw	r24, r22
   1b472:	8f 87       	std	Y+15, r24	; 0x0f
   1b474:	98 8b       	std	Y+16, r25	; 0x10
   1b476:	a9 8b       	std	Y+17, r26	; 0x11
   1b478:	ba 8b       	std	Y+18, r27	; 0x12

			if (isNeg) {
   1b47a:	8d 85       	ldd	r24, Y+13	; 0x0d
   1b47c:	88 23       	and	r24, r24
   1b47e:	49 f0       	breq	.+18     	; 0x1b492 <myStringToFloat+0x278>
				fl = -fl;
   1b480:	8f 85       	ldd	r24, Y+15	; 0x0f
   1b482:	98 89       	ldd	r25, Y+16	; 0x10
   1b484:	a9 89       	ldd	r26, Y+17	; 0x11
   1b486:	ba 89       	ldd	r27, Y+18	; 0x12
   1b488:	b0 58       	subi	r27, 0x80	; 128
   1b48a:	8f 87       	std	Y+15, r24	; 0x0f
   1b48c:	98 8b       	std	Y+16, r25	; 0x10
   1b48e:	a9 8b       	std	Y+17, r26	; 0x11
   1b490:	ba 8b       	std	Y+18, r27	; 0x12
			}
			*out = fl;
   1b492:	29 8d       	ldd	r18, Y+25	; 0x19
   1b494:	3a 8d       	ldd	r19, Y+26	; 0x1a
   1b496:	8f 85       	ldd	r24, Y+15	; 0x0f
   1b498:	98 89       	ldd	r25, Y+16	; 0x10
   1b49a:	a9 89       	ldd	r26, Y+17	; 0x11
   1b49c:	ba 89       	ldd	r27, Y+18	; 0x12
   1b49e:	f9 01       	movw	r30, r18
   1b4a0:	80 83       	st	Z, r24
   1b4a2:	91 83       	std	Z+1, r25	; 0x01
   1b4a4:	a2 83       	std	Z+2, r26	; 0x02
   1b4a6:	b3 83       	std	Z+3, r27	; 0x03
		}
	}
	return ptr - start;
   1b4a8:	2f 89       	ldd	r18, Y+23	; 0x17
   1b4aa:	38 8d       	ldd	r19, Y+24	; 0x18
   1b4ac:	8b 89       	ldd	r24, Y+19	; 0x13
   1b4ae:	9c 89       	ldd	r25, Y+20	; 0x14
   1b4b0:	a9 01       	movw	r20, r18
   1b4b2:	48 1b       	sub	r20, r24
   1b4b4:	59 0b       	sbc	r21, r25
   1b4b6:	ca 01       	movw	r24, r20
}
   1b4b8:	6a 96       	adiw	r28, 0x1a	; 26
   1b4ba:	cd bf       	out	0x3d, r28	; 61
   1b4bc:	de bf       	out	0x3e, r29	; 62
   1b4be:	df 91       	pop	r29
   1b4c0:	cf 91       	pop	r28
   1b4c2:	ff 90       	pop	r15
   1b4c4:	ef 90       	pop	r14
   1b4c6:	df 90       	pop	r13
   1b4c8:	cf 90       	pop	r12
   1b4ca:	bf 90       	pop	r11
   1b4cc:	af 90       	pop	r10
   1b4ce:	9f 90       	pop	r9
   1b4d0:	8f 90       	pop	r8
   1b4d2:	08 95       	ret

0001b4d4 <myStringToVar>:

int myStringToVar(char *str, uint32_t format, float out_f[], long out_l[], int out_i[])
{
   1b4d4:	ef 92       	push	r14
   1b4d6:	ff 92       	push	r15
   1b4d8:	0f 93       	push	r16
   1b4da:	1f 93       	push	r17
   1b4dc:	cf 93       	push	r28
   1b4de:	df 93       	push	r29
   1b4e0:	cd b7       	in	r28, 0x3d	; 61
   1b4e2:	de b7       	in	r29, 0x3e	; 62
   1b4e4:	65 97       	sbiw	r28, 0x15	; 21
   1b4e6:	cd bf       	out	0x3d, r28	; 61
   1b4e8:	de bf       	out	0x3e, r29	; 62
   1b4ea:	8a 87       	std	Y+10, r24	; 0x0a
   1b4ec:	9b 87       	std	Y+11, r25	; 0x0b
   1b4ee:	4c 87       	std	Y+12, r20	; 0x0c
   1b4f0:	5d 87       	std	Y+13, r21	; 0x0d
   1b4f2:	6e 87       	std	Y+14, r22	; 0x0e
   1b4f4:	7f 87       	std	Y+15, r23	; 0x0f
   1b4f6:	28 8b       	std	Y+16, r18	; 0x10
   1b4f8:	39 8b       	std	Y+17, r19	; 0x11
   1b4fa:	0a 8b       	std	Y+18, r16	; 0x12
   1b4fc:	1b 8b       	std	Y+19, r17	; 0x13
   1b4fe:	ec 8a       	std	Y+20, r14	; 0x14
   1b500:	fd 8a       	std	Y+21, r15	; 0x15
	int ret = 0;
   1b502:	19 82       	std	Y+1, r1	; 0x01
   1b504:	1a 82       	std	Y+2, r1	; 0x02
	int idx = 0;
   1b506:	1b 82       	std	Y+3, r1	; 0x03
   1b508:	1c 82       	std	Y+4, r1	; 0x04

	uint8_t mode = format & 0x03;
   1b50a:	8c 85       	ldd	r24, Y+12	; 0x0c
   1b50c:	83 70       	andi	r24, 0x03	; 3
   1b50e:	8d 83       	std	Y+5, r24	; 0x05
	while (mode) {
   1b510:	99 c0       	rjmp	.+306    	; 0x1b644 <myStringToVar+0x170>
		char* item = str + idx;
   1b512:	8b 81       	ldd	r24, Y+3	; 0x03
   1b514:	9c 81       	ldd	r25, Y+4	; 0x04
   1b516:	2a 85       	ldd	r18, Y+10	; 0x0a
   1b518:	3b 85       	ldd	r19, Y+11	; 0x0b
   1b51a:	82 0f       	add	r24, r18
   1b51c:	93 1f       	adc	r25, r19
   1b51e:	8e 83       	std	Y+6, r24	; 0x06
   1b520:	9f 83       	std	Y+7, r25	; 0x07

		switch (mode) {
   1b522:	8d 81       	ldd	r24, Y+5	; 0x05
   1b524:	88 2f       	mov	r24, r24
   1b526:	90 e0       	ldi	r25, 0x00	; 0
   1b528:	82 30       	cpi	r24, 0x02	; 2
   1b52a:	91 05       	cpc	r25, r1
   1b52c:	11 f1       	breq	.+68     	; 0x1b572 <myStringToVar+0x9e>
   1b52e:	83 30       	cpi	r24, 0x03	; 3
   1b530:	91 05       	cpc	r25, r1
   1b532:	d1 f1       	breq	.+116    	; 0x1b5a8 <myStringToVar+0xd4>
   1b534:	01 97       	sbiw	r24, 0x01	; 1
   1b536:	09 f0       	breq	.+2      	; 0x1b53a <myStringToVar+0x66>
   1b538:	4e c0       	rjmp	.+156    	; 0x1b5d6 <myStringToVar+0x102>
			case MY_STRING_TO_VAR_FLOAT:
			if (out_f) {
   1b53a:	88 89       	ldd	r24, Y+16	; 0x10
   1b53c:	99 89       	ldd	r25, Y+17	; 0x11
   1b53e:	89 2b       	or	r24, r25
   1b540:	09 f4       	brne	.+2      	; 0x1b544 <myStringToVar+0x70>
   1b542:	4c c0       	rjmp	.+152    	; 0x1b5dc <myStringToVar+0x108>
				*(out_f++) = atof(item);
   1b544:	08 89       	ldd	r16, Y+16	; 0x10
   1b546:	19 89       	ldd	r17, Y+17	; 0x11
   1b548:	c8 01       	movw	r24, r16
   1b54a:	04 96       	adiw	r24, 0x04	; 4
   1b54c:	88 8b       	std	Y+16, r24	; 0x10
   1b54e:	99 8b       	std	Y+17, r25	; 0x11
   1b550:	8e 81       	ldd	r24, Y+6	; 0x06
   1b552:	9f 81       	ldd	r25, Y+7	; 0x07
   1b554:	0f 94 15 30 	call	0x2602a	; 0x2602a <atof>
   1b558:	dc 01       	movw	r26, r24
   1b55a:	cb 01       	movw	r24, r22
   1b55c:	f8 01       	movw	r30, r16
   1b55e:	80 83       	st	Z, r24
   1b560:	91 83       	std	Z+1, r25	; 0x01
   1b562:	a2 83       	std	Z+2, r26	; 0x02
   1b564:	b3 83       	std	Z+3, r27	; 0x03
				++ret;
   1b566:	89 81       	ldd	r24, Y+1	; 0x01
   1b568:	9a 81       	ldd	r25, Y+2	; 0x02
   1b56a:	01 96       	adiw	r24, 0x01	; 1
   1b56c:	89 83       	std	Y+1, r24	; 0x01
   1b56e:	9a 83       	std	Y+2, r25	; 0x02
			}
			break;
   1b570:	35 c0       	rjmp	.+106    	; 0x1b5dc <myStringToVar+0x108>

			case MY_STRING_TO_VAR_LONG:
			if (out_l) {
   1b572:	8a 89       	ldd	r24, Y+18	; 0x12
   1b574:	9b 89       	ldd	r25, Y+19	; 0x13
   1b576:	89 2b       	or	r24, r25
   1b578:	99 f1       	breq	.+102    	; 0x1b5e0 <myStringToVar+0x10c>
				*(out_l++) = atol(item);
   1b57a:	0a 89       	ldd	r16, Y+18	; 0x12
   1b57c:	1b 89       	ldd	r17, Y+19	; 0x13
   1b57e:	c8 01       	movw	r24, r16
   1b580:	04 96       	adiw	r24, 0x04	; 4
   1b582:	8a 8b       	std	Y+18, r24	; 0x12
   1b584:	9b 8b       	std	Y+19, r25	; 0x13
   1b586:	8e 81       	ldd	r24, Y+6	; 0x06
   1b588:	9f 81       	ldd	r25, Y+7	; 0x07
   1b58a:	0f 94 35 30 	call	0x2606a	; 0x2606a <atol>
   1b58e:	dc 01       	movw	r26, r24
   1b590:	cb 01       	movw	r24, r22
   1b592:	f8 01       	movw	r30, r16
   1b594:	80 83       	st	Z, r24
   1b596:	91 83       	std	Z+1, r25	; 0x01
   1b598:	a2 83       	std	Z+2, r26	; 0x02
   1b59a:	b3 83       	std	Z+3, r27	; 0x03
				++ret;
   1b59c:	89 81       	ldd	r24, Y+1	; 0x01
   1b59e:	9a 81       	ldd	r25, Y+2	; 0x02
   1b5a0:	01 96       	adiw	r24, 0x01	; 1
   1b5a2:	89 83       	std	Y+1, r24	; 0x01
   1b5a4:	9a 83       	std	Y+2, r25	; 0x02
			}
			break;
   1b5a6:	1c c0       	rjmp	.+56     	; 0x1b5e0 <myStringToVar+0x10c>

			case MY_STRING_TO_VAR_INT:
			if (out_i) {
   1b5a8:	8c 89       	ldd	r24, Y+20	; 0x14
   1b5aa:	9d 89       	ldd	r25, Y+21	; 0x15
   1b5ac:	89 2b       	or	r24, r25
   1b5ae:	d1 f0       	breq	.+52     	; 0x1b5e4 <myStringToVar+0x110>
				*(out_i++) = atoi(item);
   1b5b0:	0c 89       	ldd	r16, Y+20	; 0x14
   1b5b2:	1d 89       	ldd	r17, Y+21	; 0x15
   1b5b4:	c8 01       	movw	r24, r16
   1b5b6:	02 96       	adiw	r24, 0x02	; 2
   1b5b8:	8c 8b       	std	Y+20, r24	; 0x14
   1b5ba:	9d 8b       	std	Y+21, r25	; 0x15
   1b5bc:	8e 81       	ldd	r24, Y+6	; 0x06
   1b5be:	9f 81       	ldd	r25, Y+7	; 0x07
   1b5c0:	0f 94 18 30 	call	0x26030	; 0x26030 <atoi>
   1b5c4:	f8 01       	movw	r30, r16
   1b5c6:	80 83       	st	Z, r24
   1b5c8:	91 83       	std	Z+1, r25	; 0x01
				++ret;
   1b5ca:	89 81       	ldd	r24, Y+1	; 0x01
   1b5cc:	9a 81       	ldd	r25, Y+2	; 0x02
   1b5ce:	01 96       	adiw	r24, 0x01	; 1
   1b5d0:	89 83       	std	Y+1, r24	; 0x01
   1b5d2:	9a 83       	std	Y+2, r25	; 0x02
			}
			break;
   1b5d4:	07 c0       	rjmp	.+14     	; 0x1b5e4 <myStringToVar+0x110>

			default:
				return ret;
   1b5d6:	89 81       	ldd	r24, Y+1	; 0x01
   1b5d8:	9a 81       	ldd	r25, Y+2	; 0x02
   1b5da:	3c c0       	rjmp	.+120    	; 0x1b654 <myStringToVar+0x180>
			case MY_STRING_TO_VAR_FLOAT:
			if (out_f) {
				*(out_f++) = atof(item);
				++ret;
			}
			break;
   1b5dc:	00 00       	nop
   1b5de:	03 c0       	rjmp	.+6      	; 0x1b5e6 <myStringToVar+0x112>
			case MY_STRING_TO_VAR_LONG:
			if (out_l) {
				*(out_l++) = atol(item);
				++ret;
			}
			break;
   1b5e0:	00 00       	nop
   1b5e2:	01 c0       	rjmp	.+2      	; 0x1b5e6 <myStringToVar+0x112>
			case MY_STRING_TO_VAR_INT:
			if (out_i) {
				*(out_i++) = atoi(item);
				++ret;
			}
			break;
   1b5e4:	00 00       	nop
			default:
				return ret;
		}

		/* forward to next string position */
		char* next = strchr(item, ',');
   1b5e6:	8e 81       	ldd	r24, Y+6	; 0x06
   1b5e8:	9f 81       	ldd	r25, Y+7	; 0x07
   1b5ea:	6c e2       	ldi	r22, 0x2C	; 44
   1b5ec:	70 e0       	ldi	r23, 0x00	; 0
   1b5ee:	0f 94 bb 31 	call	0x26376	; 0x26376 <strchr>
   1b5f2:	88 87       	std	Y+8, r24	; 0x08
   1b5f4:	99 87       	std	Y+9, r25	; 0x09
		if (!next) {
   1b5f6:	88 85       	ldd	r24, Y+8	; 0x08
   1b5f8:	99 85       	ldd	r25, Y+9	; 0x09
   1b5fa:	89 2b       	or	r24, r25
   1b5fc:	41 f1       	breq	.+80     	; 0x1b64e <myStringToVar+0x17a>
			break;
		}
		idx += 1 + next - item;
   1b5fe:	88 85       	ldd	r24, Y+8	; 0x08
   1b600:	99 85       	ldd	r25, Y+9	; 0x09
   1b602:	01 96       	adiw	r24, 0x01	; 1
   1b604:	9c 01       	movw	r18, r24
   1b606:	8e 81       	ldd	r24, Y+6	; 0x06
   1b608:	9f 81       	ldd	r25, Y+7	; 0x07
   1b60a:	a9 01       	movw	r20, r18
   1b60c:	48 1b       	sub	r20, r24
   1b60e:	59 0b       	sbc	r21, r25
   1b610:	ca 01       	movw	r24, r20
   1b612:	2b 81       	ldd	r18, Y+3	; 0x03
   1b614:	3c 81       	ldd	r19, Y+4	; 0x04
   1b616:	82 0f       	add	r24, r18
   1b618:	93 1f       	adc	r25, r19
   1b61a:	8b 83       	std	Y+3, r24	; 0x03
   1b61c:	9c 83       	std	Y+4, r25	; 0x04

		format >>= 2;
   1b61e:	8c 85       	ldd	r24, Y+12	; 0x0c
   1b620:	9d 85       	ldd	r25, Y+13	; 0x0d
   1b622:	ae 85       	ldd	r26, Y+14	; 0x0e
   1b624:	bf 85       	ldd	r27, Y+15	; 0x0f
   1b626:	b6 95       	lsr	r27
   1b628:	a7 95       	ror	r26
   1b62a:	97 95       	ror	r25
   1b62c:	87 95       	ror	r24
   1b62e:	b6 95       	lsr	r27
   1b630:	a7 95       	ror	r26
   1b632:	97 95       	ror	r25
   1b634:	87 95       	ror	r24
   1b636:	8c 87       	std	Y+12, r24	; 0x0c
   1b638:	9d 87       	std	Y+13, r25	; 0x0d
   1b63a:	ae 87       	std	Y+14, r26	; 0x0e
   1b63c:	bf 87       	std	Y+15, r27	; 0x0f
		mode = format & 0x03;
   1b63e:	8c 85       	ldd	r24, Y+12	; 0x0c
   1b640:	83 70       	andi	r24, 0x03	; 3
   1b642:	8d 83       	std	Y+5, r24	; 0x05
{
	int ret = 0;
	int idx = 0;

	uint8_t mode = format & 0x03;
	while (mode) {
   1b644:	8d 81       	ldd	r24, Y+5	; 0x05
   1b646:	88 23       	and	r24, r24
   1b648:	09 f0       	breq	.+2      	; 0x1b64c <myStringToVar+0x178>
   1b64a:	63 cf       	rjmp	.-314    	; 0x1b512 <myStringToVar+0x3e>
   1b64c:	01 c0       	rjmp	.+2      	; 0x1b650 <myStringToVar+0x17c>
		}

		/* forward to next string position */
		char* next = strchr(item, ',');
		if (!next) {
			break;
   1b64e:	00 00       	nop

		format >>= 2;
		mode = format & 0x03;
	}

	return ret;
   1b650:	89 81       	ldd	r24, Y+1	; 0x01
   1b652:	9a 81       	ldd	r25, Y+2	; 0x02
}
   1b654:	65 96       	adiw	r28, 0x15	; 21
   1b656:	cd bf       	out	0x3d, r28	; 61
   1b658:	de bf       	out	0x3e, r29	; 62
   1b65a:	df 91       	pop	r29
   1b65c:	cf 91       	pop	r28
   1b65e:	1f 91       	pop	r17
   1b660:	0f 91       	pop	r16
   1b662:	ff 90       	pop	r15
   1b664:	ef 90       	pop	r14
   1b666:	08 95       	ret

0001b668 <adc_app_enable>:


void adc_app_enable(bool enable)
{
   1b668:	cf 93       	push	r28
   1b66a:	df 93       	push	r29
   1b66c:	1f 92       	push	r1
   1b66e:	cd b7       	in	r28, 0x3d	; 61
   1b670:	de b7       	in	r29, 0x3e	; 62
   1b672:	89 83       	std	Y+1, r24	; 0x01
	if (g_adc_enabled != enable) {
   1b674:	90 91 0f 20 	lds	r25, 0x200F	; 0x80200f <g_adc_enabled>
   1b678:	89 81       	ldd	r24, Y+1	; 0x01
   1b67a:	98 17       	cp	r25, r24
   1b67c:	a1 f0       	breq	.+40     	; 0x1b6a6 <adc_app_enable+0x3e>
		if (enable) {
   1b67e:	89 81       	ldd	r24, Y+1	; 0x01
   1b680:	88 23       	and	r24, r24
   1b682:	49 f0       	breq	.+18     	; 0x1b696 <adc_app_enable+0x2e>
			tc_init();
   1b684:	0e 94 d7 f2 	call	0x1e5ae	; 0x1e5ae <tc_init>
			adc_init();
   1b688:	0e 94 48 f5 	call	0x1ea90	; 0x1ea90 <adc_init>

			tc_start();
   1b68c:	0e 94 5c f3 	call	0x1e6b8	; 0x1e6b8 <tc_start>
			adc_start();
   1b690:	0e 94 bb f6 	call	0x1ed76	; 0x1ed76 <adc_start>
   1b694:	02 c0       	rjmp	.+4      	; 0x1b69a <adc_app_enable+0x32>

		} else {
			adc_stop();
   1b696:	0e 94 cb f6 	call	0x1ed96	; 0x1ed96 <adc_stop>
		}

		/* each of it is atomic */
		{
			g_adc_enabled = enable;
   1b69a:	89 81       	ldd	r24, Y+1	; 0x01
   1b69c:	80 93 0f 20 	sts	0x200F, r24	; 0x80200f <g_adc_enabled>
			g_twi2_lcd_repaint = true;
   1b6a0:	81 e0       	ldi	r24, 0x01	; 1
   1b6a2:	80 93 e8 29 	sts	0x29E8, r24	; 0x8029e8 <g_twi2_lcd_repaint>
		}
	}
}
   1b6a6:	00 00       	nop
   1b6a8:	0f 90       	pop	r0
   1b6aa:	df 91       	pop	r29
   1b6ac:	cf 91       	pop	r28
   1b6ae:	08 95       	ret

0001b6b0 <aprs_num_update>:

void aprs_num_update(uint8_t mode)
{
   1b6b0:	cf 93       	push	r28
   1b6b2:	df 93       	push	r29
   1b6b4:	1f 92       	push	r1
   1b6b6:	cd b7       	in	r28, 0x3d	; 61
   1b6b8:	de b7       	in	r29, 0x3e	; 62
   1b6ba:	89 83       	std	Y+1, r24	; 0x01
	if (mode != APRS_MODE__OFF) {
   1b6bc:	89 81       	ldd	r24, Y+1	; 0x01
   1b6be:	88 23       	and	r24, r24
   1b6c0:	11 f0       	breq	.+4      	; 0x1b6c6 <aprs_num_update+0x16>
		mode = APRS_MODE__ON;
   1b6c2:	81 e0       	ldi	r24, 0x01	; 1
   1b6c4:	89 83       	std	Y+1, r24	; 0x01
	}

	g_aprs_mode = mode;
   1b6c6:	89 81       	ldd	r24, Y+1	; 0x01
   1b6c8:	80 93 a9 26 	sts	0x26A9, r24	; 0x8026a9 <g_aprs_mode>
	save_globals(EEPROM_SAVE_BF__APRS);
   1b6cc:	80 e0       	ldi	r24, 0x00	; 0
   1b6ce:	91 e0       	ldi	r25, 0x01	; 1
   1b6d0:	67 da       	rcall	.-2866   	; 0x1aba0 <save_globals>
}
   1b6d2:	00 00       	nop
   1b6d4:	0f 90       	pop	r0
   1b6d6:	df 91       	pop	r29
   1b6d8:	cf 91       	pop	r28
   1b6da:	08 95       	ret

0001b6dc <aprs_call_update>:

void aprs_call_update(const char call[])
{
   1b6dc:	0f 93       	push	r16
   1b6de:	1f 93       	push	r17
   1b6e0:	cf 93       	push	r28
   1b6e2:	df 93       	push	r29
   1b6e4:	00 d0       	rcall	.+0      	; 0x1b6e6 <aprs_call_update+0xa>
   1b6e6:	cd b7       	in	r28, 0x3d	; 61
   1b6e8:	de b7       	in	r29, 0x3e	; 62
   1b6ea:	8a 83       	std	Y+2, r24	; 0x02
   1b6ec:	9b 83       	std	Y+3, r25	; 0x03
	uint8_t idx = 0;
   1b6ee:	19 82       	std	Y+1, r1	; 0x01

	if (!call) {
   1b6f0:	8a 81       	ldd	r24, Y+2	; 0x02
   1b6f2:	9b 81       	ldd	r25, Y+3	; 0x03
   1b6f4:	89 2b       	or	r24, r25
   1b6f6:	59 f4       	brne	.+22     	; 0x1b70e <aprs_call_update+0x32>
		g_aprs_source_callsign[idx++] = 0;
   1b6f8:	89 81       	ldd	r24, Y+1	; 0x01
   1b6fa:	91 e0       	ldi	r25, 0x01	; 1
   1b6fc:	98 0f       	add	r25, r24
   1b6fe:	99 83       	std	Y+1, r25	; 0x01
   1b700:	88 2f       	mov	r24, r24
   1b702:	90 e0       	ldi	r25, 0x00	; 0
   1b704:	86 55       	subi	r24, 0x56	; 86
   1b706:	99 4d       	sbci	r25, 0xD9	; 217
   1b708:	fc 01       	movw	r30, r24
   1b70a:	10 82       	st	Z, r1
   1b70c:	78 c0       	rjmp	.+240    	; 0x1b7fe <aprs_call_update+0x122>

	} else if (strlen(call) < sizeof(g_aprs_source_callsign)) {
   1b70e:	8a 81       	ldd	r24, Y+2	; 0x02
   1b710:	9b 81       	ldd	r25, Y+3	; 0x03
   1b712:	0f 94 c6 31 	call	0x2638c	; 0x2638c <strlen>
   1b716:	0c 97       	sbiw	r24, 0x0c	; 12
   1b718:	08 f0       	brcs	.+2      	; 0x1b71c <aprs_call_update+0x40>
   1b71a:	64 c0       	rjmp	.+200    	; 0x1b7e4 <aprs_call_update+0x108>
		for (; idx < (sizeof(g_aprs_source_callsign) - 1); idx++) {
   1b71c:	5e c0       	rjmp	.+188    	; 0x1b7da <aprs_call_update+0xfe>
			if (((('/' <= call[idx]) && (call[idx]) <= '9')) || (('A' <= toupper(call[idx])) && (toupper(call[idx]) <= 'Z'))) {
   1b71e:	89 81       	ldd	r24, Y+1	; 0x01
   1b720:	88 2f       	mov	r24, r24
   1b722:	90 e0       	ldi	r25, 0x00	; 0
   1b724:	2a 81       	ldd	r18, Y+2	; 0x02
   1b726:	3b 81       	ldd	r19, Y+3	; 0x03
   1b728:	82 0f       	add	r24, r18
   1b72a:	93 1f       	adc	r25, r19
   1b72c:	fc 01       	movw	r30, r24
   1b72e:	80 81       	ld	r24, Z
   1b730:	8f 32       	cpi	r24, 0x2F	; 47
   1b732:	5c f0       	brlt	.+22     	; 0x1b74a <aprs_call_update+0x6e>
   1b734:	89 81       	ldd	r24, Y+1	; 0x01
   1b736:	88 2f       	mov	r24, r24
   1b738:	90 e0       	ldi	r25, 0x00	; 0
   1b73a:	2a 81       	ldd	r18, Y+2	; 0x02
   1b73c:	3b 81       	ldd	r19, Y+3	; 0x03
   1b73e:	82 0f       	add	r24, r18
   1b740:	93 1f       	adc	r25, r19
   1b742:	fc 01       	movw	r30, r24
   1b744:	80 81       	ld	r24, Z
   1b746:	8a 33       	cpi	r24, 0x3A	; 58
   1b748:	14 f1       	brlt	.+68     	; 0x1b78e <aprs_call_update+0xb2>
   1b74a:	89 81       	ldd	r24, Y+1	; 0x01
   1b74c:	88 2f       	mov	r24, r24
   1b74e:	90 e0       	ldi	r25, 0x00	; 0
   1b750:	2a 81       	ldd	r18, Y+2	; 0x02
   1b752:	3b 81       	ldd	r19, Y+3	; 0x03
   1b754:	82 0f       	add	r24, r18
   1b756:	93 1f       	adc	r25, r19
   1b758:	fc 01       	movw	r30, r24
   1b75a:	80 81       	ld	r24, Z
   1b75c:	08 2e       	mov	r0, r24
   1b75e:	00 0c       	add	r0, r0
   1b760:	99 0b       	sbc	r25, r25
   1b762:	0f 94 3b 31 	call	0x26276	; 0x26276 <toupper>
   1b766:	81 34       	cpi	r24, 0x41	; 65
   1b768:	91 05       	cpc	r25, r1
   1b76a:	64 f1       	brlt	.+88     	; 0x1b7c4 <aprs_call_update+0xe8>
   1b76c:	89 81       	ldd	r24, Y+1	; 0x01
   1b76e:	88 2f       	mov	r24, r24
   1b770:	90 e0       	ldi	r25, 0x00	; 0
   1b772:	2a 81       	ldd	r18, Y+2	; 0x02
   1b774:	3b 81       	ldd	r19, Y+3	; 0x03
   1b776:	82 0f       	add	r24, r18
   1b778:	93 1f       	adc	r25, r19
   1b77a:	fc 01       	movw	r30, r24
   1b77c:	80 81       	ld	r24, Z
   1b77e:	08 2e       	mov	r0, r24
   1b780:	00 0c       	add	r0, r0
   1b782:	99 0b       	sbc	r25, r25
   1b784:	0f 94 3b 31 	call	0x26276	; 0x26276 <toupper>
   1b788:	8b 35       	cpi	r24, 0x5B	; 91
   1b78a:	91 05       	cpc	r25, r1
   1b78c:	dc f4       	brge	.+54     	; 0x1b7c4 <aprs_call_update+0xe8>
				g_aprs_source_callsign[idx] = (char) toupper(call[idx]);
   1b78e:	89 81       	ldd	r24, Y+1	; 0x01
   1b790:	08 2f       	mov	r16, r24
   1b792:	10 e0       	ldi	r17, 0x00	; 0
   1b794:	89 81       	ldd	r24, Y+1	; 0x01
   1b796:	88 2f       	mov	r24, r24
   1b798:	90 e0       	ldi	r25, 0x00	; 0
   1b79a:	2a 81       	ldd	r18, Y+2	; 0x02
   1b79c:	3b 81       	ldd	r19, Y+3	; 0x03
   1b79e:	82 0f       	add	r24, r18
   1b7a0:	93 1f       	adc	r25, r19
   1b7a2:	fc 01       	movw	r30, r24
   1b7a4:	80 81       	ld	r24, Z
   1b7a6:	08 2e       	mov	r0, r24
   1b7a8:	00 0c       	add	r0, r0
   1b7aa:	99 0b       	sbc	r25, r25
   1b7ac:	0f 94 3b 31 	call	0x26276	; 0x26276 <toupper>
   1b7b0:	28 2f       	mov	r18, r24
   1b7b2:	c8 01       	movw	r24, r16
   1b7b4:	86 55       	subi	r24, 0x56	; 86
   1b7b6:	99 4d       	sbci	r25, 0xD9	; 217
   1b7b8:	fc 01       	movw	r30, r24
   1b7ba:	20 83       	st	Z, r18

	if (!call) {
		g_aprs_source_callsign[idx++] = 0;

	} else if (strlen(call) < sizeof(g_aprs_source_callsign)) {
		for (; idx < (sizeof(g_aprs_source_callsign) - 1); idx++) {
   1b7bc:	89 81       	ldd	r24, Y+1	; 0x01
   1b7be:	8f 5f       	subi	r24, 0xFF	; 255
   1b7c0:	89 83       	std	Y+1, r24	; 0x01
   1b7c2:	0b c0       	rjmp	.+22     	; 0x1b7da <aprs_call_update+0xfe>
			if (((('/' <= call[idx]) && (call[idx]) <= '9')) || (('A' <= toupper(call[idx])) && (toupper(call[idx]) <= 'Z'))) {
				g_aprs_source_callsign[idx] = (char) toupper(call[idx]);
			} else {
				g_aprs_source_callsign[idx++] = 0;
   1b7c4:	89 81       	ldd	r24, Y+1	; 0x01
   1b7c6:	91 e0       	ldi	r25, 0x01	; 1
   1b7c8:	98 0f       	add	r25, r24
   1b7ca:	99 83       	std	Y+1, r25	; 0x01
   1b7cc:	88 2f       	mov	r24, r24
   1b7ce:	90 e0       	ldi	r25, 0x00	; 0
   1b7d0:	86 55       	subi	r24, 0x56	; 86
   1b7d2:	99 4d       	sbci	r25, 0xD9	; 217
   1b7d4:	fc 01       	movw	r30, r24
   1b7d6:	10 82       	st	Z, r1
				break;
   1b7d8:	07 c0       	rjmp	.+14     	; 0x1b7e8 <aprs_call_update+0x10c>

	if (!call) {
		g_aprs_source_callsign[idx++] = 0;

	} else if (strlen(call) < sizeof(g_aprs_source_callsign)) {
		for (; idx < (sizeof(g_aprs_source_callsign) - 1); idx++) {
   1b7da:	89 81       	ldd	r24, Y+1	; 0x01
   1b7dc:	8b 30       	cpi	r24, 0x0B	; 11
   1b7de:	08 f4       	brcc	.+2      	; 0x1b7e2 <aprs_call_update+0x106>
   1b7e0:	9e cf       	rjmp	.-196    	; 0x1b71e <aprs_call_update+0x42>
   1b7e2:	0d c0       	rjmp	.+26     	; 0x1b7fe <aprs_call_update+0x122>
				break;
			}
		}

	} else {
		g_aprs_source_callsign[0] = 0;
   1b7e4:	10 92 aa 26 	sts	0x26AA, r1	; 0x8026aa <g_aprs_source_callsign>
	}

	/* Fill up to the end of the field */
	while (idx < sizeof(g_aprs_source_callsign)) {
   1b7e8:	0a c0       	rjmp	.+20     	; 0x1b7fe <aprs_call_update+0x122>
		g_aprs_source_callsign[idx++] = 0;
   1b7ea:	89 81       	ldd	r24, Y+1	; 0x01
   1b7ec:	91 e0       	ldi	r25, 0x01	; 1
   1b7ee:	98 0f       	add	r25, r24
   1b7f0:	99 83       	std	Y+1, r25	; 0x01
   1b7f2:	88 2f       	mov	r24, r24
   1b7f4:	90 e0       	ldi	r25, 0x00	; 0
   1b7f6:	86 55       	subi	r24, 0x56	; 86
   1b7f8:	99 4d       	sbci	r25, 0xD9	; 217
   1b7fa:	fc 01       	movw	r30, r24
   1b7fc:	10 82       	st	Z, r1
	} else {
		g_aprs_source_callsign[0] = 0;
	}

	/* Fill up to the end of the field */
	while (idx < sizeof(g_aprs_source_callsign)) {
   1b7fe:	89 81       	ldd	r24, Y+1	; 0x01
   1b800:	8c 30       	cpi	r24, 0x0C	; 12
   1b802:	98 f3       	brcs	.-26     	; 0x1b7ea <aprs_call_update+0x10e>
		g_aprs_source_callsign[idx++] = 0;
	}

	save_globals(EEPROM_SAVE_BF__APRS);
   1b804:	80 e0       	ldi	r24, 0x00	; 0
   1b806:	91 e0       	ldi	r25, 0x01	; 1
   1b808:	cb d9       	rcall	.-3178   	; 0x1aba0 <save_globals>
}
   1b80a:	00 00       	nop
   1b80c:	23 96       	adiw	r28, 0x03	; 3
   1b80e:	cd bf       	out	0x3d, r28	; 61
   1b810:	de bf       	out	0x3e, r29	; 62
   1b812:	df 91       	pop	r29
   1b814:	cf 91       	pop	r28
   1b816:	1f 91       	pop	r17
   1b818:	0f 91       	pop	r16
   1b81a:	08 95       	ret

0001b81c <aprs_ssid_update>:

void aprs_ssid_update(const char ssid[])
{
   1b81c:	cf 93       	push	r28
   1b81e:	df 93       	push	r29
   1b820:	1f 92       	push	r1
   1b822:	1f 92       	push	r1
   1b824:	cd b7       	in	r28, 0x3d	; 61
   1b826:	de b7       	in	r29, 0x3e	; 62
   1b828:	89 83       	std	Y+1, r24	; 0x01
   1b82a:	9a 83       	std	Y+2, r25	; 0x02
	g_aprs_source_ssid[0] = 0;
   1b82c:	10 92 b6 26 	sts	0x26B6, r1	; 0x8026b6 <g_aprs_source_ssid>
	g_aprs_source_ssid[1] = 0;
   1b830:	10 92 b7 26 	sts	0x26B7, r1	; 0x8026b7 <g_aprs_source_ssid+0x1>
	g_aprs_source_ssid[2] = 0;
   1b834:	10 92 b8 26 	sts	0x26B8, r1	; 0x8026b8 <g_aprs_source_ssid+0x2>
	g_aprs_source_ssid[3] = 0;
   1b838:	10 92 b9 26 	sts	0x26B9, r1	; 0x8026b9 <g_aprs_source_ssid+0x3>

	if (!ssid) {
   1b83c:	89 81       	ldd	r24, Y+1	; 0x01
   1b83e:	9a 81       	ldd	r25, Y+2	; 0x02
   1b840:	89 2b       	or	r24, r25
   1b842:	09 f4       	brne	.+2      	; 0x1b846 <aprs_ssid_update+0x2a>
   1b844:	57 c0       	rjmp	.+174    	; 0x1b8f4 <aprs_ssid_update+0xd8>
		return;

	} else if (ssid[0] == '-') {
   1b846:	89 81       	ldd	r24, Y+1	; 0x01
   1b848:	9a 81       	ldd	r25, Y+2	; 0x02
   1b84a:	fc 01       	movw	r30, r24
   1b84c:	80 81       	ld	r24, Z
   1b84e:	8d 32       	cpi	r24, 0x2D	; 45
   1b850:	49 f5       	brne	.+82     	; 0x1b8a4 <aprs_ssid_update+0x88>
		g_aprs_source_ssid[0] = ssid[0];
   1b852:	89 81       	ldd	r24, Y+1	; 0x01
   1b854:	9a 81       	ldd	r25, Y+2	; 0x02
   1b856:	fc 01       	movw	r30, r24
   1b858:	80 81       	ld	r24, Z
   1b85a:	80 93 b6 26 	sts	0x26B6, r24	; 0x8026b6 <g_aprs_source_ssid>
		if (isdigit(ssid[1])) {
   1b85e:	89 81       	ldd	r24, Y+1	; 0x01
   1b860:	9a 81       	ldd	r25, Y+2	; 0x02
   1b862:	01 96       	adiw	r24, 0x01	; 1
   1b864:	fc 01       	movw	r30, r24
   1b866:	80 81       	ld	r24, Z
   1b868:	08 2e       	mov	r0, r24
   1b86a:	00 0c       	add	r0, r0
   1b86c:	99 0b       	sbc	r25, r25
   1b86e:	c0 97       	sbiw	r24, 0x30	; 48
   1b870:	0a 97       	sbiw	r24, 0x0a	; 10
   1b872:	e0 f5       	brcc	.+120    	; 0x1b8ec <aprs_ssid_update+0xd0>
			g_aprs_source_ssid[1] = ssid[1];
   1b874:	89 81       	ldd	r24, Y+1	; 0x01
   1b876:	9a 81       	ldd	r25, Y+2	; 0x02
   1b878:	fc 01       	movw	r30, r24
   1b87a:	81 81       	ldd	r24, Z+1	; 0x01
   1b87c:	80 93 b7 26 	sts	0x26B7, r24	; 0x8026b7 <g_aprs_source_ssid+0x1>

			if (isdigit(ssid[2])) {
   1b880:	89 81       	ldd	r24, Y+1	; 0x01
   1b882:	9a 81       	ldd	r25, Y+2	; 0x02
   1b884:	02 96       	adiw	r24, 0x02	; 2
   1b886:	fc 01       	movw	r30, r24
   1b888:	80 81       	ld	r24, Z
   1b88a:	08 2e       	mov	r0, r24
   1b88c:	00 0c       	add	r0, r0
   1b88e:	99 0b       	sbc	r25, r25
   1b890:	c0 97       	sbiw	r24, 0x30	; 48
   1b892:	0a 97       	sbiw	r24, 0x0a	; 10
   1b894:	58 f5       	brcc	.+86     	; 0x1b8ec <aprs_ssid_update+0xd0>
				g_aprs_source_ssid[2] = ssid[2];
   1b896:	89 81       	ldd	r24, Y+1	; 0x01
   1b898:	9a 81       	ldd	r25, Y+2	; 0x02
   1b89a:	fc 01       	movw	r30, r24
   1b89c:	82 81       	ldd	r24, Z+2	; 0x02
   1b89e:	80 93 b8 26 	sts	0x26B8, r24	; 0x8026b8 <g_aprs_source_ssid+0x2>
   1b8a2:	24 c0       	rjmp	.+72     	; 0x1b8ec <aprs_ssid_update+0xd0>
			}
		}

	} else {
		if (isdigit(ssid[0])) {
   1b8a4:	89 81       	ldd	r24, Y+1	; 0x01
   1b8a6:	9a 81       	ldd	r25, Y+2	; 0x02
   1b8a8:	fc 01       	movw	r30, r24
   1b8aa:	80 81       	ld	r24, Z
   1b8ac:	08 2e       	mov	r0, r24
   1b8ae:	00 0c       	add	r0, r0
   1b8b0:	99 0b       	sbc	r25, r25
   1b8b2:	c0 97       	sbiw	r24, 0x30	; 48
   1b8b4:	0a 97       	sbiw	r24, 0x0a	; 10
   1b8b6:	d0 f4       	brcc	.+52     	; 0x1b8ec <aprs_ssid_update+0xd0>
			g_aprs_source_ssid[0] = '-';
   1b8b8:	8d e2       	ldi	r24, 0x2D	; 45
   1b8ba:	80 93 b6 26 	sts	0x26B6, r24	; 0x8026b6 <g_aprs_source_ssid>
			g_aprs_source_ssid[1] = ssid[0];
   1b8be:	89 81       	ldd	r24, Y+1	; 0x01
   1b8c0:	9a 81       	ldd	r25, Y+2	; 0x02
   1b8c2:	fc 01       	movw	r30, r24
   1b8c4:	80 81       	ld	r24, Z
   1b8c6:	80 93 b7 26 	sts	0x26B7, r24	; 0x8026b7 <g_aprs_source_ssid+0x1>

			if (isdigit(ssid[1])) {
   1b8ca:	89 81       	ldd	r24, Y+1	; 0x01
   1b8cc:	9a 81       	ldd	r25, Y+2	; 0x02
   1b8ce:	01 96       	adiw	r24, 0x01	; 1
   1b8d0:	fc 01       	movw	r30, r24
   1b8d2:	80 81       	ld	r24, Z
   1b8d4:	08 2e       	mov	r0, r24
   1b8d6:	00 0c       	add	r0, r0
   1b8d8:	99 0b       	sbc	r25, r25
   1b8da:	c0 97       	sbiw	r24, 0x30	; 48
   1b8dc:	0a 97       	sbiw	r24, 0x0a	; 10
   1b8de:	30 f4       	brcc	.+12     	; 0x1b8ec <aprs_ssid_update+0xd0>
				g_aprs_source_ssid[2] = ssid[1];
   1b8e0:	89 81       	ldd	r24, Y+1	; 0x01
   1b8e2:	9a 81       	ldd	r25, Y+2	; 0x02
   1b8e4:	fc 01       	movw	r30, r24
   1b8e6:	81 81       	ldd	r24, Z+1	; 0x01
   1b8e8:	80 93 b8 26 	sts	0x26B8, r24	; 0x8026b8 <g_aprs_source_ssid+0x2>
			}
		}
	}

	save_globals(EEPROM_SAVE_BF__APRS);
   1b8ec:	80 e0       	ldi	r24, 0x00	; 0
   1b8ee:	91 e0       	ldi	r25, 0x01	; 1
   1b8f0:	57 d9       	rcall	.-3410   	; 0x1aba0 <save_globals>
   1b8f2:	01 c0       	rjmp	.+2      	; 0x1b8f6 <aprs_ssid_update+0xda>
	g_aprs_source_ssid[1] = 0;
	g_aprs_source_ssid[2] = 0;
	g_aprs_source_ssid[3] = 0;

	if (!ssid) {
		return;
   1b8f4:	00 00       	nop
			}
		}
	}

	save_globals(EEPROM_SAVE_BF__APRS);
}
   1b8f6:	0f 90       	pop	r0
   1b8f8:	0f 90       	pop	r0
   1b8fa:	df 91       	pop	r29
   1b8fc:	cf 91       	pop	r28
   1b8fe:	08 95       	ret

0001b900 <aprs_user_update>:

void aprs_user_update(const char user[])
{
   1b900:	cf 93       	push	r28
   1b902:	df 93       	push	r29
   1b904:	00 d0       	rcall	.+0      	; 0x1b906 <aprs_user_update+0x6>
   1b906:	cd b7       	in	r28, 0x3d	; 61
   1b908:	de b7       	in	r29, 0x3e	; 62
   1b90a:	8a 83       	std	Y+2, r24	; 0x02
   1b90c:	9b 83       	std	Y+3, r25	; 0x03
	uint8_t idx = 0;
   1b90e:	19 82       	std	Y+1, r1	; 0x01

	if (!user) {
   1b910:	8a 81       	ldd	r24, Y+2	; 0x02
   1b912:	9b 81       	ldd	r25, Y+3	; 0x03
   1b914:	89 2b       	or	r24, r25
   1b916:	59 f4       	brne	.+22     	; 0x1b92e <aprs_user_update+0x2e>
		g_aprs_login_user[idx++] = 0;
   1b918:	89 81       	ldd	r24, Y+1	; 0x01
   1b91a:	91 e0       	ldi	r25, 0x01	; 1
   1b91c:	98 0f       	add	r25, r24
   1b91e:	99 83       	std	Y+1, r25	; 0x01
   1b920:	88 2f       	mov	r24, r24
   1b922:	90 e0       	ldi	r25, 0x00	; 0
   1b924:	86 54       	subi	r24, 0x46	; 70
   1b926:	99 4d       	sbci	r25, 0xD9	; 217
   1b928:	fc 01       	movw	r30, r24
   1b92a:	10 82       	st	Z, r1
   1b92c:	42 c0       	rjmp	.+132    	; 0x1b9b2 <aprs_user_update+0xb2>

	} else if (strlen(user) < sizeof(g_aprs_login_user)) {
   1b92e:	8a 81       	ldd	r24, Y+2	; 0x02
   1b930:	9b 81       	ldd	r25, Y+3	; 0x03
   1b932:	0f 94 c6 31 	call	0x2638c	; 0x2638c <strlen>
   1b936:	0a 97       	sbiw	r24, 0x0a	; 10
   1b938:	78 f5       	brcc	.+94     	; 0x1b998 <aprs_user_update+0x98>
		for (; idx < (sizeof(g_aprs_login_user) - 1); idx++) {
   1b93a:	2a c0       	rjmp	.+84     	; 0x1b990 <aprs_user_update+0x90>
			if (0x20 <= user[idx]) {
   1b93c:	89 81       	ldd	r24, Y+1	; 0x01
   1b93e:	88 2f       	mov	r24, r24
   1b940:	90 e0       	ldi	r25, 0x00	; 0
   1b942:	2a 81       	ldd	r18, Y+2	; 0x02
   1b944:	3b 81       	ldd	r19, Y+3	; 0x03
   1b946:	82 0f       	add	r24, r18
   1b948:	93 1f       	adc	r25, r19
   1b94a:	fc 01       	movw	r30, r24
   1b94c:	80 81       	ld	r24, Z
   1b94e:	80 32       	cpi	r24, 0x20	; 32
   1b950:	8c f0       	brlt	.+34     	; 0x1b974 <aprs_user_update+0x74>
				g_aprs_login_user[idx] = (char)user[idx];
   1b952:	89 81       	ldd	r24, Y+1	; 0x01
   1b954:	88 2f       	mov	r24, r24
   1b956:	90 e0       	ldi	r25, 0x00	; 0
   1b958:	29 81       	ldd	r18, Y+1	; 0x01
   1b95a:	22 2f       	mov	r18, r18
   1b95c:	30 e0       	ldi	r19, 0x00	; 0
   1b95e:	4a 81       	ldd	r20, Y+2	; 0x02
   1b960:	5b 81       	ldd	r21, Y+3	; 0x03
   1b962:	24 0f       	add	r18, r20
   1b964:	35 1f       	adc	r19, r21
   1b966:	f9 01       	movw	r30, r18
   1b968:	20 81       	ld	r18, Z
   1b96a:	86 54       	subi	r24, 0x46	; 70
   1b96c:	99 4d       	sbci	r25, 0xD9	; 217
   1b96e:	fc 01       	movw	r30, r24
   1b970:	20 83       	st	Z, r18
   1b972:	0b c0       	rjmp	.+22     	; 0x1b98a <aprs_user_update+0x8a>
			} else {
				g_aprs_login_user[idx++] = 0;
   1b974:	89 81       	ldd	r24, Y+1	; 0x01
   1b976:	91 e0       	ldi	r25, 0x01	; 1
   1b978:	98 0f       	add	r25, r24
   1b97a:	99 83       	std	Y+1, r25	; 0x01
   1b97c:	88 2f       	mov	r24, r24
   1b97e:	90 e0       	ldi	r25, 0x00	; 0
   1b980:	86 54       	subi	r24, 0x46	; 70
   1b982:	99 4d       	sbci	r25, 0xD9	; 217
   1b984:	fc 01       	movw	r30, r24
   1b986:	10 82       	st	Z, r1
				break;
   1b988:	09 c0       	rjmp	.+18     	; 0x1b99c <aprs_user_update+0x9c>

	if (!user) {
		g_aprs_login_user[idx++] = 0;

	} else if (strlen(user) < sizeof(g_aprs_login_user)) {
		for (; idx < (sizeof(g_aprs_login_user) - 1); idx++) {
   1b98a:	89 81       	ldd	r24, Y+1	; 0x01
   1b98c:	8f 5f       	subi	r24, 0xFF	; 255
   1b98e:	89 83       	std	Y+1, r24	; 0x01
   1b990:	89 81       	ldd	r24, Y+1	; 0x01
   1b992:	89 30       	cpi	r24, 0x09	; 9
   1b994:	98 f2       	brcs	.-90     	; 0x1b93c <aprs_user_update+0x3c>
   1b996:	0d c0       	rjmp	.+26     	; 0x1b9b2 <aprs_user_update+0xb2>
				break;
			}
		}

	} else {
		g_aprs_login_user[0] = 0;
   1b998:	10 92 ba 26 	sts	0x26BA, r1	; 0x8026ba <g_aprs_login_user>
	}

	/* Fill up to the end of the field */
	while (idx < sizeof(g_aprs_login_user)) {
   1b99c:	0a c0       	rjmp	.+20     	; 0x1b9b2 <aprs_user_update+0xb2>
		g_aprs_login_user[idx++] = 0;
   1b99e:	89 81       	ldd	r24, Y+1	; 0x01
   1b9a0:	91 e0       	ldi	r25, 0x01	; 1
   1b9a2:	98 0f       	add	r25, r24
   1b9a4:	99 83       	std	Y+1, r25	; 0x01
   1b9a6:	88 2f       	mov	r24, r24
   1b9a8:	90 e0       	ldi	r25, 0x00	; 0
   1b9aa:	86 54       	subi	r24, 0x46	; 70
   1b9ac:	99 4d       	sbci	r25, 0xD9	; 217
   1b9ae:	fc 01       	movw	r30, r24
   1b9b0:	10 82       	st	Z, r1
	} else {
		g_aprs_login_user[0] = 0;
	}

	/* Fill up to the end of the field */
	while (idx < sizeof(g_aprs_login_user)) {
   1b9b2:	89 81       	ldd	r24, Y+1	; 0x01
   1b9b4:	8a 30       	cpi	r24, 0x0A	; 10
   1b9b6:	98 f3       	brcs	.-26     	; 0x1b99e <aprs_user_update+0x9e>
		g_aprs_login_user[idx++] = 0;
	}

	save_globals(EEPROM_SAVE_BF__APRS);
   1b9b8:	80 e0       	ldi	r24, 0x00	; 0
   1b9ba:	91 e0       	ldi	r25, 0x01	; 1
   1b9bc:	f1 d8       	rcall	.-3614   	; 0x1aba0 <save_globals>
}
   1b9be:	00 00       	nop
   1b9c0:	23 96       	adiw	r28, 0x03	; 3
   1b9c2:	cd bf       	out	0x3d, r28	; 61
   1b9c4:	de bf       	out	0x3e, r29	; 62
   1b9c6:	df 91       	pop	r29
   1b9c8:	cf 91       	pop	r28
   1b9ca:	08 95       	ret

0001b9cc <aprs_pwd_update>:

void aprs_pwd_update(const char pwd[])
{
   1b9cc:	cf 93       	push	r28
   1b9ce:	df 93       	push	r29
   1b9d0:	00 d0       	rcall	.+0      	; 0x1b9d2 <aprs_pwd_update+0x6>
   1b9d2:	cd b7       	in	r28, 0x3d	; 61
   1b9d4:	de b7       	in	r29, 0x3e	; 62
   1b9d6:	8a 83       	std	Y+2, r24	; 0x02
   1b9d8:	9b 83       	std	Y+3, r25	; 0x03
	uint8_t idx = 0;
   1b9da:	19 82       	std	Y+1, r1	; 0x01

	if (!pwd) {
   1b9dc:	8a 81       	ldd	r24, Y+2	; 0x02
   1b9de:	9b 81       	ldd	r25, Y+3	; 0x03
   1b9e0:	89 2b       	or	r24, r25
   1b9e2:	59 f4       	brne	.+22     	; 0x1b9fa <aprs_pwd_update+0x2e>
		g_aprs_login_pwd[idx++] = 0;
   1b9e4:	89 81       	ldd	r24, Y+1	; 0x01
   1b9e6:	91 e0       	ldi	r25, 0x01	; 1
   1b9e8:	98 0f       	add	r25, r24
   1b9ea:	99 83       	std	Y+1, r25	; 0x01
   1b9ec:	88 2f       	mov	r24, r24
   1b9ee:	90 e0       	ldi	r25, 0x00	; 0
   1b9f0:	8c 53       	subi	r24, 0x3C	; 60
   1b9f2:	99 4d       	sbci	r25, 0xD9	; 217
   1b9f4:	fc 01       	movw	r30, r24
   1b9f6:	10 82       	st	Z, r1
   1b9f8:	43 c0       	rjmp	.+134    	; 0x1ba80 <aprs_pwd_update+0xb4>

	} else if ((strlen(pwd) - 1) < sizeof(g_aprs_login_pwd)) {
   1b9fa:	8a 81       	ldd	r24, Y+2	; 0x02
   1b9fc:	9b 81       	ldd	r25, Y+3	; 0x03
   1b9fe:	0f 94 c6 31 	call	0x2638c	; 0x2638c <strlen>
   1ba02:	01 97       	sbiw	r24, 0x01	; 1
   1ba04:	06 97       	sbiw	r24, 0x06	; 6
   1ba06:	78 f5       	brcc	.+94     	; 0x1ba66 <aprs_pwd_update+0x9a>
		for (; idx < (sizeof(g_aprs_login_pwd) - 1); idx++) {
   1ba08:	2a c0       	rjmp	.+84     	; 0x1ba5e <aprs_pwd_update+0x92>
			if (0x20 <= pwd[idx]) {
   1ba0a:	89 81       	ldd	r24, Y+1	; 0x01
   1ba0c:	88 2f       	mov	r24, r24
   1ba0e:	90 e0       	ldi	r25, 0x00	; 0
   1ba10:	2a 81       	ldd	r18, Y+2	; 0x02
   1ba12:	3b 81       	ldd	r19, Y+3	; 0x03
   1ba14:	82 0f       	add	r24, r18
   1ba16:	93 1f       	adc	r25, r19
   1ba18:	fc 01       	movw	r30, r24
   1ba1a:	80 81       	ld	r24, Z
   1ba1c:	80 32       	cpi	r24, 0x20	; 32
   1ba1e:	8c f0       	brlt	.+34     	; 0x1ba42 <aprs_pwd_update+0x76>
				g_aprs_login_pwd[idx] = (char)pwd[idx];
   1ba20:	89 81       	ldd	r24, Y+1	; 0x01
   1ba22:	88 2f       	mov	r24, r24
   1ba24:	90 e0       	ldi	r25, 0x00	; 0
   1ba26:	29 81       	ldd	r18, Y+1	; 0x01
   1ba28:	22 2f       	mov	r18, r18
   1ba2a:	30 e0       	ldi	r19, 0x00	; 0
   1ba2c:	4a 81       	ldd	r20, Y+2	; 0x02
   1ba2e:	5b 81       	ldd	r21, Y+3	; 0x03
   1ba30:	24 0f       	add	r18, r20
   1ba32:	35 1f       	adc	r19, r21
   1ba34:	f9 01       	movw	r30, r18
   1ba36:	20 81       	ld	r18, Z
   1ba38:	8c 53       	subi	r24, 0x3C	; 60
   1ba3a:	99 4d       	sbci	r25, 0xD9	; 217
   1ba3c:	fc 01       	movw	r30, r24
   1ba3e:	20 83       	st	Z, r18
   1ba40:	0b c0       	rjmp	.+22     	; 0x1ba58 <aprs_pwd_update+0x8c>
			} else {
				g_aprs_login_pwd[idx++] = 0;
   1ba42:	89 81       	ldd	r24, Y+1	; 0x01
   1ba44:	91 e0       	ldi	r25, 0x01	; 1
   1ba46:	98 0f       	add	r25, r24
   1ba48:	99 83       	std	Y+1, r25	; 0x01
   1ba4a:	88 2f       	mov	r24, r24
   1ba4c:	90 e0       	ldi	r25, 0x00	; 0
   1ba4e:	8c 53       	subi	r24, 0x3C	; 60
   1ba50:	99 4d       	sbci	r25, 0xD9	; 217
   1ba52:	fc 01       	movw	r30, r24
   1ba54:	10 82       	st	Z, r1
				break;
   1ba56:	09 c0       	rjmp	.+18     	; 0x1ba6a <aprs_pwd_update+0x9e>

	if (!pwd) {
		g_aprs_login_pwd[idx++] = 0;

	} else if ((strlen(pwd) - 1) < sizeof(g_aprs_login_pwd)) {
		for (; idx < (sizeof(g_aprs_login_pwd) - 1); idx++) {
   1ba58:	89 81       	ldd	r24, Y+1	; 0x01
   1ba5a:	8f 5f       	subi	r24, 0xFF	; 255
   1ba5c:	89 83       	std	Y+1, r24	; 0x01
   1ba5e:	89 81       	ldd	r24, Y+1	; 0x01
   1ba60:	85 30       	cpi	r24, 0x05	; 5
   1ba62:	98 f2       	brcs	.-90     	; 0x1ba0a <aprs_pwd_update+0x3e>
   1ba64:	0d c0       	rjmp	.+26     	; 0x1ba80 <aprs_pwd_update+0xb4>
				break;
			}
		}

	} else {
		g_aprs_login_pwd[0] = 0;
   1ba66:	10 92 c4 26 	sts	0x26C4, r1	; 0x8026c4 <g_aprs_login_pwd>
	}

	/* Fill up to the end of the field */
	while (idx < sizeof(g_aprs_login_pwd)) {
   1ba6a:	0a c0       	rjmp	.+20     	; 0x1ba80 <aprs_pwd_update+0xb4>
		g_aprs_login_pwd[idx++] = 0;
   1ba6c:	89 81       	ldd	r24, Y+1	; 0x01
   1ba6e:	91 e0       	ldi	r25, 0x01	; 1
   1ba70:	98 0f       	add	r25, r24
   1ba72:	99 83       	std	Y+1, r25	; 0x01
   1ba74:	88 2f       	mov	r24, r24
   1ba76:	90 e0       	ldi	r25, 0x00	; 0
   1ba78:	8c 53       	subi	r24, 0x3C	; 60
   1ba7a:	99 4d       	sbci	r25, 0xD9	; 217
   1ba7c:	fc 01       	movw	r30, r24
   1ba7e:	10 82       	st	Z, r1
	} else {
		g_aprs_login_pwd[0] = 0;
	}

	/* Fill up to the end of the field */
	while (idx < sizeof(g_aprs_login_pwd)) {
   1ba80:	89 81       	ldd	r24, Y+1	; 0x01
   1ba82:	86 30       	cpi	r24, 0x06	; 6
   1ba84:	98 f3       	brcs	.-26     	; 0x1ba6c <aprs_pwd_update+0xa0>
		g_aprs_login_pwd[idx++] = 0;
	}

	save_globals(EEPROM_SAVE_BF__APRS);
   1ba86:	80 e0       	ldi	r24, 0x00	; 0
   1ba88:	91 e0       	ldi	r25, 0x01	; 1
   1ba8a:	8a d8       	rcall	.-3820   	; 0x1aba0 <save_globals>
}
   1ba8c:	00 00       	nop
   1ba8e:	23 96       	adiw	r28, 0x03	; 3
   1ba90:	cd bf       	out	0x3d, r28	; 61
   1ba92:	de bf       	out	0x3e, r29	; 62
   1ba94:	df 91       	pop	r29
   1ba96:	cf 91       	pop	r28
   1ba98:	08 95       	ret

0001ba9a <backlight_mode_pwm>:

void backlight_mode_pwm(int16_t mode_pwm)
{
   1ba9a:	cf 93       	push	r28
   1ba9c:	df 93       	push	r29
   1ba9e:	00 d0       	rcall	.+0      	; 0x1baa0 <backlight_mode_pwm+0x6>
   1baa0:	cd b7       	in	r28, 0x3d	; 61
   1baa2:	de b7       	in	r29, 0x3e	; 62
   1baa4:	8a 83       	std	Y+2, r24	; 0x02
   1baa6:	9b 83       	std	Y+3, r25	; 0x03
	uint8_t l_pwm = mode_pwm & 0xff;
   1baa8:	8a 81       	ldd	r24, Y+2	; 0x02
   1baaa:	89 83       	std	Y+1, r24	; 0x01

	/* Setting the mode */
	g_backlight_mode_pwm = mode_pwm;
   1baac:	8a 81       	ldd	r24, Y+2	; 0x02
   1baae:	9b 81       	ldd	r25, Y+3	; 0x03
   1bab0:	80 93 4f 26 	sts	0x264F, r24	; 0x80264f <g_backlight_mode_pwm>
   1bab4:	90 93 50 26 	sts	0x2650, r25	; 0x802650 <g_backlight_mode_pwm+0x1>
	save_globals(EEPROM_SAVE_BF__LCDBL);
   1bab8:	84 e0       	ldi	r24, 0x04	; 4
   1baba:	90 e0       	ldi	r25, 0x00	; 0
   1babc:	71 d8       	rcall	.-3870   	; 0x1aba0 <save_globals>

	switch (mode_pwm) {
   1babe:	8a 81       	ldd	r24, Y+2	; 0x02
   1bac0:	9b 81       	ldd	r25, Y+3	; 0x03
   1bac2:	8e 3f       	cpi	r24, 0xFE	; 254
   1bac4:	2f ef       	ldi	r18, 0xFF	; 255
   1bac6:	92 07       	cpc	r25, r18
   1bac8:	61 f0       	breq	.+24     	; 0x1bae2 <backlight_mode_pwm+0x48>
   1baca:	01 96       	adiw	r24, 0x01	; 1
   1bacc:	29 f4       	brne	.+10     	; 0x1bad8 <backlight_mode_pwm+0x3e>
		case -2:
			;
		break;

		case -1:
			twi2_set_ledbl(1, 0);
   1bace:	60 e0       	ldi	r22, 0x00	; 0
   1bad0:	81 e0       	ldi	r24, 0x01	; 1
   1bad2:	0e 94 58 64 	call	0xc8b0	; 0xc8b0 <twi2_set_ledbl>
		break;
   1bad6:	06 c0       	rjmp	.+12     	; 0x1bae4 <backlight_mode_pwm+0x4a>

		default:
			twi2_set_ledbl(0, l_pwm);
   1bad8:	69 81       	ldd	r22, Y+1	; 0x01
   1bada:	80 e0       	ldi	r24, 0x00	; 0
   1badc:	0e 94 58 64 	call	0xc8b0	; 0xc8b0 <twi2_set_ledbl>
	}
}
   1bae0:	01 c0       	rjmp	.+2      	; 0x1bae4 <backlight_mode_pwm+0x4a>
	save_globals(EEPROM_SAVE_BF__LCDBL);

	switch (mode_pwm) {
		case -2:
			;
		break;
   1bae2:	00 00       	nop
		break;

		default:
			twi2_set_ledbl(0, l_pwm);
	}
}
   1bae4:	00 00       	nop
   1bae6:	23 96       	adiw	r28, 0x03	; 3
   1bae8:	cd bf       	out	0x3d, r28	; 61
   1baea:	de bf       	out	0x3e, r29	; 62
   1baec:	df 91       	pop	r29
   1baee:	cf 91       	pop	r28
   1baf0:	08 95       	ret

0001baf2 <bias_update>:

void bias_update(uint8_t bias)
{
   1baf2:	cf 93       	push	r28
   1baf4:	df 93       	push	r29
   1baf6:	1f 92       	push	r1
   1baf8:	1f 92       	push	r1
   1bafa:	cd b7       	in	r28, 0x3d	; 61
   1bafc:	de b7       	in	r29, 0x3e	; 62
   1bafe:	8a 83       	std	Y+2, r24	; 0x02
	uint8_t l_bias_pm = bias & 0x3f;
   1bb00:	8a 81       	ldd	r24, Y+2	; 0x02
   1bb02:	8f 73       	andi	r24, 0x3F	; 63
   1bb04:	89 83       	std	Y+1, r24	; 0x01

	g_bias_pm = l_bias_pm & 0x3f;
   1bb06:	89 81       	ldd	r24, Y+1	; 0x01
   1bb08:	8f 73       	andi	r24, 0x3F	; 63
   1bb0a:	80 93 10 20 	sts	0x2010, r24	; 0x802010 <g_bias_pm>
	twi2_set_bias(l_bias_pm);
   1bb0e:	89 81       	ldd	r24, Y+1	; 0x01
   1bb10:	0e 94 0b 65 	call	0xca16	; 0xca16 <twi2_set_bias>
}
   1bb14:	00 00       	nop
   1bb16:	0f 90       	pop	r0
   1bb18:	0f 90       	pop	r0
   1bb1a:	df 91       	pop	r29
   1bb1c:	cf 91       	pop	r28
   1bb1e:	08 95       	ret

0001bb20 <calibration_mode>:

void calibration_mode(CALIBRATION_MODE_ENUM_t mode)
{
   1bb20:	ef 92       	push	r14
   1bb22:	ff 92       	push	r15
   1bb24:	0f 93       	push	r16
   1bb26:	1f 93       	push	r17
   1bb28:	cf 93       	push	r28
   1bb2a:	df 93       	push	r29
   1bb2c:	00 d0       	rcall	.+0      	; 0x1bb2e <calibration_mode+0xe>
   1bb2e:	00 d0       	rcall	.+0      	; 0x1bb30 <calibration_mode+0x10>
   1bb30:	cd b7       	in	r28, 0x3d	; 61
   1bb32:	de b7       	in	r29, 0x3e	; 62
   1bb34:	8e 83       	std	Y+6, r24	; 0x06
	switch (mode) {
   1bb36:	8e 81       	ldd	r24, Y+6	; 0x06
   1bb38:	88 2f       	mov	r24, r24
   1bb3a:	90 e0       	ldi	r25, 0x00	; 0
   1bb3c:	82 30       	cpi	r24, 0x02	; 2
   1bb3e:	91 05       	cpc	r25, r1
   1bb40:	09 f4       	brne	.+2      	; 0x1bb44 <calibration_mode+0x24>
   1bb42:	2a c1       	rjmp	.+596    	; 0x1bd98 <calibration_mode+0x278>
   1bb44:	83 30       	cpi	r24, 0x03	; 3
   1bb46:	91 05       	cpc	r25, r1
   1bb48:	34 f4       	brge	.+12     	; 0x1bb56 <calibration_mode+0x36>
   1bb4a:	00 97       	sbiw	r24, 0x00	; 0
   1bb4c:	61 f0       	breq	.+24     	; 0x1bb66 <calibration_mode+0x46>
   1bb4e:	01 97       	sbiw	r24, 0x01	; 1
   1bb50:	09 f4       	brne	.+2      	; 0x1bb54 <calibration_mode+0x34>
   1bb52:	b6 c0       	rjmp	.+364    	; 0x1bcc0 <calibration_mode+0x1a0>
				/* Write back current offset values to the EEPROM */
				save_globals(EEPROM_SAVE_BF__9AXIS_OFFSETS);
			}
		break;
	}
}
   1bb54:	f9 c1       	rjmp	.+1010   	; 0x1bf48 <calibration_mode+0x428>
	twi2_set_bias(l_bias_pm);
}

void calibration_mode(CALIBRATION_MODE_ENUM_t mode)
{
	switch (mode) {
   1bb56:	83 30       	cpi	r24, 0x03	; 3
   1bb58:	91 05       	cpc	r25, r1
   1bb5a:	09 f4       	brne	.+2      	; 0x1bb5e <calibration_mode+0x3e>
   1bb5c:	89 c1       	rjmp	.+786    	; 0x1be70 <calibration_mode+0x350>
   1bb5e:	04 97       	sbiw	r24, 0x04	; 4
   1bb60:	09 f4       	brne	.+2      	; 0x1bb64 <calibration_mode+0x44>
   1bb62:	64 c0       	rjmp	.+200    	; 0x1bc2c <calibration_mode+0x10c>
				/* Write back current offset values to the EEPROM */
				save_globals(EEPROM_SAVE_BF__9AXIS_OFFSETS);
			}
		break;
	}
}
   1bb64:	f1 c1       	rjmp	.+994    	; 0x1bf48 <calibration_mode+0x428>
void calibration_mode(CALIBRATION_MODE_ENUM_t mode)
{
	switch (mode) {
		case CALIBRATION_MODE_ENUM__DEFAULTS:
			{
				irqflags_t flags = cpu_irq_save();
   1bb66:	0e 94 eb c7 	call	0x18fd6	; 0x18fd6 <cpu_irq_save>
   1bb6a:	89 83       	std	Y+1, r24	; 0x01

				g_twi1_gyro_1_temp_RTofs	= 0;
   1bb6c:	10 92 5e 29 	sts	0x295E, r1	; 0x80295e <g_twi1_gyro_1_temp_RTofs>
   1bb70:	10 92 5f 29 	sts	0x295F, r1	; 0x80295f <g_twi1_gyro_1_temp_RTofs+0x1>
				g_twi1_gyro_1_temp_sens		= 413;
   1bb74:	8d e9       	ldi	r24, 0x9D	; 157
   1bb76:	91 e0       	ldi	r25, 0x01	; 1
   1bb78:	80 93 60 29 	sts	0x2960, r24	; 0x802960 <g_twi1_gyro_1_temp_sens>
   1bb7c:	90 93 61 29 	sts	0x2961, r25	; 0x802961 <g_twi1_gyro_1_temp_sens+0x1>

				g_twi1_gyro_1_accel_ofsx	= C_TWI1_GYRO_1_ACCEL_OFSX_DEFAULT;		// 16LSB / OFS
   1bb80:	8b e9       	ldi	r24, 0x9B	; 155
   1bb82:	94 ef       	ldi	r25, 0xF4	; 244
   1bb84:	80 93 6a 29 	sts	0x296A, r24	; 0x80296a <g_twi1_gyro_1_accel_ofsx>
   1bb88:	90 93 6b 29 	sts	0x296B, r25	; 0x80296b <g_twi1_gyro_1_accel_ofsx+0x1>
				g_twi1_gyro_1_accel_ofsy	= C_TWI1_GYRO_1_ACCEL_OFSY_DEFAULT;		// 16LSB / OFS
   1bb8c:	8a e0       	ldi	r24, 0x0A	; 10
   1bb8e:	9a e0       	ldi	r25, 0x0A	; 10
   1bb90:	80 93 6c 29 	sts	0x296C, r24	; 0x80296c <g_twi1_gyro_1_accel_ofsy>
   1bb94:	90 93 6d 29 	sts	0x296D, r25	; 0x80296d <g_twi1_gyro_1_accel_ofsy+0x1>
				g_twi1_gyro_1_accel_ofsz	= C_TWI1_GYRO_1_ACCEL_OFSZ_DEFAULT;		// 16LSB / OFS
   1bb98:	88 eb       	ldi	r24, 0xB8	; 184
   1bb9a:	92 e1       	ldi	r25, 0x12	; 18
   1bb9c:	80 93 6e 29 	sts	0x296E, r24	; 0x80296e <g_twi1_gyro_1_accel_ofsz>
   1bba0:	90 93 6f 29 	sts	0x296F, r25	; 0x80296f <g_twi1_gyro_1_accel_ofsz+0x1>
				g_twi1_gyro_1_accel_factx	= C_TWI1_GYRO_1_ACCEL_FACTX_DEFAULT;	// X = Xchip * factx / 10000
   1bba4:	8c ef       	ldi	r24, 0xFC	; 252
   1bba6:	96 e2       	ldi	r25, 0x26	; 38
   1bba8:	80 93 70 29 	sts	0x2970, r24	; 0x802970 <g_twi1_gyro_1_accel_factx>
   1bbac:	90 93 71 29 	sts	0x2971, r25	; 0x802971 <g_twi1_gyro_1_accel_factx+0x1>
				g_twi1_gyro_1_accel_facty	= C_TWI1_GYRO_1_ACCEL_FACTY_DEFAULT;	// Y = Ychip * facty / 10000
   1bbb0:	87 ef       	ldi	r24, 0xF7	; 247
   1bbb2:	96 e2       	ldi	r25, 0x26	; 38
   1bbb4:	80 93 72 29 	sts	0x2972, r24	; 0x802972 <g_twi1_gyro_1_accel_facty>
   1bbb8:	90 93 73 29 	sts	0x2973, r25	; 0x802973 <g_twi1_gyro_1_accel_facty+0x1>
				g_twi1_gyro_1_accel_factz	= C_TWI1_GYRO_1_ACCEL_FACTZ_DEFAULT;	// Z = Zchip * factz / 10000
   1bbbc:	8e ed       	ldi	r24, 0xDE	; 222
   1bbbe:	96 e2       	ldi	r25, 0x26	; 38
   1bbc0:	80 93 74 29 	sts	0x2974, r24	; 0x802974 <g_twi1_gyro_1_accel_factz>
   1bbc4:	90 93 75 29 	sts	0x2975, r25	; 0x802975 <g_twi1_gyro_1_accel_factz+0x1>

				g_twi1_gyro_1_gyro_ofsx		= C_TWI1_GYRO_1_GYRO_OFSX_DEFAULT;		//  4LSB / OFS
   1bbc8:	88 ef       	ldi	r24, 0xF8	; 248
   1bbca:	9f ef       	ldi	r25, 0xFF	; 255
   1bbcc:	80 93 82 29 	sts	0x2982, r24	; 0x802982 <g_twi1_gyro_1_gyro_ofsx>
   1bbd0:	90 93 83 29 	sts	0x2983, r25	; 0x802983 <g_twi1_gyro_1_gyro_ofsx+0x1>
				g_twi1_gyro_1_gyro_ofsy		= C_TWI1_GYRO_1_GYRO_OFSY_DEFAULT;		//  4LSB / OFS
   1bbd4:	8c ee       	ldi	r24, 0xEC	; 236
   1bbd6:	9f ef       	ldi	r25, 0xFF	; 255
   1bbd8:	80 93 84 29 	sts	0x2984, r24	; 0x802984 <g_twi1_gyro_1_gyro_ofsy>
   1bbdc:	90 93 85 29 	sts	0x2985, r25	; 0x802985 <g_twi1_gyro_1_gyro_ofsy+0x1>
				g_twi1_gyro_1_gyro_ofsz		= C_TWI1_GYRO_1_GYRO_OFSZ_DEFAULT;		//  4LSB / OFS
   1bbe0:	85 e2       	ldi	r24, 0x25	; 37
   1bbe2:	90 e0       	ldi	r25, 0x00	; 0
   1bbe4:	80 93 86 29 	sts	0x2986, r24	; 0x802986 <g_twi1_gyro_1_gyro_ofsz>
   1bbe8:	90 93 87 29 	sts	0x2987, r25	; 0x802987 <g_twi1_gyro_1_gyro_ofsz+0x1>

				g_twi1_gyro_2_mag_factx		= C_TWI1_GYRO_2_MAG_FACTX_DEFAULT;		// X = Xchip * factx / 10000
   1bbec:	80 e5       	ldi	r24, 0x50	; 80
   1bbee:	9e e1       	ldi	r25, 0x1E	; 30
   1bbf0:	80 93 a6 29 	sts	0x29A6, r24	; 0x8029a6 <g_twi1_gyro_2_mag_factx>
   1bbf4:	90 93 a7 29 	sts	0x29A7, r25	; 0x8029a7 <g_twi1_gyro_2_mag_factx+0x1>
				g_twi1_gyro_2_mag_facty		= C_TWI1_GYRO_2_MAG_FACTY_DEFAULT;		// Y = Ychip * facty / 10000
   1bbf8:	86 ec       	ldi	r24, 0xC6	; 198
   1bbfa:	90 e2       	ldi	r25, 0x20	; 32
   1bbfc:	80 93 a8 29 	sts	0x29A8, r24	; 0x8029a8 <g_twi1_gyro_2_mag_facty>
   1bc00:	90 93 a9 29 	sts	0x29A9, r25	; 0x8029a9 <g_twi1_gyro_2_mag_facty+0x1>
				g_twi1_gyro_2_mag_factz		= C_TWI1_GYRO_2_MAG_FACTZ_DEFAULT;		// Z = Zchip * factz / 10000
   1bc04:	82 e1       	ldi	r24, 0x12	; 18
   1bc06:	95 e2       	ldi	r25, 0x25	; 37
   1bc08:	80 93 aa 29 	sts	0x29AA, r24	; 0x8029aa <g_twi1_gyro_2_mag_factz>
   1bc0c:	90 93 ab 29 	sts	0x29AB, r25	; 0x8029ab <g_twi1_gyro_2_mag_factz+0x1>

				/* Update the offset registers in the I2C device */
				g_twi1_gyro_gyro_offset_set__flag	= true;
   1bc10:	81 e0       	ldi	r24, 0x01	; 1
   1bc12:	80 93 94 29 	sts	0x2994, r24	; 0x802994 <g_twi1_gyro_gyro_offset_set__flag>
				g_twi1_gyro_accel_offset_set__flag	= true;
   1bc16:	81 e0       	ldi	r24, 0x01	; 1
   1bc18:	80 93 95 29 	sts	0x2995, r24	; 0x802995 <g_twi1_gyro_accel_offset_set__flag>

				cpu_irq_restore(flags);
   1bc1c:	89 81       	ldd	r24, Y+1	; 0x01
   1bc1e:	0e 94 fb c7 	call	0x18ff6	; 0x18ff6 <cpu_irq_restore>

				/* Write back current offset values to the EEPROM */
				save_globals(EEPROM_SAVE_BF__9AXIS_OFFSETS);
   1bc22:	82 e0       	ldi	r24, 0x02	; 2
   1bc24:	90 e0       	ldi	r25, 0x00	; 0
   1bc26:	0e 94 d0 d5 	call	0x1aba0	; 0x1aba0 <save_globals>
			}
		break;
   1bc2a:	8e c1       	rjmp	.+796    	; 0x1bf48 <calibration_mode+0x428>

		case CALIBRATION_MODE_ENUM__GYRO:
			{
				irqflags_t flags = cpu_irq_save();
   1bc2c:	0e 94 eb c7 	call	0x18fd6	; 0x18fd6 <cpu_irq_save>
   1bc30:	8a 83       	std	Y+2, r24	; 0x02

				/* Adjust the settings */
				g_twi1_gyro_1_gyro_ofsx -= (g_twi1_gyro_1_gyro_x >> 2);
   1bc32:	80 91 7c 29 	lds	r24, 0x297C	; 0x80297c <g_twi1_gyro_1_gyro_x>
   1bc36:	90 91 7d 29 	lds	r25, 0x297D	; 0x80297d <g_twi1_gyro_1_gyro_x+0x1>
   1bc3a:	95 95       	asr	r25
   1bc3c:	87 95       	ror	r24
   1bc3e:	95 95       	asr	r25
   1bc40:	87 95       	ror	r24
   1bc42:	20 91 82 29 	lds	r18, 0x2982	; 0x802982 <g_twi1_gyro_1_gyro_ofsx>
   1bc46:	30 91 83 29 	lds	r19, 0x2983	; 0x802983 <g_twi1_gyro_1_gyro_ofsx+0x1>
   1bc4a:	a9 01       	movw	r20, r18
   1bc4c:	48 1b       	sub	r20, r24
   1bc4e:	59 0b       	sbc	r21, r25
   1bc50:	ca 01       	movw	r24, r20
   1bc52:	80 93 82 29 	sts	0x2982, r24	; 0x802982 <g_twi1_gyro_1_gyro_ofsx>
   1bc56:	90 93 83 29 	sts	0x2983, r25	; 0x802983 <g_twi1_gyro_1_gyro_ofsx+0x1>
				g_twi1_gyro_1_gyro_ofsy -= (g_twi1_gyro_1_gyro_y >> 2);
   1bc5a:	80 91 7e 29 	lds	r24, 0x297E	; 0x80297e <g_twi1_gyro_1_gyro_y>
   1bc5e:	90 91 7f 29 	lds	r25, 0x297F	; 0x80297f <g_twi1_gyro_1_gyro_y+0x1>
   1bc62:	95 95       	asr	r25
   1bc64:	87 95       	ror	r24
   1bc66:	95 95       	asr	r25
   1bc68:	87 95       	ror	r24
   1bc6a:	20 91 84 29 	lds	r18, 0x2984	; 0x802984 <g_twi1_gyro_1_gyro_ofsy>
   1bc6e:	30 91 85 29 	lds	r19, 0x2985	; 0x802985 <g_twi1_gyro_1_gyro_ofsy+0x1>
   1bc72:	a9 01       	movw	r20, r18
   1bc74:	48 1b       	sub	r20, r24
   1bc76:	59 0b       	sbc	r21, r25
   1bc78:	ca 01       	movw	r24, r20
   1bc7a:	80 93 84 29 	sts	0x2984, r24	; 0x802984 <g_twi1_gyro_1_gyro_ofsy>
   1bc7e:	90 93 85 29 	sts	0x2985, r25	; 0x802985 <g_twi1_gyro_1_gyro_ofsy+0x1>
				g_twi1_gyro_1_gyro_ofsz -= (g_twi1_gyro_1_gyro_z >> 2);
   1bc82:	80 91 80 29 	lds	r24, 0x2980	; 0x802980 <g_twi1_gyro_1_gyro_z>
   1bc86:	90 91 81 29 	lds	r25, 0x2981	; 0x802981 <g_twi1_gyro_1_gyro_z+0x1>
   1bc8a:	95 95       	asr	r25
   1bc8c:	87 95       	ror	r24
   1bc8e:	95 95       	asr	r25
   1bc90:	87 95       	ror	r24
   1bc92:	20 91 86 29 	lds	r18, 0x2986	; 0x802986 <g_twi1_gyro_1_gyro_ofsz>
   1bc96:	30 91 87 29 	lds	r19, 0x2987	; 0x802987 <g_twi1_gyro_1_gyro_ofsz+0x1>
   1bc9a:	a9 01       	movw	r20, r18
   1bc9c:	48 1b       	sub	r20, r24
   1bc9e:	59 0b       	sbc	r21, r25
   1bca0:	ca 01       	movw	r24, r20
   1bca2:	80 93 86 29 	sts	0x2986, r24	; 0x802986 <g_twi1_gyro_1_gyro_ofsz>
   1bca6:	90 93 87 29 	sts	0x2987, r25	; 0x802987 <g_twi1_gyro_1_gyro_ofsz+0x1>

				/* Update the offset registers in the I2C device */
				g_twi1_gyro_gyro_offset_set__flag = true;
   1bcaa:	81 e0       	ldi	r24, 0x01	; 1
   1bcac:	80 93 94 29 	sts	0x2994, r24	; 0x802994 <g_twi1_gyro_gyro_offset_set__flag>

				cpu_irq_restore(flags);
   1bcb0:	8a 81       	ldd	r24, Y+2	; 0x02
   1bcb2:	0e 94 fb c7 	call	0x18ff6	; 0x18ff6 <cpu_irq_restore>

				/* Write back current offset values to the EEPROM */
				save_globals(EEPROM_SAVE_BF__9AXIS_OFFSETS);
   1bcb6:	82 e0       	ldi	r24, 0x02	; 2
   1bcb8:	90 e0       	ldi	r25, 0x00	; 0
   1bcba:	0e 94 d0 d5 	call	0x1aba0	; 0x1aba0 <save_globals>
			}
		break;
   1bcbe:	44 c1       	rjmp	.+648    	; 0x1bf48 <calibration_mode+0x428>

		case CALIBRATION_MODE_ENUM__ACCEL_X:
			{
				irqflags_t flags = cpu_irq_save();
   1bcc0:	0e 94 eb c7 	call	0x18fd6	; 0x18fd6 <cpu_irq_save>
   1bcc4:	8b 83       	std	Y+3, r24	; 0x03

				/* Adjust X factor */
				if (g_twi1_gyro_1_accel_x_mg) {
   1bcc6:	80 91 76 29 	lds	r24, 0x2976	; 0x802976 <g_twi1_gyro_1_accel_x_mg>
   1bcca:	90 91 77 29 	lds	r25, 0x2977	; 0x802977 <g_twi1_gyro_1_accel_x_mg+0x1>
   1bcce:	89 2b       	or	r24, r25
   1bcd0:	11 f1       	breq	.+68     	; 0x1bd16 <calibration_mode+0x1f6>
					g_twi1_gyro_1_accel_factx = (int16_t) (((int32_t)g_twi1_gyro_1_accel_factx * 1000L) / g_twi1_gyro_1_accel_x_mg);
   1bcd2:	80 91 70 29 	lds	r24, 0x2970	; 0x802970 <g_twi1_gyro_1_accel_factx>
   1bcd6:	90 91 71 29 	lds	r25, 0x2971	; 0x802971 <g_twi1_gyro_1_accel_factx+0x1>
   1bcda:	9c 01       	movw	r18, r24
   1bcdc:	99 0f       	add	r25, r25
   1bcde:	44 0b       	sbc	r20, r20
   1bce0:	55 0b       	sbc	r21, r21
   1bce2:	88 ee       	ldi	r24, 0xE8	; 232
   1bce4:	93 e0       	ldi	r25, 0x03	; 3
   1bce6:	dc 01       	movw	r26, r24
   1bce8:	0f 94 5b 2d 	call	0x25ab6	; 0x25ab6 <__muluhisi3>
   1bcec:	7b 01       	movw	r14, r22
   1bcee:	8c 01       	movw	r16, r24
   1bcf0:	80 91 76 29 	lds	r24, 0x2976	; 0x802976 <g_twi1_gyro_1_accel_x_mg>
   1bcf4:	90 91 77 29 	lds	r25, 0x2977	; 0x802977 <g_twi1_gyro_1_accel_x_mg+0x1>
   1bcf8:	9c 01       	movw	r18, r24
   1bcfa:	99 0f       	add	r25, r25
   1bcfc:	44 0b       	sbc	r20, r20
   1bcfe:	55 0b       	sbc	r21, r21
   1bd00:	c8 01       	movw	r24, r16
   1bd02:	b7 01       	movw	r22, r14
   1bd04:	0f 94 28 2d 	call	0x25a50	; 0x25a50 <__divmodsi4>
   1bd08:	da 01       	movw	r26, r20
   1bd0a:	c9 01       	movw	r24, r18
   1bd0c:	80 93 70 29 	sts	0x2970, r24	; 0x802970 <g_twi1_gyro_1_accel_factx>
   1bd10:	90 93 71 29 	sts	0x2971, r25	; 0x802971 <g_twi1_gyro_1_accel_factx+0x1>
   1bd14:	06 c0       	rjmp	.+12     	; 0x1bd22 <calibration_mode+0x202>
				} else {
					g_twi1_gyro_1_accel_factx = C_TWI1_GYRO_1_ACCEL_FACTX_DEFAULT;
   1bd16:	8c ef       	ldi	r24, 0xFC	; 252
   1bd18:	96 e2       	ldi	r25, 0x26	; 38
   1bd1a:	80 93 70 29 	sts	0x2970, r24	; 0x802970 <g_twi1_gyro_1_accel_factx>
   1bd1e:	90 93 71 29 	sts	0x2971, r25	; 0x802971 <g_twi1_gyro_1_accel_factx+0x1>
				}

				/* Adjust Y/Z offsets */
				g_twi1_gyro_1_accel_ofsy -= (g_twi1_gyro_1_accel_y >> 4);
   1bd22:	80 91 66 29 	lds	r24, 0x2966	; 0x802966 <g_twi1_gyro_1_accel_y>
   1bd26:	90 91 67 29 	lds	r25, 0x2967	; 0x802967 <g_twi1_gyro_1_accel_y+0x1>
   1bd2a:	95 95       	asr	r25
   1bd2c:	87 95       	ror	r24
   1bd2e:	95 95       	asr	r25
   1bd30:	87 95       	ror	r24
   1bd32:	95 95       	asr	r25
   1bd34:	87 95       	ror	r24
   1bd36:	95 95       	asr	r25
   1bd38:	87 95       	ror	r24
   1bd3a:	20 91 6c 29 	lds	r18, 0x296C	; 0x80296c <g_twi1_gyro_1_accel_ofsy>
   1bd3e:	30 91 6d 29 	lds	r19, 0x296D	; 0x80296d <g_twi1_gyro_1_accel_ofsy+0x1>
   1bd42:	a9 01       	movw	r20, r18
   1bd44:	48 1b       	sub	r20, r24
   1bd46:	59 0b       	sbc	r21, r25
   1bd48:	ca 01       	movw	r24, r20
   1bd4a:	80 93 6c 29 	sts	0x296C, r24	; 0x80296c <g_twi1_gyro_1_accel_ofsy>
   1bd4e:	90 93 6d 29 	sts	0x296D, r25	; 0x80296d <g_twi1_gyro_1_accel_ofsy+0x1>
				g_twi1_gyro_1_accel_ofsz -= (g_twi1_gyro_1_accel_z >> 4);
   1bd52:	80 91 68 29 	lds	r24, 0x2968	; 0x802968 <g_twi1_gyro_1_accel_z>
   1bd56:	90 91 69 29 	lds	r25, 0x2969	; 0x802969 <g_twi1_gyro_1_accel_z+0x1>
   1bd5a:	95 95       	asr	r25
   1bd5c:	87 95       	ror	r24
   1bd5e:	95 95       	asr	r25
   1bd60:	87 95       	ror	r24
   1bd62:	95 95       	asr	r25
   1bd64:	87 95       	ror	r24
   1bd66:	95 95       	asr	r25
   1bd68:	87 95       	ror	r24
   1bd6a:	20 91 6e 29 	lds	r18, 0x296E	; 0x80296e <g_twi1_gyro_1_accel_ofsz>
   1bd6e:	30 91 6f 29 	lds	r19, 0x296F	; 0x80296f <g_twi1_gyro_1_accel_ofsz+0x1>
   1bd72:	a9 01       	movw	r20, r18
   1bd74:	48 1b       	sub	r20, r24
   1bd76:	59 0b       	sbc	r21, r25
   1bd78:	ca 01       	movw	r24, r20
   1bd7a:	80 93 6e 29 	sts	0x296E, r24	; 0x80296e <g_twi1_gyro_1_accel_ofsz>
   1bd7e:	90 93 6f 29 	sts	0x296F, r25	; 0x80296f <g_twi1_gyro_1_accel_ofsz+0x1>

				/* Update the offset registers in the I2C device */
				g_twi1_gyro_accel_offset_set__flag = true;
   1bd82:	81 e0       	ldi	r24, 0x01	; 1
   1bd84:	80 93 95 29 	sts	0x2995, r24	; 0x802995 <g_twi1_gyro_accel_offset_set__flag>

				cpu_irq_restore(flags);
   1bd88:	8b 81       	ldd	r24, Y+3	; 0x03
   1bd8a:	0e 94 fb c7 	call	0x18ff6	; 0x18ff6 <cpu_irq_restore>

				/* Write back current offset values to the EEPROM */
				save_globals(EEPROM_SAVE_BF__9AXIS_OFFSETS);
   1bd8e:	82 e0       	ldi	r24, 0x02	; 2
   1bd90:	90 e0       	ldi	r25, 0x00	; 0
   1bd92:	0e 94 d0 d5 	call	0x1aba0	; 0x1aba0 <save_globals>
			}
		break;
   1bd96:	d8 c0       	rjmp	.+432    	; 0x1bf48 <calibration_mode+0x428>

		case CALIBRATION_MODE_ENUM__ACCEL_Y:
			{
				irqflags_t flags = cpu_irq_save();
   1bd98:	0e 94 eb c7 	call	0x18fd6	; 0x18fd6 <cpu_irq_save>
   1bd9c:	8c 83       	std	Y+4, r24	; 0x04

				/* Adjust Y factor */
				if (g_twi1_gyro_1_accel_y_mg) {
   1bd9e:	80 91 78 29 	lds	r24, 0x2978	; 0x802978 <g_twi1_gyro_1_accel_y_mg>
   1bda2:	90 91 79 29 	lds	r25, 0x2979	; 0x802979 <g_twi1_gyro_1_accel_y_mg+0x1>
   1bda6:	89 2b       	or	r24, r25
   1bda8:	11 f1       	breq	.+68     	; 0x1bdee <calibration_mode+0x2ce>
					g_twi1_gyro_1_accel_facty = (int16_t) (((int32_t)g_twi1_gyro_1_accel_facty * 1000L) / g_twi1_gyro_1_accel_y_mg);
   1bdaa:	80 91 72 29 	lds	r24, 0x2972	; 0x802972 <g_twi1_gyro_1_accel_facty>
   1bdae:	90 91 73 29 	lds	r25, 0x2973	; 0x802973 <g_twi1_gyro_1_accel_facty+0x1>
   1bdb2:	9c 01       	movw	r18, r24
   1bdb4:	99 0f       	add	r25, r25
   1bdb6:	44 0b       	sbc	r20, r20
   1bdb8:	55 0b       	sbc	r21, r21
   1bdba:	88 ee       	ldi	r24, 0xE8	; 232
   1bdbc:	93 e0       	ldi	r25, 0x03	; 3
   1bdbe:	dc 01       	movw	r26, r24
   1bdc0:	0f 94 5b 2d 	call	0x25ab6	; 0x25ab6 <__muluhisi3>
   1bdc4:	7b 01       	movw	r14, r22
   1bdc6:	8c 01       	movw	r16, r24
   1bdc8:	80 91 78 29 	lds	r24, 0x2978	; 0x802978 <g_twi1_gyro_1_accel_y_mg>
   1bdcc:	90 91 79 29 	lds	r25, 0x2979	; 0x802979 <g_twi1_gyro_1_accel_y_mg+0x1>
   1bdd0:	9c 01       	movw	r18, r24
   1bdd2:	99 0f       	add	r25, r25
   1bdd4:	44 0b       	sbc	r20, r20
   1bdd6:	55 0b       	sbc	r21, r21
   1bdd8:	c8 01       	movw	r24, r16
   1bdda:	b7 01       	movw	r22, r14
   1bddc:	0f 94 28 2d 	call	0x25a50	; 0x25a50 <__divmodsi4>
   1bde0:	da 01       	movw	r26, r20
   1bde2:	c9 01       	movw	r24, r18
   1bde4:	80 93 72 29 	sts	0x2972, r24	; 0x802972 <g_twi1_gyro_1_accel_facty>
   1bde8:	90 93 73 29 	sts	0x2973, r25	; 0x802973 <g_twi1_gyro_1_accel_facty+0x1>
   1bdec:	06 c0       	rjmp	.+12     	; 0x1bdfa <calibration_mode+0x2da>
				} else {
					g_twi1_gyro_1_accel_facty = C_TWI1_GYRO_1_ACCEL_FACTY_DEFAULT;
   1bdee:	87 ef       	ldi	r24, 0xF7	; 247
   1bdf0:	96 e2       	ldi	r25, 0x26	; 38
   1bdf2:	80 93 72 29 	sts	0x2972, r24	; 0x802972 <g_twi1_gyro_1_accel_facty>
   1bdf6:	90 93 73 29 	sts	0x2973, r25	; 0x802973 <g_twi1_gyro_1_accel_facty+0x1>
				}

				/* Adjust X/Z offsets */
				g_twi1_gyro_1_accel_ofsx -= (g_twi1_gyro_1_accel_x >> 4);
   1bdfa:	80 91 64 29 	lds	r24, 0x2964	; 0x802964 <g_twi1_gyro_1_accel_x>
   1bdfe:	90 91 65 29 	lds	r25, 0x2965	; 0x802965 <g_twi1_gyro_1_accel_x+0x1>
   1be02:	95 95       	asr	r25
   1be04:	87 95       	ror	r24
   1be06:	95 95       	asr	r25
   1be08:	87 95       	ror	r24
   1be0a:	95 95       	asr	r25
   1be0c:	87 95       	ror	r24
   1be0e:	95 95       	asr	r25
   1be10:	87 95       	ror	r24
   1be12:	20 91 6a 29 	lds	r18, 0x296A	; 0x80296a <g_twi1_gyro_1_accel_ofsx>
   1be16:	30 91 6b 29 	lds	r19, 0x296B	; 0x80296b <g_twi1_gyro_1_accel_ofsx+0x1>
   1be1a:	a9 01       	movw	r20, r18
   1be1c:	48 1b       	sub	r20, r24
   1be1e:	59 0b       	sbc	r21, r25
   1be20:	ca 01       	movw	r24, r20
   1be22:	80 93 6a 29 	sts	0x296A, r24	; 0x80296a <g_twi1_gyro_1_accel_ofsx>
   1be26:	90 93 6b 29 	sts	0x296B, r25	; 0x80296b <g_twi1_gyro_1_accel_ofsx+0x1>
				g_twi1_gyro_1_accel_ofsz -= (g_twi1_gyro_1_accel_z >> 4);
   1be2a:	80 91 68 29 	lds	r24, 0x2968	; 0x802968 <g_twi1_gyro_1_accel_z>
   1be2e:	90 91 69 29 	lds	r25, 0x2969	; 0x802969 <g_twi1_gyro_1_accel_z+0x1>
   1be32:	95 95       	asr	r25
   1be34:	87 95       	ror	r24
   1be36:	95 95       	asr	r25
   1be38:	87 95       	ror	r24
   1be3a:	95 95       	asr	r25
   1be3c:	87 95       	ror	r24
   1be3e:	95 95       	asr	r25
   1be40:	87 95       	ror	r24
   1be42:	20 91 6e 29 	lds	r18, 0x296E	; 0x80296e <g_twi1_gyro_1_accel_ofsz>
   1be46:	30 91 6f 29 	lds	r19, 0x296F	; 0x80296f <g_twi1_gyro_1_accel_ofsz+0x1>
   1be4a:	a9 01       	movw	r20, r18
   1be4c:	48 1b       	sub	r20, r24
   1be4e:	59 0b       	sbc	r21, r25
   1be50:	ca 01       	movw	r24, r20
   1be52:	80 93 6e 29 	sts	0x296E, r24	; 0x80296e <g_twi1_gyro_1_accel_ofsz>
   1be56:	90 93 6f 29 	sts	0x296F, r25	; 0x80296f <g_twi1_gyro_1_accel_ofsz+0x1>

				/* Update the offset registers in the I2C device */
				g_twi1_gyro_accel_offset_set__flag = true;
   1be5a:	81 e0       	ldi	r24, 0x01	; 1
   1be5c:	80 93 95 29 	sts	0x2995, r24	; 0x802995 <g_twi1_gyro_accel_offset_set__flag>

				cpu_irq_restore(flags);
   1be60:	8c 81       	ldd	r24, Y+4	; 0x04
   1be62:	0e 94 fb c7 	call	0x18ff6	; 0x18ff6 <cpu_irq_restore>

				/* Write back current offset values to the EEPROM */
				save_globals(EEPROM_SAVE_BF__9AXIS_OFFSETS);
   1be66:	82 e0       	ldi	r24, 0x02	; 2
   1be68:	90 e0       	ldi	r25, 0x00	; 0
   1be6a:	0e 94 d0 d5 	call	0x1aba0	; 0x1aba0 <save_globals>
			}
		break;
   1be6e:	6c c0       	rjmp	.+216    	; 0x1bf48 <calibration_mode+0x428>

		case CALIBRATION_MODE_ENUM__ACCEL_Z:
			{
				irqflags_t flags = cpu_irq_save();
   1be70:	0e 94 eb c7 	call	0x18fd6	; 0x18fd6 <cpu_irq_save>
   1be74:	8d 83       	std	Y+5, r24	; 0x05

				/* Adjust Z factor */
				if (g_twi1_gyro_1_accel_z_mg) {
   1be76:	80 91 7a 29 	lds	r24, 0x297A	; 0x80297a <g_twi1_gyro_1_accel_z_mg>
   1be7a:	90 91 7b 29 	lds	r25, 0x297B	; 0x80297b <g_twi1_gyro_1_accel_z_mg+0x1>
   1be7e:	89 2b       	or	r24, r25
   1be80:	11 f1       	breq	.+68     	; 0x1bec6 <calibration_mode+0x3a6>
					g_twi1_gyro_1_accel_factz = (int16_t) (((int32_t)g_twi1_gyro_1_accel_factz * 1000L) / g_twi1_gyro_1_accel_z_mg);
   1be82:	80 91 74 29 	lds	r24, 0x2974	; 0x802974 <g_twi1_gyro_1_accel_factz>
   1be86:	90 91 75 29 	lds	r25, 0x2975	; 0x802975 <g_twi1_gyro_1_accel_factz+0x1>
   1be8a:	9c 01       	movw	r18, r24
   1be8c:	99 0f       	add	r25, r25
   1be8e:	44 0b       	sbc	r20, r20
   1be90:	55 0b       	sbc	r21, r21
   1be92:	88 ee       	ldi	r24, 0xE8	; 232
   1be94:	93 e0       	ldi	r25, 0x03	; 3
   1be96:	dc 01       	movw	r26, r24
   1be98:	0f 94 5b 2d 	call	0x25ab6	; 0x25ab6 <__muluhisi3>
   1be9c:	7b 01       	movw	r14, r22
   1be9e:	8c 01       	movw	r16, r24
   1bea0:	80 91 7a 29 	lds	r24, 0x297A	; 0x80297a <g_twi1_gyro_1_accel_z_mg>
   1bea4:	90 91 7b 29 	lds	r25, 0x297B	; 0x80297b <g_twi1_gyro_1_accel_z_mg+0x1>
   1bea8:	9c 01       	movw	r18, r24
   1beaa:	99 0f       	add	r25, r25
   1beac:	44 0b       	sbc	r20, r20
   1beae:	55 0b       	sbc	r21, r21
   1beb0:	c8 01       	movw	r24, r16
   1beb2:	b7 01       	movw	r22, r14
   1beb4:	0f 94 28 2d 	call	0x25a50	; 0x25a50 <__divmodsi4>
   1beb8:	da 01       	movw	r26, r20
   1beba:	c9 01       	movw	r24, r18
   1bebc:	80 93 74 29 	sts	0x2974, r24	; 0x802974 <g_twi1_gyro_1_accel_factz>
   1bec0:	90 93 75 29 	sts	0x2975, r25	; 0x802975 <g_twi1_gyro_1_accel_factz+0x1>
   1bec4:	06 c0       	rjmp	.+12     	; 0x1bed2 <calibration_mode+0x3b2>
				} else {
					g_twi1_gyro_1_accel_factz = C_TWI1_GYRO_1_ACCEL_FACTZ_DEFAULT;
   1bec6:	8e ed       	ldi	r24, 0xDE	; 222
   1bec8:	96 e2       	ldi	r25, 0x26	; 38
   1beca:	80 93 74 29 	sts	0x2974, r24	; 0x802974 <g_twi1_gyro_1_accel_factz>
   1bece:	90 93 75 29 	sts	0x2975, r25	; 0x802975 <g_twi1_gyro_1_accel_factz+0x1>
				}

				/* Adjust X/Y offsets */
				g_twi1_gyro_1_accel_ofsx -= (g_twi1_gyro_1_accel_x >> 4);
   1bed2:	80 91 64 29 	lds	r24, 0x2964	; 0x802964 <g_twi1_gyro_1_accel_x>
   1bed6:	90 91 65 29 	lds	r25, 0x2965	; 0x802965 <g_twi1_gyro_1_accel_x+0x1>
   1beda:	95 95       	asr	r25
   1bedc:	87 95       	ror	r24
   1bede:	95 95       	asr	r25
   1bee0:	87 95       	ror	r24
   1bee2:	95 95       	asr	r25
   1bee4:	87 95       	ror	r24
   1bee6:	95 95       	asr	r25
   1bee8:	87 95       	ror	r24
   1beea:	20 91 6a 29 	lds	r18, 0x296A	; 0x80296a <g_twi1_gyro_1_accel_ofsx>
   1beee:	30 91 6b 29 	lds	r19, 0x296B	; 0x80296b <g_twi1_gyro_1_accel_ofsx+0x1>
   1bef2:	a9 01       	movw	r20, r18
   1bef4:	48 1b       	sub	r20, r24
   1bef6:	59 0b       	sbc	r21, r25
   1bef8:	ca 01       	movw	r24, r20
   1befa:	80 93 6a 29 	sts	0x296A, r24	; 0x80296a <g_twi1_gyro_1_accel_ofsx>
   1befe:	90 93 6b 29 	sts	0x296B, r25	; 0x80296b <g_twi1_gyro_1_accel_ofsx+0x1>
				g_twi1_gyro_1_accel_ofsy -= (g_twi1_gyro_1_accel_y >> 4);
   1bf02:	80 91 66 29 	lds	r24, 0x2966	; 0x802966 <g_twi1_gyro_1_accel_y>
   1bf06:	90 91 67 29 	lds	r25, 0x2967	; 0x802967 <g_twi1_gyro_1_accel_y+0x1>
   1bf0a:	95 95       	asr	r25
   1bf0c:	87 95       	ror	r24
   1bf0e:	95 95       	asr	r25
   1bf10:	87 95       	ror	r24
   1bf12:	95 95       	asr	r25
   1bf14:	87 95       	ror	r24
   1bf16:	95 95       	asr	r25
   1bf18:	87 95       	ror	r24
   1bf1a:	20 91 6c 29 	lds	r18, 0x296C	; 0x80296c <g_twi1_gyro_1_accel_ofsy>
   1bf1e:	30 91 6d 29 	lds	r19, 0x296D	; 0x80296d <g_twi1_gyro_1_accel_ofsy+0x1>
   1bf22:	a9 01       	movw	r20, r18
   1bf24:	48 1b       	sub	r20, r24
   1bf26:	59 0b       	sbc	r21, r25
   1bf28:	ca 01       	movw	r24, r20
   1bf2a:	80 93 6c 29 	sts	0x296C, r24	; 0x80296c <g_twi1_gyro_1_accel_ofsy>
   1bf2e:	90 93 6d 29 	sts	0x296D, r25	; 0x80296d <g_twi1_gyro_1_accel_ofsy+0x1>

				/* Update the offset registers in the I2C device */
				g_twi1_gyro_accel_offset_set__flag = true;
   1bf32:	81 e0       	ldi	r24, 0x01	; 1
   1bf34:	80 93 95 29 	sts	0x2995, r24	; 0x802995 <g_twi1_gyro_accel_offset_set__flag>

				cpu_irq_restore(flags);
   1bf38:	8d 81       	ldd	r24, Y+5	; 0x05
   1bf3a:	0e 94 fb c7 	call	0x18ff6	; 0x18ff6 <cpu_irq_restore>

				/* Write back current offset values to the EEPROM */
				save_globals(EEPROM_SAVE_BF__9AXIS_OFFSETS);
   1bf3e:	82 e0       	ldi	r24, 0x02	; 2
   1bf40:	90 e0       	ldi	r25, 0x00	; 0
   1bf42:	0e 94 d0 d5 	call	0x1aba0	; 0x1aba0 <save_globals>
			}
		break;
   1bf46:	00 00       	nop
	}
}
   1bf48:	00 00       	nop
   1bf4a:	26 96       	adiw	r28, 0x06	; 6
   1bf4c:	cd bf       	out	0x3d, r28	; 61
   1bf4e:	de bf       	out	0x3e, r29	; 62
   1bf50:	df 91       	pop	r29
   1bf52:	cf 91       	pop	r28
   1bf54:	1f 91       	pop	r17
   1bf56:	0f 91       	pop	r16
   1bf58:	ff 90       	pop	r15
   1bf5a:	ef 90       	pop	r14
   1bf5c:	08 95       	ret

0001bf5e <dac_app_enable>:

void dac_app_enable(bool enable)
{
   1bf5e:	cf 93       	push	r28
   1bf60:	df 93       	push	r29
   1bf62:	1f 92       	push	r1
   1bf64:	1f 92       	push	r1
   1bf66:	cd b7       	in	r28, 0x3d	; 61
   1bf68:	de b7       	in	r29, 0x3e	; 62
   1bf6a:	8a 83       	std	Y+2, r24	; 0x02
	if (g_dac_enabled != enable) {
   1bf6c:	90 91 4e 26 	lds	r25, 0x264E	; 0x80264e <g_dac_enabled>
   1bf70:	8a 81       	ldd	r24, Y+2	; 0x02
   1bf72:	98 17       	cp	r25, r24
   1bf74:	09 f4       	brne	.+2      	; 0x1bf78 <dac_app_enable+0x1a>
   1bf76:	41 c0       	rjmp	.+130    	; 0x1bffa <dac_app_enable+0x9c>
		if (enable) {
   1bf78:	8a 81       	ldd	r24, Y+2	; 0x02
   1bf7a:	88 23       	and	r24, r24
   1bf7c:	c9 f1       	breq	.+114    	; 0x1bff0 <dac_app_enable+0x92>
			/* Setting the values */
			{
				irqflags_t flags	= cpu_irq_save();
   1bf7e:	0e 94 eb c7 	call	0x18fd6	; 0x18fd6 <cpu_irq_save>
   1bf82:	89 83       	std	Y+1, r24	; 0x01
				dds0_freq_mHz		= 2000000UL;		// 2 kHz
   1bf84:	80 e8       	ldi	r24, 0x80	; 128
   1bf86:	94 e8       	ldi	r25, 0x84	; 132
   1bf88:	ae e1       	ldi	r26, 0x1E	; 30
   1bf8a:	b0 e0       	ldi	r27, 0x00	; 0
   1bf8c:	80 93 39 20 	sts	0x2039, r24	; 0x802039 <dds0_freq_mHz>
   1bf90:	90 93 3a 20 	sts	0x203A, r25	; 0x80203a <dds0_freq_mHz+0x1>
   1bf94:	a0 93 3b 20 	sts	0x203B, r26	; 0x80203b <dds0_freq_mHz+0x2>
   1bf98:	b0 93 3c 20 	sts	0x203C, r27	; 0x80203c <dds0_freq_mHz+0x3>
				dds0_reg			= 0UL;				// Sine
   1bf9c:	10 92 b1 2c 	sts	0x2CB1, r1	; 0x802cb1 <dds0_reg>
   1bfa0:	10 92 b2 2c 	sts	0x2CB2, r1	; 0x802cb2 <dds0_reg+0x1>
   1bfa4:	10 92 b3 2c 	sts	0x2CB3, r1	; 0x802cb3 <dds0_reg+0x2>
   1bfa8:	10 92 b4 2c 	sts	0x2CB4, r1	; 0x802cb4 <dds0_reg+0x3>
				dds1_freq_mHz		= 4000010UL;		// 4 kHz
   1bfac:	8a e0       	ldi	r24, 0x0A	; 10
   1bfae:	99 e0       	ldi	r25, 0x09	; 9
   1bfb0:	ad e3       	ldi	r26, 0x3D	; 61
   1bfb2:	b0 e0       	ldi	r27, 0x00	; 0
   1bfb4:	80 93 3d 20 	sts	0x203D, r24	; 0x80203d <dds1_freq_mHz>
   1bfb8:	90 93 3e 20 	sts	0x203E, r25	; 0x80203e <dds1_freq_mHz+0x1>
   1bfbc:	a0 93 3f 20 	sts	0x203F, r26	; 0x80203f <dds1_freq_mHz+0x2>
   1bfc0:	b0 93 40 20 	sts	0x2040, r27	; 0x802040 <dds1_freq_mHz+0x3>
				dds1_reg			= 0x40000000UL;		// Cosine
   1bfc4:	80 e0       	ldi	r24, 0x00	; 0
   1bfc6:	90 e0       	ldi	r25, 0x00	; 0
   1bfc8:	a0 e0       	ldi	r26, 0x00	; 0
   1bfca:	b0 e4       	ldi	r27, 0x40	; 64
   1bfcc:	80 93 41 20 	sts	0x2041, r24	; 0x802041 <dds1_reg>
   1bfd0:	90 93 42 20 	sts	0x2042, r25	; 0x802042 <dds1_reg+0x1>
   1bfd4:	a0 93 43 20 	sts	0x2043, r26	; 0x802043 <dds1_reg+0x2>
   1bfd8:	b0 93 44 20 	sts	0x2044, r27	; 0x802044 <dds1_reg+0x3>
				cpu_irq_restore(flags);
   1bfdc:	89 81       	ldd	r24, Y+1	; 0x01
   1bfde:	0e 94 fb c7 	call	0x18ff6	; 0x18ff6 <cpu_irq_restore>
			}

			dac_init();
   1bfe2:	0e 94 30 f9 	call	0x1f260	; 0x1f260 <dac_init>
			tc_start();
   1bfe6:	0e 94 5c f3 	call	0x1e6b8	; 0x1e6b8 <tc_start>
			dac_start();
   1bfea:	0e 94 e1 f9 	call	0x1f3c2	; 0x1f3c2 <dac_start>
   1bfee:	02 c0       	rjmp	.+4      	; 0x1bff4 <dac_app_enable+0x96>

		} else {
			dac_stop();
   1bff0:	0e 94 15 fa 	call	0x1f42a	; 0x1f42a <dac_stop>
		}

		/* atomic */
		g_dac_enabled = enable;
   1bff4:	8a 81       	ldd	r24, Y+2	; 0x02
   1bff6:	80 93 4e 26 	sts	0x264E, r24	; 0x80264e <g_dac_enabled>
	}
}
   1bffa:	00 00       	nop
   1bffc:	0f 90       	pop	r0
   1bffe:	0f 90       	pop	r0
   1c000:	df 91       	pop	r29
   1c002:	cf 91       	pop	r28
   1c004:	08 95       	ret

0001c006 <dds_update>:

void dds_update(float dds0_hz, float dds1_hz, float phase)
{
   1c006:	cf 92       	push	r12
   1c008:	ef 92       	push	r14
   1c00a:	ff 92       	push	r15
   1c00c:	0f 93       	push	r16
   1c00e:	1f 93       	push	r17
   1c010:	cf 93       	push	r28
   1c012:	df 93       	push	r29
   1c014:	cd b7       	in	r28, 0x3d	; 61
   1c016:	de b7       	in	r29, 0x3e	; 62
   1c018:	69 97       	sbiw	r28, 0x19	; 25
   1c01a:	cd bf       	out	0x3d, r28	; 61
   1c01c:	de bf       	out	0x3e, r29	; 62
   1c01e:	6e 87       	std	Y+14, r22	; 0x0e
   1c020:	7f 87       	std	Y+15, r23	; 0x0f
   1c022:	88 8b       	std	Y+16, r24	; 0x10
   1c024:	99 8b       	std	Y+17, r25	; 0x11
   1c026:	2a 8b       	std	Y+18, r18	; 0x12
   1c028:	3b 8b       	std	Y+19, r19	; 0x13
   1c02a:	4c 8b       	std	Y+20, r20	; 0x14
   1c02c:	5d 8b       	std	Y+21, r21	; 0x15
   1c02e:	ee 8a       	std	Y+22, r14	; 0x16
   1c030:	ff 8a       	std	Y+23, r15	; 0x17
   1c032:	08 8f       	std	Y+24, r16	; 0x18
   1c034:	19 8f       	std	Y+25, r17	; 0x19
	uint32_t l_dds0_freq_mHz = 0UL;
   1c036:	19 82       	std	Y+1, r1	; 0x01
   1c038:	1a 82       	std	Y+2, r1	; 0x02
   1c03a:	1b 82       	std	Y+3, r1	; 0x03
   1c03c:	1c 82       	std	Y+4, r1	; 0x04
	uint32_t l_dds1_freq_mHz = 0UL;
   1c03e:	1d 82       	std	Y+5, r1	; 0x05
   1c040:	1e 82       	std	Y+6, r1	; 0x06
   1c042:	1f 82       	std	Y+7, r1	; 0x07
   1c044:	18 86       	std	Y+8, r1	; 0x08
	uint32_t l_dds1_reg = 0UL;
   1c046:	19 86       	std	Y+9, r1	; 0x09
   1c048:	1a 86       	std	Y+10, r1	; 0x0a
   1c04a:	1b 86       	std	Y+11, r1	; 0x0b
   1c04c:	1c 86       	std	Y+12, r1	; 0x0c

	/* Update only when mHz value for DDS0 is given */
	if (dds0_hz >= 0.f) {
   1c04e:	20 e0       	ldi	r18, 0x00	; 0
   1c050:	30 e0       	ldi	r19, 0x00	; 0
   1c052:	a9 01       	movw	r20, r18
   1c054:	6e 85       	ldd	r22, Y+14	; 0x0e
   1c056:	7f 85       	ldd	r23, Y+15	; 0x0f
   1c058:	88 89       	ldd	r24, Y+16	; 0x10
   1c05a:	99 89       	ldd	r25, Y+17	; 0x11
   1c05c:	0f 94 20 27 	call	0x24e40	; 0x24e40 <__gesf2>
   1c060:	88 23       	and	r24, r24
   1c062:	b4 f0       	brlt	.+44     	; 0x1c090 <dds_update+0x8a>
		l_dds0_freq_mHz = (uint32_t) (dds0_hz * 1000.f);
   1c064:	20 e0       	ldi	r18, 0x00	; 0
   1c066:	30 e0       	ldi	r19, 0x00	; 0
   1c068:	4a e7       	ldi	r20, 0x7A	; 122
   1c06a:	54 e4       	ldi	r21, 0x44	; 68
   1c06c:	6e 85       	ldd	r22, Y+14	; 0x0e
   1c06e:	7f 85       	ldd	r23, Y+15	; 0x0f
   1c070:	88 89       	ldd	r24, Y+16	; 0x10
   1c072:	99 89       	ldd	r25, Y+17	; 0x11
   1c074:	0f 94 69 27 	call	0x24ed2	; 0x24ed2 <__mulsf3>
   1c078:	dc 01       	movw	r26, r24
   1c07a:	cb 01       	movw	r24, r22
   1c07c:	bc 01       	movw	r22, r24
   1c07e:	cd 01       	movw	r24, r26
   1c080:	0f 94 bb 25 	call	0x24b76	; 0x24b76 <__fixunssfsi>
   1c084:	dc 01       	movw	r26, r24
   1c086:	cb 01       	movw	r24, r22
   1c088:	89 83       	std	Y+1, r24	; 0x01
   1c08a:	9a 83       	std	Y+2, r25	; 0x02
   1c08c:	ab 83       	std	Y+3, r26	; 0x03
   1c08e:	bc 83       	std	Y+4, r27	; 0x04
	}

	/* Update only when mHz value for DDS1 is given */
	if (dds1_hz >= 0.f) {
   1c090:	20 e0       	ldi	r18, 0x00	; 0
   1c092:	30 e0       	ldi	r19, 0x00	; 0
   1c094:	a9 01       	movw	r20, r18
   1c096:	6a 89       	ldd	r22, Y+18	; 0x12
   1c098:	7b 89       	ldd	r23, Y+19	; 0x13
   1c09a:	8c 89       	ldd	r24, Y+20	; 0x14
   1c09c:	9d 89       	ldd	r25, Y+21	; 0x15
   1c09e:	0f 94 20 27 	call	0x24e40	; 0x24e40 <__gesf2>
   1c0a2:	88 23       	and	r24, r24
   1c0a4:	b4 f0       	brlt	.+44     	; 0x1c0d2 <dds_update+0xcc>
		l_dds1_freq_mHz = (uint32_t) (dds1_hz * 1000.f);
   1c0a6:	20 e0       	ldi	r18, 0x00	; 0
   1c0a8:	30 e0       	ldi	r19, 0x00	; 0
   1c0aa:	4a e7       	ldi	r20, 0x7A	; 122
   1c0ac:	54 e4       	ldi	r21, 0x44	; 68
   1c0ae:	6a 89       	ldd	r22, Y+18	; 0x12
   1c0b0:	7b 89       	ldd	r23, Y+19	; 0x13
   1c0b2:	8c 89       	ldd	r24, Y+20	; 0x14
   1c0b4:	9d 89       	ldd	r25, Y+21	; 0x15
   1c0b6:	0f 94 69 27 	call	0x24ed2	; 0x24ed2 <__mulsf3>
   1c0ba:	dc 01       	movw	r26, r24
   1c0bc:	cb 01       	movw	r24, r22
   1c0be:	bc 01       	movw	r22, r24
   1c0c0:	cd 01       	movw	r24, r26
   1c0c2:	0f 94 bb 25 	call	0x24b76	; 0x24b76 <__fixunssfsi>
   1c0c6:	dc 01       	movw	r26, r24
   1c0c8:	cb 01       	movw	r24, r22
   1c0ca:	8d 83       	std	Y+5, r24	; 0x05
   1c0cc:	9e 83       	std	Y+6, r25	; 0x06
   1c0ce:	af 83       	std	Y+7, r26	; 0x07
   1c0d0:	b8 87       	std	Y+8, r27	; 0x08
	}

	/* Set the phase between two starting oscillators */
	if (phase >= 0.f) {
   1c0d2:	20 e0       	ldi	r18, 0x00	; 0
   1c0d4:	30 e0       	ldi	r19, 0x00	; 0
   1c0d6:	a9 01       	movw	r20, r18
   1c0d8:	6e 89       	ldd	r22, Y+22	; 0x16
   1c0da:	7f 89       	ldd	r23, Y+23	; 0x17
   1c0dc:	88 8d       	ldd	r24, Y+24	; 0x18
   1c0de:	99 8d       	ldd	r25, Y+25	; 0x19
   1c0e0:	0f 94 20 27 	call	0x24e40	; 0x24e40 <__gesf2>
   1c0e4:	88 23       	and	r24, r24
   1c0e6:	04 f1       	brlt	.+64     	; 0x1c128 <dds_update+0x122>
		l_dds1_reg = (uint32_t) (0x40000000UL * (phase / 90.f));
   1c0e8:	20 e0       	ldi	r18, 0x00	; 0
   1c0ea:	30 e0       	ldi	r19, 0x00	; 0
   1c0ec:	44 eb       	ldi	r20, 0xB4	; 180
   1c0ee:	52 e4       	ldi	r21, 0x42	; 66
   1c0f0:	6e 89       	ldd	r22, Y+22	; 0x16
   1c0f2:	7f 89       	ldd	r23, Y+23	; 0x17
   1c0f4:	88 8d       	ldd	r24, Y+24	; 0x18
   1c0f6:	99 8d       	ldd	r25, Y+25	; 0x19
   1c0f8:	0f 94 14 25 	call	0x24a28	; 0x24a28 <__divsf3>
   1c0fc:	dc 01       	movw	r26, r24
   1c0fe:	cb 01       	movw	r24, r22
   1c100:	20 e0       	ldi	r18, 0x00	; 0
   1c102:	30 e0       	ldi	r19, 0x00	; 0
   1c104:	40 e8       	ldi	r20, 0x80	; 128
   1c106:	5e e4       	ldi	r21, 0x4E	; 78
   1c108:	bc 01       	movw	r22, r24
   1c10a:	cd 01       	movw	r24, r26
   1c10c:	0f 94 69 27 	call	0x24ed2	; 0x24ed2 <__mulsf3>
   1c110:	dc 01       	movw	r26, r24
   1c112:	cb 01       	movw	r24, r22
   1c114:	bc 01       	movw	r22, r24
   1c116:	cd 01       	movw	r24, r26
   1c118:	0f 94 bb 25 	call	0x24b76	; 0x24b76 <__fixunssfsi>
   1c11c:	dc 01       	movw	r26, r24
   1c11e:	cb 01       	movw	r24, r22
   1c120:	89 87       	std	Y+9, r24	; 0x09
   1c122:	9a 87       	std	Y+10, r25	; 0x0a
   1c124:	ab 87       	std	Y+11, r26	; 0x0b
   1c126:	bc 87       	std	Y+12, r27	; 0x0c
	}

	/* Modifying the DDS registers */
	{
		irqflags_t flags = cpu_irq_save();
   1c128:	0e 94 eb c7 	call	0x18fd6	; 0x18fd6 <cpu_irq_save>
   1c12c:	8d 87       	std	Y+13, r24	; 0x0d

		/* Update only when mHz value for DDS0 is given */
		if (dds0_hz >= 0.f) {
   1c12e:	20 e0       	ldi	r18, 0x00	; 0
   1c130:	30 e0       	ldi	r19, 0x00	; 0
   1c132:	a9 01       	movw	r20, r18
   1c134:	6e 85       	ldd	r22, Y+14	; 0x0e
   1c136:	7f 85       	ldd	r23, Y+15	; 0x0f
   1c138:	88 89       	ldd	r24, Y+16	; 0x10
   1c13a:	99 89       	ldd	r25, Y+17	; 0x11
   1c13c:	0f 94 20 27 	call	0x24e40	; 0x24e40 <__gesf2>
   1c140:	88 23       	and	r24, r24
   1c142:	64 f0       	brlt	.+24     	; 0x1c15c <dds_update+0x156>
			dds0_freq_mHz = l_dds0_freq_mHz;
   1c144:	89 81       	ldd	r24, Y+1	; 0x01
   1c146:	9a 81       	ldd	r25, Y+2	; 0x02
   1c148:	ab 81       	ldd	r26, Y+3	; 0x03
   1c14a:	bc 81       	ldd	r27, Y+4	; 0x04
   1c14c:	80 93 39 20 	sts	0x2039, r24	; 0x802039 <dds0_freq_mHz>
   1c150:	90 93 3a 20 	sts	0x203A, r25	; 0x80203a <dds0_freq_mHz+0x1>
   1c154:	a0 93 3b 20 	sts	0x203B, r26	; 0x80203b <dds0_freq_mHz+0x2>
   1c158:	b0 93 3c 20 	sts	0x203C, r27	; 0x80203c <dds0_freq_mHz+0x3>
		}

		/* Update only when mHz value for DDS1 is given */
		if (dds1_hz >= 0.f) {
   1c15c:	20 e0       	ldi	r18, 0x00	; 0
   1c15e:	30 e0       	ldi	r19, 0x00	; 0
   1c160:	a9 01       	movw	r20, r18
   1c162:	6a 89       	ldd	r22, Y+18	; 0x12
   1c164:	7b 89       	ldd	r23, Y+19	; 0x13
   1c166:	8c 89       	ldd	r24, Y+20	; 0x14
   1c168:	9d 89       	ldd	r25, Y+21	; 0x15
   1c16a:	0f 94 20 27 	call	0x24e40	; 0x24e40 <__gesf2>
   1c16e:	88 23       	and	r24, r24
   1c170:	64 f0       	brlt	.+24     	; 0x1c18a <dds_update+0x184>
			dds1_freq_mHz = l_dds1_freq_mHz;
   1c172:	8d 81       	ldd	r24, Y+5	; 0x05
   1c174:	9e 81       	ldd	r25, Y+6	; 0x06
   1c176:	af 81       	ldd	r26, Y+7	; 0x07
   1c178:	b8 85       	ldd	r27, Y+8	; 0x08
   1c17a:	80 93 3d 20 	sts	0x203D, r24	; 0x80203d <dds1_freq_mHz>
   1c17e:	90 93 3e 20 	sts	0x203E, r25	; 0x80203e <dds1_freq_mHz+0x1>
   1c182:	a0 93 3f 20 	sts	0x203F, r26	; 0x80203f <dds1_freq_mHz+0x2>
   1c186:	b0 93 40 20 	sts	0x2040, r27	; 0x802040 <dds1_freq_mHz+0x3>
		}

		/* Set the phase between two starting oscillators */
		if (phase >= 0.f) {
   1c18a:	20 e0       	ldi	r18, 0x00	; 0
   1c18c:	30 e0       	ldi	r19, 0x00	; 0
   1c18e:	a9 01       	movw	r20, r18
   1c190:	6e 89       	ldd	r22, Y+22	; 0x16
   1c192:	7f 89       	ldd	r23, Y+23	; 0x17
   1c194:	88 8d       	ldd	r24, Y+24	; 0x18
   1c196:	99 8d       	ldd	r25, Y+25	; 0x19
   1c198:	0f 94 20 27 	call	0x24e40	; 0x24e40 <__gesf2>
   1c19c:	88 23       	and	r24, r24
   1c19e:	a4 f0       	brlt	.+40     	; 0x1c1c8 <dds_update+0x1c2>
			dds0_reg = 0UL;
   1c1a0:	10 92 b1 2c 	sts	0x2CB1, r1	; 0x802cb1 <dds0_reg>
   1c1a4:	10 92 b2 2c 	sts	0x2CB2, r1	; 0x802cb2 <dds0_reg+0x1>
   1c1a8:	10 92 b3 2c 	sts	0x2CB3, r1	; 0x802cb3 <dds0_reg+0x2>
   1c1ac:	10 92 b4 2c 	sts	0x2CB4, r1	; 0x802cb4 <dds0_reg+0x3>
			dds1_reg = l_dds1_reg;
   1c1b0:	89 85       	ldd	r24, Y+9	; 0x09
   1c1b2:	9a 85       	ldd	r25, Y+10	; 0x0a
   1c1b4:	ab 85       	ldd	r26, Y+11	; 0x0b
   1c1b6:	bc 85       	ldd	r27, Y+12	; 0x0c
   1c1b8:	80 93 41 20 	sts	0x2041, r24	; 0x802041 <dds1_reg>
   1c1bc:	90 93 42 20 	sts	0x2042, r25	; 0x802042 <dds1_reg+0x1>
   1c1c0:	a0 93 43 20 	sts	0x2043, r26	; 0x802043 <dds1_reg+0x2>
   1c1c4:	b0 93 44 20 	sts	0x2044, r27	; 0x802044 <dds1_reg+0x3>
		}

		cpu_irq_restore(flags);
   1c1c8:	8d 85       	ldd	r24, Y+13	; 0x0d
   1c1ca:	0e 94 fb c7 	call	0x18ff6	; 0x18ff6 <cpu_irq_restore>
	}

	/* Calculate new increment values */
	sched_push(task_dac, SCHED_ENTRY_CB_TYPE__LISTTIME, 10, true, false, false);
   1c1ce:	c1 2c       	mov	r12, r1
   1c1d0:	e1 2c       	mov	r14, r1
   1c1d2:	01 e0       	ldi	r16, 0x01	; 1
   1c1d4:	2a e0       	ldi	r18, 0x0A	; 10
   1c1d6:	30 e0       	ldi	r19, 0x00	; 0
   1c1d8:	40 e0       	ldi	r20, 0x00	; 0
   1c1da:	50 e0       	ldi	r21, 0x00	; 0
   1c1dc:	60 e0       	ldi	r22, 0x00	; 0
   1c1de:	87 e1       	ldi	r24, 0x17	; 23
   1c1e0:	9b ef       	ldi	r25, 0xFB	; 251
   1c1e2:	0e 94 6b ec 	call	0x1d8d6	; 0x1d8d6 <sched_push>
}
   1c1e6:	00 00       	nop
   1c1e8:	69 96       	adiw	r28, 0x19	; 25
   1c1ea:	cd bf       	out	0x3d, r28	; 61
   1c1ec:	de bf       	out	0x3e, r29	; 62
   1c1ee:	df 91       	pop	r29
   1c1f0:	cf 91       	pop	r28
   1c1f2:	1f 91       	pop	r17
   1c1f4:	0f 91       	pop	r16
   1c1f6:	ff 90       	pop	r15
   1c1f8:	ef 90       	pop	r14
   1c1fa:	cf 90       	pop	r12
   1c1fc:	08 95       	ret

0001c1fe <errorBeep_enable>:

void errorBeep_enable(bool enable)
{
   1c1fe:	cf 93       	push	r28
   1c200:	df 93       	push	r29
   1c202:	1f 92       	push	r1
   1c204:	cd b7       	in	r28, 0x3d	; 61
   1c206:	de b7       	in	r29, 0x3e	; 62
   1c208:	89 83       	std	Y+1, r24	; 0x01
	/* atomic */
	g_errorBeep_enable = enable;
   1c20a:	89 81       	ldd	r24, Y+1	; 0x01
   1c20c:	80 93 52 26 	sts	0x2652, r24	; 0x802652 <g_errorBeep_enable>

	save_globals(EEPROM_SAVE_BF__BEEP);
   1c210:	80 e1       	ldi	r24, 0x10	; 16
   1c212:	90 e0       	ldi	r25, 0x00	; 0
   1c214:	0e 94 d0 d5 	call	0x1aba0	; 0x1aba0 <save_globals>
}
   1c218:	00 00       	nop
   1c21a:	0f 90       	pop	r0
   1c21c:	df 91       	pop	r29
   1c21e:	cf 91       	pop	r28
   1c220:	08 95       	ret

0001c222 <env_temp>:

void env_temp(float temp)
{
   1c222:	cf 92       	push	r12
   1c224:	df 92       	push	r13
   1c226:	ef 92       	push	r14
   1c228:	ff 92       	push	r15
   1c22a:	cf 93       	push	r28
   1c22c:	df 93       	push	r29
   1c22e:	cd b7       	in	r28, 0x3d	; 61
   1c230:	de b7       	in	r29, 0x3e	; 62
   1c232:	29 97       	sbiw	r28, 0x09	; 9
   1c234:	cd bf       	out	0x3d, r28	; 61
   1c236:	de bf       	out	0x3e, r29	; 62
   1c238:	6e 83       	std	Y+6, r22	; 0x06
   1c23a:	7f 83       	std	Y+7, r23	; 0x07
   1c23c:	88 87       	std	Y+8, r24	; 0x08
   1c23e:	99 87       	std	Y+9, r25	; 0x09
	irqflags_t flags = cpu_irq_save();
   1c240:	0e 94 eb c7 	call	0x18fd6	; 0x18fd6 <cpu_irq_save>
   1c244:	89 83       	std	Y+1, r24	; 0x01
	int16_t l_env_temp_delta_100	= g_env_temp_delta_100;
   1c246:	80 91 63 2a 	lds	r24, 0x2A63	; 0x802a63 <g_env_temp_delta_100>
   1c24a:	90 91 64 2a 	lds	r25, 0x2A64	; 0x802a64 <g_env_temp_delta_100+0x1>
   1c24e:	8a 83       	std	Y+2, r24	; 0x02
   1c250:	9b 83       	std	Y+3, r25	; 0x03
	int16_t l_env_temp_deg_100		= g_env_temp_deg_100;
   1c252:	80 91 65 2a 	lds	r24, 0x2A65	; 0x802a65 <g_env_temp_deg_100>
   1c256:	90 91 66 2a 	lds	r25, 0x2A66	; 0x802a66 <g_env_temp_deg_100+0x1>
   1c25a:	8c 83       	std	Y+4, r24	; 0x04
   1c25c:	9d 83       	std	Y+5, r25	; 0x05
	cpu_irq_restore(flags);
   1c25e:	89 81       	ldd	r24, Y+1	; 0x01
   1c260:	0e 94 fb c7 	call	0x18ff6	; 0x18ff6 <cpu_irq_restore>

	l_env_temp_delta_100 = (int16_t) ((l_env_temp_deg_100 + l_env_temp_delta_100) - (100.f * temp));
   1c264:	2c 81       	ldd	r18, Y+4	; 0x04
   1c266:	3d 81       	ldd	r19, Y+5	; 0x05
   1c268:	8a 81       	ldd	r24, Y+2	; 0x02
   1c26a:	9b 81       	ldd	r25, Y+3	; 0x03
   1c26c:	82 0f       	add	r24, r18
   1c26e:	93 1f       	adc	r25, r19
   1c270:	09 2e       	mov	r0, r25
   1c272:	00 0c       	add	r0, r0
   1c274:	aa 0b       	sbc	r26, r26
   1c276:	bb 0b       	sbc	r27, r27
   1c278:	bc 01       	movw	r22, r24
   1c27a:	cd 01       	movw	r24, r26
   1c27c:	0f 94 e9 25 	call	0x24bd2	; 0x24bd2 <__floatsisf>
   1c280:	6b 01       	movw	r12, r22
   1c282:	7c 01       	movw	r14, r24
   1c284:	20 e0       	ldi	r18, 0x00	; 0
   1c286:	30 e0       	ldi	r19, 0x00	; 0
   1c288:	48 ec       	ldi	r20, 0xC8	; 200
   1c28a:	52 e4       	ldi	r21, 0x42	; 66
   1c28c:	6e 81       	ldd	r22, Y+6	; 0x06
   1c28e:	7f 81       	ldd	r23, Y+7	; 0x07
   1c290:	88 85       	ldd	r24, Y+8	; 0x08
   1c292:	99 85       	ldd	r25, Y+9	; 0x09
   1c294:	0f 94 69 27 	call	0x24ed2	; 0x24ed2 <__mulsf3>
   1c298:	dc 01       	movw	r26, r24
   1c29a:	cb 01       	movw	r24, r22
   1c29c:	9c 01       	movw	r18, r24
   1c29e:	ad 01       	movw	r20, r26
   1c2a0:	c7 01       	movw	r24, r14
   1c2a2:	b6 01       	movw	r22, r12
   1c2a4:	0f 94 a8 24 	call	0x24950	; 0x24950 <__subsf3>
   1c2a8:	dc 01       	movw	r26, r24
   1c2aa:	cb 01       	movw	r24, r22
   1c2ac:	bc 01       	movw	r22, r24
   1c2ae:	cd 01       	movw	r24, r26
   1c2b0:	0f 94 b6 25 	call	0x24b6c	; 0x24b6c <__fixsfsi>
   1c2b4:	dc 01       	movw	r26, r24
   1c2b6:	cb 01       	movw	r24, r22
   1c2b8:	8a 83       	std	Y+2, r24	; 0x02
   1c2ba:	9b 83       	std	Y+3, r25	; 0x03

	flags = cpu_irq_save();
   1c2bc:	0e 94 eb c7 	call	0x18fd6	; 0x18fd6 <cpu_irq_save>
   1c2c0:	89 83       	std	Y+1, r24	; 0x01
	g_env_temp_delta_100 = l_env_temp_delta_100;
   1c2c2:	8a 81       	ldd	r24, Y+2	; 0x02
   1c2c4:	9b 81       	ldd	r25, Y+3	; 0x03
   1c2c6:	80 93 63 2a 	sts	0x2A63, r24	; 0x802a63 <g_env_temp_delta_100>
   1c2ca:	90 93 64 2a 	sts	0x2A64, r25	; 0x802a64 <g_env_temp_delta_100+0x1>
	cpu_irq_restore(flags);
   1c2ce:	89 81       	ldd	r24, Y+1	; 0x01
   1c2d0:	0e 94 fb c7 	call	0x18ff6	; 0x18ff6 <cpu_irq_restore>

	save_globals(EEPROM_SAVE_BF__ENV);
   1c2d4:	80 e4       	ldi	r24, 0x40	; 64
   1c2d6:	90 e0       	ldi	r25, 0x00	; 0
   1c2d8:	0e 94 d0 d5 	call	0x1aba0	; 0x1aba0 <save_globals>
}
   1c2dc:	00 00       	nop
   1c2de:	29 96       	adiw	r28, 0x09	; 9
   1c2e0:	cd bf       	out	0x3d, r28	; 61
   1c2e2:	de bf       	out	0x3e, r29	; 62
   1c2e4:	df 91       	pop	r29
   1c2e6:	cf 91       	pop	r28
   1c2e8:	ff 90       	pop	r15
   1c2ea:	ef 90       	pop	r14
   1c2ec:	df 90       	pop	r13
   1c2ee:	cf 90       	pop	r12
   1c2f0:	08 95       	ret

0001c2f2 <gsm_aprs_enable>:

void gsm_aprs_enable(bool enable)
{
   1c2f2:	cf 93       	push	r28
   1c2f4:	df 93       	push	r29
   1c2f6:	1f 92       	push	r1
   1c2f8:	cd b7       	in	r28, 0x3d	; 61
   1c2fa:	de b7       	in	r29, 0x3e	; 62
   1c2fc:	89 83       	std	Y+1, r24	; 0x01
	/* atomic */
	g_gsm_aprs_enable = enable;
   1c2fe:	89 81       	ldd	r24, Y+1	; 0x01
   1c300:	80 93 4a 29 	sts	0x294A, r24	; 0x80294a <g_gsm_aprs_enable>

	save_globals(EEPROM_SAVE_BF__GSM);
   1c304:	80 e8       	ldi	r24, 0x80	; 128
   1c306:	90 e0       	ldi	r25, 0x00	; 0
   1c308:	0e 94 d0 d5 	call	0x1aba0	; 0x1aba0 <save_globals>
}
   1c30c:	00 00       	nop
   1c30e:	0f 90       	pop	r0
   1c310:	df 91       	pop	r29
   1c312:	cf 91       	pop	r28
   1c314:	08 95       	ret

0001c316 <gsm_pin_update>:

void gsm_pin_update(const char pin[])
{
   1c316:	cf 93       	push	r28
   1c318:	df 93       	push	r29
   1c31a:	00 d0       	rcall	.+0      	; 0x1c31c <gsm_pin_update+0x6>
   1c31c:	cd b7       	in	r28, 0x3d	; 61
   1c31e:	de b7       	in	r29, 0x3e	; 62
   1c320:	8a 83       	std	Y+2, r24	; 0x02
   1c322:	9b 83       	std	Y+3, r25	; 0x03
	uint8_t idx = 0;
   1c324:	19 82       	std	Y+1, r1	; 0x01

	if (!pin) {
   1c326:	8a 81       	ldd	r24, Y+2	; 0x02
   1c328:	9b 81       	ldd	r25, Y+3	; 0x03
   1c32a:	89 2b       	or	r24, r25
   1c32c:	59 f4       	brne	.+22     	; 0x1c344 <gsm_pin_update+0x2e>
		g_gsm_login_pwd[idx++] = 0;
   1c32e:	89 81       	ldd	r24, Y+1	; 0x01
   1c330:	91 e0       	ldi	r25, 0x01	; 1
   1c332:	98 0f       	add	r25, r24
   1c334:	99 83       	std	Y+1, r25	; 0x01
   1c336:	88 2f       	mov	r24, r24
   1c338:	90 e0       	ldi	r25, 0x00	; 0
   1c33a:	84 5b       	subi	r24, 0xB4	; 180
   1c33c:	96 4d       	sbci	r25, 0xD6	; 214
   1c33e:	fc 01       	movw	r30, r24
   1c340:	10 82       	st	Z, r1
   1c342:	43 c0       	rjmp	.+134    	; 0x1c3ca <gsm_pin_update+0xb4>

	} else if ((strlen(pin) - 1) < sizeof(g_gsm_login_pwd)) {
   1c344:	8a 81       	ldd	r24, Y+2	; 0x02
   1c346:	9b 81       	ldd	r25, Y+3	; 0x03
   1c348:	0f 94 c6 31 	call	0x2638c	; 0x2638c <strlen>
   1c34c:	01 97       	sbiw	r24, 0x01	; 1
   1c34e:	0e 97       	sbiw	r24, 0x0e	; 14
   1c350:	78 f5       	brcc	.+94     	; 0x1c3b0 <gsm_pin_update+0x9a>
		for (; idx < (sizeof(g_gsm_login_pwd) - 1); idx++) {
   1c352:	2a c0       	rjmp	.+84     	; 0x1c3a8 <gsm_pin_update+0x92>
			if (0x20 <= pin[idx]) {
   1c354:	89 81       	ldd	r24, Y+1	; 0x01
   1c356:	88 2f       	mov	r24, r24
   1c358:	90 e0       	ldi	r25, 0x00	; 0
   1c35a:	2a 81       	ldd	r18, Y+2	; 0x02
   1c35c:	3b 81       	ldd	r19, Y+3	; 0x03
   1c35e:	82 0f       	add	r24, r18
   1c360:	93 1f       	adc	r25, r19
   1c362:	fc 01       	movw	r30, r24
   1c364:	80 81       	ld	r24, Z
   1c366:	80 32       	cpi	r24, 0x20	; 32
   1c368:	8c f0       	brlt	.+34     	; 0x1c38c <gsm_pin_update+0x76>
				g_gsm_login_pwd[idx] = (char)pin[idx];
   1c36a:	89 81       	ldd	r24, Y+1	; 0x01
   1c36c:	88 2f       	mov	r24, r24
   1c36e:	90 e0       	ldi	r25, 0x00	; 0
   1c370:	29 81       	ldd	r18, Y+1	; 0x01
   1c372:	22 2f       	mov	r18, r18
   1c374:	30 e0       	ldi	r19, 0x00	; 0
   1c376:	4a 81       	ldd	r20, Y+2	; 0x02
   1c378:	5b 81       	ldd	r21, Y+3	; 0x03
   1c37a:	24 0f       	add	r18, r20
   1c37c:	35 1f       	adc	r19, r21
   1c37e:	f9 01       	movw	r30, r18
   1c380:	20 81       	ld	r18, Z
   1c382:	84 5b       	subi	r24, 0xB4	; 180
   1c384:	96 4d       	sbci	r25, 0xD6	; 214
   1c386:	fc 01       	movw	r30, r24
   1c388:	20 83       	st	Z, r18
   1c38a:	0b c0       	rjmp	.+22     	; 0x1c3a2 <gsm_pin_update+0x8c>
			} else {
				g_gsm_login_pwd[idx++] = 0;
   1c38c:	89 81       	ldd	r24, Y+1	; 0x01
   1c38e:	91 e0       	ldi	r25, 0x01	; 1
   1c390:	98 0f       	add	r25, r24
   1c392:	99 83       	std	Y+1, r25	; 0x01
   1c394:	88 2f       	mov	r24, r24
   1c396:	90 e0       	ldi	r25, 0x00	; 0
   1c398:	84 5b       	subi	r24, 0xB4	; 180
   1c39a:	96 4d       	sbci	r25, 0xD6	; 214
   1c39c:	fc 01       	movw	r30, r24
   1c39e:	10 82       	st	Z, r1
				break;
   1c3a0:	09 c0       	rjmp	.+18     	; 0x1c3b4 <gsm_pin_update+0x9e>

	if (!pin) {
		g_gsm_login_pwd[idx++] = 0;

	} else if ((strlen(pin) - 1) < sizeof(g_gsm_login_pwd)) {
		for (; idx < (sizeof(g_gsm_login_pwd) - 1); idx++) {
   1c3a2:	89 81       	ldd	r24, Y+1	; 0x01
   1c3a4:	8f 5f       	subi	r24, 0xFF	; 255
   1c3a6:	89 83       	std	Y+1, r24	; 0x01
   1c3a8:	89 81       	ldd	r24, Y+1	; 0x01
   1c3aa:	8d 30       	cpi	r24, 0x0D	; 13
   1c3ac:	98 f2       	brcs	.-90     	; 0x1c354 <gsm_pin_update+0x3e>
   1c3ae:	0d c0       	rjmp	.+26     	; 0x1c3ca <gsm_pin_update+0xb4>
				break;
			}
		}

	} else {
		g_gsm_login_pwd[0] = 0;
   1c3b0:	10 92 4c 29 	sts	0x294C, r1	; 0x80294c <g_gsm_login_pwd>
	}

	/* Fill up to the end of the field */
	while (idx < sizeof(g_gsm_login_pwd)) {
   1c3b4:	0a c0       	rjmp	.+20     	; 0x1c3ca <gsm_pin_update+0xb4>
		g_gsm_login_pwd[idx++] = 0;
   1c3b6:	89 81       	ldd	r24, Y+1	; 0x01
   1c3b8:	91 e0       	ldi	r25, 0x01	; 1
   1c3ba:	98 0f       	add	r25, r24
   1c3bc:	99 83       	std	Y+1, r25	; 0x01
   1c3be:	88 2f       	mov	r24, r24
   1c3c0:	90 e0       	ldi	r25, 0x00	; 0
   1c3c2:	84 5b       	subi	r24, 0xB4	; 180
   1c3c4:	96 4d       	sbci	r25, 0xD6	; 214
   1c3c6:	fc 01       	movw	r30, r24
   1c3c8:	10 82       	st	Z, r1
	} else {
		g_gsm_login_pwd[0] = 0;
	}

	/* Fill up to the end of the field */
	while (idx < sizeof(g_gsm_login_pwd)) {
   1c3ca:	89 81       	ldd	r24, Y+1	; 0x01
   1c3cc:	8e 30       	cpi	r24, 0x0E	; 14
   1c3ce:	98 f3       	brcs	.-26     	; 0x1c3b6 <gsm_pin_update+0xa0>
		g_gsm_login_pwd[idx++] = 0;
	}

	save_globals(EEPROM_SAVE_BF__GSM);
   1c3d0:	80 e8       	ldi	r24, 0x80	; 128
   1c3d2:	90 e0       	ldi	r25, 0x00	; 0
   1c3d4:	0e 94 d0 d5 	call	0x1aba0	; 0x1aba0 <save_globals>
}
   1c3d8:	00 00       	nop
   1c3da:	23 96       	adiw	r28, 0x03	; 3
   1c3dc:	cd bf       	out	0x3d, r28	; 61
   1c3de:	de bf       	out	0x3e, r29	; 62
   1c3e0:	df 91       	pop	r29
   1c3e2:	cf 91       	pop	r28
   1c3e4:	08 95       	ret

0001c3e6 <gsm_enable>:

void gsm_enable(bool enable)
{
   1c3e6:	cf 93       	push	r28
   1c3e8:	df 93       	push	r29
   1c3ea:	1f 92       	push	r1
   1c3ec:	cd b7       	in	r28, 0x3d	; 61
   1c3ee:	de b7       	in	r29, 0x3e	; 62
   1c3f0:	89 83       	std	Y+1, r24	; 0x01
	/* atomic */
	g_gsm_enable = enable;
   1c3f2:	89 81       	ldd	r24, Y+1	; 0x01
   1c3f4:	80 93 49 29 	sts	0x2949, r24	; 0x802949 <g_gsm_enable>

	save_globals(EEPROM_SAVE_BF__GSM);
   1c3f8:	80 e8       	ldi	r24, 0x80	; 128
   1c3fa:	90 e0       	ldi	r25, 0x00	; 0
   1c3fc:	0e 94 d0 d5 	call	0x1aba0	; 0x1aba0 <save_globals>

	/* Switch to the desired activation */
	serial_gsm_activation(enable);
   1c400:	89 81       	ldd	r24, Y+1	; 0x01
   1c402:	0e 94 ec 22 	call	0x45d8	; 0x45d8 <serial_gsm_activation>

	if (enable && g_gsm_aprs_enable) {
   1c406:	89 81       	ldd	r24, Y+1	; 0x01
   1c408:	88 23       	and	r24, r24
   1c40a:	31 f0       	breq	.+12     	; 0x1c418 <gsm_enable+0x32>
   1c40c:	80 91 4a 29 	lds	r24, 0x294A	; 0x80294a <g_gsm_aprs_enable>
   1c410:	88 23       	and	r24, r24
   1c412:	11 f0       	breq	.+4      	; 0x1c418 <gsm_enable+0x32>
		serial_gprs_establish();
   1c414:	0e 94 3f 33 	call	0x667e	; 0x667e <serial_gprs_establish>
	}
}
   1c418:	00 00       	nop
   1c41a:	0f 90       	pop	r0
   1c41c:	df 91       	pop	r29
   1c41e:	cf 91       	pop	r28
   1c420:	08 95       	ret

0001c422 <keyBeep_enable>:

void keyBeep_enable(bool enable)
{
   1c422:	cf 93       	push	r28
   1c424:	df 93       	push	r29
   1c426:	1f 92       	push	r1
   1c428:	cd b7       	in	r28, 0x3d	; 61
   1c42a:	de b7       	in	r29, 0x3e	; 62
   1c42c:	89 83       	std	Y+1, r24	; 0x01
	/* atomic */
	g_keyBeep_enable = enable;
   1c42e:	89 81       	ldd	r24, Y+1	; 0x01
   1c430:	80 93 53 26 	sts	0x2653, r24	; 0x802653 <g_keyBeep_enable>

	save_globals(EEPROM_SAVE_BF__BEEP);
   1c434:	80 e1       	ldi	r24, 0x10	; 16
   1c436:	90 e0       	ldi	r25, 0x00	; 0
   1c438:	0e 94 d0 d5 	call	0x1aba0	; 0x1aba0 <save_globals>
}
   1c43c:	00 00       	nop
   1c43e:	0f 90       	pop	r0
   1c440:	df 91       	pop	r29
   1c442:	cf 91       	pop	r28
   1c444:	08 95       	ret

0001c446 <pitchTone_mode>:

void pitchTone_mode(uint8_t mode)
{
   1c446:	cf 93       	push	r28
   1c448:	df 93       	push	r29
   1c44a:	1f 92       	push	r1
   1c44c:	cd b7       	in	r28, 0x3d	; 61
   1c44e:	de b7       	in	r29, 0x3e	; 62
   1c450:	89 83       	std	Y+1, r24	; 0x01
	/* atomic */
	g_pitch_tone_mode = mode;
   1c452:	89 81       	ldd	r24, Y+1	; 0x01
   1c454:	80 93 51 26 	sts	0x2651, r24	; 0x802651 <g_pitch_tone_mode>

	save_globals(EEPROM_SAVE_BF__PITCHTONE);
   1c458:	80 e2       	ldi	r24, 0x20	; 32
   1c45a:	90 e0       	ldi	r25, 0x00	; 0
   1c45c:	0e 94 d0 d5 	call	0x1aba0	; 0x1aba0 <save_globals>
}
   1c460:	00 00       	nop
   1c462:	0f 90       	pop	r0
   1c464:	df 91       	pop	r29
   1c466:	cf 91       	pop	r28
   1c468:	08 95       	ret

0001c46a <qnh_setAuto>:

void qnh_setAuto(void)
{
   1c46a:	cf 93       	push	r28
   1c46c:	df 93       	push	r29
   1c46e:	cd b7       	in	r28, 0x3d	; 61
   1c470:	de b7       	in	r29, 0x3e	; 62
	/* atomic */
	g_qnh_is_auto	= true;
   1c472:	81 e0       	ldi	r24, 0x01	; 1
   1c474:	80 93 69 2a 	sts	0x2A69, r24	; 0x802a69 <g_qnh_is_auto>

	save_globals(EEPROM_SAVE_BF__ENV);
   1c478:	80 e4       	ldi	r24, 0x40	; 64
   1c47a:	90 e0       	ldi	r25, 0x00	; 0
   1c47c:	0e 94 d0 d5 	call	0x1aba0	; 0x1aba0 <save_globals>
}
   1c480:	00 00       	nop
   1c482:	df 91       	pop	r29
   1c484:	cf 91       	pop	r28
   1c486:	08 95       	ret

0001c488 <qnh_setHeightM>:

void qnh_setHeightM(int16_t heightM)
{
   1c488:	cf 93       	push	r28
   1c48a:	df 93       	push	r29
   1c48c:	00 d0       	rcall	.+0      	; 0x1c48e <qnh_setHeightM+0x6>
   1c48e:	cd b7       	in	r28, 0x3d	; 61
   1c490:	de b7       	in	r29, 0x3e	; 62
   1c492:	8a 83       	std	Y+2, r24	; 0x02
   1c494:	9b 83       	std	Y+3, r25	; 0x03
	irqflags_t flags = cpu_irq_save();
   1c496:	0e 94 eb c7 	call	0x18fd6	; 0x18fd6 <cpu_irq_save>
   1c49a:	89 83       	std	Y+1, r24	; 0x01
	g_qnh_is_auto	= false;
   1c49c:	10 92 69 2a 	sts	0x2A69, r1	; 0x802a69 <g_qnh_is_auto>
	g_qnh_height_m	= heightM;
   1c4a0:	8a 81       	ldd	r24, Y+2	; 0x02
   1c4a2:	9b 81       	ldd	r25, Y+3	; 0x03
   1c4a4:	80 93 6a 2a 	sts	0x2A6A, r24	; 0x802a6a <g_qnh_height_m>
   1c4a8:	90 93 6b 2a 	sts	0x2A6B, r25	; 0x802a6b <g_qnh_height_m+0x1>
	cpu_irq_restore(flags);
   1c4ac:	89 81       	ldd	r24, Y+1	; 0x01
   1c4ae:	0e 94 fb c7 	call	0x18ff6	; 0x18ff6 <cpu_irq_restore>

	save_globals(EEPROM_SAVE_BF__ENV);
   1c4b2:	80 e4       	ldi	r24, 0x40	; 64
   1c4b4:	90 e0       	ldi	r25, 0x00	; 0
   1c4b6:	0e 94 d0 d5 	call	0x1aba0	; 0x1aba0 <save_globals>
}
   1c4ba:	00 00       	nop
   1c4bc:	23 96       	adiw	r28, 0x03	; 3
   1c4be:	cd bf       	out	0x3d, r28	; 61
   1c4c0:	de bf       	out	0x3e, r29	; 62
   1c4c2:	df 91       	pop	r29
   1c4c4:	cf 91       	pop	r28
   1c4c6:	08 95       	ret

0001c4c8 <printStatusLines_bitfield>:

void printStatusLines_bitfield(PRINT_STATUS_BF_ENUM_t bf)
{
   1c4c8:	cf 93       	push	r28
   1c4ca:	df 93       	push	r29
   1c4cc:	1f 92       	push	r1
   1c4ce:	cd b7       	in	r28, 0x3d	; 61
   1c4d0:	de b7       	in	r29, 0x3e	; 62
   1c4d2:	89 83       	std	Y+1, r24	; 0x01
	/* atomic */
	g_usb_cdc_printStatusLines_atxmega	= bf & PRINT_STATUS_LINES__ATXMEGA	?  true : false;
   1c4d4:	89 81       	ldd	r24, Y+1	; 0x01
   1c4d6:	88 2f       	mov	r24, r24
   1c4d8:	90 e0       	ldi	r25, 0x00	; 0
   1c4da:	81 70       	andi	r24, 0x01	; 1
   1c4dc:	99 27       	eor	r25, r25
   1c4de:	21 e0       	ldi	r18, 0x01	; 1
   1c4e0:	89 2b       	or	r24, r25
   1c4e2:	09 f4       	brne	.+2      	; 0x1c4e6 <printStatusLines_bitfield+0x1e>
   1c4e4:	20 e0       	ldi	r18, 0x00	; 0
   1c4e6:	20 93 fb 26 	sts	0x26FB, r18	; 0x8026fb <g_usb_cdc_printStatusLines_atxmega>
	g_usb_cdc_printStatusLines_sim808	= bf & PRINT_STATUS_LINES__SIM808	?  true : false;
   1c4ea:	89 81       	ldd	r24, Y+1	; 0x01
   1c4ec:	88 2f       	mov	r24, r24
   1c4ee:	90 e0       	ldi	r25, 0x00	; 0
   1c4f0:	82 70       	andi	r24, 0x02	; 2
   1c4f2:	99 27       	eor	r25, r25
   1c4f4:	21 e0       	ldi	r18, 0x01	; 1
   1c4f6:	89 2b       	or	r24, r25
   1c4f8:	09 f4       	brne	.+2      	; 0x1c4fc <printStatusLines_bitfield+0x34>
   1c4fa:	20 e0       	ldi	r18, 0x00	; 0
   1c4fc:	20 93 fc 26 	sts	0x26FC, r18	; 0x8026fc <g_usb_cdc_printStatusLines_sim808>
	g_usb_cdc_printStatusLines_1pps		= bf & PRINT_STATUS_LINES__1PPS		?  true : false;
   1c500:	89 81       	ldd	r24, Y+1	; 0x01
   1c502:	88 2f       	mov	r24, r24
   1c504:	90 e0       	ldi	r25, 0x00	; 0
   1c506:	84 70       	andi	r24, 0x04	; 4
   1c508:	99 27       	eor	r25, r25
   1c50a:	21 e0       	ldi	r18, 0x01	; 1
   1c50c:	89 2b       	or	r24, r25
   1c50e:	09 f4       	brne	.+2      	; 0x1c512 <printStatusLines_bitfield+0x4a>
   1c510:	20 e0       	ldi	r18, 0x00	; 0
   1c512:	20 93 fd 26 	sts	0x26FD, r18	; 0x8026fd <g_usb_cdc_printStatusLines_1pps>

	save_globals(EEPROM_SAVE_BF__PRINT_STATUS);
   1c516:	88 e0       	ldi	r24, 0x08	; 8
   1c518:	90 e0       	ldi	r25, 0x00	; 0
   1c51a:	0e 94 d0 d5 	call	0x1aba0	; 0x1aba0 <save_globals>
}
   1c51e:	00 00       	nop
   1c520:	0f 90       	pop	r0
   1c522:	df 91       	pop	r29
   1c524:	cf 91       	pop	r28
   1c526:	08 95       	ret

0001c528 <shutdown>:

void shutdown(void)
{
   1c528:	cf 93       	push	r28
   1c52a:	df 93       	push	r29
   1c52c:	cd b7       	in	r28, 0x3d	; 61
   1c52e:	de b7       	in	r29, 0x3e	; 62
	/* Shutdown SIM808 */
	//if (g_gsm_mode != OFF) {
	{
		serial_sim808_gsm_setFunc(SERIAL_SIM808_GSM_SETFUNC_OFF);
   1c530:	80 e0       	ldi	r24, 0x00	; 0
   1c532:	0e 94 7e 22 	call	0x44fc	; 0x44fc <serial_sim808_gsm_setFunc>
		serial_sim808_gsm_shutdown();
   1c536:	0e 94 96 26 	call	0x4d2c	; 0x4d2c <serial_sim808_gsm_shutdown>
	}

	/* Stop main loop */
	halt();
}
   1c53a:	e4 d0       	rcall	.+456    	; 0x1c704 <halt>
   1c53c:	00 00       	nop
   1c53e:	df 91       	pop	r29
   1c540:	cf 91       	pop	r28
   1c542:	08 95       	ret

0001c544 <xoPwm_set>:

void xoPwm_set(int32_t mode_pwm)
{
   1c544:	cf 93       	push	r28
   1c546:	df 93       	push	r29
   1c548:	cd b7       	in	r28, 0x3d	; 61
   1c54a:	de b7       	in	r29, 0x3e	; 62
   1c54c:	2a 97       	sbiw	r28, 0x0a	; 10
   1c54e:	cd bf       	out	0x3d, r28	; 61
   1c550:	de bf       	out	0x3e, r29	; 62
   1c552:	6f 83       	std	Y+7, r22	; 0x07
   1c554:	78 87       	std	Y+8, r23	; 0x08
   1c556:	89 87       	std	Y+9, r24	; 0x09
   1c558:	9a 87       	std	Y+10, r25	; 0x0a
	int32_t l_xo_mode_pwm = INT16_MIN;
   1c55a:	80 e0       	ldi	r24, 0x00	; 0
   1c55c:	90 e8       	ldi	r25, 0x80	; 128
   1c55e:	af ef       	ldi	r26, 0xFF	; 255
   1c560:	bf ef       	ldi	r27, 0xFF	; 255
   1c562:	89 83       	std	Y+1, r24	; 0x01
   1c564:	9a 83       	std	Y+2, r25	; 0x02
   1c566:	ab 83       	std	Y+3, r26	; 0x03
   1c568:	bc 83       	std	Y+4, r27	; 0x04

	if (mode_pwm >= 0) {
   1c56a:	8f 81       	ldd	r24, Y+7	; 0x07
   1c56c:	98 85       	ldd	r25, Y+8	; 0x08
   1c56e:	a9 85       	ldd	r26, Y+9	; 0x09
   1c570:	ba 85       	ldd	r27, Y+10	; 0x0a
   1c572:	bb 23       	and	r27, r27
   1c574:	fc f0       	brlt	.+62     	; 0x1c5b4 <xoPwm_set+0x70>
		/* Set the PWM value for the VCTCXO pull voltage (should be abt. 1.5 V) */
		l_xo_mode_pwm = ((mode_pwm << C_XO_VAL_INT_SHIFT) & C_XO_VAL_INT_MASK);
   1c576:	8f 81       	ldd	r24, Y+7	; 0x07
   1c578:	98 85       	ldd	r25, Y+8	; 0x08
   1c57a:	a9 85       	ldd	r26, Y+9	; 0x09
   1c57c:	ba 85       	ldd	r27, Y+10	; 0x0a
   1c57e:	ba 2f       	mov	r27, r26
   1c580:	a9 2f       	mov	r26, r25
   1c582:	98 2f       	mov	r25, r24
   1c584:	88 27       	eor	r24, r24
   1c586:	88 27       	eor	r24, r24
   1c588:	bb 27       	eor	r27, r27
   1c58a:	89 83       	std	Y+1, r24	; 0x01
   1c58c:	9a 83       	std	Y+2, r25	; 0x02
   1c58e:	ab 83       	std	Y+3, r26	; 0x03
   1c590:	bc 83       	std	Y+4, r27	; 0x04
		tc_write_cc_buffer(&TCC0, TC_CCC, (uint16_t) (l_xo_mode_pwm >> C_XO_VAL_INT_SHIFT));
   1c592:	89 81       	ldd	r24, Y+1	; 0x01
   1c594:	9a 81       	ldd	r25, Y+2	; 0x02
   1c596:	ab 81       	ldd	r26, Y+3	; 0x03
   1c598:	bc 81       	ldd	r27, Y+4	; 0x04
   1c59a:	89 2f       	mov	r24, r25
   1c59c:	9a 2f       	mov	r25, r26
   1c59e:	ab 2f       	mov	r26, r27
   1c5a0:	bb 27       	eor	r27, r27
   1c5a2:	a7 fd       	sbrc	r26, 7
   1c5a4:	ba 95       	dec	r27
   1c5a6:	ac 01       	movw	r20, r24
   1c5a8:	63 e0       	ldi	r22, 0x03	; 3
   1c5aa:	80 e0       	ldi	r24, 0x00	; 0
   1c5ac:	98 e0       	ldi	r25, 0x08	; 8
   1c5ae:	0e 94 e9 d0 	call	0x1a1d2	; 0x1a1d2 <tc_write_cc_buffer>
   1c5b2:	82 c0       	rjmp	.+260    	; 0x1c6b8 <xoPwm_set+0x174>

	} else {
		switch (mode_pwm) {
   1c5b4:	8f 81       	ldd	r24, Y+7	; 0x07
   1c5b6:	98 85       	ldd	r25, Y+8	; 0x08
   1c5b8:	a9 85       	ldd	r26, Y+9	; 0x09
   1c5ba:	ba 85       	ldd	r27, Y+10	; 0x0a
   1c5bc:	8e 3f       	cpi	r24, 0xFE	; 254
   1c5be:	2f ef       	ldi	r18, 0xFF	; 255
   1c5c0:	92 07       	cpc	r25, r18
   1c5c2:	a2 07       	cpc	r26, r18
   1c5c4:	b2 07       	cpc	r27, r18
   1c5c6:	39 f0       	breq	.+14     	; 0x1c5d6 <xoPwm_set+0x92>
   1c5c8:	8f 3f       	cpi	r24, 0xFF	; 255
   1c5ca:	9f 4f       	sbci	r25, 0xFF	; 255
   1c5cc:	af 4f       	sbci	r26, 0xFF	; 255
   1c5ce:	bf 4f       	sbci	r27, 0xFF	; 255
   1c5d0:	09 f4       	brne	.+2      	; 0x1c5d4 <xoPwm_set+0x90>
   1c5d2:	4d c0       	rjmp	.+154    	; 0x1c66e <xoPwm_set+0x12a>
   1c5d4:	71 c0       	rjmp	.+226    	; 0x1c6b8 <xoPwm_set+0x174>
			case -2:
				/* Preset value */
				l_xo_mode_pwm = ((int32_t) (0.5f + g_pwm_vctcxo_cfg.period * C_VCTCXO_DEFAULT_VOLTS / C_VCTCXO_PWM_HI_VOLTS)) & UINT16_MAX;
   1c5d6:	80 91 f5 2a 	lds	r24, 0x2AF5	; 0x802af5 <g_pwm_vctcxo_cfg+0x5>
   1c5da:	90 91 f6 2a 	lds	r25, 0x2AF6	; 0x802af6 <g_pwm_vctcxo_cfg+0x6>
   1c5de:	cc 01       	movw	r24, r24
   1c5e0:	a0 e0       	ldi	r26, 0x00	; 0
   1c5e2:	b0 e0       	ldi	r27, 0x00	; 0
   1c5e4:	bc 01       	movw	r22, r24
   1c5e6:	cd 01       	movw	r24, r26
   1c5e8:	0f 94 e7 25 	call	0x24bce	; 0x24bce <__floatunsisf>
   1c5ec:	dc 01       	movw	r26, r24
   1c5ee:	cb 01       	movw	r24, r22
   1c5f0:	20 e0       	ldi	r18, 0x00	; 0
   1c5f2:	30 e0       	ldi	r19, 0x00	; 0
   1c5f4:	40 ec       	ldi	r20, 0xC0	; 192
   1c5f6:	5f e3       	ldi	r21, 0x3F	; 63
   1c5f8:	bc 01       	movw	r22, r24
   1c5fa:	cd 01       	movw	r24, r26
   1c5fc:	0f 94 69 27 	call	0x24ed2	; 0x24ed2 <__mulsf3>
   1c600:	dc 01       	movw	r26, r24
   1c602:	cb 01       	movw	r24, r22
   1c604:	27 e2       	ldi	r18, 0x27	; 39
   1c606:	31 e3       	ldi	r19, 0x31	; 49
   1c608:	40 e5       	ldi	r20, 0x50	; 80
   1c60a:	50 e4       	ldi	r21, 0x40	; 64
   1c60c:	bc 01       	movw	r22, r24
   1c60e:	cd 01       	movw	r24, r26
   1c610:	0f 94 14 25 	call	0x24a28	; 0x24a28 <__divsf3>
   1c614:	dc 01       	movw	r26, r24
   1c616:	cb 01       	movw	r24, r22
   1c618:	20 e0       	ldi	r18, 0x00	; 0
   1c61a:	30 e0       	ldi	r19, 0x00	; 0
   1c61c:	40 e0       	ldi	r20, 0x00	; 0
   1c61e:	5f e3       	ldi	r21, 0x3F	; 63
   1c620:	bc 01       	movw	r22, r24
   1c622:	cd 01       	movw	r24, r26
   1c624:	0f 94 a9 24 	call	0x24952	; 0x24952 <__addsf3>
   1c628:	dc 01       	movw	r26, r24
   1c62a:	cb 01       	movw	r24, r22
   1c62c:	bc 01       	movw	r22, r24
   1c62e:	cd 01       	movw	r24, r26
   1c630:	0f 94 b6 25 	call	0x24b6c	; 0x24b6c <__fixsfsi>
   1c634:	dc 01       	movw	r26, r24
   1c636:	cb 01       	movw	r24, r22
   1c638:	aa 27       	eor	r26, r26
   1c63a:	bb 27       	eor	r27, r27
   1c63c:	89 83       	std	Y+1, r24	; 0x01
   1c63e:	9a 83       	std	Y+2, r25	; 0x02
   1c640:	ab 83       	std	Y+3, r26	; 0x03
   1c642:	bc 83       	std	Y+4, r27	; 0x04
				tc_write_cc_buffer(&TCC0, TC_CCC, (uint16_t)l_xo_mode_pwm);	// Preset value with no flags
   1c644:	89 81       	ldd	r24, Y+1	; 0x01
   1c646:	9a 81       	ldd	r25, Y+2	; 0x02
   1c648:	ac 01       	movw	r20, r24
   1c64a:	63 e0       	ldi	r22, 0x03	; 3
   1c64c:	80 e0       	ldi	r24, 0x00	; 0
   1c64e:	98 e0       	ldi	r25, 0x08	; 8
   1c650:	0e 94 e9 d0 	call	0x1a1d2	; 0x1a1d2 <tc_write_cc_buffer>
				l_xo_mode_pwm <<= C_XO_VAL_INT_SHIFT;
   1c654:	89 81       	ldd	r24, Y+1	; 0x01
   1c656:	9a 81       	ldd	r25, Y+2	; 0x02
   1c658:	ab 81       	ldd	r26, Y+3	; 0x03
   1c65a:	bc 81       	ldd	r27, Y+4	; 0x04
   1c65c:	ba 2f       	mov	r27, r26
   1c65e:	a9 2f       	mov	r26, r25
   1c660:	98 2f       	mov	r25, r24
   1c662:	88 27       	eor	r24, r24
   1c664:	89 83       	std	Y+1, r24	; 0x01
   1c666:	9a 83       	std	Y+2, r25	; 0x02
   1c668:	ab 83       	std	Y+3, r26	; 0x03
   1c66a:	bc 83       	std	Y+4, r27	; 0x04
			break;
   1c66c:	25 c0       	rjmp	.+74     	; 0x1c6b8 <xoPwm_set+0x174>

			case -1:
				/* PLL mode - get current PWM value and set PLL bit */
				{
					irqflags_t flags = cpu_irq_save();
   1c66e:	0e 94 eb c7 	call	0x18fd6	; 0x18fd6 <cpu_irq_save>
   1c672:	8d 83       	std	Y+5, r24	; 0x05
					l_xo_mode_pwm = g_xo_mode_pwm;
   1c674:	80 91 e9 29 	lds	r24, 0x29E9	; 0x8029e9 <g_xo_mode_pwm>
   1c678:	90 91 ea 29 	lds	r25, 0x29EA	; 0x8029ea <g_xo_mode_pwm+0x1>
   1c67c:	a0 91 eb 29 	lds	r26, 0x29EB	; 0x8029eb <g_xo_mode_pwm+0x2>
   1c680:	b0 91 ec 29 	lds	r27, 0x29EC	; 0x8029ec <g_xo_mode_pwm+0x3>
   1c684:	89 83       	std	Y+1, r24	; 0x01
   1c686:	9a 83       	std	Y+2, r25	; 0x02
   1c688:	ab 83       	std	Y+3, r26	; 0x03
   1c68a:	bc 83       	std	Y+4, r27	; 0x04
					cpu_irq_restore(flags);
   1c68c:	8d 81       	ldd	r24, Y+5	; 0x05
   1c68e:	0e 94 fb c7 	call	0x18ff6	; 0x18ff6 <cpu_irq_restore>
				}
				l_xo_mode_pwm &= (C_XO_VAL_INT_MASK | C_XO_VAL_FRAC_MASK);	// Mask out all flags
   1c692:	89 81       	ldd	r24, Y+1	; 0x01
   1c694:	9a 81       	ldd	r25, Y+2	; 0x02
   1c696:	ab 81       	ldd	r26, Y+3	; 0x03
   1c698:	bc 81       	ldd	r27, Y+4	; 0x04
   1c69a:	bb 27       	eor	r27, r27
   1c69c:	89 83       	std	Y+1, r24	; 0x01
   1c69e:	9a 83       	std	Y+2, r25	; 0x02
   1c6a0:	ab 83       	std	Y+3, r26	; 0x03
   1c6a2:	bc 83       	std	Y+4, r27	; 0x04
				l_xo_mode_pwm |=  C_XO_BF_PLL;								// Flag: use PLL feature
   1c6a4:	89 81       	ldd	r24, Y+1	; 0x01
   1c6a6:	9a 81       	ldd	r25, Y+2	; 0x02
   1c6a8:	ab 81       	ldd	r26, Y+3	; 0x03
   1c6aa:	bc 81       	ldd	r27, Y+4	; 0x04
   1c6ac:	b0 64       	ori	r27, 0x40	; 64
   1c6ae:	89 83       	std	Y+1, r24	; 0x01
   1c6b0:	9a 83       	std	Y+2, r25	; 0x02
   1c6b2:	ab 83       	std	Y+3, r26	; 0x03
   1c6b4:	bc 83       	std	Y+4, r27	; 0x04
			break;
   1c6b6:	00 00       	nop
		}
	}

	/* Write back global var */
	if (l_xo_mode_pwm != INT16_MIN) {
   1c6b8:	89 81       	ldd	r24, Y+1	; 0x01
   1c6ba:	9a 81       	ldd	r25, Y+2	; 0x02
   1c6bc:	ab 81       	ldd	r26, Y+3	; 0x03
   1c6be:	bc 81       	ldd	r27, Y+4	; 0x04
   1c6c0:	81 15       	cp	r24, r1
   1c6c2:	90 48       	sbci	r25, 0x80	; 128
   1c6c4:	af 4f       	sbci	r26, 0xFF	; 255
   1c6c6:	bf 4f       	sbci	r27, 0xFF	; 255
   1c6c8:	b1 f0       	breq	.+44     	; 0x1c6f6 <xoPwm_set+0x1b2>
		irqflags_t flags = cpu_irq_save();
   1c6ca:	0e 94 eb c7 	call	0x18fd6	; 0x18fd6 <cpu_irq_save>
   1c6ce:	8e 83       	std	Y+6, r24	; 0x06
		g_xo_mode_pwm = l_xo_mode_pwm;
   1c6d0:	89 81       	ldd	r24, Y+1	; 0x01
   1c6d2:	9a 81       	ldd	r25, Y+2	; 0x02
   1c6d4:	ab 81       	ldd	r26, Y+3	; 0x03
   1c6d6:	bc 81       	ldd	r27, Y+4	; 0x04
   1c6d8:	80 93 e9 29 	sts	0x29E9, r24	; 0x8029e9 <g_xo_mode_pwm>
   1c6dc:	90 93 ea 29 	sts	0x29EA, r25	; 0x8029ea <g_xo_mode_pwm+0x1>
   1c6e0:	a0 93 eb 29 	sts	0x29EB, r26	; 0x8029eb <g_xo_mode_pwm+0x2>
   1c6e4:	b0 93 ec 29 	sts	0x29EC, r27	; 0x8029ec <g_xo_mode_pwm+0x3>
		cpu_irq_restore(flags);
   1c6e8:	8e 81       	ldd	r24, Y+6	; 0x06
   1c6ea:	0e 94 fb c7 	call	0x18ff6	; 0x18ff6 <cpu_irq_restore>

		save_globals(EEPROM_SAVE_BF__VCTCXO);
   1c6ee:	81 e0       	ldi	r24, 0x01	; 1
   1c6f0:	90 e0       	ldi	r25, 0x00	; 0
   1c6f2:	0e 94 d0 d5 	call	0x1aba0	; 0x1aba0 <save_globals>
	}
}
   1c6f6:	00 00       	nop
   1c6f8:	2a 96       	adiw	r28, 0x0a	; 10
   1c6fa:	cd bf       	out	0x3d, r28	; 61
   1c6fc:	de bf       	out	0x3e, r29	; 62
   1c6fe:	df 91       	pop	r29
   1c700:	cf 91       	pop	r28
   1c702:	08 95       	ret

0001c704 <halt>:

void halt(void)
{
   1c704:	cf 93       	push	r28
   1c706:	df 93       	push	r29
   1c708:	cd b7       	in	r28, 0x3d	; 61
   1c70a:	de b7       	in	r29, 0x3e	; 62
	/* MAIN Loop Shutdown */
	/* atomic */
	{
		g_workmode = WORKMODE_END;
   1c70c:	84 e0       	ldi	r24, 0x04	; 4
   1c70e:	80 93 01 27 	sts	0x2701, r24	; 0x802701 <g_workmode>
	}
}
   1c712:	00 00       	nop
   1c714:	df 91       	pop	r29
   1c716:	cf 91       	pop	r28
   1c718:	08 95       	ret

0001c71a <calc_next_frame>:


static void calc_next_frame(dma_dac_buf_t buf[DAC_NR_OF_SAMPLES], uint32_t* dds0_reg_p, uint32_t* dds0_inc_p, uint32_t* dds1_reg_p, uint32_t* dds1_inc_p)
{
   1c71a:	0f 93       	push	r16
   1c71c:	1f 93       	push	r17
   1c71e:	cf 93       	push	r28
   1c720:	df 93       	push	r29
   1c722:	cd b7       	in	r28, 0x3d	; 61
   1c724:	de b7       	in	r29, 0x3e	; 62
   1c726:	2f 97       	sbiw	r28, 0x0f	; 15
   1c728:	cd bf       	out	0x3d, r28	; 61
   1c72a:	de bf       	out	0x3e, r29	; 62
   1c72c:	8e 83       	std	Y+6, r24	; 0x06
   1c72e:	9f 83       	std	Y+7, r25	; 0x07
   1c730:	68 87       	std	Y+8, r22	; 0x08
   1c732:	79 87       	std	Y+9, r23	; 0x09
   1c734:	4a 87       	std	Y+10, r20	; 0x0a
   1c736:	5b 87       	std	Y+11, r21	; 0x0b
   1c738:	2c 87       	std	Y+12, r18	; 0x0c
   1c73a:	3d 87       	std	Y+13, r19	; 0x0d
   1c73c:	0e 87       	std	Y+14, r16	; 0x0e
   1c73e:	1f 87       	std	Y+15, r17	; 0x0f
	/* Filling the DMA block for a dual connected DAC channel */
	for (uint8_t idx = 0; idx < DAC_NR_OF_SAMPLES; ++idx, *dds0_reg_p += *dds0_inc_p, *dds1_reg_p += *dds1_inc_p) {
   1c740:	19 82       	std	Y+1, r1	; 0x01
   1c742:	73 c0       	rjmp	.+230    	; 0x1c82a <calc_next_frame+0x110>
		uint16_t dds0_phase = *dds0_reg_p >> 16;
   1c744:	88 85       	ldd	r24, Y+8	; 0x08
   1c746:	99 85       	ldd	r25, Y+9	; 0x09
   1c748:	fc 01       	movw	r30, r24
   1c74a:	80 81       	ld	r24, Z
   1c74c:	91 81       	ldd	r25, Z+1	; 0x01
   1c74e:	a2 81       	ldd	r26, Z+2	; 0x02
   1c750:	b3 81       	ldd	r27, Z+3	; 0x03
   1c752:	cd 01       	movw	r24, r26
   1c754:	aa 27       	eor	r26, r26
   1c756:	bb 27       	eor	r27, r27
   1c758:	8a 83       	std	Y+2, r24	; 0x02
   1c75a:	9b 83       	std	Y+3, r25	; 0x03
		buf[idx].ch0 = get_interpolated_sine(dds0_phase);
   1c75c:	89 81       	ldd	r24, Y+1	; 0x01
   1c75e:	88 2f       	mov	r24, r24
   1c760:	90 e0       	ldi	r25, 0x00	; 0
   1c762:	88 0f       	add	r24, r24
   1c764:	99 1f       	adc	r25, r25
   1c766:	88 0f       	add	r24, r24
   1c768:	99 1f       	adc	r25, r25
   1c76a:	2e 81       	ldd	r18, Y+6	; 0x06
   1c76c:	3f 81       	ldd	r19, Y+7	; 0x07
   1c76e:	89 01       	movw	r16, r18
   1c770:	08 0f       	add	r16, r24
   1c772:	19 1f       	adc	r17, r25
   1c774:	8a 81       	ldd	r24, Y+2	; 0x02
   1c776:	9b 81       	ldd	r25, Y+3	; 0x03
   1c778:	0e 94 55 50 	call	0xa0aa	; 0xa0aa <get_interpolated_sine>
   1c77c:	f8 01       	movw	r30, r16
   1c77e:	80 83       	st	Z, r24
   1c780:	91 83       	std	Z+1, r25	; 0x01

		uint16_t dds1_phase = *dds1_reg_p >> 16;
   1c782:	8c 85       	ldd	r24, Y+12	; 0x0c
   1c784:	9d 85       	ldd	r25, Y+13	; 0x0d
   1c786:	fc 01       	movw	r30, r24
   1c788:	80 81       	ld	r24, Z
   1c78a:	91 81       	ldd	r25, Z+1	; 0x01
   1c78c:	a2 81       	ldd	r26, Z+2	; 0x02
   1c78e:	b3 81       	ldd	r27, Z+3	; 0x03
   1c790:	cd 01       	movw	r24, r26
   1c792:	aa 27       	eor	r26, r26
   1c794:	bb 27       	eor	r27, r27
   1c796:	8c 83       	std	Y+4, r24	; 0x04
   1c798:	9d 83       	std	Y+5, r25	; 0x05
		buf[idx].ch1 = get_interpolated_sine(dds1_phase);
   1c79a:	89 81       	ldd	r24, Y+1	; 0x01
   1c79c:	88 2f       	mov	r24, r24
   1c79e:	90 e0       	ldi	r25, 0x00	; 0
   1c7a0:	88 0f       	add	r24, r24
   1c7a2:	99 1f       	adc	r25, r25
   1c7a4:	88 0f       	add	r24, r24
   1c7a6:	99 1f       	adc	r25, r25
   1c7a8:	2e 81       	ldd	r18, Y+6	; 0x06
   1c7aa:	3f 81       	ldd	r19, Y+7	; 0x07
   1c7ac:	89 01       	movw	r16, r18
   1c7ae:	08 0f       	add	r16, r24
   1c7b0:	19 1f       	adc	r17, r25
   1c7b2:	8c 81       	ldd	r24, Y+4	; 0x04
   1c7b4:	9d 81       	ldd	r25, Y+5	; 0x05
   1c7b6:	0e 94 55 50 	call	0xa0aa	; 0xa0aa <get_interpolated_sine>
   1c7ba:	f8 01       	movw	r30, r16
   1c7bc:	82 83       	std	Z+2, r24	; 0x02
   1c7be:	93 83       	std	Z+3, r25	; 0x03


static void calc_next_frame(dma_dac_buf_t buf[DAC_NR_OF_SAMPLES], uint32_t* dds0_reg_p, uint32_t* dds0_inc_p, uint32_t* dds1_reg_p, uint32_t* dds1_inc_p)
{
	/* Filling the DMA block for a dual connected DAC channel */
	for (uint8_t idx = 0; idx < DAC_NR_OF_SAMPLES; ++idx, *dds0_reg_p += *dds0_inc_p, *dds1_reg_p += *dds1_inc_p) {
   1c7c0:	89 81       	ldd	r24, Y+1	; 0x01
   1c7c2:	8f 5f       	subi	r24, 0xFF	; 255
   1c7c4:	89 83       	std	Y+1, r24	; 0x01
   1c7c6:	88 85       	ldd	r24, Y+8	; 0x08
   1c7c8:	99 85       	ldd	r25, Y+9	; 0x09
   1c7ca:	fc 01       	movw	r30, r24
   1c7cc:	20 81       	ld	r18, Z
   1c7ce:	31 81       	ldd	r19, Z+1	; 0x01
   1c7d0:	42 81       	ldd	r20, Z+2	; 0x02
   1c7d2:	53 81       	ldd	r21, Z+3	; 0x03
   1c7d4:	8a 85       	ldd	r24, Y+10	; 0x0a
   1c7d6:	9b 85       	ldd	r25, Y+11	; 0x0b
   1c7d8:	fc 01       	movw	r30, r24
   1c7da:	80 81       	ld	r24, Z
   1c7dc:	91 81       	ldd	r25, Z+1	; 0x01
   1c7de:	a2 81       	ldd	r26, Z+2	; 0x02
   1c7e0:	b3 81       	ldd	r27, Z+3	; 0x03
   1c7e2:	82 0f       	add	r24, r18
   1c7e4:	93 1f       	adc	r25, r19
   1c7e6:	a4 1f       	adc	r26, r20
   1c7e8:	b5 1f       	adc	r27, r21
   1c7ea:	28 85       	ldd	r18, Y+8	; 0x08
   1c7ec:	39 85       	ldd	r19, Y+9	; 0x09
   1c7ee:	f9 01       	movw	r30, r18
   1c7f0:	80 83       	st	Z, r24
   1c7f2:	91 83       	std	Z+1, r25	; 0x01
   1c7f4:	a2 83       	std	Z+2, r26	; 0x02
   1c7f6:	b3 83       	std	Z+3, r27	; 0x03
   1c7f8:	8c 85       	ldd	r24, Y+12	; 0x0c
   1c7fa:	9d 85       	ldd	r25, Y+13	; 0x0d
   1c7fc:	fc 01       	movw	r30, r24
   1c7fe:	20 81       	ld	r18, Z
   1c800:	31 81       	ldd	r19, Z+1	; 0x01
   1c802:	42 81       	ldd	r20, Z+2	; 0x02
   1c804:	53 81       	ldd	r21, Z+3	; 0x03
   1c806:	8e 85       	ldd	r24, Y+14	; 0x0e
   1c808:	9f 85       	ldd	r25, Y+15	; 0x0f
   1c80a:	fc 01       	movw	r30, r24
   1c80c:	80 81       	ld	r24, Z
   1c80e:	91 81       	ldd	r25, Z+1	; 0x01
   1c810:	a2 81       	ldd	r26, Z+2	; 0x02
   1c812:	b3 81       	ldd	r27, Z+3	; 0x03
   1c814:	82 0f       	add	r24, r18
   1c816:	93 1f       	adc	r25, r19
   1c818:	a4 1f       	adc	r26, r20
   1c81a:	b5 1f       	adc	r27, r21
   1c81c:	2c 85       	ldd	r18, Y+12	; 0x0c
   1c81e:	3d 85       	ldd	r19, Y+13	; 0x0d
   1c820:	f9 01       	movw	r30, r18
   1c822:	80 83       	st	Z, r24
   1c824:	91 83       	std	Z+1, r25	; 0x01
   1c826:	a2 83       	std	Z+2, r26	; 0x02
   1c828:	b3 83       	std	Z+3, r27	; 0x03
   1c82a:	89 81       	ldd	r24, Y+1	; 0x01
   1c82c:	88 30       	cpi	r24, 0x08	; 8
   1c82e:	08 f4       	brcc	.+2      	; 0x1c832 <calc_next_frame+0x118>
   1c830:	89 cf       	rjmp	.-238    	; 0x1c744 <calc_next_frame+0x2a>
		buf[idx].ch0 = get_interpolated_sine(dds0_phase);

		uint16_t dds1_phase = *dds1_reg_p >> 16;
		buf[idx].ch1 = get_interpolated_sine(dds1_phase);
	}
}
   1c832:	00 00       	nop
   1c834:	2f 96       	adiw	r28, 0x0f	; 15
   1c836:	cd bf       	out	0x3d, r28	; 61
   1c838:	de bf       	out	0x3e, r29	; 62
   1c83a:	df 91       	pop	r29
   1c83c:	cf 91       	pop	r28
   1c83e:	1f 91       	pop	r17
   1c840:	0f 91       	pop	r16
   1c842:	08 95       	ret

0001c844 <isr_100ms_main_1pps>:
const char					PM_DEBUG_MAIN_1PPS_1[]				= "DEBUG_MAIN_1PPS: diff=%+04d, last_adjust=%d, inSpan=%d, ";
const char					PM_DEBUG_MAIN_1PPS_2[]				= "doUpdate=%d, outOfSync=%d\r\n";
PROGMEM_DECLARE(const char, PM_DEBUG_MAIN_1PPS_1[]);
PROGMEM_DECLARE(const char, PM_DEBUG_MAIN_1PPS_2[]);
static void isr_100ms_main_1pps(void)
{
   1c844:	af 92       	push	r10
   1c846:	bf 92       	push	r11
   1c848:	cf 92       	push	r12
   1c84a:	df 92       	push	r13
   1c84c:	ef 92       	push	r14
   1c84e:	ff 92       	push	r15
   1c850:	0f 93       	push	r16
   1c852:	1f 93       	push	r17
   1c854:	cf 93       	push	r28
   1c856:	df 93       	push	r29
   1c858:	cd b7       	in	r28, 0x3d	; 61
   1c85a:	de b7       	in	r29, 0x3e	; 62
   1c85c:	c6 58       	subi	r28, 0x86	; 134
   1c85e:	d1 09       	sbc	r29, r1
   1c860:	cd bf       	out	0x3d, r28	; 61
   1c862:	de bf       	out	0x3e, r29	; 62
	/* Correct 1PPS time - called each second once */

	/* Leave when no new event has arrived */
	if (!g_1pps_last_new) {
   1c864:	90 91 6d 26 	lds	r25, 0x266D	; 0x80266d <g_1pps_last_new>
   1c868:	81 e0       	ldi	r24, 0x01	; 1
   1c86a:	89 27       	eor	r24, r25
   1c86c:	88 23       	and	r24, r24
   1c86e:	09 f0       	breq	.+2      	; 0x1c872 <isr_100ms_main_1pps+0x2e>
   1c870:	ea c1       	rjmp	.+980    	; 0x1cc46 <isr_100ms_main_1pps+0x402>
		return;

	} else {
		bool doUpdate				= false;
   1c872:	19 82       	std	Y+1, r1	; 0x01
		bool inSpan					= false;
   1c874:	1a 82       	std	Y+2, r1	; 0x02
		int16_t l_1pps_last_diff	= 0;
   1c876:	1b 82       	std	Y+3, r1	; 0x03
   1c878:	1c 82       	std	Y+4, r1	; 0x04

		/* Timer has adjust to 1PPS */
		if (g_1pps_last_adjust) {
   1c87a:	80 91 6e 26 	lds	r24, 0x266E	; 0x80266e <g_1pps_last_adjust>
   1c87e:	88 23       	and	r24, r24
   1c880:	79 f1       	breq	.+94     	; 0x1c8e0 <isr_100ms_main_1pps+0x9c>
			g_1pps_last_adjust			= false;
   1c882:	10 92 6e 26 	sts	0x266E, r1	; 0x80266e <g_1pps_last_adjust>
			g_1pps_processed_lo			= g_1pps_last_lo;
   1c886:	80 91 60 26 	lds	r24, 0x2660	; 0x802660 <g_1pps_last_lo>
   1c88a:	90 91 61 26 	lds	r25, 0x2661	; 0x802661 <g_1pps_last_lo+0x1>
   1c88e:	80 93 6f 26 	sts	0x266F, r24	; 0x80266f <g_1pps_processed_lo>
   1c892:	90 93 70 26 	sts	0x2670, r25	; 0x802670 <g_1pps_processed_lo+0x1>
			g_1pps_processed_hi			= g_1pps_last_hi;
   1c896:	20 91 62 26 	lds	r18, 0x2662	; 0x802662 <g_1pps_last_hi>
   1c89a:	30 91 63 26 	lds	r19, 0x2663	; 0x802663 <g_1pps_last_hi+0x1>
   1c89e:	40 91 64 26 	lds	r20, 0x2664	; 0x802664 <g_1pps_last_hi+0x2>
   1c8a2:	50 91 65 26 	lds	r21, 0x2665	; 0x802665 <g_1pps_last_hi+0x3>
   1c8a6:	60 91 66 26 	lds	r22, 0x2666	; 0x802666 <g_1pps_last_hi+0x4>
   1c8aa:	70 91 67 26 	lds	r23, 0x2667	; 0x802667 <g_1pps_last_hi+0x5>
   1c8ae:	80 91 68 26 	lds	r24, 0x2668	; 0x802668 <g_1pps_last_hi+0x6>
   1c8b2:	90 91 69 26 	lds	r25, 0x2669	; 0x802669 <g_1pps_last_hi+0x7>
   1c8b6:	20 93 71 26 	sts	0x2671, r18	; 0x802671 <g_1pps_processed_hi>
   1c8ba:	30 93 72 26 	sts	0x2672, r19	; 0x802672 <g_1pps_processed_hi+0x1>
   1c8be:	40 93 73 26 	sts	0x2673, r20	; 0x802673 <g_1pps_processed_hi+0x2>
   1c8c2:	50 93 74 26 	sts	0x2674, r21	; 0x802674 <g_1pps_processed_hi+0x3>
   1c8c6:	60 93 75 26 	sts	0x2675, r22	; 0x802675 <g_1pps_processed_hi+0x4>
   1c8ca:	70 93 76 26 	sts	0x2676, r23	; 0x802676 <g_1pps_processed_hi+0x5>
   1c8ce:	80 93 77 26 	sts	0x2677, r24	; 0x802677 <g_1pps_processed_hi+0x6>
   1c8d2:	90 93 78 26 	sts	0x2678, r25	; 0x802678 <g_1pps_processed_hi+0x7>
			g_1pps_processed_outOfSync	= 0;
   1c8d6:	10 92 7a 26 	sts	0x267A, r1	; 0x80267a <g_1pps_processed_outOfSync>
			inSpan						= true;
   1c8da:	81 e0       	ldi	r24, 0x01	; 1
   1c8dc:	8a 83       	std	Y+2, r24	; 0x02
   1c8de:	25 c1       	rjmp	.+586    	; 0x1cb2a <isr_100ms_main_1pps+0x2e6>

		} else {
			/* Normal operation */
			if (g_1pps_processed_lo || g_1pps_processed_hi) {
   1c8e0:	80 91 6f 26 	lds	r24, 0x266F	; 0x80266f <g_1pps_processed_lo>
   1c8e4:	90 91 70 26 	lds	r25, 0x2670	; 0x802670 <g_1pps_processed_lo+0x1>
   1c8e8:	89 2b       	or	r24, r25
   1c8ea:	e9 f4       	brne	.+58     	; 0x1c926 <isr_100ms_main_1pps+0xe2>
   1c8ec:	a0 90 71 26 	lds	r10, 0x2671	; 0x802671 <g_1pps_processed_hi>
   1c8f0:	b0 90 72 26 	lds	r11, 0x2672	; 0x802672 <g_1pps_processed_hi+0x1>
   1c8f4:	c0 90 73 26 	lds	r12, 0x2673	; 0x802673 <g_1pps_processed_hi+0x2>
   1c8f8:	d0 90 74 26 	lds	r13, 0x2674	; 0x802674 <g_1pps_processed_hi+0x3>
   1c8fc:	e0 90 75 26 	lds	r14, 0x2675	; 0x802675 <g_1pps_processed_hi+0x4>
   1c900:	f0 90 76 26 	lds	r15, 0x2676	; 0x802676 <g_1pps_processed_hi+0x5>
   1c904:	00 91 77 26 	lds	r16, 0x2677	; 0x802677 <g_1pps_processed_hi+0x6>
   1c908:	10 91 78 26 	lds	r17, 0x2678	; 0x802678 <g_1pps_processed_hi+0x7>
   1c90c:	2a 2d       	mov	r18, r10
   1c90e:	3b 2d       	mov	r19, r11
   1c910:	4c 2d       	mov	r20, r12
   1c912:	5d 2d       	mov	r21, r13
   1c914:	6e 2d       	mov	r22, r14
   1c916:	7f 2d       	mov	r23, r15
   1c918:	80 2f       	mov	r24, r16
   1c91a:	91 2f       	mov	r25, r17
   1c91c:	a0 e0       	ldi	r26, 0x00	; 0
   1c91e:	0f 94 de 2e 	call	0x25dbc	; 0x25dbc <__cmpdi2_s8>
   1c922:	09 f4       	brne	.+2      	; 0x1c926 <isr_100ms_main_1pps+0xe2>
   1c924:	9a c0       	rjmp	.+308    	; 0x1ca5a <isr_100ms_main_1pps+0x216>
				/* Calculate diff-time */
				l_1pps_last_diff = (int16_t)g_1pps_last_lo - (int16_t)g_1pps_processed_lo;
   1c926:	80 91 60 26 	lds	r24, 0x2660	; 0x802660 <g_1pps_last_lo>
   1c92a:	90 91 61 26 	lds	r25, 0x2661	; 0x802661 <g_1pps_last_lo+0x1>
   1c92e:	9c 01       	movw	r18, r24
   1c930:	80 91 6f 26 	lds	r24, 0x266F	; 0x80266f <g_1pps_processed_lo>
   1c934:	90 91 70 26 	lds	r25, 0x2670	; 0x802670 <g_1pps_processed_lo+0x1>
   1c938:	a9 01       	movw	r20, r18
   1c93a:	48 1b       	sub	r20, r24
   1c93c:	59 0b       	sbc	r21, r25
   1c93e:	ca 01       	movw	r24, r20
   1c940:	8b 83       	std	Y+3, r24	; 0x03
   1c942:	9c 83       	std	Y+4, r25	; 0x04

				/* Border values */
				if (l_1pps_last_diff < (C_TCC1_BORDER_OFFSET - C_TCC1_PERIOD)) {
   1c944:	8b 81       	ldd	r24, Y+3	; 0x03
   1c946:	9c 81       	ldd	r25, Y+4	; 0x04
   1c948:	88 38       	cpi	r24, 0x88	; 136
   1c94a:	96 49       	sbci	r25, 0x96	; 150
   1c94c:	3c f4       	brge	.+14     	; 0x1c95c <isr_100ms_main_1pps+0x118>
					l_1pps_last_diff += C_TCC1_PERIOD;
   1c94e:	8b 81       	ldd	r24, Y+3	; 0x03
   1c950:	9c 81       	ldd	r25, Y+4	; 0x04
   1c952:	80 5d       	subi	r24, 0xD0	; 208
   1c954:	9a 48       	sbci	r25, 0x8A	; 138
   1c956:	8b 83       	std	Y+3, r24	; 0x03
   1c958:	9c 83       	std	Y+4, r25	; 0x04
   1c95a:	0b c0       	rjmp	.+22     	; 0x1c972 <isr_100ms_main_1pps+0x12e>
				} else if ((C_TCC1_PERIOD - C_TCC1_BORDER_OFFSET) < l_1pps_last_diff) {
   1c95c:	8b 81       	ldd	r24, Y+3	; 0x03
   1c95e:	9c 81       	ldd	r25, Y+4	; 0x04
   1c960:	89 37       	cpi	r24, 0x79	; 121
   1c962:	99 46       	sbci	r25, 0x69	; 105
   1c964:	34 f0       	brlt	.+12     	; 0x1c972 <isr_100ms_main_1pps+0x12e>
					l_1pps_last_diff -= C_TCC1_PERIOD;
   1c966:	8b 81       	ldd	r24, Y+3	; 0x03
   1c968:	9c 81       	ldd	r25, Y+4	; 0x04
   1c96a:	80 53       	subi	r24, 0x30	; 48
   1c96c:	95 47       	sbci	r25, 0x75	; 117
   1c96e:	8b 83       	std	Y+3, r24	; 0x03
   1c970:	9c 83       	std	Y+4, r25	; 0x04
				}

				/* Window check */
				if ((-C_TCC1_SPAN_HALF <= l_1pps_last_diff) && (l_1pps_last_diff <= C_TCC1_SPAN_HALF)) {	// +/- 1.67 s
   1c972:	8b 81       	ldd	r24, Y+3	; 0x03
   1c974:	9c 81       	ldd	r25, Y+4	; 0x04
   1c976:	8e 3c       	cpi	r24, 0xCE	; 206
   1c978:	9f 4f       	sbci	r25, 0xFF	; 255
   1c97a:	44 f0       	brlt	.+16     	; 0x1c98c <isr_100ms_main_1pps+0x148>
   1c97c:	8b 81       	ldd	r24, Y+3	; 0x03
   1c97e:	9c 81       	ldd	r25, Y+4	; 0x04
   1c980:	c3 97       	sbiw	r24, 0x33	; 51
   1c982:	24 f4       	brge	.+8      	; 0x1c98c <isr_100ms_main_1pps+0x148>
					inSpan		= true;
   1c984:	81 e0       	ldi	r24, 0x01	; 1
   1c986:	8a 83       	std	Y+2, r24	; 0x02
					doUpdate	= true;
   1c988:	81 e0       	ldi	r24, 0x01	; 1
   1c98a:	89 83       	std	Y+1, r24	; 0x01
				}

				/* Move slowly to meridian */
				if ((0 <= g_1pps_processed_lo) && (g_1pps_processed_lo < C_TCC1_MEAN_OFFSET)) {									// To early
   1c98c:	80 91 6f 26 	lds	r24, 0x266F	; 0x80266f <g_1pps_processed_lo>
   1c990:	90 91 70 26 	lds	r25, 0x2670	; 0x802670 <g_1pps_processed_lo+0x1>
   1c994:	88 3e       	cpi	r24, 0xE8	; 232
   1c996:	93 40       	sbci	r25, 0x03	; 3
   1c998:	00 f5       	brcc	.+64     	; 0x1c9da <isr_100ms_main_1pps+0x196>
					l_1pps_last_diff -= (C_TCC1_MEAN_OFFSET - g_1pps_processed_lo) / 40;
   1c99a:	4b 81       	ldd	r20, Y+3	; 0x03
   1c99c:	5c 81       	ldd	r21, Y+4	; 0x04
   1c99e:	80 91 6f 26 	lds	r24, 0x266F	; 0x80266f <g_1pps_processed_lo>
   1c9a2:	90 91 70 26 	lds	r25, 0x2670	; 0x802670 <g_1pps_processed_lo+0x1>
   1c9a6:	28 ee       	ldi	r18, 0xE8	; 232
   1c9a8:	33 e0       	ldi	r19, 0x03	; 3
   1c9aa:	b9 01       	movw	r22, r18
   1c9ac:	68 1b       	sub	r22, r24
   1c9ae:	79 0b       	sbc	r23, r25
   1c9b0:	cb 01       	movw	r24, r22
   1c9b2:	9c 01       	movw	r18, r24
   1c9b4:	ad ec       	ldi	r26, 0xCD	; 205
   1c9b6:	bc ec       	ldi	r27, 0xCC	; 204
   1c9b8:	0f 94 4c 2d 	call	0x25a98	; 0x25a98 <__umulhisi3>
   1c9bc:	96 95       	lsr	r25
   1c9be:	87 95       	ror	r24
   1c9c0:	92 95       	swap	r25
   1c9c2:	82 95       	swap	r24
   1c9c4:	8f 70       	andi	r24, 0x0F	; 15
   1c9c6:	89 27       	eor	r24, r25
   1c9c8:	9f 70       	andi	r25, 0x0F	; 15
   1c9ca:	89 27       	eor	r24, r25
   1c9cc:	9a 01       	movw	r18, r20
   1c9ce:	28 1b       	sub	r18, r24
   1c9d0:	39 0b       	sbc	r19, r25
   1c9d2:	c9 01       	movw	r24, r18
   1c9d4:	8b 83       	std	Y+3, r24	; 0x03
   1c9d6:	9c 83       	std	Y+4, r25	; 0x04
   1c9d8:	28 c0       	rjmp	.+80     	; 0x1ca2a <isr_100ms_main_1pps+0x1e6>

				} else if ((C_TCC1_MEAN_OFFSET < g_1pps_processed_lo) && (g_1pps_processed_lo <= (C_TCC1_MEAN_OFFSET << 1))) {	// To late
   1c9da:	80 91 6f 26 	lds	r24, 0x266F	; 0x80266f <g_1pps_processed_lo>
   1c9de:	90 91 70 26 	lds	r25, 0x2670	; 0x802670 <g_1pps_processed_lo+0x1>
   1c9e2:	89 3e       	cpi	r24, 0xE9	; 233
   1c9e4:	93 40       	sbci	r25, 0x03	; 3
   1c9e6:	08 f1       	brcs	.+66     	; 0x1ca2a <isr_100ms_main_1pps+0x1e6>
   1c9e8:	80 91 6f 26 	lds	r24, 0x266F	; 0x80266f <g_1pps_processed_lo>
   1c9ec:	90 91 70 26 	lds	r25, 0x2670	; 0x802670 <g_1pps_processed_lo+0x1>
   1c9f0:	81 3d       	cpi	r24, 0xD1	; 209
   1c9f2:	97 40       	sbci	r25, 0x07	; 7
   1c9f4:	d0 f4       	brcc	.+52     	; 0x1ca2a <isr_100ms_main_1pps+0x1e6>
					l_1pps_last_diff += (g_1pps_processed_lo - C_TCC1_MEAN_OFFSET) / 40;
   1c9f6:	80 91 6f 26 	lds	r24, 0x266F	; 0x80266f <g_1pps_processed_lo>
   1c9fa:	90 91 70 26 	lds	r25, 0x2670	; 0x802670 <g_1pps_processed_lo+0x1>
   1c9fe:	88 5e       	subi	r24, 0xE8	; 232
   1ca00:	93 40       	sbci	r25, 0x03	; 3
   1ca02:	9c 01       	movw	r18, r24
   1ca04:	ad ec       	ldi	r26, 0xCD	; 205
   1ca06:	bc ec       	ldi	r27, 0xCC	; 204
   1ca08:	0f 94 4c 2d 	call	0x25a98	; 0x25a98 <__umulhisi3>
   1ca0c:	9c 01       	movw	r18, r24
   1ca0e:	36 95       	lsr	r19
   1ca10:	27 95       	ror	r18
   1ca12:	32 95       	swap	r19
   1ca14:	22 95       	swap	r18
   1ca16:	2f 70       	andi	r18, 0x0F	; 15
   1ca18:	23 27       	eor	r18, r19
   1ca1a:	3f 70       	andi	r19, 0x0F	; 15
   1ca1c:	23 27       	eor	r18, r19
   1ca1e:	8b 81       	ldd	r24, Y+3	; 0x03
   1ca20:	9c 81       	ldd	r25, Y+4	; 0x04
   1ca22:	82 0f       	add	r24, r18
   1ca24:	93 1f       	adc	r25, r19
   1ca26:	8b 83       	std	Y+3, r24	; 0x03
   1ca28:	9c 83       	std	Y+4, r25	; 0x04
				}

				if (inSpan) {
   1ca2a:	8a 81       	ldd	r24, Y+2	; 0x02
   1ca2c:	88 23       	and	r24, r24
   1ca2e:	19 f0       	breq	.+6      	; 0x1ca36 <isr_100ms_main_1pps+0x1f2>
					g_1pps_processed_outOfSync = 0;
   1ca30:	10 92 7a 26 	sts	0x267A, r1	; 0x80267a <g_1pps_processed_outOfSync>

				} else if ((C_TCC1_MEAN_OFFSET < g_1pps_processed_lo) && (g_1pps_processed_lo <= (C_TCC1_MEAN_OFFSET << 1))) {	// To late
					l_1pps_last_diff += (g_1pps_processed_lo - C_TCC1_MEAN_OFFSET) / 40;
				}

				if (inSpan) {
   1ca34:	15 c0       	rjmp	.+42     	; 0x1ca60 <isr_100ms_main_1pps+0x21c>
					g_1pps_processed_outOfSync = 0;
				} else {
					/* Re-align meridian */
					if (g_1pps_processed_outOfSync > 10) {
   1ca36:	80 91 7a 26 	lds	r24, 0x267A	; 0x80267a <g_1pps_processed_outOfSync>
   1ca3a:	8b 30       	cpi	r24, 0x0B	; 11
   1ca3c:	20 f0       	brcs	.+8      	; 0x1ca46 <isr_100ms_main_1pps+0x202>
						doUpdate			= true;
   1ca3e:	81 e0       	ldi	r24, 0x01	; 1
   1ca40:	89 83       	std	Y+1, r24	; 0x01
						l_1pps_last_diff	= 0;
   1ca42:	1b 82       	std	Y+3, r1	; 0x03
   1ca44:	1c 82       	std	Y+4, r1	; 0x04
					}

					if (g_1pps_processed_outOfSync < 255) {
   1ca46:	80 91 7a 26 	lds	r24, 0x267A	; 0x80267a <g_1pps_processed_outOfSync>
   1ca4a:	8f 3f       	cpi	r24, 0xFF	; 255
   1ca4c:	49 f0       	breq	.+18     	; 0x1ca60 <isr_100ms_main_1pps+0x21c>
						g_1pps_processed_outOfSync++;
   1ca4e:	80 91 7a 26 	lds	r24, 0x267A	; 0x80267a <g_1pps_processed_outOfSync>
   1ca52:	8f 5f       	subi	r24, 0xFF	; 255
   1ca54:	80 93 7a 26 	sts	0x267A, r24	; 0x80267a <g_1pps_processed_outOfSync>

				} else if ((C_TCC1_MEAN_OFFSET < g_1pps_processed_lo) && (g_1pps_processed_lo <= (C_TCC1_MEAN_OFFSET << 1))) {	// To late
					l_1pps_last_diff += (g_1pps_processed_lo - C_TCC1_MEAN_OFFSET) / 40;
				}

				if (inSpan) {
   1ca58:	03 c0       	rjmp	.+6      	; 0x1ca60 <isr_100ms_main_1pps+0x21c>
					}
				}

			} else {
				/* Preset with first event */
				doUpdate = true;
   1ca5a:	81 e0       	ldi	r24, 0x01	; 1
   1ca5c:	89 83       	std	Y+1, r24	; 0x01
   1ca5e:	01 c0       	rjmp	.+2      	; 0x1ca62 <isr_100ms_main_1pps+0x21e>

				} else if ((C_TCC1_MEAN_OFFSET < g_1pps_processed_lo) && (g_1pps_processed_lo <= (C_TCC1_MEAN_OFFSET << 1))) {	// To late
					l_1pps_last_diff += (g_1pps_processed_lo - C_TCC1_MEAN_OFFSET) / 40;
				}

				if (inSpan) {
   1ca60:	00 00       	nop
			} else {
				/* Preset with first event */
				doUpdate = true;
			}

			if (doUpdate) {
   1ca62:	89 81       	ldd	r24, Y+1	; 0x01
   1ca64:	88 23       	and	r24, r24
   1ca66:	49 f1       	breq	.+82     	; 0x1caba <isr_100ms_main_1pps+0x276>
				g_1pps_processed_lo  = g_1pps_last_lo;
   1ca68:	80 91 60 26 	lds	r24, 0x2660	; 0x802660 <g_1pps_last_lo>
   1ca6c:	90 91 61 26 	lds	r25, 0x2661	; 0x802661 <g_1pps_last_lo+0x1>
   1ca70:	80 93 6f 26 	sts	0x266F, r24	; 0x80266f <g_1pps_processed_lo>
   1ca74:	90 93 70 26 	sts	0x2670, r25	; 0x802670 <g_1pps_processed_lo+0x1>
				g_1pps_processed_hi  = g_1pps_last_hi;
   1ca78:	20 91 62 26 	lds	r18, 0x2662	; 0x802662 <g_1pps_last_hi>
   1ca7c:	30 91 63 26 	lds	r19, 0x2663	; 0x802663 <g_1pps_last_hi+0x1>
   1ca80:	40 91 64 26 	lds	r20, 0x2664	; 0x802664 <g_1pps_last_hi+0x2>
   1ca84:	50 91 65 26 	lds	r21, 0x2665	; 0x802665 <g_1pps_last_hi+0x3>
   1ca88:	60 91 66 26 	lds	r22, 0x2666	; 0x802666 <g_1pps_last_hi+0x4>
   1ca8c:	70 91 67 26 	lds	r23, 0x2667	; 0x802667 <g_1pps_last_hi+0x5>
   1ca90:	80 91 68 26 	lds	r24, 0x2668	; 0x802668 <g_1pps_last_hi+0x6>
   1ca94:	90 91 69 26 	lds	r25, 0x2669	; 0x802669 <g_1pps_last_hi+0x7>
   1ca98:	20 93 71 26 	sts	0x2671, r18	; 0x802671 <g_1pps_processed_hi>
   1ca9c:	30 93 72 26 	sts	0x2672, r19	; 0x802672 <g_1pps_processed_hi+0x1>
   1caa0:	40 93 73 26 	sts	0x2673, r20	; 0x802673 <g_1pps_processed_hi+0x2>
   1caa4:	50 93 74 26 	sts	0x2674, r21	; 0x802674 <g_1pps_processed_hi+0x3>
   1caa8:	60 93 75 26 	sts	0x2675, r22	; 0x802675 <g_1pps_processed_hi+0x4>
   1caac:	70 93 76 26 	sts	0x2676, r23	; 0x802676 <g_1pps_processed_hi+0x5>
   1cab0:	80 93 77 26 	sts	0x2677, r24	; 0x802677 <g_1pps_processed_hi+0x6>
   1cab4:	90 93 78 26 	sts	0x2678, r25	; 0x802678 <g_1pps_processed_hi+0x7>
   1cab8:	38 c0       	rjmp	.+112    	; 0x1cb2a <isr_100ms_main_1pps+0x2e6>
			} else {
				g_1pps_processed_hi += 1000;	// Advance 1000 ms further, keep lo value
   1caba:	a0 90 71 26 	lds	r10, 0x2671	; 0x802671 <g_1pps_processed_hi>
   1cabe:	b0 90 72 26 	lds	r11, 0x2672	; 0x802672 <g_1pps_processed_hi+0x1>
   1cac2:	c0 90 73 26 	lds	r12, 0x2673	; 0x802673 <g_1pps_processed_hi+0x2>
   1cac6:	d0 90 74 26 	lds	r13, 0x2674	; 0x802674 <g_1pps_processed_hi+0x3>
   1caca:	e0 90 75 26 	lds	r14, 0x2675	; 0x802675 <g_1pps_processed_hi+0x4>
   1cace:	f0 90 76 26 	lds	r15, 0x2676	; 0x802676 <g_1pps_processed_hi+0x5>
   1cad2:	00 91 77 26 	lds	r16, 0x2677	; 0x802677 <g_1pps_processed_hi+0x6>
   1cad6:	10 91 78 26 	lds	r17, 0x2678	; 0x802678 <g_1pps_processed_hi+0x7>
   1cada:	2a 2d       	mov	r18, r10
   1cadc:	3b 2d       	mov	r19, r11
   1cade:	4c 2d       	mov	r20, r12
   1cae0:	5d 2d       	mov	r21, r13
   1cae2:	6e 2d       	mov	r22, r14
   1cae4:	7f 2d       	mov	r23, r15
   1cae6:	80 2f       	mov	r24, r16
   1cae8:	91 2f       	mov	r25, r17
   1caea:	28 51       	subi	r18, 0x18	; 24
   1caec:	3c 4f       	sbci	r19, 0xFC	; 252
   1caee:	4f 4f       	sbci	r20, 0xFF	; 255
   1caf0:	5f 4f       	sbci	r21, 0xFF	; 255
   1caf2:	6f 4f       	sbci	r22, 0xFF	; 255
   1caf4:	7f 4f       	sbci	r23, 0xFF	; 255
   1caf6:	8f 4f       	sbci	r24, 0xFF	; 255
   1caf8:	9f 4f       	sbci	r25, 0xFF	; 255
   1cafa:	a2 2e       	mov	r10, r18
   1cafc:	b3 2e       	mov	r11, r19
   1cafe:	c4 2e       	mov	r12, r20
   1cb00:	d5 2e       	mov	r13, r21
   1cb02:	e6 2e       	mov	r14, r22
   1cb04:	f7 2e       	mov	r15, r23
   1cb06:	08 2f       	mov	r16, r24
   1cb08:	19 2f       	mov	r17, r25
   1cb0a:	a0 92 71 26 	sts	0x2671, r10	; 0x802671 <g_1pps_processed_hi>
   1cb0e:	b0 92 72 26 	sts	0x2672, r11	; 0x802672 <g_1pps_processed_hi+0x1>
   1cb12:	c0 92 73 26 	sts	0x2673, r12	; 0x802673 <g_1pps_processed_hi+0x2>
   1cb16:	d0 92 74 26 	sts	0x2674, r13	; 0x802674 <g_1pps_processed_hi+0x3>
   1cb1a:	e0 92 75 26 	sts	0x2675, r14	; 0x802675 <g_1pps_processed_hi+0x4>
   1cb1e:	f0 92 76 26 	sts	0x2676, r15	; 0x802676 <g_1pps_processed_hi+0x5>
   1cb22:	00 93 77 26 	sts	0x2677, r16	; 0x802677 <g_1pps_processed_hi+0x6>
   1cb26:	10 93 78 26 	sts	0x2678, r17	; 0x802678 <g_1pps_processed_hi+0x7>
			}
		}

		/* Adjust the signals */
		g_1pps_last_new			= false;
   1cb2a:	10 92 6d 26 	sts	0x266D, r1	; 0x80266d <g_1pps_last_new>
		g_1pps_proceeded_avail	= true;
   1cb2e:	81 e0       	ldi	r24, 0x01	; 1
   1cb30:	80 93 79 26 	sts	0x2679, r24	; 0x802679 <g_1pps_proceeded_avail>
		g_1pps_last_diff		= l_1pps_last_diff;
   1cb34:	8b 81       	ldd	r24, Y+3	; 0x03
   1cb36:	9c 81       	ldd	r25, Y+4	; 0x04
   1cb38:	80 93 6a 26 	sts	0x266A, r24	; 0x80266a <g_1pps_last_diff>
   1cb3c:	90 93 6b 26 	sts	0x266B, r25	; 0x80266b <g_1pps_last_diff+0x1>
		g_1pps_last_inSpan		= inSpan;
   1cb40:	8a 81       	ldd	r24, Y+2	; 0x02
   1cb42:	80 93 6c 26 	sts	0x266C, r24	; 0x80266c <g_1pps_last_inSpan>
		g_1pps_printtwi_avail	= true;
   1cb46:	81 e0       	ldi	r24, 0x01	; 1
   1cb48:	80 93 7d 26 	sts	0x267D, r24	; 0x80267d <g_1pps_printtwi_avail>
		g_1pps_printusb_avail	= true;
   1cb4c:	81 e0       	ldi	r24, 0x01	; 1
   1cb4e:	80 93 7e 26 	sts	0x267E, r24	; 0x80267e <g_1pps_printusb_avail>
		g_1pps_led				= inSpan ?  0x02 : 0x01;  // Green / Red
   1cb52:	8a 81       	ldd	r24, Y+2	; 0x02
   1cb54:	88 23       	and	r24, r24
   1cb56:	11 f0       	breq	.+4      	; 0x1cb5c <isr_100ms_main_1pps+0x318>
   1cb58:	82 e0       	ldi	r24, 0x02	; 2
   1cb5a:	01 c0       	rjmp	.+2      	; 0x1cb5e <isr_100ms_main_1pps+0x31a>
   1cb5c:	81 e0       	ldi	r24, 0x01	; 1
   1cb5e:	80 93 80 26 	sts	0x2680, r24	; 0x802680 <g_1pps_led>

		/* Show PLL inter-calculation values and states */
		if (g_usb_cdc_printStatusLines_1pps) {
   1cb62:	80 91 fd 26 	lds	r24, 0x26FD	; 0x8026fd <g_usb_cdc_printStatusLines_1pps>
   1cb66:	88 23       	and	r24, r24
   1cb68:	09 f4       	brne	.+2      	; 0x1cb6c <isr_100ms_main_1pps+0x328>
   1cb6a:	6e c0       	rjmp	.+220    	; 0x1cc48 <isr_100ms_main_1pps+0x404>
			char l_prepare_buf[C_TX_BUF_SIZE];

			int len = snprintf_P(l_prepare_buf, sizeof(l_prepare_buf), PM_DEBUG_MAIN_1PPS_1, l_1pps_last_diff, g_1pps_last_adjust, inSpan);
   1cb6c:	8a 81       	ldd	r24, Y+2	; 0x02
   1cb6e:	28 2f       	mov	r18, r24
   1cb70:	30 e0       	ldi	r19, 0x00	; 0
   1cb72:	80 91 6e 26 	lds	r24, 0x266E	; 0x80266e <g_1pps_last_adjust>
   1cb76:	88 2f       	mov	r24, r24
   1cb78:	90 e0       	ldi	r25, 0x00	; 0
   1cb7a:	43 2f       	mov	r20, r19
   1cb7c:	4f 93       	push	r20
   1cb7e:	2f 93       	push	r18
   1cb80:	29 2f       	mov	r18, r25
   1cb82:	2f 93       	push	r18
   1cb84:	8f 93       	push	r24
   1cb86:	8c 81       	ldd	r24, Y+4	; 0x04
   1cb88:	8f 93       	push	r24
   1cb8a:	8b 81       	ldd	r24, Y+3	; 0x03
   1cb8c:	8f 93       	push	r24
   1cb8e:	84 e3       	ldi	r24, 0x34	; 52
   1cb90:	9c e3       	ldi	r25, 0x3C	; 60
   1cb92:	89 2f       	mov	r24, r25
   1cb94:	8f 93       	push	r24
   1cb96:	84 e3       	ldi	r24, 0x34	; 52
   1cb98:	9c e3       	ldi	r25, 0x3C	; 60
   1cb9a:	8f 93       	push	r24
   1cb9c:	1f 92       	push	r1
   1cb9e:	80 e8       	ldi	r24, 0x80	; 128
   1cba0:	8f 93       	push	r24
   1cba2:	ce 01       	movw	r24, r28
   1cba4:	07 96       	adiw	r24, 0x07	; 7
   1cba6:	29 2f       	mov	r18, r25
   1cba8:	2f 93       	push	r18
   1cbaa:	8f 93       	push	r24
   1cbac:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
   1cbb0:	6d b7       	in	r22, 0x3d	; 61
   1cbb2:	7e b7       	in	r23, 0x3e	; 62
   1cbb4:	64 5f       	subi	r22, 0xF4	; 244
   1cbb6:	7f 4f       	sbci	r23, 0xFF	; 255
   1cbb8:	cd bf       	out	0x3d, r28	; 61
   1cbba:	de bf       	out	0x3e, r29	; 62
   1cbbc:	8d 83       	std	Y+5, r24	; 0x05
   1cbbe:	9e 83       	std	Y+6, r25	; 0x06
			udi_write_tx_buf(l_prepare_buf, min(len, sizeof(l_prepare_buf)), false);
   1cbc0:	8d 81       	ldd	r24, Y+5	; 0x05
   1cbc2:	9e 81       	ldd	r25, Y+6	; 0x06
   1cbc4:	81 38       	cpi	r24, 0x81	; 129
   1cbc6:	91 05       	cpc	r25, r1
   1cbc8:	10 f0       	brcs	.+4      	; 0x1cbce <isr_100ms_main_1pps+0x38a>
   1cbca:	80 e8       	ldi	r24, 0x80	; 128
   1cbcc:	90 e0       	ldi	r25, 0x00	; 0
   1cbce:	28 2f       	mov	r18, r24
   1cbd0:	ce 01       	movw	r24, r28
   1cbd2:	07 96       	adiw	r24, 0x07	; 7
   1cbd4:	40 e0       	ldi	r20, 0x00	; 0
   1cbd6:	62 2f       	mov	r22, r18
   1cbd8:	0e 94 0a 3b 	call	0x7614	; 0x7614 <udi_write_tx_buf>
			len = snprintf_P(l_prepare_buf, sizeof(l_prepare_buf), PM_DEBUG_MAIN_1PPS_2, doUpdate, g_1pps_processed_outOfSync);
   1cbdc:	80 91 7a 26 	lds	r24, 0x267A	; 0x80267a <g_1pps_processed_outOfSync>
   1cbe0:	28 2f       	mov	r18, r24
   1cbe2:	30 e0       	ldi	r19, 0x00	; 0
   1cbe4:	89 81       	ldd	r24, Y+1	; 0x01
   1cbe6:	88 2f       	mov	r24, r24
   1cbe8:	90 e0       	ldi	r25, 0x00	; 0
   1cbea:	43 2f       	mov	r20, r19
   1cbec:	4f 93       	push	r20
   1cbee:	2f 93       	push	r18
   1cbf0:	29 2f       	mov	r18, r25
   1cbf2:	2f 93       	push	r18
   1cbf4:	8f 93       	push	r24
   1cbf6:	8d e6       	ldi	r24, 0x6D	; 109
   1cbf8:	9c e3       	ldi	r25, 0x3C	; 60
   1cbfa:	89 2f       	mov	r24, r25
   1cbfc:	8f 93       	push	r24
   1cbfe:	8d e6       	ldi	r24, 0x6D	; 109
   1cc00:	9c e3       	ldi	r25, 0x3C	; 60
   1cc02:	8f 93       	push	r24
   1cc04:	1f 92       	push	r1
   1cc06:	80 e8       	ldi	r24, 0x80	; 128
   1cc08:	8f 93       	push	r24
   1cc0a:	ce 01       	movw	r24, r28
   1cc0c:	07 96       	adiw	r24, 0x07	; 7
   1cc0e:	29 2f       	mov	r18, r25
   1cc10:	2f 93       	push	r18
   1cc12:	8f 93       	push	r24
   1cc14:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
   1cc18:	2d b7       	in	r18, 0x3d	; 61
   1cc1a:	3e b7       	in	r19, 0x3e	; 62
   1cc1c:	26 5f       	subi	r18, 0xF6	; 246
   1cc1e:	3f 4f       	sbci	r19, 0xFF	; 255
   1cc20:	cd bf       	out	0x3d, r28	; 61
   1cc22:	de bf       	out	0x3e, r29	; 62
   1cc24:	8d 83       	std	Y+5, r24	; 0x05
   1cc26:	9e 83       	std	Y+6, r25	; 0x06
			udi_write_tx_buf(l_prepare_buf, min(len, sizeof(l_prepare_buf)), false);
   1cc28:	8d 81       	ldd	r24, Y+5	; 0x05
   1cc2a:	9e 81       	ldd	r25, Y+6	; 0x06
   1cc2c:	81 38       	cpi	r24, 0x81	; 129
   1cc2e:	91 05       	cpc	r25, r1
   1cc30:	10 f0       	brcs	.+4      	; 0x1cc36 <isr_100ms_main_1pps+0x3f2>
   1cc32:	80 e8       	ldi	r24, 0x80	; 128
   1cc34:	90 e0       	ldi	r25, 0x00	; 0
   1cc36:	28 2f       	mov	r18, r24
   1cc38:	ce 01       	movw	r24, r28
   1cc3a:	07 96       	adiw	r24, 0x07	; 7
   1cc3c:	40 e0       	ldi	r20, 0x00	; 0
   1cc3e:	62 2f       	mov	r22, r18
   1cc40:	0e 94 0a 3b 	call	0x7614	; 0x7614 <udi_write_tx_buf>
   1cc44:	01 c0       	rjmp	.+2      	; 0x1cc48 <isr_100ms_main_1pps+0x404>
{
	/* Correct 1PPS time - called each second once */

	/* Leave when no new event has arrived */
	if (!g_1pps_last_new) {
		return;
   1cc46:	00 00       	nop
			udi_write_tx_buf(l_prepare_buf, min(len, sizeof(l_prepare_buf)), false);
			len = snprintf_P(l_prepare_buf, sizeof(l_prepare_buf), PM_DEBUG_MAIN_1PPS_2, doUpdate, g_1pps_processed_outOfSync);
			udi_write_tx_buf(l_prepare_buf, min(len, sizeof(l_prepare_buf)), false);
		}
	}
}
   1cc48:	ca 57       	subi	r28, 0x7A	; 122
   1cc4a:	df 4f       	sbci	r29, 0xFF	; 255
   1cc4c:	cd bf       	out	0x3d, r28	; 61
   1cc4e:	de bf       	out	0x3e, r29	; 62
   1cc50:	df 91       	pop	r29
   1cc52:	cf 91       	pop	r28
   1cc54:	1f 91       	pop	r17
   1cc56:	0f 91       	pop	r16
   1cc58:	ff 90       	pop	r15
   1cc5a:	ef 90       	pop	r14
   1cc5c:	df 90       	pop	r13
   1cc5e:	cf 90       	pop	r12
   1cc60:	bf 90       	pop	r11
   1cc62:	af 90       	pop	r10
   1cc64:	08 95       	ret

0001cc66 <aprs_pos_delta_m>:


/* APRS alarming - detected activities */

uint16_t aprs_pos_delta_m(void)
{
   1cc66:	cf 92       	push	r12
   1cc68:	df 92       	push	r13
   1cc6a:	ef 92       	push	r14
   1cc6c:	ff 92       	push	r15
   1cc6e:	cf 93       	push	r28
   1cc70:	df 93       	push	r29
   1cc72:	cd b7       	in	r28, 0x3d	; 61
   1cc74:	de b7       	in	r29, 0x3e	; 62
   1cc76:	6d 97       	sbiw	r28, 0x1d	; 29
   1cc78:	cd bf       	out	0x3d, r28	; 61
   1cc7a:	de bf       	out	0x3e, r29	; 62
	float				l_gns_lat;
	float				l_gns_lon;

	/* Get the current position */
	{
		irqflags_t flags = cpu_irq_save();
   1cc7c:	0e 94 eb c7 	call	0x18fd6	; 0x18fd6 <cpu_irq_save>
   1cc80:	89 83       	std	Y+1, r24	; 0x01
		l_aprs_pos_anchor_lat = g_aprs_pos_anchor_lat;
   1cc82:	80 91 d4 26 	lds	r24, 0x26D4	; 0x8026d4 <g_aprs_pos_anchor_lat>
   1cc86:	90 91 d5 26 	lds	r25, 0x26D5	; 0x8026d5 <g_aprs_pos_anchor_lat+0x1>
   1cc8a:	a0 91 d6 26 	lds	r26, 0x26D6	; 0x8026d6 <g_aprs_pos_anchor_lat+0x2>
   1cc8e:	b0 91 d7 26 	lds	r27, 0x26D7	; 0x8026d7 <g_aprs_pos_anchor_lat+0x3>
   1cc92:	8a 83       	std	Y+2, r24	; 0x02
   1cc94:	9b 83       	std	Y+3, r25	; 0x03
   1cc96:	ac 83       	std	Y+4, r26	; 0x04
   1cc98:	bd 83       	std	Y+5, r27	; 0x05
		l_aprs_pos_anchor_lon = g_aprs_pos_anchor_lon;
   1cc9a:	80 91 d8 26 	lds	r24, 0x26D8	; 0x8026d8 <g_aprs_pos_anchor_lon>
   1cc9e:	90 91 d9 26 	lds	r25, 0x26D9	; 0x8026d9 <g_aprs_pos_anchor_lon+0x1>
   1cca2:	a0 91 da 26 	lds	r26, 0x26DA	; 0x8026da <g_aprs_pos_anchor_lon+0x2>
   1cca6:	b0 91 db 26 	lds	r27, 0x26DB	; 0x8026db <g_aprs_pos_anchor_lon+0x3>
   1ccaa:	8e 83       	std	Y+6, r24	; 0x06
   1ccac:	9f 83       	std	Y+7, r25	; 0x07
   1ccae:	a8 87       	std	Y+8, r26	; 0x08
   1ccb0:	b9 87       	std	Y+9, r27	; 0x09
		l_gns_lat = g_gns_lat;
   1ccb2:	80 91 84 26 	lds	r24, 0x2684	; 0x802684 <g_gns_lat>
   1ccb6:	90 91 85 26 	lds	r25, 0x2685	; 0x802685 <g_gns_lat+0x1>
   1ccba:	a0 91 86 26 	lds	r26, 0x2686	; 0x802686 <g_gns_lat+0x2>
   1ccbe:	b0 91 87 26 	lds	r27, 0x2687	; 0x802687 <g_gns_lat+0x3>
   1ccc2:	8a 87       	std	Y+10, r24	; 0x0a
   1ccc4:	9b 87       	std	Y+11, r25	; 0x0b
   1ccc6:	ac 87       	std	Y+12, r26	; 0x0c
   1ccc8:	bd 87       	std	Y+13, r27	; 0x0d
		l_gns_lon = g_gns_lon;
   1ccca:	80 91 88 26 	lds	r24, 0x2688	; 0x802688 <g_gns_lon>
   1ccce:	90 91 89 26 	lds	r25, 0x2689	; 0x802689 <g_gns_lon+0x1>
   1ccd2:	a0 91 8a 26 	lds	r26, 0x268A	; 0x80268a <g_gns_lon+0x2>
   1ccd6:	b0 91 8b 26 	lds	r27, 0x268B	; 0x80268b <g_gns_lon+0x3>
   1ccda:	8e 87       	std	Y+14, r24	; 0x0e
   1ccdc:	9f 87       	std	Y+15, r25	; 0x0f
   1ccde:	a8 8b       	std	Y+16, r26	; 0x10
   1cce0:	b9 8b       	std	Y+17, r27	; 0x11
		cpu_irq_restore(flags);
   1cce2:	89 81       	ldd	r24, Y+1	; 0x01
   1cce4:	0e 94 fb c7 	call	0x18ff6	; 0x18ff6 <cpu_irq_restore>
	}

	/* Initial setting */
	if (!l_aprs_pos_anchor_lat && !l_aprs_pos_anchor_lon) {
   1cce8:	20 e0       	ldi	r18, 0x00	; 0
   1ccea:	30 e0       	ldi	r19, 0x00	; 0
   1ccec:	a9 01       	movw	r20, r18
   1ccee:	6a 81       	ldd	r22, Y+2	; 0x02
   1ccf0:	7b 81       	ldd	r23, Y+3	; 0x03
   1ccf2:	8c 81       	ldd	r24, Y+4	; 0x04
   1ccf4:	9d 81       	ldd	r25, Y+5	; 0x05
   1ccf6:	0f 94 0d 25 	call	0x24a1a	; 0x24a1a <__cmpsf2>
   1ccfa:	88 23       	and	r24, r24
   1ccfc:	79 f4       	brne	.+30     	; 0x1cd1c <aprs_pos_delta_m+0xb6>
   1ccfe:	20 e0       	ldi	r18, 0x00	; 0
   1cd00:	30 e0       	ldi	r19, 0x00	; 0
   1cd02:	a9 01       	movw	r20, r18
   1cd04:	6e 81       	ldd	r22, Y+6	; 0x06
   1cd06:	7f 81       	ldd	r23, Y+7	; 0x07
   1cd08:	88 85       	ldd	r24, Y+8	; 0x08
   1cd0a:	99 85       	ldd	r25, Y+9	; 0x09
   1cd0c:	0f 94 0d 25 	call	0x24a1a	; 0x24a1a <__cmpsf2>
   1cd10:	88 23       	and	r24, r24
		aprs_pos_anchor();
   1cd12:	21 f4       	brne	.+8      	; 0x1cd1c <aprs_pos_delta_m+0xb6>
		return 0;
   1cd14:	e1 d0       	rcall	.+450    	; 0x1ced8 <aprs_pos_anchor>
   1cd16:	80 e0       	ldi	r24, 0x00	; 0
   1cd18:	90 e0       	ldi	r25, 0x00	; 0
	}

	/* Simplified plane calculations - 1deg = 60nm; 1nm = 1852m */
	float l_dist_m_x	= 1852.f * 60.f * cos(l_gns_lat * M_PI / 180.f) *	(l_gns_lon >= l_aprs_pos_anchor_lon ?  (l_gns_lon - l_aprs_pos_anchor_lon) : (l_aprs_pos_anchor_lon - l_gns_lon));
   1cd1a:	d4 c0       	rjmp	.+424    	; 0x1cec4 <aprs_pos_delta_m+0x25e>
   1cd1c:	2b ed       	ldi	r18, 0xDB	; 219
   1cd1e:	3f e0       	ldi	r19, 0x0F	; 15
   1cd20:	49 e4       	ldi	r20, 0x49	; 73
   1cd22:	50 e4       	ldi	r21, 0x40	; 64
   1cd24:	6a 85       	ldd	r22, Y+10	; 0x0a
   1cd26:	7b 85       	ldd	r23, Y+11	; 0x0b
   1cd28:	8c 85       	ldd	r24, Y+12	; 0x0c
   1cd2a:	9d 85       	ldd	r25, Y+13	; 0x0d
   1cd2c:	0f 94 69 27 	call	0x24ed2	; 0x24ed2 <__mulsf3>
   1cd30:	dc 01       	movw	r26, r24
   1cd32:	cb 01       	movw	r24, r22
   1cd34:	20 e0       	ldi	r18, 0x00	; 0
   1cd36:	30 e0       	ldi	r19, 0x00	; 0
   1cd38:	44 e3       	ldi	r20, 0x34	; 52
   1cd3a:	53 e4       	ldi	r21, 0x43	; 67
   1cd3c:	bc 01       	movw	r22, r24
   1cd3e:	cd 01       	movw	r24, r26
   1cd40:	0f 94 14 25 	call	0x24a28	; 0x24a28 <__divsf3>
   1cd44:	dc 01       	movw	r26, r24
   1cd46:	cb 01       	movw	r24, r22
   1cd48:	bc 01       	movw	r22, r24
   1cd4a:	cd 01       	movw	r24, r26
   1cd4c:	0f 94 11 25 	call	0x24a22	; 0x24a22 <cos>
   1cd50:	dc 01       	movw	r26, r24
   1cd52:	cb 01       	movw	r24, r22
   1cd54:	20 e0       	ldi	r18, 0x00	; 0
   1cd56:	38 e0       	ldi	r19, 0x08	; 8
   1cd58:	49 ed       	ldi	r20, 0xD9	; 217
   1cd5a:	57 e4       	ldi	r21, 0x47	; 71
   1cd5c:	bc 01       	movw	r22, r24
   1cd5e:	cd 01       	movw	r24, r26
   1cd60:	0f 94 69 27 	call	0x24ed2	; 0x24ed2 <__mulsf3>
   1cd64:	dc 01       	movw	r26, r24
   1cd66:	cb 01       	movw	r24, r22
   1cd68:	6c 01       	movw	r12, r24
   1cd6a:	7d 01       	movw	r14, r26
   1cd6c:	2e 81       	ldd	r18, Y+6	; 0x06
   1cd6e:	3f 81       	ldd	r19, Y+7	; 0x07
   1cd70:	48 85       	ldd	r20, Y+8	; 0x08
   1cd72:	59 85       	ldd	r21, Y+9	; 0x09
   1cd74:	6e 85       	ldd	r22, Y+14	; 0x0e
   1cd76:	7f 85       	ldd	r23, Y+15	; 0x0f
   1cd78:	88 89       	ldd	r24, Y+16	; 0x10
   1cd7a:	99 89       	ldd	r25, Y+17	; 0x11
   1cd7c:	0f 94 20 27 	call	0x24e40	; 0x24e40 <__gesf2>
   1cd80:	88 23       	and	r24, r24
   1cd82:	6c f0       	brlt	.+26     	; 0x1cd9e <aprs_pos_delta_m+0x138>
   1cd84:	2e 81       	ldd	r18, Y+6	; 0x06
   1cd86:	3f 81       	ldd	r19, Y+7	; 0x07
   1cd88:	48 85       	ldd	r20, Y+8	; 0x08
   1cd8a:	59 85       	ldd	r21, Y+9	; 0x09
   1cd8c:	6e 85       	ldd	r22, Y+14	; 0x0e
   1cd8e:	7f 85       	ldd	r23, Y+15	; 0x0f
   1cd90:	88 89       	ldd	r24, Y+16	; 0x10
   1cd92:	99 89       	ldd	r25, Y+17	; 0x11
   1cd94:	0f 94 a8 24 	call	0x24950	; 0x24950 <__subsf3>
   1cd98:	dc 01       	movw	r26, r24
   1cd9a:	cb 01       	movw	r24, r22
   1cd9c:	0c c0       	rjmp	.+24     	; 0x1cdb6 <aprs_pos_delta_m+0x150>
   1cd9e:	2e 85       	ldd	r18, Y+14	; 0x0e
   1cda0:	3f 85       	ldd	r19, Y+15	; 0x0f
   1cda2:	48 89       	ldd	r20, Y+16	; 0x10
   1cda4:	59 89       	ldd	r21, Y+17	; 0x11
   1cda6:	6e 81       	ldd	r22, Y+6	; 0x06
   1cda8:	7f 81       	ldd	r23, Y+7	; 0x07
   1cdaa:	88 85       	ldd	r24, Y+8	; 0x08
   1cdac:	99 85       	ldd	r25, Y+9	; 0x09
   1cdae:	0f 94 a8 24 	call	0x24950	; 0x24950 <__subsf3>
   1cdb2:	dc 01       	movw	r26, r24
   1cdb4:	cb 01       	movw	r24, r22
   1cdb6:	9c 01       	movw	r18, r24
   1cdb8:	ad 01       	movw	r20, r26
   1cdba:	c7 01       	movw	r24, r14
   1cdbc:	b6 01       	movw	r22, r12
   1cdbe:	0f 94 69 27 	call	0x24ed2	; 0x24ed2 <__mulsf3>
   1cdc2:	dc 01       	movw	r26, r24
   1cdc4:	cb 01       	movw	r24, r22
   1cdc6:	8a 8b       	std	Y+18, r24	; 0x12
   1cdc8:	9b 8b       	std	Y+19, r25	; 0x13
   1cdca:	ac 8b       	std	Y+20, r26	; 0x14
	float l_dist_m_y	= 1852.f * 60.f * 									(l_gns_lat >= l_aprs_pos_anchor_lat ?  (l_gns_lat - l_aprs_pos_anchor_lat) : (l_aprs_pos_anchor_lat - l_gns_lat));
   1cdcc:	bd 8b       	std	Y+21, r27	; 0x15
   1cdce:	2a 81       	ldd	r18, Y+2	; 0x02
   1cdd0:	3b 81       	ldd	r19, Y+3	; 0x03
   1cdd2:	4c 81       	ldd	r20, Y+4	; 0x04
   1cdd4:	5d 81       	ldd	r21, Y+5	; 0x05
   1cdd6:	6a 85       	ldd	r22, Y+10	; 0x0a
   1cdd8:	7b 85       	ldd	r23, Y+11	; 0x0b
   1cdda:	8c 85       	ldd	r24, Y+12	; 0x0c
   1cddc:	9d 85       	ldd	r25, Y+13	; 0x0d
   1cdde:	0f 94 20 27 	call	0x24e40	; 0x24e40 <__gesf2>
   1cde2:	88 23       	and	r24, r24
   1cde4:	bc f0       	brlt	.+46     	; 0x1ce14 <aprs_pos_delta_m+0x1ae>
   1cde6:	2a 81       	ldd	r18, Y+2	; 0x02
   1cde8:	3b 81       	ldd	r19, Y+3	; 0x03
   1cdea:	4c 81       	ldd	r20, Y+4	; 0x04
   1cdec:	5d 81       	ldd	r21, Y+5	; 0x05
   1cdee:	6a 85       	ldd	r22, Y+10	; 0x0a
   1cdf0:	7b 85       	ldd	r23, Y+11	; 0x0b
   1cdf2:	8c 85       	ldd	r24, Y+12	; 0x0c
   1cdf4:	9d 85       	ldd	r25, Y+13	; 0x0d
   1cdf6:	0f 94 a8 24 	call	0x24950	; 0x24950 <__subsf3>
   1cdfa:	dc 01       	movw	r26, r24
   1cdfc:	cb 01       	movw	r24, r22
   1cdfe:	20 e0       	ldi	r18, 0x00	; 0
   1ce00:	38 e0       	ldi	r19, 0x08	; 8
   1ce02:	49 ed       	ldi	r20, 0xD9	; 217
   1ce04:	57 e4       	ldi	r21, 0x47	; 71
   1ce06:	bc 01       	movw	r22, r24
   1ce08:	cd 01       	movw	r24, r26
   1ce0a:	0f 94 69 27 	call	0x24ed2	; 0x24ed2 <__mulsf3>
   1ce0e:	dc 01       	movw	r26, r24
   1ce10:	cb 01       	movw	r24, r22
   1ce12:	16 c0       	rjmp	.+44     	; 0x1ce40 <aprs_pos_delta_m+0x1da>
   1ce14:	2a 85       	ldd	r18, Y+10	; 0x0a
   1ce16:	3b 85       	ldd	r19, Y+11	; 0x0b
   1ce18:	4c 85       	ldd	r20, Y+12	; 0x0c
   1ce1a:	5d 85       	ldd	r21, Y+13	; 0x0d
   1ce1c:	6a 81       	ldd	r22, Y+2	; 0x02
   1ce1e:	7b 81       	ldd	r23, Y+3	; 0x03
   1ce20:	8c 81       	ldd	r24, Y+4	; 0x04
   1ce22:	9d 81       	ldd	r25, Y+5	; 0x05
   1ce24:	0f 94 a8 24 	call	0x24950	; 0x24950 <__subsf3>
   1ce28:	dc 01       	movw	r26, r24
   1ce2a:	cb 01       	movw	r24, r22
   1ce2c:	20 e0       	ldi	r18, 0x00	; 0
   1ce2e:	38 e0       	ldi	r19, 0x08	; 8
   1ce30:	49 ed       	ldi	r20, 0xD9	; 217
   1ce32:	57 e4       	ldi	r21, 0x47	; 71
   1ce34:	bc 01       	movw	r22, r24
   1ce36:	cd 01       	movw	r24, r26
   1ce38:	0f 94 69 27 	call	0x24ed2	; 0x24ed2 <__mulsf3>
   1ce3c:	dc 01       	movw	r26, r24
   1ce3e:	cb 01       	movw	r24, r22
   1ce40:	8e 8b       	std	Y+22, r24	; 0x16
   1ce42:	9f 8b       	std	Y+23, r25	; 0x17
   1ce44:	a8 8f       	std	Y+24, r26	; 0x18
	float l_dist_m = 0.5f + sqrtf(l_dist_m_x * l_dist_m_x + l_dist_m_y * l_dist_m_y);
   1ce46:	b9 8f       	std	Y+25, r27	; 0x19
   1ce48:	2a 89       	ldd	r18, Y+18	; 0x12
   1ce4a:	3b 89       	ldd	r19, Y+19	; 0x13
   1ce4c:	4c 89       	ldd	r20, Y+20	; 0x14
   1ce4e:	5d 89       	ldd	r21, Y+21	; 0x15
   1ce50:	6a 89       	ldd	r22, Y+18	; 0x12
   1ce52:	7b 89       	ldd	r23, Y+19	; 0x13
   1ce54:	8c 89       	ldd	r24, Y+20	; 0x14
   1ce56:	9d 89       	ldd	r25, Y+21	; 0x15
   1ce58:	0f 94 69 27 	call	0x24ed2	; 0x24ed2 <__mulsf3>
   1ce5c:	dc 01       	movw	r26, r24
   1ce5e:	cb 01       	movw	r24, r22
   1ce60:	6c 01       	movw	r12, r24
   1ce62:	7d 01       	movw	r14, r26
   1ce64:	2e 89       	ldd	r18, Y+22	; 0x16
   1ce66:	3f 89       	ldd	r19, Y+23	; 0x17
   1ce68:	48 8d       	ldd	r20, Y+24	; 0x18
   1ce6a:	59 8d       	ldd	r21, Y+25	; 0x19
   1ce6c:	6e 89       	ldd	r22, Y+22	; 0x16
   1ce6e:	7f 89       	ldd	r23, Y+23	; 0x17
   1ce70:	88 8d       	ldd	r24, Y+24	; 0x18
   1ce72:	99 8d       	ldd	r25, Y+25	; 0x19
   1ce74:	0f 94 69 27 	call	0x24ed2	; 0x24ed2 <__mulsf3>
   1ce78:	dc 01       	movw	r26, r24
   1ce7a:	cb 01       	movw	r24, r22
   1ce7c:	9c 01       	movw	r18, r24
   1ce7e:	ad 01       	movw	r20, r26
   1ce80:	c7 01       	movw	r24, r14
   1ce82:	b6 01       	movw	r22, r12
   1ce84:	0f 94 a9 24 	call	0x24952	; 0x24952 <__addsf3>
   1ce88:	dc 01       	movw	r26, r24
   1ce8a:	cb 01       	movw	r24, r22
   1ce8c:	bc 01       	movw	r22, r24
   1ce8e:	cd 01       	movw	r24, r26
   1ce90:	0f 94 22 28 	call	0x25044	; 0x25044 <sqrt>
   1ce94:	dc 01       	movw	r26, r24
   1ce96:	cb 01       	movw	r24, r22
   1ce98:	20 e0       	ldi	r18, 0x00	; 0
   1ce9a:	30 e0       	ldi	r19, 0x00	; 0
   1ce9c:	40 e0       	ldi	r20, 0x00	; 0
   1ce9e:	5f e3       	ldi	r21, 0x3F	; 63
   1cea0:	bc 01       	movw	r22, r24
   1cea2:	cd 01       	movw	r24, r26
   1cea4:	0f 94 a9 24 	call	0x24952	; 0x24952 <__addsf3>
   1cea8:	dc 01       	movw	r26, r24
   1ceaa:	cb 01       	movw	r24, r22
   1ceac:	8a 8f       	std	Y+26, r24	; 0x1a
   1ceae:	9b 8f       	std	Y+27, r25	; 0x1b
   1ceb0:	ac 8f       	std	Y+28, r26	; 0x1c

	return (uint16_t)l_dist_m;
   1ceb2:	bd 8f       	std	Y+29, r27	; 0x1d
   1ceb4:	6a 8d       	ldd	r22, Y+26	; 0x1a
   1ceb6:	7b 8d       	ldd	r23, Y+27	; 0x1b
   1ceb8:	8c 8d       	ldd	r24, Y+28	; 0x1c
   1ceba:	9d 8d       	ldd	r25, Y+29	; 0x1d
   1cebc:	0f 94 bb 25 	call	0x24b76	; 0x24b76 <__fixunssfsi>
   1cec0:	dc 01       	movw	r26, r24
}
   1cec2:	cb 01       	movw	r24, r22
   1cec4:	6d 96       	adiw	r28, 0x1d	; 29
   1cec6:	cd bf       	out	0x3d, r28	; 61
   1cec8:	de bf       	out	0x3e, r29	; 62
   1ceca:	df 91       	pop	r29
   1cecc:	cf 91       	pop	r28
   1cece:	ff 90       	pop	r15
   1ced0:	ef 90       	pop	r14
   1ced2:	df 90       	pop	r13
   1ced4:	cf 90       	pop	r12
   1ced6:	08 95       	ret

0001ced8 <aprs_pos_anchor>:

void aprs_pos_anchor(void)
{
   1ced8:	cf 93       	push	r28
   1ceda:	df 93       	push	r29
   1cedc:	1f 92       	push	r1
   1cede:	cd b7       	in	r28, 0x3d	; 61
   1cee0:	de b7       	in	r29, 0x3e	; 62
	irqflags_t flags = cpu_irq_save();
   1cee2:	0e 94 eb c7 	call	0x18fd6	; 0x18fd6 <cpu_irq_save>
   1cee6:	89 83       	std	Y+1, r24	; 0x01
	g_aprs_pos_anchor_lat = g_gns_lat;
   1cee8:	80 91 84 26 	lds	r24, 0x2684	; 0x802684 <g_gns_lat>
   1ceec:	90 91 85 26 	lds	r25, 0x2685	; 0x802685 <g_gns_lat+0x1>
   1cef0:	a0 91 86 26 	lds	r26, 0x2686	; 0x802686 <g_gns_lat+0x2>
   1cef4:	b0 91 87 26 	lds	r27, 0x2687	; 0x802687 <g_gns_lat+0x3>
   1cef8:	80 93 d4 26 	sts	0x26D4, r24	; 0x8026d4 <g_aprs_pos_anchor_lat>
   1cefc:	90 93 d5 26 	sts	0x26D5, r25	; 0x8026d5 <g_aprs_pos_anchor_lat+0x1>
   1cf00:	a0 93 d6 26 	sts	0x26D6, r26	; 0x8026d6 <g_aprs_pos_anchor_lat+0x2>
   1cf04:	b0 93 d7 26 	sts	0x26D7, r27	; 0x8026d7 <g_aprs_pos_anchor_lat+0x3>
	g_aprs_pos_anchor_lon = g_gns_lon;
   1cf08:	80 91 88 26 	lds	r24, 0x2688	; 0x802688 <g_gns_lon>
   1cf0c:	90 91 89 26 	lds	r25, 0x2689	; 0x802689 <g_gns_lon+0x1>
   1cf10:	a0 91 8a 26 	lds	r26, 0x268A	; 0x80268a <g_gns_lon+0x2>
   1cf14:	b0 91 8b 26 	lds	r27, 0x268B	; 0x80268b <g_gns_lon+0x3>
   1cf18:	80 93 d8 26 	sts	0x26D8, r24	; 0x8026d8 <g_aprs_pos_anchor_lon>
   1cf1c:	90 93 d9 26 	sts	0x26D9, r25	; 0x8026d9 <g_aprs_pos_anchor_lon+0x1>
   1cf20:	a0 93 da 26 	sts	0x26DA, r26	; 0x8026da <g_aprs_pos_anchor_lon+0x2>
   1cf24:	b0 93 db 26 	sts	0x26DB, r27	; 0x8026db <g_aprs_pos_anchor_lon+0x3>
	cpu_irq_restore(flags);
   1cf28:	89 81       	ldd	r24, Y+1	; 0x01
   1cf2a:	0e 94 fb c7 	call	0x18ff6	; 0x18ff6 <cpu_irq_restore>
}
   1cf2e:	00 00       	nop
   1cf30:	0f 90       	pop	r0
   1cf32:	df 91       	pop	r29
   1cf34:	cf 91       	pop	r28
   1cf36:	08 95       	ret

0001cf38 <aprs_gyro_total_dps_1000>:

uint16_t aprs_gyro_total_dps_1000(void)
{
   1cf38:	cf 92       	push	r12
   1cf3a:	df 92       	push	r13
   1cf3c:	ef 92       	push	r14
   1cf3e:	ff 92       	push	r15
   1cf40:	cf 93       	push	r28
   1cf42:	df 93       	push	r29
   1cf44:	cd b7       	in	r28, 0x3d	; 61
   1cf46:	de b7       	in	r29, 0x3e	; 62
   1cf48:	61 97       	sbiw	r28, 0x11	; 17
   1cf4a:	cd bf       	out	0x3d, r28	; 61
   1cf4c:	de bf       	out	0x3e, r29	; 62
	volatile float l_twi1_gyro_1_gyro_y_mdps;
	volatile float l_twi1_gyro_1_gyro_z_mdps;

	/* Get the current position */
	{
		irqflags_t flags = cpu_irq_save();
   1cf4e:	0e 94 eb c7 	call	0x18fd6	; 0x18fd6 <cpu_irq_save>
   1cf52:	89 83       	std	Y+1, r24	; 0x01
		l_twi1_gyro_1_gyro_x_mdps = g_twi1_gyro_1_gyro_x_mdps;
   1cf54:	80 91 88 29 	lds	r24, 0x2988	; 0x802988 <g_twi1_gyro_1_gyro_x_mdps>
   1cf58:	90 91 89 29 	lds	r25, 0x2989	; 0x802989 <g_twi1_gyro_1_gyro_x_mdps+0x1>
   1cf5c:	a0 91 8a 29 	lds	r26, 0x298A	; 0x80298a <g_twi1_gyro_1_gyro_x_mdps+0x2>
   1cf60:	b0 91 8b 29 	lds	r27, 0x298B	; 0x80298b <g_twi1_gyro_1_gyro_x_mdps+0x3>
   1cf64:	bc 01       	movw	r22, r24
   1cf66:	cd 01       	movw	r24, r26
   1cf68:	0f 94 e9 25 	call	0x24bd2	; 0x24bd2 <__floatsisf>
   1cf6c:	dc 01       	movw	r26, r24
   1cf6e:	cb 01       	movw	r24, r22
   1cf70:	8e 83       	std	Y+6, r24	; 0x06
   1cf72:	9f 83       	std	Y+7, r25	; 0x07
   1cf74:	a8 87       	std	Y+8, r26	; 0x08
   1cf76:	b9 87       	std	Y+9, r27	; 0x09
		l_twi1_gyro_1_gyro_y_mdps = g_twi1_gyro_1_gyro_y_mdps;
   1cf78:	80 91 8c 29 	lds	r24, 0x298C	; 0x80298c <g_twi1_gyro_1_gyro_y_mdps>
   1cf7c:	90 91 8d 29 	lds	r25, 0x298D	; 0x80298d <g_twi1_gyro_1_gyro_y_mdps+0x1>
   1cf80:	a0 91 8e 29 	lds	r26, 0x298E	; 0x80298e <g_twi1_gyro_1_gyro_y_mdps+0x2>
   1cf84:	b0 91 8f 29 	lds	r27, 0x298F	; 0x80298f <g_twi1_gyro_1_gyro_y_mdps+0x3>
   1cf88:	bc 01       	movw	r22, r24
   1cf8a:	cd 01       	movw	r24, r26
   1cf8c:	0f 94 e9 25 	call	0x24bd2	; 0x24bd2 <__floatsisf>
   1cf90:	dc 01       	movw	r26, r24
   1cf92:	cb 01       	movw	r24, r22
   1cf94:	8a 87       	std	Y+10, r24	; 0x0a
   1cf96:	9b 87       	std	Y+11, r25	; 0x0b
   1cf98:	ac 87       	std	Y+12, r26	; 0x0c
   1cf9a:	bd 87       	std	Y+13, r27	; 0x0d
		l_twi1_gyro_1_gyro_z_mdps = g_twi1_gyro_1_gyro_z_mdps;
   1cf9c:	80 91 90 29 	lds	r24, 0x2990	; 0x802990 <g_twi1_gyro_1_gyro_z_mdps>
   1cfa0:	90 91 91 29 	lds	r25, 0x2991	; 0x802991 <g_twi1_gyro_1_gyro_z_mdps+0x1>
   1cfa4:	a0 91 92 29 	lds	r26, 0x2992	; 0x802992 <g_twi1_gyro_1_gyro_z_mdps+0x2>
   1cfa8:	b0 91 93 29 	lds	r27, 0x2993	; 0x802993 <g_twi1_gyro_1_gyro_z_mdps+0x3>
   1cfac:	bc 01       	movw	r22, r24
   1cfae:	cd 01       	movw	r24, r26
   1cfb0:	0f 94 e9 25 	call	0x24bd2	; 0x24bd2 <__floatsisf>
   1cfb4:	dc 01       	movw	r26, r24
   1cfb6:	cb 01       	movw	r24, r22
   1cfb8:	8e 87       	std	Y+14, r24	; 0x0e
   1cfba:	9f 87       	std	Y+15, r25	; 0x0f
   1cfbc:	a8 8b       	std	Y+16, r26	; 0x10
   1cfbe:	b9 8b       	std	Y+17, r27	; 0x11
		cpu_irq_restore(flags);
   1cfc0:	89 81       	ldd	r24, Y+1	; 0x01
   1cfc2:	0e 94 fb c7 	call	0x18ff6	; 0x18ff6 <cpu_irq_restore>
	}

	float l_gyro_total_dps_1000 = sqrt(l_twi1_gyro_1_gyro_x_mdps * l_twi1_gyro_1_gyro_x_mdps + l_twi1_gyro_1_gyro_y_mdps * l_twi1_gyro_1_gyro_y_mdps + l_twi1_gyro_1_gyro_z_mdps * l_twi1_gyro_1_gyro_z_mdps);
   1cfc6:	8e 81       	ldd	r24, Y+6	; 0x06
   1cfc8:	9f 81       	ldd	r25, Y+7	; 0x07
   1cfca:	a8 85       	ldd	r26, Y+8	; 0x08
   1cfcc:	b9 85       	ldd	r27, Y+9	; 0x09
   1cfce:	2e 81       	ldd	r18, Y+6	; 0x06
   1cfd0:	3f 81       	ldd	r19, Y+7	; 0x07
   1cfd2:	48 85       	ldd	r20, Y+8	; 0x08
   1cfd4:	59 85       	ldd	r21, Y+9	; 0x09
   1cfd6:	bc 01       	movw	r22, r24
   1cfd8:	cd 01       	movw	r24, r26
   1cfda:	0f 94 69 27 	call	0x24ed2	; 0x24ed2 <__mulsf3>
   1cfde:	dc 01       	movw	r26, r24
   1cfe0:	cb 01       	movw	r24, r22
   1cfe2:	6c 01       	movw	r12, r24
   1cfe4:	7d 01       	movw	r14, r26
   1cfe6:	8a 85       	ldd	r24, Y+10	; 0x0a
   1cfe8:	9b 85       	ldd	r25, Y+11	; 0x0b
   1cfea:	ac 85       	ldd	r26, Y+12	; 0x0c
   1cfec:	bd 85       	ldd	r27, Y+13	; 0x0d
   1cfee:	2a 85       	ldd	r18, Y+10	; 0x0a
   1cff0:	3b 85       	ldd	r19, Y+11	; 0x0b
   1cff2:	4c 85       	ldd	r20, Y+12	; 0x0c
   1cff4:	5d 85       	ldd	r21, Y+13	; 0x0d
   1cff6:	bc 01       	movw	r22, r24
   1cff8:	cd 01       	movw	r24, r26
   1cffa:	0f 94 69 27 	call	0x24ed2	; 0x24ed2 <__mulsf3>
   1cffe:	dc 01       	movw	r26, r24
   1d000:	cb 01       	movw	r24, r22
   1d002:	9c 01       	movw	r18, r24
   1d004:	ad 01       	movw	r20, r26
   1d006:	c7 01       	movw	r24, r14
   1d008:	b6 01       	movw	r22, r12
   1d00a:	0f 94 a9 24 	call	0x24952	; 0x24952 <__addsf3>
   1d00e:	dc 01       	movw	r26, r24
   1d010:	cb 01       	movw	r24, r22
   1d012:	6c 01       	movw	r12, r24
   1d014:	7d 01       	movw	r14, r26
   1d016:	8e 85       	ldd	r24, Y+14	; 0x0e
   1d018:	9f 85       	ldd	r25, Y+15	; 0x0f
   1d01a:	a8 89       	ldd	r26, Y+16	; 0x10
   1d01c:	b9 89       	ldd	r27, Y+17	; 0x11
   1d01e:	2e 85       	ldd	r18, Y+14	; 0x0e
   1d020:	3f 85       	ldd	r19, Y+15	; 0x0f
   1d022:	48 89       	ldd	r20, Y+16	; 0x10
   1d024:	59 89       	ldd	r21, Y+17	; 0x11
   1d026:	bc 01       	movw	r22, r24
   1d028:	cd 01       	movw	r24, r26
   1d02a:	0f 94 69 27 	call	0x24ed2	; 0x24ed2 <__mulsf3>
   1d02e:	dc 01       	movw	r26, r24
   1d030:	cb 01       	movw	r24, r22
   1d032:	9c 01       	movw	r18, r24
   1d034:	ad 01       	movw	r20, r26
   1d036:	c7 01       	movw	r24, r14
   1d038:	b6 01       	movw	r22, r12
   1d03a:	0f 94 a9 24 	call	0x24952	; 0x24952 <__addsf3>
   1d03e:	dc 01       	movw	r26, r24
   1d040:	cb 01       	movw	r24, r22
   1d042:	bc 01       	movw	r22, r24
   1d044:	cd 01       	movw	r24, r26
   1d046:	0f 94 22 28 	call	0x25044	; 0x25044 <sqrt>
   1d04a:	dc 01       	movw	r26, r24
   1d04c:	cb 01       	movw	r24, r22
   1d04e:	8a 83       	std	Y+2, r24	; 0x02
   1d050:	9b 83       	std	Y+3, r25	; 0x03
   1d052:	ac 83       	std	Y+4, r26	; 0x04
   1d054:	bd 83       	std	Y+5, r27	; 0x05
	return (uint16_t) (0.5f + l_gyro_total_dps_1000);
   1d056:	20 e0       	ldi	r18, 0x00	; 0
   1d058:	30 e0       	ldi	r19, 0x00	; 0
   1d05a:	40 e0       	ldi	r20, 0x00	; 0
   1d05c:	5f e3       	ldi	r21, 0x3F	; 63
   1d05e:	6a 81       	ldd	r22, Y+2	; 0x02
   1d060:	7b 81       	ldd	r23, Y+3	; 0x03
   1d062:	8c 81       	ldd	r24, Y+4	; 0x04
   1d064:	9d 81       	ldd	r25, Y+5	; 0x05
   1d066:	0f 94 a9 24 	call	0x24952	; 0x24952 <__addsf3>
   1d06a:	dc 01       	movw	r26, r24
   1d06c:	cb 01       	movw	r24, r22
   1d06e:	bc 01       	movw	r22, r24
   1d070:	cd 01       	movw	r24, r26
   1d072:	0f 94 bb 25 	call	0x24b76	; 0x24b76 <__fixunssfsi>
   1d076:	dc 01       	movw	r26, r24
   1d078:	cb 01       	movw	r24, r22
}
   1d07a:	61 96       	adiw	r28, 0x11	; 17
   1d07c:	cd bf       	out	0x3d, r28	; 61
   1d07e:	de bf       	out	0x3e, r29	; 62
   1d080:	df 91       	pop	r29
   1d082:	cf 91       	pop	r28
   1d084:	ff 90       	pop	r15
   1d086:	ef 90       	pop	r14
   1d088:	df 90       	pop	r13
   1d08a:	cf 90       	pop	r12
   1d08c:	08 95       	ret

0001d08e <aprs_accel_xy_delta_g_1000>:

uint16_t aprs_accel_xy_delta_g_1000(void)
{
   1d08e:	cf 92       	push	r12
   1d090:	df 92       	push	r13
   1d092:	ef 92       	push	r14
   1d094:	ff 92       	push	r15
   1d096:	cf 93       	push	r28
   1d098:	df 93       	push	r29
   1d09a:	cd b7       	in	r28, 0x3d	; 61
   1d09c:	de b7       	in	r29, 0x3e	; 62
   1d09e:	66 97       	sbiw	r28, 0x16	; 22
   1d0a0:	cd bf       	out	0x3d, r28	; 61
   1d0a2:	de bf       	out	0x3e, r29	; 62
	static float		s_twi1_gyro_1_accel_y_mg = 0.f;
	volatile float		l_twi1_gyro_1_accel_x_mg;
	volatile float		l_twi1_gyro_1_accel_y_mg;

	/* Initial setting */
	if (!s_twi1_gyro_1_accel_x_mg && !s_twi1_gyro_1_accel_y_mg) {
   1d0a4:	80 91 f9 2c 	lds	r24, 0x2CF9	; 0x802cf9 <s_twi1_gyro_1_accel_x_mg.8413>
   1d0a8:	90 91 fa 2c 	lds	r25, 0x2CFA	; 0x802cfa <s_twi1_gyro_1_accel_x_mg.8413+0x1>
   1d0ac:	a0 91 fb 2c 	lds	r26, 0x2CFB	; 0x802cfb <s_twi1_gyro_1_accel_x_mg.8413+0x2>
   1d0b0:	b0 91 fc 2c 	lds	r27, 0x2CFC	; 0x802cfc <s_twi1_gyro_1_accel_x_mg.8413+0x3>
   1d0b4:	20 e0       	ldi	r18, 0x00	; 0
   1d0b6:	30 e0       	ldi	r19, 0x00	; 0
   1d0b8:	a9 01       	movw	r20, r18
   1d0ba:	bc 01       	movw	r22, r24
   1d0bc:	cd 01       	movw	r24, r26
   1d0be:	0f 94 0d 25 	call	0x24a1a	; 0x24a1a <__cmpsf2>
   1d0c2:	88 23       	and	r24, r24
   1d0c4:	09 f0       	breq	.+2      	; 0x1d0c8 <aprs_accel_xy_delta_g_1000+0x3a>
   1d0c6:	46 c0       	rjmp	.+140    	; 0x1d154 <aprs_accel_xy_delta_g_1000+0xc6>
   1d0c8:	80 91 fd 2c 	lds	r24, 0x2CFD	; 0x802cfd <s_twi1_gyro_1_accel_y_mg.8414>
   1d0cc:	90 91 fe 2c 	lds	r25, 0x2CFE	; 0x802cfe <s_twi1_gyro_1_accel_y_mg.8414+0x1>
   1d0d0:	a0 91 ff 2c 	lds	r26, 0x2CFF	; 0x802cff <s_twi1_gyro_1_accel_y_mg.8414+0x2>
   1d0d4:	b0 91 00 2d 	lds	r27, 0x2D00	; 0x802d00 <s_twi1_gyro_1_accel_y_mg.8414+0x3>
   1d0d8:	20 e0       	ldi	r18, 0x00	; 0
   1d0da:	30 e0       	ldi	r19, 0x00	; 0
   1d0dc:	a9 01       	movw	r20, r18
   1d0de:	bc 01       	movw	r22, r24
   1d0e0:	cd 01       	movw	r24, r26
   1d0e2:	0f 94 0d 25 	call	0x24a1a	; 0x24a1a <__cmpsf2>
   1d0e6:	88 23       	and	r24, r24
   1d0e8:	a9 f5       	brne	.+106    	; 0x1d154 <aprs_accel_xy_delta_g_1000+0xc6>
		irqflags_t flags = cpu_irq_save();
   1d0ea:	0e 94 eb c7 	call	0x18fd6	; 0x18fd6 <cpu_irq_save>
   1d0ee:	89 83       	std	Y+1, r24	; 0x01
		s_twi1_gyro_1_accel_x_mg = g_twi1_gyro_1_accel_x_mg;
   1d0f0:	80 91 76 29 	lds	r24, 0x2976	; 0x802976 <g_twi1_gyro_1_accel_x_mg>
   1d0f4:	90 91 77 29 	lds	r25, 0x2977	; 0x802977 <g_twi1_gyro_1_accel_x_mg+0x1>
   1d0f8:	09 2e       	mov	r0, r25
   1d0fa:	00 0c       	add	r0, r0
   1d0fc:	aa 0b       	sbc	r26, r26
   1d0fe:	bb 0b       	sbc	r27, r27
   1d100:	bc 01       	movw	r22, r24
   1d102:	cd 01       	movw	r24, r26
   1d104:	0f 94 e9 25 	call	0x24bd2	; 0x24bd2 <__floatsisf>
   1d108:	dc 01       	movw	r26, r24
   1d10a:	cb 01       	movw	r24, r22
   1d10c:	80 93 f9 2c 	sts	0x2CF9, r24	; 0x802cf9 <s_twi1_gyro_1_accel_x_mg.8413>
   1d110:	90 93 fa 2c 	sts	0x2CFA, r25	; 0x802cfa <s_twi1_gyro_1_accel_x_mg.8413+0x1>
   1d114:	a0 93 fb 2c 	sts	0x2CFB, r26	; 0x802cfb <s_twi1_gyro_1_accel_x_mg.8413+0x2>
   1d118:	b0 93 fc 2c 	sts	0x2CFC, r27	; 0x802cfc <s_twi1_gyro_1_accel_x_mg.8413+0x3>
		s_twi1_gyro_1_accel_y_mg = g_twi1_gyro_1_accel_y_mg;
   1d11c:	80 91 78 29 	lds	r24, 0x2978	; 0x802978 <g_twi1_gyro_1_accel_y_mg>
   1d120:	90 91 79 29 	lds	r25, 0x2979	; 0x802979 <g_twi1_gyro_1_accel_y_mg+0x1>
   1d124:	09 2e       	mov	r0, r25
   1d126:	00 0c       	add	r0, r0
   1d128:	aa 0b       	sbc	r26, r26
   1d12a:	bb 0b       	sbc	r27, r27
   1d12c:	bc 01       	movw	r22, r24
   1d12e:	cd 01       	movw	r24, r26
   1d130:	0f 94 e9 25 	call	0x24bd2	; 0x24bd2 <__floatsisf>
   1d134:	dc 01       	movw	r26, r24
   1d136:	cb 01       	movw	r24, r22
   1d138:	80 93 fd 2c 	sts	0x2CFD, r24	; 0x802cfd <s_twi1_gyro_1_accel_y_mg.8414>
   1d13c:	90 93 fe 2c 	sts	0x2CFE, r25	; 0x802cfe <s_twi1_gyro_1_accel_y_mg.8414+0x1>
   1d140:	a0 93 ff 2c 	sts	0x2CFF, r26	; 0x802cff <s_twi1_gyro_1_accel_y_mg.8414+0x2>
   1d144:	b0 93 00 2d 	sts	0x2D00, r27	; 0x802d00 <s_twi1_gyro_1_accel_y_mg.8414+0x3>
		cpu_irq_restore(flags);
   1d148:	89 81       	ldd	r24, Y+1	; 0x01
   1d14a:	0e 94 fb c7 	call	0x18ff6	; 0x18ff6 <cpu_irq_restore>
		return 0;
   1d14e:	80 e0       	ldi	r24, 0x00	; 0
   1d150:	90 e0       	ldi	r25, 0x00	; 0
   1d152:	ac c0       	rjmp	.+344    	; 0x1d2ac <aprs_accel_xy_delta_g_1000+0x21e>
	}

	/* Get the current position */
	{
		irqflags_t flags = cpu_irq_save();
   1d154:	0e 94 eb c7 	call	0x18fd6	; 0x18fd6 <cpu_irq_save>
   1d158:	8a 83       	std	Y+2, r24	; 0x02
		l_twi1_gyro_1_accel_x_mg = g_twi1_gyro_1_accel_x_mg;
   1d15a:	80 91 76 29 	lds	r24, 0x2976	; 0x802976 <g_twi1_gyro_1_accel_x_mg>
   1d15e:	90 91 77 29 	lds	r25, 0x2977	; 0x802977 <g_twi1_gyro_1_accel_x_mg+0x1>
   1d162:	09 2e       	mov	r0, r25
   1d164:	00 0c       	add	r0, r0
   1d166:	aa 0b       	sbc	r26, r26
   1d168:	bb 0b       	sbc	r27, r27
   1d16a:	bc 01       	movw	r22, r24
   1d16c:	cd 01       	movw	r24, r26
   1d16e:	0f 94 e9 25 	call	0x24bd2	; 0x24bd2 <__floatsisf>
   1d172:	dc 01       	movw	r26, r24
   1d174:	cb 01       	movw	r24, r22
   1d176:	8f 87       	std	Y+15, r24	; 0x0f
   1d178:	98 8b       	std	Y+16, r25	; 0x10
   1d17a:	a9 8b       	std	Y+17, r26	; 0x11
   1d17c:	ba 8b       	std	Y+18, r27	; 0x12
		l_twi1_gyro_1_accel_y_mg = g_twi1_gyro_1_accel_y_mg;
   1d17e:	80 91 78 29 	lds	r24, 0x2978	; 0x802978 <g_twi1_gyro_1_accel_y_mg>
   1d182:	90 91 79 29 	lds	r25, 0x2979	; 0x802979 <g_twi1_gyro_1_accel_y_mg+0x1>
   1d186:	09 2e       	mov	r0, r25
   1d188:	00 0c       	add	r0, r0
   1d18a:	aa 0b       	sbc	r26, r26
   1d18c:	bb 0b       	sbc	r27, r27
   1d18e:	bc 01       	movw	r22, r24
   1d190:	cd 01       	movw	r24, r26
   1d192:	0f 94 e9 25 	call	0x24bd2	; 0x24bd2 <__floatsisf>
   1d196:	dc 01       	movw	r26, r24
   1d198:	cb 01       	movw	r24, r22
   1d19a:	8b 8b       	std	Y+19, r24	; 0x13
   1d19c:	9c 8b       	std	Y+20, r25	; 0x14
   1d19e:	ad 8b       	std	Y+21, r26	; 0x15
   1d1a0:	be 8b       	std	Y+22, r27	; 0x16
		cpu_irq_restore(flags);
   1d1a2:	8a 81       	ldd	r24, Y+2	; 0x02
   1d1a4:	0e 94 fb c7 	call	0x18ff6	; 0x18ff6 <cpu_irq_restore>
	}

	/* Delta and geometric additions */
	float l_accel_delta_x = l_twi1_gyro_1_accel_x_mg - s_twi1_gyro_1_accel_x_mg;
   1d1a8:	8f 85       	ldd	r24, Y+15	; 0x0f
   1d1aa:	98 89       	ldd	r25, Y+16	; 0x10
   1d1ac:	a9 89       	ldd	r26, Y+17	; 0x11
   1d1ae:	ba 89       	ldd	r27, Y+18	; 0x12
   1d1b0:	20 91 f9 2c 	lds	r18, 0x2CF9	; 0x802cf9 <s_twi1_gyro_1_accel_x_mg.8413>
   1d1b4:	30 91 fa 2c 	lds	r19, 0x2CFA	; 0x802cfa <s_twi1_gyro_1_accel_x_mg.8413+0x1>
   1d1b8:	40 91 fb 2c 	lds	r20, 0x2CFB	; 0x802cfb <s_twi1_gyro_1_accel_x_mg.8413+0x2>
   1d1bc:	50 91 fc 2c 	lds	r21, 0x2CFC	; 0x802cfc <s_twi1_gyro_1_accel_x_mg.8413+0x3>
   1d1c0:	bc 01       	movw	r22, r24
   1d1c2:	cd 01       	movw	r24, r26
   1d1c4:	0f 94 a8 24 	call	0x24950	; 0x24950 <__subsf3>
   1d1c8:	dc 01       	movw	r26, r24
   1d1ca:	cb 01       	movw	r24, r22
   1d1cc:	8b 83       	std	Y+3, r24	; 0x03
   1d1ce:	9c 83       	std	Y+4, r25	; 0x04
   1d1d0:	ad 83       	std	Y+5, r26	; 0x05
   1d1d2:	be 83       	std	Y+6, r27	; 0x06
	float l_accel_delta_y = l_twi1_gyro_1_accel_y_mg - s_twi1_gyro_1_accel_y_mg;
   1d1d4:	8b 89       	ldd	r24, Y+19	; 0x13
   1d1d6:	9c 89       	ldd	r25, Y+20	; 0x14
   1d1d8:	ad 89       	ldd	r26, Y+21	; 0x15
   1d1da:	be 89       	ldd	r27, Y+22	; 0x16
   1d1dc:	20 91 fd 2c 	lds	r18, 0x2CFD	; 0x802cfd <s_twi1_gyro_1_accel_y_mg.8414>
   1d1e0:	30 91 fe 2c 	lds	r19, 0x2CFE	; 0x802cfe <s_twi1_gyro_1_accel_y_mg.8414+0x1>
   1d1e4:	40 91 ff 2c 	lds	r20, 0x2CFF	; 0x802cff <s_twi1_gyro_1_accel_y_mg.8414+0x2>
   1d1e8:	50 91 00 2d 	lds	r21, 0x2D00	; 0x802d00 <s_twi1_gyro_1_accel_y_mg.8414+0x3>
   1d1ec:	bc 01       	movw	r22, r24
   1d1ee:	cd 01       	movw	r24, r26
   1d1f0:	0f 94 a8 24 	call	0x24950	; 0x24950 <__subsf3>
   1d1f4:	dc 01       	movw	r26, r24
   1d1f6:	cb 01       	movw	r24, r22
   1d1f8:	8f 83       	std	Y+7, r24	; 0x07
   1d1fa:	98 87       	std	Y+8, r25	; 0x08
   1d1fc:	a9 87       	std	Y+9, r26	; 0x09
   1d1fe:	ba 87       	std	Y+10, r27	; 0x0a
	float l_accel_xy_delta_g_1000 = sqrt(l_accel_delta_x * l_accel_delta_x + l_accel_delta_y * l_accel_delta_y);
   1d200:	2b 81       	ldd	r18, Y+3	; 0x03
   1d202:	3c 81       	ldd	r19, Y+4	; 0x04
   1d204:	4d 81       	ldd	r20, Y+5	; 0x05
   1d206:	5e 81       	ldd	r21, Y+6	; 0x06
   1d208:	6b 81       	ldd	r22, Y+3	; 0x03
   1d20a:	7c 81       	ldd	r23, Y+4	; 0x04
   1d20c:	8d 81       	ldd	r24, Y+5	; 0x05
   1d20e:	9e 81       	ldd	r25, Y+6	; 0x06
   1d210:	0f 94 69 27 	call	0x24ed2	; 0x24ed2 <__mulsf3>
   1d214:	dc 01       	movw	r26, r24
   1d216:	cb 01       	movw	r24, r22
   1d218:	6c 01       	movw	r12, r24
   1d21a:	7d 01       	movw	r14, r26
   1d21c:	2f 81       	ldd	r18, Y+7	; 0x07
   1d21e:	38 85       	ldd	r19, Y+8	; 0x08
   1d220:	49 85       	ldd	r20, Y+9	; 0x09
   1d222:	5a 85       	ldd	r21, Y+10	; 0x0a
   1d224:	6f 81       	ldd	r22, Y+7	; 0x07
   1d226:	78 85       	ldd	r23, Y+8	; 0x08
   1d228:	89 85       	ldd	r24, Y+9	; 0x09
   1d22a:	9a 85       	ldd	r25, Y+10	; 0x0a
   1d22c:	0f 94 69 27 	call	0x24ed2	; 0x24ed2 <__mulsf3>
   1d230:	dc 01       	movw	r26, r24
   1d232:	cb 01       	movw	r24, r22
   1d234:	9c 01       	movw	r18, r24
   1d236:	ad 01       	movw	r20, r26
   1d238:	c7 01       	movw	r24, r14
   1d23a:	b6 01       	movw	r22, r12
   1d23c:	0f 94 a9 24 	call	0x24952	; 0x24952 <__addsf3>
   1d240:	dc 01       	movw	r26, r24
   1d242:	cb 01       	movw	r24, r22
   1d244:	bc 01       	movw	r22, r24
   1d246:	cd 01       	movw	r24, r26
   1d248:	0f 94 22 28 	call	0x25044	; 0x25044 <sqrt>
   1d24c:	dc 01       	movw	r26, r24
   1d24e:	cb 01       	movw	r24, r22
   1d250:	8b 87       	std	Y+11, r24	; 0x0b
   1d252:	9c 87       	std	Y+12, r25	; 0x0c
   1d254:	ad 87       	std	Y+13, r26	; 0x0d
   1d256:	be 87       	std	Y+14, r27	; 0x0e

	/* Adjust to this values */
	s_twi1_gyro_1_accel_x_mg = l_twi1_gyro_1_accel_x_mg;
   1d258:	8f 85       	ldd	r24, Y+15	; 0x0f
   1d25a:	98 89       	ldd	r25, Y+16	; 0x10
   1d25c:	a9 89       	ldd	r26, Y+17	; 0x11
   1d25e:	ba 89       	ldd	r27, Y+18	; 0x12
   1d260:	80 93 f9 2c 	sts	0x2CF9, r24	; 0x802cf9 <s_twi1_gyro_1_accel_x_mg.8413>
   1d264:	90 93 fa 2c 	sts	0x2CFA, r25	; 0x802cfa <s_twi1_gyro_1_accel_x_mg.8413+0x1>
   1d268:	a0 93 fb 2c 	sts	0x2CFB, r26	; 0x802cfb <s_twi1_gyro_1_accel_x_mg.8413+0x2>
   1d26c:	b0 93 fc 2c 	sts	0x2CFC, r27	; 0x802cfc <s_twi1_gyro_1_accel_x_mg.8413+0x3>
	s_twi1_gyro_1_accel_y_mg = l_twi1_gyro_1_accel_y_mg;
   1d270:	8b 89       	ldd	r24, Y+19	; 0x13
   1d272:	9c 89       	ldd	r25, Y+20	; 0x14
   1d274:	ad 89       	ldd	r26, Y+21	; 0x15
   1d276:	be 89       	ldd	r27, Y+22	; 0x16
   1d278:	80 93 fd 2c 	sts	0x2CFD, r24	; 0x802cfd <s_twi1_gyro_1_accel_y_mg.8414>
   1d27c:	90 93 fe 2c 	sts	0x2CFE, r25	; 0x802cfe <s_twi1_gyro_1_accel_y_mg.8414+0x1>
   1d280:	a0 93 ff 2c 	sts	0x2CFF, r26	; 0x802cff <s_twi1_gyro_1_accel_y_mg.8414+0x2>
   1d284:	b0 93 00 2d 	sts	0x2D00, r27	; 0x802d00 <s_twi1_gyro_1_accel_y_mg.8414+0x3>

	return (uint16_t) (0.5f + l_accel_xy_delta_g_1000);
   1d288:	20 e0       	ldi	r18, 0x00	; 0
   1d28a:	30 e0       	ldi	r19, 0x00	; 0
   1d28c:	40 e0       	ldi	r20, 0x00	; 0
   1d28e:	5f e3       	ldi	r21, 0x3F	; 63
   1d290:	6b 85       	ldd	r22, Y+11	; 0x0b
   1d292:	7c 85       	ldd	r23, Y+12	; 0x0c
   1d294:	8d 85       	ldd	r24, Y+13	; 0x0d
   1d296:	9e 85       	ldd	r25, Y+14	; 0x0e
   1d298:	0f 94 a9 24 	call	0x24952	; 0x24952 <__addsf3>
   1d29c:	dc 01       	movw	r26, r24
   1d29e:	cb 01       	movw	r24, r22
   1d2a0:	bc 01       	movw	r22, r24
   1d2a2:	cd 01       	movw	r24, r26
   1d2a4:	0f 94 bb 25 	call	0x24b76	; 0x24b76 <__fixunssfsi>
   1d2a8:	dc 01       	movw	r26, r24
   1d2aa:	cb 01       	movw	r24, r22
}
   1d2ac:	66 96       	adiw	r28, 0x16	; 22
   1d2ae:	cd bf       	out	0x3d, r28	; 61
   1d2b0:	de bf       	out	0x3e, r29	; 62
   1d2b2:	df 91       	pop	r29
   1d2b4:	cf 91       	pop	r28
   1d2b6:	ff 90       	pop	r15
   1d2b8:	ef 90       	pop	r14
   1d2ba:	df 90       	pop	r13
   1d2bc:	cf 90       	pop	r12
   1d2be:	08 95       	ret

0001d2c0 <aprs_mag_delta_nT>:

uint16_t aprs_mag_delta_nT(void)
{
   1d2c0:	cf 92       	push	r12
   1d2c2:	df 92       	push	r13
   1d2c4:	ef 92       	push	r14
   1d2c6:	ff 92       	push	r15
   1d2c8:	0f 93       	push	r16
   1d2ca:	1f 93       	push	r17
   1d2cc:	cf 93       	push	r28
   1d2ce:	df 93       	push	r29
   1d2d0:	cd b7       	in	r28, 0x3d	; 61
   1d2d2:	de b7       	in	r29, 0x3e	; 62
   1d2d4:	6e 97       	sbiw	r28, 0x1e	; 30
   1d2d6:	cd bf       	out	0x3d, r28	; 61
   1d2d8:	de bf       	out	0x3e, r29	; 62
	volatile int32_t	l_twi1_gyro_2_mag_x_nT;
	volatile int32_t	l_twi1_gyro_2_mag_y_nT;
	volatile int32_t	l_twi1_gyro_2_mag_z_nT;

	/* Initial setting */
	if (!s_twi1_gyro_2_mag_x_nT && !s_twi1_gyro_2_mag_y_nT && !s_twi1_gyro_2_mag_z_nT) {
   1d2da:	80 91 01 2d 	lds	r24, 0x2D01	; 0x802d01 <s_twi1_gyro_2_mag_x_nT.8425>
   1d2de:	90 91 02 2d 	lds	r25, 0x2D02	; 0x802d02 <s_twi1_gyro_2_mag_x_nT.8425+0x1>
   1d2e2:	a0 91 03 2d 	lds	r26, 0x2D03	; 0x802d03 <s_twi1_gyro_2_mag_x_nT.8425+0x2>
   1d2e6:	b0 91 04 2d 	lds	r27, 0x2D04	; 0x802d04 <s_twi1_gyro_2_mag_x_nT.8425+0x3>
   1d2ea:	89 2b       	or	r24, r25
   1d2ec:	8a 2b       	or	r24, r26
   1d2ee:	8b 2b       	or	r24, r27
   1d2f0:	09 f0       	breq	.+2      	; 0x1d2f4 <aprs_mag_delta_nT+0x34>
   1d2f2:	52 c0       	rjmp	.+164    	; 0x1d398 <aprs_mag_delta_nT+0xd8>
   1d2f4:	80 91 05 2d 	lds	r24, 0x2D05	; 0x802d05 <s_twi1_gyro_2_mag_y_nT.8426>
   1d2f8:	90 91 06 2d 	lds	r25, 0x2D06	; 0x802d06 <s_twi1_gyro_2_mag_y_nT.8426+0x1>
   1d2fc:	a0 91 07 2d 	lds	r26, 0x2D07	; 0x802d07 <s_twi1_gyro_2_mag_y_nT.8426+0x2>
   1d300:	b0 91 08 2d 	lds	r27, 0x2D08	; 0x802d08 <s_twi1_gyro_2_mag_y_nT.8426+0x3>
   1d304:	89 2b       	or	r24, r25
   1d306:	8a 2b       	or	r24, r26
   1d308:	8b 2b       	or	r24, r27
   1d30a:	09 f0       	breq	.+2      	; 0x1d30e <aprs_mag_delta_nT+0x4e>
   1d30c:	45 c0       	rjmp	.+138    	; 0x1d398 <aprs_mag_delta_nT+0xd8>
   1d30e:	80 91 09 2d 	lds	r24, 0x2D09	; 0x802d09 <s_twi1_gyro_2_mag_z_nT.8427>
   1d312:	90 91 0a 2d 	lds	r25, 0x2D0A	; 0x802d0a <s_twi1_gyro_2_mag_z_nT.8427+0x1>
   1d316:	a0 91 0b 2d 	lds	r26, 0x2D0B	; 0x802d0b <s_twi1_gyro_2_mag_z_nT.8427+0x2>
   1d31a:	b0 91 0c 2d 	lds	r27, 0x2D0C	; 0x802d0c <s_twi1_gyro_2_mag_z_nT.8427+0x3>
   1d31e:	89 2b       	or	r24, r25
   1d320:	8a 2b       	or	r24, r26
   1d322:	8b 2b       	or	r24, r27
   1d324:	c9 f5       	brne	.+114    	; 0x1d398 <aprs_mag_delta_nT+0xd8>
		irqflags_t flags = cpu_irq_save();
   1d326:	0e 94 eb c7 	call	0x18fd6	; 0x18fd6 <cpu_irq_save>
   1d32a:	89 83       	std	Y+1, r24	; 0x01
		s_twi1_gyro_2_mag_x_nT = g_twi1_gyro_2_mag_x_nT;
   1d32c:	80 91 ac 29 	lds	r24, 0x29AC	; 0x8029ac <g_twi1_gyro_2_mag_x_nT>
   1d330:	90 91 ad 29 	lds	r25, 0x29AD	; 0x8029ad <g_twi1_gyro_2_mag_x_nT+0x1>
   1d334:	a0 91 ae 29 	lds	r26, 0x29AE	; 0x8029ae <g_twi1_gyro_2_mag_x_nT+0x2>
   1d338:	b0 91 af 29 	lds	r27, 0x29AF	; 0x8029af <g_twi1_gyro_2_mag_x_nT+0x3>
   1d33c:	80 93 01 2d 	sts	0x2D01, r24	; 0x802d01 <s_twi1_gyro_2_mag_x_nT.8425>
   1d340:	90 93 02 2d 	sts	0x2D02, r25	; 0x802d02 <s_twi1_gyro_2_mag_x_nT.8425+0x1>
   1d344:	a0 93 03 2d 	sts	0x2D03, r26	; 0x802d03 <s_twi1_gyro_2_mag_x_nT.8425+0x2>
   1d348:	b0 93 04 2d 	sts	0x2D04, r27	; 0x802d04 <s_twi1_gyro_2_mag_x_nT.8425+0x3>
		s_twi1_gyro_2_mag_y_nT = g_twi1_gyro_2_mag_y_nT;
   1d34c:	80 91 b0 29 	lds	r24, 0x29B0	; 0x8029b0 <g_twi1_gyro_2_mag_y_nT>
   1d350:	90 91 b1 29 	lds	r25, 0x29B1	; 0x8029b1 <g_twi1_gyro_2_mag_y_nT+0x1>
   1d354:	a0 91 b2 29 	lds	r26, 0x29B2	; 0x8029b2 <g_twi1_gyro_2_mag_y_nT+0x2>
   1d358:	b0 91 b3 29 	lds	r27, 0x29B3	; 0x8029b3 <g_twi1_gyro_2_mag_y_nT+0x3>
   1d35c:	80 93 05 2d 	sts	0x2D05, r24	; 0x802d05 <s_twi1_gyro_2_mag_y_nT.8426>
   1d360:	90 93 06 2d 	sts	0x2D06, r25	; 0x802d06 <s_twi1_gyro_2_mag_y_nT.8426+0x1>
   1d364:	a0 93 07 2d 	sts	0x2D07, r26	; 0x802d07 <s_twi1_gyro_2_mag_y_nT.8426+0x2>
   1d368:	b0 93 08 2d 	sts	0x2D08, r27	; 0x802d08 <s_twi1_gyro_2_mag_y_nT.8426+0x3>
		s_twi1_gyro_2_mag_z_nT = g_twi1_gyro_2_mag_z_nT;
   1d36c:	80 91 b4 29 	lds	r24, 0x29B4	; 0x8029b4 <g_twi1_gyro_2_mag_z_nT>
   1d370:	90 91 b5 29 	lds	r25, 0x29B5	; 0x8029b5 <g_twi1_gyro_2_mag_z_nT+0x1>
   1d374:	a0 91 b6 29 	lds	r26, 0x29B6	; 0x8029b6 <g_twi1_gyro_2_mag_z_nT+0x2>
   1d378:	b0 91 b7 29 	lds	r27, 0x29B7	; 0x8029b7 <g_twi1_gyro_2_mag_z_nT+0x3>
   1d37c:	80 93 09 2d 	sts	0x2D09, r24	; 0x802d09 <s_twi1_gyro_2_mag_z_nT.8427>
   1d380:	90 93 0a 2d 	sts	0x2D0A, r25	; 0x802d0a <s_twi1_gyro_2_mag_z_nT.8427+0x1>
   1d384:	a0 93 0b 2d 	sts	0x2D0B, r26	; 0x802d0b <s_twi1_gyro_2_mag_z_nT.8427+0x2>
   1d388:	b0 93 0c 2d 	sts	0x2D0C, r27	; 0x802d0c <s_twi1_gyro_2_mag_z_nT.8427+0x3>
		cpu_irq_restore(flags);
   1d38c:	89 81       	ldd	r24, Y+1	; 0x01
   1d38e:	0e 94 fb c7 	call	0x18ff6	; 0x18ff6 <cpu_irq_restore>
		return 0;
   1d392:	80 e0       	ldi	r24, 0x00	; 0
   1d394:	90 e0       	ldi	r25, 0x00	; 0
   1d396:	fc c0       	rjmp	.+504    	; 0x1d590 <aprs_mag_delta_nT+0x2d0>
	}

	/* Get the current position */
	{
		irqflags_t flags = cpu_irq_save();
   1d398:	0e 94 eb c7 	call	0x18fd6	; 0x18fd6 <cpu_irq_save>
   1d39c:	8a 83       	std	Y+2, r24	; 0x02
		l_twi1_gyro_2_mag_x_nT = g_twi1_gyro_2_mag_x_nT;
   1d39e:	80 91 ac 29 	lds	r24, 0x29AC	; 0x8029ac <g_twi1_gyro_2_mag_x_nT>
   1d3a2:	90 91 ad 29 	lds	r25, 0x29AD	; 0x8029ad <g_twi1_gyro_2_mag_x_nT+0x1>
   1d3a6:	a0 91 ae 29 	lds	r26, 0x29AE	; 0x8029ae <g_twi1_gyro_2_mag_x_nT+0x2>
   1d3aa:	b0 91 af 29 	lds	r27, 0x29AF	; 0x8029af <g_twi1_gyro_2_mag_x_nT+0x3>
   1d3ae:	8b 8b       	std	Y+19, r24	; 0x13
   1d3b0:	9c 8b       	std	Y+20, r25	; 0x14
   1d3b2:	ad 8b       	std	Y+21, r26	; 0x15
   1d3b4:	be 8b       	std	Y+22, r27	; 0x16
		l_twi1_gyro_2_mag_y_nT = g_twi1_gyro_2_mag_y_nT;
   1d3b6:	80 91 b0 29 	lds	r24, 0x29B0	; 0x8029b0 <g_twi1_gyro_2_mag_y_nT>
   1d3ba:	90 91 b1 29 	lds	r25, 0x29B1	; 0x8029b1 <g_twi1_gyro_2_mag_y_nT+0x1>
   1d3be:	a0 91 b2 29 	lds	r26, 0x29B2	; 0x8029b2 <g_twi1_gyro_2_mag_y_nT+0x2>
   1d3c2:	b0 91 b3 29 	lds	r27, 0x29B3	; 0x8029b3 <g_twi1_gyro_2_mag_y_nT+0x3>
   1d3c6:	8f 8b       	std	Y+23, r24	; 0x17
   1d3c8:	98 8f       	std	Y+24, r25	; 0x18
   1d3ca:	a9 8f       	std	Y+25, r26	; 0x19
   1d3cc:	ba 8f       	std	Y+26, r27	; 0x1a
		l_twi1_gyro_2_mag_z_nT = g_twi1_gyro_2_mag_z_nT;
   1d3ce:	80 91 b4 29 	lds	r24, 0x29B4	; 0x8029b4 <g_twi1_gyro_2_mag_z_nT>
   1d3d2:	90 91 b5 29 	lds	r25, 0x29B5	; 0x8029b5 <g_twi1_gyro_2_mag_z_nT+0x1>
   1d3d6:	a0 91 b6 29 	lds	r26, 0x29B6	; 0x8029b6 <g_twi1_gyro_2_mag_z_nT+0x2>
   1d3da:	b0 91 b7 29 	lds	r27, 0x29B7	; 0x8029b7 <g_twi1_gyro_2_mag_z_nT+0x3>
   1d3de:	8b 8f       	std	Y+27, r24	; 0x1b
   1d3e0:	9c 8f       	std	Y+28, r25	; 0x1c
   1d3e2:	ad 8f       	std	Y+29, r26	; 0x1d
   1d3e4:	be 8f       	std	Y+30, r27	; 0x1e
		cpu_irq_restore(flags);
   1d3e6:	8a 81       	ldd	r24, Y+2	; 0x02
   1d3e8:	0e 94 fb c7 	call	0x18ff6	; 0x18ff6 <cpu_irq_restore>
	}

	/* Delta and geometric additions */
	float l_mag_delta_x = l_twi1_gyro_2_mag_x_nT - s_twi1_gyro_2_mag_x_nT;
   1d3ec:	2b 89       	ldd	r18, Y+19	; 0x13
   1d3ee:	3c 89       	ldd	r19, Y+20	; 0x14
   1d3f0:	4d 89       	ldd	r20, Y+21	; 0x15
   1d3f2:	5e 89       	ldd	r21, Y+22	; 0x16
   1d3f4:	80 91 01 2d 	lds	r24, 0x2D01	; 0x802d01 <s_twi1_gyro_2_mag_x_nT.8425>
   1d3f8:	90 91 02 2d 	lds	r25, 0x2D02	; 0x802d02 <s_twi1_gyro_2_mag_x_nT.8425+0x1>
   1d3fc:	a0 91 03 2d 	lds	r26, 0x2D03	; 0x802d03 <s_twi1_gyro_2_mag_x_nT.8425+0x2>
   1d400:	b0 91 04 2d 	lds	r27, 0x2D04	; 0x802d04 <s_twi1_gyro_2_mag_x_nT.8425+0x3>
   1d404:	79 01       	movw	r14, r18
   1d406:	8a 01       	movw	r16, r20
   1d408:	e8 1a       	sub	r14, r24
   1d40a:	f9 0a       	sbc	r15, r25
   1d40c:	0a 0b       	sbc	r16, r26
   1d40e:	1b 0b       	sbc	r17, r27
   1d410:	d8 01       	movw	r26, r16
   1d412:	c7 01       	movw	r24, r14
   1d414:	bc 01       	movw	r22, r24
   1d416:	cd 01       	movw	r24, r26
   1d418:	0f 94 e9 25 	call	0x24bd2	; 0x24bd2 <__floatsisf>
   1d41c:	dc 01       	movw	r26, r24
   1d41e:	cb 01       	movw	r24, r22
   1d420:	8b 83       	std	Y+3, r24	; 0x03
   1d422:	9c 83       	std	Y+4, r25	; 0x04
   1d424:	ad 83       	std	Y+5, r26	; 0x05
   1d426:	be 83       	std	Y+6, r27	; 0x06
	float l_mag_delta_y = l_twi1_gyro_2_mag_y_nT - s_twi1_gyro_2_mag_y_nT;
   1d428:	2f 89       	ldd	r18, Y+23	; 0x17
   1d42a:	38 8d       	ldd	r19, Y+24	; 0x18
   1d42c:	49 8d       	ldd	r20, Y+25	; 0x19
   1d42e:	5a 8d       	ldd	r21, Y+26	; 0x1a
   1d430:	80 91 05 2d 	lds	r24, 0x2D05	; 0x802d05 <s_twi1_gyro_2_mag_y_nT.8426>
   1d434:	90 91 06 2d 	lds	r25, 0x2D06	; 0x802d06 <s_twi1_gyro_2_mag_y_nT.8426+0x1>
   1d438:	a0 91 07 2d 	lds	r26, 0x2D07	; 0x802d07 <s_twi1_gyro_2_mag_y_nT.8426+0x2>
   1d43c:	b0 91 08 2d 	lds	r27, 0x2D08	; 0x802d08 <s_twi1_gyro_2_mag_y_nT.8426+0x3>
   1d440:	79 01       	movw	r14, r18
   1d442:	8a 01       	movw	r16, r20
   1d444:	e8 1a       	sub	r14, r24
   1d446:	f9 0a       	sbc	r15, r25
   1d448:	0a 0b       	sbc	r16, r26
   1d44a:	1b 0b       	sbc	r17, r27
   1d44c:	d8 01       	movw	r26, r16
   1d44e:	c7 01       	movw	r24, r14
   1d450:	bc 01       	movw	r22, r24
   1d452:	cd 01       	movw	r24, r26
   1d454:	0f 94 e9 25 	call	0x24bd2	; 0x24bd2 <__floatsisf>
   1d458:	dc 01       	movw	r26, r24
   1d45a:	cb 01       	movw	r24, r22
   1d45c:	8f 83       	std	Y+7, r24	; 0x07
   1d45e:	98 87       	std	Y+8, r25	; 0x08
   1d460:	a9 87       	std	Y+9, r26	; 0x09
   1d462:	ba 87       	std	Y+10, r27	; 0x0a
	float l_mag_delta_z = l_twi1_gyro_2_mag_z_nT - s_twi1_gyro_2_mag_z_nT;
   1d464:	2b 8d       	ldd	r18, Y+27	; 0x1b
   1d466:	3c 8d       	ldd	r19, Y+28	; 0x1c
   1d468:	4d 8d       	ldd	r20, Y+29	; 0x1d
   1d46a:	5e 8d       	ldd	r21, Y+30	; 0x1e
   1d46c:	80 91 09 2d 	lds	r24, 0x2D09	; 0x802d09 <s_twi1_gyro_2_mag_z_nT.8427>
   1d470:	90 91 0a 2d 	lds	r25, 0x2D0A	; 0x802d0a <s_twi1_gyro_2_mag_z_nT.8427+0x1>
   1d474:	a0 91 0b 2d 	lds	r26, 0x2D0B	; 0x802d0b <s_twi1_gyro_2_mag_z_nT.8427+0x2>
   1d478:	b0 91 0c 2d 	lds	r27, 0x2D0C	; 0x802d0c <s_twi1_gyro_2_mag_z_nT.8427+0x3>
   1d47c:	79 01       	movw	r14, r18
   1d47e:	8a 01       	movw	r16, r20
   1d480:	e8 1a       	sub	r14, r24
   1d482:	f9 0a       	sbc	r15, r25
   1d484:	0a 0b       	sbc	r16, r26
   1d486:	1b 0b       	sbc	r17, r27
   1d488:	d8 01       	movw	r26, r16
   1d48a:	c7 01       	movw	r24, r14
   1d48c:	bc 01       	movw	r22, r24
   1d48e:	cd 01       	movw	r24, r26
   1d490:	0f 94 e9 25 	call	0x24bd2	; 0x24bd2 <__floatsisf>
   1d494:	dc 01       	movw	r26, r24
   1d496:	cb 01       	movw	r24, r22
   1d498:	8b 87       	std	Y+11, r24	; 0x0b
   1d49a:	9c 87       	std	Y+12, r25	; 0x0c
   1d49c:	ad 87       	std	Y+13, r26	; 0x0d
   1d49e:	be 87       	std	Y+14, r27	; 0x0e
	float l_mag_delta_total = sqrtf(l_mag_delta_x * l_mag_delta_x + l_mag_delta_y * l_mag_delta_y + l_mag_delta_z * l_mag_delta_z);
   1d4a0:	2b 81       	ldd	r18, Y+3	; 0x03
   1d4a2:	3c 81       	ldd	r19, Y+4	; 0x04
   1d4a4:	4d 81       	ldd	r20, Y+5	; 0x05
   1d4a6:	5e 81       	ldd	r21, Y+6	; 0x06
   1d4a8:	6b 81       	ldd	r22, Y+3	; 0x03
   1d4aa:	7c 81       	ldd	r23, Y+4	; 0x04
   1d4ac:	8d 81       	ldd	r24, Y+5	; 0x05
   1d4ae:	9e 81       	ldd	r25, Y+6	; 0x06
   1d4b0:	0f 94 69 27 	call	0x24ed2	; 0x24ed2 <__mulsf3>
   1d4b4:	dc 01       	movw	r26, r24
   1d4b6:	cb 01       	movw	r24, r22
   1d4b8:	6c 01       	movw	r12, r24
   1d4ba:	7d 01       	movw	r14, r26
   1d4bc:	2f 81       	ldd	r18, Y+7	; 0x07
   1d4be:	38 85       	ldd	r19, Y+8	; 0x08
   1d4c0:	49 85       	ldd	r20, Y+9	; 0x09
   1d4c2:	5a 85       	ldd	r21, Y+10	; 0x0a
   1d4c4:	6f 81       	ldd	r22, Y+7	; 0x07
   1d4c6:	78 85       	ldd	r23, Y+8	; 0x08
   1d4c8:	89 85       	ldd	r24, Y+9	; 0x09
   1d4ca:	9a 85       	ldd	r25, Y+10	; 0x0a
   1d4cc:	0f 94 69 27 	call	0x24ed2	; 0x24ed2 <__mulsf3>
   1d4d0:	dc 01       	movw	r26, r24
   1d4d2:	cb 01       	movw	r24, r22
   1d4d4:	9c 01       	movw	r18, r24
   1d4d6:	ad 01       	movw	r20, r26
   1d4d8:	c7 01       	movw	r24, r14
   1d4da:	b6 01       	movw	r22, r12
   1d4dc:	0f 94 a9 24 	call	0x24952	; 0x24952 <__addsf3>
   1d4e0:	dc 01       	movw	r26, r24
   1d4e2:	cb 01       	movw	r24, r22
   1d4e4:	6c 01       	movw	r12, r24
   1d4e6:	7d 01       	movw	r14, r26
   1d4e8:	2b 85       	ldd	r18, Y+11	; 0x0b
   1d4ea:	3c 85       	ldd	r19, Y+12	; 0x0c
   1d4ec:	4d 85       	ldd	r20, Y+13	; 0x0d
   1d4ee:	5e 85       	ldd	r21, Y+14	; 0x0e
   1d4f0:	6b 85       	ldd	r22, Y+11	; 0x0b
   1d4f2:	7c 85       	ldd	r23, Y+12	; 0x0c
   1d4f4:	8d 85       	ldd	r24, Y+13	; 0x0d
   1d4f6:	9e 85       	ldd	r25, Y+14	; 0x0e
   1d4f8:	0f 94 69 27 	call	0x24ed2	; 0x24ed2 <__mulsf3>
   1d4fc:	dc 01       	movw	r26, r24
   1d4fe:	cb 01       	movw	r24, r22
   1d500:	9c 01       	movw	r18, r24
   1d502:	ad 01       	movw	r20, r26
   1d504:	c7 01       	movw	r24, r14
   1d506:	b6 01       	movw	r22, r12
   1d508:	0f 94 a9 24 	call	0x24952	; 0x24952 <__addsf3>
   1d50c:	dc 01       	movw	r26, r24
   1d50e:	cb 01       	movw	r24, r22
   1d510:	bc 01       	movw	r22, r24
   1d512:	cd 01       	movw	r24, r26
   1d514:	0f 94 22 28 	call	0x25044	; 0x25044 <sqrt>
   1d518:	dc 01       	movw	r26, r24
   1d51a:	cb 01       	movw	r24, r22
   1d51c:	8f 87       	std	Y+15, r24	; 0x0f
   1d51e:	98 8b       	std	Y+16, r25	; 0x10
   1d520:	a9 8b       	std	Y+17, r26	; 0x11
   1d522:	ba 8b       	std	Y+18, r27	; 0x12

	/* Adjust to this values */
	s_twi1_gyro_2_mag_x_nT = l_twi1_gyro_2_mag_x_nT;
   1d524:	8b 89       	ldd	r24, Y+19	; 0x13
   1d526:	9c 89       	ldd	r25, Y+20	; 0x14
   1d528:	ad 89       	ldd	r26, Y+21	; 0x15
   1d52a:	be 89       	ldd	r27, Y+22	; 0x16
   1d52c:	80 93 01 2d 	sts	0x2D01, r24	; 0x802d01 <s_twi1_gyro_2_mag_x_nT.8425>
   1d530:	90 93 02 2d 	sts	0x2D02, r25	; 0x802d02 <s_twi1_gyro_2_mag_x_nT.8425+0x1>
   1d534:	a0 93 03 2d 	sts	0x2D03, r26	; 0x802d03 <s_twi1_gyro_2_mag_x_nT.8425+0x2>
   1d538:	b0 93 04 2d 	sts	0x2D04, r27	; 0x802d04 <s_twi1_gyro_2_mag_x_nT.8425+0x3>
	s_twi1_gyro_2_mag_y_nT = l_twi1_gyro_2_mag_y_nT;
   1d53c:	8f 89       	ldd	r24, Y+23	; 0x17
   1d53e:	98 8d       	ldd	r25, Y+24	; 0x18
   1d540:	a9 8d       	ldd	r26, Y+25	; 0x19
   1d542:	ba 8d       	ldd	r27, Y+26	; 0x1a
   1d544:	80 93 05 2d 	sts	0x2D05, r24	; 0x802d05 <s_twi1_gyro_2_mag_y_nT.8426>
   1d548:	90 93 06 2d 	sts	0x2D06, r25	; 0x802d06 <s_twi1_gyro_2_mag_y_nT.8426+0x1>
   1d54c:	a0 93 07 2d 	sts	0x2D07, r26	; 0x802d07 <s_twi1_gyro_2_mag_y_nT.8426+0x2>
   1d550:	b0 93 08 2d 	sts	0x2D08, r27	; 0x802d08 <s_twi1_gyro_2_mag_y_nT.8426+0x3>
	s_twi1_gyro_2_mag_z_nT = l_twi1_gyro_2_mag_z_nT;
   1d554:	8b 8d       	ldd	r24, Y+27	; 0x1b
   1d556:	9c 8d       	ldd	r25, Y+28	; 0x1c
   1d558:	ad 8d       	ldd	r26, Y+29	; 0x1d
   1d55a:	be 8d       	ldd	r27, Y+30	; 0x1e
   1d55c:	80 93 09 2d 	sts	0x2D09, r24	; 0x802d09 <s_twi1_gyro_2_mag_z_nT.8427>
   1d560:	90 93 0a 2d 	sts	0x2D0A, r25	; 0x802d0a <s_twi1_gyro_2_mag_z_nT.8427+0x1>
   1d564:	a0 93 0b 2d 	sts	0x2D0B, r26	; 0x802d0b <s_twi1_gyro_2_mag_z_nT.8427+0x2>
   1d568:	b0 93 0c 2d 	sts	0x2D0C, r27	; 0x802d0c <s_twi1_gyro_2_mag_z_nT.8427+0x3>

	return (uint16_t) (0.5f + l_mag_delta_total);
   1d56c:	20 e0       	ldi	r18, 0x00	; 0
   1d56e:	30 e0       	ldi	r19, 0x00	; 0
   1d570:	40 e0       	ldi	r20, 0x00	; 0
   1d572:	5f e3       	ldi	r21, 0x3F	; 63
   1d574:	6f 85       	ldd	r22, Y+15	; 0x0f
   1d576:	78 89       	ldd	r23, Y+16	; 0x10
   1d578:	89 89       	ldd	r24, Y+17	; 0x11
   1d57a:	9a 89       	ldd	r25, Y+18	; 0x12
   1d57c:	0f 94 a9 24 	call	0x24952	; 0x24952 <__addsf3>
   1d580:	dc 01       	movw	r26, r24
   1d582:	cb 01       	movw	r24, r22
   1d584:	bc 01       	movw	r22, r24
   1d586:	cd 01       	movw	r24, r26
   1d588:	0f 94 bb 25 	call	0x24b76	; 0x24b76 <__fixunssfsi>
   1d58c:	dc 01       	movw	r26, r24
   1d58e:	cb 01       	movw	r24, r22
}
   1d590:	6e 96       	adiw	r28, 0x1e	; 30
   1d592:	cd bf       	out	0x3d, r28	; 61
   1d594:	de bf       	out	0x3e, r29	; 62
   1d596:	df 91       	pop	r29
   1d598:	cf 91       	pop	r28
   1d59a:	1f 91       	pop	r17
   1d59c:	0f 91       	pop	r16
   1d59e:	ff 90       	pop	r15
   1d5a0:	ef 90       	pop	r14
   1d5a2:	df 90       	pop	r13
   1d5a4:	cf 90       	pop	r12
   1d5a6:	08 95       	ret

0001d5a8 <aprs_message_begin>:

void aprs_message_begin(void)
{
   1d5a8:	cf 93       	push	r28
   1d5aa:	df 93       	push	r29
   1d5ac:	cd b7       	in	r28, 0x3d	; 61
   1d5ae:	de b7       	in	r29, 0x3e	; 62
	/* GSM DPRS transportation */
	serial_gsm_gprs_openClose(true);
   1d5b0:	81 e0       	ldi	r24, 0x01	; 1
   1d5b2:	0e 94 87 25 	call	0x4b0e	; 0x4b0e <serial_gsm_gprs_openClose>
}
   1d5b6:	00 00       	nop
   1d5b8:	df 91       	pop	r29
   1d5ba:	cf 91       	pop	r28
   1d5bc:	08 95       	ret

0001d5be <aprs_message_end>:

void aprs_message_end(void)
{
   1d5be:	cf 93       	push	r28
   1d5c0:	df 93       	push	r29
   1d5c2:	cd b7       	in	r28, 0x3d	; 61
   1d5c4:	de b7       	in	r29, 0x3e	; 62
	/* GSM DPRS transportation */
	serial_gsm_gprs_openClose(false);
   1d5c6:	80 e0       	ldi	r24, 0x00	; 0
   1d5c8:	0e 94 87 25 	call	0x4b0e	; 0x4b0e <serial_gsm_gprs_openClose>
}
   1d5cc:	00 00       	nop
   1d5ce:	df 91       	pop	r29
   1d5d0:	cf 91       	pop	r28
   1d5d2:	08 95       	ret

0001d5d4 <aprs_message_send>:

void aprs_message_send(const char* msg, int content_message_len)
{
   1d5d4:	cf 93       	push	r28
   1d5d6:	df 93       	push	r29
   1d5d8:	cd b7       	in	r28, 0x3d	; 61
   1d5da:	de b7       	in	r29, 0x3e	; 62
   1d5dc:	ca 5c       	subi	r28, 0xCA	; 202
   1d5de:	d1 09       	sbc	r29, r1
   1d5e0:	cd bf       	out	0x3d, r28	; 61
   1d5e2:	de bf       	out	0x3e, r29	; 62
   1d5e4:	9e 01       	movw	r18, r28
   1d5e6:	29 53       	subi	r18, 0x39	; 57
   1d5e8:	3f 4f       	sbci	r19, 0xFF	; 255
   1d5ea:	f9 01       	movw	r30, r18
   1d5ec:	80 83       	st	Z, r24
   1d5ee:	91 83       	std	Z+1, r25	; 0x01
   1d5f0:	ce 01       	movw	r24, r28
   1d5f2:	87 53       	subi	r24, 0x37	; 55
   1d5f4:	9f 4f       	sbci	r25, 0xFF	; 255
   1d5f6:	fc 01       	movw	r30, r24
   1d5f8:	60 83       	st	Z, r22
   1d5fa:	71 83       	std	Z+1, r23	; 0x01
	/* GSM DPRS transportation */
	if (g_gsm_enable && g_gsm_aprs_enable) {
   1d5fc:	80 91 49 29 	lds	r24, 0x2949	; 0x802949 <g_gsm_enable>
   1d600:	88 23       	and	r24, r24
   1d602:	09 f4       	brne	.+2      	; 0x1d606 <aprs_message_send+0x32>
   1d604:	dc c0       	rjmp	.+440    	; 0x1d7be <aprs_message_send+0x1ea>
   1d606:	80 91 4a 29 	lds	r24, 0x294A	; 0x80294a <g_gsm_aprs_enable>
   1d60a:	88 23       	and	r24, r24
   1d60c:	09 f4       	brne	.+2      	; 0x1d610 <aprs_message_send+0x3c>
   1d60e:	d7 c0       	rjmp	.+430    	; 0x1d7be <aprs_message_send+0x1ea>
		char l_content_hdr[64];
		int content_hdr_len  = snprintf_P(l_content_hdr, sizeof(l_content_hdr), PM_APRS_TX_LOGIN, g_aprs_login_user, g_aprs_login_pwd, APPLICATION_NAME, APPLICATION_VERSION);
   1d610:	8e e9       	ldi	r24, 0x9E	; 158
   1d612:	92 e2       	ldi	r25, 0x22	; 34
   1d614:	89 2f       	mov	r24, r25
   1d616:	8f 93       	push	r24
   1d618:	8e e9       	ldi	r24, 0x9E	; 158
   1d61a:	92 e2       	ldi	r25, 0x22	; 34
   1d61c:	8f 93       	push	r24
   1d61e:	82 ea       	ldi	r24, 0xA2	; 162
   1d620:	92 e2       	ldi	r25, 0x22	; 34
   1d622:	89 2f       	mov	r24, r25
   1d624:	8f 93       	push	r24
   1d626:	82 ea       	ldi	r24, 0xA2	; 162
   1d628:	92 e2       	ldi	r25, 0x22	; 34
   1d62a:	8f 93       	push	r24
   1d62c:	84 ec       	ldi	r24, 0xC4	; 196
   1d62e:	96 e2       	ldi	r25, 0x26	; 38
   1d630:	89 2f       	mov	r24, r25
   1d632:	8f 93       	push	r24
   1d634:	84 ec       	ldi	r24, 0xC4	; 196
   1d636:	96 e2       	ldi	r25, 0x26	; 38
   1d638:	8f 93       	push	r24
   1d63a:	8a eb       	ldi	r24, 0xBA	; 186
   1d63c:	96 e2       	ldi	r25, 0x26	; 38
   1d63e:	89 2f       	mov	r24, r25
   1d640:	8f 93       	push	r24
   1d642:	8a eb       	ldi	r24, 0xBA	; 186
   1d644:	96 e2       	ldi	r25, 0x26	; 38
   1d646:	8f 93       	push	r24
   1d648:	8e e4       	ldi	r24, 0x4E	; 78
   1d64a:	9b e3       	ldi	r25, 0x3B	; 59
   1d64c:	89 2f       	mov	r24, r25
   1d64e:	8f 93       	push	r24
   1d650:	8e e4       	ldi	r24, 0x4E	; 78
   1d652:	9b e3       	ldi	r25, 0x3B	; 59
   1d654:	8f 93       	push	r24
   1d656:	1f 92       	push	r1
   1d658:	80 e4       	ldi	r24, 0x40	; 64
   1d65a:	8f 93       	push	r24
   1d65c:	ce 01       	movw	r24, r28
   1d65e:	89 57       	subi	r24, 0x79	; 121
   1d660:	9f 4f       	sbci	r25, 0xFF	; 255
   1d662:	29 2f       	mov	r18, r25
   1d664:	2f 93       	push	r18
   1d666:	8f 93       	push	r24
   1d668:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
   1d66c:	2d b7       	in	r18, 0x3d	; 61
   1d66e:	3e b7       	in	r19, 0x3e	; 62
   1d670:	22 5f       	subi	r18, 0xF2	; 242
   1d672:	3f 4f       	sbci	r19, 0xFF	; 255
   1d674:	cd bf       	out	0x3d, r28	; 61
   1d676:	de bf       	out	0x3e, r29	; 62
   1d678:	89 83       	std	Y+1, r24	; 0x01
   1d67a:	9a 83       	std	Y+2, r25	; 0x02
		int len = content_hdr_len + content_message_len;
   1d67c:	ce 01       	movw	r24, r28
   1d67e:	87 53       	subi	r24, 0x37	; 55
   1d680:	9f 4f       	sbci	r25, 0xFF	; 255
   1d682:	29 81       	ldd	r18, Y+1	; 0x01
   1d684:	3a 81       	ldd	r19, Y+2	; 0x02
   1d686:	fc 01       	movw	r30, r24
   1d688:	80 81       	ld	r24, Z
   1d68a:	91 81       	ldd	r25, Z+1	; 0x01
   1d68c:	82 0f       	add	r24, r18
   1d68e:	93 1f       	adc	r25, r19
   1d690:	8b 83       	std	Y+3, r24	; 0x03
   1d692:	9c 83       	std	Y+4, r25	; 0x04
		{
			char l_msg[C_TX_BUF_SIZE];
			int msg_len;

			/* Line 1 */
			msg_len = snprintf_P(l_msg, sizeof(l_msg), PM_APRS_TX_HTTP_L1);
   1d694:	82 ee       	ldi	r24, 0xE2	; 226
   1d696:	9a e3       	ldi	r25, 0x3A	; 58
   1d698:	89 2f       	mov	r24, r25
   1d69a:	8f 93       	push	r24
   1d69c:	82 ee       	ldi	r24, 0xE2	; 226
   1d69e:	9a e3       	ldi	r25, 0x3A	; 58
   1d6a0:	8f 93       	push	r24
   1d6a2:	1f 92       	push	r1
   1d6a4:	80 e8       	ldi	r24, 0x80	; 128
   1d6a6:	8f 93       	push	r24
   1d6a8:	ce 01       	movw	r24, r28
   1d6aa:	07 96       	adiw	r24, 0x07	; 7
   1d6ac:	29 2f       	mov	r18, r25
   1d6ae:	2f 93       	push	r18
   1d6b0:	8f 93       	push	r24
   1d6b2:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
   1d6b6:	0f 90       	pop	r0
   1d6b8:	0f 90       	pop	r0
   1d6ba:	0f 90       	pop	r0
   1d6bc:	0f 90       	pop	r0
   1d6be:	0f 90       	pop	r0
   1d6c0:	0f 90       	pop	r0
   1d6c2:	8d 83       	std	Y+5, r24	; 0x05
   1d6c4:	9e 83       	std	Y+6, r25	; 0x06
			serial_sim808_send(l_msg, msg_len);
   1d6c6:	2d 81       	ldd	r18, Y+5	; 0x05
   1d6c8:	ce 01       	movw	r24, r28
   1d6ca:	07 96       	adiw	r24, 0x07	; 7
   1d6cc:	62 2f       	mov	r22, r18
   1d6ce:	0e 94 df 21 	call	0x43be	; 0x43be <serial_sim808_send>

			/* Line 2 */
			msg_len = snprintf_P(l_msg, sizeof(l_msg), PM_APRS_TX_HTTP_L2, len);
   1d6d2:	8c 81       	ldd	r24, Y+4	; 0x04
   1d6d4:	8f 93       	push	r24
   1d6d6:	8b 81       	ldd	r24, Y+3	; 0x03
   1d6d8:	8f 93       	push	r24
   1d6da:	84 ef       	ldi	r24, 0xF4	; 244
   1d6dc:	9a e3       	ldi	r25, 0x3A	; 58
   1d6de:	89 2f       	mov	r24, r25
   1d6e0:	8f 93       	push	r24
   1d6e2:	84 ef       	ldi	r24, 0xF4	; 244
   1d6e4:	9a e3       	ldi	r25, 0x3A	; 58
   1d6e6:	8f 93       	push	r24
   1d6e8:	1f 92       	push	r1
   1d6ea:	80 e8       	ldi	r24, 0x80	; 128
   1d6ec:	8f 93       	push	r24
   1d6ee:	ce 01       	movw	r24, r28
   1d6f0:	07 96       	adiw	r24, 0x07	; 7
   1d6f2:	29 2f       	mov	r18, r25
   1d6f4:	2f 93       	push	r18
   1d6f6:	8f 93       	push	r24
   1d6f8:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
   1d6fc:	2d b7       	in	r18, 0x3d	; 61
   1d6fe:	3e b7       	in	r19, 0x3e	; 62
   1d700:	28 5f       	subi	r18, 0xF8	; 248
   1d702:	3f 4f       	sbci	r19, 0xFF	; 255
   1d704:	cd bf       	out	0x3d, r28	; 61
   1d706:	de bf       	out	0x3e, r29	; 62
   1d708:	8d 83       	std	Y+5, r24	; 0x05
   1d70a:	9e 83       	std	Y+6, r25	; 0x06
			serial_sim808_send(l_msg, msg_len);
   1d70c:	2d 81       	ldd	r18, Y+5	; 0x05
   1d70e:	ce 01       	movw	r24, r28
   1d710:	07 96       	adiw	r24, 0x07	; 7
   1d712:	62 2f       	mov	r22, r18
   1d714:	0e 94 df 21 	call	0x43be	; 0x43be <serial_sim808_send>

			/* Line 3 */
			msg_len = snprintf_P(l_msg, sizeof(l_msg), PM_APRS_TX_HTTP_L3);
   1d718:	89 e0       	ldi	r24, 0x09	; 9
   1d71a:	9b e3       	ldi	r25, 0x3B	; 59
   1d71c:	89 2f       	mov	r24, r25
   1d71e:	8f 93       	push	r24
   1d720:	89 e0       	ldi	r24, 0x09	; 9
   1d722:	9b e3       	ldi	r25, 0x3B	; 59
   1d724:	8f 93       	push	r24
   1d726:	1f 92       	push	r1
   1d728:	80 e8       	ldi	r24, 0x80	; 128
   1d72a:	8f 93       	push	r24
   1d72c:	ce 01       	movw	r24, r28
   1d72e:	07 96       	adiw	r24, 0x07	; 7
   1d730:	29 2f       	mov	r18, r25
   1d732:	2f 93       	push	r18
   1d734:	8f 93       	push	r24
   1d736:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
   1d73a:	0f 90       	pop	r0
   1d73c:	0f 90       	pop	r0
   1d73e:	0f 90       	pop	r0
   1d740:	0f 90       	pop	r0
   1d742:	0f 90       	pop	r0
   1d744:	0f 90       	pop	r0
   1d746:	8d 83       	std	Y+5, r24	; 0x05
   1d748:	9e 83       	std	Y+6, r25	; 0x06
			serial_sim808_send(l_msg, msg_len);
   1d74a:	2d 81       	ldd	r18, Y+5	; 0x05
   1d74c:	ce 01       	movw	r24, r28
   1d74e:	07 96       	adiw	r24, 0x07	; 7
   1d750:	62 2f       	mov	r22, r18
   1d752:	0e 94 df 21 	call	0x43be	; 0x43be <serial_sim808_send>

			/* Line 4 */
			msg_len = snprintf_P(l_msg, sizeof(l_msg), PM_APRS_TX_HTTP_L4);
   1d756:	82 e3       	ldi	r24, 0x32	; 50
   1d758:	9b e3       	ldi	r25, 0x3B	; 59
   1d75a:	89 2f       	mov	r24, r25
   1d75c:	8f 93       	push	r24
   1d75e:	82 e3       	ldi	r24, 0x32	; 50
   1d760:	9b e3       	ldi	r25, 0x3B	; 59
   1d762:	8f 93       	push	r24
   1d764:	1f 92       	push	r1
   1d766:	80 e8       	ldi	r24, 0x80	; 128
   1d768:	8f 93       	push	r24
   1d76a:	ce 01       	movw	r24, r28
   1d76c:	07 96       	adiw	r24, 0x07	; 7
   1d76e:	29 2f       	mov	r18, r25
   1d770:	2f 93       	push	r18
   1d772:	8f 93       	push	r24
   1d774:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
   1d778:	0f 90       	pop	r0
   1d77a:	0f 90       	pop	r0
   1d77c:	0f 90       	pop	r0
   1d77e:	0f 90       	pop	r0
   1d780:	0f 90       	pop	r0
   1d782:	0f 90       	pop	r0
   1d784:	8d 83       	std	Y+5, r24	; 0x05
   1d786:	9e 83       	std	Y+6, r25	; 0x06
			serial_sim808_send(l_msg, msg_len);
   1d788:	2d 81       	ldd	r18, Y+5	; 0x05
   1d78a:	ce 01       	movw	r24, r28
   1d78c:	07 96       	adiw	r24, 0x07	; 7
   1d78e:	62 2f       	mov	r22, r18
   1d790:	0e 94 df 21 	call	0x43be	; 0x43be <serial_sim808_send>

			/* Content header - authentication */
			serial_sim808_send(l_content_hdr, content_hdr_len);
   1d794:	29 81       	ldd	r18, Y+1	; 0x01
   1d796:	ce 01       	movw	r24, r28
   1d798:	89 57       	subi	r24, 0x79	; 121
   1d79a:	9f 4f       	sbci	r25, 0xFF	; 255
   1d79c:	62 2f       	mov	r22, r18
   1d79e:	0e 94 df 21 	call	0x43be	; 0x43be <serial_sim808_send>

			/* Content message */
			serial_sim808_send(msg, content_message_len);
   1d7a2:	ce 01       	movw	r24, r28
   1d7a4:	87 53       	subi	r24, 0x37	; 55
   1d7a6:	9f 4f       	sbci	r25, 0xFF	; 255
   1d7a8:	fc 01       	movw	r30, r24
   1d7aa:	20 81       	ld	r18, Z
   1d7ac:	ce 01       	movw	r24, r28
   1d7ae:	89 53       	subi	r24, 0x39	; 57
   1d7b0:	9f 4f       	sbci	r25, 0xFF	; 255
   1d7b2:	fc 01       	movw	r30, r24
   1d7b4:	80 81       	ld	r24, Z
   1d7b6:	91 81       	ldd	r25, Z+1	; 0x01
   1d7b8:	62 2f       	mov	r22, r18
   1d7ba:	0e 94 df 21 	call	0x43be	; 0x43be <serial_sim808_send>
		}
	}
}
   1d7be:	00 00       	nop
   1d7c0:	c6 53       	subi	r28, 0x36	; 54
   1d7c2:	df 4f       	sbci	r29, 0xFF	; 255
   1d7c4:	cd bf       	out	0x3d, r28	; 61
   1d7c6:	de bf       	out	0x3e, r29	; 62
   1d7c8:	df 91       	pop	r29
   1d7ca:	cf 91       	pop	r28
   1d7cc:	08 95       	ret

0001d7ce <sched_getLock>:


/* Simple scheduler concept */

bool sched_getLock(volatile uint8_t* lockVar)
{
   1d7ce:	cf 93       	push	r28
   1d7d0:	df 93       	push	r29
   1d7d2:	00 d0       	rcall	.+0      	; 0x1d7d4 <sched_getLock+0x6>
   1d7d4:	1f 92       	push	r1
   1d7d6:	cd b7       	in	r28, 0x3d	; 61
   1d7d8:	de b7       	in	r29, 0x3e	; 62
   1d7da:	8b 83       	std	Y+3, r24	; 0x03
   1d7dc:	9c 83       	std	Y+4, r25	; 0x04
	bool status = false;
   1d7de:	19 82       	std	Y+1, r1	; 0x01

	/* IRQ secured access */	
	{
		irqflags_t flags = cpu_irq_save();
   1d7e0:	0e 94 eb c7 	call	0x18fd6	; 0x18fd6 <cpu_irq_save>
   1d7e4:	8a 83       	std	Y+2, r24	; 0x02
		barrier();
		if (!*lockVar) {	// No use before
   1d7e6:	8b 81       	ldd	r24, Y+3	; 0x03
   1d7e8:	9c 81       	ldd	r25, Y+4	; 0x04
   1d7ea:	fc 01       	movw	r30, r24
   1d7ec:	80 81       	ld	r24, Z
   1d7ee:	88 23       	and	r24, r24
   1d7f0:	61 f4       	brne	.+24     	; 0x1d80a <sched_getLock+0x3c>
			++*lockVar;
   1d7f2:	8b 81       	ldd	r24, Y+3	; 0x03
   1d7f4:	9c 81       	ldd	r25, Y+4	; 0x04
   1d7f6:	fc 01       	movw	r30, r24
   1d7f8:	80 81       	ld	r24, Z
   1d7fa:	21 e0       	ldi	r18, 0x01	; 1
   1d7fc:	28 0f       	add	r18, r24
   1d7fe:	8b 81       	ldd	r24, Y+3	; 0x03
   1d800:	9c 81       	ldd	r25, Y+4	; 0x04
   1d802:	fc 01       	movw	r30, r24
   1d804:	20 83       	st	Z, r18
			barrier();
			status = true;
   1d806:	81 e0       	ldi	r24, 0x01	; 1
   1d808:	89 83       	std	Y+1, r24	; 0x01
		}
		cpu_irq_restore(flags);
   1d80a:	8a 81       	ldd	r24, Y+2	; 0x02
   1d80c:	0e 94 fb c7 	call	0x18ff6	; 0x18ff6 <cpu_irq_restore>
	}
	return status;
   1d810:	89 81       	ldd	r24, Y+1	; 0x01
}
   1d812:	24 96       	adiw	r28, 0x04	; 4
   1d814:	cd bf       	out	0x3d, r28	; 61
   1d816:	de bf       	out	0x3e, r29	; 62
   1d818:	df 91       	pop	r29
   1d81a:	cf 91       	pop	r28
   1d81c:	08 95       	ret

0001d81e <sched_freeLock>:

void sched_freeLock(volatile uint8_t* lockVar)
{
   1d81e:	cf 93       	push	r28
   1d820:	df 93       	push	r29
   1d822:	00 d0       	rcall	.+0      	; 0x1d824 <sched_freeLock+0x6>
   1d824:	cd b7       	in	r28, 0x3d	; 61
   1d826:	de b7       	in	r29, 0x3e	; 62
   1d828:	8a 83       	std	Y+2, r24	; 0x02
   1d82a:	9b 83       	std	Y+3, r25	; 0x03
	irqflags_t flags	= cpu_irq_save();
   1d82c:	0e 94 eb c7 	call	0x18fd6	; 0x18fd6 <cpu_irq_save>
   1d830:	89 83       	std	Y+1, r24	; 0x01
	*lockVar			= 0;
   1d832:	8a 81       	ldd	r24, Y+2	; 0x02
   1d834:	9b 81       	ldd	r25, Y+3	; 0x03
   1d836:	fc 01       	movw	r30, r24
   1d838:	10 82       	st	Z, r1
	cpu_irq_restore(flags);
   1d83a:	89 81       	ldd	r24, Y+1	; 0x01
   1d83c:	0e 94 fb c7 	call	0x18ff6	; 0x18ff6 <cpu_irq_restore>
}
   1d840:	00 00       	nop
   1d842:	23 96       	adiw	r28, 0x03	; 3
   1d844:	cd bf       	out	0x3d, r28	; 61
   1d846:	de bf       	out	0x3e, r29	; 62
   1d848:	df 91       	pop	r29
   1d84a:	cf 91       	pop	r28
   1d84c:	08 95       	ret

0001d84e <sched_set_alarm>:

void sched_set_alarm(uint32_t alarmTime)
{
   1d84e:	cf 93       	push	r28
   1d850:	df 93       	push	r29
   1d852:	cd b7       	in	r28, 0x3d	; 61
   1d854:	de b7       	in	r29, 0x3e	; 62
   1d856:	28 97       	sbiw	r28, 0x08	; 8
   1d858:	cd bf       	out	0x3d, r28	; 61
   1d85a:	de bf       	out	0x3e, r29	; 62
   1d85c:	6d 83       	std	Y+5, r22	; 0x05
   1d85e:	7e 83       	std	Y+6, r23	; 0x06
   1d860:	8f 83       	std	Y+7, r24	; 0x07
   1d862:	98 87       	std	Y+8, r25	; 0x08
	/* Set next time to wake up */
	uint32_t checkTime = rtc_get_time() + 2;
   1d864:	0e 94 2b 4e 	call	0x9c56	; 0x9c56 <rtc_get_time>
   1d868:	dc 01       	movw	r26, r24
   1d86a:	cb 01       	movw	r24, r22
   1d86c:	02 96       	adiw	r24, 0x02	; 2
   1d86e:	a1 1d       	adc	r26, r1
   1d870:	b1 1d       	adc	r27, r1
   1d872:	89 83       	std	Y+1, r24	; 0x01
   1d874:	9a 83       	std	Y+2, r25	; 0x02
   1d876:	ab 83       	std	Y+3, r26	; 0x03
   1d878:	bc 83       	std	Y+4, r27	; 0x04
	if (alarmTime < checkTime) {
   1d87a:	2d 81       	ldd	r18, Y+5	; 0x05
   1d87c:	3e 81       	ldd	r19, Y+6	; 0x06
   1d87e:	4f 81       	ldd	r20, Y+7	; 0x07
   1d880:	58 85       	ldd	r21, Y+8	; 0x08
   1d882:	89 81       	ldd	r24, Y+1	; 0x01
   1d884:	9a 81       	ldd	r25, Y+2	; 0x02
   1d886:	ab 81       	ldd	r26, Y+3	; 0x03
   1d888:	bc 81       	ldd	r27, Y+4	; 0x04
   1d88a:	28 17       	cp	r18, r24
   1d88c:	39 07       	cpc	r19, r25
   1d88e:	4a 07       	cpc	r20, r26
   1d890:	5b 07       	cpc	r21, r27
   1d892:	40 f4       	brcc	.+16     	; 0x1d8a4 <sched_set_alarm+0x56>
		alarmTime = checkTime;
   1d894:	89 81       	ldd	r24, Y+1	; 0x01
   1d896:	9a 81       	ldd	r25, Y+2	; 0x02
   1d898:	ab 81       	ldd	r26, Y+3	; 0x03
   1d89a:	bc 81       	ldd	r27, Y+4	; 0x04
   1d89c:	8d 83       	std	Y+5, r24	; 0x05
   1d89e:	9e 83       	std	Y+6, r25	; 0x06
   1d8a0:	af 83       	std	Y+7, r26	; 0x07
   1d8a2:	b8 87       	std	Y+8, r27	; 0x08
	}
	rtc_set_alarm(alarmTime);
   1d8a4:	8d 81       	ldd	r24, Y+5	; 0x05
   1d8a6:	9e 81       	ldd	r25, Y+6	; 0x06
   1d8a8:	af 81       	ldd	r26, Y+7	; 0x07
   1d8aa:	b8 85       	ldd	r27, Y+8	; 0x08
   1d8ac:	bc 01       	movw	r22, r24
   1d8ae:	cd 01       	movw	r24, r26
   1d8b0:	0e 94 37 4e 	call	0x9c6e	; 0x9c6e <rtc_set_alarm>
}
   1d8b4:	00 00       	nop
   1d8b6:	28 96       	adiw	r28, 0x08	; 8
   1d8b8:	cd bf       	out	0x3d, r28	; 61
   1d8ba:	de bf       	out	0x3e, r29	; 62
   1d8bc:	df 91       	pop	r29
   1d8be:	cf 91       	pop	r28
   1d8c0:	08 95       	ret

0001d8c2 <sched_doSleep>:

void sched_doSleep(void)
{
   1d8c2:	cf 93       	push	r28
   1d8c4:	df 93       	push	r29
   1d8c6:	cd b7       	in	r28, 0x3d	; 61
   1d8c8:	de b7       	in	r29, 0x3e	; 62
#if 1
	/* Power down until IRQ or event calls in */
	sleepmgr_enter_sleep();
   1d8ca:	0e 94 97 c8 	call	0x1912e	; 0x1912e <sleepmgr_enter_sleep>
#endif
}
   1d8ce:	00 00       	nop
   1d8d0:	df 91       	pop	r29
   1d8d2:	cf 91       	pop	r28
   1d8d4:	08 95       	ret

0001d8d6 <sched_push>:

void sched_push(void* cb, SCHED_ENTRY_CB_TYPE_ENUM_t cbType, uint32_t wakeTime, bool isDelay, bool isIntDis, bool isSync)
{
   1d8d6:	cf 92       	push	r12
   1d8d8:	ef 92       	push	r14
   1d8da:	0f 93       	push	r16
   1d8dc:	cf 93       	push	r28
   1d8de:	df 93       	push	r29
   1d8e0:	cd b7       	in	r28, 0x3d	; 61
   1d8e2:	de b7       	in	r29, 0x3e	; 62
   1d8e4:	a6 97       	sbiw	r28, 0x26	; 38
   1d8e6:	cd bf       	out	0x3d, r28	; 61
   1d8e8:	de bf       	out	0x3e, r29	; 62
   1d8ea:	8d 8f       	std	Y+29, r24	; 0x1d
   1d8ec:	9e 8f       	std	Y+30, r25	; 0x1e
   1d8ee:	6f 8f       	std	Y+31, r22	; 0x1f
   1d8f0:	28 a3       	std	Y+32, r18	; 0x20
   1d8f2:	39 a3       	std	Y+33, r19	; 0x21
   1d8f4:	4a a3       	std	Y+34, r20	; 0x22
   1d8f6:	5b a3       	std	Y+35, r21	; 0x23
   1d8f8:	0c a3       	std	Y+36, r16	; 0x24
   1d8fa:	ed a2       	std	Y+37, r14	; 0x25
   1d8fc:	ce a2       	std	Y+38, r12	; 0x26
	const uint32_t pushTime = rtc_get_time();
   1d8fe:	0e 94 2b 4e 	call	0x9c56	; 0x9c56 <rtc_get_time>
   1d902:	dc 01       	movw	r26, r24
   1d904:	cb 01       	movw	r24, r22
   1d906:	8d 87       	std	Y+13, r24	; 0x0d
   1d908:	9e 87       	std	Y+14, r25	; 0x0e
   1d90a:	af 87       	std	Y+15, r26	; 0x0f
   1d90c:	b8 8b       	std	Y+16, r27	; 0x10
	uint32_t alarmTime = 0UL;
   1d90e:	19 82       	std	Y+1, r1	; 0x01
   1d910:	1a 82       	std	Y+2, r1	; 0x02
   1d912:	1b 82       	std	Y+3, r1	; 0x03
   1d914:	1c 82       	std	Y+4, r1	; 0x04
	uint32_t sfCb = (isIntDis ?  0x8F000000UL : 0x0F00000UL) | (isSync ?  0x40000000UL : 0x0000000UL) | ((uint32_t)cbType << 24) | ((uint32_t)(uint16_t)cb);
   1d916:	8d a1       	ldd	r24, Y+37	; 0x25
   1d918:	88 23       	and	r24, r24
   1d91a:	29 f0       	breq	.+10     	; 0x1d926 <sched_push+0x50>
   1d91c:	80 e0       	ldi	r24, 0x00	; 0
   1d91e:	90 e0       	ldi	r25, 0x00	; 0
   1d920:	a0 e0       	ldi	r26, 0x00	; 0
   1d922:	bf e8       	ldi	r27, 0x8F	; 143
   1d924:	04 c0       	rjmp	.+8      	; 0x1d92e <sched_push+0x58>
   1d926:	80 e0       	ldi	r24, 0x00	; 0
   1d928:	90 e0       	ldi	r25, 0x00	; 0
   1d92a:	a0 ef       	ldi	r26, 0xF0	; 240
   1d92c:	b0 e0       	ldi	r27, 0x00	; 0
   1d92e:	2e a1       	ldd	r18, Y+38	; 0x26
   1d930:	22 23       	and	r18, r18
   1d932:	29 f0       	breq	.+10     	; 0x1d93e <sched_push+0x68>
   1d934:	20 e0       	ldi	r18, 0x00	; 0
   1d936:	30 e0       	ldi	r19, 0x00	; 0
   1d938:	40 e0       	ldi	r20, 0x00	; 0
   1d93a:	50 e4       	ldi	r21, 0x40	; 64
   1d93c:	03 c0       	rjmp	.+6      	; 0x1d944 <sched_push+0x6e>
   1d93e:	20 e0       	ldi	r18, 0x00	; 0
   1d940:	30 e0       	ldi	r19, 0x00	; 0
   1d942:	a9 01       	movw	r20, r18
   1d944:	28 2b       	or	r18, r24
   1d946:	39 2b       	or	r19, r25
   1d948:	4a 2b       	or	r20, r26
   1d94a:	5b 2b       	or	r21, r27
   1d94c:	8f 8d       	ldd	r24, Y+31	; 0x1f
   1d94e:	88 2f       	mov	r24, r24
   1d950:	90 e0       	ldi	r25, 0x00	; 0
   1d952:	a0 e0       	ldi	r26, 0x00	; 0
   1d954:	b0 e0       	ldi	r27, 0x00	; 0
   1d956:	b8 2f       	mov	r27, r24
   1d958:	aa 27       	eor	r26, r26
   1d95a:	99 27       	eor	r25, r25
   1d95c:	88 27       	eor	r24, r24
   1d95e:	28 2b       	or	r18, r24
   1d960:	39 2b       	or	r19, r25
   1d962:	4a 2b       	or	r20, r26
   1d964:	5b 2b       	or	r21, r27
   1d966:	8d 8d       	ldd	r24, Y+29	; 0x1d
   1d968:	9e 8d       	ldd	r25, Y+30	; 0x1e
   1d96a:	cc 01       	movw	r24, r24
   1d96c:	a0 e0       	ldi	r26, 0x00	; 0
   1d96e:	b0 e0       	ldi	r27, 0x00	; 0
   1d970:	82 2b       	or	r24, r18
   1d972:	93 2b       	or	r25, r19
   1d974:	a4 2b       	or	r26, r20
   1d976:	b5 2b       	or	r27, r21
   1d978:	89 8b       	std	Y+17, r24	; 0x11
   1d97a:	9a 8b       	std	Y+18, r25	; 0x12
   1d97c:	ab 8b       	std	Y+19, r26	; 0x13
   1d97e:	bc 8b       	std	Y+20, r27	; 0x14

	if (isDelay) {
   1d980:	8c a1       	ldd	r24, Y+36	; 0x24
   1d982:	88 23       	and	r24, r24
   1d984:	09 f4       	brne	.+2      	; 0x1d988 <sched_push+0xb2>
   1d986:	4e c0       	rjmp	.+156    	; 0x1da24 <sched_push+0x14e>
		/* Sanity checks */
		if (wakeTime < 2) {
   1d988:	88 a1       	ldd	r24, Y+32	; 0x20
   1d98a:	99 a1       	ldd	r25, Y+33	; 0x21
   1d98c:	aa a1       	ldd	r26, Y+34	; 0x22
   1d98e:	bb a1       	ldd	r27, Y+35	; 0x23
   1d990:	02 97       	sbiw	r24, 0x02	; 2
   1d992:	a1 05       	cpc	r26, r1
   1d994:	b1 05       	cpc	r27, r1
   1d996:	48 f4       	brcc	.+18     	; 0x1d9aa <sched_push+0xd4>
			wakeTime = 2;														// Min value to use to work properly
   1d998:	82 e0       	ldi	r24, 0x02	; 2
   1d99a:	90 e0       	ldi	r25, 0x00	; 0
   1d99c:	a0 e0       	ldi	r26, 0x00	; 0
   1d99e:	b0 e0       	ldi	r27, 0x00	; 0
   1d9a0:	88 a3       	std	Y+32, r24	; 0x20
   1d9a2:	99 a3       	std	Y+33, r25	; 0x21
   1d9a4:	aa a3       	std	Y+34, r26	; 0x22
   1d9a6:	bb a3       	std	Y+35, r27	; 0x23
   1d9a8:	2d c0       	rjmp	.+90     	; 0x1da04 <sched_push+0x12e>
		} else if (wakeTime > 30000U) {
   1d9aa:	88 a1       	ldd	r24, Y+32	; 0x20
   1d9ac:	99 a1       	ldd	r25, Y+33	; 0x21
   1d9ae:	aa a1       	ldd	r26, Y+34	; 0x22
   1d9b0:	bb a1       	ldd	r27, Y+35	; 0x23
   1d9b2:	81 33       	cpi	r24, 0x31	; 49
   1d9b4:	95 47       	sbci	r25, 0x75	; 117
   1d9b6:	a1 05       	cpc	r26, r1
   1d9b8:	b1 05       	cpc	r27, r1
   1d9ba:	48 f0       	brcs	.+18     	; 0x1d9ce <sched_push+0xf8>
			wakeTime = ((30000U << 10) / 1000);									// Max value 30 sec
   1d9bc:	81 e3       	ldi	r24, 0x31	; 49
   1d9be:	90 e0       	ldi	r25, 0x00	; 0
   1d9c0:	a0 e0       	ldi	r26, 0x00	; 0
   1d9c2:	b0 e0       	ldi	r27, 0x00	; 0
   1d9c4:	88 a3       	std	Y+32, r24	; 0x20
   1d9c6:	99 a3       	std	Y+33, r25	; 0x21
   1d9c8:	aa a3       	std	Y+34, r26	; 0x22
   1d9ca:	bb a3       	std	Y+35, r27	; 0x23
   1d9cc:	1b c0       	rjmp	.+54     	; 0x1da04 <sched_push+0x12e>
		} else {
			wakeTime = ((wakeTime << 10) / 1000);								// Time correction for 1024 ticks per second
   1d9ce:	88 a1       	ldd	r24, Y+32	; 0x20
   1d9d0:	99 a1       	ldd	r25, Y+33	; 0x21
   1d9d2:	aa a1       	ldd	r26, Y+34	; 0x22
   1d9d4:	bb a1       	ldd	r27, Y+35	; 0x23
   1d9d6:	07 2e       	mov	r0, r23
   1d9d8:	7a e0       	ldi	r23, 0x0A	; 10
   1d9da:	88 0f       	add	r24, r24
   1d9dc:	99 1f       	adc	r25, r25
   1d9de:	aa 1f       	adc	r26, r26
   1d9e0:	bb 1f       	adc	r27, r27
   1d9e2:	7a 95       	dec	r23
   1d9e4:	d1 f7       	brne	.-12     	; 0x1d9da <sched_push+0x104>
   1d9e6:	70 2d       	mov	r23, r0
   1d9e8:	28 ee       	ldi	r18, 0xE8	; 232
   1d9ea:	33 e0       	ldi	r19, 0x03	; 3
   1d9ec:	40 e0       	ldi	r20, 0x00	; 0
   1d9ee:	50 e0       	ldi	r21, 0x00	; 0
   1d9f0:	bc 01       	movw	r22, r24
   1d9f2:	cd 01       	movw	r24, r26
   1d9f4:	0f 94 06 2d 	call	0x25a0c	; 0x25a0c <__udivmodsi4>
   1d9f8:	da 01       	movw	r26, r20
   1d9fa:	c9 01       	movw	r24, r18
   1d9fc:	88 a3       	std	Y+32, r24	; 0x20
   1d9fe:	99 a3       	std	Y+33, r25	; 0x21
   1da00:	aa a3       	std	Y+34, r26	; 0x22
   1da02:	bb a3       	std	Y+35, r27	; 0x23
		}

		/* Absolute time ticks */
		wakeTime += pushTime;
   1da04:	28 a1       	ldd	r18, Y+32	; 0x20
   1da06:	39 a1       	ldd	r19, Y+33	; 0x21
   1da08:	4a a1       	ldd	r20, Y+34	; 0x22
   1da0a:	5b a1       	ldd	r21, Y+35	; 0x23
   1da0c:	8d 85       	ldd	r24, Y+13	; 0x0d
   1da0e:	9e 85       	ldd	r25, Y+14	; 0x0e
   1da10:	af 85       	ldd	r26, Y+15	; 0x0f
   1da12:	b8 89       	ldd	r27, Y+16	; 0x10
   1da14:	82 0f       	add	r24, r18
   1da16:	93 1f       	adc	r25, r19
   1da18:	a4 1f       	adc	r26, r20
   1da1a:	b5 1f       	adc	r27, r21
   1da1c:	88 a3       	std	Y+32, r24	; 0x20
   1da1e:	99 a3       	std	Y+33, r25	; 0x21
   1da20:	aa a3       	std	Y+34, r26	; 0x22
   1da22:	bb a3       	std	Y+35, r27	; 0x23
	}

	/* Lock access to the scheduler entries */
	if (!sched_getLock(&g_sched_lock)) {
   1da24:	8e ef       	ldi	r24, 0xFE	; 254
   1da26:	9a e2       	ldi	r25, 0x2A	; 42
   1da28:	d2 de       	rcall	.-604    	; 0x1d7ce <sched_getLock>
   1da2a:	98 2f       	mov	r25, r24
   1da2c:	81 e0       	ldi	r24, 0x01	; 1
   1da2e:	89 27       	eor	r24, r25
   1da30:	88 23       	and	r24, r24
   1da32:	29 f1       	breq	.+74     	; 0x1da7e <sched_push+0x1a8>
		/* Push entry to the stack due to blocked access */
		if (!fifo_is_full(&g_fifo_sched_desc)) {
   1da34:	85 ea       	ldi	r24, 0xA5	; 165
   1da36:	92 e3       	ldi	r25, 0x32	; 50
   1da38:	0e 94 7e cf 	call	0x19efc	; 0x19efc <fifo_is_full>
   1da3c:	98 2f       	mov	r25, r24
   1da3e:	81 e0       	ldi	r24, 0x01	; 1
   1da40:	89 27       	eor	r24, r25
   1da42:	88 23       	and	r24, r24
   1da44:	09 f4       	brne	.+2      	; 0x1da48 <sched_push+0x172>
   1da46:	03 c2       	rjmp	.+1030   	; 0x1de4e <sched_push+0x578>
			irqflags_t flags = cpu_irq_save();
   1da48:	0e 94 eb c7 	call	0x18fd6	; 0x18fd6 <cpu_irq_save>
   1da4c:	8d 8b       	std	Y+21, r24	; 0x15
			fifo_push_uint32(&g_fifo_sched_desc, wakeTime);
   1da4e:	88 a1       	ldd	r24, Y+32	; 0x20
   1da50:	99 a1       	ldd	r25, Y+33	; 0x21
   1da52:	aa a1       	ldd	r26, Y+34	; 0x22
   1da54:	bb a1       	ldd	r27, Y+35	; 0x23
   1da56:	ac 01       	movw	r20, r24
   1da58:	bd 01       	movw	r22, r26
   1da5a:	85 ea       	ldi	r24, 0xA5	; 165
   1da5c:	92 e3       	ldi	r25, 0x32	; 50
   1da5e:	0e 94 97 cf 	call	0x19f2e	; 0x19f2e <fifo_push_uint32>
			fifo_push_uint32(&g_fifo_sched_desc, sfCb);
   1da62:	89 89       	ldd	r24, Y+17	; 0x11
   1da64:	9a 89       	ldd	r25, Y+18	; 0x12
   1da66:	ab 89       	ldd	r26, Y+19	; 0x13
   1da68:	bc 89       	ldd	r27, Y+20	; 0x14
   1da6a:	ac 01       	movw	r20, r24
   1da6c:	bd 01       	movw	r22, r26
   1da6e:	85 ea       	ldi	r24, 0xA5	; 165
   1da70:	92 e3       	ldi	r25, 0x32	; 50
   1da72:	0e 94 97 cf 	call	0x19f2e	; 0x19f2e <fifo_push_uint32>
			cpu_irq_restore(flags);
   1da76:	8d 89       	ldd	r24, Y+21	; 0x15
   1da78:	0e 94 fb c7 	call	0x18ff6	; 0x18ff6 <cpu_irq_restore>
		}
		return;
   1da7c:	e8 c1       	rjmp	.+976    	; 0x1de4e <sched_push+0x578>

// -- single entry section for g_sched_data[] / g_sched_sort[]
// v

	/* Get next free slot */
	bool dataEntryStored = false;
   1da7e:	1d 82       	std	Y+5, r1	; 0x05
	uint8_t slot = 0;
   1da80:	1e 82       	std	Y+6, r1	; 0x06

	for (int idx = 0; idx < C_SCH_SLOT_CNT; ++idx) {
   1da82:	1f 82       	std	Y+7, r1	; 0x07
   1da84:	18 86       	std	Y+8, r1	; 0x08
   1da86:	a6 c0       	rjmp	.+332    	; 0x1dbd4 <sched_push+0x2fe>
		if (!(g_sched_data[idx].occupied)) {
   1da88:	2f 81       	ldd	r18, Y+7	; 0x07
   1da8a:	38 85       	ldd	r19, Y+8	; 0x08
   1da8c:	c9 01       	movw	r24, r18
   1da8e:	88 0f       	add	r24, r24
   1da90:	99 1f       	adc	r25, r25
   1da92:	88 0f       	add	r24, r24
   1da94:	99 1f       	adc	r25, r25
   1da96:	88 0f       	add	r24, r24
   1da98:	99 1f       	adc	r25, r25
   1da9a:	82 1b       	sub	r24, r18
   1da9c:	93 0b       	sbc	r25, r19
   1da9e:	87 5f       	subi	r24, 0xF7	; 247
   1daa0:	94 4d       	sbci	r25, 0xD4	; 212
   1daa2:	fc 01       	movw	r30, r24
   1daa4:	80 81       	ld	r24, Z
   1daa6:	81 70       	andi	r24, 0x01	; 1
   1daa8:	88 23       	and	r24, r24
   1daaa:	09 f0       	breq	.+2      	; 0x1daae <sched_push+0x1d8>
   1daac:	8e c0       	rjmp	.+284    	; 0x1dbca <sched_push+0x2f4>
			g_sched_data[idx].occupied	= true;
   1daae:	2f 81       	ldd	r18, Y+7	; 0x07
   1dab0:	38 85       	ldd	r19, Y+8	; 0x08
   1dab2:	c9 01       	movw	r24, r18
   1dab4:	88 0f       	add	r24, r24
   1dab6:	99 1f       	adc	r25, r25
   1dab8:	88 0f       	add	r24, r24
   1daba:	99 1f       	adc	r25, r25
   1dabc:	88 0f       	add	r24, r24
   1dabe:	99 1f       	adc	r25, r25
   1dac0:	82 1b       	sub	r24, r18
   1dac2:	93 0b       	sbc	r25, r19
   1dac4:	87 5f       	subi	r24, 0xF7	; 247
   1dac6:	94 4d       	sbci	r25, 0xD4	; 212
   1dac8:	fc 01       	movw	r30, r24
   1daca:	20 81       	ld	r18, Z
   1dacc:	21 60       	ori	r18, 0x01	; 1
   1dace:	fc 01       	movw	r30, r24
   1dad0:	20 83       	st	Z, r18
			g_sched_data[idx].callback	= cb;
   1dad2:	2f 81       	ldd	r18, Y+7	; 0x07
   1dad4:	38 85       	ldd	r19, Y+8	; 0x08
   1dad6:	c9 01       	movw	r24, r18
   1dad8:	88 0f       	add	r24, r24
   1dada:	99 1f       	adc	r25, r25
   1dadc:	88 0f       	add	r24, r24
   1dade:	99 1f       	adc	r25, r25
   1dae0:	88 0f       	add	r24, r24
   1dae2:	99 1f       	adc	r25, r25
   1dae4:	82 1b       	sub	r24, r18
   1dae6:	93 0b       	sbc	r25, r19
   1dae8:	89 5f       	subi	r24, 0xF9	; 249
   1daea:	94 4d       	sbci	r25, 0xD4	; 212
   1daec:	2d 8d       	ldd	r18, Y+29	; 0x1d
   1daee:	3e 8d       	ldd	r19, Y+30	; 0x1e
   1daf0:	fc 01       	movw	r30, r24
   1daf2:	20 83       	st	Z, r18
   1daf4:	31 83       	std	Z+1, r19	; 0x01
			g_sched_data[idx].cbType	= cbType & 0x03;
   1daf6:	8f 8d       	ldd	r24, Y+31	; 0x1f
   1daf8:	48 2f       	mov	r20, r24
   1dafa:	43 70       	andi	r20, 0x03	; 3
   1dafc:	2f 81       	ldd	r18, Y+7	; 0x07
   1dafe:	38 85       	ldd	r19, Y+8	; 0x08
   1db00:	c9 01       	movw	r24, r18
   1db02:	88 0f       	add	r24, r24
   1db04:	99 1f       	adc	r25, r25
   1db06:	88 0f       	add	r24, r24
   1db08:	99 1f       	adc	r25, r25
   1db0a:	88 0f       	add	r24, r24
   1db0c:	99 1f       	adc	r25, r25
   1db0e:	82 1b       	sub	r24, r18
   1db10:	93 0b       	sbc	r25, r19
   1db12:	87 5f       	subi	r24, 0xF7	; 247
   1db14:	94 4d       	sbci	r25, 0xD4	; 212
   1db16:	24 2f       	mov	r18, r20
   1db18:	23 70       	andi	r18, 0x03	; 3
   1db1a:	22 0f       	add	r18, r18
   1db1c:	22 0f       	add	r18, r18
   1db1e:	22 0f       	add	r18, r18
   1db20:	fc 01       	movw	r30, r24
   1db22:	30 81       	ld	r19, Z
   1db24:	37 7e       	andi	r19, 0xE7	; 231
   1db26:	23 2b       	or	r18, r19
   1db28:	fc 01       	movw	r30, r24
   1db2a:	20 83       	st	Z, r18
			g_sched_data[idx].isIntDis	= (isIntDis ?  1 : 0);
   1db2c:	8d a1       	ldd	r24, Y+37	; 0x25
   1db2e:	48 2f       	mov	r20, r24
   1db30:	41 70       	andi	r20, 0x01	; 1
   1db32:	2f 81       	ldd	r18, Y+7	; 0x07
   1db34:	38 85       	ldd	r19, Y+8	; 0x08
   1db36:	c9 01       	movw	r24, r18
   1db38:	88 0f       	add	r24, r24
   1db3a:	99 1f       	adc	r25, r25
   1db3c:	88 0f       	add	r24, r24
   1db3e:	99 1f       	adc	r25, r25
   1db40:	88 0f       	add	r24, r24
   1db42:	99 1f       	adc	r25, r25
   1db44:	82 1b       	sub	r24, r18
   1db46:	93 0b       	sbc	r25, r19
   1db48:	87 5f       	subi	r24, 0xF7	; 247
   1db4a:	94 4d       	sbci	r25, 0xD4	; 212
   1db4c:	24 2f       	mov	r18, r20
   1db4e:	21 70       	andi	r18, 0x01	; 1
   1db50:	22 0f       	add	r18, r18
   1db52:	fc 01       	movw	r30, r24
   1db54:	30 81       	ld	r19, Z
   1db56:	3d 7f       	andi	r19, 0xFD	; 253
   1db58:	23 2b       	or	r18, r19
   1db5a:	fc 01       	movw	r30, r24
   1db5c:	20 83       	st	Z, r18
			g_sched_data[idx].isSync	= (isSync	?  1 : 0);
   1db5e:	8e a1       	ldd	r24, Y+38	; 0x26
   1db60:	48 2f       	mov	r20, r24
   1db62:	41 70       	andi	r20, 0x01	; 1
   1db64:	2f 81       	ldd	r18, Y+7	; 0x07
   1db66:	38 85       	ldd	r19, Y+8	; 0x08
   1db68:	c9 01       	movw	r24, r18
   1db6a:	88 0f       	add	r24, r24
   1db6c:	99 1f       	adc	r25, r25
   1db6e:	88 0f       	add	r24, r24
   1db70:	99 1f       	adc	r25, r25
   1db72:	88 0f       	add	r24, r24
   1db74:	99 1f       	adc	r25, r25
   1db76:	82 1b       	sub	r24, r18
   1db78:	93 0b       	sbc	r25, r19
   1db7a:	87 5f       	subi	r24, 0xF7	; 247
   1db7c:	94 4d       	sbci	r25, 0xD4	; 212
   1db7e:	24 2f       	mov	r18, r20
   1db80:	21 70       	andi	r18, 0x01	; 1
   1db82:	22 0f       	add	r18, r18
   1db84:	22 0f       	add	r18, r18
   1db86:	fc 01       	movw	r30, r24
   1db88:	30 81       	ld	r19, Z
   1db8a:	3b 7f       	andi	r19, 0xFB	; 251
   1db8c:	23 2b       	or	r18, r19
   1db8e:	fc 01       	movw	r30, r24
   1db90:	20 83       	st	Z, r18
			g_sched_data[idx].wakeTime	= wakeTime;
   1db92:	88 a1       	ldd	r24, Y+32	; 0x20
   1db94:	99 a1       	ldd	r25, Y+33	; 0x21
   1db96:	aa a1       	ldd	r26, Y+34	; 0x22
   1db98:	bb a1       	ldd	r27, Y+35	; 0x23
   1db9a:	4f 81       	ldd	r20, Y+7	; 0x07
   1db9c:	58 85       	ldd	r21, Y+8	; 0x08
   1db9e:	9a 01       	movw	r18, r20
   1dba0:	22 0f       	add	r18, r18
   1dba2:	33 1f       	adc	r19, r19
   1dba4:	22 0f       	add	r18, r18
   1dba6:	33 1f       	adc	r19, r19
   1dba8:	22 0f       	add	r18, r18
   1dbaa:	33 1f       	adc	r19, r19
   1dbac:	24 1b       	sub	r18, r20
   1dbae:	35 0b       	sbc	r19, r21
   1dbb0:	2d 5f       	subi	r18, 0xFD	; 253
   1dbb2:	34 4d       	sbci	r19, 0xD4	; 212
   1dbb4:	f9 01       	movw	r30, r18
   1dbb6:	80 83       	st	Z, r24
   1dbb8:	91 83       	std	Z+1, r25	; 0x01
   1dbba:	a2 83       	std	Z+2, r26	; 0x02
   1dbbc:	b3 83       	std	Z+3, r27	; 0x03
			slot = idx + 1;
   1dbbe:	8f 81       	ldd	r24, Y+7	; 0x07
   1dbc0:	8f 5f       	subi	r24, 0xFF	; 255
   1dbc2:	8e 83       	std	Y+6, r24	; 0x06
			dataEntryStored = true;
   1dbc4:	81 e0       	ldi	r24, 0x01	; 1
   1dbc6:	8d 83       	std	Y+5, r24	; 0x05
			break;
   1dbc8:	0a c0       	rjmp	.+20     	; 0x1dbde <sched_push+0x308>

	/* Get next free slot */
	bool dataEntryStored = false;
	uint8_t slot = 0;

	for (int idx = 0; idx < C_SCH_SLOT_CNT; ++idx) {
   1dbca:	8f 81       	ldd	r24, Y+7	; 0x07
   1dbcc:	98 85       	ldd	r25, Y+8	; 0x08
   1dbce:	01 96       	adiw	r24, 0x01	; 1
   1dbd0:	8f 83       	std	Y+7, r24	; 0x07
   1dbd2:	98 87       	std	Y+8, r25	; 0x08
   1dbd4:	8f 81       	ldd	r24, Y+7	; 0x07
   1dbd6:	98 85       	ldd	r25, Y+8	; 0x08
   1dbd8:	80 97       	sbiw	r24, 0x20	; 32
   1dbda:	0c f4       	brge	.+2      	; 0x1dbde <sched_push+0x308>
   1dbdc:	55 cf       	rjmp	.-342    	; 0x1da88 <sched_push+0x1b2>
			dataEntryStored = true;
			break;
		}
	}

	if (!dataEntryStored) {
   1dbde:	9d 81       	ldd	r25, Y+5	; 0x05
   1dbe0:	81 e0       	ldi	r24, 0x01	; 1
   1dbe2:	89 27       	eor	r24, r25
   1dbe4:	88 23       	and	r24, r24
   1dbe6:	09 f0       	breq	.+2      	; 0x1dbea <sched_push+0x314>
   1dbe8:	94 c0       	rjmp	.+296    	; 0x1dd12 <sched_push+0x43c>
		goto sched_push_out;  // should not happen
	}

	/* Bind to sort list */
	for (int pos = 0; pos < C_SCH_SLOT_CNT; ++pos) {
   1dbea:	19 86       	std	Y+9, r1	; 0x09
   1dbec:	1a 86       	std	Y+10, r1	; 0x0a
   1dbee:	70 c0       	rjmp	.+224    	; 0x1dcd0 <sched_push+0x3fa>
		uint8_t idx = g_sched_sort[pos];
   1dbf0:	89 85       	ldd	r24, Y+9	; 0x09
   1dbf2:	9a 85       	ldd	r25, Y+10	; 0x0a
   1dbf4:	8d 51       	subi	r24, 0x1D	; 29
   1dbf6:	94 4d       	sbci	r25, 0xD4	; 212
   1dbf8:	fc 01       	movw	r30, r24
   1dbfa:	80 81       	ld	r24, Z
   1dbfc:	8e 8b       	std	Y+22, r24	; 0x16
		if (!idx) {
   1dbfe:	8e 89       	ldd	r24, Y+22	; 0x16
   1dc00:	88 23       	and	r24, r24
   1dc02:	41 f4       	brne	.+16     	; 0x1dc14 <sched_push+0x33e>
			/* Fill in after last entry */
			g_sched_sort[pos] = slot;
   1dc04:	89 85       	ldd	r24, Y+9	; 0x09
   1dc06:	9a 85       	ldd	r25, Y+10	; 0x0a
   1dc08:	8d 51       	subi	r24, 0x1D	; 29
   1dc0a:	94 4d       	sbci	r25, 0xD4	; 212
   1dc0c:	2e 81       	ldd	r18, Y+6	; 0x06
   1dc0e:	fc 01       	movw	r30, r24
   1dc10:	20 83       	st	Z, r18
			break;
   1dc12:	63 c0       	rjmp	.+198    	; 0x1dcda <sched_push+0x404>
		}
		--idx;
   1dc14:	8e 89       	ldd	r24, Y+22	; 0x16
   1dc16:	81 50       	subi	r24, 0x01	; 1
   1dc18:	8e 8b       	std	Y+22, r24	; 0x16

		/* Place new item in front of that entry */
		if (g_sched_data[idx].occupied && (wakeTime < g_sched_data[idx].wakeTime)) {
   1dc1a:	8e 89       	ldd	r24, Y+22	; 0x16
   1dc1c:	28 2f       	mov	r18, r24
   1dc1e:	30 e0       	ldi	r19, 0x00	; 0
   1dc20:	c9 01       	movw	r24, r18
   1dc22:	88 0f       	add	r24, r24
   1dc24:	99 1f       	adc	r25, r25
   1dc26:	88 0f       	add	r24, r24
   1dc28:	99 1f       	adc	r25, r25
   1dc2a:	88 0f       	add	r24, r24
   1dc2c:	99 1f       	adc	r25, r25
   1dc2e:	82 1b       	sub	r24, r18
   1dc30:	93 0b       	sbc	r25, r19
   1dc32:	87 5f       	subi	r24, 0xF7	; 247
   1dc34:	94 4d       	sbci	r25, 0xD4	; 212
   1dc36:	fc 01       	movw	r30, r24
   1dc38:	80 81       	ld	r24, Z
   1dc3a:	81 70       	andi	r24, 0x01	; 1
   1dc3c:	88 23       	and	r24, r24
   1dc3e:	09 f4       	brne	.+2      	; 0x1dc42 <sched_push+0x36c>
   1dc40:	42 c0       	rjmp	.+132    	; 0x1dcc6 <sched_push+0x3f0>
   1dc42:	8e 89       	ldd	r24, Y+22	; 0x16
   1dc44:	28 2f       	mov	r18, r24
   1dc46:	30 e0       	ldi	r19, 0x00	; 0
   1dc48:	c9 01       	movw	r24, r18
   1dc4a:	88 0f       	add	r24, r24
   1dc4c:	99 1f       	adc	r25, r25
   1dc4e:	88 0f       	add	r24, r24
   1dc50:	99 1f       	adc	r25, r25
   1dc52:	88 0f       	add	r24, r24
   1dc54:	99 1f       	adc	r25, r25
   1dc56:	82 1b       	sub	r24, r18
   1dc58:	93 0b       	sbc	r25, r19
   1dc5a:	8d 5f       	subi	r24, 0xFD	; 253
   1dc5c:	94 4d       	sbci	r25, 0xD4	; 212
   1dc5e:	fc 01       	movw	r30, r24
   1dc60:	20 81       	ld	r18, Z
   1dc62:	31 81       	ldd	r19, Z+1	; 0x01
   1dc64:	42 81       	ldd	r20, Z+2	; 0x02
   1dc66:	53 81       	ldd	r21, Z+3	; 0x03
   1dc68:	88 a1       	ldd	r24, Y+32	; 0x20
   1dc6a:	99 a1       	ldd	r25, Y+33	; 0x21
   1dc6c:	aa a1       	ldd	r26, Y+34	; 0x22
   1dc6e:	bb a1       	ldd	r27, Y+35	; 0x23
   1dc70:	82 17       	cp	r24, r18
   1dc72:	93 07       	cpc	r25, r19
   1dc74:	a4 07       	cpc	r26, r20
   1dc76:	b5 07       	cpc	r27, r21
   1dc78:	30 f5       	brcc	.+76     	; 0x1dcc6 <sched_push+0x3f0>
			/* Move all entries of position list one up to give space for our new entry */
			for (int mvidx = C_SCH_SLOT_CNT - 2; pos <= mvidx; --mvidx) {
   1dc7a:	8e e1       	ldi	r24, 0x1E	; 30
   1dc7c:	90 e0       	ldi	r25, 0x00	; 0
   1dc7e:	8b 87       	std	Y+11, r24	; 0x0b
   1dc80:	9c 87       	std	Y+12, r25	; 0x0c
   1dc82:	12 c0       	rjmp	.+36     	; 0x1dca8 <sched_push+0x3d2>
				g_sched_sort[mvidx + 1] = g_sched_sort[mvidx];
   1dc84:	8b 85       	ldd	r24, Y+11	; 0x0b
   1dc86:	9c 85       	ldd	r25, Y+12	; 0x0c
   1dc88:	01 96       	adiw	r24, 0x01	; 1
   1dc8a:	2b 85       	ldd	r18, Y+11	; 0x0b
   1dc8c:	3c 85       	ldd	r19, Y+12	; 0x0c
   1dc8e:	2d 51       	subi	r18, 0x1D	; 29
   1dc90:	34 4d       	sbci	r19, 0xD4	; 212
   1dc92:	f9 01       	movw	r30, r18
   1dc94:	20 81       	ld	r18, Z
   1dc96:	8d 51       	subi	r24, 0x1D	; 29
   1dc98:	94 4d       	sbci	r25, 0xD4	; 212
   1dc9a:	fc 01       	movw	r30, r24
   1dc9c:	20 83       	st	Z, r18
		--idx;

		/* Place new item in front of that entry */
		if (g_sched_data[idx].occupied && (wakeTime < g_sched_data[idx].wakeTime)) {
			/* Move all entries of position list one up to give space for our new entry */
			for (int mvidx = C_SCH_SLOT_CNT - 2; pos <= mvidx; --mvidx) {
   1dc9e:	8b 85       	ldd	r24, Y+11	; 0x0b
   1dca0:	9c 85       	ldd	r25, Y+12	; 0x0c
   1dca2:	01 97       	sbiw	r24, 0x01	; 1
   1dca4:	8b 87       	std	Y+11, r24	; 0x0b
   1dca6:	9c 87       	std	Y+12, r25	; 0x0c
   1dca8:	29 85       	ldd	r18, Y+9	; 0x09
   1dcaa:	3a 85       	ldd	r19, Y+10	; 0x0a
   1dcac:	8b 85       	ldd	r24, Y+11	; 0x0b
   1dcae:	9c 85       	ldd	r25, Y+12	; 0x0c
   1dcb0:	82 17       	cp	r24, r18
   1dcb2:	93 07       	cpc	r25, r19
   1dcb4:	3c f7       	brge	.-50     	; 0x1dc84 <sched_push+0x3ae>
				g_sched_sort[mvidx + 1] = g_sched_sort[mvidx];
			}

			/* Fill in new item */
			g_sched_sort[pos] = slot;
   1dcb6:	89 85       	ldd	r24, Y+9	; 0x09
   1dcb8:	9a 85       	ldd	r25, Y+10	; 0x0a
   1dcba:	8d 51       	subi	r24, 0x1D	; 29
   1dcbc:	94 4d       	sbci	r25, 0xD4	; 212
   1dcbe:	2e 81       	ldd	r18, Y+6	; 0x06
   1dcc0:	fc 01       	movw	r30, r24
   1dcc2:	20 83       	st	Z, r18
			break;
   1dcc4:	0a c0       	rjmp	.+20     	; 0x1dcda <sched_push+0x404>
	if (!dataEntryStored) {
		goto sched_push_out;  // should not happen
	}

	/* Bind to sort list */
	for (int pos = 0; pos < C_SCH_SLOT_CNT; ++pos) {
   1dcc6:	89 85       	ldd	r24, Y+9	; 0x09
   1dcc8:	9a 85       	ldd	r25, Y+10	; 0x0a
   1dcca:	01 96       	adiw	r24, 0x01	; 1
   1dccc:	89 87       	std	Y+9, r24	; 0x09
   1dcce:	9a 87       	std	Y+10, r25	; 0x0a
   1dcd0:	89 85       	ldd	r24, Y+9	; 0x09
   1dcd2:	9a 85       	ldd	r25, Y+10	; 0x0a
   1dcd4:	80 97       	sbiw	r24, 0x20	; 32
   1dcd6:	0c f4       	brge	.+2      	; 0x1dcda <sched_push+0x404>
   1dcd8:	8b cf       	rjmp	.-234    	; 0x1dbf0 <sched_push+0x31a>
			break;
		}
	}

	/* Get next time for wake-up */
	alarmTime = g_sched_data[g_sched_sort[0] - 1].wakeTime;
   1dcda:	80 91 e3 2b 	lds	r24, 0x2BE3	; 0x802be3 <g_sched_sort>
   1dcde:	88 2f       	mov	r24, r24
   1dce0:	90 e0       	ldi	r25, 0x00	; 0
   1dce2:	9c 01       	movw	r18, r24
   1dce4:	21 50       	subi	r18, 0x01	; 1
   1dce6:	31 09       	sbc	r19, r1
   1dce8:	c9 01       	movw	r24, r18
   1dcea:	88 0f       	add	r24, r24
   1dcec:	99 1f       	adc	r25, r25
   1dcee:	88 0f       	add	r24, r24
   1dcf0:	99 1f       	adc	r25, r25
   1dcf2:	88 0f       	add	r24, r24
   1dcf4:	99 1f       	adc	r25, r25
   1dcf6:	82 1b       	sub	r24, r18
   1dcf8:	93 0b       	sbc	r25, r19
   1dcfa:	8d 5f       	subi	r24, 0xFD	; 253
   1dcfc:	94 4d       	sbci	r25, 0xD4	; 212
   1dcfe:	fc 01       	movw	r30, r24
   1dd00:	80 81       	ld	r24, Z
   1dd02:	91 81       	ldd	r25, Z+1	; 0x01
   1dd04:	a2 81       	ldd	r26, Z+2	; 0x02
   1dd06:	b3 81       	ldd	r27, Z+3	; 0x03
   1dd08:	89 83       	std	Y+1, r24	; 0x01
   1dd0a:	9a 83       	std	Y+2, r25	; 0x02
   1dd0c:	ab 83       	std	Y+3, r26	; 0x03
   1dd0e:	bc 83       	std	Y+4, r27	; 0x04
   1dd10:	01 c0       	rjmp	.+2      	; 0x1dd14 <sched_push+0x43e>
			break;
		}
	}

	if (!dataEntryStored) {
		goto sched_push_out;  // should not happen
   1dd12:	00 00       	nop

// ^
// -- single entry section for g_sched_data[] / g_sched_sort[]

	/* Release lock */
	sched_freeLock(&g_sched_lock);
   1dd14:	8e ef       	ldi	r24, 0xFE	; 254
   1dd16:	9a e2       	ldi	r25, 0x2A	; 42
   1dd18:	82 dd       	rcall	.-1276   	; 0x1d81e <sched_freeLock>

	/* Pop back all FIFO entries */
	while (!fifo_is_empty(&g_fifo_sched_desc)) {
   1dd1a:	7f c0       	rjmp	.+254    	; 0x1de1a <sched_push+0x544>
		uint32_t sfCb = 0UL;
   1dd1c:	19 8e       	std	Y+25, r1	; 0x19
   1dd1e:	1a 8e       	std	Y+26, r1	; 0x1a
   1dd20:	1b 8e       	std	Y+27, r1	; 0x1b
   1dd22:	1c 8e       	std	Y+28, r1	; 0x1c
		wakeTime = 0UL;
   1dd24:	18 a2       	std	Y+32, r1	; 0x20
   1dd26:	19 a2       	std	Y+33, r1	; 0x21
   1dd28:	1a a2       	std	Y+34, r1	; 0x22
   1dd2a:	1b a2       	std	Y+35, r1	; 0x23

		/* Get next entries */
		{
			irqflags_t flags = cpu_irq_save();
   1dd2c:	0e 94 eb c7 	call	0x18fd6	; 0x18fd6 <cpu_irq_save>
   1dd30:	8f 8b       	std	Y+23, r24	; 0x17
			fifo_pull_uint32(&g_fifo_sched_desc, &wakeTime);
   1dd32:	ce 01       	movw	r24, r28
   1dd34:	80 96       	adiw	r24, 0x20	; 32
   1dd36:	bc 01       	movw	r22, r24
   1dd38:	85 ea       	ldi	r24, 0xA5	; 165
   1dd3a:	92 e3       	ldi	r25, 0x32	; 50
   1dd3c:	0e 94 e5 cf 	call	0x19fca	; 0x19fca <fifo_pull_uint32>
			fifo_pull_uint32(&g_fifo_sched_desc, &sfCb);
   1dd40:	ce 01       	movw	r24, r28
   1dd42:	49 96       	adiw	r24, 0x19	; 25
   1dd44:	bc 01       	movw	r22, r24
   1dd46:	85 ea       	ldi	r24, 0xA5	; 165
   1dd48:	92 e3       	ldi	r25, 0x32	; 50
   1dd4a:	0e 94 e5 cf 	call	0x19fca	; 0x19fca <fifo_pull_uint32>
			cpu_irq_restore(flags);
   1dd4e:	8f 89       	ldd	r24, Y+23	; 0x17
   1dd50:	0e 94 fb c7 	call	0x18ff6	; 0x18ff6 <cpu_irq_restore>
		}

		/* FIFO check */
		if ((sfCb & 0x0f000000UL) != 0x0f000000UL) {
   1dd54:	89 8d       	ldd	r24, Y+25	; 0x19
   1dd56:	9a 8d       	ldd	r25, Y+26	; 0x1a
   1dd58:	ab 8d       	ldd	r26, Y+27	; 0x1b
   1dd5a:	bc 8d       	ldd	r27, Y+28	; 0x1c
   1dd5c:	88 27       	eor	r24, r24
   1dd5e:	99 27       	eor	r25, r25
   1dd60:	aa 27       	eor	r26, r26
   1dd62:	bf 70       	andi	r27, 0x0F	; 15
   1dd64:	00 97       	sbiw	r24, 0x00	; 0
   1dd66:	a1 05       	cpc	r26, r1
   1dd68:	bf 40       	sbci	r27, 0x0F	; 15
   1dd6a:	d9 f0       	breq	.+54     	; 0x1dda2 <sched_push+0x4cc>
			/* Signature not found - clear all entries to synchronize again */
			irqflags_t flags = cpu_irq_save();
   1dd6c:	0e 94 eb c7 	call	0x18fd6	; 0x18fd6 <cpu_irq_save>
   1dd70:	88 8f       	std	Y+24, r24	; 0x18
			while (!fifo_is_empty(&g_fifo_sched_desc)) {
   1dd72:	07 c0       	rjmp	.+14     	; 0x1dd82 <sched_push+0x4ac>
				fifo_pull_uint32(&g_fifo_sched_desc, &sfCb);
   1dd74:	ce 01       	movw	r24, r28
   1dd76:	49 96       	adiw	r24, 0x19	; 25
   1dd78:	bc 01       	movw	r22, r24
   1dd7a:	85 ea       	ldi	r24, 0xA5	; 165
   1dd7c:	92 e3       	ldi	r25, 0x32	; 50
   1dd7e:	0e 94 e5 cf 	call	0x19fca	; 0x19fca <fifo_pull_uint32>

		/* FIFO check */
		if ((sfCb & 0x0f000000UL) != 0x0f000000UL) {
			/* Signature not found - clear all entries to synchronize again */
			irqflags_t flags = cpu_irq_save();
			while (!fifo_is_empty(&g_fifo_sched_desc)) {
   1dd82:	85 ea       	ldi	r24, 0xA5	; 165
   1dd84:	92 e3       	ldi	r25, 0x32	; 50
   1dd86:	0e 94 65 cf 	call	0x19eca	; 0x19eca <fifo_is_empty>
   1dd8a:	98 2f       	mov	r25, r24
   1dd8c:	81 e0       	ldi	r24, 0x01	; 1
   1dd8e:	89 27       	eor	r24, r25
   1dd90:	88 23       	and	r24, r24
   1dd92:	81 f7       	brne	.-32     	; 0x1dd74 <sched_push+0x49e>
				fifo_pull_uint32(&g_fifo_sched_desc, &sfCb);
			}
			sfCb = 0UL;
   1dd94:	19 8e       	std	Y+25, r1	; 0x19
   1dd96:	1a 8e       	std	Y+26, r1	; 0x1a
   1dd98:	1b 8e       	std	Y+27, r1	; 0x1b
   1dd9a:	1c 8e       	std	Y+28, r1	; 0x1c
			cpu_irq_restore(flags);
   1dd9c:	88 8d       	ldd	r24, Y+24	; 0x18
   1dd9e:	0e 94 fb c7 	call	0x18ff6	; 0x18ff6 <cpu_irq_restore>
		}

		if ((sfCb & 0x0000ffffUL) && wakeTime) {
   1dda2:	89 8d       	ldd	r24, Y+25	; 0x19
   1dda4:	9a 8d       	ldd	r25, Y+26	; 0x1a
   1dda6:	ab 8d       	ldd	r26, Y+27	; 0x1b
   1dda8:	bc 8d       	ldd	r27, Y+28	; 0x1c
   1ddaa:	aa 27       	eor	r26, r26
   1ddac:	bb 27       	eor	r27, r27
   1ddae:	89 2b       	or	r24, r25
   1ddb0:	8a 2b       	or	r24, r26
   1ddb2:	8b 2b       	or	r24, r27
   1ddb4:	91 f1       	breq	.+100    	; 0x1de1a <sched_push+0x544>
   1ddb6:	88 a1       	ldd	r24, Y+32	; 0x20
   1ddb8:	99 a1       	ldd	r25, Y+33	; 0x21
   1ddba:	aa a1       	ldd	r26, Y+34	; 0x22
   1ddbc:	bb a1       	ldd	r27, Y+35	; 0x23
   1ddbe:	89 2b       	or	r24, r25
   1ddc0:	8a 2b       	or	r24, r26
   1ddc2:	8b 2b       	or	r24, r27
   1ddc4:	51 f1       	breq	.+84     	; 0x1de1a <sched_push+0x544>
			sched_push((void*)(uint16_t)(sfCb & 0x0000ffffUL), ((sfCb & 0x00030000) >> 24), wakeTime, false, (sfCb & 0x80000000UL ?  true : false), (sfCb & 0x40000000UL ?  true : false));
   1ddc6:	89 8d       	ldd	r24, Y+25	; 0x19
   1ddc8:	9a 8d       	ldd	r25, Y+26	; 0x1a
   1ddca:	ab 8d       	ldd	r26, Y+27	; 0x1b
   1ddcc:	bc 8d       	ldd	r27, Y+28	; 0x1c
   1ddce:	88 27       	eor	r24, r24
   1ddd0:	99 27       	eor	r25, r25
   1ddd2:	aa 27       	eor	r26, r26
   1ddd4:	b0 74       	andi	r27, 0x40	; 64
   1ddd6:	61 e0       	ldi	r22, 0x01	; 1
   1ddd8:	89 2b       	or	r24, r25
   1ddda:	8a 2b       	or	r24, r26
   1dddc:	8b 2b       	or	r24, r27
   1ddde:	09 f4       	brne	.+2      	; 0x1dde2 <sched_push+0x50c>
   1dde0:	60 e0       	ldi	r22, 0x00	; 0
   1dde2:	89 8d       	ldd	r24, Y+25	; 0x19
   1dde4:	9a 8d       	ldd	r25, Y+26	; 0x1a
   1dde6:	ab 8d       	ldd	r26, Y+27	; 0x1b
   1dde8:	bc 8d       	ldd	r27, Y+28	; 0x1c
   1ddea:	88 27       	eor	r24, r24
   1ddec:	b7 fd       	sbrc	r27, 7
   1ddee:	83 95       	inc	r24
   1ddf0:	99 27       	eor	r25, r25
   1ddf2:	aa 27       	eor	r26, r26
   1ddf4:	bb 27       	eor	r27, r27
   1ddf6:	78 2f       	mov	r23, r24
   1ddf8:	88 a1       	ldd	r24, Y+32	; 0x20
   1ddfa:	99 a1       	ldd	r25, Y+33	; 0x21
   1ddfc:	aa a1       	ldd	r26, Y+34	; 0x22
   1ddfe:	bb a1       	ldd	r27, Y+35	; 0x23
   1de00:	29 8d       	ldd	r18, Y+25	; 0x19
   1de02:	3a 8d       	ldd	r19, Y+26	; 0x1a
   1de04:	4b 8d       	ldd	r20, Y+27	; 0x1b
   1de06:	5c 8d       	ldd	r21, Y+28	; 0x1c
   1de08:	f9 01       	movw	r30, r18
   1de0a:	c6 2e       	mov	r12, r22
   1de0c:	e7 2e       	mov	r14, r23
   1de0e:	00 e0       	ldi	r16, 0x00	; 0
   1de10:	9c 01       	movw	r18, r24
   1de12:	ad 01       	movw	r20, r26
   1de14:	60 e0       	ldi	r22, 0x00	; 0
   1de16:	cf 01       	movw	r24, r30
   1de18:	5e dd       	rcall	.-1348   	; 0x1d8d6 <sched_push>

	/* Release lock */
	sched_freeLock(&g_sched_lock);

	/* Pop back all FIFO entries */
	while (!fifo_is_empty(&g_fifo_sched_desc)) {
   1de1a:	85 ea       	ldi	r24, 0xA5	; 165
   1de1c:	92 e3       	ldi	r25, 0x32	; 50
   1de1e:	0e 94 65 cf 	call	0x19eca	; 0x19eca <fifo_is_empty>
   1de22:	98 2f       	mov	r25, r24
   1de24:	81 e0       	ldi	r24, 0x01	; 1
   1de26:	89 27       	eor	r24, r25
   1de28:	88 23       	and	r24, r24
   1de2a:	09 f0       	breq	.+2      	; 0x1de2e <sched_push+0x558>
   1de2c:	77 cf       	rjmp	.-274    	; 0x1dd1c <sched_push+0x446>
			sched_push((void*)(uint16_t)(sfCb & 0x0000ffffUL), ((sfCb & 0x00030000) >> 24), wakeTime, false, (sfCb & 0x80000000UL ?  true : false), (sfCb & 0x40000000UL ?  true : false));
		}
	}

	/* Set next time to wake up */
	if (alarmTime) {
   1de2e:	89 81       	ldd	r24, Y+1	; 0x01
   1de30:	9a 81       	ldd	r25, Y+2	; 0x02
   1de32:	ab 81       	ldd	r26, Y+3	; 0x03
   1de34:	bc 81       	ldd	r27, Y+4	; 0x04
   1de36:	89 2b       	or	r24, r25
   1de38:	8a 2b       	or	r24, r26
   1de3a:	8b 2b       	or	r24, r27
   1de3c:	49 f0       	breq	.+18     	; 0x1de50 <sched_push+0x57a>
		sched_set_alarm(alarmTime);
   1de3e:	89 81       	ldd	r24, Y+1	; 0x01
   1de40:	9a 81       	ldd	r25, Y+2	; 0x02
   1de42:	ab 81       	ldd	r26, Y+3	; 0x03
   1de44:	bc 81       	ldd	r27, Y+4	; 0x04
   1de46:	bc 01       	movw	r22, r24
   1de48:	cd 01       	movw	r24, r26
   1de4a:	01 dd       	rcall	.-1534   	; 0x1d84e <sched_set_alarm>
   1de4c:	01 c0       	rjmp	.+2      	; 0x1de50 <sched_push+0x57a>
			irqflags_t flags = cpu_irq_save();
			fifo_push_uint32(&g_fifo_sched_desc, wakeTime);
			fifo_push_uint32(&g_fifo_sched_desc, sfCb);
			cpu_irq_restore(flags);
		}
		return;
   1de4e:	00 00       	nop

	/* Set next time to wake up */
	if (alarmTime) {
		sched_set_alarm(alarmTime);
	}
}
   1de50:	a6 96       	adiw	r28, 0x26	; 38
   1de52:	cd bf       	out	0x3d, r28	; 61
   1de54:	de bf       	out	0x3e, r29	; 62
   1de56:	df 91       	pop	r29
   1de58:	cf 91       	pop	r28
   1de5a:	0f 91       	pop	r16
   1de5c:	ef 90       	pop	r14
   1de5e:	cf 90       	pop	r12
   1de60:	08 95       	ret

0001de62 <sched_pop>:

void sched_pop(uint32_t wakeNow)
{
   1de62:	cf 93       	push	r28
   1de64:	df 93       	push	r29
   1de66:	cd b7       	in	r28, 0x3d	; 61
   1de68:	de b7       	in	r29, 0x3e	; 62
   1de6a:	65 97       	sbiw	r28, 0x15	; 21
   1de6c:	cd bf       	out	0x3d, r28	; 61
   1de6e:	de bf       	out	0x3e, r29	; 62
   1de70:	6a 8b       	std	Y+18, r22	; 0x12
   1de72:	7b 8b       	std	Y+19, r23	; 0x13
   1de74:	8c 8b       	std	Y+20, r24	; 0x14
   1de76:	9d 8b       	std	Y+21, r25	; 0x15
	uint32_t alarmTime = 0UL;
   1de78:	19 82       	std	Y+1, r1	; 0x01
   1de7a:	1a 82       	std	Y+2, r1	; 0x02
   1de7c:	1b 82       	std	Y+3, r1	; 0x03
   1de7e:	1c 82       	std	Y+4, r1	; 0x04

	if (!sched_getLock(&g_sched_lock)) {
   1de80:	8e ef       	ldi	r24, 0xFE	; 254
   1de82:	9a e2       	ldi	r25, 0x2A	; 42
   1de84:	a4 dc       	rcall	.-1720   	; 0x1d7ce <sched_getLock>
   1de86:	98 2f       	mov	r25, r24
   1de88:	81 e0       	ldi	r24, 0x01	; 1
   1de8a:	89 27       	eor	r24, r25
   1de8c:	88 23       	and	r24, r24
   1de8e:	21 f0       	breq	.+8      	; 0x1de98 <sched_pop+0x36>
		/* Locked by another one, sched_pop() later */
		g_sched_pop_again = true;
   1de90:	81 e0       	ldi	r24, 0x01	; 1
   1de92:	80 93 02 2b 	sts	0x2B02, r24	; 0x802b02 <g_sched_pop_again>
		return;
   1de96:	74 c1       	rjmp	.+744    	; 0x1e180 <sched_pop+0x31e>
	}

// -- single entry section for g_sched_data[] / g_sched_sort[]
// v

	uint8_t idx = g_sched_sort[0];
   1de98:	80 91 e3 2b 	lds	r24, 0x2BE3	; 0x802be3 <g_sched_sort>
   1de9c:	8d 83       	std	Y+5, r24	; 0x05
	if (!idx) {
   1de9e:	8d 81       	ldd	r24, Y+5	; 0x05
   1dea0:	88 23       	and	r24, r24
   1dea2:	09 f4       	brne	.+2      	; 0x1dea6 <sched_pop+0x44>
   1dea4:	47 c1       	rjmp	.+654    	; 0x1e134 <sched_pop+0x2d2>
		/* No jobs at the scheduler */
		goto sched_pop_out;
	}
	if (!(g_sched_data[idx - 1].occupied)) {
   1dea6:	8d 81       	ldd	r24, Y+5	; 0x05
   1dea8:	88 2f       	mov	r24, r24
   1deaa:	90 e0       	ldi	r25, 0x00	; 0
   1deac:	9c 01       	movw	r18, r24
   1deae:	21 50       	subi	r18, 0x01	; 1
   1deb0:	31 09       	sbc	r19, r1
   1deb2:	c9 01       	movw	r24, r18
   1deb4:	88 0f       	add	r24, r24
   1deb6:	99 1f       	adc	r25, r25
   1deb8:	88 0f       	add	r24, r24
   1deba:	99 1f       	adc	r25, r25
   1debc:	88 0f       	add	r24, r24
   1debe:	99 1f       	adc	r25, r25
   1dec0:	82 1b       	sub	r24, r18
   1dec2:	93 0b       	sbc	r25, r19
   1dec4:	87 5f       	subi	r24, 0xF7	; 247
   1dec6:	94 4d       	sbci	r25, 0xD4	; 212
   1dec8:	fc 01       	movw	r30, r24
   1deca:	80 81       	ld	r24, Z
   1decc:	81 70       	andi	r24, 0x01	; 1
   1dece:	88 23       	and	r24, r24
   1ded0:	09 f4       	brne	.+2      	; 0x1ded4 <sched_pop+0x72>
   1ded2:	32 c1       	rjmp	.+612    	; 0x1e138 <sched_pop+0x2d6>
		/* Sanity failed */
		goto sched_pop_out;
	}

	/* Process each entry until the current timestamp */
	alarmTime = g_sched_data[idx - 1].wakeTime;
   1ded4:	8d 81       	ldd	r24, Y+5	; 0x05
   1ded6:	88 2f       	mov	r24, r24
   1ded8:	90 e0       	ldi	r25, 0x00	; 0
   1deda:	9c 01       	movw	r18, r24
   1dedc:	21 50       	subi	r18, 0x01	; 1
   1dede:	31 09       	sbc	r19, r1
   1dee0:	c9 01       	movw	r24, r18
   1dee2:	88 0f       	add	r24, r24
   1dee4:	99 1f       	adc	r25, r25
   1dee6:	88 0f       	add	r24, r24
   1dee8:	99 1f       	adc	r25, r25
   1deea:	88 0f       	add	r24, r24
   1deec:	99 1f       	adc	r25, r25
   1deee:	82 1b       	sub	r24, r18
   1def0:	93 0b       	sbc	r25, r19
   1def2:	8d 5f       	subi	r24, 0xFD	; 253
   1def4:	94 4d       	sbci	r25, 0xD4	; 212
   1def6:	fc 01       	movw	r30, r24
   1def8:	80 81       	ld	r24, Z
   1defa:	91 81       	ldd	r25, Z+1	; 0x01
   1defc:	a2 81       	ldd	r26, Z+2	; 0x02
   1defe:	b3 81       	ldd	r27, Z+3	; 0x03
   1df00:	89 83       	std	Y+1, r24	; 0x01
   1df02:	9a 83       	std	Y+2, r25	; 0x02
   1df04:	ab 83       	std	Y+3, r26	; 0x03
   1df06:	bc 83       	std	Y+4, r27	; 0x04
	while (alarmTime <= rtc_get_time()) {
   1df08:	06 c1       	rjmp	.+524    	; 0x1e116 <sched_pop+0x2b4>
		/* Get callback */
		void* cbVal		= g_sched_data[idx - 1].callback;
   1df0a:	8d 81       	ldd	r24, Y+5	; 0x05
   1df0c:	88 2f       	mov	r24, r24
   1df0e:	90 e0       	ldi	r25, 0x00	; 0
   1df10:	9c 01       	movw	r18, r24
   1df12:	21 50       	subi	r18, 0x01	; 1
   1df14:	31 09       	sbc	r19, r1
   1df16:	c9 01       	movw	r24, r18
   1df18:	88 0f       	add	r24, r24
   1df1a:	99 1f       	adc	r25, r25
   1df1c:	88 0f       	add	r24, r24
   1df1e:	99 1f       	adc	r25, r25
   1df20:	88 0f       	add	r24, r24
   1df22:	99 1f       	adc	r25, r25
   1df24:	82 1b       	sub	r24, r18
   1df26:	93 0b       	sbc	r25, r19
   1df28:	89 5f       	subi	r24, 0xF9	; 249
   1df2a:	94 4d       	sbci	r25, 0xD4	; 212
   1df2c:	fc 01       	movw	r30, r24
   1df2e:	80 81       	ld	r24, Z
   1df30:	91 81       	ldd	r25, Z+1	; 0x01
   1df32:	88 87       	std	Y+8, r24	; 0x08
   1df34:	99 87       	std	Y+9, r25	; 0x09
		uint8_t cbType	= g_sched_data[idx - 1].cbType;
   1df36:	8d 81       	ldd	r24, Y+5	; 0x05
   1df38:	88 2f       	mov	r24, r24
   1df3a:	90 e0       	ldi	r25, 0x00	; 0
   1df3c:	9c 01       	movw	r18, r24
   1df3e:	21 50       	subi	r18, 0x01	; 1
   1df40:	31 09       	sbc	r19, r1
   1df42:	c9 01       	movw	r24, r18
   1df44:	88 0f       	add	r24, r24
   1df46:	99 1f       	adc	r25, r25
   1df48:	88 0f       	add	r24, r24
   1df4a:	99 1f       	adc	r25, r25
   1df4c:	88 0f       	add	r24, r24
   1df4e:	99 1f       	adc	r25, r25
   1df50:	82 1b       	sub	r24, r18
   1df52:	93 0b       	sbc	r25, r19
   1df54:	87 5f       	subi	r24, 0xF7	; 247
   1df56:	94 4d       	sbci	r25, 0xD4	; 212
   1df58:	fc 01       	movw	r30, r24
   1df5a:	80 81       	ld	r24, Z
   1df5c:	86 95       	lsr	r24
   1df5e:	86 95       	lsr	r24
   1df60:	86 95       	lsr	r24
   1df62:	83 70       	andi	r24, 0x03	; 3
   1df64:	8a 87       	std	Y+10, r24	; 0x0a
		bool isIntDis	= g_sched_data[idx - 1].isIntDis;
   1df66:	8d 81       	ldd	r24, Y+5	; 0x05
   1df68:	88 2f       	mov	r24, r24
   1df6a:	90 e0       	ldi	r25, 0x00	; 0
   1df6c:	9c 01       	movw	r18, r24
   1df6e:	21 50       	subi	r18, 0x01	; 1
   1df70:	31 09       	sbc	r19, r1
   1df72:	c9 01       	movw	r24, r18
   1df74:	88 0f       	add	r24, r24
   1df76:	99 1f       	adc	r25, r25
   1df78:	88 0f       	add	r24, r24
   1df7a:	99 1f       	adc	r25, r25
   1df7c:	88 0f       	add	r24, r24
   1df7e:	99 1f       	adc	r25, r25
   1df80:	82 1b       	sub	r24, r18
   1df82:	93 0b       	sbc	r25, r19
   1df84:	87 5f       	subi	r24, 0xF7	; 247
   1df86:	94 4d       	sbci	r25, 0xD4	; 212
   1df88:	fc 01       	movw	r30, r24
   1df8a:	80 81       	ld	r24, Z
   1df8c:	86 95       	lsr	r24
   1df8e:	81 70       	andi	r24, 0x01	; 1
   1df90:	88 2f       	mov	r24, r24
   1df92:	90 e0       	ldi	r25, 0x00	; 0
   1df94:	21 e0       	ldi	r18, 0x01	; 1
   1df96:	89 2b       	or	r24, r25
   1df98:	09 f4       	brne	.+2      	; 0x1df9c <sched_pop+0x13a>
   1df9a:	20 e0       	ldi	r18, 0x00	; 0
   1df9c:	2b 87       	std	Y+11, r18	; 0x0b
		bool isSync		= g_sched_data[idx - 1].isSync;
   1df9e:	8d 81       	ldd	r24, Y+5	; 0x05
   1dfa0:	88 2f       	mov	r24, r24
   1dfa2:	90 e0       	ldi	r25, 0x00	; 0
   1dfa4:	9c 01       	movw	r18, r24
   1dfa6:	21 50       	subi	r18, 0x01	; 1
   1dfa8:	31 09       	sbc	r19, r1
   1dfaa:	c9 01       	movw	r24, r18
   1dfac:	88 0f       	add	r24, r24
   1dfae:	99 1f       	adc	r25, r25
   1dfb0:	88 0f       	add	r24, r24
   1dfb2:	99 1f       	adc	r25, r25
   1dfb4:	88 0f       	add	r24, r24
   1dfb6:	99 1f       	adc	r25, r25
   1dfb8:	82 1b       	sub	r24, r18
   1dfba:	93 0b       	sbc	r25, r19
   1dfbc:	87 5f       	subi	r24, 0xF7	; 247
   1dfbe:	94 4d       	sbci	r25, 0xD4	; 212
   1dfc0:	fc 01       	movw	r30, r24
   1dfc2:	80 81       	ld	r24, Z
   1dfc4:	82 fb       	bst	r24, 2
   1dfc6:	88 27       	eor	r24, r24
   1dfc8:	80 f9       	bld	r24, 0
   1dfca:	88 2f       	mov	r24, r24
   1dfcc:	90 e0       	ldi	r25, 0x00	; 0
   1dfce:	21 e0       	ldi	r18, 0x01	; 1
   1dfd0:	89 2b       	or	r24, r25
   1dfd2:	09 f4       	brne	.+2      	; 0x1dfd6 <sched_pop+0x174>
   1dfd4:	20 e0       	ldi	r18, 0x00	; 0
   1dfd6:	2c 87       	std	Y+12, r18	; 0x0c

		/* Free entry */
		g_sched_data[idx - 1].occupied = false;
   1dfd8:	8d 81       	ldd	r24, Y+5	; 0x05
   1dfda:	88 2f       	mov	r24, r24
   1dfdc:	90 e0       	ldi	r25, 0x00	; 0
   1dfde:	9c 01       	movw	r18, r24
   1dfe0:	21 50       	subi	r18, 0x01	; 1
   1dfe2:	31 09       	sbc	r19, r1
   1dfe4:	c9 01       	movw	r24, r18
   1dfe6:	88 0f       	add	r24, r24
   1dfe8:	99 1f       	adc	r25, r25
   1dfea:	88 0f       	add	r24, r24
   1dfec:	99 1f       	adc	r25, r25
   1dfee:	88 0f       	add	r24, r24
   1dff0:	99 1f       	adc	r25, r25
   1dff2:	82 1b       	sub	r24, r18
   1dff4:	93 0b       	sbc	r25, r19
   1dff6:	87 5f       	subi	r24, 0xF7	; 247
   1dff8:	94 4d       	sbci	r25, 0xD4	; 212
   1dffa:	fc 01       	movw	r30, r24
   1dffc:	20 81       	ld	r18, Z
   1dffe:	2e 7f       	andi	r18, 0xFE	; 254
   1e000:	fc 01       	movw	r30, r24
   1e002:	20 83       	st	Z, r18

		/* Move all items down by one */
		for (int mvidx = 0; mvidx < (C_SCH_SLOT_CNT - 1); ++mvidx) {
   1e004:	1e 82       	std	Y+6, r1	; 0x06
   1e006:	1f 82       	std	Y+7, r1	; 0x07
   1e008:	12 c0       	rjmp	.+36     	; 0x1e02e <sched_pop+0x1cc>
			g_sched_sort[mvidx] = g_sched_sort[mvidx + 1];
   1e00a:	8e 81       	ldd	r24, Y+6	; 0x06
   1e00c:	9f 81       	ldd	r25, Y+7	; 0x07
   1e00e:	01 96       	adiw	r24, 0x01	; 1
   1e010:	8d 51       	subi	r24, 0x1D	; 29
   1e012:	94 4d       	sbci	r25, 0xD4	; 212
   1e014:	fc 01       	movw	r30, r24
   1e016:	20 81       	ld	r18, Z
   1e018:	8e 81       	ldd	r24, Y+6	; 0x06
   1e01a:	9f 81       	ldd	r25, Y+7	; 0x07
   1e01c:	8d 51       	subi	r24, 0x1D	; 29
   1e01e:	94 4d       	sbci	r25, 0xD4	; 212
   1e020:	fc 01       	movw	r30, r24
   1e022:	20 83       	st	Z, r18

		/* Free entry */
		g_sched_data[idx - 1].occupied = false;

		/* Move all items down by one */
		for (int mvidx = 0; mvidx < (C_SCH_SLOT_CNT - 1); ++mvidx) {
   1e024:	8e 81       	ldd	r24, Y+6	; 0x06
   1e026:	9f 81       	ldd	r25, Y+7	; 0x07
   1e028:	01 96       	adiw	r24, 0x01	; 1
   1e02a:	8e 83       	std	Y+6, r24	; 0x06
   1e02c:	9f 83       	std	Y+7, r25	; 0x07
   1e02e:	8e 81       	ldd	r24, Y+6	; 0x06
   1e030:	9f 81       	ldd	r25, Y+7	; 0x07
   1e032:	4f 97       	sbiw	r24, 0x1f	; 31
   1e034:	54 f3       	brlt	.-44     	; 0x1e00a <sched_pop+0x1a8>
			g_sched_sort[mvidx] = g_sched_sort[mvidx + 1];
		}
		g_sched_sort[C_SCH_SLOT_CNT - 1] = 0;	// clear top-most index
   1e036:	10 92 02 2c 	sts	0x2C02, r1	; 0x802c02 <g_sched_sort+0x1f>

		/* Call the CB function */
		if (cbVal) {
   1e03a:	88 85       	ldd	r24, Y+8	; 0x08
   1e03c:	99 85       	ldd	r25, Y+9	; 0x09
   1e03e:	89 2b       	or	r24, r25
   1e040:	99 f1       	breq	.+102    	; 0x1e0a8 <sched_pop+0x246>
			irqflags_t flags = cpu_irq_save();
   1e042:	0e 94 eb c7 	call	0x18fd6	; 0x18fd6 <cpu_irq_save>
   1e046:	8d 87       	std	Y+13, r24	; 0x0d
			if (isIntDis) {
   1e048:	8b 85       	ldd	r24, Y+11	; 0x0b
   1e04a:	88 23       	and	r24, r24
   1e04c:	11 f0       	breq	.+4      	; 0x1e052 <sched_pop+0x1f0>
				cpu_irq_disable();
   1e04e:	f8 94       	cli
   1e050:	01 c0       	rjmp	.+2      	; 0x1e054 <sched_pop+0x1f2>
			} else {
				cpu_irq_enable();
   1e052:	78 94       	sei
			}
			switch (cbType) {
   1e054:	8a 85       	ldd	r24, Y+10	; 0x0a
   1e056:	88 2f       	mov	r24, r24
   1e058:	90 e0       	ldi	r25, 0x00	; 0
   1e05a:	00 97       	sbiw	r24, 0x00	; 0
   1e05c:	19 f0       	breq	.+6      	; 0x1e064 <sched_pop+0x202>
   1e05e:	01 97       	sbiw	r24, 0x01	; 1
   1e060:	81 f0       	breq	.+32     	; 0x1e082 <sched_pop+0x220>
   1e062:	1f c0       	rjmp	.+62     	; 0x1e0a2 <sched_pop+0x240>
				case SCHED_ENTRY_CB_TYPE__LISTTIME:
				{
					sched_callback_type0 cb = cbVal;
   1e064:	88 85       	ldd	r24, Y+8	; 0x08
   1e066:	99 85       	ldd	r25, Y+9	; 0x09
   1e068:	8e 87       	std	Y+14, r24	; 0x0e
   1e06a:	9f 87       	std	Y+15, r25	; 0x0f
					cb(alarmTime);
   1e06c:	89 81       	ldd	r24, Y+1	; 0x01
   1e06e:	9a 81       	ldd	r25, Y+2	; 0x02
   1e070:	ab 81       	ldd	r26, Y+3	; 0x03
   1e072:	bc 81       	ldd	r27, Y+4	; 0x04
   1e074:	2e 85       	ldd	r18, Y+14	; 0x0e
   1e076:	3f 85       	ldd	r19, Y+15	; 0x0f
   1e078:	bc 01       	movw	r22, r24
   1e07a:	cd 01       	movw	r24, r26
   1e07c:	f9 01       	movw	r30, r18
   1e07e:	19 95       	eicall
				}
				break;
   1e080:	10 c0       	rjmp	.+32     	; 0x1e0a2 <sched_pop+0x240>

				case SCHED_ENTRY_CB_TYPE__LISTTIME_ISSYNC:
				{
					sched_callback_type1 cb = cbVal;
   1e082:	88 85       	ldd	r24, Y+8	; 0x08
   1e084:	99 85       	ldd	r25, Y+9	; 0x09
   1e086:	88 8b       	std	Y+16, r24	; 0x10
   1e088:	99 8b       	std	Y+17, r25	; 0x11
					cb(alarmTime, isSync);
   1e08a:	89 81       	ldd	r24, Y+1	; 0x01
   1e08c:	9a 81       	ldd	r25, Y+2	; 0x02
   1e08e:	ab 81       	ldd	r26, Y+3	; 0x03
   1e090:	bc 81       	ldd	r27, Y+4	; 0x04
   1e092:	28 89       	ldd	r18, Y+16	; 0x10
   1e094:	39 89       	ldd	r19, Y+17	; 0x11
   1e096:	4c 85       	ldd	r20, Y+12	; 0x0c
   1e098:	bc 01       	movw	r22, r24
   1e09a:	cd 01       	movw	r24, r26
   1e09c:	f9 01       	movw	r30, r18
   1e09e:	19 95       	eicall
				}
				break;
   1e0a0:	00 00       	nop
			}
			cpu_irq_restore(flags);
   1e0a2:	8d 85       	ldd	r24, Y+13	; 0x0d
   1e0a4:	0e 94 fb c7 	call	0x18ff6	; 0x18ff6 <cpu_irq_restore>
		}

		/* Get the next alarm time */
		{
			idx = g_sched_sort[0];
   1e0a8:	80 91 e3 2b 	lds	r24, 0x2BE3	; 0x802be3 <g_sched_sort>
   1e0ac:	8d 83       	std	Y+5, r24	; 0x05
			if (!idx) {
   1e0ae:	8d 81       	ldd	r24, Y+5	; 0x05
   1e0b0:	88 23       	and	r24, r24
   1e0b2:	09 f4       	brne	.+2      	; 0x1e0b6 <sched_pop+0x254>
   1e0b4:	43 c0       	rjmp	.+134    	; 0x1e13c <sched_pop+0x2da>
				/* No jobs at the scheduler */
				goto sched_pop_out;
			}
			if (!(g_sched_data[idx - 1].occupied)) {
   1e0b6:	8d 81       	ldd	r24, Y+5	; 0x05
   1e0b8:	88 2f       	mov	r24, r24
   1e0ba:	90 e0       	ldi	r25, 0x00	; 0
   1e0bc:	9c 01       	movw	r18, r24
   1e0be:	21 50       	subi	r18, 0x01	; 1
   1e0c0:	31 09       	sbc	r19, r1
   1e0c2:	c9 01       	movw	r24, r18
   1e0c4:	88 0f       	add	r24, r24
   1e0c6:	99 1f       	adc	r25, r25
   1e0c8:	88 0f       	add	r24, r24
   1e0ca:	99 1f       	adc	r25, r25
   1e0cc:	88 0f       	add	r24, r24
   1e0ce:	99 1f       	adc	r25, r25
   1e0d0:	82 1b       	sub	r24, r18
   1e0d2:	93 0b       	sbc	r25, r19
   1e0d4:	87 5f       	subi	r24, 0xF7	; 247
   1e0d6:	94 4d       	sbci	r25, 0xD4	; 212
   1e0d8:	fc 01       	movw	r30, r24
   1e0da:	80 81       	ld	r24, Z
   1e0dc:	81 70       	andi	r24, 0x01	; 1
   1e0de:	88 23       	and	r24, r24
   1e0e0:	79 f1       	breq	.+94     	; 0x1e140 <sched_pop+0x2de>
				/* Sanity failed */
				goto sched_pop_out;
			}
			alarmTime = g_sched_data[idx - 1].wakeTime;
   1e0e2:	8d 81       	ldd	r24, Y+5	; 0x05
   1e0e4:	88 2f       	mov	r24, r24
   1e0e6:	90 e0       	ldi	r25, 0x00	; 0
   1e0e8:	9c 01       	movw	r18, r24
   1e0ea:	21 50       	subi	r18, 0x01	; 1
   1e0ec:	31 09       	sbc	r19, r1
   1e0ee:	c9 01       	movw	r24, r18
   1e0f0:	88 0f       	add	r24, r24
   1e0f2:	99 1f       	adc	r25, r25
   1e0f4:	88 0f       	add	r24, r24
   1e0f6:	99 1f       	adc	r25, r25
   1e0f8:	88 0f       	add	r24, r24
   1e0fa:	99 1f       	adc	r25, r25
   1e0fc:	82 1b       	sub	r24, r18
   1e0fe:	93 0b       	sbc	r25, r19
   1e100:	8d 5f       	subi	r24, 0xFD	; 253
   1e102:	94 4d       	sbci	r25, 0xD4	; 212
   1e104:	fc 01       	movw	r30, r24
   1e106:	80 81       	ld	r24, Z
   1e108:	91 81       	ldd	r25, Z+1	; 0x01
   1e10a:	a2 81       	ldd	r26, Z+2	; 0x02
   1e10c:	b3 81       	ldd	r27, Z+3	; 0x03
   1e10e:	89 83       	std	Y+1, r24	; 0x01
   1e110:	9a 83       	std	Y+2, r25	; 0x02
   1e112:	ab 83       	std	Y+3, r26	; 0x03
   1e114:	bc 83       	std	Y+4, r27	; 0x04
		goto sched_pop_out;
	}

	/* Process each entry until the current timestamp */
	alarmTime = g_sched_data[idx - 1].wakeTime;
	while (alarmTime <= rtc_get_time()) {
   1e116:	0e 94 2b 4e 	call	0x9c56	; 0x9c56 <rtc_get_time>
   1e11a:	9b 01       	movw	r18, r22
   1e11c:	ac 01       	movw	r20, r24
   1e11e:	89 81       	ldd	r24, Y+1	; 0x01
   1e120:	9a 81       	ldd	r25, Y+2	; 0x02
   1e122:	ab 81       	ldd	r26, Y+3	; 0x03
   1e124:	bc 81       	ldd	r27, Y+4	; 0x04
   1e126:	28 17       	cp	r18, r24
   1e128:	39 07       	cpc	r19, r25
   1e12a:	4a 07       	cpc	r20, r26
   1e12c:	5b 07       	cpc	r21, r27
   1e12e:	08 f0       	brcs	.+2      	; 0x1e132 <sched_pop+0x2d0>
   1e130:	ec ce       	rjmp	.-552    	; 0x1df0a <sched_pop+0xa8>
   1e132:	07 c0       	rjmp	.+14     	; 0x1e142 <sched_pop+0x2e0>
// v

	uint8_t idx = g_sched_sort[0];
	if (!idx) {
		/* No jobs at the scheduler */
		goto sched_pop_out;
   1e134:	00 00       	nop
   1e136:	05 c0       	rjmp	.+10     	; 0x1e142 <sched_pop+0x2e0>
	}
	if (!(g_sched_data[idx - 1].occupied)) {
		/* Sanity failed */
		goto sched_pop_out;
   1e138:	00 00       	nop
   1e13a:	03 c0       	rjmp	.+6      	; 0x1e142 <sched_pop+0x2e0>
		/* Get the next alarm time */
		{
			idx = g_sched_sort[0];
			if (!idx) {
				/* No jobs at the scheduler */
				goto sched_pop_out;
   1e13c:	00 00       	nop
   1e13e:	01 c0       	rjmp	.+2      	; 0x1e142 <sched_pop+0x2e0>
			}
			if (!(g_sched_data[idx - 1].occupied)) {
				/* Sanity failed */
				goto sched_pop_out;
   1e140:	00 00       	nop
sched_pop_out:

// ^
// -- single entry section for g_sched_data[] / g_sched_sort[]

	sched_freeLock(&g_sched_lock);
   1e142:	8e ef       	ldi	r24, 0xFE	; 254
   1e144:	9a e2       	ldi	r25, 0x2A	; 42
   1e146:	6b db       	rcall	.-2346   	; 0x1d81e <sched_freeLock>

	/* Set next time to wake up */
	if (alarmTime) {
   1e148:	89 81       	ldd	r24, Y+1	; 0x01
   1e14a:	9a 81       	ldd	r25, Y+2	; 0x02
   1e14c:	ab 81       	ldd	r26, Y+3	; 0x03
   1e14e:	bc 81       	ldd	r27, Y+4	; 0x04
   1e150:	89 2b       	or	r24, r25
   1e152:	8a 2b       	or	r24, r26
   1e154:	8b 2b       	or	r24, r27
   1e156:	39 f0       	breq	.+14     	; 0x1e166 <sched_pop+0x304>
		sched_set_alarm(alarmTime);
   1e158:	89 81       	ldd	r24, Y+1	; 0x01
   1e15a:	9a 81       	ldd	r25, Y+2	; 0x02
   1e15c:	ab 81       	ldd	r26, Y+3	; 0x03
   1e15e:	bc 81       	ldd	r27, Y+4	; 0x04
   1e160:	bc 01       	movw	r22, r24
   1e162:	cd 01       	movw	r24, r26
   1e164:	74 db       	rcall	.-2328   	; 0x1d84e <sched_set_alarm>
	}

	/* Restart due to another guest rang the door bell */
	if (g_sched_pop_again) {
   1e166:	80 91 02 2b 	lds	r24, 0x2B02	; 0x802b02 <g_sched_pop_again>
   1e16a:	88 23       	and	r24, r24
   1e16c:	49 f0       	breq	.+18     	; 0x1e180 <sched_pop+0x31e>
		g_sched_pop_again = false;
   1e16e:	10 92 02 2b 	sts	0x2B02, r1	; 0x802b02 <g_sched_pop_again>
		sched_pop(wakeNow);
   1e172:	8a 89       	ldd	r24, Y+18	; 0x12
   1e174:	9b 89       	ldd	r25, Y+19	; 0x13
   1e176:	ac 89       	ldd	r26, Y+20	; 0x14
   1e178:	bd 89       	ldd	r27, Y+21	; 0x15
   1e17a:	bc 01       	movw	r22, r24
   1e17c:	cd 01       	movw	r24, r26
   1e17e:	71 de       	rcall	.-798    	; 0x1de62 <sched_pop>
	}
}
   1e180:	65 96       	adiw	r28, 0x15	; 21
   1e182:	cd bf       	out	0x3d, r28	; 61
   1e184:	de bf       	out	0x3e, r29	; 62
   1e186:	df 91       	pop	r29
   1e188:	cf 91       	pop	r28
   1e18a:	08 95       	ret

0001e18c <yield_ms>:

void yield_ms(uint16_t ms)
{
   1e18c:	cf 92       	push	r12
   1e18e:	ef 92       	push	r14
   1e190:	0f 93       	push	r16
   1e192:	cf 93       	push	r28
   1e194:	df 93       	push	r29
   1e196:	00 d0       	rcall	.+0      	; 0x1e198 <yield_ms+0xc>
   1e198:	cd b7       	in	r28, 0x3d	; 61
   1e19a:	de b7       	in	r29, 0x3e	; 62
   1e19c:	8a 83       	std	Y+2, r24	; 0x02
   1e19e:	9b 83       	std	Y+3, r25	; 0x03
	irqflags_t flags = cpu_irq_save();
   1e1a0:	0e 94 eb c7 	call	0x18fd6	; 0x18fd6 <cpu_irq_save>
   1e1a4:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_enable();
   1e1a6:	78 94       	sei

	/* A yield job is on the scheduler */
	g_sched_yield = true;
   1e1a8:	81 e0       	ldi	r24, 0x01	; 1
   1e1aa:	80 93 01 2b 	sts	0x2B01, r24	; 0x802b01 <g_sched_yield>

	/* Push ourself to the scheduler */
	sched_push(yield_ms_cb, SCHED_ENTRY_CB_TYPE__LISTTIME, ms, true, false, false);
   1e1ae:	8a 81       	ldd	r24, Y+2	; 0x02
   1e1b0:	9b 81       	ldd	r25, Y+3	; 0x03
   1e1b2:	cc 01       	movw	r24, r24
   1e1b4:	a0 e0       	ldi	r26, 0x00	; 0
   1e1b6:	b0 e0       	ldi	r27, 0x00	; 0
   1e1b8:	c1 2c       	mov	r12, r1
   1e1ba:	e1 2c       	mov	r14, r1
   1e1bc:	01 e0       	ldi	r16, 0x01	; 1
   1e1be:	9c 01       	movw	r18, r24
   1e1c0:	ad 01       	movw	r20, r26
   1e1c2:	60 e0       	ldi	r22, 0x00	; 0
   1e1c4:	87 ef       	ldi	r24, 0xF7	; 247
   1e1c6:	90 ef       	ldi	r25, 0xF0	; 240

	/* Continued sleep until our callback is done */
	do {
		/* Enter sleep mode */
		sched_doSleep();
   1e1c8:	86 db       	rcall	.-2292   	; 0x1d8d6 <sched_push>
   1e1ca:	7b db       	rcall	.-2314   	; 0x1d8c2 <sched_doSleep>

		/* Woke up for any reason - check if we were called */
	} while (g_sched_yield);
   1e1cc:	80 91 01 2b 	lds	r24, 0x2B01	; 0x802b01 <g_sched_yield>
   1e1d0:	88 23       	and	r24, r24
   1e1d2:	d9 f7       	brne	.-10     	; 0x1e1ca <yield_ms+0x3e>

	cpu_irq_restore(flags);
   1e1d4:	89 81       	ldd	r24, Y+1	; 0x01
   1e1d6:	0e 94 fb c7 	call	0x18ff6	; 0x18ff6 <cpu_irq_restore>
}
   1e1da:	00 00       	nop
   1e1dc:	23 96       	adiw	r28, 0x03	; 3
   1e1de:	cd bf       	out	0x3d, r28	; 61
   1e1e0:	de bf       	out	0x3e, r29	; 62
   1e1e2:	df 91       	pop	r29
   1e1e4:	cf 91       	pop	r28
   1e1e6:	0f 91       	pop	r16
   1e1e8:	ef 90       	pop	r14
   1e1ea:	cf 90       	pop	r12
   1e1ec:	08 95       	ret

0001e1ee <yield_ms_cb>:

void yield_ms_cb(uint32_t listTime)
{
   1e1ee:	cf 93       	push	r28
   1e1f0:	df 93       	push	r29
   1e1f2:	00 d0       	rcall	.+0      	; 0x1e1f4 <yield_ms_cb+0x6>
   1e1f4:	1f 92       	push	r1
   1e1f6:	cd b7       	in	r28, 0x3d	; 61
   1e1f8:	de b7       	in	r29, 0x3e	; 62
   1e1fa:	69 83       	std	Y+1, r22	; 0x01
   1e1fc:	7a 83       	std	Y+2, r23	; 0x02
   1e1fe:	8b 83       	std	Y+3, r24	; 0x03
   1e200:	9c 83       	std	Y+4, r25	; 0x04
	g_sched_yield = false;
   1e202:	10 92 01 2b 	sts	0x2B01, r1	; 0x802b01 <g_sched_yield>
}
   1e206:	00 00       	nop
   1e208:	24 96       	adiw	r28, 0x04	; 4
   1e20a:	cd bf       	out	0x3d, r28	; 61
   1e20c:	de bf       	out	0x3e, r29	; 62
   1e20e:	df 91       	pop	r29
   1e210:	cf 91       	pop	r28
   1e212:	08 95       	ret

0001e214 <interrupt_init>:


/* INIT section */

static void interrupt_init(void)
{
   1e214:	cf 93       	push	r28
   1e216:	df 93       	push	r29
   1e218:	cd b7       	in	r28, 0x3d	; 61
   1e21a:	de b7       	in	r29, 0x3e	; 62
	PORTR_DIRCLR	= (1 << 0);													// Pin R0 direction is cleared = INPUT
   1e21c:	82 ee       	ldi	r24, 0xE2	; 226
   1e21e:	97 e0       	ldi	r25, 0x07	; 7
   1e220:	21 e0       	ldi	r18, 0x01	; 1
   1e222:	fc 01       	movw	r30, r24
   1e224:	20 83       	st	Z, r18
	PORTR_PIN0CTRL	= PORT_ISC_RISING_gc;										// GNSS 1PPS has a rising edge signal
   1e226:	80 ef       	ldi	r24, 0xF0	; 240
   1e228:	97 e0       	ldi	r25, 0x07	; 7
   1e22a:	21 e0       	ldi	r18, 0x01	; 1
   1e22c:	fc 01       	movw	r30, r24
   1e22e:	20 83       	st	Z, r18

	PORTR_INT0MASK	= (1 << 0);													// Port R0	--> INT0
   1e230:	8a ee       	ldi	r24, 0xEA	; 234
   1e232:	97 e0       	ldi	r25, 0x07	; 7
   1e234:	21 e0       	ldi	r18, 0x01	; 1
   1e236:	fc 01       	movw	r30, r24
   1e238:	20 83       	st	Z, r18
	PORTR_INT1MASK	= 0;														// (none)	--> INT1
   1e23a:	8b ee       	ldi	r24, 0xEB	; 235
   1e23c:	97 e0       	ldi	r25, 0x07	; 7
   1e23e:	fc 01       	movw	r30, r24
   1e240:	10 82       	st	Z, r1

	PORTR_INTCTRL	= PORT_INT1LVL_OFF_gc | PORT_INT0LVL_HI_gc;					// Enable interrupt for port R0 with high level
   1e242:	89 ee       	ldi	r24, 0xE9	; 233
   1e244:	97 e0       	ldi	r25, 0x07	; 7
   1e246:	23 e0       	ldi	r18, 0x03	; 3
   1e248:	fc 01       	movw	r30, r24
   1e24a:	20 83       	st	Z, r18
}
   1e24c:	00 00       	nop
   1e24e:	df 91       	pop	r29
   1e250:	cf 91       	pop	r28
   1e252:	08 95       	ret

0001e254 <__vector_4>:

ISR(PORTR_INT0_vect)
{
   1e254:	1f 92       	push	r1
   1e256:	0f 92       	push	r0
   1e258:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   1e25c:	0f 92       	push	r0
   1e25e:	11 24       	eor	r1, r1
   1e260:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   1e264:	0f 92       	push	r0
   1e266:	2f 92       	push	r2
   1e268:	3f 92       	push	r3
   1e26a:	4f 92       	push	r4
   1e26c:	5f 92       	push	r5
   1e26e:	6f 92       	push	r6
   1e270:	7f 92       	push	r7
   1e272:	8f 92       	push	r8
   1e274:	9f 92       	push	r9
   1e276:	af 92       	push	r10
   1e278:	bf 92       	push	r11
   1e27a:	cf 92       	push	r12
   1e27c:	df 92       	push	r13
   1e27e:	ef 92       	push	r14
   1e280:	ff 92       	push	r15
   1e282:	0f 93       	push	r16
   1e284:	1f 93       	push	r17
   1e286:	2f 93       	push	r18
   1e288:	3f 93       	push	r19
   1e28a:	4f 93       	push	r20
   1e28c:	5f 93       	push	r21
   1e28e:	6f 93       	push	r22
   1e290:	7f 93       	push	r23
   1e292:	8f 93       	push	r24
   1e294:	9f 93       	push	r25
   1e296:	af 93       	push	r26
   1e298:	bf 93       	push	r27
   1e29a:	ef 93       	push	r30
   1e29c:	ff 93       	push	r31
   1e29e:	cf 93       	push	r28
   1e2a0:	df 93       	push	r29
   1e2a2:	cd b7       	in	r28, 0x3d	; 61
   1e2a4:	de b7       	in	r29, 0x3e	; 62
   1e2a6:	28 97       	sbiw	r28, 0x08	; 8
   1e2a8:	cd bf       	out	0x3d, r28	; 61
   1e2aa:	de bf       	out	0x3e, r29	; 62
	if (g_1pps_phased_cntr != C_TCC1_CLOCKSETTING_AFTER_SECS) {
   1e2ac:	80 91 7f 26 	lds	r24, 0x267F	; 0x80267f <g_1pps_phased_cntr>
   1e2b0:	8e 31       	cpi	r24, 0x1E	; 30
   1e2b2:	61 f1       	breq	.+88     	; 0x1e30c <__vector_4+0xb8>
		/* Take the time */
		g_1pps_last_lo	= tc_read_count(&TCC1);
   1e2b4:	80 e4       	ldi	r24, 0x40	; 64
   1e2b6:	98 e0       	ldi	r25, 0x08	; 8
   1e2b8:	0e 94 94 d0 	call	0x1a128	; 0x1a128 <tc_read_count>
   1e2bc:	80 93 60 26 	sts	0x2660, r24	; 0x802660 <g_1pps_last_lo>
   1e2c0:	90 93 61 26 	sts	0x2661, r25	; 0x802661 <g_1pps_last_lo+0x1>
		g_1pps_last_hi	= g_milliseconds_cnt64;
   1e2c4:	20 91 54 26 	lds	r18, 0x2654	; 0x802654 <g_milliseconds_cnt64>
   1e2c8:	30 91 55 26 	lds	r19, 0x2655	; 0x802655 <g_milliseconds_cnt64+0x1>
   1e2cc:	40 91 56 26 	lds	r20, 0x2656	; 0x802656 <g_milliseconds_cnt64+0x2>
   1e2d0:	50 91 57 26 	lds	r21, 0x2657	; 0x802657 <g_milliseconds_cnt64+0x3>
   1e2d4:	60 91 58 26 	lds	r22, 0x2658	; 0x802658 <g_milliseconds_cnt64+0x4>
   1e2d8:	70 91 59 26 	lds	r23, 0x2659	; 0x802659 <g_milliseconds_cnt64+0x5>
   1e2dc:	80 91 5a 26 	lds	r24, 0x265A	; 0x80265a <g_milliseconds_cnt64+0x6>
   1e2e0:	90 91 5b 26 	lds	r25, 0x265B	; 0x80265b <g_milliseconds_cnt64+0x7>
   1e2e4:	20 93 62 26 	sts	0x2662, r18	; 0x802662 <g_1pps_last_hi>
   1e2e8:	30 93 63 26 	sts	0x2663, r19	; 0x802663 <g_1pps_last_hi+0x1>
   1e2ec:	40 93 64 26 	sts	0x2664, r20	; 0x802664 <g_1pps_last_hi+0x2>
   1e2f0:	50 93 65 26 	sts	0x2665, r21	; 0x802665 <g_1pps_last_hi+0x3>
   1e2f4:	60 93 66 26 	sts	0x2666, r22	; 0x802666 <g_1pps_last_hi+0x4>
   1e2f8:	70 93 67 26 	sts	0x2667, r23	; 0x802667 <g_1pps_last_hi+0x5>
   1e2fc:	80 93 68 26 	sts	0x2668, r24	; 0x802668 <g_1pps_last_hi+0x6>
   1e300:	90 93 69 26 	sts	0x2669, r25	; 0x802669 <g_1pps_last_hi+0x7>
		g_1pps_last_new	= true;
   1e304:	81 e0       	ldi	r24, 0x01	; 1
   1e306:	80 93 6d 26 	sts	0x266D, r24	; 0x80266d <g_1pps_last_new>
   1e30a:	ea c0       	rjmp	.+468    	; 0x1e4e0 <__vector_4+0x28c>

	} else {
		/* Phased-in time correction */
		tc_write_count(&TCC1, C_TCC1_CLOCKSETTING_OFFSET + C_TCC1_MEAN_OFFSET);	// Time difference between 1PPS interrupt to this position in code
   1e30c:	63 ef       	ldi	r22, 0xF3	; 243
   1e30e:	73 e0       	ldi	r23, 0x03	; 3
   1e310:	80 e4       	ldi	r24, 0x40	; 64
   1e312:	98 e0       	ldi	r25, 0x08	; 8
   1e314:	0e 94 7c d0 	call	0x1a0f8	; 0x1a0f8 <tc_write_count>
		tc_update(&TCC1);
   1e318:	80 e4       	ldi	r24, 0x40	; 64
   1e31a:	98 e0       	ldi	r25, 0x08	; 8
   1e31c:	0e 94 d6 d0 	call	0x1a1ac	; 0x1a1ac <tc_update>
		g_1pps_last_lo = C_TCC1_CLOCKSETTING_OFFSET + C_TCC1_MEAN_OFFSET;
   1e320:	83 ef       	ldi	r24, 0xF3	; 243
   1e322:	93 e0       	ldi	r25, 0x03	; 3
   1e324:	80 93 60 26 	sts	0x2660, r24	; 0x802660 <g_1pps_last_lo>
   1e328:	90 93 61 26 	sts	0x2661, r25	; 0x802661 <g_1pps_last_lo+0x1>

		/* Rounding up to next full second */
		g_1pps_last_hi			+= 1000U;
   1e32c:	a0 90 62 26 	lds	r10, 0x2662	; 0x802662 <g_1pps_last_hi>
   1e330:	b0 90 63 26 	lds	r11, 0x2663	; 0x802663 <g_1pps_last_hi+0x1>
   1e334:	c0 90 64 26 	lds	r12, 0x2664	; 0x802664 <g_1pps_last_hi+0x2>
   1e338:	d0 90 65 26 	lds	r13, 0x2665	; 0x802665 <g_1pps_last_hi+0x3>
   1e33c:	e0 90 66 26 	lds	r14, 0x2666	; 0x802666 <g_1pps_last_hi+0x4>
   1e340:	f0 90 67 26 	lds	r15, 0x2667	; 0x802667 <g_1pps_last_hi+0x5>
   1e344:	00 91 68 26 	lds	r16, 0x2668	; 0x802668 <g_1pps_last_hi+0x6>
   1e348:	10 91 69 26 	lds	r17, 0x2669	; 0x802669 <g_1pps_last_hi+0x7>
   1e34c:	2a 2d       	mov	r18, r10
   1e34e:	3b 2d       	mov	r19, r11
   1e350:	4c 2d       	mov	r20, r12
   1e352:	5d 2d       	mov	r21, r13
   1e354:	6e 2d       	mov	r22, r14
   1e356:	7f 2d       	mov	r23, r15
   1e358:	80 2f       	mov	r24, r16
   1e35a:	91 2f       	mov	r25, r17
   1e35c:	28 51       	subi	r18, 0x18	; 24
   1e35e:	3c 4f       	sbci	r19, 0xFC	; 252
   1e360:	4f 4f       	sbci	r20, 0xFF	; 255
   1e362:	5f 4f       	sbci	r21, 0xFF	; 255
   1e364:	6f 4f       	sbci	r22, 0xFF	; 255
   1e366:	7f 4f       	sbci	r23, 0xFF	; 255
   1e368:	8f 4f       	sbci	r24, 0xFF	; 255
   1e36a:	9f 4f       	sbci	r25, 0xFF	; 255
   1e36c:	a2 2e       	mov	r10, r18
   1e36e:	b3 2e       	mov	r11, r19
   1e370:	c4 2e       	mov	r12, r20
   1e372:	d5 2e       	mov	r13, r21
   1e374:	e6 2e       	mov	r14, r22
   1e376:	f7 2e       	mov	r15, r23
   1e378:	08 2f       	mov	r16, r24
   1e37a:	19 2f       	mov	r17, r25
   1e37c:	a0 92 62 26 	sts	0x2662, r10	; 0x802662 <g_1pps_last_hi>
   1e380:	b0 92 63 26 	sts	0x2663, r11	; 0x802663 <g_1pps_last_hi+0x1>
   1e384:	c0 92 64 26 	sts	0x2664, r12	; 0x802664 <g_1pps_last_hi+0x2>
   1e388:	d0 92 65 26 	sts	0x2665, r13	; 0x802665 <g_1pps_last_hi+0x3>
   1e38c:	e0 92 66 26 	sts	0x2666, r14	; 0x802666 <g_1pps_last_hi+0x4>
   1e390:	f0 92 67 26 	sts	0x2667, r15	; 0x802667 <g_1pps_last_hi+0x5>
   1e394:	00 93 68 26 	sts	0x2668, r16	; 0x802668 <g_1pps_last_hi+0x6>
   1e398:	10 93 69 26 	sts	0x2669, r17	; 0x802669 <g_1pps_last_hi+0x7>
		g_1pps_last_hi			-= g_1pps_last_hi % 1000U;
   1e39c:	80 91 62 26 	lds	r24, 0x2662	; 0x802662 <g_1pps_last_hi>
   1e3a0:	89 83       	std	Y+1, r24	; 0x01
   1e3a2:	80 91 63 26 	lds	r24, 0x2663	; 0x802663 <g_1pps_last_hi+0x1>
   1e3a6:	8a 83       	std	Y+2, r24	; 0x02
   1e3a8:	80 91 64 26 	lds	r24, 0x2664	; 0x802664 <g_1pps_last_hi+0x2>
   1e3ac:	8b 83       	std	Y+3, r24	; 0x03
   1e3ae:	80 91 65 26 	lds	r24, 0x2665	; 0x802665 <g_1pps_last_hi+0x3>
   1e3b2:	8c 83       	std	Y+4, r24	; 0x04
   1e3b4:	80 91 66 26 	lds	r24, 0x2666	; 0x802666 <g_1pps_last_hi+0x4>
   1e3b8:	8d 83       	std	Y+5, r24	; 0x05
   1e3ba:	80 91 67 26 	lds	r24, 0x2667	; 0x802667 <g_1pps_last_hi+0x5>
   1e3be:	8e 83       	std	Y+6, r24	; 0x06
   1e3c0:	80 91 68 26 	lds	r24, 0x2668	; 0x802668 <g_1pps_last_hi+0x6>
   1e3c4:	8f 83       	std	Y+7, r24	; 0x07
   1e3c6:	80 91 69 26 	lds	r24, 0x2669	; 0x802669 <g_1pps_last_hi+0x7>
   1e3ca:	88 87       	std	Y+8, r24	; 0x08
   1e3cc:	20 90 62 26 	lds	r2, 0x2662	; 0x802662 <g_1pps_last_hi>
   1e3d0:	30 90 63 26 	lds	r3, 0x2663	; 0x802663 <g_1pps_last_hi+0x1>
   1e3d4:	40 90 64 26 	lds	r4, 0x2664	; 0x802664 <g_1pps_last_hi+0x2>
   1e3d8:	50 90 65 26 	lds	r5, 0x2665	; 0x802665 <g_1pps_last_hi+0x3>
   1e3dc:	60 90 66 26 	lds	r6, 0x2666	; 0x802666 <g_1pps_last_hi+0x4>
   1e3e0:	70 90 67 26 	lds	r7, 0x2667	; 0x802667 <g_1pps_last_hi+0x5>
   1e3e4:	80 90 68 26 	lds	r8, 0x2668	; 0x802668 <g_1pps_last_hi+0x6>
   1e3e8:	90 90 69 26 	lds	r9, 0x2669	; 0x802669 <g_1pps_last_hi+0x7>
   1e3ec:	0f 2e       	mov	r0, r31
   1e3ee:	f8 ee       	ldi	r31, 0xE8	; 232
   1e3f0:	af 2e       	mov	r10, r31
   1e3f2:	f0 2d       	mov	r31, r0
   1e3f4:	0f 2e       	mov	r0, r31
   1e3f6:	f3 e0       	ldi	r31, 0x03	; 3
   1e3f8:	bf 2e       	mov	r11, r31
   1e3fa:	f0 2d       	mov	r31, r0
   1e3fc:	c1 2c       	mov	r12, r1
   1e3fe:	d1 2c       	mov	r13, r1
   1e400:	e1 2c       	mov	r14, r1
   1e402:	f1 2c       	mov	r15, r1
   1e404:	00 e0       	ldi	r16, 0x00	; 0
   1e406:	10 e0       	ldi	r17, 0x00	; 0
   1e408:	22 2d       	mov	r18, r2
   1e40a:	33 2d       	mov	r19, r3
   1e40c:	44 2d       	mov	r20, r4
   1e40e:	55 2d       	mov	r21, r5
   1e410:	66 2d       	mov	r22, r6
   1e412:	77 2d       	mov	r23, r7
   1e414:	88 2d       	mov	r24, r8
   1e416:	99 2d       	mov	r25, r9
   1e418:	0f 94 e1 2d 	call	0x25bc2	; 0x25bc2 <__umoddi3>
   1e41c:	a2 2e       	mov	r10, r18
   1e41e:	b3 2e       	mov	r11, r19
   1e420:	c4 2e       	mov	r12, r20
   1e422:	d5 2e       	mov	r13, r21
   1e424:	e6 2e       	mov	r14, r22
   1e426:	f7 2e       	mov	r15, r23
   1e428:	08 2f       	mov	r16, r24
   1e42a:	19 2f       	mov	r17, r25
   1e42c:	2a 2c       	mov	r2, r10
   1e42e:	3b 2c       	mov	r3, r11
   1e430:	4c 2c       	mov	r4, r12
   1e432:	5d 2c       	mov	r5, r13
   1e434:	6e 2c       	mov	r6, r14
   1e436:	7f 2c       	mov	r7, r15
   1e438:	80 2e       	mov	r8, r16
   1e43a:	91 2e       	mov	r9, r17
   1e43c:	29 81       	ldd	r18, Y+1	; 0x01
   1e43e:	3a 81       	ldd	r19, Y+2	; 0x02
   1e440:	4b 81       	ldd	r20, Y+3	; 0x03
   1e442:	5c 81       	ldd	r21, Y+4	; 0x04
   1e444:	6d 81       	ldd	r22, Y+5	; 0x05
   1e446:	7e 81       	ldd	r23, Y+6	; 0x06
   1e448:	8f 81       	ldd	r24, Y+7	; 0x07
   1e44a:	98 85       	ldd	r25, Y+8	; 0x08
   1e44c:	a2 2c       	mov	r10, r2
   1e44e:	b3 2c       	mov	r11, r3
   1e450:	c4 2c       	mov	r12, r4
   1e452:	d5 2c       	mov	r13, r5
   1e454:	e6 2c       	mov	r14, r6
   1e456:	f7 2c       	mov	r15, r7
   1e458:	08 2d       	mov	r16, r8
   1e45a:	19 2d       	mov	r17, r9
   1e45c:	0f 94 cc 2e 	call	0x25d98	; 0x25d98 <__subdi3>
   1e460:	a2 2e       	mov	r10, r18
   1e462:	b3 2e       	mov	r11, r19
   1e464:	c4 2e       	mov	r12, r20
   1e466:	d5 2e       	mov	r13, r21
   1e468:	e6 2e       	mov	r14, r22
   1e46a:	f7 2e       	mov	r15, r23
   1e46c:	08 2f       	mov	r16, r24
   1e46e:	19 2f       	mov	r17, r25
   1e470:	a0 92 62 26 	sts	0x2662, r10	; 0x802662 <g_1pps_last_hi>
   1e474:	b0 92 63 26 	sts	0x2663, r11	; 0x802663 <g_1pps_last_hi+0x1>
   1e478:	c0 92 64 26 	sts	0x2664, r12	; 0x802664 <g_1pps_last_hi+0x2>
   1e47c:	d0 92 65 26 	sts	0x2665, r13	; 0x802665 <g_1pps_last_hi+0x3>
   1e480:	e0 92 66 26 	sts	0x2666, r14	; 0x802666 <g_1pps_last_hi+0x4>
   1e484:	f0 92 67 26 	sts	0x2667, r15	; 0x802667 <g_1pps_last_hi+0x5>
   1e488:	00 93 68 26 	sts	0x2668, r16	; 0x802668 <g_1pps_last_hi+0x6>
   1e48c:	10 93 69 26 	sts	0x2669, r17	; 0x802669 <g_1pps_last_hi+0x7>
		g_milliseconds_cnt64	 = g_1pps_last_hi;
   1e490:	20 91 62 26 	lds	r18, 0x2662	; 0x802662 <g_1pps_last_hi>
   1e494:	30 91 63 26 	lds	r19, 0x2663	; 0x802663 <g_1pps_last_hi+0x1>
   1e498:	40 91 64 26 	lds	r20, 0x2664	; 0x802664 <g_1pps_last_hi+0x2>
   1e49c:	50 91 65 26 	lds	r21, 0x2665	; 0x802665 <g_1pps_last_hi+0x3>
   1e4a0:	60 91 66 26 	lds	r22, 0x2666	; 0x802666 <g_1pps_last_hi+0x4>
   1e4a4:	70 91 67 26 	lds	r23, 0x2667	; 0x802667 <g_1pps_last_hi+0x5>
   1e4a8:	80 91 68 26 	lds	r24, 0x2668	; 0x802668 <g_1pps_last_hi+0x6>
   1e4ac:	90 91 69 26 	lds	r25, 0x2669	; 0x802669 <g_1pps_last_hi+0x7>
   1e4b0:	20 93 54 26 	sts	0x2654, r18	; 0x802654 <g_milliseconds_cnt64>
   1e4b4:	30 93 55 26 	sts	0x2655, r19	; 0x802655 <g_milliseconds_cnt64+0x1>
   1e4b8:	40 93 56 26 	sts	0x2656, r20	; 0x802656 <g_milliseconds_cnt64+0x2>
   1e4bc:	50 93 57 26 	sts	0x2657, r21	; 0x802657 <g_milliseconds_cnt64+0x3>
   1e4c0:	60 93 58 26 	sts	0x2658, r22	; 0x802658 <g_milliseconds_cnt64+0x4>
   1e4c4:	70 93 59 26 	sts	0x2659, r23	; 0x802659 <g_milliseconds_cnt64+0x5>
   1e4c8:	80 93 5a 26 	sts	0x265A, r24	; 0x80265a <g_milliseconds_cnt64+0x6>
   1e4cc:	90 93 5b 26 	sts	0x265B, r25	; 0x80265b <g_milliseconds_cnt64+0x7>

		/* Step ahead avoiding to trap in here, again */
		++g_1pps_phased_cntr;
   1e4d0:	80 91 7f 26 	lds	r24, 0x267F	; 0x80267f <g_1pps_phased_cntr>
   1e4d4:	8f 5f       	subi	r24, 0xFF	; 255
   1e4d6:	80 93 7f 26 	sts	0x267F, r24	; 0x80267f <g_1pps_phased_cntr>

		/* Inform about the adjustment */
		g_1pps_last_adjust = true;
   1e4da:	81 e0       	ldi	r24, 0x01	; 1
   1e4dc:	80 93 6e 26 	sts	0x266E, r24	; 0x80266e <g_1pps_last_adjust>
	}

	/* TWI2 - LCD line scheduler synchronization */
	g_1pps_twi_new	= true;
   1e4e0:	81 e0       	ldi	r24, 0x01	; 1
   1e4e2:	80 93 81 26 	sts	0x2681, r24	; 0x802681 <g_1pps_twi_new>
}
   1e4e6:	00 00       	nop
   1e4e8:	28 96       	adiw	r28, 0x08	; 8
   1e4ea:	cd bf       	out	0x3d, r28	; 61
   1e4ec:	de bf       	out	0x3e, r29	; 62
   1e4ee:	df 91       	pop	r29
   1e4f0:	cf 91       	pop	r28
   1e4f2:	ff 91       	pop	r31
   1e4f4:	ef 91       	pop	r30
   1e4f6:	bf 91       	pop	r27
   1e4f8:	af 91       	pop	r26
   1e4fa:	9f 91       	pop	r25
   1e4fc:	8f 91       	pop	r24
   1e4fe:	7f 91       	pop	r23
   1e500:	6f 91       	pop	r22
   1e502:	5f 91       	pop	r21
   1e504:	4f 91       	pop	r20
   1e506:	3f 91       	pop	r19
   1e508:	2f 91       	pop	r18
   1e50a:	1f 91       	pop	r17
   1e50c:	0f 91       	pop	r16
   1e50e:	ff 90       	pop	r15
   1e510:	ef 90       	pop	r14
   1e512:	df 90       	pop	r13
   1e514:	cf 90       	pop	r12
   1e516:	bf 90       	pop	r11
   1e518:	af 90       	pop	r10
   1e51a:	9f 90       	pop	r9
   1e51c:	8f 90       	pop	r8
   1e51e:	7f 90       	pop	r7
   1e520:	6f 90       	pop	r6
   1e522:	5f 90       	pop	r5
   1e524:	4f 90       	pop	r4
   1e526:	3f 90       	pop	r3
   1e528:	2f 90       	pop	r2
   1e52a:	0f 90       	pop	r0
   1e52c:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   1e530:	0f 90       	pop	r0
   1e532:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   1e536:	0f 90       	pop	r0
   1e538:	1f 90       	pop	r1
   1e53a:	18 95       	reti

0001e53c <evsys_init>:


static void evsys_init(void)
{
   1e53c:	cf 93       	push	r28
   1e53e:	df 93       	push	r29
   1e540:	cd b7       	in	r28, 0x3d	; 61
   1e542:	de b7       	in	r29, 0x3e	; 62
	sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EVSYS);
   1e544:	62 e0       	ldi	r22, 0x02	; 2
   1e546:	80 e0       	ldi	r24, 0x00	; 0
   1e548:	0f 94 ff 0f 	call	0x21ffe	; 0x21ffe <sysclk_enable_module>

	/* ADC - event channels 0, 1, 2, 3 */
	EVSYS.CH0MUX  = EVSYS_CHMUX_TCC0_CCC_gc;									// TCC0 CC-C goes to EVSYS CH0
   1e54c:	80 e8       	ldi	r24, 0x80	; 128
   1e54e:	91 e0       	ldi	r25, 0x01	; 1
   1e550:	26 ec       	ldi	r18, 0xC6	; 198
   1e552:	fc 01       	movw	r30, r24
   1e554:	20 83       	st	Z, r18
	EVSYS.CH0CTRL = EVSYS_DIGFILT_1SAMPLE_gc;									// EVSYS CH0 no digital filtering
   1e556:	80 e8       	ldi	r24, 0x80	; 128
   1e558:	91 e0       	ldi	r25, 0x01	; 1
   1e55a:	fc 01       	movw	r30, r24
   1e55c:	10 86       	std	Z+8, r1	; 0x08
	EVSYS.CH1MUX  = EVSYS_CHMUX_TCC0_CCC_gc;									// TCC0 CC-C goes to EVSYS CH1
   1e55e:	80 e8       	ldi	r24, 0x80	; 128
   1e560:	91 e0       	ldi	r25, 0x01	; 1
   1e562:	26 ec       	ldi	r18, 0xC6	; 198
   1e564:	fc 01       	movw	r30, r24
   1e566:	21 83       	std	Z+1, r18	; 0x01
	EVSYS.CH1CTRL = EVSYS_DIGFILT_1SAMPLE_gc;									// EVSYS CH1 no digital filtering
   1e568:	80 e8       	ldi	r24, 0x80	; 128
   1e56a:	91 e0       	ldi	r25, 0x01	; 1
   1e56c:	fc 01       	movw	r30, r24
   1e56e:	11 86       	std	Z+9, r1	; 0x09
	EVSYS.CH2MUX  = EVSYS_CHMUX_TCC0_CCC_gc;									// TCC0 CC-C goes to EVSYS CH2
   1e570:	80 e8       	ldi	r24, 0x80	; 128
   1e572:	91 e0       	ldi	r25, 0x01	; 1
   1e574:	26 ec       	ldi	r18, 0xC6	; 198
   1e576:	fc 01       	movw	r30, r24
   1e578:	22 83       	std	Z+2, r18	; 0x02
	EVSYS.CH2CTRL = EVSYS_DIGFILT_1SAMPLE_gc;									// EVSYS CH2 no digital filtering
   1e57a:	80 e8       	ldi	r24, 0x80	; 128
   1e57c:	91 e0       	ldi	r25, 0x01	; 1
   1e57e:	fc 01       	movw	r30, r24
   1e580:	12 86       	std	Z+10, r1	; 0x0a
	EVSYS.CH3MUX  = EVSYS_CHMUX_TCC0_CCC_gc;									// TCC0 CC-C goes to EVSYS CH3
   1e582:	80 e8       	ldi	r24, 0x80	; 128
   1e584:	91 e0       	ldi	r25, 0x01	; 1
   1e586:	26 ec       	ldi	r18, 0xC6	; 198
   1e588:	fc 01       	movw	r30, r24
   1e58a:	23 83       	std	Z+3, r18	; 0x03
	EVSYS.CH3CTRL = EVSYS_DIGFILT_1SAMPLE_gc;									// EVSYS CH3 no digital filtering
   1e58c:	80 e8       	ldi	r24, 0x80	; 128
   1e58e:	91 e0       	ldi	r25, 0x01	; 1
   1e590:	fc 01       	movw	r30, r24
   1e592:	13 86       	std	Z+11, r1	; 0x0b

	/* DAC - event 4 */
	EVSYS.CH4MUX  = EVSYS_CHMUX_TCE1_OVF_gc;									// TCE1 overflow goes to EVSYS CH4
   1e594:	80 e8       	ldi	r24, 0x80	; 128
   1e596:	91 e0       	ldi	r25, 0x01	; 1
   1e598:	28 ee       	ldi	r18, 0xE8	; 232
   1e59a:	fc 01       	movw	r30, r24
   1e59c:	24 83       	std	Z+4, r18	; 0x04
	EVSYS.CH4CTRL = EVSYS_DIGFILT_1SAMPLE_gc;									// EVSYS CH4 no digital filtering
   1e59e:	80 e8       	ldi	r24, 0x80	; 128
   1e5a0:	91 e0       	ldi	r25, 0x01	; 1
   1e5a2:	fc 01       	movw	r30, r24
   1e5a4:	14 86       	std	Z+12, r1	; 0x0c
}
   1e5a6:	00 00       	nop
   1e5a8:	df 91       	pop	r29
   1e5aa:	cf 91       	pop	r28
   1e5ac:	08 95       	ret

0001e5ae <tc_init>:


static void tc_init(void)
{
   1e5ae:	cf 93       	push	r28
   1e5b0:	df 93       	push	r29
   1e5b2:	cd b7       	in	r28, 0x3d	; 61
   1e5b4:	de b7       	in	r29, 0x3e	; 62
   1e5b6:	25 97       	sbiw	r28, 0x05	; 5
   1e5b8:	cd bf       	out	0x3d, r28	; 61
   1e5ba:	de bf       	out	0x3e, r29	; 62
	/* Get the PWM value */
	int32_t l_xo_mode_pwm;
	{
		irqflags_t flags = cpu_irq_save();
   1e5bc:	0e 94 eb c7 	call	0x18fd6	; 0x18fd6 <cpu_irq_save>
   1e5c0:	89 83       	std	Y+1, r24	; 0x01
		l_xo_mode_pwm = g_xo_mode_pwm;
   1e5c2:	80 91 e9 29 	lds	r24, 0x29E9	; 0x8029e9 <g_xo_mode_pwm>
   1e5c6:	90 91 ea 29 	lds	r25, 0x29EA	; 0x8029ea <g_xo_mode_pwm+0x1>
   1e5ca:	a0 91 eb 29 	lds	r26, 0x29EB	; 0x8029eb <g_xo_mode_pwm+0x2>
   1e5ce:	b0 91 ec 29 	lds	r27, 0x29EC	; 0x8029ec <g_xo_mode_pwm+0x3>
   1e5d2:	8a 83       	std	Y+2, r24	; 0x02
   1e5d4:	9b 83       	std	Y+3, r25	; 0x03
   1e5d6:	ac 83       	std	Y+4, r26	; 0x04
   1e5d8:	bd 83       	std	Y+5, r27	; 0x05
		cpu_irq_restore(flags);
   1e5da:	89 81       	ldd	r24, Y+1	; 0x01
   1e5dc:	0e 94 fb c7 	call	0x18ff6	; 0x18ff6 <cpu_irq_restore>
	}

	/* TCC0: VCTCXO PWM signal generation and ADCA & ADCB */
	pwm_init(&g_pwm_vctcxo_cfg, PWM_TCC0, PWM_CH_C, 2048);						// Init PWM structure and enable timer - running with 2048 Hz --> 2 Hz averaged data
   1e5e0:	20 e0       	ldi	r18, 0x00	; 0
   1e5e2:	38 e0       	ldi	r19, 0x08	; 8
   1e5e4:	43 e0       	ldi	r20, 0x03	; 3
   1e5e6:	60 e0       	ldi	r22, 0x00	; 0
   1e5e8:	80 ef       	ldi	r24, 0xF0	; 240
   1e5ea:	9a e2       	ldi	r25, 0x2A	; 42
   1e5ec:	0e 94 4e c6 	call	0x18c9c	; 0x18c9c <pwm_init>
	pwm_start(&g_pwm_vctcxo_cfg, 45);											// Start PWM here. Percentage with 1% granularity is to coarse, use driver access instead
   1e5f0:	6d e2       	ldi	r22, 0x2D	; 45
   1e5f2:	80 ef       	ldi	r24, 0xF0	; 240
   1e5f4:	9a e2       	ldi	r25, 0x2A	; 42
   1e5f6:	0e 94 b6 c7 	call	0x18f6c	; 0x18f6c <pwm_start>
	tc_write_cc_buffer(&TCC0, TC_CCC, (uint16_t) ((l_xo_mode_pwm & C_XO_VAL_INT_MASK) >> C_XO_VAL_INT_SHIFT));	// Setting the PWM value
   1e5fa:	8a 81       	ldd	r24, Y+2	; 0x02
   1e5fc:	9b 81       	ldd	r25, Y+3	; 0x03
   1e5fe:	ac 81       	ldd	r26, Y+4	; 0x04
   1e600:	bd 81       	ldd	r27, Y+5	; 0x05
   1e602:	88 27       	eor	r24, r24
   1e604:	bb 27       	eor	r27, r27
   1e606:	89 2f       	mov	r24, r25
   1e608:	9a 2f       	mov	r25, r26
   1e60a:	ab 2f       	mov	r26, r27
   1e60c:	bb 27       	eor	r27, r27
   1e60e:	a7 fd       	sbrc	r26, 7
   1e610:	ba 95       	dec	r27
   1e612:	ac 01       	movw	r20, r24
   1e614:	63 e0       	ldi	r22, 0x03	; 3
   1e616:	80 e0       	ldi	r24, 0x00	; 0
   1e618:	98 e0       	ldi	r25, 0x08	; 8
   1e61a:	0e 94 e9 d0 	call	0x1a1d2	; 0x1a1d2 <tc_write_cc_buffer>

	/* TCC1: Free running clock for 30 MHz PLL */
	g_pwm_ctr_pll_cfg.tc = &TCC1;
   1e61e:	80 e4       	ldi	r24, 0x40	; 64
   1e620:	98 e0       	ldi	r25, 0x08	; 8
   1e622:	80 93 f7 2a 	sts	0x2AF7, r24	; 0x802af7 <g_pwm_ctr_pll_cfg>
   1e626:	90 93 f8 2a 	sts	0x2AF8, r25	; 0x802af8 <g_pwm_ctr_pll_cfg+0x1>
	tc_enable(&TCC1);															// Enable TCC1 and power up
   1e62a:	80 e4       	ldi	r24, 0x40	; 64
   1e62c:	98 e0       	ldi	r25, 0x08	; 8
   1e62e:	0e 94 79 b4 	call	0x168f2	; 0x168f2 <tc_enable>
	tc_set_wgm(&TCC1, TC_WG_NORMAL);											// Normal counting up
   1e632:	60 e0       	ldi	r22, 0x00	; 0
   1e634:	80 e4       	ldi	r24, 0x40	; 64
   1e636:	98 e0       	ldi	r25, 0x08	; 8
   1e638:	0e 94 53 d1 	call	0x1a2a6	; 0x1a2a6 <tc_set_wgm>
	tc_write_clock_source(&TCC1, PWM_CLK_OFF);									// Disable counter until all is ready
   1e63c:	60 e0       	ldi	r22, 0x00	; 0
   1e63e:	80 e4       	ldi	r24, 0x40	; 64
   1e640:	98 e0       	ldi	r25, 0x08	; 8
   1e642:	0e 94 60 d0 	call	0x1a0c0	; 0x1a0c0 <tc_write_clock_source>
	pwm_set_frequency(&g_pwm_ctr_pll_cfg, 1000);								// Prepare structure for 1 ms overflow frequency
   1e646:	68 ee       	ldi	r22, 0xE8	; 232
   1e648:	73 e0       	ldi	r23, 0x03	; 3
   1e64a:	87 ef       	ldi	r24, 0xF7	; 247
   1e64c:	9a e2       	ldi	r25, 0x2A	; 42
   1e64e:	0e 94 7f c5 	call	0x18afe	; 0x18afe <pwm_set_frequency>
	tc_write_period(&TCC1, g_pwm_ctr_pll_cfg.period);							// Calculate period count
   1e652:	80 91 fc 2a 	lds	r24, 0x2AFC	; 0x802afc <g_pwm_ctr_pll_cfg+0x5>
   1e656:	90 91 fd 2a 	lds	r25, 0x2AFD	; 0x802afd <g_pwm_ctr_pll_cfg+0x6>
   1e65a:	bc 01       	movw	r22, r24
   1e65c:	80 e4       	ldi	r24, 0x40	; 64
   1e65e:	98 e0       	ldi	r25, 0x08	; 8
   1e660:	0e 94 a6 d0 	call	0x1a14c	; 0x1a14c <tc_write_period>
	tc_write_period_buffer(&TCC1, C_TCC1_PERIOD - 1);							// Overflows every 1 ms
   1e664:	6f e2       	ldi	r22, 0x2F	; 47
   1e666:	75 e7       	ldi	r23, 0x75	; 117
   1e668:	80 e4       	ldi	r24, 0x40	; 64
   1e66a:	98 e0       	ldi	r25, 0x08	; 8
   1e66c:	0e 94 be d0 	call	0x1a17c	; 0x1a17c <tc_write_period_buffer>

	/* TCE1: DAC clock */
	tc_enable(&TCE1);
   1e670:	80 e4       	ldi	r24, 0x40	; 64
   1e672:	9a e0       	ldi	r25, 0x0A	; 10
   1e674:	0e 94 79 b4 	call	0x168f2	; 0x168f2 <tc_enable>
	tc_set_wgm(&TCE1, TC_WG_NORMAL);											// Internal clock for DAC convertion
   1e678:	60 e0       	ldi	r22, 0x00	; 0
   1e67a:	80 e4       	ldi	r24, 0x40	; 64
   1e67c:	9a e0       	ldi	r25, 0x0A	; 10
   1e67e:	0e 94 53 d1 	call	0x1a2a6	; 0x1a2a6 <tc_set_wgm>
	tc_write_period(&TCE1, (sysclk_get_per_hz() / DAC_RATE_OF_CONV) - 1);		// DAC clock of 100 kHz for DDS (Direct Digital Synthesis)
   1e682:	0e 94 67 c9 	call	0x192ce	; 0x192ce <sysclk_get_per_hz>
   1e686:	dc 01       	movw	r26, r24
   1e688:	cb 01       	movw	r24, r22
   1e68a:	20 e8       	ldi	r18, 0x80	; 128
   1e68c:	3b eb       	ldi	r19, 0xBB	; 187
   1e68e:	40 e0       	ldi	r20, 0x00	; 0
   1e690:	50 e0       	ldi	r21, 0x00	; 0
   1e692:	bc 01       	movw	r22, r24
   1e694:	cd 01       	movw	r24, r26
   1e696:	0f 94 06 2d 	call	0x25a0c	; 0x25a0c <__udivmodsi4>
   1e69a:	da 01       	movw	r26, r20
   1e69c:	c9 01       	movw	r24, r18
   1e69e:	01 97       	sbiw	r24, 0x01	; 1
   1e6a0:	bc 01       	movw	r22, r24
   1e6a2:	80 e4       	ldi	r24, 0x40	; 64
   1e6a4:	9a e0       	ldi	r25, 0x0A	; 10
   1e6a6:	0e 94 a6 d0 	call	0x1a14c	; 0x1a14c <tc_write_period>
}
   1e6aa:	00 00       	nop
   1e6ac:	25 96       	adiw	r28, 0x05	; 5
   1e6ae:	cd bf       	out	0x3d, r28	; 61
   1e6b0:	de bf       	out	0x3e, r29	; 62
   1e6b2:	df 91       	pop	r29
   1e6b4:	cf 91       	pop	r28
   1e6b6:	08 95       	ret

0001e6b8 <tc_start>:

static void tc_start(void)
{
   1e6b8:	cf 93       	push	r28
   1e6ba:	df 93       	push	r29
   1e6bc:	cd b7       	in	r28, 0x3d	; 61
   1e6be:	de b7       	in	r29, 0x3e	; 62
	/* ADC clock */
	tc_write_clock_source(&TCC0, TC_CLKSEL_DIV1_gc);							// VCTCXO PWM start, output still is Z-state
   1e6c0:	61 e0       	ldi	r22, 0x01	; 1
   1e6c2:	80 e0       	ldi	r24, 0x00	; 0
   1e6c4:	98 e0       	ldi	r25, 0x08	; 8
   1e6c6:	0e 94 60 d0 	call	0x1a0c0	; 0x1a0c0 <tc_write_clock_source>
	tc_set_overflow_interrupt_callback(&TCC0, isr_tcc0_ovfl);
   1e6ca:	69 e8       	ldi	r22, 0x89	; 137
   1e6cc:	73 ef       	ldi	r23, 0xF3	; 243
   1e6ce:	80 e0       	ldi	r24, 0x00	; 0
   1e6d0:	98 e0       	ldi	r25, 0x08	; 8
   1e6d2:	0e 94 f5 b4 	call	0x169ea	; 0x169ea <tc_set_overflow_interrupt_callback>
	tc_set_overflow_interrupt_level(&TCC0, TC_INT_LVL_LO);
   1e6d6:	61 e0       	ldi	r22, 0x01	; 1
   1e6d8:	80 e0       	ldi	r24, 0x00	; 0
   1e6da:	98 e0       	ldi	r25, 0x08	; 8
   1e6dc:	0e 94 3c d0 	call	0x1a078	; 0x1a078 <tc_set_overflow_interrupt_level>

	/* Free running clock for 30 MHz PLL */
	tc_write_clock_source(&TCC1, TC_CLKSEL_DIV1_gc);
   1e6e0:	61 e0       	ldi	r22, 0x01	; 1
   1e6e2:	80 e4       	ldi	r24, 0x40	; 64
   1e6e4:	98 e0       	ldi	r25, 0x08	; 8
   1e6e6:	0e 94 60 d0 	call	0x1a0c0	; 0x1a0c0 <tc_write_clock_source>
	tc_set_overflow_interrupt_callback(&TCC1, isr_tcc1_ovfl);
   1e6ea:	68 ed       	ldi	r22, 0xD8	; 216
   1e6ec:	74 ef       	ldi	r23, 0xF4	; 244
   1e6ee:	80 e4       	ldi	r24, 0x40	; 64
   1e6f0:	98 e0       	ldi	r25, 0x08	; 8
   1e6f2:	0e 94 f5 b4 	call	0x169ea	; 0x169ea <tc_set_overflow_interrupt_callback>
	tc_set_overflow_interrupt_level(&TCC1, TC_INT_LVL_HI);
   1e6f6:	63 e0       	ldi	r22, 0x03	; 3
   1e6f8:	80 e4       	ldi	r24, 0x40	; 64
   1e6fa:	98 e0       	ldi	r25, 0x08	; 8
   1e6fc:	0e 94 3c d0 	call	0x1a078	; 0x1a078 <tc_set_overflow_interrupt_level>
//	tc_write_clock_source(&TCD0, TC_CLKSEL_DIV1_gc);
//	tc_write_clock_source(&TCD1, TC_CLKSEL_DIV1_gc);
//	tc_write_clock_source(&TCE0, TC_CLKSEL_DIV1_gc);

	/* DAC clock */
	tc_write_clock_source(&TCE1, TC_CLKSEL_DIV1_gc);
   1e700:	61 e0       	ldi	r22, 0x01	; 1
   1e702:	80 e4       	ldi	r24, 0x40	; 64
   1e704:	9a e0       	ldi	r25, 0x0A	; 10
   1e706:	0e 94 60 d0 	call	0x1a0c0	; 0x1a0c0 <tc_write_clock_source>

//	tc_write_clock_source(&TCF0, TC_CLKSEL_DIV1_gc);
//	tc_write_clock_source(&TCF1, TC_CLKSEL_DIV1_gc);
}
   1e70a:	00 00       	nop
   1e70c:	df 91       	pop	r29
   1e70e:	cf 91       	pop	r28
   1e710:	08 95       	ret

0001e712 <isr_tcc0_ovfl>:

//ISR(TCC0_OVF_vect)
void isr_tcc0_ovfl(void)
{	// This ISR is called 2048 per second
   1e712:	ef 92       	push	r14
   1e714:	ff 92       	push	r15
   1e716:	0f 93       	push	r16
   1e718:	1f 93       	push	r17
   1e71a:	cf 93       	push	r28
   1e71c:	df 93       	push	r29
   1e71e:	00 d0       	rcall	.+0      	; 0x1e720 <isr_tcc0_ovfl+0xe>
   1e720:	1f 92       	push	r1
   1e722:	cd b7       	in	r28, 0x3d	; 61
//	static uint32_t	last_10ms  = 0UL;
	static uint32_t	last_100ms = 0UL;
	static uint32_t	last_500ms = 0UL;
	
	/* Time downscaling */
	uint32_t now = tcc1_get_time();
   1e724:	de b7       	in	r29, 0x3e	; 62
   1e726:	9d d0       	rcall	.+314    	; 0x1e862 <tcc1_get_time>
   1e728:	dc 01       	movw	r26, r24
   1e72a:	cb 01       	movw	r24, r22
   1e72c:	89 83       	std	Y+1, r24	; 0x01
   1e72e:	9a 83       	std	Y+2, r25	; 0x02
   1e730:	ab 83       	std	Y+3, r26	; 0x03

	/* Clear IF bit to allow interrupt enabled section */
	TCC0_INTFLAGS = TC0_OVFIF_bm;
   1e732:	bc 83       	std	Y+4, r27	; 0x04
   1e734:	8c e0       	ldi	r24, 0x0C	; 12
   1e736:	98 e0       	ldi	r25, 0x08	; 8
   1e738:	21 e0       	ldi	r18, 0x01	; 1
   1e73a:	fc 01       	movw	r30, r24

	if (g_workmode == WORKMODE_RUN) {
   1e73c:	20 83       	st	Z, r18
   1e73e:	80 91 01 27 	lds	r24, 0x2701	; 0x802701 <g_workmode>
   1e742:	82 30       	cpi	r24, 0x02	; 2
   1e744:	09 f0       	breq	.+2      	; 0x1e748 <isr_tcc0_ovfl+0x36>
			return;
		}
#endif

		/* Group, which needs to be called about 10x per second */
		if (((now - last_100ms) >= 102) || (now < last_100ms)) {
   1e746:	83 c0       	rjmp	.+262    	; 0x1e84e <isr_tcc0_ovfl+0x13c>
   1e748:	80 91 0d 2d 	lds	r24, 0x2D0D	; 0x802d0d <last_100ms.8559>
   1e74c:	90 91 0e 2d 	lds	r25, 0x2D0E	; 0x802d0e <last_100ms.8559+0x1>
   1e750:	a0 91 0f 2d 	lds	r26, 0x2D0F	; 0x802d0f <last_100ms.8559+0x2>
   1e754:	b0 91 10 2d 	lds	r27, 0x2D10	; 0x802d10 <last_100ms.8559+0x3>
   1e758:	29 81       	ldd	r18, Y+1	; 0x01
   1e75a:	3a 81       	ldd	r19, Y+2	; 0x02
   1e75c:	4b 81       	ldd	r20, Y+3	; 0x03
   1e75e:	5c 81       	ldd	r21, Y+4	; 0x04
   1e760:	79 01       	movw	r14, r18
   1e762:	8a 01       	movw	r16, r20
   1e764:	e8 1a       	sub	r14, r24
   1e766:	f9 0a       	sbc	r15, r25
   1e768:	0a 0b       	sbc	r16, r26
   1e76a:	1b 0b       	sbc	r17, r27
   1e76c:	d8 01       	movw	r26, r16
   1e76e:	c7 01       	movw	r24, r14
   1e770:	86 36       	cpi	r24, 0x66	; 102
   1e772:	91 05       	cpc	r25, r1
   1e774:	a1 05       	cpc	r26, r1
   1e776:	b1 05       	cpc	r27, r1
   1e778:	88 f4       	brcc	.+34     	; 0x1e79c <isr_tcc0_ovfl+0x8a>
   1e77a:	80 91 0d 2d 	lds	r24, 0x2D0D	; 0x802d0d <last_100ms.8559>
   1e77e:	90 91 0e 2d 	lds	r25, 0x2D0E	; 0x802d0e <last_100ms.8559+0x1>
   1e782:	a0 91 0f 2d 	lds	r26, 0x2D0F	; 0x802d0f <last_100ms.8559+0x2>
   1e786:	b0 91 10 2d 	lds	r27, 0x2D10	; 0x802d10 <last_100ms.8559+0x3>
   1e78a:	29 81       	ldd	r18, Y+1	; 0x01
   1e78c:	3a 81       	ldd	r19, Y+2	; 0x02
   1e78e:	4b 81       	ldd	r20, Y+3	; 0x03
   1e790:	5c 81       	ldd	r21, Y+4	; 0x04
   1e792:	28 17       	cp	r18, r24
   1e794:	39 07       	cpc	r19, r25
   1e796:	4a 07       	cpc	r20, r26
   1e798:	5b 07       	cpc	r21, r27
			last_100ms = now;
   1e79a:	a0 f4       	brcc	.+40     	; 0x1e7c4 <isr_tcc0_ovfl+0xb2>
   1e79c:	89 81       	ldd	r24, Y+1	; 0x01
   1e79e:	9a 81       	ldd	r25, Y+2	; 0x02
   1e7a0:	ab 81       	ldd	r26, Y+3	; 0x03
   1e7a2:	bc 81       	ldd	r27, Y+4	; 0x04
   1e7a4:	80 93 0d 2d 	sts	0x2D0D, r24	; 0x802d0d <last_100ms.8559>
   1e7a8:	90 93 0e 2d 	sts	0x2D0E, r25	; 0x802d0e <last_100ms.8559+0x1>
   1e7ac:	a0 93 0f 2d 	sts	0x2D0F, r26	; 0x802d0f <last_100ms.8559+0x2>
   1e7b0:	b0 93 10 2d 	sts	0x2D10, r27	; 0x802d10 <last_100ms.8559+0x3>
			isr_100ms(now);
   1e7b4:	89 81       	ldd	r24, Y+1	; 0x01
   1e7b6:	9a 81       	ldd	r25, Y+2	; 0x02
   1e7b8:	ab 81       	ldd	r26, Y+3	; 0x03
   1e7ba:	bc 81       	ldd	r27, Y+4	; 0x04
   1e7bc:	bc 01       	movw	r22, r24
   1e7be:	cd 01       	movw	r24, r26
			return;
   1e7c0:	81 d0       	rcall	.+258    	; 0x1e8c4 <isr_100ms>
		}

		/* Group, which needs to be called about 2x per second */
		if (((now - last_500ms) >= 512) || (now < last_500ms)) {
   1e7c2:	45 c0       	rjmp	.+138    	; 0x1e84e <isr_tcc0_ovfl+0x13c>
   1e7c4:	80 91 11 2d 	lds	r24, 0x2D11	; 0x802d11 <last_500ms.8560>
   1e7c8:	90 91 12 2d 	lds	r25, 0x2D12	; 0x802d12 <last_500ms.8560+0x1>
   1e7cc:	a0 91 13 2d 	lds	r26, 0x2D13	; 0x802d13 <last_500ms.8560+0x2>
   1e7d0:	b0 91 14 2d 	lds	r27, 0x2D14	; 0x802d14 <last_500ms.8560+0x3>
   1e7d4:	29 81       	ldd	r18, Y+1	; 0x01
   1e7d6:	3a 81       	ldd	r19, Y+2	; 0x02
   1e7d8:	4b 81       	ldd	r20, Y+3	; 0x03
   1e7da:	5c 81       	ldd	r21, Y+4	; 0x04
   1e7dc:	79 01       	movw	r14, r18
   1e7de:	8a 01       	movw	r16, r20
   1e7e0:	e8 1a       	sub	r14, r24
   1e7e2:	f9 0a       	sbc	r15, r25
   1e7e4:	0a 0b       	sbc	r16, r26
   1e7e6:	1b 0b       	sbc	r17, r27
   1e7e8:	d8 01       	movw	r26, r16
   1e7ea:	c7 01       	movw	r24, r14
   1e7ec:	81 15       	cp	r24, r1
   1e7ee:	92 40       	sbci	r25, 0x02	; 2
   1e7f0:	a1 05       	cpc	r26, r1
   1e7f2:	b1 05       	cpc	r27, r1
   1e7f4:	88 f4       	brcc	.+34     	; 0x1e818 <isr_tcc0_ovfl+0x106>
   1e7f6:	80 91 11 2d 	lds	r24, 0x2D11	; 0x802d11 <last_500ms.8560>
   1e7fa:	90 91 12 2d 	lds	r25, 0x2D12	; 0x802d12 <last_500ms.8560+0x1>
   1e7fe:	a0 91 13 2d 	lds	r26, 0x2D13	; 0x802d13 <last_500ms.8560+0x2>
   1e802:	b0 91 14 2d 	lds	r27, 0x2D14	; 0x802d14 <last_500ms.8560+0x3>
   1e806:	29 81       	ldd	r18, Y+1	; 0x01
   1e808:	3a 81       	ldd	r19, Y+2	; 0x02
   1e80a:	4b 81       	ldd	r20, Y+3	; 0x03
   1e80c:	5c 81       	ldd	r21, Y+4	; 0x04
   1e80e:	28 17       	cp	r18, r24
   1e810:	39 07       	cpc	r19, r25
   1e812:	4a 07       	cpc	r20, r26
   1e814:	5b 07       	cpc	r21, r27
			last_500ms = now;
   1e816:	a0 f4       	brcc	.+40     	; 0x1e840 <isr_tcc0_ovfl+0x12e>
   1e818:	89 81       	ldd	r24, Y+1	; 0x01
   1e81a:	9a 81       	ldd	r25, Y+2	; 0x02
   1e81c:	ab 81       	ldd	r26, Y+3	; 0x03
   1e81e:	bc 81       	ldd	r27, Y+4	; 0x04
   1e820:	80 93 11 2d 	sts	0x2D11, r24	; 0x802d11 <last_500ms.8560>
   1e824:	90 93 12 2d 	sts	0x2D12, r25	; 0x802d12 <last_500ms.8560+0x1>
   1e828:	a0 93 13 2d 	sts	0x2D13, r26	; 0x802d13 <last_500ms.8560+0x2>
   1e82c:	b0 93 14 2d 	sts	0x2D14, r27	; 0x802d14 <last_500ms.8560+0x3>
			isr_500ms(now);
   1e830:	89 81       	ldd	r24, Y+1	; 0x01
   1e832:	9a 81       	ldd	r25, Y+2	; 0x02
   1e834:	ab 81       	ldd	r26, Y+3	; 0x03
   1e836:	bc 81       	ldd	r27, Y+4	; 0x04
   1e838:	bc 01       	movw	r22, r24
   1e83a:	cd 01       	movw	r24, r26
			return;
   1e83c:	5e d0       	rcall	.+188    	; 0x1e8fa <isr_500ms>
		}

		isr_sparetime(now);
   1e83e:	07 c0       	rjmp	.+14     	; 0x1e84e <isr_tcc0_ovfl+0x13c>
   1e840:	89 81       	ldd	r24, Y+1	; 0x01
   1e842:	9a 81       	ldd	r25, Y+2	; 0x02
   1e844:	ab 81       	ldd	r26, Y+3	; 0x03
   1e846:	bc 81       	ldd	r27, Y+4	; 0x04
   1e848:	bc 01       	movw	r22, r24
   1e84a:	cd 01       	movw	r24, r26
	}
}
   1e84c:	98 d0       	rcall	.+304    	; 0x1e97e <isr_sparetime>
   1e84e:	24 96       	adiw	r28, 0x04	; 4
   1e850:	cd bf       	out	0x3d, r28	; 61
   1e852:	de bf       	out	0x3e, r29	; 62
   1e854:	df 91       	pop	r29
   1e856:	cf 91       	pop	r28
   1e858:	1f 91       	pop	r17
   1e85a:	0f 91       	pop	r16
   1e85c:	ff 90       	pop	r15
   1e85e:	ef 90       	pop	r14
   1e860:	08 95       	ret

0001e862 <tcc1_get_time>:

uint32_t tcc1_get_time(void)
{
   1e862:	cf 93       	push	r28
   1e864:	df 93       	push	r29
   1e866:	cd b7       	in	r28, 0x3d	; 61
   1e868:	de b7       	in	r29, 0x3e	; 62
   1e86a:	29 97       	sbiw	r28, 0x09	; 9
   1e86c:	cd bf       	out	0x3d, r28	; 61
   1e86e:	de bf       	out	0x3e, r29	; 62
	uint64_t now;

	irqflags_t flags = cpu_irq_save();
   1e870:	0e 94 eb c7 	call	0x18fd6	; 0x18fd6 <cpu_irq_save>
   1e874:	89 83       	std	Y+1, r24	; 0x01
	now = g_milliseconds_cnt64;
   1e876:	80 91 54 26 	lds	r24, 0x2654	; 0x802654 <g_milliseconds_cnt64>
   1e87a:	8a 83       	std	Y+2, r24	; 0x02
   1e87c:	80 91 55 26 	lds	r24, 0x2655	; 0x802655 <g_milliseconds_cnt64+0x1>
   1e880:	8b 83       	std	Y+3, r24	; 0x03
   1e882:	80 91 56 26 	lds	r24, 0x2656	; 0x802656 <g_milliseconds_cnt64+0x2>
   1e886:	8c 83       	std	Y+4, r24	; 0x04
   1e888:	80 91 57 26 	lds	r24, 0x2657	; 0x802657 <g_milliseconds_cnt64+0x3>
   1e88c:	8d 83       	std	Y+5, r24	; 0x05
   1e88e:	80 91 58 26 	lds	r24, 0x2658	; 0x802658 <g_milliseconds_cnt64+0x4>
   1e892:	8e 83       	std	Y+6, r24	; 0x06
   1e894:	80 91 59 26 	lds	r24, 0x2659	; 0x802659 <g_milliseconds_cnt64+0x5>
   1e898:	8f 83       	std	Y+7, r24	; 0x07
   1e89a:	80 91 5a 26 	lds	r24, 0x265A	; 0x80265a <g_milliseconds_cnt64+0x6>
   1e89e:	88 87       	std	Y+8, r24	; 0x08
   1e8a0:	80 91 5b 26 	lds	r24, 0x265B	; 0x80265b <g_milliseconds_cnt64+0x7>
   1e8a4:	89 87       	std	Y+9, r24	; 0x09
	cpu_irq_restore(flags);
   1e8a6:	89 81       	ldd	r24, Y+1	; 0x01
   1e8a8:	0e 94 fb c7 	call	0x18ff6	; 0x18ff6 <cpu_irq_restore>

	return (uint32_t)now;
   1e8ac:	8a 81       	ldd	r24, Y+2	; 0x02
   1e8ae:	9b 81       	ldd	r25, Y+3	; 0x03
   1e8b0:	ac 81       	ldd	r26, Y+4	; 0x04
   1e8b2:	bd 81       	ldd	r27, Y+5	; 0x05
}
   1e8b4:	bc 01       	movw	r22, r24
   1e8b6:	cd 01       	movw	r24, r26
   1e8b8:	29 96       	adiw	r28, 0x09	; 9
   1e8ba:	cd bf       	out	0x3d, r28	; 61
   1e8bc:	de bf       	out	0x3e, r29	; 62
   1e8be:	df 91       	pop	r29
   1e8c0:	cf 91       	pop	r28
   1e8c2:	08 95       	ret

0001e8c4 <isr_100ms>:
	isr_10ms_twi1_onboard(now);
}
#endif

static void isr_100ms(uint32_t now)
{
   1e8c4:	cf 93       	push	r28
   1e8c6:	df 93       	push	r29
   1e8c8:	00 d0       	rcall	.+0      	; 0x1e8ca <isr_100ms+0x6>
   1e8ca:	1f 92       	push	r1
   1e8cc:	cd b7       	in	r28, 0x3d	; 61
   1e8ce:	de b7       	in	r29, 0x3e	; 62
   1e8d0:	69 83       	std	Y+1, r22	; 0x01
   1e8d2:	7a 83       	std	Y+2, r23	; 0x02
   1e8d4:	8b 83       	std	Y+3, r24	; 0x03
   1e8d6:	9c 83       	std	Y+4, r25	; 0x04
	isr_100ms_main_1pps();
   1e8d8:	0e 94 22 e4 	call	0x1c844	; 0x1c844 <isr_100ms_main_1pps>
	isr_100ms_twi1_onboard(now);
   1e8dc:	89 81       	ldd	r24, Y+1	; 0x01
   1e8de:	9a 81       	ldd	r25, Y+2	; 0x02
   1e8e0:	ab 81       	ldd	r26, Y+3	; 0x03
   1e8e2:	bc 81       	ldd	r27, Y+4	; 0x04
   1e8e4:	bc 01       	movw	r22, r24
   1e8e6:	cd 01       	movw	r24, r26
   1e8e8:	0e 94 dc 7c 	call	0xf9b8	; 0xf9b8 <isr_100ms_twi1_onboard>
}
   1e8ec:	00 00       	nop
   1e8ee:	24 96       	adiw	r28, 0x04	; 4
   1e8f0:	cd bf       	out	0x3d, r28	; 61
   1e8f2:	de bf       	out	0x3e, r29	; 62
   1e8f4:	df 91       	pop	r29
   1e8f6:	cf 91       	pop	r28
   1e8f8:	08 95       	ret

0001e8fa <isr_500ms>:

static void isr_500ms(uint32_t now)
{
   1e8fa:	cf 92       	push	r12
   1e8fc:	ef 92       	push	r14
   1e8fe:	0f 93       	push	r16
   1e900:	cf 93       	push	r28
   1e902:	df 93       	push	r29
   1e904:	00 d0       	rcall	.+0      	; 0x1e906 <isr_500ms+0xc>
   1e906:	1f 92       	push	r1
   1e908:	cd b7       	in	r28, 0x3d	; 61
   1e90a:	de b7       	in	r29, 0x3e	; 62
   1e90c:	69 83       	std	Y+1, r22	; 0x01
   1e90e:	7a 83       	std	Y+2, r23	; 0x02
   1e910:	8b 83       	std	Y+3, r24	; 0x03
   1e912:	9c 83       	std	Y+4, r25	; 0x04
	isr_500ms_twi1_onboard(now);
   1e914:	89 81       	ldd	r24, Y+1	; 0x01
   1e916:	9a 81       	ldd	r25, Y+2	; 0x02
   1e918:	ab 81       	ldd	r26, Y+3	; 0x03
   1e91a:	bc 81       	ldd	r27, Y+4	; 0x04
   1e91c:	bc 01       	movw	r22, r24
   1e91e:	cd 01       	movw	r24, r26
   1e920:	0e 94 0d 7d 	call	0xfa1a	; 0xfa1a <isr_500ms_twi1_onboard>

	/* CPU ADC values */
	sched_push(task_adc, SCHED_ENTRY_CB_TYPE__LISTTIME, 100, true, false, false);
   1e924:	c1 2c       	mov	r12, r1
   1e926:	e1 2c       	mov	r14, r1
   1e928:	01 e0       	ldi	r16, 0x01	; 1
   1e92a:	24 e6       	ldi	r18, 0x64	; 100
   1e92c:	30 e0       	ldi	r19, 0x00	; 0
   1e92e:	40 e0       	ldi	r20, 0x00	; 0
   1e930:	50 e0       	ldi	r21, 0x00	; 0
   1e932:	60 e0       	ldi	r22, 0x00	; 0
   1e934:	82 e8       	ldi	r24, 0x82	; 130
   1e936:	9c ef       	ldi	r25, 0xFC	; 252
   1e938:	0e 94 6b ec 	call	0x1d8d6	; 0x1d8d6 <sched_push>

	/* CPU DAC reconfiguration */
	sched_push(task_dac, SCHED_ENTRY_CB_TYPE__LISTTIME, 100, true, false, false);
   1e93c:	c1 2c       	mov	r12, r1
   1e93e:	e1 2c       	mov	r14, r1
   1e940:	01 e0       	ldi	r16, 0x01	; 1
   1e942:	24 e6       	ldi	r18, 0x64	; 100
   1e944:	30 e0       	ldi	r19, 0x00	; 0
   1e946:	40 e0       	ldi	r20, 0x00	; 0
   1e948:	50 e0       	ldi	r21, 0x00	; 0
   1e94a:	60 e0       	ldi	r22, 0x00	; 0
   1e94c:	87 e1       	ldi	r24, 0x17	; 23
   1e94e:	9b ef       	ldi	r25, 0xFB	; 251
   1e950:	0e 94 6b ec 	call	0x1d8d6	; 0x1d8d6 <sched_push>

	/* Kick RTC32 */
	rtc_set_alarm(rtc_get_time() + 2);
   1e954:	0e 94 2b 4e 	call	0x9c56	; 0x9c56 <rtc_get_time>
   1e958:	dc 01       	movw	r26, r24
   1e95a:	cb 01       	movw	r24, r22
   1e95c:	02 96       	adiw	r24, 0x02	; 2
   1e95e:	a1 1d       	adc	r26, r1
   1e960:	b1 1d       	adc	r27, r1
   1e962:	bc 01       	movw	r22, r24
   1e964:	cd 01       	movw	r24, r26
   1e966:	0e 94 37 4e 	call	0x9c6e	; 0x9c6e <rtc_set_alarm>
}
   1e96a:	00 00       	nop
   1e96c:	24 96       	adiw	r28, 0x04	; 4
   1e96e:	cd bf       	out	0x3d, r28	; 61
   1e970:	de bf       	out	0x3e, r29	; 62
   1e972:	df 91       	pop	r29
   1e974:	cf 91       	pop	r28
   1e976:	0f 91       	pop	r16
   1e978:	ef 90       	pop	r14
   1e97a:	cf 90       	pop	r12
   1e97c:	08 95       	ret

0001e97e <isr_sparetime>:

static void isr_sparetime(uint32_t now)
{
   1e97e:	cf 93       	push	r28
   1e980:	df 93       	push	r29
   1e982:	00 d0       	rcall	.+0      	; 0x1e984 <isr_sparetime+0x6>
   1e984:	1f 92       	push	r1
   1e986:	cd b7       	in	r28, 0x3d	; 61
   1e988:	de b7       	in	r29, 0x3e	; 62
   1e98a:	69 83       	std	Y+1, r22	; 0x01
   1e98c:	7a 83       	std	Y+2, r23	; 0x02
   1e98e:	8b 83       	std	Y+3, r24	; 0x03
   1e990:	9c 83       	std	Y+4, r25	; 0x04
	isr_sparetime_twi1_onboard(now);
   1e992:	89 81       	ldd	r24, Y+1	; 0x01
   1e994:	9a 81       	ldd	r25, Y+2	; 0x02
   1e996:	ab 81       	ldd	r26, Y+3	; 0x03
   1e998:	bc 81       	ldd	r27, Y+4	; 0x04
   1e99a:	bc 01       	movw	r22, r24
   1e99c:	cd 01       	movw	r24, r26
   1e99e:	0e 94 4b 7d 	call	0xfa96	; 0xfa96 <isr_sparetime_twi1_onboard>
}
   1e9a2:	00 00       	nop
   1e9a4:	24 96       	adiw	r28, 0x04	; 4
   1e9a6:	cd bf       	out	0x3d, r28	; 61
   1e9a8:	de bf       	out	0x3e, r29	; 62
   1e9aa:	df 91       	pop	r29
   1e9ac:	cf 91       	pop	r28
   1e9ae:	08 95       	ret

0001e9b0 <isr_tcc1_ovfl>:

//ISR(TCC1_OVF_vect)
void isr_tcc1_ovfl(void)
{	// This ISR is called every millisecond for tracking the PLL
   1e9b0:	af 92       	push	r10
   1e9b2:	bf 92       	push	r11
   1e9b4:	cf 92       	push	r12
   1e9b6:	df 92       	push	r13
   1e9b8:	ef 92       	push	r14
   1e9ba:	ff 92       	push	r15
   1e9bc:	0f 93       	push	r16
   1e9be:	1f 93       	push	r17
   1e9c0:	cf 93       	push	r28
   1e9c2:	df 93       	push	r29
   1e9c4:	cd b7       	in	r28, 0x3d	; 61
   1e9c6:	de b7       	in	r29, 0x3e	; 62
	++g_milliseconds_cnt64;
   1e9c8:	a0 90 54 26 	lds	r10, 0x2654	; 0x802654 <g_milliseconds_cnt64>
   1e9cc:	b0 90 55 26 	lds	r11, 0x2655	; 0x802655 <g_milliseconds_cnt64+0x1>
   1e9d0:	c0 90 56 26 	lds	r12, 0x2656	; 0x802656 <g_milliseconds_cnt64+0x2>
   1e9d4:	d0 90 57 26 	lds	r13, 0x2657	; 0x802657 <g_milliseconds_cnt64+0x3>
   1e9d8:	e0 90 58 26 	lds	r14, 0x2658	; 0x802658 <g_milliseconds_cnt64+0x4>
   1e9dc:	f0 90 59 26 	lds	r15, 0x2659	; 0x802659 <g_milliseconds_cnt64+0x5>
   1e9e0:	00 91 5a 26 	lds	r16, 0x265A	; 0x80265a <g_milliseconds_cnt64+0x6>
   1e9e4:	10 91 5b 26 	lds	r17, 0x265B	; 0x80265b <g_milliseconds_cnt64+0x7>
   1e9e8:	2a 2d       	mov	r18, r10
   1e9ea:	3b 2d       	mov	r19, r11
   1e9ec:	4c 2d       	mov	r20, r12
   1e9ee:	5d 2d       	mov	r21, r13
   1e9f0:	6e 2d       	mov	r22, r14
   1e9f2:	7f 2d       	mov	r23, r15
   1e9f4:	80 2f       	mov	r24, r16
   1e9f6:	91 2f       	mov	r25, r17
   1e9f8:	a1 e0       	ldi	r26, 0x01	; 1
   1e9fa:	0f 94 c0 2e 	call	0x25d80	; 0x25d80 <__adddi3_s8>
   1e9fe:	a2 2e       	mov	r10, r18
   1ea00:	b3 2e       	mov	r11, r19
   1ea02:	c4 2e       	mov	r12, r20
   1ea04:	d5 2e       	mov	r13, r21
   1ea06:	e6 2e       	mov	r14, r22
   1ea08:	f7 2e       	mov	r15, r23
   1ea0a:	08 2f       	mov	r16, r24
   1ea0c:	19 2f       	mov	r17, r25
   1ea0e:	a0 92 54 26 	sts	0x2654, r10	; 0x802654 <g_milliseconds_cnt64>
   1ea12:	b0 92 55 26 	sts	0x2655, r11	; 0x802655 <g_milliseconds_cnt64+0x1>
   1ea16:	c0 92 56 26 	sts	0x2656, r12	; 0x802656 <g_milliseconds_cnt64+0x2>
   1ea1a:	d0 92 57 26 	sts	0x2657, r13	; 0x802657 <g_milliseconds_cnt64+0x3>
   1ea1e:	e0 92 58 26 	sts	0x2658, r14	; 0x802658 <g_milliseconds_cnt64+0x4>
   1ea22:	f0 92 59 26 	sts	0x2659, r15	; 0x802659 <g_milliseconds_cnt64+0x5>
   1ea26:	00 93 5a 26 	sts	0x265A, r16	; 0x80265a <g_milliseconds_cnt64+0x6>
   1ea2a:	10 93 5b 26 	sts	0x265B, r17	; 0x80265b <g_milliseconds_cnt64+0x7>
}
   1ea2e:	00 00       	nop
   1ea30:	df 91       	pop	r29
   1ea32:	cf 91       	pop	r28
   1ea34:	1f 91       	pop	r17
   1ea36:	0f 91       	pop	r16
   1ea38:	ff 90       	pop	r15
   1ea3a:	ef 90       	pop	r14
   1ea3c:	df 90       	pop	r13
   1ea3e:	cf 90       	pop	r12
   1ea40:	bf 90       	pop	r11
   1ea42:	af 90       	pop	r10
   1ea44:	08 95       	ret

0001ea46 <rtc_start>:

static void rtc_start(void)
{
   1ea46:	cf 93       	push	r28
   1ea48:	df 93       	push	r29
   1ea4a:	cd b7       	in	r28, 0x3d	; 61
   1ea4c:	de b7       	in	r29, 0x3e	; 62
	rtc_set_callback(isr_rtc_alarm);
   1ea4e:	8f e2       	ldi	r24, 0x2F	; 47
   1ea50:	95 ef       	ldi	r25, 0xF5	; 245
   1ea52:	0e 94 5d 4e 	call	0x9cba	; 0x9cba <rtc_set_callback>
}
   1ea56:	00 00       	nop
   1ea58:	df 91       	pop	r29
   1ea5a:	cf 91       	pop	r28
   1ea5c:	08 95       	ret

0001ea5e <isr_rtc_alarm>:

void isr_rtc_alarm(uint32_t rtc_time)
{	// Alarm call-back with the current time
   1ea5e:	cf 93       	push	r28
   1ea60:	df 93       	push	r29
   1ea62:	00 d0       	rcall	.+0      	; 0x1ea64 <isr_rtc_alarm+0x6>
   1ea64:	1f 92       	push	r1
   1ea66:	cd b7       	in	r28, 0x3d	; 61
   1ea68:	de b7       	in	r29, 0x3e	; 62
   1ea6a:	69 83       	std	Y+1, r22	; 0x01
   1ea6c:	7a 83       	std	Y+2, r23	; 0x02
   1ea6e:	8b 83       	std	Y+3, r24	; 0x03
   1ea70:	9c 83       	std	Y+4, r25	; 0x04
	cpu_irq_enable();
   1ea72:	78 94       	sei
	sched_pop(rtc_time);
   1ea74:	89 81       	ldd	r24, Y+1	; 0x01
   1ea76:	9a 81       	ldd	r25, Y+2	; 0x02
   1ea78:	ab 81       	ldd	r26, Y+3	; 0x03
   1ea7a:	bc 81       	ldd	r27, Y+4	; 0x04
   1ea7c:	bc 01       	movw	r22, r24
   1ea7e:	cd 01       	movw	r24, r26
   1ea80:	f0 d9       	rcall	.-3104   	; 0x1de62 <sched_pop>
}
   1ea82:	00 00       	nop
   1ea84:	24 96       	adiw	r28, 0x04	; 4
   1ea86:	cd bf       	out	0x3d, r28	; 61
   1ea88:	de bf       	out	0x3e, r29	; 62
   1ea8a:	df 91       	pop	r29
   1ea8c:	cf 91       	pop	r28
   1ea8e:	08 95       	ret

0001ea90 <adc_init>:


static void adc_init(void)
{
   1ea90:	0f 93       	push	r16
   1ea92:	1f 93       	push	r17
   1ea94:	cf 93       	push	r28
   1ea96:	df 93       	push	r29
   1ea98:	cd b7       	in	r28, 0x3d	; 61
   1ea9a:	de b7       	in	r29, 0x3e	; 62
	/* Disable digital circuits of ADC pins */
	PORTA_PIN0CTRL |= PORT_ISC_INPUT_DISABLE_gc;
   1ea9c:	80 e1       	ldi	r24, 0x10	; 16
   1ea9e:	96 e0       	ldi	r25, 0x06	; 6
   1eaa0:	20 e1       	ldi	r18, 0x10	; 16
   1eaa2:	36 e0       	ldi	r19, 0x06	; 6
   1eaa4:	f9 01       	movw	r30, r18
   1eaa6:	20 81       	ld	r18, Z
   1eaa8:	27 60       	ori	r18, 0x07	; 7
   1eaaa:	fc 01       	movw	r30, r24
   1eaac:	20 83       	st	Z, r18
	PORTA_PIN1CTRL |= PORT_ISC_INPUT_DISABLE_gc;
   1eaae:	81 e1       	ldi	r24, 0x11	; 17
   1eab0:	96 e0       	ldi	r25, 0x06	; 6
   1eab2:	21 e1       	ldi	r18, 0x11	; 17
   1eab4:	36 e0       	ldi	r19, 0x06	; 6
   1eab6:	f9 01       	movw	r30, r18
   1eab8:	20 81       	ld	r18, Z
   1eaba:	27 60       	ori	r18, 0x07	; 7
   1eabc:	fc 01       	movw	r30, r24
   1eabe:	20 83       	st	Z, r18
	PORTA_PIN2CTRL |= PORT_ISC_INPUT_DISABLE_gc;
   1eac0:	82 e1       	ldi	r24, 0x12	; 18
   1eac2:	96 e0       	ldi	r25, 0x06	; 6
   1eac4:	22 e1       	ldi	r18, 0x12	; 18
   1eac6:	36 e0       	ldi	r19, 0x06	; 6
   1eac8:	f9 01       	movw	r30, r18
   1eaca:	20 81       	ld	r18, Z
   1eacc:	27 60       	ori	r18, 0x07	; 7
   1eace:	fc 01       	movw	r30, r24
   1ead0:	20 83       	st	Z, r18
	PORTA_PIN3CTRL |= PORT_ISC_INPUT_DISABLE_gc;
   1ead2:	83 e1       	ldi	r24, 0x13	; 19
   1ead4:	96 e0       	ldi	r25, 0x06	; 6
   1ead6:	23 e1       	ldi	r18, 0x13	; 19
   1ead8:	36 e0       	ldi	r19, 0x06	; 6
   1eada:	f9 01       	movw	r30, r18
   1eadc:	20 81       	ld	r18, Z
   1eade:	27 60       	ori	r18, 0x07	; 7
   1eae0:	fc 01       	movw	r30, r24
   1eae2:	20 83       	st	Z, r18
	PORTA_PIN4CTRL |= PORT_ISC_INPUT_DISABLE_gc;
   1eae4:	84 e1       	ldi	r24, 0x14	; 20
   1eae6:	96 e0       	ldi	r25, 0x06	; 6
   1eae8:	24 e1       	ldi	r18, 0x14	; 20
   1eaea:	36 e0       	ldi	r19, 0x06	; 6
   1eaec:	f9 01       	movw	r30, r18
   1eaee:	20 81       	ld	r18, Z
   1eaf0:	27 60       	ori	r18, 0x07	; 7
   1eaf2:	fc 01       	movw	r30, r24
   1eaf4:	20 83       	st	Z, r18
	PORTA_PIN5CTRL |= PORT_ISC_INPUT_DISABLE_gc;
   1eaf6:	85 e1       	ldi	r24, 0x15	; 21
   1eaf8:	96 e0       	ldi	r25, 0x06	; 6
   1eafa:	25 e1       	ldi	r18, 0x15	; 21
   1eafc:	36 e0       	ldi	r19, 0x06	; 6
   1eafe:	f9 01       	movw	r30, r18
   1eb00:	20 81       	ld	r18, Z
   1eb02:	27 60       	ori	r18, 0x07	; 7
   1eb04:	fc 01       	movw	r30, r24
   1eb06:	20 83       	st	Z, r18
	PORTB_PIN2CTRL |= PORT_ISC_INPUT_DISABLE_gc;
   1eb08:	82 e3       	ldi	r24, 0x32	; 50
   1eb0a:	96 e0       	ldi	r25, 0x06	; 6
   1eb0c:	22 e3       	ldi	r18, 0x32	; 50
   1eb0e:	36 e0       	ldi	r19, 0x06	; 6
   1eb10:	f9 01       	movw	r30, r18
   1eb12:	20 81       	ld	r18, Z
   1eb14:	27 60       	ori	r18, 0x07	; 7
   1eb16:	fc 01       	movw	r30, r24
   1eb18:	20 83       	st	Z, r18
	PORTB_PIN3CTRL |= PORT_ISC_INPUT_DISABLE_gc;
   1eb1a:	83 e3       	ldi	r24, 0x33	; 51
   1eb1c:	96 e0       	ldi	r25, 0x06	; 6
   1eb1e:	23 e3       	ldi	r18, 0x33	; 51
   1eb20:	36 e0       	ldi	r19, 0x06	; 6
   1eb22:	f9 01       	movw	r30, r18
   1eb24:	20 81       	ld	r18, Z
   1eb26:	27 60       	ori	r18, 0x07	; 7
   1eb28:	fc 01       	movw	r30, r24
   1eb2a:	20 83       	st	Z, r18

	/* Prepare the structures */
	adc_read_configuration(&ADC_VCTCXO_5V0_VBAT,							&g_adc_a_conf);
   1eb2c:	6d ee       	ldi	r22, 0xED	; 237
   1eb2e:	79 e2       	ldi	r23, 0x29	; 41
   1eb30:	80 e0       	ldi	r24, 0x00	; 0
   1eb32:	92 e0       	ldi	r25, 0x02	; 2
   1eb34:	0e 94 a9 a8 	call	0x15152	; 0x15152 <adc_read_configuration>
	adcch_read_configuration(&ADC_VCTCXO_5V0_VBAT, ADC_VCTCXO_5V0_VBAT_CH,	&g_adcch_vctcxo_5v0_vbat_conf);
   1eb38:	44 ef       	ldi	r20, 0xF4	; 244
   1eb3a:	59 e2       	ldi	r21, 0x29	; 41
   1eb3c:	61 e0       	ldi	r22, 0x01	; 1
   1eb3e:	80 e0       	ldi	r24, 0x00	; 0
   1eb40:	92 e0       	ldi	r25, 0x02	; 2
   1eb42:	0e 94 6e a9 	call	0x152dc	; 0x152dc <adcch_read_configuration>
	adcch_read_configuration(&ADC_IO_ADC4, ADC_IO_ADC4_CH,					&g_adcch_io_adc4_conf);
   1eb46:	48 ef       	ldi	r20, 0xF8	; 248
   1eb48:	59 e2       	ldi	r21, 0x29	; 41
   1eb4a:	62 e0       	ldi	r22, 0x02	; 2
   1eb4c:	80 e0       	ldi	r24, 0x00	; 0
   1eb4e:	92 e0       	ldi	r25, 0x02	; 2
   1eb50:	0e 94 6e a9 	call	0x152dc	; 0x152dc <adcch_read_configuration>
	adcch_read_configuration(&ADC_IO_ADC5, ADC_IO_ADC5_CH,					&g_adcch_io_adc5_conf);
   1eb54:	4c ef       	ldi	r20, 0xFC	; 252
   1eb56:	59 e2       	ldi	r21, 0x29	; 41
   1eb58:	64 e0       	ldi	r22, 0x04	; 4
   1eb5a:	80 e0       	ldi	r24, 0x00	; 0
   1eb5c:	92 e0       	ldi	r25, 0x02	; 2
   1eb5e:	0e 94 6e a9 	call	0x152dc	; 0x152dc <adcch_read_configuration>
	adcch_read_configuration(&ADC_SILENCE, ADC_SILENCE_CH,					&g_adcch_silence_conf);
   1eb62:	40 e0       	ldi	r20, 0x00	; 0
   1eb64:	5a e2       	ldi	r21, 0x2A	; 42
   1eb66:	68 e0       	ldi	r22, 0x08	; 8
   1eb68:	80 e0       	ldi	r24, 0x00	; 0
   1eb6a:	92 e0       	ldi	r25, 0x02	; 2
   1eb6c:	0e 94 6e a9 	call	0x152dc	; 0x152dc <adcch_read_configuration>
	adc_read_configuration(&ADC_TEMP,										&g_adc_b_conf);
   1eb70:	64 e0       	ldi	r22, 0x04	; 4
   1eb72:	7a e2       	ldi	r23, 0x2A	; 42
   1eb74:	80 e4       	ldi	r24, 0x40	; 64
   1eb76:	92 e0       	ldi	r25, 0x02	; 2
   1eb78:	0e 94 a9 a8 	call	0x15152	; 0x15152 <adc_read_configuration>
	adcch_read_configuration(&ADC_TEMP, ADC_TEMP_CH,						&g_adcch_temp_conf);
   1eb7c:	4b e0       	ldi	r20, 0x0B	; 11
   1eb7e:	5a e2       	ldi	r21, 0x2A	; 42
   1eb80:	61 e0       	ldi	r22, 0x01	; 1
   1eb82:	80 e4       	ldi	r24, 0x40	; 64
   1eb84:	92 e0       	ldi	r25, 0x02	; 2
   1eb86:	0e 94 6e a9 	call	0x152dc	; 0x152dc <adcch_read_configuration>

	/* ADC-clock request */
	adc_set_clock_rate(&g_adc_a_conf, 1000000UL);												// External signals: 100kHz .. 2000kHz
   1eb8a:	40 e4       	ldi	r20, 0x40	; 64
   1eb8c:	52 e4       	ldi	r21, 0x42	; 66
   1eb8e:	6f e0       	ldi	r22, 0x0F	; 15
   1eb90:	70 e0       	ldi	r23, 0x00	; 0
   1eb92:	8d ee       	ldi	r24, 0xED	; 237
   1eb94:	99 e2       	ldi	r25, 0x29	; 41
   1eb96:	0e 94 d8 c9 	call	0x193b0	; 0x193b0 <adc_set_clock_rate>
	adc_set_clock_rate(&g_adc_b_conf,  115000UL);												// Internal signals: 100kHz ..  125kHz
   1eb9a:	48 e3       	ldi	r20, 0x38	; 56
   1eb9c:	51 ec       	ldi	r21, 0xC1	; 193
   1eb9e:	61 e0       	ldi	r22, 0x01	; 1
   1eba0:	70 e0       	ldi	r23, 0x00	; 0
   1eba2:	84 e0       	ldi	r24, 0x04	; 4
   1eba4:	9a e2       	ldi	r25, 0x2A	; 42
   1eba6:	0e 94 d8 c9 	call	0x193b0	; 0x193b0 <adc_set_clock_rate>

	/* Enable internal ADC-B input for temperature measurement */
	adc_disable_internal_input(&g_adc_a_conf,		ADC_INT_TEMPSENSE				   );
   1ebaa:	61 e0       	ldi	r22, 0x01	; 1
   1ebac:	8d ee       	ldi	r24, 0xED	; 237
   1ebae:	99 e2       	ldi	r25, 0x29	; 41
   1ebb0:	0e 94 60 cb 	call	0x196c0	; 0x196c0 <adc_disable_internal_input>
	adc_enable_internal_input (&g_adc_a_conf,							ADC_INT_BANDGAP);
   1ebb4:	62 e0       	ldi	r22, 0x02	; 2
   1ebb6:	8d ee       	ldi	r24, 0xED	; 237
   1ebb8:	99 e2       	ldi	r25, 0x29	; 41
   1ebba:	0e 94 46 cb 	call	0x1968c	; 0x1968c <adc_enable_internal_input>
	adc_enable_internal_input (&g_adc_b_conf,		ADC_INT_TEMPSENSE | ADC_INT_BANDGAP);
   1ebbe:	63 e0       	ldi	r22, 0x03	; 3
   1ebc0:	84 e0       	ldi	r24, 0x04	; 4
   1ebc2:	9a e2       	ldi	r25, 0x2A	; 42
   1ebc4:	0e 94 46 cb 	call	0x1968c	; 0x1968c <adc_enable_internal_input>

	/* Current limitation */
	adc_set_current_limit(&g_adc_a_conf,			ADC_CURRENT_LIMIT_MED);
   1ebc8:	62 e0       	ldi	r22, 0x02	; 2
   1ebca:	8d ee       	ldi	r24, 0xED	; 237
   1ebcc:	99 e2       	ldi	r25, 0x29	; 41
   1ebce:	0e 94 a9 cb 	call	0x19752	; 0x19752 <adc_set_current_limit>
	adc_set_current_limit(&g_adc_b_conf,			ADC_CURRENT_LIMIT_HIGH);
   1ebd2:	63 e0       	ldi	r22, 0x03	; 3
   1ebd4:	84 e0       	ldi	r24, 0x04	; 4
   1ebd6:	9a e2       	ldi	r25, 0x2A	; 42
   1ebd8:	0e 94 a9 cb 	call	0x19752	; 0x19752 <adc_set_current_limit>

	/* ADC impedance */
	adc_set_gain_impedance_mode(&g_adc_a_conf,		ADC_GAIN_HIGHIMPEDANCE);
   1ebdc:	60 e0       	ldi	r22, 0x00	; 0
   1ebde:	8d ee       	ldi	r24, 0xED	; 237
   1ebe0:	99 e2       	ldi	r25, 0x29	; 41
   1ebe2:	0e 94 7c cb 	call	0x196f8	; 0x196f8 <adc_set_gain_impedance_mode>
	adc_set_gain_impedance_mode(&g_adc_b_conf,		ADC_GAIN_HIGHIMPEDANCE);
   1ebe6:	60 e0       	ldi	r22, 0x00	; 0
   1ebe8:	84 e0       	ldi	r24, 0x04	; 4
   1ebea:	9a e2       	ldi	r25, 0x2A	; 42
   1ebec:	0e 94 7c cb 	call	0x196f8	; 0x196f8 <adc_set_gain_impedance_mode>

	/* PIN assignment */
	adcch_set_input(&g_adcch_vctcxo_5v0_vbat_conf,	ADCCH_POS_PIN1,			ADCCH_NEG_NONE, 1);
   1ebf0:	21 e0       	ldi	r18, 0x01	; 1
   1ebf2:	4a e0       	ldi	r20, 0x0A	; 10
   1ebf4:	61 e0       	ldi	r22, 0x01	; 1
   1ebf6:	84 ef       	ldi	r24, 0xF4	; 244
   1ebf8:	99 e2       	ldi	r25, 0x29	; 41
   1ebfa:	0e 94 43 cc 	call	0x19886	; 0x19886 <adcch_set_input>
	adcch_set_input(&g_adcch_io_adc4_conf,			ADCCH_POS_PIN4,			ADCCH_NEG_NONE, 1);
   1ebfe:	21 e0       	ldi	r18, 0x01	; 1
   1ec00:	4a e0       	ldi	r20, 0x0A	; 10
   1ec02:	64 e0       	ldi	r22, 0x04	; 4
   1ec04:	88 ef       	ldi	r24, 0xF8	; 248
   1ec06:	99 e2       	ldi	r25, 0x29	; 41
   1ec08:	0e 94 43 cc 	call	0x19886	; 0x19886 <adcch_set_input>
	adcch_set_input(&g_adcch_io_adc5_conf,			ADCCH_POS_PIN5,			ADCCH_NEG_NONE, 1);
   1ec0c:	21 e0       	ldi	r18, 0x01	; 1
   1ec0e:	4a e0       	ldi	r20, 0x0A	; 10
   1ec10:	65 e0       	ldi	r22, 0x05	; 5
   1ec12:	8c ef       	ldi	r24, 0xFC	; 252
   1ec14:	99 e2       	ldi	r25, 0x29	; 41
   1ec16:	0e 94 43 cc 	call	0x19886	; 0x19886 <adcch_set_input>
	adcch_set_input(&g_adcch_silence_conf,			ADCCH_POS_BANDGAP,		ADCCH_NEG_NONE, 1);
   1ec1a:	21 e0       	ldi	r18, 0x01	; 1
   1ec1c:	4a e0       	ldi	r20, 0x0A	; 10
   1ec1e:	61 e1       	ldi	r22, 0x11	; 17
   1ec20:	80 e0       	ldi	r24, 0x00	; 0
   1ec22:	9a e2       	ldi	r25, 0x2A	; 42
   1ec24:	0e 94 43 cc 	call	0x19886	; 0x19886 <adcch_set_input>
	adcch_set_input(&g_adcch_temp_conf,				ADCCH_POS_TEMPSENSE,	ADCCH_NEG_NONE, 1);
   1ec28:	21 e0       	ldi	r18, 0x01	; 1
   1ec2a:	4a e0       	ldi	r20, 0x0A	; 10
   1ec2c:	60 e1       	ldi	r22, 0x10	; 16
   1ec2e:	8b e0       	ldi	r24, 0x0B	; 11
   1ec30:	9a e2       	ldi	r25, 0x2A	; 42
   1ec32:	0e 94 43 cc 	call	0x19886	; 0x19886 <adcch_set_input>

	/* Convertion and reference */
	adc_set_conversion_parameters(&g_adc_a_conf,	ADC_SIGN_OFF, ADC_RES_12, ADC_REF_AREFA);	// ADC-A: ADC0 (Pin 62 3V0 as reference pin)
   1ec36:	20 e2       	ldi	r18, 0x20	; 32
   1ec38:	40 e0       	ldi	r20, 0x00	; 0
   1ec3a:	60 e0       	ldi	r22, 0x00	; 0
   1ec3c:	8d ee       	ldi	r24, 0xED	; 237
   1ec3e:	99 e2       	ldi	r25, 0x29	; 41
   1ec40:	0e 94 3d ca 	call	0x1947a	; 0x1947a <adc_set_conversion_parameters>
	adc_set_conversion_parameters(&g_adc_b_conf,	ADC_SIGN_OFF, ADC_RES_12, ADC_REF_BANDGAP);	// ADC-B: bandgap diode (1V0)
   1ec44:	20 e0       	ldi	r18, 0x00	; 0
   1ec46:	40 e0       	ldi	r20, 0x00	; 0
   1ec48:	60 e0       	ldi	r22, 0x00	; 0
   1ec4a:	84 e0       	ldi	r24, 0x04	; 4
   1ec4c:	9a e2       	ldi	r25, 0x2A	; 42
   1ec4e:	0e 94 3d ca 	call	0x1947a	; 0x1947a <adc_set_conversion_parameters>

	/* PIN scan on ADC-channel 0 */
	adcch_set_pin_scan(&g_adcch_vctcxo_5v0_vbat_conf, 0, 2);									// ADC-A: scan between ADC1 .. ADC3
   1ec52:	42 e0       	ldi	r20, 0x02	; 2
   1ec54:	60 e0       	ldi	r22, 0x00	; 0
   1ec56:	84 ef       	ldi	r24, 0xF4	; 244
   1ec58:	99 e2       	ldi	r25, 0x29	; 41
   1ec5a:	0e 94 ef cc 	call	0x199de	; 0x199de <adcch_set_pin_scan>

	/* Trigger */
	adc_set_conversion_trigger(&g_adc_a_conf, ADC_TRIG_EVENT_SINGLE, 4, 1);
   1ec5e:	21 e0       	ldi	r18, 0x01	; 1
   1ec60:	44 e0       	ldi	r20, 0x04	; 4
   1ec62:	62 e0       	ldi	r22, 0x02	; 2
   1ec64:	8d ee       	ldi	r24, 0xED	; 237
   1ec66:	99 e2       	ldi	r25, 0x29	; 41
   1ec68:	0e 94 7c ca 	call	0x194f8	; 0x194f8 <adc_set_conversion_trigger>
	adc_set_conversion_trigger(&g_adc_b_conf, ADC_TRIG_EVENT_SINGLE, 1, 0);
   1ec6c:	20 e0       	ldi	r18, 0x00	; 0
   1ec6e:	41 e0       	ldi	r20, 0x01	; 1
   1ec70:	62 e0       	ldi	r22, 0x02	; 2
   1ec72:	84 e0       	ldi	r24, 0x04	; 4
   1ec74:	9a e2       	ldi	r25, 0x2A	; 42
   1ec76:	0e 94 7c ca 	call	0x194f8	; 0x194f8 <adc_set_conversion_trigger>

	/* Interrupt service routine */
	adc_set_callback(&ADCA, isr_adc_a);
   1ec7a:	6b ed       	ldi	r22, 0xDB	; 219
   1ec7c:	76 ef       	ldi	r23, 0xF6	; 246
   1ec7e:	80 e0       	ldi	r24, 0x00	; 0
   1ec80:	92 e0       	ldi	r25, 0x02	; 2
   1ec82:	0e 94 3c a3 	call	0x14678	; 0x14678 <adc_set_callback>
	adc_set_callback(&ADCB, isr_adc_b);
   1ec86:	6c ec       	ldi	r22, 0xCC	; 204
   1ec88:	78 ef       	ldi	r23, 0xF8	; 248
   1ec8a:	80 e4       	ldi	r24, 0x40	; 64
   1ec8c:	92 e0       	ldi	r25, 0x02	; 2
   1ec8e:	0e 94 3c a3 	call	0x14678	; 0x14678 <adc_set_callback>

	/* Interrupt type */
	adcch_set_interrupt_mode(&g_adcch_vctcxo_5v0_vbat_conf,	ADCCH_MODE_COMPLETE);
   1ec92:	60 e0       	ldi	r22, 0x00	; 0
   1ec94:	84 ef       	ldi	r24, 0xF4	; 244
   1ec96:	99 e2       	ldi	r25, 0x29	; 41
   1ec98:	0e 94 11 cd 	call	0x19a22	; 0x19a22 <adcch_set_interrupt_mode>
	adcch_set_interrupt_mode(&g_adcch_io_adc4_conf,			ADCCH_MODE_COMPLETE);
   1ec9c:	60 e0       	ldi	r22, 0x00	; 0
   1ec9e:	88 ef       	ldi	r24, 0xF8	; 248
   1eca0:	99 e2       	ldi	r25, 0x29	; 41
   1eca2:	0e 94 11 cd 	call	0x19a22	; 0x19a22 <adcch_set_interrupt_mode>
	adcch_set_interrupt_mode(&g_adcch_io_adc5_conf,			ADCCH_MODE_COMPLETE);
   1eca6:	60 e0       	ldi	r22, 0x00	; 0
   1eca8:	8c ef       	ldi	r24, 0xFC	; 252
   1ecaa:	99 e2       	ldi	r25, 0x29	; 41
   1ecac:	0e 94 11 cd 	call	0x19a22	; 0x19a22 <adcch_set_interrupt_mode>
	adcch_set_interrupt_mode(&g_adcch_silence_conf,			ADCCH_MODE_COMPLETE);
   1ecb0:	60 e0       	ldi	r22, 0x00	; 0
   1ecb2:	80 e0       	ldi	r24, 0x00	; 0
   1ecb4:	9a e2       	ldi	r25, 0x2A	; 42
   1ecb6:	0e 94 11 cd 	call	0x19a22	; 0x19a22 <adcch_set_interrupt_mode>
	adcch_set_interrupt_mode(&g_adcch_temp_conf,			ADCCH_MODE_COMPLETE);
   1ecba:	60 e0       	ldi	r22, 0x00	; 0
   1ecbc:	8b e0       	ldi	r24, 0x0B	; 11
   1ecbe:	9a e2       	ldi	r25, 0x2A	; 42
   1ecc0:	0e 94 11 cd 	call	0x19a22	; 0x19a22 <adcch_set_interrupt_mode>

	/* Interrupt enable */
	adcch_enable_interrupt(&g_adcch_vctcxo_5v0_vbat_conf);
   1ecc4:	84 ef       	ldi	r24, 0xF4	; 244
   1ecc6:	99 e2       	ldi	r25, 0x29	; 41
   1ecc8:	0e 94 35 cd 	call	0x19a6a	; 0x19a6a <adcch_enable_interrupt>
	adcch_enable_interrupt(&g_adcch_io_adc4_conf);
   1eccc:	88 ef       	ldi	r24, 0xF8	; 248
   1ecce:	99 e2       	ldi	r25, 0x29	; 41
   1ecd0:	0e 94 35 cd 	call	0x19a6a	; 0x19a6a <adcch_enable_interrupt>
	adcch_enable_interrupt(&g_adcch_io_adc5_conf);
   1ecd4:	8c ef       	ldi	r24, 0xFC	; 252
   1ecd6:	99 e2       	ldi	r25, 0x29	; 41
   1ecd8:	0e 94 35 cd 	call	0x19a6a	; 0x19a6a <adcch_enable_interrupt>
	adcch_enable_interrupt(&g_adcch_silence_conf);
   1ecdc:	80 e0       	ldi	r24, 0x00	; 0
   1ecde:	9a e2       	ldi	r25, 0x2A	; 42
   1ece0:	0e 94 35 cd 	call	0x19a6a	; 0x19a6a <adcch_enable_interrupt>
	adcch_enable_interrupt(&g_adcch_temp_conf);
   1ece4:	8b e0       	ldi	r24, 0x0B	; 11
   1ece6:	9a e2       	ldi	r25, 0x2A	; 42
   1ece8:	0e 94 35 cd 	call	0x19a6a	; 0x19a6a <adcch_enable_interrupt>

	/* Execute the new settings */
	adc_write_configuration(&ADCA,											&g_adc_a_conf);
   1ecec:	6d ee       	ldi	r22, 0xED	; 237
   1ecee:	79 e2       	ldi	r23, 0x29	; 41
   1ecf0:	80 e0       	ldi	r24, 0x00	; 0
   1ecf2:	92 e0       	ldi	r25, 0x02	; 2
   1ecf4:	0e 94 31 a8 	call	0x15062	; 0x15062 <adc_write_configuration>
	adcch_write_configuration(&ADC_VCTCXO_5V0_VBAT,	ADC_VCTCXO_5V0_VBAT_CH,	&g_adcch_vctcxo_5v0_vbat_conf);
   1ecf8:	44 ef       	ldi	r20, 0xF4	; 244
   1ecfa:	59 e2       	ldi	r21, 0x29	; 41
   1ecfc:	61 e0       	ldi	r22, 0x01	; 1
   1ecfe:	80 e0       	ldi	r24, 0x00	; 0
   1ed00:	92 e0       	ldi	r25, 0x02	; 2
   1ed02:	0e 94 f9 a8 	call	0x151f2	; 0x151f2 <adcch_write_configuration>
	adcch_write_configuration(&ADC_IO_ADC4,			ADC_IO_ADC4_CH,			&g_adcch_io_adc4_conf);
   1ed06:	48 ef       	ldi	r20, 0xF8	; 248
   1ed08:	59 e2       	ldi	r21, 0x29	; 41
   1ed0a:	62 e0       	ldi	r22, 0x02	; 2
   1ed0c:	80 e0       	ldi	r24, 0x00	; 0
   1ed0e:	92 e0       	ldi	r25, 0x02	; 2
   1ed10:	0e 94 f9 a8 	call	0x151f2	; 0x151f2 <adcch_write_configuration>
	adcch_write_configuration(&ADC_IO_ADC5,			ADC_IO_ADC5_CH,			&g_adcch_io_adc5_conf);
   1ed14:	4c ef       	ldi	r20, 0xFC	; 252
   1ed16:	59 e2       	ldi	r21, 0x29	; 41
   1ed18:	64 e0       	ldi	r22, 0x04	; 4
   1ed1a:	80 e0       	ldi	r24, 0x00	; 0
   1ed1c:	92 e0       	ldi	r25, 0x02	; 2
   1ed1e:	0e 94 f9 a8 	call	0x151f2	; 0x151f2 <adcch_write_configuration>
	adcch_write_configuration(&ADC_SILENCE,			ADC_SILENCE_CH,			&g_adcch_silence_conf);
   1ed22:	40 e0       	ldi	r20, 0x00	; 0
   1ed24:	5a e2       	ldi	r21, 0x2A	; 42
   1ed26:	68 e0       	ldi	r22, 0x08	; 8
   1ed28:	80 e0       	ldi	r24, 0x00	; 0
   1ed2a:	92 e0       	ldi	r25, 0x02	; 2
   1ed2c:	0e 94 f9 a8 	call	0x151f2	; 0x151f2 <adcch_write_configuration>
	adc_write_configuration(&ADCB,											&g_adc_b_conf);
   1ed30:	64 e0       	ldi	r22, 0x04	; 4
   1ed32:	7a e2       	ldi	r23, 0x2A	; 42
   1ed34:	80 e4       	ldi	r24, 0x40	; 64
   1ed36:	92 e0       	ldi	r25, 0x02	; 2
   1ed38:	0e 94 31 a8 	call	0x15062	; 0x15062 <adc_write_configuration>
	adcch_write_configuration(&ADC_TEMP,			ADC_TEMP_CH,			&g_adcch_temp_conf);
   1ed3c:	4b e0       	ldi	r20, 0x0B	; 11
   1ed3e:	5a e2       	ldi	r21, 0x2A	; 42
   1ed40:	61 e0       	ldi	r22, 0x01	; 1
   1ed42:	80 e4       	ldi	r24, 0x40	; 64
   1ed44:	92 e0       	ldi	r25, 0x02	; 2
   1ed46:	0e 94 f9 a8 	call	0x151f2	; 0x151f2 <adcch_write_configuration>

	/* Get production signature for calibration */
	ADCA_CAL = adc_get_calibration_data(ADC_CAL_ADCA);
   1ed4a:	0c e0       	ldi	r16, 0x0C	; 12
   1ed4c:	12 e0       	ldi	r17, 0x02	; 2
   1ed4e:	80 e0       	ldi	r24, 0x00	; 0
   1ed50:	0e 94 77 c9 	call	0x192ee	; 0x192ee <adc_get_calibration_data>
   1ed54:	f8 01       	movw	r30, r16
   1ed56:	80 83       	st	Z, r24
   1ed58:	91 83       	std	Z+1, r25	; 0x01
	ADCB_CAL = adc_get_calibration_data(ADC_CAL_ADCB);
   1ed5a:	0c e4       	ldi	r16, 0x4C	; 76
   1ed5c:	12 e0       	ldi	r17, 0x02	; 2
   1ed5e:	81 e0       	ldi	r24, 0x01	; 1
   1ed60:	0e 94 77 c9 	call	0x192ee	; 0x192ee <adc_get_calibration_data>
   1ed64:	f8 01       	movw	r30, r16
   1ed66:	80 83       	st	Z, r24
   1ed68:	91 83       	std	Z+1, r25	; 0x01
}
   1ed6a:	00 00       	nop
   1ed6c:	df 91       	pop	r29
   1ed6e:	cf 91       	pop	r28
   1ed70:	1f 91       	pop	r17
   1ed72:	0f 91       	pop	r16
   1ed74:	08 95       	ret

0001ed76 <adc_start>:

static void adc_start(void)
{
   1ed76:	cf 93       	push	r28
   1ed78:	df 93       	push	r29
   1ed7a:	cd b7       	in	r28, 0x3d	; 61
   1ed7c:	de b7       	in	r29, 0x3e	; 62
	adc_enable(&ADCA);
   1ed7e:	80 e0       	ldi	r24, 0x00	; 0
   1ed80:	92 e0       	ldi	r25, 0x02	; 2
   1ed82:	0e 94 cd a3 	call	0x1479a	; 0x1479a <adc_enable>
	adc_enable(&ADCB);
   1ed86:	80 e4       	ldi	r24, 0x40	; 64
   1ed88:	92 e0       	ldi	r25, 0x02	; 2
   1ed8a:	0e 94 cd a3 	call	0x1479a	; 0x1479a <adc_enable>
}
   1ed8e:	00 00       	nop
   1ed90:	df 91       	pop	r29
   1ed92:	cf 91       	pop	r28
   1ed94:	08 95       	ret

0001ed96 <adc_stop>:

static void adc_stop(void)
{
   1ed96:	cf 93       	push	r28
   1ed98:	df 93       	push	r29
   1ed9a:	cd b7       	in	r28, 0x3d	; 61
   1ed9c:	de b7       	in	r29, 0x3e	; 62
	adc_disable(&ADCA);
   1ed9e:	80 e0       	ldi	r24, 0x00	; 0
   1eda0:	92 e0       	ldi	r25, 0x02	; 2
   1eda2:	0e 94 ee a3 	call	0x147dc	; 0x147dc <adc_disable>
	adc_disable(&ADCB);
   1eda6:	80 e4       	ldi	r24, 0x40	; 64
   1eda8:	92 e0       	ldi	r25, 0x02	; 2
   1edaa:	0e 94 ee a3 	call	0x147dc	; 0x147dc <adc_disable>
}
   1edae:	00 00       	nop
   1edb0:	df 91       	pop	r29
   1edb2:	cf 91       	pop	r28
   1edb4:	08 95       	ret

0001edb6 <isr_adc_a>:

void isr_adc_a(ADC_t* adc, uint8_t ch_mask, adc_result_t res)
{
   1edb6:	cf 93       	push	r28
   1edb8:	df 93       	push	r29
   1edba:	cd b7       	in	r28, 0x3d	; 61
   1edbc:	de b7       	in	r29, 0x3e	; 62
   1edbe:	28 97       	sbiw	r28, 0x08	; 8
   1edc0:	cd bf       	out	0x3d, r28	; 61
   1edc2:	de bf       	out	0x3e, r29	; 62
   1edc4:	8c 83       	std	Y+4, r24	; 0x04
   1edc6:	9d 83       	std	Y+5, r25	; 0x05
   1edc8:	6e 83       	std	Y+6, r22	; 0x06
   1edca:	4f 83       	std	Y+7, r20	; 0x07
   1edcc:	58 87       	std	Y+8, r21	; 0x08
	uint8_t scan_ofs_next = (ADCA_CH0_SCAN >> 4);
   1edce:	86 e2       	ldi	r24, 0x26	; 38
   1edd0:	92 e0       	ldi	r25, 0x02	; 2
   1edd2:	fc 01       	movw	r30, r24
   1edd4:	80 81       	ld	r24, Z
   1edd6:	82 95       	swap	r24
   1edd8:	8f 70       	andi	r24, 0x0F	; 15
   1edda:	89 83       	std	Y+1, r24	; 0x01
	int16_t val = res - C_ADC_0V0_DELTA;
   1eddc:	8f 81       	ldd	r24, Y+7	; 0x07
   1edde:	98 85       	ldd	r25, Y+8	; 0x08
   1ede0:	8e 5b       	subi	r24, 0xBE	; 190
   1ede2:	91 09       	sbc	r25, r1
   1ede4:	8a 83       	std	Y+2, r24	; 0x02
   1ede6:	9b 83       	std	Y+3, r25	; 0x03

	if ((ch_mask & ADC_VCTCXO_5V0_VBAT_CH)) {
   1ede8:	8e 81       	ldd	r24, Y+6	; 0x06
   1edea:	88 2f       	mov	r24, r24
   1edec:	90 e0       	ldi	r25, 0x00	; 0
   1edee:	81 70       	andi	r24, 0x01	; 1
   1edf0:	99 27       	eor	r25, r25
   1edf2:	89 2b       	or	r24, r25
   1edf4:	09 f4       	brne	.+2      	; 0x1edf8 <isr_adc_a+0x42>
   1edf6:	de c0       	rjmp	.+444    	; 0x1efb4 <isr_adc_a+0x1fe>
		switch (scan_ofs_next) {
   1edf8:	89 81       	ldd	r24, Y+1	; 0x01
   1edfa:	88 2f       	mov	r24, r24
   1edfc:	90 e0       	ldi	r25, 0x00	; 0
   1edfe:	81 30       	cpi	r24, 0x01	; 1
   1ee00:	91 05       	cpc	r25, r1
   1ee02:	41 f0       	breq	.+16     	; 0x1ee14 <isr_adc_a+0x5e>
   1ee04:	82 30       	cpi	r24, 0x02	; 2
   1ee06:	91 05       	cpc	r25, r1
   1ee08:	09 f4       	brne	.+2      	; 0x1ee0c <isr_adc_a+0x56>
   1ee0a:	49 c0       	rjmp	.+146    	; 0x1ee9e <isr_adc_a+0xe8>
   1ee0c:	89 2b       	or	r24, r25
   1ee0e:	09 f4       	brne	.+2      	; 0x1ee12 <isr_adc_a+0x5c>
   1ee10:	8b c0       	rjmp	.+278    	; 0x1ef28 <isr_adc_a+0x172>
		if (++g_adc_silence_cnt >= C_ADC_SUM_CNT) {
			g_adc_silence_cur = g_adc_silence_sum;
			g_adc_silence_sum = g_adc_silence_cnt = 0;
		}
	}
}
   1ee12:	bb c1       	rjmp	.+886    	; 0x1f18a <isr_adc_a+0x3d4>
	int16_t val = res - C_ADC_0V0_DELTA;

	if ((ch_mask & ADC_VCTCXO_5V0_VBAT_CH)) {
		switch (scan_ofs_next) {
			case ADC_CH0_SCAN_5V0:
				g_adc_vctcxo_sum += val;
   1ee14:	8a 81       	ldd	r24, Y+2	; 0x02
   1ee16:	9b 81       	ldd	r25, Y+3	; 0x03
   1ee18:	9c 01       	movw	r18, r24
   1ee1a:	99 0f       	add	r25, r25
   1ee1c:	44 0b       	sbc	r20, r20
   1ee1e:	55 0b       	sbc	r21, r21
   1ee20:	80 91 13 2a 	lds	r24, 0x2A13	; 0x802a13 <g_adc_vctcxo_sum>
   1ee24:	90 91 14 2a 	lds	r25, 0x2A14	; 0x802a14 <g_adc_vctcxo_sum+0x1>
   1ee28:	a0 91 15 2a 	lds	r26, 0x2A15	; 0x802a15 <g_adc_vctcxo_sum+0x2>
   1ee2c:	b0 91 16 2a 	lds	r27, 0x2A16	; 0x802a16 <g_adc_vctcxo_sum+0x3>
   1ee30:	82 0f       	add	r24, r18
   1ee32:	93 1f       	adc	r25, r19
   1ee34:	a4 1f       	adc	r26, r20
   1ee36:	b5 1f       	adc	r27, r21
   1ee38:	80 93 13 2a 	sts	0x2A13, r24	; 0x802a13 <g_adc_vctcxo_sum>
   1ee3c:	90 93 14 2a 	sts	0x2A14, r25	; 0x802a14 <g_adc_vctcxo_sum+0x1>
   1ee40:	a0 93 15 2a 	sts	0x2A15, r26	; 0x802a15 <g_adc_vctcxo_sum+0x2>
   1ee44:	b0 93 16 2a 	sts	0x2A16, r27	; 0x802a16 <g_adc_vctcxo_sum+0x3>
				if (++g_adc_vctcxo_cnt >= C_ADC_SUM_CNT) {
   1ee48:	80 91 17 2a 	lds	r24, 0x2A17	; 0x802a17 <g_adc_vctcxo_cnt>
   1ee4c:	90 91 18 2a 	lds	r25, 0x2A18	; 0x802a18 <g_adc_vctcxo_cnt+0x1>
   1ee50:	01 96       	adiw	r24, 0x01	; 1
   1ee52:	80 93 17 2a 	sts	0x2A17, r24	; 0x802a17 <g_adc_vctcxo_cnt>
   1ee56:	90 93 18 2a 	sts	0x2A18, r25	; 0x802a18 <g_adc_vctcxo_cnt+0x1>
   1ee5a:	8f 3f       	cpi	r24, 0xFF	; 255
   1ee5c:	91 05       	cpc	r25, r1
   1ee5e:	09 f0       	breq	.+2      	; 0x1ee62 <isr_adc_a+0xac>
   1ee60:	08 f4       	brcc	.+2      	; 0x1ee64 <isr_adc_a+0xae>
   1ee62:	8e c1       	rjmp	.+796    	; 0x1f180 <isr_adc_a+0x3ca>
					g_adc_vctcxo_cur = g_adc_vctcxo_sum;
   1ee64:	80 91 13 2a 	lds	r24, 0x2A13	; 0x802a13 <g_adc_vctcxo_sum>
   1ee68:	90 91 14 2a 	lds	r25, 0x2A14	; 0x802a14 <g_adc_vctcxo_sum+0x1>
   1ee6c:	a0 91 15 2a 	lds	r26, 0x2A15	; 0x802a15 <g_adc_vctcxo_sum+0x2>
   1ee70:	b0 91 16 2a 	lds	r27, 0x2A16	; 0x802a16 <g_adc_vctcxo_sum+0x3>
   1ee74:	80 93 0f 2a 	sts	0x2A0F, r24	; 0x802a0f <g_adc_vctcxo_cur>
   1ee78:	90 93 10 2a 	sts	0x2A10, r25	; 0x802a10 <g_adc_vctcxo_cur+0x1>
   1ee7c:	a0 93 11 2a 	sts	0x2A11, r26	; 0x802a11 <g_adc_vctcxo_cur+0x2>
   1ee80:	b0 93 12 2a 	sts	0x2A12, r27	; 0x802a12 <g_adc_vctcxo_cur+0x3>
					g_adc_vctcxo_sum = g_adc_vctcxo_cnt = 0;
   1ee84:	10 92 17 2a 	sts	0x2A17, r1	; 0x802a17 <g_adc_vctcxo_cnt>
   1ee88:	10 92 18 2a 	sts	0x2A18, r1	; 0x802a18 <g_adc_vctcxo_cnt+0x1>
   1ee8c:	10 92 13 2a 	sts	0x2A13, r1	; 0x802a13 <g_adc_vctcxo_sum>
   1ee90:	10 92 14 2a 	sts	0x2A14, r1	; 0x802a14 <g_adc_vctcxo_sum+0x1>
   1ee94:	10 92 15 2a 	sts	0x2A15, r1	; 0x802a15 <g_adc_vctcxo_sum+0x2>
   1ee98:	10 92 16 2a 	sts	0x2A16, r1	; 0x802a16 <g_adc_vctcxo_sum+0x3>
				}
			break;
   1ee9c:	71 c1       	rjmp	.+738    	; 0x1f180 <isr_adc_a+0x3ca>

			case ADC_CH0_SCAN_VBAT:
				g_adc_5v0_sum += val;
   1ee9e:	8a 81       	ldd	r24, Y+2	; 0x02
   1eea0:	9b 81       	ldd	r25, Y+3	; 0x03
   1eea2:	9c 01       	movw	r18, r24
   1eea4:	99 0f       	add	r25, r25
   1eea6:	44 0b       	sbc	r20, r20
   1eea8:	55 0b       	sbc	r21, r21
   1eeaa:	80 91 1d 2a 	lds	r24, 0x2A1D	; 0x802a1d <g_adc_5v0_sum>
   1eeae:	90 91 1e 2a 	lds	r25, 0x2A1E	; 0x802a1e <g_adc_5v0_sum+0x1>
   1eeb2:	a0 91 1f 2a 	lds	r26, 0x2A1F	; 0x802a1f <g_adc_5v0_sum+0x2>
   1eeb6:	b0 91 20 2a 	lds	r27, 0x2A20	; 0x802a20 <g_adc_5v0_sum+0x3>
   1eeba:	82 0f       	add	r24, r18
   1eebc:	93 1f       	adc	r25, r19
   1eebe:	a4 1f       	adc	r26, r20
   1eec0:	b5 1f       	adc	r27, r21
   1eec2:	80 93 1d 2a 	sts	0x2A1D, r24	; 0x802a1d <g_adc_5v0_sum>
   1eec6:	90 93 1e 2a 	sts	0x2A1E, r25	; 0x802a1e <g_adc_5v0_sum+0x1>
   1eeca:	a0 93 1f 2a 	sts	0x2A1F, r26	; 0x802a1f <g_adc_5v0_sum+0x2>
   1eece:	b0 93 20 2a 	sts	0x2A20, r27	; 0x802a20 <g_adc_5v0_sum+0x3>
				if (++g_adc_5v0_cnt >= C_ADC_SUM_CNT) {
   1eed2:	80 91 21 2a 	lds	r24, 0x2A21	; 0x802a21 <g_adc_5v0_cnt>
   1eed6:	90 91 22 2a 	lds	r25, 0x2A22	; 0x802a22 <g_adc_5v0_cnt+0x1>
   1eeda:	01 96       	adiw	r24, 0x01	; 1
   1eedc:	80 93 21 2a 	sts	0x2A21, r24	; 0x802a21 <g_adc_5v0_cnt>
   1eee0:	90 93 22 2a 	sts	0x2A22, r25	; 0x802a22 <g_adc_5v0_cnt+0x1>
   1eee4:	8f 3f       	cpi	r24, 0xFF	; 255
   1eee6:	91 05       	cpc	r25, r1
   1eee8:	09 f0       	breq	.+2      	; 0x1eeec <isr_adc_a+0x136>
   1eeea:	08 f4       	brcc	.+2      	; 0x1eeee <isr_adc_a+0x138>
   1eeec:	4b c1       	rjmp	.+662    	; 0x1f184 <isr_adc_a+0x3ce>
					g_adc_5v0_cur = g_adc_5v0_sum;
   1eeee:	80 91 1d 2a 	lds	r24, 0x2A1D	; 0x802a1d <g_adc_5v0_sum>
   1eef2:	90 91 1e 2a 	lds	r25, 0x2A1E	; 0x802a1e <g_adc_5v0_sum+0x1>
   1eef6:	a0 91 1f 2a 	lds	r26, 0x2A1F	; 0x802a1f <g_adc_5v0_sum+0x2>
   1eefa:	b0 91 20 2a 	lds	r27, 0x2A20	; 0x802a20 <g_adc_5v0_sum+0x3>
   1eefe:	80 93 19 2a 	sts	0x2A19, r24	; 0x802a19 <g_adc_5v0_cur>
   1ef02:	90 93 1a 2a 	sts	0x2A1A, r25	; 0x802a1a <g_adc_5v0_cur+0x1>
   1ef06:	a0 93 1b 2a 	sts	0x2A1B, r26	; 0x802a1b <g_adc_5v0_cur+0x2>
   1ef0a:	b0 93 1c 2a 	sts	0x2A1C, r27	; 0x802a1c <g_adc_5v0_cur+0x3>
					g_adc_5v0_sum = g_adc_5v0_cnt = 0;
   1ef0e:	10 92 21 2a 	sts	0x2A21, r1	; 0x802a21 <g_adc_5v0_cnt>
   1ef12:	10 92 22 2a 	sts	0x2A22, r1	; 0x802a22 <g_adc_5v0_cnt+0x1>
   1ef16:	10 92 1d 2a 	sts	0x2A1D, r1	; 0x802a1d <g_adc_5v0_sum>
   1ef1a:	10 92 1e 2a 	sts	0x2A1E, r1	; 0x802a1e <g_adc_5v0_sum+0x1>
   1ef1e:	10 92 1f 2a 	sts	0x2A1F, r1	; 0x802a1f <g_adc_5v0_sum+0x2>
   1ef22:	10 92 20 2a 	sts	0x2A20, r1	; 0x802a20 <g_adc_5v0_sum+0x3>
				}
			break;
   1ef26:	2e c1       	rjmp	.+604    	; 0x1f184 <isr_adc_a+0x3ce>

			case ADC_CH0_SCAN_VCTCXO:
				g_adc_vbat_sum += val;
   1ef28:	8a 81       	ldd	r24, Y+2	; 0x02
   1ef2a:	9b 81       	ldd	r25, Y+3	; 0x03
   1ef2c:	9c 01       	movw	r18, r24
   1ef2e:	99 0f       	add	r25, r25
   1ef30:	44 0b       	sbc	r20, r20
   1ef32:	55 0b       	sbc	r21, r21
   1ef34:	80 91 27 2a 	lds	r24, 0x2A27	; 0x802a27 <g_adc_vbat_sum>
   1ef38:	90 91 28 2a 	lds	r25, 0x2A28	; 0x802a28 <g_adc_vbat_sum+0x1>
   1ef3c:	a0 91 29 2a 	lds	r26, 0x2A29	; 0x802a29 <g_adc_vbat_sum+0x2>
   1ef40:	b0 91 2a 2a 	lds	r27, 0x2A2A	; 0x802a2a <g_adc_vbat_sum+0x3>
   1ef44:	82 0f       	add	r24, r18
   1ef46:	93 1f       	adc	r25, r19
   1ef48:	a4 1f       	adc	r26, r20
   1ef4a:	b5 1f       	adc	r27, r21
   1ef4c:	80 93 27 2a 	sts	0x2A27, r24	; 0x802a27 <g_adc_vbat_sum>
   1ef50:	90 93 28 2a 	sts	0x2A28, r25	; 0x802a28 <g_adc_vbat_sum+0x1>
   1ef54:	a0 93 29 2a 	sts	0x2A29, r26	; 0x802a29 <g_adc_vbat_sum+0x2>
   1ef58:	b0 93 2a 2a 	sts	0x2A2A, r27	; 0x802a2a <g_adc_vbat_sum+0x3>
				if (++g_adc_vbat_cnt >= C_ADC_SUM_CNT) {
   1ef5c:	80 91 2b 2a 	lds	r24, 0x2A2B	; 0x802a2b <g_adc_vbat_cnt>
   1ef60:	90 91 2c 2a 	lds	r25, 0x2A2C	; 0x802a2c <g_adc_vbat_cnt+0x1>
   1ef64:	01 96       	adiw	r24, 0x01	; 1
   1ef66:	80 93 2b 2a 	sts	0x2A2B, r24	; 0x802a2b <g_adc_vbat_cnt>
   1ef6a:	90 93 2c 2a 	sts	0x2A2C, r25	; 0x802a2c <g_adc_vbat_cnt+0x1>
   1ef6e:	8f 3f       	cpi	r24, 0xFF	; 255
   1ef70:	91 05       	cpc	r25, r1
   1ef72:	09 f0       	breq	.+2      	; 0x1ef76 <isr_adc_a+0x1c0>
   1ef74:	08 f4       	brcc	.+2      	; 0x1ef78 <isr_adc_a+0x1c2>
   1ef76:	08 c1       	rjmp	.+528    	; 0x1f188 <isr_adc_a+0x3d2>
					g_adc_vbat_cur = g_adc_vbat_sum;
   1ef78:	80 91 27 2a 	lds	r24, 0x2A27	; 0x802a27 <g_adc_vbat_sum>
   1ef7c:	90 91 28 2a 	lds	r25, 0x2A28	; 0x802a28 <g_adc_vbat_sum+0x1>
   1ef80:	a0 91 29 2a 	lds	r26, 0x2A29	; 0x802a29 <g_adc_vbat_sum+0x2>
   1ef84:	b0 91 2a 2a 	lds	r27, 0x2A2A	; 0x802a2a <g_adc_vbat_sum+0x3>
   1ef88:	80 93 23 2a 	sts	0x2A23, r24	; 0x802a23 <g_adc_vbat_cur>
   1ef8c:	90 93 24 2a 	sts	0x2A24, r25	; 0x802a24 <g_adc_vbat_cur+0x1>
   1ef90:	a0 93 25 2a 	sts	0x2A25, r26	; 0x802a25 <g_adc_vbat_cur+0x2>
   1ef94:	b0 93 26 2a 	sts	0x2A26, r27	; 0x802a26 <g_adc_vbat_cur+0x3>
					g_adc_vbat_sum = g_adc_vbat_cnt = 0;
   1ef98:	10 92 2b 2a 	sts	0x2A2B, r1	; 0x802a2b <g_adc_vbat_cnt>
   1ef9c:	10 92 2c 2a 	sts	0x2A2C, r1	; 0x802a2c <g_adc_vbat_cnt+0x1>
   1efa0:	10 92 27 2a 	sts	0x2A27, r1	; 0x802a27 <g_adc_vbat_sum>
   1efa4:	10 92 28 2a 	sts	0x2A28, r1	; 0x802a28 <g_adc_vbat_sum+0x1>
   1efa8:	10 92 29 2a 	sts	0x2A29, r1	; 0x802a29 <g_adc_vbat_sum+0x2>
   1efac:	10 92 2a 2a 	sts	0x2A2A, r1	; 0x802a2a <g_adc_vbat_sum+0x3>
				}
			break;
   1efb0:	00 00       	nop
   1efb2:	ea c0       	rjmp	.+468    	; 0x1f188 <isr_adc_a+0x3d2>
		}

	} else if (ch_mask & ADC_IO_ADC4_CH) {
   1efb4:	8e 81       	ldd	r24, Y+6	; 0x06
   1efb6:	88 2f       	mov	r24, r24
   1efb8:	90 e0       	ldi	r25, 0x00	; 0
   1efba:	82 70       	andi	r24, 0x02	; 2
   1efbc:	99 27       	eor	r25, r25
   1efbe:	89 2b       	or	r24, r25
   1efc0:	09 f4       	brne	.+2      	; 0x1efc4 <isr_adc_a+0x20e>
   1efc2:	45 c0       	rjmp	.+138    	; 0x1f04e <isr_adc_a+0x298>
		g_adc_io_adc4_sum += val;
   1efc4:	8a 81       	ldd	r24, Y+2	; 0x02
   1efc6:	9b 81       	ldd	r25, Y+3	; 0x03
   1efc8:	9c 01       	movw	r18, r24
   1efca:	99 0f       	add	r25, r25
   1efcc:	44 0b       	sbc	r20, r20
   1efce:	55 0b       	sbc	r21, r21
   1efd0:	80 91 31 2a 	lds	r24, 0x2A31	; 0x802a31 <g_adc_io_adc4_sum>
   1efd4:	90 91 32 2a 	lds	r25, 0x2A32	; 0x802a32 <g_adc_io_adc4_sum+0x1>
   1efd8:	a0 91 33 2a 	lds	r26, 0x2A33	; 0x802a33 <g_adc_io_adc4_sum+0x2>
   1efdc:	b0 91 34 2a 	lds	r27, 0x2A34	; 0x802a34 <g_adc_io_adc4_sum+0x3>
   1efe0:	82 0f       	add	r24, r18
   1efe2:	93 1f       	adc	r25, r19
   1efe4:	a4 1f       	adc	r26, r20
   1efe6:	b5 1f       	adc	r27, r21
   1efe8:	80 93 31 2a 	sts	0x2A31, r24	; 0x802a31 <g_adc_io_adc4_sum>
   1efec:	90 93 32 2a 	sts	0x2A32, r25	; 0x802a32 <g_adc_io_adc4_sum+0x1>
   1eff0:	a0 93 33 2a 	sts	0x2A33, r26	; 0x802a33 <g_adc_io_adc4_sum+0x2>
   1eff4:	b0 93 34 2a 	sts	0x2A34, r27	; 0x802a34 <g_adc_io_adc4_sum+0x3>
		if (++g_adc_io_adc4_cnt >= C_ADC_SUM_CNT) {
   1eff8:	80 91 35 2a 	lds	r24, 0x2A35	; 0x802a35 <g_adc_io_adc4_cnt>
   1effc:	90 91 36 2a 	lds	r25, 0x2A36	; 0x802a36 <g_adc_io_adc4_cnt+0x1>
   1f000:	01 96       	adiw	r24, 0x01	; 1
   1f002:	80 93 35 2a 	sts	0x2A35, r24	; 0x802a35 <g_adc_io_adc4_cnt>
   1f006:	90 93 36 2a 	sts	0x2A36, r25	; 0x802a36 <g_adc_io_adc4_cnt+0x1>
   1f00a:	8f 3f       	cpi	r24, 0xFF	; 255
   1f00c:	91 05       	cpc	r25, r1
   1f00e:	09 f0       	breq	.+2      	; 0x1f012 <isr_adc_a+0x25c>
   1f010:	08 f4       	brcc	.+2      	; 0x1f014 <isr_adc_a+0x25e>
   1f012:	bb c0       	rjmp	.+374    	; 0x1f18a <isr_adc_a+0x3d4>
			g_adc_io_adc4_cur = g_adc_io_adc4_sum;
   1f014:	80 91 31 2a 	lds	r24, 0x2A31	; 0x802a31 <g_adc_io_adc4_sum>
   1f018:	90 91 32 2a 	lds	r25, 0x2A32	; 0x802a32 <g_adc_io_adc4_sum+0x1>
   1f01c:	a0 91 33 2a 	lds	r26, 0x2A33	; 0x802a33 <g_adc_io_adc4_sum+0x2>
   1f020:	b0 91 34 2a 	lds	r27, 0x2A34	; 0x802a34 <g_adc_io_adc4_sum+0x3>
   1f024:	80 93 2d 2a 	sts	0x2A2D, r24	; 0x802a2d <g_adc_io_adc4_cur>
   1f028:	90 93 2e 2a 	sts	0x2A2E, r25	; 0x802a2e <g_adc_io_adc4_cur+0x1>
   1f02c:	a0 93 2f 2a 	sts	0x2A2F, r26	; 0x802a2f <g_adc_io_adc4_cur+0x2>
   1f030:	b0 93 30 2a 	sts	0x2A30, r27	; 0x802a30 <g_adc_io_adc4_cur+0x3>
			g_adc_io_adc4_sum = g_adc_io_adc4_cnt = 0;
   1f034:	10 92 35 2a 	sts	0x2A35, r1	; 0x802a35 <g_adc_io_adc4_cnt>
   1f038:	10 92 36 2a 	sts	0x2A36, r1	; 0x802a36 <g_adc_io_adc4_cnt+0x1>
   1f03c:	10 92 31 2a 	sts	0x2A31, r1	; 0x802a31 <g_adc_io_adc4_sum>
   1f040:	10 92 32 2a 	sts	0x2A32, r1	; 0x802a32 <g_adc_io_adc4_sum+0x1>
   1f044:	10 92 33 2a 	sts	0x2A33, r1	; 0x802a33 <g_adc_io_adc4_sum+0x2>
   1f048:	10 92 34 2a 	sts	0x2A34, r1	; 0x802a34 <g_adc_io_adc4_sum+0x3>
		if (++g_adc_silence_cnt >= C_ADC_SUM_CNT) {
			g_adc_silence_cur = g_adc_silence_sum;
			g_adc_silence_sum = g_adc_silence_cnt = 0;
		}
	}
}
   1f04c:	9e c0       	rjmp	.+316    	; 0x1f18a <isr_adc_a+0x3d4>
		if (++g_adc_io_adc4_cnt >= C_ADC_SUM_CNT) {
			g_adc_io_adc4_cur = g_adc_io_adc4_sum;
			g_adc_io_adc4_sum = g_adc_io_adc4_cnt = 0;
		}

	} else if (ch_mask & ADC_IO_ADC5_CH) {
   1f04e:	8e 81       	ldd	r24, Y+6	; 0x06
   1f050:	88 2f       	mov	r24, r24
   1f052:	90 e0       	ldi	r25, 0x00	; 0
   1f054:	84 70       	andi	r24, 0x04	; 4
   1f056:	99 27       	eor	r25, r25
   1f058:	89 2b       	or	r24, r25
   1f05a:	09 f4       	brne	.+2      	; 0x1f05e <isr_adc_a+0x2a8>
   1f05c:	45 c0       	rjmp	.+138    	; 0x1f0e8 <isr_adc_a+0x332>
		g_adc_io_adc5_sum += val;
   1f05e:	8a 81       	ldd	r24, Y+2	; 0x02
   1f060:	9b 81       	ldd	r25, Y+3	; 0x03
   1f062:	9c 01       	movw	r18, r24
   1f064:	99 0f       	add	r25, r25
   1f066:	44 0b       	sbc	r20, r20
   1f068:	55 0b       	sbc	r21, r21
   1f06a:	80 91 3b 2a 	lds	r24, 0x2A3B	; 0x802a3b <g_adc_io_adc5_sum>
   1f06e:	90 91 3c 2a 	lds	r25, 0x2A3C	; 0x802a3c <g_adc_io_adc5_sum+0x1>
   1f072:	a0 91 3d 2a 	lds	r26, 0x2A3D	; 0x802a3d <g_adc_io_adc5_sum+0x2>
   1f076:	b0 91 3e 2a 	lds	r27, 0x2A3E	; 0x802a3e <g_adc_io_adc5_sum+0x3>
   1f07a:	82 0f       	add	r24, r18
   1f07c:	93 1f       	adc	r25, r19
   1f07e:	a4 1f       	adc	r26, r20
   1f080:	b5 1f       	adc	r27, r21
   1f082:	80 93 3b 2a 	sts	0x2A3B, r24	; 0x802a3b <g_adc_io_adc5_sum>
   1f086:	90 93 3c 2a 	sts	0x2A3C, r25	; 0x802a3c <g_adc_io_adc5_sum+0x1>
   1f08a:	a0 93 3d 2a 	sts	0x2A3D, r26	; 0x802a3d <g_adc_io_adc5_sum+0x2>
   1f08e:	b0 93 3e 2a 	sts	0x2A3E, r27	; 0x802a3e <g_adc_io_adc5_sum+0x3>
		if (++g_adc_io_adc5_cnt >= C_ADC_SUM_CNT) {
   1f092:	80 91 3f 2a 	lds	r24, 0x2A3F	; 0x802a3f <g_adc_io_adc5_cnt>
   1f096:	90 91 40 2a 	lds	r25, 0x2A40	; 0x802a40 <g_adc_io_adc5_cnt+0x1>
   1f09a:	01 96       	adiw	r24, 0x01	; 1
   1f09c:	80 93 3f 2a 	sts	0x2A3F, r24	; 0x802a3f <g_adc_io_adc5_cnt>
   1f0a0:	90 93 40 2a 	sts	0x2A40, r25	; 0x802a40 <g_adc_io_adc5_cnt+0x1>
   1f0a4:	8f 3f       	cpi	r24, 0xFF	; 255
   1f0a6:	91 05       	cpc	r25, r1
   1f0a8:	09 f0       	breq	.+2      	; 0x1f0ac <isr_adc_a+0x2f6>
   1f0aa:	08 f4       	brcc	.+2      	; 0x1f0ae <isr_adc_a+0x2f8>
   1f0ac:	6e c0       	rjmp	.+220    	; 0x1f18a <isr_adc_a+0x3d4>
			g_adc_io_adc5_cur = g_adc_io_adc5_sum;
   1f0ae:	80 91 3b 2a 	lds	r24, 0x2A3B	; 0x802a3b <g_adc_io_adc5_sum>
   1f0b2:	90 91 3c 2a 	lds	r25, 0x2A3C	; 0x802a3c <g_adc_io_adc5_sum+0x1>
   1f0b6:	a0 91 3d 2a 	lds	r26, 0x2A3D	; 0x802a3d <g_adc_io_adc5_sum+0x2>
   1f0ba:	b0 91 3e 2a 	lds	r27, 0x2A3E	; 0x802a3e <g_adc_io_adc5_sum+0x3>
   1f0be:	80 93 37 2a 	sts	0x2A37, r24	; 0x802a37 <g_adc_io_adc5_cur>
   1f0c2:	90 93 38 2a 	sts	0x2A38, r25	; 0x802a38 <g_adc_io_adc5_cur+0x1>
   1f0c6:	a0 93 39 2a 	sts	0x2A39, r26	; 0x802a39 <g_adc_io_adc5_cur+0x2>
   1f0ca:	b0 93 3a 2a 	sts	0x2A3A, r27	; 0x802a3a <g_adc_io_adc5_cur+0x3>
			g_adc_io_adc5_sum = g_adc_io_adc5_cnt = 0;
   1f0ce:	10 92 3f 2a 	sts	0x2A3F, r1	; 0x802a3f <g_adc_io_adc5_cnt>
   1f0d2:	10 92 40 2a 	sts	0x2A40, r1	; 0x802a40 <g_adc_io_adc5_cnt+0x1>
   1f0d6:	10 92 3b 2a 	sts	0x2A3B, r1	; 0x802a3b <g_adc_io_adc5_sum>
   1f0da:	10 92 3c 2a 	sts	0x2A3C, r1	; 0x802a3c <g_adc_io_adc5_sum+0x1>
   1f0de:	10 92 3d 2a 	sts	0x2A3D, r1	; 0x802a3d <g_adc_io_adc5_sum+0x2>
   1f0e2:	10 92 3e 2a 	sts	0x2A3E, r1	; 0x802a3e <g_adc_io_adc5_sum+0x3>
		if (++g_adc_silence_cnt >= C_ADC_SUM_CNT) {
			g_adc_silence_cur = g_adc_silence_sum;
			g_adc_silence_sum = g_adc_silence_cnt = 0;
		}
	}
}
   1f0e6:	51 c0       	rjmp	.+162    	; 0x1f18a <isr_adc_a+0x3d4>
		if (++g_adc_io_adc5_cnt >= C_ADC_SUM_CNT) {
			g_adc_io_adc5_cur = g_adc_io_adc5_sum;
			g_adc_io_adc5_sum = g_adc_io_adc5_cnt = 0;
		}

	} else if (ch_mask & ADC_SILENCE_CH) {
   1f0e8:	8e 81       	ldd	r24, Y+6	; 0x06
   1f0ea:	88 2f       	mov	r24, r24
   1f0ec:	90 e0       	ldi	r25, 0x00	; 0
   1f0ee:	88 70       	andi	r24, 0x08	; 8
   1f0f0:	99 27       	eor	r25, r25
   1f0f2:	89 2b       	or	r24, r25
   1f0f4:	09 f4       	brne	.+2      	; 0x1f0f8 <isr_adc_a+0x342>
   1f0f6:	49 c0       	rjmp	.+146    	; 0x1f18a <isr_adc_a+0x3d4>
		g_adc_silence_sum += val;
   1f0f8:	8a 81       	ldd	r24, Y+2	; 0x02
   1f0fa:	9b 81       	ldd	r25, Y+3	; 0x03
   1f0fc:	9c 01       	movw	r18, r24
   1f0fe:	99 0f       	add	r25, r25
   1f100:	44 0b       	sbc	r20, r20
   1f102:	55 0b       	sbc	r21, r21
   1f104:	80 91 45 2a 	lds	r24, 0x2A45	; 0x802a45 <g_adc_silence_sum>
   1f108:	90 91 46 2a 	lds	r25, 0x2A46	; 0x802a46 <g_adc_silence_sum+0x1>
   1f10c:	a0 91 47 2a 	lds	r26, 0x2A47	; 0x802a47 <g_adc_silence_sum+0x2>
   1f110:	b0 91 48 2a 	lds	r27, 0x2A48	; 0x802a48 <g_adc_silence_sum+0x3>
   1f114:	82 0f       	add	r24, r18
   1f116:	93 1f       	adc	r25, r19
   1f118:	a4 1f       	adc	r26, r20
   1f11a:	b5 1f       	adc	r27, r21
   1f11c:	80 93 45 2a 	sts	0x2A45, r24	; 0x802a45 <g_adc_silence_sum>
   1f120:	90 93 46 2a 	sts	0x2A46, r25	; 0x802a46 <g_adc_silence_sum+0x1>
   1f124:	a0 93 47 2a 	sts	0x2A47, r26	; 0x802a47 <g_adc_silence_sum+0x2>
   1f128:	b0 93 48 2a 	sts	0x2A48, r27	; 0x802a48 <g_adc_silence_sum+0x3>
		if (++g_adc_silence_cnt >= C_ADC_SUM_CNT) {
   1f12c:	80 91 49 2a 	lds	r24, 0x2A49	; 0x802a49 <g_adc_silence_cnt>
   1f130:	90 91 4a 2a 	lds	r25, 0x2A4A	; 0x802a4a <g_adc_silence_cnt+0x1>
   1f134:	01 96       	adiw	r24, 0x01	; 1
   1f136:	80 93 49 2a 	sts	0x2A49, r24	; 0x802a49 <g_adc_silence_cnt>
   1f13a:	90 93 4a 2a 	sts	0x2A4A, r25	; 0x802a4a <g_adc_silence_cnt+0x1>
   1f13e:	8f 3f       	cpi	r24, 0xFF	; 255
   1f140:	91 05       	cpc	r25, r1
   1f142:	19 f1       	breq	.+70     	; 0x1f18a <isr_adc_a+0x3d4>
   1f144:	10 f1       	brcs	.+68     	; 0x1f18a <isr_adc_a+0x3d4>
			g_adc_silence_cur = g_adc_silence_sum;
   1f146:	80 91 45 2a 	lds	r24, 0x2A45	; 0x802a45 <g_adc_silence_sum>
   1f14a:	90 91 46 2a 	lds	r25, 0x2A46	; 0x802a46 <g_adc_silence_sum+0x1>
   1f14e:	a0 91 47 2a 	lds	r26, 0x2A47	; 0x802a47 <g_adc_silence_sum+0x2>
   1f152:	b0 91 48 2a 	lds	r27, 0x2A48	; 0x802a48 <g_adc_silence_sum+0x3>
   1f156:	80 93 41 2a 	sts	0x2A41, r24	; 0x802a41 <g_adc_silence_cur>
   1f15a:	90 93 42 2a 	sts	0x2A42, r25	; 0x802a42 <g_adc_silence_cur+0x1>
   1f15e:	a0 93 43 2a 	sts	0x2A43, r26	; 0x802a43 <g_adc_silence_cur+0x2>
   1f162:	b0 93 44 2a 	sts	0x2A44, r27	; 0x802a44 <g_adc_silence_cur+0x3>
			g_adc_silence_sum = g_adc_silence_cnt = 0;
   1f166:	10 92 49 2a 	sts	0x2A49, r1	; 0x802a49 <g_adc_silence_cnt>
   1f16a:	10 92 4a 2a 	sts	0x2A4A, r1	; 0x802a4a <g_adc_silence_cnt+0x1>
   1f16e:	10 92 45 2a 	sts	0x2A45, r1	; 0x802a45 <g_adc_silence_sum>
   1f172:	10 92 46 2a 	sts	0x2A46, r1	; 0x802a46 <g_adc_silence_sum+0x1>
   1f176:	10 92 47 2a 	sts	0x2A47, r1	; 0x802a47 <g_adc_silence_sum+0x2>
   1f17a:	10 92 48 2a 	sts	0x2A48, r1	; 0x802a48 <g_adc_silence_sum+0x3>
		}
	}
}
   1f17e:	05 c0       	rjmp	.+10     	; 0x1f18a <isr_adc_a+0x3d4>
				g_adc_vctcxo_sum += val;
				if (++g_adc_vctcxo_cnt >= C_ADC_SUM_CNT) {
					g_adc_vctcxo_cur = g_adc_vctcxo_sum;
					g_adc_vctcxo_sum = g_adc_vctcxo_cnt = 0;
				}
			break;
   1f180:	00 00       	nop
   1f182:	03 c0       	rjmp	.+6      	; 0x1f18a <isr_adc_a+0x3d4>
				g_adc_5v0_sum += val;
				if (++g_adc_5v0_cnt >= C_ADC_SUM_CNT) {
					g_adc_5v0_cur = g_adc_5v0_sum;
					g_adc_5v0_sum = g_adc_5v0_cnt = 0;
				}
			break;
   1f184:	00 00       	nop
   1f186:	01 c0       	rjmp	.+2      	; 0x1f18a <isr_adc_a+0x3d4>
				g_adc_vbat_sum += val;
				if (++g_adc_vbat_cnt >= C_ADC_SUM_CNT) {
					g_adc_vbat_cur = g_adc_vbat_sum;
					g_adc_vbat_sum = g_adc_vbat_cnt = 0;
				}
			break;
   1f188:	00 00       	nop
		if (++g_adc_silence_cnt >= C_ADC_SUM_CNT) {
			g_adc_silence_cur = g_adc_silence_sum;
			g_adc_silence_sum = g_adc_silence_cnt = 0;
		}
	}
}
   1f18a:	00 00       	nop
   1f18c:	28 96       	adiw	r28, 0x08	; 8
   1f18e:	cd bf       	out	0x3d, r28	; 61
   1f190:	de bf       	out	0x3e, r29	; 62
   1f192:	df 91       	pop	r29
   1f194:	cf 91       	pop	r28
   1f196:	08 95       	ret

0001f198 <isr_adc_b>:

void isr_adc_b(ADC_t* adc, uint8_t ch_mask, adc_result_t res)
{
   1f198:	cf 93       	push	r28
   1f19a:	df 93       	push	r29
   1f19c:	cd b7       	in	r28, 0x3d	; 61
   1f19e:	de b7       	in	r29, 0x3e	; 62
   1f1a0:	27 97       	sbiw	r28, 0x07	; 7
   1f1a2:	cd bf       	out	0x3d, r28	; 61
   1f1a4:	de bf       	out	0x3e, r29	; 62
   1f1a6:	8b 83       	std	Y+3, r24	; 0x03
   1f1a8:	9c 83       	std	Y+4, r25	; 0x04
   1f1aa:	6d 83       	std	Y+5, r22	; 0x05
   1f1ac:	4e 83       	std	Y+6, r20	; 0x06
   1f1ae:	5f 83       	std	Y+7, r21	; 0x07
	int16_t val = res - C_ADC_0V0_DELTA;
   1f1b0:	8e 81       	ldd	r24, Y+6	; 0x06
   1f1b2:	9f 81       	ldd	r25, Y+7	; 0x07
   1f1b4:	8e 5b       	subi	r24, 0xBE	; 190
   1f1b6:	91 09       	sbc	r25, r1
   1f1b8:	89 83       	std	Y+1, r24	; 0x01
   1f1ba:	9a 83       	std	Y+2, r25	; 0x02

	if (ch_mask & ADC_TEMP_CH) {
   1f1bc:	8d 81       	ldd	r24, Y+5	; 0x05
   1f1be:	88 2f       	mov	r24, r24
   1f1c0:	90 e0       	ldi	r25, 0x00	; 0
   1f1c2:	81 70       	andi	r24, 0x01	; 1
   1f1c4:	99 27       	eor	r25, r25
   1f1c6:	89 2b       	or	r24, r25
   1f1c8:	09 f4       	brne	.+2      	; 0x1f1cc <isr_adc_b+0x34>
   1f1ca:	43 c0       	rjmp	.+134    	; 0x1f252 <isr_adc_b+0xba>
		g_adc_temp_sum += val;
   1f1cc:	89 81       	ldd	r24, Y+1	; 0x01
   1f1ce:	9a 81       	ldd	r25, Y+2	; 0x02
   1f1d0:	9c 01       	movw	r18, r24
   1f1d2:	99 0f       	add	r25, r25
   1f1d4:	44 0b       	sbc	r20, r20
   1f1d6:	55 0b       	sbc	r21, r21
   1f1d8:	80 91 4f 2a 	lds	r24, 0x2A4F	; 0x802a4f <g_adc_temp_sum>
   1f1dc:	90 91 50 2a 	lds	r25, 0x2A50	; 0x802a50 <g_adc_temp_sum+0x1>
   1f1e0:	a0 91 51 2a 	lds	r26, 0x2A51	; 0x802a51 <g_adc_temp_sum+0x2>
   1f1e4:	b0 91 52 2a 	lds	r27, 0x2A52	; 0x802a52 <g_adc_temp_sum+0x3>
   1f1e8:	82 0f       	add	r24, r18
   1f1ea:	93 1f       	adc	r25, r19
   1f1ec:	a4 1f       	adc	r26, r20
   1f1ee:	b5 1f       	adc	r27, r21
   1f1f0:	80 93 4f 2a 	sts	0x2A4F, r24	; 0x802a4f <g_adc_temp_sum>
   1f1f4:	90 93 50 2a 	sts	0x2A50, r25	; 0x802a50 <g_adc_temp_sum+0x1>
   1f1f8:	a0 93 51 2a 	sts	0x2A51, r26	; 0x802a51 <g_adc_temp_sum+0x2>
   1f1fc:	b0 93 52 2a 	sts	0x2A52, r27	; 0x802a52 <g_adc_temp_sum+0x3>
		if (++g_adc_temp_cnt >= C_ADC_SUM_CNT) {
   1f200:	80 91 53 2a 	lds	r24, 0x2A53	; 0x802a53 <g_adc_temp_cnt>
   1f204:	90 91 54 2a 	lds	r25, 0x2A54	; 0x802a54 <g_adc_temp_cnt+0x1>
   1f208:	01 96       	adiw	r24, 0x01	; 1
   1f20a:	80 93 53 2a 	sts	0x2A53, r24	; 0x802a53 <g_adc_temp_cnt>
   1f20e:	90 93 54 2a 	sts	0x2A54, r25	; 0x802a54 <g_adc_temp_cnt+0x1>
   1f212:	8f 3f       	cpi	r24, 0xFF	; 255
   1f214:	91 05       	cpc	r25, r1
   1f216:	e9 f0       	breq	.+58     	; 0x1f252 <isr_adc_b+0xba>
   1f218:	e0 f0       	brcs	.+56     	; 0x1f252 <isr_adc_b+0xba>
			g_adc_temp_cur = g_adc_temp_sum;
   1f21a:	80 91 4f 2a 	lds	r24, 0x2A4F	; 0x802a4f <g_adc_temp_sum>
   1f21e:	90 91 50 2a 	lds	r25, 0x2A50	; 0x802a50 <g_adc_temp_sum+0x1>
   1f222:	a0 91 51 2a 	lds	r26, 0x2A51	; 0x802a51 <g_adc_temp_sum+0x2>
   1f226:	b0 91 52 2a 	lds	r27, 0x2A52	; 0x802a52 <g_adc_temp_sum+0x3>
   1f22a:	80 93 4b 2a 	sts	0x2A4B, r24	; 0x802a4b <g_adc_temp_cur>
   1f22e:	90 93 4c 2a 	sts	0x2A4C, r25	; 0x802a4c <g_adc_temp_cur+0x1>
   1f232:	a0 93 4d 2a 	sts	0x2A4D, r26	; 0x802a4d <g_adc_temp_cur+0x2>
   1f236:	b0 93 4e 2a 	sts	0x2A4E, r27	; 0x802a4e <g_adc_temp_cur+0x3>
			g_adc_temp_sum = g_adc_temp_cnt = 0;
   1f23a:	10 92 53 2a 	sts	0x2A53, r1	; 0x802a53 <g_adc_temp_cnt>
   1f23e:	10 92 54 2a 	sts	0x2A54, r1	; 0x802a54 <g_adc_temp_cnt+0x1>
   1f242:	10 92 4f 2a 	sts	0x2A4F, r1	; 0x802a4f <g_adc_temp_sum>
   1f246:	10 92 50 2a 	sts	0x2A50, r1	; 0x802a50 <g_adc_temp_sum+0x1>
   1f24a:	10 92 51 2a 	sts	0x2A51, r1	; 0x802a51 <g_adc_temp_sum+0x2>
   1f24e:	10 92 52 2a 	sts	0x2A52, r1	; 0x802a52 <g_adc_temp_sum+0x3>
		}
	}
}
   1f252:	00 00       	nop
   1f254:	27 96       	adiw	r28, 0x07	; 7
   1f256:	cd bf       	out	0x3d, r28	; 61
   1f258:	de bf       	out	0x3e, r29	; 62
   1f25a:	df 91       	pop	r29
   1f25c:	cf 91       	pop	r28
   1f25e:	08 95       	ret

0001f260 <dac_init>:


static void dac_init(void)
{
   1f260:	0f 93       	push	r16
   1f262:	1f 93       	push	r17
   1f264:	cf 93       	push	r28
   1f266:	df 93       	push	r29
   1f268:	cd b7       	in	r28, 0x3d	; 61
   1f26a:	de b7       	in	r29, 0x3e	; 62
   1f26c:	61 97       	sbiw	r28, 0x11	; 17
   1f26e:	cd bf       	out	0x3d, r28	; 61
   1f270:	de bf       	out	0x3e, r29	; 62
	dac_read_configuration(&DAC_DAC, &dac_conf);
   1f272:	63 e9       	ldi	r22, 0x93	; 147
   1f274:	7c e2       	ldi	r23, 0x2C	; 44
   1f276:	80 e2       	ldi	r24, 0x20	; 32
   1f278:	93 e0       	ldi	r25, 0x03	; 3
   1f27a:	0e 94 5f ab 	call	0x156be	; 0x156be <dac_read_configuration>
   1f27e:	83 e9       	ldi	r24, 0x93	; 147
   1f280:	9c e2       	ldi	r25, 0x2C	; 44
   1f282:	89 83       	std	Y+1, r24	; 0x01
   1f284:	9a 83       	std	Y+2, r25	; 0x02
   1f286:	18 8a       	std	Y+16, r1	; 0x10
   1f288:	81 e0       	ldi	r24, 0x01	; 1
   1f28a:	89 8b       	std	Y+17, r24	; 0x11
 */
__always_inline static void dac_set_conversion_parameters(
		struct dac_config *conf, enum dac_reference ref,
		enum dac_adjust adj)
{
	conf->ctrlc = (uint8_t)ref | (uint8_t)adj;
   1f28c:	98 89       	ldd	r25, Y+16	; 0x10
   1f28e:	89 89       	ldd	r24, Y+17	; 0x11
   1f290:	29 2f       	mov	r18, r25
   1f292:	28 2b       	or	r18, r24
   1f294:	89 81       	ldd	r24, Y+1	; 0x01
   1f296:	9a 81       	ldd	r25, Y+2	; 0x02
   1f298:	fc 01       	movw	r30, r24
   1f29a:	22 83       	std	Z+2, r18	; 0x02
   1f29c:	83 e9       	ldi	r24, 0x93	; 147
   1f29e:	9c e2       	ldi	r25, 0x2C	; 44
   1f2a0:	8b 83       	std	Y+3, r24	; 0x03
   1f2a2:	9c 83       	std	Y+4, r25	; 0x04
   1f2a4:	83 e0       	ldi	r24, 0x03	; 3
   1f2a6:	8d 87       	std	Y+13, r24	; 0x0d
   1f2a8:	1e 86       	std	Y+14, r1	; 0x0e
 * also be configured with \ref dac_set_refresh_interval().
 */
__always_inline static void dac_set_active_channel(struct dac_config *conf,
		uint8_t ch_mask, uint8_t int_out_ch_mask)
{
	uint8_t setting = 0;
   1f2aa:	1f 86       	std	Y+15, r1	; 0x0f
	Assert(ilog2(ch_mask) <= 2);
	Assert((ch_mask & int_out_ch_mask) == int_out_ch_mask);
	Assert(int_out_ch_mask != (DAC_CH0 | DAC_CH1));

	// Enable internal and external output channels.
	conf->ctrla = ((ch_mask ^ int_out_ch_mask) << DAC_CH0EN_bp) |
   1f2ac:	9d 85       	ldd	r25, Y+13	; 0x0d
   1f2ae:	8e 85       	ldd	r24, Y+14	; 0x0e
   1f2b0:	89 27       	eor	r24, r25
   1f2b2:	88 2f       	mov	r24, r24
   1f2b4:	90 e0       	ldi	r25, 0x00	; 0
   1f2b6:	88 0f       	add	r24, r24
   1f2b8:	99 1f       	adc	r25, r25
   1f2ba:	88 0f       	add	r24, r24
   1f2bc:	99 1f       	adc	r25, r25
   1f2be:	98 2f       	mov	r25, r24
   1f2c0:	8e 85       	ldd	r24, Y+14	; 0x0e
   1f2c2:	88 23       	and	r24, r24
   1f2c4:	11 f0       	breq	.+4      	; 0x1f2ca <dac_init+0x6a>
   1f2c6:	80 e1       	ldi	r24, 0x10	; 16
   1f2c8:	01 c0       	rjmp	.+2      	; 0x1f2cc <dac_init+0x6c>
   1f2ca:	80 e0       	ldi	r24, 0x00	; 0
   1f2cc:	89 2b       	or	r24, r25
   1f2ce:	28 2f       	mov	r18, r24
   1f2d0:	8b 81       	ldd	r24, Y+3	; 0x03
   1f2d2:	9c 81       	ldd	r25, Y+4	; 0x04
   1f2d4:	fc 01       	movw	r30, r24
   1f2d6:	20 83       	st	Z, r18
			(int_out_ch_mask ? DAC_IDOEN_bm : 0);

	// Enable the specified number of DAC channels.
	if (ch_mask == DAC_CH0) {
   1f2d8:	8d 85       	ldd	r24, Y+13	; 0x0d
   1f2da:	81 30       	cpi	r24, 0x01	; 1
   1f2dc:	11 f4       	brne	.+4      	; 0x1f2e2 <dac_init+0x82>
		setting = DAC_CHSEL_SINGLE_gc;
   1f2de:	1f 86       	std	Y+15, r1	; 0x0f
   1f2e0:	05 c0       	rjmp	.+10     	; 0x1f2ec <dac_init+0x8c>
	} else if (ch_mask == DAC_CH1) {
   1f2e2:	8d 85       	ldd	r24, Y+13	; 0x0d
   1f2e4:	82 30       	cpi	r24, 0x02	; 2
   1f2e6:	11 f0       	breq	.+4      	; 0x1f2ec <dac_init+0x8c>
		setting = DAC_CHSEL_SINGLE1_gc;
#else
		Assert(false);
#endif
	} else {
		setting = DAC_CHSEL_DUAL_gc;
   1f2e8:	80 e4       	ldi	r24, 0x40	; 64
   1f2ea:	8f 87       	std	Y+15, r24	; 0x0f
	}
	conf->ctrlb &= ~DAC_CHSEL_gm;
   1f2ec:	8b 81       	ldd	r24, Y+3	; 0x03
   1f2ee:	9c 81       	ldd	r25, Y+4	; 0x04
   1f2f0:	fc 01       	movw	r30, r24
   1f2f2:	81 81       	ldd	r24, Z+1	; 0x01
   1f2f4:	28 2f       	mov	r18, r24
   1f2f6:	2f 79       	andi	r18, 0x9F	; 159
   1f2f8:	8b 81       	ldd	r24, Y+3	; 0x03
   1f2fa:	9c 81       	ldd	r25, Y+4	; 0x04
   1f2fc:	fc 01       	movw	r30, r24
   1f2fe:	21 83       	std	Z+1, r18	; 0x01
	conf->ctrlb |= setting;
   1f300:	8b 81       	ldd	r24, Y+3	; 0x03
   1f302:	9c 81       	ldd	r25, Y+4	; 0x04
   1f304:	fc 01       	movw	r30, r24
   1f306:	91 81       	ldd	r25, Z+1	; 0x01
   1f308:	8f 85       	ldd	r24, Y+15	; 0x0f
   1f30a:	29 2f       	mov	r18, r25
   1f30c:	28 2b       	or	r18, r24
   1f30e:	8b 81       	ldd	r24, Y+3	; 0x03
   1f310:	9c 81       	ldd	r25, Y+4	; 0x04
   1f312:	fc 01       	movw	r30, r24
   1f314:	21 83       	std	Z+1, r18	; 0x01
   1f316:	83 e9       	ldi	r24, 0x93	; 147
   1f318:	9c e2       	ldi	r25, 0x2C	; 44
   1f31a:	8d 83       	std	Y+5, r24	; 0x05
   1f31c:	9e 83       	std	Y+6, r25	; 0x06
   1f31e:	83 e0       	ldi	r24, 0x03	; 3
   1f320:	8b 87       	std	Y+11, r24	; 0x0b
   1f322:	84 e0       	ldi	r24, 0x04	; 4
   1f324:	8c 87       	std	Y+12, r24	; 0x0c
__always_inline static void dac_set_conversion_trigger(struct dac_config *conf,
		uint8_t ch_mask, uint8_t ev_ch)
{
	Assert(ev_ch <= 7);

	conf->ctrlb &= ~(DAC_CH1TRIG_bm | DAC_CH0TRIG_bm);
   1f326:	8d 81       	ldd	r24, Y+5	; 0x05
   1f328:	9e 81       	ldd	r25, Y+6	; 0x06
   1f32a:	fc 01       	movw	r30, r24
   1f32c:	81 81       	ldd	r24, Z+1	; 0x01
   1f32e:	28 2f       	mov	r18, r24
   1f330:	2c 7f       	andi	r18, 0xFC	; 252
   1f332:	8d 81       	ldd	r24, Y+5	; 0x05
   1f334:	9e 81       	ldd	r25, Y+6	; 0x06
   1f336:	fc 01       	movw	r30, r24
   1f338:	21 83       	std	Z+1, r18	; 0x01
	conf->ctrlb |= (ch_mask << DAC_CH0TRIG_bp);
   1f33a:	8d 81       	ldd	r24, Y+5	; 0x05
   1f33c:	9e 81       	ldd	r25, Y+6	; 0x06
   1f33e:	fc 01       	movw	r30, r24
   1f340:	91 81       	ldd	r25, Z+1	; 0x01
   1f342:	8b 85       	ldd	r24, Y+11	; 0x0b
   1f344:	29 2f       	mov	r18, r25
   1f346:	28 2b       	or	r18, r24
   1f348:	8d 81       	ldd	r24, Y+5	; 0x05
   1f34a:	9e 81       	ldd	r25, Y+6	; 0x06
   1f34c:	fc 01       	movw	r30, r24
   1f34e:	21 83       	std	Z+1, r18	; 0x01
	conf->evctrl = ev_ch << DAC_EVSEL_gp;
   1f350:	8d 81       	ldd	r24, Y+5	; 0x05
   1f352:	9e 81       	ldd	r25, Y+6	; 0x06
   1f354:	2c 85       	ldd	r18, Y+12	; 0x0c
   1f356:	fc 01       	movw	r30, r24
   1f358:	23 83       	std	Z+3, r18	; 0x03
	dac_set_conversion_parameters(&dac_conf, DAC_REF_BANDGAP, DAC_ADJ_LEFT);
	dac_set_active_channel(&dac_conf, DAC_DAC1_CH | DAC_DAC0_CH, 0);
	dac_set_conversion_trigger(&dac_conf, DAC_DAC1_CH | DAC_DAC0_CH, 4);
	dac_write_configuration(&DAC_DAC, &dac_conf);
   1f35a:	63 e9       	ldi	r22, 0x93	; 147
   1f35c:	7c e2       	ldi	r23, 0x2C	; 44
   1f35e:	80 e2       	ldi	r24, 0x20	; 32
   1f360:	93 e0       	ldi	r25, 0x03	; 3
   1f362:	0e 94 e7 aa 	call	0x155ce	; 0x155ce <dac_write_configuration>

	/* Get production signature for calibration */
	DACB_CH0OFFSETCAL	= dac_get_calibration_data(DAC_CAL_DACB0_OFFSET);
   1f366:	09 e2       	ldi	r16, 0x29	; 41
   1f368:	13 e0       	ldi	r17, 0x03	; 3
   1f36a:	82 e3       	ldi	r24, 0x32	; 50
   1f36c:	8f 83       	std	Y+7, r24	; 0x07
 * \return Byte with specified calibration data.
 */
__always_inline static uint8_t dac_get_calibration_data(
		enum dac_calibration_data cal)
{
	return nvm_read_production_signature_row(cal);
   1f36e:	8f 81       	ldd	r24, Y+7	; 0x07
   1f370:	0e 94 0b c8 	call	0x19016	; 0x19016 <nvm_read_production_signature_row>
   1f374:	f8 01       	movw	r30, r16
   1f376:	80 83       	st	Z, r24
	DACB_CH0GAINCAL		= dac_get_calibration_data(DAC_CAL_DACB0_GAIN);
   1f378:	08 e2       	ldi	r16, 0x28	; 40
   1f37a:	13 e0       	ldi	r17, 0x03	; 3
   1f37c:	83 e3       	ldi	r24, 0x33	; 51
   1f37e:	88 87       	std	Y+8, r24	; 0x08
   1f380:	88 85       	ldd	r24, Y+8	; 0x08
   1f382:	0e 94 0b c8 	call	0x19016	; 0x19016 <nvm_read_production_signature_row>
   1f386:	f8 01       	movw	r30, r16
   1f388:	80 83       	st	Z, r24
	DACB_CH1OFFSETCAL	= dac_get_calibration_data(DAC_CAL_DACB1_OFFSET);
   1f38a:	0b e2       	ldi	r16, 0x2B	; 43
   1f38c:	13 e0       	ldi	r17, 0x03	; 3
   1f38e:	86 e3       	ldi	r24, 0x36	; 54
   1f390:	89 87       	std	Y+9, r24	; 0x09
   1f392:	89 85       	ldd	r24, Y+9	; 0x09
   1f394:	0e 94 0b c8 	call	0x19016	; 0x19016 <nvm_read_production_signature_row>
   1f398:	f8 01       	movw	r30, r16
   1f39a:	80 83       	st	Z, r24
	DACB_CH1GAINCAL		= dac_get_calibration_data(DAC_CAL_DACB1_GAIN);
   1f39c:	0a e2       	ldi	r16, 0x2A	; 42
   1f39e:	13 e0       	ldi	r17, 0x03	; 3
   1f3a0:	87 e3       	ldi	r24, 0x37	; 55
   1f3a2:	8a 87       	std	Y+10, r24	; 0x0a
   1f3a4:	8a 85       	ldd	r24, Y+10	; 0x0a
   1f3a6:	0e 94 0b c8 	call	0x19016	; 0x19016 <nvm_read_production_signature_row>
   1f3aa:	f8 01       	movw	r30, r16

	dma_init();
   1f3ac:	80 83       	st	Z, r24
}
   1f3ae:	4b d0       	rcall	.+150    	; 0x1f446 <dma_init>
   1f3b0:	00 00       	nop
   1f3b2:	61 96       	adiw	r28, 0x11	; 17
   1f3b4:	cd bf       	out	0x3d, r28	; 61
   1f3b6:	de bf       	out	0x3e, r29	; 62
   1f3b8:	df 91       	pop	r29
   1f3ba:	cf 91       	pop	r28
   1f3bc:	1f 91       	pop	r17
   1f3be:	0f 91       	pop	r16
   1f3c0:	08 95       	ret

0001f3c2 <dac_start>:

static void dac_start(void)
{
   1f3c2:	0f 93       	push	r16
   1f3c4:	1f 93       	push	r17
   1f3c6:	cf 93       	push	r28
   1f3c8:	df 93       	push	r29
   1f3ca:	1f 92       	push	r1
   1f3cc:	cd b7       	in	r28, 0x3d	; 61
   1f3ce:	de b7       	in	r29, 0x3e	; 62
	dac_enable(&DACB);
   1f3d0:	80 e2       	ldi	r24, 0x20	; 32
   1f3d2:	93 e0       	ldi	r25, 0x03	; 3
   1f3d4:	0e 94 a5 aa 	call	0x1554a	; 0x1554a <dac_enable>
	/* Connect the DMA to the DAC periphery */
	dma_start();

	/* IRQ disabled section */
	{
		irqflags_t flags = cpu_irq_save();
   1f3d8:	be d0       	rcall	.+380    	; 0x1f556 <dma_start>
   1f3da:	0e 94 eb c7 	call	0x18fd6	; 0x18fd6 <cpu_irq_save>

		/* Prepare DMA blocks */
		calc_next_frame(&dac_io_dac0_buf[0][0], &dds0_reg, &dds0_inc, &dds1_reg, &dds1_inc);
   1f3de:	89 83       	std	Y+1, r24	; 0x01
   1f3e0:	05 eb       	ldi	r16, 0xB5	; 181
   1f3e2:	1c e2       	ldi	r17, 0x2C	; 44
   1f3e4:	21 e4       	ldi	r18, 0x41	; 65
   1f3e6:	30 e2       	ldi	r19, 0x20	; 32
   1f3e8:	4d ea       	ldi	r20, 0xAD	; 173
   1f3ea:	5c e2       	ldi	r21, 0x2C	; 44
   1f3ec:	61 eb       	ldi	r22, 0xB1	; 177
   1f3ee:	7c e2       	ldi	r23, 0x2C	; 44
   1f3f0:	89 eb       	ldi	r24, 0xB9	; 185
   1f3f2:	9c e2       	ldi	r25, 0x2C	; 44
   1f3f4:	0e 94 8d e3 	call	0x1c71a	; 0x1c71a <calc_next_frame>
		calc_next_frame(&dac_io_dac0_buf[1][0], &dds0_reg, &dds0_inc, &dds1_reg, &dds1_inc);
   1f3f8:	05 eb       	ldi	r16, 0xB5	; 181
   1f3fa:	1c e2       	ldi	r17, 0x2C	; 44
   1f3fc:	21 e4       	ldi	r18, 0x41	; 65
   1f3fe:	30 e2       	ldi	r19, 0x20	; 32
   1f400:	4d ea       	ldi	r20, 0xAD	; 173
   1f402:	5c e2       	ldi	r21, 0x2C	; 44
   1f404:	61 eb       	ldi	r22, 0xB1	; 177
   1f406:	7c e2       	ldi	r23, 0x2C	; 44
   1f408:	89 ed       	ldi	r24, 0xD9	; 217
   1f40a:	9c e2       	ldi	r25, 0x2C	; 44
   1f40c:	0e 94 8d e3 	call	0x1c71a	; 0x1c71a <calc_next_frame>

		/* DMA channels activation */
		dma_channel_enable(DMA_CHANNEL_DACB_CH0_A);
   1f410:	80 e0       	ldi	r24, 0x00	; 0
   1f412:	0e 94 c9 cd 	call	0x19b92	; 0x19b92 <dma_channel_enable>

		cpu_irq_restore(flags);
   1f416:	89 81       	ldd	r24, Y+1	; 0x01
   1f418:	0e 94 fb c7 	call	0x18ff6	; 0x18ff6 <cpu_irq_restore>
	}
}
   1f41c:	00 00       	nop
   1f41e:	0f 90       	pop	r0
   1f420:	df 91       	pop	r29
   1f422:	cf 91       	pop	r28
   1f424:	1f 91       	pop	r17
   1f426:	0f 91       	pop	r16
   1f428:	08 95       	ret

0001f42a <dac_stop>:

static void dac_stop(void)
{
   1f42a:	cf 93       	push	r28
   1f42c:	df 93       	push	r29
   1f42e:	cd b7       	in	r28, 0x3d	; 61
   1f430:	de b7       	in	r29, 0x3e	; 62
	dma_disable();
   1f432:	0e 94 66 4b 	call	0x96cc	; 0x96cc <dma_disable>
	dac_disable(&DACB);
   1f436:	80 e2       	ldi	r24, 0x20	; 32
   1f438:	93 e0       	ldi	r25, 0x03	; 3
   1f43a:	0e 94 c6 aa 	call	0x1558c	; 0x1558c <dac_disable>
}
   1f43e:	00 00       	nop
   1f440:	df 91       	pop	r29
   1f442:	cf 91       	pop	r28
   1f444:	08 95       	ret

0001f446 <dma_init>:


static void dma_init(void)
{
   1f446:	cf 93       	push	r28
   1f448:	df 93       	push	r29
   1f44a:	cd b7       	in	r28, 0x3d	; 61
   1f44c:	de b7       	in	r29, 0x3e	; 62
	memset(&dmach_dma0_conf, 0, sizeof(dmach_dma0_conf));	// DACB channel 0 - linked with dma1
   1f44e:	4b e0       	ldi	r20, 0x0B	; 11
   1f450:	50 e0       	ldi	r21, 0x00	; 0
   1f452:	60 e0       	ldi	r22, 0x00	; 0
   1f454:	70 e0       	ldi	r23, 0x00	; 0
   1f456:	87 e9       	ldi	r24, 0x97	; 151
   1f458:	9c e2       	ldi	r25, 0x2C	; 44
   1f45a:	0f 94 b4 31 	call	0x26368	; 0x26368 <memset>
	memset(&dmach_dma1_conf, 0, sizeof(dmach_dma1_conf));	// DACB channel 1 - linked with dma0
   1f45e:	4b e0       	ldi	r20, 0x0B	; 11
   1f460:	50 e0       	ldi	r21, 0x00	; 0
   1f462:	60 e0       	ldi	r22, 0x00	; 0
   1f464:	70 e0       	ldi	r23, 0x00	; 0
   1f466:	82 ea       	ldi	r24, 0xA2	; 162
   1f468:	9c e2       	ldi	r25, 0x2C	; 44
   1f46a:	0f 94 b4 31 	call	0x26368	; 0x26368 <memset>

	dma_channel_set_burst_length(&dmach_dma0_conf, DMA_CH_BURSTLEN_4BYTE_gc);
   1f46e:	62 e0       	ldi	r22, 0x02	; 2
   1f470:	87 e9       	ldi	r24, 0x97	; 151
   1f472:	9c e2       	ldi	r25, 0x2C	; 44
   1f474:	0e 94 f1 cd 	call	0x19be2	; 0x19be2 <dma_channel_set_burst_length>
	dma_channel_set_burst_length(&dmach_dma1_conf, DMA_CH_BURSTLEN_4BYTE_gc);
   1f478:	62 e0       	ldi	r22, 0x02	; 2
   1f47a:	82 ea       	ldi	r24, 0xA2	; 162
   1f47c:	9c e2       	ldi	r25, 0x2C	; 44
   1f47e:	0e 94 f1 cd 	call	0x19be2	; 0x19be2 <dma_channel_set_burst_length>

	dma_channel_set_transfer_count(&dmach_dma0_conf, DAC_NR_OF_SAMPLES * sizeof(dma_dac_buf_t));
   1f482:	60 e2       	ldi	r22, 0x20	; 32
   1f484:	70 e0       	ldi	r23, 0x00	; 0
   1f486:	87 e9       	ldi	r24, 0x97	; 151
   1f488:	9c e2       	ldi	r25, 0x2C	; 44
   1f48a:	0e 94 ff ce 	call	0x19dfe	; 0x19dfe <dma_channel_set_transfer_count>
	dma_channel_set_transfer_count(&dmach_dma1_conf, DAC_NR_OF_SAMPLES * sizeof(dma_dac_buf_t));
   1f48e:	60 e2       	ldi	r22, 0x20	; 32
   1f490:	70 e0       	ldi	r23, 0x00	; 0
   1f492:	82 ea       	ldi	r24, 0xA2	; 162
   1f494:	9c e2       	ldi	r25, 0x2C	; 44
   1f496:	0e 94 ff ce 	call	0x19dfe	; 0x19dfe <dma_channel_set_transfer_count>

	dma_channel_set_src_reload_mode(&dmach_dma0_conf, DMA_CH_SRCRELOAD_TRANSACTION_gc);
   1f49a:	60 ec       	ldi	r22, 0xC0	; 192
   1f49c:	87 e9       	ldi	r24, 0x97	; 151
   1f49e:	9c e2       	ldi	r25, 0x2C	; 44
   1f4a0:	0e 94 5b ce 	call	0x19cb6	; 0x19cb6 <dma_channel_set_src_reload_mode>
	dma_channel_set_src_dir_mode(&dmach_dma0_conf, DMA_CH_SRCDIR_INC_gc);
   1f4a4:	60 e1       	ldi	r22, 0x10	; 16
   1f4a6:	87 e9       	ldi	r24, 0x97	; 151
   1f4a8:	9c e2       	ldi	r25, 0x2C	; 44
   1f4aa:	0e 94 a3 ce 	call	0x19d46	; 0x19d46 <dma_channel_set_src_dir_mode>
	dma_channel_set_source_address(&dmach_dma0_conf, (uint16_t)(uintptr_t) &dac_io_dac0_buf[0][0]);
   1f4ae:	89 eb       	ldi	r24, 0xB9	; 185
   1f4b0:	9c e2       	ldi	r25, 0x2C	; 44
   1f4b2:	bc 01       	movw	r22, r24
   1f4b4:	87 e9       	ldi	r24, 0x97	; 151
   1f4b6:	9c e2       	ldi	r25, 0x2C	; 44
   1f4b8:	0e 94 2f cf 	call	0x19e5e	; 0x19e5e <dma_channel_set_source_address>
	dma_channel_set_dest_reload_mode(&dmach_dma0_conf, DMA_CH_DESTRELOAD_BURST_gc);
   1f4bc:	68 e0       	ldi	r22, 0x08	; 8
   1f4be:	87 e9       	ldi	r24, 0x97	; 151
   1f4c0:	9c e2       	ldi	r25, 0x2C	; 44
   1f4c2:	0e 94 7f ce 	call	0x19cfe	; 0x19cfe <dma_channel_set_dest_reload_mode>
	dma_channel_set_dest_dir_mode(&dmach_dma0_conf, DMA_CH_DESTDIR_INC_gc);
   1f4c6:	61 e0       	ldi	r22, 0x01	; 1
   1f4c8:	87 e9       	ldi	r24, 0x97	; 151
   1f4ca:	9c e2       	ldi	r25, 0x2C	; 44
   1f4cc:	0e 94 c7 ce 	call	0x19d8e	; 0x19d8e <dma_channel_set_dest_dir_mode>
	dma_channel_set_destination_address(&dmach_dma0_conf, (uint16_t)(uintptr_t) &DACB_CH0DATA);		// Access to CH0 and CH1
   1f4d0:	68 e3       	ldi	r22, 0x38	; 56
   1f4d2:	73 e0       	ldi	r23, 0x03	; 3
   1f4d4:	87 e9       	ldi	r24, 0x97	; 151
   1f4d6:	9c e2       	ldi	r25, 0x2C	; 44
   1f4d8:	0e 94 17 cf 	call	0x19e2e	; 0x19e2e <dma_channel_set_destination_address>

	dma_channel_set_src_reload_mode(&dmach_dma1_conf, DMA_CH_SRCRELOAD_TRANSACTION_gc);
   1f4dc:	60 ec       	ldi	r22, 0xC0	; 192
   1f4de:	82 ea       	ldi	r24, 0xA2	; 162
   1f4e0:	9c e2       	ldi	r25, 0x2C	; 44
   1f4e2:	0e 94 5b ce 	call	0x19cb6	; 0x19cb6 <dma_channel_set_src_reload_mode>
	dma_channel_set_src_dir_mode(&dmach_dma1_conf, DMA_CH_SRCDIR_INC_gc);
   1f4e6:	60 e1       	ldi	r22, 0x10	; 16
   1f4e8:	82 ea       	ldi	r24, 0xA2	; 162
   1f4ea:	9c e2       	ldi	r25, 0x2C	; 44
   1f4ec:	0e 94 a3 ce 	call	0x19d46	; 0x19d46 <dma_channel_set_src_dir_mode>
	dma_channel_set_source_address(&dmach_dma1_conf, (uint16_t)(uintptr_t) &dac_io_dac0_buf[1][0]);
   1f4f0:	89 ed       	ldi	r24, 0xD9	; 217
   1f4f2:	9c e2       	ldi	r25, 0x2C	; 44
   1f4f4:	bc 01       	movw	r22, r24
   1f4f6:	82 ea       	ldi	r24, 0xA2	; 162
   1f4f8:	9c e2       	ldi	r25, 0x2C	; 44
   1f4fa:	0e 94 2f cf 	call	0x19e5e	; 0x19e5e <dma_channel_set_source_address>
	dma_channel_set_dest_reload_mode(&dmach_dma1_conf, DMA_CH_DESTRELOAD_BURST_gc);
   1f4fe:	68 e0       	ldi	r22, 0x08	; 8
   1f500:	82 ea       	ldi	r24, 0xA2	; 162
   1f502:	9c e2       	ldi	r25, 0x2C	; 44
   1f504:	0e 94 7f ce 	call	0x19cfe	; 0x19cfe <dma_channel_set_dest_reload_mode>
	dma_channel_set_dest_dir_mode(&dmach_dma1_conf, DMA_CH_DESTDIR_INC_gc);
   1f508:	61 e0       	ldi	r22, 0x01	; 1
   1f50a:	82 ea       	ldi	r24, 0xA2	; 162
   1f50c:	9c e2       	ldi	r25, 0x2C	; 44
   1f50e:	0e 94 c7 ce 	call	0x19d8e	; 0x19d8e <dma_channel_set_dest_dir_mode>
	dma_channel_set_destination_address(&dmach_dma1_conf, (uint16_t)(uintptr_t) &DACB_CH0DATA);		// Access to CH0 and CH1
   1f512:	68 e3       	ldi	r22, 0x38	; 56
   1f514:	73 e0       	ldi	r23, 0x03	; 3
   1f516:	82 ea       	ldi	r24, 0xA2	; 162
   1f518:	9c e2       	ldi	r25, 0x2C	; 44
   1f51a:	0e 94 17 cf 	call	0x19e2e	; 0x19e2e <dma_channel_set_destination_address>

	dma_channel_set_trigger_source(&dmach_dma0_conf, DMA_CH_TRIGSRC_DACB_CH0_gc);
   1f51e:	65 e2       	ldi	r22, 0x25	; 37
   1f520:	87 e9       	ldi	r24, 0x97	; 151
   1f522:	9c e2       	ldi	r25, 0x2C	; 44
   1f524:	0e 94 eb ce 	call	0x19dd6	; 0x19dd6 <dma_channel_set_trigger_source>
	dma_channel_set_single_shot(&dmach_dma0_conf);
   1f528:	87 e9       	ldi	r24, 0x97	; 151
   1f52a:	9c e2       	ldi	r25, 0x2C	; 44
   1f52c:	0e 94 15 ce 	call	0x19c2a	; 0x19c2a <dma_channel_set_single_shot>

	dma_channel_set_trigger_source(&dmach_dma1_conf, DMA_CH_TRIGSRC_DACB_CH0_gc);
   1f530:	65 e2       	ldi	r22, 0x25	; 37
   1f532:	82 ea       	ldi	r24, 0xA2	; 162
   1f534:	9c e2       	ldi	r25, 0x2C	; 44
   1f536:	0e 94 eb ce 	call	0x19dd6	; 0x19dd6 <dma_channel_set_trigger_source>
	dma_channel_set_single_shot(&dmach_dma1_conf);
   1f53a:	82 ea       	ldi	r24, 0xA2	; 162
   1f53c:	9c e2       	ldi	r25, 0x2C	; 44
   1f53e:	0e 94 15 ce 	call	0x19c2a	; 0x19c2a <dma_channel_set_single_shot>

	task_dac(tcc1_get_time());																		// Calculate DDS increments
   1f542:	8f d9       	rcall	.-3298   	; 0x1e862 <tcc1_get_time>
   1f544:	dc 01       	movw	r26, r24
   1f546:	cb 01       	movw	r24, r22
   1f548:	bc 01       	movw	r22, r24
   1f54a:	cd 01       	movw	r24, r26
   1f54c:	70 d0       	rcall	.+224    	; 0x1f62e <task_dac>
}
   1f54e:	00 00       	nop
   1f550:	df 91       	pop	r29
   1f552:	cf 91       	pop	r28
   1f554:	08 95       	ret

0001f556 <dma_start>:

static void dma_start(void)
{
   1f556:	cf 93       	push	r28
   1f558:	df 93       	push	r29
   1f55a:	cd b7       	in	r28, 0x3d	; 61
   1f55c:	de b7       	in	r29, 0x3e	; 62
	dma_enable();
   1f55e:	0e 94 4e 4b 	call	0x969c	; 0x969c <dma_enable>

	dma_set_callback(DMA_CHANNEL_DACB_CH0_A, isr_dma_dac_ch0_A);
   1f562:	69 ed       	ldi	r22, 0xD9	; 217
   1f564:	7a ef       	ldi	r23, 0xFA	; 250
   1f566:	80 e0       	ldi	r24, 0x00	; 0
   1f568:	0e 94 78 4b 	call	0x96f0	; 0x96f0 <dma_set_callback>
	dma_channel_set_interrupt_level(&dmach_dma0_conf, DMA_INT_LVL_MED);
   1f56c:	62 e0       	ldi	r22, 0x02	; 2
   1f56e:	87 e9       	ldi	r24, 0x97	; 151
   1f570:	9c e2       	ldi	r25, 0x2C	; 44
   1f572:	0e 94 2d ce 	call	0x19c5a	; 0x19c5a <dma_channel_set_interrupt_level>

	dma_set_callback(DMA_CHANNEL_DACB_CH0_B, isr_dma_dac_ch0_B);
   1f576:	68 ef       	ldi	r22, 0xF8	; 248
   1f578:	7a ef       	ldi	r23, 0xFA	; 250
   1f57a:	81 e0       	ldi	r24, 0x01	; 1
   1f57c:	0e 94 78 4b 	call	0x96f0	; 0x96f0 <dma_set_callback>
	dma_channel_set_interrupt_level(&dmach_dma1_conf, DMA_INT_LVL_MED);
   1f580:	62 e0       	ldi	r22, 0x02	; 2
   1f582:	82 ea       	ldi	r24, 0xA2	; 162
   1f584:	9c e2       	ldi	r25, 0x2C	; 44
   1f586:	0e 94 2d ce 	call	0x19c5a	; 0x19c5a <dma_channel_set_interrupt_level>

	dma_set_priority_mode(DMA_PRIMODE_CH01RR23_gc);
   1f58a:	82 e0       	ldi	r24, 0x02	; 2
   1f58c:	0e 94 8f cd 	call	0x19b1e	; 0x19b1e <dma_set_priority_mode>
	dma_set_double_buffer_mode(DMA_DBUFMODE_CH01_gc);
   1f590:	84 e0       	ldi	r24, 0x04	; 4
   1f592:	0e 94 ac cd 	call	0x19b58	; 0x19b58 <dma_set_double_buffer_mode>

	dma_channel_write_config(DMA_CHANNEL_DACB_CH0_A, &dmach_dma0_conf);
   1f596:	67 e9       	ldi	r22, 0x97	; 151
   1f598:	7c e2       	ldi	r23, 0x2C	; 44
   1f59a:	80 e0       	ldi	r24, 0x00	; 0
   1f59c:	0e 94 9f 4c 	call	0x993e	; 0x993e <dma_channel_write_config>
	dma_channel_write_config(DMA_CHANNEL_DACB_CH0_B, &dmach_dma1_conf);
   1f5a0:	62 ea       	ldi	r22, 0xA2	; 162
   1f5a2:	7c e2       	ldi	r23, 0x2C	; 44
   1f5a4:	81 e0       	ldi	r24, 0x01	; 1
   1f5a6:	0e 94 9f 4c 	call	0x993e	; 0x993e <dma_channel_write_config>
}
   1f5aa:	00 00       	nop
   1f5ac:	df 91       	pop	r29
   1f5ae:	cf 91       	pop	r28
   1f5b0:	08 95       	ret

0001f5b2 <isr_dma_dac_ch0_A>:

static void isr_dma_dac_ch0_A(enum dma_channel_status status)
{
   1f5b2:	0f 93       	push	r16
   1f5b4:	1f 93       	push	r17
   1f5b6:	cf 93       	push	r28
   1f5b8:	df 93       	push	r29
   1f5ba:	1f 92       	push	r1
   1f5bc:	cd b7       	in	r28, 0x3d	; 61
   1f5be:	de b7       	in	r29, 0x3e	; 62
   1f5c0:	89 83       	std	Y+1, r24	; 0x01
	dma_channel_enable(DMA_CHANNEL_DACB_CH0_B);
   1f5c2:	81 e0       	ldi	r24, 0x01	; 1
   1f5c4:	0e 94 c9 cd 	call	0x19b92	; 0x19b92 <dma_channel_enable>

	cpu_irq_enable();
   1f5c8:	78 94       	sei
	calc_next_frame(&dac_io_dac0_buf[0][0], &dds0_reg, &dds0_inc, &dds1_reg, &dds1_inc);
   1f5ca:	05 eb       	ldi	r16, 0xB5	; 181
   1f5cc:	1c e2       	ldi	r17, 0x2C	; 44
   1f5ce:	21 e4       	ldi	r18, 0x41	; 65
   1f5d0:	30 e2       	ldi	r19, 0x20	; 32
   1f5d2:	4d ea       	ldi	r20, 0xAD	; 173
   1f5d4:	5c e2       	ldi	r21, 0x2C	; 44
   1f5d6:	61 eb       	ldi	r22, 0xB1	; 177
   1f5d8:	7c e2       	ldi	r23, 0x2C	; 44
   1f5da:	89 eb       	ldi	r24, 0xB9	; 185
   1f5dc:	9c e2       	ldi	r25, 0x2C	; 44
   1f5de:	0e 94 8d e3 	call	0x1c71a	; 0x1c71a <calc_next_frame>
}
   1f5e2:	00 00       	nop
   1f5e4:	0f 90       	pop	r0
   1f5e6:	df 91       	pop	r29
   1f5e8:	cf 91       	pop	r28
   1f5ea:	1f 91       	pop	r17
   1f5ec:	0f 91       	pop	r16
   1f5ee:	08 95       	ret

0001f5f0 <isr_dma_dac_ch0_B>:

static void isr_dma_dac_ch0_B(enum dma_channel_status status)
{
   1f5f0:	0f 93       	push	r16
   1f5f2:	1f 93       	push	r17
   1f5f4:	cf 93       	push	r28
   1f5f6:	df 93       	push	r29
   1f5f8:	1f 92       	push	r1
   1f5fa:	cd b7       	in	r28, 0x3d	; 61
   1f5fc:	de b7       	in	r29, 0x3e	; 62
   1f5fe:	89 83       	std	Y+1, r24	; 0x01
	dma_channel_enable(DMA_CHANNEL_DACB_CH0_A);
   1f600:	80 e0       	ldi	r24, 0x00	; 0
   1f602:	0e 94 c9 cd 	call	0x19b92	; 0x19b92 <dma_channel_enable>

	cpu_irq_enable();
   1f606:	78 94       	sei
	calc_next_frame(&dac_io_dac0_buf[1][0], &dds0_reg, &dds0_inc, &dds1_reg, &dds1_inc);
   1f608:	05 eb       	ldi	r16, 0xB5	; 181
   1f60a:	1c e2       	ldi	r17, 0x2C	; 44
   1f60c:	21 e4       	ldi	r18, 0x41	; 65
   1f60e:	30 e2       	ldi	r19, 0x20	; 32
   1f610:	4d ea       	ldi	r20, 0xAD	; 173
   1f612:	5c e2       	ldi	r21, 0x2C	; 44
   1f614:	61 eb       	ldi	r22, 0xB1	; 177
   1f616:	7c e2       	ldi	r23, 0x2C	; 44
   1f618:	89 ed       	ldi	r24, 0xD9	; 217
   1f61a:	9c e2       	ldi	r25, 0x2C	; 44
   1f61c:	0e 94 8d e3 	call	0x1c71a	; 0x1c71a <calc_next_frame>
}
   1f620:	00 00       	nop
   1f622:	0f 90       	pop	r0
   1f624:	df 91       	pop	r29
   1f626:	cf 91       	pop	r28
   1f628:	1f 91       	pop	r17
   1f62a:	0f 91       	pop	r16
   1f62c:	08 95       	ret

0001f62e <task_dac>:


/* The LOOP section */

static void task_dac(uint32_t now)
{	/* Calculation of the DDS increments */
   1f62e:	2f 92       	push	r2
   1f630:	3f 92       	push	r3
   1f632:	4f 92       	push	r4
   1f634:	5f 92       	push	r5
   1f636:	6f 92       	push	r6
   1f638:	7f 92       	push	r7
   1f63a:	8f 92       	push	r8
   1f63c:	9f 92       	push	r9
   1f63e:	af 92       	push	r10
   1f640:	bf 92       	push	r11
   1f642:	cf 92       	push	r12
   1f644:	df 92       	push	r13
   1f646:	ef 92       	push	r14
   1f648:	ff 92       	push	r15
   1f64a:	0f 93       	push	r16
   1f64c:	1f 93       	push	r17
   1f64e:	cf 93       	push	r28
   1f650:	df 93       	push	r29
   1f652:	cd b7       	in	r28, 0x3d	; 61
   1f654:	de b7       	in	r29, 0x3e	; 62
   1f656:	66 97       	sbiw	r28, 0x16	; 22
   1f658:	cd bf       	out	0x3d, r28	; 61
   1f65a:	de bf       	out	0x3e, r29	; 62
   1f65c:	6b 8b       	std	Y+19, r22	; 0x13
   1f65e:	7c 8b       	std	Y+20, r23	; 0x14
   1f660:	8d 8b       	std	Y+21, r24	; 0x15
   1f662:	9e 8b       	std	Y+22, r25	; 0x16
	static uint32_t s_dds1_freq_mHz = 0UL;
	uint32_t l_dds0_freq_mHz, l_dds1_freq_mHz;

	/* Setting the pair of frequencies */
	{
		irqflags_t flags		= cpu_irq_save();
   1f664:	0e 94 eb c7 	call	0x18fd6	; 0x18fd6 <cpu_irq_save>
   1f668:	89 83       	std	Y+1, r24	; 0x01
		l_dds0_freq_mHz			= dds0_freq_mHz;
   1f66a:	80 91 39 20 	lds	r24, 0x2039	; 0x802039 <dds0_freq_mHz>
   1f66e:	90 91 3a 20 	lds	r25, 0x203A	; 0x80203a <dds0_freq_mHz+0x1>
   1f672:	a0 91 3b 20 	lds	r26, 0x203B	; 0x80203b <dds0_freq_mHz+0x2>
   1f676:	b0 91 3c 20 	lds	r27, 0x203C	; 0x80203c <dds0_freq_mHz+0x3>
   1f67a:	8a 83       	std	Y+2, r24	; 0x02
   1f67c:	9b 83       	std	Y+3, r25	; 0x03
   1f67e:	ac 83       	std	Y+4, r26	; 0x04
   1f680:	bd 83       	std	Y+5, r27	; 0x05
		l_dds1_freq_mHz			= dds1_freq_mHz;
   1f682:	80 91 3d 20 	lds	r24, 0x203D	; 0x80203d <dds1_freq_mHz>
   1f686:	90 91 3e 20 	lds	r25, 0x203E	; 0x80203e <dds1_freq_mHz+0x1>
   1f68a:	a0 91 3f 20 	lds	r26, 0x203F	; 0x80203f <dds1_freq_mHz+0x2>
   1f68e:	b0 91 40 20 	lds	r27, 0x2040	; 0x802040 <dds1_freq_mHz+0x3>
   1f692:	8e 83       	std	Y+6, r24	; 0x06
   1f694:	9f 83       	std	Y+7, r25	; 0x07
   1f696:	a8 87       	std	Y+8, r26	; 0x08
   1f698:	b9 87       	std	Y+9, r27	; 0x09
		cpu_irq_restore(flags);
   1f69a:	89 81       	ldd	r24, Y+1	; 0x01
   1f69c:	0e 94 fb c7 	call	0x18ff6	; 0x18ff6 <cpu_irq_restore>
	}

	if ((l_dds0_freq_mHz != s_dds0_freq_mHz) || (l_dds1_freq_mHz != s_dds1_freq_mHz)) {
   1f6a0:	80 91 15 2d 	lds	r24, 0x2D15	; 0x802d15 <s_dds0_freq_mHz.8636>
   1f6a4:	90 91 16 2d 	lds	r25, 0x2D16	; 0x802d16 <s_dds0_freq_mHz.8636+0x1>
   1f6a8:	a0 91 17 2d 	lds	r26, 0x2D17	; 0x802d17 <s_dds0_freq_mHz.8636+0x2>
   1f6ac:	b0 91 18 2d 	lds	r27, 0x2D18	; 0x802d18 <s_dds0_freq_mHz.8636+0x3>
   1f6b0:	2a 81       	ldd	r18, Y+2	; 0x02
   1f6b2:	3b 81       	ldd	r19, Y+3	; 0x03
   1f6b4:	4c 81       	ldd	r20, Y+4	; 0x04
   1f6b6:	5d 81       	ldd	r21, Y+5	; 0x05
   1f6b8:	28 17       	cp	r18, r24
   1f6ba:	39 07       	cpc	r19, r25
   1f6bc:	4a 07       	cpc	r20, r26
   1f6be:	5b 07       	cpc	r21, r27
   1f6c0:	91 f4       	brne	.+36     	; 0x1f6e6 <task_dac+0xb8>
   1f6c2:	80 91 19 2d 	lds	r24, 0x2D19	; 0x802d19 <s_dds1_freq_mHz.8637>
   1f6c6:	90 91 1a 2d 	lds	r25, 0x2D1A	; 0x802d1a <s_dds1_freq_mHz.8637+0x1>
   1f6ca:	a0 91 1b 2d 	lds	r26, 0x2D1B	; 0x802d1b <s_dds1_freq_mHz.8637+0x2>
   1f6ce:	b0 91 1c 2d 	lds	r27, 0x2D1C	; 0x802d1c <s_dds1_freq_mHz.8637+0x3>
   1f6d2:	2e 81       	ldd	r18, Y+6	; 0x06
   1f6d4:	3f 81       	ldd	r19, Y+7	; 0x07
   1f6d6:	48 85       	ldd	r20, Y+8	; 0x08
   1f6d8:	59 85       	ldd	r21, Y+9	; 0x09
   1f6da:	28 17       	cp	r18, r24
   1f6dc:	39 07       	cpc	r19, r25
   1f6de:	4a 07       	cpc	r20, r26
   1f6e0:	5b 07       	cpc	r21, r27
   1f6e2:	09 f4       	brne	.+2      	; 0x1f6e6 <task_dac+0xb8>
   1f6e4:	f8 c0       	rjmp	.+496    	; 0x1f8d6 <task_dac+0x2a8>
		/* DDS increment calculation */
		uint32_t l_dds0_inc = (uint32_t) (((uint64_t)dds0_freq_mHz * UINT32_MAX) / (DAC_RATE_OF_CONV * 1000UL));
   1f6e6:	80 91 39 20 	lds	r24, 0x2039	; 0x802039 <dds0_freq_mHz>
   1f6ea:	90 91 3a 20 	lds	r25, 0x203A	; 0x80203a <dds0_freq_mHz+0x1>
   1f6ee:	a0 91 3b 20 	lds	r26, 0x203B	; 0x80203b <dds0_freq_mHz+0x2>
   1f6f2:	b0 91 3c 20 	lds	r27, 0x203C	; 0x80203c <dds0_freq_mHz+0x3>
   1f6f6:	1c 01       	movw	r2, r24
   1f6f8:	2d 01       	movw	r4, r26
   1f6fa:	61 2c       	mov	r6, r1
   1f6fc:	71 2c       	mov	r7, r1
   1f6fe:	43 01       	movw	r8, r6
   1f700:	aa 24       	eor	r10, r10
   1f702:	aa 94       	dec	r10
   1f704:	bb 24       	eor	r11, r11
   1f706:	ba 94       	dec	r11
   1f708:	cc 24       	eor	r12, r12
   1f70a:	ca 94       	dec	r12
   1f70c:	dd 24       	eor	r13, r13
   1f70e:	da 94       	dec	r13
   1f710:	e1 2c       	mov	r14, r1
   1f712:	f1 2c       	mov	r15, r1
   1f714:	00 e0       	ldi	r16, 0x00	; 0
   1f716:	10 e0       	ldi	r17, 0x00	; 0
   1f718:	22 2d       	mov	r18, r2
   1f71a:	33 2d       	mov	r19, r3
   1f71c:	44 2d       	mov	r20, r4
   1f71e:	55 2d       	mov	r21, r5
   1f720:	66 2d       	mov	r22, r6
   1f722:	77 2d       	mov	r23, r7
   1f724:	88 2d       	mov	r24, r8
   1f726:	99 2d       	mov	r25, r9
   1f728:	0f 94 65 2d 	call	0x25aca	; 0x25aca <__muldi3>
   1f72c:	a2 2e       	mov	r10, r18
   1f72e:	b3 2e       	mov	r11, r19
   1f730:	c4 2e       	mov	r12, r20
   1f732:	d5 2e       	mov	r13, r21
   1f734:	e6 2e       	mov	r14, r22
   1f736:	f7 2e       	mov	r15, r23
   1f738:	08 2f       	mov	r16, r24
   1f73a:	19 2f       	mov	r17, r25
   1f73c:	2a 2c       	mov	r2, r10
   1f73e:	3b 2c       	mov	r3, r11
   1f740:	4c 2c       	mov	r4, r12
   1f742:	5d 2c       	mov	r5, r13
   1f744:	6e 2c       	mov	r6, r14
   1f746:	7f 2c       	mov	r7, r15
   1f748:	80 2e       	mov	r8, r16
   1f74a:	91 2e       	mov	r9, r17
   1f74c:	a1 2c       	mov	r10, r1
   1f74e:	0f 2e       	mov	r0, r31
   1f750:	fc e6       	ldi	r31, 0x6C	; 108
   1f752:	bf 2e       	mov	r11, r31
   1f754:	f0 2d       	mov	r31, r0
   1f756:	0f 2e       	mov	r0, r31
   1f758:	fc ed       	ldi	r31, 0xDC	; 220
   1f75a:	cf 2e       	mov	r12, r31
   1f75c:	f0 2d       	mov	r31, r0
   1f75e:	68 94       	set
   1f760:	dd 24       	eor	r13, r13
   1f762:	d1 f8       	bld	r13, 1
   1f764:	e1 2c       	mov	r14, r1
   1f766:	f1 2c       	mov	r15, r1
   1f768:	00 e0       	ldi	r16, 0x00	; 0
   1f76a:	10 e0       	ldi	r17, 0x00	; 0
   1f76c:	22 2d       	mov	r18, r2
   1f76e:	33 2d       	mov	r19, r3
   1f770:	44 2d       	mov	r20, r4
   1f772:	55 2d       	mov	r21, r5
   1f774:	66 2d       	mov	r22, r6
   1f776:	77 2d       	mov	r23, r7
   1f778:	88 2d       	mov	r24, r8
   1f77a:	99 2d       	mov	r25, r9
   1f77c:	0f 94 e3 2d 	call	0x25bc6	; 0x25bc6 <__udivdi3>
   1f780:	a2 2e       	mov	r10, r18
   1f782:	b3 2e       	mov	r11, r19
   1f784:	c4 2e       	mov	r12, r20
   1f786:	d5 2e       	mov	r13, r21
   1f788:	e6 2e       	mov	r14, r22
   1f78a:	f7 2e       	mov	r15, r23
   1f78c:	08 2f       	mov	r16, r24
   1f78e:	19 2f       	mov	r17, r25
   1f790:	2a 2d       	mov	r18, r10
   1f792:	3b 2d       	mov	r19, r11
   1f794:	4c 2d       	mov	r20, r12
   1f796:	5d 2d       	mov	r21, r13
   1f798:	6e 2d       	mov	r22, r14
   1f79a:	7f 2d       	mov	r23, r15
   1f79c:	80 2f       	mov	r24, r16
   1f79e:	91 2f       	mov	r25, r17
   1f7a0:	2a 87       	std	Y+10, r18	; 0x0a
   1f7a2:	3b 87       	std	Y+11, r19	; 0x0b
   1f7a4:	4c 87       	std	Y+12, r20	; 0x0c
   1f7a6:	5d 87       	std	Y+13, r21	; 0x0d
		uint32_t l_dds1_inc = (uint32_t) (((uint64_t)dds1_freq_mHz * UINT32_MAX) / (DAC_RATE_OF_CONV * 1000UL));
   1f7a8:	80 91 3d 20 	lds	r24, 0x203D	; 0x80203d <dds1_freq_mHz>
   1f7ac:	90 91 3e 20 	lds	r25, 0x203E	; 0x80203e <dds1_freq_mHz+0x1>
   1f7b0:	a0 91 3f 20 	lds	r26, 0x203F	; 0x80203f <dds1_freq_mHz+0x2>
   1f7b4:	b0 91 40 20 	lds	r27, 0x2040	; 0x802040 <dds1_freq_mHz+0x3>
   1f7b8:	1c 01       	movw	r2, r24
   1f7ba:	2d 01       	movw	r4, r26
   1f7bc:	61 2c       	mov	r6, r1
   1f7be:	71 2c       	mov	r7, r1
   1f7c0:	43 01       	movw	r8, r6
   1f7c2:	aa 24       	eor	r10, r10
   1f7c4:	aa 94       	dec	r10
   1f7c6:	bb 24       	eor	r11, r11
   1f7c8:	ba 94       	dec	r11
   1f7ca:	cc 24       	eor	r12, r12
   1f7cc:	ca 94       	dec	r12
   1f7ce:	dd 24       	eor	r13, r13
   1f7d0:	da 94       	dec	r13
   1f7d2:	e1 2c       	mov	r14, r1
   1f7d4:	f1 2c       	mov	r15, r1
   1f7d6:	00 e0       	ldi	r16, 0x00	; 0
   1f7d8:	10 e0       	ldi	r17, 0x00	; 0
   1f7da:	22 2d       	mov	r18, r2
   1f7dc:	33 2d       	mov	r19, r3
   1f7de:	44 2d       	mov	r20, r4
   1f7e0:	55 2d       	mov	r21, r5
   1f7e2:	66 2d       	mov	r22, r6
   1f7e4:	77 2d       	mov	r23, r7
   1f7e6:	88 2d       	mov	r24, r8
   1f7e8:	99 2d       	mov	r25, r9
   1f7ea:	0f 94 65 2d 	call	0x25aca	; 0x25aca <__muldi3>
   1f7ee:	a2 2e       	mov	r10, r18
   1f7f0:	b3 2e       	mov	r11, r19
   1f7f2:	c4 2e       	mov	r12, r20
   1f7f4:	d5 2e       	mov	r13, r21
   1f7f6:	e6 2e       	mov	r14, r22
   1f7f8:	f7 2e       	mov	r15, r23
   1f7fa:	08 2f       	mov	r16, r24
   1f7fc:	19 2f       	mov	r17, r25
   1f7fe:	2a 2c       	mov	r2, r10
   1f800:	3b 2c       	mov	r3, r11
   1f802:	4c 2c       	mov	r4, r12
   1f804:	5d 2c       	mov	r5, r13
   1f806:	6e 2c       	mov	r6, r14
   1f808:	7f 2c       	mov	r7, r15
   1f80a:	80 2e       	mov	r8, r16
   1f80c:	91 2e       	mov	r9, r17
   1f80e:	a1 2c       	mov	r10, r1
   1f810:	0f 2e       	mov	r0, r31
   1f812:	fc e6       	ldi	r31, 0x6C	; 108
   1f814:	bf 2e       	mov	r11, r31
   1f816:	f0 2d       	mov	r31, r0
   1f818:	0f 2e       	mov	r0, r31
   1f81a:	fc ed       	ldi	r31, 0xDC	; 220
   1f81c:	cf 2e       	mov	r12, r31
   1f81e:	f0 2d       	mov	r31, r0
   1f820:	68 94       	set
   1f822:	dd 24       	eor	r13, r13
   1f824:	d1 f8       	bld	r13, 1
   1f826:	e1 2c       	mov	r14, r1
   1f828:	f1 2c       	mov	r15, r1
   1f82a:	00 e0       	ldi	r16, 0x00	; 0
   1f82c:	10 e0       	ldi	r17, 0x00	; 0
   1f82e:	22 2d       	mov	r18, r2
   1f830:	33 2d       	mov	r19, r3
   1f832:	44 2d       	mov	r20, r4
   1f834:	55 2d       	mov	r21, r5
   1f836:	66 2d       	mov	r22, r6
   1f838:	77 2d       	mov	r23, r7
   1f83a:	88 2d       	mov	r24, r8
   1f83c:	99 2d       	mov	r25, r9
   1f83e:	0f 94 e3 2d 	call	0x25bc6	; 0x25bc6 <__udivdi3>
   1f842:	a2 2e       	mov	r10, r18
   1f844:	b3 2e       	mov	r11, r19
   1f846:	c4 2e       	mov	r12, r20
   1f848:	d5 2e       	mov	r13, r21
   1f84a:	e6 2e       	mov	r14, r22
   1f84c:	f7 2e       	mov	r15, r23
   1f84e:	08 2f       	mov	r16, r24
   1f850:	19 2f       	mov	r17, r25
   1f852:	2a 2d       	mov	r18, r10
   1f854:	3b 2d       	mov	r19, r11
   1f856:	4c 2d       	mov	r20, r12
   1f858:	5d 2d       	mov	r21, r13
   1f85a:	6e 2d       	mov	r22, r14
   1f85c:	7f 2d       	mov	r23, r15
   1f85e:	80 2f       	mov	r24, r16
   1f860:	91 2f       	mov	r25, r17
   1f862:	2e 87       	std	Y+14, r18	; 0x0e
   1f864:	3f 87       	std	Y+15, r19	; 0x0f
   1f866:	48 8b       	std	Y+16, r20	; 0x10
   1f868:	59 8b       	std	Y+17, r21	; 0x11
		s_dds0_freq_mHz = l_dds0_freq_mHz;
   1f86a:	8a 81       	ldd	r24, Y+2	; 0x02
   1f86c:	9b 81       	ldd	r25, Y+3	; 0x03
   1f86e:	ac 81       	ldd	r26, Y+4	; 0x04
   1f870:	bd 81       	ldd	r27, Y+5	; 0x05
   1f872:	80 93 15 2d 	sts	0x2D15, r24	; 0x802d15 <s_dds0_freq_mHz.8636>
   1f876:	90 93 16 2d 	sts	0x2D16, r25	; 0x802d16 <s_dds0_freq_mHz.8636+0x1>
   1f87a:	a0 93 17 2d 	sts	0x2D17, r26	; 0x802d17 <s_dds0_freq_mHz.8636+0x2>
   1f87e:	b0 93 18 2d 	sts	0x2D18, r27	; 0x802d18 <s_dds0_freq_mHz.8636+0x3>
		s_dds1_freq_mHz = l_dds1_freq_mHz;
   1f882:	8e 81       	ldd	r24, Y+6	; 0x06
   1f884:	9f 81       	ldd	r25, Y+7	; 0x07
   1f886:	a8 85       	ldd	r26, Y+8	; 0x08
   1f888:	b9 85       	ldd	r27, Y+9	; 0x09
   1f88a:	80 93 19 2d 	sts	0x2D19, r24	; 0x802d19 <s_dds1_freq_mHz.8637>
   1f88e:	90 93 1a 2d 	sts	0x2D1A, r25	; 0x802d1a <s_dds1_freq_mHz.8637+0x1>
   1f892:	a0 93 1b 2d 	sts	0x2D1B, r26	; 0x802d1b <s_dds1_freq_mHz.8637+0x2>
   1f896:	b0 93 1c 2d 	sts	0x2D1C, r27	; 0x802d1c <s_dds1_freq_mHz.8637+0x3>

		/* Setting the pair of increments */
		{
			irqflags_t flags	= cpu_irq_save();
   1f89a:	0e 94 eb c7 	call	0x18fd6	; 0x18fd6 <cpu_irq_save>
   1f89e:	8a 8b       	std	Y+18, r24	; 0x12
			dds0_inc			= l_dds0_inc;
   1f8a0:	8a 85       	ldd	r24, Y+10	; 0x0a
   1f8a2:	9b 85       	ldd	r25, Y+11	; 0x0b
   1f8a4:	ac 85       	ldd	r26, Y+12	; 0x0c
   1f8a6:	bd 85       	ldd	r27, Y+13	; 0x0d
   1f8a8:	80 93 ad 2c 	sts	0x2CAD, r24	; 0x802cad <dds0_inc>
   1f8ac:	90 93 ae 2c 	sts	0x2CAE, r25	; 0x802cae <dds0_inc+0x1>
   1f8b0:	a0 93 af 2c 	sts	0x2CAF, r26	; 0x802caf <dds0_inc+0x2>
   1f8b4:	b0 93 b0 2c 	sts	0x2CB0, r27	; 0x802cb0 <dds0_inc+0x3>
			dds1_inc			= l_dds1_inc;
   1f8b8:	8e 85       	ldd	r24, Y+14	; 0x0e
   1f8ba:	9f 85       	ldd	r25, Y+15	; 0x0f
   1f8bc:	a8 89       	ldd	r26, Y+16	; 0x10
   1f8be:	b9 89       	ldd	r27, Y+17	; 0x11
   1f8c0:	80 93 b5 2c 	sts	0x2CB5, r24	; 0x802cb5 <dds1_inc>
   1f8c4:	90 93 b6 2c 	sts	0x2CB6, r25	; 0x802cb6 <dds1_inc+0x1>
   1f8c8:	a0 93 b7 2c 	sts	0x2CB7, r26	; 0x802cb7 <dds1_inc+0x2>
   1f8cc:	b0 93 b8 2c 	sts	0x2CB8, r27	; 0x802cb8 <dds1_inc+0x3>
			cpu_irq_restore(flags);
   1f8d0:	8a 89       	ldd	r24, Y+18	; 0x12
   1f8d2:	0e 94 fb c7 	call	0x18ff6	; 0x18ff6 <cpu_irq_restore>
		}
	}
}
   1f8d6:	00 00       	nop
   1f8d8:	66 96       	adiw	r28, 0x16	; 22
   1f8da:	cd bf       	out	0x3d, r28	; 61
   1f8dc:	de bf       	out	0x3e, r29	; 62
   1f8de:	df 91       	pop	r29
   1f8e0:	cf 91       	pop	r28
   1f8e2:	1f 91       	pop	r17
   1f8e4:	0f 91       	pop	r16
   1f8e6:	ff 90       	pop	r15
   1f8e8:	ef 90       	pop	r14
   1f8ea:	df 90       	pop	r13
   1f8ec:	cf 90       	pop	r12
   1f8ee:	bf 90       	pop	r11
   1f8f0:	af 90       	pop	r10
   1f8f2:	9f 90       	pop	r9
   1f8f4:	8f 90       	pop	r8
   1f8f6:	7f 90       	pop	r7
   1f8f8:	6f 90       	pop	r6
   1f8fa:	5f 90       	pop	r5
   1f8fc:	4f 90       	pop	r4
   1f8fe:	3f 90       	pop	r3
   1f900:	2f 90       	pop	r2
   1f902:	08 95       	ret

0001f904 <task_adc>:

static void task_adc(uint32_t now)
{	/* Calculations of the ADC values for the presentation layer */
   1f904:	ef 92       	push	r14
   1f906:	ff 92       	push	r15
   1f908:	0f 93       	push	r16
   1f90a:	1f 93       	push	r17
   1f90c:	cf 93       	push	r28
   1f90e:	df 93       	push	r29
   1f910:	cd b7       	in	r28, 0x3d	; 61
   1f912:	de b7       	in	r29, 0x3e	; 62
   1f914:	e0 97       	sbiw	r28, 0x30	; 48
   1f916:	cd bf       	out	0x3d, r28	; 61
   1f918:	de bf       	out	0x3e, r29	; 62
   1f91a:	6d a7       	std	Y+45, r22	; 0x2d
   1f91c:	7e a7       	std	Y+46, r23	; 0x2e
   1f91e:	8f a7       	std	Y+47, r24	; 0x2f
   1f920:	98 ab       	std	Y+48, r25	; 0x30
	static uint32_t adc_last = 0;

	if ((now - adc_last) >= 512 || (now < adc_last)) {
   1f922:	80 91 1d 2d 	lds	r24, 0x2D1D	; 0x802d1d <adc_last.8647>
   1f926:	90 91 1e 2d 	lds	r25, 0x2D1E	; 0x802d1e <adc_last.8647+0x1>
   1f92a:	a0 91 1f 2d 	lds	r26, 0x2D1F	; 0x802d1f <adc_last.8647+0x2>
   1f92e:	b0 91 20 2d 	lds	r27, 0x2D20	; 0x802d20 <adc_last.8647+0x3>
   1f932:	2d a5       	ldd	r18, Y+45	; 0x2d
   1f934:	3e a5       	ldd	r19, Y+46	; 0x2e
   1f936:	4f a5       	ldd	r20, Y+47	; 0x2f
   1f938:	58 a9       	ldd	r21, Y+48	; 0x30
   1f93a:	79 01       	movw	r14, r18
   1f93c:	8a 01       	movw	r16, r20
   1f93e:	e8 1a       	sub	r14, r24
   1f940:	f9 0a       	sbc	r15, r25
   1f942:	0a 0b       	sbc	r16, r26
   1f944:	1b 0b       	sbc	r17, r27
   1f946:	d8 01       	movw	r26, r16
   1f948:	c7 01       	movw	r24, r14
   1f94a:	81 15       	cp	r24, r1
   1f94c:	92 40       	sbci	r25, 0x02	; 2
   1f94e:	a1 05       	cpc	r26, r1
   1f950:	b1 05       	cpc	r27, r1
   1f952:	90 f4       	brcc	.+36     	; 0x1f978 <task_adc+0x74>
   1f954:	80 91 1d 2d 	lds	r24, 0x2D1D	; 0x802d1d <adc_last.8647>
   1f958:	90 91 1e 2d 	lds	r25, 0x2D1E	; 0x802d1e <adc_last.8647+0x1>
   1f95c:	a0 91 1f 2d 	lds	r26, 0x2D1F	; 0x802d1f <adc_last.8647+0x2>
   1f960:	b0 91 20 2d 	lds	r27, 0x2D20	; 0x802d20 <adc_last.8647+0x3>
   1f964:	2d a5       	ldd	r18, Y+45	; 0x2d
   1f966:	3e a5       	ldd	r19, Y+46	; 0x2e
   1f968:	4f a5       	ldd	r20, Y+47	; 0x2f
   1f96a:	58 a9       	ldd	r21, Y+48	; 0x30
   1f96c:	28 17       	cp	r18, r24
   1f96e:	39 07       	cpc	r19, r25
   1f970:	4a 07       	cpc	r20, r26
   1f972:	5b 07       	cpc	r21, r27
   1f974:	08 f0       	brcs	.+2      	; 0x1f978 <task_adc+0x74>
   1f976:	95 c1       	rjmp	.+810    	; 0x1fca2 <task_adc+0x39e>
		uint32_t l_adc_vctcxo_cur, l_adc_5v0_cur, l_adc_vbat_cur, l_adc_io_adc4_cur, l_adc_io_adc5_cur;
		uint32_t l_adc_silence_cur, l_adc_temp_cur;

		adc_last = now;
   1f978:	8d a5       	ldd	r24, Y+45	; 0x2d
   1f97a:	9e a5       	ldd	r25, Y+46	; 0x2e
   1f97c:	af a5       	ldd	r26, Y+47	; 0x2f
   1f97e:	b8 a9       	ldd	r27, Y+48	; 0x30
   1f980:	80 93 1d 2d 	sts	0x2D1D, r24	; 0x802d1d <adc_last.8647>
   1f984:	90 93 1e 2d 	sts	0x2D1E, r25	; 0x802d1e <adc_last.8647+0x1>
   1f988:	a0 93 1f 2d 	sts	0x2D1F, r26	; 0x802d1f <adc_last.8647+0x2>
   1f98c:	b0 93 20 2d 	sts	0x2D20, r27	; 0x802d20 <adc_last.8647+0x3>

		/* Getting a copy of the values */
		{
			irqflags_t flags	= cpu_irq_save();
   1f990:	0e 94 eb c7 	call	0x18fd6	; 0x18fd6 <cpu_irq_save>
   1f994:	89 83       	std	Y+1, r24	; 0x01
			l_adc_vctcxo_cur	= g_adc_vctcxo_cur;
   1f996:	80 91 0f 2a 	lds	r24, 0x2A0F	; 0x802a0f <g_adc_vctcxo_cur>
   1f99a:	90 91 10 2a 	lds	r25, 0x2A10	; 0x802a10 <g_adc_vctcxo_cur+0x1>
   1f99e:	a0 91 11 2a 	lds	r26, 0x2A11	; 0x802a11 <g_adc_vctcxo_cur+0x2>
   1f9a2:	b0 91 12 2a 	lds	r27, 0x2A12	; 0x802a12 <g_adc_vctcxo_cur+0x3>
   1f9a6:	8a 83       	std	Y+2, r24	; 0x02
   1f9a8:	9b 83       	std	Y+3, r25	; 0x03
   1f9aa:	ac 83       	std	Y+4, r26	; 0x04
   1f9ac:	bd 83       	std	Y+5, r27	; 0x05
			l_adc_5v0_cur		= g_adc_5v0_cur;
   1f9ae:	80 91 19 2a 	lds	r24, 0x2A19	; 0x802a19 <g_adc_5v0_cur>
   1f9b2:	90 91 1a 2a 	lds	r25, 0x2A1A	; 0x802a1a <g_adc_5v0_cur+0x1>
   1f9b6:	a0 91 1b 2a 	lds	r26, 0x2A1B	; 0x802a1b <g_adc_5v0_cur+0x2>
   1f9ba:	b0 91 1c 2a 	lds	r27, 0x2A1C	; 0x802a1c <g_adc_5v0_cur+0x3>
   1f9be:	8e 83       	std	Y+6, r24	; 0x06
   1f9c0:	9f 83       	std	Y+7, r25	; 0x07
   1f9c2:	a8 87       	std	Y+8, r26	; 0x08
   1f9c4:	b9 87       	std	Y+9, r27	; 0x09
			l_adc_vbat_cur		= g_adc_vbat_cur;
   1f9c6:	80 91 23 2a 	lds	r24, 0x2A23	; 0x802a23 <g_adc_vbat_cur>
   1f9ca:	90 91 24 2a 	lds	r25, 0x2A24	; 0x802a24 <g_adc_vbat_cur+0x1>
   1f9ce:	a0 91 25 2a 	lds	r26, 0x2A25	; 0x802a25 <g_adc_vbat_cur+0x2>
   1f9d2:	b0 91 26 2a 	lds	r27, 0x2A26	; 0x802a26 <g_adc_vbat_cur+0x3>
   1f9d6:	8a 87       	std	Y+10, r24	; 0x0a
   1f9d8:	9b 87       	std	Y+11, r25	; 0x0b
   1f9da:	ac 87       	std	Y+12, r26	; 0x0c
   1f9dc:	bd 87       	std	Y+13, r27	; 0x0d
			l_adc_io_adc4_cur	= g_adc_io_adc4_cur;
   1f9de:	80 91 2d 2a 	lds	r24, 0x2A2D	; 0x802a2d <g_adc_io_adc4_cur>
   1f9e2:	90 91 2e 2a 	lds	r25, 0x2A2E	; 0x802a2e <g_adc_io_adc4_cur+0x1>
   1f9e6:	a0 91 2f 2a 	lds	r26, 0x2A2F	; 0x802a2f <g_adc_io_adc4_cur+0x2>
   1f9ea:	b0 91 30 2a 	lds	r27, 0x2A30	; 0x802a30 <g_adc_io_adc4_cur+0x3>
   1f9ee:	8e 87       	std	Y+14, r24	; 0x0e
   1f9f0:	9f 87       	std	Y+15, r25	; 0x0f
   1f9f2:	a8 8b       	std	Y+16, r26	; 0x10
   1f9f4:	b9 8b       	std	Y+17, r27	; 0x11
			l_adc_io_adc5_cur	= g_adc_io_adc5_cur;
   1f9f6:	80 91 37 2a 	lds	r24, 0x2A37	; 0x802a37 <g_adc_io_adc5_cur>
   1f9fa:	90 91 38 2a 	lds	r25, 0x2A38	; 0x802a38 <g_adc_io_adc5_cur+0x1>
   1f9fe:	a0 91 39 2a 	lds	r26, 0x2A39	; 0x802a39 <g_adc_io_adc5_cur+0x2>
   1fa02:	b0 91 3a 2a 	lds	r27, 0x2A3A	; 0x802a3a <g_adc_io_adc5_cur+0x3>
   1fa06:	8a 8b       	std	Y+18, r24	; 0x12
   1fa08:	9b 8b       	std	Y+19, r25	; 0x13
   1fa0a:	ac 8b       	std	Y+20, r26	; 0x14
   1fa0c:	bd 8b       	std	Y+21, r27	; 0x15
			l_adc_silence_cur	= g_adc_silence_cur;
   1fa0e:	80 91 41 2a 	lds	r24, 0x2A41	; 0x802a41 <g_adc_silence_cur>
   1fa12:	90 91 42 2a 	lds	r25, 0x2A42	; 0x802a42 <g_adc_silence_cur+0x1>
   1fa16:	a0 91 43 2a 	lds	r26, 0x2A43	; 0x802a43 <g_adc_silence_cur+0x2>
   1fa1a:	b0 91 44 2a 	lds	r27, 0x2A44	; 0x802a44 <g_adc_silence_cur+0x3>
   1fa1e:	8e 8b       	std	Y+22, r24	; 0x16
   1fa20:	9f 8b       	std	Y+23, r25	; 0x17
   1fa22:	a8 8f       	std	Y+24, r26	; 0x18
   1fa24:	b9 8f       	std	Y+25, r27	; 0x19
			l_adc_temp_cur		= g_adc_temp_cur;
   1fa26:	80 91 4b 2a 	lds	r24, 0x2A4B	; 0x802a4b <g_adc_temp_cur>
   1fa2a:	90 91 4c 2a 	lds	r25, 0x2A4C	; 0x802a4c <g_adc_temp_cur+0x1>
   1fa2e:	a0 91 4d 2a 	lds	r26, 0x2A4D	; 0x802a4d <g_adc_temp_cur+0x2>
   1fa32:	b0 91 4e 2a 	lds	r27, 0x2A4E	; 0x802a4e <g_adc_temp_cur+0x3>
   1fa36:	8a 8f       	std	Y+26, r24	; 0x1a
   1fa38:	9b 8f       	std	Y+27, r25	; 0x1b
   1fa3a:	ac 8f       	std	Y+28, r26	; 0x1c
   1fa3c:	bd 8f       	std	Y+29, r27	; 0x1d
			cpu_irq_restore(flags);
   1fa3e:	89 81       	ldd	r24, Y+1	; 0x01
   1fa40:	0e 94 fb c7 	call	0x18ff6	; 0x18ff6 <cpu_irq_restore>
		}

		int16_t l_adc_vctcxo_volt_1000	= (int16_t) (((( 1000UL * l_adc_vctcxo_cur  * C_VCC_3V0_AREF_VOLTS                   ) / C_ADC_STEPS))  - 1000 * C_VCTCXO_DELTA_VOLTS);
   1fa44:	2a 81       	ldd	r18, Y+2	; 0x02
   1fa46:	3b 81       	ldd	r19, Y+3	; 0x03
   1fa48:	4c 81       	ldd	r20, Y+4	; 0x04
   1fa4a:	5d 81       	ldd	r21, Y+5	; 0x05
   1fa4c:	88 eb       	ldi	r24, 0xB8	; 184
   1fa4e:	9b e0       	ldi	r25, 0x0B	; 11
   1fa50:	dc 01       	movw	r26, r24
   1fa52:	0f 94 5b 2d 	call	0x25ab6	; 0x25ab6 <__muluhisi3>
   1fa56:	dc 01       	movw	r26, r24
   1fa58:	cb 01       	movw	r24, r22
   1fa5a:	07 2e       	mov	r0, r23
   1fa5c:	74 e1       	ldi	r23, 0x14	; 20
   1fa5e:	b6 95       	lsr	r27
   1fa60:	a7 95       	ror	r26
   1fa62:	97 95       	ror	r25
   1fa64:	87 95       	ror	r24
   1fa66:	7a 95       	dec	r23
   1fa68:	d1 f7       	brne	.-12     	; 0x1fa5e <task_adc+0x15a>
   1fa6a:	70 2d       	mov	r23, r0
   1fa6c:	bc 01       	movw	r22, r24
   1fa6e:	cd 01       	movw	r24, r26
   1fa70:	0f 94 e7 25 	call	0x24bce	; 0x24bce <__floatunsisf>
   1fa74:	dc 01       	movw	r26, r24
   1fa76:	cb 01       	movw	r24, r22
   1fa78:	20 e0       	ldi	r18, 0x00	; 0
   1fa7a:	30 e0       	ldi	r19, 0x00	; 0
   1fa7c:	4c e3       	ldi	r20, 0x3C	; 60
   1fa7e:	52 e4       	ldi	r21, 0x42	; 66
   1fa80:	bc 01       	movw	r22, r24
   1fa82:	cd 01       	movw	r24, r26
   1fa84:	0f 94 a8 24 	call	0x24950	; 0x24950 <__subsf3>
   1fa88:	dc 01       	movw	r26, r24
   1fa8a:	cb 01       	movw	r24, r22
   1fa8c:	bc 01       	movw	r22, r24
   1fa8e:	cd 01       	movw	r24, r26
   1fa90:	0f 94 b6 25 	call	0x24b6c	; 0x24b6c <__fixsfsi>
   1fa94:	dc 01       	movw	r26, r24
   1fa96:	cb 01       	movw	r24, r22
   1fa98:	8e 8f       	std	Y+30, r24	; 0x1e
   1fa9a:	9f 8f       	std	Y+31, r25	; 0x1f
		int16_t l_adc_5v0_volt_1000		= (int16_t) (((  1000UL * l_adc_5v0_cur     * C_VCC_3V0_AREF_VOLTS * C_VCC_5V0_MULT  ) / C_ADC_STEPS));
   1fa9c:	2e 81       	ldd	r18, Y+6	; 0x06
   1fa9e:	3f 81       	ldd	r19, Y+7	; 0x07
   1faa0:	48 85       	ldd	r20, Y+8	; 0x08
   1faa2:	59 85       	ldd	r21, Y+9	; 0x09
   1faa4:	88 eb       	ldi	r24, 0xB8	; 184
   1faa6:	9b e0       	ldi	r25, 0x0B	; 11
   1faa8:	dc 01       	movw	r26, r24
   1faaa:	0f 94 5b 2d 	call	0x25ab6	; 0x25ab6 <__muluhisi3>
   1faae:	dc 01       	movw	r26, r24
   1fab0:	cb 01       	movw	r24, r22
   1fab2:	bc 01       	movw	r22, r24
   1fab4:	cd 01       	movw	r24, r26
   1fab6:	0f 94 e7 25 	call	0x24bce	; 0x24bce <__floatunsisf>
   1faba:	dc 01       	movw	r26, r24
   1fabc:	cb 01       	movw	r24, r22
   1fabe:	29 ed       	ldi	r18, 0xD9	; 217
   1fac0:	38 ed       	ldi	r19, 0xD8	; 216
   1fac2:	4a e1       	ldi	r20, 0x1A	; 26
   1fac4:	50 e4       	ldi	r21, 0x40	; 64
   1fac6:	bc 01       	movw	r22, r24
   1fac8:	cd 01       	movw	r24, r26
   1faca:	0f 94 69 27 	call	0x24ed2	; 0x24ed2 <__mulsf3>
   1face:	dc 01       	movw	r26, r24
   1fad0:	cb 01       	movw	r24, r22
   1fad2:	20 e0       	ldi	r18, 0x00	; 0
   1fad4:	30 e0       	ldi	r19, 0x00	; 0
   1fad6:	40 e8       	ldi	r20, 0x80	; 128
   1fad8:	59 e4       	ldi	r21, 0x49	; 73
   1fada:	bc 01       	movw	r22, r24
   1fadc:	cd 01       	movw	r24, r26
   1fade:	0f 94 14 25 	call	0x24a28	; 0x24a28 <__divsf3>
   1fae2:	dc 01       	movw	r26, r24
   1fae4:	cb 01       	movw	r24, r22
   1fae6:	bc 01       	movw	r22, r24
   1fae8:	cd 01       	movw	r24, r26
   1faea:	0f 94 b6 25 	call	0x24b6c	; 0x24b6c <__fixsfsi>
   1faee:	dc 01       	movw	r26, r24
   1faf0:	cb 01       	movw	r24, r22
   1faf2:	88 a3       	std	Y+32, r24	; 0x20
   1faf4:	99 a3       	std	Y+33, r25	; 0x21
		int16_t l_adc_vbat_volt_1000	= (int16_t) (((  1000UL * l_adc_vbat_cur    * C_VCC_3V0_AREF_VOLTS * C_VCC_VBAT_MULT ) / C_ADC_STEPS));
   1faf6:	2a 85       	ldd	r18, Y+10	; 0x0a
   1faf8:	3b 85       	ldd	r19, Y+11	; 0x0b
   1fafa:	4c 85       	ldd	r20, Y+12	; 0x0c
   1fafc:	5d 85       	ldd	r21, Y+13	; 0x0d
   1fafe:	88 eb       	ldi	r24, 0xB8	; 184
   1fb00:	9b e0       	ldi	r25, 0x0B	; 11
   1fb02:	dc 01       	movw	r26, r24
   1fb04:	0f 94 5b 2d 	call	0x25ab6	; 0x25ab6 <__muluhisi3>
   1fb08:	dc 01       	movw	r26, r24
   1fb0a:	cb 01       	movw	r24, r22
   1fb0c:	bc 01       	movw	r22, r24
   1fb0e:	cd 01       	movw	r24, r26
   1fb10:	0f 94 e7 25 	call	0x24bce	; 0x24bce <__floatunsisf>
   1fb14:	dc 01       	movw	r26, r24
   1fb16:	cb 01       	movw	r24, r22
   1fb18:	23 ee       	ldi	r18, 0xE3	; 227
   1fb1a:	35 e4       	ldi	r19, 0x45	; 69
   1fb1c:	4b e1       	ldi	r20, 0x1B	; 27
   1fb1e:	50 e4       	ldi	r21, 0x40	; 64
   1fb20:	bc 01       	movw	r22, r24
   1fb22:	cd 01       	movw	r24, r26
   1fb24:	0f 94 69 27 	call	0x24ed2	; 0x24ed2 <__mulsf3>
   1fb28:	dc 01       	movw	r26, r24
   1fb2a:	cb 01       	movw	r24, r22
   1fb2c:	20 e0       	ldi	r18, 0x00	; 0
   1fb2e:	30 e0       	ldi	r19, 0x00	; 0
   1fb30:	40 e8       	ldi	r20, 0x80	; 128
   1fb32:	59 e4       	ldi	r21, 0x49	; 73
   1fb34:	bc 01       	movw	r22, r24
   1fb36:	cd 01       	movw	r24, r26
   1fb38:	0f 94 14 25 	call	0x24a28	; 0x24a28 <__divsf3>
   1fb3c:	dc 01       	movw	r26, r24
   1fb3e:	cb 01       	movw	r24, r22
   1fb40:	bc 01       	movw	r22, r24
   1fb42:	cd 01       	movw	r24, r26
   1fb44:	0f 94 b6 25 	call	0x24b6c	; 0x24b6c <__fixsfsi>
   1fb48:	dc 01       	movw	r26, r24
   1fb4a:	cb 01       	movw	r24, r22
   1fb4c:	8a a3       	std	Y+34, r24	; 0x22
   1fb4e:	9b a3       	std	Y+35, r25	; 0x23
		int16_t l_adc_io_adc4_volt_1000	= (int16_t) (((  1000UL * l_adc_io_adc4_cur * C_VCC_3V0_AREF_VOLTS                   ) / C_ADC_STEPS));
   1fb50:	2e 85       	ldd	r18, Y+14	; 0x0e
   1fb52:	3f 85       	ldd	r19, Y+15	; 0x0f
   1fb54:	48 89       	ldd	r20, Y+16	; 0x10
   1fb56:	59 89       	ldd	r21, Y+17	; 0x11
   1fb58:	88 eb       	ldi	r24, 0xB8	; 184
   1fb5a:	9b e0       	ldi	r25, 0x0B	; 11
   1fb5c:	dc 01       	movw	r26, r24
   1fb5e:	0f 94 5b 2d 	call	0x25ab6	; 0x25ab6 <__muluhisi3>
   1fb62:	dc 01       	movw	r26, r24
   1fb64:	cb 01       	movw	r24, r22
   1fb66:	07 2e       	mov	r0, r23
   1fb68:	74 e1       	ldi	r23, 0x14	; 20
   1fb6a:	b6 95       	lsr	r27
   1fb6c:	a7 95       	ror	r26
   1fb6e:	97 95       	ror	r25
   1fb70:	87 95       	ror	r24
   1fb72:	7a 95       	dec	r23
   1fb74:	d1 f7       	brne	.-12     	; 0x1fb6a <task_adc+0x266>
   1fb76:	70 2d       	mov	r23, r0
   1fb78:	8c a3       	std	Y+36, r24	; 0x24
   1fb7a:	9d a3       	std	Y+37, r25	; 0x25
		int16_t l_adc_io_adc5_volt_1000	= (int16_t) (((  1000UL * l_adc_io_adc5_cur * C_VCC_3V0_AREF_VOLTS                   ) / C_ADC_STEPS));
   1fb7c:	2a 89       	ldd	r18, Y+18	; 0x12
   1fb7e:	3b 89       	ldd	r19, Y+19	; 0x13
   1fb80:	4c 89       	ldd	r20, Y+20	; 0x14
   1fb82:	5d 89       	ldd	r21, Y+21	; 0x15
   1fb84:	88 eb       	ldi	r24, 0xB8	; 184
   1fb86:	9b e0       	ldi	r25, 0x0B	; 11
   1fb88:	dc 01       	movw	r26, r24
   1fb8a:	0f 94 5b 2d 	call	0x25ab6	; 0x25ab6 <__muluhisi3>
   1fb8e:	dc 01       	movw	r26, r24
   1fb90:	cb 01       	movw	r24, r22
   1fb92:	07 2e       	mov	r0, r23
   1fb94:	74 e1       	ldi	r23, 0x14	; 20
   1fb96:	b6 95       	lsr	r27
   1fb98:	a7 95       	ror	r26
   1fb9a:	97 95       	ror	r25
   1fb9c:	87 95       	ror	r24
   1fb9e:	7a 95       	dec	r23
   1fba0:	d1 f7       	brne	.-12     	; 0x1fb96 <task_adc+0x292>
   1fba2:	70 2d       	mov	r23, r0
   1fba4:	8e a3       	std	Y+38, r24	; 0x26
   1fba6:	9f a3       	std	Y+39, r25	; 0x27
		int16_t l_adc_silence_volt_1000	= (int16_t) (((  1000UL * l_adc_silence_cur * C_VCC_3V0_AREF_VOLTS                   ) / C_ADC_STEPS));
   1fba8:	2e 89       	ldd	r18, Y+22	; 0x16
   1fbaa:	3f 89       	ldd	r19, Y+23	; 0x17
   1fbac:	48 8d       	ldd	r20, Y+24	; 0x18
   1fbae:	59 8d       	ldd	r21, Y+25	; 0x19
   1fbb0:	88 eb       	ldi	r24, 0xB8	; 184
   1fbb2:	9b e0       	ldi	r25, 0x0B	; 11
   1fbb4:	dc 01       	movw	r26, r24
   1fbb6:	0f 94 5b 2d 	call	0x25ab6	; 0x25ab6 <__muluhisi3>
   1fbba:	dc 01       	movw	r26, r24
   1fbbc:	cb 01       	movw	r24, r22
   1fbbe:	07 2e       	mov	r0, r23
   1fbc0:	74 e1       	ldi	r23, 0x14	; 20
   1fbc2:	b6 95       	lsr	r27
   1fbc4:	a7 95       	ror	r26
   1fbc6:	97 95       	ror	r25
   1fbc8:	87 95       	ror	r24
   1fbca:	7a 95       	dec	r23
   1fbcc:	d1 f7       	brne	.-12     	; 0x1fbc2 <task_adc+0x2be>
   1fbce:	70 2d       	mov	r23, r0
   1fbd0:	88 a7       	std	Y+40, r24	; 0x28
   1fbd2:	99 a7       	std	Y+41, r25	; 0x29
		int16_t l_adc_temp_deg_100		= (int16_t) ((((  100UL * l_adc_temp_cur                           * C_TEMPSENSE_MULT) / C_ADC_STEPS))  -  100 * C_0DEGC_K);
   1fbd4:	2a 8d       	ldd	r18, Y+26	; 0x1a
   1fbd6:	3b 8d       	ldd	r19, Y+27	; 0x1b
   1fbd8:	4c 8d       	ldd	r20, Y+28	; 0x1c
   1fbda:	5d 8d       	ldd	r21, Y+29	; 0x1d
   1fbdc:	84 e6       	ldi	r24, 0x64	; 100
   1fbde:	90 e0       	ldi	r25, 0x00	; 0
   1fbe0:	dc 01       	movw	r26, r24
   1fbe2:	0f 94 5b 2d 	call	0x25ab6	; 0x25ab6 <__muluhisi3>
   1fbe6:	dc 01       	movw	r26, r24
   1fbe8:	cb 01       	movw	r24, r22
   1fbea:	bc 01       	movw	r22, r24
   1fbec:	cd 01       	movw	r24, r26
   1fbee:	0f 94 e7 25 	call	0x24bce	; 0x24bce <__floatunsisf>
   1fbf2:	dc 01       	movw	r26, r24
   1fbf4:	cb 01       	movw	r24, r22
   1fbf6:	2a e9       	ldi	r18, 0x9A	; 154
   1fbf8:	39 e6       	ldi	r19, 0x69	; 105
   1fbfa:	4d e1       	ldi	r20, 0x1D	; 29
   1fbfc:	54 e4       	ldi	r21, 0x44	; 68
   1fbfe:	bc 01       	movw	r22, r24
   1fc00:	cd 01       	movw	r24, r26
   1fc02:	0f 94 69 27 	call	0x24ed2	; 0x24ed2 <__mulsf3>
   1fc06:	dc 01       	movw	r26, r24
   1fc08:	cb 01       	movw	r24, r22
   1fc0a:	20 e0       	ldi	r18, 0x00	; 0
   1fc0c:	30 e0       	ldi	r19, 0x00	; 0
   1fc0e:	40 e8       	ldi	r20, 0x80	; 128
   1fc10:	59 e4       	ldi	r21, 0x49	; 73
   1fc12:	bc 01       	movw	r22, r24
   1fc14:	cd 01       	movw	r24, r26
   1fc16:	0f 94 14 25 	call	0x24a28	; 0x24a28 <__divsf3>
   1fc1a:	dc 01       	movw	r26, r24
   1fc1c:	cb 01       	movw	r24, r22
   1fc1e:	20 e0       	ldi	r18, 0x00	; 0
   1fc20:	36 e6       	ldi	r19, 0x66	; 102
   1fc22:	45 ed       	ldi	r20, 0xD5	; 213
   1fc24:	56 e4       	ldi	r21, 0x46	; 70
   1fc26:	bc 01       	movw	r22, r24
   1fc28:	cd 01       	movw	r24, r26
   1fc2a:	0f 94 a8 24 	call	0x24950	; 0x24950 <__subsf3>
   1fc2e:	dc 01       	movw	r26, r24
   1fc30:	cb 01       	movw	r24, r22
   1fc32:	bc 01       	movw	r22, r24
   1fc34:	cd 01       	movw	r24, r26
   1fc36:	0f 94 b6 25 	call	0x24b6c	; 0x24b6c <__fixsfsi>
   1fc3a:	dc 01       	movw	r26, r24
   1fc3c:	cb 01       	movw	r24, r22
   1fc3e:	8a a7       	std	Y+42, r24	; 0x2a
   1fc40:	9b a7       	std	Y+43, r25	; 0x2b

		/* Writing back the values */
		{
			irqflags_t flags		= cpu_irq_save();
   1fc42:	0e 94 eb c7 	call	0x18fd6	; 0x18fd6 <cpu_irq_save>
   1fc46:	8c a7       	std	Y+44, r24	; 0x2c
			g_adc_vctcxo_volt_1000	= l_adc_vctcxo_volt_1000;
   1fc48:	8e 8d       	ldd	r24, Y+30	; 0x1e
   1fc4a:	9f 8d       	ldd	r25, Y+31	; 0x1f
   1fc4c:	80 93 55 2a 	sts	0x2A55, r24	; 0x802a55 <g_adc_vctcxo_volt_1000>
   1fc50:	90 93 56 2a 	sts	0x2A56, r25	; 0x802a56 <g_adc_vctcxo_volt_1000+0x1>
			g_adc_5v0_volt_1000		= l_adc_5v0_volt_1000;
   1fc54:	88 a1       	ldd	r24, Y+32	; 0x20
   1fc56:	99 a1       	ldd	r25, Y+33	; 0x21
   1fc58:	80 93 57 2a 	sts	0x2A57, r24	; 0x802a57 <g_adc_5v0_volt_1000>
   1fc5c:	90 93 58 2a 	sts	0x2A58, r25	; 0x802a58 <g_adc_5v0_volt_1000+0x1>
			g_adc_vbat_volt_1000	= l_adc_vbat_volt_1000;
   1fc60:	8a a1       	ldd	r24, Y+34	; 0x22
   1fc62:	9b a1       	ldd	r25, Y+35	; 0x23
   1fc64:	80 93 59 2a 	sts	0x2A59, r24	; 0x802a59 <g_adc_vbat_volt_1000>
   1fc68:	90 93 5a 2a 	sts	0x2A5A, r25	; 0x802a5a <g_adc_vbat_volt_1000+0x1>
			g_adc_io_adc4_volt_1000	= l_adc_io_adc4_volt_1000;
   1fc6c:	8c a1       	ldd	r24, Y+36	; 0x24
   1fc6e:	9d a1       	ldd	r25, Y+37	; 0x25
   1fc70:	80 93 5b 2a 	sts	0x2A5B, r24	; 0x802a5b <g_adc_io_adc4_volt_1000>
   1fc74:	90 93 5c 2a 	sts	0x2A5C, r25	; 0x802a5c <g_adc_io_adc4_volt_1000+0x1>
			g_adc_io_adc5_volt_1000	= l_adc_io_adc5_volt_1000;
   1fc78:	8e a1       	ldd	r24, Y+38	; 0x26
   1fc7a:	9f a1       	ldd	r25, Y+39	; 0x27
   1fc7c:	80 93 5d 2a 	sts	0x2A5D, r24	; 0x802a5d <g_adc_io_adc5_volt_1000>
   1fc80:	90 93 5e 2a 	sts	0x2A5E, r25	; 0x802a5e <g_adc_io_adc5_volt_1000+0x1>
			g_adc_silence_volt_1000	= l_adc_silence_volt_1000;
   1fc84:	88 a5       	ldd	r24, Y+40	; 0x28
   1fc86:	99 a5       	ldd	r25, Y+41	; 0x29
   1fc88:	80 93 5f 2a 	sts	0x2A5F, r24	; 0x802a5f <g_adc_silence_volt_1000>
   1fc8c:	90 93 60 2a 	sts	0x2A60, r25	; 0x802a60 <g_adc_silence_volt_1000+0x1>
			g_adc_temp_deg_100		= l_adc_temp_deg_100;
   1fc90:	8a a5       	ldd	r24, Y+42	; 0x2a
   1fc92:	9b a5       	ldd	r25, Y+43	; 0x2b
   1fc94:	80 93 61 2a 	sts	0x2A61, r24	; 0x802a61 <g_adc_temp_deg_100>
   1fc98:	90 93 62 2a 	sts	0x2A62, r25	; 0x802a62 <g_adc_temp_deg_100+0x1>
			cpu_irq_restore(flags);
   1fc9c:	8c a5       	ldd	r24, Y+44	; 0x2c
   1fc9e:	0e 94 fb c7 	call	0x18ff6	; 0x18ff6 <cpu_irq_restore>
		}
	}
}
   1fca2:	00 00       	nop
   1fca4:	e0 96       	adiw	r28, 0x30	; 48
   1fca6:	cd bf       	out	0x3d, r28	; 61
   1fca8:	de bf       	out	0x3e, r29	; 62
   1fcaa:	df 91       	pop	r29
   1fcac:	cf 91       	pop	r28
   1fcae:	1f 91       	pop	r17
   1fcb0:	0f 91       	pop	r16
   1fcb2:	ff 90       	pop	r15
   1fcb4:	ef 90       	pop	r14
   1fcb6:	08 95       	ret

0001fcb8 <task_main_pll>:

static void task_main_pll(uint32_t now)
{	/* Handling the 1PPS PLL system */
   1fcb8:	ef 92       	push	r14
   1fcba:	ff 92       	push	r15
   1fcbc:	0f 93       	push	r16
   1fcbe:	1f 93       	push	r17
   1fcc0:	cf 93       	push	r28
   1fcc2:	df 93       	push	r29
   1fcc4:	cd b7       	in	r28, 0x3d	; 61
   1fcc6:	de b7       	in	r29, 0x3e	; 62
   1fcc8:	68 97       	sbiw	r28, 0x18	; 24
   1fcca:	cd bf       	out	0x3d, r28	; 61
   1fccc:	de bf       	out	0x3e, r29	; 62
   1fcce:	6d 8b       	std	Y+21, r22	; 0x15
   1fcd0:	7e 8b       	std	Y+22, r23	; 0x16
   1fcd2:	8f 8b       	std	Y+23, r24	; 0x17
   1fcd4:	98 8f       	std	Y+24, r25	; 0x18
	int16_t			l_1pps_deviation;
	int32_t			l_xo_mode_pwm;
	uint8_t			l_1pps_phased_cntr;

	/* Process each second once */
	if (!g_1pps_proceeded_avail) {
   1fcd6:	90 91 79 26 	lds	r25, 0x2679	; 0x802679 <g_1pps_proceeded_avail>
   1fcda:	81 e0       	ldi	r24, 0x01	; 1
   1fcdc:	89 27       	eor	r24, r25
   1fcde:	88 23       	and	r24, r24
   1fce0:	09 f0       	breq	.+2      	; 0x1fce4 <task_main_pll+0x2c>
   1fce2:	fc c0       	rjmp	.+504    	; 0x1fedc <task_main_pll+0x224>
		return;
	}
	g_1pps_proceeded_avail = false;
   1fce4:	10 92 79 26 	sts	0x2679, r1	; 0x802679 <g_1pps_proceeded_avail>

	/* Get copy of global data */
	irqflags_t flags = cpu_irq_save();
   1fce8:	0e 94 eb c7 	call	0x18fd6	; 0x18fd6 <cpu_irq_save>
   1fcec:	8f 83       	std	Y+7, r24	; 0x07
	l_1pps_last_diff	= g_1pps_last_diff;
   1fcee:	80 91 6a 26 	lds	r24, 0x266A	; 0x80266a <g_1pps_last_diff>
   1fcf2:	90 91 6b 26 	lds	r25, 0x266B	; 0x80266b <g_1pps_last_diff+0x1>
   1fcf6:	88 87       	std	Y+8, r24	; 0x08
   1fcf8:	99 87       	std	Y+9, r25	; 0x09
	l_1pps_last_inSpan	= g_1pps_last_inSpan;
   1fcfa:	80 91 6c 26 	lds	r24, 0x266C	; 0x80266c <g_1pps_last_inSpan>
   1fcfe:	8a 87       	std	Y+10, r24	; 0x0a
	l_xo_mode_pwm		= g_xo_mode_pwm;
   1fd00:	80 91 e9 29 	lds	r24, 0x29E9	; 0x8029e9 <g_xo_mode_pwm>
   1fd04:	90 91 ea 29 	lds	r25, 0x29EA	; 0x8029ea <g_xo_mode_pwm+0x1>
   1fd08:	a0 91 eb 29 	lds	r26, 0x29EB	; 0x8029eb <g_xo_mode_pwm+0x2>
   1fd0c:	b0 91 ec 29 	lds	r27, 0x29EC	; 0x8029ec <g_xo_mode_pwm+0x3>
   1fd10:	8b 87       	std	Y+11, r24	; 0x0b
   1fd12:	9c 87       	std	Y+12, r25	; 0x0c
   1fd14:	ad 87       	std	Y+13, r26	; 0x0d
   1fd16:	be 87       	std	Y+14, r27	; 0x0e
	l_1pps_phased_cntr	= g_1pps_phased_cntr;
   1fd18:	80 91 7f 26 	lds	r24, 0x267F	; 0x80267f <g_1pps_phased_cntr>
   1fd1c:	8b 83       	std	Y+3, r24	; 0x03
	cpu_irq_restore(flags);
   1fd1e:	8f 81       	ldd	r24, Y+7	; 0x07
   1fd20:	0e 94 fb c7 	call	0x18ff6	; 0x18ff6 <cpu_irq_restore>

	/* Modify PWM only when last data was in span */
	if (l_1pps_last_inSpan) {
   1fd24:	8a 85       	ldd	r24, Y+10	; 0x0a
   1fd26:	88 23       	and	r24, r24
   1fd28:	09 f4       	brne	.+2      	; 0x1fd2c <task_main_pll+0x74>
   1fd2a:	d9 c0       	rjmp	.+434    	; 0x1fede <task_main_pll+0x226>
		/* Diverting into PWM value and flags */
		uint8_t l_xo_mode_pwm_flags = l_xo_mode_pwm &  C_XO_VAL_FLAGS_MASK;
   1fd2c:	1f 86       	std	Y+15, r1	; 0x0f
		int32_t l_xo_mode_pwm_val	= l_xo_mode_pwm & (C_XO_VAL_INT_MASK | C_XO_VAL_FRAC_MASK);
   1fd2e:	8b 85       	ldd	r24, Y+11	; 0x0b
   1fd30:	9c 85       	ldd	r25, Y+12	; 0x0c
   1fd32:	ad 85       	ldd	r26, Y+13	; 0x0d
   1fd34:	be 85       	ldd	r27, Y+14	; 0x0e
   1fd36:	bb 27       	eor	r27, r27
   1fd38:	88 8b       	std	Y+16, r24	; 0x10
   1fd3a:	99 8b       	std	Y+17, r25	; 0x11
   1fd3c:	aa 8b       	std	Y+18, r26	; 0x12
   1fd3e:	bb 8b       	std	Y+19, r27	; 0x13

		/* Entering new diff value into array */
		s_diff_ary[s_diff_ary_idx++] = l_1pps_last_diff;
   1fd40:	80 91 21 2d 	lds	r24, 0x2D21	; 0x802d21 <s_diff_ary_idx.8669>
   1fd44:	91 e0       	ldi	r25, 0x01	; 1
   1fd46:	98 0f       	add	r25, r24
   1fd48:	90 93 21 2d 	sts	0x2D21, r25	; 0x802d21 <s_diff_ary_idx.8669>
   1fd4c:	88 2f       	mov	r24, r24
   1fd4e:	90 e0       	ldi	r25, 0x00	; 0
   1fd50:	88 0f       	add	r24, r24
   1fd52:	99 1f       	adc	r25, r25
   1fd54:	8e 5d       	subi	r24, 0xDE	; 222
   1fd56:	92 4d       	sbci	r25, 0xD2	; 210
   1fd58:	28 85       	ldd	r18, Y+8	; 0x08
   1fd5a:	39 85       	ldd	r19, Y+9	; 0x09
   1fd5c:	fc 01       	movw	r30, r24
   1fd5e:	20 83       	st	Z, r18
   1fd60:	31 83       	std	Z+1, r19	; 0x01
		if (s_diff_ary_idx >= C_1PPS_PWM_DIFF_ARY_CNT) {
   1fd62:	80 91 21 2d 	lds	r24, 0x2D21	; 0x802d21 <s_diff_ary_idx.8669>
   1fd66:	80 31       	cpi	r24, 0x10	; 16
   1fd68:	10 f0       	brcs	.+4      	; 0x1fd6e <task_main_pll+0xb6>
			s_diff_ary_idx = 0;
   1fd6a:	10 92 21 2d 	sts	0x2D21, r1	; 0x802d21 <s_diff_ary_idx.8669>
		}

		/* Calculate mean value on the total array */
		l_1pps_deviation = 0;
   1fd6e:	19 82       	std	Y+1, r1	; 0x01
   1fd70:	1a 82       	std	Y+2, r1	; 0x02
		for (uint8_t idx = C_1PPS_PWM_DIFF_ARY_CNT; idx; idx--) {
   1fd72:	80 e1       	ldi	r24, 0x10	; 16
   1fd74:	8c 83       	std	Y+4, r24	; 0x04
   1fd76:	14 c0       	rjmp	.+40     	; 0x1fda0 <task_main_pll+0xe8>
			l_1pps_deviation += s_diff_ary[idx - 1];
   1fd78:	8c 81       	ldd	r24, Y+4	; 0x04
   1fd7a:	88 2f       	mov	r24, r24
   1fd7c:	90 e0       	ldi	r25, 0x00	; 0
   1fd7e:	01 97       	sbiw	r24, 0x01	; 1
   1fd80:	88 0f       	add	r24, r24
   1fd82:	99 1f       	adc	r25, r25
   1fd84:	8e 5d       	subi	r24, 0xDE	; 222
   1fd86:	92 4d       	sbci	r25, 0xD2	; 210
   1fd88:	fc 01       	movw	r30, r24
   1fd8a:	80 81       	ld	r24, Z
   1fd8c:	91 81       	ldd	r25, Z+1	; 0x01
   1fd8e:	29 81       	ldd	r18, Y+1	; 0x01
   1fd90:	3a 81       	ldd	r19, Y+2	; 0x02
   1fd92:	82 0f       	add	r24, r18
   1fd94:	93 1f       	adc	r25, r19
   1fd96:	89 83       	std	Y+1, r24	; 0x01
   1fd98:	9a 83       	std	Y+2, r25	; 0x02
			s_diff_ary_idx = 0;
		}

		/* Calculate mean value on the total array */
		l_1pps_deviation = 0;
		for (uint8_t idx = C_1PPS_PWM_DIFF_ARY_CNT; idx; idx--) {
   1fd9a:	8c 81       	ldd	r24, Y+4	; 0x04
   1fd9c:	81 50       	subi	r24, 0x01	; 1
   1fd9e:	8c 83       	std	Y+4, r24	; 0x04
   1fda0:	8c 81       	ldd	r24, Y+4	; 0x04
   1fda2:	88 23       	and	r24, r24
   1fda4:	49 f7       	brne	.-46     	; 0x1fd78 <task_main_pll+0xc0>
			l_1pps_deviation += s_diff_ary[idx - 1];
		}

		/* Low-pass filtering of deviation and PWM integration */
		l_xo_mode_pwm_val -= l_1pps_deviation;
   1fda6:	89 81       	ldd	r24, Y+1	; 0x01
   1fda8:	9a 81       	ldd	r25, Y+2	; 0x02
   1fdaa:	09 2e       	mov	r0, r25
   1fdac:	00 0c       	add	r0, r0
   1fdae:	aa 0b       	sbc	r26, r26
   1fdb0:	bb 0b       	sbc	r27, r27
   1fdb2:	28 89       	ldd	r18, Y+16	; 0x10
   1fdb4:	39 89       	ldd	r19, Y+17	; 0x11
   1fdb6:	4a 89       	ldd	r20, Y+18	; 0x12
   1fdb8:	5b 89       	ldd	r21, Y+19	; 0x13
   1fdba:	79 01       	movw	r14, r18
   1fdbc:	8a 01       	movw	r16, r20
   1fdbe:	e8 1a       	sub	r14, r24
   1fdc0:	f9 0a       	sbc	r15, r25
   1fdc2:	0a 0b       	sbc	r16, r26
   1fdc4:	1b 0b       	sbc	r17, r27
   1fdc6:	d8 01       	movw	r26, r16
   1fdc8:	c7 01       	movw	r24, r14
   1fdca:	88 8b       	std	Y+16, r24	; 0x10
   1fdcc:	99 8b       	std	Y+17, r25	; 0x11
   1fdce:	aa 8b       	std	Y+18, r26	; 0x12
   1fdd0:	bb 8b       	std	Y+19, r27	; 0x13

		int16_t i_xo_mode_pwm_val_i	= (l_xo_mode_pwm_val & C_XO_VAL_INT_MASK) >> C_XO_VAL_INT_SHIFT;
   1fdd2:	88 89       	ldd	r24, Y+16	; 0x10
   1fdd4:	99 89       	ldd	r25, Y+17	; 0x11
   1fdd6:	aa 89       	ldd	r26, Y+18	; 0x12
   1fdd8:	bb 89       	ldd	r27, Y+19	; 0x13
   1fdda:	88 27       	eor	r24, r24
   1fddc:	bb 27       	eor	r27, r27
   1fdde:	89 2f       	mov	r24, r25
   1fde0:	9a 2f       	mov	r25, r26
   1fde2:	ab 2f       	mov	r26, r27
   1fde4:	bb 27       	eor	r27, r27
   1fde6:	a7 fd       	sbrc	r26, 7
   1fde8:	ba 95       	dec	r27
   1fdea:	8d 83       	std	Y+5, r24	; 0x05
   1fdec:	9e 83       	std	Y+6, r25	; 0x06
		uint8_t i_xo_mode_pwm_val_f	=  l_xo_mode_pwm_val & C_XO_VAL_FRAC_MASK;
   1fdee:	88 89       	ldd	r24, Y+16	; 0x10
   1fdf0:	8c 8b       	std	Y+20, r24	; 0x14

		/* Fractional part */
		s_xo_mode_pwm_val_frac += i_xo_mode_pwm_val_f;
   1fdf2:	8c 89       	ldd	r24, Y+20	; 0x14
   1fdf4:	28 2f       	mov	r18, r24
   1fdf6:	30 e0       	ldi	r19, 0x00	; 0
   1fdf8:	80 91 42 2d 	lds	r24, 0x2D42	; 0x802d42 <s_xo_mode_pwm_val_frac.8667>
   1fdfc:	90 91 43 2d 	lds	r25, 0x2D43	; 0x802d43 <s_xo_mode_pwm_val_frac.8667+0x1>
   1fe00:	82 0f       	add	r24, r18
   1fe02:	93 1f       	adc	r25, r19
   1fe04:	80 93 42 2d 	sts	0x2D42, r24	; 0x802d42 <s_xo_mode_pwm_val_frac.8667>
   1fe08:	90 93 43 2d 	sts	0x2D43, r25	; 0x802d43 <s_xo_mode_pwm_val_frac.8667+0x1>
		if (s_xo_mode_pwm_val_frac >= 256) {
   1fe0c:	80 91 42 2d 	lds	r24, 0x2D42	; 0x802d42 <s_xo_mode_pwm_val_frac.8667>
   1fe10:	90 91 43 2d 	lds	r25, 0x2D43	; 0x802d43 <s_xo_mode_pwm_val_frac.8667+0x1>
   1fe14:	8f 3f       	cpi	r24, 0xFF	; 255
   1fe16:	91 05       	cpc	r25, r1
   1fe18:	79 f0       	breq	.+30     	; 0x1fe38 <task_main_pll+0x180>
   1fe1a:	70 f0       	brcs	.+28     	; 0x1fe38 <task_main_pll+0x180>
			s_xo_mode_pwm_val_frac -= 256;
   1fe1c:	80 91 42 2d 	lds	r24, 0x2D42	; 0x802d42 <s_xo_mode_pwm_val_frac.8667>
   1fe20:	90 91 43 2d 	lds	r25, 0x2D43	; 0x802d43 <s_xo_mode_pwm_val_frac.8667+0x1>
   1fe24:	9a 95       	dec	r25
   1fe26:	80 93 42 2d 	sts	0x2D42, r24	; 0x802d42 <s_xo_mode_pwm_val_frac.8667>
   1fe2a:	90 93 43 2d 	sts	0x2D43, r25	; 0x802d43 <s_xo_mode_pwm_val_frac.8667+0x1>
			i_xo_mode_pwm_val_i++;
   1fe2e:	8d 81       	ldd	r24, Y+5	; 0x05
   1fe30:	9e 81       	ldd	r25, Y+6	; 0x06
   1fe32:	01 96       	adiw	r24, 0x01	; 1
   1fe34:	8d 83       	std	Y+5, r24	; 0x05
   1fe36:	9e 83       	std	Y+6, r25	; 0x06
		}

		/* Set the new integer PWM value */
		tc_write_cc_buffer(&TCC0, TC_CCC, i_xo_mode_pwm_val_i);
   1fe38:	8d 81       	ldd	r24, Y+5	; 0x05
   1fe3a:	9e 81       	ldd	r25, Y+6	; 0x06
   1fe3c:	ac 01       	movw	r20, r24
   1fe3e:	63 e0       	ldi	r22, 0x03	; 3
   1fe40:	80 e0       	ldi	r24, 0x00	; 0
   1fe42:	98 e0       	ldi	r25, 0x08	; 8
   1fe44:	0e 94 e9 d0 	call	0x1a1d2	; 0x1a1d2 <tc_write_cc_buffer>

		/* Synced stability counter */
		if ((-C_TCC1_SPAN_HALF <= l_1pps_deviation) && (l_1pps_deviation <= C_TCC1_SPAN_HALF)) {
   1fe48:	89 81       	ldd	r24, Y+1	; 0x01
   1fe4a:	9a 81       	ldd	r25, Y+2	; 0x02
   1fe4c:	8e 3c       	cpi	r24, 0xCE	; 206
   1fe4e:	9f 4f       	sbci	r25, 0xFF	; 255
   1fe50:	a4 f0       	brlt	.+40     	; 0x1fe7a <task_main_pll+0x1c2>
   1fe52:	89 81       	ldd	r24, Y+1	; 0x01
   1fe54:	9a 81       	ldd	r25, Y+2	; 0x02
   1fe56:	c3 97       	sbiw	r24, 0x33	; 51
   1fe58:	84 f4       	brge	.+32     	; 0x1fe7a <task_main_pll+0x1c2>
			if (++l_1pps_phased_cntr == (C_TCC1_CLOCKSETTING_AFTER_SECS + 3)) {
   1fe5a:	8b 81       	ldd	r24, Y+3	; 0x03
   1fe5c:	8f 5f       	subi	r24, 0xFF	; 255
   1fe5e:	8b 83       	std	Y+3, r24	; 0x03
   1fe60:	8b 81       	ldd	r24, Y+3	; 0x03
   1fe62:	81 32       	cpi	r24, 0x21	; 33
   1fe64:	21 f4       	brne	.+8      	; 0x1fe6e <task_main_pll+0x1b6>
				/* Send GNS URC command for repeated GNSINF status lines */
				serial_send_gns_urc(1);
   1fe66:	81 e0       	ldi	r24, 0x01	; 1
   1fe68:	0e 94 a0 33 	call	0x6740	; 0x6740 <serial_send_gns_urc>
		/* Set the new integer PWM value */
		tc_write_cc_buffer(&TCC0, TC_CCC, i_xo_mode_pwm_val_i);

		/* Synced stability counter */
		if ((-C_TCC1_SPAN_HALF <= l_1pps_deviation) && (l_1pps_deviation <= C_TCC1_SPAN_HALF)) {
			if (++l_1pps_phased_cntr == (C_TCC1_CLOCKSETTING_AFTER_SECS + 3)) {
   1fe6c:	08 c0       	rjmp	.+16     	; 0x1fe7e <task_main_pll+0x1c6>
				/* Send GNS URC command for repeated GNSINF status lines */
				serial_send_gns_urc(1);

			} else if (l_1pps_phased_cntr > 250) {
   1fe6e:	8b 81       	ldd	r24, Y+3	; 0x03
   1fe70:	8b 3f       	cpi	r24, 0xFB	; 251
   1fe72:	28 f0       	brcs	.+10     	; 0x1fe7e <task_main_pll+0x1c6>
				/* Saturated value*/
				l_1pps_phased_cntr = 250;
   1fe74:	8a ef       	ldi	r24, 0xFA	; 250
   1fe76:	8b 83       	std	Y+3, r24	; 0x03
		/* Set the new integer PWM value */
		tc_write_cc_buffer(&TCC0, TC_CCC, i_xo_mode_pwm_val_i);

		/* Synced stability counter */
		if ((-C_TCC1_SPAN_HALF <= l_1pps_deviation) && (l_1pps_deviation <= C_TCC1_SPAN_HALF)) {
			if (++l_1pps_phased_cntr == (C_TCC1_CLOCKSETTING_AFTER_SECS + 3)) {
   1fe78:	02 c0       	rjmp	.+4      	; 0x1fe7e <task_main_pll+0x1c6>
			} else if (l_1pps_phased_cntr > 250) {
				/* Saturated value*/
				l_1pps_phased_cntr = 250;
			}
		} else {
			l_1pps_phased_cntr = 0;
   1fe7a:	1b 82       	std	Y+3, r1	; 0x03
   1fe7c:	01 c0       	rjmp	.+2      	; 0x1fe80 <task_main_pll+0x1c8>
		/* Set the new integer PWM value */
		tc_write_cc_buffer(&TCC0, TC_CCC, i_xo_mode_pwm_val_i);

		/* Synced stability counter */
		if ((-C_TCC1_SPAN_HALF <= l_1pps_deviation) && (l_1pps_deviation <= C_TCC1_SPAN_HALF)) {
			if (++l_1pps_phased_cntr == (C_TCC1_CLOCKSETTING_AFTER_SECS + 3)) {
   1fe7e:	00 00       	nop
		} else {
			l_1pps_phased_cntr = 0;
		}

		/* Adding previous flags */
		l_xo_mode_pwm = l_xo_mode_pwm_flags | (l_xo_mode_pwm_val & (C_XO_VAL_INT_MASK | C_XO_VAL_FRAC_MASK));
   1fe80:	8f 85       	ldd	r24, Y+15	; 0x0f
   1fe82:	28 2f       	mov	r18, r24
   1fe84:	30 e0       	ldi	r19, 0x00	; 0
   1fe86:	40 e0       	ldi	r20, 0x00	; 0
   1fe88:	50 e0       	ldi	r21, 0x00	; 0
   1fe8a:	88 89       	ldd	r24, Y+16	; 0x10
   1fe8c:	99 89       	ldd	r25, Y+17	; 0x11
   1fe8e:	aa 89       	ldd	r26, Y+18	; 0x12
   1fe90:	bb 89       	ldd	r27, Y+19	; 0x13
   1fe92:	bb 27       	eor	r27, r27
   1fe94:	82 2b       	or	r24, r18
   1fe96:	93 2b       	or	r25, r19
   1fe98:	a4 2b       	or	r26, r20
   1fe9a:	b5 2b       	or	r27, r21
   1fe9c:	8b 87       	std	Y+11, r24	; 0x0b
   1fe9e:	9c 87       	std	Y+12, r25	; 0x0c
   1fea0:	ad 87       	std	Y+13, r26	; 0x0d
   1fea2:	be 87       	std	Y+14, r27	; 0x0e

		/* Pushing global data */
		flags = cpu_irq_save();
   1fea4:	0e 94 eb c7 	call	0x18fd6	; 0x18fd6 <cpu_irq_save>
   1fea8:	8f 83       	std	Y+7, r24	; 0x07
		g_1pps_deviation	= l_1pps_deviation;
   1feaa:	89 81       	ldd	r24, Y+1	; 0x01
   1feac:	9a 81       	ldd	r25, Y+2	; 0x02
   1feae:	80 93 7b 26 	sts	0x267B, r24	; 0x80267b <g_1pps_deviation>
   1feb2:	90 93 7c 26 	sts	0x267C, r25	; 0x80267c <g_1pps_deviation+0x1>
		g_xo_mode_pwm		= l_xo_mode_pwm;
   1feb6:	8b 85       	ldd	r24, Y+11	; 0x0b
   1feb8:	9c 85       	ldd	r25, Y+12	; 0x0c
   1feba:	ad 85       	ldd	r26, Y+13	; 0x0d
   1febc:	be 85       	ldd	r27, Y+14	; 0x0e
   1febe:	80 93 e9 29 	sts	0x29E9, r24	; 0x8029e9 <g_xo_mode_pwm>
   1fec2:	90 93 ea 29 	sts	0x29EA, r25	; 0x8029ea <g_xo_mode_pwm+0x1>
   1fec6:	a0 93 eb 29 	sts	0x29EB, r26	; 0x8029eb <g_xo_mode_pwm+0x2>
   1feca:	b0 93 ec 29 	sts	0x29EC, r27	; 0x8029ec <g_xo_mode_pwm+0x3>
		g_1pps_phased_cntr	= l_1pps_phased_cntr;
   1fece:	8b 81       	ldd	r24, Y+3	; 0x03
   1fed0:	80 93 7f 26 	sts	0x267F, r24	; 0x80267f <g_1pps_phased_cntr>
		cpu_irq_restore(flags);
   1fed4:	8f 81       	ldd	r24, Y+7	; 0x07
   1fed6:	0e 94 fb c7 	call	0x18ff6	; 0x18ff6 <cpu_irq_restore>
   1feda:	01 c0       	rjmp	.+2      	; 0x1fede <task_main_pll+0x226>
	int32_t			l_xo_mode_pwm;
	uint8_t			l_1pps_phased_cntr;

	/* Process each second once */
	if (!g_1pps_proceeded_avail) {
		return;
   1fedc:	00 00       	nop
		g_1pps_deviation	= l_1pps_deviation;
		g_xo_mode_pwm		= l_xo_mode_pwm;
		g_1pps_phased_cntr	= l_1pps_phased_cntr;
		cpu_irq_restore(flags);
	}
}
   1fede:	68 96       	adiw	r28, 0x18	; 24
   1fee0:	cd bf       	out	0x3d, r28	; 61
   1fee2:	de bf       	out	0x3e, r29	; 62
   1fee4:	df 91       	pop	r29
   1fee6:	cf 91       	pop	r28
   1fee8:	1f 91       	pop	r17
   1feea:	0f 91       	pop	r16
   1feec:	ff 90       	pop	r15
   1feee:	ef 90       	pop	r14
   1fef0:	08 95       	ret

0001fef2 <task_env_calc>:

static void task_env_calc(uint32_t now)
{
   1fef2:	cf 92       	push	r12
   1fef4:	df 92       	push	r13
   1fef6:	ef 92       	push	r14
   1fef8:	ff 92       	push	r15
   1fefa:	cf 93       	push	r28
   1fefc:	df 93       	push	r29
   1fefe:	cd b7       	in	r28, 0x3d	; 61
   1ff00:	de b7       	in	r29, 0x3e	; 62
   1ff02:	e3 97       	sbiw	r28, 0x33	; 51
   1ff04:	cd bf       	out	0x3d, r28	; 61
   1ff06:	de bf       	out	0x3e, r29	; 62
   1ff08:	68 ab       	std	Y+48, r22	; 0x30
   1ff0a:	79 ab       	std	Y+49, r23	; 0x31
   1ff0c:	8a ab       	std	Y+50, r24	; 0x32
   1ff0e:	9b ab       	std	Y+51, r25	; 0x33
	static uint32_t s_last = 0;

	/* No more than 2 calculations per sec */
	if (s_last + 500 <= now) {
   1ff10:	80 91 44 2d 	lds	r24, 0x2D44	; 0x802d44 <s_last.8687>
   1ff14:	90 91 45 2d 	lds	r25, 0x2D45	; 0x802d45 <s_last.8687+0x1>
   1ff18:	a0 91 46 2d 	lds	r26, 0x2D46	; 0x802d46 <s_last.8687+0x2>
   1ff1c:	b0 91 47 2d 	lds	r27, 0x2D47	; 0x802d47 <s_last.8687+0x3>
   1ff20:	9c 01       	movw	r18, r24
   1ff22:	ad 01       	movw	r20, r26
   1ff24:	2c 50       	subi	r18, 0x0C	; 12
   1ff26:	3e 4f       	sbci	r19, 0xFE	; 254
   1ff28:	4f 4f       	sbci	r20, 0xFF	; 255
   1ff2a:	5f 4f       	sbci	r21, 0xFF	; 255
   1ff2c:	88 a9       	ldd	r24, Y+48	; 0x30
   1ff2e:	99 a9       	ldd	r25, Y+49	; 0x31
   1ff30:	aa a9       	ldd	r26, Y+50	; 0x32
   1ff32:	bb a9       	ldd	r27, Y+51	; 0x33
   1ff34:	82 17       	cp	r24, r18
   1ff36:	93 07       	cpc	r25, r19
   1ff38:	a4 07       	cpc	r26, r20
   1ff3a:	b5 07       	cpc	r27, r21
   1ff3c:	08 f4       	brcc	.+2      	; 0x1ff40 <task_env_calc+0x4e>
   1ff3e:	b1 c1       	rjmp	.+866    	; 0x202a2 <task_env_calc+0x3b0>
		int16_t	l_env_hygro_RH_100;
		int16_t l_twi1_hygro_DP_100;
		int16_t l_env_temp_delta_100;

		/* Get the global data */
		flags = cpu_irq_save();
   1ff40:	0e 94 eb c7 	call	0x18fd6	; 0x18fd6 <cpu_irq_save>
   1ff44:	89 87       	std	Y+9, r24	; 0x09
		l_twi1_baro_temp_100	= g_twi1_baro_temp_100;
   1ff46:	80 91 d3 29 	lds	r24, 0x29D3	; 0x8029d3 <g_twi1_baro_temp_100>
   1ff4a:	90 91 d4 29 	lds	r25, 0x29D4	; 0x8029d4 <g_twi1_baro_temp_100+0x1>
   1ff4e:	a0 91 d5 29 	lds	r26, 0x29D5	; 0x8029d5 <g_twi1_baro_temp_100+0x2>
   1ff52:	b0 91 d6 29 	lds	r27, 0x29D6	; 0x8029d6 <g_twi1_baro_temp_100+0x3>
   1ff56:	8a 87       	std	Y+10, r24	; 0x0a
   1ff58:	9b 87       	std	Y+11, r25	; 0x0b
   1ff5a:	ac 87       	std	Y+12, r26	; 0x0c
   1ff5c:	bd 87       	std	Y+13, r27	; 0x0d
		l_twi1_hygro_T_100		= g_twi1_hygro_T_100;
   1ff5e:	80 91 e1 29 	lds	r24, 0x29E1	; 0x8029e1 <g_twi1_hygro_T_100>
   1ff62:	90 91 e2 29 	lds	r25, 0x29E2	; 0x8029e2 <g_twi1_hygro_T_100+0x1>
   1ff66:	8e 87       	std	Y+14, r24	; 0x0e
   1ff68:	9f 87       	std	Y+15, r25	; 0x0f
		l_twi1_hygro_DP_100		= g_twi1_hygro_DP_100;
   1ff6a:	80 91 e5 29 	lds	r24, 0x29E5	; 0x8029e5 <g_twi1_hygro_DP_100>
   1ff6e:	90 91 e6 29 	lds	r25, 0x29E6	; 0x8029e6 <g_twi1_hygro_DP_100+0x1>
   1ff72:	88 8b       	std	Y+16, r24	; 0x10
   1ff74:	99 8b       	std	Y+17, r25	; 0x11
		l_env_temp_delta_100	= g_env_temp_delta_100;
   1ff76:	80 91 63 2a 	lds	r24, 0x2A63	; 0x802a63 <g_env_temp_delta_100>
   1ff7a:	90 91 64 2a 	lds	r25, 0x2A64	; 0x802a64 <g_env_temp_delta_100+0x1>
   1ff7e:	8a 8b       	std	Y+18, r24	; 0x12
   1ff80:	9b 8b       	std	Y+19, r25	; 0x13
		cpu_irq_restore(flags);
   1ff82:	89 85       	ldd	r24, Y+9	; 0x09
   1ff84:	0e 94 fb c7 	call	0x18ff6	; 0x18ff6 <cpu_irq_restore>

		/* Mean temperature of the Barometer and the Hygrometer chip */
		temp_twi1_mean		= ((float)l_twi1_baro_temp_100 + (float)l_twi1_hygro_T_100) / 200.f;
   1ff88:	6a 85       	ldd	r22, Y+10	; 0x0a
   1ff8a:	7b 85       	ldd	r23, Y+11	; 0x0b
   1ff8c:	8c 85       	ldd	r24, Y+12	; 0x0c
   1ff8e:	9d 85       	ldd	r25, Y+13	; 0x0d
   1ff90:	0f 94 e9 25 	call	0x24bd2	; 0x24bd2 <__floatsisf>
   1ff94:	6b 01       	movw	r12, r22
   1ff96:	7c 01       	movw	r14, r24
   1ff98:	8e 85       	ldd	r24, Y+14	; 0x0e
   1ff9a:	9f 85       	ldd	r25, Y+15	; 0x0f
   1ff9c:	09 2e       	mov	r0, r25
   1ff9e:	00 0c       	add	r0, r0
   1ffa0:	aa 0b       	sbc	r26, r26
   1ffa2:	bb 0b       	sbc	r27, r27
   1ffa4:	bc 01       	movw	r22, r24
   1ffa6:	cd 01       	movw	r24, r26
   1ffa8:	0f 94 e9 25 	call	0x24bd2	; 0x24bd2 <__floatsisf>
   1ffac:	dc 01       	movw	r26, r24
   1ffae:	cb 01       	movw	r24, r22
   1ffb0:	9c 01       	movw	r18, r24
   1ffb2:	ad 01       	movw	r20, r26
   1ffb4:	c7 01       	movw	r24, r14
   1ffb6:	b6 01       	movw	r22, r12
   1ffb8:	0f 94 a9 24 	call	0x24952	; 0x24952 <__addsf3>
   1ffbc:	dc 01       	movw	r26, r24
   1ffbe:	cb 01       	movw	r24, r22
   1ffc0:	20 e0       	ldi	r18, 0x00	; 0
   1ffc2:	30 e0       	ldi	r19, 0x00	; 0
   1ffc4:	48 e4       	ldi	r20, 0x48	; 72
   1ffc6:	53 e4       	ldi	r21, 0x43	; 67
   1ffc8:	bc 01       	movw	r22, r24
   1ffca:	cd 01       	movw	r24, r26
   1ffcc:	0f 94 14 25 	call	0x24a28	; 0x24a28 <__divsf3>
   1ffd0:	dc 01       	movw	r26, r24
   1ffd2:	cb 01       	movw	r24, r22
   1ffd4:	8c 8b       	std	Y+20, r24	; 0x14
   1ffd6:	9d 8b       	std	Y+21, r25	; 0x15
   1ffd8:	ae 8b       	std	Y+22, r26	; 0x16
   1ffda:	bf 8b       	std	Y+23, r27	; 0x17
		temp_env			= temp_twi1_mean - (l_env_temp_delta_100 / 100.f);
   1ffdc:	8a 89       	ldd	r24, Y+18	; 0x12
   1ffde:	9b 89       	ldd	r25, Y+19	; 0x13
   1ffe0:	09 2e       	mov	r0, r25
   1ffe2:	00 0c       	add	r0, r0
   1ffe4:	aa 0b       	sbc	r26, r26
   1ffe6:	bb 0b       	sbc	r27, r27
   1ffe8:	bc 01       	movw	r22, r24
   1ffea:	cd 01       	movw	r24, r26
   1ffec:	0f 94 e9 25 	call	0x24bd2	; 0x24bd2 <__floatsisf>
   1fff0:	dc 01       	movw	r26, r24
   1fff2:	cb 01       	movw	r24, r22
   1fff4:	20 e0       	ldi	r18, 0x00	; 0
   1fff6:	30 e0       	ldi	r19, 0x00	; 0
   1fff8:	48 ec       	ldi	r20, 0xC8	; 200
   1fffa:	52 e4       	ldi	r21, 0x42	; 66
   1fffc:	bc 01       	movw	r22, r24
   1fffe:	cd 01       	movw	r24, r26
   20000:	0f 94 14 25 	call	0x24a28	; 0x24a28 <__divsf3>
   20004:	dc 01       	movw	r26, r24
   20006:	cb 01       	movw	r24, r22
   20008:	9c 01       	movw	r18, r24
   2000a:	ad 01       	movw	r20, r26
   2000c:	6c 89       	ldd	r22, Y+20	; 0x14
   2000e:	7d 89       	ldd	r23, Y+21	; 0x15
   20010:	8e 89       	ldd	r24, Y+22	; 0x16
   20012:	9f 89       	ldd	r25, Y+23	; 0x17
   20014:	0f 94 a8 24 	call	0x24950	; 0x24950 <__subsf3>
   20018:	dc 01       	movw	r26, r24
   2001a:	cb 01       	movw	r24, r22
   2001c:	88 8f       	std	Y+24, r24	; 0x18
   2001e:	99 8f       	std	Y+25, r25	; 0x19
   20020:	aa 8f       	std	Y+26, r26	; 0x1a
   20022:	bb 8f       	std	Y+27, r27	; 0x1b
		temp_env_round		= (temp_env >= 0.f) ?  0.5f : -0.5f;
   20024:	20 e0       	ldi	r18, 0x00	; 0
   20026:	30 e0       	ldi	r19, 0x00	; 0
   20028:	a9 01       	movw	r20, r18
   2002a:	68 8d       	ldd	r22, Y+24	; 0x18
   2002c:	79 8d       	ldd	r23, Y+25	; 0x19
   2002e:	8a 8d       	ldd	r24, Y+26	; 0x1a
   20030:	9b 8d       	ldd	r25, Y+27	; 0x1b
   20032:	0f 94 20 27 	call	0x24e40	; 0x24e40 <__gesf2>
   20036:	88 23       	and	r24, r24
   20038:	2c f0       	brlt	.+10     	; 0x20044 <task_env_calc+0x152>
   2003a:	80 e0       	ldi	r24, 0x00	; 0
   2003c:	90 e0       	ldi	r25, 0x00	; 0
   2003e:	a0 e0       	ldi	r26, 0x00	; 0
   20040:	bf e3       	ldi	r27, 0x3F	; 63
   20042:	04 c0       	rjmp	.+8      	; 0x2004c <task_env_calc+0x15a>
   20044:	80 e0       	ldi	r24, 0x00	; 0
   20046:	90 e0       	ldi	r25, 0x00	; 0
   20048:	a0 e0       	ldi	r26, 0x00	; 0
   2004a:	bf eb       	ldi	r27, 0xBF	; 191
   2004c:	8c 8f       	std	Y+28, r24	; 0x1c
   2004e:	9d 8f       	std	Y+29, r25	; 0x1d
   20050:	ae 8f       	std	Y+30, r26	; 0x1e
   20052:	bf 8f       	std	Y+31, r27	; 0x1f
		l_env_temp_deg_100	= (int16_t) (temp_env_round + 100.f * temp_env);
   20054:	20 e0       	ldi	r18, 0x00	; 0
   20056:	30 e0       	ldi	r19, 0x00	; 0
   20058:	48 ec       	ldi	r20, 0xC8	; 200
   2005a:	52 e4       	ldi	r21, 0x42	; 66
   2005c:	68 8d       	ldd	r22, Y+24	; 0x18
   2005e:	79 8d       	ldd	r23, Y+25	; 0x19
   20060:	8a 8d       	ldd	r24, Y+26	; 0x1a
   20062:	9b 8d       	ldd	r25, Y+27	; 0x1b
   20064:	0f 94 69 27 	call	0x24ed2	; 0x24ed2 <__mulsf3>
   20068:	dc 01       	movw	r26, r24
   2006a:	cb 01       	movw	r24, r22
   2006c:	2c 8d       	ldd	r18, Y+28	; 0x1c
   2006e:	3d 8d       	ldd	r19, Y+29	; 0x1d
   20070:	4e 8d       	ldd	r20, Y+30	; 0x1e
   20072:	5f 8d       	ldd	r21, Y+31	; 0x1f
   20074:	bc 01       	movw	r22, r24
   20076:	cd 01       	movw	r24, r26
   20078:	0f 94 a9 24 	call	0x24952	; 0x24952 <__addsf3>
   2007c:	dc 01       	movw	r26, r24
   2007e:	cb 01       	movw	r24, r22
   20080:	bc 01       	movw	r22, r24
   20082:	cd 01       	movw	r24, r26
   20084:	0f 94 b6 25 	call	0x24b6c	; 0x24b6c <__fixsfsi>
   20088:	dc 01       	movw	r26, r24
   2008a:	cb 01       	movw	r24, r22
   2008c:	88 a3       	std	Y+32, r24	; 0x20
   2008e:	99 a3       	std	Y+33, r25	; 0x21

		/* Rel. humidity correction for environment temperature */
		/* @see https://www.wetterochs.de/wetter/feuchte.html */
		{
			// const float K1	= 6.1078f;
			float td			= l_twi1_hygro_DP_100 / 100.f;
   20090:	88 89       	ldd	r24, Y+16	; 0x10
   20092:	99 89       	ldd	r25, Y+17	; 0x11
   20094:	09 2e       	mov	r0, r25
   20096:	00 0c       	add	r0, r0
   20098:	aa 0b       	sbc	r26, r26
   2009a:	bb 0b       	sbc	r27, r27
   2009c:	bc 01       	movw	r22, r24
   2009e:	cd 01       	movw	r24, r26
   200a0:	0f 94 e9 25 	call	0x24bd2	; 0x24bd2 <__floatsisf>
   200a4:	dc 01       	movw	r26, r24
   200a6:	cb 01       	movw	r24, r22
   200a8:	20 e0       	ldi	r18, 0x00	; 0
   200aa:	30 e0       	ldi	r19, 0x00	; 0
   200ac:	48 ec       	ldi	r20, 0xC8	; 200
   200ae:	52 e4       	ldi	r21, 0x42	; 66
   200b0:	bc 01       	movw	r22, r24
   200b2:	cd 01       	movw	r24, r26
   200b4:	0f 94 14 25 	call	0x24a28	; 0x24a28 <__divsf3>
   200b8:	dc 01       	movw	r26, r24
   200ba:	cb 01       	movw	r24, r22
   200bc:	8a a3       	std	Y+34, r24	; 0x22
   200be:	9b a3       	std	Y+35, r25	; 0x23
   200c0:	ac a3       	std	Y+36, r26	; 0x24
   200c2:	bd a3       	std	Y+37, r27	; 0x25
			float calc_b;
			float sdd_td;
			float sdd_tenv;

			/* Temperature over water or ice */
			if (temp_env >= 0.f) {
   200c4:	20 e0       	ldi	r18, 0x00	; 0
   200c6:	30 e0       	ldi	r19, 0x00	; 0
   200c8:	a9 01       	movw	r20, r18
   200ca:	68 8d       	ldd	r22, Y+24	; 0x18
   200cc:	79 8d       	ldd	r23, Y+25	; 0x19
   200ce:	8a 8d       	ldd	r24, Y+26	; 0x1a
   200d0:	9b 8d       	ldd	r25, Y+27	; 0x1b
   200d2:	0f 94 20 27 	call	0x24e40	; 0x24e40 <__gesf2>
   200d6:	88 23       	and	r24, r24
   200d8:	8c f0       	brlt	.+34     	; 0x200fc <task_env_calc+0x20a>
				/* over water */
				calc_a = 7.5f;
   200da:	80 e0       	ldi	r24, 0x00	; 0
   200dc:	90 e0       	ldi	r25, 0x00	; 0
   200de:	a0 ef       	ldi	r26, 0xF0	; 240
   200e0:	b0 e4       	ldi	r27, 0x40	; 64
   200e2:	89 83       	std	Y+1, r24	; 0x01
   200e4:	9a 83       	std	Y+2, r25	; 0x02
   200e6:	ab 83       	std	Y+3, r26	; 0x03
   200e8:	bc 83       	std	Y+4, r27	; 0x04
				calc_b = 237.3f;
   200ea:	8d ec       	ldi	r24, 0xCD	; 205
   200ec:	9c e4       	ldi	r25, 0x4C	; 76
   200ee:	ad e6       	ldi	r26, 0x6D	; 109
   200f0:	b3 e4       	ldi	r27, 0x43	; 67
   200f2:	8d 83       	std	Y+5, r24	; 0x05
   200f4:	9e 83       	std	Y+6, r25	; 0x06
   200f6:	af 83       	std	Y+7, r26	; 0x07
   200f8:	b8 87       	std	Y+8, r27	; 0x08
   200fa:	2d c0       	rjmp	.+90     	; 0x20156 <task_env_calc+0x264>

			} else if (temp_env >= -5.f) {  // this temperature is a value given by the programmers will, only ...
   200fc:	20 e0       	ldi	r18, 0x00	; 0
   200fe:	30 e0       	ldi	r19, 0x00	; 0
   20100:	40 ea       	ldi	r20, 0xA0	; 160
   20102:	50 ec       	ldi	r21, 0xC0	; 192
   20104:	68 8d       	ldd	r22, Y+24	; 0x18
   20106:	79 8d       	ldd	r23, Y+25	; 0x19
   20108:	8a 8d       	ldd	r24, Y+26	; 0x1a
   2010a:	9b 8d       	ldd	r25, Y+27	; 0x1b
   2010c:	0f 94 20 27 	call	0x24e40	; 0x24e40 <__gesf2>
   20110:	88 23       	and	r24, r24
   20112:	8c f0       	brlt	.+34     	; 0x20136 <task_env_calc+0x244>
				/* over water */
				calc_a = 7.6f;
   20114:	83 e3       	ldi	r24, 0x33	; 51
   20116:	93 e3       	ldi	r25, 0x33	; 51
   20118:	a3 ef       	ldi	r26, 0xF3	; 243
   2011a:	b0 e4       	ldi	r27, 0x40	; 64
   2011c:	89 83       	std	Y+1, r24	; 0x01
   2011e:	9a 83       	std	Y+2, r25	; 0x02
   20120:	ab 83       	std	Y+3, r26	; 0x03
   20122:	bc 83       	std	Y+4, r27	; 0x04
				calc_b = 240.7f;
   20124:	83 e3       	ldi	r24, 0x33	; 51
   20126:	93 eb       	ldi	r25, 0xB3	; 179
   20128:	a0 e7       	ldi	r26, 0x70	; 112
   2012a:	b3 e4       	ldi	r27, 0x43	; 67
   2012c:	8d 83       	std	Y+5, r24	; 0x05
   2012e:	9e 83       	std	Y+6, r25	; 0x06
   20130:	af 83       	std	Y+7, r26	; 0x07
   20132:	b8 87       	std	Y+8, r27	; 0x08
   20134:	10 c0       	rjmp	.+32     	; 0x20156 <task_env_calc+0x264>

			} else {
				/* over ice */
				calc_a = 9.5f;
   20136:	80 e0       	ldi	r24, 0x00	; 0
   20138:	90 e0       	ldi	r25, 0x00	; 0
   2013a:	a8 e1       	ldi	r26, 0x18	; 24
   2013c:	b1 e4       	ldi	r27, 0x41	; 65
   2013e:	89 83       	std	Y+1, r24	; 0x01
   20140:	9a 83       	std	Y+2, r25	; 0x02
   20142:	ab 83       	std	Y+3, r26	; 0x03
   20144:	bc 83       	std	Y+4, r27	; 0x04
				calc_b = 265.5f;
   20146:	80 e0       	ldi	r24, 0x00	; 0
   20148:	90 ec       	ldi	r25, 0xC0	; 192
   2014a:	a4 e8       	ldi	r26, 0x84	; 132
   2014c:	b3 e4       	ldi	r27, 0x43	; 67
   2014e:	8d 83       	std	Y+5, r24	; 0x05
   20150:	9e 83       	std	Y+6, r25	; 0x06
   20152:	af 83       	std	Y+7, r26	; 0x07
   20154:	b8 87       	std	Y+8, r27	; 0x08
			}

			sdd_td				= /* K1* */ pow(10.f, (calc_a * td)			/ (calc_b + td));
   20156:	2a a1       	ldd	r18, Y+34	; 0x22
   20158:	3b a1       	ldd	r19, Y+35	; 0x23
   2015a:	4c a1       	ldd	r20, Y+36	; 0x24
   2015c:	5d a1       	ldd	r21, Y+37	; 0x25
   2015e:	69 81       	ldd	r22, Y+1	; 0x01
   20160:	7a 81       	ldd	r23, Y+2	; 0x02
   20162:	8b 81       	ldd	r24, Y+3	; 0x03
   20164:	9c 81       	ldd	r25, Y+4	; 0x04
   20166:	0f 94 69 27 	call	0x24ed2	; 0x24ed2 <__mulsf3>
   2016a:	dc 01       	movw	r26, r24
   2016c:	cb 01       	movw	r24, r22
   2016e:	6c 01       	movw	r12, r24
   20170:	7d 01       	movw	r14, r26
   20172:	2a a1       	ldd	r18, Y+34	; 0x22
   20174:	3b a1       	ldd	r19, Y+35	; 0x23
   20176:	4c a1       	ldd	r20, Y+36	; 0x24
   20178:	5d a1       	ldd	r21, Y+37	; 0x25
   2017a:	6d 81       	ldd	r22, Y+5	; 0x05
   2017c:	7e 81       	ldd	r23, Y+6	; 0x06
   2017e:	8f 81       	ldd	r24, Y+7	; 0x07
   20180:	98 85       	ldd	r25, Y+8	; 0x08
   20182:	0f 94 a9 24 	call	0x24952	; 0x24952 <__addsf3>
   20186:	dc 01       	movw	r26, r24
   20188:	cb 01       	movw	r24, r22
   2018a:	9c 01       	movw	r18, r24
   2018c:	ad 01       	movw	r20, r26
   2018e:	c7 01       	movw	r24, r14
   20190:	b6 01       	movw	r22, r12
   20192:	0f 94 14 25 	call	0x24a28	; 0x24a28 <__divsf3>
   20196:	dc 01       	movw	r26, r24
   20198:	cb 01       	movw	r24, r22
   2019a:	9c 01       	movw	r18, r24
   2019c:	ad 01       	movw	r20, r26
   2019e:	60 e0       	ldi	r22, 0x00	; 0
   201a0:	70 e0       	ldi	r23, 0x00	; 0
   201a2:	80 e2       	ldi	r24, 0x20	; 32
   201a4:	91 e4       	ldi	r25, 0x41	; 65
   201a6:	0f 94 cc 27 	call	0x24f98	; 0x24f98 <pow>
   201aa:	dc 01       	movw	r26, r24
   201ac:	cb 01       	movw	r24, r22
   201ae:	8e a3       	std	Y+38, r24	; 0x26
   201b0:	9f a3       	std	Y+39, r25	; 0x27
   201b2:	a8 a7       	std	Y+40, r26	; 0x28
   201b4:	b9 a7       	std	Y+41, r27	; 0x29
			sdd_tenv			= /* K1* */ pow(10.f, (calc_a * temp_env)	/ (calc_b + temp_env));
   201b6:	28 8d       	ldd	r18, Y+24	; 0x18
   201b8:	39 8d       	ldd	r19, Y+25	; 0x19
   201ba:	4a 8d       	ldd	r20, Y+26	; 0x1a
   201bc:	5b 8d       	ldd	r21, Y+27	; 0x1b
   201be:	69 81       	ldd	r22, Y+1	; 0x01
   201c0:	7a 81       	ldd	r23, Y+2	; 0x02
   201c2:	8b 81       	ldd	r24, Y+3	; 0x03
   201c4:	9c 81       	ldd	r25, Y+4	; 0x04
   201c6:	0f 94 69 27 	call	0x24ed2	; 0x24ed2 <__mulsf3>
   201ca:	dc 01       	movw	r26, r24
   201cc:	cb 01       	movw	r24, r22
   201ce:	6c 01       	movw	r12, r24
   201d0:	7d 01       	movw	r14, r26
   201d2:	28 8d       	ldd	r18, Y+24	; 0x18
   201d4:	39 8d       	ldd	r19, Y+25	; 0x19
   201d6:	4a 8d       	ldd	r20, Y+26	; 0x1a
   201d8:	5b 8d       	ldd	r21, Y+27	; 0x1b
   201da:	6d 81       	ldd	r22, Y+5	; 0x05
   201dc:	7e 81       	ldd	r23, Y+6	; 0x06
   201de:	8f 81       	ldd	r24, Y+7	; 0x07
   201e0:	98 85       	ldd	r25, Y+8	; 0x08
   201e2:	0f 94 a9 24 	call	0x24952	; 0x24952 <__addsf3>
   201e6:	dc 01       	movw	r26, r24
   201e8:	cb 01       	movw	r24, r22
   201ea:	9c 01       	movw	r18, r24
   201ec:	ad 01       	movw	r20, r26
   201ee:	c7 01       	movw	r24, r14
   201f0:	b6 01       	movw	r22, r12
   201f2:	0f 94 14 25 	call	0x24a28	; 0x24a28 <__divsf3>
   201f6:	dc 01       	movw	r26, r24
   201f8:	cb 01       	movw	r24, r22
   201fa:	9c 01       	movw	r18, r24
   201fc:	ad 01       	movw	r20, r26
   201fe:	60 e0       	ldi	r22, 0x00	; 0
   20200:	70 e0       	ldi	r23, 0x00	; 0
   20202:	80 e2       	ldi	r24, 0x20	; 32
   20204:	91 e4       	ldi	r25, 0x41	; 65
   20206:	0f 94 cc 27 	call	0x24f98	; 0x24f98 <pow>
   2020a:	dc 01       	movw	r26, r24
   2020c:	cb 01       	movw	r24, r22
   2020e:	8a a7       	std	Y+42, r24	; 0x2a
   20210:	9b a7       	std	Y+43, r25	; 0x2b
   20212:	ac a7       	std	Y+44, r26	; 0x2c
   20214:	bd a7       	std	Y+45, r27	; 0x2d
			l_env_hygro_RH_100	= (int16_t) (0.5f + 10000.f * sdd_td / sdd_tenv);
   20216:	20 e0       	ldi	r18, 0x00	; 0
   20218:	30 e4       	ldi	r19, 0x40	; 64
   2021a:	4c e1       	ldi	r20, 0x1C	; 28
   2021c:	56 e4       	ldi	r21, 0x46	; 70
   2021e:	6e a1       	ldd	r22, Y+38	; 0x26
   20220:	7f a1       	ldd	r23, Y+39	; 0x27
   20222:	88 a5       	ldd	r24, Y+40	; 0x28
   20224:	99 a5       	ldd	r25, Y+41	; 0x29
   20226:	0f 94 69 27 	call	0x24ed2	; 0x24ed2 <__mulsf3>
   2022a:	dc 01       	movw	r26, r24
   2022c:	cb 01       	movw	r24, r22
   2022e:	2a a5       	ldd	r18, Y+42	; 0x2a
   20230:	3b a5       	ldd	r19, Y+43	; 0x2b
   20232:	4c a5       	ldd	r20, Y+44	; 0x2c
   20234:	5d a5       	ldd	r21, Y+45	; 0x2d
   20236:	bc 01       	movw	r22, r24
   20238:	cd 01       	movw	r24, r26
   2023a:	0f 94 14 25 	call	0x24a28	; 0x24a28 <__divsf3>
   2023e:	dc 01       	movw	r26, r24
   20240:	cb 01       	movw	r24, r22
   20242:	20 e0       	ldi	r18, 0x00	; 0
   20244:	30 e0       	ldi	r19, 0x00	; 0
   20246:	40 e0       	ldi	r20, 0x00	; 0
   20248:	5f e3       	ldi	r21, 0x3F	; 63
   2024a:	bc 01       	movw	r22, r24
   2024c:	cd 01       	movw	r24, r26
   2024e:	0f 94 a9 24 	call	0x24952	; 0x24952 <__addsf3>
   20252:	dc 01       	movw	r26, r24
   20254:	cb 01       	movw	r24, r22
   20256:	bc 01       	movw	r22, r24
   20258:	cd 01       	movw	r24, r26
   2025a:	0f 94 b6 25 	call	0x24b6c	; 0x24b6c <__fixsfsi>
   2025e:	dc 01       	movw	r26, r24
   20260:	cb 01       	movw	r24, r22
   20262:	8e a7       	std	Y+46, r24	; 0x2e
   20264:	9f a7       	std	Y+47, r25	; 0x2f
		}

		/* Pushing global data */
		flags = cpu_irq_save();
   20266:	0e 94 eb c7 	call	0x18fd6	; 0x18fd6 <cpu_irq_save>
   2026a:	89 87       	std	Y+9, r24	; 0x09
		g_env_temp_deg_100	= l_env_temp_deg_100;
   2026c:	88 a1       	ldd	r24, Y+32	; 0x20
   2026e:	99 a1       	ldd	r25, Y+33	; 0x21
   20270:	80 93 65 2a 	sts	0x2A65, r24	; 0x802a65 <g_env_temp_deg_100>
   20274:	90 93 66 2a 	sts	0x2A66, r25	; 0x802a66 <g_env_temp_deg_100+0x1>
		g_env_hygro_RH_100	= l_env_hygro_RH_100;
   20278:	8e a5       	ldd	r24, Y+46	; 0x2e
   2027a:	9f a5       	ldd	r25, Y+47	; 0x2f
   2027c:	80 93 67 2a 	sts	0x2A67, r24	; 0x802a67 <g_env_hygro_RH_100>
   20280:	90 93 68 2a 	sts	0x2A68, r25	; 0x802a68 <g_env_hygro_RH_100+0x1>
		cpu_irq_restore(flags);
   20284:	89 85       	ldd	r24, Y+9	; 0x09
   20286:	0e 94 fb c7 	call	0x18ff6	; 0x18ff6 <cpu_irq_restore>

		s_last = now;
   2028a:	88 a9       	ldd	r24, Y+48	; 0x30
   2028c:	99 a9       	ldd	r25, Y+49	; 0x31
   2028e:	aa a9       	ldd	r26, Y+50	; 0x32
   20290:	bb a9       	ldd	r27, Y+51	; 0x33
   20292:	80 93 44 2d 	sts	0x2D44, r24	; 0x802d44 <s_last.8687>
   20296:	90 93 45 2d 	sts	0x2D45, r25	; 0x802d45 <s_last.8687+0x1>
   2029a:	a0 93 46 2d 	sts	0x2D46, r26	; 0x802d46 <s_last.8687+0x2>
   2029e:	b0 93 47 2d 	sts	0x2D47, r27	; 0x802d47 <s_last.8687+0x3>
	}
}
   202a2:	00 00       	nop
   202a4:	e3 96       	adiw	r28, 0x33	; 51
   202a6:	cd bf       	out	0x3d, r28	; 61
   202a8:	de bf       	out	0x3e, r29	; 62
   202aa:	df 91       	pop	r29
   202ac:	cf 91       	pop	r28
   202ae:	ff 90       	pop	r15
   202b0:	ef 90       	pop	r14
   202b2:	df 90       	pop	r13
   202b4:	cf 90       	pop	r12
   202b6:	08 95       	ret

000202b8 <task_main_aprs>:

static void task_main_aprs(uint32_t now)
{
   202b8:	2f 92       	push	r2
   202ba:	3f 92       	push	r3
   202bc:	4f 92       	push	r4
   202be:	5f 92       	push	r5
   202c0:	6f 92       	push	r6
   202c2:	7f 92       	push	r7
   202c4:	8f 92       	push	r8
   202c6:	9f 92       	push	r9
   202c8:	af 92       	push	r10
   202ca:	bf 92       	push	r11
   202cc:	cf 92       	push	r12
   202ce:	df 92       	push	r13
   202d0:	ef 92       	push	r14
   202d2:	ff 92       	push	r15
   202d4:	0f 93       	push	r16
   202d6:	1f 93       	push	r17
   202d8:	cf 93       	push	r28
   202da:	df 93       	push	r29
   202dc:	cd b7       	in	r28, 0x3d	; 61
   202de:	de b7       	in	r29, 0x3e	; 62
   202e0:	c6 56       	subi	r28, 0x66	; 102
   202e2:	d1 09       	sbc	r29, r1
   202e4:	cd bf       	out	0x3d, r28	; 61
   202e6:	de bf       	out	0x3e, r29	; 62
   202e8:	9e 01       	movw	r18, r28
   202ea:	2d 59       	subi	r18, 0x9D	; 157
   202ec:	3f 4f       	sbci	r19, 0xFF	; 255
   202ee:	f9 01       	movw	r30, r18
   202f0:	60 83       	st	Z, r22
   202f2:	71 83       	std	Z+1, r23	; 0x01
   202f4:	82 83       	std	Z+2, r24	; 0x02
   202f6:	93 83       	std	Z+3, r25	; 0x03
	static uint32_t				s_now_sec				= 0UL;
	uint32_t					l_now_sec				= now >> 10;
   202f8:	ce 01       	movw	r24, r28
   202fa:	8d 59       	subi	r24, 0x9D	; 157
   202fc:	9f 4f       	sbci	r25, 0xFF	; 255
   202fe:	fc 01       	movw	r30, r24
   20300:	80 81       	ld	r24, Z
   20302:	91 81       	ldd	r25, Z+1	; 0x01
   20304:	a2 81       	ldd	r26, Z+2	; 0x02
   20306:	b3 81       	ldd	r27, Z+3	; 0x03
   20308:	07 2e       	mov	r0, r23
   2030a:	7a e0       	ldi	r23, 0x0A	; 10
   2030c:	b6 95       	lsr	r27
   2030e:	a7 95       	ror	r26
   20310:	97 95       	ror	r25
   20312:	87 95       	ror	r24
   20314:	7a 95       	dec	r23
   20316:	d1 f7       	brne	.-12     	; 0x2030c <task_main_aprs+0x54>
   20318:	70 2d       	mov	r23, r0
   2031a:	8e 8f       	std	Y+30, r24	; 0x1e
   2031c:	9f 8f       	std	Y+31, r25	; 0x1f
   2031e:	a8 a3       	std	Y+32, r26	; 0x20
   20320:	b9 a3       	std	Y+33, r27	; 0x21
	float						l_gns_speed_kmPh;
	uint16_t					l_speed_kn;
	uint64_t					l_aprs_alert_last;
	APRS_ALERT_FSM_STATE_ENUM_t	l_aprs_alert_fsm_state;
	APRS_ALERT_REASON_ENUM_t	l_aprs_alert_reason;
	int							len						= 0;
   20322:	1b 8e       	std	Y+27, r1	; 0x1b
   20324:	1c 8e       	std	Y+28, r1	; 0x1c
	irqflags_t					flags;

	/* Once a second to be processed - do not send when APRS is disabled nor GPS ready */
	if ((s_now_sec == l_now_sec) || !g_gsm_enable || !g_gsm_aprs_enable || !g_gns_fix_status) {
   20326:	20 91 48 2d 	lds	r18, 0x2D48	; 0x802d48 <s_now_sec.8706>
   2032a:	30 91 49 2d 	lds	r19, 0x2D49	; 0x802d49 <s_now_sec.8706+0x1>
   2032e:	40 91 4a 2d 	lds	r20, 0x2D4A	; 0x802d4a <s_now_sec.8706+0x2>
   20332:	50 91 4b 2d 	lds	r21, 0x2D4B	; 0x802d4b <s_now_sec.8706+0x3>
   20336:	8e 8d       	ldd	r24, Y+30	; 0x1e
   20338:	9f 8d       	ldd	r25, Y+31	; 0x1f
   2033a:	a8 a1       	ldd	r26, Y+32	; 0x20
   2033c:	b9 a1       	ldd	r27, Y+33	; 0x21
   2033e:	28 17       	cp	r18, r24
   20340:	39 07       	cpc	r19, r25
   20342:	4a 07       	cpc	r20, r26
   20344:	5b 07       	cpc	r21, r27
   20346:	11 f4       	brne	.+4      	; 0x2034c <task_main_aprs+0x94>
   20348:	0d 94 1c 0c 	jmp	0x21838	; 0x21838 <task_main_aprs+0x1580>
   2034c:	90 91 49 29 	lds	r25, 0x2949	; 0x802949 <g_gsm_enable>
   20350:	81 e0       	ldi	r24, 0x01	; 1
   20352:	89 27       	eor	r24, r25
   20354:	88 23       	and	r24, r24
   20356:	11 f0       	breq	.+4      	; 0x2035c <task_main_aprs+0xa4>
   20358:	0d 94 1c 0c 	jmp	0x21838	; 0x21838 <task_main_aprs+0x1580>
   2035c:	90 91 4a 29 	lds	r25, 0x294A	; 0x80294a <g_gsm_aprs_enable>
   20360:	81 e0       	ldi	r24, 0x01	; 1
   20362:	89 27       	eor	r24, r25
   20364:	88 23       	and	r24, r24
   20366:	11 f0       	breq	.+4      	; 0x2036c <task_main_aprs+0xb4>
   20368:	0d 94 1c 0c 	jmp	0x21838	; 0x21838 <task_main_aprs+0x1580>
   2036c:	80 91 83 26 	lds	r24, 0x2683	; 0x802683 <g_gns_fix_status>
   20370:	88 23       	and	r24, r24
   20372:	11 f4       	brne	.+4      	; 0x20378 <task_main_aprs+0xc0>
   20374:	0d 94 1c 0c 	jmp	0x21838	; 0x21838 <task_main_aprs+0x1580>
		return;
	}
	s_now_sec = l_now_sec;
   20378:	8e 8d       	ldd	r24, Y+30	; 0x1e
   2037a:	9f 8d       	ldd	r25, Y+31	; 0x1f
   2037c:	a8 a1       	ldd	r26, Y+32	; 0x20
   2037e:	b9 a1       	ldd	r27, Y+33	; 0x21
   20380:	80 93 48 2d 	sts	0x2D48, r24	; 0x802d48 <s_now_sec.8706>
   20384:	90 93 49 2d 	sts	0x2D49, r25	; 0x802d49 <s_now_sec.8706+0x1>
   20388:	a0 93 4a 2d 	sts	0x2D4A, r26	; 0x802d4a <s_now_sec.8706+0x2>
   2038c:	b0 93 4b 2d 	sts	0x2D4B, r27	; 0x802d4b <s_now_sec.8706+0x3>

	/* Get a copy from the global variables */
	{
		flags = cpu_irq_save();
   20390:	0e 94 eb c7 	call	0x18fd6	; 0x18fd6 <cpu_irq_save>
   20394:	8a a3       	std	Y+34, r24	; 0x22
		l_boot_time_ts			= g_boot_time_ts;
   20396:	80 91 5c 26 	lds	r24, 0x265C	; 0x80265c <g_boot_time_ts>
   2039a:	90 91 5d 26 	lds	r25, 0x265D	; 0x80265d <g_boot_time_ts+0x1>
   2039e:	a0 91 5e 26 	lds	r26, 0x265E	; 0x80265e <g_boot_time_ts+0x2>
   203a2:	b0 91 5f 26 	lds	r27, 0x265F	; 0x80265f <g_boot_time_ts+0x3>
   203a6:	8b a3       	std	Y+35, r24	; 0x23
   203a8:	9c a3       	std	Y+36, r25	; 0x24
   203aa:	ad a3       	std	Y+37, r26	; 0x25
   203ac:	be a3       	std	Y+38, r27	; 0x26
		l_aprs_alert_last		= g_aprs_alert_last;
   203ae:	80 91 ca 26 	lds	r24, 0x26CA	; 0x8026ca <g_aprs_alert_last>
   203b2:	89 8b       	std	Y+17, r24	; 0x11
   203b4:	80 91 cb 26 	lds	r24, 0x26CB	; 0x8026cb <g_aprs_alert_last+0x1>
   203b8:	8a 8b       	std	Y+18, r24	; 0x12
   203ba:	80 91 cc 26 	lds	r24, 0x26CC	; 0x8026cc <g_aprs_alert_last+0x2>
   203be:	8b 8b       	std	Y+19, r24	; 0x13
   203c0:	80 91 cd 26 	lds	r24, 0x26CD	; 0x8026cd <g_aprs_alert_last+0x3>
   203c4:	8c 8b       	std	Y+20, r24	; 0x14
   203c6:	80 91 ce 26 	lds	r24, 0x26CE	; 0x8026ce <g_aprs_alert_last+0x4>
   203ca:	8d 8b       	std	Y+21, r24	; 0x15
   203cc:	80 91 cf 26 	lds	r24, 0x26CF	; 0x8026cf <g_aprs_alert_last+0x5>
   203d0:	8e 8b       	std	Y+22, r24	; 0x16
   203d2:	80 91 d0 26 	lds	r24, 0x26D0	; 0x8026d0 <g_aprs_alert_last+0x6>
   203d6:	8f 8b       	std	Y+23, r24	; 0x17
   203d8:	80 91 d1 26 	lds	r24, 0x26D1	; 0x8026d1 <g_aprs_alert_last+0x7>
   203dc:	88 8f       	std	Y+24, r24	; 0x18
		l_aprs_alert_fsm_state	= g_aprs_alert_fsm_state;
   203de:	80 91 d2 26 	lds	r24, 0x26D2	; 0x8026d2 <g_aprs_alert_fsm_state>
   203e2:	89 8f       	std	Y+25, r24	; 0x19
		l_aprs_alert_reason		= g_aprs_alert_reason;
   203e4:	80 91 d3 26 	lds	r24, 0x26D3	; 0x8026d3 <g_aprs_alert_reason>
   203e8:	8a 8f       	std	Y+26, r24	; 0x1a
		cpu_irq_restore(flags);
   203ea:	8a a1       	ldd	r24, Y+34	; 0x22
   203ec:	0e 94 fb c7 	call	0x18ff6	; 0x18ff6 <cpu_irq_restore>
	}

	/* GNSS has to set the clock first */
	if (!l_boot_time_ts) {
   203f0:	8b a1       	ldd	r24, Y+35	; 0x23
   203f2:	9c a1       	ldd	r25, Y+36	; 0x24
   203f4:	ad a1       	ldd	r26, Y+37	; 0x25
   203f6:	be a1       	ldd	r27, Y+38	; 0x26
   203f8:	89 2b       	or	r24, r25
   203fa:	8a 2b       	or	r24, r26
   203fc:	8b 2b       	or	r24, r27
   203fe:	11 f4       	brne	.+4      	; 0x20404 <task_main_aprs+0x14c>
   20400:	0d 94 1e 0c 	jmp	0x2183c	; 0x2183c <task_main_aprs+0x1584>
		return;
	}

	do {
		/* Preparation of time and used buffers */
		*g_prepare_buf = 0;
   20404:	10 92 03 2c 	sts	0x2C03, r1	; 0x802c03 <g_prepare_buf>

		/* Check for sensor and time boundaries */
		if (l_aprs_alert_fsm_state == APRS_ALERT_FSM_STATE__NOOP) {
   20408:	89 8d       	ldd	r24, Y+25	; 0x19
   2040a:	88 23       	and	r24, r24
   2040c:	09 f0       	breq	.+2      	; 0x20410 <task_main_aprs+0x158>
   2040e:	ad c1       	rjmp	.+858    	; 0x2076a <task_main_aprs+0x4b2>
			/* APRS messaging started */
			if ((l_aprs_alert_last + C_APRS_ALERT_TIME_SEC) <= l_now_sec) {
   20410:	29 89       	ldd	r18, Y+17	; 0x11
   20412:	3a 89       	ldd	r19, Y+18	; 0x12
   20414:	4b 89       	ldd	r20, Y+19	; 0x13
   20416:	5c 89       	ldd	r21, Y+20	; 0x14
   20418:	6d 89       	ldd	r22, Y+21	; 0x15
   2041a:	7e 89       	ldd	r23, Y+22	; 0x16
   2041c:	8f 89       	ldd	r24, Y+23	; 0x17
   2041e:	98 8d       	ldd	r25, Y+24	; 0x18
   20420:	2c 57       	subi	r18, 0x7C	; 124
   20422:	3c 4f       	sbci	r19, 0xFC	; 252
   20424:	4f 4f       	sbci	r20, 0xFF	; 255
   20426:	5f 4f       	sbci	r21, 0xFF	; 255
   20428:	6f 4f       	sbci	r22, 0xFF	; 255
   2042a:	7f 4f       	sbci	r23, 0xFF	; 255
   2042c:	8f 4f       	sbci	r24, 0xFF	; 255
   2042e:	9f 4f       	sbci	r25, 0xFF	; 255
   20430:	a2 2e       	mov	r10, r18
   20432:	b3 2e       	mov	r11, r19
   20434:	c4 2e       	mov	r12, r20
   20436:	d5 2e       	mov	r13, r21
   20438:	e6 2e       	mov	r14, r22
   2043a:	f7 2e       	mov	r15, r23
   2043c:	08 2f       	mov	r16, r24
   2043e:	19 2f       	mov	r17, r25
   20440:	8e 8d       	ldd	r24, Y+30	; 0x1e
   20442:	9f 8d       	ldd	r25, Y+31	; 0x1f
   20444:	a8 a1       	ldd	r26, Y+32	; 0x20
   20446:	b9 a1       	ldd	r27, Y+33	; 0x21
   20448:	1c 01       	movw	r2, r24
   2044a:	2d 01       	movw	r4, r26
   2044c:	61 2c       	mov	r6, r1
   2044e:	71 2c       	mov	r7, r1
   20450:	43 01       	movw	r8, r6
   20452:	2a 2d       	mov	r18, r10
   20454:	3b 2d       	mov	r19, r11
   20456:	4c 2d       	mov	r20, r12
   20458:	5d 2d       	mov	r21, r13
   2045a:	6e 2d       	mov	r22, r14
   2045c:	7f 2d       	mov	r23, r15
   2045e:	80 2f       	mov	r24, r16
   20460:	91 2f       	mov	r25, r17
   20462:	a2 2c       	mov	r10, r2
   20464:	b3 2c       	mov	r11, r3
   20466:	c4 2c       	mov	r12, r4
   20468:	d5 2c       	mov	r13, r5
   2046a:	e6 2c       	mov	r14, r6
   2046c:	f7 2c       	mov	r15, r7
   2046e:	08 2d       	mov	r16, r8
   20470:	19 2d       	mov	r17, r9
   20472:	0f 94 d5 2e 	call	0x25daa	; 0x25daa <__cmpdi2>
   20476:	09 f0       	breq	.+2      	; 0x2047a <task_main_aprs+0x1c2>
   20478:	18 f4       	brcc	.+6      	; 0x20480 <task_main_aprs+0x1c8>
				l_aprs_alert_reason		= APRS_ALERT_REASON__TIME;
   2047a:	81 e0       	ldi	r24, 0x01	; 1
   2047c:	8a 8f       	std	Y+26, r24	; 0x1a
   2047e:	e0 c0       	rjmp	.+448    	; 0x20640 <task_main_aprs+0x388>

			} else if ((aprs_pos_delta_m() > C_APRS_ALERT_POS_DELTA_M) &&
   20480:	0e 94 33 e6 	call	0x1cc66	; 0x1cc66 <aprs_pos_delta_m>
   20484:	85 3c       	cpi	r24, 0xC5	; 197
   20486:	99 40       	sbci	r25, 0x09	; 9
   20488:	a8 f1       	brcs	.+106    	; 0x204f4 <task_main_aprs+0x23c>
				((l_aprs_alert_last + C_APRS_ALERT_POS_HOLDOFF_SEC) <= l_now_sec)) {
   2048a:	29 89       	ldd	r18, Y+17	; 0x11
   2048c:	3a 89       	ldd	r19, Y+18	; 0x12
   2048e:	4b 89       	ldd	r20, Y+19	; 0x13
   20490:	5c 89       	ldd	r21, Y+20	; 0x14
   20492:	6d 89       	ldd	r22, Y+21	; 0x15
   20494:	7e 89       	ldd	r23, Y+22	; 0x16
   20496:	8f 89       	ldd	r24, Y+23	; 0x17
   20498:	98 8d       	ldd	r25, Y+24	; 0x18
   2049a:	af e3       	ldi	r26, 0x3F	; 63
   2049c:	0f 94 c0 2e 	call	0x25d80	; 0x25d80 <__adddi3_s8>
   204a0:	a2 2e       	mov	r10, r18
   204a2:	b3 2e       	mov	r11, r19
   204a4:	c4 2e       	mov	r12, r20
   204a6:	d5 2e       	mov	r13, r21
   204a8:	e6 2e       	mov	r14, r22
   204aa:	f7 2e       	mov	r15, r23
   204ac:	08 2f       	mov	r16, r24
   204ae:	19 2f       	mov	r17, r25
   204b0:	8e 8d       	ldd	r24, Y+30	; 0x1e
   204b2:	9f 8d       	ldd	r25, Y+31	; 0x1f
   204b4:	a8 a1       	ldd	r26, Y+32	; 0x20
   204b6:	b9 a1       	ldd	r27, Y+33	; 0x21
   204b8:	1c 01       	movw	r2, r24
   204ba:	2d 01       	movw	r4, r26
   204bc:	61 2c       	mov	r6, r1
   204be:	71 2c       	mov	r7, r1
   204c0:	43 01       	movw	r8, r6
		if (l_aprs_alert_fsm_state == APRS_ALERT_FSM_STATE__NOOP) {
			/* APRS messaging started */
			if ((l_aprs_alert_last + C_APRS_ALERT_TIME_SEC) <= l_now_sec) {
				l_aprs_alert_reason		= APRS_ALERT_REASON__TIME;

			} else if ((aprs_pos_delta_m() > C_APRS_ALERT_POS_DELTA_M) &&
   204c2:	2a 2d       	mov	r18, r10
   204c4:	3b 2d       	mov	r19, r11
   204c6:	4c 2d       	mov	r20, r12
   204c8:	5d 2d       	mov	r21, r13
   204ca:	6e 2d       	mov	r22, r14
   204cc:	7f 2d       	mov	r23, r15
   204ce:	80 2f       	mov	r24, r16
   204d0:	91 2f       	mov	r25, r17
   204d2:	a2 2c       	mov	r10, r2
   204d4:	b3 2c       	mov	r11, r3
   204d6:	c4 2c       	mov	r12, r4
   204d8:	d5 2c       	mov	r13, r5
   204da:	e6 2c       	mov	r14, r6
   204dc:	f7 2c       	mov	r15, r7
   204de:	08 2d       	mov	r16, r8
   204e0:	19 2d       	mov	r17, r9
   204e2:	0f 94 d5 2e 	call	0x25daa	; 0x25daa <__cmpdi2>
   204e6:	09 f0       	breq	.+2      	; 0x204ea <task_main_aprs+0x232>
   204e8:	28 f4       	brcc	.+10     	; 0x204f4 <task_main_aprs+0x23c>
				((l_aprs_alert_last + C_APRS_ALERT_POS_HOLDOFF_SEC) <= l_now_sec)) {
				l_aprs_alert_reason		= APRS_ALERT_REASON__POSITION;
   204ea:	82 e0       	ldi	r24, 0x02	; 2
   204ec:	8a 8f       	std	Y+26, r24	; 0x1a
				aprs_pos_anchor();
   204ee:	0e 94 6c e7 	call	0x1ced8	; 0x1ced8 <aprs_pos_anchor>
   204f2:	a6 c0       	rjmp	.+332    	; 0x20640 <task_main_aprs+0x388>

			} else if ((aprs_gyro_total_dps_1000() > C_APRS_ALERT_GYRO_DPS_1000) &&
   204f4:	0e 94 9c e7 	call	0x1cf38	; 0x1cf38 <aprs_gyro_total_dps_1000>
   204f8:	85 3c       	cpi	r24, 0xC5	; 197
   204fa:	99 40       	sbci	r25, 0x09	; 9
   204fc:	98 f1       	brcs	.+102    	; 0x20564 <task_main_aprs+0x2ac>
				((l_aprs_alert_last + C_APRS_ALERT_GYRO_HOLDOFF_SEC) <= l_now_sec)) {
   204fe:	29 89       	ldd	r18, Y+17	; 0x11
   20500:	3a 89       	ldd	r19, Y+18	; 0x12
   20502:	4b 89       	ldd	r20, Y+19	; 0x13
   20504:	5c 89       	ldd	r21, Y+20	; 0x14
   20506:	6d 89       	ldd	r22, Y+21	; 0x15
   20508:	7e 89       	ldd	r23, Y+22	; 0x16
   2050a:	8f 89       	ldd	r24, Y+23	; 0x17
   2050c:	98 8d       	ldd	r25, Y+24	; 0x18
   2050e:	ac e3       	ldi	r26, 0x3C	; 60
   20510:	0f 94 c0 2e 	call	0x25d80	; 0x25d80 <__adddi3_s8>
   20514:	a2 2e       	mov	r10, r18
   20516:	b3 2e       	mov	r11, r19
   20518:	c4 2e       	mov	r12, r20
   2051a:	d5 2e       	mov	r13, r21
   2051c:	e6 2e       	mov	r14, r22
   2051e:	f7 2e       	mov	r15, r23
   20520:	08 2f       	mov	r16, r24
   20522:	19 2f       	mov	r17, r25
   20524:	8e 8d       	ldd	r24, Y+30	; 0x1e
   20526:	9f 8d       	ldd	r25, Y+31	; 0x1f
   20528:	a8 a1       	ldd	r26, Y+32	; 0x20
   2052a:	b9 a1       	ldd	r27, Y+33	; 0x21
   2052c:	1c 01       	movw	r2, r24
   2052e:	2d 01       	movw	r4, r26
   20530:	61 2c       	mov	r6, r1
   20532:	71 2c       	mov	r7, r1
   20534:	43 01       	movw	r8, r6
			} else if ((aprs_pos_delta_m() > C_APRS_ALERT_POS_DELTA_M) &&
				((l_aprs_alert_last + C_APRS_ALERT_POS_HOLDOFF_SEC) <= l_now_sec)) {
				l_aprs_alert_reason		= APRS_ALERT_REASON__POSITION;
				aprs_pos_anchor();

			} else if ((aprs_gyro_total_dps_1000() > C_APRS_ALERT_GYRO_DPS_1000) &&
   20536:	2a 2d       	mov	r18, r10
   20538:	3b 2d       	mov	r19, r11
   2053a:	4c 2d       	mov	r20, r12
   2053c:	5d 2d       	mov	r21, r13
   2053e:	6e 2d       	mov	r22, r14
   20540:	7f 2d       	mov	r23, r15
   20542:	80 2f       	mov	r24, r16
   20544:	91 2f       	mov	r25, r17
   20546:	a2 2c       	mov	r10, r2
   20548:	b3 2c       	mov	r11, r3
   2054a:	c4 2c       	mov	r12, r4
   2054c:	d5 2c       	mov	r13, r5
   2054e:	e6 2c       	mov	r14, r6
   20550:	f7 2c       	mov	r15, r7
   20552:	08 2d       	mov	r16, r8
   20554:	19 2d       	mov	r17, r9
   20556:	0f 94 d5 2e 	call	0x25daa	; 0x25daa <__cmpdi2>
   2055a:	09 f0       	breq	.+2      	; 0x2055e <task_main_aprs+0x2a6>
   2055c:	18 f4       	brcc	.+6      	; 0x20564 <task_main_aprs+0x2ac>
				((l_aprs_alert_last + C_APRS_ALERT_GYRO_HOLDOFF_SEC) <= l_now_sec)) {
				l_aprs_alert_reason		= APRS_ALERT_REASON__GYRO;
   2055e:	83 e0       	ldi	r24, 0x03	; 3
   20560:	8a 8f       	std	Y+26, r24	; 0x1a
   20562:	6e c0       	rjmp	.+220    	; 0x20640 <task_main_aprs+0x388>

			} else if ((aprs_accel_xy_delta_g_1000() > C_APRS_ALERT_ACCEL_G_1000) &&
   20564:	0e 94 47 e8 	call	0x1d08e	; 0x1d08e <aprs_accel_xy_delta_g_1000>
   20568:	0b 97       	sbiw	r24, 0x0b	; 11
   2056a:	98 f1       	brcs	.+102    	; 0x205d2 <task_main_aprs+0x31a>
				((l_aprs_alert_last + C_APRS_ALERT_ACCEL_HOLDOFF_SEC) <= l_now_sec)) {
   2056c:	29 89       	ldd	r18, Y+17	; 0x11
   2056e:	3a 89       	ldd	r19, Y+18	; 0x12
   20570:	4b 89       	ldd	r20, Y+19	; 0x13
   20572:	5c 89       	ldd	r21, Y+20	; 0x14
   20574:	6d 89       	ldd	r22, Y+21	; 0x15
   20576:	7e 89       	ldd	r23, Y+22	; 0x16
   20578:	8f 89       	ldd	r24, Y+23	; 0x17
   2057a:	98 8d       	ldd	r25, Y+24	; 0x18
   2057c:	ae e3       	ldi	r26, 0x3E	; 62
   2057e:	0f 94 c0 2e 	call	0x25d80	; 0x25d80 <__adddi3_s8>
   20582:	a2 2e       	mov	r10, r18
   20584:	b3 2e       	mov	r11, r19
   20586:	c4 2e       	mov	r12, r20
   20588:	d5 2e       	mov	r13, r21
   2058a:	e6 2e       	mov	r14, r22
   2058c:	f7 2e       	mov	r15, r23
   2058e:	08 2f       	mov	r16, r24
   20590:	19 2f       	mov	r17, r25
   20592:	8e 8d       	ldd	r24, Y+30	; 0x1e
   20594:	9f 8d       	ldd	r25, Y+31	; 0x1f
   20596:	a8 a1       	ldd	r26, Y+32	; 0x20
   20598:	b9 a1       	ldd	r27, Y+33	; 0x21
   2059a:	1c 01       	movw	r2, r24
   2059c:	2d 01       	movw	r4, r26
   2059e:	61 2c       	mov	r6, r1
   205a0:	71 2c       	mov	r7, r1
   205a2:	43 01       	movw	r8, r6

			} else if ((aprs_gyro_total_dps_1000() > C_APRS_ALERT_GYRO_DPS_1000) &&
				((l_aprs_alert_last + C_APRS_ALERT_GYRO_HOLDOFF_SEC) <= l_now_sec)) {
				l_aprs_alert_reason		= APRS_ALERT_REASON__GYRO;

			} else if ((aprs_accel_xy_delta_g_1000() > C_APRS_ALERT_ACCEL_G_1000) &&
   205a4:	2a 2d       	mov	r18, r10
   205a6:	3b 2d       	mov	r19, r11
   205a8:	4c 2d       	mov	r20, r12
   205aa:	5d 2d       	mov	r21, r13
   205ac:	6e 2d       	mov	r22, r14
   205ae:	7f 2d       	mov	r23, r15
   205b0:	80 2f       	mov	r24, r16
   205b2:	91 2f       	mov	r25, r17
   205b4:	a2 2c       	mov	r10, r2
   205b6:	b3 2c       	mov	r11, r3
   205b8:	c4 2c       	mov	r12, r4
   205ba:	d5 2c       	mov	r13, r5
   205bc:	e6 2c       	mov	r14, r6
   205be:	f7 2c       	mov	r15, r7
   205c0:	08 2d       	mov	r16, r8
   205c2:	19 2d       	mov	r17, r9
   205c4:	0f 94 d5 2e 	call	0x25daa	; 0x25daa <__cmpdi2>
   205c8:	09 f0       	breq	.+2      	; 0x205cc <task_main_aprs+0x314>
   205ca:	18 f4       	brcc	.+6      	; 0x205d2 <task_main_aprs+0x31a>
				((l_aprs_alert_last + C_APRS_ALERT_ACCEL_HOLDOFF_SEC) <= l_now_sec)) {
				l_aprs_alert_reason		= APRS_ALERT_REASON__ACCEL;
   205cc:	84 e0       	ldi	r24, 0x04	; 4
   205ce:	8a 8f       	std	Y+26, r24	; 0x1a
   205d0:	37 c0       	rjmp	.+110    	; 0x20640 <task_main_aprs+0x388>

			} else if ((aprs_mag_delta_nT() > C_APRS_ALERT_MAG_DELTA_NT) &&
   205d2:	0e 94 60 e9 	call	0x1d2c0	; 0x1d2c0 <aprs_mag_delta_nT>
   205d6:	85 36       	cpi	r24, 0x65	; 101
   205d8:	99 41       	sbci	r25, 0x19	; 25
   205da:	90 f1       	brcs	.+100    	; 0x20640 <task_main_aprs+0x388>
				((l_aprs_alert_last + C_APRS_ALERT_MAG_HOLDOFF_SEC) <= l_now_sec)) {
   205dc:	29 89       	ldd	r18, Y+17	; 0x11
   205de:	3a 89       	ldd	r19, Y+18	; 0x12
   205e0:	4b 89       	ldd	r20, Y+19	; 0x13
   205e2:	5c 89       	ldd	r21, Y+20	; 0x14
   205e4:	6d 89       	ldd	r22, Y+21	; 0x15
   205e6:	7e 89       	ldd	r23, Y+22	; 0x16
   205e8:	8f 89       	ldd	r24, Y+23	; 0x17
   205ea:	98 8d       	ldd	r25, Y+24	; 0x18
   205ec:	ad e3       	ldi	r26, 0x3D	; 61
   205ee:	0f 94 c0 2e 	call	0x25d80	; 0x25d80 <__adddi3_s8>
   205f2:	a2 2e       	mov	r10, r18
   205f4:	b3 2e       	mov	r11, r19
   205f6:	c4 2e       	mov	r12, r20
   205f8:	d5 2e       	mov	r13, r21
   205fa:	e6 2e       	mov	r14, r22
   205fc:	f7 2e       	mov	r15, r23
   205fe:	08 2f       	mov	r16, r24
   20600:	19 2f       	mov	r17, r25
   20602:	8e 8d       	ldd	r24, Y+30	; 0x1e
   20604:	9f 8d       	ldd	r25, Y+31	; 0x1f
   20606:	a8 a1       	ldd	r26, Y+32	; 0x20
   20608:	b9 a1       	ldd	r27, Y+33	; 0x21
   2060a:	1c 01       	movw	r2, r24
   2060c:	2d 01       	movw	r4, r26
   2060e:	61 2c       	mov	r6, r1
   20610:	71 2c       	mov	r7, r1
   20612:	43 01       	movw	r8, r6

			} else if ((aprs_accel_xy_delta_g_1000() > C_APRS_ALERT_ACCEL_G_1000) &&
				((l_aprs_alert_last + C_APRS_ALERT_ACCEL_HOLDOFF_SEC) <= l_now_sec)) {
				l_aprs_alert_reason		= APRS_ALERT_REASON__ACCEL;

			} else if ((aprs_mag_delta_nT() > C_APRS_ALERT_MAG_DELTA_NT) &&
   20614:	2a 2d       	mov	r18, r10
   20616:	3b 2d       	mov	r19, r11
   20618:	4c 2d       	mov	r20, r12
   2061a:	5d 2d       	mov	r21, r13
   2061c:	6e 2d       	mov	r22, r14
   2061e:	7f 2d       	mov	r23, r15
   20620:	80 2f       	mov	r24, r16
   20622:	91 2f       	mov	r25, r17
   20624:	a2 2c       	mov	r10, r2
   20626:	b3 2c       	mov	r11, r3
   20628:	c4 2c       	mov	r12, r4
   2062a:	d5 2c       	mov	r13, r5
   2062c:	e6 2c       	mov	r14, r6
   2062e:	f7 2c       	mov	r15, r7
   20630:	08 2d       	mov	r16, r8
   20632:	19 2d       	mov	r17, r9
   20634:	0f 94 d5 2e 	call	0x25daa	; 0x25daa <__cmpdi2>
   20638:	09 f0       	breq	.+2      	; 0x2063c <task_main_aprs+0x384>
   2063a:	10 f4       	brcc	.+4      	; 0x20640 <task_main_aprs+0x388>
				((l_aprs_alert_last + C_APRS_ALERT_MAG_HOLDOFF_SEC) <= l_now_sec)) {
				l_aprs_alert_reason		= APRS_ALERT_REASON__MAGNET;
   2063c:	85 e0       	ldi	r24, 0x05	; 5
   2063e:	8a 8f       	std	Y+26, r24	; 0x1a
			}

			if (l_aprs_alert_reason != APRS_ALERT_REASON__NONE) {
   20640:	8a 8d       	ldd	r24, Y+26	; 0x1a
   20642:	88 23       	and	r24, r24
   20644:	09 f4       	brne	.+2      	; 0x20648 <task_main_aprs+0x390>
   20646:	91 c0       	rjmp	.+290    	; 0x2076a <task_main_aprs+0x4b2>
				l_aprs_alert_fsm_state	= APRS_ALERT_FSM_STATE__DO_N1;
   20648:	81 e0       	ldi	r24, 0x01	; 1
   2064a:	89 8f       	std	Y+25, r24	; 0x19
				l_aprs_alert_last		= l_now_sec;
   2064c:	8e 8d       	ldd	r24, Y+30	; 0x1e
   2064e:	9f 8d       	ldd	r25, Y+31	; 0x1f
   20650:	a8 a1       	ldd	r26, Y+32	; 0x20
   20652:	b9 a1       	ldd	r27, Y+33	; 0x21
   20654:	9c 01       	movw	r18, r24
   20656:	ad 01       	movw	r20, r26
   20658:	60 e0       	ldi	r22, 0x00	; 0
   2065a:	70 e0       	ldi	r23, 0x00	; 0
   2065c:	cb 01       	movw	r24, r22
   2065e:	29 8b       	std	Y+17, r18	; 0x11
   20660:	3a 8b       	std	Y+18, r19	; 0x12
   20662:	4b 8b       	std	Y+19, r20	; 0x13
   20664:	5c 8b       	std	Y+20, r21	; 0x14
   20666:	6d 8b       	std	Y+21, r22	; 0x15
   20668:	7e 8b       	std	Y+22, r23	; 0x16
   2066a:	8f 8b       	std	Y+23, r24	; 0x17
   2066c:	98 8f       	std	Y+24, r25	; 0x18

				/* Make snapshot of alert environment */
				{
					flags = cpu_irq_save();
   2066e:	0e 94 eb c7 	call	0x18fd6	; 0x18fd6 <cpu_irq_save>
   20672:	8a a3       	std	Y+34, r24	; 0x22

					/* Gyroscope */
					g_aprs_alert_1_gyro_x_mdps	= g_twi1_gyro_1_gyro_x_mdps;
   20674:	80 91 88 29 	lds	r24, 0x2988	; 0x802988 <g_twi1_gyro_1_gyro_x_mdps>
   20678:	90 91 89 29 	lds	r25, 0x2989	; 0x802989 <g_twi1_gyro_1_gyro_x_mdps+0x1>
   2067c:	a0 91 8a 29 	lds	r26, 0x298A	; 0x80298a <g_twi1_gyro_1_gyro_x_mdps+0x2>
   20680:	b0 91 8b 29 	lds	r27, 0x298B	; 0x80298b <g_twi1_gyro_1_gyro_x_mdps+0x3>
   20684:	80 93 dc 26 	sts	0x26DC, r24	; 0x8026dc <g_aprs_alert_1_gyro_x_mdps>
   20688:	90 93 dd 26 	sts	0x26DD, r25	; 0x8026dd <g_aprs_alert_1_gyro_x_mdps+0x1>
   2068c:	a0 93 de 26 	sts	0x26DE, r26	; 0x8026de <g_aprs_alert_1_gyro_x_mdps+0x2>
   20690:	b0 93 df 26 	sts	0x26DF, r27	; 0x8026df <g_aprs_alert_1_gyro_x_mdps+0x3>
					g_aprs_alert_1_gyro_y_mdps	= g_twi1_gyro_1_gyro_y_mdps;
   20694:	80 91 8c 29 	lds	r24, 0x298C	; 0x80298c <g_twi1_gyro_1_gyro_y_mdps>
   20698:	90 91 8d 29 	lds	r25, 0x298D	; 0x80298d <g_twi1_gyro_1_gyro_y_mdps+0x1>
   2069c:	a0 91 8e 29 	lds	r26, 0x298E	; 0x80298e <g_twi1_gyro_1_gyro_y_mdps+0x2>
   206a0:	b0 91 8f 29 	lds	r27, 0x298F	; 0x80298f <g_twi1_gyro_1_gyro_y_mdps+0x3>
   206a4:	80 93 e0 26 	sts	0x26E0, r24	; 0x8026e0 <g_aprs_alert_1_gyro_y_mdps>
   206a8:	90 93 e1 26 	sts	0x26E1, r25	; 0x8026e1 <g_aprs_alert_1_gyro_y_mdps+0x1>
   206ac:	a0 93 e2 26 	sts	0x26E2, r26	; 0x8026e2 <g_aprs_alert_1_gyro_y_mdps+0x2>
   206b0:	b0 93 e3 26 	sts	0x26E3, r27	; 0x8026e3 <g_aprs_alert_1_gyro_y_mdps+0x3>
					g_aprs_alert_1_gyro_z_mdps	= g_twi1_gyro_1_gyro_z_mdps;
   206b4:	80 91 90 29 	lds	r24, 0x2990	; 0x802990 <g_twi1_gyro_1_gyro_z_mdps>
   206b8:	90 91 91 29 	lds	r25, 0x2991	; 0x802991 <g_twi1_gyro_1_gyro_z_mdps+0x1>
   206bc:	a0 91 92 29 	lds	r26, 0x2992	; 0x802992 <g_twi1_gyro_1_gyro_z_mdps+0x2>
   206c0:	b0 91 93 29 	lds	r27, 0x2993	; 0x802993 <g_twi1_gyro_1_gyro_z_mdps+0x3>
   206c4:	80 93 e4 26 	sts	0x26E4, r24	; 0x8026e4 <g_aprs_alert_1_gyro_z_mdps>
   206c8:	90 93 e5 26 	sts	0x26E5, r25	; 0x8026e5 <g_aprs_alert_1_gyro_z_mdps+0x1>
   206cc:	a0 93 e6 26 	sts	0x26E6, r26	; 0x8026e6 <g_aprs_alert_1_gyro_z_mdps+0x2>
   206d0:	b0 93 e7 26 	sts	0x26E7, r27	; 0x8026e7 <g_aprs_alert_1_gyro_z_mdps+0x3>

					/* Acceleration */
					g_aprs_alert_1_accel_x_mg	= g_twi1_gyro_1_accel_x_mg;
   206d4:	80 91 76 29 	lds	r24, 0x2976	; 0x802976 <g_twi1_gyro_1_accel_x_mg>
   206d8:	90 91 77 29 	lds	r25, 0x2977	; 0x802977 <g_twi1_gyro_1_accel_x_mg+0x1>
   206dc:	80 93 e8 26 	sts	0x26E8, r24	; 0x8026e8 <g_aprs_alert_1_accel_x_mg>
   206e0:	90 93 e9 26 	sts	0x26E9, r25	; 0x8026e9 <g_aprs_alert_1_accel_x_mg+0x1>
					g_aprs_alert_1_accel_y_mg	= g_twi1_gyro_1_accel_y_mg;
   206e4:	80 91 78 29 	lds	r24, 0x2978	; 0x802978 <g_twi1_gyro_1_accel_y_mg>
   206e8:	90 91 79 29 	lds	r25, 0x2979	; 0x802979 <g_twi1_gyro_1_accel_y_mg+0x1>
   206ec:	80 93 ea 26 	sts	0x26EA, r24	; 0x8026ea <g_aprs_alert_1_accel_y_mg>
   206f0:	90 93 eb 26 	sts	0x26EB, r25	; 0x8026eb <g_aprs_alert_1_accel_y_mg+0x1>
					g_aprs_alert_1_accel_z_mg	= g_twi1_gyro_1_accel_z_mg;
   206f4:	80 91 7a 29 	lds	r24, 0x297A	; 0x80297a <g_twi1_gyro_1_accel_z_mg>
   206f8:	90 91 7b 29 	lds	r25, 0x297B	; 0x80297b <g_twi1_gyro_1_accel_z_mg+0x1>
   206fc:	80 93 ec 26 	sts	0x26EC, r24	; 0x8026ec <g_aprs_alert_1_accel_z_mg>
   20700:	90 93 ed 26 	sts	0x26ED, r25	; 0x8026ed <g_aprs_alert_1_accel_z_mg+0x1>

					/* Magnetics */
					g_aprs_alert_2_mag_x_nT		= g_twi1_gyro_2_mag_x_nT;
   20704:	80 91 ac 29 	lds	r24, 0x29AC	; 0x8029ac <g_twi1_gyro_2_mag_x_nT>
   20708:	90 91 ad 29 	lds	r25, 0x29AD	; 0x8029ad <g_twi1_gyro_2_mag_x_nT+0x1>
   2070c:	a0 91 ae 29 	lds	r26, 0x29AE	; 0x8029ae <g_twi1_gyro_2_mag_x_nT+0x2>
   20710:	b0 91 af 29 	lds	r27, 0x29AF	; 0x8029af <g_twi1_gyro_2_mag_x_nT+0x3>
   20714:	80 93 ee 26 	sts	0x26EE, r24	; 0x8026ee <g_aprs_alert_2_mag_x_nT>
   20718:	90 93 ef 26 	sts	0x26EF, r25	; 0x8026ef <g_aprs_alert_2_mag_x_nT+0x1>
   2071c:	a0 93 f0 26 	sts	0x26F0, r26	; 0x8026f0 <g_aprs_alert_2_mag_x_nT+0x2>
   20720:	b0 93 f1 26 	sts	0x26F1, r27	; 0x8026f1 <g_aprs_alert_2_mag_x_nT+0x3>
					g_aprs_alert_2_mag_y_nT		= g_twi1_gyro_2_mag_y_nT;
   20724:	80 91 b0 29 	lds	r24, 0x29B0	; 0x8029b0 <g_twi1_gyro_2_mag_y_nT>
   20728:	90 91 b1 29 	lds	r25, 0x29B1	; 0x8029b1 <g_twi1_gyro_2_mag_y_nT+0x1>
   2072c:	a0 91 b2 29 	lds	r26, 0x29B2	; 0x8029b2 <g_twi1_gyro_2_mag_y_nT+0x2>
   20730:	b0 91 b3 29 	lds	r27, 0x29B3	; 0x8029b3 <g_twi1_gyro_2_mag_y_nT+0x3>
   20734:	80 93 f2 26 	sts	0x26F2, r24	; 0x8026f2 <g_aprs_alert_2_mag_y_nT>
   20738:	90 93 f3 26 	sts	0x26F3, r25	; 0x8026f3 <g_aprs_alert_2_mag_y_nT+0x1>
   2073c:	a0 93 f4 26 	sts	0x26F4, r26	; 0x8026f4 <g_aprs_alert_2_mag_y_nT+0x2>
   20740:	b0 93 f5 26 	sts	0x26F5, r27	; 0x8026f5 <g_aprs_alert_2_mag_y_nT+0x3>
					g_aprs_alert_2_mag_z_nT		= g_twi1_gyro_2_mag_z_nT;
   20744:	80 91 b4 29 	lds	r24, 0x29B4	; 0x8029b4 <g_twi1_gyro_2_mag_z_nT>
   20748:	90 91 b5 29 	lds	r25, 0x29B5	; 0x8029b5 <g_twi1_gyro_2_mag_z_nT+0x1>
   2074c:	a0 91 b6 29 	lds	r26, 0x29B6	; 0x8029b6 <g_twi1_gyro_2_mag_z_nT+0x2>
   20750:	b0 91 b7 29 	lds	r27, 0x29B7	; 0x8029b7 <g_twi1_gyro_2_mag_z_nT+0x3>
   20754:	80 93 f6 26 	sts	0x26F6, r24	; 0x8026f6 <g_aprs_alert_2_mag_z_nT>
   20758:	90 93 f7 26 	sts	0x26F7, r25	; 0x8026f7 <g_aprs_alert_2_mag_z_nT+0x1>
   2075c:	a0 93 f8 26 	sts	0x26F8, r26	; 0x8026f8 <g_aprs_alert_2_mag_z_nT+0x2>
   20760:	b0 93 f9 26 	sts	0x26F9, r27	; 0x8026f9 <g_aprs_alert_2_mag_z_nT+0x3>

					cpu_irq_restore(flags);
   20764:	8a a1       	ldd	r24, Y+34	; 0x22
   20766:	0e 94 fb c7 	call	0x18ff6	; 0x18ff6 <cpu_irq_restore>
				}
			}
		}

		/* Preparations for message strings */
		if (l_aprs_alert_fsm_state != APRS_ALERT_FSM_STATE__NOOP) {
   2076a:	89 8d       	ldd	r24, Y+25	; 0x19
   2076c:	88 23       	and	r24, r24
   2076e:	09 f4       	brne	.+2      	; 0x20772 <task_main_aprs+0x4ba>
   20770:	7c c1       	rjmp	.+760    	; 0x20a6a <task_main_aprs+0x7b2>
			/* Get copy from global variables */
			{
				flags = cpu_irq_save();
   20772:	0e 94 eb c7 	call	0x18fd6	; 0x18fd6 <cpu_irq_save>
   20776:	8a a3       	std	Y+34, r24	; 0x22
				l_gns_lat			= g_gns_lat;
   20778:	80 91 84 26 	lds	r24, 0x2684	; 0x802684 <g_gns_lat>
   2077c:	90 91 85 26 	lds	r25, 0x2685	; 0x802685 <g_gns_lat+0x1>
   20780:	a0 91 86 26 	lds	r26, 0x2686	; 0x802686 <g_gns_lat+0x2>
   20784:	b0 91 87 26 	lds	r27, 0x2687	; 0x802687 <g_gns_lat+0x3>
   20788:	8f a3       	std	Y+39, r24	; 0x27
   2078a:	98 a7       	std	Y+40, r25	; 0x28
   2078c:	a9 a7       	std	Y+41, r26	; 0x29
   2078e:	ba a7       	std	Y+42, r27	; 0x2a
				l_gns_lon			= g_gns_lon;
   20790:	80 91 88 26 	lds	r24, 0x2688	; 0x802688 <g_gns_lon>
   20794:	90 91 89 26 	lds	r25, 0x2689	; 0x802689 <g_gns_lon+0x1>
   20798:	a0 91 8a 26 	lds	r26, 0x268A	; 0x80268a <g_gns_lon+0x2>
   2079c:	b0 91 8b 26 	lds	r27, 0x268B	; 0x80268b <g_gns_lon+0x3>
   207a0:	8b a7       	std	Y+43, r24	; 0x2b
   207a2:	9c a7       	std	Y+44, r25	; 0x2c
   207a4:	ad a7       	std	Y+45, r26	; 0x2d
   207a6:	be a7       	std	Y+46, r27	; 0x2e
				l_gns_course_deg	= g_gns_course_deg;
   207a8:	80 91 94 26 	lds	r24, 0x2694	; 0x802694 <g_gns_course_deg>
   207ac:	90 91 95 26 	lds	r25, 0x2695	; 0x802695 <g_gns_course_deg+0x1>
   207b0:	a0 91 96 26 	lds	r26, 0x2696	; 0x802696 <g_gns_course_deg+0x2>
   207b4:	b0 91 97 26 	lds	r27, 0x2697	; 0x802697 <g_gns_course_deg+0x3>
   207b8:	8f a7       	std	Y+47, r24	; 0x2f
   207ba:	98 ab       	std	Y+48, r25	; 0x30
   207bc:	a9 ab       	std	Y+49, r26	; 0x31
   207be:	ba ab       	std	Y+50, r27	; 0x32
				l_gns_speed_kmPh	= g_gns_speed_kmPh;
   207c0:	80 91 90 26 	lds	r24, 0x2690	; 0x802690 <g_gns_speed_kmPh>
   207c4:	90 91 91 26 	lds	r25, 0x2691	; 0x802691 <g_gns_speed_kmPh+0x1>
   207c8:	a0 91 92 26 	lds	r26, 0x2692	; 0x802692 <g_gns_speed_kmPh+0x2>
   207cc:	b0 91 93 26 	lds	r27, 0x2693	; 0x802693 <g_gns_speed_kmPh+0x3>
   207d0:	8b ab       	std	Y+51, r24	; 0x33
   207d2:	9c ab       	std	Y+52, r25	; 0x34
   207d4:	ad ab       	std	Y+53, r26	; 0x35
   207d6:	be ab       	std	Y+54, r27	; 0x36
				cpu_irq_restore(flags);
   207d8:	8a a1       	ldd	r24, Y+34	; 0x22
   207da:	0e 94 fb c7 	call	0x18ff6	; 0x18ff6 <cpu_irq_restore>
			}

			/* Calculations */
			{
				l_lat_deg			= (uint8_t) (l_gns_lat >= 0.f ?  l_gns_lat : -l_gns_lat);
   207de:	20 e0       	ldi	r18, 0x00	; 0
   207e0:	30 e0       	ldi	r19, 0x00	; 0
   207e2:	a9 01       	movw	r20, r18
   207e4:	6f a1       	ldd	r22, Y+39	; 0x27
   207e6:	78 a5       	ldd	r23, Y+40	; 0x28
   207e8:	89 a5       	ldd	r24, Y+41	; 0x29
   207ea:	9a a5       	ldd	r25, Y+42	; 0x2a
   207ec:	0f 94 20 27 	call	0x24e40	; 0x24e40 <__gesf2>
   207f0:	88 23       	and	r24, r24
   207f2:	4c f0       	brlt	.+18     	; 0x20806 <task_main_aprs+0x54e>
   207f4:	6f a1       	ldd	r22, Y+39	; 0x27
   207f6:	78 a5       	ldd	r23, Y+40	; 0x28
   207f8:	89 a5       	ldd	r24, Y+41	; 0x29
   207fa:	9a a5       	ldd	r25, Y+42	; 0x2a
   207fc:	0f 94 bb 25 	call	0x24b76	; 0x24b76 <__fixunssfsi>
   20800:	dc 01       	movw	r26, r24
   20802:	cb 01       	movw	r24, r22
   20804:	0b c0       	rjmp	.+22     	; 0x2081c <task_main_aprs+0x564>
   20806:	8f a1       	ldd	r24, Y+39	; 0x27
   20808:	98 a5       	ldd	r25, Y+40	; 0x28
   2080a:	a9 a5       	ldd	r26, Y+41	; 0x29
   2080c:	ba a5       	ldd	r27, Y+42	; 0x2a
   2080e:	b0 58       	subi	r27, 0x80	; 128
   20810:	bc 01       	movw	r22, r24
   20812:	cd 01       	movw	r24, r26
   20814:	0f 94 bb 25 	call	0x24b76	; 0x24b76 <__fixunssfsi>
   20818:	dc 01       	movw	r26, r24
   2081a:	cb 01       	movw	r24, r22
   2081c:	89 83       	std	Y+1, r24	; 0x01
				l_lat_minutes		= ((l_gns_lat >= 0.f ?  l_gns_lat : -l_gns_lat) - l_lat_deg) * 60.f + 0.005f;
   2081e:	20 e0       	ldi	r18, 0x00	; 0
   20820:	30 e0       	ldi	r19, 0x00	; 0
   20822:	a9 01       	movw	r20, r18
   20824:	6f a1       	ldd	r22, Y+39	; 0x27
   20826:	78 a5       	ldd	r23, Y+40	; 0x28
   20828:	89 a5       	ldd	r24, Y+41	; 0x29
   2082a:	9a a5       	ldd	r25, Y+42	; 0x2a
   2082c:	0f 94 20 27 	call	0x24e40	; 0x24e40 <__gesf2>
   20830:	88 23       	and	r24, r24
   20832:	2c f0       	brlt	.+10     	; 0x2083e <task_main_aprs+0x586>
   20834:	cf a0       	ldd	r12, Y+39	; 0x27
   20836:	d8 a4       	ldd	r13, Y+40	; 0x28
   20838:	e9 a4       	ldd	r14, Y+41	; 0x29
   2083a:	fa a4       	ldd	r15, Y+42	; 0x2a
   2083c:	0a c0       	rjmp	.+20     	; 0x20852 <task_main_aprs+0x59a>
   2083e:	8f a1       	ldd	r24, Y+39	; 0x27
   20840:	98 a5       	ldd	r25, Y+40	; 0x28
   20842:	a9 a5       	ldd	r26, Y+41	; 0x29
   20844:	ba a5       	ldd	r27, Y+42	; 0x2a
   20846:	6c 01       	movw	r12, r24
   20848:	7d 01       	movw	r14, r26
   2084a:	f7 fa       	bst	r15, 7
   2084c:	f0 94       	com	r15
   2084e:	f7 f8       	bld	r15, 7
   20850:	f0 94       	com	r15
   20852:	89 81       	ldd	r24, Y+1	; 0x01
   20854:	88 2f       	mov	r24, r24
   20856:	90 e0       	ldi	r25, 0x00	; 0
   20858:	09 2e       	mov	r0, r25
   2085a:	00 0c       	add	r0, r0
   2085c:	aa 0b       	sbc	r26, r26
   2085e:	bb 0b       	sbc	r27, r27
   20860:	bc 01       	movw	r22, r24
   20862:	cd 01       	movw	r24, r26
   20864:	0f 94 e9 25 	call	0x24bd2	; 0x24bd2 <__floatsisf>
   20868:	dc 01       	movw	r26, r24
   2086a:	cb 01       	movw	r24, r22
   2086c:	9c 01       	movw	r18, r24
   2086e:	ad 01       	movw	r20, r26
   20870:	c7 01       	movw	r24, r14
   20872:	b6 01       	movw	r22, r12
   20874:	0f 94 a8 24 	call	0x24950	; 0x24950 <__subsf3>
   20878:	dc 01       	movw	r26, r24
   2087a:	cb 01       	movw	r24, r22
   2087c:	20 e0       	ldi	r18, 0x00	; 0
   2087e:	30 e0       	ldi	r19, 0x00	; 0
   20880:	40 e7       	ldi	r20, 0x70	; 112
   20882:	52 e4       	ldi	r21, 0x42	; 66
   20884:	bc 01       	movw	r22, r24
   20886:	cd 01       	movw	r24, r26
   20888:	0f 94 69 27 	call	0x24ed2	; 0x24ed2 <__mulsf3>
   2088c:	dc 01       	movw	r26, r24
   2088e:	cb 01       	movw	r24, r22
   20890:	2a e0       	ldi	r18, 0x0A	; 10
   20892:	37 ed       	ldi	r19, 0xD7	; 215
   20894:	43 ea       	ldi	r20, 0xA3	; 163
   20896:	5b e3       	ldi	r21, 0x3B	; 59
   20898:	bc 01       	movw	r22, r24
   2089a:	cd 01       	movw	r24, r26
   2089c:	0f 94 a9 24 	call	0x24952	; 0x24952 <__addsf3>
   208a0:	dc 01       	movw	r26, r24
   208a2:	cb 01       	movw	r24, r22
   208a4:	8a 83       	std	Y+2, r24	; 0x02
   208a6:	9b 83       	std	Y+3, r25	; 0x03
   208a8:	ac 83       	std	Y+4, r26	; 0x04
   208aa:	bd 83       	std	Y+5, r27	; 0x05
				l_lat_hemisphere	= l_gns_lat >= 0.f ?  'N' : 'S';
   208ac:	20 e0       	ldi	r18, 0x00	; 0
   208ae:	30 e0       	ldi	r19, 0x00	; 0
   208b0:	a9 01       	movw	r20, r18
   208b2:	6f a1       	ldd	r22, Y+39	; 0x27
   208b4:	78 a5       	ldd	r23, Y+40	; 0x28
   208b6:	89 a5       	ldd	r24, Y+41	; 0x29
   208b8:	9a a5       	ldd	r25, Y+42	; 0x2a
   208ba:	0f 94 20 27 	call	0x24e40	; 0x24e40 <__gesf2>
   208be:	88 23       	and	r24, r24
   208c0:	14 f0       	brlt	.+4      	; 0x208c6 <task_main_aprs+0x60e>
   208c2:	8e e4       	ldi	r24, 0x4E	; 78
   208c4:	01 c0       	rjmp	.+2      	; 0x208c8 <task_main_aprs+0x610>
   208c6:	83 e5       	ldi	r24, 0x53	; 83
   208c8:	8e 83       	std	Y+6, r24	; 0x06
				l_lon_deg			= (uint8_t) (l_gns_lon >= 0.f ?  l_gns_lon : -l_gns_lon);
   208ca:	20 e0       	ldi	r18, 0x00	; 0
   208cc:	30 e0       	ldi	r19, 0x00	; 0
   208ce:	a9 01       	movw	r20, r18
   208d0:	6b a5       	ldd	r22, Y+43	; 0x2b
   208d2:	7c a5       	ldd	r23, Y+44	; 0x2c
   208d4:	8d a5       	ldd	r24, Y+45	; 0x2d
   208d6:	9e a5       	ldd	r25, Y+46	; 0x2e
   208d8:	0f 94 20 27 	call	0x24e40	; 0x24e40 <__gesf2>
   208dc:	88 23       	and	r24, r24
   208de:	4c f0       	brlt	.+18     	; 0x208f2 <task_main_aprs+0x63a>
   208e0:	6b a5       	ldd	r22, Y+43	; 0x2b
   208e2:	7c a5       	ldd	r23, Y+44	; 0x2c
   208e4:	8d a5       	ldd	r24, Y+45	; 0x2d
   208e6:	9e a5       	ldd	r25, Y+46	; 0x2e
   208e8:	0f 94 bb 25 	call	0x24b76	; 0x24b76 <__fixunssfsi>
   208ec:	dc 01       	movw	r26, r24
   208ee:	cb 01       	movw	r24, r22
   208f0:	0b c0       	rjmp	.+22     	; 0x20908 <task_main_aprs+0x650>
   208f2:	8b a5       	ldd	r24, Y+43	; 0x2b
   208f4:	9c a5       	ldd	r25, Y+44	; 0x2c
   208f6:	ad a5       	ldd	r26, Y+45	; 0x2d
   208f8:	be a5       	ldd	r27, Y+46	; 0x2e
   208fa:	b0 58       	subi	r27, 0x80	; 128
   208fc:	bc 01       	movw	r22, r24
   208fe:	cd 01       	movw	r24, r26
   20900:	0f 94 bb 25 	call	0x24b76	; 0x24b76 <__fixunssfsi>
   20904:	dc 01       	movw	r26, r24
   20906:	cb 01       	movw	r24, r22
   20908:	8f 83       	std	Y+7, r24	; 0x07
				l_lon_minutes		= ((l_gns_lon >= 0.f ?  l_gns_lon : -l_gns_lon) - l_lon_deg) * 60.f + 0.005f;
   2090a:	20 e0       	ldi	r18, 0x00	; 0
   2090c:	30 e0       	ldi	r19, 0x00	; 0
   2090e:	a9 01       	movw	r20, r18
   20910:	6b a5       	ldd	r22, Y+43	; 0x2b
   20912:	7c a5       	ldd	r23, Y+44	; 0x2c
   20914:	8d a5       	ldd	r24, Y+45	; 0x2d
   20916:	9e a5       	ldd	r25, Y+46	; 0x2e
   20918:	0f 94 20 27 	call	0x24e40	; 0x24e40 <__gesf2>
   2091c:	88 23       	and	r24, r24
   2091e:	2c f0       	brlt	.+10     	; 0x2092a <task_main_aprs+0x672>
   20920:	cb a4       	ldd	r12, Y+43	; 0x2b
   20922:	dc a4       	ldd	r13, Y+44	; 0x2c
   20924:	ed a4       	ldd	r14, Y+45	; 0x2d
   20926:	fe a4       	ldd	r15, Y+46	; 0x2e
   20928:	0a c0       	rjmp	.+20     	; 0x2093e <task_main_aprs+0x686>
   2092a:	8b a5       	ldd	r24, Y+43	; 0x2b
   2092c:	9c a5       	ldd	r25, Y+44	; 0x2c
   2092e:	ad a5       	ldd	r26, Y+45	; 0x2d
   20930:	be a5       	ldd	r27, Y+46	; 0x2e
   20932:	6c 01       	movw	r12, r24
   20934:	7d 01       	movw	r14, r26
   20936:	f7 fa       	bst	r15, 7
   20938:	f0 94       	com	r15
   2093a:	f7 f8       	bld	r15, 7
   2093c:	f0 94       	com	r15
   2093e:	8f 81       	ldd	r24, Y+7	; 0x07
   20940:	88 2f       	mov	r24, r24
   20942:	90 e0       	ldi	r25, 0x00	; 0
   20944:	09 2e       	mov	r0, r25
   20946:	00 0c       	add	r0, r0
   20948:	aa 0b       	sbc	r26, r26
   2094a:	bb 0b       	sbc	r27, r27
   2094c:	bc 01       	movw	r22, r24
   2094e:	cd 01       	movw	r24, r26
   20950:	0f 94 e9 25 	call	0x24bd2	; 0x24bd2 <__floatsisf>
   20954:	dc 01       	movw	r26, r24
   20956:	cb 01       	movw	r24, r22
   20958:	9c 01       	movw	r18, r24
   2095a:	ad 01       	movw	r20, r26
   2095c:	c7 01       	movw	r24, r14
   2095e:	b6 01       	movw	r22, r12
   20960:	0f 94 a8 24 	call	0x24950	; 0x24950 <__subsf3>
   20964:	dc 01       	movw	r26, r24
   20966:	cb 01       	movw	r24, r22
   20968:	20 e0       	ldi	r18, 0x00	; 0
   2096a:	30 e0       	ldi	r19, 0x00	; 0
   2096c:	40 e7       	ldi	r20, 0x70	; 112
   2096e:	52 e4       	ldi	r21, 0x42	; 66
   20970:	bc 01       	movw	r22, r24
   20972:	cd 01       	movw	r24, r26
   20974:	0f 94 69 27 	call	0x24ed2	; 0x24ed2 <__mulsf3>
   20978:	dc 01       	movw	r26, r24
   2097a:	cb 01       	movw	r24, r22
   2097c:	2a e0       	ldi	r18, 0x0A	; 10
   2097e:	37 ed       	ldi	r19, 0xD7	; 215
   20980:	43 ea       	ldi	r20, 0xA3	; 163
   20982:	5b e3       	ldi	r21, 0x3B	; 59
   20984:	bc 01       	movw	r22, r24
   20986:	cd 01       	movw	r24, r26
   20988:	0f 94 a9 24 	call	0x24952	; 0x24952 <__addsf3>
   2098c:	dc 01       	movw	r26, r24
   2098e:	cb 01       	movw	r24, r22
   20990:	88 87       	std	Y+8, r24	; 0x08
   20992:	99 87       	std	Y+9, r25	; 0x09
   20994:	aa 87       	std	Y+10, r26	; 0x0a
   20996:	bb 87       	std	Y+11, r27	; 0x0b
				l_lon_hemisphere	= l_gns_lon >= 0.f ?  'E' : 'W';
   20998:	20 e0       	ldi	r18, 0x00	; 0
   2099a:	30 e0       	ldi	r19, 0x00	; 0
   2099c:	a9 01       	movw	r20, r18
   2099e:	6b a5       	ldd	r22, Y+43	; 0x2b
   209a0:	7c a5       	ldd	r23, Y+44	; 0x2c
   209a2:	8d a5       	ldd	r24, Y+45	; 0x2d
   209a4:	9e a5       	ldd	r25, Y+46	; 0x2e
   209a6:	0f 94 20 27 	call	0x24e40	; 0x24e40 <__gesf2>
   209aa:	88 23       	and	r24, r24
   209ac:	14 f0       	brlt	.+4      	; 0x209b2 <task_main_aprs+0x6fa>
   209ae:	85 e4       	ldi	r24, 0x45	; 69
   209b0:	01 c0       	rjmp	.+2      	; 0x209b4 <task_main_aprs+0x6fc>
   209b2:	87 e5       	ldi	r24, 0x57	; 87
   209b4:	8c 87       	std	Y+12, r24	; 0x0c

				l_course_deg		= (uint16_t) (0.5f + l_gns_course_deg);
   209b6:	20 e0       	ldi	r18, 0x00	; 0
   209b8:	30 e0       	ldi	r19, 0x00	; 0
   209ba:	40 e0       	ldi	r20, 0x00	; 0
   209bc:	5f e3       	ldi	r21, 0x3F	; 63
   209be:	6f a5       	ldd	r22, Y+47	; 0x2f
   209c0:	78 a9       	ldd	r23, Y+48	; 0x30
   209c2:	89 a9       	ldd	r24, Y+49	; 0x31
   209c4:	9a a9       	ldd	r25, Y+50	; 0x32
   209c6:	0f 94 a9 24 	call	0x24952	; 0x24952 <__addsf3>
   209ca:	dc 01       	movw	r26, r24
   209cc:	cb 01       	movw	r24, r22
   209ce:	bc 01       	movw	r22, r24
   209d0:	cd 01       	movw	r24, r26
   209d2:	0f 94 bb 25 	call	0x24b76	; 0x24b76 <__fixunssfsi>
   209d6:	dc 01       	movw	r26, r24
   209d8:	cb 01       	movw	r24, r22
   209da:	8d 87       	std	Y+13, r24	; 0x0d
   209dc:	9e 87       	std	Y+14, r25	; 0x0e
				l_course_deg		%= 360;
   209de:	4d 85       	ldd	r20, Y+13	; 0x0d
   209e0:	5e 85       	ldd	r21, Y+14	; 0x0e
   209e2:	9a 01       	movw	r18, r20
   209e4:	a3 e8       	ldi	r26, 0x83	; 131
   209e6:	bd e2       	ldi	r27, 0x2D	; 45
   209e8:	0f 94 4c 2d 	call	0x25a98	; 0x25a98 <__umulhisi3>
   209ec:	bc 01       	movw	r22, r24
   209ee:	00 24       	eor	r0, r0
   209f0:	66 0f       	add	r22, r22
   209f2:	77 1f       	adc	r23, r23
   209f4:	00 1c       	adc	r0, r0
   209f6:	66 0f       	add	r22, r22
   209f8:	77 1f       	adc	r23, r23
   209fa:	00 1c       	adc	r0, r0
   209fc:	67 2f       	mov	r22, r23
   209fe:	70 2d       	mov	r23, r0
   20a00:	28 e6       	ldi	r18, 0x68	; 104
   20a02:	31 e0       	ldi	r19, 0x01	; 1
   20a04:	62 9f       	mul	r22, r18
   20a06:	c0 01       	movw	r24, r0
   20a08:	63 9f       	mul	r22, r19
   20a0a:	90 0d       	add	r25, r0
   20a0c:	72 9f       	mul	r23, r18
   20a0e:	90 0d       	add	r25, r0
   20a10:	11 24       	eor	r1, r1
   20a12:	fa 01       	movw	r30, r20
   20a14:	e8 1b       	sub	r30, r24
   20a16:	f9 0b       	sbc	r31, r25
   20a18:	cf 01       	movw	r24, r30
   20a1a:	8d 87       	std	Y+13, r24	; 0x0d
   20a1c:	9e 87       	std	Y+14, r25	; 0x0e
				if (!l_course_deg) {
   20a1e:	8d 85       	ldd	r24, Y+13	; 0x0d
   20a20:	9e 85       	ldd	r25, Y+14	; 0x0e
   20a22:	89 2b       	or	r24, r25
   20a24:	21 f4       	brne	.+8      	; 0x20a2e <task_main_aprs+0x776>
					l_course_deg = 360;
   20a26:	88 e6       	ldi	r24, 0x68	; 104
   20a28:	91 e0       	ldi	r25, 0x01	; 1
   20a2a:	8d 87       	std	Y+13, r24	; 0x0d
   20a2c:	9e 87       	std	Y+14, r25	; 0x0e
				}

				l_speed_kn			= (uint16_t) (0.5f + l_gns_speed_kmPh / 1.852f);
   20a2e:	26 e5       	ldi	r18, 0x56	; 86
   20a30:	3e e0       	ldi	r19, 0x0E	; 14
   20a32:	4d ee       	ldi	r20, 0xED	; 237
   20a34:	5f e3       	ldi	r21, 0x3F	; 63
   20a36:	6b a9       	ldd	r22, Y+51	; 0x33
   20a38:	7c a9       	ldd	r23, Y+52	; 0x34
   20a3a:	8d a9       	ldd	r24, Y+53	; 0x35
   20a3c:	9e a9       	ldd	r25, Y+54	; 0x36
   20a3e:	0f 94 14 25 	call	0x24a28	; 0x24a28 <__divsf3>
   20a42:	dc 01       	movw	r26, r24
   20a44:	cb 01       	movw	r24, r22
   20a46:	20 e0       	ldi	r18, 0x00	; 0
   20a48:	30 e0       	ldi	r19, 0x00	; 0
   20a4a:	40 e0       	ldi	r20, 0x00	; 0
   20a4c:	5f e3       	ldi	r21, 0x3F	; 63
   20a4e:	bc 01       	movw	r22, r24
   20a50:	cd 01       	movw	r24, r26
   20a52:	0f 94 a9 24 	call	0x24952	; 0x24952 <__addsf3>
   20a56:	dc 01       	movw	r26, r24
   20a58:	cb 01       	movw	r24, r22
   20a5a:	bc 01       	movw	r22, r24
   20a5c:	cd 01       	movw	r24, r26
   20a5e:	0f 94 bb 25 	call	0x24b76	; 0x24b76 <__fixunssfsi>
   20a62:	dc 01       	movw	r26, r24
   20a64:	cb 01       	movw	r24, r22
   20a66:	8f 87       	std	Y+15, r24	; 0x0f
   20a68:	98 8b       	std	Y+16, r25	; 0x10
			}
		}

		char l_mark = ' ';
   20a6a:	80 e2       	ldi	r24, 0x20	; 32
   20a6c:	8d 8f       	std	Y+29, r24	; 0x1d

		/* Check for reporting interval */
		switch (l_aprs_alert_fsm_state) {
   20a6e:	89 8d       	ldd	r24, Y+25	; 0x19
   20a70:	88 2f       	mov	r24, r24
   20a72:	90 e0       	ldi	r25, 0x00	; 0
   20a74:	82 30       	cpi	r24, 0x02	; 2
   20a76:	91 05       	cpc	r25, r1
   20a78:	09 f4       	brne	.+2      	; 0x20a7c <task_main_aprs+0x7c4>
   20a7a:	ad c1       	rjmp	.+858    	; 0x20dd6 <task_main_aprs+0xb1e>
   20a7c:	83 30       	cpi	r24, 0x03	; 3
   20a7e:	91 05       	cpc	r25, r1
   20a80:	1c f4       	brge	.+6      	; 0x20a88 <task_main_aprs+0x7d0>
   20a82:	01 97       	sbiw	r24, 0x01	; 1
   20a84:	49 f0       	breq	.+18     	; 0x20a98 <task_main_aprs+0x7e0>
   20a86:	9a c6       	rjmp	.+3380   	; 0x217bc <task_main_aprs+0x1504>
   20a88:	83 30       	cpi	r24, 0x03	; 3
   20a8a:	91 05       	cpc	r25, r1
   20a8c:	09 f4       	brne	.+2      	; 0x20a90 <task_main_aprs+0x7d8>
   20a8e:	31 c3       	rjmp	.+1634   	; 0x210f2 <task_main_aprs+0xe3a>
   20a90:	04 97       	sbiw	r24, 0x04	; 4
   20a92:	09 f4       	brne	.+2      	; 0x20a96 <task_main_aprs+0x7de>
   20a94:	c2 c4       	rjmp	.+2436   	; 0x2141a <task_main_aprs+0x1162>
   20a96:	92 c6       	rjmp	.+3364   	; 0x217bc <task_main_aprs+0x1504>
			case APRS_ALERT_FSM_STATE__DO_N1:
			if (l_aprs_alert_last < l_now_sec) {
   20a98:	8e 8d       	ldd	r24, Y+30	; 0x1e
   20a9a:	9f 8d       	ldd	r25, Y+31	; 0x1f
   20a9c:	a8 a1       	ldd	r26, Y+32	; 0x20
   20a9e:	b9 a1       	ldd	r27, Y+33	; 0x21
   20aa0:	5c 01       	movw	r10, r24
   20aa2:	6d 01       	movw	r12, r26
   20aa4:	e1 2c       	mov	r14, r1
   20aa6:	f1 2c       	mov	r15, r1
   20aa8:	87 01       	movw	r16, r14
   20aaa:	29 88       	ldd	r2, Y+17	; 0x11
   20aac:	3a 88       	ldd	r3, Y+18	; 0x12
   20aae:	4b 88       	ldd	r4, Y+19	; 0x13
   20ab0:	5c 88       	ldd	r5, Y+20	; 0x14
   20ab2:	6d 88       	ldd	r6, Y+21	; 0x15
   20ab4:	7e 88       	ldd	r7, Y+22	; 0x16
   20ab6:	8f 88       	ldd	r8, Y+23	; 0x17
   20ab8:	98 8c       	ldd	r9, Y+24	; 0x18
   20aba:	2a 2d       	mov	r18, r10
   20abc:	3b 2d       	mov	r19, r11
   20abe:	4c 2d       	mov	r20, r12
   20ac0:	5d 2d       	mov	r21, r13
   20ac2:	6e 2d       	mov	r22, r14
   20ac4:	7f 2d       	mov	r23, r15
   20ac6:	80 2f       	mov	r24, r16
   20ac8:	91 2f       	mov	r25, r17
   20aca:	a2 2c       	mov	r10, r2
   20acc:	b3 2c       	mov	r11, r3
   20ace:	c4 2c       	mov	r12, r4
   20ad0:	d5 2c       	mov	r13, r5
   20ad2:	e6 2c       	mov	r14, r6
   20ad4:	f7 2c       	mov	r15, r7
   20ad6:	08 2d       	mov	r16, r8
   20ad8:	19 2d       	mov	r17, r9
   20ada:	0f 94 d5 2e 	call	0x25daa	; 0x25daa <__cmpdi2>
   20ade:	09 f0       	breq	.+2      	; 0x20ae2 <task_main_aprs+0x82a>
   20ae0:	08 f4       	brcc	.+2      	; 0x20ae4 <task_main_aprs+0x82c>
   20ae2:	6f c6       	rjmp	.+3294   	; 0x217c2 <task_main_aprs+0x150a>
				int32_t l_aprs_alert_1_gyro_x_mdps;
				int32_t l_aprs_alert_1_gyro_y_mdps;
				int32_t l_aprs_alert_1_gyro_z_mdps;

				flags = cpu_irq_save();
   20ae4:	0e 94 eb c7 	call	0x18fd6	; 0x18fd6 <cpu_irq_save>
   20ae8:	8a a3       	std	Y+34, r24	; 0x22
				l_aprs_alert_1_gyro_x_mdps = g_aprs_alert_1_gyro_x_mdps;
   20aea:	80 91 dc 26 	lds	r24, 0x26DC	; 0x8026dc <g_aprs_alert_1_gyro_x_mdps>
   20aee:	90 91 dd 26 	lds	r25, 0x26DD	; 0x8026dd <g_aprs_alert_1_gyro_x_mdps+0x1>
   20af2:	a0 91 de 26 	lds	r26, 0x26DE	; 0x8026de <g_aprs_alert_1_gyro_x_mdps+0x2>
   20af6:	b0 91 df 26 	lds	r27, 0x26DF	; 0x8026df <g_aprs_alert_1_gyro_x_mdps+0x3>
   20afa:	8f ab       	std	Y+55, r24	; 0x37
   20afc:	98 af       	std	Y+56, r25	; 0x38
   20afe:	a9 af       	std	Y+57, r26	; 0x39
   20b00:	ba af       	std	Y+58, r27	; 0x3a
				l_aprs_alert_1_gyro_y_mdps = g_aprs_alert_1_gyro_y_mdps;
   20b02:	80 91 e0 26 	lds	r24, 0x26E0	; 0x8026e0 <g_aprs_alert_1_gyro_y_mdps>
   20b06:	90 91 e1 26 	lds	r25, 0x26E1	; 0x8026e1 <g_aprs_alert_1_gyro_y_mdps+0x1>
   20b0a:	a0 91 e2 26 	lds	r26, 0x26E2	; 0x8026e2 <g_aprs_alert_1_gyro_y_mdps+0x2>
   20b0e:	b0 91 e3 26 	lds	r27, 0x26E3	; 0x8026e3 <g_aprs_alert_1_gyro_y_mdps+0x3>
   20b12:	8b af       	std	Y+59, r24	; 0x3b
   20b14:	9c af       	std	Y+60, r25	; 0x3c
   20b16:	ad af       	std	Y+61, r26	; 0x3d
   20b18:	be af       	std	Y+62, r27	; 0x3e
				l_aprs_alert_1_gyro_z_mdps = g_aprs_alert_1_gyro_z_mdps;
   20b1a:	9e 01       	movw	r18, r28
   20b1c:	21 5c       	subi	r18, 0xC1	; 193
   20b1e:	3f 4f       	sbci	r19, 0xFF	; 255
   20b20:	80 91 e4 26 	lds	r24, 0x26E4	; 0x8026e4 <g_aprs_alert_1_gyro_z_mdps>
   20b24:	90 91 e5 26 	lds	r25, 0x26E5	; 0x8026e5 <g_aprs_alert_1_gyro_z_mdps+0x1>
   20b28:	a0 91 e6 26 	lds	r26, 0x26E6	; 0x8026e6 <g_aprs_alert_1_gyro_z_mdps+0x2>
   20b2c:	b0 91 e7 26 	lds	r27, 0x26E7	; 0x8026e7 <g_aprs_alert_1_gyro_z_mdps+0x3>
   20b30:	f9 01       	movw	r30, r18
   20b32:	80 83       	st	Z, r24
   20b34:	91 83       	std	Z+1, r25	; 0x01
   20b36:	a2 83       	std	Z+2, r26	; 0x02
   20b38:	b3 83       	std	Z+3, r27	; 0x03
				cpu_irq_restore(flags);
   20b3a:	8a a1       	ldd	r24, Y+34	; 0x22
   20b3c:	0e 94 fb c7 	call	0x18ff6	; 0x18ff6 <cpu_irq_restore>

				if ((l_aprs_alert_reason == APRS_ALERT_REASON__GYRO) || (l_aprs_alert_reason == APRS_ALERT_REASON__REQUEST)) {
   20b40:	8a 8d       	ldd	r24, Y+26	; 0x1a
   20b42:	83 30       	cpi	r24, 0x03	; 3
   20b44:	19 f0       	breq	.+6      	; 0x20b4c <task_main_aprs+0x894>
   20b46:	8a 8d       	ldd	r24, Y+26	; 0x1a
   20b48:	86 30       	cpi	r24, 0x06	; 6
   20b4a:	11 f4       	brne	.+4      	; 0x20b50 <task_main_aprs+0x898>
					l_mark = '*';
   20b4c:	8a e2       	ldi	r24, 0x2A	; 42
   20b4e:	8d 8f       	std	Y+29, r24	; 0x1d
				}

				/* Debug info at USB console */
				len = snprintf(g_prepare_buf, sizeof(g_prepare_buf), "#81 DEBUG: message N1 in queue ...\r\n");
   20b50:	85 e2       	ldi	r24, 0x25	; 37
   20b52:	ec ea       	ldi	r30, 0xAC	; 172
   20b54:	f2 e2       	ldi	r31, 0x22	; 34
   20b56:	a3 e0       	ldi	r26, 0x03	; 3
   20b58:	bc e2       	ldi	r27, 0x2C	; 44
   20b5a:	01 90       	ld	r0, Z+
   20b5c:	0d 92       	st	X+, r0
   20b5e:	8a 95       	dec	r24
   20b60:	e1 f7       	brne	.-8      	; 0x20b5a <task_main_aprs+0x8a2>
   20b62:	84 e2       	ldi	r24, 0x24	; 36
   20b64:	90 e0       	ldi	r25, 0x00	; 0
   20b66:	8b 8f       	std	Y+27, r24	; 0x1b
   20b68:	9c 8f       	std	Y+28, r25	; 0x1c
				udi_write_tx_buf(g_prepare_buf, len, false);
   20b6a:	8b 8d       	ldd	r24, Y+27	; 0x1b
   20b6c:	40 e0       	ldi	r20, 0x00	; 0
   20b6e:	68 2f       	mov	r22, r24
   20b70:	83 e0       	ldi	r24, 0x03	; 3
   20b72:	9c e2       	ldi	r25, 0x2C	; 44
   20b74:	0e 94 0a 3b 	call	0x7614	; 0x7614 <udi_write_tx_buf>

				/* Message content */
				len  = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_APRS_TX_FORWARD, g_aprs_source_callsign, g_aprs_source_ssid);
   20b78:	86 eb       	ldi	r24, 0xB6	; 182
   20b7a:	96 e2       	ldi	r25, 0x26	; 38
   20b7c:	89 2f       	mov	r24, r25
   20b7e:	8f 93       	push	r24
   20b80:	86 eb       	ldi	r24, 0xB6	; 182
   20b82:	96 e2       	ldi	r25, 0x26	; 38
   20b84:	8f 93       	push	r24
   20b86:	8a ea       	ldi	r24, 0xAA	; 170
   20b88:	96 e2       	ldi	r25, 0x26	; 38
   20b8a:	89 2f       	mov	r24, r25
   20b8c:	8f 93       	push	r24
   20b8e:	8a ea       	ldi	r24, 0xAA	; 170
   20b90:	96 e2       	ldi	r25, 0x26	; 38
   20b92:	8f 93       	push	r24
   20b94:	8b e6       	ldi	r24, 0x6B	; 107
   20b96:	9b e3       	ldi	r25, 0x3B	; 59
   20b98:	89 2f       	mov	r24, r25
   20b9a:	8f 93       	push	r24
   20b9c:	8b e6       	ldi	r24, 0x6B	; 107
   20b9e:	9b e3       	ldi	r25, 0x3B	; 59
   20ba0:	8f 93       	push	r24
   20ba2:	1f 92       	push	r1
   20ba4:	80 e8       	ldi	r24, 0x80	; 128
   20ba6:	8f 93       	push	r24
   20ba8:	83 e0       	ldi	r24, 0x03	; 3
   20baa:	9c e2       	ldi	r25, 0x2C	; 44
   20bac:	89 2f       	mov	r24, r25
   20bae:	8f 93       	push	r24
   20bb0:	83 e0       	ldi	r24, 0x03	; 3
   20bb2:	9c e2       	ldi	r25, 0x2C	; 44
   20bb4:	8f 93       	push	r24
   20bb6:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
   20bba:	2d b7       	in	r18, 0x3d	; 61
   20bbc:	3e b7       	in	r19, 0x3e	; 62
   20bbe:	26 5f       	subi	r18, 0xF6	; 246
   20bc0:	3f 4f       	sbci	r19, 0xFF	; 255
   20bc2:	cd bf       	out	0x3d, r28	; 61
   20bc4:	de bf       	out	0x3e, r29	; 62
   20bc6:	8b 8f       	std	Y+27, r24	; 0x1b
   20bc8:	9c 8f       	std	Y+28, r25	; 0x1c
				len += snprintf_P(g_prepare_buf + len, sizeof(g_prepare_buf), PM_APRS_TX_POS, l_lat_deg, l_lat_minutes, l_lat_hemisphere, PM_APRS_TX_SYMBOL_N1_TABLE_ID, l_lon_deg, l_lon_minutes, l_lon_hemisphere, PM_APRS_TX_SYMBOL_N1_CODE, l_course_deg, l_speed_kn);
   20bca:	8a e6       	ldi	r24, 0x6A	; 106
   20bcc:	08 2f       	mov	r16, r24
   20bce:	88 0f       	add	r24, r24
   20bd0:	11 0b       	sbc	r17, r17
   20bd2:	8c 85       	ldd	r24, Y+12	; 0x0c
   20bd4:	a8 2f       	mov	r26, r24
   20bd6:	88 0f       	add	r24, r24
   20bd8:	bb 0b       	sbc	r27, r27
   20bda:	8f 81       	ldd	r24, Y+7	; 0x07
   20bdc:	e8 2f       	mov	r30, r24
   20bde:	f0 e0       	ldi	r31, 0x00	; 0
   20be0:	8f e2       	ldi	r24, 0x2F	; 47
   20be2:	68 2f       	mov	r22, r24
   20be4:	88 0f       	add	r24, r24
   20be6:	77 0b       	sbc	r23, r23
   20be8:	8e 81       	ldd	r24, Y+6	; 0x06
   20bea:	48 2f       	mov	r20, r24
   20bec:	88 0f       	add	r24, r24
   20bee:	55 0b       	sbc	r21, r21
   20bf0:	89 81       	ldd	r24, Y+1	; 0x01
   20bf2:	28 2f       	mov	r18, r24
   20bf4:	30 e0       	ldi	r19, 0x00	; 0
   20bf6:	8b 8d       	ldd	r24, Y+27	; 0x1b
   20bf8:	9c 8d       	ldd	r25, Y+28	; 0x1c
   20bfa:	8d 5f       	subi	r24, 0xFD	; 253
   20bfc:	93 4d       	sbci	r25, 0xD3	; 211
   20bfe:	f8 88       	ldd	r15, Y+16	; 0x10
   20c00:	ff 92       	push	r15
   20c02:	ff 84       	ldd	r15, Y+15	; 0x0f
   20c04:	ff 92       	push	r15
   20c06:	fe 84       	ldd	r15, Y+14	; 0x0e
   20c08:	ff 92       	push	r15
   20c0a:	fd 84       	ldd	r15, Y+13	; 0x0d
   20c0c:	ff 92       	push	r15
   20c0e:	f1 2e       	mov	r15, r17
   20c10:	ff 92       	push	r15
   20c12:	10 2f       	mov	r17, r16
   20c14:	1f 93       	push	r17
   20c16:	1b 2f       	mov	r17, r27
   20c18:	1f 93       	push	r17
   20c1a:	af 93       	push	r26
   20c1c:	ab 85       	ldd	r26, Y+11	; 0x0b
   20c1e:	af 93       	push	r26
   20c20:	aa 85       	ldd	r26, Y+10	; 0x0a
   20c22:	af 93       	push	r26
   20c24:	a9 85       	ldd	r26, Y+9	; 0x09
   20c26:	af 93       	push	r26
   20c28:	a8 85       	ldd	r26, Y+8	; 0x08
   20c2a:	af 93       	push	r26
   20c2c:	af 2f       	mov	r26, r31
   20c2e:	af 93       	push	r26
   20c30:	ef 93       	push	r30
   20c32:	e7 2f       	mov	r30, r23
   20c34:	ef 93       	push	r30
   20c36:	6f 93       	push	r22
   20c38:	65 2f       	mov	r22, r21
   20c3a:	6f 93       	push	r22
   20c3c:	4f 93       	push	r20
   20c3e:	4d 81       	ldd	r20, Y+5	; 0x05
   20c40:	4f 93       	push	r20
   20c42:	4c 81       	ldd	r20, Y+4	; 0x04
   20c44:	4f 93       	push	r20
   20c46:	4b 81       	ldd	r20, Y+3	; 0x03
   20c48:	4f 93       	push	r20
   20c4a:	4a 81       	ldd	r20, Y+2	; 0x02
   20c4c:	4f 93       	push	r20
   20c4e:	43 2f       	mov	r20, r19
   20c50:	4f 93       	push	r20
   20c52:	2f 93       	push	r18
   20c54:	2d e7       	ldi	r18, 0x7D	; 125
   20c56:	3b e3       	ldi	r19, 0x3B	; 59
   20c58:	23 2f       	mov	r18, r19
   20c5a:	2f 93       	push	r18
   20c5c:	2d e7       	ldi	r18, 0x7D	; 125
   20c5e:	3b e3       	ldi	r19, 0x3B	; 59
   20c60:	2f 93       	push	r18
   20c62:	1f 92       	push	r1
   20c64:	20 e8       	ldi	r18, 0x80	; 128
   20c66:	2f 93       	push	r18
   20c68:	29 2f       	mov	r18, r25
   20c6a:	2f 93       	push	r18
   20c6c:	8f 93       	push	r24
   20c6e:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
   20c72:	ed b7       	in	r30, 0x3d	; 61
   20c74:	fe b7       	in	r31, 0x3e	; 62
   20c76:	7e 96       	adiw	r30, 0x1e	; 30
   20c78:	cd bf       	out	0x3d, r28	; 61
   20c7a:	de bf       	out	0x3e, r29	; 62
   20c7c:	9c 01       	movw	r18, r24
   20c7e:	8b 8d       	ldd	r24, Y+27	; 0x1b
   20c80:	9c 8d       	ldd	r25, Y+28	; 0x1c
   20c82:	82 0f       	add	r24, r18
   20c84:	93 1f       	adc	r25, r19
   20c86:	8b 8f       	std	Y+27, r24	; 0x1b
   20c88:	9c 8f       	std	Y+28, r25	; 0x1c
				len += snprintf_P(g_prepare_buf + len, sizeof(g_prepare_buf), PM_APRS_TX_N1, l_mark, l_aprs_alert_1_gyro_x_mdps / 1000.f, l_aprs_alert_1_gyro_y_mdps / 1000.f, l_aprs_alert_1_gyro_z_mdps / 1000.f);
   20c8a:	ce 01       	movw	r24, r28
   20c8c:	cf 96       	adiw	r24, 0x3f	; 63
   20c8e:	fc 01       	movw	r30, r24
   20c90:	60 81       	ld	r22, Z
   20c92:	71 81       	ldd	r23, Z+1	; 0x01
   20c94:	82 81       	ldd	r24, Z+2	; 0x02
   20c96:	93 81       	ldd	r25, Z+3	; 0x03
   20c98:	0f 94 e9 25 	call	0x24bd2	; 0x24bd2 <__floatsisf>
   20c9c:	dc 01       	movw	r26, r24
   20c9e:	cb 01       	movw	r24, r22
   20ca0:	20 e0       	ldi	r18, 0x00	; 0
   20ca2:	30 e0       	ldi	r19, 0x00	; 0
   20ca4:	4a e7       	ldi	r20, 0x7A	; 122
   20ca6:	54 e4       	ldi	r21, 0x44	; 68
   20ca8:	bc 01       	movw	r22, r24
   20caa:	cd 01       	movw	r24, r26
   20cac:	0f 94 14 25 	call	0x24a28	; 0x24a28 <__divsf3>
   20cb0:	dc 01       	movw	r26, r24
   20cb2:	cb 01       	movw	r24, r22
   20cb4:	4c 01       	movw	r8, r24
   20cb6:	5d 01       	movw	r10, r26
   20cb8:	6b ad       	ldd	r22, Y+59	; 0x3b
   20cba:	7c ad       	ldd	r23, Y+60	; 0x3c
   20cbc:	8d ad       	ldd	r24, Y+61	; 0x3d
   20cbe:	9e ad       	ldd	r25, Y+62	; 0x3e
   20cc0:	0f 94 e9 25 	call	0x24bd2	; 0x24bd2 <__floatsisf>
   20cc4:	dc 01       	movw	r26, r24
   20cc6:	cb 01       	movw	r24, r22
   20cc8:	20 e0       	ldi	r18, 0x00	; 0
   20cca:	30 e0       	ldi	r19, 0x00	; 0
   20ccc:	4a e7       	ldi	r20, 0x7A	; 122
   20cce:	54 e4       	ldi	r21, 0x44	; 68
   20cd0:	bc 01       	movw	r22, r24
   20cd2:	cd 01       	movw	r24, r26
   20cd4:	0f 94 14 25 	call	0x24a28	; 0x24a28 <__divsf3>
   20cd8:	dc 01       	movw	r26, r24
   20cda:	cb 01       	movw	r24, r22
   20cdc:	6c 01       	movw	r12, r24
   20cde:	7d 01       	movw	r14, r26
   20ce0:	6f a9       	ldd	r22, Y+55	; 0x37
   20ce2:	78 ad       	ldd	r23, Y+56	; 0x38
   20ce4:	89 ad       	ldd	r24, Y+57	; 0x39
   20ce6:	9a ad       	ldd	r25, Y+58	; 0x3a
   20ce8:	0f 94 e9 25 	call	0x24bd2	; 0x24bd2 <__floatsisf>
   20cec:	dc 01       	movw	r26, r24
   20cee:	cb 01       	movw	r24, r22
   20cf0:	20 e0       	ldi	r18, 0x00	; 0
   20cf2:	30 e0       	ldi	r19, 0x00	; 0
   20cf4:	4a e7       	ldi	r20, 0x7A	; 122
   20cf6:	54 e4       	ldi	r21, 0x44	; 68
   20cf8:	bc 01       	movw	r22, r24
   20cfa:	cd 01       	movw	r24, r26
   20cfc:	0f 94 14 25 	call	0x24a28	; 0x24a28 <__divsf3>
   20d00:	dc 01       	movw	r26, r24
   20d02:	cb 01       	movw	r24, r22
   20d04:	2d 8d       	ldd	r18, Y+29	; 0x1d
   20d06:	42 2f       	mov	r20, r18
   20d08:	22 0f       	add	r18, r18
   20d0a:	55 0b       	sbc	r21, r21
   20d0c:	2b 8d       	ldd	r18, Y+27	; 0x1b
   20d0e:	3c 8d       	ldd	r19, Y+28	; 0x1c
   20d10:	2d 5f       	subi	r18, 0xFD	; 253
   20d12:	33 4d       	sbci	r19, 0xD3	; 211
   20d14:	6b 2d       	mov	r22, r11
   20d16:	6f 93       	push	r22
   20d18:	6a 2d       	mov	r22, r10
   20d1a:	6f 93       	push	r22
   20d1c:	69 2d       	mov	r22, r9
   20d1e:	6f 93       	push	r22
   20d20:	68 2d       	mov	r22, r8
   20d22:	6f 93       	push	r22
   20d24:	6f 2d       	mov	r22, r15
   20d26:	6f 93       	push	r22
   20d28:	6e 2d       	mov	r22, r14
   20d2a:	6f 93       	push	r22
   20d2c:	6d 2d       	mov	r22, r13
   20d2e:	6f 93       	push	r22
   20d30:	6c 2d       	mov	r22, r12
   20d32:	6f 93       	push	r22
   20d34:	6b 2f       	mov	r22, r27
   20d36:	6f 93       	push	r22
   20d38:	6a 2f       	mov	r22, r26
   20d3a:	6f 93       	push	r22
   20d3c:	69 2f       	mov	r22, r25
   20d3e:	6f 93       	push	r22
   20d40:	8f 93       	push	r24
   20d42:	85 2f       	mov	r24, r21
   20d44:	8f 93       	push	r24
   20d46:	84 2f       	mov	r24, r20
   20d48:	8f 93       	push	r24
   20d4a:	82 ea       	ldi	r24, 0xA2	; 162
   20d4c:	9b e3       	ldi	r25, 0x3B	; 59
   20d4e:	89 2f       	mov	r24, r25
   20d50:	8f 93       	push	r24
   20d52:	82 ea       	ldi	r24, 0xA2	; 162
   20d54:	9b e3       	ldi	r25, 0x3B	; 59
   20d56:	8f 93       	push	r24
   20d58:	1f 92       	push	r1
   20d5a:	80 e8       	ldi	r24, 0x80	; 128
   20d5c:	8f 93       	push	r24
   20d5e:	83 2f       	mov	r24, r19
   20d60:	8f 93       	push	r24
   20d62:	82 2f       	mov	r24, r18
   20d64:	8f 93       	push	r24
   20d66:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
   20d6a:	2d b7       	in	r18, 0x3d	; 61
   20d6c:	3e b7       	in	r19, 0x3e	; 62
   20d6e:	2c 5e       	subi	r18, 0xEC	; 236
   20d70:	3f 4f       	sbci	r19, 0xFF	; 255
   20d72:	cd bf       	out	0x3d, r28	; 61
   20d74:	de bf       	out	0x3e, r29	; 62
   20d76:	9c 01       	movw	r18, r24
   20d78:	8b 8d       	ldd	r24, Y+27	; 0x1b
   20d7a:	9c 8d       	ldd	r25, Y+28	; 0x1c
   20d7c:	82 0f       	add	r24, r18
   20d7e:	93 1f       	adc	r25, r19
   20d80:	8b 8f       	std	Y+27, r24	; 0x1b
   20d82:	9c 8f       	std	Y+28, r25	; 0x1c

				l_aprs_alert_fsm_state = APRS_ALERT_FSM_STATE__DO_N2;
   20d84:	82 e0       	ldi	r24, 0x02	; 2
   20d86:	89 8f       	std	Y+25, r24	; 0x19

				/* Re-activate GPRS when call came in */
				if (l_aprs_alert_reason == APRS_ALERT_REASON__REQUEST) {
   20d88:	8a 8d       	ldd	r24, Y+26	; 0x1a
   20d8a:	86 30       	cpi	r24, 0x06	; 6
   20d8c:	09 f0       	breq	.+2      	; 0x20d90 <task_main_aprs+0xad8>
   20d8e:	19 c5       	rjmp	.+2610   	; 0x217c2 <task_main_aprs+0x150a>
					static uint8_t s_count = 0;

					if (++s_count < 2) {
   20d90:	80 91 4c 2d 	lds	r24, 0x2D4C	; 0x802d4c <s_count.8731>
   20d94:	8f 5f       	subi	r24, 0xFF	; 255
   20d96:	80 93 4c 2d 	sts	0x2D4C, r24	; 0x802d4c <s_count.8731>
   20d9a:	80 91 4c 2d 	lds	r24, 0x2D4C	; 0x802d4c <s_count.8731>
   20d9e:	82 30       	cpi	r24, 0x02	; 2
   20da0:	b8 f4       	brcc	.+46     	; 0x20dd0 <task_main_aprs+0xb18>
						/* Repeat same packet twice */
						l_aprs_alert_fsm_state = APRS_ALERT_FSM_STATE__DO_N1;
   20da2:	81 e0       	ldi	r24, 0x01	; 1
   20da4:	89 8f       	std	Y+25, r24	; 0x19
						l_aprs_alert_last = l_now_sec + C_APRS_ALERT_MESSAGE_DELAY_SEC;
   20da6:	8e 8d       	ldd	r24, Y+30	; 0x1e
   20da8:	9f 8d       	ldd	r25, Y+31	; 0x1f
   20daa:	a8 a1       	ldd	r26, Y+32	; 0x20
   20dac:	b9 a1       	ldd	r27, Y+33	; 0x21
   20dae:	0a 96       	adiw	r24, 0x0a	; 10
   20db0:	a1 1d       	adc	r26, r1
   20db2:	b1 1d       	adc	r27, r1
   20db4:	9c 01       	movw	r18, r24
   20db6:	ad 01       	movw	r20, r26
   20db8:	60 e0       	ldi	r22, 0x00	; 0
   20dba:	70 e0       	ldi	r23, 0x00	; 0
   20dbc:	cb 01       	movw	r24, r22
   20dbe:	29 8b       	std	Y+17, r18	; 0x11
   20dc0:	3a 8b       	std	Y+18, r19	; 0x12
   20dc2:	4b 8b       	std	Y+19, r20	; 0x13
   20dc4:	5c 8b       	std	Y+20, r21	; 0x14
   20dc6:	6d 8b       	std	Y+21, r22	; 0x15
   20dc8:	7e 8b       	std	Y+22, r23	; 0x16
   20dca:	8f 8b       	std	Y+23, r24	; 0x17
   20dcc:	98 8f       	std	Y+24, r25	; 0x18
					} else {
						s_count = 0;
					}
				}
			}
			break;
   20dce:	f9 c4       	rjmp	.+2546   	; 0x217c2 <task_main_aprs+0x150a>
						/* Repeat same packet twice */
						l_aprs_alert_fsm_state = APRS_ALERT_FSM_STATE__DO_N1;
						l_aprs_alert_last = l_now_sec + C_APRS_ALERT_MESSAGE_DELAY_SEC;

					} else {
						s_count = 0;
   20dd0:	10 92 4c 2d 	sts	0x2D4C, r1	; 0x802d4c <s_count.8731>
					}
				}
			}
			break;
   20dd4:	f6 c4       	rjmp	.+2540   	; 0x217c2 <task_main_aprs+0x150a>

			case APRS_ALERT_FSM_STATE__DO_N2:
			if ((l_aprs_alert_last + 1 * C_APRS_ALERT_MESSAGE_DELAY_SEC) < l_now_sec) {
   20dd6:	29 89       	ldd	r18, Y+17	; 0x11
   20dd8:	3a 89       	ldd	r19, Y+18	; 0x12
   20dda:	4b 89       	ldd	r20, Y+19	; 0x13
   20ddc:	5c 89       	ldd	r21, Y+20	; 0x14
   20dde:	6d 89       	ldd	r22, Y+21	; 0x15
   20de0:	7e 89       	ldd	r23, Y+22	; 0x16
   20de2:	8f 89       	ldd	r24, Y+23	; 0x17
   20de4:	98 8d       	ldd	r25, Y+24	; 0x18
   20de6:	aa e0       	ldi	r26, 0x0A	; 10
   20de8:	0f 94 c0 2e 	call	0x25d80	; 0x25d80 <__adddi3_s8>
   20dec:	a2 2e       	mov	r10, r18
   20dee:	b3 2e       	mov	r11, r19
   20df0:	c4 2e       	mov	r12, r20
   20df2:	d5 2e       	mov	r13, r21
   20df4:	e6 2e       	mov	r14, r22
   20df6:	f7 2e       	mov	r15, r23
   20df8:	08 2f       	mov	r16, r24
   20dfa:	19 2f       	mov	r17, r25
   20dfc:	8e 8d       	ldd	r24, Y+30	; 0x1e
   20dfe:	9f 8d       	ldd	r25, Y+31	; 0x1f
   20e00:	a8 a1       	ldd	r26, Y+32	; 0x20
   20e02:	b9 a1       	ldd	r27, Y+33	; 0x21
   20e04:	1c 01       	movw	r2, r24
   20e06:	2d 01       	movw	r4, r26
   20e08:	61 2c       	mov	r6, r1
   20e0a:	71 2c       	mov	r7, r1
   20e0c:	43 01       	movw	r8, r6
   20e0e:	2a 2d       	mov	r18, r10
   20e10:	3b 2d       	mov	r19, r11
   20e12:	4c 2d       	mov	r20, r12
   20e14:	5d 2d       	mov	r21, r13
   20e16:	6e 2d       	mov	r22, r14
   20e18:	7f 2d       	mov	r23, r15
   20e1a:	80 2f       	mov	r24, r16
   20e1c:	91 2f       	mov	r25, r17
   20e1e:	a2 2c       	mov	r10, r2
   20e20:	b3 2c       	mov	r11, r3
   20e22:	c4 2c       	mov	r12, r4
   20e24:	d5 2c       	mov	r13, r5
   20e26:	e6 2c       	mov	r14, r6
   20e28:	f7 2c       	mov	r15, r7
   20e2a:	08 2d       	mov	r16, r8
   20e2c:	19 2d       	mov	r17, r9
   20e2e:	0f 94 d5 2e 	call	0x25daa	; 0x25daa <__cmpdi2>
   20e32:	08 f0       	brcs	.+2      	; 0x20e36 <task_main_aprs+0xb7e>
   20e34:	c8 c4       	rjmp	.+2448   	; 0x217c6 <task_main_aprs+0x150e>
				int16_t l_aprs_alert_1_accel_x_mg;
				int16_t l_aprs_alert_1_accel_y_mg;
				int16_t l_aprs_alert_1_accel_z_mg;

				flags = cpu_irq_save();
   20e36:	0e 94 eb c7 	call	0x18fd6	; 0x18fd6 <cpu_irq_save>
   20e3a:	8a a3       	std	Y+34, r24	; 0x22
				l_aprs_alert_1_accel_x_mg = g_aprs_alert_1_accel_x_mg;
   20e3c:	ce 01       	movw	r24, r28
   20e3e:	8d 5b       	subi	r24, 0xBD	; 189
   20e40:	9f 4f       	sbci	r25, 0xFF	; 255
   20e42:	20 91 e8 26 	lds	r18, 0x26E8	; 0x8026e8 <g_aprs_alert_1_accel_x_mg>
   20e46:	30 91 e9 26 	lds	r19, 0x26E9	; 0x8026e9 <g_aprs_alert_1_accel_x_mg+0x1>
   20e4a:	fc 01       	movw	r30, r24
   20e4c:	20 83       	st	Z, r18
   20e4e:	31 83       	std	Z+1, r19	; 0x01
				l_aprs_alert_1_accel_y_mg = g_aprs_alert_1_accel_y_mg;
   20e50:	ce 01       	movw	r24, r28
   20e52:	8b 5b       	subi	r24, 0xBB	; 187
   20e54:	9f 4f       	sbci	r25, 0xFF	; 255
   20e56:	20 91 ea 26 	lds	r18, 0x26EA	; 0x8026ea <g_aprs_alert_1_accel_y_mg>
   20e5a:	30 91 eb 26 	lds	r19, 0x26EB	; 0x8026eb <g_aprs_alert_1_accel_y_mg+0x1>
   20e5e:	fc 01       	movw	r30, r24
   20e60:	20 83       	st	Z, r18
   20e62:	31 83       	std	Z+1, r19	; 0x01
				l_aprs_alert_1_accel_z_mg = g_aprs_alert_1_accel_z_mg;
   20e64:	ce 01       	movw	r24, r28
   20e66:	89 5b       	subi	r24, 0xB9	; 185
   20e68:	9f 4f       	sbci	r25, 0xFF	; 255
   20e6a:	20 91 ec 26 	lds	r18, 0x26EC	; 0x8026ec <g_aprs_alert_1_accel_z_mg>
   20e6e:	30 91 ed 26 	lds	r19, 0x26ED	; 0x8026ed <g_aprs_alert_1_accel_z_mg+0x1>
   20e72:	fc 01       	movw	r30, r24
   20e74:	20 83       	st	Z, r18
   20e76:	31 83       	std	Z+1, r19	; 0x01
				cpu_irq_restore(flags);
   20e78:	8a a1       	ldd	r24, Y+34	; 0x22
   20e7a:	0e 94 fb c7 	call	0x18ff6	; 0x18ff6 <cpu_irq_restore>

				if ((l_aprs_alert_reason == APRS_ALERT_REASON__ACCEL) || (l_aprs_alert_reason == APRS_ALERT_REASON__REQUEST)) {
   20e7e:	8a 8d       	ldd	r24, Y+26	; 0x1a
   20e80:	84 30       	cpi	r24, 0x04	; 4
   20e82:	19 f0       	breq	.+6      	; 0x20e8a <task_main_aprs+0xbd2>
   20e84:	8a 8d       	ldd	r24, Y+26	; 0x1a
   20e86:	86 30       	cpi	r24, 0x06	; 6
   20e88:	11 f4       	brne	.+4      	; 0x20e8e <task_main_aprs+0xbd6>
					l_mark = '*';
   20e8a:	8a e2       	ldi	r24, 0x2A	; 42
   20e8c:	8d 8f       	std	Y+29, r24	; 0x1d
				}

				/* Debug info at USB console */
				len = snprintf(g_prepare_buf, sizeof(g_prepare_buf), "#82 DEBUG: message N2 in queue ...\r\n");
   20e8e:	85 e2       	ldi	r24, 0x25	; 37
   20e90:	e1 ed       	ldi	r30, 0xD1	; 209
   20e92:	f2 e2       	ldi	r31, 0x22	; 34
   20e94:	a3 e0       	ldi	r26, 0x03	; 3
   20e96:	bc e2       	ldi	r27, 0x2C	; 44
   20e98:	01 90       	ld	r0, Z+
   20e9a:	0d 92       	st	X+, r0
   20e9c:	8a 95       	dec	r24
   20e9e:	e1 f7       	brne	.-8      	; 0x20e98 <task_main_aprs+0xbe0>
   20ea0:	84 e2       	ldi	r24, 0x24	; 36
   20ea2:	90 e0       	ldi	r25, 0x00	; 0
   20ea4:	8b 8f       	std	Y+27, r24	; 0x1b
   20ea6:	9c 8f       	std	Y+28, r25	; 0x1c
				udi_write_tx_buf(g_prepare_buf, len, false);
   20ea8:	8b 8d       	ldd	r24, Y+27	; 0x1b
   20eaa:	40 e0       	ldi	r20, 0x00	; 0
   20eac:	68 2f       	mov	r22, r24
   20eae:	83 e0       	ldi	r24, 0x03	; 3
   20eb0:	9c e2       	ldi	r25, 0x2C	; 44
   20eb2:	0e 94 0a 3b 	call	0x7614	; 0x7614 <udi_write_tx_buf>

				/* Message content */
				len  = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_APRS_TX_FORWARD, g_aprs_source_callsign, g_aprs_source_ssid);
   20eb6:	86 eb       	ldi	r24, 0xB6	; 182
   20eb8:	96 e2       	ldi	r25, 0x26	; 38
   20eba:	89 2f       	mov	r24, r25
   20ebc:	8f 93       	push	r24
   20ebe:	86 eb       	ldi	r24, 0xB6	; 182
   20ec0:	96 e2       	ldi	r25, 0x26	; 38
   20ec2:	8f 93       	push	r24
   20ec4:	8a ea       	ldi	r24, 0xAA	; 170
   20ec6:	96 e2       	ldi	r25, 0x26	; 38
   20ec8:	89 2f       	mov	r24, r25
   20eca:	8f 93       	push	r24
   20ecc:	8a ea       	ldi	r24, 0xAA	; 170
   20ece:	96 e2       	ldi	r25, 0x26	; 38
   20ed0:	8f 93       	push	r24
   20ed2:	8b e6       	ldi	r24, 0x6B	; 107
   20ed4:	9b e3       	ldi	r25, 0x3B	; 59
   20ed6:	89 2f       	mov	r24, r25
   20ed8:	8f 93       	push	r24
   20eda:	8b e6       	ldi	r24, 0x6B	; 107
   20edc:	9b e3       	ldi	r25, 0x3B	; 59
   20ede:	8f 93       	push	r24
   20ee0:	1f 92       	push	r1
   20ee2:	80 e8       	ldi	r24, 0x80	; 128
   20ee4:	8f 93       	push	r24
   20ee6:	83 e0       	ldi	r24, 0x03	; 3
   20ee8:	9c e2       	ldi	r25, 0x2C	; 44
   20eea:	89 2f       	mov	r24, r25
   20eec:	8f 93       	push	r24
   20eee:	83 e0       	ldi	r24, 0x03	; 3
   20ef0:	9c e2       	ldi	r25, 0x2C	; 44
   20ef2:	8f 93       	push	r24
   20ef4:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
   20ef8:	2d b7       	in	r18, 0x3d	; 61
   20efa:	3e b7       	in	r19, 0x3e	; 62
   20efc:	26 5f       	subi	r18, 0xF6	; 246
   20efe:	3f 4f       	sbci	r19, 0xFF	; 255
   20f00:	cd bf       	out	0x3d, r28	; 61
   20f02:	de bf       	out	0x3e, r29	; 62
   20f04:	8b 8f       	std	Y+27, r24	; 0x1b
   20f06:	9c 8f       	std	Y+28, r25	; 0x1c
				len += snprintf_P(g_prepare_buf + len, sizeof(g_prepare_buf), PM_APRS_TX_POS, l_lat_deg, l_lat_minutes, l_lat_hemisphere, PM_APRS_TX_SYMBOL_N2_TABLE_ID, l_lon_deg, l_lon_minutes, l_lon_hemisphere, PM_APRS_TX_SYMBOL_N2_CODE, l_course_deg, l_speed_kn);
   20f08:	8a e6       	ldi	r24, 0x6A	; 106
   20f0a:	08 2f       	mov	r16, r24
   20f0c:	88 0f       	add	r24, r24
   20f0e:	11 0b       	sbc	r17, r17
   20f10:	8c 85       	ldd	r24, Y+12	; 0x0c
   20f12:	a8 2f       	mov	r26, r24
   20f14:	88 0f       	add	r24, r24
   20f16:	bb 0b       	sbc	r27, r27
   20f18:	8f 81       	ldd	r24, Y+7	; 0x07
   20f1a:	e8 2f       	mov	r30, r24
   20f1c:	f0 e0       	ldi	r31, 0x00	; 0
   20f1e:	8f e2       	ldi	r24, 0x2F	; 47
   20f20:	68 2f       	mov	r22, r24
   20f22:	88 0f       	add	r24, r24
   20f24:	77 0b       	sbc	r23, r23
   20f26:	8e 81       	ldd	r24, Y+6	; 0x06
   20f28:	48 2f       	mov	r20, r24
   20f2a:	88 0f       	add	r24, r24
   20f2c:	55 0b       	sbc	r21, r21
   20f2e:	89 81       	ldd	r24, Y+1	; 0x01
   20f30:	28 2f       	mov	r18, r24
   20f32:	30 e0       	ldi	r19, 0x00	; 0
   20f34:	8b 8d       	ldd	r24, Y+27	; 0x1b
   20f36:	9c 8d       	ldd	r25, Y+28	; 0x1c
   20f38:	8d 5f       	subi	r24, 0xFD	; 253
   20f3a:	93 4d       	sbci	r25, 0xD3	; 211
   20f3c:	f8 88       	ldd	r15, Y+16	; 0x10
   20f3e:	ff 92       	push	r15
   20f40:	ff 84       	ldd	r15, Y+15	; 0x0f
   20f42:	ff 92       	push	r15
   20f44:	fe 84       	ldd	r15, Y+14	; 0x0e
   20f46:	ff 92       	push	r15
   20f48:	fd 84       	ldd	r15, Y+13	; 0x0d
   20f4a:	ff 92       	push	r15
   20f4c:	f1 2e       	mov	r15, r17
   20f4e:	ff 92       	push	r15
   20f50:	10 2f       	mov	r17, r16
   20f52:	1f 93       	push	r17
   20f54:	1b 2f       	mov	r17, r27
   20f56:	1f 93       	push	r17
   20f58:	af 93       	push	r26
   20f5a:	ab 85       	ldd	r26, Y+11	; 0x0b
   20f5c:	af 93       	push	r26
   20f5e:	aa 85       	ldd	r26, Y+10	; 0x0a
   20f60:	af 93       	push	r26
   20f62:	a9 85       	ldd	r26, Y+9	; 0x09
   20f64:	af 93       	push	r26
   20f66:	a8 85       	ldd	r26, Y+8	; 0x08
   20f68:	af 93       	push	r26
   20f6a:	af 2f       	mov	r26, r31
   20f6c:	af 93       	push	r26
   20f6e:	ef 93       	push	r30
   20f70:	e7 2f       	mov	r30, r23
   20f72:	ef 93       	push	r30
   20f74:	6f 93       	push	r22
   20f76:	65 2f       	mov	r22, r21
   20f78:	6f 93       	push	r22
   20f7a:	4f 93       	push	r20
   20f7c:	4d 81       	ldd	r20, Y+5	; 0x05
   20f7e:	4f 93       	push	r20
   20f80:	4c 81       	ldd	r20, Y+4	; 0x04
   20f82:	4f 93       	push	r20
   20f84:	4b 81       	ldd	r20, Y+3	; 0x03
   20f86:	4f 93       	push	r20
   20f88:	4a 81       	ldd	r20, Y+2	; 0x02
   20f8a:	4f 93       	push	r20
   20f8c:	43 2f       	mov	r20, r19
   20f8e:	4f 93       	push	r20
   20f90:	2f 93       	push	r18
   20f92:	2d e7       	ldi	r18, 0x7D	; 125
   20f94:	3b e3       	ldi	r19, 0x3B	; 59
   20f96:	23 2f       	mov	r18, r19
   20f98:	2f 93       	push	r18
   20f9a:	2d e7       	ldi	r18, 0x7D	; 125
   20f9c:	3b e3       	ldi	r19, 0x3B	; 59
   20f9e:	2f 93       	push	r18
   20fa0:	1f 92       	push	r1
   20fa2:	20 e8       	ldi	r18, 0x80	; 128
   20fa4:	2f 93       	push	r18
   20fa6:	29 2f       	mov	r18, r25
   20fa8:	2f 93       	push	r18
   20faa:	8f 93       	push	r24
   20fac:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
   20fb0:	ed b7       	in	r30, 0x3d	; 61
   20fb2:	fe b7       	in	r31, 0x3e	; 62
   20fb4:	7e 96       	adiw	r30, 0x1e	; 30
   20fb6:	cd bf       	out	0x3d, r28	; 61
   20fb8:	de bf       	out	0x3e, r29	; 62
   20fba:	9c 01       	movw	r18, r24
   20fbc:	8b 8d       	ldd	r24, Y+27	; 0x1b
   20fbe:	9c 8d       	ldd	r25, Y+28	; 0x1c
   20fc0:	82 0f       	add	r24, r18
   20fc2:	93 1f       	adc	r25, r19
   20fc4:	8b 8f       	std	Y+27, r24	; 0x1b
   20fc6:	9c 8f       	std	Y+28, r25	; 0x1c
				len += snprintf_P(g_prepare_buf + len, sizeof(g_prepare_buf), PM_APRS_TX_N2, l_mark, l_aprs_alert_1_accel_x_mg / 1000.f, l_aprs_alert_1_accel_y_mg / 1000.f, l_aprs_alert_1_accel_z_mg / 1000.f);
   20fc8:	ce 01       	movw	r24, r28
   20fca:	89 5b       	subi	r24, 0xB9	; 185
   20fcc:	9f 4f       	sbci	r25, 0xFF	; 255
   20fce:	fc 01       	movw	r30, r24
   20fd0:	80 81       	ld	r24, Z
   20fd2:	91 81       	ldd	r25, Z+1	; 0x01
   20fd4:	09 2e       	mov	r0, r25
   20fd6:	00 0c       	add	r0, r0
   20fd8:	aa 0b       	sbc	r26, r26
   20fda:	bb 0b       	sbc	r27, r27
   20fdc:	bc 01       	movw	r22, r24
   20fde:	cd 01       	movw	r24, r26
   20fe0:	0f 94 e9 25 	call	0x24bd2	; 0x24bd2 <__floatsisf>
   20fe4:	dc 01       	movw	r26, r24
   20fe6:	cb 01       	movw	r24, r22
   20fe8:	20 e0       	ldi	r18, 0x00	; 0
   20fea:	30 e0       	ldi	r19, 0x00	; 0
   20fec:	4a e7       	ldi	r20, 0x7A	; 122
   20fee:	54 e4       	ldi	r21, 0x44	; 68
   20ff0:	bc 01       	movw	r22, r24
   20ff2:	cd 01       	movw	r24, r26
   20ff4:	0f 94 14 25 	call	0x24a28	; 0x24a28 <__divsf3>
   20ff8:	dc 01       	movw	r26, r24
   20ffa:	cb 01       	movw	r24, r22
   20ffc:	4c 01       	movw	r8, r24
   20ffe:	5d 01       	movw	r10, r26
   21000:	ce 01       	movw	r24, r28
   21002:	8b 5b       	subi	r24, 0xBB	; 187
   21004:	9f 4f       	sbci	r25, 0xFF	; 255
   21006:	fc 01       	movw	r30, r24
   21008:	80 81       	ld	r24, Z
   2100a:	91 81       	ldd	r25, Z+1	; 0x01
   2100c:	09 2e       	mov	r0, r25
   2100e:	00 0c       	add	r0, r0
   21010:	aa 0b       	sbc	r26, r26
   21012:	bb 0b       	sbc	r27, r27
   21014:	bc 01       	movw	r22, r24
   21016:	cd 01       	movw	r24, r26
   21018:	0f 94 e9 25 	call	0x24bd2	; 0x24bd2 <__floatsisf>
   2101c:	dc 01       	movw	r26, r24
   2101e:	cb 01       	movw	r24, r22
   21020:	20 e0       	ldi	r18, 0x00	; 0
   21022:	30 e0       	ldi	r19, 0x00	; 0
   21024:	4a e7       	ldi	r20, 0x7A	; 122
   21026:	54 e4       	ldi	r21, 0x44	; 68
   21028:	bc 01       	movw	r22, r24
   2102a:	cd 01       	movw	r24, r26
   2102c:	0f 94 14 25 	call	0x24a28	; 0x24a28 <__divsf3>
   21030:	dc 01       	movw	r26, r24
   21032:	cb 01       	movw	r24, r22
   21034:	6c 01       	movw	r12, r24
   21036:	7d 01       	movw	r14, r26
   21038:	ce 01       	movw	r24, r28
   2103a:	8d 5b       	subi	r24, 0xBD	; 189
   2103c:	9f 4f       	sbci	r25, 0xFF	; 255
   2103e:	fc 01       	movw	r30, r24
   21040:	80 81       	ld	r24, Z
   21042:	91 81       	ldd	r25, Z+1	; 0x01
   21044:	09 2e       	mov	r0, r25
   21046:	00 0c       	add	r0, r0
   21048:	aa 0b       	sbc	r26, r26
   2104a:	bb 0b       	sbc	r27, r27
   2104c:	bc 01       	movw	r22, r24
   2104e:	cd 01       	movw	r24, r26
   21050:	0f 94 e9 25 	call	0x24bd2	; 0x24bd2 <__floatsisf>
   21054:	dc 01       	movw	r26, r24
   21056:	cb 01       	movw	r24, r22
   21058:	20 e0       	ldi	r18, 0x00	; 0
   2105a:	30 e0       	ldi	r19, 0x00	; 0
   2105c:	4a e7       	ldi	r20, 0x7A	; 122
   2105e:	54 e4       	ldi	r21, 0x44	; 68
   21060:	bc 01       	movw	r22, r24
   21062:	cd 01       	movw	r24, r26
   21064:	0f 94 14 25 	call	0x24a28	; 0x24a28 <__divsf3>
   21068:	dc 01       	movw	r26, r24
   2106a:	cb 01       	movw	r24, r22
   2106c:	2d 8d       	ldd	r18, Y+29	; 0x1d
   2106e:	42 2f       	mov	r20, r18
   21070:	22 0f       	add	r18, r18
   21072:	55 0b       	sbc	r21, r21
   21074:	2b 8d       	ldd	r18, Y+27	; 0x1b
   21076:	3c 8d       	ldd	r19, Y+28	; 0x1c
   21078:	2d 5f       	subi	r18, 0xFD	; 253
   2107a:	33 4d       	sbci	r19, 0xD3	; 211
   2107c:	6b 2d       	mov	r22, r11
   2107e:	6f 93       	push	r22
   21080:	6a 2d       	mov	r22, r10
   21082:	6f 93       	push	r22
   21084:	69 2d       	mov	r22, r9
   21086:	6f 93       	push	r22
   21088:	68 2d       	mov	r22, r8
   2108a:	6f 93       	push	r22
   2108c:	6f 2d       	mov	r22, r15
   2108e:	6f 93       	push	r22
   21090:	6e 2d       	mov	r22, r14
   21092:	6f 93       	push	r22
   21094:	6d 2d       	mov	r22, r13
   21096:	6f 93       	push	r22
   21098:	6c 2d       	mov	r22, r12
   2109a:	6f 93       	push	r22
   2109c:	6b 2f       	mov	r22, r27
   2109e:	6f 93       	push	r22
   210a0:	6a 2f       	mov	r22, r26
   210a2:	6f 93       	push	r22
   210a4:	69 2f       	mov	r22, r25
   210a6:	6f 93       	push	r22
   210a8:	8f 93       	push	r24
   210aa:	85 2f       	mov	r24, r21
   210ac:	8f 93       	push	r24
   210ae:	84 2f       	mov	r24, r20
   210b0:	8f 93       	push	r24
   210b2:	88 ec       	ldi	r24, 0xC8	; 200
   210b4:	9b e3       	ldi	r25, 0x3B	; 59
   210b6:	89 2f       	mov	r24, r25
   210b8:	8f 93       	push	r24
   210ba:	88 ec       	ldi	r24, 0xC8	; 200
   210bc:	9b e3       	ldi	r25, 0x3B	; 59
   210be:	8f 93       	push	r24
   210c0:	1f 92       	push	r1
   210c2:	80 e8       	ldi	r24, 0x80	; 128
   210c4:	8f 93       	push	r24
   210c6:	83 2f       	mov	r24, r19
   210c8:	8f 93       	push	r24
   210ca:	82 2f       	mov	r24, r18
   210cc:	8f 93       	push	r24
   210ce:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
   210d2:	2d b7       	in	r18, 0x3d	; 61
   210d4:	3e b7       	in	r19, 0x3e	; 62
   210d6:	2c 5e       	subi	r18, 0xEC	; 236
   210d8:	3f 4f       	sbci	r19, 0xFF	; 255
   210da:	cd bf       	out	0x3d, r28	; 61
   210dc:	de bf       	out	0x3e, r29	; 62
   210de:	9c 01       	movw	r18, r24
   210e0:	8b 8d       	ldd	r24, Y+27	; 0x1b
   210e2:	9c 8d       	ldd	r25, Y+28	; 0x1c
   210e4:	82 0f       	add	r24, r18
   210e6:	93 1f       	adc	r25, r19
   210e8:	8b 8f       	std	Y+27, r24	; 0x1b
   210ea:	9c 8f       	std	Y+28, r25	; 0x1c

				l_aprs_alert_fsm_state = APRS_ALERT_FSM_STATE__DO_N3;
   210ec:	83 e0       	ldi	r24, 0x03	; 3
   210ee:	89 8f       	std	Y+25, r24	; 0x19
			}
			break;
   210f0:	6a c3       	rjmp	.+1748   	; 0x217c6 <task_main_aprs+0x150e>

			case APRS_ALERT_FSM_STATE__DO_N3:
			if ((l_aprs_alert_last + 2 * C_APRS_ALERT_MESSAGE_DELAY_SEC) < l_now_sec) {
   210f2:	29 89       	ldd	r18, Y+17	; 0x11
   210f4:	3a 89       	ldd	r19, Y+18	; 0x12
   210f6:	4b 89       	ldd	r20, Y+19	; 0x13
   210f8:	5c 89       	ldd	r21, Y+20	; 0x14
   210fa:	6d 89       	ldd	r22, Y+21	; 0x15
   210fc:	7e 89       	ldd	r23, Y+22	; 0x16
   210fe:	8f 89       	ldd	r24, Y+23	; 0x17
   21100:	98 8d       	ldd	r25, Y+24	; 0x18
   21102:	a4 e1       	ldi	r26, 0x14	; 20
   21104:	0f 94 c0 2e 	call	0x25d80	; 0x25d80 <__adddi3_s8>
   21108:	a2 2e       	mov	r10, r18
   2110a:	b3 2e       	mov	r11, r19
   2110c:	c4 2e       	mov	r12, r20
   2110e:	d5 2e       	mov	r13, r21
   21110:	e6 2e       	mov	r14, r22
   21112:	f7 2e       	mov	r15, r23
   21114:	08 2f       	mov	r16, r24
   21116:	19 2f       	mov	r17, r25
   21118:	8e 8d       	ldd	r24, Y+30	; 0x1e
   2111a:	9f 8d       	ldd	r25, Y+31	; 0x1f
   2111c:	a8 a1       	ldd	r26, Y+32	; 0x20
   2111e:	b9 a1       	ldd	r27, Y+33	; 0x21
   21120:	1c 01       	movw	r2, r24
   21122:	2d 01       	movw	r4, r26
   21124:	61 2c       	mov	r6, r1
   21126:	71 2c       	mov	r7, r1
   21128:	43 01       	movw	r8, r6
   2112a:	2a 2d       	mov	r18, r10
   2112c:	3b 2d       	mov	r19, r11
   2112e:	4c 2d       	mov	r20, r12
   21130:	5d 2d       	mov	r21, r13
   21132:	6e 2d       	mov	r22, r14
   21134:	7f 2d       	mov	r23, r15
   21136:	80 2f       	mov	r24, r16
   21138:	91 2f       	mov	r25, r17
   2113a:	a2 2c       	mov	r10, r2
   2113c:	b3 2c       	mov	r11, r3
   2113e:	c4 2c       	mov	r12, r4
   21140:	d5 2c       	mov	r13, r5
   21142:	e6 2c       	mov	r14, r6
   21144:	f7 2c       	mov	r15, r7
   21146:	08 2d       	mov	r16, r8
   21148:	19 2d       	mov	r17, r9
   2114a:	0f 94 d5 2e 	call	0x25daa	; 0x25daa <__cmpdi2>
   2114e:	08 f0       	brcs	.+2      	; 0x21152 <task_main_aprs+0xe9a>
   21150:	3c c3       	rjmp	.+1656   	; 0x217ca <task_main_aprs+0x1512>
				int32_t l_aprs_alert_2_mag_x_nT;
				int32_t l_aprs_alert_2_mag_y_nT;
				int32_t l_aprs_alert_2_mag_z_nT;

				flags = cpu_irq_save();
   21152:	0e 94 eb c7 	call	0x18fd6	; 0x18fd6 <cpu_irq_save>
   21156:	8a a3       	std	Y+34, r24	; 0x22
				l_aprs_alert_2_mag_x_nT = g_aprs_alert_2_mag_x_nT;
   21158:	9e 01       	movw	r18, r28
   2115a:	27 5b       	subi	r18, 0xB7	; 183
   2115c:	3f 4f       	sbci	r19, 0xFF	; 255
   2115e:	80 91 ee 26 	lds	r24, 0x26EE	; 0x8026ee <g_aprs_alert_2_mag_x_nT>
   21162:	90 91 ef 26 	lds	r25, 0x26EF	; 0x8026ef <g_aprs_alert_2_mag_x_nT+0x1>
   21166:	a0 91 f0 26 	lds	r26, 0x26F0	; 0x8026f0 <g_aprs_alert_2_mag_x_nT+0x2>
   2116a:	b0 91 f1 26 	lds	r27, 0x26F1	; 0x8026f1 <g_aprs_alert_2_mag_x_nT+0x3>
   2116e:	f9 01       	movw	r30, r18
   21170:	80 83       	st	Z, r24
   21172:	91 83       	std	Z+1, r25	; 0x01
   21174:	a2 83       	std	Z+2, r26	; 0x02
   21176:	b3 83       	std	Z+3, r27	; 0x03
				l_aprs_alert_2_mag_y_nT = g_aprs_alert_2_mag_y_nT;
   21178:	9e 01       	movw	r18, r28
   2117a:	23 5b       	subi	r18, 0xB3	; 179
   2117c:	3f 4f       	sbci	r19, 0xFF	; 255
   2117e:	80 91 f2 26 	lds	r24, 0x26F2	; 0x8026f2 <g_aprs_alert_2_mag_y_nT>
   21182:	90 91 f3 26 	lds	r25, 0x26F3	; 0x8026f3 <g_aprs_alert_2_mag_y_nT+0x1>
   21186:	a0 91 f4 26 	lds	r26, 0x26F4	; 0x8026f4 <g_aprs_alert_2_mag_y_nT+0x2>
   2118a:	b0 91 f5 26 	lds	r27, 0x26F5	; 0x8026f5 <g_aprs_alert_2_mag_y_nT+0x3>
   2118e:	f9 01       	movw	r30, r18
   21190:	80 83       	st	Z, r24
   21192:	91 83       	std	Z+1, r25	; 0x01
   21194:	a2 83       	std	Z+2, r26	; 0x02
   21196:	b3 83       	std	Z+3, r27	; 0x03
				l_aprs_alert_2_mag_z_nT = g_aprs_alert_2_mag_z_nT;
   21198:	9e 01       	movw	r18, r28
   2119a:	2f 5a       	subi	r18, 0xAF	; 175
   2119c:	3f 4f       	sbci	r19, 0xFF	; 255
   2119e:	80 91 f6 26 	lds	r24, 0x26F6	; 0x8026f6 <g_aprs_alert_2_mag_z_nT>
   211a2:	90 91 f7 26 	lds	r25, 0x26F7	; 0x8026f7 <g_aprs_alert_2_mag_z_nT+0x1>
   211a6:	a0 91 f8 26 	lds	r26, 0x26F8	; 0x8026f8 <g_aprs_alert_2_mag_z_nT+0x2>
   211aa:	b0 91 f9 26 	lds	r27, 0x26F9	; 0x8026f9 <g_aprs_alert_2_mag_z_nT+0x3>
   211ae:	f9 01       	movw	r30, r18
   211b0:	80 83       	st	Z, r24
   211b2:	91 83       	std	Z+1, r25	; 0x01
   211b4:	a2 83       	std	Z+2, r26	; 0x02
   211b6:	b3 83       	std	Z+3, r27	; 0x03
				cpu_irq_restore(flags);
   211b8:	8a a1       	ldd	r24, Y+34	; 0x22
   211ba:	0e 94 fb c7 	call	0x18ff6	; 0x18ff6 <cpu_irq_restore>

				if ((l_aprs_alert_reason == APRS_ALERT_REASON__MAGNET) || (l_aprs_alert_reason == APRS_ALERT_REASON__REQUEST)) {
   211be:	8a 8d       	ldd	r24, Y+26	; 0x1a
   211c0:	85 30       	cpi	r24, 0x05	; 5
   211c2:	19 f0       	breq	.+6      	; 0x211ca <task_main_aprs+0xf12>
   211c4:	8a 8d       	ldd	r24, Y+26	; 0x1a
   211c6:	86 30       	cpi	r24, 0x06	; 6
   211c8:	11 f4       	brne	.+4      	; 0x211ce <task_main_aprs+0xf16>
					l_mark = '*';
   211ca:	8a e2       	ldi	r24, 0x2A	; 42
   211cc:	8d 8f       	std	Y+29, r24	; 0x1d
				}

				/* Debug info at USB console */
				len = snprintf(g_prepare_buf, sizeof(g_prepare_buf), "#83 DEBUG: message N3 in queue ...\r\n");
   211ce:	85 e2       	ldi	r24, 0x25	; 37
   211d0:	e6 ef       	ldi	r30, 0xF6	; 246
   211d2:	f2 e2       	ldi	r31, 0x22	; 34
   211d4:	a3 e0       	ldi	r26, 0x03	; 3
   211d6:	bc e2       	ldi	r27, 0x2C	; 44
   211d8:	01 90       	ld	r0, Z+
   211da:	0d 92       	st	X+, r0
   211dc:	8a 95       	dec	r24
   211de:	e1 f7       	brne	.-8      	; 0x211d8 <task_main_aprs+0xf20>
   211e0:	84 e2       	ldi	r24, 0x24	; 36
   211e2:	90 e0       	ldi	r25, 0x00	; 0
   211e4:	8b 8f       	std	Y+27, r24	; 0x1b
   211e6:	9c 8f       	std	Y+28, r25	; 0x1c
				udi_write_tx_buf(g_prepare_buf, len, false);
   211e8:	8b 8d       	ldd	r24, Y+27	; 0x1b
   211ea:	40 e0       	ldi	r20, 0x00	; 0
   211ec:	68 2f       	mov	r22, r24
   211ee:	83 e0       	ldi	r24, 0x03	; 3
   211f0:	9c e2       	ldi	r25, 0x2C	; 44
   211f2:	0e 94 0a 3b 	call	0x7614	; 0x7614 <udi_write_tx_buf>

				/* Message content */
				len  = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_APRS_TX_FORWARD, g_aprs_source_callsign, g_aprs_source_ssid);
   211f6:	86 eb       	ldi	r24, 0xB6	; 182
   211f8:	96 e2       	ldi	r25, 0x26	; 38
   211fa:	89 2f       	mov	r24, r25
   211fc:	8f 93       	push	r24
   211fe:	86 eb       	ldi	r24, 0xB6	; 182
   21200:	96 e2       	ldi	r25, 0x26	; 38
   21202:	8f 93       	push	r24
   21204:	8a ea       	ldi	r24, 0xAA	; 170
   21206:	96 e2       	ldi	r25, 0x26	; 38
   21208:	89 2f       	mov	r24, r25
   2120a:	8f 93       	push	r24
   2120c:	8a ea       	ldi	r24, 0xAA	; 170
   2120e:	96 e2       	ldi	r25, 0x26	; 38
   21210:	8f 93       	push	r24
   21212:	8b e6       	ldi	r24, 0x6B	; 107
   21214:	9b e3       	ldi	r25, 0x3B	; 59
   21216:	89 2f       	mov	r24, r25
   21218:	8f 93       	push	r24
   2121a:	8b e6       	ldi	r24, 0x6B	; 107
   2121c:	9b e3       	ldi	r25, 0x3B	; 59
   2121e:	8f 93       	push	r24
   21220:	1f 92       	push	r1
   21222:	80 e8       	ldi	r24, 0x80	; 128
   21224:	8f 93       	push	r24
   21226:	83 e0       	ldi	r24, 0x03	; 3
   21228:	9c e2       	ldi	r25, 0x2C	; 44
   2122a:	89 2f       	mov	r24, r25
   2122c:	8f 93       	push	r24
   2122e:	83 e0       	ldi	r24, 0x03	; 3
   21230:	9c e2       	ldi	r25, 0x2C	; 44
   21232:	8f 93       	push	r24
   21234:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
   21238:	2d b7       	in	r18, 0x3d	; 61
   2123a:	3e b7       	in	r19, 0x3e	; 62
   2123c:	26 5f       	subi	r18, 0xF6	; 246
   2123e:	3f 4f       	sbci	r19, 0xFF	; 255
   21240:	cd bf       	out	0x3d, r28	; 61
   21242:	de bf       	out	0x3e, r29	; 62
   21244:	8b 8f       	std	Y+27, r24	; 0x1b
   21246:	9c 8f       	std	Y+28, r25	; 0x1c
				len += snprintf_P(g_prepare_buf + len, sizeof(g_prepare_buf), PM_APRS_TX_POS, l_lat_deg, l_lat_minutes, l_lat_hemisphere, PM_APRS_TX_SYMBOL_N3_TABLE_ID, l_lon_deg, l_lon_minutes, l_lon_hemisphere, PM_APRS_TX_SYMBOL_N3_CODE, l_course_deg, l_speed_kn);
   21248:	8a e6       	ldi	r24, 0x6A	; 106
   2124a:	08 2f       	mov	r16, r24
   2124c:	88 0f       	add	r24, r24
   2124e:	11 0b       	sbc	r17, r17
   21250:	8c 85       	ldd	r24, Y+12	; 0x0c
   21252:	a8 2f       	mov	r26, r24
   21254:	88 0f       	add	r24, r24
   21256:	bb 0b       	sbc	r27, r27
   21258:	8f 81       	ldd	r24, Y+7	; 0x07
   2125a:	e8 2f       	mov	r30, r24
   2125c:	f0 e0       	ldi	r31, 0x00	; 0
   2125e:	8f e2       	ldi	r24, 0x2F	; 47
   21260:	68 2f       	mov	r22, r24
   21262:	88 0f       	add	r24, r24
   21264:	77 0b       	sbc	r23, r23
   21266:	8e 81       	ldd	r24, Y+6	; 0x06
   21268:	48 2f       	mov	r20, r24
   2126a:	88 0f       	add	r24, r24
   2126c:	55 0b       	sbc	r21, r21
   2126e:	89 81       	ldd	r24, Y+1	; 0x01
   21270:	28 2f       	mov	r18, r24
   21272:	30 e0       	ldi	r19, 0x00	; 0
   21274:	8b 8d       	ldd	r24, Y+27	; 0x1b
   21276:	9c 8d       	ldd	r25, Y+28	; 0x1c
   21278:	8d 5f       	subi	r24, 0xFD	; 253
   2127a:	93 4d       	sbci	r25, 0xD3	; 211
   2127c:	f8 88       	ldd	r15, Y+16	; 0x10
   2127e:	ff 92       	push	r15
   21280:	ff 84       	ldd	r15, Y+15	; 0x0f
   21282:	ff 92       	push	r15
   21284:	fe 84       	ldd	r15, Y+14	; 0x0e
   21286:	ff 92       	push	r15
   21288:	fd 84       	ldd	r15, Y+13	; 0x0d
   2128a:	ff 92       	push	r15
   2128c:	f1 2e       	mov	r15, r17
   2128e:	ff 92       	push	r15
   21290:	10 2f       	mov	r17, r16
   21292:	1f 93       	push	r17
   21294:	1b 2f       	mov	r17, r27
   21296:	1f 93       	push	r17
   21298:	af 93       	push	r26
   2129a:	ab 85       	ldd	r26, Y+11	; 0x0b
   2129c:	af 93       	push	r26
   2129e:	aa 85       	ldd	r26, Y+10	; 0x0a
   212a0:	af 93       	push	r26
   212a2:	a9 85       	ldd	r26, Y+9	; 0x09
   212a4:	af 93       	push	r26
   212a6:	a8 85       	ldd	r26, Y+8	; 0x08
   212a8:	af 93       	push	r26
   212aa:	af 2f       	mov	r26, r31
   212ac:	af 93       	push	r26
   212ae:	ef 93       	push	r30
   212b0:	e7 2f       	mov	r30, r23
   212b2:	ef 93       	push	r30
   212b4:	6f 93       	push	r22
   212b6:	65 2f       	mov	r22, r21
   212b8:	6f 93       	push	r22
   212ba:	4f 93       	push	r20
   212bc:	4d 81       	ldd	r20, Y+5	; 0x05
   212be:	4f 93       	push	r20
   212c0:	4c 81       	ldd	r20, Y+4	; 0x04
   212c2:	4f 93       	push	r20
   212c4:	4b 81       	ldd	r20, Y+3	; 0x03
   212c6:	4f 93       	push	r20
   212c8:	4a 81       	ldd	r20, Y+2	; 0x02
   212ca:	4f 93       	push	r20
   212cc:	43 2f       	mov	r20, r19
   212ce:	4f 93       	push	r20
   212d0:	2f 93       	push	r18
   212d2:	2d e7       	ldi	r18, 0x7D	; 125
   212d4:	3b e3       	ldi	r19, 0x3B	; 59
   212d6:	23 2f       	mov	r18, r19
   212d8:	2f 93       	push	r18
   212da:	2d e7       	ldi	r18, 0x7D	; 125
   212dc:	3b e3       	ldi	r19, 0x3B	; 59
   212de:	2f 93       	push	r18
   212e0:	1f 92       	push	r1
   212e2:	20 e8       	ldi	r18, 0x80	; 128
   212e4:	2f 93       	push	r18
   212e6:	29 2f       	mov	r18, r25
   212e8:	2f 93       	push	r18
   212ea:	8f 93       	push	r24
   212ec:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
   212f0:	ed b7       	in	r30, 0x3d	; 61
   212f2:	fe b7       	in	r31, 0x3e	; 62
   212f4:	7e 96       	adiw	r30, 0x1e	; 30
   212f6:	cd bf       	out	0x3d, r28	; 61
   212f8:	de bf       	out	0x3e, r29	; 62
   212fa:	9c 01       	movw	r18, r24
   212fc:	8b 8d       	ldd	r24, Y+27	; 0x1b
   212fe:	9c 8d       	ldd	r25, Y+28	; 0x1c
   21300:	82 0f       	add	r24, r18
   21302:	93 1f       	adc	r25, r19
   21304:	8b 8f       	std	Y+27, r24	; 0x1b
   21306:	9c 8f       	std	Y+28, r25	; 0x1c
				len += snprintf_P(g_prepare_buf + len, sizeof(g_prepare_buf), PM_APRS_TX_N3, l_mark, l_aprs_alert_2_mag_x_nT / 1000.f, l_aprs_alert_2_mag_y_nT / 1000.f, l_aprs_alert_2_mag_z_nT / 1000.f);
   21308:	ce 01       	movw	r24, r28
   2130a:	8f 5a       	subi	r24, 0xAF	; 175
   2130c:	9f 4f       	sbci	r25, 0xFF	; 255
   2130e:	fc 01       	movw	r30, r24
   21310:	60 81       	ld	r22, Z
   21312:	71 81       	ldd	r23, Z+1	; 0x01
   21314:	82 81       	ldd	r24, Z+2	; 0x02
   21316:	93 81       	ldd	r25, Z+3	; 0x03
   21318:	0f 94 e9 25 	call	0x24bd2	; 0x24bd2 <__floatsisf>
   2131c:	dc 01       	movw	r26, r24
   2131e:	cb 01       	movw	r24, r22
   21320:	20 e0       	ldi	r18, 0x00	; 0
   21322:	30 e0       	ldi	r19, 0x00	; 0
   21324:	4a e7       	ldi	r20, 0x7A	; 122
   21326:	54 e4       	ldi	r21, 0x44	; 68
   21328:	bc 01       	movw	r22, r24
   2132a:	cd 01       	movw	r24, r26
   2132c:	0f 94 14 25 	call	0x24a28	; 0x24a28 <__divsf3>
   21330:	dc 01       	movw	r26, r24
   21332:	cb 01       	movw	r24, r22
   21334:	4c 01       	movw	r8, r24
   21336:	5d 01       	movw	r10, r26
   21338:	ce 01       	movw	r24, r28
   2133a:	83 5b       	subi	r24, 0xB3	; 179
   2133c:	9f 4f       	sbci	r25, 0xFF	; 255
   2133e:	fc 01       	movw	r30, r24
   21340:	60 81       	ld	r22, Z
   21342:	71 81       	ldd	r23, Z+1	; 0x01
   21344:	82 81       	ldd	r24, Z+2	; 0x02
   21346:	93 81       	ldd	r25, Z+3	; 0x03
   21348:	0f 94 e9 25 	call	0x24bd2	; 0x24bd2 <__floatsisf>
   2134c:	dc 01       	movw	r26, r24
   2134e:	cb 01       	movw	r24, r22
   21350:	20 e0       	ldi	r18, 0x00	; 0
   21352:	30 e0       	ldi	r19, 0x00	; 0
   21354:	4a e7       	ldi	r20, 0x7A	; 122
   21356:	54 e4       	ldi	r21, 0x44	; 68
   21358:	bc 01       	movw	r22, r24
   2135a:	cd 01       	movw	r24, r26
   2135c:	0f 94 14 25 	call	0x24a28	; 0x24a28 <__divsf3>
   21360:	dc 01       	movw	r26, r24
   21362:	cb 01       	movw	r24, r22
   21364:	6c 01       	movw	r12, r24
   21366:	7d 01       	movw	r14, r26
   21368:	ce 01       	movw	r24, r28
   2136a:	87 5b       	subi	r24, 0xB7	; 183
   2136c:	9f 4f       	sbci	r25, 0xFF	; 255
   2136e:	fc 01       	movw	r30, r24
   21370:	60 81       	ld	r22, Z
   21372:	71 81       	ldd	r23, Z+1	; 0x01
   21374:	82 81       	ldd	r24, Z+2	; 0x02
   21376:	93 81       	ldd	r25, Z+3	; 0x03
   21378:	0f 94 e9 25 	call	0x24bd2	; 0x24bd2 <__floatsisf>
   2137c:	dc 01       	movw	r26, r24
   2137e:	cb 01       	movw	r24, r22
   21380:	20 e0       	ldi	r18, 0x00	; 0
   21382:	30 e0       	ldi	r19, 0x00	; 0
   21384:	4a e7       	ldi	r20, 0x7A	; 122
   21386:	54 e4       	ldi	r21, 0x44	; 68
   21388:	bc 01       	movw	r22, r24
   2138a:	cd 01       	movw	r24, r26
   2138c:	0f 94 14 25 	call	0x24a28	; 0x24a28 <__divsf3>
   21390:	dc 01       	movw	r26, r24
   21392:	cb 01       	movw	r24, r22
   21394:	2d 8d       	ldd	r18, Y+29	; 0x1d
   21396:	42 2f       	mov	r20, r18
   21398:	22 0f       	add	r18, r18
   2139a:	55 0b       	sbc	r21, r21
   2139c:	2b 8d       	ldd	r18, Y+27	; 0x1b
   2139e:	3c 8d       	ldd	r19, Y+28	; 0x1c
   213a0:	2d 5f       	subi	r18, 0xFD	; 253
   213a2:	33 4d       	sbci	r19, 0xD3	; 211
   213a4:	6b 2d       	mov	r22, r11
   213a6:	6f 93       	push	r22
   213a8:	6a 2d       	mov	r22, r10
   213aa:	6f 93       	push	r22
   213ac:	69 2d       	mov	r22, r9
   213ae:	6f 93       	push	r22
   213b0:	68 2d       	mov	r22, r8
   213b2:	6f 93       	push	r22
   213b4:	6f 2d       	mov	r22, r15
   213b6:	6f 93       	push	r22
   213b8:	6e 2d       	mov	r22, r14
   213ba:	6f 93       	push	r22
   213bc:	6d 2d       	mov	r22, r13
   213be:	6f 93       	push	r22
   213c0:	6c 2d       	mov	r22, r12
   213c2:	6f 93       	push	r22
   213c4:	6b 2f       	mov	r22, r27
   213c6:	6f 93       	push	r22
   213c8:	6a 2f       	mov	r22, r26
   213ca:	6f 93       	push	r22
   213cc:	69 2f       	mov	r22, r25
   213ce:	6f 93       	push	r22
   213d0:	8f 93       	push	r24
   213d2:	85 2f       	mov	r24, r21
   213d4:	8f 93       	push	r24
   213d6:	84 2f       	mov	r24, r20
   213d8:	8f 93       	push	r24
   213da:	8b ee       	ldi	r24, 0xEB	; 235
   213dc:	9b e3       	ldi	r25, 0x3B	; 59
   213de:	89 2f       	mov	r24, r25
   213e0:	8f 93       	push	r24
   213e2:	8b ee       	ldi	r24, 0xEB	; 235
   213e4:	9b e3       	ldi	r25, 0x3B	; 59
   213e6:	8f 93       	push	r24
   213e8:	1f 92       	push	r1
   213ea:	80 e8       	ldi	r24, 0x80	; 128
   213ec:	8f 93       	push	r24
   213ee:	83 2f       	mov	r24, r19
   213f0:	8f 93       	push	r24
   213f2:	82 2f       	mov	r24, r18
   213f4:	8f 93       	push	r24
   213f6:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
   213fa:	2d b7       	in	r18, 0x3d	; 61
   213fc:	3e b7       	in	r19, 0x3e	; 62
   213fe:	2c 5e       	subi	r18, 0xEC	; 236
   21400:	3f 4f       	sbci	r19, 0xFF	; 255
   21402:	cd bf       	out	0x3d, r28	; 61
   21404:	de bf       	out	0x3e, r29	; 62
   21406:	9c 01       	movw	r18, r24
   21408:	8b 8d       	ldd	r24, Y+27	; 0x1b
   2140a:	9c 8d       	ldd	r25, Y+28	; 0x1c
   2140c:	82 0f       	add	r24, r18
   2140e:	93 1f       	adc	r25, r19
   21410:	8b 8f       	std	Y+27, r24	; 0x1b
   21412:	9c 8f       	std	Y+28, r25	; 0x1c

				l_aprs_alert_fsm_state = APRS_ALERT_FSM_STATE__DO_N4;
   21414:	84 e0       	ldi	r24, 0x04	; 4
   21416:	89 8f       	std	Y+25, r24	; 0x19
			}
			break;
   21418:	d8 c1       	rjmp	.+944    	; 0x217ca <task_main_aprs+0x1512>

			case APRS_ALERT_FSM_STATE__DO_N4:
			if ((l_aprs_alert_last + 3 * C_APRS_ALERT_MESSAGE_DELAY_SEC) < l_now_sec) {
   2141a:	29 89       	ldd	r18, Y+17	; 0x11
   2141c:	3a 89       	ldd	r19, Y+18	; 0x12
   2141e:	4b 89       	ldd	r20, Y+19	; 0x13
   21420:	5c 89       	ldd	r21, Y+20	; 0x14
   21422:	6d 89       	ldd	r22, Y+21	; 0x15
   21424:	7e 89       	ldd	r23, Y+22	; 0x16
   21426:	8f 89       	ldd	r24, Y+23	; 0x17
   21428:	98 8d       	ldd	r25, Y+24	; 0x18
   2142a:	ae e1       	ldi	r26, 0x1E	; 30
   2142c:	0f 94 c0 2e 	call	0x25d80	; 0x25d80 <__adddi3_s8>
   21430:	a2 2e       	mov	r10, r18
   21432:	b3 2e       	mov	r11, r19
   21434:	c4 2e       	mov	r12, r20
   21436:	d5 2e       	mov	r13, r21
   21438:	e6 2e       	mov	r14, r22
   2143a:	f7 2e       	mov	r15, r23
   2143c:	08 2f       	mov	r16, r24
   2143e:	19 2f       	mov	r17, r25
   21440:	8e 8d       	ldd	r24, Y+30	; 0x1e
   21442:	9f 8d       	ldd	r25, Y+31	; 0x1f
   21444:	a8 a1       	ldd	r26, Y+32	; 0x20
   21446:	b9 a1       	ldd	r27, Y+33	; 0x21
   21448:	1c 01       	movw	r2, r24
   2144a:	2d 01       	movw	r4, r26
   2144c:	61 2c       	mov	r6, r1
   2144e:	71 2c       	mov	r7, r1
   21450:	43 01       	movw	r8, r6
   21452:	2a 2d       	mov	r18, r10
   21454:	3b 2d       	mov	r19, r11
   21456:	4c 2d       	mov	r20, r12
   21458:	5d 2d       	mov	r21, r13
   2145a:	6e 2d       	mov	r22, r14
   2145c:	7f 2d       	mov	r23, r15
   2145e:	80 2f       	mov	r24, r16
   21460:	91 2f       	mov	r25, r17
   21462:	a2 2c       	mov	r10, r2
   21464:	b3 2c       	mov	r11, r3
   21466:	c4 2c       	mov	r12, r4
   21468:	d5 2c       	mov	r13, r5
   2146a:	e6 2c       	mov	r14, r6
   2146c:	f7 2c       	mov	r15, r7
   2146e:	08 2d       	mov	r16, r8
   21470:	19 2d       	mov	r17, r9
   21472:	0f 94 d5 2e 	call	0x25daa	; 0x25daa <__cmpdi2>
   21476:	08 f0       	brcs	.+2      	; 0x2147a <task_main_aprs+0x11c2>
   21478:	aa c1       	rjmp	.+852    	; 0x217ce <task_main_aprs+0x1516>
				float l_gns_msl_alt_m;
				int16_t l_twi1_hygro_DP_100;
				int32_t l_twi1_baro_p_h_100;

				flags = cpu_irq_save();
   2147a:	0e 94 eb c7 	call	0x18fd6	; 0x18fd6 <cpu_irq_save>
   2147e:	8a a3       	std	Y+34, r24	; 0x22
				l_gns_msl_alt_m		= g_gns_msl_alt_m;
   21480:	9e 01       	movw	r18, r28
   21482:	2b 5a       	subi	r18, 0xAB	; 171
   21484:	3f 4f       	sbci	r19, 0xFF	; 255
   21486:	80 91 8c 26 	lds	r24, 0x268C	; 0x80268c <g_gns_msl_alt_m>
   2148a:	90 91 8d 26 	lds	r25, 0x268D	; 0x80268d <g_gns_msl_alt_m+0x1>
   2148e:	a0 91 8e 26 	lds	r26, 0x268E	; 0x80268e <g_gns_msl_alt_m+0x2>
   21492:	b0 91 8f 26 	lds	r27, 0x268F	; 0x80268f <g_gns_msl_alt_m+0x3>
   21496:	f9 01       	movw	r30, r18
   21498:	80 83       	st	Z, r24
   2149a:	91 83       	std	Z+1, r25	; 0x01
   2149c:	a2 83       	std	Z+2, r26	; 0x02
   2149e:	b3 83       	std	Z+3, r27	; 0x03
				l_twi1_hygro_DP_100	= g_twi1_hygro_DP_100;
   214a0:	ce 01       	movw	r24, r28
   214a2:	87 5a       	subi	r24, 0xA7	; 167
   214a4:	9f 4f       	sbci	r25, 0xFF	; 255
   214a6:	20 91 e5 29 	lds	r18, 0x29E5	; 0x8029e5 <g_twi1_hygro_DP_100>
   214aa:	30 91 e6 29 	lds	r19, 0x29E6	; 0x8029e6 <g_twi1_hygro_DP_100+0x1>
   214ae:	fc 01       	movw	r30, r24
   214b0:	20 83       	st	Z, r18
   214b2:	31 83       	std	Z+1, r19	; 0x01
				l_twi1_baro_p_h_100	= g_qnh_p_h_100;
   214b4:	9e 01       	movw	r18, r28
   214b6:	25 5a       	subi	r18, 0xA5	; 165
   214b8:	3f 4f       	sbci	r19, 0xFF	; 255
   214ba:	80 91 6c 2a 	lds	r24, 0x2A6C	; 0x802a6c <g_qnh_p_h_100>
   214be:	90 91 6d 2a 	lds	r25, 0x2A6D	; 0x802a6d <g_qnh_p_h_100+0x1>
   214c2:	a0 91 6e 2a 	lds	r26, 0x2A6E	; 0x802a6e <g_qnh_p_h_100+0x2>
   214c6:	b0 91 6f 2a 	lds	r27, 0x2A6F	; 0x802a6f <g_qnh_p_h_100+0x3>
   214ca:	f9 01       	movw	r30, r18
   214cc:	80 83       	st	Z, r24
   214ce:	91 83       	std	Z+1, r25	; 0x01
   214d0:	a2 83       	std	Z+2, r26	; 0x02
   214d2:	b3 83       	std	Z+3, r27	; 0x03
				cpu_irq_restore(flags);
   214d4:	8a a1       	ldd	r24, Y+34	; 0x22
   214d6:	0e 94 fb c7 	call	0x18ff6	; 0x18ff6 <cpu_irq_restore>

				float l_gns_msl_alt_ft = l_gns_msl_alt_m >= 0.f ?  (0.5f + (l_gns_msl_alt_m / 0.3048f)) : (-0.5f + (l_gns_msl_alt_m / 0.3048f));
   214da:	ce 01       	movw	r24, r28
   214dc:	8b 5a       	subi	r24, 0xAB	; 171
   214de:	9f 4f       	sbci	r25, 0xFF	; 255
   214e0:	20 e0       	ldi	r18, 0x00	; 0
   214e2:	30 e0       	ldi	r19, 0x00	; 0
   214e4:	a9 01       	movw	r20, r18
   214e6:	fc 01       	movw	r30, r24
   214e8:	60 81       	ld	r22, Z
   214ea:	71 81       	ldd	r23, Z+1	; 0x01
   214ec:	82 81       	ldd	r24, Z+2	; 0x02
   214ee:	93 81       	ldd	r25, Z+3	; 0x03
   214f0:	0f 94 20 27 	call	0x24e40	; 0x24e40 <__gesf2>
   214f4:	88 23       	and	r24, r24
   214f6:	dc f0       	brlt	.+54     	; 0x2152e <task_main_aprs+0x1276>
   214f8:	ce 01       	movw	r24, r28
   214fa:	8b 5a       	subi	r24, 0xAB	; 171
   214fc:	9f 4f       	sbci	r25, 0xFF	; 255
   214fe:	2f eb       	ldi	r18, 0xBF	; 191
   21500:	3e e0       	ldi	r19, 0x0E	; 14
   21502:	4c e9       	ldi	r20, 0x9C	; 156
   21504:	5e e3       	ldi	r21, 0x3E	; 62
   21506:	fc 01       	movw	r30, r24
   21508:	60 81       	ld	r22, Z
   2150a:	71 81       	ldd	r23, Z+1	; 0x01
   2150c:	82 81       	ldd	r24, Z+2	; 0x02
   2150e:	93 81       	ldd	r25, Z+3	; 0x03
   21510:	0f 94 14 25 	call	0x24a28	; 0x24a28 <__divsf3>
   21514:	dc 01       	movw	r26, r24
   21516:	cb 01       	movw	r24, r22
   21518:	20 e0       	ldi	r18, 0x00	; 0
   2151a:	30 e0       	ldi	r19, 0x00	; 0
   2151c:	40 e0       	ldi	r20, 0x00	; 0
   2151e:	5f e3       	ldi	r21, 0x3F	; 63
   21520:	bc 01       	movw	r22, r24
   21522:	cd 01       	movw	r24, r26
   21524:	0f 94 a9 24 	call	0x24952	; 0x24952 <__addsf3>
   21528:	dc 01       	movw	r26, r24
   2152a:	cb 01       	movw	r24, r22
   2152c:	1a c0       	rjmp	.+52     	; 0x21562 <task_main_aprs+0x12aa>
   2152e:	ce 01       	movw	r24, r28
   21530:	8b 5a       	subi	r24, 0xAB	; 171
   21532:	9f 4f       	sbci	r25, 0xFF	; 255
   21534:	2f eb       	ldi	r18, 0xBF	; 191
   21536:	3e e0       	ldi	r19, 0x0E	; 14
   21538:	4c e9       	ldi	r20, 0x9C	; 156
   2153a:	5e e3       	ldi	r21, 0x3E	; 62
   2153c:	fc 01       	movw	r30, r24
   2153e:	60 81       	ld	r22, Z
   21540:	71 81       	ldd	r23, Z+1	; 0x01
   21542:	82 81       	ldd	r24, Z+2	; 0x02
   21544:	93 81       	ldd	r25, Z+3	; 0x03
   21546:	0f 94 14 25 	call	0x24a28	; 0x24a28 <__divsf3>
   2154a:	dc 01       	movw	r26, r24
   2154c:	cb 01       	movw	r24, r22
   2154e:	20 e0       	ldi	r18, 0x00	; 0
   21550:	30 e0       	ldi	r19, 0x00	; 0
   21552:	40 e0       	ldi	r20, 0x00	; 0
   21554:	5f e3       	ldi	r21, 0x3F	; 63
   21556:	bc 01       	movw	r22, r24
   21558:	cd 01       	movw	r24, r26
   2155a:	0f 94 a8 24 	call	0x24950	; 0x24950 <__subsf3>
   2155e:	dc 01       	movw	r26, r24
   21560:	cb 01       	movw	r24, r22
   21562:	9e 01       	movw	r18, r28
   21564:	21 5a       	subi	r18, 0xA1	; 161
   21566:	3f 4f       	sbci	r19, 0xFF	; 255
   21568:	f9 01       	movw	r30, r18
   2156a:	80 83       	st	Z, r24
   2156c:	91 83       	std	Z+1, r25	; 0x01
   2156e:	a2 83       	std	Z+2, r26	; 0x02
   21570:	b3 83       	std	Z+3, r27	; 0x03

				if (l_aprs_alert_reason == APRS_ALERT_REASON__REQUEST) {
   21572:	8a 8d       	ldd	r24, Y+26	; 0x1a
   21574:	86 30       	cpi	r24, 0x06	; 6
   21576:	11 f4       	brne	.+4      	; 0x2157c <task_main_aprs+0x12c4>
					l_mark = '*';
   21578:	8a e2       	ldi	r24, 0x2A	; 42
   2157a:	8d 8f       	std	Y+29, r24	; 0x1d
				}

				/* Debug info at USB console */
				len = snprintf(g_prepare_buf, sizeof(g_prepare_buf), "#84 DEBUG: message N4 in queue ...\r\n");
   2157c:	85 e2       	ldi	r24, 0x25	; 37
   2157e:	eb e1       	ldi	r30, 0x1B	; 27
   21580:	f3 e2       	ldi	r31, 0x23	; 35
   21582:	a3 e0       	ldi	r26, 0x03	; 3
   21584:	bc e2       	ldi	r27, 0x2C	; 44
   21586:	01 90       	ld	r0, Z+
   21588:	0d 92       	st	X+, r0
   2158a:	8a 95       	dec	r24
   2158c:	e1 f7       	brne	.-8      	; 0x21586 <task_main_aprs+0x12ce>
   2158e:	84 e2       	ldi	r24, 0x24	; 36
   21590:	90 e0       	ldi	r25, 0x00	; 0
   21592:	8b 8f       	std	Y+27, r24	; 0x1b
   21594:	9c 8f       	std	Y+28, r25	; 0x1c
				udi_write_tx_buf(g_prepare_buf, len, false);
   21596:	8b 8d       	ldd	r24, Y+27	; 0x1b
   21598:	40 e0       	ldi	r20, 0x00	; 0
   2159a:	68 2f       	mov	r22, r24
   2159c:	83 e0       	ldi	r24, 0x03	; 3
   2159e:	9c e2       	ldi	r25, 0x2C	; 44
   215a0:	0e 94 0a 3b 	call	0x7614	; 0x7614 <udi_write_tx_buf>

				/* Message content */
				len  = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_APRS_TX_FORWARD, g_aprs_source_callsign, "-11");  // Hard coded source SSID = 11 (Balloon)
   215a4:	80 e4       	ldi	r24, 0x40	; 64
   215a6:	93 e2       	ldi	r25, 0x23	; 35
   215a8:	89 2f       	mov	r24, r25
   215aa:	8f 93       	push	r24
   215ac:	80 e4       	ldi	r24, 0x40	; 64
   215ae:	93 e2       	ldi	r25, 0x23	; 35
   215b0:	8f 93       	push	r24
   215b2:	8a ea       	ldi	r24, 0xAA	; 170
   215b4:	96 e2       	ldi	r25, 0x26	; 38
   215b6:	89 2f       	mov	r24, r25
   215b8:	8f 93       	push	r24
   215ba:	8a ea       	ldi	r24, 0xAA	; 170
   215bc:	96 e2       	ldi	r25, 0x26	; 38
   215be:	8f 93       	push	r24
   215c0:	8b e6       	ldi	r24, 0x6B	; 107
   215c2:	9b e3       	ldi	r25, 0x3B	; 59
   215c4:	89 2f       	mov	r24, r25
   215c6:	8f 93       	push	r24
   215c8:	8b e6       	ldi	r24, 0x6B	; 107
   215ca:	9b e3       	ldi	r25, 0x3B	; 59
   215cc:	8f 93       	push	r24
   215ce:	1f 92       	push	r1
   215d0:	80 e8       	ldi	r24, 0x80	; 128
   215d2:	8f 93       	push	r24
   215d4:	83 e0       	ldi	r24, 0x03	; 3
   215d6:	9c e2       	ldi	r25, 0x2C	; 44
   215d8:	89 2f       	mov	r24, r25
   215da:	8f 93       	push	r24
   215dc:	83 e0       	ldi	r24, 0x03	; 3
   215de:	9c e2       	ldi	r25, 0x2C	; 44
   215e0:	8f 93       	push	r24
   215e2:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
   215e6:	2d b7       	in	r18, 0x3d	; 61
   215e8:	3e b7       	in	r19, 0x3e	; 62
   215ea:	26 5f       	subi	r18, 0xF6	; 246
   215ec:	3f 4f       	sbci	r19, 0xFF	; 255
   215ee:	cd bf       	out	0x3d, r28	; 61
   215f0:	de bf       	out	0x3e, r29	; 62
   215f2:	8b 8f       	std	Y+27, r24	; 0x1b
   215f4:	9c 8f       	std	Y+28, r25	; 0x1c
				len += snprintf_P(g_prepare_buf + len, sizeof(g_prepare_buf), PM_APRS_TX_POS, l_lat_deg, l_lat_minutes, l_lat_hemisphere, PM_APRS_TX_SYMBOL_N4_TABLE_ID, l_lon_deg, l_lon_minutes, l_lon_hemisphere, PM_APRS_TX_SYMBOL_N4_CODE, l_course_deg, l_speed_kn);
   215f6:	87 e5       	ldi	r24, 0x57	; 87
   215f8:	08 2f       	mov	r16, r24
   215fa:	88 0f       	add	r24, r24
   215fc:	11 0b       	sbc	r17, r17
   215fe:	8c 85       	ldd	r24, Y+12	; 0x0c
   21600:	a8 2f       	mov	r26, r24
   21602:	88 0f       	add	r24, r24
   21604:	bb 0b       	sbc	r27, r27
   21606:	8f 81       	ldd	r24, Y+7	; 0x07
   21608:	e8 2f       	mov	r30, r24
   2160a:	f0 e0       	ldi	r31, 0x00	; 0
   2160c:	8f e2       	ldi	r24, 0x2F	; 47
   2160e:	68 2f       	mov	r22, r24
   21610:	88 0f       	add	r24, r24
   21612:	77 0b       	sbc	r23, r23
   21614:	8e 81       	ldd	r24, Y+6	; 0x06
   21616:	48 2f       	mov	r20, r24
   21618:	88 0f       	add	r24, r24
   2161a:	55 0b       	sbc	r21, r21
   2161c:	89 81       	ldd	r24, Y+1	; 0x01
   2161e:	28 2f       	mov	r18, r24
   21620:	30 e0       	ldi	r19, 0x00	; 0
   21622:	8b 8d       	ldd	r24, Y+27	; 0x1b
   21624:	9c 8d       	ldd	r25, Y+28	; 0x1c
   21626:	8d 5f       	subi	r24, 0xFD	; 253
   21628:	93 4d       	sbci	r25, 0xD3	; 211
   2162a:	f8 88       	ldd	r15, Y+16	; 0x10
   2162c:	ff 92       	push	r15
   2162e:	ff 84       	ldd	r15, Y+15	; 0x0f
   21630:	ff 92       	push	r15
   21632:	fe 84       	ldd	r15, Y+14	; 0x0e
   21634:	ff 92       	push	r15
   21636:	fd 84       	ldd	r15, Y+13	; 0x0d
   21638:	ff 92       	push	r15
   2163a:	f1 2e       	mov	r15, r17
   2163c:	ff 92       	push	r15
   2163e:	10 2f       	mov	r17, r16
   21640:	1f 93       	push	r17
   21642:	1b 2f       	mov	r17, r27
   21644:	1f 93       	push	r17
   21646:	af 93       	push	r26
   21648:	ab 85       	ldd	r26, Y+11	; 0x0b
   2164a:	af 93       	push	r26
   2164c:	aa 85       	ldd	r26, Y+10	; 0x0a
   2164e:	af 93       	push	r26
   21650:	a9 85       	ldd	r26, Y+9	; 0x09
   21652:	af 93       	push	r26
   21654:	a8 85       	ldd	r26, Y+8	; 0x08
   21656:	af 93       	push	r26
   21658:	af 2f       	mov	r26, r31
   2165a:	af 93       	push	r26
   2165c:	ef 93       	push	r30
   2165e:	e7 2f       	mov	r30, r23
   21660:	ef 93       	push	r30
   21662:	6f 93       	push	r22
   21664:	65 2f       	mov	r22, r21
   21666:	6f 93       	push	r22
   21668:	4f 93       	push	r20
   2166a:	4d 81       	ldd	r20, Y+5	; 0x05
   2166c:	4f 93       	push	r20
   2166e:	4c 81       	ldd	r20, Y+4	; 0x04
   21670:	4f 93       	push	r20
   21672:	4b 81       	ldd	r20, Y+3	; 0x03
   21674:	4f 93       	push	r20
   21676:	4a 81       	ldd	r20, Y+2	; 0x02
   21678:	4f 93       	push	r20
   2167a:	43 2f       	mov	r20, r19
   2167c:	4f 93       	push	r20
   2167e:	2f 93       	push	r18
   21680:	2d e7       	ldi	r18, 0x7D	; 125
   21682:	3b e3       	ldi	r19, 0x3B	; 59
   21684:	23 2f       	mov	r18, r19
   21686:	2f 93       	push	r18
   21688:	2d e7       	ldi	r18, 0x7D	; 125
   2168a:	3b e3       	ldi	r19, 0x3B	; 59
   2168c:	2f 93       	push	r18
   2168e:	1f 92       	push	r1
   21690:	20 e8       	ldi	r18, 0x80	; 128
   21692:	2f 93       	push	r18
   21694:	29 2f       	mov	r18, r25
   21696:	2f 93       	push	r18
   21698:	8f 93       	push	r24
   2169a:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
   2169e:	ed b7       	in	r30, 0x3d	; 61
   216a0:	fe b7       	in	r31, 0x3e	; 62
   216a2:	7e 96       	adiw	r30, 0x1e	; 30
   216a4:	cd bf       	out	0x3d, r28	; 61
   216a6:	de bf       	out	0x3e, r29	; 62
   216a8:	9c 01       	movw	r18, r24
   216aa:	8b 8d       	ldd	r24, Y+27	; 0x1b
   216ac:	9c 8d       	ldd	r25, Y+28	; 0x1c
   216ae:	82 0f       	add	r24, r18
   216b0:	93 1f       	adc	r25, r19
   216b2:	8b 8f       	std	Y+27, r24	; 0x1b
   216b4:	9c 8f       	std	Y+28, r25	; 0x1c
				len += snprintf_P(g_prepare_buf + len, sizeof(g_prepare_buf), PM_APRS_TX_N4, l_mark, (long)l_gns_msl_alt_ft, l_twi1_hygro_DP_100 / 100.f, l_twi1_baro_p_h_100 / 100.f);
   216b6:	ce 01       	movw	r24, r28
   216b8:	85 5a       	subi	r24, 0xA5	; 165
   216ba:	9f 4f       	sbci	r25, 0xFF	; 255
   216bc:	fc 01       	movw	r30, r24
   216be:	60 81       	ld	r22, Z
   216c0:	71 81       	ldd	r23, Z+1	; 0x01
   216c2:	82 81       	ldd	r24, Z+2	; 0x02
   216c4:	93 81       	ldd	r25, Z+3	; 0x03
   216c6:	0f 94 e9 25 	call	0x24bd2	; 0x24bd2 <__floatsisf>
   216ca:	dc 01       	movw	r26, r24
   216cc:	cb 01       	movw	r24, r22
   216ce:	20 e0       	ldi	r18, 0x00	; 0
   216d0:	30 e0       	ldi	r19, 0x00	; 0
   216d2:	48 ec       	ldi	r20, 0xC8	; 200
   216d4:	52 e4       	ldi	r21, 0x42	; 66
   216d6:	bc 01       	movw	r22, r24
   216d8:	cd 01       	movw	r24, r26
   216da:	0f 94 14 25 	call	0x24a28	; 0x24a28 <__divsf3>
   216de:	dc 01       	movw	r26, r24
   216e0:	cb 01       	movw	r24, r22
   216e2:	4c 01       	movw	r8, r24
   216e4:	5d 01       	movw	r10, r26
   216e6:	ce 01       	movw	r24, r28
   216e8:	87 5a       	subi	r24, 0xA7	; 167
   216ea:	9f 4f       	sbci	r25, 0xFF	; 255
   216ec:	fc 01       	movw	r30, r24
   216ee:	80 81       	ld	r24, Z
   216f0:	91 81       	ldd	r25, Z+1	; 0x01
   216f2:	09 2e       	mov	r0, r25
   216f4:	00 0c       	add	r0, r0
   216f6:	aa 0b       	sbc	r26, r26
   216f8:	bb 0b       	sbc	r27, r27
   216fa:	bc 01       	movw	r22, r24
   216fc:	cd 01       	movw	r24, r26
   216fe:	0f 94 e9 25 	call	0x24bd2	; 0x24bd2 <__floatsisf>
   21702:	dc 01       	movw	r26, r24
   21704:	cb 01       	movw	r24, r22
   21706:	20 e0       	ldi	r18, 0x00	; 0
   21708:	30 e0       	ldi	r19, 0x00	; 0
   2170a:	48 ec       	ldi	r20, 0xC8	; 200
   2170c:	52 e4       	ldi	r21, 0x42	; 66
   2170e:	bc 01       	movw	r22, r24
   21710:	cd 01       	movw	r24, r26
   21712:	0f 94 14 25 	call	0x24a28	; 0x24a28 <__divsf3>
   21716:	dc 01       	movw	r26, r24
   21718:	cb 01       	movw	r24, r22
   2171a:	6c 01       	movw	r12, r24
   2171c:	7d 01       	movw	r14, r26
   2171e:	ce 01       	movw	r24, r28
   21720:	81 5a       	subi	r24, 0xA1	; 161
   21722:	9f 4f       	sbci	r25, 0xFF	; 255
   21724:	fc 01       	movw	r30, r24
   21726:	60 81       	ld	r22, Z
   21728:	71 81       	ldd	r23, Z+1	; 0x01
   2172a:	82 81       	ldd	r24, Z+2	; 0x02
   2172c:	93 81       	ldd	r25, Z+3	; 0x03
   2172e:	0f 94 b6 25 	call	0x24b6c	; 0x24b6c <__fixsfsi>
   21732:	dc 01       	movw	r26, r24
   21734:	cb 01       	movw	r24, r22
   21736:	2d 8d       	ldd	r18, Y+29	; 0x1d
   21738:	42 2f       	mov	r20, r18
   2173a:	22 0f       	add	r18, r18
   2173c:	55 0b       	sbc	r21, r21
   2173e:	2b 8d       	ldd	r18, Y+27	; 0x1b
   21740:	3c 8d       	ldd	r19, Y+28	; 0x1c
   21742:	2d 5f       	subi	r18, 0xFD	; 253
   21744:	33 4d       	sbci	r19, 0xD3	; 211
   21746:	6b 2d       	mov	r22, r11
   21748:	6f 93       	push	r22
   2174a:	6a 2d       	mov	r22, r10
   2174c:	6f 93       	push	r22
   2174e:	69 2d       	mov	r22, r9
   21750:	6f 93       	push	r22
   21752:	68 2d       	mov	r22, r8
   21754:	6f 93       	push	r22
   21756:	6f 2d       	mov	r22, r15
   21758:	6f 93       	push	r22
   2175a:	6e 2d       	mov	r22, r14
   2175c:	6f 93       	push	r22
   2175e:	6d 2d       	mov	r22, r13
   21760:	6f 93       	push	r22
   21762:	6c 2d       	mov	r22, r12
   21764:	6f 93       	push	r22
   21766:	6b 2f       	mov	r22, r27
   21768:	6f 93       	push	r22
   2176a:	6a 2f       	mov	r22, r26
   2176c:	6f 93       	push	r22
   2176e:	69 2f       	mov	r22, r25
   21770:	6f 93       	push	r22
   21772:	8f 93       	push	r24
   21774:	85 2f       	mov	r24, r21
   21776:	8f 93       	push	r24
   21778:	84 2f       	mov	r24, r20
   2177a:	8f 93       	push	r24
   2177c:	81 e1       	ldi	r24, 0x11	; 17
   2177e:	9c e3       	ldi	r25, 0x3C	; 60
   21780:	89 2f       	mov	r24, r25
   21782:	8f 93       	push	r24
   21784:	81 e1       	ldi	r24, 0x11	; 17
   21786:	9c e3       	ldi	r25, 0x3C	; 60
   21788:	8f 93       	push	r24
   2178a:	1f 92       	push	r1
   2178c:	80 e8       	ldi	r24, 0x80	; 128
   2178e:	8f 93       	push	r24
   21790:	83 2f       	mov	r24, r19
   21792:	8f 93       	push	r24
   21794:	82 2f       	mov	r24, r18
   21796:	8f 93       	push	r24
   21798:	0f 94 7d 32 	call	0x264fa	; 0x264fa <snprintf_P>
   2179c:	2d b7       	in	r18, 0x3d	; 61
   2179e:	3e b7       	in	r19, 0x3e	; 62
   217a0:	2c 5e       	subi	r18, 0xEC	; 236
   217a2:	3f 4f       	sbci	r19, 0xFF	; 255
   217a4:	cd bf       	out	0x3d, r28	; 61
   217a6:	de bf       	out	0x3e, r29	; 62
   217a8:	9c 01       	movw	r18, r24
   217aa:	8b 8d       	ldd	r24, Y+27	; 0x1b
   217ac:	9c 8d       	ldd	r25, Y+28	; 0x1c
   217ae:	82 0f       	add	r24, r18
   217b0:	93 1f       	adc	r25, r19
   217b2:	8b 8f       	std	Y+27, r24	; 0x1b
   217b4:	9c 8f       	std	Y+28, r25	; 0x1c

				l_aprs_alert_fsm_state	= APRS_ALERT_FSM_STATE__NOOP;
   217b6:	19 8e       	std	Y+25, r1	; 0x19
				l_aprs_alert_reason		= APRS_ALERT_REASON__NONE;
   217b8:	1a 8e       	std	Y+26, r1	; 0x1a
			}
			break;
   217ba:	09 c0       	rjmp	.+18     	; 0x217ce <task_main_aprs+0x1516>

			default:
				l_aprs_alert_fsm_state	= APRS_ALERT_FSM_STATE__NOOP;
   217bc:	19 8e       	std	Y+25, r1	; 0x19
				l_aprs_alert_reason		= APRS_ALERT_REASON__NONE;
   217be:	1a 8e       	std	Y+26, r1	; 0x1a
   217c0:	07 c0       	rjmp	.+14     	; 0x217d0 <task_main_aprs+0x1518>
					} else {
						s_count = 0;
					}
				}
			}
			break;
   217c2:	00 00       	nop
   217c4:	05 c0       	rjmp	.+10     	; 0x217d0 <task_main_aprs+0x1518>
				len += snprintf_P(g_prepare_buf + len, sizeof(g_prepare_buf), PM_APRS_TX_POS, l_lat_deg, l_lat_minutes, l_lat_hemisphere, PM_APRS_TX_SYMBOL_N2_TABLE_ID, l_lon_deg, l_lon_minutes, l_lon_hemisphere, PM_APRS_TX_SYMBOL_N2_CODE, l_course_deg, l_speed_kn);
				len += snprintf_P(g_prepare_buf + len, sizeof(g_prepare_buf), PM_APRS_TX_N2, l_mark, l_aprs_alert_1_accel_x_mg / 1000.f, l_aprs_alert_1_accel_y_mg / 1000.f, l_aprs_alert_1_accel_z_mg / 1000.f);

				l_aprs_alert_fsm_state = APRS_ALERT_FSM_STATE__DO_N3;
			}
			break;
   217c6:	00 00       	nop
   217c8:	03 c0       	rjmp	.+6      	; 0x217d0 <task_main_aprs+0x1518>
				len += snprintf_P(g_prepare_buf + len, sizeof(g_prepare_buf), PM_APRS_TX_POS, l_lat_deg, l_lat_minutes, l_lat_hemisphere, PM_APRS_TX_SYMBOL_N3_TABLE_ID, l_lon_deg, l_lon_minutes, l_lon_hemisphere, PM_APRS_TX_SYMBOL_N3_CODE, l_course_deg, l_speed_kn);
				len += snprintf_P(g_prepare_buf + len, sizeof(g_prepare_buf), PM_APRS_TX_N3, l_mark, l_aprs_alert_2_mag_x_nT / 1000.f, l_aprs_alert_2_mag_y_nT / 1000.f, l_aprs_alert_2_mag_z_nT / 1000.f);

				l_aprs_alert_fsm_state = APRS_ALERT_FSM_STATE__DO_N4;
			}
			break;
   217ca:	00 00       	nop
   217cc:	01 c0       	rjmp	.+2      	; 0x217d0 <task_main_aprs+0x1518>
				len += snprintf_P(g_prepare_buf + len, sizeof(g_prepare_buf), PM_APRS_TX_N4, l_mark, (long)l_gns_msl_alt_ft, l_twi1_hygro_DP_100 / 100.f, l_twi1_baro_p_h_100 / 100.f);

				l_aprs_alert_fsm_state	= APRS_ALERT_FSM_STATE__NOOP;
				l_aprs_alert_reason		= APRS_ALERT_REASON__NONE;
			}
			break;
   217ce:	00 00       	nop
		}
	} while (false);

	/* Write back to the global variables */
	{
		flags = cpu_irq_save();
   217d0:	0e 94 eb c7 	call	0x18fd6	; 0x18fd6 <cpu_irq_save>
   217d4:	8a a3       	std	Y+34, r24	; 0x22
		g_aprs_alert_last		= l_aprs_alert_last;
   217d6:	89 89       	ldd	r24, Y+17	; 0x11
   217d8:	80 93 ca 26 	sts	0x26CA, r24	; 0x8026ca <g_aprs_alert_last>
   217dc:	8a 89       	ldd	r24, Y+18	; 0x12
   217de:	80 93 cb 26 	sts	0x26CB, r24	; 0x8026cb <g_aprs_alert_last+0x1>
   217e2:	8b 89       	ldd	r24, Y+19	; 0x13
   217e4:	80 93 cc 26 	sts	0x26CC, r24	; 0x8026cc <g_aprs_alert_last+0x2>
   217e8:	8c 89       	ldd	r24, Y+20	; 0x14
   217ea:	80 93 cd 26 	sts	0x26CD, r24	; 0x8026cd <g_aprs_alert_last+0x3>
   217ee:	8d 89       	ldd	r24, Y+21	; 0x15
   217f0:	80 93 ce 26 	sts	0x26CE, r24	; 0x8026ce <g_aprs_alert_last+0x4>
   217f4:	8e 89       	ldd	r24, Y+22	; 0x16
   217f6:	80 93 cf 26 	sts	0x26CF, r24	; 0x8026cf <g_aprs_alert_last+0x5>
   217fa:	8f 89       	ldd	r24, Y+23	; 0x17
   217fc:	80 93 d0 26 	sts	0x26D0, r24	; 0x8026d0 <g_aprs_alert_last+0x6>
   21800:	88 8d       	ldd	r24, Y+24	; 0x18
   21802:	80 93 d1 26 	sts	0x26D1, r24	; 0x8026d1 <g_aprs_alert_last+0x7>
		g_aprs_alert_fsm_state	= l_aprs_alert_fsm_state;
   21806:	89 8d       	ldd	r24, Y+25	; 0x19
   21808:	80 93 d2 26 	sts	0x26D2, r24	; 0x8026d2 <g_aprs_alert_fsm_state>
		g_aprs_alert_reason		= l_aprs_alert_reason;
   2180c:	8a 8d       	ldd	r24, Y+26	; 0x1a
   2180e:	80 93 d3 26 	sts	0x26D3, r24	; 0x8026d3 <g_aprs_alert_reason>
		cpu_irq_restore(flags);
   21812:	8a a1       	ldd	r24, Y+34	; 0x22
   21814:	0e 94 fb c7 	call	0x18ff6	; 0x18ff6 <cpu_irq_restore>
	}

	/* Message content ready */
	if (len) {
   21818:	8b 8d       	ldd	r24, Y+27	; 0x1b
   2181a:	9c 8d       	ldd	r25, Y+28	; 0x1c
   2181c:	89 2b       	or	r24, r25
   2181e:	79 f0       	breq	.+30     	; 0x2183e <task_main_aprs+0x1586>
		/* Transport APRS message to network */
		{
			aprs_message_begin();
   21820:	0e 94 d4 ea 	call	0x1d5a8	; 0x1d5a8 <aprs_message_begin>

			/* Sending APRS information to the server */
			aprs_message_send(g_prepare_buf, len);
   21824:	8b 8d       	ldd	r24, Y+27	; 0x1b
   21826:	9c 8d       	ldd	r25, Y+28	; 0x1c
   21828:	bc 01       	movw	r22, r24
   2182a:	83 e0       	ldi	r24, 0x03	; 3
   2182c:	9c e2       	ldi	r25, 0x2C	; 44
   2182e:	0e 94 ea ea 	call	0x1d5d4	; 0x1d5d4 <aprs_message_send>

			aprs_message_end();
   21832:	0e 94 df ea 	call	0x1d5be	; 0x1d5be <aprs_message_end>
   21836:	03 c0       	rjmp	.+6      	; 0x2183e <task_main_aprs+0x1586>
	int							len						= 0;
	irqflags_t					flags;

	/* Once a second to be processed - do not send when APRS is disabled nor GPS ready */
	if ((s_now_sec == l_now_sec) || !g_gsm_enable || !g_gsm_aprs_enable || !g_gns_fix_status) {
		return;
   21838:	00 00       	nop
   2183a:	01 c0       	rjmp	.+2      	; 0x2183e <task_main_aprs+0x1586>
		cpu_irq_restore(flags);
	}

	/* GNSS has to set the clock first */
	if (!l_boot_time_ts) {
		return;
   2183c:	00 00       	nop
			aprs_message_send(g_prepare_buf, len);

			aprs_message_end();
		}
	}
}
   2183e:	ca 59       	subi	r28, 0x9A	; 154
   21840:	df 4f       	sbci	r29, 0xFF	; 255
   21842:	cd bf       	out	0x3d, r28	; 61
   21844:	de bf       	out	0x3e, r29	; 62
   21846:	df 91       	pop	r29
   21848:	cf 91       	pop	r28
   2184a:	1f 91       	pop	r17
   2184c:	0f 91       	pop	r16
   2184e:	ff 90       	pop	r15
   21850:	ef 90       	pop	r14
   21852:	df 90       	pop	r13
   21854:	cf 90       	pop	r12
   21856:	bf 90       	pop	r11
   21858:	af 90       	pop	r10
   2185a:	9f 90       	pop	r9
   2185c:	8f 90       	pop	r8
   2185e:	7f 90       	pop	r7
   21860:	6f 90       	pop	r6
   21862:	5f 90       	pop	r5
   21864:	4f 90       	pop	r4
   21866:	3f 90       	pop	r3
   21868:	2f 90       	pop	r2
   2186a:	08 95       	ret

0002186c <task>:

static void task(void)
{
   2186c:	cf 93       	push	r28
   2186e:	df 93       	push	r29
   21870:	00 d0       	rcall	.+0      	; 0x21872 <task+0x6>
   21872:	1f 92       	push	r1
   21874:	cd b7       	in	r28, 0x3d	; 61
   21876:	de b7       	in	r29, 0x3e	; 62
	if (g_workmode == WORKMODE_RUN) {
   21878:	80 91 01 27 	lds	r24, 0x2701	; 0x802701 <g_workmode>
   2187c:	82 30       	cpi	r24, 0x02	; 2
   2187e:	c1 f5       	brne	.+112    	; 0x218f0 <task+0x84>
		uint32_t now = tcc1_get_time();
   21880:	0e 94 31 f4 	call	0x1e862	; 0x1e862 <tcc1_get_time>
   21884:	dc 01       	movw	r26, r24
   21886:	cb 01       	movw	r24, r22
   21888:	89 83       	std	Y+1, r24	; 0x01
   2188a:	9a 83       	std	Y+2, r25	; 0x02
   2188c:	ab 83       	std	Y+3, r26	; 0x03
   2188e:	bc 83       	std	Y+4, r27	; 0x04

		/* TASK when woken up and all ISRs are done */
		/* note: ADC and DAC are handled by the scheduler */
		task_serial(now);									// Handle serial communication with the SIM808
   21890:	89 81       	ldd	r24, Y+1	; 0x01
   21892:	9a 81       	ldd	r25, Y+2	; 0x02
   21894:	ab 81       	ldd	r26, Y+3	; 0x03
   21896:	bc 81       	ldd	r27, Y+4	; 0x04
   21898:	bc 01       	movw	r22, r24
   2189a:	cd 01       	movw	r24, r26
   2189c:	0e 94 a4 39 	call	0x7348	; 0x7348 <task_serial>
		task_twi(now);										// Handle (TWI1 and) TWI2 communications
   218a0:	89 81       	ldd	r24, Y+1	; 0x01
   218a2:	9a 81       	ldd	r25, Y+2	; 0x02
   218a4:	ab 81       	ldd	r26, Y+3	; 0x03
   218a6:	bc 81       	ldd	r27, Y+4	; 0x04
   218a8:	bc 01       	movw	r22, r24
   218aa:	cd 01       	movw	r24, r26
   218ac:	0e 94 a9 a2 	call	0x14552	; 0x14552 <task_twi>
		task_usb(now);										// Handling the USB connection
   218b0:	89 81       	ldd	r24, Y+1	; 0x01
   218b2:	9a 81       	ldd	r25, Y+2	; 0x02
   218b4:	ab 81       	ldd	r26, Y+3	; 0x03
   218b6:	bc 81       	ldd	r27, Y+4	; 0x04
   218b8:	bc 01       	movw	r22, r24
   218ba:	cd 01       	movw	r24, r26
   218bc:	0e 94 81 3d 	call	0x7b02	; 0x7b02 <task_usb>
		task_main_pll(now);									// Handling the 1PPS PLL system
   218c0:	89 81       	ldd	r24, Y+1	; 0x01
   218c2:	9a 81       	ldd	r25, Y+2	; 0x02
   218c4:	ab 81       	ldd	r26, Y+3	; 0x03
   218c6:	bc 81       	ldd	r27, Y+4	; 0x04
   218c8:	bc 01       	movw	r22, r24
   218ca:	cd 01       	movw	r24, r26
   218cc:	0e 94 5c fe 	call	0x1fcb8	; 0x1fcb8 <task_main_pll>
		task_env_calc(now);									// Environment simulation calculations
   218d0:	89 81       	ldd	r24, Y+1	; 0x01
   218d2:	9a 81       	ldd	r25, Y+2	; 0x02
   218d4:	ab 81       	ldd	r26, Y+3	; 0x03
   218d6:	bc 81       	ldd	r27, Y+4	; 0x04
   218d8:	bc 01       	movw	r22, r24
   218da:	cd 01       	movw	r24, r26
   218dc:	0e 94 79 ff 	call	0x1fef2	; 0x1fef2 <task_env_calc>
		task_main_aprs(now);								// Handling the APRS alerts
   218e0:	89 81       	ldd	r24, Y+1	; 0x01
   218e2:	9a 81       	ldd	r25, Y+2	; 0x02
   218e4:	ab 81       	ldd	r26, Y+3	; 0x03
   218e6:	bc 81       	ldd	r27, Y+4	; 0x04
   218e8:	bc 01       	movw	r22, r24
   218ea:	cd 01       	movw	r24, r26
   218ec:	0f 94 5c 01 	call	0x202b8	; 0x202b8 <task_main_aprs>
	}
}
   218f0:	00 00       	nop
   218f2:	24 96       	adiw	r28, 0x04	; 4
   218f4:	cd bf       	out	0x3d, r28	; 61
   218f6:	de bf       	out	0x3e, r29	; 62
   218f8:	df 91       	pop	r29
   218fa:	cf 91       	pop	r28
   218fc:	08 95       	ret

000218fe <main>:


int main(void)
{
   218fe:	cf 93       	push	r28
   21900:	df 93       	push	r29
   21902:	1f 92       	push	r1
   21904:	cd b7       	in	r28, 0x3d	; 61
   21906:	de b7       	in	r29, 0x3e	; 62
	uint8_t retcode = 0;
   21908:	19 82       	std	Y+1, r1	; 0x01

	/* Init the IOPORT */
	ioport_init();
   2190a:	0e 94 34 d0 	call	0x1a068	; 0x1a068 <ioport_init>

	/* Init the FIFO buffers */
	fifo_init(&g_fifo_sched_desc, g_fifo_sched_buffer, FIFO_SCHED_BUFFER_LENGTH);
   2190e:	40 e2       	ldi	r20, 0x20	; 32
   21910:	60 e7       	ldi	r22, 0x70	; 112
   21912:	7a e2       	ldi	r23, 0x2A	; 42
   21914:	85 ea       	ldi	r24, 0xA5	; 165
   21916:	92 e3       	ldi	r25, 0x32	; 50
   21918:	0e 94 15 4a 	call	0x942a	; 0x942a <fifo_init>

	/* Init of interrupt system */
	g_workmode = WORKMODE_INIT;
   2191c:	81 e0       	ldi	r24, 0x01	; 1
   2191e:	80 93 01 27 	sts	0x2701, r24	; 0x802701 <g_workmode>
	irq_initialize_vectors();
   21922:	80 ea       	ldi	r24, 0xA0	; 160
   21924:	90 e0       	ldi	r25, 0x00	; 0
   21926:	27 e0       	ldi	r18, 0x07	; 7
   21928:	fc 01       	movw	r30, r24
   2192a:	22 83       	std	Z+2, r18	; 0x02
	pmic_init();
   2192c:	0e 94 57 cd 	call	0x19aae	; 0x19aae <pmic_init>
	pmic_set_scheduling(PMIC_SCH_FIXED_PRIORITY);
   21930:	80 e0       	ldi	r24, 0x00	; 0
   21932:	0e 94 64 cd 	call	0x19ac8	; 0x19ac8 <pmic_set_scheduling>

	sysclk_init();		// Clock configuration set-up

	sleepmgr_init();	// Unlocks all sleep mode levels
   21936:	04 d3       	rcall	.+1544   	; 0x21f40 <sysclk_init>
   21938:	0e 94 5b c8 	call	0x190b6	; 0x190b6 <sleepmgr_init>

	rtc_init();
   2193c:	0e 94 b3 4f 	call	0x9f66	; 0x9f66 <rtc_init>
	rtc_start();
   21940:	0e 94 23 f5 	call	0x1ea46	; 0x1ea46 <rtc_start>

	init_globals();
   21944:	0e 94 6f d1 	call	0x1a2de	; 0x1a2de <init_globals>

	interrupt_init();	// Port interrupts
   21948:	0e 94 0a f1 	call	0x1e214	; 0x1e214 <interrupt_init>
	evsys_init();		// Event system
   2194c:	0e 94 9e f2 	call	0x1e53c	; 0x1e53c <evsys_init>
	tc_init();			// Timers
   21950:	0e 94 d7 f2 	call	0x1e5ae	; 0x1e5ae <tc_init>
	serial_init();		// Set up serial connection to the SIM808
   21954:	0e 94 16 27 	call	0x4e2c	; 0x4e2c <serial_init>
	if (g_adc_enabled) {
   21958:	80 91 0f 20 	lds	r24, 0x200F	; 0x80200f <g_adc_enabled>
   2195c:	88 23       	and	r24, r24
		adc_init();		// ADC
   2195e:	11 f0       	breq	.+4      	; 0x21964 <main+0x66>
   21960:	0e 94 48 f5 	call	0x1ea90	; 0x1ea90 <adc_init>
	}
	if (g_dac_enabled) {
   21964:	80 91 4e 26 	lds	r24, 0x264E	; 0x80264e <g_dac_enabled>
   21968:	88 23       	and	r24, r24
		dac_init();		// DAC
   2196a:	11 f0       	breq	.+4      	; 0x21970 <main+0x72>
   2196c:	0e 94 30 f9 	call	0x1f260	; 0x1f260 <dac_init>
	}
	twi_init();			// I2C / TWI
   21970:	0e 94 34 78 	call	0xf068	; 0xf068 <twi_init>

	board_init();		// Activates all in/out pins not already handled above - transitions from Z to dedicated states
   21974:	0e 94 c4 a2 	call	0x14588	; 0x14588 <board_init>

	nvm_init(INT_FLASH);
   21978:	80 e0       	ldi	r24, 0x00	; 0
   2197a:	0e 94 5c 46 	call	0x8cb8	; 0x8cb8 <nvm_init>

	/* All interrupt sources & PMIC are prepared until here - IRQ activation follows */
	cpu_irq_enable();

	/* Start of sub-modules */
	tc_start();			// All clocks and PWM timers start here
   2197e:	78 94       	sei
   21980:	0e 94 5c f3 	call	0x1e6b8	; 0x1e6b8 <tc_start>
	if (g_dac_enabled) {
   21984:	80 91 4e 26 	lds	r24, 0x264E	; 0x80264e <g_dac_enabled>
   21988:	88 23       	and	r24, r24
		dac_start();	// Start DA convertions
   2198a:	11 f0       	breq	.+4      	; 0x21990 <main+0x92>
   2198c:	0e 94 e1 f9 	call	0x1f3c2	; 0x1f3c2 <dac_start>
	}
	if (g_adc_enabled) {
   21990:	80 91 0f 20 	lds	r24, 0x200F	; 0x80200f <g_adc_enabled>
   21994:	88 23       	and	r24, r24
		adc_start();	// Start AD convertions
   21996:	11 f0       	breq	.+4      	; 0x2199c <main+0x9e>
   21998:	0e 94 bb f6 	call	0x1ed76	; 0x1ed76 <adc_start>
	}

	/* Init of USB system */
	usb_init();			// USB device stack start function to enable stack and start USB
   2199c:	0e 94 d1 3b 	call	0x77a2	; 0x77a2 <usb_init>

	/* Start TWI channels */
	twi_start();		// Start TWI
   219a0:	0e 94 50 78 	call	0xf0a0	; 0xf0a0 <twi_start>

	/* Start serial */
	serial_start();		// Start communication with the SIM808 */
   219a4:	0e 94 7b 27 	call	0x4ef6	; 0x4ef6 <serial_start>

	/* Calibration of TWI1 devices */
	calibration_mode(CALIBRATION_MODE_ENUM__GYRO);
   219a8:	84 e0       	ldi	r24, 0x04	; 4
   219aa:	0e 94 90 dd 	call	0x1bb20	; 0x1bb20 <calibration_mode>
	calibration_mode(CALIBRATION_MODE_ENUM__ACCEL_Z);
   219ae:	83 e0       	ldi	r24, 0x03	; 3
   219b0:	0e 94 90 dd 	call	0x1bb20	; 0x1bb20 <calibration_mode>

	/* Show help page of command set */
	printHelp();
   219b4:	0e 94 dc 50 	call	0xa1b8	; 0xa1b8 <printHelp>

	/* Establish GPRS connection */
	if (g_gsm_enable) {
   219b8:	80 91 49 29 	lds	r24, 0x2949	; 0x802949 <g_gsm_enable>
   219bc:	88 23       	and	r24, r24
		serial_gprs_establish();
   219be:	11 f0       	breq	.+4      	; 0x219c4 <main+0xc6>
   219c0:	0e 94 3f 33 	call	0x667e	; 0x667e <serial_gprs_establish>
	}

	/* LED green */
	twi2_set_leds(0x02);
   219c4:	82 e0       	ldi	r24, 0x02	; 2
   219c6:	0e 94 aa 63 	call	0xc754	; 0xc754 <twi2_set_leds>

	/* The application code */
	g_twi2_lcd_repaint = true;
   219ca:	81 e0       	ldi	r24, 0x01	; 1
   219cc:	80 93 e8 29 	sts	0x29E8, r24	; 0x8029e8 <g_twi2_lcd_repaint>
	g_workmode = WORKMODE_RUN;
   219d0:	82 e0       	ldi	r24, 0x02	; 2
    while (g_workmode) {
		/* Process all user space tasks */
		task();
   219d2:	80 93 01 27 	sts	0x2701, r24	; 0x802701 <g_workmode>

		/* Work on the pushed back jobs */
		yield_ms(0);
   219d6:	05 c0       	rjmp	.+10     	; 0x219e2 <main+0xe4>
   219d8:	49 df       	rcall	.-366    	; 0x2186c <task>
   219da:	80 e0       	ldi	r24, 0x00	; 0
   219dc:	90 e0       	ldi	r25, 0x00	; 0
	twi2_set_leds(0x02);

	/* The application code */
	g_twi2_lcd_repaint = true;
	g_workmode = WORKMODE_RUN;
    while (g_workmode) {
   219de:	0e 94 c6 f0 	call	0x1e18c	; 0x1e18c <yield_ms>
   219e2:	80 91 01 27 	lds	r24, 0x2701	; 0x802701 <g_workmode>
		/* Work on the pushed back jobs */
		yield_ms(0);
    }

	/* LED off */
	twi2_set_leds(0x00);
   219e6:	88 23       	and	r24, r24
   219e8:	b9 f7       	brne	.-18     	; 0x219d8 <main+0xda>
   219ea:	80 e0       	ldi	r24, 0x00	; 0

	cpu_irq_disable();
   219ec:	0e 94 aa 63 	call	0xc754	; 0xc754 <twi2_set_leds>
	sleepmgr_enter_sleep();
   219f0:	f8 94       	cli

	return retcode;
   219f2:	0e 94 97 c8 	call	0x1912e	; 0x1912e <sleepmgr_enter_sleep>
   219f6:	89 81       	ldd	r24, Y+1	; 0x01
}
   219f8:	88 2f       	mov	r24, r24
   219fa:	90 e0       	ldi	r25, 0x00	; 0
   219fc:	0f 90       	pop	r0
   219fe:	df 91       	pop	r29
   21a00:	cf 91       	pop	r28
   21a02:	08 95       	ret

00021a04 <cpu_irq_save>:
#endif

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
   21a04:	cf 93       	push	r28
   21a06:	df 93       	push	r29
   21a08:	1f 92       	push	r1
   21a0a:	cd b7       	in	r28, 0x3d	; 61
   21a0c:	de b7       	in	r29, 0x3e	; 62
	volatile irqflags_t flags = SREG;
   21a0e:	8f e3       	ldi	r24, 0x3F	; 63
   21a10:	90 e0       	ldi	r25, 0x00	; 0
   21a12:	fc 01       	movw	r30, r24
   21a14:	80 81       	ld	r24, Z
   21a16:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
   21a18:	f8 94       	cli
	return flags;
   21a1a:	89 81       	ldd	r24, Y+1	; 0x01
}
   21a1c:	0f 90       	pop	r0
   21a1e:	df 91       	pop	r29
   21a20:	cf 91       	pop	r28
   21a22:	08 95       	ret

00021a24 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
   21a24:	cf 93       	push	r28
   21a26:	df 93       	push	r29
   21a28:	1f 92       	push	r1
   21a2a:	cd b7       	in	r28, 0x3d	; 61
   21a2c:	de b7       	in	r29, 0x3e	; 62
   21a2e:	89 83       	std	Y+1, r24	; 0x01
	barrier();
	SREG = flags;
   21a30:	8f e3       	ldi	r24, 0x3F	; 63
   21a32:	90 e0       	ldi	r25, 0x00	; 0
   21a34:	29 81       	ldd	r18, Y+1	; 0x01
   21a36:	fc 01       	movw	r30, r24
   21a38:	20 83       	st	Z, r18
}
   21a3a:	00 00       	nop
   21a3c:	0f 90       	pop	r0
   21a3e:	df 91       	pop	r29
   21a40:	cf 91       	pop	r28
   21a42:	08 95       	ret

00021a44 <osc_enable_internal>:
 * \brief Enable internal oscillator \a id
 *
 * Do not call this function directly. Use osc_enable() instead.
 */
static inline void osc_enable_internal(uint8_t id)
{
   21a44:	cf 93       	push	r28
   21a46:	df 93       	push	r29
   21a48:	1f 92       	push	r1
   21a4a:	1f 92       	push	r1
   21a4c:	cd b7       	in	r28, 0x3d	; 61
   21a4e:	de b7       	in	r29, 0x3e	; 62
	irqflags_t flags;

	Assert(id != OSC_ID_USBSOF);

	flags = cpu_irq_save();
   21a50:	8a 83       	std	Y+2, r24	; 0x02
   21a52:	d8 df       	rcall	.-80     	; 0x21a04 <cpu_irq_save>
	OSC.CTRL |= id;
   21a54:	89 83       	std	Y+1, r24	; 0x01
   21a56:	80 e5       	ldi	r24, 0x50	; 80
   21a58:	90 e0       	ldi	r25, 0x00	; 0
   21a5a:	20 e5       	ldi	r18, 0x50	; 80
   21a5c:	30 e0       	ldi	r19, 0x00	; 0
   21a5e:	f9 01       	movw	r30, r18
   21a60:	30 81       	ld	r19, Z
   21a62:	2a 81       	ldd	r18, Y+2	; 0x02
   21a64:	23 2b       	or	r18, r19
#if (XMEGA_E && CONFIG_SYSCLK_RC8MHZ_LPM)
	if(id == OSC_ID_RC8MHZ) {
		OSC.CTRL |= OSC_RC8MLPM_bm;
	}
#endif
	cpu_irq_restore(flags);
   21a66:	fc 01       	movw	r30, r24
   21a68:	20 83       	st	Z, r18
}
   21a6a:	89 81       	ldd	r24, Y+1	; 0x01
   21a6c:	db df       	rcall	.-74     	; 0x21a24 <cpu_irq_restore>
   21a6e:	00 00       	nop
   21a70:	0f 90       	pop	r0
   21a72:	0f 90       	pop	r0
   21a74:	df 91       	pop	r29
   21a76:	cf 91       	pop	r28
   21a78:	08 95       	ret

00021a7a <osc_enable_external>:
 * Do not call this function directly. Use osc_enable() instead. Also
 * note that this function is only available if the board actually has
 * an external oscillator crystal.
 */
static inline void osc_enable_external(uint8_t id)
{
   21a7a:	cf 93       	push	r28
   21a7c:	df 93       	push	r29
   21a7e:	1f 92       	push	r1
   21a80:	1f 92       	push	r1
   21a82:	cd b7       	in	r28, 0x3d	; 61
   21a84:	de b7       	in	r29, 0x3e	; 62
   21a86:	8a 83       	std	Y+2, r24	; 0x02

#ifndef CONFIG_XOSC_32KHZ_LPM
#  if (XMEGA_E && (BOARD_XOSC_TYPE == XOSC_TYPE_EXTERNAL) && defined(CONFIG_XOSC_EXTERNAL_PC4))
	OSC.XOSCCTRL = OSC_XOSCSEL4_bm;
#  else
	OSC.XOSCCTRL = BOARD_XOSC_TYPE | (CONFIG_XOSC_STARTUP << 2) |
   21a88:	80 e5       	ldi	r24, 0x50	; 80
   21a8a:	90 e0       	ldi	r25, 0x00	; 0
   21a8c:	fc 01       	movw	r30, r24
#else
	OSC.XOSCCTRL = BOARD_XOSC_TYPE | (CONFIG_XOSC_STARTUP << 2) |
			CONFIG_XOSC_RANGE | OSC_X32KLPM_bm;
#endif /* CONFIG_XOSC_32KHZ_LPM */

	flags = cpu_irq_save();
   21a8e:	12 82       	std	Z+2, r1	; 0x02
   21a90:	b9 df       	rcall	.-142    	; 0x21a04 <cpu_irq_save>
	OSC.CTRL |= id;
   21a92:	89 83       	std	Y+1, r24	; 0x01
   21a94:	80 e5       	ldi	r24, 0x50	; 80
   21a96:	90 e0       	ldi	r25, 0x00	; 0
   21a98:	20 e5       	ldi	r18, 0x50	; 80
   21a9a:	30 e0       	ldi	r19, 0x00	; 0
   21a9c:	f9 01       	movw	r30, r18
   21a9e:	30 81       	ld	r19, Z
   21aa0:	2a 81       	ldd	r18, Y+2	; 0x02
   21aa2:	23 2b       	or	r18, r19
	cpu_irq_restore(flags);
   21aa4:	fc 01       	movw	r30, r24
   21aa6:	20 83       	st	Z, r18
}
   21aa8:	89 81       	ldd	r24, Y+1	; 0x01
   21aaa:	bc df       	rcall	.-136    	; 0x21a24 <cpu_irq_restore>
   21aac:	00 00       	nop
   21aae:	0f 90       	pop	r0
   21ab0:	0f 90       	pop	r0
   21ab2:	df 91       	pop	r29
   21ab4:	cf 91       	pop	r28
   21ab6:	08 95       	ret

00021ab8 <osc_disable>:
	Assert(false); // No external oscillator on the selected board
}
#endif

static inline void osc_disable(uint8_t id)
{
   21ab8:	cf 93       	push	r28
   21aba:	df 93       	push	r29
   21abc:	1f 92       	push	r1
   21abe:	1f 92       	push	r1
   21ac0:	cd b7       	in	r28, 0x3d	; 61
   21ac2:	de b7       	in	r29, 0x3e	; 62
	irqflags_t flags;

	Assert(id != OSC_ID_USBSOF);

	flags = cpu_irq_save();
   21ac4:	8a 83       	std	Y+2, r24	; 0x02
   21ac6:	9e df       	rcall	.-196    	; 0x21a04 <cpu_irq_save>
	OSC.CTRL &= ~id;
   21ac8:	89 83       	std	Y+1, r24	; 0x01
   21aca:	80 e5       	ldi	r24, 0x50	; 80
   21acc:	90 e0       	ldi	r25, 0x00	; 0
   21ace:	20 e5       	ldi	r18, 0x50	; 80
   21ad0:	30 e0       	ldi	r19, 0x00	; 0
   21ad2:	f9 01       	movw	r30, r18
   21ad4:	20 81       	ld	r18, Z
   21ad6:	32 2f       	mov	r19, r18
   21ad8:	2a 81       	ldd	r18, Y+2	; 0x02
   21ada:	20 95       	com	r18
   21adc:	23 23       	and	r18, r19
	cpu_irq_restore(flags);
   21ade:	fc 01       	movw	r30, r24
   21ae0:	20 83       	st	Z, r18
}
   21ae2:	89 81       	ldd	r24, Y+1	; 0x01
   21ae4:	9f df       	rcall	.-194    	; 0x21a24 <cpu_irq_restore>
   21ae6:	00 00       	nop
   21ae8:	0f 90       	pop	r0
   21aea:	0f 90       	pop	r0
   21aec:	df 91       	pop	r29
   21aee:	cf 91       	pop	r28
   21af0:	08 95       	ret

00021af2 <osc_enable>:

static inline void osc_enable(uint8_t id)
{
   21af2:	cf 93       	push	r28
   21af4:	df 93       	push	r29
   21af6:	1f 92       	push	r1
   21af8:	cd b7       	in	r28, 0x3d	; 61
   21afa:	de b7       	in	r29, 0x3e	; 62
   21afc:	89 83       	std	Y+1, r24	; 0x01
	if (id != OSC_ID_XOSC) {
   21afe:	89 81       	ldd	r24, Y+1	; 0x01
   21b00:	88 30       	cpi	r24, 0x08	; 8
   21b02:	19 f0       	breq	.+6      	; 0x21b0a <osc_enable+0x18>
		osc_enable_internal(id);
   21b04:	89 81       	ldd	r24, Y+1	; 0x01
   21b06:	9e df       	rcall	.-196    	; 0x21a44 <osc_enable_internal>
	} else {
		osc_enable_external(id);
   21b08:	02 c0       	rjmp	.+4      	; 0x21b0e <osc_enable+0x1c>
   21b0a:	89 81       	ldd	r24, Y+1	; 0x01
	}
}
   21b0c:	b6 df       	rcall	.-148    	; 0x21a7a <osc_enable_external>
   21b0e:	00 00       	nop
   21b10:	0f 90       	pop	r0
   21b12:	df 91       	pop	r29
   21b14:	cf 91       	pop	r28
   21b16:	08 95       	ret

00021b18 <osc_is_ready>:

static inline bool osc_is_ready(uint8_t id)
{
   21b18:	cf 93       	push	r28
   21b1a:	df 93       	push	r29
   21b1c:	1f 92       	push	r1
   21b1e:	cd b7       	in	r28, 0x3d	; 61
   21b20:	de b7       	in	r29, 0x3e	; 62
   21b22:	89 83       	std	Y+1, r24	; 0x01
	Assert(id != OSC_ID_USBSOF);

	return OSC.STATUS & id;
   21b24:	80 e5       	ldi	r24, 0x50	; 80
   21b26:	90 e0       	ldi	r25, 0x00	; 0
   21b28:	fc 01       	movw	r30, r24
   21b2a:	91 81       	ldd	r25, Z+1	; 0x01
   21b2c:	89 81       	ldd	r24, Y+1	; 0x01
   21b2e:	98 23       	and	r25, r24
   21b30:	81 e0       	ldi	r24, 0x01	; 1
   21b32:	99 23       	and	r25, r25
   21b34:	09 f4       	brne	.+2      	; 0x21b38 <osc_is_ready+0x20>
   21b36:	80 e0       	ldi	r24, 0x00	; 0
}
   21b38:	0f 90       	pop	r0
   21b3a:	df 91       	pop	r29
   21b3c:	cf 91       	pop	r28
   21b3e:	08 95       	ret

00021b40 <osc_enable_autocalibration>:
 * \arg \c OSC_ID_RC32KHZ or \c OSC_ID_XOSC for internal or external 32 kHz
 * reference, respectively.
 * \arg \c OSC_ID_USBSOF for 32 MHz only when USB is available and running.
 */
static inline void osc_enable_autocalibration(uint8_t id, uint8_t ref_id)
{
   21b40:	cf 93       	push	r28
   21b42:	df 93       	push	r29
   21b44:	00 d0       	rcall	.+0      	; 0x21b46 <osc_enable_autocalibration+0x6>
   21b46:	cd b7       	in	r28, 0x3d	; 61
   21b48:	de b7       	in	r29, 0x3e	; 62
   21b4a:	8a 83       	std	Y+2, r24	; 0x02
	irqflags_t flags;

	flags = cpu_irq_save();
   21b4c:	6b 83       	std	Y+3, r22	; 0x03
   21b4e:	5a df       	rcall	.-332    	; 0x21a04 <cpu_irq_save>
	switch (id) {
   21b50:	89 83       	std	Y+1, r24	; 0x01
   21b52:	8a 81       	ldd	r24, Y+2	; 0x02
   21b54:	88 2f       	mov	r24, r24
   21b56:	90 e0       	ldi	r25, 0x00	; 0
   21b58:	81 30       	cpi	r24, 0x01	; 1
   21b5a:	91 05       	cpc	r25, r1
   21b5c:	19 f0       	breq	.+6      	; 0x21b64 <osc_enable_autocalibration+0x24>
   21b5e:	02 97       	sbiw	r24, 0x02	; 2
		DFLLRC32M.CTRL |= DFLL_ENABLE_bm;
		break;

	default:
		Assert(false);
		break;
   21b60:	19 f1       	breq	.+70     	; 0x21ba8 <osc_enable_autocalibration+0x68>
	flags = cpu_irq_save();
	switch (id) {
	case OSC_ID_RC2MHZ:
#if !XMEGA_E
		Assert((ref_id == OSC_ID_RC32KHZ) || (ref_id == OSC_ID_XOSC));
		if (ref_id == OSC_ID_XOSC) {
   21b62:	66 c0       	rjmp	.+204    	; 0x21c30 <osc_enable_autocalibration+0xf0>
   21b64:	8b 81       	ldd	r24, Y+3	; 0x03
			osc_enable(OSC_ID_RC32KHZ);
   21b66:	88 30       	cpi	r24, 0x08	; 8
   21b68:	61 f4       	brne	.+24     	; 0x21b82 <osc_enable_autocalibration+0x42>
			OSC.DFLLCTRL |= OSC_RC2MCREF_bm;
   21b6a:	84 e0       	ldi	r24, 0x04	; 4
   21b6c:	c2 df       	rcall	.-124    	; 0x21af2 <osc_enable>
   21b6e:	80 e5       	ldi	r24, 0x50	; 80
   21b70:	90 e0       	ldi	r25, 0x00	; 0
   21b72:	20 e5       	ldi	r18, 0x50	; 80
   21b74:	30 e0       	ldi	r19, 0x00	; 0
   21b76:	f9 01       	movw	r30, r18
   21b78:	26 81       	ldd	r18, Z+6	; 0x06
   21b7a:	21 60       	ori	r18, 0x01	; 1
   21b7c:	fc 01       	movw	r30, r24
		} else {
			OSC.DFLLCTRL &= ~(OSC_RC2MCREF_bm);
   21b7e:	26 83       	std	Z+6, r18	; 0x06
   21b80:	09 c0       	rjmp	.+18     	; 0x21b94 <osc_enable_autocalibration+0x54>
   21b82:	80 e5       	ldi	r24, 0x50	; 80
   21b84:	90 e0       	ldi	r25, 0x00	; 0
   21b86:	20 e5       	ldi	r18, 0x50	; 80
   21b88:	30 e0       	ldi	r19, 0x00	; 0
   21b8a:	f9 01       	movw	r30, r18
   21b8c:	26 81       	ldd	r18, Z+6	; 0x06
   21b8e:	2e 7f       	andi	r18, 0xFE	; 254
		}
		DFLLRC2M.CTRL |= DFLL_ENABLE_bm;
   21b90:	fc 01       	movw	r30, r24
   21b92:	26 83       	std	Z+6, r18	; 0x06
   21b94:	88 e6       	ldi	r24, 0x68	; 104
   21b96:	90 e0       	ldi	r25, 0x00	; 0
   21b98:	28 e6       	ldi	r18, 0x68	; 104
   21b9a:	30 e0       	ldi	r19, 0x00	; 0
   21b9c:	f9 01       	movw	r30, r18
   21b9e:	20 81       	ld	r18, Z
   21ba0:	21 60       	ori	r18, 0x01	; 1
#endif
		break;
   21ba2:	fc 01       	movw	r30, r24
# if !XMEGA_E
				|| (ref_id == OSC_ID_USBSOF)
#endif
				);

		OSC.DFLLCTRL &= ~(OSC_RC32MCREF_gm);
   21ba4:	20 83       	st	Z, r18
   21ba6:	44 c0       	rjmp	.+136    	; 0x21c30 <osc_enable_autocalibration+0xf0>
   21ba8:	80 e5       	ldi	r24, 0x50	; 80
   21baa:	90 e0       	ldi	r25, 0x00	; 0
   21bac:	20 e5       	ldi	r18, 0x50	; 80
   21bae:	30 e0       	ldi	r19, 0x00	; 0
   21bb0:	f9 01       	movw	r30, r18
   21bb2:	26 81       	ldd	r18, Z+6	; 0x06
   21bb4:	29 7f       	andi	r18, 0xF9	; 249

		if (ref_id == OSC_ID_XOSC) {
   21bb6:	fc 01       	movw	r30, r24
   21bb8:	26 83       	std	Z+6, r18	; 0x06
			osc_enable(OSC_ID_RC32KHZ);
   21bba:	8b 81       	ldd	r24, Y+3	; 0x03
   21bbc:	88 30       	cpi	r24, 0x08	; 8
   21bbe:	61 f4       	brne	.+24     	; 0x21bd8 <osc_enable_autocalibration+0x98>
			OSC.DFLLCTRL |= OSC_RC32MCREF_XOSC32K_gc;
   21bc0:	84 e0       	ldi	r24, 0x04	; 4
   21bc2:	97 df       	rcall	.-210    	; 0x21af2 <osc_enable>
   21bc4:	80 e5       	ldi	r24, 0x50	; 80
   21bc6:	90 e0       	ldi	r25, 0x00	; 0
   21bc8:	20 e5       	ldi	r18, 0x50	; 80
   21bca:	30 e0       	ldi	r19, 0x00	; 0
   21bcc:	f9 01       	movw	r30, r18
   21bce:	26 81       	ldd	r18, Z+6	; 0x06
   21bd0:	22 60       	ori	r18, 0x02	; 2
   21bd2:	fc 01       	movw	r30, r24
		}
		else if (ref_id == OSC_ID_RC32KHZ) {
   21bd4:	26 83       	std	Z+6, r18	; 0x06
   21bd6:	22 c0       	rjmp	.+68     	; 0x21c1c <osc_enable_autocalibration+0xdc>
   21bd8:	8b 81       	ldd	r24, Y+3	; 0x03
			OSC.DFLLCTRL |= OSC_RC32MCREF_RC32K_gc;
   21bda:	84 30       	cpi	r24, 0x04	; 4
   21bdc:	49 f4       	brne	.+18     	; 0x21bf0 <osc_enable_autocalibration+0xb0>
   21bde:	80 e5       	ldi	r24, 0x50	; 80
   21be0:	90 e0       	ldi	r25, 0x00	; 0
   21be2:	20 e5       	ldi	r18, 0x50	; 80
   21be4:	30 e0       	ldi	r19, 0x00	; 0
   21be6:	f9 01       	movw	r30, r18
   21be8:	26 81       	ldd	r18, Z+6	; 0x06
   21bea:	fc 01       	movw	r30, r24
		}
# if !XMEGA_E
		else if (ref_id == OSC_ID_USBSOF) {
   21bec:	26 83       	std	Z+6, r18	; 0x06
   21bee:	16 c0       	rjmp	.+44     	; 0x21c1c <osc_enable_autocalibration+0xdc>
   21bf0:	8b 81       	ldd	r24, Y+3	; 0x03
			/*
			 * Calibrate 32MRC at 48MHz using USB SOF
			 * 48MHz / 1kHz = 0xBB80
			 */
			DFLLRC32M.COMP1 = 0x80;
   21bf2:	8f 3f       	cpi	r24, 0xFF	; 255
   21bf4:	99 f4       	brne	.+38     	; 0x21c1c <osc_enable_autocalibration+0xdc>
   21bf6:	80 e6       	ldi	r24, 0x60	; 96
   21bf8:	90 e0       	ldi	r25, 0x00	; 0
   21bfa:	20 e8       	ldi	r18, 0x80	; 128
			DFLLRC32M.COMP2 = 0xBB;
   21bfc:	fc 01       	movw	r30, r24
   21bfe:	25 83       	std	Z+5, r18	; 0x05
   21c00:	80 e6       	ldi	r24, 0x60	; 96
   21c02:	90 e0       	ldi	r25, 0x00	; 0
   21c04:	2b eb       	ldi	r18, 0xBB	; 187
			OSC.DFLLCTRL |= OSC_RC32MCREF_USBSOF_gc;
   21c06:	fc 01       	movw	r30, r24
   21c08:	26 83       	std	Z+6, r18	; 0x06
   21c0a:	80 e5       	ldi	r24, 0x50	; 80
   21c0c:	90 e0       	ldi	r25, 0x00	; 0
   21c0e:	20 e5       	ldi	r18, 0x50	; 80
   21c10:	30 e0       	ldi	r19, 0x00	; 0
   21c12:	f9 01       	movw	r30, r18
   21c14:	26 81       	ldd	r18, Z+6	; 0x06
   21c16:	24 60       	ori	r18, 0x04	; 4
			OSC.DFLLCTRL &= ~(OSC_RC32MCREF_bm);
# endif
		}
#endif

		DFLLRC32M.CTRL |= DFLL_ENABLE_bm;
   21c18:	fc 01       	movw	r30, r24
   21c1a:	26 83       	std	Z+6, r18	; 0x06
   21c1c:	80 e6       	ldi	r24, 0x60	; 96
   21c1e:	90 e0       	ldi	r25, 0x00	; 0
   21c20:	20 e6       	ldi	r18, 0x60	; 96
   21c22:	30 e0       	ldi	r19, 0x00	; 0
   21c24:	f9 01       	movw	r30, r18
   21c26:	20 81       	ld	r18, Z
		break;
   21c28:	21 60       	ori	r18, 0x01	; 1

	default:
		Assert(false);
		break;
	}
	cpu_irq_restore(flags);
   21c2a:	fc 01       	movw	r30, r24
   21c2c:	20 83       	st	Z, r18
   21c2e:	00 00       	nop
}
   21c30:	89 81       	ldd	r24, Y+1	; 0x01
   21c32:	f8 de       	rcall	.-528    	; 0x21a24 <cpu_irq_restore>
   21c34:	00 00       	nop
   21c36:	23 96       	adiw	r28, 0x03	; 3
   21c38:	cd bf       	out	0x3d, r28	; 61
   21c3a:	de bf       	out	0x3e, r29	; 62
   21c3c:	df 91       	pop	r29
   21c3e:	cf 91       	pop	r28
   21c40:	08 95       	ret

00021c42 <osc_user_calibration>:
 * \arg \c OSC_ID_RC2MHZ or \c OSC_ID_RC32MHZ.
 * \param calib The specific calibration value required:
 *
 */
static inline void osc_user_calibration(uint8_t id, uint16_t calib)
{
   21c42:	cf 93       	push	r28
   21c44:	df 93       	push	r29
   21c46:	00 d0       	rcall	.+0      	; 0x21c48 <osc_user_calibration+0x6>
   21c48:	cd b7       	in	r28, 0x3d	; 61
   21c4a:	de b7       	in	r29, 0x3e	; 62
   21c4c:	89 83       	std	Y+1, r24	; 0x01
   21c4e:	6a 83       	std	Y+2, r22	; 0x02
   21c50:	7b 83       	std	Y+3, r23	; 0x03
	switch (id) {
   21c52:	89 81       	ldd	r24, Y+1	; 0x01
   21c54:	88 2f       	mov	r24, r24
   21c56:	90 e0       	ldi	r25, 0x00	; 0
   21c58:	81 30       	cpi	r24, 0x01	; 1
   21c5a:	91 05       	cpc	r25, r1
   21c5c:	19 f0       	breq	.+6      	; 0x21c64 <osc_user_calibration+0x22>
   21c5e:	02 97       	sbiw	r24, 0x02	; 2
   21c60:	81 f0       	breq	.+32     	; 0x21c82 <osc_user_calibration+0x40>
		break;
#endif

	default:
		Assert(false);
		break;
   21c62:	1e c0       	rjmp	.+60     	; 0x21ca0 <osc_user_calibration+0x5e>
static inline void osc_user_calibration(uint8_t id, uint16_t calib)
{
	switch (id) {
	case OSC_ID_RC2MHZ:
#if !XMEGA_E
		DFLLRC2M.CALA=LSB(calib);
   21c64:	88 e6       	ldi	r24, 0x68	; 104
   21c66:	90 e0       	ldi	r25, 0x00	; 0
   21c68:	9e 01       	movw	r18, r28
   21c6a:	2e 5f       	subi	r18, 0xFE	; 254
   21c6c:	3f 4f       	sbci	r19, 0xFF	; 255
   21c6e:	f9 01       	movw	r30, r18
   21c70:	20 81       	ld	r18, Z
   21c72:	fc 01       	movw	r30, r24
   21c74:	22 83       	std	Z+2, r18	; 0x02
		DFLLRC2M.CALB=MSB(calib);
   21c76:	88 e6       	ldi	r24, 0x68	; 104
   21c78:	90 e0       	ldi	r25, 0x00	; 0
   21c7a:	2b 81       	ldd	r18, Y+3	; 0x03
   21c7c:	fc 01       	movw	r30, r24
   21c7e:	23 83       	std	Z+3, r18	; 0x03
#endif
		break;
   21c80:	0f c0       	rjmp	.+30     	; 0x21ca0 <osc_user_calibration+0x5e>

	case OSC_ID_RC32MHZ:
		DFLLRC32M.CALA=LSB(calib);
   21c82:	80 e6       	ldi	r24, 0x60	; 96
   21c84:	90 e0       	ldi	r25, 0x00	; 0
   21c86:	9e 01       	movw	r18, r28
   21c88:	2e 5f       	subi	r18, 0xFE	; 254
   21c8a:	3f 4f       	sbci	r19, 0xFF	; 255
   21c8c:	f9 01       	movw	r30, r18
   21c8e:	20 81       	ld	r18, Z
   21c90:	fc 01       	movw	r30, r24
   21c92:	22 83       	std	Z+2, r18	; 0x02
		DFLLRC32M.CALB=MSB(calib);
   21c94:	80 e6       	ldi	r24, 0x60	; 96
   21c96:	90 e0       	ldi	r25, 0x00	; 0
   21c98:	2b 81       	ldd	r18, Y+3	; 0x03
   21c9a:	fc 01       	movw	r30, r24
   21c9c:	23 83       	std	Z+3, r18	; 0x03
		break;
   21c9e:	00 00       	nop

	default:
		Assert(false);
		break;
	}
}
   21ca0:	00 00       	nop
   21ca2:	23 96       	adiw	r28, 0x03	; 3
   21ca4:	cd bf       	out	0x3d, r28	; 61
   21ca6:	de bf       	out	0x3e, r29	; 62
   21ca8:	df 91       	pop	r29
   21caa:	cf 91       	pop	r28
   21cac:	08 95       	ret

00021cae <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
   21cae:	cf 93       	push	r28
   21cb0:	df 93       	push	r29
   21cb2:	1f 92       	push	r1
   21cb4:	cd b7       	in	r28, 0x3d	; 61
   21cb6:	de b7       	in	r29, 0x3e	; 62
   21cb8:	89 83       	std	Y+1, r24	; 0x01
	while (!osc_is_ready(id)) {
   21cba:	00 00       	nop
   21cbc:	89 81       	ldd	r24, Y+1	; 0x01
   21cbe:	2c df       	rcall	.-424    	; 0x21b18 <osc_is_ready>
   21cc0:	98 2f       	mov	r25, r24
   21cc2:	81 e0       	ldi	r24, 0x01	; 1
   21cc4:	89 27       	eor	r24, r25
   21cc6:	88 23       	and	r24, r24
   21cc8:	c9 f7       	brne	.-14     	; 0x21cbc <osc_wait_ready+0xe>
		/* Do nothing */
	}
}
   21cca:	00 00       	nop
   21ccc:	0f 90       	pop	r0
   21cce:	df 91       	pop	r29
   21cd0:	cf 91       	pop	r28
   21cd2:	08 95       	ret

00021cd4 <pll_config_init>:
 *   - If \a src is PLL_SRC_32MHZ, \a div must be set to 4.
 *   - Otherwise, \a div must be set to 1.
 */
static inline void pll_config_init(struct pll_config *cfg, enum pll_source src,
		unsigned int div, unsigned int mul)
{
   21cd4:	cf 93       	push	r28
   21cd6:	df 93       	push	r29
   21cd8:	cd b7       	in	r28, 0x3d	; 61
   21cda:	de b7       	in	r29, 0x3e	; 62
   21cdc:	27 97       	sbiw	r28, 0x07	; 7
   21cde:	cd bf       	out	0x3d, r28	; 61
   21ce0:	de bf       	out	0x3e, r29	; 62
   21ce2:	89 83       	std	Y+1, r24	; 0x01
   21ce4:	9a 83       	std	Y+2, r25	; 0x02
   21ce6:	6b 83       	std	Y+3, r22	; 0x03
   21ce8:	4c 83       	std	Y+4, r20	; 0x04
   21cea:	5d 83       	std	Y+5, r21	; 0x05
   21cec:	2e 83       	std	Y+6, r18	; 0x06
   21cee:	3f 83       	std	Y+7, r19	; 0x07
	} else {
		Assert(div == 1);
	}

	/* Initialize the configuration */
	cfg->ctrl = src | (mul << OSC_PLLFAC_gp);
   21cf0:	9e 81       	ldd	r25, Y+6	; 0x06
   21cf2:	8b 81       	ldd	r24, Y+3	; 0x03
   21cf4:	29 2f       	mov	r18, r25
   21cf6:	28 2b       	or	r18, r24
   21cf8:	89 81       	ldd	r24, Y+1	; 0x01
   21cfa:	9a 81       	ldd	r25, Y+2	; 0x02
   21cfc:	fc 01       	movw	r30, r24
   21cfe:	20 83       	st	Z, r18
}
   21d00:	00 00       	nop
   21d02:	27 96       	adiw	r28, 0x07	; 7
   21d04:	cd bf       	out	0x3d, r28	; 61
   21d06:	de bf       	out	0x3e, r29	; 62
   21d08:	df 91       	pop	r29
   21d0a:	cf 91       	pop	r28
   21d0c:	08 95       	ret

00021d0e <pll_config_write>:
	cfg->ctrl = OSC.PLLCTRL;
}

static inline void pll_config_write(const struct pll_config *cfg,
		unsigned int pll_id)
{
   21d0e:	cf 93       	push	r28
   21d10:	df 93       	push	r29
   21d12:	00 d0       	rcall	.+0      	; 0x21d14 <pll_config_write+0x6>
   21d14:	1f 92       	push	r1
   21d16:	cd b7       	in	r28, 0x3d	; 61
   21d18:	de b7       	in	r29, 0x3e	; 62
   21d1a:	89 83       	std	Y+1, r24	; 0x01
   21d1c:	9a 83       	std	Y+2, r25	; 0x02
   21d1e:	6b 83       	std	Y+3, r22	; 0x03
   21d20:	7c 83       	std	Y+4, r23	; 0x04
	Assert(pll_id < NR_PLLS);

	OSC.PLLCTRL = cfg->ctrl;
   21d22:	80 e5       	ldi	r24, 0x50	; 80
   21d24:	90 e0       	ldi	r25, 0x00	; 0
   21d26:	29 81       	ldd	r18, Y+1	; 0x01
   21d28:	3a 81       	ldd	r19, Y+2	; 0x02
   21d2a:	f9 01       	movw	r30, r18
   21d2c:	20 81       	ld	r18, Z
   21d2e:	fc 01       	movw	r30, r24
   21d30:	25 83       	std	Z+5, r18	; 0x05
}
   21d32:	00 00       	nop
   21d34:	24 96       	adiw	r28, 0x04	; 4
   21d36:	cd bf       	out	0x3d, r28	; 61
   21d38:	de bf       	out	0x3e, r29	; 62
   21d3a:	df 91       	pop	r29
   21d3c:	cf 91       	pop	r28
   21d3e:	08 95       	ret

00021d40 <pll_enable>:
 * \ref sysclk_init() is used, the user must ensure that the desired reference
 * is enabled prior to calling this function.
 */
static inline void pll_enable(const struct pll_config *cfg,
		unsigned int pll_id)
{
   21d40:	cf 93       	push	r28
   21d42:	df 93       	push	r29
   21d44:	cd b7       	in	r28, 0x3d	; 61
   21d46:	de b7       	in	r29, 0x3e	; 62
   21d48:	25 97       	sbiw	r28, 0x05	; 5
   21d4a:	cd bf       	out	0x3d, r28	; 61
   21d4c:	de bf       	out	0x3e, r29	; 62
   21d4e:	8a 83       	std	Y+2, r24	; 0x02
   21d50:	9b 83       	std	Y+3, r25	; 0x03
   21d52:	6c 83       	std	Y+4, r22	; 0x04
	irqflags_t flags;

	Assert(pll_id < NR_PLLS);

	flags = cpu_irq_save();
   21d54:	7d 83       	std	Y+5, r23	; 0x05
   21d56:	56 de       	rcall	.-852    	; 0x21a04 <cpu_irq_save>
	pll_config_write(cfg, pll_id);
   21d58:	89 83       	std	Y+1, r24	; 0x01
   21d5a:	2c 81       	ldd	r18, Y+4	; 0x04
   21d5c:	3d 81       	ldd	r19, Y+5	; 0x05
   21d5e:	8a 81       	ldd	r24, Y+2	; 0x02
   21d60:	9b 81       	ldd	r25, Y+3	; 0x03
   21d62:	b9 01       	movw	r22, r18
	OSC.CTRL |= OSC_PLLEN_bm;
   21d64:	d4 df       	rcall	.-88     	; 0x21d0e <pll_config_write>
   21d66:	80 e5       	ldi	r24, 0x50	; 80
   21d68:	90 e0       	ldi	r25, 0x00	; 0
   21d6a:	20 e5       	ldi	r18, 0x50	; 80
   21d6c:	30 e0       	ldi	r19, 0x00	; 0
   21d6e:	f9 01       	movw	r30, r18
   21d70:	20 81       	ld	r18, Z
   21d72:	20 61       	ori	r18, 0x10	; 16
	cpu_irq_restore(flags);
   21d74:	fc 01       	movw	r30, r24
   21d76:	20 83       	st	Z, r18
   21d78:	89 81       	ldd	r24, Y+1	; 0x01
}
   21d7a:	54 de       	rcall	.-856    	; 0x21a24 <cpu_irq_restore>
   21d7c:	00 00       	nop
   21d7e:	25 96       	adiw	r28, 0x05	; 5
   21d80:	cd bf       	out	0x3d, r28	; 61
   21d82:	de bf       	out	0x3e, r29	; 62
   21d84:	df 91       	pop	r29
   21d86:	cf 91       	pop	r28
   21d88:	08 95       	ret

00021d8a <pll_is_locked>:
	OSC.CTRL &= ~OSC_PLLEN_bm;
	cpu_irq_restore(flags);
}

static inline bool pll_is_locked(unsigned int pll_id)
{
   21d8a:	cf 93       	push	r28
   21d8c:	df 93       	push	r29
   21d8e:	1f 92       	push	r1
   21d90:	1f 92       	push	r1
   21d92:	cd b7       	in	r28, 0x3d	; 61
   21d94:	de b7       	in	r29, 0x3e	; 62
   21d96:	89 83       	std	Y+1, r24	; 0x01
   21d98:	9a 83       	std	Y+2, r25	; 0x02
	Assert(pll_id < NR_PLLS);

	return OSC.STATUS & OSC_PLLRDY_bm;
   21d9a:	80 e5       	ldi	r24, 0x50	; 80
   21d9c:	90 e0       	ldi	r25, 0x00	; 0
   21d9e:	fc 01       	movw	r30, r24
   21da0:	81 81       	ldd	r24, Z+1	; 0x01
   21da2:	88 2f       	mov	r24, r24
   21da4:	90 e0       	ldi	r25, 0x00	; 0
   21da6:	80 71       	andi	r24, 0x10	; 16
   21da8:	99 27       	eor	r25, r25
   21daa:	21 e0       	ldi	r18, 0x01	; 1
   21dac:	89 2b       	or	r24, r25
   21dae:	09 f4       	brne	.+2      	; 0x21db2 <pll_is_locked+0x28>
   21db0:	20 e0       	ldi	r18, 0x00	; 0
   21db2:	82 2f       	mov	r24, r18
}
   21db4:	0f 90       	pop	r0
   21db6:	0f 90       	pop	r0
   21db8:	df 91       	pop	r29
   21dba:	cf 91       	pop	r28
   21dbc:	08 95       	ret

00021dbe <pll_enable_source>:

static inline void pll_enable_source(enum pll_source src)
{
   21dbe:	cf 93       	push	r28
   21dc0:	df 93       	push	r29
   21dc2:	1f 92       	push	r1
   21dc4:	cd b7       	in	r28, 0x3d	; 61
   21dc6:	de b7       	in	r29, 0x3e	; 62
   21dc8:	89 83       	std	Y+1, r24	; 0x01
	switch (src) {
   21dca:	89 81       	ldd	r24, Y+1	; 0x01
   21dcc:	88 2f       	mov	r24, r24
   21dce:	90 e0       	ldi	r25, 0x00	; 0
   21dd0:	80 38       	cpi	r24, 0x80	; 128
   21dd2:	91 05       	cpc	r25, r1
   21dd4:	31 f0       	breq	.+12     	; 0x21de2 <pll_enable_source+0x24>
   21dd6:	80 3c       	cpi	r24, 0xC0	; 192
   21dd8:	91 05       	cpc	r25, r1
   21dda:	91 f0       	breq	.+36     	; 0x21e00 <pll_enable_source+0x42>
   21ddc:	89 2b       	or	r24, r25
   21dde:	e1 f0       	breq	.+56     	; 0x21e18 <pll_enable_source+0x5a>
			osc_wait_ready(OSC_ID_XOSC);
		}
		break;
	default:
		Assert(false);
		break;
   21de0:	20 c0       	rjmp	.+64     	; 0x21e22 <pll_enable_source+0x64>
	switch (src) {
	case PLL_SRC_RC2MHZ:
		break;

	case PLL_SRC_RC32MHZ:
		if (!osc_is_ready(OSC_ID_RC32MHZ)) {
   21de2:	82 e0       	ldi	r24, 0x02	; 2
   21de4:	99 de       	rcall	.-718    	; 0x21b18 <osc_is_ready>
   21de6:	98 2f       	mov	r25, r24
   21de8:	81 e0       	ldi	r24, 0x01	; 1
   21dea:	89 27       	eor	r24, r25
   21dec:	88 23       	and	r24, r24
			osc_enable(OSC_ID_RC32MHZ);
   21dee:	b1 f0       	breq	.+44     	; 0x21e1c <pll_enable_source+0x5e>
			osc_wait_ready(OSC_ID_RC32MHZ);
   21df0:	82 e0       	ldi	r24, 0x02	; 2
   21df2:	7f de       	rcall	.-770    	; 0x21af2 <osc_enable>
			if (CONFIG_OSC_AUTOCAL_RC32MHZ_REF_OSC
					!= OSC_ID_USBSOF) {
				osc_enable(CONFIG_OSC_AUTOCAL_RC32MHZ_REF_OSC);
				osc_wait_ready(CONFIG_OSC_AUTOCAL_RC32MHZ_REF_OSC);
			}
			osc_enable_autocalibration(OSC_ID_RC32MHZ,
   21df4:	82 e0       	ldi	r24, 0x02	; 2
   21df6:	5b df       	rcall	.-330    	; 0x21cae <osc_wait_ready>
   21df8:	6f ef       	ldi	r22, 0xFF	; 255
					CONFIG_OSC_AUTOCAL_RC32MHZ_REF_OSC);
#endif
		}
		break;
   21dfa:	82 e0       	ldi	r24, 0x02	; 2

	case PLL_SRC_XOSC:
		if (!osc_is_ready(OSC_ID_XOSC)) {
   21dfc:	a1 de       	rcall	.-702    	; 0x21b40 <osc_enable_autocalibration>
   21dfe:	0e c0       	rjmp	.+28     	; 0x21e1c <pll_enable_source+0x5e>
   21e00:	88 e0       	ldi	r24, 0x08	; 8
   21e02:	8a de       	rcall	.-748    	; 0x21b18 <osc_is_ready>
   21e04:	98 2f       	mov	r25, r24
   21e06:	81 e0       	ldi	r24, 0x01	; 1
			osc_enable(OSC_ID_XOSC);
   21e08:	89 27       	eor	r24, r25
   21e0a:	88 23       	and	r24, r24
   21e0c:	49 f0       	breq	.+18     	; 0x21e20 <pll_enable_source+0x62>
			osc_wait_ready(OSC_ID_XOSC);
   21e0e:	88 e0       	ldi	r24, 0x08	; 8
   21e10:	70 de       	rcall	.-800    	; 0x21af2 <osc_enable>
   21e12:	88 e0       	ldi	r24, 0x08	; 8
		}
		break;
   21e14:	4c df       	rcall	.-360    	; 0x21cae <osc_wait_ready>

static inline void pll_enable_source(enum pll_source src)
{
	switch (src) {
	case PLL_SRC_RC2MHZ:
		break;
   21e16:	04 c0       	rjmp	.+8      	; 0x21e20 <pll_enable_source+0x62>
   21e18:	00 00       	nop
			}
			osc_enable_autocalibration(OSC_ID_RC32MHZ,
					CONFIG_OSC_AUTOCAL_RC32MHZ_REF_OSC);
#endif
		}
		break;
   21e1a:	03 c0       	rjmp	.+6      	; 0x21e22 <pll_enable_source+0x64>
   21e1c:	00 00       	nop
	case PLL_SRC_XOSC:
		if (!osc_is_ready(OSC_ID_XOSC)) {
			osc_enable(OSC_ID_XOSC);
			osc_wait_ready(OSC_ID_XOSC);
		}
		break;
   21e1e:	01 c0       	rjmp	.+2      	; 0x21e22 <pll_enable_source+0x64>
	default:
		Assert(false);
		break;
	}
}
   21e20:	00 00       	nop
   21e22:	00 00       	nop
   21e24:	0f 90       	pop	r0
   21e26:	df 91       	pop	r29
   21e28:	cf 91       	pop	r28
   21e2a:	08 95       	ret

00021e2c <pll_enable_config_defaults>:

static inline void pll_enable_config_defaults(unsigned int pll_id)
{
   21e2c:	cf 93       	push	r28
   21e2e:	df 93       	push	r29
   21e30:	00 d0       	rcall	.+0      	; 0x21e32 <pll_enable_config_defaults+0x6>
   21e32:	cd b7       	in	r28, 0x3d	; 61
   21e34:	de b7       	in	r29, 0x3e	; 62
   21e36:	8a 83       	std	Y+2, r24	; 0x02
   21e38:	9b 83       	std	Y+3, r25	; 0x03
	struct pll_config pllcfg;

	if (pll_is_locked(pll_id)) {
   21e3a:	8a 81       	ldd	r24, Y+2	; 0x02
   21e3c:	9b 81       	ldd	r25, Y+3	; 0x03
   21e3e:	a5 df       	rcall	.-182    	; 0x21d8a <pll_is_locked>
   21e40:	88 23       	and	r24, r24
   21e42:	01 f5       	brne	.+64     	; 0x21e84 <pll_enable_config_defaults+0x58>
		return; // Pll already running
	}
	switch (pll_id) {
   21e44:	8a 81       	ldd	r24, Y+2	; 0x02
   21e46:	9b 81       	ldd	r25, Y+3	; 0x03
   21e48:	89 2b       	or	r24, r25
   21e4a:	09 f0       	breq	.+2      	; 0x21e4e <pll_enable_config_defaults+0x22>
#ifdef CONFIG_PLL0_SOURCE
	case 0:
		pll_enable_source(CONFIG_PLL0_SOURCE);
   21e4c:	0b c0       	rjmp	.+22     	; 0x21e64 <pll_enable_config_defaults+0x38>
   21e4e:	80 ec       	ldi	r24, 0xC0	; 192
		pll_config_init(&pllcfg,
   21e50:	b6 df       	rcall	.-148    	; 0x21dbe <pll_enable_source>
   21e52:	23 e0       	ldi	r18, 0x03	; 3
   21e54:	30 e0       	ldi	r19, 0x00	; 0
   21e56:	41 e0       	ldi	r20, 0x01	; 1
   21e58:	50 e0       	ldi	r21, 0x00	; 0
   21e5a:	60 ec       	ldi	r22, 0xC0	; 192
   21e5c:	ce 01       	movw	r24, r28
   21e5e:	01 96       	adiw	r24, 0x01	; 1
				CONFIG_PLL0_SOURCE,
				CONFIG_PLL0_DIV,
				CONFIG_PLL0_MUL);
		break;
   21e60:	39 df       	rcall	.-398    	; 0x21cd4 <pll_config_init>
#endif
	default:
		Assert(false);
		break;
	}
	pll_enable(&pllcfg, pll_id);
   21e62:	00 00       	nop
   21e64:	8a 81       	ldd	r24, Y+2	; 0x02
   21e66:	9b 81       	ldd	r25, Y+3	; 0x03
   21e68:	bc 01       	movw	r22, r24
   21e6a:	ce 01       	movw	r24, r28
	while (!pll_is_locked(pll_id));
   21e6c:	01 96       	adiw	r24, 0x01	; 1
   21e6e:	68 df       	rcall	.-304    	; 0x21d40 <pll_enable>
   21e70:	00 00       	nop
   21e72:	8a 81       	ldd	r24, Y+2	; 0x02
   21e74:	9b 81       	ldd	r25, Y+3	; 0x03
   21e76:	89 df       	rcall	.-238    	; 0x21d8a <pll_is_locked>
   21e78:	98 2f       	mov	r25, r24
   21e7a:	81 e0       	ldi	r24, 0x01	; 1
   21e7c:	89 27       	eor	r24, r25
   21e7e:	88 23       	and	r24, r24
   21e80:	c1 f7       	brne	.-16     	; 0x21e72 <pll_enable_config_defaults+0x46>
static inline void pll_enable_config_defaults(unsigned int pll_id)
{
	struct pll_config pllcfg;

	if (pll_is_locked(pll_id)) {
		return; // Pll already running
   21e82:	01 c0       	rjmp	.+2      	; 0x21e86 <pll_enable_config_defaults+0x5a>
		Assert(false);
		break;
	}
	pll_enable(&pllcfg, pll_id);
	while (!pll_is_locked(pll_id));
}
   21e84:	00 00       	nop
   21e86:	23 96       	adiw	r28, 0x03	; 3
   21e88:	cd bf       	out	0x3d, r28	; 61
   21e8a:	de bf       	out	0x3e, r29	; 62
   21e8c:	df 91       	pop	r29
   21e8e:	cf 91       	pop	r28
   21e90:	08 95       	ret

00021e92 <sysclk_set_prescalers>:
 * definitions). This determines the clkPER4 frequency.
 * \param psbcdiv The prescaler B and C settings (one of the \c SYSCLK_PSBCDIV_*
 * definitions). These determine the clkPER2, clkPER and clkCPU frequencies.
 */
static inline void sysclk_set_prescalers(uint8_t psadiv, uint8_t psbcdiv)
{
   21e92:	cf 93       	push	r28
   21e94:	df 93       	push	r29
   21e96:	1f 92       	push	r1
   21e98:	1f 92       	push	r1
   21e9a:	cd b7       	in	r28, 0x3d	; 61
   21e9c:	de b7       	in	r29, 0x3e	; 62
   21e9e:	89 83       	std	Y+1, r24	; 0x01
   21ea0:	6a 83       	std	Y+2, r22	; 0x02
	ccp_write_io((uint8_t *)&CLK.PSCTRL, psadiv | psbcdiv);
   21ea2:	99 81       	ldd	r25, Y+1	; 0x01
   21ea4:	8a 81       	ldd	r24, Y+2	; 0x02
   21ea6:	89 2b       	or	r24, r25
   21ea8:	68 2f       	mov	r22, r24
   21eaa:	81 e4       	ldi	r24, 0x41	; 65
   21eac:	90 e0       	ldi	r25, 0x00	; 0
   21eae:	0f 94 a2 24 	call	0x24944	; 0x24944 <ccp_write_io>
}
   21eb2:	00 00       	nop
   21eb4:	0f 90       	pop	r0
   21eb6:	0f 90       	pop	r0
   21eb8:	df 91       	pop	r29
   21eba:	cf 91       	pop	r28
   21ebc:	08 95       	ret

00021ebe <sysclk_rtcsrc_enable>:
 * \param id RTC clock source ID. Select from SYSCLK_RTCSRC_ULP,
 *           SYSCLK_RTCSRC_RCOSC, SYSCLK_RTCSRC_TOSC, SYSCLK_RTCSRC_RCOSC32,
 *           SYSCLK_RTCSRC_TOSC32 or SYSCLK_RTCSRC_EXTCLK
 */
static inline void sysclk_rtcsrc_enable(uint8_t id)
{
   21ebe:	cf 93       	push	r28
   21ec0:	df 93       	push	r29
   21ec2:	1f 92       	push	r1
   21ec4:	cd b7       	in	r28, 0x3d	; 61
   21ec6:	de b7       	in	r29, 0x3e	; 62
   21ec8:	89 83       	std	Y+1, r24	; 0x01
	Assert((id & ~CLK_RTCSRC_gm) == 0);

	switch (id) {
   21eca:	89 81       	ldd	r24, Y+1	; 0x01
   21ecc:	88 2f       	mov	r24, r24
   21ece:	90 e0       	ldi	r25, 0x00	; 0
   21ed0:	8a 30       	cpi	r24, 0x0A	; 10
   21ed2:	91 05       	cpc	r25, r1
   21ed4:	a1 f0       	breq	.+40     	; 0x21efe <sysclk_rtcsrc_enable+0x40>
   21ed6:	8b 30       	cpi	r24, 0x0B	; 11
   21ed8:	91 05       	cpc	r25, r1
   21eda:	34 f4       	brge	.+12     	; 0x21ee8 <sysclk_rtcsrc_enable+0x2a>
   21edc:	82 30       	cpi	r24, 0x02	; 2
   21ede:	91 05       	cpc	r25, r1
   21ee0:	71 f0       	breq	.+28     	; 0x21efe <sysclk_rtcsrc_enable+0x40>
   21ee2:	04 97       	sbiw	r24, 0x04	; 4
   21ee4:	39 f0       	breq	.+14     	; 0x21ef4 <sysclk_rtcsrc_enable+0x36>
   21ee6:	10 c0       	rjmp	.+32     	; 0x21f08 <sysclk_rtcsrc_enable+0x4a>
   21ee8:	8c 30       	cpi	r24, 0x0C	; 12
   21eea:	91 05       	cpc	r25, r1
   21eec:	19 f0       	breq	.+6      	; 0x21ef4 <sysclk_rtcsrc_enable+0x36>
   21eee:	0e 97       	sbiw	r24, 0x0e	; 14
   21ef0:	31 f0       	breq	.+12     	; 0x21efe <sysclk_rtcsrc_enable+0x40>
   21ef2:	0a c0       	rjmp	.+20     	; 0x21f08 <sysclk_rtcsrc_enable+0x4a>
	case SYSCLK_RTCSRC_RCOSC:
#if !XMEGA_A && !XMEGA_D
	case SYSCLK_RTCSRC_RCOSC32:
#endif
		osc_enable(OSC_ID_RC32KHZ);
   21ef4:	84 e0       	ldi	r24, 0x04	; 4
		osc_wait_ready(OSC_ID_RC32KHZ);
   21ef6:	fd dd       	rcall	.-1030   	; 0x21af2 <osc_enable>
	case SYSCLK_RTCSRC_TOSC:
	case SYSCLK_RTCSRC_TOSC32:
#if !XMEGA_A && !XMEGA_D
	case SYSCLK_RTCSRC_EXTCLK:
#endif
		osc_enable(OSC_ID_XOSC);
   21ef8:	84 e0       	ldi	r24, 0x04	; 4
   21efa:	d9 de       	rcall	.-590    	; 0x21cae <osc_wait_ready>
		osc_wait_ready(OSC_ID_XOSC);
   21efc:	05 c0       	rjmp	.+10     	; 0x21f08 <sysclk_rtcsrc_enable+0x4a>
   21efe:	88 e0       	ldi	r24, 0x08	; 8
   21f00:	f8 dd       	rcall	.-1040   	; 0x21af2 <osc_enable>
		break;
   21f02:	88 e0       	ldi	r24, 0x08	; 8
	}

	CLK.RTCCTRL = id | CLK_RTCEN_bm;
   21f04:	d4 de       	rcall	.-600    	; 0x21cae <osc_wait_ready>
   21f06:	00 00       	nop
   21f08:	80 e4       	ldi	r24, 0x40	; 64
   21f0a:	90 e0       	ldi	r25, 0x00	; 0
   21f0c:	29 81       	ldd	r18, Y+1	; 0x01
   21f0e:	21 60       	ori	r18, 0x01	; 1
}
   21f10:	fc 01       	movw	r30, r24
   21f12:	23 83       	std	Z+3, r18	; 0x03
   21f14:	00 00       	nop
   21f16:	0f 90       	pop	r0
   21f18:	df 91       	pop	r29
   21f1a:	cf 91       	pop	r28
   21f1c:	08 95       	ret

00021f1e <nvm_read_production_signature_row>:
 *       the program space reads will be corrupted.
 *
 * \param address Byte offset into the signature row
 */
static inline uint8_t nvm_read_production_signature_row(uint8_t address)
{
   21f1e:	cf 93       	push	r28
   21f20:	df 93       	push	r29
   21f22:	1f 92       	push	r1
   21f24:	cd b7       	in	r28, 0x3d	; 61
   21f26:	de b7       	in	r29, 0x3e	; 62
   21f28:	89 83       	std	Y+1, r24	; 0x01
	return nvm_read_byte(NVM_CMD_READ_CALIB_ROW_gc, address);
   21f2a:	89 81       	ldd	r24, Y+1	; 0x01
   21f2c:	88 2f       	mov	r24, r24
   21f2e:	90 e0       	ldi	r25, 0x00	; 0
   21f30:	bc 01       	movw	r22, r24
   21f32:	82 e0       	ldi	r24, 0x02	; 2
   21f34:	0f 94 98 24 	call	0x24930	; 0x24930 <nvm_read_byte>
}
   21f38:	0f 90       	pop	r0
   21f3a:	df 91       	pop	r29
   21f3c:	cf 91       	pop	r28
   21f3e:	08 95       	ret

00021f40 <sysclk_init>:
#  include <nvm.h>
#endif


void sysclk_init(void)
{
   21f40:	0f 93       	push	r16
   21f42:	1f 93       	push	r17
   21f44:	cf 93       	push	r28
   21f46:	df 93       	push	r29
   21f48:	00 d0       	rcall	.+0      	; 0x21f4a <sysclk_init+0xa>
   21f4a:	00 d0       	rcall	.+0      	; 0x21f4c <sysclk_init+0xc>
   21f4c:	cd b7       	in	r28, 0x3d	; 61
   21f4e:	de b7       	in	r29, 0x3e	; 62
	uint8_t *reg = (uint8_t *)&PR.PRGEN;
   21f50:	80 e7       	ldi	r24, 0x70	; 112
   21f52:	90 e0       	ldi	r25, 0x00	; 0
   21f54:	89 83       	std	Y+1, r24	; 0x01
   21f56:	9a 83       	std	Y+2, r25	; 0x02
#ifdef CONFIG_OSC_RC32_CAL
	uint16_t cal;
	/* avoid Cppcheck Warning */
	UNUSED(cal);
#endif
	bool need_rc2mhz = false;
   21f58:	1c 82       	std	Y+4, r1	; 0x04

	/* Turn off all peripheral clocks that can be turned off. */
	for (i = 0; i <= SYSCLK_PORT_F; i++) {
   21f5a:	1b 82       	std	Y+3, r1	; 0x03
   21f5c:	0d c0       	rjmp	.+26     	; 0x21f78 <sysclk_init+0x38>
		*(reg++) = 0xff;
   21f5e:	89 81       	ldd	r24, Y+1	; 0x01
   21f60:	9a 81       	ldd	r25, Y+2	; 0x02
   21f62:	9c 01       	movw	r18, r24
   21f64:	2f 5f       	subi	r18, 0xFF	; 255
   21f66:	3f 4f       	sbci	r19, 0xFF	; 255
   21f68:	29 83       	std	Y+1, r18	; 0x01
   21f6a:	3a 83       	std	Y+2, r19	; 0x02
   21f6c:	2f ef       	ldi	r18, 0xFF	; 255
   21f6e:	fc 01       	movw	r30, r24
   21f70:	20 83       	st	Z, r18
	UNUSED(cal);
#endif
	bool need_rc2mhz = false;

	/* Turn off all peripheral clocks that can be turned off. */
	for (i = 0; i <= SYSCLK_PORT_F; i++) {
   21f72:	8b 81       	ldd	r24, Y+3	; 0x03
   21f74:	8f 5f       	subi	r24, 0xFF	; 255
   21f76:	8b 83       	std	Y+3, r24	; 0x03
   21f78:	8b 81       	ldd	r24, Y+3	; 0x03
   21f7a:	87 30       	cpi	r24, 0x07	; 7
   21f7c:	80 f3       	brcs	.-32     	; 0x21f5e <sysclk_init+0x1e>
	}

	/* Set up system clock prescalers if different from defaults */
	if ((CONFIG_SYSCLK_PSADIV != SYSCLK_PSADIV_1)
			|| (CONFIG_SYSCLK_PSBCDIV != SYSCLK_PSBCDIV_1_1)) {
		sysclk_set_prescalers(CONFIG_SYSCLK_PSADIV,
   21f7e:	61 e0       	ldi	r22, 0x01	; 1
   21f80:	80 e0       	ldi	r24, 0x00	; 0
   21f82:	87 df       	rcall	.-242    	; 0x21e92 <sysclk_set_prescalers>
				CONFIG_SYSCLK_PSBCDIV);
	}
#if (CONFIG_OSC_RC32_CAL==48000000UL)
	MSB(cal) = nvm_read_production_signature_row(
   21f84:	8e 01       	movw	r16, r28
   21f86:	0b 5f       	subi	r16, 0xFB	; 251
   21f88:	1f 4f       	sbci	r17, 0xFF	; 255
   21f8a:	0f 5f       	subi	r16, 0xFF	; 255
   21f8c:	1f 4f       	sbci	r17, 0xFF	; 255
   21f8e:	8c e1       	ldi	r24, 0x1C	; 28
   21f90:	c6 df       	rcall	.-116    	; 0x21f1e <nvm_read_production_signature_row>
   21f92:	f8 01       	movw	r30, r16
   21f94:	80 83       	st	Z, r24
			nvm_get_production_signature_row_offset(USBRCOSC));
	LSB(cal) = nvm_read_production_signature_row(
   21f96:	8e 01       	movw	r16, r28
   21f98:	0b 5f       	subi	r16, 0xFB	; 251
   21f9a:	1f 4f       	sbci	r17, 0xFF	; 255
   21f9c:	8d e1       	ldi	r24, 0x1D	; 29
   21f9e:	bf df       	rcall	.-130    	; 0x21f1e <nvm_read_production_signature_row>
   21fa0:	f8 01       	movw	r30, r16
   21fa2:	80 83       	st	Z, r24
	/*
	* If a device has an uncalibrated value in the
	* production signature row (early sample part), load a
	* sane default calibration value.
	*/
	if (cal == 0xFFFF) {
   21fa4:	8d 81       	ldd	r24, Y+5	; 0x05
   21fa6:	9e 81       	ldd	r25, Y+6	; 0x06
   21fa8:	01 96       	adiw	r24, 0x01	; 1
   21faa:	21 f4       	brne	.+8      	; 0x21fb4 <sysclk_init+0x74>
		cal = 0x2340;
   21fac:	80 e4       	ldi	r24, 0x40	; 64
   21fae:	93 e2       	ldi	r25, 0x23	; 35
   21fb0:	8d 83       	std	Y+5, r24	; 0x05
   21fb2:	9e 83       	std	Y+6, r25	; 0x06
	}
	osc_user_calibration(OSC_ID_RC32MHZ,cal);
   21fb4:	8d 81       	ldd	r24, Y+5	; 0x05
   21fb6:	9e 81       	ldd	r25, Y+6	; 0x06
   21fb8:	bc 01       	movw	r22, r24
   21fba:	82 e0       	ldi	r24, 0x02	; 2
#ifdef CONFIG_PLL0_SOURCE
		case SYSCLK_SRC_PLL:
			if (CONFIG_PLL0_SOURCE == PLL_SRC_RC2MHZ) {
				need_rc2mhz = true;
			}
			pll_enable_config_defaults(0);
   21fbc:	42 de       	rcall	.-892    	; 0x21c42 <osc_user_calibration>
   21fbe:	80 e0       	ldi	r24, 0x00	; 0
   21fc0:	90 e0       	ldi	r25, 0x00	; 0
   21fc2:	34 df       	rcall	.-408    	; 0x21e2c <pll_enable_config_defaults>
			break;
   21fc4:	00 00       	nop
		default:
			//unhandled_case(CONFIG_SYSCLK_SOURCE);
			return;
		}

		ccp_write_io((uint8_t *)&CLK.CTRL, CONFIG_SYSCLK_SOURCE);
   21fc6:	64 e0       	ldi	r22, 0x04	; 4
   21fc8:	80 e4       	ldi	r24, 0x40	; 64
   21fca:	90 e0       	ldi	r25, 0x00	; 0
   21fcc:	0f 94 a2 24 	call	0x24944	; 0x24944 <ccp_write_io>
		Assert(CLK.CTRL == CONFIG_SYSCLK_SOURCE);
	}

	if (need_rc2mhz) {
   21fd0:	8c 81       	ldd	r24, Y+4	; 0x04
#ifdef CONFIG_OSC_AUTOCAL_RC2MHZ_REF_OSC
		osc_enable(CONFIG_OSC_AUTOCAL_RC2MHZ_REF_OSC);
   21fd2:	88 23       	and	r24, r24
   21fd4:	41 f0       	breq	.+16     	; 0x21fe6 <sysclk_init+0xa6>
		osc_wait_ready(CONFIG_OSC_AUTOCAL_RC2MHZ_REF_OSC);
   21fd6:	84 e0       	ldi	r24, 0x04	; 4
		osc_enable_autocalibration(OSC_ID_RC2MHZ,
   21fd8:	8c dd       	rcall	.-1256   	; 0x21af2 <osc_enable>
   21fda:	84 e0       	ldi	r24, 0x04	; 4
   21fdc:	68 de       	rcall	.-816    	; 0x21cae <osc_wait_ready>
   21fde:	64 e0       	ldi	r22, 0x04	; 4
				CONFIG_OSC_AUTOCAL_RC2MHZ_REF_OSC);
#endif
	} else {
		osc_disable(OSC_ID_RC2MHZ);
   21fe0:	81 e0       	ldi	r24, 0x01	; 1
   21fe2:	ae dd       	rcall	.-1188   	; 0x21b40 <osc_enable_autocalibration>
   21fe4:	02 c0       	rjmp	.+4      	; 0x21fea <sysclk_init+0xaa>
	}

#ifdef CONFIG_RTC_SOURCE
	sysclk_rtcsrc_enable(CONFIG_RTC_SOURCE);
   21fe6:	81 e0       	ldi	r24, 0x01	; 1
   21fe8:	67 dd       	rcall	.-1330   	; 0x21ab8 <osc_disable>
   21fea:	8a e0       	ldi	r24, 0x0A	; 10
#endif
}
   21fec:	68 df       	rcall	.-304    	; 0x21ebe <sysclk_rtcsrc_enable>
   21fee:	26 96       	adiw	r28, 0x06	; 6
   21ff0:	cd bf       	out	0x3d, r28	; 61
   21ff2:	de bf       	out	0x3e, r29	; 62
   21ff4:	df 91       	pop	r29
   21ff6:	cf 91       	pop	r28
   21ff8:	1f 91       	pop	r17
   21ffa:	0f 91       	pop	r16
   21ffc:	08 95       	ret

00021ffe <sysclk_enable_module>:

void sysclk_enable_module(enum sysclk_port_id port, uint8_t id)
{
   21ffe:	cf 93       	push	r28
   22000:	df 93       	push	r29
   22002:	00 d0       	rcall	.+0      	; 0x22004 <sysclk_enable_module+0x6>
   22004:	cd b7       	in	r28, 0x3d	; 61
   22006:	de b7       	in	r29, 0x3e	; 62
   22008:	8a 83       	std	Y+2, r24	; 0x02
	irqflags_t flags = cpu_irq_save();
   2200a:	6b 83       	std	Y+3, r22	; 0x03
   2200c:	fb dc       	rcall	.-1546   	; 0x21a04 <cpu_irq_save>

	*((uint8_t *)&PR.PRGEN + port) &= ~id;
   2200e:	89 83       	std	Y+1, r24	; 0x01
   22010:	8a 81       	ldd	r24, Y+2	; 0x02
   22012:	88 2f       	mov	r24, r24
   22014:	90 e0       	ldi	r25, 0x00	; 0
   22016:	80 59       	subi	r24, 0x90	; 144
   22018:	9f 4f       	sbci	r25, 0xFF	; 255
   2201a:	2a 81       	ldd	r18, Y+2	; 0x02
   2201c:	22 2f       	mov	r18, r18
   2201e:	30 e0       	ldi	r19, 0x00	; 0
   22020:	20 59       	subi	r18, 0x90	; 144
   22022:	3f 4f       	sbci	r19, 0xFF	; 255
   22024:	f9 01       	movw	r30, r18
   22026:	20 81       	ld	r18, Z
   22028:	32 2f       	mov	r19, r18
   2202a:	2b 81       	ldd	r18, Y+3	; 0x03
   2202c:	20 95       	com	r18
   2202e:	23 23       	and	r18, r19

	cpu_irq_restore(flags);
   22030:	fc 01       	movw	r30, r24
   22032:	20 83       	st	Z, r18
}
   22034:	89 81       	ldd	r24, Y+1	; 0x01
   22036:	f6 dc       	rcall	.-1556   	; 0x21a24 <cpu_irq_restore>
   22038:	00 00       	nop
   2203a:	23 96       	adiw	r28, 0x03	; 3
   2203c:	cd bf       	out	0x3d, r28	; 61
   2203e:	de bf       	out	0x3e, r29	; 62
   22040:	df 91       	pop	r29
   22042:	cf 91       	pop	r28
   22044:	08 95       	ret

00022046 <sysclk_disable_module>:

void sysclk_disable_module(enum sysclk_port_id port, uint8_t id)
{
   22046:	cf 93       	push	r28
   22048:	df 93       	push	r29
   2204a:	00 d0       	rcall	.+0      	; 0x2204c <sysclk_disable_module+0x6>
   2204c:	cd b7       	in	r28, 0x3d	; 61
   2204e:	de b7       	in	r29, 0x3e	; 62
   22050:	8a 83       	std	Y+2, r24	; 0x02
	irqflags_t flags = cpu_irq_save();
   22052:	6b 83       	std	Y+3, r22	; 0x03
   22054:	d7 dc       	rcall	.-1618   	; 0x21a04 <cpu_irq_save>

	*((uint8_t *)&PR.PRGEN + port) |= id;
   22056:	89 83       	std	Y+1, r24	; 0x01
   22058:	8a 81       	ldd	r24, Y+2	; 0x02
   2205a:	88 2f       	mov	r24, r24
   2205c:	90 e0       	ldi	r25, 0x00	; 0
   2205e:	80 59       	subi	r24, 0x90	; 144
   22060:	9f 4f       	sbci	r25, 0xFF	; 255
   22062:	2a 81       	ldd	r18, Y+2	; 0x02
   22064:	22 2f       	mov	r18, r18
   22066:	30 e0       	ldi	r19, 0x00	; 0
   22068:	20 59       	subi	r18, 0x90	; 144
   2206a:	3f 4f       	sbci	r19, 0xFF	; 255
   2206c:	f9 01       	movw	r30, r18
   2206e:	30 81       	ld	r19, Z
   22070:	2b 81       	ldd	r18, Y+3	; 0x03
   22072:	23 2b       	or	r18, r19

	cpu_irq_restore(flags);
   22074:	fc 01       	movw	r30, r24
   22076:	20 83       	st	Z, r18
}
   22078:	89 81       	ldd	r24, Y+1	; 0x01
   2207a:	d4 dc       	rcall	.-1624   	; 0x21a24 <cpu_irq_restore>
   2207c:	00 00       	nop
   2207e:	23 96       	adiw	r28, 0x03	; 3
   22080:	cd bf       	out	0x3d, r28	; 61
   22082:	de bf       	out	0x3e, r29	; 62
   22084:	df 91       	pop	r29
   22086:	cf 91       	pop	r28
   22088:	08 95       	ret

0002208a <sysclk_enable_usb>:
 * \param frequency The required USB clock frequency in MHz:
 * \arg \c 6 for 6 MHz
 * \arg \c 48 for 48 MHz
 */
void sysclk_enable_usb(uint8_t frequency)
{
   2208a:	cf 93       	push	r28
   2208c:	df 93       	push	r29
   2208e:	1f 92       	push	r1
   22090:	1f 92       	push	r1
   22092:	cd b7       	in	r28, 0x3d	; 61
   22094:	de b7       	in	r29, 0x3e	; 62
   22096:	8a 83       	std	Y+2, r24	; 0x02

	/*
	 * Enable or disable prescaler depending on if the USB frequency is 6
	 * MHz or 48 MHz. Only 6 MHz USB frequency requires prescaling.
	 */
	if (frequency == 6) {
   22098:	8a 81       	ldd	r24, Y+2	; 0x02
   2209a:	86 30       	cpi	r24, 0x06	; 6
   2209c:	19 f4       	brne	.+6      	; 0x220a4 <sysclk_enable_usb+0x1a>
		prescaler = CLK_USBPSDIV_8_gc;
   2209e:	88 e1       	ldi	r24, 0x18	; 24
   220a0:	89 83       	std	Y+1, r24	; 0x01
   220a2:	01 c0       	rjmp	.+2      	; 0x220a6 <sysclk_enable_usb+0x1c>
	}
	else {
		prescaler = 0;
   220a4:	19 82       	std	Y+1, r1	; 0x01
	/*
	 * Switch to the system clock selected by the user.
	 */
	switch (CONFIG_USBCLK_SOURCE) {
	case USBCLK_SRC_RCOSC:
		if (!osc_is_ready(OSC_ID_RC32MHZ)) {
   220a6:	82 e0       	ldi	r24, 0x02	; 2
   220a8:	37 dd       	rcall	.-1426   	; 0x21b18 <osc_is_ready>
   220aa:	98 2f       	mov	r25, r24
   220ac:	81 e0       	ldi	r24, 0x01	; 1
   220ae:	89 27       	eor	r24, r25
   220b0:	88 23       	and	r24, r24
			osc_enable(OSC_ID_RC32MHZ);
   220b2:	39 f0       	breq	.+14     	; 0x220c2 <sysclk_enable_usb+0x38>
			osc_wait_ready(OSC_ID_RC32MHZ);
   220b4:	82 e0       	ldi	r24, 0x02	; 2
   220b6:	1d dd       	rcall	.-1478   	; 0x21af2 <osc_enable>
			if (CONFIG_OSC_AUTOCAL_RC32MHZ_REF_OSC
					!= OSC_ID_USBSOF) {
				osc_enable(CONFIG_OSC_AUTOCAL_RC32MHZ_REF_OSC);
				osc_wait_ready(CONFIG_OSC_AUTOCAL_RC32MHZ_REF_OSC);
			}
			osc_enable_autocalibration(OSC_ID_RC32MHZ,
   220b8:	82 e0       	ldi	r24, 0x02	; 2
   220ba:	f9 dd       	rcall	.-1038   	; 0x21cae <osc_wait_ready>
   220bc:	6f ef       	ldi	r22, 0xFF	; 255
   220be:	82 e0       	ldi	r24, 0x02	; 2
					CONFIG_OSC_AUTOCAL_RC32MHZ_REF_OSC);
#endif
		}
		ccp_write_io((uint8_t *)&CLK.USBCTRL, (prescaler)
   220c0:	3f dd       	rcall	.-1410   	; 0x21b40 <osc_enable_autocalibration>
   220c2:	89 81       	ldd	r24, Y+1	; 0x01
   220c4:	83 60       	ori	r24, 0x03	; 3
   220c6:	68 2f       	mov	r22, r24
   220c8:	84 e4       	ldi	r24, 0x44	; 68
   220ca:	90 e0       	ldi	r25, 0x00	; 0
				| CLK_USBSRC_RC32M_gc
				| CLK_USBSEN_bm);
		break;
   220cc:	0f 94 a2 24 	call	0x24944	; 0x24944 <ccp_write_io>
	default:
		Assert(false);
		break;
	}

	sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_USB);
   220d0:	00 00       	nop
   220d2:	60 e4       	ldi	r22, 0x40	; 64
   220d4:	80 e0       	ldi	r24, 0x00	; 0
}
   220d6:	93 df       	rcall	.-218    	; 0x21ffe <sysclk_enable_module>
   220d8:	00 00       	nop
   220da:	0f 90       	pop	r0
   220dc:	0f 90       	pop	r0
   220de:	df 91       	pop	r29
   220e0:	cf 91       	pop	r28
   220e2:	08 95       	ret

000220e4 <sysclk_disable_usb>:

/**
 * \brief Disable clock for the USB module
 */
void sysclk_disable_usb(void)
{
   220e4:	cf 93       	push	r28
   220e6:	df 93       	push	r29
   220e8:	cd b7       	in	r28, 0x3d	; 61
   220ea:	de b7       	in	r29, 0x3e	; 62
	sysclk_disable_module(SYSCLK_PORT_GEN, SYSCLK_USB);
   220ec:	60 e4       	ldi	r22, 0x40	; 64
   220ee:	80 e0       	ldi	r24, 0x00	; 0
   220f0:	aa df       	rcall	.-172    	; 0x22046 <sysclk_disable_module>
	ccp_write_io((uint8_t *)&CLK.USBCTRL, 0);
   220f2:	60 e0       	ldi	r22, 0x00	; 0
   220f4:	84 e4       	ldi	r24, 0x44	; 68
   220f6:	90 e0       	ldi	r25, 0x00	; 0
   220f8:	0f 94 a2 24 	call	0x24944	; 0x24944 <ccp_write_io>
}
   220fc:	00 00       	nop
   220fe:	df 91       	pop	r29
   22100:	cf 91       	pop	r28
   22102:	08 95       	ret

00022104 <cpu_irq_save>:
   22104:	cf 93       	push	r28
   22106:	df 93       	push	r29
   22108:	1f 92       	push	r1
   2210a:	cd b7       	in	r28, 0x3d	; 61
   2210c:	de b7       	in	r29, 0x3e	; 62
   2210e:	8f e3       	ldi	r24, 0x3F	; 63
   22110:	90 e0       	ldi	r25, 0x00	; 0
   22112:	fc 01       	movw	r30, r24
   22114:	80 81       	ld	r24, Z
   22116:	89 83       	std	Y+1, r24	; 0x01
   22118:	f8 94       	cli
   2211a:	89 81       	ldd	r24, Y+1	; 0x01
   2211c:	0f 90       	pop	r0
   2211e:	df 91       	pop	r29
   22120:	cf 91       	pop	r28
   22122:	08 95       	ret

00022124 <cpu_irq_restore>:
   22124:	cf 93       	push	r28
   22126:	df 93       	push	r29
   22128:	1f 92       	push	r1
   2212a:	cd b7       	in	r28, 0x3d	; 61
   2212c:	de b7       	in	r29, 0x3e	; 62
   2212e:	89 83       	std	Y+1, r24	; 0x01
   22130:	8f e3       	ldi	r24, 0x3F	; 63
   22132:	90 e0       	ldi	r25, 0x00	; 0
   22134:	29 81       	ldd	r18, Y+1	; 0x01
   22136:	fc 01       	movw	r30, r24
   22138:	20 83       	st	Z, r18
   2213a:	00 00       	nop
   2213c:	0f 90       	pop	r0
   2213e:	df 91       	pop	r29
   22140:	cf 91       	pop	r28
   22142:	08 95       	ret

00022144 <udi_cdc_comm_enable>:
   22144:	cf 93       	push	r28
   22146:	df 93       	push	r29
   22148:	1f 92       	push	r1
   2214a:	1f 92       	push	r1
   2214c:	cd b7       	in	r28, 0x3d	; 61
   2214e:	de b7       	in	r29, 0x3e	; 62
   22150:	1a 82       	std	Y+2, r1	; 0x02
   22152:	10 92 62 2d 	sts	0x2D62, r1	; 0x802d62 <udi_cdc_nb_comm_enabled>
   22156:	8a 81       	ldd	r24, Y+2	; 0x02
   22158:	88 2f       	mov	r24, r24
   2215a:	90 e0       	ldi	r25, 0x00	; 0
   2215c:	88 0f       	add	r24, r24
   2215e:	99 1f       	adc	r25, r25
   22160:	8a 5a       	subi	r24, 0xAA	; 170
   22162:	92 4d       	sbci	r25, 0xD2	; 210
   22164:	fc 01       	movw	r30, r24
   22166:	10 82       	st	Z, r1
   22168:	11 82       	std	Z+1, r1	; 0x01
   2216a:	8a 81       	ldd	r24, Y+2	; 0x02
   2216c:	88 2f       	mov	r24, r24
   2216e:	90 e0       	ldi	r25, 0x00	; 0
   22170:	88 0f       	add	r24, r24
   22172:	99 1f       	adc	r25, r25
   22174:	9c 01       	movw	r18, r24
   22176:	22 0f       	add	r18, r18
   22178:	33 1f       	adc	r19, r19
   2217a:	22 0f       	add	r18, r18
   2217c:	33 1f       	adc	r19, r19
   2217e:	82 0f       	add	r24, r18
   22180:	93 1f       	adc	r25, r19
   22182:	88 5a       	subi	r24, 0xA8	; 168
   22184:	92 4d       	sbci	r25, 0xD2	; 210
   22186:	21 ea       	ldi	r18, 0xA1	; 161
   22188:	fc 01       	movw	r30, r24
   2218a:	20 83       	st	Z, r18
   2218c:	8a 81       	ldd	r24, Y+2	; 0x02
   2218e:	88 2f       	mov	r24, r24
   22190:	90 e0       	ldi	r25, 0x00	; 0
   22192:	88 0f       	add	r24, r24
   22194:	99 1f       	adc	r25, r25
   22196:	9c 01       	movw	r18, r24
   22198:	22 0f       	add	r18, r18
   2219a:	33 1f       	adc	r19, r19
   2219c:	22 0f       	add	r18, r18
   2219e:	33 1f       	adc	r19, r19
   221a0:	82 0f       	add	r24, r18
   221a2:	93 1f       	adc	r25, r19
   221a4:	87 5a       	subi	r24, 0xA7	; 167
   221a6:	92 4d       	sbci	r25, 0xD2	; 210
   221a8:	20 e2       	ldi	r18, 0x20	; 32
   221aa:	fc 01       	movw	r30, r24
   221ac:	20 83       	st	Z, r18
   221ae:	8a 81       	ldd	r24, Y+2	; 0x02
   221b0:	88 2f       	mov	r24, r24
   221b2:	90 e0       	ldi	r25, 0x00	; 0
   221b4:	88 0f       	add	r24, r24
   221b6:	99 1f       	adc	r25, r25
   221b8:	9c 01       	movw	r18, r24
   221ba:	22 0f       	add	r18, r18
   221bc:	33 1f       	adc	r19, r19
   221be:	22 0f       	add	r18, r18
   221c0:	33 1f       	adc	r19, r19
   221c2:	82 0f       	add	r24, r18
   221c4:	93 1f       	adc	r25, r19
   221c6:	86 5a       	subi	r24, 0xA6	; 166
   221c8:	92 4d       	sbci	r25, 0xD2	; 210
   221ca:	fc 01       	movw	r30, r24
   221cc:	10 82       	st	Z, r1
   221ce:	11 82       	std	Z+1, r1	; 0x01
   221d0:	8a 81       	ldd	r24, Y+2	; 0x02
   221d2:	88 2f       	mov	r24, r24
   221d4:	90 e0       	ldi	r25, 0x00	; 0
   221d6:	89 2b       	or	r24, r25
   221d8:	11 f4       	brne	.+4      	; 0x221de <udi_cdc_comm_enable+0x9a>
   221da:	19 82       	std	Y+1, r1	; 0x01
   221dc:	02 c0       	rjmp	.+4      	; 0x221e2 <udi_cdc_comm_enable+0x9e>
   221de:	19 82       	std	Y+1, r1	; 0x01
   221e0:	00 00       	nop
   221e2:	8a 81       	ldd	r24, Y+2	; 0x02
   221e4:	88 2f       	mov	r24, r24
   221e6:	90 e0       	ldi	r25, 0x00	; 0
   221e8:	29 81       	ldd	r18, Y+1	; 0x01
   221ea:	22 2f       	mov	r18, r18
   221ec:	30 e0       	ldi	r19, 0x00	; 0
   221ee:	88 0f       	add	r24, r24
   221f0:	99 1f       	adc	r25, r25
   221f2:	ac 01       	movw	r20, r24
   221f4:	44 0f       	add	r20, r20
   221f6:	55 1f       	adc	r21, r21
   221f8:	44 0f       	add	r20, r20
   221fa:	55 1f       	adc	r21, r21
   221fc:	84 0f       	add	r24, r20
   221fe:	95 1f       	adc	r25, r21
   22200:	84 5a       	subi	r24, 0xA4	; 164
   22202:	92 4d       	sbci	r25, 0xD2	; 210
   22204:	fc 01       	movw	r30, r24
   22206:	20 83       	st	Z, r18
   22208:	31 83       	std	Z+1, r19	; 0x01
   2220a:	8a 81       	ldd	r24, Y+2	; 0x02
   2220c:	88 2f       	mov	r24, r24
   2220e:	90 e0       	ldi	r25, 0x00	; 0
   22210:	88 0f       	add	r24, r24
   22212:	99 1f       	adc	r25, r25
   22214:	9c 01       	movw	r18, r24
   22216:	22 0f       	add	r18, r18
   22218:	33 1f       	adc	r19, r19
   2221a:	22 0f       	add	r18, r18
   2221c:	33 1f       	adc	r19, r19
   2221e:	82 0f       	add	r24, r18
   22220:	93 1f       	adc	r25, r19
   22222:	82 5a       	subi	r24, 0xA2	; 162
   22224:	92 4d       	sbci	r25, 0xD2	; 210
   22226:	22 e0       	ldi	r18, 0x02	; 2
   22228:	30 e0       	ldi	r19, 0x00	; 0
   2222a:	fc 01       	movw	r30, r24
   2222c:	20 83       	st	Z, r18
   2222e:	31 83       	std	Z+1, r19	; 0x01
   22230:	8a 81       	ldd	r24, Y+2	; 0x02
   22232:	88 2f       	mov	r24, r24
   22234:	90 e0       	ldi	r25, 0x00	; 0
   22236:	88 0f       	add	r24, r24
   22238:	99 1f       	adc	r25, r25
   2223a:	9c 01       	movw	r18, r24
   2223c:	22 0f       	add	r18, r18
   2223e:	33 1f       	adc	r19, r19
   22240:	22 0f       	add	r18, r18
   22242:	33 1f       	adc	r19, r19
   22244:	82 0f       	add	r24, r18
   22246:	93 1f       	adc	r25, r19
   22248:	80 5a       	subi	r24, 0xA0	; 160
   2224a:	92 4d       	sbci	r25, 0xD2	; 210
   2224c:	fc 01       	movw	r30, r24
   2224e:	10 82       	st	Z, r1
   22250:	11 82       	std	Z+1, r1	; 0x01
   22252:	8a 81       	ldd	r24, Y+2	; 0x02
   22254:	28 2f       	mov	r18, r24
   22256:	30 e0       	ldi	r19, 0x00	; 0
   22258:	c9 01       	movw	r24, r18
   2225a:	88 0f       	add	r24, r24
   2225c:	99 1f       	adc	r25, r25
   2225e:	88 0f       	add	r24, r24
   22260:	99 1f       	adc	r25, r25
   22262:	88 0f       	add	r24, r24
   22264:	99 1f       	adc	r25, r25
   22266:	82 1b       	sub	r24, r18
   22268:	93 0b       	sbc	r25, r19
   2226a:	9c 01       	movw	r18, r24
   2226c:	22 5b       	subi	r18, 0xB2	; 178
   2226e:	32 4d       	sbci	r19, 0xD2	; 210
   22270:	80 e0       	ldi	r24, 0x00	; 0
   22272:	92 ec       	ldi	r25, 0xC2	; 194
   22274:	a1 e0       	ldi	r26, 0x01	; 1
   22276:	b0 e0       	ldi	r27, 0x00	; 0
   22278:	f9 01       	movw	r30, r18
   2227a:	80 83       	st	Z, r24
   2227c:	91 83       	std	Z+1, r25	; 0x01
   2227e:	a2 83       	std	Z+2, r26	; 0x02
   22280:	b3 83       	std	Z+3, r27	; 0x03
   22282:	8a 81       	ldd	r24, Y+2	; 0x02
   22284:	28 2f       	mov	r18, r24
   22286:	30 e0       	ldi	r19, 0x00	; 0
   22288:	c9 01       	movw	r24, r18
   2228a:	88 0f       	add	r24, r24
   2228c:	99 1f       	adc	r25, r25
   2228e:	88 0f       	add	r24, r24
   22290:	99 1f       	adc	r25, r25
   22292:	88 0f       	add	r24, r24
   22294:	99 1f       	adc	r25, r25
   22296:	82 1b       	sub	r24, r18
   22298:	93 0b       	sbc	r25, r19
   2229a:	8e 5a       	subi	r24, 0xAE	; 174
   2229c:	92 4d       	sbci	r25, 0xD2	; 210
   2229e:	fc 01       	movw	r30, r24
   222a0:	10 82       	st	Z, r1
   222a2:	8a 81       	ldd	r24, Y+2	; 0x02
   222a4:	28 2f       	mov	r18, r24
   222a6:	30 e0       	ldi	r19, 0x00	; 0
   222a8:	c9 01       	movw	r24, r18
   222aa:	88 0f       	add	r24, r24
   222ac:	99 1f       	adc	r25, r25
   222ae:	88 0f       	add	r24, r24
   222b0:	99 1f       	adc	r25, r25
   222b2:	88 0f       	add	r24, r24
   222b4:	99 1f       	adc	r25, r25
   222b6:	82 1b       	sub	r24, r18
   222b8:	93 0b       	sbc	r25, r19
   222ba:	8d 5a       	subi	r24, 0xAD	; 173
   222bc:	92 4d       	sbci	r25, 0xD2	; 210
   222be:	fc 01       	movw	r30, r24
   222c0:	10 82       	st	Z, r1
   222c2:	8a 81       	ldd	r24, Y+2	; 0x02
   222c4:	28 2f       	mov	r18, r24
   222c6:	30 e0       	ldi	r19, 0x00	; 0
   222c8:	c9 01       	movw	r24, r18
   222ca:	88 0f       	add	r24, r24
   222cc:	99 1f       	adc	r25, r25
   222ce:	88 0f       	add	r24, r24
   222d0:	99 1f       	adc	r25, r25
   222d2:	88 0f       	add	r24, r24
   222d4:	99 1f       	adc	r25, r25
   222d6:	82 1b       	sub	r24, r18
   222d8:	93 0b       	sbc	r25, r19
   222da:	8c 5a       	subi	r24, 0xAC	; 172
   222dc:	92 4d       	sbci	r25, 0xD2	; 210
   222de:	28 e0       	ldi	r18, 0x08	; 8
   222e0:	fc 01       	movw	r30, r24
   222e2:	20 83       	st	Z, r18
   222e4:	8a 81       	ldd	r24, Y+2	; 0x02
   222e6:	28 2f       	mov	r18, r24
   222e8:	30 e0       	ldi	r19, 0x00	; 0
   222ea:	c9 01       	movw	r24, r18
   222ec:	88 0f       	add	r24, r24
   222ee:	99 1f       	adc	r25, r25
   222f0:	88 0f       	add	r24, r24
   222f2:	99 1f       	adc	r25, r25
   222f4:	88 0f       	add	r24, r24
   222f6:	99 1f       	adc	r25, r25
   222f8:	82 1b       	sub	r24, r18
   222fa:	93 0b       	sbc	r25, r19
   222fc:	82 5b       	subi	r24, 0xB2	; 178
   222fe:	92 4d       	sbci	r25, 0xD2	; 210
   22300:	bc 01       	movw	r22, r24
   22302:	8a 81       	ldd	r24, Y+2	; 0x02
   22304:	0e 94 cf 3c 	call	0x799e	; 0x799e <usb_callback_config>
   22308:	0e 94 ba 3c 	call	0x7974	; 0x7974 <usb_callback_cdc_enable>
   2230c:	98 2f       	mov	r25, r24
   2230e:	81 e0       	ldi	r24, 0x01	; 1
   22310:	89 27       	eor	r24, r25
   22312:	88 23       	and	r24, r24
   22314:	11 f0       	breq	.+4      	; 0x2231a <udi_cdc_comm_enable+0x1d6>
   22316:	80 e0       	ldi	r24, 0x00	; 0
   22318:	06 c0       	rjmp	.+12     	; 0x22326 <udi_cdc_comm_enable+0x1e2>
   2231a:	80 91 62 2d 	lds	r24, 0x2D62	; 0x802d62 <udi_cdc_nb_comm_enabled>
   2231e:	8f 5f       	subi	r24, 0xFF	; 255
   22320:	80 93 62 2d 	sts	0x2D62, r24	; 0x802d62 <udi_cdc_nb_comm_enabled>
   22324:	81 e0       	ldi	r24, 0x01	; 1
   22326:	0f 90       	pop	r0
   22328:	0f 90       	pop	r0
   2232a:	df 91       	pop	r29
   2232c:	cf 91       	pop	r28
   2232e:	08 95       	ret

00022330 <udi_cdc_data_enable>:
   22330:	cf 93       	push	r28
   22332:	df 93       	push	r29
   22334:	1f 92       	push	r1
   22336:	cd b7       	in	r28, 0x3d	; 61
   22338:	de b7       	in	r29, 0x3e	; 62
   2233a:	19 82       	std	Y+1, r1	; 0x01
   2233c:	10 92 63 2d 	sts	0x2D63, r1	; 0x802d63 <udi_cdc_nb_data_enabled>
   22340:	89 81       	ldd	r24, Y+1	; 0x01
   22342:	88 2f       	mov	r24, r24
   22344:	90 e0       	ldi	r25, 0x00	; 0
   22346:	8b 58       	subi	r24, 0x8B	; 139
   22348:	9d 4c       	sbci	r25, 0xCD	; 205
   2234a:	fc 01       	movw	r30, r24
   2234c:	10 82       	st	Z, r1
   2234e:	89 81       	ldd	r24, Y+1	; 0x01
   22350:	88 2f       	mov	r24, r24
   22352:	90 e0       	ldi	r25, 0x00	; 0
   22354:	8a 58       	subi	r24, 0x8A	; 138
   22356:	9d 4c       	sbci	r25, 0xCD	; 205
   22358:	fc 01       	movw	r30, r24
   2235a:	10 82       	st	Z, r1
   2235c:	89 81       	ldd	r24, Y+1	; 0x01
   2235e:	88 2f       	mov	r24, r24
   22360:	90 e0       	ldi	r25, 0x00	; 0
   22362:	8e 58       	subi	r24, 0x8E	; 142
   22364:	9d 4c       	sbci	r25, 0xCD	; 205
   22366:	fc 01       	movw	r30, r24
   22368:	10 82       	st	Z, r1
   2236a:	89 81       	ldd	r24, Y+1	; 0x01
   2236c:	88 2f       	mov	r24, r24
   2236e:	90 e0       	ldi	r25, 0x00	; 0
   22370:	88 0f       	add	r24, r24
   22372:	99 1f       	adc	r25, r25
   22374:	88 0f       	add	r24, r24
   22376:	99 1f       	adc	r25, r25
   22378:	82 59       	subi	r24, 0x92	; 146
   2237a:	9d 4c       	sbci	r25, 0xCD	; 205
   2237c:	fc 01       	movw	r30, r24
   2237e:	10 82       	st	Z, r1
   22380:	11 82       	std	Z+1, r1	; 0x01
   22382:	89 81       	ldd	r24, Y+1	; 0x01
   22384:	88 2f       	mov	r24, r24
   22386:	90 e0       	ldi	r25, 0x00	; 0
   22388:	88 0f       	add	r24, r24
   2238a:	99 1f       	adc	r25, r25
   2238c:	88 0f       	add	r24, r24
   2238e:	99 1f       	adc	r25, r25
   22390:	80 59       	subi	r24, 0x90	; 144
   22392:	9d 4c       	sbci	r25, 0xCD	; 205
   22394:	fc 01       	movw	r30, r24
   22396:	10 82       	st	Z, r1
   22398:	11 82       	std	Z+1, r1	; 0x01
   2239a:	89 81       	ldd	r24, Y+1	; 0x01
   2239c:	88 2f       	mov	r24, r24
   2239e:	90 e0       	ldi	r25, 0x00	; 0
   223a0:	88 0f       	add	r24, r24
   223a2:	99 1f       	adc	r25, r25
   223a4:	8d 58       	subi	r24, 0x8D	; 141
   223a6:	9d 4c       	sbci	r25, 0xCD	; 205
   223a8:	fc 01       	movw	r30, r24
   223aa:	10 82       	st	Z, r1
   223ac:	11 82       	std	Z+1, r1	; 0x01
   223ae:	89 81       	ldd	r24, Y+1	; 0x01
   223b0:	c6 d2       	rcall	.+1420   	; 0x2293e <udi_cdc_tx_send>
   223b2:	89 81       	ldd	r24, Y+1	; 0x01
   223b4:	88 2f       	mov	r24, r24
   223b6:	90 e0       	ldi	r25, 0x00	; 0
   223b8:	83 51       	subi	r24, 0x13	; 19
   223ba:	90 4d       	sbci	r25, 0xD0	; 208
   223bc:	fc 01       	movw	r30, r24
   223be:	10 82       	st	Z, r1
   223c0:	89 81       	ldd	r24, Y+1	; 0x01
   223c2:	88 2f       	mov	r24, r24
   223c4:	90 e0       	ldi	r25, 0x00	; 0
   223c6:	86 51       	subi	r24, 0x16	; 22
   223c8:	90 4d       	sbci	r25, 0xD0	; 208
   223ca:	fc 01       	movw	r30, r24
   223cc:	10 82       	st	Z, r1
   223ce:	89 81       	ldd	r24, Y+1	; 0x01
   223d0:	88 2f       	mov	r24, r24
   223d2:	90 e0       	ldi	r25, 0x00	; 0
   223d4:	88 0f       	add	r24, r24
   223d6:	99 1f       	adc	r25, r25
   223d8:	88 0f       	add	r24, r24
   223da:	99 1f       	adc	r25, r25
   223dc:	8a 51       	subi	r24, 0x1A	; 26
   223de:	90 4d       	sbci	r25, 0xD0	; 208
   223e0:	fc 01       	movw	r30, r24
   223e2:	10 82       	st	Z, r1
   223e4:	11 82       	std	Z+1, r1	; 0x01
   223e6:	89 81       	ldd	r24, Y+1	; 0x01
   223e8:	88 2f       	mov	r24, r24
   223ea:	90 e0       	ldi	r25, 0x00	; 0
   223ec:	88 0f       	add	r24, r24
   223ee:	99 1f       	adc	r25, r25
   223f0:	88 0f       	add	r24, r24
   223f2:	99 1f       	adc	r25, r25
   223f4:	88 51       	subi	r24, 0x18	; 24
   223f6:	90 4d       	sbci	r25, 0xD0	; 208
   223f8:	fc 01       	movw	r30, r24
   223fa:	10 82       	st	Z, r1
   223fc:	11 82       	std	Z+1, r1	; 0x01
   223fe:	89 81       	ldd	r24, Y+1	; 0x01
   22400:	88 2f       	mov	r24, r24
   22402:	90 e0       	ldi	r25, 0x00	; 0
   22404:	88 0f       	add	r24, r24
   22406:	99 1f       	adc	r25, r25
   22408:	85 51       	subi	r24, 0x15	; 21
   2240a:	90 4d       	sbci	r25, 0xD0	; 208
   2240c:	fc 01       	movw	r30, r24
   2240e:	10 82       	st	Z, r1
   22410:	11 82       	std	Z+1, r1	; 0x01
   22412:	89 81       	ldd	r24, Y+1	; 0x01
   22414:	27 d1       	rcall	.+590    	; 0x22664 <udi_cdc_rx_start>
   22416:	98 2f       	mov	r25, r24
   22418:	81 e0       	ldi	r24, 0x01	; 1
   2241a:	89 27       	eor	r24, r25
   2241c:	88 23       	and	r24, r24
   2241e:	11 f0       	breq	.+4      	; 0x22424 <udi_cdc_data_enable+0xf4>
   22420:	80 e0       	ldi	r24, 0x00	; 0
   22422:	0d c0       	rjmp	.+26     	; 0x2243e <udi_cdc_data_enable+0x10e>
   22424:	80 91 63 2d 	lds	r24, 0x2D63	; 0x802d63 <udi_cdc_nb_data_enabled>
   22428:	8f 5f       	subi	r24, 0xFF	; 255
   2242a:	80 93 63 2d 	sts	0x2D63, r24	; 0x802d63 <udi_cdc_nb_data_enabled>
   2242e:	80 91 63 2d 	lds	r24, 0x2D63	; 0x802d63 <udi_cdc_nb_data_enabled>
   22432:	81 30       	cpi	r24, 0x01	; 1
   22434:	19 f4       	brne	.+6      	; 0x2243c <udi_cdc_data_enable+0x10c>
   22436:	81 e0       	ldi	r24, 0x01	; 1
   22438:	80 93 64 2d 	sts	0x2D64, r24	; 0x802d64 <udi_cdc_data_running>
   2243c:	81 e0       	ldi	r24, 0x01	; 1
   2243e:	0f 90       	pop	r0
   22440:	df 91       	pop	r29
   22442:	cf 91       	pop	r28
   22444:	08 95       	ret

00022446 <udi_cdc_comm_disable>:
   22446:	cf 93       	push	r28
   22448:	df 93       	push	r29
   2244a:	cd b7       	in	r28, 0x3d	; 61
   2244c:	de b7       	in	r29, 0x3e	; 62
   2244e:	80 91 62 2d 	lds	r24, 0x2D62	; 0x802d62 <udi_cdc_nb_comm_enabled>
   22452:	81 50       	subi	r24, 0x01	; 1
   22454:	80 93 62 2d 	sts	0x2D62, r24	; 0x802d62 <udi_cdc_nb_comm_enabled>
   22458:	00 00       	nop
   2245a:	df 91       	pop	r29
   2245c:	cf 91       	pop	r28
   2245e:	08 95       	ret

00022460 <udi_cdc_data_disable>:
   22460:	cf 93       	push	r28
   22462:	df 93       	push	r29
   22464:	1f 92       	push	r1
   22466:	cd b7       	in	r28, 0x3d	; 61
   22468:	de b7       	in	r29, 0x3e	; 62
   2246a:	80 91 63 2d 	lds	r24, 0x2D63	; 0x802d63 <udi_cdc_nb_data_enabled>
   2246e:	81 50       	subi	r24, 0x01	; 1
   22470:	80 93 63 2d 	sts	0x2D63, r24	; 0x802d63 <udi_cdc_nb_data_enabled>
   22474:	80 91 63 2d 	lds	r24, 0x2D63	; 0x802d63 <udi_cdc_nb_data_enabled>
   22478:	89 83       	std	Y+1, r24	; 0x01
   2247a:	0e 94 c5 3c 	call	0x798a	; 0x798a <usb_callback_cdc_disable>
   2247e:	10 92 64 2d 	sts	0x2D64, r1	; 0x802d64 <udi_cdc_data_running>
   22482:	00 00       	nop
   22484:	0f 90       	pop	r0
   22486:	df 91       	pop	r29
   22488:	cf 91       	pop	r28
   2248a:	08 95       	ret

0002248c <udi_cdc_comm_setup>:
   2248c:	cf 93       	push	r28
   2248e:	df 93       	push	r29
   22490:	1f 92       	push	r1
   22492:	cd b7       	in	r28, 0x3d	; 61
   22494:	de b7       	in	r29, 0x3e	; 62
   22496:	b3 d0       	rcall	.+358    	; 0x225fe <udi_cdc_setup_to_port>
   22498:	89 83       	std	Y+1, r24	; 0x01
   2249a:	80 91 95 32 	lds	r24, 0x3295	; 0x803295 <udd_g_ctrlreq>
   2249e:	88 23       	and	r24, r24
   224a0:	84 f5       	brge	.+96     	; 0x22502 <udi_cdc_comm_setup+0x76>
   224a2:	80 91 95 32 	lds	r24, 0x3295	; 0x803295 <udd_g_ctrlreq>
   224a6:	88 2f       	mov	r24, r24
   224a8:	90 e0       	ldi	r25, 0x00	; 0
   224aa:	80 76       	andi	r24, 0x60	; 96
   224ac:	99 27       	eor	r25, r25
   224ae:	80 97       	sbiw	r24, 0x20	; 32
   224b0:	41 f5       	brne	.+80     	; 0x22502 <udi_cdc_comm_setup+0x76>
   224b2:	80 91 96 32 	lds	r24, 0x3296	; 0x803296 <udd_g_ctrlreq+0x1>
   224b6:	88 2f       	mov	r24, r24
   224b8:	90 e0       	ldi	r25, 0x00	; 0
   224ba:	81 97       	sbiw	r24, 0x21	; 33
   224bc:	11 f5       	brne	.+68     	; 0x22502 <udi_cdc_comm_setup+0x76>
   224be:	80 91 9b 32 	lds	r24, 0x329B	; 0x80329b <udd_g_ctrlreq+0x6>
   224c2:	90 91 9c 32 	lds	r25, 0x329C	; 0x80329c <udd_g_ctrlreq+0x7>
   224c6:	07 97       	sbiw	r24, 0x07	; 7
   224c8:	11 f0       	breq	.+4      	; 0x224ce <udi_cdc_comm_setup+0x42>
   224ca:	80 e0       	ldi	r24, 0x00	; 0
   224cc:	79 c0       	rjmp	.+242    	; 0x225c0 <udi_cdc_comm_setup+0x134>
   224ce:	89 81       	ldd	r24, Y+1	; 0x01
   224d0:	28 2f       	mov	r18, r24
   224d2:	30 e0       	ldi	r19, 0x00	; 0
   224d4:	c9 01       	movw	r24, r18
   224d6:	88 0f       	add	r24, r24
   224d8:	99 1f       	adc	r25, r25
   224da:	88 0f       	add	r24, r24
   224dc:	99 1f       	adc	r25, r25
   224de:	88 0f       	add	r24, r24
   224e0:	99 1f       	adc	r25, r25
   224e2:	82 1b       	sub	r24, r18
   224e4:	93 0b       	sbc	r25, r19
   224e6:	82 5b       	subi	r24, 0xB2	; 178
   224e8:	92 4d       	sbci	r25, 0xD2	; 210
   224ea:	80 93 9d 32 	sts	0x329D, r24	; 0x80329d <udd_g_ctrlreq+0x8>
   224ee:	90 93 9e 32 	sts	0x329E, r25	; 0x80329e <udd_g_ctrlreq+0x9>
   224f2:	87 e0       	ldi	r24, 0x07	; 7
   224f4:	90 e0       	ldi	r25, 0x00	; 0
   224f6:	80 93 9f 32 	sts	0x329F, r24	; 0x80329f <udd_g_ctrlreq+0xa>
   224fa:	90 93 a0 32 	sts	0x32A0, r25	; 0x8032a0 <udd_g_ctrlreq+0xb>
   224fe:	81 e0       	ldi	r24, 0x01	; 1
   22500:	5f c0       	rjmp	.+190    	; 0x225c0 <udi_cdc_comm_setup+0x134>
   22502:	80 91 95 32 	lds	r24, 0x3295	; 0x803295 <udd_g_ctrlreq>
   22506:	88 23       	and	r24, r24
   22508:	0c f4       	brge	.+2      	; 0x2250c <udi_cdc_comm_setup+0x80>
   2250a:	59 c0       	rjmp	.+178    	; 0x225be <udi_cdc_comm_setup+0x132>
   2250c:	80 91 95 32 	lds	r24, 0x3295	; 0x803295 <udd_g_ctrlreq>
   22510:	88 2f       	mov	r24, r24
   22512:	90 e0       	ldi	r25, 0x00	; 0
   22514:	80 76       	andi	r24, 0x60	; 96
   22516:	99 27       	eor	r25, r25
   22518:	80 97       	sbiw	r24, 0x20	; 32
   2251a:	09 f0       	breq	.+2      	; 0x2251e <udi_cdc_comm_setup+0x92>
   2251c:	50 c0       	rjmp	.+160    	; 0x225be <udi_cdc_comm_setup+0x132>
   2251e:	80 91 96 32 	lds	r24, 0x3296	; 0x803296 <udd_g_ctrlreq+0x1>
   22522:	88 2f       	mov	r24, r24
   22524:	90 e0       	ldi	r25, 0x00	; 0
   22526:	80 32       	cpi	r24, 0x20	; 32
   22528:	91 05       	cpc	r25, r1
   2252a:	19 f0       	breq	.+6      	; 0x22532 <udi_cdc_comm_setup+0xa6>
   2252c:	82 97       	sbiw	r24, 0x22	; 34
   2252e:	49 f1       	breq	.+82     	; 0x22582 <udi_cdc_comm_setup+0xf6>
   22530:	46 c0       	rjmp	.+140    	; 0x225be <udi_cdc_comm_setup+0x132>
   22532:	80 91 9b 32 	lds	r24, 0x329B	; 0x80329b <udd_g_ctrlreq+0x6>
   22536:	90 91 9c 32 	lds	r25, 0x329C	; 0x80329c <udd_g_ctrlreq+0x7>
   2253a:	07 97       	sbiw	r24, 0x07	; 7
   2253c:	11 f0       	breq	.+4      	; 0x22542 <udi_cdc_comm_setup+0xb6>
   2253e:	80 e0       	ldi	r24, 0x00	; 0
   22540:	3f c0       	rjmp	.+126    	; 0x225c0 <udi_cdc_comm_setup+0x134>
   22542:	85 e7       	ldi	r24, 0x75	; 117
   22544:	91 e0       	ldi	r25, 0x01	; 1
   22546:	80 93 a1 32 	sts	0x32A1, r24	; 0x8032a1 <udd_g_ctrlreq+0xc>
   2254a:	90 93 a2 32 	sts	0x32A2, r25	; 0x8032a2 <udd_g_ctrlreq+0xd>
   2254e:	89 81       	ldd	r24, Y+1	; 0x01
   22550:	28 2f       	mov	r18, r24
   22552:	30 e0       	ldi	r19, 0x00	; 0
   22554:	c9 01       	movw	r24, r18
   22556:	88 0f       	add	r24, r24
   22558:	99 1f       	adc	r25, r25
   2255a:	88 0f       	add	r24, r24
   2255c:	99 1f       	adc	r25, r25
   2255e:	88 0f       	add	r24, r24
   22560:	99 1f       	adc	r25, r25
   22562:	82 1b       	sub	r24, r18
   22564:	93 0b       	sbc	r25, r19
   22566:	82 5b       	subi	r24, 0xB2	; 178
   22568:	92 4d       	sbci	r25, 0xD2	; 210
   2256a:	80 93 9d 32 	sts	0x329D, r24	; 0x80329d <udd_g_ctrlreq+0x8>
   2256e:	90 93 9e 32 	sts	0x329E, r25	; 0x80329e <udd_g_ctrlreq+0x9>
   22572:	87 e0       	ldi	r24, 0x07	; 7
   22574:	90 e0       	ldi	r25, 0x00	; 0
   22576:	80 93 9f 32 	sts	0x329F, r24	; 0x80329f <udd_g_ctrlreq+0xa>
   2257a:	90 93 a0 32 	sts	0x32A0, r25	; 0x8032a0 <udd_g_ctrlreq+0xb>
   2257e:	81 e0       	ldi	r24, 0x01	; 1
   22580:	1f c0       	rjmp	.+62     	; 0x225c0 <udi_cdc_comm_setup+0x134>
   22582:	80 91 97 32 	lds	r24, 0x3297	; 0x803297 <udd_g_ctrlreq+0x2>
   22586:	90 91 98 32 	lds	r25, 0x3298	; 0x803298 <udd_g_ctrlreq+0x3>
   2258a:	81 70       	andi	r24, 0x01	; 1
   2258c:	99 27       	eor	r25, r25
   2258e:	21 e0       	ldi	r18, 0x01	; 1
   22590:	89 2b       	or	r24, r25
   22592:	09 f4       	brne	.+2      	; 0x22596 <udi_cdc_comm_setup+0x10a>
   22594:	20 e0       	ldi	r18, 0x00	; 0
   22596:	62 2f       	mov	r22, r18
   22598:	89 81       	ldd	r24, Y+1	; 0x01
   2259a:	0e 94 de 3c 	call	0x79bc	; 0x79bc <usb_callback_cdc_set_dtr>
   2259e:	80 91 97 32 	lds	r24, 0x3297	; 0x803297 <udd_g_ctrlreq+0x2>
   225a2:	90 91 98 32 	lds	r25, 0x3298	; 0x803298 <udd_g_ctrlreq+0x3>
   225a6:	82 70       	andi	r24, 0x02	; 2
   225a8:	99 27       	eor	r25, r25
   225aa:	21 e0       	ldi	r18, 0x01	; 1
   225ac:	89 2b       	or	r24, r25
   225ae:	09 f4       	brne	.+2      	; 0x225b2 <udi_cdc_comm_setup+0x126>
   225b0:	20 e0       	ldi	r18, 0x00	; 0
   225b2:	62 2f       	mov	r22, r18
   225b4:	89 81       	ldd	r24, Y+1	; 0x01
   225b6:	0e 94 ec 3c 	call	0x79d8	; 0x79d8 <usb_callback_cdc_set_rts>
   225ba:	81 e0       	ldi	r24, 0x01	; 1
   225bc:	01 c0       	rjmp	.+2      	; 0x225c0 <udi_cdc_comm_setup+0x134>
   225be:	80 e0       	ldi	r24, 0x00	; 0
   225c0:	0f 90       	pop	r0
   225c2:	df 91       	pop	r29
   225c4:	cf 91       	pop	r28
   225c6:	08 95       	ret

000225c8 <udi_cdc_data_setup>:
   225c8:	cf 93       	push	r28
   225ca:	df 93       	push	r29
   225cc:	cd b7       	in	r28, 0x3d	; 61
   225ce:	de b7       	in	r29, 0x3e	; 62
   225d0:	80 e0       	ldi	r24, 0x00	; 0
   225d2:	df 91       	pop	r29
   225d4:	cf 91       	pop	r28
   225d6:	08 95       	ret

000225d8 <udi_cdc_getsetting>:
   225d8:	cf 93       	push	r28
   225da:	df 93       	push	r29
   225dc:	cd b7       	in	r28, 0x3d	; 61
   225de:	de b7       	in	r29, 0x3e	; 62
   225e0:	80 e0       	ldi	r24, 0x00	; 0
   225e2:	df 91       	pop	r29
   225e4:	cf 91       	pop	r28
   225e6:	08 95       	ret

000225e8 <udi_cdc_data_sof_notify>:
   225e8:	cf 93       	push	r28
   225ea:	df 93       	push	r29
   225ec:	cd b7       	in	r28, 0x3d	; 61
   225ee:	de b7       	in	r29, 0x3e	; 62
   225f0:	80 91 77 32 	lds	r24, 0x3277	; 0x803277 <port_notify.4989>
   225f4:	a4 d1       	rcall	.+840    	; 0x2293e <udi_cdc_tx_send>
   225f6:	00 00       	nop
   225f8:	df 91       	pop	r29
   225fa:	cf 91       	pop	r28
   225fc:	08 95       	ret

000225fe <udi_cdc_setup_to_port>:
   225fe:	cf 93       	push	r28
   22600:	df 93       	push	r29
   22602:	1f 92       	push	r1
   22604:	cd b7       	in	r28, 0x3d	; 61
   22606:	de b7       	in	r29, 0x3e	; 62
   22608:	80 91 99 32 	lds	r24, 0x3299	; 0x803299 <udd_g_ctrlreq+0x4>
   2260c:	90 91 9a 32 	lds	r25, 0x329A	; 0x80329a <udd_g_ctrlreq+0x5>
   22610:	99 27       	eor	r25, r25
   22612:	89 2b       	or	r24, r25
   22614:	11 f4       	brne	.+4      	; 0x2261a <udi_cdc_setup_to_port+0x1c>
   22616:	19 82       	std	Y+1, r1	; 0x01
   22618:	02 c0       	rjmp	.+4      	; 0x2261e <udi_cdc_setup_to_port+0x20>
   2261a:	19 82       	std	Y+1, r1	; 0x01
   2261c:	00 00       	nop
   2261e:	89 81       	ldd	r24, Y+1	; 0x01
   22620:	0f 90       	pop	r0
   22622:	df 91       	pop	r29
   22624:	cf 91       	pop	r28
   22626:	08 95       	ret

00022628 <udi_cdc_line_coding_received>:
   22628:	cf 93       	push	r28
   2262a:	df 93       	push	r29
   2262c:	1f 92       	push	r1
   2262e:	cd b7       	in	r28, 0x3d	; 61
   22630:	de b7       	in	r29, 0x3e	; 62
   22632:	e5 df       	rcall	.-54     	; 0x225fe <udi_cdc_setup_to_port>
   22634:	89 83       	std	Y+1, r24	; 0x01
   22636:	89 81       	ldd	r24, Y+1	; 0x01
   22638:	28 2f       	mov	r18, r24
   2263a:	30 e0       	ldi	r19, 0x00	; 0
   2263c:	c9 01       	movw	r24, r18
   2263e:	88 0f       	add	r24, r24
   22640:	99 1f       	adc	r25, r25
   22642:	88 0f       	add	r24, r24
   22644:	99 1f       	adc	r25, r25
   22646:	88 0f       	add	r24, r24
   22648:	99 1f       	adc	r25, r25
   2264a:	82 1b       	sub	r24, r18
   2264c:	93 0b       	sbc	r25, r19
   2264e:	82 5b       	subi	r24, 0xB2	; 178
   22650:	92 4d       	sbci	r25, 0xD2	; 210
   22652:	bc 01       	movw	r22, r24
   22654:	89 81       	ldd	r24, Y+1	; 0x01
   22656:	0e 94 cf 3c 	call	0x799e	; 0x799e <usb_callback_config>
   2265a:	00 00       	nop
   2265c:	0f 90       	pop	r0
   2265e:	df 91       	pop	r29
   22660:	cf 91       	pop	r28
   22662:	08 95       	ret

00022664 <udi_cdc_rx_start>:
   22664:	0f 93       	push	r16
   22666:	1f 93       	push	r17
   22668:	cf 93       	push	r28
   2266a:	df 93       	push	r29
   2266c:	00 d0       	rcall	.+0      	; 0x2266e <udi_cdc_rx_start+0xa>
   2266e:	1f 92       	push	r1
   22670:	cd b7       	in	r28, 0x3d	; 61
   22672:	de b7       	in	r29, 0x3e	; 62
   22674:	8c 83       	std	Y+4, r24	; 0x04
   22676:	1c 82       	std	Y+4, r1	; 0x04
   22678:	45 dd       	rcall	.-1398   	; 0x22104 <cpu_irq_save>
   2267a:	8a 83       	std	Y+2, r24	; 0x02
   2267c:	8c 81       	ldd	r24, Y+4	; 0x04
   2267e:	88 2f       	mov	r24, r24
   22680:	90 e0       	ldi	r25, 0x00	; 0
   22682:	86 51       	subi	r24, 0x16	; 22
   22684:	90 4d       	sbci	r25, 0xD0	; 208
   22686:	fc 01       	movw	r30, r24
   22688:	80 81       	ld	r24, Z
   2268a:	8b 83       	std	Y+3, r24	; 0x03
   2268c:	8c 81       	ldd	r24, Y+4	; 0x04
   2268e:	88 2f       	mov	r24, r24
   22690:	90 e0       	ldi	r25, 0x00	; 0
   22692:	83 51       	subi	r24, 0x13	; 19
   22694:	90 4d       	sbci	r25, 0xD0	; 208
   22696:	fc 01       	movw	r30, r24
   22698:	80 81       	ld	r24, Z
   2269a:	88 23       	and	r24, r24
   2269c:	f1 f4       	brne	.+60     	; 0x226da <udi_cdc_rx_start+0x76>
   2269e:	8c 81       	ldd	r24, Y+4	; 0x04
   226a0:	88 2f       	mov	r24, r24
   226a2:	90 e0       	ldi	r25, 0x00	; 0
   226a4:	88 0f       	add	r24, r24
   226a6:	99 1f       	adc	r25, r25
   226a8:	85 51       	subi	r24, 0x15	; 21
   226aa:	90 4d       	sbci	r25, 0xD0	; 208
   226ac:	fc 01       	movw	r30, r24
   226ae:	20 81       	ld	r18, Z
   226b0:	31 81       	ldd	r19, Z+1	; 0x01
   226b2:	8c 81       	ldd	r24, Y+4	; 0x04
   226b4:	48 2f       	mov	r20, r24
   226b6:	50 e0       	ldi	r21, 0x00	; 0
   226b8:	8b 81       	ldd	r24, Y+3	; 0x03
   226ba:	88 2f       	mov	r24, r24
   226bc:	90 e0       	ldi	r25, 0x00	; 0
   226be:	44 0f       	add	r20, r20
   226c0:	55 1f       	adc	r21, r21
   226c2:	84 0f       	add	r24, r20
   226c4:	95 1f       	adc	r25, r21
   226c6:	88 0f       	add	r24, r24
   226c8:	99 1f       	adc	r25, r25
   226ca:	8a 51       	subi	r24, 0x1A	; 26
   226cc:	90 4d       	sbci	r25, 0xD0	; 208
   226ce:	fc 01       	movw	r30, r24
   226d0:	80 81       	ld	r24, Z
   226d2:	91 81       	ldd	r25, Z+1	; 0x01
   226d4:	28 17       	cp	r18, r24
   226d6:	39 07       	cpc	r19, r25
   226d8:	20 f4       	brcc	.+8      	; 0x226e2 <udi_cdc_rx_start+0x7e>
   226da:	8a 81       	ldd	r24, Y+2	; 0x02
   226dc:	23 dd       	rcall	.-1466   	; 0x22124 <cpu_irq_restore>
   226de:	80 e0       	ldi	r24, 0x00	; 0
   226e0:	5b c0       	rjmp	.+182    	; 0x22798 <udi_cdc_rx_start+0x134>
   226e2:	8c 81       	ldd	r24, Y+4	; 0x04
   226e4:	88 2f       	mov	r24, r24
   226e6:	90 e0       	ldi	r25, 0x00	; 0
   226e8:	88 0f       	add	r24, r24
   226ea:	99 1f       	adc	r25, r25
   226ec:	85 51       	subi	r24, 0x15	; 21
   226ee:	90 4d       	sbci	r25, 0xD0	; 208
   226f0:	fc 01       	movw	r30, r24
   226f2:	10 82       	st	Z, r1
   226f4:	11 82       	std	Z+1, r1	; 0x01
   226f6:	8c 81       	ldd	r24, Y+4	; 0x04
   226f8:	88 2f       	mov	r24, r24
   226fa:	90 e0       	ldi	r25, 0x00	; 0
   226fc:	21 e0       	ldi	r18, 0x01	; 1
   226fe:	3b 81       	ldd	r19, Y+3	; 0x03
   22700:	33 23       	and	r19, r19
   22702:	09 f0       	breq	.+2      	; 0x22706 <udi_cdc_rx_start+0xa2>
   22704:	20 e0       	ldi	r18, 0x00	; 0
   22706:	86 51       	subi	r24, 0x16	; 22
   22708:	90 4d       	sbci	r25, 0xD0	; 208
   2270a:	fc 01       	movw	r30, r24
   2270c:	20 83       	st	Z, r18
   2270e:	8c 81       	ldd	r24, Y+4	; 0x04
   22710:	88 2f       	mov	r24, r24
   22712:	90 e0       	ldi	r25, 0x00	; 0
   22714:	83 51       	subi	r24, 0x13	; 19
   22716:	90 4d       	sbci	r25, 0xD0	; 208
   22718:	21 e0       	ldi	r18, 0x01	; 1
   2271a:	fc 01       	movw	r30, r24
   2271c:	20 83       	st	Z, r18
   2271e:	8a 81       	ldd	r24, Y+2	; 0x02
   22720:	01 dd       	rcall	.-1534   	; 0x22124 <cpu_irq_restore>
   22722:	8c 81       	ldd	r24, Y+4	; 0x04
   22724:	91 d2       	rcall	.+1314   	; 0x22c48 <udi_cdc_multi_is_rx_ready>
   22726:	88 23       	and	r24, r24
   22728:	19 f0       	breq	.+6      	; 0x22730 <udi_cdc_rx_start+0xcc>
   2272a:	8c 81       	ldd	r24, Y+4	; 0x04
   2272c:	0e 94 fa 3c 	call	0x79f4	; 0x79f4 <usb_callback_rx_notify>
   22730:	8c 81       	ldd	r24, Y+4	; 0x04
   22732:	88 2f       	mov	r24, r24
   22734:	90 e0       	ldi	r25, 0x00	; 0
   22736:	89 2b       	or	r24, r25
   22738:	19 f4       	brne	.+6      	; 0x22740 <udi_cdc_rx_start+0xdc>
   2273a:	82 e0       	ldi	r24, 0x02	; 2
   2273c:	89 83       	std	Y+1, r24	; 0x01
   2273e:	03 c0       	rjmp	.+6      	; 0x22746 <udi_cdc_rx_start+0xe2>
   22740:	82 e0       	ldi	r24, 0x02	; 2
   22742:	89 83       	std	Y+1, r24	; 0x01
   22744:	00 00       	nop
   22746:	8c 81       	ldd	r24, Y+4	; 0x04
   22748:	68 2f       	mov	r22, r24
   2274a:	70 e0       	ldi	r23, 0x00	; 0
   2274c:	8b 81       	ldd	r24, Y+3	; 0x03
   2274e:	48 2f       	mov	r20, r24
   22750:	50 e0       	ldi	r21, 0x00	; 0
   22752:	80 e4       	ldi	r24, 0x40	; 64
   22754:	91 e0       	ldi	r25, 0x01	; 1
   22756:	48 9f       	mul	r20, r24
   22758:	90 01       	movw	r18, r0
   2275a:	49 9f       	mul	r20, r25
   2275c:	30 0d       	add	r19, r0
   2275e:	58 9f       	mul	r21, r24
   22760:	30 0d       	add	r19, r0
   22762:	11 24       	eor	r1, r1
   22764:	cb 01       	movw	r24, r22
   22766:	96 95       	lsr	r25
   22768:	98 2f       	mov	r25, r24
   2276a:	88 27       	eor	r24, r24
   2276c:	97 95       	ror	r25
   2276e:	87 95       	ror	r24
   22770:	ac 01       	movw	r20, r24
   22772:	44 0f       	add	r20, r20
   22774:	55 1f       	adc	r21, r21
   22776:	44 0f       	add	r20, r20
   22778:	55 1f       	adc	r21, r21
   2277a:	84 0f       	add	r24, r20
   2277c:	95 1f       	adc	r25, r21
   2277e:	82 0f       	add	r24, r18
   22780:	93 1f       	adc	r25, r19
   22782:	8a 59       	subi	r24, 0x9A	; 154
   22784:	92 4d       	sbci	r25, 0xD2	; 210
   22786:	09 e7       	ldi	r16, 0x79	; 121
   22788:	11 e0       	ldi	r17, 0x01	; 1
   2278a:	20 e4       	ldi	r18, 0x40	; 64
   2278c:	31 e0       	ldi	r19, 0x01	; 1
   2278e:	ac 01       	movw	r20, r24
   22790:	61 e0       	ldi	r22, 0x01	; 1
   22792:	89 81       	ldd	r24, Y+1	; 0x01
   22794:	0e 94 14 bb 	call	0x17628	; 0x17628 <udd_ep_run>
   22798:	24 96       	adiw	r28, 0x04	; 4
   2279a:	cd bf       	out	0x3d, r28	; 61
   2279c:	de bf       	out	0x3e, r29	; 62
   2279e:	df 91       	pop	r29
   227a0:	cf 91       	pop	r28
   227a2:	1f 91       	pop	r17
   227a4:	0f 91       	pop	r16
   227a6:	08 95       	ret

000227a8 <udi_cdc_data_received>:
   227a8:	0f 93       	push	r16
   227aa:	1f 93       	push	r17
   227ac:	cf 93       	push	r28
   227ae:	df 93       	push	r29
   227b0:	00 d0       	rcall	.+0      	; 0x227b2 <udi_cdc_data_received+0xa>
   227b2:	00 d0       	rcall	.+0      	; 0x227b4 <udi_cdc_data_received+0xc>
   227b4:	cd b7       	in	r28, 0x3d	; 61
   227b6:	de b7       	in	r29, 0x3e	; 62
   227b8:	8b 83       	std	Y+3, r24	; 0x03
   227ba:	6c 83       	std	Y+4, r22	; 0x04
   227bc:	7d 83       	std	Y+5, r23	; 0x05
   227be:	4e 83       	std	Y+6, r20	; 0x06
   227c0:	8e 81       	ldd	r24, Y+6	; 0x06
   227c2:	88 2f       	mov	r24, r24
   227c4:	90 e0       	ldi	r25, 0x00	; 0
   227c6:	02 97       	sbiw	r24, 0x02	; 2
   227c8:	11 f4       	brne	.+4      	; 0x227ce <udi_cdc_data_received+0x26>
   227ca:	19 82       	std	Y+1, r1	; 0x01
   227cc:	02 c0       	rjmp	.+4      	; 0x227d2 <udi_cdc_data_received+0x2a>
   227ce:	19 82       	std	Y+1, r1	; 0x01
   227d0:	00 00       	nop
   227d2:	8b 81       	ldd	r24, Y+3	; 0x03
   227d4:	88 23       	and	r24, r24
   227d6:	09 f0       	breq	.+2      	; 0x227da <udi_cdc_data_received+0x32>
   227d8:	57 c0       	rjmp	.+174    	; 0x22888 <udi_cdc_data_received+0xe0>
   227da:	89 81       	ldd	r24, Y+1	; 0x01
   227dc:	88 2f       	mov	r24, r24
   227de:	90 e0       	ldi	r25, 0x00	; 0
   227e0:	86 51       	subi	r24, 0x16	; 22
   227e2:	90 4d       	sbci	r25, 0xD0	; 208
   227e4:	fc 01       	movw	r30, r24
   227e6:	90 81       	ld	r25, Z
   227e8:	81 e0       	ldi	r24, 0x01	; 1
   227ea:	99 23       	and	r25, r25
   227ec:	09 f0       	breq	.+2      	; 0x227f0 <udi_cdc_data_received+0x48>
   227ee:	80 e0       	ldi	r24, 0x00	; 0
   227f0:	8a 83       	std	Y+2, r24	; 0x02
   227f2:	8c 81       	ldd	r24, Y+4	; 0x04
   227f4:	9d 81       	ldd	r25, Y+5	; 0x05
   227f6:	89 2b       	or	r24, r25
   227f8:	51 f5       	brne	.+84     	; 0x2284e <udi_cdc_data_received+0xa6>
   227fa:	89 81       	ldd	r24, Y+1	; 0x01
   227fc:	68 2f       	mov	r22, r24
   227fe:	70 e0       	ldi	r23, 0x00	; 0
   22800:	8a 81       	ldd	r24, Y+2	; 0x02
   22802:	48 2f       	mov	r20, r24
   22804:	50 e0       	ldi	r21, 0x00	; 0
   22806:	80 e4       	ldi	r24, 0x40	; 64
   22808:	91 e0       	ldi	r25, 0x01	; 1
   2280a:	48 9f       	mul	r20, r24
   2280c:	90 01       	movw	r18, r0
   2280e:	49 9f       	mul	r20, r25
   22810:	30 0d       	add	r19, r0
   22812:	58 9f       	mul	r21, r24
   22814:	30 0d       	add	r19, r0
   22816:	11 24       	eor	r1, r1
   22818:	cb 01       	movw	r24, r22
   2281a:	96 95       	lsr	r25
   2281c:	98 2f       	mov	r25, r24
   2281e:	88 27       	eor	r24, r24
   22820:	97 95       	ror	r25
   22822:	87 95       	ror	r24
   22824:	ac 01       	movw	r20, r24
   22826:	44 0f       	add	r20, r20
   22828:	55 1f       	adc	r21, r21
   2282a:	44 0f       	add	r20, r20
   2282c:	55 1f       	adc	r21, r21
   2282e:	84 0f       	add	r24, r20
   22830:	95 1f       	adc	r25, r21
   22832:	82 0f       	add	r24, r18
   22834:	93 1f       	adc	r25, r19
   22836:	8a 59       	subi	r24, 0x9A	; 154
   22838:	92 4d       	sbci	r25, 0xD2	; 210
   2283a:	09 e7       	ldi	r16, 0x79	; 121
   2283c:	11 e0       	ldi	r17, 0x01	; 1
   2283e:	20 e4       	ldi	r18, 0x40	; 64
   22840:	31 e0       	ldi	r19, 0x01	; 1
   22842:	ac 01       	movw	r20, r24
   22844:	61 e0       	ldi	r22, 0x01	; 1
   22846:	8e 81       	ldd	r24, Y+6	; 0x06
   22848:	0e 94 14 bb 	call	0x17628	; 0x17628 <udd_ep_run>
   2284c:	1e c0       	rjmp	.+60     	; 0x2288a <udi_cdc_data_received+0xe2>
   2284e:	89 81       	ldd	r24, Y+1	; 0x01
   22850:	28 2f       	mov	r18, r24
   22852:	30 e0       	ldi	r19, 0x00	; 0
   22854:	8a 81       	ldd	r24, Y+2	; 0x02
   22856:	88 2f       	mov	r24, r24
   22858:	90 e0       	ldi	r25, 0x00	; 0
   2285a:	22 0f       	add	r18, r18
   2285c:	33 1f       	adc	r19, r19
   2285e:	82 0f       	add	r24, r18
   22860:	93 1f       	adc	r25, r19
   22862:	88 0f       	add	r24, r24
   22864:	99 1f       	adc	r25, r25
   22866:	8a 51       	subi	r24, 0x1A	; 26
   22868:	90 4d       	sbci	r25, 0xD0	; 208
   2286a:	2c 81       	ldd	r18, Y+4	; 0x04
   2286c:	3d 81       	ldd	r19, Y+5	; 0x05
   2286e:	fc 01       	movw	r30, r24
   22870:	20 83       	st	Z, r18
   22872:	31 83       	std	Z+1, r19	; 0x01
   22874:	89 81       	ldd	r24, Y+1	; 0x01
   22876:	88 2f       	mov	r24, r24
   22878:	90 e0       	ldi	r25, 0x00	; 0
   2287a:	83 51       	subi	r24, 0x13	; 19
   2287c:	90 4d       	sbci	r25, 0xD0	; 208
   2287e:	fc 01       	movw	r30, r24
   22880:	10 82       	st	Z, r1
   22882:	89 81       	ldd	r24, Y+1	; 0x01
   22884:	ef de       	rcall	.-546    	; 0x22664 <udi_cdc_rx_start>
   22886:	01 c0       	rjmp	.+2      	; 0x2288a <udi_cdc_data_received+0xe2>
   22888:	00 00       	nop
   2288a:	26 96       	adiw	r28, 0x06	; 6
   2288c:	cd bf       	out	0x3d, r28	; 61
   2288e:	de bf       	out	0x3e, r29	; 62
   22890:	df 91       	pop	r29
   22892:	cf 91       	pop	r28
   22894:	1f 91       	pop	r17
   22896:	0f 91       	pop	r16
   22898:	08 95       	ret

0002289a <udi_cdc_data_sent>:
   2289a:	cf 93       	push	r28
   2289c:	df 93       	push	r29
   2289e:	cd b7       	in	r28, 0x3d	; 61
   228a0:	de b7       	in	r29, 0x3e	; 62
   228a2:	25 97       	sbiw	r28, 0x05	; 5
   228a4:	cd bf       	out	0x3d, r28	; 61
   228a6:	de bf       	out	0x3e, r29	; 62
   228a8:	8a 83       	std	Y+2, r24	; 0x02
   228aa:	6b 83       	std	Y+3, r22	; 0x03
   228ac:	7c 83       	std	Y+4, r23	; 0x04
   228ae:	4d 83       	std	Y+5, r20	; 0x05
   228b0:	8d 81       	ldd	r24, Y+5	; 0x05
   228b2:	88 2f       	mov	r24, r24
   228b4:	90 e0       	ldi	r25, 0x00	; 0
   228b6:	81 38       	cpi	r24, 0x81	; 129
   228b8:	91 05       	cpc	r25, r1
   228ba:	11 f4       	brne	.+4      	; 0x228c0 <udi_cdc_data_sent+0x26>
   228bc:	19 82       	std	Y+1, r1	; 0x01
   228be:	02 c0       	rjmp	.+4      	; 0x228c4 <udi_cdc_data_sent+0x2a>
   228c0:	19 82       	std	Y+1, r1	; 0x01
   228c2:	00 00       	nop
   228c4:	8a 81       	ldd	r24, Y+2	; 0x02
   228c6:	88 23       	and	r24, r24
   228c8:	99 f5       	brne	.+102    	; 0x22930 <udi_cdc_data_sent+0x96>
   228ca:	89 81       	ldd	r24, Y+1	; 0x01
   228cc:	28 2f       	mov	r18, r24
   228ce:	30 e0       	ldi	r19, 0x00	; 0
   228d0:	89 81       	ldd	r24, Y+1	; 0x01
   228d2:	88 2f       	mov	r24, r24
   228d4:	90 e0       	ldi	r25, 0x00	; 0
   228d6:	8e 58       	subi	r24, 0x8E	; 142
   228d8:	9d 4c       	sbci	r25, 0xCD	; 205
   228da:	fc 01       	movw	r30, r24
   228dc:	90 81       	ld	r25, Z
   228de:	81 e0       	ldi	r24, 0x01	; 1
   228e0:	99 23       	and	r25, r25
   228e2:	09 f0       	breq	.+2      	; 0x228e6 <udi_cdc_data_sent+0x4c>
   228e4:	80 e0       	ldi	r24, 0x00	; 0
   228e6:	88 2f       	mov	r24, r24
   228e8:	90 e0       	ldi	r25, 0x00	; 0
   228ea:	22 0f       	add	r18, r18
   228ec:	33 1f       	adc	r19, r19
   228ee:	82 0f       	add	r24, r18
   228f0:	93 1f       	adc	r25, r19
   228f2:	88 0f       	add	r24, r24
   228f4:	99 1f       	adc	r25, r25
   228f6:	82 59       	subi	r24, 0x92	; 146
   228f8:	9d 4c       	sbci	r25, 0xCD	; 205
   228fa:	fc 01       	movw	r30, r24
   228fc:	10 82       	st	Z, r1
   228fe:	11 82       	std	Z+1, r1	; 0x01
   22900:	89 81       	ldd	r24, Y+1	; 0x01
   22902:	88 2f       	mov	r24, r24
   22904:	90 e0       	ldi	r25, 0x00	; 0
   22906:	8a 58       	subi	r24, 0x8A	; 138
   22908:	9d 4c       	sbci	r25, 0xCD	; 205
   2290a:	fc 01       	movw	r30, r24
   2290c:	10 82       	st	Z, r1
   2290e:	89 81       	ldd	r24, Y+1	; 0x01
   22910:	88 2f       	mov	r24, r24
   22912:	90 e0       	ldi	r25, 0x00	; 0
   22914:	8b 58       	subi	r24, 0x8B	; 139
   22916:	9d 4c       	sbci	r25, 0xCD	; 205
   22918:	fc 01       	movw	r30, r24
   2291a:	10 82       	st	Z, r1
   2291c:	8b 81       	ldd	r24, Y+3	; 0x03
   2291e:	9c 81       	ldd	r25, Y+4	; 0x04
   22920:	89 2b       	or	r24, r25
   22922:	19 f0       	breq	.+6      	; 0x2292a <udi_cdc_data_sent+0x90>
   22924:	89 81       	ldd	r24, Y+1	; 0x01
   22926:	0e 94 08 3d 	call	0x7a10	; 0x7a10 <usb_callback_tx_empty_notify>
   2292a:	89 81       	ldd	r24, Y+1	; 0x01
   2292c:	08 d0       	rcall	.+16     	; 0x2293e <udi_cdc_tx_send>
   2292e:	01 c0       	rjmp	.+2      	; 0x22932 <udi_cdc_data_sent+0x98>
   22930:	00 00       	nop
   22932:	25 96       	adiw	r28, 0x05	; 5
   22934:	cd bf       	out	0x3d, r28	; 61
   22936:	de bf       	out	0x3e, r29	; 62
   22938:	df 91       	pop	r29
   2293a:	cf 91       	pop	r28
   2293c:	08 95       	ret

0002293e <udi_cdc_tx_send>:
   2293e:	0f 93       	push	r16
   22940:	1f 93       	push	r17
   22942:	cf 93       	push	r28
   22944:	df 93       	push	r29
   22946:	cd b7       	in	r28, 0x3d	; 61
   22948:	de b7       	in	r29, 0x3e	; 62
   2294a:	25 97       	sbiw	r28, 0x05	; 5
   2294c:	cd bf       	out	0x3d, r28	; 61
   2294e:	de bf       	out	0x3e, r29	; 62
   22950:	8d 83       	std	Y+5, r24	; 0x05
   22952:	1d 82       	std	Y+5, r1	; 0x05
   22954:	8d 81       	ldd	r24, Y+5	; 0x05
   22956:	88 2f       	mov	r24, r24
   22958:	90 e0       	ldi	r25, 0x00	; 0
   2295a:	8b 58       	subi	r24, 0x8B	; 139
   2295c:	9d 4c       	sbci	r25, 0xCD	; 205
   2295e:	fc 01       	movw	r30, r24
   22960:	80 81       	ld	r24, Z
   22962:	88 23       	and	r24, r24
   22964:	09 f0       	breq	.+2      	; 0x22968 <udi_cdc_tx_send+0x2a>
   22966:	1d c1       	rjmp	.+570    	; 0x22ba2 <udi_cdc_tx_send+0x264>
   22968:	0e 94 de b9 	call	0x173bc	; 0x173bc <udd_is_high_speed>
   2296c:	88 23       	and	r24, r24
   2296e:	81 f0       	breq	.+32     	; 0x22990 <udi_cdc_tx_send+0x52>
   22970:	8d 81       	ldd	r24, Y+5	; 0x05
   22972:	88 2f       	mov	r24, r24
   22974:	90 e0       	ldi	r25, 0x00	; 0
   22976:	88 0f       	add	r24, r24
   22978:	99 1f       	adc	r25, r25
   2297a:	8d 58       	subi	r24, 0x8D	; 141
   2297c:	9d 4c       	sbci	r25, 0xCD	; 205
   2297e:	fc 01       	movw	r30, r24
   22980:	00 81       	ld	r16, Z
   22982:	11 81       	ldd	r17, Z+1	; 0x01
   22984:	0e 94 0c ba 	call	0x17418	; 0x17418 <udd_get_micro_frame_number>
   22988:	08 17       	cp	r16, r24
   2298a:	19 07       	cpc	r17, r25
   2298c:	89 f4       	brne	.+34     	; 0x229b0 <udi_cdc_tx_send+0x72>
   2298e:	0c c1       	rjmp	.+536    	; 0x22ba8 <udi_cdc_tx_send+0x26a>
   22990:	8d 81       	ldd	r24, Y+5	; 0x05
   22992:	88 2f       	mov	r24, r24
   22994:	90 e0       	ldi	r25, 0x00	; 0
   22996:	88 0f       	add	r24, r24
   22998:	99 1f       	adc	r25, r25
   2299a:	8d 58       	subi	r24, 0x8D	; 141
   2299c:	9d 4c       	sbci	r25, 0xCD	; 205
   2299e:	fc 01       	movw	r30, r24
   229a0:	00 81       	ld	r16, Z
   229a2:	11 81       	ldd	r17, Z+1	; 0x01
   229a4:	0e 94 01 ba 	call	0x17402	; 0x17402 <udd_get_frame_number>
   229a8:	08 17       	cp	r16, r24
   229aa:	19 07       	cpc	r17, r25
   229ac:	09 f4       	brne	.+2      	; 0x229b0 <udi_cdc_tx_send+0x72>
   229ae:	fb c0       	rjmp	.+502    	; 0x22ba6 <udi_cdc_tx_send+0x268>
   229b0:	a9 db       	rcall	.-2222   	; 0x22104 <cpu_irq_save>
   229b2:	8b 83       	std	Y+3, r24	; 0x03
   229b4:	8d 81       	ldd	r24, Y+5	; 0x05
   229b6:	88 2f       	mov	r24, r24
   229b8:	90 e0       	ldi	r25, 0x00	; 0
   229ba:	8e 58       	subi	r24, 0x8E	; 142
   229bc:	9d 4c       	sbci	r25, 0xCD	; 205
   229be:	fc 01       	movw	r30, r24
   229c0:	80 81       	ld	r24, Z
   229c2:	89 83       	std	Y+1, r24	; 0x01
   229c4:	8d 81       	ldd	r24, Y+5	; 0x05
   229c6:	28 2f       	mov	r18, r24
   229c8:	30 e0       	ldi	r19, 0x00	; 0
   229ca:	89 81       	ldd	r24, Y+1	; 0x01
   229cc:	88 2f       	mov	r24, r24
   229ce:	90 e0       	ldi	r25, 0x00	; 0
   229d0:	22 0f       	add	r18, r18
   229d2:	33 1f       	adc	r19, r19
   229d4:	82 0f       	add	r24, r18
   229d6:	93 1f       	adc	r25, r19
   229d8:	88 0f       	add	r24, r24
   229da:	99 1f       	adc	r25, r25
   229dc:	82 59       	subi	r24, 0x92	; 146
   229de:	9d 4c       	sbci	r25, 0xCD	; 205
   229e0:	fc 01       	movw	r30, r24
   229e2:	80 81       	ld	r24, Z
   229e4:	91 81       	ldd	r25, Z+1	; 0x01
   229e6:	89 2b       	or	r24, r25
   229e8:	29 f5       	brne	.+74     	; 0x22a34 <udi_cdc_tx_send+0xf6>
   229ea:	80 91 78 32 	lds	r24, 0x3278	; 0x803278 <sof_zlp_counter.5059>
   229ee:	90 91 79 32 	lds	r25, 0x3279	; 0x803279 <sof_zlp_counter.5059+0x1>
   229f2:	01 96       	adiw	r24, 0x01	; 1
   229f4:	80 93 78 32 	sts	0x3278, r24	; 0x803278 <sof_zlp_counter.5059>
   229f8:	90 93 79 32 	sts	0x3279, r25	; 0x803279 <sof_zlp_counter.5059+0x1>
   229fc:	0e 94 de b9 	call	0x173bc	; 0x173bc <udd_is_high_speed>
   22a00:	98 2f       	mov	r25, r24
   22a02:	81 e0       	ldi	r24, 0x01	; 1
   22a04:	89 27       	eor	r24, r25
   22a06:	88 23       	and	r24, r24
   22a08:	39 f0       	breq	.+14     	; 0x22a18 <udi_cdc_tx_send+0xda>
   22a0a:	80 91 78 32 	lds	r24, 0x3278	; 0x803278 <sof_zlp_counter.5059>
   22a0e:	90 91 79 32 	lds	r25, 0x3279	; 0x803279 <sof_zlp_counter.5059+0x1>
   22a12:	84 36       	cpi	r24, 0x64	; 100
   22a14:	91 05       	cpc	r25, r1
   22a16:	58 f0       	brcs	.+22     	; 0x22a2e <udi_cdc_tx_send+0xf0>
   22a18:	0e 94 de b9 	call	0x173bc	; 0x173bc <udd_is_high_speed>
   22a1c:	88 23       	and	r24, r24
   22a1e:	51 f0       	breq	.+20     	; 0x22a34 <udi_cdc_tx_send+0xf6>
   22a20:	80 91 78 32 	lds	r24, 0x3278	; 0x803278 <sof_zlp_counter.5059>
   22a24:	90 91 79 32 	lds	r25, 0x3279	; 0x803279 <sof_zlp_counter.5059+0x1>
   22a28:	80 32       	cpi	r24, 0x20	; 32
   22a2a:	93 40       	sbci	r25, 0x03	; 3
   22a2c:	18 f4       	brcc	.+6      	; 0x22a34 <udi_cdc_tx_send+0xf6>
   22a2e:	8b 81       	ldd	r24, Y+3	; 0x03
   22a30:	79 db       	rcall	.-2318   	; 0x22124 <cpu_irq_restore>
   22a32:	ba c0       	rjmp	.+372    	; 0x22ba8 <udi_cdc_tx_send+0x26a>
   22a34:	10 92 78 32 	sts	0x3278, r1	; 0x803278 <sof_zlp_counter.5059>
   22a38:	10 92 79 32 	sts	0x3279, r1	; 0x803279 <sof_zlp_counter.5059+0x1>
   22a3c:	8d 81       	ldd	r24, Y+5	; 0x05
   22a3e:	88 2f       	mov	r24, r24
   22a40:	90 e0       	ldi	r25, 0x00	; 0
   22a42:	8a 58       	subi	r24, 0x8A	; 138
   22a44:	9d 4c       	sbci	r25, 0xCD	; 205
   22a46:	fc 01       	movw	r30, r24
   22a48:	90 81       	ld	r25, Z
   22a4a:	81 e0       	ldi	r24, 0x01	; 1
   22a4c:	89 27       	eor	r24, r25
   22a4e:	88 23       	and	r24, r24
   22a50:	69 f0       	breq	.+26     	; 0x22a6c <udi_cdc_tx_send+0x12e>
   22a52:	8d 81       	ldd	r24, Y+5	; 0x05
   22a54:	88 2f       	mov	r24, r24
   22a56:	90 e0       	ldi	r25, 0x00	; 0
   22a58:	21 e0       	ldi	r18, 0x01	; 1
   22a5a:	39 81       	ldd	r19, Y+1	; 0x01
   22a5c:	33 23       	and	r19, r19
   22a5e:	09 f0       	breq	.+2      	; 0x22a62 <udi_cdc_tx_send+0x124>
   22a60:	20 e0       	ldi	r18, 0x00	; 0
   22a62:	8e 58       	subi	r24, 0x8E	; 142
   22a64:	9d 4c       	sbci	r25, 0xCD	; 205
   22a66:	fc 01       	movw	r30, r24
   22a68:	20 83       	st	Z, r18
   22a6a:	06 c0       	rjmp	.+12     	; 0x22a78 <udi_cdc_tx_send+0x13a>
   22a6c:	81 e0       	ldi	r24, 0x01	; 1
   22a6e:	99 81       	ldd	r25, Y+1	; 0x01
   22a70:	99 23       	and	r25, r25
   22a72:	09 f0       	breq	.+2      	; 0x22a76 <udi_cdc_tx_send+0x138>
   22a74:	80 e0       	ldi	r24, 0x00	; 0
   22a76:	89 83       	std	Y+1, r24	; 0x01
   22a78:	8d 81       	ldd	r24, Y+5	; 0x05
   22a7a:	88 2f       	mov	r24, r24
   22a7c:	90 e0       	ldi	r25, 0x00	; 0
   22a7e:	8b 58       	subi	r24, 0x8B	; 139
   22a80:	9d 4c       	sbci	r25, 0xCD	; 205
   22a82:	21 e0       	ldi	r18, 0x01	; 1
   22a84:	fc 01       	movw	r30, r24
   22a86:	20 83       	st	Z, r18
   22a88:	8b 81       	ldd	r24, Y+3	; 0x03
   22a8a:	4c db       	rcall	.-2408   	; 0x22124 <cpu_irq_restore>
   22a8c:	8d 81       	ldd	r24, Y+5	; 0x05
   22a8e:	28 2f       	mov	r18, r24
   22a90:	30 e0       	ldi	r19, 0x00	; 0
   22a92:	89 81       	ldd	r24, Y+1	; 0x01
   22a94:	88 2f       	mov	r24, r24
   22a96:	90 e0       	ldi	r25, 0x00	; 0
   22a98:	22 0f       	add	r18, r18
   22a9a:	33 1f       	adc	r19, r19
   22a9c:	82 0f       	add	r24, r18
   22a9e:	93 1f       	adc	r25, r19
   22aa0:	88 0f       	add	r24, r24
   22aa2:	99 1f       	adc	r25, r25
   22aa4:	82 59       	subi	r24, 0x92	; 146
   22aa6:	9d 4c       	sbci	r25, 0xCD	; 205
   22aa8:	fc 01       	movw	r30, r24
   22aaa:	80 81       	ld	r24, Z
   22aac:	91 81       	ldd	r25, Z+1	; 0x01
   22aae:	21 e0       	ldi	r18, 0x01	; 1
   22ab0:	80 34       	cpi	r24, 0x40	; 64
   22ab2:	91 40       	sbci	r25, 0x01	; 1
   22ab4:	09 f4       	brne	.+2      	; 0x22ab8 <udi_cdc_tx_send+0x17a>
   22ab6:	20 e0       	ldi	r18, 0x00	; 0
   22ab8:	2c 83       	std	Y+4, r18	; 0x04
   22aba:	8c 81       	ldd	r24, Y+4	; 0x04
   22abc:	88 23       	and	r24, r24
   22abe:	11 f1       	breq	.+68     	; 0x22b04 <udi_cdc_tx_send+0x1c6>
   22ac0:	0e 94 de b9 	call	0x173bc	; 0x173bc <udd_is_high_speed>
   22ac4:	88 23       	and	r24, r24
   22ac6:	79 f0       	breq	.+30     	; 0x22ae6 <udi_cdc_tx_send+0x1a8>
   22ac8:	8d 81       	ldd	r24, Y+5	; 0x05
   22aca:	08 2f       	mov	r16, r24
   22acc:	10 e0       	ldi	r17, 0x00	; 0
   22ace:	0e 94 0c ba 	call	0x17418	; 0x17418 <udd_get_micro_frame_number>
   22ad2:	9c 01       	movw	r18, r24
   22ad4:	c8 01       	movw	r24, r16
   22ad6:	88 0f       	add	r24, r24
   22ad8:	99 1f       	adc	r25, r25
   22ada:	8d 58       	subi	r24, 0x8D	; 141
   22adc:	9d 4c       	sbci	r25, 0xCD	; 205
   22ade:	fc 01       	movw	r30, r24
   22ae0:	20 83       	st	Z, r18
   22ae2:	31 83       	std	Z+1, r19	; 0x01
   22ae4:	19 c0       	rjmp	.+50     	; 0x22b18 <udi_cdc_tx_send+0x1da>
   22ae6:	8d 81       	ldd	r24, Y+5	; 0x05
   22ae8:	08 2f       	mov	r16, r24
   22aea:	10 e0       	ldi	r17, 0x00	; 0
   22aec:	0e 94 01 ba 	call	0x17402	; 0x17402 <udd_get_frame_number>
   22af0:	9c 01       	movw	r18, r24
   22af2:	c8 01       	movw	r24, r16
   22af4:	88 0f       	add	r24, r24
   22af6:	99 1f       	adc	r25, r25
   22af8:	8d 58       	subi	r24, 0x8D	; 141
   22afa:	9d 4c       	sbci	r25, 0xCD	; 205
   22afc:	fc 01       	movw	r30, r24
   22afe:	20 83       	st	Z, r18
   22b00:	31 83       	std	Z+1, r19	; 0x01
   22b02:	0a c0       	rjmp	.+20     	; 0x22b18 <udi_cdc_tx_send+0x1da>
   22b04:	8d 81       	ldd	r24, Y+5	; 0x05
   22b06:	88 2f       	mov	r24, r24
   22b08:	90 e0       	ldi	r25, 0x00	; 0
   22b0a:	88 0f       	add	r24, r24
   22b0c:	99 1f       	adc	r25, r25
   22b0e:	8d 58       	subi	r24, 0x8D	; 141
   22b10:	9d 4c       	sbci	r25, 0xCD	; 205
   22b12:	fc 01       	movw	r30, r24
   22b14:	10 82       	st	Z, r1
   22b16:	11 82       	std	Z+1, r1	; 0x01
   22b18:	8d 81       	ldd	r24, Y+5	; 0x05
   22b1a:	88 2f       	mov	r24, r24
   22b1c:	90 e0       	ldi	r25, 0x00	; 0
   22b1e:	89 2b       	or	r24, r25
   22b20:	19 f4       	brne	.+6      	; 0x22b28 <udi_cdc_tx_send+0x1ea>
   22b22:	81 e8       	ldi	r24, 0x81	; 129
   22b24:	8a 83       	std	Y+2, r24	; 0x02
   22b26:	03 c0       	rjmp	.+6      	; 0x22b2e <udi_cdc_tx_send+0x1f0>
   22b28:	81 e8       	ldi	r24, 0x81	; 129
   22b2a:	8a 83       	std	Y+2, r24	; 0x02
   22b2c:	00 00       	nop
   22b2e:	8d 81       	ldd	r24, Y+5	; 0x05
   22b30:	28 2f       	mov	r18, r24
   22b32:	30 e0       	ldi	r19, 0x00	; 0
   22b34:	89 81       	ldd	r24, Y+1	; 0x01
   22b36:	88 2f       	mov	r24, r24
   22b38:	90 e0       	ldi	r25, 0x00	; 0
   22b3a:	22 0f       	add	r18, r18
   22b3c:	33 1f       	adc	r19, r19
   22b3e:	82 0f       	add	r24, r18
   22b40:	93 1f       	adc	r25, r19
   22b42:	88 0f       	add	r24, r24
   22b44:	99 1f       	adc	r25, r25
   22b46:	82 59       	subi	r24, 0x92	; 146
   22b48:	9d 4c       	sbci	r25, 0xCD	; 205
   22b4a:	fc 01       	movw	r30, r24
   22b4c:	60 81       	ld	r22, Z
   22b4e:	71 81       	ldd	r23, Z+1	; 0x01
   22b50:	8d 81       	ldd	r24, Y+5	; 0x05
   22b52:	e8 2f       	mov	r30, r24
   22b54:	f0 e0       	ldi	r31, 0x00	; 0
   22b56:	89 81       	ldd	r24, Y+1	; 0x01
   22b58:	48 2f       	mov	r20, r24
   22b5a:	50 e0       	ldi	r21, 0x00	; 0
   22b5c:	80 e4       	ldi	r24, 0x40	; 64
   22b5e:	91 e0       	ldi	r25, 0x01	; 1
   22b60:	48 9f       	mul	r20, r24
   22b62:	90 01       	movw	r18, r0
   22b64:	49 9f       	mul	r20, r25
   22b66:	30 0d       	add	r19, r0
   22b68:	58 9f       	mul	r21, r24
   22b6a:	30 0d       	add	r19, r0
   22b6c:	11 24       	eor	r1, r1
   22b6e:	cf 01       	movw	r24, r30
   22b70:	96 95       	lsr	r25
   22b72:	98 2f       	mov	r25, r24
   22b74:	88 27       	eor	r24, r24
   22b76:	97 95       	ror	r25
   22b78:	87 95       	ror	r24
   22b7a:	ac 01       	movw	r20, r24
   22b7c:	44 0f       	add	r20, r20
   22b7e:	55 1f       	adc	r21, r21
   22b80:	44 0f       	add	r20, r20
   22b82:	55 1f       	adc	r21, r21
   22b84:	84 0f       	add	r24, r20
   22b86:	95 1f       	adc	r25, r21
   22b88:	82 0f       	add	r24, r18
   22b8a:	93 1f       	adc	r25, r19
   22b8c:	82 51       	subi	r24, 0x12	; 18
   22b8e:	90 4d       	sbci	r25, 0xD0	; 208
   22b90:	01 e8       	ldi	r16, 0x81	; 129
   22b92:	11 e0       	ldi	r17, 0x01	; 1
   22b94:	9b 01       	movw	r18, r22
   22b96:	ac 01       	movw	r20, r24
   22b98:	6c 81       	ldd	r22, Y+4	; 0x04
   22b9a:	8a 81       	ldd	r24, Y+2	; 0x02
   22b9c:	0e 94 14 bb 	call	0x17628	; 0x17628 <udd_ep_run>
   22ba0:	03 c0       	rjmp	.+6      	; 0x22ba8 <udi_cdc_tx_send+0x26a>
   22ba2:	00 00       	nop
   22ba4:	01 c0       	rjmp	.+2      	; 0x22ba8 <udi_cdc_tx_send+0x26a>
   22ba6:	00 00       	nop
   22ba8:	25 96       	adiw	r28, 0x05	; 5
   22baa:	cd bf       	out	0x3d, r28	; 61
   22bac:	de bf       	out	0x3e, r29	; 62
   22bae:	df 91       	pop	r29
   22bb0:	cf 91       	pop	r28
   22bb2:	1f 91       	pop	r17
   22bb4:	0f 91       	pop	r16
   22bb6:	08 95       	ret

00022bb8 <udi_cdc_multi_get_nb_received_data>:
   22bb8:	cf 93       	push	r28
   22bba:	df 93       	push	r29
   22bbc:	00 d0       	rcall	.+0      	; 0x22bbe <udi_cdc_multi_get_nb_received_data+0x6>
   22bbe:	00 d0       	rcall	.+0      	; 0x22bc0 <udi_cdc_multi_get_nb_received_data+0x8>
   22bc0:	cd b7       	in	r28, 0x3d	; 61
   22bc2:	de b7       	in	r29, 0x3e	; 62
   22bc4:	8e 83       	std	Y+6, r24	; 0x06
   22bc6:	1e 82       	std	Y+6, r1	; 0x06
   22bc8:	9d da       	rcall	.-2758   	; 0x22104 <cpu_irq_save>
   22bca:	89 83       	std	Y+1, r24	; 0x01
   22bcc:	8e 81       	ldd	r24, Y+6	; 0x06
   22bce:	88 2f       	mov	r24, r24
   22bd0:	90 e0       	ldi	r25, 0x00	; 0
   22bd2:	88 0f       	add	r24, r24
   22bd4:	99 1f       	adc	r25, r25
   22bd6:	85 51       	subi	r24, 0x15	; 21
   22bd8:	90 4d       	sbci	r25, 0xD0	; 208
   22bda:	fc 01       	movw	r30, r24
   22bdc:	80 81       	ld	r24, Z
   22bde:	91 81       	ldd	r25, Z+1	; 0x01
   22be0:	8a 83       	std	Y+2, r24	; 0x02
   22be2:	9b 83       	std	Y+3, r25	; 0x03
   22be4:	8e 81       	ldd	r24, Y+6	; 0x06
   22be6:	28 2f       	mov	r18, r24
   22be8:	30 e0       	ldi	r19, 0x00	; 0
   22bea:	8e 81       	ldd	r24, Y+6	; 0x06
   22bec:	88 2f       	mov	r24, r24
   22bee:	90 e0       	ldi	r25, 0x00	; 0
   22bf0:	86 51       	subi	r24, 0x16	; 22
   22bf2:	90 4d       	sbci	r25, 0xD0	; 208
   22bf4:	fc 01       	movw	r30, r24
   22bf6:	80 81       	ld	r24, Z
   22bf8:	88 2f       	mov	r24, r24
   22bfa:	90 e0       	ldi	r25, 0x00	; 0
   22bfc:	22 0f       	add	r18, r18
   22bfe:	33 1f       	adc	r19, r19
   22c00:	82 0f       	add	r24, r18
   22c02:	93 1f       	adc	r25, r19
   22c04:	88 0f       	add	r24, r24
   22c06:	99 1f       	adc	r25, r25
   22c08:	8a 51       	subi	r24, 0x1A	; 26
   22c0a:	90 4d       	sbci	r25, 0xD0	; 208
   22c0c:	fc 01       	movw	r30, r24
   22c0e:	20 81       	ld	r18, Z
   22c10:	31 81       	ldd	r19, Z+1	; 0x01
   22c12:	8a 81       	ldd	r24, Y+2	; 0x02
   22c14:	9b 81       	ldd	r25, Y+3	; 0x03
   22c16:	a9 01       	movw	r20, r18
   22c18:	48 1b       	sub	r20, r24
   22c1a:	59 0b       	sbc	r21, r25
   22c1c:	ca 01       	movw	r24, r20
   22c1e:	8c 83       	std	Y+4, r24	; 0x04
   22c20:	9d 83       	std	Y+5, r25	; 0x05
   22c22:	89 81       	ldd	r24, Y+1	; 0x01
   22c24:	7f da       	rcall	.-2818   	; 0x22124 <cpu_irq_restore>
   22c26:	8c 81       	ldd	r24, Y+4	; 0x04
   22c28:	9d 81       	ldd	r25, Y+5	; 0x05
   22c2a:	26 96       	adiw	r28, 0x06	; 6
   22c2c:	cd bf       	out	0x3d, r28	; 61
   22c2e:	de bf       	out	0x3e, r29	; 62
   22c30:	df 91       	pop	r29
   22c32:	cf 91       	pop	r28
   22c34:	08 95       	ret

00022c36 <udi_cdc_get_nb_received_data>:
   22c36:	cf 93       	push	r28
   22c38:	df 93       	push	r29
   22c3a:	cd b7       	in	r28, 0x3d	; 61
   22c3c:	de b7       	in	r29, 0x3e	; 62
   22c3e:	80 e0       	ldi	r24, 0x00	; 0
   22c40:	bb df       	rcall	.-138    	; 0x22bb8 <udi_cdc_multi_get_nb_received_data>
   22c42:	df 91       	pop	r29
   22c44:	cf 91       	pop	r28
   22c46:	08 95       	ret

00022c48 <udi_cdc_multi_is_rx_ready>:
   22c48:	cf 93       	push	r28
   22c4a:	df 93       	push	r29
   22c4c:	1f 92       	push	r1
   22c4e:	cd b7       	in	r28, 0x3d	; 61
   22c50:	de b7       	in	r29, 0x3e	; 62
   22c52:	89 83       	std	Y+1, r24	; 0x01
   22c54:	89 81       	ldd	r24, Y+1	; 0x01
   22c56:	b0 df       	rcall	.-160    	; 0x22bb8 <udi_cdc_multi_get_nb_received_data>
   22c58:	21 e0       	ldi	r18, 0x01	; 1
   22c5a:	89 2b       	or	r24, r25
   22c5c:	09 f4       	brne	.+2      	; 0x22c60 <udi_cdc_multi_is_rx_ready+0x18>
   22c5e:	20 e0       	ldi	r18, 0x00	; 0
   22c60:	82 2f       	mov	r24, r18
   22c62:	0f 90       	pop	r0
   22c64:	df 91       	pop	r29
   22c66:	cf 91       	pop	r28
   22c68:	08 95       	ret

00022c6a <udi_cdc_multi_getc>:
   22c6a:	cf 93       	push	r28
   22c6c:	df 93       	push	r29
   22c6e:	cd b7       	in	r28, 0x3d	; 61
   22c70:	de b7       	in	r29, 0x3e	; 62
   22c72:	29 97       	sbiw	r28, 0x09	; 9
   22c74:	cd bf       	out	0x3d, r28	; 61
   22c76:	de bf       	out	0x3e, r29	; 62
   22c78:	89 87       	std	Y+9, r24	; 0x09
   22c7a:	19 82       	std	Y+1, r1	; 0x01
   22c7c:	1a 82       	std	Y+2, r1	; 0x02
   22c7e:	19 86       	std	Y+9, r1	; 0x09
   22c80:	89 85       	ldd	r24, Y+9	; 0x09
   22c82:	28 2f       	mov	r18, r24
   22c84:	30 e0       	ldi	r19, 0x00	; 0
   22c86:	c9 01       	movw	r24, r18
   22c88:	88 0f       	add	r24, r24
   22c8a:	99 1f       	adc	r25, r25
   22c8c:	88 0f       	add	r24, r24
   22c8e:	99 1f       	adc	r25, r25
   22c90:	88 0f       	add	r24, r24
   22c92:	99 1f       	adc	r25, r25
   22c94:	82 1b       	sub	r24, r18
   22c96:	93 0b       	sbc	r25, r19
   22c98:	8c 5a       	subi	r24, 0xAC	; 172
   22c9a:	92 4d       	sbci	r25, 0xD2	; 210
   22c9c:	fc 01       	movw	r30, r24
   22c9e:	90 81       	ld	r25, Z
   22ca0:	81 e0       	ldi	r24, 0x01	; 1
   22ca2:	99 30       	cpi	r25, 0x09	; 9
   22ca4:	09 f0       	breq	.+2      	; 0x22ca8 <udi_cdc_multi_getc+0x3e>
   22ca6:	80 e0       	ldi	r24, 0x00	; 0
   22ca8:	8b 83       	std	Y+3, r24	; 0x03
   22caa:	2c da       	rcall	.-2984   	; 0x22104 <cpu_irq_save>
   22cac:	8c 83       	std	Y+4, r24	; 0x04
   22cae:	89 85       	ldd	r24, Y+9	; 0x09
   22cb0:	88 2f       	mov	r24, r24
   22cb2:	90 e0       	ldi	r25, 0x00	; 0
   22cb4:	88 0f       	add	r24, r24
   22cb6:	99 1f       	adc	r25, r25
   22cb8:	85 51       	subi	r24, 0x15	; 21
   22cba:	90 4d       	sbci	r25, 0xD0	; 208
   22cbc:	fc 01       	movw	r30, r24
   22cbe:	80 81       	ld	r24, Z
   22cc0:	91 81       	ldd	r25, Z+1	; 0x01
   22cc2:	8d 83       	std	Y+5, r24	; 0x05
   22cc4:	9e 83       	std	Y+6, r25	; 0x06
   22cc6:	89 85       	ldd	r24, Y+9	; 0x09
   22cc8:	88 2f       	mov	r24, r24
   22cca:	90 e0       	ldi	r25, 0x00	; 0
   22ccc:	86 51       	subi	r24, 0x16	; 22
   22cce:	90 4d       	sbci	r25, 0xD0	; 208
   22cd0:	fc 01       	movw	r30, r24
   22cd2:	80 81       	ld	r24, Z
   22cd4:	8f 83       	std	Y+7, r24	; 0x07
   22cd6:	89 85       	ldd	r24, Y+9	; 0x09
   22cd8:	28 2f       	mov	r18, r24
   22cda:	30 e0       	ldi	r19, 0x00	; 0
   22cdc:	8f 81       	ldd	r24, Y+7	; 0x07
   22cde:	88 2f       	mov	r24, r24
   22ce0:	90 e0       	ldi	r25, 0x00	; 0
   22ce2:	22 0f       	add	r18, r18
   22ce4:	33 1f       	adc	r19, r19
   22ce6:	82 0f       	add	r24, r18
   22ce8:	93 1f       	adc	r25, r19
   22cea:	88 0f       	add	r24, r24
   22cec:	99 1f       	adc	r25, r25
   22cee:	8a 51       	subi	r24, 0x1A	; 26
   22cf0:	90 4d       	sbci	r25, 0xD0	; 208
   22cf2:	fc 01       	movw	r30, r24
   22cf4:	20 81       	ld	r18, Z
   22cf6:	31 81       	ldd	r19, Z+1	; 0x01
   22cf8:	41 e0       	ldi	r20, 0x01	; 1
   22cfa:	8d 81       	ldd	r24, Y+5	; 0x05
   22cfc:	9e 81       	ldd	r25, Y+6	; 0x06
   22cfe:	82 17       	cp	r24, r18
   22d00:	93 07       	cpc	r25, r19
   22d02:	08 f4       	brcc	.+2      	; 0x22d06 <udi_cdc_multi_getc+0x9c>
   22d04:	40 e0       	ldi	r20, 0x00	; 0
   22d06:	48 87       	std	Y+8, r20	; 0x08
   22d08:	8c 81       	ldd	r24, Y+4	; 0x04
   22d0a:	0c da       	rcall	.-3048   	; 0x22124 <cpu_irq_restore>
   22d0c:	88 85       	ldd	r24, Y+8	; 0x08
   22d0e:	88 23       	and	r24, r24
   22d10:	49 f0       	breq	.+18     	; 0x22d24 <udi_cdc_multi_getc+0xba>
   22d12:	90 91 64 2d 	lds	r25, 0x2D64	; 0x802d64 <udi_cdc_data_running>
   22d16:	81 e0       	ldi	r24, 0x01	; 1
   22d18:	89 27       	eor	r24, r25
   22d1a:	88 23       	and	r24, r24
   22d1c:	31 f2       	breq	.-116    	; 0x22caa <udi_cdc_multi_getc+0x40>
   22d1e:	80 e0       	ldi	r24, 0x00	; 0
   22d20:	90 e0       	ldi	r25, 0x00	; 0
   22d22:	4b c0       	rjmp	.+150    	; 0x22dba <udi_cdc_multi_getc+0x150>
   22d24:	89 85       	ldd	r24, Y+9	; 0x09
   22d26:	68 2f       	mov	r22, r24
   22d28:	70 e0       	ldi	r23, 0x00	; 0
   22d2a:	8f 81       	ldd	r24, Y+7	; 0x07
   22d2c:	48 2f       	mov	r20, r24
   22d2e:	50 e0       	ldi	r21, 0x00	; 0
   22d30:	80 e4       	ldi	r24, 0x40	; 64
   22d32:	91 e0       	ldi	r25, 0x01	; 1
   22d34:	48 9f       	mul	r20, r24
   22d36:	90 01       	movw	r18, r0
   22d38:	49 9f       	mul	r20, r25
   22d3a:	30 0d       	add	r19, r0
   22d3c:	58 9f       	mul	r21, r24
   22d3e:	30 0d       	add	r19, r0
   22d40:	11 24       	eor	r1, r1
   22d42:	cb 01       	movw	r24, r22
   22d44:	96 95       	lsr	r25
   22d46:	98 2f       	mov	r25, r24
   22d48:	88 27       	eor	r24, r24
   22d4a:	97 95       	ror	r25
   22d4c:	87 95       	ror	r24
   22d4e:	ac 01       	movw	r20, r24
   22d50:	44 0f       	add	r20, r20
   22d52:	55 1f       	adc	r21, r21
   22d54:	44 0f       	add	r20, r20
   22d56:	55 1f       	adc	r21, r21
   22d58:	84 0f       	add	r24, r20
   22d5a:	95 1f       	adc	r25, r21
   22d5c:	28 0f       	add	r18, r24
   22d5e:	39 1f       	adc	r19, r25
   22d60:	8d 81       	ldd	r24, Y+5	; 0x05
   22d62:	9e 81       	ldd	r25, Y+6	; 0x06
   22d64:	82 0f       	add	r24, r18
   22d66:	93 1f       	adc	r25, r19
   22d68:	8a 59       	subi	r24, 0x9A	; 154
   22d6a:	92 4d       	sbci	r25, 0xD2	; 210
   22d6c:	fc 01       	movw	r30, r24
   22d6e:	80 81       	ld	r24, Z
   22d70:	88 2f       	mov	r24, r24
   22d72:	90 e0       	ldi	r25, 0x00	; 0
   22d74:	29 81       	ldd	r18, Y+1	; 0x01
   22d76:	3a 81       	ldd	r19, Y+2	; 0x02
   22d78:	82 2b       	or	r24, r18
   22d7a:	93 2b       	or	r25, r19
   22d7c:	89 83       	std	Y+1, r24	; 0x01
   22d7e:	9a 83       	std	Y+2, r25	; 0x02
   22d80:	89 85       	ldd	r24, Y+9	; 0x09
   22d82:	88 2f       	mov	r24, r24
   22d84:	90 e0       	ldi	r25, 0x00	; 0
   22d86:	2d 81       	ldd	r18, Y+5	; 0x05
   22d88:	3e 81       	ldd	r19, Y+6	; 0x06
   22d8a:	2f 5f       	subi	r18, 0xFF	; 255
   22d8c:	3f 4f       	sbci	r19, 0xFF	; 255
   22d8e:	88 0f       	add	r24, r24
   22d90:	99 1f       	adc	r25, r25
   22d92:	85 51       	subi	r24, 0x15	; 21
   22d94:	90 4d       	sbci	r25, 0xD0	; 208
   22d96:	fc 01       	movw	r30, r24
   22d98:	20 83       	st	Z, r18
   22d9a:	31 83       	std	Z+1, r19	; 0x01
   22d9c:	89 85       	ldd	r24, Y+9	; 0x09
   22d9e:	62 dc       	rcall	.-1852   	; 0x22664 <udi_cdc_rx_start>
   22da0:	8b 81       	ldd	r24, Y+3	; 0x03
   22da2:	88 23       	and	r24, r24
   22da4:	41 f0       	breq	.+16     	; 0x22db6 <udi_cdc_multi_getc+0x14c>
   22da6:	1b 82       	std	Y+3, r1	; 0x03
   22da8:	89 81       	ldd	r24, Y+1	; 0x01
   22daa:	9a 81       	ldd	r25, Y+2	; 0x02
   22dac:	98 2f       	mov	r25, r24
   22dae:	88 27       	eor	r24, r24
   22db0:	89 83       	std	Y+1, r24	; 0x01
   22db2:	9a 83       	std	Y+2, r25	; 0x02
   22db4:	7a cf       	rjmp	.-268    	; 0x22caa <udi_cdc_multi_getc+0x40>
   22db6:	89 81       	ldd	r24, Y+1	; 0x01
   22db8:	9a 81       	ldd	r25, Y+2	; 0x02
   22dba:	29 96       	adiw	r28, 0x09	; 9
   22dbc:	cd bf       	out	0x3d, r28	; 61
   22dbe:	de bf       	out	0x3e, r29	; 62
   22dc0:	df 91       	pop	r29
   22dc2:	cf 91       	pop	r28
   22dc4:	08 95       	ret

00022dc6 <udi_cdc_getc>:
   22dc6:	cf 93       	push	r28
   22dc8:	df 93       	push	r29
   22dca:	cd b7       	in	r28, 0x3d	; 61
   22dcc:	de b7       	in	r29, 0x3e	; 62
   22dce:	80 e0       	ldi	r24, 0x00	; 0
   22dd0:	4c df       	rcall	.-360    	; 0x22c6a <udi_cdc_multi_getc>
   22dd2:	df 91       	pop	r29
   22dd4:	cf 91       	pop	r28
   22dd6:	08 95       	ret

00022dd8 <udi_cdc_multi_read_no_polling>:
   22dd8:	cf 93       	push	r28
   22dda:	df 93       	push	r29
   22ddc:	cd b7       	in	r28, 0x3d	; 61
   22dde:	de b7       	in	r29, 0x3e	; 62
   22de0:	2d 97       	sbiw	r28, 0x0d	; 13
   22de2:	cd bf       	out	0x3d, r28	; 61
   22de4:	de bf       	out	0x3e, r29	; 62
   22de6:	89 87       	std	Y+9, r24	; 0x09
   22de8:	6a 87       	std	Y+10, r22	; 0x0a
   22dea:	7b 87       	std	Y+11, r23	; 0x0b
   22dec:	4c 87       	std	Y+12, r20	; 0x0c
   22dee:	5d 87       	std	Y+13, r21	; 0x0d
   22df0:	8a 85       	ldd	r24, Y+10	; 0x0a
   22df2:	9b 85       	ldd	r25, Y+11	; 0x0b
   22df4:	89 83       	std	Y+1, r24	; 0x01
   22df6:	9a 83       	std	Y+2, r25	; 0x02
   22df8:	19 86       	std	Y+9, r1	; 0x09
   22dfa:	90 91 64 2d 	lds	r25, 0x2D64	; 0x802d64 <udi_cdc_data_running>
   22dfe:	81 e0       	ldi	r24, 0x01	; 1
   22e00:	89 27       	eor	r24, r25
   22e02:	88 23       	and	r24, r24
   22e04:	19 f0       	breq	.+6      	; 0x22e0c <udi_cdc_multi_read_no_polling+0x34>
   22e06:	80 e0       	ldi	r24, 0x00	; 0
   22e08:	90 e0       	ldi	r25, 0x00	; 0
   22e0a:	95 c0       	rjmp	.+298    	; 0x22f36 <udi_cdc_multi_read_no_polling+0x15e>
   22e0c:	7b d9       	rcall	.-3338   	; 0x22104 <cpu_irq_save>
   22e0e:	8b 83       	std	Y+3, r24	; 0x03
   22e10:	89 85       	ldd	r24, Y+9	; 0x09
   22e12:	88 2f       	mov	r24, r24
   22e14:	90 e0       	ldi	r25, 0x00	; 0
   22e16:	88 0f       	add	r24, r24
   22e18:	99 1f       	adc	r25, r25
   22e1a:	85 51       	subi	r24, 0x15	; 21
   22e1c:	90 4d       	sbci	r25, 0xD0	; 208
   22e1e:	fc 01       	movw	r30, r24
   22e20:	80 81       	ld	r24, Z
   22e22:	91 81       	ldd	r25, Z+1	; 0x01
   22e24:	8c 83       	std	Y+4, r24	; 0x04
   22e26:	9d 83       	std	Y+5, r25	; 0x05
   22e28:	89 85       	ldd	r24, Y+9	; 0x09
   22e2a:	88 2f       	mov	r24, r24
   22e2c:	90 e0       	ldi	r25, 0x00	; 0
   22e2e:	86 51       	subi	r24, 0x16	; 22
   22e30:	90 4d       	sbci	r25, 0xD0	; 208
   22e32:	fc 01       	movw	r30, r24
   22e34:	80 81       	ld	r24, Z
   22e36:	8e 83       	std	Y+6, r24	; 0x06
   22e38:	89 85       	ldd	r24, Y+9	; 0x09
   22e3a:	28 2f       	mov	r18, r24
   22e3c:	30 e0       	ldi	r19, 0x00	; 0
   22e3e:	8e 81       	ldd	r24, Y+6	; 0x06
   22e40:	88 2f       	mov	r24, r24
   22e42:	90 e0       	ldi	r25, 0x00	; 0
   22e44:	22 0f       	add	r18, r18
   22e46:	33 1f       	adc	r19, r19
   22e48:	82 0f       	add	r24, r18
   22e4a:	93 1f       	adc	r25, r19
   22e4c:	88 0f       	add	r24, r24
   22e4e:	99 1f       	adc	r25, r25
   22e50:	8a 51       	subi	r24, 0x1A	; 26
   22e52:	90 4d       	sbci	r25, 0xD0	; 208
   22e54:	fc 01       	movw	r30, r24
   22e56:	20 81       	ld	r18, Z
   22e58:	31 81       	ldd	r19, Z+1	; 0x01
   22e5a:	8c 81       	ldd	r24, Y+4	; 0x04
   22e5c:	9d 81       	ldd	r25, Y+5	; 0x05
   22e5e:	a9 01       	movw	r20, r18
   22e60:	48 1b       	sub	r20, r24
   22e62:	59 0b       	sbc	r21, r25
   22e64:	ca 01       	movw	r24, r20
   22e66:	8f 83       	std	Y+7, r24	; 0x07
   22e68:	98 87       	std	Y+8, r25	; 0x08
   22e6a:	8b 81       	ldd	r24, Y+3	; 0x03
   22e6c:	5b d9       	rcall	.-3402   	; 0x22124 <cpu_irq_restore>
   22e6e:	2f 81       	ldd	r18, Y+7	; 0x07
   22e70:	38 85       	ldd	r19, Y+8	; 0x08
   22e72:	8c 85       	ldd	r24, Y+12	; 0x0c
   22e74:	9d 85       	ldd	r25, Y+13	; 0x0d
   22e76:	28 17       	cp	r18, r24
   22e78:	39 07       	cpc	r19, r25
   22e7a:	20 f4       	brcc	.+8      	; 0x22e84 <udi_cdc_multi_read_no_polling+0xac>
   22e7c:	8f 81       	ldd	r24, Y+7	; 0x07
   22e7e:	98 85       	ldd	r25, Y+8	; 0x08
   22e80:	8c 87       	std	Y+12, r24	; 0x0c
   22e82:	9d 87       	std	Y+13, r25	; 0x0d
   22e84:	8c 85       	ldd	r24, Y+12	; 0x0c
   22e86:	9d 85       	ldd	r25, Y+13	; 0x0d
   22e88:	89 2b       	or	r24, r25
   22e8a:	09 f4       	brne	.+2      	; 0x22e8e <udi_cdc_multi_read_no_polling+0xb6>
   22e8c:	52 c0       	rjmp	.+164    	; 0x22f32 <udi_cdc_multi_read_no_polling+0x15a>
   22e8e:	89 85       	ldd	r24, Y+9	; 0x09
   22e90:	68 2f       	mov	r22, r24
   22e92:	70 e0       	ldi	r23, 0x00	; 0
   22e94:	8e 81       	ldd	r24, Y+6	; 0x06
   22e96:	48 2f       	mov	r20, r24
   22e98:	50 e0       	ldi	r21, 0x00	; 0
   22e9a:	80 e4       	ldi	r24, 0x40	; 64
   22e9c:	91 e0       	ldi	r25, 0x01	; 1
   22e9e:	48 9f       	mul	r20, r24
   22ea0:	90 01       	movw	r18, r0
   22ea2:	49 9f       	mul	r20, r25
   22ea4:	30 0d       	add	r19, r0
   22ea6:	58 9f       	mul	r21, r24
   22ea8:	30 0d       	add	r19, r0
   22eaa:	11 24       	eor	r1, r1
   22eac:	cb 01       	movw	r24, r22
   22eae:	96 95       	lsr	r25
   22eb0:	98 2f       	mov	r25, r24
   22eb2:	88 27       	eor	r24, r24
   22eb4:	97 95       	ror	r25
   22eb6:	87 95       	ror	r24
   22eb8:	ac 01       	movw	r20, r24
   22eba:	44 0f       	add	r20, r20
   22ebc:	55 1f       	adc	r21, r21
   22ebe:	44 0f       	add	r20, r20
   22ec0:	55 1f       	adc	r21, r21
   22ec2:	84 0f       	add	r24, r20
   22ec4:	95 1f       	adc	r25, r21
   22ec6:	28 0f       	add	r18, r24
   22ec8:	39 1f       	adc	r19, r25
   22eca:	8c 81       	ldd	r24, Y+4	; 0x04
   22ecc:	9d 81       	ldd	r25, Y+5	; 0x05
   22ece:	82 0f       	add	r24, r18
   22ed0:	93 1f       	adc	r25, r19
   22ed2:	9c 01       	movw	r18, r24
   22ed4:	2a 59       	subi	r18, 0x9A	; 154
   22ed6:	32 4d       	sbci	r19, 0xD2	; 210
   22ed8:	4c 85       	ldd	r20, Y+12	; 0x0c
   22eda:	5d 85       	ldd	r21, Y+13	; 0x0d
   22edc:	89 81       	ldd	r24, Y+1	; 0x01
   22ede:	9a 81       	ldd	r25, Y+2	; 0x02
   22ee0:	b9 01       	movw	r22, r18
   22ee2:	0f 94 ab 31 	call	0x26356	; 0x26356 <memcpy>
   22ee6:	0e d9       	rcall	.-3556   	; 0x22104 <cpu_irq_save>
   22ee8:	8b 83       	std	Y+3, r24	; 0x03
   22eea:	89 85       	ldd	r24, Y+9	; 0x09
   22eec:	88 2f       	mov	r24, r24
   22eee:	90 e0       	ldi	r25, 0x00	; 0
   22ef0:	29 85       	ldd	r18, Y+9	; 0x09
   22ef2:	22 2f       	mov	r18, r18
   22ef4:	30 e0       	ldi	r19, 0x00	; 0
   22ef6:	22 0f       	add	r18, r18
   22ef8:	33 1f       	adc	r19, r19
   22efa:	25 51       	subi	r18, 0x15	; 21
   22efc:	30 4d       	sbci	r19, 0xD0	; 208
   22efe:	f9 01       	movw	r30, r18
   22f00:	40 81       	ld	r20, Z
   22f02:	51 81       	ldd	r21, Z+1	; 0x01
   22f04:	2c 85       	ldd	r18, Y+12	; 0x0c
   22f06:	3d 85       	ldd	r19, Y+13	; 0x0d
   22f08:	24 0f       	add	r18, r20
   22f0a:	35 1f       	adc	r19, r21
   22f0c:	88 0f       	add	r24, r24
   22f0e:	99 1f       	adc	r25, r25
   22f10:	85 51       	subi	r24, 0x15	; 21
   22f12:	90 4d       	sbci	r25, 0xD0	; 208
   22f14:	fc 01       	movw	r30, r24
   22f16:	20 83       	st	Z, r18
   22f18:	31 83       	std	Z+1, r19	; 0x01
   22f1a:	8b 81       	ldd	r24, Y+3	; 0x03
   22f1c:	03 d9       	rcall	.-3578   	; 0x22124 <cpu_irq_restore>
   22f1e:	29 81       	ldd	r18, Y+1	; 0x01
   22f20:	3a 81       	ldd	r19, Y+2	; 0x02
   22f22:	8c 85       	ldd	r24, Y+12	; 0x0c
   22f24:	9d 85       	ldd	r25, Y+13	; 0x0d
   22f26:	82 0f       	add	r24, r18
   22f28:	93 1f       	adc	r25, r19
   22f2a:	89 83       	std	Y+1, r24	; 0x01
   22f2c:	9a 83       	std	Y+2, r25	; 0x02
   22f2e:	89 85       	ldd	r24, Y+9	; 0x09
   22f30:	99 db       	rcall	.-2254   	; 0x22664 <udi_cdc_rx_start>
   22f32:	8f 81       	ldd	r24, Y+7	; 0x07
   22f34:	98 85       	ldd	r25, Y+8	; 0x08
   22f36:	2d 96       	adiw	r28, 0x0d	; 13
   22f38:	cd bf       	out	0x3d, r28	; 61
   22f3a:	de bf       	out	0x3e, r29	; 62
   22f3c:	df 91       	pop	r29
   22f3e:	cf 91       	pop	r28
   22f40:	08 95       	ret

00022f42 <udi_cdc_read_no_polling>:
   22f42:	cf 93       	push	r28
   22f44:	df 93       	push	r29
   22f46:	00 d0       	rcall	.+0      	; 0x22f48 <udi_cdc_read_no_polling+0x6>
   22f48:	1f 92       	push	r1
   22f4a:	cd b7       	in	r28, 0x3d	; 61
   22f4c:	de b7       	in	r29, 0x3e	; 62
   22f4e:	89 83       	std	Y+1, r24	; 0x01
   22f50:	9a 83       	std	Y+2, r25	; 0x02
   22f52:	6b 83       	std	Y+3, r22	; 0x03
   22f54:	7c 83       	std	Y+4, r23	; 0x04
   22f56:	2b 81       	ldd	r18, Y+3	; 0x03
   22f58:	3c 81       	ldd	r19, Y+4	; 0x04
   22f5a:	89 81       	ldd	r24, Y+1	; 0x01
   22f5c:	9a 81       	ldd	r25, Y+2	; 0x02
   22f5e:	a9 01       	movw	r20, r18
   22f60:	bc 01       	movw	r22, r24
   22f62:	80 e0       	ldi	r24, 0x00	; 0
   22f64:	39 df       	rcall	.-398    	; 0x22dd8 <udi_cdc_multi_read_no_polling>
   22f66:	24 96       	adiw	r28, 0x04	; 4
   22f68:	cd bf       	out	0x3d, r28	; 61
   22f6a:	de bf       	out	0x3e, r29	; 62
   22f6c:	df 91       	pop	r29
   22f6e:	cf 91       	pop	r28
   22f70:	08 95       	ret

00022f72 <udi_cdc_multi_get_free_tx_buffer>:
   22f72:	cf 93       	push	r28
   22f74:	df 93       	push	r29
   22f76:	cd b7       	in	r28, 0x3d	; 61
   22f78:	de b7       	in	r29, 0x3e	; 62
   22f7a:	27 97       	sbiw	r28, 0x07	; 7
   22f7c:	cd bf       	out	0x3d, r28	; 61
   22f7e:	de bf       	out	0x3e, r29	; 62
   22f80:	8f 83       	std	Y+7, r24	; 0x07
   22f82:	1f 82       	std	Y+7, r1	; 0x07
   22f84:	bf d8       	rcall	.-3714   	; 0x22104 <cpu_irq_save>
   22f86:	8b 83       	std	Y+3, r24	; 0x03
   22f88:	8f 81       	ldd	r24, Y+7	; 0x07
   22f8a:	88 2f       	mov	r24, r24
   22f8c:	90 e0       	ldi	r25, 0x00	; 0
   22f8e:	8e 58       	subi	r24, 0x8E	; 142
   22f90:	9d 4c       	sbci	r25, 0xCD	; 205
   22f92:	fc 01       	movw	r30, r24
   22f94:	80 81       	ld	r24, Z
   22f96:	8c 83       	std	Y+4, r24	; 0x04
   22f98:	8f 81       	ldd	r24, Y+7	; 0x07
   22f9a:	28 2f       	mov	r18, r24
   22f9c:	30 e0       	ldi	r19, 0x00	; 0
   22f9e:	8c 81       	ldd	r24, Y+4	; 0x04
   22fa0:	88 2f       	mov	r24, r24
   22fa2:	90 e0       	ldi	r25, 0x00	; 0
   22fa4:	22 0f       	add	r18, r18
   22fa6:	33 1f       	adc	r19, r19
   22fa8:	82 0f       	add	r24, r18
   22faa:	93 1f       	adc	r25, r19
   22fac:	88 0f       	add	r24, r24
   22fae:	99 1f       	adc	r25, r25
   22fb0:	82 59       	subi	r24, 0x92	; 146
   22fb2:	9d 4c       	sbci	r25, 0xCD	; 205
   22fb4:	fc 01       	movw	r30, r24
   22fb6:	80 81       	ld	r24, Z
   22fb8:	91 81       	ldd	r25, Z+1	; 0x01
   22fba:	89 83       	std	Y+1, r24	; 0x01
   22fbc:	9a 83       	std	Y+2, r25	; 0x02
   22fbe:	89 81       	ldd	r24, Y+1	; 0x01
   22fc0:	9a 81       	ldd	r25, Y+2	; 0x02
   22fc2:	80 34       	cpi	r24, 0x40	; 64
   22fc4:	91 40       	sbci	r25, 0x01	; 1
   22fc6:	61 f5       	brne	.+88     	; 0x23020 <udi_cdc_multi_get_free_tx_buffer+0xae>
   22fc8:	8f 81       	ldd	r24, Y+7	; 0x07
   22fca:	88 2f       	mov	r24, r24
   22fcc:	90 e0       	ldi	r25, 0x00	; 0
   22fce:	8b 58       	subi	r24, 0x8B	; 139
   22fd0:	9d 4c       	sbci	r25, 0xCD	; 205
   22fd2:	fc 01       	movw	r30, r24
   22fd4:	90 81       	ld	r25, Z
   22fd6:	81 e0       	ldi	r24, 0x01	; 1
   22fd8:	89 27       	eor	r24, r25
   22fda:	88 23       	and	r24, r24
   22fdc:	09 f1       	breq	.+66     	; 0x23020 <udi_cdc_multi_get_free_tx_buffer+0xae>
   22fde:	8f 81       	ldd	r24, Y+7	; 0x07
   22fe0:	88 2f       	mov	r24, r24
   22fe2:	90 e0       	ldi	r25, 0x00	; 0
   22fe4:	8a 58       	subi	r24, 0x8A	; 138
   22fe6:	9d 4c       	sbci	r25, 0xCD	; 205
   22fe8:	fc 01       	movw	r30, r24
   22fea:	90 81       	ld	r25, Z
   22fec:	81 e0       	ldi	r24, 0x01	; 1
   22fee:	89 27       	eor	r24, r25
   22ff0:	88 23       	and	r24, r24
   22ff2:	b1 f0       	breq	.+44     	; 0x23020 <udi_cdc_multi_get_free_tx_buffer+0xae>
   22ff4:	8f 81       	ldd	r24, Y+7	; 0x07
   22ff6:	88 2f       	mov	r24, r24
   22ff8:	90 e0       	ldi	r25, 0x00	; 0
   22ffa:	8a 58       	subi	r24, 0x8A	; 138
   22ffc:	9d 4c       	sbci	r25, 0xCD	; 205
   22ffe:	21 e0       	ldi	r18, 0x01	; 1
   23000:	fc 01       	movw	r30, r24
   23002:	20 83       	st	Z, r18
   23004:	8f 81       	ldd	r24, Y+7	; 0x07
   23006:	88 2f       	mov	r24, r24
   23008:	90 e0       	ldi	r25, 0x00	; 0
   2300a:	21 e0       	ldi	r18, 0x01	; 1
   2300c:	3c 81       	ldd	r19, Y+4	; 0x04
   2300e:	33 23       	and	r19, r19
   23010:	09 f0       	breq	.+2      	; 0x23014 <udi_cdc_multi_get_free_tx_buffer+0xa2>
   23012:	20 e0       	ldi	r18, 0x00	; 0
   23014:	8e 58       	subi	r24, 0x8E	; 142
   23016:	9d 4c       	sbci	r25, 0xCD	; 205
   23018:	fc 01       	movw	r30, r24
   2301a:	20 83       	st	Z, r18
   2301c:	19 82       	std	Y+1, r1	; 0x01
   2301e:	1a 82       	std	Y+2, r1	; 0x02
   23020:	20 e4       	ldi	r18, 0x40	; 64
   23022:	31 e0       	ldi	r19, 0x01	; 1
   23024:	89 81       	ldd	r24, Y+1	; 0x01
   23026:	9a 81       	ldd	r25, Y+2	; 0x02
   23028:	a9 01       	movw	r20, r18
   2302a:	48 1b       	sub	r20, r24
   2302c:	59 0b       	sbc	r21, r25
   2302e:	ca 01       	movw	r24, r20
   23030:	8d 83       	std	Y+5, r24	; 0x05
   23032:	9e 83       	std	Y+6, r25	; 0x06
   23034:	8b 81       	ldd	r24, Y+3	; 0x03
   23036:	76 d8       	rcall	.-3860   	; 0x22124 <cpu_irq_restore>
   23038:	8d 81       	ldd	r24, Y+5	; 0x05
   2303a:	9e 81       	ldd	r25, Y+6	; 0x06
   2303c:	27 96       	adiw	r28, 0x07	; 7
   2303e:	cd bf       	out	0x3d, r28	; 61
   23040:	de bf       	out	0x3e, r29	; 62
   23042:	df 91       	pop	r29
   23044:	cf 91       	pop	r28
   23046:	08 95       	ret

00023048 <udi_cdc_multi_is_tx_ready>:
   23048:	cf 93       	push	r28
   2304a:	df 93       	push	r29
   2304c:	1f 92       	push	r1
   2304e:	cd b7       	in	r28, 0x3d	; 61
   23050:	de b7       	in	r29, 0x3e	; 62
   23052:	89 83       	std	Y+1, r24	; 0x01
   23054:	89 81       	ldd	r24, Y+1	; 0x01
   23056:	8d df       	rcall	.-230    	; 0x22f72 <udi_cdc_multi_get_free_tx_buffer>
   23058:	21 e0       	ldi	r18, 0x01	; 1
   2305a:	89 2b       	or	r24, r25
   2305c:	09 f4       	brne	.+2      	; 0x23060 <udi_cdc_multi_is_tx_ready+0x18>
   2305e:	20 e0       	ldi	r18, 0x00	; 0
   23060:	82 2f       	mov	r24, r18
   23062:	0f 90       	pop	r0
   23064:	df 91       	pop	r29
   23066:	cf 91       	pop	r28
   23068:	08 95       	ret

0002306a <udi_cdc_is_tx_ready>:
{
	return (udi_cdc_multi_get_free_tx_buffer(port) != 0);
}

bool udi_cdc_is_tx_ready(void)
{
   2306a:	cf 93       	push	r28
   2306c:	df 93       	push	r29
   2306e:	cd b7       	in	r28, 0x3d	; 61
   23070:	de b7       	in	r29, 0x3e	; 62
	return udi_cdc_multi_is_tx_ready(0);
   23072:	80 e0       	ldi	r24, 0x00	; 0
   23074:	e9 df       	rcall	.-46     	; 0x23048 <udi_cdc_multi_is_tx_ready>
}
   23076:	df 91       	pop	r29
   23078:	cf 91       	pop	r28
   2307a:	08 95       	ret

0002307c <udi_cdc_multi_putc>:

int udi_cdc_multi_putc(uint8_t port, int value)
{
   2307c:	cf 93       	push	r28
   2307e:	df 93       	push	r29
   23080:	cd b7       	in	r28, 0x3d	; 61
   23082:	de b7       	in	r29, 0x3e	; 62
   23084:	28 97       	sbiw	r28, 0x08	; 8
   23086:	cd bf       	out	0x3d, r28	; 61
   23088:	de bf       	out	0x3e, r29	; 62
   2308a:	8c 83       	std	Y+4, r24	; 0x04
   2308c:	6d 83       	std	Y+5, r22	; 0x05
   2308e:	7e 83       	std	Y+6, r23	; 0x06
	irqflags_t flags;
	bool b_databit_9;
	uint8_t buf_sel;

#if UDI_CDC_PORT_NB == 1 // To optimize code
	port = 0;
   23090:	1c 82       	std	Y+4, r1	; 0x04
#endif

	b_databit_9 = (9 == udi_cdc_line_coding[port].bDataBits);
   23092:	8c 81       	ldd	r24, Y+4	; 0x04
   23094:	28 2f       	mov	r18, r24
   23096:	30 e0       	ldi	r19, 0x00	; 0
   23098:	c9 01       	movw	r24, r18
   2309a:	88 0f       	add	r24, r24
   2309c:	99 1f       	adc	r25, r25
   2309e:	88 0f       	add	r24, r24
   230a0:	99 1f       	adc	r25, r25
   230a2:	88 0f       	add	r24, r24
   230a4:	99 1f       	adc	r25, r25
   230a6:	82 1b       	sub	r24, r18
   230a8:	93 0b       	sbc	r25, r19
   230aa:	8c 5a       	subi	r24, 0xAC	; 172
   230ac:	92 4d       	sbci	r25, 0xD2	; 210
   230ae:	dc 01       	movw	r26, r24
   230b0:	9c 91       	ld	r25, X
   230b2:	81 e0       	ldi	r24, 0x01	; 1
   230b4:	99 30       	cpi	r25, 0x09	; 9
   230b6:	09 f0       	breq	.+2      	; 0x230ba <udi_cdc_multi_putc+0x3e>
   230b8:	80 e0       	ldi	r24, 0x00	; 0
   230ba:	89 83       	std	Y+1, r24	; 0x01

udi_cdc_putc_process_one_byte:
	// Check available space
	if (!udi_cdc_multi_is_tx_ready(port)) {
   230bc:	8c 81       	ldd	r24, Y+4	; 0x04
   230be:	c4 df       	rcall	.-120    	; 0x23048 <udi_cdc_multi_is_tx_ready>
   230c0:	98 2f       	mov	r25, r24
   230c2:	81 e0       	ldi	r24, 0x01	; 1
   230c4:	89 27       	eor	r24, r25
   230c6:	88 23       	and	r24, r24
   230c8:	49 f0       	breq	.+18     	; 0x230dc <udi_cdc_multi_putc+0x60>
		if (!udi_cdc_data_running) {
   230ca:	90 91 64 2d 	lds	r25, 0x2D64	; 0x802d64 <udi_cdc_data_running>
   230ce:	81 e0       	ldi	r24, 0x01	; 1
   230d0:	89 27       	eor	r24, r25
   230d2:	88 23       	and	r24, r24
   230d4:	99 f3       	breq	.-26     	; 0x230bc <udi_cdc_multi_putc+0x40>
			return false;
   230d6:	80 e0       	ldi	r24, 0x00	; 0
   230d8:	90 e0       	ldi	r25, 0x00	; 0
		}
		goto udi_cdc_putc_process_one_byte;
	}

	// Write value
	flags = cpu_irq_save();
   230da:	63 c0       	rjmp	.+198    	; 0x231a2 <udi_cdc_multi_putc+0x126>
   230dc:	13 d8       	rcall	.-4058   	; 0x22104 <cpu_irq_save>
   230de:	8a 83       	std	Y+2, r24	; 0x02
	buf_sel = udi_cdc_tx_buf_sel[port];
   230e0:	8c 81       	ldd	r24, Y+4	; 0x04
   230e2:	88 2f       	mov	r24, r24
   230e4:	90 e0       	ldi	r25, 0x00	; 0
   230e6:	8e 58       	subi	r24, 0x8E	; 142
   230e8:	9d 4c       	sbci	r25, 0xCD	; 205
   230ea:	fc 01       	movw	r30, r24
   230ec:	80 81       	ld	r24, Z
   230ee:	8b 83       	std	Y+3, r24	; 0x03
	udi_cdc_tx_buf[port][buf_sel][udi_cdc_tx_buf_nb[port][buf_sel]++] = value;
   230f0:	8c 81       	ldd	r24, Y+4	; 0x04
   230f2:	a8 2f       	mov	r26, r24
   230f4:	b0 e0       	ldi	r27, 0x00	; 0
   230f6:	8b 81       	ldd	r24, Y+3	; 0x03
   230f8:	68 2f       	mov	r22, r24
   230fa:	70 e0       	ldi	r23, 0x00	; 0
   230fc:	8c 81       	ldd	r24, Y+4	; 0x04
   230fe:	48 2f       	mov	r20, r24
   23100:	50 e0       	ldi	r21, 0x00	; 0
   23102:	8b 81       	ldd	r24, Y+3	; 0x03
   23104:	88 2f       	mov	r24, r24
   23106:	90 e0       	ldi	r25, 0x00	; 0
   23108:	9a 01       	movw	r18, r20
   2310a:	22 0f       	add	r18, r18
   2310c:	33 1f       	adc	r19, r19
   2310e:	28 0f       	add	r18, r24
   23110:	39 1f       	adc	r19, r25
   23112:	22 0f       	add	r18, r18
   23114:	33 1f       	adc	r19, r19
   23116:	22 59       	subi	r18, 0x92	; 146
   23118:	3d 4c       	sbci	r19, 0xCD	; 205
   2311a:	f9 01       	movw	r30, r18
   2311c:	20 81       	ld	r18, Z
   2311e:	31 81       	ldd	r19, Z+1	; 0x01
   23120:	f9 01       	movw	r30, r18
   23122:	31 96       	adiw	r30, 0x01	; 1
   23124:	ef 83       	std	Y+7, r30	; 0x07
   23126:	f8 87       	std	Y+8, r31	; 0x08
   23128:	44 0f       	add	r20, r20
   2312a:	55 1f       	adc	r21, r21
   2312c:	84 0f       	add	r24, r20
   2312e:	95 1f       	adc	r25, r21
   23130:	88 0f       	add	r24, r24
   23132:	99 1f       	adc	r25, r25
   23134:	82 59       	subi	r24, 0x92	; 146
   23136:	9d 4c       	sbci	r25, 0xCD	; 205
   23138:	4f 81       	ldd	r20, Y+7	; 0x07
   2313a:	58 85       	ldd	r21, Y+8	; 0x08
   2313c:	fc 01       	movw	r30, r24
   2313e:	40 83       	st	Z, r20
   23140:	51 83       	std	Z+1, r21	; 0x01
   23142:	ed 81       	ldd	r30, Y+5	; 0x05
   23144:	80 e4       	ldi	r24, 0x40	; 64
   23146:	91 e0       	ldi	r25, 0x01	; 1
   23148:	68 9f       	mul	r22, r24
   2314a:	a0 01       	movw	r20, r0
   2314c:	69 9f       	mul	r22, r25
   2314e:	50 0d       	add	r21, r0
   23150:	78 9f       	mul	r23, r24
   23152:	50 0d       	add	r21, r0
   23154:	11 24       	eor	r1, r1
   23156:	cd 01       	movw	r24, r26
   23158:	96 95       	lsr	r25
   2315a:	98 2f       	mov	r25, r24
   2315c:	88 27       	eor	r24, r24
   2315e:	97 95       	ror	r25
   23160:	87 95       	ror	r24
   23162:	bc 01       	movw	r22, r24
   23164:	66 0f       	add	r22, r22
   23166:	77 1f       	adc	r23, r23
   23168:	66 0f       	add	r22, r22
   2316a:	77 1f       	adc	r23, r23
   2316c:	86 0f       	add	r24, r22
   2316e:	97 1f       	adc	r25, r23
   23170:	84 0f       	add	r24, r20
   23172:	95 1f       	adc	r25, r21
   23174:	82 0f       	add	r24, r18
   23176:	93 1f       	adc	r25, r19
   23178:	82 51       	subi	r24, 0x12	; 18
   2317a:	90 4d       	sbci	r25, 0xD0	; 208
   2317c:	dc 01       	movw	r26, r24
   2317e:	ec 93       	st	X, r30
	cpu_irq_restore(flags);
   23180:	8a 81       	ldd	r24, Y+2	; 0x02
   23182:	0f 94 92 10 	call	0x22124	; 0x22124 <cpu_irq_restore>

	if (b_databit_9) {
   23186:	89 81       	ldd	r24, Y+1	; 0x01
   23188:	88 23       	and	r24, r24
   2318a:	49 f0       	breq	.+18     	; 0x2319e <udi_cdc_multi_putc+0x122>
		// Send MSB
		b_databit_9 = false;
   2318c:	19 82       	std	Y+1, r1	; 0x01
		value = value >> 8;
   2318e:	8d 81       	ldd	r24, Y+5	; 0x05
   23190:	9e 81       	ldd	r25, Y+6	; 0x06
   23192:	89 2f       	mov	r24, r25
   23194:	99 0f       	add	r25, r25
   23196:	99 0b       	sbc	r25, r25
   23198:	8d 83       	std	Y+5, r24	; 0x05
   2319a:	9e 83       	std	Y+6, r25	; 0x06
		goto udi_cdc_putc_process_one_byte;
   2319c:	8f cf       	rjmp	.-226    	; 0x230bc <udi_cdc_multi_putc+0x40>
	}
	return true;
   2319e:	81 e0       	ldi	r24, 0x01	; 1
   231a0:	90 e0       	ldi	r25, 0x00	; 0
}
   231a2:	28 96       	adiw	r28, 0x08	; 8
   231a4:	cd bf       	out	0x3d, r28	; 61
   231a6:	de bf       	out	0x3e, r29	; 62
   231a8:	df 91       	pop	r29
   231aa:	cf 91       	pop	r28
   231ac:	08 95       	ret

000231ae <udi_cdc_putc>:

int udi_cdc_putc(int value)
{
   231ae:	cf 93       	push	r28
   231b0:	df 93       	push	r29
   231b2:	1f 92       	push	r1
   231b4:	1f 92       	push	r1
   231b6:	cd b7       	in	r28, 0x3d	; 61
   231b8:	de b7       	in	r29, 0x3e	; 62
   231ba:	89 83       	std	Y+1, r24	; 0x01
   231bc:	9a 83       	std	Y+2, r25	; 0x02
	return udi_cdc_multi_putc(0, value);
   231be:	89 81       	ldd	r24, Y+1	; 0x01
   231c0:	9a 81       	ldd	r25, Y+2	; 0x02
   231c2:	bc 01       	movw	r22, r24
   231c4:	80 e0       	ldi	r24, 0x00	; 0
   231c6:	5a df       	rcall	.-332    	; 0x2307c <udi_cdc_multi_putc>
}
   231c8:	0f 90       	pop	r0
   231ca:	0f 90       	pop	r0
   231cc:	df 91       	pop	r29
   231ce:	cf 91       	pop	r28
   231d0:	08 95       	ret

000231d2 <udc_get_string_serial_name>:
   231d2:	cf 93       	push	r28
   231d4:	df 93       	push	r29
   231d6:	cd b7       	in	r28, 0x3d	; 61
   231d8:	de b7       	in	r29, 0x3e	; 62
   231da:	84 e1       	ldi	r24, 0x14	; 20
   231dc:	91 e2       	ldi	r25, 0x21	; 33
   231de:	df 91       	pop	r29
   231e0:	cf 91       	pop	r28
   231e2:	08 95       	ret

000231e4 <udc_get_eof_conf>:
   231e4:	cf 93       	push	r28
   231e6:	df 93       	push	r29
   231e8:	cd b7       	in	r28, 0x3d	; 61
   231ea:	de b7       	in	r29, 0x3e	; 62
   231ec:	80 91 80 32 	lds	r24, 0x3280	; 0x803280 <udc_ptr_conf>
   231f0:	90 91 81 32 	lds	r25, 0x3281	; 0x803281 <udc_ptr_conf+0x1>
   231f4:	fc 01       	movw	r30, r24
   231f6:	20 81       	ld	r18, Z
   231f8:	31 81       	ldd	r19, Z+1	; 0x01
   231fa:	80 91 80 32 	lds	r24, 0x3280	; 0x803280 <udc_ptr_conf>
   231fe:	90 91 81 32 	lds	r25, 0x3281	; 0x803281 <udc_ptr_conf+0x1>
   23202:	fc 01       	movw	r30, r24
   23204:	80 81       	ld	r24, Z
   23206:	91 81       	ldd	r25, Z+1	; 0x01
   23208:	fc 01       	movw	r30, r24
   2320a:	82 81       	ldd	r24, Z+2	; 0x02
   2320c:	93 81       	ldd	r25, Z+3	; 0x03
   2320e:	82 0f       	add	r24, r18
   23210:	93 1f       	adc	r25, r19
   23212:	df 91       	pop	r29
   23214:	cf 91       	pop	r28
   23216:	08 95       	ret

00023218 <udc_next_desc_in_iface>:
 * \return address of specific descriptor found
 * \return NULL if it is the end of global interface descriptor
 */
static usb_conf_desc_t UDC_DESC_STORAGE *udc_next_desc_in_iface(usb_conf_desc_t
		UDC_DESC_STORAGE * desc, uint8_t desc_id)
{
   23218:	cf 93       	push	r28
   2321a:	df 93       	push	r29
   2321c:	cd b7       	in	r28, 0x3d	; 61
   2321e:	de b7       	in	r29, 0x3e	; 62
   23220:	25 97       	sbiw	r28, 0x05	; 5
   23222:	cd bf       	out	0x3d, r28	; 61
   23224:	de bf       	out	0x3e, r29	; 62
   23226:	8b 83       	std	Y+3, r24	; 0x03
   23228:	9c 83       	std	Y+4, r25	; 0x04
	usb_conf_desc_t UDC_DESC_STORAGE *ptr_eof_desc;

	ptr_eof_desc = udc_get_eof_conf();
   2322a:	6d 83       	std	Y+5, r22	; 0x05
   2322c:	db df       	rcall	.-74     	; 0x231e4 <udc_get_eof_conf>
   2322e:	89 83       	std	Y+1, r24	; 0x01
	// Go to next descriptor
	desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
			desc->bLength);
   23230:	9a 83       	std	Y+2, r25	; 0x02
   23232:	8b 81       	ldd	r24, Y+3	; 0x03
   23234:	9c 81       	ldd	r25, Y+4	; 0x04
   23236:	fc 01       	movw	r30, r24
{
	usb_conf_desc_t UDC_DESC_STORAGE *ptr_eof_desc;

	ptr_eof_desc = udc_get_eof_conf();
	// Go to next descriptor
	desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
   23238:	80 81       	ld	r24, Z
   2323a:	88 2f       	mov	r24, r24
   2323c:	90 e0       	ldi	r25, 0x00	; 0
   2323e:	2b 81       	ldd	r18, Y+3	; 0x03
   23240:	3c 81       	ldd	r19, Y+4	; 0x04
   23242:	82 0f       	add	r24, r18
   23244:	93 1f       	adc	r25, r19
   23246:	8b 83       	std	Y+3, r24	; 0x03
			desc->bLength);
	// Check the end of configuration descriptor
	while (ptr_eof_desc > desc) {
   23248:	9c 83       	std	Y+4, r25	; 0x04
		// If new interface descriptor is found,
		// then it is the end of the current global interface descriptor
		if (USB_DT_INTERFACE == desc->bDescriptorType) {
   2324a:	1c c0       	rjmp	.+56     	; 0x23284 <udc_next_desc_in_iface+0x6c>
   2324c:	8b 81       	ldd	r24, Y+3	; 0x03
   2324e:	9c 81       	ldd	r25, Y+4	; 0x04
   23250:	fc 01       	movw	r30, r24
   23252:	81 81       	ldd	r24, Z+1	; 0x01
   23254:	84 30       	cpi	r24, 0x04	; 4
			break; // End of global interface descriptor
		}
		if (desc_id == desc->bDescriptorType) {
   23256:	f1 f0       	breq	.+60     	; 0x23294 <udc_next_desc_in_iface+0x7c>
   23258:	8b 81       	ldd	r24, Y+3	; 0x03
   2325a:	9c 81       	ldd	r25, Y+4	; 0x04
   2325c:	fc 01       	movw	r30, r24
   2325e:	91 81       	ldd	r25, Z+1	; 0x01
   23260:	8d 81       	ldd	r24, Y+5	; 0x05
   23262:	98 17       	cp	r25, r24
			return desc; // Specific descriptor found
   23264:	19 f4       	brne	.+6      	; 0x2326c <udc_next_desc_in_iface+0x54>
   23266:	8b 81       	ldd	r24, Y+3	; 0x03
   23268:	9c 81       	ldd	r25, Y+4	; 0x04
		}
		// Go to next descriptor
		desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
				desc->bLength);
   2326a:	17 c0       	rjmp	.+46     	; 0x2329a <udc_next_desc_in_iface+0x82>
   2326c:	8b 81       	ldd	r24, Y+3	; 0x03
   2326e:	9c 81       	ldd	r25, Y+4	; 0x04
   23270:	fc 01       	movw	r30, r24
		}
		if (desc_id == desc->bDescriptorType) {
			return desc; // Specific descriptor found
		}
		// Go to next descriptor
		desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
   23272:	80 81       	ld	r24, Z
   23274:	88 2f       	mov	r24, r24
   23276:	90 e0       	ldi	r25, 0x00	; 0
   23278:	2b 81       	ldd	r18, Y+3	; 0x03
   2327a:	3c 81       	ldd	r19, Y+4	; 0x04
   2327c:	82 0f       	add	r24, r18
   2327e:	93 1f       	adc	r25, r19
   23280:	8b 83       	std	Y+3, r24	; 0x03
	ptr_eof_desc = udc_get_eof_conf();
	// Go to next descriptor
	desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
			desc->bLength);
	// Check the end of configuration descriptor
	while (ptr_eof_desc > desc) {
   23282:	9c 83       	std	Y+4, r25	; 0x04
   23284:	29 81       	ldd	r18, Y+1	; 0x01
   23286:	3a 81       	ldd	r19, Y+2	; 0x02
   23288:	8b 81       	ldd	r24, Y+3	; 0x03
   2328a:	9c 81       	ldd	r25, Y+4	; 0x04
   2328c:	82 17       	cp	r24, r18
   2328e:	93 07       	cpc	r25, r19
   23290:	e8 f2       	brcs	.-70     	; 0x2324c <udc_next_desc_in_iface+0x34>
		// If new interface descriptor is found,
		// then it is the end of the current global interface descriptor
		if (USB_DT_INTERFACE == desc->bDescriptorType) {
			break; // End of global interface descriptor
   23292:	01 c0       	rjmp	.+2      	; 0x23296 <udc_next_desc_in_iface+0x7e>
		}
		// Go to next descriptor
		desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
				desc->bLength);
	}
	return NULL; // No specific descriptor found
   23294:	00 00       	nop
   23296:	80 e0       	ldi	r24, 0x00	; 0
}
   23298:	90 e0       	ldi	r25, 0x00	; 0
   2329a:	25 96       	adiw	r28, 0x05	; 5
   2329c:	cd bf       	out	0x3d, r28	; 61
   2329e:	de bf       	out	0x3e, r29	; 62
   232a0:	df 91       	pop	r29
   232a2:	cf 91       	pop	r28
   232a4:	08 95       	ret

000232a6 <udc_update_iface_desc>:
 * \param setting_num   Setting number of interface to find
 *
 * \return 1 if found or 0 if not found
 */
static bool udc_update_iface_desc(uint8_t iface_num, uint8_t setting_num)
{
   232a6:	cf 93       	push	r28
   232a8:	df 93       	push	r29
   232aa:	00 d0       	rcall	.+0      	; 0x232ac <udc_update_iface_desc+0x6>
   232ac:	1f 92       	push	r1
   232ae:	cd b7       	in	r28, 0x3d	; 61
   232b0:	de b7       	in	r29, 0x3e	; 62
   232b2:	8b 83       	std	Y+3, r24	; 0x03
   232b4:	6c 83       	std	Y+4, r22	; 0x04
	usb_conf_desc_t UDC_DESC_STORAGE *ptr_end_desc;

	if (0 == udc_num_configuration) {
   232b6:	80 91 7e 32 	lds	r24, 0x327E	; 0x80327e <udc_num_configuration>
   232ba:	88 23       	and	r24, r24
   232bc:	11 f4       	brne	.+4      	; 0x232c2 <udc_update_iface_desc+0x1c>
		return false;
   232be:	80 e0       	ldi	r24, 0x00	; 0
   232c0:	55 c0       	rjmp	.+170    	; 0x2336c <udc_update_iface_desc+0xc6>
	}

	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
   232c2:	80 91 80 32 	lds	r24, 0x3280	; 0x803280 <udc_ptr_conf>
   232c6:	90 91 81 32 	lds	r25, 0x3281	; 0x803281 <udc_ptr_conf+0x1>
   232ca:	fc 01       	movw	r30, r24
   232cc:	80 81       	ld	r24, Z
   232ce:	91 81       	ldd	r25, Z+1	; 0x01
   232d0:	fc 01       	movw	r30, r24
   232d2:	94 81       	ldd	r25, Z+4	; 0x04
   232d4:	8b 81       	ldd	r24, Y+3	; 0x03
   232d6:	89 17       	cp	r24, r25
   232d8:	10 f0       	brcs	.+4      	; 0x232de <udc_update_iface_desc+0x38>
		return false;
   232da:	80 e0       	ldi	r24, 0x00	; 0
   232dc:	47 c0       	rjmp	.+142    	; 0x2336c <udc_update_iface_desc+0xc6>
	}

	// Start at the beginning of configuration descriptor
	udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *)
			udc_ptr_conf->desc;
   232de:	80 91 80 32 	lds	r24, 0x3280	; 0x803280 <udc_ptr_conf>
   232e2:	90 91 81 32 	lds	r25, 0x3281	; 0x803281 <udc_ptr_conf+0x1>
   232e6:	fc 01       	movw	r30, r24
   232e8:	80 81       	ld	r24, Z
   232ea:	91 81       	ldd	r25, Z+1	; 0x01
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
		return false;
	}

	// Start at the beginning of configuration descriptor
	udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *)
   232ec:	80 93 82 32 	sts	0x3282, r24	; 0x803282 <udc_ptr_iface>
   232f0:	90 93 83 32 	sts	0x3283, r25	; 0x803283 <udc_ptr_iface+0x1>
			udc_ptr_conf->desc;

	// Check the end of configuration descriptor
	ptr_end_desc = udc_get_eof_conf();
   232f4:	77 df       	rcall	.-274    	; 0x231e4 <udc_get_eof_conf>
   232f6:	89 83       	std	Y+1, r24	; 0x01
	while (ptr_end_desc >
   232f8:	9a 83       	std	Y+2, r25	; 0x02
			(UDC_DESC_STORAGE usb_conf_desc_t *) udc_ptr_iface) {
		if (USB_DT_INTERFACE == udc_ptr_iface->bDescriptorType) {
   232fa:	2e c0       	rjmp	.+92     	; 0x23358 <udc_update_iface_desc+0xb2>
   232fc:	80 91 82 32 	lds	r24, 0x3282	; 0x803282 <udc_ptr_iface>
   23300:	90 91 83 32 	lds	r25, 0x3283	; 0x803283 <udc_ptr_iface+0x1>
   23304:	fc 01       	movw	r30, r24
   23306:	81 81       	ldd	r24, Z+1	; 0x01
   23308:	84 30       	cpi	r24, 0x04	; 4
			// A interface descriptor is found
			// Check interface and alternate setting number
			if ((iface_num == udc_ptr_iface->bInterfaceNumber) &&
   2330a:	a1 f4       	brne	.+40     	; 0x23334 <udc_update_iface_desc+0x8e>
   2330c:	80 91 82 32 	lds	r24, 0x3282	; 0x803282 <udc_ptr_iface>
   23310:	90 91 83 32 	lds	r25, 0x3283	; 0x803283 <udc_ptr_iface+0x1>
   23314:	fc 01       	movw	r30, r24
   23316:	92 81       	ldd	r25, Z+2	; 0x02
   23318:	8b 81       	ldd	r24, Y+3	; 0x03
   2331a:	98 17       	cp	r25, r24
					(setting_num ==
					udc_ptr_iface->bAlternateSetting)) {
   2331c:	59 f4       	brne	.+22     	; 0x23334 <udc_update_iface_desc+0x8e>
   2331e:	80 91 82 32 	lds	r24, 0x3282	; 0x803282 <udc_ptr_iface>
   23322:	90 91 83 32 	lds	r25, 0x3283	; 0x803283 <udc_ptr_iface+0x1>
   23326:	fc 01       	movw	r30, r24
	while (ptr_end_desc >
			(UDC_DESC_STORAGE usb_conf_desc_t *) udc_ptr_iface) {
		if (USB_DT_INTERFACE == udc_ptr_iface->bDescriptorType) {
			// A interface descriptor is found
			// Check interface and alternate setting number
			if ((iface_num == udc_ptr_iface->bInterfaceNumber) &&
   23328:	93 81       	ldd	r25, Z+3	; 0x03
   2332a:	8c 81       	ldd	r24, Y+4	; 0x04
   2332c:	98 17       	cp	r25, r24
					(setting_num ==
					udc_ptr_iface->bAlternateSetting)) {
				return true; // Interface found
   2332e:	11 f4       	brne	.+4      	; 0x23334 <udc_update_iface_desc+0x8e>
   23330:	81 e0       	ldi	r24, 0x01	; 1
			}
		}
		// Go to next descriptor
		udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *) (
   23332:	1c c0       	rjmp	.+56     	; 0x2336c <udc_update_iface_desc+0xc6>
   23334:	20 91 82 32 	lds	r18, 0x3282	; 0x803282 <udc_ptr_iface>
   23338:	30 91 83 32 	lds	r19, 0x3283	; 0x803283 <udc_ptr_iface+0x1>
				(uint8_t *) udc_ptr_iface +
				udc_ptr_iface->bLength);
   2333c:	80 91 82 32 	lds	r24, 0x3282	; 0x803282 <udc_ptr_iface>
   23340:	90 91 83 32 	lds	r25, 0x3283	; 0x803283 <udc_ptr_iface+0x1>
   23344:	fc 01       	movw	r30, r24
					udc_ptr_iface->bAlternateSetting)) {
				return true; // Interface found
			}
		}
		// Go to next descriptor
		udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *) (
   23346:	80 81       	ld	r24, Z
   23348:	88 2f       	mov	r24, r24
   2334a:	90 e0       	ldi	r25, 0x00	; 0
   2334c:	82 0f       	add	r24, r18
   2334e:	93 1f       	adc	r25, r19
   23350:	80 93 82 32 	sts	0x3282, r24	; 0x803282 <udc_ptr_iface>
   23354:	90 93 83 32 	sts	0x3283, r25	; 0x803283 <udc_ptr_iface+0x1>
			udc_ptr_conf->desc;

	// Check the end of configuration descriptor
	ptr_end_desc = udc_get_eof_conf();
	while (ptr_end_desc >
			(UDC_DESC_STORAGE usb_conf_desc_t *) udc_ptr_iface) {
   23358:	80 91 82 32 	lds	r24, 0x3282	; 0x803282 <udc_ptr_iface>
   2335c:	90 91 83 32 	lds	r25, 0x3283	; 0x803283 <udc_ptr_iface+0x1>
	udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *)
			udc_ptr_conf->desc;

	// Check the end of configuration descriptor
	ptr_end_desc = udc_get_eof_conf();
	while (ptr_end_desc >
   23360:	29 81       	ldd	r18, Y+1	; 0x01
   23362:	3a 81       	ldd	r19, Y+2	; 0x02
   23364:	82 17       	cp	r24, r18
   23366:	93 07       	cpc	r25, r19
		// Go to next descriptor
		udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *) (
				(uint8_t *) udc_ptr_iface +
				udc_ptr_iface->bLength);
	}
	return false; // Interface not found
   23368:	48 f2       	brcs	.-110    	; 0x232fc <udc_update_iface_desc+0x56>
}
   2336a:	80 e0       	ldi	r24, 0x00	; 0
   2336c:	24 96       	adiw	r28, 0x04	; 4
   2336e:	cd bf       	out	0x3d, r28	; 61
   23370:	de bf       	out	0x3e, r29	; 62
   23372:	df 91       	pop	r29
   23374:	cf 91       	pop	r28
   23376:	08 95       	ret

00023378 <udc_iface_disable>:
 * \param iface_num     Interface number to disable
 *
 * \return 1 if it is done or 0 if interface is not found
 */
static bool udc_iface_disable(uint8_t iface_num)
{
   23378:	cf 93       	push	r28
   2337a:	df 93       	push	r29
   2337c:	cd b7       	in	r28, 0x3d	; 61
   2337e:	de b7       	in	r29, 0x3e	; 62
   23380:	25 97       	sbiw	r28, 0x05	; 5
   23382:	cd bf       	out	0x3d, r28	; 61
   23384:	de bf       	out	0x3e, r29	; 62
   23386:	8d 83       	std	Y+5, r24	; 0x05
	udi_api_t UDC_DESC_STORAGE *udi_api;

	// Select first alternate setting of the interface
	// to update udc_ptr_iface before call iface->getsetting()
	if (!udc_update_iface_desc(iface_num, 0)) {
   23388:	60 e0       	ldi	r22, 0x00	; 0
   2338a:	8d 81       	ldd	r24, Y+5	; 0x05
   2338c:	8c df       	rcall	.-232    	; 0x232a6 <udc_update_iface_desc>
   2338e:	98 2f       	mov	r25, r24
   23390:	81 e0       	ldi	r24, 0x01	; 1
   23392:	89 27       	eor	r24, r25
   23394:	88 23       	and	r24, r24
   23396:	11 f0       	breq	.+4      	; 0x2339c <udc_iface_disable+0x24>
		return false;
   23398:	80 e0       	ldi	r24, 0x00	; 0
   2339a:	44 c0       	rjmp	.+136    	; 0x23424 <udc_iface_disable+0xac>
	}

	// Select the interface with the current alternate setting
	udi_api = udc_ptr_conf->udi_apis[iface_num];
   2339c:	80 91 80 32 	lds	r24, 0x3280	; 0x803280 <udc_ptr_conf>
   233a0:	90 91 81 32 	lds	r25, 0x3281	; 0x803281 <udc_ptr_conf+0x1>
   233a4:	fc 01       	movw	r30, r24
   233a6:	22 81       	ldd	r18, Z+2	; 0x02
   233a8:	33 81       	ldd	r19, Z+3	; 0x03
   233aa:	8d 81       	ldd	r24, Y+5	; 0x05
   233ac:	88 2f       	mov	r24, r24
   233ae:	90 e0       	ldi	r25, 0x00	; 0
   233b0:	88 0f       	add	r24, r24
   233b2:	99 1f       	adc	r25, r25
   233b4:	82 0f       	add	r24, r18
   233b6:	93 1f       	adc	r25, r19
   233b8:	fc 01       	movw	r30, r24
   233ba:	80 81       	ld	r24, Z
   233bc:	91 81       	ldd	r25, Z+1	; 0x01
   233be:	8b 83       	std	Y+3, r24	; 0x03
   233c0:	9c 83       	std	Y+4, r25	; 0x04

#if (0!=USB_DEVICE_MAX_EP)
	if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
   233c2:	8b 81       	ldd	r24, Y+3	; 0x03
   233c4:	9c 81       	ldd	r25, Y+4	; 0x04
   233c6:	fc 01       	movw	r30, r24
   233c8:	86 81       	ldd	r24, Z+6	; 0x06
   233ca:	97 81       	ldd	r25, Z+7	; 0x07
   233cc:	fc 01       	movw	r30, r24
   233ce:	19 95       	eicall
   233d0:	68 2f       	mov	r22, r24
   233d2:	8d 81       	ldd	r24, Y+5	; 0x05
   233d4:	68 df       	rcall	.-304    	; 0x232a6 <udc_update_iface_desc>
   233d6:	98 2f       	mov	r25, r24
   233d8:	81 e0       	ldi	r24, 0x01	; 1
   233da:	89 27       	eor	r24, r25
   233dc:	88 23       	and	r24, r24
   233de:	11 f0       	breq	.+4      	; 0x233e4 <udc_iface_disable+0x6c>
		return false;
   233e0:	80 e0       	ldi	r24, 0x00	; 0
   233e2:	20 c0       	rjmp	.+64     	; 0x23424 <udc_iface_disable+0xac>
	}

	// Start at the beginning of interface descriptor
	{
		usb_ep_desc_t UDC_DESC_STORAGE *ep_desc;
		ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *) udc_ptr_iface;
   233e4:	80 91 82 32 	lds	r24, 0x3282	; 0x803282 <udc_ptr_iface>
   233e8:	90 91 83 32 	lds	r25, 0x3283	; 0x803283 <udc_ptr_iface+0x1>
   233ec:	89 83       	std	Y+1, r24	; 0x01
   233ee:	9a 83       	std	Y+2, r25	; 0x02
		while (1) {
			// Search Endpoint descriptor included in global interface descriptor
			ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *)
   233f0:	89 81       	ldd	r24, Y+1	; 0x01
   233f2:	9a 81       	ldd	r25, Y+2	; 0x02
   233f4:	65 e0       	ldi	r22, 0x05	; 5
   233f6:	10 df       	rcall	.-480    	; 0x23218 <udc_next_desc_in_iface>
   233f8:	89 83       	std	Y+1, r24	; 0x01
   233fa:	9a 83       	std	Y+2, r25	; 0x02
					udc_next_desc_in_iface((UDC_DESC_STORAGE
					usb_conf_desc_t *)
					ep_desc, USB_DT_ENDPOINT);
			if (NULL == ep_desc) {
   233fc:	89 81       	ldd	r24, Y+1	; 0x01
   233fe:	9a 81       	ldd	r25, Y+2	; 0x02
   23400:	89 2b       	or	r24, r25
   23402:	39 f0       	breq	.+14     	; 0x23412 <udc_iface_disable+0x9a>
				break;
			}
			// Free the endpoint used by the interface
			udd_ep_free(ep_desc->bEndpointAddress);
   23404:	89 81       	ldd	r24, Y+1	; 0x01
   23406:	9a 81       	ldd	r25, Y+2	; 0x02
   23408:	fc 01       	movw	r30, r24
   2340a:	82 81       	ldd	r24, Z+2	; 0x02
   2340c:	0e 94 7a ba 	call	0x174f4	; 0x174f4 <udd_ep_free>
		}
   23410:	ef cf       	rjmp	.-34     	; 0x233f0 <udc_iface_disable+0x78>
			ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *)
					udc_next_desc_in_iface((UDC_DESC_STORAGE
					usb_conf_desc_t *)
					ep_desc, USB_DT_ENDPOINT);
			if (NULL == ep_desc) {
				break;
   23412:	00 00       	nop
		}
	}
#endif

	// Disable interface
	udi_api->disable();
   23414:	8b 81       	ldd	r24, Y+3	; 0x03
   23416:	9c 81       	ldd	r25, Y+4	; 0x04
   23418:	fc 01       	movw	r30, r24
   2341a:	82 81       	ldd	r24, Z+2	; 0x02
   2341c:	93 81       	ldd	r25, Z+3	; 0x03
   2341e:	fc 01       	movw	r30, r24
   23420:	19 95       	eicall
	return true;
   23422:	81 e0       	ldi	r24, 0x01	; 1
}
   23424:	25 96       	adiw	r28, 0x05	; 5
   23426:	cd bf       	out	0x3d, r28	; 61
   23428:	de bf       	out	0x3e, r29	; 62
   2342a:	df 91       	pop	r29
   2342c:	cf 91       	pop	r28
   2342e:	08 95       	ret

00023430 <udc_iface_enable>:
 * \param setting_num   Setting number to enable
 *
 * \return 1 if it is done or 0 if interface is not found
 */
static bool udc_iface_enable(uint8_t iface_num, uint8_t setting_num)
{
   23430:	cf 93       	push	r28
   23432:	df 93       	push	r29
   23434:	00 d0       	rcall	.+0      	; 0x23436 <udc_iface_enable+0x6>
   23436:	1f 92       	push	r1
   23438:	cd b7       	in	r28, 0x3d	; 61
   2343a:	de b7       	in	r29, 0x3e	; 62
   2343c:	8b 83       	std	Y+3, r24	; 0x03
   2343e:	6c 83       	std	Y+4, r22	; 0x04
	// Select the interface descriptor
	if (!udc_update_iface_desc(iface_num, setting_num)) {
   23440:	6c 81       	ldd	r22, Y+4	; 0x04
   23442:	8b 81       	ldd	r24, Y+3	; 0x03
   23444:	30 df       	rcall	.-416    	; 0x232a6 <udc_update_iface_desc>
   23446:	98 2f       	mov	r25, r24
   23448:	81 e0       	ldi	r24, 0x01	; 1
   2344a:	89 27       	eor	r24, r25
   2344c:	88 23       	and	r24, r24
   2344e:	11 f0       	breq	.+4      	; 0x23454 <udc_iface_enable+0x24>
		return false;
   23450:	80 e0       	ldi	r24, 0x00	; 0
   23452:	3e c0       	rjmp	.+124    	; 0x234d0 <udc_iface_enable+0xa0>

#if (0!=USB_DEVICE_MAX_EP)
	usb_ep_desc_t UDC_DESC_STORAGE *ep_desc;

	// Start at the beginning of the global interface descriptor
	ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *) udc_ptr_iface;
   23454:	80 91 82 32 	lds	r24, 0x3282	; 0x803282 <udc_ptr_iface>
   23458:	90 91 83 32 	lds	r25, 0x3283	; 0x803283 <udc_ptr_iface+0x1>
   2345c:	89 83       	std	Y+1, r24	; 0x01
   2345e:	9a 83       	std	Y+2, r25	; 0x02
	while (1) {
		// Search Endpoint descriptor included in the global interface descriptor
		ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *)
   23460:	89 81       	ldd	r24, Y+1	; 0x01
   23462:	9a 81       	ldd	r25, Y+2	; 0x02
   23464:	65 e0       	ldi	r22, 0x05	; 5
   23466:	d8 de       	rcall	.-592    	; 0x23218 <udc_next_desc_in_iface>
   23468:	89 83       	std	Y+1, r24	; 0x01
   2346a:	9a 83       	std	Y+2, r25	; 0x02
				udc_next_desc_in_iface((UDC_DESC_STORAGE
						usb_conf_desc_t *) ep_desc,
				USB_DT_ENDPOINT);
		if (NULL == ep_desc)
   2346c:	89 81       	ldd	r24, Y+1	; 0x01
   2346e:	9a 81       	ldd	r25, Y+2	; 0x02
   23470:	89 2b       	or	r24, r25
   23472:	b9 f0       	breq	.+46     	; 0x234a2 <udc_iface_enable+0x72>
			break;
		// Alloc the endpoint used by the interface
		if (!udd_ep_alloc(ep_desc->bEndpointAddress,
   23474:	89 81       	ldd	r24, Y+1	; 0x01
   23476:	9a 81       	ldd	r25, Y+2	; 0x02
   23478:	fc 01       	movw	r30, r24
   2347a:	24 81       	ldd	r18, Z+4	; 0x04
   2347c:	35 81       	ldd	r19, Z+5	; 0x05
   2347e:	89 81       	ldd	r24, Y+1	; 0x01
   23480:	9a 81       	ldd	r25, Y+2	; 0x02
   23482:	fc 01       	movw	r30, r24
   23484:	63 81       	ldd	r22, Z+3	; 0x03
   23486:	89 81       	ldd	r24, Y+1	; 0x01
   23488:	9a 81       	ldd	r25, Y+2	; 0x02
   2348a:	fc 01       	movw	r30, r24
   2348c:	82 81       	ldd	r24, Z+2	; 0x02
   2348e:	a9 01       	movw	r20, r18
   23490:	0e 94 32 ba 	call	0x17464	; 0x17464 <udd_ep_alloc>
   23494:	98 2f       	mov	r25, r24
   23496:	81 e0       	ldi	r24, 0x01	; 1
   23498:	89 27       	eor	r24, r25
   2349a:	88 23       	and	r24, r24
   2349c:	09 f3       	breq	.-62     	; 0x23460 <udc_iface_enable+0x30>
				ep_desc->bmAttributes,
				le16_to_cpu
				(ep_desc->wMaxPacketSize))) {
			return false;
   2349e:	80 e0       	ldi	r24, 0x00	; 0
   234a0:	17 c0       	rjmp	.+46     	; 0x234d0 <udc_iface_enable+0xa0>
		ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *)
				udc_next_desc_in_iface((UDC_DESC_STORAGE
						usb_conf_desc_t *) ep_desc,
				USB_DT_ENDPOINT);
		if (NULL == ep_desc)
			break;
   234a2:	00 00       	nop
			return false;
		}
	}
#endif
	// Enable the interface
	return udc_ptr_conf->udi_apis[iface_num]->enable();
   234a4:	80 91 80 32 	lds	r24, 0x3280	; 0x803280 <udc_ptr_conf>
   234a8:	90 91 81 32 	lds	r25, 0x3281	; 0x803281 <udc_ptr_conf+0x1>
   234ac:	fc 01       	movw	r30, r24
   234ae:	22 81       	ldd	r18, Z+2	; 0x02
   234b0:	33 81       	ldd	r19, Z+3	; 0x03
   234b2:	8b 81       	ldd	r24, Y+3	; 0x03
   234b4:	88 2f       	mov	r24, r24
   234b6:	90 e0       	ldi	r25, 0x00	; 0
   234b8:	88 0f       	add	r24, r24
   234ba:	99 1f       	adc	r25, r25
   234bc:	82 0f       	add	r24, r18
   234be:	93 1f       	adc	r25, r19
   234c0:	fc 01       	movw	r30, r24
   234c2:	80 81       	ld	r24, Z
   234c4:	91 81       	ldd	r25, Z+1	; 0x01
   234c6:	fc 01       	movw	r30, r24
   234c8:	80 81       	ld	r24, Z
   234ca:	91 81       	ldd	r25, Z+1	; 0x01
   234cc:	fc 01       	movw	r30, r24
   234ce:	19 95       	eicall
}
   234d0:	24 96       	adiw	r28, 0x04	; 4
   234d2:	cd bf       	out	0x3d, r28	; 61
   234d4:	de bf       	out	0x3e, r29	; 62
   234d6:	df 91       	pop	r29
   234d8:	cf 91       	pop	r28
   234da:	08 95       	ret

000234dc <udc_start>:

/*! \brief Start the USB Device stack
 */
void udc_start(void)
{
   234dc:	cf 93       	push	r28
   234de:	df 93       	push	r29
   234e0:	cd b7       	in	r28, 0x3d	; 61
   234e2:	de b7       	in	r29, 0x3e	; 62
	udd_enable();
   234e4:	0e 94 de b8 	call	0x171bc	; 0x171bc <udd_enable>
}
   234e8:	00 00       	nop
   234ea:	df 91       	pop	r29
   234ec:	cf 91       	pop	r28
   234ee:	08 95       	ret

000234f0 <udc_stop>:

/*! \brief Stop the USB Device stack
 */
void udc_stop(void)
{
   234f0:	cf 93       	push	r28
   234f2:	df 93       	push	r29
   234f4:	cd b7       	in	r28, 0x3d	; 61
   234f6:	de b7       	in	r29, 0x3e	; 62
	udd_disable();
   234f8:	0e 94 72 b9 	call	0x172e4	; 0x172e4 <udd_disable>
	udc_reset();
}
   234fc:	04 d0       	rcall	.+8      	; 0x23506 <udc_reset>
   234fe:	00 00       	nop
   23500:	df 91       	pop	r29
   23502:	cf 91       	pop	r28
   23504:	08 95       	ret

00023506 <udc_reset>:
/**
 * \brief Reset the current configuration of the USB device,
 * This routines can be called by UDD when a RESET on the USB line occurs.
 */
void udc_reset(void)
{
   23506:	cf 93       	push	r28
   23508:	df 93       	push	r29
   2350a:	1f 92       	push	r1
   2350c:	cd b7       	in	r28, 0x3d	; 61
   2350e:	de b7       	in	r29, 0x3e	; 62
	uint8_t iface_num;

	if (udc_num_configuration) {
   23510:	80 91 7e 32 	lds	r24, 0x327E	; 0x80327e <udc_num_configuration>
   23514:	88 23       	and	r24, r24
   23516:	99 f0       	breq	.+38     	; 0x2353e <udc_reset+0x38>
		for (iface_num = 0;
   23518:	19 82       	std	Y+1, r1	; 0x01
   2351a:	05 c0       	rjmp	.+10     	; 0x23526 <udc_reset+0x20>
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
			udc_iface_disable(iface_num);
   2351c:	89 81       	ldd	r24, Y+1	; 0x01
   2351e:	2c df       	rcall	.-424    	; 0x23378 <udc_iface_disable>
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
   23520:	89 81       	ldd	r24, Y+1	; 0x01
   23522:	8f 5f       	subi	r24, 0xFF	; 255
   23524:	89 83       	std	Y+1, r24	; 0x01
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
   23526:	80 91 80 32 	lds	r24, 0x3280	; 0x803280 <udc_ptr_conf>
   2352a:	90 91 81 32 	lds	r25, 0x3281	; 0x803281 <udc_ptr_conf+0x1>
   2352e:	fc 01       	movw	r30, r24
   23530:	80 81       	ld	r24, Z
   23532:	91 81       	ldd	r25, Z+1	; 0x01
   23534:	fc 01       	movw	r30, r24
   23536:	94 81       	ldd	r25, Z+4	; 0x04
void udc_reset(void)
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
   23538:	89 81       	ldd	r24, Y+1	; 0x01
   2353a:	89 17       	cp	r24, r25
   2353c:	78 f3       	brcs	.-34     	; 0x2351c <udc_reset+0x16>
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
			udc_iface_disable(iface_num);
		}
	}
	udc_num_configuration = 0;
   2353e:	10 92 7e 32 	sts	0x327E, r1	; 0x80327e <udc_num_configuration>
#if (USB_CONFIG_ATTR_REMOTE_WAKEUP \
	== (USB_DEVICE_ATTR & USB_CONFIG_ATTR_REMOTE_WAKEUP))
	if (CPU_TO_LE16(USB_DEV_STATUS_REMOTEWAKEUP) & udc_device_status) {
   23542:	80 91 7a 32 	lds	r24, 0x327A	; 0x80327a <udc_device_status>
   23546:	90 91 7b 32 	lds	r25, 0x327B	; 0x80327b <udc_device_status+0x1>
   2354a:	82 70       	andi	r24, 0x02	; 2
   2354c:	99 27       	eor	r25, r25
   2354e:	89 2b       	or	r24, r25
   23550:	11 f0       	breq	.+4      	; 0x23556 <udc_reset+0x50>
		// Remote wakeup is enabled then disable it
		UDC_REMOTEWAKEUP_DISABLE();
   23552:	0e 94 b2 3c 	call	0x7964	; 0x7964 <usb_callback_remotewakeup_disable>
	}
#endif
	udc_device_status =
   23556:	10 92 7a 32 	sts	0x327A, r1	; 0x80327a <udc_device_status>
   2355a:	10 92 7b 32 	sts	0x327B, r1	; 0x80327b <udc_device_status+0x1>
#if (USB_DEVICE_ATTR & USB_CONFIG_ATTR_SELF_POWERED)
			CPU_TO_LE16(USB_DEV_STATUS_SELF_POWERED);
#else
			CPU_TO_LE16(USB_DEV_STATUS_BUS_POWERED);
#endif
}
   2355e:	00 00       	nop
   23560:	0f 90       	pop	r0
   23562:	df 91       	pop	r29
   23564:	cf 91       	pop	r28
   23566:	08 95       	ret

00023568 <udc_sof_notify>:

void udc_sof_notify(void)
{
   23568:	cf 93       	push	r28
   2356a:	df 93       	push	r29
   2356c:	1f 92       	push	r1
   2356e:	cd b7       	in	r28, 0x3d	; 61
   23570:	de b7       	in	r29, 0x3e	; 62
	uint8_t iface_num;

	if (udc_num_configuration) {
   23572:	80 91 7e 32 	lds	r24, 0x327E	; 0x80327e <udc_num_configuration>
   23576:	88 23       	and	r24, r24
   23578:	e9 f1       	breq	.+122    	; 0x235f4 <udc_sof_notify+0x8c>
		for (iface_num = 0;
   2357a:	19 82       	std	Y+1, r1	; 0x01
   2357c:	2f c0       	rjmp	.+94     	; 0x235dc <udc_sof_notify+0x74>
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
			if (udc_ptr_conf->udi_apis[iface_num]->sof_notify != NULL) {
   2357e:	80 91 80 32 	lds	r24, 0x3280	; 0x803280 <udc_ptr_conf>
   23582:	90 91 81 32 	lds	r25, 0x3281	; 0x803281 <udc_ptr_conf+0x1>
   23586:	fc 01       	movw	r30, r24
   23588:	22 81       	ldd	r18, Z+2	; 0x02
   2358a:	33 81       	ldd	r19, Z+3	; 0x03
   2358c:	89 81       	ldd	r24, Y+1	; 0x01
   2358e:	88 2f       	mov	r24, r24
   23590:	90 e0       	ldi	r25, 0x00	; 0
   23592:	88 0f       	add	r24, r24
   23594:	99 1f       	adc	r25, r25
   23596:	82 0f       	add	r24, r18
   23598:	93 1f       	adc	r25, r19
   2359a:	fc 01       	movw	r30, r24
   2359c:	80 81       	ld	r24, Z
   2359e:	91 81       	ldd	r25, Z+1	; 0x01
   235a0:	fc 01       	movw	r30, r24
   235a2:	80 85       	ldd	r24, Z+8	; 0x08
   235a4:	91 85       	ldd	r25, Z+9	; 0x09
   235a6:	89 2b       	or	r24, r25
   235a8:	b1 f0       	breq	.+44     	; 0x235d6 <udc_sof_notify+0x6e>
				udc_ptr_conf->udi_apis[iface_num]->sof_notify();
   235aa:	80 91 80 32 	lds	r24, 0x3280	; 0x803280 <udc_ptr_conf>
   235ae:	90 91 81 32 	lds	r25, 0x3281	; 0x803281 <udc_ptr_conf+0x1>
   235b2:	fc 01       	movw	r30, r24
   235b4:	22 81       	ldd	r18, Z+2	; 0x02
   235b6:	33 81       	ldd	r19, Z+3	; 0x03
   235b8:	89 81       	ldd	r24, Y+1	; 0x01
   235ba:	88 2f       	mov	r24, r24
   235bc:	90 e0       	ldi	r25, 0x00	; 0
   235be:	88 0f       	add	r24, r24
   235c0:	99 1f       	adc	r25, r25
   235c2:	82 0f       	add	r24, r18
   235c4:	93 1f       	adc	r25, r19
   235c6:	fc 01       	movw	r30, r24
   235c8:	80 81       	ld	r24, Z
   235ca:	91 81       	ldd	r25, Z+1	; 0x01
   235cc:	fc 01       	movw	r30, r24
   235ce:	80 85       	ldd	r24, Z+8	; 0x08
   235d0:	91 85       	ldd	r25, Z+9	; 0x09
   235d2:	fc 01       	movw	r30, r24
   235d4:	19 95       	eicall
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
   235d6:	89 81       	ldd	r24, Y+1	; 0x01
   235d8:	8f 5f       	subi	r24, 0xFF	; 255
   235da:	89 83       	std	Y+1, r24	; 0x01
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
   235dc:	80 91 80 32 	lds	r24, 0x3280	; 0x803280 <udc_ptr_conf>
   235e0:	90 91 81 32 	lds	r25, 0x3281	; 0x803281 <udc_ptr_conf+0x1>
   235e4:	fc 01       	movw	r30, r24
   235e6:	80 81       	ld	r24, Z
   235e8:	91 81       	ldd	r25, Z+1	; 0x01
   235ea:	fc 01       	movw	r30, r24
   235ec:	94 81       	ldd	r25, Z+4	; 0x04
void udc_sof_notify(void)
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
   235ee:	89 81       	ldd	r24, Y+1	; 0x01
   235f0:	89 17       	cp	r24, r25
   235f2:	28 f2       	brcs	.-118    	; 0x2357e <udc_sof_notify+0x16>
			if (udc_ptr_conf->udi_apis[iface_num]->sof_notify != NULL) {
				udc_ptr_conf->udi_apis[iface_num]->sof_notify();
			}
		}
	}
}
   235f4:	00 00       	nop
   235f6:	0f 90       	pop	r0
   235f8:	df 91       	pop	r29
   235fa:	cf 91       	pop	r28
   235fc:	08 95       	ret

000235fe <udc_req_std_dev_get_status>:
 * \brief Standard device request to get device status
 *
 * \return true if success
 */
static bool udc_req_std_dev_get_status(void)
{
   235fe:	cf 93       	push	r28
   23600:	df 93       	push	r29
   23602:	cd b7       	in	r28, 0x3d	; 61
   23604:	de b7       	in	r29, 0x3e	; 62
	if (udd_g_ctrlreq.req.wLength != sizeof(udc_device_status)) {
   23606:	80 91 9b 32 	lds	r24, 0x329B	; 0x80329b <udd_g_ctrlreq+0x6>
   2360a:	90 91 9c 32 	lds	r25, 0x329C	; 0x80329c <udd_g_ctrlreq+0x7>
   2360e:	02 97       	sbiw	r24, 0x02	; 2
   23610:	11 f0       	breq	.+4      	; 0x23616 <udc_req_std_dev_get_status+0x18>
		return false;
   23612:	80 e0       	ldi	r24, 0x00	; 0
   23614:	07 c0       	rjmp	.+14     	; 0x23624 <udc_req_std_dev_get_status+0x26>
	}

	udd_set_setup_payload( (uint8_t *) & udc_device_status,
   23616:	62 e0       	ldi	r22, 0x02	; 2
   23618:	70 e0       	ldi	r23, 0x00	; 0
   2361a:	8a e7       	ldi	r24, 0x7A	; 122
   2361c:	92 e3       	ldi	r25, 0x32	; 50
   2361e:	0e 94 15 ba 	call	0x1742a	; 0x1742a <udd_set_setup_payload>
			sizeof(udc_device_status));
	return true;
   23622:	81 e0       	ldi	r24, 0x01	; 1
}
   23624:	df 91       	pop	r29
   23626:	cf 91       	pop	r28
   23628:	08 95       	ret

0002362a <udc_req_std_ep_get_status>:
 * \brief Standard endpoint request to get endpoint status
 *
 * \return true if success
 */
static bool udc_req_std_ep_get_status(void)
{
   2362a:	cf 93       	push	r28
   2362c:	df 93       	push	r29
   2362e:	cd b7       	in	r28, 0x3d	; 61
   23630:	de b7       	in	r29, 0x3e	; 62
	static le16_t udc_ep_status;

	if (udd_g_ctrlreq.req.wLength != sizeof(udc_ep_status)) {
   23632:	80 91 9b 32 	lds	r24, 0x329B	; 0x80329b <udd_g_ctrlreq+0x6>
   23636:	90 91 9c 32 	lds	r25, 0x329C	; 0x80329c <udd_g_ctrlreq+0x7>
   2363a:	02 97       	sbiw	r24, 0x02	; 2
   2363c:	11 f0       	breq	.+4      	; 0x23642 <udc_req_std_ep_get_status+0x18>
		return false;
   2363e:	80 e0       	ldi	r24, 0x00	; 0
   23640:	13 c0       	rjmp	.+38     	; 0x23668 <udc_req_std_ep_get_status+0x3e>
	}

	udc_ep_status = udd_ep_is_halted(udd_g_ctrlreq.req.
   23642:	80 91 99 32 	lds	r24, 0x3299	; 0x803299 <udd_g_ctrlreq+0x4>
   23646:	90 91 9a 32 	lds	r25, 0x329A	; 0x80329a <udd_g_ctrlreq+0x5>
   2364a:	0e 94 91 ba 	call	0x17522	; 0x17522 <udd_ep_is_halted>
   2364e:	88 2f       	mov	r24, r24
   23650:	90 e0       	ldi	r25, 0x00	; 0
   23652:	80 93 84 32 	sts	0x3284, r24	; 0x803284 <udc_ep_status.4757>
   23656:	90 93 85 32 	sts	0x3285, r25	; 0x803285 <udc_ep_status.4757+0x1>
			wIndex & 0xFF) ? CPU_TO_LE16(USB_EP_STATUS_HALTED) : 0;

	udd_set_setup_payload( (uint8_t *) & udc_ep_status,
   2365a:	62 e0       	ldi	r22, 0x02	; 2
   2365c:	70 e0       	ldi	r23, 0x00	; 0
   2365e:	84 e8       	ldi	r24, 0x84	; 132
   23660:	92 e3       	ldi	r25, 0x32	; 50
   23662:	0e 94 15 ba 	call	0x1742a	; 0x1742a <udd_set_setup_payload>
			sizeof(udc_ep_status));
	return true;
   23666:	81 e0       	ldi	r24, 0x01	; 1
}
   23668:	df 91       	pop	r29
   2366a:	cf 91       	pop	r28
   2366c:	08 95       	ret

0002366e <udc_req_std_dev_clear_feature>:
 * \brief Standard device request to change device status
 *
 * \return true if success
 */
static bool udc_req_std_dev_clear_feature(void)
{
   2366e:	cf 93       	push	r28
   23670:	df 93       	push	r29
   23672:	cd b7       	in	r28, 0x3d	; 61
   23674:	de b7       	in	r29, 0x3e	; 62
	if (udd_g_ctrlreq.req.wLength) {
   23676:	80 91 9b 32 	lds	r24, 0x329B	; 0x80329b <udd_g_ctrlreq+0x6>
   2367a:	90 91 9c 32 	lds	r25, 0x329C	; 0x80329c <udd_g_ctrlreq+0x7>
   2367e:	89 2b       	or	r24, r25
   23680:	11 f0       	breq	.+4      	; 0x23686 <udc_req_std_dev_clear_feature+0x18>
		return false;
   23682:	80 e0       	ldi	r24, 0x00	; 0
   23684:	14 c0       	rjmp	.+40     	; 0x236ae <udc_req_std_dev_clear_feature+0x40>
	}

	if (udd_g_ctrlreq.req.wValue == USB_DEV_FEATURE_REMOTE_WAKEUP) {
   23686:	80 91 97 32 	lds	r24, 0x3297	; 0x803297 <udd_g_ctrlreq+0x2>
   2368a:	90 91 98 32 	lds	r25, 0x3298	; 0x803298 <udd_g_ctrlreq+0x3>
   2368e:	01 97       	sbiw	r24, 0x01	; 1
   23690:	69 f4       	brne	.+26     	; 0x236ac <udc_req_std_dev_clear_feature+0x3e>
		udc_device_status &= CPU_TO_LE16(~(uint32_t)USB_DEV_STATUS_REMOTEWAKEUP);
   23692:	80 91 7a 32 	lds	r24, 0x327A	; 0x80327a <udc_device_status>
   23696:	90 91 7b 32 	lds	r25, 0x327B	; 0x80327b <udc_device_status+0x1>
   2369a:	8d 7f       	andi	r24, 0xFD	; 253
   2369c:	80 93 7a 32 	sts	0x327A, r24	; 0x80327a <udc_device_status>
   236a0:	90 93 7b 32 	sts	0x327B, r25	; 0x80327b <udc_device_status+0x1>
#if (USB_CONFIG_ATTR_REMOTE_WAKEUP \
	== (USB_DEVICE_ATTR & USB_CONFIG_ATTR_REMOTE_WAKEUP))
		UDC_REMOTEWAKEUP_DISABLE();
   236a4:	0e 94 b2 3c 	call	0x7964	; 0x7964 <usb_callback_remotewakeup_disable>
#endif
		return true;
   236a8:	81 e0       	ldi	r24, 0x01	; 1
   236aa:	01 c0       	rjmp	.+2      	; 0x236ae <udc_req_std_dev_clear_feature+0x40>
	}
	return false;
   236ac:	80 e0       	ldi	r24, 0x00	; 0
}
   236ae:	df 91       	pop	r29
   236b0:	cf 91       	pop	r28
   236b2:	08 95       	ret

000236b4 <udc_req_std_ep_clear_feature>:
 * \brief Standard endpoint request to clear endpoint feature
 *
 * \return true if success
 */
static bool udc_req_std_ep_clear_feature(void)
{
   236b4:	cf 93       	push	r28
   236b6:	df 93       	push	r29
   236b8:	cd b7       	in	r28, 0x3d	; 61
   236ba:	de b7       	in	r29, 0x3e	; 62
	if (udd_g_ctrlreq.req.wLength) {
   236bc:	80 91 9b 32 	lds	r24, 0x329B	; 0x80329b <udd_g_ctrlreq+0x6>
   236c0:	90 91 9c 32 	lds	r25, 0x329C	; 0x80329c <udd_g_ctrlreq+0x7>
   236c4:	89 2b       	or	r24, r25
   236c6:	11 f0       	breq	.+4      	; 0x236cc <udc_req_std_ep_clear_feature+0x18>
		return false;
   236c8:	80 e0       	ldi	r24, 0x00	; 0
   236ca:	0e c0       	rjmp	.+28     	; 0x236e8 <udc_req_std_ep_clear_feature+0x34>
	}

	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
   236cc:	80 91 97 32 	lds	r24, 0x3297	; 0x803297 <udd_g_ctrlreq+0x2>
   236d0:	90 91 98 32 	lds	r25, 0x3298	; 0x803298 <udd_g_ctrlreq+0x3>
   236d4:	89 2b       	or	r24, r25
   236d6:	39 f4       	brne	.+14     	; 0x236e6 <udc_req_std_ep_clear_feature+0x32>
		return udd_ep_clear_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
   236d8:	80 91 99 32 	lds	r24, 0x3299	; 0x803299 <udd_g_ctrlreq+0x4>
   236dc:	90 91 9a 32 	lds	r25, 0x329A	; 0x80329a <udd_g_ctrlreq+0x5>
   236e0:	0e 94 cb ba 	call	0x17596	; 0x17596 <udd_ep_clear_halt>
   236e4:	01 c0       	rjmp	.+2      	; 0x236e8 <udc_req_std_ep_clear_feature+0x34>
	}
	return false;
   236e6:	80 e0       	ldi	r24, 0x00	; 0
}
   236e8:	df 91       	pop	r29
   236ea:	cf 91       	pop	r28
   236ec:	08 95       	ret

000236ee <udc_req_std_dev_set_feature>:
 * \brief Standard device request to set a feature
 *
 * \return true if success
 */
static bool udc_req_std_dev_set_feature(void)
{
   236ee:	cf 93       	push	r28
   236f0:	df 93       	push	r29
   236f2:	cd b7       	in	r28, 0x3d	; 61
   236f4:	de b7       	in	r29, 0x3e	; 62
	if (udd_g_ctrlreq.req.wLength) {
   236f6:	80 91 9b 32 	lds	r24, 0x329B	; 0x80329b <udd_g_ctrlreq+0x6>
   236fa:	90 91 9c 32 	lds	r25, 0x329C	; 0x80329c <udd_g_ctrlreq+0x7>
   236fe:	89 2b       	or	r24, r25
   23700:	11 f0       	breq	.+4      	; 0x23706 <udc_req_std_dev_set_feature+0x18>
		return false;
   23702:	80 e0       	ldi	r24, 0x00	; 0
   23704:	15 c0       	rjmp	.+42     	; 0x23730 <udc_req_std_dev_set_feature+0x42>
	}

	switch (udd_g_ctrlreq.req.wValue) {
   23706:	80 91 97 32 	lds	r24, 0x3297	; 0x803297 <udd_g_ctrlreq+0x2>
   2370a:	90 91 98 32 	lds	r25, 0x3298	; 0x803298 <udd_g_ctrlreq+0x3>
   2370e:	01 97       	sbiw	r24, 0x01	; 1
   23710:	19 f0       	breq	.+6      	; 0x23718 <udc_req_std_dev_set_feature+0x2a>
			break;
		}
		break;
#endif
	default:
		break;
   23712:	00 00       	nop
	}
	return false;
   23714:	80 e0       	ldi	r24, 0x00	; 0
   23716:	0c c0       	rjmp	.+24     	; 0x23730 <udc_req_std_dev_set_feature+0x42>
	switch (udd_g_ctrlreq.req.wValue) {

	case USB_DEV_FEATURE_REMOTE_WAKEUP:
#if (USB_CONFIG_ATTR_REMOTE_WAKEUP \
	== (USB_DEVICE_ATTR & USB_CONFIG_ATTR_REMOTE_WAKEUP))
		udc_device_status |= CPU_TO_LE16(USB_DEV_STATUS_REMOTEWAKEUP);
   23718:	80 91 7a 32 	lds	r24, 0x327A	; 0x80327a <udc_device_status>
   2371c:	90 91 7b 32 	lds	r25, 0x327B	; 0x80327b <udc_device_status+0x1>
   23720:	82 60       	ori	r24, 0x02	; 2
   23722:	80 93 7a 32 	sts	0x327A, r24	; 0x80327a <udc_device_status>
   23726:	90 93 7b 32 	sts	0x327B, r25	; 0x80327b <udc_device_status+0x1>
		UDC_REMOTEWAKEUP_ENABLE();
   2372a:	0e 94 aa 3c 	call	0x7954	; 0x7954 <usb_callback_remotewakeup_enable>
		return true;
   2372e:	81 e0       	ldi	r24, 0x01	; 1
#endif
	default:
		break;
	}
	return false;
}
   23730:	df 91       	pop	r29
   23732:	cf 91       	pop	r28
   23734:	08 95       	ret

00023736 <udc_req_std_ep_set_feature>:
 *
 * \return true if success
 */
#if (0!=USB_DEVICE_MAX_EP)
static bool udc_req_std_ep_set_feature(void)
{
   23736:	cf 93       	push	r28
   23738:	df 93       	push	r29
   2373a:	cd b7       	in	r28, 0x3d	; 61
   2373c:	de b7       	in	r29, 0x3e	; 62
	if (udd_g_ctrlreq.req.wLength) {
   2373e:	80 91 9b 32 	lds	r24, 0x329B	; 0x80329b <udd_g_ctrlreq+0x6>
   23742:	90 91 9c 32 	lds	r25, 0x329C	; 0x80329c <udd_g_ctrlreq+0x7>
   23746:	89 2b       	or	r24, r25
   23748:	11 f0       	breq	.+4      	; 0x2374e <udc_req_std_ep_set_feature+0x18>
		return false;
   2374a:	80 e0       	ldi	r24, 0x00	; 0
   2374c:	14 c0       	rjmp	.+40     	; 0x23776 <udc_req_std_ep_set_feature+0x40>
	}
	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
   2374e:	80 91 97 32 	lds	r24, 0x3297	; 0x803297 <udd_g_ctrlreq+0x2>
   23752:	90 91 98 32 	lds	r25, 0x3298	; 0x803298 <udd_g_ctrlreq+0x3>
   23756:	89 2b       	or	r24, r25
   23758:	69 f4       	brne	.+26     	; 0x23774 <udc_req_std_ep_set_feature+0x3e>
		udd_ep_abort(udd_g_ctrlreq.req.wIndex & 0xFF);
   2375a:	80 91 99 32 	lds	r24, 0x3299	; 0x803299 <udd_g_ctrlreq+0x4>
   2375e:	90 91 9a 32 	lds	r25, 0x329A	; 0x80329a <udd_g_ctrlreq+0x5>
   23762:	0e 94 dc bb 	call	0x177b8	; 0x177b8 <udd_ep_abort>
		return udd_ep_set_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
   23766:	80 91 99 32 	lds	r24, 0x3299	; 0x803299 <udd_g_ctrlreq+0x4>
   2376a:	90 91 9a 32 	lds	r25, 0x329A	; 0x80329a <udd_g_ctrlreq+0x5>
   2376e:	0e 94 ae ba 	call	0x1755c	; 0x1755c <udd_ep_set_halt>
   23772:	01 c0       	rjmp	.+2      	; 0x23776 <udc_req_std_ep_set_feature+0x40>
	}
	return false;
   23774:	80 e0       	ldi	r24, 0x00	; 0
}
   23776:	df 91       	pop	r29
   23778:	cf 91       	pop	r28
   2377a:	08 95       	ret

0002377c <udc_valid_address>:
/**
 * \brief Change the address of device
 * Callback called at the end of request set address
 */
static void udc_valid_address(void)
{
   2377c:	cf 93       	push	r28
   2377e:	df 93       	push	r29
   23780:	cd b7       	in	r28, 0x3d	; 61
   23782:	de b7       	in	r29, 0x3e	; 62
	udd_set_address(udd_g_ctrlreq.req.wValue & 0x7F);
   23784:	80 91 97 32 	lds	r24, 0x3297	; 0x803297 <udd_g_ctrlreq+0x2>
   23788:	90 91 98 32 	lds	r25, 0x3298	; 0x803298 <udd_g_ctrlreq+0x3>
   2378c:	8f 77       	andi	r24, 0x7F	; 127
   2378e:	0e 94 e6 b9 	call	0x173cc	; 0x173cc <udd_set_address>
}
   23792:	00 00       	nop
   23794:	df 91       	pop	r29
   23796:	cf 91       	pop	r28
   23798:	08 95       	ret

0002379a <udc_req_std_dev_set_address>:
 * \brief Standard device request to set device address
 *
 * \return true if success
 */
static bool udc_req_std_dev_set_address(void)
{
   2379a:	cf 93       	push	r28
   2379c:	df 93       	push	r29
   2379e:	cd b7       	in	r28, 0x3d	; 61
   237a0:	de b7       	in	r29, 0x3e	; 62
	if (udd_g_ctrlreq.req.wLength) {
   237a2:	80 91 9b 32 	lds	r24, 0x329B	; 0x80329b <udd_g_ctrlreq+0x6>
   237a6:	90 91 9c 32 	lds	r25, 0x329C	; 0x80329c <udd_g_ctrlreq+0x7>
   237aa:	89 2b       	or	r24, r25
   237ac:	11 f0       	breq	.+4      	; 0x237b2 <udc_req_std_dev_set_address+0x18>
		return false;
   237ae:	80 e0       	ldi	r24, 0x00	; 0
   237b0:	07 c0       	rjmp	.+14     	; 0x237c0 <udc_req_std_dev_set_address+0x26>
	}

	// The address must be changed at the end of setup request after the handshake
	// then we use a callback to change address
	udd_g_ctrlreq.callback = udc_valid_address;
   237b2:	8f e7       	ldi	r24, 0x7F	; 127
   237b4:	91 e0       	ldi	r25, 0x01	; 1
   237b6:	80 93 a1 32 	sts	0x32A1, r24	; 0x8032a1 <udd_g_ctrlreq+0xc>
   237ba:	90 93 a2 32 	sts	0x32A2, r25	; 0x8032a2 <udd_g_ctrlreq+0xd>
	return true;
   237be:	81 e0       	ldi	r24, 0x01	; 1
}
   237c0:	df 91       	pop	r29
   237c2:	cf 91       	pop	r28
   237c4:	08 95       	ret

000237c6 <udc_req_std_dev_get_str_desc>:
 * \brief Standard device request to get device string descriptor
 *
 * \return true if success
 */
static bool udc_req_std_dev_get_str_desc(void)
{
   237c6:	cf 93       	push	r28
   237c8:	df 93       	push	r29
   237ca:	00 d0       	rcall	.+0      	; 0x237cc <udc_req_std_dev_get_str_desc+0x6>
   237cc:	1f 92       	push	r1
   237ce:	cd b7       	in	r28, 0x3d	; 61
   237d0:	de b7       	in	r29, 0x3e	; 62
	uint8_t i;
	const uint8_t *str;
	uint8_t str_length = 0;
   237d2:	1c 82       	std	Y+4, r1	; 0x04

	// Link payload pointer to the string corresponding at request
	switch (udd_g_ctrlreq.req.wValue & 0xff) {
   237d4:	80 91 97 32 	lds	r24, 0x3297	; 0x803297 <udd_g_ctrlreq+0x2>
   237d8:	90 91 98 32 	lds	r25, 0x3298	; 0x803298 <udd_g_ctrlreq+0x3>
   237dc:	99 27       	eor	r25, r25
   237de:	81 30       	cpi	r24, 0x01	; 1
   237e0:	91 05       	cpc	r25, r1
   237e2:	81 f0       	breq	.+32     	; 0x23804 <udc_req_std_dev_get_str_desc+0x3e>
   237e4:	81 30       	cpi	r24, 0x01	; 1
   237e6:	91 05       	cpc	r25, r1
   237e8:	30 f0       	brcs	.+12     	; 0x237f6 <udc_req_std_dev_get_str_desc+0x30>
   237ea:	82 30       	cpi	r24, 0x02	; 2
   237ec:	91 05       	cpc	r25, r1
   237ee:	89 f0       	breq	.+34     	; 0x23812 <udc_req_std_dev_get_str_desc+0x4c>
   237f0:	03 97       	sbiw	r24, 0x03	; 3
   237f2:	b1 f0       	breq	.+44     	; 0x23820 <udc_req_std_dev_get_str_desc+0x5a>
   237f4:	1b c0       	rjmp	.+54     	; 0x2382c <udc_req_std_dev_get_str_desc+0x66>
	case 0:
		udd_set_setup_payload((uint8_t *) &udc_string_desc_languageid,
   237f6:	64 e0       	ldi	r22, 0x04	; 4
   237f8:	70 e0       	ldi	r23, 0x00	; 0
   237fa:	84 ec       	ldi	r24, 0xC4	; 196
   237fc:	90 e2       	ldi	r25, 0x20	; 32
   237fe:	0e 94 15 ba 	call	0x1742a	; 0x1742a <udd_set_setup_payload>
				sizeof(udc_string_desc_languageid));
		break;
   23802:	16 c0       	rjmp	.+44     	; 0x23830 <udc_req_std_dev_get_str_desc+0x6a>

#ifdef USB_DEVICE_MANUFACTURE_NAME
	case 1:
		str_length = USB_DEVICE_MANUFACTURE_NAME_SIZE;
   23804:	80 e1       	ldi	r24, 0x10	; 16
   23806:	8c 83       	std	Y+4, r24	; 0x04
		str = udc_string_manufacturer_name;
   23808:	88 ec       	ldi	r24, 0xC8	; 200
   2380a:	90 e2       	ldi	r25, 0x20	; 32
   2380c:	8a 83       	std	Y+2, r24	; 0x02
   2380e:	9b 83       	std	Y+3, r25	; 0x03
		break;
   23810:	0f c0       	rjmp	.+30     	; 0x23830 <udc_req_std_dev_get_str_desc+0x6a>
#endif
#ifdef USB_DEVICE_PRODUCT_NAME
	case 2:
		str_length = USB_DEVICE_PRODUCT_NAME_SIZE;
   23812:	8c e0       	ldi	r24, 0x0C	; 12
   23814:	8c 83       	std	Y+4, r24	; 0x04
		str = udc_string_product_name;
   23816:	89 ed       	ldi	r24, 0xD9	; 217
   23818:	90 e2       	ldi	r25, 0x20	; 32
   2381a:	8a 83       	std	Y+2, r24	; 0x02
   2381c:	9b 83       	std	Y+3, r25	; 0x03
		break;
   2381e:	08 c0       	rjmp	.+16     	; 0x23830 <udc_req_std_dev_get_str_desc+0x6a>
#endif
#if defined USB_DEVICE_SERIAL_NAME || defined USB_DEVICE_GET_SERIAL_NAME_POINTER
	case 3:
		str_length = USB_DEVICE_SERIAL_NAME_SIZE;
   23820:	81 e0       	ldi	r24, 0x01	; 1
		str = udc_get_string_serial_name();
   23822:	8c 83       	std	Y+4, r24	; 0x04
   23824:	d6 dc       	rcall	.-1620   	; 0x231d2 <udc_get_string_serial_name>
   23826:	8a 83       	std	Y+2, r24	; 0x02
		break;
   23828:	9b 83       	std	Y+3, r25	; 0x03
#ifdef UDC_GET_EXTRA_STRING
		if (UDC_GET_EXTRA_STRING()) {
			break;
		}
#endif
		return false;
   2382a:	02 c0       	rjmp	.+4      	; 0x23830 <udc_req_std_dev_get_str_desc+0x6a>
   2382c:	80 e0       	ldi	r24, 0x00	; 0
	}

	if (str_length) {
   2382e:	33 c0       	rjmp	.+102    	; 0x23896 <udc_req_std_dev_get_str_desc+0xd0>
   23830:	8c 81       	ldd	r24, Y+4	; 0x04
   23832:	88 23       	and	r24, r24
		for(i = 0; i < str_length; i++) {
   23834:	79 f1       	breq	.+94     	; 0x23894 <udc_req_std_dev_get_str_desc+0xce>
   23836:	19 82       	std	Y+1, r1	; 0x01
			udc_string_desc.string[i] = cpu_to_le16((le16_t)str[i]);
   23838:	19 c0       	rjmp	.+50     	; 0x2386c <udc_req_std_dev_get_str_desc+0xa6>
   2383a:	89 81       	ldd	r24, Y+1	; 0x01
   2383c:	88 2f       	mov	r24, r24
   2383e:	90 e0       	ldi	r25, 0x00	; 0
   23840:	29 81       	ldd	r18, Y+1	; 0x01
   23842:	22 2f       	mov	r18, r18
   23844:	30 e0       	ldi	r19, 0x00	; 0
   23846:	4a 81       	ldd	r20, Y+2	; 0x02
   23848:	5b 81       	ldd	r21, Y+3	; 0x03
   2384a:	24 0f       	add	r18, r20
   2384c:	35 1f       	adc	r19, r21
   2384e:	f9 01       	movw	r30, r18
   23850:	20 81       	ld	r18, Z
   23852:	22 2f       	mov	r18, r18
   23854:	30 e0       	ldi	r19, 0x00	; 0
   23856:	01 96       	adiw	r24, 0x01	; 1
   23858:	88 0f       	add	r24, r24
   2385a:	99 1f       	adc	r25, r25
   2385c:	8a 51       	subi	r24, 0x1A	; 26
   2385e:	9f 4d       	sbci	r25, 0xDF	; 223
   23860:	fc 01       	movw	r30, r24
   23862:	20 83       	st	Z, r18
#endif
		return false;
	}

	if (str_length) {
		for(i = 0; i < str_length; i++) {
   23864:	31 83       	std	Z+1, r19	; 0x01
   23866:	89 81       	ldd	r24, Y+1	; 0x01
   23868:	8f 5f       	subi	r24, 0xFF	; 255
   2386a:	89 83       	std	Y+1, r24	; 0x01
   2386c:	99 81       	ldd	r25, Y+1	; 0x01
   2386e:	8c 81       	ldd	r24, Y+4	; 0x04
   23870:	98 17       	cp	r25, r24
			udc_string_desc.string[i] = cpu_to_le16((le16_t)str[i]);
		}

		udc_string_desc.header.bLength = 2 + (str_length) * 2;
   23872:	18 f3       	brcs	.-58     	; 0x2383a <udc_req_std_dev_get_str_desc+0x74>
   23874:	8c 81       	ldd	r24, Y+4	; 0x04
   23876:	88 2f       	mov	r24, r24
   23878:	90 e0       	ldi	r25, 0x00	; 0
   2387a:	01 96       	adiw	r24, 0x01	; 1
   2387c:	88 0f       	add	r24, r24
   2387e:	80 93 e6 20 	sts	0x20E6, r24	; 0x8020e6 <udc_string_desc>
		udd_set_setup_payload(
			(uint8_t *) &udc_string_desc,
			udc_string_desc.header.bLength);
   23882:	80 91 e6 20 	lds	r24, 0x20E6	; 0x8020e6 <udc_string_desc>
		for(i = 0; i < str_length; i++) {
			udc_string_desc.string[i] = cpu_to_le16((le16_t)str[i]);
		}

		udc_string_desc.header.bLength = 2 + (str_length) * 2;
		udd_set_setup_payload(
   23886:	88 2f       	mov	r24, r24
   23888:	90 e0       	ldi	r25, 0x00	; 0
   2388a:	bc 01       	movw	r22, r24
   2388c:	86 ee       	ldi	r24, 0xE6	; 230
   2388e:	90 e2       	ldi	r25, 0x20	; 32
   23890:	0e 94 15 ba 	call	0x1742a	; 0x1742a <udd_set_setup_payload>
			(uint8_t *) &udc_string_desc,
			udc_string_desc.header.bLength);
	}

	return true;
}
   23894:	81 e0       	ldi	r24, 0x01	; 1
   23896:	24 96       	adiw	r28, 0x04	; 4
   23898:	cd bf       	out	0x3d, r28	; 61
   2389a:	de bf       	out	0x3e, r29	; 62
   2389c:	df 91       	pop	r29
   2389e:	cf 91       	pop	r28
   238a0:	08 95       	ret

000238a2 <udc_req_std_dev_get_descriptor>:
 * \brief Standard device request to get descriptors about USB device
 *
 * \return true if success
 */
static bool udc_req_std_dev_get_descriptor(void)
{
   238a2:	cf 93       	push	r28
   238a4:	df 93       	push	r29
   238a6:	1f 92       	push	r1
   238a8:	cd b7       	in	r28, 0x3d	; 61
   238aa:	de b7       	in	r29, 0x3e	; 62
	uint8_t conf_num;

	conf_num = udd_g_ctrlreq.req.wValue & 0xff;
   238ac:	80 91 97 32 	lds	r24, 0x3297	; 0x803297 <udd_g_ctrlreq+0x2>
   238b0:	90 91 98 32 	lds	r25, 0x3298	; 0x803298 <udd_g_ctrlreq+0x3>
   238b4:	89 83       	std	Y+1, r24	; 0x01

	// Check descriptor ID
	switch ((uint8_t) (udd_g_ctrlreq.req.wValue >> 8)) {
   238b6:	80 91 97 32 	lds	r24, 0x3297	; 0x803297 <udd_g_ctrlreq+0x2>
   238ba:	90 91 98 32 	lds	r25, 0x3298	; 0x803298 <udd_g_ctrlreq+0x3>
   238be:	89 2f       	mov	r24, r25
   238c0:	99 27       	eor	r25, r25
   238c2:	82 30       	cpi	r24, 0x02	; 2
   238c4:	91 05       	cpc	r25, r1
   238c6:	f1 f0       	breq	.+60     	; 0x23904 <udc_req_std_dev_get_descriptor+0x62>
   238c8:	83 30       	cpi	r24, 0x03	; 3
   238ca:	91 05       	cpc	r25, r1
   238cc:	1c f4       	brge	.+6      	; 0x238d4 <udc_req_std_dev_get_descriptor+0x32>
   238ce:	01 97       	sbiw	r24, 0x01	; 1
   238d0:	49 f0       	breq	.+18     	; 0x238e4 <udc_req_std_dev_get_descriptor+0x42>
   238d2:	70 c0       	rjmp	.+224    	; 0x239b4 <udc_req_std_dev_get_descriptor+0x112>
   238d4:	83 30       	cpi	r24, 0x03	; 3
   238d6:	91 05       	cpc	r25, r1
   238d8:	09 f4       	brne	.+2      	; 0x238dc <udc_req_std_dev_get_descriptor+0x3a>
   238da:	64 c0       	rjmp	.+200    	; 0x239a4 <udc_req_std_dev_get_descriptor+0x102>
   238dc:	0f 97       	sbiw	r24, 0x0f	; 15
   238de:	09 f4       	brne	.+2      	; 0x238e2 <udc_req_std_dev_get_descriptor+0x40>
   238e0:	4a c0       	rjmp	.+148    	; 0x23976 <udc_req_std_dev_get_descriptor+0xd4>
   238e2:	68 c0       	rjmp	.+208    	; 0x239b4 <udc_req_std_dev_get_descriptor+0x112>
		} else
#endif
		{
			udd_set_setup_payload(
				(uint8_t *) udc_config.confdev_lsfs,
				udc_config.confdev_lsfs->bLength);
   238e4:	80 91 be 20 	lds	r24, 0x20BE	; 0x8020be <udc_config>
   238e8:	90 91 bf 20 	lds	r25, 0x20BF	; 0x8020bf <udc_config+0x1>
   238ec:	fc 01       	movw	r30, r24
   238ee:	80 81       	ld	r24, Z
				(uint8_t *) udc_config.confdev_hs,
				udc_config.confdev_hs->bLength);
		} else
#endif
		{
			udd_set_setup_payload(
   238f0:	28 2f       	mov	r18, r24
   238f2:	30 e0       	ldi	r19, 0x00	; 0
				(uint8_t *) udc_config.confdev_lsfs,
   238f4:	80 91 be 20 	lds	r24, 0x20BE	; 0x8020be <udc_config>
   238f8:	90 91 bf 20 	lds	r25, 0x20BF	; 0x8020bf <udc_config+0x1>
				(uint8_t *) udc_config.confdev_hs,
				udc_config.confdev_hs->bLength);
		} else
#endif
		{
			udd_set_setup_payload(
   238fc:	b9 01       	movw	r22, r18
   238fe:	0e 94 15 ba 	call	0x1742a	; 0x1742a <udd_set_setup_payload>
				(uint8_t *) udc_config.confdev_lsfs,
				udc_config.confdev_lsfs->bLength);
		}
		break;
   23902:	5b c0       	rjmp	.+182    	; 0x239ba <udc_req_std_dev_get_descriptor+0x118>
				le16_to_cpu(udc_config.conf_hs[conf_num].desc->wTotalLength));
		} else
#endif
		{
			// FS descriptor
			if (conf_num >= udc_config.confdev_lsfs->
   23904:	80 91 be 20 	lds	r24, 0x20BE	; 0x8020be <udc_config>
   23908:	90 91 bf 20 	lds	r25, 0x20BF	; 0x8020bf <udc_config+0x1>
   2390c:	fc 01       	movw	r30, r24
   2390e:	91 89       	ldd	r25, Z+17	; 0x11
   23910:	89 81       	ldd	r24, Y+1	; 0x01
   23912:	89 17       	cp	r24, r25
   23914:	10 f0       	brcs	.+4      	; 0x2391a <udc_req_std_dev_get_descriptor+0x78>
					bNumConfigurations) {
				return false;
   23916:	80 e0       	ldi	r24, 0x00	; 0
   23918:	64 c0       	rjmp	.+200    	; 0x239e2 <udc_req_std_dev_get_descriptor+0x140>
			}
			udd_set_setup_payload(
				(uint8_t *)udc_config.conf_lsfs[conf_num].desc,
				le16_to_cpu(udc_config.conf_lsfs[conf_num].desc->wTotalLength));
   2391a:	20 91 c0 20 	lds	r18, 0x20C0	; 0x8020c0 <udc_config+0x2>
   2391e:	30 91 c1 20 	lds	r19, 0x20C1	; 0x8020c1 <udc_config+0x3>
   23922:	89 81       	ldd	r24, Y+1	; 0x01
   23924:	88 2f       	mov	r24, r24
   23926:	90 e0       	ldi	r25, 0x00	; 0
   23928:	88 0f       	add	r24, r24
   2392a:	99 1f       	adc	r25, r25
   2392c:	88 0f       	add	r24, r24
   2392e:	99 1f       	adc	r25, r25
   23930:	82 0f       	add	r24, r18
   23932:	93 1f       	adc	r25, r19
   23934:	fc 01       	movw	r30, r24
   23936:	80 81       	ld	r24, Z
   23938:	91 81       	ldd	r25, Z+1	; 0x01
			// FS descriptor
			if (conf_num >= udc_config.confdev_lsfs->
					bNumConfigurations) {
				return false;
			}
			udd_set_setup_payload(
   2393a:	fc 01       	movw	r30, r24
   2393c:	42 81       	ldd	r20, Z+2	; 0x02
   2393e:	53 81       	ldd	r21, Z+3	; 0x03
				(uint8_t *)udc_config.conf_lsfs[conf_num].desc,
   23940:	20 91 c0 20 	lds	r18, 0x20C0	; 0x8020c0 <udc_config+0x2>
   23944:	30 91 c1 20 	lds	r19, 0x20C1	; 0x8020c1 <udc_config+0x3>
   23948:	89 81       	ldd	r24, Y+1	; 0x01
   2394a:	88 2f       	mov	r24, r24
   2394c:	90 e0       	ldi	r25, 0x00	; 0
   2394e:	88 0f       	add	r24, r24
   23950:	99 1f       	adc	r25, r25
   23952:	88 0f       	add	r24, r24
   23954:	99 1f       	adc	r25, r25
   23956:	82 0f       	add	r24, r18
   23958:	93 1f       	adc	r25, r19
   2395a:	fc 01       	movw	r30, r24
   2395c:	80 81       	ld	r24, Z
   2395e:	91 81       	ldd	r25, Z+1	; 0x01
			// FS descriptor
			if (conf_num >= udc_config.confdev_lsfs->
					bNumConfigurations) {
				return false;
			}
			udd_set_setup_payload(
   23960:	ba 01       	movw	r22, r20
   23962:	0e 94 15 ba 	call	0x1742a	; 0x1742a <udd_set_setup_payload>
				(uint8_t *)udc_config.conf_lsfs[conf_num].desc,
				le16_to_cpu(udc_config.conf_lsfs[conf_num].desc->wTotalLength));
		}
		((usb_conf_desc_t *) udd_g_ctrlreq.payload)->bDescriptorType =
   23966:	80 91 9d 32 	lds	r24, 0x329D	; 0x80329d <udd_g_ctrlreq+0x8>
   2396a:	90 91 9e 32 	lds	r25, 0x329E	; 0x80329e <udd_g_ctrlreq+0x9>
   2396e:	22 e0       	ldi	r18, 0x02	; 2
   23970:	fc 01       	movw	r30, r24
   23972:	21 83       	std	Z+1, r18	; 0x01
				USB_DT_CONFIGURATION;
		break;
   23974:	22 c0       	rjmp	.+68     	; 0x239ba <udc_req_std_dev_get_descriptor+0x118>
		break;
#endif

	case USB_DT_BOS:
		// Device BOS descriptor requested
		if (udc_config.conf_bos == NULL) {
   23976:	80 91 c2 20 	lds	r24, 0x20C2	; 0x8020c2 <udc_config+0x4>
   2397a:	90 91 c3 20 	lds	r25, 0x20C3	; 0x8020c3 <udc_config+0x5>
   2397e:	89 2b       	or	r24, r25
   23980:	11 f4       	brne	.+4      	; 0x23986 <udc_req_std_dev_get_descriptor+0xe4>
			return false;
   23982:	80 e0       	ldi	r24, 0x00	; 0
   23984:	2e c0       	rjmp	.+92     	; 0x239e2 <udc_req_std_dev_get_descriptor+0x140>
		}
		udd_set_setup_payload( (uint8_t *) udc_config.conf_bos,
				udc_config.conf_bos->wTotalLength);
   23986:	80 91 c2 20 	lds	r24, 0x20C2	; 0x8020c2 <udc_config+0x4>
   2398a:	90 91 c3 20 	lds	r25, 0x20C3	; 0x8020c3 <udc_config+0x5>
	case USB_DT_BOS:
		// Device BOS descriptor requested
		if (udc_config.conf_bos == NULL) {
			return false;
		}
		udd_set_setup_payload( (uint8_t *) udc_config.conf_bos,
   2398e:	fc 01       	movw	r30, r24
   23990:	22 81       	ldd	r18, Z+2	; 0x02
   23992:	33 81       	ldd	r19, Z+3	; 0x03
   23994:	80 91 c2 20 	lds	r24, 0x20C2	; 0x8020c2 <udc_config+0x4>
   23998:	90 91 c3 20 	lds	r25, 0x20C3	; 0x8020c3 <udc_config+0x5>
   2399c:	b9 01       	movw	r22, r18
   2399e:	0e 94 15 ba 	call	0x1742a	; 0x1742a <udd_set_setup_payload>
				udc_config.conf_bos->wTotalLength);
		break;

	case USB_DT_STRING:
		// String descriptor requested
		if (!udc_req_std_dev_get_str_desc()) {
   239a2:	0b c0       	rjmp	.+22     	; 0x239ba <udc_req_std_dev_get_descriptor+0x118>
   239a4:	10 df       	rcall	.-480    	; 0x237c6 <udc_req_std_dev_get_str_desc>
   239a6:	98 2f       	mov	r25, r24
   239a8:	81 e0       	ldi	r24, 0x01	; 1
   239aa:	89 27       	eor	r24, r25
   239ac:	88 23       	and	r24, r24
			return false;
   239ae:	21 f0       	breq	.+8      	; 0x239b8 <udc_req_std_dev_get_descriptor+0x116>
   239b0:	80 e0       	ldi	r24, 0x00	; 0
		}
		break;

	default:
		// Unknown descriptor requested
		return false;
   239b2:	17 c0       	rjmp	.+46     	; 0x239e2 <udc_req_std_dev_get_descriptor+0x140>
   239b4:	80 e0       	ldi	r24, 0x00	; 0
	case USB_DT_STRING:
		// String descriptor requested
		if (!udc_req_std_dev_get_str_desc()) {
			return false;
		}
		break;
   239b6:	15 c0       	rjmp	.+42     	; 0x239e2 <udc_req_std_dev_get_descriptor+0x140>
	default:
		// Unknown descriptor requested
		return false;
	}
	// if the descriptor is larger than length requested, then reduce it
	if (udd_g_ctrlreq.req.wLength < udd_g_ctrlreq.payload_size) {
   239b8:	00 00       	nop
   239ba:	20 91 9b 32 	lds	r18, 0x329B	; 0x80329b <udd_g_ctrlreq+0x6>
   239be:	30 91 9c 32 	lds	r19, 0x329C	; 0x80329c <udd_g_ctrlreq+0x7>
   239c2:	80 91 9f 32 	lds	r24, 0x329F	; 0x80329f <udd_g_ctrlreq+0xa>
   239c6:	90 91 a0 32 	lds	r25, 0x32A0	; 0x8032a0 <udd_g_ctrlreq+0xb>
   239ca:	28 17       	cp	r18, r24
   239cc:	39 07       	cpc	r19, r25
		udd_g_ctrlreq.payload_size = udd_g_ctrlreq.req.wLength;
   239ce:	40 f4       	brcc	.+16     	; 0x239e0 <udc_req_std_dev_get_descriptor+0x13e>
   239d0:	80 91 9b 32 	lds	r24, 0x329B	; 0x80329b <udd_g_ctrlreq+0x6>
   239d4:	90 91 9c 32 	lds	r25, 0x329C	; 0x80329c <udd_g_ctrlreq+0x7>
   239d8:	80 93 9f 32 	sts	0x329F, r24	; 0x80329f <udd_g_ctrlreq+0xa>
   239dc:	90 93 a0 32 	sts	0x32A0, r25	; 0x8032a0 <udd_g_ctrlreq+0xb>
	}
	return true;
}
   239e0:	81 e0       	ldi	r24, 0x01	; 1
   239e2:	0f 90       	pop	r0
   239e4:	df 91       	pop	r29
   239e6:	cf 91       	pop	r28
   239e8:	08 95       	ret

000239ea <udc_req_std_dev_get_configuration>:
 * \brief Standard device request to get configuration number
 *
 * \return true if success
 */
static bool udc_req_std_dev_get_configuration(void)
{
   239ea:	cf 93       	push	r28
   239ec:	df 93       	push	r29
   239ee:	cd b7       	in	r28, 0x3d	; 61
   239f0:	de b7       	in	r29, 0x3e	; 62
	if (udd_g_ctrlreq.req.wLength != 1) {
   239f2:	80 91 9b 32 	lds	r24, 0x329B	; 0x80329b <udd_g_ctrlreq+0x6>
   239f6:	90 91 9c 32 	lds	r25, 0x329C	; 0x80329c <udd_g_ctrlreq+0x7>
   239fa:	01 97       	sbiw	r24, 0x01	; 1
   239fc:	11 f0       	breq	.+4      	; 0x23a02 <udc_req_std_dev_get_configuration+0x18>
		return false;
   239fe:	80 e0       	ldi	r24, 0x00	; 0
   23a00:	07 c0       	rjmp	.+14     	; 0x23a10 <udc_req_std_dev_get_configuration+0x26>
	}

	udd_set_setup_payload(&udc_num_configuration,1);
   23a02:	61 e0       	ldi	r22, 0x01	; 1
   23a04:	70 e0       	ldi	r23, 0x00	; 0
   23a06:	8e e7       	ldi	r24, 0x7E	; 126
   23a08:	92 e3       	ldi	r25, 0x32	; 50
   23a0a:	0e 94 15 ba 	call	0x1742a	; 0x1742a <udd_set_setup_payload>
	return true;
   23a0e:	81 e0       	ldi	r24, 0x01	; 1
}
   23a10:	df 91       	pop	r29
   23a12:	cf 91       	pop	r28
   23a14:	08 95       	ret

00023a16 <udc_req_std_dev_set_configuration>:
 * \brief Standard device request to enable a configuration
 *
 * \return true if success
 */
static bool udc_req_std_dev_set_configuration(void)
{
   23a16:	cf 93       	push	r28
   23a18:	df 93       	push	r29
   23a1a:	1f 92       	push	r1
   23a1c:	cd b7       	in	r28, 0x3d	; 61
   23a1e:	de b7       	in	r29, 0x3e	; 62
	uint8_t iface_num;

	// Check request length
	if (udd_g_ctrlreq.req.wLength) {
   23a20:	80 91 9b 32 	lds	r24, 0x329B	; 0x80329b <udd_g_ctrlreq+0x6>
   23a24:	90 91 9c 32 	lds	r25, 0x329C	; 0x80329c <udd_g_ctrlreq+0x7>
   23a28:	89 2b       	or	r24, r25
   23a2a:	11 f0       	breq	.+4      	; 0x23a30 <udc_req_std_dev_set_configuration+0x1a>
		return false;
   23a2c:	80 e0       	ldi	r24, 0x00	; 0
   23a2e:	56 c0       	rjmp	.+172    	; 0x23adc <udc_req_std_dev_set_configuration+0xc6>
	}
	// Authorize configuration only if the address is valid
	if (!udd_getaddress()) {
   23a30:	0e 94 f6 b9 	call	0x173ec	; 0x173ec <udd_getaddress>
   23a34:	88 23       	and	r24, r24
   23a36:	11 f4       	brne	.+4      	; 0x23a3c <udc_req_std_dev_set_configuration+0x26>
		return false;
   23a38:	80 e0       	ldi	r24, 0x00	; 0
   23a3a:	50 c0       	rjmp	.+160    	; 0x23adc <udc_req_std_dev_set_configuration+0xc6>
		}
	} else
#endif
	{
		// FS descriptor
		if ((udd_g_ctrlreq.req.wValue & 0xFF) >
   23a3c:	80 91 97 32 	lds	r24, 0x3297	; 0x803297 <udd_g_ctrlreq+0x2>
   23a40:	90 91 98 32 	lds	r25, 0x3298	; 0x803298 <udd_g_ctrlreq+0x3>
   23a44:	9c 01       	movw	r18, r24
   23a46:	33 27       	eor	r19, r19
				udc_config.confdev_lsfs->bNumConfigurations) {
   23a48:	80 91 be 20 	lds	r24, 0x20BE	; 0x8020be <udc_config>
   23a4c:	90 91 bf 20 	lds	r25, 0x20BF	; 0x8020bf <udc_config+0x1>
   23a50:	fc 01       	movw	r30, r24
   23a52:	81 89       	ldd	r24, Z+17	; 0x11
		}
	} else
#endif
	{
		// FS descriptor
		if ((udd_g_ctrlreq.req.wValue & 0xFF) >
   23a54:	88 2f       	mov	r24, r24
   23a56:	90 e0       	ldi	r25, 0x00	; 0
   23a58:	82 17       	cp	r24, r18
   23a5a:	93 07       	cpc	r25, r19
   23a5c:	10 f4       	brcc	.+4      	; 0x23a62 <udc_req_std_dev_set_configuration+0x4c>
				udc_config.confdev_lsfs->bNumConfigurations) {
			return false;
   23a5e:	80 e0       	ldi	r24, 0x00	; 0
		}
	}

	// Reset current configuration
	udc_reset();
   23a60:	3d c0       	rjmp	.+122    	; 0x23adc <udc_req_std_dev_set_configuration+0xc6>

	// Enable new configuration
	udc_num_configuration = udd_g_ctrlreq.req.wValue & 0xFF;
   23a62:	51 dd       	rcall	.-1374   	; 0x23506 <udc_reset>
   23a64:	80 91 97 32 	lds	r24, 0x3297	; 0x803297 <udd_g_ctrlreq+0x2>
   23a68:	90 91 98 32 	lds	r25, 0x3298	; 0x803298 <udd_g_ctrlreq+0x3>
   23a6c:	80 93 7e 32 	sts	0x327E, r24	; 0x80327e <udc_num_configuration>
	if (udc_num_configuration == 0) {
   23a70:	80 91 7e 32 	lds	r24, 0x327E	; 0x80327e <udc_num_configuration>
   23a74:	88 23       	and	r24, r24
		return true; // Default empty configuration requested
   23a76:	11 f4       	brne	.+4      	; 0x23a7c <udc_req_std_dev_set_configuration+0x66>
   23a78:	81 e0       	ldi	r24, 0x01	; 1
		udc_ptr_conf = &udc_config.conf_hs[udc_num_configuration - 1];
	} else
#endif
	{
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
   23a7a:	30 c0       	rjmp	.+96     	; 0x23adc <udc_req_std_dev_set_configuration+0xc6>
   23a7c:	20 91 c0 20 	lds	r18, 0x20C0	; 0x8020c0 <udc_config+0x2>
   23a80:	30 91 c1 20 	lds	r19, 0x20C1	; 0x8020c1 <udc_config+0x3>
   23a84:	80 91 7e 32 	lds	r24, 0x327E	; 0x80327e <udc_num_configuration>
   23a88:	88 2f       	mov	r24, r24
   23a8a:	90 e0       	ldi	r25, 0x00	; 0
   23a8c:	81 50       	subi	r24, 0x01	; 1
   23a8e:	90 4c       	sbci	r25, 0xC0	; 192
   23a90:	88 0f       	add	r24, r24
   23a92:	99 1f       	adc	r25, r25
   23a94:	88 0f       	add	r24, r24
   23a96:	99 1f       	adc	r25, r25
   23a98:	82 0f       	add	r24, r18
   23a9a:	93 1f       	adc	r25, r19
   23a9c:	80 93 80 32 	sts	0x3280, r24	; 0x803280 <udc_ptr_conf>
   23aa0:	90 93 81 32 	sts	0x3281, r25	; 0x803281 <udc_ptr_conf+0x1>
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
   23aa4:	19 82       	std	Y+1, r1	; 0x01
			iface_num++) {
		if (!udc_iface_enable(iface_num, 0)) {
   23aa6:	0d c0       	rjmp	.+26     	; 0x23ac2 <udc_req_std_dev_set_configuration+0xac>
   23aa8:	60 e0       	ldi	r22, 0x00	; 0
   23aaa:	89 81       	ldd	r24, Y+1	; 0x01
   23aac:	c1 dc       	rcall	.-1662   	; 0x23430 <udc_iface_enable>
   23aae:	98 2f       	mov	r25, r24
   23ab0:	81 e0       	ldi	r24, 0x01	; 1
   23ab2:	89 27       	eor	r24, r25
   23ab4:	88 23       	and	r24, r24
			return false;
   23ab6:	11 f0       	breq	.+4      	; 0x23abc <udc_req_std_dev_set_configuration+0xa6>
   23ab8:	80 e0       	ldi	r24, 0x00	; 0
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
			iface_num++) {
   23aba:	10 c0       	rjmp	.+32     	; 0x23adc <udc_req_std_dev_set_configuration+0xc6>
   23abc:	89 81       	ldd	r24, Y+1	; 0x01
   23abe:	8f 5f       	subi	r24, 0xFF	; 255
	{
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
   23ac0:	89 83       	std	Y+1, r24	; 0x01
   23ac2:	80 91 80 32 	lds	r24, 0x3280	; 0x803280 <udc_ptr_conf>
   23ac6:	90 91 81 32 	lds	r25, 0x3281	; 0x803281 <udc_ptr_conf+0x1>
   23aca:	fc 01       	movw	r30, r24
   23acc:	80 81       	ld	r24, Z
   23ace:	91 81       	ldd	r25, Z+1	; 0x01
   23ad0:	fc 01       	movw	r30, r24
   23ad2:	94 81       	ldd	r25, Z+4	; 0x04
   23ad4:	89 81       	ldd	r24, Y+1	; 0x01
   23ad6:	89 17       	cp	r24, r25
			iface_num++) {
		if (!udc_iface_enable(iface_num, 0)) {
			return false;
		}
	}
	return true;
   23ad8:	38 f3       	brcs	.-50     	; 0x23aa8 <udc_req_std_dev_set_configuration+0x92>
}
   23ada:	81 e0       	ldi	r24, 0x01	; 1
   23adc:	0f 90       	pop	r0
   23ade:	df 91       	pop	r29
   23ae0:	cf 91       	pop	r28
   23ae2:	08 95       	ret

00023ae4 <udc_req_std_iface_get_setting>:
 * to get the alternate setting number of an interface
 *
 * \return true if success
 */
static bool udc_req_std_iface_get_setting(void)
{
   23ae4:	cf 93       	push	r28
   23ae6:	df 93       	push	r29
   23ae8:	00 d0       	rcall	.+0      	; 0x23aea <udc_req_std_iface_get_setting+0x6>
   23aea:	cd b7       	in	r28, 0x3d	; 61
   23aec:	de b7       	in	r29, 0x3e	; 62
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (udd_g_ctrlreq.req.wLength != 1) {
   23aee:	80 91 9b 32 	lds	r24, 0x329B	; 0x80329b <udd_g_ctrlreq+0x6>
   23af2:	90 91 9c 32 	lds	r25, 0x329C	; 0x80329c <udd_g_ctrlreq+0x7>
   23af6:	01 97       	sbiw	r24, 0x01	; 1
   23af8:	11 f0       	breq	.+4      	; 0x23afe <udc_req_std_iface_get_setting+0x1a>
		return false; // Error in request
   23afa:	80 e0       	ldi	r24, 0x00	; 0
   23afc:	46 c0       	rjmp	.+140    	; 0x23b8a <udc_req_std_iface_get_setting+0xa6>
	}
	if (!udc_num_configuration) {
   23afe:	80 91 7e 32 	lds	r24, 0x327E	; 0x80327e <udc_num_configuration>
   23b02:	88 23       	and	r24, r24
   23b04:	11 f4       	brne	.+4      	; 0x23b0a <udc_req_std_iface_get_setting+0x26>
		return false; // The device is not is configured state yet
   23b06:	80 e0       	ldi	r24, 0x00	; 0
   23b08:	40 c0       	rjmp	.+128    	; 0x23b8a <udc_req_std_iface_get_setting+0xa6>
	}

	// Check the interface number included in the request
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
   23b0a:	80 91 99 32 	lds	r24, 0x3299	; 0x803299 <udd_g_ctrlreq+0x4>
   23b0e:	90 91 9a 32 	lds	r25, 0x329A	; 0x80329a <udd_g_ctrlreq+0x5>
   23b12:	89 83       	std	Y+1, r24	; 0x01
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
   23b14:	80 91 80 32 	lds	r24, 0x3280	; 0x803280 <udc_ptr_conf>
   23b18:	90 91 81 32 	lds	r25, 0x3281	; 0x803281 <udc_ptr_conf+0x1>
   23b1c:	fc 01       	movw	r30, r24
   23b1e:	80 81       	ld	r24, Z
   23b20:	91 81       	ldd	r25, Z+1	; 0x01
   23b22:	fc 01       	movw	r30, r24
   23b24:	94 81       	ldd	r25, Z+4	; 0x04
   23b26:	89 81       	ldd	r24, Y+1	; 0x01
   23b28:	89 17       	cp	r24, r25
   23b2a:	10 f0       	brcs	.+4      	; 0x23b30 <udc_req_std_iface_get_setting+0x4c>
		return false;
   23b2c:	80 e0       	ldi	r24, 0x00	; 0
   23b2e:	2d c0       	rjmp	.+90     	; 0x23b8a <udc_req_std_iface_get_setting+0xa6>
	}

	// Select first alternate setting of the interface to update udc_ptr_iface
	// before call iface->getsetting()
	if (!udc_update_iface_desc(iface_num, 0)) {
   23b30:	60 e0       	ldi	r22, 0x00	; 0
   23b32:	89 81       	ldd	r24, Y+1	; 0x01
   23b34:	b8 db       	rcall	.-2192   	; 0x232a6 <udc_update_iface_desc>
   23b36:	98 2f       	mov	r25, r24
   23b38:	81 e0       	ldi	r24, 0x01	; 1
   23b3a:	89 27       	eor	r24, r25
   23b3c:	88 23       	and	r24, r24
   23b3e:	11 f0       	breq	.+4      	; 0x23b44 <udc_req_std_iface_get_setting+0x60>
		return false;
   23b40:	80 e0       	ldi	r24, 0x00	; 0
   23b42:	23 c0       	rjmp	.+70     	; 0x23b8a <udc_req_std_iface_get_setting+0xa6>
	}
	// Get alternate setting from UDI
	udi_api = udc_ptr_conf->udi_apis[iface_num];
   23b44:	80 91 80 32 	lds	r24, 0x3280	; 0x803280 <udc_ptr_conf>
   23b48:	90 91 81 32 	lds	r25, 0x3281	; 0x803281 <udc_ptr_conf+0x1>
   23b4c:	fc 01       	movw	r30, r24
   23b4e:	22 81       	ldd	r18, Z+2	; 0x02
   23b50:	33 81       	ldd	r19, Z+3	; 0x03
   23b52:	89 81       	ldd	r24, Y+1	; 0x01
   23b54:	88 2f       	mov	r24, r24
   23b56:	90 e0       	ldi	r25, 0x00	; 0
   23b58:	88 0f       	add	r24, r24
   23b5a:	99 1f       	adc	r25, r25
   23b5c:	82 0f       	add	r24, r18
   23b5e:	93 1f       	adc	r25, r19
   23b60:	fc 01       	movw	r30, r24
   23b62:	80 81       	ld	r24, Z
   23b64:	91 81       	ldd	r25, Z+1	; 0x01
   23b66:	8a 83       	std	Y+2, r24	; 0x02
   23b68:	9b 83       	std	Y+3, r25	; 0x03
	udc_iface_setting = udi_api->getsetting();
   23b6a:	8a 81       	ldd	r24, Y+2	; 0x02
   23b6c:	9b 81       	ldd	r25, Y+3	; 0x03
   23b6e:	fc 01       	movw	r30, r24
   23b70:	86 81       	ldd	r24, Z+6	; 0x06
   23b72:	97 81       	ldd	r25, Z+7	; 0x07
   23b74:	fc 01       	movw	r30, r24
   23b76:	19 95       	eicall
   23b78:	80 93 7c 32 	sts	0x327C, r24	; 0x80327c <udc_iface_setting>

	// Link value to payload pointer of request
	udd_set_setup_payload(&udc_iface_setting,1);
   23b7c:	61 e0       	ldi	r22, 0x01	; 1
   23b7e:	70 e0       	ldi	r23, 0x00	; 0
   23b80:	8c e7       	ldi	r24, 0x7C	; 124
   23b82:	92 e3       	ldi	r25, 0x32	; 50
   23b84:	0e 94 15 ba 	call	0x1742a	; 0x1742a <udd_set_setup_payload>
	return true;
   23b88:	81 e0       	ldi	r24, 0x01	; 1
}
   23b8a:	23 96       	adiw	r28, 0x03	; 3
   23b8c:	cd bf       	out	0x3d, r28	; 61
   23b8e:	de bf       	out	0x3e, r29	; 62
   23b90:	df 91       	pop	r29
   23b92:	cf 91       	pop	r28
   23b94:	08 95       	ret

00023b96 <udc_req_std_iface_set_setting>:
 * to set an alternate setting of an interface
 *
 * \return true if success
 */
static bool udc_req_std_iface_set_setting(void)
{
   23b96:	cf 93       	push	r28
   23b98:	df 93       	push	r29
   23b9a:	1f 92       	push	r1
   23b9c:	1f 92       	push	r1
   23b9e:	cd b7       	in	r28, 0x3d	; 61
   23ba0:	de b7       	in	r29, 0x3e	; 62
	uint8_t iface_num, setting_num;

	if (udd_g_ctrlreq.req.wLength) {
   23ba2:	80 91 9b 32 	lds	r24, 0x329B	; 0x80329b <udd_g_ctrlreq+0x6>
   23ba6:	90 91 9c 32 	lds	r25, 0x329C	; 0x80329c <udd_g_ctrlreq+0x7>
   23baa:	89 2b       	or	r24, r25
   23bac:	11 f0       	breq	.+4      	; 0x23bb2 <udc_req_std_iface_set_setting+0x1c>
		return false; // Error in request
   23bae:	80 e0       	ldi	r24, 0x00	; 0
   23bb0:	1c c0       	rjmp	.+56     	; 0x23bea <udc_req_std_iface_set_setting+0x54>
	}
	if (!udc_num_configuration) {
   23bb2:	80 91 7e 32 	lds	r24, 0x327E	; 0x80327e <udc_num_configuration>
   23bb6:	88 23       	and	r24, r24
   23bb8:	11 f4       	brne	.+4      	; 0x23bbe <udc_req_std_iface_set_setting+0x28>
		return false; // The device is not is configured state yet
   23bba:	80 e0       	ldi	r24, 0x00	; 0
   23bbc:	16 c0       	rjmp	.+44     	; 0x23bea <udc_req_std_iface_set_setting+0x54>
	}

	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
   23bbe:	80 91 99 32 	lds	r24, 0x3299	; 0x803299 <udd_g_ctrlreq+0x4>
   23bc2:	90 91 9a 32 	lds	r25, 0x329A	; 0x80329a <udd_g_ctrlreq+0x5>
   23bc6:	89 83       	std	Y+1, r24	; 0x01
	setting_num = udd_g_ctrlreq.req.wValue & 0xFF;
   23bc8:	80 91 97 32 	lds	r24, 0x3297	; 0x803297 <udd_g_ctrlreq+0x2>
   23bcc:	90 91 98 32 	lds	r25, 0x3298	; 0x803298 <udd_g_ctrlreq+0x3>
   23bd0:	8a 83       	std	Y+2, r24	; 0x02

	// Disable current setting
	if (!udc_iface_disable(iface_num)) {
   23bd2:	89 81       	ldd	r24, Y+1	; 0x01
   23bd4:	d1 db       	rcall	.-2142   	; 0x23378 <udc_iface_disable>
   23bd6:	98 2f       	mov	r25, r24
   23bd8:	81 e0       	ldi	r24, 0x01	; 1
   23bda:	89 27       	eor	r24, r25
   23bdc:	88 23       	and	r24, r24
   23bde:	11 f0       	breq	.+4      	; 0x23be4 <udc_req_std_iface_set_setting+0x4e>
		return false;
   23be0:	80 e0       	ldi	r24, 0x00	; 0
   23be2:	03 c0       	rjmp	.+6      	; 0x23bea <udc_req_std_iface_set_setting+0x54>
	}

	// Enable new setting
	return udc_iface_enable(iface_num, setting_num);
   23be4:	6a 81       	ldd	r22, Y+2	; 0x02
   23be6:	89 81       	ldd	r24, Y+1	; 0x01
   23be8:	23 dc       	rcall	.-1978   	; 0x23430 <udc_iface_enable>
}
   23bea:	0f 90       	pop	r0
   23bec:	0f 90       	pop	r0
   23bee:	df 91       	pop	r29
   23bf0:	cf 91       	pop	r28
   23bf2:	08 95       	ret

00023bf4 <udc_reqstd>:
 * \brief Main routine to manage the standard USB SETUP request
 *
 * \return true if the request is supported
 */
static bool udc_reqstd(void)
{
   23bf4:	cf 93       	push	r28
   23bf6:	df 93       	push	r29
   23bf8:	cd b7       	in	r28, 0x3d	; 61
   23bfa:	de b7       	in	r29, 0x3e	; 62
	if (Udd_setup_is_in()) {
   23bfc:	80 91 95 32 	lds	r24, 0x3295	; 0x803295 <udd_g_ctrlreq>
   23c00:	88 23       	and	r24, r24
   23c02:	0c f0       	brlt	.+2      	; 0x23c06 <udc_reqstd+0x12>
   23c04:	46 c0       	rjmp	.+140    	; 0x23c92 <udc_reqstd+0x9e>
		// GET Standard Requests
		if (udd_g_ctrlreq.req.wLength == 0) {
   23c06:	80 91 9b 32 	lds	r24, 0x329B	; 0x80329b <udd_g_ctrlreq+0x6>
   23c0a:	90 91 9c 32 	lds	r25, 0x329C	; 0x80329c <udd_g_ctrlreq+0x7>
   23c0e:	89 2b       	or	r24, r25
   23c10:	11 f4       	brne	.+4      	; 0x23c16 <udc_reqstd+0x22>
			return false; // Error for USB host
   23c12:	80 e0       	ldi	r24, 0x00	; 0
   23c14:	8d c0       	rjmp	.+282    	; 0x23d30 <udc_reqstd+0x13c>
		}

		if (USB_REQ_RECIP_DEVICE == Udd_setup_recipient()) {
   23c16:	80 91 95 32 	lds	r24, 0x3295	; 0x803295 <udd_g_ctrlreq>
   23c1a:	88 2f       	mov	r24, r24
   23c1c:	90 e0       	ldi	r25, 0x00	; 0
   23c1e:	8f 71       	andi	r24, 0x1F	; 31
   23c20:	99 27       	eor	r25, r25
   23c22:	89 2b       	or	r24, r25
   23c24:	99 f4       	brne	.+38     	; 0x23c4c <udc_reqstd+0x58>
			// Standard Get Device request
			switch (udd_g_ctrlreq.req.bRequest) {
   23c26:	80 91 96 32 	lds	r24, 0x3296	; 0x803296 <udd_g_ctrlreq+0x1>
   23c2a:	88 2f       	mov	r24, r24
   23c2c:	90 e0       	ldi	r25, 0x00	; 0
   23c2e:	86 30       	cpi	r24, 0x06	; 6
   23c30:	91 05       	cpc	r25, r1
   23c32:	41 f0       	breq	.+16     	; 0x23c44 <udc_reqstd+0x50>
   23c34:	88 30       	cpi	r24, 0x08	; 8
   23c36:	91 05       	cpc	r25, r1
   23c38:	39 f0       	breq	.+14     	; 0x23c48 <udc_reqstd+0x54>
   23c3a:	89 2b       	or	r24, r25
   23c3c:	09 f0       	breq	.+2      	; 0x23c40 <udc_reqstd+0x4c>
			case USB_REQ_GET_STATUS:
				return udc_req_std_dev_get_status();
   23c3e:	06 c0       	rjmp	.+12     	; 0x23c4c <udc_reqstd+0x58>
			case USB_REQ_GET_DESCRIPTOR:
				return udc_req_std_dev_get_descriptor();
   23c40:	de dc       	rcall	.-1604   	; 0x235fe <udc_req_std_dev_get_status>
   23c42:	76 c0       	rjmp	.+236    	; 0x23d30 <udc_reqstd+0x13c>
			case USB_REQ_GET_CONFIGURATION:
				return udc_req_std_dev_get_configuration();
   23c44:	2e de       	rcall	.-932    	; 0x238a2 <udc_req_std_dev_get_descriptor>
   23c46:	74 c0       	rjmp	.+232    	; 0x23d30 <udc_reqstd+0x13c>
   23c48:	d0 de       	rcall	.-608    	; 0x239ea <udc_req_std_dev_get_configuration>
			default:
				break;
			}
		}

		if (USB_REQ_RECIP_INTERFACE == Udd_setup_recipient()) {
   23c4a:	72 c0       	rjmp	.+228    	; 0x23d30 <udc_reqstd+0x13c>
   23c4c:	80 91 95 32 	lds	r24, 0x3295	; 0x803295 <udd_g_ctrlreq>
   23c50:	88 2f       	mov	r24, r24
   23c52:	90 e0       	ldi	r25, 0x00	; 0
   23c54:	8f 71       	andi	r24, 0x1F	; 31
   23c56:	99 27       	eor	r25, r25
   23c58:	01 97       	sbiw	r24, 0x01	; 1
			// Standard Get Interface request
			switch (udd_g_ctrlreq.req.bRequest) {
   23c5a:	49 f4       	brne	.+18     	; 0x23c6e <udc_reqstd+0x7a>
   23c5c:	80 91 96 32 	lds	r24, 0x3296	; 0x803296 <udd_g_ctrlreq+0x1>
   23c60:	88 2f       	mov	r24, r24
   23c62:	90 e0       	ldi	r25, 0x00	; 0
			case USB_REQ_GET_INTERFACE:
				return udc_req_std_iface_get_setting();
			default:
				break;
   23c64:	0a 97       	sbiw	r24, 0x0a	; 10

		if (USB_REQ_RECIP_INTERFACE == Udd_setup_recipient()) {
			// Standard Get Interface request
			switch (udd_g_ctrlreq.req.bRequest) {
			case USB_REQ_GET_INTERFACE:
				return udc_req_std_iface_get_setting();
   23c66:	09 f0       	breq	.+2      	; 0x23c6a <udc_reqstd+0x76>
   23c68:	02 c0       	rjmp	.+4      	; 0x23c6e <udc_reqstd+0x7a>
   23c6a:	3c df       	rcall	.-392    	; 0x23ae4 <udc_req_std_iface_get_setting>
			default:
				break;
			}
		}
#if (0!=USB_DEVICE_MAX_EP)
		if (USB_REQ_RECIP_ENDPOINT == Udd_setup_recipient()) {
   23c6c:	61 c0       	rjmp	.+194    	; 0x23d30 <udc_reqstd+0x13c>
   23c6e:	80 91 95 32 	lds	r24, 0x3295	; 0x803295 <udd_g_ctrlreq>
   23c72:	88 2f       	mov	r24, r24
   23c74:	90 e0       	ldi	r25, 0x00	; 0
   23c76:	8f 71       	andi	r24, 0x1F	; 31
   23c78:	99 27       	eor	r25, r25
   23c7a:	02 97       	sbiw	r24, 0x02	; 2
   23c7c:	09 f0       	breq	.+2      	; 0x23c80 <udc_reqstd+0x8c>
			// Standard Get Endpoint request
			switch (udd_g_ctrlreq.req.bRequest) {
   23c7e:	57 c0       	rjmp	.+174    	; 0x23d2e <udc_reqstd+0x13a>
   23c80:	80 91 96 32 	lds	r24, 0x3296	; 0x803296 <udd_g_ctrlreq+0x1>
   23c84:	88 2f       	mov	r24, r24
   23c86:	90 e0       	ldi	r25, 0x00	; 0
			case USB_REQ_GET_STATUS:
				return udc_req_std_ep_get_status();
			default:
				break;
   23c88:	89 2b       	or	r24, r25
#if (0!=USB_DEVICE_MAX_EP)
		if (USB_REQ_RECIP_ENDPOINT == Udd_setup_recipient()) {
			// Standard Get Endpoint request
			switch (udd_g_ctrlreq.req.bRequest) {
			case USB_REQ_GET_STATUS:
				return udc_req_std_ep_get_status();
   23c8a:	09 f0       	breq	.+2      	; 0x23c8e <udc_reqstd+0x9a>
   23c8c:	50 c0       	rjmp	.+160    	; 0x23d2e <udc_reqstd+0x13a>
   23c8e:	cd dc       	rcall	.-1638   	; 0x2362a <udc_req_std_ep_get_status>
			}
		}
#endif
	} else {
		// SET Standard Requests
		if (USB_REQ_RECIP_DEVICE == Udd_setup_recipient()) {
   23c90:	4f c0       	rjmp	.+158    	; 0x23d30 <udc_reqstd+0x13c>
   23c92:	80 91 95 32 	lds	r24, 0x3295	; 0x803295 <udd_g_ctrlreq>
   23c96:	88 2f       	mov	r24, r24
   23c98:	90 e0       	ldi	r25, 0x00	; 0
   23c9a:	8f 71       	andi	r24, 0x1F	; 31
   23c9c:	99 27       	eor	r25, r25
   23c9e:	89 2b       	or	r24, r25
			// Standard Set Device request
			switch (udd_g_ctrlreq.req.bRequest) {
   23ca0:	f9 f4       	brne	.+62     	; 0x23ce0 <udc_reqstd+0xec>
   23ca2:	80 91 96 32 	lds	r24, 0x3296	; 0x803296 <udd_g_ctrlreq+0x1>
   23ca6:	88 2f       	mov	r24, r24
   23ca8:	90 e0       	ldi	r25, 0x00	; 0
   23caa:	85 30       	cpi	r24, 0x05	; 5
   23cac:	91 05       	cpc	r25, r1
   23cae:	79 f0       	breq	.+30     	; 0x23cce <udc_reqstd+0xda>
   23cb0:	86 30       	cpi	r24, 0x06	; 6
   23cb2:	91 05       	cpc	r25, r1
   23cb4:	34 f4       	brge	.+12     	; 0x23cc2 <udc_reqstd+0xce>
   23cb6:	81 30       	cpi	r24, 0x01	; 1
   23cb8:	91 05       	cpc	r25, r1
   23cba:	59 f0       	breq	.+22     	; 0x23cd2 <udc_reqstd+0xde>
   23cbc:	03 97       	sbiw	r24, 0x03	; 3
				return udc_req_std_dev_set_configuration();
			case USB_REQ_SET_DESCRIPTOR:
				/* Not supported (defined as optional by the USB 2.0 spec) */
				break;
			default:
				break;
   23cbe:	59 f0       	breq	.+22     	; 0x23cd6 <udc_reqstd+0xe2>
#endif
	} else {
		// SET Standard Requests
		if (USB_REQ_RECIP_DEVICE == Udd_setup_recipient()) {
			// Standard Set Device request
			switch (udd_g_ctrlreq.req.bRequest) {
   23cc0:	0f c0       	rjmp	.+30     	; 0x23ce0 <udc_reqstd+0xec>
   23cc2:	87 30       	cpi	r24, 0x07	; 7
			case USB_REQ_SET_ADDRESS:
				return udc_req_std_dev_set_address();
   23cc4:	91 05       	cpc	r25, r1
   23cc6:	59 f0       	breq	.+22     	; 0x23cde <udc_reqstd+0xea>
			case USB_REQ_CLEAR_FEATURE:
				return udc_req_std_dev_clear_feature();
   23cc8:	09 97       	sbiw	r24, 0x09	; 9
   23cca:	39 f0       	breq	.+14     	; 0x23cda <udc_reqstd+0xe6>
   23ccc:	09 c0       	rjmp	.+18     	; 0x23ce0 <udc_reqstd+0xec>
			case USB_REQ_SET_FEATURE:
				return udc_req_std_dev_set_feature();
   23cce:	65 dd       	rcall	.-1334   	; 0x2379a <udc_req_std_dev_set_address>
   23cd0:	2f c0       	rjmp	.+94     	; 0x23d30 <udc_reqstd+0x13c>
   23cd2:	cd dc       	rcall	.-1638   	; 0x2366e <udc_req_std_dev_clear_feature>
			case USB_REQ_SET_CONFIGURATION:
				return udc_req_std_dev_set_configuration();
   23cd4:	2d c0       	rjmp	.+90     	; 0x23d30 <udc_reqstd+0x13c>
   23cd6:	0b dd       	rcall	.-1514   	; 0x236ee <udc_req_std_dev_set_feature>
   23cd8:	2b c0       	rjmp	.+86     	; 0x23d30 <udc_reqstd+0x13c>
			case USB_REQ_SET_DESCRIPTOR:
				/* Not supported (defined as optional by the USB 2.0 spec) */
				break;
   23cda:	9d de       	rcall	.-710    	; 0x23a16 <udc_req_std_dev_set_configuration>
			default:
				break;
			}
		}

		if (USB_REQ_RECIP_INTERFACE == Udd_setup_recipient()) {
   23cdc:	29 c0       	rjmp	.+82     	; 0x23d30 <udc_reqstd+0x13c>
   23cde:	00 00       	nop
   23ce0:	80 91 95 32 	lds	r24, 0x3295	; 0x803295 <udd_g_ctrlreq>
   23ce4:	88 2f       	mov	r24, r24
   23ce6:	90 e0       	ldi	r25, 0x00	; 0
   23ce8:	8f 71       	andi	r24, 0x1F	; 31
			// Standard Set Interface request
			switch (udd_g_ctrlreq.req.bRequest) {
   23cea:	99 27       	eor	r25, r25
   23cec:	01 97       	sbiw	r24, 0x01	; 1
   23cee:	49 f4       	brne	.+18     	; 0x23d02 <udc_reqstd+0x10e>
   23cf0:	80 91 96 32 	lds	r24, 0x3296	; 0x803296 <udd_g_ctrlreq+0x1>
   23cf4:	88 2f       	mov	r24, r24
			case USB_REQ_SET_INTERFACE:
				return udc_req_std_iface_set_setting();
			default:
				break;
   23cf6:	90 e0       	ldi	r25, 0x00	; 0

		if (USB_REQ_RECIP_INTERFACE == Udd_setup_recipient()) {
			// Standard Set Interface request
			switch (udd_g_ctrlreq.req.bRequest) {
			case USB_REQ_SET_INTERFACE:
				return udc_req_std_iface_set_setting();
   23cf8:	0b 97       	sbiw	r24, 0x0b	; 11
   23cfa:	09 f0       	breq	.+2      	; 0x23cfe <udc_reqstd+0x10a>
   23cfc:	02 c0       	rjmp	.+4      	; 0x23d02 <udc_reqstd+0x10e>
			default:
				break;
			}
		}
#if (0!=USB_DEVICE_MAX_EP)
		if (USB_REQ_RECIP_ENDPOINT == Udd_setup_recipient()) {
   23cfe:	4b df       	rcall	.-362    	; 0x23b96 <udc_req_std_iface_set_setting>
   23d00:	17 c0       	rjmp	.+46     	; 0x23d30 <udc_reqstd+0x13c>
   23d02:	80 91 95 32 	lds	r24, 0x3295	; 0x803295 <udd_g_ctrlreq>
   23d06:	88 2f       	mov	r24, r24
   23d08:	90 e0       	ldi	r25, 0x00	; 0
   23d0a:	8f 71       	andi	r24, 0x1F	; 31
			// Standard Set Endpoint request
			switch (udd_g_ctrlreq.req.bRequest) {
   23d0c:	99 27       	eor	r25, r25
   23d0e:	02 97       	sbiw	r24, 0x02	; 2
   23d10:	71 f4       	brne	.+28     	; 0x23d2e <udc_reqstd+0x13a>
   23d12:	80 91 96 32 	lds	r24, 0x3296	; 0x803296 <udd_g_ctrlreq+0x1>
   23d16:	88 2f       	mov	r24, r24
   23d18:	90 e0       	ldi	r25, 0x00	; 0
			case USB_REQ_CLEAR_FEATURE:
				return udc_req_std_ep_clear_feature();
			case USB_REQ_SET_FEATURE:
				return udc_req_std_ep_set_feature();
			default:
				break;
   23d1a:	81 30       	cpi	r24, 0x01	; 1
#if (0!=USB_DEVICE_MAX_EP)
		if (USB_REQ_RECIP_ENDPOINT == Udd_setup_recipient()) {
			// Standard Set Endpoint request
			switch (udd_g_ctrlreq.req.bRequest) {
			case USB_REQ_CLEAR_FEATURE:
				return udc_req_std_ep_clear_feature();
   23d1c:	91 05       	cpc	r25, r1
   23d1e:	19 f0       	breq	.+6      	; 0x23d26 <udc_reqstd+0x132>
   23d20:	03 97       	sbiw	r24, 0x03	; 3
			case USB_REQ_SET_FEATURE:
				return udc_req_std_ep_set_feature();
   23d22:	19 f0       	breq	.+6      	; 0x23d2a <udc_reqstd+0x136>
   23d24:	04 c0       	rjmp	.+8      	; 0x23d2e <udc_reqstd+0x13a>
   23d26:	c6 dc       	rcall	.-1652   	; 0x236b4 <udc_req_std_ep_clear_feature>
				break;
			}
		}
#endif
	}
	return false;
   23d28:	03 c0       	rjmp	.+6      	; 0x23d30 <udc_reqstd+0x13c>
}
   23d2a:	05 dd       	rcall	.-1526   	; 0x23736 <udc_req_std_ep_set_feature>
   23d2c:	01 c0       	rjmp	.+2      	; 0x23d30 <udc_reqstd+0x13c>
   23d2e:	80 e0       	ldi	r24, 0x00	; 0
   23d30:	df 91       	pop	r29
   23d32:	cf 91       	pop	r28
   23d34:	08 95       	ret

00023d36 <udc_req_iface>:
 * \brief Send the SETUP interface request to UDI
 *
 * \return true if the request is supported
 */
static bool udc_req_iface(void)
{
   23d36:	cf 93       	push	r28
   23d38:	df 93       	push	r29
   23d3a:	00 d0       	rcall	.+0      	; 0x23d3c <udc_req_iface+0x6>
   23d3c:	cd b7       	in	r28, 0x3d	; 61
   23d3e:	de b7       	in	r29, 0x3e	; 62
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration) {
   23d40:	80 91 7e 32 	lds	r24, 0x327E	; 0x80327e <udc_num_configuration>
   23d44:	88 23       	and	r24, r24
   23d46:	11 f4       	brne	.+4      	; 0x23d4c <udc_req_iface+0x16>
		return false; // The device is not is configured state yet
   23d48:	80 e0       	ldi	r24, 0x00	; 0
   23d4a:	48 c0       	rjmp	.+144    	; 0x23ddc <udc_req_iface+0xa6>
	}
	// Check interface number
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
   23d4c:	80 91 99 32 	lds	r24, 0x3299	; 0x803299 <udd_g_ctrlreq+0x4>
   23d50:	90 91 9a 32 	lds	r25, 0x329A	; 0x80329a <udd_g_ctrlreq+0x5>
   23d54:	89 83       	std	Y+1, r24	; 0x01
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
   23d56:	80 91 80 32 	lds	r24, 0x3280	; 0x803280 <udc_ptr_conf>
   23d5a:	90 91 81 32 	lds	r25, 0x3281	; 0x803281 <udc_ptr_conf+0x1>
   23d5e:	fc 01       	movw	r30, r24
   23d60:	80 81       	ld	r24, Z
   23d62:	91 81       	ldd	r25, Z+1	; 0x01
   23d64:	fc 01       	movw	r30, r24
   23d66:	94 81       	ldd	r25, Z+4	; 0x04
   23d68:	89 81       	ldd	r24, Y+1	; 0x01
   23d6a:	89 17       	cp	r24, r25
   23d6c:	10 f0       	brcs	.+4      	; 0x23d72 <udc_req_iface+0x3c>
		return false;
   23d6e:	80 e0       	ldi	r24, 0x00	; 0
   23d70:	35 c0       	rjmp	.+106    	; 0x23ddc <udc_req_iface+0xa6>
	}

	//* To update udc_ptr_iface with the selected interface in request
	// Select first alternate setting of interface to update udc_ptr_iface
	// before calling udi_api->getsetting()
	if (!udc_update_iface_desc(iface_num, 0)) {
   23d72:	60 e0       	ldi	r22, 0x00	; 0
   23d74:	89 81       	ldd	r24, Y+1	; 0x01
   23d76:	97 da       	rcall	.-2770   	; 0x232a6 <udc_update_iface_desc>
   23d78:	98 2f       	mov	r25, r24
   23d7a:	81 e0       	ldi	r24, 0x01	; 1
   23d7c:	89 27       	eor	r24, r25
   23d7e:	88 23       	and	r24, r24
   23d80:	11 f0       	breq	.+4      	; 0x23d86 <udc_req_iface+0x50>
		return false;
   23d82:	80 e0       	ldi	r24, 0x00	; 0
   23d84:	2b c0       	rjmp	.+86     	; 0x23ddc <udc_req_iface+0xa6>
	}
	// Select the interface with the current alternate setting
	udi_api = udc_ptr_conf->udi_apis[iface_num];
   23d86:	80 91 80 32 	lds	r24, 0x3280	; 0x803280 <udc_ptr_conf>
   23d8a:	90 91 81 32 	lds	r25, 0x3281	; 0x803281 <udc_ptr_conf+0x1>
   23d8e:	fc 01       	movw	r30, r24
   23d90:	22 81       	ldd	r18, Z+2	; 0x02
   23d92:	33 81       	ldd	r19, Z+3	; 0x03
   23d94:	89 81       	ldd	r24, Y+1	; 0x01
   23d96:	88 2f       	mov	r24, r24
   23d98:	90 e0       	ldi	r25, 0x00	; 0
   23d9a:	88 0f       	add	r24, r24
   23d9c:	99 1f       	adc	r25, r25
   23d9e:	82 0f       	add	r24, r18
   23da0:	93 1f       	adc	r25, r19
   23da2:	fc 01       	movw	r30, r24
   23da4:	80 81       	ld	r24, Z
   23da6:	91 81       	ldd	r25, Z+1	; 0x01
   23da8:	8a 83       	std	Y+2, r24	; 0x02
   23daa:	9b 83       	std	Y+3, r25	; 0x03
	if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
   23dac:	8a 81       	ldd	r24, Y+2	; 0x02
   23dae:	9b 81       	ldd	r25, Y+3	; 0x03
   23db0:	fc 01       	movw	r30, r24
   23db2:	86 81       	ldd	r24, Z+6	; 0x06
   23db4:	97 81       	ldd	r25, Z+7	; 0x07
   23db6:	fc 01       	movw	r30, r24
   23db8:	19 95       	eicall
   23dba:	68 2f       	mov	r22, r24
   23dbc:	89 81       	ldd	r24, Y+1	; 0x01
   23dbe:	73 da       	rcall	.-2842   	; 0x232a6 <udc_update_iface_desc>
   23dc0:	98 2f       	mov	r25, r24
   23dc2:	81 e0       	ldi	r24, 0x01	; 1
   23dc4:	89 27       	eor	r24, r25
   23dc6:	88 23       	and	r24, r24
   23dc8:	11 f0       	breq	.+4      	; 0x23dce <udc_req_iface+0x98>
		return false;
   23dca:	80 e0       	ldi	r24, 0x00	; 0
   23dcc:	07 c0       	rjmp	.+14     	; 0x23ddc <udc_req_iface+0xa6>
	}

	// Send the SETUP request to the UDI corresponding to the interface number
	return udi_api->setup();
   23dce:	8a 81       	ldd	r24, Y+2	; 0x02
   23dd0:	9b 81       	ldd	r25, Y+3	; 0x03
   23dd2:	fc 01       	movw	r30, r24
   23dd4:	84 81       	ldd	r24, Z+4	; 0x04
   23dd6:	95 81       	ldd	r25, Z+5	; 0x05
   23dd8:	fc 01       	movw	r30, r24
   23dda:	19 95       	eicall
}
   23ddc:	23 96       	adiw	r28, 0x03	; 3
   23dde:	cd bf       	out	0x3d, r28	; 61
   23de0:	de bf       	out	0x3e, r29	; 62
   23de2:	df 91       	pop	r29
   23de4:	cf 91       	pop	r28
   23de6:	08 95       	ret

00023de8 <udc_req_ep>:
 * \brief Send the SETUP interface request to UDI
 *
 * \return true if the request is supported
 */
static bool udc_req_ep(void)
{
   23de8:	cf 93       	push	r28
   23dea:	df 93       	push	r29
   23dec:	00 d0       	rcall	.+0      	; 0x23dee <udc_req_ep+0x6>
   23dee:	cd b7       	in	r28, 0x3d	; 61
   23df0:	de b7       	in	r29, 0x3e	; 62
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration) {
   23df2:	80 91 7e 32 	lds	r24, 0x327E	; 0x80327e <udc_num_configuration>
   23df6:	88 23       	and	r24, r24
   23df8:	11 f4       	brne	.+4      	; 0x23dfe <udc_req_ep+0x16>
		return false; // The device is not is configured state yet
   23dfa:	80 e0       	ldi	r24, 0x00	; 0
   23dfc:	46 c0       	rjmp	.+140    	; 0x23e8a <udc_req_ep+0xa2>
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
   23dfe:	80 91 99 32 	lds	r24, 0x3299	; 0x803299 <udd_g_ctrlreq+0x4>
   23e02:	90 91 9a 32 	lds	r25, 0x329A	; 0x80329a <udd_g_ctrlreq+0x5>
   23e06:	89 83       	std	Y+1, r24	; 0x01
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
   23e08:	19 82       	std	Y+1, r1	; 0x01
   23e0a:	32 c0       	rjmp	.+100    	; 0x23e70 <udc_req_ep+0x88>
			iface_num++) {
		// Select the interface with the current alternate setting
		udi_api = udc_ptr_conf->udi_apis[iface_num];
   23e0c:	80 91 80 32 	lds	r24, 0x3280	; 0x803280 <udc_ptr_conf>
   23e10:	90 91 81 32 	lds	r25, 0x3281	; 0x803281 <udc_ptr_conf+0x1>
   23e14:	fc 01       	movw	r30, r24
   23e16:	22 81       	ldd	r18, Z+2	; 0x02
   23e18:	33 81       	ldd	r19, Z+3	; 0x03
   23e1a:	89 81       	ldd	r24, Y+1	; 0x01
   23e1c:	88 2f       	mov	r24, r24
   23e1e:	90 e0       	ldi	r25, 0x00	; 0
   23e20:	88 0f       	add	r24, r24
   23e22:	99 1f       	adc	r25, r25
   23e24:	82 0f       	add	r24, r18
   23e26:	93 1f       	adc	r25, r19
   23e28:	fc 01       	movw	r30, r24
   23e2a:	80 81       	ld	r24, Z
   23e2c:	91 81       	ldd	r25, Z+1	; 0x01
   23e2e:	8a 83       	std	Y+2, r24	; 0x02
   23e30:	9b 83       	std	Y+3, r25	; 0x03
		if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
   23e32:	8a 81       	ldd	r24, Y+2	; 0x02
   23e34:	9b 81       	ldd	r25, Y+3	; 0x03
   23e36:	fc 01       	movw	r30, r24
   23e38:	86 81       	ldd	r24, Z+6	; 0x06
   23e3a:	97 81       	ldd	r25, Z+7	; 0x07
   23e3c:	fc 01       	movw	r30, r24
   23e3e:	19 95       	eicall
   23e40:	68 2f       	mov	r22, r24
   23e42:	89 81       	ldd	r24, Y+1	; 0x01
   23e44:	30 da       	rcall	.-2976   	; 0x232a6 <udc_update_iface_desc>
   23e46:	98 2f       	mov	r25, r24
   23e48:	81 e0       	ldi	r24, 0x01	; 1
   23e4a:	89 27       	eor	r24, r25
   23e4c:	88 23       	and	r24, r24
   23e4e:	11 f0       	breq	.+4      	; 0x23e54 <udc_req_ep+0x6c>
			return false;
   23e50:	80 e0       	ldi	r24, 0x00	; 0
   23e52:	1b c0       	rjmp	.+54     	; 0x23e8a <udc_req_ep+0xa2>
		}

		// Send the SETUP request to the UDI
		if (udi_api->setup()) {
   23e54:	8a 81       	ldd	r24, Y+2	; 0x02
   23e56:	9b 81       	ldd	r25, Y+3	; 0x03
   23e58:	fc 01       	movw	r30, r24
   23e5a:	84 81       	ldd	r24, Z+4	; 0x04
   23e5c:	95 81       	ldd	r25, Z+5	; 0x05
   23e5e:	fc 01       	movw	r30, r24
   23e60:	19 95       	eicall
   23e62:	88 23       	and	r24, r24
   23e64:	11 f0       	breq	.+4      	; 0x23e6a <udc_req_ep+0x82>
			return true;
   23e66:	81 e0       	ldi	r24, 0x01	; 1
   23e68:	10 c0       	rjmp	.+32     	; 0x23e8a <udc_req_ep+0xa2>
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
			iface_num++) {
   23e6a:	89 81       	ldd	r24, Y+1	; 0x01
   23e6c:	8f 5f       	subi	r24, 0xFF	; 255
   23e6e:	89 83       	std	Y+1, r24	; 0x01
	if (0 == udc_num_configuration) {
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
   23e70:	80 91 80 32 	lds	r24, 0x3280	; 0x803280 <udc_ptr_conf>
   23e74:	90 91 81 32 	lds	r25, 0x3281	; 0x803281 <udc_ptr_conf+0x1>
   23e78:	fc 01       	movw	r30, r24
   23e7a:	80 81       	ld	r24, Z
   23e7c:	91 81       	ldd	r25, Z+1	; 0x01
   23e7e:	fc 01       	movw	r30, r24
   23e80:	94 81       	ldd	r25, Z+4	; 0x04
   23e82:	89 81       	ldd	r24, Y+1	; 0x01
   23e84:	89 17       	cp	r24, r25
   23e86:	10 f2       	brcs	.-124    	; 0x23e0c <udc_req_ep+0x24>
		// Send the SETUP request to the UDI
		if (udi_api->setup()) {
			return true;
		}
	}
	return false;
   23e88:	80 e0       	ldi	r24, 0x00	; 0
}
   23e8a:	23 96       	adiw	r28, 0x03	; 3
   23e8c:	cd bf       	out	0x3d, r28	; 61
   23e8e:	de bf       	out	0x3e, r29	; 62
   23e90:	df 91       	pop	r29
   23e92:	cf 91       	pop	r28
   23e94:	08 95       	ret

00023e96 <udc_process_setup>:
 * sent to a specific application callback.
 *
 * \return true if the request is supported, else the request is stalled by UDD
 */
bool udc_process_setup(void)
{
   23e96:	cf 93       	push	r28
   23e98:	df 93       	push	r29
   23e9a:	cd b7       	in	r28, 0x3d	; 61
   23e9c:	de b7       	in	r29, 0x3e	; 62
	// By default no data (receive/send) and no callbacks registered
	udd_g_ctrlreq.payload_size = 0;
   23e9e:	10 92 9f 32 	sts	0x329F, r1	; 0x80329f <udd_g_ctrlreq+0xa>
   23ea2:	10 92 a0 32 	sts	0x32A0, r1	; 0x8032a0 <udd_g_ctrlreq+0xb>
	udd_g_ctrlreq.callback = NULL;
   23ea6:	10 92 a1 32 	sts	0x32A1, r1	; 0x8032a1 <udd_g_ctrlreq+0xc>
   23eaa:	10 92 a2 32 	sts	0x32A2, r1	; 0x8032a2 <udd_g_ctrlreq+0xd>
	udd_g_ctrlreq.over_under_run = NULL;
   23eae:	10 92 a3 32 	sts	0x32A3, r1	; 0x8032a3 <udd_g_ctrlreq+0xe>
   23eb2:	10 92 a4 32 	sts	0x32A4, r1	; 0x8032a4 <udd_g_ctrlreq+0xf>

	if (Udd_setup_is_in()) {
   23eb6:	80 91 95 32 	lds	r24, 0x3295	; 0x803295 <udd_g_ctrlreq>
   23eba:	88 23       	and	r24, r24
   23ebc:	44 f4       	brge	.+16     	; 0x23ece <udc_process_setup+0x38>
		if (udd_g_ctrlreq.req.wLength == 0) {
   23ebe:	80 91 9b 32 	lds	r24, 0x329B	; 0x80329b <udd_g_ctrlreq+0x6>
   23ec2:	90 91 9c 32 	lds	r25, 0x329C	; 0x80329c <udd_g_ctrlreq+0x7>
   23ec6:	89 2b       	or	r24, r25
   23ec8:	11 f4       	brne	.+4      	; 0x23ece <udc_process_setup+0x38>
			return false; // Error from USB host
   23eca:	80 e0       	ldi	r24, 0x00	; 0
   23ecc:	28 c0       	rjmp	.+80     	; 0x23f1e <udc_process_setup+0x88>
		}
	}

	// If standard request then try to decode it in UDC
	if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
   23ece:	80 91 95 32 	lds	r24, 0x3295	; 0x803295 <udd_g_ctrlreq>
   23ed2:	88 2f       	mov	r24, r24
   23ed4:	90 e0       	ldi	r25, 0x00	; 0
   23ed6:	80 76       	andi	r24, 0x60	; 96
   23ed8:	99 27       	eor	r25, r25
   23eda:	89 2b       	or	r24, r25
		if (udc_reqstd()) {
   23edc:	29 f4       	brne	.+10     	; 0x23ee8 <udc_process_setup+0x52>
   23ede:	8a de       	rcall	.-748    	; 0x23bf4 <udc_reqstd>
   23ee0:	88 23       	and	r24, r24
			return true;
   23ee2:	11 f0       	breq	.+4      	; 0x23ee8 <udc_process_setup+0x52>
   23ee4:	81 e0       	ldi	r24, 0x01	; 1
		}
	}

	// If interface request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_INTERFACE) {
   23ee6:	1b c0       	rjmp	.+54     	; 0x23f1e <udc_process_setup+0x88>
   23ee8:	80 91 95 32 	lds	r24, 0x3295	; 0x803295 <udd_g_ctrlreq>
   23eec:	88 2f       	mov	r24, r24
   23eee:	90 e0       	ldi	r25, 0x00	; 0
   23ef0:	8f 71       	andi	r24, 0x1F	; 31
   23ef2:	99 27       	eor	r25, r25
		if (udc_req_iface()) {
   23ef4:	01 97       	sbiw	r24, 0x01	; 1
   23ef6:	29 f4       	brne	.+10     	; 0x23f02 <udc_process_setup+0x6c>
   23ef8:	1e df       	rcall	.-452    	; 0x23d36 <udc_req_iface>
   23efa:	88 23       	and	r24, r24
			return true;
   23efc:	11 f0       	breq	.+4      	; 0x23f02 <udc_process_setup+0x6c>
   23efe:	81 e0       	ldi	r24, 0x01	; 1
		}
	}

	// If endpoint request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_ENDPOINT) {
   23f00:	0e c0       	rjmp	.+28     	; 0x23f1e <udc_process_setup+0x88>
   23f02:	80 91 95 32 	lds	r24, 0x3295	; 0x803295 <udd_g_ctrlreq>
   23f06:	88 2f       	mov	r24, r24
   23f08:	90 e0       	ldi	r25, 0x00	; 0
   23f0a:	8f 71       	andi	r24, 0x1F	; 31
   23f0c:	99 27       	eor	r25, r25
		if (udc_req_ep()) {
   23f0e:	02 97       	sbiw	r24, 0x02	; 2
   23f10:	29 f4       	brne	.+10     	; 0x23f1c <udc_process_setup+0x86>
   23f12:	6a df       	rcall	.-300    	; 0x23de8 <udc_req_ep>
   23f14:	88 23       	and	r24, r24
			return true;
   23f16:	11 f0       	breq	.+4      	; 0x23f1c <udc_process_setup+0x86>
   23f18:	81 e0       	ldi	r24, 0x01	; 1
	// Here SETUP request unknown by UDC and UDIs
#ifdef USB_DEVICE_SPECIFIC_REQUEST
	// Try to decode it in specific callback
	return USB_DEVICE_SPECIFIC_REQUEST(); // Ex: Vendor request,...
#else
	return false;
   23f1a:	01 c0       	rjmp	.+2      	; 0x23f1e <udc_process_setup+0x88>
#endif
}
   23f1c:	80 e0       	ldi	r24, 0x00	; 0
   23f1e:	df 91       	pop	r29
   23f20:	cf 91       	pop	r28
   23f22:	08 95       	ret

00023f24 <_read>:
#elif (defined(__GNUC__) && (XMEGA || MEGA) )

int _read (int *f); // Remove GCC compiler warning

int _read (int *f)
{
   23f24:	cf 93       	push	r28
   23f26:	df 93       	push	r29
   23f28:	00 d0       	rcall	.+0      	; 0x23f2a <_read+0x6>
   23f2a:	cd b7       	in	r28, 0x3d	; 61
   23f2c:	de b7       	in	r29, 0x3e	; 62
   23f2e:	8a 83       	std	Y+2, r24	; 0x02
   23f30:	9b 83       	std	Y+3, r25	; 0x03
	char c;
	ptr_get(stdio_base,&c);
   23f32:	20 91 b1 32 	lds	r18, 0x32B1	; 0x8032b1 <ptr_get>
   23f36:	30 91 b2 32 	lds	r19, 0x32B2	; 0x8032b2 <ptr_get+0x1>
   23f3a:	80 91 b5 32 	lds	r24, 0x32B5	; 0x8032b5 <stdio_base>
   23f3e:	90 91 b6 32 	lds	r25, 0x32B6	; 0x8032b6 <stdio_base+0x1>
   23f42:	ae 01       	movw	r20, r28
   23f44:	4f 5f       	subi	r20, 0xFF	; 255
   23f46:	5f 4f       	sbci	r21, 0xFF	; 255
   23f48:	ba 01       	movw	r22, r20
   23f4a:	f9 01       	movw	r30, r18
   23f4c:	19 95       	eicall
	return c;
   23f4e:	89 81       	ldd	r24, Y+1	; 0x01
   23f50:	08 2e       	mov	r0, r24
   23f52:	00 0c       	add	r0, r0
   23f54:	99 0b       	sbc	r25, r25
}
   23f56:	23 96       	adiw	r28, 0x03	; 3
   23f58:	cd bf       	out	0x3d, r28	; 61
   23f5a:	de bf       	out	0x3e, r29	; 62
   23f5c:	df 91       	pop	r29
   23f5e:	cf 91       	pop	r28
   23f60:	08 95       	ret

00023f62 <stdio_usb_putchar>:
#include "stdio_usb.h"

static bool stdio_usb_interface_enable = false;

int stdio_usb_putchar (volatile void * unused, char data)
{
   23f62:	cf 93       	push	r28
   23f64:	df 93       	push	r29
   23f66:	00 d0       	rcall	.+0      	; 0x23f68 <stdio_usb_putchar+0x6>
   23f68:	cd b7       	in	r28, 0x3d	; 61
   23f6a:	de b7       	in	r29, 0x3e	; 62
   23f6c:	89 83       	std	Y+1, r24	; 0x01
   23f6e:	9a 83       	std	Y+2, r25	; 0x02
   23f70:	6b 83       	std	Y+3, r22	; 0x03
	/* A negative return value should be used to indicate that data
	 * was not written, but this doesn't seem to work with GCC libc.
	 */
	if (!stdio_usb_interface_enable) {
   23f72:	90 91 86 32 	lds	r25, 0x3286	; 0x803286 <stdio_usb_interface_enable>
   23f76:	81 e0       	ldi	r24, 0x01	; 1
   23f78:	89 27       	eor	r24, r25
   23f7a:	88 23       	and	r24, r24
   23f7c:	19 f0       	breq	.+6      	; 0x23f84 <stdio_usb_putchar+0x22>
		return 0;  // -1
   23f7e:	80 e0       	ldi	r24, 0x00	; 0
   23f80:	90 e0       	ldi	r25, 0x00	; 0
   23f82:	0d c0       	rjmp	.+26     	; 0x23f9e <stdio_usb_putchar+0x3c>
	}

	return udi_cdc_putc(data) ? 0 : -1;
   23f84:	8b 81       	ldd	r24, Y+3	; 0x03
   23f86:	08 2e       	mov	r0, r24
   23f88:	00 0c       	add	r0, r0
   23f8a:	99 0b       	sbc	r25, r25
   23f8c:	10 d9       	rcall	.-3552   	; 0x231ae <udi_cdc_putc>
   23f8e:	89 2b       	or	r24, r25
   23f90:	19 f0       	breq	.+6      	; 0x23f98 <stdio_usb_putchar+0x36>
   23f92:	80 e0       	ldi	r24, 0x00	; 0
   23f94:	90 e0       	ldi	r25, 0x00	; 0
   23f96:	02 c0       	rjmp	.+4      	; 0x23f9c <stdio_usb_putchar+0x3a>
   23f98:	8f ef       	ldi	r24, 0xFF	; 255
   23f9a:	9f ef       	ldi	r25, 0xFF	; 255
   23f9c:	00 00       	nop
}
   23f9e:	23 96       	adiw	r28, 0x03	; 3
   23fa0:	cd bf       	out	0x3d, r28	; 61
   23fa2:	de bf       	out	0x3e, r29	; 62
   23fa4:	df 91       	pop	r29
   23fa6:	cf 91       	pop	r28
   23fa8:	08 95       	ret

00023faa <stdio_usb_getchar>:

void stdio_usb_getchar (void volatile * unused, char *data)
{
   23faa:	cf 93       	push	r28
   23fac:	df 93       	push	r29
   23fae:	00 d0       	rcall	.+0      	; 0x23fb0 <stdio_usb_getchar+0x6>
   23fb0:	1f 92       	push	r1
   23fb2:	cd b7       	in	r28, 0x3d	; 61
   23fb4:	de b7       	in	r29, 0x3e	; 62
   23fb6:	89 83       	std	Y+1, r24	; 0x01
   23fb8:	9a 83       	std	Y+2, r25	; 0x02
   23fba:	6b 83       	std	Y+3, r22	; 0x03
   23fbc:	7c 83       	std	Y+4, r23	; 0x04
	/* A negative return value should be used to indicate that data
	 * was not read, but this doesn't seem to work with GCC libc.
	 */
	if (!stdio_usb_interface_enable) {
   23fbe:	90 91 86 32 	lds	r25, 0x3286	; 0x803286 <stdio_usb_interface_enable>
   23fc2:	81 e0       	ldi	r24, 0x01	; 1
   23fc4:	89 27       	eor	r24, r25
   23fc6:	88 23       	and	r24, r24
   23fc8:	29 f0       	breq	.+10     	; 0x23fd4 <stdio_usb_getchar+0x2a>
		*data = 0;  // -1
   23fca:	8b 81       	ldd	r24, Y+3	; 0x03
   23fcc:	9c 81       	ldd	r25, Y+4	; 0x04
   23fce:	fc 01       	movw	r30, r24
   23fd0:	10 82       	st	Z, r1
		return;
   23fd2:	07 c0       	rjmp	.+14     	; 0x23fe2 <stdio_usb_getchar+0x38>
	}

	*data = (char)udi_cdc_getc();
   23fd4:	0f 94 e3 16 	call	0x22dc6	; 0x22dc6 <udi_cdc_getc>
   23fd8:	28 2f       	mov	r18, r24
   23fda:	8b 81       	ldd	r24, Y+3	; 0x03
   23fdc:	9c 81       	ldd	r25, Y+4	; 0x04
   23fde:	fc 01       	movw	r30, r24
   23fe0:	20 83       	st	Z, r18
}
   23fe2:	24 96       	adiw	r28, 0x04	; 4
   23fe4:	cd bf       	out	0x3d, r28	; 61
   23fe6:	de bf       	out	0x3e, r29	; 62
   23fe8:	df 91       	pop	r29
   23fea:	cf 91       	pop	r28
   23fec:	08 95       	ret

00023fee <stdio_usb_enable>:

bool stdio_usb_enable(void)
{
   23fee:	cf 93       	push	r28
   23ff0:	df 93       	push	r29
   23ff2:	cd b7       	in	r28, 0x3d	; 61
   23ff4:	de b7       	in	r29, 0x3e	; 62
	stdio_usb_interface_enable = true;
   23ff6:	81 e0       	ldi	r24, 0x01	; 1
   23ff8:	80 93 86 32 	sts	0x3286, r24	; 0x803286 <stdio_usb_interface_enable>
	return true;
   23ffc:	81 e0       	ldi	r24, 0x01	; 1
}
   23ffe:	df 91       	pop	r29
   24000:	cf 91       	pop	r28
   24002:	08 95       	ret

00024004 <stdio_usb_disable>:

void stdio_usb_disable(void)
{
   24004:	cf 93       	push	r28
   24006:	df 93       	push	r29
   24008:	cd b7       	in	r28, 0x3d	; 61
   2400a:	de b7       	in	r29, 0x3e	; 62
	stdio_usb_interface_enable = false;
   2400c:	10 92 86 32 	sts	0x3286, r1	; 0x803286 <stdio_usb_interface_enable>
}
   24010:	00 00       	nop
   24012:	df 91       	pop	r29
   24014:	cf 91       	pop	r28
   24016:	08 95       	ret

00024018 <stdio_usb_init>:

void stdio_usb_init(void)
{
   24018:	cf 93       	push	r28
   2401a:	df 93       	push	r29
   2401c:	cd b7       	in	r28, 0x3d	; 61
   2401e:	de b7       	in	r29, 0x3e	; 62
	stdio_base = NULL;
   24020:	10 92 b5 32 	sts	0x32B5, r1	; 0x8032b5 <stdio_base>
   24024:	10 92 b6 32 	sts	0x32B6, r1	; 0x8032b6 <stdio_base+0x1>
	ptr_put = stdio_usb_putchar;
   24028:	81 e7       	ldi	r24, 0x71	; 113
   2402a:	91 e0       	ldi	r25, 0x01	; 1
   2402c:	80 93 b3 32 	sts	0x32B3, r24	; 0x8032b3 <ptr_put>
   24030:	90 93 b4 32 	sts	0x32B4, r25	; 0x8032b4 <ptr_put+0x1>
	ptr_get = stdio_usb_getchar;
   24034:	85 e8       	ldi	r24, 0x85	; 133
   24036:	91 e0       	ldi	r25, 0x01	; 1
   24038:	80 93 b1 32 	sts	0x32B1, r24	; 0x8032b1 <ptr_get>
   2403c:	90 93 b2 32 	sts	0x32B2, r25	; 0x8032b2 <ptr_get+0x1>
	udc_start ();

#if defined(__GNUC__)
# if XMEGA
	// For AVR GCC libc print redirection uses fdevopen.
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
   24040:	4d da       	rcall	.-2918   	; 0x234dc <udc_start>
   24042:	6b e8       	ldi	r22, 0x8B	; 139
   24044:	71 e0       	ldi	r23, 0x01	; 1
   24046:	8f e8       	ldi	r24, 0x8F	; 143
   24048:	91 e0       	ldi	r25, 0x01	; 1
   2404a:	0f 94 f7 31 	call	0x263ee	; 0x263ee <fdevopen>
	// and AVR GCC library:
	// - printf() emits one character at a time.
	// - getchar() requests only 1 byte to exit.
# endif
#endif
}
   2404e:	00 00       	nop
   24050:	df 91       	pop	r29
   24052:	cf 91       	pop	r28
   24054:	08 95       	ret

00024056 <_write>:
#elif (defined(__GNUC__) && (XMEGA || MEGA))

int _write (char c, int *f);

int _write (char c, int *f)
{
   24056:	cf 93       	push	r28
   24058:	df 93       	push	r29
   2405a:	00 d0       	rcall	.+0      	; 0x2405c <_write+0x6>
   2405c:	cd b7       	in	r28, 0x3d	; 61
   2405e:	de b7       	in	r29, 0x3e	; 62
   24060:	89 83       	std	Y+1, r24	; 0x01
   24062:	6a 83       	std	Y+2, r22	; 0x02
   24064:	7b 83       	std	Y+3, r23	; 0x03
	if (ptr_put(stdio_base, c) < 0) {
   24066:	20 91 b3 32 	lds	r18, 0x32B3	; 0x8032b3 <ptr_put>
   2406a:	30 91 b4 32 	lds	r19, 0x32B4	; 0x8032b4 <ptr_put+0x1>
   2406e:	80 91 b5 32 	lds	r24, 0x32B5	; 0x8032b5 <stdio_base>
   24072:	90 91 b6 32 	lds	r25, 0x32B6	; 0x8032b6 <stdio_base+0x1>
   24076:	69 81       	ldd	r22, Y+1	; 0x01
   24078:	f9 01       	movw	r30, r18
   2407a:	19 95       	eicall
   2407c:	99 23       	and	r25, r25
   2407e:	1c f4       	brge	.+6      	; 0x24086 <_write+0x30>
		return -1;
   24080:	8f ef       	ldi	r24, 0xFF	; 255
   24082:	9f ef       	ldi	r25, 0xFF	; 255
   24084:	02 c0       	rjmp	.+4      	; 0x2408a <_write+0x34>
	}
	return 1;
   24086:	81 e0       	ldi	r24, 0x01	; 1
   24088:	90 e0       	ldi	r25, 0x00	; 0
}
   2408a:	23 96       	adiw	r28, 0x03	; 3
   2408c:	cd bf       	out	0x3d, r28	; 61
   2408e:	de bf       	out	0x3e, r29	; 62
   24090:	df 91       	pop	r29
   24092:	cf 91       	pop	r28
   24094:	08 95       	ret

00024096 <nvm_wait_until_ready>:
	// Execute command
	ccp_write_io((uint8_t *)&NVM.CTRLA, NVM_CMDEX_bm);

	// Restore command register
	NVM.CMD = old_cmd;
}
   24096:	cf 93       	push	r28
   24098:	df 93       	push	r29
   2409a:	cd b7       	in	r28, 0x3d	; 61
   2409c:	de b7       	in	r29, 0x3e	; 62
   2409e:	80 ec       	ldi	r24, 0xC0	; 192
   240a0:	91 e0       	ldi	r25, 0x01	; 1
   240a2:	fc 01       	movw	r30, r24
   240a4:	87 85       	ldd	r24, Z+15	; 0x0f
   240a6:	88 23       	and	r24, r24
   240a8:	d4 f3       	brlt	.-12     	; 0x2409e <nvm_wait_until_ready+0x8>
   240aa:	00 00       	nop
   240ac:	df 91       	pop	r29
   240ae:	cf 91       	pop	r28
   240b0:	08 95       	ret

000240b2 <nvm_exec>:
   240b2:	cf 93       	push	r28
   240b4:	df 93       	push	r29
   240b6:	cd b7       	in	r28, 0x3d	; 61
   240b8:	de b7       	in	r29, 0x3e	; 62
   240ba:	61 e0       	ldi	r22, 0x01	; 1
   240bc:	8b ec       	ldi	r24, 0xCB	; 203
   240be:	91 e0       	ldi	r25, 0x01	; 1
   240c0:	41 d4       	rcall	.+2178   	; 0x24944 <ccp_write_io>
   240c2:	00 00       	nop
   240c4:	df 91       	pop	r29
   240c6:	cf 91       	pop	r28
   240c8:	08 95       	ret

000240ca <nvm_issue_command>:
   240ca:	cf 93       	push	r28
   240cc:	df 93       	push	r29
   240ce:	1f 92       	push	r1
   240d0:	1f 92       	push	r1
   240d2:	cd b7       	in	r28, 0x3d	; 61
   240d4:	de b7       	in	r29, 0x3e	; 62
   240d6:	8a 83       	std	Y+2, r24	; 0x02
   240d8:	80 ec       	ldi	r24, 0xC0	; 192
   240da:	91 e0       	ldi	r25, 0x01	; 1
   240dc:	fc 01       	movw	r30, r24
   240de:	82 85       	ldd	r24, Z+10	; 0x0a
   240e0:	89 83       	std	Y+1, r24	; 0x01
   240e2:	80 ec       	ldi	r24, 0xC0	; 192
   240e4:	91 e0       	ldi	r25, 0x01	; 1
   240e6:	2a 81       	ldd	r18, Y+2	; 0x02
   240e8:	fc 01       	movw	r30, r24
   240ea:	22 87       	std	Z+10, r18	; 0x0a
   240ec:	61 e0       	ldi	r22, 0x01	; 1
   240ee:	8b ec       	ldi	r24, 0xCB	; 203
   240f0:	91 e0       	ldi	r25, 0x01	; 1
   240f2:	28 d4       	rcall	.+2128   	; 0x24944 <ccp_write_io>
   240f4:	80 ec       	ldi	r24, 0xC0	; 192
   240f6:	91 e0       	ldi	r25, 0x01	; 1
   240f8:	29 81       	ldd	r18, Y+1	; 0x01
   240fa:	fc 01       	movw	r30, r24
   240fc:	22 87       	std	Z+10, r18	; 0x0a
   240fe:	00 00       	nop
   24100:	0f 90       	pop	r0
   24102:	0f 90       	pop	r0
   24104:	df 91       	pop	r29
   24106:	cf 91       	pop	r28
   24108:	08 95       	ret

0002410a <nvm_read_user_signature_row>:
   2410a:	cf 93       	push	r28
   2410c:	df 93       	push	r29
   2410e:	1f 92       	push	r1
   24110:	1f 92       	push	r1
   24112:	cd b7       	in	r28, 0x3d	; 61
   24114:	de b7       	in	r29, 0x3e	; 62
   24116:	89 83       	std	Y+1, r24	; 0x01
   24118:	9a 83       	std	Y+2, r25	; 0x02
   2411a:	89 81       	ldd	r24, Y+1	; 0x01
   2411c:	9a 81       	ldd	r25, Y+2	; 0x02
   2411e:	bc 01       	movw	r22, r24
   24120:	81 e0       	ldi	r24, 0x01	; 1
   24122:	06 d4       	rcall	.+2060   	; 0x24930 <nvm_read_byte>
   24124:	0f 90       	pop	r0
   24126:	0f 90       	pop	r0
   24128:	df 91       	pop	r29
   2412a:	cf 91       	pop	r28
   2412c:	08 95       	ret

0002412e <eeprom_enable_mapping>:
   2412e:	cf 93       	push	r28
   24130:	df 93       	push	r29
   24132:	cd b7       	in	r28, 0x3d	; 61
   24134:	de b7       	in	r29, 0x3e	; 62
   24136:	8c ec       	ldi	r24, 0xCC	; 204
   24138:	91 e0       	ldi	r25, 0x01	; 1
   2413a:	2c ec       	ldi	r18, 0xCC	; 204
   2413c:	31 e0       	ldi	r19, 0x01	; 1
   2413e:	f9 01       	movw	r30, r18
   24140:	20 81       	ld	r18, Z
   24142:	28 60       	ori	r18, 0x08	; 8
   24144:	fc 01       	movw	r30, r24
   24146:	20 83       	st	Z, r18
   24148:	00 00       	nop
   2414a:	df 91       	pop	r29
   2414c:	cf 91       	pop	r28
   2414e:	08 95       	ret

00024150 <eeprom_disable_mapping>:
   24150:	cf 93       	push	r28
   24152:	df 93       	push	r29
   24154:	cd b7       	in	r28, 0x3d	; 61
   24156:	de b7       	in	r29, 0x3e	; 62
   24158:	8c ec       	ldi	r24, 0xCC	; 204
   2415a:	91 e0       	ldi	r25, 0x01	; 1
   2415c:	2c ec       	ldi	r18, 0xCC	; 204
   2415e:	31 e0       	ldi	r19, 0x01	; 1
   24160:	f9 01       	movw	r30, r18
   24162:	20 81       	ld	r18, Z
   24164:	27 7f       	andi	r18, 0xF7	; 247
   24166:	fc 01       	movw	r30, r24
   24168:	20 83       	st	Z, r18
   2416a:	00 00       	nop
   2416c:	df 91       	pop	r29
   2416e:	cf 91       	pop	r28
   24170:	08 95       	ret

00024172 <nvm_flash_read_byte>:
   24172:	cf 93       	push	r28
   24174:	df 93       	push	r29
   24176:	cd b7       	in	r28, 0x3d	; 61
   24178:	de b7       	in	r29, 0x3e	; 62
   2417a:	29 97       	sbiw	r28, 0x09	; 9
   2417c:	cd bf       	out	0x3d, r28	; 61
   2417e:	de bf       	out	0x3e, r29	; 62
   24180:	6e 83       	std	Y+6, r22	; 0x06
   24182:	7f 83       	std	Y+7, r23	; 0x07
   24184:	88 87       	std	Y+8, r24	; 0x08
   24186:	99 87       	std	Y+9, r25	; 0x09
   24188:	8e 81       	ldd	r24, Y+6	; 0x06
   2418a:	9f 81       	ldd	r25, Y+7	; 0x07
   2418c:	a8 85       	ldd	r26, Y+8	; 0x08
   2418e:	b9 85       	ldd	r27, Y+9	; 0x09
   24190:	89 83       	std	Y+1, r24	; 0x01
   24192:	9a 83       	std	Y+2, r25	; 0x02
   24194:	ab 83       	std	Y+3, r26	; 0x03
   24196:	bc 83       	std	Y+4, r27	; 0x04
   24198:	89 81       	ldd	r24, Y+1	; 0x01
   2419a:	9a 81       	ldd	r25, Y+2	; 0x02
   2419c:	ab 81       	ldd	r26, Y+3	; 0x03
   2419e:	bc 81       	ldd	r27, Y+4	; 0x04
   241a0:	ab bf       	out	0x3b, r26	; 59
   241a2:	fc 01       	movw	r30, r24
   241a4:	87 91       	elpm	r24, Z+
   241a6:	8d 83       	std	Y+5, r24	; 0x05
   241a8:	8d 81       	ldd	r24, Y+5	; 0x05
   241aa:	29 96       	adiw	r28, 0x09	; 9
   241ac:	cd bf       	out	0x3d, r28	; 61
   241ae:	de bf       	out	0x3e, r29	; 62
   241b0:	df 91       	pop	r29
   241b2:	cf 91       	pop	r28
   241b4:	08 95       	ret

000241b6 <nvm_flash_read_word>:
   241b6:	cf 93       	push	r28
   241b8:	df 93       	push	r29
   241ba:	cd b7       	in	r28, 0x3d	; 61
   241bc:	de b7       	in	r29, 0x3e	; 62
   241be:	2a 97       	sbiw	r28, 0x0a	; 10
   241c0:	cd bf       	out	0x3d, r28	; 61
   241c2:	de bf       	out	0x3e, r29	; 62
   241c4:	6f 83       	std	Y+7, r22	; 0x07
   241c6:	78 87       	std	Y+8, r23	; 0x08
   241c8:	89 87       	std	Y+9, r24	; 0x09
   241ca:	9a 87       	std	Y+10, r25	; 0x0a
   241cc:	8f 81       	ldd	r24, Y+7	; 0x07
   241ce:	98 85       	ldd	r25, Y+8	; 0x08
   241d0:	a9 85       	ldd	r26, Y+9	; 0x09
   241d2:	ba 85       	ldd	r27, Y+10	; 0x0a
   241d4:	89 83       	std	Y+1, r24	; 0x01
   241d6:	9a 83       	std	Y+2, r25	; 0x02
   241d8:	ab 83       	std	Y+3, r26	; 0x03
   241da:	bc 83       	std	Y+4, r27	; 0x04
   241dc:	89 81       	ldd	r24, Y+1	; 0x01
   241de:	9a 81       	ldd	r25, Y+2	; 0x02
   241e0:	ab 81       	ldd	r26, Y+3	; 0x03
   241e2:	bc 81       	ldd	r27, Y+4	; 0x04
   241e4:	ab bf       	out	0x3b, r26	; 59
   241e6:	fc 01       	movw	r30, r24
   241e8:	87 91       	elpm	r24, Z+
   241ea:	96 91       	elpm	r25, Z
   241ec:	8d 83       	std	Y+5, r24	; 0x05
   241ee:	9e 83       	std	Y+6, r25	; 0x06
   241f0:	8d 81       	ldd	r24, Y+5	; 0x05
   241f2:	9e 81       	ldd	r25, Y+6	; 0x06
   241f4:	2a 96       	adiw	r28, 0x0a	; 10
   241f6:	cd bf       	out	0x3d, r28	; 61
   241f8:	de bf       	out	0x3e, r29	; 62
   241fa:	df 91       	pop	r29
   241fc:	cf 91       	pop	r28
   241fe:	08 95       	ret

00024200 <nvm_flash_split_write_app_page>:
   24200:	cf 93       	push	r28
   24202:	df 93       	push	r29
   24204:	00 d0       	rcall	.+0      	; 0x24206 <nvm_flash_split_write_app_page+0x6>
   24206:	1f 92       	push	r1
   24208:	cd b7       	in	r28, 0x3d	; 61
   2420a:	de b7       	in	r29, 0x3e	; 62
   2420c:	69 83       	std	Y+1, r22	; 0x01
   2420e:	7a 83       	std	Y+2, r23	; 0x02
   24210:	8b 83       	std	Y+3, r24	; 0x03
   24212:	9c 83       	std	Y+4, r25	; 0x04
   24214:	40 df       	rcall	.-384    	; 0x24096 <nvm_wait_until_ready>
   24216:	89 81       	ldd	r24, Y+1	; 0x01
   24218:	9a 81       	ldd	r25, Y+2	; 0x02
   2421a:	ab 81       	ldd	r26, Y+3	; 0x03
   2421c:	bc 81       	ldd	r27, Y+4	; 0x04
   2421e:	44 e2       	ldi	r20, 0x24	; 36
   24220:	bc 01       	movw	r22, r24
   24222:	cd 01       	movw	r24, r26
   24224:	0f 94 d2 35 	call	0x26ba4	; 0x26ba4 <_etext>
   24228:	00 00       	nop
   2422a:	24 96       	adiw	r28, 0x04	; 4
   2422c:	cd bf       	out	0x3d, r28	; 61
   2422e:	de bf       	out	0x3e, r29	; 62
   24230:	df 91       	pop	r29
   24232:	cf 91       	pop	r28
   24234:	08 95       	ret

00024236 <nvm_flash_atomic_write_app_page>:
   24236:	cf 93       	push	r28
   24238:	df 93       	push	r29
   2423a:	00 d0       	rcall	.+0      	; 0x2423c <nvm_flash_atomic_write_app_page+0x6>
   2423c:	1f 92       	push	r1
   2423e:	cd b7       	in	r28, 0x3d	; 61
   24240:	de b7       	in	r29, 0x3e	; 62
   24242:	69 83       	std	Y+1, r22	; 0x01
   24244:	7a 83       	std	Y+2, r23	; 0x02
   24246:	8b 83       	std	Y+3, r24	; 0x03
   24248:	9c 83       	std	Y+4, r25	; 0x04
   2424a:	25 df       	rcall	.-438    	; 0x24096 <nvm_wait_until_ready>
   2424c:	89 81       	ldd	r24, Y+1	; 0x01
   2424e:	9a 81       	ldd	r25, Y+2	; 0x02
   24250:	ab 81       	ldd	r26, Y+3	; 0x03
   24252:	bc 81       	ldd	r27, Y+4	; 0x04
   24254:	45 e2       	ldi	r20, 0x25	; 37
   24256:	bc 01       	movw	r22, r24
   24258:	cd 01       	movw	r24, r26
   2425a:	0f 94 d2 35 	call	0x26ba4	; 0x26ba4 <_etext>
   2425e:	00 00       	nop
   24260:	24 96       	adiw	r28, 0x04	; 4
   24262:	cd bf       	out	0x3d, r28	; 61
   24264:	de bf       	out	0x3e, r29	; 62
   24266:	df 91       	pop	r29
   24268:	cf 91       	pop	r28
   2426a:	08 95       	ret

0002426c <nvm_flash_erase_user_section>:
   2426c:	cf 93       	push	r28
   2426e:	df 93       	push	r29
   24270:	cd b7       	in	r28, 0x3d	; 61
   24272:	de b7       	in	r29, 0x3e	; 62
   24274:	10 df       	rcall	.-480    	; 0x24096 <nvm_wait_until_ready>
   24276:	48 e1       	ldi	r20, 0x18	; 24
   24278:	60 e0       	ldi	r22, 0x00	; 0
   2427a:	70 e0       	ldi	r23, 0x00	; 0
   2427c:	cb 01       	movw	r24, r22
   2427e:	0f 94 d2 35 	call	0x26ba4	; 0x26ba4 <_etext>
   24282:	00 00       	nop
   24284:	df 91       	pop	r29
   24286:	cf 91       	pop	r28
   24288:	08 95       	ret

0002428a <nvm_flash_write_user_page>:
   2428a:	cf 93       	push	r28
   2428c:	df 93       	push	r29
   2428e:	cd b7       	in	r28, 0x3d	; 61
   24290:	de b7       	in	r29, 0x3e	; 62
   24292:	01 df       	rcall	.-510    	; 0x24096 <nvm_wait_until_ready>
   24294:	4a e1       	ldi	r20, 0x1A	; 26
   24296:	60 e0       	ldi	r22, 0x00	; 0
   24298:	70 e0       	ldi	r23, 0x00	; 0
   2429a:	cb 01       	movw	r24, r22
   2429c:	0f 94 d2 35 	call	0x26ba4	; 0x26ba4 <_etext>
   242a0:	00 00       	nop
   242a2:	df 91       	pop	r29
   242a4:	cf 91       	pop	r28
   242a6:	08 95       	ret

000242a8 <nvm_eeprom_read_buffer>:
   242a8:	cf 93       	push	r28
   242aa:	df 93       	push	r29
   242ac:	00 d0       	rcall	.+0      	; 0x242ae <nvm_eeprom_read_buffer+0x6>
   242ae:	00 d0       	rcall	.+0      	; 0x242b0 <nvm_eeprom_read_buffer+0x8>
   242b0:	cd b7       	in	r28, 0x3d	; 61
   242b2:	de b7       	in	r29, 0x3e	; 62
   242b4:	89 83       	std	Y+1, r24	; 0x01
   242b6:	9a 83       	std	Y+2, r25	; 0x02
   242b8:	6b 83       	std	Y+3, r22	; 0x03
   242ba:	7c 83       	std	Y+4, r23	; 0x04
   242bc:	4d 83       	std	Y+5, r20	; 0x05
   242be:	5e 83       	std	Y+6, r21	; 0x06
   242c0:	ea de       	rcall	.-556    	; 0x24096 <nvm_wait_until_ready>
   242c2:	35 df       	rcall	.-406    	; 0x2412e <eeprom_enable_mapping>
   242c4:	89 81       	ldd	r24, Y+1	; 0x01
   242c6:	9a 81       	ldd	r25, Y+2	; 0x02
   242c8:	90 5f       	subi	r25, 0xF0	; 240
   242ca:	bc 01       	movw	r22, r24
   242cc:	2d 81       	ldd	r18, Y+5	; 0x05
   242ce:	3e 81       	ldd	r19, Y+6	; 0x06
   242d0:	8b 81       	ldd	r24, Y+3	; 0x03
   242d2:	9c 81       	ldd	r25, Y+4	; 0x04
   242d4:	a9 01       	movw	r20, r18
   242d6:	0f 94 ab 31 	call	0x26356	; 0x26356 <memcpy>
   242da:	3a df       	rcall	.-396    	; 0x24150 <eeprom_disable_mapping>
   242dc:	00 00       	nop
   242de:	26 96       	adiw	r28, 0x06	; 6
   242e0:	cd bf       	out	0x3d, r28	; 61
   242e2:	de bf       	out	0x3e, r29	; 62
   242e4:	df 91       	pop	r29
   242e6:	cf 91       	pop	r28
   242e8:	08 95       	ret

000242ea <nvm_eeprom_write_byte>:
   242ea:	cf 93       	push	r28
   242ec:	df 93       	push	r29
   242ee:	00 d0       	rcall	.+0      	; 0x242f0 <nvm_eeprom_write_byte+0x6>
   242f0:	1f 92       	push	r1
   242f2:	cd b7       	in	r28, 0x3d	; 61
   242f4:	de b7       	in	r29, 0x3e	; 62
   242f6:	8a 83       	std	Y+2, r24	; 0x02
   242f8:	9b 83       	std	Y+3, r25	; 0x03
   242fa:	6c 83       	std	Y+4, r22	; 0x04
   242fc:	80 ec       	ldi	r24, 0xC0	; 192
   242fe:	91 e0       	ldi	r25, 0x01	; 1
   24300:	fc 01       	movw	r30, r24
   24302:	82 85       	ldd	r24, Z+10	; 0x0a
   24304:	89 83       	std	Y+1, r24	; 0x01
   24306:	7f d0       	rcall	.+254    	; 0x24406 <nvm_eeprom_flush_buffer>
   24308:	c6 de       	rcall	.-628    	; 0x24096 <nvm_wait_until_ready>
   2430a:	8a 81       	ldd	r24, Y+2	; 0x02
   2430c:	6c 81       	ldd	r22, Y+4	; 0x04
   2430e:	94 d0       	rcall	.+296    	; 0x24438 <nvm_eeprom_load_byte_to_buffer>
   24310:	80 ec       	ldi	r24, 0xC0	; 192
   24312:	91 e0       	ldi	r25, 0x01	; 1
   24314:	fc 01       	movw	r30, r24
   24316:	12 82       	std	Z+2, r1	; 0x02
   24318:	80 ec       	ldi	r24, 0xC0	; 192
   2431a:	91 e0       	ldi	r25, 0x01	; 1
   2431c:	2a 81       	ldd	r18, Y+2	; 0x02
   2431e:	3b 81       	ldd	r19, Y+3	; 0x03
   24320:	23 2f       	mov	r18, r19
   24322:	33 27       	eor	r19, r19
   24324:	fc 01       	movw	r30, r24
   24326:	21 83       	std	Z+1, r18	; 0x01
   24328:	80 ec       	ldi	r24, 0xC0	; 192
   2432a:	91 e0       	ldi	r25, 0x01	; 1
   2432c:	2a 81       	ldd	r18, Y+2	; 0x02
   2432e:	fc 01       	movw	r30, r24
   24330:	20 83       	st	Z, r18
   24332:	80 ec       	ldi	r24, 0xC0	; 192
   24334:	91 e0       	ldi	r25, 0x01	; 1
   24336:	25 e3       	ldi	r18, 0x35	; 53
   24338:	fc 01       	movw	r30, r24
   2433a:	22 87       	std	Z+10, r18	; 0x0a
   2433c:	ba de       	rcall	.-652    	; 0x240b2 <nvm_exec>
   2433e:	80 ec       	ldi	r24, 0xC0	; 192
   24340:	91 e0       	ldi	r25, 0x01	; 1
   24342:	29 81       	ldd	r18, Y+1	; 0x01
   24344:	fc 01       	movw	r30, r24
   24346:	22 87       	std	Z+10, r18	; 0x0a
   24348:	00 00       	nop
   2434a:	24 96       	adiw	r28, 0x04	; 4
   2434c:	cd bf       	out	0x3d, r28	; 61
   2434e:	de bf       	out	0x3e, r29	; 62
   24350:	df 91       	pop	r29
   24352:	cf 91       	pop	r28
   24354:	08 95       	ret

00024356 <nvm_eeprom_erase_and_write_buffer>:
   24356:	cf 93       	push	r28
   24358:	df 93       	push	r29
   2435a:	00 d0       	rcall	.+0      	; 0x2435c <nvm_eeprom_erase_and_write_buffer+0x6>
   2435c:	00 d0       	rcall	.+0      	; 0x2435e <nvm_eeprom_erase_and_write_buffer+0x8>
   2435e:	cd b7       	in	r28, 0x3d	; 61
   24360:	de b7       	in	r29, 0x3e	; 62
   24362:	89 83       	std	Y+1, r24	; 0x01
   24364:	9a 83       	std	Y+2, r25	; 0x02
   24366:	6b 83       	std	Y+3, r22	; 0x03
   24368:	7c 83       	std	Y+4, r23	; 0x04
   2436a:	4d 83       	std	Y+5, r20	; 0x05
   2436c:	5e 83       	std	Y+6, r21	; 0x06
   2436e:	3f c0       	rjmp	.+126    	; 0x243ee <nvm_eeprom_erase_and_write_buffer+0x98>
   24370:	89 81       	ldd	r24, Y+1	; 0x01
   24372:	9a 81       	ldd	r25, Y+2	; 0x02
   24374:	8f 71       	andi	r24, 0x1F	; 31
   24376:	99 27       	eor	r25, r25
   24378:	89 2b       	or	r24, r25
   2437a:	11 f5       	brne	.+68     	; 0x243c0 <nvm_eeprom_erase_and_write_buffer+0x6a>
   2437c:	8d 81       	ldd	r24, Y+5	; 0x05
   2437e:	9e 81       	ldd	r25, Y+6	; 0x06
   24380:	80 97       	sbiw	r24, 0x20	; 32
   24382:	f0 f0       	brcs	.+60     	; 0x243c0 <nvm_eeprom_erase_and_write_buffer+0x6a>
   24384:	8b 81       	ldd	r24, Y+3	; 0x03
   24386:	9c 81       	ldd	r25, Y+4	; 0x04
   24388:	6f d0       	rcall	.+222    	; 0x24468 <nvm_eeprom_load_page_to_buffer>
   2438a:	89 81       	ldd	r24, Y+1	; 0x01
   2438c:	9a 81       	ldd	r25, Y+2	; 0x02
   2438e:	96 95       	lsr	r25
   24390:	87 95       	ror	r24
   24392:	92 95       	swap	r25
   24394:	82 95       	swap	r24
   24396:	8f 70       	andi	r24, 0x0F	; 15
   24398:	89 27       	eor	r24, r25
   2439a:	9f 70       	andi	r25, 0x0F	; 15
   2439c:	89 27       	eor	r24, r25
   2439e:	87 d0       	rcall	.+270    	; 0x244ae <nvm_eeprom_atomic_write_page>
   243a0:	89 81       	ldd	r24, Y+1	; 0x01
   243a2:	9a 81       	ldd	r25, Y+2	; 0x02
   243a4:	80 96       	adiw	r24, 0x20	; 32
   243a6:	89 83       	std	Y+1, r24	; 0x01
   243a8:	9a 83       	std	Y+2, r25	; 0x02
   243aa:	8b 81       	ldd	r24, Y+3	; 0x03
   243ac:	9c 81       	ldd	r25, Y+4	; 0x04
   243ae:	80 96       	adiw	r24, 0x20	; 32
   243b0:	8b 83       	std	Y+3, r24	; 0x03
   243b2:	9c 83       	std	Y+4, r25	; 0x04
   243b4:	8d 81       	ldd	r24, Y+5	; 0x05
   243b6:	9e 81       	ldd	r25, Y+6	; 0x06
   243b8:	80 97       	sbiw	r24, 0x20	; 32
   243ba:	8d 83       	std	Y+5, r24	; 0x05
   243bc:	9e 83       	std	Y+6, r25	; 0x06
   243be:	17 c0       	rjmp	.+46     	; 0x243ee <nvm_eeprom_erase_and_write_buffer+0x98>
   243c0:	8b 81       	ldd	r24, Y+3	; 0x03
   243c2:	9c 81       	ldd	r25, Y+4	; 0x04
   243c4:	fc 01       	movw	r30, r24
   243c6:	40 81       	ld	r20, Z
   243c8:	89 81       	ldd	r24, Y+1	; 0x01
   243ca:	9a 81       	ldd	r25, Y+2	; 0x02
   243cc:	9c 01       	movw	r18, r24
   243ce:	2f 5f       	subi	r18, 0xFF	; 255
   243d0:	3f 4f       	sbci	r19, 0xFF	; 255
   243d2:	29 83       	std	Y+1, r18	; 0x01
   243d4:	3a 83       	std	Y+2, r19	; 0x02
   243d6:	64 2f       	mov	r22, r20
   243d8:	88 df       	rcall	.-240    	; 0x242ea <nvm_eeprom_write_byte>
   243da:	8b 81       	ldd	r24, Y+3	; 0x03
   243dc:	9c 81       	ldd	r25, Y+4	; 0x04
   243de:	01 96       	adiw	r24, 0x01	; 1
   243e0:	8b 83       	std	Y+3, r24	; 0x03
   243e2:	9c 83       	std	Y+4, r25	; 0x04
   243e4:	8d 81       	ldd	r24, Y+5	; 0x05
   243e6:	9e 81       	ldd	r25, Y+6	; 0x06
   243e8:	01 97       	sbiw	r24, 0x01	; 1
   243ea:	8d 83       	std	Y+5, r24	; 0x05
   243ec:	9e 83       	std	Y+6, r25	; 0x06
   243ee:	8d 81       	ldd	r24, Y+5	; 0x05
   243f0:	9e 81       	ldd	r25, Y+6	; 0x06
   243f2:	89 2b       	or	r24, r25
   243f4:	09 f0       	breq	.+2      	; 0x243f8 <nvm_eeprom_erase_and_write_buffer+0xa2>
   243f6:	bc cf       	rjmp	.-136    	; 0x24370 <nvm_eeprom_erase_and_write_buffer+0x1a>
   243f8:	00 00       	nop
   243fa:	26 96       	adiw	r28, 0x06	; 6
   243fc:	cd bf       	out	0x3d, r28	; 61
   243fe:	de bf       	out	0x3e, r29	; 62
   24400:	df 91       	pop	r29
   24402:	cf 91       	pop	r28
   24404:	08 95       	ret

00024406 <nvm_eeprom_flush_buffer>:
   24406:	cf 93       	push	r28
   24408:	df 93       	push	r29
   2440a:	cd b7       	in	r28, 0x3d	; 61
   2440c:	de b7       	in	r29, 0x3e	; 62
   2440e:	43 de       	rcall	.-890    	; 0x24096 <nvm_wait_until_ready>
   24410:	80 ec       	ldi	r24, 0xC0	; 192
   24412:	91 e0       	ldi	r25, 0x01	; 1
   24414:	fc 01       	movw	r30, r24
   24416:	87 85       	ldd	r24, Z+15	; 0x0f
   24418:	88 2f       	mov	r24, r24
   2441a:	90 e0       	ldi	r25, 0x00	; 0
   2441c:	82 70       	andi	r24, 0x02	; 2
   2441e:	99 27       	eor	r25, r25
   24420:	89 2b       	or	r24, r25
   24422:	31 f0       	breq	.+12     	; 0x24430 <nvm_eeprom_flush_buffer+0x2a>
   24424:	80 ec       	ldi	r24, 0xC0	; 192
   24426:	91 e0       	ldi	r25, 0x01	; 1
   24428:	26 e3       	ldi	r18, 0x36	; 54
   2442a:	fc 01       	movw	r30, r24
   2442c:	22 87       	std	Z+10, r18	; 0x0a
   2442e:	41 de       	rcall	.-894    	; 0x240b2 <nvm_exec>
   24430:	00 00       	nop
   24432:	df 91       	pop	r29
   24434:	cf 91       	pop	r28
   24436:	08 95       	ret

00024438 <nvm_eeprom_load_byte_to_buffer>:
   24438:	cf 93       	push	r28
   2443a:	df 93       	push	r29
   2443c:	1f 92       	push	r1
   2443e:	1f 92       	push	r1
   24440:	cd b7       	in	r28, 0x3d	; 61
   24442:	de b7       	in	r29, 0x3e	; 62
   24444:	89 83       	std	Y+1, r24	; 0x01
   24446:	6a 83       	std	Y+2, r22	; 0x02
   24448:	26 de       	rcall	.-948    	; 0x24096 <nvm_wait_until_ready>
   2444a:	71 de       	rcall	.-798    	; 0x2412e <eeprom_enable_mapping>
   2444c:	89 81       	ldd	r24, Y+1	; 0x01
   2444e:	88 2f       	mov	r24, r24
   24450:	90 e0       	ldi	r25, 0x00	; 0
   24452:	90 5f       	subi	r25, 0xF0	; 240
   24454:	2a 81       	ldd	r18, Y+2	; 0x02
   24456:	fc 01       	movw	r30, r24
   24458:	20 83       	st	Z, r18
   2445a:	7a de       	rcall	.-780    	; 0x24150 <eeprom_disable_mapping>
   2445c:	00 00       	nop
   2445e:	0f 90       	pop	r0
   24460:	0f 90       	pop	r0
   24462:	df 91       	pop	r29
   24464:	cf 91       	pop	r28
   24466:	08 95       	ret

00024468 <nvm_eeprom_load_page_to_buffer>:
   24468:	cf 93       	push	r28
   2446a:	df 93       	push	r29
   2446c:	00 d0       	rcall	.+0      	; 0x2446e <nvm_eeprom_load_page_to_buffer+0x6>
   2446e:	cd b7       	in	r28, 0x3d	; 61
   24470:	de b7       	in	r29, 0x3e	; 62
   24472:	8a 83       	std	Y+2, r24	; 0x02
   24474:	9b 83       	std	Y+3, r25	; 0x03
   24476:	0f de       	rcall	.-994    	; 0x24096 <nvm_wait_until_ready>
   24478:	19 82       	std	Y+1, r1	; 0x01
   2447a:	0f c0       	rjmp	.+30     	; 0x2449a <nvm_eeprom_load_page_to_buffer+0x32>
   2447c:	8a 81       	ldd	r24, Y+2	; 0x02
   2447e:	9b 81       	ldd	r25, Y+3	; 0x03
   24480:	fc 01       	movw	r30, r24
   24482:	80 81       	ld	r24, Z
   24484:	68 2f       	mov	r22, r24
   24486:	89 81       	ldd	r24, Y+1	; 0x01
   24488:	d7 df       	rcall	.-82     	; 0x24438 <nvm_eeprom_load_byte_to_buffer>
   2448a:	8a 81       	ldd	r24, Y+2	; 0x02
   2448c:	9b 81       	ldd	r25, Y+3	; 0x03
   2448e:	01 96       	adiw	r24, 0x01	; 1
   24490:	8a 83       	std	Y+2, r24	; 0x02
   24492:	9b 83       	std	Y+3, r25	; 0x03
   24494:	89 81       	ldd	r24, Y+1	; 0x01
   24496:	8f 5f       	subi	r24, 0xFF	; 255
   24498:	89 83       	std	Y+1, r24	; 0x01
   2449a:	89 81       	ldd	r24, Y+1	; 0x01
   2449c:	80 32       	cpi	r24, 0x20	; 32
   2449e:	70 f3       	brcs	.-36     	; 0x2447c <nvm_eeprom_load_page_to_buffer+0x14>
   244a0:	00 00       	nop
   244a2:	23 96       	adiw	r28, 0x03	; 3
   244a4:	cd bf       	out	0x3d, r28	; 61
   244a6:	de bf       	out	0x3e, r29	; 62
   244a8:	df 91       	pop	r29
   244aa:	cf 91       	pop	r28
   244ac:	08 95       	ret

000244ae <nvm_eeprom_atomic_write_page>:
   244ae:	cf 93       	push	r28
   244b0:	df 93       	push	r29
   244b2:	00 d0       	rcall	.+0      	; 0x244b4 <nvm_eeprom_atomic_write_page+0x6>
   244b4:	cd b7       	in	r28, 0x3d	; 61
   244b6:	de b7       	in	r29, 0x3e	; 62
   244b8:	8b 83       	std	Y+3, r24	; 0x03
   244ba:	ed dd       	rcall	.-1062   	; 0x24096 <nvm_wait_until_ready>
   244bc:	8b 81       	ldd	r24, Y+3	; 0x03
   244be:	88 2f       	mov	r24, r24
   244c0:	90 e0       	ldi	r25, 0x00	; 0
   244c2:	88 0f       	add	r24, r24
   244c4:	99 1f       	adc	r25, r25
   244c6:	82 95       	swap	r24
   244c8:	92 95       	swap	r25
   244ca:	90 7f       	andi	r25, 0xF0	; 240
   244cc:	98 27       	eor	r25, r24
   244ce:	80 7f       	andi	r24, 0xF0	; 240
   244d0:	98 27       	eor	r25, r24
   244d2:	89 83       	std	Y+1, r24	; 0x01
   244d4:	9a 83       	std	Y+2, r25	; 0x02
   244d6:	80 ec       	ldi	r24, 0xC0	; 192
   244d8:	91 e0       	ldi	r25, 0x01	; 1
   244da:	fc 01       	movw	r30, r24
   244dc:	12 82       	std	Z+2, r1	; 0x02
   244de:	80 ec       	ldi	r24, 0xC0	; 192
   244e0:	91 e0       	ldi	r25, 0x01	; 1
   244e2:	29 81       	ldd	r18, Y+1	; 0x01
   244e4:	3a 81       	ldd	r19, Y+2	; 0x02
   244e6:	23 2f       	mov	r18, r19
   244e8:	33 27       	eor	r19, r19
   244ea:	fc 01       	movw	r30, r24
   244ec:	21 83       	std	Z+1, r18	; 0x01
   244ee:	80 ec       	ldi	r24, 0xC0	; 192
   244f0:	91 e0       	ldi	r25, 0x01	; 1
   244f2:	29 81       	ldd	r18, Y+1	; 0x01
   244f4:	fc 01       	movw	r30, r24
   244f6:	20 83       	st	Z, r18
   244f8:	85 e3       	ldi	r24, 0x35	; 53
   244fa:	e7 dd       	rcall	.-1074   	; 0x240ca <nvm_issue_command>
   244fc:	00 00       	nop
   244fe:	23 96       	adiw	r28, 0x03	; 3
   24500:	cd bf       	out	0x3d, r28	; 61
   24502:	de bf       	out	0x3e, r29	; 62
   24504:	df 91       	pop	r29
   24506:	cf 91       	pop	r28
   24508:	08 95       	ret

0002450a <nvm_flash_read_buffer>:
 * \param address	the address to where to read
 * \param buf		pointer to the data
 * \param len		the number of bytes to read
 */
void nvm_flash_read_buffer(flash_addr_t address, void *buf, uint16_t len)
{
   2450a:	cf 93       	push	r28
   2450c:	df 93       	push	r29
   2450e:	cd b7       	in	r28, 0x3d	; 61
   24510:	de b7       	in	r29, 0x3e	; 62
   24512:	2c 97       	sbiw	r28, 0x0c	; 12
   24514:	cd bf       	out	0x3d, r28	; 61
   24516:	de bf       	out	0x3e, r29	; 62
   24518:	6d 83       	std	Y+5, r22	; 0x05
   2451a:	7e 83       	std	Y+6, r23	; 0x06
   2451c:	8f 83       	std	Y+7, r24	; 0x07
   2451e:	98 87       	std	Y+8, r25	; 0x08
   24520:	49 87       	std	Y+9, r20	; 0x09
   24522:	5a 87       	std	Y+10, r21	; 0x0a
   24524:	2b 87       	std	Y+11, r18	; 0x0b
   24526:	3c 87       	std	Y+12, r19	; 0x0c
#if (FLASH_SIZE>0x10000)
	uint32_t opt_address = address;
   24528:	8d 81       	ldd	r24, Y+5	; 0x05
   2452a:	9e 81       	ldd	r25, Y+6	; 0x06
   2452c:	af 81       	ldd	r26, Y+7	; 0x07
   2452e:	b8 85       	ldd	r27, Y+8	; 0x08
   24530:	89 83       	std	Y+1, r24	; 0x01
   24532:	9a 83       	std	Y+2, r25	; 0x02
   24534:	ab 83       	std	Y+3, r26	; 0x03
#else
	uint16_t opt_address = (uint16_t)address;
#endif
	nvm_wait_until_ready();
   24536:	bc 83       	std	Y+4, r27	; 0x04
	while ( len ) {
   24538:	ae dd       	rcall	.-1188   	; 0x24096 <nvm_wait_until_ready>
		*(uint8_t*)buf = nvm_flash_read_byte(opt_address);
   2453a:	21 c0       	rjmp	.+66     	; 0x2457e <nvm_flash_read_buffer+0x74>
   2453c:	89 81       	ldd	r24, Y+1	; 0x01
   2453e:	9a 81       	ldd	r25, Y+2	; 0x02
   24540:	ab 81       	ldd	r26, Y+3	; 0x03
   24542:	bc 81       	ldd	r27, Y+4	; 0x04
   24544:	bc 01       	movw	r22, r24
   24546:	cd 01       	movw	r24, r26
   24548:	14 de       	rcall	.-984    	; 0x24172 <nvm_flash_read_byte>
   2454a:	28 2f       	mov	r18, r24
   2454c:	89 85       	ldd	r24, Y+9	; 0x09
   2454e:	9a 85       	ldd	r25, Y+10	; 0x0a
   24550:	fc 01       	movw	r30, r24
		buf=(uint8_t*)buf+1;
   24552:	20 83       	st	Z, r18
   24554:	89 85       	ldd	r24, Y+9	; 0x09
   24556:	9a 85       	ldd	r25, Y+10	; 0x0a
   24558:	01 96       	adiw	r24, 0x01	; 1
   2455a:	89 87       	std	Y+9, r24	; 0x09
		opt_address++;
   2455c:	9a 87       	std	Y+10, r25	; 0x0a
   2455e:	89 81       	ldd	r24, Y+1	; 0x01
   24560:	9a 81       	ldd	r25, Y+2	; 0x02
   24562:	ab 81       	ldd	r26, Y+3	; 0x03
   24564:	bc 81       	ldd	r27, Y+4	; 0x04
   24566:	01 96       	adiw	r24, 0x01	; 1
   24568:	a1 1d       	adc	r26, r1
   2456a:	b1 1d       	adc	r27, r1
   2456c:	89 83       	std	Y+1, r24	; 0x01
   2456e:	9a 83       	std	Y+2, r25	; 0x02
   24570:	ab 83       	std	Y+3, r26	; 0x03
		len--;
   24572:	bc 83       	std	Y+4, r27	; 0x04
   24574:	8b 85       	ldd	r24, Y+11	; 0x0b
   24576:	9c 85       	ldd	r25, Y+12	; 0x0c
   24578:	01 97       	sbiw	r24, 0x01	; 1
   2457a:	8b 87       	std	Y+11, r24	; 0x0b
	uint32_t opt_address = address;
#else
	uint16_t opt_address = (uint16_t)address;
#endif
	nvm_wait_until_ready();
	while ( len ) {
   2457c:	9c 87       	std	Y+12, r25	; 0x0c
   2457e:	8b 85       	ldd	r24, Y+11	; 0x0b
   24580:	9c 85       	ldd	r25, Y+12	; 0x0c
   24582:	89 2b       	or	r24, r25
		*(uint8_t*)buf = nvm_flash_read_byte(opt_address);
		buf=(uint8_t*)buf+1;
		opt_address++;
		len--;
	}
}
   24584:	d9 f6       	brne	.-74     	; 0x2453c <nvm_flash_read_buffer+0x32>
   24586:	00 00       	nop
   24588:	2c 96       	adiw	r28, 0x0c	; 12
   2458a:	cd bf       	out	0x3d, r28	; 61
   2458c:	de bf       	out	0x3e, r29	; 62
   2458e:	df 91       	pop	r29
   24590:	cf 91       	pop	r28
   24592:	08 95       	ret

00024594 <nvm_user_sig_read_buffer>:
 * \param address	the address to where to read
 * \param buf		pointer to the data
 * \param len		the number of bytes to read
 */
void nvm_user_sig_read_buffer(flash_addr_t address, void *buf, uint16_t len)
{
   24594:	cf 93       	push	r28
   24596:	df 93       	push	r29
   24598:	cd b7       	in	r28, 0x3d	; 61
   2459a:	de b7       	in	r29, 0x3e	; 62
   2459c:	2a 97       	sbiw	r28, 0x0a	; 10
   2459e:	cd bf       	out	0x3d, r28	; 61
   245a0:	de bf       	out	0x3e, r29	; 62
   245a2:	6b 83       	std	Y+3, r22	; 0x03
   245a4:	7c 83       	std	Y+4, r23	; 0x04
   245a6:	8d 83       	std	Y+5, r24	; 0x05
   245a8:	9e 83       	std	Y+6, r25	; 0x06
   245aa:	4f 83       	std	Y+7, r20	; 0x07
   245ac:	58 87       	std	Y+8, r21	; 0x08
   245ae:	29 87       	std	Y+9, r18	; 0x09
   245b0:	3a 87       	std	Y+10, r19	; 0x0a
	uint16_t opt_address = (uint16_t)address&(FLASH_PAGE_SIZE-1);
   245b2:	8b 81       	ldd	r24, Y+3	; 0x03
   245b4:	9c 81       	ldd	r25, Y+4	; 0x04
   245b6:	91 70       	andi	r25, 0x01	; 1
   245b8:	89 83       	std	Y+1, r24	; 0x01
   245ba:	9a 83       	std	Y+2, r25	; 0x02
	while ( len ) {
   245bc:	17 c0       	rjmp	.+46     	; 0x245ec <nvm_user_sig_read_buffer+0x58>
		*(uint8_t*)buf = nvm_read_user_signature_row(opt_address);
   245be:	89 81       	ldd	r24, Y+1	; 0x01
   245c0:	9a 81       	ldd	r25, Y+2	; 0x02
   245c2:	a3 dd       	rcall	.-1210   	; 0x2410a <nvm_read_user_signature_row>
   245c4:	28 2f       	mov	r18, r24
   245c6:	8f 81       	ldd	r24, Y+7	; 0x07
   245c8:	98 85       	ldd	r25, Y+8	; 0x08
   245ca:	fc 01       	movw	r30, r24
   245cc:	20 83       	st	Z, r18
		buf=(uint8_t*)buf+1;
   245ce:	8f 81       	ldd	r24, Y+7	; 0x07
   245d0:	98 85       	ldd	r25, Y+8	; 0x08
   245d2:	01 96       	adiw	r24, 0x01	; 1
   245d4:	8f 83       	std	Y+7, r24	; 0x07
   245d6:	98 87       	std	Y+8, r25	; 0x08
		opt_address++;
   245d8:	89 81       	ldd	r24, Y+1	; 0x01
   245da:	9a 81       	ldd	r25, Y+2	; 0x02
   245dc:	01 96       	adiw	r24, 0x01	; 1
   245de:	89 83       	std	Y+1, r24	; 0x01
   245e0:	9a 83       	std	Y+2, r25	; 0x02
		len--;
   245e2:	89 85       	ldd	r24, Y+9	; 0x09
   245e4:	9a 85       	ldd	r25, Y+10	; 0x0a
   245e6:	01 97       	sbiw	r24, 0x01	; 1
   245e8:	89 87       	std	Y+9, r24	; 0x09
   245ea:	9a 87       	std	Y+10, r25	; 0x0a
 * \param len		the number of bytes to read
 */
void nvm_user_sig_read_buffer(flash_addr_t address, void *buf, uint16_t len)
{
	uint16_t opt_address = (uint16_t)address&(FLASH_PAGE_SIZE-1);
	while ( len ) {
   245ec:	89 85       	ldd	r24, Y+9	; 0x09
   245ee:	9a 85       	ldd	r25, Y+10	; 0x0a
   245f0:	89 2b       	or	r24, r25
   245f2:	29 f7       	brne	.-54     	; 0x245be <nvm_user_sig_read_buffer+0x2a>
		*(uint8_t*)buf = nvm_read_user_signature_row(opt_address);
		buf=(uint8_t*)buf+1;
		opt_address++;
		len--;
	}
}
   245f4:	00 00       	nop
   245f6:	2a 96       	adiw	r28, 0x0a	; 10
   245f8:	cd bf       	out	0x3d, r28	; 61
   245fa:	de bf       	out	0x3e, r29	; 62
   245fc:	df 91       	pop	r29
   245fe:	cf 91       	pop	r28
   24600:	08 95       	ret

00024602 <nvm_user_sig_write_buffer>:
 *
 * Set b_blank_check to false if all application flash is erased before.
 */
void nvm_user_sig_write_buffer(flash_addr_t address, const void *buf,
	uint16_t len, bool b_blank_check)
{
   24602:	0f 93       	push	r16
   24604:	1f 93       	push	r17
   24606:	cf 93       	push	r28
   24608:	df 93       	push	r29
   2460a:	cd b7       	in	r28, 0x3d	; 61
   2460c:	de b7       	in	r29, 0x3e	; 62
   2460e:	60 97       	sbiw	r28, 0x10	; 16
   24610:	cd bf       	out	0x3d, r28	; 61
   24612:	de bf       	out	0x3e, r29	; 62
   24614:	68 87       	std	Y+8, r22	; 0x08
   24616:	79 87       	std	Y+9, r23	; 0x09
   24618:	8a 87       	std	Y+10, r24	; 0x0a
   2461a:	9b 87       	std	Y+11, r25	; 0x0b
   2461c:	4c 87       	std	Y+12, r20	; 0x0c
   2461e:	5d 87       	std	Y+13, r21	; 0x0d
   24620:	2e 87       	std	Y+14, r18	; 0x0e
   24622:	3f 87       	std	Y+15, r19	; 0x0f
   24624:	08 8b       	std	Y+16, r16	; 0x10
	uint16_t w_value;
	uint16_t page_pos;
	uint16_t opt_address = (uint16_t)address;
   24626:	88 85       	ldd	r24, Y+8	; 0x08
   24628:	99 85       	ldd	r25, Y+9	; 0x09
   2462a:	8b 83       	std	Y+3, r24	; 0x03
   2462c:	9c 83       	std	Y+4, r25	; 0x04
	bool b_flag_erase = false;
   2462e:	1d 82       	std	Y+5, r1	; 0x05

	while ( len ) {
   24630:	83 c0       	rjmp	.+262    	; 0x24738 <nvm_user_sig_write_buffer+0x136>
		for (page_pos=0; page_pos<FLASH_PAGE_SIZE; page_pos+=2 ) {
   24632:	19 82       	std	Y+1, r1	; 0x01
   24634:	1a 82       	std	Y+2, r1	; 0x02
   24636:	7a c0       	rjmp	.+244    	; 0x2472c <nvm_user_sig_write_buffer+0x12a>
			if (b_blank_check) {
   24638:	88 89       	ldd	r24, Y+16	; 0x10
   2463a:	88 23       	and	r24, r24
   2463c:	d1 f0       	breq	.+52     	; 0x24672 <nvm_user_sig_write_buffer+0x70>
				// Read flash to know if the erase command is mandatory
				LSB(w_value) = nvm_read_user_signature_row(page_pos);
   2463e:	8e 01       	movw	r16, r28
   24640:	0a 5f       	subi	r16, 0xFA	; 250
   24642:	1f 4f       	sbci	r17, 0xFF	; 255
   24644:	89 81       	ldd	r24, Y+1	; 0x01
   24646:	9a 81       	ldd	r25, Y+2	; 0x02
   24648:	60 dd       	rcall	.-1344   	; 0x2410a <nvm_read_user_signature_row>
   2464a:	f8 01       	movw	r30, r16
   2464c:	80 83       	st	Z, r24
				MSB(w_value) = nvm_read_user_signature_row(page_pos+1);
   2464e:	8e 01       	movw	r16, r28
   24650:	0a 5f       	subi	r16, 0xFA	; 250
   24652:	1f 4f       	sbci	r17, 0xFF	; 255
   24654:	0f 5f       	subi	r16, 0xFF	; 255
   24656:	1f 4f       	sbci	r17, 0xFF	; 255
   24658:	89 81       	ldd	r24, Y+1	; 0x01
   2465a:	9a 81       	ldd	r25, Y+2	; 0x02
   2465c:	01 96       	adiw	r24, 0x01	; 1
   2465e:	55 dd       	rcall	.-1366   	; 0x2410a <nvm_read_user_signature_row>
   24660:	f8 01       	movw	r30, r16
   24662:	80 83       	st	Z, r24
				if (w_value!=0xFFFF) {
   24664:	8e 81       	ldd	r24, Y+6	; 0x06
   24666:	9f 81       	ldd	r25, Y+7	; 0x07
   24668:	01 96       	adiw	r24, 0x01	; 1
   2466a:	39 f0       	breq	.+14     	; 0x2467a <nvm_user_sig_write_buffer+0x78>
					b_flag_erase = true; // The page is not empty
   2466c:	81 e0       	ldi	r24, 0x01	; 1
   2466e:	8d 83       	std	Y+5, r24	; 0x05
   24670:	04 c0       	rjmp	.+8      	; 0x2467a <nvm_user_sig_write_buffer+0x78>
				}
			}else{
				w_value = 0xFFFF;
   24672:	8f ef       	ldi	r24, 0xFF	; 255
   24674:	9f ef       	ldi	r25, 0xFF	; 255
   24676:	8e 83       	std	Y+6, r24	; 0x06
   24678:	9f 83       	std	Y+7, r25	; 0x07
			}
			// Update flash buffer
			if (len) {
   2467a:	8e 85       	ldd	r24, Y+14	; 0x0e
   2467c:	9f 85       	ldd	r25, Y+15	; 0x0f
   2467e:	89 2b       	or	r24, r25
   24680:	f1 f0       	breq	.+60     	; 0x246be <nvm_user_sig_write_buffer+0xbc>
				if (opt_address == page_pos) {
   24682:	2b 81       	ldd	r18, Y+3	; 0x03
   24684:	3c 81       	ldd	r19, Y+4	; 0x04
   24686:	89 81       	ldd	r24, Y+1	; 0x01
   24688:	9a 81       	ldd	r25, Y+2	; 0x02
   2468a:	28 17       	cp	r18, r24
   2468c:	39 07       	cpc	r19, r25
   2468e:	b9 f4       	brne	.+46     	; 0x246be <nvm_user_sig_write_buffer+0xbc>
					// The MSB of flash word must be changed
					// because the address is even
					len--;
   24690:	8e 85       	ldd	r24, Y+14	; 0x0e
   24692:	9f 85       	ldd	r25, Y+15	; 0x0f
   24694:	01 97       	sbiw	r24, 0x01	; 1
   24696:	8e 87       	std	Y+14, r24	; 0x0e
   24698:	9f 87       	std	Y+15, r25	; 0x0f
					opt_address++;
   2469a:	8b 81       	ldd	r24, Y+3	; 0x03
   2469c:	9c 81       	ldd	r25, Y+4	; 0x04
   2469e:	01 96       	adiw	r24, 0x01	; 1
   246a0:	8b 83       	std	Y+3, r24	; 0x03
   246a2:	9c 83       	std	Y+4, r25	; 0x04
					LSB(w_value)=*(uint8_t*)buf;
   246a4:	ce 01       	movw	r24, r28
   246a6:	06 96       	adiw	r24, 0x06	; 6
   246a8:	2c 85       	ldd	r18, Y+12	; 0x0c
   246aa:	3d 85       	ldd	r19, Y+13	; 0x0d
   246ac:	f9 01       	movw	r30, r18
   246ae:	20 81       	ld	r18, Z
   246b0:	fc 01       	movw	r30, r24
   246b2:	20 83       	st	Z, r18
					buf=(uint8_t*)buf+1;
   246b4:	8c 85       	ldd	r24, Y+12	; 0x0c
   246b6:	9d 85       	ldd	r25, Y+13	; 0x0d
   246b8:	01 96       	adiw	r24, 0x01	; 1
   246ba:	8c 87       	std	Y+12, r24	; 0x0c
   246bc:	9d 87       	std	Y+13, r25	; 0x0d
				}
			}
			if (len) {
   246be:	8e 85       	ldd	r24, Y+14	; 0x0e
   246c0:	9f 85       	ldd	r25, Y+15	; 0x0f
   246c2:	89 2b       	or	r24, r25
   246c4:	11 f1       	breq	.+68     	; 0x2470a <nvm_user_sig_write_buffer+0x108>
				if (opt_address == (page_pos+1)) {
   246c6:	89 81       	ldd	r24, Y+1	; 0x01
   246c8:	9a 81       	ldd	r25, Y+2	; 0x02
   246ca:	9c 01       	movw	r18, r24
   246cc:	2f 5f       	subi	r18, 0xFF	; 255
   246ce:	3f 4f       	sbci	r19, 0xFF	; 255
   246d0:	8b 81       	ldd	r24, Y+3	; 0x03
   246d2:	9c 81       	ldd	r25, Y+4	; 0x04
   246d4:	28 17       	cp	r18, r24
   246d6:	39 07       	cpc	r19, r25
   246d8:	c1 f4       	brne	.+48     	; 0x2470a <nvm_user_sig_write_buffer+0x108>
					// The LSB of flash word must be changed
					// because the user buffer is not empty
					len--;
   246da:	8e 85       	ldd	r24, Y+14	; 0x0e
   246dc:	9f 85       	ldd	r25, Y+15	; 0x0f
   246de:	01 97       	sbiw	r24, 0x01	; 1
   246e0:	8e 87       	std	Y+14, r24	; 0x0e
   246e2:	9f 87       	std	Y+15, r25	; 0x0f
					opt_address++;
   246e4:	8b 81       	ldd	r24, Y+3	; 0x03
   246e6:	9c 81       	ldd	r25, Y+4	; 0x04
   246e8:	01 96       	adiw	r24, 0x01	; 1
   246ea:	8b 83       	std	Y+3, r24	; 0x03
   246ec:	9c 83       	std	Y+4, r25	; 0x04
					MSB(w_value)=*(uint8_t*)buf;
   246ee:	ce 01       	movw	r24, r28
   246f0:	06 96       	adiw	r24, 0x06	; 6
   246f2:	01 96       	adiw	r24, 0x01	; 1
   246f4:	2c 85       	ldd	r18, Y+12	; 0x0c
   246f6:	3d 85       	ldd	r19, Y+13	; 0x0d
   246f8:	f9 01       	movw	r30, r18
   246fa:	20 81       	ld	r18, Z
   246fc:	fc 01       	movw	r30, r24
   246fe:	20 83       	st	Z, r18
					buf=(uint8_t*)buf+1;
   24700:	8c 85       	ldd	r24, Y+12	; 0x0c
   24702:	9d 85       	ldd	r25, Y+13	; 0x0d
   24704:	01 96       	adiw	r24, 0x01	; 1
   24706:	8c 87       	std	Y+12, r24	; 0x0c
   24708:	9d 87       	std	Y+13, r25	; 0x0d
				}
			}
			// Load flash buffer
			nvm_flash_load_word_to_buffer(page_pos,w_value);
   2470a:	2e 81       	ldd	r18, Y+6	; 0x06
   2470c:	3f 81       	ldd	r19, Y+7	; 0x07
   2470e:	89 81       	ldd	r24, Y+1	; 0x01
   24710:	9a 81       	ldd	r25, Y+2	; 0x02
   24712:	cc 01       	movw	r24, r24
   24714:	a0 e0       	ldi	r26, 0x00	; 0
   24716:	b0 e0       	ldi	r27, 0x00	; 0
   24718:	a9 01       	movw	r20, r18
   2471a:	bc 01       	movw	r22, r24
   2471c:	cd 01       	movw	r24, r26
   2471e:	0f 94 e1 35 	call	0x26bc2	; 0x26bc2 <nvm_flash_load_word_to_buffer>
	uint16_t page_pos;
	uint16_t opt_address = (uint16_t)address;
	bool b_flag_erase = false;

	while ( len ) {
		for (page_pos=0; page_pos<FLASH_PAGE_SIZE; page_pos+=2 ) {
   24722:	89 81       	ldd	r24, Y+1	; 0x01
   24724:	9a 81       	ldd	r25, Y+2	; 0x02
   24726:	02 96       	adiw	r24, 0x02	; 2
   24728:	89 83       	std	Y+1, r24	; 0x01
   2472a:	9a 83       	std	Y+2, r25	; 0x02
   2472c:	89 81       	ldd	r24, Y+1	; 0x01
   2472e:	9a 81       	ldd	r25, Y+2	; 0x02
   24730:	81 15       	cp	r24, r1
   24732:	92 40       	sbci	r25, 0x02	; 2
   24734:	08 f4       	brcc	.+2      	; 0x24738 <nvm_user_sig_write_buffer+0x136>
   24736:	80 cf       	rjmp	.-256    	; 0x24638 <nvm_user_sig_write_buffer+0x36>
	uint16_t w_value;
	uint16_t page_pos;
	uint16_t opt_address = (uint16_t)address;
	bool b_flag_erase = false;

	while ( len ) {
   24738:	8e 85       	ldd	r24, Y+14	; 0x0e
   2473a:	9f 85       	ldd	r25, Y+15	; 0x0f
   2473c:	89 2b       	or	r24, r25
   2473e:	09 f0       	breq	.+2      	; 0x24742 <nvm_user_sig_write_buffer+0x140>
   24740:	78 cf       	rjmp	.-272    	; 0x24632 <nvm_user_sig_write_buffer+0x30>
			// Load flash buffer
			nvm_flash_load_word_to_buffer(page_pos,w_value);
		}
	}
	// Write flash buffer
	if (b_flag_erase) {
   24742:	8d 81       	ldd	r24, Y+5	; 0x05
		nvm_flash_erase_user_section();
   24744:	88 23       	and	r24, r24
   24746:	09 f0       	breq	.+2      	; 0x2474a <nvm_user_sig_write_buffer+0x148>
	}
	nvm_flash_write_user_page();
   24748:	91 dd       	rcall	.-1246   	; 0x2426c <nvm_flash_erase_user_section>
   2474a:	9f dd       	rcall	.-1218   	; 0x2428a <nvm_flash_write_user_page>
}
   2474c:	00 00       	nop
   2474e:	60 96       	adiw	r28, 0x10	; 16
   24750:	cd bf       	out	0x3d, r28	; 61
   24752:	de bf       	out	0x3e, r29	; 62
   24754:	df 91       	pop	r29
   24756:	cf 91       	pop	r28
   24758:	1f 91       	pop	r17
   2475a:	0f 91       	pop	r16
   2475c:	08 95       	ret

0002475e <nvm_flash_erase_and_write_buffer>:
 *
 * Set b_blank_check to false if all application flash is erased before.
 */
void nvm_flash_erase_and_write_buffer(flash_addr_t address, const void *buf,
	uint16_t len, bool b_blank_check)
{
   2475e:	0f 93       	push	r16
   24760:	cf 93       	push	r28
   24762:	df 93       	push	r29
   24764:	cd b7       	in	r28, 0x3d	; 61
   24766:	de b7       	in	r29, 0x3e	; 62
   24768:	66 97       	sbiw	r28, 0x16	; 22
   2476a:	cd bf       	out	0x3d, r28	; 61
   2476c:	de bf       	out	0x3e, r29	; 62
   2476e:	6e 87       	std	Y+14, r22	; 0x0e
   24770:	7f 87       	std	Y+15, r23	; 0x0f
   24772:	88 8b       	std	Y+16, r24	; 0x10
   24774:	99 8b       	std	Y+17, r25	; 0x11
   24776:	4a 8b       	std	Y+18, r20	; 0x12
   24778:	5b 8b       	std	Y+19, r21	; 0x13
   2477a:	2c 8b       	std	Y+20, r18	; 0x14
   2477c:	3d 8b       	std	Y+21, r19	; 0x15
   2477e:	0e 8b       	std	Y+22, r16	; 0x16
	uint16_t w_value;
	uint16_t page_pos;
	bool b_flag_erase;
#if (FLASH_SIZE>0x10000)
	uint32_t page_address;
	uint32_t opt_address = address;
   24780:	8e 85       	ldd	r24, Y+14	; 0x0e
   24782:	9f 85       	ldd	r25, Y+15	; 0x0f
   24784:	a8 89       	ldd	r26, Y+16	; 0x10
   24786:	b9 89       	ldd	r27, Y+17	; 0x11
   24788:	88 87       	std	Y+8, r24	; 0x08
   2478a:	99 87       	std	Y+9, r25	; 0x09
   2478c:	aa 87       	std	Y+10, r26	; 0x0a
   2478e:	bb 87       	std	Y+11, r27	; 0x0b
	uint16_t page_address;
	uint16_t opt_address = (uint16_t)address;
#endif

	// Compute the start of the page to be modified
	page_address = opt_address-(opt_address%FLASH_PAGE_SIZE);
   24790:	88 85       	ldd	r24, Y+8	; 0x08
   24792:	99 85       	ldd	r25, Y+9	; 0x09
   24794:	aa 85       	ldd	r26, Y+10	; 0x0a
   24796:	bb 85       	ldd	r27, Y+11	; 0x0b
   24798:	88 27       	eor	r24, r24
   2479a:	9e 7f       	andi	r25, 0xFE	; 254
   2479c:	8c 83       	std	Y+4, r24	; 0x04
   2479e:	9d 83       	std	Y+5, r25	; 0x05
   247a0:	ae 83       	std	Y+6, r26	; 0x06
   247a2:	bf 83       	std	Y+7, r27	; 0x07

	// For each page
	while ( len ) {
   247a4:	b8 c0       	rjmp	.+368    	; 0x24916 <nvm_flash_erase_and_write_buffer+0x1b8>
		b_flag_erase = false;

		nvm_wait_until_ready();
   247a6:	1b 82       	std	Y+3, r1	; 0x03
		for (page_pos=0; page_pos<FLASH_PAGE_SIZE; page_pos+=2 ) {
   247a8:	76 dc       	rcall	.-1812   	; 0x24096 <nvm_wait_until_ready>
   247aa:	19 82       	std	Y+1, r1	; 0x01
   247ac:	1a 82       	std	Y+2, r1	; 0x02
			if (b_blank_check) {
   247ae:	95 c0       	rjmp	.+298    	; 0x248da <nvm_flash_erase_and_write_buffer+0x17c>
   247b0:	8e 89       	ldd	r24, Y+22	; 0x16
   247b2:	88 23       	and	r24, r24
				// Read flash to know if the erase command is mandatory
				w_value = nvm_flash_read_word(page_address);
   247b4:	81 f0       	breq	.+32     	; 0x247d6 <nvm_flash_erase_and_write_buffer+0x78>
   247b6:	8c 81       	ldd	r24, Y+4	; 0x04
   247b8:	9d 81       	ldd	r25, Y+5	; 0x05
   247ba:	ae 81       	ldd	r26, Y+6	; 0x06
   247bc:	bf 81       	ldd	r27, Y+7	; 0x07
   247be:	bc 01       	movw	r22, r24
   247c0:	cd 01       	movw	r24, r26
   247c2:	f9 dc       	rcall	.-1550   	; 0x241b6 <nvm_flash_read_word>
   247c4:	8c 87       	std	Y+12, r24	; 0x0c
				if (w_value!=0xFFFF) {
   247c6:	9d 87       	std	Y+13, r25	; 0x0d
   247c8:	8c 85       	ldd	r24, Y+12	; 0x0c
   247ca:	9d 85       	ldd	r25, Y+13	; 0x0d
   247cc:	01 96       	adiw	r24, 0x01	; 1
					b_flag_erase = true; // The page is not empty
   247ce:	39 f0       	breq	.+14     	; 0x247de <nvm_flash_erase_and_write_buffer+0x80>
   247d0:	81 e0       	ldi	r24, 0x01	; 1
   247d2:	8b 83       	std	Y+3, r24	; 0x03
				}
			}else{
				w_value = 0xFFFF;
   247d4:	04 c0       	rjmp	.+8      	; 0x247de <nvm_flash_erase_and_write_buffer+0x80>
   247d6:	8f ef       	ldi	r24, 0xFF	; 255
   247d8:	9f ef       	ldi	r25, 0xFF	; 255
   247da:	8c 87       	std	Y+12, r24	; 0x0c
			}

			// Update flash buffer
			if (len) {
   247dc:	9d 87       	std	Y+13, r25	; 0x0d
   247de:	8c 89       	ldd	r24, Y+20	; 0x14
   247e0:	9d 89       	ldd	r25, Y+21	; 0x15
   247e2:	89 2b       	or	r24, r25
				if (opt_address == page_address) {
   247e4:	51 f1       	breq	.+84     	; 0x2483a <nvm_flash_erase_and_write_buffer+0xdc>
   247e6:	28 85       	ldd	r18, Y+8	; 0x08
   247e8:	39 85       	ldd	r19, Y+9	; 0x09
   247ea:	4a 85       	ldd	r20, Y+10	; 0x0a
   247ec:	5b 85       	ldd	r21, Y+11	; 0x0b
   247ee:	8c 81       	ldd	r24, Y+4	; 0x04
   247f0:	9d 81       	ldd	r25, Y+5	; 0x05
   247f2:	ae 81       	ldd	r26, Y+6	; 0x06
   247f4:	bf 81       	ldd	r27, Y+7	; 0x07
   247f6:	28 17       	cp	r18, r24
   247f8:	39 07       	cpc	r19, r25
   247fa:	4a 07       	cpc	r20, r26
   247fc:	5b 07       	cpc	r21, r27
					// The MSB of flash word must be changed
					// because the address is even
					len--;
   247fe:	e9 f4       	brne	.+58     	; 0x2483a <nvm_flash_erase_and_write_buffer+0xdc>
   24800:	8c 89       	ldd	r24, Y+20	; 0x14
   24802:	9d 89       	ldd	r25, Y+21	; 0x15
   24804:	01 97       	sbiw	r24, 0x01	; 1
   24806:	8c 8b       	std	Y+20, r24	; 0x14
					opt_address++;
   24808:	9d 8b       	std	Y+21, r25	; 0x15
   2480a:	88 85       	ldd	r24, Y+8	; 0x08
   2480c:	99 85       	ldd	r25, Y+9	; 0x09
   2480e:	aa 85       	ldd	r26, Y+10	; 0x0a
   24810:	bb 85       	ldd	r27, Y+11	; 0x0b
   24812:	01 96       	adiw	r24, 0x01	; 1
   24814:	a1 1d       	adc	r26, r1
   24816:	b1 1d       	adc	r27, r1
   24818:	88 87       	std	Y+8, r24	; 0x08
   2481a:	99 87       	std	Y+9, r25	; 0x09
   2481c:	aa 87       	std	Y+10, r26	; 0x0a
					LSB(w_value)=*(uint8_t*)buf;
   2481e:	bb 87       	std	Y+11, r27	; 0x0b
   24820:	ce 01       	movw	r24, r28
   24822:	0c 96       	adiw	r24, 0x0c	; 12
   24824:	2a 89       	ldd	r18, Y+18	; 0x12
   24826:	3b 89       	ldd	r19, Y+19	; 0x13
   24828:	f9 01       	movw	r30, r18
   2482a:	20 81       	ld	r18, Z
   2482c:	fc 01       	movw	r30, r24
					buf=(uint8_t*)buf+1;
   2482e:	20 83       	st	Z, r18
   24830:	8a 89       	ldd	r24, Y+18	; 0x12
   24832:	9b 89       	ldd	r25, Y+19	; 0x13
   24834:	01 96       	adiw	r24, 0x01	; 1
   24836:	8a 8b       	std	Y+18, r24	; 0x12
				}
			}
			if (len) {
   24838:	9b 8b       	std	Y+19, r25	; 0x13
   2483a:	8c 89       	ldd	r24, Y+20	; 0x14
   2483c:	9d 89       	ldd	r25, Y+21	; 0x15
   2483e:	89 2b       	or	r24, r25
				if (opt_address == (page_address+1)) {
   24840:	89 f1       	breq	.+98     	; 0x248a4 <nvm_flash_erase_and_write_buffer+0x146>
   24842:	8c 81       	ldd	r24, Y+4	; 0x04
   24844:	9d 81       	ldd	r25, Y+5	; 0x05
   24846:	ae 81       	ldd	r26, Y+6	; 0x06
   24848:	bf 81       	ldd	r27, Y+7	; 0x07
   2484a:	9c 01       	movw	r18, r24
   2484c:	ad 01       	movw	r20, r26
   2484e:	2f 5f       	subi	r18, 0xFF	; 255
   24850:	3f 4f       	sbci	r19, 0xFF	; 255
   24852:	4f 4f       	sbci	r20, 0xFF	; 255
   24854:	5f 4f       	sbci	r21, 0xFF	; 255
   24856:	88 85       	ldd	r24, Y+8	; 0x08
   24858:	99 85       	ldd	r25, Y+9	; 0x09
   2485a:	aa 85       	ldd	r26, Y+10	; 0x0a
   2485c:	bb 85       	ldd	r27, Y+11	; 0x0b
   2485e:	28 17       	cp	r18, r24
   24860:	39 07       	cpc	r19, r25
   24862:	4a 07       	cpc	r20, r26
   24864:	5b 07       	cpc	r21, r27
					// The LSB of flash word must be changed
					// because the user buffer is not empty
					len--;
   24866:	f1 f4       	brne	.+60     	; 0x248a4 <nvm_flash_erase_and_write_buffer+0x146>
   24868:	8c 89       	ldd	r24, Y+20	; 0x14
   2486a:	9d 89       	ldd	r25, Y+21	; 0x15
   2486c:	01 97       	sbiw	r24, 0x01	; 1
   2486e:	8c 8b       	std	Y+20, r24	; 0x14
					opt_address++;
   24870:	9d 8b       	std	Y+21, r25	; 0x15
   24872:	88 85       	ldd	r24, Y+8	; 0x08
   24874:	99 85       	ldd	r25, Y+9	; 0x09
   24876:	aa 85       	ldd	r26, Y+10	; 0x0a
   24878:	bb 85       	ldd	r27, Y+11	; 0x0b
   2487a:	01 96       	adiw	r24, 0x01	; 1
   2487c:	a1 1d       	adc	r26, r1
   2487e:	b1 1d       	adc	r27, r1
   24880:	88 87       	std	Y+8, r24	; 0x08
   24882:	99 87       	std	Y+9, r25	; 0x09
   24884:	aa 87       	std	Y+10, r26	; 0x0a
					MSB(w_value)=*(uint8_t*)buf;
   24886:	bb 87       	std	Y+11, r27	; 0x0b
   24888:	ce 01       	movw	r24, r28
   2488a:	0c 96       	adiw	r24, 0x0c	; 12
   2488c:	01 96       	adiw	r24, 0x01	; 1
   2488e:	2a 89       	ldd	r18, Y+18	; 0x12
   24890:	3b 89       	ldd	r19, Y+19	; 0x13
   24892:	f9 01       	movw	r30, r18
   24894:	20 81       	ld	r18, Z
   24896:	fc 01       	movw	r30, r24
					buf=(uint8_t*)buf+1;
   24898:	20 83       	st	Z, r18
   2489a:	8a 89       	ldd	r24, Y+18	; 0x12
   2489c:	9b 89       	ldd	r25, Y+19	; 0x13
   2489e:	01 96       	adiw	r24, 0x01	; 1
   248a0:	8a 8b       	std	Y+18, r24	; 0x12
				}
			}
			// Load flash buffer
			nvm_flash_load_word_to_buffer(page_address,w_value);
   248a2:	9b 8b       	std	Y+19, r25	; 0x13
   248a4:	2c 85       	ldd	r18, Y+12	; 0x0c
   248a6:	3d 85       	ldd	r19, Y+13	; 0x0d
   248a8:	8c 81       	ldd	r24, Y+4	; 0x04
   248aa:	9d 81       	ldd	r25, Y+5	; 0x05
   248ac:	ae 81       	ldd	r26, Y+6	; 0x06
   248ae:	bf 81       	ldd	r27, Y+7	; 0x07
   248b0:	a9 01       	movw	r20, r18
   248b2:	bc 01       	movw	r22, r24
   248b4:	cd 01       	movw	r24, r26
   248b6:	0f 94 e1 35 	call	0x26bc2	; 0x26bc2 <nvm_flash_load_word_to_buffer>
			page_address+=2;
   248ba:	8c 81       	ldd	r24, Y+4	; 0x04
   248bc:	9d 81       	ldd	r25, Y+5	; 0x05
   248be:	ae 81       	ldd	r26, Y+6	; 0x06
   248c0:	bf 81       	ldd	r27, Y+7	; 0x07
   248c2:	02 96       	adiw	r24, 0x02	; 2
   248c4:	a1 1d       	adc	r26, r1
   248c6:	b1 1d       	adc	r27, r1
   248c8:	8c 83       	std	Y+4, r24	; 0x04
   248ca:	9d 83       	std	Y+5, r25	; 0x05
   248cc:	ae 83       	std	Y+6, r26	; 0x06
	// For each page
	while ( len ) {
		b_flag_erase = false;

		nvm_wait_until_ready();
		for (page_pos=0; page_pos<FLASH_PAGE_SIZE; page_pos+=2 ) {
   248ce:	bf 83       	std	Y+7, r27	; 0x07
   248d0:	89 81       	ldd	r24, Y+1	; 0x01
   248d2:	9a 81       	ldd	r25, Y+2	; 0x02
   248d4:	02 96       	adiw	r24, 0x02	; 2
   248d6:	89 83       	std	Y+1, r24	; 0x01
   248d8:	9a 83       	std	Y+2, r25	; 0x02
   248da:	89 81       	ldd	r24, Y+1	; 0x01
   248dc:	9a 81       	ldd	r25, Y+2	; 0x02
   248de:	81 15       	cp	r24, r1
   248e0:	92 40       	sbci	r25, 0x02	; 2
   248e2:	08 f4       	brcc	.+2      	; 0x248e6 <nvm_flash_erase_and_write_buffer+0x188>
			nvm_flash_load_word_to_buffer(page_address,w_value);
			page_address+=2;
		}

		// Write flash buffer
		if (b_flag_erase) {
   248e4:	65 cf       	rjmp	.-310    	; 0x247b0 <nvm_flash_erase_and_write_buffer+0x52>
   248e6:	8b 81       	ldd	r24, Y+3	; 0x03
   248e8:	88 23       	and	r24, r24
			nvm_flash_atomic_write_app_page(page_address-FLASH_PAGE_SIZE);
   248ea:	59 f0       	breq	.+22     	; 0x24902 <nvm_flash_erase_and_write_buffer+0x1a4>
   248ec:	8c 81       	ldd	r24, Y+4	; 0x04
   248ee:	9d 81       	ldd	r25, Y+5	; 0x05
   248f0:	ae 81       	ldd	r26, Y+6	; 0x06
   248f2:	bf 81       	ldd	r27, Y+7	; 0x07
   248f4:	92 50       	subi	r25, 0x02	; 2
   248f6:	a1 09       	sbc	r26, r1
   248f8:	b1 09       	sbc	r27, r1
   248fa:	bc 01       	movw	r22, r24
   248fc:	cd 01       	movw	r24, r26
   248fe:	9b dc       	rcall	.-1738   	; 0x24236 <nvm_flash_atomic_write_app_page>
		}else{
			nvm_flash_split_write_app_page(page_address-FLASH_PAGE_SIZE);
   24900:	0a c0       	rjmp	.+20     	; 0x24916 <nvm_flash_erase_and_write_buffer+0x1b8>
   24902:	8c 81       	ldd	r24, Y+4	; 0x04
   24904:	9d 81       	ldd	r25, Y+5	; 0x05
   24906:	ae 81       	ldd	r26, Y+6	; 0x06
   24908:	bf 81       	ldd	r27, Y+7	; 0x07
   2490a:	92 50       	subi	r25, 0x02	; 2
   2490c:	a1 09       	sbc	r26, r1
   2490e:	b1 09       	sbc	r27, r1
   24910:	bc 01       	movw	r22, r24
   24912:	cd 01       	movw	r24, r26

	// Compute the start of the page to be modified
	page_address = opt_address-(opt_address%FLASH_PAGE_SIZE);

	// For each page
	while ( len ) {
   24914:	75 dc       	rcall	.-1814   	; 0x24200 <nvm_flash_split_write_app_page>
   24916:	8c 89       	ldd	r24, Y+20	; 0x14
   24918:	9d 89       	ldd	r25, Y+21	; 0x15
   2491a:	89 2b       	or	r24, r25
   2491c:	09 f0       	breq	.+2      	; 0x24920 <nvm_flash_erase_and_write_buffer+0x1c2>
			nvm_flash_atomic_write_app_page(page_address-FLASH_PAGE_SIZE);
		}else{
			nvm_flash_split_write_app_page(page_address-FLASH_PAGE_SIZE);
		}
	}
}
   2491e:	43 cf       	rjmp	.-378    	; 0x247a6 <nvm_flash_erase_and_write_buffer+0x48>
   24920:	00 00       	nop
   24922:	66 96       	adiw	r28, 0x16	; 22
   24924:	cd bf       	out	0x3d, r28	; 61
   24926:	de bf       	out	0x3e, r29	; 62
   24928:	df 91       	pop	r29
   2492a:	cf 91       	pop	r28
   2492c:	0f 91       	pop	r16
   2492e:	08 95       	ret

00024930 <nvm_read_byte>:
#endif

#ifndef __DOXYGEN__
	PUBLIC_FUNCTION(nvm_read_byte)
#if defined(__GNUC__)
	lds r20, NVM_CMD          ; Store NVM command register
   24930:	40 91 ca 01 	lds	r20, 0x01CA	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	mov ZL, r22               ; Load byte index into low byte of Z.
   24934:	e6 2f       	mov	r30, r22
	mov ZH, r23               ; Load high byte into Z.
   24936:	f7 2f       	mov	r31, r23
	sts NVM_CMD, r24          ; Load prepared command into NVM Command register.
   24938:	80 93 ca 01 	sts	0x01CA, r24	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	lpm r24, Z                ; Perform an LPM to read out byte
   2493c:	84 91       	lpm	r24, Z
	sts NVM_CMD, r20          ; Restore NVM command register
   2493e:	40 93 ca 01 	sts	0x01CA, r20	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	sts NVM_CMD, r16          ; Load prepared command into NVM Command register.
	lpm r16, Z                ; Perform an LPM to read out byte
	sts NVM_CMD, r20          ; Restore NVM command register
#endif

	ret
   24942:	08 95       	ret

00024944 <ccp_write_io>:

	PUBLIC_FUNCTION(ccp_write_io)

#if defined(__GNUC__)

	out     RAMPZ, r1               // Reset bits 23:16 of Z
   24944:	1b be       	out	0x3b, r1	; 59
	movw    r30, r24                // Load addr into Z
   24946:	fc 01       	movw	r30, r24
	ldi     r18, CCP_IOREG          // Load magic CCP value
   24948:	28 ed       	ldi	r18, 0xD8	; 216
	out     CCP, r18                // Start CCP handshake
   2494a:	24 bf       	out	0x34, r18	; 52
	st      Z, r22                  // Write value to I/O register
   2494c:	60 83       	st	Z, r22
	ret                             // Return to caller
   2494e:	08 95       	ret

00024950 <__subsf3>:
   24950:	50 58       	subi	r21, 0x80	; 128

00024952 <__addsf3>:
   24952:	bb 27       	eor	r27, r27
   24954:	aa 27       	eor	r26, r26
   24956:	0e d0       	rcall	.+28     	; 0x24974 <__addsf3x>
   24958:	28 c2       	rjmp	.+1104   	; 0x24daa <__fp_round>
   2495a:	f1 d1       	rcall	.+994    	; 0x24d3e <__fp_pscA>
   2495c:	30 f0       	brcs	.+12     	; 0x2496a <__addsf3+0x18>
   2495e:	f6 d1       	rcall	.+1004   	; 0x24d4c <__fp_pscB>
   24960:	20 f0       	brcs	.+8      	; 0x2496a <__addsf3+0x18>
   24962:	31 f4       	brne	.+12     	; 0x24970 <__addsf3+0x1e>
   24964:	9f 3f       	cpi	r25, 0xFF	; 255
   24966:	11 f4       	brne	.+4      	; 0x2496c <__addsf3+0x1a>
   24968:	1e f4       	brtc	.+6      	; 0x24970 <__addsf3+0x1e>
   2496a:	d6 c1       	rjmp	.+940    	; 0x24d18 <__fp_nan>
   2496c:	0e f4       	brtc	.+2      	; 0x24970 <__addsf3+0x1e>
   2496e:	e0 95       	com	r30
   24970:	e7 fb       	bst	r30, 7
   24972:	cc c1       	rjmp	.+920    	; 0x24d0c <__fp_inf>

00024974 <__addsf3x>:
   24974:	e9 2f       	mov	r30, r25
   24976:	3b d2       	rcall	.+1142   	; 0x24dee <__fp_split3>
   24978:	80 f3       	brcs	.-32     	; 0x2495a <__addsf3+0x8>
   2497a:	ba 17       	cp	r27, r26
   2497c:	62 07       	cpc	r22, r18
   2497e:	73 07       	cpc	r23, r19
   24980:	84 07       	cpc	r24, r20
   24982:	95 07       	cpc	r25, r21
   24984:	18 f0       	brcs	.+6      	; 0x2498c <__addsf3x+0x18>
   24986:	71 f4       	brne	.+28     	; 0x249a4 <__addsf3x+0x30>
   24988:	9e f5       	brtc	.+102    	; 0x249f0 <__addsf3x+0x7c>
   2498a:	53 c2       	rjmp	.+1190   	; 0x24e32 <__fp_zero>
   2498c:	0e f4       	brtc	.+2      	; 0x24990 <__addsf3x+0x1c>
   2498e:	e0 95       	com	r30
   24990:	0b 2e       	mov	r0, r27
   24992:	ba 2f       	mov	r27, r26
   24994:	a0 2d       	mov	r26, r0
   24996:	0b 01       	movw	r0, r22
   24998:	b9 01       	movw	r22, r18
   2499a:	90 01       	movw	r18, r0
   2499c:	0c 01       	movw	r0, r24
   2499e:	ca 01       	movw	r24, r20
   249a0:	a0 01       	movw	r20, r0
   249a2:	11 24       	eor	r1, r1
   249a4:	ff 27       	eor	r31, r31
   249a6:	59 1b       	sub	r21, r25
   249a8:	99 f0       	breq	.+38     	; 0x249d0 <__addsf3x+0x5c>
   249aa:	59 3f       	cpi	r21, 0xF9	; 249
   249ac:	50 f4       	brcc	.+20     	; 0x249c2 <__addsf3x+0x4e>
   249ae:	50 3e       	cpi	r21, 0xE0	; 224
   249b0:	68 f1       	brcs	.+90     	; 0x24a0c <__addsf3x+0x98>
   249b2:	1a 16       	cp	r1, r26
   249b4:	f0 40       	sbci	r31, 0x00	; 0
   249b6:	a2 2f       	mov	r26, r18
   249b8:	23 2f       	mov	r18, r19
   249ba:	34 2f       	mov	r19, r20
   249bc:	44 27       	eor	r20, r20
   249be:	58 5f       	subi	r21, 0xF8	; 248
   249c0:	f3 cf       	rjmp	.-26     	; 0x249a8 <__addsf3x+0x34>
   249c2:	46 95       	lsr	r20
   249c4:	37 95       	ror	r19
   249c6:	27 95       	ror	r18
   249c8:	a7 95       	ror	r26
   249ca:	f0 40       	sbci	r31, 0x00	; 0
   249cc:	53 95       	inc	r21
   249ce:	c9 f7       	brne	.-14     	; 0x249c2 <__addsf3x+0x4e>
   249d0:	7e f4       	brtc	.+30     	; 0x249f0 <__addsf3x+0x7c>
   249d2:	1f 16       	cp	r1, r31
   249d4:	ba 0b       	sbc	r27, r26
   249d6:	62 0b       	sbc	r22, r18
   249d8:	73 0b       	sbc	r23, r19
   249da:	84 0b       	sbc	r24, r20
   249dc:	ba f0       	brmi	.+46     	; 0x24a0c <__addsf3x+0x98>
   249de:	91 50       	subi	r25, 0x01	; 1
   249e0:	a1 f0       	breq	.+40     	; 0x24a0a <__addsf3x+0x96>
   249e2:	ff 0f       	add	r31, r31
   249e4:	bb 1f       	adc	r27, r27
   249e6:	66 1f       	adc	r22, r22
   249e8:	77 1f       	adc	r23, r23
   249ea:	88 1f       	adc	r24, r24
   249ec:	c2 f7       	brpl	.-16     	; 0x249de <__addsf3x+0x6a>
   249ee:	0e c0       	rjmp	.+28     	; 0x24a0c <__addsf3x+0x98>
   249f0:	ba 0f       	add	r27, r26
   249f2:	62 1f       	adc	r22, r18
   249f4:	73 1f       	adc	r23, r19
   249f6:	84 1f       	adc	r24, r20
   249f8:	48 f4       	brcc	.+18     	; 0x24a0c <__addsf3x+0x98>
   249fa:	87 95       	ror	r24
   249fc:	77 95       	ror	r23
   249fe:	67 95       	ror	r22
   24a00:	b7 95       	ror	r27
   24a02:	f7 95       	ror	r31
   24a04:	9e 3f       	cpi	r25, 0xFE	; 254
   24a06:	08 f0       	brcs	.+2      	; 0x24a0a <__addsf3x+0x96>
   24a08:	b3 cf       	rjmp	.-154    	; 0x24970 <__addsf3+0x1e>
   24a0a:	93 95       	inc	r25
   24a0c:	88 0f       	add	r24, r24
   24a0e:	08 f0       	brcs	.+2      	; 0x24a12 <__addsf3x+0x9e>
   24a10:	99 27       	eor	r25, r25
   24a12:	ee 0f       	add	r30, r30
   24a14:	97 95       	ror	r25
   24a16:	87 95       	ror	r24
   24a18:	08 95       	ret

00024a1a <__cmpsf2>:
   24a1a:	54 d1       	rcall	.+680    	; 0x24cc4 <__fp_cmp>
   24a1c:	08 f4       	brcc	.+2      	; 0x24a20 <__cmpsf2+0x6>
   24a1e:	81 e0       	ldi	r24, 0x01	; 1
   24a20:	08 95       	ret

00024a22 <cos>:
   24a22:	9c d1       	rcall	.+824    	; 0x24d5c <__fp_rempio2>
   24a24:	e3 95       	inc	r30
   24a26:	d2 c1       	rjmp	.+932    	; 0x24dcc <__fp_sinus>

00024a28 <__divsf3>:
   24a28:	0c d0       	rcall	.+24     	; 0x24a42 <__divsf3x>
   24a2a:	bf c1       	rjmp	.+894    	; 0x24daa <__fp_round>
   24a2c:	8f d1       	rcall	.+798    	; 0x24d4c <__fp_pscB>
   24a2e:	40 f0       	brcs	.+16     	; 0x24a40 <__divsf3+0x18>
   24a30:	86 d1       	rcall	.+780    	; 0x24d3e <__fp_pscA>
   24a32:	30 f0       	brcs	.+12     	; 0x24a40 <__divsf3+0x18>
   24a34:	21 f4       	brne	.+8      	; 0x24a3e <__divsf3+0x16>
   24a36:	5f 3f       	cpi	r21, 0xFF	; 255
   24a38:	19 f0       	breq	.+6      	; 0x24a40 <__divsf3+0x18>
   24a3a:	68 c1       	rjmp	.+720    	; 0x24d0c <__fp_inf>
   24a3c:	51 11       	cpse	r21, r1
   24a3e:	fa c1       	rjmp	.+1012   	; 0x24e34 <__fp_szero>
   24a40:	6b c1       	rjmp	.+726    	; 0x24d18 <__fp_nan>

00024a42 <__divsf3x>:
   24a42:	d5 d1       	rcall	.+938    	; 0x24dee <__fp_split3>
   24a44:	98 f3       	brcs	.-26     	; 0x24a2c <__divsf3+0x4>

00024a46 <__divsf3_pse>:
   24a46:	99 23       	and	r25, r25
   24a48:	c9 f3       	breq	.-14     	; 0x24a3c <__divsf3+0x14>
   24a4a:	55 23       	and	r21, r21
   24a4c:	b1 f3       	breq	.-20     	; 0x24a3a <__divsf3+0x12>
   24a4e:	95 1b       	sub	r25, r21
   24a50:	55 0b       	sbc	r21, r21
   24a52:	bb 27       	eor	r27, r27
   24a54:	aa 27       	eor	r26, r26
   24a56:	62 17       	cp	r22, r18
   24a58:	73 07       	cpc	r23, r19
   24a5a:	84 07       	cpc	r24, r20
   24a5c:	38 f0       	brcs	.+14     	; 0x24a6c <__divsf3_pse+0x26>
   24a5e:	9f 5f       	subi	r25, 0xFF	; 255
   24a60:	5f 4f       	sbci	r21, 0xFF	; 255
   24a62:	22 0f       	add	r18, r18
   24a64:	33 1f       	adc	r19, r19
   24a66:	44 1f       	adc	r20, r20
   24a68:	aa 1f       	adc	r26, r26
   24a6a:	a9 f3       	breq	.-22     	; 0x24a56 <__divsf3_pse+0x10>
   24a6c:	33 d0       	rcall	.+102    	; 0x24ad4 <__divsf3_pse+0x8e>
   24a6e:	0e 2e       	mov	r0, r30
   24a70:	3a f0       	brmi	.+14     	; 0x24a80 <__divsf3_pse+0x3a>
   24a72:	e0 e8       	ldi	r30, 0x80	; 128
   24a74:	30 d0       	rcall	.+96     	; 0x24ad6 <__divsf3_pse+0x90>
   24a76:	91 50       	subi	r25, 0x01	; 1
   24a78:	50 40       	sbci	r21, 0x00	; 0
   24a7a:	e6 95       	lsr	r30
   24a7c:	00 1c       	adc	r0, r0
   24a7e:	ca f7       	brpl	.-14     	; 0x24a72 <__divsf3_pse+0x2c>
   24a80:	29 d0       	rcall	.+82     	; 0x24ad4 <__divsf3_pse+0x8e>
   24a82:	fe 2f       	mov	r31, r30
   24a84:	27 d0       	rcall	.+78     	; 0x24ad4 <__divsf3_pse+0x8e>
   24a86:	66 0f       	add	r22, r22
   24a88:	77 1f       	adc	r23, r23
   24a8a:	88 1f       	adc	r24, r24
   24a8c:	bb 1f       	adc	r27, r27
   24a8e:	26 17       	cp	r18, r22
   24a90:	37 07       	cpc	r19, r23
   24a92:	48 07       	cpc	r20, r24
   24a94:	ab 07       	cpc	r26, r27
   24a96:	b0 e8       	ldi	r27, 0x80	; 128
   24a98:	09 f0       	breq	.+2      	; 0x24a9c <__divsf3_pse+0x56>
   24a9a:	bb 0b       	sbc	r27, r27
   24a9c:	80 2d       	mov	r24, r0
   24a9e:	bf 01       	movw	r22, r30
   24aa0:	ff 27       	eor	r31, r31
   24aa2:	93 58       	subi	r25, 0x83	; 131
   24aa4:	5f 4f       	sbci	r21, 0xFF	; 255
   24aa6:	2a f0       	brmi	.+10     	; 0x24ab2 <__divsf3_pse+0x6c>
   24aa8:	9e 3f       	cpi	r25, 0xFE	; 254
   24aaa:	51 05       	cpc	r21, r1
   24aac:	68 f0       	brcs	.+26     	; 0x24ac8 <__divsf3_pse+0x82>
   24aae:	2e c1       	rjmp	.+604    	; 0x24d0c <__fp_inf>
   24ab0:	c1 c1       	rjmp	.+898    	; 0x24e34 <__fp_szero>
   24ab2:	5f 3f       	cpi	r21, 0xFF	; 255
   24ab4:	ec f3       	brlt	.-6      	; 0x24ab0 <__divsf3_pse+0x6a>
   24ab6:	98 3e       	cpi	r25, 0xE8	; 232
   24ab8:	dc f3       	brlt	.-10     	; 0x24ab0 <__divsf3_pse+0x6a>
   24aba:	86 95       	lsr	r24
   24abc:	77 95       	ror	r23
   24abe:	67 95       	ror	r22
   24ac0:	b7 95       	ror	r27
   24ac2:	f7 95       	ror	r31
   24ac4:	9f 5f       	subi	r25, 0xFF	; 255
   24ac6:	c9 f7       	brne	.-14     	; 0x24aba <__divsf3_pse+0x74>
   24ac8:	88 0f       	add	r24, r24
   24aca:	91 1d       	adc	r25, r1
   24acc:	96 95       	lsr	r25
   24ace:	87 95       	ror	r24
   24ad0:	97 f9       	bld	r25, 7
   24ad2:	08 95       	ret
   24ad4:	e1 e0       	ldi	r30, 0x01	; 1
   24ad6:	66 0f       	add	r22, r22
   24ad8:	77 1f       	adc	r23, r23
   24ada:	88 1f       	adc	r24, r24
   24adc:	bb 1f       	adc	r27, r27
   24ade:	62 17       	cp	r22, r18
   24ae0:	73 07       	cpc	r23, r19
   24ae2:	84 07       	cpc	r24, r20
   24ae4:	ba 07       	cpc	r27, r26
   24ae6:	20 f0       	brcs	.+8      	; 0x24af0 <__divsf3_pse+0xaa>
   24ae8:	62 1b       	sub	r22, r18
   24aea:	73 0b       	sbc	r23, r19
   24aec:	84 0b       	sbc	r24, r20
   24aee:	ba 0b       	sbc	r27, r26
   24af0:	ee 1f       	adc	r30, r30
   24af2:	88 f7       	brcc	.-30     	; 0x24ad6 <__divsf3_pse+0x90>
   24af4:	e0 95       	com	r30
   24af6:	08 95       	ret

00024af8 <__fixsfdi>:
   24af8:	be e3       	ldi	r27, 0x3E	; 62
   24afa:	04 d0       	rcall	.+8      	; 0x24b04 <__fixunssfdi+0x2>
   24afc:	08 f4       	brcc	.+2      	; 0x24b00 <__fixsfdi+0x8>
   24afe:	90 e8       	ldi	r25, 0x80	; 128
   24b00:	08 95       	ret

00024b02 <__fixunssfdi>:
   24b02:	bf e3       	ldi	r27, 0x3F	; 63
   24b04:	22 27       	eor	r18, r18
   24b06:	33 27       	eor	r19, r19
   24b08:	a9 01       	movw	r20, r18
   24b0a:	79 d1       	rcall	.+754    	; 0x24dfe <__fp_splitA>
   24b0c:	58 f1       	brcs	.+86     	; 0x24b64 <__fixunssfdi+0x62>
   24b0e:	9f 57       	subi	r25, 0x7F	; 127
   24b10:	40 f1       	brcs	.+80     	; 0x24b62 <__fixunssfdi+0x60>
   24b12:	b9 17       	cp	r27, r25
   24b14:	38 f1       	brcs	.+78     	; 0x24b64 <__fixunssfdi+0x62>
   24b16:	bf e3       	ldi	r27, 0x3F	; 63
   24b18:	b9 1b       	sub	r27, r25
   24b1a:	99 27       	eor	r25, r25
   24b1c:	b8 50       	subi	r27, 0x08	; 8
   24b1e:	3a f4       	brpl	.+14     	; 0x24b2e <__fixunssfdi+0x2c>
   24b20:	66 0f       	add	r22, r22
   24b22:	77 1f       	adc	r23, r23
   24b24:	88 1f       	adc	r24, r24
   24b26:	99 1f       	adc	r25, r25
   24b28:	b3 95       	inc	r27
   24b2a:	d2 f3       	brmi	.-12     	; 0x24b20 <__fixunssfdi+0x1e>
   24b2c:	16 c0       	rjmp	.+44     	; 0x24b5a <__fixunssfdi+0x58>
   24b2e:	b8 50       	subi	r27, 0x08	; 8
   24b30:	4a f0       	brmi	.+18     	; 0x24b44 <__fixunssfdi+0x42>
   24b32:	23 2f       	mov	r18, r19
   24b34:	34 2f       	mov	r19, r20
   24b36:	45 2f       	mov	r20, r21
   24b38:	56 2f       	mov	r21, r22
   24b3a:	67 2f       	mov	r22, r23
   24b3c:	78 2f       	mov	r23, r24
   24b3e:	88 27       	eor	r24, r24
   24b40:	b8 50       	subi	r27, 0x08	; 8
   24b42:	ba f7       	brpl	.-18     	; 0x24b32 <__fixunssfdi+0x30>
   24b44:	b8 5f       	subi	r27, 0xF8	; 248
   24b46:	49 f0       	breq	.+18     	; 0x24b5a <__fixunssfdi+0x58>
   24b48:	86 95       	lsr	r24
   24b4a:	77 95       	ror	r23
   24b4c:	67 95       	ror	r22
   24b4e:	57 95       	ror	r21
   24b50:	47 95       	ror	r20
   24b52:	37 95       	ror	r19
   24b54:	27 95       	ror	r18
   24b56:	ba 95       	dec	r27
   24b58:	b9 f7       	brne	.-18     	; 0x24b48 <__fixunssfdi+0x46>
   24b5a:	0e f4       	brtc	.+2      	; 0x24b5e <__fixunssfdi+0x5c>
   24b5c:	e0 d0       	rcall	.+448    	; 0x24d1e <__fp_negdi>
   24b5e:	88 94       	clc
   24b60:	08 95       	ret
   24b62:	88 94       	clc
   24b64:	60 e0       	ldi	r22, 0x00	; 0
   24b66:	70 e0       	ldi	r23, 0x00	; 0
   24b68:	cb 01       	movw	r24, r22
   24b6a:	08 95       	ret

00024b6c <__fixsfsi>:
   24b6c:	04 d0       	rcall	.+8      	; 0x24b76 <__fixunssfsi>
   24b6e:	68 94       	set
   24b70:	b1 11       	cpse	r27, r1
   24b72:	60 c1       	rjmp	.+704    	; 0x24e34 <__fp_szero>
   24b74:	08 95       	ret

00024b76 <__fixunssfsi>:
   24b76:	43 d1       	rcall	.+646    	; 0x24dfe <__fp_splitA>
   24b78:	88 f0       	brcs	.+34     	; 0x24b9c <__fixunssfsi+0x26>
   24b7a:	9f 57       	subi	r25, 0x7F	; 127
   24b7c:	90 f0       	brcs	.+36     	; 0x24ba2 <__fixunssfsi+0x2c>
   24b7e:	b9 2f       	mov	r27, r25
   24b80:	99 27       	eor	r25, r25
   24b82:	b7 51       	subi	r27, 0x17	; 23
   24b84:	a0 f0       	brcs	.+40     	; 0x24bae <__fixunssfsi+0x38>
   24b86:	d1 f0       	breq	.+52     	; 0x24bbc <__fixunssfsi+0x46>
   24b88:	66 0f       	add	r22, r22
   24b8a:	77 1f       	adc	r23, r23
   24b8c:	88 1f       	adc	r24, r24
   24b8e:	99 1f       	adc	r25, r25
   24b90:	1a f0       	brmi	.+6      	; 0x24b98 <__fixunssfsi+0x22>
   24b92:	ba 95       	dec	r27
   24b94:	c9 f7       	brne	.-14     	; 0x24b88 <__fixunssfsi+0x12>
   24b96:	12 c0       	rjmp	.+36     	; 0x24bbc <__fixunssfsi+0x46>
   24b98:	b1 30       	cpi	r27, 0x01	; 1
   24b9a:	81 f0       	breq	.+32     	; 0x24bbc <__fixunssfsi+0x46>
   24b9c:	4a d1       	rcall	.+660    	; 0x24e32 <__fp_zero>
   24b9e:	b1 e0       	ldi	r27, 0x01	; 1
   24ba0:	08 95       	ret
   24ba2:	47 c1       	rjmp	.+654    	; 0x24e32 <__fp_zero>
   24ba4:	67 2f       	mov	r22, r23
   24ba6:	78 2f       	mov	r23, r24
   24ba8:	88 27       	eor	r24, r24
   24baa:	b8 5f       	subi	r27, 0xF8	; 248
   24bac:	39 f0       	breq	.+14     	; 0x24bbc <__fixunssfsi+0x46>
   24bae:	b9 3f       	cpi	r27, 0xF9	; 249
   24bb0:	cc f3       	brlt	.-14     	; 0x24ba4 <__fixunssfsi+0x2e>
   24bb2:	86 95       	lsr	r24
   24bb4:	77 95       	ror	r23
   24bb6:	67 95       	ror	r22
   24bb8:	b3 95       	inc	r27
   24bba:	d9 f7       	brne	.-10     	; 0x24bb2 <__fixunssfsi+0x3c>
   24bbc:	3e f4       	brtc	.+14     	; 0x24bcc <__fixunssfsi+0x56>
   24bbe:	90 95       	com	r25
   24bc0:	80 95       	com	r24
   24bc2:	70 95       	com	r23
   24bc4:	61 95       	neg	r22
   24bc6:	7f 4f       	sbci	r23, 0xFF	; 255
   24bc8:	8f 4f       	sbci	r24, 0xFF	; 255
   24bca:	9f 4f       	sbci	r25, 0xFF	; 255
   24bcc:	08 95       	ret

00024bce <__floatunsisf>:
   24bce:	e8 94       	clt
   24bd0:	09 c0       	rjmp	.+18     	; 0x24be4 <__floatsisf+0x12>

00024bd2 <__floatsisf>:
   24bd2:	97 fb       	bst	r25, 7
   24bd4:	3e f4       	brtc	.+14     	; 0x24be4 <__floatsisf+0x12>
   24bd6:	90 95       	com	r25
   24bd8:	80 95       	com	r24
   24bda:	70 95       	com	r23
   24bdc:	61 95       	neg	r22
   24bde:	7f 4f       	sbci	r23, 0xFF	; 255
   24be0:	8f 4f       	sbci	r24, 0xFF	; 255
   24be2:	9f 4f       	sbci	r25, 0xFF	; 255
   24be4:	99 23       	and	r25, r25
   24be6:	a9 f0       	breq	.+42     	; 0x24c12 <__floatsisf+0x40>
   24be8:	f9 2f       	mov	r31, r25
   24bea:	96 e9       	ldi	r25, 0x96	; 150
   24bec:	bb 27       	eor	r27, r27
   24bee:	93 95       	inc	r25
   24bf0:	f6 95       	lsr	r31
   24bf2:	87 95       	ror	r24
   24bf4:	77 95       	ror	r23
   24bf6:	67 95       	ror	r22
   24bf8:	b7 95       	ror	r27
   24bfa:	f1 11       	cpse	r31, r1
   24bfc:	f8 cf       	rjmp	.-16     	; 0x24bee <__floatsisf+0x1c>
   24bfe:	fa f4       	brpl	.+62     	; 0x24c3e <__floatsisf+0x6c>
   24c00:	bb 0f       	add	r27, r27
   24c02:	11 f4       	brne	.+4      	; 0x24c08 <__floatsisf+0x36>
   24c04:	60 ff       	sbrs	r22, 0
   24c06:	1b c0       	rjmp	.+54     	; 0x24c3e <__floatsisf+0x6c>
   24c08:	6f 5f       	subi	r22, 0xFF	; 255
   24c0a:	7f 4f       	sbci	r23, 0xFF	; 255
   24c0c:	8f 4f       	sbci	r24, 0xFF	; 255
   24c0e:	9f 4f       	sbci	r25, 0xFF	; 255
   24c10:	16 c0       	rjmp	.+44     	; 0x24c3e <__floatsisf+0x6c>
   24c12:	88 23       	and	r24, r24
   24c14:	11 f0       	breq	.+4      	; 0x24c1a <__floatsisf+0x48>
   24c16:	96 e9       	ldi	r25, 0x96	; 150
   24c18:	11 c0       	rjmp	.+34     	; 0x24c3c <__floatsisf+0x6a>
   24c1a:	77 23       	and	r23, r23
   24c1c:	21 f0       	breq	.+8      	; 0x24c26 <__floatsisf+0x54>
   24c1e:	9e e8       	ldi	r25, 0x8E	; 142
   24c20:	87 2f       	mov	r24, r23
   24c22:	76 2f       	mov	r23, r22
   24c24:	05 c0       	rjmp	.+10     	; 0x24c30 <__floatsisf+0x5e>
   24c26:	66 23       	and	r22, r22
   24c28:	71 f0       	breq	.+28     	; 0x24c46 <__floatsisf+0x74>
   24c2a:	96 e8       	ldi	r25, 0x86	; 134
   24c2c:	86 2f       	mov	r24, r22
   24c2e:	70 e0       	ldi	r23, 0x00	; 0
   24c30:	60 e0       	ldi	r22, 0x00	; 0
   24c32:	2a f0       	brmi	.+10     	; 0x24c3e <__floatsisf+0x6c>
   24c34:	9a 95       	dec	r25
   24c36:	66 0f       	add	r22, r22
   24c38:	77 1f       	adc	r23, r23
   24c3a:	88 1f       	adc	r24, r24
   24c3c:	da f7       	brpl	.-10     	; 0x24c34 <__floatsisf+0x62>
   24c3e:	88 0f       	add	r24, r24
   24c40:	96 95       	lsr	r25
   24c42:	87 95       	ror	r24
   24c44:	97 f9       	bld	r25, 7
   24c46:	08 95       	ret

00024c48 <__floatundisf>:
   24c48:	e8 94       	clt

00024c4a <__fp_di2sf>:
   24c4a:	f9 2f       	mov	r31, r25
   24c4c:	96 eb       	ldi	r25, 0xB6	; 182
   24c4e:	ff 23       	and	r31, r31
   24c50:	81 f0       	breq	.+32     	; 0x24c72 <__fp_di2sf+0x28>
   24c52:	12 16       	cp	r1, r18
   24c54:	13 06       	cpc	r1, r19
   24c56:	14 06       	cpc	r1, r20
   24c58:	44 0b       	sbc	r20, r20
   24c5a:	93 95       	inc	r25
   24c5c:	f6 95       	lsr	r31
   24c5e:	87 95       	ror	r24
   24c60:	77 95       	ror	r23
   24c62:	67 95       	ror	r22
   24c64:	57 95       	ror	r21
   24c66:	40 40       	sbci	r20, 0x00	; 0
   24c68:	ff 23       	and	r31, r31
   24c6a:	b9 f7       	brne	.-18     	; 0x24c5a <__fp_di2sf+0x10>
   24c6c:	1b c0       	rjmp	.+54     	; 0x24ca4 <__fp_di2sf+0x5a>
   24c6e:	99 27       	eor	r25, r25
   24c70:	08 95       	ret
   24c72:	88 23       	and	r24, r24
   24c74:	51 f4       	brne	.+20     	; 0x24c8a <__fp_di2sf+0x40>
   24c76:	98 50       	subi	r25, 0x08	; 8
   24c78:	d2 f7       	brpl	.-12     	; 0x24c6e <__fp_di2sf+0x24>
   24c7a:	87 2b       	or	r24, r23
   24c7c:	76 2f       	mov	r23, r22
   24c7e:	65 2f       	mov	r22, r21
   24c80:	54 2f       	mov	r21, r20
   24c82:	43 2f       	mov	r20, r19
   24c84:	32 2f       	mov	r19, r18
   24c86:	20 e0       	ldi	r18, 0x00	; 0
   24c88:	b1 f3       	breq	.-20     	; 0x24c76 <__fp_di2sf+0x2c>
   24c8a:	12 16       	cp	r1, r18
   24c8c:	13 06       	cpc	r1, r19
   24c8e:	14 06       	cpc	r1, r20
   24c90:	44 0b       	sbc	r20, r20
   24c92:	88 23       	and	r24, r24
   24c94:	3a f0       	brmi	.+14     	; 0x24ca4 <__fp_di2sf+0x5a>
   24c96:	9a 95       	dec	r25
   24c98:	44 0f       	add	r20, r20
   24c9a:	55 1f       	adc	r21, r21
   24c9c:	66 1f       	adc	r22, r22
   24c9e:	77 1f       	adc	r23, r23
   24ca0:	88 1f       	adc	r24, r24
   24ca2:	ca f7       	brpl	.-14     	; 0x24c96 <__fp_di2sf+0x4c>
   24ca4:	55 23       	and	r21, r21
   24ca6:	4a f4       	brpl	.+18     	; 0x24cba <__fp_di2sf+0x70>
   24ca8:	44 0f       	add	r20, r20
   24caa:	55 1f       	adc	r21, r21
   24cac:	11 f4       	brne	.+4      	; 0x24cb2 <__fp_di2sf+0x68>
   24cae:	60 ff       	sbrs	r22, 0
   24cb0:	04 c0       	rjmp	.+8      	; 0x24cba <__fp_di2sf+0x70>
   24cb2:	6f 5f       	subi	r22, 0xFF	; 255
   24cb4:	7f 4f       	sbci	r23, 0xFF	; 255
   24cb6:	8f 4f       	sbci	r24, 0xFF	; 255
   24cb8:	9f 4f       	sbci	r25, 0xFF	; 255
   24cba:	88 0f       	add	r24, r24
   24cbc:	96 95       	lsr	r25
   24cbe:	87 95       	ror	r24
   24cc0:	97 f9       	bld	r25, 7
   24cc2:	08 95       	ret

00024cc4 <__fp_cmp>:
   24cc4:	99 0f       	add	r25, r25
   24cc6:	00 08       	sbc	r0, r0
   24cc8:	55 0f       	add	r21, r21
   24cca:	aa 0b       	sbc	r26, r26
   24ccc:	e0 e8       	ldi	r30, 0x80	; 128
   24cce:	fe ef       	ldi	r31, 0xFE	; 254
   24cd0:	16 16       	cp	r1, r22
   24cd2:	17 06       	cpc	r1, r23
   24cd4:	e8 07       	cpc	r30, r24
   24cd6:	f9 07       	cpc	r31, r25
   24cd8:	c0 f0       	brcs	.+48     	; 0x24d0a <__fp_cmp+0x46>
   24cda:	12 16       	cp	r1, r18
   24cdc:	13 06       	cpc	r1, r19
   24cde:	e4 07       	cpc	r30, r20
   24ce0:	f5 07       	cpc	r31, r21
   24ce2:	98 f0       	brcs	.+38     	; 0x24d0a <__fp_cmp+0x46>
   24ce4:	62 1b       	sub	r22, r18
   24ce6:	73 0b       	sbc	r23, r19
   24ce8:	84 0b       	sbc	r24, r20
   24cea:	95 0b       	sbc	r25, r21
   24cec:	39 f4       	brne	.+14     	; 0x24cfc <__fp_cmp+0x38>
   24cee:	0a 26       	eor	r0, r26
   24cf0:	61 f0       	breq	.+24     	; 0x24d0a <__fp_cmp+0x46>
   24cf2:	23 2b       	or	r18, r19
   24cf4:	24 2b       	or	r18, r20
   24cf6:	25 2b       	or	r18, r21
   24cf8:	21 f4       	brne	.+8      	; 0x24d02 <__fp_cmp+0x3e>
   24cfa:	08 95       	ret
   24cfc:	0a 26       	eor	r0, r26
   24cfe:	09 f4       	brne	.+2      	; 0x24d02 <__fp_cmp+0x3e>
   24d00:	a1 40       	sbci	r26, 0x01	; 1
   24d02:	a6 95       	lsr	r26
   24d04:	8f ef       	ldi	r24, 0xFF	; 255
   24d06:	81 1d       	adc	r24, r1
   24d08:	81 1d       	adc	r24, r1
   24d0a:	08 95       	ret

00024d0c <__fp_inf>:
   24d0c:	97 f9       	bld	r25, 7
   24d0e:	9f 67       	ori	r25, 0x7F	; 127
   24d10:	80 e8       	ldi	r24, 0x80	; 128
   24d12:	70 e0       	ldi	r23, 0x00	; 0
   24d14:	60 e0       	ldi	r22, 0x00	; 0
   24d16:	08 95       	ret

00024d18 <__fp_nan>:
   24d18:	9f ef       	ldi	r25, 0xFF	; 255
   24d1a:	80 ec       	ldi	r24, 0xC0	; 192
   24d1c:	08 95       	ret

00024d1e <__fp_negdi>:
   24d1e:	90 95       	com	r25
   24d20:	80 95       	com	r24
   24d22:	70 95       	com	r23
   24d24:	60 95       	com	r22
   24d26:	50 95       	com	r21
   24d28:	40 95       	com	r20
   24d2a:	30 95       	com	r19
   24d2c:	21 95       	neg	r18
   24d2e:	3f 4f       	sbci	r19, 0xFF	; 255
   24d30:	4f 4f       	sbci	r20, 0xFF	; 255
   24d32:	5f 4f       	sbci	r21, 0xFF	; 255
   24d34:	6f 4f       	sbci	r22, 0xFF	; 255
   24d36:	7f 4f       	sbci	r23, 0xFF	; 255
   24d38:	8f 4f       	sbci	r24, 0xFF	; 255
   24d3a:	9f 4f       	sbci	r25, 0xFF	; 255
   24d3c:	08 95       	ret

00024d3e <__fp_pscA>:
   24d3e:	00 24       	eor	r0, r0
   24d40:	0a 94       	dec	r0
   24d42:	16 16       	cp	r1, r22
   24d44:	17 06       	cpc	r1, r23
   24d46:	18 06       	cpc	r1, r24
   24d48:	09 06       	cpc	r0, r25
   24d4a:	08 95       	ret

00024d4c <__fp_pscB>:
   24d4c:	00 24       	eor	r0, r0
   24d4e:	0a 94       	dec	r0
   24d50:	12 16       	cp	r1, r18
   24d52:	13 06       	cpc	r1, r19
   24d54:	14 06       	cpc	r1, r20
   24d56:	05 06       	cpc	r0, r21
   24d58:	08 95       	ret
   24d5a:	de cf       	rjmp	.-68     	; 0x24d18 <__fp_nan>

00024d5c <__fp_rempio2>:
   24d5c:	50 d0       	rcall	.+160    	; 0x24dfe <__fp_splitA>
   24d5e:	e8 f3       	brcs	.-6      	; 0x24d5a <__fp_pscB+0xe>
   24d60:	e8 94       	clt
   24d62:	e0 e0       	ldi	r30, 0x00	; 0
   24d64:	bb 27       	eor	r27, r27
   24d66:	9f 57       	subi	r25, 0x7F	; 127
   24d68:	f0 f0       	brcs	.+60     	; 0x24da6 <__fp_rempio2+0x4a>
   24d6a:	2a ed       	ldi	r18, 0xDA	; 218
   24d6c:	3f e0       	ldi	r19, 0x0F	; 15
   24d6e:	49 ec       	ldi	r20, 0xC9	; 201
   24d70:	06 c0       	rjmp	.+12     	; 0x24d7e <__fp_rempio2+0x22>
   24d72:	ee 0f       	add	r30, r30
   24d74:	bb 0f       	add	r27, r27
   24d76:	66 1f       	adc	r22, r22
   24d78:	77 1f       	adc	r23, r23
   24d7a:	88 1f       	adc	r24, r24
   24d7c:	28 f0       	brcs	.+10     	; 0x24d88 <__fp_rempio2+0x2c>
   24d7e:	b2 3a       	cpi	r27, 0xA2	; 162
   24d80:	62 07       	cpc	r22, r18
   24d82:	73 07       	cpc	r23, r19
   24d84:	84 07       	cpc	r24, r20
   24d86:	28 f0       	brcs	.+10     	; 0x24d92 <__fp_rempio2+0x36>
   24d88:	b2 5a       	subi	r27, 0xA2	; 162
   24d8a:	62 0b       	sbc	r22, r18
   24d8c:	73 0b       	sbc	r23, r19
   24d8e:	84 0b       	sbc	r24, r20
   24d90:	e3 95       	inc	r30
   24d92:	9a 95       	dec	r25
   24d94:	72 f7       	brpl	.-36     	; 0x24d72 <__fp_rempio2+0x16>
   24d96:	80 38       	cpi	r24, 0x80	; 128
   24d98:	30 f4       	brcc	.+12     	; 0x24da6 <__fp_rempio2+0x4a>
   24d9a:	9a 95       	dec	r25
   24d9c:	bb 0f       	add	r27, r27
   24d9e:	66 1f       	adc	r22, r22
   24da0:	77 1f       	adc	r23, r23
   24da2:	88 1f       	adc	r24, r24
   24da4:	d2 f7       	brpl	.-12     	; 0x24d9a <__fp_rempio2+0x3e>
   24da6:	90 48       	sbci	r25, 0x80	; 128
   24da8:	be c1       	rjmp	.+892    	; 0x25126 <__fp_mpack_finite>

00024daa <__fp_round>:
   24daa:	09 2e       	mov	r0, r25
   24dac:	03 94       	inc	r0
   24dae:	00 0c       	add	r0, r0
   24db0:	11 f4       	brne	.+4      	; 0x24db6 <__fp_round+0xc>
   24db2:	88 23       	and	r24, r24
   24db4:	52 f0       	brmi	.+20     	; 0x24dca <__fp_round+0x20>
   24db6:	bb 0f       	add	r27, r27
   24db8:	40 f4       	brcc	.+16     	; 0x24dca <__fp_round+0x20>
   24dba:	bf 2b       	or	r27, r31
   24dbc:	11 f4       	brne	.+4      	; 0x24dc2 <__fp_round+0x18>
   24dbe:	60 ff       	sbrs	r22, 0
   24dc0:	04 c0       	rjmp	.+8      	; 0x24dca <__fp_round+0x20>
   24dc2:	6f 5f       	subi	r22, 0xFF	; 255
   24dc4:	7f 4f       	sbci	r23, 0xFF	; 255
   24dc6:	8f 4f       	sbci	r24, 0xFF	; 255
   24dc8:	9f 4f       	sbci	r25, 0xFF	; 255
   24dca:	08 95       	ret

00024dcc <__fp_sinus>:
   24dcc:	ef 93       	push	r30
   24dce:	e0 ff       	sbrs	r30, 0
   24dd0:	06 c0       	rjmp	.+12     	; 0x24dde <__fp_sinus+0x12>
   24dd2:	a2 ea       	ldi	r26, 0xA2	; 162
   24dd4:	2a ed       	ldi	r18, 0xDA	; 218
   24dd6:	3f e0       	ldi	r19, 0x0F	; 15
   24dd8:	49 ec       	ldi	r20, 0xC9	; 201
   24dda:	5f eb       	ldi	r21, 0xBF	; 191
   24ddc:	cb dd       	rcall	.-1130   	; 0x24974 <__addsf3x>
   24dde:	e5 df       	rcall	.-54     	; 0x24daa <__fp_round>
   24de0:	0f 90       	pop	r0
   24de2:	03 94       	inc	r0
   24de4:	01 fc       	sbrc	r0, 1
   24de6:	90 58       	subi	r25, 0x80	; 128
   24de8:	ee e3       	ldi	r30, 0x3E	; 62
   24dea:	f2 e0       	ldi	r31, 0x02	; 2
   24dec:	d4 c1       	rjmp	.+936    	; 0x25196 <__fp_powsodd>

00024dee <__fp_split3>:
   24dee:	57 fd       	sbrc	r21, 7
   24df0:	90 58       	subi	r25, 0x80	; 128
   24df2:	44 0f       	add	r20, r20
   24df4:	55 1f       	adc	r21, r21
   24df6:	59 f0       	breq	.+22     	; 0x24e0e <__fp_splitA+0x10>
   24df8:	5f 3f       	cpi	r21, 0xFF	; 255
   24dfa:	71 f0       	breq	.+28     	; 0x24e18 <__fp_splitA+0x1a>
   24dfc:	47 95       	ror	r20

00024dfe <__fp_splitA>:
   24dfe:	88 0f       	add	r24, r24
   24e00:	97 fb       	bst	r25, 7
   24e02:	99 1f       	adc	r25, r25
   24e04:	61 f0       	breq	.+24     	; 0x24e1e <__fp_splitA+0x20>
   24e06:	9f 3f       	cpi	r25, 0xFF	; 255
   24e08:	79 f0       	breq	.+30     	; 0x24e28 <__fp_splitA+0x2a>
   24e0a:	87 95       	ror	r24
   24e0c:	08 95       	ret
   24e0e:	12 16       	cp	r1, r18
   24e10:	13 06       	cpc	r1, r19
   24e12:	14 06       	cpc	r1, r20
   24e14:	55 1f       	adc	r21, r21
   24e16:	f2 cf       	rjmp	.-28     	; 0x24dfc <__fp_split3+0xe>
   24e18:	46 95       	lsr	r20
   24e1a:	f1 df       	rcall	.-30     	; 0x24dfe <__fp_splitA>
   24e1c:	08 c0       	rjmp	.+16     	; 0x24e2e <__fp_splitA+0x30>
   24e1e:	16 16       	cp	r1, r22
   24e20:	17 06       	cpc	r1, r23
   24e22:	18 06       	cpc	r1, r24
   24e24:	99 1f       	adc	r25, r25
   24e26:	f1 cf       	rjmp	.-30     	; 0x24e0a <__fp_splitA+0xc>
   24e28:	86 95       	lsr	r24
   24e2a:	71 05       	cpc	r23, r1
   24e2c:	61 05       	cpc	r22, r1
   24e2e:	08 94       	sec
   24e30:	08 95       	ret

00024e32 <__fp_zero>:
   24e32:	e8 94       	clt

00024e34 <__fp_szero>:
   24e34:	bb 27       	eor	r27, r27
   24e36:	66 27       	eor	r22, r22
   24e38:	77 27       	eor	r23, r23
   24e3a:	cb 01       	movw	r24, r22
   24e3c:	97 f9       	bld	r25, 7
   24e3e:	08 95       	ret

00024e40 <__gesf2>:
   24e40:	41 df       	rcall	.-382    	; 0x24cc4 <__fp_cmp>
   24e42:	08 f4       	brcc	.+2      	; 0x24e46 <__gesf2+0x6>
   24e44:	8f ef       	ldi	r24, 0xFF	; 255
   24e46:	08 95       	ret
   24e48:	0e f0       	brts	.+2      	; 0x24e4c <__gesf2+0xc>
   24e4a:	6b c1       	rjmp	.+726    	; 0x25122 <__fp_mpack>
   24e4c:	65 cf       	rjmp	.-310    	; 0x24d18 <__fp_nan>
   24e4e:	68 94       	set
   24e50:	5d cf       	rjmp	.-326    	; 0x24d0c <__fp_inf>

00024e52 <log>:
   24e52:	d5 df       	rcall	.-86     	; 0x24dfe <__fp_splitA>
   24e54:	c8 f3       	brcs	.-14     	; 0x24e48 <__gesf2+0x8>
   24e56:	99 23       	and	r25, r25
   24e58:	d1 f3       	breq	.-12     	; 0x24e4e <__gesf2+0xe>
   24e5a:	c6 f3       	brts	.-16     	; 0x24e4c <__gesf2+0xc>
   24e5c:	df 93       	push	r29
   24e5e:	cf 93       	push	r28
   24e60:	1f 93       	push	r17
   24e62:	0f 93       	push	r16
   24e64:	ff 92       	push	r15
   24e66:	c9 2f       	mov	r28, r25
   24e68:	dd 27       	eor	r29, r29
   24e6a:	88 23       	and	r24, r24
   24e6c:	2a f0       	brmi	.+10     	; 0x24e78 <log+0x26>
   24e6e:	21 97       	sbiw	r28, 0x01	; 1
   24e70:	66 0f       	add	r22, r22
   24e72:	77 1f       	adc	r23, r23
   24e74:	88 1f       	adc	r24, r24
   24e76:	da f7       	brpl	.-10     	; 0x24e6e <log+0x1c>
   24e78:	20 e0       	ldi	r18, 0x00	; 0
   24e7a:	30 e0       	ldi	r19, 0x00	; 0
   24e7c:	40 e8       	ldi	r20, 0x80	; 128
   24e7e:	5f eb       	ldi	r21, 0xBF	; 191
   24e80:	9f e3       	ldi	r25, 0x3F	; 63
   24e82:	88 39       	cpi	r24, 0x98	; 152
   24e84:	20 f0       	brcs	.+8      	; 0x24e8e <log+0x3c>
   24e86:	80 3e       	cpi	r24, 0xE0	; 224
   24e88:	30 f0       	brcs	.+12     	; 0x24e96 <log+0x44>
   24e8a:	21 96       	adiw	r28, 0x01	; 1
   24e8c:	8f 77       	andi	r24, 0x7F	; 127
   24e8e:	61 dd       	rcall	.-1342   	; 0x24952 <__addsf3>
   24e90:	ec e5       	ldi	r30, 0x5C	; 92
   24e92:	f2 e0       	ldi	r31, 0x02	; 2
   24e94:	03 c0       	rjmp	.+6      	; 0x24e9c <log+0x4a>
   24e96:	5d dd       	rcall	.-1350   	; 0x24952 <__addsf3>
   24e98:	e9 e8       	ldi	r30, 0x89	; 137
   24e9a:	f2 e0       	ldi	r31, 0x02	; 2
   24e9c:	57 d1       	rcall	.+686    	; 0x2514c <__fp_powser>
   24e9e:	8b 01       	movw	r16, r22
   24ea0:	be 01       	movw	r22, r28
   24ea2:	ec 01       	movw	r28, r24
   24ea4:	fb 2e       	mov	r15, r27
   24ea6:	6f 57       	subi	r22, 0x7F	; 127
   24ea8:	71 09       	sbc	r23, r1
   24eaa:	75 95       	asr	r23
   24eac:	77 1f       	adc	r23, r23
   24eae:	88 0b       	sbc	r24, r24
   24eb0:	99 0b       	sbc	r25, r25
   24eb2:	8f de       	rcall	.-738    	; 0x24bd2 <__floatsisf>
   24eb4:	28 e1       	ldi	r18, 0x18	; 24
   24eb6:	32 e7       	ldi	r19, 0x72	; 114
   24eb8:	41 e3       	ldi	r20, 0x31	; 49
   24eba:	5f e3       	ldi	r21, 0x3F	; 63
   24ebc:	16 d0       	rcall	.+44     	; 0x24eea <__mulsf3x>
   24ebe:	af 2d       	mov	r26, r15
   24ec0:	98 01       	movw	r18, r16
   24ec2:	ae 01       	movw	r20, r28
   24ec4:	ff 90       	pop	r15
   24ec6:	0f 91       	pop	r16
   24ec8:	1f 91       	pop	r17
   24eca:	cf 91       	pop	r28
   24ecc:	df 91       	pop	r29
   24ece:	52 dd       	rcall	.-1372   	; 0x24974 <__addsf3x>
   24ed0:	6c cf       	rjmp	.-296    	; 0x24daa <__fp_round>

00024ed2 <__mulsf3>:
   24ed2:	0b d0       	rcall	.+22     	; 0x24eea <__mulsf3x>
   24ed4:	6a cf       	rjmp	.-300    	; 0x24daa <__fp_round>
   24ed6:	33 df       	rcall	.-410    	; 0x24d3e <__fp_pscA>
   24ed8:	28 f0       	brcs	.+10     	; 0x24ee4 <__mulsf3+0x12>
   24eda:	38 df       	rcall	.-400    	; 0x24d4c <__fp_pscB>
   24edc:	18 f0       	brcs	.+6      	; 0x24ee4 <__mulsf3+0x12>
   24ede:	95 23       	and	r25, r21
   24ee0:	09 f0       	breq	.+2      	; 0x24ee4 <__mulsf3+0x12>
   24ee2:	14 cf       	rjmp	.-472    	; 0x24d0c <__fp_inf>
   24ee4:	19 cf       	rjmp	.-462    	; 0x24d18 <__fp_nan>
   24ee6:	11 24       	eor	r1, r1
   24ee8:	a5 cf       	rjmp	.-182    	; 0x24e34 <__fp_szero>

00024eea <__mulsf3x>:
   24eea:	81 df       	rcall	.-254    	; 0x24dee <__fp_split3>
   24eec:	a0 f3       	brcs	.-24     	; 0x24ed6 <__mulsf3+0x4>

00024eee <__mulsf3_pse>:
   24eee:	95 9f       	mul	r25, r21
   24ef0:	d1 f3       	breq	.-12     	; 0x24ee6 <__mulsf3+0x14>
   24ef2:	95 0f       	add	r25, r21
   24ef4:	50 e0       	ldi	r21, 0x00	; 0
   24ef6:	55 1f       	adc	r21, r21
   24ef8:	62 9f       	mul	r22, r18
   24efa:	f0 01       	movw	r30, r0
   24efc:	72 9f       	mul	r23, r18
   24efe:	bb 27       	eor	r27, r27
   24f00:	f0 0d       	add	r31, r0
   24f02:	b1 1d       	adc	r27, r1
   24f04:	63 9f       	mul	r22, r19
   24f06:	aa 27       	eor	r26, r26
   24f08:	f0 0d       	add	r31, r0
   24f0a:	b1 1d       	adc	r27, r1
   24f0c:	aa 1f       	adc	r26, r26
   24f0e:	64 9f       	mul	r22, r20
   24f10:	66 27       	eor	r22, r22
   24f12:	b0 0d       	add	r27, r0
   24f14:	a1 1d       	adc	r26, r1
   24f16:	66 1f       	adc	r22, r22
   24f18:	82 9f       	mul	r24, r18
   24f1a:	22 27       	eor	r18, r18
   24f1c:	b0 0d       	add	r27, r0
   24f1e:	a1 1d       	adc	r26, r1
   24f20:	62 1f       	adc	r22, r18
   24f22:	73 9f       	mul	r23, r19
   24f24:	b0 0d       	add	r27, r0
   24f26:	a1 1d       	adc	r26, r1
   24f28:	62 1f       	adc	r22, r18
   24f2a:	83 9f       	mul	r24, r19
   24f2c:	a0 0d       	add	r26, r0
   24f2e:	61 1d       	adc	r22, r1
   24f30:	22 1f       	adc	r18, r18
   24f32:	74 9f       	mul	r23, r20
   24f34:	33 27       	eor	r19, r19
   24f36:	a0 0d       	add	r26, r0
   24f38:	61 1d       	adc	r22, r1
   24f3a:	23 1f       	adc	r18, r19
   24f3c:	84 9f       	mul	r24, r20
   24f3e:	60 0d       	add	r22, r0
   24f40:	21 1d       	adc	r18, r1
   24f42:	82 2f       	mov	r24, r18
   24f44:	76 2f       	mov	r23, r22
   24f46:	6a 2f       	mov	r22, r26
   24f48:	11 24       	eor	r1, r1
   24f4a:	9f 57       	subi	r25, 0x7F	; 127
   24f4c:	50 40       	sbci	r21, 0x00	; 0
   24f4e:	8a f0       	brmi	.+34     	; 0x24f72 <__mulsf3_pse+0x84>
   24f50:	e1 f0       	breq	.+56     	; 0x24f8a <__mulsf3_pse+0x9c>
   24f52:	88 23       	and	r24, r24
   24f54:	4a f0       	brmi	.+18     	; 0x24f68 <__mulsf3_pse+0x7a>
   24f56:	ee 0f       	add	r30, r30
   24f58:	ff 1f       	adc	r31, r31
   24f5a:	bb 1f       	adc	r27, r27
   24f5c:	66 1f       	adc	r22, r22
   24f5e:	77 1f       	adc	r23, r23
   24f60:	88 1f       	adc	r24, r24
   24f62:	91 50       	subi	r25, 0x01	; 1
   24f64:	50 40       	sbci	r21, 0x00	; 0
   24f66:	a9 f7       	brne	.-22     	; 0x24f52 <__mulsf3_pse+0x64>
   24f68:	9e 3f       	cpi	r25, 0xFE	; 254
   24f6a:	51 05       	cpc	r21, r1
   24f6c:	70 f0       	brcs	.+28     	; 0x24f8a <__mulsf3_pse+0x9c>
   24f6e:	ce ce       	rjmp	.-612    	; 0x24d0c <__fp_inf>
   24f70:	61 cf       	rjmp	.-318    	; 0x24e34 <__fp_szero>
   24f72:	5f 3f       	cpi	r21, 0xFF	; 255
   24f74:	ec f3       	brlt	.-6      	; 0x24f70 <__mulsf3_pse+0x82>
   24f76:	98 3e       	cpi	r25, 0xE8	; 232
   24f78:	dc f3       	brlt	.-10     	; 0x24f70 <__mulsf3_pse+0x82>
   24f7a:	86 95       	lsr	r24
   24f7c:	77 95       	ror	r23
   24f7e:	67 95       	ror	r22
   24f80:	b7 95       	ror	r27
   24f82:	f7 95       	ror	r31
   24f84:	e7 95       	ror	r30
   24f86:	9f 5f       	subi	r25, 0xFF	; 255
   24f88:	c1 f7       	brne	.-16     	; 0x24f7a <__mulsf3_pse+0x8c>
   24f8a:	fe 2b       	or	r31, r30
   24f8c:	88 0f       	add	r24, r24
   24f8e:	91 1d       	adc	r25, r1
   24f90:	96 95       	lsr	r25
   24f92:	87 95       	ror	r24
   24f94:	97 f9       	bld	r25, 7
   24f96:	08 95       	ret

00024f98 <pow>:
   24f98:	fa 01       	movw	r30, r20
   24f9a:	ee 0f       	add	r30, r30
   24f9c:	ff 1f       	adc	r31, r31
   24f9e:	30 96       	adiw	r30, 0x00	; 0
   24fa0:	21 05       	cpc	r18, r1
   24fa2:	31 05       	cpc	r19, r1
   24fa4:	99 f1       	breq	.+102    	; 0x2500c <pow+0x74>
   24fa6:	61 15       	cp	r22, r1
   24fa8:	71 05       	cpc	r23, r1
   24faa:	61 f4       	brne	.+24     	; 0x24fc4 <pow+0x2c>
   24fac:	80 38       	cpi	r24, 0x80	; 128
   24fae:	bf e3       	ldi	r27, 0x3F	; 63
   24fb0:	9b 07       	cpc	r25, r27
   24fb2:	49 f1       	breq	.+82     	; 0x25006 <pow+0x6e>
   24fb4:	68 94       	set
   24fb6:	90 38       	cpi	r25, 0x80	; 128
   24fb8:	81 05       	cpc	r24, r1
   24fba:	61 f0       	breq	.+24     	; 0x24fd4 <pow+0x3c>
   24fbc:	80 38       	cpi	r24, 0x80	; 128
   24fbe:	bf ef       	ldi	r27, 0xFF	; 255
   24fc0:	9b 07       	cpc	r25, r27
   24fc2:	41 f0       	breq	.+16     	; 0x24fd4 <pow+0x3c>
   24fc4:	99 23       	and	r25, r25
   24fc6:	42 f5       	brpl	.+80     	; 0x25018 <pow+0x80>
   24fc8:	ff 3f       	cpi	r31, 0xFF	; 255
   24fca:	e1 05       	cpc	r30, r1
   24fcc:	31 05       	cpc	r19, r1
   24fce:	21 05       	cpc	r18, r1
   24fd0:	11 f1       	breq	.+68     	; 0x25016 <pow+0x7e>
   24fd2:	e8 94       	clt
   24fd4:	08 94       	sec
   24fd6:	e7 95       	ror	r30
   24fd8:	d9 01       	movw	r26, r18
   24fda:	aa 23       	and	r26, r26
   24fdc:	29 f4       	brne	.+10     	; 0x24fe8 <pow+0x50>
   24fde:	ab 2f       	mov	r26, r27
   24fe0:	be 2f       	mov	r27, r30
   24fe2:	f8 5f       	subi	r31, 0xF8	; 248
   24fe4:	d0 f3       	brcs	.-12     	; 0x24fda <pow+0x42>
   24fe6:	10 c0       	rjmp	.+32     	; 0x25008 <pow+0x70>
   24fe8:	ff 5f       	subi	r31, 0xFF	; 255
   24fea:	70 f4       	brcc	.+28     	; 0x25008 <pow+0x70>
   24fec:	a6 95       	lsr	r26
   24fee:	e0 f7       	brcc	.-8      	; 0x24fe8 <pow+0x50>
   24ff0:	f7 39       	cpi	r31, 0x97	; 151
   24ff2:	50 f0       	brcs	.+20     	; 0x25008 <pow+0x70>
   24ff4:	19 f0       	breq	.+6      	; 0x24ffc <pow+0x64>
   24ff6:	ff 3a       	cpi	r31, 0xAF	; 175
   24ff8:	38 f4       	brcc	.+14     	; 0x25008 <pow+0x70>
   24ffa:	9f 77       	andi	r25, 0x7F	; 127
   24ffc:	9f 93       	push	r25
   24ffe:	0c d0       	rcall	.+24     	; 0x25018 <pow+0x80>
   25000:	0f 90       	pop	r0
   25002:	07 fc       	sbrc	r0, 7
   25004:	90 58       	subi	r25, 0x80	; 128
   25006:	08 95       	ret
   25008:	3e f0       	brts	.+14     	; 0x25018 <pow+0x80>
   2500a:	86 ce       	rjmp	.-756    	; 0x24d18 <__fp_nan>
   2500c:	60 e0       	ldi	r22, 0x00	; 0
   2500e:	70 e0       	ldi	r23, 0x00	; 0
   25010:	80 e8       	ldi	r24, 0x80	; 128
   25012:	9f e3       	ldi	r25, 0x3F	; 63
   25014:	08 95       	ret
   25016:	4f e7       	ldi	r20, 0x7F	; 127
   25018:	9f 77       	andi	r25, 0x7F	; 127
   2501a:	5f 93       	push	r21
   2501c:	4f 93       	push	r20
   2501e:	3f 93       	push	r19
   25020:	2f 93       	push	r18
   25022:	17 df       	rcall	.-466    	; 0x24e52 <log>
   25024:	2f 91       	pop	r18
   25026:	3f 91       	pop	r19
   25028:	4f 91       	pop	r20
   2502a:	5f 91       	pop	r21
   2502c:	52 df       	rcall	.-348    	; 0x24ed2 <__mulsf3>
   2502e:	4d c0       	rjmp	.+154    	; 0x250ca <exp>

00025030 <sin>:
   25030:	9f 93       	push	r25
   25032:	94 de       	rcall	.-728    	; 0x24d5c <__fp_rempio2>
   25034:	0f 90       	pop	r0
   25036:	07 fc       	sbrc	r0, 7
   25038:	ee 5f       	subi	r30, 0xFE	; 254
   2503a:	c8 ce       	rjmp	.-624    	; 0x24dcc <__fp_sinus>
   2503c:	11 f4       	brne	.+4      	; 0x25042 <sin+0x12>
   2503e:	0e f4       	brtc	.+2      	; 0x25042 <sin+0x12>
   25040:	6b ce       	rjmp	.-810    	; 0x24d18 <__fp_nan>
   25042:	6f c0       	rjmp	.+222    	; 0x25122 <__fp_mpack>

00025044 <sqrt>:
   25044:	dc de       	rcall	.-584    	; 0x24dfe <__fp_splitA>
   25046:	d0 f3       	brcs	.-12     	; 0x2503c <sin+0xc>
   25048:	99 23       	and	r25, r25
   2504a:	d9 f3       	breq	.-10     	; 0x25042 <sin+0x12>
   2504c:	ce f3       	brts	.-14     	; 0x25040 <sin+0x10>
   2504e:	9f 57       	subi	r25, 0x7F	; 127
   25050:	55 0b       	sbc	r21, r21
   25052:	87 ff       	sbrs	r24, 7
   25054:	74 d0       	rcall	.+232    	; 0x2513e <__fp_norm2>
   25056:	00 24       	eor	r0, r0
   25058:	a0 e6       	ldi	r26, 0x60	; 96
   2505a:	40 ea       	ldi	r20, 0xA0	; 160
   2505c:	90 01       	movw	r18, r0
   2505e:	80 58       	subi	r24, 0x80	; 128
   25060:	56 95       	lsr	r21
   25062:	97 95       	ror	r25
   25064:	28 f4       	brcc	.+10     	; 0x25070 <sqrt+0x2c>
   25066:	80 5c       	subi	r24, 0xC0	; 192
   25068:	66 0f       	add	r22, r22
   2506a:	77 1f       	adc	r23, r23
   2506c:	88 1f       	adc	r24, r24
   2506e:	20 f0       	brcs	.+8      	; 0x25078 <sqrt+0x34>
   25070:	26 17       	cp	r18, r22
   25072:	37 07       	cpc	r19, r23
   25074:	48 07       	cpc	r20, r24
   25076:	30 f4       	brcc	.+12     	; 0x25084 <sqrt+0x40>
   25078:	62 1b       	sub	r22, r18
   2507a:	73 0b       	sbc	r23, r19
   2507c:	84 0b       	sbc	r24, r20
   2507e:	20 29       	or	r18, r0
   25080:	31 29       	or	r19, r1
   25082:	4a 2b       	or	r20, r26
   25084:	a6 95       	lsr	r26
   25086:	17 94       	ror	r1
   25088:	07 94       	ror	r0
   2508a:	20 25       	eor	r18, r0
   2508c:	31 25       	eor	r19, r1
   2508e:	4a 27       	eor	r20, r26
   25090:	58 f7       	brcc	.-42     	; 0x25068 <sqrt+0x24>
   25092:	66 0f       	add	r22, r22
   25094:	77 1f       	adc	r23, r23
   25096:	88 1f       	adc	r24, r24
   25098:	20 f0       	brcs	.+8      	; 0x250a2 <sqrt+0x5e>
   2509a:	26 17       	cp	r18, r22
   2509c:	37 07       	cpc	r19, r23
   2509e:	48 07       	cpc	r20, r24
   250a0:	30 f4       	brcc	.+12     	; 0x250ae <sqrt+0x6a>
   250a2:	62 0b       	sbc	r22, r18
   250a4:	73 0b       	sbc	r23, r19
   250a6:	84 0b       	sbc	r24, r20
   250a8:	20 0d       	add	r18, r0
   250aa:	31 1d       	adc	r19, r1
   250ac:	41 1d       	adc	r20, r1
   250ae:	a0 95       	com	r26
   250b0:	81 f7       	brne	.-32     	; 0x25092 <sqrt+0x4e>
   250b2:	b9 01       	movw	r22, r18
   250b4:	84 2f       	mov	r24, r20
   250b6:	91 58       	subi	r25, 0x81	; 129
   250b8:	88 0f       	add	r24, r24
   250ba:	96 95       	lsr	r25
   250bc:	87 95       	ror	r24
   250be:	08 95       	ret
   250c0:	19 f4       	brne	.+6      	; 0x250c8 <sqrt+0x84>
   250c2:	0e f0       	brts	.+2      	; 0x250c6 <sqrt+0x82>
   250c4:	23 ce       	rjmp	.-954    	; 0x24d0c <__fp_inf>
   250c6:	b5 ce       	rjmp	.-662    	; 0x24e32 <__fp_zero>
   250c8:	27 ce       	rjmp	.-946    	; 0x24d18 <__fp_nan>

000250ca <exp>:
   250ca:	99 de       	rcall	.-718    	; 0x24dfe <__fp_splitA>
   250cc:	c8 f3       	brcs	.-14     	; 0x250c0 <sqrt+0x7c>
   250ce:	96 38       	cpi	r25, 0x86	; 134
   250d0:	c0 f7       	brcc	.-16     	; 0x250c2 <sqrt+0x7e>
   250d2:	07 f8       	bld	r0, 7
   250d4:	0f 92       	push	r0
   250d6:	e8 94       	clt
   250d8:	2b e3       	ldi	r18, 0x3B	; 59
   250da:	3a ea       	ldi	r19, 0xAA	; 170
   250dc:	48 eb       	ldi	r20, 0xB8	; 184
   250de:	5f e7       	ldi	r21, 0x7F	; 127
   250e0:	06 df       	rcall	.-500    	; 0x24eee <__mulsf3_pse>
   250e2:	0f 92       	push	r0
   250e4:	0f 92       	push	r0
   250e6:	0f 92       	push	r0
   250e8:	4d b7       	in	r20, 0x3d	; 61
   250ea:	5e b7       	in	r21, 0x3e	; 62
   250ec:	0f 92       	push	r0
   250ee:	a1 d0       	rcall	.+322    	; 0x25232 <modf>
   250f0:	e6 eb       	ldi	r30, 0xB6	; 182
   250f2:	f2 e0       	ldi	r31, 0x02	; 2
   250f4:	2b d0       	rcall	.+86     	; 0x2514c <__fp_powser>
   250f6:	4f 91       	pop	r20
   250f8:	5f 91       	pop	r21
   250fa:	ef 91       	pop	r30
   250fc:	ff 91       	pop	r31
   250fe:	e5 95       	asr	r30
   25100:	ee 1f       	adc	r30, r30
   25102:	ff 1f       	adc	r31, r31
   25104:	49 f0       	breq	.+18     	; 0x25118 <exp+0x4e>
   25106:	fe 57       	subi	r31, 0x7E	; 126
   25108:	e0 68       	ori	r30, 0x80	; 128
   2510a:	44 27       	eor	r20, r20
   2510c:	ee 0f       	add	r30, r30
   2510e:	44 1f       	adc	r20, r20
   25110:	fa 95       	dec	r31
   25112:	e1 f7       	brne	.-8      	; 0x2510c <exp+0x42>
   25114:	41 95       	neg	r20
   25116:	55 0b       	sbc	r21, r21
   25118:	58 d0       	rcall	.+176    	; 0x251ca <ldexp>
   2511a:	0f 90       	pop	r0
   2511c:	07 fe       	sbrs	r0, 7
   2511e:	4c c0       	rjmp	.+152    	; 0x251b8 <inverse>
   25120:	08 95       	ret

00025122 <__fp_mpack>:
   25122:	9f 3f       	cpi	r25, 0xFF	; 255
   25124:	31 f0       	breq	.+12     	; 0x25132 <__fp_mpack_finite+0xc>

00025126 <__fp_mpack_finite>:
   25126:	91 50       	subi	r25, 0x01	; 1
   25128:	20 f4       	brcc	.+8      	; 0x25132 <__fp_mpack_finite+0xc>
   2512a:	87 95       	ror	r24
   2512c:	77 95       	ror	r23
   2512e:	67 95       	ror	r22
   25130:	b7 95       	ror	r27
   25132:	88 0f       	add	r24, r24
   25134:	91 1d       	adc	r25, r1
   25136:	96 95       	lsr	r25
   25138:	87 95       	ror	r24
   2513a:	97 f9       	bld	r25, 7
   2513c:	08 95       	ret

0002513e <__fp_norm2>:
   2513e:	91 50       	subi	r25, 0x01	; 1
   25140:	50 40       	sbci	r21, 0x00	; 0
   25142:	66 0f       	add	r22, r22
   25144:	77 1f       	adc	r23, r23
   25146:	88 1f       	adc	r24, r24
   25148:	d2 f7       	brpl	.-12     	; 0x2513e <__fp_norm2>
   2514a:	08 95       	ret

0002514c <__fp_powser>:
   2514c:	df 93       	push	r29
   2514e:	cf 93       	push	r28
   25150:	1f 93       	push	r17
   25152:	0f 93       	push	r16
   25154:	ff 92       	push	r15
   25156:	ef 92       	push	r14
   25158:	df 92       	push	r13
   2515a:	7b 01       	movw	r14, r22
   2515c:	8c 01       	movw	r16, r24
   2515e:	68 94       	set
   25160:	05 c0       	rjmp	.+10     	; 0x2516c <__fp_powser+0x20>
   25162:	da 2e       	mov	r13, r26
   25164:	ef 01       	movw	r28, r30
   25166:	c1 de       	rcall	.-638    	; 0x24eea <__mulsf3x>
   25168:	fe 01       	movw	r30, r28
   2516a:	e8 94       	clt
   2516c:	a5 91       	lpm	r26, Z+
   2516e:	25 91       	lpm	r18, Z+
   25170:	35 91       	lpm	r19, Z+
   25172:	45 91       	lpm	r20, Z+
   25174:	55 91       	lpm	r21, Z+
   25176:	ae f3       	brts	.-22     	; 0x25162 <__fp_powser+0x16>
   25178:	ef 01       	movw	r28, r30
   2517a:	fc db       	rcall	.-2056   	; 0x24974 <__addsf3x>
   2517c:	fe 01       	movw	r30, r28
   2517e:	97 01       	movw	r18, r14
   25180:	a8 01       	movw	r20, r16
   25182:	da 94       	dec	r13
   25184:	79 f7       	brne	.-34     	; 0x25164 <__fp_powser+0x18>
   25186:	df 90       	pop	r13
   25188:	ef 90       	pop	r14
   2518a:	ff 90       	pop	r15
   2518c:	0f 91       	pop	r16
   2518e:	1f 91       	pop	r17
   25190:	cf 91       	pop	r28
   25192:	df 91       	pop	r29
   25194:	08 95       	ret

00025196 <__fp_powsodd>:
   25196:	9f 93       	push	r25
   25198:	8f 93       	push	r24
   2519a:	7f 93       	push	r23
   2519c:	6f 93       	push	r22
   2519e:	ff 93       	push	r31
   251a0:	ef 93       	push	r30
   251a2:	9b 01       	movw	r18, r22
   251a4:	ac 01       	movw	r20, r24
   251a6:	95 de       	rcall	.-726    	; 0x24ed2 <__mulsf3>
   251a8:	ef 91       	pop	r30
   251aa:	ff 91       	pop	r31
   251ac:	cf df       	rcall	.-98     	; 0x2514c <__fp_powser>
   251ae:	2f 91       	pop	r18
   251b0:	3f 91       	pop	r19
   251b2:	4f 91       	pop	r20
   251b4:	5f 91       	pop	r21
   251b6:	8d ce       	rjmp	.-742    	; 0x24ed2 <__mulsf3>

000251b8 <inverse>:
   251b8:	9b 01       	movw	r18, r22
   251ba:	ac 01       	movw	r20, r24
   251bc:	60 e0       	ldi	r22, 0x00	; 0
   251be:	70 e0       	ldi	r23, 0x00	; 0
   251c0:	80 e8       	ldi	r24, 0x80	; 128
   251c2:	9f e3       	ldi	r25, 0x3F	; 63
   251c4:	31 cc       	rjmp	.-1950   	; 0x24a28 <__divsf3>
   251c6:	a2 cd       	rjmp	.-1212   	; 0x24d0c <__fp_inf>
   251c8:	ac cf       	rjmp	.-168    	; 0x25122 <__fp_mpack>

000251ca <ldexp>:
   251ca:	19 de       	rcall	.-974    	; 0x24dfe <__fp_splitA>
   251cc:	e8 f3       	brcs	.-6      	; 0x251c8 <inverse+0x10>
   251ce:	99 23       	and	r25, r25
   251d0:	d9 f3       	breq	.-10     	; 0x251c8 <inverse+0x10>
   251d2:	94 0f       	add	r25, r20
   251d4:	51 1d       	adc	r21, r1
   251d6:	bb f3       	brvs	.-18     	; 0x251c6 <inverse+0xe>
   251d8:	91 50       	subi	r25, 0x01	; 1
   251da:	50 40       	sbci	r21, 0x00	; 0
   251dc:	94 f0       	brlt	.+36     	; 0x25202 <ldexp+0x38>
   251de:	59 f0       	breq	.+22     	; 0x251f6 <ldexp+0x2c>
   251e0:	88 23       	and	r24, r24
   251e2:	32 f0       	brmi	.+12     	; 0x251f0 <ldexp+0x26>
   251e4:	66 0f       	add	r22, r22
   251e6:	77 1f       	adc	r23, r23
   251e8:	88 1f       	adc	r24, r24
   251ea:	91 50       	subi	r25, 0x01	; 1
   251ec:	50 40       	sbci	r21, 0x00	; 0
   251ee:	c1 f7       	brne	.-16     	; 0x251e0 <ldexp+0x16>
   251f0:	9e 3f       	cpi	r25, 0xFE	; 254
   251f2:	51 05       	cpc	r21, r1
   251f4:	44 f7       	brge	.-48     	; 0x251c6 <inverse+0xe>
   251f6:	88 0f       	add	r24, r24
   251f8:	91 1d       	adc	r25, r1
   251fa:	96 95       	lsr	r25
   251fc:	87 95       	ror	r24
   251fe:	97 f9       	bld	r25, 7
   25200:	08 95       	ret
   25202:	5f 3f       	cpi	r21, 0xFF	; 255
   25204:	ac f0       	brlt	.+42     	; 0x25230 <ldexp+0x66>
   25206:	98 3e       	cpi	r25, 0xE8	; 232
   25208:	9c f0       	brlt	.+38     	; 0x25230 <ldexp+0x66>
   2520a:	bb 27       	eor	r27, r27
   2520c:	86 95       	lsr	r24
   2520e:	77 95       	ror	r23
   25210:	67 95       	ror	r22
   25212:	b7 95       	ror	r27
   25214:	08 f4       	brcc	.+2      	; 0x25218 <ldexp+0x4e>
   25216:	b1 60       	ori	r27, 0x01	; 1
   25218:	93 95       	inc	r25
   2521a:	c1 f7       	brne	.-16     	; 0x2520c <ldexp+0x42>
   2521c:	bb 0f       	add	r27, r27
   2521e:	58 f7       	brcc	.-42     	; 0x251f6 <ldexp+0x2c>
   25220:	11 f4       	brne	.+4      	; 0x25226 <ldexp+0x5c>
   25222:	60 ff       	sbrs	r22, 0
   25224:	e8 cf       	rjmp	.-48     	; 0x251f6 <ldexp+0x2c>
   25226:	6f 5f       	subi	r22, 0xFF	; 255
   25228:	7f 4f       	sbci	r23, 0xFF	; 255
   2522a:	8f 4f       	sbci	r24, 0xFF	; 255
   2522c:	9f 4f       	sbci	r25, 0xFF	; 255
   2522e:	e3 cf       	rjmp	.-58     	; 0x251f6 <ldexp+0x2c>
   25230:	01 ce       	rjmp	.-1022   	; 0x24e34 <__fp_szero>

00025232 <modf>:
   25232:	fa 01       	movw	r30, r20
   25234:	dc 01       	movw	r26, r24
   25236:	aa 0f       	add	r26, r26
   25238:	bb 1f       	adc	r27, r27
   2523a:	9b 01       	movw	r18, r22
   2523c:	ac 01       	movw	r20, r24
   2523e:	bf 57       	subi	r27, 0x7F	; 127
   25240:	28 f4       	brcc	.+10     	; 0x2524c <modf+0x1a>
   25242:	22 27       	eor	r18, r18
   25244:	33 27       	eor	r19, r19
   25246:	44 27       	eor	r20, r20
   25248:	50 78       	andi	r21, 0x80	; 128
   2524a:	1f c0       	rjmp	.+62     	; 0x2528a <modf+0x58>
   2524c:	b7 51       	subi	r27, 0x17	; 23
   2524e:	88 f4       	brcc	.+34     	; 0x25272 <modf+0x40>
   25250:	ab 2f       	mov	r26, r27
   25252:	00 24       	eor	r0, r0
   25254:	46 95       	lsr	r20
   25256:	37 95       	ror	r19
   25258:	27 95       	ror	r18
   2525a:	01 1c       	adc	r0, r1
   2525c:	a3 95       	inc	r26
   2525e:	d2 f3       	brmi	.-12     	; 0x25254 <modf+0x22>
   25260:	00 20       	and	r0, r0
   25262:	69 f0       	breq	.+26     	; 0x2527e <modf+0x4c>
   25264:	22 0f       	add	r18, r18
   25266:	33 1f       	adc	r19, r19
   25268:	44 1f       	adc	r20, r20
   2526a:	b3 95       	inc	r27
   2526c:	da f3       	brmi	.-10     	; 0x25264 <modf+0x32>
   2526e:	0d d0       	rcall	.+26     	; 0x2528a <modf+0x58>
   25270:	6f cb       	rjmp	.-2338   	; 0x24950 <__subsf3>
   25272:	61 30       	cpi	r22, 0x01	; 1
   25274:	71 05       	cpc	r23, r1
   25276:	a0 e8       	ldi	r26, 0x80	; 128
   25278:	8a 07       	cpc	r24, r26
   2527a:	b9 46       	sbci	r27, 0x69	; 105
   2527c:	30 f4       	brcc	.+12     	; 0x2528a <modf+0x58>
   2527e:	9b 01       	movw	r18, r22
   25280:	ac 01       	movw	r20, r24
   25282:	66 27       	eor	r22, r22
   25284:	77 27       	eor	r23, r23
   25286:	88 27       	eor	r24, r24
   25288:	90 78       	andi	r25, 0x80	; 128
   2528a:	30 96       	adiw	r30, 0x00	; 0
   2528c:	21 f0       	breq	.+8      	; 0x25296 <modf+0x64>
   2528e:	20 83       	st	Z, r18
   25290:	31 83       	std	Z+1, r19	; 0x01
   25292:	42 83       	std	Z+2, r20	; 0x02
   25294:	53 83       	std	Z+3, r21	; 0x03
   25296:	08 95       	ret

00025298 <vfprintf>:
   25298:	2f 92       	push	r2
   2529a:	3f 92       	push	r3
   2529c:	4f 92       	push	r4
   2529e:	5f 92       	push	r5
   252a0:	6f 92       	push	r6
   252a2:	7f 92       	push	r7
   252a4:	8f 92       	push	r8
   252a6:	9f 92       	push	r9
   252a8:	af 92       	push	r10
   252aa:	bf 92       	push	r11
   252ac:	cf 92       	push	r12
   252ae:	df 92       	push	r13
   252b0:	ef 92       	push	r14
   252b2:	ff 92       	push	r15
   252b4:	0f 93       	push	r16
   252b6:	1f 93       	push	r17
   252b8:	cf 93       	push	r28
   252ba:	df 93       	push	r29
   252bc:	cd b7       	in	r28, 0x3d	; 61
   252be:	de b7       	in	r29, 0x3e	; 62
   252c0:	60 97       	sbiw	r28, 0x10	; 16
   252c2:	cd bf       	out	0x3d, r28	; 61
   252c4:	de bf       	out	0x3e, r29	; 62
   252c6:	7c 01       	movw	r14, r24
   252c8:	1b 01       	movw	r2, r22
   252ca:	6a 01       	movw	r12, r20
   252cc:	fc 01       	movw	r30, r24
   252ce:	16 82       	std	Z+6, r1	; 0x06
   252d0:	17 82       	std	Z+7, r1	; 0x07
   252d2:	83 81       	ldd	r24, Z+3	; 0x03
   252d4:	81 ff       	sbrs	r24, 1
   252d6:	2b c3       	rjmp	.+1622   	; 0x2592e <vfprintf+0x696>
   252d8:	9e 01       	movw	r18, r28
   252da:	2f 5f       	subi	r18, 0xFF	; 255
   252dc:	3f 4f       	sbci	r19, 0xFF	; 255
   252de:	39 01       	movw	r6, r18
   252e0:	f7 01       	movw	r30, r14
   252e2:	93 81       	ldd	r25, Z+3	; 0x03
   252e4:	f1 01       	movw	r30, r2
   252e6:	93 fd       	sbrc	r25, 3
   252e8:	85 91       	lpm	r24, Z+
   252ea:	93 ff       	sbrs	r25, 3
   252ec:	81 91       	ld	r24, Z+
   252ee:	1f 01       	movw	r2, r30
   252f0:	88 23       	and	r24, r24
   252f2:	09 f4       	brne	.+2      	; 0x252f6 <vfprintf+0x5e>
   252f4:	18 c3       	rjmp	.+1584   	; 0x25926 <vfprintf+0x68e>
   252f6:	85 32       	cpi	r24, 0x25	; 37
   252f8:	39 f4       	brne	.+14     	; 0x25308 <vfprintf+0x70>
   252fa:	93 fd       	sbrc	r25, 3
   252fc:	85 91       	lpm	r24, Z+
   252fe:	93 ff       	sbrs	r25, 3
   25300:	81 91       	ld	r24, Z+
   25302:	1f 01       	movw	r2, r30
   25304:	85 32       	cpi	r24, 0x25	; 37
   25306:	39 f4       	brne	.+14     	; 0x25316 <vfprintf+0x7e>
   25308:	b7 01       	movw	r22, r14
   2530a:	90 e0       	ldi	r25, 0x00	; 0
   2530c:	0f 94 41 32 	call	0x26482	; 0x26482 <fputc>
   25310:	56 01       	movw	r10, r12
   25312:	65 01       	movw	r12, r10
   25314:	e5 cf       	rjmp	.-54     	; 0x252e0 <vfprintf+0x48>
   25316:	10 e0       	ldi	r17, 0x00	; 0
   25318:	51 2c       	mov	r5, r1
   2531a:	91 2c       	mov	r9, r1
   2531c:	ff e1       	ldi	r31, 0x1F	; 31
   2531e:	f9 15       	cp	r31, r9
   25320:	d8 f0       	brcs	.+54     	; 0x25358 <vfprintf+0xc0>
   25322:	8b 32       	cpi	r24, 0x2B	; 43
   25324:	79 f0       	breq	.+30     	; 0x25344 <vfprintf+0xac>
   25326:	38 f4       	brcc	.+14     	; 0x25336 <vfprintf+0x9e>
   25328:	80 32       	cpi	r24, 0x20	; 32
   2532a:	79 f0       	breq	.+30     	; 0x2534a <vfprintf+0xb2>
   2532c:	83 32       	cpi	r24, 0x23	; 35
   2532e:	a1 f4       	brne	.+40     	; 0x25358 <vfprintf+0xc0>
   25330:	f9 2d       	mov	r31, r9
   25332:	f0 61       	ori	r31, 0x10	; 16
   25334:	2e c0       	rjmp	.+92     	; 0x25392 <vfprintf+0xfa>
   25336:	8d 32       	cpi	r24, 0x2D	; 45
   25338:	61 f0       	breq	.+24     	; 0x25352 <vfprintf+0xba>
   2533a:	80 33       	cpi	r24, 0x30	; 48
   2533c:	69 f4       	brne	.+26     	; 0x25358 <vfprintf+0xc0>
   2533e:	29 2d       	mov	r18, r9
   25340:	21 60       	ori	r18, 0x01	; 1
   25342:	2d c0       	rjmp	.+90     	; 0x2539e <vfprintf+0x106>
   25344:	39 2d       	mov	r19, r9
   25346:	32 60       	ori	r19, 0x02	; 2
   25348:	93 2e       	mov	r9, r19
   2534a:	89 2d       	mov	r24, r9
   2534c:	84 60       	ori	r24, 0x04	; 4
   2534e:	98 2e       	mov	r9, r24
   25350:	2a c0       	rjmp	.+84     	; 0x253a6 <vfprintf+0x10e>
   25352:	e9 2d       	mov	r30, r9
   25354:	e8 60       	ori	r30, 0x08	; 8
   25356:	15 c0       	rjmp	.+42     	; 0x25382 <vfprintf+0xea>
   25358:	97 fc       	sbrc	r9, 7
   2535a:	2d c0       	rjmp	.+90     	; 0x253b6 <vfprintf+0x11e>
   2535c:	20 ed       	ldi	r18, 0xD0	; 208
   2535e:	28 0f       	add	r18, r24
   25360:	2a 30       	cpi	r18, 0x0A	; 10
   25362:	88 f4       	brcc	.+34     	; 0x25386 <vfprintf+0xee>
   25364:	96 fe       	sbrs	r9, 6
   25366:	06 c0       	rjmp	.+12     	; 0x25374 <vfprintf+0xdc>
   25368:	3a e0       	ldi	r19, 0x0A	; 10
   2536a:	13 9f       	mul	r17, r19
   2536c:	20 0d       	add	r18, r0
   2536e:	11 24       	eor	r1, r1
   25370:	12 2f       	mov	r17, r18
   25372:	19 c0       	rjmp	.+50     	; 0x253a6 <vfprintf+0x10e>
   25374:	8a e0       	ldi	r24, 0x0A	; 10
   25376:	58 9e       	mul	r5, r24
   25378:	20 0d       	add	r18, r0
   2537a:	11 24       	eor	r1, r1
   2537c:	52 2e       	mov	r5, r18
   2537e:	e9 2d       	mov	r30, r9
   25380:	e0 62       	ori	r30, 0x20	; 32
   25382:	9e 2e       	mov	r9, r30
   25384:	10 c0       	rjmp	.+32     	; 0x253a6 <vfprintf+0x10e>
   25386:	8e 32       	cpi	r24, 0x2E	; 46
   25388:	31 f4       	brne	.+12     	; 0x25396 <vfprintf+0xfe>
   2538a:	96 fc       	sbrc	r9, 6
   2538c:	cc c2       	rjmp	.+1432   	; 0x25926 <vfprintf+0x68e>
   2538e:	f9 2d       	mov	r31, r9
   25390:	f0 64       	ori	r31, 0x40	; 64
   25392:	9f 2e       	mov	r9, r31
   25394:	08 c0       	rjmp	.+16     	; 0x253a6 <vfprintf+0x10e>
   25396:	8c 36       	cpi	r24, 0x6C	; 108
   25398:	21 f4       	brne	.+8      	; 0x253a2 <vfprintf+0x10a>
   2539a:	29 2d       	mov	r18, r9
   2539c:	20 68       	ori	r18, 0x80	; 128
   2539e:	92 2e       	mov	r9, r18
   253a0:	02 c0       	rjmp	.+4      	; 0x253a6 <vfprintf+0x10e>
   253a2:	88 36       	cpi	r24, 0x68	; 104
   253a4:	41 f4       	brne	.+16     	; 0x253b6 <vfprintf+0x11e>
   253a6:	f1 01       	movw	r30, r2
   253a8:	93 fd       	sbrc	r25, 3
   253aa:	85 91       	lpm	r24, Z+
   253ac:	93 ff       	sbrs	r25, 3
   253ae:	81 91       	ld	r24, Z+
   253b0:	1f 01       	movw	r2, r30
   253b2:	81 11       	cpse	r24, r1
   253b4:	b3 cf       	rjmp	.-154    	; 0x2531c <vfprintf+0x84>
   253b6:	9b eb       	ldi	r25, 0xBB	; 187
   253b8:	98 0f       	add	r25, r24
   253ba:	93 30       	cpi	r25, 0x03	; 3
   253bc:	20 f4       	brcc	.+8      	; 0x253c6 <vfprintf+0x12e>
   253be:	99 2d       	mov	r25, r9
   253c0:	90 61       	ori	r25, 0x10	; 16
   253c2:	80 5e       	subi	r24, 0xE0	; 224
   253c4:	07 c0       	rjmp	.+14     	; 0x253d4 <vfprintf+0x13c>
   253c6:	9b e9       	ldi	r25, 0x9B	; 155
   253c8:	98 0f       	add	r25, r24
   253ca:	93 30       	cpi	r25, 0x03	; 3
   253cc:	08 f0       	brcs	.+2      	; 0x253d0 <vfprintf+0x138>
   253ce:	59 c1       	rjmp	.+690    	; 0x25682 <vfprintf+0x3ea>
   253d0:	99 2d       	mov	r25, r9
   253d2:	9f 7e       	andi	r25, 0xEF	; 239
   253d4:	96 ff       	sbrs	r25, 6
   253d6:	16 e0       	ldi	r17, 0x06	; 6
   253d8:	9f 73       	andi	r25, 0x3F	; 63
   253da:	99 2e       	mov	r9, r25
   253dc:	85 36       	cpi	r24, 0x65	; 101
   253de:	19 f4       	brne	.+6      	; 0x253e6 <vfprintf+0x14e>
   253e0:	90 64       	ori	r25, 0x40	; 64
   253e2:	99 2e       	mov	r9, r25
   253e4:	08 c0       	rjmp	.+16     	; 0x253f6 <vfprintf+0x15e>
   253e6:	86 36       	cpi	r24, 0x66	; 102
   253e8:	21 f4       	brne	.+8      	; 0x253f2 <vfprintf+0x15a>
   253ea:	39 2f       	mov	r19, r25
   253ec:	30 68       	ori	r19, 0x80	; 128
   253ee:	93 2e       	mov	r9, r19
   253f0:	02 c0       	rjmp	.+4      	; 0x253f6 <vfprintf+0x15e>
   253f2:	11 11       	cpse	r17, r1
   253f4:	11 50       	subi	r17, 0x01	; 1
   253f6:	97 fe       	sbrs	r9, 7
   253f8:	07 c0       	rjmp	.+14     	; 0x25408 <vfprintf+0x170>
   253fa:	1c 33       	cpi	r17, 0x3C	; 60
   253fc:	50 f4       	brcc	.+20     	; 0x25412 <vfprintf+0x17a>
   253fe:	44 24       	eor	r4, r4
   25400:	43 94       	inc	r4
   25402:	41 0e       	add	r4, r17
   25404:	27 e0       	ldi	r18, 0x07	; 7
   25406:	0b c0       	rjmp	.+22     	; 0x2541e <vfprintf+0x186>
   25408:	18 30       	cpi	r17, 0x08	; 8
   2540a:	38 f0       	brcs	.+14     	; 0x2541a <vfprintf+0x182>
   2540c:	27 e0       	ldi	r18, 0x07	; 7
   2540e:	17 e0       	ldi	r17, 0x07	; 7
   25410:	05 c0       	rjmp	.+10     	; 0x2541c <vfprintf+0x184>
   25412:	27 e0       	ldi	r18, 0x07	; 7
   25414:	9c e3       	ldi	r25, 0x3C	; 60
   25416:	49 2e       	mov	r4, r25
   25418:	02 c0       	rjmp	.+4      	; 0x2541e <vfprintf+0x186>
   2541a:	21 2f       	mov	r18, r17
   2541c:	41 2c       	mov	r4, r1
   2541e:	56 01       	movw	r10, r12
   25420:	84 e0       	ldi	r24, 0x04	; 4
   25422:	a8 0e       	add	r10, r24
   25424:	b1 1c       	adc	r11, r1
   25426:	f6 01       	movw	r30, r12
   25428:	60 81       	ld	r22, Z
   2542a:	71 81       	ldd	r23, Z+1	; 0x01
   2542c:	82 81       	ldd	r24, Z+2	; 0x02
   2542e:	93 81       	ldd	r25, Z+3	; 0x03
   25430:	04 2d       	mov	r16, r4
   25432:	a3 01       	movw	r20, r6
   25434:	40 d6       	rcall	.+3200   	; 0x260b6 <__ftoa_engine>
   25436:	6c 01       	movw	r12, r24
   25438:	f9 81       	ldd	r31, Y+1	; 0x01
   2543a:	fc 87       	std	Y+12, r31	; 0x0c
   2543c:	f0 ff       	sbrs	r31, 0
   2543e:	02 c0       	rjmp	.+4      	; 0x25444 <vfprintf+0x1ac>
   25440:	f3 ff       	sbrs	r31, 3
   25442:	06 c0       	rjmp	.+12     	; 0x25450 <vfprintf+0x1b8>
   25444:	91 fc       	sbrc	r9, 1
   25446:	06 c0       	rjmp	.+12     	; 0x25454 <vfprintf+0x1bc>
   25448:	92 fe       	sbrs	r9, 2
   2544a:	06 c0       	rjmp	.+12     	; 0x25458 <vfprintf+0x1c0>
   2544c:	00 e2       	ldi	r16, 0x20	; 32
   2544e:	05 c0       	rjmp	.+10     	; 0x2545a <vfprintf+0x1c2>
   25450:	0d e2       	ldi	r16, 0x2D	; 45
   25452:	03 c0       	rjmp	.+6      	; 0x2545a <vfprintf+0x1c2>
   25454:	0b e2       	ldi	r16, 0x2B	; 43
   25456:	01 c0       	rjmp	.+2      	; 0x2545a <vfprintf+0x1c2>
   25458:	00 e0       	ldi	r16, 0x00	; 0
   2545a:	8c 85       	ldd	r24, Y+12	; 0x0c
   2545c:	8c 70       	andi	r24, 0x0C	; 12
   2545e:	19 f0       	breq	.+6      	; 0x25466 <vfprintf+0x1ce>
   25460:	01 11       	cpse	r16, r1
   25462:	43 c2       	rjmp	.+1158   	; 0x258ea <vfprintf+0x652>
   25464:	80 c2       	rjmp	.+1280   	; 0x25966 <vfprintf+0x6ce>
   25466:	97 fe       	sbrs	r9, 7
   25468:	10 c0       	rjmp	.+32     	; 0x2548a <vfprintf+0x1f2>
   2546a:	4c 0c       	add	r4, r12
   2546c:	fc 85       	ldd	r31, Y+12	; 0x0c
   2546e:	f4 ff       	sbrs	r31, 4
   25470:	04 c0       	rjmp	.+8      	; 0x2547a <vfprintf+0x1e2>
   25472:	8a 81       	ldd	r24, Y+2	; 0x02
   25474:	81 33       	cpi	r24, 0x31	; 49
   25476:	09 f4       	brne	.+2      	; 0x2547a <vfprintf+0x1e2>
   25478:	4a 94       	dec	r4
   2547a:	14 14       	cp	r1, r4
   2547c:	74 f5       	brge	.+92     	; 0x254da <vfprintf+0x242>
   2547e:	28 e0       	ldi	r18, 0x08	; 8
   25480:	24 15       	cp	r18, r4
   25482:	78 f5       	brcc	.+94     	; 0x254e2 <vfprintf+0x24a>
   25484:	88 e0       	ldi	r24, 0x08	; 8
   25486:	48 2e       	mov	r4, r24
   25488:	2c c0       	rjmp	.+88     	; 0x254e2 <vfprintf+0x24a>
   2548a:	96 fc       	sbrc	r9, 6
   2548c:	2a c0       	rjmp	.+84     	; 0x254e2 <vfprintf+0x24a>
   2548e:	81 2f       	mov	r24, r17
   25490:	90 e0       	ldi	r25, 0x00	; 0
   25492:	8c 15       	cp	r24, r12
   25494:	9d 05       	cpc	r25, r13
   25496:	9c f0       	brlt	.+38     	; 0x254be <vfprintf+0x226>
   25498:	3c ef       	ldi	r19, 0xFC	; 252
   2549a:	c3 16       	cp	r12, r19
   2549c:	3f ef       	ldi	r19, 0xFF	; 255
   2549e:	d3 06       	cpc	r13, r19
   254a0:	74 f0       	brlt	.+28     	; 0x254be <vfprintf+0x226>
   254a2:	89 2d       	mov	r24, r9
   254a4:	80 68       	ori	r24, 0x80	; 128
   254a6:	98 2e       	mov	r9, r24
   254a8:	0a c0       	rjmp	.+20     	; 0x254be <vfprintf+0x226>
   254aa:	e2 e0       	ldi	r30, 0x02	; 2
   254ac:	f0 e0       	ldi	r31, 0x00	; 0
   254ae:	ec 0f       	add	r30, r28
   254b0:	fd 1f       	adc	r31, r29
   254b2:	e1 0f       	add	r30, r17
   254b4:	f1 1d       	adc	r31, r1
   254b6:	80 81       	ld	r24, Z
   254b8:	80 33       	cpi	r24, 0x30	; 48
   254ba:	19 f4       	brne	.+6      	; 0x254c2 <vfprintf+0x22a>
   254bc:	11 50       	subi	r17, 0x01	; 1
   254be:	11 11       	cpse	r17, r1
   254c0:	f4 cf       	rjmp	.-24     	; 0x254aa <vfprintf+0x212>
   254c2:	97 fe       	sbrs	r9, 7
   254c4:	0e c0       	rjmp	.+28     	; 0x254e2 <vfprintf+0x24a>
   254c6:	44 24       	eor	r4, r4
   254c8:	43 94       	inc	r4
   254ca:	41 0e       	add	r4, r17
   254cc:	81 2f       	mov	r24, r17
   254ce:	90 e0       	ldi	r25, 0x00	; 0
   254d0:	c8 16       	cp	r12, r24
   254d2:	d9 06       	cpc	r13, r25
   254d4:	2c f4       	brge	.+10     	; 0x254e0 <vfprintf+0x248>
   254d6:	1c 19       	sub	r17, r12
   254d8:	04 c0       	rjmp	.+8      	; 0x254e2 <vfprintf+0x24a>
   254da:	44 24       	eor	r4, r4
   254dc:	43 94       	inc	r4
   254de:	01 c0       	rjmp	.+2      	; 0x254e2 <vfprintf+0x24a>
   254e0:	10 e0       	ldi	r17, 0x00	; 0
   254e2:	97 fe       	sbrs	r9, 7
   254e4:	06 c0       	rjmp	.+12     	; 0x254f2 <vfprintf+0x25a>
   254e6:	1c 14       	cp	r1, r12
   254e8:	1d 04       	cpc	r1, r13
   254ea:	34 f4       	brge	.+12     	; 0x254f8 <vfprintf+0x260>
   254ec:	c6 01       	movw	r24, r12
   254ee:	01 96       	adiw	r24, 0x01	; 1
   254f0:	05 c0       	rjmp	.+10     	; 0x254fc <vfprintf+0x264>
   254f2:	85 e0       	ldi	r24, 0x05	; 5
   254f4:	90 e0       	ldi	r25, 0x00	; 0
   254f6:	02 c0       	rjmp	.+4      	; 0x254fc <vfprintf+0x264>
   254f8:	81 e0       	ldi	r24, 0x01	; 1
   254fa:	90 e0       	ldi	r25, 0x00	; 0
   254fc:	01 11       	cpse	r16, r1
   254fe:	01 96       	adiw	r24, 0x01	; 1
   25500:	11 23       	and	r17, r17
   25502:	31 f0       	breq	.+12     	; 0x25510 <vfprintf+0x278>
   25504:	21 2f       	mov	r18, r17
   25506:	30 e0       	ldi	r19, 0x00	; 0
   25508:	2f 5f       	subi	r18, 0xFF	; 255
   2550a:	3f 4f       	sbci	r19, 0xFF	; 255
   2550c:	82 0f       	add	r24, r18
   2550e:	93 1f       	adc	r25, r19
   25510:	25 2d       	mov	r18, r5
   25512:	30 e0       	ldi	r19, 0x00	; 0
   25514:	82 17       	cp	r24, r18
   25516:	93 07       	cpc	r25, r19
   25518:	14 f4       	brge	.+4      	; 0x2551e <vfprintf+0x286>
   2551a:	58 1a       	sub	r5, r24
   2551c:	01 c0       	rjmp	.+2      	; 0x25520 <vfprintf+0x288>
   2551e:	51 2c       	mov	r5, r1
   25520:	89 2d       	mov	r24, r9
   25522:	89 70       	andi	r24, 0x09	; 9
   25524:	41 f4       	brne	.+16     	; 0x25536 <vfprintf+0x29e>
   25526:	55 20       	and	r5, r5
   25528:	31 f0       	breq	.+12     	; 0x25536 <vfprintf+0x29e>
   2552a:	b7 01       	movw	r22, r14
   2552c:	80 e2       	ldi	r24, 0x20	; 32
   2552e:	90 e0       	ldi	r25, 0x00	; 0
   25530:	a8 d7       	rcall	.+3920   	; 0x26482 <fputc>
   25532:	5a 94       	dec	r5
   25534:	f8 cf       	rjmp	.-16     	; 0x25526 <vfprintf+0x28e>
   25536:	00 23       	and	r16, r16
   25538:	21 f0       	breq	.+8      	; 0x25542 <vfprintf+0x2aa>
   2553a:	b7 01       	movw	r22, r14
   2553c:	80 2f       	mov	r24, r16
   2553e:	90 e0       	ldi	r25, 0x00	; 0
   25540:	a0 d7       	rcall	.+3904   	; 0x26482 <fputc>
   25542:	93 fc       	sbrc	r9, 3
   25544:	08 c0       	rjmp	.+16     	; 0x25556 <vfprintf+0x2be>
   25546:	55 20       	and	r5, r5
   25548:	31 f0       	breq	.+12     	; 0x25556 <vfprintf+0x2be>
   2554a:	b7 01       	movw	r22, r14
   2554c:	80 e3       	ldi	r24, 0x30	; 48
   2554e:	90 e0       	ldi	r25, 0x00	; 0
   25550:	98 d7       	rcall	.+3888   	; 0x26482 <fputc>
   25552:	5a 94       	dec	r5
   25554:	f8 cf       	rjmp	.-16     	; 0x25546 <vfprintf+0x2ae>
   25556:	97 fe       	sbrs	r9, 7
   25558:	4a c0       	rjmp	.+148    	; 0x255ee <vfprintf+0x356>
   2555a:	46 01       	movw	r8, r12
   2555c:	d7 fe       	sbrs	r13, 7
   2555e:	02 c0       	rjmp	.+4      	; 0x25564 <vfprintf+0x2cc>
   25560:	81 2c       	mov	r8, r1
   25562:	91 2c       	mov	r9, r1
   25564:	c6 01       	movw	r24, r12
   25566:	88 19       	sub	r24, r8
   25568:	99 09       	sbc	r25, r9
   2556a:	f3 01       	movw	r30, r6
   2556c:	e8 0f       	add	r30, r24
   2556e:	f9 1f       	adc	r31, r25
   25570:	ed 87       	std	Y+13, r30	; 0x0d
   25572:	fe 87       	std	Y+14, r31	; 0x0e
   25574:	96 01       	movw	r18, r12
   25576:	24 19       	sub	r18, r4
   25578:	31 09       	sbc	r19, r1
   2557a:	2f 87       	std	Y+15, r18	; 0x0f
   2557c:	38 8b       	std	Y+16, r19	; 0x10
   2557e:	01 2f       	mov	r16, r17
   25580:	10 e0       	ldi	r17, 0x00	; 0
   25582:	11 95       	neg	r17
   25584:	01 95       	neg	r16
   25586:	11 09       	sbc	r17, r1
   25588:	3f ef       	ldi	r19, 0xFF	; 255
   2558a:	83 16       	cp	r8, r19
   2558c:	93 06       	cpc	r9, r19
   2558e:	21 f4       	brne	.+8      	; 0x25598 <vfprintf+0x300>
   25590:	b7 01       	movw	r22, r14
   25592:	8e e2       	ldi	r24, 0x2E	; 46
   25594:	90 e0       	ldi	r25, 0x00	; 0
   25596:	75 d7       	rcall	.+3818   	; 0x26482 <fputc>
   25598:	c8 14       	cp	r12, r8
   2559a:	d9 04       	cpc	r13, r9
   2559c:	4c f0       	brlt	.+18     	; 0x255b0 <vfprintf+0x318>
   2559e:	8f 85       	ldd	r24, Y+15	; 0x0f
   255a0:	98 89       	ldd	r25, Y+16	; 0x10
   255a2:	88 15       	cp	r24, r8
   255a4:	99 05       	cpc	r25, r9
   255a6:	24 f4       	brge	.+8      	; 0x255b0 <vfprintf+0x318>
   255a8:	ed 85       	ldd	r30, Y+13	; 0x0d
   255aa:	fe 85       	ldd	r31, Y+14	; 0x0e
   255ac:	81 81       	ldd	r24, Z+1	; 0x01
   255ae:	01 c0       	rjmp	.+2      	; 0x255b2 <vfprintf+0x31a>
   255b0:	80 e3       	ldi	r24, 0x30	; 48
   255b2:	f1 e0       	ldi	r31, 0x01	; 1
   255b4:	8f 1a       	sub	r8, r31
   255b6:	91 08       	sbc	r9, r1
   255b8:	2d 85       	ldd	r18, Y+13	; 0x0d
   255ba:	3e 85       	ldd	r19, Y+14	; 0x0e
   255bc:	2f 5f       	subi	r18, 0xFF	; 255
   255be:	3f 4f       	sbci	r19, 0xFF	; 255
   255c0:	2d 87       	std	Y+13, r18	; 0x0d
   255c2:	3e 87       	std	Y+14, r19	; 0x0e
   255c4:	80 16       	cp	r8, r16
   255c6:	91 06       	cpc	r9, r17
   255c8:	24 f0       	brlt	.+8      	; 0x255d2 <vfprintf+0x33a>
   255ca:	b7 01       	movw	r22, r14
   255cc:	90 e0       	ldi	r25, 0x00	; 0
   255ce:	59 d7       	rcall	.+3762   	; 0x26482 <fputc>
   255d0:	db cf       	rjmp	.-74     	; 0x25588 <vfprintf+0x2f0>
   255d2:	c8 14       	cp	r12, r8
   255d4:	d9 04       	cpc	r13, r9
   255d6:	41 f4       	brne	.+16     	; 0x255e8 <vfprintf+0x350>
   255d8:	9a 81       	ldd	r25, Y+2	; 0x02
   255da:	96 33       	cpi	r25, 0x36	; 54
   255dc:	20 f4       	brcc	.+8      	; 0x255e6 <vfprintf+0x34e>
   255de:	95 33       	cpi	r25, 0x35	; 53
   255e0:	19 f4       	brne	.+6      	; 0x255e8 <vfprintf+0x350>
   255e2:	3c 85       	ldd	r19, Y+12	; 0x0c
   255e4:	34 ff       	sbrs	r19, 4
   255e6:	81 e3       	ldi	r24, 0x31	; 49
   255e8:	b7 01       	movw	r22, r14
   255ea:	90 e0       	ldi	r25, 0x00	; 0
   255ec:	48 c0       	rjmp	.+144    	; 0x2567e <vfprintf+0x3e6>
   255ee:	8a 81       	ldd	r24, Y+2	; 0x02
   255f0:	81 33       	cpi	r24, 0x31	; 49
   255f2:	19 f0       	breq	.+6      	; 0x255fa <vfprintf+0x362>
   255f4:	9c 85       	ldd	r25, Y+12	; 0x0c
   255f6:	9f 7e       	andi	r25, 0xEF	; 239
   255f8:	9c 87       	std	Y+12, r25	; 0x0c
   255fa:	b7 01       	movw	r22, r14
   255fc:	90 e0       	ldi	r25, 0x00	; 0
   255fe:	41 d7       	rcall	.+3714   	; 0x26482 <fputc>
   25600:	11 11       	cpse	r17, r1
   25602:	05 c0       	rjmp	.+10     	; 0x2560e <vfprintf+0x376>
   25604:	94 fc       	sbrc	r9, 4
   25606:	16 c0       	rjmp	.+44     	; 0x25634 <vfprintf+0x39c>
   25608:	85 e6       	ldi	r24, 0x65	; 101
   2560a:	90 e0       	ldi	r25, 0x00	; 0
   2560c:	15 c0       	rjmp	.+42     	; 0x25638 <vfprintf+0x3a0>
   2560e:	b7 01       	movw	r22, r14
   25610:	8e e2       	ldi	r24, 0x2E	; 46
   25612:	90 e0       	ldi	r25, 0x00	; 0
   25614:	36 d7       	rcall	.+3692   	; 0x26482 <fputc>
   25616:	1e 5f       	subi	r17, 0xFE	; 254
   25618:	82 e0       	ldi	r24, 0x02	; 2
   2561a:	01 e0       	ldi	r16, 0x01	; 1
   2561c:	08 0f       	add	r16, r24
   2561e:	f3 01       	movw	r30, r6
   25620:	e8 0f       	add	r30, r24
   25622:	f1 1d       	adc	r31, r1
   25624:	80 81       	ld	r24, Z
   25626:	b7 01       	movw	r22, r14
   25628:	90 e0       	ldi	r25, 0x00	; 0
   2562a:	2b d7       	rcall	.+3670   	; 0x26482 <fputc>
   2562c:	80 2f       	mov	r24, r16
   2562e:	01 13       	cpse	r16, r17
   25630:	f4 cf       	rjmp	.-24     	; 0x2561a <vfprintf+0x382>
   25632:	e8 cf       	rjmp	.-48     	; 0x25604 <vfprintf+0x36c>
   25634:	85 e4       	ldi	r24, 0x45	; 69
   25636:	90 e0       	ldi	r25, 0x00	; 0
   25638:	b7 01       	movw	r22, r14
   2563a:	23 d7       	rcall	.+3654   	; 0x26482 <fputc>
   2563c:	d7 fc       	sbrc	r13, 7
   2563e:	06 c0       	rjmp	.+12     	; 0x2564c <vfprintf+0x3b4>
   25640:	c1 14       	cp	r12, r1
   25642:	d1 04       	cpc	r13, r1
   25644:	41 f4       	brne	.+16     	; 0x25656 <vfprintf+0x3be>
   25646:	ec 85       	ldd	r30, Y+12	; 0x0c
   25648:	e4 ff       	sbrs	r30, 4
   2564a:	05 c0       	rjmp	.+10     	; 0x25656 <vfprintf+0x3be>
   2564c:	d1 94       	neg	r13
   2564e:	c1 94       	neg	r12
   25650:	d1 08       	sbc	r13, r1
   25652:	8d e2       	ldi	r24, 0x2D	; 45
   25654:	01 c0       	rjmp	.+2      	; 0x25658 <vfprintf+0x3c0>
   25656:	8b e2       	ldi	r24, 0x2B	; 43
   25658:	b7 01       	movw	r22, r14
   2565a:	90 e0       	ldi	r25, 0x00	; 0
   2565c:	12 d7       	rcall	.+3620   	; 0x26482 <fputc>
   2565e:	80 e3       	ldi	r24, 0x30	; 48
   25660:	2a e0       	ldi	r18, 0x0A	; 10
   25662:	c2 16       	cp	r12, r18
   25664:	d1 04       	cpc	r13, r1
   25666:	2c f0       	brlt	.+10     	; 0x25672 <vfprintf+0x3da>
   25668:	8f 5f       	subi	r24, 0xFF	; 255
   2566a:	fa e0       	ldi	r31, 0x0A	; 10
   2566c:	cf 1a       	sub	r12, r31
   2566e:	d1 08       	sbc	r13, r1
   25670:	f7 cf       	rjmp	.-18     	; 0x25660 <vfprintf+0x3c8>
   25672:	b7 01       	movw	r22, r14
   25674:	90 e0       	ldi	r25, 0x00	; 0
   25676:	05 d7       	rcall	.+3594   	; 0x26482 <fputc>
   25678:	b7 01       	movw	r22, r14
   2567a:	c6 01       	movw	r24, r12
   2567c:	c0 96       	adiw	r24, 0x30	; 48
   2567e:	01 d7       	rcall	.+3586   	; 0x26482 <fputc>
   25680:	49 c1       	rjmp	.+658    	; 0x25914 <vfprintf+0x67c>
   25682:	83 36       	cpi	r24, 0x63	; 99
   25684:	31 f0       	breq	.+12     	; 0x25692 <vfprintf+0x3fa>
   25686:	83 37       	cpi	r24, 0x73	; 115
   25688:	79 f0       	breq	.+30     	; 0x256a8 <vfprintf+0x410>
   2568a:	83 35       	cpi	r24, 0x53	; 83
   2568c:	09 f0       	breq	.+2      	; 0x25690 <vfprintf+0x3f8>
   2568e:	52 c0       	rjmp	.+164    	; 0x25734 <vfprintf+0x49c>
   25690:	1f c0       	rjmp	.+62     	; 0x256d0 <vfprintf+0x438>
   25692:	56 01       	movw	r10, r12
   25694:	32 e0       	ldi	r19, 0x02	; 2
   25696:	a3 0e       	add	r10, r19
   25698:	b1 1c       	adc	r11, r1
   2569a:	f6 01       	movw	r30, r12
   2569c:	80 81       	ld	r24, Z
   2569e:	89 83       	std	Y+1, r24	; 0x01
   256a0:	01 e0       	ldi	r16, 0x01	; 1
   256a2:	10 e0       	ldi	r17, 0x00	; 0
   256a4:	63 01       	movw	r12, r6
   256a6:	11 c0       	rjmp	.+34     	; 0x256ca <vfprintf+0x432>
   256a8:	56 01       	movw	r10, r12
   256aa:	f2 e0       	ldi	r31, 0x02	; 2
   256ac:	af 0e       	add	r10, r31
   256ae:	b1 1c       	adc	r11, r1
   256b0:	f6 01       	movw	r30, r12
   256b2:	c0 80       	ld	r12, Z
   256b4:	d1 80       	ldd	r13, Z+1	; 0x01
   256b6:	96 fe       	sbrs	r9, 6
   256b8:	03 c0       	rjmp	.+6      	; 0x256c0 <vfprintf+0x428>
   256ba:	61 2f       	mov	r22, r17
   256bc:	70 e0       	ldi	r23, 0x00	; 0
   256be:	02 c0       	rjmp	.+4      	; 0x256c4 <vfprintf+0x42c>
   256c0:	6f ef       	ldi	r22, 0xFF	; 255
   256c2:	7f ef       	ldi	r23, 0xFF	; 255
   256c4:	c6 01       	movw	r24, r12
   256c6:	6b d6       	rcall	.+3286   	; 0x2639e <strnlen>
   256c8:	8c 01       	movw	r16, r24
   256ca:	f9 2d       	mov	r31, r9
   256cc:	ff 77       	andi	r31, 0x7F	; 127
   256ce:	13 c0       	rjmp	.+38     	; 0x256f6 <vfprintf+0x45e>
   256d0:	56 01       	movw	r10, r12
   256d2:	22 e0       	ldi	r18, 0x02	; 2
   256d4:	a2 0e       	add	r10, r18
   256d6:	b1 1c       	adc	r11, r1
   256d8:	f6 01       	movw	r30, r12
   256da:	c0 80       	ld	r12, Z
   256dc:	d1 80       	ldd	r13, Z+1	; 0x01
   256de:	96 fe       	sbrs	r9, 6
   256e0:	03 c0       	rjmp	.+6      	; 0x256e8 <vfprintf+0x450>
   256e2:	61 2f       	mov	r22, r17
   256e4:	70 e0       	ldi	r23, 0x00	; 0
   256e6:	02 c0       	rjmp	.+4      	; 0x256ec <vfprintf+0x454>
   256e8:	6f ef       	ldi	r22, 0xFF	; 255
   256ea:	7f ef       	ldi	r23, 0xFF	; 255
   256ec:	c6 01       	movw	r24, r12
   256ee:	01 d6       	rcall	.+3074   	; 0x262f2 <strnlen_P>
   256f0:	8c 01       	movw	r16, r24
   256f2:	f9 2d       	mov	r31, r9
   256f4:	f0 68       	ori	r31, 0x80	; 128
   256f6:	9f 2e       	mov	r9, r31
   256f8:	f3 fd       	sbrc	r31, 3
   256fa:	18 c0       	rjmp	.+48     	; 0x2572c <vfprintf+0x494>
   256fc:	85 2d       	mov	r24, r5
   256fe:	90 e0       	ldi	r25, 0x00	; 0
   25700:	08 17       	cp	r16, r24
   25702:	19 07       	cpc	r17, r25
   25704:	98 f4       	brcc	.+38     	; 0x2572c <vfprintf+0x494>
   25706:	b7 01       	movw	r22, r14
   25708:	80 e2       	ldi	r24, 0x20	; 32
   2570a:	90 e0       	ldi	r25, 0x00	; 0
   2570c:	ba d6       	rcall	.+3444   	; 0x26482 <fputc>
   2570e:	5a 94       	dec	r5
   25710:	f5 cf       	rjmp	.-22     	; 0x256fc <vfprintf+0x464>
   25712:	f6 01       	movw	r30, r12
   25714:	97 fc       	sbrc	r9, 7
   25716:	85 91       	lpm	r24, Z+
   25718:	97 fe       	sbrs	r9, 7
   2571a:	81 91       	ld	r24, Z+
   2571c:	6f 01       	movw	r12, r30
   2571e:	b7 01       	movw	r22, r14
   25720:	90 e0       	ldi	r25, 0x00	; 0
   25722:	af d6       	rcall	.+3422   	; 0x26482 <fputc>
   25724:	51 10       	cpse	r5, r1
   25726:	5a 94       	dec	r5
   25728:	01 50       	subi	r16, 0x01	; 1
   2572a:	11 09       	sbc	r17, r1
   2572c:	01 15       	cp	r16, r1
   2572e:	11 05       	cpc	r17, r1
   25730:	81 f7       	brne	.-32     	; 0x25712 <vfprintf+0x47a>
   25732:	f0 c0       	rjmp	.+480    	; 0x25914 <vfprintf+0x67c>
   25734:	84 36       	cpi	r24, 0x64	; 100
   25736:	11 f0       	breq	.+4      	; 0x2573c <vfprintf+0x4a4>
   25738:	89 36       	cpi	r24, 0x69	; 105
   2573a:	59 f5       	brne	.+86     	; 0x25792 <vfprintf+0x4fa>
   2573c:	56 01       	movw	r10, r12
   2573e:	97 fe       	sbrs	r9, 7
   25740:	09 c0       	rjmp	.+18     	; 0x25754 <vfprintf+0x4bc>
   25742:	24 e0       	ldi	r18, 0x04	; 4
   25744:	a2 0e       	add	r10, r18
   25746:	b1 1c       	adc	r11, r1
   25748:	f6 01       	movw	r30, r12
   2574a:	60 81       	ld	r22, Z
   2574c:	71 81       	ldd	r23, Z+1	; 0x01
   2574e:	82 81       	ldd	r24, Z+2	; 0x02
   25750:	93 81       	ldd	r25, Z+3	; 0x03
   25752:	0a c0       	rjmp	.+20     	; 0x25768 <vfprintf+0x4d0>
   25754:	f2 e0       	ldi	r31, 0x02	; 2
   25756:	af 0e       	add	r10, r31
   25758:	b1 1c       	adc	r11, r1
   2575a:	f6 01       	movw	r30, r12
   2575c:	60 81       	ld	r22, Z
   2575e:	71 81       	ldd	r23, Z+1	; 0x01
   25760:	07 2e       	mov	r0, r23
   25762:	00 0c       	add	r0, r0
   25764:	88 0b       	sbc	r24, r24
   25766:	99 0b       	sbc	r25, r25
   25768:	f9 2d       	mov	r31, r9
   2576a:	ff 76       	andi	r31, 0x6F	; 111
   2576c:	9f 2e       	mov	r9, r31
   2576e:	97 ff       	sbrs	r25, 7
   25770:	09 c0       	rjmp	.+18     	; 0x25784 <vfprintf+0x4ec>
   25772:	90 95       	com	r25
   25774:	80 95       	com	r24
   25776:	70 95       	com	r23
   25778:	61 95       	neg	r22
   2577a:	7f 4f       	sbci	r23, 0xFF	; 255
   2577c:	8f 4f       	sbci	r24, 0xFF	; 255
   2577e:	9f 4f       	sbci	r25, 0xFF	; 255
   25780:	f0 68       	ori	r31, 0x80	; 128
   25782:	9f 2e       	mov	r9, r31
   25784:	2a e0       	ldi	r18, 0x0A	; 10
   25786:	30 e0       	ldi	r19, 0x00	; 0
   25788:	a3 01       	movw	r20, r6
   2578a:	17 d7       	rcall	.+3630   	; 0x265ba <__ultoa_invert>
   2578c:	c8 2e       	mov	r12, r24
   2578e:	c6 18       	sub	r12, r6
   25790:	3e c0       	rjmp	.+124    	; 0x2580e <vfprintf+0x576>
   25792:	09 2d       	mov	r16, r9
   25794:	85 37       	cpi	r24, 0x75	; 117
   25796:	21 f4       	brne	.+8      	; 0x257a0 <vfprintf+0x508>
   25798:	0f 7e       	andi	r16, 0xEF	; 239
   2579a:	2a e0       	ldi	r18, 0x0A	; 10
   2579c:	30 e0       	ldi	r19, 0x00	; 0
   2579e:	1d c0       	rjmp	.+58     	; 0x257da <vfprintf+0x542>
   257a0:	09 7f       	andi	r16, 0xF9	; 249
   257a2:	8f 36       	cpi	r24, 0x6F	; 111
   257a4:	91 f0       	breq	.+36     	; 0x257ca <vfprintf+0x532>
   257a6:	18 f4       	brcc	.+6      	; 0x257ae <vfprintf+0x516>
   257a8:	88 35       	cpi	r24, 0x58	; 88
   257aa:	59 f0       	breq	.+22     	; 0x257c2 <vfprintf+0x52a>
   257ac:	bc c0       	rjmp	.+376    	; 0x25926 <vfprintf+0x68e>
   257ae:	80 37       	cpi	r24, 0x70	; 112
   257b0:	19 f0       	breq	.+6      	; 0x257b8 <vfprintf+0x520>
   257b2:	88 37       	cpi	r24, 0x78	; 120
   257b4:	11 f0       	breq	.+4      	; 0x257ba <vfprintf+0x522>
   257b6:	b7 c0       	rjmp	.+366    	; 0x25926 <vfprintf+0x68e>
   257b8:	00 61       	ori	r16, 0x10	; 16
   257ba:	04 ff       	sbrs	r16, 4
   257bc:	09 c0       	rjmp	.+18     	; 0x257d0 <vfprintf+0x538>
   257be:	04 60       	ori	r16, 0x04	; 4
   257c0:	07 c0       	rjmp	.+14     	; 0x257d0 <vfprintf+0x538>
   257c2:	94 fe       	sbrs	r9, 4
   257c4:	08 c0       	rjmp	.+16     	; 0x257d6 <vfprintf+0x53e>
   257c6:	06 60       	ori	r16, 0x06	; 6
   257c8:	06 c0       	rjmp	.+12     	; 0x257d6 <vfprintf+0x53e>
   257ca:	28 e0       	ldi	r18, 0x08	; 8
   257cc:	30 e0       	ldi	r19, 0x00	; 0
   257ce:	05 c0       	rjmp	.+10     	; 0x257da <vfprintf+0x542>
   257d0:	20 e1       	ldi	r18, 0x10	; 16
   257d2:	30 e0       	ldi	r19, 0x00	; 0
   257d4:	02 c0       	rjmp	.+4      	; 0x257da <vfprintf+0x542>
   257d6:	20 e1       	ldi	r18, 0x10	; 16
   257d8:	32 e0       	ldi	r19, 0x02	; 2
   257da:	56 01       	movw	r10, r12
   257dc:	07 ff       	sbrs	r16, 7
   257de:	09 c0       	rjmp	.+18     	; 0x257f2 <vfprintf+0x55a>
   257e0:	84 e0       	ldi	r24, 0x04	; 4
   257e2:	a8 0e       	add	r10, r24
   257e4:	b1 1c       	adc	r11, r1
   257e6:	f6 01       	movw	r30, r12
   257e8:	60 81       	ld	r22, Z
   257ea:	71 81       	ldd	r23, Z+1	; 0x01
   257ec:	82 81       	ldd	r24, Z+2	; 0x02
   257ee:	93 81       	ldd	r25, Z+3	; 0x03
   257f0:	08 c0       	rjmp	.+16     	; 0x25802 <vfprintf+0x56a>
   257f2:	f2 e0       	ldi	r31, 0x02	; 2
   257f4:	af 0e       	add	r10, r31
   257f6:	b1 1c       	adc	r11, r1
   257f8:	f6 01       	movw	r30, r12
   257fa:	60 81       	ld	r22, Z
   257fc:	71 81       	ldd	r23, Z+1	; 0x01
   257fe:	80 e0       	ldi	r24, 0x00	; 0
   25800:	90 e0       	ldi	r25, 0x00	; 0
   25802:	a3 01       	movw	r20, r6
   25804:	da d6       	rcall	.+3508   	; 0x265ba <__ultoa_invert>
   25806:	c8 2e       	mov	r12, r24
   25808:	c6 18       	sub	r12, r6
   2580a:	0f 77       	andi	r16, 0x7F	; 127
   2580c:	90 2e       	mov	r9, r16
   2580e:	96 fe       	sbrs	r9, 6
   25810:	0b c0       	rjmp	.+22     	; 0x25828 <vfprintf+0x590>
   25812:	09 2d       	mov	r16, r9
   25814:	0e 7f       	andi	r16, 0xFE	; 254
   25816:	c1 16       	cp	r12, r17
   25818:	50 f4       	brcc	.+20     	; 0x2582e <vfprintf+0x596>
   2581a:	94 fe       	sbrs	r9, 4
   2581c:	0a c0       	rjmp	.+20     	; 0x25832 <vfprintf+0x59a>
   2581e:	92 fc       	sbrc	r9, 2
   25820:	08 c0       	rjmp	.+16     	; 0x25832 <vfprintf+0x59a>
   25822:	09 2d       	mov	r16, r9
   25824:	0e 7e       	andi	r16, 0xEE	; 238
   25826:	05 c0       	rjmp	.+10     	; 0x25832 <vfprintf+0x59a>
   25828:	dc 2c       	mov	r13, r12
   2582a:	09 2d       	mov	r16, r9
   2582c:	03 c0       	rjmp	.+6      	; 0x25834 <vfprintf+0x59c>
   2582e:	dc 2c       	mov	r13, r12
   25830:	01 c0       	rjmp	.+2      	; 0x25834 <vfprintf+0x59c>
   25832:	d1 2e       	mov	r13, r17
   25834:	04 ff       	sbrs	r16, 4
   25836:	0d c0       	rjmp	.+26     	; 0x25852 <vfprintf+0x5ba>
   25838:	fe 01       	movw	r30, r28
   2583a:	ec 0d       	add	r30, r12
   2583c:	f1 1d       	adc	r31, r1
   2583e:	80 81       	ld	r24, Z
   25840:	80 33       	cpi	r24, 0x30	; 48
   25842:	11 f4       	brne	.+4      	; 0x25848 <vfprintf+0x5b0>
   25844:	09 7e       	andi	r16, 0xE9	; 233
   25846:	09 c0       	rjmp	.+18     	; 0x2585a <vfprintf+0x5c2>
   25848:	02 ff       	sbrs	r16, 2
   2584a:	06 c0       	rjmp	.+12     	; 0x25858 <vfprintf+0x5c0>
   2584c:	d3 94       	inc	r13
   2584e:	d3 94       	inc	r13
   25850:	04 c0       	rjmp	.+8      	; 0x2585a <vfprintf+0x5c2>
   25852:	80 2f       	mov	r24, r16
   25854:	86 78       	andi	r24, 0x86	; 134
   25856:	09 f0       	breq	.+2      	; 0x2585a <vfprintf+0x5c2>
   25858:	d3 94       	inc	r13
   2585a:	03 fd       	sbrc	r16, 3
   2585c:	10 c0       	rjmp	.+32     	; 0x2587e <vfprintf+0x5e6>
   2585e:	00 ff       	sbrs	r16, 0
   25860:	06 c0       	rjmp	.+12     	; 0x2586e <vfprintf+0x5d6>
   25862:	1c 2d       	mov	r17, r12
   25864:	d5 14       	cp	r13, r5
   25866:	78 f4       	brcc	.+30     	; 0x25886 <vfprintf+0x5ee>
   25868:	15 0d       	add	r17, r5
   2586a:	1d 19       	sub	r17, r13
   2586c:	0c c0       	rjmp	.+24     	; 0x25886 <vfprintf+0x5ee>
   2586e:	d5 14       	cp	r13, r5
   25870:	50 f4       	brcc	.+20     	; 0x25886 <vfprintf+0x5ee>
   25872:	b7 01       	movw	r22, r14
   25874:	80 e2       	ldi	r24, 0x20	; 32
   25876:	90 e0       	ldi	r25, 0x00	; 0
   25878:	04 d6       	rcall	.+3080   	; 0x26482 <fputc>
   2587a:	d3 94       	inc	r13
   2587c:	f8 cf       	rjmp	.-16     	; 0x2586e <vfprintf+0x5d6>
   2587e:	d5 14       	cp	r13, r5
   25880:	10 f4       	brcc	.+4      	; 0x25886 <vfprintf+0x5ee>
   25882:	5d 18       	sub	r5, r13
   25884:	01 c0       	rjmp	.+2      	; 0x25888 <vfprintf+0x5f0>
   25886:	51 2c       	mov	r5, r1
   25888:	04 ff       	sbrs	r16, 4
   2588a:	0f c0       	rjmp	.+30     	; 0x258aa <vfprintf+0x612>
   2588c:	b7 01       	movw	r22, r14
   2588e:	80 e3       	ldi	r24, 0x30	; 48
   25890:	90 e0       	ldi	r25, 0x00	; 0
   25892:	f7 d5       	rcall	.+3054   	; 0x26482 <fputc>
   25894:	02 ff       	sbrs	r16, 2
   25896:	16 c0       	rjmp	.+44     	; 0x258c4 <vfprintf+0x62c>
   25898:	01 fd       	sbrc	r16, 1
   2589a:	03 c0       	rjmp	.+6      	; 0x258a2 <vfprintf+0x60a>
   2589c:	88 e7       	ldi	r24, 0x78	; 120
   2589e:	90 e0       	ldi	r25, 0x00	; 0
   258a0:	02 c0       	rjmp	.+4      	; 0x258a6 <vfprintf+0x60e>
   258a2:	88 e5       	ldi	r24, 0x58	; 88
   258a4:	90 e0       	ldi	r25, 0x00	; 0
   258a6:	b7 01       	movw	r22, r14
   258a8:	0c c0       	rjmp	.+24     	; 0x258c2 <vfprintf+0x62a>
   258aa:	80 2f       	mov	r24, r16
   258ac:	86 78       	andi	r24, 0x86	; 134
   258ae:	51 f0       	breq	.+20     	; 0x258c4 <vfprintf+0x62c>
   258b0:	01 ff       	sbrs	r16, 1
   258b2:	02 c0       	rjmp	.+4      	; 0x258b8 <vfprintf+0x620>
   258b4:	8b e2       	ldi	r24, 0x2B	; 43
   258b6:	01 c0       	rjmp	.+2      	; 0x258ba <vfprintf+0x622>
   258b8:	80 e2       	ldi	r24, 0x20	; 32
   258ba:	07 fd       	sbrc	r16, 7
   258bc:	8d e2       	ldi	r24, 0x2D	; 45
   258be:	b7 01       	movw	r22, r14
   258c0:	90 e0       	ldi	r25, 0x00	; 0
   258c2:	df d5       	rcall	.+3006   	; 0x26482 <fputc>
   258c4:	c1 16       	cp	r12, r17
   258c6:	30 f4       	brcc	.+12     	; 0x258d4 <vfprintf+0x63c>
   258c8:	b7 01       	movw	r22, r14
   258ca:	80 e3       	ldi	r24, 0x30	; 48
   258cc:	90 e0       	ldi	r25, 0x00	; 0
   258ce:	d9 d5       	rcall	.+2994   	; 0x26482 <fputc>
   258d0:	11 50       	subi	r17, 0x01	; 1
   258d2:	f8 cf       	rjmp	.-16     	; 0x258c4 <vfprintf+0x62c>
   258d4:	ca 94       	dec	r12
   258d6:	f3 01       	movw	r30, r6
   258d8:	ec 0d       	add	r30, r12
   258da:	f1 1d       	adc	r31, r1
   258dc:	80 81       	ld	r24, Z
   258de:	b7 01       	movw	r22, r14
   258e0:	90 e0       	ldi	r25, 0x00	; 0
   258e2:	cf d5       	rcall	.+2974   	; 0x26482 <fputc>
   258e4:	c1 10       	cpse	r12, r1
   258e6:	f6 cf       	rjmp	.-20     	; 0x258d4 <vfprintf+0x63c>
   258e8:	15 c0       	rjmp	.+42     	; 0x25914 <vfprintf+0x67c>
   258ea:	f4 e0       	ldi	r31, 0x04	; 4
   258ec:	f5 15       	cp	r31, r5
   258ee:	50 f5       	brcc	.+84     	; 0x25944 <vfprintf+0x6ac>
   258f0:	84 e0       	ldi	r24, 0x04	; 4
   258f2:	58 1a       	sub	r5, r24
   258f4:	93 fe       	sbrs	r9, 3
   258f6:	1e c0       	rjmp	.+60     	; 0x25934 <vfprintf+0x69c>
   258f8:	01 11       	cpse	r16, r1
   258fa:	25 c0       	rjmp	.+74     	; 0x25946 <vfprintf+0x6ae>
   258fc:	2c 85       	ldd	r18, Y+12	; 0x0c
   258fe:	23 ff       	sbrs	r18, 3
   25900:	27 c0       	rjmp	.+78     	; 0x25950 <vfprintf+0x6b8>
   25902:	02 e2       	ldi	r16, 0x22	; 34
   25904:	13 e0       	ldi	r17, 0x03	; 3
   25906:	39 2d       	mov	r19, r9
   25908:	30 71       	andi	r19, 0x10	; 16
   2590a:	93 2e       	mov	r9, r19
   2590c:	f8 01       	movw	r30, r16
   2590e:	84 91       	lpm	r24, Z
   25910:	81 11       	cpse	r24, r1
   25912:	21 c0       	rjmp	.+66     	; 0x25956 <vfprintf+0x6be>
   25914:	55 20       	and	r5, r5
   25916:	09 f4       	brne	.+2      	; 0x2591a <vfprintf+0x682>
   25918:	fc cc       	rjmp	.-1544   	; 0x25312 <vfprintf+0x7a>
   2591a:	b7 01       	movw	r22, r14
   2591c:	80 e2       	ldi	r24, 0x20	; 32
   2591e:	90 e0       	ldi	r25, 0x00	; 0
   25920:	b0 d5       	rcall	.+2912   	; 0x26482 <fputc>
   25922:	5a 94       	dec	r5
   25924:	f7 cf       	rjmp	.-18     	; 0x25914 <vfprintf+0x67c>
   25926:	f7 01       	movw	r30, r14
   25928:	86 81       	ldd	r24, Z+6	; 0x06
   2592a:	97 81       	ldd	r25, Z+7	; 0x07
   2592c:	23 c0       	rjmp	.+70     	; 0x25974 <vfprintf+0x6dc>
   2592e:	8f ef       	ldi	r24, 0xFF	; 255
   25930:	9f ef       	ldi	r25, 0xFF	; 255
   25932:	20 c0       	rjmp	.+64     	; 0x25974 <vfprintf+0x6dc>
   25934:	b7 01       	movw	r22, r14
   25936:	80 e2       	ldi	r24, 0x20	; 32
   25938:	90 e0       	ldi	r25, 0x00	; 0
   2593a:	a3 d5       	rcall	.+2886   	; 0x26482 <fputc>
   2593c:	5a 94       	dec	r5
   2593e:	51 10       	cpse	r5, r1
   25940:	f9 cf       	rjmp	.-14     	; 0x25934 <vfprintf+0x69c>
   25942:	da cf       	rjmp	.-76     	; 0x258f8 <vfprintf+0x660>
   25944:	51 2c       	mov	r5, r1
   25946:	b7 01       	movw	r22, r14
   25948:	80 2f       	mov	r24, r16
   2594a:	90 e0       	ldi	r25, 0x00	; 0
   2594c:	9a d5       	rcall	.+2868   	; 0x26482 <fputc>
   2594e:	d6 cf       	rjmp	.-84     	; 0x258fc <vfprintf+0x664>
   25950:	06 e2       	ldi	r16, 0x26	; 38
   25952:	13 e0       	ldi	r17, 0x03	; 3
   25954:	d8 cf       	rjmp	.-80     	; 0x25906 <vfprintf+0x66e>
   25956:	91 10       	cpse	r9, r1
   25958:	80 52       	subi	r24, 0x20	; 32
   2595a:	b7 01       	movw	r22, r14
   2595c:	90 e0       	ldi	r25, 0x00	; 0
   2595e:	91 d5       	rcall	.+2850   	; 0x26482 <fputc>
   25960:	0f 5f       	subi	r16, 0xFF	; 255
   25962:	1f 4f       	sbci	r17, 0xFF	; 255
   25964:	d3 cf       	rjmp	.-90     	; 0x2590c <vfprintf+0x674>
   25966:	23 e0       	ldi	r18, 0x03	; 3
   25968:	25 15       	cp	r18, r5
   2596a:	10 f4       	brcc	.+4      	; 0x25970 <vfprintf+0x6d8>
   2596c:	83 e0       	ldi	r24, 0x03	; 3
   2596e:	c1 cf       	rjmp	.-126    	; 0x258f2 <vfprintf+0x65a>
   25970:	51 2c       	mov	r5, r1
   25972:	c4 cf       	rjmp	.-120    	; 0x258fc <vfprintf+0x664>
   25974:	60 96       	adiw	r28, 0x10	; 16
   25976:	cd bf       	out	0x3d, r28	; 61
   25978:	de bf       	out	0x3e, r29	; 62
   2597a:	df 91       	pop	r29
   2597c:	cf 91       	pop	r28
   2597e:	1f 91       	pop	r17
   25980:	0f 91       	pop	r16
   25982:	ff 90       	pop	r15
   25984:	ef 90       	pop	r14
   25986:	df 90       	pop	r13
   25988:	cf 90       	pop	r12
   2598a:	bf 90       	pop	r11
   2598c:	af 90       	pop	r10
   2598e:	9f 90       	pop	r9
   25990:	8f 90       	pop	r8
   25992:	7f 90       	pop	r7
   25994:	6f 90       	pop	r6
   25996:	5f 90       	pop	r5
   25998:	4f 90       	pop	r4
   2599a:	3f 90       	pop	r3
   2599c:	2f 90       	pop	r2
   2599e:	08 95       	ret

000259a0 <__mulsi3>:
   259a0:	db 01       	movw	r26, r22
   259a2:	8f 93       	push	r24
   259a4:	9f 93       	push	r25
   259a6:	87 d0       	rcall	.+270    	; 0x25ab6 <__muluhisi3>
   259a8:	bf 91       	pop	r27
   259aa:	af 91       	pop	r26
   259ac:	a2 9f       	mul	r26, r18
   259ae:	80 0d       	add	r24, r0
   259b0:	91 1d       	adc	r25, r1
   259b2:	a3 9f       	mul	r26, r19
   259b4:	90 0d       	add	r25, r0
   259b6:	b2 9f       	mul	r27, r18
   259b8:	90 0d       	add	r25, r0
   259ba:	11 24       	eor	r1, r1
   259bc:	08 95       	ret

000259be <__udivmodhi4>:
   259be:	aa 1b       	sub	r26, r26
   259c0:	bb 1b       	sub	r27, r27
   259c2:	51 e1       	ldi	r21, 0x11	; 17
   259c4:	07 c0       	rjmp	.+14     	; 0x259d4 <__udivmodhi4_ep>

000259c6 <__udivmodhi4_loop>:
   259c6:	aa 1f       	adc	r26, r26
   259c8:	bb 1f       	adc	r27, r27
   259ca:	a6 17       	cp	r26, r22
   259cc:	b7 07       	cpc	r27, r23
   259ce:	10 f0       	brcs	.+4      	; 0x259d4 <__udivmodhi4_ep>
   259d0:	a6 1b       	sub	r26, r22
   259d2:	b7 0b       	sbc	r27, r23

000259d4 <__udivmodhi4_ep>:
   259d4:	88 1f       	adc	r24, r24
   259d6:	99 1f       	adc	r25, r25
   259d8:	5a 95       	dec	r21
   259da:	a9 f7       	brne	.-22     	; 0x259c6 <__udivmodhi4_loop>
   259dc:	80 95       	com	r24
   259de:	90 95       	com	r25
   259e0:	bc 01       	movw	r22, r24
   259e2:	cd 01       	movw	r24, r26
   259e4:	08 95       	ret

000259e6 <__divmodhi4>:
   259e6:	97 fb       	bst	r25, 7
   259e8:	07 2e       	mov	r0, r23
   259ea:	16 f4       	brtc	.+4      	; 0x259f0 <__divmodhi4+0xa>
   259ec:	00 94       	com	r0
   259ee:	06 d0       	rcall	.+12     	; 0x259fc <__divmodhi4_neg1>
   259f0:	77 fd       	sbrc	r23, 7
   259f2:	08 d0       	rcall	.+16     	; 0x25a04 <__divmodhi4_neg2>
   259f4:	e4 df       	rcall	.-56     	; 0x259be <__udivmodhi4>
   259f6:	07 fc       	sbrc	r0, 7
   259f8:	05 d0       	rcall	.+10     	; 0x25a04 <__divmodhi4_neg2>
   259fa:	3e f4       	brtc	.+14     	; 0x25a0a <__divmodhi4_exit>

000259fc <__divmodhi4_neg1>:
   259fc:	90 95       	com	r25
   259fe:	81 95       	neg	r24
   25a00:	9f 4f       	sbci	r25, 0xFF	; 255
   25a02:	08 95       	ret

00025a04 <__divmodhi4_neg2>:
   25a04:	70 95       	com	r23
   25a06:	61 95       	neg	r22
   25a08:	7f 4f       	sbci	r23, 0xFF	; 255

00025a0a <__divmodhi4_exit>:
   25a0a:	08 95       	ret

00025a0c <__udivmodsi4>:
   25a0c:	a1 e2       	ldi	r26, 0x21	; 33
   25a0e:	1a 2e       	mov	r1, r26
   25a10:	aa 1b       	sub	r26, r26
   25a12:	bb 1b       	sub	r27, r27
   25a14:	fd 01       	movw	r30, r26
   25a16:	0d c0       	rjmp	.+26     	; 0x25a32 <__udivmodsi4_ep>

00025a18 <__udivmodsi4_loop>:
   25a18:	aa 1f       	adc	r26, r26
   25a1a:	bb 1f       	adc	r27, r27
   25a1c:	ee 1f       	adc	r30, r30
   25a1e:	ff 1f       	adc	r31, r31
   25a20:	a2 17       	cp	r26, r18
   25a22:	b3 07       	cpc	r27, r19
   25a24:	e4 07       	cpc	r30, r20
   25a26:	f5 07       	cpc	r31, r21
   25a28:	20 f0       	brcs	.+8      	; 0x25a32 <__udivmodsi4_ep>
   25a2a:	a2 1b       	sub	r26, r18
   25a2c:	b3 0b       	sbc	r27, r19
   25a2e:	e4 0b       	sbc	r30, r20
   25a30:	f5 0b       	sbc	r31, r21

00025a32 <__udivmodsi4_ep>:
   25a32:	66 1f       	adc	r22, r22
   25a34:	77 1f       	adc	r23, r23
   25a36:	88 1f       	adc	r24, r24
   25a38:	99 1f       	adc	r25, r25
   25a3a:	1a 94       	dec	r1
   25a3c:	69 f7       	brne	.-38     	; 0x25a18 <__udivmodsi4_loop>
   25a3e:	60 95       	com	r22
   25a40:	70 95       	com	r23
   25a42:	80 95       	com	r24
   25a44:	90 95       	com	r25
   25a46:	9b 01       	movw	r18, r22
   25a48:	ac 01       	movw	r20, r24
   25a4a:	bd 01       	movw	r22, r26
   25a4c:	cf 01       	movw	r24, r30
   25a4e:	08 95       	ret

00025a50 <__divmodsi4>:
   25a50:	05 2e       	mov	r0, r21
   25a52:	97 fb       	bst	r25, 7
   25a54:	16 f4       	brtc	.+4      	; 0x25a5a <__divmodsi4+0xa>
   25a56:	00 94       	com	r0
   25a58:	0f d0       	rcall	.+30     	; 0x25a78 <__negsi2>
   25a5a:	57 fd       	sbrc	r21, 7
   25a5c:	05 d0       	rcall	.+10     	; 0x25a68 <__divmodsi4_neg2>
   25a5e:	d6 df       	rcall	.-84     	; 0x25a0c <__udivmodsi4>
   25a60:	07 fc       	sbrc	r0, 7
   25a62:	02 d0       	rcall	.+4      	; 0x25a68 <__divmodsi4_neg2>
   25a64:	46 f4       	brtc	.+16     	; 0x25a76 <__divmodsi4_exit>
   25a66:	08 c0       	rjmp	.+16     	; 0x25a78 <__negsi2>

00025a68 <__divmodsi4_neg2>:
   25a68:	50 95       	com	r21
   25a6a:	40 95       	com	r20
   25a6c:	30 95       	com	r19
   25a6e:	21 95       	neg	r18
   25a70:	3f 4f       	sbci	r19, 0xFF	; 255
   25a72:	4f 4f       	sbci	r20, 0xFF	; 255
   25a74:	5f 4f       	sbci	r21, 0xFF	; 255

00025a76 <__divmodsi4_exit>:
   25a76:	08 95       	ret

00025a78 <__negsi2>:
   25a78:	90 95       	com	r25
   25a7a:	80 95       	com	r24
   25a7c:	70 95       	com	r23
   25a7e:	61 95       	neg	r22
   25a80:	7f 4f       	sbci	r23, 0xFF	; 255
   25a82:	8f 4f       	sbci	r24, 0xFF	; 255
   25a84:	9f 4f       	sbci	r25, 0xFF	; 255
   25a86:	08 95       	ret

00025a88 <__tablejump2__>:
   25a88:	ee 0f       	add	r30, r30
   25a8a:	ff 1f       	adc	r31, r31
   25a8c:	88 1f       	adc	r24, r24
   25a8e:	8b bf       	out	0x3b, r24	; 59
   25a90:	07 90       	elpm	r0, Z+
   25a92:	f6 91       	elpm	r31, Z
   25a94:	e0 2d       	mov	r30, r0
   25a96:	19 94       	eijmp

00025a98 <__umulhisi3>:
   25a98:	a2 9f       	mul	r26, r18
   25a9a:	b0 01       	movw	r22, r0
   25a9c:	b3 9f       	mul	r27, r19
   25a9e:	c0 01       	movw	r24, r0
   25aa0:	a3 9f       	mul	r26, r19
   25aa2:	70 0d       	add	r23, r0
   25aa4:	81 1d       	adc	r24, r1
   25aa6:	11 24       	eor	r1, r1
   25aa8:	91 1d       	adc	r25, r1
   25aaa:	b2 9f       	mul	r27, r18
   25aac:	70 0d       	add	r23, r0
   25aae:	81 1d       	adc	r24, r1
   25ab0:	11 24       	eor	r1, r1
   25ab2:	91 1d       	adc	r25, r1
   25ab4:	08 95       	ret

00025ab6 <__muluhisi3>:
   25ab6:	f0 df       	rcall	.-32     	; 0x25a98 <__umulhisi3>
   25ab8:	a5 9f       	mul	r26, r21
   25aba:	90 0d       	add	r25, r0
   25abc:	b4 9f       	mul	r27, r20
   25abe:	90 0d       	add	r25, r0
   25ac0:	a4 9f       	mul	r26, r20
   25ac2:	80 0d       	add	r24, r0
   25ac4:	91 1d       	adc	r25, r1
   25ac6:	11 24       	eor	r1, r1
   25ac8:	08 95       	ret

00025aca <__muldi3>:
   25aca:	df 93       	push	r29
   25acc:	cf 93       	push	r28
   25ace:	1f 93       	push	r17
   25ad0:	0f 93       	push	r16
   25ad2:	9a 9d       	mul	r25, r10
   25ad4:	f0 2d       	mov	r31, r0
   25ad6:	21 9f       	mul	r18, r17
   25ad8:	f0 0d       	add	r31, r0
   25ada:	8b 9d       	mul	r24, r11
   25adc:	f0 0d       	add	r31, r0
   25ade:	8a 9d       	mul	r24, r10
   25ae0:	e0 2d       	mov	r30, r0
   25ae2:	f1 0d       	add	r31, r1
   25ae4:	03 9f       	mul	r16, r19
   25ae6:	f0 0d       	add	r31, r0
   25ae8:	02 9f       	mul	r16, r18
   25aea:	e0 0d       	add	r30, r0
   25aec:	f1 1d       	adc	r31, r1
   25aee:	4e 9d       	mul	r20, r14
   25af0:	e0 0d       	add	r30, r0
   25af2:	f1 1d       	adc	r31, r1
   25af4:	5e 9d       	mul	r21, r14
   25af6:	f0 0d       	add	r31, r0
   25af8:	4f 9d       	mul	r20, r15
   25afa:	f0 0d       	add	r31, r0
   25afc:	7f 93       	push	r23
   25afe:	6f 93       	push	r22
   25b00:	bf 92       	push	r11
   25b02:	af 92       	push	r10
   25b04:	5f 93       	push	r21
   25b06:	4f 93       	push	r20
   25b08:	d5 01       	movw	r26, r10
   25b0a:	c6 df       	rcall	.-116    	; 0x25a98 <__umulhisi3>
   25b0c:	8b 01       	movw	r16, r22
   25b0e:	ac 01       	movw	r20, r24
   25b10:	d7 01       	movw	r26, r14
   25b12:	c2 df       	rcall	.-124    	; 0x25a98 <__umulhisi3>
   25b14:	eb 01       	movw	r28, r22
   25b16:	e8 0f       	add	r30, r24
   25b18:	f9 1f       	adc	r31, r25
   25b1a:	d6 01       	movw	r26, r12
   25b1c:	1f d0       	rcall	.+62     	; 0x25b5c <__muldi3_6>
   25b1e:	2f 91       	pop	r18
   25b20:	3f 91       	pop	r19
   25b22:	d6 01       	movw	r26, r12
   25b24:	b9 df       	rcall	.-142    	; 0x25a98 <__umulhisi3>
   25b26:	c6 0f       	add	r28, r22
   25b28:	d7 1f       	adc	r29, r23
   25b2a:	e8 1f       	adc	r30, r24
   25b2c:	f9 1f       	adc	r31, r25
   25b2e:	af 91       	pop	r26
   25b30:	bf 91       	pop	r27
   25b32:	14 d0       	rcall	.+40     	; 0x25b5c <__muldi3_6>
   25b34:	2f 91       	pop	r18
   25b36:	3f 91       	pop	r19
   25b38:	af df       	rcall	.-162    	; 0x25a98 <__umulhisi3>
   25b3a:	c6 0f       	add	r28, r22
   25b3c:	d7 1f       	adc	r29, r23
   25b3e:	e8 1f       	adc	r30, r24
   25b40:	f9 1f       	adc	r31, r25
   25b42:	d6 01       	movw	r26, r12
   25b44:	a9 df       	rcall	.-174    	; 0x25a98 <__umulhisi3>
   25b46:	e6 0f       	add	r30, r22
   25b48:	f7 1f       	adc	r31, r23
   25b4a:	98 01       	movw	r18, r16
   25b4c:	be 01       	movw	r22, r28
   25b4e:	cf 01       	movw	r24, r30
   25b50:	11 24       	eor	r1, r1
   25b52:	0f 91       	pop	r16
   25b54:	1f 91       	pop	r17
   25b56:	cf 91       	pop	r28
   25b58:	df 91       	pop	r29
   25b5a:	08 95       	ret

00025b5c <__muldi3_6>:
   25b5c:	9d df       	rcall	.-198    	; 0x25a98 <__umulhisi3>
   25b5e:	46 0f       	add	r20, r22
   25b60:	57 1f       	adc	r21, r23
   25b62:	c8 1f       	adc	r28, r24
   25b64:	d9 1f       	adc	r29, r25
   25b66:	08 f4       	brcc	.+2      	; 0x25b6a <__muldi3_6+0xe>
   25b68:	31 96       	adiw	r30, 0x01	; 1
   25b6a:	08 95       	ret

00025b6c <__moddi3>:
   25b6c:	68 94       	set
   25b6e:	01 c0       	rjmp	.+2      	; 0x25b72 <__divdi3_moddi3>

00025b70 <__divdi3>:
   25b70:	e8 94       	clt

00025b72 <__divdi3_moddi3>:
   25b72:	f9 2f       	mov	r31, r25
   25b74:	f1 2b       	or	r31, r17
   25b76:	0a f0       	brmi	.+2      	; 0x25b7a <__divdi3_moddi3+0x8>
   25b78:	27 c0       	rjmp	.+78     	; 0x25bc8 <__udivdi3_umoddi3>
   25b7a:	a0 e0       	ldi	r26, 0x00	; 0
   25b7c:	b0 e0       	ldi	r27, 0x00	; 0
   25b7e:	ed e8       	ldi	r30, 0x8D	; 141
   25b80:	f1 e0       	ldi	r31, 0x01	; 1
   25b82:	93 c0       	rjmp	.+294    	; 0x25caa <__prologue_saves__+0xc>
   25b84:	09 2e       	mov	r0, r25
   25b86:	05 94       	asr	r0
   25b88:	1a f4       	brpl	.+6      	; 0x25b90 <__divdi3_moddi3+0x1e>
   25b8a:	79 d0       	rcall	.+242    	; 0x25c7e <__negdi2>
   25b8c:	11 23       	and	r17, r17
   25b8e:	92 f4       	brpl	.+36     	; 0x25bb4 <__divdi3_moddi3+0x42>
   25b90:	f0 e8       	ldi	r31, 0x80	; 128
   25b92:	0f 26       	eor	r0, r31
   25b94:	ff ef       	ldi	r31, 0xFF	; 255
   25b96:	e0 94       	com	r14
   25b98:	f0 94       	com	r15
   25b9a:	00 95       	com	r16
   25b9c:	10 95       	com	r17
   25b9e:	b0 94       	com	r11
   25ba0:	c0 94       	com	r12
   25ba2:	d0 94       	com	r13
   25ba4:	a1 94       	neg	r10
   25ba6:	bf 0a       	sbc	r11, r31
   25ba8:	cf 0a       	sbc	r12, r31
   25baa:	df 0a       	sbc	r13, r31
   25bac:	ef 0a       	sbc	r14, r31
   25bae:	ff 0a       	sbc	r15, r31
   25bb0:	0f 0b       	sbc	r16, r31
   25bb2:	1f 0b       	sbc	r17, r31
   25bb4:	13 d0       	rcall	.+38     	; 0x25bdc <__udivmod64>
   25bb6:	07 fc       	sbrc	r0, 7
   25bb8:	62 d0       	rcall	.+196    	; 0x25c7e <__negdi2>
   25bba:	cd b7       	in	r28, 0x3d	; 61
   25bbc:	de b7       	in	r29, 0x3e	; 62
   25bbe:	ec e0       	ldi	r30, 0x0C	; 12
   25bc0:	8d c0       	rjmp	.+282    	; 0x25cdc <__epilogue_restores__+0xc>

00025bc2 <__umoddi3>:
   25bc2:	68 94       	set
   25bc4:	01 c0       	rjmp	.+2      	; 0x25bc8 <__udivdi3_umoddi3>

00025bc6 <__udivdi3>:
   25bc6:	e8 94       	clt

00025bc8 <__udivdi3_umoddi3>:
   25bc8:	8f 92       	push	r8
   25bca:	9f 92       	push	r9
   25bcc:	cf 93       	push	r28
   25bce:	df 93       	push	r29
   25bd0:	05 d0       	rcall	.+10     	; 0x25bdc <__udivmod64>
   25bd2:	df 91       	pop	r29
   25bd4:	cf 91       	pop	r28
   25bd6:	9f 90       	pop	r9
   25bd8:	8f 90       	pop	r8
   25bda:	08 95       	ret

00025bdc <__udivmod64>:
   25bdc:	88 24       	eor	r8, r8
   25bde:	99 24       	eor	r9, r9
   25be0:	f4 01       	movw	r30, r8
   25be2:	e4 01       	movw	r28, r8
   25be4:	b0 e4       	ldi	r27, 0x40	; 64
   25be6:	9f 93       	push	r25
   25be8:	aa 27       	eor	r26, r26
   25bea:	9a 15       	cp	r25, r10
   25bec:	8b 04       	cpc	r8, r11
   25bee:	9c 04       	cpc	r9, r12
   25bf0:	ed 05       	cpc	r30, r13
   25bf2:	fe 05       	cpc	r31, r14
   25bf4:	cf 05       	cpc	r28, r15
   25bf6:	d0 07       	cpc	r29, r16
   25bf8:	a1 07       	cpc	r26, r17
   25bfa:	98 f4       	brcc	.+38     	; 0x25c22 <__udivmod64+0x46>
   25bfc:	ad 2f       	mov	r26, r29
   25bfe:	dc 2f       	mov	r29, r28
   25c00:	cf 2f       	mov	r28, r31
   25c02:	fe 2f       	mov	r31, r30
   25c04:	e9 2d       	mov	r30, r9
   25c06:	98 2c       	mov	r9, r8
   25c08:	89 2e       	mov	r8, r25
   25c0a:	98 2f       	mov	r25, r24
   25c0c:	87 2f       	mov	r24, r23
   25c0e:	76 2f       	mov	r23, r22
   25c10:	65 2f       	mov	r22, r21
   25c12:	54 2f       	mov	r21, r20
   25c14:	43 2f       	mov	r20, r19
   25c16:	32 2f       	mov	r19, r18
   25c18:	22 27       	eor	r18, r18
   25c1a:	b8 50       	subi	r27, 0x08	; 8
   25c1c:	31 f7       	brne	.-52     	; 0x25bea <__udivmod64+0xe>
   25c1e:	bf 91       	pop	r27
   25c20:	27 c0       	rjmp	.+78     	; 0x25c70 <__udivmod64+0x94>
   25c22:	1b 2e       	mov	r1, r27
   25c24:	bf 91       	pop	r27
   25c26:	bb 27       	eor	r27, r27
   25c28:	22 0f       	add	r18, r18
   25c2a:	33 1f       	adc	r19, r19
   25c2c:	44 1f       	adc	r20, r20
   25c2e:	55 1f       	adc	r21, r21
   25c30:	66 1f       	adc	r22, r22
   25c32:	77 1f       	adc	r23, r23
   25c34:	88 1f       	adc	r24, r24
   25c36:	99 1f       	adc	r25, r25
   25c38:	88 1c       	adc	r8, r8
   25c3a:	99 1c       	adc	r9, r9
   25c3c:	ee 1f       	adc	r30, r30
   25c3e:	ff 1f       	adc	r31, r31
   25c40:	cc 1f       	adc	r28, r28
   25c42:	dd 1f       	adc	r29, r29
   25c44:	aa 1f       	adc	r26, r26
   25c46:	bb 1f       	adc	r27, r27
   25c48:	8a 14       	cp	r8, r10
   25c4a:	9b 04       	cpc	r9, r11
   25c4c:	ec 05       	cpc	r30, r12
   25c4e:	fd 05       	cpc	r31, r13
   25c50:	ce 05       	cpc	r28, r14
   25c52:	df 05       	cpc	r29, r15
   25c54:	a0 07       	cpc	r26, r16
   25c56:	b1 07       	cpc	r27, r17
   25c58:	48 f0       	brcs	.+18     	; 0x25c6c <__udivmod64+0x90>
   25c5a:	8a 18       	sub	r8, r10
   25c5c:	9b 08       	sbc	r9, r11
   25c5e:	ec 09       	sbc	r30, r12
   25c60:	fd 09       	sbc	r31, r13
   25c62:	ce 09       	sbc	r28, r14
   25c64:	df 09       	sbc	r29, r15
   25c66:	a0 0b       	sbc	r26, r16
   25c68:	b1 0b       	sbc	r27, r17
   25c6a:	21 60       	ori	r18, 0x01	; 1
   25c6c:	1a 94       	dec	r1
   25c6e:	e1 f6       	brne	.-72     	; 0x25c28 <__udivmod64+0x4c>
   25c70:	2e f4       	brtc	.+10     	; 0x25c7c <__udivmod64+0xa0>
   25c72:	94 01       	movw	r18, r8
   25c74:	af 01       	movw	r20, r30
   25c76:	be 01       	movw	r22, r28
   25c78:	cd 01       	movw	r24, r26
   25c7a:	00 0c       	add	r0, r0
   25c7c:	08 95       	ret

00025c7e <__negdi2>:
   25c7e:	60 95       	com	r22
   25c80:	70 95       	com	r23
   25c82:	80 95       	com	r24
   25c84:	90 95       	com	r25
   25c86:	30 95       	com	r19
   25c88:	40 95       	com	r20
   25c8a:	50 95       	com	r21
   25c8c:	21 95       	neg	r18
   25c8e:	3f 4f       	sbci	r19, 0xFF	; 255
   25c90:	4f 4f       	sbci	r20, 0xFF	; 255
   25c92:	5f 4f       	sbci	r21, 0xFF	; 255
   25c94:	6f 4f       	sbci	r22, 0xFF	; 255
   25c96:	7f 4f       	sbci	r23, 0xFF	; 255
   25c98:	8f 4f       	sbci	r24, 0xFF	; 255
   25c9a:	9f 4f       	sbci	r25, 0xFF	; 255
   25c9c:	08 95       	ret

00025c9e <__prologue_saves__>:
   25c9e:	2f 92       	push	r2
   25ca0:	3f 92       	push	r3
   25ca2:	4f 92       	push	r4
   25ca4:	5f 92       	push	r5
   25ca6:	6f 92       	push	r6
   25ca8:	7f 92       	push	r7
   25caa:	8f 92       	push	r8
   25cac:	9f 92       	push	r9
   25cae:	af 92       	push	r10
   25cb0:	bf 92       	push	r11
   25cb2:	cf 92       	push	r12
   25cb4:	df 92       	push	r13
   25cb6:	ef 92       	push	r14
   25cb8:	ff 92       	push	r15
   25cba:	0f 93       	push	r16
   25cbc:	1f 93       	push	r17
   25cbe:	cf 93       	push	r28
   25cc0:	df 93       	push	r29
   25cc2:	cd b7       	in	r28, 0x3d	; 61
   25cc4:	de b7       	in	r29, 0x3e	; 62
   25cc6:	ca 1b       	sub	r28, r26
   25cc8:	db 0b       	sbc	r29, r27
   25cca:	cd bf       	out	0x3d, r28	; 61
   25ccc:	de bf       	out	0x3e, r29	; 62
   25cce:	19 94       	eijmp

00025cd0 <__epilogue_restores__>:
   25cd0:	2a 88       	ldd	r2, Y+18	; 0x12
   25cd2:	39 88       	ldd	r3, Y+17	; 0x11
   25cd4:	48 88       	ldd	r4, Y+16	; 0x10
   25cd6:	5f 84       	ldd	r5, Y+15	; 0x0f
   25cd8:	6e 84       	ldd	r6, Y+14	; 0x0e
   25cda:	7d 84       	ldd	r7, Y+13	; 0x0d
   25cdc:	8c 84       	ldd	r8, Y+12	; 0x0c
   25cde:	9b 84       	ldd	r9, Y+11	; 0x0b
   25ce0:	aa 84       	ldd	r10, Y+10	; 0x0a
   25ce2:	b9 84       	ldd	r11, Y+9	; 0x09
   25ce4:	c8 84       	ldd	r12, Y+8	; 0x08
   25ce6:	df 80       	ldd	r13, Y+7	; 0x07
   25ce8:	ee 80       	ldd	r14, Y+6	; 0x06
   25cea:	fd 80       	ldd	r15, Y+5	; 0x05
   25cec:	0c 81       	ldd	r16, Y+4	; 0x04
   25cee:	1b 81       	ldd	r17, Y+3	; 0x03
   25cf0:	aa 81       	ldd	r26, Y+2	; 0x02
   25cf2:	b9 81       	ldd	r27, Y+1	; 0x01
   25cf4:	ce 0f       	add	r28, r30
   25cf6:	d1 1d       	adc	r29, r1
   25cf8:	cd bf       	out	0x3d, r28	; 61
   25cfa:	de bf       	out	0x3e, r29	; 62
   25cfc:	ed 01       	movw	r28, r26
   25cfe:	08 95       	ret

00025d00 <__ashldi3>:
   25d00:	0f 93       	push	r16
   25d02:	08 30       	cpi	r16, 0x08	; 8
   25d04:	90 f0       	brcs	.+36     	; 0x25d2a <__ashldi3+0x2a>
   25d06:	98 2f       	mov	r25, r24
   25d08:	87 2f       	mov	r24, r23
   25d0a:	76 2f       	mov	r23, r22
   25d0c:	65 2f       	mov	r22, r21
   25d0e:	54 2f       	mov	r21, r20
   25d10:	43 2f       	mov	r20, r19
   25d12:	32 2f       	mov	r19, r18
   25d14:	22 27       	eor	r18, r18
   25d16:	08 50       	subi	r16, 0x08	; 8
   25d18:	f4 cf       	rjmp	.-24     	; 0x25d02 <__ashldi3+0x2>
   25d1a:	22 0f       	add	r18, r18
   25d1c:	33 1f       	adc	r19, r19
   25d1e:	44 1f       	adc	r20, r20
   25d20:	55 1f       	adc	r21, r21
   25d22:	66 1f       	adc	r22, r22
   25d24:	77 1f       	adc	r23, r23
   25d26:	88 1f       	adc	r24, r24
   25d28:	99 1f       	adc	r25, r25
   25d2a:	0a 95       	dec	r16
   25d2c:	b2 f7       	brpl	.-20     	; 0x25d1a <__ashldi3+0x1a>
   25d2e:	0f 91       	pop	r16
   25d30:	08 95       	ret

00025d32 <__ashrdi3>:
   25d32:	97 fb       	bst	r25, 7
   25d34:	10 f8       	bld	r1, 0

00025d36 <__lshrdi3>:
   25d36:	16 94       	lsr	r1
   25d38:	00 08       	sbc	r0, r0
   25d3a:	0f 93       	push	r16
   25d3c:	08 30       	cpi	r16, 0x08	; 8
   25d3e:	98 f0       	brcs	.+38     	; 0x25d66 <__lshrdi3+0x30>
   25d40:	08 50       	subi	r16, 0x08	; 8
   25d42:	23 2f       	mov	r18, r19
   25d44:	34 2f       	mov	r19, r20
   25d46:	45 2f       	mov	r20, r21
   25d48:	56 2f       	mov	r21, r22
   25d4a:	67 2f       	mov	r22, r23
   25d4c:	78 2f       	mov	r23, r24
   25d4e:	89 2f       	mov	r24, r25
   25d50:	90 2d       	mov	r25, r0
   25d52:	f4 cf       	rjmp	.-24     	; 0x25d3c <__lshrdi3+0x6>
   25d54:	05 94       	asr	r0
   25d56:	97 95       	ror	r25
   25d58:	87 95       	ror	r24
   25d5a:	77 95       	ror	r23
   25d5c:	67 95       	ror	r22
   25d5e:	57 95       	ror	r21
   25d60:	47 95       	ror	r20
   25d62:	37 95       	ror	r19
   25d64:	27 95       	ror	r18
   25d66:	0a 95       	dec	r16
   25d68:	aa f7       	brpl	.-22     	; 0x25d54 <__lshrdi3+0x1e>
   25d6a:	0f 91       	pop	r16
   25d6c:	08 95       	ret

00025d6e <__adddi3>:
   25d6e:	2a 0d       	add	r18, r10
   25d70:	3b 1d       	adc	r19, r11
   25d72:	4c 1d       	adc	r20, r12
   25d74:	5d 1d       	adc	r21, r13
   25d76:	6e 1d       	adc	r22, r14
   25d78:	7f 1d       	adc	r23, r15
   25d7a:	80 1f       	adc	r24, r16
   25d7c:	91 1f       	adc	r25, r17
   25d7e:	08 95       	ret

00025d80 <__adddi3_s8>:
   25d80:	00 24       	eor	r0, r0
   25d82:	a7 fd       	sbrc	r26, 7
   25d84:	00 94       	com	r0
   25d86:	2a 0f       	add	r18, r26
   25d88:	30 1d       	adc	r19, r0
   25d8a:	40 1d       	adc	r20, r0
   25d8c:	50 1d       	adc	r21, r0
   25d8e:	60 1d       	adc	r22, r0
   25d90:	70 1d       	adc	r23, r0
   25d92:	80 1d       	adc	r24, r0
   25d94:	90 1d       	adc	r25, r0
   25d96:	08 95       	ret

00025d98 <__subdi3>:
   25d98:	2a 19       	sub	r18, r10
   25d9a:	3b 09       	sbc	r19, r11
   25d9c:	4c 09       	sbc	r20, r12
   25d9e:	5d 09       	sbc	r21, r13
   25da0:	6e 09       	sbc	r22, r14
   25da2:	7f 09       	sbc	r23, r15
   25da4:	80 0b       	sbc	r24, r16
   25da6:	91 0b       	sbc	r25, r17
   25da8:	08 95       	ret

00025daa <__cmpdi2>:
   25daa:	2a 15       	cp	r18, r10
   25dac:	3b 05       	cpc	r19, r11
   25dae:	4c 05       	cpc	r20, r12
   25db0:	5d 05       	cpc	r21, r13
   25db2:	6e 05       	cpc	r22, r14
   25db4:	7f 05       	cpc	r23, r15
   25db6:	80 07       	cpc	r24, r16
   25db8:	91 07       	cpc	r25, r17
   25dba:	08 95       	ret

00025dbc <__cmpdi2_s8>:
   25dbc:	00 24       	eor	r0, r0
   25dbe:	a7 fd       	sbrc	r26, 7
   25dc0:	00 94       	com	r0
   25dc2:	2a 17       	cp	r18, r26
   25dc4:	30 05       	cpc	r19, r0
   25dc6:	40 05       	cpc	r20, r0
   25dc8:	50 05       	cpc	r21, r0
   25dca:	60 05       	cpc	r22, r0
   25dcc:	70 05       	cpc	r23, r0
   25dce:	80 05       	cpc	r24, r0
   25dd0:	90 05       	cpc	r25, r0
   25dd2:	08 95       	ret

00025dd4 <strtol>:
   25dd4:	3f 92       	push	r3
   25dd6:	4f 92       	push	r4
   25dd8:	5f 92       	push	r5
   25dda:	6f 92       	push	r6
   25ddc:	7f 92       	push	r7
   25dde:	8f 92       	push	r8
   25de0:	9f 92       	push	r9
   25de2:	af 92       	push	r10
   25de4:	bf 92       	push	r11
   25de6:	cf 92       	push	r12
   25de8:	df 92       	push	r13
   25dea:	ef 92       	push	r14
   25dec:	ff 92       	push	r15
   25dee:	0f 93       	push	r16
   25df0:	1f 93       	push	r17
   25df2:	cf 93       	push	r28
   25df4:	df 93       	push	r29
   25df6:	5c 01       	movw	r10, r24
   25df8:	6b 01       	movw	r12, r22
   25dfa:	7a 01       	movw	r14, r20
   25dfc:	61 15       	cp	r22, r1
   25dfe:	71 05       	cpc	r23, r1
   25e00:	19 f0       	breq	.+6      	; 0x25e08 <strtol+0x34>
   25e02:	fb 01       	movw	r30, r22
   25e04:	80 83       	st	Z, r24
   25e06:	91 83       	std	Z+1, r25	; 0x01
   25e08:	e1 14       	cp	r14, r1
   25e0a:	f1 04       	cpc	r15, r1
   25e0c:	29 f0       	breq	.+10     	; 0x25e18 <strtol+0x44>
   25e0e:	c7 01       	movw	r24, r14
   25e10:	02 97       	sbiw	r24, 0x02	; 2
   25e12:	83 97       	sbiw	r24, 0x23	; 35
   25e14:	08 f0       	brcs	.+2      	; 0x25e18 <strtol+0x44>
   25e16:	e2 c0       	rjmp	.+452    	; 0x25fdc <strtol+0x208>
   25e18:	e5 01       	movw	r28, r10
   25e1a:	21 96       	adiw	r28, 0x01	; 1
   25e1c:	f5 01       	movw	r30, r10
   25e1e:	10 81       	ld	r17, Z
   25e20:	81 2f       	mov	r24, r17
   25e22:	90 e0       	ldi	r25, 0x00	; 0
   25e24:	20 d2       	rcall	.+1088   	; 0x26266 <isspace>
   25e26:	89 2b       	or	r24, r25
   25e28:	11 f0       	breq	.+4      	; 0x25e2e <strtol+0x5a>
   25e2a:	5e 01       	movw	r10, r28
   25e2c:	f5 cf       	rjmp	.-22     	; 0x25e18 <strtol+0x44>
   25e2e:	1d 32       	cpi	r17, 0x2D	; 45
   25e30:	29 f4       	brne	.+10     	; 0x25e3c <strtol+0x68>
   25e32:	21 96       	adiw	r28, 0x01	; 1
   25e34:	f5 01       	movw	r30, r10
   25e36:	11 81       	ldd	r17, Z+1	; 0x01
   25e38:	01 e0       	ldi	r16, 0x01	; 1
   25e3a:	07 c0       	rjmp	.+14     	; 0x25e4a <strtol+0x76>
   25e3c:	1b 32       	cpi	r17, 0x2B	; 43
   25e3e:	21 f4       	brne	.+8      	; 0x25e48 <strtol+0x74>
   25e40:	e5 01       	movw	r28, r10
   25e42:	22 96       	adiw	r28, 0x02	; 2
   25e44:	f5 01       	movw	r30, r10
   25e46:	11 81       	ldd	r17, Z+1	; 0x01
   25e48:	00 e0       	ldi	r16, 0x00	; 0
   25e4a:	e1 14       	cp	r14, r1
   25e4c:	f1 04       	cpc	r15, r1
   25e4e:	09 f1       	breq	.+66     	; 0x25e92 <strtol+0xbe>
   25e50:	f0 e1       	ldi	r31, 0x10	; 16
   25e52:	ef 16       	cp	r14, r31
   25e54:	f1 04       	cpc	r15, r1
   25e56:	29 f4       	brne	.+10     	; 0x25e62 <strtol+0x8e>
   25e58:	3e c0       	rjmp	.+124    	; 0x25ed6 <strtol+0x102>
   25e5a:	10 e3       	ldi	r17, 0x30	; 48
   25e5c:	e1 14       	cp	r14, r1
   25e5e:	f1 04       	cpc	r15, r1
   25e60:	21 f1       	breq	.+72     	; 0x25eaa <strtol+0xd6>
   25e62:	28 e0       	ldi	r18, 0x08	; 8
   25e64:	e2 16       	cp	r14, r18
   25e66:	f1 04       	cpc	r15, r1
   25e68:	01 f1       	breq	.+64     	; 0x25eaa <strtol+0xd6>
   25e6a:	54 f4       	brge	.+20     	; 0x25e80 <strtol+0xac>
   25e6c:	e2 e0       	ldi	r30, 0x02	; 2
   25e6e:	ee 16       	cp	r14, r30
   25e70:	f1 04       	cpc	r15, r1
   25e72:	21 f5       	brne	.+72     	; 0x25ebc <strtol+0xe8>
   25e74:	81 2c       	mov	r8, r1
   25e76:	91 2c       	mov	r9, r1
   25e78:	a1 2c       	mov	r10, r1
   25e7a:	b0 e4       	ldi	r27, 0x40	; 64
   25e7c:	bb 2e       	mov	r11, r27
   25e7e:	3d c0       	rjmp	.+122    	; 0x25efa <strtol+0x126>
   25e80:	fa e0       	ldi	r31, 0x0A	; 10
   25e82:	ef 16       	cp	r14, r31
   25e84:	f1 04       	cpc	r15, r1
   25e86:	39 f0       	breq	.+14     	; 0x25e96 <strtol+0xc2>
   25e88:	20 e1       	ldi	r18, 0x10	; 16
   25e8a:	e2 16       	cp	r14, r18
   25e8c:	f1 04       	cpc	r15, r1
   25e8e:	b1 f4       	brne	.+44     	; 0x25ebc <strtol+0xe8>
   25e90:	2f c0       	rjmp	.+94     	; 0x25ef0 <strtol+0x11c>
   25e92:	10 33       	cpi	r17, 0x30	; 48
   25e94:	11 f1       	breq	.+68     	; 0x25eda <strtol+0x106>
   25e96:	fa e0       	ldi	r31, 0x0A	; 10
   25e98:	ef 2e       	mov	r14, r31
   25e9a:	f1 2c       	mov	r15, r1
   25e9c:	ac ec       	ldi	r26, 0xCC	; 204
   25e9e:	8a 2e       	mov	r8, r26
   25ea0:	98 2c       	mov	r9, r8
   25ea2:	a8 2c       	mov	r10, r8
   25ea4:	ac e0       	ldi	r26, 0x0C	; 12
   25ea6:	ba 2e       	mov	r11, r26
   25ea8:	28 c0       	rjmp	.+80     	; 0x25efa <strtol+0x126>
   25eaa:	78 e0       	ldi	r23, 0x08	; 8
   25eac:	e7 2e       	mov	r14, r23
   25eae:	f1 2c       	mov	r15, r1
   25eb0:	81 2c       	mov	r8, r1
   25eb2:	91 2c       	mov	r9, r1
   25eb4:	a1 2c       	mov	r10, r1
   25eb6:	e0 e1       	ldi	r30, 0x10	; 16
   25eb8:	be 2e       	mov	r11, r30
   25eba:	1f c0       	rjmp	.+62     	; 0x25efa <strtol+0x126>
   25ebc:	60 e0       	ldi	r22, 0x00	; 0
   25ebe:	70 e0       	ldi	r23, 0x00	; 0
   25ec0:	80 e0       	ldi	r24, 0x00	; 0
   25ec2:	90 e8       	ldi	r25, 0x80	; 128
   25ec4:	97 01       	movw	r18, r14
   25ec6:	0f 2c       	mov	r0, r15
   25ec8:	00 0c       	add	r0, r0
   25eca:	44 0b       	sbc	r20, r20
   25ecc:	55 0b       	sbc	r21, r21
   25ece:	9e dd       	rcall	.-1220   	; 0x25a0c <__udivmodsi4>
   25ed0:	49 01       	movw	r8, r18
   25ed2:	5a 01       	movw	r10, r20
   25ed4:	12 c0       	rjmp	.+36     	; 0x25efa <strtol+0x126>
   25ed6:	10 33       	cpi	r17, 0x30	; 48
   25ed8:	59 f4       	brne	.+22     	; 0x25ef0 <strtol+0x11c>
   25eda:	88 81       	ld	r24, Y
   25edc:	8f 7d       	andi	r24, 0xDF	; 223
   25ede:	88 35       	cpi	r24, 0x58	; 88
   25ee0:	09 f0       	breq	.+2      	; 0x25ee4 <strtol+0x110>
   25ee2:	bb cf       	rjmp	.-138    	; 0x25e5a <strtol+0x86>
   25ee4:	19 81       	ldd	r17, Y+1	; 0x01
   25ee6:	22 96       	adiw	r28, 0x02	; 2
   25ee8:	02 60       	ori	r16, 0x02	; 2
   25eea:	80 e1       	ldi	r24, 0x10	; 16
   25eec:	e8 2e       	mov	r14, r24
   25eee:	f1 2c       	mov	r15, r1
   25ef0:	81 2c       	mov	r8, r1
   25ef2:	91 2c       	mov	r9, r1
   25ef4:	a1 2c       	mov	r10, r1
   25ef6:	68 e0       	ldi	r22, 0x08	; 8
   25ef8:	b6 2e       	mov	r11, r22
   25efa:	40 e0       	ldi	r20, 0x00	; 0
   25efc:	60 e0       	ldi	r22, 0x00	; 0
   25efe:	70 e0       	ldi	r23, 0x00	; 0
   25f00:	cb 01       	movw	r24, r22
   25f02:	27 01       	movw	r4, r14
   25f04:	0f 2c       	mov	r0, r15
   25f06:	00 0c       	add	r0, r0
   25f08:	66 08       	sbc	r6, r6
   25f0a:	77 08       	sbc	r7, r7
   25f0c:	fe 01       	movw	r30, r28
   25f0e:	50 ed       	ldi	r21, 0xD0	; 208
   25f10:	35 2e       	mov	r3, r21
   25f12:	31 0e       	add	r3, r17
   25f14:	29 e0       	ldi	r18, 0x09	; 9
   25f16:	23 15       	cp	r18, r3
   25f18:	70 f4       	brcc	.+28     	; 0x25f36 <strtol+0x162>
   25f1a:	2f eb       	ldi	r18, 0xBF	; 191
   25f1c:	21 0f       	add	r18, r17
   25f1e:	2a 31       	cpi	r18, 0x1A	; 26
   25f20:	18 f4       	brcc	.+6      	; 0x25f28 <strtol+0x154>
   25f22:	39 ec       	ldi	r19, 0xC9	; 201
   25f24:	33 2e       	mov	r3, r19
   25f26:	06 c0       	rjmp	.+12     	; 0x25f34 <strtol+0x160>
   25f28:	2f e9       	ldi	r18, 0x9F	; 159
   25f2a:	21 0f       	add	r18, r17
   25f2c:	2a 31       	cpi	r18, 0x1A	; 26
   25f2e:	10 f5       	brcc	.+68     	; 0x25f74 <strtol+0x1a0>
   25f30:	29 ea       	ldi	r18, 0xA9	; 169
   25f32:	32 2e       	mov	r3, r18
   25f34:	31 0e       	add	r3, r17
   25f36:	23 2d       	mov	r18, r3
   25f38:	30 e0       	ldi	r19, 0x00	; 0
   25f3a:	2e 15       	cp	r18, r14
   25f3c:	3f 05       	cpc	r19, r15
   25f3e:	d4 f4       	brge	.+52     	; 0x25f74 <strtol+0x1a0>
   25f40:	47 fd       	sbrc	r20, 7
   25f42:	15 c0       	rjmp	.+42     	; 0x25f6e <strtol+0x19a>
   25f44:	86 16       	cp	r8, r22
   25f46:	97 06       	cpc	r9, r23
   25f48:	a8 06       	cpc	r10, r24
   25f4a:	b9 06       	cpc	r11, r25
   25f4c:	68 f0       	brcs	.+26     	; 0x25f68 <strtol+0x194>
   25f4e:	a3 01       	movw	r20, r6
   25f50:	92 01       	movw	r18, r4
   25f52:	26 dd       	rcall	.-1460   	; 0x259a0 <__mulsi3>
   25f54:	63 0d       	add	r22, r3
   25f56:	71 1d       	adc	r23, r1
   25f58:	81 1d       	adc	r24, r1
   25f5a:	91 1d       	adc	r25, r1
   25f5c:	61 30       	cpi	r22, 0x01	; 1
   25f5e:	71 05       	cpc	r23, r1
   25f60:	81 05       	cpc	r24, r1
   25f62:	20 e8       	ldi	r18, 0x80	; 128
   25f64:	92 07       	cpc	r25, r18
   25f66:	10 f0       	brcs	.+4      	; 0x25f6c <strtol+0x198>
   25f68:	4f ef       	ldi	r20, 0xFF	; 255
   25f6a:	01 c0       	rjmp	.+2      	; 0x25f6e <strtol+0x19a>
   25f6c:	41 e0       	ldi	r20, 0x01	; 1
   25f6e:	21 96       	adiw	r28, 0x01	; 1
   25f70:	10 81       	ld	r17, Z
   25f72:	cc cf       	rjmp	.-104    	; 0x25f0c <strtol+0x138>
   25f74:	20 2f       	mov	r18, r16
   25f76:	21 70       	andi	r18, 0x01	; 1
   25f78:	c1 14       	cp	r12, r1
   25f7a:	d1 04       	cpc	r13, r1
   25f7c:	71 f0       	breq	.+28     	; 0x25f9a <strtol+0x1c6>
   25f7e:	44 23       	and	r20, r20
   25f80:	29 f0       	breq	.+10     	; 0x25f8c <strtol+0x1b8>
   25f82:	21 97       	sbiw	r28, 0x01	; 1
   25f84:	f6 01       	movw	r30, r12
   25f86:	c0 83       	st	Z, r28
   25f88:	d1 83       	std	Z+1, r29	; 0x01
   25f8a:	07 c0       	rjmp	.+14     	; 0x25f9a <strtol+0x1c6>
   25f8c:	01 ff       	sbrs	r16, 1
   25f8e:	19 c0       	rjmp	.+50     	; 0x25fc2 <strtol+0x1ee>
   25f90:	22 97       	sbiw	r28, 0x02	; 2
   25f92:	f6 01       	movw	r30, r12
   25f94:	c0 83       	st	Z, r28
   25f96:	d1 83       	std	Z+1, r29	; 0x01
   25f98:	14 c0       	rjmp	.+40     	; 0x25fc2 <strtol+0x1ee>
   25f9a:	47 ff       	sbrs	r20, 7
   25f9c:	12 c0       	rjmp	.+36     	; 0x25fc2 <strtol+0x1ee>
   25f9e:	22 23       	and	r18, r18
   25fa0:	29 f0       	breq	.+10     	; 0x25fac <strtol+0x1d8>
   25fa2:	60 e0       	ldi	r22, 0x00	; 0
   25fa4:	70 e0       	ldi	r23, 0x00	; 0
   25fa6:	80 e0       	ldi	r24, 0x00	; 0
   25fa8:	90 e8       	ldi	r25, 0x80	; 128
   25faa:	04 c0       	rjmp	.+8      	; 0x25fb4 <strtol+0x1e0>
   25fac:	6f ef       	ldi	r22, 0xFF	; 255
   25fae:	7f ef       	ldi	r23, 0xFF	; 255
   25fb0:	8f ef       	ldi	r24, 0xFF	; 255
   25fb2:	9f e7       	ldi	r25, 0x7F	; 127
   25fb4:	22 e2       	ldi	r18, 0x22	; 34
   25fb6:	30 e0       	ldi	r19, 0x00	; 0
   25fb8:	20 93 bd 32 	sts	0x32BD, r18	; 0x8032bd <errno>
   25fbc:	30 93 be 32 	sts	0x32BE, r19	; 0x8032be <errno+0x1>
   25fc0:	09 c0       	rjmp	.+18     	; 0x25fd4 <strtol+0x200>
   25fc2:	22 23       	and	r18, r18
   25fc4:	81 f0       	breq	.+32     	; 0x25fe6 <strtol+0x212>
   25fc6:	90 95       	com	r25
   25fc8:	80 95       	com	r24
   25fca:	70 95       	com	r23
   25fcc:	61 95       	neg	r22
   25fce:	7f 4f       	sbci	r23, 0xFF	; 255
   25fd0:	8f 4f       	sbci	r24, 0xFF	; 255
   25fd2:	9f 4f       	sbci	r25, 0xFF	; 255
   25fd4:	46 2f       	mov	r20, r22
   25fd6:	37 2f       	mov	r19, r23
   25fd8:	28 2f       	mov	r18, r24
   25fda:	12 c0       	rjmp	.+36     	; 0x26000 <strtol+0x22c>
   25fdc:	40 e0       	ldi	r20, 0x00	; 0
   25fde:	30 e0       	ldi	r19, 0x00	; 0
   25fe0:	20 e0       	ldi	r18, 0x00	; 0
   25fe2:	90 e0       	ldi	r25, 0x00	; 0
   25fe4:	0d c0       	rjmp	.+26     	; 0x26000 <strtol+0x22c>
   25fe6:	97 ff       	sbrs	r25, 7
   25fe8:	f5 cf       	rjmp	.-22     	; 0x25fd4 <strtol+0x200>
   25fea:	82 e2       	ldi	r24, 0x22	; 34
   25fec:	90 e0       	ldi	r25, 0x00	; 0
   25fee:	80 93 bd 32 	sts	0x32BD, r24	; 0x8032bd <errno>
   25ff2:	90 93 be 32 	sts	0x32BE, r25	; 0x8032be <errno+0x1>
   25ff6:	6f ef       	ldi	r22, 0xFF	; 255
   25ff8:	7f ef       	ldi	r23, 0xFF	; 255
   25ffa:	8f ef       	ldi	r24, 0xFF	; 255
   25ffc:	9f e7       	ldi	r25, 0x7F	; 127
   25ffe:	ea cf       	rjmp	.-44     	; 0x25fd4 <strtol+0x200>
   26000:	64 2f       	mov	r22, r20
   26002:	73 2f       	mov	r23, r19
   26004:	82 2f       	mov	r24, r18
   26006:	df 91       	pop	r29
   26008:	cf 91       	pop	r28
   2600a:	1f 91       	pop	r17
   2600c:	0f 91       	pop	r16
   2600e:	ff 90       	pop	r15
   26010:	ef 90       	pop	r14
   26012:	df 90       	pop	r13
   26014:	cf 90       	pop	r12
   26016:	bf 90       	pop	r11
   26018:	af 90       	pop	r10
   2601a:	9f 90       	pop	r9
   2601c:	8f 90       	pop	r8
   2601e:	7f 90       	pop	r7
   26020:	6f 90       	pop	r6
   26022:	5f 90       	pop	r5
   26024:	4f 90       	pop	r4
   26026:	3f 90       	pop	r3
   26028:	08 95       	ret

0002602a <atof>:
   2602a:	66 27       	eor	r22, r22
   2602c:	77 27       	eor	r23, r23
   2602e:	5e c4       	rjmp	.+2236   	; 0x268ec <strtod>

00026030 <atoi>:
   26030:	fc 01       	movw	r30, r24
   26032:	88 27       	eor	r24, r24
   26034:	99 27       	eor	r25, r25
   26036:	e8 94       	clt
   26038:	21 91       	ld	r18, Z+
   2603a:	20 32       	cpi	r18, 0x20	; 32
   2603c:	e9 f3       	breq	.-6      	; 0x26038 <atoi+0x8>
   2603e:	29 30       	cpi	r18, 0x09	; 9
   26040:	10 f0       	brcs	.+4      	; 0x26046 <atoi+0x16>
   26042:	2e 30       	cpi	r18, 0x0E	; 14
   26044:	c8 f3       	brcs	.-14     	; 0x26038 <atoi+0x8>
   26046:	2b 32       	cpi	r18, 0x2B	; 43
   26048:	39 f0       	breq	.+14     	; 0x26058 <atoi+0x28>
   2604a:	2d 32       	cpi	r18, 0x2D	; 45
   2604c:	31 f4       	brne	.+12     	; 0x2605a <atoi+0x2a>
   2604e:	68 94       	set
   26050:	03 c0       	rjmp	.+6      	; 0x26058 <atoi+0x28>
   26052:	c5 d1       	rcall	.+906    	; 0x263de <__mulhi_const_10>
   26054:	82 0f       	add	r24, r18
   26056:	91 1d       	adc	r25, r1
   26058:	21 91       	ld	r18, Z+
   2605a:	20 53       	subi	r18, 0x30	; 48
   2605c:	2a 30       	cpi	r18, 0x0A	; 10
   2605e:	c8 f3       	brcs	.-14     	; 0x26052 <atoi+0x22>
   26060:	1e f4       	brtc	.+6      	; 0x26068 <atoi+0x38>
   26062:	90 95       	com	r25
   26064:	81 95       	neg	r24
   26066:	9f 4f       	sbci	r25, 0xFF	; 255
   26068:	08 95       	ret

0002606a <atol>:
   2606a:	1f 93       	push	r17
   2606c:	fc 01       	movw	r30, r24
   2606e:	99 27       	eor	r25, r25
   26070:	88 27       	eor	r24, r24
   26072:	bc 01       	movw	r22, r24
   26074:	e8 94       	clt
   26076:	11 91       	ld	r17, Z+
   26078:	10 32       	cpi	r17, 0x20	; 32
   2607a:	e9 f3       	breq	.-6      	; 0x26076 <atol+0xc>
   2607c:	19 30       	cpi	r17, 0x09	; 9
   2607e:	10 f0       	brcs	.+4      	; 0x26084 <atol+0x1a>
   26080:	1e 30       	cpi	r17, 0x0E	; 14
   26082:	c8 f3       	brcs	.-14     	; 0x26076 <atol+0xc>
   26084:	1b 32       	cpi	r17, 0x2B	; 43
   26086:	49 f0       	breq	.+18     	; 0x2609a <atol+0x30>
   26088:	1d 32       	cpi	r17, 0x2D	; 45
   2608a:	41 f4       	brne	.+16     	; 0x2609c <atol+0x32>
   2608c:	68 94       	set
   2608e:	05 c0       	rjmp	.+10     	; 0x2609a <atol+0x30>
   26090:	91 d1       	rcall	.+802    	; 0x263b4 <__mulsi_const_10>
   26092:	61 0f       	add	r22, r17
   26094:	71 1d       	adc	r23, r1
   26096:	81 1d       	adc	r24, r1
   26098:	91 1d       	adc	r25, r1
   2609a:	11 91       	ld	r17, Z+
   2609c:	10 53       	subi	r17, 0x30	; 48
   2609e:	1a 30       	cpi	r17, 0x0A	; 10
   260a0:	b8 f3       	brcs	.-18     	; 0x26090 <atol+0x26>
   260a2:	3e f4       	brtc	.+14     	; 0x260b2 <atol+0x48>
   260a4:	90 95       	com	r25
   260a6:	80 95       	com	r24
   260a8:	70 95       	com	r23
   260aa:	61 95       	neg	r22
   260ac:	7f 4f       	sbci	r23, 0xFF	; 255
   260ae:	8f 4f       	sbci	r24, 0xFF	; 255
   260b0:	9f 4f       	sbci	r25, 0xFF	; 255
   260b2:	1f 91       	pop	r17
   260b4:	08 95       	ret

000260b6 <__ftoa_engine>:
   260b6:	28 30       	cpi	r18, 0x08	; 8
   260b8:	08 f0       	brcs	.+2      	; 0x260bc <__ftoa_engine+0x6>
   260ba:	27 e0       	ldi	r18, 0x07	; 7
   260bc:	33 27       	eor	r19, r19
   260be:	da 01       	movw	r26, r20
   260c0:	99 0f       	add	r25, r25
   260c2:	31 1d       	adc	r19, r1
   260c4:	87 fd       	sbrc	r24, 7
   260c6:	91 60       	ori	r25, 0x01	; 1
   260c8:	00 96       	adiw	r24, 0x00	; 0
   260ca:	61 05       	cpc	r22, r1
   260cc:	71 05       	cpc	r23, r1
   260ce:	39 f4       	brne	.+14     	; 0x260de <__ftoa_engine+0x28>
   260d0:	32 60       	ori	r19, 0x02	; 2
   260d2:	2e 5f       	subi	r18, 0xFE	; 254
   260d4:	3d 93       	st	X+, r19
   260d6:	30 e3       	ldi	r19, 0x30	; 48
   260d8:	2a 95       	dec	r18
   260da:	e1 f7       	brne	.-8      	; 0x260d4 <__ftoa_engine+0x1e>
   260dc:	08 95       	ret
   260de:	9f 3f       	cpi	r25, 0xFF	; 255
   260e0:	30 f0       	brcs	.+12     	; 0x260ee <__ftoa_engine+0x38>
   260e2:	80 38       	cpi	r24, 0x80	; 128
   260e4:	71 05       	cpc	r23, r1
   260e6:	61 05       	cpc	r22, r1
   260e8:	09 f0       	breq	.+2      	; 0x260ec <__ftoa_engine+0x36>
   260ea:	3c 5f       	subi	r19, 0xFC	; 252
   260ec:	3c 5f       	subi	r19, 0xFC	; 252
   260ee:	3d 93       	st	X+, r19
   260f0:	91 30       	cpi	r25, 0x01	; 1
   260f2:	08 f0       	brcs	.+2      	; 0x260f6 <__ftoa_engine+0x40>
   260f4:	80 68       	ori	r24, 0x80	; 128
   260f6:	91 1d       	adc	r25, r1
   260f8:	df 93       	push	r29
   260fa:	cf 93       	push	r28
   260fc:	1f 93       	push	r17
   260fe:	0f 93       	push	r16
   26100:	ff 92       	push	r15
   26102:	ef 92       	push	r14
   26104:	19 2f       	mov	r17, r25
   26106:	98 7f       	andi	r25, 0xF8	; 248
   26108:	96 95       	lsr	r25
   2610a:	e9 2f       	mov	r30, r25
   2610c:	96 95       	lsr	r25
   2610e:	96 95       	lsr	r25
   26110:	e9 0f       	add	r30, r25
   26112:	ff 27       	eor	r31, r31
   26114:	ec 57       	subi	r30, 0x7C	; 124
   26116:	fc 4f       	sbci	r31, 0xFC	; 252
   26118:	99 27       	eor	r25, r25
   2611a:	33 27       	eor	r19, r19
   2611c:	ee 24       	eor	r14, r14
   2611e:	ff 24       	eor	r15, r15
   26120:	a7 01       	movw	r20, r14
   26122:	e7 01       	movw	r28, r14
   26124:	05 90       	lpm	r0, Z+
   26126:	08 94       	sec
   26128:	07 94       	ror	r0
   2612a:	28 f4       	brcc	.+10     	; 0x26136 <__ftoa_engine+0x80>
   2612c:	36 0f       	add	r19, r22
   2612e:	e7 1e       	adc	r14, r23
   26130:	f8 1e       	adc	r15, r24
   26132:	49 1f       	adc	r20, r25
   26134:	51 1d       	adc	r21, r1
   26136:	66 0f       	add	r22, r22
   26138:	77 1f       	adc	r23, r23
   2613a:	88 1f       	adc	r24, r24
   2613c:	99 1f       	adc	r25, r25
   2613e:	06 94       	lsr	r0
   26140:	a1 f7       	brne	.-24     	; 0x2612a <__ftoa_engine+0x74>
   26142:	05 90       	lpm	r0, Z+
   26144:	07 94       	ror	r0
   26146:	28 f4       	brcc	.+10     	; 0x26152 <__ftoa_engine+0x9c>
   26148:	e7 0e       	add	r14, r23
   2614a:	f8 1e       	adc	r15, r24
   2614c:	49 1f       	adc	r20, r25
   2614e:	56 1f       	adc	r21, r22
   26150:	c1 1d       	adc	r28, r1
   26152:	77 0f       	add	r23, r23
   26154:	88 1f       	adc	r24, r24
   26156:	99 1f       	adc	r25, r25
   26158:	66 1f       	adc	r22, r22
   2615a:	06 94       	lsr	r0
   2615c:	a1 f7       	brne	.-24     	; 0x26146 <__ftoa_engine+0x90>
   2615e:	05 90       	lpm	r0, Z+
   26160:	07 94       	ror	r0
   26162:	28 f4       	brcc	.+10     	; 0x2616e <__ftoa_engine+0xb8>
   26164:	f8 0e       	add	r15, r24
   26166:	49 1f       	adc	r20, r25
   26168:	56 1f       	adc	r21, r22
   2616a:	c7 1f       	adc	r28, r23
   2616c:	d1 1d       	adc	r29, r1
   2616e:	88 0f       	add	r24, r24
   26170:	99 1f       	adc	r25, r25
   26172:	66 1f       	adc	r22, r22
   26174:	77 1f       	adc	r23, r23
   26176:	06 94       	lsr	r0
   26178:	a1 f7       	brne	.-24     	; 0x26162 <__ftoa_engine+0xac>
   2617a:	05 90       	lpm	r0, Z+
   2617c:	07 94       	ror	r0
   2617e:	20 f4       	brcc	.+8      	; 0x26188 <__ftoa_engine+0xd2>
   26180:	49 0f       	add	r20, r25
   26182:	56 1f       	adc	r21, r22
   26184:	c7 1f       	adc	r28, r23
   26186:	d8 1f       	adc	r29, r24
   26188:	99 0f       	add	r25, r25
   2618a:	66 1f       	adc	r22, r22
   2618c:	77 1f       	adc	r23, r23
   2618e:	88 1f       	adc	r24, r24
   26190:	06 94       	lsr	r0
   26192:	a9 f7       	brne	.-22     	; 0x2617e <__ftoa_engine+0xc8>
   26194:	84 91       	lpm	r24, Z
   26196:	10 95       	com	r17
   26198:	17 70       	andi	r17, 0x07	; 7
   2619a:	41 f0       	breq	.+16     	; 0x261ac <__ftoa_engine+0xf6>
   2619c:	d6 95       	lsr	r29
   2619e:	c7 95       	ror	r28
   261a0:	57 95       	ror	r21
   261a2:	47 95       	ror	r20
   261a4:	f7 94       	ror	r15
   261a6:	e7 94       	ror	r14
   261a8:	1a 95       	dec	r17
   261aa:	c1 f7       	brne	.-16     	; 0x2619c <__ftoa_engine+0xe6>
   261ac:	ea e2       	ldi	r30, 0x2A	; 42
   261ae:	f3 e0       	ldi	r31, 0x03	; 3
   261b0:	68 94       	set
   261b2:	15 90       	lpm	r1, Z+
   261b4:	15 91       	lpm	r17, Z+
   261b6:	35 91       	lpm	r19, Z+
   261b8:	65 91       	lpm	r22, Z+
   261ba:	95 91       	lpm	r25, Z+
   261bc:	05 90       	lpm	r0, Z+
   261be:	7f e2       	ldi	r23, 0x2F	; 47
   261c0:	73 95       	inc	r23
   261c2:	e1 18       	sub	r14, r1
   261c4:	f1 0a       	sbc	r15, r17
   261c6:	43 0b       	sbc	r20, r19
   261c8:	56 0b       	sbc	r21, r22
   261ca:	c9 0b       	sbc	r28, r25
   261cc:	d0 09       	sbc	r29, r0
   261ce:	c0 f7       	brcc	.-16     	; 0x261c0 <__ftoa_engine+0x10a>
   261d0:	e1 0c       	add	r14, r1
   261d2:	f1 1e       	adc	r15, r17
   261d4:	43 1f       	adc	r20, r19
   261d6:	56 1f       	adc	r21, r22
   261d8:	c9 1f       	adc	r28, r25
   261da:	d0 1d       	adc	r29, r0
   261dc:	7e f4       	brtc	.+30     	; 0x261fc <__ftoa_engine+0x146>
   261de:	70 33       	cpi	r23, 0x30	; 48
   261e0:	11 f4       	brne	.+4      	; 0x261e6 <__ftoa_engine+0x130>
   261e2:	8a 95       	dec	r24
   261e4:	e6 cf       	rjmp	.-52     	; 0x261b2 <__ftoa_engine+0xfc>
   261e6:	e8 94       	clt
   261e8:	01 50       	subi	r16, 0x01	; 1
   261ea:	30 f0       	brcs	.+12     	; 0x261f8 <__ftoa_engine+0x142>
   261ec:	08 0f       	add	r16, r24
   261ee:	0a f4       	brpl	.+2      	; 0x261f2 <__ftoa_engine+0x13c>
   261f0:	00 27       	eor	r16, r16
   261f2:	02 17       	cp	r16, r18
   261f4:	08 f4       	brcc	.+2      	; 0x261f8 <__ftoa_engine+0x142>
   261f6:	20 2f       	mov	r18, r16
   261f8:	23 95       	inc	r18
   261fa:	02 2f       	mov	r16, r18
   261fc:	7a 33       	cpi	r23, 0x3A	; 58
   261fe:	28 f0       	brcs	.+10     	; 0x2620a <__ftoa_engine+0x154>
   26200:	79 e3       	ldi	r23, 0x39	; 57
   26202:	7d 93       	st	X+, r23
   26204:	2a 95       	dec	r18
   26206:	e9 f7       	brne	.-6      	; 0x26202 <__ftoa_engine+0x14c>
   26208:	10 c0       	rjmp	.+32     	; 0x2622a <__ftoa_engine+0x174>
   2620a:	7d 93       	st	X+, r23
   2620c:	2a 95       	dec	r18
   2620e:	89 f6       	brne	.-94     	; 0x261b2 <__ftoa_engine+0xfc>
   26210:	06 94       	lsr	r0
   26212:	97 95       	ror	r25
   26214:	67 95       	ror	r22
   26216:	37 95       	ror	r19
   26218:	17 95       	ror	r17
   2621a:	17 94       	ror	r1
   2621c:	e1 18       	sub	r14, r1
   2621e:	f1 0a       	sbc	r15, r17
   26220:	43 0b       	sbc	r20, r19
   26222:	56 0b       	sbc	r21, r22
   26224:	c9 0b       	sbc	r28, r25
   26226:	d0 09       	sbc	r29, r0
   26228:	98 f0       	brcs	.+38     	; 0x26250 <__ftoa_engine+0x19a>
   2622a:	23 95       	inc	r18
   2622c:	7e 91       	ld	r23, -X
   2622e:	73 95       	inc	r23
   26230:	7a 33       	cpi	r23, 0x3A	; 58
   26232:	08 f0       	brcs	.+2      	; 0x26236 <__ftoa_engine+0x180>
   26234:	70 e3       	ldi	r23, 0x30	; 48
   26236:	7c 93       	st	X, r23
   26238:	20 13       	cpse	r18, r16
   2623a:	b8 f7       	brcc	.-18     	; 0x2622a <__ftoa_engine+0x174>
   2623c:	7e 91       	ld	r23, -X
   2623e:	70 61       	ori	r23, 0x10	; 16
   26240:	7d 93       	st	X+, r23
   26242:	30 f0       	brcs	.+12     	; 0x26250 <__ftoa_engine+0x19a>
   26244:	83 95       	inc	r24
   26246:	71 e3       	ldi	r23, 0x31	; 49
   26248:	7d 93       	st	X+, r23
   2624a:	70 e3       	ldi	r23, 0x30	; 48
   2624c:	2a 95       	dec	r18
   2624e:	e1 f7       	brne	.-8      	; 0x26248 <__ftoa_engine+0x192>
   26250:	11 24       	eor	r1, r1
   26252:	ef 90       	pop	r14
   26254:	ff 90       	pop	r15
   26256:	0f 91       	pop	r16
   26258:	1f 91       	pop	r17
   2625a:	cf 91       	pop	r28
   2625c:	df 91       	pop	r29
   2625e:	99 27       	eor	r25, r25
   26260:	87 fd       	sbrc	r24, 7
   26262:	90 95       	com	r25
   26264:	08 95       	ret

00026266 <isspace>:
   26266:	91 11       	cpse	r25, r1
   26268:	98 c4       	rjmp	.+2352   	; 0x26b9a <__ctype_isfalse>
   2626a:	80 32       	cpi	r24, 0x20	; 32
   2626c:	19 f0       	breq	.+6      	; 0x26274 <isspace+0xe>
   2626e:	89 50       	subi	r24, 0x09	; 9
   26270:	85 50       	subi	r24, 0x05	; 5
   26272:	d0 f7       	brcc	.-12     	; 0x26268 <isspace+0x2>
   26274:	08 95       	ret

00026276 <toupper>:
   26276:	91 11       	cpse	r25, r1
   26278:	08 95       	ret
   2627a:	81 56       	subi	r24, 0x61	; 97
   2627c:	8a 51       	subi	r24, 0x1A	; 26
   2627e:	08 f4       	brcc	.+2      	; 0x26282 <toupper+0xc>
   26280:	80 52       	subi	r24, 0x20	; 32
   26282:	85 58       	subi	r24, 0x85	; 133
   26284:	08 95       	ret

00026286 <strcpy_P>:
   26286:	fb 01       	movw	r30, r22
   26288:	dc 01       	movw	r26, r24
   2628a:	05 90       	lpm	r0, Z+
   2628c:	0d 92       	st	X+, r0
   2628e:	00 20       	and	r0, r0
   26290:	e1 f7       	brne	.-8      	; 0x2628a <strcpy_P+0x4>
   26292:	08 95       	ret

00026294 <__strlen_P>:
   26294:	fc 01       	movw	r30, r24
   26296:	05 90       	lpm	r0, Z+
   26298:	00 20       	and	r0, r0
   2629a:	e9 f7       	brne	.-6      	; 0x26296 <__strlen_P+0x2>
   2629c:	80 95       	com	r24
   2629e:	90 95       	com	r25
   262a0:	8e 0f       	add	r24, r30
   262a2:	9f 1f       	adc	r25, r31
   262a4:	08 95       	ret

000262a6 <strncasecmp_P>:
   262a6:	fb 01       	movw	r30, r22
   262a8:	dc 01       	movw	r26, r24
   262aa:	41 50       	subi	r20, 0x01	; 1
   262ac:	50 40       	sbci	r21, 0x00	; 0
   262ae:	88 f0       	brcs	.+34     	; 0x262d2 <strncasecmp_P+0x2c>
   262b0:	8d 91       	ld	r24, X+
   262b2:	81 34       	cpi	r24, 0x41	; 65
   262b4:	1c f0       	brlt	.+6      	; 0x262bc <strncasecmp_P+0x16>
   262b6:	8b 35       	cpi	r24, 0x5B	; 91
   262b8:	0c f4       	brge	.+2      	; 0x262bc <strncasecmp_P+0x16>
   262ba:	80 5e       	subi	r24, 0xE0	; 224
   262bc:	65 91       	lpm	r22, Z+
   262be:	61 34       	cpi	r22, 0x41	; 65
   262c0:	1c f0       	brlt	.+6      	; 0x262c8 <strncasecmp_P+0x22>
   262c2:	6b 35       	cpi	r22, 0x5B	; 91
   262c4:	0c f4       	brge	.+2      	; 0x262c8 <strncasecmp_P+0x22>
   262c6:	60 5e       	subi	r22, 0xE0	; 224
   262c8:	86 1b       	sub	r24, r22
   262ca:	61 11       	cpse	r22, r1
   262cc:	71 f3       	breq	.-36     	; 0x262aa <strncasecmp_P+0x4>
   262ce:	99 0b       	sbc	r25, r25
   262d0:	08 95       	ret
   262d2:	88 1b       	sub	r24, r24
   262d4:	fc cf       	rjmp	.-8      	; 0x262ce <strncasecmp_P+0x28>

000262d6 <strncmp_P>:
   262d6:	fb 01       	movw	r30, r22
   262d8:	dc 01       	movw	r26, r24
   262da:	41 50       	subi	r20, 0x01	; 1
   262dc:	50 40       	sbci	r21, 0x00	; 0
   262de:	30 f0       	brcs	.+12     	; 0x262ec <strncmp_P+0x16>
   262e0:	8d 91       	ld	r24, X+
   262e2:	05 90       	lpm	r0, Z+
   262e4:	80 19       	sub	r24, r0
   262e6:	19 f4       	brne	.+6      	; 0x262ee <strncmp_P+0x18>
   262e8:	00 20       	and	r0, r0
   262ea:	b9 f7       	brne	.-18     	; 0x262da <strncmp_P+0x4>
   262ec:	88 1b       	sub	r24, r24
   262ee:	99 0b       	sbc	r25, r25
   262f0:	08 95       	ret

000262f2 <strnlen_P>:
   262f2:	fc 01       	movw	r30, r24
   262f4:	05 90       	lpm	r0, Z+
   262f6:	61 50       	subi	r22, 0x01	; 1
   262f8:	70 40       	sbci	r23, 0x00	; 0
   262fa:	01 10       	cpse	r0, r1
   262fc:	d8 f7       	brcc	.-10     	; 0x262f4 <strnlen_P+0x2>
   262fe:	80 95       	com	r24
   26300:	90 95       	com	r25
   26302:	8e 0f       	add	r24, r30
   26304:	9f 1f       	adc	r25, r31
   26306:	08 95       	ret

00026308 <strstr_P>:
   26308:	fb 01       	movw	r30, r22
   2630a:	55 91       	lpm	r21, Z+
   2630c:	55 23       	and	r21, r21
   2630e:	a9 f0       	breq	.+42     	; 0x2633a <strstr_P+0x32>
   26310:	bf 01       	movw	r22, r30
   26312:	dc 01       	movw	r26, r24
   26314:	4d 91       	ld	r20, X+
   26316:	45 17       	cp	r20, r21
   26318:	41 11       	cpse	r20, r1
   2631a:	e1 f7       	brne	.-8      	; 0x26314 <strstr_P+0xc>
   2631c:	59 f4       	brne	.+22     	; 0x26334 <strstr_P+0x2c>
   2631e:	cd 01       	movw	r24, r26
   26320:	05 90       	lpm	r0, Z+
   26322:	00 20       	and	r0, r0
   26324:	49 f0       	breq	.+18     	; 0x26338 <strstr_P+0x30>
   26326:	4d 91       	ld	r20, X+
   26328:	40 15       	cp	r20, r0
   2632a:	41 11       	cpse	r20, r1
   2632c:	c9 f3       	breq	.-14     	; 0x26320 <strstr_P+0x18>
   2632e:	fb 01       	movw	r30, r22
   26330:	41 11       	cpse	r20, r1
   26332:	ef cf       	rjmp	.-34     	; 0x26312 <strstr_P+0xa>
   26334:	81 e0       	ldi	r24, 0x01	; 1
   26336:	90 e0       	ldi	r25, 0x00	; 0
   26338:	01 97       	sbiw	r24, 0x01	; 1
   2633a:	08 95       	ret

0002633c <memchr>:
   2633c:	fc 01       	movw	r30, r24
   2633e:	41 50       	subi	r20, 0x01	; 1
   26340:	50 40       	sbci	r21, 0x00	; 0
   26342:	30 f0       	brcs	.+12     	; 0x26350 <memchr+0x14>
   26344:	01 90       	ld	r0, Z+
   26346:	06 16       	cp	r0, r22
   26348:	d1 f7       	brne	.-12     	; 0x2633e <memchr+0x2>
   2634a:	31 97       	sbiw	r30, 0x01	; 1
   2634c:	cf 01       	movw	r24, r30
   2634e:	08 95       	ret
   26350:	88 27       	eor	r24, r24
   26352:	99 27       	eor	r25, r25
   26354:	08 95       	ret

00026356 <memcpy>:
   26356:	fb 01       	movw	r30, r22
   26358:	dc 01       	movw	r26, r24
   2635a:	02 c0       	rjmp	.+4      	; 0x26360 <memcpy+0xa>
   2635c:	01 90       	ld	r0, Z+
   2635e:	0d 92       	st	X+, r0
   26360:	41 50       	subi	r20, 0x01	; 1
   26362:	50 40       	sbci	r21, 0x00	; 0
   26364:	d8 f7       	brcc	.-10     	; 0x2635c <memcpy+0x6>
   26366:	08 95       	ret

00026368 <memset>:
   26368:	dc 01       	movw	r26, r24
   2636a:	01 c0       	rjmp	.+2      	; 0x2636e <memset+0x6>
   2636c:	6d 93       	st	X+, r22
   2636e:	41 50       	subi	r20, 0x01	; 1
   26370:	50 40       	sbci	r21, 0x00	; 0
   26372:	e0 f7       	brcc	.-8      	; 0x2636c <memset+0x4>
   26374:	08 95       	ret

00026376 <strchr>:
   26376:	fc 01       	movw	r30, r24
   26378:	81 91       	ld	r24, Z+
   2637a:	86 17       	cp	r24, r22
   2637c:	21 f0       	breq	.+8      	; 0x26386 <strchr+0x10>
   2637e:	88 23       	and	r24, r24
   26380:	d9 f7       	brne	.-10     	; 0x26378 <strchr+0x2>
   26382:	99 27       	eor	r25, r25
   26384:	08 95       	ret
   26386:	31 97       	sbiw	r30, 0x01	; 1
   26388:	cf 01       	movw	r24, r30
   2638a:	08 95       	ret

0002638c <strlen>:
   2638c:	fc 01       	movw	r30, r24
   2638e:	01 90       	ld	r0, Z+
   26390:	00 20       	and	r0, r0
   26392:	e9 f7       	brne	.-6      	; 0x2638e <strlen+0x2>
   26394:	80 95       	com	r24
   26396:	90 95       	com	r25
   26398:	8e 0f       	add	r24, r30
   2639a:	9f 1f       	adc	r25, r31
   2639c:	08 95       	ret

0002639e <strnlen>:
   2639e:	fc 01       	movw	r30, r24
   263a0:	61 50       	subi	r22, 0x01	; 1
   263a2:	70 40       	sbci	r23, 0x00	; 0
   263a4:	01 90       	ld	r0, Z+
   263a6:	01 10       	cpse	r0, r1
   263a8:	d8 f7       	brcc	.-10     	; 0x263a0 <strnlen+0x2>
   263aa:	80 95       	com	r24
   263ac:	90 95       	com	r25
   263ae:	8e 0f       	add	r24, r30
   263b0:	9f 1f       	adc	r25, r31
   263b2:	08 95       	ret

000263b4 <__mulsi_const_10>:
   263b4:	59 2f       	mov	r21, r25
   263b6:	48 2f       	mov	r20, r24
   263b8:	37 2f       	mov	r19, r23
   263ba:	26 2f       	mov	r18, r22
   263bc:	66 0f       	add	r22, r22
   263be:	77 1f       	adc	r23, r23
   263c0:	88 1f       	adc	r24, r24
   263c2:	99 1f       	adc	r25, r25
   263c4:	66 0f       	add	r22, r22
   263c6:	77 1f       	adc	r23, r23
   263c8:	88 1f       	adc	r24, r24
   263ca:	99 1f       	adc	r25, r25
   263cc:	62 0f       	add	r22, r18
   263ce:	73 1f       	adc	r23, r19
   263d0:	84 1f       	adc	r24, r20
   263d2:	95 1f       	adc	r25, r21
   263d4:	66 0f       	add	r22, r22
   263d6:	77 1f       	adc	r23, r23
   263d8:	88 1f       	adc	r24, r24
   263da:	99 1f       	adc	r25, r25
   263dc:	08 95       	ret

000263de <__mulhi_const_10>:
   263de:	7a e0       	ldi	r23, 0x0A	; 10
   263e0:	97 9f       	mul	r25, r23
   263e2:	90 2d       	mov	r25, r0
   263e4:	87 9f       	mul	r24, r23
   263e6:	80 2d       	mov	r24, r0
   263e8:	91 0d       	add	r25, r1
   263ea:	11 24       	eor	r1, r1
   263ec:	08 95       	ret

000263ee <fdevopen>:
   263ee:	0f 93       	push	r16
   263f0:	1f 93       	push	r17
   263f2:	cf 93       	push	r28
   263f4:	df 93       	push	r29
   263f6:	00 97       	sbiw	r24, 0x00	; 0
   263f8:	31 f4       	brne	.+12     	; 0x26406 <fdevopen+0x18>
   263fa:	61 15       	cp	r22, r1
   263fc:	71 05       	cpc	r23, r1
   263fe:	19 f4       	brne	.+6      	; 0x26406 <fdevopen+0x18>
   26400:	80 e0       	ldi	r24, 0x00	; 0
   26402:	90 e0       	ldi	r25, 0x00	; 0
   26404:	39 c0       	rjmp	.+114    	; 0x26478 <fdevopen+0x8a>
   26406:	8b 01       	movw	r16, r22
   26408:	ec 01       	movw	r28, r24
   2640a:	6e e0       	ldi	r22, 0x0E	; 14
   2640c:	70 e0       	ldi	r23, 0x00	; 0
   2640e:	81 e0       	ldi	r24, 0x01	; 1
   26410:	90 e0       	ldi	r25, 0x00	; 0
   26412:	31 d1       	rcall	.+610    	; 0x26676 <calloc>
   26414:	fc 01       	movw	r30, r24
   26416:	89 2b       	or	r24, r25
   26418:	99 f3       	breq	.-26     	; 0x26400 <fdevopen+0x12>
   2641a:	80 e8       	ldi	r24, 0x80	; 128
   2641c:	83 83       	std	Z+3, r24	; 0x03
   2641e:	01 15       	cp	r16, r1
   26420:	11 05       	cpc	r17, r1
   26422:	71 f0       	breq	.+28     	; 0x26440 <fdevopen+0x52>
   26424:	02 87       	std	Z+10, r16	; 0x0a
   26426:	13 87       	std	Z+11, r17	; 0x0b
   26428:	81 e8       	ldi	r24, 0x81	; 129
   2642a:	83 83       	std	Z+3, r24	; 0x03
   2642c:	80 91 b7 32 	lds	r24, 0x32B7	; 0x8032b7 <__iob>
   26430:	90 91 b8 32 	lds	r25, 0x32B8	; 0x8032b8 <__iob+0x1>
   26434:	89 2b       	or	r24, r25
   26436:	21 f4       	brne	.+8      	; 0x26440 <fdevopen+0x52>
   26438:	e0 93 b7 32 	sts	0x32B7, r30	; 0x8032b7 <__iob>
   2643c:	f0 93 b8 32 	sts	0x32B8, r31	; 0x8032b8 <__iob+0x1>
   26440:	20 97       	sbiw	r28, 0x00	; 0
   26442:	c9 f0       	breq	.+50     	; 0x26476 <fdevopen+0x88>
   26444:	c0 87       	std	Z+8, r28	; 0x08
   26446:	d1 87       	std	Z+9, r29	; 0x09
   26448:	83 81       	ldd	r24, Z+3	; 0x03
   2644a:	82 60       	ori	r24, 0x02	; 2
   2644c:	83 83       	std	Z+3, r24	; 0x03
   2644e:	80 91 b9 32 	lds	r24, 0x32B9	; 0x8032b9 <__iob+0x2>
   26452:	90 91 ba 32 	lds	r25, 0x32BA	; 0x8032ba <__iob+0x3>
   26456:	89 2b       	or	r24, r25
   26458:	71 f4       	brne	.+28     	; 0x26476 <fdevopen+0x88>
   2645a:	e0 93 b9 32 	sts	0x32B9, r30	; 0x8032b9 <__iob+0x2>
   2645e:	f0 93 ba 32 	sts	0x32BA, r31	; 0x8032ba <__iob+0x3>
   26462:	80 91 bb 32 	lds	r24, 0x32BB	; 0x8032bb <__iob+0x4>
   26466:	90 91 bc 32 	lds	r25, 0x32BC	; 0x8032bc <__iob+0x5>
   2646a:	89 2b       	or	r24, r25
   2646c:	21 f4       	brne	.+8      	; 0x26476 <fdevopen+0x88>
   2646e:	e0 93 bb 32 	sts	0x32BB, r30	; 0x8032bb <__iob+0x4>
   26472:	f0 93 bc 32 	sts	0x32BC, r31	; 0x8032bc <__iob+0x5>
   26476:	cf 01       	movw	r24, r30
   26478:	df 91       	pop	r29
   2647a:	cf 91       	pop	r28
   2647c:	1f 91       	pop	r17
   2647e:	0f 91       	pop	r16
   26480:	08 95       	ret

00026482 <fputc>:
   26482:	0f 93       	push	r16
   26484:	1f 93       	push	r17
   26486:	cf 93       	push	r28
   26488:	df 93       	push	r29
   2648a:	fb 01       	movw	r30, r22
   2648c:	23 81       	ldd	r18, Z+3	; 0x03
   2648e:	21 fd       	sbrc	r18, 1
   26490:	03 c0       	rjmp	.+6      	; 0x26498 <fputc+0x16>
   26492:	8f ef       	ldi	r24, 0xFF	; 255
   26494:	9f ef       	ldi	r25, 0xFF	; 255
   26496:	2c c0       	rjmp	.+88     	; 0x264f0 <fputc+0x6e>
   26498:	22 ff       	sbrs	r18, 2
   2649a:	16 c0       	rjmp	.+44     	; 0x264c8 <fputc+0x46>
   2649c:	46 81       	ldd	r20, Z+6	; 0x06
   2649e:	57 81       	ldd	r21, Z+7	; 0x07
   264a0:	24 81       	ldd	r18, Z+4	; 0x04
   264a2:	35 81       	ldd	r19, Z+5	; 0x05
   264a4:	42 17       	cp	r20, r18
   264a6:	53 07       	cpc	r21, r19
   264a8:	44 f4       	brge	.+16     	; 0x264ba <fputc+0x38>
   264aa:	a0 81       	ld	r26, Z
   264ac:	b1 81       	ldd	r27, Z+1	; 0x01
   264ae:	9d 01       	movw	r18, r26
   264b0:	2f 5f       	subi	r18, 0xFF	; 255
   264b2:	3f 4f       	sbci	r19, 0xFF	; 255
   264b4:	20 83       	st	Z, r18
   264b6:	31 83       	std	Z+1, r19	; 0x01
   264b8:	8c 93       	st	X, r24
   264ba:	26 81       	ldd	r18, Z+6	; 0x06
   264bc:	37 81       	ldd	r19, Z+7	; 0x07
   264be:	2f 5f       	subi	r18, 0xFF	; 255
   264c0:	3f 4f       	sbci	r19, 0xFF	; 255
   264c2:	26 83       	std	Z+6, r18	; 0x06
   264c4:	37 83       	std	Z+7, r19	; 0x07
   264c6:	14 c0       	rjmp	.+40     	; 0x264f0 <fputc+0x6e>
   264c8:	8b 01       	movw	r16, r22
   264ca:	ec 01       	movw	r28, r24
   264cc:	fb 01       	movw	r30, r22
   264ce:	00 84       	ldd	r0, Z+8	; 0x08
   264d0:	f1 85       	ldd	r31, Z+9	; 0x09
   264d2:	e0 2d       	mov	r30, r0
   264d4:	19 95       	eicall
   264d6:	89 2b       	or	r24, r25
   264d8:	e1 f6       	brne	.-72     	; 0x26492 <fputc+0x10>
   264da:	d8 01       	movw	r26, r16
   264dc:	16 96       	adiw	r26, 0x06	; 6
   264de:	8d 91       	ld	r24, X+
   264e0:	9c 91       	ld	r25, X
   264e2:	17 97       	sbiw	r26, 0x07	; 7
   264e4:	01 96       	adiw	r24, 0x01	; 1
   264e6:	16 96       	adiw	r26, 0x06	; 6
   264e8:	8d 93       	st	X+, r24
   264ea:	9c 93       	st	X, r25
   264ec:	17 97       	sbiw	r26, 0x07	; 7
   264ee:	ce 01       	movw	r24, r28
   264f0:	df 91       	pop	r29
   264f2:	cf 91       	pop	r28
   264f4:	1f 91       	pop	r17
   264f6:	0f 91       	pop	r16
   264f8:	08 95       	ret

000264fa <snprintf_P>:
   264fa:	0f 93       	push	r16
   264fc:	1f 93       	push	r17
   264fe:	cf 93       	push	r28
   26500:	df 93       	push	r29
   26502:	cd b7       	in	r28, 0x3d	; 61
   26504:	de b7       	in	r29, 0x3e	; 62
   26506:	2e 97       	sbiw	r28, 0x0e	; 14
   26508:	cd bf       	out	0x3d, r28	; 61
   2650a:	de bf       	out	0x3e, r29	; 62
   2650c:	0e 89       	ldd	r16, Y+22	; 0x16
   2650e:	1f 89       	ldd	r17, Y+23	; 0x17
   26510:	88 8d       	ldd	r24, Y+24	; 0x18
   26512:	99 8d       	ldd	r25, Y+25	; 0x19
   26514:	2e e0       	ldi	r18, 0x0E	; 14
   26516:	2c 83       	std	Y+4, r18	; 0x04
   26518:	09 83       	std	Y+1, r16	; 0x01
   2651a:	1a 83       	std	Y+2, r17	; 0x02
   2651c:	97 ff       	sbrs	r25, 7
   2651e:	02 c0       	rjmp	.+4      	; 0x26524 <snprintf_P+0x2a>
   26520:	80 e0       	ldi	r24, 0x00	; 0
   26522:	90 e8       	ldi	r25, 0x80	; 128
   26524:	01 97       	sbiw	r24, 0x01	; 1
   26526:	8d 83       	std	Y+5, r24	; 0x05
   26528:	9e 83       	std	Y+6, r25	; 0x06
   2652a:	ae 01       	movw	r20, r28
   2652c:	44 5e       	subi	r20, 0xE4	; 228
   2652e:	5f 4f       	sbci	r21, 0xFF	; 255
   26530:	6a 8d       	ldd	r22, Y+26	; 0x1a
   26532:	7b 8d       	ldd	r23, Y+27	; 0x1b
   26534:	ce 01       	movw	r24, r28
   26536:	01 96       	adiw	r24, 0x01	; 1
   26538:	0f 94 4c 29 	call	0x25298	; 0x25298 <vfprintf>
   2653c:	4d 81       	ldd	r20, Y+5	; 0x05
   2653e:	5e 81       	ldd	r21, Y+6	; 0x06
   26540:	57 fd       	sbrc	r21, 7
   26542:	0a c0       	rjmp	.+20     	; 0x26558 <snprintf_P+0x5e>
   26544:	2f 81       	ldd	r18, Y+7	; 0x07
   26546:	38 85       	ldd	r19, Y+8	; 0x08
   26548:	42 17       	cp	r20, r18
   2654a:	53 07       	cpc	r21, r19
   2654c:	0c f4       	brge	.+2      	; 0x26550 <snprintf_P+0x56>
   2654e:	9a 01       	movw	r18, r20
   26550:	f8 01       	movw	r30, r16
   26552:	e2 0f       	add	r30, r18
   26554:	f3 1f       	adc	r31, r19
   26556:	10 82       	st	Z, r1
   26558:	2e 96       	adiw	r28, 0x0e	; 14
   2655a:	cd bf       	out	0x3d, r28	; 61
   2655c:	de bf       	out	0x3e, r29	; 62
   2655e:	df 91       	pop	r29
   26560:	cf 91       	pop	r28
   26562:	1f 91       	pop	r17
   26564:	0f 91       	pop	r16
   26566:	08 95       	ret

00026568 <sprintf_P>:
   26568:	0f 93       	push	r16
   2656a:	1f 93       	push	r17
   2656c:	cf 93       	push	r28
   2656e:	df 93       	push	r29
   26570:	cd b7       	in	r28, 0x3d	; 61
   26572:	de b7       	in	r29, 0x3e	; 62
   26574:	2e 97       	sbiw	r28, 0x0e	; 14
   26576:	cd bf       	out	0x3d, r28	; 61
   26578:	de bf       	out	0x3e, r29	; 62
   2657a:	0e 89       	ldd	r16, Y+22	; 0x16
   2657c:	1f 89       	ldd	r17, Y+23	; 0x17
   2657e:	8e e0       	ldi	r24, 0x0E	; 14
   26580:	8c 83       	std	Y+4, r24	; 0x04
   26582:	09 83       	std	Y+1, r16	; 0x01
   26584:	1a 83       	std	Y+2, r17	; 0x02
   26586:	8f ef       	ldi	r24, 0xFF	; 255
   26588:	9f e7       	ldi	r25, 0x7F	; 127
   2658a:	8d 83       	std	Y+5, r24	; 0x05
   2658c:	9e 83       	std	Y+6, r25	; 0x06
   2658e:	ae 01       	movw	r20, r28
   26590:	46 5e       	subi	r20, 0xE6	; 230
   26592:	5f 4f       	sbci	r21, 0xFF	; 255
   26594:	68 8d       	ldd	r22, Y+24	; 0x18
   26596:	79 8d       	ldd	r23, Y+25	; 0x19
   26598:	ce 01       	movw	r24, r28
   2659a:	01 96       	adiw	r24, 0x01	; 1
   2659c:	0f 94 4c 29 	call	0x25298	; 0x25298 <vfprintf>
   265a0:	ef 81       	ldd	r30, Y+7	; 0x07
   265a2:	f8 85       	ldd	r31, Y+8	; 0x08
   265a4:	e0 0f       	add	r30, r16
   265a6:	f1 1f       	adc	r31, r17
   265a8:	10 82       	st	Z, r1
   265aa:	2e 96       	adiw	r28, 0x0e	; 14
   265ac:	cd bf       	out	0x3d, r28	; 61
   265ae:	de bf       	out	0x3e, r29	; 62
   265b0:	df 91       	pop	r29
   265b2:	cf 91       	pop	r28
   265b4:	1f 91       	pop	r17
   265b6:	0f 91       	pop	r16
   265b8:	08 95       	ret

000265ba <__ultoa_invert>:
   265ba:	fa 01       	movw	r30, r20
   265bc:	aa 27       	eor	r26, r26
   265be:	28 30       	cpi	r18, 0x08	; 8
   265c0:	51 f1       	breq	.+84     	; 0x26616 <__ultoa_invert+0x5c>
   265c2:	20 31       	cpi	r18, 0x10	; 16
   265c4:	81 f1       	breq	.+96     	; 0x26626 <__ultoa_invert+0x6c>
   265c6:	e8 94       	clt
   265c8:	6f 93       	push	r22
   265ca:	6e 7f       	andi	r22, 0xFE	; 254
   265cc:	6e 5f       	subi	r22, 0xFE	; 254
   265ce:	7f 4f       	sbci	r23, 0xFF	; 255
   265d0:	8f 4f       	sbci	r24, 0xFF	; 255
   265d2:	9f 4f       	sbci	r25, 0xFF	; 255
   265d4:	af 4f       	sbci	r26, 0xFF	; 255
   265d6:	b1 e0       	ldi	r27, 0x01	; 1
   265d8:	3e d0       	rcall	.+124    	; 0x26656 <__ultoa_invert+0x9c>
   265da:	b4 e0       	ldi	r27, 0x04	; 4
   265dc:	3c d0       	rcall	.+120    	; 0x26656 <__ultoa_invert+0x9c>
   265de:	67 0f       	add	r22, r23
   265e0:	78 1f       	adc	r23, r24
   265e2:	89 1f       	adc	r24, r25
   265e4:	9a 1f       	adc	r25, r26
   265e6:	a1 1d       	adc	r26, r1
   265e8:	68 0f       	add	r22, r24
   265ea:	79 1f       	adc	r23, r25
   265ec:	8a 1f       	adc	r24, r26
   265ee:	91 1d       	adc	r25, r1
   265f0:	a1 1d       	adc	r26, r1
   265f2:	6a 0f       	add	r22, r26
   265f4:	71 1d       	adc	r23, r1
   265f6:	81 1d       	adc	r24, r1
   265f8:	91 1d       	adc	r25, r1
   265fa:	a1 1d       	adc	r26, r1
   265fc:	20 d0       	rcall	.+64     	; 0x2663e <__ultoa_invert+0x84>
   265fe:	09 f4       	brne	.+2      	; 0x26602 <__ultoa_invert+0x48>
   26600:	68 94       	set
   26602:	3f 91       	pop	r19
   26604:	2a e0       	ldi	r18, 0x0A	; 10
   26606:	26 9f       	mul	r18, r22
   26608:	11 24       	eor	r1, r1
   2660a:	30 19       	sub	r19, r0
   2660c:	30 5d       	subi	r19, 0xD0	; 208
   2660e:	31 93       	st	Z+, r19
   26610:	de f6       	brtc	.-74     	; 0x265c8 <__ultoa_invert+0xe>
   26612:	cf 01       	movw	r24, r30
   26614:	08 95       	ret
   26616:	46 2f       	mov	r20, r22
   26618:	47 70       	andi	r20, 0x07	; 7
   2661a:	40 5d       	subi	r20, 0xD0	; 208
   2661c:	41 93       	st	Z+, r20
   2661e:	b3 e0       	ldi	r27, 0x03	; 3
   26620:	0f d0       	rcall	.+30     	; 0x26640 <__ultoa_invert+0x86>
   26622:	c9 f7       	brne	.-14     	; 0x26616 <__ultoa_invert+0x5c>
   26624:	f6 cf       	rjmp	.-20     	; 0x26612 <__ultoa_invert+0x58>
   26626:	46 2f       	mov	r20, r22
   26628:	4f 70       	andi	r20, 0x0F	; 15
   2662a:	40 5d       	subi	r20, 0xD0	; 208
   2662c:	4a 33       	cpi	r20, 0x3A	; 58
   2662e:	18 f0       	brcs	.+6      	; 0x26636 <__ultoa_invert+0x7c>
   26630:	49 5d       	subi	r20, 0xD9	; 217
   26632:	31 fd       	sbrc	r19, 1
   26634:	40 52       	subi	r20, 0x20	; 32
   26636:	41 93       	st	Z+, r20
   26638:	02 d0       	rcall	.+4      	; 0x2663e <__ultoa_invert+0x84>
   2663a:	a9 f7       	brne	.-22     	; 0x26626 <__ultoa_invert+0x6c>
   2663c:	ea cf       	rjmp	.-44     	; 0x26612 <__ultoa_invert+0x58>
   2663e:	b4 e0       	ldi	r27, 0x04	; 4
   26640:	a6 95       	lsr	r26
   26642:	97 95       	ror	r25
   26644:	87 95       	ror	r24
   26646:	77 95       	ror	r23
   26648:	67 95       	ror	r22
   2664a:	ba 95       	dec	r27
   2664c:	c9 f7       	brne	.-14     	; 0x26640 <__ultoa_invert+0x86>
   2664e:	00 97       	sbiw	r24, 0x00	; 0
   26650:	61 05       	cpc	r22, r1
   26652:	71 05       	cpc	r23, r1
   26654:	08 95       	ret
   26656:	9b 01       	movw	r18, r22
   26658:	ac 01       	movw	r20, r24
   2665a:	0a 2e       	mov	r0, r26
   2665c:	06 94       	lsr	r0
   2665e:	57 95       	ror	r21
   26660:	47 95       	ror	r20
   26662:	37 95       	ror	r19
   26664:	27 95       	ror	r18
   26666:	ba 95       	dec	r27
   26668:	c9 f7       	brne	.-14     	; 0x2665c <__ultoa_invert+0xa2>
   2666a:	62 0f       	add	r22, r18
   2666c:	73 1f       	adc	r23, r19
   2666e:	84 1f       	adc	r24, r20
   26670:	95 1f       	adc	r25, r21
   26672:	a0 1d       	adc	r26, r0
   26674:	08 95       	ret

00026676 <calloc>:
   26676:	0f 93       	push	r16
   26678:	1f 93       	push	r17
   2667a:	cf 93       	push	r28
   2667c:	df 93       	push	r29
   2667e:	86 9f       	mul	r24, r22
   26680:	80 01       	movw	r16, r0
   26682:	87 9f       	mul	r24, r23
   26684:	10 0d       	add	r17, r0
   26686:	96 9f       	mul	r25, r22
   26688:	10 0d       	add	r17, r0
   2668a:	11 24       	eor	r1, r1
   2668c:	c8 01       	movw	r24, r16
   2668e:	0d d0       	rcall	.+26     	; 0x266aa <malloc>
   26690:	ec 01       	movw	r28, r24
   26692:	00 97       	sbiw	r24, 0x00	; 0
   26694:	21 f0       	breq	.+8      	; 0x2669e <calloc+0x28>
   26696:	a8 01       	movw	r20, r16
   26698:	60 e0       	ldi	r22, 0x00	; 0
   2669a:	70 e0       	ldi	r23, 0x00	; 0
   2669c:	65 de       	rcall	.-822    	; 0x26368 <memset>
   2669e:	ce 01       	movw	r24, r28
   266a0:	df 91       	pop	r29
   266a2:	cf 91       	pop	r28
   266a4:	1f 91       	pop	r17
   266a6:	0f 91       	pop	r16
   266a8:	08 95       	ret

000266aa <malloc>:
   266aa:	0f 93       	push	r16
   266ac:	1f 93       	push	r17
   266ae:	cf 93       	push	r28
   266b0:	df 93       	push	r29
   266b2:	82 30       	cpi	r24, 0x02	; 2
   266b4:	91 05       	cpc	r25, r1
   266b6:	10 f4       	brcc	.+4      	; 0x266bc <malloc+0x12>
   266b8:	82 e0       	ldi	r24, 0x02	; 2
   266ba:	90 e0       	ldi	r25, 0x00	; 0
   266bc:	e0 91 c1 32 	lds	r30, 0x32C1	; 0x8032c1 <__flp>
   266c0:	f0 91 c2 32 	lds	r31, 0x32C2	; 0x8032c2 <__flp+0x1>
   266c4:	20 e0       	ldi	r18, 0x00	; 0
   266c6:	30 e0       	ldi	r19, 0x00	; 0
   266c8:	a0 e0       	ldi	r26, 0x00	; 0
   266ca:	b0 e0       	ldi	r27, 0x00	; 0
   266cc:	30 97       	sbiw	r30, 0x00	; 0
   266ce:	19 f1       	breq	.+70     	; 0x26716 <malloc+0x6c>
   266d0:	40 81       	ld	r20, Z
   266d2:	51 81       	ldd	r21, Z+1	; 0x01
   266d4:	02 81       	ldd	r16, Z+2	; 0x02
   266d6:	13 81       	ldd	r17, Z+3	; 0x03
   266d8:	48 17       	cp	r20, r24
   266da:	59 07       	cpc	r21, r25
   266dc:	c8 f0       	brcs	.+50     	; 0x26710 <malloc+0x66>
   266de:	84 17       	cp	r24, r20
   266e0:	95 07       	cpc	r25, r21
   266e2:	69 f4       	brne	.+26     	; 0x266fe <malloc+0x54>
   266e4:	10 97       	sbiw	r26, 0x00	; 0
   266e6:	31 f0       	breq	.+12     	; 0x266f4 <malloc+0x4a>
   266e8:	12 96       	adiw	r26, 0x02	; 2
   266ea:	0c 93       	st	X, r16
   266ec:	12 97       	sbiw	r26, 0x02	; 2
   266ee:	13 96       	adiw	r26, 0x03	; 3
   266f0:	1c 93       	st	X, r17
   266f2:	27 c0       	rjmp	.+78     	; 0x26742 <malloc+0x98>
   266f4:	00 93 c1 32 	sts	0x32C1, r16	; 0x8032c1 <__flp>
   266f8:	10 93 c2 32 	sts	0x32C2, r17	; 0x8032c2 <__flp+0x1>
   266fc:	22 c0       	rjmp	.+68     	; 0x26742 <malloc+0x98>
   266fe:	21 15       	cp	r18, r1
   26700:	31 05       	cpc	r19, r1
   26702:	19 f0       	breq	.+6      	; 0x2670a <malloc+0x60>
   26704:	42 17       	cp	r20, r18
   26706:	53 07       	cpc	r21, r19
   26708:	18 f4       	brcc	.+6      	; 0x26710 <malloc+0x66>
   2670a:	9a 01       	movw	r18, r20
   2670c:	bd 01       	movw	r22, r26
   2670e:	ef 01       	movw	r28, r30
   26710:	df 01       	movw	r26, r30
   26712:	f8 01       	movw	r30, r16
   26714:	db cf       	rjmp	.-74     	; 0x266cc <malloc+0x22>
   26716:	21 15       	cp	r18, r1
   26718:	31 05       	cpc	r19, r1
   2671a:	f9 f0       	breq	.+62     	; 0x2675a <malloc+0xb0>
   2671c:	28 1b       	sub	r18, r24
   2671e:	39 0b       	sbc	r19, r25
   26720:	24 30       	cpi	r18, 0x04	; 4
   26722:	31 05       	cpc	r19, r1
   26724:	80 f4       	brcc	.+32     	; 0x26746 <malloc+0x9c>
   26726:	8a 81       	ldd	r24, Y+2	; 0x02
   26728:	9b 81       	ldd	r25, Y+3	; 0x03
   2672a:	61 15       	cp	r22, r1
   2672c:	71 05       	cpc	r23, r1
   2672e:	21 f0       	breq	.+8      	; 0x26738 <malloc+0x8e>
   26730:	fb 01       	movw	r30, r22
   26732:	82 83       	std	Z+2, r24	; 0x02
   26734:	93 83       	std	Z+3, r25	; 0x03
   26736:	04 c0       	rjmp	.+8      	; 0x26740 <malloc+0x96>
   26738:	80 93 c1 32 	sts	0x32C1, r24	; 0x8032c1 <__flp>
   2673c:	90 93 c2 32 	sts	0x32C2, r25	; 0x8032c2 <__flp+0x1>
   26740:	fe 01       	movw	r30, r28
   26742:	32 96       	adiw	r30, 0x02	; 2
   26744:	44 c0       	rjmp	.+136    	; 0x267ce <malloc+0x124>
   26746:	fe 01       	movw	r30, r28
   26748:	e2 0f       	add	r30, r18
   2674a:	f3 1f       	adc	r31, r19
   2674c:	81 93       	st	Z+, r24
   2674e:	91 93       	st	Z+, r25
   26750:	22 50       	subi	r18, 0x02	; 2
   26752:	31 09       	sbc	r19, r1
   26754:	28 83       	st	Y, r18
   26756:	39 83       	std	Y+1, r19	; 0x01
   26758:	3a c0       	rjmp	.+116    	; 0x267ce <malloc+0x124>
   2675a:	20 91 bf 32 	lds	r18, 0x32BF	; 0x8032bf <__brkval>
   2675e:	30 91 c0 32 	lds	r19, 0x32C0	; 0x8032c0 <__brkval+0x1>
   26762:	23 2b       	or	r18, r19
   26764:	41 f4       	brne	.+16     	; 0x26776 <malloc+0xcc>
   26766:	20 91 02 20 	lds	r18, 0x2002	; 0x802002 <__malloc_heap_start>
   2676a:	30 91 03 20 	lds	r19, 0x2003	; 0x802003 <__malloc_heap_start+0x1>
   2676e:	20 93 bf 32 	sts	0x32BF, r18	; 0x8032bf <__brkval>
   26772:	30 93 c0 32 	sts	0x32C0, r19	; 0x8032c0 <__brkval+0x1>
   26776:	20 91 00 20 	lds	r18, 0x2000	; 0x802000 <__data_start>
   2677a:	30 91 01 20 	lds	r19, 0x2001	; 0x802001 <__data_start+0x1>
   2677e:	21 15       	cp	r18, r1
   26780:	31 05       	cpc	r19, r1
   26782:	41 f4       	brne	.+16     	; 0x26794 <malloc+0xea>
   26784:	2d b7       	in	r18, 0x3d	; 61
   26786:	3e b7       	in	r19, 0x3e	; 62
   26788:	40 91 04 20 	lds	r20, 0x2004	; 0x802004 <__malloc_margin>
   2678c:	50 91 05 20 	lds	r21, 0x2005	; 0x802005 <__malloc_margin+0x1>
   26790:	24 1b       	sub	r18, r20
   26792:	35 0b       	sbc	r19, r21
   26794:	e0 91 bf 32 	lds	r30, 0x32BF	; 0x8032bf <__brkval>
   26798:	f0 91 c0 32 	lds	r31, 0x32C0	; 0x8032c0 <__brkval+0x1>
   2679c:	e2 17       	cp	r30, r18
   2679e:	f3 07       	cpc	r31, r19
   267a0:	a0 f4       	brcc	.+40     	; 0x267ca <malloc+0x120>
   267a2:	2e 1b       	sub	r18, r30
   267a4:	3f 0b       	sbc	r19, r31
   267a6:	28 17       	cp	r18, r24
   267a8:	39 07       	cpc	r19, r25
   267aa:	78 f0       	brcs	.+30     	; 0x267ca <malloc+0x120>
   267ac:	ac 01       	movw	r20, r24
   267ae:	4e 5f       	subi	r20, 0xFE	; 254
   267b0:	5f 4f       	sbci	r21, 0xFF	; 255
   267b2:	24 17       	cp	r18, r20
   267b4:	35 07       	cpc	r19, r21
   267b6:	48 f0       	brcs	.+18     	; 0x267ca <malloc+0x120>
   267b8:	4e 0f       	add	r20, r30
   267ba:	5f 1f       	adc	r21, r31
   267bc:	40 93 bf 32 	sts	0x32BF, r20	; 0x8032bf <__brkval>
   267c0:	50 93 c0 32 	sts	0x32C0, r21	; 0x8032c0 <__brkval+0x1>
   267c4:	81 93       	st	Z+, r24
   267c6:	91 93       	st	Z+, r25
   267c8:	02 c0       	rjmp	.+4      	; 0x267ce <malloc+0x124>
   267ca:	e0 e0       	ldi	r30, 0x00	; 0
   267cc:	f0 e0       	ldi	r31, 0x00	; 0
   267ce:	cf 01       	movw	r24, r30
   267d0:	df 91       	pop	r29
   267d2:	cf 91       	pop	r28
   267d4:	1f 91       	pop	r17
   267d6:	0f 91       	pop	r16
   267d8:	08 95       	ret

000267da <free>:
   267da:	cf 93       	push	r28
   267dc:	df 93       	push	r29
   267de:	00 97       	sbiw	r24, 0x00	; 0
   267e0:	09 f4       	brne	.+2      	; 0x267e4 <free+0xa>
   267e2:	81 c0       	rjmp	.+258    	; 0x268e6 <free+0x10c>
   267e4:	fc 01       	movw	r30, r24
   267e6:	32 97       	sbiw	r30, 0x02	; 2
   267e8:	12 82       	std	Z+2, r1	; 0x02
   267ea:	13 82       	std	Z+3, r1	; 0x03
   267ec:	a0 91 c1 32 	lds	r26, 0x32C1	; 0x8032c1 <__flp>
   267f0:	b0 91 c2 32 	lds	r27, 0x32C2	; 0x8032c2 <__flp+0x1>
   267f4:	10 97       	sbiw	r26, 0x00	; 0
   267f6:	81 f4       	brne	.+32     	; 0x26818 <free+0x3e>
   267f8:	20 81       	ld	r18, Z
   267fa:	31 81       	ldd	r19, Z+1	; 0x01
   267fc:	82 0f       	add	r24, r18
   267fe:	93 1f       	adc	r25, r19
   26800:	20 91 bf 32 	lds	r18, 0x32BF	; 0x8032bf <__brkval>
   26804:	30 91 c0 32 	lds	r19, 0x32C0	; 0x8032c0 <__brkval+0x1>
   26808:	28 17       	cp	r18, r24
   2680a:	39 07       	cpc	r19, r25
   2680c:	51 f5       	brne	.+84     	; 0x26862 <free+0x88>
   2680e:	e0 93 bf 32 	sts	0x32BF, r30	; 0x8032bf <__brkval>
   26812:	f0 93 c0 32 	sts	0x32C0, r31	; 0x8032c0 <__brkval+0x1>
   26816:	67 c0       	rjmp	.+206    	; 0x268e6 <free+0x10c>
   26818:	ed 01       	movw	r28, r26
   2681a:	20 e0       	ldi	r18, 0x00	; 0
   2681c:	30 e0       	ldi	r19, 0x00	; 0
   2681e:	ce 17       	cp	r28, r30
   26820:	df 07       	cpc	r29, r31
   26822:	40 f4       	brcc	.+16     	; 0x26834 <free+0x5a>
   26824:	4a 81       	ldd	r20, Y+2	; 0x02
   26826:	5b 81       	ldd	r21, Y+3	; 0x03
   26828:	9e 01       	movw	r18, r28
   2682a:	41 15       	cp	r20, r1
   2682c:	51 05       	cpc	r21, r1
   2682e:	f1 f0       	breq	.+60     	; 0x2686c <free+0x92>
   26830:	ea 01       	movw	r28, r20
   26832:	f5 cf       	rjmp	.-22     	; 0x2681e <free+0x44>
   26834:	c2 83       	std	Z+2, r28	; 0x02
   26836:	d3 83       	std	Z+3, r29	; 0x03
   26838:	40 81       	ld	r20, Z
   2683a:	51 81       	ldd	r21, Z+1	; 0x01
   2683c:	84 0f       	add	r24, r20
   2683e:	95 1f       	adc	r25, r21
   26840:	c8 17       	cp	r28, r24
   26842:	d9 07       	cpc	r29, r25
   26844:	59 f4       	brne	.+22     	; 0x2685c <free+0x82>
   26846:	88 81       	ld	r24, Y
   26848:	99 81       	ldd	r25, Y+1	; 0x01
   2684a:	84 0f       	add	r24, r20
   2684c:	95 1f       	adc	r25, r21
   2684e:	02 96       	adiw	r24, 0x02	; 2
   26850:	80 83       	st	Z, r24
   26852:	91 83       	std	Z+1, r25	; 0x01
   26854:	8a 81       	ldd	r24, Y+2	; 0x02
   26856:	9b 81       	ldd	r25, Y+3	; 0x03
   26858:	82 83       	std	Z+2, r24	; 0x02
   2685a:	93 83       	std	Z+3, r25	; 0x03
   2685c:	21 15       	cp	r18, r1
   2685e:	31 05       	cpc	r19, r1
   26860:	29 f4       	brne	.+10     	; 0x2686c <free+0x92>
   26862:	e0 93 c1 32 	sts	0x32C1, r30	; 0x8032c1 <__flp>
   26866:	f0 93 c2 32 	sts	0x32C2, r31	; 0x8032c2 <__flp+0x1>
   2686a:	3d c0       	rjmp	.+122    	; 0x268e6 <free+0x10c>
   2686c:	e9 01       	movw	r28, r18
   2686e:	ea 83       	std	Y+2, r30	; 0x02
   26870:	fb 83       	std	Y+3, r31	; 0x03
   26872:	49 91       	ld	r20, Y+
   26874:	59 91       	ld	r21, Y+
   26876:	c4 0f       	add	r28, r20
   26878:	d5 1f       	adc	r29, r21
   2687a:	ec 17       	cp	r30, r28
   2687c:	fd 07       	cpc	r31, r29
   2687e:	61 f4       	brne	.+24     	; 0x26898 <free+0xbe>
   26880:	80 81       	ld	r24, Z
   26882:	91 81       	ldd	r25, Z+1	; 0x01
   26884:	84 0f       	add	r24, r20
   26886:	95 1f       	adc	r25, r21
   26888:	02 96       	adiw	r24, 0x02	; 2
   2688a:	e9 01       	movw	r28, r18
   2688c:	88 83       	st	Y, r24
   2688e:	99 83       	std	Y+1, r25	; 0x01
   26890:	82 81       	ldd	r24, Z+2	; 0x02
   26892:	93 81       	ldd	r25, Z+3	; 0x03
   26894:	8a 83       	std	Y+2, r24	; 0x02
   26896:	9b 83       	std	Y+3, r25	; 0x03
   26898:	e0 e0       	ldi	r30, 0x00	; 0
   2689a:	f0 e0       	ldi	r31, 0x00	; 0
   2689c:	12 96       	adiw	r26, 0x02	; 2
   2689e:	8d 91       	ld	r24, X+
   268a0:	9c 91       	ld	r25, X
   268a2:	13 97       	sbiw	r26, 0x03	; 3
   268a4:	00 97       	sbiw	r24, 0x00	; 0
   268a6:	19 f0       	breq	.+6      	; 0x268ae <free+0xd4>
   268a8:	fd 01       	movw	r30, r26
   268aa:	dc 01       	movw	r26, r24
   268ac:	f7 cf       	rjmp	.-18     	; 0x2689c <free+0xc2>
   268ae:	8d 91       	ld	r24, X+
   268b0:	9c 91       	ld	r25, X
   268b2:	11 97       	sbiw	r26, 0x01	; 1
   268b4:	9d 01       	movw	r18, r26
   268b6:	2e 5f       	subi	r18, 0xFE	; 254
   268b8:	3f 4f       	sbci	r19, 0xFF	; 255
   268ba:	82 0f       	add	r24, r18
   268bc:	93 1f       	adc	r25, r19
   268be:	20 91 bf 32 	lds	r18, 0x32BF	; 0x8032bf <__brkval>
   268c2:	30 91 c0 32 	lds	r19, 0x32C0	; 0x8032c0 <__brkval+0x1>
   268c6:	28 17       	cp	r18, r24
   268c8:	39 07       	cpc	r19, r25
   268ca:	69 f4       	brne	.+26     	; 0x268e6 <free+0x10c>
   268cc:	30 97       	sbiw	r30, 0x00	; 0
   268ce:	29 f4       	brne	.+10     	; 0x268da <free+0x100>
   268d0:	10 92 c1 32 	sts	0x32C1, r1	; 0x8032c1 <__flp>
   268d4:	10 92 c2 32 	sts	0x32C2, r1	; 0x8032c2 <__flp+0x1>
   268d8:	02 c0       	rjmp	.+4      	; 0x268de <free+0x104>
   268da:	12 82       	std	Z+2, r1	; 0x02
   268dc:	13 82       	std	Z+3, r1	; 0x03
   268de:	a0 93 bf 32 	sts	0x32BF, r26	; 0x8032bf <__brkval>
   268e2:	b0 93 c0 32 	sts	0x32C0, r27	; 0x8032c0 <__brkval+0x1>
   268e6:	df 91       	pop	r29
   268e8:	cf 91       	pop	r28
   268ea:	08 95       	ret

000268ec <strtod>:
   268ec:	8f 92       	push	r8
   268ee:	9f 92       	push	r9
   268f0:	af 92       	push	r10
   268f2:	bf 92       	push	r11
   268f4:	cf 92       	push	r12
   268f6:	df 92       	push	r13
   268f8:	ef 92       	push	r14
   268fa:	ff 92       	push	r15
   268fc:	0f 93       	push	r16
   268fe:	1f 93       	push	r17
   26900:	cf 93       	push	r28
   26902:	df 93       	push	r29
   26904:	ec 01       	movw	r28, r24
   26906:	6b 01       	movw	r12, r22
   26908:	61 15       	cp	r22, r1
   2690a:	71 05       	cpc	r23, r1
   2690c:	19 f0       	breq	.+6      	; 0x26914 <strtod+0x28>
   2690e:	fb 01       	movw	r30, r22
   26910:	80 83       	st	Z, r24
   26912:	91 83       	std	Z+1, r25	; 0x01
   26914:	7e 01       	movw	r14, r28
   26916:	ff ef       	ldi	r31, 0xFF	; 255
   26918:	ef 1a       	sub	r14, r31
   2691a:	ff 0a       	sbc	r15, r31
   2691c:	08 81       	ld	r16, Y
   2691e:	80 2f       	mov	r24, r16
   26920:	90 e0       	ldi	r25, 0x00	; 0
   26922:	a1 dc       	rcall	.-1726   	; 0x26266 <isspace>
   26924:	89 2b       	or	r24, r25
   26926:	11 f0       	breq	.+4      	; 0x2692c <strtod+0x40>
   26928:	e7 01       	movw	r28, r14
   2692a:	f4 cf       	rjmp	.-24     	; 0x26914 <strtod+0x28>
   2692c:	0d 32       	cpi	r16, 0x2D	; 45
   2692e:	39 f4       	brne	.+14     	; 0x2693e <strtod+0x52>
   26930:	7e 01       	movw	r14, r28
   26932:	82 e0       	ldi	r24, 0x02	; 2
   26934:	e8 0e       	add	r14, r24
   26936:	f1 1c       	adc	r15, r1
   26938:	09 81       	ldd	r16, Y+1	; 0x01
   2693a:	11 e0       	ldi	r17, 0x01	; 1
   2693c:	08 c0       	rjmp	.+16     	; 0x2694e <strtod+0x62>
   2693e:	0b 32       	cpi	r16, 0x2B	; 43
   26940:	29 f4       	brne	.+10     	; 0x2694c <strtod+0x60>
   26942:	7e 01       	movw	r14, r28
   26944:	92 e0       	ldi	r25, 0x02	; 2
   26946:	e9 0e       	add	r14, r25
   26948:	f1 1c       	adc	r15, r1
   2694a:	09 81       	ldd	r16, Y+1	; 0x01
   2694c:	10 e0       	ldi	r17, 0x00	; 0
   2694e:	e7 01       	movw	r28, r14
   26950:	21 97       	sbiw	r28, 0x01	; 1
   26952:	43 e0       	ldi	r20, 0x03	; 3
   26954:	50 e0       	ldi	r21, 0x00	; 0
   26956:	6c e2       	ldi	r22, 0x2C	; 44
   26958:	74 e0       	ldi	r23, 0x04	; 4
   2695a:	ce 01       	movw	r24, r28
   2695c:	a4 dc       	rcall	.-1720   	; 0x262a6 <strncasecmp_P>
   2695e:	89 2b       	or	r24, r25
   26960:	b9 f4       	brne	.+46     	; 0x26990 <strtod+0xa4>
   26962:	23 96       	adiw	r28, 0x03	; 3
   26964:	45 e0       	ldi	r20, 0x05	; 5
   26966:	50 e0       	ldi	r21, 0x00	; 0
   26968:	67 e2       	ldi	r22, 0x27	; 39
   2696a:	74 e0       	ldi	r23, 0x04	; 4
   2696c:	ce 01       	movw	r24, r28
   2696e:	9b dc       	rcall	.-1738   	; 0x262a6 <strncasecmp_P>
   26970:	89 2b       	or	r24, r25
   26972:	09 f4       	brne	.+2      	; 0x26976 <strtod+0x8a>
   26974:	25 96       	adiw	r28, 0x05	; 5
   26976:	c1 14       	cp	r12, r1
   26978:	d1 04       	cpc	r13, r1
   2697a:	19 f0       	breq	.+6      	; 0x26982 <strtod+0x96>
   2697c:	f6 01       	movw	r30, r12
   2697e:	c0 83       	st	Z, r28
   26980:	d1 83       	std	Z+1, r29	; 0x01
   26982:	11 11       	cpse	r17, r1
   26984:	f4 c0       	rjmp	.+488    	; 0x26b6e <strtod+0x282>
   26986:	60 e0       	ldi	r22, 0x00	; 0
   26988:	70 e0       	ldi	r23, 0x00	; 0
   2698a:	80 e8       	ldi	r24, 0x80	; 128
   2698c:	9f e7       	ldi	r25, 0x7F	; 127
   2698e:	f8 c0       	rjmp	.+496    	; 0x26b80 <strtod+0x294>
   26990:	43 e0       	ldi	r20, 0x03	; 3
   26992:	50 e0       	ldi	r21, 0x00	; 0
   26994:	64 e2       	ldi	r22, 0x24	; 36
   26996:	74 e0       	ldi	r23, 0x04	; 4
   26998:	ce 01       	movw	r24, r28
   2699a:	85 dc       	rcall	.-1782   	; 0x262a6 <strncasecmp_P>
   2699c:	89 2b       	or	r24, r25
   2699e:	59 f4       	brne	.+22     	; 0x269b6 <strtod+0xca>
   269a0:	c1 14       	cp	r12, r1
   269a2:	d1 04       	cpc	r13, r1
   269a4:	09 f4       	brne	.+2      	; 0x269a8 <strtod+0xbc>
   269a6:	e8 c0       	rjmp	.+464    	; 0x26b78 <strtod+0x28c>
   269a8:	f2 e0       	ldi	r31, 0x02	; 2
   269aa:	ef 0e       	add	r14, r31
   269ac:	f1 1c       	adc	r15, r1
   269ae:	f6 01       	movw	r30, r12
   269b0:	e0 82       	st	Z, r14
   269b2:	f1 82       	std	Z+1, r15	; 0x01
   269b4:	e1 c0       	rjmp	.+450    	; 0x26b78 <strtod+0x28c>
   269b6:	20 e0       	ldi	r18, 0x00	; 0
   269b8:	30 e0       	ldi	r19, 0x00	; 0
   269ba:	a9 01       	movw	r20, r18
   269bc:	c0 e0       	ldi	r28, 0x00	; 0
   269be:	d0 e0       	ldi	r29, 0x00	; 0
   269c0:	f7 01       	movw	r30, r14
   269c2:	60 ed       	ldi	r22, 0xD0	; 208
   269c4:	a6 2e       	mov	r10, r22
   269c6:	a0 0e       	add	r10, r16
   269c8:	89 e0       	ldi	r24, 0x09	; 9
   269ca:	8a 15       	cp	r24, r10
   269cc:	28 f1       	brcs	.+74     	; 0x26a18 <strtod+0x12c>
   269ce:	91 2f       	mov	r25, r17
   269d0:	92 60       	ori	r25, 0x02	; 2
   269d2:	b9 2e       	mov	r11, r25
   269d4:	81 2f       	mov	r24, r17
   269d6:	88 70       	andi	r24, 0x08	; 8
   269d8:	12 ff       	sbrs	r17, 2
   269da:	04 c0       	rjmp	.+8      	; 0x269e4 <strtod+0xf8>
   269dc:	81 11       	cpse	r24, r1
   269de:	23 c0       	rjmp	.+70     	; 0x26a26 <strtod+0x13a>
   269e0:	21 96       	adiw	r28, 0x01	; 1
   269e2:	21 c0       	rjmp	.+66     	; 0x26a26 <strtod+0x13a>
   269e4:	81 11       	cpse	r24, r1
   269e6:	21 97       	sbiw	r28, 0x01	; 1
   269e8:	a5 e0       	ldi	r26, 0x05	; 5
   269ea:	b0 e0       	ldi	r27, 0x00	; 0
   269ec:	64 d8       	rcall	.-3896   	; 0x25ab6 <__muluhisi3>
   269ee:	dc 01       	movw	r26, r24
   269f0:	cb 01       	movw	r24, r22
   269f2:	88 0f       	add	r24, r24
   269f4:	99 1f       	adc	r25, r25
   269f6:	aa 1f       	adc	r26, r26
   269f8:	bb 1f       	adc	r27, r27
   269fa:	9c 01       	movw	r18, r24
   269fc:	ad 01       	movw	r20, r26
   269fe:	2a 0d       	add	r18, r10
   26a00:	31 1d       	adc	r19, r1
   26a02:	41 1d       	adc	r20, r1
   26a04:	51 1d       	adc	r21, r1
   26a06:	28 39       	cpi	r18, 0x98	; 152
   26a08:	89 e9       	ldi	r24, 0x99	; 153
   26a0a:	38 07       	cpc	r19, r24
   26a0c:	48 07       	cpc	r20, r24
   26a0e:	89 e1       	ldi	r24, 0x19	; 25
   26a10:	58 07       	cpc	r21, r24
   26a12:	48 f0       	brcs	.+18     	; 0x26a26 <strtod+0x13a>
   26a14:	16 60       	ori	r17, 0x06	; 6
   26a16:	06 c0       	rjmp	.+12     	; 0x26a24 <strtod+0x138>
   26a18:	9e ef       	ldi	r25, 0xFE	; 254
   26a1a:	a9 12       	cpse	r10, r25
   26a1c:	0a c0       	rjmp	.+20     	; 0x26a32 <strtod+0x146>
   26a1e:	13 fd       	sbrc	r17, 3
   26a20:	40 c0       	rjmp	.+128    	; 0x26aa2 <strtod+0x1b6>
   26a22:	18 60       	ori	r17, 0x08	; 8
   26a24:	b1 2e       	mov	r11, r17
   26a26:	8f ef       	ldi	r24, 0xFF	; 255
   26a28:	e8 1a       	sub	r14, r24
   26a2a:	f8 0a       	sbc	r15, r24
   26a2c:	00 81       	ld	r16, Z
   26a2e:	1b 2d       	mov	r17, r11
   26a30:	c7 cf       	rjmp	.-114    	; 0x269c0 <strtod+0xd4>
   26a32:	80 2f       	mov	r24, r16
   26a34:	8f 7d       	andi	r24, 0xDF	; 223
   26a36:	85 34       	cpi	r24, 0x45	; 69
   26a38:	a1 f5       	brne	.+104    	; 0x26aa2 <strtod+0x1b6>
   26a3a:	80 81       	ld	r24, Z
   26a3c:	8d 32       	cpi	r24, 0x2D	; 45
   26a3e:	11 f4       	brne	.+4      	; 0x26a44 <strtod+0x158>
   26a40:	10 61       	ori	r17, 0x10	; 16
   26a42:	06 c0       	rjmp	.+12     	; 0x26a50 <strtod+0x164>
   26a44:	8b 32       	cpi	r24, 0x2B	; 43
   26a46:	21 f0       	breq	.+8      	; 0x26a50 <strtod+0x164>
   26a48:	31 96       	adiw	r30, 0x01	; 1
   26a4a:	61 e0       	ldi	r22, 0x01	; 1
   26a4c:	70 e0       	ldi	r23, 0x00	; 0
   26a4e:	04 c0       	rjmp	.+8      	; 0x26a58 <strtod+0x16c>
   26a50:	81 81       	ldd	r24, Z+1	; 0x01
   26a52:	32 96       	adiw	r30, 0x02	; 2
   26a54:	62 e0       	ldi	r22, 0x02	; 2
   26a56:	70 e0       	ldi	r23, 0x00	; 0
   26a58:	80 53       	subi	r24, 0x30	; 48
   26a5a:	8a 30       	cpi	r24, 0x0A	; 10
   26a5c:	18 f0       	brcs	.+6      	; 0x26a64 <strtod+0x178>
   26a5e:	e6 1b       	sub	r30, r22
   26a60:	f7 0b       	sbc	r31, r23
   26a62:	1f c0       	rjmp	.+62     	; 0x26aa2 <strtod+0x1b6>
   26a64:	60 e0       	ldi	r22, 0x00	; 0
   26a66:	70 e0       	ldi	r23, 0x00	; 0
   26a68:	60 38       	cpi	r22, 0x80	; 128
   26a6a:	9c e0       	ldi	r25, 0x0C	; 12
   26a6c:	79 07       	cpc	r23, r25
   26a6e:	5c f4       	brge	.+22     	; 0x26a86 <strtod+0x19a>
   26a70:	db 01       	movw	r26, r22
   26a72:	aa 0f       	add	r26, r26
   26a74:	bb 1f       	adc	r27, r27
   26a76:	aa 0f       	add	r26, r26
   26a78:	bb 1f       	adc	r27, r27
   26a7a:	6a 0f       	add	r22, r26
   26a7c:	7b 1f       	adc	r23, r27
   26a7e:	66 0f       	add	r22, r22
   26a80:	77 1f       	adc	r23, r23
   26a82:	68 0f       	add	r22, r24
   26a84:	71 1d       	adc	r23, r1
   26a86:	31 96       	adiw	r30, 0x01	; 1
   26a88:	df 01       	movw	r26, r30
   26a8a:	11 97       	sbiw	r26, 0x01	; 1
   26a8c:	8c 91       	ld	r24, X
   26a8e:	80 53       	subi	r24, 0x30	; 48
   26a90:	8a 30       	cpi	r24, 0x0A	; 10
   26a92:	50 f3       	brcs	.-44     	; 0x26a68 <strtod+0x17c>
   26a94:	14 ff       	sbrs	r17, 4
   26a96:	03 c0       	rjmp	.+6      	; 0x26a9e <strtod+0x1b2>
   26a98:	71 95       	neg	r23
   26a9a:	61 95       	neg	r22
   26a9c:	71 09       	sbc	r23, r1
   26a9e:	c6 0f       	add	r28, r22
   26aa0:	d7 1f       	adc	r29, r23
   26aa2:	11 ff       	sbrs	r17, 1
   26aa4:	08 c0       	rjmp	.+16     	; 0x26ab6 <strtod+0x1ca>
   26aa6:	c1 14       	cp	r12, r1
   26aa8:	d1 04       	cpc	r13, r1
   26aaa:	29 f0       	breq	.+10     	; 0x26ab6 <strtod+0x1ca>
   26aac:	cf 01       	movw	r24, r30
   26aae:	01 97       	sbiw	r24, 0x01	; 1
   26ab0:	f6 01       	movw	r30, r12
   26ab2:	80 83       	st	Z, r24
   26ab4:	91 83       	std	Z+1, r25	; 0x01
   26ab6:	ca 01       	movw	r24, r20
   26ab8:	b9 01       	movw	r22, r18
   26aba:	0f 94 e7 25 	call	0x24bce	; 0x24bce <__floatunsisf>
   26abe:	21 2f       	mov	r18, r17
   26ac0:	23 70       	andi	r18, 0x03	; 3
   26ac2:	23 30       	cpi	r18, 0x03	; 3
   26ac4:	19 f0       	breq	.+6      	; 0x26acc <strtod+0x1e0>
   26ac6:	4b 01       	movw	r8, r22
   26ac8:	5c 01       	movw	r10, r24
   26aca:	06 c0       	rjmp	.+12     	; 0x26ad8 <strtod+0x1ec>
   26acc:	4b 01       	movw	r8, r22
   26ace:	5c 01       	movw	r10, r24
   26ad0:	b7 fa       	bst	r11, 7
   26ad2:	b0 94       	com	r11
   26ad4:	b7 f8       	bld	r11, 7
   26ad6:	b0 94       	com	r11
   26ad8:	20 e0       	ldi	r18, 0x00	; 0
   26ada:	30 e0       	ldi	r19, 0x00	; 0
   26adc:	a9 01       	movw	r20, r18
   26ade:	c5 01       	movw	r24, r10
   26ae0:	b4 01       	movw	r22, r8
   26ae2:	0f 94 0d 25 	call	0x24a1a	; 0x24a1a <__cmpsf2>
   26ae6:	88 23       	and	r24, r24
   26ae8:	09 f4       	brne	.+2      	; 0x26aec <strtod+0x200>
   26aea:	3e c0       	rjmp	.+124    	; 0x26b68 <strtod+0x27c>
   26aec:	d7 ff       	sbrs	r29, 7
   26aee:	06 c0       	rjmp	.+12     	; 0x26afc <strtod+0x210>
   26af0:	d1 95       	neg	r29
   26af2:	c1 95       	neg	r28
   26af4:	d1 09       	sbc	r29, r1
   26af6:	03 e4       	ldi	r16, 0x43	; 67
   26af8:	14 e0       	ldi	r17, 0x04	; 4
   26afa:	02 c0       	rjmp	.+4      	; 0x26b00 <strtod+0x214>
   26afc:	0b e5       	ldi	r16, 0x5B	; 91
   26afe:	14 e0       	ldi	r17, 0x04	; 4
   26b00:	68 01       	movw	r12, r16
   26b02:	f8 e1       	ldi	r31, 0x18	; 24
   26b04:	cf 1a       	sub	r12, r31
   26b06:	d1 08       	sbc	r13, r1
   26b08:	90 e2       	ldi	r25, 0x20	; 32
   26b0a:	e9 2e       	mov	r14, r25
   26b0c:	f1 2c       	mov	r15, r1
   26b0e:	ce 15       	cp	r28, r14
   26b10:	df 05       	cpc	r29, r15
   26b12:	74 f0       	brlt	.+28     	; 0x26b30 <strtod+0x244>
   26b14:	f8 01       	movw	r30, r16
   26b16:	25 91       	lpm	r18, Z+
   26b18:	35 91       	lpm	r19, Z+
   26b1a:	45 91       	lpm	r20, Z+
   26b1c:	54 91       	lpm	r21, Z
   26b1e:	c5 01       	movw	r24, r10
   26b20:	b4 01       	movw	r22, r8
   26b22:	0f 94 69 27 	call	0x24ed2	; 0x24ed2 <__mulsf3>
   26b26:	4b 01       	movw	r8, r22
   26b28:	5c 01       	movw	r10, r24
   26b2a:	ce 19       	sub	r28, r14
   26b2c:	df 09       	sbc	r29, r15
   26b2e:	ef cf       	rjmp	.-34     	; 0x26b0e <strtod+0x222>
   26b30:	04 50       	subi	r16, 0x04	; 4
   26b32:	11 09       	sbc	r17, r1
   26b34:	f5 94       	asr	r15
   26b36:	e7 94       	ror	r14
   26b38:	0c 15       	cp	r16, r12
   26b3a:	1d 05       	cpc	r17, r13
   26b3c:	41 f7       	brne	.-48     	; 0x26b0e <strtod+0x222>
   26b3e:	8a 2d       	mov	r24, r10
   26b40:	88 0f       	add	r24, r24
   26b42:	8b 2d       	mov	r24, r11
   26b44:	88 1f       	adc	r24, r24
   26b46:	8f 3f       	cpi	r24, 0xFF	; 255
   26b48:	49 f0       	breq	.+18     	; 0x26b5c <strtod+0x270>
   26b4a:	20 e0       	ldi	r18, 0x00	; 0
   26b4c:	30 e0       	ldi	r19, 0x00	; 0
   26b4e:	a9 01       	movw	r20, r18
   26b50:	c5 01       	movw	r24, r10
   26b52:	b4 01       	movw	r22, r8
   26b54:	0f 94 0d 25 	call	0x24a1a	; 0x24a1a <__cmpsf2>
   26b58:	81 11       	cpse	r24, r1
   26b5a:	06 c0       	rjmp	.+12     	; 0x26b68 <strtod+0x27c>
   26b5c:	82 e2       	ldi	r24, 0x22	; 34
   26b5e:	90 e0       	ldi	r25, 0x00	; 0
   26b60:	80 93 bd 32 	sts	0x32BD, r24	; 0x8032bd <errno>
   26b64:	90 93 be 32 	sts	0x32BE, r25	; 0x8032be <errno+0x1>
   26b68:	c5 01       	movw	r24, r10
   26b6a:	b4 01       	movw	r22, r8
   26b6c:	09 c0       	rjmp	.+18     	; 0x26b80 <strtod+0x294>
   26b6e:	60 e0       	ldi	r22, 0x00	; 0
   26b70:	70 e0       	ldi	r23, 0x00	; 0
   26b72:	80 e8       	ldi	r24, 0x80	; 128
   26b74:	9f ef       	ldi	r25, 0xFF	; 255
   26b76:	04 c0       	rjmp	.+8      	; 0x26b80 <strtod+0x294>
   26b78:	60 e0       	ldi	r22, 0x00	; 0
   26b7a:	70 e0       	ldi	r23, 0x00	; 0
   26b7c:	80 ec       	ldi	r24, 0xC0	; 192
   26b7e:	9f e7       	ldi	r25, 0x7F	; 127
   26b80:	df 91       	pop	r29
   26b82:	cf 91       	pop	r28
   26b84:	1f 91       	pop	r17
   26b86:	0f 91       	pop	r16
   26b88:	ff 90       	pop	r15
   26b8a:	ef 90       	pop	r14
   26b8c:	df 90       	pop	r13
   26b8e:	cf 90       	pop	r12
   26b90:	bf 90       	pop	r11
   26b92:	af 90       	pop	r10
   26b94:	9f 90       	pop	r9
   26b96:	8f 90       	pop	r8
   26b98:	08 95       	ret

00026b9a <__ctype_isfalse>:
   26b9a:	99 27       	eor	r25, r25
   26b9c:	88 27       	eor	r24, r24

00026b9e <__ctype_istrue>:
   26b9e:	08 95       	ret

00026ba0 <_exit>:
   26ba0:	f8 94       	cli

00026ba2 <__stop_program>:
   26ba2:	ff cf       	rjmp	.-2      	; 0x26ba2 <__stop_program>

Disassembly of section .BOOT:

00026ba4 <nvm_common_spm>:
	/**
	 * For GCC:
	 * \param address uint32_t r22:r25
	 * \param nvm_cmd uint8_t  r20
	 */
	in r25, RAMPZ         ; Store RAMPZ. Highest address byte is ignored, so using that
   26ba4:	9b b7       	in	r25, 0x3b	; 59
	out RAMPZ, r24        ; Load R24 into RAMPZ
   26ba6:	8b bf       	out	0x3b, r24	; 59
	movw ZL, r22          ; Load R22:R23 into Z.
   26ba8:	fb 01       	movw	r30, r22
	lds r24, NVM_CMD      ; Store NVM command register (r24 is no longer needed)
   26baa:	80 91 ca 01 	lds	r24, 0x01CA	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	sts NVM_CMD, r20      ; Load prepared command into NVM Command register.
   26bae:	40 93 ca 01 	sts	0x01CA, r20	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	ldi r23, CCP_SPM_gc   ; Prepare Protect SPM signature (r23 is no longer needed)
   26bb2:	7d e9       	ldi	r23, 0x9D	; 157
	sts CCP, r23          ; Enable SPM operation (this disables interrupts for 4 cycles).
   26bb4:	70 93 34 00 	sts	0x0034, r23	; 0x800034 <__TEXT_REGION_LENGTH__+0x700034>
	spm                   ; Self-program.
   26bb8:	e8 95       	spm
	sts NVM_CMD, r24      ; Restore NVM command register
   26bba:	80 93 ca 01 	sts	0x01CA, r24	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	out RAMPZ, r25        ; Restore RAMPZ register.
   26bbe:	9b bf       	out	0x3b, r25	; 59
	spm                   ; Self-program.
	sts NVM_CMD, r18      ; Restore NVM command register
	out RAMPZ, r19        ; Restore RAMPZ register.
#endif

	ret
   26bc0:	08 95       	ret

00026bc2 <nvm_flash_load_word_to_buffer>:
	 * For GCC:
	 * \param word_addr uint32_t r22:r25
	 * \param data      uint16_t r20:r21
	 */
wait_nvm:
	lds r18, NVM_STATUS
   26bc2:	20 91 cf 01 	lds	r18, 0x01CF	; 0x8001cf <__TEXT_REGION_LENGTH__+0x7001cf>
	sbrc r18, NVM_NVMBUSY_bp
   26bc6:	27 fd       	sbrc	r18, 7
	rjmp wait_nvm
   26bc8:	fc cf       	rjmp	.-8      	; 0x26bc2 <nvm_flash_load_word_to_buffer>

	in r25, RAMPZ         ; Store RAMPZ. Highest address byte is ignored, so using that
   26bca:	9b b7       	in	r25, 0x3b	; 59
	out RAMPZ, r24        ; Load R24 into RAMPZ
   26bcc:	8b bf       	out	0x3b, r24	; 59
	movw ZL, r22          ; Load R22:R23 into Z.
   26bce:	fb 01       	movw	r30, r22

	lds r24, NVM_CMD      ; Store NVM command register (r24 is no longer needed)
   26bd0:	80 91 ca 01 	lds	r24, 0x01CA	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	ldi r18, NVM_CMD_LOAD_FLASH_BUFFER_gc
   26bd4:	23 e2       	ldi	r18, 0x23	; 35
	sts NVM_CMD, r18      ; Load prepared command into NVM Command register.
   26bd6:	20 93 ca 01 	sts	0x01CA, r18	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>

	movw r0, r20          ; Load R20:R21 into R0:R1
   26bda:	0a 01       	movw	r0, r20
	spm                   ; Self-program.
   26bdc:	e8 95       	spm

	clr r1                ; Clear R1 for GCC _zero_reg_ to function properly.
   26bde:	11 24       	eor	r1, r1
	sts NVM_CMD, r24      ; Restore NVM command register
   26be0:	80 93 ca 01 	sts	0x01CA, r24	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	out RAMPZ, r25        ; Restore RAMPZ register.
   26be4:	9b bf       	out	0x3b, r25	; 59

	sts NVM_CMD, r18      ; Restore NVM command register
	out RAMPZ, r19        ; Restore RAMPZ register.
#endif

	ret
   26be6:	08 95       	ret
