// Seed: 3343653782
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout id_4;
  inout id_3;
  output id_2;
  inout id_1;
  assign id_2 = 1 !== id_4;
endmodule
