# do /home/borg/.local/lib/python3.8/site-packages/vunit/sim_if/tcl_read_eval_loop.tcl
# vsim -modelsimini /home/borg/Desktop/elementos/Z01.1-Iodo/Projetos/D-LogicaSequencial/vunit_out/modelsim/modelsim.ini -wlf /home/borg/Desktop/elementos/Z01.1-Iodo/Projetos/D-LogicaSequencial/vunit_out/test_output/lib.tb_pc.all_a61c5d24baae050030845d57ee475a62677f4ed3/modelsim/vsim.wlf -quiet -t ps -onfinish stop lib.tb_pc(tb) -L vunit_lib -L lib -g/tb_pc/runner_cfg="active python runner : true,enabled_test_cases : ,output path : /home/borg/Desktop/elementos/Z01.1-Iodo/Projetos/D-LogicaSequencial/vunit_out/test_output/lib.tb_pc.all_a61c5d24baae050030845d57ee475a62677f4ed3/,tb path : /home/borg/Desktop/elementos/Z01.1-Iodo/Projetos/D-LogicaSequencial/testes/,use_color : true" 
# Start time: 23:36:23 on Apr 22,2021
# ** Warning: Design size of 23132 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# Break in Subprogram stop at /home/borg/.local/lib/python3.8/site-packages/vunit/vhdl/core/src/stop_body_2008p.vhd line 13
# Stopped at /home/borg/.local/lib/python3.8/site-packages/vunit/vhdl/core/src/stop_body_2008p.vhd line 13
# End time: 23:36:23 on Apr 22,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vsim -modelsimini /home/borg/Desktop/elementos/Z01.1-Iodo/Projetos/D-LogicaSequencial/vunit_out/modelsim/modelsim.ini -wlf /home/borg/Desktop/elementos/Z01.1-Iodo/Projetos/D-LogicaSequencial/vunit_out/test_output/lib.tb_register32.all_2e3a96aa79526561f70dc9e52f99b89ee984532e/modelsim/vsim.wlf -quiet -t ps -onfinish stop lib.tb_register32(tb) -L vunit_lib -L lib -g/tb_register32/runner_cfg="active python runner : true,enabled_test_cases : ,output path : /home/borg/Desktop/elementos/Z01.1-Iodo/Projetos/D-LogicaSequencial/vunit_out/test_output/lib.tb_register32.all_2e3a96aa79526561f70dc9e52f99b89ee984532e/,tb path : /home/borg/Desktop/elementos/Z01.1-Iodo/Projetos/D-LogicaSequencial/testes/,use_color : true" 
# Start time: 23:36:23 on Apr 22,2021
# ** Warning: Design size of 23459 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# Break in Subprogram stop at /home/borg/.local/lib/python3.8/site-packages/vunit/vhdl/core/src/stop_body_2008p.vhd line 13
# Stopped at /home/borg/.local/lib/python3.8/site-packages/vunit/vhdl/core/src/stop_body_2008p.vhd line 13
# End time: 23:36:23 on Apr 22,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vsim -modelsimini /home/borg/Desktop/elementos/Z01.1-Iodo/Projetos/D-LogicaSequencial/vunit_out/modelsim/modelsim.ini -wlf /home/borg/Desktop/elementos/Z01.1-Iodo/Projetos/D-LogicaSequencial/vunit_out/test_output/lib.tb_ram512.all_7750c31a00d306a2ab08f45a40c8c56ad0d5facb/modelsim/vsim.wlf -quiet -t ps -onfinish stop lib.tb_ram512(tb) -L vunit_lib -L lib -g/tb_ram512/runner_cfg="active python runner : true,enabled_test_cases : ,output path : /home/borg/Desktop/elementos/Z01.1-Iodo/Projetos/D-LogicaSequencial/vunit_out/test_output/lib.tb_ram512.all_7750c31a00d306a2ab08f45a40c8c56ad0d5facb/,tb path : /home/borg/Desktop/elementos/Z01.1-Iodo/Projetos/D-LogicaSequencial/testes/,use_color : true" 
# Start time: 23:36:23 on Apr 22,2021
# ** Warning: Design size of 519573 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Error: Falha em teste: 5
#    Time: 1200 ps  Iteration: 0  Process: /tb_ram512/main File: /home/borg/Desktop/elementos/Z01.1-Iodo/Projetos/D-LogicaSequencial/testes/tb_Ram512.vhd
# Break in Process main at /home/borg/Desktop/elementos/Z01.1-Iodo/Projetos/D-LogicaSequencial/testes/tb_Ram512.vhd line 72
# Stopped at /home/borg/Desktop/elementos/Z01.1-Iodo/Projetos/D-LogicaSequencial/testes/tb_Ram512.vhd line 72
# 
# Test Run Failed!
# 
# Stack trace result from 'tb' command
#  /home/borg/Desktop/elementos/Z01.1-Iodo/Projetos/D-LogicaSequencial/testes/tb_Ram512.vhd 72 return [address 0xf6d6dfc9] Process main
# 
# 
# Surrounding code from 'see' command
#   67 : 		assert(outOutput = "0000000000000000")  report "Falha em teste: 4" severity error;
#   68 : 
#   69 : 		-- Teste: 5
#   70 : 		inInput <= "0000110100000101"; inAddress <= "000000011"; inLoad <= '1'; 
#   71 : 		wait for 200 ps;
# ->72 : 		assert(outOutput = "0000110100000101")  report "Falha em teste: 5" severity error;
#   73 : 
#   74 : 		-- Teste: 6
#   75 : 		inInput <= "0000110100000101"; inAddress <= "000000011"; inLoad <= '1'; 
#   76 : 		wait for 200 ps;
# 
# End time: 23:36:24 on Apr 22,2021, Elapsed time: 0:00:01
# Errors: 1, Warnings: 1
