tst r0, #12 
mvnne r1, r0 
mvneq r1, r0 
bic r0, r2, r3 
sub r3, r0, r2, ror #7 
add r3, r1, r3, asr #10 
eor r1, r3, #14 
