

================================================================
== Vitis HLS Report for 'extract_Pipeline_VITIS_LOOP_113_1'
================================================================
* Date:           Sun Sep  4 20:23:19 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hud3.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z045-ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  3.180 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        9|        9|  29.700 ns|  29.700 ns|    9|    9|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_113_1  |        7|        7|         2|          1|          1|     7|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|      19|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|       -|       -|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|      45|    -|
|Register         |        -|    -|      25|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    0|      25|      64|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |     1090|  900|  437200|  218600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln113_fu_236_p2        |         +|   0|  0|  11|          11|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   1|           1|           1|
    |icmp_ln113_fu_230_p2       |      icmp|   0|  0|   5|          11|          11|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  19|          24|          15|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |InImg_data156_blk_n      |   9|          2|    1|          2|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_col_2   |   9|          2|   11|         22|
    |col_fu_74                |   9|          2|   11|         22|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   25|         50|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |col_2_reg_268            |  11|   0|   11|          0|
    |col_fu_74                |  11|   0|   11|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  25|   0|   25|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+-----------------------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+------------------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|  extract_Pipeline_VITIS_LOOP_113_1|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|  extract_Pipeline_VITIS_LOOP_113_1|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|  extract_Pipeline_VITIS_LOOP_113_1|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|  extract_Pipeline_VITIS_LOOP_113_1|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|  extract_Pipeline_VITIS_LOOP_113_1|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|  extract_Pipeline_VITIS_LOOP_113_1|  return value|
|InImg_data156_dout            |   in|   16|     ap_fifo|                      InImg_data156|       pointer|
|InImg_data156_num_data_valid  |   in|    3|     ap_fifo|                      InImg_data156|       pointer|
|InImg_data156_fifo_cap        |   in|    3|     ap_fifo|                      InImg_data156|       pointer|
|InImg_data156_empty_n         |   in|    1|     ap_fifo|                      InImg_data156|       pointer|
|InImg_data156_read            |  out|    1|     ap_fifo|                      InImg_data156|       pointer|
|trunc_ln                      |   in|   11|     ap_none|                           trunc_ln|        scalar|
|this_buff_0_address1          |  out|   11|   ap_memory|                        this_buff_0|         array|
|this_buff_0_ce1               |  out|    1|   ap_memory|                        this_buff_0|         array|
|this_buff_0_we1               |  out|    1|   ap_memory|                        this_buff_0|         array|
|this_buff_0_d1                |  out|   16|   ap_memory|                        this_buff_0|         array|
|this_buff_1_address1          |  out|   11|   ap_memory|                        this_buff_1|         array|
|this_buff_1_ce1               |  out|    1|   ap_memory|                        this_buff_1|         array|
|this_buff_1_we1               |  out|    1|   ap_memory|                        this_buff_1|         array|
|this_buff_1_d1                |  out|   16|   ap_memory|                        this_buff_1|         array|
|this_buff_2_address1          |  out|   11|   ap_memory|                        this_buff_2|         array|
|this_buff_2_ce1               |  out|    1|   ap_memory|                        this_buff_2|         array|
|this_buff_2_we1               |  out|    1|   ap_memory|                        this_buff_2|         array|
|this_buff_2_d1                |  out|   16|   ap_memory|                        this_buff_2|         array|
|this_buff_3_address1          |  out|   11|   ap_memory|                        this_buff_3|         array|
|this_buff_3_ce1               |  out|    1|   ap_memory|                        this_buff_3|         array|
|this_buff_3_we1               |  out|    1|   ap_memory|                        this_buff_3|         array|
|this_buff_3_d1                |  out|   16|   ap_memory|                        this_buff_3|         array|
|this_buff_4_address1          |  out|   11|   ap_memory|                        this_buff_4|         array|
|this_buff_4_ce1               |  out|    1|   ap_memory|                        this_buff_4|         array|
|this_buff_4_we1               |  out|    1|   ap_memory|                        this_buff_4|         array|
|this_buff_4_d1                |  out|   16|   ap_memory|                        this_buff_4|         array|
|this_buff_5_address1          |  out|   11|   ap_memory|                        this_buff_5|         array|
|this_buff_5_ce1               |  out|    1|   ap_memory|                        this_buff_5|         array|
|this_buff_5_we1               |  out|    1|   ap_memory|                        this_buff_5|         array|
|this_buff_5_d1                |  out|   16|   ap_memory|                        this_buff_5|         array|
|this_buff_6_address1          |  out|   11|   ap_memory|                        this_buff_6|         array|
|this_buff_6_ce1               |  out|    1|   ap_memory|                        this_buff_6|         array|
|this_buff_6_we1               |  out|    1|   ap_memory|                        this_buff_6|         array|
|this_buff_6_d1                |  out|   16|   ap_memory|                        this_buff_6|         array|
|indvars_iv82                  |   in|    3|     ap_none|                       indvars_iv82|        scalar|
+------------------------------+-----+-----+------------+-----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.18>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%col = alloca i32 1"   --->   Operation 5 'alloca' 'col' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %this_buff_6, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 6 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %this_buff_5, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %this_buff_4, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %this_buff_3, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %this_buff_2, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %this_buff_1, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %this_buff_0, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %InImg_data156, void @empty_16, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvars_iv82_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %indvars_iv82" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:95]   --->   Operation 14 'read' 'indvars_iv82_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %trunc_ln" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:95]   --->   Operation 15 'read' 'trunc_ln_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.29ns)   --->   "%store_ln0 = store i11 0, i11 %col"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%col_2 = load i11 %col" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:113]   --->   Operation 18 'load' 'col_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.88ns)   --->   "%icmp_ln113 = icmp_eq  i11 %col_2, i11 %trunc_ln_read" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:113]   --->   Operation 19 'icmp' 'icmp_ln113' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (1.48ns)   --->   "%add_ln113 = add i11 %col_2, i11 1" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:113]   --->   Operation 20 'add' 'add_ln113' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln113 = br i1 %icmp_ln113, void %for.inc.split, void %for.inc11.loopexit.exitStub" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:113]   --->   Operation 21 'br' 'br_ln113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.50ns)   --->   "%switch_ln119 = switch i3 %indvars_iv82_read, void %arrayidx712.0.0.04.case.6, i3 0, void %arrayidx712.0.0.04.case.0, i3 1, void %arrayidx712.0.0.04.case.1, i3 2, void %arrayidx712.0.0.04.case.2, i3 3, void %arrayidx712.0.0.04.case.3, i3 4, void %arrayidx712.0.0.04.case.4, i3 5, void %arrayidx712.0.0.04.case.5" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:119]   --->   Operation 22 'switch' 'switch_ln119' <Predicate = (!icmp_ln113)> <Delay = 0.50>
ST_1 : Operation 23 [1/1] (1.29ns)   --->   "%store_ln113 = store i11 %add_ln113, i11 %col" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:113]   --->   Operation 23 'store' 'store_ln113' <Predicate = (!icmp_ln113)> <Delay = 1.29>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln113 = br void %for.inc" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:113]   --->   Operation 24 'br' 'br_ln113' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 51 'ret' 'ret_ln0' <Predicate = (icmp_ln113)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.58>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln113 = zext i11 %col_2" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:113]   --->   Operation 25 'zext' 'zext_ln113' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specpipeline_ln115 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_18" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:115]   --->   Operation 26 'specpipeline' 'specpipeline_ln115' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%speclooptripcount_ln116 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 7, i64 7, i64 7" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:116]   --->   Operation 27 'speclooptripcount' 'speclooptripcount_ln116' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specloopname_ln113 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:113]   --->   Operation 28 'specloopname' 'specloopname_ln113' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.20ns)   --->   "%tmp_V = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %InImg_data156" [/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 29 'read' 'tmp_V' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%this_buff_0_addr = getelementptr i16 %this_buff_0, i64 0, i64 %zext_ln113" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:119]   --->   Operation 30 'getelementptr' 'this_buff_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%this_buff_1_addr = getelementptr i16 %this_buff_1, i64 0, i64 %zext_ln113" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:119]   --->   Operation 31 'getelementptr' 'this_buff_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%this_buff_2_addr = getelementptr i16 %this_buff_2, i64 0, i64 %zext_ln113" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:119]   --->   Operation 32 'getelementptr' 'this_buff_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%this_buff_3_addr = getelementptr i16 %this_buff_3, i64 0, i64 %zext_ln113" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:119]   --->   Operation 33 'getelementptr' 'this_buff_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%this_buff_4_addr = getelementptr i16 %this_buff_4, i64 0, i64 %zext_ln113" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:119]   --->   Operation 34 'getelementptr' 'this_buff_4_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%this_buff_5_addr = getelementptr i16 %this_buff_5, i64 0, i64 %zext_ln113" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:119]   --->   Operation 35 'getelementptr' 'this_buff_5_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%this_buff_6_addr = getelementptr i16 %this_buff_6, i64 0, i64 %zext_ln113" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:119]   --->   Operation 36 'getelementptr' 'this_buff_6_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.38ns)   --->   "%store_ln119 = store i16 %tmp_V, i11 %this_buff_5_addr" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:119]   --->   Operation 37 'store' 'store_ln119' <Predicate = (indvars_iv82_read == 5)> <Delay = 1.38> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 2> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1924> <RAM>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln119 = br void %arrayidx712.0.0.04.exit" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:119]   --->   Operation 38 'br' 'br_ln119' <Predicate = (indvars_iv82_read == 5)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.38ns)   --->   "%store_ln119 = store i16 %tmp_V, i11 %this_buff_4_addr" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:119]   --->   Operation 39 'store' 'store_ln119' <Predicate = (indvars_iv82_read == 4)> <Delay = 1.38> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 2> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1924> <RAM>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln119 = br void %arrayidx712.0.0.04.exit" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:119]   --->   Operation 40 'br' 'br_ln119' <Predicate = (indvars_iv82_read == 4)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.38ns)   --->   "%store_ln119 = store i16 %tmp_V, i11 %this_buff_3_addr" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:119]   --->   Operation 41 'store' 'store_ln119' <Predicate = (indvars_iv82_read == 3)> <Delay = 1.38> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 2> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1924> <RAM>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln119 = br void %arrayidx712.0.0.04.exit" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:119]   --->   Operation 42 'br' 'br_ln119' <Predicate = (indvars_iv82_read == 3)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.38ns)   --->   "%store_ln119 = store i16 %tmp_V, i11 %this_buff_2_addr" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:119]   --->   Operation 43 'store' 'store_ln119' <Predicate = (indvars_iv82_read == 2)> <Delay = 1.38> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 2> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1924> <RAM>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln119 = br void %arrayidx712.0.0.04.exit" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:119]   --->   Operation 44 'br' 'br_ln119' <Predicate = (indvars_iv82_read == 2)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (1.38ns)   --->   "%store_ln119 = store i16 %tmp_V, i11 %this_buff_1_addr" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:119]   --->   Operation 45 'store' 'store_ln119' <Predicate = (indvars_iv82_read == 1)> <Delay = 1.38> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 2> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1924> <RAM>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln119 = br void %arrayidx712.0.0.04.exit" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:119]   --->   Operation 46 'br' 'br_ln119' <Predicate = (indvars_iv82_read == 1)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (1.38ns)   --->   "%store_ln119 = store i16 %tmp_V, i11 %this_buff_0_addr" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:119]   --->   Operation 47 'store' 'store_ln119' <Predicate = (indvars_iv82_read == 0)> <Delay = 1.38> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 2> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1924> <RAM>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln119 = br void %arrayidx712.0.0.04.exit" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:119]   --->   Operation 48 'br' 'br_ln119' <Predicate = (indvars_iv82_read == 0)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.38ns)   --->   "%store_ln119 = store i16 %tmp_V, i11 %this_buff_6_addr" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:119]   --->   Operation 49 'store' 'store_ln119' <Predicate = (indvars_iv82_read == 7) | (indvars_iv82_read == 6)> <Delay = 1.38> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 2> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1924> <RAM>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln119 = br void %arrayidx712.0.0.04.exit" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:119]   --->   Operation 50 'br' 'br_ln119' <Predicate = (indvars_iv82_read == 7) | (indvars_iv82_read == 6)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ trunc_ln]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ InImg_data156]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ this_buff_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ this_buff_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ this_buff_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ this_buff_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ this_buff_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ this_buff_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ this_buff_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ indvars_iv82]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
col                     (alloca           ) [ 010]
specmemcore_ln0         (specmemcore      ) [ 000]
specmemcore_ln0         (specmemcore      ) [ 000]
specmemcore_ln0         (specmemcore      ) [ 000]
specmemcore_ln0         (specmemcore      ) [ 000]
specmemcore_ln0         (specmemcore      ) [ 000]
specmemcore_ln0         (specmemcore      ) [ 000]
specmemcore_ln0         (specmemcore      ) [ 000]
specinterface_ln0       (specinterface    ) [ 000]
indvars_iv82_read       (read             ) [ 011]
trunc_ln_read           (read             ) [ 000]
store_ln0               (store            ) [ 000]
br_ln0                  (br               ) [ 000]
col_2                   (load             ) [ 011]
icmp_ln113              (icmp             ) [ 010]
add_ln113               (add              ) [ 000]
br_ln113                (br               ) [ 000]
switch_ln119            (switch           ) [ 000]
store_ln113             (store            ) [ 000]
br_ln113                (br               ) [ 000]
zext_ln113              (zext             ) [ 000]
specpipeline_ln115      (specpipeline     ) [ 000]
speclooptripcount_ln116 (speclooptripcount) [ 000]
specloopname_ln113      (specloopname     ) [ 000]
tmp_V                   (read             ) [ 000]
this_buff_0_addr        (getelementptr    ) [ 000]
this_buff_1_addr        (getelementptr    ) [ 000]
this_buff_2_addr        (getelementptr    ) [ 000]
this_buff_3_addr        (getelementptr    ) [ 000]
this_buff_4_addr        (getelementptr    ) [ 000]
this_buff_5_addr        (getelementptr    ) [ 000]
this_buff_6_addr        (getelementptr    ) [ 000]
store_ln119             (store            ) [ 000]
br_ln119                (br               ) [ 000]
store_ln119             (store            ) [ 000]
br_ln119                (br               ) [ 000]
store_ln119             (store            ) [ 000]
br_ln119                (br               ) [ 000]
store_ln119             (store            ) [ 000]
br_ln119                (br               ) [ 000]
store_ln119             (store            ) [ 000]
br_ln119                (br               ) [ 000]
store_ln119             (store            ) [ 000]
br_ln119                (br               ) [ 000]
store_ln119             (store            ) [ 000]
br_ln119                (br               ) [ 000]
ret_ln0                 (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="trunc_ln">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="InImg_data156">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="InImg_data156"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="this_buff_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_buff_0"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="this_buff_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_buff_1"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="this_buff_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_buff_2"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="this_buff_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_buff_3"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="this_buff_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_buff_4"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="this_buff_5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_buff_5"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="this_buff_6">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_buff_6"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="indvars_iv82">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="indvars_iv82"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i11"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="col_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="indvars_iv82_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="3" slack="0"/>
<pin id="80" dir="0" index="1" bw="3" slack="0"/>
<pin id="81" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="indvars_iv82_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="trunc_ln_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="11" slack="0"/>
<pin id="86" dir="0" index="1" bw="11" slack="0"/>
<pin id="87" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="tmp_V_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="16" slack="0"/>
<pin id="92" dir="0" index="1" bw="16" slack="0"/>
<pin id="93" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="this_buff_0_addr_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="16" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="11" slack="0"/>
<pin id="100" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_buff_0_addr/2 "/>
</bind>
</comp>

<comp id="103" class="1004" name="this_buff_1_addr_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="16" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="11" slack="0"/>
<pin id="107" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_buff_1_addr/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="this_buff_2_addr_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="16" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="11" slack="0"/>
<pin id="114" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_buff_2_addr/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="this_buff_3_addr_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="16" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="11" slack="0"/>
<pin id="121" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_buff_3_addr/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="this_buff_4_addr_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="16" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="11" slack="0"/>
<pin id="128" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_buff_4_addr/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="this_buff_5_addr_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="16" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="11" slack="0"/>
<pin id="135" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_buff_5_addr/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="this_buff_6_addr_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="16" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="11" slack="0"/>
<pin id="142" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_buff_6_addr/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="store_ln119_access_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="11" slack="2147483647"/>
<pin id="147" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="148" dir="0" index="2" bw="0" slack="0"/>
<pin id="150" dir="0" index="4" bw="11" slack="0"/>
<pin id="151" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="152" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="149" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="153" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln119/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="store_ln119_access_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="11" slack="2147483647"/>
<pin id="158" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="159" dir="0" index="2" bw="0" slack="0"/>
<pin id="161" dir="0" index="4" bw="11" slack="0"/>
<pin id="162" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="163" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="164" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln119/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="store_ln119_access_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="11" slack="2147483647"/>
<pin id="169" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="170" dir="0" index="2" bw="0" slack="0"/>
<pin id="172" dir="0" index="4" bw="11" slack="0"/>
<pin id="173" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="174" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="171" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="175" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln119/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="store_ln119_access_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="11" slack="2147483647"/>
<pin id="180" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="181" dir="0" index="2" bw="0" slack="0"/>
<pin id="183" dir="0" index="4" bw="11" slack="0"/>
<pin id="184" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="185" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="182" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="186" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln119/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="store_ln119_access_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="11" slack="2147483647"/>
<pin id="191" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="192" dir="0" index="2" bw="0" slack="0"/>
<pin id="194" dir="0" index="4" bw="11" slack="0"/>
<pin id="195" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="196" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="197" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln119/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="store_ln119_access_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="11" slack="2147483647"/>
<pin id="202" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="203" dir="0" index="2" bw="0" slack="0"/>
<pin id="205" dir="0" index="4" bw="11" slack="0"/>
<pin id="206" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="207" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="208" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln119/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="store_ln119_access_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="11" slack="2147483647"/>
<pin id="213" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="214" dir="0" index="2" bw="0" slack="0"/>
<pin id="216" dir="0" index="4" bw="11" slack="0"/>
<pin id="217" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="218" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="215" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="219" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln119/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="store_ln0_store_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="0" index="1" bw="11" slack="0"/>
<pin id="225" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="col_2_load_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="11" slack="0"/>
<pin id="229" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_2/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="icmp_ln113_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="11" slack="0"/>
<pin id="232" dir="0" index="1" bw="11" slack="0"/>
<pin id="233" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln113/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="add_ln113_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="11" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln113/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="store_ln113_store_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="11" slack="0"/>
<pin id="244" dir="0" index="1" bw="11" slack="0"/>
<pin id="245" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln113/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="zext_ln113_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="11" slack="1"/>
<pin id="249" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln113/2 "/>
</bind>
</comp>

<comp id="257" class="1005" name="col_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="11" slack="0"/>
<pin id="259" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="col "/>
</bind>
</comp>

<comp id="264" class="1005" name="indvars_iv82_read_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="3" slack="1"/>
<pin id="266" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="indvars_iv82_read "/>
</bind>
</comp>

<comp id="268" class="1005" name="col_2_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="11" slack="1"/>
<pin id="270" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="col_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="20" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="82"><net_src comp="40" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="18" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="42" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="0" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="70" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="2" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="101"><net_src comp="4" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="72" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="6" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="72" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="115"><net_src comp="8" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="72" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="10" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="72" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="129"><net_src comp="12" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="72" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="136"><net_src comp="14" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="72" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="143"><net_src comp="16" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="72" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="154"><net_src comp="90" pin="2"/><net_sink comp="145" pin=4"/></net>

<net id="155"><net_src comp="131" pin="3"/><net_sink comp="145" pin=2"/></net>

<net id="165"><net_src comp="90" pin="2"/><net_sink comp="156" pin=4"/></net>

<net id="166"><net_src comp="124" pin="3"/><net_sink comp="156" pin=2"/></net>

<net id="176"><net_src comp="90" pin="2"/><net_sink comp="167" pin=4"/></net>

<net id="177"><net_src comp="117" pin="3"/><net_sink comp="167" pin=2"/></net>

<net id="187"><net_src comp="90" pin="2"/><net_sink comp="178" pin=4"/></net>

<net id="188"><net_src comp="110" pin="3"/><net_sink comp="178" pin=2"/></net>

<net id="198"><net_src comp="90" pin="2"/><net_sink comp="189" pin=4"/></net>

<net id="199"><net_src comp="103" pin="3"/><net_sink comp="189" pin=2"/></net>

<net id="209"><net_src comp="90" pin="2"/><net_sink comp="200" pin=4"/></net>

<net id="210"><net_src comp="96" pin="3"/><net_sink comp="200" pin=2"/></net>

<net id="220"><net_src comp="90" pin="2"/><net_sink comp="211" pin=4"/></net>

<net id="221"><net_src comp="138" pin="3"/><net_sink comp="211" pin=2"/></net>

<net id="226"><net_src comp="44" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="234"><net_src comp="227" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="84" pin="2"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="227" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="46" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="236" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="250"><net_src comp="247" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="252"><net_src comp="247" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="253"><net_src comp="247" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="254"><net_src comp="247" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="255"><net_src comp="247" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="256"><net_src comp="247" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="260"><net_src comp="74" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="262"><net_src comp="257" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="263"><net_src comp="257" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="267"><net_src comp="78" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="227" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="247" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: InImg_data156 | {}
	Port: this_buff_0 | {2 }
	Port: this_buff_1 | {2 }
	Port: this_buff_2 | {2 }
	Port: this_buff_3 | {2 }
	Port: this_buff_4 | {2 }
	Port: this_buff_5 | {2 }
	Port: this_buff_6 | {2 }
 - Input state : 
	Port: extract_Pipeline_VITIS_LOOP_113_1 : trunc_ln | {1 }
	Port: extract_Pipeline_VITIS_LOOP_113_1 : InImg_data156 | {2 }
	Port: extract_Pipeline_VITIS_LOOP_113_1 : this_buff_0 | {}
	Port: extract_Pipeline_VITIS_LOOP_113_1 : this_buff_1 | {}
	Port: extract_Pipeline_VITIS_LOOP_113_1 : this_buff_2 | {}
	Port: extract_Pipeline_VITIS_LOOP_113_1 : this_buff_3 | {}
	Port: extract_Pipeline_VITIS_LOOP_113_1 : this_buff_4 | {}
	Port: extract_Pipeline_VITIS_LOOP_113_1 : this_buff_5 | {}
	Port: extract_Pipeline_VITIS_LOOP_113_1 : this_buff_6 | {}
	Port: extract_Pipeline_VITIS_LOOP_113_1 : indvars_iv82 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		col_2 : 1
		icmp_ln113 : 2
		add_ln113 : 2
		br_ln113 : 3
		store_ln113 : 3
	State 2
		this_buff_0_addr : 1
		this_buff_1_addr : 1
		this_buff_2_addr : 1
		this_buff_3_addr : 1
		this_buff_4_addr : 1
		this_buff_5_addr : 1
		this_buff_6_addr : 1
		store_ln119 : 2
		store_ln119 : 2
		store_ln119 : 2
		store_ln119 : 2
		store_ln119 : 2
		store_ln119 : 2
		store_ln119 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|    add   |       add_ln113_fu_236       |    0    |    11   |
|----------|------------------------------|---------|---------|
|   icmp   |       icmp_ln113_fu_230      |    0    |    5    |
|----------|------------------------------|---------|---------|
|          | indvars_iv82_read_read_fu_78 |    0    |    0    |
|   read   |   trunc_ln_read_read_fu_84   |    0    |    0    |
|          |       tmp_V_read_fu_90       |    0    |    0    |
|----------|------------------------------|---------|---------|
|   zext   |       zext_ln113_fu_247      |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |    16   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|      col_2_reg_268      |   11   |
|       col_reg_257       |   11   |
|indvars_iv82_read_reg_264|    3   |
+-------------------------+--------+
|          Total          |   25   |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   16   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   25   |    -   |
+-----------+--------+--------+
|   Total   |   25   |   16   |
+-----------+--------+--------+
