
5. Printing statistics.

=== cavlc_fsm ===

   Number of wires:                 66
   Number of wire bits:            260
   Number of public wires:          14
   Number of public wire bits:      41
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 55
     $adffe                         13
     $eq                            69
     $gt                            64
     $logic_and                      2
     $logic_not                      8
     $logic_or                       1
     $lt                             5
     $mux                           76
     $ne                            15
     $pmux                          13
     $reduce_and                    13
     $reduce_bool                   16
     $sub                          100

=== cavlc_len_gen ===

   Number of wires:                  8
   Number of wire bits:             33
   Number of public wires:           6
   Number of public wire bits:      31
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $pmux                           5
     $reduce_or                      5

=== cavlc_read_levels ===

   Number of wires:                280
   Number of wire bits:           1669
   Number of public wires:          39
   Number of public wire bits:     251
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                268
     $add                          163
     $adffe                        169
     $and                           32
     $eq                           102
     $gt                            82
     $le                            32
     $logic_and                     16
     $logic_not                     39
     $logic_or                       2
     $lt                            64
     $mux                          754
     $ne                           196
     $neg                           41
     $pmux                         135
     $reduce_and                    79
     $reduce_bool                    7
     $shl                           41
     $shr                            6
     $sub                          134

=== cavlc_read_run_befores ===

   Number of wires:                286
   Number of wire bits:           1571
   Number of public wires:          46
   Number of public wire bits:     338
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                261
     $add                           32
     $adffe                        148
     $eq                           546
     $ge                           480
     $gt                            64
     $logic_and                      4
     $logic_not                     11
     $mux                         1016
     $ne                           111
     $pmux                          21
     $reduce_and                    48
     $reduce_bool                   11
     $reduce_or                     14
     $sub                           68

=== cavlc_read_total_coeffs ===

   Number of wires:                557
   Number of wire bits:           1592
   Number of public wires:          32
   Number of public wire bits:     160
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                549
     $add                            5
     $adffe                         61
     $eq                           395
     $logic_and                      2
     $logic_not                     34
     $logic_or                       1
     $mux                         1257
     $not                            4
     $or                             1
     $pmux                          49
     $reduce_and                    19
     $reduce_or                     68

=== cavlc_read_total_zeros ===

   Number of wires:                222
   Number of wire bits:            715
   Number of public wires:          16
   Number of public wire bits:      61
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                217
     $eq                            86
     $logic_and                      8
     $logic_not                     10
     $mux                          614
     $pmux                          43

=== cavlc_top ===

   Number of wires:                 54
   Number of wire bits:            378
   Number of public wires:          54
   Number of public wire bits:     378
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6

=== design hierarchy ===

   cavlc_top                         1
     cavlc_fsm                       0
     cavlc_len_gen                   0
     cavlc_read_levels               0
     cavlc_read_run_befores          0
     cavlc_read_total_coeffs         0
     cavlc_read_total_zeros          0

   Number of wires:                 54
   Number of wire bits:            378
   Number of public wires:          54
   Number of public wire bits:     378
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6

