{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version " "Info: Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 06 14:54:05 2010 " "Info: Processing started: Fri Aug 06 14:54:05 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Rabbit_2_FPGA_2_DDS_FIFO -c Rabbit_2_FPGA_2_DDS_FIFO --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Rabbit_2_FPGA_2_DDS_FIFO -c Rabbit_2_FPGA_2_DDS_FIFO --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Rabbit_2_FPGA_2_DDS_FIFO.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Rabbit_2_FPGA_2_DDS_FIFO.v" { { "Info" "ISGN_ENTITY_NAME" "1 Rabbit_2_FPGA_2_DDS_FIFO " "Info: Found entity 1: Rabbit_2_FPGA_2_DDS_FIFO" {  } { { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "Rabbit_2_FPGA_2_DDS_FIFO " "Info: Elaborating entity \"Rabbit_2_FPGA_2_DDS_FIFO\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DR_HOLD~reg0 data_in GND " "Warning: Reduced register \"DR_HOLD~reg0\" with stuck data_in port to stuck value GND" {  } { { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 22 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "OSK~reg0 data_in GND " "Warning: Reduced register \"OSK~reg0\" with stuck data_in port to stuck value GND" {  } { { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 20 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "CSB~reg0 data_in GND " "Warning: Reduced register \"CSB~reg0\" with stuck data_in port to stuck value GND" {  } { { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 21 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../libraries/megafunctions/lpm_mux.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../libraries/megafunctions/lpm_mux.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux " "Info: Found entity 1: lpm_mux" {  } { { "lpm_mux.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/lpm_mux.tdf" 74 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"lpm_mux:Mux0\"" {  } { { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 411 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_etc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_etc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_etc " "Info: Found entity 1: mux_etc" {  } { { "db/mux_etc.tdf" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/db/mux_etc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 3 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "201 " "Info: Allocated 201 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 06 14:54:15 2010 " "Info: Processing ended: Fri Aug 06 14:54:15 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Info: Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
