cocci_test_suite() {
	struct drm_display_mode *cocci_id/* drivers/gpu/drm/nouveau/dispnv04/tvmodesnv17.c 548 */;
	struct nv04_crtc_reg *cocci_id/* drivers/gpu/drm/nouveau/dispnv04/tvmodesnv17.c 547 */;
	int cocci_id/* drivers/gpu/drm/nouveau/dispnv04/tvmodesnv17.c 546 */;
	struct nv17_tv_encoder *cocci_id/* drivers/gpu/drm/nouveau/dispnv04/tvmodesnv17.c 545 */;
	struct drm_device *cocci_id/* drivers/gpu/drm/nouveau/dispnv04/tvmodesnv17.c 544 */;
	struct drm_encoder *cocci_id/* drivers/gpu/drm/nouveau/dispnv04/tvmodesnv17.c 542 */;
	void cocci_id/* drivers/gpu/drm/nouveau/dispnv04/tvmodesnv17.c 542 */;
	struct nv17_tv_norm_params cocci_id/* drivers/gpu/drm/nouveau/dispnv04/tvmodesnv17.c 51 */[NUM_TV_NORMS];
	struct nv17_tv_norm_params *cocci_id/* drivers/gpu/drm/nouveau/dispnv04/tvmodesnv17.c 476 */;
	const struct drm_display_mode cocci_id/* drivers/gpu/drm/nouveau/dispnv04/tvmodesnv17.c 440 */[];
	struct nv17_tv_state *cocci_id/* drivers/gpu/drm/nouveau/dispnv04/tvmodesnv17.c 407 */;
	uint32_t cocci_id/* drivers/gpu/drm/nouveau/dispnv04/tvmodesnv17.c 372 */[];
	uint32_t cocci_id/* drivers/gpu/drm/nouveau/dispnv04/tvmodesnv17.c 369 */[4][7];
	uint32_t cocci_id/* drivers/gpu/drm/nouveau/dispnv04/tvmodesnv17.c 368 */;
	const char *const cocci_id/* drivers/gpu/drm/nouveau/dispnv04/tvmodesnv17.c 34 */[NUM_TV_NORMS];
	struct filter_params {
		int64_t k1;
		int64_t ki;
		int64_t ki2;
		int64_t ki3;
		int64_t kr;
		int64_t kir;
		int64_t ki2r;
		int64_t ki3r;
		int64_t kf;
		int64_t kif;
		int64_t ki2f;
		int64_t ki3f;
		int64_t krf;
		int64_t kirf;
		int64_t ki2rf;
		int64_t ki3rf;
	} cocci_id/* drivers/gpu/drm/nouveau/dispnv04/tvmodesnv17.c 256 */[2][4];
}
