# ARCH Compiler — Status & Roadmap

> Last updated: 2026-04-03
> Compiler version: 0.40.0 (built-in SysDomain, default seq, one-line seq, bus construct, VerilogEval simplifications)

---

## Implemented

### CLI

| Command | Status |
|---------|--------|
| `arch check <file.arch>` | ✅ Parse + type-check; exits 0 on success |
| `arch build <file.arch> [-o out.sv]` | ✅ Emits deterministic SystemVerilog; **SV codegen fixes**: (1) signed cast emits `$signed(x)` instead of `logic signed [N-1:0]'(x)` for Verilator compatibility; (2) `>>` on SInt operands emits `>>>` (arithmetic shift right); (3) `.zext<N>()` emits `N'($unsigned(x))` to prevent context-dependent width expansion |
| `arch build a.arch b.arch` | ✅ Multi-file: concatenates + cross-resolves; one `.sv` per input (or single combined file with `-o`) |
| `arch sim <file.arch> --tb <tb.cpp>` | ✅ Generates Verilator-compatible C++ models (`VName.h` + `VName.cpp` + `verilated.h`), compiles with `g++`, and runs; supports `module`, `counter`, `fsm`, `linklist`, `ram`; `fifo`/`arbiter`/`regfile` pending |
| `arch sim ... --check-uninit` | ✅ Detects reads of uninitialized `reset none` registers; shadow valid bits propagate through `pipe_reg` chains; warn-once per signal to stderr |
| `arch sim ... --cdc-random` | ✅ Randomizes synchronizer chain propagation latency via LFSR; `cdc_skip_pct` (0–100, default 25) is a public member on each C++ model, controllable from testbench at runtime |
| `arch sim ... --wave out.vcd` | ✅ VCD waveform output; auto-traces all ports and registers of the top-level module/construct; also works with standalone counter, fsm, etc.; opens in GTKWave/Surfer; testbenches can also call `trace_open("file.vcd")` / `trace_dump(time)` / `trace_close()` explicitly |
| `arch sim` pipeline support | ✅ Generates C++ models for `pipeline` constructs; stage-prefixed registers, valid propagation, reverse-order evaluation (NBA semantics), let bindings, flush directives |
| `arch sim` **sim codegen fixes** | ✅ (1) `.sext<N>()` now correctly replicates the MSB into all upper bits instead of being treated identically to `.zext<N>()` (plain C++ cast); (2) `infer_expr_width` for `expr[Hi:Lo]` bit-slice now returns `Hi-Lo+1`, fixing incorrect source widths for subsequent sign extension; (3) `param` constants now emitted as `#define` in generated C++ headers for both `module` and `fsm` models; (4) `reg` init values with hex/bin/sized literals now correctly emitted in both constructor initializer and reset block (previously only `Dec` literals were handled, all others defaulted to 0); (5) comb-block intermediate signals (assigned in comb, used in inst connections) now declared as class member fields; (6) `eval_comb()` for modules with sub-instances now re-evaluates the full inst chain (input→eval_comb→output) so combinational feedback loops settle correctly when called from parent modules; (7) 2-pass settle loop in `eval()` for inst chains to handle valid/ready handshake loops across inst boundaries; (8) **derived clock eval ordering fix**: edge detection moved from `eval()` into `eval_posedge()` — derived clocks from sub-instances (clock dividers, clock gates) are now settled before edges are detected; internal clock wires from `seq on` blocks get proper edge trackers; sub-instance `eval_posedge()` self-detects clock edges so they work correctly when called from parent hierarchy |

---

### Language Constructs

| Construct | Status | Notes |
|-----------|--------|-------|
| `domain` | ✅ | Emitted as SV comments; **`SysDomain` is built-in** — no explicit `domain SysDomain end domain SysDomain` declaration needed; can be overridden by user |
| `struct` | ✅ | `typedef struct packed` |
| `enum` | ✅ | `typedef enum logic`; auto width ⌈log₂(N)⌉ |
| `module` | ✅ | Params, ports, reg/comb/let/wire/inst body; `seq on` clocked blocks with per-reg reset; **`default seq on clk rising\|falling;`** sets module-level default clock — enables multi-line `seq ... end seq` without explicit clock; **register syntax**: `reg x: UInt<8> [init VALUE] [reset SIGNAL=VALUE [sync\|async high\|low]];` — `init` (optional) sets SV declaration initializer, `reset SIGNAL=VALUE` (optional) sets async/sync reset with explicit reset value (value is **required** after `=`); `reset none` for no reset; `reg default:` applies defaults; compiler auto-generates reset guards; mixed reset/no-reset partitioning; **`let` two forms**: `let x: T = expr;` declares a new combinational wire (type required); `let x = expr;` (no type) assigns to an already-declared output port or wire — replaces the former `comb x = expr;` one-liner; `wire name: T;` declares a combinational net driven by `let x = expr;` or inside a `comb ... end comb` block (type checker enforces: only `wire` and output ports are valid comb targets; assigning a `reg` in `comb` is a compile error); **`comb` one-liner removed**: `comb x = expr;` is no longer valid — use `let x = expr;` instead; `comb ... end comb` block form still required for conditional assignments; **for loops**: `for VAR in START..END ... end for` in both `comb` and `seq` blocks — emits SV `for (int VAR = START; VAR <= END; VAR++)`; **indexed comb targets**: `port[i] = expr` in `comb` blocks is correctly detected as driving the port for driven-port and multiple-driver checks; **comb same-block reassignment**: multiple assignments to the same signal within a single `comb` block are allowed (default + override in if/elsif/else branches — standard latch-free combinational pattern) |
| `latch` block | ✅ | `latch on ENABLE ... end latch` — level-sensitive storage; enable signal must be `Bool` or `Clock`; body uses `<=` assignments to `reg` targets; emits SV `always_latch begin if (enable) ... end` |
| `fsm` | ✅ | State enum, `always_ff` state reg, `always_comb` next-state + output; **transition syntax**: `-> TargetState [when <expr>];` inside state bodies — omit `when` for unconditional; **`default ... end default` block**: contains `comb ... end comb` and/or `seq ... end seq` sub-blocks that provide default assignments emitted before the state `case` statement (so you don't repeat assignments in every state — states only override what differs); **datapath extension**: `reg` declarations and `let` bindings at FSM scope, `seq on clk rising ... end seq` blocks inside state bodies — compiler emits separate `always_ff` (state + datapath regs with reset + per-state seq) and `always_comb` (transitions + outputs); sim codegen supports FSM regs with `_n_` shadow variables and proper Bool width tracking; **implicit hold**: states default to staying in current state (`state_next = state_r`), so catch-all `-> Self when true` is not needed — but every state must have at least one transition (dead-end states are a compile error) |
| `fifo` | ✅ | Sync (extra-bit pointers) + async (gray-code CDC, auto-detected) |
| `ram` | ✅ | `single`/`simple_dual`/`true_dual`/`rom`; `latency 0`/`1`/`2`; all write modes; `init: zero\|none\|file("path",hex\|bin)\|value\|[...]`; ROM: read-only, init required, no write signals; **SV codegen**: inline array → `initial begin mem[i] = val; ... end`, file → `$readmemh`/`$readmemb`; **sim codegen**: inline array → constructor initializer list, file → `fopen`/`fgets`/`strtoull`/`fclose` in constructor |
| `counter` | ✅ | `wrap`/`saturate`/`gray`/`one_hot`/`johnson` modes; `up`/`down`/`up_down`; `at_max`/`at_min` outputs |
| `arbiter` | ✅ | `round_robin`/`priority`/`lru`/`weighted`; `ports[N]` arrays; `grant_valid`/`grant_requester`; **custom policy via `hook`**: `policy: FnName;` + `hook grant_select(req_mask, last_grant, ...extra) -> UInt<N> = FnName(...);` — extra args bind to user-declared ports/params; function emitted inside arbiter module |
| `synchronizer` | ✅ | CDC synchronizer; `kind ff\|gray\|handshake\|reset\|pulse` (default `ff`): `ff` = N-stage FF chain (1-bit signals), `gray` = gray-code encode→FF chain→decode (multi-bit counters/pointers), `handshake` = req/ack toggle protocol (arbitrary multi-bit data), `reset` = async-assert / sync-deassert through N-stage FF chain (Bool only, reset deassertion synchronization), `pulse` = level-toggle in src domain → FF chain → edge-detect in dst domain to regenerate single-cycle pulse (Bool only, events/interrupts/triggers); `param STAGES` (default 2); requires 2 `Clock<Domain>` ports from different domains; supports `Bool` and `UInt<N>` data; async/sync reset; compile error on same-domain clocks; **multi-bit `kind ff` warning**: warns when `kind ff` used with `UInt<N>` where N>1, suggests `kind gray` or `kind handshake`; `kind reset` and `kind pulse` error if data is not `Bool`; SV codegen emits strategy-specific logic; sim codegen generates C++ models for all 5 kinds |
| `clkgate` | ✅ | First-class ICG (Integrated Clock Gating) cell; `kind latch` (default, ASIC: latch-based `always_latch`) or `kind and` (FPGA: simple AND gate); ports: `clk_in: in Clock<D>`, `enable: in Bool`, optional `test_en: in Bool`, `clk_out: out Clock<D>`; type checker enforces matching clock domains; SV + sim codegen |
| `.as_clock<D>()` | ✅ | Type cast: `Bool` or `UInt<1>` → `Clock<Domain>`; identity in SV (1-bit logic used as clock); enables clock dividers and custom clock generation in `module` without requiring a first-class construct |
| `regfile` | ✅ | Multi-read-port / multi-write-port; `forward write_before_read`; `init [i] = v` |
| `bus` | ✅ | Reusable port bundles with `initiator`/`target` perspectives; parameterized; signals have explicit `in`/`out` from initiator's perspective, `target` flips all directions; late flattening at codegen: `axi.aw_valid` → `axi_aw_valid` in SV; inst connections via `axi.signal <- wire` (initiator) and `axi.signal -> wire` (target); per-signal driven-port check in type checker (each bus signal treated as an individual port for drive coverage); sim codegen emits flattened C++ struct fields (`uint32_t axi_aw_valid`) and auto-traces all bus signals in VCD waveform output; clean Verilator lint |
| `package` / `use` | ✅ | `package PkgName ... end package PkgName` groups enums, structs, functions, params; `use PkgName;` imports all names; emits SV `package`/`endpackage` + `import PkgName::*;` before module; file resolution: `PkgName.arch` in same directory; cycle detection; each file parsed once |
| `assert` / `cover` | ❌ | Lexed but skipped at parse time |
| `pipeline` | ✅ | Stages with reg/comb/let/inst body; per-stage `stall when`; `flush` directives; explicit forwarding mux via comb if/else; `valid_r` per-stage signal; cross-stage refs (`Stage.signal`); `inst` inside stages with auto-declared output wires |
| `function` | ✅ | Pure combinational; `return expr;`; `let` bindings as temporaries; **overloading** (same name, different arg types — mangled as `Name_8`, `Name_16`, etc.); emitted as SV `function automatic` inside each module that uses it |
| `log` | ✅ | Simulation logging: `log(Level, "TAG", "fmt %0d", arg)` in `seq` and `comb` blocks; levels `Always`/`Low`/`Medium`/`High`/`Full`/`Debug`; per-module `_arch_verbosity` integer; runtime control via `+arch_verbosity=N`; emits `$display` with `[%0t][LEVEL][TAG]` prefix; **file logging**: `log file("path") (Level, ...)` — auto `$fopen`/`$fclose` in `initial`/`final` |
| `generate for/if` | ✅ | Pre-resolve elaboration pass expands blocks when condition/bounds are compile-time constants; param-dependent `generate for` and `generate if` fall through to SV codegen as `generate for`/`if` blocks; port + inst items |
| `ram` (multi-var store) | ⚠️ | Single store variable only; compiler-managed address layout not implemented |
| `cam` | ❌ | Not implemented |
| `crossbar` | ❌ | Not implemented |
| `scoreboard` | ❌ | Not implemented |
| `reorder_buf` | ❌ | Not implemented |
| `pqueue` | ❌ | Not implemented |
| `linklist` | ✅ | `singly`/`doubly`/`circular_singly`/`circular_doubly`; per-op FSM controllers; `insert_head`/`insert_tail`/`insert_after`/`delete_head`/`delete`/`next`/`prev`/`alloc`/`free`/`read_data`/`write_data`; doubly: `_prev_mem` updated on all insert ops; `arch sim` C++ model verified against Verilator output |
| `pipe_reg` | ✅ | `pipe_reg name: source stages N;` — N-stage flip-flop delay chain; type inferred from source signal; clock/reset from `reg default`; output is read-only; works with ports, `let` bindings, reg outputs; SV emits chained `always_ff`; sim codegen uses `_n_` temporaries for correct non-blocking semantics |
| `template` | ✅ | User-defined interface contracts; `module Name implements Template` — compiler validates required params, ports, and hooks; templates emit no SV; multi-file cross-reference supported |
| `thread` | ❌ | Planned — multi-cycle sequential block with `wait until`/`wait N cycle`/`fork`-`join`/`for`; compiler lowers to synthesizable FSM; named threads for multiple independent FSMs per module; `thread once` for one-shot sequences; `generate for/if` support; `resource`/`lock` for shared bus arbitration (compiler generates arbiter + mux + stall logic); spec: `doc/thread_spec_section.md` |
| `bus` (TLM methods) | ❌ | Planned — `methods ... end methods` block inside `bus` for TLM `blocking`, `pipelined`, `out_of_order`, `burst` concurrency modes; `implement BusName.method rtl` with `wait until`/`wait N cycle`/`fork`-`join`/`for` lowers to synthesizable FSMs; all four modes synthesizable when bounds declared (`max_outstanding`, `id_width`, `max_burst_len`); spec: `doc/bus_spec_section.md` §19.2.2 |

---

### Type System

| Feature | Status | Notes |
|---------|--------|-------|
| `UInt<N>`, `SInt<N>` | ✅ | |
| `Bool`, `Bit` | ✅ | `Bool` and `UInt<1>` are treated as identical types throughout — freely assignable to each other, bitwise ops on 1-bit operands return `Bool` |
| `Clock<Domain>` | ✅ | Domain tracked for CDC detection |
| `Reset<Sync\|Async, High\|Low>` | ✅ | Optional polarity (defaults High); Async → `posedge rst` sensitivity |
| `Vec<T, N>` | ✅ | Emits as SV unpacked array `logic [W-1:0] name [0:N-1]`; init/reset uses `'{default: val}`; **multi-dimensional**: nested `Vec<Vec<T,N>,M>` supported — emits `logic [W-1:0] name [0:M-1][0:N-1]` with nested `'{default: '{default: val}}` reset; arbitrary nesting depth; multi-level indexing `arr[i][j]` |
| Named types (struct/enum refs) | ✅ | |
| `Token<T, id_width>` | ❌ | TLM only |
| `Future<T>` | ❌ | TLM only |
| `$clog2(expr)` in type args | ✅ | Parsed as expression, emitted as SV `$clog2(...)`, evaluated at compile time for const-folding |
| Clock domain mismatch (CDC errors) | ✅ | Compile error when a register driven in one domain is read in another domain's `seq` block **or** when a `comb` block reads a register from one domain and its output is consumed by a `seq` block in a different domain; message directs user to `synchronizer` or async `fifo` |
| Width mismatch at assignment | ✅ | Errors for any RHS wider than LHS in both `always` and `comb` blocks; arithmetic widening (`+1`) flagged with explicit hint to use `.trunc<N>()` |
| Implicit truncation prevention | ✅ | `r <= r + 1` is a compile error; write `r <= (r + 1).trunc<N>()` explicitly. `.trunc<N>()` emits SV size cast `N'(expr)`. `expr[hi:lo]` bit-slice emits `expr[hi:lo]` for field extraction (e.g. `instr[11:7]`). Sim codegen applies bitmask `& ((1<<N)-1)` for sub-word types (e.g. `UInt<2>` in `uint8_t`). |

---

### Expressions & Operators

| Feature | Status |
|---------|--------|
| Literals (dec, hex, bin, sized) | ✅ |
| `true` / `false` | ✅ |
| Arithmetic `+ - * / %` | ✅ |
| Comparison `== != < > <= >=` | ✅ |
| Logical `and` / `or` / `not` | ✅ |
| Bitwise `& \| ^ ~ << >>` | ✅ |
| Reduction `&x \|x ^x` | ✅ Unary prefix on `UInt<N>`/`SInt<N>`; result is `Bool`; emits SV `&expr`, `\|expr`, `^expr` |
| Field access `.field` | ✅ |
| Array index `[i]` | ✅ |
| `.trunc<N>()` / `.zext<N>()` / `.sext<N>()` / `expr[hi:lo]` bit-slice / `.reverse(N)` | ✅ | `.reverse(N)` reverses in N-bit chunks; emits SV `{<<N{expr}}`; type checker enforces width divisible by N |
| `signed(expr)` / `unsigned(expr)` | ✅ | Same-width reinterpret cast: `signed(UInt<8>)` → `SInt<8>`, `unsigned(SInt<8>)` → `UInt<8>`; emits `$signed()`/`$unsigned()` in SV; eliminates `.sext<N>()` when entering signed arithmetic chains |
| `as` cast | ✅ | Width-checked: source and target must have same total bit width; emits SV `Type'(expr)`; struct-to-struct casts supported for same-width packed structs |
| Struct literals | ✅ |
| Enum variants `E::Variant` | ✅ |
| `todo!` | ✅ |
| `?:` ternary | ✅ Right-associative; any expression context; chains naturally for priority muxes |
| Expression-level `match` | ✅ As `CombAssign` RHS → `case` block; as inline expression → nested ternary chain |
| `$clog2(x)` | ✅ |
| Function calls `Name(args)` | ✅ Resolved at call site; overload-resolved by argument types |
| `inside` set membership | ✅ `expr inside {val1, val2, lo..hi}` — returns `Bool`; emits SV `inside` operator; supports individual values and inclusive ranges |

---

### Statements

| Feature | Status |
|---------|--------|
| `comb` block | ✅ `comb ... end comb` block for conditional assignments; one-liner `comb y = expr;` removed — use `let y = expr;` instead |
| `reg` assignment `<=` | ✅ |
| `if / elsif / else` | ✅ `elsif` keyword for chained conditionals (not `else if`); resolves ambiguity in brace-free syntax |
| `unique if` / `unique match` | ✅ `unique if cond ...` and `unique match expr ...` assert mutual exclusivity to the synthesis tool; emits SV `unique if (...)` and `unique case (...)`; enables parallel mux optimization |
| `match` (reg and comb blocks) | ✅ |
| Wildcard `_` → `default:` | ✅ |
| `let` bindings | ✅ Two forms: `let x: T = expr;` declares a new combinational wire (type required); `let x = expr;` (no type) assigns to an already-declared output port or wire — replaces the former `comb x = expr;` one-liner |
| `wire` declarations | ✅ `wire x: T;` — combinational net with explicit type, no initializer; must be driven in a `comb` block with `=`; SV codegen emits `logic [N-1:0] x;` driven in `assign`/`always_comb`; sim codegen emits private member assigned in `eval_comb()`; type checker enforces only `wire` and output ports are valid `comb` targets (`reg` in `comb` is a compile error) |
| `port reg` declarations | ✅ `port reg name: out T [init V] [reset R=V];` — output port that is also a register; assigned with `<=` in `seq` blocks; eliminates `reg r` + `comb out = r;` boilerplate; inherits from `reg default:` if present; `in` direction is a compile error; SV codegen emits `output logic` driven in `always_ff`; sim codegen uses private shadow register with commit-to-port |
| `log(Level, "TAG", "fmt", args...)` | ✅ In `seq` and `comb` blocks; runtime verbosity via `+arch_verbosity=N`; **file logging**: `log file("path") (Level, "TAG", "fmt", args...)` writes to file via `$fwrite`/`fprintf`; auto `$fopen` in `initial`/constructor, `$fclose` in `final`/destructor |
| `reg default: init 0 reset rst;` | ✅ Sets default `init`/`reset` for all regs in scope; individual regs may override either field |
| `{a, b, c}` bit concatenation | ✅ MSB-first; emits SV `{a, b, c}`; sim codegen shift-OR with 128-bit support |
| `{N{expr}}` bit replication | ✅ Emits SV `{N{expr}}`; nestable inside concat `{{8{sign}}, data}`; sim codegen `_arch_repeat` helper |
| `for i in {list}` value-list iteration | ✅ `for i in {10, 20, 30} ... end for` — compile-time unrolled; each value gets its own block; works in `comb` and `seq` blocks |
| `assert` / `cover` | ❌ |

---

### Type Checking

| Check | Status |
|-------|--------|
| PascalCase (types), snake_case (signals), UPPER_SNAKE (params) | ⚪ Recommended, not compiler-enforced |
| `in`, `out`, `state` as contextual keywords | ✅ | Can be used as port/signal names; only act as keywords in their specific grammar positions |
| Duplicate definitions | ✅ |
| Undefined name references | ✅ |
| Output ports must be driven | ✅ |
| Single driver per signal | ✅ |
| `todo!` site warning | ✅ |
| Binary op result widths (IEEE 1800-2012 §11.6) | ✅ |
| Width mismatch at assignment | ✅ Any RHS wider than LHS errors in both `always` and `comb` blocks; arithmetic widening hint included |
| Clock domain crossing errors | ✅ | seq→seq and comb→seq crossings detected; extends across `inst` boundaries (compiler traces clock port connections to map child domains to parent domains) |
| Exhaustive match arm checking | ✅ Enum matches must cover all variants or include a wildcard `_`; missing variants named in error |
| Hierarchical instance references forbidden | ✅ `inst_name.port_name` in expressions is a compile error; must use `port -> wire_name` in the inst block instead |
| Unconnected inst ports | ✅ Missing input port in an `inst` block → compile error; missing output port → warning. Clock/Reset ports are exempt (may be wired implicitly via domain). |
| Const param evaluation (complex exprs) | ✅ Derived params (default expr references other params) preserve expressions in SV output; non-derived params evaluate to literals |

---

### Tests

- **VerilogEval benchmark**: 154/154 problems passing (combinational, sequential, latches, counters, shift registers, LFSRs, edge detectors, BCD counters, rotators, muxes, vector ops, cellular automata, branch predictors, dual-edge FF, FSMs — Moore, Mealy, one-hot, serial protocol, PS/2, lemmings, timers, arbiters, reservoir controllers); 18 of 21 FSM problems now use the first-class `fsm` construct (3 remain as `module`: Prob137/Prob146 serial receivers, Prob155 lemmings4 — complex datapath interactions); 2 dataset bugs skipped (Prob099: test/ref port mismatch, Prob118: ref Verilator incompatibility); **98.7% coverage** of the 156-problem NVIDIA/HDLBits spec-to-RTL dataset; covers Prob001–Prob156 from the NVIDIA/HDLBits spec-to-RTL dataset; each solution is an `.arch` file compiled to SV and verified against golden reference via Verilator
- 52 integration tests (snapshot + error-case), including `let` binding, `generate for`, `generate if`, mixed reset/no-reset partitioning, reset consistency validation, pipeline (simple, CPU 4-stage, instantiation, stage inst, bit-range trunc), `$clog2` in type args, function overloading, width mismatch errors, exhaustive match checking, linklist (basic singly + doubly), ROM (`kind: rom` with inline hex array)
- 9 Verilator simulations: Counter, TrafficLight FSM, TxQueue sync FIFO, AsyncBridge async FIFO, SimpleMem RAM, WrapCounter, BusArbiter (round-robin), IntRegs (regfile + forwarding), CpuPipe 4-stage pipeline (reset, flow, stall, flush, forwarding), BufMgr (16K×128b, 256 queues, 19 tests — multi-file split SV verified)
- 13 `arch sim` native C++ simulations verified: WrapCounter (`counter`), TrafficLight (`fsm`), Top+Counter (`module` with sub-instance), AesCipherTop (AES-128 full cipher with sub-instance + wide signals + functions), AesKeyExpand128 (key expansion with sub-instance timing), e203_exu_alu_dpath (26 tests), e203_exu_alu_bjp (25 tests — first clock-free module in test suite), linklist_basic (singly FIFO; arch sim output identical to Verilator), linklist_doubly (doubly list with next/prev/insert_after; arch sim output identical to Verilator), buf_mgr_sm (16×32b shared buffer manager; 4 queues; 17 tests), buf_mgr (16K×128b shared buffer manager; 256 queues; 2-bank free-list with prefetch; 19 tests), RomLut (ROM inline hex array; 5 tests), RomLutFile (ROM `init: file(...)` hex; 9 tests — verifies `$readmemh` / `fopen` file-load path)
- **BufMgr benchmark** (shared-memory buffer manager): 16K entries × 128-bit data pool, 256 dynamically-sharing queues, simultaneous enqueue + dequeue every cycle; all RAMs `sync_out` (2-cycle read latency); 2-bank free-list interleaving with 4-entry prefetch FIFO to sustain 1 alloc/cycle; 3-stage enqueue/dequeue pipelines with tail/head bypass forwarding; small variant (`buf_mgr_sm`, 16×32b, 4 queues, 17 tests) and full variant (`buf_mgr`, 16K×128b, 256 queues, 19 tests); exercises `ram` sim codegen with `module` hierarchical instantiation
- `arch sim` supports **multi-clock domain** modules: each `Clock<Domain>` port gets independent `_rising_X` edge detection; `eval_posedge()` guards each `seq` block on its specific clock's rising edge; auto-generates `tick()` method from domain `freq_mhz` declarations (computes half-periods via GCD for correct clock ratio); single-clock modules unchanged; verified with 200MHz/50MHz dual-clock testbench (MultiClockSync, 80 ticks, 4:1 ratio, 0 errors)
- `arch sim` supports purely combinational modules (no `Clock<>` port): generated `eval()` skips `_rising` edge detection — testbenches call `eval()` directly without toggling a clock signal
- AES-128 cipher benchmark (NIST FIPS-197 test vectors verified via `arch sim`): AesSbox + Xtime as pure combinational functions; AesCipherTop + AesKeyExpand128 using inline function calls replacing 32 `inst` blocks; wide `UInt<128>` ports via `VlWide<4>`; correct hierarchical posedge simultaneity (all `always_ff` blocks across parent + sub-instance fire atomically)
- **E203 HBirdv2 benchmark suite** (39 modules — full RISC-V SoC with peripherals + clock gating):
  - **Core pipeline** (21 modules):
  - `e203_exu_regfile`: 2R1W register file using `regfile` construct; 5 sim tests
  - `e203_exu_wbck`: Priority write-back arbiter; 6 sim tests
  - `e203_ifu_litebpu`: Static branch prediction unit; 11 sim tests
  - `e203_exu_alu_dpath`: Shared ALU datapath; 26 sim tests
  - `e203_exu_alu_bjp`: Branch/jump unit; purely combinational; 25 sim tests
  - `e203_exu_alu`: ALU top-level (AluDpath + BjpUnit); 20 sim tests
  - `e203_exu_decode`: RV32IM instruction decoder; 30 sim tests + 22 Verilator tests
  - `e203_exu_muldiv`: Iterative multiply/divide (`module` + `fsm` variants); 24 sim tests + 12 Verilator tests
  - `e203_exu_commit`: Execution commit unit; 38 sim tests + 20 Verilator tests
  - `e203_ifu_ifetch`: Instruction fetch FSM; 23 sim tests + 10 Verilator tests
  - `e203_lsu_ctrl`: Load-store unit; 34 sim tests + 16 Verilator tests
  - `e203_clint_timer`: CLINT timer; 18 sim tests + 8 Verilator tests
  - `e203_exu_disp`: Execution dispatch; 28 sim tests
  - `e203_exu_oitf`: Outstanding Instruction Track FIFO; 6 sim tests
  - `e203_exu_agu`: Address generation unit; rs1+imm address, byte-enable, store alignment, load sign-extension; 20 sim tests
  - `e203_exu_csr`: CSR register file; mstatus/mie/mtvec/mepc/mcause/mtval/mip/mscratch/mcycle/minstret; trap entry/exit; 14 sim tests
  - `e203_exu_longpwbck`: Long-pipe writeback collector; LSU > MulDiv priority; 16 sim tests
  - `e203_ifu_litedec`: Instruction length detector + quick decode; 16/32-bit detection, JAL/branch immediate extraction; 24 sim tests
  - `e203_exu_top`: Execution unit top-level; 6-level deep `inst` hierarchy; 12 sim tests
  - `e203_core_top`: Core top-level (IFU + EXU + LSU + BIU + ITCM + DTCM + CLINT); 11 sim tests
  - **Bus fabric** (3 modules):
  - `e203_icb_arbt`: 2-master ICB round-robin arbiter; 15 sim tests
  - `e203_icb2apb`: ICB-to-APB bridge; FSM IDLE→SETUP→ACCESS; 20 sim tests
  - `e203_sram_ctrl`: SRAM controller with `ram SramBank` instance; 8 sim tests
  - **Peripheral subsystem** (7 modules):
  - `e203_ppi`: Private peripheral interface; ICB→APB 4-slave address decode; 12 sim tests
  - `e203_fio`: Fast I/O port; 16-register ICB slave; 7 sim tests
  - `e203_gpio`: GPIO peripheral; 32-bit I/O, rise/fall edge interrupt, W1C pending; 8 sim tests
  - `e203_uart`: UART peripheral; shift-register TX/RX, configurable baud divider; 12 sim tests
  - `e203_spi`: SPI master; configurable CPOL/CPHA, clock divider; 13 sim tests
  - `e203_irq_ctrl`: Interrupt controller; MEI/MSI/MTI priority per RISC-V spec; 11 sim tests
  - `e203_debug_module`: Debug module (RISC-V Debug Spec 0.13); dmcontrol/dmstatus/data0/command; 16 sim tests
  - **Clock infrastructure** (2 modules):
  - `e203_clkgate`: Latch-based ICG cell using `clkgate` construct
  - `e203_clk_ctrl`: Clock controller — 4 ICG instances (IFU/EXU/LSU/BIU gating)
  - **SoC top-level integration** (1 module):
  - `e203_soc_top`: Full SoC — CoreTop + ICB arbiter + SRAM + PPI (GPIO + UART + SPI) + FIO + IrqCtrl + DebugModule; 37 .arch files, 39 SV modules; `wire` bus interconnect; latched peripheral select registers for response mux; Verilator lint clean; 11 arch sim tests + 11 Verilator tests (VCD waveform verified)

---

### Tooling

| Tool | Status |
|------|--------|
| VSCode syntax extension | ✅ TextMate grammar (`editors/vscode/`); install: symlink to `~/.vscode/extensions/arch-hdl`; covers all keywords, types, operators, numeric literals, comments |
| Vim syntax | ✅ `editors/vim/syntax/arch.vim` |
| ARCH MCP server | ✅ Tools: `get_construct_syntax(construct)` — syntax template + reserved keywords; `write_and_check(path, content)` — write + type-check in one call; `arch_build_and_lint(files, top_module)` — build SV + Verilator lint in one call; server instructions guide AI workflow: fetch syntax → write_and_check → build_and_lint |

---

## Remaining Features

### Correctness Gaps (no new constructs needed)

| # | Feature | Effort |
|---|---------|--------|
| ~~1~~ | ~~**Width mismatch at assignment**~~ | **DONE** — any width delta errors in `seq` and `comb` |
| ~~2~~ | ~~**Exhaustive `match` checking**~~ | **DONE** — missing variants named in error; wildcard `_` suppresses |
| ~~3~~ | ~~**CDC error detection**~~ | **DONE** — cross-domain register read → compile error (seq→seq and comb→seq paths); `synchronizer` and async `fifo` are the legal CDC crossing mechanisms |
| ~~4~~ | ~~**Const param evaluation at instantiation**~~ | **DONE** — derived params preserve expressions in SV; `UInt<WIDTH*2>` works when parent param overridden |
| 5 | **Function type-parametric overloads** — type parameters on functions (e.g. `function Foo<T>(a: T) -> T`) | High |

### Missing Constructs (in spec order)

| # | Construct | Complexity | What it generates |
|---|-----------|------------|-------------------|
| ~~1~~ | ~~**`$clog2(expr)` in type args**~~ | ~~Low~~ | **DONE** |
| ~~2~~ | ~~**`generate for/if`**~~ | ~~Medium~~ | **DONE** — elaboration pass expands before resolve |
| ~~3~~ | ~~**`pipeline`**~~ | ~~High~~ | **DONE** — valid/stall propagation, flush masks, explicit forwarding mux, `valid_r` gating, cross-stage refs, inst inside stages |
| ~~4~~ | ~~**`function`**~~ | ~~Medium~~ | **DONE** — pure combinational, `return`, `let` bindings, overloading by argument type; emits `function automatic` in SV |
| 5 | **`assert` / `cover`** | Low | `assert property` / `cover property` in SV |
| 6 | **`ram` multi-var store** | Medium | Compiler-managed address layout across multiple logical variables |
| 7 | **`cam`** | High | Content-addressable memory with match/miss logic |
| 8 | **`crossbar`** | High | N×M switch fabric with arbitration |
| 9 | **`scoreboard`** | High | Issue/complete tracking, hazard detection |
| 10 | **`reorder_buf`** | High | Out-of-order completion, in-order retirement |
| 11 | **`pqueue`** | High | Priority queue with enqueue/dequeue |
| ~~12~~ | ~~**`linklist`**~~ | ~~High~~ | **DONE** — singly/doubly/circular variants; all standard ops; prev-pointer maintenance; arch sim C++ model |

### Planned Language Features

| # | Feature | Description |
|---|---------|-------------|
| 1 | **`multicycle` reg annotation** | `reg result: UInt<32> multicycle 3 reset rst=0;` — declares that the combinational path feeding this register has a multi-cycle timing budget. No extra flops are inserted (unlike `pipe_reg`); the register remains a single flop. Saves area and power for slow-settling paths (multipliers, dividers, complex ALU ops). **Sim** (`--check-uninit`): compiler auto-detects all input signals feeding the reg (via expression tree walk), inserts hidden valid tracking with change detection and latency counter — reads before the counter expires return poison/X. **Synthesis**: emits SDC constraints (`set_multicycle_path N -to result`). **Formal**: optional `assert property` to verify the multicycle assumption holds. |

### CLI & Backend

| # | Feature | Notes |
|---|---------|-------|
| ~~1~~ | ~~**Multi-file compilation**~~ | **DONE** — `arch build a.arch b.arch` concatenates and cross-resolves; `arch build a.arch b.arch` without `-o` emits one `.sv` per input |
| ~~2~~ | ~~**`arch sim`**~~ | **DONE** — `arch sim Foo.arch --tb Foo_tb.cpp`; generates Verilator-compatible C++ models for `module`, `counter`, `fsm`; compiles with `g++`; runs binary; verified with counter, FSM, and top-level module testbenches |
| 3 | **`arch formal`** | Emit SMT-LIB2 for bounded model checking |
| 4 | **`bus` TLM methods** | `methods ... end methods` inside `bus`; `implement BusName.method rtl` with `wait until`/`fork`-`join` → synthesizable FSM; all four modes (`blocking`/`pipelined`/`out_of_order`/`burst`) synthesizable with declared bounds; spec in `doc/bus_spec_section.md` §19.2.2 |
| 5 | **Waveform output** | FST/VCD compatible with GTKWave/Surfer |
