Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date              : Mon Jul 20 18:31:05 2015
| Host              : HP running 64-bit major release  (build 9200)
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design            : design_1_wrapper
| Device            : 7z020-clg484
| Speed File        : -1  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.163        0.000                      0                32069        0.033        0.000                      0                32069        4.020        0.000                       0                 11915  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.163        0.000                      0                32069        0.033        0.000                      0                32069        4.020        0.000                       0                 11915  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (required time - arrival time)
  Source:                 design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/tmp59_reg_2898_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/tmp48_reg_2928_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.617ns  (logic 4.754ns (49.432%)  route 4.863ns (50.568%))
  Logic Levels:           15  (CARRY4=9 LUT3=3 LUT4=3)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 12.718 - 10.000 ) 
    Source Clock Delay      (SCD):    3.075ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11915, routed)       1.781     3.075    design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/s00_axi_aclk
    SLICE_X92Y89                                                      r  design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/tmp59_reg_2898_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y89         FDRE (Prop_fdre_C_Q)         0.518     3.593 r  design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/tmp59_reg_2898_reg[3]/Q
                         net (fo=2, routed)           0.999     4.592    design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/tmp59_reg_2898[3]
    SLICE_X89Y84         LUT3 (Prop_lut3_I0_O)        0.149     4.741 r  design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/tmp48_reg_2928[15]_i_41/O
                         net (fo=2, routed)           0.817     5.558    design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/n_0_tmp48_reg_2928[15]_i_41
    SLICE_X89Y85         LUT4 (Prop_lut4_I3_O)        0.332     5.890 r  design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/tmp48_reg_2928[15]_i_45/O
                         net (fo=1, routed)           0.000     5.890    design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/n_0_tmp48_reg_2928[15]_i_45
    SLICE_X89Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.422 r  design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/tmp48_reg_2928_reg[15]_i_37/CO[3]
                         net (fo=1, routed)           0.000     6.422    design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/n_0_tmp48_reg_2928_reg[15]_i_37
    SLICE_X89Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.536 r  design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/tmp48_reg_2928_reg[19]_i_37/CO[3]
                         net (fo=1, routed)           0.000     6.536    design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/n_0_tmp48_reg_2928_reg[19]_i_37
    SLICE_X89Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.775 r  design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/tmp48_reg_2928_reg[23]_i_37/O[2]
                         net (fo=2, routed)           1.090     7.865    design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/n_5_tmp48_reg_2928_reg[23]_i_37
    SLICE_X90Y78         LUT3 (Prop_lut3_I2_O)        0.331     8.196 r  design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/tmp48_reg_2928[19]_i_29/O
                         net (fo=2, routed)           0.674     8.870    design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/n_0_tmp48_reg_2928[19]_i_29
    SLICE_X90Y78         LUT4 (Prop_lut4_I3_O)        0.331     9.201 r  design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/tmp48_reg_2928[19]_i_33/O
                         net (fo=1, routed)           0.000     9.201    design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/n_0_tmp48_reg_2928[19]_i_33
    SLICE_X90Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.577 r  design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/tmp48_reg_2928_reg[19]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.577    design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/n_0_tmp48_reg_2928_reg[19]_i_12
    SLICE_X90Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.694 r  design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/tmp48_reg_2928_reg[23]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.694    design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/n_0_tmp48_reg_2928_reg[23]_i_12
    SLICE_X90Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.811 r  design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/tmp48_reg_2928_reg[27]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.811    design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/n_0_tmp48_reg_2928_reg[27]_i_12
    SLICE_X90Y81         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.050 r  design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/tmp48_reg_2928_reg[31]_i_14/O[2]
                         net (fo=2, routed)           0.642    10.692    design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/n_5_tmp48_reg_2928_reg[31]_i_14
    SLICE_X89Y82         LUT3 (Prop_lut3_I2_O)        0.297    10.989 r  design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/tmp48_reg_2928[27]_i_2/O
                         net (fo=2, routed)           0.641    11.630    design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/n_0_tmp48_reg_2928[27]_i_2
    SLICE_X89Y82         LUT4 (Prop_lut4_I3_O)        0.327    11.957 r  design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/tmp48_reg_2928[27]_i_6/O
                         net (fo=1, routed)           0.000    11.957    design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/n_0_tmp48_reg_2928[27]_i_6
    SLICE_X89Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.358 r  design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/tmp48_reg_2928_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.358    design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/n_0_tmp48_reg_2928_reg[27]_i_1
    SLICE_X89Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.692 r  design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/tmp48_reg_2928_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.692    design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/tmp48_fu_2146_p2[29]
    SLICE_X89Y83         FDRE                                         r  design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/tmp48_reg_2928_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11915, routed)       1.539    12.718    design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/s00_axi_aclk
    SLICE_X89Y83                                                      r  design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/tmp48_reg_2928_reg[29]/C
                         clock pessimism              0.229    12.947    
                         clock uncertainty           -0.154    12.793    
    SLICE_X89Y83         FDRE (Setup_fdre_C_D)        0.062    12.855    design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/tmp48_reg_2928_reg[29]
  -------------------------------------------------------------------
                         required time                         12.855    
                         arrival time                         -12.692    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.179ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/slv_reg39_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.576ns  (logic 1.574ns (16.437%)  route 8.002ns (83.563%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.795ns = ( 12.795 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11915, routed)       1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0                                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[3])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[3]
                         net (fo=131, routed)         8.002    12.483    design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/s00_axi_wdata[3]
    SLICE_X93Y16         LUT4 (Prop_lut4_I0_O)        0.124    12.607 r  design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/slv_reg39[3]_i_1/O
                         net (fo=1, routed)           0.000    12.607    design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/n_0_slv_reg39[3]_i_1
    SLICE_X93Y16         FDRE                                         r  design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/slv_reg39_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11915, routed)       1.615    12.795    design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X93Y16                                                      r  design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/slv_reg39_reg[3]/C
                         clock pessimism              0.115    12.909    
                         clock uncertainty           -0.154    12.755    
    SLICE_X93Y16         FDRE (Setup_fdre_C_D)        0.031    12.786    design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/slv_reg39_reg[3]
  -------------------------------------------------------------------
                         required time                         12.786    
                         arrival time                         -12.607    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.182ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/slv_reg38_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.623ns  (logic 1.574ns (16.357%)  route 8.049ns (83.643%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.794ns = ( 12.793 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11915, routed)       1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0                                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[3])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[3]
                         net (fo=131, routed)         8.049    12.530    design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/s00_axi_wdata[3]
    SLICE_X94Y18         LUT4 (Prop_lut4_I0_O)        0.124    12.654 r  design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/slv_reg38[3]_i_1/O
                         net (fo=1, routed)           0.000    12.654    design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/n_0_slv_reg38[3]_i_1
    SLICE_X94Y18         FDRE                                         r  design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/slv_reg38_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11915, routed)       1.614    12.793    design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X94Y18                                                      r  design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/slv_reg38_reg[3]/C
                         clock pessimism              0.115    12.908    
                         clock uncertainty           -0.154    12.754    
    SLICE_X94Y18         FDRE (Setup_fdre_C_D)        0.081    12.835    design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/slv_reg38_reg[3]
  -------------------------------------------------------------------
                         required time                         12.835    
                         arrival time                         -12.654    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.185ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/slv_reg106_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.617ns  (logic 1.574ns (16.366%)  route 8.043ns (83.634%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.794ns = ( 12.793 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11915, routed)       1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0                                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[14])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[14]
                         net (fo=130, routed)         8.043    12.524    design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/s00_axi_wdata[14]
    SLICE_X96Y31         LUT4 (Prop_lut4_I0_O)        0.124    12.648 r  design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/slv_reg106[14]_i_1/O
                         net (fo=1, routed)           0.000    12.648    design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/n_0_slv_reg106[14]_i_1
    SLICE_X96Y31         FDRE                                         r  design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/slv_reg106_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11915, routed)       1.614    12.793    design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X96Y31                                                      r  design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/slv_reg106_reg[14]/C
                         clock pessimism              0.115    12.908    
                         clock uncertainty           -0.154    12.754    
    SLICE_X96Y31         FDRE (Setup_fdre_C_D)        0.079    12.833    design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/slv_reg106_reg[14]
  -------------------------------------------------------------------
                         required time                         12.833    
                         arrival time                         -12.648    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (required time - arrival time)
  Source:                 design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/tmp59_reg_2898_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/tmp48_reg_2928_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.594ns  (logic 4.731ns (49.311%)  route 4.863ns (50.689%))
  Logic Levels:           15  (CARRY4=9 LUT3=3 LUT4=3)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 12.718 - 10.000 ) 
    Source Clock Delay      (SCD):    3.075ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11915, routed)       1.781     3.075    design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/s00_axi_aclk
    SLICE_X92Y89                                                      r  design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/tmp59_reg_2898_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y89         FDRE (Prop_fdre_C_Q)         0.518     3.593 r  design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/tmp59_reg_2898_reg[3]/Q
                         net (fo=2, routed)           0.999     4.592    design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/tmp59_reg_2898[3]
    SLICE_X89Y84         LUT3 (Prop_lut3_I0_O)        0.149     4.741 r  design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/tmp48_reg_2928[15]_i_41/O
                         net (fo=2, routed)           0.817     5.558    design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/n_0_tmp48_reg_2928[15]_i_41
    SLICE_X89Y85         LUT4 (Prop_lut4_I3_O)        0.332     5.890 r  design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/tmp48_reg_2928[15]_i_45/O
                         net (fo=1, routed)           0.000     5.890    design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/n_0_tmp48_reg_2928[15]_i_45
    SLICE_X89Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.422 r  design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/tmp48_reg_2928_reg[15]_i_37/CO[3]
                         net (fo=1, routed)           0.000     6.422    design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/n_0_tmp48_reg_2928_reg[15]_i_37
    SLICE_X89Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.536 r  design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/tmp48_reg_2928_reg[19]_i_37/CO[3]
                         net (fo=1, routed)           0.000     6.536    design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/n_0_tmp48_reg_2928_reg[19]_i_37
    SLICE_X89Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.775 r  design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/tmp48_reg_2928_reg[23]_i_37/O[2]
                         net (fo=2, routed)           1.090     7.865    design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/n_5_tmp48_reg_2928_reg[23]_i_37
    SLICE_X90Y78         LUT3 (Prop_lut3_I2_O)        0.331     8.196 r  design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/tmp48_reg_2928[19]_i_29/O
                         net (fo=2, routed)           0.674     8.870    design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/n_0_tmp48_reg_2928[19]_i_29
    SLICE_X90Y78         LUT4 (Prop_lut4_I3_O)        0.331     9.201 r  design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/tmp48_reg_2928[19]_i_33/O
                         net (fo=1, routed)           0.000     9.201    design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/n_0_tmp48_reg_2928[19]_i_33
    SLICE_X90Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.577 r  design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/tmp48_reg_2928_reg[19]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.577    design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/n_0_tmp48_reg_2928_reg[19]_i_12
    SLICE_X90Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.694 r  design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/tmp48_reg_2928_reg[23]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.694    design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/n_0_tmp48_reg_2928_reg[23]_i_12
    SLICE_X90Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.811 r  design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/tmp48_reg_2928_reg[27]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.811    design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/n_0_tmp48_reg_2928_reg[27]_i_12
    SLICE_X90Y81         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.050 r  design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/tmp48_reg_2928_reg[31]_i_14/O[2]
                         net (fo=2, routed)           0.642    10.692    design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/n_5_tmp48_reg_2928_reg[31]_i_14
    SLICE_X89Y82         LUT3 (Prop_lut3_I2_O)        0.297    10.989 r  design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/tmp48_reg_2928[27]_i_2/O
                         net (fo=2, routed)           0.641    11.630    design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/n_0_tmp48_reg_2928[27]_i_2
    SLICE_X89Y82         LUT4 (Prop_lut4_I3_O)        0.327    11.957 r  design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/tmp48_reg_2928[27]_i_6/O
                         net (fo=1, routed)           0.000    11.957    design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/n_0_tmp48_reg_2928[27]_i_6
    SLICE_X89Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.358 r  design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/tmp48_reg_2928_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.358    design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/n_0_tmp48_reg_2928_reg[27]_i_1
    SLICE_X89Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.311    12.669 r  design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/tmp48_reg_2928_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.669    design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/tmp48_fu_2146_p2[31]
    SLICE_X89Y83         FDRE                                         r  design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/tmp48_reg_2928_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11915, routed)       1.539    12.718    design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/s00_axi_aclk
    SLICE_X89Y83                                                      r  design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/tmp48_reg_2928_reg[31]/C
                         clock pessimism              0.229    12.947    
                         clock uncertainty           -0.154    12.793    
    SLICE_X89Y83         FDRE (Setup_fdre_C_D)        0.062    12.855    design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/tmp48_reg_2928_reg[31]
  -------------------------------------------------------------------
                         required time                         12.855    
                         arrival time                         -12.669    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/slv_reg5_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.519ns  (logic 1.574ns (16.535%)  route 7.945ns (83.465%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.745ns = ( 12.745 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11915, routed)       1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0                                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[23])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[23]
                         net (fo=130, routed)         7.945    12.426    design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/s00_axi_wdata[23]
    SLICE_X19Y26         LUT4 (Prop_lut4_I0_O)        0.124    12.550 r  design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/slv_reg5[23]_i_1/O
                         net (fo=1, routed)           0.000    12.550    design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/n_0_slv_reg5[23]_i_1
    SLICE_X19Y26         FDRE                                         r  design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/slv_reg5_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11915, routed)       1.565    12.745    design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y26                                                      r  design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/slv_reg5_reg[23]/C
                         clock pessimism              0.115    12.859    
                         clock uncertainty           -0.154    12.705    
    SLICE_X19Y26         FDRE (Setup_fdre_C_D)        0.031    12.736    design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/slv_reg5_reg[23]
  -------------------------------------------------------------------
                         required time                         12.736    
                         arrival time                         -12.550    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.189ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/slv_reg14_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.517ns  (logic 1.574ns (16.538%)  route 7.943ns (83.462%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.746ns = ( 12.746 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11915, routed)       1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0                                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[8])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[8]
                         net (fo=130, routed)         7.943    12.424    design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/s00_axi_wdata[8]
    SLICE_X15Y22         LUT4 (Prop_lut4_I0_O)        0.124    12.548 r  design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/slv_reg14[8]_i_1/O
                         net (fo=1, routed)           0.000    12.548    design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/n_0_slv_reg14[8]_i_1
    SLICE_X15Y22         FDRE                                         r  design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/slv_reg14_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11915, routed)       1.566    12.746    design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y22                                                      r  design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/slv_reg14_reg[8]/C
                         clock pessimism              0.115    12.860    
                         clock uncertainty           -0.154    12.706    
    SLICE_X15Y22         FDRE (Setup_fdre_C_D)        0.031    12.737    design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/slv_reg14_reg[8]
  -------------------------------------------------------------------
                         required time                         12.737    
                         arrival time                         -12.548    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/slv_reg108_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.563ns  (logic 1.574ns (16.458%)  route 7.989ns (83.541%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.793ns = ( 12.792 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11915, routed)       1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0                                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[16])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[16]
                         net (fo=130, routed)         7.989    12.470    design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/s00_axi_wdata[16]
    SLICE_X97Y30         LUT4 (Prop_lut4_I0_O)        0.124    12.594 r  design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/slv_reg108[16]_i_1/O
                         net (fo=1, routed)           0.000    12.594    design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/n_0_slv_reg108[16]_i_1
    SLICE_X97Y30         FDRE                                         r  design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/slv_reg108_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11915, routed)       1.613    12.792    design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X97Y30                                                      r  design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/slv_reg108_reg[16]/C
                         clock pessimism              0.115    12.907    
                         clock uncertainty           -0.154    12.753    
    SLICE_X97Y30         FDRE (Setup_fdre_C_D)        0.031    12.784    design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/slv_reg108_reg[16]
  -------------------------------------------------------------------
                         required time                         12.784    
                         arrival time                         -12.594    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/slv_reg109_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.562ns  (logic 1.574ns (16.461%)  route 7.988ns (83.539%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.794ns = ( 12.793 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11915, routed)       1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0                                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[3])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[3]
                         net (fo=131, routed)         7.988    12.469    design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/s00_axi_wdata[3]
    SLICE_X99Y20         LUT4 (Prop_lut4_I0_O)        0.124    12.593 r  design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/slv_reg109[3]_i_1/O
                         net (fo=1, routed)           0.000    12.593    design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/n_0_slv_reg109[3]_i_1
    SLICE_X99Y20         FDRE                                         r  design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/slv_reg109_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11915, routed)       1.614    12.793    design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X99Y20                                                      r  design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/slv_reg109_reg[3]/C
                         clock pessimism              0.115    12.908    
                         clock uncertainty           -0.154    12.754    
    SLICE_X99Y20         FDRE (Setup_fdre_C_D)        0.029    12.783    design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/slv_reg109_reg[3]
  -------------------------------------------------------------------
                         required time                         12.783    
                         arrival time                         -12.593    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.192ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/slv_reg98_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.609ns  (logic 1.574ns (16.381%)  route 8.035ns (83.619%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.791ns = ( 12.792 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11915, routed)       1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0                                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[4])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[4]
                         net (fo=131, routed)         8.035    12.515    design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/s00_axi_wdata[4]
    SLICE_X96Y21         LUT4 (Prop_lut4_I0_O)        0.124    12.639 r  design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/slv_reg98[4]_i_1/O
                         net (fo=1, routed)           0.000    12.639    design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/n_0_slv_reg98[4]_i_1
    SLICE_X96Y21         FDRE                                         r  design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/slv_reg98_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11915, routed)       1.612    12.792    design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X96Y21                                                      r  design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/slv_reg98_reg[4]/C
                         clock pessimism              0.115    12.906    
                         clock uncertainty           -0.154    12.752    
    SLICE_X96Y21         FDRE (Setup_fdre_C_D)        0.079    12.831    design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/slv_reg98_reg[4]
  -------------------------------------------------------------------
                         required time                         12.831    
                         arrival time                         -12.639    
  -------------------------------------------------------------------
                         slack                                  0.192    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/buffunct_mul_32s_32s_32_6_U19/buffunct_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/tmp_5_15_reg_2723_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.053%)  route 0.220ns (60.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.264ns
    Source Clock Delay      (SCD):    0.967ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11915, routed)       0.631     0.967    design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/buffunct_mul_32s_32s_32_6_U19/buffunct_mul_32s_32s_32_6_MulnS_0_U/s00_axi_aclk
    SLICE_X47Y118                                                     r  design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/buffunct_mul_32s_32s_32_6_U19/buffunct_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y118        FDRE (Prop_fdre_C_Q)         0.141     1.108 r  design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/buffunct_mul_32s_32s_32_6_U19/buffunct_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[3]__0/Q
                         net (fo=1, routed)           0.220     1.328    design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/n_11_buffunct_mul_32s_32s_32_6_U19
    SLICE_X52Y117        FDRE                                         r  design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/tmp_5_15_reg_2723_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11915, routed)       0.898     1.264    design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/s00_axi_aclk
    SLICE_X52Y117                                                     r  design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/tmp_5_15_reg_2723_reg[20]/C
                         clock pessimism             -0.039     1.225    
    SLICE_X52Y117        FDRE (Hold_fdre_C_D)         0.070     1.295    design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/tmp_5_15_reg_2723_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.328    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/buffunct_mul_32s_32s_32_6_U48/buffunct_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/tmp_5_44_reg_2768_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.259%)  route 0.237ns (62.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    0.945ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11915, routed)       0.609     0.945    design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/buffunct_mul_32s_32s_32_6_U48/buffunct_mul_32s_32s_32_6_MulnS_0_U/s00_axi_aclk
    SLICE_X101Y51                                                     r  design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/buffunct_mul_32s_32s_32_6_U48/buffunct_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y51        FDRE (Prop_fdre_C_Q)         0.141     1.086 r  design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/buffunct_mul_32s_32s_32_6_U48/buffunct_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[1]__0/Q
                         net (fo=1, routed)           0.237     1.323    design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/n_13_buffunct_mul_32s_32s_32_6_U48
    SLICE_X94Y45         FDRE                                         r  design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/tmp_5_44_reg_2768_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11915, routed)       0.883     1.249    design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/s00_axi_aclk
    SLICE_X94Y45                                                      r  design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/tmp_5_44_reg_2768_reg[18]/C
                         clock pessimism             -0.030     1.219    
    SLICE_X94Y45         FDRE (Hold_fdre_C_D)         0.063     1.282    design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/tmp_5_44_reg_2768_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.282    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/buffunct_dsqrt_64ns_64ns_64_31_U2/buffunct_ap_dsqrt_29_no_dsp_64_u/U0/i_synth/SQRT_OP.SPD.OP/MANT_SQRT/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/buffunct_dsqrt_64ns_64ns_64_31_U2/buffunct_ap_dsqrt_29_no_dsp_64_u/U0/i_synth/SQRT_OP.SPD.OP/MANT_SQRT/RT[13].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.384ns (77.644%)  route 0.111ns (22.356%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.305ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11915, routed)       0.584     0.920    design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/buffunct_dsqrt_64ns_64ns_64_31_U2/buffunct_ap_dsqrt_29_no_dsp_64_u/U0/i_synth/SQRT_OP.SPD.OP/MANT_SQRT/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X83Y98                                                      r  design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/buffunct_dsqrt_64ns_64ns_64_31_U2/buffunct_ap_dsqrt_29_no_dsp_64_u/U0/i_synth/SQRT_OP.SPD.OP/MANT_SQRT/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y98         FDRE (Prop_fdre_C_Q)         0.141     1.061 r  design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/buffunct_dsqrt_64ns_64ns_64_31_U2/buffunct_ap_dsqrt_29_no_dsp_64_u/U0/i_synth/SQRT_OP.SPD.OP/MANT_SQRT/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[7]/Q
                         net (fo=2, routed)           0.110     1.170    design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/buffunct_dsqrt_64ns_64ns_64_31_U2/buffunct_ap_dsqrt_29_no_dsp_64_u/U0/i_synth/SQRT_OP.SPD.OP/MANT_SQRT/RT[12].ADDSUB/ADDSUB/B[8]
    SLICE_X85Y98         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     1.317 r  design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/buffunct_dsqrt_64ns_64ns_64_31_U2/buffunct_ap_dsqrt_29_no_dsp_64_u/U0/i_synth/SQRT_OP.SPD.OP/MANT_SQRT/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.317    design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/buffunct_dsqrt_64ns_64ns_64_31_U2/buffunct_ap_dsqrt_29_no_dsp_64_u/U0/i_synth/SQRT_OP.SPD.OP/MANT_SQRT/RT[12].ADDSUB/ADDSUB/n_0_CHAIN_GEN[11].C_MUX.CARRY_MUX
    SLICE_X85Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.356 r  design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/buffunct_dsqrt_64ns_64ns_64_31_U2/buffunct_ap_dsqrt_29_no_dsp_64_u/U0/i_synth/SQRT_OP.SPD.OP/MANT_SQRT/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     1.357    design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/buffunct_dsqrt_64ns_64ns_64_31_U2/buffunct_ap_dsqrt_29_no_dsp_64_u/U0/i_synth/SQRT_OP.SPD.OP/MANT_SQRT/RT[12].ADDSUB/ADDSUB/n_0_CHAIN_GEN[15].C_MUX.CARRY_MUX
    SLICE_X85Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.057     1.414 r  design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/buffunct_dsqrt_64ns_64ns_64_31_U2/buffunct_ap_dsqrt_29_no_dsp_64_u/U0/i_synth/SQRT_OP.SPD.OP/MANT_SQRT/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[16].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=2, routed)           0.000     1.414    design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/buffunct_dsqrt_64ns_64ns_64_31_U2/buffunct_ap_dsqrt_29_no_dsp_64_u/U0/i_synth/SQRT_OP.SPD.OP/MANT_SQRT/RT[13].Q_DEL/i_pipe/D[0]
    SLICE_X85Y100        FDRE                                         r  design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/buffunct_dsqrt_64ns_64ns_64_31_U2/buffunct_ap_dsqrt_29_no_dsp_64_u/U0/i_synth/SQRT_OP.SPD.OP/MANT_SQRT/RT[13].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11915, routed)       0.939     1.305    design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/buffunct_dsqrt_64ns_64ns_64_31_U2/buffunct_ap_dsqrt_29_no_dsp_64_u/U0/i_synth/SQRT_OP.SPD.OP/MANT_SQRT/RT[13].Q_DEL/i_pipe/aclk
    SLICE_X85Y100                                                     r  design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/buffunct_dsqrt_64ns_64ns_64_31_U2/buffunct_ap_dsqrt_29_no_dsp_64_u/U0/i_synth/SQRT_OP.SPD.OP/MANT_SQRT/RT[13].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
                         clock pessimism             -0.035     1.270    
    SLICE_X85Y100        FDRE (Hold_fdre_C_D)         0.102     1.372    design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/buffunct_dsqrt_64ns_64ns_64_31_U2/buffunct_ap_dsqrt_29_no_dsp_64_u/U0/i_synth/SQRT_OP.SPD.OP/MANT_SQRT/RT[13].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.372    
                         arrival time                           1.414    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/buffunct_mul_32s_32s_32_6_U48/buffunct_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/tmp_5_44_reg_2768_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.210%)  route 0.248ns (63.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    0.945ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11915, routed)       0.609     0.945    design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/buffunct_mul_32s_32s_32_6_U48/buffunct_mul_32s_32s_32_6_MulnS_0_U/s00_axi_aclk
    SLICE_X101Y51                                                     r  design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/buffunct_mul_32s_32s_32_6_U48/buffunct_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y51        FDRE (Prop_fdre_C_Q)         0.141     1.086 r  design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/buffunct_mul_32s_32s_32_6_U48/buffunct_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[0]__0/Q
                         net (fo=1, routed)           0.248     1.334    design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/n_14_buffunct_mul_32s_32s_32_6_U48
    SLICE_X99Y45         FDRE                                         r  design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/tmp_5_44_reg_2768_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11915, routed)       0.883     1.249    design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/s00_axi_aclk
    SLICE_X99Y45                                                      r  design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/tmp_5_44_reg_2768_reg[17]/C
                         clock pessimism             -0.030     1.219    
    SLICE_X99Y45         FDRE (Hold_fdre_C_D)         0.070     1.289    design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/tmp_5_44_reg_2768_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.289    
                         arrival time                           1.334    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.263%)  route 0.129ns (47.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11915, routed)       0.656     0.992    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X27Y100                                                     r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.129     1.262    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11915, routed)       0.885     1.251    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0                                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     1.216    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.263%)  route 0.129ns (47.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11915, routed)       0.656     0.992    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X27Y100                                                     r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.129     1.262    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[9]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11915, routed)       0.885     1.251    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0                                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[9])
                                                      0.000     1.216    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/buffunct_dsqrt_64ns_64ns_64_31_U2/buffunct_ap_dsqrt_29_no_dsp_64_u/U0/i_synth/SQRT_OP.SPD.OP/MANT_SQRT/RT[37].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/buffunct_dsqrt_64ns_64ns_64_31_U2/buffunct_ap_dsqrt_29_no_dsp_64_u/U0/i_synth/SQRT_OP.SPD.OP/MANT_SQRT/RT[39].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.395ns (78.491%)  route 0.108ns (21.509%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.358ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11915, routed)       0.636     0.972    design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/buffunct_dsqrt_64ns_64ns_64_31_U2/buffunct_ap_dsqrt_29_no_dsp_64_u/U0/i_synth/SQRT_OP.SPD.OP/MANT_SQRT/RT[37].Q_DEL/i_pipe/aclk
    SLICE_X107Y97                                                     r  design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/buffunct_dsqrt_64ns_64ns_64_31_U2/buffunct_ap_dsqrt_29_no_dsp_64_u/U0/i_synth/SQRT_OP.SPD.OP/MANT_SQRT/RT[37].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y97        FDRE (Prop_fdre_C_Q)         0.141     1.113 r  design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/buffunct_dsqrt_64ns_64ns_64_31_U2/buffunct_ap_dsqrt_29_no_dsp_64_u/U0/i_synth/SQRT_OP.SPD.OP/MANT_SQRT/RT[37].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[14]/Q
                         net (fo=3, routed)           0.108     1.220    design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/buffunct_dsqrt_64ns_64ns_64_31_U2/buffunct_ap_dsqrt_29_no_dsp_64_u/U0/i_synth/SQRT_OP.SPD.OP/MANT_SQRT/RT[37].ADDSUB/ADDSUB/Q_DEL/i_pipe/I1[15]
    SLICE_X109Y98        LUT3 (Prop_lut3_I0_O)        0.045     1.265 r  design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/buffunct_dsqrt_64ns_64ns_64_31_U2/buffunct_ap_dsqrt_29_no_dsp_64_u/U0/i_synth/SQRT_OP.SPD.OP/MANT_SQRT/RT[37].ADDSUB/ADDSUB/Q_DEL/i_pipe/CHAIN_GEN[19].C_MUX.CARRY_MUX_i_1__10/O
                         net (fo=1, routed)           0.000     1.265    design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/buffunct_dsqrt_64ns_64ns_64_31_U2/buffunct_ap_dsqrt_29_no_dsp_64_u/U0/i_synth/SQRT_OP.SPD.OP/MANT_SQRT/RT[39].ADDSUB/ADDSUB/a_ip_1[18]
    SLICE_X109Y98        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.380 r  design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/buffunct_dsqrt_64ns_64ns_64_31_U2/buffunct_ap_dsqrt_29_no_dsp_64_u/U0/i_synth/SQRT_OP.SPD.OP/MANT_SQRT/RT[39].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.380    design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/buffunct_dsqrt_64ns_64ns_64_31_U2/buffunct_ap_dsqrt_29_no_dsp_64_u/U0/i_synth/SQRT_OP.SPD.OP/MANT_SQRT/RT[39].ADDSUB/ADDSUB/n_0_CHAIN_GEN[19].C_MUX.CARRY_MUX
    SLICE_X109Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.419 r  design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/buffunct_dsqrt_64ns_64ns_64_31_U2/buffunct_ap_dsqrt_29_no_dsp_64_u/U0/i_synth/SQRT_OP.SPD.OP/MANT_SQRT/RT[39].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     1.420    design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/buffunct_dsqrt_64ns_64ns_64_31_U2/buffunct_ap_dsqrt_29_no_dsp_64_u/U0/i_synth/SQRT_OP.SPD.OP/MANT_SQRT/RT[39].ADDSUB/ADDSUB/n_0_CHAIN_GEN[23].C_MUX.CARRY_MUX
    SLICE_X109Y100       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.055     1.475 r  design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/buffunct_dsqrt_64ns_64ns_64_31_U2/buffunct_ap_dsqrt_29_no_dsp_64_u/U0/i_synth/SQRT_OP.SPD.OP/MANT_SQRT/RT[39].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4/O[0]
                         net (fo=1, routed)           0.000     1.475    design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/buffunct_dsqrt_64ns_64ns_64_31_U2/buffunct_ap_dsqrt_29_no_dsp_64_u/U0/i_synth/SQRT_OP.SPD.OP/MANT_SQRT/RT[39].ADDSUB/ADDSUB/Q_DEL/i_pipe/D[24]
    SLICE_X109Y100       FDRE                                         r  design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/buffunct_dsqrt_64ns_64ns_64_31_U2/buffunct_ap_dsqrt_29_no_dsp_64_u/U0/i_synth/SQRT_OP.SPD.OP/MANT_SQRT/RT[39].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11915, routed)       0.992     1.358    design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/buffunct_dsqrt_64ns_64ns_64_31_U2/buffunct_ap_dsqrt_29_no_dsp_64_u/U0/i_synth/SQRT_OP.SPD.OP/MANT_SQRT/RT[39].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X109Y100                                                    r  design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/buffunct_dsqrt_64ns_64ns_64_31_U2/buffunct_ap_dsqrt_29_no_dsp_64_u/U0/i_synth/SQRT_OP.SPD.OP/MANT_SQRT/RT[39].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C
                         clock pessimism             -0.035     1.323    
    SLICE_X109Y100       FDRE (Hold_fdre_C_D)         0.105     1.428    design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/buffunct_dsqrt_64ns_64ns_64_31_U2/buffunct_ap_dsqrt_29_no_dsp_64_u/U0/i_synth/SQRT_OP.SPD.OP/MANT_SQRT/RT[39].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           1.475    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/buffunct_dsqrt_64ns_64ns_64_31_U2/buffunct_ap_dsqrt_29_no_dsp_64_u/U0/i_synth/SQRT_OP.SPD.OP/MANT_SQRT/RT[13].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/buffunct_dsqrt_64ns_64ns_64_31_U2/buffunct_ap_dsqrt_29_no_dsp_64_u/U0/i_synth/SQRT_OP.SPD.OP/MANT_SQRT/RT[15].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.291ns (57.639%)  route 0.214ns (42.361%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.305ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11915, routed)       0.584     0.920    design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/buffunct_dsqrt_64ns_64ns_64_31_U2/buffunct_ap_dsqrt_29_no_dsp_64_u/U0/i_synth/SQRT_OP.SPD.OP/MANT_SQRT/RT[13].Q_DEL/i_pipe/aclk
    SLICE_X81Y99                                                      r  design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/buffunct_dsqrt_64ns_64ns_64_31_U2/buffunct_ap_dsqrt_29_no_dsp_64_u/U0/i_synth/SQRT_OP.SPD.OP/MANT_SQRT/RT[13].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y99         FDRE (Prop_fdre_C_Q)         0.128     1.048 r  design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/buffunct_dsqrt_64ns_64ns_64_31_U2/buffunct_ap_dsqrt_29_no_dsp_64_u/U0/i_synth/SQRT_OP.SPD.OP/MANT_SQRT/RT[13].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[4]/Q
                         net (fo=3, routed)           0.214     1.261    design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/buffunct_dsqrt_64ns_64ns_64_31_U2/buffunct_ap_dsqrt_29_no_dsp_64_u/U0/i_synth/SQRT_OP.SPD.OP/MANT_SQRT/RT[15].ADDSUB/D[5]
    SLICE_X81Y100        LUT3 (Prop_lut3_I0_O)        0.098     1.359 r  design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/buffunct_dsqrt_64ns_64ns_64_31_U2/buffunct_ap_dsqrt_29_no_dsp_64_u/U0/i_synth/SQRT_OP.SPD.OP/MANT_SQRT/RT[15].ADDSUB/CHAIN_GEN[9].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000     1.359    design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/buffunct_dsqrt_64ns_64ns_64_31_U2/buffunct_ap_dsqrt_29_no_dsp_64_u/U0/i_synth/SQRT_OP.SPD.OP/MANT_SQRT/RT[15].ADDSUB/ADDSUB/a_ip_1[8]
    SLICE_X81Y100        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.424 r  design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/buffunct_dsqrt_64ns_64ns_64_31_U2/buffunct_ap_dsqrt_29_no_dsp_64_u/U0/i_synth/SQRT_OP.SPD.OP/MANT_SQRT/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=1, routed)           0.000     1.424    design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/buffunct_dsqrt_64ns_64ns_64_31_U2/buffunct_ap_dsqrt_29_no_dsp_64_u/U0/i_synth/SQRT_OP.SPD.OP/MANT_SQRT/RT[15].ADDSUB/ADDSUB/Q_DEL/i_pipe/D[9]
    SLICE_X81Y100        FDRE                                         r  design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/buffunct_dsqrt_64ns_64ns_64_31_U2/buffunct_ap_dsqrt_29_no_dsp_64_u/U0/i_synth/SQRT_OP.SPD.OP/MANT_SQRT/RT[15].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11915, routed)       0.939     1.305    design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/buffunct_dsqrt_64ns_64ns_64_31_U2/buffunct_ap_dsqrt_29_no_dsp_64_u/U0/i_synth/SQRT_OP.SPD.OP/MANT_SQRT/RT[15].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X81Y100                                                     r  design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/buffunct_dsqrt_64ns_64ns_64_31_U2/buffunct_ap_dsqrt_29_no_dsp_64_u/U0/i_synth/SQRT_OP.SPD.OP/MANT_SQRT/RT[15].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[9]/C
                         clock pessimism             -0.035     1.270    
    SLICE_X81Y100        FDRE (Hold_fdre_C_D)         0.105     1.375    design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/buffunct_dsqrt_64ns_64ns_64_31_U2/buffunct_ap_dsqrt_29_no_dsp_64_u/U0/i_synth/SQRT_OP.SPD.OP/MANT_SQRT/RT[15].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.375    
                         arrival time                           1.424    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/buffunct_dsqrt_64ns_64ns_64_31_U2/buffunct_ap_dsqrt_29_no_dsp_64_u/U0/i_synth/SQRT_OP.SPD.OP/MANT_SQRT/RT[13].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/buffunct_dsqrt_64ns_64ns_64_31_U2/buffunct_ap_dsqrt_29_no_dsp_64_u/U0/i_synth/SQRT_OP.SPD.OP/MANT_SQRT/RT[15].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.292ns (57.767%)  route 0.213ns (42.233%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.305ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11915, routed)       0.584     0.920    design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/buffunct_dsqrt_64ns_64ns_64_31_U2/buffunct_ap_dsqrt_29_no_dsp_64_u/U0/i_synth/SQRT_OP.SPD.OP/MANT_SQRT/RT[13].Q_DEL/i_pipe/aclk
    SLICE_X83Y99                                                      r  design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/buffunct_dsqrt_64ns_64ns_64_31_U2/buffunct_ap_dsqrt_29_no_dsp_64_u/U0/i_synth/SQRT_OP.SPD.OP/MANT_SQRT/RT[13].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y99         FDRE (Prop_fdre_C_Q)         0.128     1.048 r  design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/buffunct_dsqrt_64ns_64ns_64_31_U2/buffunct_ap_dsqrt_29_no_dsp_64_u/U0/i_synth/SQRT_OP.SPD.OP/MANT_SQRT/RT[13].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[5]/Q
                         net (fo=3, routed)           0.213     1.261    design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/buffunct_dsqrt_64ns_64ns_64_31_U2/buffunct_ap_dsqrt_29_no_dsp_64_u/U0/i_synth/SQRT_OP.SPD.OP/MANT_SQRT/RT[15].ADDSUB/D[6]
    SLICE_X81Y100        LUT3 (Prop_lut3_I0_O)        0.098     1.359 r  design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/buffunct_dsqrt_64ns_64ns_64_31_U2/buffunct_ap_dsqrt_29_no_dsp_64_u/U0/i_synth/SQRT_OP.SPD.OP/MANT_SQRT/RT[15].ADDSUB/CHAIN_GEN[10].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000     1.359    design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/buffunct_dsqrt_64ns_64ns_64_31_U2/buffunct_ap_dsqrt_29_no_dsp_64_u/U0/i_synth/SQRT_OP.SPD.OP/MANT_SQRT/RT[15].ADDSUB/ADDSUB/a_ip_1[9]
    SLICE_X81Y100        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.425 r  design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/buffunct_dsqrt_64ns_64ns_64_31_U2/buffunct_ap_dsqrt_29_no_dsp_64_u/U0/i_synth/SQRT_OP.SPD.OP/MANT_SQRT/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/O[2]
                         net (fo=1, routed)           0.000     1.425    design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/buffunct_dsqrt_64ns_64ns_64_31_U2/buffunct_ap_dsqrt_29_no_dsp_64_u/U0/i_synth/SQRT_OP.SPD.OP/MANT_SQRT/RT[15].ADDSUB/ADDSUB/Q_DEL/i_pipe/D[10]
    SLICE_X81Y100        FDRE                                         r  design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/buffunct_dsqrt_64ns_64ns_64_31_U2/buffunct_ap_dsqrt_29_no_dsp_64_u/U0/i_synth/SQRT_OP.SPD.OP/MANT_SQRT/RT[15].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11915, routed)       0.939     1.305    design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/buffunct_dsqrt_64ns_64ns_64_31_U2/buffunct_ap_dsqrt_29_no_dsp_64_u/U0/i_synth/SQRT_OP.SPD.OP/MANT_SQRT/RT[15].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X81Y100                                                     r  design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/buffunct_dsqrt_64ns_64ns_64_31_U2/buffunct_ap_dsqrt_29_no_dsp_64_u/U0/i_synth/SQRT_OP.SPD.OP/MANT_SQRT/RT[15].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[10]/C
                         clock pessimism             -0.035     1.270    
    SLICE_X81Y100        FDRE (Hold_fdre_C_D)         0.105     1.375    design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/buffunct_dsqrt_64ns_64ns_64_31_U2/buffunct_ap_dsqrt_29_no_dsp_64_u/U0/i_synth/SQRT_OP.SPD.OP/MANT_SQRT/RT[15].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.375    
                         arrival time                           1.425    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/buffunct_mul_32s_32s_32_6_U48/buffunct_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[11]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/tmp_5_44_reg_2768_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.231%)  route 0.238ns (62.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.250ns
    Source Clock Delay      (SCD):    0.944ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11915, routed)       0.608     0.944    design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/buffunct_mul_32s_32s_32_6_U48/buffunct_mul_32s_32s_32_6_MulnS_0_U/s00_axi_aclk
    SLICE_X101Y54                                                     r  design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/buffunct_mul_32s_32s_32_6_U48/buffunct_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[11]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y54        FDRE (Prop_fdre_C_Q)         0.141     1.085 r  design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/buffunct_mul_32s_32s_32_6_U48/buffunct_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[11]__0/Q
                         net (fo=1, routed)           0.238     1.322    design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/n_3_buffunct_mul_32s_32s_32_6_U48
    SLICE_X100Y48        FDRE                                         r  design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/tmp_5_44_reg_2768_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11915, routed)       0.884     1.250    design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/s00_axi_aclk
    SLICE_X100Y48                                                     r  design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/tmp_5_44_reg_2768_reg[28]/C
                         clock pessimism             -0.030     1.220    
    SLICE_X100Y48        FDRE (Hold_fdre_C_D)         0.052     1.272    design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/tmp_5_44_reg_2768_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.050    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform:           { 0 5 }
Period:             10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required  Actual  Slack  Location        Pin                                                                                                                                                                                                                                
Min Period        n/a     BUFG/I       n/a            2.155     10.000  7.845  BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I                                                                                                                                                           
Min Period        n/a     DSP48E1/CLK  n/a            2.154     10.000  7.846  DSP48_X1Y0      design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/buffunct_mul_32s_32s_32_6_U10/buffunct_mul_32s_32s_32_6_MulnS_0_U/buff0_reg/CLK                                                                                         
Min Period        n/a     DSP48E1/CLK  n/a            2.154     10.000  7.846  DSP48_X1Y1      design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/buffunct_mul_32s_32s_32_6_U10/buffunct_mul_32s_32s_32_6_MulnS_0_U/buff1_reg/CLK                                                                                         
Min Period        n/a     DSP48E1/CLK  n/a            2.154     10.000  7.846  DSP48_X1Y2      design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/buffunct_mul_32s_32s_32_6_U10/buffunct_mul_32s_32s_32_6_MulnS_0_U/buff2_reg/CLK                                                                                         
Min Period        n/a     DSP48E1/CLK  n/a            2.154     10.000  7.846  DSP48_X4Y15     design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/buffunct_mul_32s_32s_32_6_U11/buffunct_mul_32s_32s_32_6_MulnS_0_U/buff0_reg/CLK                                                                                         
Min Period        n/a     DSP48E1/CLK  n/a            2.154     10.000  7.846  DSP48_X4Y16     design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/buffunct_mul_32s_32s_32_6_U11/buffunct_mul_32s_32s_32_6_MulnS_0_U/buff1_reg/CLK                                                                                         
Min Period        n/a     DSP48E1/CLK  n/a            2.154     10.000  7.846  DSP48_X4Y17     design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/buffunct_mul_32s_32s_32_6_U11/buffunct_mul_32s_32s_32_6_MulnS_0_U/buff2_reg/CLK                                                                                         
Min Period        n/a     DSP48E1/CLK  n/a            2.154     10.000  7.846  DSP48_X0Y13     design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/buffunct_mul_32s_32s_32_6_U12/buffunct_mul_32s_32s_32_6_MulnS_0_U/buff0_reg/CLK                                                                                         
Min Period        n/a     DSP48E1/CLK  n/a            2.154     10.000  7.846  DSP48_X0Y14     design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/buffunct_mul_32s_32s_32_6_U12/buffunct_mul_32s_32s_32_6_MulnS_0_U/buff1_reg/CLK                                                                                         
Min Period        n/a     DSP48E1/CLK  n/a            2.154     10.000  7.846  DSP48_X0Y15     design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/buffunct_mul_32s_32s_32_6_U12/buffunct_mul_32s_32s_32_6_MulnS_0_U/buff2_reg/CLK                                                                                         
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980     5.000   4.020  SLICE_X36Y83    design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/buffunct_mul_32s_32s_32_6_U22/buffunct_mul_32s_32s_32_6_MulnS_0_U/buff2_reg[10]_srl2/CLK                                                                                
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980     5.000   4.020  SLICE_X36Y83    design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/buffunct_mul_32s_32s_32_6_U22/buffunct_mul_32s_32s_32_6_MulnS_0_U/buff2_reg[11]_srl2/CLK                                                                                
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980     5.000   4.020  SLICE_X36Y83    design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/buffunct_mul_32s_32s_32_6_U22/buffunct_mul_32s_32s_32_6_MulnS_0_U/buff2_reg[12]_srl2/CLK                                                                                
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980     5.000   4.020  SLICE_X36Y83    design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/buffunct_mul_32s_32s_32_6_U22/buffunct_mul_32s_32s_32_6_MulnS_0_U/buff2_reg[13]_srl2/CLK                                                                                
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980     5.000   4.020  SLICE_X36Y83    design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/buffunct_mul_32s_32s_32_6_U22/buffunct_mul_32s_32s_32_6_MulnS_0_U/buff2_reg[14]_srl2/CLK                                                                                
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980     5.000   4.020  SLICE_X36Y83    design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/buffunct_mul_32s_32s_32_6_U22/buffunct_mul_32s_32s_32_6_MulnS_0_U/buff2_reg[15]_srl2/CLK                                                                                
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980     5.000   4.020  SLICE_X36Y83    design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/buffunct_mul_32s_32s_32_6_U22/buffunct_mul_32s_32s_32_6_MulnS_0_U/buff2_reg[8]_srl2/CLK                                                                                 
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980     5.000   4.020  SLICE_X36Y83    design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/buffunct_mul_32s_32s_32_6_U22/buffunct_mul_32s_32s_32_6_MulnS_0_U/buff2_reg[9]_srl2/CLK                                                                                 
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980     5.000   4.020  SLICE_X66Y111   design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/buffunct_mul_32s_32s_32_6_U33/buffunct_mul_32s_32s_32_6_MulnS_0_U/buff2_reg[0]_srl2/CLK                                                                                 
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980     5.000   4.020  SLICE_X66Y111   design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/buffunct_mul_32s_32s_32_6_U33/buffunct_mul_32s_32s_32_6_MulnS_0_U/buff2_reg[1]_srl2/CLK                                                                                 
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980     5.000   4.020  SLICE_X66Y92    design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/buffunct_dsqrt_64ns_64ns_64_31_U2/buffunct_ap_dsqrt_29_no_dsp_64_u/U0/i_synth/SQRT_OP.SPD.OP/EXP/EXP_SIG_DEL/i_pipe/opt_has_pipe.i_pipe[27].pipe_reg[27][0]_srl26/CLK   
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980     5.000   4.020  SLICE_X66Y91    design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/buffunct_dsqrt_64ns_64ns_64_31_U2/buffunct_ap_dsqrt_29_no_dsp_64_u/U0/i_synth/SQRT_OP.SPD.OP/EXP/EXP_SIG_DEL/i_pipe/opt_has_pipe.i_pipe[27].pipe_reg[27][10]_srl26/CLK  
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980     5.000   4.020  SLICE_X66Y91    design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/buffunct_dsqrt_64ns_64ns_64_31_U2/buffunct_ap_dsqrt_29_no_dsp_64_u/U0/i_synth/SQRT_OP.SPD.OP/EXP/EXP_SIG_DEL/i_pipe/opt_has_pipe.i_pipe[27].pipe_reg[27][1]_srl26/CLK   
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980     5.000   4.020  SLICE_X66Y88    design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/buffunct_dsqrt_64ns_64ns_64_31_U2/buffunct_ap_dsqrt_29_no_dsp_64_u/U0/i_synth/SQRT_OP.SPD.OP/EXP/EXP_SIG_DEL/i_pipe/opt_has_pipe.i_pipe[27].pipe_reg[27][2]_srl26/CLK   
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980     5.000   4.020  SLICE_X66Y91    design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/buffunct_dsqrt_64ns_64ns_64_31_U2/buffunct_ap_dsqrt_29_no_dsp_64_u/U0/i_synth/SQRT_OP.SPD.OP/EXP/EXP_SIG_DEL/i_pipe/opt_has_pipe.i_pipe[27].pipe_reg[27][3]_srl26/CLK   
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980     5.000   4.020  SLICE_X62Y90    design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/buffunct_dsqrt_64ns_64ns_64_31_U2/buffunct_ap_dsqrt_29_no_dsp_64_u/U0/i_synth/SQRT_OP.SPD.OP/EXP/EXP_SIG_DEL/i_pipe/opt_has_pipe.i_pipe[27].pipe_reg[27][4]_srl26/CLK   
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980     5.000   4.020  SLICE_X66Y88    design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/buffunct_dsqrt_64ns_64ns_64_31_U2/buffunct_ap_dsqrt_29_no_dsp_64_u/U0/i_synth/SQRT_OP.SPD.OP/EXP/EXP_SIG_DEL/i_pipe/opt_has_pipe.i_pipe[27].pipe_reg[27][5]_srl26/CLK   
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980     5.000   4.020  SLICE_X66Y88    design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/buffunct_dsqrt_64ns_64ns_64_31_U2/buffunct_ap_dsqrt_29_no_dsp_64_u/U0/i_synth/SQRT_OP.SPD.OP/EXP/EXP_SIG_DEL/i_pipe/opt_has_pipe.i_pipe[27].pipe_reg[27][6]_srl26/CLK   
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980     5.000   4.020  SLICE_X62Y90    design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/buffunct_dsqrt_64ns_64ns_64_31_U2/buffunct_ap_dsqrt_29_no_dsp_64_u/U0/i_synth/SQRT_OP.SPD.OP/EXP/EXP_SIG_DEL/i_pipe/opt_has_pipe.i_pipe[27].pipe_reg[27][7]_srl26/CLK   
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980     5.000   4.020  SLICE_X62Y90    design_1_i/distip_0/U0/distip_v1_0_S00_AXI_inst/buffunct_0/buffunct_dsqrt_64ns_64ns_64_31_U2/buffunct_ap_dsqrt_29_no_dsp_64_u/U0/i_synth/SQRT_OP.SPD.OP/EXP/EXP_SIG_DEL/i_pipe/opt_has_pipe.i_pipe[27].pipe_reg[27][8]_srl26/CLK   



