###############################################################
#  Generated by:      Cadence Encounter 09.11-s084_1
#  OS:                Linux x86_64(Host ID ecegrid-thin4.ecn.purdue.edu)
#  Generated on:      Thu Oct 23 16:39:53 2014
#  Command:           timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix lab7_layout_design_postRoute -outDir timingReports
###############################################################
Path 1: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.622
+ Phase Shift                 100.000
= Required Time                98.378
- Arrival Time                  3.725
= Slack Time                   94.653
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   94.653 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   94.653 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   94.653 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   94.653 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q ^   | DFFSR    | 0.499 | 0.728 |   0.728 |   95.381 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U39                | A ^ -> Y v     | INVX2    | 0.264 | 0.242 |   0.970 |   95.623 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | C v -> Y ^     | NAND3X1  | 0.687 | 0.508 |   1.478 |   96.131 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n196       | A ^ -> Y ^     | BUFX2    | 0.975 | 0.799 |   2.277 |   96.930 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U125               | A ^ -> Y v     | OAI22X1  | 0.384 | 0.200 |   2.477 |   97.130 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U126               | B v -> Y ^     | NOR2X1   | 0.253 | 0.223 |   2.700 |   97.353 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U127               | C ^ -> Y v     | NAND3X1  | 0.169 | 0.108 |   2.808 |   97.461 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U36                | A v -> Y ^     | MUX2X1   | 1.097 | 0.769 |   3.577 |   98.230 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133               | A ^ -> Y v     | MUX2X1   | 0.399 | 0.148 |   3.725 |   98.377 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1] | D v            | DFFPOSX1 | 0.399 | 0.000 |   3.725 |   98.378 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -94.653 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -94.653 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.653 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.653 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -94.653 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.601
+ Phase Shift                 100.000
= Required Time                98.399
- Arrival Time                  3.721
= Slack Time                   94.678
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   94.678 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   94.678 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   94.678 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   94.678 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q ^   | DFFSR    | 0.499 | 0.728 |   0.728 |   95.406 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U39                | A ^ -> Y v     | INVX2    | 0.264 | 0.242 |   0.970 |   95.648 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | C v -> Y ^     | NAND3X1  | 0.687 | 0.508 |   1.478 |   96.156 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n196       | A ^ -> Y ^     | BUFX2    | 0.975 | 0.799 |   2.277 |   96.955 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U125               | A ^ -> Y v     | OAI22X1  | 0.384 | 0.200 |   2.478 |   97.156 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U126               | B v -> Y ^     | NOR2X1   | 0.253 | 0.223 |   2.700 |   97.378 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U127               | C ^ -> Y v     | NAND3X1  | 0.169 | 0.108 |   2.808 |   97.486 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U36                | A v -> Y ^     | MUX2X1   | 1.097 | 0.769 |   3.577 |   98.255 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U135               | A ^ -> Y v     | MUX2X1   | 0.395 | 0.144 |   3.721 |   98.399 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] | D v            | DFFPOSX1 | 0.395 | 0.000 |   3.721 |   98.399 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -94.678 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -94.678 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.678 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.678 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -94.678 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.599
+ Phase Shift                 100.000
= Required Time                98.401
- Arrival Time                  3.714
= Slack Time                   94.687
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   94.687 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   94.687 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   94.687 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   94.687 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q ^   | DFFSR    | 0.499 | 0.728 |   0.728 |   95.415 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U39                | A ^ -> Y v     | INVX2    | 0.264 | 0.242 |   0.970 |   95.657 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | C v -> Y ^     | NAND3X1  | 0.687 | 0.508 |   1.478 |   96.165 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n196       | A ^ -> Y ^     | BUFX2    | 0.975 | 0.799 |   2.277 |   96.964 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U125               | A ^ -> Y v     | OAI22X1  | 0.384 | 0.200 |   2.477 |   97.165 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U126               | B v -> Y ^     | NOR2X1   | 0.253 | 0.223 |   2.700 |   97.387 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U127               | C ^ -> Y v     | NAND3X1  | 0.169 | 0.108 |   2.808 |   97.495 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U36                | A v -> Y ^     | MUX2X1   | 1.097 | 0.769 |   3.577 |   98.264 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128               | A ^ -> Y v     | MUX2X1   | 0.395 | 0.137 |   3.714 |   98.401 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][1] | D v            | DFFPOSX1 | 0.395 | 0.000 |   3.714 |   98.401 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -94.687 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -94.687 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.687 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.687 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][1] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -94.687 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.589
+ Phase Shift                 100.000
= Required Time                98.411
- Arrival Time                  3.718
= Slack Time                   94.694
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   94.694 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   94.694 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   94.694 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   94.694 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q ^   | DFFSR    | 0.499 | 0.728 |   0.728 |   95.422 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U39                | A ^ -> Y v     | INVX2    | 0.264 | 0.242 |   0.970 |   95.664 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | C v -> Y ^     | NAND3X1  | 0.687 | 0.508 |   1.478 |   96.172 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n196       | A ^ -> Y ^     | BUFX2    | 0.975 | 0.799 |   2.277 |   96.971 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U125               | A ^ -> Y v     | OAI22X1  | 0.384 | 0.200 |   2.477 |   97.171 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U126               | B v -> Y ^     | NOR2X1   | 0.253 | 0.223 |   2.700 |   97.394 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U127               | C ^ -> Y v     | NAND3X1  | 0.169 | 0.108 |   2.808 |   97.502 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U36                | A v -> Y ^     | MUX2X1   | 1.097 | 0.769 |   3.577 |   98.271 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U134               | A ^ -> Y v     | MUX2X1   | 0.393 | 0.140 |   3.717 |   98.411 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] | D v            | DFFPOSX1 | 0.393 | 0.000 |   3.718 |   98.411 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -94.694 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -94.694 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.694 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.694 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -94.694 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.594
+ Phase Shift                 100.000
= Required Time                98.406
- Arrival Time                  3.709
= Slack Time                   94.697
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   94.697 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   94.697 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   94.697 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   94.697 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q ^   | DFFSR    | 0.499 | 0.728 |   0.728 |   95.426 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U39                | A ^ -> Y v     | INVX2    | 0.264 | 0.242 |   0.970 |   95.668 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | C v -> Y ^     | NAND3X1  | 0.687 | 0.508 |   1.478 |   96.176 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n196       | A ^ -> Y ^     | BUFX2    | 0.975 | 0.799 |   2.277 |   96.975 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U125               | A ^ -> Y v     | OAI22X1  | 0.384 | 0.200 |   2.478 |   97.175 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U126               | B v -> Y ^     | NOR2X1   | 0.253 | 0.223 |   2.700 |   97.398 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U127               | C ^ -> Y v     | NAND3X1  | 0.169 | 0.108 |   2.808 |   97.506 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U36                | A v -> Y ^     | MUX2X1   | 1.097 | 0.769 |   3.577 |   98.274 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U132               | A ^ -> Y v     | MUX2X1   | 0.394 | 0.132 |   3.709 |   98.406 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1] | D v            | DFFPOSX1 | 0.394 | 0.000 |   3.709 |   98.406 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -94.697 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -94.697 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.697 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.697 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -94.697 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.568
+ Phase Shift                 100.000
= Required Time                98.432
- Arrival Time                  3.718
= Slack Time                   94.714
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   94.714 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   94.714 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   94.714 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   94.714 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q ^   | DFFSR    | 0.499 | 0.728 |   0.728 |   95.443 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U39                | A ^ -> Y v     | INVX2    | 0.264 | 0.242 |   0.970 |   95.685 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | C v -> Y ^     | NAND3X1  | 0.687 | 0.508 |   1.478 |   96.193 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n196       | A ^ -> Y ^     | BUFX2    | 0.975 | 0.799 |   2.277 |   96.992 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U125               | A ^ -> Y v     | OAI22X1  | 0.384 | 0.200 |   2.478 |   97.192 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U126               | B v -> Y ^     | NOR2X1   | 0.253 | 0.223 |   2.700 |   97.415 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U127               | C ^ -> Y v     | NAND3X1  | 0.169 | 0.108 |   2.808 |   97.523 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U36                | A v -> Y ^     | MUX2X1   | 1.097 | 0.769 |   3.577 |   98.291 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U20                | B ^ -> Y v     | MUX2X1   | 0.389 | 0.140 |   3.717 |   98.432 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1] | D v            | DFFPOSX1 | 0.389 | 0.000 |   3.718 |   98.432 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -94.714 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -94.714 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.714 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.714 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -94.714 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.577
+ Phase Shift                 100.000
= Required Time                98.423
- Arrival Time                  3.705
= Slack Time                   94.718
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   94.718 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   94.718 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   94.718 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   94.718 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q ^   | DFFSR    | 0.499 | 0.728 |   0.728 |   95.447 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U39                | A ^ -> Y v     | INVX2    | 0.264 | 0.242 |   0.970 |   95.688 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | C v -> Y ^     | NAND3X1  | 0.687 | 0.508 |   1.478 |   96.196 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n196       | A ^ -> Y ^     | BUFX2    | 0.975 | 0.799 |   2.277 |   96.996 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U125               | A ^ -> Y v     | OAI22X1  | 0.384 | 0.200 |   2.477 |   97.196 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U126               | B v -> Y ^     | NOR2X1   | 0.253 | 0.223 |   2.700 |   97.418 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U127               | C ^ -> Y v     | NAND3X1  | 0.169 | 0.108 |   2.808 |   97.527 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U36                | A v -> Y ^     | MUX2X1   | 1.097 | 0.769 |   3.577 |   98.295 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U137               | A ^ -> Y v     | MUX2X1   | 0.391 | 0.127 |   3.704 |   98.423 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] | D v            | DFFPOSX1 | 0.391 | 0.000 |   3.705 |   98.423 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -94.718 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -94.718 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.718 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.718 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -94.718 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.565
+ Phase Shift                 100.000
= Required Time                98.435
- Arrival Time                  3.705
= Slack Time                   94.729
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   94.729 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   94.729 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   94.729 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   94.729 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q ^   | DFFSR    | 0.499 | 0.728 |   0.728 |   95.458 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U39                | A ^ -> Y v     | INVX2    | 0.264 | 0.242 |   0.970 |   95.700 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | C v -> Y ^     | NAND3X1  | 0.687 | 0.508 |   1.478 |   96.207 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n196       | A ^ -> Y ^     | BUFX2    | 0.975 | 0.799 |   2.277 |   97.007 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U125               | A ^ -> Y v     | OAI22X1  | 0.384 | 0.200 |   2.477 |   97.207 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U126               | B v -> Y ^     | NOR2X1   | 0.253 | 0.223 |   2.700 |   97.430 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U127               | C ^ -> Y v     | NAND3X1  | 0.169 | 0.108 |   2.808 |   97.538 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U36                | A v -> Y ^     | MUX2X1   | 1.097 | 0.769 |   3.577 |   98.306 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U130               | A ^ -> Y v     | MUX2X1   | 0.389 | 0.128 |   3.705 |   98.435 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1] | D v            | DFFPOSX1 | 0.389 | 0.000 |   3.705 |   98.435 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -94.729 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -94.729 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.729 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.729 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -94.729 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.736
+ Phase Shift                 100.000
= Required Time                98.264
- Arrival Time                  3.534
= Slack Time                   94.729
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   94.729 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   94.729 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   94.729 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   94.729 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]          | CLK ^ -> Q ^   | DFFSR    | 0.476 | 0.708 |   0.708 |   95.437 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U28                | A ^ -> Y v     | INVX1    | 0.467 | 0.453 |   1.160 |   95.890 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U79                | B v -> Y ^     | NAND3X1  | 0.189 | 0.266 |   1.426 |   96.156 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n193       | A ^ -> Y ^     | BUFX2    | 0.690 | 0.601 |   2.028 |   96.757 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U203               | C ^ -> Y v     | OAI22X1  | 0.316 | 0.265 |   2.293 |   97.023 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U207               | A v -> Y ^     | NOR2X1   | 0.253 | 0.194 |   2.487 |   97.216 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U208               | C ^ -> Y v     | NAND3X1  | 0.163 | 0.100 |   2.587 |   97.316 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U33                | A v -> Y ^     | MUX2X1   | 1.128 | 0.791 |   3.377 |   98.107 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U209               | A ^ -> Y v     | MUX2X1   | 0.419 | 0.156 |   3.534 |   98.263 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][4] | D v            | DFFPOSX1 | 0.419 | 0.000 |   3.534 |   98.264 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -94.729 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -94.729 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.729 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.729 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][4] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -94.729 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.603
+ Phase Shift                 100.000
= Required Time                98.397
- Arrival Time                  3.616
= Slack Time                   94.781
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   94.781 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   94.781 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   94.781 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   94.781 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q ^   | DFFSR    | 0.499 | 0.728 |   0.728 |   95.509 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U39                | A ^ -> Y v     | INVX2    | 0.264 | 0.242 |   0.970 |   95.751 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | C v -> Y ^     | NAND3X1  | 0.687 | 0.508 |   1.478 |   96.259 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n196       | A ^ -> Y ^     | BUFX2    | 0.975 | 0.799 |   2.277 |   97.058 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U287               | B ^ -> Y v     | OAI22X1  | 0.318 | 0.159 |   2.436 |   97.217 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U288               | B v -> Y ^     | NOR2X1   | 0.195 | 0.170 |   2.606 |   97.387 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U289               | C ^ -> Y v     | NAND3X1  | 0.173 | 0.104 |   2.710 |   97.491 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U2                 | A v -> Y ^     | MUX2X1   | 1.049 | 0.739 |   3.449 |   98.230 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U22                | B ^ -> Y v     | MUX2X1   | 0.396 | 0.166 |   3.615 |   98.396 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7] | D v            | DFFPOSX1 | 0.396 | 0.001 |   3.616 |   98.397 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -94.781 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -94.781 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.781 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.781 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -94.781 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.683
+ Phase Shift                 100.000
= Required Time                98.317
- Arrival Time                  3.524
= Slack Time                   94.793
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   94.793 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   94.793 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   94.793 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   94.793 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]          | CLK ^ -> Q ^   | DFFSR    | 0.476 | 0.708 |   0.708 |   95.501 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U28                | A ^ -> Y v     | INVX1    | 0.467 | 0.453 |   1.160 |   95.954 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U79                | B v -> Y ^     | NAND3X1  | 0.189 | 0.266 |   1.426 |   96.220 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n193       | A ^ -> Y ^     | BUFX2    | 0.690 | 0.601 |   2.028 |   96.821 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U203               | C ^ -> Y v     | OAI22X1  | 0.316 | 0.265 |   2.293 |   97.086 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U207               | A v -> Y ^     | NOR2X1   | 0.253 | 0.194 |   2.487 |   97.280 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U208               | C ^ -> Y v     | NAND3X1  | 0.163 | 0.100 |   2.587 |   97.380 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U33                | A v -> Y ^     | MUX2X1   | 1.128 | 0.791 |   3.377 |   98.171 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U214               | A ^ -> Y v     | MUX2X1   | 0.410 | 0.146 |   3.524 |   98.317 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][4] | D v            | DFFPOSX1 | 0.410 | 0.000 |   3.524 |   98.317 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -94.793 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -94.793 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.793 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.793 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][4] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -94.793 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.600
+ Phase Shift                 100.000
= Required Time                98.400
- Arrival Time                  3.605
= Slack Time                   94.795
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   94.795 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   94.795 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   94.795 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   94.795 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q ^   | DFFSR    | 0.499 | 0.728 |   0.728 |   95.523 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U39                | A ^ -> Y v     | INVX2    | 0.264 | 0.242 |   0.970 |   95.765 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | C v -> Y ^     | NAND3X1  | 0.687 | 0.508 |   1.478 |   96.273 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n196       | A ^ -> Y ^     | BUFX2    | 0.975 | 0.799 |   2.277 |   97.072 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U287               | B ^ -> Y v     | OAI22X1  | 0.318 | 0.159 |   2.436 |   97.231 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U288               | B v -> Y ^     | NOR2X1   | 0.195 | 0.170 |   2.606 |   97.401 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U289               | C ^ -> Y v     | NAND3X1  | 0.173 | 0.104 |   2.710 |   97.505 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U2                 | A v -> Y ^     | MUX2X1   | 1.049 | 0.739 |   3.449 |   98.243 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U292               | A ^ -> Y v     | MUX2X1   | 0.395 | 0.156 |   3.605 |   98.399 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][7] | D v            | DFFPOSX1 | 0.395 | 0.000 |   3.605 |   98.400 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -94.795 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -94.795 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.795 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.795 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][7] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -94.795 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.586
+ Phase Shift                 100.000
= Required Time                98.414
- Arrival Time                  3.610
= Slack Time                   94.803
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   94.803 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   94.803 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   94.803 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   94.803 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q ^   | DFFSR    | 0.499 | 0.728 |   0.728 |   95.531 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U39                | A ^ -> Y v     | INVX2    | 0.264 | 0.242 |   0.970 |   95.773 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | C v -> Y ^     | NAND3X1  | 0.687 | 0.508 |   1.478 |   96.281 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n196       | A ^ -> Y ^     | BUFX2    | 0.975 | 0.799 |   2.277 |   97.080 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U287               | B ^ -> Y v     | OAI22X1  | 0.318 | 0.159 |   2.436 |   97.239 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U288               | B v -> Y ^     | NOR2X1   | 0.195 | 0.170 |   2.606 |   97.409 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U289               | C ^ -> Y v     | NAND3X1  | 0.173 | 0.104 |   2.710 |   97.513 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U2                 | A v -> Y ^     | MUX2X1   | 1.049 | 0.739 |   3.449 |   98.252 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U23                | B ^ -> Y v     | MUX2X1   | 0.393 | 0.161 |   3.610 |   98.413 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7] | D v            | DFFPOSX1 | 0.393 | 0.000 |   3.610 |   98.414 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -94.803 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -94.803 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.803 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.803 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -94.803 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.586
+ Phase Shift                 100.000
= Required Time                98.414
- Arrival Time                  3.601
= Slack Time                   94.812
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   94.812 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   94.812 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   94.812 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   94.812 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q ^   | DFFSR    | 0.499 | 0.728 |   0.728 |   95.541 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U39                | A ^ -> Y v     | INVX2    | 0.264 | 0.242 |   0.970 |   95.783 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | C v -> Y ^     | NAND3X1  | 0.687 | 0.508 |   1.478 |   96.290 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n196       | A ^ -> Y ^     | BUFX2    | 0.975 | 0.799 |   2.277 |   97.090 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U287               | B ^ -> Y v     | OAI22X1  | 0.318 | 0.159 |   2.436 |   97.249 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U288               | B v -> Y ^     | NOR2X1   | 0.195 | 0.170 |   2.606 |   97.418 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U289               | C ^ -> Y v     | NAND3X1  | 0.173 | 0.104 |   2.710 |   97.522 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U2                 | A v -> Y ^     | MUX2X1   | 1.049 | 0.739 |   3.449 |   98.261 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U297               | A ^ -> Y v     | MUX2X1   | 0.393 | 0.152 |   3.601 |   98.413 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7] | D v            | DFFPOSX1 | 0.393 | 0.000 |   3.601 |   98.414 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -94.812 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -94.812 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.812 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.812 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -94.812 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.651
+ Phase Shift                 100.000
= Required Time                98.349
- Arrival Time                  3.517
= Slack Time                   94.832
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   94.832 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   94.832 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   94.832 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   94.832 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]          | CLK ^ -> Q ^   | DFFSR    | 0.476 | 0.708 |   0.708 |   95.540 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U28                | A ^ -> Y v     | INVX1    | 0.467 | 0.453 |   1.160 |   95.992 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U79                | B v -> Y ^     | NAND3X1  | 0.189 | 0.266 |   1.426 |   96.259 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n193       | A ^ -> Y ^     | BUFX2    | 0.690 | 0.601 |   2.028 |   96.860 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U203               | C ^ -> Y v     | OAI22X1  | 0.316 | 0.265 |   2.293 |   97.125 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U207               | A v -> Y ^     | NOR2X1   | 0.253 | 0.194 |   2.487 |   97.319 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U208               | C ^ -> Y v     | NAND3X1  | 0.163 | 0.100 |   2.587 |   97.419 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U33                | A v -> Y ^     | MUX2X1   | 1.128 | 0.791 |   3.377 |   98.210 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U216               | A ^ -> Y v     | MUX2X1   | 0.404 | 0.139 |   3.516 |   98.348 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][4] | D v            | DFFPOSX1 | 0.404 | 0.000 |   3.517 |   98.349 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -94.832 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -94.832 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.832 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.832 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][4] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -94.832 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.643
+ Phase Shift                 100.000
= Required Time                98.357
- Arrival Time                  3.521
= Slack Time                   94.835
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   94.835 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   94.835 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   94.835 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   94.835 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]          | CLK ^ -> Q ^   | DFFSR    | 0.476 | 0.708 |   0.708 |   95.543 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U28                | A ^ -> Y v     | INVX1    | 0.467 | 0.453 |   1.160 |   95.996 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U79                | B v -> Y ^     | NAND3X1  | 0.189 | 0.266 |   1.426 |   96.262 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n193       | A ^ -> Y ^     | BUFX2    | 0.690 | 0.601 |   2.028 |   96.863 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U203               | C ^ -> Y v     | OAI22X1  | 0.316 | 0.265 |   2.293 |   97.128 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U207               | A v -> Y ^     | NOR2X1   | 0.253 | 0.194 |   2.487 |   97.322 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U208               | C ^ -> Y v     | NAND3X1  | 0.163 | 0.100 |   2.587 |   97.422 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U33                | A v -> Y ^     | MUX2X1   | 1.128 | 0.791 |   3.377 |   98.213 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U10                | B ^ -> Y v     | MUX2X1   | 0.403 | 0.144 |   3.521 |   98.356 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][4] | D v            | DFFPOSX1 | 0.403 | 0.000 |   3.521 |   98.357 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -94.835 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -94.835 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.835 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.835 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][4] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -94.835 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.644
+ Phase Shift                 100.000
= Required Time                98.356
- Arrival Time                  3.511
= Slack Time                   94.845
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   94.845 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   94.845 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   94.845 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   94.845 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]          | CLK ^ -> Q ^   | DFFSR    | 0.476 | 0.708 |   0.708 |   95.553 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U28                | A ^ -> Y v     | INVX1    | 0.467 | 0.453 |   1.160 |   96.006 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U79                | B v -> Y ^     | NAND3X1  | 0.189 | 0.266 |   1.426 |   96.272 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n193       | A ^ -> Y ^     | BUFX2    | 0.690 | 0.601 |   2.028 |   96.873 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U203               | C ^ -> Y v     | OAI22X1  | 0.316 | 0.265 |   2.293 |   97.138 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U207               | A v -> Y ^     | NOR2X1   | 0.253 | 0.194 |   2.487 |   97.332 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U208               | C ^ -> Y v     | NAND3X1  | 0.163 | 0.100 |   2.587 |   97.432 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U33                | A v -> Y ^     | MUX2X1   | 1.128 | 0.791 |   3.377 |   98.223 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U218               | A ^ -> Y v     | MUX2X1   | 0.403 | 0.133 |   3.511 |   98.356 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][4] | D v            | DFFPOSX1 | 0.403 | 0.000 |   3.511 |   98.356 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -94.845 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -94.845 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.845 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.845 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][4] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -94.845 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.631
+ Phase Shift                 100.000
= Required Time                98.369
- Arrival Time                  3.511
= Slack Time                   94.858
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   94.858 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   94.858 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   94.858 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   94.858 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]          | CLK ^ -> Q ^   | DFFSR    | 0.476 | 0.708 |   0.708 |   95.566 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U28                | A ^ -> Y v     | INVX1    | 0.467 | 0.453 |   1.160 |   96.018 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U79                | B v -> Y ^     | NAND3X1  | 0.189 | 0.266 |   1.426 |   96.284 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n193       | A ^ -> Y ^     | BUFX2    | 0.690 | 0.601 |   2.028 |   96.886 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U203               | C ^ -> Y v     | OAI22X1  | 0.316 | 0.265 |   2.293 |   97.151 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U207               | A v -> Y ^     | NOR2X1   | 0.253 | 0.194 |   2.487 |   97.345 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U208               | C ^ -> Y v     | NAND3X1  | 0.163 | 0.100 |   2.587 |   97.445 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U33                | A v -> Y ^     | MUX2X1   | 1.128 | 0.791 |   3.377 |   98.235 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U215               | A ^ -> Y v     | MUX2X1   | 0.400 | 0.133 |   3.511 |   98.369 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4] | D v            | DFFPOSX1 | 0.400 | 0.000 |   3.511 |   98.369 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -94.858 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -94.858 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.858 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.858 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -94.858 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.620
+ Phase Shift                 100.000
= Required Time                98.380
- Arrival Time                  3.504
= Slack Time                   94.876
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   94.876 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   94.876 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   94.876 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   94.876 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]          | CLK ^ -> Q ^   | DFFSR    | 0.476 | 0.708 |   0.708 |   95.583 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U28                | A ^ -> Y v     | INVX1    | 0.467 | 0.453 |   1.160 |   96.036 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U79                | B v -> Y ^     | NAND3X1  | 0.189 | 0.266 |   1.426 |   96.302 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n193       | A ^ -> Y ^     | BUFX2    | 0.690 | 0.601 |   2.028 |   96.903 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U203               | C ^ -> Y v     | OAI22X1  | 0.316 | 0.265 |   2.293 |   97.169 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U207               | A v -> Y ^     | NOR2X1   | 0.253 | 0.194 |   2.487 |   97.363 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U208               | C ^ -> Y v     | NAND3X1  | 0.163 | 0.100 |   2.587 |   97.462 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U33                | A v -> Y ^     | MUX2X1   | 1.128 | 0.791 |   3.377 |   98.253 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U211               | A ^ -> Y v     | MUX2X1   | 0.399 | 0.126 |   3.504 |   98.379 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][4] | D v            | DFFPOSX1 | 0.399 | 0.000 |   3.504 |   98.380 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -94.876 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -94.876 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.876 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.876 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][4] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -94.876 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.534
+ Phase Shift                 100.000
= Required Time                98.466
- Arrival Time                  3.589
= Slack Time                   94.877
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   94.877 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   94.877 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   94.877 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   94.877 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q ^   | DFFSR    | 0.499 | 0.728 |   0.728 |   95.605 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U39                | A ^ -> Y v     | INVX2    | 0.264 | 0.242 |   0.970 |   95.847 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | C v -> Y ^     | NAND3X1  | 0.687 | 0.508 |   1.478 |   96.355 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n196       | A ^ -> Y ^     | BUFX2    | 0.975 | 0.799 |   2.277 |   97.154 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U287               | B ^ -> Y v     | OAI22X1  | 0.318 | 0.159 |   2.436 |   97.313 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U288               | B v -> Y ^     | NOR2X1   | 0.195 | 0.170 |   2.606 |   97.483 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U289               | C ^ -> Y v     | NAND3X1  | 0.173 | 0.104 |   2.710 |   97.587 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U2                 | A v -> Y ^     | MUX2X1   | 1.049 | 0.739 |   3.449 |   98.326 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U290               | A ^ -> Y v     | MUX2X1   | 0.384 | 0.139 |   3.588 |   98.465 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][7] | D v            | DFFPOSX1 | 0.384 | 0.000 |   3.589 |   98.466 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -94.877 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -94.877 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.877 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.877 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][7] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -94.877 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.617
+ Phase Shift                 100.000
= Required Time                98.383
- Arrival Time                  3.502
= Slack Time                   94.881
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   94.881 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   94.881 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   94.881 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   94.881 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]          | CLK ^ -> Q ^   | DFFSR    | 0.476 | 0.708 |   0.708 |   95.589 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U28                | A ^ -> Y v     | INVX1    | 0.467 | 0.453 |   1.160 |   96.042 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U79                | B v -> Y ^     | NAND3X1  | 0.189 | 0.266 |   1.426 |   96.308 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n193       | A ^ -> Y ^     | BUFX2    | 0.690 | 0.601 |   2.028 |   96.909 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U203               | C ^ -> Y v     | OAI22X1  | 0.316 | 0.265 |   2.293 |   97.174 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U207               | A v -> Y ^     | NOR2X1   | 0.253 | 0.194 |   2.487 |   97.368 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U208               | C ^ -> Y v     | NAND3X1  | 0.163 | 0.100 |   2.587 |   97.468 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U33                | A v -> Y ^     | MUX2X1   | 1.128 | 0.791 |   3.377 |   98.259 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U213               | A ^ -> Y v     | MUX2X1   | 0.398 | 0.125 |   3.502 |   98.383 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4] | D v            | DFFPOSX1 | 0.398 | 0.000 |   3.502 |   98.383 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -94.881 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -94.881 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.881 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.881 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -94.881 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.527
+ Phase Shift                 100.000
= Required Time                98.473
- Arrival Time                  3.588
= Slack Time                   94.886
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   94.886 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   94.886 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   94.886 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   94.886 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q ^   | DFFSR    | 0.499 | 0.728 |   0.728 |   95.614 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U39                | A ^ -> Y v     | INVX2    | 0.264 | 0.242 |   0.970 |   95.856 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | C v -> Y ^     | NAND3X1  | 0.687 | 0.508 |   1.478 |   96.364 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n196       | A ^ -> Y ^     | BUFX2    | 0.975 | 0.799 |   2.277 |   97.163 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U287               | B ^ -> Y v     | OAI22X1  | 0.318 | 0.159 |   2.436 |   97.322 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U288               | B v -> Y ^     | NOR2X1   | 0.195 | 0.170 |   2.606 |   97.492 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U289               | C ^ -> Y v     | NAND3X1  | 0.173 | 0.104 |   2.710 |   97.595 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U2                 | A v -> Y ^     | MUX2X1   | 1.049 | 0.739 |   3.449 |   98.334 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U295               | A ^ -> Y v     | MUX2X1   | 0.382 | 0.138 |   3.587 |   98.473 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7] | D v            | DFFPOSX1 | 0.382 | 0.000 |   3.588 |   98.473 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -94.886 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -94.886 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.886 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.886 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -94.886 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.527
+ Phase Shift                 100.000
= Required Time                98.473
- Arrival Time                  3.585
= Slack Time                   94.888
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   94.888 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   94.888 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   94.888 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   94.888 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q ^   | DFFSR    | 0.499 | 0.728 |   0.728 |   95.616 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U39                | A ^ -> Y v     | INVX2    | 0.264 | 0.242 |   0.970 |   95.858 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | C v -> Y ^     | NAND3X1  | 0.687 | 0.508 |   1.478 |   96.366 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n196       | A ^ -> Y ^     | BUFX2    | 0.975 | 0.799 |   2.277 |   97.165 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U287               | B ^ -> Y v     | OAI22X1  | 0.318 | 0.159 |   2.436 |   97.324 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U288               | B v -> Y ^     | NOR2X1   | 0.195 | 0.170 |   2.606 |   97.494 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U289               | C ^ -> Y v     | NAND3X1  | 0.173 | 0.104 |   2.710 |   97.598 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U2                 | A v -> Y ^     | MUX2X1   | 1.049 | 0.739 |   3.449 |   98.337 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U294               | A ^ -> Y v     | MUX2X1   | 0.382 | 0.136 |   3.585 |   98.473 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][7] | D v            | DFFPOSX1 | 0.382 | 0.000 |   3.585 |   98.473 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -94.888 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -94.888 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.888 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.888 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][7] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -94.888 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.454
+ Phase Shift                 100.000
= Required Time                98.546
- Arrival Time                  3.658
= Slack Time                   94.888
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   94.888 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   94.888 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   94.888 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   94.888 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q ^   | DFFSR    | 0.499 | 0.728 |   0.728 |   95.617 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U39                | A ^ -> Y v     | INVX2    | 0.264 | 0.242 |   0.970 |   95.859 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | C v -> Y ^     | NAND3X1  | 0.687 | 0.508 |   1.478 |   96.366 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n196       | A ^ -> Y ^     | BUFX2    | 0.975 | 0.799 |   2.277 |   97.166 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U233               | A ^ -> Y v     | OAI22X1  | 0.392 | 0.245 |   2.523 |   97.411 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U234               | B v -> Y ^     | NOR2X1   | 0.227 | 0.196 |   2.719 |   97.607 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U235               | C ^ -> Y v     | NAND3X1  | 0.163 | 0.099 |   2.818 |   97.706 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U32                | A v -> Y ^     | MUX2X1   | 0.989 | 0.700 |   3.518 |   98.406 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U245               | A ^ -> Y v     | MUX2X1   | 0.370 | 0.140 |   3.658 |   98.546 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5] | D v            | DFFPOSX1 | 0.370 | 0.000 |   3.658 |   98.546 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -94.888 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -94.888 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.888 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.888 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -94.888 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.449
+ Phase Shift                 100.000
= Required Time                98.551
- Arrival Time                  3.657
= Slack Time                   94.895
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   94.895 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   94.895 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   94.895 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   94.895 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q ^   | DFFSR    | 0.499 | 0.728 |   0.728 |   95.623 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U39                | A ^ -> Y v     | INVX2    | 0.264 | 0.242 |   0.970 |   95.865 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | C v -> Y ^     | NAND3X1  | 0.687 | 0.508 |   1.478 |   96.373 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n196       | A ^ -> Y ^     | BUFX2    | 0.975 | 0.799 |   2.277 |   97.172 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U233               | A ^ -> Y v     | OAI22X1  | 0.392 | 0.245 |   2.523 |   97.417 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U234               | B v -> Y ^     | NOR2X1   | 0.227 | 0.196 |   2.719 |   97.613 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U235               | C ^ -> Y v     | NAND3X1  | 0.163 | 0.099 |   2.818 |   97.712 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U32                | A v -> Y ^     | MUX2X1   | 0.989 | 0.700 |   3.518 |   98.413 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U236               | A ^ -> Y v     | MUX2X1   | 0.369 | 0.138 |   3.656 |   98.551 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][5] | D v            | DFFPOSX1 | 0.369 | 0.000 |   3.657 |   98.551 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -94.895 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -94.895 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.895 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.895 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][5] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -94.895 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.438
+ Phase Shift                 100.000
= Required Time                98.562
- Arrival Time                  3.656
= Slack Time                   94.905
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   94.905 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   94.905 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   94.905 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   94.905 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q ^   | DFFSR    | 0.499 | 0.728 |   0.728 |   95.634 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U39                | A ^ -> Y v     | INVX2    | 0.264 | 0.242 |   0.970 |   95.876 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | C v -> Y ^     | NAND3X1  | 0.687 | 0.508 |   1.478 |   96.384 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n196       | A ^ -> Y ^     | BUFX2    | 0.975 | 0.799 |   2.277 |   97.183 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U233               | A ^ -> Y v     | OAI22X1  | 0.392 | 0.245 |   2.523 |   97.428 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U234               | B v -> Y ^     | NOR2X1   | 0.227 | 0.196 |   2.718 |   97.624 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U235               | C ^ -> Y v     | NAND3X1  | 0.163 | 0.099 |   2.818 |   97.723 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U32                | A v -> Y ^     | MUX2X1   | 0.989 | 0.700 |   3.518 |   98.423 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U242               | A ^ -> Y v     | MUX2X1   | 0.367 | 0.138 |   3.656 |   98.561 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][5] | D v            | DFFPOSX1 | 0.367 | 0.000 |   3.656 |   98.562 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -94.905 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -94.905 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.905 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.905 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][5] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -94.905 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.501
+ Phase Shift                 100.000
= Required Time                98.499
- Arrival Time                  3.586
= Slack Time                   94.913
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   94.913 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   94.913 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   94.913 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   94.913 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q ^   | DFFSR    | 0.499 | 0.728 |   0.728 |   95.641 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U39                | A ^ -> Y v     | INVX2    | 0.264 | 0.242 |   0.970 |   95.883 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | C v -> Y ^     | NAND3X1  | 0.687 | 0.508 |   1.478 |   96.391 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n196       | A ^ -> Y ^     | BUFX2    | 0.975 | 0.799 |   2.277 |   97.190 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U287               | B ^ -> Y v     | OAI22X1  | 0.318 | 0.159 |   2.436 |   97.349 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U288               | B v -> Y ^     | NOR2X1   | 0.195 | 0.170 |   2.606 |   97.519 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U289               | C ^ -> Y v     | NAND3X1  | 0.173 | 0.104 |   2.710 |   97.623 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U2                 | A v -> Y ^     | MUX2X1   | 1.049 | 0.739 |   3.449 |   98.362 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U26                | B ^ -> Y v     | MUX2X1   | 0.378 | 0.137 |   3.586 |   98.498 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][7] | D v            | DFFPOSX1 | 0.378 | 0.000 |   3.586 |   98.499 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -94.913 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -94.913 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.913 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.913 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][7] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -94.913 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.446
+ Phase Shift                 100.000
= Required Time                98.554
- Arrival Time                  3.621
= Slack Time                   94.933
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   94.933 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   94.933 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   94.933 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   94.933 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q ^   | DFFSR    | 0.499 | 0.728 |   0.728 |   95.662 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U39                | A ^ -> Y v     | INVX2    | 0.264 | 0.242 |   0.970 |   95.904 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | C v -> Y ^     | NAND3X1  | 0.687 | 0.508 |   1.478 |   96.412 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n196       | A ^ -> Y ^     | BUFX2    | 0.975 | 0.799 |   2.277 |   97.211 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U260               | A ^ -> Y v     | OAI22X1  | 0.395 | 0.246 |   2.523 |   97.457 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U261               | B v -> Y ^     | NOR2X1   | 0.214 | 0.183 |   2.706 |   97.639 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262               | C ^ -> Y v     | NAND3X1  | 0.160 | 0.093 |   2.799 |   97.732 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U263               | B v -> Y ^     | MUX2X1   | 0.957 | 0.670 |   3.468 |   98.402 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U272               | A ^ -> Y v     | MUX2X1   | 0.368 | 0.152 |   3.620 |   98.554 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][6] | D v            | DFFPOSX1 | 0.368 | 0.000 |   3.621 |   98.554 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -94.933 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -94.933 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.933 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.933 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][6] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -94.933 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.415
+ Phase Shift                 100.000
= Required Time                98.585
- Arrival Time                  3.651
= Slack Time                   94.934
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   94.934 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   94.934 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   94.934 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   94.934 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q ^   | DFFSR    | 0.499 | 0.728 |   0.728 |   95.662 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U39                | A ^ -> Y v     | INVX2    | 0.264 | 0.242 |   0.970 |   95.904 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | C v -> Y ^     | NAND3X1  | 0.687 | 0.508 |   1.478 |   96.412 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n196       | A ^ -> Y ^     | BUFX2    | 0.975 | 0.799 |   2.277 |   97.211 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U233               | A ^ -> Y v     | OAI22X1  | 0.392 | 0.245 |   2.523 |   97.456 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U234               | B v -> Y ^     | NOR2X1   | 0.227 | 0.196 |   2.718 |   97.652 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U235               | C ^ -> Y v     | NAND3X1  | 0.163 | 0.099 |   2.818 |   97.751 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U32                | A v -> Y ^     | MUX2X1   | 0.989 | 0.700 |   3.518 |   98.452 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U241               | A ^ -> Y v     | MUX2X1   | 0.363 | 0.133 |   3.651 |   98.584 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5] | D v            | DFFPOSX1 | 0.363 | 0.000 |   3.651 |   98.585 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -94.934 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -94.934 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.934 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.934 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -94.934 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.413
+ Phase Shift                 100.000
= Required Time                98.587
- Arrival Time                  3.651
= Slack Time                   94.936
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   94.936 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   94.936 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   94.936 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   94.936 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q ^   | DFFSR    | 0.499 | 0.728 |   0.728 |   95.664 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U39                | A ^ -> Y v     | INVX2    | 0.264 | 0.242 |   0.970 |   95.906 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | C v -> Y ^     | NAND3X1  | 0.687 | 0.508 |   1.478 |   96.414 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n196       | A ^ -> Y ^     | BUFX2    | 0.975 | 0.799 |   2.277 |   97.213 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U233               | A ^ -> Y v     | OAI22X1  | 0.392 | 0.245 |   2.523 |   97.459 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U234               | B v -> Y ^     | NOR2X1   | 0.227 | 0.196 |   2.719 |   97.654 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U235               | C ^ -> Y v     | NAND3X1  | 0.163 | 0.099 |   2.818 |   97.754 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U32                | A v -> Y ^     | MUX2X1   | 0.989 | 0.700 |   3.518 |   98.454 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U243               | A ^ -> Y v     | MUX2X1   | 0.362 | 0.132 |   3.651 |   98.586 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5] | D v            | DFFPOSX1 | 0.362 | 0.000 |   3.651 |   98.587 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -94.936 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -94.936 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.936 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.936 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -94.936 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.434
+ Phase Shift                 100.000
= Required Time                98.566
- Arrival Time                  3.625
= Slack Time                   94.940
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   94.940 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   94.940 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   94.940 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   94.940 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q ^   | DFFSR    | 0.499 | 0.728 |   0.728 |   95.669 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U39                | A ^ -> Y v     | INVX2    | 0.264 | 0.242 |   0.970 |   95.910 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | C v -> Y ^     | NAND3X1  | 0.687 | 0.508 |   1.478 |   96.418 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n196       | A ^ -> Y ^     | BUFX2    | 0.975 | 0.799 |   2.277 |   97.218 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U152               | A ^ -> Y v     | OAI22X1  | 0.394 | 0.238 |   2.515 |   97.455 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U153               | B v -> Y ^     | NOR2X1   | 0.213 | 0.181 |   2.696 |   97.636 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U154               | C ^ -> Y v     | NAND3X1  | 0.163 | 0.096 |   2.792 |   97.732 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U35                | A v -> Y ^     | MUX2X1   | 0.976 | 0.693 |   3.485 |   98.425 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U161               | A ^ -> Y v     | MUX2X1   | 0.366 | 0.140 |   3.625 |   98.565 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2] | D v            | DFFPOSX1 | 0.366 | 0.000 |   3.625 |   98.566 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -94.940 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -94.940 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.940 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.940 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -94.940 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.411
+ Phase Shift                 100.000
= Required Time                98.589
- Arrival Time                  3.647
= Slack Time                   94.942
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   94.942 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   94.942 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   94.942 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   94.942 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q ^   | DFFSR    | 0.499 | 0.728 |   0.728 |   95.670 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U39                | A ^ -> Y v     | INVX2    | 0.264 | 0.242 |   0.970 |   95.912 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | C v -> Y ^     | NAND3X1  | 0.687 | 0.508 |   1.478 |   96.420 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n196       | A ^ -> Y ^     | BUFX2    | 0.975 | 0.799 |   2.277 |   97.219 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U233               | A ^ -> Y v     | OAI22X1  | 0.392 | 0.245 |   2.523 |   97.464 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U234               | B v -> Y ^     | NOR2X1   | 0.227 | 0.196 |   2.718 |   97.660 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U235               | C ^ -> Y v     | NAND3X1  | 0.163 | 0.099 |   2.818 |   97.760 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U32                | A v -> Y ^     | MUX2X1   | 0.989 | 0.700 |   3.518 |   98.460 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U240               | A ^ -> Y v     | MUX2X1   | 0.362 | 0.128 |   3.646 |   98.588 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][5] | D v            | DFFPOSX1 | 0.362 | 0.000 |   3.647 |   98.589 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -94.942 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -94.942 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.942 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.942 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][5] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -94.942 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.442
+ Phase Shift                 100.000
= Required Time                98.558
- Arrival Time                  3.609
= Slack Time                   94.949
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   94.949 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   94.949 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   94.949 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   94.949 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q ^   | DFFSR    | 0.499 | 0.728 |   0.728 |   95.677 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U39                | A ^ -> Y v     | INVX2    | 0.264 | 0.242 |   0.970 |   95.919 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | C v -> Y ^     | NAND3X1  | 0.687 | 0.508 |   1.478 |   96.427 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n196       | A ^ -> Y ^     | BUFX2    | 0.975 | 0.799 |   2.277 |   97.226 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U86                | A ^ -> Y v     | OAI22X1  | 0.394 | 0.226 |   2.503 |   97.452 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U87                | B v -> Y ^     | NOR2X1   | 0.203 | 0.170 |   2.673 |   97.622 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U88                | C ^ -> Y v     | NAND3X1  | 0.165 | 0.102 |   2.775 |   97.725 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U37                | A v -> Y ^     | MUX2X1   | 0.975 | 0.691 |   3.466 |   98.415 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U93                | A ^ -> Y v     | MUX2X1   | 0.367 | 0.142 |   3.609 |   98.558 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0] | D v            | DFFPOSX1 | 0.367 | 0.000 |   3.609 |   98.558 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -94.949 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -94.949 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.949 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.949 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -94.949 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.392
+ Phase Shift                 100.000
= Required Time                98.608
- Arrival Time                  3.652
= Slack Time                   94.956
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   94.956 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   94.956 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   94.956 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   94.956 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q ^   | DFFSR    | 0.499 | 0.728 |   0.728 |   95.684 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U39                | A ^ -> Y v     | INVX2    | 0.264 | 0.242 |   0.970 |   95.926 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | C v -> Y ^     | NAND3X1  | 0.687 | 0.508 |   1.478 |   96.434 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n196       | A ^ -> Y ^     | BUFX2    | 0.975 | 0.799 |   2.277 |   97.233 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U233               | A ^ -> Y v     | OAI22X1  | 0.392 | 0.245 |   2.523 |   97.478 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U234               | B v -> Y ^     | NOR2X1   | 0.227 | 0.196 |   2.718 |   97.674 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U235               | C ^ -> Y v     | NAND3X1  | 0.163 | 0.099 |   2.818 |   97.773 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U32                | A v -> Y ^     | MUX2X1   | 0.989 | 0.700 |   3.518 |   98.474 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U9                 | B ^ -> Y v     | MUX2X1   | 0.359 | 0.134 |   3.652 |   98.608 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][5] | D v            | DFFPOSX1 | 0.359 | 0.000 |   3.652 |   98.608 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -94.956 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -94.956 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.956 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.956 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][5] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -94.956 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.398
+ Phase Shift                 100.000
= Required Time                98.602
- Arrival Time                  3.646
= Slack Time                   94.956
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   94.956 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   94.956 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   94.956 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   94.956 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q ^   | DFFSR    | 0.499 | 0.728 |   0.728 |   95.684 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U39                | A ^ -> Y v     | INVX2    | 0.264 | 0.242 |   0.970 |   95.926 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | C v -> Y ^     | NAND3X1  | 0.687 | 0.508 |   1.478 |   96.434 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n196       | A ^ -> Y ^     | BUFX2    | 0.975 | 0.799 |   2.277 |   97.233 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U233               | A ^ -> Y v     | OAI22X1  | 0.392 | 0.245 |   2.523 |   97.479 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U234               | B v -> Y ^     | NOR2X1   | 0.227 | 0.196 |   2.718 |   97.674 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U235               | C ^ -> Y v     | NAND3X1  | 0.163 | 0.099 |   2.818 |   97.774 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U32                | A v -> Y ^     | MUX2X1   | 0.989 | 0.700 |   3.518 |   98.474 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U238               | A ^ -> Y v     | MUX2X1   | 0.360 | 0.127 |   3.645 |   98.601 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][5] | D v            | DFFPOSX1 | 0.360 | 0.000 |   3.646 |   98.602 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -94.956 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -94.956 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.956 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.956 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][5] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -94.956 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.413
+ Phase Shift                 100.000
= Required Time                98.587
- Arrival Time                  3.620
= Slack Time                   94.967
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   94.967 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   94.967 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   94.967 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   94.967 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q ^   | DFFSR    | 0.499 | 0.728 |   0.728 |   95.695 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U39                | A ^ -> Y v     | INVX2    | 0.264 | 0.242 |   0.970 |   95.937 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | C v -> Y ^     | NAND3X1  | 0.687 | 0.508 |   1.478 |   96.445 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n196       | A ^ -> Y ^     | BUFX2    | 0.975 | 0.799 |   2.277 |   97.244 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U152               | A ^ -> Y v     | OAI22X1  | 0.394 | 0.238 |   2.515 |   97.482 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U153               | B v -> Y ^     | NOR2X1   | 0.213 | 0.181 |   2.696 |   97.663 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U154               | C ^ -> Y v     | NAND3X1  | 0.163 | 0.096 |   2.792 |   97.759 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U35                | A v -> Y ^     | MUX2X1   | 0.976 | 0.693 |   3.485 |   98.452 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U155               | A ^ -> Y v     | MUX2X1   | 0.362 | 0.135 |   3.620 |   98.587 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2] | D v            | DFFPOSX1 | 0.362 | 0.000 |   3.620 |   98.587 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -94.967 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -94.967 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.967 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.967 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -94.967 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.406
+ Phase Shift                 100.000
= Required Time                98.594
- Arrival Time                  3.618
= Slack Time                   94.975
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   94.975 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   94.975 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   94.975 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   94.975 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q ^   | DFFSR    | 0.499 | 0.728 |   0.728 |   95.704 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U39                | A ^ -> Y v     | INVX2    | 0.264 | 0.242 |   0.970 |   95.946 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | C v -> Y ^     | NAND3X1  | 0.687 | 0.508 |   1.478 |   96.454 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n196       | A ^ -> Y ^     | BUFX2    | 0.975 | 0.799 |   2.277 |   97.253 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U152               | A ^ -> Y v     | OAI22X1  | 0.394 | 0.238 |   2.515 |   97.491 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U153               | B v -> Y ^     | NOR2X1   | 0.213 | 0.181 |   2.696 |   97.672 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U154               | C ^ -> Y v     | NAND3X1  | 0.163 | 0.096 |   2.792 |   97.768 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U35                | A v -> Y ^     | MUX2X1   | 0.976 | 0.693 |   3.485 |   98.460 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U160               | A ^ -> Y v     | MUX2X1   | 0.361 | 0.133 |   3.618 |   98.593 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2] | D v            | DFFPOSX1 | 0.361 | 0.000 |   3.618 |   98.594 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -94.975 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -94.975 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.975 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.975 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -94.975 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.401
+ Phase Shift                 100.000
= Required Time                98.599
- Arrival Time                  3.616
= Slack Time                   94.983
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   94.983 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   94.983 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   94.983 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   94.983 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q ^   | DFFSR    | 0.499 | 0.728 |   0.728 |   95.711 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U39                | A ^ -> Y v     | INVX2    | 0.264 | 0.242 |   0.970 |   95.953 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | C v -> Y ^     | NAND3X1  | 0.687 | 0.508 |   1.478 |   96.461 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n196       | A ^ -> Y ^     | BUFX2    | 0.975 | 0.799 |   2.277 |   97.260 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U152               | A ^ -> Y v     | OAI22X1  | 0.394 | 0.238 |   2.515 |   97.498 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U153               | B v -> Y ^     | NOR2X1   | 0.213 | 0.181 |   2.696 |   97.679 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U154               | C ^ -> Y v     | NAND3X1  | 0.163 | 0.096 |   2.792 |   97.775 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U35                | A v -> Y ^     | MUX2X1   | 0.976 | 0.693 |   3.485 |   98.468 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U159               | A ^ -> Y v     | MUX2X1   | 0.360 | 0.131 |   3.616 |   98.599 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2] | D v            | DFFPOSX1 | 0.360 | 0.000 |   3.616 |   98.599 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -94.983 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -94.983 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.983 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.983 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -94.983 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.411
+ Phase Shift                 100.000
= Required Time                98.589
- Arrival Time                  3.602
= Slack Time                   94.987
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   94.987 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   94.987 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   94.987 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   94.987 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q ^   | DFFSR    | 0.499 | 0.728 |   0.728 |   95.716 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U39                | A ^ -> Y v     | INVX2    | 0.264 | 0.242 |   0.970 |   95.958 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | C v -> Y ^     | NAND3X1  | 0.687 | 0.508 |   1.478 |   96.465 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n196       | A ^ -> Y ^     | BUFX2    | 0.975 | 0.799 |   2.277 |   97.265 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U86                | A ^ -> Y v     | OAI22X1  | 0.394 | 0.226 |   2.503 |   97.491 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U87                | B v -> Y ^     | NOR2X1   | 0.203 | 0.170 |   2.673 |   97.661 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U88                | C ^ -> Y v     | NAND3X1  | 0.165 | 0.102 |   2.776 |   97.763 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U37                | A v -> Y ^     | MUX2X1   | 0.975 | 0.691 |   3.466 |   98.454 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U101               | A ^ -> Y v     | MUX2X1   | 0.362 | 0.135 |   3.601 |   98.589 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][0] | D v            | DFFPOSX1 | 0.362 | 0.000 |   3.602 |   98.589 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -94.987 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -94.987 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.987 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.987 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][0] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -94.987 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.394
+ Phase Shift                 100.000
= Required Time                98.606
- Arrival Time                  3.615
= Slack Time                   94.991
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   94.991 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   94.991 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   94.991 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   94.991 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q ^   | DFFSR    | 0.499 | 0.728 |   0.728 |   95.719 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U39                | A ^ -> Y v     | INVX2    | 0.264 | 0.242 |   0.970 |   95.961 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | C v -> Y ^     | NAND3X1  | 0.687 | 0.508 |   1.478 |   96.469 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n196       | A ^ -> Y ^     | BUFX2    | 0.975 | 0.799 |   2.277 |   97.268 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U152               | A ^ -> Y v     | OAI22X1  | 0.394 | 0.238 |   2.515 |   97.506 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U153               | B v -> Y ^     | NOR2X1   | 0.213 | 0.181 |   2.696 |   97.687 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U154               | C ^ -> Y v     | NAND3X1  | 0.163 | 0.096 |   2.792 |   97.783 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U35                | A v -> Y ^     | MUX2X1   | 0.976 | 0.693 |   3.485 |   98.476 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U162               | A ^ -> Y v     | MUX2X1   | 0.359 | 0.130 |   3.615 |   98.606 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][2] | D v            | DFFPOSX1 | 0.359 | 0.000 |   3.615 |   98.606 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -94.991 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -94.991 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.991 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.991 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][2] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -94.991 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.561
+ Phase Shift                 100.000
= Required Time                98.439
- Arrival Time                  3.448
= Slack Time                   94.991
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   94.991 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   94.991 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   94.991 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   94.991 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]          | CLK ^ -> Q ^   | DFFSR    | 0.476 | 0.708 |   0.708 |   95.699 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U28                | A ^ -> Y v     | INVX1    | 0.467 | 0.453 |   1.160 |   96.151 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U79                | B v -> Y ^     | NAND3X1  | 0.189 | 0.266 |   1.426 |   96.417 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n193       | A ^ -> Y ^     | BUFX2    | 0.690 | 0.601 |   2.028 |   97.019 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U176               | C ^ -> Y v     | OAI22X1  | 0.307 | 0.250 |   2.278 |   97.269 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U180               | A v -> Y ^     | NOR2X1   | 0.235 | 0.178 |   2.456 |   97.447 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U181               | C ^ -> Y v     | NAND3X1  | 0.166 | 0.104 |   2.560 |   97.551 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U34                | A v -> Y ^     | MUX2X1   | 1.059 | 0.742 |   3.302 |   98.293 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U189               | A ^ -> Y v     | MUX2X1   | 0.388 | 0.146 |   3.448 |   98.439 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][3] | D v            | DFFPOSX1 | 0.388 | 0.000 |   3.448 |   98.439 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -94.991 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -94.991 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.991 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.991 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][3] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -94.991 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.393
+ Phase Shift                 100.000
= Required Time                98.607
- Arrival Time                  3.615
= Slack Time                   94.992
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   94.992 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   94.992 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   94.992 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   94.992 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q ^   | DFFSR    | 0.499 | 0.728 |   0.728 |   95.720 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U39                | A ^ -> Y v     | INVX2    | 0.264 | 0.242 |   0.970 |   95.962 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | C v -> Y ^     | NAND3X1  | 0.687 | 0.508 |   1.478 |   96.470 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n196       | A ^ -> Y ^     | BUFX2    | 0.975 | 0.799 |   2.277 |   97.269 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U152               | A ^ -> Y v     | OAI22X1  | 0.394 | 0.238 |   2.515 |   97.507 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U153               | B v -> Y ^     | NOR2X1   | 0.213 | 0.181 |   2.696 |   97.688 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U154               | C ^ -> Y v     | NAND3X1  | 0.163 | 0.096 |   2.792 |   97.784 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U35                | A v -> Y ^     | MUX2X1   | 0.976 | 0.693 |   3.485 |   98.477 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U164               | A ^ -> Y v     | MUX2X1   | 0.359 | 0.130 |   3.614 |   98.606 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2] | D v            | DFFPOSX1 | 0.359 | 0.000 |   3.615 |   98.607 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -94.992 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -94.992 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.992 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.992 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -94.992 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.402
+ Phase Shift                 100.000
= Required Time                98.598
- Arrival Time                  3.603
= Slack Time                   94.994
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   94.994 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   94.994 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   94.994 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   94.994 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q ^   | DFFSR    | 0.499 | 0.728 |   0.728 |   95.723 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U39                | A ^ -> Y v     | INVX2    | 0.264 | 0.242 |   0.970 |   95.965 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | C v -> Y ^     | NAND3X1  | 0.687 | 0.508 |   1.478 |   96.472 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n196       | A ^ -> Y ^     | BUFX2    | 0.975 | 0.799 |   2.277 |   97.272 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U86                | A ^ -> Y v     | OAI22X1  | 0.394 | 0.226 |   2.503 |   97.498 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U87                | B v -> Y ^     | NOR2X1   | 0.203 | 0.170 |   2.673 |   97.668 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U88                | C ^ -> Y v     | NAND3X1  | 0.165 | 0.102 |   2.775 |   97.770 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U37                | A v -> Y ^     | MUX2X1   | 0.975 | 0.691 |   3.466 |   98.461 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U99                | A ^ -> Y v     | MUX2X1   | 0.361 | 0.137 |   3.603 |   98.597 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][0] | D v            | DFFPOSX1 | 0.361 | 0.000 |   3.603 |   98.598 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -94.994 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -94.994 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.994 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.994 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][0] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -94.994 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.384
+ Phase Shift                 100.000
= Required Time                98.616
- Arrival Time                  3.614
= Slack Time                   95.002
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   95.002 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   95.002 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   95.002 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   95.002 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q ^   | DFFSR    | 0.499 | 0.728 |   0.728 |   95.731 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U39                | A ^ -> Y v     | INVX2    | 0.264 | 0.242 |   0.970 |   95.973 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | C v -> Y ^     | NAND3X1  | 0.687 | 0.508 |   1.478 |   96.480 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n196       | A ^ -> Y ^     | BUFX2    | 0.975 | 0.799 |   2.277 |   97.280 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U152               | A ^ -> Y v     | OAI22X1  | 0.394 | 0.238 |   2.515 |   97.518 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U153               | B v -> Y ^     | NOR2X1   | 0.213 | 0.181 |   2.696 |   97.699 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U154               | C ^ -> Y v     | NAND3X1  | 0.163 | 0.096 |   2.792 |   97.794 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U35                | A v -> Y ^     | MUX2X1   | 0.976 | 0.693 |   3.485 |   98.487 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U157               | A ^ -> Y v     | MUX2X1   | 0.357 | 0.129 |   3.613 |   98.616 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2] | D v            | DFFPOSX1 | 0.357 | 0.000 |   3.614 |   98.616 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.002 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.002 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -95.002 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -95.002 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.002 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.392
+ Phase Shift                 100.000
= Required Time                98.608
- Arrival Time                  3.604
= Slack Time                   95.004
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   95.004 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   95.004 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   95.004 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   95.004 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q ^   | DFFSR    | 0.499 | 0.728 |   0.728 |   95.733 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U39                | A ^ -> Y v     | INVX2    | 0.264 | 0.242 |   0.970 |   95.974 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | C v -> Y ^     | NAND3X1  | 0.687 | 0.508 |   1.478 |   96.482 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n196       | A ^ -> Y ^     | BUFX2    | 0.975 | 0.799 |   2.277 |   97.282 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U86                | A ^ -> Y v     | OAI22X1  | 0.394 | 0.226 |   2.503 |   97.508 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U87                | B v -> Y ^     | NOR2X1   | 0.203 | 0.170 |   2.673 |   97.678 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U88                | C ^ -> Y v     | NAND3X1  | 0.165 | 0.102 |   2.776 |   97.780 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U37                | A v -> Y ^     | MUX2X1   | 0.975 | 0.691 |   3.466 |   98.471 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U38                | B ^ -> Y v     | MUX2X1   | 0.359 | 0.138 |   3.604 |   98.608 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][0] | D v            | DFFPOSX1 | 0.359 | 0.000 |   3.604 |   98.608 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.004 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.004 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -95.004 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -95.004 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][0] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.004 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.381
+ Phase Shift                 100.000
= Required Time                98.619
- Arrival Time                  3.614
= Slack Time                   95.005
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   95.005 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   95.005 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   95.005 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   95.005 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q ^   | DFFSR    | 0.499 | 0.728 |   0.728 |   95.734 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U39                | A ^ -> Y v     | INVX2    | 0.264 | 0.242 |   0.970 |   95.976 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | C v -> Y ^     | NAND3X1  | 0.687 | 0.508 |   1.478 |   96.484 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n196       | A ^ -> Y ^     | BUFX2    | 0.975 | 0.799 |   2.277 |   97.283 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U260               | A ^ -> Y v     | OAI22X1  | 0.395 | 0.246 |   2.523 |   97.529 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U261               | B v -> Y ^     | NOR2X1   | 0.214 | 0.183 |   2.706 |   97.711 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262               | C ^ -> Y v     | NAND3X1  | 0.160 | 0.093 |   2.799 |   97.804 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U263               | B v -> Y ^     | MUX2X1   | 0.957 | 0.670 |   3.469 |   98.474 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U8                 | B ^ -> Y v     | MUX2X1   | 0.357 | 0.145 |   3.614 |   98.619 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][6] | D v            | DFFPOSX1 | 0.357 | 0.000 |   3.614 |   98.619 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.005 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.005 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -95.005 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -95.005 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][6] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.005 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.393
+ Phase Shift                 100.000
= Required Time                98.607
- Arrival Time                  3.602
= Slack Time                   95.006
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   95.006 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   95.006 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   95.006 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   95.006 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q ^   | DFFSR    | 0.499 | 0.728 |   0.728 |   95.734 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U39                | A ^ -> Y v     | INVX2    | 0.264 | 0.242 |   0.970 |   95.976 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | C v -> Y ^     | NAND3X1  | 0.687 | 0.508 |   1.478 |   96.484 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n196       | A ^ -> Y ^     | BUFX2    | 0.975 | 0.799 |   2.277 |   97.283 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U86                | A ^ -> Y v     | OAI22X1  | 0.394 | 0.226 |   2.503 |   97.509 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U87                | B v -> Y ^     | NOR2X1   | 0.203 | 0.170 |   2.673 |   97.679 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U88                | C ^ -> Y v     | NAND3X1  | 0.165 | 0.102 |   2.776 |   97.781 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U37                | A v -> Y ^     | MUX2X1   | 0.975 | 0.691 |   3.466 |   98.472 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U91                | A ^ -> Y v     | MUX2X1   | 0.359 | 0.135 |   3.601 |   98.607 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][0] | D v            | DFFPOSX1 | 0.359 | 0.000 |   3.602 |   98.607 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.006 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.006 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -95.006 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -95.006 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][0] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.006 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.390
+ Phase Shift                 100.000
= Required Time                98.610
- Arrival Time                  3.600
= Slack Time                   95.009
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   95.009 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   95.009 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   95.009 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   95.009 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q ^   | DFFSR    | 0.499 | 0.728 |   0.728 |   95.737 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U39                | A ^ -> Y v     | INVX2    | 0.264 | 0.242 |   0.970 |   95.979 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | C v -> Y ^     | NAND3X1  | 0.687 | 0.508 |   1.478 |   96.487 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n196       | A ^ -> Y ^     | BUFX2    | 0.975 | 0.799 |   2.277 |   97.286 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U86                | A ^ -> Y v     | OAI22X1  | 0.394 | 0.226 |   2.503 |   97.512 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U87                | B v -> Y ^     | NOR2X1   | 0.203 | 0.170 |   2.673 |   97.682 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U88                | C ^ -> Y v     | NAND3X1  | 0.165 | 0.102 |   2.775 |   97.785 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U37                | A v -> Y ^     | MUX2X1   | 0.975 | 0.691 |   3.466 |   98.475 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U98                | A ^ -> Y v     | MUX2X1   | 0.358 | 0.134 |   3.600 |   98.609 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][0] | D v            | DFFPOSX1 | 0.358 | 0.000 |   3.600 |   98.610 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.009 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.009 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -95.009 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -95.009 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][0] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.009 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.394
+ Phase Shift                 100.000
= Required Time                98.606
- Arrival Time                  3.597
= Slack Time                   95.010
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   95.010 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   95.010 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   95.010 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   95.010 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q ^   | DFFSR    | 0.499 | 0.728 |   0.728 |   95.738 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U39                | A ^ -> Y v     | INVX2    | 0.264 | 0.242 |   0.970 |   95.980 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | C v -> Y ^     | NAND3X1  | 0.687 | 0.508 |   1.478 |   96.488 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n196       | A ^ -> Y ^     | BUFX2    | 0.975 | 0.799 |   2.277 |   97.287 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U86                | A ^ -> Y v     | OAI22X1  | 0.394 | 0.226 |   2.503 |   97.513 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U87                | B v -> Y ^     | NOR2X1   | 0.203 | 0.170 |   2.673 |   97.683 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U88                | C ^ -> Y v     | NAND3X1  | 0.165 | 0.102 |   2.775 |   97.785 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U37                | A v -> Y ^     | MUX2X1   | 0.975 | 0.691 |   3.466 |   98.476 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U95                | A ^ -> Y v     | MUX2X1   | 0.359 | 0.130 |   3.596 |   98.606 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][0] | D v            | DFFPOSX1 | 0.359 | 0.000 |   3.597 |   98.606 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.010 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.010 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -95.010 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -95.010 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][0] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.010 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.389
+ Phase Shift                 100.000
= Required Time                98.611
- Arrival Time                  3.598
= Slack Time                   95.013
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   95.013 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   95.013 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   95.013 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   95.013 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q ^   | DFFSR    | 0.499 | 0.728 |   0.728 |   95.742 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U39                | A ^ -> Y v     | INVX2    | 0.264 | 0.242 |   0.970 |   95.984 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | C v -> Y ^     | NAND3X1  | 0.687 | 0.508 |   1.478 |   96.492 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n196       | A ^ -> Y ^     | BUFX2    | 0.975 | 0.799 |   2.277 |   97.291 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U86                | A ^ -> Y v     | OAI22X1  | 0.394 | 0.226 |   2.503 |   97.517 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U87                | B v -> Y ^     | NOR2X1   | 0.203 | 0.170 |   2.673 |   97.687 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U88                | C ^ -> Y v     | NAND3X1  | 0.165 | 0.102 |   2.776 |   97.789 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U37                | A v -> Y ^     | MUX2X1   | 0.975 | 0.691 |   3.466 |   98.480 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U89                | A ^ -> Y v     | MUX2X1   | 0.358 | 0.131 |   3.597 |   98.611 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][0] | D v            | DFFPOSX1 | 0.358 | 0.000 |   3.598 |   98.611 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.013 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.013 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -95.013 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -95.013 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][0] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.013 | 
     +-------------------------------------------------------------------------------------------------------------------+ 

