
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.3/data/ip'.
Command: synth_design -top design_1_wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 23256 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 292.891 ; gain = 82.730
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [C:/Users/roysi/Files/URSS/Verilog/Practice/Practice.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'design_1' [C:/Users/roysi/Files/URSS/Verilog/Practice/Practice.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_cfd_0_0' [C:/Users/roysi/Files/URSS/Verilog/Practice/Practice.runs/synth_1/.Xil/Vivado-24216-XPS-13-9310/realtime/design_1_cfd_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_cfd_0_0' (1#1) [C:/Users/roysi/Files/URSS/Verilog/Practice/Practice.runs/synth_1/.Xil/Vivado-24216-XPS-13-9310/realtime/design_1_cfd_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_lp_filter_2_0_0' [C:/Users/roysi/Files/URSS/Verilog/Practice/Practice.runs/synth_1/.Xil/Vivado-24216-XPS-13-9310/realtime/design_1_lp_filter_2_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_lp_filter_2_0_0' (2#1) [C:/Users/roysi/Files/URSS/Verilog/Practice/Practice.runs/synth_1/.Xil/Vivado-24216-XPS-13-9310/realtime/design_1_lp_filter_2_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_zero_detector_0_0' [C:/Users/roysi/Files/URSS/Verilog/Practice/Practice.runs/synth_1/.Xil/Vivado-24216-XPS-13-9310/realtime/design_1_zero_detector_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_zero_detector_0_0' (3#1) [C:/Users/roysi/Files/URSS/Verilog/Practice/Practice.runs/synth_1/.Xil/Vivado-24216-XPS-13-9310/realtime/design_1_zero_detector_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1' (4#1) [C:/Users/roysi/Files/URSS/Verilog/Practice/Practice.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (5#1) [C:/Users/roysi/Files/URSS/Verilog/Practice/Practice.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 330.199 ; gain = 120.039
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 330.199 ; gain = 120.039
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_cfd_0_0' instantiated as 'design_1_i/cfd_0' [C:/Users/roysi/Files/URSS/Verilog/Practice/Practice.srcs/sources_1/bd/design_1/hdl/design_1.v:30]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_lp_filter_2_0_0' instantiated as 'design_1_i/lp_filter_2_0' [C:/Users/roysi/Files/URSS/Verilog/Practice/Practice.srcs/sources_1/bd/design_1/hdl/design_1.v:34]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_zero_detector_0_0' instantiated as 'design_1_i/zero_detector_0' [C:/Users/roysi/Files/URSS/Verilog/Practice/Practice.srcs/sources_1/bd/design_1/hdl/design_1.v:38]
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/roysi/Files/URSS/Verilog/Practice/Practice.runs/synth_1/.Xil/Vivado-24216-XPS-13-9310/dcp/design_1_zero_detector_0_0_in_context.xdc] for cell 'design_1_i/zero_detector_0'
Finished Parsing XDC File [C:/Users/roysi/Files/URSS/Verilog/Practice/Practice.runs/synth_1/.Xil/Vivado-24216-XPS-13-9310/dcp/design_1_zero_detector_0_0_in_context.xdc] for cell 'design_1_i/zero_detector_0'
Parsing XDC File [C:/Users/roysi/Files/URSS/Verilog/Practice/Practice.runs/synth_1/.Xil/Vivado-24216-XPS-13-9310/dcp_2/design_1_lp_filter_2_0_0_in_context.xdc] for cell 'design_1_i/lp_filter_2_0'
Finished Parsing XDC File [C:/Users/roysi/Files/URSS/Verilog/Practice/Practice.runs/synth_1/.Xil/Vivado-24216-XPS-13-9310/dcp_2/design_1_lp_filter_2_0_0_in_context.xdc] for cell 'design_1_i/lp_filter_2_0'
Parsing XDC File [C:/Users/roysi/Files/URSS/Verilog/Practice/Practice.runs/synth_1/.Xil/Vivado-24216-XPS-13-9310/dcp_3/design_1_cfd_0_0_in_context.xdc] for cell 'design_1_i/cfd_0'
Finished Parsing XDC File [C:/Users/roysi/Files/URSS/Verilog/Practice/Practice.runs/synth_1/.Xil/Vivado-24216-XPS-13-9310/dcp_3/design_1_cfd_0_0_in_context.xdc] for cell 'design_1_i/cfd_0'
Parsing XDC File [C:/Users/roysi/Files/URSS/Verilog/Constraint files/clocks.xdc]
WARNING: [Vivado 12-584] No ports matched 'adc_clk_p_i'. [C:/Users/roysi/Files/URSS/Verilog/Constraint files/clocks.xdc:1]
WARNING: [Vivado 12-584] No ports matched 'adc_dat_a_i[*]'. [C:/Users/roysi/Files/URSS/Verilog/Constraint files/clocks.xdc:3]
WARNING: [Vivado 12-646] clock 'adc_clk' not found. [C:/Users/roysi/Files/URSS/Verilog/Constraint files/clocks.xdc:3]
WARNING: [Vivado 12-584] No ports matched 'adc_dat_b_i[*]'. [C:/Users/roysi/Files/URSS/Verilog/Constraint files/clocks.xdc:4]
WARNING: [Vivado 12-646] clock 'adc_clk' not found. [C:/Users/roysi/Files/URSS/Verilog/Constraint files/clocks.xdc:4]
Finished Parsing XDC File [C:/Users/roysi/Files/URSS/Verilog/Constraint files/clocks.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/roysi/Files/URSS/Verilog/Constraint files/clocks.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/design_1_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Parsing XDC File [C:/Users/roysi/Files/URSS/Verilog/Constraint files/ports.xdc]
WARNING: [Vivado 12-584] No ports matched 'adc_dat_a_i[*]'. [C:/Users/roysi/Files/URSS/Verilog/Constraint files/ports.xdc:9]
WARNING: [Vivado 12-584] No ports matched 'adc_dat_a_i[0]'. [C:/Users/roysi/Files/URSS/Verilog/Constraint files/ports.xdc:12]
WARNING: [Vivado 12-584] No ports matched 'adc_dat_a_i[1]'. [C:/Users/roysi/Files/URSS/Verilog/Constraint files/ports.xdc:13]
WARNING: [Vivado 12-584] No ports matched 'adc_dat_a_i[2]'. [C:/Users/roysi/Files/URSS/Verilog/Constraint files/ports.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'adc_dat_a_i[3]'. [C:/Users/roysi/Files/URSS/Verilog/Constraint files/ports.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'adc_dat_a_i[4]'. [C:/Users/roysi/Files/URSS/Verilog/Constraint files/ports.xdc:16]
WARNING: [Vivado 12-584] No ports matched 'adc_dat_a_i[5]'. [C:/Users/roysi/Files/URSS/Verilog/Constraint files/ports.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'adc_dat_a_i[6]'. [C:/Users/roysi/Files/URSS/Verilog/Constraint files/ports.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'adc_dat_a_i[7]'. [C:/Users/roysi/Files/URSS/Verilog/Constraint files/ports.xdc:19]
WARNING: [Vivado 12-584] No ports matched 'adc_dat_a_i[8]'. [C:/Users/roysi/Files/URSS/Verilog/Constraint files/ports.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'adc_dat_a_i[9]'. [C:/Users/roysi/Files/URSS/Verilog/Constraint files/ports.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'adc_dat_a_i[10]'. [C:/Users/roysi/Files/URSS/Verilog/Constraint files/ports.xdc:22]
WARNING: [Vivado 12-584] No ports matched 'adc_dat_a_i[11]'. [C:/Users/roysi/Files/URSS/Verilog/Constraint files/ports.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'adc_dat_a_i[12]'. [C:/Users/roysi/Files/URSS/Verilog/Constraint files/ports.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'adc_dat_a_i[13]'. [C:/Users/roysi/Files/URSS/Verilog/Constraint files/ports.xdc:25]
WARNING: [Vivado 12-584] No ports matched 'adc_dat_b_i[*]'. [C:/Users/roysi/Files/URSS/Verilog/Constraint files/ports.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'adc_dat_b_i[0]'. [C:/Users/roysi/Files/URSS/Verilog/Constraint files/ports.xdc:30]
WARNING: [Vivado 12-584] No ports matched 'adc_dat_b_i[1]'. [C:/Users/roysi/Files/URSS/Verilog/Constraint files/ports.xdc:31]
WARNING: [Vivado 12-584] No ports matched 'adc_dat_b_i[2]'. [C:/Users/roysi/Files/URSS/Verilog/Constraint files/ports.xdc:32]
WARNING: [Vivado 12-584] No ports matched 'adc_dat_b_i[3]'. [C:/Users/roysi/Files/URSS/Verilog/Constraint files/ports.xdc:33]
WARNING: [Vivado 12-584] No ports matched 'adc_dat_b_i[4]'. [C:/Users/roysi/Files/URSS/Verilog/Constraint files/ports.xdc:34]
WARNING: [Vivado 12-584] No ports matched 'adc_dat_b_i[5]'. [C:/Users/roysi/Files/URSS/Verilog/Constraint files/ports.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'adc_dat_b_i[6]'. [C:/Users/roysi/Files/URSS/Verilog/Constraint files/ports.xdc:36]
WARNING: [Vivado 12-584] No ports matched 'adc_dat_b_i[7]'. [C:/Users/roysi/Files/URSS/Verilog/Constraint files/ports.xdc:37]
WARNING: [Vivado 12-584] No ports matched 'adc_dat_b_i[8]'. [C:/Users/roysi/Files/URSS/Verilog/Constraint files/ports.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'adc_dat_b_i[9]'. [C:/Users/roysi/Files/URSS/Verilog/Constraint files/ports.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'adc_dat_b_i[10]'. [C:/Users/roysi/Files/URSS/Verilog/Constraint files/ports.xdc:40]
WARNING: [Vivado 12-584] No ports matched 'adc_dat_b_i[11]'. [C:/Users/roysi/Files/URSS/Verilog/Constraint files/ports.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'adc_dat_b_i[12]'. [C:/Users/roysi/Files/URSS/Verilog/Constraint files/ports.xdc:42]
WARNING: [Vivado 12-584] No ports matched 'adc_dat_b_i[13]'. [C:/Users/roysi/Files/URSS/Verilog/Constraint files/ports.xdc:43]
WARNING: [Vivado 12-584] No ports matched 'adc_clk_p_i'. [C:/Users/roysi/Files/URSS/Verilog/Constraint files/ports.xdc:47]
WARNING: [Vivado 12-584] No ports matched 'adc_clk_p_i'. [C:/Users/roysi/Files/URSS/Verilog/Constraint files/ports.xdc:49]
WARNING: [Vivado 12-584] No ports matched 'adc_enc_p_o'. [C:/Users/roysi/Files/URSS/Verilog/Constraint files/ports.xdc:54]
WARNING: [Vivado 12-584] No ports matched 'adc_enc_n_o'. [C:/Users/roysi/Files/URSS/Verilog/Constraint files/ports.xdc:55]
WARNING: [Vivado 12-584] No ports matched 'adc_enc_p_o'. [C:/Users/roysi/Files/URSS/Verilog/Constraint files/ports.xdc:57]
WARNING: [Vivado 12-584] No ports matched 'adc_enc_n_o'. [C:/Users/roysi/Files/URSS/Verilog/Constraint files/ports.xdc:58]
WARNING: [Vivado 12-584] No ports matched 'adc_enc_p_o'. [C:/Users/roysi/Files/URSS/Verilog/Constraint files/ports.xdc:60]
WARNING: [Vivado 12-584] No ports matched 'adc_enc_n_o'. [C:/Users/roysi/Files/URSS/Verilog/Constraint files/ports.xdc:61]
WARNING: [Vivado 12-584] No ports matched 'adc_enc_p_o'. [C:/Users/roysi/Files/URSS/Verilog/Constraint files/ports.xdc:63]
WARNING: [Vivado 12-584] No ports matched 'adc_enc_n_o'. [C:/Users/roysi/Files/URSS/Verilog/Constraint files/ports.xdc:64]
WARNING: [Vivado 12-584] No ports matched 'adc_csn_o'. [C:/Users/roysi/Files/URSS/Verilog/Constraint files/ports.xdc:68]
WARNING: [Vivado 12-584] No ports matched 'adc_csn_o'. [C:/Users/roysi/Files/URSS/Verilog/Constraint files/ports.xdc:69]
WARNING: [Vivado 12-584] No ports matched 'adc_csn_o'. [C:/Users/roysi/Files/URSS/Verilog/Constraint files/ports.xdc:70]
WARNING: [Vivado 12-584] No ports matched 'adc_csn_o'. [C:/Users/roysi/Files/URSS/Verilog/Constraint files/ports.xdc:71]
WARNING: [Vivado 12-584] No ports matched 'dac_dat_o[*]'. [C:/Users/roysi/Files/URSS/Verilog/Constraint files/ports.xdc:77]
WARNING: [Vivado 12-584] No ports matched 'dac_dat_o[*]'. [C:/Users/roysi/Files/URSS/Verilog/Constraint files/ports.xdc:78]
WARNING: [Vivado 12-584] No ports matched 'dac_dat_o[*]'. [C:/Users/roysi/Files/URSS/Verilog/Constraint files/ports.xdc:79]
WARNING: [Vivado 12-584] No ports matched 'dac_dat_o[0]'. [C:/Users/roysi/Files/URSS/Verilog/Constraint files/ports.xdc:82]
WARNING: [Vivado 12-584] No ports matched 'dac_dat_o[1]'. [C:/Users/roysi/Files/URSS/Verilog/Constraint files/ports.xdc:83]
WARNING: [Vivado 12-584] No ports matched 'dac_dat_o[2]'. [C:/Users/roysi/Files/URSS/Verilog/Constraint files/ports.xdc:84]
WARNING: [Vivado 12-584] No ports matched 'dac_dat_o[3]'. [C:/Users/roysi/Files/URSS/Verilog/Constraint files/ports.xdc:85]
WARNING: [Vivado 12-584] No ports matched 'dac_dat_o[4]'. [C:/Users/roysi/Files/URSS/Verilog/Constraint files/ports.xdc:86]
WARNING: [Vivado 12-584] No ports matched 'dac_dat_o[5]'. [C:/Users/roysi/Files/URSS/Verilog/Constraint files/ports.xdc:87]
WARNING: [Vivado 12-584] No ports matched 'dac_dat_o[6]'. [C:/Users/roysi/Files/URSS/Verilog/Constraint files/ports.xdc:88]
WARNING: [Vivado 12-584] No ports matched 'dac_dat_o[7]'. [C:/Users/roysi/Files/URSS/Verilog/Constraint files/ports.xdc:89]
WARNING: [Vivado 12-584] No ports matched 'dac_dat_o[8]'. [C:/Users/roysi/Files/URSS/Verilog/Constraint files/ports.xdc:90]
WARNING: [Vivado 12-584] No ports matched 'dac_dat_o[9]'. [C:/Users/roysi/Files/URSS/Verilog/Constraint files/ports.xdc:91]
WARNING: [Vivado 12-584] No ports matched 'dac_dat_o[10]'. [C:/Users/roysi/Files/URSS/Verilog/Constraint files/ports.xdc:92]
WARNING: [Vivado 12-584] No ports matched 'dac_dat_o[11]'. [C:/Users/roysi/Files/URSS/Verilog/Constraint files/ports.xdc:93]
WARNING: [Vivado 12-584] No ports matched 'dac_dat_o[12]'. [C:/Users/roysi/Files/URSS/Verilog/Constraint files/ports.xdc:94]
WARNING: [Vivado 12-584] No ports matched 'dac_dat_o[13]'. [C:/Users/roysi/Files/URSS/Verilog/Constraint files/ports.xdc:95]
WARNING: [Vivado 12-584] No ports matched 'dac_*_o'. [C:/Users/roysi/Files/URSS/Verilog/Constraint files/ports.xdc:99]
WARNING: [Vivado 12-584] No ports matched 'dac_*_o'. [C:/Users/roysi/Files/URSS/Verilog/Constraint files/ports.xdc:100]
WARNING: [Vivado 12-584] No ports matched 'dac_*_o'. [C:/Users/roysi/Files/URSS/Verilog/Constraint files/ports.xdc:101]
WARNING: [Vivado 12-584] No ports matched 'dac_wrt_o'. [C:/Users/roysi/Files/URSS/Verilog/Constraint files/ports.xdc:104]
WARNING: [Vivado 12-584] No ports matched 'dac_sel_o'. [C:/Users/roysi/Files/URSS/Verilog/Constraint files/ports.xdc:105]
WARNING: [Vivado 12-584] No ports matched 'dac_clk_o'. [C:/Users/roysi/Files/URSS/Verilog/Constraint files/ports.xdc:106]
WARNING: [Vivado 12-584] No ports matched 'dac_rst_o'. [C:/Users/roysi/Files/URSS/Verilog/Constraint files/ports.xdc:107]
WARNING: [Vivado 12-584] No ports matched 'dac_pwm_o[*]'. [C:/Users/roysi/Files/URSS/Verilog/Constraint files/ports.xdc:111]
WARNING: [Vivado 12-584] No ports matched 'dac_pwm_o[*]'. [C:/Users/roysi/Files/URSS/Verilog/Constraint files/ports.xdc:112]
WARNING: [Vivado 12-584] No ports matched 'dac_pwm_o[*]'. [C:/Users/roysi/Files/URSS/Verilog/Constraint files/ports.xdc:113]
WARNING: [Vivado 12-584] No ports matched 'dac_pwm_o[0]'. [C:/Users/roysi/Files/URSS/Verilog/Constraint files/ports.xdc:116]
WARNING: [Vivado 12-584] No ports matched 'dac_pwm_o[1]'. [C:/Users/roysi/Files/URSS/Verilog/Constraint files/ports.xdc:117]
WARNING: [Vivado 12-584] No ports matched 'dac_pwm_o[2]'. [C:/Users/roysi/Files/URSS/Verilog/Constraint files/ports.xdc:118]
WARNING: [Vivado 12-584] No ports matched 'dac_pwm_o[3]'. [C:/Users/roysi/Files/URSS/Verilog/Constraint files/ports.xdc:119]
WARNING: [Vivado 12-584] No ports matched 'exp_p_tri_io[*]'. [C:/Users/roysi/Files/URSS/Verilog/Constraint files/ports.xdc:147]
WARNING: [Vivado 12-584] No ports matched 'exp_n_tri_io[*]'. [C:/Users/roysi/Files/URSS/Verilog/Constraint files/ports.xdc:148]
WARNING: [Vivado 12-584] No ports matched 'exp_p_tri_io[*]'. [C:/Users/roysi/Files/URSS/Verilog/Constraint files/ports.xdc:149]
WARNING: [Vivado 12-584] No ports matched 'exp_n_tri_io[*]'. [C:/Users/roysi/Files/URSS/Verilog/Constraint files/ports.xdc:150]
WARNING: [Vivado 12-584] No ports matched 'exp_p_tri_io[*]'. [C:/Users/roysi/Files/URSS/Verilog/Constraint files/ports.xdc:151]
WARNING: [Vivado 12-584] No ports matched 'exp_n_tri_io[*]'. [C:/Users/roysi/Files/URSS/Verilog/Constraint files/ports.xdc:152]
WARNING: [Vivado 12-584] No ports matched 'exp_p_tri_io[*]'. [C:/Users/roysi/Files/URSS/Verilog/Constraint files/ports.xdc:153]
WARNING: [Vivado 12-584] No ports matched 'exp_n_tri_io[*]'. [C:/Users/roysi/Files/URSS/Verilog/Constraint files/ports.xdc:154]
WARNING: [Vivado 12-584] No ports matched 'exp_p_tri_io[0]'. [C:/Users/roysi/Files/URSS/Verilog/Constraint files/ports.xdc:156]
WARNING: [Vivado 12-584] No ports matched 'exp_n_tri_io[0]'. [C:/Users/roysi/Files/URSS/Verilog/Constraint files/ports.xdc:157]
WARNING: [Vivado 12-584] No ports matched 'exp_p_tri_io[1]'. [C:/Users/roysi/Files/URSS/Verilog/Constraint files/ports.xdc:158]
WARNING: [Vivado 12-584] No ports matched 'exp_n_tri_io[1]'. [C:/Users/roysi/Files/URSS/Verilog/Constraint files/ports.xdc:159]
WARNING: [Vivado 12-584] No ports matched 'exp_p_tri_io[2]'. [C:/Users/roysi/Files/URSS/Verilog/Constraint files/ports.xdc:160]
WARNING: [Vivado 12-584] No ports matched 'exp_n_tri_io[2]'. [C:/Users/roysi/Files/URSS/Verilog/Constraint files/ports.xdc:161]
WARNING: [Vivado 12-584] No ports matched 'exp_p_tri_io[3]'. [C:/Users/roysi/Files/URSS/Verilog/Constraint files/ports.xdc:162]
WARNING: [Vivado 12-584] No ports matched 'exp_n_tri_io[3]'. [C:/Users/roysi/Files/URSS/Verilog/Constraint files/ports.xdc:163]
WARNING: [Vivado 12-584] No ports matched 'exp_p_tri_io[4]'. [C:/Users/roysi/Files/URSS/Verilog/Constraint files/ports.xdc:164]
WARNING: [Vivado 12-584] No ports matched 'exp_n_tri_io[4]'. [C:/Users/roysi/Files/URSS/Verilog/Constraint files/ports.xdc:165]
WARNING: [Vivado 12-584] No ports matched 'exp_p_tri_io[5]'. [C:/Users/roysi/Files/URSS/Verilog/Constraint files/ports.xdc:166]
WARNING: [Vivado 12-584] No ports matched 'exp_n_tri_io[5]'. [C:/Users/roysi/Files/URSS/Verilog/Constraint files/ports.xdc:167]
WARNING: [Vivado 12-584] No ports matched 'exp_p_tri_io[6]'. [C:/Users/roysi/Files/URSS/Verilog/Constraint files/ports.xdc:168]
WARNING: [Vivado 12-584] No ports matched 'exp_n_tri_io[6]'. [C:/Users/roysi/Files/URSS/Verilog/Constraint files/ports.xdc:169]
INFO: [Common 17-14] Message 'Vivado 12-584' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [C:/Users/roysi/Files/URSS/Verilog/Constraint files/ports.xdc:169]
Finished Parsing XDC File [C:/Users/roysi/Files/URSS/Verilog/Constraint files/ports.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/roysi/Files/URSS/Verilog/Constraint files/ports.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/design_1_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/roysi/Files/URSS/Verilog/Constraint files/ports.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/roysi/Files/URSS/Verilog/Practice/Practice.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/roysi/Files/URSS/Verilog/Practice/Practice.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 548.945 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:30 . Memory (MB): peak = 548.945 ; gain = 338.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:30 . Memory (MB): peak = 548.945 ; gain = 338.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/cfd_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/lp_filter_2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/zero_detector_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:30 . Memory (MB): peak = 548.945 ; gain = 338.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:30 . Memory (MB): peak = 548.945 ; gain = 338.785
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:31 . Memory (MB): peak = 548.945 ; gain = 338.785
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:47 . Memory (MB): peak = 577.688 ; gain = 367.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:47 . Memory (MB): peak = 577.688 ; gain = 367.527
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:47 . Memory (MB): peak = 587.391 ; gain = 377.230
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:48 . Memory (MB): peak = 587.391 ; gain = 377.230
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:48 . Memory (MB): peak = 587.391 ; gain = 377.230
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:48 . Memory (MB): peak = 587.391 ; gain = 377.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:48 . Memory (MB): peak = 587.391 ; gain = 377.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:48 . Memory (MB): peak = 587.391 ; gain = 377.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:48 . Memory (MB): peak = 587.391 ; gain = 377.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------+----------+
|      |BlackBox name              |Instances |
+------+---------------------------+----------+
|1     |design_1_cfd_0_0           |         1|
|2     |design_1_lp_filter_2_0_0   |         1|
|3     |design_1_zero_detector_0_0 |         1|
+------+---------------------------+----------+

Report Cell Usage: 
+------+---------------------------+------+
|      |Cell                       |Count |
+------+---------------------------+------+
|1     |design_1_cfd_0_0           |     1|
|2     |design_1_lp_filter_2_0_0   |     1|
|3     |design_1_zero_detector_0_0 |     1|
|4     |IBUF                       |     2|
|5     |OBUF                       |     1|
+------+---------------------------+------+

Report Instance Areas: 
+------+-------------+---------+------+
|      |Instance     |Module   |Cells |
+------+-------------+---------+------+
|1     |top          |         |    20|
|2     |  design_1_i |design_1 |    17|
+------+-------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:48 . Memory (MB): peak = 587.391 ; gain = 377.230
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:29 . Memory (MB): peak = 587.391 ; gain = 144.789
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:49 . Memory (MB): peak = 587.391 ; gain = 377.230
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 107 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:44 . Memory (MB): peak = 599.996 ; gain = 384.633
INFO: [Common 17-1381] The checkpoint 'C:/Users/roysi/Files/URSS/Verilog/Practice/Practice.runs/synth_1/design_1_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 599.996 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Aug 12 16:29:14 2023...
