strict digraph "" {
	node [label="\N"];
	"325:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f79df5160d0>",
		fillcolor=firebrick,
		label="325:NS
pwm_ff_1 <= pwm_signal_i;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f79df5160d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_322:AL"	 [def_var="['pwm_ff_1']",
		label="Leaf_322:AL"];
	"325:NS" -> "Leaf_322:AL"	 [cond="[]",
		lineno=None];
	"322:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f79df516590>",
		clk_sens=True,
		fillcolor=gold,
		label="322:AL",
		sens="['clk_i']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['rst_i', 'pwm_signal_i']"];
	"323:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f79df516690>",
		fillcolor=turquoise,
		label="323:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"322:AL" -> "323:BL"	 [cond="[]",
		lineno=None];
	"324:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f79df516350>",
		fillcolor=springgreen,
		label="324:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"324:IF" -> "325:NS"	 [cond="['rst_i']",
		label="!(rst_i)",
		lineno=324];
	"324:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f79df516410>",
		fillcolor=firebrick,
		label="324:NS
pwm_ff_1 <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f79df516410>]",
		style=filled,
		typ=NonblockingSubstitution];
	"324:IF" -> "324:NS"	 [cond="['rst_i']",
		label=rst_i,
		lineno=324];
	"324:NS" -> "Leaf_322:AL"	 [cond="[]",
		lineno=None];
	"323:BL" -> "324:IF"	 [cond="[]",
		lineno=None];
}
