Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Sat May  5 17:40:03 2018
| Host         : DESKTOP-R34659S running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file adder_control_sets_placed.rpt
| Design       : adder
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    24 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      4 |            2 |
|      6 |            1 |
|      8 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            5 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              25 |            9 |
| Yes          | No                    | No                     |               1 |            1 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               6 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------+---------------------+------------------+----------------+
|  Clock Signal  |    Enable Signal    |   Set/Reset Signal  | Slice Load Count | Bel Load Count |
+----------------+---------------------+---------------------+------------------+----------------+
|  clk_IBUF_BUFG | seg_data[4]_i_1_n_0 |                     |                1 |              1 |
|  clk_IBUF_BUFG |                     | scan[3]_i_1_n_0     |                1 |              4 |
|  clk_IBUF_BUFG |                     | state[2]            |                3 |              4 |
|  clk_IBUF_BUFG | seg_data[4]_i_1_n_0 | seg_data[6]_i_1_n_0 |                1 |              6 |
|  clk_IBUF_BUFG |                     |                     |                5 |              8 |
|  clk_IBUF_BUFG |                     | clear               |                5 |             17 |
+----------------+---------------------+---------------------+------------------+----------------+


