From d7aa941f02abbc0e0859d1aefba978de7768f487 Mon Sep 17 00:00:00 2001
From: Hao Bui <hao.bui.yg@renesas.com>
Date: Thu, 30 Jul 2020 18:16:24 +0700
Subject: [PATCH 418/504] ARM: dts: r8a7743: Support VSP control by DU

This patch make changes to vsp device nodes so they can be controlled by
DU and VSPM kernel module.

Signed-off-by: Hao Bui <hao.bui.yg@renesas.com>
---
 arch/arm/boot/dts/r8a7743.dtsi | 46 +++++++++++++++++++++---------------------
 1 file changed, 23 insertions(+), 23 deletions(-)

diff --git a/arch/arm/boot/dts/r8a7743.dtsi b/arch/arm/boot/dts/r8a7743.dtsi
index c8f87e7..c04c809 100644
--- a/arch/arm/boot/dts/r8a7743.dtsi
+++ b/arch/arm/boot/dts/r8a7743.dtsi
@@ -1661,6 +1661,8 @@
 			clock-names = "du.0", "du.1", "lvds.0";
 			status = "disabled";
 
+			vsps = <&vspd0 &vspd1>;
+
 			ports {
 				#address-cells = <1>;
 				#size-cells = <0>;
@@ -1752,46 +1754,44 @@
 			renesas,#ch = <0>;
 		};
 
-		vsp@fe928000 {
-			compatible = "renesas,vsp1";
+		vspm@fe928000 {
+			compatible = "renesas,vspm-vsps", "renesas-vspm";
 			reg = <0 0xfe928000 0 0x8000>;
 			interrupts = <GIC_SPI 267 IRQ_TYPE_LEVEL_HIGH>;
 			clocks = <&mstp1_clks R8A7743_CLK_VSP1_S>;
 			power-domains = <&cpg_clocks>;
-
-			renesas,has-lut;
-			renesas,has-sru;
-			renesas,#rpf = <5>;
-			renesas,#uds = <1>;
-			renesas,#wpf = <4>;
 		};
 
-		vsp@fe930000 {
-			compatible = "renesas,vsp1";
+		vspm@fe930000 {
+			compatible = "renesas,vspm-vspdu0", "renesas-vspm";
 			reg = <0 0xfe930000 0 0x8000>;
 			interrupts = <GIC_SPI 246 IRQ_TYPE_LEVEL_HIGH>;
 			clocks = <&mstp1_clks R8A7743_CLK_VSP1_DU0>;
 			power-domains = <&cpg_clocks>;
-
-			renesas,has-lif;
-			renesas,has-lut;
-			renesas,#rpf = <4>;
-			renesas,#uds = <1>;
-			renesas,#wpf = <1>;
 		};
 
-		vsp@fe938000 {
-			compatible = "renesas,vsp1";
+		vspm@fe938000 {
+			compatible = "renesas,vspdu1", "renesas-vspm";
 			reg = <0 0xfe938000 0 0x8000>;
 			interrupts = <GIC_SPI 247 IRQ_TYPE_LEVEL_HIGH>;
 			clocks = <&mstp1_clks R8A7743_CLK_VSP1_DU1>;
 			power-domains = <&cpg_clocks>;
+		};
 
-			renesas,has-lif;
-			renesas,has-lut;
-			renesas,#rpf = <4>;
-			renesas,#uds = <1>;
-			renesas,#wpf = <1>;
+		vspd0: vspd0@fe930000 {
+			compatible = "renesas,vsp2";
+			reg = <0 0xfe930000 0 0x7404>;
+			interrupts = <0 246 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&mstp1_clks R8A7743_CLK_VSP1_DU0>;
+			power-domains = <&cpg_clocks>;
+		};
+
+		vspd1: vspd1@fe938000 {
+			compatible = "renesas,vsp2";
+			reg = <0 0xfe938000 0 0x7404>;
+			interrupts = <GIC_SPI 247 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&mstp1_clks R8A7743_CLK_VSP1_DU1>;
+			power-domains = <&cpg_clocks>;
 		};
 
 		sgx@fd800000 {
-- 
2.7.4

