/**
 * Memory of 4K registers, each 16 bit-wide. Out holds the value
 * stored at the memory location specified by address. If load==1, then 
 * the in value is loaded into the memory location specified by address 
 * (the loaded value will be emitted to out from the next time step onward).
 */

CHIP RAM4K {
    IN in[16], load, address[12];
    OUT out[16];

    PARTS:
	DMux8Way (in=load, sel=address[0..2], a=a, b=b, c=c, d=d, e=e, f=f, g=g, h=h);
	RAM512 (in=in, load=a, address=address[3..11], out=out0);
	RAM512 (in=in, load=b, address=address[3..11], out=out1);
	RAM512 (in=in, load=c, address=address[3..11], out=out2);
	RAM512 (in=in, load=d, address=address[3..11], out=out3);
	RAM512 (in=in, load=e, address=address[3..11], out=out4);
	RAM512 (in=in, load=f, address=address[3..11], out=out5);
	RAM512 (in=in, load=g, address=address[3..11], out=out6);
	RAM512 (in=in, load=h, address=address[3..11], out=out7);
	Mux8Way16 (a=out0, b=out1, c=out2, d=out3, e=out4, f=out5, g=out6, h=out7, sel=address[0..2], out=out);	
}
