Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | O-2018.06-DWBB_201806.4 |     *     |
| Licensed DW Building Blocks        | O-2018.06-DWBB_201806.4 |     *     |
============================================================================


Information: There are 96 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition ff1p16vn40c set on design fp16MAC has different process,
voltage and temperatures parameters than the parameters at which target library 
saed32rvt_ss0p95v125c is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'encoder_add'
  Processing 'fp16adder'
  Processing 'encoder'
  Processing 'G_Cell_0'
  Processing 'RCA_bw12'
  Processing 'RCA_bw16'
  Processing 'RCA_bw11'
  Processing 'RCA_bw9_0'
  Processing 'RCA_bw8_0'
  Processing 'full_adder_0'
  Processing 'Adder5_0'
  Processing 'Adder4_0'
  Processing 'half_adder_0'
  Processing 'Adder3_0'
  Processing 'Adder2_0'
  Processing 'vedic_4bit_0'
  Processing 'RCA_bw4_0'
  Processing 'karastuba_6bit_0'
  Processing 'karastuba_11bit'
  Processing 'menMult'
  Processing 'RCA_bw5_0'
  Processing 'biasAdder'
  Processing 'fp16multiplier'
  Processing 'fp16MAC'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'fp16adder_DW01_add_0'
  Mapping 'DW_leftsh'
Information: Added key list 'DesignWare' to design 'fp16adder'. (DDB-72)
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Processing 'fp16adder_DW01_inc_0'
  Processing 'fp16adder_DW01_add_1'
  Processing 'fp16adder_DW01_sub_0'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Processing 'fp16adder_DW01_inc_1'
  Processing 'fp16adder_DW01_sub_1'
  Processing 'fp16adder_DW01_sub_2'
  Processing 'fp16adder_DW01_inc_2'
  Processing 'fp16adder_DW01_sub_3'
  Processing 'fp16adder_DW01_sub_4'
  Processing 'fp16adder_DW01_add_2'
  Processing 'fp16adder_DW01_add_3'
  Processing 'fp16adder_DW01_sub_5'
  Processing 'fp16adder_DW01_add_4'
  Processing 'fp16adder_DW01_add_5'
  Processing 'fp16adder_DW01_add_6'

  Beginning Mapping Optimizations  (High effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:04    7998.7     35.46     209.4    8640.4                          
    0:00:04    7917.3     18.53     115.6    8578.1                          
    0:00:04    7917.3     18.53     115.6    8578.1                          
    0:00:04    7919.6     18.52     115.6    8578.1                          
    0:00:04    7919.6     18.52     115.6    8578.1                          
    0:00:05    7294.2    739.76    8029.6      22.5                          
    0:00:05    7438.0  35588.98  639607.0       4.5                          
    0:00:05    7324.7 142438.55 2564039.0       2.3                          
    0:00:05    7418.2 142484.64 2564737.2      10.3                          
    0:00:05    7385.2  35546.07  639845.2      11.6                          
    0:00:05    7361.0 142427.28 2563711.0      11.6                          
    0:00:05    7378.6 707833.75 8230807.0       0.0                          
    0:00:05    7417.2  38124.86  686292.6       0.0                          
    0:00:05    7406.5  38133.76  686354.5      15.6                          
    0:00:05    7407.5  38158.83  686852.4       4.3                          
    0:00:05    7407.5  38158.83  686852.4       4.3                          
    0:00:05    7407.5  38158.83  686852.4       4.3                          
    0:00:05    7407.5  38158.83  686852.4       4.3                          
    0:00:05    7404.5  38158.83  686857.7       2.7                          
    0:00:05    7401.4  38158.83  686865.9       1.2                          
    0:00:05    7398.4  38158.83  686868.4       0.0                          
    0:00:05    7398.4  38158.83  686868.4       0.0                          
    0:00:05    7398.4  38158.83  686868.4       0.0                          
    0:00:05    7398.4  38158.83  686868.4       0.0                          
    0:00:06    7483.8  16714.38  300830.9       3.9 a1/sum_reg[13]/D         
    0:00:06    7523.2      0.58       7.7      22.5 a1/sum_reg[10]/D         
    0:00:06    7522.9      0.00       0.0       9.5                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:06    7522.9      0.00       0.0       9.5                          
    0:00:06    7522.9      0.00       0.0       9.5                          
    0:00:06    7522.9      0.00       0.0       9.5                          


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:06    7522.9      0.00       0.0       9.5                          
    0:00:06    7526.5      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:06    7526.5      0.00       0.0       0.0                          
    0:00:06    7526.5      0.00       0.0       0.0                          
    0:00:06    7272.6      2.56      27.7       1.1                          
    0:00:06    7133.8      0.00       0.0       0.0                          
    0:00:06    7049.4      0.00       0.0       0.0                          
    0:00:06    7016.2      0.00       0.0       0.0                          
    0:00:06    7010.8      0.00       0.0       0.0                          
    0:00:06    7010.8      0.00       0.0       0.0                          
    0:00:06    7010.8      0.00       0.0       0.0                          
    0:00:06    6885.8      0.00       0.0       0.0                          
    0:00:06    6885.8      0.00       0.0       0.0                          
    0:00:06    6885.8      0.00       0.0       0.0                          
    0:00:06    6885.8      0.00       0.0       0.0                          
    0:00:06    6885.8      0.00       0.0       0.0                          
    0:00:06    6885.8      0.00       0.0       0.0                          
    0:00:06    6840.3      0.00       0.0       0.0                          
    0:00:06    6839.3      0.00       0.0       0.0                          
    0:00:06    6839.3      0.00       0.0       0.0                          
    0:00:06    6839.3      0.00       0.0       0.0                          
    0:00:06    6839.3      0.00       0.0       0.0                          
    0:00:06    6839.3      0.00       0.0       0.0                          
    0:00:06    6839.3      0.00       0.0       0.0                          
    0:00:06    6839.3      0.00       0.0       0.0                          


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
