
****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source red_pitaya_vivado.tcl
# set path_rtl rtl
# set path_ip  ip
# set path_sdc sdc
# set path_out out
# set path_sdk sdk
# file mkdir $path_out
# file mkdir $path_sdk
# set part xc7z010clg400-1
# create_project -in_memory -part $part
# source                            $path_ip/system_bd.tcl
## set scripts_vivado_version 2020.1
## set current_vivado_version [version -short]
## if { [string first $scripts_vivado_version $current_vivado_version] == -1 } {
##    puts ""
##    puts "ERROR: This script was generated using Vivado <$scripts_vivado_version> and is being run in <$current_vivado_version> of Vivado. Please run the script in Vivado <$scripts_vivado_version> then open the design in Vivado <$current_vivado_version>. Upgrade the design by running \"Tools => Report => Report IP Status...\", then run write_bd_tcl to create an updated script."
## 
##    return 1
## }
## if { [get_projects -quiet] eq "" } {
##    puts "ERROR: Please open or create a project!"
##    return 1
## }
## set design_name system
## set errMsg ""
## set nRet 0
## set cur_design [current_bd_design -quiet]
## set list_cells [get_bd_cells -quiet]
## if { ${design_name} eq "" } {
##    # USE CASES:
##    #    1) Design_name not set
## 
##    set errMsg "ERROR: Please set the variable <design_name> to a non-empty value."
##    set nRet 1
## 
## } elseif { ${cur_design} ne "" && ${list_cells} eq "" } {
##    # USE CASES:
##    #    2): Current design opened AND is empty AND names same.
##    #    3): Current design opened AND is empty AND names diff; design_name NOT in project.
##    #    4): Current design opened AND is empty AND names diff; design_name exists in project.
## 
##    if { $cur_design ne $design_name } {
##       puts "INFO: Changing value of <design_name> from <$design_name> to <$cur_design> since current design is empty."
##       set design_name [get_property NAME $cur_design]
##    }
##    puts "INFO: Constructing design in IPI design <$cur_design>..."
## 
## } elseif { ${cur_design} ne "" && $list_cells ne "" && $cur_design eq $design_name } {
##    # USE CASES:
##    #    5) Current design opened AND has components AND same names.
## 
##    set errMsg "ERROR: Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
##    set nRet 1
## } elseif { [get_files -quiet ${design_name}.bd] ne "" } {
##    # USE CASES: 
##    #    6) Current opened design, has components, but diff names, design_name exists in project.
##    #    7) No opened design, design_name exists in project.
## 
##    set errMsg "ERROR: Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
##    set nRet 2
## 
## } else {
##    # USE CASES:
##    #    8) No opened design, design_name not in project.
##    #    9) Current opened design, has components, but diff names, design_name not in project.
## 
##    puts "INFO: Currently there is no design <$design_name> in project, so creating one..."
## 
##    create_bd_design $design_name
## 
##    puts "INFO: Making design <$design_name> as current_bd_design."
##    current_bd_design $design_name
## 
## }
INFO: Currently there is no design <system> in project, so creating one...
Wrote  : </home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/system.bd> 
INFO: Making design <system> as current_bd_design.
## puts "INFO: Currently the variable <design_name> is equal to \"$design_name\"."
INFO: Currently the variable <design_name> is equal to "system".
## if { $nRet != 0 } {
##    puts $errMsg
##    return $nRet
## }
## proc create_root_design { parentCell } {
## 
##   if { $parentCell eq "" } {
##      set parentCell [get_bd_cells /]
##   }
## 
##   # Get object for parentCell
##   set parentObj [get_bd_cells $parentCell]
##   if { $parentObj == "" } {
##      puts "ERROR: Unable to find parent cell <$parentCell>!"
##      return
##   }
## 
##   # Make sure parentObj is hier blk
##   set parentType [get_property TYPE $parentObj]
##   if { $parentType ne "hier" } {
##      puts "ERROR: Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."
##      return
##   }
## 
##   # Save current instance; Restore later
##   set oldCurInst [current_bd_instance .]
## 
##   # Set parent object as current
##   current_bd_instance $parentObj
## 
## 
##   # Create interface ports
##   set DDR [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:ddrx_rtl:1.0 DDR ]
##   set FIXED_IO [ create_bd_intf_port -mode Master -vlnv xilinx.com:display_processing_system7:fixedio_rtl:1.0 FIXED_IO ]
##   set M_AXI_GP0 [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M_AXI_GP0 ]
##   set_property -dict [ list \
## CONFIG.ADDR_WIDTH {32} \
## CONFIG.DATA_WIDTH {32} \
## CONFIG.FREQ_HZ {125000000} \
## CONFIG.PROTOCOL {AXI3} \
##  ] $M_AXI_GP0
##   set S_AXI_HP0 [ create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_AXI_HP0 ]
##   set_property -dict [ list \
## CONFIG.ADDR_WIDTH {32} \
## CONFIG.ARUSER_WIDTH {0} \
## CONFIG.AWUSER_WIDTH {0} \
## CONFIG.BUSER_WIDTH {0} \
## CONFIG.DATA_WIDTH {64} \
## CONFIG.FREQ_HZ {125000000} \
## CONFIG.HAS_BRESP {1} \
## CONFIG.HAS_BURST {1} \
## CONFIG.HAS_CACHE {1} \
## CONFIG.HAS_LOCK {1} \
## CONFIG.HAS_PROT {1} \
## CONFIG.HAS_QOS {1} \
## CONFIG.HAS_REGION {1} \
## CONFIG.HAS_RRESP {1} \
## CONFIG.HAS_WSTRB {1} \
## CONFIG.ID_WIDTH {0} \
## CONFIG.MAX_BURST_LENGTH {16} \
## CONFIG.NUM_READ_OUTSTANDING {1} \
## CONFIG.NUM_WRITE_OUTSTANDING {1} \
## CONFIG.PHASE {0.000} \
## CONFIG.PROTOCOL {AXI3} \
## CONFIG.READ_WRITE_MODE {READ_WRITE} \
## CONFIG.RUSER_WIDTH {0} \
## CONFIG.SUPPORTS_NARROW_BURST {1} \
## CONFIG.WUSER_WIDTH {0} \
##  ] $S_AXI_HP0
##   set S_AXI_HP1 [ create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_AXI_HP1 ]
##   set_property -dict [ list \
## CONFIG.ADDR_WIDTH {32} \
## CONFIG.ARUSER_WIDTH {0} \
## CONFIG.AWUSER_WIDTH {0} \
## CONFIG.BUSER_WIDTH {0} \
## CONFIG.DATA_WIDTH {64} \
## CONFIG.FREQ_HZ {125000000} \
## CONFIG.HAS_BRESP {1} \
## CONFIG.HAS_BURST {1} \
## CONFIG.HAS_CACHE {1} \
## CONFIG.HAS_LOCK {1} \
## CONFIG.HAS_PROT {1} \
## CONFIG.HAS_QOS {1} \
## CONFIG.HAS_REGION {1} \
## CONFIG.HAS_RRESP {1} \
## CONFIG.HAS_WSTRB {1} \
## CONFIG.ID_WIDTH {0} \
## CONFIG.MAX_BURST_LENGTH {16} \
## CONFIG.NUM_READ_OUTSTANDING {1} \
## CONFIG.NUM_WRITE_OUTSTANDING {1} \
## CONFIG.PHASE {0.000} \
## CONFIG.PROTOCOL {AXI3} \
## CONFIG.READ_WRITE_MODE {READ_WRITE} \
## CONFIG.RUSER_WIDTH {0} \
## CONFIG.SUPPORTS_NARROW_BURST {1} \
## CONFIG.WUSER_WIDTH {0} \
##  ] $S_AXI_HP1
##   set Vaux0 [ create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:diff_analog_io_rtl:1.0 Vaux0 ]
##   set Vaux1 [ create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:diff_analog_io_rtl:1.0 Vaux1 ]
##   set Vaux8 [ create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:diff_analog_io_rtl:1.0 Vaux8 ]
##   set Vaux9 [ create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:diff_analog_io_rtl:1.0 Vaux9 ]
##   set Vp_Vn [ create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:diff_analog_io_rtl:1.0 Vp_Vn ]
## 
##   # Create ports
##   set FCLK_CLK0 [ create_bd_port -dir O -type clk FCLK_CLK0 ]
##   set FCLK_CLK1 [ create_bd_port -dir O -type clk FCLK_CLK1 ]
##   set FCLK_CLK2 [ create_bd_port -dir O -type clk FCLK_CLK2 ]
##   set FCLK_CLK3 [ create_bd_port -dir O -type clk FCLK_CLK3 ]
##   set FCLK_RESET0_N [ create_bd_port -dir O -type rst FCLK_RESET0_N ]
##   set FCLK_RESET1_N [ create_bd_port -dir O -type rst FCLK_RESET1_N ]
##   set FCLK_RESET2_N [ create_bd_port -dir O -type rst FCLK_RESET2_N ]
##   set FCLK_RESET3_N [ create_bd_port -dir O -type rst FCLK_RESET3_N ]
##   set M_AXI_GP0_ACLK [ create_bd_port -dir I -type clk M_AXI_GP0_ACLK ]
##   set_property -dict [ list \
## CONFIG.ASSOCIATED_BUSIF {M_AXI_GP0} \
## CONFIG.FREQ_HZ {125000000} \
##  ] $M_AXI_GP0_ACLK
##   set S_AXI_HP0_aclk [ create_bd_port -dir I -type clk S_AXI_HP0_aclk ]
##   set_property -dict [ list \
## CONFIG.FREQ_HZ {125000000} \
##  ] $S_AXI_HP0_aclk
##   set S_AXI_HP1_aclk [ create_bd_port -dir I -type clk S_AXI_HP1_aclk ]
##   set_property -dict [ list \
## CONFIG.FREQ_HZ {125000000} \
##  ] $S_AXI_HP1_aclk
## 
##   # Create instance: axi_protocol_converter_0, and set properties
##   set axi_protocol_converter_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_protocol_converter:2.1 axi_protocol_converter_0 ]
## 
##   # Create instance: proc_sys_reset, and set properties
##   set proc_sys_reset [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset ]
##   set_property -dict [ list \
## CONFIG.C_EXT_RST_WIDTH {1} \
##  ] $proc_sys_reset
## 
##   # Create instance: processing_system7, and set properties
##   set processing_system7 [ create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7 ]
##   set_property -dict [ list \
## CONFIG.PCW_ENET0_ENET0_IO {MIO 16 .. 27} \
## CONFIG.PCW_ENET0_GRP_MDIO_ENABLE {1} \
## CONFIG.PCW_ENET0_PERIPHERAL_CLKSRC {IO PLL} \
## CONFIG.PCW_ENET0_PERIPHERAL_ENABLE {1} \
## CONFIG.PCW_EN_CLK1_PORT {1} \
## CONFIG.PCW_EN_CLK2_PORT {1} \
## CONFIG.PCW_EN_CLK3_PORT {1} \
## CONFIG.PCW_EN_RST1_PORT {1} \
## CONFIG.PCW_EN_RST2_PORT {1} \
## CONFIG.PCW_EN_RST3_PORT {1} \
## CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {125} \
## CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ {250} \
## CONFIG.PCW_FPGA3_PERIPHERAL_FREQMHZ {200} \
## CONFIG.PCW_GPIO_MIO_GPIO_ENABLE {1} \
## CONFIG.PCW_I2C0_I2C0_IO {MIO 50 .. 51} \
## CONFIG.PCW_I2C0_PERIPHERAL_ENABLE {1} \
## CONFIG.PCW_IRQ_F2P_INTR {1} \
## CONFIG.PCW_MIO_16_PULLUP {disabled} \
## CONFIG.PCW_MIO_16_SLEW {fast} \
## CONFIG.PCW_MIO_17_PULLUP {disabled} \
## CONFIG.PCW_MIO_17_SLEW {fast} \
## CONFIG.PCW_MIO_18_PULLUP {disabled} \
## CONFIG.PCW_MIO_18_SLEW {fast} \
## CONFIG.PCW_MIO_19_PULLUP {disabled} \
## CONFIG.PCW_MIO_19_SLEW {fast} \
## CONFIG.PCW_MIO_20_PULLUP {disabled} \
## CONFIG.PCW_MIO_20_SLEW {fast} \
## CONFIG.PCW_MIO_21_PULLUP {disabled} \
## CONFIG.PCW_MIO_21_SLEW {fast} \
## CONFIG.PCW_MIO_22_PULLUP {disabled} \
## CONFIG.PCW_MIO_22_SLEW {fast} \
## CONFIG.PCW_MIO_23_PULLUP {disabled} \
## CONFIG.PCW_MIO_23_SLEW {fast} \
## CONFIG.PCW_MIO_24_PULLUP {disabled} \
## CONFIG.PCW_MIO_24_SLEW {fast} \
## CONFIG.PCW_MIO_25_PULLUP {disabled} \
## CONFIG.PCW_MIO_25_SLEW {fast} \
## CONFIG.PCW_MIO_26_PULLUP {disabled} \
## CONFIG.PCW_MIO_26_SLEW {fast} \
## CONFIG.PCW_MIO_27_PULLUP {disabled} \
## CONFIG.PCW_MIO_27_SLEW {fast} \
## CONFIG.PCW_MIO_28_PULLUP {disabled} \
## CONFIG.PCW_MIO_28_SLEW {fast} \
## CONFIG.PCW_MIO_29_PULLUP {disabled} \
## CONFIG.PCW_MIO_29_SLEW {fast} \
## CONFIG.PCW_MIO_30_PULLUP {disabled} \
## CONFIG.PCW_MIO_30_SLEW {fast} \
## CONFIG.PCW_MIO_31_PULLUP {disabled} \
## CONFIG.PCW_MIO_31_SLEW {fast} \
## CONFIG.PCW_MIO_32_PULLUP {disabled} \
## CONFIG.PCW_MIO_32_SLEW {fast} \
## CONFIG.PCW_MIO_33_PULLUP {disabled} \
## CONFIG.PCW_MIO_33_SLEW {fast} \
## CONFIG.PCW_MIO_34_PULLUP {disabled} \
## CONFIG.PCW_MIO_34_SLEW {fast} \
## CONFIG.PCW_MIO_35_PULLUP {disabled} \
## CONFIG.PCW_MIO_35_SLEW {fast} \
## CONFIG.PCW_MIO_36_PULLUP {disabled} \
## CONFIG.PCW_MIO_36_SLEW {fast} \
## CONFIG.PCW_MIO_37_PULLUP {disabled} \
## CONFIG.PCW_MIO_37_SLEW {fast} \
## CONFIG.PCW_MIO_38_PULLUP {disabled} \
## CONFIG.PCW_MIO_38_SLEW {fast} \
## CONFIG.PCW_MIO_39_PULLUP {disabled} \
## CONFIG.PCW_MIO_39_SLEW {fast} \
## CONFIG.PCW_PRESET_BANK1_VOLTAGE {LVCMOS 2.5V} \
## CONFIG.PCW_QSPI_PERIPHERAL_CLKSRC {IO PLL} \
## CONFIG.PCW_QSPI_PERIPHERAL_ENABLE {1} \
## CONFIG.PCW_QSPI_PERIPHERAL_FREQMHZ {125} \
## CONFIG.PCW_SD0_GRP_CD_ENABLE {1} \
## CONFIG.PCW_SD0_GRP_CD_IO {MIO 46} \
## CONFIG.PCW_SD0_GRP_WP_ENABLE {1} \
## CONFIG.PCW_SD0_GRP_WP_IO {MIO 47} \
## CONFIG.PCW_SD0_PERIPHERAL_ENABLE {1} \
## CONFIG.PCW_SPI0_PERIPHERAL_ENABLE {0} \
## CONFIG.PCW_SPI1_PERIPHERAL_ENABLE {1} \
## CONFIG.PCW_SPI1_SPI1_IO {MIO 10 .. 15} \
## CONFIG.PCW_TTC0_PERIPHERAL_ENABLE {1} \
## CONFIG.PCW_UART0_PERIPHERAL_ENABLE {1} \
## CONFIG.PCW_UART0_UART0_IO {MIO 14 .. 15} \
## CONFIG.PCW_UART1_PERIPHERAL_ENABLE {1} \
## CONFIG.PCW_UART1_UART1_IO {MIO 8 .. 9} \
## CONFIG.PCW_UIPARAM_DDR_BUS_WIDTH {16 Bit} \
## CONFIG.PCW_UIPARAM_DDR_PARTNO {MT41J256M16 RE-125} \
## CONFIG.PCW_USB0_PERIPHERAL_ENABLE {1} \
## CONFIG.PCW_USB0_RESET_ENABLE {1} \
## CONFIG.PCW_USB0_RESET_IO {MIO 48} \
## CONFIG.PCW_USE_FABRIC_INTERRUPT {1} \
## CONFIG.PCW_USE_M_AXI_GP1 {1} \
## CONFIG.PCW_USE_S_AXI_HP0 {1} \
## CONFIG.PCW_USE_S_AXI_HP1 {1} \
##  ] $processing_system7
## 
##   # Create instance: xadc, and set properties
##   set xadc [ create_bd_cell -type ip -vlnv xilinx.com:ip:xadc_wiz:3.3 xadc ]
##   set_property -dict [ list \
## CONFIG.CHANNEL_ENABLE_VAUXP0_VAUXN0 {true} \
## CONFIG.CHANNEL_ENABLE_VAUXP1_VAUXN1 {true} \
## CONFIG.CHANNEL_ENABLE_VAUXP8_VAUXN8 {true} \
## CONFIG.CHANNEL_ENABLE_VAUXP9_VAUXN9 {true} \
## CONFIG.CHANNEL_ENABLE_VP_VN {true} \
## CONFIG.ENABLE_AXI4STREAM {false} \
## CONFIG.EXTERNAL_MUX_CHANNEL {VP_VN} \
## CONFIG.SEQUENCER_MODE {Off} \
## CONFIG.SINGLE_CHANNEL_SELECTION {TEMPERATURE} \
## CONFIG.XADC_STARUP_SELECTION {independent_adc} \
##  ] $xadc
## 
##   # Create instance: xlconstant, and set properties
##   set xlconstant [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant ]
## 
##   # Create interface connections
##   connect_bd_intf_net -intf_net Vaux0_1 [get_bd_intf_ports Vaux0] [get_bd_intf_pins xadc/Vaux0]
##   connect_bd_intf_net -intf_net Vaux1_1 [get_bd_intf_ports Vaux1] [get_bd_intf_pins xadc/Vaux1]
##   connect_bd_intf_net -intf_net Vaux8_1 [get_bd_intf_ports Vaux8] [get_bd_intf_pins xadc/Vaux8]
##   connect_bd_intf_net -intf_net Vaux9_1 [get_bd_intf_ports Vaux9] [get_bd_intf_pins xadc/Vaux9]
##   connect_bd_intf_net -intf_net Vp_Vn_1 [get_bd_intf_ports Vp_Vn] [get_bd_intf_pins xadc/Vp_Vn]
##   connect_bd_intf_net -intf_net axi_protocol_converter_0_M_AXI [get_bd_intf_pins axi_protocol_converter_0/M_AXI] [get_bd_intf_pins xadc/s_axi_lite]
##   connect_bd_intf_net -intf_net processing_system7_0_M_AXI_GP0 [get_bd_intf_ports M_AXI_GP0] [get_bd_intf_pins processing_system7/M_AXI_GP0]
##   connect_bd_intf_net -intf_net processing_system7_0_M_AXI_GP1 [get_bd_intf_pins axi_protocol_converter_0/S_AXI] [get_bd_intf_pins processing_system7/M_AXI_GP1]
##   connect_bd_intf_net -intf_net processing_system7_0_ddr [get_bd_intf_ports DDR] [get_bd_intf_pins processing_system7/DDR]
##   connect_bd_intf_net -intf_net processing_system7_0_fixed_io [get_bd_intf_ports FIXED_IO] [get_bd_intf_pins processing_system7/FIXED_IO]
##   connect_bd_intf_net -intf_net s_axi_hp0_1 [get_bd_intf_ports S_AXI_HP0] [get_bd_intf_pins processing_system7/S_AXI_HP0]
##   connect_bd_intf_net -intf_net s_axi_hp1_1 [get_bd_intf_ports S_AXI_HP1] [get_bd_intf_pins processing_system7/S_AXI_HP1]
## 
##   # Create port connections
##   connect_bd_net -net m_axi_gp0_aclk_1 [get_bd_ports M_AXI_GP0_ACLK] [get_bd_pins processing_system7/M_AXI_GP0_ACLK]
##   connect_bd_net -net proc_sys_reset_0_interconnect_aresetn [get_bd_pins axi_protocol_converter_0/aresetn] [get_bd_pins proc_sys_reset/interconnect_aresetn]
##   connect_bd_net -net proc_sys_reset_0_peripheral_aresetn [get_bd_pins proc_sys_reset/peripheral_aresetn] [get_bd_pins xadc/s_axi_aresetn]
##   connect_bd_net -net processing_system7_0_fclk_clk0 [get_bd_ports FCLK_CLK0] [get_bd_pins processing_system7/FCLK_CLK0]
##   connect_bd_net -net processing_system7_0_fclk_clk1 [get_bd_ports FCLK_CLK1] [get_bd_pins processing_system7/FCLK_CLK1]
##   connect_bd_net -net processing_system7_0_fclk_clk2 [get_bd_ports FCLK_CLK2] [get_bd_pins processing_system7/FCLK_CLK2]
##   connect_bd_net -net processing_system7_0_fclk_clk3 [get_bd_ports FCLK_CLK3] [get_bd_pins axi_protocol_converter_0/aclk] [get_bd_pins proc_sys_reset/slowest_sync_clk] [get_bd_pins processing_system7/FCLK_CLK3] [get_bd_pins processing_system7/M_AXI_GP1_ACLK] [get_bd_pins xadc/s_axi_aclk]
##   connect_bd_net -net processing_system7_0_fclk_reset0_n [get_bd_ports FCLK_RESET0_N] [get_bd_pins processing_system7/FCLK_RESET0_N]
##   connect_bd_net -net processing_system7_0_fclk_reset1_n [get_bd_ports FCLK_RESET1_N] [get_bd_pins processing_system7/FCLK_RESET1_N]
##   connect_bd_net -net processing_system7_0_fclk_reset2_n [get_bd_ports FCLK_RESET2_N] [get_bd_pins processing_system7/FCLK_RESET2_N]
##   connect_bd_net -net processing_system7_0_fclk_reset3_n [get_bd_ports FCLK_RESET3_N] [get_bd_pins proc_sys_reset/ext_reset_in] [get_bd_pins processing_system7/FCLK_RESET3_N]
##   connect_bd_net -net s_axi_hp0_aclk [get_bd_ports S_AXI_HP0_aclk] [get_bd_pins processing_system7/S_AXI_HP0_ACLK]
##   connect_bd_net -net s_axi_hp1_aclk [get_bd_ports S_AXI_HP1_aclk] [get_bd_pins processing_system7/S_AXI_HP1_ACLK]
##   connect_bd_net -net xadc_wiz_0_ip2intc_irpt [get_bd_pins processing_system7/IRQ_F2P] [get_bd_pins xadc/ip2intc_irpt]
##   connect_bd_net -net xlconstant_dout [get_bd_pins proc_sys_reset/aux_reset_in] [get_bd_pins xlconstant/dout]
## 
##   # Create address segments
##   create_bd_addr_seg -range 0x40000000 -offset 0x40000000 [get_bd_addr_spaces processing_system7/Data] [get_bd_addr_segs M_AXI_GP0/Reg] SEG_system_Reg
##   create_bd_addr_seg -range 0x10000 -offset 0x83C00000 [get_bd_addr_spaces processing_system7/Data] [get_bd_addr_segs xadc/s_axi_lite/Reg] SEG_xadc_wiz_0_Reg
##   create_bd_addr_seg -range 0x20000000 -offset 0x0 [get_bd_addr_spaces S_AXI_HP0] [get_bd_addr_segs processing_system7/S_AXI_HP0/HP0_DDR_LOWOCM] SEG_processing_system7_0_HP0_DDR_LOWOCM
##   create_bd_addr_seg -range 0x20000000 -offset 0x0 [get_bd_addr_spaces S_AXI_HP1] [get_bd_addr_segs processing_system7/S_AXI_HP1/HP1_DDR_LOWOCM] SEG_processing_system7_0_HP1_DDR_LOWOCM
## 
##   # Perform GUI Layout
##   regenerate_bd_layout -layout_string {
##    guistr: "# # String gsaved with Nlview 6.5.5  2015-06-26 bk=1.3371 VDI=38 GEI=35 GUI=JA:1.8
## #  -string -flagsOSRD
## preplace port FCLK_CLK3 -pg 1 -y 250 -defaultsOSRD
## preplace port S_AXI_HP1 -pg 1 -y 160 -defaultsOSRD
## preplace port DDR -pg 1 -y 30 -defaultsOSRD
## preplace port Vp_Vn -pg 1 -y 850 -defaultsOSRD
## preplace port Vaux0 -pg 1 -y 870 -defaultsOSRD
## preplace port M_AXI_GP0_ACLK -pg 1 -y 180 -defaultsOSRD
## preplace port FCLK_RESET0_N -pg 1 -y 270 -defaultsOSRD
## preplace port Vaux1 -pg 1 -y 890 -defaultsOSRD
## preplace port S_AXI_HP0_aclk -pg 1 -y 220 -defaultsOSRD
## preplace port M_AXI_GP0 -pg 1 -y 90 -defaultsOSRD
## preplace port FCLK_RESET1_N -pg 1 -y 290 -defaultsOSRD
## preplace port S_AXI_HP1_aclk -pg 1 -y 240 -defaultsOSRD
## preplace port FCLK_RESET3_N -pg 1 -y 330 -defaultsOSRD
## preplace port FIXED_IO -pg 1 -y 50 -defaultsOSRD
## preplace port FCLK_RESET2_N -pg 1 -y 310 -defaultsOSRD
## preplace port FCLK_CLK0 -pg 1 -y 190 -defaultsOSRD
## preplace port FCLK_CLK1 -pg 1 -y 210 -defaultsOSRD
## preplace port Vaux8 -pg 1 -y 910 -defaultsOSRD
## preplace port FCLK_CLK2 -pg 1 -y 230 -defaultsOSRD
## preplace port Vaux9 -pg 1 -y 930 -defaultsOSRD
## preplace port S_AXI_HP0 -pg 1 -y 140 -defaultsOSRD
## preplace inst xlconstant -pg 1 -lvl 1 -y 620 -defaultsOSRD
## preplace inst axi_protocol_converter_0 -pg 1 -lvl 2 -y 460 -defaultsOSRD
## preplace inst processing_system7 -pg 1 -lvl 2 -y 180 -defaultsOSRD
## preplace inst xadc -pg 1 -lvl 2 -y 900 -defaultsOSRD
## preplace inst proc_sys_reset -pg 1 -lvl 2 -y 620 -defaultsOSRD
## preplace netloc processing_system7_0_ddr 1 2 1 N
## preplace netloc Vaux0_1 1 0 2 NJ 870 N
## preplace netloc processing_system7_0_fclk_reset3_n 1 1 2 240 390 720
## preplace netloc s_axi_hp0_1 1 0 2 NJ 140 N
## preplace netloc processing_system7_0_fclk_reset2_n 1 2 1 N
## preplace netloc processing_system7_0_M_AXI_GP0 1 2 1 N
## preplace netloc xlconstant_dout 1 1 1 NJ
## preplace netloc processing_system7_0_fclk_reset1_n 1 2 1 N
## preplace netloc processing_system7_0_M_AXI_GP1 1 1 2 260 530 710
## preplace netloc Vp_Vn_1 1 0 2 NJ 850 N
## preplace netloc xadc_wiz_0_ip2intc_irpt 1 1 2 230 730 710
## preplace netloc s_axi_hp0_aclk 1 0 2 NJ 220 N
## preplace netloc s_axi_hp1_1 1 0 2 NJ 160 N
## preplace netloc proc_sys_reset_0_interconnect_aresetn 1 1 2 250 710 710
## preplace netloc axi_protocol_converter_0_M_AXI 1 1 2 260 720 730
## preplace netloc Vaux8_1 1 0 2 NJ 910 N
## preplace netloc s_axi_hp1_aclk 1 0 2 NJ 240 N
## preplace netloc processing_system7_0_fclk_reset0_n 1 2 1 N
## preplace netloc processing_system7_0_fixed_io 1 2 1 N
## preplace netloc Vaux9_1 1 0 2 NJ 930 N
## preplace netloc processing_system7_0_fclk_clk0 1 2 1 N
## preplace netloc proc_sys_reset_0_peripheral_aresetn 1 1 2 260 1070 720
## preplace netloc Vaux1_1 1 0 2 NJ 890 N
## preplace netloc processing_system7_0_fclk_clk1 1 2 1 N
## preplace netloc m_axi_gp0_aclk_1 1 0 2 NJ 180 N
## preplace netloc processing_system7_0_fclk_clk2 1 2 1 N
## preplace netloc processing_system7_0_fclk_clk3 1 1 2 220 380 730
## levelinfo -pg 1 -10 150 490 780 -top -20 -bot 1180
## ",
## }
## 
##   # Restore current instance
##   current_bd_instance $oldCurInst
## 
##   save_bd_design
## }
## create_root_design ""
WARNING: [BD 5-670] It is required to provide a frequency value for a user created input clock port. Please use the <-freq_hz $freq_val> argument of the create_bd_port command. ie create_bd_port -dir I -type clk -freq_hz 100000000 clkin
WARNING: [BD 5-670] It is required to provide a frequency value for a user created input clock port. Please use the <-freq_hz $freq_val> argument of the create_bd_port command. ie create_bd_port -dir I -type clk -freq_hz 100000000 clkin
WARNING: [BD 5-670] It is required to provide a frequency value for a user created input clock port. Please use the <-freq_hz $freq_val> argument of the create_bd_port command. ie create_bd_port -dir I -type clk -freq_hz 100000000 clkin
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
INFO: [Device 21-403] Loading part xc7z010clg400-1
create_bd_cell: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2065.609 ; gain = 0.000 ; free physical = 4097 ; free virtual = 15557
Wrote  : </home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
# generate_target all [get_files    system.bd]
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-927] Following properties on pin /xadc/s_axi_aclk have been updated from connected ip, but BD cell '/xadc' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 200000000 
Please resolve any mismatches by directly setting properties on BD cell </xadc> to completely resolve these warnings.
Wrote  : </home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/system.bd> 
VHDL Output written to : /home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : /home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : /home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/hdl/system_wrapper.v
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ip/system_axi_protocol_converter_0_0/system_axi_protocol_converter_0_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_protocol_converter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset .
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP1'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP0'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP1'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant .
Exporting to file /home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file /home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File /home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/synth/system.hwdef
generate_target: Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2065.609 ; gain = 0.000 ; free physical = 3989 ; free virtual = 15518
# write_hwdef              -file    $path_sdk/red_pitaya.hwdef
# read_verilog                      .srcs/sources_1/bd/system/hdl/system_wrapper.v
# read_verilog                      $path_rtl/axi_master.v
# read_verilog                      $path_rtl/axi_slave.v
# read_verilog                      $path_rtl/axi_wr_fifo.v
# read_verilog                      $path_rtl/red_pitaya_ams.v
# read_verilog                      $path_rtl/red_pitaya_asg_ch.v
# read_verilog                      $path_rtl/red_pitaya_asg_ch_bis.v
# read_verilog                      $path_rtl/red_pitaya_asg.v
# read_verilog                      $path_rtl/red_pitaya_dfilt1.v
# read_verilog                      $path_rtl/red_pitaya_hk.v
# read_verilog                      $path_rtl/red_pitaya_pid_block.v
# read_verilog                      $path_rtl/red_pitaya_dsp.v
# read_verilog                      $path_rtl/red_pitaya_pll.sv
# read_verilog                      $path_rtl/red_pitaya_ps.v
# read_verilog                      $path_rtl/red_pitaya_pwm.sv
# read_verilog                      $path_rtl/red_pitaya_scope.v
# read_verilog                      $path_rtl/red_pitaya_top.v
# read_verilog                      $path_rtl/red_pitaya_adv_trigger.v
# read_verilog                      $path_rtl/red_pitaya_saturate.v
# read_verilog                      $path_rtl/red_pitaya_product_sat.v
# read_verilog                      $path_rtl/red_pitaya_iir_block.v
# read_verilog                      $path_rtl/red_pitaya_iq_modulator_block.v
# read_verilog                      $path_rtl/red_pitaya_lpf_block.v
# read_verilog                      $path_rtl/red_pitaya_filter_block.v
# read_verilog                      $path_rtl/red_pitaya_iq_fgen_block_simple.v
# read_verilog                      $path_rtl/red_pitaya_iq_demodulator_block.v
# read_verilog                      $path_rtl/red_pitaya_pfd_block.v
# read_verilog                      $path_rtl/red_pitaya_iq_fgen_block.v
# read_verilog                      $path_rtl/red_pitaya_iq_block_bis.v
# read_verilog                      $path_rtl/red_pitaya_do_nothing.v
# read_verilog                      $path_rtl/red_pitaya_iq_block.v
# read_verilog                      $path_rtl/red_pitaya_light_iq_block.v
# read_verilog                      $path_rtl/red_pitaya_trigger_block.v
# read_verilog                      $path_rtl/red_pitaya_prng.v
# read_xdc                          $path_sdc/red_pitaya.xdc
# synth_design -top red_pitaya_top -flatten_hierarchy none -bufg 16 -keep_equivalent_registers
Command: synth_design -top red_pitaya_top -flatten_hierarchy none -bufg 16 -keep_equivalent_registers
Starting synth_design
Using part: xc7z010clg400-1
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3078
WARNING: [Synth 8-6901] identifier 'cfg' is used before its declaration [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_ams.v:76]
WARNING: [Synth 8-6901] identifier 'cfg_b' is used before its declaration [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_ams.v:77]
WARNING: [Synth 8-6901] identifier 'int_shr' is used before its declaration [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_pid_block.v:151]
WARNING: [Synth 8-6901] identifier 'na_averages' is used before its declaration [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_iq_block_bis.v:120]
WARNING: [Synth 8-6901] identifier 'na_sleepcycles' is used before its declaration [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_iq_block_bis.v:121]
WARNING: [Synth 8-6901] identifier 'pfd_on' is used before its declaration [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_iq_block_bis.v:122]
WARNING: [Synth 8-6901] identifier 'pfd_on' is used before its declaration [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_iq_block_bis.v:129]
WARNING: [Synth 8-6901] identifier 'na_averages' is used before its declaration [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_iq_block_bis.v:139]
WARNING: [Synth 8-6901] identifier 'na_sleepcycles' is used before its declaration [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_iq_block_bis.v:140]
WARNING: [Synth 8-6901] identifier 'na_sleepcycles' is used before its declaration [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_iq_block_bis.v:141]
WARNING: [Synth 8-6901] identifier 'pfd_on' is used before its declaration [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_iq_block_bis.v:146]
WARNING: [Synth 8-6901] identifier 'na_averages' is used before its declaration [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_iq_block_bis.v:156]
WARNING: [Synth 8-6901] identifier 'na_sleepcycles' is used before its declaration [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_iq_block_bis.v:157]
WARNING: [Synth 8-6901] identifier 'do_averaging' is used before its declaration [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_iq_block_bis.v:158]
WARNING: [Synth 8-6901] identifier 'iq_i_sum' is used before its declaration [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_iq_block_bis.v:158]
WARNING: [Synth 8-6901] identifier 'do_averaging' is used before its declaration [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_iq_block_bis.v:159]
WARNING: [Synth 8-6901] identifier 'iq_i_sum' is used before its declaration [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_iq_block_bis.v:159]
WARNING: [Synth 8-6901] identifier 'do_averaging' is used before its declaration [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_iq_block_bis.v:160]
WARNING: [Synth 8-6901] identifier 'iq_q_sum' is used before its declaration [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_iq_block_bis.v:160]
WARNING: [Synth 8-6901] identifier 'do_averaging' is used before its declaration [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_iq_block_bis.v:161]
WARNING: [Synth 8-6901] identifier 'iq_q_sum' is used before its declaration [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_iq_block_bis.v:161]
WARNING: [Synth 8-6901] identifier 'pfd_integral' is used before its declaration [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_iq_block_bis.v:162]
WARNING: [Synth 8-6901] identifier 'na_averages' is used before its declaration [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_iq_block.v:119]
WARNING: [Synth 8-6901] identifier 'na_sleepcycles' is used before its declaration [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_iq_block.v:120]
WARNING: [Synth 8-6901] identifier 'pfd_on' is used before its declaration [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_iq_block.v:121]
WARNING: [Synth 8-6901] identifier 'pfd_on' is used before its declaration [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_iq_block.v:128]
WARNING: [Synth 8-6901] identifier 'na_averages' is used before its declaration [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_iq_block.v:138]
WARNING: [Synth 8-6901] identifier 'na_sleepcycles' is used before its declaration [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_iq_block.v:139]
WARNING: [Synth 8-6901] identifier 'na_sleepcycles' is used before its declaration [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_iq_block.v:140]
WARNING: [Synth 8-6901] identifier 'pfd_on' is used before its declaration [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_iq_block.v:144]
WARNING: [Synth 8-6901] identifier 'na_averages' is used before its declaration [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_iq_block.v:154]
WARNING: [Synth 8-6901] identifier 'na_sleepcycles' is used before its declaration [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_iq_block.v:155]
WARNING: [Synth 8-6901] identifier 'do_averaging' is used before its declaration [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_iq_block.v:156]
WARNING: [Synth 8-6901] identifier 'iq_i_sum' is used before its declaration [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_iq_block.v:156]
WARNING: [Synth 8-6901] identifier 'do_averaging' is used before its declaration [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_iq_block.v:157]
WARNING: [Synth 8-6901] identifier 'iq_i_sum' is used before its declaration [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_iq_block.v:157]
WARNING: [Synth 8-6901] identifier 'do_averaging' is used before its declaration [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_iq_block.v:158]
WARNING: [Synth 8-6901] identifier 'iq_q_sum' is used before its declaration [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_iq_block.v:158]
WARNING: [Synth 8-6901] identifier 'do_averaging' is used before its declaration [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_iq_block.v:159]
WARNING: [Synth 8-6901] identifier 'iq_q_sum' is used before its declaration [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_iq_block.v:159]
WARNING: [Synth 8-6901] identifier 'pfd_integral' is used before its declaration [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_iq_block.v:160]
WARNING: [Synth 8-6901] identifier 'armed' is used before its declaration [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_trigger_block.v:106]
WARNING: [Synth 8-6901] identifier 'ctr_value' is used before its declaration [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_trigger_block.v:116]
WARNING: [Synth 8-6901] identifier 'ctr_value' is used before its declaration [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_trigger_block.v:117]
WARNING: [Synth 8-6901] identifier 'timestamp_trigger' is used before its declaration [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_trigger_block.v:118]
WARNING: [Synth 8-6901] identifier 'timestamp_trigger' is used before its declaration [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_trigger_block.v:119]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 2132.332 ; gain = 58.637 ; free physical = 3657 ; free virtual = 15201
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'red_pitaya_top' [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_top.v:83]
INFO: [Synth 8-6157] synthesizing module 'red_pitaya_ps' [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_ps.v:43]
INFO: [Synth 8-6157] synthesizing module 'axi_master' [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/axi_master.v:13]
	Parameter DW bound to: 64 - type: integer 
	Parameter AW bound to: 32 - type: integer 
	Parameter ID bound to: 0 - type: integer 
	Parameter IW bound to: 6 - type: integer 
	Parameter LW bound to: 4 - type: integer 
	Parameter SW bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_master' (1#1) [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/axi_master.v:13]
INFO: [Synth 8-6157] synthesizing module 'axi_slave' [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/axi_slave.v:49]
	Parameter AXI_DW bound to: 32 - type: integer 
	Parameter AXI_AW bound to: 32 - type: integer 
	Parameter AXI_IW bound to: 12 - type: integer 
	Parameter AXI_SW bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_slave' (2#1) [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/axi_slave.v:49]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (3#1) [/opt/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6157] synthesizing module 'system_wrapper' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'system' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6157] synthesizing module 'system_axi_protocol_converter_0_0' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ip/system_axi_protocol_converter_0_0/synth/system_axi_protocol_converter_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_21_axi_protocol_converter' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ipshared/8dfa/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_21_b2s' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ipshared/8dfa/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4226]
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_21_b2s_aw_channel' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ipshared/8dfa/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3971]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_21_b2s_cmd_translator' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ipshared/8dfa/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3464]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter P_AXBURST_FIXED bound to: 2'b00 
	Parameter P_AXBURST_INCR bound to: 2'b01 
	Parameter P_AXBURST_WRAP bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_21_b2s_incr_cmd' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ipshared/8dfa/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3092]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_21_b2s_incr_cmd' (4#1) [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ipshared/8dfa/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3092]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_21_b2s_wrap_cmd' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ipshared/8dfa/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2902]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_21_b2s_wrap_cmd' (5#1) [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ipshared/8dfa/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2902]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_21_b2s_cmd_translator' (6#1) [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ipshared/8dfa/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3464]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_21_b2s_wr_cmd_fsm' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ipshared/8dfa/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3224]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE_WAIT bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ipshared/8dfa/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3277]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_21_b2s_wr_cmd_fsm' (7#1) [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ipshared/8dfa/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3224]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_21_b2s_aw_channel' (8#1) [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ipshared/8dfa/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3971]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_21_b2s_b_channel' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ipshared/8dfa/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3606]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter LP_RESP_OKAY bound to: 2'b00 
	Parameter LP_RESP_EXOKAY bound to: 2'b01 
	Parameter LP_RESP_SLVERROR bound to: 2'b10 
	Parameter LP_RESP_DECERR bound to: 2'b11 
	Parameter P_WIDTH bound to: 20 - type: integer 
	Parameter P_DEPTH bound to: 4 - type: integer 
	Parameter P_AWIDTH bound to: 2 - type: integer 
	Parameter P_RWIDTH bound to: 2 - type: integer 
	Parameter P_RDEPTH bound to: 4 - type: integer 
	Parameter P_RAWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_21_b2s_simple_fifo' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ipshared/8dfa/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 20 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_21_b2s_simple_fifo' (9#1) [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ipshared/8dfa/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_21_b2s_simple_fifo__parameterized0' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ipshared/8dfa/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_21_b2s_simple_fifo__parameterized0' (9#1) [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ipshared/8dfa/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_21_b2s_b_channel' (10#1) [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ipshared/8dfa/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3606]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_21_b2s_ar_channel' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ipshared/8dfa/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4082]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_21_b2s_rd_cmd_fsm' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ipshared/8dfa/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3334]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ipshared/8dfa/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3395]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_21_b2s_rd_cmd_fsm' (11#1) [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ipshared/8dfa/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3334]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_21_b2s_ar_channel' (12#1) [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ipshared/8dfa/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4082]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_21_b2s_r_channel' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ipshared/8dfa/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3811]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter P_WIDTH bound to: 13 - type: integer 
	Parameter P_DEPTH bound to: 32 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 34 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_21_b2s_simple_fifo__parameterized1' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ipshared/8dfa/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_21_b2s_simple_fifo__parameterized1' (12#1) [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ipshared/8dfa/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_21_b2s_simple_fifo__parameterized2' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ipshared/8dfa/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 13 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_21_b2s_simple_fifo__parameterized2' (12#1) [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ipshared/8dfa/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_21_b2s_r_channel' (13#1) [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ipshared/8dfa/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3811]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_21_axi_register_slice' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ipshared/2ef9/hdl/axi_register_slice_v2_1_vl_rfs.v:3726]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_RESERVE_MODE bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (14#1) [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (15#1) [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_21_axic_register_slice' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ipshared/2ef9/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 66 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_21_axic_register_slice' (16#1) [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ipshared/2ef9/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_21_axic_register_slice__parameterized0' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ipshared/2ef9/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 49 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_21_axic_register_slice__parameterized0' (16#1) [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ipshared/2ef9/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_21_axic_register_slice__parameterized1' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ipshared/2ef9/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 14 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_21_axic_register_slice__parameterized1' (16#1) [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ipshared/2ef9/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_21_axic_register_slice__parameterized2' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ipshared/2ef9/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 47 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_21_axic_register_slice__parameterized2' (16#1) [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ipshared/2ef9/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_21_axi_register_slice' (17#1) [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ipshared/2ef9/hdl/axi_register_slice_v2_1_vl_rfs.v:3726]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_21_axi_register_slice' is unconnected for instance 'SI_REG' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ipshared/8dfa/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4392]
WARNING: [Synth 8-7023] instance 'SI_REG' of module 'axi_register_slice_v2_1_21_axi_register_slice' has 93 connections declared, but only 92 given [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ipshared/8dfa/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4392]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_21_axi_register_slice__parameterized0' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ipshared/2ef9/hdl/axi_register_slice_v2_1_vl_rfs.v:3726]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_RESERVE_MODE bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (17#1) [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (17#1) [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_21_axic_register_slice__parameterized3' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ipshared/2ef9/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_21_axic_register_slice__parameterized3' (17#1) [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ipshared/2ef9/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_21_axic_register_slice__parameterized4' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ipshared/2ef9/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_21_axic_register_slice__parameterized4' (17#1) [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ipshared/2ef9/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_21_axic_register_slice__parameterized5' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ipshared/2ef9/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_21_axic_register_slice__parameterized5' (17#1) [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ipshared/2ef9/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_21_axic_register_slice__parameterized6' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ipshared/2ef9/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_21_axic_register_slice__parameterized6' (17#1) [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ipshared/2ef9/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_21_axi_register_slice__parameterized0' (17#1) [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ipshared/2ef9/hdl/axi_register_slice_v2_1_vl_rfs.v:3726]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_21_axi_register_slice' is unconnected for instance 'MI_REG' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ipshared/8dfa/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4647]
WARNING: [Synth 8-7023] instance 'MI_REG' of module 'axi_register_slice_v2_1_21_axi_register_slice' has 93 connections declared, but only 92 given [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ipshared/8dfa/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4647]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_21_b2s' (18#1) [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ipshared/8dfa/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4226]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_21_axi_protocol_converter' (19#1) [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ipshared/8dfa/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_protocol_converter_0_0' (20#1) [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ip/system_axi_protocol_converter_0_0/synth/system_axi_protocol_converter_0_0.v:58]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'system_axi_protocol_converter_0_0' is unconnected for instance 'axi_protocol_converter_0' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/synth/system.v:678]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'system_axi_protocol_converter_0_0' is unconnected for instance 'axi_protocol_converter_0' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/synth/system.v:678]
WARNING: [Synth 8-7023] instance 'axi_protocol_converter_0' of module 'system_axi_protocol_converter_0_0' has 59 connections declared, but only 57 given [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/synth/system.v:678]
INFO: [Synth 8-638] synthesizing module 'system_proc_sys_reset_0' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0/synth/system_proc_sys_reset_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0/synth/system_proc_sys_reset_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at '/opt/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:78043' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [/opt/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:78043]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (21#1) [/opt/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:78043]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (22#1) [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (23#1) [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (24#1) [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (25#1) [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (26#1) [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'system_proc_sys_reset_0' (27#1) [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0/synth/system_proc_sys_reset_0.vhd:74]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'system_proc_sys_reset_0' is unconnected for instance 'proc_sys_reset' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/synth/system.v:736]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'system_proc_sys_reset_0' is unconnected for instance 'proc_sys_reset' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/synth/system.v:736]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'system_proc_sys_reset_0' is unconnected for instance 'proc_sys_reset' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/synth/system.v:736]
WARNING: [Synth 8-7023] instance 'proc_sys_reset' of module 'system_proc_sys_reset_0' has 10 connections declared, but only 7 given [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/synth/system.v:736]
INFO: [Synth 8-6157] synthesizing module 'system_processing_system7_0' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ip/system_processing_system7_0/synth/system_processing_system7_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'processing_system7_v5_5_processing_system7' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ip/system_processing_system7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:162]
	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 0 - type: integer 
	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
	Parameter C_NUM_F2P_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_FCLK_CLK0_BUF bound to: TRUE - type: string 
	Parameter C_FCLK_CLK1_BUF bound to: TRUE - type: string 
	Parameter C_FCLK_CLK2_BUF bound to: TRUE - type: string 
	Parameter C_FCLK_CLK3_BUF bound to: TRUE - type: string 
	Parameter C_EMIO_GPIO_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
	Parameter C_EN_EMIO_ENET0 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_ENET1 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
	Parameter C_DM_WIDTH bound to: 4 - type: integer 
	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
	Parameter C_PACKAGE_NAME bound to: clg400 - type: string 
	Parameter C_IRQ_F2P_MODE bound to: DIRECT - type: string 
	Parameter C_TRACE_INTERNAL_WIDTH bound to: 2 - type: integer 
	Parameter C_EN_EMIO_PJTAG bound to: 0 - type: integer 
	Parameter C_USE_AXI_NONSECURE bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP0 bound to: 1 - type: integer 
	Parameter C_USE_S_AXI_HP1 bound to: 1 - type: integer 
	Parameter C_USE_S_AXI_HP2 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP3 bound to: 0 - type: integer 
	Parameter C_USE_M_AXI_GP0 bound to: 1 - type: integer 
	Parameter C_USE_M_AXI_GP1 bound to: 1 - type: integer 
	Parameter C_USE_S_AXI_GP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_ACP bound to: 0 - type: integer 
	Parameter C_GP0_EN_MODIFIABLE_TXN bound to: 1 - type: integer 
	Parameter C_GP1_EN_MODIFIABLE_TXN bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BIBUF' [/opt/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:730]
INFO: [Synth 8-6155] done synthesizing module 'BIBUF' (28#1) [/opt/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:730]
INFO: [Synth 8-6157] synthesizing module 'PS7' [/opt/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:62027]
INFO: [Synth 8-6155] done synthesizing module 'PS7' (29#1) [/opt/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:62027]
INFO: [Synth 8-6155] done synthesizing module 'processing_system7_v5_5_processing_system7' (30#1) [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ip/system_processing_system7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:162]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ip/system_processing_system7_0/synth/system_processing_system7_0.v:766]
WARNING: [Synth 8-7071] port 'M_AXI_GP1_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ip/system_processing_system7_0/synth/system_processing_system7_0.v:766]
WARNING: [Synth 8-7071] port 'S_AXI_GP0_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ip/system_processing_system7_0/synth/system_processing_system7_0.v:766]
WARNING: [Synth 8-7071] port 'S_AXI_GP1_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ip/system_processing_system7_0/synth/system_processing_system7_0.v:766]
WARNING: [Synth 8-7071] port 'S_AXI_ACP_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ip/system_processing_system7_0/synth/system_processing_system7_0.v:766]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ip/system_processing_system7_0/synth/system_processing_system7_0.v:766]
WARNING: [Synth 8-7071] port 'S_AXI_HP1_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ip/system_processing_system7_0/synth/system_processing_system7_0.v:766]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ip/system_processing_system7_0/synth/system_processing_system7_0.v:766]
WARNING: [Synth 8-7071] port 'S_AXI_HP3_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ip/system_processing_system7_0/synth/system_processing_system7_0.v:766]
WARNING: [Synth 8-7071] port 'DMA0_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ip/system_processing_system7_0/synth/system_processing_system7_0.v:766]
WARNING: [Synth 8-7071] port 'DMA1_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ip/system_processing_system7_0/synth/system_processing_system7_0.v:766]
WARNING: [Synth 8-7071] port 'DMA2_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ip/system_processing_system7_0/synth/system_processing_system7_0.v:766]
WARNING: [Synth 8-7071] port 'DMA3_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ip/system_processing_system7_0/synth/system_processing_system7_0.v:766]
WARNING: [Synth 8-7023] instance 'inst' of module 'processing_system7_v5_5_processing_system7' has 685 connections declared, but only 672 given [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ip/system_processing_system7_0/synth/system_processing_system7_0.v:766]
INFO: [Synth 8-6155] done synthesizing module 'system_processing_system7_0' (31#1) [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ip/system_processing_system7_0/synth/system_processing_system7_0.v:60]
WARNING: [Synth 8-7071] port 'ENET0_MDIO_MDC' of module 'system_processing_system7_0' is unconnected for instance 'processing_system7' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/synth/system.v:744]
WARNING: [Synth 8-7071] port 'ENET0_MDIO_O' of module 'system_processing_system7_0' is unconnected for instance 'processing_system7' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/synth/system.v:744]
WARNING: [Synth 8-7071] port 'ENET0_MDIO_T' of module 'system_processing_system7_0' is unconnected for instance 'processing_system7' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/synth/system.v:744]
WARNING: [Synth 8-7071] port 'TTC0_WAVE0_OUT' of module 'system_processing_system7_0' is unconnected for instance 'processing_system7' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/synth/system.v:744]
WARNING: [Synth 8-7071] port 'TTC0_WAVE1_OUT' of module 'system_processing_system7_0' is unconnected for instance 'processing_system7' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/synth/system.v:744]
WARNING: [Synth 8-7071] port 'TTC0_WAVE2_OUT' of module 'system_processing_system7_0' is unconnected for instance 'processing_system7' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/synth/system.v:744]
WARNING: [Synth 8-7071] port 'USB0_PORT_INDCTL' of module 'system_processing_system7_0' is unconnected for instance 'processing_system7' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/synth/system.v:744]
WARNING: [Synth 8-7071] port 'USB0_VBUS_PWRSELECT' of module 'system_processing_system7_0' is unconnected for instance 'processing_system7' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/synth/system.v:744]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RCOUNT' of module 'system_processing_system7_0' is unconnected for instance 'processing_system7' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/synth/system.v:744]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_WCOUNT' of module 'system_processing_system7_0' is unconnected for instance 'processing_system7' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/synth/system.v:744]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RACOUNT' of module 'system_processing_system7_0' is unconnected for instance 'processing_system7' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/synth/system.v:744]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_WACOUNT' of module 'system_processing_system7_0' is unconnected for instance 'processing_system7' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/synth/system.v:744]
WARNING: [Synth 8-7071] port 'S_AXI_HP1_RCOUNT' of module 'system_processing_system7_0' is unconnected for instance 'processing_system7' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/synth/system.v:744]
WARNING: [Synth 8-7071] port 'S_AXI_HP1_WCOUNT' of module 'system_processing_system7_0' is unconnected for instance 'processing_system7' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/synth/system.v:744]
WARNING: [Synth 8-7071] port 'S_AXI_HP1_RACOUNT' of module 'system_processing_system7_0' is unconnected for instance 'processing_system7' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/synth/system.v:744]
WARNING: [Synth 8-7071] port 'S_AXI_HP1_WACOUNT' of module 'system_processing_system7_0' is unconnected for instance 'processing_system7' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/synth/system.v:744]
WARNING: [Synth 8-7023] instance 'processing_system7' of module 'system_processing_system7_0' has 208 connections declared, but only 192 given [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/synth/system.v:744]
INFO: [Synth 8-6157] synthesizing module 'system_xadc_0' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ip/system_xadc_0/system_xadc_0.v:53]
INFO: [Synth 8-638] synthesizing module 'system_xadc_0_axi_xadc' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ip/system_xadc_0/system_xadc_0_axi_xadc.vhd:243]
	Parameter C_INSTANCE bound to: system_xadc_0_axi_xadc - type: string 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_INTR bound to: 1 - type: integer 
	Parameter C_SIM_MONITOR_FILE bound to: design.txt - type: string 
INFO: [Synth 8-638] synthesizing module 'system_xadc_0_axi_lite_ipif' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ip/system_xadc_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/system_xadc_0_axi_lite_ipif.vhd:241]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000001111111111 
	Parameter C_USE_WSTRB bound to: 1 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 64 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000111111100000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000001 
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'system_xadc_0_slave_attachment' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ip/system_xadc_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/system_xadc_0_slave_attachment.vhd:227]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000111111100000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000001 
	Parameter C_IPIF_ABUS_WIDTH bound to: 11 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 1023 - type: integer 
	Parameter C_USE_WSTRB bound to: 1 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 64 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'system_xadc_0_address_decoder' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ip/system_xadc_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/system_xadc_0_address_decoder.vhd:176]
	Parameter C_BUS_AWIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 1023 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000111111100000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'system_xadc_0_pselect_f' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 10 - type: integer 
	Parameter C_BAR bound to: 10'b0000000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0_pselect_f' (32#1) [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_xadc_0_pselect_f__parameterized0' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0_pselect_f__parameterized0' (32#1) [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_xadc_0_pselect_f__parameterized1' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0_pselect_f__parameterized1' (32#1) [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_xadc_0_pselect_f__parameterized2' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0_pselect_f__parameterized2' (32#1) [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_xadc_0_pselect_f__parameterized3' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0_pselect_f__parameterized3' (32#1) [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_xadc_0_pselect_f__parameterized4' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0_pselect_f__parameterized4' (32#1) [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_xadc_0_pselect_f__parameterized5' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0_pselect_f__parameterized5' (32#1) [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_xadc_0_pselect_f__parameterized6' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0_pselect_f__parameterized6' (32#1) [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_xadc_0_pselect_f__parameterized7' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0_pselect_f__parameterized7' (32#1) [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_xadc_0_pselect_f__parameterized8' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 10 - type: integer 
	Parameter C_BAR bound to: 10'b0001000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0_pselect_f__parameterized8' (32#1) [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_xadc_0_pselect_f__parameterized9' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0_pselect_f__parameterized9' (32#1) [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_xadc_0_pselect_f__parameterized10' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0_pselect_f__parameterized10' (32#1) [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_xadc_0_pselect_f__parameterized11' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0_pselect_f__parameterized11' (32#1) [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_xadc_0_pselect_f__parameterized12' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0_pselect_f__parameterized12' (32#1) [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_xadc_0_pselect_f__parameterized13' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0_pselect_f__parameterized13' (32#1) [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_xadc_0_pselect_f__parameterized14' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0_pselect_f__parameterized14' (32#1) [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_xadc_0_pselect_f__parameterized15' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0_pselect_f__parameterized15' (32#1) [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_xadc_0_pselect_f__parameterized16' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0_pselect_f__parameterized16' (32#1) [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_xadc_0_pselect_f__parameterized17' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0_pselect_f__parameterized17' (32#1) [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_xadc_0_pselect_f__parameterized18' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0_pselect_f__parameterized18' (32#1) [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_xadc_0_pselect_f__parameterized19' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0_pselect_f__parameterized19' (32#1) [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_xadc_0_pselect_f__parameterized20' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0_pselect_f__parameterized20' (32#1) [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_xadc_0_pselect_f__parameterized21' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0_pselect_f__parameterized21' (32#1) [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_xadc_0_pselect_f__parameterized22' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0_pselect_f__parameterized22' (32#1) [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_xadc_0_pselect_f__parameterized23' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0_pselect_f__parameterized23' (32#1) [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_xadc_0_pselect_f__parameterized24' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0_pselect_f__parameterized24' (32#1) [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_xadc_0_pselect_f__parameterized25' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 1 - type: integer 
	Parameter C_AW bound to: 10 - type: integer 
	Parameter C_BAR bound to: 10'b1000000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0_pselect_f__parameterized25' (32#1) [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0_address_decoder' (33#1) [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ip/system_xadc_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/system_xadc_0_address_decoder.vhd:176]
INFO: [Synth 8-226] default block is never used [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ip/system_xadc_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/system_xadc_0_slave_attachment.vhd:381]
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0_slave_attachment' (34#1) [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ip/system_xadc_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/system_xadc_0_slave_attachment.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0_axi_lite_ipif' (35#1) [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ip/system_xadc_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/system_xadc_0_axi_lite_ipif.vhd:241]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter CE_NUMBERS bound to: 9 - type: integer 
	Parameter IP_INTR_NUM bound to: 17 - type: integer 
	Parameter C_SIM_MONITOR_FILE bound to: design.txt - type: string 
	Parameter MUX_ADDR_NO bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'system_xadc_0_xadc_core_drp' declared at '/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ip/system_xadc_0/system_xadc_0_xadc_core_drp.vhd:141' bound to instance 'AXI_XADC_CORE_I' of component 'system_xadc_0_xadc_core_drp' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ip/system_xadc_0/system_xadc_0_axi_xadc.vhd:705]
INFO: [Synth 8-638] synthesizing module 'system_xadc_0_xadc_core_drp' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ip/system_xadc_0/system_xadc_0_xadc_core_drp.vhd:194]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter CE_NUMBERS bound to: 9 - type: integer 
	Parameter IP_INTR_NUM bound to: 17 - type: integer 
	Parameter C_SIM_MONITOR_FILE bound to: design.txt - type: string 
	Parameter MUX_ADDR_NO bound to: 5 - type: integer 
	Parameter INIT_40 bound to: 16'b0000000000000000 
	Parameter INIT_41 bound to: 16'b1000000100000000 
	Parameter INIT_42 bound to: 16'b0000010000000000 
	Parameter INIT_43 bound to: 16'b0000000000000000 
	Parameter INIT_44 bound to: 16'b0000000000000000 
	Parameter INIT_45 bound to: 16'b0000000000000000 
	Parameter INIT_46 bound to: 16'b0000000000000000 
	Parameter INIT_47 bound to: 16'b0000000000000000 
	Parameter INIT_48 bound to: 16'b0000100000000000 
	Parameter INIT_49 bound to: 16'b0000001100000011 
	Parameter INIT_4A bound to: 16'b0000000000000000 
	Parameter INIT_4B bound to: 16'b0000000000000000 
	Parameter INIT_4C bound to: 16'b0000000000000000 
	Parameter INIT_4D bound to: 16'b0000000000000000 
	Parameter INIT_4E bound to: 16'b0000000000000000 
	Parameter INIT_4F bound to: 16'b0000000000000000 
	Parameter INIT_50 bound to: 16'b1011010111101101 
	Parameter INIT_51 bound to: 16'b0101011111100100 
	Parameter INIT_52 bound to: 16'b1010000101000111 
	Parameter INIT_53 bound to: 16'b1100101000110011 
	Parameter INIT_54 bound to: 16'b1010100100111010 
	Parameter INIT_55 bound to: 16'b0101001011000110 
	Parameter INIT_56 bound to: 16'b1001010101010101 
	Parameter INIT_57 bound to: 16'b1010111001001110 
	Parameter INIT_58 bound to: 16'b0101100110011001 
	Parameter INIT_59 bound to: 16'b0101010101010101 
	Parameter INIT_5A bound to: 16'b1001100110011001 
	Parameter INIT_5B bound to: 16'b0110101010101010 
	Parameter INIT_5C bound to: 16'b0101000100010001 
	Parameter INIT_5D bound to: 16'b0101000100010001 
	Parameter INIT_5E bound to: 16'b1001000111101011 
	Parameter INIT_5F bound to: 16'b0110011001100110 
	Parameter IS_CONVSTCLK_INVERTED bound to: 1'b0 
	Parameter IS_DCLK_INVERTED bound to: 1'b0 
	Parameter SIM_DEVICE bound to: ZYNQ - type: string 
	Parameter SIM_MONITOR_FILE bound to: design.txt - type: string 
INFO: [Synth 8-113] binding component instance 'XADC_INST' to cell 'XADC' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ip/system_xadc_0/system_xadc_0_xadc_core_drp.vhd:977]
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0_xadc_core_drp' (36#1) [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ip/system_xadc_0/system_xadc_0_xadc_core_drp.vhd:194]
INFO: [Synth 8-638] synthesizing module 'system_xadc_0_soft_reset' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_soft_reset.vhd:142]
	Parameter C_SIPIF_DWIDTH bound to: 32 - type: integer 
	Parameter C_RESET_WIDTH bound to: 16 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FF_WRACK' to cell 'FDRSE' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_soft_reset.vhd:296]
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0_soft_reset' (37#1) [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_soft_reset.vhd:142]
INFO: [Synth 8-638] synthesizing module 'system_xadc_0_interrupt_control' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ip/system_xadc_0/interrupt_control_v2_01_a/hdl/src/vhdl/system_xadc_0_interrupt_control.vhd:240]
	Parameter C_NUM_CE bound to: 16 - type: integer 
	Parameter C_NUM_IPIF_IRPT_SRC bound to: 1 - type: integer 
	Parameter C_IP_INTR_MODE_ARRAY bound to: 544'b0000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101 
	Parameter C_INCLUDE_DEV_PENCODER bound to: 0 - type: bool 
	Parameter C_INCLUDE_DEV_ISC bound to: 0 - type: bool 
	Parameter C_IPIF_DWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0_interrupt_control' (38#1) [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ip/system_xadc_0/interrupt_control_v2_01_a/hdl/src/vhdl/system_xadc_0_interrupt_control.vhd:240]
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0_axi_xadc' (39#1) [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ip/system_xadc_0/system_xadc_0_axi_xadc.vhd:243]
INFO: [Synth 8-6155] done synthesizing module 'system_xadc_0' (40#1) [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ip/system_xadc_0/system_xadc_0.v:53]
WARNING: [Synth 8-7071] port 'channel_out' of module 'system_xadc_0' is unconnected for instance 'xadc' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/synth/system.v:937]
WARNING: [Synth 8-7071] port 'busy_out' of module 'system_xadc_0' is unconnected for instance 'xadc' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/synth/system.v:937]
WARNING: [Synth 8-7071] port 'eoc_out' of module 'system_xadc_0' is unconnected for instance 'xadc' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/synth/system.v:937]
WARNING: [Synth 8-7071] port 'eos_out' of module 'system_xadc_0' is unconnected for instance 'xadc' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/synth/system.v:937]
WARNING: [Synth 8-7071] port 'ot_out' of module 'system_xadc_0' is unconnected for instance 'xadc' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/synth/system.v:937]
WARNING: [Synth 8-7071] port 'vccddro_alarm_out' of module 'system_xadc_0' is unconnected for instance 'xadc' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/synth/system.v:937]
WARNING: [Synth 8-7071] port 'vccpaux_alarm_out' of module 'system_xadc_0' is unconnected for instance 'xadc' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/synth/system.v:937]
WARNING: [Synth 8-7071] port 'vccpint_alarm_out' of module 'system_xadc_0' is unconnected for instance 'xadc' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/synth/system.v:937]
WARNING: [Synth 8-7071] port 'vccaux_alarm_out' of module 'system_xadc_0' is unconnected for instance 'xadc' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/synth/system.v:937]
WARNING: [Synth 8-7071] port 'vccint_alarm_out' of module 'system_xadc_0' is unconnected for instance 'xadc' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/synth/system.v:937]
WARNING: [Synth 8-7071] port 'user_temp_alarm_out' of module 'system_xadc_0' is unconnected for instance 'xadc' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/synth/system.v:937]
WARNING: [Synth 8-7071] port 'alarm_out' of module 'system_xadc_0' is unconnected for instance 'xadc' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/synth/system.v:937]
WARNING: [Synth 8-7023] instance 'xadc' of module 'system_xadc_0' has 42 connections declared, but only 30 given [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/synth/system.v:937]
INFO: [Synth 8-6157] synthesizing module 'system_xlconstant_0' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ip/system_xlconstant_0/synth/system_xlconstant_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant' [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 1 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant' (41#1) [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'system_xlconstant_0' (42#1) [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ip/system_xlconstant_0/synth/system_xlconstant_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'system' (43#1) [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6155] done synthesizing module 'system_wrapper' (44#1) [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
INFO: [Synth 8-6155] done synthesizing module 'red_pitaya_ps' (45#1) [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_ps.v:43]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [/opt/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:32992]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (46#1) [/opt/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:32992]
INFO: [Synth 8-6157] synthesizing module 'red_pitaya_pll' [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_pll.sv:13]
INFO: [Synth 8-6157] synthesizing module 'PLLE2_ADV' [/opt/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:61519]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 8 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 8.000000 - type: double 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: -45.000000 - type: double 
	Parameter CLKOUT4_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter REF_JITTER2 bound to: 0.010000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE2_ADV' (47#1) [/opt/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:61519]
INFO: [Synth 8-6155] done synthesizing module 'red_pitaya_pll' (48#1) [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_pll.sv:13]
INFO: [Synth 8-6157] synthesizing module 'ODDR' [/opt/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:49784]
	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'ODDR' (49#1) [/opt/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:49784]
INFO: [Synth 8-6157] synthesizing module 'red_pitaya_hk' [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_hk.v:29]
	Parameter DWL bound to: 8 - type: integer 
	Parameter DWE bound to: 8 - type: integer 
	Parameter DNA bound to: 57'b010000010001101000101011001111000100110101011110011011110 
INFO: [Synth 8-6157] synthesizing module 'DNA_PORT' [/opt/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:11984]
	Parameter SIM_DNA_VALUE bound to: 57'b010000010001101000101011001111000100110101011110011011110 
INFO: [Synth 8-6155] done synthesizing module 'DNA_PORT' (50#1) [/opt/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:11984]
INFO: [Synth 8-6155] done synthesizing module 'red_pitaya_hk' (51#1) [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_hk.v:29]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [/opt/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:36238]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (52#1) [/opt/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:36238]
INFO: [Synth 8-6157] synthesizing module 'red_pitaya_scope' [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_scope.v:69]
	Parameter RSZ bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'red_pitaya_scope' (53#1) [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_scope.v:69]
INFO: [Synth 8-6157] synthesizing module 'red_pitaya_asg' [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_asg.v:70]
	Parameter RSZ bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'red_pitaya_adv_trigger' [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_adv_trigger.v:53]
	Parameter COUNTERSZ bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'red_pitaya_adv_trigger' (54#1) [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_adv_trigger.v:53]
INFO: [Synth 8-6157] synthesizing module 'red_pitaya_asg_ch' [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_asg_ch.v:37]
	Parameter RSZ bound to: 14 - type: integer 
	Parameter CYCLE_BITS bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'red_pitaya_asg_ch' (55#1) [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_asg_ch.v:37]
INFO: [Synth 8-6157] synthesizing module 'red_pitaya_prng_xor' [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_prng.v:118]
	Parameter B1 bound to: 13 - type: integer 
	Parameter B2 bound to: 17 - type: integer 
	Parameter B3 bound to: 5 - type: integer 
	Parameter SEED1 bound to: 1 - type: integer 
	Parameter SEED2 bound to: 2 - type: integer 
	Parameter SEED3 bound to: 3 - type: integer 
	Parameter STATEBITS bound to: 32 - type: integer 
	Parameter OUTBITS bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'red_pitaya_prng_xor' (56#1) [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_prng.v:118]
INFO: [Synth 8-6155] done synthesizing module 'red_pitaya_asg' (57#1) [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_asg.v:70]
INFO: [Synth 8-6157] synthesizing module 'red_pitaya_dsp' [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_dsp.v:54]
	Parameter MODULES bound to: 8 - type: integer 
	Parameter EXTRAMODULES bound to: 2 - type: integer 
	Parameter EXTRAINPUTS bound to: 4 - type: integer 
	Parameter EXTRAOUTPUTS bound to: 2 - type: integer 
	Parameter LOG_MODULES bound to: 4 - type: integer 
	Parameter PID0 bound to: 0 - type: integer 
	Parameter PID1 bound to: 1 - type: integer 
	Parameter PID2 bound to: 2 - type: integer 
	Parameter PID3 bound to: 3 - type: integer 
	Parameter TRIG bound to: 3 - type: integer 
	Parameter IIR bound to: 4 - type: integer 
	Parameter IQ0 bound to: 5 - type: integer 
	Parameter IQ1 bound to: 6 - type: integer 
	Parameter IQ2 bound to: 7 - type: integer 
	Parameter NONE bound to: 15 - type: integer 
	Parameter ASG1 bound to: 8 - type: integer 
	Parameter ASG2 bound to: 9 - type: integer 
	Parameter SCOPE1 bound to: 8 - type: integer 
	Parameter SCOPE2 bound to: 9 - type: integer 
	Parameter ADC1 bound to: 10 - type: integer 
	Parameter ADC2 bound to: 11 - type: integer 
	Parameter DAC1 bound to: 12 - type: integer 
	Parameter DAC2 bound to: 13 - type: integer 
	Parameter PWM0 bound to: 10 - type: integer 
	Parameter PWM1 bound to: 11 - type: integer 
	Parameter PWM3 bound to: 12 - type: integer 
	Parameter PWM4 bound to: 13 - type: integer 
	Parameter BOTH bound to: 2'b11 
	Parameter OUT1 bound to: 2'b01 
	Parameter OUT2 bound to: 2'b10 
	Parameter OFF bound to: 2'b00 
	Parameter CHANNELS bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'red_pitaya_pid_block' [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_pid_block.v:64]
	Parameter PSR bound to: 12 - type: integer 
	Parameter ISR bound to: 32 - type: integer 
	Parameter DSR bound to: 10 - type: integer 
	Parameter GAINBITS bound to: 24 - type: integer 
	Parameter DERIVATIVE bound to: 0 - type: integer 
	Parameter FILTERSTAGES bound to: 4 - type: integer 
	Parameter FILTERSHIFTBITS bound to: 5 - type: integer 
	Parameter FILTERMINBW bound to: 10 - type: integer 
	Parameter ARBITRARY_SATURATION bound to: 1 - type: integer 
	Parameter IBW bound to: 48 - type: integer 
	Parameter MAXBW bound to: 28 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'red_pitaya_filter_block' [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_filter_block.v:41]
	Parameter STAGES bound to: 4 - type: integer 
	Parameter SHIFTBITS bound to: 5 - type: integer 
	Parameter SIGNALBITS bound to: 14 - type: integer 
	Parameter MINBW bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'red_pitaya_lpf_block' [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_lpf_block.v:41]
	Parameter SHIFTBITS bound to: 5 - type: integer 
	Parameter SIGNALBITS bound to: 14 - type: integer 
	Parameter MINBW bound to: 10 - type: integer 
	Parameter MAXSHIFT bound to: 24 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'red_pitaya_lpf_block' (58#1) [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_lpf_block.v:41]
INFO: [Synth 8-6155] done synthesizing module 'red_pitaya_filter_block' (59#1) [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_filter_block.v:41]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_pid_block.v:250]
INFO: [Synth 8-6155] done synthesizing module 'red_pitaya_pid_block' (60#1) [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_pid_block.v:64]
INFO: [Synth 8-6157] synthesizing module 'red_pitaya_trigger_block' [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_trigger_block.v:34]
	Parameter FILTERSTAGES bound to: 1 - type: integer 
	Parameter FILTERSHIFTBITS bound to: 5 - type: integer 
	Parameter FILTERMINBW bound to: 1 - type: integer 
	Parameter TTL bound to: 4'b0000 
	Parameter PHASE bound to: 4'b0001 
INFO: [Synth 8-6157] synthesizing module 'red_pitaya_filter_block__parameterized0' [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_filter_block.v:41]
	Parameter STAGES bound to: 1 - type: integer 
	Parameter SHIFTBITS bound to: 5 - type: integer 
	Parameter SIGNALBITS bound to: 14 - type: integer 
	Parameter MINBW bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'red_pitaya_lpf_block__parameterized0' [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_lpf_block.v:41]
	Parameter SHIFTBITS bound to: 5 - type: integer 
	Parameter SIGNALBITS bound to: 14 - type: integer 
	Parameter MINBW bound to: 1 - type: integer 
	Parameter MAXSHIFT bound to: 27 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'red_pitaya_lpf_block__parameterized0' (60#1) [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_lpf_block.v:41]
INFO: [Synth 8-6155] done synthesizing module 'red_pitaya_filter_block__parameterized0' (60#1) [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_filter_block.v:41]
INFO: [Synth 8-6155] done synthesizing module 'red_pitaya_trigger_block' (61#1) [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_trigger_block.v:34]
INFO: [Synth 8-6157] synthesizing module 'red_pitaya_iir_block' [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_iir_block.v:65]
	Parameter IIRBITS bound to: 32 - type: integer 
	Parameter IIRSHIFT bound to: 29 - type: integer 
	Parameter IIRSTAGES bound to: 14 - type: integer 
	Parameter IIRSIGNALBITS bound to: 32 - type: integer 
	Parameter SIGNALBITS bound to: 14 - type: integer 
	Parameter SIGNALSHIFT bound to: 3 - type: integer 
	Parameter LOOPBITS bound to: 10 - type: integer 
	Parameter FILTERSTAGES bound to: 1 - type: integer 
	Parameter FILTERSHIFTBITS bound to: 3 - type: integer 
	Parameter FILTERMINBW bound to: 1000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'red_pitaya_filter_block__parameterized1' [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_filter_block.v:41]
	Parameter STAGES bound to: 1 - type: integer 
	Parameter SHIFTBITS bound to: 3 - type: integer 
	Parameter SIGNALBITS bound to: 17 - type: integer 
	Parameter MINBW bound to: 1000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'red_pitaya_lpf_block__parameterized1' [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_lpf_block.v:41]
	Parameter SHIFTBITS bound to: 3 - type: integer 
	Parameter SIGNALBITS bound to: 17 - type: integer 
	Parameter MINBW bound to: 1000 - type: integer 
	Parameter MAXSHIFT bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'red_pitaya_lpf_block__parameterized1' (61#1) [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_lpf_block.v:41]
INFO: [Synth 8-6155] done synthesizing module 'red_pitaya_filter_block__parameterized1' (61#1) [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_filter_block.v:41]
INFO: [Synth 8-6157] synthesizing module 'red_pitaya_product_sat' [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_product_sat.v:42]
	Parameter BITS_IN1 bound to: 32 - type: integer 
	Parameter BITS_IN2 bound to: 32 - type: integer 
	Parameter BITS_OUT bound to: 32 - type: integer 
	Parameter SHIFT bound to: 29 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'red_pitaya_product_sat' (62#1) [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_product_sat.v:42]
INFO: [Synth 8-6157] synthesizing module 'red_pitaya_saturate' [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_saturate.v:64]
	Parameter BITS_IN bound to: 34 - type: integer 
	Parameter BITS_OUT bound to: 32 - type: integer 
	Parameter SHIFT bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'red_pitaya_saturate' (63#1) [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_saturate.v:64]
INFO: [Synth 8-6157] synthesizing module 'red_pitaya_saturate__parameterized0' [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_saturate.v:64]
	Parameter BITS_IN bound to: 36 - type: integer 
	Parameter BITS_OUT bound to: 14 - type: integer 
	Parameter SHIFT bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'red_pitaya_saturate__parameterized0' (63#1) [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_saturate.v:64]
INFO: [Synth 8-6155] done synthesizing module 'red_pitaya_iir_block' (64#1) [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_iir_block.v:65]
INFO: [Synth 8-6157] synthesizing module 'red_pitaya_do_nothing' [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_do_nothing.v:1]
	Parameter LUTSZ bound to: 11 - type: integer 
	Parameter LUTBITS bound to: 17 - type: integer 
	Parameter PHASEBITS bound to: 32 - type: integer 
	Parameter SIGNALBITS bound to: 14 - type: integer 
	Parameter GAINBITS bound to: 18 - type: integer 
	Parameter SHIFTBITS bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'red_pitaya_do_nothing' (65#1) [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_do_nothing.v:1]
WARNING: [Synth 8-7071] port 'signal2_o' of module 'red_pitaya_do_nothing' is unconnected for instance 'iqlight' [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_dsp.v:392]
WARNING: [Synth 8-7023] instance 'iqlight' of module 'red_pitaya_do_nothing' has 13 connections declared, but only 12 given [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_dsp.v:392]
WARNING: [Synth 8-7071] port 'signal2_o' of module 'red_pitaya_do_nothing' is unconnected for instance 'iqlight' [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_dsp.v:392]
WARNING: [Synth 8-7023] instance 'iqlight' of module 'red_pitaya_do_nothing' has 13 connections declared, but only 12 given [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_dsp.v:392]
INFO: [Synth 8-6157] synthesizing module 'red_pitaya_iq_block_bis' [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_iq_block_bis.v:33]
	Parameter INPUTFILTERSTAGES bound to: 1 - type: integer 
	Parameter INPUTFILTERSHIFTBITS bound to: 5 - type: integer 
	Parameter INPUTFILTERMINBW bound to: 50 - type: integer 
	Parameter LUTSZ bound to: 11 - type: integer 
	Parameter LUTBITS bound to: 17 - type: integer 
	Parameter PHASEBITS bound to: 32 - type: integer 
	Parameter SIGNALBITS bound to: 14 - type: integer 
	Parameter LPFBITS bound to: 24 - type: integer 
	Parameter GAINBITS bound to: 18 - type: integer 
	Parameter SHIFTBITS bound to: 8 - type: integer 
	Parameter QUADRATUREFILTERSTAGES bound to: 2 - type: integer 
	Parameter QUADRATUREFILTERSHIFTBITS bound to: 5 - type: integer 
	Parameter QUADRATUREFILTERMINBW bound to: 10 - type: integer 
	Parameter QUADRATURE bound to: 4'b0000 
	Parameter OUTPUT_DIRECT bound to: 4'b0001 
	Parameter PFD bound to: 4'b0010 
	Parameter QUADRATURE_HF bound to: 4'b0100 
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_iq_block_bis.v:147]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_iq_block_bis.v:148]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_iq_block_bis.v:177]
INFO: [Synth 8-6157] synthesizing module 'red_pitaya_filter_block__parameterized2' [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_filter_block.v:41]
	Parameter STAGES bound to: 1 - type: integer 
	Parameter SHIFTBITS bound to: 5 - type: integer 
	Parameter SIGNALBITS bound to: 14 - type: integer 
	Parameter MINBW bound to: 50 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'red_pitaya_lpf_block__parameterized2' [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_lpf_block.v:41]
	Parameter SHIFTBITS bound to: 5 - type: integer 
	Parameter SIGNALBITS bound to: 14 - type: integer 
	Parameter MINBW bound to: 50 - type: integer 
	Parameter MAXSHIFT bound to: 22 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'red_pitaya_lpf_block__parameterized2' (65#1) [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_lpf_block.v:41]
INFO: [Synth 8-6155] done synthesizing module 'red_pitaya_filter_block__parameterized2' (65#1) [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_filter_block.v:41]
INFO: [Synth 8-6157] synthesizing module 'red_pitaya_iq_fgen_block' [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_iq_fgen_block.v:45]
	Parameter LUTSZ bound to: 11 - type: integer 
	Parameter LUTBITS bound to: 17 - type: integer 
	Parameter PHASEBITS bound to: 32 - type: integer 
	Parameter QSHIFT bound to: 1073741824 - type: integer 
	Parameter QSHIFTBIS bound to: 536870912 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'red_pitaya_iq_fgen_block' (66#1) [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_iq_fgen_block.v:45]
INFO: [Synth 8-6157] synthesizing module 'red_pitaya_iq_demodulator_block' [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_iq_demodulator_block.v:41]
	Parameter INBITS bound to: 14 - type: integer 
	Parameter OUTBITS bound to: 24 - type: integer 
	Parameter SINBITS bound to: 17 - type: integer 
	Parameter SHIFTBITS bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'red_pitaya_iq_demodulator_block' (67#1) [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_iq_demodulator_block.v:41]
INFO: [Synth 8-6157] synthesizing module 'red_pitaya_filter_block__parameterized3' [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_filter_block.v:41]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter SHIFTBITS bound to: 5 - type: integer 
	Parameter SIGNALBITS bound to: 24 - type: integer 
	Parameter MINBW bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'red_pitaya_lpf_block__parameterized3' [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_lpf_block.v:41]
	Parameter SHIFTBITS bound to: 5 - type: integer 
	Parameter SIGNALBITS bound to: 24 - type: integer 
	Parameter MINBW bound to: 10 - type: integer 
	Parameter MAXSHIFT bound to: 24 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'red_pitaya_lpf_block__parameterized3' (67#1) [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_lpf_block.v:41]
INFO: [Synth 8-6155] done synthesizing module 'red_pitaya_filter_block__parameterized3' (67#1) [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_filter_block.v:41]
INFO: [Synth 8-6157] synthesizing module 'red_pitaya_iq_modulator_block' [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_iq_modulator_block.v:41]
	Parameter INBITS bound to: 24 - type: integer 
	Parameter OUTBITS bound to: 14 - type: integer 
	Parameter SINBITS bound to: 17 - type: integer 
	Parameter GAINBITS bound to: 18 - type: integer 
	Parameter SHIFTBITS bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'red_pitaya_product_sat__parameterized0' [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_product_sat.v:42]
	Parameter BITS_IN1 bound to: 24 - type: integer 
	Parameter BITS_IN2 bound to: 18 - type: integer 
	Parameter BITS_OUT bound to: 14 - type: integer 
	Parameter SHIFT bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'red_pitaya_product_sat__parameterized0' (67#1) [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_product_sat.v:42]
WARNING: [Synth 8-7071] port 'overflow' of module 'red_pitaya_product_sat' is unconnected for instance 'firstproduct_saturation' [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_iq_modulator_block.v:71]
WARNING: [Synth 8-7023] instance 'firstproduct_saturation' of module 'red_pitaya_product_sat' has 4 connections declared, but only 3 given [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_iq_modulator_block.v:71]
INFO: [Synth 8-6157] synthesizing module 'red_pitaya_saturate__parameterized1' [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_saturate.v:64]
	Parameter BITS_IN bound to: 32 - type: integer 
	Parameter BITS_OUT bound to: 14 - type: integer 
	Parameter SHIFT bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'red_pitaya_saturate__parameterized1' (67#1) [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_saturate.v:64]
WARNING: [Synth 8-7071] port 'overflow' of module 'red_pitaya_saturate' is unconnected for instance 'sumsaturation' [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_iq_modulator_block.v:107]
WARNING: [Synth 8-7023] instance 'sumsaturation' of module 'red_pitaya_saturate' has 3 connections declared, but only 2 given [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_iq_modulator_block.v:107]
INFO: [Synth 8-6157] synthesizing module 'red_pitaya_product_sat__parameterized1' [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_product_sat.v:42]
	Parameter BITS_IN1 bound to: 24 - type: integer 
	Parameter BITS_IN2 bound to: 18 - type: integer 
	Parameter BITS_OUT bound to: 14 - type: integer 
	Parameter SHIFT bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'red_pitaya_product_sat__parameterized1' (67#1) [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_product_sat.v:42]
INFO: [Synth 8-6155] done synthesizing module 'red_pitaya_iq_modulator_block' (68#1) [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_iq_modulator_block.v:41]
INFO: [Synth 8-6157] synthesizing module 'red_pitaya_pfd_block' [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_pfd_block.v:42]
	Parameter ISR bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'red_pitaya_pfd_block' (69#1) [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_pfd_block.v:42]
INFO: [Synth 8-6157] synthesizing module 'red_pitaya_product_sat__parameterized2' [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_product_sat.v:42]
	Parameter BITS_IN1 bound to: 17 - type: integer 
	Parameter BITS_IN2 bound to: 14 - type: integer 
	Parameter BITS_OUT bound to: 14 - type: integer 
	Parameter SHIFT bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'red_pitaya_product_sat__parameterized2' (69#1) [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_product_sat.v:42]
WARNING: [Synth 8-7071] port 'overflow' of module 'red_pitaya_product_sat' is unconnected for instance 'product1_saturation' [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_iq_block_bis.v:355]
WARNING: [Synth 8-7023] instance 'product1_saturation' of module 'red_pitaya_product_sat' has 4 connections declared, but only 3 given [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_iq_block_bis.v:355]
WARNING: [Synth 8-7071] port 'overflow' of module 'red_pitaya_product_sat' is unconnected for instance 'product2_saturation' [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_iq_block_bis.v:373]
WARNING: [Synth 8-7023] instance 'product2_saturation' of module 'red_pitaya_product_sat' has 4 connections declared, but only 3 given [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_iq_block_bis.v:373]
INFO: [Synth 8-6155] done synthesizing module 'red_pitaya_iq_block_bis' (70#1) [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_iq_block_bis.v:33]
WARNING: [Synth 8-324] index 15 out of range [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_dsp.v:205]
WARNING: [Synth 8-324] index 15 out of range [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_dsp.v:206]
INFO: [Synth 8-6157] synthesizing module 'red_pitaya_saturate__parameterized2' [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_saturate.v:64]
	Parameter BITS_IN bound to: 18 - type: integer 
	Parameter BITS_OUT bound to: 14 - type: integer 
	Parameter SHIFT bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'red_pitaya_saturate__parameterized2' (70#1) [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_saturate.v:64]
INFO: [Synth 8-6155] done synthesizing module 'red_pitaya_dsp' (71#1) [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_dsp.v:54]
INFO: [Synth 8-6157] synthesizing module 'red_pitaya_ams' [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_ams.v:41]
	Parameter CCW bound to: 24 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'red_pitaya_ams' (72#1) [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_ams.v:41]
INFO: [Synth 8-6157] synthesizing module 'red_pitaya_pwm' [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_pwm.sv:32]
	Parameter CCW bound to: 32'b00000000000000000000000000011000 
	Parameter FULL bound to: 8'b11111111 
INFO: [Synth 8-6155] done synthesizing module 'red_pitaya_pwm' (73#1) [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_pwm.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'red_pitaya_top' (74#1) [/home/olaf/Documents/pyrpl/pyrpl/fpga/rtl/red_pitaya_top.v:83]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:28 . Memory (MB): peak = 2352.676 ; gain = 278.980 ; free physical = 3618 ; free virtual = 15166
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:30 . Memory (MB): peak = 2367.520 ; gain = 293.824 ; free physical = 3637 ; free virtual = 15186
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:30 . Memory (MB): peak = 2367.520 ; gain = 293.824 ; free physical = 3637 ; free virtual = 15186
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2373.457 ; gain = 0.000 ; free physical = 3618 ; free virtual = 15167
INFO: [Netlist 29-17] Analyzing 67 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0/system_proc_sys_reset_0_board.xdc] for cell 'i_ps/system_i/system_i/proc_sys_reset/U0'
Finished Parsing XDC File [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0/system_proc_sys_reset_0_board.xdc] for cell 'i_ps/system_i/system_i/proc_sys_reset/U0'
Parsing XDC File [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0/system_proc_sys_reset_0.xdc] for cell 'i_ps/system_i/system_i/proc_sys_reset/U0'
Finished Parsing XDC File [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0/system_proc_sys_reset_0.xdc] for cell 'i_ps/system_i/system_i/proc_sys_reset/U0'
Parsing XDC File [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ip/system_processing_system7_0/system_processing_system7_0.xdc] for cell 'i_ps/system_i/system_i/processing_system7/inst'
Finished Parsing XDC File [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ip/system_processing_system7_0/system_processing_system7_0.xdc] for cell 'i_ps/system_i/system_i/processing_system7/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ip/system_processing_system7_0/system_processing_system7_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/red_pitaya_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/red_pitaya_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ip/system_xadc_0/system_xadc_0.xdc] for cell 'i_ps/system_i/system_i/xadc/inst'
Finished Parsing XDC File [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ip/system_xadc_0/system_xadc_0.xdc] for cell 'i_ps/system_i/system_i/xadc/inst'
Parsing XDC File [/home/olaf/Documents/pyrpl/pyrpl/fpga/sdc/red_pitaya.xdc]
INFO: [Timing 38-2] Deriving generated clocks [/home/olaf/Documents/pyrpl/pyrpl/fpga/sdc/red_pitaya.xdc:215]
WARNING: [Vivado 12-627] No clocks matched 'dac_clk_out'. [/home/olaf/Documents/pyrpl/pyrpl/fpga/sdc/red_pitaya.xdc:215]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/olaf/Documents/pyrpl/pyrpl/fpga/sdc/red_pitaya.xdc:215]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_clocks dac_clk_out]'. [/home/olaf/Documents/pyrpl/pyrpl/fpga/sdc/red_pitaya.xdc:215]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'ser_clk_out'. [/home/olaf/Documents/pyrpl/pyrpl/fpga/sdc/red_pitaya.xdc:216]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/olaf/Documents/pyrpl/pyrpl/fpga/sdc/red_pitaya.xdc:216]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_clocks ser_clk_out]'. [/home/olaf/Documents/pyrpl/pyrpl/fpga/sdc/red_pitaya.xdc:216]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'dac_2clk_out'. [/home/olaf/Documents/pyrpl/pyrpl/fpga/sdc/red_pitaya.xdc:217]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/olaf/Documents/pyrpl/pyrpl/fpga/sdc/red_pitaya.xdc:217]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_clocks dac_2clk_out]'. [/home/olaf/Documents/pyrpl/pyrpl/fpga/sdc/red_pitaya.xdc:217]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'par_clk'. [/home/olaf/Documents/pyrpl/pyrpl/fpga/sdc/red_pitaya.xdc:219]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/olaf/Documents/pyrpl/pyrpl/fpga/sdc/red_pitaya.xdc:219]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_clocks par_clk]'. [/home/olaf/Documents/pyrpl/pyrpl/fpga/sdc/red_pitaya.xdc:219]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'dac_clk_out'. [/home/olaf/Documents/pyrpl/pyrpl/fpga/sdc/red_pitaya.xdc:220]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/olaf/Documents/pyrpl/pyrpl/fpga/sdc/red_pitaya.xdc:220]
WARNING: [Vivado 12-627] No clocks matched 'dac_2clk_out'. [/home/olaf/Documents/pyrpl/pyrpl/fpga/sdc/red_pitaya.xdc:220]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/olaf/Documents/pyrpl/pyrpl/fpga/sdc/red_pitaya.xdc:220]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_clocks dac_clk_out]'. [/home/olaf/Documents/pyrpl/pyrpl/fpga/sdc/red_pitaya.xdc:220]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'dac_clk_out'. [/home/olaf/Documents/pyrpl/pyrpl/fpga/sdc/red_pitaya.xdc:221]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/olaf/Documents/pyrpl/pyrpl/fpga/sdc/red_pitaya.xdc:221]
WARNING: [Vivado 12-627] No clocks matched 'dac_2ph_out'. [/home/olaf/Documents/pyrpl/pyrpl/fpga/sdc/red_pitaya.xdc:221]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/olaf/Documents/pyrpl/pyrpl/fpga/sdc/red_pitaya.xdc:221]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_clocks dac_clk_out]'. [/home/olaf/Documents/pyrpl/pyrpl/fpga/sdc/red_pitaya.xdc:221]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/olaf/Documents/pyrpl/pyrpl/fpga/sdc/red_pitaya.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/olaf/Documents/pyrpl/pyrpl/fpga/sdc/red_pitaya.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/red_pitaya_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/red_pitaya_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2470.281 ; gain = 0.000 ; free physical = 3471 ; free virtual = 15035
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 46 instances were transformed.
  FDR => FDRE: 12 instances
  FDRSE => FDRSE (FDRE, LUT4, VCC): 17 instances
  IOBUF => IOBUF (IBUF, OBUFT): 16 instances
  SRL16 => SRL16E: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2470.281 ; gain = 0.000 ; free physical = 3470 ; free virtual = 15035
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:40 . Memory (MB): peak = 2470.281 ; gain = 396.586 ; free physical = 3601 ; free virtual = 15166
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:40 . Memory (MB): peak = 2470.281 ; gain = 396.586 ; free physical = 3601 ; free virtual = 15166
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for i_ps/system_i/system_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_ps/system_i/system_i/axi_protocol_converter_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_ps/system_i/system_i/xlconstant. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_ps/system_i/system_i/proc_sys_reset. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_ps/system_i/system_i/proc_sys_reset/U0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_ps/system_i/system_i/processing_system7. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_ps/system_i/system_i/processing_system7/inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_ps/system_i/system_i/xadc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_ps/system_i/system_i/xadc/inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:41 . Memory (MB): peak = 2470.281 ; gain = 396.586 ; free physical = 3601 ; free virtual = 15166
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_21_b2s_wr_cmd_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_21_b2s_rd_cmd_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'system_xadc_0_slave_attachment'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               01 |                               00
               SM_CMD_EN |                               11 |                               01
         SM_CMD_ACCEPTED |                               10 |                               10
            SM_DONE_WAIT |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_protocol_converter_v2_1_21_b2s_wr_cmd_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               01 |                               00
               SM_CMD_EN |                               11 |                               01
         SM_CMD_ACCEPTED |                               10 |                               10
                 SM_DONE |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_protocol_converter_v2_1_21_b2s_rd_cmd_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 sm_idle |                             0010 |                               00
                 sm_read |                             1000 |                               01
                sm_write |                             0100 |                               10
                 sm_resp |                             0001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'system_xadc_0_slave_attachment'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:33 ; elapsed = 00:00:48 . Memory (MB): peak = 2470.281 ; gain = 396.586 ; free physical = 3577 ; free virtual = 15145
---------------------------------------------------------------------------------
RAM Pipeline Warning: Read Address Register Found For RAM dac_buf_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM dac_buf_reg. We will not be able to pipeline it. This may degrade performance. 
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 6     
	   2 Input   49 Bit       Adders := 3     
	   3 Input   48 Bit       Adders := 4     
	   3 Input   41 Bit       Adders := 1     
	   3 Input   38 Bit       Adders := 12    
	   3 Input   36 Bit       Adders := 1     
	   3 Input   34 Bit       Adders := 2     
	   2 Input   33 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 9     
	   2 Input   31 Bit       Adders := 2     
	   3 Input   31 Bit       Adders := 2     
	   3 Input   28 Bit       Adders := 3     
	   2 Input   20 Bit       Adders := 4     
	   2 Input   18 Bit       Adders := 24    
	   2 Input   17 Bit       Adders := 5     
	   2 Input   16 Bit       Adders := 2     
	   3 Input   15 Bit       Adders := 3     
	   2 Input   15 Bit       Adders := 2     
	   2 Input   14 Bit       Adders := 5     
	   3 Input   14 Bit       Adders := 2     
	   2 Input   12 Bit       Adders := 8     
	   2 Input   10 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 7     
	   2 Input    8 Bit       Adders := 7     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 4     
	   2 Input    4 Bit       Adders := 28    
	   2 Input    2 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 19    
+---XORs : 
	                2 Bit    Wide XORs := 2     
+---Registers : 
	               66 Bit    Registers := 4     
	               64 Bit    Registers := 10    
	               57 Bit    Registers := 1     
	               48 Bit    Registers := 7     
	               47 Bit    Registers := 2     
	               41 Bit    Registers := 1     
	               38 Bit    Registers := 12    
	               36 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 143   
	               30 Bit    Registers := 10    
	               27 Bit    Registers := 3     
	               24 Bit    Registers := 15    
	               20 Bit    Registers := 5     
	               18 Bit    Registers := 37    
	               17 Bit    Registers := 7     
	               16 Bit    Registers := 16    
	               15 Bit    Registers := 9     
	               14 Bit    Registers := 65    
	               12 Bit    Registers := 11    
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 8     
	                9 Bit    Registers := 8     
	                8 Bit    Registers := 24    
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 51    
	                3 Bit    Registers := 14    
	                2 Bit    Registers := 40    
	                1 Bit    Registers := 306   
+---Multipliers : 
	              32x32  Multipliers := 4     
+---RAMs : 
	             224K Bit	(16384 X 14 bit)          RAMs := 4     
+---ROMs : 
	                    ROMs := 4     
+---Muxes : 
	   2 Input   66 Bit        Muxes := 4     
	   2 Input   64 Bit        Muxes := 8     
	   2 Input   49 Bit        Muxes := 3     
	   2 Input   48 Bit        Muxes := 6     
	   3 Input   48 Bit        Muxes := 3     
	   2 Input   47 Bit        Muxes := 2     
	   2 Input   39 Bit        Muxes := 6     
	   2 Input   33 Bit        Muxes := 15    
	   2 Input   32 Bit        Muxes := 33    
	  17 Input   32 Bit        Muxes := 3     
	  16 Input   32 Bit        Muxes := 1     
	  11 Input   32 Bit        Muxes := 1     
	   6 Input   32 Bit        Muxes := 1     
	  12 Input   32 Bit        Muxes := 1     
	  21 Input   32 Bit        Muxes := 1     
	  26 Input   32 Bit        Muxes := 1     
	   2 Input   30 Bit        Muxes := 6     
	   2 Input   27 Bit        Muxes := 3     
	   2 Input   24 Bit        Muxes := 10    
	   3 Input   20 Bit        Muxes := 4     
	   4 Input   18 Bit        Muxes := 1     
	   3 Input   17 Bit        Muxes := 5     
	   2 Input   17 Bit        Muxes := 14    
	   2 Input   16 Bit        Muxes := 8     
	   2 Input   15 Bit        Muxes := 23    
	   2 Input   14 Bit        Muxes := 55    
	   3 Input   14 Bit        Muxes := 2     
	  15 Input   14 Bit        Muxes := 1     
	  18 Input   14 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 6     
	   2 Input   10 Bit        Muxes := 2     
	   2 Input    9 Bit        Muxes := 4     
	   2 Input    6 Bit        Muxes := 23    
	   4 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 4     
	  19 Input    5 Bit        Muxes := 2     
	  12 Input    4 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 27    
	   4 Input    4 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 1     
	  10 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 28    
	   4 Input    2 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 218   
	   3 Input    1 Bit        Muxes := 4     
	   4 Input    1 Bit        Muxes := 1     
	  21 Input    1 Bit        Muxes := 1     
	  26 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP product1_reg, operation Mode is: (C:0x20)+A*B2.
DSP Report: register firstproduct_reg_reg is absorbed into DSP product1_reg.
DSP Report: register product1_reg is absorbed into DSP product1_reg.
DSP Report: operator product10 is absorbed into DSP product1_reg.
DSP Report: operator product11 is absorbed into DSP product1_reg.
DSP Report: Generating DSP product2_reg, operation Mode is: (C:0x20)+A*B2.
DSP Report: register firstproduct_reg_reg is absorbed into DSP product2_reg.
DSP Report: register product2_reg is absorbed into DSP product2_reg.
DSP Report: operator product20 is absorbed into DSP product2_reg.
DSP Report: operator product21 is absorbed into DSP product2_reg.
DSP Report: Generating DSP product, operation Mode is: (C:0x200)+A*B.
DSP Report: operator product is absorbed into DSP product.
DSP Report: operator product0 is absorbed into DSP product.
DSP Report: Generating DSP product, operation Mode is: (C:0x200)+A*B.
DSP Report: operator product is absorbed into DSP product.
DSP Report: operator product0 is absorbed into DSP product.
DSP Report: Generating DSP product, operation Mode is: (C:0x80000)+A*B.
DSP Report: operator product is absorbed into DSP product.
DSP Report: operator product0 is absorbed into DSP product.
DSP Report: Generating DSP product, operation Mode is: (C:0x80000)+A*B.
DSP Report: operator product is absorbed into DSP product.
DSP Report: operator product0 is absorbed into DSP product.
DSP Report: Generating DSP secondproduct2, operation Mode is: A*B2.
DSP Report: register firstproduct2_reg_reg is absorbed into DSP secondproduct2.
DSP Report: operator secondproduct2 is absorbed into DSP secondproduct2.
DSP Report: Generating DSP secondproduct1, operation Mode is: (D+A)*B.
DSP Report: register firstproduct1_reg_reg is absorbed into DSP secondproduct1.
DSP Report: operator firstproduct1_reg0 is absorbed into DSP secondproduct1.
DSP Report: operator secondproduct1 is absorbed into DSP secondproduct1.
DSP Report: Generating DSP product, operation Mode is: (C:0x100)+A*B.
DSP Report: operator product is absorbed into DSP product.
DSP Report: operator product0 is absorbed into DSP product.
DSP Report: Generating DSP product, operation Mode is: (C:0x100)+A*B.
DSP Report: operator product is absorbed into DSP product.
DSP Report: operator product0 is absorbed into DSP product.
DSP Report: Generating DSP ki_mult_reg, operation Mode is: (A2*B2)'.
DSP Report: register error_reg is absorbed into DSP ki_mult_reg.
DSP Report: register set_ki_reg is absorbed into DSP ki_mult_reg.
DSP Report: register ki_mult_reg is absorbed into DSP ki_mult_reg.
DSP Report: operator ki_mult0 is absorbed into DSP ki_mult_reg.
DSP Report: Generating DSP kp_mult0, operation Mode is: ((C:0x000000000000) or 0)+(0 or A2*B2).
DSP Report: register error_reg is absorbed into DSP kp_mult0.
DSP Report: register set_kp_reg is absorbed into DSP kp_mult0.
DSP Report: operator kp_mult0 is absorbed into DSP kp_mult0.
DSP Report: Generating DSP product0, operation Mode is: A*B.
DSP Report: operator product0 is absorbed into DSP product0.
DSP Report: operator product0 is absorbed into DSP product0.
DSP Report: Generating DSP product0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator product0 is absorbed into DSP product0.
DSP Report: operator product0 is absorbed into DSP product0.
DSP Report: Generating DSP product0, operation Mode is: A*B.
DSP Report: operator product0 is absorbed into DSP product0.
DSP Report: operator product0 is absorbed into DSP product0.
DSP Report: Generating DSP product0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator product0 is absorbed into DSP product0.
DSP Report: operator product0 is absorbed into DSP product0.
DSP Report: Generating DSP product0, operation Mode is: A*B.
DSP Report: operator product0 is absorbed into DSP product0.
DSP Report: operator product0 is absorbed into DSP product0.
DSP Report: Generating DSP product0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator product0 is absorbed into DSP product0.
DSP Report: operator product0 is absorbed into DSP product0.
DSP Report: Generating DSP product0, operation Mode is: A*B.
DSP Report: operator product0 is absorbed into DSP product0.
DSP Report: operator product0 is absorbed into DSP product0.
DSP Report: Generating DSP product0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator product0 is absorbed into DSP product0.
DSP Report: operator product0 is absorbed into DSP product0.
DSP Report: Generating DSP product0, operation Mode is: A*B.
DSP Report: operator product0 is absorbed into DSP product0.
DSP Report: operator product0 is absorbed into DSP product0.
DSP Report: Generating DSP product0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator product0 is absorbed into DSP product0.
DSP Report: operator product0 is absorbed into DSP product0.
DSP Report: Generating DSP product0, operation Mode is: A*B.
DSP Report: operator product0 is absorbed into DSP product0.
DSP Report: operator product0 is absorbed into DSP product0.
DSP Report: Generating DSP product0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator product0 is absorbed into DSP product0.
DSP Report: operator product0 is absorbed into DSP product0.
DSP Report: Generating DSP product0, operation Mode is: A*B.
DSP Report: operator product0 is absorbed into DSP product0.
DSP Report: operator product0 is absorbed into DSP product0.
DSP Report: Generating DSP product0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator product0 is absorbed into DSP product0.
DSP Report: operator product0 is absorbed into DSP product0.
DSP Report: Generating DSP product0, operation Mode is: A*B.
DSP Report: operator product0 is absorbed into DSP product0.
DSP Report: operator product0 is absorbed into DSP product0.
DSP Report: Generating DSP product0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator product0 is absorbed into DSP product0.
DSP Report: operator product0 is absorbed into DSP product0.
DSP Report: Generating DSP ki_mult_reg, operation Mode is: (A2*B2)'.
DSP Report: register error_reg is absorbed into DSP ki_mult_reg.
DSP Report: register set_ki_reg is absorbed into DSP ki_mult_reg.
DSP Report: register ki_mult_reg is absorbed into DSP ki_mult_reg.
DSP Report: operator ki_mult0 is absorbed into DSP ki_mult_reg.
DSP Report: Generating DSP kp_mult0, operation Mode is: ((C:0x000000000000) or 0)+(0 or A2*B2).
DSP Report: register error_reg is absorbed into DSP kp_mult0.
DSP Report: register set_kp_reg is absorbed into DSP kp_mult0.
DSP Report: operator kp_mult0 is absorbed into DSP kp_mult0.
DSP Report: Generating DSP ki_mult_reg, operation Mode is: (A2*B2)'.
DSP Report: register error_reg is absorbed into DSP ki_mult_reg.
DSP Report: register set_ki_reg is absorbed into DSP ki_mult_reg.
DSP Report: register ki_mult_reg is absorbed into DSP ki_mult_reg.
DSP Report: operator ki_mult0 is absorbed into DSP ki_mult_reg.
DSP Report: Generating DSP kp_mult0, operation Mode is: ((C:0x000000000000) or 0)+(0 or A2*B2).
DSP Report: register error_reg is absorbed into DSP kp_mult0.
DSP Report: register set_kp_reg is absorbed into DSP kp_mult0.
DSP Report: operator kp_mult0 is absorbed into DSP kp_mult0.
DSP Report: Generating DSP dac_mult_reg, operation Mode is: (A*B'')'.
DSP Report: register dac_rd_reg is absorbed into DSP dac_mult_reg.
DSP Report: register dac_rdat_reg is absorbed into DSP dac_mult_reg.
DSP Report: register dac_mult_reg is absorbed into DSP dac_mult_reg.
DSP Report: operator dac_mult0 is absorbed into DSP dac_mult_reg.
DSP Report: Generating DSP dac_mult_reg, operation Mode is: (A*B'')'.
DSP Report: register dac_rd_reg is absorbed into DSP dac_mult_reg.
DSP Report: register dac_rdat_reg is absorbed into DSP dac_mult_reg.
DSP Report: register dac_mult_reg is absorbed into DSP dac_mult_reg.
DSP Report: operator dac_mult0 is absorbed into DSP dac_mult_reg.
RAM Pipeline Warning: Read Address Register Found For RAM dac_buf_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM dac_buf_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM dac_buf_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM dac_buf_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM dac_buf_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM dac_buf_reg. We will not be able to pipeline it. This may degrade performance. 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:30 ; elapsed = 00:01:47 . Memory (MB): peak = 2470.281 ; gain = 396.586 ; free physical = 3490 ; free virtual = 15082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+-------------------------+---------------------+---------------+----------------+
|Module Name              | RTL Object          | Depth x Width | Implemented As | 
+-------------------------+---------------------+---------------+----------------+
|red_pitaya_iq_fgen_block | sin_reg_reg         | 2048x16       | Block RAM      | 
|red_pitaya_iq_fgen_block | cos_reg_reg         | 2048x16       | Block RAM      | 
|red_pitaya_iq_fgen_block | sin_shifted_reg_reg | 2048x16       | Block RAM      | 
|red_pitaya_iq_fgen_block | cos_shifted_reg_reg | 2048x16       | Block RAM      | 
+-------------------------+---------------------+---------------+----------------+


Block RAM: Preliminary Mapping	Report (see note below)
+------------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name       | RTL Object    | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|i_0/i_scope       | adc_a_buf_reg | 16 K x 14(READ_FIRST)  | W |   | 16 K x 14(WRITE_FIRST) |   | R | Port A and B     | 0      | 7      | 
|i_0/i_scope       | adc_b_buf_reg | 16 K x 14(READ_FIRST)  | W |   | 16 K x 14(WRITE_FIRST) |   | R | Port A and B     | 0      | 7      | 
|i_0/i_asg/\ch[1]  | dac_buf_reg   | 16 K x 14(READ_FIRST)  | W |   | 16 K x 14(WRITE_FIRST) |   | R | Port A and B     | 0      | 7      | 
|i_0/i_asg/\ch[0]  | dac_buf_reg   | 16 K x 14(READ_FIRST)  | W |   | 16 K x 14(WRITE_FIRST) |   | R | Port A and B     | 0      | 7      | 
+------------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping	Report (see note below)
+--------------------------------+----------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                     | DSP Mapping                            | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------------+----------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|red_pitaya_iq_demodulator_block | (C:0x20)+A*B2                          | 17     | 14     | 7      | -      | 30     | 0    | 1    | 0    | -    | -     | 0    | 1    | 
|red_pitaya_iq_demodulator_block | (C:0x20)+A*B2                          | 17     | 14     | 7      | -      | 30     | 0    | 1    | 0    | -    | -     | 0    | 1    | 
|red_pitaya_product_sat          | (C:0x200)+A*B                          | 24     | 18     | 11     | -      | 42     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|red_pitaya_product_sat          | (C:0x200)+A*B                          | 24     | 18     | 11     | -      | 42     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|red_pitaya_product_sat          | (C:0x80000)+A*B                        | 24     | 18     | 21     | -      | 42     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|red_pitaya_product_sat          | (C:0x80000)+A*B                        | 24     | 18     | 21     | -      | 42     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|red_pitaya_iq_modulator_block   | A*B2                                   | 17     | 15     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|red_pitaya_iq_modulator_block   | (D+A)*B                                | 14     | 17     | -      | 14     | 32     | 0    | 0    | -    | 0    | 1     | 0    | 0    | 
|red_pitaya_product_sat          | (C:0x100)+A*B                          | 17     | 14     | 10     | -      | 31     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|red_pitaya_product_sat          | (C:0x100)+A*B                          | 17     | 14     | 10     | -      | 31     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|red_pitaya_pid_block            | (A2*B2)'                               | 24     | 15     | -      | -      | 40     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|red_pitaya_pid_block            | ((C:0x000000000000) or 0)+(0 or A2*B2) | 24     | 15     | 39     | -      | 39     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|red_pitaya_product_sat          | A*B                                    | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|red_pitaya_product_sat          | (PCIN>>17)+A*B                         | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|red_pitaya_product_sat          | A*B                                    | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|red_pitaya_product_sat          | (PCIN>>17)+A*B                         | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|red_pitaya_product_sat          | A*B                                    | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|red_pitaya_product_sat          | (PCIN>>17)+A*B                         | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|red_pitaya_product_sat          | A*B                                    | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|red_pitaya_product_sat          | (PCIN>>17)+A*B                         | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|red_pitaya_product_sat          | A*B                                    | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|red_pitaya_product_sat          | (PCIN>>17)+A*B                         | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|red_pitaya_product_sat          | A*B                                    | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|red_pitaya_product_sat          | (PCIN>>17)+A*B                         | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|red_pitaya_product_sat          | A*B                                    | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|red_pitaya_product_sat          | (PCIN>>17)+A*B                         | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|red_pitaya_product_sat          | A*B                                    | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|red_pitaya_product_sat          | (PCIN>>17)+A*B                         | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|red_pitaya_pid_block            | (A2*B2)'                               | 24     | 15     | -      | -      | 40     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|red_pitaya_pid_block            | ((C:0x000000000000) or 0)+(0 or A2*B2) | 24     | 15     | 39     | -      | 39     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|red_pitaya_pid_block            | (A2*B2)'                               | 24     | 15     | -      | -      | 40     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|red_pitaya_pid_block            | ((C:0x000000000000) or 0)+(0 or A2*B2) | 24     | 15     | 39     | -      | 39     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|red_pitaya_asg_ch               | (A*B'')'                               | 15     | 14     | -      | -      | 29     | 0    | 2    | -    | -    | -     | 1    | 0    | 
|red_pitaya_asg_ch               | (A*B'')'                               | 15     | 14     | -      | -      | 29     | 0    | 2    | -    | -    | -     | 1    | 0    | 
+--------------------------------+----------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:39 ; elapsed = 00:01:57 . Memory (MB): peak = 2599.281 ; gain = 525.586 ; free physical = 3164 ; free virtual = 14763
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:47 ; elapsed = 00:02:05 . Memory (MB): peak = 2716.648 ; gain = 642.953 ; free physical = 3082 ; free virtual = 14682
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+------------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name       | RTL Object    | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|i_0/i_scope       | adc_a_buf_reg | 16 K x 14(READ_FIRST)  | W |   | 16 K x 14(WRITE_FIRST) |   | R | Port A and B     | 0      | 7      | 
|i_0/i_scope       | adc_b_buf_reg | 16 K x 14(READ_FIRST)  | W |   | 16 K x 14(WRITE_FIRST) |   | R | Port A and B     | 0      | 7      | 
|i_0/i_asg/\ch[1]  | dac_buf_reg   | 16 K x 14(READ_FIRST)  | W |   | 16 K x 14(WRITE_FIRST) |   | R | Port A and B     | 0      | 7      | 
|i_0/i_asg/\ch[0]  | dac_buf_reg   | 16 K x 14(READ_FIRST)  | W |   | 16 K x 14(WRITE_FIRST) |   | R | Port A and B     | 0      | 7      | 
+------------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance i_dsp/genblk6[7].iq_2_outputs/iq_fgen/sin_reg_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_dsp/genblk6[7].iq_2_outputs/iq_fgen/sin_reg_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_dsp/genblk6[7].iq_2_outputs/iq_fgen/sin_shifted_reg_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_dsp/genblk6[7].iq_2_outputs/iq_fgen/sin_shifted_reg_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_scope/adc_a_buf_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_scope/adc_a_buf_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_scope/adc_a_buf_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_scope/adc_a_buf_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_scope/adc_a_buf_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_scope/adc_a_buf_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_scope/adc_a_buf_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_scope/adc_b_buf_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_scope/adc_b_buf_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_scope/adc_b_buf_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_scope/adc_b_buf_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_scope/adc_b_buf_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_scope/adc_b_buf_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_scope/adc_b_buf_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_asg/ch[1]/dac_buf_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_asg/ch[1]/dac_buf_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_asg/ch[1]/dac_buf_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_asg/ch[1]/dac_buf_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_asg/ch[1]/dac_buf_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_asg/ch[1]/dac_buf_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_asg/ch[1]/dac_buf_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_asg/ch[0]/dac_buf_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_asg/ch[0]/dac_buf_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_asg/ch[0]/dac_buf_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_asg/ch[0]/dac_buf_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_asg/ch[0]/dac_buf_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_asg/ch[0]/dac_buf_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_asg/ch[0]/dac_buf_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:00 ; elapsed = 00:02:20 . Memory (MB): peak = 2724.656 ; gain = 650.961 ; free physical = 3104 ; free virtual = 14704
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:04 ; elapsed = 00:02:24 . Memory (MB): peak = 2724.656 ; gain = 650.961 ; free physical = 3103 ; free virtual = 14703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:04 ; elapsed = 00:02:24 . Memory (MB): peak = 2724.656 ; gain = 650.961 ; free physical = 3103 ; free virtual = 14703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:06 ; elapsed = 00:02:26 . Memory (MB): peak = 2724.656 ; gain = 650.961 ; free physical = 3105 ; free virtual = 14704
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+---------------------+---------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name          | RTL Name      | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+---------------------+---------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|red_pitaya_iir_block | stage5_reg[0] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+---------------------+---------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | memory_reg[3]  | 20     | 20         | 20     | 0       | 0      | 0      | 0      | 
|dsrl__1     | memory_reg[3]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__2     | memory_reg[31] | 34     | 34         | 0      | 34      | 0      | 0      | 0      | 
|dsrl__3     | memory_reg[31] | 13     | 13         | 0      | 13      | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BIBUF     |   130|
|2     |BUFG      |    14|
|3     |CARRY4    |  1009|
|4     |DNA_PORT  |     1|
|5     |DSP48E1   |    32|
|12    |LUT1      |   687|
|13    |LUT2      |  2112|
|14    |LUT3      |  1414|
|15    |LUT4      |  1704|
|16    |LUT5      |  2538|
|17    |LUT6      |  5070|
|18    |MUXF7     |    32|
|19    |ODDR      |    18|
|20    |PLLE2_ADV |     1|
|21    |PS7       |     1|
|22    |RAMB36E1  |    30|
|24    |SRL16     |     1|
|25    |SRL16E    |    19|
|26    |SRLC32E   |    47|
|27    |XADC      |     1|
|28    |FDR       |     8|
|29    |FDRE      | 10634|
|30    |FDSE      |   321|
|31    |IBUF      |    36|
|32    |IBUFDS    |     1|
|33    |IOBUF     |    16|
|34    |OBUF      |    35|
|35    |OBUFT     |     2|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:06 ; elapsed = 00:02:26 . Memory (MB): peak = 2724.656 ; gain = 650.961 ; free physical = 3105 ; free virtual = 14704
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:01 ; elapsed = 00:02:21 . Memory (MB): peak = 2724.656 ; gain = 548.199 ; free physical = 3176 ; free virtual = 14775
Synthesis Optimization Complete : Time (s): cpu = 00:02:07 ; elapsed = 00:02:27 . Memory (MB): peak = 2724.664 ; gain = 650.961 ; free physical = 3176 ; free virtual = 14775
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2724.664 ; gain = 0.000 ; free physical = 3243 ; free virtual = 14844
INFO: [Netlist 29-17] Analyzing 1149 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 2 IBUFs to IO ports without IO buffers.
Parsing XDC File [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0/system_proc_sys_reset_0_board.xdc] for cell 'i_ps/system_i/system_i/proc_sys_reset/U0'
Finished Parsing XDC File [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0/system_proc_sys_reset_0_board.xdc] for cell 'i_ps/system_i/system_i/proc_sys_reset/U0'
Parsing XDC File [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0/system_proc_sys_reset_0.xdc] for cell 'i_ps/system_i/system_i/proc_sys_reset/U0'
Finished Parsing XDC File [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0/system_proc_sys_reset_0.xdc] for cell 'i_ps/system_i/system_i/proc_sys_reset/U0'
Parsing XDC File [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ip/system_processing_system7_0/system_processing_system7_0.xdc] for cell 'i_ps/system_i/system_i/processing_system7/inst'
Finished Parsing XDC File [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ip/system_processing_system7_0/system_processing_system7_0.xdc] for cell 'i_ps/system_i/system_i/processing_system7/inst'
Parsing XDC File [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ip/system_xadc_0/system_xadc_0.xdc] for cell 'i_ps/system_i/system_i/xadc/inst'
Finished Parsing XDC File [/home/olaf/Documents/pyrpl/pyrpl/fpga/.srcs/sources_1/bd/system/ip/system_xadc_0/system_xadc_0.xdc] for cell 'i_ps/system_i/system_i/xadc/inst'
Parsing XDC File [/home/olaf/Documents/pyrpl/pyrpl/fpga/sdc/red_pitaya.xdc]
WARNING: [Vivado 12-180] No cells matched 'i_ams/XADC_inst'. [/home/olaf/Documents/pyrpl/pyrpl/fpga/sdc/red_pitaya.xdc:125]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/olaf/Documents/pyrpl/pyrpl/fpga/sdc/red_pitaya.xdc:125]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/olaf/Documents/pyrpl/pyrpl/fpga/sdc/red_pitaya.xdc:215]
INFO: [Timing 38-2] Deriving generated clocks [/home/olaf/Documents/pyrpl/pyrpl/fpga/sdc/red_pitaya.xdc:215]
WARNING: [Vivado 12-627] No clocks matched 'dac_clk_out'. [/home/olaf/Documents/pyrpl/pyrpl/fpga/sdc/red_pitaya.xdc:215]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/olaf/Documents/pyrpl/pyrpl/fpga/sdc/red_pitaya.xdc:215]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_clocks dac_clk_out]'. [/home/olaf/Documents/pyrpl/pyrpl/fpga/sdc/red_pitaya.xdc:215]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'ser_clk_out'. [/home/olaf/Documents/pyrpl/pyrpl/fpga/sdc/red_pitaya.xdc:216]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/olaf/Documents/pyrpl/pyrpl/fpga/sdc/red_pitaya.xdc:216]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_clocks ser_clk_out]'. [/home/olaf/Documents/pyrpl/pyrpl/fpga/sdc/red_pitaya.xdc:216]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'dac_2clk_out'. [/home/olaf/Documents/pyrpl/pyrpl/fpga/sdc/red_pitaya.xdc:217]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/olaf/Documents/pyrpl/pyrpl/fpga/sdc/red_pitaya.xdc:217]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_clocks dac_2clk_out]'. [/home/olaf/Documents/pyrpl/pyrpl/fpga/sdc/red_pitaya.xdc:217]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'par_clk'. [/home/olaf/Documents/pyrpl/pyrpl/fpga/sdc/red_pitaya.xdc:219]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/olaf/Documents/pyrpl/pyrpl/fpga/sdc/red_pitaya.xdc:219]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_clocks par_clk]'. [/home/olaf/Documents/pyrpl/pyrpl/fpga/sdc/red_pitaya.xdc:219]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'dac_clk_out'. [/home/olaf/Documents/pyrpl/pyrpl/fpga/sdc/red_pitaya.xdc:220]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/olaf/Documents/pyrpl/pyrpl/fpga/sdc/red_pitaya.xdc:220]
WARNING: [Vivado 12-627] No clocks matched 'dac_2clk_out'. [/home/olaf/Documents/pyrpl/pyrpl/fpga/sdc/red_pitaya.xdc:220]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/olaf/Documents/pyrpl/pyrpl/fpga/sdc/red_pitaya.xdc:220]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_clocks dac_clk_out]'. [/home/olaf/Documents/pyrpl/pyrpl/fpga/sdc/red_pitaya.xdc:220]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'dac_clk_out'. [/home/olaf/Documents/pyrpl/pyrpl/fpga/sdc/red_pitaya.xdc:221]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/olaf/Documents/pyrpl/pyrpl/fpga/sdc/red_pitaya.xdc:221]
WARNING: [Vivado 12-627] No clocks matched 'dac_2ph_out'. [/home/olaf/Documents/pyrpl/pyrpl/fpga/sdc/red_pitaya.xdc:221]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/olaf/Documents/pyrpl/pyrpl/fpga/sdc/red_pitaya.xdc:221]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_clocks dac_clk_out]'. [/home/olaf/Documents/pyrpl/pyrpl/fpga/sdc/red_pitaya.xdc:221]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/olaf/Documents/pyrpl/pyrpl/fpga/sdc/red_pitaya.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3107.672 ; gain = 0.000 ; free physical = 2876 ; free virtual = 14492
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 25 instances were transformed.
  FDR => FDRE: 8 instances
  IOBUF => IOBUF (IBUF, OBUFT): 16 instances
  SRL16 => SRL16E: 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
364 Infos, 136 Warnings, 13 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:25 ; elapsed = 00:02:40 . Memory (MB): peak = 3107.672 ; gain = 1034.055 ; free physical = 3229 ; free virtual = 14844
# write_checkpoint         -force   $path_out/post_synth
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3139.684 ; gain = 0.000 ; free physical = 3221 ; free virtual = 14841
INFO: [Common 17-1381] The checkpoint '/home/olaf/Documents/pyrpl/pyrpl/fpga/out/post_synth.dcp' has been generated.
# report_timing_summary    -file    $path_out/post_synth_timing_summary.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
# report_power             -file    $path_out/post_synth_power.rpt
Command: report_power -file out/post_synth_power.rpt
INFO: [Power 33-23] Power model is not available for i_DNA
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
1 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3150.699 ; gain = 0.000 ; free physical = 3175 ; free virtual = 14796

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 41fa055f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3150.699 ; gain = 0.000 ; free physical = 3175 ; free virtual = 14796

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 170f4542a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3150.699 ; gain = 0.000 ; free physical = 3084 ; free virtual = 14705
INFO: [Opt 31-389] Phase Retarget created 7 cells and removed 74 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 188094351

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3150.699 ; gain = 0.000 ; free physical = 3084 ; free virtual = 14705
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 56 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 171d3fc0c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3150.699 ; gain = 0.000 ; free physical = 3083 ; free virtual = 14704
INFO: [Opt 31-389] Phase Sweep created 8 cells and removed 262 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 171d3fc0c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3150.699 ; gain = 0.000 ; free physical = 3083 ; free virtual = 14704
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 171d3fc0c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3150.699 ; gain = 0.000 ; free physical = 3083 ; free virtual = 14704
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: da98a3fd

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3150.699 ; gain = 0.000 ; free physical = 3083 ; free virtual = 14704
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               7  |              74  |                                              1  |
|  Constant propagation         |               0  |              56  |                                              0  |
|  Sweep                        |               8  |             262  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3150.699 ; gain = 0.000 ; free physical = 3083 ; free virtual = 14704
Ending Logic Optimization Task | Checksum: 12bbc12d7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3150.699 ; gain = 0.000 ; free physical = 3083 ; free virtual = 14704

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Power 33-23] Power model is not available for i_DNA
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 30 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 14 newly gated: 0 Total Ports: 60
Ending PowerOpt Patch Enables Task | Checksum: 1483b0365

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.20 . Memory (MB): peak = 3254.715 ; gain = 0.000 ; free physical = 3074 ; free virtual = 14699
Ending Power Optimization Task | Checksum: 1483b0365

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3254.715 ; gain = 104.016 ; free physical = 3088 ; free virtual = 14713

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1483b0365

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3254.715 ; gain = 0.000 ; free physical = 3088 ; free virtual = 14713

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3254.715 ; gain = 0.000 ; free physical = 3088 ; free virtual = 14713
Ending Netlist Obfuscation Task | Checksum: 13d6b224a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3254.715 ; gain = 0.000 ; free physical = 3088 ; free virtual = 14713
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 3254.715 ; gain = 104.016 ; free physical = 3088 ; free virtual = 14713
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 13d6b224a
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module red_pitaya_top ...
INFO: [Pwropt 34-207] Design is in partially-placed state. Running in partially-placed mode.
PSMgr Creation: Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.28 . Memory (MB): peak = 3254.715 ; gain = 0.000 ; free physical = 2949 ; free virtual = 14574
INFO: [Power 33-23] Power model is not available for i_DNA
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-54] Flop output of i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[11] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[11] does not fanout to any other flop but itself
Found 1792 new always-off flops by back propagation
Pre-processing: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3254.715 ; gain = 0.000 ; free physical = 2894 ; free virtual = 14519
INFO: [Pwropt 34-9] Applying IDT optimizations ...
IDT: Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 3254.715 ; gain = 0.000 ; free physical = 2786 ; free virtual = 14411
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 26 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 392 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3262.719 ; gain = 8.004 ; free physical = 2815 ; free virtual = 14440
Power optimization passes: Time (s): cpu = 00:00:26 ; elapsed = 00:00:11 . Memory (MB): peak = 3262.719 ; gain = 8.004 ; free physical = 2811 ; free virtual = 14437

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3262.719 ; gain = 0.000 ; free physical = 2991 ; free virtual = 14617


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design red_pitaya_top ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 30 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
INFO: [Pwropt 34-100] Patcher adaptive clustering : original ram clusters 18 accepted clusters 18
INFO: [Pwropt 34-100] Patcher adaptive clustering : original flop clusters 651 accepted clusters 651

Number of Slice Registers augmented: 395 newly gated: 1335 Total: 10848
Number of SRLs augmented: 0  newly gated: 0 Total: 53
Number of BRAM Ports augmented: 14 newly gated: 4 Total Ports: 60
Number of Flops added for Enable Generation: 0

Flops dropped: 2/1914 RAMS dropped: 0/18 Clusters dropped: 2/669 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 16859c477

Time (s): cpu = 00:01:20 ; elapsed = 00:00:40 . Memory (MB): peak = 3262.719 ; gain = 0.000 ; free physical = 2948 ; free virtual = 14573
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 16859c477
Power optimization: Time (s): cpu = 00:01:49 ; elapsed = 00:00:54 . Memory (MB): peak = 3262.719 ; gain = 8.004 ; free physical = 3000 ; free virtual = 14625
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 48814712 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 48 inverter(s) to 421 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1150b5d7f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3262.719 ; gain = 0.000 ; free physical = 3064 ; free virtual = 14690
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 1150b5d7f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3262.719 ; gain = 0.000 ; free physical = 3064 ; free virtual = 14690
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: ace6115c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3262.719 ; gain = 0.000 ; free physical = 3064 ; free virtual = 14689
INFO: [Opt 31-389] Phase Remap created 119 cells and removed 209 cells
INFO: [Opt 31-1021] In phase Remap, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: a81920f0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3262.719 ; gain = 0.000 ; free physical = 3064 ; free virtual = 14689
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               1  |                                              1  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |             119  |             209  |                                              1  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 17553f0cf

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3262.719 ; gain = 0.000 ; free physical = 3064 ; free virtual = 14689

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3262.719 ; gain = 0.000 ; free physical = 3064 ; free virtual = 14689
Ending Netlist Obfuscation Task | Checksum: 17553f0cf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3262.719 ; gain = 0.000 ; free physical = 3064 ; free virtual = 14689
INFO: [Common 17-83] Releasing license: Implementation
31 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
power_opt_design: Time (s): cpu = 00:01:55 ; elapsed = 00:00:59 . Memory (MB): peak = 3262.719 ; gain = 8.004 ; free physical = 3064 ; free virtual = 14689
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3262.719 ; gain = 0.000 ; free physical = 3061 ; free virtual = 14688
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 887719fb

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3262.719 ; gain = 0.000 ; free physical = 3061 ; free virtual = 14688
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3262.719 ; gain = 0.000 ; free physical = 3066 ; free virtual = 14692

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: c20c73fa

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 3262.719 ; gain = 0.000 ; free physical = 3039 ; free virtual = 14669

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 180b80f2a

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 3262.719 ; gain = 0.000 ; free physical = 3025 ; free virtual = 14655

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 180b80f2a

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 3262.719 ; gain = 0.000 ; free physical = 3025 ; free virtual = 14655
Phase 1 Placer Initialization | Checksum: 180b80f2a

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 3262.719 ; gain = 0.000 ; free physical = 3025 ; free virtual = 14656

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2321b33ea

Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 3262.719 ; gain = 0.000 ; free physical = 3004 ; free virtual = 14635

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 85 LUTNM shape to break, 538 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 44, two critical 41, total 85, new lutff created 1
INFO: [Physopt 32-775] End 1 Pass. Optimized 275 nets or cells. Created 85 new cells, deleted 190 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-81] Processed net i_dsp/genblk6[7].iq_2_outputs/iq_fgen/sin_o[16]. Replicated 1 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 1 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 1 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3262.719 ; gain = 0.000 ; free physical = 2987 ; free virtual = 14620
INFO: [Physopt 32-46] Identified 32 candidate nets for critical-cell optimization.
INFO: [Physopt 32-81] Processed net i_dsp/genblk6[7].iq_2_outputs/iq_fgen/sin_shifted_o[16]. Replicated 1 times.
INFO: [Physopt 32-571] Net i_dsp/genblk6[7].iq_2_outputs/iq_fgen/sin_o[11] was not replicated.
INFO: [Physopt 32-571] Net i_dsp/genblk6[7].iq_2_outputs/iq_fgen/sin_o[3] was not replicated.
INFO: [Physopt 32-571] Net i_dsp/genblk6[7].iq_2_outputs/iq_fgen/sin_o[15] was not replicated.
INFO: [Physopt 32-571] Net i_dsp/genblk6[7].iq_2_outputs/iq_fgen/sin_o[8] was not replicated.
INFO: [Physopt 32-571] Net i_dsp/genblk6[7].iq_2_outputs/iq_fgen/sin_o[13] was not replicated.
INFO: [Physopt 32-571] Net i_dsp/genblk6[7].iq_2_outputs/iq_fgen/sin_o[10] was not replicated.
INFO: [Physopt 32-571] Net i_dsp/genblk6[7].iq_2_outputs/iq_fgen/sin_o[14] was not replicated.
INFO: [Physopt 32-571] Net i_dsp/genblk6[7].iq_2_outputs/iq_fgen/sin_o[9] was not replicated.
INFO: [Physopt 32-232] Optimized 1 net. Created 1 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 1 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3262.719 ; gain = 0.000 ; free physical = 2987 ; free virtual = 14620
INFO: [Physopt 32-457] Pass 1. Identified 9 candidate cells for DSP register optimization.
INFO: [Physopt 32-665] Processed cell i_dsp/genblk6[7].iq_2_outputs/demodulator/product1_reg. 24 registers were pushed out.
INFO: [Physopt 32-665] Processed cell i_dsp/genblk6[7].iq_2_outputs/demodulator/product2_reg. 24 registers were pushed out.
INFO: [Physopt 32-665] Processed cell i_dsp/genblk6[7].iq_2_outputs/modulator/secondproduct2. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell i_dsp/genblk2[1].i_pid/ki_mult_reg. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell i_dsp/genblk2[1].i_pid/kp_mult0. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell i_dsp/genblk2[0].i_pid/ki_mult_reg. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell i_dsp/genblk2[0].i_pid/kp_mult0. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell i_dsp/genblk2[2].i_pid/ki_mult_reg. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell i_dsp/genblk2[2].i_pid/kp_mult0. 15 registers were pushed out.
INFO: [Physopt 32-775] End 2 Pass. Optimized 9 nets or cells. Created 152 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3262.719 ; gain = 0.000 ; free physical = 2987 ; free virtual = 14620
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3262.719 ; gain = 0.000 ; free physical = 2987 ; free virtual = 14620

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           85  |            190  |                   275  |           0  |           1  |  00:00:01  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Fanout                                           |            1  |              0  |                     1  |           0  |           1  |  00:00:00  |
|  Critical Cell                                    |            1  |              0  |                     1  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |          152  |              0  |                     9  |           0  |           1  |  00:00:01  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          239  |            190  |                   286  |           0  |          10  |  00:00:02  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 183c31f91

Time (s): cpu = 00:01:04 ; elapsed = 00:00:29 . Memory (MB): peak = 3262.719 ; gain = 0.000 ; free physical = 2986 ; free virtual = 14620
Phase 2.2 Global Placement Core | Checksum: 130a0aed8

Time (s): cpu = 00:01:05 ; elapsed = 00:00:30 . Memory (MB): peak = 3262.719 ; gain = 0.000 ; free physical = 2986 ; free virtual = 14620
Phase 2 Global Placement | Checksum: 130a0aed8

Time (s): cpu = 00:01:05 ; elapsed = 00:00:30 . Memory (MB): peak = 3262.719 ; gain = 0.000 ; free physical = 2994 ; free virtual = 14627

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 12b6101bd

Time (s): cpu = 00:01:09 ; elapsed = 00:00:31 . Memory (MB): peak = 3262.719 ; gain = 0.000 ; free physical = 2994 ; free virtual = 14628

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 140877d39

Time (s): cpu = 00:01:17 ; elapsed = 00:00:34 . Memory (MB): peak = 3262.719 ; gain = 0.000 ; free physical = 2994 ; free virtual = 14628

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1608f25c5

Time (s): cpu = 00:01:17 ; elapsed = 00:00:34 . Memory (MB): peak = 3262.719 ; gain = 0.000 ; free physical = 2994 ; free virtual = 14628

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1de48635d

Time (s): cpu = 00:01:17 ; elapsed = 00:00:35 . Memory (MB): peak = 3262.719 ; gain = 0.000 ; free physical = 2994 ; free virtual = 14628

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: fd0b9a63

Time (s): cpu = 00:01:26 ; elapsed = 00:00:39 . Memory (MB): peak = 3262.719 ; gain = 0.000 ; free physical = 2993 ; free virtual = 14626

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1b24a4469

Time (s): cpu = 00:01:34 ; elapsed = 00:00:46 . Memory (MB): peak = 3262.719 ; gain = 0.000 ; free physical = 2988 ; free virtual = 14622

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1b30e93ae

Time (s): cpu = 00:01:35 ; elapsed = 00:00:47 . Memory (MB): peak = 3262.719 ; gain = 0.000 ; free physical = 2988 ; free virtual = 14622

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1667f80a1

Time (s): cpu = 00:01:35 ; elapsed = 00:00:47 . Memory (MB): peak = 3262.719 ; gain = 0.000 ; free physical = 2988 ; free virtual = 14622

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 22e50367f

Time (s): cpu = 00:01:48 ; elapsed = 00:00:53 . Memory (MB): peak = 3262.719 ; gain = 0.000 ; free physical = 2984 ; free virtual = 14618
Phase 3 Detail Placement | Checksum: 22e50367f

Time (s): cpu = 00:01:48 ; elapsed = 00:00:53 . Memory (MB): peak = 3262.719 ; gain = 0.000 ; free physical = 2984 ; free virtual = 14618

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1445fa90e

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.207 | TNS=-2072.539 |
Phase 1 Physical Synthesis Initialization | Checksum: 10694dcec

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.73 . Memory (MB): peak = 3262.719 ; gain = 0.000 ; free physical = 2976 ; free virtual = 14610
INFO: [Place 46-33] Processed net i_dsp/genblk4[4].iir/signal_o[13]_i_1_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1e2524fb1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.93 . Memory (MB): peak = 3262.719 ; gain = 0.000 ; free physical = 2976 ; free virtual = 14610
Phase 4.1.1.1 BUFG Insertion | Checksum: 1445fa90e

Time (s): cpu = 00:02:03 ; elapsed = 00:00:59 . Memory (MB): peak = 3262.719 ; gain = 0.000 ; free physical = 2976 ; free virtual = 14610
INFO: [Place 30-746] Post Placement Timing Summary WNS=-4.868. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 77273d19

Time (s): cpu = 00:02:49 ; elapsed = 00:01:34 . Memory (MB): peak = 3262.719 ; gain = 0.000 ; free physical = 2973 ; free virtual = 14607
Phase 4.1 Post Commit Optimization | Checksum: 77273d19

Time (s): cpu = 00:02:49 ; elapsed = 00:01:34 . Memory (MB): peak = 3262.719 ; gain = 0.000 ; free physical = 2973 ; free virtual = 14607

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 77273d19

Time (s): cpu = 00:02:49 ; elapsed = 00:01:34 . Memory (MB): peak = 3262.719 ; gain = 0.000 ; free physical = 2972 ; free virtual = 14606

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 77273d19

Time (s): cpu = 00:02:49 ; elapsed = 00:01:34 . Memory (MB): peak = 3262.719 ; gain = 0.000 ; free physical = 2972 ; free virtual = 14606

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3262.719 ; gain = 0.000 ; free physical = 2973 ; free virtual = 14607
Phase 4.4 Final Placement Cleanup | Checksum: 9ed25af9

Time (s): cpu = 00:02:50 ; elapsed = 00:01:35 . Memory (MB): peak = 3262.719 ; gain = 0.000 ; free physical = 2973 ; free virtual = 14607
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 9ed25af9

Time (s): cpu = 00:02:50 ; elapsed = 00:01:35 . Memory (MB): peak = 3262.719 ; gain = 0.000 ; free physical = 2973 ; free virtual = 14607
Ending Placer Task | Checksum: 98cbc4ee

Time (s): cpu = 00:02:50 ; elapsed = 00:01:35 . Memory (MB): peak = 3262.719 ; gain = 0.000 ; free physical = 2973 ; free virtual = 14607
INFO: [Common 17-83] Releasing license: Implementation
61 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:55 ; elapsed = 00:01:37 . Memory (MB): peak = 3262.719 ; gain = 0.000 ; free physical = 2985 ; free virtual = 14620
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3262.719 ; gain = 0.000 ; free physical = 2959 ; free virtual = 14593

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.868 | TNS=-2017.912 |
Phase 1 Physical Synthesis Initialization | Checksum: 251ce7ec6

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 3262.719 ; gain = 0.000 ; free physical = 2950 ; free virtual = 14584
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.868 | TNS=-2017.912 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 251ce7ec6

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 3262.719 ; gain = 0.000 ; free physical = 2950 ; free virtual = 14584

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.868 | TNS=-2017.912 |
INFO: [Physopt 32-702] Processed net i_dsp/genblk4[4].iir/p_by1[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pll/clk_adc. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_dsp/genblk4[4].iir/p_by1_module/p_0_in[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_dsp/genblk4[4].iir/p_by1_module/product_o[29]_INST_0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_dsp/genblk4[4].iir/p_by1_module/product_o[25]_INST_0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_dsp/genblk4[4].iir/p_by1_module/product_o[21]_INST_0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_dsp/genblk4[4].iir/p_by1_module/product_o[17]_INST_0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_dsp/genblk4[4].iir/p_by1_module/product_o[13]_INST_0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_dsp/genblk4[4].iir/p_by1_module/product_o[9]_INST_0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_dsp/genblk4[4].iir/p_by1_module/product_o[5]_INST_0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_dsp/genblk4[4].iir/p_by1_module/product_o[1]_INST_0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_dsp/genblk4[4].iir/p_by1_module/product_o[1]_INST_0_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_dsp/genblk4[4].iir/p_by1_module/product_o[5]_INST_0_i_2_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_dsp/genblk4[4].iir/p_by1_module/product_o[1]_INST_0_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_dsp/genblk4[4].iir/p_by1_module/product_o[1]_INST_0_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_dsp/genblk4[4].iir/p_by1_module/product_o[1]_INST_0_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net i_dsp/genblk4[4].iir/p_by1_module/product_o[1]_INST_0_i_16_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.751 | TNS=-2014.051 |
INFO: [Physopt 32-735] Processed net i_dsp/genblk4[4].iir/p_by1_module/product_o[1]_INST_0_i_12_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.680 | TNS=-2011.708 |
INFO: [Physopt 32-735] Processed net i_dsp/genblk4[4].iir/p_by1_module/product_o[1]_INST_0_i_13_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.639 | TNS=-2008.474 |
INFO: [Physopt 32-702] Processed net i_dsp/genblk4[4].iir/overflow[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_dsp/genblk4[4].iir/p_by0_module/p_0_in[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_dsp/genblk4[4].iir/p_by0_module/product_o[29]_INST_0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_dsp/genblk4[4].iir/p_by0_module/product_o[25]_INST_0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_dsp/genblk4[4].iir/p_by0_module/product_o[21]_INST_0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_dsp/genblk4[4].iir/p_by0_module/product_o[17]_INST_0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_dsp/genblk4[4].iir/p_by0_module/product_o[13]_INST_0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_dsp/genblk4[4].iir/p_by0_module/product_o[9]_INST_0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_dsp/genblk4[4].iir/p_by0_module/product_o[5]_INST_0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_dsp/genblk4[4].iir/p_by0_module/product_o[1]_INST_0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_dsp/genblk4[4].iir/p_by0_module/product_o[1]_INST_0_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_dsp/genblk4[4].iir/p_by0_module/product_o[5]_INST_0_i_2_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_dsp/genblk4[4].iir/p_by0_module/product_o[1]_INST_0_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_dsp/genblk4[4].iir/p_by0_module/product_o[1]_INST_0_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_dsp/genblk4[4].iir/p_by0_module/product_o[1]_INST_0_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net i_dsp/genblk4[4].iir/p_by0_module/product_o[1]_INST_0_i_16_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.602 | TNS=-2004.712 |
INFO: [Physopt 32-702] Processed net i_dsp/genblk4[4].iir/p_ay2[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_dsp/genblk4[4].iir/p_ay2_module/p_0_in[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_dsp/genblk4[4].iir/p_ay2_module/product_o[29]_INST_0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_dsp/genblk4[4].iir/p_ay2_module/product_o[25]_INST_0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_dsp/genblk4[4].iir/p_ay2_module/product_o[21]_INST_0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_dsp/genblk4[4].iir/p_ay2_module/product_o[17]_INST_0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_dsp/genblk4[4].iir/p_ay2_module/product_o[13]_INST_0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_dsp/genblk4[4].iir/p_ay2_module/product_o[9]_INST_0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_dsp/genblk4[4].iir/p_ay2_module/product_o[5]_INST_0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_dsp/genblk4[4].iir/p_ay2_module/product_o[9]_INST_0_i_2_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_dsp/genblk4[4].iir/p_ay2_module/product_o[5]_INST_0_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_dsp/genblk4[4].iir/p_ay2_module/product_o[1]_INST_0_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_dsp/genblk4[4].iir/p_ay2_module/product_o[1]_INST_0_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_dsp/genblk4[4].iir/p_ay2_module/product_o[1]_INST_0_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net i_dsp/genblk4[4].iir/p_ay2_module/product_o[1]_INST_0_i_16_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.582 | TNS=-2000.950 |
INFO: [Physopt 32-735] Processed net i_dsp/genblk4[4].iir/p_by1_module/product_o[1]_INST_0_i_15_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.565 | TNS=-2000.389 |
INFO: [Physopt 32-702] Processed net i_dsp/genblk4[4].iir/p_by1_module/product_o[1]_INST_0_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net i_dsp/genblk4[4].iir/p_by1_module/product_o[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.558 | TNS=-2000.093 |
INFO: [Physopt 32-702] Processed net i_dsp/genblk4[4].iir/overflow[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_dsp/genblk4[4].iir/p_ay1_module/p_0_in[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_dsp/genblk4[4].iir/p_ay1_module/product_o[29]_INST_0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_dsp/genblk4[4].iir/p_ay1_module/product_o[25]_INST_0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_dsp/genblk4[4].iir/p_ay1_module/product_o[21]_INST_0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_dsp/genblk4[4].iir/p_ay1_module/product_o[17]_INST_0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_dsp/genblk4[4].iir/p_ay1_module/product_o[13]_INST_0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_dsp/genblk4[4].iir/p_ay1_module/product_o[9]_INST_0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_dsp/genblk4[4].iir/p_ay1_module/product_o[5]_INST_0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_dsp/genblk4[4].iir/p_ay1_module/product_o[1]_INST_0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_dsp/genblk4[4].iir/p_ay1_module/product_o[5]_INST_0_i_2_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_dsp/genblk4[4].iir/p_ay1_module/product_o[1]_INST_0_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_dsp/genblk4[4].iir/p_ay1_module/product_o[1]_INST_0_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_dsp/genblk4[4].iir/p_ay1_module/product_o[1]_INST_0_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net i_dsp/genblk4[4].iir/p_ay1_module/product_o[1]_INST_0_i_16_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.525 | TNS=-1996.331 |
INFO: [Physopt 32-735] Processed net i_dsp/genblk4[4].iir/p_by0_module/product_o[1]_INST_0_i_12_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.488 | TNS=-1994.582 |
INFO: [Physopt 32-735] Processed net i_dsp/genblk4[4].iir/p_ay2_module/product_o[1]_INST_0_i_12_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.472 | TNS=-1994.054 |
INFO: [Physopt 32-702] Processed net i_dsp/genblk4[4].iir/p_by0_module/product_o[1]_INST_0_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_dsp/genblk4[4].iir/overflow[3]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_dsp/genblk4[4].iir/p_by0_module/product0__2_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_dsp/genblk4[4].iir/p_by0_module/product0__1_n_106. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net i_dsp/genblk4[4].iir/y0[5].  Did not re-place instance i_dsp/genblk4[4].iir/y0_reg[5]
INFO: [Physopt 32-702] Processed net i_dsp/genblk4[4].iir/y0[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net i_ps/system_i/system_i/xadc/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/p_0_in32_in.  Did not re-place instance i_ps/system_i/system_i/xadc/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/ip_irpt_enable_reg_reg[12]
INFO: [Physopt 32-702] Processed net i_ps/system_i/system_i/xadc/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/p_0_in32_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Bus2IP_BE[3].  Re-placed instance i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Bus2IP_BE[3]_INST_0
INFO: [Physopt 32-735] Processed net i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Bus2IP_BE[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.472 | TNS=-1990.109 |
INFO: [Physopt 32-663] Processed net i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read[0].  Re-placed instance i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read_reg[0]
INFO: [Physopt 32-735] Processed net i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.472 | TNS=-1990.068 |
INFO: [Physopt 32-663] Processed net i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read[1].  Re-placed instance i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read_reg[1]
INFO: [Physopt 32-735] Processed net i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.472 | TNS=-1990.027 |
INFO: [Physopt 32-662] Processed net i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read[0].  Did not re-place instance i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read_reg[0]
INFO: [Physopt 32-702] Processed net i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_push.  Did not re-place instance i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0_i_1
INFO: [Physopt 32-81] Processed net i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_push. Replicated 1 times.
INFO: [Physopt 32-735] Processed net i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_push. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.472 | TNS=-1990.131 |
INFO: [Physopt 32-662] Processed net i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_push_repN.  Did not re-place instance i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0_i_1_replica
INFO: [Physopt 32-242] Processed net i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_push_repN. Rewired (signal push) i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0_i_2_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-735] Processed net i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_push_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.472 | TNS=-1990.063 |
INFO: [Physopt 32-662] Processed net i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_push_repN.  Did not re-place instance i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0_i_1_replica_rewire
INFO: [Physopt 32-242] Processed net i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_push_repN. Rewired (signal push) i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0_i_3_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-735] Processed net i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_push_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.472 | TNS=-1989.529 |
INFO: [Physopt 32-662] Processed net i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg_n_0_[0].  Did not re-place instance i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]
INFO: [Physopt 32-702] Processed net i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0.  Did not re-place instance i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt[7]_i_1
INFO: [Physopt 32-710] Processed net i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]_CE_cooolgate_en_sig_164. Critical path length was reduced through logic transformation on cell i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]_CE_cooolgate_en_gate_1496_comp.
INFO: [Physopt 32-735] Processed net i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.472 | TNS=-1989.347 |
INFO: [Physopt 32-662] Processed net i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg_n_0_[10].  Did not re-place instance i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]
INFO: [Physopt 32-702] Processed net i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg_n_0_[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_i_1_n_0.  Re-placed instance i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_i_1
INFO: [Physopt 32-735] Processed net i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.472 | TNS=-1988.911 |
INFO: [Physopt 32-662] Processed net i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r[0].  Did not re-place instance i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[0]
INFO: [Physopt 32-702] Processed net i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt[3]_i_1_n_0.  Re-placed instance i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt[3]_i_1
INFO: [Physopt 32-735] Processed net i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt[3]_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.472 | TNS=-1988.674 |
INFO: [Physopt 32-702] Processed net i_ps/system_i/system_i/xadc/inst/AXI_XADC_CORE_I/ot_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xlnx_opt_Bus2IP_Addr[3]_1.  Did not re-place instance i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Bus2IP_Addr[3]_INST_0_LOPT_REMAP
INFO: [Physopt 32-710] Processed net i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Bus2IP_Addr[3]. Critical path length was reduced through logic transformation on cell i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Bus2IP_Addr[3]_INST_0_LOPT_REMAP_2_comp.
INFO: [Physopt 32-735] Processed net i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xlnx_opt_Bus2IP_Addr[3]_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.472 | TNS=-1988.608 |
INFO: [Physopt 32-662] Processed net pwm[2]/bcnt_reg[0].  Did not re-place instance pwm[2]/bcnt_reg[0]
INFO: [Physopt 32-702] Processed net pwm[2]/bcnt_reg[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pll/clk_pwm. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net pwm[2]/bcnt.  Did not re-place instance pwm[2]/bcnt[3]_i_1
INFO: [Physopt 32-710] Processed net pwm[2]/bcnt_reg[0]_CE_cooolgate_en_sig_112. Critical path length was reduced through logic transformation on cell pwm[2]/bcnt_reg[0]_CE_cooolgate_en_gate_1344_LOPT_REMAP_comp.
INFO: [Physopt 32-735] Processed net pwm[2]/bcnt. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.472 | TNS=-1988.477 |
INFO: [Physopt 32-663] Processed net i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r[2].  Re-placed instance i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[2]
INFO: [Physopt 32-735] Processed net i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.472 | TNS=-1988.455 |
INFO: [Physopt 32-662] Processed net i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[6].  Did not re-place instance i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[6]
INFO: [Physopt 32-702] Processed net i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0_i_3_n_0.  Re-placed instance i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0_i_3
INFO: [Physopt 32-735] Processed net i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.472 | TNS=-1988.422 |
INFO: [Physopt 32-663] Processed net i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[4].  Re-placed instance i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]
INFO: [Physopt 32-735] Processed net i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.472 | TNS=-1988.408 |
INFO: [Physopt 32-663] Processed net i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[5].  Re-placed instance i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]
INFO: [Physopt 32-735] Processed net i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.472 | TNS=-1988.394 |
INFO: [Physopt 32-663] Processed net i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[6].  Re-placed instance i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[6]
INFO: [Physopt 32-735] Processed net i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.472 | TNS=-1988.380 |
INFO: [Physopt 32-663] Processed net i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[7].  Re-placed instance i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[7]
INFO: [Physopt 32-735] Processed net i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.472 | TNS=-1988.366 |
INFO: [Physopt 32-662] Processed net i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r[0].  Did not re-place instance i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[0]
INFO: [Physopt 32-702] Processed net i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt[3].  Did not re-place instance i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r[3]_i_1
INFO: [Physopt 32-702] Processed net i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len[3].  Did not re-place instance i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r[3]_i_1
INFO: [Physopt 32-572] Net i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len[3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.472 | TNS=-1988.333 |
INFO: [Physopt 32-662] Processed net i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r[2].  Did not re-place instance i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[2]
INFO: [Physopt 32-702] Processed net i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len[2].  Re-placed instance i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r[2]_i_1
INFO: [Physopt 32-735] Processed net i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.472 | TNS=-1988.327 |
INFO: [Physopt 32-702] Processed net pwm[3]/pwm_o. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm[3]/pwm_o_reg_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm[3]/pwm_o_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm[3]/p_1_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net pwm[3]/v_r[3].  Re-placed instance pwm[3]/v_r_reg[3]
INFO: [Physopt 32-735] Processed net pwm[3]/v_r[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.472 | TNS=-1988.323 |
INFO: [Physopt 32-702] Processed net i_dsp/genblk4[4].iir/overflow[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pll/clk_adc. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_dsp/genblk4[4].iir/p_by0_module/p_0_in[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_dsp/genblk4[4].iir/p_by0_module/product_o[1]_INST_0_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_dsp/genblk4[4].iir/p_by0_module/product_o[5]_INST_0_i_2_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_dsp/genblk4[4].iir/p_by0_module/product_o[1]_INST_0_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_dsp/genblk4[4].iir/overflow[3]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_dsp/genblk4[4].iir/p_by0_module/product0__2_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net i_dsp/genblk4[4].iir/y0[5].  Did not re-place instance i_dsp/genblk4[4].iir/y0_reg[5]
INFO: [Physopt 32-702] Processed net i_dsp/genblk4[4].iir/y0[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.472 | TNS=-1988.323 |
Phase 3 Critical Path Optimization | Checksum: 251ce7ec6

Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 3262.719 ; gain = 0.000 ; free physical = 2946 ; free virtual = 14580

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.472 | TNS=-1988.323 |
INFO: [Physopt 32-702] Processed net i_dsp/genblk4[4].iir/overflow[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pll/clk_adc. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_dsp/genblk4[4].iir/p_by0_module/p_0_in[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_dsp/genblk4[4].iir/p_by0_module/product_o[29]_INST_0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_dsp/genblk4[4].iir/p_by0_module/product_o[25]_INST_0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_dsp/genblk4[4].iir/p_by0_module/product_o[21]_INST_0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_dsp/genblk4[4].iir/p_by0_module/product_o[17]_INST_0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_dsp/genblk4[4].iir/p_by0_module/product_o[13]_INST_0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_dsp/genblk4[4].iir/p_by0_module/product_o[9]_INST_0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_dsp/genblk4[4].iir/p_by0_module/product_o[5]_INST_0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_dsp/genblk4[4].iir/p_by0_module/product_o[1]_INST_0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_dsp/genblk4[4].iir/p_by0_module/product_o[1]_INST_0_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_dsp/genblk4[4].iir/p_by0_module/product_o[5]_INST_0_i_2_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_dsp/genblk4[4].iir/p_by0_module/product_o[1]_INST_0_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_dsp/genblk4[4].iir/p_by0_module/product_o[1]_INST_0_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_dsp/genblk4[4].iir/p_by0_module/product_o[1]_INST_0_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_dsp/genblk4[4].iir/p_by0_module/product_o[1]_INST_0_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_dsp/genblk4[4].iir/overflow[3]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_dsp/genblk4[4].iir/p_by0_module/product0__2_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_dsp/genblk4[4].iir/p_by0_module/product0__1_n_106. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net i_dsp/genblk4[4].iir/y0[5].  Did not re-place instance i_dsp/genblk4[4].iir/y0_reg[5]
INFO: [Physopt 32-702] Processed net i_dsp/genblk4[4].iir/y0[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_dsp/genblk4[4].iir/overflow[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pll/clk_adc. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_dsp/genblk4[4].iir/p_by0_module/p_0_in[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_dsp/genblk4[4].iir/p_by0_module/product_o[1]_INST_0_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_dsp/genblk4[4].iir/p_by0_module/product_o[5]_INST_0_i_2_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_dsp/genblk4[4].iir/p_by0_module/product_o[1]_INST_0_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_dsp/genblk4[4].iir/overflow[3]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_dsp/genblk4[4].iir/p_by0_module/product0__2_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net i_dsp/genblk4[4].iir/y0[5].  Did not re-place instance i_dsp/genblk4[4].iir/y0_reg[5]
INFO: [Physopt 32-702] Processed net i_dsp/genblk4[4].iir/y0[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.472 | TNS=-1988.323 |
Phase 4 Critical Path Optimization | Checksum: 251ce7ec6

Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 3262.719 ; gain = 0.000 ; free physical = 2946 ; free virtual = 14580
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3262.719 ; gain = 0.000 ; free physical = 2946 ; free virtual = 14580
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-4.472 | TNS=-1988.323 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.396  |         29.589  |            1  |              0  |                    30  |           0  |           2  |  00:00:04  |
|  Total          |          0.396  |         29.589  |            1  |              0  |                    30  |           0  |           3  |  00:00:04  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3262.719 ; gain = 0.000 ; free physical = 2946 ; free virtual = 14580
Ending Physical Synthesis Task | Checksum: 142af47ab

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 3262.719 ; gain = 0.000 ; free physical = 2946 ; free virtual = 14580
INFO: [Common 17-83] Releasing license: Implementation
234 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:12 . Memory (MB): peak = 3262.719 ; gain = 0.000 ; free physical = 2955 ; free virtual = 14589
# write_checkpoint         -force   $path_out/post_place
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3262.719 ; gain = 0.000 ; free physical = 2921 ; free virtual = 14584
INFO: [Common 17-1381] The checkpoint '/home/olaf/Documents/pyrpl/pyrpl/fpga/out/post_place.dcp' has been generated.
# report_timing_summary    -file    $path_out/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 6a33bccf ConstDB: 0 ShapeSum: 2be17683 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: def6e49e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 3262.719 ; gain = 0.000 ; free physical = 2866 ; free virtual = 14508
Post Restoration Checksum: NetGraph: 6ed9c89f NumContArr: 701d1bff Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: def6e49e

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 3262.719 ; gain = 0.000 ; free physical = 2870 ; free virtual = 14512

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: def6e49e

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 3262.719 ; gain = 0.000 ; free physical = 2852 ; free virtual = 14495

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: def6e49e

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 3262.719 ; gain = 0.000 ; free physical = 2852 ; free virtual = 14495
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: bd8793b6

Time (s): cpu = 00:00:27 ; elapsed = 00:00:14 . Memory (MB): peak = 3262.719 ; gain = 0.000 ; free physical = 2836 ; free virtual = 14479
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.514 | TNS=-1360.771| WHS=-0.292 | THS=-95.384|

Phase 2 Router Initialization | Checksum: 13e983810

Time (s): cpu = 00:00:35 ; elapsed = 00:00:17 . Memory (MB): peak = 3262.719 ; gain = 0.000 ; free physical = 2835 ; free virtual = 14479

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00914977 %
  Global Horizontal Routing Utilization  = 0.00712316 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 22900
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 22899
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 126b6058d

Time (s): cpu = 00:00:45 ; elapsed = 00:00:20 . Memory (MB): peak = 3262.719 ; gain = 0.000 ; free physical = 2832 ; free virtual = 14475
INFO: [Route 35-580] Design has 15 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|              pll_adc_clk |              pll_adc_clk |                                                                    i_dsp/genblk4[4].iir/overflow_reg[3]/D|
|              pll_adc_clk |              pll_adc_clk |                                                                    i_dsp/genblk4[4].iir/overflow_reg[0]/D|
|              pll_adc_clk |              pll_adc_clk |                                                                    i_dsp/genblk4[4].iir/overflow_reg[1]/D|
|              pll_adc_clk |              pll_adc_clk |                                                                    i_dsp/genblk4[4].iir/overflow_reg[4]/D|
|              pll_adc_clk |              pll_adc_clk |                                           i_dsp/genblk2[2].i_pid/pidfilter/genblk2[3].lpf/delta_reg[10]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3400
 Number of Nodes with overlaps = 515
 Number of Nodes with overlaps = 215
 Number of Nodes with overlaps = 66
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.833 | TNS=-5621.840| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 19f2f48d6

Time (s): cpu = 00:01:23 ; elapsed = 00:00:37 . Memory (MB): peak = 3262.719 ; gain = 0.000 ; free physical = 2827 ; free virtual = 14470

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 289
 Number of Nodes with overlaps = 132
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.778 | TNS=-5567.216| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1ea438823

Time (s): cpu = 00:01:30 ; elapsed = 00:00:43 . Memory (MB): peak = 3262.719 ; gain = 0.000 ; free physical = 2828 ; free virtual = 14472

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 291
 Number of Nodes with overlaps = 118
 Number of Nodes with overlaps = 42
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.872 | TNS=-5582.904| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1672ed9a2

Time (s): cpu = 00:01:37 ; elapsed = 00:00:47 . Memory (MB): peak = 3262.719 ; gain = 0.000 ; free physical = 2831 ; free virtual = 14475
Phase 4 Rip-up And Reroute | Checksum: 1672ed9a2

Time (s): cpu = 00:01:37 ; elapsed = 00:00:47 . Memory (MB): peak = 3262.719 ; gain = 0.000 ; free physical = 2831 ; free virtual = 14475

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 147274656

Time (s): cpu = 00:01:40 ; elapsed = 00:00:48 . Memory (MB): peak = 3262.719 ; gain = 0.000 ; free physical = 2831 ; free virtual = 14475
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.663 | TNS=-5326.584| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 9f8e0f8b

Time (s): cpu = 00:01:44 ; elapsed = 00:00:50 . Memory (MB): peak = 3262.719 ; gain = 0.000 ; free physical = 2815 ; free virtual = 14459

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 9f8e0f8b

Time (s): cpu = 00:01:44 ; elapsed = 00:00:50 . Memory (MB): peak = 3262.719 ; gain = 0.000 ; free physical = 2815 ; free virtual = 14459
Phase 5 Delay and Skew Optimization | Checksum: 9f8e0f8b

Time (s): cpu = 00:01:44 ; elapsed = 00:00:50 . Memory (MB): peak = 3262.719 ; gain = 0.000 ; free physical = 2815 ; free virtual = 14459

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1477aea00

Time (s): cpu = 00:01:48 ; elapsed = 00:00:51 . Memory (MB): peak = 3262.719 ; gain = 0.000 ; free physical = 2816 ; free virtual = 14459
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.663 | TNS=-5462.738| WHS=-2.162 | THS=-58.814|

Phase 6.1 Hold Fix Iter | Checksum: 163667c9f

Time (s): cpu = 00:01:48 ; elapsed = 00:00:51 . Memory (MB): peak = 3262.719 ; gain = 0.000 ; free physical = 2815 ; free virtual = 14459
Phase 6 Post Hold Fix | Checksum: 21b1a3fd4

Time (s): cpu = 00:01:48 ; elapsed = 00:00:51 . Memory (MB): peak = 3262.719 ; gain = 0.000 ; free physical = 2815 ; free virtual = 14459

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 17.6761 %
  Global Horizontal Routing Utilization  = 20.4492 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 70.2703%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 69.3694%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 76.4706%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 73.5294%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 19e241fe1

Time (s): cpu = 00:01:48 ; elapsed = 00:00:52 . Memory (MB): peak = 3262.719 ; gain = 0.000 ; free physical = 2815 ; free virtual = 14459

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 19e241fe1

Time (s): cpu = 00:01:48 ; elapsed = 00:00:52 . Memory (MB): peak = 3262.719 ; gain = 0.000 ; free physical = 2815 ; free virtual = 14459

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 183ad324c

Time (s): cpu = 00:01:50 ; elapsed = 00:00:53 . Memory (MB): peak = 3262.719 ; gain = 0.000 ; free physical = 2814 ; free virtual = 14457

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 1d3a1231f

Time (s): cpu = 00:01:53 ; elapsed = 00:00:54 . Memory (MB): peak = 3262.719 ; gain = 0.000 ; free physical = 2814 ; free virtual = 14457
INFO: [Route 35-57] Estimated Timing Summary | WNS=-4.663 | TNS=-5462.738| WHS=-2.162 | THS=-58.814|

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1d3a1231f

Time (s): cpu = 00:01:53 ; elapsed = 00:00:55 . Memory (MB): peak = 3262.719 ; gain = 0.000 ; free physical = 2814 ; free virtual = 14457
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:53 ; elapsed = 00:00:55 . Memory (MB): peak = 3262.719 ; gain = 0.000 ; free physical = 2856 ; free virtual = 14499

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
18 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:59 ; elapsed = 00:00:57 . Memory (MB): peak = 3262.719 ; gain = 0.000 ; free physical = 2856 ; free virtual = 14499
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# write_checkpoint         -force   $path_out/post_route
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3262.719 ; gain = 0.000 ; free physical = 2807 ; free virtual = 14486
INFO: [Common 17-1381] The checkpoint '/home/olaf/Documents/pyrpl/pyrpl/fpga/out/post_route.dcp' has been generated.
# report_timing_summary    -file    $path_out/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
# report_timing            -file    $path_out/post_route_timing.rpt -sort_by group -max_paths 100 -path_type summary
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file    $path_out/clock_util.rpt
# report_utilization       -file    $path_out/post_route_util.rpt
# report_power             -file    $path_out/post_route_power.rpt
Command: report_power -file out/post_route_power.rpt
INFO: [Power 33-23] Power model is not available for i_DNA
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
1 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 3263.723 ; gain = 1.004 ; free physical = 2816 ; free virtual = 14470
# report_drc               -file    $path_out/post_imp_drc.rpt
Command: report_drc -file out/post_imp_drc.rpt
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/olaf/Documents/pyrpl/pyrpl/fpga/out/post_imp_drc.rpt.
report_drc completed successfully
# set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]
# write_bitstream -force $path_out/red_pitaya.bit
Command: write_bitstream -force out/red_pitaya.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP i_asg/ch[0]/dac_mult_reg input i_asg/ch[0]/dac_mult_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_asg/ch[1]/dac_mult_reg input i_asg/ch[1]/dac_mult_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_dsp/genblk2[0].i_pid/ki_mult_reg input i_dsp/genblk2[0].i_pid/ki_mult_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_dsp/genblk2[0].i_pid/kp_mult0 input i_dsp/genblk2[0].i_pid/kp_mult0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_dsp/genblk2[1].i_pid/ki_mult_reg input i_dsp/genblk2[1].i_pid/ki_mult_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_dsp/genblk2[1].i_pid/kp_mult0 input i_dsp/genblk2[1].i_pid/kp_mult0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_dsp/genblk2[2].i_pid/ki_mult_reg input i_dsp/genblk2[2].i_pid/ki_mult_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_dsp/genblk2[2].i_pid/kp_mult0 input i_dsp/genblk2[2].i_pid/kp_mult0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_dsp/genblk4[4].iir/p_ay1_module/product0 input i_dsp/genblk4[4].iir/p_ay1_module/product0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_dsp/genblk4[4].iir/p_ay1_module/product0 input i_dsp/genblk4[4].iir/p_ay1_module/product0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_dsp/genblk4[4].iir/p_ay1_module/product0__0 input i_dsp/genblk4[4].iir/p_ay1_module/product0__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_dsp/genblk4[4].iir/p_ay1_module/product0__0 input i_dsp/genblk4[4].iir/p_ay1_module/product0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_dsp/genblk4[4].iir/p_ay1_module/product0__1 input i_dsp/genblk4[4].iir/p_ay1_module/product0__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_dsp/genblk4[4].iir/p_ay1_module/product0__1 input i_dsp/genblk4[4].iir/p_ay1_module/product0__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_dsp/genblk4[4].iir/p_ay1_module/product0__2 input i_dsp/genblk4[4].iir/p_ay1_module/product0__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_dsp/genblk4[4].iir/p_ay2_module/product0 input i_dsp/genblk4[4].iir/p_ay2_module/product0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_dsp/genblk4[4].iir/p_ay2_module/product0 input i_dsp/genblk4[4].iir/p_ay2_module/product0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_dsp/genblk4[4].iir/p_ay2_module/product0__0 input i_dsp/genblk4[4].iir/p_ay2_module/product0__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_dsp/genblk4[4].iir/p_ay2_module/product0__0 input i_dsp/genblk4[4].iir/p_ay2_module/product0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_dsp/genblk4[4].iir/p_ay2_module/product0__1 input i_dsp/genblk4[4].iir/p_ay2_module/product0__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_dsp/genblk4[4].iir/p_ay2_module/product0__1 input i_dsp/genblk4[4].iir/p_ay2_module/product0__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_dsp/genblk4[4].iir/p_ay2_module/product0__2 input i_dsp/genblk4[4].iir/p_ay2_module/product0__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_dsp/genblk4[4].iir/p_by0_module/product0 input i_dsp/genblk4[4].iir/p_by0_module/product0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_dsp/genblk4[4].iir/p_by0_module/product0 input i_dsp/genblk4[4].iir/p_by0_module/product0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_dsp/genblk4[4].iir/p_by0_module/product0__0 input i_dsp/genblk4[4].iir/p_by0_module/product0__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_dsp/genblk4[4].iir/p_by0_module/product0__0 input i_dsp/genblk4[4].iir/p_by0_module/product0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_dsp/genblk4[4].iir/p_by0_module/product0__1 input i_dsp/genblk4[4].iir/p_by0_module/product0__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_dsp/genblk4[4].iir/p_by0_module/product0__1 input i_dsp/genblk4[4].iir/p_by0_module/product0__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_dsp/genblk4[4].iir/p_by0_module/product0__2 input i_dsp/genblk4[4].iir/p_by0_module/product0__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_dsp/genblk4[4].iir/p_by1_module/product0 input i_dsp/genblk4[4].iir/p_by1_module/product0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_dsp/genblk4[4].iir/p_by1_module/product0 input i_dsp/genblk4[4].iir/p_by1_module/product0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_dsp/genblk4[4].iir/p_by1_module/product0__0 input i_dsp/genblk4[4].iir/p_by1_module/product0__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_dsp/genblk4[4].iir/p_by1_module/product0__0 input i_dsp/genblk4[4].iir/p_by1_module/product0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_dsp/genblk4[4].iir/p_by1_module/product0__1 input i_dsp/genblk4[4].iir/p_by1_module/product0__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_dsp/genblk4[4].iir/p_by1_module/product0__1 input i_dsp/genblk4[4].iir/p_by1_module/product0__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_dsp/genblk4[4].iir/p_by1_module/product0__2 input i_dsp/genblk4[4].iir/p_by1_module/product0__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_dsp/genblk6[7].iq_2_outputs/demodulator/product1_reg input i_dsp/genblk6[7].iq_2_outputs/demodulator/product1_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_dsp/genblk6[7].iq_2_outputs/demodulator/product2_reg input i_dsp/genblk6[7].iq_2_outputs/demodulator/product2_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_dsp/genblk6[7].iq_2_outputs/modulator/firstproduct_saturation[0]/product input i_dsp/genblk6[7].iq_2_outputs/modulator/firstproduct_saturation[0]/product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_dsp/genblk6[7].iq_2_outputs/modulator/firstproduct_saturation[0]/product input i_dsp/genblk6[7].iq_2_outputs/modulator/firstproduct_saturation[0]/product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_dsp/genblk6[7].iq_2_outputs/modulator/firstproduct_saturation[1]/product input i_dsp/genblk6[7].iq_2_outputs/modulator/firstproduct_saturation[1]/product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_dsp/genblk6[7].iq_2_outputs/modulator/firstproduct_saturation[1]/product input i_dsp/genblk6[7].iq_2_outputs/modulator/firstproduct_saturation[1]/product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_dsp/genblk6[7].iq_2_outputs/modulator/secondproduct1 input i_dsp/genblk6[7].iq_2_outputs/modulator/secondproduct1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_dsp/genblk6[7].iq_2_outputs/modulator/secondproduct1 input i_dsp/genblk6[7].iq_2_outputs/modulator/secondproduct1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_dsp/genblk6[7].iq_2_outputs/modulator/secondproduct2 input i_dsp/genblk6[7].iq_2_outputs/modulator/secondproduct2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_dsp/genblk6[7].iq_2_outputs/modulator/secondproduct2 input i_dsp/genblk6[7].iq_2_outputs/modulator/secondproduct2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_dsp/genblk6[7].iq_2_outputs/product1_saturation/product input i_dsp/genblk6[7].iq_2_outputs/product1_saturation/product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_dsp/genblk6[7].iq_2_outputs/product1_saturation/product input i_dsp/genblk6[7].iq_2_outputs/product1_saturation/product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_dsp/genblk6[7].iq_2_outputs/product2_saturation/product input i_dsp/genblk6[7].iq_2_outputs/product2_saturation/product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_dsp/genblk6[7].iq_2_outputs/product2_saturation/product input i_dsp/genblk6[7].iq_2_outputs/product2_saturation/product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_dsp/genblk4[4].iir/p_ay1_module/product0 output i_dsp/genblk4[4].iir/p_ay1_module/product0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_dsp/genblk4[4].iir/p_ay1_module/product0__0 output i_dsp/genblk4[4].iir/p_ay1_module/product0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_dsp/genblk4[4].iir/p_ay1_module/product0__1 output i_dsp/genblk4[4].iir/p_ay1_module/product0__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_dsp/genblk4[4].iir/p_ay1_module/product0__2 output i_dsp/genblk4[4].iir/p_ay1_module/product0__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_dsp/genblk4[4].iir/p_ay2_module/product0 output i_dsp/genblk4[4].iir/p_ay2_module/product0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_dsp/genblk4[4].iir/p_ay2_module/product0__0 output i_dsp/genblk4[4].iir/p_ay2_module/product0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_dsp/genblk4[4].iir/p_ay2_module/product0__1 output i_dsp/genblk4[4].iir/p_ay2_module/product0__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_dsp/genblk4[4].iir/p_ay2_module/product0__2 output i_dsp/genblk4[4].iir/p_ay2_module/product0__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_dsp/genblk4[4].iir/p_by0_module/product0 output i_dsp/genblk4[4].iir/p_by0_module/product0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_dsp/genblk4[4].iir/p_by0_module/product0__0 output i_dsp/genblk4[4].iir/p_by0_module/product0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_dsp/genblk4[4].iir/p_by0_module/product0__1 output i_dsp/genblk4[4].iir/p_by0_module/product0__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_dsp/genblk4[4].iir/p_by0_module/product0__2 output i_dsp/genblk4[4].iir/p_by0_module/product0__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_dsp/genblk4[4].iir/p_by1_module/product0 output i_dsp/genblk4[4].iir/p_by1_module/product0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_dsp/genblk4[4].iir/p_by1_module/product0__0 output i_dsp/genblk4[4].iir/p_by1_module/product0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_dsp/genblk4[4].iir/p_by1_module/product0__1 output i_dsp/genblk4[4].iir/p_by1_module/product0__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_dsp/genblk4[4].iir/p_by1_module/product0__2 output i_dsp/genblk4[4].iir/p_by1_module/product0__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_dsp/genblk6[7].iq_2_outputs/demodulator/product1_reg output i_dsp/genblk6[7].iq_2_outputs/demodulator/product1_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_dsp/genblk6[7].iq_2_outputs/demodulator/product2_reg output i_dsp/genblk6[7].iq_2_outputs/demodulator/product2_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_dsp/genblk6[7].iq_2_outputs/modulator/firstproduct_saturation[0]/product output i_dsp/genblk6[7].iq_2_outputs/modulator/firstproduct_saturation[0]/product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_dsp/genblk6[7].iq_2_outputs/modulator/firstproduct_saturation[1]/product output i_dsp/genblk6[7].iq_2_outputs/modulator/firstproduct_saturation[1]/product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_dsp/genblk6[7].iq_2_outputs/modulator/secondproduct1 output i_dsp/genblk6[7].iq_2_outputs/modulator/secondproduct1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_dsp/genblk6[7].iq_2_outputs/modulator/secondproduct2 output i_dsp/genblk6[7].iq_2_outputs/modulator/secondproduct2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_dsp/genblk6[7].iq_2_outputs/product1_saturation/product output i_dsp/genblk6[7].iq_2_outputs/product1_saturation/product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_dsp/genblk6[7].iq_2_outputs/product2_saturation/product output i_dsp/genblk6[7].iq_2_outputs/product2_saturation/product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_asg/ch[0]/dac_mult_reg multiplier stage i_asg/ch[0]/dac_mult_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_asg/ch[1]/dac_mult_reg multiplier stage i_asg/ch[1]/dac_mult_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_dsp/genblk2[0].i_pid/ki_mult_reg multiplier stage i_dsp/genblk2[0].i_pid/ki_mult_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_dsp/genblk2[1].i_pid/ki_mult_reg multiplier stage i_dsp/genblk2[1].i_pid/ki_mult_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_dsp/genblk2[2].i_pid/ki_mult_reg multiplier stage i_dsp/genblk2[2].i_pid/ki_mult_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_dsp/genblk4[4].iir/p_ay1_module/product0 multiplier stage i_dsp/genblk4[4].iir/p_ay1_module/product0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_dsp/genblk4[4].iir/p_ay1_module/product0__0 multiplier stage i_dsp/genblk4[4].iir/p_ay1_module/product0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_dsp/genblk4[4].iir/p_ay1_module/product0__1 multiplier stage i_dsp/genblk4[4].iir/p_ay1_module/product0__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_dsp/genblk4[4].iir/p_ay1_module/product0__2 multiplier stage i_dsp/genblk4[4].iir/p_ay1_module/product0__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_dsp/genblk4[4].iir/p_ay2_module/product0 multiplier stage i_dsp/genblk4[4].iir/p_ay2_module/product0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_dsp/genblk4[4].iir/p_ay2_module/product0__0 multiplier stage i_dsp/genblk4[4].iir/p_ay2_module/product0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_dsp/genblk4[4].iir/p_ay2_module/product0__1 multiplier stage i_dsp/genblk4[4].iir/p_ay2_module/product0__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_dsp/genblk4[4].iir/p_ay2_module/product0__2 multiplier stage i_dsp/genblk4[4].iir/p_ay2_module/product0__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_dsp/genblk4[4].iir/p_by0_module/product0 multiplier stage i_dsp/genblk4[4].iir/p_by0_module/product0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_dsp/genblk4[4].iir/p_by0_module/product0__0 multiplier stage i_dsp/genblk4[4].iir/p_by0_module/product0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_dsp/genblk4[4].iir/p_by0_module/product0__1 multiplier stage i_dsp/genblk4[4].iir/p_by0_module/product0__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_dsp/genblk4[4].iir/p_by0_module/product0__2 multiplier stage i_dsp/genblk4[4].iir/p_by0_module/product0__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_dsp/genblk4[4].iir/p_by1_module/product0 multiplier stage i_dsp/genblk4[4].iir/p_by1_module/product0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_dsp/genblk4[4].iir/p_by1_module/product0__0 multiplier stage i_dsp/genblk4[4].iir/p_by1_module/product0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_dsp/genblk4[4].iir/p_by1_module/product0__1 multiplier stage i_dsp/genblk4[4].iir/p_by1_module/product0__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_dsp/genblk4[4].iir/p_by1_module/product0__2 multiplier stage i_dsp/genblk4[4].iir/p_by1_module/product0__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_dsp/genblk6[7].iq_2_outputs/demodulator/product1_reg multiplier stage i_dsp/genblk6[7].iq_2_outputs/demodulator/product1_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_dsp/genblk6[7].iq_2_outputs/demodulator/product2_reg multiplier stage i_dsp/genblk6[7].iq_2_outputs/demodulator/product2_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_dsp/genblk6[7].iq_2_outputs/modulator/firstproduct_saturation[0]/product multiplier stage i_dsp/genblk6[7].iq_2_outputs/modulator/firstproduct_saturation[0]/product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_dsp/genblk6[7].iq_2_outputs/modulator/firstproduct_saturation[1]/product multiplier stage i_dsp/genblk6[7].iq_2_outputs/modulator/firstproduct_saturation[1]/product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_dsp/genblk6[7].iq_2_outputs/modulator/secondproduct1 multiplier stage i_dsp/genblk6[7].iq_2_outputs/modulator/secondproduct1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_dsp/genblk6[7].iq_2_outputs/modulator/secondproduct2 multiplier stage i_dsp/genblk6[7].iq_2_outputs/modulator/secondproduct2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_dsp/genblk6[7].iq_2_outputs/product1_saturation/product multiplier stage i_dsp/genblk6[7].iq_2_outputs/product1_saturation/product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_dsp/genblk6[7].iq_2_outputs/product2_saturation/product multiplier stage i_dsp/genblk6[7].iq_2_outputs/product2_saturation/product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [DRC REQP-24] enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND: i_dsp/genblk2[0].i_pid/ki_mult_reg: When DSP48E1 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
INFO: [DRC REQP-24] enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND: i_dsp/genblk2[0].i_pid/kp_mult0: When DSP48E1 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
INFO: [DRC REQP-24] enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND: i_dsp/genblk2[1].i_pid/ki_mult_reg: When DSP48E1 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
INFO: [DRC REQP-24] enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND: i_dsp/genblk2[1].i_pid/kp_mult0: When DSP48E1 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
INFO: [DRC REQP-24] enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND: i_dsp/genblk2[2].i_pid/ki_mult_reg: When DSP48E1 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
INFO: [DRC REQP-24] enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND: i_dsp/genblk2[2].i_pid/kp_mult0: When DSP48E1 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
INFO: [DRC REQP-24] enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND: i_dsp/genblk6[7].iq_2_outputs/modulator/secondproduct2: When DSP48E1 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 103 Warnings, 7 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 8375072 bits.
Writing bitstream out/red_pitaya.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/olaf/Documents/pyrpl/pyrpl/fpga/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Fri Dec  4 15:48:03 2020. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2020.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 3467.926 ; gain = 204.203 ; free physical = 2780 ; free virtual = 14442
# set_property BITSTREAM.GENERAL.COMPRESS FALSE [current_design]
# write_bitstream -force $path_out/red_pitaya_uncompressed.bit
Command: write_bitstream -force out/red_pitaya_uncompressed.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP i_asg/ch[0]/dac_mult_reg input i_asg/ch[0]/dac_mult_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_asg/ch[1]/dac_mult_reg input i_asg/ch[1]/dac_mult_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_dsp/genblk2[0].i_pid/ki_mult_reg input i_dsp/genblk2[0].i_pid/ki_mult_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_dsp/genblk2[0].i_pid/kp_mult0 input i_dsp/genblk2[0].i_pid/kp_mult0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_dsp/genblk2[1].i_pid/ki_mult_reg input i_dsp/genblk2[1].i_pid/ki_mult_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_dsp/genblk2[1].i_pid/kp_mult0 input i_dsp/genblk2[1].i_pid/kp_mult0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_dsp/genblk2[2].i_pid/ki_mult_reg input i_dsp/genblk2[2].i_pid/ki_mult_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_dsp/genblk2[2].i_pid/kp_mult0 input i_dsp/genblk2[2].i_pid/kp_mult0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_dsp/genblk4[4].iir/p_ay1_module/product0 input i_dsp/genblk4[4].iir/p_ay1_module/product0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_dsp/genblk4[4].iir/p_ay1_module/product0 input i_dsp/genblk4[4].iir/p_ay1_module/product0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_dsp/genblk4[4].iir/p_ay1_module/product0__0 input i_dsp/genblk4[4].iir/p_ay1_module/product0__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_dsp/genblk4[4].iir/p_ay1_module/product0__0 input i_dsp/genblk4[4].iir/p_ay1_module/product0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_dsp/genblk4[4].iir/p_ay1_module/product0__1 input i_dsp/genblk4[4].iir/p_ay1_module/product0__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_dsp/genblk4[4].iir/p_ay1_module/product0__1 input i_dsp/genblk4[4].iir/p_ay1_module/product0__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_dsp/genblk4[4].iir/p_ay1_module/product0__2 input i_dsp/genblk4[4].iir/p_ay1_module/product0__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_dsp/genblk4[4].iir/p_ay2_module/product0 input i_dsp/genblk4[4].iir/p_ay2_module/product0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_dsp/genblk4[4].iir/p_ay2_module/product0 input i_dsp/genblk4[4].iir/p_ay2_module/product0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_dsp/genblk4[4].iir/p_ay2_module/product0__0 input i_dsp/genblk4[4].iir/p_ay2_module/product0__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_dsp/genblk4[4].iir/p_ay2_module/product0__0 input i_dsp/genblk4[4].iir/p_ay2_module/product0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_dsp/genblk4[4].iir/p_ay2_module/product0__1 input i_dsp/genblk4[4].iir/p_ay2_module/product0__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_dsp/genblk4[4].iir/p_ay2_module/product0__1 input i_dsp/genblk4[4].iir/p_ay2_module/product0__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_dsp/genblk4[4].iir/p_ay2_module/product0__2 input i_dsp/genblk4[4].iir/p_ay2_module/product0__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_dsp/genblk4[4].iir/p_by0_module/product0 input i_dsp/genblk4[4].iir/p_by0_module/product0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_dsp/genblk4[4].iir/p_by0_module/product0 input i_dsp/genblk4[4].iir/p_by0_module/product0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_dsp/genblk4[4].iir/p_by0_module/product0__0 input i_dsp/genblk4[4].iir/p_by0_module/product0__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_dsp/genblk4[4].iir/p_by0_module/product0__0 input i_dsp/genblk4[4].iir/p_by0_module/product0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_dsp/genblk4[4].iir/p_by0_module/product0__1 input i_dsp/genblk4[4].iir/p_by0_module/product0__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_dsp/genblk4[4].iir/p_by0_module/product0__1 input i_dsp/genblk4[4].iir/p_by0_module/product0__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_dsp/genblk4[4].iir/p_by0_module/product0__2 input i_dsp/genblk4[4].iir/p_by0_module/product0__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_dsp/genblk4[4].iir/p_by1_module/product0 input i_dsp/genblk4[4].iir/p_by1_module/product0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_dsp/genblk4[4].iir/p_by1_module/product0 input i_dsp/genblk4[4].iir/p_by1_module/product0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_dsp/genblk4[4].iir/p_by1_module/product0__0 input i_dsp/genblk4[4].iir/p_by1_module/product0__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_dsp/genblk4[4].iir/p_by1_module/product0__0 input i_dsp/genblk4[4].iir/p_by1_module/product0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_dsp/genblk4[4].iir/p_by1_module/product0__1 input i_dsp/genblk4[4].iir/p_by1_module/product0__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_dsp/genblk4[4].iir/p_by1_module/product0__1 input i_dsp/genblk4[4].iir/p_by1_module/product0__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_dsp/genblk4[4].iir/p_by1_module/product0__2 input i_dsp/genblk4[4].iir/p_by1_module/product0__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_dsp/genblk6[7].iq_2_outputs/demodulator/product1_reg input i_dsp/genblk6[7].iq_2_outputs/demodulator/product1_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_dsp/genblk6[7].iq_2_outputs/demodulator/product2_reg input i_dsp/genblk6[7].iq_2_outputs/demodulator/product2_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_dsp/genblk6[7].iq_2_outputs/modulator/firstproduct_saturation[0]/product input i_dsp/genblk6[7].iq_2_outputs/modulator/firstproduct_saturation[0]/product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_dsp/genblk6[7].iq_2_outputs/modulator/firstproduct_saturation[0]/product input i_dsp/genblk6[7].iq_2_outputs/modulator/firstproduct_saturation[0]/product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_dsp/genblk6[7].iq_2_outputs/modulator/firstproduct_saturation[1]/product input i_dsp/genblk6[7].iq_2_outputs/modulator/firstproduct_saturation[1]/product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_dsp/genblk6[7].iq_2_outputs/modulator/firstproduct_saturation[1]/product input i_dsp/genblk6[7].iq_2_outputs/modulator/firstproduct_saturation[1]/product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_dsp/genblk6[7].iq_2_outputs/modulator/secondproduct1 input i_dsp/genblk6[7].iq_2_outputs/modulator/secondproduct1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_dsp/genblk6[7].iq_2_outputs/modulator/secondproduct1 input i_dsp/genblk6[7].iq_2_outputs/modulator/secondproduct1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_dsp/genblk6[7].iq_2_outputs/modulator/secondproduct2 input i_dsp/genblk6[7].iq_2_outputs/modulator/secondproduct2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_dsp/genblk6[7].iq_2_outputs/modulator/secondproduct2 input i_dsp/genblk6[7].iq_2_outputs/modulator/secondproduct2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_dsp/genblk6[7].iq_2_outputs/product1_saturation/product input i_dsp/genblk6[7].iq_2_outputs/product1_saturation/product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_dsp/genblk6[7].iq_2_outputs/product1_saturation/product input i_dsp/genblk6[7].iq_2_outputs/product1_saturation/product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_dsp/genblk6[7].iq_2_outputs/product2_saturation/product input i_dsp/genblk6[7].iq_2_outputs/product2_saturation/product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_dsp/genblk6[7].iq_2_outputs/product2_saturation/product input i_dsp/genblk6[7].iq_2_outputs/product2_saturation/product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_dsp/genblk4[4].iir/p_ay1_module/product0 output i_dsp/genblk4[4].iir/p_ay1_module/product0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_dsp/genblk4[4].iir/p_ay1_module/product0__0 output i_dsp/genblk4[4].iir/p_ay1_module/product0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_dsp/genblk4[4].iir/p_ay1_module/product0__1 output i_dsp/genblk4[4].iir/p_ay1_module/product0__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_dsp/genblk4[4].iir/p_ay1_module/product0__2 output i_dsp/genblk4[4].iir/p_ay1_module/product0__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_dsp/genblk4[4].iir/p_ay2_module/product0 output i_dsp/genblk4[4].iir/p_ay2_module/product0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_dsp/genblk4[4].iir/p_ay2_module/product0__0 output i_dsp/genblk4[4].iir/p_ay2_module/product0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_dsp/genblk4[4].iir/p_ay2_module/product0__1 output i_dsp/genblk4[4].iir/p_ay2_module/product0__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_dsp/genblk4[4].iir/p_ay2_module/product0__2 output i_dsp/genblk4[4].iir/p_ay2_module/product0__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_dsp/genblk4[4].iir/p_by0_module/product0 output i_dsp/genblk4[4].iir/p_by0_module/product0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_dsp/genblk4[4].iir/p_by0_module/product0__0 output i_dsp/genblk4[4].iir/p_by0_module/product0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_dsp/genblk4[4].iir/p_by0_module/product0__1 output i_dsp/genblk4[4].iir/p_by0_module/product0__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_dsp/genblk4[4].iir/p_by0_module/product0__2 output i_dsp/genblk4[4].iir/p_by0_module/product0__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_dsp/genblk4[4].iir/p_by1_module/product0 output i_dsp/genblk4[4].iir/p_by1_module/product0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_dsp/genblk4[4].iir/p_by1_module/product0__0 output i_dsp/genblk4[4].iir/p_by1_module/product0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_dsp/genblk4[4].iir/p_by1_module/product0__1 output i_dsp/genblk4[4].iir/p_by1_module/product0__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_dsp/genblk4[4].iir/p_by1_module/product0__2 output i_dsp/genblk4[4].iir/p_by1_module/product0__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_dsp/genblk6[7].iq_2_outputs/demodulator/product1_reg output i_dsp/genblk6[7].iq_2_outputs/demodulator/product1_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_dsp/genblk6[7].iq_2_outputs/demodulator/product2_reg output i_dsp/genblk6[7].iq_2_outputs/demodulator/product2_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_dsp/genblk6[7].iq_2_outputs/modulator/firstproduct_saturation[0]/product output i_dsp/genblk6[7].iq_2_outputs/modulator/firstproduct_saturation[0]/product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_dsp/genblk6[7].iq_2_outputs/modulator/firstproduct_saturation[1]/product output i_dsp/genblk6[7].iq_2_outputs/modulator/firstproduct_saturation[1]/product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_dsp/genblk6[7].iq_2_outputs/modulator/secondproduct1 output i_dsp/genblk6[7].iq_2_outputs/modulator/secondproduct1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_dsp/genblk6[7].iq_2_outputs/modulator/secondproduct2 output i_dsp/genblk6[7].iq_2_outputs/modulator/secondproduct2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_dsp/genblk6[7].iq_2_outputs/product1_saturation/product output i_dsp/genblk6[7].iq_2_outputs/product1_saturation/product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_dsp/genblk6[7].iq_2_outputs/product2_saturation/product output i_dsp/genblk6[7].iq_2_outputs/product2_saturation/product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_asg/ch[0]/dac_mult_reg multiplier stage i_asg/ch[0]/dac_mult_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_asg/ch[1]/dac_mult_reg multiplier stage i_asg/ch[1]/dac_mult_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_dsp/genblk2[0].i_pid/ki_mult_reg multiplier stage i_dsp/genblk2[0].i_pid/ki_mult_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_dsp/genblk2[1].i_pid/ki_mult_reg multiplier stage i_dsp/genblk2[1].i_pid/ki_mult_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_dsp/genblk2[2].i_pid/ki_mult_reg multiplier stage i_dsp/genblk2[2].i_pid/ki_mult_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_dsp/genblk4[4].iir/p_ay1_module/product0 multiplier stage i_dsp/genblk4[4].iir/p_ay1_module/product0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_dsp/genblk4[4].iir/p_ay1_module/product0__0 multiplier stage i_dsp/genblk4[4].iir/p_ay1_module/product0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_dsp/genblk4[4].iir/p_ay1_module/product0__1 multiplier stage i_dsp/genblk4[4].iir/p_ay1_module/product0__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_dsp/genblk4[4].iir/p_ay1_module/product0__2 multiplier stage i_dsp/genblk4[4].iir/p_ay1_module/product0__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_dsp/genblk4[4].iir/p_ay2_module/product0 multiplier stage i_dsp/genblk4[4].iir/p_ay2_module/product0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_dsp/genblk4[4].iir/p_ay2_module/product0__0 multiplier stage i_dsp/genblk4[4].iir/p_ay2_module/product0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_dsp/genblk4[4].iir/p_ay2_module/product0__1 multiplier stage i_dsp/genblk4[4].iir/p_ay2_module/product0__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_dsp/genblk4[4].iir/p_ay2_module/product0__2 multiplier stage i_dsp/genblk4[4].iir/p_ay2_module/product0__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_dsp/genblk4[4].iir/p_by0_module/product0 multiplier stage i_dsp/genblk4[4].iir/p_by0_module/product0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_dsp/genblk4[4].iir/p_by0_module/product0__0 multiplier stage i_dsp/genblk4[4].iir/p_by0_module/product0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_dsp/genblk4[4].iir/p_by0_module/product0__1 multiplier stage i_dsp/genblk4[4].iir/p_by0_module/product0__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_dsp/genblk4[4].iir/p_by0_module/product0__2 multiplier stage i_dsp/genblk4[4].iir/p_by0_module/product0__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_dsp/genblk4[4].iir/p_by1_module/product0 multiplier stage i_dsp/genblk4[4].iir/p_by1_module/product0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_dsp/genblk4[4].iir/p_by1_module/product0__0 multiplier stage i_dsp/genblk4[4].iir/p_by1_module/product0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_dsp/genblk4[4].iir/p_by1_module/product0__1 multiplier stage i_dsp/genblk4[4].iir/p_by1_module/product0__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_dsp/genblk4[4].iir/p_by1_module/product0__2 multiplier stage i_dsp/genblk4[4].iir/p_by1_module/product0__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_dsp/genblk6[7].iq_2_outputs/demodulator/product1_reg multiplier stage i_dsp/genblk6[7].iq_2_outputs/demodulator/product1_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_dsp/genblk6[7].iq_2_outputs/demodulator/product2_reg multiplier stage i_dsp/genblk6[7].iq_2_outputs/demodulator/product2_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_dsp/genblk6[7].iq_2_outputs/modulator/firstproduct_saturation[0]/product multiplier stage i_dsp/genblk6[7].iq_2_outputs/modulator/firstproduct_saturation[0]/product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_dsp/genblk6[7].iq_2_outputs/modulator/firstproduct_saturation[1]/product multiplier stage i_dsp/genblk6[7].iq_2_outputs/modulator/firstproduct_saturation[1]/product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_dsp/genblk6[7].iq_2_outputs/modulator/secondproduct1 multiplier stage i_dsp/genblk6[7].iq_2_outputs/modulator/secondproduct1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_dsp/genblk6[7].iq_2_outputs/modulator/secondproduct2 multiplier stage i_dsp/genblk6[7].iq_2_outputs/modulator/secondproduct2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_dsp/genblk6[7].iq_2_outputs/product1_saturation/product multiplier stage i_dsp/genblk6[7].iq_2_outputs/product1_saturation/product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_dsp/genblk6[7].iq_2_outputs/product2_saturation/product multiplier stage i_dsp/genblk6[7].iq_2_outputs/product2_saturation/product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [DRC REQP-24] enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND: i_dsp/genblk2[0].i_pid/ki_mult_reg: When DSP48E1 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
INFO: [DRC REQP-24] enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND: i_dsp/genblk2[0].i_pid/kp_mult0: When DSP48E1 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
INFO: [DRC REQP-24] enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND: i_dsp/genblk2[1].i_pid/ki_mult_reg: When DSP48E1 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
INFO: [DRC REQP-24] enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND: i_dsp/genblk2[1].i_pid/kp_mult0: When DSP48E1 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
INFO: [DRC REQP-24] enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND: i_dsp/genblk2[2].i_pid/ki_mult_reg: When DSP48E1 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
INFO: [DRC REQP-24] enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND: i_dsp/genblk2[2].i_pid/kp_mult0: When DSP48E1 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
INFO: [DRC REQP-24] enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND: i_dsp/genblk6[7].iq_2_outputs/modulator/secondproduct2: When DSP48E1 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 103 Warnings, 7 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream out/red_pitaya_uncompressed.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/olaf/Documents/pyrpl/pyrpl/fpga/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Fri Dec  4 15:48:20 2020. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2020.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:29 ; elapsed = 00:00:17 . Memory (MB): peak = 3467.926 ; gain = 0.000 ; free physical = 2773 ; free virtual = 14437
# write_cfgmem -force -format BIN -size 2 -interface SMAPx32 -disablebitswap -loadbit "up 0x0 $path_out/red_pitaya_uncompressed.bit" red_pitaya.bin
Command: write_cfgmem -force -format BIN -size 2 -interface SMAPx32 -disablebitswap -loadbit {up 0x0 out/red_pitaya_uncompressed.bit} red_pitaya.bin
Creating config memory files...
INFO: [Writecfgmem 68-23] Start address provided has been multiplied by a factor of 4 due to the use of interface SMAPX32.
Creating bitstream load up from address 0x00000000
Loading bitfile out/red_pitaya_uncompressed.bit
Writing file ./red_pitaya.bin
Writing log file ./red_pitaya.prm
===================================
Configuration Memory information
===================================
File Format        BIN
Interface          SMAPX32
Size               2M
Start Address      0x00000000
End Address        0x001FFFFF

Addr1         Addr2         Date                    File(s)
0x00000000    0x001FCB9B    Dec  4 15:48:17 2020    out/red_pitaya_uncompressed.bit
1 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_cfgmem completed successfully
# write_sysdef             -hwdef   $path_sdk/red_pitaya.hwdef \
#                          -bitfile $path_out/red_pitaya.bit \
#                          -file    $path_sdk/red_pitaya.sysdef
WARNING: [Common 17-210] 'write_sysdef' is deprecated.
# exit
INFO: [Common 17-206] Exiting Vivado at Fri Dec  4 15:48:22 2020...
