#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Tue Feb  2 13:02:29 2021
# Process ID: 20316
# Current directory: D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/conv_acc_proj
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3472 D:\Vivado_Project\MS.CnnAccFPGA\Vivado_proj\conv_acc_proj\conv_acc_proj.xpr
# Log file: D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/conv_acc_proj/vivado.log
# Journal file: D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/conv_acc_proj\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/conv_acc_proj/conv_acc_proj.xpr
update_compile_order -fileset sources_1
ipx::open_ipxact_file {D:\vivado_project\ms.cnnaccfpga\component.xml}
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 3 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path d:/vivado_project/ms.cnnaccfpga
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
open_run synth_1 -name synth_1
report_utilization -name utilization_1
close_design
ipx::infer_core -vendor xilinx.com -library user -taxonomy /UserIP D:/Master_Thesis/ip_repo
close_project
create_project managed_ip_project D:/Master_Thesis/ip_repo/managed_ip_project -part xc7z010clg400-1 -ip
set_property board_part digilentinc.com:zybo:part0:2.0 [current_project]
set_property target_language VHDL [current_project]
set_property simulator_language VHDL [current_project]
set_property target_simulator XSim [current_project]
