# 2-Stage-Pipelined-RISC-V-RV32I-Processor
Designed and verified a small RV32I processor in SystemVerilog, then upgraded it from a single-cycle design to a 2-stage pipelined design to improve performance.
