INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/GitHub/EECS_542_SeniorDesignProject/Vivado_Projects/Senior_Design_For_OK/Senior_Design_For_OK.srcs/sources_1/ip/bram_fifo_2/sim/bram_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/GitHub/EECS_542_SeniorDesignProject/Vivado_Projects/Senior_Design_For_OK/Senior_Design_For_OK.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
