#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Nov  3 12:41:50 2019
# Process ID: 12068
# Current directory: X:/My Documents/SeniorDesign/CyberTap/CyberTap.runs/synth_1
# Command line: vivado.exe -log microBlaze_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source microBlaze_wrapper.tcl
# Log file: X:/My Documents/SeniorDesign/CyberTap/CyberTap.runs/synth_1/microBlaze_wrapper.vds
# Journal file: X:/My Documents/SeniorDesign/CyberTap/CyberTap.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source microBlaze_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 560.172 ; gain = 67.320
Command: synth_design -top microBlaze_wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14032 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1009.594 ; gain = 178.441
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'microBlaze_wrapper' [X:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/hdl/microBlaze_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:36115]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:36115]
INFO: [Synth 8-6157] synthesizing module 'microBlaze' [X:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/synth/microBlaze.v:541]
INFO: [Synth 8-6157] synthesizing module 'microBlaze_axi_ethernetlite_0_0' [X:/My Documents/SeniorDesign/CyberTap/CyberTap.runs/synth_1/.Xil/Vivado-12068-ECE-SD-T02/realtime/microBlaze_axi_ethernetlite_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'microBlaze_axi_ethernetlite_0_0' (2#1) [X:/My Documents/SeniorDesign/CyberTap/CyberTap.runs/synth_1/.Xil/Vivado-12068-ECE-SD-T02/realtime/microBlaze_axi_ethernetlite_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'axi_ethernetlite_0' of module 'microBlaze_axi_ethernetlite_0_0' has 34 connections declared, but only 33 given [X:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/synth/microBlaze.v:875]
INFO: [Synth 8-6157] synthesizing module 'microBlaze_axi_smc_0' [X:/My Documents/SeniorDesign/CyberTap/CyberTap.runs/synth_1/.Xil/Vivado-12068-ECE-SD-T02/realtime/microBlaze_axi_smc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'microBlaze_axi_smc_0' (3#1) [X:/My Documents/SeniorDesign/CyberTap/CyberTap.runs/synth_1/.Xil/Vivado-12068-ECE-SD-T02/realtime/microBlaze_axi_smc_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'microBlaze_axi_timer_0_0' [X:/My Documents/SeniorDesign/CyberTap/CyberTap.runs/synth_1/.Xil/Vivado-12068-ECE-SD-T02/realtime/microBlaze_axi_timer_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'microBlaze_axi_timer_0_0' (4#1) [X:/My Documents/SeniorDesign/CyberTap/CyberTap.runs/synth_1/.Xil/Vivado-12068-ECE-SD-T02/realtime/microBlaze_axi_timer_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'axi_timer_0' of module 'microBlaze_axi_timer_0_0' has 26 connections declared, but only 23 given [X:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/synth/microBlaze.v:994]
INFO: [Synth 8-6157] synthesizing module 'microBlaze_axi_uartlite_0_0' [X:/My Documents/SeniorDesign/CyberTap/CyberTap.runs/synth_1/.Xil/Vivado-12068-ECE-SD-T02/realtime/microBlaze_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'microBlaze_axi_uartlite_0_0' (5#1) [X:/My Documents/SeniorDesign/CyberTap/CyberTap.runs/synth_1/.Xil/Vivado-12068-ECE-SD-T02/realtime/microBlaze_axi_uartlite_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'axi_uartlite_0' of module 'microBlaze_axi_uartlite_0_0' has 22 connections declared, but only 21 given [X:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/synth/microBlaze.v:1018]
INFO: [Synth 8-6157] synthesizing module 'microBlaze_clk_wiz_1_0' [X:/My Documents/SeniorDesign/CyberTap/CyberTap.runs/synth_1/.Xil/Vivado-12068-ECE-SD-T02/realtime/microBlaze_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'microBlaze_clk_wiz_1_0' (6#1) [X:/My Documents/SeniorDesign/CyberTap/CyberTap.runs/synth_1/.Xil/Vivado-12068-ECE-SD-T02/realtime/microBlaze_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'microBlaze_mdm_1_0' [X:/My Documents/SeniorDesign/CyberTap/CyberTap.runs/synth_1/.Xil/Vivado-12068-ECE-SD-T02/realtime/microBlaze_mdm_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'microBlaze_mdm_1_0' (7#1) [X:/My Documents/SeniorDesign/CyberTap/CyberTap.runs/synth_1/.Xil/Vivado-12068-ECE-SD-T02/realtime/microBlaze_mdm_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'microBlaze_microblaze_0_0' [X:/My Documents/SeniorDesign/CyberTap/CyberTap.runs/synth_1/.Xil/Vivado-12068-ECE-SD-T02/realtime/microBlaze_microblaze_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'microBlaze_microblaze_0_0' (8#1) [X:/My Documents/SeniorDesign/CyberTap/CyberTap.runs/synth_1/.Xil/Vivado-12068-ECE-SD-T02/realtime/microBlaze_microblaze_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'microblaze_0' of module 'microBlaze_microblaze_0_0' has 126 connections declared, but only 108 given [X:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/synth/microBlaze.v:1060]
INFO: [Synth 8-6157] synthesizing module 'microBlaze_microblaze_0_axi_intc_0' [X:/My Documents/SeniorDesign/CyberTap/CyberTap.runs/synth_1/.Xil/Vivado-12068-ECE-SD-T02/realtime/microBlaze_microblaze_0_axi_intc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'microBlaze_microblaze_0_axi_intc_0' (9#1) [X:/My Documents/SeniorDesign/CyberTap/CyberTap.runs/synth_1/.Xil/Vivado-12068-ECE-SD-T02/realtime/microBlaze_microblaze_0_axi_intc_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'microBlaze_microblaze_0_axi_periph_0' [X:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/synth/microBlaze.v:1413]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1KKC1W9' [X:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/synth/microBlaze.v:12]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1KKC1W9' (10#1) [X:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/synth/microBlaze.v:12]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1CHAWGV' [X:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/synth/microBlaze.v:144]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1CHAWGV' (11#1) [X:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/synth/microBlaze.v:144]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_AQZ2T' [X:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/synth/microBlaze.v:276]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_AQZ2T' (12#1) [X:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/synth/microBlaze.v:276]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_RVEPUB' [X:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/synth/microBlaze.v:408]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_RVEPUB' (13#1) [X:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/synth/microBlaze.v:408]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1B218BC' [X:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/synth/microBlaze.v:2353]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1B218BC' (14#1) [X:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/synth/microBlaze.v:2353]
INFO: [Synth 8-6157] synthesizing module 'microBlaze_xbar_0' [X:/My Documents/SeniorDesign/CyberTap/CyberTap.runs/synth_1/.Xil/Vivado-12068-ECE-SD-T02/realtime/microBlaze_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'microBlaze_xbar_0' (15#1) [X:/My Documents/SeniorDesign/CyberTap/CyberTap.runs/synth_1/.Xil/Vivado-12068-ECE-SD-T02/realtime/microBlaze_xbar_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'xbar' of module 'microBlaze_xbar_0' has 40 connections declared, but only 38 given [X:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/synth/microBlaze.v:2078]
INFO: [Synth 8-6155] done synthesizing module 'microBlaze_microblaze_0_axi_periph_0' (16#1) [X:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/synth/microBlaze.v:1413]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_1YI52TV' [X:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/synth/microBlaze.v:2119]
INFO: [Synth 8-6157] synthesizing module 'microBlaze_dlmb_bram_if_cntlr_0' [X:/My Documents/SeniorDesign/CyberTap/CyberTap.runs/synth_1/.Xil/Vivado-12068-ECE-SD-T02/realtime/microBlaze_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'microBlaze_dlmb_bram_if_cntlr_0' (17#1) [X:/My Documents/SeniorDesign/CyberTap/CyberTap.runs/synth_1/.Xil/Vivado-12068-ECE-SD-T02/realtime/microBlaze_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'microBlaze_dlmb_v10_0' [X:/My Documents/SeniorDesign/CyberTap/CyberTap.runs/synth_1/.Xil/Vivado-12068-ECE-SD-T02/realtime/microBlaze_dlmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'microBlaze_dlmb_v10_0' (18#1) [X:/My Documents/SeniorDesign/CyberTap/CyberTap.runs/synth_1/.Xil/Vivado-12068-ECE-SD-T02/realtime/microBlaze_dlmb_v10_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'dlmb_v10' of module 'microBlaze_dlmb_v10_0' has 25 connections declared, but only 24 given [X:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/synth/microBlaze.v:2265]
INFO: [Synth 8-6157] synthesizing module 'microBlaze_ilmb_bram_if_cntlr_0' [X:/My Documents/SeniorDesign/CyberTap/CyberTap.runs/synth_1/.Xil/Vivado-12068-ECE-SD-T02/realtime/microBlaze_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'microBlaze_ilmb_bram_if_cntlr_0' (19#1) [X:/My Documents/SeniorDesign/CyberTap/CyberTap.runs/synth_1/.Xil/Vivado-12068-ECE-SD-T02/realtime/microBlaze_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'microBlaze_ilmb_v10_0' [X:/My Documents/SeniorDesign/CyberTap/CyberTap.runs/synth_1/.Xil/Vivado-12068-ECE-SD-T02/realtime/microBlaze_ilmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'microBlaze_ilmb_v10_0' (20#1) [X:/My Documents/SeniorDesign/CyberTap/CyberTap.runs/synth_1/.Xil/Vivado-12068-ECE-SD-T02/realtime/microBlaze_ilmb_v10_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'ilmb_v10' of module 'microBlaze_ilmb_v10_0' has 25 connections declared, but only 24 given [X:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/synth/microBlaze.v:2311]
INFO: [Synth 8-6157] synthesizing module 'microBlaze_lmb_bram_0' [X:/My Documents/SeniorDesign/CyberTap/CyberTap.runs/synth_1/.Xil/Vivado-12068-ECE-SD-T02/realtime/microBlaze_lmb_bram_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'microBlaze_lmb_bram_0' (21#1) [X:/My Documents/SeniorDesign/CyberTap/CyberTap.runs/synth_1/.Xil/Vivado-12068-ECE-SD-T02/realtime/microBlaze_lmb_bram_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'lmb_bram' of module 'microBlaze_lmb_bram_0' has 16 connections declared, but only 14 given [X:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/synth/microBlaze.v:2336]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_1YI52TV' (22#1) [X:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/synth/microBlaze.v:2119]
INFO: [Synth 8-6157] synthesizing module 'microBlaze_microblaze_0_xlconcat_0' [x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/ip/microBlaze_microblaze_0_xlconcat_0/synth/microBlaze_microblaze_0_xlconcat_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_3_xlconcat' [x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 2 - type: integer 
	Parameter NUM_PORTS bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_3_xlconcat' (23#1) [x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'microBlaze_microblaze_0_xlconcat_0' (24#1) [x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/ip/microBlaze_microblaze_0_xlconcat_0/synth/microBlaze_microblaze_0_xlconcat_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'microBlaze_mig_7series_0_0' [X:/My Documents/SeniorDesign/CyberTap/CyberTap.runs/synth_1/.Xil/Vivado-12068-ECE-SD-T02/realtime/microBlaze_mig_7series_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'microBlaze_mig_7series_0_0' (25#1) [X:/My Documents/SeniorDesign/CyberTap/CyberTap.runs/synth_1/.Xil/Vivado-12068-ECE-SD-T02/realtime/microBlaze_mig_7series_0_0_stub.v:5]
WARNING: [Synth 8-7023] instance 'mig_7series_0' of module 'microBlaze_mig_7series_0_0' has 66 connections declared, but only 55 given [X:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/synth/microBlaze.v:1321]
INFO: [Synth 8-6157] synthesizing module 'microBlaze_mii_to_rmii_0_0' [X:/My Documents/SeniorDesign/CyberTap/CyberTap.runs/synth_1/.Xil/Vivado-12068-ECE-SD-T02/realtime/microBlaze_mii_to_rmii_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'microBlaze_mii_to_rmii_0_0' (26#1) [X:/My Documents/SeniorDesign/CyberTap/CyberTap.runs/synth_1/.Xil/Vivado-12068-ECE-SD-T02/realtime/microBlaze_mii_to_rmii_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'microBlaze_rst_clk_wiz_1_100M_0' [X:/My Documents/SeniorDesign/CyberTap/CyberTap.runs/synth_1/.Xil/Vivado-12068-ECE-SD-T02/realtime/microBlaze_rst_clk_wiz_1_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'microBlaze_rst_clk_wiz_1_100M_0' (27#1) [X:/My Documents/SeniorDesign/CyberTap/CyberTap.runs/synth_1/.Xil/Vivado-12068-ECE-SD-T02/realtime/microBlaze_rst_clk_wiz_1_100M_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_1_100M' of module 'microBlaze_rst_clk_wiz_1_100M_0' has 10 connections declared, but only 8 given [X:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/synth/microBlaze.v:1395]
INFO: [Synth 8-6157] synthesizing module 'microBlaze_rst_mig_7series_0_81M_0' [X:/My Documents/SeniorDesign/CyberTap/CyberTap.runs/synth_1/.Xil/Vivado-12068-ECE-SD-T02/realtime/microBlaze_rst_mig_7series_0_81M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'microBlaze_rst_mig_7series_0_81M_0' (28#1) [X:/My Documents/SeniorDesign/CyberTap/CyberTap.runs/synth_1/.Xil/Vivado-12068-ECE-SD-T02/realtime/microBlaze_rst_mig_7series_0_81M_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'rst_mig_7series_0_81M' of module 'microBlaze_rst_mig_7series_0_81M_0' has 10 connections declared, but only 6 given [X:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/synth/microBlaze.v:1404]
INFO: [Synth 8-6155] done synthesizing module 'microBlaze' (29#1) [X:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/synth/microBlaze.v:541]
INFO: [Synth 8-6155] done synthesizing module 'microBlaze_wrapper' (30#1) [X:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/hdl/microBlaze_wrapper.v:12]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In2[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In3[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In4[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In5[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In6[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In7[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In8[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In9[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In10[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In11[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In12[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In13[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In14[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In15[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In16[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In17[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In18[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In19[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In20[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In21[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In22[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In23[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In24[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In25[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In26[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In27[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In28[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In29[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In30[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In31[0]
WARNING: [Synth 8-3331] design s00_couplers_imp_1B218BC has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1B218BC has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_1B218BC has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1B218BC has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_RVEPUB has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_RVEPUB has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_RVEPUB has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_RVEPUB has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_AQZ2T has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_AQZ2T has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_AQZ2T has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_AQZ2T has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1CHAWGV has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1CHAWGV has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1CHAWGV has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1CHAWGV has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1KKC1W9 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1KKC1W9 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1KKC1W9 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1KKC1W9 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design microBlaze_microblaze_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design microBlaze_microblaze_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design microBlaze_microblaze_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design microBlaze_microblaze_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design microBlaze_microblaze_0_axi_periph_0 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design microBlaze_microblaze_0_axi_periph_0 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design microBlaze_microblaze_0_axi_periph_0 has unconnected port M03_ACLK
WARNING: [Synth 8-3331] design microBlaze_microblaze_0_axi_periph_0 has unconnected port M03_ARESETN
WARNING: [Synth 8-3331] design microBlaze_microblaze_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design microBlaze_microblaze_0_axi_periph_0 has unconnected port S00_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1079.664 ; gain = 248.512
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1085.426 ; gain = 254.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1085.426 ; gain = 254.273
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/ip/microBlaze_microblaze_0_0/microBlaze_microblaze_0_0/microBlaze_microblaze_0_0_in_context.xdc] for cell 'microBlaze_i/microblaze_0'
Finished Parsing XDC File [x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/ip/microBlaze_microblaze_0_0/microBlaze_microblaze_0_0/microBlaze_microblaze_0_0_in_context.xdc] for cell 'microBlaze_i/microblaze_0'
Parsing XDC File [x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/ip/microBlaze_dlmb_v10_0/microBlaze_dlmb_v10_0/Ethernet_dlmb_v10_0_in_context.xdc] for cell 'microBlaze_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/ip/microBlaze_dlmb_v10_0/microBlaze_dlmb_v10_0/Ethernet_dlmb_v10_0_in_context.xdc] for cell 'microBlaze_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/ip/microBlaze_ilmb_v10_0/microBlaze_ilmb_v10_0/Ethernet_dlmb_v10_0_in_context.xdc] for cell 'microBlaze_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/ip/microBlaze_ilmb_v10_0/microBlaze_ilmb_v10_0/Ethernet_dlmb_v10_0_in_context.xdc] for cell 'microBlaze_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/ip/microBlaze_dlmb_bram_if_cntlr_0/microBlaze_dlmb_bram_if_cntlr_0/microBlaze_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'microBlaze_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/ip/microBlaze_dlmb_bram_if_cntlr_0/microBlaze_dlmb_bram_if_cntlr_0/microBlaze_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'microBlaze_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/ip/microBlaze_ilmb_bram_if_cntlr_0/microBlaze_ilmb_bram_if_cntlr_0/microBlaze_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'microBlaze_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/ip/microBlaze_ilmb_bram_if_cntlr_0/microBlaze_ilmb_bram_if_cntlr_0/microBlaze_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'microBlaze_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/ip/microBlaze_lmb_bram_0/microBlaze_lmb_bram_0/microBlaze_lmb_bram_0_in_context.xdc] for cell 'microBlaze_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/ip/microBlaze_lmb_bram_0/microBlaze_lmb_bram_0/microBlaze_lmb_bram_0_in_context.xdc] for cell 'microBlaze_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/ip/microBlaze_xbar_0/microBlaze_xbar_0/microBlaze_xbar_0_in_context.xdc] for cell 'microBlaze_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/ip/microBlaze_xbar_0/microBlaze_xbar_0/microBlaze_xbar_0_in_context.xdc] for cell 'microBlaze_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/ip/microBlaze_microblaze_0_axi_intc_0/microBlaze_microblaze_0_axi_intc_0/microBlaze_microblaze_0_axi_intc_0_in_context.xdc] for cell 'microBlaze_i/microblaze_0_axi_intc'
Finished Parsing XDC File [x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/ip/microBlaze_microblaze_0_axi_intc_0/microBlaze_microblaze_0_axi_intc_0/microBlaze_microblaze_0_axi_intc_0_in_context.xdc] for cell 'microBlaze_i/microblaze_0_axi_intc'
Parsing XDC File [x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/ip/microBlaze_mdm_1_0/microBlaze_mdm_1_0/Ethernet_mdm_1_0_in_context.xdc] for cell 'microBlaze_i/mdm_1'
Finished Parsing XDC File [x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/ip/microBlaze_mdm_1_0/microBlaze_mdm_1_0/Ethernet_mdm_1_0_in_context.xdc] for cell 'microBlaze_i/mdm_1'
Parsing XDC File [x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/ip/microBlaze_clk_wiz_1_0/microBlaze_clk_wiz_1_0/microBlaze_clk_wiz_1_0_in_context.xdc] for cell 'microBlaze_i/clk_wiz_1'
Finished Parsing XDC File [x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/ip/microBlaze_clk_wiz_1_0/microBlaze_clk_wiz_1_0/microBlaze_clk_wiz_1_0_in_context.xdc] for cell 'microBlaze_i/clk_wiz_1'
Parsing XDC File [x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/ip/microBlaze_rst_clk_wiz_1_100M_0/microBlaze_rst_clk_wiz_1_100M_0/Ethernet_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'microBlaze_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/ip/microBlaze_rst_clk_wiz_1_100M_0/microBlaze_rst_clk_wiz_1_100M_0/Ethernet_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'microBlaze_i/rst_clk_wiz_1_100M'
Parsing XDC File [x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/ip/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0_in_context.xdc] for cell 'microBlaze_i/mig_7series_0'
Finished Parsing XDC File [x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/ip/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0_in_context.xdc] for cell 'microBlaze_i/mig_7series_0'
Parsing XDC File [x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/ip/microBlaze_axi_uartlite_0_0/microBlaze_axi_uartlite_0_0/microBlaze_axi_uartlite_0_0_in_context.xdc] for cell 'microBlaze_i/axi_uartlite_0'
Finished Parsing XDC File [x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/ip/microBlaze_axi_uartlite_0_0/microBlaze_axi_uartlite_0_0/microBlaze_axi_uartlite_0_0_in_context.xdc] for cell 'microBlaze_i/axi_uartlite_0'
Parsing XDC File [x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/ip/microBlaze_mii_to_rmii_0_0/microBlaze_mii_to_rmii_0_0/microBlaze_mii_to_rmii_0_0_in_context.xdc] for cell 'microBlaze_i/mii_to_rmii_0'
Finished Parsing XDC File [x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/ip/microBlaze_mii_to_rmii_0_0/microBlaze_mii_to_rmii_0_0/microBlaze_mii_to_rmii_0_0_in_context.xdc] for cell 'microBlaze_i/mii_to_rmii_0'
Parsing XDC File [x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/ip/microBlaze_axi_ethernetlite_0_0/microBlaze_axi_ethernetlite_0_0/microBlaze_axi_ethernetlite_0_0_in_context.xdc] for cell 'microBlaze_i/axi_ethernetlite_0'
Finished Parsing XDC File [x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/ip/microBlaze_axi_ethernetlite_0_0/microBlaze_axi_ethernetlite_0_0/microBlaze_axi_ethernetlite_0_0_in_context.xdc] for cell 'microBlaze_i/axi_ethernetlite_0'
Parsing XDC File [x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/ip/microBlaze_axi_timer_0_0/microBlaze_axi_timer_0_0/microBlaze_axi_timer_0_0_in_context.xdc] for cell 'microBlaze_i/axi_timer_0'
Finished Parsing XDC File [x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/ip/microBlaze_axi_timer_0_0/microBlaze_axi_timer_0_0/microBlaze_axi_timer_0_0_in_context.xdc] for cell 'microBlaze_i/axi_timer_0'
Parsing XDC File [x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/ip/microBlaze_axi_smc_0/microBlaze_axi_smc_0/microBlaze_axi_smc_0_in_context.xdc] for cell 'microBlaze_i/axi_smc'
Finished Parsing XDC File [x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/ip/microBlaze_axi_smc_0/microBlaze_axi_smc_0/microBlaze_axi_smc_0_in_context.xdc] for cell 'microBlaze_i/axi_smc'
Parsing XDC File [x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/ip/microBlaze_rst_mig_7series_0_81M_0/microBlaze_rst_mig_7series_0_81M_0/microBlaze_rst_mig_7series_0_81M_0_in_context.xdc] for cell 'microBlaze_i/rst_mig_7series_0_81M'
Finished Parsing XDC File [x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/ip/microBlaze_rst_mig_7series_0_81M_0/microBlaze_rst_mig_7series_0_81M_0/microBlaze_rst_mig_7series_0_81M_0_in_context.xdc] for cell 'microBlaze_i/rst_mig_7series_0_81M'
Parsing XDC File [X:/Downloads/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [X:/Downloads/Nexys4DDR_Master.xdc]
Parsing XDC File [X:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/constrs_1/new/eth_ref_clk.xdc]
Finished Parsing XDC File [X:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/constrs_1/new/eth_ref_clk.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [X:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/constrs_1/new/eth_ref_clk.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/microBlaze_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/microBlaze_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [X:/My Documents/SeniorDesign/CyberTap/CyberTap.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [X:/My Documents/SeniorDesign/CyberTap/CyberTap.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1159.523 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1159.523 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'microBlaze_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1162.520 ; gain = 331.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1162.520 ; gain = 331.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  {x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/ip/microBlaze_clk_wiz_1_0/microBlaze_clk_wiz_1_0/microBlaze_clk_wiz_1_0_in_context.xdc}, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  {x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/ip/microBlaze_clk_wiz_1_0/microBlaze_clk_wiz_1_0/microBlaze_clk_wiz_1_0_in_context.xdc}, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_addr[0]. (constraint file  {x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/ip/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0_in_context.xdc}, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_addr[0]. (constraint file  {x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/ip/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0_in_context.xdc}, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_addr[10]. (constraint file  {x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/ip/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0_in_context.xdc}, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_addr[10]. (constraint file  {x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/ip/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0_in_context.xdc}, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_addr[11]. (constraint file  {x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/ip/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0_in_context.xdc}, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_addr[11]. (constraint file  {x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/ip/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0_in_context.xdc}, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_addr[12]. (constraint file  {x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/ip/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0_in_context.xdc}, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_addr[12]. (constraint file  {x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/ip/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0_in_context.xdc}, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_addr[1]. (constraint file  {x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/ip/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0_in_context.xdc}, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_addr[1]. (constraint file  {x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/ip/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0_in_context.xdc}, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_addr[2]. (constraint file  {x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/ip/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0_in_context.xdc}, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_addr[2]. (constraint file  {x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/ip/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0_in_context.xdc}, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_addr[3]. (constraint file  {x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/ip/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0_in_context.xdc}, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_addr[3]. (constraint file  {x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/ip/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0_in_context.xdc}, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_addr[4]. (constraint file  {x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/ip/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0_in_context.xdc}, line 21).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_addr[4]. (constraint file  {x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/ip/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0_in_context.xdc}, line 22).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_addr[5]. (constraint file  {x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/ip/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0_in_context.xdc}, line 23).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_addr[5]. (constraint file  {x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/ip/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0_in_context.xdc}, line 24).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_addr[6]. (constraint file  {x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/ip/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0_in_context.xdc}, line 25).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_addr[6]. (constraint file  {x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/ip/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0_in_context.xdc}, line 26).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_addr[7]. (constraint file  {x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/ip/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0_in_context.xdc}, line 27).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_addr[7]. (constraint file  {x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/ip/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0_in_context.xdc}, line 28).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_addr[8]. (constraint file  {x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/ip/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0_in_context.xdc}, line 29).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_addr[8]. (constraint file  {x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/ip/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0_in_context.xdc}, line 30).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_addr[9]. (constraint file  {x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/ip/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0_in_context.xdc}, line 31).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_addr[9]. (constraint file  {x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/ip/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0_in_context.xdc}, line 32).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_ba[0]. (constraint file  {x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/ip/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0_in_context.xdc}, line 33).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_ba[0]. (constraint file  {x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/ip/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0_in_context.xdc}, line 34).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_ba[1]. (constraint file  {x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/ip/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0_in_context.xdc}, line 35).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_ba[1]. (constraint file  {x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/ip/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0_in_context.xdc}, line 36).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_ba[2]. (constraint file  {x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/ip/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0_in_context.xdc}, line 37).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_ba[2]. (constraint file  {x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/ip/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0_in_context.xdc}, line 38).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_cas_n. (constraint file  {x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/ip/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0_in_context.xdc}, line 39).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_cas_n. (constraint file  {x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/ip/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0_in_context.xdc}, line 40).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_ck_n[0]. (constraint file  {x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/ip/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0_in_context.xdc}, line 41).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_ck_n[0]. (constraint file  {x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/ip/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0_in_context.xdc}, line 42).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_ck_p[0]. (constraint file  {x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/ip/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0_in_context.xdc}, line 43).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_ck_p[0]. (constraint file  {x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/ip/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0_in_context.xdc}, line 44).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_cke[0]. (constraint file  {x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/ip/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0_in_context.xdc}, line 45).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_cke[0]. (constraint file  {x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/ip/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0_in_context.xdc}, line 46).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_cs_n[0]. (constraint file  {x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/ip/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0_in_context.xdc}, line 47).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_cs_n[0]. (constraint file  {x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/ip/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0_in_context.xdc}, line 48).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_dm[0]. (constraint file  {x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/ip/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0_in_context.xdc}, line 49).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_dm[0]. (constraint file  {x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/ip/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0_in_context.xdc}, line 50).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_dm[1]. (constraint file  {x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/ip/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0_in_context.xdc}, line 51).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_dm[1]. (constraint file  {x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/ip/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0_in_context.xdc}, line 52).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_dq[0]. (constraint file  {x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/ip/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0_in_context.xdc}, line 53).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_dq[0]. (constraint file  {x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/ip/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0_in_context.xdc}, line 54).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_dq[10]. (constraint file  {x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/ip/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0_in_context.xdc}, line 55).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_dq[10]. (constraint file  {x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/ip/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0_in_context.xdc}, line 56).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_dq[11]. (constraint file  {x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/ip/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0_in_context.xdc}, line 57).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_dq[11]. (constraint file  {x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/ip/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0_in_context.xdc}, line 58).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_dq[12]. (constraint file  {x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/ip/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0_in_context.xdc}, line 59).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_dq[12]. (constraint file  {x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/ip/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0_in_context.xdc}, line 60).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_dq[13]. (constraint file  {x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/ip/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0_in_context.xdc}, line 61).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_dq[13]. (constraint file  {x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/ip/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0_in_context.xdc}, line 62).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_dq[14]. (constraint file  {x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/ip/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0_in_context.xdc}, line 63).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_dq[14]. (constraint file  {x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/ip/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0_in_context.xdc}, line 64).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_dq[15]. (constraint file  {x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/ip/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0_in_context.xdc}, line 65).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_dq[15]. (constraint file  {x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/ip/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0_in_context.xdc}, line 66).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_dq[1]. (constraint file  {x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/ip/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0_in_context.xdc}, line 67).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_dq[1]. (constraint file  {x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/ip/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0_in_context.xdc}, line 68).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_dq[2]. (constraint file  {x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/ip/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0_in_context.xdc}, line 69).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_dq[2]. (constraint file  {x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/ip/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0_in_context.xdc}, line 70).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_dq[3]. (constraint file  {x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/ip/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0_in_context.xdc}, line 71).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_dq[3]. (constraint file  {x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/ip/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0_in_context.xdc}, line 72).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_dq[4]. (constraint file  {x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/ip/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0_in_context.xdc}, line 73).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_dq[4]. (constraint file  {x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/ip/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0_in_context.xdc}, line 74).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_dq[5]. (constraint file  {x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/ip/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0_in_context.xdc}, line 75).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_dq[5]. (constraint file  {x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/ip/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0_in_context.xdc}, line 76).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_dq[6]. (constraint file  {x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/ip/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0_in_context.xdc}, line 77).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_dq[6]. (constraint file  {x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/ip/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0_in_context.xdc}, line 78).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_dq[7]. (constraint file  {x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/ip/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0_in_context.xdc}, line 79).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_dq[7]. (constraint file  {x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/ip/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0_in_context.xdc}, line 80).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_dq[8]. (constraint file  {x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/ip/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0_in_context.xdc}, line 81).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_dq[8]. (constraint file  {x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/ip/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0_in_context.xdc}, line 82).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_dq[9]. (constraint file  {x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/ip/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0_in_context.xdc}, line 83).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_dq[9]. (constraint file  {x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/ip/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0_in_context.xdc}, line 84).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_dqs_n[0]. (constraint file  {x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/ip/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0_in_context.xdc}, line 85).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_dqs_n[0]. (constraint file  {x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/ip/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0_in_context.xdc}, line 86).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_dqs_n[1]. (constraint file  {x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/ip/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0_in_context.xdc}, line 87).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_dqs_n[1]. (constraint file  {x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/ip/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0_in_context.xdc}, line 88).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_dqs_p[0]. (constraint file  {x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/ip/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0_in_context.xdc}, line 89).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_dqs_p[0]. (constraint file  {x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/ip/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0_in_context.xdc}, line 90).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_dqs_p[1]. (constraint file  {x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/ip/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0_in_context.xdc}, line 91).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_dqs_p[1]. (constraint file  {x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/ip/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0_in_context.xdc}, line 92).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_odt[0]. (constraint file  {x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/ip/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0_in_context.xdc}, line 93).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_odt[0]. (constraint file  {x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/ip/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0_in_context.xdc}, line 94).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_ras_n. (constraint file  {x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/ip/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0_in_context.xdc}, line 95).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_ras_n. (constraint file  {x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/ip/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0_in_context.xdc}, line 96).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_we_n. (constraint file  {x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/ip/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0_in_context.xdc}, line 97).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_we_n. (constraint file  {x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/bd/microBlaze/ip/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0/microBlaze_mig_7series_0_0_in_context.xdc}, line 98).
Applied set_property DONT_TOUCH = true for microBlaze_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for microBlaze_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for microBlaze_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for microBlaze_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for microBlaze_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for microBlaze_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for microBlaze_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for microBlaze_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for microBlaze_i/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for microBlaze_i/microblaze_0_axi_intc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for microBlaze_i/microblaze_0_xlconcat. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for microBlaze_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for microBlaze_i/clk_wiz_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for microBlaze_i/rst_clk_wiz_1_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for microBlaze_i/mig_7series_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for microBlaze_i/axi_uartlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for microBlaze_i/mii_to_rmii_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for microBlaze_i/axi_ethernetlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for microBlaze_i/axi_timer_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for microBlaze_i/axi_smc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for microBlaze_i/rst_mig_7series_0_81M. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 1162.520 ; gain = 331.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 1162.520 ; gain = 331.367
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design microBlaze_microblaze_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design microBlaze_microblaze_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design microBlaze_microblaze_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design microBlaze_microblaze_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design microBlaze_microblaze_0_axi_periph_0 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design microBlaze_microblaze_0_axi_periph_0 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design microBlaze_microblaze_0_axi_periph_0 has unconnected port M03_ACLK
WARNING: [Synth 8-3331] design microBlaze_microblaze_0_axi_periph_0 has unconnected port M03_ARESETN
WARNING: [Synth 8-3331] design microBlaze_microblaze_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design microBlaze_microblaze_0_axi_periph_0 has unconnected port S00_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 1162.520 ; gain = 331.367
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'microBlaze_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/BRAM_Clk_A' to pin 'microBlaze_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'microBlaze_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/BRAM_Clk_A' to pin 'microBlaze_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'microBlaze_i/mdm_1/Dbg_Clk_0' to pin 'microBlaze_i/mdm_1/bbstub_Dbg_Clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'microBlaze_i/mdm_1/Dbg_Update_0' to pin 'microBlaze_i/mdm_1/bbstub_Dbg_Update_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'microBlaze_i/clk_wiz_1/clk_out1' to pin 'microBlaze_i/clk_wiz_1/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'microBlaze_i/clk_wiz_1/clk_out2' to pin 'microBlaze_i/clk_wiz_1/bbstub_clk_out2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'microBlaze_i/clk_wiz_1/clk_out3' to pin 'microBlaze_i/clk_wiz_1/bbstub_clk_out3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'microBlaze_i/mig_7series_0/ui_addn_clk_0' to pin 'microBlaze_i/mig_7series_0/bbstub_ui_addn_clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'microBlaze_i/mig_7series_0/ui_addn_clk_1' to pin 'microBlaze_i/mig_7series_0/bbstub_ui_addn_clk_1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'microBlaze_i/mig_7series_0/ui_addn_clk_2' to pin 'microBlaze_i/mig_7series_0/bbstub_ui_addn_clk_2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'microBlaze_i/mig_7series_0/ui_addn_clk_3' to pin 'microBlaze_i/mig_7series_0/bbstub_ui_addn_clk_3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'microBlaze_i/mig_7series_0/ui_addn_clk_4' to pin 'microBlaze_i/mig_7series_0/bbstub_ui_addn_clk_4/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'microBlaze_i/mig_7series_0/ui_clk' to pin 'microBlaze_i/mig_7series_0/bbstub_ui_clk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'microBlaze_i/axi_ethernetlite_0/phy_rx_clk' to pin 'microBlaze_i/mii_to_rmii_0/bbstub_rmii2mac_rx_clk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'microBlaze_i/axi_ethernetlite_0/phy_tx_clk' to pin 'microBlaze_i/mii_to_rmii_0/bbstub_rmii2mac_tx_clk/O'
INFO: [Synth 8-5819] Moved 15 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 1162.520 ; gain = 331.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 1162.520 ; gain = 331.367
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 1164.547 ; gain = 333.395
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 1178.684 ; gain = 347.531
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 1178.684 ; gain = 347.531
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 1178.684 ; gain = 347.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 1178.684 ; gain = 347.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 1178.684 ; gain = 347.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 1178.684 ; gain = 347.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------------+----------+
|      |BlackBox name                      |Instances |
+------+-----------------------------------+----------+
|1     |microBlaze_xbar_0                  |         1|
|2     |microBlaze_axi_ethernetlite_0_0    |         1|
|3     |microBlaze_axi_smc_0               |         1|
|4     |microBlaze_axi_timer_0_0           |         1|
|5     |microBlaze_axi_uartlite_0_0        |         1|
|6     |microBlaze_clk_wiz_1_0             |         1|
|7     |microBlaze_mdm_1_0                 |         1|
|8     |microBlaze_microblaze_0_0          |         1|
|9     |microBlaze_microblaze_0_axi_intc_0 |         1|
|10    |microBlaze_mig_7series_0_0         |         1|
|11    |microBlaze_mii_to_rmii_0_0         |         1|
|12    |microBlaze_rst_clk_wiz_1_100M_0    |         1|
|13    |microBlaze_rst_mig_7series_0_81M_0 |         1|
|14    |microBlaze_dlmb_bram_if_cntlr_0    |         1|
|15    |microBlaze_dlmb_v10_0              |         1|
|16    |microBlaze_ilmb_bram_if_cntlr_0    |         1|
|17    |microBlaze_ilmb_v10_0              |         1|
|18    |microBlaze_lmb_bram_0              |         1|
+------+-----------------------------------+----------+

Report Cell Usage: 
+------+-----------------------------------+------+
|      |Cell                               |Count |
+------+-----------------------------------+------+
|1     |microBlaze_axi_ethernetlite_0_0    |     1|
|2     |microBlaze_axi_smc_0               |     1|
|3     |microBlaze_axi_timer_0_0           |     1|
|4     |microBlaze_axi_uartlite_0_0        |     1|
|5     |microBlaze_clk_wiz_1_0             |     1|
|6     |microBlaze_dlmb_bram_if_cntlr_0    |     1|
|7     |microBlaze_dlmb_v10_0              |     1|
|8     |microBlaze_ilmb_bram_if_cntlr_0    |     1|
|9     |microBlaze_ilmb_v10_0              |     1|
|10    |microBlaze_lmb_bram_0              |     1|
|11    |microBlaze_mdm_1_0                 |     1|
|12    |microBlaze_microblaze_0_0          |     1|
|13    |microBlaze_microblaze_0_axi_intc_0 |     1|
|14    |microBlaze_mig_7series_0_0         |     1|
|15    |microBlaze_mii_to_rmii_0_0         |     1|
|16    |microBlaze_rst_clk_wiz_1_100M_0    |     1|
|17    |microBlaze_rst_mig_7series_0_81M_0 |     1|
|18    |microBlaze_xbar_0                  |     1|
|19    |IBUF                               |     6|
|20    |IOBUF                              |     1|
|21    |OBUF                               |     6|
+------+-----------------------------------+------+

Report Instance Areas: 
+------+------------------------------+--------------------------------------+------+
|      |Instance                      |Module                                |Cells |
+------+------------------------------+--------------------------------------+------+
|1     |top                           |                                      |  2160|
|2     |  microBlaze_i                |microBlaze                            |  2147|
|3     |    microblaze_0_axi_periph   |microBlaze_microblaze_0_axi_periph_0  |   485|
|4     |    microblaze_0_xlconcat     |microBlaze_microblaze_0_xlconcat_0    |     0|
|5     |    microblaze_0_local_memory |microblaze_0_local_memory_imp_1YI52TV |   496|
+------+------------------------------+--------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 1178.684 ; gain = 347.531
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 1178.684 ; gain = 270.438
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 1178.684 ; gain = 347.531
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1201.391 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
93 Infos, 82 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:39 . Memory (MB): peak = 1201.391 ; gain = 641.219
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1201.391 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'X:/My Documents/SeniorDesign/CyberTap/CyberTap.runs/synth_1/microBlaze_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file microBlaze_wrapper_utilization_synth.rpt -pb microBlaze_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Nov  3 12:42:56 2019...
