Coverage Report by instance with details

=================================================================================
=== Instance: /work.uvm_pkg
=== Design Unit: work.uvm_pkg
=================================================================================

Assertion Coverage:
    Assertions                       1         1         0   100.00%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/work.uvm_pkg/uvm_component_name_check_visitor/visit/immed__262
                     /CMC/tools/mentor/questasim_2020.1_1/questasim/verilog_src/uvm-1.2/src/base/uvm_traversal.svh(262)
                                                        0         78

=================================================================================
=== Instance: /xsw_sequences
=== Design Unit: work.xsw_sequences
=================================================================================

Assertion Coverage:
    Assertions                      38        38         0   100.00%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/xsw_sequences/config_manual/body/immed__54
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(54)
                                                        0         48
/xsw_sequences/config_manual/body/immed__43
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(43)
                                                        0         48
/xsw_sequences/config_manual/body/immed__32
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(32)
                                                        0         48
/xsw_sequences/config_manual/body/immed__21
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(21)
                                                        0         48
/xsw_sequences/xsw_none/body/immed__78
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(78)
                                                        0         48
/xsw_sequences/xsw_random/body/immed__103
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(103)
                                                        0         60
/xsw_sequences/xsw_random_sequence/body/#ublk#118956147#123/immed__126
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(126)
                                                        0         30
/xsw_sequences/write_sanity/body/immed__145
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(145)
                                                        0         16
/xsw_sequences/read_sanity/body/immed__164
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(164)
                                                        0         16
/xsw_sequences/sanity_test_sequence/body/#ublk#118956147#182/immed__185
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(185)
                                                        0         12
/xsw_sequences/sanity_test_sequence/body/#ublk#118956147#189/immed__192
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(192)
                                                        0         12
/xsw_sequences/sanity_test_sequence/body/#ublk#118956147#196/immed__199
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(199)
                                                        0         12
/xsw_sequences/sanity_test_sequence/body/#ublk#118956147#203/immed__206
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(206)
                                                        0         12
/xsw_sequences/write_full_test_sequence/body/#ublk#118956147#252/immed__255
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(255)
                                                        0          6
/xsw_sequences/write_full_test_sequence/body/#ublk#118956147#259/immed__262
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(262)
                                                        0          6
/xsw_sequences/write_full_test_sequence/body/#ublk#118956147#266/immed__269
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(269)
                                                        0          6
/xsw_sequences/write_random_sequence/body/#ublk#118956147#288/immed__291
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(291)
                                                        0          6
/xsw_sequences/write_random_sequence/body/#ublk#118956147#295/immed__298
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(298)
                                                        0          6
/xsw_sequences/write_random_sequence/body/#ublk#118956147#302/immed__305
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(305)
                                                        0          6
/xsw_sequences/address_in_sequence/body/#ublk#118956147#324/immed__327
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(327)
                                                        0          6
/xsw_sequences/address_in_sequence/body/#ublk#118956147#331/immed__334
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(334)
                                                        0          6
/xsw_sequences/address_in_sequence/body/#ublk#118956147#338/immed__341
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(341)
                                                        0          6
/xsw_sequences/rdy_off_sequence/body/#ublk#118956147#360/immed__363
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(363)
                                                        0          6
/xsw_sequences/rdy_off_sequence/body/#ublk#118956147#367/immed__370
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(370)
                                                        0          6
/xsw_sequences/rdy_off_sequence/body/#ublk#118956147#374/immed__377
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(377)
                                                        0          6
/xsw_sequences/read_random_sequence/body/#ublk#118956147#396/immed__399
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(399)
                                                        0          6
/xsw_sequences/read_random_sequence/body/#ublk#118956147#403/immed__406
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(406)
                                                        0          6
/xsw_sequences/read_random_sequence/body/#ublk#118956147#410/immed__413
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(413)
                                                        0          6
/xsw_sequences/write_all/body/immed__433
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(433)
                                                        0          2
/xsw_sequences/read_all/body/immed__453
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(453)
                                                        0          2
/xsw_sequences/read_and_write_sequence/body/#ublk#118956147#472/immed__475
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(475)
                                                        0          2
/xsw_sequences/read_and_write_sequence/body/#ublk#118956147#479/immed__482
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(482)
                                                        0          2
/xsw_sequences/read_and_write_sequence/body/#ublk#118956147#486/immed__489
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(489)
                                                        0          2
/xsw_sequences/read_and_write_sequence/body/#ublk#118956147#493/immed__496
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(496)
                                                        0          2
/xsw_sequences/read_and_write_sequence/body/#ublk#118956147#432/immed__435
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(435)
                                                        0          4
/xsw_sequences/read_and_write_sequence/body/#ublk#118956147#439/immed__442
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(442)
                                                        0          4
/xsw_sequences/read_and_write_sequence/body/#ublk#118956147#446/immed__449
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(449)
                                                        0          4
/xsw_sequences/read_and_write_sequence/body/#ublk#118956147#453/immed__456
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(456)
                                                        0          4

=================================================================================
=== Instance: /xsw_coverage
=== Design Unit: work.xsw_coverage
=================================================================================

Covergroup Coverage:
    Covergroups                     19        na        na    72.47%
        Coverpoints/Crosses        100        na        na        na
            Covergroup Bins      18736       921     17815     4.91%
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE /xsw_coverage/xsw_coverage_inputs/cg_reset       66.66%        100          -    Uncovered            
    covered/total bins:                                     4          6          -                      
    missing/total bins:                                     2          6          -                      
    % Hit:                                             66.66%        100          -                      
    Coverpoint cp_reset                                66.66%        100          -    Uncovered            
        covered/total bins:                                 4          6          -                      
        missing/total bins:                                 2          6          -                      
        % Hit:                                         66.66%        100          -                      
 Covergroup instance \/xsw_coverage::xsw_coverage_inputs::cg_reset  
                                                       66.66%        100          -    Uncovered            
    covered/total bins:                                     4          6          -                      
    missing/total bins:                                     2          6          -                      
    % Hit:                                             66.66%        100          -                      
    Coverpoint cp_reset                                66.66%        100          -    Uncovered            
        covered/total bins:                                 4          6          -                      
        missing/total bins:                                 2          6          -                      
        % Hit:                                         66.66%        100          -                      
        bin resetOn                                        78          1          -    Covered              
        bin resetOff                                    18198          1          -    Covered              
        bin resetTrans0[0=>1]                               0          1          -    ZERO                 
        bin resetTrans0[0=>0]                           18120          1          -    Covered              
        bin resetTrans1[1=>1]                               0          1          -    ZERO                 
        bin resetTrans1[1=>0]                              78          1          -    Covered              
 TYPE /xsw_coverage/xsw_coverage_inputs/cg_data_in     92.50%        100          -    Uncovered            
    covered/total bins:                                    37         40          -                      
    missing/total bins:                                     3         40          -                      
    % Hit:                                             92.50%        100          -                      
    Coverpoint cp_data_in_1                           100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
        bin data_in_max_1                                   2          1          -    Covered              
        bin data_in_range_1[0]                           2334          1          -    Covered              
        bin data_in_range_1[1]                           2274          1          -    Covered              
        bin data_in_range_1[2]                           2232          1          -    Covered              
        bin data_in_range_1[3]                           2166          1          -    Covered              
        bin data_in_range_1[4]                           2184          1          -    Covered              
        bin data_in_range_1[5]                           2422          1          -    Covered              
        bin data_in_range_1[6]                           2306          1          -    Covered              
        bin data_in_range_1[7]                           2358          1          -    Covered              
        bin data_in_min_1                                  78          1          -    Covered              
    Coverpoint cp_data_in_2                            90.00%        100          -    Uncovered            
        covered/total bins:                                 9         10          -                      
        missing/total bins:                                 1         10          -                      
        % Hit:                                         90.00%        100          -                      
        bin data_in_max_2                                   0          1          -    ZERO                 
        bin data_in_range_2[0]                           2274          1          -    Covered              
        bin data_in_range_2[1]                           2270          1          -    Covered              
        bin data_in_range_2[2]                           2338          1          -    Covered              
        bin data_in_range_2[3]                           2262          1          -    Covered              
        bin data_in_range_2[4]                           2366          1          -    Covered              
        bin data_in_range_2[5]                           2298          1          -    Covered              
        bin data_in_range_2[6]                           2268          1          -    Covered              
        bin data_in_range_2[7]                           2200          1          -    Covered              
        bin data_in_min_2                                  78          1          -    Covered              
    Coverpoint cp_data_in_3                            90.00%        100          -    Uncovered            
        covered/total bins:                                 9         10          -                      
        missing/total bins:                                 1         10          -                      
        % Hit:                                         90.00%        100          -                      
        bin data_in_max_3                                   0          1          -    ZERO                 
        bin data_in_range_3[0]                           2352          1          -    Covered              
        bin data_in_range_3[1]                           2362          1          -    Covered              
        bin data_in_range_3[2]                           2192          1          -    Covered              
        bin data_in_range_3[3]                           2202          1          -    Covered              
        bin data_in_range_3[4]                           2210          1          -    Covered              
        bin data_in_range_3[5]                           2286          1          -    Covered              
        bin data_in_range_3[6]                           2378          1          -    Covered              
        bin data_in_range_3[7]                           2294          1          -    Covered              
        bin data_in_min_3                                  78          1          -    Covered              
    Coverpoint cp_data_in_4                            90.00%        100          -    Uncovered            
        covered/total bins:                                 9         10          -                      
        missing/total bins:                                 1         10          -                      
        % Hit:                                         90.00%        100          -                      
        bin data_in_max_4                                   0          1          -    ZERO                 
        bin data_in_range_4[0]                           2298          1          -    Covered              
        bin data_in_range_4[1]                           2262          1          -    Covered              
        bin data_in_range_4[2]                           2324          1          -    Covered              
        bin data_in_range_4[3]                           2444          1          -    Covered              
        bin data_in_range_4[4]                           2116          1          -    Covered              
        bin data_in_range_4[5]                           2362          1          -    Covered              
        bin data_in_range_4[6]                           2182          1          -    Covered              
        bin data_in_range_4[7]                           2288          1          -    Covered              
        bin data_in_min_4                                  78          1          -    Covered              
 TYPE /xsw_coverage/xsw_coverage_inputs/cg_addr_in     90.00%        100          -    Uncovered            
    covered/total bins:                                    36         40          -                      
    missing/total bins:                                     4         40          -                      
    % Hit:                                             90.00%        100          -                      
    Coverpoint cp_addr_in_1                            90.00%        100          -    Uncovered            
        covered/total bins:                                 9         10          -                      
        missing/total bins:                                 1         10          -                      
        % Hit:                                         90.00%        100          -                      
        bin addr_in_max_1                                   0          1          -    ZERO                 
        bin addr_in_range_1[0]                           6982          1          -    Covered              
        bin addr_in_range_1[1]                           1616          1          -    Covered              
        bin addr_in_range_1[2]                           1604          1          -    Covered              
        bin addr_in_range_1[3]                           1680          1          -    Covered              
        bin addr_in_range_1[4]                           1648          1          -    Covered              
        bin addr_in_range_1[5]                           1548          1          -    Covered              
        bin addr_in_range_1[6]                           1666          1          -    Covered              
        bin addr_in_range_1[7]                           1532          1          -    Covered              
        bin addr_in_min_1                                  78          1          -    Covered              
    Coverpoint cp_addr_in_2                            90.00%        100          -    Uncovered            
        covered/total bins:                                 9         10          -                      
        missing/total bins:                                 1         10          -                      
        % Hit:                                         90.00%        100          -                      
        bin addr_in_max_2                                   0          1          -    ZERO                 
        bin addr_in_range_2[0]                           6918          1          -    Covered              
        bin addr_in_range_2[1]                           1548          1          -    Covered              
        bin addr_in_range_2[2]                           1520          1          -    Covered              
        bin addr_in_range_2[3]                           1736          1          -    Covered              
        bin addr_in_range_2[4]                           1680          1          -    Covered              
        bin addr_in_range_2[5]                           1578          1          -    Covered              
        bin addr_in_range_2[6]                           1690          1          -    Covered              
        bin addr_in_range_2[7]                           1606          1          -    Covered              
        bin addr_in_min_2                                  78          1          -    Covered              
    Coverpoint cp_addr_in_3                            90.00%        100          -    Uncovered            
        covered/total bins:                                 9         10          -                      
        missing/total bins:                                 1         10          -                      
        % Hit:                                         90.00%        100          -                      
        bin addr_in_max_3                                   0          1          -    ZERO                 
        bin addr_in_range_3[0]                           6876          1          -    Covered              
        bin addr_in_range_3[1]                           1606          1          -    Covered              
        bin addr_in_range_3[2]                           1646          1          -    Covered              
        bin addr_in_range_3[3]                           1650          1          -    Covered              
        bin addr_in_range_3[4]                           1614          1          -    Covered              
        bin addr_in_range_3[5]                           1646          1          -    Covered              
        bin addr_in_range_3[6]                           1620          1          -    Covered              
        bin addr_in_range_3[7]                           1618          1          -    Covered              
        bin addr_in_min_3                                  78          1          -    Covered              
    Coverpoint cp_addr_in_4                            90.00%        100          -    Uncovered            
        covered/total bins:                                 9         10          -                      
        missing/total bins:                                 1         10          -                      
        % Hit:                                         90.00%        100          -                      
        bin addr_in_max_4                                   0          1          -    ZERO                 
        bin addr_in_range_4[0]                           6924          1          -    Covered              
        bin addr_in_range_4[1]                           1710          1          -    Covered              
        bin addr_in_range_4[2]                           1468          1          -    Covered              
        bin addr_in_range_4[3]                           1738          1          -    Covered              
        bin addr_in_range_4[4]                           1532          1          -    Covered              
        bin addr_in_range_4[5]                           1588          1          -    Covered              
        bin addr_in_range_4[6]                           1718          1          -    Covered              
        bin addr_in_range_4[7]                           1598          1          -    Covered              
        bin addr_in_min_4                                  78          1          -    Covered              
 TYPE /xsw_coverage/xsw_coverage_inputs/cg_data_input_indicators 
                                                       77.86%        100          -    Uncovered            
    covered/total bins:                                   118        288          -                      
    missing/total bins:                                   170        288          -                      
    % Hit:                                             40.97%        100          -                      
    Coverpoint wr_en                                  100.00%        100          -    Covered              
        covered/total bins:                                16         16          -                      
        missing/total bins:                                 0         16          -                      
        % Hit:                                        100.00%        100          -                      
        bin cp_wr_en[0]                                  2578          1          -    Covered              
        bin cp_wr_en[1]                                   290          1          -    Covered              
        bin cp_wr_en[2]                                   240          1          -    Covered              
        bin cp_wr_en[3]                                   322          1          -    Covered              
        bin cp_wr_en[4]                                   238          1          -    Covered              
        bin cp_wr_en[5]                                   234          1          -    Covered              
        bin cp_wr_en[6]                                   284          1          -    Covered              
        bin cp_wr_en[7]                                   248          1          -    Covered              
        bin cp_wr_en[8]                                   268          1          -    Covered              
        bin cp_wr_en[9]                                   356          1          -    Covered              
        bin cp_wr_en[10]                                  214          1          -    Covered              
        bin cp_wr_en[11]                                  276          1          -    Covered              
        bin cp_wr_en[12]                                  286          1          -    Covered              
        bin cp_wr_en[13]                                  230          1          -    Covered              
        bin cp_wr_en[14]                                  238          1          -    Covered              
        bin cp_wr_en[15]                                 2864          1          -    Covered              
    Coverpoint rd_en                                  100.00%        100          -    Covered              
        covered/total bins:                                16         16          -                      
        missing/total bins:                                 0         16          -                      
        % Hit:                                        100.00%        100          -                      
        bin cp_rd_en[0]                                  4584          1          -    Covered              
        bin cp_rd_en[1]                                    96          1          -    Covered              
        bin cp_rd_en[2]                                    70          1          -    Covered              
        bin cp_rd_en[3]                                    80          1          -    Covered              
        bin cp_rd_en[4]                                    76          1          -    Covered              
        bin cp_rd_en[5]                                    80          1          -    Covered              
        bin cp_rd_en[6]                                    90          1          -    Covered              
        bin cp_rd_en[7]                                    62          1          -    Covered              
        bin cp_rd_en[8]                                    82          1          -    Covered              
        bin cp_rd_en[9]                                    68          1          -    Covered              
        bin cp_rd_en[10]                                   96          1          -    Covered              
        bin cp_rd_en[11]                                   90          1          -    Covered              
        bin cp_rd_en[12]                                   90          1          -    Covered              
        bin cp_rd_en[13]                                   86          1          -    Covered              
        bin cp_rd_en[14]                                   80          1          -    Covered              
        bin cp_rd_en[15]                                 1190          1          -    Covered              
    Cross #cross__0#                                   33.59%        100          -    Uncovered            
        covered/total bins:                                86        256          -                      
        missing/total bins:                               170        256          -                      
        % Hit:                                         33.59%        100          -                      
        Auto, Default and User Defined Bins:
            bin <cp_wr_en[14],cp_rd_en[14]>                 1          1          -    Covered              
            bin <cp_wr_en[9],cp_rd_en[4]>                   1          1          -    Covered              
            bin <cp_wr_en[14],cp_rd_en[3]>                  1          1          -    Covered              
            bin <cp_wr_en[13],cp_rd_en[3]>                  1          1          -    Covered              
            bin <cp_wr_en[14],cp_rd_en[7]>                  1          1          -    Covered              
            bin <cp_wr_en[13],cp_rd_en[6]>                  1          1          -    Covered              
            bin <cp_wr_en[0],cp_rd_en[14]>                 35          1          -    Covered              
            bin <cp_wr_en[0],cp_rd_en[13]>                 20          1          -    Covered              
            bin <cp_wr_en[0],cp_rd_en[12]>                 30          1          -    Covered              
            bin <cp_wr_en[0],cp_rd_en[11]>                 53          1          -    Covered              
            bin <cp_wr_en[0],cp_rd_en[10]>                 35          1          -    Covered              
            bin <cp_wr_en[0],cp_rd_en[9]>                  25          1          -    Covered              
            bin <cp_wr_en[0],cp_rd_en[8]>                  38          1          -    Covered              
            bin <cp_wr_en[0],cp_rd_en[7]>                  20          1          -    Covered              
            bin <cp_wr_en[0],cp_rd_en[6]>                  30          1          -    Covered              
            bin <cp_wr_en[0],cp_rd_en[5]>                  30          1          -    Covered              
            bin <cp_wr_en[0],cp_rd_en[4]>                  43          1          -    Covered              
            bin <cp_wr_en[0],cp_rd_en[3]>                  40          1          -    Covered              
            bin <cp_wr_en[0],cp_rd_en[2]>                  24          1          -    Covered              
            bin <cp_wr_en[0],cp_rd_en[1]>                  45          1          -    Covered              
            bin <cp_wr_en[0],cp_rd_en[15]>                756          1          -    Covered              
            bin <cp_wr_en[13],cp_rd_en[15]>                 2          1          -    Covered              
            bin <cp_wr_en[11],cp_rd_en[15]>                 1          1          -    Covered              
            bin <cp_wr_en[8],cp_rd_en[15]>                  1          1          -    Covered              
            bin <cp_wr_en[2],cp_rd_en[15]>                  1          1          -    Covered              
            bin <cp_wr_en[11],cp_rd_en[14]>                 1          1          -    Covered              
            bin <cp_wr_en[7],cp_rd_en[14]>                  2          1          -    Covered              
            bin <cp_wr_en[5],cp_rd_en[14]>                  2          1          -    Covered              
            bin <cp_wr_en[3],cp_rd_en[14]>                  1          1          -    Covered              
            bin <cp_wr_en[2],cp_rd_en[14]>                  1          1          -    Covered              
            bin <cp_wr_en[15],cp_rd_en[13]>                 1          1          -    Covered              
            bin <cp_wr_en[14],cp_rd_en[13]>                 2          1          -    Covered              
            bin <cp_wr_en[12],cp_rd_en[13]>                 1          1          -    Covered              
            bin <cp_wr_en[3],cp_rd_en[13]>                  1          1          -    Covered              
            bin <cp_wr_en[2],cp_rd_en[12]>                  1          1          -    Covered              
            bin <cp_wr_en[14],cp_rd_en[11]>                 1          1          -    Covered              
            bin <cp_wr_en[12],cp_rd_en[11]>                 1          1          -    Covered              
            bin <cp_wr_en[8],cp_rd_en[11]>                  1          1          -    Covered              
            bin <cp_wr_en[3],cp_rd_en[11]>                  1          1          -    Covered              
            bin <cp_wr_en[11],cp_rd_en[10]>                 1          1          -    Covered              
            bin <cp_wr_en[3],cp_rd_en[9]>                   1          1          -    Covered              
            bin <cp_wr_en[2],cp_rd_en[8]>                   1          1          -    Covered              
            bin <cp_wr_en[1],cp_rd_en[8]>                   1          1          -    Covered              
            bin <cp_wr_en[15],cp_rd_en[7]>                  2          1          -    Covered              
            bin <cp_wr_en[11],cp_rd_en[7]>                  1          1          -    Covered              
            bin <cp_wr_en[10],cp_rd_en[7]>                  6          1          -    Covered              
            bin <cp_wr_en[15],cp_rd_en[6]>                  5          1          -    Covered              
            bin <cp_wr_en[14],cp_rd_en[6]>                  1          1          -    Covered              
            bin <cp_wr_en[12],cp_rd_en[6]>                  2          1          -    Covered              
            bin <cp_wr_en[10],cp_rd_en[6]>                  1          1          -    Covered              
            bin <cp_wr_en[9],cp_rd_en[6]>                   6          1          -    Covered              
            bin <cp_wr_en[6],cp_rd_en[6]>                   1          1          -    Covered              
            bin <cp_wr_en[10],cp_rd_en[5]>                  5          1          -    Covered              
            bin <cp_wr_en[6],cp_rd_en[5]>                   1          1          -    Covered              
            bin <cp_wr_en[13],cp_rd_en[4]>                  1          1          -    Covered              
            bin <cp_wr_en[15],cp_rd_en[3]>                  1          1          -    Covered              
            bin <cp_wr_en[14],cp_rd_en[2]>                  2          1          -    Covered              
            bin <cp_wr_en[10],cp_rd_en[2]>                  1          1          -    Covered              
            bin <cp_wr_en[6],cp_rd_en[2]>                   1          1          -    Covered              
            bin <cp_wr_en[1],cp_rd_en[2]>                   1          1          -    Covered              
            bin <cp_wr_en[15],cp_rd_en[1]>                  1          1          -    Covered              
            bin <cp_wr_en[11],cp_rd_en[1]>                  1          1          -    Covered              
            bin <cp_wr_en[10],cp_rd_en[15]>                 2          1          -    Covered              
            bin <cp_wr_en[9],cp_rd_en[13]>                  1          1          -    Covered              
            bin <cp_wr_en[11],cp_rd_en[12]>                 1          1          -    Covered              
            bin <cp_wr_en[10],cp_rd_en[9]>                  1          1          -    Covered              
            bin <cp_wr_en[4],cp_rd_en[5]>                   6          1          -    Covered              
            bin <cp_wr_en[1],cp_rd_en[1]>                   5          1          -    Covered              
            bin <cp_wr_en[11],cp_rd_en[9]>                  1          1          -    Covered              
            bin <cp_wr_en[1],cp_rd_en[5]>                   1          1          -    Covered              
            bin <cp_wr_en[15],cp_rd_en[0]>               2017          1          -    Covered              
            bin <cp_wr_en[14],cp_rd_en[0]>                 46          1          -    Covered              
            bin <cp_wr_en[13],cp_rd_en[0]>                 55          1          -    Covered              
            bin <cp_wr_en[12],cp_rd_en[0]>                 79          1          -    Covered              
            bin <cp_wr_en[11],cp_rd_en[0]>                 69          1          -    Covered              
            bin <cp_wr_en[10],cp_rd_en[0]>                 15          1          -    Covered              
            bin <cp_wr_en[9],cp_rd_en[0]>                 124          1          -    Covered              
            bin <cp_wr_en[8],cp_rd_en[0]>                  70          1          -    Covered              
            bin <cp_wr_en[7],cp_rd_en[0]>                  55          1          -    Covered              
            bin <cp_wr_en[6],cp_rd_en[0]>                  65          1          -    Covered              
            bin <cp_wr_en[5],cp_rd_en[0]>                  45          1          -    Covered              
            bin <cp_wr_en[4],cp_rd_en[0]>                  36          1          -    Covered              
            bin <cp_wr_en[3],cp_rd_en[0]>                  64          1          -    Covered              
            bin <cp_wr_en[2],cp_rd_en[0]>                  61          1          -    Covered              
            bin <cp_wr_en[1],cp_rd_en[0]>                  69          1          -    Covered              
            bin <cp_wr_en[0],cp_rd_en[0]>                 380          1          -    Covered              
            bin <cp_wr_en[15],cp_rd_en[15]>                 0          1          1    ZERO                 
            bin <cp_wr_en[14],cp_rd_en[15]>                 0          1          1    ZERO                 
            bin <cp_wr_en[12],cp_rd_en[15]>                 0          1          1    ZERO                 
            bin <cp_wr_en[9],cp_rd_en[15]>                  0          1          1    ZERO                 
            bin <cp_wr_en[7],cp_rd_en[15]>                  0          1          1    ZERO                 
            bin <cp_wr_en[6],cp_rd_en[15]>                  0          1          1    ZERO                 
            bin <cp_wr_en[5],cp_rd_en[15]>                  0          1          1    ZERO                 
            bin <cp_wr_en[4],cp_rd_en[15]>                  0          1          1    ZERO                 
            bin <cp_wr_en[3],cp_rd_en[15]>                  0          1          1    ZERO                 
            bin <cp_wr_en[1],cp_rd_en[15]>                  0          1          1    ZERO                 
            bin <cp_wr_en[15],cp_rd_en[14]>                 0          1          1    ZERO                 
            bin <cp_wr_en[13],cp_rd_en[14]>                 0          1          1    ZERO                 
            bin <cp_wr_en[12],cp_rd_en[14]>                 0          1          1    ZERO                 
            bin <cp_wr_en[10],cp_rd_en[14]>                 0          1          1    ZERO                 
            bin <cp_wr_en[9],cp_rd_en[14]>                  0          1          1    ZERO                 
            bin <cp_wr_en[8],cp_rd_en[14]>                  0          1          1    ZERO                 
            bin <cp_wr_en[6],cp_rd_en[14]>                  0          1          1    ZERO                 
            bin <cp_wr_en[4],cp_rd_en[14]>                  0          1          1    ZERO                 
            bin <cp_wr_en[1],cp_rd_en[14]>                  0          1          1    ZERO                 
            bin <cp_wr_en[13],cp_rd_en[13]>                 0          1          1    ZERO                 
            bin <cp_wr_en[11],cp_rd_en[13]>                 0          1          1    ZERO                 
            bin <cp_wr_en[10],cp_rd_en[13]>                 0          1          1    ZERO                 
            bin <cp_wr_en[8],cp_rd_en[13]>                  0          1          1    ZERO                 
            bin <cp_wr_en[7],cp_rd_en[13]>                  0          1          1    ZERO                 
            bin <cp_wr_en[6],cp_rd_en[13]>                  0          1          1    ZERO                 
            bin <cp_wr_en[5],cp_rd_en[13]>                  0          1          1    ZERO                 
            bin <cp_wr_en[4],cp_rd_en[13]>                  0          1          1    ZERO                 
            bin <cp_wr_en[2],cp_rd_en[13]>                  0          1          1    ZERO                 
            bin <cp_wr_en[1],cp_rd_en[13]>                  0          1          1    ZERO                 
            bin <cp_wr_en[15],cp_rd_en[12]>                 0          1          1    ZERO                 
            bin <cp_wr_en[14],cp_rd_en[12]>                 0          1          1    ZERO                 
            bin <cp_wr_en[13],cp_rd_en[12]>                 0          1          1    ZERO                 
            bin <cp_wr_en[12],cp_rd_en[12]>                 0          1          1    ZERO                 
            bin <cp_wr_en[10],cp_rd_en[12]>                 0          1          1    ZERO                 
            bin <cp_wr_en[9],cp_rd_en[12]>                  0          1          1    ZERO                 
            bin <cp_wr_en[8],cp_rd_en[12]>                  0          1          1    ZERO                 
            bin <cp_wr_en[7],cp_rd_en[12]>                  0          1          1    ZERO                 
            bin <cp_wr_en[6],cp_rd_en[12]>                  0          1          1    ZERO                 
            bin <cp_wr_en[5],cp_rd_en[12]>                  0          1          1    ZERO                 
            bin <cp_wr_en[4],cp_rd_en[12]>                  0          1          1    ZERO                 
            bin <cp_wr_en[3],cp_rd_en[12]>                  0          1          1    ZERO                 
            bin <cp_wr_en[1],cp_rd_en[12]>                  0          1          1    ZERO                 
            bin <cp_wr_en[15],cp_rd_en[11]>                 0          1          1    ZERO                 
            bin <cp_wr_en[13],cp_rd_en[11]>                 0          1          1    ZERO                 
            bin <cp_wr_en[11],cp_rd_en[11]>                 0          1          1    ZERO                 
            bin <cp_wr_en[10],cp_rd_en[11]>                 0          1          1    ZERO                 
            bin <cp_wr_en[9],cp_rd_en[11]>                  0          1          1    ZERO                 
            bin <cp_wr_en[7],cp_rd_en[11]>                  0          1          1    ZERO                 
            bin <cp_wr_en[6],cp_rd_en[11]>                  0          1          1    ZERO                 
            bin <cp_wr_en[5],cp_rd_en[11]>                  0          1          1    ZERO                 
            bin <cp_wr_en[4],cp_rd_en[11]>                  0          1          1    ZERO                 
            bin <cp_wr_en[2],cp_rd_en[11]>                  0          1          1    ZERO                 
            bin <cp_wr_en[1],cp_rd_en[11]>                  0          1          1    ZERO                 
            bin <cp_wr_en[15],cp_rd_en[10]>                 0          1          1    ZERO                 
            bin <cp_wr_en[14],cp_rd_en[10]>                 0          1          1    ZERO                 
            bin <cp_wr_en[13],cp_rd_en[10]>                 0          1          1    ZERO                 
            bin <cp_wr_en[12],cp_rd_en[10]>                 0          1          1    ZERO                 
            bin <cp_wr_en[10],cp_rd_en[10]>                 0          1          1    ZERO                 
            bin <cp_wr_en[9],cp_rd_en[10]>                  0          1          1    ZERO                 
            bin <cp_wr_en[8],cp_rd_en[10]>                  0          1          1    ZERO                 
            bin <cp_wr_en[7],cp_rd_en[10]>                  0          1          1    ZERO                 
            bin <cp_wr_en[6],cp_rd_en[10]>                  0          1          1    ZERO                 
            bin <cp_wr_en[5],cp_rd_en[10]>                  0          1          1    ZERO                 
            bin <cp_wr_en[4],cp_rd_en[10]>                  0          1          1    ZERO                 
            bin <cp_wr_en[3],cp_rd_en[10]>                  0          1          1    ZERO                 
            bin <cp_wr_en[2],cp_rd_en[10]>                  0          1          1    ZERO                 
            bin <cp_wr_en[1],cp_rd_en[10]>                  0          1          1    ZERO                 
            bin <cp_wr_en[15],cp_rd_en[9]>                  0          1          1    ZERO                 
            bin <cp_wr_en[14],cp_rd_en[9]>                  0          1          1    ZERO                 
            bin <cp_wr_en[13],cp_rd_en[9]>                  0          1          1    ZERO                 
            bin <cp_wr_en[12],cp_rd_en[9]>                  0          1          1    ZERO                 
            bin <cp_wr_en[9],cp_rd_en[9]>                   0          1          1    ZERO                 
            bin <cp_wr_en[8],cp_rd_en[9]>                   0          1          1    ZERO                 
            bin <cp_wr_en[7],cp_rd_en[9]>                   0          1          1    ZERO                 
            bin <cp_wr_en[6],cp_rd_en[9]>                   0          1          1    ZERO                 
            bin <cp_wr_en[5],cp_rd_en[9]>                   0          1          1    ZERO                 
            bin <cp_wr_en[4],cp_rd_en[9]>                   0          1          1    ZERO                 
            bin <cp_wr_en[2],cp_rd_en[9]>                   0          1          1    ZERO                 
            bin <cp_wr_en[1],cp_rd_en[9]>                   0          1          1    ZERO                 
            bin <cp_wr_en[15],cp_rd_en[8]>                  0          1          1    ZERO                 
            bin <cp_wr_en[14],cp_rd_en[8]>                  0          1          1    ZERO                 
            bin <cp_wr_en[13],cp_rd_en[8]>                  0          1          1    ZERO                 
            bin <cp_wr_en[12],cp_rd_en[8]>                  0          1          1    ZERO                 
            bin <cp_wr_en[11],cp_rd_en[8]>                  0          1          1    ZERO                 
            bin <cp_wr_en[10],cp_rd_en[8]>                  0          1          1    ZERO                 
            bin <cp_wr_en[9],cp_rd_en[8]>                   0          1          1    ZERO                 
            bin <cp_wr_en[8],cp_rd_en[8]>                   0          1          1    ZERO                 
            bin <cp_wr_en[7],cp_rd_en[8]>                   0          1          1    ZERO                 
            bin <cp_wr_en[6],cp_rd_en[8]>                   0          1          1    ZERO                 
            bin <cp_wr_en[5],cp_rd_en[8]>                   0          1          1    ZERO                 
            bin <cp_wr_en[4],cp_rd_en[8]>                   0          1          1    ZERO                 
            bin <cp_wr_en[3],cp_rd_en[8]>                   0          1          1    ZERO                 
            bin <cp_wr_en[13],cp_rd_en[7]>                  0          1          1    ZERO                 
            bin <cp_wr_en[12],cp_rd_en[7]>                  0          1          1    ZERO                 
            bin <cp_wr_en[9],cp_rd_en[7]>                   0          1          1    ZERO                 
            bin <cp_wr_en[8],cp_rd_en[7]>                   0          1          1    ZERO                 
            bin <cp_wr_en[7],cp_rd_en[7]>                   0          1          1    ZERO                 
            bin <cp_wr_en[6],cp_rd_en[7]>                   0          1          1    ZERO                 
            bin <cp_wr_en[5],cp_rd_en[7]>                   0          1          1    ZERO                 
            bin <cp_wr_en[4],cp_rd_en[7]>                   0          1          1    ZERO                 
            bin <cp_wr_en[3],cp_rd_en[7]>                   0          1          1    ZERO                 
            bin <cp_wr_en[2],cp_rd_en[7]>                   0          1          1    ZERO                 
            bin <cp_wr_en[1],cp_rd_en[7]>                   0          1          1    ZERO                 
            bin <cp_wr_en[11],cp_rd_en[6]>                  0          1          1    ZERO                 
            bin <cp_wr_en[8],cp_rd_en[6]>                   0          1          1    ZERO                 
            bin <cp_wr_en[7],cp_rd_en[6]>                   0          1          1    ZERO                 
            bin <cp_wr_en[5],cp_rd_en[6]>                   0          1          1    ZERO                 
            bin <cp_wr_en[4],cp_rd_en[6]>                   0          1          1    ZERO                 
            bin <cp_wr_en[3],cp_rd_en[6]>                   0          1          1    ZERO                 
            bin <cp_wr_en[2],cp_rd_en[6]>                   0          1          1    ZERO                 
            bin <cp_wr_en[1],cp_rd_en[6]>                   0          1          1    ZERO                 
            bin <cp_wr_en[15],cp_rd_en[5]>                  0          1          1    ZERO                 
            bin <cp_wr_en[14],cp_rd_en[5]>                  0          1          1    ZERO                 
            bin <cp_wr_en[13],cp_rd_en[5]>                  0          1          1    ZERO                 
            bin <cp_wr_en[12],cp_rd_en[5]>                  0          1          1    ZERO                 
            bin <cp_wr_en[11],cp_rd_en[5]>                  0          1          1    ZERO                 
            bin <cp_wr_en[9],cp_rd_en[5]>                   0          1          1    ZERO                 
            bin <cp_wr_en[8],cp_rd_en[5]>                   0          1          1    ZERO                 
            bin <cp_wr_en[7],cp_rd_en[5]>                   0          1          1    ZERO                 
            bin <cp_wr_en[5],cp_rd_en[5]>                   0          1          1    ZERO                 
            bin <cp_wr_en[3],cp_rd_en[5]>                   0          1          1    ZERO                 
            bin <cp_wr_en[2],cp_rd_en[5]>                   0          1          1    ZERO                 
            bin <cp_wr_en[15],cp_rd_en[4]>                  0          1          1    ZERO                 
            bin <cp_wr_en[14],cp_rd_en[4]>                  0          1          1    ZERO                 
            bin <cp_wr_en[12],cp_rd_en[4]>                  0          1          1    ZERO                 
            bin <cp_wr_en[11],cp_rd_en[4]>                  0          1          1    ZERO                 
            bin <cp_wr_en[10],cp_rd_en[4]>                  0          1          1    ZERO                 
            bin <cp_wr_en[8],cp_rd_en[4]>                   0          1          1    ZERO                 
            bin <cp_wr_en[7],cp_rd_en[4]>                   0          1          1    ZERO                 
            bin <cp_wr_en[6],cp_rd_en[4]>                   0          1          1    ZERO                 
            bin <cp_wr_en[5],cp_rd_en[4]>                   0          1          1    ZERO                 
            bin <cp_wr_en[4],cp_rd_en[4]>                   0          1          1    ZERO                 
            bin <cp_wr_en[3],cp_rd_en[4]>                   0          1          1    ZERO                 
            bin <cp_wr_en[2],cp_rd_en[4]>                   0          1          1    ZERO                 
            bin <cp_wr_en[1],cp_rd_en[4]>                   0          1          1    ZERO                 
            bin <cp_wr_en[12],cp_rd_en[3]>                  0          1          1    ZERO                 
            bin <cp_wr_en[11],cp_rd_en[3]>                  0          1          1    ZERO                 
            bin <cp_wr_en[10],cp_rd_en[3]>                  0          1          1    ZERO                 
            bin <cp_wr_en[9],cp_rd_en[3]>                   0          1          1    ZERO                 
            bin <cp_wr_en[8],cp_rd_en[3]>                   0          1          1    ZERO                 
            bin <cp_wr_en[7],cp_rd_en[3]>                   0          1          1    ZERO                 
            bin <cp_wr_en[6],cp_rd_en[3]>                   0          1          1    ZERO                 
            bin <cp_wr_en[5],cp_rd_en[3]>                   0          1          1    ZERO                 
            bin <cp_wr_en[4],cp_rd_en[3]>                   0          1          1    ZERO                 
            bin <cp_wr_en[3],cp_rd_en[3]>                   0          1          1    ZERO                 
            bin <cp_wr_en[2],cp_rd_en[3]>                   0          1          1    ZERO                 
            bin <cp_wr_en[1],cp_rd_en[3]>                   0          1          1    ZERO                 
            bin <cp_wr_en[15],cp_rd_en[2]>                  0          1          1    ZERO                 
            bin <cp_wr_en[13],cp_rd_en[2]>                  0          1          1    ZERO                 
            bin <cp_wr_en[12],cp_rd_en[2]>                  0          1          1    ZERO                 
            bin <cp_wr_en[11],cp_rd_en[2]>                  0          1          1    ZERO                 
            bin <cp_wr_en[9],cp_rd_en[2]>                   0          1          1    ZERO                 
            bin <cp_wr_en[8],cp_rd_en[2]>                   0          1          1    ZERO                 
            bin <cp_wr_en[7],cp_rd_en[2]>                   0          1          1    ZERO                 
            bin <cp_wr_en[5],cp_rd_en[2]>                   0          1          1    ZERO                 
            bin <cp_wr_en[4],cp_rd_en[2]>                   0          1          1    ZERO                 
            bin <cp_wr_en[3],cp_rd_en[2]>                   0          1          1    ZERO                 
            bin <cp_wr_en[2],cp_rd_en[2]>                   0          1          1    ZERO                 
            bin <cp_wr_en[14],cp_rd_en[1]>                  0          1          1    ZERO                 
            bin <cp_wr_en[13],cp_rd_en[1]>                  0          1          1    ZERO                 
            bin <cp_wr_en[12],cp_rd_en[1]>                  0          1          1    ZERO                 
            bin <cp_wr_en[10],cp_rd_en[1]>                  0          1          1    ZERO                 
            bin <cp_wr_en[9],cp_rd_en[1]>                   0          1          1    ZERO                 
            bin <cp_wr_en[8],cp_rd_en[1]>                   0          1          1    ZERO                 
            bin <cp_wr_en[7],cp_rd_en[1]>                   0          1          1    ZERO                 
            bin <cp_wr_en[6],cp_rd_en[1]>                   0          1          1    ZERO                 
            bin <cp_wr_en[5],cp_rd_en[1]>                   0          1          1    ZERO                 
            bin <cp_wr_en[4],cp_rd_en[1]>                   0          1          1    ZERO                 
            bin <cp_wr_en[3],cp_rd_en[1]>                   0          1          1    ZERO                 
            bin <cp_wr_en[2],cp_rd_en[1]>                   0          1          1    ZERO                 
 TYPE /xsw_coverage/xsw_coverage_inputs/cg_wr_en_toggle 
                                                       87.50%        100          -    Uncovered            
    covered/total bins:                                    86        150          -                      
    missing/total bins:                                    64        150          -                      
    % Hit:                                             57.33%        100          -                      
    Coverpoint #coverpoint__0# [2]                      0.00%        100          -    ZERO                 
        covered/total bins:                                 0          0          -                      
        missing/total bins:                                 0          0          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint #coverpoint__1# [2]                      0.00%        100          -    ZERO                 
        covered/total bins:                                 0          0          -                      
        missing/total bins:                                 0          0          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint #coverpoint__2# [2]                      0.00%        100          -    ZERO                 
        covered/total bins:                                 0          0          -                      
        missing/total bins:                                 0          0          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint #coverpoint__3# [2]                      0.00%        100          -    ZERO                 
        covered/total bins:                                 0          0          -                      
        missing/total bins:                                 0          0          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint wr_en                                  100.00%        100          -    Covered              
        covered/total bins:                                16         16          -                      
        missing/total bins:                                 0         16          -                      
        % Hit:                                        100.00%        100          -                      
        bin full_cover[0]                                8044          1          -    Covered              
        bin full_cover[1]                                 772          1          -    Covered              
        bin full_cover[2]                                 600          1          -    Covered              
        bin full_cover[3]                                 812          1          -    Covered              
        bin full_cover[4]                                 572          1          -    Covered              
        bin full_cover[5]                                 604          1          -    Covered              
        bin full_cover[6]                                 792          1          -    Covered              
        bin full_cover[7]                                 664          1          -    Covered              
        bin full_cover[8]                                 712          1          -    Covered              
        bin full_cover[9]                                 976          1          -    Covered              
        bin full_cover[10]                                516          1          -    Covered              
        bin full_cover[11]                                704          1          -    Covered              
        bin full_cover[12]                                756          1          -    Covered              
        bin full_cover[13]                                564          1          -    Covered              
        bin full_cover[14]                                580          1          -    Covered              
        bin full_cover[15]                               8576          1          -    Covered              
    Coverpoint bit_val                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin value[0]                                    23757          1          -    Covered              
        bin value[1]                                    24107          1          -    Covered              
    Coverpoint bit_num                                100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin bit_number[0]                               11966          1          -    Covered              
        bin bit_number[1]                               11966          1          -    Covered              
        bin bit_number[2]                               11966          1          -    Covered              
        bin bit_number[3]                               11966          1          -    Covered              
    Cross cp_a_toggle                                  50.00%        100          -    Uncovered            
        covered/total bins:                                64        128          -                      
        missing/total bins:                                64        128          -                      
        % Hit:                                         50.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <bit_number[3],value[1],full_cover[15]> 
                                                         2144          1          -    Covered              
            bin <bit_number[2],value[1],full_cover[15]> 
                                                         2144          1          -    Covered              
            bin <bit_number[1],value[1],full_cover[15]> 
                                                         2144          1          -    Covered              
            bin <bit_number[0],value[1],full_cover[15]> 
                                                         2144          1          -    Covered              
            bin <bit_number[3],value[1],full_cover[14]> 
                                                          145          1          -    Covered              
            bin <bit_number[2],value[1],full_cover[14]> 
                                                          145          1          -    Covered              
            bin <bit_number[1],value[1],full_cover[14]> 
                                                          145          1          -    Covered              
            bin <bit_number[0],value[0],full_cover[14]> 
                                                          145          1          -    Covered              
            bin <bit_number[3],value[1],full_cover[13]> 
                                                          141          1          -    Covered              
            bin <bit_number[2],value[1],full_cover[13]> 
                                                          141          1          -    Covered              
            bin <bit_number[0],value[1],full_cover[13]> 
                                                          141          1          -    Covered              
            bin <bit_number[1],value[0],full_cover[13]> 
                                                          141          1          -    Covered              
            bin <bit_number[3],value[1],full_cover[12]> 
                                                          189          1          -    Covered              
            bin <bit_number[2],value[1],full_cover[12]> 
                                                          189          1          -    Covered              
            bin <bit_number[1],value[0],full_cover[12]> 
                                                          189          1          -    Covered              
            bin <bit_number[0],value[0],full_cover[12]> 
                                                          189          1          -    Covered              
            bin <bit_number[3],value[1],full_cover[11]> 
                                                          176          1          -    Covered              
            bin <bit_number[1],value[1],full_cover[11]> 
                                                          176          1          -    Covered              
            bin <bit_number[0],value[1],full_cover[11]> 
                                                          176          1          -    Covered              
            bin <bit_number[2],value[0],full_cover[11]> 
                                                          176          1          -    Covered              
            bin <bit_number[3],value[1],full_cover[10]> 
                                                          129          1          -    Covered              
            bin <bit_number[1],value[1],full_cover[10]> 
                                                          129          1          -    Covered              
            bin <bit_number[2],value[0],full_cover[10]> 
                                                          129          1          -    Covered              
            bin <bit_number[0],value[0],full_cover[10]> 
                                                          129          1          -    Covered              
            bin <bit_number[3],value[1],full_cover[9]> 
                                                          244          1          -    Covered              
            bin <bit_number[0],value[1],full_cover[9]> 
                                                          244          1          -    Covered              
            bin <bit_number[2],value[0],full_cover[9]> 
                                                          244          1          -    Covered              
            bin <bit_number[1],value[0],full_cover[9]> 
                                                          244          1          -    Covered              
            bin <bit_number[3],value[1],full_cover[8]> 
                                                          178          1          -    Covered              
            bin <bit_number[2],value[0],full_cover[8]> 
                                                          178          1          -    Covered              
            bin <bit_number[1],value[0],full_cover[8]> 
                                                          178          1          -    Covered              
            bin <bit_number[0],value[0],full_cover[8]> 
                                                          178          1          -    Covered              
            bin <bit_number[2],value[1],full_cover[7]> 
                                                          166          1          -    Covered              
            bin <bit_number[1],value[1],full_cover[7]> 
                                                          166          1          -    Covered              
            bin <bit_number[0],value[1],full_cover[7]> 
                                                          166          1          -    Covered              
            bin <bit_number[3],value[0],full_cover[7]> 
                                                          166          1          -    Covered              
            bin <bit_number[2],value[1],full_cover[6]> 
                                                          198          1          -    Covered              
            bin <bit_number[1],value[1],full_cover[6]> 
                                                          198          1          -    Covered              
            bin <bit_number[3],value[0],full_cover[6]> 
                                                          198          1          -    Covered              
            bin <bit_number[0],value[0],full_cover[6]> 
                                                          198          1          -    Covered              
            bin <bit_number[2],value[1],full_cover[5]> 
                                                          151          1          -    Covered              
            bin <bit_number[0],value[1],full_cover[5]> 
                                                          151          1          -    Covered              
            bin <bit_number[3],value[0],full_cover[5]> 
                                                          151          1          -    Covered              
            bin <bit_number[1],value[0],full_cover[5]> 
                                                          151          1          -    Covered              
            bin <bit_number[2],value[1],full_cover[4]> 
                                                          143          1          -    Covered              
            bin <bit_number[3],value[0],full_cover[4]> 
                                                          143          1          -    Covered              
            bin <bit_number[1],value[0],full_cover[4]> 
                                                          143          1          -    Covered              
            bin <bit_number[0],value[0],full_cover[4]> 
                                                          143          1          -    Covered              
            bin <bit_number[1],value[1],full_cover[3]> 
                                                          203          1          -    Covered              
            bin <bit_number[0],value[1],full_cover[3]> 
                                                          203          1          -    Covered              
            bin <bit_number[3],value[0],full_cover[3]> 
                                                          203          1          -    Covered              
            bin <bit_number[2],value[0],full_cover[3]> 
                                                          203          1          -    Covered              
            bin <bit_number[1],value[1],full_cover[2]> 
                                                          150          1          -    Covered              
            bin <bit_number[3],value[0],full_cover[2]> 
                                                          150          1          -    Covered              
            bin <bit_number[2],value[0],full_cover[2]> 
                                                          150          1          -    Covered              
            bin <bit_number[0],value[0],full_cover[2]> 
                                                          150          1          -    Covered              
            bin <bit_number[0],value[1],full_cover[1]> 
                                                          193          1          -    Covered              
            bin <bit_number[3],value[0],full_cover[1]> 
                                                          193          1          -    Covered              
            bin <bit_number[2],value[0],full_cover[1]> 
                                                          193          1          -    Covered              
            bin <bit_number[1],value[0],full_cover[1]> 
                                                          193          1          -    Covered              
            bin <bit_number[3],value[0],full_cover[0]> 
                                                         2011          1          -    Covered              
            bin <bit_number[2],value[0],full_cover[0]> 
                                                         2011          1          -    Covered              
            bin <bit_number[1],value[0],full_cover[0]> 
                                                         2011          1          -    Covered              
            bin <bit_number[0],value[0],full_cover[0]> 
                                                         2011          1          -    Covered              
            bin <*,value[0],full_cover[15]>                 0          1          4    ZERO                 
            bin <*,value[1],full_cover[0]>                  0          1          4    ZERO                 
            bin <bit_number[0],value[1],full_cover[14]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[3],value[0],full_cover[14]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[2],value[0],full_cover[14]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[1],value[0],full_cover[14]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[1],value[1],full_cover[13]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[3],value[0],full_cover[13]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[2],value[0],full_cover[13]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[0],value[0],full_cover[13]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[1],value[1],full_cover[12]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[0],value[1],full_cover[12]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[3],value[0],full_cover[12]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[2],value[0],full_cover[12]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[2],value[1],full_cover[11]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[3],value[0],full_cover[11]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[1],value[0],full_cover[11]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[0],value[0],full_cover[11]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[2],value[1],full_cover[10]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[0],value[1],full_cover[10]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[3],value[0],full_cover[10]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[1],value[0],full_cover[10]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[2],value[1],full_cover[9]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[1],value[1],full_cover[9]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[3],value[0],full_cover[9]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[0],value[0],full_cover[9]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[2],value[1],full_cover[8]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[1],value[1],full_cover[8]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[0],value[1],full_cover[8]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[3],value[0],full_cover[8]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[3],value[1],full_cover[7]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[2],value[0],full_cover[7]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[1],value[0],full_cover[7]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[0],value[0],full_cover[7]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[3],value[1],full_cover[6]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[0],value[1],full_cover[6]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[2],value[0],full_cover[6]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[1],value[0],full_cover[6]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[3],value[1],full_cover[5]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[1],value[1],full_cover[5]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[2],value[0],full_cover[5]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[0],value[0],full_cover[5]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[3],value[1],full_cover[4]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[1],value[1],full_cover[4]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[0],value[1],full_cover[4]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[2],value[0],full_cover[4]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[3],value[1],full_cover[3]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[2],value[1],full_cover[3]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[1],value[0],full_cover[3]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[0],value[0],full_cover[3]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[3],value[1],full_cover[2]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[2],value[1],full_cover[2]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[0],value[1],full_cover[2]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[1],value[0],full_cover[2]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[3],value[1],full_cover[1]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[2],value[1],full_cover[1]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[1],value[1],full_cover[1]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[0],value[0],full_cover[1]> 
                                                            0          1          1    ZERO                 
 Covergroup instance \/xsw_coverage::xsw_coverage_inputs::cg_wr_en_toggle  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    16         16          -                      
    missing/total bins:                                     0         16          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint #coverpoint__0#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin trans0[0=>1]                                 1267          1          -    Covered              
        bin trans0[0=>0]                                 1818          1          -    Covered              
        bin trans1[1=>1]                                 1947          1          -    Covered              
        bin trans1[1=>0]                                 1265          1          -    Covered              
    Coverpoint #coverpoint__1#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin trans0[0=>1]                                 1296          1          -    Covered              
        bin trans0[0=>0]                                 1773          1          -    Covered              
        bin trans1[1=>1]                                 1934          1          -    Covered              
        bin trans1[1=>0]                                 1294          1          -    Covered              
    Coverpoint #coverpoint__2#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin trans0[0=>1]                                 1296          1          -    Covered              
        bin trans0[0=>0]                                 1842          1          -    Covered              
        bin trans1[1=>1]                                 1867          1          -    Covered              
        bin trans1[1=>0]                                 1292          1          -    Covered              
    Coverpoint #coverpoint__3#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin trans0[0=>1]                                 1282          1          -    Covered              
        bin trans0[0=>0]                                 1782          1          -    Covered              
        bin trans1[1=>1]                                 1958          1          -    Covered              
        bin trans1[1=>0]                                 1275          1          -    Covered              
 TYPE /xsw_coverage/xsw_coverage_inputs/cg_rd_en_toggle 
                                                       87.50%        100          -    Uncovered            
    covered/total bins:                                    86        150          -                      
    missing/total bins:                                    64        150          -                      
    % Hit:                                             57.33%        100          -                      
    Coverpoint #coverpoint__0# [2]                      0.00%        100          -    ZERO                 
        covered/total bins:                                 0          0          -                      
        missing/total bins:                                 0          0          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint #coverpoint__1# [2]                      0.00%        100          -    ZERO                 
        covered/total bins:                                 0          0          -                      
        missing/total bins:                                 0          0          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint #coverpoint__2# [2]                      0.00%        100          -    ZERO                 
        covered/total bins:                                 0          0          -                      
        missing/total bins:                                 0          0          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint #coverpoint__3# [2]                      0.00%        100          -    ZERO                 
        covered/total bins:                                 0          0          -                      
        missing/total bins:                                 0          0          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint rd_en                                  100.00%        100          -    Covered              
        covered/total bins:                                16         16          -                      
        missing/total bins:                                 0         16          -                      
        % Hit:                                        100.00%        100          -                      
        bin full_cover[0]                               14704          1          -    Covered              
        bin full_cover[1]                                 272          1          -    Covered              
        bin full_cover[2]                                 196          1          -    Covered              
        bin full_cover[3]                                 232          1          -    Covered              
        bin full_cover[4]                                 232          1          -    Covered              
        bin full_cover[5]                                 232          1          -    Covered              
        bin full_cover[6]                                 252          1          -    Covered              
        bin full_cover[7]                                 164          1          -    Covered              
        bin full_cover[8]                                 228          1          -    Covered              
        bin full_cover[9]                                 184          1          -    Covered              
        bin full_cover[10]                                272          1          -    Covered              
        bin full_cover[11]                                268          1          -    Covered              
        bin full_cover[12]                                236          1          -    Covered              
        bin full_cover[13]                                228          1          -    Covered              
        bin full_cover[14]                                224          1          -    Covered              
        bin full_cover[15]                               3148          1          -    Covered              
    Coverpoint bit_val                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin value[0]                                    29889          1          -    Covered              
        bin value[1]                                    17975          1          -    Covered              
    Coverpoint bit_num                                100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin bit_number[0]                               11966          1          -    Covered              
        bin bit_number[1]                               11966          1          -    Covered              
        bin bit_number[2]                               11966          1          -    Covered              
        bin bit_number[3]                               11966          1          -    Covered              
    Cross cp_a_toggle                                  50.00%        100          -    Uncovered            
        covered/total bins:                                64        128          -                      
        missing/total bins:                                64        128          -                      
        % Hit:                                         50.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <bit_number[3],value[1],full_cover[11]> 
                                                           67          1          -    Covered              
            bin <bit_number[1],value[1],full_cover[11]> 
                                                           67          1          -    Covered              
            bin <bit_number[0],value[1],full_cover[11]> 
                                                           67          1          -    Covered              
            bin <bit_number[2],value[0],full_cover[11]> 
                                                           67          1          -    Covered              
            bin <bit_number[2],value[1],full_cover[4]> 
                                                           58          1          -    Covered              
            bin <bit_number[3],value[0],full_cover[4]> 
                                                           58          1          -    Covered              
            bin <bit_number[1],value[0],full_cover[4]> 
                                                           58          1          -    Covered              
            bin <bit_number[0],value[0],full_cover[4]> 
                                                           58          1          -    Covered              
            bin <bit_number[1],value[1],full_cover[3]> 
                                                           58          1          -    Covered              
            bin <bit_number[0],value[1],full_cover[3]> 
                                                           58          1          -    Covered              
            bin <bit_number[3],value[0],full_cover[3]> 
                                                           58          1          -    Covered              
            bin <bit_number[2],value[0],full_cover[3]> 
                                                           58          1          -    Covered              
            bin <bit_number[3],value[1],full_cover[15]> 
                                                          787          1          -    Covered              
            bin <bit_number[2],value[1],full_cover[15]> 
                                                          787          1          -    Covered              
            bin <bit_number[1],value[1],full_cover[15]> 
                                                          787          1          -    Covered              
            bin <bit_number[0],value[1],full_cover[15]> 
                                                          787          1          -    Covered              
            bin <bit_number[3],value[1],full_cover[14]> 
                                                           56          1          -    Covered              
            bin <bit_number[2],value[1],full_cover[14]> 
                                                           56          1          -    Covered              
            bin <bit_number[1],value[1],full_cover[14]> 
                                                           56          1          -    Covered              
            bin <bit_number[0],value[0],full_cover[14]> 
                                                           56          1          -    Covered              
            bin <bit_number[3],value[1],full_cover[13]> 
                                                           57          1          -    Covered              
            bin <bit_number[2],value[1],full_cover[13]> 
                                                           57          1          -    Covered              
            bin <bit_number[0],value[1],full_cover[13]> 
                                                           57          1          -    Covered              
            bin <bit_number[1],value[0],full_cover[13]> 
                                                           57          1          -    Covered              
            bin <bit_number[3],value[1],full_cover[12]> 
                                                           59          1          -    Covered              
            bin <bit_number[2],value[1],full_cover[12]> 
                                                           59          1          -    Covered              
            bin <bit_number[1],value[0],full_cover[12]> 
                                                           59          1          -    Covered              
            bin <bit_number[0],value[0],full_cover[12]> 
                                                           59          1          -    Covered              
            bin <bit_number[3],value[1],full_cover[10]> 
                                                           68          1          -    Covered              
            bin <bit_number[1],value[1],full_cover[10]> 
                                                           68          1          -    Covered              
            bin <bit_number[2],value[0],full_cover[10]> 
                                                           68          1          -    Covered              
            bin <bit_number[0],value[0],full_cover[10]> 
                                                           68          1          -    Covered              
            bin <bit_number[3],value[1],full_cover[9]> 
                                                           46          1          -    Covered              
            bin <bit_number[0],value[1],full_cover[9]> 
                                                           46          1          -    Covered              
            bin <bit_number[2],value[0],full_cover[9]> 
                                                           46          1          -    Covered              
            bin <bit_number[1],value[0],full_cover[9]> 
                                                           46          1          -    Covered              
            bin <bit_number[3],value[1],full_cover[8]> 
                                                           57          1          -    Covered              
            bin <bit_number[2],value[0],full_cover[8]> 
                                                           57          1          -    Covered              
            bin <bit_number[1],value[0],full_cover[8]> 
                                                           57          1          -    Covered              
            bin <bit_number[0],value[0],full_cover[8]> 
                                                           57          1          -    Covered              
            bin <bit_number[2],value[1],full_cover[7]> 
                                                           41          1          -    Covered              
            bin <bit_number[1],value[1],full_cover[7]> 
                                                           41          1          -    Covered              
            bin <bit_number[0],value[1],full_cover[7]> 
                                                           41          1          -    Covered              
            bin <bit_number[3],value[0],full_cover[7]> 
                                                           41          1          -    Covered              
            bin <bit_number[2],value[1],full_cover[6]> 
                                                           63          1          -    Covered              
            bin <bit_number[1],value[1],full_cover[6]> 
                                                           63          1          -    Covered              
            bin <bit_number[3],value[0],full_cover[6]> 
                                                           63          1          -    Covered              
            bin <bit_number[0],value[0],full_cover[6]> 
                                                           63          1          -    Covered              
            bin <bit_number[2],value[1],full_cover[5]> 
                                                           58          1          -    Covered              
            bin <bit_number[0],value[1],full_cover[5]> 
                                                           58          1          -    Covered              
            bin <bit_number[3],value[0],full_cover[5]> 
                                                           58          1          -    Covered              
            bin <bit_number[1],value[0],full_cover[5]> 
                                                           58          1          -    Covered              
            bin <bit_number[1],value[1],full_cover[2]> 
                                                           49          1          -    Covered              
            bin <bit_number[3],value[0],full_cover[2]> 
                                                           49          1          -    Covered              
            bin <bit_number[2],value[0],full_cover[2]> 
                                                           49          1          -    Covered              
            bin <bit_number[0],value[0],full_cover[2]> 
                                                           49          1          -    Covered              
            bin <bit_number[0],value[1],full_cover[1]> 
                                                           68          1          -    Covered              
            bin <bit_number[3],value[0],full_cover[1]> 
                                                           68          1          -    Covered              
            bin <bit_number[2],value[0],full_cover[1]> 
                                                           68          1          -    Covered              
            bin <bit_number[1],value[0],full_cover[1]> 
                                                           68          1          -    Covered              
            bin <bit_number[3],value[0],full_cover[0]> 
                                                         3676          1          -    Covered              
            bin <bit_number[2],value[0],full_cover[0]> 
                                                         3676          1          -    Covered              
            bin <bit_number[1],value[0],full_cover[0]> 
                                                         3676          1          -    Covered              
            bin <bit_number[0],value[0],full_cover[0]> 
                                                         3676          1          -    Covered              
            bin <*,value[0],full_cover[15]>                 0          1          4    ZERO                 
            bin <*,value[1],full_cover[0]>                  0          1          4    ZERO                 
            bin <bit_number[0],value[1],full_cover[14]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[3],value[0],full_cover[14]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[2],value[0],full_cover[14]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[1],value[0],full_cover[14]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[1],value[1],full_cover[13]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[3],value[0],full_cover[13]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[2],value[0],full_cover[13]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[0],value[0],full_cover[13]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[1],value[1],full_cover[12]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[0],value[1],full_cover[12]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[3],value[0],full_cover[12]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[2],value[0],full_cover[12]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[2],value[1],full_cover[11]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[3],value[0],full_cover[11]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[1],value[0],full_cover[11]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[0],value[0],full_cover[11]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[2],value[1],full_cover[10]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[0],value[1],full_cover[10]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[3],value[0],full_cover[10]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[1],value[0],full_cover[10]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[2],value[1],full_cover[9]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[1],value[1],full_cover[9]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[3],value[0],full_cover[9]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[0],value[0],full_cover[9]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[2],value[1],full_cover[8]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[1],value[1],full_cover[8]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[0],value[1],full_cover[8]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[3],value[0],full_cover[8]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[3],value[1],full_cover[7]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[2],value[0],full_cover[7]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[1],value[0],full_cover[7]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[0],value[0],full_cover[7]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[3],value[1],full_cover[6]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[0],value[1],full_cover[6]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[2],value[0],full_cover[6]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[1],value[0],full_cover[6]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[3],value[1],full_cover[5]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[1],value[1],full_cover[5]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[2],value[0],full_cover[5]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[0],value[0],full_cover[5]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[3],value[1],full_cover[4]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[1],value[1],full_cover[4]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[0],value[1],full_cover[4]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[2],value[0],full_cover[4]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[3],value[1],full_cover[3]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[2],value[1],full_cover[3]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[1],value[0],full_cover[3]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[0],value[0],full_cover[3]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[3],value[1],full_cover[2]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[2],value[1],full_cover[2]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[0],value[1],full_cover[2]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[1],value[0],full_cover[2]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[3],value[1],full_cover[1]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[2],value[1],full_cover[1]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[1],value[1],full_cover[1]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[0],value[0],full_cover[1]> 
                                                            0          1          1    ZERO                 
 Covergroup instance \/xsw_coverage::xsw_coverage_inputs::cg_rd_en_toggle  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    16         16          -                      
    missing/total bins:                                     0         16          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint #coverpoint__0#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin trans0[0=>1]                                 1290          1          -    Covered              
        bin trans0[0=>0]                                 2151          1          -    Covered              
        bin trans1[1=>1]                                 1573          1          -    Covered              
        bin trans1[1=>0]                                 1283          1          -    Covered              
    Coverpoint #coverpoint__1#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin trans0[0=>1]                                 1266          1          -    Covered              
        bin trans0[0=>0]                                 2124          1          -    Covered              
        bin trans1[1=>1]                                 1650          1          -    Covered              
        bin trans1[1=>0]                                 1257          1          -    Covered              
    Coverpoint #coverpoint__2#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin trans0[0=>1]                                 1270          1          -    Covered              
        bin trans0[0=>0]                                 2107          1          -    Covered              
        bin trans1[1=>1]                                 1655          1          -    Covered              
        bin trans1[1=>0]                                 1265          1          -    Covered              
    Coverpoint #coverpoint__3#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin trans0[0=>1]                                 1243          1          -    Covered              
        bin trans0[0=>0]                                 2226          1          -    Covered              
        bin trans1[1=>1]                                 1592          1          -    Covered              
        bin trans1[1=>0]                                 1236          1          -    Covered              
 TYPE /xsw_coverage/xsw_coverage_inputs/cg_config      98.33%        100          -    Uncovered            
    covered/total bins:                                    25         26          -                      
    missing/total bins:                                     1         26          -                      
    % Hit:                                             96.15%        100          -                      
    Coverpoint port_enable                            100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint port_write                             100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint port_select                            100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint port_sel_0_toggle                      100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint port_sel_1_toggle                      100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint port_address                            90.00%        100          -    Uncovered            
        covered/total bins:                                 9         10          -                      
        missing/total bins:                                 1         10          -                      
        % Hit:                                         90.00%        100          -                      
 Covergroup instance \/xsw_coverage::xsw_coverage_inputs::cg_config  
                                                       98.33%        100          -    Uncovered            
    covered/total bins:                                    25         26          -                      
    missing/total bins:                                     1         26          -                      
    % Hit:                                             96.15%        100          -                      
    Coverpoint port_enable                            100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin cp_port_en_0                                10832          1          -    Covered              
        bin cp_port_en_1                                 7444          1          -    Covered              
        bin cp_port_en_trans_0                          10778          1          -    Covered              
        bin cp_port_en_trans_1                           7420          1          -    Covered              
    Coverpoint port_write                             100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin cp_port_wr_0                                10864          1          -    Covered              
        bin cp_port_wr_1                                 7412          1          -    Covered              
        bin cp_port_wr_trans_0                          10804          1          -    Covered              
        bin cp_port_wr_trans_1                           7394          1          -    Covered              
    Coverpoint port_select                            100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin sel_port_0                                   1636          1          -    Covered              
        bin sel_port_1                                   1246          1          -    Covered              
        bin sel_port_2                                   3520          1          -    Covered              
        bin sel_port_3                                   1240          1          -    Covered              
    Coverpoint port_sel_0_toggle                      100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin cp_port_sel_0_trans_0                       10576          1          -    Covered              
        bin cp_port_sel_0_trans_1                        7622          1          -    Covered              
    Coverpoint port_sel_1_toggle                      100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin cp_port_sel_1_trans_0                        8350          1          -    Covered              
        bin cp_port_sel_1_trans_1                        9848          1          -    Covered              
    Coverpoint port_address                            90.00%        100          -    Uncovered            
        covered/total bins:                                 9         10          -                      
        missing/total bins:                                 1         10          -                      
        % Hit:                                         90.00%        100          -                      
        bin port_addr_min                                 924          1          -    Covered              
        bin addr_in_range[0]                             6934          1          -    Covered              
        bin addr_in_range[1]                             1596          1          -    Covered              
        bin addr_in_range[2]                             1584          1          -    Covered              
        bin addr_in_range[3]                             1638          1          -    Covered              
        bin addr_in_range[4]                             1618          1          -    Covered              
        bin addr_in_range[5]                             1686          1          -    Covered              
        bin addr_in_range[6]                             1484          1          -    Covered              
        bin addr_in_range[7]                             1736          1          -    Covered              
        bin port_addr_max                                   0          1          -    ZERO                 
 TYPE /xsw_coverage/xsw_coverage_outputs/cg_fifo       43.05%        100          -    Uncovered            
    covered/total bins:                                    62        144          -                      
    missing/total bins:                                    82        144          -                      
    % Hit:                                             43.05%        100          -                      
    Coverpoint cp_fifo_empty_0                         44.44%        100          -    Uncovered            
        covered/total bins:                                 8         18          -                      
        missing/total bins:                                10         18          -                      
        % Hit:                                         44.44%        100          -                      
        bin empty_max                                   13238          1          -    Covered              
        bin empty[0]                                     4828          1          -    Covered              
        bin empty[1]                                        0          1          -    ZERO                 
        bin empty[2]                                       12          1          -    Covered              
        bin empty[3]                                        0          1          -    ZERO                 
        bin empty[4]                                       24          1          -    Covered              
        bin empty[5]                                        0          1          -    ZERO                 
        bin empty[6]                                        0          1          -    ZERO                 
        bin empty[7]                                        0          1          -    ZERO                 
        bin empty[8]                                      162          1          -    Covered              
        bin empty[9]                                        0          1          -    ZERO                 
        bin empty[10]                                       0          1          -    ZERO                 
        bin empty[11]                                       0          1          -    ZERO                 
        bin empty[12]                                      12          1          -    Covered              
        bin empty[13]                                       0          1          -    ZERO                 
        bin empty[14]                                       0          1          -    ZERO                 
        bin empty[15]                                   13238          1          -    Covered              
        bin empty_min                                    4828          1          -    Covered              
    Coverpoint cp_fifo_empty_1                         44.44%        100          -    Uncovered            
        covered/total bins:                                 8         18          -                      
        missing/total bins:                                10         18          -                      
        % Hit:                                         44.44%        100          -                      
        bin empty_max                                   13238          1          -    Covered              
        bin empty[0]                                     4828          1          -    Covered              
        bin empty[1]                                        0          1          -    ZERO                 
        bin empty[2]                                       12          1          -    Covered              
        bin empty[3]                                        0          1          -    ZERO                 
        bin empty[4]                                       24          1          -    Covered              
        bin empty[5]                                        0          1          -    ZERO                 
        bin empty[6]                                        0          1          -    ZERO                 
        bin empty[7]                                        0          1          -    ZERO                 
        bin empty[8]                                      162          1          -    Covered              
        bin empty[9]                                        0          1          -    ZERO                 
        bin empty[10]                                       0          1          -    ZERO                 
        bin empty[11]                                       0          1          -    ZERO                 
        bin empty[12]                                      12          1          -    Covered              
        bin empty[13]                                       0          1          -    ZERO                 
        bin empty[14]                                       0          1          -    ZERO                 
        bin empty[15]                                   13238          1          -    Covered              
        bin empty_min                                    4828          1          -    Covered              
    Coverpoint cp_fifo_full_0                          44.44%        100          -    Uncovered            
        covered/total bins:                                 8         18          -                      
        missing/total bins:                                10         18          -                      
        % Hit:                                         44.44%        100          -                      
        bin empty_max                                     426          1          -    Covered              
        bin full[0]                                     17574          1          -    Covered              
        bin full[1]                                         0          1          -    ZERO                 
        bin full[2]                                         0          1          -    ZERO                 
        bin full[3]                                         0          1          -    ZERO                 
        bin full[4]                                        66          1          -    Covered              
        bin full[5]                                        54          1          -    Covered              
        bin full[6]                                        64          1          -    Covered              
        bin full[7]                                        92          1          -    Covered              
        bin full[8]                                         0          1          -    ZERO                 
        bin full[9]                                         0          1          -    ZERO                 
        bin full[10]                                        0          1          -    ZERO                 
        bin full[11]                                        0          1          -    ZERO                 
        bin full[12]                                        0          1          -    ZERO                 
        bin full[13]                                        0          1          -    ZERO                 
        bin full[14]                                        0          1          -    ZERO                 
        bin full[15]                                      426          1          -    Covered              
        bin empty_min                                   17574          1          -    Covered              
    Coverpoint cp_fifo_full_1                          44.44%        100          -    Uncovered            
        covered/total bins:                                 8         18          -                      
        missing/total bins:                                10         18          -                      
        % Hit:                                         44.44%        100          -                      
        bin empty_max                                     426          1          -    Covered              
        bin full[0]                                     17574          1          -    Covered              
        bin full[1]                                         0          1          -    ZERO                 
        bin full[2]                                         0          1          -    ZERO                 
        bin full[3]                                         0          1          -    ZERO                 
        bin full[4]                                        66          1          -    Covered              
        bin full[5]                                        54          1          -    Covered              
        bin full[6]                                        64          1          -    Covered              
        bin full[7]                                        92          1          -    Covered              
        bin full[8]                                         0          1          -    ZERO                 
        bin full[9]                                         0          1          -    ZERO                 
        bin full[10]                                        0          1          -    ZERO                 
        bin full[11]                                        0          1          -    ZERO                 
        bin full[12]                                        0          1          -    ZERO                 
        bin full[13]                                        0          1          -    ZERO                 
        bin full[14]                                        0          1          -    ZERO                 
        bin full[15]                                      426          1          -    Covered              
        bin empty_min                                   17574          1          -    Covered              
    Coverpoint cp_fifo_almost_empty_0                  44.44%        100          -    Uncovered            
        covered/total bins:                                 8         18          -                      
        missing/total bins:                                10         18          -                      
        % Hit:                                         44.44%        100          -                      
        bin empty_max                                   15744          1          -    Covered              
        bin empty[0]                                     2398          1          -    Covered              
        bin empty[1]                                        0          1          -    ZERO                 
        bin empty[2]                                        0          1          -    ZERO                 
        bin empty[3]                                        0          1          -    ZERO                 
        bin empty[4]                                        0          1          -    ZERO                 
        bin empty[5]                                        0          1          -    ZERO                 
        bin empty[6]                                        0          1          -    ZERO                 
        bin empty[7]                                        0          1          -    ZERO                 
        bin empty[8]                                       74          1          -    Covered              
        bin empty[9]                                        0          1          -    ZERO                 
        bin empty[10]                                      26          1          -    Covered              
        bin empty[11]                                      22          1          -    Covered              
        bin empty[12]                                       0          1          -    ZERO                 
        bin empty[13]                                       0          1          -    ZERO                 
        bin empty[14]                                      12          1          -    Covered              
        bin empty[15]                                   15744          1          -    Covered              
        bin empty_min                                    2398          1          -    Covered              
    Coverpoint cp_fifo_almost_empty_1                  44.44%        100          -    Uncovered            
        covered/total bins:                                 8         18          -                      
        missing/total bins:                                10         18          -                      
        % Hit:                                         44.44%        100          -                      
        bin empty_max                                   15744          1          -    Covered              
        bin empty[0]                                     2398          1          -    Covered              
        bin empty[1]                                        0          1          -    ZERO                 
        bin empty[2]                                        0          1          -    ZERO                 
        bin empty[3]                                        0          1          -    ZERO                 
        bin empty[4]                                        0          1          -    ZERO                 
        bin empty[5]                                        0          1          -    ZERO                 
        bin empty[6]                                        0          1          -    ZERO                 
        bin empty[7]                                        0          1          -    ZERO                 
        bin empty[8]                                       74          1          -    Covered              
        bin empty[9]                                        0          1          -    ZERO                 
        bin empty[10]                                      26          1          -    Covered              
        bin empty[11]                                      22          1          -    Covered              
        bin empty[12]                                       0          1          -    ZERO                 
        bin empty[13]                                       0          1          -    ZERO                 
        bin empty[14]                                      12          1          -    Covered              
        bin empty[15]                                   15744          1          -    Covered              
        bin empty_min                                    2398          1          -    Covered              
    Coverpoint cp_fifo_almost_full_0                   38.88%        100          -    Uncovered            
        covered/total bins:                                 7         18          -                      
        missing/total bins:                                11         18          -                      
        % Hit:                                         38.88%        100          -                      
        bin empty_max                                    1028          1          -    Covered              
        bin full[0]                                     16980          1          -    Covered              
        bin full[1]                                         0          1          -    ZERO                 
        bin full[2]                                         0          1          -    ZERO                 
        bin full[3]                                         0          1          -    ZERO                 
        bin full[4]                                        72          1          -    Covered              
        bin full[5]                                        72          1          -    Covered              
        bin full[6]                                         0          1          -    ZERO                 
        bin full[7]                                       124          1          -    Covered              
        bin full[8]                                         0          1          -    ZERO                 
        bin full[9]                                         0          1          -    ZERO                 
        bin full[10]                                        0          1          -    ZERO                 
        bin full[11]                                        0          1          -    ZERO                 
        bin full[12]                                        0          1          -    ZERO                 
        bin full[13]                                        0          1          -    ZERO                 
        bin full[14]                                        0          1          -    ZERO                 
        bin full[15]                                     1028          1          -    Covered              
        bin empty_min                                   16980          1          -    Covered              
    Coverpoint cp_fifo_almost_full_1                   38.88%        100          -    Uncovered            
        covered/total bins:                                 7         18          -                      
        missing/total bins:                                11         18          -                      
        % Hit:                                         38.88%        100          -                      
        bin empty_max                                    1028          1          -    Covered              
        bin full[0]                                     16980          1          -    Covered              
        bin full[1]                                         0          1          -    ZERO                 
        bin full[2]                                         0          1          -    ZERO                 
        bin full[3]                                         0          1          -    ZERO                 
        bin full[4]                                        72          1          -    Covered              
        bin full[5]                                        72          1          -    Covered              
        bin full[6]                                         0          1          -    ZERO                 
        bin full[7]                                       124          1          -    Covered              
        bin full[8]                                         0          1          -    ZERO                 
        bin full[9]                                         0          1          -    ZERO                 
        bin full[10]                                        0          1          -    ZERO                 
        bin full[11]                                        0          1          -    ZERO                 
        bin full[12]                                        0          1          -    ZERO                 
        bin full[13]                                        0          1          -    ZERO                 
        bin full[14]                                        0          1          -    ZERO                 
        bin full[15]                                     1028          1          -    Covered              
        bin empty_min                                   16980          1          -    Covered              
 TYPE /xsw_coverage/xsw_coverage_outputs/cg_fifo_empty_toggle 
                                                       50.87%        100          -    Uncovered            
    covered/total bins:                                    64       4362          -                      
    missing/total bins:                                  4298       4362          -                      
    % Hit:                                              1.46%        100          -                      
    Coverpoint #coverpoint__0# [2]                      0.00%        100          -    ZERO                 
        covered/total bins:                                 0          0          -                      
        missing/total bins:                                 0          0          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint #coverpoint__1# [2]                      0.00%        100          -    ZERO                 
        covered/total bins:                                 0          0          -                      
        missing/total bins:                                 0          0          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint #coverpoint__2# [2]                      0.00%        100          -    ZERO                 
        covered/total bins:                                 0          0          -                      
        missing/total bins:                                 0          0          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint #coverpoint__3# [2]                      0.00%        100          -    ZERO                 
        covered/total bins:                                 0          0          -                      
        missing/total bins:                                 0          0          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint fifo_empty                               2.34%        100          -    Uncovered            
        covered/total bins:                                 6        256          -                      
        missing/total bins:                               250        256          -                      
        % Hit:                                          2.34%        100          -                      
        bin empty_cover[0]                              30112          1          -    Covered              
        bin empty_cover[1]                                  0          1          -    ZERO                 
        bin empty_cover[2]                                  0          1          -    ZERO                 
        bin empty_cover[3]                                  0          1          -    ZERO                 
        bin empty_cover[4]                                  0          1          -    ZERO                 
        bin empty_cover[5]                                  0          1          -    ZERO                 
        bin empty_cover[6]                                  0          1          -    ZERO                 
        bin empty_cover[7]                                  0          1          -    ZERO                 
        bin empty_cover[8]                                  0          1          -    ZERO                 
        bin empty_cover[9]                                  0          1          -    ZERO                 
        bin empty_cover[10]                                 0          1          -    ZERO                 
        bin empty_cover[11]                                 0          1          -    ZERO                 
        bin empty_cover[12]                                 0          1          -    ZERO                 
        bin empty_cover[13]                                 0          1          -    ZERO                 
        bin empty_cover[14]                                 0          1          -    ZERO                 
        bin empty_cover[15]                                 0          1          -    ZERO                 
        bin empty_cover[16]                                 0          1          -    ZERO                 
        bin empty_cover[17]                                 0          1          -    ZERO                 
        bin empty_cover[18]                                 0          1          -    ZERO                 
        bin empty_cover[19]                                 0          1          -    ZERO                 
        bin empty_cover[20]                                 0          1          -    ZERO                 
        bin empty_cover[21]                                 0          1          -    ZERO                 
        bin empty_cover[22]                                 0          1          -    ZERO                 
        bin empty_cover[23]                                 0          1          -    ZERO                 
        bin empty_cover[24]                                 0          1          -    ZERO                 
        bin empty_cover[25]                                 0          1          -    ZERO                 
        bin empty_cover[26]                                 0          1          -    ZERO                 
        bin empty_cover[27]                                 0          1          -    ZERO                 
        bin empty_cover[28]                                 0          1          -    ZERO                 
        bin empty_cover[29]                                 0          1          -    ZERO                 
        bin empty_cover[30]                                 0          1          -    ZERO                 
        bin empty_cover[31]                                 0          1          -    ZERO                 
        bin empty_cover[32]                                 0          1          -    ZERO                 
        bin empty_cover[33]                                 0          1          -    ZERO                 
        bin empty_cover[34]                                80          1          -    Covered              
        bin empty_cover[35]                                 0          1          -    ZERO                 
        bin empty_cover[36]                                 0          1          -    ZERO                 
        bin empty_cover[37]                                 0          1          -    ZERO                 
        bin empty_cover[38]                                 0          1          -    ZERO                 
        bin empty_cover[39]                                 0          1          -    ZERO                 
        bin empty_cover[40]                                 0          1          -    ZERO                 
        bin empty_cover[41]                                 0          1          -    ZERO                 
        bin empty_cover[42]                                 0          1          -    ZERO                 
        bin empty_cover[43]                                 0          1          -    ZERO                 
        bin empty_cover[44]                                 0          1          -    ZERO                 
        bin empty_cover[45]                                 0          1          -    ZERO                 
        bin empty_cover[46]                                 0          1          -    ZERO                 
        bin empty_cover[47]                                 0          1          -    ZERO                 
        bin empty_cover[48]                                 0          1          -    ZERO                 
        bin empty_cover[49]                                 0          1          -    ZERO                 
        bin empty_cover[50]                                 0          1          -    ZERO                 
        bin empty_cover[51]                                 0          1          -    ZERO                 
        bin empty_cover[52]                                 0          1          -    ZERO                 
        bin empty_cover[53]                                 0          1          -    ZERO                 
        bin empty_cover[54]                                 0          1          -    ZERO                 
        bin empty_cover[55]                                 0          1          -    ZERO                 
        bin empty_cover[56]                                 0          1          -    ZERO                 
        bin empty_cover[57]                                 0          1          -    ZERO                 
        bin empty_cover[58]                                 0          1          -    ZERO                 
        bin empty_cover[59]                                 0          1          -    ZERO                 
        bin empty_cover[60]                                 0          1          -    ZERO                 
        bin empty_cover[61]                                 0          1          -    ZERO                 
        bin empty_cover[62]                                 0          1          -    ZERO                 
        bin empty_cover[63]                                 0          1          -    ZERO                 
        bin empty_cover[64]                                 0          1          -    ZERO                 
        bin empty_cover[65]                                 0          1          -    ZERO                 
        bin empty_cover[66]                                 0          1          -    ZERO                 
        bin empty_cover[67]                                 0          1          -    ZERO                 
        bin empty_cover[68]                               160          1          -    Covered              
        bin empty_cover[69]                                 0          1          -    ZERO                 
        bin empty_cover[70]                                 0          1          -    ZERO                 
        bin empty_cover[71]                                 0          1          -    ZERO                 
        bin empty_cover[72]                                 0          1          -    ZERO                 
        bin empty_cover[73]                                 0          1          -    ZERO                 
        bin empty_cover[74]                                 0          1          -    ZERO                 
        bin empty_cover[75]                                 0          1          -    ZERO                 
        bin empty_cover[76]                                 0          1          -    ZERO                 
        bin empty_cover[77]                                 0          1          -    ZERO                 
        bin empty_cover[78]                                 0          1          -    ZERO                 
        bin empty_cover[79]                                 0          1          -    ZERO                 
        bin empty_cover[80]                                 0          1          -    ZERO                 
        bin empty_cover[81]                                 0          1          -    ZERO                 
        bin empty_cover[82]                                 0          1          -    ZERO                 
        bin empty_cover[83]                                 0          1          -    ZERO                 
        bin empty_cover[84]                                 0          1          -    ZERO                 
        bin empty_cover[85]                                 0          1          -    ZERO                 
        bin empty_cover[86]                                 0          1          -    ZERO                 
        bin empty_cover[87]                                 0          1          -    ZERO                 
        bin empty_cover[88]                                 0          1          -    ZERO                 
        bin empty_cover[89]                                 0          1          -    ZERO                 
        bin empty_cover[90]                                 0          1          -    ZERO                 
        bin empty_cover[91]                                 0          1          -    ZERO                 
        bin empty_cover[92]                                 0          1          -    ZERO                 
        bin empty_cover[93]                                 0          1          -    ZERO                 
        bin empty_cover[94]                                 0          1          -    ZERO                 
        bin empty_cover[95]                                 0          1          -    ZERO                 
        bin empty_cover[96]                                 0          1          -    ZERO                 
        bin empty_cover[97]                                 0          1          -    ZERO                 
        bin empty_cover[98]                                 0          1          -    ZERO                 
        bin empty_cover[99]                                 0          1          -    ZERO                 
        bin empty_cover[100]                                0          1          -    ZERO                 
        bin empty_cover[101]                                0          1          -    ZERO                 
        bin empty_cover[102]                                0          1          -    ZERO                 
        bin empty_cover[103]                                0          1          -    ZERO                 
        bin empty_cover[104]                                0          1          -    ZERO                 
        bin empty_cover[105]                                0          1          -    ZERO                 
        bin empty_cover[106]                                0          1          -    ZERO                 
        bin empty_cover[107]                                0          1          -    ZERO                 
        bin empty_cover[108]                                0          1          -    ZERO                 
        bin empty_cover[109]                                0          1          -    ZERO                 
        bin empty_cover[110]                                0          1          -    ZERO                 
        bin empty_cover[111]                                0          1          -    ZERO                 
        bin empty_cover[112]                                0          1          -    ZERO                 
        bin empty_cover[113]                                0          1          -    ZERO                 
        bin empty_cover[114]                                0          1          -    ZERO                 
        bin empty_cover[115]                                0          1          -    ZERO                 
        bin empty_cover[116]                                0          1          -    ZERO                 
        bin empty_cover[117]                                0          1          -    ZERO                 
        bin empty_cover[118]                                0          1          -    ZERO                 
        bin empty_cover[119]                                0          1          -    ZERO                 
        bin empty_cover[120]                                0          1          -    ZERO                 
        bin empty_cover[121]                                0          1          -    ZERO                 
        bin empty_cover[122]                                0          1          -    ZERO                 
        bin empty_cover[123]                                0          1          -    ZERO                 
        bin empty_cover[124]                                0          1          -    ZERO                 
        bin empty_cover[125]                                0          1          -    ZERO                 
        bin empty_cover[126]                                0          1          -    ZERO                 
        bin empty_cover[127]                                0          1          -    ZERO                 
        bin empty_cover[128]                                0          1          -    ZERO                 
        bin empty_cover[129]                                0          1          -    ZERO                 
        bin empty_cover[130]                                0          1          -    ZERO                 
        bin empty_cover[131]                                0          1          -    ZERO                 
        bin empty_cover[132]                                0          1          -    ZERO                 
        bin empty_cover[133]                                0          1          -    ZERO                 
        bin empty_cover[134]                                0          1          -    ZERO                 
        bin empty_cover[135]                                0          1          -    ZERO                 
        bin empty_cover[136]                             1208          1          -    Covered              
        bin empty_cover[137]                                0          1          -    ZERO                 
        bin empty_cover[138]                                0          1          -    ZERO                 
        bin empty_cover[139]                                0          1          -    ZERO                 
        bin empty_cover[140]                                0          1          -    ZERO                 
        bin empty_cover[141]                                0          1          -    ZERO                 
        bin empty_cover[142]                                0          1          -    ZERO                 
        bin empty_cover[143]                                0          1          -    ZERO                 
        bin empty_cover[144]                                0          1          -    ZERO                 
        bin empty_cover[145]                                0          1          -    ZERO                 
        bin empty_cover[146]                                0          1          -    ZERO                 
        bin empty_cover[147]                                0          1          -    ZERO                 
        bin empty_cover[148]                                0          1          -    ZERO                 
        bin empty_cover[149]                                0          1          -    ZERO                 
        bin empty_cover[150]                                0          1          -    ZERO                 
        bin empty_cover[151]                                0          1          -    ZERO                 
        bin empty_cover[152]                                0          1          -    ZERO                 
        bin empty_cover[153]                                0          1          -    ZERO                 
        bin empty_cover[154]                                0          1          -    ZERO                 
        bin empty_cover[155]                                0          1          -    ZERO                 
        bin empty_cover[156]                                0          1          -    ZERO                 
        bin empty_cover[157]                                0          1          -    ZERO                 
        bin empty_cover[158]                                0          1          -    ZERO                 
        bin empty_cover[159]                                0          1          -    ZERO                 
        bin empty_cover[160]                                0          1          -    ZERO                 
        bin empty_cover[161]                                0          1          -    ZERO                 
        bin empty_cover[162]                                0          1          -    ZERO                 
        bin empty_cover[163]                                0          1          -    ZERO                 
        bin empty_cover[164]                                0          1          -    ZERO                 
        bin empty_cover[165]                                0          1          -    ZERO                 
        bin empty_cover[166]                                0          1          -    ZERO                 
        bin empty_cover[167]                                0          1          -    ZERO                 
        bin empty_cover[168]                                0          1          -    ZERO                 
        bin empty_cover[169]                                0          1          -    ZERO                 
        bin empty_cover[170]                                0          1          -    ZERO                 
        bin empty_cover[171]                                0          1          -    ZERO                 
        bin empty_cover[172]                                0          1          -    ZERO                 
        bin empty_cover[173]                                0          1          -    ZERO                 
        bin empty_cover[174]                                0          1          -    ZERO                 
        bin empty_cover[175]                                0          1          -    ZERO                 
        bin empty_cover[176]                                0          1          -    ZERO                 
        bin empty_cover[177]                                0          1          -    ZERO                 
        bin empty_cover[178]                                0          1          -    ZERO                 
        bin empty_cover[179]                                0          1          -    ZERO                 
        bin empty_cover[180]                                0          1          -    ZERO                 
        bin empty_cover[181]                                0          1          -    ZERO                 
        bin empty_cover[182]                                0          1          -    ZERO                 
        bin empty_cover[183]                                0          1          -    ZERO                 
        bin empty_cover[184]                                0          1          -    ZERO                 
        bin empty_cover[185]                                0          1          -    ZERO                 
        bin empty_cover[186]                                0          1          -    ZERO                 
        bin empty_cover[187]                                0          1          -    ZERO                 
        bin empty_cover[188]                                0          1          -    ZERO                 
        bin empty_cover[189]                                0          1          -    ZERO                 
        bin empty_cover[190]                                0          1          -    ZERO                 
        bin empty_cover[191]                                0          1          -    ZERO                 
        bin empty_cover[192]                                0          1          -    ZERO                 
        bin empty_cover[193]                                0          1          -    ZERO                 
        bin empty_cover[194]                                0          1          -    ZERO                 
        bin empty_cover[195]                                0          1          -    ZERO                 
        bin empty_cover[196]                                0          1          -    ZERO                 
        bin empty_cover[197]                                0          1          -    ZERO                 
        bin empty_cover[198]                                0          1          -    ZERO                 
        bin empty_cover[199]                                0          1          -    ZERO                 
        bin empty_cover[200]                                0          1          -    ZERO                 
        bin empty_cover[201]                                0          1          -    ZERO                 
        bin empty_cover[202]                                0          1          -    ZERO                 
        bin empty_cover[203]                                0          1          -    ZERO                 
        bin empty_cover[204]                               80          1          -    Covered              
        bin empty_cover[205]                                0          1          -    ZERO                 
        bin empty_cover[206]                                0          1          -    ZERO                 
        bin empty_cover[207]                                0          1          -    ZERO                 
        bin empty_cover[208]                                0          1          -    ZERO                 
        bin empty_cover[209]                                0          1          -    ZERO                 
        bin empty_cover[210]                                0          1          -    ZERO                 
        bin empty_cover[211]                                0          1          -    ZERO                 
        bin empty_cover[212]                                0          1          -    ZERO                 
        bin empty_cover[213]                                0          1          -    ZERO                 
        bin empty_cover[214]                                0          1          -    ZERO                 
        bin empty_cover[215]                                0          1          -    ZERO                 
        bin empty_cover[216]                                0          1          -    ZERO                 
        bin empty_cover[217]                                0          1          -    ZERO                 
        bin empty_cover[218]                                0          1          -    ZERO                 
        bin empty_cover[219]                                0          1          -    ZERO                 
        bin empty_cover[220]                                0          1          -    ZERO                 
        bin empty_cover[221]                                0          1          -    ZERO                 
        bin empty_cover[222]                                0          1          -    ZERO                 
        bin empty_cover[223]                                0          1          -    ZERO                 
        bin empty_cover[224]                                0          1          -    ZERO                 
        bin empty_cover[225]                                0          1          -    ZERO                 
        bin empty_cover[226]                                0          1          -    ZERO                 
        bin empty_cover[227]                                0          1          -    ZERO                 
        bin empty_cover[228]                                0          1          -    ZERO                 
        bin empty_cover[229]                                0          1          -    ZERO                 
        bin empty_cover[230]                                0          1          -    ZERO                 
        bin empty_cover[231]                                0          1          -    ZERO                 
        bin empty_cover[232]                                0          1          -    ZERO                 
        bin empty_cover[233]                                0          1          -    ZERO                 
        bin empty_cover[234]                                0          1          -    ZERO                 
        bin empty_cover[235]                                0          1          -    ZERO                 
        bin empty_cover[236]                                0          1          -    ZERO                 
        bin empty_cover[237]                                0          1          -    ZERO                 
        bin empty_cover[238]                                0          1          -    ZERO                 
        bin empty_cover[239]                                0          1          -    ZERO                 
        bin empty_cover[240]                                0          1          -    ZERO                 
        bin empty_cover[241]                                0          1          -    ZERO                 
        bin empty_cover[242]                                0          1          -    ZERO                 
        bin empty_cover[243]                                0          1          -    ZERO                 
        bin empty_cover[244]                                0          1          -    ZERO                 
        bin empty_cover[245]                                0          1          -    ZERO                 
        bin empty_cover[246]                                0          1          -    ZERO                 
        bin empty_cover[247]                                0          1          -    ZERO                 
        bin empty_cover[248]                                0          1          -    ZERO                 
        bin empty_cover[249]                                0          1          -    ZERO                 
        bin empty_cover[250]                                0          1          -    ZERO                 
        bin empty_cover[251]                                0          1          -    ZERO                 
        bin empty_cover[252]                                0          1          -    ZERO                 
        bin empty_cover[253]                                0          1          -    ZERO                 
        bin empty_cover[254]                                0          1          -    ZERO                 
        bin empty_cover[255]                            64088          1          -    Covered              
    Coverpoint bit_val                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin value[0]                                    31238          1          -    Covered              
        bin value[1]                                    64490          1          -    Covered              
    Coverpoint bit_num                                100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        bin bit_number[0]                               11966          1          -    Covered              
        bin bit_number[1]                               11966          1          -    Covered              
        bin bit_number[2]                               11966          1          -    Covered              
        bin bit_number[3]                               11966          1          -    Covered              
        bin bit_number[4]                               11966          1          -    Covered              
        bin bit_number[5]                               11966          1          -    Covered              
        bin bit_number[6]                               11966          1          -    Covered              
        bin bit_number[7]                               11966          1          -    Covered              
    Cross cp_a_toggle                                   1.17%        100          -    Uncovered            
        covered/total bins:                                48       4096          -                      
        missing/total bins:                              4048       4096          -                      
        % Hit:                                          1.17%        100          -                      
        Auto, Default and User Defined Bins:
            bin <bit_number[5],value[1],empty_cover[34]> 
                                                           10          1          -    Covered              
            bin <bit_number[1],value[1],empty_cover[34]> 
                                                           10          1          -    Covered              
            bin <bit_number[7],value[0],empty_cover[34]> 
                                                           10          1          -    Covered              
            bin <bit_number[6],value[0],empty_cover[34]> 
                                                           10          1          -    Covered              
            bin <bit_number[4],value[0],empty_cover[34]> 
                                                           10          1          -    Covered              
            bin <bit_number[3],value[0],empty_cover[34]> 
                                                           10          1          -    Covered              
            bin <bit_number[2],value[0],empty_cover[34]> 
                                                           10          1          -    Covered              
            bin <bit_number[0],value[0],empty_cover[34]> 
                                                           10          1          -    Covered              
            bin <bit_number[7],value[1],empty_cover[136]> 
                                                          151          1          -    Covered              
            bin <bit_number[3],value[1],empty_cover[136]> 
                                                          151          1          -    Covered              
            bin <bit_number[6],value[0],empty_cover[136]> 
                                                          151          1          -    Covered              
            bin <bit_number[5],value[0],empty_cover[136]> 
                                                          151          1          -    Covered              
            bin <bit_number[4],value[0],empty_cover[136]> 
                                                          151          1          -    Covered              
            bin <bit_number[2],value[0],empty_cover[136]> 
                                                          151          1          -    Covered              
            bin <bit_number[1],value[0],empty_cover[136]> 
                                                          151          1          -    Covered              
            bin <bit_number[0],value[0],empty_cover[136]> 
                                                          151          1          -    Covered              
            bin <bit_number[7],value[1],empty_cover[255]> 
                                                         8011          1          -    Covered              
            bin <bit_number[6],value[1],empty_cover[255]> 
                                                         8011          1          -    Covered              
            bin <bit_number[5],value[1],empty_cover[255]> 
                                                         8011          1          -    Covered              
            bin <bit_number[4],value[1],empty_cover[255]> 
                                                         8011          1          -    Covered              
            bin <bit_number[3],value[1],empty_cover[255]> 
                                                         8011          1          -    Covered              
            bin <bit_number[2],value[1],empty_cover[255]> 
                                                         8011          1          -    Covered              
            bin <bit_number[1],value[1],empty_cover[255]> 
                                                         8011          1          -    Covered              
            bin <bit_number[0],value[1],empty_cover[255]> 
                                                         8011          1          -    Covered              
            bin <bit_number[7],value[1],empty_cover[204]> 
                                                           10          1          -    Covered              
            bin <bit_number[6],value[1],empty_cover[204]> 
                                                           10          1          -    Covered              
            bin <bit_number[3],value[1],empty_cover[204]> 
                                                           10          1          -    Covered              
            bin <bit_number[2],value[1],empty_cover[204]> 
                                                           10          1          -    Covered              
            bin <bit_number[5],value[0],empty_cover[204]> 
                                                           10          1          -    Covered              
            bin <bit_number[4],value[0],empty_cover[204]> 
                                                           10          1          -    Covered              
            bin <bit_number[1],value[0],empty_cover[204]> 
                                                           10          1          -    Covered              
            bin <bit_number[0],value[0],empty_cover[204]> 
                                                           10          1          -    Covered              
            bin <bit_number[6],value[1],empty_cover[68]> 
                                                           20          1          -    Covered              
            bin <bit_number[2],value[1],empty_cover[68]> 
                                                           20          1          -    Covered              
            bin <bit_number[7],value[0],empty_cover[68]> 
                                                           20          1          -    Covered              
            bin <bit_number[5],value[0],empty_cover[68]> 
                                                           20          1          -    Covered              
            bin <bit_number[4],value[0],empty_cover[68]> 
                                                           20          1          -    Covered              
            bin <bit_number[3],value[0],empty_cover[68]> 
                                                           20          1          -    Covered              
            bin <bit_number[1],value[0],empty_cover[68]> 
                                                           20          1          -    Covered              
            bin <bit_number[0],value[0],empty_cover[68]> 
                                                           20          1          -    Covered              
            bin <bit_number[7],value[0],empty_cover[0]> 
                                                         3764          1          -    Covered              
            bin <bit_number[6],value[0],empty_cover[0]> 
                                                         3764          1          -    Covered              
            bin <bit_number[5],value[0],empty_cover[0]> 
                                                         3764          1          -    Covered              
            bin <bit_number[4],value[0],empty_cover[0]> 
                                                         3764          1          -    Covered              
            bin <bit_number[3],value[0],empty_cover[0]> 
                                                         3764          1          -    Covered              
            bin <bit_number[2],value[0],empty_cover[0]> 
                                                         3764          1          -    Covered              
            bin <bit_number[1],value[0],empty_cover[0]> 
                                                         3764          1          -    Covered              
            bin <bit_number[0],value[0],empty_cover[0]> 
                                                         3764          1          -    Covered              
            bin <*,*,empty_cover[254]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[253]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[252]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[251]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[250]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[249]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[248]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[247]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[246]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[245]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[244]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[243]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[242]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[241]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[240]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[239]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[238]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[237]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[236]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[235]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[234]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[233]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[232]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[231]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[230]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[229]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[228]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[227]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[226]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[225]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[224]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[223]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[222]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[221]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[220]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[219]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[218]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[217]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[216]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[215]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[214]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[213]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[212]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[211]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[210]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[209]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[208]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[207]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[206]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[205]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[203]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[202]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[201]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[200]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[199]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[198]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[197]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[196]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[195]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[194]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[193]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[192]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[191]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[190]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[189]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[188]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[187]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[186]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[185]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[184]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[183]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[182]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[181]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[180]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[179]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[178]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[177]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[176]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[175]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[174]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[173]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[172]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[171]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[170]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[169]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[168]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[167]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[166]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[165]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[164]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[163]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[162]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[161]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[160]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[159]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[158]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[157]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[156]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[155]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[154]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[153]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[152]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[151]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[150]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[149]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[148]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[147]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[146]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[145]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[144]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[143]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[142]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[141]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[140]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[139]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[138]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[137]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[135]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[134]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[133]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[132]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[131]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[130]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[129]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[128]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[127]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[126]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[125]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[124]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[123]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[122]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[121]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[120]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[119]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[118]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[117]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[116]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[115]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[114]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[113]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[112]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[111]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[110]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[109]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[108]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[107]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[106]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[105]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[104]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[103]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[102]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[101]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[100]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[99]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[98]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[97]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[96]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[95]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[94]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[93]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[92]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[91]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[90]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[89]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[88]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[87]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[86]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[85]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[84]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[83]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[82]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[81]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[80]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[79]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[78]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[77]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[76]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[75]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[74]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[73]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[72]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[71]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[70]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[69]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[67]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[66]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[65]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[64]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[63]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[62]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[61]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[60]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[59]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[58]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[57]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[56]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[55]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[54]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[53]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[52]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[51]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[50]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[49]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[48]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[47]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[46]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[45]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[44]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[43]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[42]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[41]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[40]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[39]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[38]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[37]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[36]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[35]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[33]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[32]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[31]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[30]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[29]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[28]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[27]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[26]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[25]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[24]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[23]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[22]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[21]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[20]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[19]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[18]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[17]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[16]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[15]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[14]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[13]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[12]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[11]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[10]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[9]>                        0          1         16    ZERO                 
            bin <*,*,empty_cover[8]>                        0          1         16    ZERO                 
            bin <*,*,empty_cover[7]>                        0          1         16    ZERO                 
            bin <*,*,empty_cover[6]>                        0          1         16    ZERO                 
            bin <*,*,empty_cover[5]>                        0          1         16    ZERO                 
            bin <*,*,empty_cover[4]>                        0          1         16    ZERO                 
            bin <*,*,empty_cover[3]>                        0          1         16    ZERO                 
            bin <*,*,empty_cover[2]>                        0          1         16    ZERO                 
            bin <*,*,empty_cover[1]>                        0          1         16    ZERO                 
            bin <*,value[0],empty_cover[255]>               0          1          8    ZERO                 
            bin <*,value[1],empty_cover[0]>                 0          1          8    ZERO                 
            bin <bit_number[5],value[1],empty_cover[204]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[4],value[1],empty_cover[204]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[1],value[1],empty_cover[204]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[0],value[1],empty_cover[204]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[7],value[0],empty_cover[204]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[6],value[0],empty_cover[204]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[3],value[0],empty_cover[204]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[2],value[0],empty_cover[204]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[6],value[1],empty_cover[136]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[5],value[1],empty_cover[136]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[4],value[1],empty_cover[136]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[2],value[1],empty_cover[136]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[1],value[1],empty_cover[136]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[0],value[1],empty_cover[136]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[7],value[0],empty_cover[136]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[3],value[0],empty_cover[136]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[7],value[1],empty_cover[68]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[5],value[1],empty_cover[68]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[4],value[1],empty_cover[68]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[3],value[1],empty_cover[68]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[1],value[1],empty_cover[68]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[0],value[1],empty_cover[68]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[6],value[0],empty_cover[68]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[2],value[0],empty_cover[68]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[7],value[1],empty_cover[34]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[6],value[1],empty_cover[34]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[4],value[1],empty_cover[34]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[3],value[1],empty_cover[34]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[2],value[1],empty_cover[34]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[0],value[1],empty_cover[34]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[5],value[0],empty_cover[34]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[1],value[0],empty_cover[34]> 
                                                            0          1          1    ZERO                 
 Covergroup instance \/xsw_coverage::xsw_coverage_outputs::cg_fifo_empty_toggle  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    16         16          -                      
    missing/total bins:                                     0         16          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint #coverpoint__0#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin trans0[0=>1]                                    1          1          -    Covered              
        bin trans0[0=>0]                                 1078          1          -    Covered              
        bin trans1[1=>1]                                 5213          1          -    Covered              
        bin trans1[1=>0]                                    5          1          -    Covered              
    Coverpoint #coverpoint__1#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin trans0[0=>1]                                    2          1          -    Covered              
        bin trans0[0=>0]                                 1076          1          -    Covered              
        bin trans1[1=>1]                                 5214          1          -    Covered              
        bin trans1[1=>0]                                    5          1          -    Covered              
    Coverpoint #coverpoint__2#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin trans0[0=>1]                                    1          1          -    Covered              
        bin trans0[0=>0]                                 1072          1          -    Covered              
        bin trans1[1=>1]                                 5219          1          -    Covered              
        bin trans1[1=>0]                                    5          1          -    Covered              
    Coverpoint #coverpoint__3#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin trans0[0=>1]                                    1          1          -    Covered              
        bin trans0[0=>0]                                 1065          1          -    Covered              
        bin trans1[1=>1]                                 5226          1          -    Covered              
        bin trans1[1=>0]                                    5          1          -    Covered              
 TYPE /xsw_coverage/xsw_coverage_outputs/cg_fifo_ae_toggle 
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    16         16          -                      
    missing/total bins:                                     0         16          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint #coverpoint__0#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint #coverpoint__1#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint #coverpoint__2#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint #coverpoint__3#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
 Covergroup instance \/xsw_coverage::xsw_coverage_outputs::cg_fifo_ae_toggle  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    16         16          -                      
    missing/total bins:                                     0         16          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint #coverpoint__0#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin trans0[0=>1]                                    1          1          -    Covered              
        bin trans0[0=>0]                                  697          1          -    Covered              
        bin trans1[1=>1]                                 5597          1          -    Covered              
        bin trans1[1=>0]                                    2          1          -    Covered              
    Coverpoint #coverpoint__1#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin trans0[0=>1]                                    1          1          -    Covered              
        bin trans0[0=>0]                                  686          1          -    Covered              
        bin trans1[1=>1]                                 5608          1          -    Covered              
        bin trans1[1=>0]                                    2          1          -    Covered              
    Coverpoint #coverpoint__2#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin trans0[0=>1]                                    1          1          -    Covered              
        bin trans0[0=>0]                                  706          1          -    Covered              
        bin trans1[1=>1]                                 5588          1          -    Covered              
        bin trans1[1=>0]                                    2          1          -    Covered              
    Coverpoint #coverpoint__3#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin trans0[0=>1]                                    1          1          -    Covered              
        bin trans0[0=>0]                                  653          1          -    Covered              
        bin trans1[1=>1]                                 5641          1          -    Covered              
        bin trans1[1=>0]                                    2          1          -    Covered              
 TYPE /xsw_coverage/xsw_coverage_outputs/cg_fifo_af_toggle 
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    16         16          -                      
    missing/total bins:                                     0         16          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint #coverpoint__0#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint #coverpoint__1#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint #coverpoint__2#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint #coverpoint__3#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
 Covergroup instance \/xsw_coverage::xsw_coverage_outputs::cg_fifo_af_toggle  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    16         16          -                      
    missing/total bins:                                     0         16          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint #coverpoint__0#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin trans0[0=>1]                                    2          1          -    Covered              
        bin trans0[0=>0]                                 5976          1          -    Covered              
        bin trans1[1=>1]                                  318          1          -    Covered              
        bin trans1[1=>0]                                    1          1          -    Covered              
    Coverpoint #coverpoint__1#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin trans0[0=>1]                                    2          1          -    Covered              
        bin trans0[0=>0]                                 6008          1          -    Covered              
        bin trans1[1=>1]                                  286          1          -    Covered              
        bin trans1[1=>0]                                    1          1          -    Covered              
    Coverpoint #coverpoint__2#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin trans0[0=>1]                                    2          1          -    Covered              
        bin trans0[0=>0]                                 5952          1          -    Covered              
        bin trans1[1=>1]                                  342          1          -    Covered              
        bin trans1[1=>0]                                    1          1          -    Covered              
    Coverpoint #coverpoint__3#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin trans0[0=>1]                                    2          1          -    Covered              
        bin trans0[0=>0]                                 6052          1          -    Covered              
        bin trans1[1=>1]                                  242          1          -    Covered              
        bin trans1[1=>0]                                    1          1          -    Covered              
 TYPE /xsw_coverage/xsw_coverage_outputs/cg_fifo_full_toggle 
                                                       50.87%        100          -    Uncovered            
    covered/total bins:                                    64       4362          -                      
    missing/total bins:                                  4298       4362          -                      
    % Hit:                                              1.46%        100          -                      
    Coverpoint #coverpoint__0# [2]                      0.00%        100          -    ZERO                 
        covered/total bins:                                 0          0          -                      
        missing/total bins:                                 0          0          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint #coverpoint__1# [2]                      0.00%        100          -    ZERO                 
        covered/total bins:                                 0          0          -                      
        missing/total bins:                                 0          0          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint #coverpoint__2# [2]                      0.00%        100          -    ZERO                 
        covered/total bins:                                 0          0          -                      
        missing/total bins:                                 0          0          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint #coverpoint__3# [2]                      0.00%        100          -    ZERO                 
        covered/total bins:                                 0          0          -                      
        missing/total bins:                                 0          0          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint fifo_full                                2.34%        100          -    Uncovered            
        covered/total bins:                                 6        256          -                      
        missing/total bins:                               250        256          -                      
        % Hit:                                          2.34%        100          -                      
        bin full_cover[0]                               91416          1          -    Covered              
        bin full_cover[1]                                   0          1          -    ZERO                 
        bin full_cover[2]                                   0          1          -    ZERO                 
        bin full_cover[3]                                   0          1          -    ZERO                 
        bin full_cover[4]                                   0          1          -    ZERO                 
        bin full_cover[5]                                   0          1          -    ZERO                 
        bin full_cover[6]                                   0          1          -    ZERO                 
        bin full_cover[7]                                   0          1          -    ZERO                 
        bin full_cover[8]                                   0          1          -    ZERO                 
        bin full_cover[9]                                   0          1          -    ZERO                 
        bin full_cover[10]                                  0          1          -    ZERO                 
        bin full_cover[11]                                  0          1          -    ZERO                 
        bin full_cover[12]                                  0          1          -    ZERO                 
        bin full_cover[13]                                  0          1          -    ZERO                 
        bin full_cover[14]                                  0          1          -    ZERO                 
        bin full_cover[15]                                  0          1          -    ZERO                 
        bin full_cover[16]                                  0          1          -    ZERO                 
        bin full_cover[17]                                  0          1          -    ZERO                 
        bin full_cover[18]                                  0          1          -    ZERO                 
        bin full_cover[19]                                  0          1          -    ZERO                 
        bin full_cover[20]                                  0          1          -    ZERO                 
        bin full_cover[21]                                  0          1          -    ZERO                 
        bin full_cover[22]                                  0          1          -    ZERO                 
        bin full_cover[23]                                  0          1          -    ZERO                 
        bin full_cover[24]                                  0          1          -    ZERO                 
        bin full_cover[25]                                  0          1          -    ZERO                 
        bin full_cover[26]                                  0          1          -    ZERO                 
        bin full_cover[27]                                  0          1          -    ZERO                 
        bin full_cover[28]                                  0          1          -    ZERO                 
        bin full_cover[29]                                  0          1          -    ZERO                 
        bin full_cover[30]                                  0          1          -    ZERO                 
        bin full_cover[31]                                  0          1          -    ZERO                 
        bin full_cover[32]                                  0          1          -    ZERO                 
        bin full_cover[33]                                  0          1          -    ZERO                 
        bin full_cover[34]                                  0          1          -    ZERO                 
        bin full_cover[35]                                  0          1          -    ZERO                 
        bin full_cover[36]                                  0          1          -    ZERO                 
        bin full_cover[37]                                  0          1          -    ZERO                 
        bin full_cover[38]                                  0          1          -    ZERO                 
        bin full_cover[39]                                  0          1          -    ZERO                 
        bin full_cover[40]                                  0          1          -    ZERO                 
        bin full_cover[41]                                  0          1          -    ZERO                 
        bin full_cover[42]                                  0          1          -    ZERO                 
        bin full_cover[43]                                  0          1          -    ZERO                 
        bin full_cover[44]                                  0          1          -    ZERO                 
        bin full_cover[45]                                  0          1          -    ZERO                 
        bin full_cover[46]                                  0          1          -    ZERO                 
        bin full_cover[47]                                  0          1          -    ZERO                 
        bin full_cover[48]                                  0          1          -    ZERO                 
        bin full_cover[49]                                  0          1          -    ZERO                 
        bin full_cover[50]                                  0          1          -    ZERO                 
        bin full_cover[51]                                  0          1          -    ZERO                 
        bin full_cover[52]                                  0          1          -    ZERO                 
        bin full_cover[53]                                  0          1          -    ZERO                 
        bin full_cover[54]                                  0          1          -    ZERO                 
        bin full_cover[55]                                  0          1          -    ZERO                 
        bin full_cover[56]                                  0          1          -    ZERO                 
        bin full_cover[57]                                  0          1          -    ZERO                 
        bin full_cover[58]                                  0          1          -    ZERO                 
        bin full_cover[59]                                  0          1          -    ZERO                 
        bin full_cover[60]                                  0          1          -    ZERO                 
        bin full_cover[61]                                  0          1          -    ZERO                 
        bin full_cover[62]                                  0          1          -    ZERO                 
        bin full_cover[63]                                  0          1          -    ZERO                 
        bin full_cover[64]                                  0          1          -    ZERO                 
        bin full_cover[65]                                  0          1          -    ZERO                 
        bin full_cover[66]                                  0          1          -    ZERO                 
        bin full_cover[67]                                  0          1          -    ZERO                 
        bin full_cover[68]                                328          1          -    Covered              
        bin full_cover[69]                                  0          1          -    ZERO                 
        bin full_cover[70]                                  0          1          -    ZERO                 
        bin full_cover[71]                                  0          1          -    ZERO                 
        bin full_cover[72]                                  0          1          -    ZERO                 
        bin full_cover[73]                                  0          1          -    ZERO                 
        bin full_cover[74]                                  0          1          -    ZERO                 
        bin full_cover[75]                                  0          1          -    ZERO                 
        bin full_cover[76]                                  0          1          -    ZERO                 
        bin full_cover[77]                                  0          1          -    ZERO                 
        bin full_cover[78]                                  0          1          -    ZERO                 
        bin full_cover[79]                                  0          1          -    ZERO                 
        bin full_cover[80]                                  0          1          -    ZERO                 
        bin full_cover[81]                                  0          1          -    ZERO                 
        bin full_cover[82]                                  0          1          -    ZERO                 
        bin full_cover[83]                                  0          1          -    ZERO                 
        bin full_cover[84]                                  0          1          -    ZERO                 
        bin full_cover[85]                                216          1          -    Covered              
        bin full_cover[86]                                  0          1          -    ZERO                 
        bin full_cover[87]                                  0          1          -    ZERO                 
        bin full_cover[88]                                  0          1          -    ZERO                 
        bin full_cover[89]                                  0          1          -    ZERO                 
        bin full_cover[90]                                  0          1          -    ZERO                 
        bin full_cover[91]                                  0          1          -    ZERO                 
        bin full_cover[92]                                  0          1          -    ZERO                 
        bin full_cover[93]                                  0          1          -    ZERO                 
        bin full_cover[94]                                  0          1          -    ZERO                 
        bin full_cover[95]                                  0          1          -    ZERO                 
        bin full_cover[96]                                  0          1          -    ZERO                 
        bin full_cover[97]                                  0          1          -    ZERO                 
        bin full_cover[98]                                  0          1          -    ZERO                 
        bin full_cover[99]                                  0          1          -    ZERO                 
        bin full_cover[100]                                 0          1          -    ZERO                 
        bin full_cover[101]                                 0          1          -    ZERO                 
        bin full_cover[102]                               464          1          -    Covered              
        bin full_cover[103]                                 0          1          -    ZERO                 
        bin full_cover[104]                                 0          1          -    ZERO                 
        bin full_cover[105]                                 0          1          -    ZERO                 
        bin full_cover[106]                                 0          1          -    ZERO                 
        bin full_cover[107]                                 0          1          -    ZERO                 
        bin full_cover[108]                                 0          1          -    ZERO                 
        bin full_cover[109]                                 0          1          -    ZERO                 
        bin full_cover[110]                                 0          1          -    ZERO                 
        bin full_cover[111]                                 0          1          -    ZERO                 
        bin full_cover[112]                                 0          1          -    ZERO                 
        bin full_cover[113]                                 0          1          -    ZERO                 
        bin full_cover[114]                                 0          1          -    ZERO                 
        bin full_cover[115]                                 0          1          -    ZERO                 
        bin full_cover[116]                                 0          1          -    ZERO                 
        bin full_cover[117]                                 0          1          -    ZERO                 
        bin full_cover[118]                                 0          1          -    ZERO                 
        bin full_cover[119]                               464          1          -    Covered              
        bin full_cover[120]                                 0          1          -    ZERO                 
        bin full_cover[121]                                 0          1          -    ZERO                 
        bin full_cover[122]                                 0          1          -    ZERO                 
        bin full_cover[123]                                 0          1          -    ZERO                 
        bin full_cover[124]                                 0          1          -    ZERO                 
        bin full_cover[125]                                 0          1          -    ZERO                 
        bin full_cover[126]                                 0          1          -    ZERO                 
        bin full_cover[127]                                 0          1          -    ZERO                 
        bin full_cover[128]                                 0          1          -    ZERO                 
        bin full_cover[129]                                 0          1          -    ZERO                 
        bin full_cover[130]                                 0          1          -    ZERO                 
        bin full_cover[131]                                 0          1          -    ZERO                 
        bin full_cover[132]                                 0          1          -    ZERO                 
        bin full_cover[133]                                 0          1          -    ZERO                 
        bin full_cover[134]                                 0          1          -    ZERO                 
        bin full_cover[135]                                 0          1          -    ZERO                 
        bin full_cover[136]                                 0          1          -    ZERO                 
        bin full_cover[137]                                 0          1          -    ZERO                 
        bin full_cover[138]                                 0          1          -    ZERO                 
        bin full_cover[139]                                 0          1          -    ZERO                 
        bin full_cover[140]                                 0          1          -    ZERO                 
        bin full_cover[141]                                 0          1          -    ZERO                 
        bin full_cover[142]                                 0          1          -    ZERO                 
        bin full_cover[143]                                 0          1          -    ZERO                 
        bin full_cover[144]                                 0          1          -    ZERO                 
        bin full_cover[145]                                 0          1          -    ZERO                 
        bin full_cover[146]                                 0          1          -    ZERO                 
        bin full_cover[147]                                 0          1          -    ZERO                 
        bin full_cover[148]                                 0          1          -    ZERO                 
        bin full_cover[149]                                 0          1          -    ZERO                 
        bin full_cover[150]                                 0          1          -    ZERO                 
        bin full_cover[151]                                 0          1          -    ZERO                 
        bin full_cover[152]                                 0          1          -    ZERO                 
        bin full_cover[153]                                 0          1          -    ZERO                 
        bin full_cover[154]                                 0          1          -    ZERO                 
        bin full_cover[155]                                 0          1          -    ZERO                 
        bin full_cover[156]                                 0          1          -    ZERO                 
        bin full_cover[157]                                 0          1          -    ZERO                 
        bin full_cover[158]                                 0          1          -    ZERO                 
        bin full_cover[159]                                 0          1          -    ZERO                 
        bin full_cover[160]                                 0          1          -    ZERO                 
        bin full_cover[161]                                 0          1          -    ZERO                 
        bin full_cover[162]                                 0          1          -    ZERO                 
        bin full_cover[163]                                 0          1          -    ZERO                 
        bin full_cover[164]                                 0          1          -    ZERO                 
        bin full_cover[165]                                 0          1          -    ZERO                 
        bin full_cover[166]                                 0          1          -    ZERO                 
        bin full_cover[167]                                 0          1          -    ZERO                 
        bin full_cover[168]                                 0          1          -    ZERO                 
        bin full_cover[169]                                 0          1          -    ZERO                 
        bin full_cover[170]                                 0          1          -    ZERO                 
        bin full_cover[171]                                 0          1          -    ZERO                 
        bin full_cover[172]                                 0          1          -    ZERO                 
        bin full_cover[173]                                 0          1          -    ZERO                 
        bin full_cover[174]                                 0          1          -    ZERO                 
        bin full_cover[175]                                 0          1          -    ZERO                 
        bin full_cover[176]                                 0          1          -    ZERO                 
        bin full_cover[177]                                 0          1          -    ZERO                 
        bin full_cover[178]                                 0          1          -    ZERO                 
        bin full_cover[179]                                 0          1          -    ZERO                 
        bin full_cover[180]                                 0          1          -    ZERO                 
        bin full_cover[181]                                 0          1          -    ZERO                 
        bin full_cover[182]                                 0          1          -    ZERO                 
        bin full_cover[183]                                 0          1          -    ZERO                 
        bin full_cover[184]                                 0          1          -    ZERO                 
        bin full_cover[185]                                 0          1          -    ZERO                 
        bin full_cover[186]                                 0          1          -    ZERO                 
        bin full_cover[187]                                 0          1          -    ZERO                 
        bin full_cover[188]                                 0          1          -    ZERO                 
        bin full_cover[189]                                 0          1          -    ZERO                 
        bin full_cover[190]                                 0          1          -    ZERO                 
        bin full_cover[191]                                 0          1          -    ZERO                 
        bin full_cover[192]                                 0          1          -    ZERO                 
        bin full_cover[193]                                 0          1          -    ZERO                 
        bin full_cover[194]                                 0          1          -    ZERO                 
        bin full_cover[195]                                 0          1          -    ZERO                 
        bin full_cover[196]                                 0          1          -    ZERO                 
        bin full_cover[197]                                 0          1          -    ZERO                 
        bin full_cover[198]                                 0          1          -    ZERO                 
        bin full_cover[199]                                 0          1          -    ZERO                 
        bin full_cover[200]                                 0          1          -    ZERO                 
        bin full_cover[201]                                 0          1          -    ZERO                 
        bin full_cover[202]                                 0          1          -    ZERO                 
        bin full_cover[203]                                 0          1          -    ZERO                 
        bin full_cover[204]                                 0          1          -    ZERO                 
        bin full_cover[205]                                 0          1          -    ZERO                 
        bin full_cover[206]                                 0          1          -    ZERO                 
        bin full_cover[207]                                 0          1          -    ZERO                 
        bin full_cover[208]                                 0          1          -    ZERO                 
        bin full_cover[209]                                 0          1          -    ZERO                 
        bin full_cover[210]                                 0          1          -    ZERO                 
        bin full_cover[211]                                 0          1          -    ZERO                 
        bin full_cover[212]                                 0          1          -    ZERO                 
        bin full_cover[213]                                 0          1          -    ZERO                 
        bin full_cover[214]                                 0          1          -    ZERO                 
        bin full_cover[215]                                 0          1          -    ZERO                 
        bin full_cover[216]                                 0          1          -    ZERO                 
        bin full_cover[217]                                 0          1          -    ZERO                 
        bin full_cover[218]                                 0          1          -    ZERO                 
        bin full_cover[219]                                 0          1          -    ZERO                 
        bin full_cover[220]                                 0          1          -    ZERO                 
        bin full_cover[221]                                 0          1          -    ZERO                 
        bin full_cover[222]                                 0          1          -    ZERO                 
        bin full_cover[223]                                 0          1          -    ZERO                 
        bin full_cover[224]                                 0          1          -    ZERO                 
        bin full_cover[225]                                 0          1          -    ZERO                 
        bin full_cover[226]                                 0          1          -    ZERO                 
        bin full_cover[227]                                 0          1          -    ZERO                 
        bin full_cover[228]                                 0          1          -    ZERO                 
        bin full_cover[229]                                 0          1          -    ZERO                 
        bin full_cover[230]                                 0          1          -    ZERO                 
        bin full_cover[231]                                 0          1          -    ZERO                 
        bin full_cover[232]                                 0          1          -    ZERO                 
        bin full_cover[233]                                 0          1          -    ZERO                 
        bin full_cover[234]                                 0          1          -    ZERO                 
        bin full_cover[235]                                 0          1          -    ZERO                 
        bin full_cover[236]                                 0          1          -    ZERO                 
        bin full_cover[237]                                 0          1          -    ZERO                 
        bin full_cover[238]                                 0          1          -    ZERO                 
        bin full_cover[239]                                 0          1          -    ZERO                 
        bin full_cover[240]                                 0          1          -    ZERO                 
        bin full_cover[241]                                 0          1          -    ZERO                 
        bin full_cover[242]                                 0          1          -    ZERO                 
        bin full_cover[243]                                 0          1          -    ZERO                 
        bin full_cover[244]                                 0          1          -    ZERO                 
        bin full_cover[245]                                 0          1          -    ZERO                 
        bin full_cover[246]                                 0          1          -    ZERO                 
        bin full_cover[247]                                 0          1          -    ZERO                 
        bin full_cover[248]                                 0          1          -    ZERO                 
        bin full_cover[249]                                 0          1          -    ZERO                 
        bin full_cover[250]                                 0          1          -    ZERO                 
        bin full_cover[251]                                 0          1          -    ZERO                 
        bin full_cover[252]                                 0          1          -    ZERO                 
        bin full_cover[253]                                 0          1          -    ZERO                 
        bin full_cover[254]                                 0          1          -    ZERO                 
        bin full_cover[255]                              2840          1          -    Covered              
    Coverpoint bit_val                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin value[0]                                    92118          1          -    Covered              
        bin value[1]                                     3610          1          -    Covered              
    Coverpoint bit_num                                100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        bin bit_number[0]                               11966          1          -    Covered              
        bin bit_number[1]                               11966          1          -    Covered              
        bin bit_number[2]                               11966          1          -    Covered              
        bin bit_number[3]                               11966          1          -    Covered              
        bin bit_number[4]                               11966          1          -    Covered              
        bin bit_number[5]                               11966          1          -    Covered              
        bin bit_number[6]                               11966          1          -    Covered              
        bin bit_number[7]                               11966          1          -    Covered              
    Cross cp_a_toggle                                   1.17%        100          -    Uncovered            
        covered/total bins:                                48       4096          -                      
        missing/total bins:                              4048       4096          -                      
        % Hit:                                          1.17%        100          -                      
        Auto, Default and User Defined Bins:
            bin <bit_number[7],value[1],full_cover[255]> 
                                                          355          1          -    Covered              
            bin <bit_number[6],value[1],full_cover[255]> 
                                                          355          1          -    Covered              
            bin <bit_number[5],value[1],full_cover[255]> 
                                                          355          1          -    Covered              
            bin <bit_number[4],value[1],full_cover[255]> 
                                                          355          1          -    Covered              
            bin <bit_number[3],value[1],full_cover[255]> 
                                                          355          1          -    Covered              
            bin <bit_number[2],value[1],full_cover[255]> 
                                                          355          1          -    Covered              
            bin <bit_number[1],value[1],full_cover[255]> 
                                                          355          1          -    Covered              
            bin <bit_number[0],value[1],full_cover[255]> 
                                                          355          1          -    Covered              
            bin <bit_number[6],value[1],full_cover[102]> 
                                                           58          1          -    Covered              
            bin <bit_number[5],value[1],full_cover[102]> 
                                                           58          1          -    Covered              
            bin <bit_number[2],value[1],full_cover[102]> 
                                                           58          1          -    Covered              
            bin <bit_number[1],value[1],full_cover[102]> 
                                                           58          1          -    Covered              
            bin <bit_number[7],value[0],full_cover[102]> 
                                                           58          1          -    Covered              
            bin <bit_number[4],value[0],full_cover[102]> 
                                                           58          1          -    Covered              
            bin <bit_number[3],value[0],full_cover[102]> 
                                                           58          1          -    Covered              
            bin <bit_number[0],value[0],full_cover[102]> 
                                                           58          1          -    Covered              
            bin <bit_number[6],value[1],full_cover[119]> 
                                                           58          1          -    Covered              
            bin <bit_number[5],value[1],full_cover[119]> 
                                                           58          1          -    Covered              
            bin <bit_number[4],value[1],full_cover[119]> 
                                                           58          1          -    Covered              
            bin <bit_number[2],value[1],full_cover[119]> 
                                                           58          1          -    Covered              
            bin <bit_number[1],value[1],full_cover[119]> 
                                                           58          1          -    Covered              
            bin <bit_number[0],value[1],full_cover[119]> 
                                                           58          1          -    Covered              
            bin <bit_number[7],value[0],full_cover[119]> 
                                                           58          1          -    Covered              
            bin <bit_number[3],value[0],full_cover[119]> 
                                                           58          1          -    Covered              
            bin <bit_number[6],value[1],full_cover[85]> 
                                                           27          1          -    Covered              
            bin <bit_number[4],value[1],full_cover[85]> 
                                                           27          1          -    Covered              
            bin <bit_number[2],value[1],full_cover[85]> 
                                                           27          1          -    Covered              
            bin <bit_number[0],value[1],full_cover[85]> 
                                                           27          1          -    Covered              
            bin <bit_number[7],value[0],full_cover[85]> 
                                                           27          1          -    Covered              
            bin <bit_number[5],value[0],full_cover[85]> 
                                                           27          1          -    Covered              
            bin <bit_number[3],value[0],full_cover[85]> 
                                                           27          1          -    Covered              
            bin <bit_number[1],value[0],full_cover[85]> 
                                                           27          1          -    Covered              
            bin <bit_number[6],value[1],full_cover[68]> 
                                                           41          1          -    Covered              
            bin <bit_number[2],value[1],full_cover[68]> 
                                                           41          1          -    Covered              
            bin <bit_number[7],value[0],full_cover[68]> 
                                                           41          1          -    Covered              
            bin <bit_number[5],value[0],full_cover[68]> 
                                                           41          1          -    Covered              
            bin <bit_number[4],value[0],full_cover[68]> 
                                                           41          1          -    Covered              
            bin <bit_number[3],value[0],full_cover[68]> 
                                                           41          1          -    Covered              
            bin <bit_number[1],value[0],full_cover[68]> 
                                                           41          1          -    Covered              
            bin <bit_number[0],value[0],full_cover[68]> 
                                                           41          1          -    Covered              
            bin <bit_number[7],value[0],full_cover[0]> 
                                                        11427          1          -    Covered              
            bin <bit_number[6],value[0],full_cover[0]> 
                                                        11427          1          -    Covered              
            bin <bit_number[5],value[0],full_cover[0]> 
                                                        11427          1          -    Covered              
            bin <bit_number[4],value[0],full_cover[0]> 
                                                        11427          1          -    Covered              
            bin <bit_number[3],value[0],full_cover[0]> 
                                                        11427          1          -    Covered              
            bin <bit_number[2],value[0],full_cover[0]> 
                                                        11427          1          -    Covered              
            bin <bit_number[1],value[0],full_cover[0]> 
                                                        11427          1          -    Covered              
            bin <bit_number[0],value[0],full_cover[0]> 
                                                        11427          1          -    Covered              
            bin <*,*,full_cover[254]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[253]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[252]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[251]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[250]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[249]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[248]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[247]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[246]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[245]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[244]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[243]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[242]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[241]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[240]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[239]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[238]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[237]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[236]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[235]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[234]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[233]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[232]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[231]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[230]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[229]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[228]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[227]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[226]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[225]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[224]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[223]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[222]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[221]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[220]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[219]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[218]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[217]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[216]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[215]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[214]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[213]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[212]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[211]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[210]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[209]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[208]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[207]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[206]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[205]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[204]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[203]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[202]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[201]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[200]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[199]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[198]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[197]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[196]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[195]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[194]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[193]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[192]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[191]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[190]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[189]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[188]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[187]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[186]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[185]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[184]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[183]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[182]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[181]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[180]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[179]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[178]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[177]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[176]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[175]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[174]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[173]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[172]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[171]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[170]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[169]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[168]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[167]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[166]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[165]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[164]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[163]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[162]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[161]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[160]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[159]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[158]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[157]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[156]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[155]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[154]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[153]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[152]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[151]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[150]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[149]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[148]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[147]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[146]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[145]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[144]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[143]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[142]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[141]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[140]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[139]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[138]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[137]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[136]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[135]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[134]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[133]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[132]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[131]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[130]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[129]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[128]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[127]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[126]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[125]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[124]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[123]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[122]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[121]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[120]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[118]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[117]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[116]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[115]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[114]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[113]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[112]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[111]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[110]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[109]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[108]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[107]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[106]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[105]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[104]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[103]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[101]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[100]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[99]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[98]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[97]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[96]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[95]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[94]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[93]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[92]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[91]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[90]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[89]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[88]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[87]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[86]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[84]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[83]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[82]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[81]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[80]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[79]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[78]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[77]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[76]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[75]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[74]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[73]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[72]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[71]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[70]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[69]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[67]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[66]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[65]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[64]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[63]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[62]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[61]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[60]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[59]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[58]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[57]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[56]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[55]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[54]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[53]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[52]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[51]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[50]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[49]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[48]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[47]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[46]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[45]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[44]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[43]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[42]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[41]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[40]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[39]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[38]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[37]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[36]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[35]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[34]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[33]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[32]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[31]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[30]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[29]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[28]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[27]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[26]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[25]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[24]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[23]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[22]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[21]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[20]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[19]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[18]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[17]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[16]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[15]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[14]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[13]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[12]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[11]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[10]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[9]>                         0          1         16    ZERO                 
            bin <*,*,full_cover[8]>                         0          1         16    ZERO                 
            bin <*,*,full_cover[7]>                         0          1         16    ZERO                 
            bin <*,*,full_cover[6]>                         0          1         16    ZERO                 
            bin <*,*,full_cover[5]>                         0          1         16    ZERO                 
            bin <*,*,full_cover[4]>                         0          1         16    ZERO                 
            bin <*,*,full_cover[3]>                         0          1         16    ZERO                 
            bin <*,*,full_cover[2]>                         0          1         16    ZERO                 
            bin <*,*,full_cover[1]>                         0          1         16    ZERO                 
            bin <*,value[0],full_cover[255]>                0          1          8    ZERO                 
            bin <*,value[1],full_cover[0]>                  0          1          8    ZERO                 
            bin <bit_number[7],value[1],full_cover[119]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[3],value[1],full_cover[119]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[6],value[0],full_cover[119]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[5],value[0],full_cover[119]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[4],value[0],full_cover[119]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[2],value[0],full_cover[119]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[1],value[0],full_cover[119]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[0],value[0],full_cover[119]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[7],value[1],full_cover[102]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[4],value[1],full_cover[102]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[3],value[1],full_cover[102]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[0],value[1],full_cover[102]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[6],value[0],full_cover[102]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[5],value[0],full_cover[102]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[2],value[0],full_cover[102]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[1],value[0],full_cover[102]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[7],value[1],full_cover[85]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[5],value[1],full_cover[85]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[3],value[1],full_cover[85]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[1],value[1],full_cover[85]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[6],value[0],full_cover[85]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[4],value[0],full_cover[85]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[2],value[0],full_cover[85]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[0],value[0],full_cover[85]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[7],value[1],full_cover[68]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[5],value[1],full_cover[68]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[4],value[1],full_cover[68]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[3],value[1],full_cover[68]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[1],value[1],full_cover[68]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[0],value[1],full_cover[68]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[6],value[0],full_cover[68]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[2],value[0],full_cover[68]> 
                                                            0          1          1    ZERO                 
 Covergroup instance \/xsw_coverage::xsw_coverage_outputs::cg_fifo_full_toggle  
                                                       93.75%        100          -    Uncovered            
    covered/total bins:                                    15         16          -                      
    missing/total bins:                                     1         16          -                      
    % Hit:                                             93.75%        100          -                      
    Coverpoint #coverpoint__0#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin trans0[0=>1]                                    2          1          -    Covered              
        bin trans0[0=>0]                                 6164          1          -    Covered              
        bin trans1[1=>1]                                  130          1          -    Covered              
        bin trans1[1=>0]                                    1          1          -    Covered              
    Coverpoint #coverpoint__1#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin trans0[0=>1]                                    2          1          -    Covered              
        bin trans0[0=>0]                                 6185          1          -    Covered              
        bin trans1[1=>1]                                  109          1          -    Covered              
        bin trans1[1=>0]                                    1          1          -    Covered              
    Coverpoint #coverpoint__2#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin trans0[0=>1]                                    2          1          -    Covered              
        bin trans0[0=>0]                                 6133          1          -    Covered              
        bin trans1[1=>1]                                  161          1          -    Covered              
        bin trans1[1=>0]                                    1          1          -    Covered              
    Coverpoint #coverpoint__3#                         75.00%        100          -    Uncovered            
        covered/total bins:                                 3          4          -                      
        missing/total bins:                                 1          4          -                      
        % Hit:                                         75.00%        100          -                      
        bin trans0[0=>1]                                    1          1          -    Covered              
        bin trans0[0=>0]                                 6226          1          -    Covered              
        bin trans1[1=>1]                                   70          1          -    Covered              
        bin trans1[1=>0]                                    0          1          -    ZERO                 
 TYPE /xsw_coverage/xsw_coverage_outputs/cg_data_output_indicators 
                                                       68.75%        100          -    Uncovered            
    covered/total bins:                                    22         32          -                      
    missing/total bins:                                    10         32          -                      
    % Hit:                                             68.75%        100          -                      
    Coverpoint data_rcv                               100.00%        100          -    Covered              
        covered/total bins:                                16         16          -                      
        missing/total bins:                                 0         16          -                      
        % Hit:                                        100.00%        100          -                      
        bin cp_data_rcv[0]                               9974          1          -    Covered              
        bin cp_data_rcv[1]                                 30          1          -    Covered              
        bin cp_data_rcv[2]                                  6          1          -    Covered              
        bin cp_data_rcv[3]                                 14          1          -    Covered              
        bin cp_data_rcv[4]                                 16          1          -    Covered              
        bin cp_data_rcv[5]                                  4          1          -    Covered              
        bin cp_data_rcv[6]                                 12          1          -    Covered              
        bin cp_data_rcv[7]                                 30          1          -    Covered              
        bin cp_data_rcv[8]                                602          1          -    Covered              
        bin cp_data_rcv[9]                                 14          1          -    Covered              
        bin cp_data_rcv[10]                                 6          1          -    Covered              
        bin cp_data_rcv[11]                                 8          1          -    Covered              
        bin cp_data_rcv[12]                                10          1          -    Covered              
        bin cp_data_rcv[13]                                10          1          -    Covered              
        bin cp_data_rcv[14]                                10          1          -    Covered              
        bin cp_data_rcv[15]                              7530          1          -    Covered              
    Coverpoint data_rdy                                37.50%        100          -    Uncovered            
        covered/total bins:                                 6         16          -                      
        missing/total bins:                                10         16          -                      
        % Hit:                                         37.50%        100          -                      
        bin cp_data_rdy[0]                              13236          1          -    Covered              
        bin cp_data_rdy[1]                                  0          1          -    ZERO                 
        bin cp_data_rdy[2]                                  0          1          -    ZERO                 
        bin cp_data_rdy[3]                                 12          1          -    Covered              
        bin cp_data_rdy[4]                                  0          1          -    ZERO                 
        bin cp_data_rdy[5]                                  0          1          -    ZERO                 
        bin cp_data_rdy[6]                                  0          1          -    ZERO                 
        bin cp_data_rdy[7]                                158          1          -    Covered              
        bin cp_data_rdy[8]                                  0          1          -    ZERO                 
        bin cp_data_rdy[9]                                  0          1          -    ZERO                 
        bin cp_data_rdy[10]                                 0          1          -    ZERO                 
        bin cp_data_rdy[11]                                24          1          -    Covered              
        bin cp_data_rdy[12]                                 0          1          -    ZERO                 
        bin cp_data_rdy[13]                                 6          1          -    Covered              
        bin cp_data_rdy[14]                                 0          1          -    ZERO                 
        bin cp_data_rdy[15]                              4840          1          -    Covered              
 TYPE /xsw_coverage/xsw_coverage_outputs/cg_data_rcv_toggle 
                                                       87.50%        100          -    Uncovered            
    covered/total bins:                                    86        150          -                      
    missing/total bins:                                    64        150          -                      
    % Hit:                                             57.33%        100          -                      
    Coverpoint #coverpoint__0# [2]                      0.00%        100          -    ZERO                 
        covered/total bins:                                 0          0          -                      
        missing/total bins:                                 0          0          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint #coverpoint__1# [2]                      0.00%        100          -    ZERO                 
        covered/total bins:                                 0          0          -                      
        missing/total bins:                                 0          0          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint #coverpoint__2# [2]                      0.00%        100          -    ZERO                 
        covered/total bins:                                 0          0          -                      
        missing/total bins:                                 0          0          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint #coverpoint__3# [2]                      0.00%        100          -    ZERO                 
        covered/total bins:                                 0          0          -                      
        missing/total bins:                                 0          0          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint data_rcv                               100.00%        100          -    Covered              
        covered/total bins:                                16         16          -                      
        missing/total bins:                                 0         16          -                      
        % Hit:                                        100.00%        100          -                      
        bin full_cover[0]                               23572          1          -    Covered              
        bin full_cover[1]                                  84          1          -    Covered              
        bin full_cover[2]                                  20          1          -    Covered              
        bin full_cover[3]                                  36          1          -    Covered              
        bin full_cover[4]                                  40          1          -    Covered              
        bin full_cover[5]                                   8          1          -    Covered              
        bin full_cover[6]                                  32          1          -    Covered              
        bin full_cover[7]                                  92          1          -    Covered              
        bin full_cover[8]                                1220          1          -    Covered              
        bin full_cover[9]                                  36          1          -    Covered              
        bin full_cover[10]                                 20          1          -    Covered              
        bin full_cover[11]                                 24          1          -    Covered              
        bin full_cover[12]                                 20          1          -    Covered              
        bin full_cover[13]                                 28          1          -    Covered              
        bin full_cover[14]                                 28          1          -    Covered              
        bin full_cover[15]                              22604          1          -    Covered              
    Coverpoint bit_val                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin value[0]                                    24714          1          -    Covered              
        bin value[1]                                    23150          1          -    Covered              
    Coverpoint bit_num                                100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin bit_number[0]                               11966          1          -    Covered              
        bin bit_number[1]                               11966          1          -    Covered              
        bin bit_number[2]                               11966          1          -    Covered              
        bin bit_number[3]                               11966          1          -    Covered              
    Cross cp_a_toggle                                  50.00%        100          -    Uncovered            
        covered/total bins:                                64        128          -                      
        missing/total bins:                                64        128          -                      
        % Hit:                                         50.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <bit_number[3],value[1],full_cover[11]> 
                                                            6          1          -    Covered              
            bin <bit_number[1],value[1],full_cover[11]> 
                                                            6          1          -    Covered              
            bin <bit_number[0],value[1],full_cover[11]> 
                                                            6          1          -    Covered              
            bin <bit_number[2],value[0],full_cover[11]> 
                                                            6          1          -    Covered              
            bin <bit_number[3],value[1],full_cover[10]> 
                                                            5          1          -    Covered              
            bin <bit_number[1],value[1],full_cover[10]> 
                                                            5          1          -    Covered              
            bin <bit_number[2],value[0],full_cover[10]> 
                                                            5          1          -    Covered              
            bin <bit_number[0],value[0],full_cover[10]> 
                                                            5          1          -    Covered              
            bin <bit_number[1],value[1],full_cover[2]> 
                                                            5          1          -    Covered              
            bin <bit_number[3],value[0],full_cover[2]> 
                                                            5          1          -    Covered              
            bin <bit_number[2],value[0],full_cover[2]> 
                                                            5          1          -    Covered              
            bin <bit_number[0],value[0],full_cover[2]> 
                                                            5          1          -    Covered              
            bin <bit_number[3],value[1],full_cover[14]> 
                                                            7          1          -    Covered              
            bin <bit_number[2],value[1],full_cover[14]> 
                                                            7          1          -    Covered              
            bin <bit_number[1],value[1],full_cover[14]> 
                                                            7          1          -    Covered              
            bin <bit_number[0],value[0],full_cover[14]> 
                                                            7          1          -    Covered              
            bin <bit_number[3],value[1],full_cover[13]> 
                                                            7          1          -    Covered              
            bin <bit_number[2],value[1],full_cover[13]> 
                                                            7          1          -    Covered              
            bin <bit_number[0],value[1],full_cover[13]> 
                                                            7          1          -    Covered              
            bin <bit_number[1],value[0],full_cover[13]> 
                                                            7          1          -    Covered              
            bin <bit_number[3],value[1],full_cover[12]> 
                                                            5          1          -    Covered              
            bin <bit_number[2],value[1],full_cover[12]> 
                                                            5          1          -    Covered              
            bin <bit_number[1],value[0],full_cover[12]> 
                                                            5          1          -    Covered              
            bin <bit_number[0],value[0],full_cover[12]> 
                                                            5          1          -    Covered              
            bin <bit_number[3],value[1],full_cover[9]> 
                                                            9          1          -    Covered              
            bin <bit_number[0],value[1],full_cover[9]> 
                                                            9          1          -    Covered              
            bin <bit_number[2],value[0],full_cover[9]> 
                                                            9          1          -    Covered              
            bin <bit_number[1],value[0],full_cover[9]> 
                                                            9          1          -    Covered              
            bin <bit_number[3],value[1],full_cover[8]> 
                                                          305          1          -    Covered              
            bin <bit_number[2],value[0],full_cover[8]> 
                                                          305          1          -    Covered              
            bin <bit_number[1],value[0],full_cover[8]> 
                                                          305          1          -    Covered              
            bin <bit_number[0],value[0],full_cover[8]> 
                                                          305          1          -    Covered              
            bin <bit_number[2],value[1],full_cover[7]> 
                                                           23          1          -    Covered              
            bin <bit_number[1],value[1],full_cover[7]> 
                                                           23          1          -    Covered              
            bin <bit_number[0],value[1],full_cover[7]> 
                                                           23          1          -    Covered              
            bin <bit_number[3],value[0],full_cover[7]> 
                                                           23          1          -    Covered              
            bin <bit_number[2],value[1],full_cover[6]> 
                                                            8          1          -    Covered              
            bin <bit_number[1],value[1],full_cover[6]> 
                                                            8          1          -    Covered              
            bin <bit_number[3],value[0],full_cover[6]> 
                                                            8          1          -    Covered              
            bin <bit_number[0],value[0],full_cover[6]> 
                                                            8          1          -    Covered              
            bin <bit_number[2],value[1],full_cover[5]> 
                                                            2          1          -    Covered              
            bin <bit_number[0],value[1],full_cover[5]> 
                                                            2          1          -    Covered              
            bin <bit_number[3],value[0],full_cover[5]> 
                                                            2          1          -    Covered              
            bin <bit_number[1],value[0],full_cover[5]> 
                                                            2          1          -    Covered              
            bin <bit_number[2],value[1],full_cover[4]> 
                                                           10          1          -    Covered              
            bin <bit_number[3],value[0],full_cover[4]> 
                                                           10          1          -    Covered              
            bin <bit_number[1],value[0],full_cover[4]> 
                                                           10          1          -    Covered              
            bin <bit_number[0],value[0],full_cover[4]> 
                                                           10          1          -    Covered              
            bin <bit_number[1],value[1],full_cover[3]> 
                                                            9          1          -    Covered              
            bin <bit_number[0],value[1],full_cover[3]> 
                                                            9          1          -    Covered              
            bin <bit_number[3],value[0],full_cover[3]> 
                                                            9          1          -    Covered              
            bin <bit_number[2],value[0],full_cover[3]> 
                                                            9          1          -    Covered              
            bin <bit_number[0],value[1],full_cover[1]> 
                                                           21          1          -    Covered              
            bin <bit_number[3],value[0],full_cover[1]> 
                                                           21          1          -    Covered              
            bin <bit_number[2],value[0],full_cover[1]> 
                                                           21          1          -    Covered              
            bin <bit_number[1],value[0],full_cover[1]> 
                                                           21          1          -    Covered              
            bin <bit_number[3],value[1],full_cover[15]> 
                                                         5651          1          -    Covered              
            bin <bit_number[2],value[1],full_cover[15]> 
                                                         5651          1          -    Covered              
            bin <bit_number[1],value[1],full_cover[15]> 
                                                         5651          1          -    Covered              
            bin <bit_number[0],value[1],full_cover[15]> 
                                                         5651          1          -    Covered              
            bin <bit_number[3],value[0],full_cover[0]> 
                                                         5893          1          -    Covered              
            bin <bit_number[2],value[0],full_cover[0]> 
                                                         5893          1          -    Covered              
            bin <bit_number[1],value[0],full_cover[0]> 
                                                         5893          1          -    Covered              
            bin <bit_number[0],value[0],full_cover[0]> 
                                                         5893          1          -    Covered              
            bin <*,value[0],full_cover[15]>                 0          1          4    ZERO                 
            bin <*,value[1],full_cover[0]>                  0          1          4    ZERO                 
            bin <bit_number[0],value[1],full_cover[14]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[3],value[0],full_cover[14]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[2],value[0],full_cover[14]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[1],value[0],full_cover[14]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[1],value[1],full_cover[13]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[3],value[0],full_cover[13]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[2],value[0],full_cover[13]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[0],value[0],full_cover[13]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[1],value[1],full_cover[12]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[0],value[1],full_cover[12]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[3],value[0],full_cover[12]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[2],value[0],full_cover[12]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[2],value[1],full_cover[11]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[3],value[0],full_cover[11]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[1],value[0],full_cover[11]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[0],value[0],full_cover[11]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[2],value[1],full_cover[10]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[0],value[1],full_cover[10]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[3],value[0],full_cover[10]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[1],value[0],full_cover[10]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[2],value[1],full_cover[9]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[1],value[1],full_cover[9]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[3],value[0],full_cover[9]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[0],value[0],full_cover[9]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[2],value[1],full_cover[8]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[1],value[1],full_cover[8]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[0],value[1],full_cover[8]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[3],value[0],full_cover[8]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[3],value[1],full_cover[7]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[2],value[0],full_cover[7]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[1],value[0],full_cover[7]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[0],value[0],full_cover[7]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[3],value[1],full_cover[6]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[0],value[1],full_cover[6]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[2],value[0],full_cover[6]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[1],value[0],full_cover[6]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[3],value[1],full_cover[5]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[1],value[1],full_cover[5]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[2],value[0],full_cover[5]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[0],value[0],full_cover[5]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[3],value[1],full_cover[4]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[1],value[1],full_cover[4]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[0],value[1],full_cover[4]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[2],value[0],full_cover[4]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[3],value[1],full_cover[3]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[2],value[1],full_cover[3]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[1],value[0],full_cover[3]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[0],value[0],full_cover[3]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[3],value[1],full_cover[2]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[2],value[1],full_cover[2]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[0],value[1],full_cover[2]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[1],value[0],full_cover[2]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[3],value[1],full_cover[1]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[2],value[1],full_cover[1]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[1],value[1],full_cover[1]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[0],value[0],full_cover[1]> 
                                                            0          1          1    ZERO                 
 Covergroup instance \/xsw_coverage::xsw_coverage_outputs::cg_data_rcv_toggle  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    16         16          -                      
    missing/total bins:                                     0         16          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint #coverpoint__0#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin trans0[0=>1]                                   98          1          -    Covered              
        bin trans0[0=>0]                                 4294          1          -    Covered              
        bin trans1[1=>1]                                 1814          1          -    Covered              
        bin trans1[1=>0]                                   91          1          -    Covered              
    Coverpoint #coverpoint__1#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin trans0[0=>1]                                   84          1          -    Covered              
        bin trans0[0=>0]                                 4318          1          -    Covered              
        bin trans1[1=>1]                                 1818          1          -    Covered              
        bin trans1[1=>0]                                   77          1          -    Covered              
    Coverpoint #coverpoint__2#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin trans0[0=>1]                                   91          1          -    Covered              
        bin trans0[0=>0]                                 4304          1          -    Covered              
        bin trans1[1=>1]                                 1818          1          -    Covered              
        bin trans1[1=>0]                                   84          1          -    Covered              
    Coverpoint #coverpoint__3#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin trans0[0=>1]                                   96          1          -    Covered              
        bin trans0[0=>0]                                 4014          1          -    Covered              
        bin trans1[1=>1]                                 2099          1          -    Covered              
        bin trans1[1=>0]                                   88          1          -    Covered              
 TYPE /xsw_coverage/xsw_coverage_outputs/cg_data_rdy_toggle 
                                                       64.06%        100          -    Uncovered            
    covered/total bins:                                    36        150          -                      
    missing/total bins:                                   114        150          -                      
    % Hit:                                             24.00%        100          -                      
    Coverpoint #coverpoint__0# [2]                      0.00%        100          -    ZERO                 
        covered/total bins:                                 0          0          -                      
        missing/total bins:                                 0          0          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint #coverpoint__1# [2]                      0.00%        100          -    ZERO                 
        covered/total bins:                                 0          0          -                      
        missing/total bins:                                 0          0          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint #coverpoint__2# [2]                      0.00%        100          -    ZERO                 
        covered/total bins:                                 0          0          -                      
        missing/total bins:                                 0          0          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint #coverpoint__3# [2]                      0.00%        100          -    ZERO                 
        covered/total bins:                                 0          0          -                      
        missing/total bins:                                 0          0          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint data_rdy                                37.50%        100          -    Uncovered            
        covered/total bins:                                 6         16          -                      
        missing/total bins:                                10         16          -                      
        % Hit:                                         37.50%        100          -                      
        bin full_cover[0]                               32040          1          -    Covered              
        bin full_cover[1]                                   0          1          -    ZERO                 
        bin full_cover[2]                                   0          1          -    ZERO                 
        bin full_cover[3]                                  40          1          -    Covered              
        bin full_cover[4]                                   0          1          -    ZERO                 
        bin full_cover[5]                                   0          1          -    ZERO                 
        bin full_cover[6]                                   0          1          -    ZERO                 
        bin full_cover[7]                                 588          1          -    Covered              
        bin full_cover[8]                                   0          1          -    ZERO                 
        bin full_cover[9]                                   0          1          -    ZERO                 
        bin full_cover[10]                                  0          1          -    ZERO                 
        bin full_cover[11]                                 80          1          -    Covered              
        bin full_cover[12]                                  0          1          -    ZERO                 
        bin full_cover[13]                                 20          1          -    Covered              
        bin full_cover[14]                                  0          1          -    ZERO                 
        bin full_cover[15]                              15096          1          -    Covered              
    Coverpoint bit_val                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin value[0]                                    32232          1          -    Covered              
        bin value[1]                                    15632          1          -    Covered              
    Coverpoint bit_num                                100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin bit_number[0]                               11966          1          -    Covered              
        bin bit_number[1]                               11966          1          -    Covered              
        bin bit_number[2]                               11966          1          -    Covered              
        bin bit_number[3]                               11966          1          -    Covered              
    Cross cp_a_toggle                                  18.75%        100          -    Uncovered            
        covered/total bins:                                24        128          -                      
        missing/total bins:                               104        128          -                      
        % Hit:                                         18.75%        100          -                      
        Auto, Default and User Defined Bins:
            bin <bit_number[3],value[1],full_cover[13]> 
                                                            5          1          -    Covered              
            bin <bit_number[2],value[1],full_cover[13]> 
                                                            5          1          -    Covered              
            bin <bit_number[0],value[1],full_cover[13]> 
                                                            5          1          -    Covered              
            bin <bit_number[1],value[0],full_cover[13]> 
                                                            5          1          -    Covered              
            bin <bit_number[2],value[1],full_cover[7]> 
                                                          147          1          -    Covered              
            bin <bit_number[1],value[1],full_cover[7]> 
                                                          147          1          -    Covered              
            bin <bit_number[0],value[1],full_cover[7]> 
                                                          147          1          -    Covered              
            bin <bit_number[3],value[0],full_cover[7]> 
                                                          147          1          -    Covered              
            bin <bit_number[3],value[1],full_cover[15]> 
                                                         3774          1          -    Covered              
            bin <bit_number[2],value[1],full_cover[15]> 
                                                         3774          1          -    Covered              
            bin <bit_number[1],value[1],full_cover[15]> 
                                                         3774          1          -    Covered              
            bin <bit_number[0],value[1],full_cover[15]> 
                                                         3774          1          -    Covered              
            bin <bit_number[3],value[1],full_cover[11]> 
                                                           20          1          -    Covered              
            bin <bit_number[1],value[1],full_cover[11]> 
                                                           20          1          -    Covered              
            bin <bit_number[0],value[1],full_cover[11]> 
                                                           20          1          -    Covered              
            bin <bit_number[2],value[0],full_cover[11]> 
                                                           20          1          -    Covered              
            bin <bit_number[1],value[1],full_cover[3]> 
                                                           10          1          -    Covered              
            bin <bit_number[0],value[1],full_cover[3]> 
                                                           10          1          -    Covered              
            bin <bit_number[3],value[0],full_cover[3]> 
                                                           10          1          -    Covered              
            bin <bit_number[2],value[0],full_cover[3]> 
                                                           10          1          -    Covered              
            bin <bit_number[3],value[0],full_cover[0]> 
                                                         8010          1          -    Covered              
            bin <bit_number[2],value[0],full_cover[0]> 
                                                         8010          1          -    Covered              
            bin <bit_number[1],value[0],full_cover[0]> 
                                                         8010          1          -    Covered              
            bin <bit_number[0],value[0],full_cover[0]> 
                                                         8010          1          -    Covered              
            bin <*,*,full_cover[14]>                        0          1          8    ZERO                 
            bin <*,*,full_cover[12]>                        0          1          8    ZERO                 
            bin <*,*,full_cover[10]>                        0          1          8    ZERO                 
            bin <*,*,full_cover[9]>                         0          1          8    ZERO                 
            bin <*,*,full_cover[8]>                         0          1          8    ZERO                 
            bin <*,*,full_cover[6]>                         0          1          8    ZERO                 
            bin <*,*,full_cover[5]>                         0          1          8    ZERO                 
            bin <*,*,full_cover[4]>                         0          1          8    ZERO                 
            bin <*,*,full_cover[2]>                         0          1          8    ZERO                 
            bin <*,*,full_cover[1]>                         0          1          8    ZERO                 
            bin <*,value[0],full_cover[15]>                 0          1          4    ZERO                 
            bin <*,value[1],full_cover[0]>                  0          1          4    ZERO                 
            bin <bit_number[1],value[1],full_cover[13]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[3],value[0],full_cover[13]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[2],value[0],full_cover[13]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[0],value[0],full_cover[13]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[2],value[1],full_cover[11]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[3],value[0],full_cover[11]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[1],value[0],full_cover[11]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[0],value[0],full_cover[11]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[3],value[1],full_cover[7]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[2],value[0],full_cover[7]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[1],value[0],full_cover[7]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[0],value[0],full_cover[7]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[3],value[1],full_cover[3]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[2],value[1],full_cover[3]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[1],value[0],full_cover[3]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[0],value[0],full_cover[3]> 
                                                            0          1          1    ZERO                 
 Covergroup instance \/xsw_coverage::xsw_coverage_outputs::cg_data_rdy_toggle  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    16         16          -                      
    missing/total bins:                                     0         16          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint #coverpoint__0#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin trans0[0=>1]                                    5          1          -    Covered              
        bin trans0[0=>0]                                 5212          1          -    Covered              
        bin trans1[1=>1]                                 1079          1          -    Covered              
        bin trans1[1=>0]                                    1          1          -    Covered              
    Coverpoint #coverpoint__1#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin trans0[0=>1]                                    5          1          -    Covered              
        bin trans0[0=>0]                                 5213          1          -    Covered              
        bin trans1[1=>1]                                 1078          1          -    Covered              
        bin trans1[1=>0]                                    1          1          -    Covered              
    Coverpoint #coverpoint__2#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin trans0[0=>1]                                    5          1          -    Covered              
        bin trans0[0=>0]                                 5218          1          -    Covered              
        bin trans1[1=>1]                                 1073          1          -    Covered              
        bin trans1[1=>0]                                    1          1          -    Covered              
    Coverpoint #coverpoint__3#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin trans0[0=>1]                                    5          1          -    Covered              
        bin trans0[0=>0]                                 5225          1          -    Covered              
        bin trans1[1=>1]                                 1066          1          -    Covered              
        bin trans1[1=>0]                                    1          1          -    Covered              
 TYPE /xsw_coverage/xsw_coverage_outputs/cg_data_out 
                                                       90.00%        100          -    Uncovered            
    covered/total bins:                                    36         40          -                      
    missing/total bins:                                     4         40          -                      
    % Hit:                                             90.00%        100          -                      
    Coverpoint cp_data_out_1                           90.00%        100          -    Uncovered            
        covered/total bins:                                 9         10          -                      
        missing/total bins:                                 1         10          -                      
        % Hit:                                         90.00%        100          -                      
        bin data_out_max_1                                  0          1          -    ZERO                 
        bin data_out_range_1[0]                         17412          1          -    Covered              
        bin data_out_range_1[1]                           112          1          -    Covered              
        bin data_out_range_1[2]                           100          1          -    Covered              
        bin data_out_range_1[3]                           120          1          -    Covered              
        bin data_out_range_1[4]                           258          1          -    Covered              
        bin data_out_range_1[5]                           114          1          -    Covered              
        bin data_out_range_1[6]                            76          1          -    Covered              
        bin data_out_range_1[7]                            84          1          -    Covered              
        bin data_out_min_1                              17298          1          -    Covered              
    Coverpoint cp_data_out_2                           90.00%        100          -    Uncovered            
        covered/total bins:                                 9         10          -                      
        missing/total bins:                                 1         10          -                      
        % Hit:                                         90.00%        100          -                      
        bin data_out_max_2                                  0          1          -    ZERO                 
        bin data_out_range_2[0]                         17352          1          -    Covered              
        bin data_out_range_2[1]                            96          1          -    Covered              
        bin data_out_range_2[2]                           154          1          -    Covered              
        bin data_out_range_2[3]                           124          1          -    Covered              
        bin data_out_range_2[4]                           128          1          -    Covered              
        bin data_out_range_2[5]                           210          1          -    Covered              
        bin data_out_range_2[6]                           100          1          -    Covered              
        bin data_out_range_2[7]                           112          1          -    Covered              
        bin data_out_min_2                              17274          1          -    Covered              
    Coverpoint cp_data_out_3                           90.00%        100          -    Uncovered            
        covered/total bins:                                 9         10          -                      
        missing/total bins:                                 1         10          -                      
        % Hit:                                         90.00%        100          -                      
        bin data_out_max_3                                  0          1          -    ZERO                 
        bin data_out_range_3[0]                         17362          1          -    Covered              
        bin data_out_range_3[1]                           138          1          -    Covered              
        bin data_out_range_3[2]                           184          1          -    Covered              
        bin data_out_range_3[3]                           144          1          -    Covered              
        bin data_out_range_3[4]                            56          1          -    Covered              
        bin data_out_range_3[5]                           102          1          -    Covered              
        bin data_out_range_3[6]                           220          1          -    Covered              
        bin data_out_range_3[7]                            70          1          -    Covered              
        bin data_out_min_3                              17286          1          -    Covered              
    Coverpoint cp_data_out_4                           90.00%        100          -    Uncovered            
        covered/total bins:                                 9         10          -                      
        missing/total bins:                                 1         10          -                      
        % Hit:                                         90.00%        100          -                      
        bin data_out_max_4                                  0          1          -    ZERO                 
        bin data_out_range_4[0]                         17366          1          -    Covered              
        bin data_out_range_4[1]                           310          1          -    Covered              
        bin data_out_range_4[2]                            96          1          -    Covered              
        bin data_out_range_4[3]                            86          1          -    Covered              
        bin data_out_range_4[4]                            86          1          -    Covered              
        bin data_out_range_4[5]                           150          1          -    Covered              
        bin data_out_range_4[6]                           106          1          -    Covered              
        bin data_out_range_4[7]                            76          1          -    Covered              
        bin data_out_min_4                              17274          1          -    Covered              
 TYPE /xsw_coverage/xsw_coverage_outputs/cg_addr_out 
                                                       20.00%        100          -    Uncovered            
    covered/total bins:                                     8         40          -                      
    missing/total bins:                                    32         40          -                      
    % Hit:                                             20.00%        100          -                      
    Coverpoint cp_addr_out_1                           20.00%        100          -    Uncovered            
        covered/total bins:                                 2         10          -                      
        missing/total bins:                                 8         10          -                      
        % Hit:                                         20.00%        100          -                      
        bin addr_out_max_1                                  0          1          -    ZERO                 
        bin addr_out_range_1[0]                         18276          1          -    Covered              
        bin addr_out_range_1[1]                             0          1          -    ZERO                 
        bin addr_out_range_1[2]                             0          1          -    ZERO                 
        bin addr_out_range_1[3]                             0          1          -    ZERO                 
        bin addr_out_range_1[4]                             0          1          -    ZERO                 
        bin addr_out_range_1[5]                             0          1          -    ZERO                 
        bin addr_out_range_1[6]                             0          1          -    ZERO                 
        bin addr_out_range_1[7]                             0          1          -    ZERO                 
        bin addr_out_min_1                              17480          1          -    Covered              
    Coverpoint cp_addr_out_2                           20.00%        100          -    Uncovered            
        covered/total bins:                                 2         10          -                      
        missing/total bins:                                 8         10          -                      
        % Hit:                                         20.00%        100          -                      
        bin addr_out_max_2                                  0          1          -    ZERO                 
        bin addr_out_range_2[0]                         18276          1          -    Covered              
        bin addr_out_range_2[1]                             0          1          -    ZERO                 
        bin addr_out_range_2[2]                             0          1          -    ZERO                 
        bin addr_out_range_2[3]                             0          1          -    ZERO                 
        bin addr_out_range_2[4]                             0          1          -    ZERO                 
        bin addr_out_range_2[5]                             0          1          -    ZERO                 
        bin addr_out_range_2[6]                             0          1          -    ZERO                 
        bin addr_out_range_2[7]                             0          1          -    ZERO                 
        bin addr_out_min_2                              17568          1          -    Covered              
    Coverpoint cp_addr_out_3                           20.00%        100          -    Uncovered            
        covered/total bins:                                 2         10          -                      
        missing/total bins:                                 8         10          -                      
        % Hit:                                         20.00%        100          -                      
        bin addr_out_max_3                                  0          1          -    ZERO                 
        bin addr_out_range_3[0]                         18276          1          -    Covered              
        bin addr_out_range_3[1]                             0          1          -    ZERO                 
        bin addr_out_range_3[2]                             0          1          -    ZERO                 
        bin addr_out_range_3[3]                             0          1          -    ZERO                 
        bin addr_out_range_3[4]                             0          1          -    ZERO                 
        bin addr_out_range_3[5]                             0          1          -    ZERO                 
        bin addr_out_range_3[6]                             0          1          -    ZERO                 
        bin addr_out_range_3[7]                             0          1          -    ZERO                 
        bin addr_out_min_3                              17586          1          -    Covered              
    Coverpoint cp_addr_out_4                           20.00%        100          -    Uncovered            
        covered/total bins:                                 2         10          -                      
        missing/total bins:                                 8         10          -                      
        % Hit:                                         20.00%        100          -                      
        bin addr_out_max_4                                  0          1          -    ZERO                 
        bin addr_out_range_4[0]                         18276          1          -    Covered              
        bin addr_out_range_4[1]                             0          1          -    ZERO                 
        bin addr_out_range_4[2]                             0          1          -    ZERO                 
        bin addr_out_range_4[3]                             0          1          -    ZERO                 
        bin addr_out_range_4[4]                             0          1          -    ZERO                 
        bin addr_out_range_4[5]                             0          1          -    ZERO                 
        bin addr_out_range_4[6]                             0          1          -    ZERO                 
        bin addr_out_range_4[7]                             0          1          -    ZERO                 
        bin addr_out_min_4                              17490          1          -    Covered              
 TYPE /xsw_coverage/xsw_coverage_outputs/cg_fifo_almost_empty_toggle 
                                                       50.87%        100          -    Uncovered            
    covered/total bins:                                    64       4362          -                      
    missing/total bins:                                  4298       4362          -                      
    % Hit:                                              1.46%        100          -                      
    Coverpoint fifo_ae                                  2.34%        100          -    Uncovered            
        covered/total bins:                                 6        256          -                      
        missing/total bins:                               250        256          -                      
        % Hit:                                          2.34%        100          -                      
        bin almost_empty_cover[0]                       13944          1          -    Covered              
        bin almost_empty_cover[1]                           0          1          -    ZERO                 
        bin almost_empty_cover[2]                           0          1          -    ZERO                 
        bin almost_empty_cover[3]                           0          1          -    ZERO                 
        bin almost_empty_cover[4]                           0          1          -    ZERO                 
        bin almost_empty_cover[5]                           0          1          -    ZERO                 
        bin almost_empty_cover[6]                           0          1          -    ZERO                 
        bin almost_empty_cover[7]                           0          1          -    ZERO                 
        bin almost_empty_cover[8]                           0          1          -    ZERO                 
        bin almost_empty_cover[9]                           0          1          -    ZERO                 
        bin almost_empty_cover[10]                          0          1          -    ZERO                 
        bin almost_empty_cover[11]                          0          1          -    ZERO                 
        bin almost_empty_cover[12]                          0          1          -    ZERO                 
        bin almost_empty_cover[13]                          0          1          -    ZERO                 
        bin almost_empty_cover[14]                          0          1          -    ZERO                 
        bin almost_empty_cover[15]                          0          1          -    ZERO                 
        bin almost_empty_cover[16]                          0          1          -    ZERO                 
        bin almost_empty_cover[17]                          0          1          -    ZERO                 
        bin almost_empty_cover[18]                          0          1          -    ZERO                 
        bin almost_empty_cover[19]                          0          1          -    ZERO                 
        bin almost_empty_cover[20]                          0          1          -    ZERO                 
        bin almost_empty_cover[21]                          0          1          -    ZERO                 
        bin almost_empty_cover[22]                          0          1          -    ZERO                 
        bin almost_empty_cover[23]                          0          1          -    ZERO                 
        bin almost_empty_cover[24]                          0          1          -    ZERO                 
        bin almost_empty_cover[25]                          0          1          -    ZERO                 
        bin almost_empty_cover[26]                          0          1          -    ZERO                 
        bin almost_empty_cover[27]                          0          1          -    ZERO                 
        bin almost_empty_cover[28]                          0          1          -    ZERO                 
        bin almost_empty_cover[29]                          0          1          -    ZERO                 
        bin almost_empty_cover[30]                          0          1          -    ZERO                 
        bin almost_empty_cover[31]                          0          1          -    ZERO                 
        bin almost_empty_cover[32]                          0          1          -    ZERO                 
        bin almost_empty_cover[33]                          0          1          -    ZERO                 
        bin almost_empty_cover[34]                          0          1          -    ZERO                 
        bin almost_empty_cover[35]                          0          1          -    ZERO                 
        bin almost_empty_cover[36]                          0          1          -    ZERO                 
        bin almost_empty_cover[37]                          0          1          -    ZERO                 
        bin almost_empty_cover[38]                          0          1          -    ZERO                 
        bin almost_empty_cover[39]                          0          1          -    ZERO                 
        bin almost_empty_cover[40]                          0          1          -    ZERO                 
        bin almost_empty_cover[41]                          0          1          -    ZERO                 
        bin almost_empty_cover[42]                          0          1          -    ZERO                 
        bin almost_empty_cover[43]                          0          1          -    ZERO                 
        bin almost_empty_cover[44]                          0          1          -    ZERO                 
        bin almost_empty_cover[45]                          0          1          -    ZERO                 
        bin almost_empty_cover[46]                          0          1          -    ZERO                 
        bin almost_empty_cover[47]                          0          1          -    ZERO                 
        bin almost_empty_cover[48]                          0          1          -    ZERO                 
        bin almost_empty_cover[49]                          0          1          -    ZERO                 
        bin almost_empty_cover[50]                          0          1          -    ZERO                 
        bin almost_empty_cover[51]                          0          1          -    ZERO                 
        bin almost_empty_cover[52]                          0          1          -    ZERO                 
        bin almost_empty_cover[53]                          0          1          -    ZERO                 
        bin almost_empty_cover[54]                          0          1          -    ZERO                 
        bin almost_empty_cover[55]                          0          1          -    ZERO                 
        bin almost_empty_cover[56]                          0          1          -    ZERO                 
        bin almost_empty_cover[57]                          0          1          -    ZERO                 
        bin almost_empty_cover[58]                          0          1          -    ZERO                 
        bin almost_empty_cover[59]                          0          1          -    ZERO                 
        bin almost_empty_cover[60]                          0          1          -    ZERO                 
        bin almost_empty_cover[61]                          0          1          -    ZERO                 
        bin almost_empty_cover[62]                          0          1          -    ZERO                 
        bin almost_empty_cover[63]                          0          1          -    ZERO                 
        bin almost_empty_cover[64]                          0          1          -    ZERO                 
        bin almost_empty_cover[65]                          0          1          -    ZERO                 
        bin almost_empty_cover[66]                          0          1          -    ZERO                 
        bin almost_empty_cover[67]                          0          1          -    ZERO                 
        bin almost_empty_cover[68]                          0          1          -    ZERO                 
        bin almost_empty_cover[69]                          0          1          -    ZERO                 
        bin almost_empty_cover[70]                          0          1          -    ZERO                 
        bin almost_empty_cover[71]                          0          1          -    ZERO                 
        bin almost_empty_cover[72]                          0          1          -    ZERO                 
        bin almost_empty_cover[73]                          0          1          -    ZERO                 
        bin almost_empty_cover[74]                          0          1          -    ZERO                 
        bin almost_empty_cover[75]                          0          1          -    ZERO                 
        bin almost_empty_cover[76]                          0          1          -    ZERO                 
        bin almost_empty_cover[77]                          0          1          -    ZERO                 
        bin almost_empty_cover[78]                          0          1          -    ZERO                 
        bin almost_empty_cover[79]                          0          1          -    ZERO                 
        bin almost_empty_cover[80]                          0          1          -    ZERO                 
        bin almost_empty_cover[81]                          0          1          -    ZERO                 
        bin almost_empty_cover[82]                          0          1          -    ZERO                 
        bin almost_empty_cover[83]                          0          1          -    ZERO                 
        bin almost_empty_cover[84]                          0          1          -    ZERO                 
        bin almost_empty_cover[85]                          0          1          -    ZERO                 
        bin almost_empty_cover[86]                          0          1          -    ZERO                 
        bin almost_empty_cover[87]                          0          1          -    ZERO                 
        bin almost_empty_cover[88]                          0          1          -    ZERO                 
        bin almost_empty_cover[89]                          0          1          -    ZERO                 
        bin almost_empty_cover[90]                          0          1          -    ZERO                 
        bin almost_empty_cover[91]                          0          1          -    ZERO                 
        bin almost_empty_cover[92]                          0          1          -    ZERO                 
        bin almost_empty_cover[93]                          0          1          -    ZERO                 
        bin almost_empty_cover[94]                          0          1          -    ZERO                 
        bin almost_empty_cover[95]                          0          1          -    ZERO                 
        bin almost_empty_cover[96]                          0          1          -    ZERO                 
        bin almost_empty_cover[97]                          0          1          -    ZERO                 
        bin almost_empty_cover[98]                          0          1          -    ZERO                 
        bin almost_empty_cover[99]                          0          1          -    ZERO                 
        bin almost_empty_cover[100]                         0          1          -    ZERO                 
        bin almost_empty_cover[101]                         0          1          -    ZERO                 
        bin almost_empty_cover[102]                         0          1          -    ZERO                 
        bin almost_empty_cover[103]                         0          1          -    ZERO                 
        bin almost_empty_cover[104]                         0          1          -    ZERO                 
        bin almost_empty_cover[105]                         0          1          -    ZERO                 
        bin almost_empty_cover[106]                         0          1          -    ZERO                 
        bin almost_empty_cover[107]                         0          1          -    ZERO                 
        bin almost_empty_cover[108]                         0          1          -    ZERO                 
        bin almost_empty_cover[109]                         0          1          -    ZERO                 
        bin almost_empty_cover[110]                         0          1          -    ZERO                 
        bin almost_empty_cover[111]                         0          1          -    ZERO                 
        bin almost_empty_cover[112]                         0          1          -    ZERO                 
        bin almost_empty_cover[113]                         0          1          -    ZERO                 
        bin almost_empty_cover[114]                         0          1          -    ZERO                 
        bin almost_empty_cover[115]                         0          1          -    ZERO                 
        bin almost_empty_cover[116]                         0          1          -    ZERO                 
        bin almost_empty_cover[117]                         0          1          -    ZERO                 
        bin almost_empty_cover[118]                         0          1          -    ZERO                 
        bin almost_empty_cover[119]                         0          1          -    ZERO                 
        bin almost_empty_cover[120]                         0          1          -    ZERO                 
        bin almost_empty_cover[121]                         0          1          -    ZERO                 
        bin almost_empty_cover[122]                         0          1          -    ZERO                 
        bin almost_empty_cover[123]                         0          1          -    ZERO                 
        bin almost_empty_cover[124]                         0          1          -    ZERO                 
        bin almost_empty_cover[125]                         0          1          -    ZERO                 
        bin almost_empty_cover[126]                         0          1          -    ZERO                 
        bin almost_empty_cover[127]                         0          1          -    ZERO                 
        bin almost_empty_cover[128]                         0          1          -    ZERO                 
        bin almost_empty_cover[129]                         0          1          -    ZERO                 
        bin almost_empty_cover[130]                         0          1          -    ZERO                 
        bin almost_empty_cover[131]                         0          1          -    ZERO                 
        bin almost_empty_cover[132]                         0          1          -    ZERO                 
        bin almost_empty_cover[133]                         0          1          -    ZERO                 
        bin almost_empty_cover[134]                         0          1          -    ZERO                 
        bin almost_empty_cover[135]                         0          1          -    ZERO                 
        bin almost_empty_cover[136]                       328          1          -    Covered              
        bin almost_empty_cover[137]                         0          1          -    ZERO                 
        bin almost_empty_cover[138]                         0          1          -    ZERO                 
        bin almost_empty_cover[139]                         0          1          -    ZERO                 
        bin almost_empty_cover[140]                         0          1          -    ZERO                 
        bin almost_empty_cover[141]                         0          1          -    ZERO                 
        bin almost_empty_cover[142]                         0          1          -    ZERO                 
        bin almost_empty_cover[143]                         0          1          -    ZERO                 
        bin almost_empty_cover[144]                         0          1          -    ZERO                 
        bin almost_empty_cover[145]                         0          1          -    ZERO                 
        bin almost_empty_cover[146]                         0          1          -    ZERO                 
        bin almost_empty_cover[147]                         0          1          -    ZERO                 
        bin almost_empty_cover[148]                         0          1          -    ZERO                 
        bin almost_empty_cover[149]                         0          1          -    ZERO                 
        bin almost_empty_cover[150]                         0          1          -    ZERO                 
        bin almost_empty_cover[151]                         0          1          -    ZERO                 
        bin almost_empty_cover[152]                         0          1          -    ZERO                 
        bin almost_empty_cover[153]                         0          1          -    ZERO                 
        bin almost_empty_cover[154]                         0          1          -    ZERO                 
        bin almost_empty_cover[155]                         0          1          -    ZERO                 
        bin almost_empty_cover[156]                         0          1          -    ZERO                 
        bin almost_empty_cover[157]                         0          1          -    ZERO                 
        bin almost_empty_cover[158]                         0          1          -    ZERO                 
        bin almost_empty_cover[159]                         0          1          -    ZERO                 
        bin almost_empty_cover[160]                         0          1          -    ZERO                 
        bin almost_empty_cover[161]                         0          1          -    ZERO                 
        bin almost_empty_cover[162]                         0          1          -    ZERO                 
        bin almost_empty_cover[163]                         0          1          -    ZERO                 
        bin almost_empty_cover[164]                         0          1          -    ZERO                 
        bin almost_empty_cover[165]                         0          1          -    ZERO                 
        bin almost_empty_cover[166]                         0          1          -    ZERO                 
        bin almost_empty_cover[167]                         0          1          -    ZERO                 
        bin almost_empty_cover[168]                         0          1          -    ZERO                 
        bin almost_empty_cover[169]                         0          1          -    ZERO                 
        bin almost_empty_cover[170]                       136          1          -    Covered              
        bin almost_empty_cover[171]                         0          1          -    ZERO                 
        bin almost_empty_cover[172]                         0          1          -    ZERO                 
        bin almost_empty_cover[173]                         0          1          -    ZERO                 
        bin almost_empty_cover[174]                         0          1          -    ZERO                 
        bin almost_empty_cover[175]                         0          1          -    ZERO                 
        bin almost_empty_cover[176]                         0          1          -    ZERO                 
        bin almost_empty_cover[177]                         0          1          -    ZERO                 
        bin almost_empty_cover[178]                         0          1          -    ZERO                 
        bin almost_empty_cover[179]                         0          1          -    ZERO                 
        bin almost_empty_cover[180]                         0          1          -    ZERO                 
        bin almost_empty_cover[181]                         0          1          -    ZERO                 
        bin almost_empty_cover[182]                         0          1          -    ZERO                 
        bin almost_empty_cover[183]                         0          1          -    ZERO                 
        bin almost_empty_cover[184]                         0          1          -    ZERO                 
        bin almost_empty_cover[185]                         0          1          -    ZERO                 
        bin almost_empty_cover[186]                         0          1          -    ZERO                 
        bin almost_empty_cover[187]                        88          1          -    Covered              
        bin almost_empty_cover[188]                         0          1          -    ZERO                 
        bin almost_empty_cover[189]                         0          1          -    ZERO                 
        bin almost_empty_cover[190]                         0          1          -    ZERO                 
        bin almost_empty_cover[191]                         0          1          -    ZERO                 
        bin almost_empty_cover[192]                         0          1          -    ZERO                 
        bin almost_empty_cover[193]                         0          1          -    ZERO                 
        bin almost_empty_cover[194]                         0          1          -    ZERO                 
        bin almost_empty_cover[195]                         0          1          -    ZERO                 
        bin almost_empty_cover[196]                         0          1          -    ZERO                 
        bin almost_empty_cover[197]                         0          1          -    ZERO                 
        bin almost_empty_cover[198]                         0          1          -    ZERO                 
        bin almost_empty_cover[199]                         0          1          -    ZERO                 
        bin almost_empty_cover[200]                         0          1          -    ZERO                 
        bin almost_empty_cover[201]                         0          1          -    ZERO                 
        bin almost_empty_cover[202]                         0          1          -    ZERO                 
        bin almost_empty_cover[203]                         0          1          -    ZERO                 
        bin almost_empty_cover[204]                         0          1          -    ZERO                 
        bin almost_empty_cover[205]                         0          1          -    ZERO                 
        bin almost_empty_cover[206]                         0          1          -    ZERO                 
        bin almost_empty_cover[207]                         0          1          -    ZERO                 
        bin almost_empty_cover[208]                         0          1          -    ZERO                 
        bin almost_empty_cover[209]                         0          1          -    ZERO                 
        bin almost_empty_cover[210]                         0          1          -    ZERO                 
        bin almost_empty_cover[211]                         0          1          -    ZERO                 
        bin almost_empty_cover[212]                         0          1          -    ZERO                 
        bin almost_empty_cover[213]                         0          1          -    ZERO                 
        bin almost_empty_cover[214]                         0          1          -    ZERO                 
        bin almost_empty_cover[215]                         0          1          -    ZERO                 
        bin almost_empty_cover[216]                         0          1          -    ZERO                 
        bin almost_empty_cover[217]                         0          1          -    ZERO                 
        bin almost_empty_cover[218]                         0          1          -    ZERO                 
        bin almost_empty_cover[219]                         0          1          -    ZERO                 
        bin almost_empty_cover[220]                         0          1          -    ZERO                 
        bin almost_empty_cover[221]                         0          1          -    ZERO                 
        bin almost_empty_cover[222]                         0          1          -    ZERO                 
        bin almost_empty_cover[223]                         0          1          -    ZERO                 
        bin almost_empty_cover[224]                         0          1          -    ZERO                 
        bin almost_empty_cover[225]                         0          1          -    ZERO                 
        bin almost_empty_cover[226]                         0          1          -    ZERO                 
        bin almost_empty_cover[227]                         0          1          -    ZERO                 
        bin almost_empty_cover[228]                         0          1          -    ZERO                 
        bin almost_empty_cover[229]                         0          1          -    ZERO                 
        bin almost_empty_cover[230]                         0          1          -    ZERO                 
        bin almost_empty_cover[231]                         0          1          -    ZERO                 
        bin almost_empty_cover[232]                         0          1          -    ZERO                 
        bin almost_empty_cover[233]                         0          1          -    ZERO                 
        bin almost_empty_cover[234]                         0          1          -    ZERO                 
        bin almost_empty_cover[235]                         0          1          -    ZERO                 
        bin almost_empty_cover[236]                         0          1          -    ZERO                 
        bin almost_empty_cover[237]                         0          1          -    ZERO                 
        bin almost_empty_cover[238]                        80          1          -    Covered              
        bin almost_empty_cover[239]                         0          1          -    ZERO                 
        bin almost_empty_cover[240]                         0          1          -    ZERO                 
        bin almost_empty_cover[241]                         0          1          -    ZERO                 
        bin almost_empty_cover[242]                         0          1          -    ZERO                 
        bin almost_empty_cover[243]                         0          1          -    ZERO                 
        bin almost_empty_cover[244]                         0          1          -    ZERO                 
        bin almost_empty_cover[245]                         0          1          -    ZERO                 
        bin almost_empty_cover[246]                         0          1          -    ZERO                 
        bin almost_empty_cover[247]                         0          1          -    ZERO                 
        bin almost_empty_cover[248]                         0          1          -    ZERO                 
        bin almost_empty_cover[249]                         0          1          -    ZERO                 
        bin almost_empty_cover[250]                         0          1          -    ZERO                 
        bin almost_empty_cover[251]                         0          1          -    ZERO                 
        bin almost_empty_cover[252]                         0          1          -    ZERO                 
        bin almost_empty_cover[253]                         0          1          -    ZERO                 
        bin almost_empty_cover[254]                         0          1          -    ZERO                 
        bin almost_empty_cover[255]                     81152          1          -    Covered              
    Coverpoint bit_val                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin value[0]                                    14300          1          -    Covered              
        bin value[1]                                    81428          1          -    Covered              
    Coverpoint bit_num                                100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        bin bit_number[0]                               11966          1          -    Covered              
        bin bit_number[1]                               11966          1          -    Covered              
        bin bit_number[2]                               11966          1          -    Covered              
        bin bit_number[3]                               11966          1          -    Covered              
        bin bit_number[4]                               11966          1          -    Covered              
        bin bit_number[5]                               11966          1          -    Covered              
        bin bit_number[6]                               11966          1          -    Covered              
        bin bit_number[7]                               11966          1          -    Covered              
    Cross cp_a_toggle                                   1.17%        100          -    Uncovered            
        covered/total bins:                                48       4096          -                      
        missing/total bins:                              4048       4096          -                      
        % Hit:                                          1.17%        100          -                      
        Auto, Default and User Defined Bins:
            bin <bit_number[7],value[1],almost_empty_cover[238]> 
                                                           10          1          -    Covered              
            bin <bit_number[6],value[1],almost_empty_cover[238]> 
                                                           10          1          -    Covered              
            bin <bit_number[5],value[1],almost_empty_cover[238]> 
                                                           10          1          -    Covered              
            bin <bit_number[3],value[1],almost_empty_cover[238]> 
                                                           10          1          -    Covered              
            bin <bit_number[2],value[1],almost_empty_cover[238]> 
                                                           10          1          -    Covered              
            bin <bit_number[1],value[1],almost_empty_cover[238]> 
                                                           10          1          -    Covered              
            bin <bit_number[4],value[0],almost_empty_cover[238]> 
                                                           10          1          -    Covered              
            bin <bit_number[0],value[0],almost_empty_cover[238]> 
                                                           10          1          -    Covered              
            bin <bit_number[7],value[1],almost_empty_cover[187]> 
                                                           11          1          -    Covered              
            bin <bit_number[5],value[1],almost_empty_cover[187]> 
                                                           11          1          -    Covered              
            bin <bit_number[4],value[1],almost_empty_cover[187]> 
                                                           11          1          -    Covered              
            bin <bit_number[3],value[1],almost_empty_cover[187]> 
                                                           11          1          -    Covered              
            bin <bit_number[1],value[1],almost_empty_cover[187]> 
                                                           11          1          -    Covered              
            bin <bit_number[0],value[1],almost_empty_cover[187]> 
                                                           11          1          -    Covered              
            bin <bit_number[6],value[0],almost_empty_cover[187]> 
                                                           11          1          -    Covered              
            bin <bit_number[2],value[0],almost_empty_cover[187]> 
                                                           11          1          -    Covered              
            bin <bit_number[7],value[1],almost_empty_cover[170]> 
                                                           17          1          -    Covered              
            bin <bit_number[5],value[1],almost_empty_cover[170]> 
                                                           17          1          -    Covered              
            bin <bit_number[3],value[1],almost_empty_cover[170]> 
                                                           17          1          -    Covered              
            bin <bit_number[1],value[1],almost_empty_cover[170]> 
                                                           17          1          -    Covered              
            bin <bit_number[6],value[0],almost_empty_cover[170]> 
                                                           17          1          -    Covered              
            bin <bit_number[4],value[0],almost_empty_cover[170]> 
                                                           17          1          -    Covered              
            bin <bit_number[2],value[0],almost_empty_cover[170]> 
                                                           17          1          -    Covered              
            bin <bit_number[0],value[0],almost_empty_cover[170]> 
                                                           17          1          -    Covered              
            bin <bit_number[7],value[1],almost_empty_cover[136]> 
                                                           41          1          -    Covered              
            bin <bit_number[3],value[1],almost_empty_cover[136]> 
                                                           41          1          -    Covered              
            bin <bit_number[6],value[0],almost_empty_cover[136]> 
                                                           41          1          -    Covered              
            bin <bit_number[5],value[0],almost_empty_cover[136]> 
                                                           41          1          -    Covered              
            bin <bit_number[4],value[0],almost_empty_cover[136]> 
                                                           41          1          -    Covered              
            bin <bit_number[2],value[0],almost_empty_cover[136]> 
                                                           41          1          -    Covered              
            bin <bit_number[1],value[0],almost_empty_cover[136]> 
                                                           41          1          -    Covered              
            bin <bit_number[0],value[0],almost_empty_cover[136]> 
                                                           41          1          -    Covered              
            bin <bit_number[7],value[0],almost_empty_cover[0]> 
                                                         1743          1          -    Covered              
            bin <bit_number[6],value[0],almost_empty_cover[0]> 
                                                         1743          1          -    Covered              
            bin <bit_number[5],value[0],almost_empty_cover[0]> 
                                                         1743          1          -    Covered              
            bin <bit_number[4],value[0],almost_empty_cover[0]> 
                                                         1743          1          -    Covered              
            bin <bit_number[3],value[0],almost_empty_cover[0]> 
                                                         1743          1          -    Covered              
            bin <bit_number[2],value[0],almost_empty_cover[0]> 
                                                         1743          1          -    Covered              
            bin <bit_number[1],value[0],almost_empty_cover[0]> 
                                                         1743          1          -    Covered              
            bin <bit_number[0],value[0],almost_empty_cover[0]> 
                                                         1743          1          -    Covered              
            bin <bit_number[7],value[1],almost_empty_cover[255]> 
                                                        10144          1          -    Covered              
            bin <bit_number[6],value[1],almost_empty_cover[255]> 
                                                        10144          1          -    Covered              
            bin <bit_number[5],value[1],almost_empty_cover[255]> 
                                                        10144          1          -    Covered              
            bin <bit_number[4],value[1],almost_empty_cover[255]> 
                                                        10144          1          -    Covered              
            bin <bit_number[3],value[1],almost_empty_cover[255]> 
                                                        10144          1          -    Covered              
            bin <bit_number[2],value[1],almost_empty_cover[255]> 
                                                        10144          1          -    Covered              
            bin <bit_number[1],value[1],almost_empty_cover[255]> 
                                                        10144          1          -    Covered              
            bin <bit_number[0],value[1],almost_empty_cover[255]> 
                                                        10144          1          -    Covered              
            bin <*,*,almost_empty_cover[254]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[253]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[252]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[251]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[250]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[249]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[248]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[247]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[246]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[245]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[244]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[243]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[242]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[241]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[240]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[239]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[237]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[236]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[235]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[234]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[233]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[232]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[231]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[230]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[229]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[228]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[227]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[226]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[225]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[224]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[223]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[222]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[221]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[220]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[219]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[218]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[217]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[216]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[215]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[214]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[213]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[212]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[211]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[210]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[209]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[208]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[207]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[206]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[205]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[204]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[203]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[202]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[201]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[200]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[199]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[198]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[197]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[196]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[195]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[194]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[193]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[192]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[191]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[190]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[189]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[188]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[186]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[185]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[184]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[183]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[182]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[181]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[180]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[179]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[178]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[177]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[176]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[175]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[174]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[173]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[172]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[171]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[169]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[168]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[167]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[166]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[165]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[164]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[163]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[162]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[161]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[160]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[159]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[158]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[157]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[156]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[155]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[154]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[153]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[152]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[151]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[150]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[149]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[148]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[147]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[146]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[145]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[144]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[143]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[142]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[141]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[140]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[139]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[138]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[137]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[135]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[134]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[133]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[132]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[131]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[130]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[129]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[128]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[127]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[126]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[125]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[124]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[123]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[122]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[121]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[120]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[119]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[118]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[117]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[116]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[115]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[114]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[113]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[112]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[111]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[110]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[109]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[108]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[107]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[106]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[105]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[104]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[103]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[102]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[101]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[100]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[99]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[98]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[97]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[96]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[95]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[94]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[93]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[92]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[91]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[90]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[89]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[88]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[87]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[86]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[85]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[84]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[83]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[82]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[81]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[80]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[79]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[78]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[77]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[76]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[75]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[74]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[73]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[72]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[71]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[70]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[69]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[68]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[67]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[66]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[65]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[64]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[63]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[62]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[61]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[60]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[59]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[58]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[57]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[56]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[55]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[54]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[53]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[52]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[51]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[50]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[49]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[48]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[47]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[46]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[45]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[44]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[43]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[42]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[41]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[40]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[39]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[38]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[37]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[36]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[35]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[34]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[33]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[32]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[31]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[30]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[29]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[28]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[27]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[26]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[25]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[24]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[23]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[22]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[21]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[20]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[19]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[18]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[17]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[16]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[15]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[14]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[13]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[12]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[11]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[10]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[9]>                 0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[8]>                 0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[7]>                 0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[6]>                 0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[5]>                 0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[4]>                 0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[3]>                 0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[2]>                 0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[1]>                 0          1         16    ZERO                 
            bin <*,value[0],almost_empty_cover[255]> 
                                                            0          1          8    ZERO                 
            bin <*,value[1],almost_empty_cover[0]>          0          1          8    ZERO                 
            bin <bit_number[4],value[1],almost_empty_cover[238]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[0],value[1],almost_empty_cover[238]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[7],value[0],almost_empty_cover[238]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[6],value[0],almost_empty_cover[238]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[5],value[0],almost_empty_cover[238]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[3],value[0],almost_empty_cover[238]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[2],value[0],almost_empty_cover[238]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[1],value[0],almost_empty_cover[238]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[6],value[1],almost_empty_cover[187]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[2],value[1],almost_empty_cover[187]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[7],value[0],almost_empty_cover[187]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[5],value[0],almost_empty_cover[187]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[4],value[0],almost_empty_cover[187]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[3],value[0],almost_empty_cover[187]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[1],value[0],almost_empty_cover[187]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[0],value[0],almost_empty_cover[187]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[6],value[1],almost_empty_cover[170]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[4],value[1],almost_empty_cover[170]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[2],value[1],almost_empty_cover[170]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[0],value[1],almost_empty_cover[170]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[7],value[0],almost_empty_cover[170]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[5],value[0],almost_empty_cover[170]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[3],value[0],almost_empty_cover[170]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[1],value[0],almost_empty_cover[170]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[6],value[1],almost_empty_cover[136]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[5],value[1],almost_empty_cover[136]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[4],value[1],almost_empty_cover[136]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[2],value[1],almost_empty_cover[136]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[1],value[1],almost_empty_cover[136]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[0],value[1],almost_empty_cover[136]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[7],value[0],almost_empty_cover[136]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[3],value[0],almost_empty_cover[136]> 
                                                            0          1          1    ZERO                 
 TYPE /xsw_coverage/xsw_coverage_outputs/cg_fifo_almost_full_toggle 
                                                       50.73%        100          -    Uncovered            
    covered/total bins:                                    55       4362          -                      
    missing/total bins:                                  4307       4362          -                      
    % Hit:                                              1.26%        100          -                      
    Coverpoint fifo_af                                  1.95%        100          -    Uncovered            
        covered/total bins:                                 5        256          -                      
        missing/total bins:                               251        256          -                      
        % Hit:                                          1.95%        100          -                      
        bin almost_full_cover[0]                        88112          1          -    Covered              
        bin almost_full_cover[1]                            0          1          -    ZERO                 
        bin almost_full_cover[2]                            0          1          -    ZERO                 
        bin almost_full_cover[3]                            0          1          -    ZERO                 
        bin almost_full_cover[4]                            0          1          -    ZERO                 
        bin almost_full_cover[5]                            0          1          -    ZERO                 
        bin almost_full_cover[6]                            0          1          -    ZERO                 
        bin almost_full_cover[7]                            0          1          -    ZERO                 
        bin almost_full_cover[8]                            0          1          -    ZERO                 
        bin almost_full_cover[9]                            0          1          -    ZERO                 
        bin almost_full_cover[10]                           0          1          -    ZERO                 
        bin almost_full_cover[11]                           0          1          -    ZERO                 
        bin almost_full_cover[12]                           0          1          -    ZERO                 
        bin almost_full_cover[13]                           0          1          -    ZERO                 
        bin almost_full_cover[14]                           0          1          -    ZERO                 
        bin almost_full_cover[15]                           0          1          -    ZERO                 
        bin almost_full_cover[16]                           0          1          -    ZERO                 
        bin almost_full_cover[17]                           0          1          -    ZERO                 
        bin almost_full_cover[18]                           0          1          -    ZERO                 
        bin almost_full_cover[19]                           0          1          -    ZERO                 
        bin almost_full_cover[20]                           0          1          -    ZERO                 
        bin almost_full_cover[21]                           0          1          -    ZERO                 
        bin almost_full_cover[22]                           0          1          -    ZERO                 
        bin almost_full_cover[23]                           0          1          -    ZERO                 
        bin almost_full_cover[24]                           0          1          -    ZERO                 
        bin almost_full_cover[25]                           0          1          -    ZERO                 
        bin almost_full_cover[26]                           0          1          -    ZERO                 
        bin almost_full_cover[27]                           0          1          -    ZERO                 
        bin almost_full_cover[28]                           0          1          -    ZERO                 
        bin almost_full_cover[29]                           0          1          -    ZERO                 
        bin almost_full_cover[30]                           0          1          -    ZERO                 
        bin almost_full_cover[31]                           0          1          -    ZERO                 
        bin almost_full_cover[32]                           0          1          -    ZERO                 
        bin almost_full_cover[33]                           0          1          -    ZERO                 
        bin almost_full_cover[34]                           0          1          -    ZERO                 
        bin almost_full_cover[35]                           0          1          -    ZERO                 
        bin almost_full_cover[36]                           0          1          -    ZERO                 
        bin almost_full_cover[37]                           0          1          -    ZERO                 
        bin almost_full_cover[38]                           0          1          -    ZERO                 
        bin almost_full_cover[39]                           0          1          -    ZERO                 
        bin almost_full_cover[40]                           0          1          -    ZERO                 
        bin almost_full_cover[41]                           0          1          -    ZERO                 
        bin almost_full_cover[42]                           0          1          -    ZERO                 
        bin almost_full_cover[43]                           0          1          -    ZERO                 
        bin almost_full_cover[44]                           0          1          -    ZERO                 
        bin almost_full_cover[45]                           0          1          -    ZERO                 
        bin almost_full_cover[46]                           0          1          -    ZERO                 
        bin almost_full_cover[47]                           0          1          -    ZERO                 
        bin almost_full_cover[48]                           0          1          -    ZERO                 
        bin almost_full_cover[49]                           0          1          -    ZERO                 
        bin almost_full_cover[50]                           0          1          -    ZERO                 
        bin almost_full_cover[51]                           0          1          -    ZERO                 
        bin almost_full_cover[52]                           0          1          -    ZERO                 
        bin almost_full_cover[53]                           0          1          -    ZERO                 
        bin almost_full_cover[54]                           0          1          -    ZERO                 
        bin almost_full_cover[55]                           0          1          -    ZERO                 
        bin almost_full_cover[56]                           0          1          -    ZERO                 
        bin almost_full_cover[57]                           0          1          -    ZERO                 
        bin almost_full_cover[58]                           0          1          -    ZERO                 
        bin almost_full_cover[59]                           0          1          -    ZERO                 
        bin almost_full_cover[60]                           0          1          -    ZERO                 
        bin almost_full_cover[61]                           0          1          -    ZERO                 
        bin almost_full_cover[62]                           0          1          -    ZERO                 
        bin almost_full_cover[63]                           0          1          -    ZERO                 
        bin almost_full_cover[64]                           0          1          -    ZERO                 
        bin almost_full_cover[65]                           0          1          -    ZERO                 
        bin almost_full_cover[66]                           0          1          -    ZERO                 
        bin almost_full_cover[67]                           0          1          -    ZERO                 
        bin almost_full_cover[68]                         384          1          -    Covered              
        bin almost_full_cover[69]                           0          1          -    ZERO                 
        bin almost_full_cover[70]                           0          1          -    ZERO                 
        bin almost_full_cover[71]                           0          1          -    ZERO                 
        bin almost_full_cover[72]                           0          1          -    ZERO                 
        bin almost_full_cover[73]                           0          1          -    ZERO                 
        bin almost_full_cover[74]                           0          1          -    ZERO                 
        bin almost_full_cover[75]                           0          1          -    ZERO                 
        bin almost_full_cover[76]                           0          1          -    ZERO                 
        bin almost_full_cover[77]                           0          1          -    ZERO                 
        bin almost_full_cover[78]                           0          1          -    ZERO                 
        bin almost_full_cover[79]                           0          1          -    ZERO                 
        bin almost_full_cover[80]                           0          1          -    ZERO                 
        bin almost_full_cover[81]                           0          1          -    ZERO                 
        bin almost_full_cover[82]                           0          1          -    ZERO                 
        bin almost_full_cover[83]                           0          1          -    ZERO                 
        bin almost_full_cover[84]                           0          1          -    ZERO                 
        bin almost_full_cover[85]                         320          1          -    Covered              
        bin almost_full_cover[86]                           0          1          -    ZERO                 
        bin almost_full_cover[87]                           0          1          -    ZERO                 
        bin almost_full_cover[88]                           0          1          -    ZERO                 
        bin almost_full_cover[89]                           0          1          -    ZERO                 
        bin almost_full_cover[90]                           0          1          -    ZERO                 
        bin almost_full_cover[91]                           0          1          -    ZERO                 
        bin almost_full_cover[92]                           0          1          -    ZERO                 
        bin almost_full_cover[93]                           0          1          -    ZERO                 
        bin almost_full_cover[94]                           0          1          -    ZERO                 
        bin almost_full_cover[95]                           0          1          -    ZERO                 
        bin almost_full_cover[96]                           0          1          -    ZERO                 
        bin almost_full_cover[97]                           0          1          -    ZERO                 
        bin almost_full_cover[98]                           0          1          -    ZERO                 
        bin almost_full_cover[99]                           0          1          -    ZERO                 
        bin almost_full_cover[100]                          0          1          -    ZERO                 
        bin almost_full_cover[101]                          0          1          -    ZERO                 
        bin almost_full_cover[102]                          0          1          -    ZERO                 
        bin almost_full_cover[103]                          0          1          -    ZERO                 
        bin almost_full_cover[104]                          0          1          -    ZERO                 
        bin almost_full_cover[105]                          0          1          -    ZERO                 
        bin almost_full_cover[106]                          0          1          -    ZERO                 
        bin almost_full_cover[107]                          0          1          -    ZERO                 
        bin almost_full_cover[108]                          0          1          -    ZERO                 
        bin almost_full_cover[109]                          0          1          -    ZERO                 
        bin almost_full_cover[110]                          0          1          -    ZERO                 
        bin almost_full_cover[111]                          0          1          -    ZERO                 
        bin almost_full_cover[112]                          0          1          -    ZERO                 
        bin almost_full_cover[113]                          0          1          -    ZERO                 
        bin almost_full_cover[114]                          0          1          -    ZERO                 
        bin almost_full_cover[115]                          0          1          -    ZERO                 
        bin almost_full_cover[116]                          0          1          -    ZERO                 
        bin almost_full_cover[117]                          0          1          -    ZERO                 
        bin almost_full_cover[118]                          0          1          -    ZERO                 
        bin almost_full_cover[119]                        640          1          -    Covered              
        bin almost_full_cover[120]                          0          1          -    ZERO                 
        bin almost_full_cover[121]                          0          1          -    ZERO                 
        bin almost_full_cover[122]                          0          1          -    ZERO                 
        bin almost_full_cover[123]                          0          1          -    ZERO                 
        bin almost_full_cover[124]                          0          1          -    ZERO                 
        bin almost_full_cover[125]                          0          1          -    ZERO                 
        bin almost_full_cover[126]                          0          1          -    ZERO                 
        bin almost_full_cover[127]                          0          1          -    ZERO                 
        bin almost_full_cover[128]                          0          1          -    ZERO                 
        bin almost_full_cover[129]                          0          1          -    ZERO                 
        bin almost_full_cover[130]                          0          1          -    ZERO                 
        bin almost_full_cover[131]                          0          1          -    ZERO                 
        bin almost_full_cover[132]                          0          1          -    ZERO                 
        bin almost_full_cover[133]                          0          1          -    ZERO                 
        bin almost_full_cover[134]                          0          1          -    ZERO                 
        bin almost_full_cover[135]                          0          1          -    ZERO                 
        bin almost_full_cover[136]                          0          1          -    ZERO                 
        bin almost_full_cover[137]                          0          1          -    ZERO                 
        bin almost_full_cover[138]                          0          1          -    ZERO                 
        bin almost_full_cover[139]                          0          1          -    ZERO                 
        bin almost_full_cover[140]                          0          1          -    ZERO                 
        bin almost_full_cover[141]                          0          1          -    ZERO                 
        bin almost_full_cover[142]                          0          1          -    ZERO                 
        bin almost_full_cover[143]                          0          1          -    ZERO                 
        bin almost_full_cover[144]                          0          1          -    ZERO                 
        bin almost_full_cover[145]                          0          1          -    ZERO                 
        bin almost_full_cover[146]                          0          1          -    ZERO                 
        bin almost_full_cover[147]                          0          1          -    ZERO                 
        bin almost_full_cover[148]                          0          1          -    ZERO                 
        bin almost_full_cover[149]                          0          1          -    ZERO                 
        bin almost_full_cover[150]                          0          1          -    ZERO                 
        bin almost_full_cover[151]                          0          1          -    ZERO                 
        bin almost_full_cover[152]                          0          1          -    ZERO                 
        bin almost_full_cover[153]                          0          1          -    ZERO                 
        bin almost_full_cover[154]                          0          1          -    ZERO                 
        bin almost_full_cover[155]                          0          1          -    ZERO                 
        bin almost_full_cover[156]                          0          1          -    ZERO                 
        bin almost_full_cover[157]                          0          1          -    ZERO                 
        bin almost_full_cover[158]                          0          1          -    ZERO                 
        bin almost_full_cover[159]                          0          1          -    ZERO                 
        bin almost_full_cover[160]                          0          1          -    ZERO                 
        bin almost_full_cover[161]                          0          1          -    ZERO                 
        bin almost_full_cover[162]                          0          1          -    ZERO                 
        bin almost_full_cover[163]                          0          1          -    ZERO                 
        bin almost_full_cover[164]                          0          1          -    ZERO                 
        bin almost_full_cover[165]                          0          1          -    ZERO                 
        bin almost_full_cover[166]                          0          1          -    ZERO                 
        bin almost_full_cover[167]                          0          1          -    ZERO                 
        bin almost_full_cover[168]                          0          1          -    ZERO                 
        bin almost_full_cover[169]                          0          1          -    ZERO                 
        bin almost_full_cover[170]                          0          1          -    ZERO                 
        bin almost_full_cover[171]                          0          1          -    ZERO                 
        bin almost_full_cover[172]                          0          1          -    ZERO                 
        bin almost_full_cover[173]                          0          1          -    ZERO                 
        bin almost_full_cover[174]                          0          1          -    ZERO                 
        bin almost_full_cover[175]                          0          1          -    ZERO                 
        bin almost_full_cover[176]                          0          1          -    ZERO                 
        bin almost_full_cover[177]                          0          1          -    ZERO                 
        bin almost_full_cover[178]                          0          1          -    ZERO                 
        bin almost_full_cover[179]                          0          1          -    ZERO                 
        bin almost_full_cover[180]                          0          1          -    ZERO                 
        bin almost_full_cover[181]                          0          1          -    ZERO                 
        bin almost_full_cover[182]                          0          1          -    ZERO                 
        bin almost_full_cover[183]                          0          1          -    ZERO                 
        bin almost_full_cover[184]                          0          1          -    ZERO                 
        bin almost_full_cover[185]                          0          1          -    ZERO                 
        bin almost_full_cover[186]                          0          1          -    ZERO                 
        bin almost_full_cover[187]                          0          1          -    ZERO                 
        bin almost_full_cover[188]                          0          1          -    ZERO                 
        bin almost_full_cover[189]                          0          1          -    ZERO                 
        bin almost_full_cover[190]                          0          1          -    ZERO                 
        bin almost_full_cover[191]                          0          1          -    ZERO                 
        bin almost_full_cover[192]                          0          1          -    ZERO                 
        bin almost_full_cover[193]                          0          1          -    ZERO                 
        bin almost_full_cover[194]                          0          1          -    ZERO                 
        bin almost_full_cover[195]                          0          1          -    ZERO                 
        bin almost_full_cover[196]                          0          1          -    ZERO                 
        bin almost_full_cover[197]                          0          1          -    ZERO                 
        bin almost_full_cover[198]                          0          1          -    ZERO                 
        bin almost_full_cover[199]                          0          1          -    ZERO                 
        bin almost_full_cover[200]                          0          1          -    ZERO                 
        bin almost_full_cover[201]                          0          1          -    ZERO                 
        bin almost_full_cover[202]                          0          1          -    ZERO                 
        bin almost_full_cover[203]                          0          1          -    ZERO                 
        bin almost_full_cover[204]                          0          1          -    ZERO                 
        bin almost_full_cover[205]                          0          1          -    ZERO                 
        bin almost_full_cover[206]                          0          1          -    ZERO                 
        bin almost_full_cover[207]                          0          1          -    ZERO                 
        bin almost_full_cover[208]                          0          1          -    ZERO                 
        bin almost_full_cover[209]                          0          1          -    ZERO                 
        bin almost_full_cover[210]                          0          1          -    ZERO                 
        bin almost_full_cover[211]                          0          1          -    ZERO                 
        bin almost_full_cover[212]                          0          1          -    ZERO                 
        bin almost_full_cover[213]                          0          1          -    ZERO                 
        bin almost_full_cover[214]                          0          1          -    ZERO                 
        bin almost_full_cover[215]                          0          1          -    ZERO                 
        bin almost_full_cover[216]                          0          1          -    ZERO                 
        bin almost_full_cover[217]                          0          1          -    ZERO                 
        bin almost_full_cover[218]                          0          1          -    ZERO                 
        bin almost_full_cover[219]                          0          1          -    ZERO                 
        bin almost_full_cover[220]                          0          1          -    ZERO                 
        bin almost_full_cover[221]                          0          1          -    ZERO                 
        bin almost_full_cover[222]                          0          1          -    ZERO                 
        bin almost_full_cover[223]                          0          1          -    ZERO                 
        bin almost_full_cover[224]                          0          1          -    ZERO                 
        bin almost_full_cover[225]                          0          1          -    ZERO                 
        bin almost_full_cover[226]                          0          1          -    ZERO                 
        bin almost_full_cover[227]                          0          1          -    ZERO                 
        bin almost_full_cover[228]                          0          1          -    ZERO                 
        bin almost_full_cover[229]                          0          1          -    ZERO                 
        bin almost_full_cover[230]                          0          1          -    ZERO                 
        bin almost_full_cover[231]                          0          1          -    ZERO                 
        bin almost_full_cover[232]                          0          1          -    ZERO                 
        bin almost_full_cover[233]                          0          1          -    ZERO                 
        bin almost_full_cover[234]                          0          1          -    ZERO                 
        bin almost_full_cover[235]                          0          1          -    ZERO                 
        bin almost_full_cover[236]                          0          1          -    ZERO                 
        bin almost_full_cover[237]                          0          1          -    ZERO                 
        bin almost_full_cover[238]                          0          1          -    ZERO                 
        bin almost_full_cover[239]                          0          1          -    ZERO                 
        bin almost_full_cover[240]                          0          1          -    ZERO                 
        bin almost_full_cover[241]                          0          1          -    ZERO                 
        bin almost_full_cover[242]                          0          1          -    ZERO                 
        bin almost_full_cover[243]                          0          1          -    ZERO                 
        bin almost_full_cover[244]                          0          1          -    ZERO                 
        bin almost_full_cover[245]                          0          1          -    ZERO                 
        bin almost_full_cover[246]                          0          1          -    ZERO                 
        bin almost_full_cover[247]                          0          1          -    ZERO                 
        bin almost_full_cover[248]                          0          1          -    ZERO                 
        bin almost_full_cover[249]                          0          1          -    ZERO                 
        bin almost_full_cover[250]                          0          1          -    ZERO                 
        bin almost_full_cover[251]                          0          1          -    ZERO                 
        bin almost_full_cover[252]                          0          1          -    ZERO                 
        bin almost_full_cover[253]                          0          1          -    ZERO                 
        bin almost_full_cover[254]                          0          1          -    ZERO                 
        bin almost_full_cover[255]                       6272          1          -    Covered              
    Coverpoint bit_val                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin value[0]                                    88720          1          -    Covered              
        bin value[1]                                     7008          1          -    Covered              
    Coverpoint bit_num                                100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        bin bit_number[0]                               11966          1          -    Covered              
        bin bit_number[1]                               11966          1          -    Covered              
        bin bit_number[2]                               11966          1          -    Covered              
        bin bit_number[3]                               11966          1          -    Covered              
        bin bit_number[4]                               11966          1          -    Covered              
        bin bit_number[5]                               11966          1          -    Covered              
        bin bit_number[6]                               11966          1          -    Covered              
        bin bit_number[7]                               11966          1          -    Covered              
    Cross cp_a_toggle                                   0.97%        100          -    Uncovered            
        covered/total bins:                                40       4096          -                      
        missing/total bins:                              4056       4096          -                      
        % Hit:                                          0.97%        100          -                      
        Auto, Default and User Defined Bins:
            bin <bit_number[7],value[1],almost_full_cover[255]> 
                                                          784          1          -    Covered              
            bin <bit_number[6],value[1],almost_full_cover[255]> 
                                                          784          1          -    Covered              
            bin <bit_number[5],value[1],almost_full_cover[255]> 
                                                          784          1          -    Covered              
            bin <bit_number[4],value[1],almost_full_cover[255]> 
                                                          784          1          -    Covered              
            bin <bit_number[3],value[1],almost_full_cover[255]> 
                                                          784          1          -    Covered              
            bin <bit_number[2],value[1],almost_full_cover[255]> 
                                                          784          1          -    Covered              
            bin <bit_number[1],value[1],almost_full_cover[255]> 
                                                          784          1          -    Covered              
            bin <bit_number[0],value[1],almost_full_cover[255]> 
                                                          784          1          -    Covered              
            bin <bit_number[6],value[1],almost_full_cover[119]> 
                                                           80          1          -    Covered              
            bin <bit_number[5],value[1],almost_full_cover[119]> 
                                                           80          1          -    Covered              
            bin <bit_number[4],value[1],almost_full_cover[119]> 
                                                           80          1          -    Covered              
            bin <bit_number[2],value[1],almost_full_cover[119]> 
                                                           80          1          -    Covered              
            bin <bit_number[1],value[1],almost_full_cover[119]> 
                                                           80          1          -    Covered              
            bin <bit_number[0],value[1],almost_full_cover[119]> 
                                                           80          1          -    Covered              
            bin <bit_number[7],value[0],almost_full_cover[119]> 
                                                           80          1          -    Covered              
            bin <bit_number[3],value[0],almost_full_cover[119]> 
                                                           80          1          -    Covered              
            bin <bit_number[6],value[1],almost_full_cover[85]> 
                                                           40          1          -    Covered              
            bin <bit_number[4],value[1],almost_full_cover[85]> 
                                                           40          1          -    Covered              
            bin <bit_number[2],value[1],almost_full_cover[85]> 
                                                           40          1          -    Covered              
            bin <bit_number[0],value[1],almost_full_cover[85]> 
                                                           40          1          -    Covered              
            bin <bit_number[7],value[0],almost_full_cover[85]> 
                                                           40          1          -    Covered              
            bin <bit_number[5],value[0],almost_full_cover[85]> 
                                                           40          1          -    Covered              
            bin <bit_number[3],value[0],almost_full_cover[85]> 
                                                           40          1          -    Covered              
            bin <bit_number[1],value[0],almost_full_cover[85]> 
                                                           40          1          -    Covered              
            bin <bit_number[6],value[1],almost_full_cover[68]> 
                                                           48          1          -    Covered              
            bin <bit_number[2],value[1],almost_full_cover[68]> 
                                                           48          1          -    Covered              
            bin <bit_number[7],value[0],almost_full_cover[68]> 
                                                           48          1          -    Covered              
            bin <bit_number[5],value[0],almost_full_cover[68]> 
                                                           48          1          -    Covered              
            bin <bit_number[4],value[0],almost_full_cover[68]> 
                                                           48          1          -    Covered              
            bin <bit_number[3],value[0],almost_full_cover[68]> 
                                                           48          1          -    Covered              
            bin <bit_number[1],value[0],almost_full_cover[68]> 
                                                           48          1          -    Covered              
            bin <bit_number[0],value[0],almost_full_cover[68]> 
                                                           48          1          -    Covered              
            bin <bit_number[7],value[0],almost_full_cover[0]> 
                                                        11014          1          -    Covered              
            bin <bit_number[6],value[0],almost_full_cover[0]> 
                                                        11014          1          -    Covered              
            bin <bit_number[5],value[0],almost_full_cover[0]> 
                                                        11014          1          -    Covered              
            bin <bit_number[4],value[0],almost_full_cover[0]> 
                                                        11014          1          -    Covered              
            bin <bit_number[3],value[0],almost_full_cover[0]> 
                                                        11014          1          -    Covered              
            bin <bit_number[2],value[0],almost_full_cover[0]> 
                                                        11014          1          -    Covered              
            bin <bit_number[1],value[0],almost_full_cover[0]> 
                                                        11014          1          -    Covered              
            bin <bit_number[0],value[0],almost_full_cover[0]> 
                                                        11014          1          -    Covered              
            bin <*,*,almost_full_cover[254]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[253]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[252]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[251]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[250]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[249]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[248]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[247]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[246]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[245]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[244]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[243]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[242]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[241]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[240]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[239]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[238]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[237]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[236]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[235]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[234]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[233]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[232]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[231]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[230]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[229]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[228]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[227]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[226]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[225]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[224]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[223]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[222]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[221]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[220]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[219]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[218]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[217]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[216]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[215]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[214]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[213]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[212]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[211]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[210]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[209]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[208]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[207]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[206]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[205]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[204]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[203]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[202]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[201]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[200]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[199]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[198]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[197]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[196]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[195]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[194]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[193]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[192]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[191]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[190]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[189]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[188]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[187]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[186]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[185]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[184]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[183]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[182]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[181]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[180]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[179]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[178]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[177]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[176]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[175]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[174]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[173]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[172]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[171]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[170]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[169]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[168]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[167]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[166]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[165]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[164]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[163]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[162]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[161]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[160]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[159]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[158]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[157]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[156]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[155]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[154]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[153]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[152]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[151]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[150]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[149]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[148]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[147]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[146]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[145]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[144]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[143]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[142]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[141]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[140]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[139]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[138]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[137]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[136]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[135]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[134]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[133]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[132]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[131]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[130]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[129]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[128]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[127]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[126]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[125]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[124]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[123]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[122]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[121]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[120]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[118]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[117]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[116]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[115]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[114]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[113]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[112]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[111]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[110]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[109]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[108]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[107]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[106]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[105]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[104]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[103]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[102]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[101]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[100]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[99]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[98]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[97]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[96]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[95]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[94]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[93]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[92]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[91]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[90]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[89]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[88]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[87]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[86]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[84]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[83]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[82]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[81]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[80]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[79]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[78]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[77]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[76]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[75]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[74]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[73]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[72]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[71]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[70]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[69]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[67]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[66]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[65]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[64]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[63]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[62]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[61]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[60]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[59]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[58]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[57]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[56]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[55]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[54]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[53]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[52]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[51]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[50]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[49]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[48]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[47]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[46]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[45]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[44]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[43]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[42]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[41]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[40]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[39]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[38]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[37]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[36]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[35]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[34]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[33]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[32]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[31]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[30]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[29]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[28]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[27]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[26]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[25]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[24]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[23]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[22]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[21]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[20]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[19]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[18]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[17]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[16]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[15]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[14]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[13]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[12]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[11]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[10]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[9]>                  0          1         16    ZERO                 
            bin <*,*,almost_full_cover[8]>                  0          1         16    ZERO                 
            bin <*,*,almost_full_cover[7]>                  0          1         16    ZERO                 
            bin <*,*,almost_full_cover[6]>                  0          1         16    ZERO                 
            bin <*,*,almost_full_cover[5]>                  0          1         16    ZERO                 
            bin <*,*,almost_full_cover[4]>                  0          1         16    ZERO                 
            bin <*,*,almost_full_cover[3]>                  0          1         16    ZERO                 
            bin <*,*,almost_full_cover[2]>                  0          1         16    ZERO                 
            bin <*,*,almost_full_cover[1]>                  0          1         16    ZERO                 
            bin <*,value[0],almost_full_cover[255]> 
                                                            0          1          8    ZERO                 
            bin <*,value[1],almost_full_cover[0]>           0          1          8    ZERO                 
            bin <bit_number[7],value[1],almost_full_cover[119]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[3],value[1],almost_full_cover[119]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[6],value[0],almost_full_cover[119]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[5],value[0],almost_full_cover[119]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[4],value[0],almost_full_cover[119]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[2],value[0],almost_full_cover[119]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[1],value[0],almost_full_cover[119]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[0],value[0],almost_full_cover[119]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[7],value[1],almost_full_cover[85]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[5],value[1],almost_full_cover[85]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[3],value[1],almost_full_cover[85]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[1],value[1],almost_full_cover[85]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[6],value[0],almost_full_cover[85]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[4],value[0],almost_full_cover[85]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[2],value[0],almost_full_cover[85]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[0],value[0],almost_full_cover[85]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[7],value[1],almost_full_cover[68]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[5],value[1],almost_full_cover[68]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[4],value[1],almost_full_cover[68]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[3],value[1],almost_full_cover[68]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[1],value[1],almost_full_cover[68]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[0],value[1],almost_full_cover[68]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[6],value[0],almost_full_cover[68]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[2],value[0],almost_full_cover[68]> 
                                                            0          1          1    ZERO                 

=================================================================================
=== Instance: /xsw_test_pkg
=== Design Unit: work.xsw_test_pkg
=================================================================================

Assertion Coverage:
    Assertions                      15        15         0   100.00%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/xsw_test_pkg/xsw_driver/build_phase/immed__16
                     ../../verification/phase9_testcases/phase9_xsw_driver.sv(16)
                                                        0         78
/xsw_test_pkg/xsw_monitor/build_phase/immed__25
                     ../../verification/phase9_testcases/phase9_xsw_monitor.sv(25)
                                                        0         78
/xsw_test_pkg/sanity_test/run_phase/immed__52
                     ../../verification/phase9_testcases/phase9_xsw_test_pkg.sv(52)
                                                        0          6
/xsw_test_pkg/reset_test/run_phase/immed__94
                     ../../verification/phase9_testcases/phase9_xsw_test_pkg.sv(94)
                                                        0          6
/xsw_test_pkg/valid_config_test/run_phase/immed__135
                     ../../verification/phase9_testcases/phase9_xsw_test_pkg.sv(135)
                                                        0          6
/xsw_test_pkg/repeat_config_test/run_phase/immed__177
                     ../../verification/phase9_testcases/phase9_xsw_test_pkg.sv(177)
                                                        0          6
/xsw_test_pkg/none_unique_config_test/run_phase/immed__219
                     ../../verification/phase9_testcases/phase9_xsw_test_pkg.sv(219)
                                                        0          6
/xsw_test_pkg/random_config_test/run_phase/immed__261
                     ../../verification/phase9_testcases/phase9_xsw_test_pkg.sv(261)
                                                        0          6
/xsw_test_pkg/rcv_off_test/run_phase/immed__302
                     ../../verification/phase9_testcases/phase9_xsw_test_pkg.sv(302)
                                                        0          6
/xsw_test_pkg/write_full_test/run_phase/immed__343
                     ../../verification/phase9_testcases/phase9_xsw_test_pkg.sv(343)
                                                        0          6
/xsw_test_pkg/write_random_test/run_phase/immed__384
                     ../../verification/phase9_testcases/phase9_xsw_test_pkg.sv(384)
                                                        0          6
/xsw_test_pkg/addr_in_test/run_phase/immed__425
                     ../../verification/phase9_testcases/phase9_xsw_test_pkg.sv(425)
                                                        0          6
/xsw_test_pkg/rdy_off_test/run_phase/immed__466
                     ../../verification/phase9_testcases/phase9_xsw_test_pkg.sv(466)
                                                        0          6
/xsw_test_pkg/read_random_test/run_phase/immed__507
                     ../../verification/phase9_testcases/phase9_xsw_test_pkg.sv(507)
                                                        0          6
/xsw_test_pkg/read_and_write_test/run_phase/immed__548
                     ../../verification/phase9_testcases/phase9_xsw_test_pkg.sv(548)
                                                        0          6

COVERGROUP COVERAGE:
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE /xsw_coverage/xsw_coverage_inputs/cg_reset       66.66%        100          -    Uncovered            
    covered/total bins:                                     4          6          -                      
    missing/total bins:                                     2          6          -                      
    % Hit:                                             66.66%        100          -                      
    Coverpoint cp_reset                                66.66%        100          -    Uncovered            
        covered/total bins:                                 4          6          -                      
        missing/total bins:                                 2          6          -                      
        % Hit:                                         66.66%        100          -                      
 Covergroup instance \/xsw_coverage::xsw_coverage_inputs::cg_reset  
                                                       66.66%        100          -    Uncovered            
    covered/total bins:                                     4          6          -                      
    missing/total bins:                                     2          6          -                      
    % Hit:                                             66.66%        100          -                      
    Coverpoint cp_reset                                66.66%        100          -    Uncovered            
        covered/total bins:                                 4          6          -                      
        missing/total bins:                                 2          6          -                      
        % Hit:                                         66.66%        100          -                      
        bin resetOn                                        78          1          -    Covered              
        bin resetOff                                    18198          1          -    Covered              
        bin resetTrans0[0=>1]                               0          1          -    ZERO                 
        bin resetTrans0[0=>0]                           18120          1          -    Covered              
        bin resetTrans1[1=>1]                               0          1          -    ZERO                 
        bin resetTrans1[1=>0]                              78          1          -    Covered              
 TYPE /xsw_coverage/xsw_coverage_inputs/cg_data_in     92.50%        100          -    Uncovered            
    covered/total bins:                                    37         40          -                      
    missing/total bins:                                     3         40          -                      
    % Hit:                                             92.50%        100          -                      
    Coverpoint cp_data_in_1                           100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
        bin data_in_max_1                                   2          1          -    Covered              
        bin data_in_range_1[0]                           2334          1          -    Covered              
        bin data_in_range_1[1]                           2274          1          -    Covered              
        bin data_in_range_1[2]                           2232          1          -    Covered              
        bin data_in_range_1[3]                           2166          1          -    Covered              
        bin data_in_range_1[4]                           2184          1          -    Covered              
        bin data_in_range_1[5]                           2422          1          -    Covered              
        bin data_in_range_1[6]                           2306          1          -    Covered              
        bin data_in_range_1[7]                           2358          1          -    Covered              
        bin data_in_min_1                                  78          1          -    Covered              
    Coverpoint cp_data_in_2                            90.00%        100          -    Uncovered            
        covered/total bins:                                 9         10          -                      
        missing/total bins:                                 1         10          -                      
        % Hit:                                         90.00%        100          -                      
        bin data_in_max_2                                   0          1          -    ZERO                 
        bin data_in_range_2[0]                           2274          1          -    Covered              
        bin data_in_range_2[1]                           2270          1          -    Covered              
        bin data_in_range_2[2]                           2338          1          -    Covered              
        bin data_in_range_2[3]                           2262          1          -    Covered              
        bin data_in_range_2[4]                           2366          1          -    Covered              
        bin data_in_range_2[5]                           2298          1          -    Covered              
        bin data_in_range_2[6]                           2268          1          -    Covered              
        bin data_in_range_2[7]                           2200          1          -    Covered              
        bin data_in_min_2                                  78          1          -    Covered              
    Coverpoint cp_data_in_3                            90.00%        100          -    Uncovered            
        covered/total bins:                                 9         10          -                      
        missing/total bins:                                 1         10          -                      
        % Hit:                                         90.00%        100          -                      
        bin data_in_max_3                                   0          1          -    ZERO                 
        bin data_in_range_3[0]                           2352          1          -    Covered              
        bin data_in_range_3[1]                           2362          1          -    Covered              
        bin data_in_range_3[2]                           2192          1          -    Covered              
        bin data_in_range_3[3]                           2202          1          -    Covered              
        bin data_in_range_3[4]                           2210          1          -    Covered              
        bin data_in_range_3[5]                           2286          1          -    Covered              
        bin data_in_range_3[6]                           2378          1          -    Covered              
        bin data_in_range_3[7]                           2294          1          -    Covered              
        bin data_in_min_3                                  78          1          -    Covered              
    Coverpoint cp_data_in_4                            90.00%        100          -    Uncovered            
        covered/total bins:                                 9         10          -                      
        missing/total bins:                                 1         10          -                      
        % Hit:                                         90.00%        100          -                      
        bin data_in_max_4                                   0          1          -    ZERO                 
        bin data_in_range_4[0]                           2298          1          -    Covered              
        bin data_in_range_4[1]                           2262          1          -    Covered              
        bin data_in_range_4[2]                           2324          1          -    Covered              
        bin data_in_range_4[3]                           2444          1          -    Covered              
        bin data_in_range_4[4]                           2116          1          -    Covered              
        bin data_in_range_4[5]                           2362          1          -    Covered              
        bin data_in_range_4[6]                           2182          1          -    Covered              
        bin data_in_range_4[7]                           2288          1          -    Covered              
        bin data_in_min_4                                  78          1          -    Covered              
 TYPE /xsw_coverage/xsw_coverage_inputs/cg_addr_in     90.00%        100          -    Uncovered            
    covered/total bins:                                    36         40          -                      
    missing/total bins:                                     4         40          -                      
    % Hit:                                             90.00%        100          -                      
    Coverpoint cp_addr_in_1                            90.00%        100          -    Uncovered            
        covered/total bins:                                 9         10          -                      
        missing/total bins:                                 1         10          -                      
        % Hit:                                         90.00%        100          -                      
        bin addr_in_max_1                                   0          1          -    ZERO                 
        bin addr_in_range_1[0]                           6982          1          -    Covered              
        bin addr_in_range_1[1]                           1616          1          -    Covered              
        bin addr_in_range_1[2]                           1604          1          -    Covered              
        bin addr_in_range_1[3]                           1680          1          -    Covered              
        bin addr_in_range_1[4]                           1648          1          -    Covered              
        bin addr_in_range_1[5]                           1548          1          -    Covered              
        bin addr_in_range_1[6]                           1666          1          -    Covered              
        bin addr_in_range_1[7]                           1532          1          -    Covered              
        bin addr_in_min_1                                  78          1          -    Covered              
    Coverpoint cp_addr_in_2                            90.00%        100          -    Uncovered            
        covered/total bins:                                 9         10          -                      
        missing/total bins:                                 1         10          -                      
        % Hit:                                         90.00%        100          -                      
        bin addr_in_max_2                                   0          1          -    ZERO                 
        bin addr_in_range_2[0]                           6918          1          -    Covered              
        bin addr_in_range_2[1]                           1548          1          -    Covered              
        bin addr_in_range_2[2]                           1520          1          -    Covered              
        bin addr_in_range_2[3]                           1736          1          -    Covered              
        bin addr_in_range_2[4]                           1680          1          -    Covered              
        bin addr_in_range_2[5]                           1578          1          -    Covered              
        bin addr_in_range_2[6]                           1690          1          -    Covered              
        bin addr_in_range_2[7]                           1606          1          -    Covered              
        bin addr_in_min_2                                  78          1          -    Covered              
    Coverpoint cp_addr_in_3                            90.00%        100          -    Uncovered            
        covered/total bins:                                 9         10          -                      
        missing/total bins:                                 1         10          -                      
        % Hit:                                         90.00%        100          -                      
        bin addr_in_max_3                                   0          1          -    ZERO                 
        bin addr_in_range_3[0]                           6876          1          -    Covered              
        bin addr_in_range_3[1]                           1606          1          -    Covered              
        bin addr_in_range_3[2]                           1646          1          -    Covered              
        bin addr_in_range_3[3]                           1650          1          -    Covered              
        bin addr_in_range_3[4]                           1614          1          -    Covered              
        bin addr_in_range_3[5]                           1646          1          -    Covered              
        bin addr_in_range_3[6]                           1620          1          -    Covered              
        bin addr_in_range_3[7]                           1618          1          -    Covered              
        bin addr_in_min_3                                  78          1          -    Covered              
    Coverpoint cp_addr_in_4                            90.00%        100          -    Uncovered            
        covered/total bins:                                 9         10          -                      
        missing/total bins:                                 1         10          -                      
        % Hit:                                         90.00%        100          -                      
        bin addr_in_max_4                                   0          1          -    ZERO                 
        bin addr_in_range_4[0]                           6924          1          -    Covered              
        bin addr_in_range_4[1]                           1710          1          -    Covered              
        bin addr_in_range_4[2]                           1468          1          -    Covered              
        bin addr_in_range_4[3]                           1738          1          -    Covered              
        bin addr_in_range_4[4]                           1532          1          -    Covered              
        bin addr_in_range_4[5]                           1588          1          -    Covered              
        bin addr_in_range_4[6]                           1718          1          -    Covered              
        bin addr_in_range_4[7]                           1598          1          -    Covered              
        bin addr_in_min_4                                  78          1          -    Covered              
 TYPE /xsw_coverage/xsw_coverage_inputs/cg_data_input_indicators 
                                                       77.86%        100          -    Uncovered            
    covered/total bins:                                   118        288          -                      
    missing/total bins:                                   170        288          -                      
    % Hit:                                             40.97%        100          -                      
    Coverpoint wr_en                                  100.00%        100          -    Covered              
        covered/total bins:                                16         16          -                      
        missing/total bins:                                 0         16          -                      
        % Hit:                                        100.00%        100          -                      
        bin cp_wr_en[0]                                  2578          1          -    Covered              
        bin cp_wr_en[1]                                   290          1          -    Covered              
        bin cp_wr_en[2]                                   240          1          -    Covered              
        bin cp_wr_en[3]                                   322          1          -    Covered              
        bin cp_wr_en[4]                                   238          1          -    Covered              
        bin cp_wr_en[5]                                   234          1          -    Covered              
        bin cp_wr_en[6]                                   284          1          -    Covered              
        bin cp_wr_en[7]                                   248          1          -    Covered              
        bin cp_wr_en[8]                                   268          1          -    Covered              
        bin cp_wr_en[9]                                   356          1          -    Covered              
        bin cp_wr_en[10]                                  214          1          -    Covered              
        bin cp_wr_en[11]                                  276          1          -    Covered              
        bin cp_wr_en[12]                                  286          1          -    Covered              
        bin cp_wr_en[13]                                  230          1          -    Covered              
        bin cp_wr_en[14]                                  238          1          -    Covered              
        bin cp_wr_en[15]                                 2864          1          -    Covered              
    Coverpoint rd_en                                  100.00%        100          -    Covered              
        covered/total bins:                                16         16          -                      
        missing/total bins:                                 0         16          -                      
        % Hit:                                        100.00%        100          -                      
        bin cp_rd_en[0]                                  4584          1          -    Covered              
        bin cp_rd_en[1]                                    96          1          -    Covered              
        bin cp_rd_en[2]                                    70          1          -    Covered              
        bin cp_rd_en[3]                                    80          1          -    Covered              
        bin cp_rd_en[4]                                    76          1          -    Covered              
        bin cp_rd_en[5]                                    80          1          -    Covered              
        bin cp_rd_en[6]                                    90          1          -    Covered              
        bin cp_rd_en[7]                                    62          1          -    Covered              
        bin cp_rd_en[8]                                    82          1          -    Covered              
        bin cp_rd_en[9]                                    68          1          -    Covered              
        bin cp_rd_en[10]                                   96          1          -    Covered              
        bin cp_rd_en[11]                                   90          1          -    Covered              
        bin cp_rd_en[12]                                   90          1          -    Covered              
        bin cp_rd_en[13]                                   86          1          -    Covered              
        bin cp_rd_en[14]                                   80          1          -    Covered              
        bin cp_rd_en[15]                                 1190          1          -    Covered              
    Cross #cross__0#                                   33.59%        100          -    Uncovered            
        covered/total bins:                                86        256          -                      
        missing/total bins:                               170        256          -                      
        % Hit:                                         33.59%        100          -                      
        Auto, Default and User Defined Bins:
            bin <cp_wr_en[14],cp_rd_en[14]>                 1          1          -    Covered              
            bin <cp_wr_en[9],cp_rd_en[4]>                   1          1          -    Covered              
            bin <cp_wr_en[14],cp_rd_en[3]>                  1          1          -    Covered              
            bin <cp_wr_en[13],cp_rd_en[3]>                  1          1          -    Covered              
            bin <cp_wr_en[14],cp_rd_en[7]>                  1          1          -    Covered              
            bin <cp_wr_en[13],cp_rd_en[6]>                  1          1          -    Covered              
            bin <cp_wr_en[0],cp_rd_en[14]>                 35          1          -    Covered              
            bin <cp_wr_en[0],cp_rd_en[13]>                 20          1          -    Covered              
            bin <cp_wr_en[0],cp_rd_en[12]>                 30          1          -    Covered              
            bin <cp_wr_en[0],cp_rd_en[11]>                 53          1          -    Covered              
            bin <cp_wr_en[0],cp_rd_en[10]>                 35          1          -    Covered              
            bin <cp_wr_en[0],cp_rd_en[9]>                  25          1          -    Covered              
            bin <cp_wr_en[0],cp_rd_en[8]>                  38          1          -    Covered              
            bin <cp_wr_en[0],cp_rd_en[7]>                  20          1          -    Covered              
            bin <cp_wr_en[0],cp_rd_en[6]>                  30          1          -    Covered              
            bin <cp_wr_en[0],cp_rd_en[5]>                  30          1          -    Covered              
            bin <cp_wr_en[0],cp_rd_en[4]>                  43          1          -    Covered              
            bin <cp_wr_en[0],cp_rd_en[3]>                  40          1          -    Covered              
            bin <cp_wr_en[0],cp_rd_en[2]>                  24          1          -    Covered              
            bin <cp_wr_en[0],cp_rd_en[1]>                  45          1          -    Covered              
            bin <cp_wr_en[0],cp_rd_en[15]>                756          1          -    Covered              
            bin <cp_wr_en[13],cp_rd_en[15]>                 2          1          -    Covered              
            bin <cp_wr_en[11],cp_rd_en[15]>                 1          1          -    Covered              
            bin <cp_wr_en[8],cp_rd_en[15]>                  1          1          -    Covered              
            bin <cp_wr_en[2],cp_rd_en[15]>                  1          1          -    Covered              
            bin <cp_wr_en[11],cp_rd_en[14]>                 1          1          -    Covered              
            bin <cp_wr_en[7],cp_rd_en[14]>                  2          1          -    Covered              
            bin <cp_wr_en[5],cp_rd_en[14]>                  2          1          -    Covered              
            bin <cp_wr_en[3],cp_rd_en[14]>                  1          1          -    Covered              
            bin <cp_wr_en[2],cp_rd_en[14]>                  1          1          -    Covered              
            bin <cp_wr_en[15],cp_rd_en[13]>                 1          1          -    Covered              
            bin <cp_wr_en[14],cp_rd_en[13]>                 2          1          -    Covered              
            bin <cp_wr_en[12],cp_rd_en[13]>                 1          1          -    Covered              
            bin <cp_wr_en[3],cp_rd_en[13]>                  1          1          -    Covered              
            bin <cp_wr_en[2],cp_rd_en[12]>                  1          1          -    Covered              
            bin <cp_wr_en[14],cp_rd_en[11]>                 1          1          -    Covered              
            bin <cp_wr_en[12],cp_rd_en[11]>                 1          1          -    Covered              
            bin <cp_wr_en[8],cp_rd_en[11]>                  1          1          -    Covered              
            bin <cp_wr_en[3],cp_rd_en[11]>                  1          1          -    Covered              
            bin <cp_wr_en[11],cp_rd_en[10]>                 1          1          -    Covered              
            bin <cp_wr_en[3],cp_rd_en[9]>                   1          1          -    Covered              
            bin <cp_wr_en[2],cp_rd_en[8]>                   1          1          -    Covered              
            bin <cp_wr_en[1],cp_rd_en[8]>                   1          1          -    Covered              
            bin <cp_wr_en[15],cp_rd_en[7]>                  2          1          -    Covered              
            bin <cp_wr_en[11],cp_rd_en[7]>                  1          1          -    Covered              
            bin <cp_wr_en[10],cp_rd_en[7]>                  6          1          -    Covered              
            bin <cp_wr_en[15],cp_rd_en[6]>                  5          1          -    Covered              
            bin <cp_wr_en[14],cp_rd_en[6]>                  1          1          -    Covered              
            bin <cp_wr_en[12],cp_rd_en[6]>                  2          1          -    Covered              
            bin <cp_wr_en[10],cp_rd_en[6]>                  1          1          -    Covered              
            bin <cp_wr_en[9],cp_rd_en[6]>                   6          1          -    Covered              
            bin <cp_wr_en[6],cp_rd_en[6]>                   1          1          -    Covered              
            bin <cp_wr_en[10],cp_rd_en[5]>                  5          1          -    Covered              
            bin <cp_wr_en[6],cp_rd_en[5]>                   1          1          -    Covered              
            bin <cp_wr_en[13],cp_rd_en[4]>                  1          1          -    Covered              
            bin <cp_wr_en[15],cp_rd_en[3]>                  1          1          -    Covered              
            bin <cp_wr_en[14],cp_rd_en[2]>                  2          1          -    Covered              
            bin <cp_wr_en[10],cp_rd_en[2]>                  1          1          -    Covered              
            bin <cp_wr_en[6],cp_rd_en[2]>                   1          1          -    Covered              
            bin <cp_wr_en[1],cp_rd_en[2]>                   1          1          -    Covered              
            bin <cp_wr_en[15],cp_rd_en[1]>                  1          1          -    Covered              
            bin <cp_wr_en[11],cp_rd_en[1]>                  1          1          -    Covered              
            bin <cp_wr_en[10],cp_rd_en[15]>                 2          1          -    Covered              
            bin <cp_wr_en[9],cp_rd_en[13]>                  1          1          -    Covered              
            bin <cp_wr_en[11],cp_rd_en[12]>                 1          1          -    Covered              
            bin <cp_wr_en[10],cp_rd_en[9]>                  1          1          -    Covered              
            bin <cp_wr_en[4],cp_rd_en[5]>                   6          1          -    Covered              
            bin <cp_wr_en[1],cp_rd_en[1]>                   5          1          -    Covered              
            bin <cp_wr_en[11],cp_rd_en[9]>                  1          1          -    Covered              
            bin <cp_wr_en[1],cp_rd_en[5]>                   1          1          -    Covered              
            bin <cp_wr_en[15],cp_rd_en[0]>               2017          1          -    Covered              
            bin <cp_wr_en[14],cp_rd_en[0]>                 46          1          -    Covered              
            bin <cp_wr_en[13],cp_rd_en[0]>                 55          1          -    Covered              
            bin <cp_wr_en[12],cp_rd_en[0]>                 79          1          -    Covered              
            bin <cp_wr_en[11],cp_rd_en[0]>                 69          1          -    Covered              
            bin <cp_wr_en[10],cp_rd_en[0]>                 15          1          -    Covered              
            bin <cp_wr_en[9],cp_rd_en[0]>                 124          1          -    Covered              
            bin <cp_wr_en[8],cp_rd_en[0]>                  70          1          -    Covered              
            bin <cp_wr_en[7],cp_rd_en[0]>                  55          1          -    Covered              
            bin <cp_wr_en[6],cp_rd_en[0]>                  65          1          -    Covered              
            bin <cp_wr_en[5],cp_rd_en[0]>                  45          1          -    Covered              
            bin <cp_wr_en[4],cp_rd_en[0]>                  36          1          -    Covered              
            bin <cp_wr_en[3],cp_rd_en[0]>                  64          1          -    Covered              
            bin <cp_wr_en[2],cp_rd_en[0]>                  61          1          -    Covered              
            bin <cp_wr_en[1],cp_rd_en[0]>                  69          1          -    Covered              
            bin <cp_wr_en[0],cp_rd_en[0]>                 380          1          -    Covered              
            bin <cp_wr_en[15],cp_rd_en[15]>                 0          1          1    ZERO                 
            bin <cp_wr_en[14],cp_rd_en[15]>                 0          1          1    ZERO                 
            bin <cp_wr_en[12],cp_rd_en[15]>                 0          1          1    ZERO                 
            bin <cp_wr_en[9],cp_rd_en[15]>                  0          1          1    ZERO                 
            bin <cp_wr_en[7],cp_rd_en[15]>                  0          1          1    ZERO                 
            bin <cp_wr_en[6],cp_rd_en[15]>                  0          1          1    ZERO                 
            bin <cp_wr_en[5],cp_rd_en[15]>                  0          1          1    ZERO                 
            bin <cp_wr_en[4],cp_rd_en[15]>                  0          1          1    ZERO                 
            bin <cp_wr_en[3],cp_rd_en[15]>                  0          1          1    ZERO                 
            bin <cp_wr_en[1],cp_rd_en[15]>                  0          1          1    ZERO                 
            bin <cp_wr_en[15],cp_rd_en[14]>                 0          1          1    ZERO                 
            bin <cp_wr_en[13],cp_rd_en[14]>                 0          1          1    ZERO                 
            bin <cp_wr_en[12],cp_rd_en[14]>                 0          1          1    ZERO                 
            bin <cp_wr_en[10],cp_rd_en[14]>                 0          1          1    ZERO                 
            bin <cp_wr_en[9],cp_rd_en[14]>                  0          1          1    ZERO                 
            bin <cp_wr_en[8],cp_rd_en[14]>                  0          1          1    ZERO                 
            bin <cp_wr_en[6],cp_rd_en[14]>                  0          1          1    ZERO                 
            bin <cp_wr_en[4],cp_rd_en[14]>                  0          1          1    ZERO                 
            bin <cp_wr_en[1],cp_rd_en[14]>                  0          1          1    ZERO                 
            bin <cp_wr_en[13],cp_rd_en[13]>                 0          1          1    ZERO                 
            bin <cp_wr_en[11],cp_rd_en[13]>                 0          1          1    ZERO                 
            bin <cp_wr_en[10],cp_rd_en[13]>                 0          1          1    ZERO                 
            bin <cp_wr_en[8],cp_rd_en[13]>                  0          1          1    ZERO                 
            bin <cp_wr_en[7],cp_rd_en[13]>                  0          1          1    ZERO                 
            bin <cp_wr_en[6],cp_rd_en[13]>                  0          1          1    ZERO                 
            bin <cp_wr_en[5],cp_rd_en[13]>                  0          1          1    ZERO                 
            bin <cp_wr_en[4],cp_rd_en[13]>                  0          1          1    ZERO                 
            bin <cp_wr_en[2],cp_rd_en[13]>                  0          1          1    ZERO                 
            bin <cp_wr_en[1],cp_rd_en[13]>                  0          1          1    ZERO                 
            bin <cp_wr_en[15],cp_rd_en[12]>                 0          1          1    ZERO                 
            bin <cp_wr_en[14],cp_rd_en[12]>                 0          1          1    ZERO                 
            bin <cp_wr_en[13],cp_rd_en[12]>                 0          1          1    ZERO                 
            bin <cp_wr_en[12],cp_rd_en[12]>                 0          1          1    ZERO                 
            bin <cp_wr_en[10],cp_rd_en[12]>                 0          1          1    ZERO                 
            bin <cp_wr_en[9],cp_rd_en[12]>                  0          1          1    ZERO                 
            bin <cp_wr_en[8],cp_rd_en[12]>                  0          1          1    ZERO                 
            bin <cp_wr_en[7],cp_rd_en[12]>                  0          1          1    ZERO                 
            bin <cp_wr_en[6],cp_rd_en[12]>                  0          1          1    ZERO                 
            bin <cp_wr_en[5],cp_rd_en[12]>                  0          1          1    ZERO                 
            bin <cp_wr_en[4],cp_rd_en[12]>                  0          1          1    ZERO                 
            bin <cp_wr_en[3],cp_rd_en[12]>                  0          1          1    ZERO                 
            bin <cp_wr_en[1],cp_rd_en[12]>                  0          1          1    ZERO                 
            bin <cp_wr_en[15],cp_rd_en[11]>                 0          1          1    ZERO                 
            bin <cp_wr_en[13],cp_rd_en[11]>                 0          1          1    ZERO                 
            bin <cp_wr_en[11],cp_rd_en[11]>                 0          1          1    ZERO                 
            bin <cp_wr_en[10],cp_rd_en[11]>                 0          1          1    ZERO                 
            bin <cp_wr_en[9],cp_rd_en[11]>                  0          1          1    ZERO                 
            bin <cp_wr_en[7],cp_rd_en[11]>                  0          1          1    ZERO                 
            bin <cp_wr_en[6],cp_rd_en[11]>                  0          1          1    ZERO                 
            bin <cp_wr_en[5],cp_rd_en[11]>                  0          1          1    ZERO                 
            bin <cp_wr_en[4],cp_rd_en[11]>                  0          1          1    ZERO                 
            bin <cp_wr_en[2],cp_rd_en[11]>                  0          1          1    ZERO                 
            bin <cp_wr_en[1],cp_rd_en[11]>                  0          1          1    ZERO                 
            bin <cp_wr_en[15],cp_rd_en[10]>                 0          1          1    ZERO                 
            bin <cp_wr_en[14],cp_rd_en[10]>                 0          1          1    ZERO                 
            bin <cp_wr_en[13],cp_rd_en[10]>                 0          1          1    ZERO                 
            bin <cp_wr_en[12],cp_rd_en[10]>                 0          1          1    ZERO                 
            bin <cp_wr_en[10],cp_rd_en[10]>                 0          1          1    ZERO                 
            bin <cp_wr_en[9],cp_rd_en[10]>                  0          1          1    ZERO                 
            bin <cp_wr_en[8],cp_rd_en[10]>                  0          1          1    ZERO                 
            bin <cp_wr_en[7],cp_rd_en[10]>                  0          1          1    ZERO                 
            bin <cp_wr_en[6],cp_rd_en[10]>                  0          1          1    ZERO                 
            bin <cp_wr_en[5],cp_rd_en[10]>                  0          1          1    ZERO                 
            bin <cp_wr_en[4],cp_rd_en[10]>                  0          1          1    ZERO                 
            bin <cp_wr_en[3],cp_rd_en[10]>                  0          1          1    ZERO                 
            bin <cp_wr_en[2],cp_rd_en[10]>                  0          1          1    ZERO                 
            bin <cp_wr_en[1],cp_rd_en[10]>                  0          1          1    ZERO                 
            bin <cp_wr_en[15],cp_rd_en[9]>                  0          1          1    ZERO                 
            bin <cp_wr_en[14],cp_rd_en[9]>                  0          1          1    ZERO                 
            bin <cp_wr_en[13],cp_rd_en[9]>                  0          1          1    ZERO                 
            bin <cp_wr_en[12],cp_rd_en[9]>                  0          1          1    ZERO                 
            bin <cp_wr_en[9],cp_rd_en[9]>                   0          1          1    ZERO                 
            bin <cp_wr_en[8],cp_rd_en[9]>                   0          1          1    ZERO                 
            bin <cp_wr_en[7],cp_rd_en[9]>                   0          1          1    ZERO                 
            bin <cp_wr_en[6],cp_rd_en[9]>                   0          1          1    ZERO                 
            bin <cp_wr_en[5],cp_rd_en[9]>                   0          1          1    ZERO                 
            bin <cp_wr_en[4],cp_rd_en[9]>                   0          1          1    ZERO                 
            bin <cp_wr_en[2],cp_rd_en[9]>                   0          1          1    ZERO                 
            bin <cp_wr_en[1],cp_rd_en[9]>                   0          1          1    ZERO                 
            bin <cp_wr_en[15],cp_rd_en[8]>                  0          1          1    ZERO                 
            bin <cp_wr_en[14],cp_rd_en[8]>                  0          1          1    ZERO                 
            bin <cp_wr_en[13],cp_rd_en[8]>                  0          1          1    ZERO                 
            bin <cp_wr_en[12],cp_rd_en[8]>                  0          1          1    ZERO                 
            bin <cp_wr_en[11],cp_rd_en[8]>                  0          1          1    ZERO                 
            bin <cp_wr_en[10],cp_rd_en[8]>                  0          1          1    ZERO                 
            bin <cp_wr_en[9],cp_rd_en[8]>                   0          1          1    ZERO                 
            bin <cp_wr_en[8],cp_rd_en[8]>                   0          1          1    ZERO                 
            bin <cp_wr_en[7],cp_rd_en[8]>                   0          1          1    ZERO                 
            bin <cp_wr_en[6],cp_rd_en[8]>                   0          1          1    ZERO                 
            bin <cp_wr_en[5],cp_rd_en[8]>                   0          1          1    ZERO                 
            bin <cp_wr_en[4],cp_rd_en[8]>                   0          1          1    ZERO                 
            bin <cp_wr_en[3],cp_rd_en[8]>                   0          1          1    ZERO                 
            bin <cp_wr_en[13],cp_rd_en[7]>                  0          1          1    ZERO                 
            bin <cp_wr_en[12],cp_rd_en[7]>                  0          1          1    ZERO                 
            bin <cp_wr_en[9],cp_rd_en[7]>                   0          1          1    ZERO                 
            bin <cp_wr_en[8],cp_rd_en[7]>                   0          1          1    ZERO                 
            bin <cp_wr_en[7],cp_rd_en[7]>                   0          1          1    ZERO                 
            bin <cp_wr_en[6],cp_rd_en[7]>                   0          1          1    ZERO                 
            bin <cp_wr_en[5],cp_rd_en[7]>                   0          1          1    ZERO                 
            bin <cp_wr_en[4],cp_rd_en[7]>                   0          1          1    ZERO                 
            bin <cp_wr_en[3],cp_rd_en[7]>                   0          1          1    ZERO                 
            bin <cp_wr_en[2],cp_rd_en[7]>                   0          1          1    ZERO                 
            bin <cp_wr_en[1],cp_rd_en[7]>                   0          1          1    ZERO                 
            bin <cp_wr_en[11],cp_rd_en[6]>                  0          1          1    ZERO                 
            bin <cp_wr_en[8],cp_rd_en[6]>                   0          1          1    ZERO                 
            bin <cp_wr_en[7],cp_rd_en[6]>                   0          1          1    ZERO                 
            bin <cp_wr_en[5],cp_rd_en[6]>                   0          1          1    ZERO                 
            bin <cp_wr_en[4],cp_rd_en[6]>                   0          1          1    ZERO                 
            bin <cp_wr_en[3],cp_rd_en[6]>                   0          1          1    ZERO                 
            bin <cp_wr_en[2],cp_rd_en[6]>                   0          1          1    ZERO                 
            bin <cp_wr_en[1],cp_rd_en[6]>                   0          1          1    ZERO                 
            bin <cp_wr_en[15],cp_rd_en[5]>                  0          1          1    ZERO                 
            bin <cp_wr_en[14],cp_rd_en[5]>                  0          1          1    ZERO                 
            bin <cp_wr_en[13],cp_rd_en[5]>                  0          1          1    ZERO                 
            bin <cp_wr_en[12],cp_rd_en[5]>                  0          1          1    ZERO                 
            bin <cp_wr_en[11],cp_rd_en[5]>                  0          1          1    ZERO                 
            bin <cp_wr_en[9],cp_rd_en[5]>                   0          1          1    ZERO                 
            bin <cp_wr_en[8],cp_rd_en[5]>                   0          1          1    ZERO                 
            bin <cp_wr_en[7],cp_rd_en[5]>                   0          1          1    ZERO                 
            bin <cp_wr_en[5],cp_rd_en[5]>                   0          1          1    ZERO                 
            bin <cp_wr_en[3],cp_rd_en[5]>                   0          1          1    ZERO                 
            bin <cp_wr_en[2],cp_rd_en[5]>                   0          1          1    ZERO                 
            bin <cp_wr_en[15],cp_rd_en[4]>                  0          1          1    ZERO                 
            bin <cp_wr_en[14],cp_rd_en[4]>                  0          1          1    ZERO                 
            bin <cp_wr_en[12],cp_rd_en[4]>                  0          1          1    ZERO                 
            bin <cp_wr_en[11],cp_rd_en[4]>                  0          1          1    ZERO                 
            bin <cp_wr_en[10],cp_rd_en[4]>                  0          1          1    ZERO                 
            bin <cp_wr_en[8],cp_rd_en[4]>                   0          1          1    ZERO                 
            bin <cp_wr_en[7],cp_rd_en[4]>                   0          1          1    ZERO                 
            bin <cp_wr_en[6],cp_rd_en[4]>                   0          1          1    ZERO                 
            bin <cp_wr_en[5],cp_rd_en[4]>                   0          1          1    ZERO                 
            bin <cp_wr_en[4],cp_rd_en[4]>                   0          1          1    ZERO                 
            bin <cp_wr_en[3],cp_rd_en[4]>                   0          1          1    ZERO                 
            bin <cp_wr_en[2],cp_rd_en[4]>                   0          1          1    ZERO                 
            bin <cp_wr_en[1],cp_rd_en[4]>                   0          1          1    ZERO                 
            bin <cp_wr_en[12],cp_rd_en[3]>                  0          1          1    ZERO                 
            bin <cp_wr_en[11],cp_rd_en[3]>                  0          1          1    ZERO                 
            bin <cp_wr_en[10],cp_rd_en[3]>                  0          1          1    ZERO                 
            bin <cp_wr_en[9],cp_rd_en[3]>                   0          1          1    ZERO                 
            bin <cp_wr_en[8],cp_rd_en[3]>                   0          1          1    ZERO                 
            bin <cp_wr_en[7],cp_rd_en[3]>                   0          1          1    ZERO                 
            bin <cp_wr_en[6],cp_rd_en[3]>                   0          1          1    ZERO                 
            bin <cp_wr_en[5],cp_rd_en[3]>                   0          1          1    ZERO                 
            bin <cp_wr_en[4],cp_rd_en[3]>                   0          1          1    ZERO                 
            bin <cp_wr_en[3],cp_rd_en[3]>                   0          1          1    ZERO                 
            bin <cp_wr_en[2],cp_rd_en[3]>                   0          1          1    ZERO                 
            bin <cp_wr_en[1],cp_rd_en[3]>                   0          1          1    ZERO                 
            bin <cp_wr_en[15],cp_rd_en[2]>                  0          1          1    ZERO                 
            bin <cp_wr_en[13],cp_rd_en[2]>                  0          1          1    ZERO                 
            bin <cp_wr_en[12],cp_rd_en[2]>                  0          1          1    ZERO                 
            bin <cp_wr_en[11],cp_rd_en[2]>                  0          1          1    ZERO                 
            bin <cp_wr_en[9],cp_rd_en[2]>                   0          1          1    ZERO                 
            bin <cp_wr_en[8],cp_rd_en[2]>                   0          1          1    ZERO                 
            bin <cp_wr_en[7],cp_rd_en[2]>                   0          1          1    ZERO                 
            bin <cp_wr_en[5],cp_rd_en[2]>                   0          1          1    ZERO                 
            bin <cp_wr_en[4],cp_rd_en[2]>                   0          1          1    ZERO                 
            bin <cp_wr_en[3],cp_rd_en[2]>                   0          1          1    ZERO                 
            bin <cp_wr_en[2],cp_rd_en[2]>                   0          1          1    ZERO                 
            bin <cp_wr_en[14],cp_rd_en[1]>                  0          1          1    ZERO                 
            bin <cp_wr_en[13],cp_rd_en[1]>                  0          1          1    ZERO                 
            bin <cp_wr_en[12],cp_rd_en[1]>                  0          1          1    ZERO                 
            bin <cp_wr_en[10],cp_rd_en[1]>                  0          1          1    ZERO                 
            bin <cp_wr_en[9],cp_rd_en[1]>                   0          1          1    ZERO                 
            bin <cp_wr_en[8],cp_rd_en[1]>                   0          1          1    ZERO                 
            bin <cp_wr_en[7],cp_rd_en[1]>                   0          1          1    ZERO                 
            bin <cp_wr_en[6],cp_rd_en[1]>                   0          1          1    ZERO                 
            bin <cp_wr_en[5],cp_rd_en[1]>                   0          1          1    ZERO                 
            bin <cp_wr_en[4],cp_rd_en[1]>                   0          1          1    ZERO                 
            bin <cp_wr_en[3],cp_rd_en[1]>                   0          1          1    ZERO                 
            bin <cp_wr_en[2],cp_rd_en[1]>                   0          1          1    ZERO                 
 TYPE /xsw_coverage/xsw_coverage_inputs/cg_wr_en_toggle 
                                                       87.50%        100          -    Uncovered            
    covered/total bins:                                    86        150          -                      
    missing/total bins:                                    64        150          -                      
    % Hit:                                             57.33%        100          -                      
    Coverpoint #coverpoint__0# [2]                      0.00%        100          -    ZERO                 
        covered/total bins:                                 0          0          -                      
        missing/total bins:                                 0          0          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint #coverpoint__1# [2]                      0.00%        100          -    ZERO                 
        covered/total bins:                                 0          0          -                      
        missing/total bins:                                 0          0          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint #coverpoint__2# [2]                      0.00%        100          -    ZERO                 
        covered/total bins:                                 0          0          -                      
        missing/total bins:                                 0          0          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint #coverpoint__3# [2]                      0.00%        100          -    ZERO                 
        covered/total bins:                                 0          0          -                      
        missing/total bins:                                 0          0          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint wr_en                                  100.00%        100          -    Covered              
        covered/total bins:                                16         16          -                      
        missing/total bins:                                 0         16          -                      
        % Hit:                                        100.00%        100          -                      
        bin full_cover[0]                                8044          1          -    Covered              
        bin full_cover[1]                                 772          1          -    Covered              
        bin full_cover[2]                                 600          1          -    Covered              
        bin full_cover[3]                                 812          1          -    Covered              
        bin full_cover[4]                                 572          1          -    Covered              
        bin full_cover[5]                                 604          1          -    Covered              
        bin full_cover[6]                                 792          1          -    Covered              
        bin full_cover[7]                                 664          1          -    Covered              
        bin full_cover[8]                                 712          1          -    Covered              
        bin full_cover[9]                                 976          1          -    Covered              
        bin full_cover[10]                                516          1          -    Covered              
        bin full_cover[11]                                704          1          -    Covered              
        bin full_cover[12]                                756          1          -    Covered              
        bin full_cover[13]                                564          1          -    Covered              
        bin full_cover[14]                                580          1          -    Covered              
        bin full_cover[15]                               8576          1          -    Covered              
    Coverpoint bit_val                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin value[0]                                    23757          1          -    Covered              
        bin value[1]                                    24107          1          -    Covered              
    Coverpoint bit_num                                100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin bit_number[0]                               11966          1          -    Covered              
        bin bit_number[1]                               11966          1          -    Covered              
        bin bit_number[2]                               11966          1          -    Covered              
        bin bit_number[3]                               11966          1          -    Covered              
    Cross cp_a_toggle                                  50.00%        100          -    Uncovered            
        covered/total bins:                                64        128          -                      
        missing/total bins:                                64        128          -                      
        % Hit:                                         50.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <bit_number[3],value[1],full_cover[15]> 
                                                         2144          1          -    Covered              
            bin <bit_number[2],value[1],full_cover[15]> 
                                                         2144          1          -    Covered              
            bin <bit_number[1],value[1],full_cover[15]> 
                                                         2144          1          -    Covered              
            bin <bit_number[0],value[1],full_cover[15]> 
                                                         2144          1          -    Covered              
            bin <bit_number[3],value[1],full_cover[14]> 
                                                          145          1          -    Covered              
            bin <bit_number[2],value[1],full_cover[14]> 
                                                          145          1          -    Covered              
            bin <bit_number[1],value[1],full_cover[14]> 
                                                          145          1          -    Covered              
            bin <bit_number[0],value[0],full_cover[14]> 
                                                          145          1          -    Covered              
            bin <bit_number[3],value[1],full_cover[13]> 
                                                          141          1          -    Covered              
            bin <bit_number[2],value[1],full_cover[13]> 
                                                          141          1          -    Covered              
            bin <bit_number[0],value[1],full_cover[13]> 
                                                          141          1          -    Covered              
            bin <bit_number[1],value[0],full_cover[13]> 
                                                          141          1          -    Covered              
            bin <bit_number[3],value[1],full_cover[12]> 
                                                          189          1          -    Covered              
            bin <bit_number[2],value[1],full_cover[12]> 
                                                          189          1          -    Covered              
            bin <bit_number[1],value[0],full_cover[12]> 
                                                          189          1          -    Covered              
            bin <bit_number[0],value[0],full_cover[12]> 
                                                          189          1          -    Covered              
            bin <bit_number[3],value[1],full_cover[11]> 
                                                          176          1          -    Covered              
            bin <bit_number[1],value[1],full_cover[11]> 
                                                          176          1          -    Covered              
            bin <bit_number[0],value[1],full_cover[11]> 
                                                          176          1          -    Covered              
            bin <bit_number[2],value[0],full_cover[11]> 
                                                          176          1          -    Covered              
            bin <bit_number[3],value[1],full_cover[10]> 
                                                          129          1          -    Covered              
            bin <bit_number[1],value[1],full_cover[10]> 
                                                          129          1          -    Covered              
            bin <bit_number[2],value[0],full_cover[10]> 
                                                          129          1          -    Covered              
            bin <bit_number[0],value[0],full_cover[10]> 
                                                          129          1          -    Covered              
            bin <bit_number[3],value[1],full_cover[9]> 
                                                          244          1          -    Covered              
            bin <bit_number[0],value[1],full_cover[9]> 
                                                          244          1          -    Covered              
            bin <bit_number[2],value[0],full_cover[9]> 
                                                          244          1          -    Covered              
            bin <bit_number[1],value[0],full_cover[9]> 
                                                          244          1          -    Covered              
            bin <bit_number[3],value[1],full_cover[8]> 
                                                          178          1          -    Covered              
            bin <bit_number[2],value[0],full_cover[8]> 
                                                          178          1          -    Covered              
            bin <bit_number[1],value[0],full_cover[8]> 
                                                          178          1          -    Covered              
            bin <bit_number[0],value[0],full_cover[8]> 
                                                          178          1          -    Covered              
            bin <bit_number[2],value[1],full_cover[7]> 
                                                          166          1          -    Covered              
            bin <bit_number[1],value[1],full_cover[7]> 
                                                          166          1          -    Covered              
            bin <bit_number[0],value[1],full_cover[7]> 
                                                          166          1          -    Covered              
            bin <bit_number[3],value[0],full_cover[7]> 
                                                          166          1          -    Covered              
            bin <bit_number[2],value[1],full_cover[6]> 
                                                          198          1          -    Covered              
            bin <bit_number[1],value[1],full_cover[6]> 
                                                          198          1          -    Covered              
            bin <bit_number[3],value[0],full_cover[6]> 
                                                          198          1          -    Covered              
            bin <bit_number[0],value[0],full_cover[6]> 
                                                          198          1          -    Covered              
            bin <bit_number[2],value[1],full_cover[5]> 
                                                          151          1          -    Covered              
            bin <bit_number[0],value[1],full_cover[5]> 
                                                          151          1          -    Covered              
            bin <bit_number[3],value[0],full_cover[5]> 
                                                          151          1          -    Covered              
            bin <bit_number[1],value[0],full_cover[5]> 
                                                          151          1          -    Covered              
            bin <bit_number[2],value[1],full_cover[4]> 
                                                          143          1          -    Covered              
            bin <bit_number[3],value[0],full_cover[4]> 
                                                          143          1          -    Covered              
            bin <bit_number[1],value[0],full_cover[4]> 
                                                          143          1          -    Covered              
            bin <bit_number[0],value[0],full_cover[4]> 
                                                          143          1          -    Covered              
            bin <bit_number[1],value[1],full_cover[3]> 
                                                          203          1          -    Covered              
            bin <bit_number[0],value[1],full_cover[3]> 
                                                          203          1          -    Covered              
            bin <bit_number[3],value[0],full_cover[3]> 
                                                          203          1          -    Covered              
            bin <bit_number[2],value[0],full_cover[3]> 
                                                          203          1          -    Covered              
            bin <bit_number[1],value[1],full_cover[2]> 
                                                          150          1          -    Covered              
            bin <bit_number[3],value[0],full_cover[2]> 
                                                          150          1          -    Covered              
            bin <bit_number[2],value[0],full_cover[2]> 
                                                          150          1          -    Covered              
            bin <bit_number[0],value[0],full_cover[2]> 
                                                          150          1          -    Covered              
            bin <bit_number[0],value[1],full_cover[1]> 
                                                          193          1          -    Covered              
            bin <bit_number[3],value[0],full_cover[1]> 
                                                          193          1          -    Covered              
            bin <bit_number[2],value[0],full_cover[1]> 
                                                          193          1          -    Covered              
            bin <bit_number[1],value[0],full_cover[1]> 
                                                          193          1          -    Covered              
            bin <bit_number[3],value[0],full_cover[0]> 
                                                         2011          1          -    Covered              
            bin <bit_number[2],value[0],full_cover[0]> 
                                                         2011          1          -    Covered              
            bin <bit_number[1],value[0],full_cover[0]> 
                                                         2011          1          -    Covered              
            bin <bit_number[0],value[0],full_cover[0]> 
                                                         2011          1          -    Covered              
            bin <*,value[0],full_cover[15]>                 0          1          4    ZERO                 
            bin <*,value[1],full_cover[0]>                  0          1          4    ZERO                 
            bin <bit_number[0],value[1],full_cover[14]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[3],value[0],full_cover[14]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[2],value[0],full_cover[14]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[1],value[0],full_cover[14]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[1],value[1],full_cover[13]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[3],value[0],full_cover[13]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[2],value[0],full_cover[13]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[0],value[0],full_cover[13]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[1],value[1],full_cover[12]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[0],value[1],full_cover[12]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[3],value[0],full_cover[12]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[2],value[0],full_cover[12]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[2],value[1],full_cover[11]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[3],value[0],full_cover[11]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[1],value[0],full_cover[11]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[0],value[0],full_cover[11]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[2],value[1],full_cover[10]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[0],value[1],full_cover[10]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[3],value[0],full_cover[10]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[1],value[0],full_cover[10]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[2],value[1],full_cover[9]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[1],value[1],full_cover[9]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[3],value[0],full_cover[9]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[0],value[0],full_cover[9]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[2],value[1],full_cover[8]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[1],value[1],full_cover[8]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[0],value[1],full_cover[8]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[3],value[0],full_cover[8]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[3],value[1],full_cover[7]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[2],value[0],full_cover[7]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[1],value[0],full_cover[7]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[0],value[0],full_cover[7]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[3],value[1],full_cover[6]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[0],value[1],full_cover[6]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[2],value[0],full_cover[6]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[1],value[0],full_cover[6]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[3],value[1],full_cover[5]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[1],value[1],full_cover[5]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[2],value[0],full_cover[5]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[0],value[0],full_cover[5]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[3],value[1],full_cover[4]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[1],value[1],full_cover[4]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[0],value[1],full_cover[4]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[2],value[0],full_cover[4]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[3],value[1],full_cover[3]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[2],value[1],full_cover[3]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[1],value[0],full_cover[3]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[0],value[0],full_cover[3]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[3],value[1],full_cover[2]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[2],value[1],full_cover[2]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[0],value[1],full_cover[2]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[1],value[0],full_cover[2]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[3],value[1],full_cover[1]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[2],value[1],full_cover[1]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[1],value[1],full_cover[1]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[0],value[0],full_cover[1]> 
                                                            0          1          1    ZERO                 
 Covergroup instance \/xsw_coverage::xsw_coverage_inputs::cg_wr_en_toggle  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    16         16          -                      
    missing/total bins:                                     0         16          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint #coverpoint__0#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin trans0[0=>1]                                 1267          1          -    Covered              
        bin trans0[0=>0]                                 1818          1          -    Covered              
        bin trans1[1=>1]                                 1947          1          -    Covered              
        bin trans1[1=>0]                                 1265          1          -    Covered              
    Coverpoint #coverpoint__1#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin trans0[0=>1]                                 1296          1          -    Covered              
        bin trans0[0=>0]                                 1773          1          -    Covered              
        bin trans1[1=>1]                                 1934          1          -    Covered              
        bin trans1[1=>0]                                 1294          1          -    Covered              
    Coverpoint #coverpoint__2#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin trans0[0=>1]                                 1296          1          -    Covered              
        bin trans0[0=>0]                                 1842          1          -    Covered              
        bin trans1[1=>1]                                 1867          1          -    Covered              
        bin trans1[1=>0]                                 1292          1          -    Covered              
    Coverpoint #coverpoint__3#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin trans0[0=>1]                                 1282          1          -    Covered              
        bin trans0[0=>0]                                 1782          1          -    Covered              
        bin trans1[1=>1]                                 1958          1          -    Covered              
        bin trans1[1=>0]                                 1275          1          -    Covered              
 TYPE /xsw_coverage/xsw_coverage_inputs/cg_rd_en_toggle 
                                                       87.50%        100          -    Uncovered            
    covered/total bins:                                    86        150          -                      
    missing/total bins:                                    64        150          -                      
    % Hit:                                             57.33%        100          -                      
    Coverpoint #coverpoint__0# [2]                      0.00%        100          -    ZERO                 
        covered/total bins:                                 0          0          -                      
        missing/total bins:                                 0          0          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint #coverpoint__1# [2]                      0.00%        100          -    ZERO                 
        covered/total bins:                                 0          0          -                      
        missing/total bins:                                 0          0          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint #coverpoint__2# [2]                      0.00%        100          -    ZERO                 
        covered/total bins:                                 0          0          -                      
        missing/total bins:                                 0          0          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint #coverpoint__3# [2]                      0.00%        100          -    ZERO                 
        covered/total bins:                                 0          0          -                      
        missing/total bins:                                 0          0          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint rd_en                                  100.00%        100          -    Covered              
        covered/total bins:                                16         16          -                      
        missing/total bins:                                 0         16          -                      
        % Hit:                                        100.00%        100          -                      
        bin full_cover[0]                               14704          1          -    Covered              
        bin full_cover[1]                                 272          1          -    Covered              
        bin full_cover[2]                                 196          1          -    Covered              
        bin full_cover[3]                                 232          1          -    Covered              
        bin full_cover[4]                                 232          1          -    Covered              
        bin full_cover[5]                                 232          1          -    Covered              
        bin full_cover[6]                                 252          1          -    Covered              
        bin full_cover[7]                                 164          1          -    Covered              
        bin full_cover[8]                                 228          1          -    Covered              
        bin full_cover[9]                                 184          1          -    Covered              
        bin full_cover[10]                                272          1          -    Covered              
        bin full_cover[11]                                268          1          -    Covered              
        bin full_cover[12]                                236          1          -    Covered              
        bin full_cover[13]                                228          1          -    Covered              
        bin full_cover[14]                                224          1          -    Covered              
        bin full_cover[15]                               3148          1          -    Covered              
    Coverpoint bit_val                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin value[0]                                    29889          1          -    Covered              
        bin value[1]                                    17975          1          -    Covered              
    Coverpoint bit_num                                100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin bit_number[0]                               11966          1          -    Covered              
        bin bit_number[1]                               11966          1          -    Covered              
        bin bit_number[2]                               11966          1          -    Covered              
        bin bit_number[3]                               11966          1          -    Covered              
    Cross cp_a_toggle                                  50.00%        100          -    Uncovered            
        covered/total bins:                                64        128          -                      
        missing/total bins:                                64        128          -                      
        % Hit:                                         50.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <bit_number[3],value[1],full_cover[11]> 
                                                           67          1          -    Covered              
            bin <bit_number[1],value[1],full_cover[11]> 
                                                           67          1          -    Covered              
            bin <bit_number[0],value[1],full_cover[11]> 
                                                           67          1          -    Covered              
            bin <bit_number[2],value[0],full_cover[11]> 
                                                           67          1          -    Covered              
            bin <bit_number[2],value[1],full_cover[4]> 
                                                           58          1          -    Covered              
            bin <bit_number[3],value[0],full_cover[4]> 
                                                           58          1          -    Covered              
            bin <bit_number[1],value[0],full_cover[4]> 
                                                           58          1          -    Covered              
            bin <bit_number[0],value[0],full_cover[4]> 
                                                           58          1          -    Covered              
            bin <bit_number[1],value[1],full_cover[3]> 
                                                           58          1          -    Covered              
            bin <bit_number[0],value[1],full_cover[3]> 
                                                           58          1          -    Covered              
            bin <bit_number[3],value[0],full_cover[3]> 
                                                           58          1          -    Covered              
            bin <bit_number[2],value[0],full_cover[3]> 
                                                           58          1          -    Covered              
            bin <bit_number[3],value[1],full_cover[15]> 
                                                          787          1          -    Covered              
            bin <bit_number[2],value[1],full_cover[15]> 
                                                          787          1          -    Covered              
            bin <bit_number[1],value[1],full_cover[15]> 
                                                          787          1          -    Covered              
            bin <bit_number[0],value[1],full_cover[15]> 
                                                          787          1          -    Covered              
            bin <bit_number[3],value[1],full_cover[14]> 
                                                           56          1          -    Covered              
            bin <bit_number[2],value[1],full_cover[14]> 
                                                           56          1          -    Covered              
            bin <bit_number[1],value[1],full_cover[14]> 
                                                           56          1          -    Covered              
            bin <bit_number[0],value[0],full_cover[14]> 
                                                           56          1          -    Covered              
            bin <bit_number[3],value[1],full_cover[13]> 
                                                           57          1          -    Covered              
            bin <bit_number[2],value[1],full_cover[13]> 
                                                           57          1          -    Covered              
            bin <bit_number[0],value[1],full_cover[13]> 
                                                           57          1          -    Covered              
            bin <bit_number[1],value[0],full_cover[13]> 
                                                           57          1          -    Covered              
            bin <bit_number[3],value[1],full_cover[12]> 
                                                           59          1          -    Covered              
            bin <bit_number[2],value[1],full_cover[12]> 
                                                           59          1          -    Covered              
            bin <bit_number[1],value[0],full_cover[12]> 
                                                           59          1          -    Covered              
            bin <bit_number[0],value[0],full_cover[12]> 
                                                           59          1          -    Covered              
            bin <bit_number[3],value[1],full_cover[10]> 
                                                           68          1          -    Covered              
            bin <bit_number[1],value[1],full_cover[10]> 
                                                           68          1          -    Covered              
            bin <bit_number[2],value[0],full_cover[10]> 
                                                           68          1          -    Covered              
            bin <bit_number[0],value[0],full_cover[10]> 
                                                           68          1          -    Covered              
            bin <bit_number[3],value[1],full_cover[9]> 
                                                           46          1          -    Covered              
            bin <bit_number[0],value[1],full_cover[9]> 
                                                           46          1          -    Covered              
            bin <bit_number[2],value[0],full_cover[9]> 
                                                           46          1          -    Covered              
            bin <bit_number[1],value[0],full_cover[9]> 
                                                           46          1          -    Covered              
            bin <bit_number[3],value[1],full_cover[8]> 
                                                           57          1          -    Covered              
            bin <bit_number[2],value[0],full_cover[8]> 
                                                           57          1          -    Covered              
            bin <bit_number[1],value[0],full_cover[8]> 
                                                           57          1          -    Covered              
            bin <bit_number[0],value[0],full_cover[8]> 
                                                           57          1          -    Covered              
            bin <bit_number[2],value[1],full_cover[7]> 
                                                           41          1          -    Covered              
            bin <bit_number[1],value[1],full_cover[7]> 
                                                           41          1          -    Covered              
            bin <bit_number[0],value[1],full_cover[7]> 
                                                           41          1          -    Covered              
            bin <bit_number[3],value[0],full_cover[7]> 
                                                           41          1          -    Covered              
            bin <bit_number[2],value[1],full_cover[6]> 
                                                           63          1          -    Covered              
            bin <bit_number[1],value[1],full_cover[6]> 
                                                           63          1          -    Covered              
            bin <bit_number[3],value[0],full_cover[6]> 
                                                           63          1          -    Covered              
            bin <bit_number[0],value[0],full_cover[6]> 
                                                           63          1          -    Covered              
            bin <bit_number[2],value[1],full_cover[5]> 
                                                           58          1          -    Covered              
            bin <bit_number[0],value[1],full_cover[5]> 
                                                           58          1          -    Covered              
            bin <bit_number[3],value[0],full_cover[5]> 
                                                           58          1          -    Covered              
            bin <bit_number[1],value[0],full_cover[5]> 
                                                           58          1          -    Covered              
            bin <bit_number[1],value[1],full_cover[2]> 
                                                           49          1          -    Covered              
            bin <bit_number[3],value[0],full_cover[2]> 
                                                           49          1          -    Covered              
            bin <bit_number[2],value[0],full_cover[2]> 
                                                           49          1          -    Covered              
            bin <bit_number[0],value[0],full_cover[2]> 
                                                           49          1          -    Covered              
            bin <bit_number[0],value[1],full_cover[1]> 
                                                           68          1          -    Covered              
            bin <bit_number[3],value[0],full_cover[1]> 
                                                           68          1          -    Covered              
            bin <bit_number[2],value[0],full_cover[1]> 
                                                           68          1          -    Covered              
            bin <bit_number[1],value[0],full_cover[1]> 
                                                           68          1          -    Covered              
            bin <bit_number[3],value[0],full_cover[0]> 
                                                         3676          1          -    Covered              
            bin <bit_number[2],value[0],full_cover[0]> 
                                                         3676          1          -    Covered              
            bin <bit_number[1],value[0],full_cover[0]> 
                                                         3676          1          -    Covered              
            bin <bit_number[0],value[0],full_cover[0]> 
                                                         3676          1          -    Covered              
            bin <*,value[0],full_cover[15]>                 0          1          4    ZERO                 
            bin <*,value[1],full_cover[0]>                  0          1          4    ZERO                 
            bin <bit_number[0],value[1],full_cover[14]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[3],value[0],full_cover[14]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[2],value[0],full_cover[14]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[1],value[0],full_cover[14]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[1],value[1],full_cover[13]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[3],value[0],full_cover[13]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[2],value[0],full_cover[13]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[0],value[0],full_cover[13]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[1],value[1],full_cover[12]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[0],value[1],full_cover[12]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[3],value[0],full_cover[12]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[2],value[0],full_cover[12]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[2],value[1],full_cover[11]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[3],value[0],full_cover[11]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[1],value[0],full_cover[11]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[0],value[0],full_cover[11]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[2],value[1],full_cover[10]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[0],value[1],full_cover[10]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[3],value[0],full_cover[10]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[1],value[0],full_cover[10]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[2],value[1],full_cover[9]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[1],value[1],full_cover[9]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[3],value[0],full_cover[9]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[0],value[0],full_cover[9]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[2],value[1],full_cover[8]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[1],value[1],full_cover[8]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[0],value[1],full_cover[8]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[3],value[0],full_cover[8]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[3],value[1],full_cover[7]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[2],value[0],full_cover[7]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[1],value[0],full_cover[7]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[0],value[0],full_cover[7]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[3],value[1],full_cover[6]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[0],value[1],full_cover[6]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[2],value[0],full_cover[6]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[1],value[0],full_cover[6]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[3],value[1],full_cover[5]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[1],value[1],full_cover[5]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[2],value[0],full_cover[5]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[0],value[0],full_cover[5]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[3],value[1],full_cover[4]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[1],value[1],full_cover[4]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[0],value[1],full_cover[4]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[2],value[0],full_cover[4]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[3],value[1],full_cover[3]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[2],value[1],full_cover[3]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[1],value[0],full_cover[3]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[0],value[0],full_cover[3]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[3],value[1],full_cover[2]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[2],value[1],full_cover[2]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[0],value[1],full_cover[2]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[1],value[0],full_cover[2]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[3],value[1],full_cover[1]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[2],value[1],full_cover[1]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[1],value[1],full_cover[1]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[0],value[0],full_cover[1]> 
                                                            0          1          1    ZERO                 
 Covergroup instance \/xsw_coverage::xsw_coverage_inputs::cg_rd_en_toggle  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    16         16          -                      
    missing/total bins:                                     0         16          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint #coverpoint__0#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin trans0[0=>1]                                 1290          1          -    Covered              
        bin trans0[0=>0]                                 2151          1          -    Covered              
        bin trans1[1=>1]                                 1573          1          -    Covered              
        bin trans1[1=>0]                                 1283          1          -    Covered              
    Coverpoint #coverpoint__1#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin trans0[0=>1]                                 1266          1          -    Covered              
        bin trans0[0=>0]                                 2124          1          -    Covered              
        bin trans1[1=>1]                                 1650          1          -    Covered              
        bin trans1[1=>0]                                 1257          1          -    Covered              
    Coverpoint #coverpoint__2#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin trans0[0=>1]                                 1270          1          -    Covered              
        bin trans0[0=>0]                                 2107          1          -    Covered              
        bin trans1[1=>1]                                 1655          1          -    Covered              
        bin trans1[1=>0]                                 1265          1          -    Covered              
    Coverpoint #coverpoint__3#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin trans0[0=>1]                                 1243          1          -    Covered              
        bin trans0[0=>0]                                 2226          1          -    Covered              
        bin trans1[1=>1]                                 1592          1          -    Covered              
        bin trans1[1=>0]                                 1236          1          -    Covered              
 TYPE /xsw_coverage/xsw_coverage_inputs/cg_config      98.33%        100          -    Uncovered            
    covered/total bins:                                    25         26          -                      
    missing/total bins:                                     1         26          -                      
    % Hit:                                             96.15%        100          -                      
    Coverpoint port_enable                            100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint port_write                             100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint port_select                            100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint port_sel_0_toggle                      100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint port_sel_1_toggle                      100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint port_address                            90.00%        100          -    Uncovered            
        covered/total bins:                                 9         10          -                      
        missing/total bins:                                 1         10          -                      
        % Hit:                                         90.00%        100          -                      
 Covergroup instance \/xsw_coverage::xsw_coverage_inputs::cg_config  
                                                       98.33%        100          -    Uncovered            
    covered/total bins:                                    25         26          -                      
    missing/total bins:                                     1         26          -                      
    % Hit:                                             96.15%        100          -                      
    Coverpoint port_enable                            100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin cp_port_en_0                                10832          1          -    Covered              
        bin cp_port_en_1                                 7444          1          -    Covered              
        bin cp_port_en_trans_0                          10778          1          -    Covered              
        bin cp_port_en_trans_1                           7420          1          -    Covered              
    Coverpoint port_write                             100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin cp_port_wr_0                                10864          1          -    Covered              
        bin cp_port_wr_1                                 7412          1          -    Covered              
        bin cp_port_wr_trans_0                          10804          1          -    Covered              
        bin cp_port_wr_trans_1                           7394          1          -    Covered              
    Coverpoint port_select                            100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin sel_port_0                                   1636          1          -    Covered              
        bin sel_port_1                                   1246          1          -    Covered              
        bin sel_port_2                                   3520          1          -    Covered              
        bin sel_port_3                                   1240          1          -    Covered              
    Coverpoint port_sel_0_toggle                      100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin cp_port_sel_0_trans_0                       10576          1          -    Covered              
        bin cp_port_sel_0_trans_1                        7622          1          -    Covered              
    Coverpoint port_sel_1_toggle                      100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin cp_port_sel_1_trans_0                        8350          1          -    Covered              
        bin cp_port_sel_1_trans_1                        9848          1          -    Covered              
    Coverpoint port_address                            90.00%        100          -    Uncovered            
        covered/total bins:                                 9         10          -                      
        missing/total bins:                                 1         10          -                      
        % Hit:                                         90.00%        100          -                      
        bin port_addr_min                                 924          1          -    Covered              
        bin addr_in_range[0]                             6934          1          -    Covered              
        bin addr_in_range[1]                             1596          1          -    Covered              
        bin addr_in_range[2]                             1584          1          -    Covered              
        bin addr_in_range[3]                             1638          1          -    Covered              
        bin addr_in_range[4]                             1618          1          -    Covered              
        bin addr_in_range[5]                             1686          1          -    Covered              
        bin addr_in_range[6]                             1484          1          -    Covered              
        bin addr_in_range[7]                             1736          1          -    Covered              
        bin port_addr_max                                   0          1          -    ZERO                 
 TYPE /xsw_coverage/xsw_coverage_outputs/cg_fifo       43.05%        100          -    Uncovered            
    covered/total bins:                                    62        144          -                      
    missing/total bins:                                    82        144          -                      
    % Hit:                                             43.05%        100          -                      
    Coverpoint cp_fifo_empty_0                         44.44%        100          -    Uncovered            
        covered/total bins:                                 8         18          -                      
        missing/total bins:                                10         18          -                      
        % Hit:                                         44.44%        100          -                      
        bin empty_max                                   13238          1          -    Covered              
        bin empty[0]                                     4828          1          -    Covered              
        bin empty[1]                                        0          1          -    ZERO                 
        bin empty[2]                                       12          1          -    Covered              
        bin empty[3]                                        0          1          -    ZERO                 
        bin empty[4]                                       24          1          -    Covered              
        bin empty[5]                                        0          1          -    ZERO                 
        bin empty[6]                                        0          1          -    ZERO                 
        bin empty[7]                                        0          1          -    ZERO                 
        bin empty[8]                                      162          1          -    Covered              
        bin empty[9]                                        0          1          -    ZERO                 
        bin empty[10]                                       0          1          -    ZERO                 
        bin empty[11]                                       0          1          -    ZERO                 
        bin empty[12]                                      12          1          -    Covered              
        bin empty[13]                                       0          1          -    ZERO                 
        bin empty[14]                                       0          1          -    ZERO                 
        bin empty[15]                                   13238          1          -    Covered              
        bin empty_min                                    4828          1          -    Covered              
    Coverpoint cp_fifo_empty_1                         44.44%        100          -    Uncovered            
        covered/total bins:                                 8         18          -                      
        missing/total bins:                                10         18          -                      
        % Hit:                                         44.44%        100          -                      
        bin empty_max                                   13238          1          -    Covered              
        bin empty[0]                                     4828          1          -    Covered              
        bin empty[1]                                        0          1          -    ZERO                 
        bin empty[2]                                       12          1          -    Covered              
        bin empty[3]                                        0          1          -    ZERO                 
        bin empty[4]                                       24          1          -    Covered              
        bin empty[5]                                        0          1          -    ZERO                 
        bin empty[6]                                        0          1          -    ZERO                 
        bin empty[7]                                        0          1          -    ZERO                 
        bin empty[8]                                      162          1          -    Covered              
        bin empty[9]                                        0          1          -    ZERO                 
        bin empty[10]                                       0          1          -    ZERO                 
        bin empty[11]                                       0          1          -    ZERO                 
        bin empty[12]                                      12          1          -    Covered              
        bin empty[13]                                       0          1          -    ZERO                 
        bin empty[14]                                       0          1          -    ZERO                 
        bin empty[15]                                   13238          1          -    Covered              
        bin empty_min                                    4828          1          -    Covered              
    Coverpoint cp_fifo_full_0                          44.44%        100          -    Uncovered            
        covered/total bins:                                 8         18          -                      
        missing/total bins:                                10         18          -                      
        % Hit:                                         44.44%        100          -                      
        bin empty_max                                     426          1          -    Covered              
        bin full[0]                                     17574          1          -    Covered              
        bin full[1]                                         0          1          -    ZERO                 
        bin full[2]                                         0          1          -    ZERO                 
        bin full[3]                                         0          1          -    ZERO                 
        bin full[4]                                        66          1          -    Covered              
        bin full[5]                                        54          1          -    Covered              
        bin full[6]                                        64          1          -    Covered              
        bin full[7]                                        92          1          -    Covered              
        bin full[8]                                         0          1          -    ZERO                 
        bin full[9]                                         0          1          -    ZERO                 
        bin full[10]                                        0          1          -    ZERO                 
        bin full[11]                                        0          1          -    ZERO                 
        bin full[12]                                        0          1          -    ZERO                 
        bin full[13]                                        0          1          -    ZERO                 
        bin full[14]                                        0          1          -    ZERO                 
        bin full[15]                                      426          1          -    Covered              
        bin empty_min                                   17574          1          -    Covered              
    Coverpoint cp_fifo_full_1                          44.44%        100          -    Uncovered            
        covered/total bins:                                 8         18          -                      
        missing/total bins:                                10         18          -                      
        % Hit:                                         44.44%        100          -                      
        bin empty_max                                     426          1          -    Covered              
        bin full[0]                                     17574          1          -    Covered              
        bin full[1]                                         0          1          -    ZERO                 
        bin full[2]                                         0          1          -    ZERO                 
        bin full[3]                                         0          1          -    ZERO                 
        bin full[4]                                        66          1          -    Covered              
        bin full[5]                                        54          1          -    Covered              
        bin full[6]                                        64          1          -    Covered              
        bin full[7]                                        92          1          -    Covered              
        bin full[8]                                         0          1          -    ZERO                 
        bin full[9]                                         0          1          -    ZERO                 
        bin full[10]                                        0          1          -    ZERO                 
        bin full[11]                                        0          1          -    ZERO                 
        bin full[12]                                        0          1          -    ZERO                 
        bin full[13]                                        0          1          -    ZERO                 
        bin full[14]                                        0          1          -    ZERO                 
        bin full[15]                                      426          1          -    Covered              
        bin empty_min                                   17574          1          -    Covered              
    Coverpoint cp_fifo_almost_empty_0                  44.44%        100          -    Uncovered            
        covered/total bins:                                 8         18          -                      
        missing/total bins:                                10         18          -                      
        % Hit:                                         44.44%        100          -                      
        bin empty_max                                   15744          1          -    Covered              
        bin empty[0]                                     2398          1          -    Covered              
        bin empty[1]                                        0          1          -    ZERO                 
        bin empty[2]                                        0          1          -    ZERO                 
        bin empty[3]                                        0          1          -    ZERO                 
        bin empty[4]                                        0          1          -    ZERO                 
        bin empty[5]                                        0          1          -    ZERO                 
        bin empty[6]                                        0          1          -    ZERO                 
        bin empty[7]                                        0          1          -    ZERO                 
        bin empty[8]                                       74          1          -    Covered              
        bin empty[9]                                        0          1          -    ZERO                 
        bin empty[10]                                      26          1          -    Covered              
        bin empty[11]                                      22          1          -    Covered              
        bin empty[12]                                       0          1          -    ZERO                 
        bin empty[13]                                       0          1          -    ZERO                 
        bin empty[14]                                      12          1          -    Covered              
        bin empty[15]                                   15744          1          -    Covered              
        bin empty_min                                    2398          1          -    Covered              
    Coverpoint cp_fifo_almost_empty_1                  44.44%        100          -    Uncovered            
        covered/total bins:                                 8         18          -                      
        missing/total bins:                                10         18          -                      
        % Hit:                                         44.44%        100          -                      
        bin empty_max                                   15744          1          -    Covered              
        bin empty[0]                                     2398          1          -    Covered              
        bin empty[1]                                        0          1          -    ZERO                 
        bin empty[2]                                        0          1          -    ZERO                 
        bin empty[3]                                        0          1          -    ZERO                 
        bin empty[4]                                        0          1          -    ZERO                 
        bin empty[5]                                        0          1          -    ZERO                 
        bin empty[6]                                        0          1          -    ZERO                 
        bin empty[7]                                        0          1          -    ZERO                 
        bin empty[8]                                       74          1          -    Covered              
        bin empty[9]                                        0          1          -    ZERO                 
        bin empty[10]                                      26          1          -    Covered              
        bin empty[11]                                      22          1          -    Covered              
        bin empty[12]                                       0          1          -    ZERO                 
        bin empty[13]                                       0          1          -    ZERO                 
        bin empty[14]                                      12          1          -    Covered              
        bin empty[15]                                   15744          1          -    Covered              
        bin empty_min                                    2398          1          -    Covered              
    Coverpoint cp_fifo_almost_full_0                   38.88%        100          -    Uncovered            
        covered/total bins:                                 7         18          -                      
        missing/total bins:                                11         18          -                      
        % Hit:                                         38.88%        100          -                      
        bin empty_max                                    1028          1          -    Covered              
        bin full[0]                                     16980          1          -    Covered              
        bin full[1]                                         0          1          -    ZERO                 
        bin full[2]                                         0          1          -    ZERO                 
        bin full[3]                                         0          1          -    ZERO                 
        bin full[4]                                        72          1          -    Covered              
        bin full[5]                                        72          1          -    Covered              
        bin full[6]                                         0          1          -    ZERO                 
        bin full[7]                                       124          1          -    Covered              
        bin full[8]                                         0          1          -    ZERO                 
        bin full[9]                                         0          1          -    ZERO                 
        bin full[10]                                        0          1          -    ZERO                 
        bin full[11]                                        0          1          -    ZERO                 
        bin full[12]                                        0          1          -    ZERO                 
        bin full[13]                                        0          1          -    ZERO                 
        bin full[14]                                        0          1          -    ZERO                 
        bin full[15]                                     1028          1          -    Covered              
        bin empty_min                                   16980          1          -    Covered              
    Coverpoint cp_fifo_almost_full_1                   38.88%        100          -    Uncovered            
        covered/total bins:                                 7         18          -                      
        missing/total bins:                                11         18          -                      
        % Hit:                                         38.88%        100          -                      
        bin empty_max                                    1028          1          -    Covered              
        bin full[0]                                     16980          1          -    Covered              
        bin full[1]                                         0          1          -    ZERO                 
        bin full[2]                                         0          1          -    ZERO                 
        bin full[3]                                         0          1          -    ZERO                 
        bin full[4]                                        72          1          -    Covered              
        bin full[5]                                        72          1          -    Covered              
        bin full[6]                                         0          1          -    ZERO                 
        bin full[7]                                       124          1          -    Covered              
        bin full[8]                                         0          1          -    ZERO                 
        bin full[9]                                         0          1          -    ZERO                 
        bin full[10]                                        0          1          -    ZERO                 
        bin full[11]                                        0          1          -    ZERO                 
        bin full[12]                                        0          1          -    ZERO                 
        bin full[13]                                        0          1          -    ZERO                 
        bin full[14]                                        0          1          -    ZERO                 
        bin full[15]                                     1028          1          -    Covered              
        bin empty_min                                   16980          1          -    Covered              
 TYPE /xsw_coverage/xsw_coverage_outputs/cg_fifo_empty_toggle 
                                                       50.87%        100          -    Uncovered            
    covered/total bins:                                    64       4362          -                      
    missing/total bins:                                  4298       4362          -                      
    % Hit:                                              1.46%        100          -                      
    Coverpoint #coverpoint__0# [2]                      0.00%        100          -    ZERO                 
        covered/total bins:                                 0          0          -                      
        missing/total bins:                                 0          0          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint #coverpoint__1# [2]                      0.00%        100          -    ZERO                 
        covered/total bins:                                 0          0          -                      
        missing/total bins:                                 0          0          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint #coverpoint__2# [2]                      0.00%        100          -    ZERO                 
        covered/total bins:                                 0          0          -                      
        missing/total bins:                                 0          0          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint #coverpoint__3# [2]                      0.00%        100          -    ZERO                 
        covered/total bins:                                 0          0          -                      
        missing/total bins:                                 0          0          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint fifo_empty                               2.34%        100          -    Uncovered            
        covered/total bins:                                 6        256          -                      
        missing/total bins:                               250        256          -                      
        % Hit:                                          2.34%        100          -                      
        bin empty_cover[0]                              30112          1          -    Covered              
        bin empty_cover[1]                                  0          1          -    ZERO                 
        bin empty_cover[2]                                  0          1          -    ZERO                 
        bin empty_cover[3]                                  0          1          -    ZERO                 
        bin empty_cover[4]                                  0          1          -    ZERO                 
        bin empty_cover[5]                                  0          1          -    ZERO                 
        bin empty_cover[6]                                  0          1          -    ZERO                 
        bin empty_cover[7]                                  0          1          -    ZERO                 
        bin empty_cover[8]                                  0          1          -    ZERO                 
        bin empty_cover[9]                                  0          1          -    ZERO                 
        bin empty_cover[10]                                 0          1          -    ZERO                 
        bin empty_cover[11]                                 0          1          -    ZERO                 
        bin empty_cover[12]                                 0          1          -    ZERO                 
        bin empty_cover[13]                                 0          1          -    ZERO                 
        bin empty_cover[14]                                 0          1          -    ZERO                 
        bin empty_cover[15]                                 0          1          -    ZERO                 
        bin empty_cover[16]                                 0          1          -    ZERO                 
        bin empty_cover[17]                                 0          1          -    ZERO                 
        bin empty_cover[18]                                 0          1          -    ZERO                 
        bin empty_cover[19]                                 0          1          -    ZERO                 
        bin empty_cover[20]                                 0          1          -    ZERO                 
        bin empty_cover[21]                                 0          1          -    ZERO                 
        bin empty_cover[22]                                 0          1          -    ZERO                 
        bin empty_cover[23]                                 0          1          -    ZERO                 
        bin empty_cover[24]                                 0          1          -    ZERO                 
        bin empty_cover[25]                                 0          1          -    ZERO                 
        bin empty_cover[26]                                 0          1          -    ZERO                 
        bin empty_cover[27]                                 0          1          -    ZERO                 
        bin empty_cover[28]                                 0          1          -    ZERO                 
        bin empty_cover[29]                                 0          1          -    ZERO                 
        bin empty_cover[30]                                 0          1          -    ZERO                 
        bin empty_cover[31]                                 0          1          -    ZERO                 
        bin empty_cover[32]                                 0          1          -    ZERO                 
        bin empty_cover[33]                                 0          1          -    ZERO                 
        bin empty_cover[34]                                80          1          -    Covered              
        bin empty_cover[35]                                 0          1          -    ZERO                 
        bin empty_cover[36]                                 0          1          -    ZERO                 
        bin empty_cover[37]                                 0          1          -    ZERO                 
        bin empty_cover[38]                                 0          1          -    ZERO                 
        bin empty_cover[39]                                 0          1          -    ZERO                 
        bin empty_cover[40]                                 0          1          -    ZERO                 
        bin empty_cover[41]                                 0          1          -    ZERO                 
        bin empty_cover[42]                                 0          1          -    ZERO                 
        bin empty_cover[43]                                 0          1          -    ZERO                 
        bin empty_cover[44]                                 0          1          -    ZERO                 
        bin empty_cover[45]                                 0          1          -    ZERO                 
        bin empty_cover[46]                                 0          1          -    ZERO                 
        bin empty_cover[47]                                 0          1          -    ZERO                 
        bin empty_cover[48]                                 0          1          -    ZERO                 
        bin empty_cover[49]                                 0          1          -    ZERO                 
        bin empty_cover[50]                                 0          1          -    ZERO                 
        bin empty_cover[51]                                 0          1          -    ZERO                 
        bin empty_cover[52]                                 0          1          -    ZERO                 
        bin empty_cover[53]                                 0          1          -    ZERO                 
        bin empty_cover[54]                                 0          1          -    ZERO                 
        bin empty_cover[55]                                 0          1          -    ZERO                 
        bin empty_cover[56]                                 0          1          -    ZERO                 
        bin empty_cover[57]                                 0          1          -    ZERO                 
        bin empty_cover[58]                                 0          1          -    ZERO                 
        bin empty_cover[59]                                 0          1          -    ZERO                 
        bin empty_cover[60]                                 0          1          -    ZERO                 
        bin empty_cover[61]                                 0          1          -    ZERO                 
        bin empty_cover[62]                                 0          1          -    ZERO                 
        bin empty_cover[63]                                 0          1          -    ZERO                 
        bin empty_cover[64]                                 0          1          -    ZERO                 
        bin empty_cover[65]                                 0          1          -    ZERO                 
        bin empty_cover[66]                                 0          1          -    ZERO                 
        bin empty_cover[67]                                 0          1          -    ZERO                 
        bin empty_cover[68]                               160          1          -    Covered              
        bin empty_cover[69]                                 0          1          -    ZERO                 
        bin empty_cover[70]                                 0          1          -    ZERO                 
        bin empty_cover[71]                                 0          1          -    ZERO                 
        bin empty_cover[72]                                 0          1          -    ZERO                 
        bin empty_cover[73]                                 0          1          -    ZERO                 
        bin empty_cover[74]                                 0          1          -    ZERO                 
        bin empty_cover[75]                                 0          1          -    ZERO                 
        bin empty_cover[76]                                 0          1          -    ZERO                 
        bin empty_cover[77]                                 0          1          -    ZERO                 
        bin empty_cover[78]                                 0          1          -    ZERO                 
        bin empty_cover[79]                                 0          1          -    ZERO                 
        bin empty_cover[80]                                 0          1          -    ZERO                 
        bin empty_cover[81]                                 0          1          -    ZERO                 
        bin empty_cover[82]                                 0          1          -    ZERO                 
        bin empty_cover[83]                                 0          1          -    ZERO                 
        bin empty_cover[84]                                 0          1          -    ZERO                 
        bin empty_cover[85]                                 0          1          -    ZERO                 
        bin empty_cover[86]                                 0          1          -    ZERO                 
        bin empty_cover[87]                                 0          1          -    ZERO                 
        bin empty_cover[88]                                 0          1          -    ZERO                 
        bin empty_cover[89]                                 0          1          -    ZERO                 
        bin empty_cover[90]                                 0          1          -    ZERO                 
        bin empty_cover[91]                                 0          1          -    ZERO                 
        bin empty_cover[92]                                 0          1          -    ZERO                 
        bin empty_cover[93]                                 0          1          -    ZERO                 
        bin empty_cover[94]                                 0          1          -    ZERO                 
        bin empty_cover[95]                                 0          1          -    ZERO                 
        bin empty_cover[96]                                 0          1          -    ZERO                 
        bin empty_cover[97]                                 0          1          -    ZERO                 
        bin empty_cover[98]                                 0          1          -    ZERO                 
        bin empty_cover[99]                                 0          1          -    ZERO                 
        bin empty_cover[100]                                0          1          -    ZERO                 
        bin empty_cover[101]                                0          1          -    ZERO                 
        bin empty_cover[102]                                0          1          -    ZERO                 
        bin empty_cover[103]                                0          1          -    ZERO                 
        bin empty_cover[104]                                0          1          -    ZERO                 
        bin empty_cover[105]                                0          1          -    ZERO                 
        bin empty_cover[106]                                0          1          -    ZERO                 
        bin empty_cover[107]                                0          1          -    ZERO                 
        bin empty_cover[108]                                0          1          -    ZERO                 
        bin empty_cover[109]                                0          1          -    ZERO                 
        bin empty_cover[110]                                0          1          -    ZERO                 
        bin empty_cover[111]                                0          1          -    ZERO                 
        bin empty_cover[112]                                0          1          -    ZERO                 
        bin empty_cover[113]                                0          1          -    ZERO                 
        bin empty_cover[114]                                0          1          -    ZERO                 
        bin empty_cover[115]                                0          1          -    ZERO                 
        bin empty_cover[116]                                0          1          -    ZERO                 
        bin empty_cover[117]                                0          1          -    ZERO                 
        bin empty_cover[118]                                0          1          -    ZERO                 
        bin empty_cover[119]                                0          1          -    ZERO                 
        bin empty_cover[120]                                0          1          -    ZERO                 
        bin empty_cover[121]                                0          1          -    ZERO                 
        bin empty_cover[122]                                0          1          -    ZERO                 
        bin empty_cover[123]                                0          1          -    ZERO                 
        bin empty_cover[124]                                0          1          -    ZERO                 
        bin empty_cover[125]                                0          1          -    ZERO                 
        bin empty_cover[126]                                0          1          -    ZERO                 
        bin empty_cover[127]                                0          1          -    ZERO                 
        bin empty_cover[128]                                0          1          -    ZERO                 
        bin empty_cover[129]                                0          1          -    ZERO                 
        bin empty_cover[130]                                0          1          -    ZERO                 
        bin empty_cover[131]                                0          1          -    ZERO                 
        bin empty_cover[132]                                0          1          -    ZERO                 
        bin empty_cover[133]                                0          1          -    ZERO                 
        bin empty_cover[134]                                0          1          -    ZERO                 
        bin empty_cover[135]                                0          1          -    ZERO                 
        bin empty_cover[136]                             1208          1          -    Covered              
        bin empty_cover[137]                                0          1          -    ZERO                 
        bin empty_cover[138]                                0          1          -    ZERO                 
        bin empty_cover[139]                                0          1          -    ZERO                 
        bin empty_cover[140]                                0          1          -    ZERO                 
        bin empty_cover[141]                                0          1          -    ZERO                 
        bin empty_cover[142]                                0          1          -    ZERO                 
        bin empty_cover[143]                                0          1          -    ZERO                 
        bin empty_cover[144]                                0          1          -    ZERO                 
        bin empty_cover[145]                                0          1          -    ZERO                 
        bin empty_cover[146]                                0          1          -    ZERO                 
        bin empty_cover[147]                                0          1          -    ZERO                 
        bin empty_cover[148]                                0          1          -    ZERO                 
        bin empty_cover[149]                                0          1          -    ZERO                 
        bin empty_cover[150]                                0          1          -    ZERO                 
        bin empty_cover[151]                                0          1          -    ZERO                 
        bin empty_cover[152]                                0          1          -    ZERO                 
        bin empty_cover[153]                                0          1          -    ZERO                 
        bin empty_cover[154]                                0          1          -    ZERO                 
        bin empty_cover[155]                                0          1          -    ZERO                 
        bin empty_cover[156]                                0          1          -    ZERO                 
        bin empty_cover[157]                                0          1          -    ZERO                 
        bin empty_cover[158]                                0          1          -    ZERO                 
        bin empty_cover[159]                                0          1          -    ZERO                 
        bin empty_cover[160]                                0          1          -    ZERO                 
        bin empty_cover[161]                                0          1          -    ZERO                 
        bin empty_cover[162]                                0          1          -    ZERO                 
        bin empty_cover[163]                                0          1          -    ZERO                 
        bin empty_cover[164]                                0          1          -    ZERO                 
        bin empty_cover[165]                                0          1          -    ZERO                 
        bin empty_cover[166]                                0          1          -    ZERO                 
        bin empty_cover[167]                                0          1          -    ZERO                 
        bin empty_cover[168]                                0          1          -    ZERO                 
        bin empty_cover[169]                                0          1          -    ZERO                 
        bin empty_cover[170]                                0          1          -    ZERO                 
        bin empty_cover[171]                                0          1          -    ZERO                 
        bin empty_cover[172]                                0          1          -    ZERO                 
        bin empty_cover[173]                                0          1          -    ZERO                 
        bin empty_cover[174]                                0          1          -    ZERO                 
        bin empty_cover[175]                                0          1          -    ZERO                 
        bin empty_cover[176]                                0          1          -    ZERO                 
        bin empty_cover[177]                                0          1          -    ZERO                 
        bin empty_cover[178]                                0          1          -    ZERO                 
        bin empty_cover[179]                                0          1          -    ZERO                 
        bin empty_cover[180]                                0          1          -    ZERO                 
        bin empty_cover[181]                                0          1          -    ZERO                 
        bin empty_cover[182]                                0          1          -    ZERO                 
        bin empty_cover[183]                                0          1          -    ZERO                 
        bin empty_cover[184]                                0          1          -    ZERO                 
        bin empty_cover[185]                                0          1          -    ZERO                 
        bin empty_cover[186]                                0          1          -    ZERO                 
        bin empty_cover[187]                                0          1          -    ZERO                 
        bin empty_cover[188]                                0          1          -    ZERO                 
        bin empty_cover[189]                                0          1          -    ZERO                 
        bin empty_cover[190]                                0          1          -    ZERO                 
        bin empty_cover[191]                                0          1          -    ZERO                 
        bin empty_cover[192]                                0          1          -    ZERO                 
        bin empty_cover[193]                                0          1          -    ZERO                 
        bin empty_cover[194]                                0          1          -    ZERO                 
        bin empty_cover[195]                                0          1          -    ZERO                 
        bin empty_cover[196]                                0          1          -    ZERO                 
        bin empty_cover[197]                                0          1          -    ZERO                 
        bin empty_cover[198]                                0          1          -    ZERO                 
        bin empty_cover[199]                                0          1          -    ZERO                 
        bin empty_cover[200]                                0          1          -    ZERO                 
        bin empty_cover[201]                                0          1          -    ZERO                 
        bin empty_cover[202]                                0          1          -    ZERO                 
        bin empty_cover[203]                                0          1          -    ZERO                 
        bin empty_cover[204]                               80          1          -    Covered              
        bin empty_cover[205]                                0          1          -    ZERO                 
        bin empty_cover[206]                                0          1          -    ZERO                 
        bin empty_cover[207]                                0          1          -    ZERO                 
        bin empty_cover[208]                                0          1          -    ZERO                 
        bin empty_cover[209]                                0          1          -    ZERO                 
        bin empty_cover[210]                                0          1          -    ZERO                 
        bin empty_cover[211]                                0          1          -    ZERO                 
        bin empty_cover[212]                                0          1          -    ZERO                 
        bin empty_cover[213]                                0          1          -    ZERO                 
        bin empty_cover[214]                                0          1          -    ZERO                 
        bin empty_cover[215]                                0          1          -    ZERO                 
        bin empty_cover[216]                                0          1          -    ZERO                 
        bin empty_cover[217]                                0          1          -    ZERO                 
        bin empty_cover[218]                                0          1          -    ZERO                 
        bin empty_cover[219]                                0          1          -    ZERO                 
        bin empty_cover[220]                                0          1          -    ZERO                 
        bin empty_cover[221]                                0          1          -    ZERO                 
        bin empty_cover[222]                                0          1          -    ZERO                 
        bin empty_cover[223]                                0          1          -    ZERO                 
        bin empty_cover[224]                                0          1          -    ZERO                 
        bin empty_cover[225]                                0          1          -    ZERO                 
        bin empty_cover[226]                                0          1          -    ZERO                 
        bin empty_cover[227]                                0          1          -    ZERO                 
        bin empty_cover[228]                                0          1          -    ZERO                 
        bin empty_cover[229]                                0          1          -    ZERO                 
        bin empty_cover[230]                                0          1          -    ZERO                 
        bin empty_cover[231]                                0          1          -    ZERO                 
        bin empty_cover[232]                                0          1          -    ZERO                 
        bin empty_cover[233]                                0          1          -    ZERO                 
        bin empty_cover[234]                                0          1          -    ZERO                 
        bin empty_cover[235]                                0          1          -    ZERO                 
        bin empty_cover[236]                                0          1          -    ZERO                 
        bin empty_cover[237]                                0          1          -    ZERO                 
        bin empty_cover[238]                                0          1          -    ZERO                 
        bin empty_cover[239]                                0          1          -    ZERO                 
        bin empty_cover[240]                                0          1          -    ZERO                 
        bin empty_cover[241]                                0          1          -    ZERO                 
        bin empty_cover[242]                                0          1          -    ZERO                 
        bin empty_cover[243]                                0          1          -    ZERO                 
        bin empty_cover[244]                                0          1          -    ZERO                 
        bin empty_cover[245]                                0          1          -    ZERO                 
        bin empty_cover[246]                                0          1          -    ZERO                 
        bin empty_cover[247]                                0          1          -    ZERO                 
        bin empty_cover[248]                                0          1          -    ZERO                 
        bin empty_cover[249]                                0          1          -    ZERO                 
        bin empty_cover[250]                                0          1          -    ZERO                 
        bin empty_cover[251]                                0          1          -    ZERO                 
        bin empty_cover[252]                                0          1          -    ZERO                 
        bin empty_cover[253]                                0          1          -    ZERO                 
        bin empty_cover[254]                                0          1          -    ZERO                 
        bin empty_cover[255]                            64088          1          -    Covered              
    Coverpoint bit_val                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin value[0]                                    31238          1          -    Covered              
        bin value[1]                                    64490          1          -    Covered              
    Coverpoint bit_num                                100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        bin bit_number[0]                               11966          1          -    Covered              
        bin bit_number[1]                               11966          1          -    Covered              
        bin bit_number[2]                               11966          1          -    Covered              
        bin bit_number[3]                               11966          1          -    Covered              
        bin bit_number[4]                               11966          1          -    Covered              
        bin bit_number[5]                               11966          1          -    Covered              
        bin bit_number[6]                               11966          1          -    Covered              
        bin bit_number[7]                               11966          1          -    Covered              
    Cross cp_a_toggle                                   1.17%        100          -    Uncovered            
        covered/total bins:                                48       4096          -                      
        missing/total bins:                              4048       4096          -                      
        % Hit:                                          1.17%        100          -                      
        Auto, Default and User Defined Bins:
            bin <bit_number[5],value[1],empty_cover[34]> 
                                                           10          1          -    Covered              
            bin <bit_number[1],value[1],empty_cover[34]> 
                                                           10          1          -    Covered              
            bin <bit_number[7],value[0],empty_cover[34]> 
                                                           10          1          -    Covered              
            bin <bit_number[6],value[0],empty_cover[34]> 
                                                           10          1          -    Covered              
            bin <bit_number[4],value[0],empty_cover[34]> 
                                                           10          1          -    Covered              
            bin <bit_number[3],value[0],empty_cover[34]> 
                                                           10          1          -    Covered              
            bin <bit_number[2],value[0],empty_cover[34]> 
                                                           10          1          -    Covered              
            bin <bit_number[0],value[0],empty_cover[34]> 
                                                           10          1          -    Covered              
            bin <bit_number[7],value[1],empty_cover[136]> 
                                                          151          1          -    Covered              
            bin <bit_number[3],value[1],empty_cover[136]> 
                                                          151          1          -    Covered              
            bin <bit_number[6],value[0],empty_cover[136]> 
                                                          151          1          -    Covered              
            bin <bit_number[5],value[0],empty_cover[136]> 
                                                          151          1          -    Covered              
            bin <bit_number[4],value[0],empty_cover[136]> 
                                                          151          1          -    Covered              
            bin <bit_number[2],value[0],empty_cover[136]> 
                                                          151          1          -    Covered              
            bin <bit_number[1],value[0],empty_cover[136]> 
                                                          151          1          -    Covered              
            bin <bit_number[0],value[0],empty_cover[136]> 
                                                          151          1          -    Covered              
            bin <bit_number[7],value[1],empty_cover[255]> 
                                                         8011          1          -    Covered              
            bin <bit_number[6],value[1],empty_cover[255]> 
                                                         8011          1          -    Covered              
            bin <bit_number[5],value[1],empty_cover[255]> 
                                                         8011          1          -    Covered              
            bin <bit_number[4],value[1],empty_cover[255]> 
                                                         8011          1          -    Covered              
            bin <bit_number[3],value[1],empty_cover[255]> 
                                                         8011          1          -    Covered              
            bin <bit_number[2],value[1],empty_cover[255]> 
                                                         8011          1          -    Covered              
            bin <bit_number[1],value[1],empty_cover[255]> 
                                                         8011          1          -    Covered              
            bin <bit_number[0],value[1],empty_cover[255]> 
                                                         8011          1          -    Covered              
            bin <bit_number[7],value[1],empty_cover[204]> 
                                                           10          1          -    Covered              
            bin <bit_number[6],value[1],empty_cover[204]> 
                                                           10          1          -    Covered              
            bin <bit_number[3],value[1],empty_cover[204]> 
                                                           10          1          -    Covered              
            bin <bit_number[2],value[1],empty_cover[204]> 
                                                           10          1          -    Covered              
            bin <bit_number[5],value[0],empty_cover[204]> 
                                                           10          1          -    Covered              
            bin <bit_number[4],value[0],empty_cover[204]> 
                                                           10          1          -    Covered              
            bin <bit_number[1],value[0],empty_cover[204]> 
                                                           10          1          -    Covered              
            bin <bit_number[0],value[0],empty_cover[204]> 
                                                           10          1          -    Covered              
            bin <bit_number[6],value[1],empty_cover[68]> 
                                                           20          1          -    Covered              
            bin <bit_number[2],value[1],empty_cover[68]> 
                                                           20          1          -    Covered              
            bin <bit_number[7],value[0],empty_cover[68]> 
                                                           20          1          -    Covered              
            bin <bit_number[5],value[0],empty_cover[68]> 
                                                           20          1          -    Covered              
            bin <bit_number[4],value[0],empty_cover[68]> 
                                                           20          1          -    Covered              
            bin <bit_number[3],value[0],empty_cover[68]> 
                                                           20          1          -    Covered              
            bin <bit_number[1],value[0],empty_cover[68]> 
                                                           20          1          -    Covered              
            bin <bit_number[0],value[0],empty_cover[68]> 
                                                           20          1          -    Covered              
            bin <bit_number[7],value[0],empty_cover[0]> 
                                                         3764          1          -    Covered              
            bin <bit_number[6],value[0],empty_cover[0]> 
                                                         3764          1          -    Covered              
            bin <bit_number[5],value[0],empty_cover[0]> 
                                                         3764          1          -    Covered              
            bin <bit_number[4],value[0],empty_cover[0]> 
                                                         3764          1          -    Covered              
            bin <bit_number[3],value[0],empty_cover[0]> 
                                                         3764          1          -    Covered              
            bin <bit_number[2],value[0],empty_cover[0]> 
                                                         3764          1          -    Covered              
            bin <bit_number[1],value[0],empty_cover[0]> 
                                                         3764          1          -    Covered              
            bin <bit_number[0],value[0],empty_cover[0]> 
                                                         3764          1          -    Covered              
            bin <*,*,empty_cover[254]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[253]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[252]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[251]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[250]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[249]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[248]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[247]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[246]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[245]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[244]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[243]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[242]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[241]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[240]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[239]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[238]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[237]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[236]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[235]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[234]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[233]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[232]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[231]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[230]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[229]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[228]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[227]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[226]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[225]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[224]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[223]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[222]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[221]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[220]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[219]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[218]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[217]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[216]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[215]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[214]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[213]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[212]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[211]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[210]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[209]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[208]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[207]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[206]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[205]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[203]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[202]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[201]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[200]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[199]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[198]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[197]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[196]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[195]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[194]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[193]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[192]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[191]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[190]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[189]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[188]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[187]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[186]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[185]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[184]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[183]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[182]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[181]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[180]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[179]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[178]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[177]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[176]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[175]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[174]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[173]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[172]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[171]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[170]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[169]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[168]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[167]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[166]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[165]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[164]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[163]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[162]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[161]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[160]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[159]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[158]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[157]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[156]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[155]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[154]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[153]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[152]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[151]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[150]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[149]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[148]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[147]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[146]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[145]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[144]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[143]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[142]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[141]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[140]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[139]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[138]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[137]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[135]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[134]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[133]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[132]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[131]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[130]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[129]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[128]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[127]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[126]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[125]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[124]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[123]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[122]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[121]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[120]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[119]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[118]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[117]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[116]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[115]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[114]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[113]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[112]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[111]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[110]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[109]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[108]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[107]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[106]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[105]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[104]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[103]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[102]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[101]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[100]>                      0          1         16    ZERO                 
            bin <*,*,empty_cover[99]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[98]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[97]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[96]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[95]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[94]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[93]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[92]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[91]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[90]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[89]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[88]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[87]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[86]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[85]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[84]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[83]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[82]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[81]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[80]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[79]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[78]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[77]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[76]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[75]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[74]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[73]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[72]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[71]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[70]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[69]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[67]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[66]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[65]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[64]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[63]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[62]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[61]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[60]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[59]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[58]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[57]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[56]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[55]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[54]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[53]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[52]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[51]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[50]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[49]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[48]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[47]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[46]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[45]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[44]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[43]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[42]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[41]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[40]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[39]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[38]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[37]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[36]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[35]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[33]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[32]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[31]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[30]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[29]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[28]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[27]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[26]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[25]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[24]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[23]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[22]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[21]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[20]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[19]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[18]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[17]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[16]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[15]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[14]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[13]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[12]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[11]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[10]>                       0          1         16    ZERO                 
            bin <*,*,empty_cover[9]>                        0          1         16    ZERO                 
            bin <*,*,empty_cover[8]>                        0          1         16    ZERO                 
            bin <*,*,empty_cover[7]>                        0          1         16    ZERO                 
            bin <*,*,empty_cover[6]>                        0          1         16    ZERO                 
            bin <*,*,empty_cover[5]>                        0          1         16    ZERO                 
            bin <*,*,empty_cover[4]>                        0          1         16    ZERO                 
            bin <*,*,empty_cover[3]>                        0          1         16    ZERO                 
            bin <*,*,empty_cover[2]>                        0          1         16    ZERO                 
            bin <*,*,empty_cover[1]>                        0          1         16    ZERO                 
            bin <*,value[0],empty_cover[255]>               0          1          8    ZERO                 
            bin <*,value[1],empty_cover[0]>                 0          1          8    ZERO                 
            bin <bit_number[5],value[1],empty_cover[204]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[4],value[1],empty_cover[204]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[1],value[1],empty_cover[204]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[0],value[1],empty_cover[204]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[7],value[0],empty_cover[204]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[6],value[0],empty_cover[204]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[3],value[0],empty_cover[204]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[2],value[0],empty_cover[204]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[6],value[1],empty_cover[136]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[5],value[1],empty_cover[136]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[4],value[1],empty_cover[136]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[2],value[1],empty_cover[136]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[1],value[1],empty_cover[136]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[0],value[1],empty_cover[136]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[7],value[0],empty_cover[136]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[3],value[0],empty_cover[136]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[7],value[1],empty_cover[68]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[5],value[1],empty_cover[68]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[4],value[1],empty_cover[68]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[3],value[1],empty_cover[68]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[1],value[1],empty_cover[68]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[0],value[1],empty_cover[68]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[6],value[0],empty_cover[68]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[2],value[0],empty_cover[68]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[7],value[1],empty_cover[34]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[6],value[1],empty_cover[34]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[4],value[1],empty_cover[34]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[3],value[1],empty_cover[34]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[2],value[1],empty_cover[34]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[0],value[1],empty_cover[34]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[5],value[0],empty_cover[34]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[1],value[0],empty_cover[34]> 
                                                            0          1          1    ZERO                 
 Covergroup instance \/xsw_coverage::xsw_coverage_outputs::cg_fifo_empty_toggle  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    16         16          -                      
    missing/total bins:                                     0         16          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint #coverpoint__0#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin trans0[0=>1]                                    1          1          -    Covered              
        bin trans0[0=>0]                                 1078          1          -    Covered              
        bin trans1[1=>1]                                 5213          1          -    Covered              
        bin trans1[1=>0]                                    5          1          -    Covered              
    Coverpoint #coverpoint__1#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin trans0[0=>1]                                    2          1          -    Covered              
        bin trans0[0=>0]                                 1076          1          -    Covered              
        bin trans1[1=>1]                                 5214          1          -    Covered              
        bin trans1[1=>0]                                    5          1          -    Covered              
    Coverpoint #coverpoint__2#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin trans0[0=>1]                                    1          1          -    Covered              
        bin trans0[0=>0]                                 1072          1          -    Covered              
        bin trans1[1=>1]                                 5219          1          -    Covered              
        bin trans1[1=>0]                                    5          1          -    Covered              
    Coverpoint #coverpoint__3#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin trans0[0=>1]                                    1          1          -    Covered              
        bin trans0[0=>0]                                 1065          1          -    Covered              
        bin trans1[1=>1]                                 5226          1          -    Covered              
        bin trans1[1=>0]                                    5          1          -    Covered              
 TYPE /xsw_coverage/xsw_coverage_outputs/cg_fifo_ae_toggle 
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    16         16          -                      
    missing/total bins:                                     0         16          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint #coverpoint__0#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint #coverpoint__1#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint #coverpoint__2#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint #coverpoint__3#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
 Covergroup instance \/xsw_coverage::xsw_coverage_outputs::cg_fifo_ae_toggle  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    16         16          -                      
    missing/total bins:                                     0         16          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint #coverpoint__0#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin trans0[0=>1]                                    1          1          -    Covered              
        bin trans0[0=>0]                                  697          1          -    Covered              
        bin trans1[1=>1]                                 5597          1          -    Covered              
        bin trans1[1=>0]                                    2          1          -    Covered              
    Coverpoint #coverpoint__1#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin trans0[0=>1]                                    1          1          -    Covered              
        bin trans0[0=>0]                                  686          1          -    Covered              
        bin trans1[1=>1]                                 5608          1          -    Covered              
        bin trans1[1=>0]                                    2          1          -    Covered              
    Coverpoint #coverpoint__2#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin trans0[0=>1]                                    1          1          -    Covered              
        bin trans0[0=>0]                                  706          1          -    Covered              
        bin trans1[1=>1]                                 5588          1          -    Covered              
        bin trans1[1=>0]                                    2          1          -    Covered              
    Coverpoint #coverpoint__3#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin trans0[0=>1]                                    1          1          -    Covered              
        bin trans0[0=>0]                                  653          1          -    Covered              
        bin trans1[1=>1]                                 5641          1          -    Covered              
        bin trans1[1=>0]                                    2          1          -    Covered              
 TYPE /xsw_coverage/xsw_coverage_outputs/cg_fifo_af_toggle 
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    16         16          -                      
    missing/total bins:                                     0         16          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint #coverpoint__0#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint #coverpoint__1#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint #coverpoint__2#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint #coverpoint__3#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
 Covergroup instance \/xsw_coverage::xsw_coverage_outputs::cg_fifo_af_toggle  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    16         16          -                      
    missing/total bins:                                     0         16          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint #coverpoint__0#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin trans0[0=>1]                                    2          1          -    Covered              
        bin trans0[0=>0]                                 5976          1          -    Covered              
        bin trans1[1=>1]                                  318          1          -    Covered              
        bin trans1[1=>0]                                    1          1          -    Covered              
    Coverpoint #coverpoint__1#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin trans0[0=>1]                                    2          1          -    Covered              
        bin trans0[0=>0]                                 6008          1          -    Covered              
        bin trans1[1=>1]                                  286          1          -    Covered              
        bin trans1[1=>0]                                    1          1          -    Covered              
    Coverpoint #coverpoint__2#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin trans0[0=>1]                                    2          1          -    Covered              
        bin trans0[0=>0]                                 5952          1          -    Covered              
        bin trans1[1=>1]                                  342          1          -    Covered              
        bin trans1[1=>0]                                    1          1          -    Covered              
    Coverpoint #coverpoint__3#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin trans0[0=>1]                                    2          1          -    Covered              
        bin trans0[0=>0]                                 6052          1          -    Covered              
        bin trans1[1=>1]                                  242          1          -    Covered              
        bin trans1[1=>0]                                    1          1          -    Covered              
 TYPE /xsw_coverage/xsw_coverage_outputs/cg_fifo_full_toggle 
                                                       50.87%        100          -    Uncovered            
    covered/total bins:                                    64       4362          -                      
    missing/total bins:                                  4298       4362          -                      
    % Hit:                                              1.46%        100          -                      
    Coverpoint #coverpoint__0# [2]                      0.00%        100          -    ZERO                 
        covered/total bins:                                 0          0          -                      
        missing/total bins:                                 0          0          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint #coverpoint__1# [2]                      0.00%        100          -    ZERO                 
        covered/total bins:                                 0          0          -                      
        missing/total bins:                                 0          0          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint #coverpoint__2# [2]                      0.00%        100          -    ZERO                 
        covered/total bins:                                 0          0          -                      
        missing/total bins:                                 0          0          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint #coverpoint__3# [2]                      0.00%        100          -    ZERO                 
        covered/total bins:                                 0          0          -                      
        missing/total bins:                                 0          0          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint fifo_full                                2.34%        100          -    Uncovered            
        covered/total bins:                                 6        256          -                      
        missing/total bins:                               250        256          -                      
        % Hit:                                          2.34%        100          -                      
        bin full_cover[0]                               91416          1          -    Covered              
        bin full_cover[1]                                   0          1          -    ZERO                 
        bin full_cover[2]                                   0          1          -    ZERO                 
        bin full_cover[3]                                   0          1          -    ZERO                 
        bin full_cover[4]                                   0          1          -    ZERO                 
        bin full_cover[5]                                   0          1          -    ZERO                 
        bin full_cover[6]                                   0          1          -    ZERO                 
        bin full_cover[7]                                   0          1          -    ZERO                 
        bin full_cover[8]                                   0          1          -    ZERO                 
        bin full_cover[9]                                   0          1          -    ZERO                 
        bin full_cover[10]                                  0          1          -    ZERO                 
        bin full_cover[11]                                  0          1          -    ZERO                 
        bin full_cover[12]                                  0          1          -    ZERO                 
        bin full_cover[13]                                  0          1          -    ZERO                 
        bin full_cover[14]                                  0          1          -    ZERO                 
        bin full_cover[15]                                  0          1          -    ZERO                 
        bin full_cover[16]                                  0          1          -    ZERO                 
        bin full_cover[17]                                  0          1          -    ZERO                 
        bin full_cover[18]                                  0          1          -    ZERO                 
        bin full_cover[19]                                  0          1          -    ZERO                 
        bin full_cover[20]                                  0          1          -    ZERO                 
        bin full_cover[21]                                  0          1          -    ZERO                 
        bin full_cover[22]                                  0          1          -    ZERO                 
        bin full_cover[23]                                  0          1          -    ZERO                 
        bin full_cover[24]                                  0          1          -    ZERO                 
        bin full_cover[25]                                  0          1          -    ZERO                 
        bin full_cover[26]                                  0          1          -    ZERO                 
        bin full_cover[27]                                  0          1          -    ZERO                 
        bin full_cover[28]                                  0          1          -    ZERO                 
        bin full_cover[29]                                  0          1          -    ZERO                 
        bin full_cover[30]                                  0          1          -    ZERO                 
        bin full_cover[31]                                  0          1          -    ZERO                 
        bin full_cover[32]                                  0          1          -    ZERO                 
        bin full_cover[33]                                  0          1          -    ZERO                 
        bin full_cover[34]                                  0          1          -    ZERO                 
        bin full_cover[35]                                  0          1          -    ZERO                 
        bin full_cover[36]                                  0          1          -    ZERO                 
        bin full_cover[37]                                  0          1          -    ZERO                 
        bin full_cover[38]                                  0          1          -    ZERO                 
        bin full_cover[39]                                  0          1          -    ZERO                 
        bin full_cover[40]                                  0          1          -    ZERO                 
        bin full_cover[41]                                  0          1          -    ZERO                 
        bin full_cover[42]                                  0          1          -    ZERO                 
        bin full_cover[43]                                  0          1          -    ZERO                 
        bin full_cover[44]                                  0          1          -    ZERO                 
        bin full_cover[45]                                  0          1          -    ZERO                 
        bin full_cover[46]                                  0          1          -    ZERO                 
        bin full_cover[47]                                  0          1          -    ZERO                 
        bin full_cover[48]                                  0          1          -    ZERO                 
        bin full_cover[49]                                  0          1          -    ZERO                 
        bin full_cover[50]                                  0          1          -    ZERO                 
        bin full_cover[51]                                  0          1          -    ZERO                 
        bin full_cover[52]                                  0          1          -    ZERO                 
        bin full_cover[53]                                  0          1          -    ZERO                 
        bin full_cover[54]                                  0          1          -    ZERO                 
        bin full_cover[55]                                  0          1          -    ZERO                 
        bin full_cover[56]                                  0          1          -    ZERO                 
        bin full_cover[57]                                  0          1          -    ZERO                 
        bin full_cover[58]                                  0          1          -    ZERO                 
        bin full_cover[59]                                  0          1          -    ZERO                 
        bin full_cover[60]                                  0          1          -    ZERO                 
        bin full_cover[61]                                  0          1          -    ZERO                 
        bin full_cover[62]                                  0          1          -    ZERO                 
        bin full_cover[63]                                  0          1          -    ZERO                 
        bin full_cover[64]                                  0          1          -    ZERO                 
        bin full_cover[65]                                  0          1          -    ZERO                 
        bin full_cover[66]                                  0          1          -    ZERO                 
        bin full_cover[67]                                  0          1          -    ZERO                 
        bin full_cover[68]                                328          1          -    Covered              
        bin full_cover[69]                                  0          1          -    ZERO                 
        bin full_cover[70]                                  0          1          -    ZERO                 
        bin full_cover[71]                                  0          1          -    ZERO                 
        bin full_cover[72]                                  0          1          -    ZERO                 
        bin full_cover[73]                                  0          1          -    ZERO                 
        bin full_cover[74]                                  0          1          -    ZERO                 
        bin full_cover[75]                                  0          1          -    ZERO                 
        bin full_cover[76]                                  0          1          -    ZERO                 
        bin full_cover[77]                                  0          1          -    ZERO                 
        bin full_cover[78]                                  0          1          -    ZERO                 
        bin full_cover[79]                                  0          1          -    ZERO                 
        bin full_cover[80]                                  0          1          -    ZERO                 
        bin full_cover[81]                                  0          1          -    ZERO                 
        bin full_cover[82]                                  0          1          -    ZERO                 
        bin full_cover[83]                                  0          1          -    ZERO                 
        bin full_cover[84]                                  0          1          -    ZERO                 
        bin full_cover[85]                                216          1          -    Covered              
        bin full_cover[86]                                  0          1          -    ZERO                 
        bin full_cover[87]                                  0          1          -    ZERO                 
        bin full_cover[88]                                  0          1          -    ZERO                 
        bin full_cover[89]                                  0          1          -    ZERO                 
        bin full_cover[90]                                  0          1          -    ZERO                 
        bin full_cover[91]                                  0          1          -    ZERO                 
        bin full_cover[92]                                  0          1          -    ZERO                 
        bin full_cover[93]                                  0          1          -    ZERO                 
        bin full_cover[94]                                  0          1          -    ZERO                 
        bin full_cover[95]                                  0          1          -    ZERO                 
        bin full_cover[96]                                  0          1          -    ZERO                 
        bin full_cover[97]                                  0          1          -    ZERO                 
        bin full_cover[98]                                  0          1          -    ZERO                 
        bin full_cover[99]                                  0          1          -    ZERO                 
        bin full_cover[100]                                 0          1          -    ZERO                 
        bin full_cover[101]                                 0          1          -    ZERO                 
        bin full_cover[102]                               464          1          -    Covered              
        bin full_cover[103]                                 0          1          -    ZERO                 
        bin full_cover[104]                                 0          1          -    ZERO                 
        bin full_cover[105]                                 0          1          -    ZERO                 
        bin full_cover[106]                                 0          1          -    ZERO                 
        bin full_cover[107]                                 0          1          -    ZERO                 
        bin full_cover[108]                                 0          1          -    ZERO                 
        bin full_cover[109]                                 0          1          -    ZERO                 
        bin full_cover[110]                                 0          1          -    ZERO                 
        bin full_cover[111]                                 0          1          -    ZERO                 
        bin full_cover[112]                                 0          1          -    ZERO                 
        bin full_cover[113]                                 0          1          -    ZERO                 
        bin full_cover[114]                                 0          1          -    ZERO                 
        bin full_cover[115]                                 0          1          -    ZERO                 
        bin full_cover[116]                                 0          1          -    ZERO                 
        bin full_cover[117]                                 0          1          -    ZERO                 
        bin full_cover[118]                                 0          1          -    ZERO                 
        bin full_cover[119]                               464          1          -    Covered              
        bin full_cover[120]                                 0          1          -    ZERO                 
        bin full_cover[121]                                 0          1          -    ZERO                 
        bin full_cover[122]                                 0          1          -    ZERO                 
        bin full_cover[123]                                 0          1          -    ZERO                 
        bin full_cover[124]                                 0          1          -    ZERO                 
        bin full_cover[125]                                 0          1          -    ZERO                 
        bin full_cover[126]                                 0          1          -    ZERO                 
        bin full_cover[127]                                 0          1          -    ZERO                 
        bin full_cover[128]                                 0          1          -    ZERO                 
        bin full_cover[129]                                 0          1          -    ZERO                 
        bin full_cover[130]                                 0          1          -    ZERO                 
        bin full_cover[131]                                 0          1          -    ZERO                 
        bin full_cover[132]                                 0          1          -    ZERO                 
        bin full_cover[133]                                 0          1          -    ZERO                 
        bin full_cover[134]                                 0          1          -    ZERO                 
        bin full_cover[135]                                 0          1          -    ZERO                 
        bin full_cover[136]                                 0          1          -    ZERO                 
        bin full_cover[137]                                 0          1          -    ZERO                 
        bin full_cover[138]                                 0          1          -    ZERO                 
        bin full_cover[139]                                 0          1          -    ZERO                 
        bin full_cover[140]                                 0          1          -    ZERO                 
        bin full_cover[141]                                 0          1          -    ZERO                 
        bin full_cover[142]                                 0          1          -    ZERO                 
        bin full_cover[143]                                 0          1          -    ZERO                 
        bin full_cover[144]                                 0          1          -    ZERO                 
        bin full_cover[145]                                 0          1          -    ZERO                 
        bin full_cover[146]                                 0          1          -    ZERO                 
        bin full_cover[147]                                 0          1          -    ZERO                 
        bin full_cover[148]                                 0          1          -    ZERO                 
        bin full_cover[149]                                 0          1          -    ZERO                 
        bin full_cover[150]                                 0          1          -    ZERO                 
        bin full_cover[151]                                 0          1          -    ZERO                 
        bin full_cover[152]                                 0          1          -    ZERO                 
        bin full_cover[153]                                 0          1          -    ZERO                 
        bin full_cover[154]                                 0          1          -    ZERO                 
        bin full_cover[155]                                 0          1          -    ZERO                 
        bin full_cover[156]                                 0          1          -    ZERO                 
        bin full_cover[157]                                 0          1          -    ZERO                 
        bin full_cover[158]                                 0          1          -    ZERO                 
        bin full_cover[159]                                 0          1          -    ZERO                 
        bin full_cover[160]                                 0          1          -    ZERO                 
        bin full_cover[161]                                 0          1          -    ZERO                 
        bin full_cover[162]                                 0          1          -    ZERO                 
        bin full_cover[163]                                 0          1          -    ZERO                 
        bin full_cover[164]                                 0          1          -    ZERO                 
        bin full_cover[165]                                 0          1          -    ZERO                 
        bin full_cover[166]                                 0          1          -    ZERO                 
        bin full_cover[167]                                 0          1          -    ZERO                 
        bin full_cover[168]                                 0          1          -    ZERO                 
        bin full_cover[169]                                 0          1          -    ZERO                 
        bin full_cover[170]                                 0          1          -    ZERO                 
        bin full_cover[171]                                 0          1          -    ZERO                 
        bin full_cover[172]                                 0          1          -    ZERO                 
        bin full_cover[173]                                 0          1          -    ZERO                 
        bin full_cover[174]                                 0          1          -    ZERO                 
        bin full_cover[175]                                 0          1          -    ZERO                 
        bin full_cover[176]                                 0          1          -    ZERO                 
        bin full_cover[177]                                 0          1          -    ZERO                 
        bin full_cover[178]                                 0          1          -    ZERO                 
        bin full_cover[179]                                 0          1          -    ZERO                 
        bin full_cover[180]                                 0          1          -    ZERO                 
        bin full_cover[181]                                 0          1          -    ZERO                 
        bin full_cover[182]                                 0          1          -    ZERO                 
        bin full_cover[183]                                 0          1          -    ZERO                 
        bin full_cover[184]                                 0          1          -    ZERO                 
        bin full_cover[185]                                 0          1          -    ZERO                 
        bin full_cover[186]                                 0          1          -    ZERO                 
        bin full_cover[187]                                 0          1          -    ZERO                 
        bin full_cover[188]                                 0          1          -    ZERO                 
        bin full_cover[189]                                 0          1          -    ZERO                 
        bin full_cover[190]                                 0          1          -    ZERO                 
        bin full_cover[191]                                 0          1          -    ZERO                 
        bin full_cover[192]                                 0          1          -    ZERO                 
        bin full_cover[193]                                 0          1          -    ZERO                 
        bin full_cover[194]                                 0          1          -    ZERO                 
        bin full_cover[195]                                 0          1          -    ZERO                 
        bin full_cover[196]                                 0          1          -    ZERO                 
        bin full_cover[197]                                 0          1          -    ZERO                 
        bin full_cover[198]                                 0          1          -    ZERO                 
        bin full_cover[199]                                 0          1          -    ZERO                 
        bin full_cover[200]                                 0          1          -    ZERO                 
        bin full_cover[201]                                 0          1          -    ZERO                 
        bin full_cover[202]                                 0          1          -    ZERO                 
        bin full_cover[203]                                 0          1          -    ZERO                 
        bin full_cover[204]                                 0          1          -    ZERO                 
        bin full_cover[205]                                 0          1          -    ZERO                 
        bin full_cover[206]                                 0          1          -    ZERO                 
        bin full_cover[207]                                 0          1          -    ZERO                 
        bin full_cover[208]                                 0          1          -    ZERO                 
        bin full_cover[209]                                 0          1          -    ZERO                 
        bin full_cover[210]                                 0          1          -    ZERO                 
        bin full_cover[211]                                 0          1          -    ZERO                 
        bin full_cover[212]                                 0          1          -    ZERO                 
        bin full_cover[213]                                 0          1          -    ZERO                 
        bin full_cover[214]                                 0          1          -    ZERO                 
        bin full_cover[215]                                 0          1          -    ZERO                 
        bin full_cover[216]                                 0          1          -    ZERO                 
        bin full_cover[217]                                 0          1          -    ZERO                 
        bin full_cover[218]                                 0          1          -    ZERO                 
        bin full_cover[219]                                 0          1          -    ZERO                 
        bin full_cover[220]                                 0          1          -    ZERO                 
        bin full_cover[221]                                 0          1          -    ZERO                 
        bin full_cover[222]                                 0          1          -    ZERO                 
        bin full_cover[223]                                 0          1          -    ZERO                 
        bin full_cover[224]                                 0          1          -    ZERO                 
        bin full_cover[225]                                 0          1          -    ZERO                 
        bin full_cover[226]                                 0          1          -    ZERO                 
        bin full_cover[227]                                 0          1          -    ZERO                 
        bin full_cover[228]                                 0          1          -    ZERO                 
        bin full_cover[229]                                 0          1          -    ZERO                 
        bin full_cover[230]                                 0          1          -    ZERO                 
        bin full_cover[231]                                 0          1          -    ZERO                 
        bin full_cover[232]                                 0          1          -    ZERO                 
        bin full_cover[233]                                 0          1          -    ZERO                 
        bin full_cover[234]                                 0          1          -    ZERO                 
        bin full_cover[235]                                 0          1          -    ZERO                 
        bin full_cover[236]                                 0          1          -    ZERO                 
        bin full_cover[237]                                 0          1          -    ZERO                 
        bin full_cover[238]                                 0          1          -    ZERO                 
        bin full_cover[239]                                 0          1          -    ZERO                 
        bin full_cover[240]                                 0          1          -    ZERO                 
        bin full_cover[241]                                 0          1          -    ZERO                 
        bin full_cover[242]                                 0          1          -    ZERO                 
        bin full_cover[243]                                 0          1          -    ZERO                 
        bin full_cover[244]                                 0          1          -    ZERO                 
        bin full_cover[245]                                 0          1          -    ZERO                 
        bin full_cover[246]                                 0          1          -    ZERO                 
        bin full_cover[247]                                 0          1          -    ZERO                 
        bin full_cover[248]                                 0          1          -    ZERO                 
        bin full_cover[249]                                 0          1          -    ZERO                 
        bin full_cover[250]                                 0          1          -    ZERO                 
        bin full_cover[251]                                 0          1          -    ZERO                 
        bin full_cover[252]                                 0          1          -    ZERO                 
        bin full_cover[253]                                 0          1          -    ZERO                 
        bin full_cover[254]                                 0          1          -    ZERO                 
        bin full_cover[255]                              2840          1          -    Covered              
    Coverpoint bit_val                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin value[0]                                    92118          1          -    Covered              
        bin value[1]                                     3610          1          -    Covered              
    Coverpoint bit_num                                100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        bin bit_number[0]                               11966          1          -    Covered              
        bin bit_number[1]                               11966          1          -    Covered              
        bin bit_number[2]                               11966          1          -    Covered              
        bin bit_number[3]                               11966          1          -    Covered              
        bin bit_number[4]                               11966          1          -    Covered              
        bin bit_number[5]                               11966          1          -    Covered              
        bin bit_number[6]                               11966          1          -    Covered              
        bin bit_number[7]                               11966          1          -    Covered              
    Cross cp_a_toggle                                   1.17%        100          -    Uncovered            
        covered/total bins:                                48       4096          -                      
        missing/total bins:                              4048       4096          -                      
        % Hit:                                          1.17%        100          -                      
        Auto, Default and User Defined Bins:
            bin <bit_number[7],value[1],full_cover[255]> 
                                                          355          1          -    Covered              
            bin <bit_number[6],value[1],full_cover[255]> 
                                                          355          1          -    Covered              
            bin <bit_number[5],value[1],full_cover[255]> 
                                                          355          1          -    Covered              
            bin <bit_number[4],value[1],full_cover[255]> 
                                                          355          1          -    Covered              
            bin <bit_number[3],value[1],full_cover[255]> 
                                                          355          1          -    Covered              
            bin <bit_number[2],value[1],full_cover[255]> 
                                                          355          1          -    Covered              
            bin <bit_number[1],value[1],full_cover[255]> 
                                                          355          1          -    Covered              
            bin <bit_number[0],value[1],full_cover[255]> 
                                                          355          1          -    Covered              
            bin <bit_number[6],value[1],full_cover[102]> 
                                                           58          1          -    Covered              
            bin <bit_number[5],value[1],full_cover[102]> 
                                                           58          1          -    Covered              
            bin <bit_number[2],value[1],full_cover[102]> 
                                                           58          1          -    Covered              
            bin <bit_number[1],value[1],full_cover[102]> 
                                                           58          1          -    Covered              
            bin <bit_number[7],value[0],full_cover[102]> 
                                                           58          1          -    Covered              
            bin <bit_number[4],value[0],full_cover[102]> 
                                                           58          1          -    Covered              
            bin <bit_number[3],value[0],full_cover[102]> 
                                                           58          1          -    Covered              
            bin <bit_number[0],value[0],full_cover[102]> 
                                                           58          1          -    Covered              
            bin <bit_number[6],value[1],full_cover[119]> 
                                                           58          1          -    Covered              
            bin <bit_number[5],value[1],full_cover[119]> 
                                                           58          1          -    Covered              
            bin <bit_number[4],value[1],full_cover[119]> 
                                                           58          1          -    Covered              
            bin <bit_number[2],value[1],full_cover[119]> 
                                                           58          1          -    Covered              
            bin <bit_number[1],value[1],full_cover[119]> 
                                                           58          1          -    Covered              
            bin <bit_number[0],value[1],full_cover[119]> 
                                                           58          1          -    Covered              
            bin <bit_number[7],value[0],full_cover[119]> 
                                                           58          1          -    Covered              
            bin <bit_number[3],value[0],full_cover[119]> 
                                                           58          1          -    Covered              
            bin <bit_number[6],value[1],full_cover[85]> 
                                                           27          1          -    Covered              
            bin <bit_number[4],value[1],full_cover[85]> 
                                                           27          1          -    Covered              
            bin <bit_number[2],value[1],full_cover[85]> 
                                                           27          1          -    Covered              
            bin <bit_number[0],value[1],full_cover[85]> 
                                                           27          1          -    Covered              
            bin <bit_number[7],value[0],full_cover[85]> 
                                                           27          1          -    Covered              
            bin <bit_number[5],value[0],full_cover[85]> 
                                                           27          1          -    Covered              
            bin <bit_number[3],value[0],full_cover[85]> 
                                                           27          1          -    Covered              
            bin <bit_number[1],value[0],full_cover[85]> 
                                                           27          1          -    Covered              
            bin <bit_number[6],value[1],full_cover[68]> 
                                                           41          1          -    Covered              
            bin <bit_number[2],value[1],full_cover[68]> 
                                                           41          1          -    Covered              
            bin <bit_number[7],value[0],full_cover[68]> 
                                                           41          1          -    Covered              
            bin <bit_number[5],value[0],full_cover[68]> 
                                                           41          1          -    Covered              
            bin <bit_number[4],value[0],full_cover[68]> 
                                                           41          1          -    Covered              
            bin <bit_number[3],value[0],full_cover[68]> 
                                                           41          1          -    Covered              
            bin <bit_number[1],value[0],full_cover[68]> 
                                                           41          1          -    Covered              
            bin <bit_number[0],value[0],full_cover[68]> 
                                                           41          1          -    Covered              
            bin <bit_number[7],value[0],full_cover[0]> 
                                                        11427          1          -    Covered              
            bin <bit_number[6],value[0],full_cover[0]> 
                                                        11427          1          -    Covered              
            bin <bit_number[5],value[0],full_cover[0]> 
                                                        11427          1          -    Covered              
            bin <bit_number[4],value[0],full_cover[0]> 
                                                        11427          1          -    Covered              
            bin <bit_number[3],value[0],full_cover[0]> 
                                                        11427          1          -    Covered              
            bin <bit_number[2],value[0],full_cover[0]> 
                                                        11427          1          -    Covered              
            bin <bit_number[1],value[0],full_cover[0]> 
                                                        11427          1          -    Covered              
            bin <bit_number[0],value[0],full_cover[0]> 
                                                        11427          1          -    Covered              
            bin <*,*,full_cover[254]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[253]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[252]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[251]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[250]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[249]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[248]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[247]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[246]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[245]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[244]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[243]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[242]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[241]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[240]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[239]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[238]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[237]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[236]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[235]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[234]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[233]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[232]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[231]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[230]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[229]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[228]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[227]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[226]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[225]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[224]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[223]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[222]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[221]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[220]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[219]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[218]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[217]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[216]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[215]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[214]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[213]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[212]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[211]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[210]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[209]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[208]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[207]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[206]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[205]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[204]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[203]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[202]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[201]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[200]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[199]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[198]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[197]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[196]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[195]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[194]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[193]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[192]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[191]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[190]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[189]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[188]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[187]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[186]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[185]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[184]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[183]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[182]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[181]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[180]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[179]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[178]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[177]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[176]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[175]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[174]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[173]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[172]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[171]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[170]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[169]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[168]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[167]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[166]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[165]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[164]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[163]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[162]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[161]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[160]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[159]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[158]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[157]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[156]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[155]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[154]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[153]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[152]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[151]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[150]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[149]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[148]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[147]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[146]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[145]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[144]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[143]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[142]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[141]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[140]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[139]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[138]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[137]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[136]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[135]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[134]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[133]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[132]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[131]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[130]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[129]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[128]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[127]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[126]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[125]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[124]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[123]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[122]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[121]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[120]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[118]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[117]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[116]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[115]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[114]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[113]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[112]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[111]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[110]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[109]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[108]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[107]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[106]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[105]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[104]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[103]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[101]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[100]>                       0          1         16    ZERO                 
            bin <*,*,full_cover[99]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[98]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[97]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[96]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[95]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[94]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[93]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[92]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[91]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[90]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[89]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[88]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[87]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[86]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[84]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[83]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[82]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[81]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[80]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[79]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[78]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[77]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[76]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[75]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[74]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[73]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[72]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[71]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[70]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[69]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[67]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[66]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[65]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[64]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[63]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[62]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[61]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[60]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[59]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[58]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[57]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[56]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[55]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[54]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[53]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[52]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[51]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[50]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[49]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[48]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[47]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[46]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[45]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[44]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[43]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[42]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[41]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[40]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[39]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[38]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[37]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[36]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[35]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[34]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[33]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[32]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[31]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[30]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[29]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[28]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[27]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[26]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[25]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[24]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[23]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[22]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[21]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[20]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[19]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[18]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[17]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[16]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[15]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[14]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[13]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[12]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[11]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[10]>                        0          1         16    ZERO                 
            bin <*,*,full_cover[9]>                         0          1         16    ZERO                 
            bin <*,*,full_cover[8]>                         0          1         16    ZERO                 
            bin <*,*,full_cover[7]>                         0          1         16    ZERO                 
            bin <*,*,full_cover[6]>                         0          1         16    ZERO                 
            bin <*,*,full_cover[5]>                         0          1         16    ZERO                 
            bin <*,*,full_cover[4]>                         0          1         16    ZERO                 
            bin <*,*,full_cover[3]>                         0          1         16    ZERO                 
            bin <*,*,full_cover[2]>                         0          1         16    ZERO                 
            bin <*,*,full_cover[1]>                         0          1         16    ZERO                 
            bin <*,value[0],full_cover[255]>                0          1          8    ZERO                 
            bin <*,value[1],full_cover[0]>                  0          1          8    ZERO                 
            bin <bit_number[7],value[1],full_cover[119]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[3],value[1],full_cover[119]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[6],value[0],full_cover[119]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[5],value[0],full_cover[119]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[4],value[0],full_cover[119]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[2],value[0],full_cover[119]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[1],value[0],full_cover[119]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[0],value[0],full_cover[119]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[7],value[1],full_cover[102]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[4],value[1],full_cover[102]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[3],value[1],full_cover[102]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[0],value[1],full_cover[102]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[6],value[0],full_cover[102]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[5],value[0],full_cover[102]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[2],value[0],full_cover[102]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[1],value[0],full_cover[102]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[7],value[1],full_cover[85]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[5],value[1],full_cover[85]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[3],value[1],full_cover[85]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[1],value[1],full_cover[85]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[6],value[0],full_cover[85]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[4],value[0],full_cover[85]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[2],value[0],full_cover[85]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[0],value[0],full_cover[85]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[7],value[1],full_cover[68]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[5],value[1],full_cover[68]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[4],value[1],full_cover[68]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[3],value[1],full_cover[68]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[1],value[1],full_cover[68]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[0],value[1],full_cover[68]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[6],value[0],full_cover[68]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[2],value[0],full_cover[68]> 
                                                            0          1          1    ZERO                 
 Covergroup instance \/xsw_coverage::xsw_coverage_outputs::cg_fifo_full_toggle  
                                                       93.75%        100          -    Uncovered            
    covered/total bins:                                    15         16          -                      
    missing/total bins:                                     1         16          -                      
    % Hit:                                             93.75%        100          -                      
    Coverpoint #coverpoint__0#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin trans0[0=>1]                                    2          1          -    Covered              
        bin trans0[0=>0]                                 6164          1          -    Covered              
        bin trans1[1=>1]                                  130          1          -    Covered              
        bin trans1[1=>0]                                    1          1          -    Covered              
    Coverpoint #coverpoint__1#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin trans0[0=>1]                                    2          1          -    Covered              
        bin trans0[0=>0]                                 6185          1          -    Covered              
        bin trans1[1=>1]                                  109          1          -    Covered              
        bin trans1[1=>0]                                    1          1          -    Covered              
    Coverpoint #coverpoint__2#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin trans0[0=>1]                                    2          1          -    Covered              
        bin trans0[0=>0]                                 6133          1          -    Covered              
        bin trans1[1=>1]                                  161          1          -    Covered              
        bin trans1[1=>0]                                    1          1          -    Covered              
    Coverpoint #coverpoint__3#                         75.00%        100          -    Uncovered            
        covered/total bins:                                 3          4          -                      
        missing/total bins:                                 1          4          -                      
        % Hit:                                         75.00%        100          -                      
        bin trans0[0=>1]                                    1          1          -    Covered              
        bin trans0[0=>0]                                 6226          1          -    Covered              
        bin trans1[1=>1]                                   70          1          -    Covered              
        bin trans1[1=>0]                                    0          1          -    ZERO                 
 TYPE /xsw_coverage/xsw_coverage_outputs/cg_data_output_indicators 
                                                       68.75%        100          -    Uncovered            
    covered/total bins:                                    22         32          -                      
    missing/total bins:                                    10         32          -                      
    % Hit:                                             68.75%        100          -                      
    Coverpoint data_rcv                               100.00%        100          -    Covered              
        covered/total bins:                                16         16          -                      
        missing/total bins:                                 0         16          -                      
        % Hit:                                        100.00%        100          -                      
        bin cp_data_rcv[0]                               9974          1          -    Covered              
        bin cp_data_rcv[1]                                 30          1          -    Covered              
        bin cp_data_rcv[2]                                  6          1          -    Covered              
        bin cp_data_rcv[3]                                 14          1          -    Covered              
        bin cp_data_rcv[4]                                 16          1          -    Covered              
        bin cp_data_rcv[5]                                  4          1          -    Covered              
        bin cp_data_rcv[6]                                 12          1          -    Covered              
        bin cp_data_rcv[7]                                 30          1          -    Covered              
        bin cp_data_rcv[8]                                602          1          -    Covered              
        bin cp_data_rcv[9]                                 14          1          -    Covered              
        bin cp_data_rcv[10]                                 6          1          -    Covered              
        bin cp_data_rcv[11]                                 8          1          -    Covered              
        bin cp_data_rcv[12]                                10          1          -    Covered              
        bin cp_data_rcv[13]                                10          1          -    Covered              
        bin cp_data_rcv[14]                                10          1          -    Covered              
        bin cp_data_rcv[15]                              7530          1          -    Covered              
    Coverpoint data_rdy                                37.50%        100          -    Uncovered            
        covered/total bins:                                 6         16          -                      
        missing/total bins:                                10         16          -                      
        % Hit:                                         37.50%        100          -                      
        bin cp_data_rdy[0]                              13236          1          -    Covered              
        bin cp_data_rdy[1]                                  0          1          -    ZERO                 
        bin cp_data_rdy[2]                                  0          1          -    ZERO                 
        bin cp_data_rdy[3]                                 12          1          -    Covered              
        bin cp_data_rdy[4]                                  0          1          -    ZERO                 
        bin cp_data_rdy[5]                                  0          1          -    ZERO                 
        bin cp_data_rdy[6]                                  0          1          -    ZERO                 
        bin cp_data_rdy[7]                                158          1          -    Covered              
        bin cp_data_rdy[8]                                  0          1          -    ZERO                 
        bin cp_data_rdy[9]                                  0          1          -    ZERO                 
        bin cp_data_rdy[10]                                 0          1          -    ZERO                 
        bin cp_data_rdy[11]                                24          1          -    Covered              
        bin cp_data_rdy[12]                                 0          1          -    ZERO                 
        bin cp_data_rdy[13]                                 6          1          -    Covered              
        bin cp_data_rdy[14]                                 0          1          -    ZERO                 
        bin cp_data_rdy[15]                              4840          1          -    Covered              
 TYPE /xsw_coverage/xsw_coverage_outputs/cg_data_rcv_toggle 
                                                       87.50%        100          -    Uncovered            
    covered/total bins:                                    86        150          -                      
    missing/total bins:                                    64        150          -                      
    % Hit:                                             57.33%        100          -                      
    Coverpoint #coverpoint__0# [2]                      0.00%        100          -    ZERO                 
        covered/total bins:                                 0          0          -                      
        missing/total bins:                                 0          0          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint #coverpoint__1# [2]                      0.00%        100          -    ZERO                 
        covered/total bins:                                 0          0          -                      
        missing/total bins:                                 0          0          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint #coverpoint__2# [2]                      0.00%        100          -    ZERO                 
        covered/total bins:                                 0          0          -                      
        missing/total bins:                                 0          0          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint #coverpoint__3# [2]                      0.00%        100          -    ZERO                 
        covered/total bins:                                 0          0          -                      
        missing/total bins:                                 0          0          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint data_rcv                               100.00%        100          -    Covered              
        covered/total bins:                                16         16          -                      
        missing/total bins:                                 0         16          -                      
        % Hit:                                        100.00%        100          -                      
        bin full_cover[0]                               23572          1          -    Covered              
        bin full_cover[1]                                  84          1          -    Covered              
        bin full_cover[2]                                  20          1          -    Covered              
        bin full_cover[3]                                  36          1          -    Covered              
        bin full_cover[4]                                  40          1          -    Covered              
        bin full_cover[5]                                   8          1          -    Covered              
        bin full_cover[6]                                  32          1          -    Covered              
        bin full_cover[7]                                  92          1          -    Covered              
        bin full_cover[8]                                1220          1          -    Covered              
        bin full_cover[9]                                  36          1          -    Covered              
        bin full_cover[10]                                 20          1          -    Covered              
        bin full_cover[11]                                 24          1          -    Covered              
        bin full_cover[12]                                 20          1          -    Covered              
        bin full_cover[13]                                 28          1          -    Covered              
        bin full_cover[14]                                 28          1          -    Covered              
        bin full_cover[15]                              22604          1          -    Covered              
    Coverpoint bit_val                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin value[0]                                    24714          1          -    Covered              
        bin value[1]                                    23150          1          -    Covered              
    Coverpoint bit_num                                100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin bit_number[0]                               11966          1          -    Covered              
        bin bit_number[1]                               11966          1          -    Covered              
        bin bit_number[2]                               11966          1          -    Covered              
        bin bit_number[3]                               11966          1          -    Covered              
    Cross cp_a_toggle                                  50.00%        100          -    Uncovered            
        covered/total bins:                                64        128          -                      
        missing/total bins:                                64        128          -                      
        % Hit:                                         50.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <bit_number[3],value[1],full_cover[11]> 
                                                            6          1          -    Covered              
            bin <bit_number[1],value[1],full_cover[11]> 
                                                            6          1          -    Covered              
            bin <bit_number[0],value[1],full_cover[11]> 
                                                            6          1          -    Covered              
            bin <bit_number[2],value[0],full_cover[11]> 
                                                            6          1          -    Covered              
            bin <bit_number[3],value[1],full_cover[10]> 
                                                            5          1          -    Covered              
            bin <bit_number[1],value[1],full_cover[10]> 
                                                            5          1          -    Covered              
            bin <bit_number[2],value[0],full_cover[10]> 
                                                            5          1          -    Covered              
            bin <bit_number[0],value[0],full_cover[10]> 
                                                            5          1          -    Covered              
            bin <bit_number[1],value[1],full_cover[2]> 
                                                            5          1          -    Covered              
            bin <bit_number[3],value[0],full_cover[2]> 
                                                            5          1          -    Covered              
            bin <bit_number[2],value[0],full_cover[2]> 
                                                            5          1          -    Covered              
            bin <bit_number[0],value[0],full_cover[2]> 
                                                            5          1          -    Covered              
            bin <bit_number[3],value[1],full_cover[14]> 
                                                            7          1          -    Covered              
            bin <bit_number[2],value[1],full_cover[14]> 
                                                            7          1          -    Covered              
            bin <bit_number[1],value[1],full_cover[14]> 
                                                            7          1          -    Covered              
            bin <bit_number[0],value[0],full_cover[14]> 
                                                            7          1          -    Covered              
            bin <bit_number[3],value[1],full_cover[13]> 
                                                            7          1          -    Covered              
            bin <bit_number[2],value[1],full_cover[13]> 
                                                            7          1          -    Covered              
            bin <bit_number[0],value[1],full_cover[13]> 
                                                            7          1          -    Covered              
            bin <bit_number[1],value[0],full_cover[13]> 
                                                            7          1          -    Covered              
            bin <bit_number[3],value[1],full_cover[12]> 
                                                            5          1          -    Covered              
            bin <bit_number[2],value[1],full_cover[12]> 
                                                            5          1          -    Covered              
            bin <bit_number[1],value[0],full_cover[12]> 
                                                            5          1          -    Covered              
            bin <bit_number[0],value[0],full_cover[12]> 
                                                            5          1          -    Covered              
            bin <bit_number[3],value[1],full_cover[9]> 
                                                            9          1          -    Covered              
            bin <bit_number[0],value[1],full_cover[9]> 
                                                            9          1          -    Covered              
            bin <bit_number[2],value[0],full_cover[9]> 
                                                            9          1          -    Covered              
            bin <bit_number[1],value[0],full_cover[9]> 
                                                            9          1          -    Covered              
            bin <bit_number[3],value[1],full_cover[8]> 
                                                          305          1          -    Covered              
            bin <bit_number[2],value[0],full_cover[8]> 
                                                          305          1          -    Covered              
            bin <bit_number[1],value[0],full_cover[8]> 
                                                          305          1          -    Covered              
            bin <bit_number[0],value[0],full_cover[8]> 
                                                          305          1          -    Covered              
            bin <bit_number[2],value[1],full_cover[7]> 
                                                           23          1          -    Covered              
            bin <bit_number[1],value[1],full_cover[7]> 
                                                           23          1          -    Covered              
            bin <bit_number[0],value[1],full_cover[7]> 
                                                           23          1          -    Covered              
            bin <bit_number[3],value[0],full_cover[7]> 
                                                           23          1          -    Covered              
            bin <bit_number[2],value[1],full_cover[6]> 
                                                            8          1          -    Covered              
            bin <bit_number[1],value[1],full_cover[6]> 
                                                            8          1          -    Covered              
            bin <bit_number[3],value[0],full_cover[6]> 
                                                            8          1          -    Covered              
            bin <bit_number[0],value[0],full_cover[6]> 
                                                            8          1          -    Covered              
            bin <bit_number[2],value[1],full_cover[5]> 
                                                            2          1          -    Covered              
            bin <bit_number[0],value[1],full_cover[5]> 
                                                            2          1          -    Covered              
            bin <bit_number[3],value[0],full_cover[5]> 
                                                            2          1          -    Covered              
            bin <bit_number[1],value[0],full_cover[5]> 
                                                            2          1          -    Covered              
            bin <bit_number[2],value[1],full_cover[4]> 
                                                           10          1          -    Covered              
            bin <bit_number[3],value[0],full_cover[4]> 
                                                           10          1          -    Covered              
            bin <bit_number[1],value[0],full_cover[4]> 
                                                           10          1          -    Covered              
            bin <bit_number[0],value[0],full_cover[4]> 
                                                           10          1          -    Covered              
            bin <bit_number[1],value[1],full_cover[3]> 
                                                            9          1          -    Covered              
            bin <bit_number[0],value[1],full_cover[3]> 
                                                            9          1          -    Covered              
            bin <bit_number[3],value[0],full_cover[3]> 
                                                            9          1          -    Covered              
            bin <bit_number[2],value[0],full_cover[3]> 
                                                            9          1          -    Covered              
            bin <bit_number[0],value[1],full_cover[1]> 
                                                           21          1          -    Covered              
            bin <bit_number[3],value[0],full_cover[1]> 
                                                           21          1          -    Covered              
            bin <bit_number[2],value[0],full_cover[1]> 
                                                           21          1          -    Covered              
            bin <bit_number[1],value[0],full_cover[1]> 
                                                           21          1          -    Covered              
            bin <bit_number[3],value[1],full_cover[15]> 
                                                         5651          1          -    Covered              
            bin <bit_number[2],value[1],full_cover[15]> 
                                                         5651          1          -    Covered              
            bin <bit_number[1],value[1],full_cover[15]> 
                                                         5651          1          -    Covered              
            bin <bit_number[0],value[1],full_cover[15]> 
                                                         5651          1          -    Covered              
            bin <bit_number[3],value[0],full_cover[0]> 
                                                         5893          1          -    Covered              
            bin <bit_number[2],value[0],full_cover[0]> 
                                                         5893          1          -    Covered              
            bin <bit_number[1],value[0],full_cover[0]> 
                                                         5893          1          -    Covered              
            bin <bit_number[0],value[0],full_cover[0]> 
                                                         5893          1          -    Covered              
            bin <*,value[0],full_cover[15]>                 0          1          4    ZERO                 
            bin <*,value[1],full_cover[0]>                  0          1          4    ZERO                 
            bin <bit_number[0],value[1],full_cover[14]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[3],value[0],full_cover[14]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[2],value[0],full_cover[14]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[1],value[0],full_cover[14]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[1],value[1],full_cover[13]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[3],value[0],full_cover[13]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[2],value[0],full_cover[13]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[0],value[0],full_cover[13]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[1],value[1],full_cover[12]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[0],value[1],full_cover[12]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[3],value[0],full_cover[12]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[2],value[0],full_cover[12]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[2],value[1],full_cover[11]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[3],value[0],full_cover[11]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[1],value[0],full_cover[11]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[0],value[0],full_cover[11]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[2],value[1],full_cover[10]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[0],value[1],full_cover[10]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[3],value[0],full_cover[10]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[1],value[0],full_cover[10]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[2],value[1],full_cover[9]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[1],value[1],full_cover[9]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[3],value[0],full_cover[9]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[0],value[0],full_cover[9]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[2],value[1],full_cover[8]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[1],value[1],full_cover[8]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[0],value[1],full_cover[8]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[3],value[0],full_cover[8]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[3],value[1],full_cover[7]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[2],value[0],full_cover[7]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[1],value[0],full_cover[7]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[0],value[0],full_cover[7]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[3],value[1],full_cover[6]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[0],value[1],full_cover[6]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[2],value[0],full_cover[6]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[1],value[0],full_cover[6]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[3],value[1],full_cover[5]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[1],value[1],full_cover[5]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[2],value[0],full_cover[5]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[0],value[0],full_cover[5]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[3],value[1],full_cover[4]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[1],value[1],full_cover[4]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[0],value[1],full_cover[4]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[2],value[0],full_cover[4]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[3],value[1],full_cover[3]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[2],value[1],full_cover[3]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[1],value[0],full_cover[3]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[0],value[0],full_cover[3]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[3],value[1],full_cover[2]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[2],value[1],full_cover[2]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[0],value[1],full_cover[2]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[1],value[0],full_cover[2]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[3],value[1],full_cover[1]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[2],value[1],full_cover[1]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[1],value[1],full_cover[1]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[0],value[0],full_cover[1]> 
                                                            0          1          1    ZERO                 
 Covergroup instance \/xsw_coverage::xsw_coverage_outputs::cg_data_rcv_toggle  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    16         16          -                      
    missing/total bins:                                     0         16          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint #coverpoint__0#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin trans0[0=>1]                                   98          1          -    Covered              
        bin trans0[0=>0]                                 4294          1          -    Covered              
        bin trans1[1=>1]                                 1814          1          -    Covered              
        bin trans1[1=>0]                                   91          1          -    Covered              
    Coverpoint #coverpoint__1#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin trans0[0=>1]                                   84          1          -    Covered              
        bin trans0[0=>0]                                 4318          1          -    Covered              
        bin trans1[1=>1]                                 1818          1          -    Covered              
        bin trans1[1=>0]                                   77          1          -    Covered              
    Coverpoint #coverpoint__2#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin trans0[0=>1]                                   91          1          -    Covered              
        bin trans0[0=>0]                                 4304          1          -    Covered              
        bin trans1[1=>1]                                 1818          1          -    Covered              
        bin trans1[1=>0]                                   84          1          -    Covered              
    Coverpoint #coverpoint__3#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin trans0[0=>1]                                   96          1          -    Covered              
        bin trans0[0=>0]                                 4014          1          -    Covered              
        bin trans1[1=>1]                                 2099          1          -    Covered              
        bin trans1[1=>0]                                   88          1          -    Covered              
 TYPE /xsw_coverage/xsw_coverage_outputs/cg_data_rdy_toggle 
                                                       64.06%        100          -    Uncovered            
    covered/total bins:                                    36        150          -                      
    missing/total bins:                                   114        150          -                      
    % Hit:                                             24.00%        100          -                      
    Coverpoint #coverpoint__0# [2]                      0.00%        100          -    ZERO                 
        covered/total bins:                                 0          0          -                      
        missing/total bins:                                 0          0          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint #coverpoint__1# [2]                      0.00%        100          -    ZERO                 
        covered/total bins:                                 0          0          -                      
        missing/total bins:                                 0          0          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint #coverpoint__2# [2]                      0.00%        100          -    ZERO                 
        covered/total bins:                                 0          0          -                      
        missing/total bins:                                 0          0          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint #coverpoint__3# [2]                      0.00%        100          -    ZERO                 
        covered/total bins:                                 0          0          -                      
        missing/total bins:                                 0          0          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint data_rdy                                37.50%        100          -    Uncovered            
        covered/total bins:                                 6         16          -                      
        missing/total bins:                                10         16          -                      
        % Hit:                                         37.50%        100          -                      
        bin full_cover[0]                               32040          1          -    Covered              
        bin full_cover[1]                                   0          1          -    ZERO                 
        bin full_cover[2]                                   0          1          -    ZERO                 
        bin full_cover[3]                                  40          1          -    Covered              
        bin full_cover[4]                                   0          1          -    ZERO                 
        bin full_cover[5]                                   0          1          -    ZERO                 
        bin full_cover[6]                                   0          1          -    ZERO                 
        bin full_cover[7]                                 588          1          -    Covered              
        bin full_cover[8]                                   0          1          -    ZERO                 
        bin full_cover[9]                                   0          1          -    ZERO                 
        bin full_cover[10]                                  0          1          -    ZERO                 
        bin full_cover[11]                                 80          1          -    Covered              
        bin full_cover[12]                                  0          1          -    ZERO                 
        bin full_cover[13]                                 20          1          -    Covered              
        bin full_cover[14]                                  0          1          -    ZERO                 
        bin full_cover[15]                              15096          1          -    Covered              
    Coverpoint bit_val                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin value[0]                                    32232          1          -    Covered              
        bin value[1]                                    15632          1          -    Covered              
    Coverpoint bit_num                                100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin bit_number[0]                               11966          1          -    Covered              
        bin bit_number[1]                               11966          1          -    Covered              
        bin bit_number[2]                               11966          1          -    Covered              
        bin bit_number[3]                               11966          1          -    Covered              
    Cross cp_a_toggle                                  18.75%        100          -    Uncovered            
        covered/total bins:                                24        128          -                      
        missing/total bins:                               104        128          -                      
        % Hit:                                         18.75%        100          -                      
        Auto, Default and User Defined Bins:
            bin <bit_number[3],value[1],full_cover[13]> 
                                                            5          1          -    Covered              
            bin <bit_number[2],value[1],full_cover[13]> 
                                                            5          1          -    Covered              
            bin <bit_number[0],value[1],full_cover[13]> 
                                                            5          1          -    Covered              
            bin <bit_number[1],value[0],full_cover[13]> 
                                                            5          1          -    Covered              
            bin <bit_number[2],value[1],full_cover[7]> 
                                                          147          1          -    Covered              
            bin <bit_number[1],value[1],full_cover[7]> 
                                                          147          1          -    Covered              
            bin <bit_number[0],value[1],full_cover[7]> 
                                                          147          1          -    Covered              
            bin <bit_number[3],value[0],full_cover[7]> 
                                                          147          1          -    Covered              
            bin <bit_number[3],value[1],full_cover[15]> 
                                                         3774          1          -    Covered              
            bin <bit_number[2],value[1],full_cover[15]> 
                                                         3774          1          -    Covered              
            bin <bit_number[1],value[1],full_cover[15]> 
                                                         3774          1          -    Covered              
            bin <bit_number[0],value[1],full_cover[15]> 
                                                         3774          1          -    Covered              
            bin <bit_number[3],value[1],full_cover[11]> 
                                                           20          1          -    Covered              
            bin <bit_number[1],value[1],full_cover[11]> 
                                                           20          1          -    Covered              
            bin <bit_number[0],value[1],full_cover[11]> 
                                                           20          1          -    Covered              
            bin <bit_number[2],value[0],full_cover[11]> 
                                                           20          1          -    Covered              
            bin <bit_number[1],value[1],full_cover[3]> 
                                                           10          1          -    Covered              
            bin <bit_number[0],value[1],full_cover[3]> 
                                                           10          1          -    Covered              
            bin <bit_number[3],value[0],full_cover[3]> 
                                                           10          1          -    Covered              
            bin <bit_number[2],value[0],full_cover[3]> 
                                                           10          1          -    Covered              
            bin <bit_number[3],value[0],full_cover[0]> 
                                                         8010          1          -    Covered              
            bin <bit_number[2],value[0],full_cover[0]> 
                                                         8010          1          -    Covered              
            bin <bit_number[1],value[0],full_cover[0]> 
                                                         8010          1          -    Covered              
            bin <bit_number[0],value[0],full_cover[0]> 
                                                         8010          1          -    Covered              
            bin <*,*,full_cover[14]>                        0          1          8    ZERO                 
            bin <*,*,full_cover[12]>                        0          1          8    ZERO                 
            bin <*,*,full_cover[10]>                        0          1          8    ZERO                 
            bin <*,*,full_cover[9]>                         0          1          8    ZERO                 
            bin <*,*,full_cover[8]>                         0          1          8    ZERO                 
            bin <*,*,full_cover[6]>                         0          1          8    ZERO                 
            bin <*,*,full_cover[5]>                         0          1          8    ZERO                 
            bin <*,*,full_cover[4]>                         0          1          8    ZERO                 
            bin <*,*,full_cover[2]>                         0          1          8    ZERO                 
            bin <*,*,full_cover[1]>                         0          1          8    ZERO                 
            bin <*,value[0],full_cover[15]>                 0          1          4    ZERO                 
            bin <*,value[1],full_cover[0]>                  0          1          4    ZERO                 
            bin <bit_number[1],value[1],full_cover[13]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[3],value[0],full_cover[13]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[2],value[0],full_cover[13]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[0],value[0],full_cover[13]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[2],value[1],full_cover[11]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[3],value[0],full_cover[11]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[1],value[0],full_cover[11]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[0],value[0],full_cover[11]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[3],value[1],full_cover[7]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[2],value[0],full_cover[7]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[1],value[0],full_cover[7]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[0],value[0],full_cover[7]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[3],value[1],full_cover[3]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[2],value[1],full_cover[3]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[1],value[0],full_cover[3]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[0],value[0],full_cover[3]> 
                                                            0          1          1    ZERO                 
 Covergroup instance \/xsw_coverage::xsw_coverage_outputs::cg_data_rdy_toggle  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    16         16          -                      
    missing/total bins:                                     0         16          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint #coverpoint__0#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin trans0[0=>1]                                    5          1          -    Covered              
        bin trans0[0=>0]                                 5212          1          -    Covered              
        bin trans1[1=>1]                                 1079          1          -    Covered              
        bin trans1[1=>0]                                    1          1          -    Covered              
    Coverpoint #coverpoint__1#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin trans0[0=>1]                                    5          1          -    Covered              
        bin trans0[0=>0]                                 5213          1          -    Covered              
        bin trans1[1=>1]                                 1078          1          -    Covered              
        bin trans1[1=>0]                                    1          1          -    Covered              
    Coverpoint #coverpoint__2#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin trans0[0=>1]                                    5          1          -    Covered              
        bin trans0[0=>0]                                 5218          1          -    Covered              
        bin trans1[1=>1]                                 1073          1          -    Covered              
        bin trans1[1=>0]                                    1          1          -    Covered              
    Coverpoint #coverpoint__3#                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin trans0[0=>1]                                    5          1          -    Covered              
        bin trans0[0=>0]                                 5225          1          -    Covered              
        bin trans1[1=>1]                                 1066          1          -    Covered              
        bin trans1[1=>0]                                    1          1          -    Covered              
 TYPE /xsw_coverage/xsw_coverage_outputs/cg_data_out 
                                                       90.00%        100          -    Uncovered            
    covered/total bins:                                    36         40          -                      
    missing/total bins:                                     4         40          -                      
    % Hit:                                             90.00%        100          -                      
    Coverpoint cp_data_out_1                           90.00%        100          -    Uncovered            
        covered/total bins:                                 9         10          -                      
        missing/total bins:                                 1         10          -                      
        % Hit:                                         90.00%        100          -                      
        bin data_out_max_1                                  0          1          -    ZERO                 
        bin data_out_range_1[0]                         17412          1          -    Covered              
        bin data_out_range_1[1]                           112          1          -    Covered              
        bin data_out_range_1[2]                           100          1          -    Covered              
        bin data_out_range_1[3]                           120          1          -    Covered              
        bin data_out_range_1[4]                           258          1          -    Covered              
        bin data_out_range_1[5]                           114          1          -    Covered              
        bin data_out_range_1[6]                            76          1          -    Covered              
        bin data_out_range_1[7]                            84          1          -    Covered              
        bin data_out_min_1                              17298          1          -    Covered              
    Coverpoint cp_data_out_2                           90.00%        100          -    Uncovered            
        covered/total bins:                                 9         10          -                      
        missing/total bins:                                 1         10          -                      
        % Hit:                                         90.00%        100          -                      
        bin data_out_max_2                                  0          1          -    ZERO                 
        bin data_out_range_2[0]                         17352          1          -    Covered              
        bin data_out_range_2[1]                            96          1          -    Covered              
        bin data_out_range_2[2]                           154          1          -    Covered              
        bin data_out_range_2[3]                           124          1          -    Covered              
        bin data_out_range_2[4]                           128          1          -    Covered              
        bin data_out_range_2[5]                           210          1          -    Covered              
        bin data_out_range_2[6]                           100          1          -    Covered              
        bin data_out_range_2[7]                           112          1          -    Covered              
        bin data_out_min_2                              17274          1          -    Covered              
    Coverpoint cp_data_out_3                           90.00%        100          -    Uncovered            
        covered/total bins:                                 9         10          -                      
        missing/total bins:                                 1         10          -                      
        % Hit:                                         90.00%        100          -                      
        bin data_out_max_3                                  0          1          -    ZERO                 
        bin data_out_range_3[0]                         17362          1          -    Covered              
        bin data_out_range_3[1]                           138          1          -    Covered              
        bin data_out_range_3[2]                           184          1          -    Covered              
        bin data_out_range_3[3]                           144          1          -    Covered              
        bin data_out_range_3[4]                            56          1          -    Covered              
        bin data_out_range_3[5]                           102          1          -    Covered              
        bin data_out_range_3[6]                           220          1          -    Covered              
        bin data_out_range_3[7]                            70          1          -    Covered              
        bin data_out_min_3                              17286          1          -    Covered              
    Coverpoint cp_data_out_4                           90.00%        100          -    Uncovered            
        covered/total bins:                                 9         10          -                      
        missing/total bins:                                 1         10          -                      
        % Hit:                                         90.00%        100          -                      
        bin data_out_max_4                                  0          1          -    ZERO                 
        bin data_out_range_4[0]                         17366          1          -    Covered              
        bin data_out_range_4[1]                           310          1          -    Covered              
        bin data_out_range_4[2]                            96          1          -    Covered              
        bin data_out_range_4[3]                            86          1          -    Covered              
        bin data_out_range_4[4]                            86          1          -    Covered              
        bin data_out_range_4[5]                           150          1          -    Covered              
        bin data_out_range_4[6]                           106          1          -    Covered              
        bin data_out_range_4[7]                            76          1          -    Covered              
        bin data_out_min_4                              17274          1          -    Covered              
 TYPE /xsw_coverage/xsw_coverage_outputs/cg_addr_out 
                                                       20.00%        100          -    Uncovered            
    covered/total bins:                                     8         40          -                      
    missing/total bins:                                    32         40          -                      
    % Hit:                                             20.00%        100          -                      
    Coverpoint cp_addr_out_1                           20.00%        100          -    Uncovered            
        covered/total bins:                                 2         10          -                      
        missing/total bins:                                 8         10          -                      
        % Hit:                                         20.00%        100          -                      
        bin addr_out_max_1                                  0          1          -    ZERO                 
        bin addr_out_range_1[0]                         18276          1          -    Covered              
        bin addr_out_range_1[1]                             0          1          -    ZERO                 
        bin addr_out_range_1[2]                             0          1          -    ZERO                 
        bin addr_out_range_1[3]                             0          1          -    ZERO                 
        bin addr_out_range_1[4]                             0          1          -    ZERO                 
        bin addr_out_range_1[5]                             0          1          -    ZERO                 
        bin addr_out_range_1[6]                             0          1          -    ZERO                 
        bin addr_out_range_1[7]                             0          1          -    ZERO                 
        bin addr_out_min_1                              17480          1          -    Covered              
    Coverpoint cp_addr_out_2                           20.00%        100          -    Uncovered            
        covered/total bins:                                 2         10          -                      
        missing/total bins:                                 8         10          -                      
        % Hit:                                         20.00%        100          -                      
        bin addr_out_max_2                                  0          1          -    ZERO                 
        bin addr_out_range_2[0]                         18276          1          -    Covered              
        bin addr_out_range_2[1]                             0          1          -    ZERO                 
        bin addr_out_range_2[2]                             0          1          -    ZERO                 
        bin addr_out_range_2[3]                             0          1          -    ZERO                 
        bin addr_out_range_2[4]                             0          1          -    ZERO                 
        bin addr_out_range_2[5]                             0          1          -    ZERO                 
        bin addr_out_range_2[6]                             0          1          -    ZERO                 
        bin addr_out_range_2[7]                             0          1          -    ZERO                 
        bin addr_out_min_2                              17568          1          -    Covered              
    Coverpoint cp_addr_out_3                           20.00%        100          -    Uncovered            
        covered/total bins:                                 2         10          -                      
        missing/total bins:                                 8         10          -                      
        % Hit:                                         20.00%        100          -                      
        bin addr_out_max_3                                  0          1          -    ZERO                 
        bin addr_out_range_3[0]                         18276          1          -    Covered              
        bin addr_out_range_3[1]                             0          1          -    ZERO                 
        bin addr_out_range_3[2]                             0          1          -    ZERO                 
        bin addr_out_range_3[3]                             0          1          -    ZERO                 
        bin addr_out_range_3[4]                             0          1          -    ZERO                 
        bin addr_out_range_3[5]                             0          1          -    ZERO                 
        bin addr_out_range_3[6]                             0          1          -    ZERO                 
        bin addr_out_range_3[7]                             0          1          -    ZERO                 
        bin addr_out_min_3                              17586          1          -    Covered              
    Coverpoint cp_addr_out_4                           20.00%        100          -    Uncovered            
        covered/total bins:                                 2         10          -                      
        missing/total bins:                                 8         10          -                      
        % Hit:                                         20.00%        100          -                      
        bin addr_out_max_4                                  0          1          -    ZERO                 
        bin addr_out_range_4[0]                         18276          1          -    Covered              
        bin addr_out_range_4[1]                             0          1          -    ZERO                 
        bin addr_out_range_4[2]                             0          1          -    ZERO                 
        bin addr_out_range_4[3]                             0          1          -    ZERO                 
        bin addr_out_range_4[4]                             0          1          -    ZERO                 
        bin addr_out_range_4[5]                             0          1          -    ZERO                 
        bin addr_out_range_4[6]                             0          1          -    ZERO                 
        bin addr_out_range_4[7]                             0          1          -    ZERO                 
        bin addr_out_min_4                              17490          1          -    Covered              
 TYPE /xsw_coverage/xsw_coverage_outputs/cg_fifo_almost_empty_toggle 
                                                       50.87%        100          -    Uncovered            
    covered/total bins:                                    64       4362          -                      
    missing/total bins:                                  4298       4362          -                      
    % Hit:                                              1.46%        100          -                      
    Coverpoint fifo_ae                                  2.34%        100          -    Uncovered            
        covered/total bins:                                 6        256          -                      
        missing/total bins:                               250        256          -                      
        % Hit:                                          2.34%        100          -                      
        bin almost_empty_cover[0]                       13944          1          -    Covered              
        bin almost_empty_cover[1]                           0          1          -    ZERO                 
        bin almost_empty_cover[2]                           0          1          -    ZERO                 
        bin almost_empty_cover[3]                           0          1          -    ZERO                 
        bin almost_empty_cover[4]                           0          1          -    ZERO                 
        bin almost_empty_cover[5]                           0          1          -    ZERO                 
        bin almost_empty_cover[6]                           0          1          -    ZERO                 
        bin almost_empty_cover[7]                           0          1          -    ZERO                 
        bin almost_empty_cover[8]                           0          1          -    ZERO                 
        bin almost_empty_cover[9]                           0          1          -    ZERO                 
        bin almost_empty_cover[10]                          0          1          -    ZERO                 
        bin almost_empty_cover[11]                          0          1          -    ZERO                 
        bin almost_empty_cover[12]                          0          1          -    ZERO                 
        bin almost_empty_cover[13]                          0          1          -    ZERO                 
        bin almost_empty_cover[14]                          0          1          -    ZERO                 
        bin almost_empty_cover[15]                          0          1          -    ZERO                 
        bin almost_empty_cover[16]                          0          1          -    ZERO                 
        bin almost_empty_cover[17]                          0          1          -    ZERO                 
        bin almost_empty_cover[18]                          0          1          -    ZERO                 
        bin almost_empty_cover[19]                          0          1          -    ZERO                 
        bin almost_empty_cover[20]                          0          1          -    ZERO                 
        bin almost_empty_cover[21]                          0          1          -    ZERO                 
        bin almost_empty_cover[22]                          0          1          -    ZERO                 
        bin almost_empty_cover[23]                          0          1          -    ZERO                 
        bin almost_empty_cover[24]                          0          1          -    ZERO                 
        bin almost_empty_cover[25]                          0          1          -    ZERO                 
        bin almost_empty_cover[26]                          0          1          -    ZERO                 
        bin almost_empty_cover[27]                          0          1          -    ZERO                 
        bin almost_empty_cover[28]                          0          1          -    ZERO                 
        bin almost_empty_cover[29]                          0          1          -    ZERO                 
        bin almost_empty_cover[30]                          0          1          -    ZERO                 
        bin almost_empty_cover[31]                          0          1          -    ZERO                 
        bin almost_empty_cover[32]                          0          1          -    ZERO                 
        bin almost_empty_cover[33]                          0          1          -    ZERO                 
        bin almost_empty_cover[34]                          0          1          -    ZERO                 
        bin almost_empty_cover[35]                          0          1          -    ZERO                 
        bin almost_empty_cover[36]                          0          1          -    ZERO                 
        bin almost_empty_cover[37]                          0          1          -    ZERO                 
        bin almost_empty_cover[38]                          0          1          -    ZERO                 
        bin almost_empty_cover[39]                          0          1          -    ZERO                 
        bin almost_empty_cover[40]                          0          1          -    ZERO                 
        bin almost_empty_cover[41]                          0          1          -    ZERO                 
        bin almost_empty_cover[42]                          0          1          -    ZERO                 
        bin almost_empty_cover[43]                          0          1          -    ZERO                 
        bin almost_empty_cover[44]                          0          1          -    ZERO                 
        bin almost_empty_cover[45]                          0          1          -    ZERO                 
        bin almost_empty_cover[46]                          0          1          -    ZERO                 
        bin almost_empty_cover[47]                          0          1          -    ZERO                 
        bin almost_empty_cover[48]                          0          1          -    ZERO                 
        bin almost_empty_cover[49]                          0          1          -    ZERO                 
        bin almost_empty_cover[50]                          0          1          -    ZERO                 
        bin almost_empty_cover[51]                          0          1          -    ZERO                 
        bin almost_empty_cover[52]                          0          1          -    ZERO                 
        bin almost_empty_cover[53]                          0          1          -    ZERO                 
        bin almost_empty_cover[54]                          0          1          -    ZERO                 
        bin almost_empty_cover[55]                          0          1          -    ZERO                 
        bin almost_empty_cover[56]                          0          1          -    ZERO                 
        bin almost_empty_cover[57]                          0          1          -    ZERO                 
        bin almost_empty_cover[58]                          0          1          -    ZERO                 
        bin almost_empty_cover[59]                          0          1          -    ZERO                 
        bin almost_empty_cover[60]                          0          1          -    ZERO                 
        bin almost_empty_cover[61]                          0          1          -    ZERO                 
        bin almost_empty_cover[62]                          0          1          -    ZERO                 
        bin almost_empty_cover[63]                          0          1          -    ZERO                 
        bin almost_empty_cover[64]                          0          1          -    ZERO                 
        bin almost_empty_cover[65]                          0          1          -    ZERO                 
        bin almost_empty_cover[66]                          0          1          -    ZERO                 
        bin almost_empty_cover[67]                          0          1          -    ZERO                 
        bin almost_empty_cover[68]                          0          1          -    ZERO                 
        bin almost_empty_cover[69]                          0          1          -    ZERO                 
        bin almost_empty_cover[70]                          0          1          -    ZERO                 
        bin almost_empty_cover[71]                          0          1          -    ZERO                 
        bin almost_empty_cover[72]                          0          1          -    ZERO                 
        bin almost_empty_cover[73]                          0          1          -    ZERO                 
        bin almost_empty_cover[74]                          0          1          -    ZERO                 
        bin almost_empty_cover[75]                          0          1          -    ZERO                 
        bin almost_empty_cover[76]                          0          1          -    ZERO                 
        bin almost_empty_cover[77]                          0          1          -    ZERO                 
        bin almost_empty_cover[78]                          0          1          -    ZERO                 
        bin almost_empty_cover[79]                          0          1          -    ZERO                 
        bin almost_empty_cover[80]                          0          1          -    ZERO                 
        bin almost_empty_cover[81]                          0          1          -    ZERO                 
        bin almost_empty_cover[82]                          0          1          -    ZERO                 
        bin almost_empty_cover[83]                          0          1          -    ZERO                 
        bin almost_empty_cover[84]                          0          1          -    ZERO                 
        bin almost_empty_cover[85]                          0          1          -    ZERO                 
        bin almost_empty_cover[86]                          0          1          -    ZERO                 
        bin almost_empty_cover[87]                          0          1          -    ZERO                 
        bin almost_empty_cover[88]                          0          1          -    ZERO                 
        bin almost_empty_cover[89]                          0          1          -    ZERO                 
        bin almost_empty_cover[90]                          0          1          -    ZERO                 
        bin almost_empty_cover[91]                          0          1          -    ZERO                 
        bin almost_empty_cover[92]                          0          1          -    ZERO                 
        bin almost_empty_cover[93]                          0          1          -    ZERO                 
        bin almost_empty_cover[94]                          0          1          -    ZERO                 
        bin almost_empty_cover[95]                          0          1          -    ZERO                 
        bin almost_empty_cover[96]                          0          1          -    ZERO                 
        bin almost_empty_cover[97]                          0          1          -    ZERO                 
        bin almost_empty_cover[98]                          0          1          -    ZERO                 
        bin almost_empty_cover[99]                          0          1          -    ZERO                 
        bin almost_empty_cover[100]                         0          1          -    ZERO                 
        bin almost_empty_cover[101]                         0          1          -    ZERO                 
        bin almost_empty_cover[102]                         0          1          -    ZERO                 
        bin almost_empty_cover[103]                         0          1          -    ZERO                 
        bin almost_empty_cover[104]                         0          1          -    ZERO                 
        bin almost_empty_cover[105]                         0          1          -    ZERO                 
        bin almost_empty_cover[106]                         0          1          -    ZERO                 
        bin almost_empty_cover[107]                         0          1          -    ZERO                 
        bin almost_empty_cover[108]                         0          1          -    ZERO                 
        bin almost_empty_cover[109]                         0          1          -    ZERO                 
        bin almost_empty_cover[110]                         0          1          -    ZERO                 
        bin almost_empty_cover[111]                         0          1          -    ZERO                 
        bin almost_empty_cover[112]                         0          1          -    ZERO                 
        bin almost_empty_cover[113]                         0          1          -    ZERO                 
        bin almost_empty_cover[114]                         0          1          -    ZERO                 
        bin almost_empty_cover[115]                         0          1          -    ZERO                 
        bin almost_empty_cover[116]                         0          1          -    ZERO                 
        bin almost_empty_cover[117]                         0          1          -    ZERO                 
        bin almost_empty_cover[118]                         0          1          -    ZERO                 
        bin almost_empty_cover[119]                         0          1          -    ZERO                 
        bin almost_empty_cover[120]                         0          1          -    ZERO                 
        bin almost_empty_cover[121]                         0          1          -    ZERO                 
        bin almost_empty_cover[122]                         0          1          -    ZERO                 
        bin almost_empty_cover[123]                         0          1          -    ZERO                 
        bin almost_empty_cover[124]                         0          1          -    ZERO                 
        bin almost_empty_cover[125]                         0          1          -    ZERO                 
        bin almost_empty_cover[126]                         0          1          -    ZERO                 
        bin almost_empty_cover[127]                         0          1          -    ZERO                 
        bin almost_empty_cover[128]                         0          1          -    ZERO                 
        bin almost_empty_cover[129]                         0          1          -    ZERO                 
        bin almost_empty_cover[130]                         0          1          -    ZERO                 
        bin almost_empty_cover[131]                         0          1          -    ZERO                 
        bin almost_empty_cover[132]                         0          1          -    ZERO                 
        bin almost_empty_cover[133]                         0          1          -    ZERO                 
        bin almost_empty_cover[134]                         0          1          -    ZERO                 
        bin almost_empty_cover[135]                         0          1          -    ZERO                 
        bin almost_empty_cover[136]                       328          1          -    Covered              
        bin almost_empty_cover[137]                         0          1          -    ZERO                 
        bin almost_empty_cover[138]                         0          1          -    ZERO                 
        bin almost_empty_cover[139]                         0          1          -    ZERO                 
        bin almost_empty_cover[140]                         0          1          -    ZERO                 
        bin almost_empty_cover[141]                         0          1          -    ZERO                 
        bin almost_empty_cover[142]                         0          1          -    ZERO                 
        bin almost_empty_cover[143]                         0          1          -    ZERO                 
        bin almost_empty_cover[144]                         0          1          -    ZERO                 
        bin almost_empty_cover[145]                         0          1          -    ZERO                 
        bin almost_empty_cover[146]                         0          1          -    ZERO                 
        bin almost_empty_cover[147]                         0          1          -    ZERO                 
        bin almost_empty_cover[148]                         0          1          -    ZERO                 
        bin almost_empty_cover[149]                         0          1          -    ZERO                 
        bin almost_empty_cover[150]                         0          1          -    ZERO                 
        bin almost_empty_cover[151]                         0          1          -    ZERO                 
        bin almost_empty_cover[152]                         0          1          -    ZERO                 
        bin almost_empty_cover[153]                         0          1          -    ZERO                 
        bin almost_empty_cover[154]                         0          1          -    ZERO                 
        bin almost_empty_cover[155]                         0          1          -    ZERO                 
        bin almost_empty_cover[156]                         0          1          -    ZERO                 
        bin almost_empty_cover[157]                         0          1          -    ZERO                 
        bin almost_empty_cover[158]                         0          1          -    ZERO                 
        bin almost_empty_cover[159]                         0          1          -    ZERO                 
        bin almost_empty_cover[160]                         0          1          -    ZERO                 
        bin almost_empty_cover[161]                         0          1          -    ZERO                 
        bin almost_empty_cover[162]                         0          1          -    ZERO                 
        bin almost_empty_cover[163]                         0          1          -    ZERO                 
        bin almost_empty_cover[164]                         0          1          -    ZERO                 
        bin almost_empty_cover[165]                         0          1          -    ZERO                 
        bin almost_empty_cover[166]                         0          1          -    ZERO                 
        bin almost_empty_cover[167]                         0          1          -    ZERO                 
        bin almost_empty_cover[168]                         0          1          -    ZERO                 
        bin almost_empty_cover[169]                         0          1          -    ZERO                 
        bin almost_empty_cover[170]                       136          1          -    Covered              
        bin almost_empty_cover[171]                         0          1          -    ZERO                 
        bin almost_empty_cover[172]                         0          1          -    ZERO                 
        bin almost_empty_cover[173]                         0          1          -    ZERO                 
        bin almost_empty_cover[174]                         0          1          -    ZERO                 
        bin almost_empty_cover[175]                         0          1          -    ZERO                 
        bin almost_empty_cover[176]                         0          1          -    ZERO                 
        bin almost_empty_cover[177]                         0          1          -    ZERO                 
        bin almost_empty_cover[178]                         0          1          -    ZERO                 
        bin almost_empty_cover[179]                         0          1          -    ZERO                 
        bin almost_empty_cover[180]                         0          1          -    ZERO                 
        bin almost_empty_cover[181]                         0          1          -    ZERO                 
        bin almost_empty_cover[182]                         0          1          -    ZERO                 
        bin almost_empty_cover[183]                         0          1          -    ZERO                 
        bin almost_empty_cover[184]                         0          1          -    ZERO                 
        bin almost_empty_cover[185]                         0          1          -    ZERO                 
        bin almost_empty_cover[186]                         0          1          -    ZERO                 
        bin almost_empty_cover[187]                        88          1          -    Covered              
        bin almost_empty_cover[188]                         0          1          -    ZERO                 
        bin almost_empty_cover[189]                         0          1          -    ZERO                 
        bin almost_empty_cover[190]                         0          1          -    ZERO                 
        bin almost_empty_cover[191]                         0          1          -    ZERO                 
        bin almost_empty_cover[192]                         0          1          -    ZERO                 
        bin almost_empty_cover[193]                         0          1          -    ZERO                 
        bin almost_empty_cover[194]                         0          1          -    ZERO                 
        bin almost_empty_cover[195]                         0          1          -    ZERO                 
        bin almost_empty_cover[196]                         0          1          -    ZERO                 
        bin almost_empty_cover[197]                         0          1          -    ZERO                 
        bin almost_empty_cover[198]                         0          1          -    ZERO                 
        bin almost_empty_cover[199]                         0          1          -    ZERO                 
        bin almost_empty_cover[200]                         0          1          -    ZERO                 
        bin almost_empty_cover[201]                         0          1          -    ZERO                 
        bin almost_empty_cover[202]                         0          1          -    ZERO                 
        bin almost_empty_cover[203]                         0          1          -    ZERO                 
        bin almost_empty_cover[204]                         0          1          -    ZERO                 
        bin almost_empty_cover[205]                         0          1          -    ZERO                 
        bin almost_empty_cover[206]                         0          1          -    ZERO                 
        bin almost_empty_cover[207]                         0          1          -    ZERO                 
        bin almost_empty_cover[208]                         0          1          -    ZERO                 
        bin almost_empty_cover[209]                         0          1          -    ZERO                 
        bin almost_empty_cover[210]                         0          1          -    ZERO                 
        bin almost_empty_cover[211]                         0          1          -    ZERO                 
        bin almost_empty_cover[212]                         0          1          -    ZERO                 
        bin almost_empty_cover[213]                         0          1          -    ZERO                 
        bin almost_empty_cover[214]                         0          1          -    ZERO                 
        bin almost_empty_cover[215]                         0          1          -    ZERO                 
        bin almost_empty_cover[216]                         0          1          -    ZERO                 
        bin almost_empty_cover[217]                         0          1          -    ZERO                 
        bin almost_empty_cover[218]                         0          1          -    ZERO                 
        bin almost_empty_cover[219]                         0          1          -    ZERO                 
        bin almost_empty_cover[220]                         0          1          -    ZERO                 
        bin almost_empty_cover[221]                         0          1          -    ZERO                 
        bin almost_empty_cover[222]                         0          1          -    ZERO                 
        bin almost_empty_cover[223]                         0          1          -    ZERO                 
        bin almost_empty_cover[224]                         0          1          -    ZERO                 
        bin almost_empty_cover[225]                         0          1          -    ZERO                 
        bin almost_empty_cover[226]                         0          1          -    ZERO                 
        bin almost_empty_cover[227]                         0          1          -    ZERO                 
        bin almost_empty_cover[228]                         0          1          -    ZERO                 
        bin almost_empty_cover[229]                         0          1          -    ZERO                 
        bin almost_empty_cover[230]                         0          1          -    ZERO                 
        bin almost_empty_cover[231]                         0          1          -    ZERO                 
        bin almost_empty_cover[232]                         0          1          -    ZERO                 
        bin almost_empty_cover[233]                         0          1          -    ZERO                 
        bin almost_empty_cover[234]                         0          1          -    ZERO                 
        bin almost_empty_cover[235]                         0          1          -    ZERO                 
        bin almost_empty_cover[236]                         0          1          -    ZERO                 
        bin almost_empty_cover[237]                         0          1          -    ZERO                 
        bin almost_empty_cover[238]                        80          1          -    Covered              
        bin almost_empty_cover[239]                         0          1          -    ZERO                 
        bin almost_empty_cover[240]                         0          1          -    ZERO                 
        bin almost_empty_cover[241]                         0          1          -    ZERO                 
        bin almost_empty_cover[242]                         0          1          -    ZERO                 
        bin almost_empty_cover[243]                         0          1          -    ZERO                 
        bin almost_empty_cover[244]                         0          1          -    ZERO                 
        bin almost_empty_cover[245]                         0          1          -    ZERO                 
        bin almost_empty_cover[246]                         0          1          -    ZERO                 
        bin almost_empty_cover[247]                         0          1          -    ZERO                 
        bin almost_empty_cover[248]                         0          1          -    ZERO                 
        bin almost_empty_cover[249]                         0          1          -    ZERO                 
        bin almost_empty_cover[250]                         0          1          -    ZERO                 
        bin almost_empty_cover[251]                         0          1          -    ZERO                 
        bin almost_empty_cover[252]                         0          1          -    ZERO                 
        bin almost_empty_cover[253]                         0          1          -    ZERO                 
        bin almost_empty_cover[254]                         0          1          -    ZERO                 
        bin almost_empty_cover[255]                     81152          1          -    Covered              
    Coverpoint bit_val                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin value[0]                                    14300          1          -    Covered              
        bin value[1]                                    81428          1          -    Covered              
    Coverpoint bit_num                                100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        bin bit_number[0]                               11966          1          -    Covered              
        bin bit_number[1]                               11966          1          -    Covered              
        bin bit_number[2]                               11966          1          -    Covered              
        bin bit_number[3]                               11966          1          -    Covered              
        bin bit_number[4]                               11966          1          -    Covered              
        bin bit_number[5]                               11966          1          -    Covered              
        bin bit_number[6]                               11966          1          -    Covered              
        bin bit_number[7]                               11966          1          -    Covered              
    Cross cp_a_toggle                                   1.17%        100          -    Uncovered            
        covered/total bins:                                48       4096          -                      
        missing/total bins:                              4048       4096          -                      
        % Hit:                                          1.17%        100          -                      
        Auto, Default and User Defined Bins:
            bin <bit_number[7],value[1],almost_empty_cover[238]> 
                                                           10          1          -    Covered              
            bin <bit_number[6],value[1],almost_empty_cover[238]> 
                                                           10          1          -    Covered              
            bin <bit_number[5],value[1],almost_empty_cover[238]> 
                                                           10          1          -    Covered              
            bin <bit_number[3],value[1],almost_empty_cover[238]> 
                                                           10          1          -    Covered              
            bin <bit_number[2],value[1],almost_empty_cover[238]> 
                                                           10          1          -    Covered              
            bin <bit_number[1],value[1],almost_empty_cover[238]> 
                                                           10          1          -    Covered              
            bin <bit_number[4],value[0],almost_empty_cover[238]> 
                                                           10          1          -    Covered              
            bin <bit_number[0],value[0],almost_empty_cover[238]> 
                                                           10          1          -    Covered              
            bin <bit_number[7],value[1],almost_empty_cover[187]> 
                                                           11          1          -    Covered              
            bin <bit_number[5],value[1],almost_empty_cover[187]> 
                                                           11          1          -    Covered              
            bin <bit_number[4],value[1],almost_empty_cover[187]> 
                                                           11          1          -    Covered              
            bin <bit_number[3],value[1],almost_empty_cover[187]> 
                                                           11          1          -    Covered              
            bin <bit_number[1],value[1],almost_empty_cover[187]> 
                                                           11          1          -    Covered              
            bin <bit_number[0],value[1],almost_empty_cover[187]> 
                                                           11          1          -    Covered              
            bin <bit_number[6],value[0],almost_empty_cover[187]> 
                                                           11          1          -    Covered              
            bin <bit_number[2],value[0],almost_empty_cover[187]> 
                                                           11          1          -    Covered              
            bin <bit_number[7],value[1],almost_empty_cover[170]> 
                                                           17          1          -    Covered              
            bin <bit_number[5],value[1],almost_empty_cover[170]> 
                                                           17          1          -    Covered              
            bin <bit_number[3],value[1],almost_empty_cover[170]> 
                                                           17          1          -    Covered              
            bin <bit_number[1],value[1],almost_empty_cover[170]> 
                                                           17          1          -    Covered              
            bin <bit_number[6],value[0],almost_empty_cover[170]> 
                                                           17          1          -    Covered              
            bin <bit_number[4],value[0],almost_empty_cover[170]> 
                                                           17          1          -    Covered              
            bin <bit_number[2],value[0],almost_empty_cover[170]> 
                                                           17          1          -    Covered              
            bin <bit_number[0],value[0],almost_empty_cover[170]> 
                                                           17          1          -    Covered              
            bin <bit_number[7],value[1],almost_empty_cover[136]> 
                                                           41          1          -    Covered              
            bin <bit_number[3],value[1],almost_empty_cover[136]> 
                                                           41          1          -    Covered              
            bin <bit_number[6],value[0],almost_empty_cover[136]> 
                                                           41          1          -    Covered              
            bin <bit_number[5],value[0],almost_empty_cover[136]> 
                                                           41          1          -    Covered              
            bin <bit_number[4],value[0],almost_empty_cover[136]> 
                                                           41          1          -    Covered              
            bin <bit_number[2],value[0],almost_empty_cover[136]> 
                                                           41          1          -    Covered              
            bin <bit_number[1],value[0],almost_empty_cover[136]> 
                                                           41          1          -    Covered              
            bin <bit_number[0],value[0],almost_empty_cover[136]> 
                                                           41          1          -    Covered              
            bin <bit_number[7],value[0],almost_empty_cover[0]> 
                                                         1743          1          -    Covered              
            bin <bit_number[6],value[0],almost_empty_cover[0]> 
                                                         1743          1          -    Covered              
            bin <bit_number[5],value[0],almost_empty_cover[0]> 
                                                         1743          1          -    Covered              
            bin <bit_number[4],value[0],almost_empty_cover[0]> 
                                                         1743          1          -    Covered              
            bin <bit_number[3],value[0],almost_empty_cover[0]> 
                                                         1743          1          -    Covered              
            bin <bit_number[2],value[0],almost_empty_cover[0]> 
                                                         1743          1          -    Covered              
            bin <bit_number[1],value[0],almost_empty_cover[0]> 
                                                         1743          1          -    Covered              
            bin <bit_number[0],value[0],almost_empty_cover[0]> 
                                                         1743          1          -    Covered              
            bin <bit_number[7],value[1],almost_empty_cover[255]> 
                                                        10144          1          -    Covered              
            bin <bit_number[6],value[1],almost_empty_cover[255]> 
                                                        10144          1          -    Covered              
            bin <bit_number[5],value[1],almost_empty_cover[255]> 
                                                        10144          1          -    Covered              
            bin <bit_number[4],value[1],almost_empty_cover[255]> 
                                                        10144          1          -    Covered              
            bin <bit_number[3],value[1],almost_empty_cover[255]> 
                                                        10144          1          -    Covered              
            bin <bit_number[2],value[1],almost_empty_cover[255]> 
                                                        10144          1          -    Covered              
            bin <bit_number[1],value[1],almost_empty_cover[255]> 
                                                        10144          1          -    Covered              
            bin <bit_number[0],value[1],almost_empty_cover[255]> 
                                                        10144          1          -    Covered              
            bin <*,*,almost_empty_cover[254]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[253]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[252]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[251]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[250]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[249]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[248]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[247]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[246]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[245]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[244]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[243]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[242]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[241]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[240]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[239]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[237]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[236]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[235]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[234]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[233]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[232]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[231]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[230]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[229]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[228]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[227]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[226]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[225]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[224]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[223]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[222]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[221]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[220]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[219]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[218]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[217]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[216]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[215]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[214]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[213]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[212]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[211]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[210]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[209]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[208]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[207]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[206]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[205]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[204]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[203]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[202]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[201]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[200]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[199]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[198]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[197]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[196]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[195]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[194]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[193]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[192]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[191]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[190]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[189]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[188]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[186]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[185]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[184]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[183]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[182]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[181]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[180]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[179]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[178]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[177]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[176]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[175]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[174]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[173]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[172]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[171]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[169]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[168]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[167]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[166]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[165]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[164]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[163]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[162]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[161]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[160]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[159]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[158]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[157]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[156]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[155]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[154]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[153]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[152]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[151]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[150]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[149]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[148]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[147]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[146]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[145]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[144]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[143]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[142]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[141]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[140]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[139]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[138]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[137]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[135]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[134]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[133]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[132]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[131]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[130]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[129]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[128]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[127]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[126]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[125]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[124]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[123]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[122]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[121]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[120]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[119]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[118]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[117]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[116]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[115]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[114]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[113]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[112]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[111]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[110]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[109]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[108]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[107]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[106]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[105]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[104]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[103]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[102]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[101]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[100]>               0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[99]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[98]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[97]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[96]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[95]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[94]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[93]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[92]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[91]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[90]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[89]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[88]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[87]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[86]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[85]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[84]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[83]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[82]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[81]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[80]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[79]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[78]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[77]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[76]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[75]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[74]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[73]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[72]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[71]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[70]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[69]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[68]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[67]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[66]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[65]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[64]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[63]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[62]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[61]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[60]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[59]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[58]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[57]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[56]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[55]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[54]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[53]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[52]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[51]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[50]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[49]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[48]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[47]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[46]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[45]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[44]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[43]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[42]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[41]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[40]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[39]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[38]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[37]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[36]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[35]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[34]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[33]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[32]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[31]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[30]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[29]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[28]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[27]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[26]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[25]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[24]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[23]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[22]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[21]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[20]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[19]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[18]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[17]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[16]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[15]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[14]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[13]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[12]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[11]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[10]>                0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[9]>                 0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[8]>                 0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[7]>                 0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[6]>                 0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[5]>                 0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[4]>                 0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[3]>                 0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[2]>                 0          1         16    ZERO                 
            bin <*,*,almost_empty_cover[1]>                 0          1         16    ZERO                 
            bin <*,value[0],almost_empty_cover[255]> 
                                                            0          1          8    ZERO                 
            bin <*,value[1],almost_empty_cover[0]>          0          1          8    ZERO                 
            bin <bit_number[4],value[1],almost_empty_cover[238]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[0],value[1],almost_empty_cover[238]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[7],value[0],almost_empty_cover[238]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[6],value[0],almost_empty_cover[238]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[5],value[0],almost_empty_cover[238]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[3],value[0],almost_empty_cover[238]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[2],value[0],almost_empty_cover[238]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[1],value[0],almost_empty_cover[238]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[6],value[1],almost_empty_cover[187]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[2],value[1],almost_empty_cover[187]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[7],value[0],almost_empty_cover[187]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[5],value[0],almost_empty_cover[187]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[4],value[0],almost_empty_cover[187]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[3],value[0],almost_empty_cover[187]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[1],value[0],almost_empty_cover[187]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[0],value[0],almost_empty_cover[187]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[6],value[1],almost_empty_cover[170]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[4],value[1],almost_empty_cover[170]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[2],value[1],almost_empty_cover[170]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[0],value[1],almost_empty_cover[170]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[7],value[0],almost_empty_cover[170]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[5],value[0],almost_empty_cover[170]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[3],value[0],almost_empty_cover[170]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[1],value[0],almost_empty_cover[170]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[6],value[1],almost_empty_cover[136]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[5],value[1],almost_empty_cover[136]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[4],value[1],almost_empty_cover[136]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[2],value[1],almost_empty_cover[136]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[1],value[1],almost_empty_cover[136]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[0],value[1],almost_empty_cover[136]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[7],value[0],almost_empty_cover[136]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[3],value[0],almost_empty_cover[136]> 
                                                            0          1          1    ZERO                 
 TYPE /xsw_coverage/xsw_coverage_outputs/cg_fifo_almost_full_toggle 
                                                       50.73%        100          -    Uncovered            
    covered/total bins:                                    55       4362          -                      
    missing/total bins:                                  4307       4362          -                      
    % Hit:                                              1.26%        100          -                      
    Coverpoint fifo_af                                  1.95%        100          -    Uncovered            
        covered/total bins:                                 5        256          -                      
        missing/total bins:                               251        256          -                      
        % Hit:                                          1.95%        100          -                      
        bin almost_full_cover[0]                        88112          1          -    Covered              
        bin almost_full_cover[1]                            0          1          -    ZERO                 
        bin almost_full_cover[2]                            0          1          -    ZERO                 
        bin almost_full_cover[3]                            0          1          -    ZERO                 
        bin almost_full_cover[4]                            0          1          -    ZERO                 
        bin almost_full_cover[5]                            0          1          -    ZERO                 
        bin almost_full_cover[6]                            0          1          -    ZERO                 
        bin almost_full_cover[7]                            0          1          -    ZERO                 
        bin almost_full_cover[8]                            0          1          -    ZERO                 
        bin almost_full_cover[9]                            0          1          -    ZERO                 
        bin almost_full_cover[10]                           0          1          -    ZERO                 
        bin almost_full_cover[11]                           0          1          -    ZERO                 
        bin almost_full_cover[12]                           0          1          -    ZERO                 
        bin almost_full_cover[13]                           0          1          -    ZERO                 
        bin almost_full_cover[14]                           0          1          -    ZERO                 
        bin almost_full_cover[15]                           0          1          -    ZERO                 
        bin almost_full_cover[16]                           0          1          -    ZERO                 
        bin almost_full_cover[17]                           0          1          -    ZERO                 
        bin almost_full_cover[18]                           0          1          -    ZERO                 
        bin almost_full_cover[19]                           0          1          -    ZERO                 
        bin almost_full_cover[20]                           0          1          -    ZERO                 
        bin almost_full_cover[21]                           0          1          -    ZERO                 
        bin almost_full_cover[22]                           0          1          -    ZERO                 
        bin almost_full_cover[23]                           0          1          -    ZERO                 
        bin almost_full_cover[24]                           0          1          -    ZERO                 
        bin almost_full_cover[25]                           0          1          -    ZERO                 
        bin almost_full_cover[26]                           0          1          -    ZERO                 
        bin almost_full_cover[27]                           0          1          -    ZERO                 
        bin almost_full_cover[28]                           0          1          -    ZERO                 
        bin almost_full_cover[29]                           0          1          -    ZERO                 
        bin almost_full_cover[30]                           0          1          -    ZERO                 
        bin almost_full_cover[31]                           0          1          -    ZERO                 
        bin almost_full_cover[32]                           0          1          -    ZERO                 
        bin almost_full_cover[33]                           0          1          -    ZERO                 
        bin almost_full_cover[34]                           0          1          -    ZERO                 
        bin almost_full_cover[35]                           0          1          -    ZERO                 
        bin almost_full_cover[36]                           0          1          -    ZERO                 
        bin almost_full_cover[37]                           0          1          -    ZERO                 
        bin almost_full_cover[38]                           0          1          -    ZERO                 
        bin almost_full_cover[39]                           0          1          -    ZERO                 
        bin almost_full_cover[40]                           0          1          -    ZERO                 
        bin almost_full_cover[41]                           0          1          -    ZERO                 
        bin almost_full_cover[42]                           0          1          -    ZERO                 
        bin almost_full_cover[43]                           0          1          -    ZERO                 
        bin almost_full_cover[44]                           0          1          -    ZERO                 
        bin almost_full_cover[45]                           0          1          -    ZERO                 
        bin almost_full_cover[46]                           0          1          -    ZERO                 
        bin almost_full_cover[47]                           0          1          -    ZERO                 
        bin almost_full_cover[48]                           0          1          -    ZERO                 
        bin almost_full_cover[49]                           0          1          -    ZERO                 
        bin almost_full_cover[50]                           0          1          -    ZERO                 
        bin almost_full_cover[51]                           0          1          -    ZERO                 
        bin almost_full_cover[52]                           0          1          -    ZERO                 
        bin almost_full_cover[53]                           0          1          -    ZERO                 
        bin almost_full_cover[54]                           0          1          -    ZERO                 
        bin almost_full_cover[55]                           0          1          -    ZERO                 
        bin almost_full_cover[56]                           0          1          -    ZERO                 
        bin almost_full_cover[57]                           0          1          -    ZERO                 
        bin almost_full_cover[58]                           0          1          -    ZERO                 
        bin almost_full_cover[59]                           0          1          -    ZERO                 
        bin almost_full_cover[60]                           0          1          -    ZERO                 
        bin almost_full_cover[61]                           0          1          -    ZERO                 
        bin almost_full_cover[62]                           0          1          -    ZERO                 
        bin almost_full_cover[63]                           0          1          -    ZERO                 
        bin almost_full_cover[64]                           0          1          -    ZERO                 
        bin almost_full_cover[65]                           0          1          -    ZERO                 
        bin almost_full_cover[66]                           0          1          -    ZERO                 
        bin almost_full_cover[67]                           0          1          -    ZERO                 
        bin almost_full_cover[68]                         384          1          -    Covered              
        bin almost_full_cover[69]                           0          1          -    ZERO                 
        bin almost_full_cover[70]                           0          1          -    ZERO                 
        bin almost_full_cover[71]                           0          1          -    ZERO                 
        bin almost_full_cover[72]                           0          1          -    ZERO                 
        bin almost_full_cover[73]                           0          1          -    ZERO                 
        bin almost_full_cover[74]                           0          1          -    ZERO                 
        bin almost_full_cover[75]                           0          1          -    ZERO                 
        bin almost_full_cover[76]                           0          1          -    ZERO                 
        bin almost_full_cover[77]                           0          1          -    ZERO                 
        bin almost_full_cover[78]                           0          1          -    ZERO                 
        bin almost_full_cover[79]                           0          1          -    ZERO                 
        bin almost_full_cover[80]                           0          1          -    ZERO                 
        bin almost_full_cover[81]                           0          1          -    ZERO                 
        bin almost_full_cover[82]                           0          1          -    ZERO                 
        bin almost_full_cover[83]                           0          1          -    ZERO                 
        bin almost_full_cover[84]                           0          1          -    ZERO                 
        bin almost_full_cover[85]                         320          1          -    Covered              
        bin almost_full_cover[86]                           0          1          -    ZERO                 
        bin almost_full_cover[87]                           0          1          -    ZERO                 
        bin almost_full_cover[88]                           0          1          -    ZERO                 
        bin almost_full_cover[89]                           0          1          -    ZERO                 
        bin almost_full_cover[90]                           0          1          -    ZERO                 
        bin almost_full_cover[91]                           0          1          -    ZERO                 
        bin almost_full_cover[92]                           0          1          -    ZERO                 
        bin almost_full_cover[93]                           0          1          -    ZERO                 
        bin almost_full_cover[94]                           0          1          -    ZERO                 
        bin almost_full_cover[95]                           0          1          -    ZERO                 
        bin almost_full_cover[96]                           0          1          -    ZERO                 
        bin almost_full_cover[97]                           0          1          -    ZERO                 
        bin almost_full_cover[98]                           0          1          -    ZERO                 
        bin almost_full_cover[99]                           0          1          -    ZERO                 
        bin almost_full_cover[100]                          0          1          -    ZERO                 
        bin almost_full_cover[101]                          0          1          -    ZERO                 
        bin almost_full_cover[102]                          0          1          -    ZERO                 
        bin almost_full_cover[103]                          0          1          -    ZERO                 
        bin almost_full_cover[104]                          0          1          -    ZERO                 
        bin almost_full_cover[105]                          0          1          -    ZERO                 
        bin almost_full_cover[106]                          0          1          -    ZERO                 
        bin almost_full_cover[107]                          0          1          -    ZERO                 
        bin almost_full_cover[108]                          0          1          -    ZERO                 
        bin almost_full_cover[109]                          0          1          -    ZERO                 
        bin almost_full_cover[110]                          0          1          -    ZERO                 
        bin almost_full_cover[111]                          0          1          -    ZERO                 
        bin almost_full_cover[112]                          0          1          -    ZERO                 
        bin almost_full_cover[113]                          0          1          -    ZERO                 
        bin almost_full_cover[114]                          0          1          -    ZERO                 
        bin almost_full_cover[115]                          0          1          -    ZERO                 
        bin almost_full_cover[116]                          0          1          -    ZERO                 
        bin almost_full_cover[117]                          0          1          -    ZERO                 
        bin almost_full_cover[118]                          0          1          -    ZERO                 
        bin almost_full_cover[119]                        640          1          -    Covered              
        bin almost_full_cover[120]                          0          1          -    ZERO                 
        bin almost_full_cover[121]                          0          1          -    ZERO                 
        bin almost_full_cover[122]                          0          1          -    ZERO                 
        bin almost_full_cover[123]                          0          1          -    ZERO                 
        bin almost_full_cover[124]                          0          1          -    ZERO                 
        bin almost_full_cover[125]                          0          1          -    ZERO                 
        bin almost_full_cover[126]                          0          1          -    ZERO                 
        bin almost_full_cover[127]                          0          1          -    ZERO                 
        bin almost_full_cover[128]                          0          1          -    ZERO                 
        bin almost_full_cover[129]                          0          1          -    ZERO                 
        bin almost_full_cover[130]                          0          1          -    ZERO                 
        bin almost_full_cover[131]                          0          1          -    ZERO                 
        bin almost_full_cover[132]                          0          1          -    ZERO                 
        bin almost_full_cover[133]                          0          1          -    ZERO                 
        bin almost_full_cover[134]                          0          1          -    ZERO                 
        bin almost_full_cover[135]                          0          1          -    ZERO                 
        bin almost_full_cover[136]                          0          1          -    ZERO                 
        bin almost_full_cover[137]                          0          1          -    ZERO                 
        bin almost_full_cover[138]                          0          1          -    ZERO                 
        bin almost_full_cover[139]                          0          1          -    ZERO                 
        bin almost_full_cover[140]                          0          1          -    ZERO                 
        bin almost_full_cover[141]                          0          1          -    ZERO                 
        bin almost_full_cover[142]                          0          1          -    ZERO                 
        bin almost_full_cover[143]                          0          1          -    ZERO                 
        bin almost_full_cover[144]                          0          1          -    ZERO                 
        bin almost_full_cover[145]                          0          1          -    ZERO                 
        bin almost_full_cover[146]                          0          1          -    ZERO                 
        bin almost_full_cover[147]                          0          1          -    ZERO                 
        bin almost_full_cover[148]                          0          1          -    ZERO                 
        bin almost_full_cover[149]                          0          1          -    ZERO                 
        bin almost_full_cover[150]                          0          1          -    ZERO                 
        bin almost_full_cover[151]                          0          1          -    ZERO                 
        bin almost_full_cover[152]                          0          1          -    ZERO                 
        bin almost_full_cover[153]                          0          1          -    ZERO                 
        bin almost_full_cover[154]                          0          1          -    ZERO                 
        bin almost_full_cover[155]                          0          1          -    ZERO                 
        bin almost_full_cover[156]                          0          1          -    ZERO                 
        bin almost_full_cover[157]                          0          1          -    ZERO                 
        bin almost_full_cover[158]                          0          1          -    ZERO                 
        bin almost_full_cover[159]                          0          1          -    ZERO                 
        bin almost_full_cover[160]                          0          1          -    ZERO                 
        bin almost_full_cover[161]                          0          1          -    ZERO                 
        bin almost_full_cover[162]                          0          1          -    ZERO                 
        bin almost_full_cover[163]                          0          1          -    ZERO                 
        bin almost_full_cover[164]                          0          1          -    ZERO                 
        bin almost_full_cover[165]                          0          1          -    ZERO                 
        bin almost_full_cover[166]                          0          1          -    ZERO                 
        bin almost_full_cover[167]                          0          1          -    ZERO                 
        bin almost_full_cover[168]                          0          1          -    ZERO                 
        bin almost_full_cover[169]                          0          1          -    ZERO                 
        bin almost_full_cover[170]                          0          1          -    ZERO                 
        bin almost_full_cover[171]                          0          1          -    ZERO                 
        bin almost_full_cover[172]                          0          1          -    ZERO                 
        bin almost_full_cover[173]                          0          1          -    ZERO                 
        bin almost_full_cover[174]                          0          1          -    ZERO                 
        bin almost_full_cover[175]                          0          1          -    ZERO                 
        bin almost_full_cover[176]                          0          1          -    ZERO                 
        bin almost_full_cover[177]                          0          1          -    ZERO                 
        bin almost_full_cover[178]                          0          1          -    ZERO                 
        bin almost_full_cover[179]                          0          1          -    ZERO                 
        bin almost_full_cover[180]                          0          1          -    ZERO                 
        bin almost_full_cover[181]                          0          1          -    ZERO                 
        bin almost_full_cover[182]                          0          1          -    ZERO                 
        bin almost_full_cover[183]                          0          1          -    ZERO                 
        bin almost_full_cover[184]                          0          1          -    ZERO                 
        bin almost_full_cover[185]                          0          1          -    ZERO                 
        bin almost_full_cover[186]                          0          1          -    ZERO                 
        bin almost_full_cover[187]                          0          1          -    ZERO                 
        bin almost_full_cover[188]                          0          1          -    ZERO                 
        bin almost_full_cover[189]                          0          1          -    ZERO                 
        bin almost_full_cover[190]                          0          1          -    ZERO                 
        bin almost_full_cover[191]                          0          1          -    ZERO                 
        bin almost_full_cover[192]                          0          1          -    ZERO                 
        bin almost_full_cover[193]                          0          1          -    ZERO                 
        bin almost_full_cover[194]                          0          1          -    ZERO                 
        bin almost_full_cover[195]                          0          1          -    ZERO                 
        bin almost_full_cover[196]                          0          1          -    ZERO                 
        bin almost_full_cover[197]                          0          1          -    ZERO                 
        bin almost_full_cover[198]                          0          1          -    ZERO                 
        bin almost_full_cover[199]                          0          1          -    ZERO                 
        bin almost_full_cover[200]                          0          1          -    ZERO                 
        bin almost_full_cover[201]                          0          1          -    ZERO                 
        bin almost_full_cover[202]                          0          1          -    ZERO                 
        bin almost_full_cover[203]                          0          1          -    ZERO                 
        bin almost_full_cover[204]                          0          1          -    ZERO                 
        bin almost_full_cover[205]                          0          1          -    ZERO                 
        bin almost_full_cover[206]                          0          1          -    ZERO                 
        bin almost_full_cover[207]                          0          1          -    ZERO                 
        bin almost_full_cover[208]                          0          1          -    ZERO                 
        bin almost_full_cover[209]                          0          1          -    ZERO                 
        bin almost_full_cover[210]                          0          1          -    ZERO                 
        bin almost_full_cover[211]                          0          1          -    ZERO                 
        bin almost_full_cover[212]                          0          1          -    ZERO                 
        bin almost_full_cover[213]                          0          1          -    ZERO                 
        bin almost_full_cover[214]                          0          1          -    ZERO                 
        bin almost_full_cover[215]                          0          1          -    ZERO                 
        bin almost_full_cover[216]                          0          1          -    ZERO                 
        bin almost_full_cover[217]                          0          1          -    ZERO                 
        bin almost_full_cover[218]                          0          1          -    ZERO                 
        bin almost_full_cover[219]                          0          1          -    ZERO                 
        bin almost_full_cover[220]                          0          1          -    ZERO                 
        bin almost_full_cover[221]                          0          1          -    ZERO                 
        bin almost_full_cover[222]                          0          1          -    ZERO                 
        bin almost_full_cover[223]                          0          1          -    ZERO                 
        bin almost_full_cover[224]                          0          1          -    ZERO                 
        bin almost_full_cover[225]                          0          1          -    ZERO                 
        bin almost_full_cover[226]                          0          1          -    ZERO                 
        bin almost_full_cover[227]                          0          1          -    ZERO                 
        bin almost_full_cover[228]                          0          1          -    ZERO                 
        bin almost_full_cover[229]                          0          1          -    ZERO                 
        bin almost_full_cover[230]                          0          1          -    ZERO                 
        bin almost_full_cover[231]                          0          1          -    ZERO                 
        bin almost_full_cover[232]                          0          1          -    ZERO                 
        bin almost_full_cover[233]                          0          1          -    ZERO                 
        bin almost_full_cover[234]                          0          1          -    ZERO                 
        bin almost_full_cover[235]                          0          1          -    ZERO                 
        bin almost_full_cover[236]                          0          1          -    ZERO                 
        bin almost_full_cover[237]                          0          1          -    ZERO                 
        bin almost_full_cover[238]                          0          1          -    ZERO                 
        bin almost_full_cover[239]                          0          1          -    ZERO                 
        bin almost_full_cover[240]                          0          1          -    ZERO                 
        bin almost_full_cover[241]                          0          1          -    ZERO                 
        bin almost_full_cover[242]                          0          1          -    ZERO                 
        bin almost_full_cover[243]                          0          1          -    ZERO                 
        bin almost_full_cover[244]                          0          1          -    ZERO                 
        bin almost_full_cover[245]                          0          1          -    ZERO                 
        bin almost_full_cover[246]                          0          1          -    ZERO                 
        bin almost_full_cover[247]                          0          1          -    ZERO                 
        bin almost_full_cover[248]                          0          1          -    ZERO                 
        bin almost_full_cover[249]                          0          1          -    ZERO                 
        bin almost_full_cover[250]                          0          1          -    ZERO                 
        bin almost_full_cover[251]                          0          1          -    ZERO                 
        bin almost_full_cover[252]                          0          1          -    ZERO                 
        bin almost_full_cover[253]                          0          1          -    ZERO                 
        bin almost_full_cover[254]                          0          1          -    ZERO                 
        bin almost_full_cover[255]                       6272          1          -    Covered              
    Coverpoint bit_val                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin value[0]                                    88720          1          -    Covered              
        bin value[1]                                     7008          1          -    Covered              
    Coverpoint bit_num                                100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        bin bit_number[0]                               11966          1          -    Covered              
        bin bit_number[1]                               11966          1          -    Covered              
        bin bit_number[2]                               11966          1          -    Covered              
        bin bit_number[3]                               11966          1          -    Covered              
        bin bit_number[4]                               11966          1          -    Covered              
        bin bit_number[5]                               11966          1          -    Covered              
        bin bit_number[6]                               11966          1          -    Covered              
        bin bit_number[7]                               11966          1          -    Covered              
    Cross cp_a_toggle                                   0.97%        100          -    Uncovered            
        covered/total bins:                                40       4096          -                      
        missing/total bins:                              4056       4096          -                      
        % Hit:                                          0.97%        100          -                      
        Auto, Default and User Defined Bins:
            bin <bit_number[7],value[1],almost_full_cover[255]> 
                                                          784          1          -    Covered              
            bin <bit_number[6],value[1],almost_full_cover[255]> 
                                                          784          1          -    Covered              
            bin <bit_number[5],value[1],almost_full_cover[255]> 
                                                          784          1          -    Covered              
            bin <bit_number[4],value[1],almost_full_cover[255]> 
                                                          784          1          -    Covered              
            bin <bit_number[3],value[1],almost_full_cover[255]> 
                                                          784          1          -    Covered              
            bin <bit_number[2],value[1],almost_full_cover[255]> 
                                                          784          1          -    Covered              
            bin <bit_number[1],value[1],almost_full_cover[255]> 
                                                          784          1          -    Covered              
            bin <bit_number[0],value[1],almost_full_cover[255]> 
                                                          784          1          -    Covered              
            bin <bit_number[6],value[1],almost_full_cover[119]> 
                                                           80          1          -    Covered              
            bin <bit_number[5],value[1],almost_full_cover[119]> 
                                                           80          1          -    Covered              
            bin <bit_number[4],value[1],almost_full_cover[119]> 
                                                           80          1          -    Covered              
            bin <bit_number[2],value[1],almost_full_cover[119]> 
                                                           80          1          -    Covered              
            bin <bit_number[1],value[1],almost_full_cover[119]> 
                                                           80          1          -    Covered              
            bin <bit_number[0],value[1],almost_full_cover[119]> 
                                                           80          1          -    Covered              
            bin <bit_number[7],value[0],almost_full_cover[119]> 
                                                           80          1          -    Covered              
            bin <bit_number[3],value[0],almost_full_cover[119]> 
                                                           80          1          -    Covered              
            bin <bit_number[6],value[1],almost_full_cover[85]> 
                                                           40          1          -    Covered              
            bin <bit_number[4],value[1],almost_full_cover[85]> 
                                                           40          1          -    Covered              
            bin <bit_number[2],value[1],almost_full_cover[85]> 
                                                           40          1          -    Covered              
            bin <bit_number[0],value[1],almost_full_cover[85]> 
                                                           40          1          -    Covered              
            bin <bit_number[7],value[0],almost_full_cover[85]> 
                                                           40          1          -    Covered              
            bin <bit_number[5],value[0],almost_full_cover[85]> 
                                                           40          1          -    Covered              
            bin <bit_number[3],value[0],almost_full_cover[85]> 
                                                           40          1          -    Covered              
            bin <bit_number[1],value[0],almost_full_cover[85]> 
                                                           40          1          -    Covered              
            bin <bit_number[6],value[1],almost_full_cover[68]> 
                                                           48          1          -    Covered              
            bin <bit_number[2],value[1],almost_full_cover[68]> 
                                                           48          1          -    Covered              
            bin <bit_number[7],value[0],almost_full_cover[68]> 
                                                           48          1          -    Covered              
            bin <bit_number[5],value[0],almost_full_cover[68]> 
                                                           48          1          -    Covered              
            bin <bit_number[4],value[0],almost_full_cover[68]> 
                                                           48          1          -    Covered              
            bin <bit_number[3],value[0],almost_full_cover[68]> 
                                                           48          1          -    Covered              
            bin <bit_number[1],value[0],almost_full_cover[68]> 
                                                           48          1          -    Covered              
            bin <bit_number[0],value[0],almost_full_cover[68]> 
                                                           48          1          -    Covered              
            bin <bit_number[7],value[0],almost_full_cover[0]> 
                                                        11014          1          -    Covered              
            bin <bit_number[6],value[0],almost_full_cover[0]> 
                                                        11014          1          -    Covered              
            bin <bit_number[5],value[0],almost_full_cover[0]> 
                                                        11014          1          -    Covered              
            bin <bit_number[4],value[0],almost_full_cover[0]> 
                                                        11014          1          -    Covered              
            bin <bit_number[3],value[0],almost_full_cover[0]> 
                                                        11014          1          -    Covered              
            bin <bit_number[2],value[0],almost_full_cover[0]> 
                                                        11014          1          -    Covered              
            bin <bit_number[1],value[0],almost_full_cover[0]> 
                                                        11014          1          -    Covered              
            bin <bit_number[0],value[0],almost_full_cover[0]> 
                                                        11014          1          -    Covered              
            bin <*,*,almost_full_cover[254]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[253]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[252]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[251]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[250]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[249]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[248]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[247]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[246]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[245]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[244]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[243]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[242]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[241]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[240]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[239]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[238]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[237]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[236]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[235]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[234]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[233]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[232]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[231]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[230]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[229]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[228]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[227]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[226]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[225]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[224]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[223]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[222]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[221]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[220]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[219]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[218]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[217]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[216]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[215]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[214]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[213]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[212]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[211]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[210]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[209]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[208]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[207]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[206]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[205]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[204]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[203]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[202]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[201]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[200]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[199]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[198]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[197]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[196]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[195]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[194]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[193]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[192]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[191]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[190]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[189]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[188]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[187]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[186]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[185]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[184]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[183]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[182]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[181]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[180]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[179]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[178]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[177]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[176]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[175]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[174]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[173]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[172]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[171]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[170]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[169]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[168]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[167]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[166]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[165]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[164]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[163]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[162]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[161]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[160]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[159]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[158]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[157]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[156]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[155]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[154]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[153]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[152]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[151]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[150]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[149]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[148]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[147]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[146]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[145]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[144]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[143]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[142]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[141]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[140]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[139]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[138]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[137]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[136]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[135]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[134]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[133]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[132]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[131]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[130]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[129]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[128]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[127]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[126]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[125]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[124]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[123]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[122]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[121]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[120]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[118]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[117]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[116]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[115]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[114]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[113]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[112]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[111]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[110]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[109]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[108]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[107]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[106]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[105]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[104]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[103]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[102]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[101]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[100]>                0          1         16    ZERO                 
            bin <*,*,almost_full_cover[99]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[98]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[97]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[96]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[95]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[94]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[93]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[92]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[91]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[90]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[89]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[88]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[87]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[86]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[84]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[83]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[82]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[81]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[80]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[79]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[78]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[77]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[76]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[75]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[74]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[73]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[72]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[71]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[70]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[69]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[67]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[66]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[65]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[64]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[63]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[62]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[61]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[60]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[59]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[58]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[57]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[56]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[55]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[54]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[53]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[52]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[51]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[50]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[49]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[48]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[47]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[46]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[45]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[44]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[43]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[42]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[41]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[40]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[39]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[38]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[37]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[36]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[35]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[34]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[33]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[32]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[31]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[30]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[29]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[28]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[27]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[26]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[25]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[24]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[23]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[22]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[21]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[20]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[19]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[18]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[17]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[16]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[15]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[14]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[13]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[12]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[11]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[10]>                 0          1         16    ZERO                 
            bin <*,*,almost_full_cover[9]>                  0          1         16    ZERO                 
            bin <*,*,almost_full_cover[8]>                  0          1         16    ZERO                 
            bin <*,*,almost_full_cover[7]>                  0          1         16    ZERO                 
            bin <*,*,almost_full_cover[6]>                  0          1         16    ZERO                 
            bin <*,*,almost_full_cover[5]>                  0          1         16    ZERO                 
            bin <*,*,almost_full_cover[4]>                  0          1         16    ZERO                 
            bin <*,*,almost_full_cover[3]>                  0          1         16    ZERO                 
            bin <*,*,almost_full_cover[2]>                  0          1         16    ZERO                 
            bin <*,*,almost_full_cover[1]>                  0          1         16    ZERO                 
            bin <*,value[0],almost_full_cover[255]> 
                                                            0          1          8    ZERO                 
            bin <*,value[1],almost_full_cover[0]>           0          1          8    ZERO                 
            bin <bit_number[7],value[1],almost_full_cover[119]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[3],value[1],almost_full_cover[119]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[6],value[0],almost_full_cover[119]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[5],value[0],almost_full_cover[119]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[4],value[0],almost_full_cover[119]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[2],value[0],almost_full_cover[119]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[1],value[0],almost_full_cover[119]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[0],value[0],almost_full_cover[119]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[7],value[1],almost_full_cover[85]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[5],value[1],almost_full_cover[85]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[3],value[1],almost_full_cover[85]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[1],value[1],almost_full_cover[85]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[6],value[0],almost_full_cover[85]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[4],value[0],almost_full_cover[85]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[2],value[0],almost_full_cover[85]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[0],value[0],almost_full_cover[85]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[7],value[1],almost_full_cover[68]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[5],value[1],almost_full_cover[68]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[4],value[1],almost_full_cover[68]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[3],value[1],almost_full_cover[68]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[1],value[1],almost_full_cover[68]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[0],value[1],almost_full_cover[68]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[6],value[0],almost_full_cover[68]> 
                                                            0          1          1    ZERO                 
            bin <bit_number[2],value[0],almost_full_cover[68]> 
                                                            0          1          1    ZERO                 

 [2] - Does not contribute coverage as the item is empty

TOTAL COVERGROUP COVERAGE: 72.47%  COVERGROUP TYPES: 19

ASSERTION RESULTS:
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/work.uvm_pkg/uvm_component_name_check_visitor/visit/immed__262
                     /CMC/tools/mentor/questasim_2020.1_1/questasim/verilog_src/uvm-1.2/src/base/uvm_traversal.svh(262)
                                                        0         78
/xsw_sequences/config_manual/body/immed__54
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(54)
                                                        0         48
/xsw_sequences/config_manual/body/immed__43
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(43)
                                                        0         48
/xsw_sequences/config_manual/body/immed__32
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(32)
                                                        0         48
/xsw_sequences/config_manual/body/immed__21
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(21)
                                                        0         48
/xsw_sequences/xsw_none/body/immed__78
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(78)
                                                        0         48
/xsw_sequences/xsw_random/body/immed__103
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(103)
                                                        0         60
/xsw_sequences/xsw_random_sequence/body/#ublk#118956147#123/immed__126
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(126)
                                                        0         30
/xsw_sequences/write_sanity/body/immed__145
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(145)
                                                        0         16
/xsw_sequences/read_sanity/body/immed__164
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(164)
                                                        0         16
/xsw_sequences/sanity_test_sequence/body/#ublk#118956147#182/immed__185
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(185)
                                                        0         12
/xsw_sequences/sanity_test_sequence/body/#ublk#118956147#189/immed__192
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(192)
                                                        0         12
/xsw_sequences/sanity_test_sequence/body/#ublk#118956147#196/immed__199
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(199)
                                                        0         12
/xsw_sequences/sanity_test_sequence/body/#ublk#118956147#203/immed__206
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(206)
                                                        0         12
/xsw_sequences/write_full_test_sequence/body/#ublk#118956147#252/immed__255
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(255)
                                                        0          6
/xsw_sequences/write_full_test_sequence/body/#ublk#118956147#259/immed__262
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(262)
                                                        0          6
/xsw_sequences/write_full_test_sequence/body/#ublk#118956147#266/immed__269
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(269)
                                                        0          6
/xsw_sequences/write_random_sequence/body/#ublk#118956147#288/immed__291
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(291)
                                                        0          6
/xsw_sequences/write_random_sequence/body/#ublk#118956147#295/immed__298
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(298)
                                                        0          6
/xsw_sequences/write_random_sequence/body/#ublk#118956147#302/immed__305
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(305)
                                                        0          6
/xsw_sequences/address_in_sequence/body/#ublk#118956147#324/immed__327
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(327)
                                                        0          6
/xsw_sequences/address_in_sequence/body/#ublk#118956147#331/immed__334
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(334)
                                                        0          6
/xsw_sequences/address_in_sequence/body/#ublk#118956147#338/immed__341
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(341)
                                                        0          6
/xsw_sequences/rdy_off_sequence/body/#ublk#118956147#360/immed__363
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(363)
                                                        0          6
/xsw_sequences/rdy_off_sequence/body/#ublk#118956147#367/immed__370
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(370)
                                                        0          6
/xsw_sequences/rdy_off_sequence/body/#ublk#118956147#374/immed__377
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(377)
                                                        0          6
/xsw_sequences/read_random_sequence/body/#ublk#118956147#396/immed__399
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(399)
                                                        0          6
/xsw_sequences/read_random_sequence/body/#ublk#118956147#403/immed__406
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(406)
                                                        0          6
/xsw_sequences/read_random_sequence/body/#ublk#118956147#410/immed__413
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(413)
                                                        0          6
/xsw_sequences/write_all/body/immed__433
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(433)
                                                        0          2
/xsw_sequences/read_all/body/immed__453
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(453)
                                                        0          2
/xsw_sequences/read_and_write_sequence/body/#ublk#118956147#472/immed__475
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(475)
                                                        0          2
/xsw_sequences/read_and_write_sequence/body/#ublk#118956147#479/immed__482
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(482)
                                                        0          2
/xsw_sequences/read_and_write_sequence/body/#ublk#118956147#486/immed__489
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(489)
                                                        0          2
/xsw_sequences/read_and_write_sequence/body/#ublk#118956147#493/immed__496
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(496)
                                                        0          2
/xsw_sequences/read_and_write_sequence/body/#ublk#118956147#432/immed__435
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(435)
                                                        0          4
/xsw_sequences/read_and_write_sequence/body/#ublk#118956147#439/immed__442
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(442)
                                                        0          4
/xsw_sequences/read_and_write_sequence/body/#ublk#118956147#446/immed__449
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(449)
                                                        0          4
/xsw_sequences/read_and_write_sequence/body/#ublk#118956147#453/immed__456
                     ../../verification/phase9_testcases/phase9_xsw_sequences.sv(456)
                                                        0          4
/xsw_test_pkg/xsw_driver/build_phase/immed__16
                     ../../verification/phase9_testcases/phase9_xsw_driver.sv(16)
                                                        0         78
/xsw_test_pkg/xsw_monitor/build_phase/immed__25
                     ../../verification/phase9_testcases/phase9_xsw_monitor.sv(25)
                                                        0         78
/xsw_test_pkg/sanity_test/run_phase/immed__52
                     ../../verification/phase9_testcases/phase9_xsw_test_pkg.sv(52)
                                                        0          6
/xsw_test_pkg/reset_test/run_phase/immed__94
                     ../../verification/phase9_testcases/phase9_xsw_test_pkg.sv(94)
                                                        0          6
/xsw_test_pkg/valid_config_test/run_phase/immed__135
                     ../../verification/phase9_testcases/phase9_xsw_test_pkg.sv(135)
                                                        0          6
/xsw_test_pkg/repeat_config_test/run_phase/immed__177
                     ../../verification/phase9_testcases/phase9_xsw_test_pkg.sv(177)
                                                        0          6
/xsw_test_pkg/none_unique_config_test/run_phase/immed__219
                     ../../verification/phase9_testcases/phase9_xsw_test_pkg.sv(219)
                                                        0          6
/xsw_test_pkg/random_config_test/run_phase/immed__261
                     ../../verification/phase9_testcases/phase9_xsw_test_pkg.sv(261)
                                                        0          6
/xsw_test_pkg/rcv_off_test/run_phase/immed__302
                     ../../verification/phase9_testcases/phase9_xsw_test_pkg.sv(302)
                                                        0          6
/xsw_test_pkg/write_full_test/run_phase/immed__343
                     ../../verification/phase9_testcases/phase9_xsw_test_pkg.sv(343)
                                                        0          6
/xsw_test_pkg/write_random_test/run_phase/immed__384
                     ../../verification/phase9_testcases/phase9_xsw_test_pkg.sv(384)
                                                        0          6
/xsw_test_pkg/addr_in_test/run_phase/immed__425
                     ../../verification/phase9_testcases/phase9_xsw_test_pkg.sv(425)
                                                        0          6
/xsw_test_pkg/rdy_off_test/run_phase/immed__466
                     ../../verification/phase9_testcases/phase9_xsw_test_pkg.sv(466)
                                                        0          6
/xsw_test_pkg/read_random_test/run_phase/immed__507
                     ../../verification/phase9_testcases/phase9_xsw_test_pkg.sv(507)
                                                        0          6
/xsw_test_pkg/read_and_write_test/run_phase/immed__548
                     ../../verification/phase9_testcases/phase9_xsw_test_pkg.sv(548)
                                                        0          6

Total Coverage By Instance (filtered view): 86.23%

