{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1631035872618 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1631035872619 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 07 11:31:12 2021 " "Processing started: Tue Sep 07 11:31:12 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1631035872619 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1631035872619 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Problema1 -c Problema1 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Problema1 -c Problema1 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1631035872619 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1631035873183 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1631035873183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file sumador_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sumador_1 " "Found entity 1: sumador_1" {  } { { "sumador_1.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/sumador_1.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631035880653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1631035880653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador_n.sv 1 1 " "Found 1 design units, including 1 entities, in source file sumador_n.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sumador_n " "Found entity 1: sumador_n" {  } { { "sumador_n.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/sumador_n.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631035880658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1631035880658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador_n_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file sumador_n_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sumador_n_tb " "Found entity 1: sumador_n_tb" {  } { { "sumador_n_tb.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/sumador_n_tb.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631035880662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1631035880662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "restador_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file restador_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 restador_1 " "Found entity 1: restador_1" {  } { { "restador_1.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/restador_1.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631035880667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1631035880667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "restador_n.sv 1 1 " "Found 1 design units, including 1 entities, in source file restador_n.sv" { { "Info" "ISGN_ENTITY_NAME" "1 restador_n " "Found entity 1: restador_n" {  } { { "restador_n.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/restador_n.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631035880672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1631035880672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "restador_n_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file restador_n_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 restador_n_tb " "Found entity 1: restador_n_tb" {  } { { "restador_n_tb.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/restador_n_tb.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631035880677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1631035880677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_right.sv 1 1 " "Found 1 design units, including 1 entities, in source file shift_right.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_right " "Found entity 1: shift_right" {  } { { "shift_right.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/shift_right.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631035880681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1631035880681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shigt_right_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file shigt_right_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shigt_right_tb " "Found entity 1: shigt_right_tb" {  } { { "shigt_right_tb.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/shigt_right_tb.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631035880686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1631035880686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left.sv 1 1 " "Found 1 design units, including 1 entities, in source file shift_left.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_left " "Found entity 1: shift_left" {  } { { "shift_left.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/shift_left.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631035880691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1631035880691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shigt_left_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file shigt_left_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shigt_left_tb " "Found entity 1: shigt_left_tb" {  } { { "shigt_left_tb.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/shigt_left_tb.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631035880695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1631035880695 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "n N ALU.sv(23) " "Verilog HDL Declaration information at ALU.sv(23): object \"n\" differs only in case from object \"N\" in the same scope" {  } { { "ALU.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU.sv" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1631035880700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631035880700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1631035880700 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "n N ALU_tb.sv(5) " "Verilog HDL Declaration information at ALU_tb.sv(5): object \"n\" differs only in case from object \"N\" in the same scope" {  } { { "ALU_tb.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_tb.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1631035880704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_tb " "Found entity 1: ALU_tb" {  } { { "ALU_tb.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_tb.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631035880705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1631035880705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment7_deco.sv 1 1 " "Found 1 design units, including 1 entities, in source file segment7_deco.sv" { { "Info" "ISGN_ENTITY_NAME" "1 segment7_deco " "Found entity 1: segment7_deco" {  } { { "segment7_deco.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/segment7_deco.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631035880710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1631035880710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2bcd.sv 1 1 " "Found 1 design units, including 1 entities, in source file bin2bcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bin2bcd " "Found entity 1: bin2bcd" {  } { { "bin2bcd.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/bin2bcd.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631035880715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1631035880715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_fpga.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_fpga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_FPGA " "Found entity 1: ALU_FPGA" {  } { { "ALU_FPGA.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_FPGA.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631035880720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1631035880720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compuerta_and_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file compuerta_and_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 and_module " "Found entity 1: and_module" {  } { { "compuerta_and_1.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/compuerta_and_1.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631035880725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1631035880725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compuerta_or_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file compuerta_or_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 or_module " "Found entity 1: or_module" {  } { { "compuerta_or_1.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/compuerta_or_1.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631035880730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1631035880730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compuerta_xor_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file compuerta_xor_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xor_module " "Found entity 1: xor_module" {  } { { "compuerta_xor_1.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/compuerta_xor_1.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631035880734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1631035880734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compuerta_and_n.sv 1 1 " "Found 1 design units, including 1 entities, in source file compuerta_and_n.sv" { { "Info" "ISGN_ENTITY_NAME" "1 and_n_module " "Found entity 1: and_n_module" {  } { { "compuerta_and_n.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/compuerta_and_n.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631035880739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1631035880739 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "n N ALU_FPGA_tb.sv(5) " "Verilog HDL Declaration information at ALU_FPGA_tb.sv(5): object \"n\" differs only in case from object \"N\" in the same scope" {  } { { "ALU_FPGA_tb.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_FPGA_tb.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1631035880744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_fpga_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_fpga_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_FPGA_tb " "Found entity 1: ALU_FPGA_tb" {  } { { "ALU_FPGA_tb.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_FPGA_tb.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631035880745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1631035880745 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r ALU_FPGA.sv(50) " "Verilog HDL Implicit Net warning at ALU_FPGA.sv(50): created implicit net for \"r\"" {  } { { "ALU_FPGA.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_FPGA.sv" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1631035880745 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU_FPGA_tb " "Elaborating entity \"ALU_FPGA_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1631035880781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_FPGA ALU_FPGA:myAlu " "Elaborating entity \"ALU_FPGA\" for hierarchy \"ALU_FPGA:myAlu\"" {  } { { "ALU_FPGA_tb.sv" "myAlu" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_FPGA_tb.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1631035880784 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r ALU_FPGA.sv(50) " "Verilog HDL or VHDL warning at ALU_FPGA.sv(50): object \"r\" assigned a value but never read" {  } { { "ALU_FPGA.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_FPGA.sv" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1631035880787 "|ALU_FPGA_tb|ALU_FPGA:myAlu"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "resOr ALU_FPGA.sv(28) " "Verilog HDL warning at ALU_FPGA.sv(28): object resOr used but never assigned" {  } { { "ALU_FPGA.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_FPGA.sv" 28 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Design Software" 0 -1 1631035880787 "|ALU_FPGA_tb|ALU_FPGA:myAlu"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "resXor ALU_FPGA.sv(28) " "Verilog HDL warning at ALU_FPGA.sv(28): object resXor used but never assigned" {  } { { "ALU_FPGA.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_FPGA.sv" 28 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Design Software" 0 -1 1631035880787 "|ALU_FPGA_tb|ALU_FPGA:myAlu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 ALU_FPGA.sv(50) " "Verilog HDL assignment warning at ALU_FPGA.sv(50): truncated value with size 4 to match size of target (1)" {  } { { "ALU_FPGA.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_FPGA.sv" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1631035880787 "|ALU_FPGA_tb|ALU_FPGA:myAlu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "resSuma ALU_FPGA.sv(60) " "Verilog HDL Always Construct warning at ALU_FPGA.sv(60): variable \"resSuma\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU_FPGA.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_FPGA.sv" 60 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1631035880787 "|ALU_FPGA_tb|ALU_FPGA:myAlu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "N ALU_FPGA.sv(62) " "Verilog HDL Always Construct warning at ALU_FPGA.sv(62): variable \"N\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU_FPGA.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_FPGA.sv" 62 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1631035880787 "|ALU_FPGA_tb|ALU_FPGA:myAlu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "resResta ALU_FPGA.sv(63) " "Verilog HDL Always Construct warning at ALU_FPGA.sv(63): variable \"resResta\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU_FPGA.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_FPGA.sv" 63 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1631035880787 "|ALU_FPGA_tb|ALU_FPGA:myAlu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ALU_FPGA.sv(63) " "Verilog HDL assignment warning at ALU_FPGA.sv(63): truncated value with size 32 to match size of target (4)" {  } { { "ALU_FPGA.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_FPGA.sv" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1631035880787 "|ALU_FPGA_tb|ALU_FPGA:myAlu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "resResta ALU_FPGA.sv(66) " "Verilog HDL Always Construct warning at ALU_FPGA.sv(66): variable \"resResta\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU_FPGA.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_FPGA.sv" 66 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1631035880787 "|ALU_FPGA_tb|ALU_FPGA:myAlu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "resRight ALU_FPGA.sv(68) " "Verilog HDL Always Construct warning at ALU_FPGA.sv(68): variable \"resRight\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU_FPGA.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_FPGA.sv" 68 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1631035880787 "|ALU_FPGA_tb|ALU_FPGA:myAlu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "resLeft ALU_FPGA.sv(69) " "Verilog HDL Always Construct warning at ALU_FPGA.sv(69): variable \"resLeft\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU_FPGA.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_FPGA.sv" 69 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1631035880787 "|ALU_FPGA_tb|ALU_FPGA:myAlu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "resAnd ALU_FPGA.sv(70) " "Verilog HDL Always Construct warning at ALU_FPGA.sv(70): variable \"resAnd\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU_FPGA.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_FPGA.sv" 70 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1631035880787 "|ALU_FPGA_tb|ALU_FPGA:myAlu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "resOr ALU_FPGA.sv(71) " "Verilog HDL Always Construct warning at ALU_FPGA.sv(71): variable \"resOr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU_FPGA.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_FPGA.sv" 71 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1631035880787 "|ALU_FPGA_tb|ALU_FPGA:myAlu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "resXor ALU_FPGA.sv(72) " "Verilog HDL Always Construct warning at ALU_FPGA.sv(72): variable \"resXor\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU_FPGA.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_FPGA.sv" 72 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1631035880787 "|ALU_FPGA_tb|ALU_FPGA:myAlu"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALU_FPGA.sv(59) " "Verilog HDL Case Statement warning at ALU_FPGA.sv(59): incomplete case statement has no default case item" {  } { { "ALU_FPGA.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_FPGA.sv" 59 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1631035880787 "|ALU_FPGA_tb|ALU_FPGA:myAlu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "res ALU_FPGA.sv(58) " "Verilog HDL Always Construct warning at ALU_FPGA.sv(58): inferring latch(es) for variable \"res\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU_FPGA.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_FPGA.sv" 58 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1631035880787 "|ALU_FPGA_tb|ALU_FPGA:myAlu"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "resOr 0 ALU_FPGA.sv(28) " "Net \"resOr\" at ALU_FPGA.sv(28) has no driver or initial value, using a default initial value '0'" {  } { { "ALU_FPGA.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_FPGA.sv" 28 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1631035880787 "|ALU_FPGA_tb|ALU_FPGA:myAlu"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "resXor 0 ALU_FPGA.sv(28) " "Net \"resXor\" at ALU_FPGA.sv(28) has no driver or initial value, using a default initial value '0'" {  } { { "ALU_FPGA.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_FPGA.sv" 28 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1631035880787 "|ALU_FPGA_tb|ALU_FPGA:myAlu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Z ALU_FPGA.sv(24) " "Output port \"Z\" at ALU_FPGA.sv(24) has no driver" {  } { { "ALU_FPGA.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_FPGA.sv" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1631035880787 "|ALU_FPGA_tb|ALU_FPGA:myAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[0\] ALU_FPGA.sv(58) " "Inferred latch for \"res\[0\]\" at ALU_FPGA.sv(58)" {  } { { "ALU_FPGA.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_FPGA.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1631035880787 "|ALU_FPGA_tb|ALU_FPGA:myAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[1\] ALU_FPGA.sv(58) " "Inferred latch for \"res\[1\]\" at ALU_FPGA.sv(58)" {  } { { "ALU_FPGA.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_FPGA.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1631035880787 "|ALU_FPGA_tb|ALU_FPGA:myAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[2\] ALU_FPGA.sv(58) " "Inferred latch for \"res\[2\]\" at ALU_FPGA.sv(58)" {  } { { "ALU_FPGA.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_FPGA.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1631035880787 "|ALU_FPGA_tb|ALU_FPGA:myAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[3\] ALU_FPGA.sv(58) " "Inferred latch for \"res\[3\]\" at ALU_FPGA.sv(58)" {  } { { "ALU_FPGA.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_FPGA.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1631035880787 "|ALU_FPGA_tb|ALU_FPGA:myAlu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumador_n ALU_FPGA:myAlu\|sumador_n:suma " "Elaborating entity \"sumador_n\" for hierarchy \"ALU_FPGA:myAlu\|sumador_n:suma\"" {  } { { "ALU_FPGA.sv" "suma" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_FPGA.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1631035880789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumador_1 ALU_FPGA:myAlu\|sumador_n:suma\|sumador_1:a_for\[0\].sum " "Elaborating entity \"sumador_1\" for hierarchy \"ALU_FPGA:myAlu\|sumador_n:suma\|sumador_1:a_for\[0\].sum\"" {  } { { "sumador_n.sv" "a_for\[0\].sum" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/sumador_n.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1631035880792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "restador_n ALU_FPGA:myAlu\|restador_n:resta " "Elaborating entity \"restador_n\" for hierarchy \"ALU_FPGA:myAlu\|restador_n:resta\"" {  } { { "ALU_FPGA.sv" "resta" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_FPGA.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1631035880796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "restador_1 ALU_FPGA:myAlu\|restador_n:resta\|restador_1:a_for\[0\].res " "Elaborating entity \"restador_1\" for hierarchy \"ALU_FPGA:myAlu\|restador_n:resta\|restador_1:a_for\[0\].res\"" {  } { { "restador_n.sv" "a_for\[0\].res" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/restador_n.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1631035880798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_right ALU_FPGA:myAlu\|shift_right:derecha " "Elaborating entity \"shift_right\" for hierarchy \"ALU_FPGA:myAlu\|shift_right:derecha\"" {  } { { "ALU_FPGA.sv" "derecha" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_FPGA.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1631035880802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_left ALU_FPGA:myAlu\|shift_left:izquierda " "Elaborating entity \"shift_left\" for hierarchy \"ALU_FPGA:myAlu\|shift_left:izquierda\"" {  } { { "ALU_FPGA.sv" "izquierda" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_FPGA.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1631035880804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_n_module ALU_FPGA:myAlu\|and_n_module:andModule " "Elaborating entity \"and_n_module\" for hierarchy \"ALU_FPGA:myAlu\|and_n_module:andModule\"" {  } { { "ALU_FPGA.sv" "andModule" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_FPGA.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1631035880807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_module ALU_FPGA:myAlu\|and_n_module:andModule\|and_module:a_for\[0\].myAnd " "Elaborating entity \"and_module\" for hierarchy \"ALU_FPGA:myAlu\|and_n_module:andModule\|and_module:a_for\[0\].myAnd\"" {  } { { "compuerta_and_n.sv" "a_for\[0\].myAnd" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/compuerta_and_n.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1631035880818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2bcd ALU_FPGA:myAlu\|bin2bcd:bcd_deco " "Elaborating entity \"bin2bcd\" for hierarchy \"ALU_FPGA:myAlu\|bin2bcd:bcd_deco\"" {  } { { "ALU_FPGA.sv" "bcd_deco" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_FPGA.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1631035880825 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin2bcd.sv(21) " "Verilog HDL assignment warning at bin2bcd.sv(21): truncated value with size 32 to match size of target (4)" {  } { { "bin2bcd.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/bin2bcd.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1631035880827 "|ALU_FPGA_tb|ALU_FPGA:myAlu|bin2bcd:bcd_deco"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin2bcd.sv(27) " "Verilog HDL assignment warning at bin2bcd.sv(27): truncated value with size 32 to match size of target (4)" {  } { { "bin2bcd.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/bin2bcd.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1631035880827 "|ALU_FPGA_tb|ALU_FPGA:myAlu|bin2bcd:bcd_deco"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin2bcd.sv(29) " "Verilog HDL assignment warning at bin2bcd.sv(29): truncated value with size 32 to match size of target (4)" {  } { { "bin2bcd.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/bin2bcd.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1631035880827 "|ALU_FPGA_tb|ALU_FPGA:myAlu|bin2bcd:bcd_deco"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment7_deco ALU_FPGA:myAlu\|segment7_deco:seg1 " "Elaborating entity \"segment7_deco\" for hierarchy \"ALU_FPGA:myAlu\|segment7_deco:seg1\"" {  } { { "ALU_FPGA.sv" "seg1" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_FPGA.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1631035880828 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1631035880889 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/output_files/Problema1.map.smsg " "Generated suppressed messages file C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/output_files/Problema1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1631035880919 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 25 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4766 " "Peak virtual memory: 4766 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1631035880931 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 07 11:31:20 2021 " "Processing ended: Tue Sep 07 11:31:20 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1631035880931 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1631035880931 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1631035880931 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1631035880931 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 25 s " "Quartus Prime Flow was successful. 0 errors, 25 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1631035881542 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1631035885714 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1631035885714 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 07 11:31:25 2021 " "Processing started: Tue Sep 07 11:31:25 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1631035885714 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1631035885714 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim Problema1 Problema1 " "Command: quartus_sh -t c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim Problema1 Problema1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1631035885714 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim Problema1 Problema1 " "Quartus(args): --rtl_sim Problema1 Problema1" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1631035885714 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1631035886601 ""}
{ "Info" "0" "" "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" 0 0 "Shell" 0 0 1631035887027 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Shell" 0 0 1631035887029 ""}
{ "Warning" "0" "" "Warning: File Problema1_run_msim_rtl_verilog.do already exists - backing up current file as Problema1_run_msim_rtl_verilog.do.bak11" {  } {  } 0 0 "Warning: File Problema1_run_msim_rtl_verilog.do already exists - backing up current file as Problema1_run_msim_rtl_verilog.do.bak11" 0 0 "Shell" 0 0 1631035889511 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/simulation/modelsim/Problema1_run_msim_rtl_verilog.do" {  } { { "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/simulation/modelsim/Problema1_run_msim_rtl_verilog.do" "0" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/simulation/modelsim/Problema1_run_msim_rtl_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/simulation/modelsim/Problema1_run_msim_rtl_verilog.do" 0 0 "Shell" 0 0 1631035889560 ""}
{ "Info" "0" "" "Info: Spawning ModelSim-Altera Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim-Altera Simulation software " 0 0 "Shell" 0 0 1631035889562 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim-Altera Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim-Altera Simulation software" 0 0 "Shell" 0 0 1631035889569 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1631035889570 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/Problema1_nativelink_simulation.rpt" {  } { { "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/Problema1_nativelink_simulation.rpt" "0" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/Problema1_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/Problema1_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1631035889570 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1631035889570 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 1  Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4768 " "Peak virtual memory: 4768 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1631035889571 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 07 11:31:29 2021 " "Processing ended: Tue Sep 07 11:31:29 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1631035889571 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1631035889571 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1631035889571 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1631035889571 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 26 s " "Quartus Prime Flow was successful. 0 errors, 26 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1631036015087 ""}
