============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Apr 01 2025  05:44:23 pm
  Module:                 lock
  Operating conditions:   tsl18cio150_max (worst_case_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (1090 ps) Late External Delay Assertion at pin error
          Group: CLK
     Startpoint: (R) x
          Clock: (R) CLK
       Endpoint: (F) error
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     100                  
       Path Adjust:+   -1300                  
     Required Time:=    6600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-    3510                  
             Slack:=    1090                  

Exceptions/Constraints:
  path_adjust             -1300            PA_I2O               
  input_delay              2000            lock_sdc.sdc_line_13 
  output_delay             2000            lock_sdc.sdc_line_20 

#------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                       (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  x              -       -      R     (arrival)      5   40.7     0     0    2000    (-,-) 
  g355/ZN        -       I->ZN  F     inv0d1         3   19.6   130    72    2072    (-,-) 
  g351__7482/ZN  -       A1->ZN R     nd02d1         3   20.8   426   229    2300    (-,-) 
  g342__5122/ZN  -       A2->ZN F     nr02d1         1    7.0   146   117    2417    (-,-) 
  g334__8428/Z   -       A3->Z  F     or03da         1 5003.1  4244  3073    5490    (-,-) 
  error          -       -      F     (port)         -      -     -    20    5510    (-,-) 
#------------------------------------------------------------------------------------------



Path 2: MET (1287 ps) Late External Delay Assertion at pin ready
          Group: CLK
     Startpoint: (F) x
          Clock: (R) CLK
       Endpoint: (R) ready
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     100                  
       Path Adjust:+   -1300                  
     Required Time:=    6600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-    3313                  
             Slack:=    1287                  

Exceptions/Constraints:
  path_adjust             -1300            PA_I2O               
  input_delay              2000            lock_sdc.sdc_line_13 
  output_delay             2000            lock_sdc.sdc_line_18 

#------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                       (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  x              -       -      F     (arrival)      5   38.1     0     0    2000    (-,-) 
  g355/ZN        -       I->ZN  R     inv0d1         3   19.9   319   158    2158    (-,-) 
  g351__7482/ZN  -       A1->ZN F     nd02d1         3   21.9   404   237    2394    (-,-) 
  g345__6783/ZN  -       A3->ZN R     nr03d1         1    7.9   675   417    2811    (-,-) 
  g337__4319/Z   -       A2->Z  R     or02da         1 5003.1  4217  2482    5293    (-,-) 
  ready          -       -      R     (port)         -      -     -    20    5313    (-,-) 
#------------------------------------------------------------------------------------------



Path 3: MET (2823 ps) Late External Delay Assertion at pin unlock
          Group: CLK
     Startpoint: (R) state_reg[0]/CP
          Clock: (R) CLK
       Endpoint: (R) unlock
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     100                  
       Path Adjust:+   -1500                  
     Required Time:=    6400                  
      Launch Clock:-       0                  
         Data Path:-    3577                  
             Slack:=    2823                  

Exceptions/Constraints:
  path_adjust             -1500            PA_C2O               
  output_delay             2000            lock_sdc.sdc_line_19 

#------------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                       (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  state_reg[0]/CP -       -     R     (arrival)      3      -     0     0       0    (-,-) 
  state_reg[0]/Q  -       CP->Q F     dfcrq1         5   39.9   264   698     698    (-,-) 
  g353/ZN         -       I->ZN R     inv0d1         3   21.1   341   234     932    (-,-) 
  g346__1881/Z    -       A1->Z R     an03da         1 5003.1  4230  2625    3557    (-,-) 
  unlock          -       -     R     (port)         -      -     -    20    3577    (-,-) 
#------------------------------------------------------------------------------------------



Path 4: MET (5369 ps) Setup Check with Pin state_reg[2]/CP->D
          Group: CLK
     Startpoint: (F) x
          Clock: (R) CLK
       Endpoint: (R) state_reg[2]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     281                  
       Uncertainty:-     100                  
       Path Adjust:+   -1500                  
     Required Time:=    8119                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     750                  
             Slack:=    5369                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C               
  input_delay             2000            lock_sdc.sdc_line_13 

#----------------------------------------------------------------------------------------
# Timing Point   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  x              -       -      F     (arrival)      5 38.1     0     0    2000    (-,-) 
  g355/ZN        -       I->ZN  R     inv0d1         3 19.9   319   158    2158    (-,-) 
  g351__7482/ZN  -       A1->ZN F     nd02d1         3 21.9   404   237    2394    (-,-) 
  g338__6260/ZN  -       B1->ZN R     oai221d1       1  5.2   717   356    2750    (-,-) 
  state_reg[2]/D -       -      R     dfcrq1         1    -     -     0    2750    (-,-) 
#----------------------------------------------------------------------------------------



Path 5: MET (5620 ps) Setup Check with Pin state_reg[1]/CP->D
          Group: CLK
     Startpoint: (R) x
          Clock: (R) CLK
       Endpoint: (F) state_reg[1]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     242                  
       Uncertainty:-     100                  
       Path Adjust:+   -1500                  
     Required Time:=    8158                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     538                  
             Slack:=    5620                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C               
  input_delay             2000            lock_sdc.sdc_line_13 

#----------------------------------------------------------------------------------------
# Timing Point   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  x              -       -      R     (arrival)      5 40.7     0     0    2000    (-,-) 
  g344__2802/ZN  -       A1->ZN F     nr02d1         2 13.6   177    79    2079    (-,-) 
  g339__5526/ZN  -       A->ZN  R     aoi21d1        2 12.8   738   297    2376    (-,-) 
  g335__2398/ZN  -       A1->ZN F     nd02d1         1  5.1   244   162    2538    (-,-) 
  state_reg[1]/D -       -      F     dfcrq1         1    -     -     0    2538    (-,-) 
#----------------------------------------------------------------------------------------



Path 6: MET (5620 ps) Setup Check with Pin state_reg[0]/CP->D
          Group: CLK
     Startpoint: (R) x
          Clock: (R) CLK
       Endpoint: (F) state_reg[0]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     242                  
       Uncertainty:-     100                  
       Path Adjust:+   -1500                  
     Required Time:=    8158                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     538                  
             Slack:=    5620                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C               
  input_delay             2000            lock_sdc.sdc_line_13 

#----------------------------------------------------------------------------------------
# Timing Point   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  x              -       -      R     (arrival)      5 40.7     0     0    2000    (-,-) 
  g344__2802/ZN  -       A1->ZN F     nr02d1         2 13.6   177    79    2079    (-,-) 
  g339__5526/ZN  -       A->ZN  R     aoi21d1        2 12.8   738   297    2376    (-,-) 
  g333__5107/ZN  -       A1->ZN F     nd02d1         1  5.1   244   162    2538    (-,-) 
  state_reg[0]/D -       -      F     dfcrq1         1    -     -     0    2538    (-,-) 
#----------------------------------------------------------------------------------------

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

