# //  Questa Sim-64
# //  Version 10.2c_5 linux_x86_64 Nov 19 2013
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# do {ArmRegisterBitAdder_TB_simulate.do} 
# vsim +transport_int_delays +pulse_int_e/0 +pulse_int_r/0 +pulse_e/0 +pulse_r/0 -lib xil_defaultlib ArmRegisterBitAdder_TB_opt 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.armtypes(body)
# Loading work.armconfiguration
# Loading work.armfilepaths(body)
# Loading work.tb_tools(body)
# Loading work.armregisterbitadder_tb(testbench)#1
# Loading work.glbl(fast)
# Loading work.ArmRegisterBitAdder(fast)
# Loading simprims_ver.OBUF(fast)
# Loading simprims_ver.LUT6(fast)
# Loading simprims_ver.LUT5(fast)
# Loading simprims_ver.LUT6(fast__1)
# Loading simprims_ver.LUT4(fast)
# Loading simprims_ver.LUT6(fast__2)
# Loading simprims_ver.LUT6(fast__3)
# Loading simprims_ver.LUT4(fast__1)
# Loading simprims_ver.LUT3(fast)
# Loading simprims_ver.LUT5(fast__1)
# Loading simprims_ver.LUT5(fast__2)
# Loading simprims_ver.LUT4(fast__2)
# Loading simprims_ver.LUT6(fast__4)
# Loading simprims_ver.LUT5(fast__3)
# Loading simprims_ver.LUT5(fast__4)
# Loading simprims_ver.LUT6(fast__5)
# Loading simprims_ver.LUT4(fast__3)
# Loading simprims_ver.LUT5(fast__5)
# Loading simprims_ver.LUT6(fast__6)
# Loading simprims_ver.LUT4(fast__4)
# Loading simprims_ver.LUT5(fast__6)
# Loading simprims_ver.IBUF(fast)
# Loading instances from ArmRegisterBitAdder_TB_time_impl.sdf
# Loading timing data from ArmRegisterBitAdder_TB_time_impl.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /armregisterbitadder_tb File: ../../../../../../src/ArmRegisterBitAdder_tb.vhd
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: Test case: 1 : 0000000000000000
#    Time: 111 ns  Iteration: 0  Instance: /armregisterbitadder_tb
# ** Note: Anzahl der gesetzten Bits ist: 0
#    Time: 111 ns  Iteration: 0  Instance: /armregisterbitadder_tb
# ** Note: Test case: 2 : 0000000000000001
#    Time: 132 ns  Iteration: 0  Instance: /armregisterbitadder_tb
# ** Note: Anzahl der gesetzten Bits ist: 1
#    Time: 132 ns  Iteration: 0  Instance: /armregisterbitadder_tb
# ** Note: Test case: 3 : 0000000000010001
#    Time: 153 ns  Iteration: 0  Instance: /armregisterbitadder_tb
# ** Note: Anzahl der gesetzten Bits ist: 2
#    Time: 153 ns  Iteration: 0  Instance: /armregisterbitadder_tb
# ** Note: Test case: 4 : 0000000100010001
#    Time: 174 ns  Iteration: 0  Instance: /armregisterbitadder_tb
# ** Note: Anzahl der gesetzten Bits ist: 3
#    Time: 174 ns  Iteration: 0  Instance: /armregisterbitadder_tb
# ** Note: Test case: 5 : 0001000100010001
#    Time: 195 ns  Iteration: 0  Instance: /armregisterbitadder_tb
# ** Note: Anzahl der gesetzten Bits ist: 4
#    Time: 195 ns  Iteration: 0  Instance: /armregisterbitadder_tb
# ** Note: Test case: 6 : 0000000000001111
#    Time: 216 ns  Iteration: 0  Instance: /armregisterbitadder_tb
# ** Note: Anzahl der gesetzten Bits ist: 4
#    Time: 216 ns  Iteration: 0  Instance: /armregisterbitadder_tb
# ** Note: Test case: 7 : 0000000011111111
#    Time: 237 ns  Iteration: 0  Instance: /armregisterbitadder_tb
# ** Note: Anzahl der gesetzten Bits ist: 8
#    Time: 237 ns  Iteration: 0  Instance: /armregisterbitadder_tb
# ** Note: Test case: 8 : 0000111111111111
#    Time: 258 ns  Iteration: 0  Instance: /armregisterbitadder_tb
# ** Note: Anzahl der gesetzten Bits ist: 12
#    Time: 258 ns  Iteration: 0  Instance: /armregisterbitadder_tb
# ** Note: Test case: 9 : 1111111111111111
#    Time: 279 ns  Iteration: 0  Instance: /armregisterbitadder_tb
# ** Note: Anzahl der gesetzten Bits ist: 16
#    Time: 279 ns  Iteration: 0  Instance: /armregisterbitadder_tb
# ** Note: Test case: 10 : 0001101000101011
#    Time: 300 ns  Iteration: 0  Instance: /armregisterbitadder_tb
# ** Note: Anzahl der gesetzten Bits ist: 7
#    Time: 300 ns  Iteration: 0  Instance: /armregisterbitadder_tb
# ** Note: Test case: 11 : 0011110001001101
#    Time: 321 ns  Iteration: 0  Instance: /armregisterbitadder_tb
# ** Note: Anzahl der gesetzten Bits ist: 8
#    Time: 321 ns  Iteration: 0  Instance: /armregisterbitadder_tb
# ** Note: Test case: 12 : 0101111001101111
#    Time: 342 ns  Iteration: 0  Instance: /armregisterbitadder_tb
# ** Note: Anzahl der gesetzten Bits ist: 11
#    Time: 342 ns  Iteration: 0  Instance: /armregisterbitadder_tb
# ** Note: Test case: 13 : 1010101111001101
#    Time: 363 ns  Iteration: 0  Instance: /armregisterbitadder_tb
# ** Note: Anzahl der gesetzten Bits ist: 10
#    Time: 363 ns  Iteration: 0  Instance: /armregisterbitadder_tb
# ** Note: Test case: 14 : 0000011100000110
#    Time: 384 ns  Iteration: 0  Instance: /armregisterbitadder_tb
# ** Note: Anzahl der gesetzten Bits ist: 5
#    Time: 384 ns  Iteration: 0  Instance: /armregisterbitadder_tb
# ** Note: Test case: 15 : 0010011000000011
#    Time: 405 ns  Iteration: 0  Instance: /armregisterbitadder_tb
# ** Note: Anzahl der gesetzten Bits ist: 5
#    Time: 405 ns  Iteration: 0  Instance: /armregisterbitadder_tb
# ** Note: Test case: 16 : 1100101011111110
#    Time: 426 ns  Iteration: 0  Instance: /armregisterbitadder_tb
# ** Note: Anzahl der gesetzten Bits ist: 11
#    Time: 426 ns  Iteration: 0  Instance: /armregisterbitadder_tb
# ** Note: Funktionstest bestanden.
#    Time: 436 ns  Iteration: 0  Instance: /armregisterbitadder_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 436 ns  Iteration: 0  Instance: /armregisterbitadder_tb
# ** Failure:  EOT (END OF TEST) - Diese Fehlermeldung stoppt den Simulator unabhaengig von tatsaechlich aufgetretenen Fehlern!
#    Time: 436 ns  Iteration: 0  Process: /armregisterbitadder_tb/tb File: ../../../../../../src/ArmRegisterBitAdder_tb.vhd
# Break in Process tb at ../../../../../../src/ArmRegisterBitAdder_tb.vhd line 112
# Simulation Breakpoint: Break in Process tb at ../../../../../../src/ArmRegisterBitAdder_tb.vhd line 112
# MACRO ./ArmRegisterBitAdder_TB_simulate.do PAUSED at line 22
