# Reading pref.tcl
# ERROR: No extended dataflow license exists
# do IITB_CPU_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Mux16_8x1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:50:43 on Nov 29,2022
# vcom -reportprogress 300 -93 -work work C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Mux16_8x1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Mux16_8x1
# -- Compiling architecture Dataflow of Mux16_8x1
# End time: 17:50:43 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Shifter7.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:50:43 on Nov 29,2022
# vcom -reportprogress 300 -93 -work work C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Shifter7.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Shifter7
# -- Compiling architecture struct of Shifter7
# End time: 17:50:43 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/SE10.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:50:43 on Nov 29,2022
# vcom -reportprogress 300 -93 -work work C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/SE10.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity SE10
# -- Compiling architecture struct of SE10
# End time: 17:50:43 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/SE7.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:50:43 on Nov 29,2022
# vcom -reportprogress 300 -93 -work work C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/SE7.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity SE7
# -- Compiling architecture struct of SE7
# End time: 17:50:43 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:50:43 on Nov 29,2022
# vcom -reportprogress 300 -93 -work work C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Register_file
# -- Compiling architecture struct of Register_File
# End time: 17:50:43 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_16bit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:50:43 on Nov 29,2022
# vcom -reportprogress 300 -93 -work work C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_16bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Register_16bit
# -- Compiling architecture struct of Register_16bit
# End time: 17:50:43 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Mux16_4x1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:50:43 on Nov 29,2022
# vcom -reportprogress 300 -93 -work work C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Mux16_4x1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Mux16_4x1
# -- Compiling architecture Dataflow of Mux16_4x1
# End time: 17:50:44 on Nov 29,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Mux16_2x1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:50:44 on Nov 29,2022
# vcom -reportprogress 300 -93 -work work C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Mux16_2x1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Mux16_2x1
# -- Compiling architecture Dataflow of Mux16_2x1
# End time: 17:50:44 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Mux3_8x1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:50:44 on Nov 29,2022
# vcom -reportprogress 300 -93 -work work C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Mux3_8x1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Mux3_8x1
# -- Compiling architecture Dataflow of Mux3_8x1
# End time: 17:50:44 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Mux3_2x1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:50:44 on Nov 29,2022
# vcom -reportprogress 300 -93 -work work C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Mux3_2x1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Mux3_4x1
# -- Compiling architecture Dataflow1 of Mux3_4x1
# End time: 17:50:44 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:50:44 on Nov 29,2022
# vcom -reportprogress 300 -93 -work work C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memory
# -- Compiling architecture struct of Memory
# End time: 17:50:44 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/dff_en.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:50:44 on Nov 29,2022
# vcom -reportprogress 300 -93 -work work C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/dff_en.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dff_en
# -- Compiling architecture behave of dff_en
# End time: 17:50:44 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:50:44 on Nov 29,2022
# vcom -reportprogress 300 -93 -work work C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture behave of ALU
# End time: 17:50:44 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:50:44 on Nov 29,2022
# vcom -reportprogress 300 -93 -work work C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Datapath
# -- Compiling architecture Struct of Datapath
# ** Warning: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl(189): Cannot associate port "DataOut" of mode OUT with port "T2_out" of mode BUFFER.
# ** Warning: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl(192): Cannot associate port "DataOut" of mode OUT with port "loop_count" of mode BUFFER.
# End time: 17:50:44 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vcom -93 -work work {C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/FSM.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:50:44 on Nov 29,2022
# vcom -reportprogress 300 -93 -work work C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/FSM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FSM
# -- Compiling architecture behave of FSM
# End time: 17:50:44 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:50:44 on Nov 29,2022
# vcom -reportprogress 300 -93 -work work C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity IITB_CPU
# -- Compiling architecture arch of IITB_CPU
# End time: 17:50:44 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.iitb_cpu
# vsim work.iitb_cpu 
# Start time: 17:50:56 on Nov 29,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.iitb_cpu(arch)
# Loading work.fsm(behave)
# Loading work.datapath(struct)
# Loading work.register_16bit(struct)
# Loading work.mux16_2x1(dataflow)
# Loading work.register_file(struct)
# Loading work.mux3_4x1(dataflow1)
# Loading work.mux3_8x1(dataflow)
# Loading work.mux16_8x1(dataflow)
# Loading work.se7(struct)
# Loading work.se10(struct)
# Loading work.shifter7(struct)
# Loading work.alu(behave)
# Loading work.mux16_4x1(dataflow)
# Loading work.dff_en(behave)
# Loading work.memory(struct)
add wave -position insertpoint  \
sim:/iitb_cpu/clock \
sim:/iitb_cpu/Reset \
sim:/iitb_cpu/Mem_Ext_WR \
sim:/iitb_cpu/Mem_Ext_Data_in \
sim:/iitb_cpu/Mem_Ext_Add \
sim:/iitb_cpu/S_alu_sel \
sim:/iitb_cpu/S_A1_sel \
sim:/iitb_cpu/S_A3_sel \
sim:/iitb_cpu/S_D3_sel \
sim:/iitb_cpu/S_ALU_A_sel \
sim:/iitb_cpu/S_ALU_B_sel \
sim:/iitb_cpu/S_T3_sel \
sim:/iitb_cpu/S_Mem_Add_Sel \
sim:/iitb_cpu/S_Mem_In_Sel \
sim:/iitb_cpu/S_Reg_file_EN \
sim:/iitb_cpu/S_mem_WR_Internal \
sim:/iitb_cpu/S_C_ctrl \
sim:/iitb_cpu/S_Z_ctrl \
sim:/iitb_cpu/S_T1_WR \
sim:/iitb_cpu/S_T2_WR \
sim:/iitb_cpu/S_T3_WR \
sim:/iitb_cpu/S_T4_WR \
sim:/iitb_cpu/S_loop_count_WR \
sim:/iitb_cpu/S_Z_flag \
sim:/iitb_cpu/S_C_flag \
sim:/iitb_cpu/S_T2_out \
sim:/iitb_cpu/S_loop_count \
sim:/iitb_cpu/S_T1_out \
sim:/iitb_cpu/S_instruc \
sim:/iitb_cpu/S_Test_M \
sim:/iitb_cpu/S_R1 \
sim:/iitb_cpu/S_loop_sel
force -freeze sim:/iitb_cpu/clock 1 0, 0 {50 ps} -r 100
force -freeze sim:/iitb_cpu/Reset 0 0
force -freeze sim:/iitb_cpu/Mem_Ext_WR 0 0
run -all
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /iitb_cpu/My_Datapath/mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /iitb_cpu/My_Datapath/Reg_File
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /iitb_cpu/My_Datapath/Reg_File
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /iitb_cpu/My_Datapath/Reg_File
# ** Fatal: (vsim-3734) Index value 1001 is out of range 0 to 1000.
#    Time: 300400 ps  Iteration: 2  Process: /iitb_cpu/My_Datapath/mem/line__21 File: C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Memory.vhd
# Fatal error in Architecture struct at C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Memory.vhd line 21
# 
# HDL call sequence:
# Stopped at C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Memory.vhd 21 Architecture struct
# 
# End time: 17:57:51 on Nov 29,2022, Elapsed time: 0:06:55
# Errors: 1, Warnings: 4
