

================================================================
== Vitis HLS Report for 'load_buf0_1_Pipeline_l_S_load_buf0_load_buf0_l_0_l_load_buf0_l_1'
================================================================
* Date:           Tue Jan 13 14:15:56 2026

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        ls_project
* Solution:       solution2 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4099|     4099|  40.990 us|  40.990 us|  4099|  4099|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                   Loop Name                   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_S_load_buf0_load_buf0_l_0_l_load_buf0_l_1  |     4097|     4097|         3|          1|          1|  4096|       yes|
        +-----------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.40>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%shiftreg = alloca i32 1"   --->   Operation 6 'alloca' 'shiftreg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%load_buf0_l_1 = alloca i32 1"   --->   Operation 7 'alloca' 'load_buf0_l_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%load_buf0_l_0 = alloca i32 1"   --->   Operation 8 'alloca' 'load_buf0_l_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln77_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %sext_ln77"   --->   Operation 10 'read' 'sext_ln77_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln77_cast = sext i58 %sext_ln77_read"   --->   Operation 11 'sext' 'sext_ln77_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem0, void @empty_19, i32 0, i32 0, void @empty_18, i32 64, i32 4096, void @empty_14, void @empty, void @empty_18, i32 16, i32 16, i32 16, i32 16, void @empty_18, void @empty_18"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.46ns)   --->   "%store_ln0 = store i13 0, i13 %indvar_flatten"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 14 [1/1] (0.46ns)   --->   "%store_ln0 = store i7 0, i7 %load_buf0_l_0"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 15 [1/1] (0.46ns)   --->   "%store_ln0 = store i7 0, i7 %load_buf0_l_1"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 16 [1/1] (0.46ns)   --->   "%store_ln0 = store i480 0, i480 %shiftreg"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i13 %indvar_flatten" [kernel.cpp:77]   --->   Operation 18 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.85ns)   --->   "%icmp_ln77 = icmp_eq  i13 %indvar_flatten_load, i13 4096" [kernel.cpp:77]   --->   Operation 19 'icmp' 'icmp_ln77' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (1.02ns)   --->   "%add_ln77_1 = add i13 %indvar_flatten_load, i13 1" [kernel.cpp:77]   --->   Operation 20 'add' 'add_ln77_1' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln77 = br i1 %icmp_ln77, void %.split2, void %.exitStub" [kernel.cpp:77]   --->   Operation 21 'br' 'br_ln77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%load_buf0_l_1_load = load i7 %load_buf0_l_1" [kernel.cpp:78]   --->   Operation 22 'load' 'load_buf0_l_1_load' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.71ns)   --->   "%icmp_ln78 = icmp_eq  i7 %load_buf0_l_1_load, i7 64" [kernel.cpp:78]   --->   Operation 23 'icmp' 'icmp_ln78' <Predicate = (!icmp_ln77)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.37ns)   --->   "%select_ln77 = select i1 %icmp_ln78, i7 0, i7 %load_buf0_l_1_load" [kernel.cpp:77]   --->   Operation 24 'select' 'select_ln77' <Predicate = (!icmp_ln77)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln78 = trunc i7 %select_ln77" [kernel.cpp:78]   --->   Operation 25 'trunc' 'trunc_ln78' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.72ns)   --->   "%icmp_ln80 = icmp_eq  i4 %trunc_ln78, i4 0" [kernel.cpp:80]   --->   Operation 26 'icmp' 'icmp_ln80' <Predicate = (!icmp_ln77)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.85ns)   --->   "%add_ln78 = add i7 %select_ln77, i7 1" [kernel.cpp:78]   --->   Operation 27 'add' 'add_ln78' <Predicate = (!icmp_ln77)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.46ns)   --->   "%store_ln77 = store i13 %add_ln77_1, i13 %indvar_flatten" [kernel.cpp:77]   --->   Operation 28 'store' 'store_ln77' <Predicate = (!icmp_ln77)> <Delay = 0.46>
ST_1 : Operation 29 [1/1] (0.46ns)   --->   "%store_ln78 = store i7 %add_ln78, i7 %load_buf0_l_1" [kernel.cpp:78]   --->   Operation 29 'store' 'store_ln78' <Predicate = (!icmp_ln77)> <Delay = 0.46>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i512 %gmem0, i64 %sext_ln77_cast" [kernel.cpp:77]   --->   Operation 30 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (7.30ns)   --->   "%gmem0_addr_read = read i512 @_ssdm_op_Read.m_axi.p1i512, i512 %gmem0_addr" [kernel.cpp:80]   --->   Operation 31 'read' 'gmem0_addr_read' <Predicate = (!icmp_ln77 & icmp_ln80)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 58 'ret' 'ret_ln0' <Predicate = (icmp_ln77)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.52>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%shiftreg_load = load i480 %shiftreg" [kernel.cpp:77]   --->   Operation 32 'load' 'shiftreg_load' <Predicate = (!icmp_ln77 & !icmp_ln78)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%load_buf0_l_0_load = load i7 %load_buf0_l_0" [kernel.cpp:77]   --->   Operation 33 'load' 'load_buf0_l_0_load' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.85ns)   --->   "%add_ln77 = add i7 %load_buf0_l_0_load, i7 1" [kernel.cpp:77]   --->   Operation 34 'add' 'add_ln77' <Predicate = (!icmp_ln77 & icmp_ln78)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_S_load_buf0_load_buf0_l_0_l_load_buf0_l_1_str"   --->   Operation 35 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%empty_37 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096"   --->   Operation 36 'speclooptripcount' 'empty_37' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.61ns)   --->   "%select_ln77_1 = select i1 %icmp_ln78, i480 0, i480 %shiftreg_load" [kernel.cpp:77]   --->   Operation 37 'select' 'select_ln77_1' <Predicate = (!icmp_ln77)> <Delay = 0.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.37ns)   --->   "%select_ln77_2 = select i1 %icmp_ln78, i7 %add_ln77, i7 %load_buf0_l_0_load" [kernel.cpp:77]   --->   Operation 38 'select' 'select_ln77_2' <Predicate = (!icmp_ln77)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln81 = trunc i7 %select_ln77_2" [kernel.cpp:81]   --->   Operation 39 'trunc' 'trunc_ln81' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln81, i6 0" [kernel.cpp:78]   --->   Operation 40 'bitconcatenate' 'tmp_cast' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln78 = zext i480 %select_ln77_1" [kernel.cpp:78]   --->   Operation 41 'zext' 'zext_ln78' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln81 = zext i7 %select_ln77" [kernel.cpp:81]   --->   Operation 42 'zext' 'zext_ln81' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.99ns)   --->   "%add_ln81 = add i12 %tmp_cast, i12 %zext_ln81" [kernel.cpp:81]   --->   Operation 43 'add' 'add_ln81' <Predicate = (!icmp_ln77)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln81_1 = zext i12 %add_ln81" [kernel.cpp:81]   --->   Operation 44 'zext' 'zext_ln81_1' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%v23_addr = getelementptr i32 %v23, i64 0, i64 %zext_ln81_1" [kernel.cpp:81]   --->   Operation 45 'getelementptr' 'v23_addr' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%specpipeline_ln78 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_18" [kernel.cpp:78]   --->   Operation 46 'specpipeline' 'specpipeline_ln78' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%specloopname_ln78 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [kernel.cpp:78]   --->   Operation 47 'specloopname' 'specloopname_ln78' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.46ns)   --->   "%br_ln80 = br i1 %icmp_ln80, void %.split._crit_edge, void" [kernel.cpp:80]   --->   Operation 48 'br' 'br_ln80' <Predicate = (!icmp_ln77)> <Delay = 0.46>
ST_3 : Operation 49 [1/1] (0.46ns)   --->   "%br_ln80 = br void %.split._crit_edge" [kernel.cpp:80]   --->   Operation 49 'br' 'br_ln80' <Predicate = (!icmp_ln77 & icmp_ln80)> <Delay = 0.46>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%empty = phi i512 %gmem0_addr_read, void, i512 %zext_ln78, void %.split2" [kernel.cpp:80]   --->   Operation 50 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln80 = trunc i512 %empty" [kernel.cpp:80]   --->   Operation 51 'trunc' 'trunc_ln80' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%v26 = bitcast i32 %trunc_ln80" [kernel.cpp:80]   --->   Operation 52 'bitcast' 'v26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln80_1 = partselect i480 @_ssdm_op_PartSelect.i480.i512.i32.i32, i512 %empty, i32 32, i32 511" [kernel.cpp:80]   --->   Operation 53 'partselect' 'trunc_ln80_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (1.29ns)   --->   "%store_ln81 = store i32 %v26, i12 %v23_addr" [kernel.cpp:81]   --->   Operation 54 'store' 'store_ln81' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 55 [1/1] (0.46ns)   --->   "%store_ln77 = store i7 %select_ln77_2, i7 %load_buf0_l_0" [kernel.cpp:77]   --->   Operation 55 'store' 'store_ln77' <Predicate = true> <Delay = 0.46>
ST_3 : Operation 56 [1/1] (0.46ns)   --->   "%store_ln80 = store i480 %trunc_ln80_1, i480 %shiftreg" [kernel.cpp:80]   --->   Operation 56 'store' 'store_ln80' <Predicate = true> <Delay = 0.46>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 57 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.41ns
The critical path consists of the following:
	'alloca' operation ('load_buf0_l_1') [5]  (0 ns)
	'load' operation ('load_buf0_l_1_load', kernel.cpp:78) on local variable 'load_buf0_l_1' [24]  (0 ns)
	'icmp' operation ('icmp_ln78', kernel.cpp:78) [29]  (0.713 ns)
	'select' operation ('select_ln77', kernel.cpp:77) [30]  (0.378 ns)
	'add' operation ('add_ln78', kernel.cpp:78) [54]  (0.856 ns)
	'store' operation ('store_ln78', kernel.cpp:78) of variable 'add_ln78', kernel.cpp:78 on local variable 'load_buf0_l_1' [57]  (0.46 ns)

 <State 2>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem0_addr', kernel.cpp:77) [18]  (0 ns)
	bus read operation ('gmem0_addr_read', kernel.cpp:80) on port 'gmem0' (kernel.cpp:80) [46]  (7.3 ns)

 <State 3>: 3.53ns
The critical path consists of the following:
	'load' operation ('load_buf0_l_0_load', kernel.cpp:77) on local variable 'load_buf0_l_0' [25]  (0 ns)
	'add' operation ('add_ln77', kernel.cpp:77) [26]  (0.856 ns)
	'select' operation ('select_ln77_2', kernel.cpp:77) [32]  (0.378 ns)
	'add' operation ('add_ln81', kernel.cpp:81) [37]  (0.996 ns)
	'getelementptr' operation ('v23_addr', kernel.cpp:81) [39]  (0 ns)
	'store' operation ('store_ln81', kernel.cpp:81) of variable 'v26', kernel.cpp:80 on array 'v23' [53]  (1.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
