library ieee;
use ieee.std_logic_1164.all;

entity hs_xor is
  port(
    E, F : in bit;
    G : out bit
  );
end hs_xor;

architecture xor_hs of hs_xor is
begin
  G <= E xor F;
end xor_hs;
