#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Tue Jan 30 10:56:42 2024
# Process ID: 11244
# Current directory: C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.runs/processing_system_top_0_0_synth_1
# Command line: vivado.exe -log processing_system_top_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source processing_system_top_0_0.tcl
# Log file: C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.runs/processing_system_top_0_0_synth_1/processing_system_top_0_0.vds
# Journal file: C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.runs/processing_system_top_0_0_synth_1\vivado.jou
# Running On: Lenovo, OS: Windows, CPU Frequency: 2611 MHz, CPU Physical cores: 10, Host memory: 16890 MB
#-----------------------------------------------------------
source processing_system_top_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/aidan/vivado-library-master'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: processing_system_top_0_0
Command: synth_design -top processing_system_top_0_0 -part xc7z010clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12184
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 943.773 ; gain = 438.566
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'processing_system_top_0_0' [c:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.gen/sources_1/bd/processing_system/ip/processing_system_top_0_0/synth/processing_system_top_0_0.vhd:68]
INFO: [Synth 8-3491] module 'top' declared at 'C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/sources_1/new/top.vhd:34' bound to instance 'U0' of component 'top' [c:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.gen/sources_1/bd/processing_system/ip/processing_system_top_0_0/synth/processing_system_top_0_0.vhd:95]
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/sources_1/new/top.vhd:46]
INFO: [Synth 8-3491] module 'adc' declared at 'C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/sources_1/new/adc.vhd:34' bound to instance 'UUT0' of component 'adc' [C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/sources_1/new/top.vhd:72]
INFO: [Synth 8-638] synthesizing module 'adc' [C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/sources_1/new/adc.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'adc' (0#1) [C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/sources_1/new/adc.vhd:45]
INFO: [Synth 8-3491] module 'led' declared at 'C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/sources_1/new/led.vhd:34' bound to instance 'UUT1' of component 'led' [C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/sources_1/new/top.vhd:83]
INFO: [Synth 8-638] synthesizing module 'led' [C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/sources_1/new/led.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'led' (0#1) [C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/sources_1/new/led.vhd:42]
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'IBUFDS_inst' to cell 'IBUFDS' [C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/sources_1/new/top.vhd:89]
INFO: [Synth 8-113] binding component instance 'BUFG_inst' to cell 'BUFG' [C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/sources_1/new/top.vhd:100]
INFO: [Synth 8-256] done synthesizing module 'top' (0#1) [C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/sources_1/new/top.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'processing_system_top_0_0' (0#1) [c:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.gen/sources_1/bd/processing_system/ip/processing_system_top_0_0/synth/processing_system_top_0_0.vhd:68]
WARNING: [Synth 8-7129] Port adc_dat_a[9] in module led is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_dat_a[8] in module led is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_dat_b[9] in module led is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_dat_b[8] in module led is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_dat_b[7] in module led is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_dat_b[6] in module led is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_dat_b[5] in module led is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_dat_b[4] in module led is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_dat_b[3] in module led is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_dat_b[2] in module led is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_dat_b[1] in module led is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_dat_b[0] in module led is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_rst_in in module adc is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1050.910 ; gain = 545.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1050.910 ; gain = 545.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1050.910 ; gain = 545.703
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1050.910 ; gain = 545.703
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3936] Found unconnected internal register 'U0/UUT0/adc_dat_a_reg' and it is trimmed from '14' to '12' bits. [C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/sources_1/new/adc.vhd:53]
INFO: [Synth 8-3917] design processing_system_top_0_0 has port adc_clk_source[1] driven by constant 1
INFO: [Synth 8-3917] design processing_system_top_0_0 has port adc_clk_source[0] driven by constant 0
INFO: [Synth 8-3917] design processing_system_top_0_0 has port adc_cdcs_out driven by constant 1
WARNING: [Synth 8-7129] Port adc_dat_a_in[13] in module processing_system_top_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_dat_a_in[12] in module processing_system_top_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_dat_b_in[13] in module processing_system_top_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_dat_b_in[12] in module processing_system_top_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_dat_b_in[11] in module processing_system_top_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_dat_b_in[10] in module processing_system_top_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_dat_b_in[9] in module processing_system_top_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_dat_b_in[8] in module processing_system_top_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_dat_b_in[7] in module processing_system_top_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_dat_b_in[6] in module processing_system_top_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_dat_b_in[5] in module processing_system_top_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_dat_b_in[4] in module processing_system_top_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_dat_b_in[3] in module processing_system_top_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_dat_b_in[2] in module processing_system_top_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_dat_b_in[1] in module processing_system_top_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_dat_b_in[0] in module processing_system_top_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1228.156 ; gain = 722.949
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1228.156 ; gain = 722.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1228.156 ; gain = 722.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 1228.156 ; gain = 722.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 1228.156 ; gain = 722.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 1228.156 ; gain = 722.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 1228.156 ; gain = 722.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 1228.156 ; gain = 722.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 1228.156 ; gain = 722.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |LUT1   |     8|
|3     |FDRE   |     8|
|4     |IBUFDS |     1|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    18|
|2     |  U0     |top    |    18|
|3     |    UUT0 |adc    |    16|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 1228.156 ; gain = 722.949
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 30 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 1228.156 ; gain = 722.949
Synthesis Optimization Complete : Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 1228.156 ; gain = 722.949
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1240.141 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1336.055 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: a9687
INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 30 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 1336.055 ; gain = 835.840
INFO: [Timing 38-35] Done setting XDC timing constraints.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1606.215 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.runs/processing_system_top_0_0_synth_1/processing_system_top_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1606.344 ; gain = 270.289
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP processing_system_top_0_0, cache-ID = 10e2e7cba5db62d7
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1606.434 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.runs/processing_system_top_0_0_synth_1/processing_system_top_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file processing_system_top_0_0_utilization_synth.rpt -pb processing_system_top_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jan 30 10:57:14 2024...
