<?xml version="1.0" encoding="UTF-8" ?><!-- Created from PDF via Acrobat SaveAsXML --><!-- Mapping Table version: 28-February-2003 --><TaggedPDF-doc><?xpacket begin='﻿' id='W5M0MpCehiHzreSzNTczkc9d'?><?xpacket begin="﻿" id="W5M0MpCehiHzreSzNTczkc9d"?>
<x:xmpmeta xmlns:x="adobe:ns:meta/" x:xmptk="Adobe XMP Core 5.2-c001 63.139439, 2010/09/27-13:37:26        ">
   <rdf:RDF xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#">
      <rdf:Description rdf:about=""
            xmlns:pdf="http://ns.adobe.com/pdf/1.3/">
         <pdf:Producer>Acrobat Distiller 7.0.5 (Windows)</pdf:Producer>
         <pdf:Copyright>Synopsys, Inc.</pdf:Copyright>
      </rdf:Description>
      <rdf:Description rdf:about=""
            xmlns:xmp="http://ns.adobe.com/xap/1.0/">
         <xmp:CreatorTool>FrameMaker 7.1</xmp:CreatorTool>
         <xmp:ModifyDate>2011-08-10T10:00:48Z</xmp:ModifyDate>
         <xmp:CreateDate>2005-08-29T14:00:40Z</xmp:CreateDate>
      </rdf:Description>
      <rdf:Description rdf:about=""
            xmlns:dc="http://purl.org/dc/elements/1.1/">
         <dc:format>xml</dc:format>
         <dc:title>
            <rdf:Alt>
               <rdf:li xml:lang="x-default">DW_fp_sqrt Datasheet</rdf:li>
            </rdf:Alt>
         </dc:title>
      </rdf:Description>
      <rdf:Description rdf:about=""
            xmlns:pdfx="http://ns.adobe.com/pdfx/1.3/">
         <pdfx:Copyright>Synopsys, Inc.</pdfx:Copyright>
      </rdf:Description>
      <rdf:Description rdf:about=""
            xmlns:xmpMM="http://ns.adobe.com/xap/1.0/mm/">
         <xmpMM:DocumentID>uuid:8d3d0f89-046a-4677-aea4-59cbd7b5eb24</xmpMM:DocumentID>
         <xmpMM:InstanceID>uuid:c61ebe05-0bae-ce4c-b8d5-1478c06ab9d3</xmpMM:InstanceID>
      </rdf:Description>
   </rdf:RDF>
</x:xmpmeta>
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                           
<?xpacket end="w"?><?xpacket end='r'?><bookmark-tree><bookmark title="DW_fp_invsqrt"><destination structID="LinkTarget_499"/><bookmark title="Features and Benefits"><destination structID="LinkTarget_471"/></bookmark><bookmark title="Description"><destination structID="LinkTarget_500"/><bookmark title="Alternative Implementation of Floating-point Reciprocal Square Root with DW_lp_fp_multifunc"><destination structID="LinkTarget_505"/></bookmark></bookmark><bookmark title="Related Topics"><destination structID="LinkTarget_429"/></bookmark><bookmark title="HDL Usage Through Component Instantiation - VHDL"><destination structID="LinkTarget_361"/></bookmark><bookmark title="HDL Usage Through Component Instantiation - Verilog"><destination structID="LinkTarget_440"/></bookmark></bookmark></bookmark-tree><Document xml:lang="en-US"><Article_A><TextSection><_H2DataSheet>DW_fp_invsqrt</_H2DataSheet><_ComponentDesc>Floating-Point Reciprocal of Square Root</_ComponentDesc><_Body><Link>Version, STAR and Download Information: IP Directory</Link></_Body><_H3DataSheet>Features and Benefits<_Anchor><Figure><ImageData src="images/fpu_ip_synopsys_designware_sqrt_only_img_0.jpg"/>rndzstatusa1a</Figure></_Anchor><_L1Bul>■The floating-point format is controlled by parameters, and covers formats in the IEEE standard</_L1Bul><_L1Bul>■Exponents can range from 3 to 31 bits</_L1Bul><_L1Bul>■Fractional part of the floating-point number can range from 2 to 253 bits</_L1Bul><_L1Bul>■A parameter controls the use of denormal values</_L1Bul><_L1Bul>■Provides a variety of rounding modes</_L1Bul><_L1Bul>■Accuracy conforms to IEEE 754 Floating-point standard1<Note><_Footnote>1.For more information see the Datapth Floating-point Overview, the topic titled<Link> IEEE 754 Compatibility</Link>.</_Footnote></Note></_L1Bul><_L1Bul>■DesignWare datapath generator is employed for better timing and area
</_L1Bul></_H3DataSheet><_H3DataSheet>Description<_Body>DW_fp_invsqrt is a component that works with floating-point values to compute the reciprocal of the square-root of a floating-point input a, to produce a floating-point result <Figure><ImageData src="images/fpu_ip_synopsys_designware_sqrt_only_img_1.jpg"/>1a</Figure>. The output of this component has accuracy consistent with the IEEE Standard 754. </_Body><_Body><Link></Link>The input rnd defines a 3-bit rounding mode value (see Datapath: Floating-point Overview, Table 7). The output status is an 8-bits vector with status flags.<Table><TableTitle><_TableTitle>Table 1-1Pin Description</_TableTitle></TableTitle><TableHead><TR><TH><_TableHeading>Pin Name</_TableHeading></TH><TH><_TableHeading>Width</_TableHeading></TH><TH><_TableHeading>Direction</_TableHeading></TH><TH><_TableHeading>Function</_TableHeading></TH></TR></TableHead><TableBody><TR><TD><_TableBody>a</_TableBody></TD><TD><_TableBody>sig_width + exp_width + 1 bits</_TableBody></TD><TD><_TableBody>Input </_TableBody></TD><TD><_TableBody>FP Input data</_TableBody></TD></TR><TR><TD><_TableBody>rnd</_TableBody></TD><TD><_TableBody>3 bits</_TableBody></TD><TD><_TableBody>Input</_TableBody></TD><TD><_TableBody>Rounding mode</_TableBody></TD></TR><TR><TD><_TableBody>z</_TableBody></TD><TD><_TableBody>sig_width + exp_width + 1 bits</_TableBody></TD><TD><_TableBody>Output </_TableBody></TD><TD><_TableBody>FP output data</_TableBody></TD></TR><TR><TD><_TableBody>status </_TableBody></TD><TD><_TableBody>8 bits</_TableBody></TD><TD><_TableBody>Output</_TableBody></TD><TD><_TableBody>Status flags </_TableBody></TD></TR></TableBody></Table>  <Table><TableTitle><_TableTitle>Table 1-2Parameter Description </_TableTitle></TableTitle><TableHead><TR><TH><_TableHeading>Parameter</_TableHeading></TH><TH><_TableHeading>Values</_TableHeading></TH><TH><_TableHeading>Description</_TableHeading></TH></TR></TableHead><TableBody><TR><TD><_TableBody>sig_width</_TableBody></TD><TD><_TableBody>2 to 253 bits</_TableBody></TD><TD><_TableBody>Word length of fraction field of floating-point numbers a and z</_TableBody></TD></TR><TR><TD><_TableBody>exp_width</_TableBody></TD><TD><_TableBody>3 to 31 bits</_TableBody></TD><TD><_TableBody>Word length of biased exponent of floating-point numbers a and z</_TableBody></TD></TR><TR><TD><_TableBody>ieee_compliance</_TableBody></TD><TD><_TableBody>0 or 1</_TableBody></TD><TD><_TableBody>When 1, the generated architecture is fully compliant with IEEE 754 standard, including the use of denormals and NaNs.</_TableBody></TD></TR></TableBody></Table>  <Table><TableTitle><_TableTitle>Table 1-3Synthesis Implementations</_TableTitle></TableTitle><TableHead><TR><TH><_TableHeading>Implementation Name</_TableHeading></TH><TH><_TableHeading>Function</_TableHeading></TH><TH><_TableHeading>License Feature Required</_TableHeading></TH></TR></TableHead><TableBody><TR><TD><_TableBody>rtl</_TableBody></TD><TD><_TableBody>Synthesis model</_TableBody></TD><TD><_TableBody>DesignWare</_TableBody></TD></TR></TableBody></Table> </_Body><_Anchor>  <Table><TableTitle><_TableTitle>Table 1-4Simulation Models</_TableTitle></TableTitle><TableHead><TR><TH><_TableHeading>Model</_TableHeading></TH><TH><_TableHeading>Function</_TableHeading></TH></TR></TableHead><TableBody><TR><TD><_TableBody>DW02.DW_FP_INVSQRT_CFG_SIM</_TableBody></TD><TD><_TableBody>Design unit name for VHDL simulation</_TableBody></TD></TR><TR><TD><_TableBody>dw/dw02/src/DW_fp_invsqrt_sim.vhd</_TableBody></TD><TD><_TableBody>VHDL simulation model source code</_TableBody></TD></TR><TR><TD><_TableBody>dw/sim_ver/DW_fp_invsqrt.v</_TableBody></TD><TD><_TableBody>Verilog simulation model source code</_TableBody></TD></TR></TableBody></Table>     <Table><TableTitle><_TableTitle>Table 1-5Functional Description</_TableTitle></TableTitle><TableHead><TR><TH><_TableHeading>A</_TableHeading></TH><TH><_TableHeading>status<Note><_TableFootnote></_TableFootnote></Note></_TableHeading></TH></TR></TableHead><TableBody><TR><TD><_TableText>a (FP)</_TableText></TD><TD><_TableText>*</_TableText></TD><TD><_TableText>z = <Figure><ImageData src="images/fpu_ip_synopsys_designware_sqrt_only_img_2.jpg"/>1a</Figure></_TableText></TD></TR></TableBody></Table>    </_Anchor><_Body>The parameter ieee_compliance controls the functionality of this component. When the parameter is set to 0, the component considers denormal values as zeros and NaNs as infinity. When the ieee_compliance parameter is set to 1, the component is fully compliant with the IEEE 754 standard and therefore operates with denormals and NaNs.</_Body><_H4DataSheet>Alternative Implementation of Floating-point Reciprocal Square Root with DW_lp_fp_multifunc<_Body>The floating-point reciprocal square root operation can also be implemented by DW_lp_fp_multifunc component, which evaluates the value of floating-point reciprocal square root with 1 ulp error bound. There will be 1 ulp difference between the value from DW_lp_fp_multifunc and the value from DW_fp_invsqrt. Performance and area of the synthesis results are different between the DW_fp_invsqrt and reciprocal square root implementation of the DW_lp_fp_multifunc, depending on synthesis constraints, library cells and synthesis environments. By comparing performance and area between the reciprocal square root implementation of DW_lp_fp_multifunc and DW_fp_invsqrt component, the DW_lp_fp_multifunc provides more choices for the better synthesis results. Below is an example of the Verilog description for the floating-point reciprocal square root of the DW_lp_fp_multifunc. For more detailed information, see the <Link>DW_lp_fp_multifunc datasheet</Link>.</_Body><_Body>For more information on the floating-point system defined for all the DesignWare Floating-point components, including status flag bits, floating-point formats and compatibility with IEEE standard, refer to the topic titled <Link></Link>Datapath - Floating-Point Overview.</_Body></_H4DataSheet></_H3DataSheet><_Code><_H3DataSheet>HDL Usage Through Component Instantiation - Verilog<_CodeWide>module DW_fp_invsqrt_inst( inst_a, inst_rnd, z_inst, status_inst );</_CodeWide><_CodeWide/><_CodeWide>parameter sig_width = 23;</_CodeWide><_CodeWide>parameter exp_width = 8;</_CodeWide><_CodeWide>parameter ieee_compliance = 0;</_CodeWide><_CodeWide/><_CodeWide/><_CodeWide>input [sig_width+exp_width : 0] inst_a;</_CodeWide><_CodeWide>input [2 : 0] inst_rnd;</_CodeWide><_CodeWide>output [sig_width+exp_width : 0] z_inst;</_CodeWide><_CodeWide>output [7 : 0] status_inst;</_CodeWide><_CodeWide/><_CodeWide>    // Instance of DW_fp_invsqrt</_CodeWide><_CodeWide>    DW_fp_invsqrt #(sig_width, exp_width, ieee_compliance)</_CodeWide><_CodeWide>  U1 ( .a(inst_a), .rnd(inst_rnd), .z(z_inst), .status(status_inst) );</_CodeWide><_CodeWide/><_CodeWide>endmodule</_CodeWide><_CodeWide/></_H3DataSheet></_Code><_H3DataSheet>Related Topics<_L1Bul>■<Link>Datapath – Floating-Point Overview</Link></_L1Bul><_L1Bul>■<Link>DesignWare Building Block IP Documentation Overview</Link> </_L1Bul></_H3DataSheet><_H3DataSheet>HDL Usage Through Component Instantiation - VHDL<_CodeWide>library IEEE,DWARE;</_CodeWide><_CodeWide>use IEEE.std_logic_1164.all;</_CodeWide><_CodeWide>use DWARE.DW_Foundation_comp.all;</_CodeWide><_CodeWide/><_CodeWide>entity DW_fp_invsqrt_inst is</_CodeWide><_CodeWide>      generic (</_CodeWide><_CodeWide>    inst_sig_width : POSITIVE := 23;</_CodeWide><_CodeWide>    inst_exp_width : POSITIVE := 8;</_CodeWide><_CodeWide>    inst_ieee_compliance : INTEGER := 0</_CodeWide><_CodeWide>    );</_CodeWide><_CodeWide>      port (</_CodeWide><_CodeWide>    inst_a : in std_logic_vector(inst_sig_width+inst_exp_width downto 0);</_CodeWide><_CodeWide>    inst_rnd : in std_logic_vector(2 downto 0);</_CodeWide><_CodeWide>    z_inst : out std_logic_vector(inst_sig_width+inst_exp_width downto 0);</_CodeWide><_CodeWide>    status_inst : out std_logic_vector(7 downto 0)</_CodeWide><_CodeWide>    );</_CodeWide><_CodeWide>    end DW_fp_invsqrt_inst;</_CodeWide><_CodeWide/><_CodeWide/><_CodeWide>architecture inst of DW_fp_invsqrt_inst is</_CodeWide><_CodeWide/><_CodeWide>begin</_CodeWide><_CodeWide/><_CodeWide>    -- Instance of DW_fp_invsqrt</_CodeWide><_CodeWide>    U1 : DW_fp_invsqrt</_CodeWide><_CodeWide>generic map ( sig_width =&gt; inst_sig_width, exp_width =&gt; inst_exp_width, ieee_compliance =&gt; inst_ieee_compliance )</_CodeWide><_CodeWide>port map ( a =&gt; inst_a, rnd =&gt; inst_rnd, z =&gt; z_inst, status =&gt; status_inst );</_CodeWide><_CodeWide/><_CodeWide/><_CodeWide>end inst;</_CodeWide><_CodeWide/><_CodeWide>-- pragma translate_off</_CodeWide><_CodeWide>configuration DW_fp_invsqrt_cfg_inst of DW_fp_invsqrt_inst is</_CodeWide><_CodeWide>for inst</_CodeWide><_CodeWide>end for; -- inst</_CodeWide><_CodeWide>end DW_fp_invsqrt_cfg_inst;</_CodeWide><_CodeWide>-- pragma translate_on<_CodeWide/></_CodeWide></_H3DataSheet></TextSection></Article_A></Document></TaggedPDF-doc>