{"vcs1":{"timestamp_begin":1737628436.039129488, "rt":0.21, "ut":0.08, "st":0.09}}
{"vcselab":{"timestamp_begin":1737628436.325590988, "rt":0.18, "ut":0.12, "st":0.03}}
{"link":{"timestamp_begin":1737628436.558949806, "rt":0.20, "ut":0.09, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1737628435.789343076}
{"VCS_COMP_START_TIME": 1737628435.789343076}
{"VCS_COMP_END_TIME": 1737628436.822831730}
{"VCS_USER_OPTIONS": "-sverilog simple_class.sv tb.sv -o sim_t1"}
{"vcs1": {"peak_mem": 261572}}
{"vcselab": {"peak_mem": 133948}}
