Release 14.5 - xst P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Reading design: ProcessorModule.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ProcessorModule.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ProcessorModule"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : ProcessorModule
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "E:\FullPhase1(3)\MUXPackage.vhd" into library work
Parsing package <MUXPackage>.
Parsing VHDL file "E:\FullPhase1(3)\MUX.vhd" into library work
Parsing entity <MUX>.
Parsing architecture <Behavioral> of entity <mux>.
Parsing VHDL file "E:\FullPhase1(3)\FlopRPackage.vhd" into library work
Parsing package <FlopRPackage>.
Parsing VHDL file "E:\FullPhase1(3)\FlopR.vhd" into library work
Parsing entity <FlopR>.
Parsing architecture <Behavioral> of entity <flopr>.
Parsing VHDL file "E:\FullPhase1(3)\DecoderPackage.vhd" into library work
Parsing package <DecoderPackage>.
Parsing VHDL file "E:\FullPhase1(3)\Decoder.vhd" into library work
Parsing entity <Decoder>.
Parsing architecture <Behavioral> of entity <decoder>.
Parsing VHDL file "E:\FullPhase1(3)\BranchShiftPackage.vhd" into library work
Parsing package <BranchShiftPackage>.
Parsing VHDL file "E:\FullPhase1(3)\BranchShift.vhd" into library work
Parsing entity <BranchShift>.
Parsing architecture <Behavioral> of entity <branchshift>.
Parsing VHDL file "E:\FullPhase1(3)\BranchAddPackage.vhd" into library work
Parsing package <BranchAddPackage>.
Parsing VHDL file "E:\FullPhase1(3)\BranchAdd.vhd" into library work
Parsing entity <BranchAdd>.
Parsing architecture <Behavioral> of entity <branchadd>.
Parsing VHDL file "E:\FullPhase1(3)\SignExtenderPackage.vhd" into library work
Parsing package <SignExtenderPackage>.
Parsing package body <SignExtenderPackage>.
Parsing VHDL file "E:\FullPhase1(3)\SignExtender.vhd" into library work
Parsing entity <SignExtender>.
Parsing architecture <Behavioral> of entity <signextender>.
Parsing VHDL file "E:\FullPhase1(3)\RegisterFilePackage.vhd" into library work
Parsing package <RegisterFilePackage>.
Parsing VHDL file "E:\FullPhase1(3)\RegisterFile.vhd" into library work
Parsing entity <registerfile>.
Parsing architecture <Behavioral> of entity <registerfile>.
Parsing VHDL file "E:\FullPhase1(3)\ProgramCounterPackage.vhd" into library work
Parsing package <ProgramCounterPackage>.
Parsing package body <ProgramCounterPackage>.
Parsing VHDL file "E:\FullPhase1(3)\MUX5Package.vhd" into library work
Parsing package <MUX5Package>.
Parsing package body <MUX5Package>.
Parsing VHDL file "E:\FullPhase1(3)\MUX4Package.vhd" into library work
Parsing package <MUX4Package>.
Parsing package body <MUX4Package>.
Parsing VHDL file "E:\FullPhase1(3)\MUX2_3Package.vhd" into library work
Parsing package <MUX2_3Package>.
Parsing package body <MUX2_3Package>.
Parsing VHDL file "E:\FullPhase1(3)\MUX2_3.vhd" into library work
Parsing entity <MUX2_3>.
Parsing architecture <Behavioral> of entity <mux2_3>.
Parsing VHDL file "E:\FullPhase1(3)\MUX1Package.vhd" into library work
Parsing package <MUX1Package>.
Parsing package body <MUX1Package>.
Parsing VHDL file "E:\FullPhase1(3)\MUX1.vhd" into library work
Parsing entity <MUX1>.
Parsing architecture <Behavioral> of entity <mux1>.
Parsing VHDL file "E:\FullPhase1(3)\JumpPCPackage.vhd" into library work
Parsing package <JumpPCPackage>.
Parsing package body <JumpPCPackage>.
Parsing VHDL file "E:\FullPhase1(3)\JumpPC.vhd" into library work
Parsing entity <JumpPC>.
Parsing architecture <Behavioral> of entity <jumppc>.
Parsing VHDL file "E:\FullPhase1(3)\ControlUnitPackage.vhd" into library work
Parsing package <ControlUnitPackage>.
Parsing package body <ControlUnitPackage>.
Parsing VHDL file "E:\FullPhase1(3)\ControlUnit.vhd" into library work
Parsing entity <ControlUnit>.
Parsing architecture <Behavioral> of entity <controlunit>.
Parsing VHDL file "E:\FullPhase1(3)\BranchPCPackage.vhd" into library work
Parsing package <BranchPCPackage>.
Parsing package body <BranchPCPackage>.
Parsing VHDL file "E:\FullPhase1(3)\BranchPC.vhd" into library work
Parsing entity <BranchPC>.
Parsing architecture <Behavioral> of entity <branchpc>.
Parsing VHDL file "E:\FullPhase1(3)\ALUPackage.vhd" into library work
Parsing package <ALUPackage>.
Parsing VHDL file "E:\FullPhase1(3)\ALUControlUnitPackage.vhd" into library work
Parsing package <ALUControlUnitPackage>.
Parsing package body <ALUControlUnitPackage>.
Parsing VHDL file "E:\FullPhase1(3)\ALUControlUnit.vhd" into library work
Parsing entity <ALUControlUnit>.
Parsing architecture <Behavioral> of entity <alucontrolunit>.
Parsing VHDL file "E:\FullPhase1(3)\ALU.vhd" into library work
Parsing entity <ALU>.
Parsing architecture <Behavioral> of entity <alu>.
Parsing VHDL file "E:\FullPhase1(3)\DataPathPackage.vhd" into library work
Parsing package <DataPathPackage>.
Parsing VHDL file "E:\FullPhase1(3)\DataPath.vhd" into library work
Parsing entity <DataPath>.
Parsing architecture <Behavioral> of entity <datapath>.
WARNING:HDLCompiler:946 - "E:\FullPhase1(3)\DataPath.vhd" Line 86: Actual for formal port sel is neither a static name nor a globally static expression
Parsing VHDL file "E:\FullPhase1(3)\ControllerPackage.vhd" into library work
Parsing package <ControllerPackage>.
Parsing VHDL file "E:\FullPhase1(3)\Controller.vhd" into library work
Parsing entity <Controller>.
Parsing architecture <Behavioral> of entity <controller>.
Parsing VHDL file "E:\FullPhase1(3)\MipsPackage.vhd" into library work
Parsing package <MipsPackage>.
Parsing VHDL file "E:\FullPhase1(3)\MipsModule.vhd" into library work
Parsing entity <MipsModule>.
Parsing architecture <Behavioral> of entity <mipsmodule>.
Parsing VHDL file "E:\FullPhase1(3)\InstrucMem.vhd" into library work
Parsing entity <InstrucMem>.
Parsing architecture <behave> of entity <instrucmem>.
Parsing VHDL file "E:\FullPhase1(3)\IMemPackage.vhd" into library work
Parsing package <IMemPackage>.
Parsing VHDL file "E:\FullPhase1(3)\DMemPackage.vhd" into library work
Parsing package <DMemPackage>.
Parsing VHDL file "E:\FullPhase1(3)\DataMem.vhd" into library work
Parsing entity <DataMem>.
Parsing architecture <behave> of entity <datamem>.
Parsing VHDL file "E:\FullPhase1(3)\ProcessorModule.vhd" into library work
Parsing entity <ProcessorModule>.
Parsing architecture <Behavioral> of entity <processormodule>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <ProcessorModule> (architecture <Behavioral>) from library <work>.

Elaborating entity <InstrucMem> (architecture <behave>) from library <work>.

Elaborating entity <MipsModule> (architecture <Behavioral>) from library <work>.

Elaborating entity <Controller> (architecture <Behavioral>) from library <work>.

Elaborating entity <ControlUnit> (architecture <Behavioral>) from library <work>.

Elaborating entity <ALUControlUnit> (architecture <Behavioral>) from library <work>.

Elaborating entity <DataPath> (architecture <Behavioral>) from library <work>.

Elaborating entity <FlopR> (architecture <Behavioral>) from library <work>.

Elaborating entity <MUX1> (architecture <Behavioral>) from library <work>.

Elaborating entity <registerfile> (architecture <Behavioral>) from library <work>.

Elaborating entity <MUX> (architecture <Behavioral>) from library <work>.

Elaborating entity <Decoder> (architecture <Behavioral>) from library <work>.

Elaborating entity <SignExtender> (architecture <Behavioral>) from library <work>.

Elaborating entity <BranchPC> (architecture <Behavioral>) from library <work>.

Elaborating entity <BranchShift> (architecture <Behavioral>) from library <work>.

Elaborating entity <BranchAdd> (architecture <Behavioral>) from library <work>.

Elaborating entity <JumpPC> (architecture <Behavioral>) from library <work>.

Elaborating entity <MUX2_3> (architecture <Behavioral>) from library <work>.

Elaborating entity <ALU> (architecture <Behavioral>) from library <work>.

Elaborating entity <DataMem> (architecture <behave>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ProcessorModule>.
    Related source file is "E:\FullPhase1(3)\ProcessorModule.vhd".
    Summary:
	no macro.
Unit <ProcessorModule> synthesized.

Synthesizing Unit <InstrucMem>.
    Related source file is "E:\FullPhase1(3)\InstrucMem.vhd".
    Found 64x32-bit Read Only RAM for signal <rd>
    Summary:
	inferred   1 RAM(s).
Unit <InstrucMem> synthesized.

Synthesizing Unit <MipsModule>.
    Related source file is "E:\FullPhase1(3)\MipsModule.vhd".
    Summary:
	no macro.
Unit <MipsModule> synthesized.

Synthesizing Unit <Controller>.
    Related source file is "E:\FullPhase1(3)\Controller.vhd".
    Summary:
	no macro.
Unit <Controller> synthesized.

Synthesizing Unit <ControlUnit>.
    Related source file is "E:\FullPhase1(3)\ControlUnit.vhd".
WARNING:Xst:647 - Input <Inst<25:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:737 - Found 1-bit latch for signal <RegDst>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Jump>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Branch>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <MemRead>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUControl<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUControl<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <MemWrite>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUSrc>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RegWrite>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   9 Latch(s).
	inferred  26 Multiplexer(s).
Unit <ControlUnit> synthesized.

Synthesizing Unit <ALUControlUnit>.
    Related source file is "E:\FullPhase1(3)\ALUControlUnit.vhd".
WARNING:Xst:647 - Input <Inst<25:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUOp<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUOp<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUOp<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUOp<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   4 Latch(s).
	inferred  27 Multiplexer(s).
Unit <ALUControlUnit> synthesized.

Synthesizing Unit <DataPath>.
    Related source file is "E:\FullPhase1(3)\DataPath.vhd".
    Found 32-bit adder for signal <pcfour> created at line 77.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <DataPath> synthesized.

Synthesizing Unit <FlopR>.
    Related source file is "E:\FullPhase1(3)\FlopR.vhd".
    Found 32-bit register for signal <Q>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <FlopR> synthesized.

Synthesizing Unit <MUX1>.
    Related source file is "E:\FullPhase1(3)\MUX1.vhd".
WARNING:Xst:647 - Input <Inst<10:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Inst<31:26>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX1> synthesized.

Synthesizing Unit <registerfile>.
    Related source file is "E:\FullPhase1(3)\RegisterFile.vhd".
    Summary:
	no macro.
Unit <registerfile> synthesized.

Synthesizing Unit <MUX>.
    Related source file is "E:\FullPhase1(3)\MUX.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit 32-to-1 multiplexer for signal <data> created at line 50.
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX> synthesized.

Synthesizing Unit <Decoder>.
    Related source file is "E:\FullPhase1(3)\Decoder.vhd".
    Summary:
	no macro.
Unit <Decoder> synthesized.

Synthesizing Unit <SignExtender>.
    Related source file is "E:\FullPhase1(3)\SignExtender.vhd".
WARNING:Xst:647 - Input <Inst<31:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <SignExtender> synthesized.

Synthesizing Unit <BranchPC>.
    Related source file is "E:\FullPhase1(3)\BranchPC.vhd".
    Summary:
	no macro.
Unit <BranchPC> synthesized.

Synthesizing Unit <BranchShift>.
    Related source file is "E:\FullPhase1(3)\BranchShift.vhd".
WARNING:Xst:647 - Input <ShiftIn<31:30>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <BranchShift> synthesized.

Synthesizing Unit <BranchAdd>.
    Related source file is "E:\FullPhase1(3)\BranchAdd.vhd".
    Found 32-bit adder for signal <Output> created at line 16.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <BranchAdd> synthesized.

Synthesizing Unit <JumpPC>.
    Related source file is "E:\FullPhase1(3)\JumpPC.vhd".
WARNING:Xst:647 - Input <Inst<31:26>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PC<27:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <JumpPC> synthesized.

Synthesizing Unit <MUX2_3>.
    Related source file is "E:\FullPhase1(3)\MUX2_3.vhd".
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX2_3> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "E:\FullPhase1(3)\ALU.vhd".
    Found 32-bit adder for signal <data1[31]_data2[31]_add_13_OUT> created at line 21.
    Found 32-bit subtractor for signal <GND_151_o_GND_151_o_sub_12_OUT<31:0>> created at line 22.
    Found 32-bit 8-to-1 multiplexer for signal <_n0042> created at line 15.
    Found 32-bit comparator greater for signal <data1[31]_data2[31]_LessThan_7_o> created at line 24
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred  12 Multiplexer(s).
Unit <ALU> synthesized.

Synthesizing Unit <DataMem>.
    Related source file is "E:\FullPhase1(3)\DataMem.vhd".
WARNING:Xst:647 - Input <a<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <a<31:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 64x32-bit single-port RAM <Mram_mem> for signal <mem>.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Multiplexer(s).
Unit <DataMem> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 64x32-bit single-port RAM                             : 1
 64x32-bit single-port Read Only RAM                   : 1
# Adders/Subtractors                                   : 3
 32-bit adder                                          : 2
 32-bit addsub                                         : 1
# Registers                                            : 33
 32-bit register                                       : 33
# Latches                                              : 13
 1-bit latch                                           : 13
# Comparators                                          : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 73
 1-bit 2-to-1 multiplexer                              : 53
 32-bit 2-to-1 multiplexer                             : 17
 32-bit 32-to-1 multiplexer                            : 2
 5-bit 2-to-1 multiplexer                              : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <Q_31> (without init value) has a constant value of 0 in block <z0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_30> (without init value) has a constant value of 0 in block <z0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_29> (without init value) has a constant value of 0 in block <z0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_28> (without init value) has a constant value of 0 in block <z0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_27> (without init value) has a constant value of 0 in block <z0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_26> (without init value) has a constant value of 0 in block <z0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_25> (without init value) has a constant value of 0 in block <z0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_24> (without init value) has a constant value of 0 in block <z0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_23> (without init value) has a constant value of 0 in block <z0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_22> (without init value) has a constant value of 0 in block <z0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_21> (without init value) has a constant value of 0 in block <z0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_20> (without init value) has a constant value of 0 in block <z0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_19> (without init value) has a constant value of 0 in block <z0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_18> (without init value) has a constant value of 0 in block <z0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_17> (without init value) has a constant value of 0 in block <z0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_16> (without init value) has a constant value of 0 in block <z0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_15> (without init value) has a constant value of 0 in block <z0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_14> (without init value) has a constant value of 0 in block <z0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_13> (without init value) has a constant value of 0 in block <z0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_12> (without init value) has a constant value of 0 in block <z0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_11> (without init value) has a constant value of 0 in block <z0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_10> (without init value) has a constant value of 0 in block <z0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_9> (without init value) has a constant value of 0 in block <z0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_8> (without init value) has a constant value of 0 in block <z0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_7> (without init value) has a constant value of 0 in block <z0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_6> (without init value) has a constant value of 0 in block <z0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_5> (without init value) has a constant value of 0 in block <z0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_4> (without init value) has a constant value of 0 in block <z0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_3> (without init value) has a constant value of 0 in block <z0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_2> (without init value) has a constant value of 0 in block <z0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_1> (without init value) has a constant value of 0 in block <z0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_0> (without init value) has a constant value of 0 in block <z0>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <DataMem>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_mem> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <a>             |          |
    |     diA            | connected to signal <wd>            |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <DataMem> synthesized (advanced).

Synthesizing (advanced) Unit <InstrucMem>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_rd> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 32-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <a>             |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <rd>            |          |
    -----------------------------------------------------------------------
Unit <InstrucMem> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 64x32-bit single-port distributed RAM                 : 1
 64x32-bit single-port distributed Read Only RAM       : 1
# Adders/Subtractors                                   : 3
 32-bit adder                                          : 2
 32-bit addsub                                         : 1
# Registers                                            : 1056
 Flip-Flops                                            : 1056
# Comparators                                          : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 73
 1-bit 2-to-1 multiplexer                              : 53
 32-bit 2-to-1 multiplexer                             : 17
 32-bit 32-to-1 multiplexer                            : 2
 5-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:3001 - This design contains one or more registers or latches with an active
   asynchronous set and asynchronous reset. While this circuit can be built,
   it creates a sub-optimal implementation in terms of area, power and
   performance. For a more optimal implementation Xilinx highly recommends
   one of the following:

          1) Remove either the set or reset from all registers and latches if
             not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Artix7 asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    ALUOp_0 in unit <ALUControlUnit>
    ALUOp_1 in unit <ALUControlUnit>
    ALUOp_3 in unit <ALUControlUnit>
    ALUOp_2 in unit <ALUControlUnit>
    RegWrite in unit <ControlUnit>
    ALUSrc in unit <ControlUnit>
    MemWrite in unit <ControlUnit>
    ALUControl_0 in unit <ControlUnit>
    ALUControl_1 in unit <ControlUnit>
    Branch in unit <ControlUnit>
    Jump in unit <ControlUnit>
    RegDst in unit <ControlUnit>
    MemRead in unit <ControlUnit>


Optimizing unit <ProcessorModule> ...

Optimizing unit <ControlUnit> ...

Optimizing unit <ALUControlUnit> ...

Optimizing unit <DataPath> ...

Optimizing unit <ALU> ...

Optimizing unit <FlopR> ...

Optimizing unit <registerfile> ...
WARNING:Xst:1710 - FF/Latch <Mips/MainDataPath/RegFileRead/z0/Q_15> (without init value) has a constant value of 0 in block <ProcessorModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Mips/MainDataPath/RegFileRead/z0/Q_16> (without init value) has a constant value of 0 in block <ProcessorModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Mips/MainDataPath/RegFileRead/z0/Q_17> (without init value) has a constant value of 0 in block <ProcessorModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Mips/MainDataPath/RegFileRead/z0/Q_18> (without init value) has a constant value of 0 in block <ProcessorModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Mips/MainDataPath/RegFileRead/z0/Q_19> (without init value) has a constant value of 0 in block <ProcessorModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Mips/MainDataPath/RegFileRead/z0/Q_20> (without init value) has a constant value of 0 in block <ProcessorModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Mips/MainDataPath/RegFileRead/z0/Q_21> (without init value) has a constant value of 0 in block <ProcessorModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Mips/MainDataPath/RegFileRead/z0/Q_22> (without init value) has a constant value of 0 in block <ProcessorModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Mips/MainDataPath/RegFileRead/z0/Q_23> (without init value) has a constant value of 0 in block <ProcessorModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Mips/MainDataPath/RegFileRead/z0/Q_24> (without init value) has a constant value of 0 in block <ProcessorModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Mips/MainDataPath/RegFileRead/z0/Q_25> (without init value) has a constant value of 0 in block <ProcessorModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Mips/MainDataPath/RegFileRead/z0/Q_26> (without init value) has a constant value of 0 in block <ProcessorModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Mips/MainDataPath/RegFileRead/z0/Q_27> (without init value) has a constant value of 0 in block <ProcessorModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Mips/MainDataPath/RegFileRead/z0/Q_28> (without init value) has a constant value of 0 in block <ProcessorModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Mips/MainDataPath/RegFileRead/z0/Q_29> (without init value) has a constant value of 0 in block <ProcessorModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Mips/MainDataPath/RegFileRead/z0/Q_30> (without init value) has a constant value of 0 in block <ProcessorModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Mips/MainDataPath/RegFileRead/z0/Q_31> (without init value) has a constant value of 0 in block <ProcessorModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Mips/MainDataPath/PCFlop/Q_1> (without init value) has a constant value of 0 in block <ProcessorModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Mips/MainDataPath/PCFlop/Q_0> (without init value) has a constant value of 0 in block <ProcessorModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Mips/MainDataPath/RegFileRead/z0/Q_0> (without init value) has a constant value of 0 in block <ProcessorModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Mips/MainDataPath/RegFileRead/z0/Q_1> (without init value) has a constant value of 0 in block <ProcessorModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Mips/MainDataPath/RegFileRead/z0/Q_2> (without init value) has a constant value of 0 in block <ProcessorModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Mips/MainDataPath/RegFileRead/z0/Q_3> (without init value) has a constant value of 0 in block <ProcessorModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Mips/MainDataPath/RegFileRead/z0/Q_4> (without init value) has a constant value of 0 in block <ProcessorModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Mips/MainDataPath/RegFileRead/z0/Q_5> (without init value) has a constant value of 0 in block <ProcessorModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Mips/MainDataPath/RegFileRead/z0/Q_6> (without init value) has a constant value of 0 in block <ProcessorModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Mips/MainDataPath/RegFileRead/z0/Q_7> (without init value) has a constant value of 0 in block <ProcessorModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Mips/MainDataPath/RegFileRead/z0/Q_8> (without init value) has a constant value of 0 in block <ProcessorModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Mips/MainDataPath/RegFileRead/z0/Q_9> (without init value) has a constant value of 0 in block <ProcessorModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Mips/MainDataPath/RegFileRead/z0/Q_10> (without init value) has a constant value of 0 in block <ProcessorModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Mips/MainDataPath/RegFileRead/z0/Q_11> (without init value) has a constant value of 0 in block <ProcessorModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Mips/MainDataPath/RegFileRead/z0/Q_12> (without init value) has a constant value of 0 in block <ProcessorModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Mips/MainDataPath/RegFileRead/z0/Q_13> (without init value) has a constant value of 0 in block <ProcessorModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Mips/MainDataPath/RegFileRead/z0/Q_14> (without init value) has a constant value of 0 in block <ProcessorModule>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ProcessorModule, actual ratio is 3.
Latch Mips/FullControlUnit/Control/MemWrite has been replicated 1 time(s) to handle iob=true attribute.
Latch Mips/FullControlUnit/Control/RegWrite has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1022
 Flip-Flops                                            : 1022

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : ProcessorModule.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1285
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 29
#      LUT2                        : 67
#      LUT3                        : 42
#      LUT4                        : 37
#      LUT5                        : 86
#      LUT6                        : 760
#      MUXCY                       : 105
#      MUXF7                       : 64
#      VCC                         : 1
#      XORCY                       : 92
# FlipFlops/Latches                : 1037
#      FDC                         : 30
#      FDCE                        : 992
#      LD                          : 15
# RAMS                             : 32
#      RAM64X1S                    : 32
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 99
#      IBUF                        : 1
#      OBUF                        : 98

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:            1035  out of  126800     0%  
 Number of Slice LUTs:                 1054  out of  63400     1%  
    Number used as Logic:              1022  out of  63400     1%  
    Number used as Memory:               32  out of  19000     0%  
       Number used as RAM:               32

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1973
   Number with an unused Flip Flop:     938  out of   1973    47%  
   Number with an unused LUT:           919  out of   1973    46%  
   Number of fully used LUT-FF pairs:   116  out of   1973     5%  
   Number of unique control sets:        37

IO Utilization: 
 Number of IOs:                         100
 Number of bonded IOBs:                 100  out of    210    47%  
    IOB Flip Flops/Latches:               2

Specific Feature Utilization:
 Number of BUFG/BUFGCTRL/BUFHCEs:         1  out of    128     0%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------------------------------------------------------------------+-----------------------------------------------+-------+
Clock Signal                                                                                    | Clock buffer(FF name)                         | Load  |
------------------------------------------------------------------------------------------------+-----------------------------------------------+-------+
CLK                                                                                             | BUFGP                                         | 1054  |
Mips/FullControlUnit/Control/RegWrite_G(Mips/FullControlUnit/Control/RegWrite_G:O)              | NONE(*)(Mips/FullControlUnit/Control/RegWrite)| 2     |
Mips/FullControlUnit/Control/ALUControl_0_G(Mips/FullControlUnit/Control/ALUSrc_G:O)            | NONE(*)(Mips/FullControlUnit/Control/ALUSrc)  | 6     |
Mips/FullControlUnit/Control/MemRead_G(Mips/FullControlUnit/Control/MemWrite_G:O)               | NONE(*)(Mips/FullControlUnit/Control/MemWrite)| 3     |
Mips/FullControlUnit/ALUCont/ALUOp_0_G(Mips/FullControlUnit/ALUCont/ALUOp_0_G:O)                | NONE(*)(Mips/FullControlUnit/ALUCont/ALUOp_0) | 1     |
Mips/FullControlUnit/ALUCont/ALUOp_3_G(Mips/FullControlUnit/ALUCont/PWR_20_o_PWR_20_o_OR_68_o:O)| NONE(*)(Mips/FullControlUnit/ALUCont/ALUOp_1) | 3     |
------------------------------------------------------------------------------------------------+-----------------------------------------------+-------+
(*) These 5 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 8.164ns (Maximum Frequency: 122.494MHz)
   Minimum input arrival time before clock: 0.824ns
   Maximum output required time after clock: 7.378ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 8.164ns (frequency: 122.494MHz)
  Total number of paths / destination ports: 335362896 / 2238
-------------------------------------------------------------------------
Delay:               8.164ns (Levels of Logic = 52)
  Source:            Mips/MainDataPath/PCFlop/Q_6 (FF)
  Destination:       Mips/MainDataPath/PCFlop/Q_31 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: Mips/MainDataPath/PCFlop/Q_6 to Mips/MainDataPath/PCFlop/Q_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             22   0.361   0.788  Mips/MainDataPath/PCFlop/Q_6 (Mips/MainDataPath/PCFlop/Q_6)
     LUT6:I0->O          258   0.097   0.521  IMem/Mram_rd161 (Inst<16>)
     LUT6:I4->O            1   0.097   0.556  Mips/MainDataPath/RegFileRead/Mux2Map/Mmux_data_81 (Mips/MainDataPath/RegFileRead/Mux2Map/Mmux_data_81)
     LUT6:I2->O            1   0.097   0.000  Mips/MainDataPath/RegFileRead/Mux2Map/Mmux_data_3 (Mips/MainDataPath/RegFileRead/Mux2Map/Mmux_data_3)
     MUXF7:I1->O           4   0.279   0.309  Mips/MainDataPath/RegFileRead/Mux2Map/Mmux_data_2_f7 (writedata_0_OBUF)
     LUT3:I2->O            5   0.097   0.575  Mips/MainDataPath/Mux_2/Mmux_MuxOut110 (Mips/MainDataPath/OutMux2<0>)
     LUT4:I0->O            1   0.097   0.000  Mips/MainDataPath/ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_lut<0> (Mips/MainDataPath/ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_lut<0>)
     MUXCY:S->O            1   0.353   0.000  Mips/MainDataPath/ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<0> (Mips/MainDataPath/ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<1> (Mips/MainDataPath/ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<2> (Mips/MainDataPath/ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<3> (Mips/MainDataPath/ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<4> (Mips/MainDataPath/ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<5> (Mips/MainDataPath/ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<6> (Mips/MainDataPath/ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<7> (Mips/MainDataPath/ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<8> (Mips/MainDataPath/ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<9> (Mips/MainDataPath/ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<10> (Mips/MainDataPath/ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<11> (Mips/MainDataPath/ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<12> (Mips/MainDataPath/ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<13> (Mips/MainDataPath/ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<14> (Mips/MainDataPath/ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<14>)
     MUXCY:CI->O           2   0.253   0.299  Mips/MainDataPath/ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<15> (Mips/MainDataPath/ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<15>)
     LUT4:I3->O            1   0.097   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_lut<0> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_lut<0>)
     MUXCY:S->O            1   0.353   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<0> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<1> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<2> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<3> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<4> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<5> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<6> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<7> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<8> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<9> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<10> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<11> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<12> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<13> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<14> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<15> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<16> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<17> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<18> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<19> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<20> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<21> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<22> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<23> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<24> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<24>)
     XORCY:CI->O           3   0.370   0.693  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_xor<25> (Mips/MainDataPath/ALUUnit/Mmux__n00427_split<25>)
     LUT6:I1->O            1   0.097   0.295  Mips/MainDataPath/ALUUnit/zflag<31>7_SW0 (N32)
     LUT6:I5->O           30   0.097   0.402  Mips/MainDataPath/ALUUnit/zflag<31>7 (Mips/MainDataPath/ZeroFlag)
     LUT5:I4->O            1   0.097   0.000  Mips/MainDataPath/Mux_5/Mmux_MuxOut251 (Mips/MainDataPath/NewPC<31>)
     FDC:D                     0.008          Mips/MainDataPath/PCFlop/Q_31
    ----------------------------------------
    Total                      8.164ns (3.724ns logic, 4.440ns route)
                                       (45.6% logic, 54.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 1022 / 1022
-------------------------------------------------------------------------
Offset:              0.824ns (Levels of Logic = 1)
  Source:            RST (PAD)
  Destination:       Mips/MainDataPath/RegFileRead/at/Q_0 (FF)
  Destination Clock: CLK rising

  Data Path: RST to Mips/MainDataPath/RegFileRead/at/Q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1022   0.001   0.474  RST_IBUF (RST_IBUF)
     FDCE:CLR                  0.349          Mips/MainDataPath/RegFileRead/ra/Q_0
    ----------------------------------------
    Total                      0.824ns (0.350ns logic, 0.474ns route)
                                       (42.5% logic, 57.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 1466845 / 94
-------------------------------------------------------------------------
Offset:              7.378ns (Levels of Logic = 57)
  Source:            Mips/MainDataPath/PCFlop/Q_6 (FF)
  Destination:       dataadr<31> (PAD)
  Source Clock:      CLK rising

  Data Path: Mips/MainDataPath/PCFlop/Q_6 to dataadr<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             22   0.361   0.788  Mips/MainDataPath/PCFlop/Q_6 (Mips/MainDataPath/PCFlop/Q_6)
     LUT6:I0->O          258   0.097   0.521  IMem/Mram_rd161 (Inst<16>)
     LUT6:I4->O            1   0.097   0.556  Mips/MainDataPath/RegFileRead/Mux2Map/Mmux_data_81 (Mips/MainDataPath/RegFileRead/Mux2Map/Mmux_data_81)
     LUT6:I2->O            1   0.097   0.000  Mips/MainDataPath/RegFileRead/Mux2Map/Mmux_data_3 (Mips/MainDataPath/RegFileRead/Mux2Map/Mmux_data_3)
     MUXF7:I1->O           4   0.279   0.309  Mips/MainDataPath/RegFileRead/Mux2Map/Mmux_data_2_f7 (writedata_0_OBUF)
     LUT3:I2->O            5   0.097   0.575  Mips/MainDataPath/Mux_2/Mmux_MuxOut110 (Mips/MainDataPath/OutMux2<0>)
     LUT4:I0->O            1   0.097   0.000  Mips/MainDataPath/ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_lut<0> (Mips/MainDataPath/ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_lut<0>)
     MUXCY:S->O            1   0.353   0.000  Mips/MainDataPath/ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<0> (Mips/MainDataPath/ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<1> (Mips/MainDataPath/ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<2> (Mips/MainDataPath/ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<3> (Mips/MainDataPath/ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<4> (Mips/MainDataPath/ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<5> (Mips/MainDataPath/ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<6> (Mips/MainDataPath/ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<7> (Mips/MainDataPath/ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<8> (Mips/MainDataPath/ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<9> (Mips/MainDataPath/ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<10> (Mips/MainDataPath/ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<11> (Mips/MainDataPath/ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<12> (Mips/MainDataPath/ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<13> (Mips/MainDataPath/ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<14> (Mips/MainDataPath/ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<14>)
     MUXCY:CI->O           2   0.253   0.299  Mips/MainDataPath/ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<15> (Mips/MainDataPath/ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<15>)
     LUT4:I3->O            1   0.097   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_lut<0> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_lut<0>)
     MUXCY:S->O            1   0.353   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<0> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<1> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<2> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<3> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<4> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<5> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<6> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<7> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<8> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<9> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<10> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<11> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<12> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<13> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<14> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<15> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<16> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<17> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<18> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<19> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<20> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<21> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<22> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<23> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<24> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<25> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<26> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<27> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<28> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<29> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<30> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<30>)
     XORCY:CI->O           3   0.370   0.389  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_xor<31> (Mips/MainDataPath/ALUUnit/Mmux__n00427_split<31>)
     LUT2:I0->O            1   0.097   0.279  Mips/MainDataPath/ALUUnit/Temp<31>1 (dataadr_31_OBUF)
     OBUF:I->O                 0.000          dataadr_31_OBUF (dataadr<31>)
    ----------------------------------------
    Total                      7.378ns (3.660ns logic, 3.718ns route)
                                       (49.6% logic, 50.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Mips/FullControlUnit/ALUCont/ALUOp_3_G'
  Total number of paths / destination ports: 2616 / 32
-------------------------------------------------------------------------
Offset:              4.632ns (Levels of Logic = 37)
  Source:            Mips/FullControlUnit/ALUCont/ALUOp_1 (LATCH)
  Destination:       dataadr<31> (PAD)
  Source Clock:      Mips/FullControlUnit/ALUCont/ALUOp_3_G falling

  Data Path: Mips/FullControlUnit/ALUCont/ALUOp_1 to dataadr<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              67   0.472   0.795  Mips/FullControlUnit/ALUCont/ALUOp_1 (Mips/FullControlUnit/ALUCont/ALUOp_1)
     LUT5:I0->O            2   0.097   0.516  Mips/MainDataPath/ALUUnit/Mmux__n00427_A1_SW1 (N11)
     LUT5:I2->O            1   0.097   0.379  Mips/MainDataPath/ALUUnit/Mmux__n00427_A1_SW4 (N25)
     LUT4:I2->O            1   0.097   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_lut<0> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_lut<0>)
     MUXCY:S->O            1   0.353   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<0> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<1> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<2> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<3> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<4> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<5> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<6> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<7> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<8> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<9> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<10> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<11> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<12> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<13> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<14> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<15> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<16> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<17> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<18> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<19> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<20> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<21> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<22> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<23> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<24> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<25> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<26> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<27> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<28> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<29> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<30> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<30>)
     XORCY:CI->O           3   0.370   0.389  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_xor<31> (Mips/MainDataPath/ALUUnit/Mmux__n00427_split<31>)
     LUT2:I0->O            1   0.097   0.279  Mips/MainDataPath/ALUUnit/Temp<31>1 (dataadr_31_OBUF)
     OBUF:I->O                 0.000          dataadr_31_OBUF (dataadr<31>)
    ----------------------------------------
    Total                      4.632ns (2.273ns logic, 2.359ns route)
                                       (49.1% logic, 50.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Mips/FullControlUnit/ALUCont/ALUOp_0_G'
  Total number of paths / destination ports: 1213 / 32
-------------------------------------------------------------------------
Offset:              4.505ns (Levels of Logic = 37)
  Source:            Mips/FullControlUnit/ALUCont/ALUOp_0 (LATCH)
  Destination:       dataadr<31> (PAD)
  Source Clock:      Mips/FullControlUnit/ALUCont/ALUOp_0_G falling

  Data Path: Mips/FullControlUnit/ALUCont/ALUOp_0 to dataadr<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              67   0.472   0.668  Mips/FullControlUnit/ALUCont/ALUOp_0 (Mips/FullControlUnit/ALUCont/ALUOp_0)
     LUT5:I1->O            2   0.097   0.516  Mips/MainDataPath/ALUUnit/Mmux__n00427_A1_SW1 (N11)
     LUT5:I2->O            1   0.097   0.379  Mips/MainDataPath/ALUUnit/Mmux__n00427_A1_SW4 (N25)
     LUT4:I2->O            1   0.097   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_lut<0> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_lut<0>)
     MUXCY:S->O            1   0.353   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<0> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<1> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<2> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<3> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<4> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<5> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<6> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<7> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<8> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<9> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<10> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<11> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<12> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<13> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<14> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<15> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<16> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<17> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<18> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<19> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<20> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<21> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<22> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<23> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<24> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<25> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<26> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<27> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<28> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<29> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<30> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<30>)
     XORCY:CI->O           3   0.370   0.389  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_xor<31> (Mips/MainDataPath/ALUUnit/Mmux__n00427_split<31>)
     LUT2:I0->O            1   0.097   0.279  Mips/MainDataPath/ALUUnit/Temp<31>1 (dataadr_31_OBUF)
     OBUF:I->O                 0.000          dataadr_31_OBUF (dataadr<31>)
    ----------------------------------------
    Total                      4.505ns (2.273ns logic, 2.232ns route)
                                       (50.5% logic, 49.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Mips/FullControlUnit/Control/ALUControl_0_G'
  Total number of paths / destination ports: 5088 / 32
-------------------------------------------------------------------------
Offset:              5.362ns (Levels of Logic = 53)
  Source:            Mips/FullControlUnit/Control/ALUSrc (LATCH)
  Destination:       dataadr<31> (PAD)
  Source Clock:      Mips/FullControlUnit/Control/ALUControl_0_G falling

  Data Path: Mips/FullControlUnit/Control/ALUSrc to dataadr<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              32   0.472   0.618  Mips/FullControlUnit/Control/ALUSrc (Mips/FullControlUnit/Control/ALUSrc)
     LUT3:I0->O            5   0.097   0.575  Mips/MainDataPath/Mux_2/Mmux_MuxOut110 (Mips/MainDataPath/OutMux2<0>)
     LUT4:I0->O            1   0.097   0.000  Mips/MainDataPath/ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_lut<0> (Mips/MainDataPath/ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_lut<0>)
     MUXCY:S->O            1   0.353   0.000  Mips/MainDataPath/ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<0> (Mips/MainDataPath/ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<1> (Mips/MainDataPath/ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<2> (Mips/MainDataPath/ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<3> (Mips/MainDataPath/ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<4> (Mips/MainDataPath/ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<5> (Mips/MainDataPath/ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<6> (Mips/MainDataPath/ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<7> (Mips/MainDataPath/ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<8> (Mips/MainDataPath/ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<9> (Mips/MainDataPath/ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<10> (Mips/MainDataPath/ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<11> (Mips/MainDataPath/ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<12> (Mips/MainDataPath/ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<13> (Mips/MainDataPath/ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<14> (Mips/MainDataPath/ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<14>)
     MUXCY:CI->O           2   0.253   0.299  Mips/MainDataPath/ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<15> (Mips/MainDataPath/ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<15>)
     LUT4:I3->O            1   0.097   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_lut<0> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_lut<0>)
     MUXCY:S->O            1   0.353   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<0> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<1> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<2> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<3> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<4> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<5> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<6> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<7> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<8> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<9> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<10> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<11> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<12> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<13> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<14> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<15> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<16> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<17> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<18> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<19> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<20> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<21> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<22> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<23> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<24> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<25> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<26> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<27> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<28> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<29> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<30> (Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_cy<30>)
     XORCY:CI->O           3   0.370   0.389  Mips/MainDataPath/ALUUnit/Mmux__n00427_rs_xor<31> (Mips/MainDataPath/ALUUnit/Mmux__n00427_split<31>)
     LUT2:I0->O            1   0.097   0.279  Mips/MainDataPath/ALUUnit/Temp<31>1 (dataadr_31_OBUF)
     OBUF:I->O                 0.000          dataadr_31_OBUF (dataadr<31>)
    ----------------------------------------
    Total                      5.362ns (3.201ns logic, 2.161ns route)
                                       (59.7% logic, 40.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Mips/FullControlUnit/Control/MemRead_G'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.751ns (Levels of Logic = 1)
  Source:            Mips/FullControlUnit/Control/MemWrite_1 (LATCH)
  Destination:       memwrite (PAD)
  Source Clock:      Mips/FullControlUnit/Control/MemRead_G falling

  Data Path: Mips/FullControlUnit/Control/MemWrite_1 to memwrite
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.472   0.279  Mips/FullControlUnit/Control/MemWrite_1 (Mips/FullControlUnit/Control/MemWrite_1)
     OBUF:I->O                 0.000          memwrite_OBUF (memwrite)
    ----------------------------------------
    Total                      0.751ns (0.472ns logic, 0.279ns route)
                                       (62.8% logic, 37.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Mips/FullControlUnit/Control/RegWrite_G'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.751ns (Levels of Logic = 1)
  Source:            Mips/FullControlUnit/Control/RegWrite_1 (LATCH)
  Destination:       regwrite (PAD)
  Source Clock:      Mips/FullControlUnit/Control/RegWrite_G falling

  Data Path: Mips/FullControlUnit/Control/RegWrite_1 to regwrite
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.472   0.279  Mips/FullControlUnit/Control/RegWrite_1 (Mips/FullControlUnit/Control/RegWrite_1)
     OBUF:I->O                 0.000          regwrite_OBUF (regwrite)
    ----------------------------------------
    Total                      0.751ns (0.472ns logic, 0.279ns route)
                                       (62.8% logic, 37.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
-------------------------------------------+---------+---------+---------+---------+
                                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------+---------+---------+---------+---------+
CLK                                        |    8.164|         |         |         |
Mips/FullControlUnit/ALUCont/ALUOp_0_G     |         |    5.290|         |         |
Mips/FullControlUnit/ALUCont/ALUOp_3_G     |         |    5.417|         |         |
Mips/FullControlUnit/Control/ALUControl_0_G|         |    6.148|         |         |
Mips/FullControlUnit/Control/MemRead_G     |         |    1.372|         |         |
Mips/FullControlUnit/Control/RegWrite_G    |         |    1.850|         |         |
-------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Mips/FullControlUnit/ALUCont/ALUOp_0_G
-------------------------------------------+---------+---------+---------+---------+
                                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------+---------+---------+---------+---------+
CLK                                        |         |         |    3.489|         |
Mips/FullControlUnit/Control/ALUControl_0_G|         |         |    2.688|         |
-------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Mips/FullControlUnit/ALUCont/ALUOp_3_G
-------------------------------------------+---------+---------+---------+---------+
                                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------+---------+---------+---------+---------+
CLK                                        |         |         |    3.269|         |
Mips/FullControlUnit/Control/ALUControl_0_G|         |         |    2.468|         |
-------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Mips/FullControlUnit/Control/ALUControl_0_G
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    2.133|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Mips/FullControlUnit/Control/MemRead_G
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    2.751|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Mips/FullControlUnit/Control/RegWrite_G
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    2.746|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 55.00 secs
Total CPU time to Xst completion: 55.48 secs
 
--> 

Total memory usage is 4778684 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   92 (   0 filtered)
Number of infos    :    4 (   0 filtered)

