 
****************************************
Report : area
Design : cv32e40p_top
Version: O-2018.06-SP1
Date   : Tue Apr 29 22:34:52 2025
****************************************

Library(s) Used:

    saed14hvt_ss0p6v125c (File: /mnt/hgfs/saed14_pdk/SAED14nm_EDK_CORE_HVT_v_062020/stdcell_hvt/db_ccs/saed14hvt_ss0p6v125c.db)

Number of ports:                        12044
Number of nets:                         36798
Number of cells:                        25723
Number of combinational cells:          23388
Number of sequential cells:              2258
Number of macros/black boxes:               0
Number of buf/inv:                       5750
Number of references:                       5

Combinational area:               8908.682283
Buf/Inv area:                     1196.801989
Noncombinational area:            2907.889291
Macro/Black Box area:                0.000000
Net Interconnect area:           21185.757249

Total cell area:                 11816.571574
Total area:                      33002.328823

Hierarchical area distribution
------------------------------

                                  Global cell area           Local cell area
                                  -------------------  ---------------------------- 
Hierarchical cell                 Absolute    Percent  Combi-     Noncombi-  Black-
                                  Total       Total    national   national   boxes   Design
--------------------------------  ----------  -------  ---------  ---------  ------  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
cv32e40p_top                      11816.5716    100.0     0.4884     0.0000  0.0000  cv32e40p_top
U0_mux2X1                             0.4440      0.0     0.4440     0.0000  0.0000  mux2X1_0
U1_mux2X1                             0.4440      0.0     0.4440     0.0000  0.0000  mux2X1_2
U2_mux2X1                             0.4440      0.0     0.4440     0.0000  0.0000  mux2X1_1
core_i                            11814.7512    100.0     9.3240     0.0000  0.0000  cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1
core_i/cs_registers_i              1413.3408     12.0   673.2372   595.0488  0.0000  cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1_test_1
core_i/cs_registers_i/add_1387       41.9136      0.4    41.9136     0.0000  0.0000  cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1_DW01_inc_2
core_i/cs_registers_i/add_1387_G3    41.9136      0.4    41.9136     0.0000  0.0000  cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1_DW01_inc_1
core_i/cs_registers_i/add_1387_G4    41.9136      0.4    41.9136     0.0000  0.0000  cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1_DW01_inc_0
core_i/cs_registers_i/eq_1307        19.3140      0.2    19.3140     0.0000  0.0000  cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1_DW01_cmp6_0
core_i/ex_stage_i                  4347.5591     36.8    35.1648     9.0132  0.0000  cv32e40p_ex_stage_COREV_PULP0_FPU0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1
core_i/ex_stage_i/alu_i            1547.8284     13.1   751.9584     0.0000  0.0000  cv32e40p_alu_test_1
core_i/ex_stage_i/alu_i/add_168      35.8752      0.3    35.8752     0.0000  0.0000  cv32e40p_alu_DW01_add_2
core_i/ex_stage_i/alu_i/add_186      31.8348      0.3    31.8348     0.0000  0.0000  cv32e40p_alu_DW01_add_1
core_i/ex_stage_i/alu_i/alu_div_i   438.8052      3.7   168.1872   137.7732  0.0000  cv32e40p_alu_div_test_1
core_i/ex_stage_i/alu_i/alu_div_i/add_109
                                     32.4120      0.3    32.4120     0.0000  0.0000  cv32e40p_alu_div_DW01_add_0
core_i/ex_stage_i/alu_i/alu_div_i/r76
                                     33.3000      0.3    33.3000     0.0000  0.0000  cv32e40p_alu_div_DW01_cmp6_0
core_i/ex_stage_i/alu_i/alu_div_i/sub_102
                                     28.7712      0.2    28.7712     0.0000  0.0000  cv32e40p_alu_div_DW01_sub_1
core_i/ex_stage_i/alu_i/alu_div_i/sub_109
                                     38.3616      0.3    38.3616     0.0000  0.0000  cv32e40p_alu_div_DW01_sub_0
core_i/ex_stage_i/alu_i/eq_343       19.3140      0.2    19.3140     0.0000  0.0000  cv32e40p_alu_DW01_cmp6_4
core_i/ex_stage_i/alu_i/ff_one_i     16.6500      0.1    16.6500     0.0000  0.0000  cv32e40p_ff_one
core_i/ex_stage_i/alu_i/popcnt_i     40.2708      0.3    40.2708     0.0000  0.0000  cv32e40p_popcnt
core_i/ex_stage_i/alu_i/sll_812      19.8024      0.2    19.8024     0.0000  0.0000  cv32e40p_alu_DW01_ash_1
core_i/ex_stage_i/alu_i/sll_813      67.2660      0.6    67.2660     0.0000  0.0000  cv32e40p_alu_DW01_ash_0
core_i/ex_stage_i/alu_i/srl_300     126.0516      1.1   126.0516     0.0000  0.0000  cv32e40p_alu_DW_rash_0
core_i/ex_stage_i/mult_i           2755.5527     23.3   192.6960     5.1504  0.0000  cv32e40p_mult_test_1
core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_111_2
                                     34.4544      0.3    34.4544     0.0000  0.0000  cv32e40p_mult_DW01_add_15
core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_224_2
                                     32.4120      0.3    32.4120     0.0000  0.0000  cv32e40p_mult_DW01_add_8
core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_271_4
                                     32.4120      0.3    32.4120     0.0000  0.0000  cv32e40p_mult_DW01_add_0
core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_305_2
                                     32.4120      0.3    32.4120     0.0000  0.0000  cv32e40p_mult_DW01_add_11
core_i/ex_stage_i/mult_i/add_1_root_add_0_root_add_111_2
                                     33.3444      0.3    33.3444     0.0000  0.0000  cv32e40p_mult_DW01_add_17
core_i/ex_stage_i/mult_i/add_1_root_add_0_root_add_224_2
                                     32.4120      0.3    32.4120     0.0000  0.0000  cv32e40p_mult_DW01_add_10
core_i/ex_stage_i/mult_i/add_1_root_add_0_root_add_271_4
                                     32.4120      0.3    32.4120     0.0000  0.0000  cv32e40p_mult_DW01_add_1
core_i/ex_stage_i/mult_i/add_1_root_add_0_root_add_305_2
                                     32.4120      0.3    32.4120     0.0000  0.0000  cv32e40p_mult_DW01_add_12
core_i/ex_stage_i/mult_i/add_2_root_add_271_4
                                     20.1576      0.2    20.1576     0.0000  0.0000  cv32e40p_mult_DW01_add_3
core_i/ex_stage_i/mult_i/add_3_root_add_271_4
                                     19.1364      0.2    19.1364     0.0000  0.0000  cv32e40p_mult_DW01_add_2
core_i/ex_stage_i/mult_i/mult_110   367.1436      3.1   342.1464     0.0000  0.0000  cv32e40p_mult_DW02_mult_7
core_i/ex_stage_i/mult_i/mult_110/FS_1
                                     24.9972      0.2    24.9972     0.0000  0.0000  cv32e40p_mult_DW01_add_16
core_i/ex_stage_i/mult_i/mult_224   638.2056      5.4   638.2056     0.0000  0.0000  cv32e40p_mult_DW02_mult_4
core_i/ex_stage_i/mult_i/mult_266   105.7164      0.9    93.1512     0.0000  0.0000  cv32e40p_mult_DW02_mult_0
core_i/ex_stage_i/mult_i/mult_266/FS_1
                                     12.5652      0.1    12.5652     0.0000  0.0000  cv32e40p_mult_DW01_add_4
core_i/ex_stage_i/mult_i/mult_267   105.7164      0.9    93.1512     0.0000  0.0000  cv32e40p_mult_DW02_mult_1
core_i/ex_stage_i/mult_i/mult_267/FS_1
                                     12.5652      0.1    12.5652     0.0000  0.0000  cv32e40p_mult_DW01_add_5
core_i/ex_stage_i/mult_i/mult_268   105.7164      0.9    93.1512     0.0000  0.0000  cv32e40p_mult_DW02_mult_2
core_i/ex_stage_i/mult_i/mult_268/FS_1
                                     12.5652      0.1    12.5652     0.0000  0.0000  cv32e40p_mult_DW01_add_6
core_i/ex_stage_i/mult_i/mult_269   105.7164      0.9    93.1512     0.0000  0.0000  cv32e40p_mult_DW02_mult_3
core_i/ex_stage_i/mult_i/mult_269/FS_1
                                     12.5652      0.1    12.5652     0.0000  0.0000  cv32e40p_mult_DW01_add_7
core_i/ex_stage_i/mult_i/mult_299   364.0356      3.1   342.1464     0.0000  0.0000  cv32e40p_mult_DW02_mult_6
core_i/ex_stage_i/mult_i/mult_299/FS_1
                                     21.8892      0.2    21.8892     0.0000  0.0000  cv32e40p_mult_DW01_add_14
core_i/ex_stage_i/mult_i/mult_300   364.0356      3.1   342.1464     0.0000  0.0000  cv32e40p_mult_DW02_mult_5
core_i/ex_stage_i/mult_i/mult_300/FS_1
                                     21.8892      0.2    21.8892     0.0000  0.0000  cv32e40p_mult_DW01_add_13
core_i/ex_stage_i/mult_i/sll_98      19.3140      0.2    19.3140     0.0000  0.0000  cv32e40p_mult_DW01_ash_0
core_i/ex_stage_i/mult_i/sra_114     80.5416      0.7    80.5416     0.0000  0.0000  cv32e40p_mult_DW_rash_1
core_i/id_stage_i                  4618.2216     39.1   483.2496   354.1788  0.0000  cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1
core_i/id_stage_i/add_575            38.3616      0.3    38.3616     0.0000  0.0000  cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1_DW01_add_2
core_i/id_stage_i/add_576            63.7584      0.5    63.7584     0.0000  0.0000  cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_DW01_add_5
core_i/id_stage_i/controller_i      137.4624      1.2   119.3916    18.0708  0.0000  cv32e40p_controller_COREV_CLUSTER0_COREV_PULP0_FPU0_test_1
core_i/id_stage_i/decoder_i         103.8072      0.9   103.8072     0.0000  0.0000  cv32e40p_decoder_COREV_PULP0_COREV_CLUSTER0_A_EXTENSION0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_PULP_SECURE0_USE_PMP0_APU_WOP_CPU6_DEBUG_TRIGGER_EN1
core_i/id_stage_i/int_controller_i
                                     56.9208      0.5    31.1688    25.7520  0.0000  cv32e40p_int_controller_PULP_SECURE0_test_1
core_i/id_stage_i/r153               69.2640      0.6    69.2640     0.0000  0.0000  cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_DW01_add_7
core_i/id_stage_i/register_file_i  3311.2188     28.0  2033.9196  1277.2992  0.0000  cv32e40p_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_ZFINX0_test_1
core_i/if_stage_i                  1154.9772      9.8   164.5464    86.8908  0.0000  cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_test_1
core_i/if_stage_i/add_167            34.6764      0.3    34.6764     0.0000  0.0000  cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_test_1_DW01_add_0
core_i/if_stage_i/aligner_i         289.8876      2.5   137.4624   108.1584  0.0000  cv32e40p_aligner_test_1
core_i/if_stage_i/aligner_i/add_63
                                     22.5108      0.2    22.5108     0.0000  0.0000  cv32e40p_aligner_DW01_add_1
core_i/if_stage_i/aligner_i/add_64
                                     21.7560      0.2    21.7560     0.0000  0.0000  cv32e40p_aligner_DW01_add_0
core_i/if_stage_i/compressed_decoder_i
                                     66.6444      0.6    66.6444     0.0000  0.0000  cv32e40p_compressed_decoder_FPU0_ZFINX0
core_i/if_stage_i/prefetch_buffer_i
                                    512.3316      4.3    20.2020     0.0000  0.0000  cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0_test_1
core_i/if_stage_i/prefetch_buffer_i/fifo_i
                                    152.2032      1.3    64.6464    87.5568  0.0000  cv32e40p_fifo_0_32_2_test_1
core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i
                                    191.2752      1.6    93.4176    97.8576  0.0000  cv32e40p_obi_interface_TRANS_STABLE0_test_1
core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i
                                    148.6512      1.3    79.2540    47.6412  0.0000  cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2_test_1
core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/add_138
                                     21.7560      0.2    21.7560     0.0000  0.0000  cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2_DW01_add_0
core_i/load_store_unit_i            266.0004      2.3   161.5716    54.0792  0.0000  cv32e40p_load_store_unit_PULP_OBI0_test_1
core_i/load_store_unit_i/add_346_aco
                                     39.6048      0.3    39.6048     0.0000  0.0000  cv32e40p_load_store_unit_PULP_OBI0_test_1_DW01_add_0
core_i/load_store_unit_i/data_obi_i
                                      0.0000      0.0     0.0000     0.0000  0.0000  cv32e40p_obi_interface_TRANS_STABLE1
core_i/load_store_unit_i/mult_add_346_aco
                                     10.7448      0.1    10.7448     0.0000  0.0000  cv32e40p_load_store_unit_PULP_OBI0_DW02_mult_0
core_i/sleep_unit_i                   5.3280      0.0     1.5984     2.5752  0.0000  cv32e40p_sleep_unit_COREV_CLUSTER0_test_1
core_i/sleep_unit_i/core_clock_gate_i
                                      1.1544      0.0     0.3108     0.8436  0.0000  cv32e40p_clock_gate
--------------------------------  ----------  -------  ---------  ---------  ------  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Total                                                  8908.6823  2907.8893  0.0000

1
