
h7_bootloader_bootloader_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007e94  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001d4  08008134  08008134  00009134  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008308  08008308  0000a15c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08008308  08008308  00009308  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008310  08008310  0000a15c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008310  08008310  00009310  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008314  08008314  00009314  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000015c  24000000  08008318  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000112c  2400015c  08008474  0000a15c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  24001288  08008474  0000a288  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0000a15c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00024cf3  00000000  00000000  0000a18a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004ea4  00000000  00000000  0002ee7d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loclists 0000e6f3  00000000  00000000  00033d21  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001610  00000000  00000000  00042418  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000010fa  00000000  00000000  00043a28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0004465c  00000000  00000000  00044b22  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000265c0  00000000  00000000  0008917e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0019edf9  00000000  00000000  000af73e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0024e537  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003e34  00000000  00000000  0024e57c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000007b  00000000  00000000  002523b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	2400015c 	.word	0x2400015c
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0800811c 	.word	0x0800811c

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000160 	.word	0x24000160
 80002dc:	0800811c 	.word	0x0800811c

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <__aeabi_uldivmod>:
 8000380:	b953      	cbnz	r3, 8000398 <__aeabi_uldivmod+0x18>
 8000382:	b94a      	cbnz	r2, 8000398 <__aeabi_uldivmod+0x18>
 8000384:	2900      	cmp	r1, #0
 8000386:	bf08      	it	eq
 8000388:	2800      	cmpeq	r0, #0
 800038a:	bf1c      	itt	ne
 800038c:	f04f 31ff 	movne.w	r1, #4294967295
 8000390:	f04f 30ff 	movne.w	r0, #4294967295
 8000394:	f000 b988 	b.w	80006a8 <__aeabi_idiv0>
 8000398:	f1ad 0c08 	sub.w	ip, sp, #8
 800039c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003a0:	f000 f806 	bl	80003b0 <__udivmoddi4>
 80003a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003ac:	b004      	add	sp, #16
 80003ae:	4770      	bx	lr

080003b0 <__udivmoddi4>:
 80003b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003b4:	9d08      	ldr	r5, [sp, #32]
 80003b6:	468e      	mov	lr, r1
 80003b8:	4604      	mov	r4, r0
 80003ba:	4688      	mov	r8, r1
 80003bc:	2b00      	cmp	r3, #0
 80003be:	d14a      	bne.n	8000456 <__udivmoddi4+0xa6>
 80003c0:	428a      	cmp	r2, r1
 80003c2:	4617      	mov	r7, r2
 80003c4:	d962      	bls.n	800048c <__udivmoddi4+0xdc>
 80003c6:	fab2 f682 	clz	r6, r2
 80003ca:	b14e      	cbz	r6, 80003e0 <__udivmoddi4+0x30>
 80003cc:	f1c6 0320 	rsb	r3, r6, #32
 80003d0:	fa01 f806 	lsl.w	r8, r1, r6
 80003d4:	fa20 f303 	lsr.w	r3, r0, r3
 80003d8:	40b7      	lsls	r7, r6
 80003da:	ea43 0808 	orr.w	r8, r3, r8
 80003de:	40b4      	lsls	r4, r6
 80003e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003e4:	fa1f fc87 	uxth.w	ip, r7
 80003e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80003ec:	0c23      	lsrs	r3, r4, #16
 80003ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80003f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80003f6:	fb01 f20c 	mul.w	r2, r1, ip
 80003fa:	429a      	cmp	r2, r3
 80003fc:	d909      	bls.n	8000412 <__udivmoddi4+0x62>
 80003fe:	18fb      	adds	r3, r7, r3
 8000400:	f101 30ff 	add.w	r0, r1, #4294967295
 8000404:	f080 80ea 	bcs.w	80005dc <__udivmoddi4+0x22c>
 8000408:	429a      	cmp	r2, r3
 800040a:	f240 80e7 	bls.w	80005dc <__udivmoddi4+0x22c>
 800040e:	3902      	subs	r1, #2
 8000410:	443b      	add	r3, r7
 8000412:	1a9a      	subs	r2, r3, r2
 8000414:	b2a3      	uxth	r3, r4
 8000416:	fbb2 f0fe 	udiv	r0, r2, lr
 800041a:	fb0e 2210 	mls	r2, lr, r0, r2
 800041e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000422:	fb00 fc0c 	mul.w	ip, r0, ip
 8000426:	459c      	cmp	ip, r3
 8000428:	d909      	bls.n	800043e <__udivmoddi4+0x8e>
 800042a:	18fb      	adds	r3, r7, r3
 800042c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000430:	f080 80d6 	bcs.w	80005e0 <__udivmoddi4+0x230>
 8000434:	459c      	cmp	ip, r3
 8000436:	f240 80d3 	bls.w	80005e0 <__udivmoddi4+0x230>
 800043a:	443b      	add	r3, r7
 800043c:	3802      	subs	r0, #2
 800043e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000442:	eba3 030c 	sub.w	r3, r3, ip
 8000446:	2100      	movs	r1, #0
 8000448:	b11d      	cbz	r5, 8000452 <__udivmoddi4+0xa2>
 800044a:	40f3      	lsrs	r3, r6
 800044c:	2200      	movs	r2, #0
 800044e:	e9c5 3200 	strd	r3, r2, [r5]
 8000452:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000456:	428b      	cmp	r3, r1
 8000458:	d905      	bls.n	8000466 <__udivmoddi4+0xb6>
 800045a:	b10d      	cbz	r5, 8000460 <__udivmoddi4+0xb0>
 800045c:	e9c5 0100 	strd	r0, r1, [r5]
 8000460:	2100      	movs	r1, #0
 8000462:	4608      	mov	r0, r1
 8000464:	e7f5      	b.n	8000452 <__udivmoddi4+0xa2>
 8000466:	fab3 f183 	clz	r1, r3
 800046a:	2900      	cmp	r1, #0
 800046c:	d146      	bne.n	80004fc <__udivmoddi4+0x14c>
 800046e:	4573      	cmp	r3, lr
 8000470:	d302      	bcc.n	8000478 <__udivmoddi4+0xc8>
 8000472:	4282      	cmp	r2, r0
 8000474:	f200 8105 	bhi.w	8000682 <__udivmoddi4+0x2d2>
 8000478:	1a84      	subs	r4, r0, r2
 800047a:	eb6e 0203 	sbc.w	r2, lr, r3
 800047e:	2001      	movs	r0, #1
 8000480:	4690      	mov	r8, r2
 8000482:	2d00      	cmp	r5, #0
 8000484:	d0e5      	beq.n	8000452 <__udivmoddi4+0xa2>
 8000486:	e9c5 4800 	strd	r4, r8, [r5]
 800048a:	e7e2      	b.n	8000452 <__udivmoddi4+0xa2>
 800048c:	2a00      	cmp	r2, #0
 800048e:	f000 8090 	beq.w	80005b2 <__udivmoddi4+0x202>
 8000492:	fab2 f682 	clz	r6, r2
 8000496:	2e00      	cmp	r6, #0
 8000498:	f040 80a4 	bne.w	80005e4 <__udivmoddi4+0x234>
 800049c:	1a8a      	subs	r2, r1, r2
 800049e:	0c03      	lsrs	r3, r0, #16
 80004a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004a4:	b280      	uxth	r0, r0
 80004a6:	b2bc      	uxth	r4, r7
 80004a8:	2101      	movs	r1, #1
 80004aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80004ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80004b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80004b6:	fb04 f20c 	mul.w	r2, r4, ip
 80004ba:	429a      	cmp	r2, r3
 80004bc:	d907      	bls.n	80004ce <__udivmoddi4+0x11e>
 80004be:	18fb      	adds	r3, r7, r3
 80004c0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80004c4:	d202      	bcs.n	80004cc <__udivmoddi4+0x11c>
 80004c6:	429a      	cmp	r2, r3
 80004c8:	f200 80e0 	bhi.w	800068c <__udivmoddi4+0x2dc>
 80004cc:	46c4      	mov	ip, r8
 80004ce:	1a9b      	subs	r3, r3, r2
 80004d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80004d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80004d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80004dc:	fb02 f404 	mul.w	r4, r2, r4
 80004e0:	429c      	cmp	r4, r3
 80004e2:	d907      	bls.n	80004f4 <__udivmoddi4+0x144>
 80004e4:	18fb      	adds	r3, r7, r3
 80004e6:	f102 30ff 	add.w	r0, r2, #4294967295
 80004ea:	d202      	bcs.n	80004f2 <__udivmoddi4+0x142>
 80004ec:	429c      	cmp	r4, r3
 80004ee:	f200 80ca 	bhi.w	8000686 <__udivmoddi4+0x2d6>
 80004f2:	4602      	mov	r2, r0
 80004f4:	1b1b      	subs	r3, r3, r4
 80004f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80004fa:	e7a5      	b.n	8000448 <__udivmoddi4+0x98>
 80004fc:	f1c1 0620 	rsb	r6, r1, #32
 8000500:	408b      	lsls	r3, r1
 8000502:	fa22 f706 	lsr.w	r7, r2, r6
 8000506:	431f      	orrs	r7, r3
 8000508:	fa0e f401 	lsl.w	r4, lr, r1
 800050c:	fa20 f306 	lsr.w	r3, r0, r6
 8000510:	fa2e fe06 	lsr.w	lr, lr, r6
 8000514:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000518:	4323      	orrs	r3, r4
 800051a:	fa00 f801 	lsl.w	r8, r0, r1
 800051e:	fa1f fc87 	uxth.w	ip, r7
 8000522:	fbbe f0f9 	udiv	r0, lr, r9
 8000526:	0c1c      	lsrs	r4, r3, #16
 8000528:	fb09 ee10 	mls	lr, r9, r0, lr
 800052c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000530:	fb00 fe0c 	mul.w	lr, r0, ip
 8000534:	45a6      	cmp	lr, r4
 8000536:	fa02 f201 	lsl.w	r2, r2, r1
 800053a:	d909      	bls.n	8000550 <__udivmoddi4+0x1a0>
 800053c:	193c      	adds	r4, r7, r4
 800053e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000542:	f080 809c 	bcs.w	800067e <__udivmoddi4+0x2ce>
 8000546:	45a6      	cmp	lr, r4
 8000548:	f240 8099 	bls.w	800067e <__udivmoddi4+0x2ce>
 800054c:	3802      	subs	r0, #2
 800054e:	443c      	add	r4, r7
 8000550:	eba4 040e 	sub.w	r4, r4, lr
 8000554:	fa1f fe83 	uxth.w	lr, r3
 8000558:	fbb4 f3f9 	udiv	r3, r4, r9
 800055c:	fb09 4413 	mls	r4, r9, r3, r4
 8000560:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000564:	fb03 fc0c 	mul.w	ip, r3, ip
 8000568:	45a4      	cmp	ip, r4
 800056a:	d908      	bls.n	800057e <__udivmoddi4+0x1ce>
 800056c:	193c      	adds	r4, r7, r4
 800056e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000572:	f080 8082 	bcs.w	800067a <__udivmoddi4+0x2ca>
 8000576:	45a4      	cmp	ip, r4
 8000578:	d97f      	bls.n	800067a <__udivmoddi4+0x2ca>
 800057a:	3b02      	subs	r3, #2
 800057c:	443c      	add	r4, r7
 800057e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000582:	eba4 040c 	sub.w	r4, r4, ip
 8000586:	fba0 ec02 	umull	lr, ip, r0, r2
 800058a:	4564      	cmp	r4, ip
 800058c:	4673      	mov	r3, lr
 800058e:	46e1      	mov	r9, ip
 8000590:	d362      	bcc.n	8000658 <__udivmoddi4+0x2a8>
 8000592:	d05f      	beq.n	8000654 <__udivmoddi4+0x2a4>
 8000594:	b15d      	cbz	r5, 80005ae <__udivmoddi4+0x1fe>
 8000596:	ebb8 0203 	subs.w	r2, r8, r3
 800059a:	eb64 0409 	sbc.w	r4, r4, r9
 800059e:	fa04 f606 	lsl.w	r6, r4, r6
 80005a2:	fa22 f301 	lsr.w	r3, r2, r1
 80005a6:	431e      	orrs	r6, r3
 80005a8:	40cc      	lsrs	r4, r1
 80005aa:	e9c5 6400 	strd	r6, r4, [r5]
 80005ae:	2100      	movs	r1, #0
 80005b0:	e74f      	b.n	8000452 <__udivmoddi4+0xa2>
 80005b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80005b6:	0c01      	lsrs	r1, r0, #16
 80005b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80005bc:	b280      	uxth	r0, r0
 80005be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80005c2:	463b      	mov	r3, r7
 80005c4:	4638      	mov	r0, r7
 80005c6:	463c      	mov	r4, r7
 80005c8:	46b8      	mov	r8, r7
 80005ca:	46be      	mov	lr, r7
 80005cc:	2620      	movs	r6, #32
 80005ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80005d2:	eba2 0208 	sub.w	r2, r2, r8
 80005d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80005da:	e766      	b.n	80004aa <__udivmoddi4+0xfa>
 80005dc:	4601      	mov	r1, r0
 80005de:	e718      	b.n	8000412 <__udivmoddi4+0x62>
 80005e0:	4610      	mov	r0, r2
 80005e2:	e72c      	b.n	800043e <__udivmoddi4+0x8e>
 80005e4:	f1c6 0220 	rsb	r2, r6, #32
 80005e8:	fa2e f302 	lsr.w	r3, lr, r2
 80005ec:	40b7      	lsls	r7, r6
 80005ee:	40b1      	lsls	r1, r6
 80005f0:	fa20 f202 	lsr.w	r2, r0, r2
 80005f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80005f8:	430a      	orrs	r2, r1
 80005fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80005fe:	b2bc      	uxth	r4, r7
 8000600:	fb0e 3318 	mls	r3, lr, r8, r3
 8000604:	0c11      	lsrs	r1, r2, #16
 8000606:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800060a:	fb08 f904 	mul.w	r9, r8, r4
 800060e:	40b0      	lsls	r0, r6
 8000610:	4589      	cmp	r9, r1
 8000612:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000616:	b280      	uxth	r0, r0
 8000618:	d93e      	bls.n	8000698 <__udivmoddi4+0x2e8>
 800061a:	1879      	adds	r1, r7, r1
 800061c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000620:	d201      	bcs.n	8000626 <__udivmoddi4+0x276>
 8000622:	4589      	cmp	r9, r1
 8000624:	d81f      	bhi.n	8000666 <__udivmoddi4+0x2b6>
 8000626:	eba1 0109 	sub.w	r1, r1, r9
 800062a:	fbb1 f9fe 	udiv	r9, r1, lr
 800062e:	fb09 f804 	mul.w	r8, r9, r4
 8000632:	fb0e 1119 	mls	r1, lr, r9, r1
 8000636:	b292      	uxth	r2, r2
 8000638:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800063c:	4542      	cmp	r2, r8
 800063e:	d229      	bcs.n	8000694 <__udivmoddi4+0x2e4>
 8000640:	18ba      	adds	r2, r7, r2
 8000642:	f109 31ff 	add.w	r1, r9, #4294967295
 8000646:	d2c4      	bcs.n	80005d2 <__udivmoddi4+0x222>
 8000648:	4542      	cmp	r2, r8
 800064a:	d2c2      	bcs.n	80005d2 <__udivmoddi4+0x222>
 800064c:	f1a9 0102 	sub.w	r1, r9, #2
 8000650:	443a      	add	r2, r7
 8000652:	e7be      	b.n	80005d2 <__udivmoddi4+0x222>
 8000654:	45f0      	cmp	r8, lr
 8000656:	d29d      	bcs.n	8000594 <__udivmoddi4+0x1e4>
 8000658:	ebbe 0302 	subs.w	r3, lr, r2
 800065c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000660:	3801      	subs	r0, #1
 8000662:	46e1      	mov	r9, ip
 8000664:	e796      	b.n	8000594 <__udivmoddi4+0x1e4>
 8000666:	eba7 0909 	sub.w	r9, r7, r9
 800066a:	4449      	add	r1, r9
 800066c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000670:	fbb1 f9fe 	udiv	r9, r1, lr
 8000674:	fb09 f804 	mul.w	r8, r9, r4
 8000678:	e7db      	b.n	8000632 <__udivmoddi4+0x282>
 800067a:	4673      	mov	r3, lr
 800067c:	e77f      	b.n	800057e <__udivmoddi4+0x1ce>
 800067e:	4650      	mov	r0, sl
 8000680:	e766      	b.n	8000550 <__udivmoddi4+0x1a0>
 8000682:	4608      	mov	r0, r1
 8000684:	e6fd      	b.n	8000482 <__udivmoddi4+0xd2>
 8000686:	443b      	add	r3, r7
 8000688:	3a02      	subs	r2, #2
 800068a:	e733      	b.n	80004f4 <__udivmoddi4+0x144>
 800068c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000690:	443b      	add	r3, r7
 8000692:	e71c      	b.n	80004ce <__udivmoddi4+0x11e>
 8000694:	4649      	mov	r1, r9
 8000696:	e79c      	b.n	80005d2 <__udivmoddi4+0x222>
 8000698:	eba1 0109 	sub.w	r1, r1, r9
 800069c:	46c4      	mov	ip, r8
 800069e:	fbb1 f9fe 	udiv	r9, r1, lr
 80006a2:	fb09 f804 	mul.w	r8, r9, r4
 80006a6:	e7c4      	b.n	8000632 <__udivmoddi4+0x282>

080006a8 <__aeabi_idiv0>:
 80006a8:	4770      	bx	lr
 80006aa:	bf00      	nop

080006ac <SystemInit>:
  */
void SystemInit (void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80006ac:	4b37      	ldr	r3, [pc, #220]	@ (800078c <SystemInit+0xe0>)
 80006ae:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 80006b2:	f442 0270 	orr.w	r2, r2, #15728640	@ 0xf00000
 80006b6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 80006ba:	691a      	ldr	r2, [r3, #16]
 80006bc:	f042 0210 	orr.w	r2, r2, #16
 80006c0:	611a      	str	r2, [r3, #16]

#if defined(CORE_CM7)
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80006c2:	4b33      	ldr	r3, [pc, #204]	@ (8000790 <SystemInit+0xe4>)
 80006c4:	681b      	ldr	r3, [r3, #0]
 80006c6:	f003 030f 	and.w	r3, r3, #15
 80006ca:	2b06      	cmp	r3, #6
 80006cc:	d806      	bhi.n	80006dc <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80006ce:	4a30      	ldr	r2, [pc, #192]	@ (8000790 <SystemInit+0xe4>)
 80006d0:	6813      	ldr	r3, [r2, #0]
 80006d2:	f023 030f 	bic.w	r3, r3, #15
 80006d6:	f043 0307 	orr.w	r3, r3, #7
 80006da:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80006dc:	4b2d      	ldr	r3, [pc, #180]	@ (8000794 <SystemInit+0xe8>)
 80006de:	681a      	ldr	r2, [r3, #0]
 80006e0:	f042 0201 	orr.w	r2, r2, #1
 80006e4:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80006e6:	2200      	movs	r2, #0
 80006e8:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80006ea:	6819      	ldr	r1, [r3, #0]
 80006ec:	4a2a      	ldr	r2, [pc, #168]	@ (8000798 <SystemInit+0xec>)
 80006ee:	400a      	ands	r2, r1
 80006f0:	601a      	str	r2, [r3, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80006f2:	4b27      	ldr	r3, [pc, #156]	@ (8000790 <SystemInit+0xe4>)
 80006f4:	681b      	ldr	r3, [r3, #0]
 80006f6:	f013 0f08 	tst.w	r3, #8
 80006fa:	d006      	beq.n	800070a <SystemInit+0x5e>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80006fc:	4a24      	ldr	r2, [pc, #144]	@ (8000790 <SystemInit+0xe4>)
 80006fe:	6813      	ldr	r3, [r2, #0]
 8000700:	f023 030f 	bic.w	r3, r3, #15
 8000704:	f043 0307 	orr.w	r3, r3, #7
 8000708:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800070a:	4b22      	ldr	r3, [pc, #136]	@ (8000794 <SystemInit+0xe8>)
 800070c:	2200      	movs	r2, #0
 800070e:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000710:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8000712:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000714:	4921      	ldr	r1, [pc, #132]	@ (800079c <SystemInit+0xf0>)
 8000716:	6299      	str	r1, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000718:	4921      	ldr	r1, [pc, #132]	@ (80007a0 <SystemInit+0xf4>)
 800071a:	62d9      	str	r1, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 800071c:	4921      	ldr	r1, [pc, #132]	@ (80007a4 <SystemInit+0xf8>)
 800071e:	6319      	str	r1, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000720:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000722:	6399      	str	r1, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000724:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000726:	6419      	str	r1, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8000728:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800072a:	6819      	ldr	r1, [r3, #0]
 800072c:	f421 2180 	bic.w	r1, r1, #262144	@ 0x40000
 8000730:	6019      	str	r1, [r3, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000732:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 8000734:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8000738:	f8d2 30e4 	ldr.w	r3, [r2, #228]	@ 0xe4
 800073c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000740:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4

  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8000744:	4b18      	ldr	r3, [pc, #96]	@ (80007a8 <SystemInit+0xfc>)
 8000746:	681b      	ldr	r3, [r3, #0]
 8000748:	f36f 030f 	bfc	r3, #0, #16
 800074c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8000750:	d203      	bcs.n	800075a <SystemInit+0xae>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8000752:	4b16      	ldr	r3, [pc, #88]	@ (80007ac <SystemInit+0x100>)
 8000754:	2201      	movs	r2, #1
 8000756:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#elif defined(CORE_CM7)
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 800075a:	4b0e      	ldr	r3, [pc, #56]	@ (8000794 <SystemInit+0xe8>)
 800075c:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000760:	f413 5f80 	tst.w	r3, #4096	@ 0x1000
 8000764:	d110      	bne.n	8000788 <SystemInit+0xdc>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000766:	4b0b      	ldr	r3, [pc, #44]	@ (8000794 <SystemInit+0xe8>)
 8000768:	f8d3 20d4 	ldr.w	r2, [r3, #212]	@ 0xd4
 800076c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8000770:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8000774:	4a0e      	ldr	r2, [pc, #56]	@ (80007b0 <SystemInit+0x104>)
 8000776:	f243 01d2 	movw	r1, #12498	@ 0x30d2
 800077a:	6011      	str	r1, [r2, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 800077c:	f8d3 20d4 	ldr.w	r2, [r3, #212]	@ 0xd4
 8000780:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8000784:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 8000788:	4770      	bx	lr
 800078a:	bf00      	nop
 800078c:	e000ed00 	.word	0xe000ed00
 8000790:	52002000 	.word	0x52002000
 8000794:	58024400 	.word	0x58024400
 8000798:	eaf6ed7f 	.word	0xeaf6ed7f
 800079c:	02020200 	.word	0x02020200
 80007a0:	01ff0000 	.word	0x01ff0000
 80007a4:	01010280 	.word	0x01010280
 80007a8:	5c001000 	.word	0x5c001000
 80007ac:	51008000 	.word	0x51008000
 80007b0:	52004000 	.word	0x52004000

080007b4 <ExitRun0Mode>:
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#elif defined(USE_PWR_DIRECT_SMPS_SUPPLY) && defined(SMPS)
  /* Exit Run* mode */
  PWR->CR3 &= ~(PWR_CR3_LDOEN);
 80007b4:	4a05      	ldr	r2, [pc, #20]	@ (80007cc <ExitRun0Mode+0x18>)
 80007b6:	68d3      	ldr	r3, [r2, #12]
 80007b8:	f023 0302 	bic.w	r3, r3, #2
 80007bc:	60d3      	str	r3, [r2, #12]
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 80007be:	4b03      	ldr	r3, [pc, #12]	@ (80007cc <ExitRun0Mode+0x18>)
 80007c0:	685b      	ldr	r3, [r3, #4]
 80007c2:	f413 5f00 	tst.w	r3, #8192	@ 0x2000
 80007c6:	d0fa      	beq.n	80007be <ExitRun0Mode+0xa>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 80007c8:	4770      	bx	lr
 80007ca:	bf00      	nop
 80007cc:	58024800 	.word	0x58024800

080007d0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007d0:	b530      	push	{r4, r5, lr}
 80007d2:	b08b      	sub	sp, #44	@ 0x2c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007d4:	2400      	movs	r4, #0
 80007d6:	9405      	str	r4, [sp, #20]
 80007d8:	9406      	str	r4, [sp, #24]
 80007da:	9407      	str	r4, [sp, #28]
 80007dc:	9408      	str	r4, [sp, #32]
 80007de:	9409      	str	r4, [sp, #36]	@ 0x24
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80007e0:	4b2e      	ldr	r3, [pc, #184]	@ (800089c <MX_GPIO_Init+0xcc>)
 80007e2:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 80007e6:	f042 0202 	orr.w	r2, r2, #2
 80007ea:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 80007ee:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 80007f2:	f002 0202 	and.w	r2, r2, #2
 80007f6:	9200      	str	r2, [sp, #0]
 80007f8:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007fa:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 80007fe:	f042 0201 	orr.w	r2, r2, #1
 8000802:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8000806:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 800080a:	f002 0201 	and.w	r2, r2, #1
 800080e:	9201      	str	r2, [sp, #4]
 8000810:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000812:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8000816:	f042 0204 	orr.w	r2, r2, #4
 800081a:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 800081e:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8000822:	f002 0204 	and.w	r2, r2, #4
 8000826:	9202      	str	r2, [sp, #8]
 8000828:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 800082a:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 800082e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8000832:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8000836:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 800083a:	f402 7280 	and.w	r2, r2, #256	@ 0x100
 800083e:	9203      	str	r2, [sp, #12]
 8000840:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000842:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8000846:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800084a:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 800084e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000852:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000856:	9304      	str	r3, [sp, #16]
 8000858:	9b04      	ldr	r3, [sp, #16]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 800085a:	4d11      	ldr	r5, [pc, #68]	@ (80008a0 <MX_GPIO_Init+0xd0>)
 800085c:	4622      	mov	r2, r4
 800085e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000862:	4628      	mov	r0, r5
 8000864:	f001 f864 	bl	8001930 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : CEC_CK_MCO1_Pin */
  GPIO_InitStruct.Pin = CEC_CK_MCO1_Pin;
 8000868:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800086c:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800086e:	2302      	movs	r3, #2
 8000870:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000872:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000874:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8000876:	9409      	str	r4, [sp, #36]	@ 0x24
  HAL_GPIO_Init(CEC_CK_MCO1_GPIO_Port, &GPIO_InitStruct);
 8000878:	a905      	add	r1, sp, #20
 800087a:	4628      	mov	r0, r5
 800087c:	f000 ff48 	bl	8001710 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 8000880:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000884:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000886:	2301      	movs	r3, #1
 8000888:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800088a:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800088c:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800088e:	a905      	add	r1, sp, #20
 8000890:	4628      	mov	r0, r5
 8000892:	f000 ff3d 	bl	8001710 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000896:	b00b      	add	sp, #44	@ 0x2c
 8000898:	bd30      	pop	{r4, r5, pc}
 800089a:	bf00      	nop
 800089c:	58024400 	.word	0x58024400
 80008a0:	58020000 	.word	0x58020000

080008a4 <Error_Handler>:
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80008a4:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80008a6:	e7fe      	b.n	80008a6 <Error_Handler+0x2>

080008a8 <MX_USART1_UART_Init>:
{
 80008a8:	b508      	push	{r3, lr}
  huart1.Instance = USART1;
 80008aa:	4815      	ldr	r0, [pc, #84]	@ (8000900 <MX_USART1_UART_Init+0x58>)
 80008ac:	4b15      	ldr	r3, [pc, #84]	@ (8000904 <MX_USART1_UART_Init+0x5c>)
 80008ae:	6003      	str	r3, [r0, #0]
  huart1.Init.BaudRate = 115200;
 80008b0:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 80008b4:	6043      	str	r3, [r0, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80008b6:	2300      	movs	r3, #0
 80008b8:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80008ba:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80008bc:	6103      	str	r3, [r0, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80008be:	220c      	movs	r2, #12
 80008c0:	6142      	str	r2, [r0, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80008c2:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80008c4:	61c3      	str	r3, [r0, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80008c6:	6203      	str	r3, [r0, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80008c8:	6243      	str	r3, [r0, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80008ca:	6283      	str	r3, [r0, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80008cc:	f004 fa01 	bl	8004cd2 <HAL_UART_Init>
 80008d0:	b970      	cbnz	r0, 80008f0 <MX_USART1_UART_Init+0x48>
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80008d2:	2100      	movs	r1, #0
 80008d4:	480a      	ldr	r0, [pc, #40]	@ (8000900 <MX_USART1_UART_Init+0x58>)
 80008d6:	f004 fa74 	bl	8004dc2 <HAL_UARTEx_SetTxFifoThreshold>
 80008da:	b958      	cbnz	r0, 80008f4 <MX_USART1_UART_Init+0x4c>
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80008dc:	2100      	movs	r1, #0
 80008de:	4808      	ldr	r0, [pc, #32]	@ (8000900 <MX_USART1_UART_Init+0x58>)
 80008e0:	f004 fa94 	bl	8004e0c <HAL_UARTEx_SetRxFifoThreshold>
 80008e4:	b940      	cbnz	r0, 80008f8 <MX_USART1_UART_Init+0x50>
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80008e6:	4806      	ldr	r0, [pc, #24]	@ (8000900 <MX_USART1_UART_Init+0x58>)
 80008e8:	f004 fa4c 	bl	8004d84 <HAL_UARTEx_DisableFifoMode>
 80008ec:	b930      	cbnz	r0, 80008fc <MX_USART1_UART_Init+0x54>
}
 80008ee:	bd08      	pop	{r3, pc}
    Error_Handler();
 80008f0:	f7ff ffd8 	bl	80008a4 <Error_Handler>
    Error_Handler();
 80008f4:	f7ff ffd6 	bl	80008a4 <Error_Handler>
    Error_Handler();
 80008f8:	f7ff ffd4 	bl	80008a4 <Error_Handler>
    Error_Handler();
 80008fc:	f7ff ffd2 	bl	80008a4 <Error_Handler>
 8000900:	24000178 	.word	0x24000178
 8000904:	40011000 	.word	0x40011000

08000908 <MX_CRC_Init>:
{
 8000908:	b508      	push	{r3, lr}
  hcrc.Instance = CRC;
 800090a:	4808      	ldr	r0, [pc, #32]	@ (800092c <MX_CRC_Init+0x24>)
 800090c:	4b08      	ldr	r3, [pc, #32]	@ (8000930 <MX_CRC_Init+0x28>)
 800090e:	6003      	str	r3, [r0, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 8000910:	2300      	movs	r3, #0
 8000912:	7103      	strb	r3, [r0, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 8000914:	7143      	strb	r3, [r0, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 8000916:	6143      	str	r3, [r0, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 8000918:	6183      	str	r3, [r0, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_WORDS;
 800091a:	2303      	movs	r3, #3
 800091c:	6203      	str	r3, [r0, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 800091e:	f000 fc51 	bl	80011c4 <HAL_CRC_Init>
 8000922:	b900      	cbnz	r0, 8000926 <MX_CRC_Init+0x1e>
}
 8000924:	bd08      	pop	{r3, pc}
    Error_Handler();
 8000926:	f7ff ffbd 	bl	80008a4 <Error_Handler>
 800092a:	bf00      	nop
 800092c:	2400020c 	.word	0x2400020c
 8000930:	58024c00 	.word	0x58024c00

08000934 <SystemClock_Config>:
{
 8000934:	b500      	push	{lr}
 8000936:	b09d      	sub	sp, #116	@ 0x74
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000938:	224c      	movs	r2, #76	@ 0x4c
 800093a:	2100      	movs	r1, #0
 800093c:	a809      	add	r0, sp, #36	@ 0x24
 800093e:	f006 ff19 	bl	8007774 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000942:	2220      	movs	r2, #32
 8000944:	2100      	movs	r1, #0
 8000946:	a801      	add	r0, sp, #4
 8000948:	f006 ff14 	bl	8007774 <memset>
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 800094c:	2004      	movs	r0, #4
 800094e:	f001 fe63 	bl	8002618 <HAL_PWREx_ConfigSupply>
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000952:	2300      	movs	r3, #0
 8000954:	9300      	str	r3, [sp, #0]
 8000956:	4b28      	ldr	r3, [pc, #160]	@ (80009f8 <SystemClock_Config+0xc4>)
 8000958:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800095a:	f022 0201 	bic.w	r2, r2, #1
 800095e:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000960:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000962:	f003 0301 	and.w	r3, r3, #1
 8000966:	9300      	str	r3, [sp, #0]
 8000968:	4b24      	ldr	r3, [pc, #144]	@ (80009fc <SystemClock_Config+0xc8>)
 800096a:	699a      	ldr	r2, [r3, #24]
 800096c:	f442 4240 	orr.w	r2, r2, #49152	@ 0xc000
 8000970:	619a      	str	r2, [r3, #24]
 8000972:	699b      	ldr	r3, [r3, #24]
 8000974:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000978:	9300      	str	r3, [sp, #0]
 800097a:	9b00      	ldr	r3, [sp, #0]
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 800097c:	4b1f      	ldr	r3, [pc, #124]	@ (80009fc <SystemClock_Config+0xc8>)
 800097e:	699b      	ldr	r3, [r3, #24]
 8000980:	f413 5f00 	tst.w	r3, #8192	@ 0x2000
 8000984:	d0fa      	beq.n	800097c <SystemClock_Config+0x48>
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI
 8000986:	230b      	movs	r3, #11
 8000988:	9309      	str	r3, [sp, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800098a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800098e:	930a      	str	r3, [sp, #40]	@ 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8000990:	2301      	movs	r3, #1
 8000992:	930c      	str	r3, [sp, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000994:	2240      	movs	r2, #64	@ 0x40
 8000996:	920d      	str	r2, [sp, #52]	@ 0x34
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000998:	930e      	str	r3, [sp, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800099a:	2302      	movs	r3, #2
 800099c:	9312      	str	r3, [sp, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800099e:	9313      	str	r3, [sp, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 5;
 80009a0:	2205      	movs	r2, #5
 80009a2:	9214      	str	r2, [sp, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 48;
 80009a4:	2130      	movs	r1, #48	@ 0x30
 80009a6:	9115      	str	r1, [sp, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 80009a8:	9316      	str	r3, [sp, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 5;
 80009aa:	9217      	str	r2, [sp, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80009ac:	9318      	str	r3, [sp, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 80009ae:	2308      	movs	r3, #8
 80009b0:	9319      	str	r3, [sp, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 80009b2:	2300      	movs	r3, #0
 80009b4:	931a      	str	r3, [sp, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80009b6:	931b      	str	r3, [sp, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80009b8:	a809      	add	r0, sp, #36	@ 0x24
 80009ba:	f001 fe7f 	bl	80026bc <HAL_RCC_OscConfig>
 80009be:	b9b0      	cbnz	r0, 80009ee <SystemClock_Config+0xba>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80009c0:	233f      	movs	r3, #63	@ 0x3f
 80009c2:	9301      	str	r3, [sp, #4]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80009c4:	2100      	movs	r1, #0
 80009c6:	9102      	str	r1, [sp, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80009c8:	9103      	str	r1, [sp, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 80009ca:	9104      	str	r1, [sp, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 80009cc:	9105      	str	r1, [sp, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 80009ce:	9106      	str	r1, [sp, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 80009d0:	9107      	str	r1, [sp, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 80009d2:	9108      	str	r1, [sp, #32]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80009d4:	a801      	add	r0, sp, #4
 80009d6:	f002 fb17 	bl	8003008 <HAL_RCC_ClockConfig>
 80009da:	b950      	cbnz	r0, 80009f2 <SystemClock_Config+0xbe>
  HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_HSI, RCC_MCODIV_1);
 80009dc:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80009e0:	2100      	movs	r1, #0
 80009e2:	4608      	mov	r0, r1
 80009e4:	f002 f9c2 	bl	8002d6c <HAL_RCC_MCOConfig>
}
 80009e8:	b01d      	add	sp, #116	@ 0x74
 80009ea:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 80009ee:	f7ff ff59 	bl	80008a4 <Error_Handler>
    Error_Handler();
 80009f2:	f7ff ff57 	bl	80008a4 <Error_Handler>
 80009f6:	bf00      	nop
 80009f8:	58000400 	.word	0x58000400
 80009fc:	58024800 	.word	0x58024800

08000a00 <PeriphCommonClock_Config>:
{
 8000a00:	b500      	push	{lr}
 8000a02:	b0b3      	sub	sp, #204	@ 0xcc
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000a04:	22c8      	movs	r2, #200	@ 0xc8
 8000a06:	2100      	movs	r1, #0
 8000a08:	4668      	mov	r0, sp
 8000a0a:	f006 feb3 	bl	8007774 <memset>
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000a0e:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8000a12:	2300      	movs	r3, #0
 8000a14:	e9cd 2300 	strd	r2, r3, [sp]
  PeriphClkInitStruct.PLL2.PLL2M = 2;
 8000a18:	2302      	movs	r3, #2
 8000a1a:	9302      	str	r3, [sp, #8]
  PeriphClkInitStruct.PLL2.PLL2N = 12;
 8000a1c:	220c      	movs	r2, #12
 8000a1e:	9203      	str	r2, [sp, #12]
  PeriphClkInitStruct.PLL2.PLL2P = 2;
 8000a20:	9304      	str	r3, [sp, #16]
  PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8000a22:	9305      	str	r3, [sp, #20]
  PeriphClkInitStruct.PLL2.PLL2R = 2;
 8000a24:	9306      	str	r3, [sp, #24]
  PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 8000a26:	23c0      	movs	r3, #192	@ 0xc0
 8000a28:	9307      	str	r3, [sp, #28]
  PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
 8000a2a:	2320      	movs	r3, #32
 8000a2c:	9308      	str	r3, [sp, #32]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000a2e:	4668      	mov	r0, sp
 8000a30:	f002 fd82 	bl	8003538 <HAL_RCCEx_PeriphCLKConfig>
 8000a34:	b910      	cbnz	r0, 8000a3c <PeriphCommonClock_Config+0x3c>
}
 8000a36:	b033      	add	sp, #204	@ 0xcc
 8000a38:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8000a3c:	f7ff ff32 	bl	80008a4 <Error_Handler>

08000a40 <main>:
{
 8000a40:	b500      	push	{lr}
 8000a42:	b083      	sub	sp, #12
	printf("-------------Bootloader User Begin 1 -------------\n\r");
 8000a44:	4837      	ldr	r0, [pc, #220]	@ (8000b24 <main+0xe4>)
 8000a46:	f006 fdab 	bl	80075a0 <iprintf>
	  printf("Jumping to Firmware\n\r");
 8000a4a:	4837      	ldr	r0, [pc, #220]	@ (8000b28 <main+0xe8>)
 8000a4c:	f006 fda8 	bl	80075a0 <iprintf>
  timeout = 0xFFFF;
 8000a50:	f64f 73ff 	movw	r3, #65535	@ 0xffff
  while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0));
 8000a54:	e000      	b.n	8000a58 <main+0x18>
 8000a56:	4613      	mov	r3, r2
 8000a58:	4a34      	ldr	r2, [pc, #208]	@ (8000b2c <main+0xec>)
 8000a5a:	6812      	ldr	r2, [r2, #0]
 8000a5c:	f412 4f00 	tst.w	r2, #32768	@ 0x8000
 8000a60:	d003      	beq.n	8000a6a <main+0x2a>
 8000a62:	1e5a      	subs	r2, r3, #1
 8000a64:	2b00      	cmp	r3, #0
 8000a66:	dcf6      	bgt.n	8000a56 <main+0x16>
 8000a68:	4613      	mov	r3, r2
  if ( timeout < 0 )
 8000a6a:	2b00      	cmp	r3, #0
 8000a6c:	db1c      	blt.n	8000aa8 <main+0x68>
  HAL_Init();
 8000a6e:	f000 fad5 	bl	800101c <HAL_Init>
  SystemClock_Config();
 8000a72:	f7ff ff5f 	bl	8000934 <SystemClock_Config>
  PeriphCommonClock_Config();
 8000a76:	f7ff ffc3 	bl	8000a00 <PeriphCommonClock_Config>
__HAL_RCC_HSEM_CLK_ENABLE();
 8000a7a:	4b2c      	ldr	r3, [pc, #176]	@ (8000b2c <main+0xec>)
 8000a7c:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8000a80:	f042 7200 	orr.w	r2, r2, #33554432	@ 0x2000000
 8000a84:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8000a88:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a8c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000a90:	9301      	str	r3, [sp, #4]
 8000a92:	9b01      	ldr	r3, [sp, #4]
HAL_HSEM_FastTake(HSEM_ID_0);
 8000a94:	2000      	movs	r0, #0
 8000a96:	f000 ff51 	bl	800193c <HAL_HSEM_FastTake>
HAL_HSEM_Release(HSEM_ID_0,0);
 8000a9a:	2100      	movs	r1, #0
 8000a9c:	4608      	mov	r0, r1
 8000a9e:	f000 ff5d 	bl	800195c <HAL_HSEM_Release>
timeout = 0xFFFF;
 8000aa2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 8000aa6:	e002      	b.n	8000aae <main+0x6e>
  Error_Handler();
 8000aa8:	f7ff fefc 	bl	80008a4 <Error_Handler>
while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 8000aac:	4613      	mov	r3, r2
 8000aae:	4a1f      	ldr	r2, [pc, #124]	@ (8000b2c <main+0xec>)
 8000ab0:	6812      	ldr	r2, [r2, #0]
 8000ab2:	f412 4f00 	tst.w	r2, #32768	@ 0x8000
 8000ab6:	d103      	bne.n	8000ac0 <main+0x80>
 8000ab8:	1e5a      	subs	r2, r3, #1
 8000aba:	2b00      	cmp	r3, #0
 8000abc:	dcf6      	bgt.n	8000aac <main+0x6c>
 8000abe:	4613      	mov	r3, r2
if ( timeout < 0 )
 8000ac0:	2b00      	cmp	r3, #0
 8000ac2:	db16      	blt.n	8000af2 <main+0xb2>
  MX_GPIO_Init();
 8000ac4:	f7ff fe84 	bl	80007d0 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000ac8:	f7ff feee 	bl	80008a8 <MX_USART1_UART_Init>
  MX_USB_DEVICE_Init();
 8000acc:	f006 f94c 	bl	8006d68 <MX_USB_DEVICE_Init>
  MX_CRC_Init();
 8000ad0:	f7ff ff1a 	bl	8000908 <MX_CRC_Init>
  MX_MBEDTLS_Init();
 8000ad4:	f004 ff0c 	bl	80058f0 <MX_MBEDTLS_Init>
  HAL_FLASH_Unlock();
 8000ad8:	f000 fbf0 	bl	80012bc <HAL_FLASH_Unlock>
  printf("-------------Bootloader User Begin 2 -------------\n\r");
 8000adc:	4814      	ldr	r0, [pc, #80]	@ (8000b30 <main+0xf0>)
 8000ade:	f006 fd5f 	bl	80075a0 <iprintf>
    if (USBD_Init(&hUsbDeviceHS, &HS_Desc, DEVICE_HS) != USBD_OK) // DEVICE_HS, pehla change
 8000ae2:	2201      	movs	r2, #1
 8000ae4:	4913      	ldr	r1, [pc, #76]	@ (8000b34 <main+0xf4>)
 8000ae6:	4814      	ldr	r0, [pc, #80]	@ (8000b38 <main+0xf8>)
 8000ae8:	f004 ff03 	bl	80058f2 <USBD_Init>
 8000aec:	b118      	cbz	r0, 8000af6 <main+0xb6>
      Error_Handler();
 8000aee:	f7ff fed9 	bl	80008a4 <Error_Handler>
Error_Handler();
 8000af2:	f7ff fed7 	bl	80008a4 <Error_Handler>
    if (USBD_RegisterClass(&hUsbDeviceHS, USBD_DFU_CLASS) != USBD_OK) // &USBD_DFU, dusra change
 8000af6:	4911      	ldr	r1, [pc, #68]	@ (8000b3c <main+0xfc>)
 8000af8:	480f      	ldr	r0, [pc, #60]	@ (8000b38 <main+0xf8>)
 8000afa:	f004 ff11 	bl	8005920 <USBD_RegisterClass>
 8000afe:	b108      	cbz	r0, 8000b04 <main+0xc4>
      Error_Handler();
 8000b00:	f7ff fed0 	bl	80008a4 <Error_Handler>
    if (USBD_DFU_RegisterMedia(&hUsbDeviceHS, &USBD_DFU_Flash_fops) != USBD_OK) // &USBD_DFU_fops_HS, teesra change
 8000b04:	490e      	ldr	r1, [pc, #56]	@ (8000b40 <main+0x100>)
 8000b06:	480c      	ldr	r0, [pc, #48]	@ (8000b38 <main+0xf8>)
 8000b08:	f006 f8e0 	bl	8006ccc <USBD_DFU_RegisterMedia>
 8000b0c:	b108      	cbz	r0, 8000b12 <main+0xd2>
      Error_Handler();
 8000b0e:	f7ff fec9 	bl	80008a4 <Error_Handler>
    if (USBD_Start(&hUsbDeviceHS) != USBD_OK)
 8000b12:	4809      	ldr	r0, [pc, #36]	@ (8000b38 <main+0xf8>)
 8000b14:	f004 ff24 	bl	8005960 <USBD_Start>
 8000b18:	b108      	cbz	r0, 8000b1e <main+0xde>
      Error_Handler();
 8000b1a:	f7ff fec3 	bl	80008a4 <Error_Handler>
    HAL_PWREx_EnableUSBVoltageDetector();
 8000b1e:	f001 fdc5 	bl	80026ac <HAL_PWREx_EnableUSBVoltageDetector>
  while (1)
 8000b22:	e7fe      	b.n	8000b22 <main+0xe2>
 8000b24:	08008144 	.word	0x08008144
 8000b28:	0800817c 	.word	0x0800817c
 8000b2c:	58024400 	.word	0x58024400
 8000b30:	08008194 	.word	0x08008194
 8000b34:	240000c4 	.word	0x240000c4
 8000b38:	24000358 	.word	0x24000358
 8000b3c:	24000054 	.word	0x24000054
 8000b40:	24000008 	.word	0x24000008

08000b44 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b44:	b082      	sub	sp, #8

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b46:	4b07      	ldr	r3, [pc, #28]	@ (8000b64 <HAL_MspInit+0x20>)
 8000b48:	f8d3 20f4 	ldr.w	r2, [r3, #244]	@ 0xf4
 8000b4c:	f042 0202 	orr.w	r2, r2, #2
 8000b50:	f8c3 20f4 	str.w	r2, [r3, #244]	@ 0xf4
 8000b54:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000b58:	f003 0302 	and.w	r3, r3, #2
 8000b5c:	9301      	str	r3, [sp, #4]
 8000b5e:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b60:	b002      	add	sp, #8
 8000b62:	4770      	bx	lr
 8000b64:	58024400 	.word	0x58024400

08000b68 <HAL_CRC_MspInit>:
  * @param hcrc: CRC handle pointer
  * @retval None
  */
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
  if(hcrc->Instance==CRC)
 8000b68:	6802      	ldr	r2, [r0, #0]
 8000b6a:	4b0a      	ldr	r3, [pc, #40]	@ (8000b94 <HAL_CRC_MspInit+0x2c>)
 8000b6c:	429a      	cmp	r2, r3
 8000b6e:	d000      	beq.n	8000b72 <HAL_CRC_MspInit+0xa>
 8000b70:	4770      	bx	lr
{
 8000b72:	b082      	sub	sp, #8
  {
    /* USER CODE BEGIN CRC_MspInit 0 */

    /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8000b74:	f5a3 6300 	sub.w	r3, r3, #2048	@ 0x800
 8000b78:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8000b7c:	f442 2200 	orr.w	r2, r2, #524288	@ 0x80000
 8000b80:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8000b84:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b88:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8000b8c:	9301      	str	r3, [sp, #4]
 8000b8e:	9b01      	ldr	r3, [sp, #4]

    /* USER CODE END CRC_MspInit 1 */

  }

}
 8000b90:	b002      	add	sp, #8
 8000b92:	4770      	bx	lr
 8000b94:	58024c00 	.word	0x58024c00

08000b98 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000b98:	b510      	push	{r4, lr}
 8000b9a:	b0ba      	sub	sp, #232	@ 0xe8
 8000b9c:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b9e:	2100      	movs	r1, #0
 8000ba0:	9135      	str	r1, [sp, #212]	@ 0xd4
 8000ba2:	9136      	str	r1, [sp, #216]	@ 0xd8
 8000ba4:	9137      	str	r1, [sp, #220]	@ 0xdc
 8000ba6:	9138      	str	r1, [sp, #224]	@ 0xe0
 8000ba8:	9139      	str	r1, [sp, #228]	@ 0xe4
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000baa:	22c8      	movs	r2, #200	@ 0xc8
 8000bac:	a802      	add	r0, sp, #8
 8000bae:	f006 fde1 	bl	8007774 <memset>
  if(huart->Instance==USART1)
 8000bb2:	6822      	ldr	r2, [r4, #0]
 8000bb4:	4b1b      	ldr	r3, [pc, #108]	@ (8000c24 <HAL_UART_MspInit+0x8c>)
 8000bb6:	429a      	cmp	r2, r3
 8000bb8:	d001      	beq.n	8000bbe <HAL_UART_MspInit+0x26>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8000bba:	b03a      	add	sp, #232	@ 0xe8
 8000bbc:	bd10      	pop	{r4, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000bbe:	2201      	movs	r2, #1
 8000bc0:	2300      	movs	r3, #0
 8000bc2:	e9cd 2302 	strd	r2, r3, [sp, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000bc6:	a802      	add	r0, sp, #8
 8000bc8:	f002 fcb6 	bl	8003538 <HAL_RCCEx_PeriphCLKConfig>
 8000bcc:	bb38      	cbnz	r0, 8000c1e <HAL_UART_MspInit+0x86>
    __HAL_RCC_USART1_CLK_ENABLE();
 8000bce:	4b16      	ldr	r3, [pc, #88]	@ (8000c28 <HAL_UART_MspInit+0x90>)
 8000bd0:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8000bd4:	f042 0210 	orr.w	r2, r2, #16
 8000bd8:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
 8000bdc:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8000be0:	f002 0210 	and.w	r2, r2, #16
 8000be4:	9200      	str	r2, [sp, #0]
 8000be6:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000be8:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8000bec:	f042 0201 	orr.w	r2, r2, #1
 8000bf0:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8000bf4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000bf8:	f003 0301 	and.w	r3, r3, #1
 8000bfc:	9301      	str	r3, [sp, #4]
 8000bfe:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = STLINK_TX_Pin|STLINK_RX_Pin;
 8000c00:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8000c04:	9335      	str	r3, [sp, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c06:	2302      	movs	r3, #2
 8000c08:	9336      	str	r3, [sp, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c0a:	2300      	movs	r3, #0
 8000c0c:	9337      	str	r3, [sp, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c0e:	9338      	str	r3, [sp, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000c10:	2307      	movs	r3, #7
 8000c12:	9339      	str	r3, [sp, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c14:	a935      	add	r1, sp, #212	@ 0xd4
 8000c16:	4805      	ldr	r0, [pc, #20]	@ (8000c2c <HAL_UART_MspInit+0x94>)
 8000c18:	f000 fd7a 	bl	8001710 <HAL_GPIO_Init>
}
 8000c1c:	e7cd      	b.n	8000bba <HAL_UART_MspInit+0x22>
      Error_Handler();
 8000c1e:	f7ff fe41 	bl	80008a4 <Error_Handler>
 8000c22:	e7d4      	b.n	8000bce <HAL_UART_MspInit+0x36>
 8000c24:	40011000 	.word	0x40011000
 8000c28:	58024400 	.word	0x58024400
 8000c2c:	58020000 	.word	0x58020000

08000c30 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000c30:	e7fe      	b.n	8000c30 <NMI_Handler>

08000c32 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c32:	e7fe      	b.n	8000c32 <HardFault_Handler>

08000c34 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c34:	e7fe      	b.n	8000c34 <MemManage_Handler>

08000c36 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c36:	e7fe      	b.n	8000c36 <BusFault_Handler>

08000c38 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c38:	e7fe      	b.n	8000c38 <UsageFault_Handler>

08000c3a <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000c3a:	4770      	bx	lr

08000c3c <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c3c:	4770      	bx	lr

08000c3e <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000c3e:	4770      	bx	lr

08000c40 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c40:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000c42:	f000 fa19 	bl	8001078 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000c46:	bd08      	pop	{r3, pc}

08000c48 <OTG_HS_IRQHandler>:

/**
  * @brief This function handles USB On The Go HS global interrupt.
  */
void OTG_HS_IRQHandler(void)
{
 8000c48:	b508      	push	{r3, lr}
  /* USER CODE BEGIN OTG_HS_IRQn 0 */

  /* USER CODE END OTG_HS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_HS);
 8000c4a:	4802      	ldr	r0, [pc, #8]	@ (8000c54 <OTG_HS_IRQHandler+0xc>)
 8000c4c:	f001 f9a4 	bl	8001f98 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_HS_IRQn 1 */

  /* USER CODE END OTG_HS_IRQn 1 */
}
 8000c50:	bd08      	pop	{r3, pc}
 8000c52:	bf00      	nop
 8000c54:	24000c58 	.word	0x24000c58

08000c58 <ITM_SendChar>:
#define ITM_STIMULUS_PORT0   	*((volatile uint32_t*) 0xE0000000 )
#define ITM_TRACE_EN          	*((volatile uint32_t*) 0xE0000E00 )
void ITM_SendChar(uint8_t ch)
{
	//Enable TRCENA
	DEMCR |= ( 1 << 24);
 8000c58:	f04f 22e0 	mov.w	r2, #3758153728	@ 0xe000e000
 8000c5c:	f8d2 3dfc 	ldr.w	r3, [r2, #3580]	@ 0xdfc
 8000c60:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000c64:	f8c2 3dfc 	str.w	r3, [r2, #3580]	@ 0xdfc
	//enable stimulus port 0
	ITM_TRACE_EN |= ( 1 << 0);
 8000c68:	f04f 4260 	mov.w	r2, #3758096384	@ 0xe0000000
 8000c6c:	f8d2 3e00 	ldr.w	r3, [r2, #3584]	@ 0xe00
 8000c70:	f043 0301 	orr.w	r3, r3, #1
 8000c74:	f8c2 3e00 	str.w	r3, [r2, #3584]	@ 0xe00
	// read FIFO status in bit [0]:
	while(!(ITM_STIMULUS_PORT0 & 1));
 8000c78:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000c7c:	681b      	ldr	r3, [r3, #0]
 8000c7e:	f013 0f01 	tst.w	r3, #1
 8000c82:	d0f9      	beq.n	8000c78 <ITM_SendChar+0x20>
	//Write to ITM stimulus port0
	ITM_STIMULUS_PORT0 = ch;
 8000c84:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000c88:	6018      	str	r0, [r3, #0]
}
 8000c8a:	4770      	bx	lr

08000c8c <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000c8c:	b570      	push	{r4, r5, r6, lr}
 8000c8e:	460c      	mov	r4, r1
 8000c90:	4616      	mov	r6, r2
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c92:	2500      	movs	r5, #0
 8000c94:	e006      	b.n	8000ca4 <_read+0x18>
  {
    *ptr++ = __io_getchar();
 8000c96:	f3af 8000 	nop.w
 8000c9a:	4621      	mov	r1, r4
 8000c9c:	f801 0b01 	strb.w	r0, [r1], #1
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ca0:	3501      	adds	r5, #1
    *ptr++ = __io_getchar();
 8000ca2:	460c      	mov	r4, r1
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ca4:	42b5      	cmp	r5, r6
 8000ca6:	dbf6      	blt.n	8000c96 <_read+0xa>
  }

  return len;
}
 8000ca8:	4630      	mov	r0, r6
 8000caa:	bd70      	pop	{r4, r5, r6, pc}

08000cac <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000cac:	b570      	push	{r4, r5, r6, lr}
 8000cae:	460c      	mov	r4, r1
 8000cb0:	4616      	mov	r6, r2
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000cb2:	2500      	movs	r5, #0
 8000cb4:	e004      	b.n	8000cc0 <_write+0x14>
  {
   // __io_putchar(*ptr++);
    ITM_SendChar(*ptr++);
 8000cb6:	f814 0b01 	ldrb.w	r0, [r4], #1
 8000cba:	f7ff ffcd 	bl	8000c58 <ITM_SendChar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000cbe:	3501      	adds	r5, #1
 8000cc0:	42b5      	cmp	r5, r6
 8000cc2:	dbf8      	blt.n	8000cb6 <_write+0xa>
  }
  return len;
}
 8000cc4:	4630      	mov	r0, r6
 8000cc6:	bd70      	pop	{r4, r5, r6, pc}

08000cc8 <_close>:

int _close(int file)
{
  (void)file;
  return -1;
}
 8000cc8:	f04f 30ff 	mov.w	r0, #4294967295
 8000ccc:	4770      	bx	lr

08000cce <_fstat>:


int _fstat(int file, struct stat *st)
{
  (void)file;
  st->st_mode = S_IFCHR;
 8000cce:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000cd2:	604b      	str	r3, [r1, #4]
  return 0;
}
 8000cd4:	2000      	movs	r0, #0
 8000cd6:	4770      	bx	lr

08000cd8 <_isatty>:

int _isatty(int file)
{
  (void)file;
  return 1;
}
 8000cd8:	2001      	movs	r0, #1
 8000cda:	4770      	bx	lr

08000cdc <_lseek>:
{
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
}
 8000cdc:	2000      	movs	r0, #0
 8000cde:	4770      	bx	lr

08000ce0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000ce0:	b510      	push	{r4, lr}
 8000ce2:	4603      	mov	r3, r0
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000ce4:	4a0c      	ldr	r2, [pc, #48]	@ (8000d18 <_sbrk+0x38>)
 8000ce6:	490d      	ldr	r1, [pc, #52]	@ (8000d1c <_sbrk+0x3c>)
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000ce8:	480d      	ldr	r0, [pc, #52]	@ (8000d20 <_sbrk+0x40>)
 8000cea:	6800      	ldr	r0, [r0, #0]
 8000cec:	b140      	cbz	r0, 8000d00 <_sbrk+0x20>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000cee:	480c      	ldr	r0, [pc, #48]	@ (8000d20 <_sbrk+0x40>)
 8000cf0:	6800      	ldr	r0, [r0, #0]
 8000cf2:	4403      	add	r3, r0
 8000cf4:	1a52      	subs	r2, r2, r1
 8000cf6:	4293      	cmp	r3, r2
 8000cf8:	d806      	bhi.n	8000d08 <_sbrk+0x28>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 8000cfa:	4a09      	ldr	r2, [pc, #36]	@ (8000d20 <_sbrk+0x40>)
 8000cfc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
}
 8000cfe:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 8000d00:	4807      	ldr	r0, [pc, #28]	@ (8000d20 <_sbrk+0x40>)
 8000d02:	4c08      	ldr	r4, [pc, #32]	@ (8000d24 <_sbrk+0x44>)
 8000d04:	6004      	str	r4, [r0, #0]
 8000d06:	e7f2      	b.n	8000cee <_sbrk+0xe>
    errno = ENOMEM;
 8000d08:	f006 fd92 	bl	8007830 <__errno>
 8000d0c:	230c      	movs	r3, #12
 8000d0e:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 8000d10:	f04f 30ff 	mov.w	r0, #4294967295
 8000d14:	e7f3      	b.n	8000cfe <_sbrk+0x1e>
 8000d16:	bf00      	nop
 8000d18:	2407fffc 	.word	0x2407fffc
 8000d1c:	00000400 	.word	0x00000400
 8000d20:	24000230 	.word	0x24000230
 8000d24:	24001288 	.word	0x24001288

08000d28 <Flash_If_Read>:
  * @param  dest: Pointer to the destination buffer.
  * @param  Len: Number of data to be read (in bytes).
  * @retval Pointer to the physical address where data should be read.
  */
uint8_t *Flash_If_Read(uint8_t * src, uint8_t * dest, uint32_t Len)
{
 8000d28:	4603      	mov	r3, r0
 8000d2a:	4608      	mov	r0, r1
  uint32_t i = 0;
  uint8_t *psrc = src;

  for (i = 0; i < Len; i++)
 8000d2c:	f04f 0c00 	mov.w	ip, #0
 8000d30:	4594      	cmp	ip, r2
 8000d32:	d20a      	bcs.n	8000d4a <Flash_If_Read+0x22>
{
 8000d34:	b500      	push	{lr}
  {
    dest[i] = *psrc++;
 8000d36:	f813 eb01 	ldrb.w	lr, [r3], #1
 8000d3a:	f800 e00c 	strb.w	lr, [r0, ip]
  for (i = 0; i < Len; i++)
 8000d3e:	f10c 0c01 	add.w	ip, ip, #1
 8000d42:	4594      	cmp	ip, r2
 8000d44:	d3f7      	bcc.n	8000d36 <Flash_If_Read+0xe>
  }
  /* Return a valid address to avoid HardFault */
  return (uint8_t *) (dest);
}
 8000d46:	f85d fb04 	ldr.w	pc, [sp], #4
 8000d4a:	4770      	bx	lr

08000d4c <Flash_If_GetStatus>:
  * @param  Cmd: Number of data to be read (in bytes).
  * @retval 0 if operation is successful
  */
uint16_t Flash_If_GetStatus(uint32_t Add, uint8_t Cmd, uint8_t * buffer)
{
  switch (Cmd)
 8000d4c:	2901      	cmp	r1, #1
 8000d4e:	d006      	beq.n	8000d5e <Flash_If_GetStatus+0x12>
    buffer[3] = 0;
    break;

  case DFU_MEDIA_ERASE:
  default:
    buffer[1] = (uint8_t) FLASH_ERASE_TIME;
 8000d50:	2332      	movs	r3, #50	@ 0x32
 8000d52:	7053      	strb	r3, [r2, #1]
    buffer[2] = (uint8_t) (FLASH_ERASE_TIME << 8);
 8000d54:	2300      	movs	r3, #0
 8000d56:	7093      	strb	r3, [r2, #2]
    buffer[3] = 0;
 8000d58:	70d3      	strb	r3, [r2, #3]
    break;
  }
  return 0;
}
 8000d5a:	2000      	movs	r0, #0
 8000d5c:	4770      	bx	lr
    buffer[1] = (uint8_t) FLASH_PROGRAM_TIME;
 8000d5e:	2332      	movs	r3, #50	@ 0x32
 8000d60:	7053      	strb	r3, [r2, #1]
    buffer[2] = (uint8_t) (FLASH_PROGRAM_TIME << 8);
 8000d62:	2300      	movs	r3, #0
 8000d64:	7093      	strb	r3, [r2, #2]
    buffer[3] = 0;
 8000d66:	70d3      	strb	r3, [r2, #3]
    break;
 8000d68:	e7f7      	b.n	8000d5a <Flash_If_GetStatus+0xe>
	...

08000d6c <GetSector>:
  */
static uint32_t GetSector(uint32_t Address)
{
  uint32_t sector = 0;

  if (((Address < ADDR_FLASH_SECTOR_1_BANK1) &&
 8000d6c:	f100 4278 	add.w	r2, r0, #4160749568	@ 0xf8000000
       (Address >= ADDR_FLASH_SECTOR_0_BANK1)) ||
      ((Address < ADDR_FLASH_SECTOR_1_BANK2) &&
 8000d70:	f1a0 6301 	sub.w	r3, r0, #135266304	@ 0x8100000
  if (((Address < ADDR_FLASH_SECTOR_1_BANK1) &&
 8000d74:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8000d78:	bf28      	it	cs
 8000d7a:	f5b2 3f00 	cmpcs.w	r2, #131072	@ 0x20000
 8000d7e:	d33d      	bcc.n	8000dfc <GetSector+0x90>
       (Address >= ADDR_FLASH_SECTOR_0_BANK2)))
  {
    sector = FLASH_SECTOR_0;
  }
  else
    if (((Address < ADDR_FLASH_SECTOR_2_BANK1) &&
 8000d80:	4a25      	ldr	r2, [pc, #148]	@ (8000e18 <GetSector+0xac>)
 8000d82:	4402      	add	r2, r0
         (Address >= ADDR_FLASH_SECTOR_1_BANK1)) ||
        ((Address < ADDR_FLASH_SECTOR_2_BANK2) &&
 8000d84:	4b25      	ldr	r3, [pc, #148]	@ (8000e1c <GetSector+0xb0>)
 8000d86:	4403      	add	r3, r0
    if (((Address < ADDR_FLASH_SECTOR_2_BANK1) &&
 8000d88:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8000d8c:	bf28      	it	cs
 8000d8e:	f5b2 3f00 	cmpcs.w	r2, #131072	@ 0x20000
 8000d92:	d335      	bcc.n	8000e00 <GetSector+0x94>
         (Address >= ADDR_FLASH_SECTOR_1_BANK2)))
  {
    sector = FLASH_SECTOR_1;
  }
  else
    if (((Address < ADDR_FLASH_SECTOR_3_BANK1) &&
 8000d94:	4a22      	ldr	r2, [pc, #136]	@ (8000e20 <GetSector+0xb4>)
 8000d96:	4402      	add	r2, r0
         (Address >= ADDR_FLASH_SECTOR_2_BANK1)) ||
        ((Address < ADDR_FLASH_SECTOR_3_BANK2) &&
 8000d98:	4b22      	ldr	r3, [pc, #136]	@ (8000e24 <GetSector+0xb8>)
 8000d9a:	4403      	add	r3, r0
    if (((Address < ADDR_FLASH_SECTOR_3_BANK1) &&
 8000d9c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8000da0:	bf28      	it	cs
 8000da2:	f5b2 3f00 	cmpcs.w	r2, #131072	@ 0x20000
 8000da6:	d32d      	bcc.n	8000e04 <GetSector+0x98>
         (Address >= ADDR_FLASH_SECTOR_2_BANK2)))
  {
    sector = FLASH_SECTOR_2;
  }
  else
    if (((Address < ADDR_FLASH_SECTOR_4_BANK1) &&
 8000da8:	4a1f      	ldr	r2, [pc, #124]	@ (8000e28 <GetSector+0xbc>)
 8000daa:	4402      	add	r2, r0
         (Address >= ADDR_FLASH_SECTOR_3_BANK1)) ||
        ((Address < ADDR_FLASH_SECTOR_4_BANK2) &&
 8000dac:	4b1f      	ldr	r3, [pc, #124]	@ (8000e2c <GetSector+0xc0>)
 8000dae:	4403      	add	r3, r0
    if (((Address < ADDR_FLASH_SECTOR_4_BANK1) &&
 8000db0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8000db4:	bf28      	it	cs
 8000db6:	f5b2 3f00 	cmpcs.w	r2, #131072	@ 0x20000
 8000dba:	d325      	bcc.n	8000e08 <GetSector+0x9c>
         (Address >= ADDR_FLASH_SECTOR_3_BANK2)))
  {
    sector = FLASH_SECTOR_3;
  }
  else
    if (((Address < ADDR_FLASH_SECTOR_5_BANK1) &&
 8000dbc:	4a1c      	ldr	r2, [pc, #112]	@ (8000e30 <GetSector+0xc4>)
 8000dbe:	4402      	add	r2, r0
         (Address >= ADDR_FLASH_SECTOR_4_BANK1)) ||
        ((Address < ADDR_FLASH_SECTOR_5_BANK2) &&
 8000dc0:	4b1c      	ldr	r3, [pc, #112]	@ (8000e34 <GetSector+0xc8>)
 8000dc2:	4403      	add	r3, r0
    if (((Address < ADDR_FLASH_SECTOR_5_BANK1) &&
 8000dc4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8000dc8:	bf28      	it	cs
 8000dca:	f5b2 3f00 	cmpcs.w	r2, #131072	@ 0x20000
 8000dce:	d31d      	bcc.n	8000e0c <GetSector+0xa0>
         (Address >= ADDR_FLASH_SECTOR_4_BANK2)))
  {
    sector = FLASH_SECTOR_4;
  }
  else
    if (((Address < ADDR_FLASH_SECTOR_6_BANK1) &&
 8000dd0:	4a19      	ldr	r2, [pc, #100]	@ (8000e38 <GetSector+0xcc>)
 8000dd2:	4402      	add	r2, r0
         (Address >= ADDR_FLASH_SECTOR_5_BANK1)) ||
        ((Address < ADDR_FLASH_SECTOR_6_BANK2) &&
 8000dd4:	4b19      	ldr	r3, [pc, #100]	@ (8000e3c <GetSector+0xd0>)
 8000dd6:	4403      	add	r3, r0
    if (((Address < ADDR_FLASH_SECTOR_6_BANK1) &&
 8000dd8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8000ddc:	bf28      	it	cs
 8000dde:	f5b2 3f00 	cmpcs.w	r2, #131072	@ 0x20000
 8000de2:	d315      	bcc.n	8000e10 <GetSector+0xa4>
         (Address >= ADDR_FLASH_SECTOR_5_BANK2)))
  {
    sector = FLASH_SECTOR_5;
  }
  else
    if (((Address < ADDR_FLASH_SECTOR_7_BANK1) &&
 8000de4:	4a16      	ldr	r2, [pc, #88]	@ (8000e40 <GetSector+0xd4>)
 8000de6:	4402      	add	r2, r0
         (Address >= ADDR_FLASH_SECTOR_6_BANK1)) ||
        ((Address < ADDR_FLASH_SECTOR_7_BANK2) &&
 8000de8:	4b16      	ldr	r3, [pc, #88]	@ (8000e44 <GetSector+0xd8>)
 8000dea:	4403      	add	r3, r0
    if (((Address < ADDR_FLASH_SECTOR_7_BANK1) &&
 8000dec:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8000df0:	bf28      	it	cs
 8000df2:	f5b2 3f00 	cmpcs.w	r2, #131072	@ 0x20000
 8000df6:	d20d      	bcs.n	8000e14 <GetSector+0xa8>
         (Address >= ADDR_FLASH_SECTOR_6_BANK2)))
  {
    sector = FLASH_SECTOR_6;
 8000df8:	2006      	movs	r0, #6
 8000dfa:	4770      	bx	lr
    sector = FLASH_SECTOR_0;
 8000dfc:	2000      	movs	r0, #0
 8000dfe:	4770      	bx	lr
    sector = FLASH_SECTOR_1;
 8000e00:	2001      	movs	r0, #1
 8000e02:	4770      	bx	lr
    sector = FLASH_SECTOR_2;
 8000e04:	2002      	movs	r0, #2
 8000e06:	4770      	bx	lr
    sector = FLASH_SECTOR_3;
 8000e08:	2003      	movs	r0, #3
 8000e0a:	4770      	bx	lr
    sector = FLASH_SECTOR_4;
 8000e0c:	2004      	movs	r0, #4
 8000e0e:	4770      	bx	lr
    sector = FLASH_SECTOR_5;
 8000e10:	2005      	movs	r0, #5
 8000e12:	4770      	bx	lr
    if (((Address < ADDR_FLASH_SECTOR_0_BANK2) &&
         (Address >= ADDR_FLASH_SECTOR_7_BANK1)) || ((Address < FLASH_END_ADDR)
                                                     && (Address >=
                                                         ADDR_FLASH_SECTOR_7_BANK2)))
  {
    sector = FLASH_SECTOR_7;
 8000e14:	2007      	movs	r0, #7
  {
    sector = FLASH_SECTOR_7;
  }

  return sector;
}
 8000e16:	4770      	bx	lr
 8000e18:	f7fe0000 	.word	0xf7fe0000
 8000e1c:	f7ee0000 	.word	0xf7ee0000
 8000e20:	f7fc0000 	.word	0xf7fc0000
 8000e24:	f7ec0000 	.word	0xf7ec0000
 8000e28:	f7fa0000 	.word	0xf7fa0000
 8000e2c:	f7ea0000 	.word	0xf7ea0000
 8000e30:	f7f80000 	.word	0xf7f80000
 8000e34:	f7e80000 	.word	0xf7e80000
 8000e38:	f7f60000 	.word	0xf7f60000
 8000e3c:	f7e60000 	.word	0xf7e60000
 8000e40:	f7f40000 	.word	0xf7f40000
 8000e44:	f7e40000 	.word	0xf7e40000

08000e48 <Flash_If_Init>:
{
 8000e48:	b508      	push	{r3, lr}
  HAL_FLASH_Unlock();
 8000e4a:	f000 fa37 	bl	80012bc <HAL_FLASH_Unlock>
}
 8000e4e:	2000      	movs	r0, #0
 8000e50:	bd08      	pop	{r3, pc}

08000e52 <Flash_If_DeInit>:
{
 8000e52:	b508      	push	{r3, lr}
  HAL_FLASH_Lock();
 8000e54:	f000 fa60 	bl	8001318 <HAL_FLASH_Lock>
}
 8000e58:	2000      	movs	r0, #0
 8000e5a:	bd08      	pop	{r3, pc}

08000e5c <Flash_If_Erase>:
{
 8000e5c:	b530      	push	{r4, r5, lr}
 8000e5e:	b087      	sub	sp, #28
  uint32_t startsector = 0, sectorerror = 0;
 8000e60:	2500      	movs	r5, #0
 8000e62:	9505      	str	r5, [sp, #20]
  startsector = GetSector(Add);
 8000e64:	f7ff ff82 	bl	8000d6c <GetSector>
  eraseinitstruct.TypeErase = FLASH_TYPEERASE_SECTORS;
 8000e68:	9500      	str	r5, [sp, #0]
  eraseinitstruct.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 8000e6a:	2320      	movs	r3, #32
 8000e6c:	9304      	str	r3, [sp, #16]
  eraseinitstruct.Banks = FLASH_BANK_1;
 8000e6e:	2301      	movs	r3, #1
 8000e70:	9301      	str	r3, [sp, #4]
  eraseinitstruct.Sector = startsector;
 8000e72:	9002      	str	r0, [sp, #8]
  eraseinitstruct.NbSectors = 1;
 8000e74:	9303      	str	r3, [sp, #12]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000e76:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000e7a:	f3bf 8f6f 	isb	sy
__STATIC_FORCEINLINE void SCB_DisableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    __DSB();
    __ISB();
    SCB->CCR &= ~(uint32_t)SCB_CCR_IC_Msk;  /* disable I-Cache */
 8000e7e:	4c15      	ldr	r4, [pc, #84]	@ (8000ed4 <Flash_If_Erase+0x78>)
 8000e80:	6963      	ldr	r3, [r4, #20]
 8000e82:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8000e86:	6163      	str	r3, [r4, #20]
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8000e88:	f8c4 5250 	str.w	r5, [r4, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8000e8c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000e90:	f3bf 8f6f 	isb	sy
  status = HAL_FLASHEx_Erase(&eraseinitstruct, &sectorerror);
 8000e94:	a905      	add	r1, sp, #20
 8000e96:	4668      	mov	r0, sp
 8000e98:	f000 fba4 	bl	80015e4 <HAL_FLASHEx_Erase>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8000e9c:	6963      	ldr	r3, [r4, #20]
 8000e9e:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8000ea2:	d111      	bne.n	8000ec8 <Flash_If_Erase+0x6c>
  __ASM volatile ("dsb 0xF":::"memory");
 8000ea4:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000ea8:	f3bf 8f6f 	isb	sy
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8000eac:	f8c4 5250 	str.w	r5, [r4, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8000eb0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000eb4:	f3bf 8f6f 	isb	sy
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8000eb8:	6962      	ldr	r2, [r4, #20]
 8000eba:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8000ebe:	6162      	str	r2, [r4, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8000ec0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000ec4:	f3bf 8f6f 	isb	sy
  if (status != HAL_OK)
 8000ec8:	b908      	cbnz	r0, 8000ece <Flash_If_Erase+0x72>
}
 8000eca:	b007      	add	sp, #28
 8000ecc:	bd30      	pop	{r4, r5, pc}
    return 1;
 8000ece:	2001      	movs	r0, #1
 8000ed0:	e7fb      	b.n	8000eca <Flash_If_Erase+0x6e>
 8000ed2:	bf00      	nop
 8000ed4:	e000ed00 	.word	0xe000ed00

08000ed8 <Flash_If_Write>:
{
 8000ed8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8000edc:	4680      	mov	r8, r0
 8000ede:	460f      	mov	r7, r1
 8000ee0:	4691      	mov	r9, r2
  __ASM volatile ("dsb 0xF":::"memory");
 8000ee2:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000ee6:	f3bf 8f6f 	isb	sy
    SCB->CCR &= ~(uint32_t)SCB_CCR_IC_Msk;  /* disable I-Cache */
 8000eea:	4b21      	ldr	r3, [pc, #132]	@ (8000f70 <Flash_If_Write+0x98>)
 8000eec:	695a      	ldr	r2, [r3, #20]
 8000eee:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8000ef2:	615a      	str	r2, [r3, #20]
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8000ef4:	2400      	movs	r4, #0
 8000ef6:	f8c3 4250 	str.w	r4, [r3, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8000efa:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000efe:	f3bf 8f6f 	isb	sy
  for (i = 0; i < Len; i += 32)
 8000f02:	e000      	b.n	8000f06 <Flash_If_Write+0x2e>
 8000f04:	3420      	adds	r4, #32
 8000f06:	454c      	cmp	r4, r9
 8000f08:	d213      	bcs.n	8000f32 <Flash_If_Write+0x5a>
        (FLASH_TYPEPROGRAM_FLASHWORD, (uint32_t) (dest + i),
 8000f0a:	193d      	adds	r5, r7, r4
         (uint32_t) (src + i)) == HAL_OK)
 8000f0c:	eb08 0604 	add.w	r6, r8, r4
    if (HAL_FLASH_Program
 8000f10:	4632      	mov	r2, r6
 8000f12:	4629      	mov	r1, r5
 8000f14:	2001      	movs	r0, #1
 8000f16:	f000 fa97 	bl	8001448 <HAL_FLASH_Program>
 8000f1a:	bb20      	cbnz	r0, 8000f66 <Flash_If_Write+0x8e>
      if (*(uint64_t *) (src + i) != *(uint64_t *) (dest + i))
 8000f1c:	f858 0004 	ldr.w	r0, [r8, r4]
 8000f20:	6872      	ldr	r2, [r6, #4]
 8000f22:	5939      	ldr	r1, [r7, r4]
 8000f24:	686b      	ldr	r3, [r5, #4]
 8000f26:	429a      	cmp	r2, r3
 8000f28:	bf08      	it	eq
 8000f2a:	4288      	cmpeq	r0, r1
 8000f2c:	d0ea      	beq.n	8000f04 <Flash_If_Write+0x2c>
        return 2;
 8000f2e:	2002      	movs	r0, #2
 8000f30:	e01a      	b.n	8000f68 <Flash_If_Write+0x90>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8000f32:	4b0f      	ldr	r3, [pc, #60]	@ (8000f70 <Flash_If_Write+0x98>)
 8000f34:	695b      	ldr	r3, [r3, #20]
 8000f36:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8000f3a:	d117      	bne.n	8000f6c <Flash_If_Write+0x94>
  __ASM volatile ("dsb 0xF":::"memory");
 8000f3c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000f40:	f3bf 8f6f 	isb	sy
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8000f44:	4b0a      	ldr	r3, [pc, #40]	@ (8000f70 <Flash_If_Write+0x98>)
 8000f46:	2000      	movs	r0, #0
 8000f48:	f8c3 0250 	str.w	r0, [r3, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8000f4c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000f50:	f3bf 8f6f 	isb	sy
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8000f54:	695a      	ldr	r2, [r3, #20]
 8000f56:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8000f5a:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8000f5c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000f60:	f3bf 8f6f 	isb	sy
}
 8000f64:	e000      	b.n	8000f68 <Flash_If_Write+0x90>
      return 1;
 8000f66:	2001      	movs	r0, #1
}
 8000f68:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  return 0;
 8000f6c:	2000      	movs	r0, #0
 8000f6e:	e7fb      	b.n	8000f68 <Flash_If_Write+0x90>
 8000f70:	e000ed00 	.word	0xe000ed00

08000f74 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8000f74:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8000fb0 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8000f78:	f7ff fc1c 	bl	80007b4 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000f7c:	f7ff fb96 	bl	80006ac <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000f80:	480c      	ldr	r0, [pc, #48]	@ (8000fb4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000f82:	490d      	ldr	r1, [pc, #52]	@ (8000fb8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000f84:	4a0d      	ldr	r2, [pc, #52]	@ (8000fbc <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000f86:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000f88:	e002      	b.n	8000f90 <LoopCopyDataInit>

08000f8a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000f8a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000f8c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000f8e:	3304      	adds	r3, #4

08000f90 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000f90:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000f92:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000f94:	d3f9      	bcc.n	8000f8a <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000f96:	4a0a      	ldr	r2, [pc, #40]	@ (8000fc0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000f98:	4c0a      	ldr	r4, [pc, #40]	@ (8000fc4 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000f9a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000f9c:	e001      	b.n	8000fa2 <LoopFillZerobss>

08000f9e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000f9e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000fa0:	3204      	adds	r2, #4

08000fa2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000fa2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000fa4:	d3fb      	bcc.n	8000f9e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000fa6:	f006 fc49 	bl	800783c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000faa:	f7ff fd49 	bl	8000a40 <main>
  bx  lr
 8000fae:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000fb0:	2407fffc 	.word	0x2407fffc
  ldr r0, =_sdata
 8000fb4:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8000fb8:	2400015c 	.word	0x2400015c
  ldr r2, =_sidata
 8000fbc:	08008318 	.word	0x08008318
  ldr r2, =_sbss
 8000fc0:	2400015c 	.word	0x2400015c
  ldr r4, =_ebss
 8000fc4:	24001288 	.word	0x24001288

08000fc8 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000fc8:	e7fe      	b.n	8000fc8 <ADC3_IRQHandler>
	...

08000fcc <HAL_InitTick>:
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8000fcc:	4b10      	ldr	r3, [pc, #64]	@ (8001010 <HAL_InitTick+0x44>)
 8000fce:	781b      	ldrb	r3, [r3, #0]
 8000fd0:	b90b      	cbnz	r3, 8000fd6 <HAL_InitTick+0xa>
  {
    return HAL_ERROR;
 8000fd2:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8000fd4:	4770      	bx	lr
{
 8000fd6:	b510      	push	{r4, lr}
 8000fd8:	4604      	mov	r4, r0
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8000fda:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000fde:	fbb0 f3f3 	udiv	r3, r0, r3
 8000fe2:	4a0c      	ldr	r2, [pc, #48]	@ (8001014 <HAL_InitTick+0x48>)
 8000fe4:	6810      	ldr	r0, [r2, #0]
 8000fe6:	fbb0 f0f3 	udiv	r0, r0, r3
 8000fea:	f000 f8d7 	bl	800119c <HAL_SYSTICK_Config>
 8000fee:	b968      	cbnz	r0, 800100c <HAL_InitTick+0x40>
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ff0:	2c0f      	cmp	r4, #15
 8000ff2:	d901      	bls.n	8000ff8 <HAL_InitTick+0x2c>
    return HAL_ERROR;
 8000ff4:	2001      	movs	r0, #1
 8000ff6:	e00a      	b.n	800100e <HAL_InitTick+0x42>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ff8:	2200      	movs	r2, #0
 8000ffa:	4621      	mov	r1, r4
 8000ffc:	f04f 30ff 	mov.w	r0, #4294967295
 8001000:	f000 f8b8 	bl	8001174 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001004:	4b04      	ldr	r3, [pc, #16]	@ (8001018 <HAL_InitTick+0x4c>)
 8001006:	601c      	str	r4, [r3, #0]
  return HAL_OK;
 8001008:	2000      	movs	r0, #0
 800100a:	e000      	b.n	800100e <HAL_InitTick+0x42>
      return HAL_ERROR;
 800100c:	2001      	movs	r0, #1
}
 800100e:	bd10      	pop	{r4, pc}
 8001010:	24000024 	.word	0x24000024
 8001014:	24000004 	.word	0x24000004
 8001018:	24000028 	.word	0x24000028

0800101c <HAL_Init>:
{
 800101c:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800101e:	2003      	movs	r0, #3
 8001020:	f000 f896 	bl	8001150 <HAL_NVIC_SetPriorityGrouping>
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001024:	f001 fef4 	bl	8002e10 <HAL_RCC_GetSysClockFreq>
 8001028:	490f      	ldr	r1, [pc, #60]	@ (8001068 <HAL_Init+0x4c>)
 800102a:	698b      	ldr	r3, [r1, #24]
 800102c:	f3c3 2303 	ubfx	r3, r3, #8, #4
 8001030:	4a0e      	ldr	r2, [pc, #56]	@ (800106c <HAL_Init+0x50>)
 8001032:	5cd3      	ldrb	r3, [r2, r3]
 8001034:	f003 031f 	and.w	r3, r3, #31
 8001038:	40d8      	lsrs	r0, r3
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800103a:	698b      	ldr	r3, [r1, #24]
 800103c:	f003 030f 	and.w	r3, r3, #15
 8001040:	5cd3      	ldrb	r3, [r2, r3]
 8001042:	f003 031f 	and.w	r3, r3, #31
 8001046:	fa20 f303 	lsr.w	r3, r0, r3
 800104a:	4a09      	ldr	r2, [pc, #36]	@ (8001070 <HAL_Init+0x54>)
 800104c:	6013      	str	r3, [r2, #0]
  SystemCoreClock = common_system_clock;
 800104e:	4b09      	ldr	r3, [pc, #36]	@ (8001074 <HAL_Init+0x58>)
 8001050:	6018      	str	r0, [r3, #0]
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001052:	2000      	movs	r0, #0
 8001054:	f7ff ffba 	bl	8000fcc <HAL_InitTick>
 8001058:	b110      	cbz	r0, 8001060 <HAL_Init+0x44>
    return HAL_ERROR;
 800105a:	2401      	movs	r4, #1
}
 800105c:	4620      	mov	r0, r4
 800105e:	bd10      	pop	{r4, pc}
 8001060:	4604      	mov	r4, r0
  HAL_MspInit();
 8001062:	f7ff fd6f 	bl	8000b44 <HAL_MspInit>
  return HAL_OK;
 8001066:	e7f9      	b.n	800105c <HAL_Init+0x40>
 8001068:	58024400 	.word	0x58024400
 800106c:	08008134 	.word	0x08008134
 8001070:	24000000 	.word	0x24000000
 8001074:	24000004 	.word	0x24000004

08001078 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 8001078:	4b03      	ldr	r3, [pc, #12]	@ (8001088 <HAL_IncTick+0x10>)
 800107a:	781b      	ldrb	r3, [r3, #0]
 800107c:	4a03      	ldr	r2, [pc, #12]	@ (800108c <HAL_IncTick+0x14>)
 800107e:	6811      	ldr	r1, [r2, #0]
 8001080:	440b      	add	r3, r1
 8001082:	6013      	str	r3, [r2, #0]
}
 8001084:	4770      	bx	lr
 8001086:	bf00      	nop
 8001088:	24000024 	.word	0x24000024
 800108c:	24000234 	.word	0x24000234

08001090 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8001090:	4b01      	ldr	r3, [pc, #4]	@ (8001098 <HAL_GetTick+0x8>)
 8001092:	6818      	ldr	r0, [r3, #0]
}
 8001094:	4770      	bx	lr
 8001096:	bf00      	nop
 8001098:	24000234 	.word	0x24000234

0800109c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800109c:	b538      	push	{r3, r4, r5, lr}
 800109e:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80010a0:	f7ff fff6 	bl	8001090 <HAL_GetTick>
 80010a4:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80010a6:	f1b4 3fff 	cmp.w	r4, #4294967295
 80010aa:	d002      	beq.n	80010b2 <HAL_Delay+0x16>
  {
    wait += (uint32_t)(uwTickFreq);
 80010ac:	4b04      	ldr	r3, [pc, #16]	@ (80010c0 <HAL_Delay+0x24>)
 80010ae:	781b      	ldrb	r3, [r3, #0]
 80010b0:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80010b2:	f7ff ffed 	bl	8001090 <HAL_GetTick>
 80010b6:	1b40      	subs	r0, r0, r5
 80010b8:	42a0      	cmp	r0, r4
 80010ba:	d3fa      	bcc.n	80010b2 <HAL_Delay+0x16>
  {
  }
}
 80010bc:	bd38      	pop	{r3, r4, r5, pc}
 80010be:	bf00      	nop
 80010c0:	24000024 	.word	0x24000024

080010c4 <HAL_GetREVID>:
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
   return((DBGMCU->IDCODE) >> 16);
 80010c4:	4b01      	ldr	r3, [pc, #4]	@ (80010cc <HAL_GetREVID+0x8>)
 80010c6:	6818      	ldr	r0, [r3, #0]
}
 80010c8:	0c00      	lsrs	r0, r0, #16
 80010ca:	4770      	bx	lr
 80010cc:	5c001000 	.word	0x5c001000

080010d0 <__NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 80010d0:	2800      	cmp	r0, #0
 80010d2:	db07      	blt.n	80010e4 <__NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80010d4:	f000 021f 	and.w	r2, r0, #31
 80010d8:	0940      	lsrs	r0, r0, #5
 80010da:	2301      	movs	r3, #1
 80010dc:	4093      	lsls	r3, r2
 80010de:	4a02      	ldr	r2, [pc, #8]	@ (80010e8 <__NVIC_EnableIRQ+0x18>)
 80010e0:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
}
 80010e4:	4770      	bx	lr
 80010e6:	bf00      	nop
 80010e8:	e000e100 	.word	0xe000e100

080010ec <__NVIC_SetPriority>:
  if ((int32_t)(IRQn) >= 0)
 80010ec:	2800      	cmp	r0, #0
 80010ee:	db04      	blt.n	80010fa <__NVIC_SetPriority+0xe>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010f0:	0109      	lsls	r1, r1, #4
 80010f2:	b2c9      	uxtb	r1, r1
 80010f4:	4b04      	ldr	r3, [pc, #16]	@ (8001108 <__NVIC_SetPriority+0x1c>)
 80010f6:	5419      	strb	r1, [r3, r0]
 80010f8:	4770      	bx	lr
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010fa:	f000 000f 	and.w	r0, r0, #15
 80010fe:	0109      	lsls	r1, r1, #4
 8001100:	b2c9      	uxtb	r1, r1
 8001102:	4b02      	ldr	r3, [pc, #8]	@ (800110c <__NVIC_SetPriority+0x20>)
 8001104:	5419      	strb	r1, [r3, r0]
}
 8001106:	4770      	bx	lr
 8001108:	e000e400 	.word	0xe000e400
 800110c:	e000ed14 	.word	0xe000ed14

08001110 <NVIC_EncodePriority>:
{
 8001110:	b500      	push	{lr}
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001112:	f000 0007 	and.w	r0, r0, #7
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001116:	f1c0 0c07 	rsb	ip, r0, #7
 800111a:	f1bc 0f04 	cmp.w	ip, #4
 800111e:	bf28      	it	cs
 8001120:	f04f 0c04 	movcs.w	ip, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001124:	1d03      	adds	r3, r0, #4
 8001126:	2b06      	cmp	r3, #6
 8001128:	d90f      	bls.n	800114a <NVIC_EncodePriority+0x3a>
 800112a:	1ec3      	subs	r3, r0, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800112c:	f04f 3eff 	mov.w	lr, #4294967295
 8001130:	fa0e f00c 	lsl.w	r0, lr, ip
 8001134:	ea21 0100 	bic.w	r1, r1, r0
 8001138:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800113a:	fa0e fe03 	lsl.w	lr, lr, r3
 800113e:	ea22 020e 	bic.w	r2, r2, lr
}
 8001142:	ea41 0002 	orr.w	r0, r1, r2
 8001146:	f85d fb04 	ldr.w	pc, [sp], #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800114a:	2300      	movs	r3, #0
 800114c:	e7ee      	b.n	800112c <NVIC_EncodePriority+0x1c>
	...

08001150 <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001150:	4906      	ldr	r1, [pc, #24]	@ (800116c <HAL_NVIC_SetPriorityGrouping+0x1c>)
 8001152:	68cb      	ldr	r3, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001154:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8001158:	041b      	lsls	r3, r3, #16
 800115a:	0c1b      	lsrs	r3, r3, #16
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800115c:	0200      	lsls	r0, r0, #8
 800115e:	f400 60e0 	and.w	r0, r0, #1792	@ 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001162:	4303      	orrs	r3, r0
  reg_value  =  (reg_value                                   |
 8001164:	4a02      	ldr	r2, [pc, #8]	@ (8001170 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8001166:	431a      	orrs	r2, r3
  SCB->AIRCR =  reg_value;
 8001168:	60ca      	str	r2, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 800116a:	4770      	bx	lr
 800116c:	e000ed00 	.word	0xe000ed00
 8001170:	05fa0000 	.word	0x05fa0000

08001174 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001174:	b510      	push	{r4, lr}
 8001176:	4604      	mov	r4, r0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001178:	4b05      	ldr	r3, [pc, #20]	@ (8001190 <HAL_NVIC_SetPriority+0x1c>)
 800117a:	68d8      	ldr	r0, [r3, #12]
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800117c:	f3c0 2002 	ubfx	r0, r0, #8, #3
 8001180:	f7ff ffc6 	bl	8001110 <NVIC_EncodePriority>
 8001184:	4601      	mov	r1, r0
 8001186:	4620      	mov	r0, r4
 8001188:	f7ff ffb0 	bl	80010ec <__NVIC_SetPriority>
}
 800118c:	bd10      	pop	{r4, pc}
 800118e:	bf00      	nop
 8001190:	e000ed00 	.word	0xe000ed00

08001194 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001194:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001196:	f7ff ff9b 	bl	80010d0 <__NVIC_EnableIRQ>
}
 800119a:	bd08      	pop	{r3, pc}

0800119c <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800119c:	3801      	subs	r0, #1
 800119e:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 80011a2:	d20b      	bcs.n	80011bc <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80011a4:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 80011a8:	6158      	str	r0, [r3, #20]
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011aa:	4a05      	ldr	r2, [pc, #20]	@ (80011c0 <HAL_SYSTICK_Config+0x24>)
 80011ac:	21f0      	movs	r1, #240	@ 0xf0
 80011ae:	f882 1023 	strb.w	r1, [r2, #35]	@ 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80011b2:	2000      	movs	r0, #0
 80011b4:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80011b6:	2207      	movs	r2, #7
 80011b8:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80011ba:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 80011bc:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80011be:	4770      	bx	lr
 80011c0:	e000ed00 	.word	0xe000ed00

080011c4 <HAL_CRC_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 80011c4:	2800      	cmp	r0, #0
 80011c6:	d038      	beq.n	800123a <HAL_CRC_Init+0x76>
{
 80011c8:	b510      	push	{r4, lr}
 80011ca:	4604      	mov	r4, r0
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 80011cc:	7f43      	ldrb	r3, [r0, #29]
 80011ce:	b31b      	cbz	r3, 8001218 <HAL_CRC_Init+0x54>
    hcrc->Lock = HAL_UNLOCKED;
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 80011d0:	2302      	movs	r3, #2
 80011d2:	7763      	strb	r3, [r4, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 80011d4:	7923      	ldrb	r3, [r4, #4]
 80011d6:	bb1b      	cbnz	r3, 8001220 <HAL_CRC_Init+0x5c>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 80011d8:	6823      	ldr	r3, [r4, #0]
 80011da:	4a19      	ldr	r2, [pc, #100]	@ (8001240 <HAL_CRC_Init+0x7c>)
 80011dc:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 80011de:	6822      	ldr	r2, [r4, #0]
 80011e0:	6893      	ldr	r3, [r2, #8]
 80011e2:	f023 0318 	bic.w	r3, r3, #24
 80011e6:	6093      	str	r3, [r2, #8]
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 80011e8:	7963      	ldrb	r3, [r4, #5]
 80011ea:	bb13      	cbnz	r3, 8001232 <HAL_CRC_Init+0x6e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 80011ec:	6823      	ldr	r3, [r4, #0]
 80011ee:	f04f 32ff 	mov.w	r2, #4294967295
 80011f2:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 80011f4:	6822      	ldr	r2, [r4, #0]
 80011f6:	6893      	ldr	r3, [r2, #8]
 80011f8:	f023 0360 	bic.w	r3, r3, #96	@ 0x60
 80011fc:	6961      	ldr	r1, [r4, #20]
 80011fe:	430b      	orrs	r3, r1
 8001200:	6093      	str	r3, [r2, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8001202:	6822      	ldr	r2, [r4, #0]
 8001204:	6893      	ldr	r3, [r2, #8]
 8001206:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800120a:	69a1      	ldr	r1, [r4, #24]
 800120c:	430b      	orrs	r3, r1
 800120e:	6093      	str	r3, [r2, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8001210:	2301      	movs	r3, #1
 8001212:	7763      	strb	r3, [r4, #29]

  /* Return function status */
  return HAL_OK;
 8001214:	2000      	movs	r0, #0
}
 8001216:	bd10      	pop	{r4, pc}
    hcrc->Lock = HAL_UNLOCKED;
 8001218:	7703      	strb	r3, [r0, #28]
    HAL_CRC_MspInit(hcrc);
 800121a:	f7ff fca5 	bl	8000b68 <HAL_CRC_MspInit>
 800121e:	e7d7      	b.n	80011d0 <HAL_CRC_Init+0xc>
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 8001220:	68e2      	ldr	r2, [r4, #12]
 8001222:	68a1      	ldr	r1, [r4, #8]
 8001224:	4620      	mov	r0, r4
 8001226:	f000 f80d 	bl	8001244 <HAL_CRCEx_Polynomial_Set>
 800122a:	2800      	cmp	r0, #0
 800122c:	d0dc      	beq.n	80011e8 <HAL_CRC_Init+0x24>
      return HAL_ERROR;
 800122e:	2001      	movs	r0, #1
 8001230:	e7f1      	b.n	8001216 <HAL_CRC_Init+0x52>
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 8001232:	6823      	ldr	r3, [r4, #0]
 8001234:	6922      	ldr	r2, [r4, #16]
 8001236:	611a      	str	r2, [r3, #16]
 8001238:	e7dc      	b.n	80011f4 <HAL_CRC_Init+0x30>
    return HAL_ERROR;
 800123a:	2001      	movs	r0, #1
}
 800123c:	4770      	bx	lr
 800123e:	bf00      	nop
 8001240:	04c11db7 	.word	0x04c11db7

08001244 <HAL_CRCEx_Polynomial_Set>:

  /* Check the parameters */
  assert_param(IS_CRC_POL_LENGTH(PolyLength));

  /* Ensure that the generating polynomial is odd */
  if ((Pol & (uint32_t)(0x1U)) ==  0U)
 8001244:	f011 0f01 	tst.w	r1, #1
 8001248:	d030      	beq.n	80012ac <HAL_CRCEx_Polynomial_Set+0x68>
{
 800124a:	b410      	push	{r4}
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 800124c:	231f      	movs	r3, #31
     * definition. HAL_ERROR is reported if Pol degree is
     * larger than that indicated by PolyLength.
     * Look for MSB position: msb will contain the degree of
     *  the second to the largest polynomial member. E.g., for
     *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
    while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 800124e:	461c      	mov	r4, r3
 8001250:	3b01      	subs	r3, #1
 8001252:	b134      	cbz	r4, 8001262 <HAL_CRCEx_Polynomial_Set+0x1e>
 8001254:	f003 0c1f 	and.w	ip, r3, #31
 8001258:	fa21 fc0c 	lsr.w	ip, r1, ip
 800125c:	f01c 0f01 	tst.w	ip, #1
 8001260:	d0f5      	beq.n	800124e <HAL_CRCEx_Polynomial_Set+0xa>
    {
    }

    switch (PolyLength)
 8001262:	2a18      	cmp	r2, #24
 8001264:	d824      	bhi.n	80012b0 <HAL_CRCEx_Polynomial_Set+0x6c>
 8001266:	e8df f002 	tbb	[pc, r2]
 800126a:	230f      	.short	0x230f
 800126c:	23232323 	.word	0x23232323
 8001270:	231d2323 	.word	0x231d2323
 8001274:	23232323 	.word	0x23232323
 8001278:	23192323 	.word	0x23192323
 800127c:	23232323 	.word	0x23232323
 8001280:	2323      	.short	0x2323
 8001282:	0d          	.byte	0x0d
 8001283:	00          	.byte	0x00
    {

      case CRC_POLYLENGTH_7B:
        if (msb >= HAL_CRC_LENGTH_7B)
 8001284:	2b06      	cmp	r3, #6
 8001286:	d817      	bhi.n	80012b8 <HAL_CRCEx_Polynomial_Set+0x74>
    }
  }
  if (status == HAL_OK)
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 8001288:	6803      	ldr	r3, [r0, #0]
 800128a:	6159      	str	r1, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 800128c:	6801      	ldr	r1, [r0, #0]
 800128e:	688b      	ldr	r3, [r1, #8]
 8001290:	f023 0318 	bic.w	r3, r3, #24
 8001294:	4313      	orrs	r3, r2
 8001296:	608b      	str	r3, [r1, #8]
 8001298:	2000      	movs	r0, #0
 800129a:	e00a      	b.n	80012b2 <HAL_CRCEx_Polynomial_Set+0x6e>
        if (msb >= HAL_CRC_LENGTH_8B)
 800129c:	2b07      	cmp	r3, #7
 800129e:	d9f3      	bls.n	8001288 <HAL_CRCEx_Polynomial_Set+0x44>
          status =   HAL_ERROR;
 80012a0:	2001      	movs	r0, #1
 80012a2:	e006      	b.n	80012b2 <HAL_CRCEx_Polynomial_Set+0x6e>
        if (msb >= HAL_CRC_LENGTH_16B)
 80012a4:	2b0f      	cmp	r3, #15
 80012a6:	d9ef      	bls.n	8001288 <HAL_CRCEx_Polynomial_Set+0x44>
          status =   HAL_ERROR;
 80012a8:	2001      	movs	r0, #1
 80012aa:	e002      	b.n	80012b2 <HAL_CRCEx_Polynomial_Set+0x6e>
    status =  HAL_ERROR;
 80012ac:	2001      	movs	r0, #1
  }
  /* Return function status */
  return status;
}
 80012ae:	4770      	bx	lr
    switch (PolyLength)
 80012b0:	2001      	movs	r0, #1
}
 80012b2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80012b6:	4770      	bx	lr
          status =   HAL_ERROR;
 80012b8:	2001      	movs	r0, #1
 80012ba:	e7fa      	b.n	80012b2 <HAL_CRCEx_Polynomial_Set+0x6e>

080012bc <HAL_FLASH_Unlock>:
  * @brief  Unlock the FLASH control registers access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
  if(READ_BIT(FLASH->CR1, FLASH_CR_LOCK) != 0U)
 80012bc:	4b14      	ldr	r3, [pc, #80]	@ (8001310 <HAL_FLASH_Unlock+0x54>)
 80012be:	68db      	ldr	r3, [r3, #12]
 80012c0:	f013 0f01 	tst.w	r3, #1
 80012c4:	d009      	beq.n	80012da <HAL_FLASH_Unlock+0x1e>
  {
    /* Authorize the FLASH Bank1 Registers access */
    WRITE_REG(FLASH->KEYR1, FLASH_KEY1);
 80012c6:	4b12      	ldr	r3, [pc, #72]	@ (8001310 <HAL_FLASH_Unlock+0x54>)
 80012c8:	4a12      	ldr	r2, [pc, #72]	@ (8001314 <HAL_FLASH_Unlock+0x58>)
 80012ca:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR1, FLASH_KEY2);
 80012cc:	f102 3288 	add.w	r2, r2, #2290649224	@ 0x88888888
 80012d0:	605a      	str	r2, [r3, #4]

    /* Verify Flash Bank1 is unlocked */
    if (READ_BIT(FLASH->CR1, FLASH_CR_LOCK) != 0U)
 80012d2:	68db      	ldr	r3, [r3, #12]
 80012d4:	f013 0f01 	tst.w	r3, #1
 80012d8:	d114      	bne.n	8001304 <HAL_FLASH_Unlock+0x48>
      return HAL_ERROR;
    }
  }

#if defined (DUAL_BANK)
  if(READ_BIT(FLASH->CR2, FLASH_CR_LOCK) != 0U)
 80012da:	4b0d      	ldr	r3, [pc, #52]	@ (8001310 <HAL_FLASH_Unlock+0x54>)
 80012dc:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
 80012e0:	f013 0f01 	tst.w	r3, #1
 80012e4:	d010      	beq.n	8001308 <HAL_FLASH_Unlock+0x4c>
  {
    /* Authorize the FLASH Bank2 Registers access */
    WRITE_REG(FLASH->KEYR2, FLASH_KEY1);
 80012e6:	4b0a      	ldr	r3, [pc, #40]	@ (8001310 <HAL_FLASH_Unlock+0x54>)
 80012e8:	4a0a      	ldr	r2, [pc, #40]	@ (8001314 <HAL_FLASH_Unlock+0x58>)
 80012ea:	f8c3 2104 	str.w	r2, [r3, #260]	@ 0x104
    WRITE_REG(FLASH->KEYR2, FLASH_KEY2);
 80012ee:	f102 3288 	add.w	r2, r2, #2290649224	@ 0x88888888
 80012f2:	f8c3 2104 	str.w	r2, [r3, #260]	@ 0x104

    /* Verify Flash Bank2 is unlocked */
    if (READ_BIT(FLASH->CR2, FLASH_CR_LOCK) != 0U)
 80012f6:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
 80012fa:	f013 0f01 	tst.w	r3, #1
 80012fe:	d105      	bne.n	800130c <HAL_FLASH_Unlock+0x50>
      return HAL_ERROR;
    }
  }
#endif /* DUAL_BANK */

  return HAL_OK;
 8001300:	2000      	movs	r0, #0
 8001302:	4770      	bx	lr
      return HAL_ERROR;
 8001304:	2001      	movs	r0, #1
 8001306:	4770      	bx	lr
  return HAL_OK;
 8001308:	2000      	movs	r0, #0
 800130a:	4770      	bx	lr
      return HAL_ERROR;
 800130c:	2001      	movs	r0, #1
}
 800130e:	4770      	bx	lr
 8001310:	52002000 	.word	0x52002000
 8001314:	45670123 	.word	0x45670123

08001318 <HAL_FLASH_Lock>:
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
  /* Set the LOCK Bit to lock the FLASH Bank1 Control Register access */
  SET_BIT(FLASH->CR1, FLASH_CR_LOCK);
 8001318:	4b0d      	ldr	r3, [pc, #52]	@ (8001350 <HAL_FLASH_Lock+0x38>)
 800131a:	68da      	ldr	r2, [r3, #12]
 800131c:	f042 0201 	orr.w	r2, r2, #1
 8001320:	60da      	str	r2, [r3, #12]

  /* Verify Flash Bank1 is locked */
  if (READ_BIT(FLASH->CR1, FLASH_CR_LOCK) == 0U)
 8001322:	68db      	ldr	r3, [r3, #12]
 8001324:	f013 0f01 	tst.w	r3, #1
 8001328:	d00d      	beq.n	8001346 <HAL_FLASH_Lock+0x2e>
    return HAL_ERROR;
  }

#if defined (DUAL_BANK)
  /* Set the LOCK Bit to lock the FLASH Bank2 Control Register access */
  SET_BIT(FLASH->CR2, FLASH_CR_LOCK);
 800132a:	4b09      	ldr	r3, [pc, #36]	@ (8001350 <HAL_FLASH_Lock+0x38>)
 800132c:	f8d3 210c 	ldr.w	r2, [r3, #268]	@ 0x10c
 8001330:	f042 0201 	orr.w	r2, r2, #1
 8001334:	f8c3 210c 	str.w	r2, [r3, #268]	@ 0x10c

  /* Verify Flash Bank2 is locked */
  if (READ_BIT(FLASH->CR2, FLASH_CR_LOCK) == 0U)
 8001338:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
 800133c:	f013 0f01 	tst.w	r3, #1
 8001340:	d003      	beq.n	800134a <HAL_FLASH_Lock+0x32>
  {
    return HAL_ERROR;
  }
#endif /* DUAL_BANK */

  return HAL_OK;
 8001342:	2000      	movs	r0, #0
 8001344:	4770      	bx	lr
    return HAL_ERROR;
 8001346:	2001      	movs	r0, #1
 8001348:	4770      	bx	lr
    return HAL_ERROR;
 800134a:	2001      	movs	r0, #1
}
 800134c:	4770      	bx	lr
 800134e:	bf00      	nop
 8001350:	52002000 	.word	0x52002000

08001354 <FLASH_WaitForLastOperation>:
  * @param  Timeout maximum flash operation timeout
  * @param  Bank flash FLASH_BANK_1 or FLASH_BANK_2
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout, uint32_t Bank)
{
 8001354:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001356:	4605      	mov	r5, r0
 8001358:	460e      	mov	r6, r1
     Even if the FLASH operation fails, the QW flag will be reset and an error
     flag will be set */

  uint32_t bsyflag = FLASH_FLAG_QW_BANK1;
  uint32_t errorflag = 0;
  uint32_t tickstart = HAL_GetTick();
 800135a:	f7ff fe99 	bl	8001090 <HAL_GetTick>
 800135e:	4607      	mov	r7, r0

  assert_param(IS_FLASH_BANK_EXCLUSIVE(Bank));

#if defined (DUAL_BANK)

  if (Bank == FLASH_BANK_2)
 8001360:	2e02      	cmp	r6, #2
 8001362:	d009      	beq.n	8001378 <FLASH_WaitForLastOperation+0x24>
  uint32_t bsyflag = FLASH_FLAG_QW_BANK1;
 8001364:	2404      	movs	r4, #4
 8001366:	e014      	b.n	8001392 <FLASH_WaitForLastOperation+0x3e>

  while(__HAL_FLASH_GET_FLAG(bsyflag))
  {
    if(Timeout != HAL_MAX_DELAY)
    {
      if(((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8001368:	f7ff fe92 	bl	8001090 <HAL_GetTick>
 800136c:	1bc0      	subs	r0, r0, r7
 800136e:	42a8      	cmp	r0, r5
 8001370:	d85d      	bhi.n	800142e <FLASH_WaitForLastOperation+0xda>
 8001372:	b975      	cbnz	r5, 8001392 <FLASH_WaitForLastOperation+0x3e>
      {
        return HAL_TIMEOUT;
 8001374:	2003      	movs	r0, #3
 8001376:	e04a      	b.n	800140e <FLASH_WaitForLastOperation+0xba>
    bsyflag = FLASH_FLAG_QW_BANK2;
 8001378:	4c30      	ldr	r4, [pc, #192]	@ (800143c <FLASH_WaitForLastOperation+0xe8>)
 800137a:	e00a      	b.n	8001392 <FLASH_WaitForLastOperation+0x3e>
  while(__HAL_FLASH_GET_FLAG(bsyflag))
 800137c:	4b30      	ldr	r3, [pc, #192]	@ (8001440 <FLASH_WaitForLastOperation+0xec>)
 800137e:	691b      	ldr	r3, [r3, #16]
 8001380:	ea34 0303 	bics.w	r3, r4, r3
 8001384:	bf0c      	ite	eq
 8001386:	2301      	moveq	r3, #1
 8001388:	2300      	movne	r3, #0
 800138a:	b17b      	cbz	r3, 80013ac <FLASH_WaitForLastOperation+0x58>
    if(Timeout != HAL_MAX_DELAY)
 800138c:	f1b5 3fff 	cmp.w	r5, #4294967295
 8001390:	d1ea      	bne.n	8001368 <FLASH_WaitForLastOperation+0x14>
  while(__HAL_FLASH_GET_FLAG(bsyflag))
 8001392:	2c00      	cmp	r4, #0
 8001394:	daf2      	bge.n	800137c <FLASH_WaitForLastOperation+0x28>
 8001396:	4b2a      	ldr	r3, [pc, #168]	@ (8001440 <FLASH_WaitForLastOperation+0xec>)
 8001398:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 800139c:	ea24 0303 	bic.w	r3, r4, r3
 80013a0:	f033 4300 	bics.w	r3, r3, #2147483648	@ 0x80000000
 80013a4:	bf0c      	ite	eq
 80013a6:	2301      	moveq	r3, #1
 80013a8:	2300      	movne	r3, #0
 80013aa:	e7ee      	b.n	800138a <FLASH_WaitForLastOperation+0x36>
      }
    }
  }

  /* Get Error Flags */
  if (Bank == FLASH_BANK_1)
 80013ac:	2e01      	cmp	r6, #1
 80013ae:	d01c      	beq.n	80013ea <FLASH_WaitForLastOperation+0x96>
    errorflag = FLASH->SR1 & FLASH_FLAG_ALL_ERRORS_BANK1;
  }
#if defined (DUAL_BANK)
  else
  {
    errorflag = (FLASH->SR2 & FLASH_FLAG_ALL_ERRORS_BANK2) | 0x80000000U;
 80013b0:	4b23      	ldr	r3, [pc, #140]	@ (8001440 <FLASH_WaitForLastOperation+0xec>)
 80013b2:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 80013b6:	f023 4368 	bic.w	r3, r3, #3892314112	@ 0xe8000000
 80013ba:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80013be:	0c5b      	lsrs	r3, r3, #17
 80013c0:	045b      	lsls	r3, r3, #17
 80013c2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
  }
#endif /* DUAL_BANK */

  /* In case of error reported in Flash SR1 or SR2 register */
  if((errorflag & 0x7FFFFFFFU) != 0U)
 80013c6:	f033 4100 	bics.w	r1, r3, #2147483648	@ 0x80000000
 80013ca:	d117      	bne.n	80013fc <FLASH_WaitForLastOperation+0xa8>

    return HAL_ERROR;
  }

  /* Check FLASH End of Operation flag  */
  if(Bank == FLASH_BANK_1)
 80013cc:	2e01      	cmp	r6, #1
 80013ce:	d023      	beq.n	8001418 <FLASH_WaitForLastOperation+0xc4>
    }
  }
#if defined (DUAL_BANK)
  else
  {
    if (__HAL_FLASH_GET_FLAG_BANK2(FLASH_FLAG_EOP_BANK2))
 80013d0:	4b1b      	ldr	r3, [pc, #108]	@ (8001440 <FLASH_WaitForLastOperation+0xec>)
 80013d2:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 80013d6:	f413 3f80 	tst.w	r3, #65536	@ 0x10000
 80013da:	d02c      	beq.n	8001436 <FLASH_WaitForLastOperation+0xe2>
    {
      /* Clear FLASH End of Operation pending bit */
      __HAL_FLASH_CLEAR_FLAG_BANK2(FLASH_FLAG_EOP_BANK2);
 80013dc:	4b18      	ldr	r3, [pc, #96]	@ (8001440 <FLASH_WaitForLastOperation+0xec>)
 80013de:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80013e2:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114
    }
  }
#endif /* DUAL_BANK */

  return HAL_OK;
 80013e6:	2000      	movs	r0, #0
 80013e8:	e011      	b.n	800140e <FLASH_WaitForLastOperation+0xba>
    errorflag = FLASH->SR1 & FLASH_FLAG_ALL_ERRORS_BANK1;
 80013ea:	4b15      	ldr	r3, [pc, #84]	@ (8001440 <FLASH_WaitForLastOperation+0xec>)
 80013ec:	691b      	ldr	r3, [r3, #16]
 80013ee:	f023 4368 	bic.w	r3, r3, #3892314112	@ 0xe8000000
 80013f2:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80013f6:	0c5b      	lsrs	r3, r3, #17
 80013f8:	045b      	lsls	r3, r3, #17
 80013fa:	e7e4      	b.n	80013c6 <FLASH_WaitForLastOperation+0x72>
    pFlash.ErrorCode |= errorflag;
 80013fc:	4811      	ldr	r0, [pc, #68]	@ (8001444 <FLASH_WaitForLastOperation+0xf0>)
 80013fe:	6982      	ldr	r2, [r0, #24]
 8001400:	431a      	orrs	r2, r3
 8001402:	6182      	str	r2, [r0, #24]
    __HAL_FLASH_CLEAR_FLAG(errorflag);
 8001404:	2b00      	cmp	r3, #0
 8001406:	db03      	blt.n	8001410 <FLASH_WaitForLastOperation+0xbc>
 8001408:	4a0d      	ldr	r2, [pc, #52]	@ (8001440 <FLASH_WaitForLastOperation+0xec>)
 800140a:	6153      	str	r3, [r2, #20]
    return HAL_ERROR;
 800140c:	2001      	movs	r0, #1
}
 800140e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    __HAL_FLASH_CLEAR_FLAG(errorflag);
 8001410:	4b0b      	ldr	r3, [pc, #44]	@ (8001440 <FLASH_WaitForLastOperation+0xec>)
 8001412:	f8c3 1114 	str.w	r1, [r3, #276]	@ 0x114
 8001416:	e7f9      	b.n	800140c <FLASH_WaitForLastOperation+0xb8>
    if (__HAL_FLASH_GET_FLAG_BANK1(FLASH_FLAG_EOP_BANK1))
 8001418:	4b09      	ldr	r3, [pc, #36]	@ (8001440 <FLASH_WaitForLastOperation+0xec>)
 800141a:	691b      	ldr	r3, [r3, #16]
 800141c:	f413 3f80 	tst.w	r3, #65536	@ 0x10000
 8001420:	d007      	beq.n	8001432 <FLASH_WaitForLastOperation+0xde>
      __HAL_FLASH_CLEAR_FLAG_BANK1(FLASH_FLAG_EOP_BANK1);
 8001422:	4b07      	ldr	r3, [pc, #28]	@ (8001440 <FLASH_WaitForLastOperation+0xec>)
 8001424:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001428:	615a      	str	r2, [r3, #20]
  return HAL_OK;
 800142a:	2000      	movs	r0, #0
 800142c:	e7ef      	b.n	800140e <FLASH_WaitForLastOperation+0xba>
        return HAL_TIMEOUT;
 800142e:	2003      	movs	r0, #3
 8001430:	e7ed      	b.n	800140e <FLASH_WaitForLastOperation+0xba>
  return HAL_OK;
 8001432:	2000      	movs	r0, #0
 8001434:	e7eb      	b.n	800140e <FLASH_WaitForLastOperation+0xba>
 8001436:	2000      	movs	r0, #0
 8001438:	e7e9      	b.n	800140e <FLASH_WaitForLastOperation+0xba>
 800143a:	bf00      	nop
 800143c:	80000004 	.word	0x80000004
 8001440:	52002000 	.word	0x52002000
 8001444:	24000238 	.word	0x24000238

08001448 <HAL_FLASH_Program>:
  __HAL_LOCK(&pFlash);
 8001448:	4b2d      	ldr	r3, [pc, #180]	@ (8001500 <HAL_FLASH_Program+0xb8>)
 800144a:	7d1b      	ldrb	r3, [r3, #20]
 800144c:	2b01      	cmp	r3, #1
 800144e:	d053      	beq.n	80014f8 <HAL_FLASH_Program+0xb0>
{
 8001450:	b570      	push	{r4, r5, r6, lr}
 8001452:	460d      	mov	r5, r1
 8001454:	4614      	mov	r4, r2
  __HAL_LOCK(&pFlash);
 8001456:	4b2a      	ldr	r3, [pc, #168]	@ (8001500 <HAL_FLASH_Program+0xb8>)
 8001458:	2201      	movs	r2, #1
 800145a:	751a      	strb	r2, [r3, #20]
  if(IS_FLASH_PROGRAM_ADDRESS_BANK1(FlashAddress))
 800145c:	f101 4378 	add.w	r3, r1, #4160749568	@ 0xf8000000
 8001460:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8001464:	d33a      	bcc.n	80014dc <HAL_FLASH_Program+0x94>
  else if(IS_FLASH_PROGRAM_ADDRESS_BANK2(FlashAddress))
 8001466:	f1a1 6101 	sub.w	r1, r1, #135266304	@ 0x8100000
 800146a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800146e:	d245      	bcs.n	80014fc <HAL_FLASH_Program+0xb4>
    bank = FLASH_BANK_2;
 8001470:	2602      	movs	r6, #2
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001472:	4b23      	ldr	r3, [pc, #140]	@ (8001500 <HAL_FLASH_Program+0xb8>)
 8001474:	2200      	movs	r2, #0
 8001476:	619a      	str	r2, [r3, #24]
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE, bank);
 8001478:	4631      	mov	r1, r6
 800147a:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800147e:	f7ff ff69 	bl	8001354 <FLASH_WaitForLastOperation>
  if(status == HAL_OK)
 8001482:	bb38      	cbnz	r0, 80014d4 <HAL_FLASH_Program+0x8c>
    if(bank == FLASH_BANK_1)
 8001484:	2e01      	cmp	r6, #1
 8001486:	d02b      	beq.n	80014e0 <HAL_FLASH_Program+0x98>
      SET_BIT(FLASH->CR2, FLASH_CR_PG);
 8001488:	4a1e      	ldr	r2, [pc, #120]	@ (8001504 <HAL_FLASH_Program+0xbc>)
 800148a:	f8d2 310c 	ldr.w	r3, [r2, #268]	@ 0x10c
 800148e:	f043 0302 	orr.w	r3, r3, #2
 8001492:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
  __ASM volatile ("isb 0xF":::"memory");
 8001496:	f3bf 8f6f 	isb	sy
  __ASM volatile ("dsb 0xF":::"memory");
 800149a:	f3bf 8f4f 	dsb	sy
  uint8_t row_index = FLASH_NB_32BITWORD_IN_FLASHWORD;
 800149e:	2308      	movs	r3, #8
        *dest_addr = *src_addr;
 80014a0:	f854 2b04 	ldr.w	r2, [r4], #4
 80014a4:	f845 2b04 	str.w	r2, [r5], #4
        row_index--;
 80014a8:	3b01      	subs	r3, #1
     } while (row_index != 0U);
 80014aa:	f013 03ff 	ands.w	r3, r3, #255	@ 0xff
 80014ae:	d1f7      	bne.n	80014a0 <HAL_FLASH_Program+0x58>
  __ASM volatile ("isb 0xF":::"memory");
 80014b0:	f3bf 8f6f 	isb	sy
  __ASM volatile ("dsb 0xF":::"memory");
 80014b4:	f3bf 8f4f 	dsb	sy
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE, bank);
 80014b8:	4631      	mov	r1, r6
 80014ba:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80014be:	f7ff ff49 	bl	8001354 <FLASH_WaitForLastOperation>
      if(bank == FLASH_BANK_1)
 80014c2:	2e01      	cmp	r6, #1
 80014c4:	d012      	beq.n	80014ec <HAL_FLASH_Program+0xa4>
        CLEAR_BIT(FLASH->CR2, FLASH_CR_PG);
 80014c6:	4a0f      	ldr	r2, [pc, #60]	@ (8001504 <HAL_FLASH_Program+0xbc>)
 80014c8:	f8d2 310c 	ldr.w	r3, [r2, #268]	@ 0x10c
 80014cc:	f023 0302 	bic.w	r3, r3, #2
 80014d0:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
  __HAL_UNLOCK(&pFlash);
 80014d4:	4b0a      	ldr	r3, [pc, #40]	@ (8001500 <HAL_FLASH_Program+0xb8>)
 80014d6:	2200      	movs	r2, #0
 80014d8:	751a      	strb	r2, [r3, #20]
}
 80014da:	bd70      	pop	{r4, r5, r6, pc}
    bank = FLASH_BANK_1;
 80014dc:	2601      	movs	r6, #1
 80014de:	e7c8      	b.n	8001472 <HAL_FLASH_Program+0x2a>
        SET_BIT(FLASH->CR1, FLASH_CR_PG);
 80014e0:	4a08      	ldr	r2, [pc, #32]	@ (8001504 <HAL_FLASH_Program+0xbc>)
 80014e2:	68d3      	ldr	r3, [r2, #12]
 80014e4:	f043 0302 	orr.w	r3, r3, #2
 80014e8:	60d3      	str	r3, [r2, #12]
 80014ea:	e7d4      	b.n	8001496 <HAL_FLASH_Program+0x4e>
        CLEAR_BIT(FLASH->CR1, FLASH_CR_PG);
 80014ec:	4a05      	ldr	r2, [pc, #20]	@ (8001504 <HAL_FLASH_Program+0xbc>)
 80014ee:	68d3      	ldr	r3, [r2, #12]
 80014f0:	f023 0302 	bic.w	r3, r3, #2
 80014f4:	60d3      	str	r3, [r2, #12]
 80014f6:	e7ed      	b.n	80014d4 <HAL_FLASH_Program+0x8c>
  __HAL_LOCK(&pFlash);
 80014f8:	2002      	movs	r0, #2
}
 80014fa:	4770      	bx	lr
    return HAL_ERROR;
 80014fc:	2001      	movs	r0, #1
 80014fe:	e7ec      	b.n	80014da <HAL_FLASH_Program+0x92>
 8001500:	24000238 	.word	0x24000238
 8001504:	52002000 	.word	0x52002000

08001508 <FLASH_MassErase>:
#endif /* FLASH_CR_PSIZE */
  assert_param(IS_FLASH_BANK(Banks));

#if defined (DUAL_BANK)
  /* Flash Mass Erase */
  if((Banks & FLASH_BANK_BOTH) == FLASH_BANK_BOTH)
 8001508:	f001 0303 	and.w	r3, r1, #3
 800150c:	2b03      	cmp	r3, #3
 800150e:	d024      	beq.n	800155a <FLASH_MassErase+0x52>
  }
  else
#endif /* DUAL_BANK */
  {
    /* Proceed to erase Flash Bank  */
    if((Banks & FLASH_BANK_1) == FLASH_BANK_1)
 8001510:	f011 0f01 	tst.w	r1, #1
 8001514:	d00b      	beq.n	800152e <FLASH_MassErase+0x26>
    {
#if defined (FLASH_CR_PSIZE)
      /* Set Program/erase VoltageRange for Bank1 */
      FLASH->CR1 &= (~FLASH_CR_PSIZE);
 8001516:	4b1d      	ldr	r3, [pc, #116]	@ (800158c <FLASH_MassErase+0x84>)
 8001518:	68da      	ldr	r2, [r3, #12]
 800151a:	f022 0230 	bic.w	r2, r2, #48	@ 0x30
 800151e:	60da      	str	r2, [r3, #12]
      FLASH->CR1 |=  VoltageRange;
 8001520:	68da      	ldr	r2, [r3, #12]
 8001522:	4302      	orrs	r2, r0
 8001524:	60da      	str	r2, [r3, #12]
#endif /* FLASH_CR_PSIZE */

      /* Erase Bank1 */
      FLASH->CR1 |= (FLASH_CR_BER | FLASH_CR_START);
 8001526:	68da      	ldr	r2, [r3, #12]
 8001528:	f042 0288 	orr.w	r2, r2, #136	@ 0x88
 800152c:	60da      	str	r2, [r3, #12]
    }

#if defined (DUAL_BANK)
    if((Banks & FLASH_BANK_2) == FLASH_BANK_2)
 800152e:	f011 0f02 	tst.w	r1, #2
 8001532:	d011      	beq.n	8001558 <FLASH_MassErase+0x50>
    {
#if defined (FLASH_CR_PSIZE)
      /* Set Program/erase VoltageRange for Bank2 */
      FLASH->CR2 &= (~FLASH_CR_PSIZE);
 8001534:	4b15      	ldr	r3, [pc, #84]	@ (800158c <FLASH_MassErase+0x84>)
 8001536:	f8d3 210c 	ldr.w	r2, [r3, #268]	@ 0x10c
 800153a:	f022 0230 	bic.w	r2, r2, #48	@ 0x30
 800153e:	f8c3 210c 	str.w	r2, [r3, #268]	@ 0x10c
      FLASH->CR2 |= VoltageRange;
 8001542:	f8d3 210c 	ldr.w	r2, [r3, #268]	@ 0x10c
 8001546:	4302      	orrs	r2, r0
 8001548:	f8c3 210c 	str.w	r2, [r3, #268]	@ 0x10c
#endif /* FLASH_CR_PSIZE */

      /* Erase Bank2 */
      FLASH->CR2 |= (FLASH_CR_BER | FLASH_CR_START);
 800154c:	f8d3 210c 	ldr.w	r2, [r3, #268]	@ 0x10c
 8001550:	f042 0288 	orr.w	r2, r2, #136	@ 0x88
 8001554:	f8c3 210c 	str.w	r2, [r3, #268]	@ 0x10c
    }
#endif /* DUAL_BANK */
  }
}
 8001558:	4770      	bx	lr
    FLASH->CR1 &= (~FLASH_CR_PSIZE);
 800155a:	4b0c      	ldr	r3, [pc, #48]	@ (800158c <FLASH_MassErase+0x84>)
 800155c:	68da      	ldr	r2, [r3, #12]
 800155e:	f022 0230 	bic.w	r2, r2, #48	@ 0x30
 8001562:	60da      	str	r2, [r3, #12]
    FLASH->CR2 &= (~FLASH_CR_PSIZE);
 8001564:	f8d3 210c 	ldr.w	r2, [r3, #268]	@ 0x10c
 8001568:	f022 0230 	bic.w	r2, r2, #48	@ 0x30
 800156c:	f8c3 210c 	str.w	r2, [r3, #268]	@ 0x10c
    FLASH->CR1 |= VoltageRange;
 8001570:	68da      	ldr	r2, [r3, #12]
 8001572:	4302      	orrs	r2, r0
 8001574:	60da      	str	r2, [r3, #12]
    FLASH->CR2 |= VoltageRange;
 8001576:	f8d3 210c 	ldr.w	r2, [r3, #268]	@ 0x10c
 800157a:	4302      	orrs	r2, r0
 800157c:	f8c3 210c 	str.w	r2, [r3, #268]	@ 0x10c
    FLASH->OPTCR |= FLASH_OPTCR_MER;
 8001580:	699a      	ldr	r2, [r3, #24]
 8001582:	f042 0210 	orr.w	r2, r2, #16
 8001586:	619a      	str	r2, [r3, #24]
 8001588:	4770      	bx	lr
 800158a:	bf00      	nop
 800158c:	52002000 	.word	0x52002000

08001590 <FLASH_Erase_Sector>:
  *            @arg FLASH_VOLTAGE_RANGE_4 : Flash program/erase by 64 bits
  *
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint32_t Banks, uint32_t VoltageRange)
{
 8001590:	b410      	push	{r4}
  assert_param(IS_VOLTAGERANGE(VoltageRange));
#else
  UNUSED(VoltageRange);
#endif /* FLASH_CR_PSIZE */

  if((Banks & FLASH_BANK_1) == FLASH_BANK_1)
 8001592:	f011 0f01 	tst.w	r1, #1
 8001596:	d00c      	beq.n	80015b2 <FLASH_Erase_Sector+0x22>
  {
#if defined (FLASH_CR_PSIZE)
    /* Reset Program/erase VoltageRange and Sector Number for Bank1 */
    FLASH->CR1 &= ~(FLASH_CR_PSIZE | FLASH_CR_SNB);
 8001598:	4c11      	ldr	r4, [pc, #68]	@ (80015e0 <FLASH_Erase_Sector+0x50>)
 800159a:	68e3      	ldr	r3, [r4, #12]
 800159c:	f423 63e6 	bic.w	r3, r3, #1840	@ 0x730
 80015a0:	60e3      	str	r3, [r4, #12]

    FLASH->CR1 |= (FLASH_CR_SER | VoltageRange | (Sector << FLASH_CR_SNB_Pos) | FLASH_CR_START);
 80015a2:	68e3      	ldr	r3, [r4, #12]
 80015a4:	ea42 2c00 	orr.w	ip, r2, r0, lsl #8
 80015a8:	ea43 030c 	orr.w	r3, r3, ip
 80015ac:	f043 0384 	orr.w	r3, r3, #132	@ 0x84
 80015b0:	60e3      	str	r3, [r4, #12]
    FLASH->CR1 |= (FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos) | FLASH_CR_START);
#endif /* FLASH_CR_PSIZE */
  }

#if defined (DUAL_BANK)
  if((Banks & FLASH_BANK_2) == FLASH_BANK_2)
 80015b2:	f011 0f02 	tst.w	r1, #2
 80015b6:	d00f      	beq.n	80015d8 <FLASH_Erase_Sector+0x48>
  {
#if defined (FLASH_CR_PSIZE)
    /* Reset Program/erase VoltageRange and Sector Number for Bank2 */
    FLASH->CR2 &= ~(FLASH_CR_PSIZE | FLASH_CR_SNB);
 80015b8:	4909      	ldr	r1, [pc, #36]	@ (80015e0 <FLASH_Erase_Sector+0x50>)
 80015ba:	f8d1 310c 	ldr.w	r3, [r1, #268]	@ 0x10c
 80015be:	f423 63e6 	bic.w	r3, r3, #1840	@ 0x730
 80015c2:	f8c1 310c 	str.w	r3, [r1, #268]	@ 0x10c

    FLASH->CR2 |= (FLASH_CR_SER | VoltageRange  | (Sector << FLASH_CR_SNB_Pos) | FLASH_CR_START);
 80015c6:	f8d1 310c 	ldr.w	r3, [r1, #268]	@ 0x10c
 80015ca:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 80015ce:	4313      	orrs	r3, r2
 80015d0:	f043 0384 	orr.w	r3, r3, #132	@ 0x84
 80015d4:	f8c1 310c 	str.w	r3, [r1, #268]	@ 0x10c

    FLASH->CR2 |= (FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos) | FLASH_CR_START);
#endif /* FLASH_CR_PSIZE */
  }
#endif /* DUAL_BANK */
}
 80015d8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80015dc:	4770      	bx	lr
 80015de:	bf00      	nop
 80015e0:	52002000 	.word	0x52002000

080015e4 <HAL_FLASHEx_Erase>:
{
 80015e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(&pFlash);
 80015e6:	4b47      	ldr	r3, [pc, #284]	@ (8001704 <HAL_FLASHEx_Erase+0x120>)
 80015e8:	7d1b      	ldrb	r3, [r3, #20]
 80015ea:	2b01      	cmp	r3, #1
 80015ec:	f000 8088 	beq.w	8001700 <HAL_FLASHEx_Erase+0x11c>
 80015f0:	4604      	mov	r4, r0
 80015f2:	460f      	mov	r7, r1
 80015f4:	4b43      	ldr	r3, [pc, #268]	@ (8001704 <HAL_FLASHEx_Erase+0x120>)
 80015f6:	2201      	movs	r2, #1
 80015f8:	751a      	strb	r2, [r3, #20]
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80015fa:	2200      	movs	r2, #0
 80015fc:	619a      	str	r2, [r3, #24]
  if((pEraseInit->Banks & FLASH_BANK_1) == FLASH_BANK_1)
 80015fe:	6843      	ldr	r3, [r0, #4]
 8001600:	f013 0f01 	tst.w	r3, #1
 8001604:	d10d      	bne.n	8001622 <HAL_FLASHEx_Erase+0x3e>
  HAL_StatusTypeDef status = HAL_OK;
 8001606:	2500      	movs	r5, #0
  if((pEraseInit->Banks & FLASH_BANK_2) == FLASH_BANK_2)
 8001608:	6863      	ldr	r3, [r4, #4]
 800160a:	f013 0f02 	tst.w	r3, #2
 800160e:	d112      	bne.n	8001636 <HAL_FLASHEx_Erase+0x52>
  if(status == HAL_OK)
 8001610:	b9cd      	cbnz	r5, 8001646 <HAL_FLASHEx_Erase+0x62>
    if(pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8001612:	6823      	ldr	r3, [r4, #0]
 8001614:	2b01      	cmp	r3, #1
 8001616:	d01b      	beq.n	8001650 <HAL_FLASHEx_Erase+0x6c>
      *SectorError = 0xFFFFFFFFU;
 8001618:	f04f 33ff 	mov.w	r3, #4294967295
 800161c:	603b      	str	r3, [r7, #0]
      for(sector_index = pEraseInit->Sector; sector_index < (pEraseInit->NbSectors + pEraseInit->Sector); sector_index++)
 800161e:	68a6      	ldr	r6, [r4, #8]
 8001620:	e04c      	b.n	80016bc <HAL_FLASHEx_Erase+0xd8>
    if(FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE, FLASH_BANK_1) != HAL_OK)
 8001622:	2101      	movs	r1, #1
 8001624:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8001628:	f7ff fe94 	bl	8001354 <FLASH_WaitForLastOperation>
 800162c:	4605      	mov	r5, r0
 800162e:	2800      	cmp	r0, #0
 8001630:	d0ea      	beq.n	8001608 <HAL_FLASHEx_Erase+0x24>
      status = HAL_ERROR;
 8001632:	2501      	movs	r5, #1
 8001634:	e7e8      	b.n	8001608 <HAL_FLASHEx_Erase+0x24>
    if(FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE, FLASH_BANK_2) != HAL_OK)
 8001636:	2102      	movs	r1, #2
 8001638:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800163c:	f7ff fe8a 	bl	8001354 <FLASH_WaitForLastOperation>
 8001640:	2800      	cmp	r0, #0
 8001642:	d0e5      	beq.n	8001610 <HAL_FLASHEx_Erase+0x2c>
      status = HAL_ERROR;
 8001644:	2501      	movs	r5, #1
  __HAL_UNLOCK(&pFlash);
 8001646:	4b2f      	ldr	r3, [pc, #188]	@ (8001704 <HAL_FLASHEx_Erase+0x120>)
 8001648:	2200      	movs	r2, #0
 800164a:	751a      	strb	r2, [r3, #20]
}
 800164c:	4628      	mov	r0, r5
 800164e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      FLASH_MassErase(pEraseInit->VoltageRange, pEraseInit->Banks);
 8001650:	6861      	ldr	r1, [r4, #4]
 8001652:	6920      	ldr	r0, [r4, #16]
 8001654:	f7ff ff58 	bl	8001508 <FLASH_MassErase>
      if((pEraseInit->Banks & FLASH_BANK_1) == FLASH_BANK_1)
 8001658:	6863      	ldr	r3, [r4, #4]
 800165a:	f013 0f01 	tst.w	r3, #1
 800165e:	d112      	bne.n	8001686 <HAL_FLASHEx_Erase+0xa2>
      if((pEraseInit->Banks & FLASH_BANK_2) == FLASH_BANK_2)
 8001660:	6863      	ldr	r3, [r4, #4]
 8001662:	f013 0f02 	tst.w	r3, #2
 8001666:	d0ee      	beq.n	8001646 <HAL_FLASHEx_Erase+0x62>
        if(FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE, FLASH_BANK_2) != HAL_OK)
 8001668:	2102      	movs	r1, #2
 800166a:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800166e:	f7ff fe71 	bl	8001354 <FLASH_WaitForLastOperation>
 8001672:	b100      	cbz	r0, 8001676 <HAL_FLASHEx_Erase+0x92>
          status = HAL_ERROR;
 8001674:	2501      	movs	r5, #1
        FLASH->CR2 &= (~FLASH_CR_BER);
 8001676:	4a24      	ldr	r2, [pc, #144]	@ (8001708 <HAL_FLASHEx_Erase+0x124>)
 8001678:	f8d2 310c 	ldr.w	r3, [r2, #268]	@ 0x10c
 800167c:	f023 0308 	bic.w	r3, r3, #8
 8001680:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
 8001684:	e7df      	b.n	8001646 <HAL_FLASHEx_Erase+0x62>
        if(FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE, FLASH_BANK_1) != HAL_OK)
 8001686:	2101      	movs	r1, #1
 8001688:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800168c:	f7ff fe62 	bl	8001354 <FLASH_WaitForLastOperation>
 8001690:	b100      	cbz	r0, 8001694 <HAL_FLASHEx_Erase+0xb0>
          status = HAL_ERROR;
 8001692:	2501      	movs	r5, #1
        FLASH->CR1 &= (~FLASH_CR_BER);
 8001694:	4a1c      	ldr	r2, [pc, #112]	@ (8001708 <HAL_FLASHEx_Erase+0x124>)
 8001696:	68d3      	ldr	r3, [r2, #12]
 8001698:	f023 0308 	bic.w	r3, r3, #8
 800169c:	60d3      	str	r3, [r2, #12]
 800169e:	e7df      	b.n	8001660 <HAL_FLASHEx_Erase+0x7c>
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE, FLASH_BANK_1);
 80016a0:	2101      	movs	r1, #1
 80016a2:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80016a6:	f7ff fe55 	bl	8001354 <FLASH_WaitForLastOperation>
 80016aa:	4605      	mov	r5, r0
          FLASH->CR1 &= (~(FLASH_CR_SER | FLASH_CR_SNB));
 80016ac:	4a16      	ldr	r2, [pc, #88]	@ (8001708 <HAL_FLASHEx_Erase+0x124>)
 80016ae:	68d1      	ldr	r1, [r2, #12]
 80016b0:	4b16      	ldr	r3, [pc, #88]	@ (800170c <HAL_FLASHEx_Erase+0x128>)
 80016b2:	400b      	ands	r3, r1
 80016b4:	60d3      	str	r3, [r2, #12]
 80016b6:	e00f      	b.n	80016d8 <HAL_FLASHEx_Erase+0xf4>
        if(status != HAL_OK)
 80016b8:	bb05      	cbnz	r5, 80016fc <HAL_FLASHEx_Erase+0x118>
      for(sector_index = pEraseInit->Sector; sector_index < (pEraseInit->NbSectors + pEraseInit->Sector); sector_index++)
 80016ba:	3601      	adds	r6, #1
 80016bc:	68e3      	ldr	r3, [r4, #12]
 80016be:	68a2      	ldr	r2, [r4, #8]
 80016c0:	4413      	add	r3, r2
 80016c2:	42b3      	cmp	r3, r6
 80016c4:	d9bf      	bls.n	8001646 <HAL_FLASHEx_Erase+0x62>
        FLASH_Erase_Sector(sector_index, pEraseInit->Banks, pEraseInit->VoltageRange);
 80016c6:	6922      	ldr	r2, [r4, #16]
 80016c8:	6861      	ldr	r1, [r4, #4]
 80016ca:	4630      	mov	r0, r6
 80016cc:	f7ff ff60 	bl	8001590 <FLASH_Erase_Sector>
        if((pEraseInit->Banks & FLASH_BANK_1) == FLASH_BANK_1)
 80016d0:	6863      	ldr	r3, [r4, #4]
 80016d2:	f013 0f01 	tst.w	r3, #1
 80016d6:	d1e3      	bne.n	80016a0 <HAL_FLASHEx_Erase+0xbc>
        if((pEraseInit->Banks & FLASH_BANK_2) == FLASH_BANK_2)
 80016d8:	6863      	ldr	r3, [r4, #4]
 80016da:	f013 0f02 	tst.w	r3, #2
 80016de:	d0eb      	beq.n	80016b8 <HAL_FLASHEx_Erase+0xd4>
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE, FLASH_BANK_2);
 80016e0:	2102      	movs	r1, #2
 80016e2:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80016e6:	f7ff fe35 	bl	8001354 <FLASH_WaitForLastOperation>
 80016ea:	4605      	mov	r5, r0
          FLASH->CR2 &= (~(FLASH_CR_SER | FLASH_CR_SNB));
 80016ec:	4a06      	ldr	r2, [pc, #24]	@ (8001708 <HAL_FLASHEx_Erase+0x124>)
 80016ee:	f8d2 110c 	ldr.w	r1, [r2, #268]	@ 0x10c
 80016f2:	4b06      	ldr	r3, [pc, #24]	@ (800170c <HAL_FLASHEx_Erase+0x128>)
 80016f4:	400b      	ands	r3, r1
 80016f6:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
 80016fa:	e7dd      	b.n	80016b8 <HAL_FLASHEx_Erase+0xd4>
          *SectorError = sector_index;
 80016fc:	603e      	str	r6, [r7, #0]
          break;
 80016fe:	e7a2      	b.n	8001646 <HAL_FLASHEx_Erase+0x62>
  __HAL_LOCK(&pFlash);
 8001700:	2502      	movs	r5, #2
 8001702:	e7a3      	b.n	800164c <HAL_FLASHEx_Erase+0x68>
 8001704:	24000238 	.word	0x24000238
 8001708:	52002000 	.word	0x52002000
 800170c:	fffff8fb 	.word	0xfffff8fb

08001710 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8001710:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001712:	b083      	sub	sp, #12
  uint32_t position = 0x00U;
 8001714:	2300      	movs	r3, #0
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001716:	e06b      	b.n	80017f0 <HAL_GPIO_Init+0xe0>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001718:	6885      	ldr	r5, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800171a:	005e      	lsls	r6, r3, #1
 800171c:	2403      	movs	r4, #3
 800171e:	40b4      	lsls	r4, r6
 8001720:	ea25 0504 	bic.w	r5, r5, r4
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001724:	68cc      	ldr	r4, [r1, #12]
 8001726:	40b4      	lsls	r4, r6
 8001728:	432c      	orrs	r4, r5
        GPIOx->OSPEEDR = temp;
 800172a:	6084      	str	r4, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800172c:	6845      	ldr	r5, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800172e:	ea25 050c 	bic.w	r5, r5, ip
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001732:	684c      	ldr	r4, [r1, #4]
 8001734:	f3c4 1400 	ubfx	r4, r4, #4, #1
 8001738:	409c      	lsls	r4, r3
 800173a:	432c      	orrs	r4, r5
        GPIOx->OTYPER = temp;
 800173c:	6044      	str	r4, [r0, #4]
 800173e:	e069      	b.n	8001814 <HAL_GPIO_Init+0x104>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001740:	08dd      	lsrs	r5, r3, #3
 8001742:	3508      	adds	r5, #8
 8001744:	f850 4025 	ldr.w	r4, [r0, r5, lsl #2]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001748:	f003 0c07 	and.w	ip, r3, #7
 800174c:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8001750:	f04f 0e0f 	mov.w	lr, #15
 8001754:	fa0e fe0c 	lsl.w	lr, lr, ip
 8001758:	ea24 0e0e 	bic.w	lr, r4, lr
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800175c:	690c      	ldr	r4, [r1, #16]
 800175e:	fa04 f40c 	lsl.w	r4, r4, ip
 8001762:	ea44 040e 	orr.w	r4, r4, lr
        GPIOx->AFR[position >> 3U] = temp;
 8001766:	f840 4025 	str.w	r4, [r0, r5, lsl #2]
 800176a:	e06b      	b.n	8001844 <HAL_GPIO_Init+0x134>
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800176c:	2409      	movs	r4, #9
 800176e:	e000      	b.n	8001772 <HAL_GPIO_Init+0x62>
 8001770:	2400      	movs	r4, #0
 8001772:	fa04 f40e 	lsl.w	r4, r4, lr
 8001776:	432c      	orrs	r4, r5
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001778:	f10c 0c02 	add.w	ip, ip, #2
 800177c:	4d69      	ldr	r5, [pc, #420]	@ (8001924 <HAL_GPIO_Init+0x214>)
 800177e:	f845 402c 	str.w	r4, [r5, ip, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001782:	f04f 44b0 	mov.w	r4, #1476395008	@ 0x58000000
 8001786:	6825      	ldr	r5, [r4, #0]
        temp &= ~(iocurrent);
 8001788:	43d4      	mvns	r4, r2
 800178a:	ea25 0602 	bic.w	r6, r5, r2
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800178e:	684f      	ldr	r7, [r1, #4]
 8001790:	f417 1f80 	tst.w	r7, #1048576	@ 0x100000
 8001794:	d001      	beq.n	800179a <HAL_GPIO_Init+0x8a>
        {
          temp |= iocurrent;
 8001796:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->RTSR1 = temp;
 800179a:	f04f 45b0 	mov.w	r5, #1476395008	@ 0x58000000
 800179e:	602e      	str	r6, [r5, #0]

        temp = EXTI->FTSR1;
 80017a0:	686d      	ldr	r5, [r5, #4]
        temp &= ~(iocurrent);
 80017a2:	ea04 0605 	and.w	r6, r4, r5
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80017a6:	684f      	ldr	r7, [r1, #4]
 80017a8:	f417 1f00 	tst.w	r7, #2097152	@ 0x200000
 80017ac:	d001      	beq.n	80017b2 <HAL_GPIO_Init+0xa2>
        {
          temp |= iocurrent;
 80017ae:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->FTSR1 = temp;
 80017b2:	f04f 45b0 	mov.w	r5, #1476395008	@ 0x58000000
 80017b6:	606e      	str	r6, [r5, #4]

        temp = EXTI_CurrentCPU->EMR1;
 80017b8:	f8d5 5084 	ldr.w	r5, [r5, #132]	@ 0x84
        temp &= ~(iocurrent);
 80017bc:	ea04 0605 	and.w	r6, r4, r5
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80017c0:	684f      	ldr	r7, [r1, #4]
 80017c2:	f417 3f00 	tst.w	r7, #131072	@ 0x20000
 80017c6:	d001      	beq.n	80017cc <HAL_GPIO_Init+0xbc>
        {
          temp |= iocurrent;
 80017c8:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI_CurrentCPU->EMR1 = temp;
 80017cc:	f04f 45b0 	mov.w	r5, #1476395008	@ 0x58000000
 80017d0:	f8c5 6084 	str.w	r6, [r5, #132]	@ 0x84

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80017d4:	f8d5 5080 	ldr.w	r5, [r5, #128]	@ 0x80
        temp &= ~(iocurrent);
 80017d8:	402c      	ands	r4, r5
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80017da:	684e      	ldr	r6, [r1, #4]
 80017dc:	f416 3f80 	tst.w	r6, #65536	@ 0x10000
 80017e0:	d001      	beq.n	80017e6 <HAL_GPIO_Init+0xd6>
        {
          temp |= iocurrent;
 80017e2:	ea42 0405 	orr.w	r4, r2, r5
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80017e6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80017ea:	f8c2 4080 	str.w	r4, [r2, #128]	@ 0x80
      }
    }

    position++;
 80017ee:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80017f0:	680a      	ldr	r2, [r1, #0]
 80017f2:	fa32 f403 	lsrs.w	r4, r2, r3
 80017f6:	f000 8092 	beq.w	800191e <HAL_GPIO_Init+0x20e>
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80017fa:	f04f 0c01 	mov.w	ip, #1
 80017fe:	fa0c fc03 	lsl.w	ip, ip, r3
    if (iocurrent != 0x00U)
 8001802:	ea1c 0202 	ands.w	r2, ip, r2
 8001806:	d0f2      	beq.n	80017ee <HAL_GPIO_Init+0xde>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001808:	684c      	ldr	r4, [r1, #4]
 800180a:	f004 0403 	and.w	r4, r4, #3
 800180e:	3c01      	subs	r4, #1
 8001810:	2c01      	cmp	r4, #1
 8001812:	d981      	bls.n	8001718 <HAL_GPIO_Init+0x8>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001814:	684c      	ldr	r4, [r1, #4]
 8001816:	f004 0403 	and.w	r4, r4, #3
 800181a:	2c03      	cmp	r4, #3
 800181c:	d00c      	beq.n	8001838 <HAL_GPIO_Init+0x128>
      temp = GPIOx->PUPDR;
 800181e:	68c4      	ldr	r4, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001820:	005d      	lsls	r5, r3, #1
 8001822:	f04f 0c03 	mov.w	ip, #3
 8001826:	fa0c fc05 	lsl.w	ip, ip, r5
 800182a:	ea24 0c0c 	bic.w	ip, r4, ip
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800182e:	688c      	ldr	r4, [r1, #8]
 8001830:	40ac      	lsls	r4, r5
 8001832:	ea44 040c 	orr.w	r4, r4, ip
      GPIOx->PUPDR = temp;
 8001836:	60c4      	str	r4, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001838:	684c      	ldr	r4, [r1, #4]
 800183a:	f004 0403 	and.w	r4, r4, #3
 800183e:	2c02      	cmp	r4, #2
 8001840:	f43f af7e 	beq.w	8001740 <HAL_GPIO_Init+0x30>
      temp = GPIOx->MODER;
 8001844:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001846:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 800184a:	f04f 0c03 	mov.w	ip, #3
 800184e:	fa0c fc0e 	lsl.w	ip, ip, lr
 8001852:	ea24 0c0c 	bic.w	ip, r4, ip
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001856:	684c      	ldr	r4, [r1, #4]
 8001858:	f004 0403 	and.w	r4, r4, #3
 800185c:	fa04 f40e 	lsl.w	r4, r4, lr
 8001860:	ea44 040c 	orr.w	r4, r4, ip
      GPIOx->MODER = temp;
 8001864:	6004      	str	r4, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001866:	684c      	ldr	r4, [r1, #4]
 8001868:	f414 3f40 	tst.w	r4, #196608	@ 0x30000
 800186c:	d0bf      	beq.n	80017ee <HAL_GPIO_Init+0xde>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800186e:	4c2e      	ldr	r4, [pc, #184]	@ (8001928 <HAL_GPIO_Init+0x218>)
 8001870:	f8d4 50f4 	ldr.w	r5, [r4, #244]	@ 0xf4
 8001874:	f045 0502 	orr.w	r5, r5, #2
 8001878:	f8c4 50f4 	str.w	r5, [r4, #244]	@ 0xf4
 800187c:	f8d4 40f4 	ldr.w	r4, [r4, #244]	@ 0xf4
 8001880:	f004 0402 	and.w	r4, r4, #2
 8001884:	9401      	str	r4, [sp, #4]
 8001886:	9c01      	ldr	r4, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 8001888:	ea4f 0c93 	mov.w	ip, r3, lsr #2
 800188c:	f10c 0502 	add.w	r5, ip, #2
 8001890:	4c24      	ldr	r4, [pc, #144]	@ (8001924 <HAL_GPIO_Init+0x214>)
 8001892:	f854 5025 	ldr.w	r5, [r4, r5, lsl #2]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001896:	f003 0e03 	and.w	lr, r3, #3
 800189a:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 800189e:	240f      	movs	r4, #15
 80018a0:	fa04 f40e 	lsl.w	r4, r4, lr
 80018a4:	ea25 0504 	bic.w	r5, r5, r4
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80018a8:	4c20      	ldr	r4, [pc, #128]	@ (800192c <HAL_GPIO_Init+0x21c>)
 80018aa:	42a0      	cmp	r0, r4
 80018ac:	f43f af60 	beq.w	8001770 <HAL_GPIO_Init+0x60>
 80018b0:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 80018b4:	42a0      	cmp	r0, r4
 80018b6:	d022      	beq.n	80018fe <HAL_GPIO_Init+0x1ee>
 80018b8:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 80018bc:	42a0      	cmp	r0, r4
 80018be:	d020      	beq.n	8001902 <HAL_GPIO_Init+0x1f2>
 80018c0:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 80018c4:	42a0      	cmp	r0, r4
 80018c6:	d01e      	beq.n	8001906 <HAL_GPIO_Init+0x1f6>
 80018c8:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 80018cc:	42a0      	cmp	r0, r4
 80018ce:	d01c      	beq.n	800190a <HAL_GPIO_Init+0x1fa>
 80018d0:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 80018d4:	42a0      	cmp	r0, r4
 80018d6:	d01a      	beq.n	800190e <HAL_GPIO_Init+0x1fe>
 80018d8:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 80018dc:	42a0      	cmp	r0, r4
 80018de:	d018      	beq.n	8001912 <HAL_GPIO_Init+0x202>
 80018e0:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 80018e4:	42a0      	cmp	r0, r4
 80018e6:	d016      	beq.n	8001916 <HAL_GPIO_Init+0x206>
 80018e8:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 80018ec:	42a0      	cmp	r0, r4
 80018ee:	d014      	beq.n	800191a <HAL_GPIO_Init+0x20a>
 80018f0:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 80018f4:	42a0      	cmp	r0, r4
 80018f6:	f43f af39 	beq.w	800176c <HAL_GPIO_Init+0x5c>
 80018fa:	240a      	movs	r4, #10
 80018fc:	e739      	b.n	8001772 <HAL_GPIO_Init+0x62>
 80018fe:	2401      	movs	r4, #1
 8001900:	e737      	b.n	8001772 <HAL_GPIO_Init+0x62>
 8001902:	2402      	movs	r4, #2
 8001904:	e735      	b.n	8001772 <HAL_GPIO_Init+0x62>
 8001906:	2403      	movs	r4, #3
 8001908:	e733      	b.n	8001772 <HAL_GPIO_Init+0x62>
 800190a:	2404      	movs	r4, #4
 800190c:	e731      	b.n	8001772 <HAL_GPIO_Init+0x62>
 800190e:	2405      	movs	r4, #5
 8001910:	e72f      	b.n	8001772 <HAL_GPIO_Init+0x62>
 8001912:	2406      	movs	r4, #6
 8001914:	e72d      	b.n	8001772 <HAL_GPIO_Init+0x62>
 8001916:	2407      	movs	r4, #7
 8001918:	e72b      	b.n	8001772 <HAL_GPIO_Init+0x62>
 800191a:	2408      	movs	r4, #8
 800191c:	e729      	b.n	8001772 <HAL_GPIO_Init+0x62>
  }
}
 800191e:	b003      	add	sp, #12
 8001920:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001922:	bf00      	nop
 8001924:	58000400 	.word	0x58000400
 8001928:	58024400 	.word	0x58024400
 800192c:	58020000 	.word	0x58020000

08001930 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001930:	b10a      	cbz	r2, 8001936 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001932:	6181      	str	r1, [r0, #24]
 8001934:	4770      	bx	lr
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8001936:	0409      	lsls	r1, r1, #16
 8001938:	6181      	str	r1, [r0, #24]
  }
}
 800193a:	4770      	bx	lr

0800193c <HAL_HSEM_FastTake>:
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
  }
#else
  /* Read the RLR register to take the semaphore */
  if (HSEM->RLR[SemID] == (HSEM_CR_COREID_CURRENT | HSEM_RLR_LOCK))
 800193c:	3020      	adds	r0, #32
 800193e:	4b05      	ldr	r3, [pc, #20]	@ (8001954 <HAL_HSEM_FastTake+0x18>)
 8001940:	f853 2020 	ldr.w	r2, [r3, r0, lsl #2]
 8001944:	4b04      	ldr	r3, [pc, #16]	@ (8001958 <HAL_HSEM_FastTake+0x1c>)
 8001946:	429a      	cmp	r2, r3
 8001948:	d001      	beq.n	800194e <HAL_HSEM_FastTake+0x12>
    return HAL_OK;
  }
#endif

  /* Semaphore take fails */
  return HAL_ERROR;
 800194a:	2001      	movs	r0, #1
 800194c:	4770      	bx	lr
    return HAL_OK;
 800194e:	2000      	movs	r0, #0
}
 8001950:	4770      	bx	lr
 8001952:	bf00      	nop
 8001954:	58026400 	.word	0x58026400
 8001958:	80000300 	.word	0x80000300

0800195c <HAL_HSEM_Release>:

  /* Clear the semaphore by writing to the R register : the MasterID , the processID and take bit = 0  */
#if  USE_MULTI_CORE_SHARED_CODE != 0U
  HSEM->R[SemID] = (ProcessID | ((HAL_GetCurrentCPUID() << POSITION_VAL(HSEM_R_MASTERID)) & HSEM_R_MASTERID));
#else
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT);
 800195c:	f441 7140 	orr.w	r1, r1, #768	@ 0x300
 8001960:	4b01      	ldr	r3, [pc, #4]	@ (8001968 <HAL_HSEM_Release+0xc>)
 8001962:	f843 1020 	str.w	r1, [r3, r0, lsl #2]
#endif

}
 8001966:	4770      	bx	lr
 8001968:	58026400 	.word	0x58026400

0800196c <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800196c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001970:	b083      	sub	sp, #12
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001972:	f8d0 8000 	ldr.w	r8, [r0]
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];

  if (ep->xfer_count > ep->xfer_len)
 8001976:	eb01 03c1 	add.w	r3, r1, r1, lsl #3
 800197a:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 800197e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001980:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001982:	429a      	cmp	r2, r3
 8001984:	d854      	bhi.n	8001a30 <PCD_WriteEmptyTxFifo+0xc4>
 8001986:	4607      	mov	r7, r0
 8001988:	460c      	mov	r4, r1
  {
    return HAL_ERROR;
  }

  len = ep->xfer_len - ep->xfer_count;
 800198a:	1a9b      	subs	r3, r3, r2

  if (len > ep->maxpacket)
 800198c:	eb01 02c1 	add.w	r2, r1, r1, lsl #3
 8001990:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8001994:	69d2      	ldr	r2, [r2, #28]
 8001996:	429a      	cmp	r2, r3
 8001998:	d300      	bcc.n	800199c <PCD_WriteEmptyTxFifo+0x30>
  len = ep->xfer_len - ep->xfer_count;
 800199a:	461a      	mov	r2, r3
  {
    len = ep->maxpacket;
  }

  len32b = (len + 3U) / 4U;
 800199c:	f102 0903 	add.w	r9, r2, #3
 80019a0:	ea4f 0999 	mov.w	r9, r9, lsr #2

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80019a4:	e015      	b.n	80019d2 <PCD_WriteEmptyTxFifo+0x66>

    if (len > ep->maxpacket)
    {
      len = ep->maxpacket;
    }
    len32b = (len + 3U) / 4U;
 80019a6:	f106 0903 	add.w	r9, r6, #3
 80019aa:	ea4f 0999 	mov.w	r9, r9, lsr #2

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
                          (uint8_t)hpcd->Init.dma_enable);
 80019ae:	79bb      	ldrb	r3, [r7, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80019b0:	eb04 05c4 	add.w	r5, r4, r4, lsl #3
 80019b4:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 80019b8:	6a29      	ldr	r1, [r5, #32]
 80019ba:	9300      	str	r3, [sp, #0]
 80019bc:	b2b3      	uxth	r3, r6
 80019be:	b2e2      	uxtb	r2, r4
 80019c0:	4640      	mov	r0, r8
 80019c2:	f003 fd10 	bl	80053e6 <USB_WritePacket>

    ep->xfer_buff  += len;
 80019c6:	6a2b      	ldr	r3, [r5, #32]
 80019c8:	4433      	add	r3, r6
 80019ca:	622b      	str	r3, [r5, #32]
    ep->xfer_count += len;
 80019cc:	6aab      	ldr	r3, [r5, #40]	@ 0x28
 80019ce:	4433      	add	r3, r6
 80019d0:	62ab      	str	r3, [r5, #40]	@ 0x28
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80019d2:	eb08 1344 	add.w	r3, r8, r4, lsl #5
 80019d6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80019da:	699b      	ldr	r3, [r3, #24]
 80019dc:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80019de:	454b      	cmp	r3, r9
 80019e0:	d312      	bcc.n	8001a08 <PCD_WriteEmptyTxFifo+0x9c>
 80019e2:	eb04 03c4 	add.w	r3, r4, r4, lsl #3
 80019e6:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 80019ea:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80019ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80019ee:	429a      	cmp	r2, r3
 80019f0:	d20a      	bcs.n	8001a08 <PCD_WriteEmptyTxFifo+0x9c>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80019f2:	b14b      	cbz	r3, 8001a08 <PCD_WriteEmptyTxFifo+0x9c>
    len = ep->xfer_len - ep->xfer_count;
 80019f4:	1a9b      	subs	r3, r3, r2
    if (len > ep->maxpacket)
 80019f6:	eb04 02c4 	add.w	r2, r4, r4, lsl #3
 80019fa:	eb07 0282 	add.w	r2, r7, r2, lsl #2
 80019fe:	69d6      	ldr	r6, [r2, #28]
 8001a00:	429e      	cmp	r6, r3
 8001a02:	d3d0      	bcc.n	80019a6 <PCD_WriteEmptyTxFifo+0x3a>
    len = ep->xfer_len - ep->xfer_count;
 8001a04:	461e      	mov	r6, r3
 8001a06:	e7ce      	b.n	80019a6 <PCD_WriteEmptyTxFifo+0x3a>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8001a08:	eb04 03c4 	add.w	r3, r4, r4, lsl #3
 8001a0c:	eb07 0783 	add.w	r7, r7, r3, lsl #2
 8001a10:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001a12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001a14:	429a      	cmp	r2, r3
 8001a16:	d80f      	bhi.n	8001a38 <PCD_WriteEmptyTxFifo+0xcc>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8001a18:	f004 040f 	and.w	r4, r4, #15
 8001a1c:	2201      	movs	r2, #1
 8001a1e:	40a2      	lsls	r2, r4
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8001a20:	f8d8 3834 	ldr.w	r3, [r8, #2100]	@ 0x834
 8001a24:	ea23 0302 	bic.w	r3, r3, r2
 8001a28:	f8c8 3834 	str.w	r3, [r8, #2100]	@ 0x834
  }

  return HAL_OK;
 8001a2c:	2000      	movs	r0, #0
 8001a2e:	e000      	b.n	8001a32 <PCD_WriteEmptyTxFifo+0xc6>
    return HAL_ERROR;
 8001a30:	2001      	movs	r0, #1
}
 8001a32:	b003      	add	sp, #12
 8001a34:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  return HAL_OK;
 8001a38:	2000      	movs	r0, #0
 8001a3a:	e7fa      	b.n	8001a32 <PCD_WriteEmptyTxFifo+0xc6>

08001a3c <HAL_PCD_Init>:
{
 8001a3c:	b530      	push	{r4, r5, lr}
 8001a3e:	b083      	sub	sp, #12
  if (hpcd == NULL)
 8001a40:	2800      	cmp	r0, #0
 8001a42:	d07a      	beq.n	8001b3a <HAL_PCD_Init+0xfe>
 8001a44:	4604      	mov	r4, r0
  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001a46:	f890 3495 	ldrb.w	r3, [r0, #1173]	@ 0x495
 8001a4a:	b1ab      	cbz	r3, 8001a78 <HAL_PCD_Init+0x3c>
  hpcd->State = HAL_PCD_STATE_BUSY;
 8001a4c:	2303      	movs	r3, #3
 8001a4e:	f884 3495 	strb.w	r3, [r4, #1173]	@ 0x495
  __HAL_PCD_DISABLE(hpcd);
 8001a52:	6820      	ldr	r0, [r4, #0]
 8001a54:	f003 faee 	bl	8005034 <USB_DisableGlobalInt>
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001a58:	7c23      	ldrb	r3, [r4, #16]
 8001a5a:	f88d 3000 	strb.w	r3, [sp]
 8001a5e:	1d23      	adds	r3, r4, #4
 8001a60:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001a62:	6820      	ldr	r0, [r4, #0]
 8001a64:	f003 fa1c 	bl	8004ea0 <USB_CoreInit>
 8001a68:	b158      	cbz	r0, 8001a82 <HAL_PCD_Init+0x46>
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001a6a:	2302      	movs	r3, #2
 8001a6c:	f884 3495 	strb.w	r3, [r4, #1173]	@ 0x495
    return HAL_ERROR;
 8001a70:	2501      	movs	r5, #1
}
 8001a72:	4628      	mov	r0, r5
 8001a74:	b003      	add	sp, #12
 8001a76:	bd30      	pop	{r4, r5, pc}
    hpcd->Lock = HAL_UNLOCKED;
 8001a78:	f880 3494 	strb.w	r3, [r0, #1172]	@ 0x494
    HAL_PCD_MspInit(hpcd);
 8001a7c:	f005 fa46 	bl	8006f0c <HAL_PCD_MspInit>
 8001a80:	e7e4      	b.n	8001a4c <HAL_PCD_Init+0x10>
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8001a82:	2100      	movs	r1, #0
 8001a84:	6820      	ldr	r0, [r4, #0]
 8001a86:	f003 fec4 	bl	8005812 <USB_SetCurrentMode>
 8001a8a:	4602      	mov	r2, r0
 8001a8c:	b908      	cbnz	r0, 8001a92 <HAL_PCD_Init+0x56>
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001a8e:	4603      	mov	r3, r0
 8001a90:	e017      	b.n	8001ac2 <HAL_PCD_Init+0x86>
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001a92:	2302      	movs	r3, #2
 8001a94:	f884 3495 	strb.w	r3, [r4, #1173]	@ 0x495
    return HAL_ERROR;
 8001a98:	2501      	movs	r5, #1
 8001a9a:	e7ea      	b.n	8001a72 <HAL_PCD_Init+0x36>
    hpcd->IN_ep[i].is_in = 1U;
 8001a9c:	eb03 01c3 	add.w	r1, r3, r3, lsl #3
 8001aa0:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 8001aa4:	2001      	movs	r0, #1
 8001aa6:	7548      	strb	r0, [r1, #21]
    hpcd->IN_ep[i].num = i;
 8001aa8:	750b      	strb	r3, [r1, #20]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8001aaa:	85cb      	strh	r3, [r1, #46]	@ 0x2e
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001aac:	2000      	movs	r0, #0
 8001aae:	7608      	strb	r0, [r1, #24]
    hpcd->IN_ep[i].maxpacket = 0U;
 8001ab0:	61c8      	str	r0, [r1, #28]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001ab2:	6208      	str	r0, [r1, #32]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001ab4:	eb03 01c3 	add.w	r1, r3, r3, lsl #3
 8001ab8:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 8001abc:	6248      	str	r0, [r1, #36]	@ 0x24
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001abe:	3301      	adds	r3, #1
 8001ac0:	b2db      	uxtb	r3, r3
 8001ac2:	7920      	ldrb	r0, [r4, #4]
 8001ac4:	4298      	cmp	r0, r3
 8001ac6:	d8e9      	bhi.n	8001a9c <HAL_PCD_Init+0x60>
 8001ac8:	e016      	b.n	8001af8 <HAL_PCD_Init+0xbc>
    hpcd->OUT_ep[i].is_in = 0U;
 8001aca:	eb02 03c2 	add.w	r3, r2, r2, lsl #3
 8001ace:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8001ad2:	2100      	movs	r1, #0
 8001ad4:	f883 1255 	strb.w	r1, [r3, #597]	@ 0x255
    hpcd->OUT_ep[i].num = i;
 8001ad8:	f883 2254 	strb.w	r2, [r3, #596]	@ 0x254
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8001adc:	f883 1258 	strb.w	r1, [r3, #600]	@ 0x258
    hpcd->OUT_ep[i].maxpacket = 0U;
 8001ae0:	f8c3 125c 	str.w	r1, [r3, #604]	@ 0x25c
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8001ae4:	f8c3 1260 	str.w	r1, [r3, #608]	@ 0x260
    hpcd->OUT_ep[i].xfer_len = 0U;
 8001ae8:	eb02 03c2 	add.w	r3, r2, r2, lsl #3
 8001aec:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8001af0:	f8c3 1264 	str.w	r1, [r3, #612]	@ 0x264
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001af4:	3201      	adds	r2, #1
 8001af6:	b2d2      	uxtb	r2, r2
 8001af8:	4290      	cmp	r0, r2
 8001afa:	d8e6      	bhi.n	8001aca <HAL_PCD_Init+0x8e>
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001afc:	7c23      	ldrb	r3, [r4, #16]
 8001afe:	f88d 3000 	strb.w	r3, [sp]
 8001b02:	1d23      	adds	r3, r4, #4
 8001b04:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001b06:	6820      	ldr	r0, [r4, #0]
 8001b08:	f003 faea 	bl	80050e0 <USB_DevInit>
 8001b0c:	4605      	mov	r5, r0
 8001b0e:	b958      	cbnz	r0, 8001b28 <HAL_PCD_Init+0xec>
  hpcd->USB_Address = 0U;
 8001b10:	2300      	movs	r3, #0
 8001b12:	7463      	strb	r3, [r4, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8001b14:	2301      	movs	r3, #1
 8001b16:	f884 3495 	strb.w	r3, [r4, #1173]	@ 0x495
  if (hpcd->Init.lpm_enable == 1U)
 8001b1a:	7b23      	ldrb	r3, [r4, #12]
 8001b1c:	2b01      	cmp	r3, #1
 8001b1e:	d008      	beq.n	8001b32 <HAL_PCD_Init+0xf6>
  (void)USB_DevDisconnect(hpcd->Instance);
 8001b20:	6820      	ldr	r0, [r4, #0]
 8001b22:	f003 fe35 	bl	8005790 <USB_DevDisconnect>
  return HAL_OK;
 8001b26:	e7a4      	b.n	8001a72 <HAL_PCD_Init+0x36>
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001b28:	2302      	movs	r3, #2
 8001b2a:	f884 3495 	strb.w	r3, [r4, #1173]	@ 0x495
    return HAL_ERROR;
 8001b2e:	2501      	movs	r5, #1
 8001b30:	e79f      	b.n	8001a72 <HAL_PCD_Init+0x36>
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8001b32:	4620      	mov	r0, r4
 8001b34:	f000 fd5a 	bl	80025ec <HAL_PCDEx_ActivateLPM>
 8001b38:	e7f2      	b.n	8001b20 <HAL_PCD_Init+0xe4>
    return HAL_ERROR;
 8001b3a:	2501      	movs	r5, #1
 8001b3c:	e799      	b.n	8001a72 <HAL_PCD_Init+0x36>

08001b3e <HAL_PCD_Start>:
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001b3e:	6803      	ldr	r3, [r0, #0]
  __HAL_LOCK(hpcd);
 8001b40:	f890 2494 	ldrb.w	r2, [r0, #1172]	@ 0x494
 8001b44:	2a01      	cmp	r2, #1
 8001b46:	d01a      	beq.n	8001b7e <HAL_PCD_Start+0x40>
{
 8001b48:	b510      	push	{r4, lr}
 8001b4a:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd);
 8001b4c:	2201      	movs	r2, #1
 8001b4e:	f880 2494 	strb.w	r2, [r0, #1172]	@ 0x494
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8001b52:	68da      	ldr	r2, [r3, #12]
 8001b54:	f012 0f40 	tst.w	r2, #64	@ 0x40
 8001b58:	d002      	beq.n	8001b60 <HAL_PCD_Start+0x22>
      (hpcd->Init.battery_charging_enable == 1U))
 8001b5a:	7b42      	ldrb	r2, [r0, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8001b5c:	2a01      	cmp	r2, #1
 8001b5e:	d009      	beq.n	8001b74 <HAL_PCD_Start+0x36>
  __HAL_PCD_ENABLE(hpcd);
 8001b60:	6820      	ldr	r0, [r4, #0]
 8001b62:	f003 fa61 	bl	8005028 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8001b66:	6820      	ldr	r0, [r4, #0]
 8001b68:	f003 fe04 	bl	8005774 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8001b6c:	2000      	movs	r0, #0
 8001b6e:	f884 0494 	strb.w	r0, [r4, #1172]	@ 0x494
}
 8001b72:	bd10      	pop	{r4, pc}
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8001b74:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001b76:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8001b7a:	639a      	str	r2, [r3, #56]	@ 0x38
 8001b7c:	e7f0      	b.n	8001b60 <HAL_PCD_Start+0x22>
  __HAL_LOCK(hpcd);
 8001b7e:	2002      	movs	r0, #2
}
 8001b80:	4770      	bx	lr

08001b82 <HAL_PCD_Stop>:
{
 8001b82:	b538      	push	{r3, r4, r5, lr}
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001b84:	6805      	ldr	r5, [r0, #0]
  __HAL_LOCK(hpcd);
 8001b86:	f890 3494 	ldrb.w	r3, [r0, #1172]	@ 0x494
 8001b8a:	2b01      	cmp	r3, #1
 8001b8c:	d01d      	beq.n	8001bca <HAL_PCD_Stop+0x48>
 8001b8e:	4604      	mov	r4, r0
 8001b90:	2301      	movs	r3, #1
 8001b92:	f880 3494 	strb.w	r3, [r0, #1172]	@ 0x494
  __HAL_PCD_DISABLE(hpcd);
 8001b96:	4628      	mov	r0, r5
 8001b98:	f003 fa4c 	bl	8005034 <USB_DisableGlobalInt>
  (void)USB_DevDisconnect(hpcd->Instance);
 8001b9c:	6820      	ldr	r0, [r4, #0]
 8001b9e:	f003 fdf7 	bl	8005790 <USB_DevDisconnect>
  (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8001ba2:	2110      	movs	r1, #16
 8001ba4:	6820      	ldr	r0, [r4, #0]
 8001ba6:	f003 fa4b 	bl	8005040 <USB_FlushTxFifo>
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8001baa:	68eb      	ldr	r3, [r5, #12]
 8001bac:	f013 0f40 	tst.w	r3, #64	@ 0x40
 8001bb0:	d002      	beq.n	8001bb8 <HAL_PCD_Stop+0x36>
      (hpcd->Init.battery_charging_enable == 1U))
 8001bb2:	7b63      	ldrb	r3, [r4, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8001bb4:	2b01      	cmp	r3, #1
 8001bb6:	d003      	beq.n	8001bc0 <HAL_PCD_Stop+0x3e>
  __HAL_UNLOCK(hpcd);
 8001bb8:	2000      	movs	r0, #0
 8001bba:	f884 0494 	strb.w	r0, [r4, #1172]	@ 0x494
}
 8001bbe:	bd38      	pop	{r3, r4, r5, pc}
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8001bc0:	6bab      	ldr	r3, [r5, #56]	@ 0x38
 8001bc2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001bc6:	63ab      	str	r3, [r5, #56]	@ 0x38
 8001bc8:	e7f6      	b.n	8001bb8 <HAL_PCD_Stop+0x36>
  __HAL_LOCK(hpcd);
 8001bca:	2002      	movs	r0, #2
 8001bcc:	e7f7      	b.n	8001bbe <HAL_PCD_Stop+0x3c>
	...

08001bd0 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8001bd0:	b570      	push	{r4, r5, r6, lr}
 8001bd2:	4604      	mov	r4, r0
 8001bd4:	460d      	mov	r5, r1
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001bd6:	6800      	ldr	r0, [r0, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8001bd8:	6c06      	ldr	r6, [r0, #64]	@ 0x40
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8001bda:	eb00 1341 	add.w	r3, r0, r1, lsl #5
 8001bde:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001be2:	689a      	ldr	r2, [r3, #8]

  if (hpcd->Init.dma_enable == 1U)
 8001be4:	79a1      	ldrb	r1, [r4, #6]
 8001be6:	2901      	cmp	r1, #1
 8001be8:	d011      	beq.n	8001c0e <PCD_EP_OutXfrComplete_int+0x3e>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8001bea:	4938      	ldr	r1, [pc, #224]	@ (8001ccc <PCD_EP_OutXfrComplete_int+0xfc>)
 8001bec:	428e      	cmp	r6, r1
 8001bee:	d056      	beq.n	8001c9e <PCD_EP_OutXfrComplete_int+0xce>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8001bf0:	b93d      	cbnz	r5, 8001c02 <PCD_EP_OutXfrComplete_int+0x32>
 8001bf2:	eb05 03c5 	add.w	r3, r5, r5, lsl #3
 8001bf6:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8001bfa:	f8d3 3264 	ldr.w	r3, [r3, #612]	@ 0x264
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d05e      	beq.n	8001cc0 <PCD_EP_OutXfrComplete_int+0xf0>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8001c02:	b2e9      	uxtb	r1, r5
 8001c04:	4620      	mov	r0, r4
 8001c06:	f005 fa53 	bl	80070b0 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
}
 8001c0a:	2000      	movs	r0, #0
 8001c0c:	bd70      	pop	{r4, r5, r6, pc}
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8001c0e:	f012 0f08 	tst.w	r2, #8
 8001c12:	d009      	beq.n	8001c28 <PCD_EP_OutXfrComplete_int+0x58>
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8001c14:	492e      	ldr	r1, [pc, #184]	@ (8001cd0 <PCD_EP_OutXfrComplete_int+0x100>)
 8001c16:	428e      	cmp	r6, r1
 8001c18:	d9f7      	bls.n	8001c0a <PCD_EP_OutXfrComplete_int+0x3a>
 8001c1a:	f412 4f00 	tst.w	r2, #32768	@ 0x8000
 8001c1e:	d0f4      	beq.n	8001c0a <PCD_EP_OutXfrComplete_int+0x3a>
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8001c20:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001c24:	609a      	str	r2, [r3, #8]
 8001c26:	e7f0      	b.n	8001c0a <PCD_EP_OutXfrComplete_int+0x3a>
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8001c28:	f012 0f20 	tst.w	r2, #32
 8001c2c:	d002      	beq.n	8001c34 <PCD_EP_OutXfrComplete_int+0x64>
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8001c2e:	2220      	movs	r2, #32
 8001c30:	609a      	str	r2, [r3, #8]
 8001c32:	e7ea      	b.n	8001c0a <PCD_EP_OutXfrComplete_int+0x3a>
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8001c34:	f012 0f28 	tst.w	r2, #40	@ 0x28
 8001c38:	d1e7      	bne.n	8001c0a <PCD_EP_OutXfrComplete_int+0x3a>
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8001c3a:	4925      	ldr	r1, [pc, #148]	@ (8001cd0 <PCD_EP_OutXfrComplete_int+0x100>)
 8001c3c:	428e      	cmp	r6, r1
 8001c3e:	d906      	bls.n	8001c4e <PCD_EP_OutXfrComplete_int+0x7e>
 8001c40:	f412 4f00 	tst.w	r2, #32768	@ 0x8000
 8001c44:	d003      	beq.n	8001c4e <PCD_EP_OutXfrComplete_int+0x7e>
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8001c46:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001c4a:	609a      	str	r2, [r3, #8]
 8001c4c:	e7dd      	b.n	8001c0a <PCD_EP_OutXfrComplete_int+0x3a>
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8001c4e:	eb05 02c5 	add.w	r2, r5, r5, lsl #3
 8001c52:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8001c56:	f8d2 1274 	ldr.w	r1, [r2, #628]	@ 0x274
 8001c5a:	691b      	ldr	r3, [r3, #16]
 8001c5c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001c60:	1acb      	subs	r3, r1, r3
 8001c62:	f8c2 3268 	str.w	r3, [r2, #616]	@ 0x268
        if (epnum == 0U)
 8001c66:	b97d      	cbnz	r5, 8001c88 <PCD_EP_OutXfrComplete_int+0xb8>
          if (ep->xfer_len == 0U)
 8001c68:	eb05 02c5 	add.w	r2, r5, r5, lsl #3
 8001c6c:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8001c70:	f8d2 2264 	ldr.w	r2, [r2, #612]	@ 0x264
 8001c74:	b16a      	cbz	r2, 8001c92 <PCD_EP_OutXfrComplete_int+0xc2>
            ep->xfer_buff += ep->xfer_count;
 8001c76:	eb05 02c5 	add.w	r2, r5, r5, lsl #3
 8001c7a:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8001c7e:	f8d2 1260 	ldr.w	r1, [r2, #608]	@ 0x260
 8001c82:	4419      	add	r1, r3
 8001c84:	f8c2 1260 	str.w	r1, [r2, #608]	@ 0x260
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8001c88:	b2e9      	uxtb	r1, r5
 8001c8a:	4620      	mov	r0, r4
 8001c8c:	f005 fa10 	bl	80070b0 <HAL_PCD_DataOutStageCallback>
 8001c90:	e7bb      	b.n	8001c0a <PCD_EP_OutXfrComplete_int+0x3a>
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8001c92:	f204 429c 	addw	r2, r4, #1180	@ 0x49c
 8001c96:	2101      	movs	r1, #1
 8001c98:	f003 fdfa 	bl	8005890 <USB_EP0_OutStart>
 8001c9c:	e7f4      	b.n	8001c88 <PCD_EP_OutXfrComplete_int+0xb8>
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8001c9e:	f412 4f00 	tst.w	r2, #32768	@ 0x8000
 8001ca2:	d003      	beq.n	8001cac <PCD_EP_OutXfrComplete_int+0xdc>
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8001ca4:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001ca8:	609a      	str	r2, [r3, #8]
 8001caa:	e7ae      	b.n	8001c0a <PCD_EP_OutXfrComplete_int+0x3a>
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8001cac:	f012 0f20 	tst.w	r2, #32
 8001cb0:	d001      	beq.n	8001cb6 <PCD_EP_OutXfrComplete_int+0xe6>
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8001cb2:	2220      	movs	r2, #32
 8001cb4:	609a      	str	r2, [r3, #8]
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8001cb6:	b2e9      	uxtb	r1, r5
 8001cb8:	4620      	mov	r0, r4
 8001cba:	f005 f9f9 	bl	80070b0 <HAL_PCD_DataOutStageCallback>
 8001cbe:	e7a4      	b.n	8001c0a <PCD_EP_OutXfrComplete_int+0x3a>
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8001cc0:	f204 429c 	addw	r2, r4, #1180	@ 0x49c
 8001cc4:	2100      	movs	r1, #0
 8001cc6:	f003 fde3 	bl	8005890 <USB_EP0_OutStart>
 8001cca:	e79a      	b.n	8001c02 <PCD_EP_OutXfrComplete_int+0x32>
 8001ccc:	4f54310a 	.word	0x4f54310a
 8001cd0:	4f54300a 	.word	0x4f54300a

08001cd4 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8001cd4:	b538      	push	{r3, r4, r5, lr}
 8001cd6:	4604      	mov	r4, r0
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001cd8:	6803      	ldr	r3, [r0, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8001cda:	6c1d      	ldr	r5, [r3, #64]	@ 0x40
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8001cdc:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8001ce0:	f8d3 1b08 	ldr.w	r1, [r3, #2824]	@ 0xb08

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8001ce4:	4a0e      	ldr	r2, [pc, #56]	@ (8001d20 <PCD_EP_OutSetupPacket_int+0x4c>)
 8001ce6:	4295      	cmp	r5, r2
 8001ce8:	d907      	bls.n	8001cfa <PCD_EP_OutSetupPacket_int+0x26>
 8001cea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001cee:	f411 4f00 	tst.w	r1, #32768	@ 0x8000
 8001cf2:	d002      	beq.n	8001cfa <PCD_EP_OutSetupPacket_int+0x26>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8001cf4:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001cf8:	609a      	str	r2, [r3, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8001cfa:	4620      	mov	r0, r4
 8001cfc:	f005 f9d0 	bl	80070a0 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8001d00:	4b07      	ldr	r3, [pc, #28]	@ (8001d20 <PCD_EP_OutSetupPacket_int+0x4c>)
 8001d02:	429d      	cmp	r5, r3
 8001d04:	d902      	bls.n	8001d0c <PCD_EP_OutSetupPacket_int+0x38>
 8001d06:	79a3      	ldrb	r3, [r4, #6]
 8001d08:	2b01      	cmp	r3, #1
 8001d0a:	d001      	beq.n	8001d10 <PCD_EP_OutSetupPacket_int+0x3c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
  }

  return HAL_OK;
}
 8001d0c:	2000      	movs	r0, #0
 8001d0e:	bd38      	pop	{r3, r4, r5, pc}
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8001d10:	f204 429c 	addw	r2, r4, #1180	@ 0x49c
 8001d14:	2101      	movs	r1, #1
 8001d16:	6820      	ldr	r0, [r4, #0]
 8001d18:	f003 fdba 	bl	8005890 <USB_EP0_OutStart>
 8001d1c:	e7f6      	b.n	8001d0c <PCD_EP_OutSetupPacket_int+0x38>
 8001d1e:	bf00      	nop
 8001d20:	4f54300a 	.word	0x4f54300a

08001d24 <HAL_PCD_SetAddress>:
  __HAL_LOCK(hpcd);
 8001d24:	f890 3494 	ldrb.w	r3, [r0, #1172]	@ 0x494
 8001d28:	2b01      	cmp	r3, #1
 8001d2a:	d00c      	beq.n	8001d46 <HAL_PCD_SetAddress+0x22>
{
 8001d2c:	b510      	push	{r4, lr}
 8001d2e:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd);
 8001d30:	2301      	movs	r3, #1
 8001d32:	f880 3494 	strb.w	r3, [r0, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8001d36:	7441      	strb	r1, [r0, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8001d38:	6800      	ldr	r0, [r0, #0]
 8001d3a:	f003 fd0b 	bl	8005754 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8001d3e:	2000      	movs	r0, #0
 8001d40:	f884 0494 	strb.w	r0, [r4, #1172]	@ 0x494
}
 8001d44:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd);
 8001d46:	2002      	movs	r0, #2
}
 8001d48:	4770      	bx	lr

08001d4a <HAL_PCD_EP_Open>:
{
 8001d4a:	b538      	push	{r3, r4, r5, lr}
 8001d4c:	4605      	mov	r5, r0
 8001d4e:	468c      	mov	ip, r1
  if ((ep_addr & 0x80U) == 0x80U)
 8001d50:	f011 0f80 	tst.w	r1, #128	@ 0x80
 8001d54:	d12b      	bne.n	8001dae <HAL_PCD_EP_Open+0x64>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001d56:	f001 0e0f 	and.w	lr, r1, #15
 8001d5a:	eb0e 04ce 	add.w	r4, lr, lr, lsl #3
 8001d5e:	00a4      	lsls	r4, r4, #2
 8001d60:	f504 7414 	add.w	r4, r4, #592	@ 0x250
 8001d64:	4404      	add	r4, r0
 8001d66:	1d21      	adds	r1, r4, #4
    ep->is_in = 0U;
 8001d68:	eb0e 0ece 	add.w	lr, lr, lr, lsl #3
 8001d6c:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 8001d70:	2000      	movs	r0, #0
 8001d72:	f88e 0255 	strb.w	r0, [lr, #597]	@ 0x255
  ep->num = ep_addr & EP_ADDR_MSK;
 8001d76:	f00c 0c0f 	and.w	ip, ip, #15
 8001d7a:	f881 c000 	strb.w	ip, [r1]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8001d7e:	f3c2 020a 	ubfx	r2, r2, #0, #11
 8001d82:	608a      	str	r2, [r1, #8]
  ep->type = ep_type;
 8001d84:	710b      	strb	r3, [r1, #4]
  if (ep->is_in != 0U)
 8001d86:	784a      	ldrb	r2, [r1, #1]
 8001d88:	b10a      	cbz	r2, 8001d8e <HAL_PCD_EP_Open+0x44>
    ep->tx_fifo_num = ep->num;
 8001d8a:	f8a1 c01a 	strh.w	ip, [r1, #26]
  if (ep_type == EP_TYPE_BULK)
 8001d8e:	2b02      	cmp	r3, #2
 8001d90:	d01c      	beq.n	8001dcc <HAL_PCD_EP_Open+0x82>
  __HAL_LOCK(hpcd);
 8001d92:	f895 3494 	ldrb.w	r3, [r5, #1172]	@ 0x494
 8001d96:	2b01      	cmp	r3, #1
 8001d98:	d01b      	beq.n	8001dd2 <HAL_PCD_EP_Open+0x88>
 8001d9a:	2301      	movs	r3, #1
 8001d9c:	f885 3494 	strb.w	r3, [r5, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8001da0:	6828      	ldr	r0, [r5, #0]
 8001da2:	f003 fa75 	bl	8005290 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8001da6:	2000      	movs	r0, #0
 8001da8:	f885 0494 	strb.w	r0, [r5, #1172]	@ 0x494
}
 8001dac:	bd38      	pop	{r3, r4, r5, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001dae:	f001 000f 	and.w	r0, r1, #15
 8001db2:	eb00 01c0 	add.w	r1, r0, r0, lsl #3
 8001db6:	0089      	lsls	r1, r1, #2
 8001db8:	3110      	adds	r1, #16
 8001dba:	4429      	add	r1, r5
 8001dbc:	3104      	adds	r1, #4
    ep->is_in = 1U;
 8001dbe:	eb00 00c0 	add.w	r0, r0, r0, lsl #3
 8001dc2:	eb05 0080 	add.w	r0, r5, r0, lsl #2
 8001dc6:	2401      	movs	r4, #1
 8001dc8:	7544      	strb	r4, [r0, #21]
 8001dca:	e7d4      	b.n	8001d76 <HAL_PCD_EP_Open+0x2c>
    ep->data_pid_start = 0U;
 8001dcc:	2300      	movs	r3, #0
 8001dce:	714b      	strb	r3, [r1, #5]
 8001dd0:	e7df      	b.n	8001d92 <HAL_PCD_EP_Open+0x48>
  __HAL_LOCK(hpcd);
 8001dd2:	2002      	movs	r0, #2
 8001dd4:	e7ea      	b.n	8001dac <HAL_PCD_EP_Open+0x62>

08001dd6 <HAL_PCD_EP_Receive>:
{
 8001dd6:	b510      	push	{r4, lr}
 8001dd8:	4614      	mov	r4, r2
  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001dda:	f001 0c0f 	and.w	ip, r1, #15
 8001dde:	eb0c 01cc 	add.w	r1, ip, ip, lsl #3
 8001de2:	0089      	lsls	r1, r1, #2
 8001de4:	f501 7114 	add.w	r1, r1, #592	@ 0x250
 8001de8:	4401      	add	r1, r0
 8001dea:	3104      	adds	r1, #4
  ep->xfer_buff = pBuf;
 8001dec:	eb0c 0ecc 	add.w	lr, ip, ip, lsl #3
 8001df0:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 8001df4:	f8ce 2260 	str.w	r2, [lr, #608]	@ 0x260
  ep->xfer_len = len;
 8001df8:	f8ce 3264 	str.w	r3, [lr, #612]	@ 0x264
  ep->xfer_count = 0U;
 8001dfc:	2300      	movs	r3, #0
 8001dfe:	f8ce 3268 	str.w	r3, [lr, #616]	@ 0x268
  ep->is_in = 0U;
 8001e02:	f88e 3255 	strb.w	r3, [lr, #597]	@ 0x255
  ep->num = ep_addr & EP_ADDR_MSK;
 8001e06:	f88e c254 	strb.w	ip, [lr, #596]	@ 0x254
  if (hpcd->Init.dma_enable == 1U)
 8001e0a:	7982      	ldrb	r2, [r0, #6]
 8001e0c:	2a01      	cmp	r2, #1
 8001e0e:	d004      	beq.n	8001e1a <HAL_PCD_EP_Receive+0x44>
  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8001e10:	6800      	ldr	r0, [r0, #0]
 8001e12:	f003 faff 	bl	8005414 <USB_EPStartXfer>
}
 8001e16:	2000      	movs	r0, #0
 8001e18:	bd10      	pop	{r4, pc}
    ep->dma_addr = (uint32_t)pBuf;
 8001e1a:	f8ce 4270 	str.w	r4, [lr, #624]	@ 0x270
 8001e1e:	e7f7      	b.n	8001e10 <HAL_PCD_EP_Receive+0x3a>

08001e20 <HAL_PCD_EP_Transmit>:
{
 8001e20:	b510      	push	{r4, lr}
 8001e22:	4614      	mov	r4, r2
  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001e24:	f001 0c0f 	and.w	ip, r1, #15
 8001e28:	eb0c 01cc 	add.w	r1, ip, ip, lsl #3
 8001e2c:	0089      	lsls	r1, r1, #2
 8001e2e:	3110      	adds	r1, #16
 8001e30:	4401      	add	r1, r0
 8001e32:	3104      	adds	r1, #4
  ep->xfer_buff = pBuf;
 8001e34:	eb0c 0ecc 	add.w	lr, ip, ip, lsl #3
 8001e38:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 8001e3c:	f8ce 2020 	str.w	r2, [lr, #32]
  ep->xfer_len = len;
 8001e40:	f8ce 3024 	str.w	r3, [lr, #36]	@ 0x24
  ep->xfer_count = 0U;
 8001e44:	2300      	movs	r3, #0
 8001e46:	f8ce 3028 	str.w	r3, [lr, #40]	@ 0x28
  ep->is_in = 1U;
 8001e4a:	2301      	movs	r3, #1
 8001e4c:	f88e 3015 	strb.w	r3, [lr, #21]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001e50:	f88e c014 	strb.w	ip, [lr, #20]
  if (hpcd->Init.dma_enable == 1U)
 8001e54:	7982      	ldrb	r2, [r0, #6]
 8001e56:	429a      	cmp	r2, r3
 8001e58:	d004      	beq.n	8001e64 <HAL_PCD_EP_Transmit+0x44>
  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8001e5a:	6800      	ldr	r0, [r0, #0]
 8001e5c:	f003 fada 	bl	8005414 <USB_EPStartXfer>
}
 8001e60:	2000      	movs	r0, #0
 8001e62:	bd10      	pop	{r4, pc}
    ep->dma_addr = (uint32_t)pBuf;
 8001e64:	f8ce 4030 	str.w	r4, [lr, #48]	@ 0x30
 8001e68:	e7f7      	b.n	8001e5a <HAL_PCD_EP_Transmit+0x3a>

08001e6a <HAL_PCD_EP_SetStall>:
{
 8001e6a:	b538      	push	{r3, r4, r5, lr}
  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8001e6c:	f001 050f 	and.w	r5, r1, #15
 8001e70:	7902      	ldrb	r2, [r0, #4]
 8001e72:	42aa      	cmp	r2, r5
 8001e74:	d338      	bcc.n	8001ee8 <HAL_PCD_EP_SetStall+0x7e>
 8001e76:	4604      	mov	r4, r0
 8001e78:	460b      	mov	r3, r1
  if ((0x80U & ep_addr) == 0x80U)
 8001e7a:	f011 0f80 	tst.w	r1, #128	@ 0x80
 8001e7e:	d11f      	bne.n	8001ec0 <HAL_PCD_EP_SetStall+0x56>
    ep = &hpcd->OUT_ep[ep_addr];
 8001e80:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 8001e84:	0089      	lsls	r1, r1, #2
 8001e86:	f501 7114 	add.w	r1, r1, #592	@ 0x250
 8001e8a:	4401      	add	r1, r0
 8001e8c:	3104      	adds	r1, #4
    ep->is_in = 0U;
 8001e8e:	eb03 03c3 	add.w	r3, r3, r3, lsl #3
 8001e92:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8001e96:	2200      	movs	r2, #0
 8001e98:	f883 2255 	strb.w	r2, [r3, #597]	@ 0x255
  ep->is_stall = 1U;
 8001e9c:	2301      	movs	r3, #1
 8001e9e:	708b      	strb	r3, [r1, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001ea0:	700d      	strb	r5, [r1, #0]
  __HAL_LOCK(hpcd);
 8001ea2:	f894 3494 	ldrb.w	r3, [r4, #1172]	@ 0x494
 8001ea6:	2b01      	cmp	r3, #1
 8001ea8:	d020      	beq.n	8001eec <HAL_PCD_EP_SetStall+0x82>
 8001eaa:	2301      	movs	r3, #1
 8001eac:	f884 3494 	strb.w	r3, [r4, #1172]	@ 0x494
  (void)USB_EPSetStall(hpcd->Instance, ep);
 8001eb0:	6820      	ldr	r0, [r4, #0]
 8001eb2:	f003 fbf4 	bl	800569e <USB_EPSetStall>
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8001eb6:	b185      	cbz	r5, 8001eda <HAL_PCD_EP_SetStall+0x70>
  __HAL_UNLOCK(hpcd);
 8001eb8:	2000      	movs	r0, #0
 8001eba:	f884 0494 	strb.w	r0, [r4, #1172]	@ 0x494
}
 8001ebe:	bd38      	pop	{r3, r4, r5, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001ec0:	eb05 01c5 	add.w	r1, r5, r5, lsl #3
 8001ec4:	0089      	lsls	r1, r1, #2
 8001ec6:	3110      	adds	r1, #16
 8001ec8:	4401      	add	r1, r0
 8001eca:	3104      	adds	r1, #4
    ep->is_in = 1U;
 8001ecc:	eb05 03c5 	add.w	r3, r5, r5, lsl #3
 8001ed0:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8001ed4:	2201      	movs	r2, #1
 8001ed6:	755a      	strb	r2, [r3, #21]
 8001ed8:	e7e0      	b.n	8001e9c <HAL_PCD_EP_SetStall+0x32>
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8001eda:	f204 429c 	addw	r2, r4, #1180	@ 0x49c
 8001ede:	79a1      	ldrb	r1, [r4, #6]
 8001ee0:	6820      	ldr	r0, [r4, #0]
 8001ee2:	f003 fcd5 	bl	8005890 <USB_EP0_OutStart>
 8001ee6:	e7e7      	b.n	8001eb8 <HAL_PCD_EP_SetStall+0x4e>
    return HAL_ERROR;
 8001ee8:	2001      	movs	r0, #1
 8001eea:	e7e8      	b.n	8001ebe <HAL_PCD_EP_SetStall+0x54>
  __HAL_LOCK(hpcd);
 8001eec:	2002      	movs	r0, #2
 8001eee:	e7e6      	b.n	8001ebe <HAL_PCD_EP_SetStall+0x54>

08001ef0 <HAL_PCD_EP_ClrStall>:
  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8001ef0:	f001 030f 	and.w	r3, r1, #15
 8001ef4:	7902      	ldrb	r2, [r0, #4]
 8001ef6:	429a      	cmp	r2, r3
 8001ef8:	d330      	bcc.n	8001f5c <HAL_PCD_EP_ClrStall+0x6c>
{
 8001efa:	b510      	push	{r4, lr}
 8001efc:	4604      	mov	r4, r0
  if ((0x80U & ep_addr) == 0x80U)
 8001efe:	f011 0f80 	tst.w	r1, #128	@ 0x80
 8001f02:	d11e      	bne.n	8001f42 <HAL_PCD_EP_ClrStall+0x52>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001f04:	eb03 01c3 	add.w	r1, r3, r3, lsl #3
 8001f08:	0089      	lsls	r1, r1, #2
 8001f0a:	f501 7114 	add.w	r1, r1, #592	@ 0x250
 8001f0e:	4401      	add	r1, r0
 8001f10:	3104      	adds	r1, #4
    ep->is_in = 0U;
 8001f12:	eb03 02c3 	add.w	r2, r3, r3, lsl #3
 8001f16:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8001f1a:	2000      	movs	r0, #0
 8001f1c:	f882 0255 	strb.w	r0, [r2, #597]	@ 0x255
  ep->is_stall = 0U;
 8001f20:	2200      	movs	r2, #0
 8001f22:	708a      	strb	r2, [r1, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001f24:	700b      	strb	r3, [r1, #0]
  __HAL_LOCK(hpcd);
 8001f26:	f894 3494 	ldrb.w	r3, [r4, #1172]	@ 0x494
 8001f2a:	2b01      	cmp	r3, #1
 8001f2c:	d018      	beq.n	8001f60 <HAL_PCD_EP_ClrStall+0x70>
 8001f2e:	2301      	movs	r3, #1
 8001f30:	f884 3494 	strb.w	r3, [r4, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8001f34:	6820      	ldr	r0, [r4, #0]
 8001f36:	f003 fbdf 	bl	80056f8 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8001f3a:	2000      	movs	r0, #0
 8001f3c:	f884 0494 	strb.w	r0, [r4, #1172]	@ 0x494
}
 8001f40:	bd10      	pop	{r4, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001f42:	eb03 01c3 	add.w	r1, r3, r3, lsl #3
 8001f46:	0089      	lsls	r1, r1, #2
 8001f48:	3110      	adds	r1, #16
 8001f4a:	4401      	add	r1, r0
 8001f4c:	3104      	adds	r1, #4
    ep->is_in = 1U;
 8001f4e:	eb03 02c3 	add.w	r2, r3, r3, lsl #3
 8001f52:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8001f56:	2001      	movs	r0, #1
 8001f58:	7550      	strb	r0, [r2, #21]
 8001f5a:	e7e1      	b.n	8001f20 <HAL_PCD_EP_ClrStall+0x30>
    return HAL_ERROR;
 8001f5c:	2001      	movs	r0, #1
}
 8001f5e:	4770      	bx	lr
  __HAL_LOCK(hpcd);
 8001f60:	2002      	movs	r0, #2
 8001f62:	e7ed      	b.n	8001f40 <HAL_PCD_EP_ClrStall+0x50>

08001f64 <HAL_PCD_EP_Abort>:
{
 8001f64:	b508      	push	{r3, lr}
  if ((0x80U & ep_addr) == 0x80U)
 8001f66:	f011 0f80 	tst.w	r1, #128	@ 0x80
 8001f6a:	d10c      	bne.n	8001f86 <HAL_PCD_EP_Abort+0x22>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001f6c:	f001 010f 	and.w	r1, r1, #15
 8001f70:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 8001f74:	0089      	lsls	r1, r1, #2
 8001f76:	f501 7114 	add.w	r1, r1, #592	@ 0x250
 8001f7a:	4401      	add	r1, r0
 8001f7c:	3104      	adds	r1, #4
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8001f7e:	6800      	ldr	r0, [r0, #0]
 8001f80:	f003 f9d2 	bl	8005328 <USB_EPStopXfer>
}
 8001f84:	bd08      	pop	{r3, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001f86:	f001 010f 	and.w	r1, r1, #15
 8001f8a:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 8001f8e:	0089      	lsls	r1, r1, #2
 8001f90:	3110      	adds	r1, #16
 8001f92:	4401      	add	r1, r0
 8001f94:	3104      	adds	r1, #4
 8001f96:	e7f2      	b.n	8001f7e <HAL_PCD_EP_Abort+0x1a>

08001f98 <HAL_PCD_IRQHandler>:
{
 8001f98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001f9c:	b083      	sub	sp, #12
 8001f9e:	4604      	mov	r4, r0
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001fa0:	6805      	ldr	r5, [r0, #0]
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8001fa2:	4628      	mov	r0, r5
 8001fa4:	f003 fc31 	bl	800580a <USB_GetMode>
 8001fa8:	b110      	cbz	r0, 8001fb0 <HAL_PCD_IRQHandler+0x18>
}
 8001faa:	b003      	add	sp, #12
 8001fac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001fb0:	4606      	mov	r6, r0
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8001fb2:	6820      	ldr	r0, [r4, #0]
 8001fb4:	f003 fbfa 	bl	80057ac <USB_ReadInterrupts>
 8001fb8:	2800      	cmp	r0, #0
 8001fba:	d0f6      	beq.n	8001faa <HAL_PCD_IRQHandler+0x12>
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8001fbc:	f505 6700 	add.w	r7, r5, #2048	@ 0x800
 8001fc0:	68bb      	ldr	r3, [r7, #8]
 8001fc2:	f3c3 230d 	ubfx	r3, r3, #8, #14
 8001fc6:	f8c4 34d4 	str.w	r3, [r4, #1236]	@ 0x4d4
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8001fca:	6820      	ldr	r0, [r4, #0]
 8001fcc:	f003 fbee 	bl	80057ac <USB_ReadInterrupts>
 8001fd0:	f010 0f02 	tst.w	r0, #2
 8001fd4:	d004      	beq.n	8001fe0 <HAL_PCD_IRQHandler+0x48>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8001fd6:	6822      	ldr	r2, [r4, #0]
 8001fd8:	6953      	ldr	r3, [r2, #20]
 8001fda:	f003 0302 	and.w	r3, r3, #2
 8001fde:	6153      	str	r3, [r2, #20]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8001fe0:	6820      	ldr	r0, [r4, #0]
 8001fe2:	f003 fbe3 	bl	80057ac <USB_ReadInterrupts>
 8001fe6:	f010 0f10 	tst.w	r0, #16
 8001fea:	d016      	beq.n	800201a <HAL_PCD_IRQHandler+0x82>
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001fec:	6822      	ldr	r2, [r4, #0]
 8001fee:	6993      	ldr	r3, [r2, #24]
 8001ff0:	f023 0310 	bic.w	r3, r3, #16
 8001ff4:	6193      	str	r3, [r2, #24]
      RegVal = USBx->GRXSTSP;
 8001ff6:	f8d5 8020 	ldr.w	r8, [r5, #32]
      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8001ffa:	f008 090f 	and.w	r9, r8, #15
      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8001ffe:	f408 13f0 	and.w	r3, r8, #1966080	@ 0x1e0000
 8002002:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002006:	d06a      	beq.n	80020de <HAL_PCD_IRQHandler+0x146>
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8002008:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800200c:	f000 808d 	beq.w	800212a <HAL_PCD_IRQHandler+0x192>
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002010:	6822      	ldr	r2, [r4, #0]
 8002012:	6993      	ldr	r3, [r2, #24]
 8002014:	f043 0310 	orr.w	r3, r3, #16
 8002018:	6193      	str	r3, [r2, #24]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800201a:	6820      	ldr	r0, [r4, #0]
 800201c:	f003 fbc6 	bl	80057ac <USB_ReadInterrupts>
 8002020:	f410 2f00 	tst.w	r0, #524288	@ 0x80000
 8002024:	f040 8093 	bne.w	800214e <HAL_PCD_IRQHandler+0x1b6>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8002028:	6820      	ldr	r0, [r4, #0]
 800202a:	f003 fbbf 	bl	80057ac <USB_ReadInterrupts>
 800202e:	f410 2f80 	tst.w	r0, #262144	@ 0x40000
 8002032:	f040 80fc 	bne.w	800222e <HAL_PCD_IRQHandler+0x296>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8002036:	6820      	ldr	r0, [r4, #0]
 8002038:	f003 fbb8 	bl	80057ac <USB_ReadInterrupts>
 800203c:	2800      	cmp	r0, #0
 800203e:	f2c0 817d 	blt.w	800233c <HAL_PCD_IRQHandler+0x3a4>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8002042:	6820      	ldr	r0, [r4, #0]
 8002044:	f003 fbb2 	bl	80057ac <USB_ReadInterrupts>
 8002048:	f410 6f00 	tst.w	r0, #2048	@ 0x800
 800204c:	d009      	beq.n	8002062 <HAL_PCD_IRQHandler+0xca>
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 800204e:	68bb      	ldr	r3, [r7, #8]
 8002050:	f013 0f01 	tst.w	r3, #1
 8002054:	f040 818a 	bne.w	800236c <HAL_PCD_IRQHandler+0x3d4>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8002058:	6822      	ldr	r2, [r4, #0]
 800205a:	6953      	ldr	r3, [r2, #20]
 800205c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002060:	6153      	str	r3, [r2, #20]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 8002062:	6820      	ldr	r0, [r4, #0]
 8002064:	f003 fba2 	bl	80057ac <USB_ReadInterrupts>
 8002068:	f010 6f00 	tst.w	r0, #134217728	@ 0x8000000
 800206c:	d015      	beq.n	800209a <HAL_PCD_IRQHandler+0x102>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 800206e:	6822      	ldr	r2, [r4, #0]
 8002070:	6953      	ldr	r3, [r2, #20]
 8002072:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002076:	6153      	str	r3, [r2, #20]
      if (hpcd->LPM_State == LPM_L0)
 8002078:	f894 34cc 	ldrb.w	r3, [r4, #1228]	@ 0x4cc
 800207c:	2b00      	cmp	r3, #0
 800207e:	f040 8179 	bne.w	8002374 <HAL_PCD_IRQHandler+0x3dc>
        hpcd->LPM_State = LPM_L1;
 8002082:	2101      	movs	r1, #1
 8002084:	f884 14cc 	strb.w	r1, [r4, #1228]	@ 0x4cc
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8002088:	6823      	ldr	r3, [r4, #0]
 800208a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800208c:	f3c3 0383 	ubfx	r3, r3, #2, #4
 8002090:	f8c4 34d0 	str.w	r3, [r4, #1232]	@ 0x4d0
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8002094:	4620      	mov	r0, r4
 8002096:	f000 fabd 	bl	8002614 <HAL_PCDEx_LPM_Callback>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 800209a:	6820      	ldr	r0, [r4, #0]
 800209c:	f003 fb86 	bl	80057ac <USB_ReadInterrupts>
 80020a0:	f410 5f80 	tst.w	r0, #4096	@ 0x1000
 80020a4:	f040 816a 	bne.w	800237c <HAL_PCD_IRQHandler+0x3e4>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80020a8:	6820      	ldr	r0, [r4, #0]
 80020aa:	f003 fb7f 	bl	80057ac <USB_ReadInterrupts>
 80020ae:	f410 5f00 	tst.w	r0, #8192	@ 0x2000
 80020b2:	f040 81b6 	bne.w	8002422 <HAL_PCD_IRQHandler+0x48a>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 80020b6:	6820      	ldr	r0, [r4, #0]
 80020b8:	f003 fb78 	bl	80057ac <USB_ReadInterrupts>
 80020bc:	f010 0f08 	tst.w	r0, #8
 80020c0:	f040 81c7 	bne.w	8002452 <HAL_PCD_IRQHandler+0x4ba>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 80020c4:	6820      	ldr	r0, [r4, #0]
 80020c6:	f003 fb71 	bl	80057ac <USB_ReadInterrupts>
 80020ca:	f010 0f80 	tst.w	r0, #128	@ 0x80
 80020ce:	f000 81da 	beq.w	8002486 <HAL_PCD_IRQHandler+0x4ee>
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 80020d2:	69ab      	ldr	r3, [r5, #24]
 80020d4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80020d8:	61ab      	str	r3, [r5, #24]
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80020da:	2601      	movs	r6, #1
 80020dc:	e1c3      	b.n	8002466 <HAL_PCD_IRQHandler+0x4ce>
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 80020de:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 80020e2:	ea18 0f03 	tst.w	r8, r3
 80020e6:	d093      	beq.n	8002010 <HAL_PCD_IRQHandler+0x78>
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 80020e8:	ea4f 1a18 	mov.w	sl, r8, lsr #4
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80020ec:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80020f0:	9301      	str	r3, [sp, #4]
 80020f2:	eb09 0bc9 	add.w	fp, r9, r9, lsl #3
 80020f6:	eb04 0b8b 	add.w	fp, r4, fp, lsl #2
 80020fa:	f3c8 120a 	ubfx	r2, r8, #4, #11
 80020fe:	f8db 1260 	ldr.w	r1, [fp, #608]	@ 0x260
 8002102:	4628      	mov	r0, r5
 8002104:	f003 faa8 	bl	8005658 <USB_ReadPacket>
          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002108:	f8db 3260 	ldr.w	r3, [fp, #608]	@ 0x260
 800210c:	f3ca 0a0a 	ubfx	sl, sl, #0, #11
 8002110:	4453      	add	r3, sl
 8002112:	f8cb 3260 	str.w	r3, [fp, #608]	@ 0x260
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002116:	f8db 3268 	ldr.w	r3, [fp, #616]	@ 0x268
 800211a:	9a01      	ldr	r2, [sp, #4]
 800211c:	444a      	add	r2, r9
 800211e:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8002122:	4453      	add	r3, sl
 8002124:	f8c2 3268 	str.w	r3, [r2, #616]	@ 0x268
 8002128:	e772      	b.n	8002010 <HAL_PCD_IRQHandler+0x78>
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800212a:	2208      	movs	r2, #8
 800212c:	f204 419c 	addw	r1, r4, #1180	@ 0x49c
 8002130:	4628      	mov	r0, r5
 8002132:	f003 fa91 	bl	8005658 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002136:	eb09 03c9 	add.w	r3, r9, r9, lsl #3
 800213a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800213e:	f8d3 2268 	ldr.w	r2, [r3, #616]	@ 0x268
 8002142:	f3c8 180a 	ubfx	r8, r8, #4, #11
 8002146:	4442      	add	r2, r8
 8002148:	f8c3 2268 	str.w	r2, [r3, #616]	@ 0x268
 800214c:	e760      	b.n	8002010 <HAL_PCD_IRQHandler+0x78>
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800214e:	6820      	ldr	r0, [r4, #0]
 8002150:	f003 fb30 	bl	80057b4 <USB_ReadDevAllOutEpInterrupt>
 8002154:	4680      	mov	r8, r0
      epnum = 0U;
 8002156:	46b1      	mov	r9, r6
      while (ep_intr != 0U)
 8002158:	e035      	b.n	80021c6 <HAL_PCD_IRQHandler+0x22e>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800215a:	eb05 1349 	add.w	r3, r5, r9, lsl #5
 800215e:	2201      	movs	r2, #1
 8002160:	f8c3 2b08 	str.w	r2, [r3, #2824]	@ 0xb08
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8002164:	4649      	mov	r1, r9
 8002166:	4620      	mov	r0, r4
 8002168:	f7ff fd32 	bl	8001bd0 <PCD_EP_OutXfrComplete_int>
 800216c:	e03c      	b.n	80021e8 <HAL_PCD_IRQHandler+0x250>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800216e:	eb05 1349 	add.w	r3, r5, r9, lsl #5
 8002172:	2208      	movs	r2, #8
 8002174:	f8c3 2b08 	str.w	r2, [r3, #2824]	@ 0xb08
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8002178:	4649      	mov	r1, r9
 800217a:	4620      	mov	r0, r4
 800217c:	f7ff fdaa 	bl	8001cd4 <PCD_EP_OutSetupPacket_int>
 8002180:	e035      	b.n	80021ee <HAL_PCD_IRQHandler+0x256>
            if (ep->is_iso_incomplete == 1U)
 8002182:	eb09 03c9 	add.w	r3, r9, r9, lsl #3
 8002186:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800218a:	f893 3257 	ldrb.w	r3, [r3, #599]	@ 0x257
 800218e:	2b01      	cmp	r3, #1
 8002190:	d041      	beq.n	8002216 <HAL_PCD_IRQHandler+0x27e>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8002192:	eb05 1349 	add.w	r3, r5, r9, lsl #5
 8002196:	2202      	movs	r2, #2
 8002198:	f8c3 2b08 	str.w	r2, [r3, #2824]	@ 0xb08
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800219c:	f01a 0f20 	tst.w	sl, #32
 80021a0:	d004      	beq.n	80021ac <HAL_PCD_IRQHandler+0x214>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80021a2:	eb05 1349 	add.w	r3, r5, r9, lsl #5
 80021a6:	2220      	movs	r2, #32
 80021a8:	f8c3 2b08 	str.w	r2, [r3, #2824]	@ 0xb08
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 80021ac:	f41a 5f00 	tst.w	sl, #8192	@ 0x2000
 80021b0:	d005      	beq.n	80021be <HAL_PCD_IRQHandler+0x226>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 80021b2:	eb05 1349 	add.w	r3, r5, r9, lsl #5
 80021b6:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80021ba:	f8c3 2b08 	str.w	r2, [r3, #2824]	@ 0xb08
        epnum++;
 80021be:	f109 0901 	add.w	r9, r9, #1
        ep_intr >>= 1U;
 80021c2:	ea4f 0858 	mov.w	r8, r8, lsr #1
      while (ep_intr != 0U)
 80021c6:	f1b8 0f00 	cmp.w	r8, #0
 80021ca:	f43f af2d 	beq.w	8002028 <HAL_PCD_IRQHandler+0x90>
        if ((ep_intr & 0x1U) != 0U)
 80021ce:	f018 0f01 	tst.w	r8, #1
 80021d2:	d0f4      	beq.n	80021be <HAL_PCD_IRQHandler+0x226>
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80021d4:	fa5f fb89 	uxtb.w	fp, r9
 80021d8:	4659      	mov	r1, fp
 80021da:	6820      	ldr	r0, [r4, #0]
 80021dc:	f003 fafa 	bl	80057d4 <USB_ReadDevOutEPInterrupt>
 80021e0:	4682      	mov	sl, r0
          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80021e2:	f010 0f01 	tst.w	r0, #1
 80021e6:	d1b8      	bne.n	800215a <HAL_PCD_IRQHandler+0x1c2>
          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80021e8:	f01a 0f08 	tst.w	sl, #8
 80021ec:	d1bf      	bne.n	800216e <HAL_PCD_IRQHandler+0x1d6>
          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80021ee:	f01a 0f10 	tst.w	sl, #16
 80021f2:	d004      	beq.n	80021fe <HAL_PCD_IRQHandler+0x266>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80021f4:	eb05 1349 	add.w	r3, r5, r9, lsl #5
 80021f8:	2210      	movs	r2, #16
 80021fa:	f8c3 2b08 	str.w	r2, [r3, #2824]	@ 0xb08
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 80021fe:	f01a 0f02 	tst.w	sl, #2
 8002202:	d0cb      	beq.n	800219c <HAL_PCD_IRQHandler+0x204>
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8002204:	696b      	ldr	r3, [r5, #20]
 8002206:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800220a:	d0ba      	beq.n	8002182 <HAL_PCD_IRQHandler+0x1ea>
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002212:	607b      	str	r3, [r7, #4]
 8002214:	e7b5      	b.n	8002182 <HAL_PCD_IRQHandler+0x1ea>
              ep->is_iso_incomplete = 0U;
 8002216:	eb09 03c9 	add.w	r3, r9, r9, lsl #3
 800221a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800221e:	2200      	movs	r2, #0
 8002220:	f883 2257 	strb.w	r2, [r3, #599]	@ 0x257
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8002224:	4659      	mov	r1, fp
 8002226:	4620      	mov	r0, r4
 8002228:	f004 ff92 	bl	8007150 <HAL_PCD_ISOOUTIncompleteCallback>
 800222c:	e7b1      	b.n	8002192 <HAL_PCD_IRQHandler+0x1fa>
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800222e:	6820      	ldr	r0, [r4, #0]
 8002230:	f003 fac8 	bl	80057c4 <USB_ReadDevAllInEpInterrupt>
 8002234:	4680      	mov	r8, r0
      epnum = 0U;
 8002236:	46b1      	mov	r9, r6
      while (ep_intr != 0U)
 8002238:	e025      	b.n	8002286 <HAL_PCD_IRQHandler+0x2ee>
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 800223a:	4659      	mov	r1, fp
 800223c:	4620      	mov	r0, r4
 800223e:	f004 ff43 	bl	80070c8 <HAL_PCD_DataInStageCallback>
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8002242:	f01a 0f08 	tst.w	sl, #8
 8002246:	d004      	beq.n	8002252 <HAL_PCD_IRQHandler+0x2ba>
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8002248:	eb05 1349 	add.w	r3, r5, r9, lsl #5
 800224c:	2208      	movs	r2, #8
 800224e:	f8c3 2908 	str.w	r2, [r3, #2312]	@ 0x908
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8002252:	f01a 0f10 	tst.w	sl, #16
 8002256:	d004      	beq.n	8002262 <HAL_PCD_IRQHandler+0x2ca>
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8002258:	eb05 1349 	add.w	r3, r5, r9, lsl #5
 800225c:	2210      	movs	r2, #16
 800225e:	f8c3 2908 	str.w	r2, [r3, #2312]	@ 0x908
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8002262:	f01a 0f40 	tst.w	sl, #64	@ 0x40
 8002266:	d004      	beq.n	8002272 <HAL_PCD_IRQHandler+0x2da>
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8002268:	eb05 1349 	add.w	r3, r5, r9, lsl #5
 800226c:	2240      	movs	r2, #64	@ 0x40
 800226e:	f8c3 2908 	str.w	r2, [r3, #2312]	@ 0x908
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8002272:	f01a 0f02 	tst.w	sl, #2
 8002276:	d140      	bne.n	80022fa <HAL_PCD_IRQHandler+0x362>
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8002278:	f01a 0f80 	tst.w	sl, #128	@ 0x80
 800227c:	d159      	bne.n	8002332 <HAL_PCD_IRQHandler+0x39a>
        epnum++;
 800227e:	f109 0901 	add.w	r9, r9, #1
        ep_intr >>= 1U;
 8002282:	ea4f 0858 	mov.w	r8, r8, lsr #1
      while (ep_intr != 0U)
 8002286:	f1b8 0f00 	cmp.w	r8, #0
 800228a:	f43f aed4 	beq.w	8002036 <HAL_PCD_IRQHandler+0x9e>
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 800228e:	f018 0f01 	tst.w	r8, #1
 8002292:	d0f4      	beq.n	800227e <HAL_PCD_IRQHandler+0x2e6>
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8002294:	fa5f fb89 	uxtb.w	fp, r9
 8002298:	4659      	mov	r1, fp
 800229a:	6820      	ldr	r0, [r4, #0]
 800229c:	f003 faa3 	bl	80057e6 <USB_ReadDevInEPInterrupt>
 80022a0:	4682      	mov	sl, r0
          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80022a2:	f010 0f01 	tst.w	r0, #1
 80022a6:	d0cc      	beq.n	8002242 <HAL_PCD_IRQHandler+0x2aa>
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80022a8:	f009 020f 	and.w	r2, r9, #15
 80022ac:	2101      	movs	r1, #1
 80022ae:	fa01 f202 	lsl.w	r2, r1, r2
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80022b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80022b4:	ea23 0302 	bic.w	r3, r3, r2
 80022b8:	637b      	str	r3, [r7, #52]	@ 0x34
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80022ba:	eb05 1349 	add.w	r3, r5, r9, lsl #5
 80022be:	f8c3 1908 	str.w	r1, [r3, #2312]	@ 0x908
            if (hpcd->Init.dma_enable == 1U)
 80022c2:	79a3      	ldrb	r3, [r4, #6]
 80022c4:	428b      	cmp	r3, r1
 80022c6:	d1b8      	bne.n	800223a <HAL_PCD_IRQHandler+0x2a2>
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 80022c8:	eb09 03c9 	add.w	r3, r9, r9, lsl #3
 80022cc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80022d0:	6a1a      	ldr	r2, [r3, #32]
 80022d2:	69d9      	ldr	r1, [r3, #28]
 80022d4:	440a      	add	r2, r1
 80022d6:	621a      	str	r2, [r3, #32]
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 80022d8:	f1b9 0f00 	cmp.w	r9, #0
 80022dc:	d1ad      	bne.n	800223a <HAL_PCD_IRQHandler+0x2a2>
 80022de:	eb09 03c9 	add.w	r3, r9, r9, lsl #3
 80022e2:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80022e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d1a6      	bne.n	800223a <HAL_PCD_IRQHandler+0x2a2>
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80022ec:	f204 429c 	addw	r2, r4, #1180	@ 0x49c
 80022f0:	2101      	movs	r1, #1
 80022f2:	6820      	ldr	r0, [r4, #0]
 80022f4:	f003 facc 	bl	8005890 <USB_EP0_OutStart>
 80022f8:	e79f      	b.n	800223a <HAL_PCD_IRQHandler+0x2a2>
            (void)USB_FlushTxFifo(USBx, epnum);
 80022fa:	4649      	mov	r1, r9
 80022fc:	4628      	mov	r0, r5
 80022fe:	f002 fe9f 	bl	8005040 <USB_FlushTxFifo>
            if (ep->is_iso_incomplete == 1U)
 8002302:	eb09 03c9 	add.w	r3, r9, r9, lsl #3
 8002306:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800230a:	7ddb      	ldrb	r3, [r3, #23]
 800230c:	2b01      	cmp	r3, #1
 800230e:	d005      	beq.n	800231c <HAL_PCD_IRQHandler+0x384>
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8002310:	eb05 1349 	add.w	r3, r5, r9, lsl #5
 8002314:	2202      	movs	r2, #2
 8002316:	f8c3 2908 	str.w	r2, [r3, #2312]	@ 0x908
 800231a:	e7ad      	b.n	8002278 <HAL_PCD_IRQHandler+0x2e0>
              ep->is_iso_incomplete = 0U;
 800231c:	eb09 03c9 	add.w	r3, r9, r9, lsl #3
 8002320:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8002324:	2200      	movs	r2, #0
 8002326:	75da      	strb	r2, [r3, #23]
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8002328:	4659      	mov	r1, fp
 800232a:	4620      	mov	r0, r4
 800232c:	f004 ff16 	bl	800715c <HAL_PCD_ISOINIncompleteCallback>
 8002330:	e7ee      	b.n	8002310 <HAL_PCD_IRQHandler+0x378>
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8002332:	4649      	mov	r1, r9
 8002334:	4620      	mov	r0, r4
 8002336:	f7ff fb19 	bl	800196c <PCD_WriteEmptyTxFifo>
 800233a:	e7a0      	b.n	800227e <HAL_PCD_IRQHandler+0x2e6>
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	f023 0301 	bic.w	r3, r3, #1
 8002342:	607b      	str	r3, [r7, #4]
      if (hpcd->LPM_State == LPM_L1)
 8002344:	f894 34cc 	ldrb.w	r3, [r4, #1228]	@ 0x4cc
 8002348:	2b01      	cmp	r3, #1
 800234a:	d008      	beq.n	800235e <HAL_PCD_IRQHandler+0x3c6>
        HAL_PCD_ResumeCallback(hpcd);
 800234c:	4620      	mov	r0, r4
 800234e:	f004 fef9 	bl	8007144 <HAL_PCD_ResumeCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8002352:	6822      	ldr	r2, [r4, #0]
 8002354:	6953      	ldr	r3, [r2, #20]
 8002356:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800235a:	6153      	str	r3, [r2, #20]
 800235c:	e671      	b.n	8002042 <HAL_PCD_IRQHandler+0xaa>
        hpcd->LPM_State = LPM_L0;
 800235e:	2100      	movs	r1, #0
 8002360:	f884 14cc 	strb.w	r1, [r4, #1228]	@ 0x4cc
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8002364:	4620      	mov	r0, r4
 8002366:	f000 f955 	bl	8002614 <HAL_PCDEx_LPM_Callback>
 800236a:	e7f2      	b.n	8002352 <HAL_PCD_IRQHandler+0x3ba>
        HAL_PCD_SuspendCallback(hpcd);
 800236c:	4620      	mov	r0, r4
 800236e:	f004 fed1 	bl	8007114 <HAL_PCD_SuspendCallback>
 8002372:	e671      	b.n	8002058 <HAL_PCD_IRQHandler+0xc0>
        HAL_PCD_SuspendCallback(hpcd);
 8002374:	4620      	mov	r0, r4
 8002376:	f004 fecd 	bl	8007114 <HAL_PCD_SuspendCallback>
 800237a:	e68e      	b.n	800209a <HAL_PCD_IRQHandler+0x102>
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	f023 0301 	bic.w	r3, r3, #1
 8002382:	607b      	str	r3, [r7, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8002384:	2110      	movs	r1, #16
 8002386:	6820      	ldr	r0, [r4, #0]
 8002388:	f002 fe5a 	bl	8005040 <USB_FlushTxFifo>
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800238c:	e01a      	b.n	80023c4 <HAL_PCD_IRQHandler+0x42c>
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 800238e:	eb05 1346 	add.w	r3, r5, r6, lsl #5
 8002392:	f64f 317f 	movw	r1, #64383	@ 0xfb7f
 8002396:	f8c3 1908 	str.w	r1, [r3, #2312]	@ 0x908
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800239a:	f8d3 2900 	ldr.w	r2, [r3, #2304]	@ 0x900
 800239e:	f422 1200 	bic.w	r2, r2, #2097152	@ 0x200000
 80023a2:	f8c3 2900 	str.w	r2, [r3, #2304]	@ 0x900
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 80023a6:	f8c3 1b08 	str.w	r1, [r3, #2824]	@ 0xb08
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80023aa:	f8d3 2b00 	ldr.w	r2, [r3, #2816]	@ 0xb00
 80023ae:	f422 1200 	bic.w	r2, r2, #2097152	@ 0x200000
 80023b2:	f8c3 2b00 	str.w	r2, [r3, #2816]	@ 0xb00
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80023b6:	f8d3 2b00 	ldr.w	r2, [r3, #2816]	@ 0xb00
 80023ba:	f042 6200 	orr.w	r2, r2, #134217728	@ 0x8000000
 80023be:	f8c3 2b00 	str.w	r2, [r3, #2816]	@ 0xb00
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80023c2:	3601      	adds	r6, #1
 80023c4:	7923      	ldrb	r3, [r4, #4]
 80023c6:	42b3      	cmp	r3, r6
 80023c8:	d8e1      	bhi.n	800238e <HAL_PCD_IRQHandler+0x3f6>
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80023ca:	69fb      	ldr	r3, [r7, #28]
 80023cc:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 80023d0:	61fb      	str	r3, [r7, #28]
      if (hpcd->Init.use_dedicated_ep1 != 0U)
 80023d2:	7be3      	ldrb	r3, [r4, #15]
 80023d4:	b1db      	cbz	r3, 800240e <HAL_PCD_IRQHandler+0x476>
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 80023d6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80023da:	f043 030b 	orr.w	r3, r3, #11
 80023de:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 80023e2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80023e4:	f043 030b 	orr.w	r3, r3, #11
 80023e8:	647b      	str	r3, [r7, #68]	@ 0x44
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80023ea:	f8d5 3800 	ldr.w	r3, [r5, #2048]	@ 0x800
 80023ee:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 80023f2:	f8c5 3800 	str.w	r3, [r5, #2048]	@ 0x800
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80023f6:	f204 429c 	addw	r2, r4, #1180	@ 0x49c
 80023fa:	79a1      	ldrb	r1, [r4, #6]
 80023fc:	6820      	ldr	r0, [r4, #0]
 80023fe:	f003 fa47 	bl	8005890 <USB_EP0_OutStart>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8002402:	6822      	ldr	r2, [r4, #0]
 8002404:	6953      	ldr	r3, [r2, #20]
 8002406:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800240a:	6153      	str	r3, [r2, #20]
 800240c:	e64c      	b.n	80020a8 <HAL_PCD_IRQHandler+0x110>
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 800240e:	697a      	ldr	r2, [r7, #20]
 8002410:	f242 032b 	movw	r3, #8235	@ 0x202b
 8002414:	4313      	orrs	r3, r2
 8002416:	617b      	str	r3, [r7, #20]
        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8002418:	693b      	ldr	r3, [r7, #16]
 800241a:	f043 030b 	orr.w	r3, r3, #11
 800241e:	613b      	str	r3, [r7, #16]
 8002420:	e7e3      	b.n	80023ea <HAL_PCD_IRQHandler+0x452>
      (void)USB_ActivateSetup(hpcd->Instance);
 8002422:	6820      	ldr	r0, [r4, #0]
 8002424:	f003 fa26 	bl	8005874 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8002428:	6820      	ldr	r0, [r4, #0]
 800242a:	f002 ff1f 	bl	800526c <USB_GetDevSpeed>
 800242e:	71e0      	strb	r0, [r4, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8002430:	6826      	ldr	r6, [r4, #0]
 8002432:	f000 ff33 	bl	800329c <HAL_RCC_GetHCLKFreq>
 8002436:	4601      	mov	r1, r0
 8002438:	79e2      	ldrb	r2, [r4, #7]
 800243a:	4630      	mov	r0, r6
 800243c:	f002 fd82 	bl	8004f44 <USB_SetTurnaroundTime>
      HAL_PCD_ResetCallback(hpcd);
 8002440:	4620      	mov	r0, r4
 8002442:	f004 fe52 	bl	80070ea <HAL_PCD_ResetCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8002446:	6822      	ldr	r2, [r4, #0]
 8002448:	6953      	ldr	r3, [r2, #20]
 800244a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800244e:	6153      	str	r3, [r2, #20]
 8002450:	e631      	b.n	80020b6 <HAL_PCD_IRQHandler+0x11e>
      HAL_PCD_SOFCallback(hpcd);
 8002452:	4620      	mov	r0, r4
 8002454:	f004 fe43 	bl	80070de <HAL_PCD_SOFCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8002458:	6822      	ldr	r2, [r4, #0]
 800245a:	6953      	ldr	r3, [r2, #20]
 800245c:	f003 0308 	and.w	r3, r3, #8
 8002460:	6153      	str	r3, [r2, #20]
 8002462:	e62f      	b.n	80020c4 <HAL_PCD_IRQHandler+0x12c>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002464:	3601      	adds	r6, #1
 8002466:	7923      	ldrb	r3, [r4, #4]
 8002468:	42b3      	cmp	r3, r6
 800246a:	d90c      	bls.n	8002486 <HAL_PCD_IRQHandler+0x4ee>
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 800246c:	eb06 03c6 	add.w	r3, r6, r6, lsl #3
 8002470:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8002474:	f893 3257 	ldrb.w	r3, [r3, #599]	@ 0x257
 8002478:	2b01      	cmp	r3, #1
 800247a:	d1f3      	bne.n	8002464 <HAL_PCD_IRQHandler+0x4cc>
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 800247c:	b2f1      	uxtb	r1, r6
 800247e:	4620      	mov	r0, r4
 8002480:	f7ff fd70 	bl	8001f64 <HAL_PCD_EP_Abort>
 8002484:	e7ee      	b.n	8002464 <HAL_PCD_IRQHandler+0x4cc>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8002486:	6820      	ldr	r0, [r4, #0]
 8002488:	f003 f990 	bl	80057ac <USB_ReadInterrupts>
 800248c:	f410 1f80 	tst.w	r0, #1048576	@ 0x100000
 8002490:	d125      	bne.n	80024de <HAL_PCD_IRQHandler+0x546>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8002492:	6820      	ldr	r0, [r4, #0]
 8002494:	f003 f98a 	bl	80057ac <USB_ReadInterrupts>
 8002498:	f410 1f00 	tst.w	r0, #2097152	@ 0x200000
 800249c:	d058      	beq.n	8002550 <HAL_PCD_IRQHandler+0x5b8>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800249e:	2301      	movs	r3, #1
 80024a0:	e026      	b.n	80024f0 <HAL_PCD_IRQHandler+0x558>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80024a2:	3601      	adds	r6, #1
 80024a4:	7923      	ldrb	r3, [r4, #4]
 80024a6:	42b3      	cmp	r3, r6
 80024a8:	d91b      	bls.n	80024e2 <HAL_PCD_IRQHandler+0x54a>
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 80024aa:	eb05 1346 	add.w	r3, r5, r6, lsl #5
 80024ae:	f8d3 2900 	ldr.w	r2, [r3, #2304]	@ 0x900
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80024b2:	eb06 03c6 	add.w	r3, r6, r6, lsl #3
 80024b6:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80024ba:	7e1b      	ldrb	r3, [r3, #24]
 80024bc:	2b01      	cmp	r3, #1
 80024be:	d1f0      	bne.n	80024a2 <HAL_PCD_IRQHandler+0x50a>
 80024c0:	2a00      	cmp	r2, #0
 80024c2:	daee      	bge.n	80024a2 <HAL_PCD_IRQHandler+0x50a>
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 80024c4:	eb06 03c6 	add.w	r3, r6, r6, lsl #3
 80024c8:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80024cc:	2201      	movs	r2, #1
 80024ce:	75da      	strb	r2, [r3, #23]
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 80024d0:	f066 017f 	orn	r1, r6, #127	@ 0x7f
 80024d4:	b2c9      	uxtb	r1, r1
 80024d6:	4620      	mov	r0, r4
 80024d8:	f7ff fd44 	bl	8001f64 <HAL_PCD_EP_Abort>
 80024dc:	e7e1      	b.n	80024a2 <HAL_PCD_IRQHandler+0x50a>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80024de:	2601      	movs	r6, #1
 80024e0:	e7e0      	b.n	80024a4 <HAL_PCD_IRQHandler+0x50c>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 80024e2:	6822      	ldr	r2, [r4, #0]
 80024e4:	6953      	ldr	r3, [r2, #20]
 80024e6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80024ea:	6153      	str	r3, [r2, #20]
 80024ec:	e7d1      	b.n	8002492 <HAL_PCD_IRQHandler+0x4fa>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80024ee:	3301      	adds	r3, #1
 80024f0:	7922      	ldrb	r2, [r4, #4]
 80024f2:	429a      	cmp	r2, r3
 80024f4:	d927      	bls.n	8002546 <HAL_PCD_IRQHandler+0x5ae>
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 80024f6:	eb05 1243 	add.w	r2, r5, r3, lsl #5
 80024fa:	f8d2 1b00 	ldr.w	r1, [r2, #2816]	@ 0xb00
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80024fe:	eb03 02c3 	add.w	r2, r3, r3, lsl #3
 8002502:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8002506:	f892 2258 	ldrb.w	r2, [r2, #600]	@ 0x258
 800250a:	2a01      	cmp	r2, #1
 800250c:	d1ef      	bne.n	80024ee <HAL_PCD_IRQHandler+0x556>
 800250e:	2900      	cmp	r1, #0
 8002510:	daed      	bge.n	80024ee <HAL_PCD_IRQHandler+0x556>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 8002512:	f8d4 24d4 	ldr.w	r2, [r4, #1236]	@ 0x4d4
 8002516:	ea82 4211 	eor.w	r2, r2, r1, lsr #16
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800251a:	f012 0f01 	tst.w	r2, #1
 800251e:	d1e6      	bne.n	80024ee <HAL_PCD_IRQHandler+0x556>
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8002520:	eb03 02c3 	add.w	r2, r3, r3, lsl #3
 8002524:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8002528:	2101      	movs	r1, #1
 800252a:	f882 1257 	strb.w	r1, [r2, #599]	@ 0x257
          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 800252e:	69aa      	ldr	r2, [r5, #24]
 8002530:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002534:	61aa      	str	r2, [r5, #24]
          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8002536:	696a      	ldr	r2, [r5, #20]
 8002538:	f012 0f80 	tst.w	r2, #128	@ 0x80
 800253c:	d1d7      	bne.n	80024ee <HAL_PCD_IRQHandler+0x556>
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002544:	607b      	str	r3, [r7, #4]
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8002546:	6822      	ldr	r2, [r4, #0]
 8002548:	6953      	ldr	r3, [r2, #20]
 800254a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800254e:	6153      	str	r3, [r2, #20]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8002550:	6820      	ldr	r0, [r4, #0]
 8002552:	f003 f92b 	bl	80057ac <USB_ReadInterrupts>
 8002556:	f010 4f80 	tst.w	r0, #1073741824	@ 0x40000000
 800255a:	d110      	bne.n	800257e <HAL_PCD_IRQHandler+0x5e6>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 800255c:	6820      	ldr	r0, [r4, #0]
 800255e:	f003 f925 	bl	80057ac <USB_ReadInterrupts>
 8002562:	f010 0f04 	tst.w	r0, #4
 8002566:	f43f ad20 	beq.w	8001faa <HAL_PCD_IRQHandler+0x12>
      RegVal = hpcd->Instance->GOTGINT;
 800256a:	6823      	ldr	r3, [r4, #0]
 800256c:	685d      	ldr	r5, [r3, #4]
      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 800256e:	f015 0f04 	tst.w	r5, #4
 8002572:	d10d      	bne.n	8002590 <HAL_PCD_IRQHandler+0x5f8>
      hpcd->Instance->GOTGINT |= RegVal;
 8002574:	6822      	ldr	r2, [r4, #0]
 8002576:	6853      	ldr	r3, [r2, #4]
 8002578:	432b      	orrs	r3, r5
 800257a:	6053      	str	r3, [r2, #4]
 800257c:	e515      	b.n	8001faa <HAL_PCD_IRQHandler+0x12>
      HAL_PCD_ConnectCallback(hpcd);
 800257e:	4620      	mov	r0, r4
 8002580:	f004 fdf2 	bl	8007168 <HAL_PCD_ConnectCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8002584:	6822      	ldr	r2, [r4, #0]
 8002586:	6953      	ldr	r3, [r2, #20]
 8002588:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800258c:	6153      	str	r3, [r2, #20]
 800258e:	e7e5      	b.n	800255c <HAL_PCD_IRQHandler+0x5c4>
        HAL_PCD_DisconnectCallback(hpcd);
 8002590:	4620      	mov	r0, r4
 8002592:	f004 fdef 	bl	8007174 <HAL_PCD_DisconnectCallback>
 8002596:	e7ed      	b.n	8002574 <HAL_PCD_IRQHandler+0x5dc>

08002598 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8002598:	b410      	push	{r4}
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 800259a:	6804      	ldr	r4, [r0, #0]
 800259c:	6a60      	ldr	r0, [r4, #36]	@ 0x24

  if (fifo == 0U)
 800259e:	b931      	cbnz	r1, 80025ae <HAL_PCDEx_SetTxFiFo+0x16>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 80025a0:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 80025a4:	62a0      	str	r0, [r4, #40]	@ 0x28
    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
  }

  return HAL_OK;
}
 80025a6:	2000      	movs	r0, #0
 80025a8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80025ac:	4770      	bx	lr
 80025ae:	468c      	mov	ip, r1
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 80025b0:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80025b2:	eb00 4013 	add.w	r0, r0, r3, lsr #16
    for (i = 0U; i < (fifo - 1U); i++)
 80025b6:	2300      	movs	r3, #0
 80025b8:	e008      	b.n	80025cc <HAL_PCDEx_SetTxFiFo+0x34>
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 80025ba:	f103 0140 	add.w	r1, r3, #64	@ 0x40
 80025be:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 80025c2:	6849      	ldr	r1, [r1, #4]
 80025c4:	eb00 4011 	add.w	r0, r0, r1, lsr #16
    for (i = 0U; i < (fifo - 1U); i++)
 80025c8:	3301      	adds	r3, #1
 80025ca:	b2db      	uxtb	r3, r3
 80025cc:	f10c 31ff 	add.w	r1, ip, #4294967295
 80025d0:	428b      	cmp	r3, r1
 80025d2:	d3f2      	bcc.n	80025ba <HAL_PCDEx_SetTxFiFo+0x22>
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 80025d4:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 80025d8:	f10c 013f 	add.w	r1, ip, #63	@ 0x3f
 80025dc:	eb04 0481 	add.w	r4, r4, r1, lsl #2
 80025e0:	6060      	str	r0, [r4, #4]
 80025e2:	e7e0      	b.n	80025a6 <HAL_PCDEx_SetTxFiFo+0xe>

080025e4 <HAL_PCDEx_SetRxFiFo>:
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
  hpcd->Instance->GRXFSIZ = size;
 80025e4:	6803      	ldr	r3, [r0, #0]
 80025e6:	6259      	str	r1, [r3, #36]	@ 0x24

  return HAL_OK;
}
 80025e8:	2000      	movs	r0, #0
 80025ea:	4770      	bx	lr

080025ec <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80025ec:	4603      	mov	r3, r0
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80025ee:	6802      	ldr	r2, [r0, #0]

  hpcd->lpm_active = 1U;
 80025f0:	2101      	movs	r1, #1
 80025f2:	f8c0 14d8 	str.w	r1, [r0, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 80025f6:	2000      	movs	r0, #0
 80025f8:	f883 04cc 	strb.w	r0, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 80025fc:	6993      	ldr	r3, [r2, #24]
 80025fe:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8002602:	6193      	str	r3, [r2, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8002604:	6d51      	ldr	r1, [r2, #84]	@ 0x54
 8002606:	4b02      	ldr	r3, [pc, #8]	@ (8002610 <HAL_PCDEx_ActivateLPM+0x24>)
 8002608:	430b      	orrs	r3, r1
 800260a:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
}
 800260c:	4770      	bx	lr
 800260e:	bf00      	nop
 8002610:	10000003 	.word	0x10000003

08002614 <HAL_PCDEx_LPM_Callback>:
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8002614:	4770      	bx	lr
	...

08002618 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8002618:	b538      	push	{r3, r4, r5, lr}
 800261a:	4604      	mov	r4, r0

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 800261c:	4b22      	ldr	r3, [pc, #136]	@ (80026a8 <HAL_PWREx_ConfigSupply+0x90>)
 800261e:	68db      	ldr	r3, [r3, #12]
 8002620:	f003 0307 	and.w	r3, r3, #7
 8002624:	2b06      	cmp	r3, #6
 8002626:	d007      	beq.n	8002638 <HAL_PWREx_ConfigSupply+0x20>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8002628:	4b1f      	ldr	r3, [pc, #124]	@ (80026a8 <HAL_PWREx_ConfigSupply+0x90>)
 800262a:	68db      	ldr	r3, [r3, #12]
 800262c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002630:	4283      	cmp	r3, r0
 8002632:	d036      	beq.n	80026a2 <HAL_PWREx_ConfigSupply+0x8a>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8002634:	2001      	movs	r0, #1
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
}
 8002636:	bd38      	pop	{r3, r4, r5, pc}
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8002638:	4a1b      	ldr	r2, [pc, #108]	@ (80026a8 <HAL_PWREx_ConfigSupply+0x90>)
 800263a:	68d3      	ldr	r3, [r2, #12]
 800263c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002640:	4303      	orrs	r3, r0
 8002642:	60d3      	str	r3, [r2, #12]
  tickstart = HAL_GetTick ();
 8002644:	f7fe fd24 	bl	8001090 <HAL_GetTick>
 8002648:	4605      	mov	r5, r0
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800264a:	4b17      	ldr	r3, [pc, #92]	@ (80026a8 <HAL_PWREx_ConfigSupply+0x90>)
 800264c:	685b      	ldr	r3, [r3, #4]
 800264e:	f413 5f00 	tst.w	r3, #8192	@ 0x2000
 8002652:	d107      	bne.n	8002664 <HAL_PWREx_ConfigSupply+0x4c>
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8002654:	f7fe fd1c 	bl	8001090 <HAL_GetTick>
 8002658:	1b43      	subs	r3, r0, r5
 800265a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800265e:	d9f4      	bls.n	800264a <HAL_PWREx_ConfigSupply+0x32>
      return HAL_ERROR;
 8002660:	2001      	movs	r0, #1
 8002662:	e7e8      	b.n	8002636 <HAL_PWREx_ConfigSupply+0x1e>
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 8002664:	2c2e      	cmp	r4, #46	@ 0x2e
 8002666:	bf18      	it	ne
 8002668:	2c1e      	cmpne	r4, #30
 800266a:	d008      	beq.n	800267e <HAL_PWREx_ConfigSupply+0x66>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
 800266c:	2c2d      	cmp	r4, #45	@ 0x2d
 800266e:	bf14      	ite	ne
 8002670:	2300      	movne	r3, #0
 8002672:	2301      	moveq	r3, #1
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 8002674:	2c1d      	cmp	r4, #29
 8002676:	d002      	beq.n	800267e <HAL_PWREx_ConfigSupply+0x66>
 8002678:	b90b      	cbnz	r3, 800267e <HAL_PWREx_ConfigSupply+0x66>
  return HAL_OK;
 800267a:	2000      	movs	r0, #0
 800267c:	e7db      	b.n	8002636 <HAL_PWREx_ConfigSupply+0x1e>
    tickstart = HAL_GetTick ();
 800267e:	f7fe fd07 	bl	8001090 <HAL_GetTick>
 8002682:	4604      	mov	r4, r0
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8002684:	4b08      	ldr	r3, [pc, #32]	@ (80026a8 <HAL_PWREx_ConfigSupply+0x90>)
 8002686:	68db      	ldr	r3, [r3, #12]
 8002688:	f413 3f80 	tst.w	r3, #65536	@ 0x10000
 800268c:	d107      	bne.n	800269e <HAL_PWREx_ConfigSupply+0x86>
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800268e:	f7fe fcff 	bl	8001090 <HAL_GetTick>
 8002692:	1b00      	subs	r0, r0, r4
 8002694:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 8002698:	d9f4      	bls.n	8002684 <HAL_PWREx_ConfigSupply+0x6c>
        return HAL_ERROR;
 800269a:	2001      	movs	r0, #1
 800269c:	e7cb      	b.n	8002636 <HAL_PWREx_ConfigSupply+0x1e>
  return HAL_OK;
 800269e:	2000      	movs	r0, #0
 80026a0:	e7c9      	b.n	8002636 <HAL_PWREx_ConfigSupply+0x1e>
      return HAL_OK;
 80026a2:	2000      	movs	r0, #0
 80026a4:	e7c7      	b.n	8002636 <HAL_PWREx_ConfigSupply+0x1e>
 80026a6:	bf00      	nop
 80026a8:	58024800 	.word	0x58024800

080026ac <HAL_PWREx_EnableUSBVoltageDetector>:
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 80026ac:	4a02      	ldr	r2, [pc, #8]	@ (80026b8 <HAL_PWREx_EnableUSBVoltageDetector+0xc>)
 80026ae:	68d3      	ldr	r3, [r2, #12]
 80026b0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80026b4:	60d3      	str	r3, [r2, #12]
}
 80026b6:	4770      	bx	lr
 80026b8:	58024800 	.word	0x58024800

080026bc <HAL_RCC_OscConfig>:
{
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80026bc:	2800      	cmp	r0, #0
 80026be:	f000 8339 	beq.w	8002d34 <HAL_RCC_OscConfig+0x678>
{
 80026c2:	b538      	push	{r3, r4, r5, lr}
 80026c4:	4604      	mov	r4, r0
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80026c6:	6803      	ldr	r3, [r0, #0]
 80026c8:	f013 0f01 	tst.w	r3, #1
 80026cc:	d025      	beq.n	800271a <HAL_RCC_OscConfig+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80026ce:	4a94      	ldr	r2, [pc, #592]	@ (8002920 <HAL_RCC_OscConfig+0x264>)
 80026d0:	6913      	ldr	r3, [r2, #16]
 80026d2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80026d6:	6a92      	ldr	r2, [r2, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80026d8:	2b10      	cmp	r3, #16
 80026da:	d015      	beq.n	8002708 <HAL_RCC_OscConfig+0x4c>
 80026dc:	2b18      	cmp	r3, #24
 80026de:	d00f      	beq.n	8002700 <HAL_RCC_OscConfig+0x44>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80026e0:	6863      	ldr	r3, [r4, #4]
 80026e2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80026e6:	d03f      	beq.n	8002768 <HAL_RCC_OscConfig+0xac>
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d153      	bne.n	8002794 <HAL_RCC_OscConfig+0xd8>
 80026ec:	4b8c      	ldr	r3, [pc, #560]	@ (8002920 <HAL_RCC_OscConfig+0x264>)
 80026ee:	681a      	ldr	r2, [r3, #0]
 80026f0:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80026f4:	601a      	str	r2, [r3, #0]
 80026f6:	681a      	ldr	r2, [r3, #0]
 80026f8:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80026fc:	601a      	str	r2, [r3, #0]
 80026fe:	e038      	b.n	8002772 <HAL_RCC_OscConfig+0xb6>
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8002700:	f002 0203 	and.w	r2, r2, #3
 8002704:	2a02      	cmp	r2, #2
 8002706:	d1eb      	bne.n	80026e0 <HAL_RCC_OscConfig+0x24>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002708:	4b85      	ldr	r3, [pc, #532]	@ (8002920 <HAL_RCC_OscConfig+0x264>)
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8002710:	d003      	beq.n	800271a <HAL_RCC_OscConfig+0x5e>
 8002712:	6863      	ldr	r3, [r4, #4]
 8002714:	2b00      	cmp	r3, #0
 8002716:	f000 830f 	beq.w	8002d38 <HAL_RCC_OscConfig+0x67c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800271a:	6823      	ldr	r3, [r4, #0]
 800271c:	f013 0f02 	tst.w	r3, #2
 8002720:	f000 80a1 	beq.w	8002866 <HAL_RCC_OscConfig+0x1aa>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002724:	4a7e      	ldr	r2, [pc, #504]	@ (8002920 <HAL_RCC_OscConfig+0x264>)
 8002726:	6913      	ldr	r3, [r2, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002728:	6a92      	ldr	r2, [r2, #40]	@ 0x28
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800272a:	f013 0338 	ands.w	r3, r3, #56	@ 0x38
 800272e:	d05a      	beq.n	80027e6 <HAL_RCC_OscConfig+0x12a>
 8002730:	2b18      	cmp	r3, #24
 8002732:	d055      	beq.n	80027e0 <HAL_RCC_OscConfig+0x124>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002734:	68e3      	ldr	r3, [r4, #12]
 8002736:	2b00      	cmp	r3, #0
 8002738:	f000 80de 	beq.w	80028f8 <HAL_RCC_OscConfig+0x23c>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800273c:	4978      	ldr	r1, [pc, #480]	@ (8002920 <HAL_RCC_OscConfig+0x264>)
 800273e:	680a      	ldr	r2, [r1, #0]
 8002740:	f022 0219 	bic.w	r2, r2, #25
 8002744:	4313      	orrs	r3, r2
 8002746:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002748:	f7fe fca2 	bl	8001090 <HAL_GetTick>
 800274c:	4605      	mov	r5, r0

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800274e:	4b74      	ldr	r3, [pc, #464]	@ (8002920 <HAL_RCC_OscConfig+0x264>)
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	f013 0f04 	tst.w	r3, #4
 8002756:	f040 80ad 	bne.w	80028b4 <HAL_RCC_OscConfig+0x1f8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800275a:	f7fe fc99 	bl	8001090 <HAL_GetTick>
 800275e:	1b40      	subs	r0, r0, r5
 8002760:	2802      	cmp	r0, #2
 8002762:	d9f4      	bls.n	800274e <HAL_RCC_OscConfig+0x92>
          {
            return HAL_TIMEOUT;
 8002764:	2003      	movs	r0, #3
 8002766:	e2ee      	b.n	8002d46 <HAL_RCC_OscConfig+0x68a>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002768:	4a6d      	ldr	r2, [pc, #436]	@ (8002920 <HAL_RCC_OscConfig+0x264>)
 800276a:	6813      	ldr	r3, [r2, #0]
 800276c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002770:	6013      	str	r3, [r2, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002772:	6863      	ldr	r3, [r4, #4]
 8002774:	b32b      	cbz	r3, 80027c2 <HAL_RCC_OscConfig+0x106>
        tickstart = HAL_GetTick();
 8002776:	f7fe fc8b 	bl	8001090 <HAL_GetTick>
 800277a:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800277c:	4b68      	ldr	r3, [pc, #416]	@ (8002920 <HAL_RCC_OscConfig+0x264>)
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8002784:	d1c9      	bne.n	800271a <HAL_RCC_OscConfig+0x5e>
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002786:	f7fe fc83 	bl	8001090 <HAL_GetTick>
 800278a:	1b40      	subs	r0, r0, r5
 800278c:	2864      	cmp	r0, #100	@ 0x64
 800278e:	d9f5      	bls.n	800277c <HAL_RCC_OscConfig+0xc0>
            return HAL_TIMEOUT;
 8002790:	2003      	movs	r0, #3
 8002792:	e2d8      	b.n	8002d46 <HAL_RCC_OscConfig+0x68a>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002794:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002798:	d009      	beq.n	80027ae <HAL_RCC_OscConfig+0xf2>
 800279a:	4b61      	ldr	r3, [pc, #388]	@ (8002920 <HAL_RCC_OscConfig+0x264>)
 800279c:	681a      	ldr	r2, [r3, #0]
 800279e:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80027a2:	601a      	str	r2, [r3, #0]
 80027a4:	681a      	ldr	r2, [r3, #0]
 80027a6:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80027aa:	601a      	str	r2, [r3, #0]
 80027ac:	e7e1      	b.n	8002772 <HAL_RCC_OscConfig+0xb6>
 80027ae:	4b5c      	ldr	r3, [pc, #368]	@ (8002920 <HAL_RCC_OscConfig+0x264>)
 80027b0:	681a      	ldr	r2, [r3, #0]
 80027b2:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 80027b6:	601a      	str	r2, [r3, #0]
 80027b8:	681a      	ldr	r2, [r3, #0]
 80027ba:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80027be:	601a      	str	r2, [r3, #0]
 80027c0:	e7d7      	b.n	8002772 <HAL_RCC_OscConfig+0xb6>
        tickstart = HAL_GetTick();
 80027c2:	f7fe fc65 	bl	8001090 <HAL_GetTick>
 80027c6:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80027c8:	4b55      	ldr	r3, [pc, #340]	@ (8002920 <HAL_RCC_OscConfig+0x264>)
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 80027d0:	d0a3      	beq.n	800271a <HAL_RCC_OscConfig+0x5e>
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80027d2:	f7fe fc5d 	bl	8001090 <HAL_GetTick>
 80027d6:	1b40      	subs	r0, r0, r5
 80027d8:	2864      	cmp	r0, #100	@ 0x64
 80027da:	d9f5      	bls.n	80027c8 <HAL_RCC_OscConfig+0x10c>
            return HAL_TIMEOUT;
 80027dc:	2003      	movs	r0, #3
 80027de:	e2b2      	b.n	8002d46 <HAL_RCC_OscConfig+0x68a>
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80027e0:	f012 0f03 	tst.w	r2, #3
 80027e4:	d1a6      	bne.n	8002734 <HAL_RCC_OscConfig+0x78>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80027e6:	4b4e      	ldr	r3, [pc, #312]	@ (8002920 <HAL_RCC_OscConfig+0x264>)
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	f013 0f04 	tst.w	r3, #4
 80027ee:	d003      	beq.n	80027f8 <HAL_RCC_OscConfig+0x13c>
 80027f0:	68e3      	ldr	r3, [r4, #12]
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	f000 82a2 	beq.w	8002d3c <HAL_RCC_OscConfig+0x680>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80027f8:	4a49      	ldr	r2, [pc, #292]	@ (8002920 <HAL_RCC_OscConfig+0x264>)
 80027fa:	6813      	ldr	r3, [r2, #0]
 80027fc:	f023 0319 	bic.w	r3, r3, #25
 8002800:	68e1      	ldr	r1, [r4, #12]
 8002802:	430b      	orrs	r3, r1
 8002804:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8002806:	f7fe fc43 	bl	8001090 <HAL_GetTick>
 800280a:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800280c:	4b44      	ldr	r3, [pc, #272]	@ (8002920 <HAL_RCC_OscConfig+0x264>)
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	f013 0f04 	tst.w	r3, #4
 8002814:	d106      	bne.n	8002824 <HAL_RCC_OscConfig+0x168>
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002816:	f7fe fc3b 	bl	8001090 <HAL_GetTick>
 800281a:	1b40      	subs	r0, r0, r5
 800281c:	2802      	cmp	r0, #2
 800281e:	d9f5      	bls.n	800280c <HAL_RCC_OscConfig+0x150>
            return HAL_TIMEOUT;
 8002820:	2003      	movs	r0, #3
 8002822:	e290      	b.n	8002d46 <HAL_RCC_OscConfig+0x68a>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002824:	f7fe fc4e 	bl	80010c4 <HAL_GetREVID>
 8002828:	f241 0303 	movw	r3, #4099	@ 0x1003
 800282c:	4298      	cmp	r0, r3
 800282e:	d812      	bhi.n	8002856 <HAL_RCC_OscConfig+0x19a>
 8002830:	6922      	ldr	r2, [r4, #16]
 8002832:	2a40      	cmp	r2, #64	@ 0x40
 8002834:	d007      	beq.n	8002846 <HAL_RCC_OscConfig+0x18a>
 8002836:	493a      	ldr	r1, [pc, #232]	@ (8002920 <HAL_RCC_OscConfig+0x264>)
 8002838:	684b      	ldr	r3, [r1, #4]
 800283a:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 800283e:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
 8002842:	604b      	str	r3, [r1, #4]
 8002844:	e00f      	b.n	8002866 <HAL_RCC_OscConfig+0x1aa>
 8002846:	4a36      	ldr	r2, [pc, #216]	@ (8002920 <HAL_RCC_OscConfig+0x264>)
 8002848:	6853      	ldr	r3, [r2, #4]
 800284a:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 800284e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002852:	6053      	str	r3, [r2, #4]
 8002854:	e007      	b.n	8002866 <HAL_RCC_OscConfig+0x1aa>
 8002856:	4a32      	ldr	r2, [pc, #200]	@ (8002920 <HAL_RCC_OscConfig+0x264>)
 8002858:	6853      	ldr	r3, [r2, #4]
 800285a:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 800285e:	6921      	ldr	r1, [r4, #16]
 8002860:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8002864:	6053      	str	r3, [r2, #4]
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8002866:	6823      	ldr	r3, [r4, #0]
 8002868:	f013 0f10 	tst.w	r3, #16
 800286c:	f000 8088 	beq.w	8002980 <HAL_RCC_OscConfig+0x2c4>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002870:	4a2b      	ldr	r2, [pc, #172]	@ (8002920 <HAL_RCC_OscConfig+0x264>)
 8002872:	6913      	ldr	r3, [r2, #16]
 8002874:	f003 0338 	and.w	r3, r3, #56	@ 0x38
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002878:	6a92      	ldr	r2, [r2, #40]	@ 0x28
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800287a:	2b08      	cmp	r3, #8
 800287c:	d056      	beq.n	800292c <HAL_RCC_OscConfig+0x270>
 800287e:	2b18      	cmp	r3, #24
 8002880:	d050      	beq.n	8002924 <HAL_RCC_OscConfig+0x268>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8002882:	69e3      	ldr	r3, [r4, #28]
 8002884:	2b00      	cmp	r3, #0
 8002886:	f000 80b8 	beq.w	80029fa <HAL_RCC_OscConfig+0x33e>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800288a:	4a25      	ldr	r2, [pc, #148]	@ (8002920 <HAL_RCC_OscConfig+0x264>)
 800288c:	6813      	ldr	r3, [r2, #0]
 800288e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002892:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002894:	f7fe fbfc 	bl	8001090 <HAL_GetTick>
 8002898:	4605      	mov	r5, r0

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800289a:	4b21      	ldr	r3, [pc, #132]	@ (8002920 <HAL_RCC_OscConfig+0x264>)
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	f413 7f80 	tst.w	r3, #256	@ 0x100
 80028a2:	f040 8088 	bne.w	80029b6 <HAL_RCC_OscConfig+0x2fa>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80028a6:	f7fe fbf3 	bl	8001090 <HAL_GetTick>
 80028aa:	1b40      	subs	r0, r0, r5
 80028ac:	2802      	cmp	r0, #2
 80028ae:	d9f4      	bls.n	800289a <HAL_RCC_OscConfig+0x1de>
          {
            return HAL_TIMEOUT;
 80028b0:	2003      	movs	r0, #3
 80028b2:	e248      	b.n	8002d46 <HAL_RCC_OscConfig+0x68a>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80028b4:	f7fe fc06 	bl	80010c4 <HAL_GetREVID>
 80028b8:	f241 0303 	movw	r3, #4099	@ 0x1003
 80028bc:	4298      	cmp	r0, r3
 80028be:	d812      	bhi.n	80028e6 <HAL_RCC_OscConfig+0x22a>
 80028c0:	6922      	ldr	r2, [r4, #16]
 80028c2:	2a40      	cmp	r2, #64	@ 0x40
 80028c4:	d007      	beq.n	80028d6 <HAL_RCC_OscConfig+0x21a>
 80028c6:	4916      	ldr	r1, [pc, #88]	@ (8002920 <HAL_RCC_OscConfig+0x264>)
 80028c8:	684b      	ldr	r3, [r1, #4]
 80028ca:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80028ce:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
 80028d2:	604b      	str	r3, [r1, #4]
 80028d4:	e7c7      	b.n	8002866 <HAL_RCC_OscConfig+0x1aa>
 80028d6:	4a12      	ldr	r2, [pc, #72]	@ (8002920 <HAL_RCC_OscConfig+0x264>)
 80028d8:	6853      	ldr	r3, [r2, #4]
 80028da:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80028de:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80028e2:	6053      	str	r3, [r2, #4]
 80028e4:	e7bf      	b.n	8002866 <HAL_RCC_OscConfig+0x1aa>
 80028e6:	4a0e      	ldr	r2, [pc, #56]	@ (8002920 <HAL_RCC_OscConfig+0x264>)
 80028e8:	6853      	ldr	r3, [r2, #4]
 80028ea:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 80028ee:	6921      	ldr	r1, [r4, #16]
 80028f0:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 80028f4:	6053      	str	r3, [r2, #4]
 80028f6:	e7b6      	b.n	8002866 <HAL_RCC_OscConfig+0x1aa>
        __HAL_RCC_HSI_DISABLE();
 80028f8:	4a09      	ldr	r2, [pc, #36]	@ (8002920 <HAL_RCC_OscConfig+0x264>)
 80028fa:	6813      	ldr	r3, [r2, #0]
 80028fc:	f023 0301 	bic.w	r3, r3, #1
 8002900:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8002902:	f7fe fbc5 	bl	8001090 <HAL_GetTick>
 8002906:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002908:	4b05      	ldr	r3, [pc, #20]	@ (8002920 <HAL_RCC_OscConfig+0x264>)
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	f013 0f04 	tst.w	r3, #4
 8002910:	d0a9      	beq.n	8002866 <HAL_RCC_OscConfig+0x1aa>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002912:	f7fe fbbd 	bl	8001090 <HAL_GetTick>
 8002916:	1b40      	subs	r0, r0, r5
 8002918:	2802      	cmp	r0, #2
 800291a:	d9f5      	bls.n	8002908 <HAL_RCC_OscConfig+0x24c>
            return HAL_TIMEOUT;
 800291c:	2003      	movs	r0, #3
 800291e:	e212      	b.n	8002d46 <HAL_RCC_OscConfig+0x68a>
 8002920:	58024400 	.word	0x58024400
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8002924:	f002 0203 	and.w	r2, r2, #3
 8002928:	2a01      	cmp	r2, #1
 800292a:	d1aa      	bne.n	8002882 <HAL_RCC_OscConfig+0x1c6>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800292c:	4ba1      	ldr	r3, [pc, #644]	@ (8002bb4 <HAL_RCC_OscConfig+0x4f8>)
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8002934:	d003      	beq.n	800293e <HAL_RCC_OscConfig+0x282>
 8002936:	69e3      	ldr	r3, [r4, #28]
 8002938:	2b80      	cmp	r3, #128	@ 0x80
 800293a:	f040 8201 	bne.w	8002d40 <HAL_RCC_OscConfig+0x684>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800293e:	f7fe fbc1 	bl	80010c4 <HAL_GetREVID>
 8002942:	f241 0303 	movw	r3, #4099	@ 0x1003
 8002946:	4298      	cmp	r0, r3
 8002948:	d812      	bhi.n	8002970 <HAL_RCC_OscConfig+0x2b4>
 800294a:	6a22      	ldr	r2, [r4, #32]
 800294c:	2a20      	cmp	r2, #32
 800294e:	d007      	beq.n	8002960 <HAL_RCC_OscConfig+0x2a4>
 8002950:	4998      	ldr	r1, [pc, #608]	@ (8002bb4 <HAL_RCC_OscConfig+0x4f8>)
 8002952:	684b      	ldr	r3, [r1, #4]
 8002954:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8002958:	ea43 6382 	orr.w	r3, r3, r2, lsl #26
 800295c:	604b      	str	r3, [r1, #4]
 800295e:	e00f      	b.n	8002980 <HAL_RCC_OscConfig+0x2c4>
 8002960:	4a94      	ldr	r2, [pc, #592]	@ (8002bb4 <HAL_RCC_OscConfig+0x4f8>)
 8002962:	6853      	ldr	r3, [r2, #4]
 8002964:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8002968:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800296c:	6053      	str	r3, [r2, #4]
 800296e:	e007      	b.n	8002980 <HAL_RCC_OscConfig+0x2c4>
 8002970:	4a90      	ldr	r2, [pc, #576]	@ (8002bb4 <HAL_RCC_OscConfig+0x4f8>)
 8002972:	68d3      	ldr	r3, [r2, #12]
 8002974:	f023 537c 	bic.w	r3, r3, #1056964608	@ 0x3f000000
 8002978:	6a21      	ldr	r1, [r4, #32]
 800297a:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 800297e:	60d3      	str	r3, [r2, #12]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002980:	6823      	ldr	r3, [r4, #0]
 8002982:	f013 0f08 	tst.w	r3, #8
 8002986:	d060      	beq.n	8002a4a <HAL_RCC_OscConfig+0x38e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002988:	6963      	ldr	r3, [r4, #20]
 800298a:	2b00      	cmp	r3, #0
 800298c:	d049      	beq.n	8002a22 <HAL_RCC_OscConfig+0x366>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800298e:	4a89      	ldr	r2, [pc, #548]	@ (8002bb4 <HAL_RCC_OscConfig+0x4f8>)
 8002990:	6f53      	ldr	r3, [r2, #116]	@ 0x74
 8002992:	f043 0301 	orr.w	r3, r3, #1
 8002996:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002998:	f7fe fb7a 	bl	8001090 <HAL_GetTick>
 800299c:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800299e:	4b85      	ldr	r3, [pc, #532]	@ (8002bb4 <HAL_RCC_OscConfig+0x4f8>)
 80029a0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80029a2:	f013 0f02 	tst.w	r3, #2
 80029a6:	d150      	bne.n	8002a4a <HAL_RCC_OscConfig+0x38e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80029a8:	f7fe fb72 	bl	8001090 <HAL_GetTick>
 80029ac:	1b40      	subs	r0, r0, r5
 80029ae:	2802      	cmp	r0, #2
 80029b0:	d9f5      	bls.n	800299e <HAL_RCC_OscConfig+0x2e2>
        {
          return HAL_TIMEOUT;
 80029b2:	2003      	movs	r0, #3
 80029b4:	e1c7      	b.n	8002d46 <HAL_RCC_OscConfig+0x68a>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80029b6:	f7fe fb85 	bl	80010c4 <HAL_GetREVID>
 80029ba:	f241 0303 	movw	r3, #4099	@ 0x1003
 80029be:	4298      	cmp	r0, r3
 80029c0:	d812      	bhi.n	80029e8 <HAL_RCC_OscConfig+0x32c>
 80029c2:	6a22      	ldr	r2, [r4, #32]
 80029c4:	2a20      	cmp	r2, #32
 80029c6:	d007      	beq.n	80029d8 <HAL_RCC_OscConfig+0x31c>
 80029c8:	497a      	ldr	r1, [pc, #488]	@ (8002bb4 <HAL_RCC_OscConfig+0x4f8>)
 80029ca:	684b      	ldr	r3, [r1, #4]
 80029cc:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 80029d0:	ea43 6382 	orr.w	r3, r3, r2, lsl #26
 80029d4:	604b      	str	r3, [r1, #4]
 80029d6:	e7d3      	b.n	8002980 <HAL_RCC_OscConfig+0x2c4>
 80029d8:	4a76      	ldr	r2, [pc, #472]	@ (8002bb4 <HAL_RCC_OscConfig+0x4f8>)
 80029da:	6853      	ldr	r3, [r2, #4]
 80029dc:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 80029e0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80029e4:	6053      	str	r3, [r2, #4]
 80029e6:	e7cb      	b.n	8002980 <HAL_RCC_OscConfig+0x2c4>
 80029e8:	4a72      	ldr	r2, [pc, #456]	@ (8002bb4 <HAL_RCC_OscConfig+0x4f8>)
 80029ea:	68d3      	ldr	r3, [r2, #12]
 80029ec:	f023 537c 	bic.w	r3, r3, #1056964608	@ 0x3f000000
 80029f0:	6a21      	ldr	r1, [r4, #32]
 80029f2:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 80029f6:	60d3      	str	r3, [r2, #12]
 80029f8:	e7c2      	b.n	8002980 <HAL_RCC_OscConfig+0x2c4>
        __HAL_RCC_CSI_DISABLE();
 80029fa:	4a6e      	ldr	r2, [pc, #440]	@ (8002bb4 <HAL_RCC_OscConfig+0x4f8>)
 80029fc:	6813      	ldr	r3, [r2, #0]
 80029fe:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002a02:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8002a04:	f7fe fb44 	bl	8001090 <HAL_GetTick>
 8002a08:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8002a0a:	4b6a      	ldr	r3, [pc, #424]	@ (8002bb4 <HAL_RCC_OscConfig+0x4f8>)
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8002a12:	d0b5      	beq.n	8002980 <HAL_RCC_OscConfig+0x2c4>
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8002a14:	f7fe fb3c 	bl	8001090 <HAL_GetTick>
 8002a18:	1b40      	subs	r0, r0, r5
 8002a1a:	2802      	cmp	r0, #2
 8002a1c:	d9f5      	bls.n	8002a0a <HAL_RCC_OscConfig+0x34e>
            return HAL_TIMEOUT;
 8002a1e:	2003      	movs	r0, #3
 8002a20:	e191      	b.n	8002d46 <HAL_RCC_OscConfig+0x68a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002a22:	4a64      	ldr	r2, [pc, #400]	@ (8002bb4 <HAL_RCC_OscConfig+0x4f8>)
 8002a24:	6f53      	ldr	r3, [r2, #116]	@ 0x74
 8002a26:	f023 0301 	bic.w	r3, r3, #1
 8002a2a:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a2c:	f7fe fb30 	bl	8001090 <HAL_GetTick>
 8002a30:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002a32:	4b60      	ldr	r3, [pc, #384]	@ (8002bb4 <HAL_RCC_OscConfig+0x4f8>)
 8002a34:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002a36:	f013 0f02 	tst.w	r3, #2
 8002a3a:	d006      	beq.n	8002a4a <HAL_RCC_OscConfig+0x38e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002a3c:	f7fe fb28 	bl	8001090 <HAL_GetTick>
 8002a40:	1b40      	subs	r0, r0, r5
 8002a42:	2802      	cmp	r0, #2
 8002a44:	d9f5      	bls.n	8002a32 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002a46:	2003      	movs	r0, #3
 8002a48:	e17d      	b.n	8002d46 <HAL_RCC_OscConfig+0x68a>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002a4a:	6823      	ldr	r3, [r4, #0]
 8002a4c:	f013 0f20 	tst.w	r3, #32
 8002a50:	d029      	beq.n	8002aa6 <HAL_RCC_OscConfig+0x3ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8002a52:	69a3      	ldr	r3, [r4, #24]
 8002a54:	b19b      	cbz	r3, 8002a7e <HAL_RCC_OscConfig+0x3c2>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002a56:	4a57      	ldr	r2, [pc, #348]	@ (8002bb4 <HAL_RCC_OscConfig+0x4f8>)
 8002a58:	6813      	ldr	r3, [r2, #0]
 8002a5a:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002a5e:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002a60:	f7fe fb16 	bl	8001090 <HAL_GetTick>
 8002a64:	4605      	mov	r5, r0

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002a66:	4b53      	ldr	r3, [pc, #332]	@ (8002bb4 <HAL_RCC_OscConfig+0x4f8>)
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	f413 5f00 	tst.w	r3, #8192	@ 0x2000
 8002a6e:	d11a      	bne.n	8002aa6 <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002a70:	f7fe fb0e 	bl	8001090 <HAL_GetTick>
 8002a74:	1b40      	subs	r0, r0, r5
 8002a76:	2802      	cmp	r0, #2
 8002a78:	d9f5      	bls.n	8002a66 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8002a7a:	2003      	movs	r0, #3
 8002a7c:	e163      	b.n	8002d46 <HAL_RCC_OscConfig+0x68a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002a7e:	4a4d      	ldr	r2, [pc, #308]	@ (8002bb4 <HAL_RCC_OscConfig+0x4f8>)
 8002a80:	6813      	ldr	r3, [r2, #0]
 8002a82:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002a86:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002a88:	f7fe fb02 	bl	8001090 <HAL_GetTick>
 8002a8c:	4605      	mov	r5, r0

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002a8e:	4b49      	ldr	r3, [pc, #292]	@ (8002bb4 <HAL_RCC_OscConfig+0x4f8>)
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	f413 5f00 	tst.w	r3, #8192	@ 0x2000
 8002a96:	d006      	beq.n	8002aa6 <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002a98:	f7fe fafa 	bl	8001090 <HAL_GetTick>
 8002a9c:	1b40      	subs	r0, r0, r5
 8002a9e:	2802      	cmp	r0, #2
 8002aa0:	d9f5      	bls.n	8002a8e <HAL_RCC_OscConfig+0x3d2>
        {
          return HAL_TIMEOUT;
 8002aa2:	2003      	movs	r0, #3
 8002aa4:	e14f      	b.n	8002d46 <HAL_RCC_OscConfig+0x68a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002aa6:	6823      	ldr	r3, [r4, #0]
 8002aa8:	f013 0f04 	tst.w	r3, #4
 8002aac:	d121      	bne.n	8002af2 <HAL_RCC_OscConfig+0x436>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002aae:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	f000 8147 	beq.w	8002d44 <HAL_RCC_OscConfig+0x688>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8002ab6:	4a3f      	ldr	r2, [pc, #252]	@ (8002bb4 <HAL_RCC_OscConfig+0x4f8>)
 8002ab8:	6912      	ldr	r2, [r2, #16]
 8002aba:	f002 0238 	and.w	r2, r2, #56	@ 0x38
 8002abe:	2a18      	cmp	r2, #24
 8002ac0:	f000 80ee 	beq.w	8002ca0 <HAL_RCC_OscConfig+0x5e4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002ac4:	2b02      	cmp	r3, #2
 8002ac6:	d079      	beq.n	8002bbc <HAL_RCC_OscConfig+0x500>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002ac8:	4a3a      	ldr	r2, [pc, #232]	@ (8002bb4 <HAL_RCC_OscConfig+0x4f8>)
 8002aca:	6813      	ldr	r3, [r2, #0]
 8002acc:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002ad0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ad2:	f7fe fadd 	bl	8001090 <HAL_GetTick>
 8002ad6:	4604      	mov	r4, r0

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002ad8:	4b36      	ldr	r3, [pc, #216]	@ (8002bb4 <HAL_RCC_OscConfig+0x4f8>)
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8002ae0:	f000 80dc 	beq.w	8002c9c <HAL_RCC_OscConfig+0x5e0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ae4:	f7fe fad4 	bl	8001090 <HAL_GetTick>
 8002ae8:	1b00      	subs	r0, r0, r4
 8002aea:	2802      	cmp	r0, #2
 8002aec:	d9f4      	bls.n	8002ad8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002aee:	2003      	movs	r0, #3
 8002af0:	e129      	b.n	8002d46 <HAL_RCC_OscConfig+0x68a>
    PWR->CR1 |= PWR_CR1_DBP;
 8002af2:	4a31      	ldr	r2, [pc, #196]	@ (8002bb8 <HAL_RCC_OscConfig+0x4fc>)
 8002af4:	6813      	ldr	r3, [r2, #0]
 8002af6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002afa:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8002afc:	f7fe fac8 	bl	8001090 <HAL_GetTick>
 8002b00:	4605      	mov	r5, r0
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002b02:	4b2d      	ldr	r3, [pc, #180]	@ (8002bb8 <HAL_RCC_OscConfig+0x4fc>)
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8002b0a:	d106      	bne.n	8002b1a <HAL_RCC_OscConfig+0x45e>
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002b0c:	f7fe fac0 	bl	8001090 <HAL_GetTick>
 8002b10:	1b40      	subs	r0, r0, r5
 8002b12:	2864      	cmp	r0, #100	@ 0x64
 8002b14:	d9f5      	bls.n	8002b02 <HAL_RCC_OscConfig+0x446>
        return HAL_TIMEOUT;
 8002b16:	2003      	movs	r0, #3
 8002b18:	e115      	b.n	8002d46 <HAL_RCC_OscConfig+0x68a>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002b1a:	68a3      	ldr	r3, [r4, #8]
 8002b1c:	2b01      	cmp	r3, #1
 8002b1e:	d00a      	beq.n	8002b36 <HAL_RCC_OscConfig+0x47a>
 8002b20:	bb0b      	cbnz	r3, 8002b66 <HAL_RCC_OscConfig+0x4aa>
 8002b22:	4b24      	ldr	r3, [pc, #144]	@ (8002bb4 <HAL_RCC_OscConfig+0x4f8>)
 8002b24:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002b26:	f022 0201 	bic.w	r2, r2, #1
 8002b2a:	671a      	str	r2, [r3, #112]	@ 0x70
 8002b2c:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002b2e:	f022 0204 	bic.w	r2, r2, #4
 8002b32:	671a      	str	r2, [r3, #112]	@ 0x70
 8002b34:	e004      	b.n	8002b40 <HAL_RCC_OscConfig+0x484>
 8002b36:	4a1f      	ldr	r2, [pc, #124]	@ (8002bb4 <HAL_RCC_OscConfig+0x4f8>)
 8002b38:	6f13      	ldr	r3, [r2, #112]	@ 0x70
 8002b3a:	f043 0301 	orr.w	r3, r3, #1
 8002b3e:	6713      	str	r3, [r2, #112]	@ 0x70
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002b40:	68a3      	ldr	r3, [r4, #8]
 8002b42:	b333      	cbz	r3, 8002b92 <HAL_RCC_OscConfig+0x4d6>
      tickstart = HAL_GetTick();
 8002b44:	f7fe faa4 	bl	8001090 <HAL_GetTick>
 8002b48:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002b4a:	4b1a      	ldr	r3, [pc, #104]	@ (8002bb4 <HAL_RCC_OscConfig+0x4f8>)
 8002b4c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b4e:	f013 0f02 	tst.w	r3, #2
 8002b52:	d1ac      	bne.n	8002aae <HAL_RCC_OscConfig+0x3f2>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b54:	f7fe fa9c 	bl	8001090 <HAL_GetTick>
 8002b58:	1b40      	subs	r0, r0, r5
 8002b5a:	f241 3388 	movw	r3, #5000	@ 0x1388
 8002b5e:	4298      	cmp	r0, r3
 8002b60:	d9f3      	bls.n	8002b4a <HAL_RCC_OscConfig+0x48e>
          return HAL_TIMEOUT;
 8002b62:	2003      	movs	r0, #3
 8002b64:	e0ef      	b.n	8002d46 <HAL_RCC_OscConfig+0x68a>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002b66:	2b05      	cmp	r3, #5
 8002b68:	d009      	beq.n	8002b7e <HAL_RCC_OscConfig+0x4c2>
 8002b6a:	4b12      	ldr	r3, [pc, #72]	@ (8002bb4 <HAL_RCC_OscConfig+0x4f8>)
 8002b6c:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002b6e:	f022 0201 	bic.w	r2, r2, #1
 8002b72:	671a      	str	r2, [r3, #112]	@ 0x70
 8002b74:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002b76:	f022 0204 	bic.w	r2, r2, #4
 8002b7a:	671a      	str	r2, [r3, #112]	@ 0x70
 8002b7c:	e7e0      	b.n	8002b40 <HAL_RCC_OscConfig+0x484>
 8002b7e:	4b0d      	ldr	r3, [pc, #52]	@ (8002bb4 <HAL_RCC_OscConfig+0x4f8>)
 8002b80:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002b82:	f042 0204 	orr.w	r2, r2, #4
 8002b86:	671a      	str	r2, [r3, #112]	@ 0x70
 8002b88:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002b8a:	f042 0201 	orr.w	r2, r2, #1
 8002b8e:	671a      	str	r2, [r3, #112]	@ 0x70
 8002b90:	e7d6      	b.n	8002b40 <HAL_RCC_OscConfig+0x484>
      tickstart = HAL_GetTick();
 8002b92:	f7fe fa7d 	bl	8001090 <HAL_GetTick>
 8002b96:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002b98:	4b06      	ldr	r3, [pc, #24]	@ (8002bb4 <HAL_RCC_OscConfig+0x4f8>)
 8002b9a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b9c:	f013 0f02 	tst.w	r3, #2
 8002ba0:	d085      	beq.n	8002aae <HAL_RCC_OscConfig+0x3f2>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ba2:	f7fe fa75 	bl	8001090 <HAL_GetTick>
 8002ba6:	1b40      	subs	r0, r0, r5
 8002ba8:	f241 3388 	movw	r3, #5000	@ 0x1388
 8002bac:	4298      	cmp	r0, r3
 8002bae:	d9f3      	bls.n	8002b98 <HAL_RCC_OscConfig+0x4dc>
          return HAL_TIMEOUT;
 8002bb0:	2003      	movs	r0, #3
 8002bb2:	e0c8      	b.n	8002d46 <HAL_RCC_OscConfig+0x68a>
 8002bb4:	58024400 	.word	0x58024400
 8002bb8:	58024800 	.word	0x58024800
        __HAL_RCC_PLL_DISABLE();
 8002bbc:	4a69      	ldr	r2, [pc, #420]	@ (8002d64 <HAL_RCC_OscConfig+0x6a8>)
 8002bbe:	6813      	ldr	r3, [r2, #0]
 8002bc0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002bc4:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8002bc6:	f7fe fa63 	bl	8001090 <HAL_GetTick>
 8002bca:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002bcc:	4b65      	ldr	r3, [pc, #404]	@ (8002d64 <HAL_RCC_OscConfig+0x6a8>)
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8002bd4:	d006      	beq.n	8002be4 <HAL_RCC_OscConfig+0x528>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002bd6:	f7fe fa5b 	bl	8001090 <HAL_GetTick>
 8002bda:	1b40      	subs	r0, r0, r5
 8002bdc:	2802      	cmp	r0, #2
 8002bde:	d9f5      	bls.n	8002bcc <HAL_RCC_OscConfig+0x510>
            return HAL_TIMEOUT;
 8002be0:	2003      	movs	r0, #3
 8002be2:	e0b0      	b.n	8002d46 <HAL_RCC_OscConfig+0x68a>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002be4:	4b5f      	ldr	r3, [pc, #380]	@ (8002d64 <HAL_RCC_OscConfig+0x6a8>)
 8002be6:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8002be8:	4a5f      	ldr	r2, [pc, #380]	@ (8002d68 <HAL_RCC_OscConfig+0x6ac>)
 8002bea:	400a      	ands	r2, r1
 8002bec:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8002bee:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 8002bf0:	ea41 1100 	orr.w	r1, r1, r0, lsl #4
 8002bf4:	430a      	orrs	r2, r1
 8002bf6:	629a      	str	r2, [r3, #40]	@ 0x28
 8002bf8:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8002bfa:	3a01      	subs	r2, #1
 8002bfc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002c00:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8002c02:	3901      	subs	r1, #1
 8002c04:	0249      	lsls	r1, r1, #9
 8002c06:	b289      	uxth	r1, r1
 8002c08:	430a      	orrs	r2, r1
 8002c0a:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8002c0c:	3901      	subs	r1, #1
 8002c0e:	0409      	lsls	r1, r1, #16
 8002c10:	f401 01fe 	and.w	r1, r1, #8323072	@ 0x7f0000
 8002c14:	430a      	orrs	r2, r1
 8002c16:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
 8002c18:	3901      	subs	r1, #1
 8002c1a:	0609      	lsls	r1, r1, #24
 8002c1c:	f001 41fe 	and.w	r1, r1, #2130706432	@ 0x7f000000
 8002c20:	430a      	orrs	r2, r1
 8002c22:	631a      	str	r2, [r3, #48]	@ 0x30
        __HAL_RCC_PLLFRACN_DISABLE();
 8002c24:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002c26:	f022 0201 	bic.w	r2, r2, #1
 8002c2a:	62da      	str	r2, [r3, #44]	@ 0x2c
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8002c2c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002c2e:	f36f 02cf 	bfc	r2, #3, #13
 8002c32:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8002c34:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 8002c38:	635a      	str	r2, [r3, #52]	@ 0x34
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8002c3a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002c3c:	f022 020c 	bic.w	r2, r2, #12
 8002c40:	6c21      	ldr	r1, [r4, #64]	@ 0x40
 8002c42:	430a      	orrs	r2, r1
 8002c44:	62da      	str	r2, [r3, #44]	@ 0x2c
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8002c46:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002c48:	f022 0202 	bic.w	r2, r2, #2
 8002c4c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8002c4e:	430a      	orrs	r2, r1
 8002c50:	62da      	str	r2, [r3, #44]	@ 0x2c
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8002c52:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002c54:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8002c58:	62da      	str	r2, [r3, #44]	@ 0x2c
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002c5a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002c5c:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8002c60:	62da      	str	r2, [r3, #44]	@ 0x2c
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8002c62:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002c64:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8002c68:	62da      	str	r2, [r3, #44]	@ 0x2c
        __HAL_RCC_PLLFRACN_ENABLE();
 8002c6a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002c6c:	f042 0201 	orr.w	r2, r2, #1
 8002c70:	62da      	str	r2, [r3, #44]	@ 0x2c
        __HAL_RCC_PLL_ENABLE();
 8002c72:	681a      	ldr	r2, [r3, #0]
 8002c74:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 8002c78:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8002c7a:	f7fe fa09 	bl	8001090 <HAL_GetTick>
 8002c7e:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002c80:	4b38      	ldr	r3, [pc, #224]	@ (8002d64 <HAL_RCC_OscConfig+0x6a8>)
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8002c88:	d106      	bne.n	8002c98 <HAL_RCC_OscConfig+0x5dc>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c8a:	f7fe fa01 	bl	8001090 <HAL_GetTick>
 8002c8e:	1b00      	subs	r0, r0, r4
 8002c90:	2802      	cmp	r0, #2
 8002c92:	d9f5      	bls.n	8002c80 <HAL_RCC_OscConfig+0x5c4>
            return HAL_TIMEOUT;
 8002c94:	2003      	movs	r0, #3
 8002c96:	e056      	b.n	8002d46 <HAL_RCC_OscConfig+0x68a>
          __HAL_RCC_PLLFRACN_ENABLE();
        }
      }
    }
  }
  return HAL_OK;
 8002c98:	2000      	movs	r0, #0
 8002c9a:	e054      	b.n	8002d46 <HAL_RCC_OscConfig+0x68a>
 8002c9c:	2000      	movs	r0, #0
 8002c9e:	e052      	b.n	8002d46 <HAL_RCC_OscConfig+0x68a>
      temp1_pllckcfg = RCC->PLLCKSELR;
 8002ca0:	4a30      	ldr	r2, [pc, #192]	@ (8002d64 <HAL_RCC_OscConfig+0x6a8>)
 8002ca2:	6a91      	ldr	r1, [r2, #40]	@ 0x28
      temp2_pllckcfg = RCC->PLL1DIVR;
 8002ca4:	6b10      	ldr	r0, [r2, #48]	@ 0x30
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002ca6:	2b01      	cmp	r3, #1
 8002ca8:	d04e      	beq.n	8002d48 <HAL_RCC_OscConfig+0x68c>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002caa:	f001 0303 	and.w	r3, r1, #3
 8002cae:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002cb0:	4293      	cmp	r3, r2
 8002cb2:	d14b      	bne.n	8002d4c <HAL_RCC_OscConfig+0x690>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002cb4:	f3c1 1105 	ubfx	r1, r1, #4, #6
 8002cb8:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002cba:	4299      	cmp	r1, r3
 8002cbc:	d148      	bne.n	8002d50 <HAL_RCC_OscConfig+0x694>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002cbe:	f3c0 0208 	ubfx	r2, r0, #0, #9
 8002cc2:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8002cc4:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002cc6:	429a      	cmp	r2, r3
 8002cc8:	d144      	bne.n	8002d54 <HAL_RCC_OscConfig+0x698>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002cca:	f3c0 2246 	ubfx	r2, r0, #9, #7
 8002cce:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8002cd0:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002cd2:	429a      	cmp	r2, r3
 8002cd4:	d140      	bne.n	8002d58 <HAL_RCC_OscConfig+0x69c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002cd6:	f3c0 4206 	ubfx	r2, r0, #16, #7
 8002cda:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8002cdc:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002cde:	429a      	cmp	r2, r3
 8002ce0:	d13c      	bne.n	8002d5c <HAL_RCC_OscConfig+0x6a0>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8002ce2:	f3c0 6006 	ubfx	r0, r0, #24, #7
 8002ce6:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8002ce8:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002cea:	4298      	cmp	r0, r3
 8002cec:	d138      	bne.n	8002d60 <HAL_RCC_OscConfig+0x6a4>
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8002cee:	4b1d      	ldr	r3, [pc, #116]	@ (8002d64 <HAL_RCC_OscConfig+0x6a8>)
 8002cf0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002cf2:	f3c3 03cc 	ubfx	r3, r3, #3, #13
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8002cf6:	6ca2      	ldr	r2, [r4, #72]	@ 0x48
 8002cf8:	429a      	cmp	r2, r3
 8002cfa:	d101      	bne.n	8002d00 <HAL_RCC_OscConfig+0x644>
  return HAL_OK;
 8002cfc:	2000      	movs	r0, #0
 8002cfe:	e022      	b.n	8002d46 <HAL_RCC_OscConfig+0x68a>
          __HAL_RCC_PLLFRACN_DISABLE();
 8002d00:	4a18      	ldr	r2, [pc, #96]	@ (8002d64 <HAL_RCC_OscConfig+0x6a8>)
 8002d02:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8002d04:	f023 0301 	bic.w	r3, r3, #1
 8002d08:	62d3      	str	r3, [r2, #44]	@ 0x2c
          tickstart = HAL_GetTick();
 8002d0a:	f7fe f9c1 	bl	8001090 <HAL_GetTick>
 8002d0e:	4605      	mov	r5, r0
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8002d10:	f7fe f9be 	bl	8001090 <HAL_GetTick>
 8002d14:	42a8      	cmp	r0, r5
 8002d16:	d0fb      	beq.n	8002d10 <HAL_RCC_OscConfig+0x654>
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8002d18:	4a12      	ldr	r2, [pc, #72]	@ (8002d64 <HAL_RCC_OscConfig+0x6a8>)
 8002d1a:	6b53      	ldr	r3, [r2, #52]	@ 0x34
 8002d1c:	f36f 03cf 	bfc	r3, #3, #13
 8002d20:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8002d22:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8002d26:	6353      	str	r3, [r2, #52]	@ 0x34
          __HAL_RCC_PLLFRACN_ENABLE();
 8002d28:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8002d2a:	f043 0301 	orr.w	r3, r3, #1
 8002d2e:	62d3      	str	r3, [r2, #44]	@ 0x2c
  return HAL_OK;
 8002d30:	2000      	movs	r0, #0
 8002d32:	e008      	b.n	8002d46 <HAL_RCC_OscConfig+0x68a>
    return HAL_ERROR;
 8002d34:	2001      	movs	r0, #1
}
 8002d36:	4770      	bx	lr
        return HAL_ERROR;
 8002d38:	2001      	movs	r0, #1
 8002d3a:	e004      	b.n	8002d46 <HAL_RCC_OscConfig+0x68a>
        return HAL_ERROR;
 8002d3c:	2001      	movs	r0, #1
 8002d3e:	e002      	b.n	8002d46 <HAL_RCC_OscConfig+0x68a>
        return HAL_ERROR;
 8002d40:	2001      	movs	r0, #1
 8002d42:	e000      	b.n	8002d46 <HAL_RCC_OscConfig+0x68a>
  return HAL_OK;
 8002d44:	2000      	movs	r0, #0
}
 8002d46:	bd38      	pop	{r3, r4, r5, pc}
        return HAL_ERROR;
 8002d48:	2001      	movs	r0, #1
 8002d4a:	e7fc      	b.n	8002d46 <HAL_RCC_OscConfig+0x68a>
 8002d4c:	2001      	movs	r0, #1
 8002d4e:	e7fa      	b.n	8002d46 <HAL_RCC_OscConfig+0x68a>
 8002d50:	2001      	movs	r0, #1
 8002d52:	e7f8      	b.n	8002d46 <HAL_RCC_OscConfig+0x68a>
 8002d54:	2001      	movs	r0, #1
 8002d56:	e7f6      	b.n	8002d46 <HAL_RCC_OscConfig+0x68a>
 8002d58:	2001      	movs	r0, #1
 8002d5a:	e7f4      	b.n	8002d46 <HAL_RCC_OscConfig+0x68a>
 8002d5c:	2001      	movs	r0, #1
 8002d5e:	e7f2      	b.n	8002d46 <HAL_RCC_OscConfig+0x68a>
 8002d60:	2001      	movs	r0, #1
 8002d62:	e7f0      	b.n	8002d46 <HAL_RCC_OscConfig+0x68a>
 8002d64:	58024400 	.word	0x58024400
 8002d68:	fffffc0c 	.word	0xfffffc0c

08002d6c <HAL_RCC_MCOConfig>:
  *          This parameter can be one of the following values:
  *            @arg RCC_MCODIV_1 up to RCC_MCODIV_15  : divider applied to MCOx clock
  * @retval None
  */
void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 8002d6c:	b570      	push	{r4, r5, r6, lr}
 8002d6e:	b088      	sub	sp, #32
 8002d70:	460c      	mov	r4, r1
 8002d72:	4615      	mov	r5, r2
  GPIO_InitTypeDef GPIO_InitStruct;
  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCOx));
  assert_param(IS_RCC_MCODIV(RCC_MCODiv));
  /* RCC_MCO1 */
  if (RCC_MCOx == RCC_MCO1)
 8002d74:	bb10      	cbnz	r0, 8002dbc <HAL_RCC_MCOConfig+0x50>
  {
    assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));

    /* MCO1 Clock Enable */
    MCO1_CLK_ENABLE();
 8002d76:	4e23      	ldr	r6, [pc, #140]	@ (8002e04 <HAL_RCC_MCOConfig+0x98>)
 8002d78:	f8d6 30e0 	ldr.w	r3, [r6, #224]	@ 0xe0
 8002d7c:	f043 0301 	orr.w	r3, r3, #1
 8002d80:	f8c6 30e0 	str.w	r3, [r6, #224]	@ 0xe0
 8002d84:	f8d6 30e0 	ldr.w	r3, [r6, #224]	@ 0xe0
 8002d88:	f003 0301 	and.w	r3, r3, #1
 8002d8c:	9301      	str	r3, [sp, #4]
 8002d8e:	9b01      	ldr	r3, [sp, #4]

    /* Configure the MCO1 pin in alternate function mode */
    GPIO_InitStruct.Pin = MCO1_PIN;
 8002d90:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002d94:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d96:	2302      	movs	r3, #2
 8002d98:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d9a:	2303      	movs	r3, #3
 8002d9c:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d9e:	2300      	movs	r3, #0
 8002da0:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8002da2:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 8002da4:	a903      	add	r1, sp, #12
 8002da6:	4818      	ldr	r0, [pc, #96]	@ (8002e08 <HAL_RCC_MCOConfig+0x9c>)
 8002da8:	f7fe fcb2 	bl	8001710 <HAL_GPIO_Init>

    /* Mask MCO1 and MCO1PRE[3:0] bits then Select MCO1 clock source and pre-scaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), (RCC_MCOSource | RCC_MCODiv));
 8002dac:	6933      	ldr	r3, [r6, #16]
 8002dae:	f023 73fe 	bic.w	r3, r3, #33292288	@ 0x1fc0000
 8002db2:	4325      	orrs	r5, r4
 8002db4:	431d      	orrs	r5, r3
 8002db6:	6135      	str	r5, [r6, #16]
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);

    /* Mask MCO2 and MCO2PRE[3:0] bits then Select MCO2 clock source and pre-scaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 7U)));
  }
}
 8002db8:	b008      	add	sp, #32
 8002dba:	bd70      	pop	{r4, r5, r6, pc}
    MCO2_CLK_ENABLE();
 8002dbc:	4e11      	ldr	r6, [pc, #68]	@ (8002e04 <HAL_RCC_MCOConfig+0x98>)
 8002dbe:	f8d6 30e0 	ldr.w	r3, [r6, #224]	@ 0xe0
 8002dc2:	f043 0304 	orr.w	r3, r3, #4
 8002dc6:	f8c6 30e0 	str.w	r3, [r6, #224]	@ 0xe0
 8002dca:	f8d6 30e0 	ldr.w	r3, [r6, #224]	@ 0xe0
 8002dce:	f003 0304 	and.w	r3, r3, #4
 8002dd2:	9302      	str	r3, [sp, #8]
 8002dd4:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = MCO2_PIN;
 8002dd6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002dda:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ddc:	2302      	movs	r3, #2
 8002dde:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002de0:	2303      	movs	r3, #3
 8002de2:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002de4:	2300      	movs	r3, #0
 8002de6:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8002de8:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 8002dea:	a903      	add	r1, sp, #12
 8002dec:	4807      	ldr	r0, [pc, #28]	@ (8002e0c <HAL_RCC_MCOConfig+0xa0>)
 8002dee:	f7fe fc8f 	bl	8001710 <HAL_GPIO_Init>
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 7U)));
 8002df2:	6933      	ldr	r3, [r6, #16]
 8002df4:	f023 437e 	bic.w	r3, r3, #4261412864	@ 0xfe000000
 8002df8:	ea44 14c5 	orr.w	r4, r4, r5, lsl #7
 8002dfc:	431c      	orrs	r4, r3
 8002dfe:	6134      	str	r4, [r6, #16]
}
 8002e00:	e7da      	b.n	8002db8 <HAL_RCC_MCOConfig+0x4c>
 8002e02:	bf00      	nop
 8002e04:	58024400 	.word	0x58024400
 8002e08:	58020000 	.word	0x58020000
 8002e0c:	58020800 	.word	0x58020800

08002e10 <HAL_RCC_GetSysClockFreq>:
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002e10:	4b75      	ldr	r3, [pc, #468]	@ (8002fe8 <HAL_RCC_GetSysClockFreq+0x1d8>)
 8002e12:	691b      	ldr	r3, [r3, #16]
 8002e14:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002e18:	2b10      	cmp	r3, #16
 8002e1a:	f000 80de 	beq.w	8002fda <HAL_RCC_GetSysClockFreq+0x1ca>
 8002e1e:	2b18      	cmp	r3, #24
 8002e20:	d00f      	beq.n	8002e42 <HAL_RCC_GetSysClockFreq+0x32>
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	f040 80db 	bne.w	8002fde <HAL_RCC_GetSysClockFreq+0x1ce>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002e28:	4b6f      	ldr	r3, [pc, #444]	@ (8002fe8 <HAL_RCC_GetSysClockFreq+0x1d8>)
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	f013 0f20 	tst.w	r3, #32
 8002e30:	f000 80d7 	beq.w	8002fe2 <HAL_RCC_GetSysClockFreq+0x1d2>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8002e34:	4b6c      	ldr	r3, [pc, #432]	@ (8002fe8 <HAL_RCC_GetSysClockFreq+0x1d8>)
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8002e3c:	486b      	ldr	r0, [pc, #428]	@ (8002fec <HAL_RCC_GetSysClockFreq+0x1dc>)
 8002e3e:	40d8      	lsrs	r0, r3
 8002e40:	4770      	bx	lr
{
 8002e42:	b410      	push	{r4}
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8002e44:	4b68      	ldr	r3, [pc, #416]	@ (8002fe8 <HAL_RCC_GetSysClockFreq+0x1d8>)
 8002e46:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002e48:	f002 0203 	and.w	r2, r2, #3
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8002e4c:	6a9c      	ldr	r4, [r3, #40]	@ 0x28
 8002e4e:	f3c4 1005 	ubfx	r0, r4, #4, #6
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8002e52:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002e54:	f001 0101 	and.w	r1, r1, #1
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8002e58:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002e5a:	f3c3 03cc 	ubfx	r3, r3, #3, #13
 8002e5e:	fb01 f303 	mul.w	r3, r1, r3
 8002e62:	ee07 3a90 	vmov	s15, r3
 8002e66:	eef8 7a67 	vcvt.f32.u32	s15, s15

      if (pllm != 0U)
 8002e6a:	f414 7f7c 	tst.w	r4, #1008	@ 0x3f0
 8002e6e:	d077      	beq.n	8002f60 <HAL_RCC_GetSysClockFreq+0x150>
      {
        switch (pllsource)
 8002e70:	2a01      	cmp	r2, #1
 8002e72:	d04a      	beq.n	8002f0a <HAL_RCC_GetSysClockFreq+0xfa>
 8002e74:	2a02      	cmp	r2, #2
 8002e76:	d076      	beq.n	8002f66 <HAL_RCC_GetSysClockFreq+0x156>
 8002e78:	2a00      	cmp	r2, #0
 8002e7a:	f040 8091 	bne.w	8002fa0 <HAL_RCC_GetSysClockFreq+0x190>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002e7e:	4b5a      	ldr	r3, [pc, #360]	@ (8002fe8 <HAL_RCC_GetSysClockFreq+0x1d8>)
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	f013 0f20 	tst.w	r3, #32
 8002e86:	d023      	beq.n	8002ed0 <HAL_RCC_GetSysClockFreq+0xc0>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8002e88:	4957      	ldr	r1, [pc, #348]	@ (8002fe8 <HAL_RCC_GetSysClockFreq+0x1d8>)
 8002e8a:	680a      	ldr	r2, [r1, #0]
 8002e8c:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 8002e90:	4b56      	ldr	r3, [pc, #344]	@ (8002fec <HAL_RCC_GetSysClockFreq+0x1dc>)
 8002e92:	40d3      	lsrs	r3, r2
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002e94:	ee07 3a10 	vmov	s14, r3
 8002e98:	eef8 6a47 	vcvt.f32.u32	s13, s14
 8002e9c:	ee07 0a10 	vmov	s14, r0
 8002ea0:	eeb8 6a47 	vcvt.f32.u32	s12, s14
 8002ea4:	ee86 7a86 	vdiv.f32	s14, s13, s12
 8002ea8:	6b0b      	ldr	r3, [r1, #48]	@ 0x30
 8002eaa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002eae:	ee06 3a90 	vmov	s13, r3
 8002eb2:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8002eb6:	ed9f 6a4e 	vldr	s12, [pc, #312]	@ 8002ff0 <HAL_RCC_GetSysClockFreq+0x1e0>
 8002eba:	ee67 7a86 	vmul.f32	s15, s15, s12
 8002ebe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002ec2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002ec6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002eca:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002ece:	e038      	b.n	8002f42 <HAL_RCC_GetSysClockFreq+0x132>
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002ed0:	ee07 0a10 	vmov	s14, r0
 8002ed4:	eef8 6a47 	vcvt.f32.u32	s13, s14
 8002ed8:	ed9f 6a46 	vldr	s12, [pc, #280]	@ 8002ff4 <HAL_RCC_GetSysClockFreq+0x1e4>
 8002edc:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8002ee0:	4b41      	ldr	r3, [pc, #260]	@ (8002fe8 <HAL_RCC_GetSysClockFreq+0x1d8>)
 8002ee2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ee4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002ee8:	ee06 3a90 	vmov	s13, r3
 8002eec:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8002ef0:	ed9f 6a3f 	vldr	s12, [pc, #252]	@ 8002ff0 <HAL_RCC_GetSysClockFreq+0x1e0>
 8002ef4:	ee67 7a86 	vmul.f32	s15, s15, s12
 8002ef8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002efc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002f00:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002f04:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002f08:	e01b      	b.n	8002f42 <HAL_RCC_GetSysClockFreq+0x132>
            }
            break;

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002f0a:	ee07 0a10 	vmov	s14, r0
 8002f0e:	eef8 6a47 	vcvt.f32.u32	s13, s14
 8002f12:	ed9f 6a39 	vldr	s12, [pc, #228]	@ 8002ff8 <HAL_RCC_GetSysClockFreq+0x1e8>
 8002f16:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8002f1a:	4b33      	ldr	r3, [pc, #204]	@ (8002fe8 <HAL_RCC_GetSysClockFreq+0x1d8>)
 8002f1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f1e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002f22:	ee06 3a90 	vmov	s13, r3
 8002f26:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8002f2a:	ed9f 6a31 	vldr	s12, [pc, #196]	@ 8002ff0 <HAL_RCC_GetSysClockFreq+0x1e0>
 8002f2e:	ee67 7a86 	vmul.f32	s15, s15, s12
 8002f32:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002f36:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002f3a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002f3e:	ee27 7a27 	vmul.f32	s14, s14, s15

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            break;
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8002f42:	4b29      	ldr	r3, [pc, #164]	@ (8002fe8 <HAL_RCC_GetSysClockFreq+0x1d8>)
 8002f44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f46:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8002f4a:	3301      	adds	r3, #1
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8002f4c:	ee07 3a90 	vmov	s15, r3
 8002f50:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002f54:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8002f58:	eefc 7ae6 	vcvt.u32.f32	s15, s13
 8002f5c:	ee17 0a90 	vmov	r0, s15
      sysclockfreq = CSI_VALUE;
      break;
  }

  return sysclockfreq;
}
 8002f60:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002f64:	4770      	bx	lr
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002f66:	ee07 0a10 	vmov	s14, r0
 8002f6a:	eef8 6a47 	vcvt.f32.u32	s13, s14
 8002f6e:	ed9f 6a23 	vldr	s12, [pc, #140]	@ 8002ffc <HAL_RCC_GetSysClockFreq+0x1ec>
 8002f72:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8002f76:	4b1c      	ldr	r3, [pc, #112]	@ (8002fe8 <HAL_RCC_GetSysClockFreq+0x1d8>)
 8002f78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f7a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002f7e:	ee06 3a90 	vmov	s13, r3
 8002f82:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8002f86:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 8002ff0 <HAL_RCC_GetSysClockFreq+0x1e0>
 8002f8a:	ee67 7a86 	vmul.f32	s15, s15, s12
 8002f8e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002f92:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002f96:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002f9a:	ee27 7a27 	vmul.f32	s14, s14, s15
            break;
 8002f9e:	e7d0      	b.n	8002f42 <HAL_RCC_GetSysClockFreq+0x132>
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002fa0:	ee07 0a10 	vmov	s14, r0
 8002fa4:	eef8 6a47 	vcvt.f32.u32	s13, s14
 8002fa8:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 8002ff8 <HAL_RCC_GetSysClockFreq+0x1e8>
 8002fac:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8002fb0:	4b0d      	ldr	r3, [pc, #52]	@ (8002fe8 <HAL_RCC_GetSysClockFreq+0x1d8>)
 8002fb2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fb4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002fb8:	ee06 3a90 	vmov	s13, r3
 8002fbc:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8002fc0:	ed9f 6a0b 	vldr	s12, [pc, #44]	@ 8002ff0 <HAL_RCC_GetSysClockFreq+0x1e0>
 8002fc4:	ee67 7a86 	vmul.f32	s15, s15, s12
 8002fc8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002fcc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002fd0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002fd4:	ee27 7a27 	vmul.f32	s14, s14, s15
            break;
 8002fd8:	e7b3      	b.n	8002f42 <HAL_RCC_GetSysClockFreq+0x132>
      sysclockfreq = HSE_VALUE;
 8002fda:	4809      	ldr	r0, [pc, #36]	@ (8003000 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8002fdc:	4770      	bx	lr
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002fde:	4809      	ldr	r0, [pc, #36]	@ (8003004 <HAL_RCC_GetSysClockFreq+0x1f4>)
 8002fe0:	4770      	bx	lr
        sysclockfreq = (uint32_t) HSI_VALUE;
 8002fe2:	4802      	ldr	r0, [pc, #8]	@ (8002fec <HAL_RCC_GetSysClockFreq+0x1dc>)
}
 8002fe4:	4770      	bx	lr
 8002fe6:	bf00      	nop
 8002fe8:	58024400 	.word	0x58024400
 8002fec:	03d09000 	.word	0x03d09000
 8002ff0:	39000000 	.word	0x39000000
 8002ff4:	4c742400 	.word	0x4c742400
 8002ff8:	4a742400 	.word	0x4a742400
 8002ffc:	4bbebc20 	.word	0x4bbebc20
 8003000:	017d7840 	.word	0x017d7840
 8003004:	003d0900 	.word	0x003d0900

08003008 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 8003008:	2800      	cmp	r0, #0
 800300a:	f000 8132 	beq.w	8003272 <HAL_RCC_ClockConfig+0x26a>
{
 800300e:	b570      	push	{r4, r5, r6, lr}
 8003010:	460d      	mov	r5, r1
 8003012:	4604      	mov	r4, r0
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003014:	4b9b      	ldr	r3, [pc, #620]	@ (8003284 <HAL_RCC_ClockConfig+0x27c>)
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	f003 030f 	and.w	r3, r3, #15
 800301c:	428b      	cmp	r3, r1
 800301e:	d20b      	bcs.n	8003038 <HAL_RCC_ClockConfig+0x30>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003020:	4a98      	ldr	r2, [pc, #608]	@ (8003284 <HAL_RCC_ClockConfig+0x27c>)
 8003022:	6813      	ldr	r3, [r2, #0]
 8003024:	f023 030f 	bic.w	r3, r3, #15
 8003028:	430b      	orrs	r3, r1
 800302a:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800302c:	6813      	ldr	r3, [r2, #0]
 800302e:	f003 030f 	and.w	r3, r3, #15
 8003032:	428b      	cmp	r3, r1
 8003034:	f040 811f 	bne.w	8003276 <HAL_RCC_ClockConfig+0x26e>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8003038:	6823      	ldr	r3, [r4, #0]
 800303a:	f013 0f04 	tst.w	r3, #4
 800303e:	d00c      	beq.n	800305a <HAL_RCC_ClockConfig+0x52>
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8003040:	6922      	ldr	r2, [r4, #16]
 8003042:	4b91      	ldr	r3, [pc, #580]	@ (8003288 <HAL_RCC_ClockConfig+0x280>)
 8003044:	699b      	ldr	r3, [r3, #24]
 8003046:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800304a:	429a      	cmp	r2, r3
 800304c:	d905      	bls.n	800305a <HAL_RCC_ClockConfig+0x52>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800304e:	498e      	ldr	r1, [pc, #568]	@ (8003288 <HAL_RCC_ClockConfig+0x280>)
 8003050:	698b      	ldr	r3, [r1, #24]
 8003052:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003056:	431a      	orrs	r2, r3
 8003058:	618a      	str	r2, [r1, #24]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800305a:	6823      	ldr	r3, [r4, #0]
 800305c:	f013 0f08 	tst.w	r3, #8
 8003060:	d00c      	beq.n	800307c <HAL_RCC_ClockConfig+0x74>
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8003062:	6962      	ldr	r2, [r4, #20]
 8003064:	4b88      	ldr	r3, [pc, #544]	@ (8003288 <HAL_RCC_ClockConfig+0x280>)
 8003066:	69db      	ldr	r3, [r3, #28]
 8003068:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800306c:	429a      	cmp	r2, r3
 800306e:	d905      	bls.n	800307c <HAL_RCC_ClockConfig+0x74>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8003070:	4985      	ldr	r1, [pc, #532]	@ (8003288 <HAL_RCC_ClockConfig+0x280>)
 8003072:	69cb      	ldr	r3, [r1, #28]
 8003074:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003078:	431a      	orrs	r2, r3
 800307a:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800307c:	6823      	ldr	r3, [r4, #0]
 800307e:	f013 0f10 	tst.w	r3, #16
 8003082:	d00c      	beq.n	800309e <HAL_RCC_ClockConfig+0x96>
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8003084:	69a2      	ldr	r2, [r4, #24]
 8003086:	4b80      	ldr	r3, [pc, #512]	@ (8003288 <HAL_RCC_ClockConfig+0x280>)
 8003088:	69db      	ldr	r3, [r3, #28]
 800308a:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800308e:	429a      	cmp	r2, r3
 8003090:	d905      	bls.n	800309e <HAL_RCC_ClockConfig+0x96>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8003092:	497d      	ldr	r1, [pc, #500]	@ (8003288 <HAL_RCC_ClockConfig+0x280>)
 8003094:	69cb      	ldr	r3, [r1, #28]
 8003096:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 800309a:	431a      	orrs	r2, r3
 800309c:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800309e:	6823      	ldr	r3, [r4, #0]
 80030a0:	f013 0f20 	tst.w	r3, #32
 80030a4:	d00c      	beq.n	80030c0 <HAL_RCC_ClockConfig+0xb8>
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80030a6:	69e2      	ldr	r2, [r4, #28]
 80030a8:	4b77      	ldr	r3, [pc, #476]	@ (8003288 <HAL_RCC_ClockConfig+0x280>)
 80030aa:	6a1b      	ldr	r3, [r3, #32]
 80030ac:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80030b0:	429a      	cmp	r2, r3
 80030b2:	d905      	bls.n	80030c0 <HAL_RCC_ClockConfig+0xb8>
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80030b4:	4974      	ldr	r1, [pc, #464]	@ (8003288 <HAL_RCC_ClockConfig+0x280>)
 80030b6:	6a0b      	ldr	r3, [r1, #32]
 80030b8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80030bc:	431a      	orrs	r2, r3
 80030be:	620a      	str	r2, [r1, #32]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80030c0:	6823      	ldr	r3, [r4, #0]
 80030c2:	f013 0f02 	tst.w	r3, #2
 80030c6:	d00c      	beq.n	80030e2 <HAL_RCC_ClockConfig+0xda>
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80030c8:	68e2      	ldr	r2, [r4, #12]
 80030ca:	4b6f      	ldr	r3, [pc, #444]	@ (8003288 <HAL_RCC_ClockConfig+0x280>)
 80030cc:	699b      	ldr	r3, [r3, #24]
 80030ce:	f003 030f 	and.w	r3, r3, #15
 80030d2:	429a      	cmp	r2, r3
 80030d4:	d905      	bls.n	80030e2 <HAL_RCC_ClockConfig+0xda>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80030d6:	496c      	ldr	r1, [pc, #432]	@ (8003288 <HAL_RCC_ClockConfig+0x280>)
 80030d8:	698b      	ldr	r3, [r1, #24]
 80030da:	f023 030f 	bic.w	r3, r3, #15
 80030de:	431a      	orrs	r2, r3
 80030e0:	618a      	str	r2, [r1, #24]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80030e2:	6823      	ldr	r3, [r4, #0]
 80030e4:	f013 0f01 	tst.w	r3, #1
 80030e8:	d041      	beq.n	800316e <HAL_RCC_ClockConfig+0x166>
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 80030ea:	4a67      	ldr	r2, [pc, #412]	@ (8003288 <HAL_RCC_ClockConfig+0x280>)
 80030ec:	6993      	ldr	r3, [r2, #24]
 80030ee:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80030f2:	68a1      	ldr	r1, [r4, #8]
 80030f4:	430b      	orrs	r3, r1
 80030f6:	6193      	str	r3, [r2, #24]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80030f8:	6863      	ldr	r3, [r4, #4]
 80030fa:	2b02      	cmp	r3, #2
 80030fc:	d00a      	beq.n	8003114 <HAL_RCC_ClockConfig+0x10c>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80030fe:	2b03      	cmp	r3, #3
 8003100:	d027      	beq.n	8003152 <HAL_RCC_ClockConfig+0x14a>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8003102:	2b01      	cmp	r3, #1
 8003104:	d02c      	beq.n	8003160 <HAL_RCC_ClockConfig+0x158>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003106:	4a60      	ldr	r2, [pc, #384]	@ (8003288 <HAL_RCC_ClockConfig+0x280>)
 8003108:	6812      	ldr	r2, [r2, #0]
 800310a:	f012 0f04 	tst.w	r2, #4
 800310e:	d106      	bne.n	800311e <HAL_RCC_ClockConfig+0x116>
        return HAL_ERROR;
 8003110:	2001      	movs	r0, #1
 8003112:	e0ad      	b.n	8003270 <HAL_RCC_ClockConfig+0x268>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003114:	6812      	ldr	r2, [r2, #0]
 8003116:	f412 3f00 	tst.w	r2, #131072	@ 0x20000
 800311a:	f000 80ae 	beq.w	800327a <HAL_RCC_ClockConfig+0x272>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800311e:	495a      	ldr	r1, [pc, #360]	@ (8003288 <HAL_RCC_ClockConfig+0x280>)
 8003120:	690a      	ldr	r2, [r1, #16]
 8003122:	f022 0207 	bic.w	r2, r2, #7
 8003126:	4313      	orrs	r3, r2
 8003128:	610b      	str	r3, [r1, #16]
    tickstart = HAL_GetTick();
 800312a:	f7fd ffb1 	bl	8001090 <HAL_GetTick>
 800312e:	4606      	mov	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003130:	4b55      	ldr	r3, [pc, #340]	@ (8003288 <HAL_RCC_ClockConfig+0x280>)
 8003132:	691b      	ldr	r3, [r3, #16]
 8003134:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003138:	6862      	ldr	r2, [r4, #4]
 800313a:	ebb3 0fc2 	cmp.w	r3, r2, lsl #3
 800313e:	d016      	beq.n	800316e <HAL_RCC_ClockConfig+0x166>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003140:	f7fd ffa6 	bl	8001090 <HAL_GetTick>
 8003144:	1b80      	subs	r0, r0, r6
 8003146:	f241 3388 	movw	r3, #5000	@ 0x1388
 800314a:	4298      	cmp	r0, r3
 800314c:	d9f0      	bls.n	8003130 <HAL_RCC_ClockConfig+0x128>
        return HAL_TIMEOUT;
 800314e:	2003      	movs	r0, #3
 8003150:	e08e      	b.n	8003270 <HAL_RCC_ClockConfig+0x268>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003152:	4a4d      	ldr	r2, [pc, #308]	@ (8003288 <HAL_RCC_ClockConfig+0x280>)
 8003154:	6812      	ldr	r2, [r2, #0]
 8003156:	f012 7f00 	tst.w	r2, #33554432	@ 0x2000000
 800315a:	d1e0      	bne.n	800311e <HAL_RCC_ClockConfig+0x116>
        return HAL_ERROR;
 800315c:	2001      	movs	r0, #1
 800315e:	e087      	b.n	8003270 <HAL_RCC_ClockConfig+0x268>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003160:	4a49      	ldr	r2, [pc, #292]	@ (8003288 <HAL_RCC_ClockConfig+0x280>)
 8003162:	6812      	ldr	r2, [r2, #0]
 8003164:	f412 7f80 	tst.w	r2, #256	@ 0x100
 8003168:	d1d9      	bne.n	800311e <HAL_RCC_ClockConfig+0x116>
        return HAL_ERROR;
 800316a:	2001      	movs	r0, #1
 800316c:	e080      	b.n	8003270 <HAL_RCC_ClockConfig+0x268>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800316e:	6823      	ldr	r3, [r4, #0]
 8003170:	f013 0f02 	tst.w	r3, #2
 8003174:	d00c      	beq.n	8003190 <HAL_RCC_ClockConfig+0x188>
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8003176:	68e2      	ldr	r2, [r4, #12]
 8003178:	4b43      	ldr	r3, [pc, #268]	@ (8003288 <HAL_RCC_ClockConfig+0x280>)
 800317a:	699b      	ldr	r3, [r3, #24]
 800317c:	f003 030f 	and.w	r3, r3, #15
 8003180:	429a      	cmp	r2, r3
 8003182:	d205      	bcs.n	8003190 <HAL_RCC_ClockConfig+0x188>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003184:	4940      	ldr	r1, [pc, #256]	@ (8003288 <HAL_RCC_ClockConfig+0x280>)
 8003186:	698b      	ldr	r3, [r1, #24]
 8003188:	f023 030f 	bic.w	r3, r3, #15
 800318c:	431a      	orrs	r2, r3
 800318e:	618a      	str	r2, [r1, #24]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003190:	4b3c      	ldr	r3, [pc, #240]	@ (8003284 <HAL_RCC_ClockConfig+0x27c>)
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	f003 030f 	and.w	r3, r3, #15
 8003198:	42ab      	cmp	r3, r5
 800319a:	d90a      	bls.n	80031b2 <HAL_RCC_ClockConfig+0x1aa>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800319c:	4a39      	ldr	r2, [pc, #228]	@ (8003284 <HAL_RCC_ClockConfig+0x27c>)
 800319e:	6813      	ldr	r3, [r2, #0]
 80031a0:	f023 030f 	bic.w	r3, r3, #15
 80031a4:	432b      	orrs	r3, r5
 80031a6:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80031a8:	6813      	ldr	r3, [r2, #0]
 80031aa:	f003 030f 	and.w	r3, r3, #15
 80031ae:	42ab      	cmp	r3, r5
 80031b0:	d165      	bne.n	800327e <HAL_RCC_ClockConfig+0x276>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80031b2:	6823      	ldr	r3, [r4, #0]
 80031b4:	f013 0f04 	tst.w	r3, #4
 80031b8:	d00c      	beq.n	80031d4 <HAL_RCC_ClockConfig+0x1cc>
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80031ba:	6922      	ldr	r2, [r4, #16]
 80031bc:	4b32      	ldr	r3, [pc, #200]	@ (8003288 <HAL_RCC_ClockConfig+0x280>)
 80031be:	699b      	ldr	r3, [r3, #24]
 80031c0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80031c4:	429a      	cmp	r2, r3
 80031c6:	d205      	bcs.n	80031d4 <HAL_RCC_ClockConfig+0x1cc>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80031c8:	492f      	ldr	r1, [pc, #188]	@ (8003288 <HAL_RCC_ClockConfig+0x280>)
 80031ca:	698b      	ldr	r3, [r1, #24]
 80031cc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80031d0:	431a      	orrs	r2, r3
 80031d2:	618a      	str	r2, [r1, #24]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80031d4:	6823      	ldr	r3, [r4, #0]
 80031d6:	f013 0f08 	tst.w	r3, #8
 80031da:	d00c      	beq.n	80031f6 <HAL_RCC_ClockConfig+0x1ee>
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80031dc:	6962      	ldr	r2, [r4, #20]
 80031de:	4b2a      	ldr	r3, [pc, #168]	@ (8003288 <HAL_RCC_ClockConfig+0x280>)
 80031e0:	69db      	ldr	r3, [r3, #28]
 80031e2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80031e6:	429a      	cmp	r2, r3
 80031e8:	d205      	bcs.n	80031f6 <HAL_RCC_ClockConfig+0x1ee>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80031ea:	4927      	ldr	r1, [pc, #156]	@ (8003288 <HAL_RCC_ClockConfig+0x280>)
 80031ec:	69cb      	ldr	r3, [r1, #28]
 80031ee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80031f2:	431a      	orrs	r2, r3
 80031f4:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80031f6:	6823      	ldr	r3, [r4, #0]
 80031f8:	f013 0f10 	tst.w	r3, #16
 80031fc:	d00c      	beq.n	8003218 <HAL_RCC_ClockConfig+0x210>
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80031fe:	69a2      	ldr	r2, [r4, #24]
 8003200:	4b21      	ldr	r3, [pc, #132]	@ (8003288 <HAL_RCC_ClockConfig+0x280>)
 8003202:	69db      	ldr	r3, [r3, #28]
 8003204:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003208:	429a      	cmp	r2, r3
 800320a:	d205      	bcs.n	8003218 <HAL_RCC_ClockConfig+0x210>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800320c:	491e      	ldr	r1, [pc, #120]	@ (8003288 <HAL_RCC_ClockConfig+0x280>)
 800320e:	69cb      	ldr	r3, [r1, #28]
 8003210:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8003214:	431a      	orrs	r2, r3
 8003216:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8003218:	6823      	ldr	r3, [r4, #0]
 800321a:	f013 0f20 	tst.w	r3, #32
 800321e:	d00c      	beq.n	800323a <HAL_RCC_ClockConfig+0x232>
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8003220:	69e2      	ldr	r2, [r4, #28]
 8003222:	4b19      	ldr	r3, [pc, #100]	@ (8003288 <HAL_RCC_ClockConfig+0x280>)
 8003224:	6a1b      	ldr	r3, [r3, #32]
 8003226:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800322a:	429a      	cmp	r2, r3
 800322c:	d205      	bcs.n	800323a <HAL_RCC_ClockConfig+0x232>
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800322e:	4916      	ldr	r1, [pc, #88]	@ (8003288 <HAL_RCC_ClockConfig+0x280>)
 8003230:	6a0b      	ldr	r3, [r1, #32]
 8003232:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003236:	431a      	orrs	r2, r3
 8003238:	620a      	str	r2, [r1, #32]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800323a:	f7ff fde9 	bl	8002e10 <HAL_RCC_GetSysClockFreq>
 800323e:	4912      	ldr	r1, [pc, #72]	@ (8003288 <HAL_RCC_ClockConfig+0x280>)
 8003240:	698b      	ldr	r3, [r1, #24]
 8003242:	f3c3 2303 	ubfx	r3, r3, #8, #4
 8003246:	4a11      	ldr	r2, [pc, #68]	@ (800328c <HAL_RCC_ClockConfig+0x284>)
 8003248:	5cd3      	ldrb	r3, [r2, r3]
 800324a:	f003 031f 	and.w	r3, r3, #31
 800324e:	40d8      	lsrs	r0, r3
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003250:	698b      	ldr	r3, [r1, #24]
 8003252:	f003 030f 	and.w	r3, r3, #15
 8003256:	5cd3      	ldrb	r3, [r2, r3]
 8003258:	f003 031f 	and.w	r3, r3, #31
 800325c:	fa20 f303 	lsr.w	r3, r0, r3
 8003260:	4a0b      	ldr	r2, [pc, #44]	@ (8003290 <HAL_RCC_ClockConfig+0x288>)
 8003262:	6013      	str	r3, [r2, #0]
  SystemCoreClock = common_system_clock;
 8003264:	4b0b      	ldr	r3, [pc, #44]	@ (8003294 <HAL_RCC_ClockConfig+0x28c>)
 8003266:	6018      	str	r0, [r3, #0]
  halstatus = HAL_InitTick(uwTickPrio);
 8003268:	4b0b      	ldr	r3, [pc, #44]	@ (8003298 <HAL_RCC_ClockConfig+0x290>)
 800326a:	6818      	ldr	r0, [r3, #0]
 800326c:	f7fd feae 	bl	8000fcc <HAL_InitTick>
}
 8003270:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 8003272:	2001      	movs	r0, #1
}
 8003274:	4770      	bx	lr
      return HAL_ERROR;
 8003276:	2001      	movs	r0, #1
 8003278:	e7fa      	b.n	8003270 <HAL_RCC_ClockConfig+0x268>
        return HAL_ERROR;
 800327a:	2001      	movs	r0, #1
 800327c:	e7f8      	b.n	8003270 <HAL_RCC_ClockConfig+0x268>
      return HAL_ERROR;
 800327e:	2001      	movs	r0, #1
 8003280:	e7f6      	b.n	8003270 <HAL_RCC_ClockConfig+0x268>
 8003282:	bf00      	nop
 8003284:	52002000 	.word	0x52002000
 8003288:	58024400 	.word	0x58024400
 800328c:	08008134 	.word	0x08008134
 8003290:	24000000 	.word	0x24000000
 8003294:	24000004 	.word	0x24000004
 8003298:	24000028 	.word	0x24000028

0800329c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800329c:	b508      	push	{r3, lr}
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800329e:	f7ff fdb7 	bl	8002e10 <HAL_RCC_GetSysClockFreq>
 80032a2:	4a0b      	ldr	r2, [pc, #44]	@ (80032d0 <HAL_RCC_GetHCLKFreq+0x34>)
 80032a4:	6993      	ldr	r3, [r2, #24]
 80032a6:	f3c3 2303 	ubfx	r3, r3, #8, #4
 80032aa:	490a      	ldr	r1, [pc, #40]	@ (80032d4 <HAL_RCC_GetHCLKFreq+0x38>)
 80032ac:	5ccb      	ldrb	r3, [r1, r3]
 80032ae:	f003 031f 	and.w	r3, r3, #31
 80032b2:	fa20 f303 	lsr.w	r3, r0, r3
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80032b6:	6992      	ldr	r2, [r2, #24]
 80032b8:	f002 020f 	and.w	r2, r2, #15
 80032bc:	5c88      	ldrb	r0, [r1, r2]
 80032be:	f000 001f 	and.w	r0, r0, #31
 80032c2:	fa23 f000 	lsr.w	r0, r3, r0
 80032c6:	4a04      	ldr	r2, [pc, #16]	@ (80032d8 <HAL_RCC_GetHCLKFreq+0x3c>)
 80032c8:	6010      	str	r0, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80032ca:	4a04      	ldr	r2, [pc, #16]	@ (80032dc <HAL_RCC_GetHCLKFreq+0x40>)
 80032cc:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
}
 80032ce:	bd08      	pop	{r3, pc}
 80032d0:	58024400 	.word	0x58024400
 80032d4:	08008134 	.word	0x08008134
 80032d8:	24000000 	.word	0x24000000
 80032dc:	24000004 	.word	0x24000004

080032e0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80032e0:	b508      	push	{r3, lr}
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 80032e2:	f7ff ffdb 	bl	800329c <HAL_RCC_GetHCLKFreq>
 80032e6:	4b05      	ldr	r3, [pc, #20]	@ (80032fc <HAL_RCC_GetPCLK1Freq+0x1c>)
 80032e8:	69db      	ldr	r3, [r3, #28]
 80032ea:	f3c3 1302 	ubfx	r3, r3, #4, #3
 80032ee:	4a04      	ldr	r2, [pc, #16]	@ (8003300 <HAL_RCC_GetPCLK1Freq+0x20>)
 80032f0:	5cd3      	ldrb	r3, [r2, r3]
 80032f2:	f003 031f 	and.w	r3, r3, #31
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 80032f6:	40d8      	lsrs	r0, r3
 80032f8:	bd08      	pop	{r3, pc}
 80032fa:	bf00      	nop
 80032fc:	58024400 	.word	0x58024400
 8003300:	08008134 	.word	0x08008134

08003304 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003304:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8003306:	f7ff ffc9 	bl	800329c <HAL_RCC_GetHCLKFreq>
 800330a:	4b05      	ldr	r3, [pc, #20]	@ (8003320 <HAL_RCC_GetPCLK2Freq+0x1c>)
 800330c:	69db      	ldr	r3, [r3, #28]
 800330e:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8003312:	4a04      	ldr	r2, [pc, #16]	@ (8003324 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003314:	5cd3      	ldrb	r3, [r2, r3]
 8003316:	f003 031f 	and.w	r3, r3, #31
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 800331a:	40d8      	lsrs	r0, r3
 800331c:	bd08      	pop	{r3, pc}
 800331e:	bf00      	nop
 8003320:	58024400 	.word	0x58024400
 8003324:	08008134 	.word	0x08008134

08003328 <RCCEx_PLL2_Config>:
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8003328:	4b40      	ldr	r3, [pc, #256]	@ (800342c <RCCEx_PLL2_Config+0x104>)
 800332a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800332c:	f003 0303 	and.w	r3, r3, #3
 8003330:	2b03      	cmp	r3, #3
 8003332:	d079      	beq.n	8003428 <RCCEx_PLL2_Config+0x100>
{
 8003334:	b570      	push	{r4, r5, r6, lr}
 8003336:	4605      	mov	r5, r0
 8003338:	460e      	mov	r6, r1


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800333a:	4a3c      	ldr	r2, [pc, #240]	@ (800342c <RCCEx_PLL2_Config+0x104>)
 800333c:	6813      	ldr	r3, [r2, #0]
 800333e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003342:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003344:	f7fd fea4 	bl	8001090 <HAL_GetTick>
 8003348:	4604      	mov	r4, r0

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800334a:	4b38      	ldr	r3, [pc, #224]	@ (800342c <RCCEx_PLL2_Config+0x104>)
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	f013 6f00 	tst.w	r3, #134217728	@ 0x8000000
 8003352:	d006      	beq.n	8003362 <RCCEx_PLL2_Config+0x3a>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8003354:	f7fd fe9c 	bl	8001090 <HAL_GetTick>
 8003358:	1b03      	subs	r3, r0, r4
 800335a:	2b02      	cmp	r3, #2
 800335c:	d9f5      	bls.n	800334a <RCCEx_PLL2_Config+0x22>
      {
        return HAL_TIMEOUT;
 800335e:	2003      	movs	r0, #3

  }


  return status;
}
 8003360:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8003362:	4b32      	ldr	r3, [pc, #200]	@ (800342c <RCCEx_PLL2_Config+0x104>)
 8003364:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003366:	f422 327c 	bic.w	r2, r2, #258048	@ 0x3f000
 800336a:	6829      	ldr	r1, [r5, #0]
 800336c:	ea42 3201 	orr.w	r2, r2, r1, lsl #12
 8003370:	629a      	str	r2, [r3, #40]	@ 0x28
 8003372:	686a      	ldr	r2, [r5, #4]
 8003374:	3a01      	subs	r2, #1
 8003376:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800337a:	68a9      	ldr	r1, [r5, #8]
 800337c:	3901      	subs	r1, #1
 800337e:	0249      	lsls	r1, r1, #9
 8003380:	b289      	uxth	r1, r1
 8003382:	430a      	orrs	r2, r1
 8003384:	68e9      	ldr	r1, [r5, #12]
 8003386:	3901      	subs	r1, #1
 8003388:	0409      	lsls	r1, r1, #16
 800338a:	f401 01fe 	and.w	r1, r1, #8323072	@ 0x7f0000
 800338e:	430a      	orrs	r2, r1
 8003390:	6929      	ldr	r1, [r5, #16]
 8003392:	3901      	subs	r1, #1
 8003394:	0609      	lsls	r1, r1, #24
 8003396:	f001 41fe 	and.w	r1, r1, #2130706432	@ 0x7f000000
 800339a:	430a      	orrs	r2, r1
 800339c:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800339e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80033a0:	f022 02c0 	bic.w	r2, r2, #192	@ 0xc0
 80033a4:	6969      	ldr	r1, [r5, #20]
 80033a6:	430a      	orrs	r2, r1
 80033a8:	62da      	str	r2, [r3, #44]	@ 0x2c
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 80033aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80033ac:	f022 0220 	bic.w	r2, r2, #32
 80033b0:	69a9      	ldr	r1, [r5, #24]
 80033b2:	430a      	orrs	r2, r1
 80033b4:	62da      	str	r2, [r3, #44]	@ 0x2c
    __HAL_RCC_PLL2FRACN_DISABLE();
 80033b6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80033b8:	f022 0210 	bic.w	r2, r2, #16
 80033bc:	62da      	str	r2, [r3, #44]	@ 0x2c
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 80033be:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80033c0:	f36f 02cf 	bfc	r2, #3, #13
 80033c4:	69e9      	ldr	r1, [r5, #28]
 80033c6:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 80033ca:	63da      	str	r2, [r3, #60]	@ 0x3c
    __HAL_RCC_PLL2FRACN_ENABLE();
 80033cc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80033ce:	f042 0210 	orr.w	r2, r2, #16
 80033d2:	62da      	str	r2, [r3, #44]	@ 0x2c
    if (Divider == DIVIDER_P_UPDATE)
 80033d4:	b9c6      	cbnz	r6, 8003408 <RCCEx_PLL2_Config+0xe0>
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 80033d6:	461a      	mov	r2, r3
 80033d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033da:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80033de:	62d3      	str	r3, [r2, #44]	@ 0x2c
    __HAL_RCC_PLL2_ENABLE();
 80033e0:	4a12      	ldr	r2, [pc, #72]	@ (800342c <RCCEx_PLL2_Config+0x104>)
 80033e2:	6813      	ldr	r3, [r2, #0]
 80033e4:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80033e8:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 80033ea:	f7fd fe51 	bl	8001090 <HAL_GetTick>
 80033ee:	4604      	mov	r4, r0
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80033f0:	4b0e      	ldr	r3, [pc, #56]	@ (800342c <RCCEx_PLL2_Config+0x104>)
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	f013 6f00 	tst.w	r3, #134217728	@ 0x8000000
 80033f8:	d114      	bne.n	8003424 <RCCEx_PLL2_Config+0xfc>
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80033fa:	f7fd fe49 	bl	8001090 <HAL_GetTick>
 80033fe:	1b00      	subs	r0, r0, r4
 8003400:	2802      	cmp	r0, #2
 8003402:	d9f5      	bls.n	80033f0 <RCCEx_PLL2_Config+0xc8>
        return HAL_TIMEOUT;
 8003404:	2003      	movs	r0, #3
 8003406:	e7ab      	b.n	8003360 <RCCEx_PLL2_Config+0x38>
    else if (Divider == DIVIDER_Q_UPDATE)
 8003408:	2e01      	cmp	r6, #1
 800340a:	d005      	beq.n	8003418 <RCCEx_PLL2_Config+0xf0>
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800340c:	4a07      	ldr	r2, [pc, #28]	@ (800342c <RCCEx_PLL2_Config+0x104>)
 800340e:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8003410:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8003414:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8003416:	e7e3      	b.n	80033e0 <RCCEx_PLL2_Config+0xb8>
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8003418:	4a04      	ldr	r2, [pc, #16]	@ (800342c <RCCEx_PLL2_Config+0x104>)
 800341a:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 800341c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003420:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8003422:	e7dd      	b.n	80033e0 <RCCEx_PLL2_Config+0xb8>
  return status;
 8003424:	2000      	movs	r0, #0
 8003426:	e79b      	b.n	8003360 <RCCEx_PLL2_Config+0x38>
    return HAL_ERROR;
 8003428:	2001      	movs	r0, #1
}
 800342a:	4770      	bx	lr
 800342c:	58024400 	.word	0x58024400

08003430 <RCCEx_PLL3_Config>:
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8003430:	4b40      	ldr	r3, [pc, #256]	@ (8003534 <RCCEx_PLL3_Config+0x104>)
 8003432:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003434:	f003 0303 	and.w	r3, r3, #3
 8003438:	2b03      	cmp	r3, #3
 800343a:	d079      	beq.n	8003530 <RCCEx_PLL3_Config+0x100>
{
 800343c:	b570      	push	{r4, r5, r6, lr}
 800343e:	4605      	mov	r5, r0
 8003440:	460e      	mov	r6, r1


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8003442:	4a3c      	ldr	r2, [pc, #240]	@ (8003534 <RCCEx_PLL3_Config+0x104>)
 8003444:	6813      	ldr	r3, [r2, #0]
 8003446:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800344a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800344c:	f7fd fe20 	bl	8001090 <HAL_GetTick>
 8003450:	4604      	mov	r4, r0
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8003452:	4b38      	ldr	r3, [pc, #224]	@ (8003534 <RCCEx_PLL3_Config+0x104>)
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	f013 5f00 	tst.w	r3, #536870912	@ 0x20000000
 800345a:	d006      	beq.n	800346a <RCCEx_PLL3_Config+0x3a>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800345c:	f7fd fe18 	bl	8001090 <HAL_GetTick>
 8003460:	1b03      	subs	r3, r0, r4
 8003462:	2b02      	cmp	r3, #2
 8003464:	d9f5      	bls.n	8003452 <RCCEx_PLL3_Config+0x22>
      {
        return HAL_TIMEOUT;
 8003466:	2003      	movs	r0, #3

  }


  return status;
}
 8003468:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800346a:	4b32      	ldr	r3, [pc, #200]	@ (8003534 <RCCEx_PLL3_Config+0x104>)
 800346c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800346e:	f022 727c 	bic.w	r2, r2, #66060288	@ 0x3f00000
 8003472:	6829      	ldr	r1, [r5, #0]
 8003474:	ea42 5201 	orr.w	r2, r2, r1, lsl #20
 8003478:	629a      	str	r2, [r3, #40]	@ 0x28
 800347a:	686a      	ldr	r2, [r5, #4]
 800347c:	3a01      	subs	r2, #1
 800347e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003482:	68a9      	ldr	r1, [r5, #8]
 8003484:	3901      	subs	r1, #1
 8003486:	0249      	lsls	r1, r1, #9
 8003488:	b289      	uxth	r1, r1
 800348a:	430a      	orrs	r2, r1
 800348c:	68e9      	ldr	r1, [r5, #12]
 800348e:	3901      	subs	r1, #1
 8003490:	0409      	lsls	r1, r1, #16
 8003492:	f401 01fe 	and.w	r1, r1, #8323072	@ 0x7f0000
 8003496:	430a      	orrs	r2, r1
 8003498:	6929      	ldr	r1, [r5, #16]
 800349a:	3901      	subs	r1, #1
 800349c:	0609      	lsls	r1, r1, #24
 800349e:	f001 41fe 	and.w	r1, r1, #2130706432	@ 0x7f000000
 80034a2:	430a      	orrs	r2, r1
 80034a4:	641a      	str	r2, [r3, #64]	@ 0x40
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 80034a6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80034a8:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 80034ac:	6969      	ldr	r1, [r5, #20]
 80034ae:	430a      	orrs	r2, r1
 80034b0:	62da      	str	r2, [r3, #44]	@ 0x2c
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 80034b2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80034b4:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80034b8:	69a9      	ldr	r1, [r5, #24]
 80034ba:	430a      	orrs	r2, r1
 80034bc:	62da      	str	r2, [r3, #44]	@ 0x2c
    __HAL_RCC_PLL3FRACN_DISABLE();
 80034be:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80034c0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80034c4:	62da      	str	r2, [r3, #44]	@ 0x2c
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 80034c6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80034c8:	f36f 02cf 	bfc	r2, #3, #13
 80034cc:	69e9      	ldr	r1, [r5, #28]
 80034ce:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 80034d2:	645a      	str	r2, [r3, #68]	@ 0x44
    __HAL_RCC_PLL3FRACN_ENABLE();
 80034d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80034d6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80034da:	62da      	str	r2, [r3, #44]	@ 0x2c
    if (Divider == DIVIDER_P_UPDATE)
 80034dc:	b9c6      	cbnz	r6, 8003510 <RCCEx_PLL3_Config+0xe0>
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 80034de:	461a      	mov	r2, r3
 80034e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034e2:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80034e6:	62d3      	str	r3, [r2, #44]	@ 0x2c
    __HAL_RCC_PLL3_ENABLE();
 80034e8:	4a12      	ldr	r2, [pc, #72]	@ (8003534 <RCCEx_PLL3_Config+0x104>)
 80034ea:	6813      	ldr	r3, [r2, #0]
 80034ec:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80034f0:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 80034f2:	f7fd fdcd 	bl	8001090 <HAL_GetTick>
 80034f6:	4604      	mov	r4, r0
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80034f8:	4b0e      	ldr	r3, [pc, #56]	@ (8003534 <RCCEx_PLL3_Config+0x104>)
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	f013 5f00 	tst.w	r3, #536870912	@ 0x20000000
 8003500:	d114      	bne.n	800352c <RCCEx_PLL3_Config+0xfc>
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8003502:	f7fd fdc5 	bl	8001090 <HAL_GetTick>
 8003506:	1b00      	subs	r0, r0, r4
 8003508:	2802      	cmp	r0, #2
 800350a:	d9f5      	bls.n	80034f8 <RCCEx_PLL3_Config+0xc8>
        return HAL_TIMEOUT;
 800350c:	2003      	movs	r0, #3
 800350e:	e7ab      	b.n	8003468 <RCCEx_PLL3_Config+0x38>
    else if (Divider == DIVIDER_Q_UPDATE)
 8003510:	2e01      	cmp	r6, #1
 8003512:	d005      	beq.n	8003520 <RCCEx_PLL3_Config+0xf0>
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8003514:	4a07      	ldr	r2, [pc, #28]	@ (8003534 <RCCEx_PLL3_Config+0x104>)
 8003516:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8003518:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800351c:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800351e:	e7e3      	b.n	80034e8 <RCCEx_PLL3_Config+0xb8>
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8003520:	4a04      	ldr	r2, [pc, #16]	@ (8003534 <RCCEx_PLL3_Config+0x104>)
 8003522:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8003524:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003528:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800352a:	e7dd      	b.n	80034e8 <RCCEx_PLL3_Config+0xb8>
  return status;
 800352c:	2000      	movs	r0, #0
 800352e:	e79b      	b.n	8003468 <RCCEx_PLL3_Config+0x38>
    return HAL_ERROR;
 8003530:	2001      	movs	r0, #1
}
 8003532:	4770      	bx	lr
 8003534:	58024400 	.word	0x58024400

08003538 <HAL_RCCEx_PeriphCLKConfig>:
{
 8003538:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800353a:	4604      	mov	r4, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800353c:	6803      	ldr	r3, [r0, #0]
 800353e:	f013 6f00 	tst.w	r3, #134217728	@ 0x8000000
 8003542:	d030      	beq.n	80035a6 <HAL_RCCEx_PeriphCLKConfig+0x6e>
    switch (PeriphClkInit->SpdifrxClockSelection)
 8003544:	6ec3      	ldr	r3, [r0, #108]	@ 0x6c
 8003546:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800354a:	d026      	beq.n	800359a <HAL_RCCEx_PeriphCLKConfig+0x62>
 800354c:	d80e      	bhi.n	800356c <HAL_RCCEx_PeriphCLKConfig+0x34>
 800354e:	b1ab      	cbz	r3, 800357c <HAL_RCCEx_PeriphCLKConfig+0x44>
 8003550:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003554:	d107      	bne.n	8003566 <HAL_RCCEx_PeriphCLKConfig+0x2e>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003556:	2102      	movs	r1, #2
 8003558:	3008      	adds	r0, #8
 800355a:	f7ff fee5 	bl	8003328 <RCCEx_PLL2_Config>
 800355e:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8003560:	b195      	cbz	r5, 8003588 <HAL_RCCEx_PeriphCLKConfig+0x50>
      status = ret;
 8003562:	462e      	mov	r6, r5
 8003564:	e021      	b.n	80035aa <HAL_RCCEx_PeriphCLKConfig+0x72>
    switch (PeriphClkInit->SpdifrxClockSelection)
 8003566:	2601      	movs	r6, #1
 8003568:	4635      	mov	r5, r6
 800356a:	e01e      	b.n	80035aa <HAL_RCCEx_PeriphCLKConfig+0x72>
 800356c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003570:	d101      	bne.n	8003576 <HAL_RCCEx_PeriphCLKConfig+0x3e>
 8003572:	2500      	movs	r5, #0
 8003574:	e008      	b.n	8003588 <HAL_RCCEx_PeriphCLKConfig+0x50>
 8003576:	2601      	movs	r6, #1
 8003578:	4635      	mov	r5, r6
 800357a:	e016      	b.n	80035aa <HAL_RCCEx_PeriphCLKConfig+0x72>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800357c:	4a97      	ldr	r2, [pc, #604]	@ (80037dc <HAL_RCCEx_PeriphCLKConfig+0x2a4>)
 800357e:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8003580:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003584:	62d3      	str	r3, [r2, #44]	@ 0x2c
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003586:	2500      	movs	r5, #0
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8003588:	4a94      	ldr	r2, [pc, #592]	@ (80037dc <HAL_RCCEx_PeriphCLKConfig+0x2a4>)
 800358a:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 800358c:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8003590:	6ee1      	ldr	r1, [r4, #108]	@ 0x6c
 8003592:	430b      	orrs	r3, r1
 8003594:	6513      	str	r3, [r2, #80]	@ 0x50
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003596:	2600      	movs	r6, #0
 8003598:	e007      	b.n	80035aa <HAL_RCCEx_PeriphCLKConfig+0x72>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800359a:	2102      	movs	r1, #2
 800359c:	3028      	adds	r0, #40	@ 0x28
 800359e:	f7ff ff47 	bl	8003430 <RCCEx_PLL3_Config>
 80035a2:	4605      	mov	r5, r0
        break;
 80035a4:	e7dc      	b.n	8003560 <HAL_RCCEx_PeriphCLKConfig+0x28>
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80035a6:	2600      	movs	r6, #0
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80035a8:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80035aa:	6823      	ldr	r3, [r4, #0]
 80035ac:	f413 7f80 	tst.w	r3, #256	@ 0x100
 80035b0:	d027      	beq.n	8003602 <HAL_RCCEx_PeriphCLKConfig+0xca>
    switch (PeriphClkInit->Sai1ClockSelection)
 80035b2:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 80035b4:	2b04      	cmp	r3, #4
 80035b6:	d820      	bhi.n	80035fa <HAL_RCCEx_PeriphCLKConfig+0xc2>
 80035b8:	e8df f003 	tbb	[pc, r3]
 80035bc:	08181103 	.word	0x08181103
 80035c0:	08          	.byte	0x08
 80035c1:	00          	.byte	0x00
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80035c2:	4a86      	ldr	r2, [pc, #536]	@ (80037dc <HAL_RCCEx_PeriphCLKConfig+0x2a4>)
 80035c4:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 80035c6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80035ca:	62d3      	str	r3, [r2, #44]	@ 0x2c
    if (ret == HAL_OK)
 80035cc:	b9c5      	cbnz	r5, 8003600 <HAL_RCCEx_PeriphCLKConfig+0xc8>
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80035ce:	4a83      	ldr	r2, [pc, #524]	@ (80037dc <HAL_RCCEx_PeriphCLKConfig+0x2a4>)
 80035d0:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 80035d2:	f023 0307 	bic.w	r3, r3, #7
 80035d6:	6de1      	ldr	r1, [r4, #92]	@ 0x5c
 80035d8:	430b      	orrs	r3, r1
 80035da:	6513      	str	r3, [r2, #80]	@ 0x50
 80035dc:	e011      	b.n	8003602 <HAL_RCCEx_PeriphCLKConfig+0xca>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80035de:	2100      	movs	r1, #0
 80035e0:	f104 0008 	add.w	r0, r4, #8
 80035e4:	f7ff fea0 	bl	8003328 <RCCEx_PLL2_Config>
 80035e8:	4605      	mov	r5, r0
        break;
 80035ea:	e7ef      	b.n	80035cc <HAL_RCCEx_PeriphCLKConfig+0x94>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80035ec:	2100      	movs	r1, #0
 80035ee:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 80035f2:	f7ff ff1d 	bl	8003430 <RCCEx_PLL3_Config>
 80035f6:	4605      	mov	r5, r0
        break;
 80035f8:	e7e8      	b.n	80035cc <HAL_RCCEx_PeriphCLKConfig+0x94>
    switch (PeriphClkInit->Sai1ClockSelection)
 80035fa:	2601      	movs	r6, #1
 80035fc:	4635      	mov	r5, r6
 80035fe:	e000      	b.n	8003602 <HAL_RCCEx_PeriphCLKConfig+0xca>
      status = ret;
 8003600:	462e      	mov	r6, r5
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8003602:	6823      	ldr	r3, [r4, #0]
 8003604:	f413 7f00 	tst.w	r3, #512	@ 0x200
 8003608:	d025      	beq.n	8003656 <HAL_RCCEx_PeriphCLKConfig+0x11e>
    switch (PeriphClkInit->Sai23ClockSelection)
 800360a:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 800360c:	2b80      	cmp	r3, #128	@ 0x80
 800360e:	d037      	beq.n	8003680 <HAL_RCCEx_PeriphCLKConfig+0x148>
 8003610:	d80c      	bhi.n	800362c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003612:	b19b      	cbz	r3, 800363c <HAL_RCCEx_PeriphCLKConfig+0x104>
 8003614:	2b40      	cmp	r3, #64	@ 0x40
 8003616:	d106      	bne.n	8003626 <HAL_RCCEx_PeriphCLKConfig+0xee>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003618:	2100      	movs	r1, #0
 800361a:	f104 0008 	add.w	r0, r4, #8
 800361e:	f7ff fe83 	bl	8003328 <RCCEx_PLL2_Config>
 8003622:	4605      	mov	r5, r0
        break;
 8003624:	e00f      	b.n	8003646 <HAL_RCCEx_PeriphCLKConfig+0x10e>
    switch (PeriphClkInit->Sai23ClockSelection)
 8003626:	2601      	movs	r6, #1
 8003628:	4635      	mov	r5, r6
 800362a:	e014      	b.n	8003656 <HAL_RCCEx_PeriphCLKConfig+0x11e>
 800362c:	2bc0      	cmp	r3, #192	@ 0xc0
 800362e:	d00a      	beq.n	8003646 <HAL_RCCEx_PeriphCLKConfig+0x10e>
 8003630:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003634:	d007      	beq.n	8003646 <HAL_RCCEx_PeriphCLKConfig+0x10e>
 8003636:	2601      	movs	r6, #1
 8003638:	4635      	mov	r5, r6
 800363a:	e00c      	b.n	8003656 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800363c:	4a67      	ldr	r2, [pc, #412]	@ (80037dc <HAL_RCCEx_PeriphCLKConfig+0x2a4>)
 800363e:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8003640:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003644:	62d3      	str	r3, [r2, #44]	@ 0x2c
    if (ret == HAL_OK)
 8003646:	bb15      	cbnz	r5, 800368e <HAL_RCCEx_PeriphCLKConfig+0x156>
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8003648:	4a64      	ldr	r2, [pc, #400]	@ (80037dc <HAL_RCCEx_PeriphCLKConfig+0x2a4>)
 800364a:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 800364c:	f423 73e0 	bic.w	r3, r3, #448	@ 0x1c0
 8003650:	6e21      	ldr	r1, [r4, #96]	@ 0x60
 8003652:	430b      	orrs	r3, r1
 8003654:	6513      	str	r3, [r2, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8003656:	6823      	ldr	r3, [r4, #0]
 8003658:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 800365c:	d033      	beq.n	80036c6 <HAL_RCCEx_PeriphCLKConfig+0x18e>
    switch (PeriphClkInit->Sai4AClockSelection)
 800365e:	f8d4 30ac 	ldr.w	r3, [r4, #172]	@ 0xac
 8003662:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003666:	d043      	beq.n	80036f0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 8003668:	d816      	bhi.n	8003698 <HAL_RCCEx_PeriphCLKConfig+0x160>
 800366a:	b1f3      	cbz	r3, 80036aa <HAL_RCCEx_PeriphCLKConfig+0x172>
 800366c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003670:	d10f      	bne.n	8003692 <HAL_RCCEx_PeriphCLKConfig+0x15a>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003672:	2100      	movs	r1, #0
 8003674:	f104 0008 	add.w	r0, r4, #8
 8003678:	f7ff fe56 	bl	8003328 <RCCEx_PLL2_Config>
 800367c:	4605      	mov	r5, r0
        break;
 800367e:	e019      	b.n	80036b4 <HAL_RCCEx_PeriphCLKConfig+0x17c>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003680:	2100      	movs	r1, #0
 8003682:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8003686:	f7ff fed3 	bl	8003430 <RCCEx_PLL3_Config>
 800368a:	4605      	mov	r5, r0
        break;
 800368c:	e7db      	b.n	8003646 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      status = ret;
 800368e:	462e      	mov	r6, r5
 8003690:	e7e1      	b.n	8003656 <HAL_RCCEx_PeriphCLKConfig+0x11e>
    switch (PeriphClkInit->Sai4AClockSelection)
 8003692:	2601      	movs	r6, #1
 8003694:	4635      	mov	r5, r6
 8003696:	e016      	b.n	80036c6 <HAL_RCCEx_PeriphCLKConfig+0x18e>
 8003698:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800369c:	d00a      	beq.n	80036b4 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 800369e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80036a2:	d007      	beq.n	80036b4 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 80036a4:	2601      	movs	r6, #1
 80036a6:	4635      	mov	r5, r6
 80036a8:	e00d      	b.n	80036c6 <HAL_RCCEx_PeriphCLKConfig+0x18e>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80036aa:	4a4c      	ldr	r2, [pc, #304]	@ (80037dc <HAL_RCCEx_PeriphCLKConfig+0x2a4>)
 80036ac:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 80036ae:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80036b2:	62d3      	str	r3, [r2, #44]	@ 0x2c
    if (ret == HAL_OK)
 80036b4:	bb1d      	cbnz	r5, 80036fe <HAL_RCCEx_PeriphCLKConfig+0x1c6>
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80036b6:	4a49      	ldr	r2, [pc, #292]	@ (80037dc <HAL_RCCEx_PeriphCLKConfig+0x2a4>)
 80036b8:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 80036ba:	f423 0360 	bic.w	r3, r3, #14680064	@ 0xe00000
 80036be:	f8d4 10ac 	ldr.w	r1, [r4, #172]	@ 0xac
 80036c2:	430b      	orrs	r3, r1
 80036c4:	6593      	str	r3, [r2, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 80036c6:	6823      	ldr	r3, [r4, #0]
 80036c8:	f413 6f00 	tst.w	r3, #2048	@ 0x800
 80036cc:	d03c      	beq.n	8003748 <HAL_RCCEx_PeriphCLKConfig+0x210>
    switch (PeriphClkInit->Sai4BClockSelection)
 80036ce:	f8d4 30b0 	ldr.w	r3, [r4, #176]	@ 0xb0
 80036d2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80036d6:	d02f      	beq.n	8003738 <HAL_RCCEx_PeriphCLKConfig+0x200>
 80036d8:	d816      	bhi.n	8003708 <HAL_RCCEx_PeriphCLKConfig+0x1d0>
 80036da:	b1f3      	cbz	r3, 800371a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80036dc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80036e0:	d10f      	bne.n	8003702 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80036e2:	2100      	movs	r1, #0
 80036e4:	f104 0008 	add.w	r0, r4, #8
 80036e8:	f7ff fe1e 	bl	8003328 <RCCEx_PLL2_Config>
 80036ec:	4605      	mov	r5, r0
        break;
 80036ee:	e019      	b.n	8003724 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80036f0:	2100      	movs	r1, #0
 80036f2:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 80036f6:	f7ff fe9b 	bl	8003430 <RCCEx_PLL3_Config>
 80036fa:	4605      	mov	r5, r0
        break;
 80036fc:	e7da      	b.n	80036b4 <HAL_RCCEx_PeriphCLKConfig+0x17c>
      status = ret;
 80036fe:	462e      	mov	r6, r5
 8003700:	e7e1      	b.n	80036c6 <HAL_RCCEx_PeriphCLKConfig+0x18e>
    switch (PeriphClkInit->Sai4BClockSelection)
 8003702:	2601      	movs	r6, #1
 8003704:	4635      	mov	r5, r6
 8003706:	e01f      	b.n	8003748 <HAL_RCCEx_PeriphCLKConfig+0x210>
 8003708:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800370c:	d00a      	beq.n	8003724 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
 800370e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003712:	d007      	beq.n	8003724 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
 8003714:	2601      	movs	r6, #1
 8003716:	4635      	mov	r5, r6
 8003718:	e016      	b.n	8003748 <HAL_RCCEx_PeriphCLKConfig+0x210>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800371a:	4a30      	ldr	r2, [pc, #192]	@ (80037dc <HAL_RCCEx_PeriphCLKConfig+0x2a4>)
 800371c:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 800371e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003722:	62d3      	str	r3, [r2, #44]	@ 0x2c
    if (ret == HAL_OK)
 8003724:	b97d      	cbnz	r5, 8003746 <HAL_RCCEx_PeriphCLKConfig+0x20e>
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8003726:	4a2d      	ldr	r2, [pc, #180]	@ (80037dc <HAL_RCCEx_PeriphCLKConfig+0x2a4>)
 8003728:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 800372a:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800372e:	f8d4 10b0 	ldr.w	r1, [r4, #176]	@ 0xb0
 8003732:	430b      	orrs	r3, r1
 8003734:	6593      	str	r3, [r2, #88]	@ 0x58
 8003736:	e007      	b.n	8003748 <HAL_RCCEx_PeriphCLKConfig+0x210>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003738:	2100      	movs	r1, #0
 800373a:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 800373e:	f7ff fe77 	bl	8003430 <RCCEx_PLL3_Config>
 8003742:	4605      	mov	r5, r0
        break;
 8003744:	e7ee      	b.n	8003724 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
      status = ret;
 8003746:	462e      	mov	r6, r5
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8003748:	6823      	ldr	r3, [r4, #0]
 800374a:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 800374e:	d013      	beq.n	8003778 <HAL_RCCEx_PeriphCLKConfig+0x240>
    switch (PeriphClkInit->QspiClockSelection)
 8003750:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 8003752:	2b20      	cmp	r3, #32
 8003754:	d02c      	beq.n	80037b0 <HAL_RCCEx_PeriphCLKConfig+0x278>
 8003756:	d826      	bhi.n	80037a6 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8003758:	b133      	cbz	r3, 8003768 <HAL_RCCEx_PeriphCLKConfig+0x230>
 800375a:	2b10      	cmp	r3, #16
 800375c:	d120      	bne.n	80037a0 <HAL_RCCEx_PeriphCLKConfig+0x268>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800375e:	4a1f      	ldr	r2, [pc, #124]	@ (80037dc <HAL_RCCEx_PeriphCLKConfig+0x2a4>)
 8003760:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8003762:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003766:	62d3      	str	r3, [r2, #44]	@ 0x2c
    if (ret == HAL_OK)
 8003768:	bb4d      	cbnz	r5, 80037be <HAL_RCCEx_PeriphCLKConfig+0x286>
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800376a:	4a1c      	ldr	r2, [pc, #112]	@ (80037dc <HAL_RCCEx_PeriphCLKConfig+0x2a4>)
 800376c:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
 800376e:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8003772:	6ce1      	ldr	r1, [r4, #76]	@ 0x4c
 8003774:	430b      	orrs	r3, r1
 8003776:	64d3      	str	r3, [r2, #76]	@ 0x4c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8003778:	6823      	ldr	r3, [r4, #0]
 800377a:	f413 5f80 	tst.w	r3, #4096	@ 0x1000
 800377e:	d03c      	beq.n	80037fa <HAL_RCCEx_PeriphCLKConfig+0x2c2>
    switch (PeriphClkInit->Spi123ClockSelection)
 8003780:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003782:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003786:	d054      	beq.n	8003832 <HAL_RCCEx_PeriphCLKConfig+0x2fa>
 8003788:	d81e      	bhi.n	80037c8 <HAL_RCCEx_PeriphCLKConfig+0x290>
 800378a:	b34b      	cbz	r3, 80037e0 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800378c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003790:	d117      	bne.n	80037c2 <HAL_RCCEx_PeriphCLKConfig+0x28a>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003792:	2100      	movs	r1, #0
 8003794:	f104 0008 	add.w	r0, r4, #8
 8003798:	f7ff fdc6 	bl	8003328 <RCCEx_PLL2_Config>
 800379c:	4605      	mov	r5, r0
        break;
 800379e:	e024      	b.n	80037ea <HAL_RCCEx_PeriphCLKConfig+0x2b2>
    switch (PeriphClkInit->QspiClockSelection)
 80037a0:	2601      	movs	r6, #1
 80037a2:	4635      	mov	r5, r6
 80037a4:	e7e8      	b.n	8003778 <HAL_RCCEx_PeriphCLKConfig+0x240>
 80037a6:	2b30      	cmp	r3, #48	@ 0x30
 80037a8:	d0de      	beq.n	8003768 <HAL_RCCEx_PeriphCLKConfig+0x230>
 80037aa:	2601      	movs	r6, #1
 80037ac:	4635      	mov	r5, r6
 80037ae:	e7e3      	b.n	8003778 <HAL_RCCEx_PeriphCLKConfig+0x240>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80037b0:	2102      	movs	r1, #2
 80037b2:	f104 0008 	add.w	r0, r4, #8
 80037b6:	f7ff fdb7 	bl	8003328 <RCCEx_PLL2_Config>
 80037ba:	4605      	mov	r5, r0
        break;
 80037bc:	e7d4      	b.n	8003768 <HAL_RCCEx_PeriphCLKConfig+0x230>
      status = ret;
 80037be:	462e      	mov	r6, r5
 80037c0:	e7da      	b.n	8003778 <HAL_RCCEx_PeriphCLKConfig+0x240>
    switch (PeriphClkInit->Spi123ClockSelection)
 80037c2:	2601      	movs	r6, #1
 80037c4:	4635      	mov	r5, r6
 80037c6:	e018      	b.n	80037fa <HAL_RCCEx_PeriphCLKConfig+0x2c2>
 80037c8:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80037cc:	d00d      	beq.n	80037ea <HAL_RCCEx_PeriphCLKConfig+0x2b2>
 80037ce:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80037d2:	d00a      	beq.n	80037ea <HAL_RCCEx_PeriphCLKConfig+0x2b2>
 80037d4:	2601      	movs	r6, #1
 80037d6:	4635      	mov	r5, r6
 80037d8:	e00f      	b.n	80037fa <HAL_RCCEx_PeriphCLKConfig+0x2c2>
 80037da:	bf00      	nop
 80037dc:	58024400 	.word	0x58024400
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80037e0:	4a83      	ldr	r2, [pc, #524]	@ (80039f0 <HAL_RCCEx_PeriphCLKConfig+0x4b8>)
 80037e2:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 80037e4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80037e8:	62d3      	str	r3, [r2, #44]	@ 0x2c
    if (ret == HAL_OK)
 80037ea:	bb4d      	cbnz	r5, 8003840 <HAL_RCCEx_PeriphCLKConfig+0x308>
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 80037ec:	4a80      	ldr	r2, [pc, #512]	@ (80039f0 <HAL_RCCEx_PeriphCLKConfig+0x4b8>)
 80037ee:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 80037f0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80037f4:	6e61      	ldr	r1, [r4, #100]	@ 0x64
 80037f6:	430b      	orrs	r3, r1
 80037f8:	6513      	str	r3, [r2, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 80037fa:	6823      	ldr	r3, [r4, #0]
 80037fc:	f413 5f00 	tst.w	r3, #8192	@ 0x2000
 8003800:	d037      	beq.n	8003872 <HAL_RCCEx_PeriphCLKConfig+0x33a>
    switch (PeriphClkInit->Spi45ClockSelection)
 8003802:	6ea3      	ldr	r3, [r4, #104]	@ 0x68
 8003804:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003808:	d02b      	beq.n	8003862 <HAL_RCCEx_PeriphCLKConfig+0x32a>
 800380a:	d81e      	bhi.n	800384a <HAL_RCCEx_PeriphCLKConfig+0x312>
 800380c:	b143      	cbz	r3, 8003820 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
 800380e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003812:	d117      	bne.n	8003844 <HAL_RCCEx_PeriphCLKConfig+0x30c>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003814:	2101      	movs	r1, #1
 8003816:	f104 0008 	add.w	r0, r4, #8
 800381a:	f7ff fd85 	bl	8003328 <RCCEx_PLL2_Config>
 800381e:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8003820:	bb35      	cbnz	r5, 8003870 <HAL_RCCEx_PeriphCLKConfig+0x338>
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8003822:	4a73      	ldr	r2, [pc, #460]	@ (80039f0 <HAL_RCCEx_PeriphCLKConfig+0x4b8>)
 8003824:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 8003826:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 800382a:	6ea1      	ldr	r1, [r4, #104]	@ 0x68
 800382c:	430b      	orrs	r3, r1
 800382e:	6513      	str	r3, [r2, #80]	@ 0x50
 8003830:	e01f      	b.n	8003872 <HAL_RCCEx_PeriphCLKConfig+0x33a>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003832:	2100      	movs	r1, #0
 8003834:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8003838:	f7ff fdfa 	bl	8003430 <RCCEx_PLL3_Config>
 800383c:	4605      	mov	r5, r0
        break;
 800383e:	e7d4      	b.n	80037ea <HAL_RCCEx_PeriphCLKConfig+0x2b2>
      status = ret;
 8003840:	462e      	mov	r6, r5
 8003842:	e7da      	b.n	80037fa <HAL_RCCEx_PeriphCLKConfig+0x2c2>
    switch (PeriphClkInit->Spi45ClockSelection)
 8003844:	2601      	movs	r6, #1
 8003846:	4635      	mov	r5, r6
 8003848:	e013      	b.n	8003872 <HAL_RCCEx_PeriphCLKConfig+0x33a>
 800384a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800384e:	d0e7      	beq.n	8003820 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
 8003850:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003854:	d0e4      	beq.n	8003820 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
 8003856:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800385a:	d0e1      	beq.n	8003820 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
 800385c:	2601      	movs	r6, #1
 800385e:	4635      	mov	r5, r6
 8003860:	e007      	b.n	8003872 <HAL_RCCEx_PeriphCLKConfig+0x33a>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003862:	2101      	movs	r1, #1
 8003864:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8003868:	f7ff fde2 	bl	8003430 <RCCEx_PLL3_Config>
 800386c:	4605      	mov	r5, r0
        break;
 800386e:	e7d7      	b.n	8003820 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
      status = ret;
 8003870:	462e      	mov	r6, r5
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8003872:	6823      	ldr	r3, [r4, #0]
 8003874:	f413 4f80 	tst.w	r3, #16384	@ 0x4000
 8003878:	d030      	beq.n	80038dc <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    switch (PeriphClkInit->Spi6ClockSelection)
 800387a:	f8d4 30b4 	ldr.w	r3, [r4, #180]	@ 0xb4
 800387e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003882:	d023      	beq.n	80038cc <HAL_RCCEx_PeriphCLKConfig+0x394>
 8003884:	d816      	bhi.n	80038b4 <HAL_RCCEx_PeriphCLKConfig+0x37c>
 8003886:	b143      	cbz	r3, 800389a <HAL_RCCEx_PeriphCLKConfig+0x362>
 8003888:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800388c:	d10f      	bne.n	80038ae <HAL_RCCEx_PeriphCLKConfig+0x376>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800388e:	2101      	movs	r1, #1
 8003890:	f104 0008 	add.w	r0, r4, #8
 8003894:	f7ff fd48 	bl	8003328 <RCCEx_PLL2_Config>
 8003898:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 800389a:	b9f5      	cbnz	r5, 80038da <HAL_RCCEx_PeriphCLKConfig+0x3a2>
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800389c:	4a54      	ldr	r2, [pc, #336]	@ (80039f0 <HAL_RCCEx_PeriphCLKConfig+0x4b8>)
 800389e:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 80038a0:	f023 43e0 	bic.w	r3, r3, #1879048192	@ 0x70000000
 80038a4:	f8d4 10b4 	ldr.w	r1, [r4, #180]	@ 0xb4
 80038a8:	430b      	orrs	r3, r1
 80038aa:	6593      	str	r3, [r2, #88]	@ 0x58
 80038ac:	e016      	b.n	80038dc <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    switch (PeriphClkInit->Spi6ClockSelection)
 80038ae:	2601      	movs	r6, #1
 80038b0:	4635      	mov	r5, r6
 80038b2:	e013      	b.n	80038dc <HAL_RCCEx_PeriphCLKConfig+0x3a4>
 80038b4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80038b8:	d0ef      	beq.n	800389a <HAL_RCCEx_PeriphCLKConfig+0x362>
 80038ba:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80038be:	d0ec      	beq.n	800389a <HAL_RCCEx_PeriphCLKConfig+0x362>
 80038c0:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80038c4:	d0e9      	beq.n	800389a <HAL_RCCEx_PeriphCLKConfig+0x362>
 80038c6:	2601      	movs	r6, #1
 80038c8:	4635      	mov	r5, r6
 80038ca:	e007      	b.n	80038dc <HAL_RCCEx_PeriphCLKConfig+0x3a4>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80038cc:	2101      	movs	r1, #1
 80038ce:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 80038d2:	f7ff fdad 	bl	8003430 <RCCEx_PLL3_Config>
 80038d6:	4605      	mov	r5, r0
        break;
 80038d8:	e7df      	b.n	800389a <HAL_RCCEx_PeriphCLKConfig+0x362>
      status = ret;
 80038da:	462e      	mov	r6, r5
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DSI) == RCC_PERIPHCLK_DSI)
 80038dc:	6823      	ldr	r3, [r4, #0]
 80038de:	f013 6f80 	tst.w	r3, #67108864	@ 0x4000000
 80038e2:	d017      	beq.n	8003914 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
    switch (PeriphClkInit->DsiClockSelection)
 80038e4:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 80038e6:	b143      	cbz	r3, 80038fa <HAL_RCCEx_PeriphCLKConfig+0x3c2>
 80038e8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80038ec:	d10e      	bne.n	800390c <HAL_RCCEx_PeriphCLKConfig+0x3d4>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80038ee:	2101      	movs	r1, #1
 80038f0:	f104 0008 	add.w	r0, r4, #8
 80038f4:	f7ff fd18 	bl	8003328 <RCCEx_PLL2_Config>
 80038f8:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 80038fa:	b955      	cbnz	r5, 8003912 <HAL_RCCEx_PeriphCLKConfig+0x3da>
      __HAL_RCC_DSI_CONFIG(PeriphClkInit->DsiClockSelection);
 80038fc:	4a3c      	ldr	r2, [pc, #240]	@ (80039f0 <HAL_RCCEx_PeriphCLKConfig+0x4b8>)
 80038fe:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
 8003900:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003904:	6d21      	ldr	r1, [r4, #80]	@ 0x50
 8003906:	430b      	orrs	r3, r1
 8003908:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800390a:	e003      	b.n	8003914 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
    switch (PeriphClkInit->DsiClockSelection)
 800390c:	2601      	movs	r6, #1
 800390e:	4635      	mov	r5, r6
 8003910:	e000      	b.n	8003914 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
      status = ret;
 8003912:	462e      	mov	r6, r5
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003914:	6823      	ldr	r3, [r4, #0]
 8003916:	f413 4f00 	tst.w	r3, #32768	@ 0x8000
 800391a:	d017      	beq.n	800394c <HAL_RCCEx_PeriphCLKConfig+0x414>
    switch (PeriphClkInit->FdcanClockSelection)
 800391c:	6f63      	ldr	r3, [r4, #116]	@ 0x74
 800391e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003922:	d006      	beq.n	8003932 <HAL_RCCEx_PeriphCLKConfig+0x3fa>
 8003924:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003928:	d01b      	beq.n	8003962 <HAL_RCCEx_PeriphCLKConfig+0x42a>
 800392a:	b13b      	cbz	r3, 800393c <HAL_RCCEx_PeriphCLKConfig+0x404>
 800392c:	2601      	movs	r6, #1
 800392e:	4635      	mov	r5, r6
 8003930:	e00c      	b.n	800394c <HAL_RCCEx_PeriphCLKConfig+0x414>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003932:	4a2f      	ldr	r2, [pc, #188]	@ (80039f0 <HAL_RCCEx_PeriphCLKConfig+0x4b8>)
 8003934:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8003936:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800393a:	62d3      	str	r3, [r2, #44]	@ 0x2c
    if (ret == HAL_OK)
 800393c:	b9c5      	cbnz	r5, 8003970 <HAL_RCCEx_PeriphCLKConfig+0x438>
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800393e:	4a2c      	ldr	r2, [pc, #176]	@ (80039f0 <HAL_RCCEx_PeriphCLKConfig+0x4b8>)
 8003940:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 8003942:	f023 5340 	bic.w	r3, r3, #805306368	@ 0x30000000
 8003946:	6f61      	ldr	r1, [r4, #116]	@ 0x74
 8003948:	430b      	orrs	r3, r1
 800394a:	6513      	str	r3, [r2, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800394c:	6823      	ldr	r3, [r4, #0]
 800394e:	f013 7f80 	tst.w	r3, #16777216	@ 0x1000000
 8003952:	d01c      	beq.n	800398e <HAL_RCCEx_PeriphCLKConfig+0x456>
    switch (PeriphClkInit->FmcClockSelection)
 8003954:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 8003956:	2b03      	cmp	r3, #3
 8003958:	d845      	bhi.n	80039e6 <HAL_RCCEx_PeriphCLKConfig+0x4ae>
 800395a:	e8df f003 	tbb	[pc, r3]
 800395e:	0b10      	.short	0x0b10
 8003960:	103d      	.short	0x103d
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003962:	2101      	movs	r1, #1
 8003964:	f104 0008 	add.w	r0, r4, #8
 8003968:	f7ff fcde 	bl	8003328 <RCCEx_PLL2_Config>
 800396c:	4605      	mov	r5, r0
        break;
 800396e:	e7e5      	b.n	800393c <HAL_RCCEx_PeriphCLKConfig+0x404>
      status = ret;
 8003970:	462e      	mov	r6, r5
 8003972:	e7eb      	b.n	800394c <HAL_RCCEx_PeriphCLKConfig+0x414>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003974:	4a1e      	ldr	r2, [pc, #120]	@ (80039f0 <HAL_RCCEx_PeriphCLKConfig+0x4b8>)
 8003976:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8003978:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800397c:	62d3      	str	r3, [r2, #44]	@ 0x2c
    if (ret == HAL_OK)
 800397e:	bbad      	cbnz	r5, 80039ec <HAL_RCCEx_PeriphCLKConfig+0x4b4>
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8003980:	4a1b      	ldr	r2, [pc, #108]	@ (80039f0 <HAL_RCCEx_PeriphCLKConfig+0x4b8>)
 8003982:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
 8003984:	f023 0303 	bic.w	r3, r3, #3
 8003988:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800398a:	430b      	orrs	r3, r1
 800398c:	64d3      	str	r3, [r2, #76]	@ 0x4c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800398e:	6823      	ldr	r3, [r4, #0]
 8003990:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 8003994:	d12e      	bne.n	80039f4 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8003996:	6823      	ldr	r3, [r4, #0]
 8003998:	f013 0f01 	tst.w	r3, #1
 800399c:	f000 80a7 	beq.w	8003aee <HAL_RCCEx_PeriphCLKConfig+0x5b6>
    switch (PeriphClkInit->Usart16ClockSelection)
 80039a0:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
 80039a4:	2b28      	cmp	r3, #40	@ 0x28
 80039a6:	f200 80a0 	bhi.w	8003aea <HAL_RCCEx_PeriphCLKConfig+0x5b2>
 80039aa:	e8df f003 	tbb	[pc, r3]
 80039ae:	9e8d      	.short	0x9e8d
 80039b0:	9e9e9e9e 	.word	0x9e9e9e9e
 80039b4:	9e879e9e 	.word	0x9e879e9e
 80039b8:	9e9e9e9e 	.word	0x9e9e9e9e
 80039bc:	9e979e9e 	.word	0x9e979e9e
 80039c0:	9e9e9e9e 	.word	0x9e9e9e9e
 80039c4:	9e8d9e9e 	.word	0x9e8d9e9e
 80039c8:	9e9e9e9e 	.word	0x9e9e9e9e
 80039cc:	9e8d9e9e 	.word	0x9e8d9e9e
 80039d0:	9e9e9e9e 	.word	0x9e9e9e9e
 80039d4:	9e9e      	.short	0x9e9e
 80039d6:	8d          	.byte	0x8d
 80039d7:	00          	.byte	0x00
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80039d8:	2102      	movs	r1, #2
 80039da:	f104 0008 	add.w	r0, r4, #8
 80039de:	f7ff fca3 	bl	8003328 <RCCEx_PLL2_Config>
 80039e2:	4605      	mov	r5, r0
        break;
 80039e4:	e7cb      	b.n	800397e <HAL_RCCEx_PeriphCLKConfig+0x446>
    switch (PeriphClkInit->FmcClockSelection)
 80039e6:	2601      	movs	r6, #1
 80039e8:	4635      	mov	r5, r6
 80039ea:	e7d0      	b.n	800398e <HAL_RCCEx_PeriphCLKConfig+0x456>
      status = ret;
 80039ec:	462e      	mov	r6, r5
 80039ee:	e7ce      	b.n	800398e <HAL_RCCEx_PeriphCLKConfig+0x456>
 80039f0:	58024400 	.word	0x58024400
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80039f4:	4a5a      	ldr	r2, [pc, #360]	@ (8003b60 <HAL_RCCEx_PeriphCLKConfig+0x628>)
 80039f6:	6813      	ldr	r3, [r2, #0]
 80039f8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80039fc:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 80039fe:	f7fd fb47 	bl	8001090 <HAL_GetTick>
 8003a02:	4607      	mov	r7, r0
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003a04:	4b56      	ldr	r3, [pc, #344]	@ (8003b60 <HAL_RCCEx_PeriphCLKConfig+0x628>)
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8003a0c:	d105      	bne.n	8003a1a <HAL_RCCEx_PeriphCLKConfig+0x4e2>
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003a0e:	f7fd fb3f 	bl	8001090 <HAL_GetTick>
 8003a12:	1bc0      	subs	r0, r0, r7
 8003a14:	2864      	cmp	r0, #100	@ 0x64
 8003a16:	d9f5      	bls.n	8003a04 <HAL_RCCEx_PeriphCLKConfig+0x4cc>
        ret = HAL_TIMEOUT;
 8003a18:	2503      	movs	r5, #3
    if (ret == HAL_OK)
 8003a1a:	2d00      	cmp	r5, #0
 8003a1c:	d14a      	bne.n	8003ab4 <HAL_RCCEx_PeriphCLKConfig+0x57c>
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8003a1e:	4b51      	ldr	r3, [pc, #324]	@ (8003b64 <HAL_RCCEx_PeriphCLKConfig+0x62c>)
 8003a20:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a22:	f8d4 20b8 	ldr.w	r2, [r4, #184]	@ 0xb8
 8003a26:	4053      	eors	r3, r2
 8003a28:	f413 7f40 	tst.w	r3, #768	@ 0x300
 8003a2c:	d00c      	beq.n	8003a48 <HAL_RCCEx_PeriphCLKConfig+0x510>
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003a2e:	4b4d      	ldr	r3, [pc, #308]	@ (8003b64 <HAL_RCCEx_PeriphCLKConfig+0x62c>)
 8003a30:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003a32:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
        __HAL_RCC_BACKUPRESET_FORCE();
 8003a36:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8003a38:	f441 3180 	orr.w	r1, r1, #65536	@ 0x10000
 8003a3c:	6719      	str	r1, [r3, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003a3e:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8003a40:	f421 3180 	bic.w	r1, r1, #65536	@ 0x10000
 8003a44:	6719      	str	r1, [r3, #112]	@ 0x70
        RCC->BDCR = tmpreg;
 8003a46:	671a      	str	r2, [r3, #112]	@ 0x70
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8003a48:	f8d4 30b8 	ldr.w	r3, [r4, #184]	@ 0xb8
 8003a4c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003a50:	d015      	beq.n	8003a7e <HAL_RCCEx_PeriphCLKConfig+0x546>
      if (ret == HAL_OK)
 8003a52:	bb8d      	cbnz	r5, 8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x580>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003a54:	f8d4 30b8 	ldr.w	r3, [r4, #184]	@ 0xb8
 8003a58:	f403 7240 	and.w	r2, r3, #768	@ 0x300
 8003a5c:	f5b2 7f40 	cmp.w	r2, #768	@ 0x300
 8003a60:	d01e      	beq.n	8003aa0 <HAL_RCCEx_PeriphCLKConfig+0x568>
 8003a62:	4a40      	ldr	r2, [pc, #256]	@ (8003b64 <HAL_RCCEx_PeriphCLKConfig+0x62c>)
 8003a64:	6913      	ldr	r3, [r2, #16]
 8003a66:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8003a6a:	6113      	str	r3, [r2, #16]
 8003a6c:	493d      	ldr	r1, [pc, #244]	@ (8003b64 <HAL_RCCEx_PeriphCLKConfig+0x62c>)
 8003a6e:	6f0b      	ldr	r3, [r1, #112]	@ 0x70
 8003a70:	f8d4 20b8 	ldr.w	r2, [r4, #184]	@ 0xb8
 8003a74:	f3c2 020b 	ubfx	r2, r2, #0, #12
 8003a78:	4313      	orrs	r3, r2
 8003a7a:	670b      	str	r3, [r1, #112]	@ 0x70
 8003a7c:	e78b      	b.n	8003996 <HAL_RCCEx_PeriphCLKConfig+0x45e>
        tickstart = HAL_GetTick();
 8003a7e:	f7fd fb07 	bl	8001090 <HAL_GetTick>
 8003a82:	4607      	mov	r7, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003a84:	4b37      	ldr	r3, [pc, #220]	@ (8003b64 <HAL_RCCEx_PeriphCLKConfig+0x62c>)
 8003a86:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a88:	f013 0f02 	tst.w	r3, #2
 8003a8c:	d1e1      	bne.n	8003a52 <HAL_RCCEx_PeriphCLKConfig+0x51a>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a8e:	f7fd faff 	bl	8001090 <HAL_GetTick>
 8003a92:	1bc0      	subs	r0, r0, r7
 8003a94:	f241 3388 	movw	r3, #5000	@ 0x1388
 8003a98:	4298      	cmp	r0, r3
 8003a9a:	d9f3      	bls.n	8003a84 <HAL_RCCEx_PeriphCLKConfig+0x54c>
            ret = HAL_TIMEOUT;
 8003a9c:	2503      	movs	r5, #3
 8003a9e:	e7d8      	b.n	8003a52 <HAL_RCCEx_PeriphCLKConfig+0x51a>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003aa0:	4830      	ldr	r0, [pc, #192]	@ (8003b64 <HAL_RCCEx_PeriphCLKConfig+0x62c>)
 8003aa2:	6902      	ldr	r2, [r0, #16]
 8003aa4:	f422 527c 	bic.w	r2, r2, #16128	@ 0x3f00
 8003aa8:	492f      	ldr	r1, [pc, #188]	@ (8003b68 <HAL_RCCEx_PeriphCLKConfig+0x630>)
 8003aaa:	ea01 1313 	and.w	r3, r1, r3, lsr #4
 8003aae:	4313      	orrs	r3, r2
 8003ab0:	6103      	str	r3, [r0, #16]
 8003ab2:	e7db      	b.n	8003a6c <HAL_RCCEx_PeriphCLKConfig+0x534>
      status = ret;
 8003ab4:	462e      	mov	r6, r5
 8003ab6:	e76e      	b.n	8003996 <HAL_RCCEx_PeriphCLKConfig+0x45e>
        status = ret;
 8003ab8:	462e      	mov	r6, r5
 8003aba:	e76c      	b.n	8003996 <HAL_RCCEx_PeriphCLKConfig+0x45e>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003abc:	2101      	movs	r1, #1
 8003abe:	f104 0008 	add.w	r0, r4, #8
 8003ac2:	f7ff fc31 	bl	8003328 <RCCEx_PLL2_Config>
 8003ac6:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8003ac8:	b9ed      	cbnz	r5, 8003b06 <HAL_RCCEx_PeriphCLKConfig+0x5ce>
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8003aca:	4a26      	ldr	r2, [pc, #152]	@ (8003b64 <HAL_RCCEx_PeriphCLKConfig+0x62c>)
 8003acc:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 8003ace:	f023 0338 	bic.w	r3, r3, #56	@ 0x38
 8003ad2:	f8d4 1080 	ldr.w	r1, [r4, #128]	@ 0x80
 8003ad6:	430b      	orrs	r3, r1
 8003ad8:	6553      	str	r3, [r2, #84]	@ 0x54
 8003ada:	e008      	b.n	8003aee <HAL_RCCEx_PeriphCLKConfig+0x5b6>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003adc:	2101      	movs	r1, #1
 8003ade:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8003ae2:	f7ff fca5 	bl	8003430 <RCCEx_PLL3_Config>
 8003ae6:	4605      	mov	r5, r0
        break;
 8003ae8:	e7ee      	b.n	8003ac8 <HAL_RCCEx_PeriphCLKConfig+0x590>
    switch (PeriphClkInit->Usart16ClockSelection)
 8003aea:	2601      	movs	r6, #1
 8003aec:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8003aee:	6823      	ldr	r3, [r4, #0]
 8003af0:	f013 0f02 	tst.w	r3, #2
 8003af4:	d017      	beq.n	8003b26 <HAL_RCCEx_PeriphCLKConfig+0x5ee>
    switch (PeriphClkInit->Usart234578ClockSelection)
 8003af6:	6fe3      	ldr	r3, [r4, #124]	@ 0x7c
 8003af8:	2b05      	cmp	r3, #5
 8003afa:	d82c      	bhi.n	8003b56 <HAL_RCCEx_PeriphCLKConfig+0x61e>
 8003afc:	e8df f003 	tbb	[pc, r3]
 8003b00:	0b24050b 	.word	0x0b24050b
 8003b04:	0b0b      	.short	0x0b0b
      status = ret;
 8003b06:	462e      	mov	r6, r5
 8003b08:	e7f1      	b.n	8003aee <HAL_RCCEx_PeriphCLKConfig+0x5b6>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003b0a:	2101      	movs	r1, #1
 8003b0c:	f104 0008 	add.w	r0, r4, #8
 8003b10:	f7ff fc0a 	bl	8003328 <RCCEx_PLL2_Config>
 8003b14:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8003b16:	bb0d      	cbnz	r5, 8003b5c <HAL_RCCEx_PeriphCLKConfig+0x624>
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8003b18:	4a12      	ldr	r2, [pc, #72]	@ (8003b64 <HAL_RCCEx_PeriphCLKConfig+0x62c>)
 8003b1a:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 8003b1c:	f023 0307 	bic.w	r3, r3, #7
 8003b20:	6fe1      	ldr	r1, [r4, #124]	@ 0x7c
 8003b22:	430b      	orrs	r3, r1
 8003b24:	6553      	str	r3, [r2, #84]	@ 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003b26:	6823      	ldr	r3, [r4, #0]
 8003b28:	f013 0f04 	tst.w	r3, #4
 8003b2c:	d02f      	beq.n	8003b8e <HAL_RCCEx_PeriphCLKConfig+0x656>
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8003b2e:	f8d4 3098 	ldr.w	r3, [r4, #152]	@ 0x98
 8003b32:	2b05      	cmp	r3, #5
 8003b34:	f200 810e 	bhi.w	8003d54 <HAL_RCCEx_PeriphCLKConfig+0x81c>
 8003b38:	e8df f013 	tbh	[pc, r3, lsl #1]
 8003b3c:	0018001e 	.word	0x0018001e
 8003b40:	001e0105 	.word	0x001e0105
 8003b44:	001e001e 	.word	0x001e001e
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003b48:	2101      	movs	r1, #1
 8003b4a:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8003b4e:	f7ff fc6f 	bl	8003430 <RCCEx_PLL3_Config>
 8003b52:	4605      	mov	r5, r0
        break;
 8003b54:	e7df      	b.n	8003b16 <HAL_RCCEx_PeriphCLKConfig+0x5de>
    switch (PeriphClkInit->Usart234578ClockSelection)
 8003b56:	2601      	movs	r6, #1
 8003b58:	4635      	mov	r5, r6
 8003b5a:	e7e4      	b.n	8003b26 <HAL_RCCEx_PeriphCLKConfig+0x5ee>
      status = ret;
 8003b5c:	462e      	mov	r6, r5
 8003b5e:	e7e2      	b.n	8003b26 <HAL_RCCEx_PeriphCLKConfig+0x5ee>
 8003b60:	58024800 	.word	0x58024800
 8003b64:	58024400 	.word	0x58024400
 8003b68:	00ffffcf 	.word	0x00ffffcf
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003b6c:	2101      	movs	r1, #1
 8003b6e:	f104 0008 	add.w	r0, r4, #8
 8003b72:	f7ff fbd9 	bl	8003328 <RCCEx_PLL2_Config>
 8003b76:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8003b78:	2d00      	cmp	r5, #0
 8003b7a:	f040 80ee 	bne.w	8003d5a <HAL_RCCEx_PeriphCLKConfig+0x822>
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003b7e:	4ab6      	ldr	r2, [pc, #728]	@ (8003e58 <HAL_RCCEx_PeriphCLKConfig+0x920>)
 8003b80:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8003b82:	f023 0307 	bic.w	r3, r3, #7
 8003b86:	f8d4 1098 	ldr.w	r1, [r4, #152]	@ 0x98
 8003b8a:	430b      	orrs	r3, r1
 8003b8c:	6593      	str	r3, [r2, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003b8e:	6823      	ldr	r3, [r4, #0]
 8003b90:	f013 0f20 	tst.w	r3, #32
 8003b94:	d01d      	beq.n	8003bd2 <HAL_RCCEx_PeriphCLKConfig+0x69a>
    switch (PeriphClkInit->Lptim1ClockSelection)
 8003b96:	f8d4 3094 	ldr.w	r3, [r4, #148]	@ 0x94
 8003b9a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003b9e:	f000 80f0 	beq.w	8003d82 <HAL_RCCEx_PeriphCLKConfig+0x84a>
 8003ba2:	f200 80df 	bhi.w	8003d64 <HAL_RCCEx_PeriphCLKConfig+0x82c>
 8003ba6:	b14b      	cbz	r3, 8003bbc <HAL_RCCEx_PeriphCLKConfig+0x684>
 8003ba8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003bac:	f040 80d7 	bne.w	8003d5e <HAL_RCCEx_PeriphCLKConfig+0x826>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003bb0:	2100      	movs	r1, #0
 8003bb2:	f104 0008 	add.w	r0, r4, #8
 8003bb6:	f7ff fbb7 	bl	8003328 <RCCEx_PLL2_Config>
 8003bba:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8003bbc:	2d00      	cmp	r5, #0
 8003bbe:	f040 80e7 	bne.w	8003d90 <HAL_RCCEx_PeriphCLKConfig+0x858>
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003bc2:	4aa5      	ldr	r2, [pc, #660]	@ (8003e58 <HAL_RCCEx_PeriphCLKConfig+0x920>)
 8003bc4:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 8003bc6:	f023 43e0 	bic.w	r3, r3, #1879048192	@ 0x70000000
 8003bca:	f8d4 1094 	ldr.w	r1, [r4, #148]	@ 0x94
 8003bce:	430b      	orrs	r3, r1
 8003bd0:	6553      	str	r3, [r2, #84]	@ 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8003bd2:	6823      	ldr	r3, [r4, #0]
 8003bd4:	f013 0f40 	tst.w	r3, #64	@ 0x40
 8003bd8:	d01d      	beq.n	8003c16 <HAL_RCCEx_PeriphCLKConfig+0x6de>
    switch (PeriphClkInit->Lptim2ClockSelection)
 8003bda:	f8d4 30a0 	ldr.w	r3, [r4, #160]	@ 0xa0
 8003bde:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003be2:	f000 80e9 	beq.w	8003db8 <HAL_RCCEx_PeriphCLKConfig+0x880>
 8003be6:	f200 80d8 	bhi.w	8003d9a <HAL_RCCEx_PeriphCLKConfig+0x862>
 8003bea:	b14b      	cbz	r3, 8003c00 <HAL_RCCEx_PeriphCLKConfig+0x6c8>
 8003bec:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003bf0:	f040 80d0 	bne.w	8003d94 <HAL_RCCEx_PeriphCLKConfig+0x85c>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003bf4:	2100      	movs	r1, #0
 8003bf6:	f104 0008 	add.w	r0, r4, #8
 8003bfa:	f7ff fb95 	bl	8003328 <RCCEx_PLL2_Config>
 8003bfe:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8003c00:	2d00      	cmp	r5, #0
 8003c02:	f040 80e0 	bne.w	8003dc6 <HAL_RCCEx_PeriphCLKConfig+0x88e>
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003c06:	4a94      	ldr	r2, [pc, #592]	@ (8003e58 <HAL_RCCEx_PeriphCLKConfig+0x920>)
 8003c08:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8003c0a:	f423 53e0 	bic.w	r3, r3, #7168	@ 0x1c00
 8003c0e:	f8d4 10a0 	ldr.w	r1, [r4, #160]	@ 0xa0
 8003c12:	430b      	orrs	r3, r1
 8003c14:	6593      	str	r3, [r2, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8003c16:	6823      	ldr	r3, [r4, #0]
 8003c18:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8003c1c:	d01d      	beq.n	8003c5a <HAL_RCCEx_PeriphCLKConfig+0x722>
    switch (PeriphClkInit->Lptim345ClockSelection)
 8003c1e:	f8d4 30a4 	ldr.w	r3, [r4, #164]	@ 0xa4
 8003c22:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003c26:	f000 80e2 	beq.w	8003dee <HAL_RCCEx_PeriphCLKConfig+0x8b6>
 8003c2a:	f200 80d1 	bhi.w	8003dd0 <HAL_RCCEx_PeriphCLKConfig+0x898>
 8003c2e:	b14b      	cbz	r3, 8003c44 <HAL_RCCEx_PeriphCLKConfig+0x70c>
 8003c30:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003c34:	f040 80c9 	bne.w	8003dca <HAL_RCCEx_PeriphCLKConfig+0x892>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003c38:	2100      	movs	r1, #0
 8003c3a:	f104 0008 	add.w	r0, r4, #8
 8003c3e:	f7ff fb73 	bl	8003328 <RCCEx_PLL2_Config>
 8003c42:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8003c44:	2d00      	cmp	r5, #0
 8003c46:	f040 80d9 	bne.w	8003dfc <HAL_RCCEx_PeriphCLKConfig+0x8c4>
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8003c4a:	4a83      	ldr	r2, [pc, #524]	@ (8003e58 <HAL_RCCEx_PeriphCLKConfig+0x920>)
 8003c4c:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8003c4e:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 8003c52:	f8d4 10a4 	ldr.w	r1, [r4, #164]	@ 0xa4
 8003c56:	430b      	orrs	r3, r1
 8003c58:	6593      	str	r3, [r2, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8003c5a:	6823      	ldr	r3, [r4, #0]
 8003c5c:	f013 0f08 	tst.w	r3, #8
 8003c60:	d00d      	beq.n	8003c7e <HAL_RCCEx_PeriphCLKConfig+0x746>
    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8003c62:	f8d4 3088 	ldr.w	r3, [r4, #136]	@ 0x88
 8003c66:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003c6a:	f000 80c9 	beq.w	8003e00 <HAL_RCCEx_PeriphCLKConfig+0x8c8>
    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8003c6e:	4a7a      	ldr	r2, [pc, #488]	@ (8003e58 <HAL_RCCEx_PeriphCLKConfig+0x920>)
 8003c70:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 8003c72:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8003c76:	f8d4 1088 	ldr.w	r1, [r4, #136]	@ 0x88
 8003c7a:	430b      	orrs	r3, r1
 8003c7c:	6553      	str	r3, [r2, #84]	@ 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003c7e:	6823      	ldr	r3, [r4, #0]
 8003c80:	f013 0f10 	tst.w	r3, #16
 8003c84:	d00d      	beq.n	8003ca2 <HAL_RCCEx_PeriphCLKConfig+0x76a>
    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8003c86:	f8d4 309c 	ldr.w	r3, [r4, #156]	@ 0x9c
 8003c8a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003c8e:	f000 80c1 	beq.w	8003e14 <HAL_RCCEx_PeriphCLKConfig+0x8dc>
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003c92:	4a71      	ldr	r2, [pc, #452]	@ (8003e58 <HAL_RCCEx_PeriphCLKConfig+0x920>)
 8003c94:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8003c96:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003c9a:	f8d4 109c 	ldr.w	r1, [r4, #156]	@ 0x9c
 8003c9e:	430b      	orrs	r3, r1
 8003ca0:	6593      	str	r3, [r2, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003ca2:	6823      	ldr	r3, [r4, #0]
 8003ca4:	f413 2f00 	tst.w	r3, #524288	@ 0x80000
 8003ca8:	d01c      	beq.n	8003ce4 <HAL_RCCEx_PeriphCLKConfig+0x7ac>
    switch (PeriphClkInit->AdcClockSelection)
 8003caa:	f8d4 30a8 	ldr.w	r3, [r4, #168]	@ 0xa8
 8003cae:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003cb2:	f000 80b9 	beq.w	8003e28 <HAL_RCCEx_PeriphCLKConfig+0x8f0>
 8003cb6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003cba:	d008      	beq.n	8003cce <HAL_RCCEx_PeriphCLKConfig+0x796>
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	f040 80ba 	bne.w	8003e36 <HAL_RCCEx_PeriphCLKConfig+0x8fe>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003cc2:	2100      	movs	r1, #0
 8003cc4:	f104 0008 	add.w	r0, r4, #8
 8003cc8:	f7ff fb2e 	bl	8003328 <RCCEx_PLL2_Config>
 8003ccc:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8003cce:	2d00      	cmp	r5, #0
 8003cd0:	f040 80b4 	bne.w	8003e3c <HAL_RCCEx_PeriphCLKConfig+0x904>
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003cd4:	4a60      	ldr	r2, [pc, #384]	@ (8003e58 <HAL_RCCEx_PeriphCLKConfig+0x920>)
 8003cd6:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8003cd8:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 8003cdc:	f8d4 10a8 	ldr.w	r1, [r4, #168]	@ 0xa8
 8003ce0:	430b      	orrs	r3, r1
 8003ce2:	6593      	str	r3, [r2, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003ce4:	6823      	ldr	r3, [r4, #0]
 8003ce6:	f413 2f80 	tst.w	r3, #262144	@ 0x40000
 8003cea:	d01c      	beq.n	8003d26 <HAL_RCCEx_PeriphCLKConfig+0x7ee>
    switch (PeriphClkInit->UsbClockSelection)
 8003cec:	f8d4 308c 	ldr.w	r3, [r4, #140]	@ 0x8c
 8003cf0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003cf4:	f000 80a4 	beq.w	8003e40 <HAL_RCCEx_PeriphCLKConfig+0x908>
 8003cf8:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003cfc:	d008      	beq.n	8003d10 <HAL_RCCEx_PeriphCLKConfig+0x7d8>
 8003cfe:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003d02:	f040 80a4 	bne.w	8003e4e <HAL_RCCEx_PeriphCLKConfig+0x916>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003d06:	4a54      	ldr	r2, [pc, #336]	@ (8003e58 <HAL_RCCEx_PeriphCLKConfig+0x920>)
 8003d08:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8003d0a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003d0e:	62d3      	str	r3, [r2, #44]	@ 0x2c
    if (ret == HAL_OK)
 8003d10:	2d00      	cmp	r5, #0
 8003d12:	f040 809f 	bne.w	8003e54 <HAL_RCCEx_PeriphCLKConfig+0x91c>
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003d16:	4a50      	ldr	r2, [pc, #320]	@ (8003e58 <HAL_RCCEx_PeriphCLKConfig+0x920>)
 8003d18:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 8003d1a:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8003d1e:	f8d4 108c 	ldr.w	r1, [r4, #140]	@ 0x8c
 8003d22:	430b      	orrs	r3, r1
 8003d24:	6553      	str	r3, [r2, #84]	@ 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8003d26:	6823      	ldr	r3, [r4, #0]
 8003d28:	f413 3f80 	tst.w	r3, #65536	@ 0x10000
 8003d2c:	f000 80a3 	beq.w	8003e76 <HAL_RCCEx_PeriphCLKConfig+0x93e>
    switch (PeriphClkInit->SdmmcClockSelection)
 8003d30:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	f000 8092 	beq.w	8003e5c <HAL_RCCEx_PeriphCLKConfig+0x924>
 8003d38:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003d3c:	f000 80b1 	beq.w	8003ea2 <HAL_RCCEx_PeriphCLKConfig+0x96a>
 8003d40:	2601      	movs	r6, #1
 8003d42:	4635      	mov	r5, r6
 8003d44:	e097      	b.n	8003e76 <HAL_RCCEx_PeriphCLKConfig+0x93e>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003d46:	2101      	movs	r1, #1
 8003d48:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8003d4c:	f7ff fb70 	bl	8003430 <RCCEx_PLL3_Config>
 8003d50:	4605      	mov	r5, r0
        break;
 8003d52:	e711      	b.n	8003b78 <HAL_RCCEx_PeriphCLKConfig+0x640>
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8003d54:	2601      	movs	r6, #1
 8003d56:	4635      	mov	r5, r6
 8003d58:	e719      	b.n	8003b8e <HAL_RCCEx_PeriphCLKConfig+0x656>
      status = ret;
 8003d5a:	462e      	mov	r6, r5
 8003d5c:	e717      	b.n	8003b8e <HAL_RCCEx_PeriphCLKConfig+0x656>
    switch (PeriphClkInit->Lptim1ClockSelection)
 8003d5e:	2601      	movs	r6, #1
 8003d60:	4635      	mov	r5, r6
 8003d62:	e736      	b.n	8003bd2 <HAL_RCCEx_PeriphCLKConfig+0x69a>
 8003d64:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003d68:	f43f af28 	beq.w	8003bbc <HAL_RCCEx_PeriphCLKConfig+0x684>
 8003d6c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003d70:	f43f af24 	beq.w	8003bbc <HAL_RCCEx_PeriphCLKConfig+0x684>
 8003d74:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003d78:	f43f af20 	beq.w	8003bbc <HAL_RCCEx_PeriphCLKConfig+0x684>
 8003d7c:	2601      	movs	r6, #1
 8003d7e:	4635      	mov	r5, r6
 8003d80:	e727      	b.n	8003bd2 <HAL_RCCEx_PeriphCLKConfig+0x69a>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003d82:	2102      	movs	r1, #2
 8003d84:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8003d88:	f7ff fb52 	bl	8003430 <RCCEx_PLL3_Config>
 8003d8c:	4605      	mov	r5, r0
        break;
 8003d8e:	e715      	b.n	8003bbc <HAL_RCCEx_PeriphCLKConfig+0x684>
      status = ret;
 8003d90:	462e      	mov	r6, r5
 8003d92:	e71e      	b.n	8003bd2 <HAL_RCCEx_PeriphCLKConfig+0x69a>
    switch (PeriphClkInit->Lptim2ClockSelection)
 8003d94:	2601      	movs	r6, #1
 8003d96:	4635      	mov	r5, r6
 8003d98:	e73d      	b.n	8003c16 <HAL_RCCEx_PeriphCLKConfig+0x6de>
 8003d9a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003d9e:	f43f af2f 	beq.w	8003c00 <HAL_RCCEx_PeriphCLKConfig+0x6c8>
 8003da2:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8003da6:	f43f af2b 	beq.w	8003c00 <HAL_RCCEx_PeriphCLKConfig+0x6c8>
 8003daa:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003dae:	f43f af27 	beq.w	8003c00 <HAL_RCCEx_PeriphCLKConfig+0x6c8>
 8003db2:	2601      	movs	r6, #1
 8003db4:	4635      	mov	r5, r6
 8003db6:	e72e      	b.n	8003c16 <HAL_RCCEx_PeriphCLKConfig+0x6de>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003db8:	2102      	movs	r1, #2
 8003dba:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8003dbe:	f7ff fb37 	bl	8003430 <RCCEx_PLL3_Config>
 8003dc2:	4605      	mov	r5, r0
        break;
 8003dc4:	e71c      	b.n	8003c00 <HAL_RCCEx_PeriphCLKConfig+0x6c8>
      status = ret;
 8003dc6:	462e      	mov	r6, r5
 8003dc8:	e725      	b.n	8003c16 <HAL_RCCEx_PeriphCLKConfig+0x6de>
    switch (PeriphClkInit->Lptim345ClockSelection)
 8003dca:	2601      	movs	r6, #1
 8003dcc:	4635      	mov	r5, r6
 8003dce:	e744      	b.n	8003c5a <HAL_RCCEx_PeriphCLKConfig+0x722>
 8003dd0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003dd4:	f43f af36 	beq.w	8003c44 <HAL_RCCEx_PeriphCLKConfig+0x70c>
 8003dd8:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8003ddc:	f43f af32 	beq.w	8003c44 <HAL_RCCEx_PeriphCLKConfig+0x70c>
 8003de0:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8003de4:	f43f af2e 	beq.w	8003c44 <HAL_RCCEx_PeriphCLKConfig+0x70c>
 8003de8:	2601      	movs	r6, #1
 8003dea:	4635      	mov	r5, r6
 8003dec:	e735      	b.n	8003c5a <HAL_RCCEx_PeriphCLKConfig+0x722>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003dee:	2102      	movs	r1, #2
 8003df0:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8003df4:	f7ff fb1c 	bl	8003430 <RCCEx_PLL3_Config>
 8003df8:	4605      	mov	r5, r0
        break;
 8003dfa:	e723      	b.n	8003c44 <HAL_RCCEx_PeriphCLKConfig+0x70c>
      status = ret;
 8003dfc:	462e      	mov	r6, r5
 8003dfe:	e72c      	b.n	8003c5a <HAL_RCCEx_PeriphCLKConfig+0x722>
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8003e00:	2102      	movs	r1, #2
 8003e02:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8003e06:	f7ff fb13 	bl	8003430 <RCCEx_PLL3_Config>
 8003e0a:	2800      	cmp	r0, #0
 8003e0c:	f43f af2f 	beq.w	8003c6e <HAL_RCCEx_PeriphCLKConfig+0x736>
        status = HAL_ERROR;
 8003e10:	2601      	movs	r6, #1
 8003e12:	e72c      	b.n	8003c6e <HAL_RCCEx_PeriphCLKConfig+0x736>
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8003e14:	2102      	movs	r1, #2
 8003e16:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8003e1a:	f7ff fb09 	bl	8003430 <RCCEx_PLL3_Config>
 8003e1e:	2800      	cmp	r0, #0
 8003e20:	f43f af37 	beq.w	8003c92 <HAL_RCCEx_PeriphCLKConfig+0x75a>
        status = HAL_ERROR;
 8003e24:	2601      	movs	r6, #1
 8003e26:	e734      	b.n	8003c92 <HAL_RCCEx_PeriphCLKConfig+0x75a>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003e28:	2102      	movs	r1, #2
 8003e2a:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8003e2e:	f7ff faff 	bl	8003430 <RCCEx_PLL3_Config>
 8003e32:	4605      	mov	r5, r0
        break;
 8003e34:	e74b      	b.n	8003cce <HAL_RCCEx_PeriphCLKConfig+0x796>
    switch (PeriphClkInit->AdcClockSelection)
 8003e36:	2601      	movs	r6, #1
 8003e38:	4635      	mov	r5, r6
 8003e3a:	e753      	b.n	8003ce4 <HAL_RCCEx_PeriphCLKConfig+0x7ac>
      status = ret;
 8003e3c:	462e      	mov	r6, r5
 8003e3e:	e751      	b.n	8003ce4 <HAL_RCCEx_PeriphCLKConfig+0x7ac>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003e40:	2101      	movs	r1, #1
 8003e42:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8003e46:	f7ff faf3 	bl	8003430 <RCCEx_PLL3_Config>
 8003e4a:	4605      	mov	r5, r0
        break;
 8003e4c:	e760      	b.n	8003d10 <HAL_RCCEx_PeriphCLKConfig+0x7d8>
    switch (PeriphClkInit->UsbClockSelection)
 8003e4e:	2601      	movs	r6, #1
 8003e50:	4635      	mov	r5, r6
 8003e52:	e768      	b.n	8003d26 <HAL_RCCEx_PeriphCLKConfig+0x7ee>
      status = ret;
 8003e54:	462e      	mov	r6, r5
 8003e56:	e766      	b.n	8003d26 <HAL_RCCEx_PeriphCLKConfig+0x7ee>
 8003e58:	58024400 	.word	0x58024400
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003e5c:	4a6f      	ldr	r2, [pc, #444]	@ (800401c <HAL_RCCEx_PeriphCLKConfig+0xae4>)
 8003e5e:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8003e60:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003e64:	62d3      	str	r3, [r2, #44]	@ 0x2c
    if (ret == HAL_OK)
 8003e66:	bb1d      	cbnz	r5, 8003eb0 <HAL_RCCEx_PeriphCLKConfig+0x978>
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8003e68:	4a6c      	ldr	r2, [pc, #432]	@ (800401c <HAL_RCCEx_PeriphCLKConfig+0xae4>)
 8003e6a:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
 8003e6c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003e70:	6d61      	ldr	r1, [r4, #84]	@ 0x54
 8003e72:	430b      	orrs	r3, r1
 8003e74:	64d3      	str	r3, [r2, #76]	@ 0x4c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8003e76:	6823      	ldr	r3, [r4, #0]
 8003e78:	f013 5f00 	tst.w	r3, #536870912	@ 0x20000000
 8003e7c:	d11a      	bne.n	8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x97c>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8003e7e:	6823      	ldr	r3, [r4, #0]
 8003e80:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8003e84:	d032      	beq.n	8003eec <HAL_RCCEx_PeriphCLKConfig+0x9b4>
    switch (PeriphClkInit->RngClockSelection)
 8003e86:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
 8003e8a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003e8e:	d01d      	beq.n	8003ecc <HAL_RCCEx_PeriphCLKConfig+0x994>
 8003e90:	d919      	bls.n	8003ec6 <HAL_RCCEx_PeriphCLKConfig+0x98e>
 8003e92:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003e96:	d01e      	beq.n	8003ed6 <HAL_RCCEx_PeriphCLKConfig+0x99e>
 8003e98:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003e9c:	d01b      	beq.n	8003ed6 <HAL_RCCEx_PeriphCLKConfig+0x99e>
 8003e9e:	2601      	movs	r6, #1
 8003ea0:	e024      	b.n	8003eec <HAL_RCCEx_PeriphCLKConfig+0x9b4>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003ea2:	2102      	movs	r1, #2
 8003ea4:	f104 0008 	add.w	r0, r4, #8
 8003ea8:	f7ff fa3e 	bl	8003328 <RCCEx_PLL2_Config>
 8003eac:	4605      	mov	r5, r0
        break;
 8003eae:	e7da      	b.n	8003e66 <HAL_RCCEx_PeriphCLKConfig+0x92e>
      status = ret;
 8003eb0:	462e      	mov	r6, r5
 8003eb2:	e7e0      	b.n	8003e76 <HAL_RCCEx_PeriphCLKConfig+0x93e>
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8003eb4:	2102      	movs	r1, #2
 8003eb6:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8003eba:	f7ff fab9 	bl	8003430 <RCCEx_PLL3_Config>
 8003ebe:	2800      	cmp	r0, #0
 8003ec0:	d0dd      	beq.n	8003e7e <HAL_RCCEx_PeriphCLKConfig+0x946>
      status = HAL_ERROR;
 8003ec2:	2601      	movs	r6, #1
 8003ec4:	e7db      	b.n	8003e7e <HAL_RCCEx_PeriphCLKConfig+0x946>
    switch (PeriphClkInit->RngClockSelection)
 8003ec6:	b133      	cbz	r3, 8003ed6 <HAL_RCCEx_PeriphCLKConfig+0x99e>
 8003ec8:	2601      	movs	r6, #1
 8003eca:	e00f      	b.n	8003eec <HAL_RCCEx_PeriphCLKConfig+0x9b4>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003ecc:	4a53      	ldr	r2, [pc, #332]	@ (800401c <HAL_RCCEx_PeriphCLKConfig+0xae4>)
 8003ece:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8003ed0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003ed4:	62d3      	str	r3, [r2, #44]	@ 0x2c
    if (ret == HAL_OK)
 8003ed6:	b945      	cbnz	r5, 8003eea <HAL_RCCEx_PeriphCLKConfig+0x9b2>
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003ed8:	4a50      	ldr	r2, [pc, #320]	@ (800401c <HAL_RCCEx_PeriphCLKConfig+0xae4>)
 8003eda:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 8003edc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003ee0:	f8d4 1084 	ldr.w	r1, [r4, #132]	@ 0x84
 8003ee4:	430b      	orrs	r3, r1
 8003ee6:	6553      	str	r3, [r2, #84]	@ 0x54
 8003ee8:	e000      	b.n	8003eec <HAL_RCCEx_PeriphCLKConfig+0x9b4>
      status = ret;
 8003eea:	462e      	mov	r6, r5
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003eec:	6823      	ldr	r3, [r4, #0]
 8003eee:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8003ef2:	d006      	beq.n	8003f02 <HAL_RCCEx_PeriphCLKConfig+0x9ca>
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003ef4:	4a49      	ldr	r2, [pc, #292]	@ (800401c <HAL_RCCEx_PeriphCLKConfig+0xae4>)
 8003ef6:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 8003ef8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003efc:	6fa1      	ldr	r1, [r4, #120]	@ 0x78
 8003efe:	430b      	orrs	r3, r1
 8003f00:	6513      	str	r3, [r2, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8003f02:	6823      	ldr	r3, [r4, #0]
 8003f04:	f013 5f80 	tst.w	r3, #268435456	@ 0x10000000
 8003f08:	d007      	beq.n	8003f1a <HAL_RCCEx_PeriphCLKConfig+0x9e2>
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8003f0a:	4a44      	ldr	r2, [pc, #272]	@ (800401c <HAL_RCCEx_PeriphCLKConfig+0xae4>)
 8003f0c:	6913      	ldr	r3, [r2, #16]
 8003f0e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003f12:	f8d4 10bc 	ldr.w	r1, [r4, #188]	@ 0xbc
 8003f16:	430b      	orrs	r3, r1
 8003f18:	6113      	str	r3, [r2, #16]
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003f1a:	6823      	ldr	r3, [r4, #0]
 8003f1c:	f413 1f00 	tst.w	r3, #2097152	@ 0x200000
 8003f20:	d006      	beq.n	8003f30 <HAL_RCCEx_PeriphCLKConfig+0x9f8>
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003f22:	4a3e      	ldr	r2, [pc, #248]	@ (800401c <HAL_RCCEx_PeriphCLKConfig+0xae4>)
 8003f24:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 8003f26:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003f2a:	6f21      	ldr	r1, [r4, #112]	@ 0x70
 8003f2c:	430b      	orrs	r3, r1
 8003f2e:	6513      	str	r3, [r2, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8003f30:	6823      	ldr	r3, [r4, #0]
 8003f32:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8003f36:	d009      	beq.n	8003f4c <HAL_RCCEx_PeriphCLKConfig+0xa14>
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003f38:	4b38      	ldr	r3, [pc, #224]	@ (800401c <HAL_RCCEx_PeriphCLKConfig+0xae4>)
 8003f3a:	691a      	ldr	r2, [r3, #16]
 8003f3c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003f40:	611a      	str	r2, [r3, #16]
 8003f42:	691a      	ldr	r2, [r3, #16]
 8003f44:	f8d4 10c0 	ldr.w	r1, [r4, #192]	@ 0xc0
 8003f48:	430a      	orrs	r2, r1
 8003f4a:	611a      	str	r2, [r3, #16]
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8003f4c:	6823      	ldr	r3, [r4, #0]
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	da06      	bge.n	8003f60 <HAL_RCCEx_PeriphCLKConfig+0xa28>
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8003f52:	4a32      	ldr	r2, [pc, #200]	@ (800401c <HAL_RCCEx_PeriphCLKConfig+0xae4>)
 8003f54:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
 8003f56:	f023 5340 	bic.w	r3, r3, #805306368	@ 0x30000000
 8003f5a:	6da1      	ldr	r1, [r4, #88]	@ 0x58
 8003f5c:	430b      	orrs	r3, r1
 8003f5e:	64d3      	str	r3, [r2, #76]	@ 0x4c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8003f60:	6823      	ldr	r3, [r4, #0]
 8003f62:	f413 0f00 	tst.w	r3, #8388608	@ 0x800000
 8003f66:	d007      	beq.n	8003f78 <HAL_RCCEx_PeriphCLKConfig+0xa40>
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8003f68:	4a2c      	ldr	r2, [pc, #176]	@ (800401c <HAL_RCCEx_PeriphCLKConfig+0xae4>)
 8003f6a:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 8003f6c:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8003f70:	f8d4 1090 	ldr.w	r1, [r4, #144]	@ 0x90
 8003f74:	430b      	orrs	r3, r1
 8003f76:	6553      	str	r3, [r2, #84]	@ 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8003f78:	6863      	ldr	r3, [r4, #4]
 8003f7a:	f013 0f01 	tst.w	r3, #1
 8003f7e:	d117      	bne.n	8003fb0 <HAL_RCCEx_PeriphCLKConfig+0xa78>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8003f80:	6863      	ldr	r3, [r4, #4]
 8003f82:	f013 0f02 	tst.w	r3, #2
 8003f86:	d11c      	bne.n	8003fc2 <HAL_RCCEx_PeriphCLKConfig+0xa8a>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8003f88:	6863      	ldr	r3, [r4, #4]
 8003f8a:	f013 0f04 	tst.w	r3, #4
 8003f8e:	d121      	bne.n	8003fd4 <HAL_RCCEx_PeriphCLKConfig+0xa9c>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8003f90:	6863      	ldr	r3, [r4, #4]
 8003f92:	f013 0f08 	tst.w	r3, #8
 8003f96:	d126      	bne.n	8003fe6 <HAL_RCCEx_PeriphCLKConfig+0xaae>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8003f98:	6863      	ldr	r3, [r4, #4]
 8003f9a:	f013 0f10 	tst.w	r3, #16
 8003f9e:	d12b      	bne.n	8003ff8 <HAL_RCCEx_PeriphCLKConfig+0xac0>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8003fa0:	6863      	ldr	r3, [r4, #4]
 8003fa2:	f013 0f20 	tst.w	r3, #32
 8003fa6:	d130      	bne.n	800400a <HAL_RCCEx_PeriphCLKConfig+0xad2>
  if (status == HAL_OK)
 8003fa8:	b106      	cbz	r6, 8003fac <HAL_RCCEx_PeriphCLKConfig+0xa74>
  return HAL_ERROR;
 8003faa:	2601      	movs	r6, #1
}
 8003fac:	4630      	mov	r0, r6
 8003fae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003fb0:	2100      	movs	r1, #0
 8003fb2:	f104 0008 	add.w	r0, r4, #8
 8003fb6:	f7ff f9b7 	bl	8003328 <RCCEx_PLL2_Config>
    if (ret == HAL_OK)
 8003fba:	2800      	cmp	r0, #0
 8003fbc:	d0e0      	beq.n	8003f80 <HAL_RCCEx_PeriphCLKConfig+0xa48>
      status = ret;
 8003fbe:	4606      	mov	r6, r0
 8003fc0:	e7de      	b.n	8003f80 <HAL_RCCEx_PeriphCLKConfig+0xa48>
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003fc2:	2101      	movs	r1, #1
 8003fc4:	f104 0008 	add.w	r0, r4, #8
 8003fc8:	f7ff f9ae 	bl	8003328 <RCCEx_PLL2_Config>
    if (ret == HAL_OK)
 8003fcc:	2800      	cmp	r0, #0
 8003fce:	d0db      	beq.n	8003f88 <HAL_RCCEx_PeriphCLKConfig+0xa50>
      status = ret;
 8003fd0:	4606      	mov	r6, r0
 8003fd2:	e7d9      	b.n	8003f88 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003fd4:	2102      	movs	r1, #2
 8003fd6:	f104 0008 	add.w	r0, r4, #8
 8003fda:	f7ff f9a5 	bl	8003328 <RCCEx_PLL2_Config>
    if (ret == HAL_OK)
 8003fde:	2800      	cmp	r0, #0
 8003fe0:	d0d6      	beq.n	8003f90 <HAL_RCCEx_PeriphCLKConfig+0xa58>
      status = ret;
 8003fe2:	4606      	mov	r6, r0
 8003fe4:	e7d4      	b.n	8003f90 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003fe6:	2100      	movs	r1, #0
 8003fe8:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8003fec:	f7ff fa20 	bl	8003430 <RCCEx_PLL3_Config>
    if (ret == HAL_OK)
 8003ff0:	2800      	cmp	r0, #0
 8003ff2:	d0d1      	beq.n	8003f98 <HAL_RCCEx_PeriphCLKConfig+0xa60>
      status = ret;
 8003ff4:	4606      	mov	r6, r0
 8003ff6:	e7cf      	b.n	8003f98 <HAL_RCCEx_PeriphCLKConfig+0xa60>
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003ff8:	2101      	movs	r1, #1
 8003ffa:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8003ffe:	f7ff fa17 	bl	8003430 <RCCEx_PLL3_Config>
    if (ret == HAL_OK)
 8004002:	2800      	cmp	r0, #0
 8004004:	d0cc      	beq.n	8003fa0 <HAL_RCCEx_PeriphCLKConfig+0xa68>
      status = ret;
 8004006:	4606      	mov	r6, r0
 8004008:	e7ca      	b.n	8003fa0 <HAL_RCCEx_PeriphCLKConfig+0xa68>
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800400a:	2102      	movs	r1, #2
 800400c:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8004010:	f7ff fa0e 	bl	8003430 <RCCEx_PLL3_Config>
    if (ret == HAL_OK)
 8004014:	2800      	cmp	r0, #0
 8004016:	d0c7      	beq.n	8003fa8 <HAL_RCCEx_PeriphCLKConfig+0xa70>
  return HAL_ERROR;
 8004018:	2601      	movs	r6, #1
 800401a:	e7c7      	b.n	8003fac <HAL_RCCEx_PeriphCLKConfig+0xa74>
 800401c:	58024400 	.word	0x58024400

08004020 <HAL_RCCEx_GetD3PCLK1Freq>:
{
 8004020:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8004022:	f7ff f93b 	bl	800329c <HAL_RCC_GetHCLKFreq>
 8004026:	4b05      	ldr	r3, [pc, #20]	@ (800403c <HAL_RCCEx_GetD3PCLK1Freq+0x1c>)
 8004028:	6a1b      	ldr	r3, [r3, #32]
 800402a:	f3c3 1302 	ubfx	r3, r3, #4, #3
 800402e:	4a04      	ldr	r2, [pc, #16]	@ (8004040 <HAL_RCCEx_GetD3PCLK1Freq+0x20>)
 8004030:	5cd3      	ldrb	r3, [r2, r3]
 8004032:	f003 031f 	and.w	r3, r3, #31
}
 8004036:	40d8      	lsrs	r0, r3
 8004038:	bd08      	pop	{r3, pc}
 800403a:	bf00      	nop
 800403c:	58024400 	.word	0x58024400
 8004040:	08008134 	.word	0x08008134

08004044 <HAL_RCCEx_GetPLL2ClockFreq>:
{
 8004044:	b410      	push	{r4}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004046:	4b79      	ldr	r3, [pc, #484]	@ (800422c <HAL_RCCEx_GetPLL2ClockFreq+0x1e8>)
 8004048:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800404a:	6a9c      	ldr	r4, [r3, #40]	@ 0x28
 800404c:	f3c4 3c05 	ubfx	ip, r4, #12, #6
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8004050:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8004052:	f3c1 1100 	ubfx	r1, r1, #4, #1
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8004056:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004058:	f3c3 03cc 	ubfx	r3, r3, #3, #13
 800405c:	fb01 f303 	mul.w	r3, r1, r3
  if (pll2m != 0U)
 8004060:	f414 3f7c 	tst.w	r4, #258048	@ 0x3f000
 8004064:	f000 80dd 	beq.w	8004222 <HAL_RCCEx_GetPLL2ClockFreq+0x1de>
 8004068:	f002 0203 	and.w	r2, r2, #3
 800406c:	ee07 3a90 	vmov	s15, r3
 8004070:	eef8 7a67 	vcvt.f32.u32	s15, s15
    switch (pllsource)
 8004074:	2a01      	cmp	r2, #1
 8004076:	d04b      	beq.n	8004110 <HAL_RCCEx_GetPLL2ClockFreq+0xcc>
 8004078:	2a02      	cmp	r2, #2
 800407a:	f000 8098 	beq.w	80041ae <HAL_RCCEx_GetPLL2ClockFreq+0x16a>
 800407e:	2a00      	cmp	r2, #0
 8004080:	f040 80b2 	bne.w	80041e8 <HAL_RCCEx_GetPLL2ClockFreq+0x1a4>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004084:	4b69      	ldr	r3, [pc, #420]	@ (800422c <HAL_RCCEx_GetPLL2ClockFreq+0x1e8>)
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	f013 0f20 	tst.w	r3, #32
 800408c:	d023      	beq.n	80040d6 <HAL_RCCEx_GetPLL2ClockFreq+0x92>
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800408e:	4967      	ldr	r1, [pc, #412]	@ (800422c <HAL_RCCEx_GetPLL2ClockFreq+0x1e8>)
 8004090:	680a      	ldr	r2, [r1, #0]
 8004092:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 8004096:	4b66      	ldr	r3, [pc, #408]	@ (8004230 <HAL_RCCEx_GetPLL2ClockFreq+0x1ec>)
 8004098:	40d3      	lsrs	r3, r2
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800409a:	ee07 3a10 	vmov	s14, r3
 800409e:	eef8 6a47 	vcvt.f32.u32	s13, s14
 80040a2:	ee07 ca10 	vmov	s14, ip
 80040a6:	eeb8 6a47 	vcvt.f32.u32	s12, s14
 80040aa:	ee86 7a86 	vdiv.f32	s14, s13, s12
 80040ae:	6b8b      	ldr	r3, [r1, #56]	@ 0x38
 80040b0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80040b4:	ee06 3a90 	vmov	s13, r3
 80040b8:	eef8 6a66 	vcvt.f32.u32	s13, s13
 80040bc:	ed9f 6a5d 	vldr	s12, [pc, #372]	@ 8004234 <HAL_RCCEx_GetPLL2ClockFreq+0x1f0>
 80040c0:	ee67 7a86 	vmul.f32	s15, s15, s12
 80040c4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80040c8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80040cc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80040d0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80040d4:	e038      	b.n	8004148 <HAL_RCCEx_GetPLL2ClockFreq+0x104>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80040d6:	ee07 ca10 	vmov	s14, ip
 80040da:	eef8 6a47 	vcvt.f32.u32	s13, s14
 80040de:	ed9f 6a56 	vldr	s12, [pc, #344]	@ 8004238 <HAL_RCCEx_GetPLL2ClockFreq+0x1f4>
 80040e2:	ee86 7a26 	vdiv.f32	s14, s12, s13
 80040e6:	4b51      	ldr	r3, [pc, #324]	@ (800422c <HAL_RCCEx_GetPLL2ClockFreq+0x1e8>)
 80040e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80040ea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80040ee:	ee06 3a90 	vmov	s13, r3
 80040f2:	eef8 6a66 	vcvt.f32.u32	s13, s13
 80040f6:	ed9f 6a4f 	vldr	s12, [pc, #316]	@ 8004234 <HAL_RCCEx_GetPLL2ClockFreq+0x1f0>
 80040fa:	ee67 7a86 	vmul.f32	s15, s15, s12
 80040fe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004102:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004106:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800410a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800410e:	e01b      	b.n	8004148 <HAL_RCCEx_GetPLL2ClockFreq+0x104>
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004110:	ee07 ca10 	vmov	s14, ip
 8004114:	eef8 6a47 	vcvt.f32.u32	s13, s14
 8004118:	ed9f 6a48 	vldr	s12, [pc, #288]	@ 800423c <HAL_RCCEx_GetPLL2ClockFreq+0x1f8>
 800411c:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8004120:	4b42      	ldr	r3, [pc, #264]	@ (800422c <HAL_RCCEx_GetPLL2ClockFreq+0x1e8>)
 8004122:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004124:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004128:	ee06 3a90 	vmov	s13, r3
 800412c:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8004130:	ed9f 6a40 	vldr	s12, [pc, #256]	@ 8004234 <HAL_RCCEx_GetPLL2ClockFreq+0x1f0>
 8004134:	ee67 7a86 	vmul.f32	s15, s15, s12
 8004138:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800413c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004140:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004144:	ee27 7a27 	vmul.f32	s14, s14, s15
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8004148:	4a38      	ldr	r2, [pc, #224]	@ (800422c <HAL_RCCEx_GetPLL2ClockFreq+0x1e8>)
 800414a:	6b93      	ldr	r3, [r2, #56]	@ 0x38
 800414c:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8004150:	ee07 3a90 	vmov	s15, r3
 8004154:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004158:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800415c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004160:	ee87 6a27 	vdiv.f32	s12, s14, s15
 8004164:	eebc 6ac6 	vcvt.u32.f32	s12, s12
 8004168:	ed80 6a00 	vstr	s12, [r0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800416c:	6b93      	ldr	r3, [r2, #56]	@ 0x38
 800416e:	f3c3 4306 	ubfx	r3, r3, #16, #7
 8004172:	ee07 3a90 	vmov	s15, r3
 8004176:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800417a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800417e:	ee87 6a27 	vdiv.f32	s12, s14, s15
 8004182:	eebc 6ac6 	vcvt.u32.f32	s12, s12
 8004186:	ed80 6a01 	vstr	s12, [r0, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800418a:	6b93      	ldr	r3, [r2, #56]	@ 0x38
 800418c:	f3c3 6306 	ubfx	r3, r3, #24, #7
 8004190:	ee07 3a90 	vmov	s15, r3
 8004194:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004198:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800419c:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80041a0:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 80041a4:	edc0 6a02 	vstr	s13, [r0, #8]
}
 80041a8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80041ac:	4770      	bx	lr
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80041ae:	ee07 ca10 	vmov	s14, ip
 80041b2:	eef8 6a47 	vcvt.f32.u32	s13, s14
 80041b6:	ed9f 6a22 	vldr	s12, [pc, #136]	@ 8004240 <HAL_RCCEx_GetPLL2ClockFreq+0x1fc>
 80041ba:	ee86 7a26 	vdiv.f32	s14, s12, s13
 80041be:	4b1b      	ldr	r3, [pc, #108]	@ (800422c <HAL_RCCEx_GetPLL2ClockFreq+0x1e8>)
 80041c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80041c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80041c6:	ee06 3a90 	vmov	s13, r3
 80041ca:	eef8 6a66 	vcvt.f32.u32	s13, s13
 80041ce:	ed9f 6a19 	vldr	s12, [pc, #100]	@ 8004234 <HAL_RCCEx_GetPLL2ClockFreq+0x1f0>
 80041d2:	ee67 7a86 	vmul.f32	s15, s15, s12
 80041d6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80041da:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80041de:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80041e2:	ee27 7a27 	vmul.f32	s14, s14, s15
        break;
 80041e6:	e7af      	b.n	8004148 <HAL_RCCEx_GetPLL2ClockFreq+0x104>
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80041e8:	ee07 ca10 	vmov	s14, ip
 80041ec:	eef8 6a47 	vcvt.f32.u32	s13, s14
 80041f0:	ed9f 6a12 	vldr	s12, [pc, #72]	@ 800423c <HAL_RCCEx_GetPLL2ClockFreq+0x1f8>
 80041f4:	ee86 7a26 	vdiv.f32	s14, s12, s13
 80041f8:	4b0c      	ldr	r3, [pc, #48]	@ (800422c <HAL_RCCEx_GetPLL2ClockFreq+0x1e8>)
 80041fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80041fc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004200:	ee06 3a90 	vmov	s13, r3
 8004204:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8004208:	ed9f 6a0a 	vldr	s12, [pc, #40]	@ 8004234 <HAL_RCCEx_GetPLL2ClockFreq+0x1f0>
 800420c:	ee67 7a86 	vmul.f32	s15, s15, s12
 8004210:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004214:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004218:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800421c:	ee27 7a27 	vmul.f32	s14, s14, s15
        break;
 8004220:	e792      	b.n	8004148 <HAL_RCCEx_GetPLL2ClockFreq+0x104>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8004222:	2300      	movs	r3, #0
 8004224:	6003      	str	r3, [r0, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8004226:	6043      	str	r3, [r0, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8004228:	6083      	str	r3, [r0, #8]
}
 800422a:	e7bd      	b.n	80041a8 <HAL_RCCEx_GetPLL2ClockFreq+0x164>
 800422c:	58024400 	.word	0x58024400
 8004230:	03d09000 	.word	0x03d09000
 8004234:	39000000 	.word	0x39000000
 8004238:	4c742400 	.word	0x4c742400
 800423c:	4a742400 	.word	0x4a742400
 8004240:	4bbebc20 	.word	0x4bbebc20

08004244 <HAL_RCCEx_GetPLL3ClockFreq>:
{
 8004244:	b410      	push	{r4}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004246:	4b79      	ldr	r3, [pc, #484]	@ (800442c <HAL_RCCEx_GetPLL3ClockFreq+0x1e8>)
 8004248:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800424a:	6a9c      	ldr	r4, [r3, #40]	@ 0x28
 800424c:	f3c4 5c05 	ubfx	ip, r4, #20, #6
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8004250:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8004252:	f3c1 2100 	ubfx	r1, r1, #8, #1
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8004256:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004258:	f3c3 03cc 	ubfx	r3, r3, #3, #13
 800425c:	fb01 f303 	mul.w	r3, r1, r3
  if (pll3m != 0U)
 8004260:	f014 7f7c 	tst.w	r4, #66060288	@ 0x3f00000
 8004264:	f000 80dd 	beq.w	8004422 <HAL_RCCEx_GetPLL3ClockFreq+0x1de>
 8004268:	f002 0203 	and.w	r2, r2, #3
 800426c:	ee07 3a90 	vmov	s15, r3
 8004270:	eef8 7a67 	vcvt.f32.u32	s15, s15
    switch (pllsource)
 8004274:	2a01      	cmp	r2, #1
 8004276:	d04b      	beq.n	8004310 <HAL_RCCEx_GetPLL3ClockFreq+0xcc>
 8004278:	2a02      	cmp	r2, #2
 800427a:	f000 8098 	beq.w	80043ae <HAL_RCCEx_GetPLL3ClockFreq+0x16a>
 800427e:	2a00      	cmp	r2, #0
 8004280:	f040 80b2 	bne.w	80043e8 <HAL_RCCEx_GetPLL3ClockFreq+0x1a4>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004284:	4b69      	ldr	r3, [pc, #420]	@ (800442c <HAL_RCCEx_GetPLL3ClockFreq+0x1e8>)
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	f013 0f20 	tst.w	r3, #32
 800428c:	d023      	beq.n	80042d6 <HAL_RCCEx_GetPLL3ClockFreq+0x92>
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800428e:	4967      	ldr	r1, [pc, #412]	@ (800442c <HAL_RCCEx_GetPLL3ClockFreq+0x1e8>)
 8004290:	680a      	ldr	r2, [r1, #0]
 8004292:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 8004296:	4b66      	ldr	r3, [pc, #408]	@ (8004430 <HAL_RCCEx_GetPLL3ClockFreq+0x1ec>)
 8004298:	40d3      	lsrs	r3, r2
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800429a:	ee07 3a10 	vmov	s14, r3
 800429e:	eef8 6a47 	vcvt.f32.u32	s13, s14
 80042a2:	ee07 ca10 	vmov	s14, ip
 80042a6:	eeb8 6a47 	vcvt.f32.u32	s12, s14
 80042aa:	ee86 7a86 	vdiv.f32	s14, s13, s12
 80042ae:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80042b0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80042b4:	ee06 3a90 	vmov	s13, r3
 80042b8:	eef8 6a66 	vcvt.f32.u32	s13, s13
 80042bc:	ed9f 6a5d 	vldr	s12, [pc, #372]	@ 8004434 <HAL_RCCEx_GetPLL3ClockFreq+0x1f0>
 80042c0:	ee67 7a86 	vmul.f32	s15, s15, s12
 80042c4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80042c8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80042cc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80042d0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80042d4:	e038      	b.n	8004348 <HAL_RCCEx_GetPLL3ClockFreq+0x104>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80042d6:	ee07 ca10 	vmov	s14, ip
 80042da:	eef8 6a47 	vcvt.f32.u32	s13, s14
 80042de:	ed9f 6a56 	vldr	s12, [pc, #344]	@ 8004438 <HAL_RCCEx_GetPLL3ClockFreq+0x1f4>
 80042e2:	ee86 7a26 	vdiv.f32	s14, s12, s13
 80042e6:	4b51      	ldr	r3, [pc, #324]	@ (800442c <HAL_RCCEx_GetPLL3ClockFreq+0x1e8>)
 80042e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042ea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80042ee:	ee06 3a90 	vmov	s13, r3
 80042f2:	eef8 6a66 	vcvt.f32.u32	s13, s13
 80042f6:	ed9f 6a4f 	vldr	s12, [pc, #316]	@ 8004434 <HAL_RCCEx_GetPLL3ClockFreq+0x1f0>
 80042fa:	ee67 7a86 	vmul.f32	s15, s15, s12
 80042fe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004302:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004306:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800430a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800430e:	e01b      	b.n	8004348 <HAL_RCCEx_GetPLL3ClockFreq+0x104>
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004310:	ee07 ca10 	vmov	s14, ip
 8004314:	eef8 6a47 	vcvt.f32.u32	s13, s14
 8004318:	ed9f 6a48 	vldr	s12, [pc, #288]	@ 800443c <HAL_RCCEx_GetPLL3ClockFreq+0x1f8>
 800431c:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8004320:	4b42      	ldr	r3, [pc, #264]	@ (800442c <HAL_RCCEx_GetPLL3ClockFreq+0x1e8>)
 8004322:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004324:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004328:	ee06 3a90 	vmov	s13, r3
 800432c:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8004330:	ed9f 6a40 	vldr	s12, [pc, #256]	@ 8004434 <HAL_RCCEx_GetPLL3ClockFreq+0x1f0>
 8004334:	ee67 7a86 	vmul.f32	s15, s15, s12
 8004338:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800433c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004340:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004344:	ee27 7a27 	vmul.f32	s14, s14, s15
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8004348:	4a38      	ldr	r2, [pc, #224]	@ (800442c <HAL_RCCEx_GetPLL3ClockFreq+0x1e8>)
 800434a:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 800434c:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8004350:	ee07 3a90 	vmov	s15, r3
 8004354:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004358:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800435c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004360:	ee87 6a27 	vdiv.f32	s12, s14, s15
 8004364:	eebc 6ac6 	vcvt.u32.f32	s12, s12
 8004368:	ed80 6a00 	vstr	s12, [r0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800436c:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 800436e:	f3c3 4306 	ubfx	r3, r3, #16, #7
 8004372:	ee07 3a90 	vmov	s15, r3
 8004376:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800437a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800437e:	ee87 6a27 	vdiv.f32	s12, s14, s15
 8004382:	eebc 6ac6 	vcvt.u32.f32	s12, s12
 8004386:	ed80 6a01 	vstr	s12, [r0, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800438a:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 800438c:	f3c3 6306 	ubfx	r3, r3, #24, #7
 8004390:	ee07 3a90 	vmov	s15, r3
 8004394:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004398:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800439c:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80043a0:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 80043a4:	edc0 6a02 	vstr	s13, [r0, #8]
}
 80043a8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80043ac:	4770      	bx	lr
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80043ae:	ee07 ca10 	vmov	s14, ip
 80043b2:	eef8 6a47 	vcvt.f32.u32	s13, s14
 80043b6:	ed9f 6a22 	vldr	s12, [pc, #136]	@ 8004440 <HAL_RCCEx_GetPLL3ClockFreq+0x1fc>
 80043ba:	ee86 7a26 	vdiv.f32	s14, s12, s13
 80043be:	4b1b      	ldr	r3, [pc, #108]	@ (800442c <HAL_RCCEx_GetPLL3ClockFreq+0x1e8>)
 80043c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80043c6:	ee06 3a90 	vmov	s13, r3
 80043ca:	eef8 6a66 	vcvt.f32.u32	s13, s13
 80043ce:	ed9f 6a19 	vldr	s12, [pc, #100]	@ 8004434 <HAL_RCCEx_GetPLL3ClockFreq+0x1f0>
 80043d2:	ee67 7a86 	vmul.f32	s15, s15, s12
 80043d6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80043da:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80043de:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80043e2:	ee27 7a27 	vmul.f32	s14, s14, s15
        break;
 80043e6:	e7af      	b.n	8004348 <HAL_RCCEx_GetPLL3ClockFreq+0x104>
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80043e8:	ee07 ca10 	vmov	s14, ip
 80043ec:	eef8 6a47 	vcvt.f32.u32	s13, s14
 80043f0:	ed9f 6a12 	vldr	s12, [pc, #72]	@ 800443c <HAL_RCCEx_GetPLL3ClockFreq+0x1f8>
 80043f4:	ee86 7a26 	vdiv.f32	s14, s12, s13
 80043f8:	4b0c      	ldr	r3, [pc, #48]	@ (800442c <HAL_RCCEx_GetPLL3ClockFreq+0x1e8>)
 80043fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043fc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004400:	ee06 3a90 	vmov	s13, r3
 8004404:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8004408:	ed9f 6a0a 	vldr	s12, [pc, #40]	@ 8004434 <HAL_RCCEx_GetPLL3ClockFreq+0x1f0>
 800440c:	ee67 7a86 	vmul.f32	s15, s15, s12
 8004410:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004414:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004418:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800441c:	ee27 7a27 	vmul.f32	s14, s14, s15
        break;
 8004420:	e792      	b.n	8004348 <HAL_RCCEx_GetPLL3ClockFreq+0x104>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8004422:	2300      	movs	r3, #0
 8004424:	6003      	str	r3, [r0, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8004426:	6043      	str	r3, [r0, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8004428:	6083      	str	r3, [r0, #8]
}
 800442a:	e7bd      	b.n	80043a8 <HAL_RCCEx_GetPLL3ClockFreq+0x164>
 800442c:	58024400 	.word	0x58024400
 8004430:	03d09000 	.word	0x03d09000
 8004434:	39000000 	.word	0x39000000
 8004438:	4c742400 	.word	0x4c742400
 800443c:	4a742400 	.word	0x4a742400
 8004440:	4bbebc20 	.word	0x4bbebc20

08004444 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004444:	6802      	ldr	r2, [r0, #0]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004446:	e852 3f00 	ldrex	r3, [r2]
 800444a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800444e:	e842 3100 	strex	r1, r3, [r2]
 8004452:	2900      	cmp	r1, #0
 8004454:	d1f6      	bne.n	8004444 <UART_EndRxTransfer>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8004456:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004458:	f102 0308 	add.w	r3, r2, #8
 800445c:	e853 1f00 	ldrex	r1, [r3]
 8004460:	4b0d      	ldr	r3, [pc, #52]	@ (8004498 <UART_EndRxTransfer+0x54>)
 8004462:	400b      	ands	r3, r1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004464:	3208      	adds	r2, #8
 8004466:	e842 3100 	strex	r1, r3, [r2]
 800446a:	2900      	cmp	r1, #0
 800446c:	d1f3      	bne.n	8004456 <UART_EndRxTransfer+0x12>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800446e:	6ec3      	ldr	r3, [r0, #108]	@ 0x6c
 8004470:	2b01      	cmp	r3, #1
 8004472:	d006      	beq.n	8004482 <UART_EndRxTransfer+0x3e>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004474:	2320      	movs	r3, #32
 8004476:	f8c0 308c 	str.w	r3, [r0, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800447a:	2300      	movs	r3, #0
 800447c:	66c3      	str	r3, [r0, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800447e:	6743      	str	r3, [r0, #116]	@ 0x74
}
 8004480:	4770      	bx	lr
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004482:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004484:	e852 3f00 	ldrex	r3, [r2]
 8004488:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800448c:	e842 3100 	strex	r1, r3, [r2]
 8004490:	2900      	cmp	r1, #0
 8004492:	d1f6      	bne.n	8004482 <UART_EndRxTransfer+0x3e>
 8004494:	e7ee      	b.n	8004474 <UART_EndRxTransfer+0x30>
 8004496:	bf00      	nop
 8004498:	effffffe 	.word	0xeffffffe

0800449c <UART_SetConfig>:
{
 800449c:	b570      	push	{r4, r5, r6, lr}
 800449e:	b086      	sub	sp, #24
 80044a0:	4604      	mov	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80044a2:	6883      	ldr	r3, [r0, #8]
 80044a4:	6902      	ldr	r2, [r0, #16]
 80044a6:	4313      	orrs	r3, r2
 80044a8:	6942      	ldr	r2, [r0, #20]
 80044aa:	4313      	orrs	r3, r2
 80044ac:	69c2      	ldr	r2, [r0, #28]
 80044ae:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80044b0:	6801      	ldr	r1, [r0, #0]
 80044b2:	6808      	ldr	r0, [r1, #0]
 80044b4:	4a88      	ldr	r2, [pc, #544]	@ (80046d8 <UART_SetConfig+0x23c>)
 80044b6:	4002      	ands	r2, r0
 80044b8:	431a      	orrs	r2, r3
 80044ba:	600a      	str	r2, [r1, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80044bc:	6822      	ldr	r2, [r4, #0]
 80044be:	6853      	ldr	r3, [r2, #4]
 80044c0:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80044c4:	68e1      	ldr	r1, [r4, #12]
 80044c6:	430b      	orrs	r3, r1
 80044c8:	6053      	str	r3, [r2, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80044ca:	69a1      	ldr	r1, [r4, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80044cc:	6822      	ldr	r2, [r4, #0]
 80044ce:	4b83      	ldr	r3, [pc, #524]	@ (80046dc <UART_SetConfig+0x240>)
 80044d0:	429a      	cmp	r2, r3
 80044d2:	d001      	beq.n	80044d8 <UART_SetConfig+0x3c>
    tmpreg |= huart->Init.OneBitSampling;
 80044d4:	6a23      	ldr	r3, [r4, #32]
 80044d6:	4319      	orrs	r1, r3
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80044d8:	6890      	ldr	r0, [r2, #8]
 80044da:	4b81      	ldr	r3, [pc, #516]	@ (80046e0 <UART_SetConfig+0x244>)
 80044dc:	4003      	ands	r3, r0
 80044de:	430b      	orrs	r3, r1
 80044e0:	6093      	str	r3, [r2, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80044e2:	6822      	ldr	r2, [r4, #0]
 80044e4:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 80044e6:	f023 030f 	bic.w	r3, r3, #15
 80044ea:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 80044ec:	430b      	orrs	r3, r1
 80044ee:	62d3      	str	r3, [r2, #44]	@ 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 80044f0:	6823      	ldr	r3, [r4, #0]
 80044f2:	4a7c      	ldr	r2, [pc, #496]	@ (80046e4 <UART_SetConfig+0x248>)
 80044f4:	4293      	cmp	r3, r2
 80044f6:	d021      	beq.n	800453c <UART_SetConfig+0xa0>
 80044f8:	4a7b      	ldr	r2, [pc, #492]	@ (80046e8 <UART_SetConfig+0x24c>)
 80044fa:	4293      	cmp	r3, r2
 80044fc:	f000 808c 	beq.w	8004618 <UART_SetConfig+0x17c>
 8004500:	4a7a      	ldr	r2, [pc, #488]	@ (80046ec <UART_SetConfig+0x250>)
 8004502:	4293      	cmp	r3, r2
 8004504:	f000 80a2 	beq.w	800464c <UART_SetConfig+0x1b0>
 8004508:	4a79      	ldr	r2, [pc, #484]	@ (80046f0 <UART_SetConfig+0x254>)
 800450a:	4293      	cmp	r3, r2
 800450c:	f000 80b5 	beq.w	800467a <UART_SetConfig+0x1de>
 8004510:	4a78      	ldr	r2, [pc, #480]	@ (80046f4 <UART_SetConfig+0x258>)
 8004512:	4293      	cmp	r3, r2
 8004514:	f000 80c8 	beq.w	80046a8 <UART_SetConfig+0x20c>
 8004518:	4a77      	ldr	r2, [pc, #476]	@ (80046f8 <UART_SetConfig+0x25c>)
 800451a:	4293      	cmp	r3, r2
 800451c:	f000 80f4 	beq.w	8004708 <UART_SetConfig+0x26c>
 8004520:	4a76      	ldr	r2, [pc, #472]	@ (80046fc <UART_SetConfig+0x260>)
 8004522:	4293      	cmp	r3, r2
 8004524:	f000 8119 	beq.w	800475a <UART_SetConfig+0x2be>
 8004528:	4a75      	ldr	r2, [pc, #468]	@ (8004700 <UART_SetConfig+0x264>)
 800452a:	4293      	cmp	r3, r2
 800452c:	f000 812c 	beq.w	8004788 <UART_SetConfig+0x2ec>
 8004530:	4a6a      	ldr	r2, [pc, #424]	@ (80046dc <UART_SetConfig+0x240>)
 8004532:	4293      	cmp	r3, r2
 8004534:	f000 813f 	beq.w	80047b6 <UART_SetConfig+0x31a>
 8004538:	2280      	movs	r2, #128	@ 0x80
 800453a:	e033      	b.n	80045a4 <UART_SetConfig+0x108>
 800453c:	4a71      	ldr	r2, [pc, #452]	@ (8004704 <UART_SetConfig+0x268>)
 800453e:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8004540:	f002 0238 	and.w	r2, r2, #56	@ 0x38
 8004544:	2a28      	cmp	r2, #40	@ 0x28
 8004546:	d865      	bhi.n	8004614 <UART_SetConfig+0x178>
 8004548:	e8df f012 	tbh	[pc, r2, lsl #1]
 800454c:	00640029 	.word	0x00640029
 8004550:	00640064 	.word	0x00640064
 8004554:	00640064 	.word	0x00640064
 8004558:	00640064 	.word	0x00640064
 800455c:	0064014d 	.word	0x0064014d
 8004560:	00640064 	.word	0x00640064
 8004564:	00640064 	.word	0x00640064
 8004568:	00640064 	.word	0x00640064
 800456c:	0064002b 	.word	0x0064002b
 8004570:	00640064 	.word	0x00640064
 8004574:	00640064 	.word	0x00640064
 8004578:	00640064 	.word	0x00640064
 800457c:	0064005e 	.word	0x0064005e
 8004580:	00640064 	.word	0x00640064
 8004584:	00640064 	.word	0x00640064
 8004588:	00640064 	.word	0x00640064
 800458c:	00640060 	.word	0x00640060
 8004590:	00640064 	.word	0x00640064
 8004594:	00640064 	.word	0x00640064
 8004598:	00640064 	.word	0x00640064
 800459c:	0062      	.short	0x0062
 800459e:	2201      	movs	r2, #1
 80045a0:	e000      	b.n	80045a4 <UART_SetConfig+0x108>
 80045a2:	2208      	movs	r2, #8
  if (UART_INSTANCE_LOWPOWER(huart))
 80045a4:	494d      	ldr	r1, [pc, #308]	@ (80046dc <UART_SetConfig+0x240>)
 80045a6:	428b      	cmp	r3, r1
 80045a8:	f000 812f 	beq.w	800480a <UART_SetConfig+0x36e>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80045ac:	69e0      	ldr	r0, [r4, #28]
 80045ae:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 80045b2:	f000 81af 	beq.w	8004914 <UART_SetConfig+0x478>
    switch (clocksource)
 80045b6:	2a20      	cmp	r2, #32
 80045b8:	f200 8206 	bhi.w	80049c8 <UART_SetConfig+0x52c>
 80045bc:	2a20      	cmp	r2, #32
 80045be:	f200 8253 	bhi.w	8004a68 <UART_SetConfig+0x5cc>
 80045c2:	e8df f012 	tbh	[pc, r2, lsl #1]
 80045c6:	0208      	.short	0x0208
 80045c8:	02510222 	.word	0x02510222
 80045cc:	02250251 	.word	0x02250251
 80045d0:	02510251 	.word	0x02510251
 80045d4:	022a0251 	.word	0x022a0251
 80045d8:	02510251 	.word	0x02510251
 80045dc:	02510251 	.word	0x02510251
 80045e0:	02510251 	.word	0x02510251
 80045e4:	022f0251 	.word	0x022f0251
 80045e8:	02510251 	.word	0x02510251
 80045ec:	02510251 	.word	0x02510251
 80045f0:	02510251 	.word	0x02510251
 80045f4:	02510251 	.word	0x02510251
 80045f8:	02510251 	.word	0x02510251
 80045fc:	02510251 	.word	0x02510251
 8004600:	02510251 	.word	0x02510251
 8004604:	023b0251 	.word	0x023b0251
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004608:	2210      	movs	r2, #16
 800460a:	e7cb      	b.n	80045a4 <UART_SetConfig+0x108>
 800460c:	2220      	movs	r2, #32
 800460e:	e7c9      	b.n	80045a4 <UART_SetConfig+0x108>
 8004610:	2240      	movs	r2, #64	@ 0x40
 8004612:	e7c7      	b.n	80045a4 <UART_SetConfig+0x108>
 8004614:	2280      	movs	r2, #128	@ 0x80
 8004616:	e7c5      	b.n	80045a4 <UART_SetConfig+0x108>
 8004618:	4a3a      	ldr	r2, [pc, #232]	@ (8004704 <UART_SetConfig+0x268>)
 800461a:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 800461c:	f002 0207 	and.w	r2, r2, #7
 8004620:	2a05      	cmp	r2, #5
 8004622:	d811      	bhi.n	8004648 <UART_SetConfig+0x1ac>
 8004624:	e8df f012 	tbh	[pc, r2, lsl #1]
 8004628:	00e10006 	.word	0x00e10006
 800462c:	000a0008 	.word	0x000a0008
 8004630:	000e000c 	.word	0x000e000c
 8004634:	2200      	movs	r2, #0
 8004636:	e7b5      	b.n	80045a4 <UART_SetConfig+0x108>
 8004638:	2208      	movs	r2, #8
 800463a:	e7b3      	b.n	80045a4 <UART_SetConfig+0x108>
 800463c:	2210      	movs	r2, #16
 800463e:	e7b1      	b.n	80045a4 <UART_SetConfig+0x108>
 8004640:	2220      	movs	r2, #32
 8004642:	e7af      	b.n	80045a4 <UART_SetConfig+0x108>
 8004644:	2240      	movs	r2, #64	@ 0x40
 8004646:	e7ad      	b.n	80045a4 <UART_SetConfig+0x108>
 8004648:	2280      	movs	r2, #128	@ 0x80
 800464a:	e7ab      	b.n	80045a4 <UART_SetConfig+0x108>
 800464c:	4a2d      	ldr	r2, [pc, #180]	@ (8004704 <UART_SetConfig+0x268>)
 800464e:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8004650:	f002 0207 	and.w	r2, r2, #7
 8004654:	2a05      	cmp	r2, #5
 8004656:	d80e      	bhi.n	8004676 <UART_SetConfig+0x1da>
 8004658:	e8df f002 	tbb	[pc, r2]
 800465c:	0705c903 	.word	0x0705c903
 8004660:	0b09      	.short	0x0b09
 8004662:	2200      	movs	r2, #0
 8004664:	e79e      	b.n	80045a4 <UART_SetConfig+0x108>
 8004666:	2208      	movs	r2, #8
 8004668:	e79c      	b.n	80045a4 <UART_SetConfig+0x108>
 800466a:	2210      	movs	r2, #16
 800466c:	e79a      	b.n	80045a4 <UART_SetConfig+0x108>
 800466e:	2220      	movs	r2, #32
 8004670:	e798      	b.n	80045a4 <UART_SetConfig+0x108>
 8004672:	2240      	movs	r2, #64	@ 0x40
 8004674:	e796      	b.n	80045a4 <UART_SetConfig+0x108>
 8004676:	2280      	movs	r2, #128	@ 0x80
 8004678:	e794      	b.n	80045a4 <UART_SetConfig+0x108>
 800467a:	4a22      	ldr	r2, [pc, #136]	@ (8004704 <UART_SetConfig+0x268>)
 800467c:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 800467e:	f002 0207 	and.w	r2, r2, #7
 8004682:	2a05      	cmp	r2, #5
 8004684:	d80e      	bhi.n	80046a4 <UART_SetConfig+0x208>
 8004686:	e8df f002 	tbb	[pc, r2]
 800468a:	b403      	.short	0xb403
 800468c:	0b090705 	.word	0x0b090705
 8004690:	2200      	movs	r2, #0
 8004692:	e787      	b.n	80045a4 <UART_SetConfig+0x108>
 8004694:	2208      	movs	r2, #8
 8004696:	e785      	b.n	80045a4 <UART_SetConfig+0x108>
 8004698:	2210      	movs	r2, #16
 800469a:	e783      	b.n	80045a4 <UART_SetConfig+0x108>
 800469c:	2220      	movs	r2, #32
 800469e:	e781      	b.n	80045a4 <UART_SetConfig+0x108>
 80046a0:	2240      	movs	r2, #64	@ 0x40
 80046a2:	e77f      	b.n	80045a4 <UART_SetConfig+0x108>
 80046a4:	2280      	movs	r2, #128	@ 0x80
 80046a6:	e77d      	b.n	80045a4 <UART_SetConfig+0x108>
 80046a8:	4a16      	ldr	r2, [pc, #88]	@ (8004704 <UART_SetConfig+0x268>)
 80046aa:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 80046ac:	f002 0207 	and.w	r2, r2, #7
 80046b0:	2a05      	cmp	r2, #5
 80046b2:	d80e      	bhi.n	80046d2 <UART_SetConfig+0x236>
 80046b4:	e8df f002 	tbb	[pc, r2]
 80046b8:	07059f03 	.word	0x07059f03
 80046bc:	0b09      	.short	0x0b09
 80046be:	2200      	movs	r2, #0
 80046c0:	e770      	b.n	80045a4 <UART_SetConfig+0x108>
 80046c2:	2208      	movs	r2, #8
 80046c4:	e76e      	b.n	80045a4 <UART_SetConfig+0x108>
 80046c6:	2210      	movs	r2, #16
 80046c8:	e76c      	b.n	80045a4 <UART_SetConfig+0x108>
 80046ca:	2220      	movs	r2, #32
 80046cc:	e76a      	b.n	80045a4 <UART_SetConfig+0x108>
 80046ce:	2240      	movs	r2, #64	@ 0x40
 80046d0:	e768      	b.n	80045a4 <UART_SetConfig+0x108>
 80046d2:	2280      	movs	r2, #128	@ 0x80
 80046d4:	e766      	b.n	80045a4 <UART_SetConfig+0x108>
 80046d6:	bf00      	nop
 80046d8:	cfff69f3 	.word	0xcfff69f3
 80046dc:	58000c00 	.word	0x58000c00
 80046e0:	11fff4ff 	.word	0x11fff4ff
 80046e4:	40011000 	.word	0x40011000
 80046e8:	40004400 	.word	0x40004400
 80046ec:	40004800 	.word	0x40004800
 80046f0:	40004c00 	.word	0x40004c00
 80046f4:	40005000 	.word	0x40005000
 80046f8:	40011400 	.word	0x40011400
 80046fc:	40007800 	.word	0x40007800
 8004700:	40007c00 	.word	0x40007c00
 8004704:	58024400 	.word	0x58024400
 8004708:	4a7d      	ldr	r2, [pc, #500]	@ (8004900 <UART_SetConfig+0x464>)
 800470a:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 800470c:	f002 0238 	and.w	r2, r2, #56	@ 0x38
 8004710:	2a28      	cmp	r2, #40	@ 0x28
 8004712:	d820      	bhi.n	8004756 <UART_SetConfig+0x2ba>
 8004714:	e8df f002 	tbb	[pc, r2]
 8004718:	1f1f1f15 	.word	0x1f1f1f15
 800471c:	1f1f1f1f 	.word	0x1f1f1f1f
 8004720:	1f1f1f71 	.word	0x1f1f1f71
 8004724:	1f1f1f1f 	.word	0x1f1f1f1f
 8004728:	1f1f1f17 	.word	0x1f1f1f17
 800472c:	1f1f1f1f 	.word	0x1f1f1f1f
 8004730:	1f1f1f19 	.word	0x1f1f1f19
 8004734:	1f1f1f1f 	.word	0x1f1f1f1f
 8004738:	1f1f1f1b 	.word	0x1f1f1f1b
 800473c:	1f1f1f1f 	.word	0x1f1f1f1f
 8004740:	1d          	.byte	0x1d
 8004741:	00          	.byte	0x00
 8004742:	2201      	movs	r2, #1
 8004744:	e72e      	b.n	80045a4 <UART_SetConfig+0x108>
 8004746:	2208      	movs	r2, #8
 8004748:	e72c      	b.n	80045a4 <UART_SetConfig+0x108>
 800474a:	2210      	movs	r2, #16
 800474c:	e72a      	b.n	80045a4 <UART_SetConfig+0x108>
 800474e:	2220      	movs	r2, #32
 8004750:	e728      	b.n	80045a4 <UART_SetConfig+0x108>
 8004752:	2240      	movs	r2, #64	@ 0x40
 8004754:	e726      	b.n	80045a4 <UART_SetConfig+0x108>
 8004756:	2280      	movs	r2, #128	@ 0x80
 8004758:	e724      	b.n	80045a4 <UART_SetConfig+0x108>
 800475a:	4a69      	ldr	r2, [pc, #420]	@ (8004900 <UART_SetConfig+0x464>)
 800475c:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 800475e:	f002 0207 	and.w	r2, r2, #7
 8004762:	2a05      	cmp	r2, #5
 8004764:	d80e      	bhi.n	8004784 <UART_SetConfig+0x2e8>
 8004766:	e8df f002 	tbb	[pc, r2]
 800476a:	4a03      	.short	0x4a03
 800476c:	0b090705 	.word	0x0b090705
 8004770:	2200      	movs	r2, #0
 8004772:	e717      	b.n	80045a4 <UART_SetConfig+0x108>
 8004774:	2208      	movs	r2, #8
 8004776:	e715      	b.n	80045a4 <UART_SetConfig+0x108>
 8004778:	2210      	movs	r2, #16
 800477a:	e713      	b.n	80045a4 <UART_SetConfig+0x108>
 800477c:	2220      	movs	r2, #32
 800477e:	e711      	b.n	80045a4 <UART_SetConfig+0x108>
 8004780:	2240      	movs	r2, #64	@ 0x40
 8004782:	e70f      	b.n	80045a4 <UART_SetConfig+0x108>
 8004784:	2280      	movs	r2, #128	@ 0x80
 8004786:	e70d      	b.n	80045a4 <UART_SetConfig+0x108>
 8004788:	4a5d      	ldr	r2, [pc, #372]	@ (8004900 <UART_SetConfig+0x464>)
 800478a:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 800478c:	f002 0207 	and.w	r2, r2, #7
 8004790:	2a05      	cmp	r2, #5
 8004792:	d80e      	bhi.n	80047b2 <UART_SetConfig+0x316>
 8004794:	e8df f002 	tbb	[pc, r2]
 8004798:	07053503 	.word	0x07053503
 800479c:	0b09      	.short	0x0b09
 800479e:	2200      	movs	r2, #0
 80047a0:	e700      	b.n	80045a4 <UART_SetConfig+0x108>
 80047a2:	2208      	movs	r2, #8
 80047a4:	e6fe      	b.n	80045a4 <UART_SetConfig+0x108>
 80047a6:	2210      	movs	r2, #16
 80047a8:	e6fc      	b.n	80045a4 <UART_SetConfig+0x108>
 80047aa:	2220      	movs	r2, #32
 80047ac:	e6fa      	b.n	80045a4 <UART_SetConfig+0x108>
 80047ae:	2240      	movs	r2, #64	@ 0x40
 80047b0:	e6f8      	b.n	80045a4 <UART_SetConfig+0x108>
 80047b2:	2280      	movs	r2, #128	@ 0x80
 80047b4:	e6f6      	b.n	80045a4 <UART_SetConfig+0x108>
 80047b6:	f502 320e 	add.w	r2, r2, #145408	@ 0x23800
 80047ba:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 80047bc:	f002 0207 	and.w	r2, r2, #7
 80047c0:	2a05      	cmp	r2, #5
 80047c2:	d80e      	bhi.n	80047e2 <UART_SetConfig+0x346>
 80047c4:	e8df f002 	tbb	[pc, r2]
 80047c8:	07051f03 	.word	0x07051f03
 80047cc:	0b09      	.short	0x0b09
 80047ce:	2202      	movs	r2, #2
 80047d0:	e6e8      	b.n	80045a4 <UART_SetConfig+0x108>
 80047d2:	2208      	movs	r2, #8
 80047d4:	e6e6      	b.n	80045a4 <UART_SetConfig+0x108>
 80047d6:	2210      	movs	r2, #16
 80047d8:	e6e4      	b.n	80045a4 <UART_SetConfig+0x108>
 80047da:	2220      	movs	r2, #32
 80047dc:	e6e2      	b.n	80045a4 <UART_SetConfig+0x108>
 80047de:	2240      	movs	r2, #64	@ 0x40
 80047e0:	e6e0      	b.n	80045a4 <UART_SetConfig+0x108>
 80047e2:	2280      	movs	r2, #128	@ 0x80
 80047e4:	e6de      	b.n	80045a4 <UART_SetConfig+0x108>
 80047e6:	2204      	movs	r2, #4
 80047e8:	e6dc      	b.n	80045a4 <UART_SetConfig+0x108>
 80047ea:	2204      	movs	r2, #4
 80047ec:	e6da      	b.n	80045a4 <UART_SetConfig+0x108>
 80047ee:	2204      	movs	r2, #4
 80047f0:	e6d8      	b.n	80045a4 <UART_SetConfig+0x108>
 80047f2:	2204      	movs	r2, #4
 80047f4:	e6d6      	b.n	80045a4 <UART_SetConfig+0x108>
 80047f6:	2204      	movs	r2, #4
 80047f8:	e6d4      	b.n	80045a4 <UART_SetConfig+0x108>
 80047fa:	2204      	movs	r2, #4
 80047fc:	e6d2      	b.n	80045a4 <UART_SetConfig+0x108>
 80047fe:	2204      	movs	r2, #4
 8004800:	e6d0      	b.n	80045a4 <UART_SetConfig+0x108>
 8004802:	2204      	movs	r2, #4
 8004804:	e6ce      	b.n	80045a4 <UART_SetConfig+0x108>
 8004806:	2204      	movs	r2, #4
 8004808:	e6cc      	b.n	80045a4 <UART_SetConfig+0x108>
    switch (clocksource)
 800480a:	2a20      	cmp	r2, #32
 800480c:	d827      	bhi.n	800485e <UART_SetConfig+0x3c2>
 800480e:	2a02      	cmp	r2, #2
 8004810:	f0c0 8118 	bcc.w	8004a44 <UART_SetConfig+0x5a8>
 8004814:	3a02      	subs	r2, #2
 8004816:	2a1e      	cmp	r2, #30
 8004818:	f200 8116 	bhi.w	8004a48 <UART_SetConfig+0x5ac>
 800481c:	e8df f012 	tbh	[pc, r2, lsl #1]
 8004820:	01140026 	.word	0x01140026
 8004824:	01140056 	.word	0x01140056
 8004828:	01140114 	.word	0x01140114
 800482c:	0114005b 	.word	0x0114005b
 8004830:	01140114 	.word	0x01140114
 8004834:	01140114 	.word	0x01140114
 8004838:	01140114 	.word	0x01140114
 800483c:	01140060 	.word	0x01140060
 8004840:	01140114 	.word	0x01140114
 8004844:	01140114 	.word	0x01140114
 8004848:	01140114 	.word	0x01140114
 800484c:	01140114 	.word	0x01140114
 8004850:	01140114 	.word	0x01140114
 8004854:	01140114 	.word	0x01140114
 8004858:	01140114 	.word	0x01140114
 800485c:	006c      	.short	0x006c
 800485e:	2a40      	cmp	r2, #64	@ 0x40
 8004860:	d102      	bne.n	8004868 <UART_SetConfig+0x3cc>
        pclk = (uint32_t) LSE_VALUE;
 8004862:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8004866:	e006      	b.n	8004876 <UART_SetConfig+0x3da>
    switch (clocksource)
 8004868:	2001      	movs	r0, #1
 800486a:	e0fe      	b.n	8004a6a <UART_SetConfig+0x5ce>
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800486c:	f7ff fbd8 	bl	8004020 <HAL_RCCEx_GetD3PCLK1Freq>
    if (pclk != 0U)
 8004870:	2800      	cmp	r0, #0
 8004872:	f000 80eb 	beq.w	8004a4c <UART_SetConfig+0x5b0>
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8004876:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8004878:	4b22      	ldr	r3, [pc, #136]	@ (8004904 <UART_SetConfig+0x468>)
 800487a:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 800487e:	fbb0 f3f2 	udiv	r3, r0, r2
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004882:	6865      	ldr	r5, [r4, #4]
 8004884:	eb05 0145 	add.w	r1, r5, r5, lsl #1
 8004888:	4299      	cmp	r1, r3
 800488a:	f200 80e1 	bhi.w	8004a50 <UART_SetConfig+0x5b4>
 800488e:	ebb3 3f05 	cmp.w	r3, r5, lsl #12
 8004892:	f200 80df 	bhi.w	8004a54 <UART_SetConfig+0x5b8>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004896:	2600      	movs	r6, #0
 8004898:	4633      	mov	r3, r6
 800489a:	4631      	mov	r1, r6
 800489c:	f7fb fd70 	bl	8000380 <__aeabi_uldivmod>
 80048a0:	0209      	lsls	r1, r1, #8
 80048a2:	ea41 6110 	orr.w	r1, r1, r0, lsr #24
 80048a6:	0200      	lsls	r0, r0, #8
 80048a8:	086b      	lsrs	r3, r5, #1
 80048aa:	18c0      	adds	r0, r0, r3
 80048ac:	462a      	mov	r2, r5
 80048ae:	4633      	mov	r3, r6
 80048b0:	f141 0100 	adc.w	r1, r1, #0
 80048b4:	f7fb fd64 	bl	8000380 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80048b8:	f5a0 7240 	sub.w	r2, r0, #768	@ 0x300
 80048bc:	4b12      	ldr	r3, [pc, #72]	@ (8004908 <UART_SetConfig+0x46c>)
 80048be:	429a      	cmp	r2, r3
 80048c0:	f200 80ca 	bhi.w	8004a58 <UART_SetConfig+0x5bc>
          huart->Instance->BRR = usartdiv;
 80048c4:	6823      	ldr	r3, [r4, #0]
 80048c6:	60d8      	str	r0, [r3, #12]
 80048c8:	4630      	mov	r0, r6
 80048ca:	e0ce      	b.n	8004a6a <UART_SetConfig+0x5ce>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80048cc:	a803      	add	r0, sp, #12
 80048ce:	f7ff fbb9 	bl	8004044 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80048d2:	9804      	ldr	r0, [sp, #16]
        break;
 80048d4:	e7cc      	b.n	8004870 <UART_SetConfig+0x3d4>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80048d6:	4668      	mov	r0, sp
 80048d8:	f7ff fcb4 	bl	8004244 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80048dc:	9801      	ldr	r0, [sp, #4]
        break;
 80048de:	e7c7      	b.n	8004870 <UART_SetConfig+0x3d4>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80048e0:	4b07      	ldr	r3, [pc, #28]	@ (8004900 <UART_SetConfig+0x464>)
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	f013 0f20 	tst.w	r3, #32
 80048e8:	d008      	beq.n	80048fc <UART_SetConfig+0x460>
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80048ea:	4b05      	ldr	r3, [pc, #20]	@ (8004900 <UART_SetConfig+0x464>)
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 80048f2:	4806      	ldr	r0, [pc, #24]	@ (800490c <UART_SetConfig+0x470>)
 80048f4:	40d8      	lsrs	r0, r3
    if (pclk != 0U)
 80048f6:	e7be      	b.n	8004876 <UART_SetConfig+0x3da>
    switch (clocksource)
 80048f8:	4805      	ldr	r0, [pc, #20]	@ (8004910 <UART_SetConfig+0x474>)
 80048fa:	e7bc      	b.n	8004876 <UART_SetConfig+0x3da>
          pclk = (uint32_t) HSI_VALUE;
 80048fc:	4803      	ldr	r0, [pc, #12]	@ (800490c <UART_SetConfig+0x470>)
 80048fe:	e7ba      	b.n	8004876 <UART_SetConfig+0x3da>
 8004900:	58024400 	.word	0x58024400
 8004904:	080082ac 	.word	0x080082ac
 8004908:	000ffcff 	.word	0x000ffcff
 800490c:	03d09000 	.word	0x03d09000
 8004910:	003d0900 	.word	0x003d0900
    switch (clocksource)
 8004914:	2a20      	cmp	r2, #32
 8004916:	d815      	bhi.n	8004944 <UART_SetConfig+0x4a8>
 8004918:	2a20      	cmp	r2, #32
 800491a:	f200 809f 	bhi.w	8004a5c <UART_SetConfig+0x5c0>
 800491e:	e8df f002 	tbb	[pc, r2]
 8004922:	3615      	.short	0x3615
 8004924:	9d399d9d 	.word	0x9d399d9d
 8004928:	9d3e9d9d 	.word	0x9d3e9d9d
 800492c:	9d9d9d9d 	.word	0x9d9d9d9d
 8004930:	9d439d9d 	.word	0x9d439d9d
 8004934:	9d9d9d9d 	.word	0x9d9d9d9d
 8004938:	9d9d9d9d 	.word	0x9d9d9d9d
 800493c:	9d9d9d9d 	.word	0x9d9d9d9d
 8004940:	9d9d      	.short	0x9d9d
 8004942:	4f          	.byte	0x4f
 8004943:	00          	.byte	0x00
 8004944:	2a40      	cmp	r2, #64	@ 0x40
 8004946:	d006      	beq.n	8004956 <UART_SetConfig+0x4ba>
 8004948:	2001      	movs	r0, #1
 800494a:	e08e      	b.n	8004a6a <UART_SetConfig+0x5ce>
        pclk = HAL_RCC_GetPCLK1Freq();
 800494c:	f7fe fcc8 	bl	80032e0 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8004950:	2800      	cmp	r0, #0
 8004952:	f000 8085 	beq.w	8004a60 <UART_SetConfig+0x5c4>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004956:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8004958:	4b4b      	ldr	r3, [pc, #300]	@ (8004a88 <UART_SetConfig+0x5ec>)
 800495a:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800495e:	fbb0 f0f3 	udiv	r0, r0, r3
 8004962:	6862      	ldr	r2, [r4, #4]
 8004964:	0853      	lsrs	r3, r2, #1
 8004966:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 800496a:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800496e:	f1a3 0110 	sub.w	r1, r3, #16
 8004972:	f64f 72ef 	movw	r2, #65519	@ 0xffef
 8004976:	4291      	cmp	r1, r2
 8004978:	d874      	bhi.n	8004a64 <UART_SetConfig+0x5c8>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800497a:	b29a      	uxth	r2, r3
 800497c:	f022 020f 	bic.w	r2, r2, #15
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004980:	f3c3 0342 	ubfx	r3, r3, #1, #3
 8004984:	4313      	orrs	r3, r2
        huart->Instance->BRR = brrtemp;
 8004986:	6822      	ldr	r2, [r4, #0]
 8004988:	60d3      	str	r3, [r2, #12]
 800498a:	2000      	movs	r0, #0
 800498c:	e06d      	b.n	8004a6a <UART_SetConfig+0x5ce>
        pclk = HAL_RCC_GetPCLK2Freq();
 800498e:	f7fe fcb9 	bl	8003304 <HAL_RCC_GetPCLK2Freq>
        break;
 8004992:	e7dd      	b.n	8004950 <UART_SetConfig+0x4b4>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004994:	a803      	add	r0, sp, #12
 8004996:	f7ff fb55 	bl	8004044 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800499a:	9804      	ldr	r0, [sp, #16]
        break;
 800499c:	e7d8      	b.n	8004950 <UART_SetConfig+0x4b4>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800499e:	4668      	mov	r0, sp
 80049a0:	f7ff fc50 	bl	8004244 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80049a4:	9801      	ldr	r0, [sp, #4]
        break;
 80049a6:	e7d3      	b.n	8004950 <UART_SetConfig+0x4b4>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80049a8:	4b38      	ldr	r3, [pc, #224]	@ (8004a8c <UART_SetConfig+0x5f0>)
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	f013 0f20 	tst.w	r3, #32
 80049b0:	d008      	beq.n	80049c4 <UART_SetConfig+0x528>
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80049b2:	4b36      	ldr	r3, [pc, #216]	@ (8004a8c <UART_SetConfig+0x5f0>)
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 80049ba:	4835      	ldr	r0, [pc, #212]	@ (8004a90 <UART_SetConfig+0x5f4>)
 80049bc:	40d8      	lsrs	r0, r3
    if (pclk != 0U)
 80049be:	e7ca      	b.n	8004956 <UART_SetConfig+0x4ba>
    switch (clocksource)
 80049c0:	4834      	ldr	r0, [pc, #208]	@ (8004a94 <UART_SetConfig+0x5f8>)
 80049c2:	e7c8      	b.n	8004956 <UART_SetConfig+0x4ba>
          pclk = (uint32_t) HSI_VALUE;
 80049c4:	4832      	ldr	r0, [pc, #200]	@ (8004a90 <UART_SetConfig+0x5f4>)
 80049c6:	e7c6      	b.n	8004956 <UART_SetConfig+0x4ba>
    switch (clocksource)
 80049c8:	2a40      	cmp	r2, #64	@ 0x40
 80049ca:	d102      	bne.n	80049d2 <UART_SetConfig+0x536>
        pclk = (uint32_t) LSE_VALUE;
 80049cc:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 80049d0:	e005      	b.n	80049de <UART_SetConfig+0x542>
    switch (clocksource)
 80049d2:	2001      	movs	r0, #1
 80049d4:	e049      	b.n	8004a6a <UART_SetConfig+0x5ce>
        pclk = HAL_RCC_GetPCLK1Freq();
 80049d6:	f7fe fc83 	bl	80032e0 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 80049da:	2800      	cmp	r0, #0
 80049dc:	d04f      	beq.n	8004a7e <UART_SetConfig+0x5e2>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80049de:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 80049e0:	4b29      	ldr	r3, [pc, #164]	@ (8004a88 <UART_SetConfig+0x5ec>)
 80049e2:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80049e6:	fbb0 f0f3 	udiv	r0, r0, r3
 80049ea:	6863      	ldr	r3, [r4, #4]
 80049ec:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 80049f0:	fbb0 f0f3 	udiv	r0, r0, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80049f4:	f1a0 0210 	sub.w	r2, r0, #16
 80049f8:	f64f 73ef 	movw	r3, #65519	@ 0xffef
 80049fc:	429a      	cmp	r2, r3
 80049fe:	d840      	bhi.n	8004a82 <UART_SetConfig+0x5e6>
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004a00:	6823      	ldr	r3, [r4, #0]
 8004a02:	b280      	uxth	r0, r0
 8004a04:	60d8      	str	r0, [r3, #12]
 8004a06:	2000      	movs	r0, #0
 8004a08:	e02f      	b.n	8004a6a <UART_SetConfig+0x5ce>
        pclk = HAL_RCC_GetPCLK2Freq();
 8004a0a:	f7fe fc7b 	bl	8003304 <HAL_RCC_GetPCLK2Freq>
        break;
 8004a0e:	e7e4      	b.n	80049da <UART_SetConfig+0x53e>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004a10:	a803      	add	r0, sp, #12
 8004a12:	f7ff fb17 	bl	8004044 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8004a16:	9804      	ldr	r0, [sp, #16]
        break;
 8004a18:	e7df      	b.n	80049da <UART_SetConfig+0x53e>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8004a1a:	4668      	mov	r0, sp
 8004a1c:	f7ff fc12 	bl	8004244 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8004a20:	9801      	ldr	r0, [sp, #4]
        break;
 8004a22:	e7da      	b.n	80049da <UART_SetConfig+0x53e>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004a24:	4b19      	ldr	r3, [pc, #100]	@ (8004a8c <UART_SetConfig+0x5f0>)
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	f013 0f20 	tst.w	r3, #32
 8004a2c:	d008      	beq.n	8004a40 <UART_SetConfig+0x5a4>
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8004a2e:	4b17      	ldr	r3, [pc, #92]	@ (8004a8c <UART_SetConfig+0x5f0>)
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8004a36:	4816      	ldr	r0, [pc, #88]	@ (8004a90 <UART_SetConfig+0x5f4>)
 8004a38:	40d8      	lsrs	r0, r3
    if (pclk != 0U)
 8004a3a:	e7d0      	b.n	80049de <UART_SetConfig+0x542>
    switch (clocksource)
 8004a3c:	4815      	ldr	r0, [pc, #84]	@ (8004a94 <UART_SetConfig+0x5f8>)
 8004a3e:	e7ce      	b.n	80049de <UART_SetConfig+0x542>
          pclk = (uint32_t) HSI_VALUE;
 8004a40:	4813      	ldr	r0, [pc, #76]	@ (8004a90 <UART_SetConfig+0x5f4>)
 8004a42:	e7cc      	b.n	80049de <UART_SetConfig+0x542>
    switch (clocksource)
 8004a44:	2001      	movs	r0, #1
 8004a46:	e010      	b.n	8004a6a <UART_SetConfig+0x5ce>
 8004a48:	2001      	movs	r0, #1
 8004a4a:	e00e      	b.n	8004a6a <UART_SetConfig+0x5ce>
 8004a4c:	2000      	movs	r0, #0
 8004a4e:	e00c      	b.n	8004a6a <UART_SetConfig+0x5ce>
        ret = HAL_ERROR;
 8004a50:	2001      	movs	r0, #1
 8004a52:	e00a      	b.n	8004a6a <UART_SetConfig+0x5ce>
 8004a54:	2001      	movs	r0, #1
 8004a56:	e008      	b.n	8004a6a <UART_SetConfig+0x5ce>
          ret = HAL_ERROR;
 8004a58:	2001      	movs	r0, #1
 8004a5a:	e006      	b.n	8004a6a <UART_SetConfig+0x5ce>
    switch (clocksource)
 8004a5c:	2001      	movs	r0, #1
 8004a5e:	e004      	b.n	8004a6a <UART_SetConfig+0x5ce>
 8004a60:	2000      	movs	r0, #0
 8004a62:	e002      	b.n	8004a6a <UART_SetConfig+0x5ce>
        ret = HAL_ERROR;
 8004a64:	2001      	movs	r0, #1
 8004a66:	e000      	b.n	8004a6a <UART_SetConfig+0x5ce>
    switch (clocksource)
 8004a68:	2001      	movs	r0, #1
  huart->NbTxDataToProcess = 1;
 8004a6a:	2301      	movs	r3, #1
 8004a6c:	f8a4 306a 	strh.w	r3, [r4, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8004a70:	f8a4 3068 	strh.w	r3, [r4, #104]	@ 0x68
  huart->RxISR = NULL;
 8004a74:	2300      	movs	r3, #0
 8004a76:	6763      	str	r3, [r4, #116]	@ 0x74
  huart->TxISR = NULL;
 8004a78:	67a3      	str	r3, [r4, #120]	@ 0x78
}
 8004a7a:	b006      	add	sp, #24
 8004a7c:	bd70      	pop	{r4, r5, r6, pc}
 8004a7e:	2000      	movs	r0, #0
 8004a80:	e7f3      	b.n	8004a6a <UART_SetConfig+0x5ce>
        ret = HAL_ERROR;
 8004a82:	2001      	movs	r0, #1
 8004a84:	e7f1      	b.n	8004a6a <UART_SetConfig+0x5ce>
 8004a86:	bf00      	nop
 8004a88:	080082ac 	.word	0x080082ac
 8004a8c:	58024400 	.word	0x58024400
 8004a90:	03d09000 	.word	0x03d09000
 8004a94:	003d0900 	.word	0x003d0900

08004a98 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004a98:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8004a9a:	f013 0f08 	tst.w	r3, #8
 8004a9e:	d006      	beq.n	8004aae <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004aa0:	6802      	ldr	r2, [r0, #0]
 8004aa2:	6853      	ldr	r3, [r2, #4]
 8004aa4:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8004aa8:	6b81      	ldr	r1, [r0, #56]	@ 0x38
 8004aaa:	430b      	orrs	r3, r1
 8004aac:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004aae:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8004ab0:	f013 0f01 	tst.w	r3, #1
 8004ab4:	d006      	beq.n	8004ac4 <UART_AdvFeatureConfig+0x2c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004ab6:	6802      	ldr	r2, [r0, #0]
 8004ab8:	6853      	ldr	r3, [r2, #4]
 8004aba:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8004abe:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 8004ac0:	430b      	orrs	r3, r1
 8004ac2:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004ac4:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8004ac6:	f013 0f02 	tst.w	r3, #2
 8004aca:	d006      	beq.n	8004ada <UART_AdvFeatureConfig+0x42>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004acc:	6802      	ldr	r2, [r0, #0]
 8004ace:	6853      	ldr	r3, [r2, #4]
 8004ad0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004ad4:	6b01      	ldr	r1, [r0, #48]	@ 0x30
 8004ad6:	430b      	orrs	r3, r1
 8004ad8:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004ada:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8004adc:	f013 0f04 	tst.w	r3, #4
 8004ae0:	d006      	beq.n	8004af0 <UART_AdvFeatureConfig+0x58>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004ae2:	6802      	ldr	r2, [r0, #0]
 8004ae4:	6853      	ldr	r3, [r2, #4]
 8004ae6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004aea:	6b41      	ldr	r1, [r0, #52]	@ 0x34
 8004aec:	430b      	orrs	r3, r1
 8004aee:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004af0:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8004af2:	f013 0f10 	tst.w	r3, #16
 8004af6:	d006      	beq.n	8004b06 <UART_AdvFeatureConfig+0x6e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004af8:	6802      	ldr	r2, [r0, #0]
 8004afa:	6893      	ldr	r3, [r2, #8]
 8004afc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004b00:	6bc1      	ldr	r1, [r0, #60]	@ 0x3c
 8004b02:	430b      	orrs	r3, r1
 8004b04:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004b06:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8004b08:	f013 0f20 	tst.w	r3, #32
 8004b0c:	d006      	beq.n	8004b1c <UART_AdvFeatureConfig+0x84>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004b0e:	6802      	ldr	r2, [r0, #0]
 8004b10:	6893      	ldr	r3, [r2, #8]
 8004b12:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004b16:	6c01      	ldr	r1, [r0, #64]	@ 0x40
 8004b18:	430b      	orrs	r3, r1
 8004b1a:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004b1c:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8004b1e:	f013 0f40 	tst.w	r3, #64	@ 0x40
 8004b22:	d00a      	beq.n	8004b3a <UART_AdvFeatureConfig+0xa2>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004b24:	6802      	ldr	r2, [r0, #0]
 8004b26:	6853      	ldr	r3, [r2, #4]
 8004b28:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8004b2c:	6c41      	ldr	r1, [r0, #68]	@ 0x44
 8004b2e:	430b      	orrs	r3, r1
 8004b30:	6053      	str	r3, [r2, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004b32:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 8004b34:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004b38:	d00b      	beq.n	8004b52 <UART_AdvFeatureConfig+0xba>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004b3a:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8004b3c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8004b40:	d006      	beq.n	8004b50 <UART_AdvFeatureConfig+0xb8>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004b42:	6802      	ldr	r2, [r0, #0]
 8004b44:	6853      	ldr	r3, [r2, #4]
 8004b46:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 8004b4a:	6cc1      	ldr	r1, [r0, #76]	@ 0x4c
 8004b4c:	430b      	orrs	r3, r1
 8004b4e:	6053      	str	r3, [r2, #4]
}
 8004b50:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004b52:	6802      	ldr	r2, [r0, #0]
 8004b54:	6853      	ldr	r3, [r2, #4]
 8004b56:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8004b5a:	6c81      	ldr	r1, [r0, #72]	@ 0x48
 8004b5c:	430b      	orrs	r3, r1
 8004b5e:	6053      	str	r3, [r2, #4]
 8004b60:	e7eb      	b.n	8004b3a <UART_AdvFeatureConfig+0xa2>

08004b62 <UART_WaitOnFlagUntilTimeout>:
{
 8004b62:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004b66:	4605      	mov	r5, r0
 8004b68:	460e      	mov	r6, r1
 8004b6a:	4617      	mov	r7, r2
 8004b6c:	4699      	mov	r9, r3
 8004b6e:	f8dd 8020 	ldr.w	r8, [sp, #32]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004b72:	682b      	ldr	r3, [r5, #0]
 8004b74:	69dc      	ldr	r4, [r3, #28]
 8004b76:	ea36 0404 	bics.w	r4, r6, r4
 8004b7a:	bf0c      	ite	eq
 8004b7c:	2401      	moveq	r4, #1
 8004b7e:	2400      	movne	r4, #0
 8004b80:	42bc      	cmp	r4, r7
 8004b82:	d13a      	bne.n	8004bfa <UART_WaitOnFlagUntilTimeout+0x98>
    if (Timeout != HAL_MAX_DELAY)
 8004b84:	f1b8 3fff 	cmp.w	r8, #4294967295
 8004b88:	d0f3      	beq.n	8004b72 <UART_WaitOnFlagUntilTimeout+0x10>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004b8a:	f7fc fa81 	bl	8001090 <HAL_GetTick>
 8004b8e:	eba0 0009 	sub.w	r0, r0, r9
 8004b92:	4540      	cmp	r0, r8
 8004b94:	d834      	bhi.n	8004c00 <UART_WaitOnFlagUntilTimeout+0x9e>
 8004b96:	f1b8 0f00 	cmp.w	r8, #0
 8004b9a:	d033      	beq.n	8004c04 <UART_WaitOnFlagUntilTimeout+0xa2>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004b9c:	682b      	ldr	r3, [r5, #0]
 8004b9e:	681a      	ldr	r2, [r3, #0]
 8004ba0:	f012 0f04 	tst.w	r2, #4
 8004ba4:	d0e5      	beq.n	8004b72 <UART_WaitOnFlagUntilTimeout+0x10>
 8004ba6:	f1b6 0240 	subs.w	r2, r6, #64	@ 0x40
 8004baa:	bf18      	it	ne
 8004bac:	2201      	movne	r2, #1
 8004bae:	2e80      	cmp	r6, #128	@ 0x80
 8004bb0:	d0df      	beq.n	8004b72 <UART_WaitOnFlagUntilTimeout+0x10>
 8004bb2:	2a00      	cmp	r2, #0
 8004bb4:	d0dd      	beq.n	8004b72 <UART_WaitOnFlagUntilTimeout+0x10>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004bb6:	69da      	ldr	r2, [r3, #28]
 8004bb8:	f012 0f08 	tst.w	r2, #8
 8004bbc:	d111      	bne.n	8004be2 <UART_WaitOnFlagUntilTimeout+0x80>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004bbe:	69da      	ldr	r2, [r3, #28]
 8004bc0:	f412 6f00 	tst.w	r2, #2048	@ 0x800
 8004bc4:	d0d5      	beq.n	8004b72 <UART_WaitOnFlagUntilTimeout+0x10>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004bc6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004bca:	621a      	str	r2, [r3, #32]
          UART_EndRxTransfer(huart);
 8004bcc:	4628      	mov	r0, r5
 8004bce:	f7ff fc39 	bl	8004444 <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004bd2:	2320      	movs	r3, #32
 8004bd4:	f8c5 3090 	str.w	r3, [r5, #144]	@ 0x90
          __HAL_UNLOCK(huart);
 8004bd8:	2300      	movs	r3, #0
 8004bda:	f885 3084 	strb.w	r3, [r5, #132]	@ 0x84
          return HAL_TIMEOUT;
 8004bde:	2003      	movs	r0, #3
 8004be0:	e00c      	b.n	8004bfc <UART_WaitOnFlagUntilTimeout+0x9a>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004be2:	2408      	movs	r4, #8
 8004be4:	621c      	str	r4, [r3, #32]
          UART_EndRxTransfer(huart);
 8004be6:	4628      	mov	r0, r5
 8004be8:	f7ff fc2c 	bl	8004444 <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004bec:	f8c5 4090 	str.w	r4, [r5, #144]	@ 0x90
          __HAL_UNLOCK(huart);
 8004bf0:	2300      	movs	r3, #0
 8004bf2:	f885 3084 	strb.w	r3, [r5, #132]	@ 0x84
          return HAL_ERROR;
 8004bf6:	2001      	movs	r0, #1
 8004bf8:	e000      	b.n	8004bfc <UART_WaitOnFlagUntilTimeout+0x9a>
  return HAL_OK;
 8004bfa:	2000      	movs	r0, #0
}
 8004bfc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        return HAL_TIMEOUT;
 8004c00:	2003      	movs	r0, #3
 8004c02:	e7fb      	b.n	8004bfc <UART_WaitOnFlagUntilTimeout+0x9a>
 8004c04:	2003      	movs	r0, #3
 8004c06:	e7f9      	b.n	8004bfc <UART_WaitOnFlagUntilTimeout+0x9a>

08004c08 <UART_CheckIdleState>:
{
 8004c08:	b530      	push	{r4, r5, lr}
 8004c0a:	b083      	sub	sp, #12
 8004c0c:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004c0e:	2300      	movs	r3, #0
 8004c10:	f8c0 3090 	str.w	r3, [r0, #144]	@ 0x90
  tickstart = HAL_GetTick();
 8004c14:	f7fc fa3c 	bl	8001090 <HAL_GetTick>
 8004c18:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004c1a:	6822      	ldr	r2, [r4, #0]
 8004c1c:	6812      	ldr	r2, [r2, #0]
 8004c1e:	f012 0f08 	tst.w	r2, #8
 8004c22:	d110      	bne.n	8004c46 <UART_CheckIdleState+0x3e>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004c24:	6823      	ldr	r3, [r4, #0]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	f013 0f04 	tst.w	r3, #4
 8004c2c:	d128      	bne.n	8004c80 <UART_CheckIdleState+0x78>
  huart->gState = HAL_UART_STATE_READY;
 8004c2e:	2320      	movs	r3, #32
 8004c30:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8004c34:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004c38:	2000      	movs	r0, #0
 8004c3a:	66e0      	str	r0, [r4, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004c3c:	6720      	str	r0, [r4, #112]	@ 0x70
  __HAL_UNLOCK(huart);
 8004c3e:	f884 0084 	strb.w	r0, [r4, #132]	@ 0x84
}
 8004c42:	b003      	add	sp, #12
 8004c44:	bd30      	pop	{r4, r5, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004c46:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004c4a:	9300      	str	r3, [sp, #0]
 8004c4c:	4603      	mov	r3, r0
 8004c4e:	2200      	movs	r2, #0
 8004c50:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8004c54:	4620      	mov	r0, r4
 8004c56:	f7ff ff84 	bl	8004b62 <UART_WaitOnFlagUntilTimeout>
 8004c5a:	2800      	cmp	r0, #0
 8004c5c:	d0e2      	beq.n	8004c24 <UART_CheckIdleState+0x1c>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8004c5e:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c60:	e852 3f00 	ldrex	r3, [r2]
 8004c64:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c68:	e842 3100 	strex	r1, r3, [r2]
 8004c6c:	2900      	cmp	r1, #0
 8004c6e:	d1f6      	bne.n	8004c5e <UART_CheckIdleState+0x56>
      huart->gState = HAL_UART_STATE_READY;
 8004c70:	2320      	movs	r3, #32
 8004c72:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
      __HAL_UNLOCK(huart);
 8004c76:	2300      	movs	r3, #0
 8004c78:	f884 3084 	strb.w	r3, [r4, #132]	@ 0x84
      return HAL_TIMEOUT;
 8004c7c:	2003      	movs	r0, #3
 8004c7e:	e7e0      	b.n	8004c42 <UART_CheckIdleState+0x3a>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004c80:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004c84:	9300      	str	r3, [sp, #0]
 8004c86:	462b      	mov	r3, r5
 8004c88:	2200      	movs	r2, #0
 8004c8a:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8004c8e:	4620      	mov	r0, r4
 8004c90:	f7ff ff67 	bl	8004b62 <UART_WaitOnFlagUntilTimeout>
 8004c94:	2800      	cmp	r0, #0
 8004c96:	d0ca      	beq.n	8004c2e <UART_CheckIdleState+0x26>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004c98:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c9a:	e852 3f00 	ldrex	r3, [r2]
 8004c9e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ca2:	e842 3100 	strex	r1, r3, [r2]
 8004ca6:	2900      	cmp	r1, #0
 8004ca8:	d1f6      	bne.n	8004c98 <UART_CheckIdleState+0x90>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004caa:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004cac:	f102 0308 	add.w	r3, r2, #8
 8004cb0:	e853 3f00 	ldrex	r3, [r3]
 8004cb4:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004cb8:	3208      	adds	r2, #8
 8004cba:	e842 3100 	strex	r1, r3, [r2]
 8004cbe:	2900      	cmp	r1, #0
 8004cc0:	d1f3      	bne.n	8004caa <UART_CheckIdleState+0xa2>
      huart->RxState = HAL_UART_STATE_READY;
 8004cc2:	2320      	movs	r3, #32
 8004cc4:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
      __HAL_UNLOCK(huart);
 8004cc8:	2300      	movs	r3, #0
 8004cca:	f884 3084 	strb.w	r3, [r4, #132]	@ 0x84
      return HAL_TIMEOUT;
 8004cce:	2003      	movs	r0, #3
 8004cd0:	e7b7      	b.n	8004c42 <UART_CheckIdleState+0x3a>

08004cd2 <HAL_UART_Init>:
  if (huart == NULL)
 8004cd2:	b378      	cbz	r0, 8004d34 <HAL_UART_Init+0x62>
{
 8004cd4:	b510      	push	{r4, lr}
 8004cd6:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 8004cd8:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
 8004cdc:	b30b      	cbz	r3, 8004d22 <HAL_UART_Init+0x50>
  huart->gState = HAL_UART_STATE_BUSY;
 8004cde:	2324      	movs	r3, #36	@ 0x24
 8004ce0:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  __HAL_UART_DISABLE(huart);
 8004ce4:	6822      	ldr	r2, [r4, #0]
 8004ce6:	6813      	ldr	r3, [r2, #0]
 8004ce8:	f023 0301 	bic.w	r3, r3, #1
 8004cec:	6013      	str	r3, [r2, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004cee:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8004cf0:	b9e3      	cbnz	r3, 8004d2c <HAL_UART_Init+0x5a>
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004cf2:	4620      	mov	r0, r4
 8004cf4:	f7ff fbd2 	bl	800449c <UART_SetConfig>
 8004cf8:	2801      	cmp	r0, #1
 8004cfa:	d011      	beq.n	8004d20 <HAL_UART_Init+0x4e>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004cfc:	6822      	ldr	r2, [r4, #0]
 8004cfe:	6853      	ldr	r3, [r2, #4]
 8004d00:	f423 4390 	bic.w	r3, r3, #18432	@ 0x4800
 8004d04:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004d06:	6822      	ldr	r2, [r4, #0]
 8004d08:	6893      	ldr	r3, [r2, #8]
 8004d0a:	f023 032a 	bic.w	r3, r3, #42	@ 0x2a
 8004d0e:	6093      	str	r3, [r2, #8]
  __HAL_UART_ENABLE(huart);
 8004d10:	6822      	ldr	r2, [r4, #0]
 8004d12:	6813      	ldr	r3, [r2, #0]
 8004d14:	f043 0301 	orr.w	r3, r3, #1
 8004d18:	6013      	str	r3, [r2, #0]
  return (UART_CheckIdleState(huart));
 8004d1a:	4620      	mov	r0, r4
 8004d1c:	f7ff ff74 	bl	8004c08 <UART_CheckIdleState>
}
 8004d20:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 8004d22:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
    HAL_UART_MspInit(huart);
 8004d26:	f7fb ff37 	bl	8000b98 <HAL_UART_MspInit>
 8004d2a:	e7d8      	b.n	8004cde <HAL_UART_Init+0xc>
    UART_AdvFeatureConfig(huart);
 8004d2c:	4620      	mov	r0, r4
 8004d2e:	f7ff feb3 	bl	8004a98 <UART_AdvFeatureConfig>
 8004d32:	e7de      	b.n	8004cf2 <HAL_UART_Init+0x20>
    return HAL_ERROR;
 8004d34:	2001      	movs	r0, #1
}
 8004d36:	4770      	bx	lr

08004d38 <UARTEx_SetNbDataToProcess>:
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8004d38:	6e43      	ldr	r3, [r0, #100]	@ 0x64
 8004d3a:	b92b      	cbnz	r3, 8004d48 <UARTEx_SetNbDataToProcess+0x10>
  {
    huart->NbTxDataToProcess = 1U;
 8004d3c:	2301      	movs	r3, #1
 8004d3e:	f8a0 306a 	strh.w	r3, [r0, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8004d42:	f8a0 3068 	strh.w	r3, [r0, #104]	@ 0x68
 8004d46:	4770      	bx	lr
{
 8004d48:	b430      	push	{r4, r5}
  }
  else
  {
    rx_fifo_depth = RX_FIFO_DEPTH;
    tx_fifo_depth = TX_FIFO_DEPTH;
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8004d4a:	6803      	ldr	r3, [r0, #0]
 8004d4c:	689a      	ldr	r2, [r3, #8]
 8004d4e:	f3c2 6242 	ubfx	r2, r2, #25, #3
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8004d52:	6899      	ldr	r1, [r3, #8]
 8004d54:	0f49      	lsrs	r1, r1, #29
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004d56:	4d09      	ldr	r5, [pc, #36]	@ (8004d7c <UARTEx_SetNbDataToProcess+0x44>)
 8004d58:	5c6b      	ldrb	r3, [r5, r1]
 8004d5a:	011b      	lsls	r3, r3, #4
                               (uint16_t)denominator[tx_fifo_threshold];
 8004d5c:	4c08      	ldr	r4, [pc, #32]	@ (8004d80 <UARTEx_SetNbDataToProcess+0x48>)
 8004d5e:	5c61      	ldrb	r1, [r4, r1]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004d60:	fb93 f3f1 	sdiv	r3, r3, r1
 8004d64:	f8a0 306a 	strh.w	r3, [r0, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004d68:	5cab      	ldrb	r3, [r5, r2]
 8004d6a:	011b      	lsls	r3, r3, #4
                               (uint16_t)denominator[rx_fifo_threshold];
 8004d6c:	5ca2      	ldrb	r2, [r4, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004d6e:	fb93 f3f2 	sdiv	r3, r3, r2
 8004d72:	f8a0 3068 	strh.w	r3, [r0, #104]	@ 0x68
  }
}
 8004d76:	bc30      	pop	{r4, r5}
 8004d78:	4770      	bx	lr
 8004d7a:	bf00      	nop
 8004d7c:	080082cc 	.word	0x080082cc
 8004d80:	080082c4 	.word	0x080082c4

08004d84 <HAL_UARTEx_DisableFifoMode>:
  __HAL_LOCK(huart);
 8004d84:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
 8004d88:	2b01      	cmp	r3, #1
 8004d8a:	d018      	beq.n	8004dbe <HAL_UARTEx_DisableFifoMode+0x3a>
 8004d8c:	2301      	movs	r3, #1
 8004d8e:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 8004d92:	2324      	movs	r3, #36	@ 0x24
 8004d94:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004d98:	6803      	ldr	r3, [r0, #0]
 8004d9a:	681a      	ldr	r2, [r3, #0]
  __HAL_UART_DISABLE(huart);
 8004d9c:	6819      	ldr	r1, [r3, #0]
 8004d9e:	f021 0101 	bic.w	r1, r1, #1
 8004da2:	6019      	str	r1, [r3, #0]
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8004da4:	f022 5200 	bic.w	r2, r2, #536870912	@ 0x20000000
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8004da8:	2300      	movs	r3, #0
 8004daa:	6643      	str	r3, [r0, #100]	@ 0x64
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004dac:	6801      	ldr	r1, [r0, #0]
 8004dae:	600a      	str	r2, [r1, #0]
  huart->gState = HAL_UART_STATE_READY;
 8004db0:	2220      	movs	r2, #32
 8004db2:	f8c0 2088 	str.w	r2, [r0, #136]	@ 0x88
  __HAL_UNLOCK(huart);
 8004db6:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  return HAL_OK;
 8004dba:	4618      	mov	r0, r3
 8004dbc:	4770      	bx	lr
  __HAL_LOCK(huart);
 8004dbe:	2002      	movs	r0, #2
}
 8004dc0:	4770      	bx	lr

08004dc2 <HAL_UARTEx_SetTxFifoThreshold>:
{
 8004dc2:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(huart);
 8004dc4:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
 8004dc8:	2b01      	cmp	r3, #1
 8004dca:	d01d      	beq.n	8004e08 <HAL_UARTEx_SetTxFifoThreshold+0x46>
 8004dcc:	4604      	mov	r4, r0
 8004dce:	2301      	movs	r3, #1
 8004dd0:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 8004dd4:	2324      	movs	r3, #36	@ 0x24
 8004dd6:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004dda:	6803      	ldr	r3, [r0, #0]
 8004ddc:	681d      	ldr	r5, [r3, #0]
  __HAL_UART_DISABLE(huart);
 8004dde:	681a      	ldr	r2, [r3, #0]
 8004de0:	f022 0201 	bic.w	r2, r2, #1
 8004de4:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8004de6:	6802      	ldr	r2, [r0, #0]
 8004de8:	6893      	ldr	r3, [r2, #8]
 8004dea:	f023 4360 	bic.w	r3, r3, #3758096384	@ 0xe0000000
 8004dee:	4319      	orrs	r1, r3
 8004df0:	6091      	str	r1, [r2, #8]
  UARTEx_SetNbDataToProcess(huart);
 8004df2:	f7ff ffa1 	bl	8004d38 <UARTEx_SetNbDataToProcess>
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004df6:	6823      	ldr	r3, [r4, #0]
 8004df8:	601d      	str	r5, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 8004dfa:	2320      	movs	r3, #32
 8004dfc:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  __HAL_UNLOCK(huart);
 8004e00:	2000      	movs	r0, #0
 8004e02:	f884 0084 	strb.w	r0, [r4, #132]	@ 0x84
}
 8004e06:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(huart);
 8004e08:	2002      	movs	r0, #2
 8004e0a:	e7fc      	b.n	8004e06 <HAL_UARTEx_SetTxFifoThreshold+0x44>

08004e0c <HAL_UARTEx_SetRxFifoThreshold>:
{
 8004e0c:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(huart);
 8004e0e:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
 8004e12:	2b01      	cmp	r3, #1
 8004e14:	d01d      	beq.n	8004e52 <HAL_UARTEx_SetRxFifoThreshold+0x46>
 8004e16:	4604      	mov	r4, r0
 8004e18:	2301      	movs	r3, #1
 8004e1a:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 8004e1e:	2324      	movs	r3, #36	@ 0x24
 8004e20:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004e24:	6803      	ldr	r3, [r0, #0]
 8004e26:	681d      	ldr	r5, [r3, #0]
  __HAL_UART_DISABLE(huart);
 8004e28:	681a      	ldr	r2, [r3, #0]
 8004e2a:	f022 0201 	bic.w	r2, r2, #1
 8004e2e:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8004e30:	6802      	ldr	r2, [r0, #0]
 8004e32:	6893      	ldr	r3, [r2, #8]
 8004e34:	f023 6360 	bic.w	r3, r3, #234881024	@ 0xe000000
 8004e38:	4319      	orrs	r1, r3
 8004e3a:	6091      	str	r1, [r2, #8]
  UARTEx_SetNbDataToProcess(huart);
 8004e3c:	f7ff ff7c 	bl	8004d38 <UARTEx_SetNbDataToProcess>
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004e40:	6823      	ldr	r3, [r4, #0]
 8004e42:	601d      	str	r5, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 8004e44:	2320      	movs	r3, #32
 8004e46:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  __HAL_UNLOCK(huart);
 8004e4a:	2000      	movs	r0, #0
 8004e4c:	f884 0084 	strb.w	r0, [r4, #132]	@ 0x84
}
 8004e50:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(huart);
 8004e52:	2002      	movs	r0, #2
 8004e54:	e7fc      	b.n	8004e50 <HAL_UARTEx_SetRxFifoThreshold+0x44>

08004e56 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8004e56:	b082      	sub	sp, #8
  __IO uint32_t count = 0U;
 8004e58:	2300      	movs	r3, #0
 8004e5a:	9301      	str	r3, [sp, #4]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004e5c:	9b01      	ldr	r3, [sp, #4]
 8004e5e:	3301      	adds	r3, #1
 8004e60:	9301      	str	r3, [sp, #4]

    if (count > HAL_USB_TIMEOUT)
 8004e62:	9b01      	ldr	r3, [sp, #4]
 8004e64:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004e68:	d815      	bhi.n	8004e96 <USB_CoreReset+0x40>
    {
      return HAL_TIMEOUT;
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004e6a:	6903      	ldr	r3, [r0, #16]
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	daf5      	bge.n	8004e5c <USB_CoreReset+0x6>

  /* Core Soft Reset */
  count = 0U;
 8004e70:	2300      	movs	r3, #0
 8004e72:	9301      	str	r3, [sp, #4]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8004e74:	6903      	ldr	r3, [r0, #16]
 8004e76:	f043 0301 	orr.w	r3, r3, #1
 8004e7a:	6103      	str	r3, [r0, #16]

  do
  {
    count++;
 8004e7c:	9b01      	ldr	r3, [sp, #4]
 8004e7e:	3301      	adds	r3, #1
 8004e80:	9301      	str	r3, [sp, #4]

    if (count > HAL_USB_TIMEOUT)
 8004e82:	9b01      	ldr	r3, [sp, #4]
 8004e84:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004e88:	d808      	bhi.n	8004e9c <USB_CoreReset+0x46>
    {
      return HAL_TIMEOUT;
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8004e8a:	6903      	ldr	r3, [r0, #16]
 8004e8c:	f013 0f01 	tst.w	r3, #1
 8004e90:	d1f4      	bne.n	8004e7c <USB_CoreReset+0x26>

  return HAL_OK;
 8004e92:	2000      	movs	r0, #0
 8004e94:	e000      	b.n	8004e98 <USB_CoreReset+0x42>
      return HAL_TIMEOUT;
 8004e96:	2003      	movs	r0, #3
}
 8004e98:	b002      	add	sp, #8
 8004e9a:	4770      	bx	lr
      return HAL_TIMEOUT;
 8004e9c:	2003      	movs	r0, #3
 8004e9e:	e7fb      	b.n	8004e98 <USB_CoreReset+0x42>

08004ea0 <USB_CoreInit>:
{
 8004ea0:	b084      	sub	sp, #16
 8004ea2:	b510      	push	{r4, lr}
 8004ea4:	4604      	mov	r4, r0
 8004ea6:	a803      	add	r0, sp, #12
 8004ea8:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8004eac:	f89d 3011 	ldrb.w	r3, [sp, #17]
 8004eb0:	2b01      	cmp	r3, #1
 8004eb2:	d11f      	bne.n	8004ef4 <USB_CoreInit+0x54>
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004eb4:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8004eb6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004eba:	63a3      	str	r3, [r4, #56]	@ 0x38
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8004ebc:	68e2      	ldr	r2, [r4, #12]
 8004ebe:	4b1f      	ldr	r3, [pc, #124]	@ (8004f3c <USB_CoreInit+0x9c>)
 8004ec0:	4013      	ands	r3, r2
 8004ec2:	60e3      	str	r3, [r4, #12]
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8004ec4:	68e3      	ldr	r3, [r4, #12]
 8004ec6:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8004eca:	60e3      	str	r3, [r4, #12]
    if (cfg.use_external_vbus == 1U)
 8004ecc:	f89d 3018 	ldrb.w	r3, [sp, #24]
 8004ed0:	2b01      	cmp	r3, #1
 8004ed2:	d00a      	beq.n	8004eea <USB_CoreInit+0x4a>
    ret = USB_CoreReset(USBx);
 8004ed4:	4620      	mov	r0, r4
 8004ed6:	f7ff ffbe 	bl	8004e56 <USB_CoreReset>
  if (cfg.dma_enable == 1U)
 8004eda:	f89d 300e 	ldrb.w	r3, [sp, #14]
 8004ede:	2b01      	cmp	r3, #1
 8004ee0:	d01c      	beq.n	8004f1c <USB_CoreInit+0x7c>
}
 8004ee2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004ee6:	b004      	add	sp, #16
 8004ee8:	4770      	bx	lr
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8004eea:	68e3      	ldr	r3, [r4, #12]
 8004eec:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004ef0:	60e3      	str	r3, [r4, #12]
 8004ef2:	e7ef      	b.n	8004ed4 <USB_CoreInit+0x34>
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8004ef4:	68e3      	ldr	r3, [r4, #12]
 8004ef6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004efa:	60e3      	str	r3, [r4, #12]
    ret = USB_CoreReset(USBx);
 8004efc:	4620      	mov	r0, r4
 8004efe:	f7ff ffaa 	bl	8004e56 <USB_CoreReset>
    if (cfg.battery_charging_enable == 0U)
 8004f02:	f89d 3015 	ldrb.w	r3, [sp, #21]
 8004f06:	b923      	cbnz	r3, 8004f12 <USB_CoreInit+0x72>
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8004f08:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8004f0a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004f0e:	63a3      	str	r3, [r4, #56]	@ 0x38
 8004f10:	e7e3      	b.n	8004eda <USB_CoreInit+0x3a>
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004f12:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8004f14:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004f18:	63a3      	str	r3, [r4, #56]	@ 0x38
 8004f1a:	e7de      	b.n	8004eda <USB_CoreInit+0x3a>
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 8004f1c:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8004f1e:	b29b      	uxth	r3, r3
 8004f20:	65e3      	str	r3, [r4, #92]	@ 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 8004f22:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8004f24:	4b06      	ldr	r3, [pc, #24]	@ (8004f40 <USB_CoreInit+0xa0>)
 8004f26:	4313      	orrs	r3, r2
 8004f28:	65e3      	str	r3, [r4, #92]	@ 0x5c
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8004f2a:	68a3      	ldr	r3, [r4, #8]
 8004f2c:	f043 0306 	orr.w	r3, r3, #6
 8004f30:	60a3      	str	r3, [r4, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8004f32:	68a3      	ldr	r3, [r4, #8]
 8004f34:	f043 0320 	orr.w	r3, r3, #32
 8004f38:	60a3      	str	r3, [r4, #8]
 8004f3a:	e7d2      	b.n	8004ee2 <USB_CoreInit+0x42>
 8004f3c:	ffbdffbf 	.word	0xffbdffbf
 8004f40:	03ee0000 	.word	0x03ee0000

08004f44 <USB_SetTurnaroundTime>:
  if (speed == USBD_FS_SPEED)
 8004f44:	2a02      	cmp	r2, #2
 8004f46:	d00a      	beq.n	8004f5e <USB_SetTurnaroundTime+0x1a>
    UsbTrd = USBD_HS_TRDT_VALUE;
 8004f48:	2209      	movs	r2, #9
  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8004f4a:	68c3      	ldr	r3, [r0, #12]
 8004f4c:	f423 5370 	bic.w	r3, r3, #15360	@ 0x3c00
 8004f50:	60c3      	str	r3, [r0, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8004f52:	68c3      	ldr	r3, [r0, #12]
 8004f54:	ea43 2382 	orr.w	r3, r3, r2, lsl #10
 8004f58:	60c3      	str	r3, [r0, #12]
}
 8004f5a:	2000      	movs	r0, #0
 8004f5c:	4770      	bx	lr
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8004f5e:	4b20      	ldr	r3, [pc, #128]	@ (8004fe0 <USB_SetTurnaroundTime+0x9c>)
 8004f60:	440b      	add	r3, r1
 8004f62:	4a20      	ldr	r2, [pc, #128]	@ (8004fe4 <USB_SetTurnaroundTime+0xa0>)
 8004f64:	4293      	cmp	r3, r2
 8004f66:	d929      	bls.n	8004fbc <USB_SetTurnaroundTime+0x78>
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8004f68:	4b1f      	ldr	r3, [pc, #124]	@ (8004fe8 <USB_SetTurnaroundTime+0xa4>)
 8004f6a:	440b      	add	r3, r1
 8004f6c:	4a1f      	ldr	r2, [pc, #124]	@ (8004fec <USB_SetTurnaroundTime+0xa8>)
 8004f6e:	4293      	cmp	r3, r2
 8004f70:	d926      	bls.n	8004fc0 <USB_SetTurnaroundTime+0x7c>
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8004f72:	4b1f      	ldr	r3, [pc, #124]	@ (8004ff0 <USB_SetTurnaroundTime+0xac>)
 8004f74:	440b      	add	r3, r1
 8004f76:	4a1f      	ldr	r2, [pc, #124]	@ (8004ff4 <USB_SetTurnaroundTime+0xb0>)
 8004f78:	4293      	cmp	r3, r2
 8004f7a:	d923      	bls.n	8004fc4 <USB_SetTurnaroundTime+0x80>
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8004f7c:	4b1e      	ldr	r3, [pc, #120]	@ (8004ff8 <USB_SetTurnaroundTime+0xb4>)
 8004f7e:	440b      	add	r3, r1
 8004f80:	4a1e      	ldr	r2, [pc, #120]	@ (8004ffc <USB_SetTurnaroundTime+0xb8>)
 8004f82:	4293      	cmp	r3, r2
 8004f84:	d320      	bcc.n	8004fc8 <USB_SetTurnaroundTime+0x84>
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8004f86:	4b1e      	ldr	r3, [pc, #120]	@ (8005000 <USB_SetTurnaroundTime+0xbc>)
 8004f88:	440b      	add	r3, r1
 8004f8a:	4a1e      	ldr	r2, [pc, #120]	@ (8005004 <USB_SetTurnaroundTime+0xc0>)
 8004f8c:	4293      	cmp	r3, r2
 8004f8e:	d91d      	bls.n	8004fcc <USB_SetTurnaroundTime+0x88>
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8004f90:	4b1d      	ldr	r3, [pc, #116]	@ (8005008 <USB_SetTurnaroundTime+0xc4>)
 8004f92:	440b      	add	r3, r1
 8004f94:	4a1d      	ldr	r2, [pc, #116]	@ (800500c <USB_SetTurnaroundTime+0xc8>)
 8004f96:	4293      	cmp	r3, r2
 8004f98:	d31a      	bcc.n	8004fd0 <USB_SetTurnaroundTime+0x8c>
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8004f9a:	4b1d      	ldr	r3, [pc, #116]	@ (8005010 <USB_SetTurnaroundTime+0xcc>)
 8004f9c:	440b      	add	r3, r1
 8004f9e:	4a1d      	ldr	r2, [pc, #116]	@ (8005014 <USB_SetTurnaroundTime+0xd0>)
 8004fa0:	4293      	cmp	r3, r2
 8004fa2:	d317      	bcc.n	8004fd4 <USB_SetTurnaroundTime+0x90>
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8004fa4:	4b1c      	ldr	r3, [pc, #112]	@ (8005018 <USB_SetTurnaroundTime+0xd4>)
 8004fa6:	440b      	add	r3, r1
 8004fa8:	4a1c      	ldr	r2, [pc, #112]	@ (800501c <USB_SetTurnaroundTime+0xd8>)
 8004faa:	4293      	cmp	r3, r2
 8004fac:	d314      	bcc.n	8004fd8 <USB_SetTurnaroundTime+0x94>
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8004fae:	4b1c      	ldr	r3, [pc, #112]	@ (8005020 <USB_SetTurnaroundTime+0xdc>)
 8004fb0:	440b      	add	r3, r1
 8004fb2:	4a1c      	ldr	r2, [pc, #112]	@ (8005024 <USB_SetTurnaroundTime+0xe0>)
 8004fb4:	4293      	cmp	r3, r2
 8004fb6:	d211      	bcs.n	8004fdc <USB_SetTurnaroundTime+0x98>
      UsbTrd = 0x7U;
 8004fb8:	2207      	movs	r2, #7
 8004fba:	e7c6      	b.n	8004f4a <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0xFU;
 8004fbc:	220f      	movs	r2, #15
 8004fbe:	e7c4      	b.n	8004f4a <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0xEU;
 8004fc0:	220e      	movs	r2, #14
 8004fc2:	e7c2      	b.n	8004f4a <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0xDU;
 8004fc4:	220d      	movs	r2, #13
 8004fc6:	e7c0      	b.n	8004f4a <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0xCU;
 8004fc8:	220c      	movs	r2, #12
 8004fca:	e7be      	b.n	8004f4a <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0xBU;
 8004fcc:	220b      	movs	r2, #11
 8004fce:	e7bc      	b.n	8004f4a <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0xAU;
 8004fd0:	220a      	movs	r2, #10
 8004fd2:	e7ba      	b.n	8004f4a <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0x9U;
 8004fd4:	2209      	movs	r2, #9
 8004fd6:	e7b8      	b.n	8004f4a <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0x8U;
 8004fd8:	2208      	movs	r2, #8
 8004fda:	e7b6      	b.n	8004f4a <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0x6U;
 8004fdc:	2206      	movs	r2, #6
 8004fde:	e7b4      	b.n	8004f4a <USB_SetTurnaroundTime+0x6>
 8004fe0:	ff275340 	.word	0xff275340
 8004fe4:	000c34ff 	.word	0x000c34ff
 8004fe8:	ff1b1e40 	.word	0xff1b1e40
 8004fec:	000f423f 	.word	0x000f423f
 8004ff0:	ff0bdc00 	.word	0xff0bdc00
 8004ff4:	00124f7f 	.word	0x00124f7f
 8004ff8:	fef98c80 	.word	0xfef98c80
 8004ffc:	0013d620 	.word	0x0013d620
 8005000:	fee5b660 	.word	0xfee5b660
 8005004:	0016e35f 	.word	0x0016e35f
 8005008:	feced300 	.word	0xfeced300
 800500c:	001b7740 	.word	0x001b7740
 8005010:	feb35bc0 	.word	0xfeb35bc0
 8005014:	002191c0 	.word	0x002191c0
 8005018:	fe91ca00 	.word	0xfe91ca00
 800501c:	00387520 	.word	0x00387520
 8005020:	fe5954e0 	.word	0xfe5954e0
 8005024:	00419ce0 	.word	0x00419ce0

08005028 <USB_EnableGlobalInt>:
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8005028:	6883      	ldr	r3, [r0, #8]
 800502a:	f043 0301 	orr.w	r3, r3, #1
 800502e:	6083      	str	r3, [r0, #8]
}
 8005030:	2000      	movs	r0, #0
 8005032:	4770      	bx	lr

08005034 <USB_DisableGlobalInt>:
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8005034:	6883      	ldr	r3, [r0, #8]
 8005036:	f023 0301 	bic.w	r3, r3, #1
 800503a:	6083      	str	r3, [r0, #8]
}
 800503c:	2000      	movs	r0, #0
 800503e:	4770      	bx	lr

08005040 <USB_FlushTxFifo>:
{
 8005040:	b082      	sub	sp, #8
  __IO uint32_t count = 0U;
 8005042:	2300      	movs	r3, #0
 8005044:	9301      	str	r3, [sp, #4]
    count++;
 8005046:	9b01      	ldr	r3, [sp, #4]
 8005048:	3301      	adds	r3, #1
 800504a:	9301      	str	r3, [sp, #4]
    if (count > HAL_USB_TIMEOUT)
 800504c:	9b01      	ldr	r3, [sp, #4]
 800504e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005052:	d815      	bhi.n	8005080 <USB_FlushTxFifo+0x40>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005054:	6903      	ldr	r3, [r0, #16]
 8005056:	2b00      	cmp	r3, #0
 8005058:	daf5      	bge.n	8005046 <USB_FlushTxFifo+0x6>
  count = 0U;
 800505a:	2300      	movs	r3, #0
 800505c:	9301      	str	r3, [sp, #4]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800505e:	0189      	lsls	r1, r1, #6
 8005060:	f041 0120 	orr.w	r1, r1, #32
 8005064:	6101      	str	r1, [r0, #16]
    count++;
 8005066:	9b01      	ldr	r3, [sp, #4]
 8005068:	3301      	adds	r3, #1
 800506a:	9301      	str	r3, [sp, #4]
    if (count > HAL_USB_TIMEOUT)
 800506c:	9b01      	ldr	r3, [sp, #4]
 800506e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005072:	d808      	bhi.n	8005086 <USB_FlushTxFifo+0x46>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8005074:	6903      	ldr	r3, [r0, #16]
 8005076:	f013 0f20 	tst.w	r3, #32
 800507a:	d1f4      	bne.n	8005066 <USB_FlushTxFifo+0x26>
  return HAL_OK;
 800507c:	2000      	movs	r0, #0
 800507e:	e000      	b.n	8005082 <USB_FlushTxFifo+0x42>
      return HAL_TIMEOUT;
 8005080:	2003      	movs	r0, #3
}
 8005082:	b002      	add	sp, #8
 8005084:	4770      	bx	lr
      return HAL_TIMEOUT;
 8005086:	2003      	movs	r0, #3
 8005088:	e7fb      	b.n	8005082 <USB_FlushTxFifo+0x42>

0800508a <USB_FlushRxFifo>:
{
 800508a:	b082      	sub	sp, #8
  __IO uint32_t count = 0U;
 800508c:	2300      	movs	r3, #0
 800508e:	9301      	str	r3, [sp, #4]
    count++;
 8005090:	9b01      	ldr	r3, [sp, #4]
 8005092:	3301      	adds	r3, #1
 8005094:	9301      	str	r3, [sp, #4]
    if (count > HAL_USB_TIMEOUT)
 8005096:	9b01      	ldr	r3, [sp, #4]
 8005098:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800509c:	d813      	bhi.n	80050c6 <USB_FlushRxFifo+0x3c>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800509e:	6903      	ldr	r3, [r0, #16]
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	daf5      	bge.n	8005090 <USB_FlushRxFifo+0x6>
  count = 0U;
 80050a4:	2300      	movs	r3, #0
 80050a6:	9301      	str	r3, [sp, #4]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80050a8:	2310      	movs	r3, #16
 80050aa:	6103      	str	r3, [r0, #16]
    count++;
 80050ac:	9b01      	ldr	r3, [sp, #4]
 80050ae:	3301      	adds	r3, #1
 80050b0:	9301      	str	r3, [sp, #4]
    if (count > HAL_USB_TIMEOUT)
 80050b2:	9b01      	ldr	r3, [sp, #4]
 80050b4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80050b8:	d808      	bhi.n	80050cc <USB_FlushRxFifo+0x42>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80050ba:	6903      	ldr	r3, [r0, #16]
 80050bc:	f013 0f10 	tst.w	r3, #16
 80050c0:	d1f4      	bne.n	80050ac <USB_FlushRxFifo+0x22>
  return HAL_OK;
 80050c2:	2000      	movs	r0, #0
 80050c4:	e000      	b.n	80050c8 <USB_FlushRxFifo+0x3e>
      return HAL_TIMEOUT;
 80050c6:	2003      	movs	r0, #3
}
 80050c8:	b002      	add	sp, #8
 80050ca:	4770      	bx	lr
      return HAL_TIMEOUT;
 80050cc:	2003      	movs	r0, #3
 80050ce:	e7fb      	b.n	80050c8 <USB_FlushRxFifo+0x3e>

080050d0 <USB_SetDevSpeed>:
  USBx_DEVICE->DCFG |= speed;
 80050d0:	f8d0 3800 	ldr.w	r3, [r0, #2048]	@ 0x800
 80050d4:	4319      	orrs	r1, r3
 80050d6:	f8c0 1800 	str.w	r1, [r0, #2048]	@ 0x800
}
 80050da:	2000      	movs	r0, #0
 80050dc:	4770      	bx	lr
	...

080050e0 <USB_DevInit>:
{
 80050e0:	b084      	sub	sp, #16
 80050e2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80050e4:	4604      	mov	r4, r0
 80050e6:	a807      	add	r0, sp, #28
 80050e8:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  for (i = 0U; i < 15U; i++)
 80050ec:	2300      	movs	r3, #0
 80050ee:	e006      	b.n	80050fe <USB_DevInit+0x1e>
    USBx->DIEPTXF[i] = 0U;
 80050f0:	f103 0240 	add.w	r2, r3, #64	@ 0x40
 80050f4:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 80050f8:	2100      	movs	r1, #0
 80050fa:	6051      	str	r1, [r2, #4]
  for (i = 0U; i < 15U; i++)
 80050fc:	3301      	adds	r3, #1
 80050fe:	2b0e      	cmp	r3, #14
 8005100:	d9f6      	bls.n	80050f0 <USB_DevInit+0x10>
  if (cfg.vbus_sensing_enable == 0U)
 8005102:	f89d 6026 	ldrb.w	r6, [sp, #38]	@ 0x26
 8005106:	bb06      	cbnz	r6, 800514a <USB_DevInit+0x6a>
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8005108:	f8d4 3804 	ldr.w	r3, [r4, #2052]	@ 0x804
 800510c:	f043 0302 	orr.w	r3, r3, #2
 8005110:	f8c4 3804 	str.w	r3, [r4, #2052]	@ 0x804
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8005114:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8005116:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800511a:	63a3      	str	r3, [r4, #56]	@ 0x38
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800511c:	6823      	ldr	r3, [r4, #0]
 800511e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005122:	6023      	str	r3, [r4, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8005124:	6823      	ldr	r3, [r4, #0]
 8005126:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800512a:	6023      	str	r3, [r4, #0]
  USBx_PCGCCTL = 0U;
 800512c:	2300      	movs	r3, #0
 800512e:	f8c4 3e00 	str.w	r3, [r4, #3584]	@ 0xe00
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005132:	f89d 3021 	ldrb.w	r3, [sp, #33]	@ 0x21
 8005136:	2b01      	cmp	r3, #1
 8005138:	d111      	bne.n	800515e <USB_DevInit+0x7e>
    if (cfg.speed == USBD_HS_SPEED)
 800513a:	f89d 301f 	ldrb.w	r3, [sp, #31]
 800513e:	b94b      	cbnz	r3, 8005154 <USB_DevInit+0x74>
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8005140:	2100      	movs	r1, #0
 8005142:	4620      	mov	r0, r4
 8005144:	f7ff ffc4 	bl	80050d0 <USB_SetDevSpeed>
 8005148:	e00d      	b.n	8005166 <USB_DevInit+0x86>
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800514a:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800514c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8005150:	63a3      	str	r3, [r4, #56]	@ 0x38
 8005152:	e7eb      	b.n	800512c <USB_DevInit+0x4c>
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8005154:	2101      	movs	r1, #1
 8005156:	4620      	mov	r0, r4
 8005158:	f7ff ffba 	bl	80050d0 <USB_SetDevSpeed>
 800515c:	e003      	b.n	8005166 <USB_DevInit+0x86>
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800515e:	2103      	movs	r1, #3
 8005160:	4620      	mov	r0, r4
 8005162:	f7ff ffb5 	bl	80050d0 <USB_SetDevSpeed>
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8005166:	2110      	movs	r1, #16
 8005168:	4620      	mov	r0, r4
 800516a:	f7ff ff69 	bl	8005040 <USB_FlushTxFifo>
 800516e:	4605      	mov	r5, r0
 8005170:	b100      	cbz	r0, 8005174 <USB_DevInit+0x94>
    ret = HAL_ERROR;
 8005172:	2501      	movs	r5, #1
  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8005174:	4620      	mov	r0, r4
 8005176:	f7ff ff88 	bl	800508a <USB_FlushRxFifo>
 800517a:	b100      	cbz	r0, 800517e <USB_DevInit+0x9e>
    ret = HAL_ERROR;
 800517c:	2501      	movs	r5, #1
  USBx_DEVICE->DIEPMSK = 0U;
 800517e:	f504 6c00 	add.w	ip, r4, #2048	@ 0x800
 8005182:	2300      	movs	r3, #0
 8005184:	f8cc 3010 	str.w	r3, [ip, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8005188:	f8cc 3014 	str.w	r3, [ip, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800518c:	f8cc 301c 	str.w	r3, [ip, #28]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005190:	e00a      	b.n	80051a8 <USB_DevInit+0xc8>
      if (i == 0U)
 8005192:	b9cb      	cbnz	r3, 80051c8 <USB_DevInit+0xe8>
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8005194:	f04f 6000 	mov.w	r0, #134217728	@ 0x8000000
 8005198:	f8c2 0900 	str.w	r0, [r2, #2304]	@ 0x900
    USBx_INEP(i)->DIEPTSIZ = 0U;
 800519c:	2200      	movs	r2, #0
 800519e:	610a      	str	r2, [r1, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80051a0:	f64f 327f 	movw	r2, #64383	@ 0xfb7f
 80051a4:	608a      	str	r2, [r1, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80051a6:	3301      	adds	r3, #1
 80051a8:	f89d 101c 	ldrb.w	r1, [sp, #28]
 80051ac:	4299      	cmp	r1, r3
 80051ae:	d910      	bls.n	80051d2 <USB_DevInit+0xf2>
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80051b0:	eb04 1243 	add.w	r2, r4, r3, lsl #5
 80051b4:	f502 6110 	add.w	r1, r2, #2304	@ 0x900
 80051b8:	f8d2 0900 	ldr.w	r0, [r2, #2304]	@ 0x900
 80051bc:	2800      	cmp	r0, #0
 80051be:	dbe8      	blt.n	8005192 <USB_DevInit+0xb2>
      USBx_INEP(i)->DIEPCTL = 0U;
 80051c0:	2000      	movs	r0, #0
 80051c2:	f8c2 0900 	str.w	r0, [r2, #2304]	@ 0x900
 80051c6:	e7e9      	b.n	800519c <USB_DevInit+0xbc>
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80051c8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80051cc:	f8c2 0900 	str.w	r0, [r2, #2304]	@ 0x900
 80051d0:	e7e4      	b.n	800519c <USB_DevInit+0xbc>
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80051d2:	2300      	movs	r3, #0
 80051d4:	e00a      	b.n	80051ec <USB_DevInit+0x10c>
      if (i == 0U)
 80051d6:	b1bb      	cbz	r3, 8005208 <USB_DevInit+0x128>
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80051d8:	f04f 4790 	mov.w	r7, #1207959552	@ 0x48000000
 80051dc:	f8c2 7b00 	str.w	r7, [r2, #2816]	@ 0xb00
    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80051e0:	2200      	movs	r2, #0
 80051e2:	6102      	str	r2, [r0, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80051e4:	f64f 327f 	movw	r2, #64383	@ 0xfb7f
 80051e8:	6082      	str	r2, [r0, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80051ea:	3301      	adds	r3, #1
 80051ec:	4299      	cmp	r1, r3
 80051ee:	d910      	bls.n	8005212 <USB_DevInit+0x132>
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80051f0:	eb04 1243 	add.w	r2, r4, r3, lsl #5
 80051f4:	f502 6030 	add.w	r0, r2, #2816	@ 0xb00
 80051f8:	f8d2 7b00 	ldr.w	r7, [r2, #2816]	@ 0xb00
 80051fc:	2f00      	cmp	r7, #0
 80051fe:	dbea      	blt.n	80051d6 <USB_DevInit+0xf6>
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8005200:	2700      	movs	r7, #0
 8005202:	f8c2 7b00 	str.w	r7, [r2, #2816]	@ 0xb00
 8005206:	e7eb      	b.n	80051e0 <USB_DevInit+0x100>
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8005208:	f04f 6700 	mov.w	r7, #134217728	@ 0x8000000
 800520c:	f8c2 7b00 	str.w	r7, [r2, #2816]	@ 0xb00
 8005210:	e7e6      	b.n	80051e0 <USB_DevInit+0x100>
  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8005212:	f8dc 3010 	ldr.w	r3, [ip, #16]
 8005216:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800521a:	f8cc 3010 	str.w	r3, [ip, #16]
  USBx->GINTMSK = 0U;
 800521e:	2300      	movs	r3, #0
 8005220:	61a3      	str	r3, [r4, #24]
  USBx->GINTSTS = 0xBFFFFFFFU;
 8005222:	f06f 4380 	mvn.w	r3, #1073741824	@ 0x40000000
 8005226:	6163      	str	r3, [r4, #20]
  if (cfg.dma_enable == 0U)
 8005228:	f89d 301e 	ldrb.w	r3, [sp, #30]
 800522c:	b91b      	cbnz	r3, 8005236 <USB_DevInit+0x156>
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800522e:	69a3      	ldr	r3, [r4, #24]
 8005230:	f043 0310 	orr.w	r3, r3, #16
 8005234:	61a3      	str	r3, [r4, #24]
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8005236:	69a2      	ldr	r2, [r4, #24]
 8005238:	4b0a      	ldr	r3, [pc, #40]	@ (8005264 <USB_DevInit+0x184>)
 800523a:	4313      	orrs	r3, r2
 800523c:	61a3      	str	r3, [r4, #24]
  if (cfg.Sof_enable != 0U)
 800523e:	f89d 3022 	ldrb.w	r3, [sp, #34]	@ 0x22
 8005242:	b11b      	cbz	r3, 800524c <USB_DevInit+0x16c>
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8005244:	69a3      	ldr	r3, [r4, #24]
 8005246:	f043 0308 	orr.w	r3, r3, #8
 800524a:	61a3      	str	r3, [r4, #24]
  if (cfg.vbus_sensing_enable == 1U)
 800524c:	2e01      	cmp	r6, #1
 800524e:	d004      	beq.n	800525a <USB_DevInit+0x17a>
}
 8005250:	4628      	mov	r0, r5
 8005252:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8005256:	b004      	add	sp, #16
 8005258:	4770      	bx	lr
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800525a:	69a2      	ldr	r2, [r4, #24]
 800525c:	4b02      	ldr	r3, [pc, #8]	@ (8005268 <USB_DevInit+0x188>)
 800525e:	4313      	orrs	r3, r2
 8005260:	61a3      	str	r3, [r4, #24]
 8005262:	e7f5      	b.n	8005250 <USB_DevInit+0x170>
 8005264:	803c3800 	.word	0x803c3800
 8005268:	40000004 	.word	0x40000004

0800526c <USB_GetDevSpeed>:
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800526c:	f8d0 3808 	ldr.w	r3, [r0, #2056]	@ 0x808
 8005270:	f003 0306 	and.w	r3, r3, #6
  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8005274:	2b02      	cmp	r3, #2
 8005276:	d004      	beq.n	8005282 <USB_GetDevSpeed+0x16>
 8005278:	2b06      	cmp	r3, #6
 800527a:	d004      	beq.n	8005286 <USB_GetDevSpeed+0x1a>
 800527c:	b92b      	cbnz	r3, 800528a <USB_GetDevSpeed+0x1e>
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800527e:	2000      	movs	r0, #0
 8005280:	4770      	bx	lr
 8005282:	2002      	movs	r0, #2
 8005284:	4770      	bx	lr
 8005286:	2002      	movs	r0, #2
 8005288:	4770      	bx	lr
 800528a:	200f      	movs	r0, #15
}
 800528c:	4770      	bx	lr
	...

08005290 <USB_ActivateEndpoint>:
{
 8005290:	b510      	push	{r4, lr}
  uint32_t epnum = (uint32_t)ep->num;
 8005292:	f891 c000 	ldrb.w	ip, [r1]
  if (ep->is_in == 1U)
 8005296:	784b      	ldrb	r3, [r1, #1]
 8005298:	2b01      	cmp	r3, #1
 800529a:	d021      	beq.n	80052e0 <USB_ActivateEndpoint+0x50>
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800529c:	f500 6e00 	add.w	lr, r0, #2048	@ 0x800
 80052a0:	f8d0 381c 	ldr.w	r3, [r0, #2076]	@ 0x81c
 80052a4:	f00c 040f 	and.w	r4, ip, #15
 80052a8:	2201      	movs	r2, #1
 80052aa:	40a2      	lsls	r2, r4
 80052ac:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80052b0:	f8c0 381c 	str.w	r3, [r0, #2076]	@ 0x81c
    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 80052b4:	eb00 104c 	add.w	r0, r0, ip, lsl #5
 80052b8:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	@ 0xb00
 80052bc:	f413 4f00 	tst.w	r3, #32768	@ 0x8000
 80052c0:	d10c      	bne.n	80052dc <USB_ActivateEndpoint+0x4c>
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80052c2:	f8d0 2b00 	ldr.w	r2, [r0, #2816]	@ 0xb00
 80052c6:	688b      	ldr	r3, [r1, #8]
 80052c8:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 80052cc:	7909      	ldrb	r1, [r1, #4]
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80052ce:	ea43 4381 	orr.w	r3, r3, r1, lsl #18
 80052d2:	431a      	orrs	r2, r3
 80052d4:	4b13      	ldr	r3, [pc, #76]	@ (8005324 <USB_ActivateEndpoint+0x94>)
 80052d6:	4313      	orrs	r3, r2
 80052d8:	f8c0 3b00 	str.w	r3, [r0, #2816]	@ 0xb00
}
 80052dc:	2000      	movs	r0, #0
 80052de:	bd10      	pop	{r4, pc}
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 80052e0:	f8d0 281c 	ldr.w	r2, [r0, #2076]	@ 0x81c
 80052e4:	f00c 0e0f 	and.w	lr, ip, #15
 80052e8:	fa03 f30e 	lsl.w	r3, r3, lr
 80052ec:	b29b      	uxth	r3, r3
 80052ee:	4313      	orrs	r3, r2
 80052f0:	f8c0 381c 	str.w	r3, [r0, #2076]	@ 0x81c
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 80052f4:	eb00 104c 	add.w	r0, r0, ip, lsl #5
 80052f8:	f8d0 3900 	ldr.w	r3, [r0, #2304]	@ 0x900
 80052fc:	f413 4f00 	tst.w	r3, #32768	@ 0x8000
 8005300:	d1ec      	bne.n	80052dc <USB_ActivateEndpoint+0x4c>
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8005302:	f8d0 2900 	ldr.w	r2, [r0, #2304]	@ 0x900
 8005306:	688b      	ldr	r3, [r1, #8]
 8005308:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800530c:	7909      	ldrb	r1, [r1, #4]
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800530e:	ea43 4381 	orr.w	r3, r3, r1, lsl #18
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8005312:	ea43 538c 	orr.w	r3, r3, ip, lsl #22
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8005316:	431a      	orrs	r2, r3
 8005318:	4b02      	ldr	r3, [pc, #8]	@ (8005324 <USB_ActivateEndpoint+0x94>)
 800531a:	4313      	orrs	r3, r2
 800531c:	f8c0 3900 	str.w	r3, [r0, #2304]	@ 0x900
 8005320:	e7dc      	b.n	80052dc <USB_ActivateEndpoint+0x4c>
 8005322:	bf00      	nop
 8005324:	10008000 	.word	0x10008000

08005328 <USB_EPStopXfer>:
{
 8005328:	b410      	push	{r4}
 800532a:	b083      	sub	sp, #12
 800532c:	4602      	mov	r2, r0
  __IO uint32_t count = 0U;
 800532e:	2300      	movs	r3, #0
 8005330:	9301      	str	r3, [sp, #4]
  if (ep->is_in == 1U)
 8005332:	7848      	ldrb	r0, [r1, #1]
 8005334:	2801      	cmp	r0, #1
 8005336:	d00b      	beq.n	8005350 <USB_EPStopXfer+0x28>
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005338:	780b      	ldrb	r3, [r1, #0]
 800533a:	eb02 1343 	add.w	r3, r2, r3, lsl #5
 800533e:	f8d3 0b00 	ldr.w	r0, [r3, #2816]	@ 0xb00
 8005342:	2800      	cmp	r0, #0
 8005344:	db2d      	blt.n	80053a2 <USB_EPStopXfer+0x7a>
  HAL_StatusTypeDef ret = HAL_OK;
 8005346:	2000      	movs	r0, #0
}
 8005348:	b003      	add	sp, #12
 800534a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800534e:	4770      	bx	lr
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005350:	780b      	ldrb	r3, [r1, #0]
 8005352:	eb02 1343 	add.w	r3, r2, r3, lsl #5
 8005356:	f8d3 4900 	ldr.w	r4, [r3, #2304]	@ 0x900
 800535a:	2c00      	cmp	r4, #0
 800535c:	db01      	blt.n	8005362 <USB_EPStopXfer+0x3a>
  HAL_StatusTypeDef ret = HAL_OK;
 800535e:	2000      	movs	r0, #0
 8005360:	e7f2      	b.n	8005348 <USB_EPStopXfer+0x20>
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8005362:	f8d3 4900 	ldr.w	r4, [r3, #2304]	@ 0x900
 8005366:	f044 6400 	orr.w	r4, r4, #134217728	@ 0x8000000
 800536a:	f8c3 4900 	str.w	r4, [r3, #2304]	@ 0x900
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 800536e:	780b      	ldrb	r3, [r1, #0]
 8005370:	eb02 1343 	add.w	r3, r2, r3, lsl #5
 8005374:	f8d3 4900 	ldr.w	r4, [r3, #2304]	@ 0x900
 8005378:	f044 4480 	orr.w	r4, r4, #1073741824	@ 0x40000000
 800537c:	f8c3 4900 	str.w	r4, [r3, #2304]	@ 0x900
        count++;
 8005380:	9b01      	ldr	r3, [sp, #4]
 8005382:	3301      	adds	r3, #1
 8005384:	9301      	str	r3, [sp, #4]
        if (count > 10000U)
 8005386:	9c01      	ldr	r4, [sp, #4]
 8005388:	f242 7310 	movw	r3, #10000	@ 0x2710
 800538c:	429c      	cmp	r4, r3
 800538e:	d8db      	bhi.n	8005348 <USB_EPStopXfer+0x20>
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8005390:	780b      	ldrb	r3, [r1, #0]
 8005392:	eb02 1343 	add.w	r3, r2, r3, lsl #5
 8005396:	f8d3 3900 	ldr.w	r3, [r3, #2304]	@ 0x900
 800539a:	2b00      	cmp	r3, #0
 800539c:	dbf0      	blt.n	8005380 <USB_EPStopXfer+0x58>
  HAL_StatusTypeDef ret = HAL_OK;
 800539e:	2000      	movs	r0, #0
 80053a0:	e7d2      	b.n	8005348 <USB_EPStopXfer+0x20>
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 80053a2:	f8d3 0b00 	ldr.w	r0, [r3, #2816]	@ 0xb00
 80053a6:	f040 6000 	orr.w	r0, r0, #134217728	@ 0x8000000
 80053aa:	f8c3 0b00 	str.w	r0, [r3, #2816]	@ 0xb00
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 80053ae:	780b      	ldrb	r3, [r1, #0]
 80053b0:	eb02 1343 	add.w	r3, r2, r3, lsl #5
 80053b4:	f8d3 0b00 	ldr.w	r0, [r3, #2816]	@ 0xb00
 80053b8:	f040 4080 	orr.w	r0, r0, #1073741824	@ 0x40000000
 80053bc:	f8c3 0b00 	str.w	r0, [r3, #2816]	@ 0xb00
        count++;
 80053c0:	9b01      	ldr	r3, [sp, #4]
 80053c2:	3301      	adds	r3, #1
 80053c4:	9301      	str	r3, [sp, #4]
        if (count > 10000U)
 80053c6:	9801      	ldr	r0, [sp, #4]
 80053c8:	f242 7310 	movw	r3, #10000	@ 0x2710
 80053cc:	4298      	cmp	r0, r3
 80053ce:	d808      	bhi.n	80053e2 <USB_EPStopXfer+0xba>
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 80053d0:	780b      	ldrb	r3, [r1, #0]
 80053d2:	eb02 1343 	add.w	r3, r2, r3, lsl #5
 80053d6:	f8d3 3b00 	ldr.w	r3, [r3, #2816]	@ 0xb00
 80053da:	2b00      	cmp	r3, #0
 80053dc:	dbf0      	blt.n	80053c0 <USB_EPStopXfer+0x98>
  HAL_StatusTypeDef ret = HAL_OK;
 80053de:	2000      	movs	r0, #0
 80053e0:	e7b2      	b.n	8005348 <USB_EPStopXfer+0x20>
          ret = HAL_ERROR;
 80053e2:	2001      	movs	r0, #1
 80053e4:	e7b0      	b.n	8005348 <USB_EPStopXfer+0x20>

080053e6 <USB_WritePacket>:
{
 80053e6:	b510      	push	{r4, lr}
 80053e8:	f89d 4008 	ldrb.w	r4, [sp, #8]
  if (dma == 0U)
 80053ec:	b984      	cbnz	r4, 8005410 <USB_WritePacket+0x2a>
    count32b = ((uint32_t)len + 3U) / 4U;
 80053ee:	3303      	adds	r3, #3
 80053f0:	ea4f 0e93 	mov.w	lr, r3, lsr #2
    for (i = 0U; i < count32b; i++)
 80053f4:	f04f 0c00 	mov.w	ip, #0
 80053f8:	e008      	b.n	800540c <USB_WritePacket+0x26>
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 80053fa:	eb00 3302 	add.w	r3, r0, r2, lsl #12
 80053fe:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005402:	f851 4b04 	ldr.w	r4, [r1], #4
 8005406:	601c      	str	r4, [r3, #0]
    for (i = 0U; i < count32b; i++)
 8005408:	f10c 0c01 	add.w	ip, ip, #1
 800540c:	45f4      	cmp	ip, lr
 800540e:	d3f4      	bcc.n	80053fa <USB_WritePacket+0x14>
}
 8005410:	2000      	movs	r0, #0
 8005412:	bd10      	pop	{r4, pc}

08005414 <USB_EPStartXfer>:
{
 8005414:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005416:	b083      	sub	sp, #12
  uint32_t epnum = (uint32_t)ep->num;
 8005418:	780c      	ldrb	r4, [r1, #0]
  if (ep->is_in == 1U)
 800541a:	784b      	ldrb	r3, [r1, #1]
 800541c:	2b01      	cmp	r3, #1
 800541e:	d02d      	beq.n	800547c <USB_EPStartXfer+0x68>
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8005420:	eb00 1c44 	add.w	ip, r0, r4, lsl #5
 8005424:	f50c 6330 	add.w	r3, ip, #2816	@ 0xb00
 8005428:	691d      	ldr	r5, [r3, #16]
 800542a:	f36f 0512 	bfc	r5, #0, #19
 800542e:	611d      	str	r5, [r3, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8005430:	691d      	ldr	r5, [r3, #16]
 8005432:	f36f 45dc 	bfc	r5, #19, #10
 8005436:	611d      	str	r5, [r3, #16]
    if (epnum == 0U)
 8005438:	2c00      	cmp	r4, #0
 800543a:	f040 80ce 	bne.w	80055da <USB_EPStartXfer+0x1c6>
      if (ep->xfer_len > 0U)
 800543e:	690c      	ldr	r4, [r1, #16]
 8005440:	b10c      	cbz	r4, 8005446 <USB_EPStartXfer+0x32>
        ep->xfer_len = ep->maxpacket;
 8005442:	688c      	ldr	r4, [r1, #8]
 8005444:	610c      	str	r4, [r1, #16]
      ep->xfer_size = ep->maxpacket;
 8005446:	688c      	ldr	r4, [r1, #8]
 8005448:	620c      	str	r4, [r1, #32]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800544a:	691d      	ldr	r5, [r3, #16]
 800544c:	f3c4 0412 	ubfx	r4, r4, #0, #19
 8005450:	432c      	orrs	r4, r5
 8005452:	611c      	str	r4, [r3, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8005454:	691c      	ldr	r4, [r3, #16]
 8005456:	f444 2400 	orr.w	r4, r4, #524288	@ 0x80000
 800545a:	611c      	str	r4, [r3, #16]
    if (dma == 1U)
 800545c:	2a01      	cmp	r2, #1
 800545e:	f000 80df 	beq.w	8005620 <USB_EPStartXfer+0x20c>
    if (ep->type == EP_TYPE_ISOC)
 8005462:	790b      	ldrb	r3, [r1, #4]
 8005464:	2b01      	cmp	r3, #1
 8005466:	f000 80e1 	beq.w	800562c <USB_EPStartXfer+0x218>
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800546a:	f8dc 3b00 	ldr.w	r3, [ip, #2816]	@ 0xb00
 800546e:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8005472:	f8cc 3b00 	str.w	r3, [ip, #2816]	@ 0xb00
}
 8005476:	2000      	movs	r0, #0
 8005478:	b003      	add	sp, #12
 800547a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if (ep->xfer_len == 0U)
 800547c:	690b      	ldr	r3, [r1, #16]
 800547e:	bb73      	cbnz	r3, 80054de <USB_EPStartXfer+0xca>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8005480:	eb00 1344 	add.w	r3, r0, r4, lsl #5
 8005484:	f8d3 5910 	ldr.w	r5, [r3, #2320]	@ 0x910
 8005488:	f36f 45dc 	bfc	r5, #19, #10
 800548c:	f8c3 5910 	str.w	r5, [r3, #2320]	@ 0x910
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8005490:	f8d3 5910 	ldr.w	r5, [r3, #2320]	@ 0x910
 8005494:	f445 2500 	orr.w	r5, r5, #524288	@ 0x80000
 8005498:	f8c3 5910 	str.w	r5, [r3, #2320]	@ 0x910
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800549c:	f8d3 5910 	ldr.w	r5, [r3, #2320]	@ 0x910
 80054a0:	f36f 0512 	bfc	r5, #0, #19
 80054a4:	f8c3 5910 	str.w	r5, [r3, #2320]	@ 0x910
    if (dma == 1U)
 80054a8:	2a01      	cmp	r2, #1
 80054aa:	d054      	beq.n	8005556 <USB_EPStartXfer+0x142>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80054ac:	eb00 1444 	add.w	r4, r0, r4, lsl #5
 80054b0:	f8d4 3900 	ldr.w	r3, [r4, #2304]	@ 0x900
 80054b4:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80054b8:	f8c4 3900 	str.w	r3, [r4, #2304]	@ 0x900
      if (ep->type != EP_TYPE_ISOC)
 80054bc:	790b      	ldrb	r3, [r1, #4]
 80054be:	2b01      	cmp	r3, #1
 80054c0:	d072      	beq.n	80055a8 <USB_EPStartXfer+0x194>
        if (ep->xfer_len > 0U)
 80054c2:	690b      	ldr	r3, [r1, #16]
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	d0d6      	beq.n	8005476 <USB_EPStartXfer+0x62>
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80054c8:	f8d0 3834 	ldr.w	r3, [r0, #2100]	@ 0x834
 80054cc:	7809      	ldrb	r1, [r1, #0]
 80054ce:	f001 010f 	and.w	r1, r1, #15
 80054d2:	2201      	movs	r2, #1
 80054d4:	408a      	lsls	r2, r1
 80054d6:	4313      	orrs	r3, r2
 80054d8:	f8c0 3834 	str.w	r3, [r0, #2100]	@ 0x834
 80054dc:	e7cb      	b.n	8005476 <USB_EPStartXfer+0x62>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80054de:	eb00 1344 	add.w	r3, r0, r4, lsl #5
 80054e2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80054e6:	691d      	ldr	r5, [r3, #16]
 80054e8:	f36f 0512 	bfc	r5, #0, #19
 80054ec:	611d      	str	r5, [r3, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80054ee:	691d      	ldr	r5, [r3, #16]
 80054f0:	f36f 45dc 	bfc	r5, #19, #10
 80054f4:	611d      	str	r5, [r3, #16]
      if (epnum == 0U)
 80054f6:	b984      	cbnz	r4, 800551a <USB_EPStartXfer+0x106>
        if (ep->xfer_len > ep->maxpacket)
 80054f8:	690e      	ldr	r6, [r1, #16]
 80054fa:	688d      	ldr	r5, [r1, #8]
 80054fc:	42ae      	cmp	r6, r5
 80054fe:	d900      	bls.n	8005502 <USB_EPStartXfer+0xee>
          ep->xfer_len = ep->maxpacket;
 8005500:	610d      	str	r5, [r1, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8005502:	691d      	ldr	r5, [r3, #16]
 8005504:	f445 2500 	orr.w	r5, r5, #524288	@ 0x80000
 8005508:	611d      	str	r5, [r3, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800550a:	691d      	ldr	r5, [r3, #16]
 800550c:	690e      	ldr	r6, [r1, #16]
 800550e:	f3c6 0c12 	ubfx	ip, r6, #0, #19
 8005512:	ea45 050c 	orr.w	r5, r5, ip
 8005516:	611d      	str	r5, [r3, #16]
 8005518:	e7c6      	b.n	80054a8 <USB_EPStartXfer+0x94>
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800551a:	690d      	ldr	r5, [r1, #16]
 800551c:	688e      	ldr	r6, [r1, #8]
 800551e:	4435      	add	r5, r6
 8005520:	3d01      	subs	r5, #1
 8005522:	fbb5 f5f6 	udiv	r5, r5, r6
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 8005526:	691e      	ldr	r6, [r3, #16]
 8005528:	fa1f fc85 	uxth.w	ip, r5
 800552c:	4f49      	ldr	r7, [pc, #292]	@ (8005654 <USB_EPStartXfer+0x240>)
 800552e:	ea07 45c5 	and.w	r5, r7, r5, lsl #19
 8005532:	4335      	orrs	r5, r6
 8005534:	611d      	str	r5, [r3, #16]
        if (ep->type == EP_TYPE_ISOC)
 8005536:	790d      	ldrb	r5, [r1, #4]
 8005538:	2d01      	cmp	r5, #1
 800553a:	d1e6      	bne.n	800550a <USB_EPStartXfer+0xf6>
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800553c:	691d      	ldr	r5, [r3, #16]
 800553e:	f025 45c0 	bic.w	r5, r5, #1610612736	@ 0x60000000
 8005542:	611d      	str	r5, [r3, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 8005544:	691d      	ldr	r5, [r3, #16]
 8005546:	ea4f 7c4c 	mov.w	ip, ip, lsl #29
 800554a:	f00c 4cc0 	and.w	ip, ip, #1610612736	@ 0x60000000
 800554e:	ea45 050c 	orr.w	r5, r5, ip
 8005552:	611d      	str	r5, [r3, #16]
 8005554:	e7d9      	b.n	800550a <USB_EPStartXfer+0xf6>
      if ((uint32_t)ep->dma_addr != 0U)
 8005556:	69cb      	ldr	r3, [r1, #28]
 8005558:	b11b      	cbz	r3, 8005562 <USB_EPStartXfer+0x14e>
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800555a:	eb00 1244 	add.w	r2, r0, r4, lsl #5
 800555e:	f8c2 3914 	str.w	r3, [r2, #2324]	@ 0x914
      if (ep->type == EP_TYPE_ISOC)
 8005562:	790b      	ldrb	r3, [r1, #4]
 8005564:	2b01      	cmp	r3, #1
 8005566:	d008      	beq.n	800557a <USB_EPStartXfer+0x166>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8005568:	eb00 1444 	add.w	r4, r0, r4, lsl #5
 800556c:	f8d4 3900 	ldr.w	r3, [r4, #2304]	@ 0x900
 8005570:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8005574:	f8c4 3900 	str.w	r3, [r4, #2304]	@ 0x900
 8005578:	e77d      	b.n	8005476 <USB_EPStartXfer+0x62>
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800557a:	f8d0 3808 	ldr.w	r3, [r0, #2056]	@ 0x808
 800557e:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8005582:	d108      	bne.n	8005596 <USB_EPStartXfer+0x182>
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8005584:	eb00 1244 	add.w	r2, r0, r4, lsl #5
 8005588:	f8d2 3900 	ldr.w	r3, [r2, #2304]	@ 0x900
 800558c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8005590:	f8c2 3900 	str.w	r3, [r2, #2304]	@ 0x900
 8005594:	e7e8      	b.n	8005568 <USB_EPStartXfer+0x154>
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8005596:	eb00 1244 	add.w	r2, r0, r4, lsl #5
 800559a:	f8d2 3900 	ldr.w	r3, [r2, #2304]	@ 0x900
 800559e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80055a2:	f8c2 3900 	str.w	r3, [r2, #2304]	@ 0x900
 80055a6:	e7df      	b.n	8005568 <USB_EPStartXfer+0x154>
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80055a8:	f8d0 3808 	ldr.w	r3, [r0, #2056]	@ 0x808
 80055ac:	f413 7f80 	tst.w	r3, #256	@ 0x100
 80055b0:	d10c      	bne.n	80055cc <USB_EPStartXfer+0x1b8>
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80055b2:	f8d4 3900 	ldr.w	r3, [r4, #2304]	@ 0x900
 80055b6:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80055ba:	f8c4 3900 	str.w	r3, [r4, #2304]	@ 0x900
        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 80055be:	9200      	str	r2, [sp, #0]
 80055c0:	8a0b      	ldrh	r3, [r1, #16]
 80055c2:	780a      	ldrb	r2, [r1, #0]
 80055c4:	68c9      	ldr	r1, [r1, #12]
 80055c6:	f7ff ff0e 	bl	80053e6 <USB_WritePacket>
 80055ca:	e754      	b.n	8005476 <USB_EPStartXfer+0x62>
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80055cc:	f8d4 3900 	ldr.w	r3, [r4, #2304]	@ 0x900
 80055d0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80055d4:	f8c4 3900 	str.w	r3, [r4, #2304]	@ 0x900
 80055d8:	e7f1      	b.n	80055be <USB_EPStartXfer+0x1aa>
      if (ep->xfer_len == 0U)
 80055da:	690c      	ldr	r4, [r1, #16]
 80055dc:	b954      	cbnz	r4, 80055f4 <USB_EPStartXfer+0x1e0>
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 80055de:	691c      	ldr	r4, [r3, #16]
 80055e0:	688d      	ldr	r5, [r1, #8]
 80055e2:	f3c5 0512 	ubfx	r5, r5, #0, #19
 80055e6:	432c      	orrs	r4, r5
 80055e8:	611c      	str	r4, [r3, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80055ea:	691c      	ldr	r4, [r3, #16]
 80055ec:	f444 2400 	orr.w	r4, r4, #524288	@ 0x80000
 80055f0:	611c      	str	r4, [r3, #16]
 80055f2:	e733      	b.n	800545c <USB_EPStartXfer+0x48>
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80055f4:	688d      	ldr	r5, [r1, #8]
 80055f6:	442c      	add	r4, r5
 80055f8:	3c01      	subs	r4, #1
 80055fa:	fbb4 f4f5 	udiv	r4, r4, r5
        ep->xfer_size = ep->maxpacket * pktcnt;
 80055fe:	b2a4      	uxth	r4, r4
 8005600:	fb04 f505 	mul.w	r5, r4, r5
 8005604:	620d      	str	r5, [r1, #32]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8005606:	691d      	ldr	r5, [r3, #16]
 8005608:	4e12      	ldr	r6, [pc, #72]	@ (8005654 <USB_EPStartXfer+0x240>)
 800560a:	ea06 44c4 	and.w	r4, r6, r4, lsl #19
 800560e:	432c      	orrs	r4, r5
 8005610:	611c      	str	r4, [r3, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8005612:	691c      	ldr	r4, [r3, #16]
 8005614:	6a0d      	ldr	r5, [r1, #32]
 8005616:	f3c5 0512 	ubfx	r5, r5, #0, #19
 800561a:	432c      	orrs	r4, r5
 800561c:	611c      	str	r4, [r3, #16]
 800561e:	e71d      	b.n	800545c <USB_EPStartXfer+0x48>
      if ((uint32_t)ep->xfer_buff != 0U)
 8005620:	68ca      	ldr	r2, [r1, #12]
 8005622:	2a00      	cmp	r2, #0
 8005624:	f43f af1d 	beq.w	8005462 <USB_EPStartXfer+0x4e>
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8005628:	615a      	str	r2, [r3, #20]
 800562a:	e71a      	b.n	8005462 <USB_EPStartXfer+0x4e>
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800562c:	f8d0 3808 	ldr.w	r3, [r0, #2056]	@ 0x808
 8005630:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8005634:	d106      	bne.n	8005644 <USB_EPStartXfer+0x230>
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8005636:	f8dc 3b00 	ldr.w	r3, [ip, #2816]	@ 0xb00
 800563a:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800563e:	f8cc 3b00 	str.w	r3, [ip, #2816]	@ 0xb00
 8005642:	e712      	b.n	800546a <USB_EPStartXfer+0x56>
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8005644:	f8dc 3b00 	ldr.w	r3, [ip, #2816]	@ 0xb00
 8005648:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800564c:	f8cc 3b00 	str.w	r3, [ip, #2816]	@ 0xb00
 8005650:	e70b      	b.n	800546a <USB_EPStartXfer+0x56>
 8005652:	bf00      	nop
 8005654:	1ff80000 	.word	0x1ff80000

08005658 <USB_ReadPacket>:
{
 8005658:	b510      	push	{r4, lr}
 800565a:	4684      	mov	ip, r0
 800565c:	4608      	mov	r0, r1
  uint32_t count32b = (uint32_t)len >> 2U;
 800565e:	ea4f 0e92 	mov.w	lr, r2, lsr #2
  uint16_t remaining_bytes = len % 4U;
 8005662:	f002 0203 	and.w	r2, r2, #3
  for (i = 0U; i < count32b; i++)
 8005666:	2300      	movs	r3, #0
 8005668:	e005      	b.n	8005676 <USB_ReadPacket+0x1e>
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800566a:	f50c 5180 	add.w	r1, ip, #4096	@ 0x1000
 800566e:	6809      	ldr	r1, [r1, #0]
 8005670:	f840 1b04 	str.w	r1, [r0], #4
  for (i = 0U; i < count32b; i++)
 8005674:	3301      	adds	r3, #1
 8005676:	4573      	cmp	r3, lr
 8005678:	d3f7      	bcc.n	800566a <USB_ReadPacket+0x12>
  if (remaining_bytes != 0U)
 800567a:	b17a      	cbz	r2, 800569c <USB_ReadPacket+0x44>
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800567c:	f50c 5c80 	add.w	ip, ip, #4096	@ 0x1000
 8005680:	f8dc 4000 	ldr.w	r4, [ip]
    i = 0U;
 8005684:	2100      	movs	r1, #0
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8005686:	b2cb      	uxtb	r3, r1
 8005688:	00db      	lsls	r3, r3, #3
 800568a:	fa24 f303 	lsr.w	r3, r4, r3
 800568e:	f800 3b01 	strb.w	r3, [r0], #1
      i++;
 8005692:	3101      	adds	r1, #1
      remaining_bytes--;
 8005694:	3a01      	subs	r2, #1
 8005696:	b292      	uxth	r2, r2
    } while (remaining_bytes != 0U);
 8005698:	2a00      	cmp	r2, #0
 800569a:	d1f4      	bne.n	8005686 <USB_ReadPacket+0x2e>
}
 800569c:	bd10      	pop	{r4, pc}

0800569e <USB_EPSetStall>:
  uint32_t epnum = (uint32_t)ep->num;
 800569e:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
 80056a0:	784a      	ldrb	r2, [r1, #1]
 80056a2:	2a01      	cmp	r2, #1
 80056a4:	d014      	beq.n	80056d0 <USB_EPSetStall+0x32>
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 80056a6:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 80056aa:	f8d0 2b00 	ldr.w	r2, [r0, #2816]	@ 0xb00
 80056ae:	2a00      	cmp	r2, #0
 80056b0:	db06      	blt.n	80056c0 <USB_EPSetStall+0x22>
 80056b2:	b12b      	cbz	r3, 80056c0 <USB_EPSetStall+0x22>
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 80056b4:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	@ 0xb00
 80056b8:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80056bc:	f8c0 3b00 	str.w	r3, [r0, #2816]	@ 0xb00
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 80056c0:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	@ 0xb00
 80056c4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80056c8:	f8c0 3b00 	str.w	r3, [r0, #2816]	@ 0xb00
}
 80056cc:	2000      	movs	r0, #0
 80056ce:	4770      	bx	lr
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 80056d0:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 80056d4:	f8d0 2900 	ldr.w	r2, [r0, #2304]	@ 0x900
 80056d8:	2a00      	cmp	r2, #0
 80056da:	db06      	blt.n	80056ea <USB_EPSetStall+0x4c>
 80056dc:	b12b      	cbz	r3, 80056ea <USB_EPSetStall+0x4c>
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 80056de:	f8d0 3900 	ldr.w	r3, [r0, #2304]	@ 0x900
 80056e2:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80056e6:	f8c0 3900 	str.w	r3, [r0, #2304]	@ 0x900
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 80056ea:	f8d0 3900 	ldr.w	r3, [r0, #2304]	@ 0x900
 80056ee:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80056f2:	f8c0 3900 	str.w	r3, [r0, #2304]	@ 0x900
 80056f6:	e7e9      	b.n	80056cc <USB_EPSetStall+0x2e>

080056f8 <USB_EPClearStall>:
  uint32_t epnum = (uint32_t)ep->num;
 80056f8:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
 80056fa:	784a      	ldrb	r2, [r1, #1]
 80056fc:	2a01      	cmp	r2, #1
 80056fe:	d00e      	beq.n	800571e <USB_EPClearStall+0x26>
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8005700:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 8005704:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	@ 0xb00
 8005708:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800570c:	f8c0 3b00 	str.w	r3, [r0, #2816]	@ 0xb00
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8005710:	790b      	ldrb	r3, [r1, #4]
 8005712:	3b02      	subs	r3, #2
 8005714:	b2db      	uxtb	r3, r3
 8005716:	2b01      	cmp	r3, #1
 8005718:	d915      	bls.n	8005746 <USB_EPClearStall+0x4e>
}
 800571a:	2000      	movs	r0, #0
 800571c:	4770      	bx	lr
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800571e:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 8005722:	f8d0 3900 	ldr.w	r3, [r0, #2304]	@ 0x900
 8005726:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800572a:	f8c0 3900 	str.w	r3, [r0, #2304]	@ 0x900
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800572e:	790b      	ldrb	r3, [r1, #4]
 8005730:	3b02      	subs	r3, #2
 8005732:	b2db      	uxtb	r3, r3
 8005734:	2b01      	cmp	r3, #1
 8005736:	d8f0      	bhi.n	800571a <USB_EPClearStall+0x22>
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8005738:	f8d0 3900 	ldr.w	r3, [r0, #2304]	@ 0x900
 800573c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005740:	f8c0 3900 	str.w	r3, [r0, #2304]	@ 0x900
 8005744:	e7e9      	b.n	800571a <USB_EPClearStall+0x22>
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8005746:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	@ 0xb00
 800574a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800574e:	f8c0 3b00 	str.w	r3, [r0, #2816]	@ 0xb00
 8005752:	e7e2      	b.n	800571a <USB_EPClearStall+0x22>

08005754 <USB_SetDevAddress>:
  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8005754:	f8d0 3800 	ldr.w	r3, [r0, #2048]	@ 0x800
 8005758:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800575c:	f8c0 3800 	str.w	r3, [r0, #2048]	@ 0x800
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8005760:	f8d0 3800 	ldr.w	r3, [r0, #2048]	@ 0x800
 8005764:	0109      	lsls	r1, r1, #4
 8005766:	f401 61fe 	and.w	r1, r1, #2032	@ 0x7f0
 800576a:	430b      	orrs	r3, r1
 800576c:	f8c0 3800 	str.w	r3, [r0, #2048]	@ 0x800
}
 8005770:	2000      	movs	r0, #0
 8005772:	4770      	bx	lr

08005774 <USB_DevConnect>:
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8005774:	f8d0 3e00 	ldr.w	r3, [r0, #3584]	@ 0xe00
 8005778:	f023 0303 	bic.w	r3, r3, #3
 800577c:	f8c0 3e00 	str.w	r3, [r0, #3584]	@ 0xe00
  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8005780:	f8d0 3804 	ldr.w	r3, [r0, #2052]	@ 0x804
 8005784:	f023 0302 	bic.w	r3, r3, #2
 8005788:	f8c0 3804 	str.w	r3, [r0, #2052]	@ 0x804
}
 800578c:	2000      	movs	r0, #0
 800578e:	4770      	bx	lr

08005790 <USB_DevDisconnect>:
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8005790:	f8d0 3e00 	ldr.w	r3, [r0, #3584]	@ 0xe00
 8005794:	f023 0303 	bic.w	r3, r3, #3
 8005798:	f8c0 3e00 	str.w	r3, [r0, #3584]	@ 0xe00
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800579c:	f8d0 3804 	ldr.w	r3, [r0, #2052]	@ 0x804
 80057a0:	f043 0302 	orr.w	r3, r3, #2
 80057a4:	f8c0 3804 	str.w	r3, [r0, #2052]	@ 0x804
}
 80057a8:	2000      	movs	r0, #0
 80057aa:	4770      	bx	lr

080057ac <USB_ReadInterrupts>:
  tmpreg = USBx->GINTSTS;
 80057ac:	6942      	ldr	r2, [r0, #20]
  tmpreg &= USBx->GINTMSK;
 80057ae:	6980      	ldr	r0, [r0, #24]
}
 80057b0:	4010      	ands	r0, r2
 80057b2:	4770      	bx	lr

080057b4 <USB_ReadDevAllOutEpInterrupt>:
  tmpreg  = USBx_DEVICE->DAINT;
 80057b4:	f8d0 3818 	ldr.w	r3, [r0, #2072]	@ 0x818
 80057b8:	f500 6000 	add.w	r0, r0, #2048	@ 0x800
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80057bc:	69c0      	ldr	r0, [r0, #28]
 80057be:	4018      	ands	r0, r3
}
 80057c0:	0c00      	lsrs	r0, r0, #16
 80057c2:	4770      	bx	lr

080057c4 <USB_ReadDevAllInEpInterrupt>:
  tmpreg  = USBx_DEVICE->DAINT;
 80057c4:	f8d0 3818 	ldr.w	r3, [r0, #2072]	@ 0x818
 80057c8:	f500 6000 	add.w	r0, r0, #2048	@ 0x800
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80057cc:	69c0      	ldr	r0, [r0, #28]
 80057ce:	4018      	ands	r0, r3
}
 80057d0:	b280      	uxth	r0, r0
 80057d2:	4770      	bx	lr

080057d4 <USB_ReadDevOutEPInterrupt>:
  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 80057d4:	eb00 1141 	add.w	r1, r0, r1, lsl #5
 80057d8:	f8d1 2b08 	ldr.w	r2, [r1, #2824]	@ 0xb08
  tmpreg &= USBx_DEVICE->DOEPMSK;
 80057dc:	f500 6000 	add.w	r0, r0, #2048	@ 0x800
 80057e0:	6940      	ldr	r0, [r0, #20]
}
 80057e2:	4010      	ands	r0, r2
 80057e4:	4770      	bx	lr

080057e6 <USB_ReadDevInEPInterrupt>:
  msk = USBx_DEVICE->DIEPMSK;
 80057e6:	f8d0 2810 	ldr.w	r2, [r0, #2064]	@ 0x810
  emp = USBx_DEVICE->DIEPEMPMSK;
 80057ea:	f8d0 3834 	ldr.w	r3, [r0, #2100]	@ 0x834
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 80057ee:	f001 0c0f 	and.w	ip, r1, #15
 80057f2:	fa23 f30c 	lsr.w	r3, r3, ip
 80057f6:	01db      	lsls	r3, r3, #7
 80057f8:	b2db      	uxtb	r3, r3
 80057fa:	4313      	orrs	r3, r2
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 80057fc:	eb00 1041 	add.w	r0, r0, r1, lsl #5
 8005800:	f500 6010 	add.w	r0, r0, #2304	@ 0x900
 8005804:	6880      	ldr	r0, [r0, #8]
}
 8005806:	4018      	ands	r0, r3
 8005808:	4770      	bx	lr

0800580a <USB_GetMode>:
  return ((USBx->GINTSTS) & 0x1U);
 800580a:	6940      	ldr	r0, [r0, #20]
}
 800580c:	f000 0001 	and.w	r0, r0, #1
 8005810:	4770      	bx	lr

08005812 <USB_SetCurrentMode>:
{
 8005812:	b538      	push	{r3, r4, r5, lr}
 8005814:	4605      	mov	r5, r0
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8005816:	68c3      	ldr	r3, [r0, #12]
 8005818:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 800581c:	60c3      	str	r3, [r0, #12]
  if (mode == USB_HOST_MODE)
 800581e:	2901      	cmp	r1, #1
 8005820:	d013      	beq.n	800584a <USB_SetCurrentMode+0x38>
  else if (mode == USB_DEVICE_MODE)
 8005822:	bb19      	cbnz	r1, 800586c <USB_SetCurrentMode+0x5a>
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8005824:	68c3      	ldr	r3, [r0, #12]
 8005826:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800582a:	60c3      	str	r3, [r0, #12]
  uint32_t ms = 0U;
 800582c:	2400      	movs	r4, #0
      HAL_Delay(10U);
 800582e:	200a      	movs	r0, #10
 8005830:	f7fb fc34 	bl	800109c <HAL_Delay>
      ms += 10U;
 8005834:	340a      	adds	r4, #10
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8005836:	4628      	mov	r0, r5
 8005838:	f7ff ffe7 	bl	800580a <USB_GetMode>
 800583c:	b108      	cbz	r0, 8005842 <USB_SetCurrentMode+0x30>
 800583e:	2cc7      	cmp	r4, #199	@ 0xc7
 8005840:	d9f5      	bls.n	800582e <USB_SetCurrentMode+0x1c>
  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8005842:	2cc8      	cmp	r4, #200	@ 0xc8
 8005844:	d014      	beq.n	8005870 <USB_SetCurrentMode+0x5e>
  return HAL_OK;
 8005846:	2000      	movs	r0, #0
}
 8005848:	bd38      	pop	{r3, r4, r5, pc}
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800584a:	68c3      	ldr	r3, [r0, #12]
 800584c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8005850:	60c3      	str	r3, [r0, #12]
  uint32_t ms = 0U;
 8005852:	2400      	movs	r4, #0
      HAL_Delay(10U);
 8005854:	200a      	movs	r0, #10
 8005856:	f7fb fc21 	bl	800109c <HAL_Delay>
      ms += 10U;
 800585a:	340a      	adds	r4, #10
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800585c:	4628      	mov	r0, r5
 800585e:	f7ff ffd4 	bl	800580a <USB_GetMode>
 8005862:	2801      	cmp	r0, #1
 8005864:	d0ed      	beq.n	8005842 <USB_SetCurrentMode+0x30>
 8005866:	2cc7      	cmp	r4, #199	@ 0xc7
 8005868:	d9f4      	bls.n	8005854 <USB_SetCurrentMode+0x42>
 800586a:	e7ea      	b.n	8005842 <USB_SetCurrentMode+0x30>
    return HAL_ERROR;
 800586c:	2001      	movs	r0, #1
 800586e:	e7eb      	b.n	8005848 <USB_SetCurrentMode+0x36>
    return HAL_ERROR;
 8005870:	2001      	movs	r0, #1
 8005872:	e7e9      	b.n	8005848 <USB_SetCurrentMode+0x36>

08005874 <USB_ActivateSetup>:
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8005874:	f8d0 3900 	ldr.w	r3, [r0, #2304]	@ 0x900
 8005878:	f36f 030a 	bfc	r3, #0, #11
 800587c:	f8c0 3900 	str.w	r3, [r0, #2304]	@ 0x900
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8005880:	f8d0 3804 	ldr.w	r3, [r0, #2052]	@ 0x804
 8005884:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005888:	f8c0 3804 	str.w	r3, [r0, #2052]	@ 0x804
}
 800588c:	2000      	movs	r0, #0
 800588e:	4770      	bx	lr

08005890 <USB_EP0_OutStart>:
{
 8005890:	b410      	push	{r4}
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8005892:	6c04      	ldr	r4, [r0, #64]	@ 0x40
  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8005894:	4b15      	ldr	r3, [pc, #84]	@ (80058ec <USB_EP0_OutStart+0x5c>)
 8005896:	429c      	cmp	r4, r3
 8005898:	d903      	bls.n	80058a2 <USB_EP0_OutStart+0x12>
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800589a:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	@ 0xb00
 800589e:	2b00      	cmp	r3, #0
 80058a0:	db16      	blt.n	80058d0 <USB_EP0_OutStart+0x40>
  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 80058a2:	2400      	movs	r4, #0
 80058a4:	f8c0 4b10 	str.w	r4, [r0, #2832]	@ 0xb10
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80058a8:	f8d0 4b10 	ldr.w	r4, [r0, #2832]	@ 0xb10
 80058ac:	f444 2400 	orr.w	r4, r4, #524288	@ 0x80000
 80058b0:	f8c0 4b10 	str.w	r4, [r0, #2832]	@ 0xb10
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 80058b4:	f8d0 4b10 	ldr.w	r4, [r0, #2832]	@ 0xb10
 80058b8:	f044 0418 	orr.w	r4, r4, #24
 80058bc:	f8c0 4b10 	str.w	r4, [r0, #2832]	@ 0xb10
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 80058c0:	f8d0 4b10 	ldr.w	r4, [r0, #2832]	@ 0xb10
 80058c4:	f044 44c0 	orr.w	r4, r4, #1610612736	@ 0x60000000
 80058c8:	f8c0 4b10 	str.w	r4, [r0, #2832]	@ 0xb10
  if (dma == 1U)
 80058cc:	2901      	cmp	r1, #1
 80058ce:	d003      	beq.n	80058d8 <USB_EP0_OutStart+0x48>
}
 80058d0:	2000      	movs	r0, #0
 80058d2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80058d6:	4770      	bx	lr
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 80058d8:	f8c0 2b14 	str.w	r2, [r0, #2836]	@ 0xb14
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 80058dc:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	@ 0xb00
 80058e0:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 80058e4:	f8c0 3b00 	str.w	r3, [r0, #2816]	@ 0xb00
 80058e8:	e7f2      	b.n	80058d0 <USB_EP0_OutStart+0x40>
 80058ea:	bf00      	nop
 80058ec:	4f54300a 	.word	0x4f54300a

080058f0 <MX_MBEDTLS_Init>:
  */
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */

}
 80058f0:	4770      	bx	lr

080058f2 <USBD_Init>:
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 80058f2:	b198      	cbz	r0, 800591c <USBD_Init+0x2a>
{
 80058f4:	b508      	push	{r3, lr}
 80058f6:	4603      	mov	r3, r0
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 80058f8:	2000      	movs	r0, #0
 80058fa:	f8c3 02b8 	str.w	r0, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 80058fe:	f8c3 02c4 	str.w	r0, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8005902:	f8c3 02d0 	str.w	r0, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8005906:	b109      	cbz	r1, 800590c <USBD_Init+0x1a>
  {
    pdev->pDesc = pdesc;
 8005908:	f8c3 12b4 	str.w	r1, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800590c:	2101      	movs	r1, #1
 800590e:	f883 129c 	strb.w	r1, [r3, #668]	@ 0x29c
  pdev->id = id;
 8005912:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8005914:	4618      	mov	r0, r3
 8005916:	f001 fc33 	bl	8007180 <USBD_LL_Init>

  return ret;
}
 800591a:	bd08      	pop	{r3, pc}
    return USBD_FAIL;
 800591c:	2003      	movs	r0, #3
}
 800591e:	4770      	bx	lr

08005920 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8005920:	b510      	push	{r4, lr}
 8005922:	b082      	sub	sp, #8
  uint16_t len = 0U;
 8005924:	2300      	movs	r3, #0
 8005926:	f8ad 3006 	strh.w	r3, [sp, #6]

  if (pclass == NULL)
 800592a:	b1b9      	cbz	r1, 800595c <USBD_RegisterClass+0x3c>
 800592c:	4604      	mov	r4, r0
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800592e:	f8c0 12b8 	str.w	r1, [r0, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8005932:	f8d0 22d4 	ldr.w	r2, [r0, #724]	@ 0x2d4
 8005936:	6acb      	ldr	r3, [r1, #44]	@ 0x2c
 8005938:	b143      	cbz	r3, 800594c <USBD_RegisterClass+0x2c>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800593a:	32ae      	adds	r2, #174	@ 0xae
 800593c:	f850 3022 	ldr.w	r3, [r0, r2, lsl #2]
 8005940:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005942:	f10d 0006 	add.w	r0, sp, #6
 8005946:	4798      	blx	r3
 8005948:	f8c4 02d0 	str.w	r0, [r4, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 800594c:	f8d4 32d8 	ldr.w	r3, [r4, #728]	@ 0x2d8
 8005950:	3301      	adds	r3, #1
 8005952:	f8c4 32d8 	str.w	r3, [r4, #728]	@ 0x2d8

  return USBD_OK;
 8005956:	2000      	movs	r0, #0
}
 8005958:	b002      	add	sp, #8
 800595a:	bd10      	pop	{r4, pc}
    return USBD_FAIL;
 800595c:	2003      	movs	r0, #3
 800595e:	e7fb      	b.n	8005958 <USBD_RegisterClass+0x38>

08005960 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8005960:	b508      	push	{r3, lr}
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8005962:	f001 fc6a 	bl	800723a <USBD_LL_Start>
}
 8005966:	bd08      	pop	{r3, pc}

08005968 <USBD_Stop>:
  *         Stop the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Stop(USBD_HandleTypeDef *pdev)
{
 8005968:	b510      	push	{r4, lr}
 800596a:	4604      	mov	r4, r0
  /* Disconnect USB Device */
  (void)USBD_LL_Stop(pdev);
 800596c:	f001 fc6d 	bl	800724a <USBD_LL_Stop>
  }

  /* Reset the class ID */
  pdev->classId = 0U;
#else
  if (pdev->pClass[0] != NULL)
 8005970:	f8d4 32b8 	ldr.w	r3, [r4, #696]	@ 0x2b8
 8005974:	b11b      	cbz	r3, 800597e <USBD_Stop+0x16>
  {
    (void)pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config);
 8005976:	685b      	ldr	r3, [r3, #4]
 8005978:	7921      	ldrb	r1, [r4, #4]
 800597a:	4620      	mov	r0, r4
 800597c:	4798      	blx	r3
  }
#endif /* USE_USBD_COMPOSITE */

  return USBD_OK;
}
 800597e:	2000      	movs	r0, #0
 8005980:	bd10      	pop	{r4, pc}

08005982 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8005982:	b508      	push	{r3, lr}
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8005984:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 8005988:	b113      	cbz	r3, 8005990 <USBD_SetClassConfig+0xe>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	4798      	blx	r3
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
}
 800598e:	bd08      	pop	{r3, pc}
  USBD_StatusTypeDef ret = USBD_OK;
 8005990:	2000      	movs	r0, #0
 8005992:	e7fc      	b.n	800598e <USBD_SetClassConfig+0xc>

08005994 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8005994:	b508      	push	{r3, lr}
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8005996:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 800599a:	685b      	ldr	r3, [r3, #4]
 800599c:	4798      	blx	r3
 800599e:	b900      	cbnz	r0, 80059a2 <USBD_ClrClassConfig+0xe>
    ret = USBD_FAIL;
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
}
 80059a0:	bd08      	pop	{r3, pc}
    ret = USBD_FAIL;
 80059a2:	2003      	movs	r0, #3
 80059a4:	e7fc      	b.n	80059a0 <USBD_ClrClassConfig+0xc>

080059a6 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80059a6:	b538      	push	{r3, r4, r5, lr}
 80059a8:	4604      	mov	r4, r0
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 80059aa:	f200 25aa 	addw	r5, r0, #682	@ 0x2aa
 80059ae:	4628      	mov	r0, r5
 80059b0:	f000 f9a9 	bl	8005d06 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 80059b4:	2301      	movs	r3, #1
 80059b6:	f8c4 3294 	str.w	r3, [r4, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 80059ba:	f8b4 32b0 	ldrh.w	r3, [r4, #688]	@ 0x2b0
 80059be:	f8c4 3298 	str.w	r3, [r4, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 80059c2:	f894 12aa 	ldrb.w	r1, [r4, #682]	@ 0x2aa
 80059c6:	f001 031f 	and.w	r3, r1, #31
 80059ca:	2b01      	cmp	r3, #1
 80059cc:	d007      	beq.n	80059de <USBD_LL_SetupStage+0x38>
 80059ce:	2b02      	cmp	r3, #2
 80059d0:	d00a      	beq.n	80059e8 <USBD_LL_SetupStage+0x42>
 80059d2:	b973      	cbnz	r3, 80059f2 <USBD_LL_SetupStage+0x4c>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 80059d4:	4629      	mov	r1, r5
 80059d6:	4620      	mov	r0, r4
 80059d8:	f000 fb98 	bl	800610c <USBD_StdDevReq>
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
      break;
  }

  return ret;
}
 80059dc:	bd38      	pop	{r3, r4, r5, pc}
      ret = USBD_StdItfReq(pdev, &pdev->request);
 80059de:	4629      	mov	r1, r5
 80059e0:	4620      	mov	r0, r4
 80059e2:	f000 fbce 	bl	8006182 <USBD_StdItfReq>
      break;
 80059e6:	e7f9      	b.n	80059dc <USBD_LL_SetupStage+0x36>
      ret = USBD_StdEPReq(pdev, &pdev->request);
 80059e8:	4629      	mov	r1, r5
 80059ea:	4620      	mov	r0, r4
 80059ec:	f000 fc0b 	bl	8006206 <USBD_StdEPReq>
      break;
 80059f0:	e7f4      	b.n	80059dc <USBD_LL_SetupStage+0x36>
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 80059f2:	f001 0180 	and.w	r1, r1, #128	@ 0x80
 80059f6:	4620      	mov	r0, r4
 80059f8:	f001 fc3a 	bl	8007270 <USBD_LL_StallEP>
      break;
 80059fc:	e7ee      	b.n	80059dc <USBD_LL_SetupStage+0x36>

080059fe <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 80059fe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005a00:	4604      	mov	r4, r0
  USBD_StatusTypeDef ret = USBD_OK;

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8005a02:	2301      	movs	r3, #1
 8005a04:	f880 329c 	strb.w	r3, [r0, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8005a08:	2300      	movs	r3, #0
 8005a0a:	f8c0 3294 	str.w	r3, [r0, #660]	@ 0x294
  pdev->dev_config = 0U;
 8005a0e:	6043      	str	r3, [r0, #4]
  pdev->dev_remote_wakeup = 0U;
 8005a10:	f8c0 32a4 	str.w	r3, [r0, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8005a14:	f880 32a0 	strb.w	r3, [r0, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8005a18:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 8005a1c:	b1db      	cbz	r3, 8005a56 <USBD_LL_Reset+0x58>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8005a1e:	685b      	ldr	r3, [r3, #4]
 8005a20:	b1db      	cbz	r3, 8005a5a <USBD_LL_Reset+0x5c>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8005a22:	2100      	movs	r1, #0
 8005a24:	4798      	blx	r3
 8005a26:	4607      	mov	r7, r0
 8005a28:	b9c8      	cbnz	r0, 8005a5e <USBD_LL_Reset+0x60>
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8005a2a:	2340      	movs	r3, #64	@ 0x40
 8005a2c:	2200      	movs	r2, #0
 8005a2e:	4611      	mov	r1, r2
 8005a30:	4620      	mov	r0, r4
 8005a32:	f001 fc12 	bl	800725a <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8005a36:	2601      	movs	r6, #1
 8005a38:	f8a4 6164 	strh.w	r6, [r4, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8005a3c:	2540      	movs	r5, #64	@ 0x40
 8005a3e:	f8c4 5160 	str.w	r5, [r4, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8005a42:	462b      	mov	r3, r5
 8005a44:	2200      	movs	r2, #0
 8005a46:	2180      	movs	r1, #128	@ 0x80
 8005a48:	4620      	mov	r0, r4
 8005a4a:	f001 fc06 	bl	800725a <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8005a4e:	84a6      	strh	r6, [r4, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8005a50:	6225      	str	r5, [r4, #32]

  return ret;
}
 8005a52:	4638      	mov	r0, r7
 8005a54:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  USBD_StatusTypeDef ret = USBD_OK;
 8005a56:	2700      	movs	r7, #0
 8005a58:	e7e7      	b.n	8005a2a <USBD_LL_Reset+0x2c>
 8005a5a:	2700      	movs	r7, #0
 8005a5c:	e7e5      	b.n	8005a2a <USBD_LL_Reset+0x2c>
        ret = USBD_FAIL;
 8005a5e:	2703      	movs	r7, #3
 8005a60:	e7e3      	b.n	8005a2a <USBD_LL_Reset+0x2c>

08005a62 <USBD_LL_SetSpeed>:
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
  pdev->dev_speed = speed;
 8005a62:	7401      	strb	r1, [r0, #16]

  return USBD_OK;
}
 8005a64:	2000      	movs	r0, #0
 8005a66:	4770      	bx	lr

08005a68 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8005a68:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8005a6c:	b2db      	uxtb	r3, r3
 8005a6e:	2b04      	cmp	r3, #4
 8005a70:	d004      	beq.n	8005a7c <USBD_LL_Suspend+0x14>
  {
    pdev->dev_old_state = pdev->dev_state;
 8005a72:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8005a76:	b2db      	uxtb	r3, r3
 8005a78:	f880 329d 	strb.w	r3, [r0, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8005a7c:	2304      	movs	r3, #4
 8005a7e:	f880 329c 	strb.w	r3, [r0, #668]	@ 0x29c

  return USBD_OK;
}
 8005a82:	2000      	movs	r0, #0
 8005a84:	4770      	bx	lr

08005a86 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8005a86:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8005a8a:	b2db      	uxtb	r3, r3
 8005a8c:	2b04      	cmp	r3, #4
 8005a8e:	d001      	beq.n	8005a94 <USBD_LL_Resume+0xe>
  {
    pdev->dev_state = pdev->dev_old_state;
  }

  return USBD_OK;
}
 8005a90:	2000      	movs	r0, #0
 8005a92:	4770      	bx	lr
    pdev->dev_state = pdev->dev_old_state;
 8005a94:	f890 329d 	ldrb.w	r3, [r0, #669]	@ 0x29d
 8005a98:	b2db      	uxtb	r3, r3
 8005a9a:	f880 329c 	strb.w	r3, [r0, #668]	@ 0x29c
 8005a9e:	e7f7      	b.n	8005a90 <USBD_LL_Resume+0xa>

08005aa0 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8005aa0:	b508      	push	{r3, lr}
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005aa2:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8005aa6:	b2db      	uxtb	r3, r3
 8005aa8:	2b03      	cmp	r3, #3
 8005aaa:	d001      	beq.n	8005ab0 <USBD_LL_SOF+0x10>
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
}
 8005aac:	2000      	movs	r0, #0
 8005aae:	bd08      	pop	{r3, pc}
    if (pdev->pClass[0] != NULL)
 8005ab0:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 8005ab4:	2b00      	cmp	r3, #0
 8005ab6:	d0f9      	beq.n	8005aac <USBD_LL_SOF+0xc>
      if (pdev->pClass[0]->SOF != NULL)
 8005ab8:	69db      	ldr	r3, [r3, #28]
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d0f6      	beq.n	8005aac <USBD_LL_SOF+0xc>
        (void)pdev->pClass[0]->SOF(pdev);
 8005abe:	4798      	blx	r3
 8005ac0:	e7f4      	b.n	8005aac <USBD_LL_SOF+0xc>

08005ac2 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8005ac2:	b508      	push	{r3, lr}
  if (pdev->pClass[pdev->classId] == NULL)
 8005ac4:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 8005ac8:	33ae      	adds	r3, #174	@ 0xae
 8005aca:	f850 2023 	ldr.w	r2, [r0, r3, lsl #2]
 8005ace:	b15a      	cbz	r2, 8005ae8 <USBD_LL_IsoINIncomplete+0x26>
  {
    return USBD_FAIL;
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005ad0:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8005ad4:	b2db      	uxtb	r3, r3
 8005ad6:	2b03      	cmp	r3, #3
 8005ad8:	d001      	beq.n	8005ade <USBD_LL_IsoINIncomplete+0x1c>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
    }
  }

  return USBD_OK;
 8005ada:	2000      	movs	r0, #0
}
 8005adc:	bd08      	pop	{r3, pc}
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8005ade:	6a13      	ldr	r3, [r2, #32]
 8005ae0:	b123      	cbz	r3, 8005aec <USBD_LL_IsoINIncomplete+0x2a>
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8005ae2:	4798      	blx	r3
  return USBD_OK;
 8005ae4:	2000      	movs	r0, #0
 8005ae6:	e7f9      	b.n	8005adc <USBD_LL_IsoINIncomplete+0x1a>
    return USBD_FAIL;
 8005ae8:	2003      	movs	r0, #3
 8005aea:	e7f7      	b.n	8005adc <USBD_LL_IsoINIncomplete+0x1a>
  return USBD_OK;
 8005aec:	2000      	movs	r0, #0
 8005aee:	e7f5      	b.n	8005adc <USBD_LL_IsoINIncomplete+0x1a>

08005af0 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8005af0:	b508      	push	{r3, lr}
  if (pdev->pClass[pdev->classId] == NULL)
 8005af2:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 8005af6:	33ae      	adds	r3, #174	@ 0xae
 8005af8:	f850 2023 	ldr.w	r2, [r0, r3, lsl #2]
 8005afc:	b15a      	cbz	r2, 8005b16 <USBD_LL_IsoOUTIncomplete+0x26>
  {
    return USBD_FAIL;
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005afe:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8005b02:	b2db      	uxtb	r3, r3
 8005b04:	2b03      	cmp	r3, #3
 8005b06:	d001      	beq.n	8005b0c <USBD_LL_IsoOUTIncomplete+0x1c>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
    }
  }

  return USBD_OK;
 8005b08:	2000      	movs	r0, #0
}
 8005b0a:	bd08      	pop	{r3, pc}
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8005b0c:	6a53      	ldr	r3, [r2, #36]	@ 0x24
 8005b0e:	b123      	cbz	r3, 8005b1a <USBD_LL_IsoOUTIncomplete+0x2a>
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8005b10:	4798      	blx	r3
  return USBD_OK;
 8005b12:	2000      	movs	r0, #0
 8005b14:	e7f9      	b.n	8005b0a <USBD_LL_IsoOUTIncomplete+0x1a>
    return USBD_FAIL;
 8005b16:	2003      	movs	r0, #3
 8005b18:	e7f7      	b.n	8005b0a <USBD_LL_IsoOUTIncomplete+0x1a>
  return USBD_OK;
 8005b1a:	2000      	movs	r0, #0
 8005b1c:	e7f5      	b.n	8005b0a <USBD_LL_IsoOUTIncomplete+0x1a>

08005b1e <USBD_LL_DevConnected>:
{
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
}
 8005b1e:	2000      	movs	r0, #0
 8005b20:	4770      	bx	lr

08005b22 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8005b22:	b508      	push	{r3, lr}
  USBD_StatusTypeDef   ret = USBD_OK;

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8005b24:	2301      	movs	r3, #1
 8005b26:	f880 329c 	strb.w	r3, [r0, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8005b2a:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 8005b2e:	b123      	cbz	r3, 8005b3a <USBD_LL_DevDisconnected+0x18>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8005b30:	685b      	ldr	r3, [r3, #4]
 8005b32:	7901      	ldrb	r1, [r0, #4]
 8005b34:	4798      	blx	r3
 8005b36:	b910      	cbnz	r0, 8005b3e <USBD_LL_DevDisconnected+0x1c>
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
}
 8005b38:	bd08      	pop	{r3, pc}
  USBD_StatusTypeDef   ret = USBD_OK;
 8005b3a:	2000      	movs	r0, #0
 8005b3c:	e7fc      	b.n	8005b38 <USBD_LL_DevDisconnected+0x16>
      ret = USBD_FAIL;
 8005b3e:	2003      	movs	r0, #3
 8005b40:	e7fa      	b.n	8005b38 <USBD_LL_DevDisconnected+0x16>

08005b42 <USBD_CoreFindIF>:
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
#endif /* USE_USBD_COMPOSITE */
}
 8005b42:	2000      	movs	r0, #0
 8005b44:	4770      	bx	lr

08005b46 <USBD_CoreFindEP>:
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
#endif /* USE_USBD_COMPOSITE */
}
 8005b46:	2000      	movs	r0, #0
 8005b48:	4770      	bx	lr

08005b4a <USBD_LL_DataOutStage>:
{
 8005b4a:	b538      	push	{r3, r4, r5, lr}
 8005b4c:	4604      	mov	r4, r0
  if (epnum == 0U)
 8005b4e:	460d      	mov	r5, r1
 8005b50:	2900      	cmp	r1, #0
 8005b52:	d142      	bne.n	8005bda <USBD_LL_DataOutStage+0x90>
 8005b54:	4613      	mov	r3, r2
    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8005b56:	f8d0 2294 	ldr.w	r2, [r0, #660]	@ 0x294
 8005b5a:	2a03      	cmp	r2, #3
 8005b5c:	d001      	beq.n	8005b62 <USBD_LL_DataOutStage+0x18>
  return USBD_OK;
 8005b5e:	4608      	mov	r0, r1
}
 8005b60:	bd38      	pop	{r3, r4, r5, pc}
      if (pep->rem_length > pep->maxpacket)
 8005b62:	f8d0 115c 	ldr.w	r1, [r0, #348]	@ 0x15c
 8005b66:	f8d0 2160 	ldr.w	r2, [r0, #352]	@ 0x160
 8005b6a:	4291      	cmp	r1, r2
 8005b6c:	d809      	bhi.n	8005b82 <USBD_LL_DataOutStage+0x38>
        switch (pdev->request.bmRequest & 0x1FU)
 8005b6e:	f890 32aa 	ldrb.w	r3, [r0, #682]	@ 0x2aa
 8005b72:	f003 031f 	and.w	r3, r3, #31
 8005b76:	2b01      	cmp	r3, #1
 8005b78:	d00e      	beq.n	8005b98 <USBD_LL_DataOutStage+0x4e>
 8005b7a:	2b02      	cmp	r3, #2
 8005b7c:	d01b      	beq.n	8005bb6 <USBD_LL_DataOutStage+0x6c>
 8005b7e:	4628      	mov	r0, r5
 8005b80:	e00f      	b.n	8005ba2 <USBD_LL_DataOutStage+0x58>
        pep->rem_length -= pep->maxpacket;
 8005b82:	1a89      	subs	r1, r1, r2
 8005b84:	f8c0 115c 	str.w	r1, [r0, #348]	@ 0x15c
        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8005b88:	428a      	cmp	r2, r1
 8005b8a:	bf28      	it	cs
 8005b8c:	460a      	movcs	r2, r1
 8005b8e:	4619      	mov	r1, r3
 8005b90:	f001 f8cb 	bl	8006d2a <USBD_CtlContinueRx>
  return USBD_OK;
 8005b94:	4628      	mov	r0, r5
 8005b96:	e7e3      	b.n	8005b60 <USBD_LL_DataOutStage+0x16>
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8005b98:	f890 12ae 	ldrb.w	r1, [r0, #686]	@ 0x2ae
 8005b9c:	f7ff ffd1 	bl	8005b42 <USBD_CoreFindIF>
        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8005ba0:	b920      	cbnz	r0, 8005bac <USBD_LL_DataOutStage+0x62>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005ba2:	f894 329c 	ldrb.w	r3, [r4, #668]	@ 0x29c
 8005ba6:	b2db      	uxtb	r3, r3
 8005ba8:	2b03      	cmp	r3, #3
 8005baa:	d009      	beq.n	8005bc0 <USBD_LL_DataOutStage+0x76>
        (void)USBD_CtlSendStatus(pdev);
 8005bac:	4620      	mov	r0, r4
 8005bae:	f001 f8c4 	bl	8006d3a <USBD_CtlSendStatus>
  return USBD_OK;
 8005bb2:	4628      	mov	r0, r5
 8005bb4:	e7d4      	b.n	8005b60 <USBD_LL_DataOutStage+0x16>
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8005bb6:	f890 12ae 	ldrb.w	r1, [r0, #686]	@ 0x2ae
 8005bba:	f7ff ffc4 	bl	8005b46 <USBD_CoreFindEP>
            break;
 8005bbe:	e7ef      	b.n	8005ba0 <USBD_LL_DataOutStage+0x56>
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8005bc0:	f100 03ae 	add.w	r3, r0, #174	@ 0xae
 8005bc4:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 8005bc8:	691a      	ldr	r2, [r3, #16]
 8005bca:	2a00      	cmp	r2, #0
 8005bcc:	d0ee      	beq.n	8005bac <USBD_LL_DataOutStage+0x62>
              pdev->classId = idx;
 8005bce:	f8c4 02d4 	str.w	r0, [r4, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8005bd2:	691b      	ldr	r3, [r3, #16]
 8005bd4:	4620      	mov	r0, r4
 8005bd6:	4798      	blx	r3
 8005bd8:	e7e8      	b.n	8005bac <USBD_LL_DataOutStage+0x62>
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8005bda:	f001 017f 	and.w	r1, r1, #127	@ 0x7f
 8005bde:	f7ff ffb2 	bl	8005b46 <USBD_CoreFindEP>
    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8005be2:	b990      	cbnz	r0, 8005c0a <USBD_LL_DataOutStage+0xc0>
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005be4:	f894 329c 	ldrb.w	r3, [r4, #668]	@ 0x29c
 8005be8:	b2db      	uxtb	r3, r3
 8005bea:	2b03      	cmp	r3, #3
 8005bec:	d1b8      	bne.n	8005b60 <USBD_LL_DataOutStage+0x16>
        if (pdev->pClass[idx]->DataOut != NULL)
 8005bee:	f100 03ae 	add.w	r3, r0, #174	@ 0xae
 8005bf2:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 8005bf6:	699a      	ldr	r2, [r3, #24]
 8005bf8:	2a00      	cmp	r2, #0
 8005bfa:	d0b1      	beq.n	8005b60 <USBD_LL_DataOutStage+0x16>
          pdev->classId = idx;
 8005bfc:	f8c4 02d4 	str.w	r0, [r4, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8005c00:	699b      	ldr	r3, [r3, #24]
 8005c02:	4629      	mov	r1, r5
 8005c04:	4620      	mov	r0, r4
 8005c06:	4798      	blx	r3
      if (ret != USBD_OK)
 8005c08:	e7aa      	b.n	8005b60 <USBD_LL_DataOutStage+0x16>
  return USBD_OK;
 8005c0a:	2000      	movs	r0, #0
 8005c0c:	e7a8      	b.n	8005b60 <USBD_LL_DataOutStage+0x16>

08005c0e <USBD_LL_DataInStage>:
{
 8005c0e:	b538      	push	{r3, r4, r5, lr}
 8005c10:	4604      	mov	r4, r0
  if (epnum == 0U)
 8005c12:	460d      	mov	r5, r1
 8005c14:	2900      	cmp	r1, #0
 8005c16:	d14b      	bne.n	8005cb0 <USBD_LL_DataInStage+0xa2>
 8005c18:	4613      	mov	r3, r2
    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8005c1a:	f8d0 2294 	ldr.w	r2, [r0, #660]	@ 0x294
 8005c1e:	2a02      	cmp	r2, #2
 8005c20:	d007      	beq.n	8005c32 <USBD_LL_DataInStage+0x24>
    if (pdev->dev_test_mode != 0U)
 8005c22:	f894 02a0 	ldrb.w	r0, [r4, #672]	@ 0x2a0
 8005c26:	b118      	cbz	r0, 8005c30 <USBD_LL_DataInStage+0x22>
      pdev->dev_test_mode = 0U;
 8005c28:	2300      	movs	r3, #0
 8005c2a:	f884 32a0 	strb.w	r3, [r4, #672]	@ 0x2a0
  return USBD_OK;
 8005c2e:	4628      	mov	r0, r5
}
 8005c30:	bd38      	pop	{r3, r4, r5, pc}
      if (pep->rem_length > pep->maxpacket)
 8005c32:	69c2      	ldr	r2, [r0, #28]
 8005c34:	6a01      	ldr	r1, [r0, #32]
 8005c36:	428a      	cmp	r2, r1
 8005c38:	d80e      	bhi.n	8005c58 <USBD_LL_DataInStage+0x4a>
        if ((pep->maxpacket == pep->rem_length) &&
 8005c3a:	428a      	cmp	r2, r1
 8005c3c:	d018      	beq.n	8005c70 <USBD_LL_DataInStage+0x62>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005c3e:	f894 329c 	ldrb.w	r3, [r4, #668]	@ 0x29c
 8005c42:	b2db      	uxtb	r3, r3
 8005c44:	2b03      	cmp	r3, #3
 8005c46:	d027      	beq.n	8005c98 <USBD_LL_DataInStage+0x8a>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8005c48:	2180      	movs	r1, #128	@ 0x80
 8005c4a:	4620      	mov	r0, r4
 8005c4c:	f001 fb10 	bl	8007270 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8005c50:	4620      	mov	r0, r4
 8005c52:	f001 f87d 	bl	8006d50 <USBD_CtlReceiveStatus>
 8005c56:	e7e4      	b.n	8005c22 <USBD_LL_DataInStage+0x14>
        pep->rem_length -= pep->maxpacket;
 8005c58:	1a52      	subs	r2, r2, r1
 8005c5a:	61c2      	str	r2, [r0, #28]
        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8005c5c:	4619      	mov	r1, r3
 8005c5e:	f001 f84d 	bl	8006cfc <USBD_CtlContinueSendData>
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8005c62:	2300      	movs	r3, #0
 8005c64:	461a      	mov	r2, r3
 8005c66:	4619      	mov	r1, r3
 8005c68:	4620      	mov	r0, r4
 8005c6a:	f001 fb21 	bl	80072b0 <USBD_LL_PrepareReceive>
 8005c6e:	e7d8      	b.n	8005c22 <USBD_LL_DataInStage+0x14>
            (pep->total_length >= pep->maxpacket) &&
 8005c70:	6983      	ldr	r3, [r0, #24]
        if ((pep->maxpacket == pep->rem_length) &&
 8005c72:	4299      	cmp	r1, r3
 8005c74:	d8e3      	bhi.n	8005c3e <USBD_LL_DataInStage+0x30>
            (pep->total_length < pdev->ep0_data_len))
 8005c76:	f8d0 2298 	ldr.w	r2, [r0, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8005c7a:	4293      	cmp	r3, r2
 8005c7c:	d2df      	bcs.n	8005c3e <USBD_LL_DataInStage+0x30>
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8005c7e:	2200      	movs	r2, #0
 8005c80:	4611      	mov	r1, r2
 8005c82:	f001 f83b 	bl	8006cfc <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8005c86:	2100      	movs	r1, #0
 8005c88:	f8c4 1298 	str.w	r1, [r4, #664]	@ 0x298
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8005c8c:	460b      	mov	r3, r1
 8005c8e:	460a      	mov	r2, r1
 8005c90:	4620      	mov	r0, r4
 8005c92:	f001 fb0d 	bl	80072b0 <USBD_LL_PrepareReceive>
 8005c96:	e7c4      	b.n	8005c22 <USBD_LL_DataInStage+0x14>
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8005c98:	f8d4 32b8 	ldr.w	r3, [r4, #696]	@ 0x2b8
 8005c9c:	68da      	ldr	r2, [r3, #12]
 8005c9e:	2a00      	cmp	r2, #0
 8005ca0:	d0d2      	beq.n	8005c48 <USBD_LL_DataInStage+0x3a>
              pdev->classId = 0U;
 8005ca2:	2200      	movs	r2, #0
 8005ca4:	f8c4 22d4 	str.w	r2, [r4, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8005ca8:	68db      	ldr	r3, [r3, #12]
 8005caa:	4620      	mov	r0, r4
 8005cac:	4798      	blx	r3
 8005cae:	e7cb      	b.n	8005c48 <USBD_LL_DataInStage+0x3a>
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8005cb0:	f041 0180 	orr.w	r1, r1, #128	@ 0x80
 8005cb4:	f7ff ff47 	bl	8005b46 <USBD_CoreFindEP>
    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8005cb8:	b990      	cbnz	r0, 8005ce0 <USBD_LL_DataInStage+0xd2>
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005cba:	f894 329c 	ldrb.w	r3, [r4, #668]	@ 0x29c
 8005cbe:	b2db      	uxtb	r3, r3
 8005cc0:	2b03      	cmp	r3, #3
 8005cc2:	d1b5      	bne.n	8005c30 <USBD_LL_DataInStage+0x22>
        if (pdev->pClass[idx]->DataIn != NULL)
 8005cc4:	f100 03ae 	add.w	r3, r0, #174	@ 0xae
 8005cc8:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 8005ccc:	695a      	ldr	r2, [r3, #20]
 8005cce:	2a00      	cmp	r2, #0
 8005cd0:	d0ae      	beq.n	8005c30 <USBD_LL_DataInStage+0x22>
          pdev->classId = idx;
 8005cd2:	f8c4 02d4 	str.w	r0, [r4, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8005cd6:	695b      	ldr	r3, [r3, #20]
 8005cd8:	4629      	mov	r1, r5
 8005cda:	4620      	mov	r0, r4
 8005cdc:	4798      	blx	r3
          if (ret != USBD_OK)
 8005cde:	e7a7      	b.n	8005c30 <USBD_LL_DataInStage+0x22>
  return USBD_OK;
 8005ce0:	2000      	movs	r0, #0
 8005ce2:	e7a5      	b.n	8005c30 <USBD_LL_DataInStage+0x22>

08005ce4 <USBD_GetNextDesc>:
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;

  *ptr += pnext->bLength;
 8005ce4:	880b      	ldrh	r3, [r1, #0]
 8005ce6:	7802      	ldrb	r2, [r0, #0]
 8005ce8:	4413      	add	r3, r2
 8005cea:	800b      	strh	r3, [r1, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8005cec:	7803      	ldrb	r3, [r0, #0]

  return (pnext);
}
 8005cee:	4418      	add	r0, r3
 8005cf0:	4770      	bx	lr

08005cf2 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8005cf2:	4603      	mov	r3, r0
  uint8_t  len = 0U;
 8005cf4:	2000      	movs	r0, #0
  uint8_t *pbuff = buf;

  while (*pbuff != (uint8_t)'\0')
 8005cf6:	e002      	b.n	8005cfe <USBD_GetLen+0xc>
  {
    len++;
 8005cf8:	3001      	adds	r0, #1
 8005cfa:	b2c0      	uxtb	r0, r0
    pbuff++;
 8005cfc:	3301      	adds	r3, #1
  while (*pbuff != (uint8_t)'\0')
 8005cfe:	781a      	ldrb	r2, [r3, #0]
 8005d00:	2a00      	cmp	r2, #0
 8005d02:	d1f9      	bne.n	8005cf8 <USBD_GetLen+0x6>
  }

  return len;
}
 8005d04:	4770      	bx	lr

08005d06 <USBD_ParseSetupRequest>:
  req->bmRequest = *(uint8_t *)(pbuff);
 8005d06:	780b      	ldrb	r3, [r1, #0]
 8005d08:	7003      	strb	r3, [r0, #0]
  req->bRequest = *(uint8_t *)(pbuff);
 8005d0a:	784b      	ldrb	r3, [r1, #1]
 8005d0c:	7043      	strb	r3, [r0, #1]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;

  _Byte1 = *(uint8_t *)_pbuff;
 8005d0e:	788b      	ldrb	r3, [r1, #2]
  _pbuff++;
  _Byte2 = *(uint8_t *)_pbuff;
 8005d10:	78ca      	ldrb	r2, [r1, #3]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8005d12:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  req->wValue = SWAPBYTE(pbuff);
 8005d16:	8043      	strh	r3, [r0, #2]
  _Byte1 = *(uint8_t *)_pbuff;
 8005d18:	790b      	ldrb	r3, [r1, #4]
  _Byte2 = *(uint8_t *)_pbuff;
 8005d1a:	794a      	ldrb	r2, [r1, #5]
  _SwapVal = (_Byte2 << 8) | _Byte1;
 8005d1c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  req->wIndex = SWAPBYTE(pbuff);
 8005d20:	8083      	strh	r3, [r0, #4]
  _Byte1 = *(uint8_t *)_pbuff;
 8005d22:	798b      	ldrb	r3, [r1, #6]
  _Byte2 = *(uint8_t *)_pbuff;
 8005d24:	79ca      	ldrb	r2, [r1, #7]
  _SwapVal = (_Byte2 << 8) | _Byte1;
 8005d26:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  req->wLength = SWAPBYTE(pbuff);
 8005d2a:	80c3      	strh	r3, [r0, #6]
}
 8005d2c:	4770      	bx	lr

08005d2e <USBD_CtlError>:
{
 8005d2e:	b510      	push	{r4, lr}
 8005d30:	4604      	mov	r4, r0
  (void)USBD_LL_StallEP(pdev, 0x80U);
 8005d32:	2180      	movs	r1, #128	@ 0x80
 8005d34:	f001 fa9c 	bl	8007270 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8005d38:	2100      	movs	r1, #0
 8005d3a:	4620      	mov	r0, r4
 8005d3c:	f001 fa98 	bl	8007270 <USBD_LL_StallEP>
}
 8005d40:	bd10      	pop	{r4, pc}

08005d42 <USBD_GetDescriptor>:
{
 8005d42:	b570      	push	{r4, r5, r6, lr}
 8005d44:	b082      	sub	sp, #8
 8005d46:	4604      	mov	r4, r0
 8005d48:	460d      	mov	r5, r1
  uint16_t len = 0U;
 8005d4a:	2300      	movs	r3, #0
 8005d4c:	f8ad 3006 	strh.w	r3, [sp, #6]
  switch (req->wValue >> 8)
 8005d50:	884a      	ldrh	r2, [r1, #2]
 8005d52:	0a13      	lsrs	r3, r2, #8
 8005d54:	3b01      	subs	r3, #1
 8005d56:	2b0e      	cmp	r3, #14
 8005d58:	f200 80d9 	bhi.w	8005f0e <USBD_GetDescriptor+0x1cc>
 8005d5c:	e8df f013 	tbh	[pc, r3, lsl #1]
 8005d60:	0037001c 	.word	0x0037001c
 8005d64:	00d7004b 	.word	0x00d7004b
 8005d68:	00bb00d7 	.word	0x00bb00d7
 8005d6c:	00d700c8 	.word	0x00d700c8
 8005d70:	00d700d7 	.word	0x00d700d7
 8005d74:	00d700d7 	.word	0x00d700d7
 8005d78:	00d700d7 	.word	0x00d700d7
 8005d7c:	000f      	.short	0x000f
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 8005d7e:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 8005d82:	69db      	ldr	r3, [r3, #28]
 8005d84:	b123      	cbz	r3, 8005d90 <USBD_GetDescriptor+0x4e>
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 8005d86:	f10d 0106 	add.w	r1, sp, #6
 8005d8a:	7c00      	ldrb	r0, [r0, #16]
 8005d8c:	4798      	blx	r3
  if (err != 0U)
 8005d8e:	e00a      	b.n	8005da6 <USBD_GetDescriptor+0x64>
        USBD_CtlError(pdev, req);
 8005d90:	4629      	mov	r1, r5
 8005d92:	f7ff ffcc 	bl	8005d2e <USBD_CtlError>
  if (err != 0U)
 8005d96:	e018      	b.n	8005dca <USBD_GetDescriptor+0x88>
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8005d98:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	f10d 0106 	add.w	r1, sp, #6
 8005da2:	7c00      	ldrb	r0, [r0, #16]
 8005da4:	4798      	blx	r3
  if (req->wLength != 0U)
 8005da6:	88ea      	ldrh	r2, [r5, #6]
 8005da8:	2a00      	cmp	r2, #0
 8005daa:	f000 80b9 	beq.w	8005f20 <USBD_GetDescriptor+0x1de>
    if (len != 0U)
 8005dae:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	f000 80af 	beq.w	8005f16 <USBD_GetDescriptor+0x1d4>
      len = MIN(len, req->wLength);
 8005db8:	429a      	cmp	r2, r3
 8005dba:	bf28      	it	cs
 8005dbc:	461a      	movcs	r2, r3
 8005dbe:	f8ad 2006 	strh.w	r2, [sp, #6]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8005dc2:	4601      	mov	r1, r0
 8005dc4:	4620      	mov	r0, r4
 8005dc6:	f000 ff8c 	bl	8006ce2 <USBD_CtlSendData>
}
 8005dca:	b002      	add	sp, #8
 8005dcc:	bd70      	pop	{r4, r5, r6, pc}
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8005dce:	7c03      	ldrb	r3, [r0, #16]
 8005dd0:	b943      	cbnz	r3, 8005de4 <USBD_GetDescriptor+0xa2>
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8005dd2:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 8005dd6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005dd8:	f10d 0006 	add.w	r0, sp, #6
 8005ddc:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8005dde:	2302      	movs	r3, #2
 8005de0:	7043      	strb	r3, [r0, #1]
  if (err != 0U)
 8005de2:	e7e0      	b.n	8005da6 <USBD_GetDescriptor+0x64>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8005de4:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 8005de8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005dea:	f10d 0006 	add.w	r0, sp, #6
 8005dee:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8005df0:	2302      	movs	r3, #2
 8005df2:	7043      	strb	r3, [r0, #1]
  if (err != 0U)
 8005df4:	e7d7      	b.n	8005da6 <USBD_GetDescriptor+0x64>
      switch ((uint8_t)(req->wValue))
 8005df6:	b2d2      	uxtb	r2, r2
 8005df8:	2a05      	cmp	r2, #5
 8005dfa:	d869      	bhi.n	8005ed0 <USBD_GetDescriptor+0x18e>
 8005dfc:	e8df f002 	tbb	[pc, r2]
 8005e00:	2a1d1003 	.word	0x2a1d1003
 8005e04:	4437      	.short	0x4437
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8005e06:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 8005e0a:	685b      	ldr	r3, [r3, #4]
 8005e0c:	b123      	cbz	r3, 8005e18 <USBD_GetDescriptor+0xd6>
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8005e0e:	f10d 0106 	add.w	r1, sp, #6
 8005e12:	7c00      	ldrb	r0, [r0, #16]
 8005e14:	4798      	blx	r3
  if (err != 0U)
 8005e16:	e7c6      	b.n	8005da6 <USBD_GetDescriptor+0x64>
            USBD_CtlError(pdev, req);
 8005e18:	4629      	mov	r1, r5
 8005e1a:	f7ff ff88 	bl	8005d2e <USBD_CtlError>
  if (err != 0U)
 8005e1e:	e7d4      	b.n	8005dca <USBD_GetDescriptor+0x88>
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8005e20:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 8005e24:	689b      	ldr	r3, [r3, #8]
 8005e26:	b123      	cbz	r3, 8005e32 <USBD_GetDescriptor+0xf0>
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8005e28:	f10d 0106 	add.w	r1, sp, #6
 8005e2c:	7c00      	ldrb	r0, [r0, #16]
 8005e2e:	4798      	blx	r3
  if (err != 0U)
 8005e30:	e7b9      	b.n	8005da6 <USBD_GetDescriptor+0x64>
            USBD_CtlError(pdev, req);
 8005e32:	4629      	mov	r1, r5
 8005e34:	f7ff ff7b 	bl	8005d2e <USBD_CtlError>
  if (err != 0U)
 8005e38:	e7c7      	b.n	8005dca <USBD_GetDescriptor+0x88>
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8005e3a:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 8005e3e:	68db      	ldr	r3, [r3, #12]
 8005e40:	b123      	cbz	r3, 8005e4c <USBD_GetDescriptor+0x10a>
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8005e42:	f10d 0106 	add.w	r1, sp, #6
 8005e46:	7c00      	ldrb	r0, [r0, #16]
 8005e48:	4798      	blx	r3
  if (err != 0U)
 8005e4a:	e7ac      	b.n	8005da6 <USBD_GetDescriptor+0x64>
            USBD_CtlError(pdev, req);
 8005e4c:	4629      	mov	r1, r5
 8005e4e:	f7ff ff6e 	bl	8005d2e <USBD_CtlError>
  if (err != 0U)
 8005e52:	e7ba      	b.n	8005dca <USBD_GetDescriptor+0x88>
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8005e54:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 8005e58:	691b      	ldr	r3, [r3, #16]
 8005e5a:	b123      	cbz	r3, 8005e66 <USBD_GetDescriptor+0x124>
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8005e5c:	f10d 0106 	add.w	r1, sp, #6
 8005e60:	7c00      	ldrb	r0, [r0, #16]
 8005e62:	4798      	blx	r3
  if (err != 0U)
 8005e64:	e79f      	b.n	8005da6 <USBD_GetDescriptor+0x64>
            USBD_CtlError(pdev, req);
 8005e66:	4629      	mov	r1, r5
 8005e68:	f7ff ff61 	bl	8005d2e <USBD_CtlError>
  if (err != 0U)
 8005e6c:	e7ad      	b.n	8005dca <USBD_GetDescriptor+0x88>
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8005e6e:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 8005e72:	695b      	ldr	r3, [r3, #20]
 8005e74:	b123      	cbz	r3, 8005e80 <USBD_GetDescriptor+0x13e>
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8005e76:	f10d 0106 	add.w	r1, sp, #6
 8005e7a:	7c00      	ldrb	r0, [r0, #16]
 8005e7c:	4798      	blx	r3
  if (err != 0U)
 8005e7e:	e792      	b.n	8005da6 <USBD_GetDescriptor+0x64>
            USBD_CtlError(pdev, req);
 8005e80:	4629      	mov	r1, r5
 8005e82:	f7ff ff54 	bl	8005d2e <USBD_CtlError>
  if (err != 0U)
 8005e86:	e7a0      	b.n	8005dca <USBD_GetDescriptor+0x88>
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8005e88:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 8005e8c:	699b      	ldr	r3, [r3, #24]
 8005e8e:	b123      	cbz	r3, 8005e9a <USBD_GetDescriptor+0x158>
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8005e90:	f10d 0106 	add.w	r1, sp, #6
 8005e94:	7c00      	ldrb	r0, [r0, #16]
 8005e96:	4798      	blx	r3
  if (err != 0U)
 8005e98:	e785      	b.n	8005da6 <USBD_GetDescriptor+0x64>
            USBD_CtlError(pdev, req);
 8005e9a:	4629      	mov	r1, r5
 8005e9c:	f7ff ff47 	bl	8005d2e <USBD_CtlError>
  if (err != 0U)
 8005ea0:	e793      	b.n	8005dca <USBD_GetDescriptor+0x88>
            if (pdev->pClass[idx]->GetUsrStrDescriptor != NULL)
 8005ea2:	f106 03ae 	add.w	r3, r6, #174	@ 0xae
 8005ea6:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 8005eaa:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005eac:	b152      	cbz	r2, 8005ec4 <USBD_GetDescriptor+0x182>
              pdev->classId = idx;
 8005eae:	f8c4 62d4 	str.w	r6, [r4, #724]	@ 0x2d4
              pbuf = pdev->pClass[idx]->GetUsrStrDescriptor(pdev, LOBYTE(req->wValue), &len);
 8005eb2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005eb4:	f10d 0206 	add.w	r2, sp, #6
 8005eb8:	78a9      	ldrb	r1, [r5, #2]
 8005eba:	4620      	mov	r0, r4
 8005ebc:	4798      	blx	r3
              if (pbuf == NULL) /* This means that no class recognized the string index */
 8005ebe:	2800      	cmp	r0, #0
 8005ec0:	f47f af71 	bne.w	8005da6 <USBD_GetDescriptor+0x64>
          for (uint32_t idx = 0U; (idx < pdev->NumClasses); idx++)
 8005ec4:	3601      	adds	r6, #1
 8005ec6:	f8d4 32d8 	ldr.w	r3, [r4, #728]	@ 0x2d8
 8005eca:	42b3      	cmp	r3, r6
 8005ecc:	d8e9      	bhi.n	8005ea2 <USBD_GetDescriptor+0x160>
 8005ece:	e76a      	b.n	8005da6 <USBD_GetDescriptor+0x64>
      switch ((uint8_t)(req->wValue))
 8005ed0:	2600      	movs	r6, #0
 8005ed2:	4630      	mov	r0, r6
 8005ed4:	e7f7      	b.n	8005ec6 <USBD_GetDescriptor+0x184>
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8005ed6:	7c03      	ldrb	r3, [r0, #16]
 8005ed8:	b933      	cbnz	r3, 8005ee8 <USBD_GetDescriptor+0x1a6>
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8005eda:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 8005ede:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005ee0:	f10d 0006 	add.w	r0, sp, #6
 8005ee4:	4798      	blx	r3
  if (err != 0U)
 8005ee6:	e75e      	b.n	8005da6 <USBD_GetDescriptor+0x64>
        USBD_CtlError(pdev, req);
 8005ee8:	4629      	mov	r1, r5
 8005eea:	f7ff ff20 	bl	8005d2e <USBD_CtlError>
  if (err != 0U)
 8005eee:	e76c      	b.n	8005dca <USBD_GetDescriptor+0x88>
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8005ef0:	7c03      	ldrb	r3, [r0, #16]
 8005ef2:	b943      	cbnz	r3, 8005f06 <USBD_GetDescriptor+0x1c4>
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 8005ef4:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 8005ef8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005efa:	f10d 0006 	add.w	r0, sp, #6
 8005efe:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8005f00:	2307      	movs	r3, #7
 8005f02:	7043      	strb	r3, [r0, #1]
  if (err != 0U)
 8005f04:	e74f      	b.n	8005da6 <USBD_GetDescriptor+0x64>
        USBD_CtlError(pdev, req);
 8005f06:	4629      	mov	r1, r5
 8005f08:	f7ff ff11 	bl	8005d2e <USBD_CtlError>
  if (err != 0U)
 8005f0c:	e75d      	b.n	8005dca <USBD_GetDescriptor+0x88>
      USBD_CtlError(pdev, req);
 8005f0e:	4629      	mov	r1, r5
 8005f10:	f7ff ff0d 	bl	8005d2e <USBD_CtlError>
    return;
 8005f14:	e759      	b.n	8005dca <USBD_GetDescriptor+0x88>
      USBD_CtlError(pdev, req);
 8005f16:	4629      	mov	r1, r5
 8005f18:	4620      	mov	r0, r4
 8005f1a:	f7ff ff08 	bl	8005d2e <USBD_CtlError>
 8005f1e:	e754      	b.n	8005dca <USBD_GetDescriptor+0x88>
    (void)USBD_CtlSendStatus(pdev);
 8005f20:	4620      	mov	r0, r4
 8005f22:	f000 ff0a 	bl	8006d3a <USBD_CtlSendStatus>
 8005f26:	e750      	b.n	8005dca <USBD_GetDescriptor+0x88>

08005f28 <USBD_SetAddress>:
{
 8005f28:	b538      	push	{r3, r4, r5, lr}
 8005f2a:	4604      	mov	r4, r0
  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8005f2c:	888b      	ldrh	r3, [r1, #4]
 8005f2e:	b9fb      	cbnz	r3, 8005f70 <USBD_SetAddress+0x48>
 8005f30:	88cb      	ldrh	r3, [r1, #6]
 8005f32:	b9eb      	cbnz	r3, 8005f70 <USBD_SetAddress+0x48>
 8005f34:	884b      	ldrh	r3, [r1, #2]
 8005f36:	2b7f      	cmp	r3, #127	@ 0x7f
 8005f38:	d81a      	bhi.n	8005f70 <USBD_SetAddress+0x48>
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8005f3a:	f003 057f 	and.w	r5, r3, #127	@ 0x7f
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005f3e:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8005f42:	b2db      	uxtb	r3, r3
 8005f44:	2b03      	cmp	r3, #3
 8005f46:	d00c      	beq.n	8005f62 <USBD_SetAddress+0x3a>
      pdev->dev_address = dev_addr;
 8005f48:	f880 529e 	strb.w	r5, [r0, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8005f4c:	4629      	mov	r1, r5
 8005f4e:	f001 f99f 	bl	8007290 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8005f52:	4620      	mov	r0, r4
 8005f54:	f000 fef1 	bl	8006d3a <USBD_CtlSendStatus>
      if (dev_addr != 0U)
 8005f58:	b135      	cbz	r5, 8005f68 <USBD_SetAddress+0x40>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8005f5a:	2302      	movs	r3, #2
 8005f5c:	f884 329c 	strb.w	r3, [r4, #668]	@ 0x29c
 8005f60:	e009      	b.n	8005f76 <USBD_SetAddress+0x4e>
      USBD_CtlError(pdev, req);
 8005f62:	f7ff fee4 	bl	8005d2e <USBD_CtlError>
 8005f66:	e006      	b.n	8005f76 <USBD_SetAddress+0x4e>
        pdev->dev_state = USBD_STATE_DEFAULT;
 8005f68:	2301      	movs	r3, #1
 8005f6a:	f884 329c 	strb.w	r3, [r4, #668]	@ 0x29c
 8005f6e:	e002      	b.n	8005f76 <USBD_SetAddress+0x4e>
    USBD_CtlError(pdev, req);
 8005f70:	4620      	mov	r0, r4
 8005f72:	f7ff fedc 	bl	8005d2e <USBD_CtlError>
}
 8005f76:	bd38      	pop	{r3, r4, r5, pc}

08005f78 <USBD_SetConfig>:
{
 8005f78:	b570      	push	{r4, r5, r6, lr}
 8005f7a:	4604      	mov	r4, r0
 8005f7c:	460e      	mov	r6, r1
  cfgidx = (uint8_t)(req->wValue);
 8005f7e:	788d      	ldrb	r5, [r1, #2]
 8005f80:	4b2f      	ldr	r3, [pc, #188]	@ (8006040 <USBD_SetConfig+0xc8>)
 8005f82:	701d      	strb	r5, [r3, #0]
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8005f84:	2d01      	cmp	r5, #1
 8005f86:	d810      	bhi.n	8005faa <USBD_SetConfig+0x32>
  switch (pdev->dev_state)
 8005f88:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8005f8c:	b2db      	uxtb	r3, r3
 8005f8e:	2b02      	cmp	r3, #2
 8005f90:	d00f      	beq.n	8005fb2 <USBD_SetConfig+0x3a>
 8005f92:	2b03      	cmp	r3, #3
 8005f94:	d026      	beq.n	8005fe4 <USBD_SetConfig+0x6c>
      USBD_CtlError(pdev, req);
 8005f96:	f7ff feca 	bl	8005d2e <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8005f9a:	4b29      	ldr	r3, [pc, #164]	@ (8006040 <USBD_SetConfig+0xc8>)
 8005f9c:	7819      	ldrb	r1, [r3, #0]
 8005f9e:	4620      	mov	r0, r4
 8005fa0:	f7ff fcf8 	bl	8005994 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8005fa4:	2503      	movs	r5, #3
}
 8005fa6:	4628      	mov	r0, r5
 8005fa8:	bd70      	pop	{r4, r5, r6, pc}
    USBD_CtlError(pdev, req);
 8005faa:	f7ff fec0 	bl	8005d2e <USBD_CtlError>
    return USBD_FAIL;
 8005fae:	2503      	movs	r5, #3
 8005fb0:	e7f9      	b.n	8005fa6 <USBD_SetConfig+0x2e>
      if (cfgidx != 0U)
 8005fb2:	b1a5      	cbz	r5, 8005fde <USBD_SetConfig+0x66>
        pdev->dev_config = cfgidx;
 8005fb4:	6045      	str	r5, [r0, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8005fb6:	4629      	mov	r1, r5
 8005fb8:	f7ff fce3 	bl	8005982 <USBD_SetClassConfig>
        if (ret != USBD_OK)
 8005fbc:	4605      	mov	r5, r0
 8005fbe:	b138      	cbz	r0, 8005fd0 <USBD_SetConfig+0x58>
          USBD_CtlError(pdev, req);
 8005fc0:	4631      	mov	r1, r6
 8005fc2:	4620      	mov	r0, r4
 8005fc4:	f7ff feb3 	bl	8005d2e <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8005fc8:	2302      	movs	r3, #2
 8005fca:	f884 329c 	strb.w	r3, [r4, #668]	@ 0x29c
 8005fce:	e7ea      	b.n	8005fa6 <USBD_SetConfig+0x2e>
          (void)USBD_CtlSendStatus(pdev);
 8005fd0:	4620      	mov	r0, r4
 8005fd2:	f000 feb2 	bl	8006d3a <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8005fd6:	2303      	movs	r3, #3
 8005fd8:	f884 329c 	strb.w	r3, [r4, #668]	@ 0x29c
 8005fdc:	e7e3      	b.n	8005fa6 <USBD_SetConfig+0x2e>
        (void)USBD_CtlSendStatus(pdev);
 8005fde:	f000 feac 	bl	8006d3a <USBD_CtlSendStatus>
 8005fe2:	e7e0      	b.n	8005fa6 <USBD_SetConfig+0x2e>
      if (cfgidx == 0U)
 8005fe4:	b1cd      	cbz	r5, 800601a <USBD_SetConfig+0xa2>
      else if (cfgidx != pdev->dev_config)
 8005fe6:	6841      	ldr	r1, [r0, #4]
 8005fe8:	428d      	cmp	r5, r1
 8005fea:	d025      	beq.n	8006038 <USBD_SetConfig+0xc0>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8005fec:	b2c9      	uxtb	r1, r1
 8005fee:	f7ff fcd1 	bl	8005994 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8005ff2:	4b13      	ldr	r3, [pc, #76]	@ (8006040 <USBD_SetConfig+0xc8>)
 8005ff4:	7819      	ldrb	r1, [r3, #0]
 8005ff6:	6061      	str	r1, [r4, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8005ff8:	4620      	mov	r0, r4
 8005ffa:	f7ff fcc2 	bl	8005982 <USBD_SetClassConfig>
        if (ret != USBD_OK)
 8005ffe:	4605      	mov	r5, r0
 8006000:	b1b0      	cbz	r0, 8006030 <USBD_SetConfig+0xb8>
          USBD_CtlError(pdev, req);
 8006002:	4631      	mov	r1, r6
 8006004:	4620      	mov	r0, r4
 8006006:	f7ff fe92 	bl	8005d2e <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800600a:	7921      	ldrb	r1, [r4, #4]
 800600c:	4620      	mov	r0, r4
 800600e:	f7ff fcc1 	bl	8005994 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8006012:	2302      	movs	r3, #2
 8006014:	f884 329c 	strb.w	r3, [r4, #668]	@ 0x29c
 8006018:	e7c5      	b.n	8005fa6 <USBD_SetConfig+0x2e>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800601a:	2302      	movs	r3, #2
 800601c:	f880 329c 	strb.w	r3, [r0, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8006020:	6045      	str	r5, [r0, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8006022:	4629      	mov	r1, r5
 8006024:	f7ff fcb6 	bl	8005994 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8006028:	4620      	mov	r0, r4
 800602a:	f000 fe86 	bl	8006d3a <USBD_CtlSendStatus>
 800602e:	e7ba      	b.n	8005fa6 <USBD_SetConfig+0x2e>
          (void)USBD_CtlSendStatus(pdev);
 8006030:	4620      	mov	r0, r4
 8006032:	f000 fe82 	bl	8006d3a <USBD_CtlSendStatus>
 8006036:	e7b6      	b.n	8005fa6 <USBD_SetConfig+0x2e>
        (void)USBD_CtlSendStatus(pdev);
 8006038:	f000 fe7f 	bl	8006d3a <USBD_CtlSendStatus>
  USBD_StatusTypeDef ret = USBD_OK;
 800603c:	2500      	movs	r5, #0
 800603e:	e7b2      	b.n	8005fa6 <USBD_SetConfig+0x2e>
 8006040:	24000254 	.word	0x24000254

08006044 <USBD_GetConfig>:
{
 8006044:	b508      	push	{r3, lr}
  if (req->wLength != 1U)
 8006046:	88cb      	ldrh	r3, [r1, #6]
 8006048:	2b01      	cmp	r3, #1
 800604a:	d10b      	bne.n	8006064 <USBD_GetConfig+0x20>
    switch (pdev->dev_state)
 800604c:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8006050:	b2db      	uxtb	r3, r3
 8006052:	2b02      	cmp	r3, #2
 8006054:	d909      	bls.n	800606a <USBD_GetConfig+0x26>
 8006056:	2b03      	cmp	r3, #3
 8006058:	d111      	bne.n	800607e <USBD_GetConfig+0x3a>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800605a:	2201      	movs	r2, #1
 800605c:	1d01      	adds	r1, r0, #4
 800605e:	f000 fe40 	bl	8006ce2 <USBD_CtlSendData>
        break;
 8006062:	e001      	b.n	8006068 <USBD_GetConfig+0x24>
    USBD_CtlError(pdev, req);
 8006064:	f7ff fe63 	bl	8005d2e <USBD_CtlError>
}
 8006068:	bd08      	pop	{r3, pc}
    switch (pdev->dev_state)
 800606a:	b25b      	sxtb	r3, r3
 800606c:	b13b      	cbz	r3, 800607e <USBD_GetConfig+0x3a>
        pdev->dev_default_config = 0U;
 800606e:	4601      	mov	r1, r0
 8006070:	2300      	movs	r3, #0
 8006072:	f841 3f08 	str.w	r3, [r1, #8]!
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8006076:	2201      	movs	r2, #1
 8006078:	f000 fe33 	bl	8006ce2 <USBD_CtlSendData>
        break;
 800607c:	e7f4      	b.n	8006068 <USBD_GetConfig+0x24>
        USBD_CtlError(pdev, req);
 800607e:	f7ff fe56 	bl	8005d2e <USBD_CtlError>
}
 8006082:	e7f1      	b.n	8006068 <USBD_GetConfig+0x24>

08006084 <USBD_GetStatus>:
{
 8006084:	b508      	push	{r3, lr}
  switch (pdev->dev_state)
 8006086:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 800608a:	3b01      	subs	r3, #1
 800608c:	2b02      	cmp	r3, #2
 800608e:	d812      	bhi.n	80060b6 <USBD_GetStatus+0x32>
      if (req->wLength != 0x2U)
 8006090:	88cb      	ldrh	r3, [r1, #6]
 8006092:	2b02      	cmp	r3, #2
 8006094:	d10c      	bne.n	80060b0 <USBD_GetStatus+0x2c>
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8006096:	2301      	movs	r3, #1
 8006098:	60c3      	str	r3, [r0, #12]
      if (pdev->dev_remote_wakeup != 0U)
 800609a:	f8d0 32a4 	ldr.w	r3, [r0, #676]	@ 0x2a4
 800609e:	b10b      	cbz	r3, 80060a4 <USBD_GetStatus+0x20>
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 80060a0:	2303      	movs	r3, #3
 80060a2:	60c3      	str	r3, [r0, #12]
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 80060a4:	2202      	movs	r2, #2
 80060a6:	f100 010c 	add.w	r1, r0, #12
 80060aa:	f000 fe1a 	bl	8006ce2 <USBD_CtlSendData>
}
 80060ae:	bd08      	pop	{r3, pc}
        USBD_CtlError(pdev, req);
 80060b0:	f7ff fe3d 	bl	8005d2e <USBD_CtlError>
        break;
 80060b4:	e7fb      	b.n	80060ae <USBD_GetStatus+0x2a>
      USBD_CtlError(pdev, req);
 80060b6:	f7ff fe3a 	bl	8005d2e <USBD_CtlError>
}
 80060ba:	e7f8      	b.n	80060ae <USBD_GetStatus+0x2a>

080060bc <USBD_SetFeature>:
{
 80060bc:	b508      	push	{r3, lr}
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80060be:	884b      	ldrh	r3, [r1, #2]
 80060c0:	2b01      	cmp	r3, #1
 80060c2:	d004      	beq.n	80060ce <USBD_SetFeature+0x12>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 80060c4:	2b02      	cmp	r3, #2
 80060c6:	d007      	beq.n	80060d8 <USBD_SetFeature+0x1c>
    USBD_CtlError(pdev, req);
 80060c8:	f7ff fe31 	bl	8005d2e <USBD_CtlError>
}
 80060cc:	bd08      	pop	{r3, pc}
    pdev->dev_remote_wakeup = 1U;
 80060ce:	f8c0 32a4 	str.w	r3, [r0, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 80060d2:	f000 fe32 	bl	8006d3a <USBD_CtlSendStatus>
 80060d6:	e7f9      	b.n	80060cc <USBD_SetFeature+0x10>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 80060d8:	888b      	ldrh	r3, [r1, #4]
 80060da:	0a1b      	lsrs	r3, r3, #8
 80060dc:	f880 32a0 	strb.w	r3, [r0, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 80060e0:	f000 fe2b 	bl	8006d3a <USBD_CtlSendStatus>
 80060e4:	e7f2      	b.n	80060cc <USBD_SetFeature+0x10>

080060e6 <USBD_ClrFeature>:
{
 80060e6:	b508      	push	{r3, lr}
  switch (pdev->dev_state)
 80060e8:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 80060ec:	3b01      	subs	r3, #1
 80060ee:	2b02      	cmp	r3, #2
 80060f0:	d809      	bhi.n	8006106 <USBD_ClrFeature+0x20>
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80060f2:	884b      	ldrh	r3, [r1, #2]
 80060f4:	2b01      	cmp	r3, #1
 80060f6:	d000      	beq.n	80060fa <USBD_ClrFeature+0x14>
}
 80060f8:	bd08      	pop	{r3, pc}
        pdev->dev_remote_wakeup = 0U;
 80060fa:	2300      	movs	r3, #0
 80060fc:	f8c0 32a4 	str.w	r3, [r0, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8006100:	f000 fe1b 	bl	8006d3a <USBD_CtlSendStatus>
 8006104:	e7f8      	b.n	80060f8 <USBD_ClrFeature+0x12>
      USBD_CtlError(pdev, req);
 8006106:	f7ff fe12 	bl	8005d2e <USBD_CtlError>
}
 800610a:	e7f5      	b.n	80060f8 <USBD_ClrFeature+0x12>

0800610c <USBD_StdDevReq>:
{
 800610c:	b538      	push	{r3, r4, r5, lr}
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800610e:	780c      	ldrb	r4, [r1, #0]
 8006110:	f004 0460 	and.w	r4, r4, #96	@ 0x60
 8006114:	2c20      	cmp	r4, #32
 8006116:	d006      	beq.n	8006126 <USBD_StdDevReq+0x1a>
 8006118:	2c40      	cmp	r4, #64	@ 0x40
 800611a:	d004      	beq.n	8006126 <USBD_StdDevReq+0x1a>
 800611c:	b16c      	cbz	r4, 800613a <USBD_StdDevReq+0x2e>
      USBD_CtlError(pdev, req);
 800611e:	f7ff fe06 	bl	8005d2e <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 8006122:	2400      	movs	r4, #0
      break;
 8006124:	e007      	b.n	8006136 <USBD_StdDevReq+0x2a>
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8006126:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 800612a:	33ae      	adds	r3, #174	@ 0xae
 800612c:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8006130:	689b      	ldr	r3, [r3, #8]
 8006132:	4798      	blx	r3
 8006134:	4604      	mov	r4, r0
}
 8006136:	4620      	mov	r0, r4
 8006138:	bd38      	pop	{r3, r4, r5, pc}
      switch (req->bRequest)
 800613a:	784d      	ldrb	r5, [r1, #1]
 800613c:	2d09      	cmp	r5, #9
 800613e:	d81d      	bhi.n	800617c <USBD_StdDevReq+0x70>
 8006140:	e8df f005 	tbb	[pc, r5]
 8006144:	161c1912 	.word	0x161c1912
 8006148:	1c05081c 	.word	0x1c05081c
 800614c:	0b0f      	.short	0x0b0f
          USBD_GetDescriptor(pdev, req);
 800614e:	f7ff fdf8 	bl	8005d42 <USBD_GetDescriptor>
          break;
 8006152:	e7f0      	b.n	8006136 <USBD_StdDevReq+0x2a>
          USBD_SetAddress(pdev, req);
 8006154:	f7ff fee8 	bl	8005f28 <USBD_SetAddress>
          break;
 8006158:	e7ed      	b.n	8006136 <USBD_StdDevReq+0x2a>
          ret = USBD_SetConfig(pdev, req);
 800615a:	f7ff ff0d 	bl	8005f78 <USBD_SetConfig>
 800615e:	4604      	mov	r4, r0
          break;
 8006160:	e7e9      	b.n	8006136 <USBD_StdDevReq+0x2a>
          USBD_GetConfig(pdev, req);
 8006162:	f7ff ff6f 	bl	8006044 <USBD_GetConfig>
          break;
 8006166:	e7e6      	b.n	8006136 <USBD_StdDevReq+0x2a>
          USBD_GetStatus(pdev, req);
 8006168:	f7ff ff8c 	bl	8006084 <USBD_GetStatus>
  USBD_StatusTypeDef ret = USBD_OK;
 800616c:	462c      	mov	r4, r5
          break;
 800616e:	e7e2      	b.n	8006136 <USBD_StdDevReq+0x2a>
          USBD_SetFeature(pdev, req);
 8006170:	f7ff ffa4 	bl	80060bc <USBD_SetFeature>
          break;
 8006174:	e7df      	b.n	8006136 <USBD_StdDevReq+0x2a>
          USBD_ClrFeature(pdev, req);
 8006176:	f7ff ffb6 	bl	80060e6 <USBD_ClrFeature>
          break;
 800617a:	e7dc      	b.n	8006136 <USBD_StdDevReq+0x2a>
          USBD_CtlError(pdev, req);
 800617c:	f7ff fdd7 	bl	8005d2e <USBD_CtlError>
          break;
 8006180:	e7d9      	b.n	8006136 <USBD_StdDevReq+0x2a>

08006182 <USBD_StdItfReq>:
{
 8006182:	b570      	push	{r4, r5, r6, lr}
 8006184:	4605      	mov	r5, r0
 8006186:	460c      	mov	r4, r1
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006188:	780b      	ldrb	r3, [r1, #0]
 800618a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800618e:	2b20      	cmp	r3, #32
 8006190:	d007      	beq.n	80061a2 <USBD_StdItfReq+0x20>
 8006192:	2b40      	cmp	r3, #64	@ 0x40
 8006194:	d005      	beq.n	80061a2 <USBD_StdItfReq+0x20>
 8006196:	b123      	cbz	r3, 80061a2 <USBD_StdItfReq+0x20>
      USBD_CtlError(pdev, req);
 8006198:	f7ff fdc9 	bl	8005d2e <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 800619c:	2600      	movs	r6, #0
}
 800619e:	4630      	mov	r0, r6
 80061a0:	bd70      	pop	{r4, r5, r6, pc}
      switch (pdev->dev_state)
 80061a2:	f895 329c 	ldrb.w	r3, [r5, #668]	@ 0x29c
 80061a6:	3b01      	subs	r3, #1
 80061a8:	2b02      	cmp	r3, #2
 80061aa:	d826      	bhi.n	80061fa <USBD_StdItfReq+0x78>
          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 80061ac:	7921      	ldrb	r1, [r4, #4]
 80061ae:	2901      	cmp	r1, #1
 80061b0:	d905      	bls.n	80061be <USBD_StdItfReq+0x3c>
            USBD_CtlError(pdev, req);
 80061b2:	4621      	mov	r1, r4
 80061b4:	4628      	mov	r0, r5
 80061b6:	f7ff fdba 	bl	8005d2e <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 80061ba:	2600      	movs	r6, #0
 80061bc:	e7ef      	b.n	800619e <USBD_StdItfReq+0x1c>
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 80061be:	4628      	mov	r0, r5
 80061c0:	f7ff fcbf 	bl	8005b42 <USBD_CoreFindIF>
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80061c4:	b968      	cbnz	r0, 80061e2 <USBD_StdItfReq+0x60>
              if (pdev->pClass[idx]->Setup != NULL)
 80061c6:	f100 02ae 	add.w	r2, r0, #174	@ 0xae
 80061ca:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
 80061ce:	6891      	ldr	r1, [r2, #8]
 80061d0:	b189      	cbz	r1, 80061f6 <USBD_StdItfReq+0x74>
                pdev->classId = idx;
 80061d2:	f8c5 02d4 	str.w	r0, [r5, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 80061d6:	6893      	ldr	r3, [r2, #8]
 80061d8:	4621      	mov	r1, r4
 80061da:	4628      	mov	r0, r5
 80061dc:	4798      	blx	r3
 80061de:	4606      	mov	r6, r0
 80061e0:	e000      	b.n	80061e4 <USBD_StdItfReq+0x62>
              ret = USBD_FAIL;
 80061e2:	2603      	movs	r6, #3
            if ((req->wLength == 0U) && (ret == USBD_OK))
 80061e4:	88e3      	ldrh	r3, [r4, #6]
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	d1d9      	bne.n	800619e <USBD_StdItfReq+0x1c>
 80061ea:	2e00      	cmp	r6, #0
 80061ec:	d1d7      	bne.n	800619e <USBD_StdItfReq+0x1c>
              (void)USBD_CtlSendStatus(pdev);
 80061ee:	4628      	mov	r0, r5
 80061f0:	f000 fda3 	bl	8006d3a <USBD_CtlSendStatus>
 80061f4:	e7d3      	b.n	800619e <USBD_StdItfReq+0x1c>
                ret = USBD_FAIL;
 80061f6:	2603      	movs	r6, #3
 80061f8:	e7f4      	b.n	80061e4 <USBD_StdItfReq+0x62>
          USBD_CtlError(pdev, req);
 80061fa:	4621      	mov	r1, r4
 80061fc:	4628      	mov	r0, r5
 80061fe:	f7ff fd96 	bl	8005d2e <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 8006202:	2600      	movs	r6, #0
          break;
 8006204:	e7cb      	b.n	800619e <USBD_StdItfReq+0x1c>

08006206 <USBD_StdEPReq>:
{
 8006206:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800620a:	4606      	mov	r6, r0
 800620c:	460d      	mov	r5, r1
  ep_addr = LOBYTE(req->wIndex);
 800620e:	888b      	ldrh	r3, [r1, #4]
 8006210:	b2df      	uxtb	r7, r3
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006212:	780c      	ldrb	r4, [r1, #0]
 8006214:	f004 0460 	and.w	r4, r4, #96	@ 0x60
 8006218:	2c20      	cmp	r4, #32
 800621a:	d008      	beq.n	800622e <USBD_StdEPReq+0x28>
 800621c:	2c40      	cmp	r4, #64	@ 0x40
 800621e:	d006      	beq.n	800622e <USBD_StdEPReq+0x28>
 8006220:	b1dc      	cbz	r4, 800625a <USBD_StdEPReq+0x54>
      USBD_CtlError(pdev, req);
 8006222:	f7ff fd84 	bl	8005d2e <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 8006226:	2400      	movs	r4, #0
}
 8006228:	4620      	mov	r0, r4
 800622a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800622e:	4639      	mov	r1, r7
 8006230:	4630      	mov	r0, r6
 8006232:	f7ff fc88 	bl	8005b46 <USBD_CoreFindEP>
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8006236:	4604      	mov	r4, r0
 8006238:	2800      	cmp	r0, #0
 800623a:	f040 80f9 	bne.w	8006430 <USBD_StdEPReq+0x22a>
        pdev->classId = idx;
 800623e:	f8c6 02d4 	str.w	r0, [r6, #724]	@ 0x2d4
        if (pdev->pClass[idx]->Setup != NULL)
 8006242:	f100 03ae 	add.w	r3, r0, #174	@ 0xae
 8006246:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
 800624a:	689b      	ldr	r3, [r3, #8]
 800624c:	2b00      	cmp	r3, #0
 800624e:	d0eb      	beq.n	8006228 <USBD_StdEPReq+0x22>
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8006250:	4629      	mov	r1, r5
 8006252:	4630      	mov	r0, r6
 8006254:	4798      	blx	r3
 8006256:	4604      	mov	r4, r0
 8006258:	e7e6      	b.n	8006228 <USBD_StdEPReq+0x22>
      switch (req->bRequest)
 800625a:	f891 8001 	ldrb.w	r8, [r1, #1]
 800625e:	f1b8 0f01 	cmp.w	r8, #1
 8006262:	d031      	beq.n	80062c8 <USBD_StdEPReq+0xc2>
 8006264:	f1b8 0f03 	cmp.w	r8, #3
 8006268:	d005      	beq.n	8006276 <USBD_StdEPReq+0x70>
 800626a:	f1b8 0f00 	cmp.w	r8, #0
 800626e:	d066      	beq.n	800633e <USBD_StdEPReq+0x138>
          USBD_CtlError(pdev, req);
 8006270:	f7ff fd5d 	bl	8005d2e <USBD_CtlError>
          break;
 8006274:	e7d8      	b.n	8006228 <USBD_StdEPReq+0x22>
          switch (pdev->dev_state)
 8006276:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 800627a:	b2db      	uxtb	r3, r3
 800627c:	2b02      	cmp	r3, #2
 800627e:	d004      	beq.n	800628a <USBD_StdEPReq+0x84>
 8006280:	2b03      	cmp	r3, #3
 8006282:	d011      	beq.n	80062a8 <USBD_StdEPReq+0xa2>
              USBD_CtlError(pdev, req);
 8006284:	f7ff fd53 	bl	8005d2e <USBD_CtlError>
              break;
 8006288:	e7ce      	b.n	8006228 <USBD_StdEPReq+0x22>
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800628a:	2f00      	cmp	r7, #0
 800628c:	bf18      	it	ne
 800628e:	2f80      	cmpne	r7, #128	@ 0x80
 8006290:	d007      	beq.n	80062a2 <USBD_StdEPReq+0x9c>
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8006292:	4639      	mov	r1, r7
 8006294:	f000 ffec 	bl	8007270 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8006298:	2180      	movs	r1, #128	@ 0x80
 800629a:	4630      	mov	r0, r6
 800629c:	f000 ffe8 	bl	8007270 <USBD_LL_StallEP>
 80062a0:	e7c2      	b.n	8006228 <USBD_StdEPReq+0x22>
                USBD_CtlError(pdev, req);
 80062a2:	f7ff fd44 	bl	8005d2e <USBD_CtlError>
 80062a6:	e7bf      	b.n	8006228 <USBD_StdEPReq+0x22>
              if (req->wValue == USB_FEATURE_EP_HALT)
 80062a8:	884b      	ldrh	r3, [r1, #2]
 80062aa:	b92b      	cbnz	r3, 80062b8 <USBD_StdEPReq+0xb2>
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 80062ac:	2f00      	cmp	r7, #0
 80062ae:	bf18      	it	ne
 80062b0:	2f80      	cmpne	r7, #128	@ 0x80
 80062b2:	d001      	beq.n	80062b8 <USBD_StdEPReq+0xb2>
 80062b4:	88cb      	ldrh	r3, [r1, #6]
 80062b6:	b11b      	cbz	r3, 80062c0 <USBD_StdEPReq+0xba>
              (void)USBD_CtlSendStatus(pdev);
 80062b8:	4630      	mov	r0, r6
 80062ba:	f000 fd3e 	bl	8006d3a <USBD_CtlSendStatus>
              break;
 80062be:	e7b3      	b.n	8006228 <USBD_StdEPReq+0x22>
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 80062c0:	4639      	mov	r1, r7
 80062c2:	f000 ffd5 	bl	8007270 <USBD_LL_StallEP>
 80062c6:	e7f7      	b.n	80062b8 <USBD_StdEPReq+0xb2>
          switch (pdev->dev_state)
 80062c8:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 80062cc:	b2db      	uxtb	r3, r3
 80062ce:	2b02      	cmp	r3, #2
 80062d0:	d004      	beq.n	80062dc <USBD_StdEPReq+0xd6>
 80062d2:	2b03      	cmp	r3, #3
 80062d4:	d011      	beq.n	80062fa <USBD_StdEPReq+0xf4>
              USBD_CtlError(pdev, req);
 80062d6:	f7ff fd2a 	bl	8005d2e <USBD_CtlError>
              break;
 80062da:	e7a5      	b.n	8006228 <USBD_StdEPReq+0x22>
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80062dc:	2f00      	cmp	r7, #0
 80062de:	bf18      	it	ne
 80062e0:	2f80      	cmpne	r7, #128	@ 0x80
 80062e2:	d007      	beq.n	80062f4 <USBD_StdEPReq+0xee>
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80062e4:	4639      	mov	r1, r7
 80062e6:	f000 ffc3 	bl	8007270 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80062ea:	2180      	movs	r1, #128	@ 0x80
 80062ec:	4630      	mov	r0, r6
 80062ee:	f000 ffbf 	bl	8007270 <USBD_LL_StallEP>
 80062f2:	e799      	b.n	8006228 <USBD_StdEPReq+0x22>
                USBD_CtlError(pdev, req);
 80062f4:	f7ff fd1b 	bl	8005d2e <USBD_CtlError>
 80062f8:	e796      	b.n	8006228 <USBD_StdEPReq+0x22>
              if (req->wValue == USB_FEATURE_EP_HALT)
 80062fa:	884b      	ldrh	r3, [r1, #2]
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	d193      	bne.n	8006228 <USBD_StdEPReq+0x22>
                if ((ep_addr & 0x7FU) != 0x00U)
 8006300:	f017 0f7f 	tst.w	r7, #127	@ 0x7f
 8006304:	d117      	bne.n	8006336 <USBD_StdEPReq+0x130>
                (void)USBD_CtlSendStatus(pdev);
 8006306:	4630      	mov	r0, r6
 8006308:	f000 fd17 	bl	8006d3a <USBD_CtlSendStatus>
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800630c:	4639      	mov	r1, r7
 800630e:	4630      	mov	r0, r6
 8006310:	f7ff fc19 	bl	8005b46 <USBD_CoreFindEP>
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8006314:	2800      	cmp	r0, #0
 8006316:	d187      	bne.n	8006228 <USBD_StdEPReq+0x22>
                  pdev->classId = idx;
 8006318:	f8c6 02d4 	str.w	r0, [r6, #724]	@ 0x2d4
                  if (pdev->pClass[idx]->Setup != NULL)
 800631c:	f100 02ae 	add.w	r2, r0, #174	@ 0xae
 8006320:	f856 2022 	ldr.w	r2, [r6, r2, lsl #2]
 8006324:	6892      	ldr	r2, [r2, #8]
 8006326:	2a00      	cmp	r2, #0
 8006328:	f000 8084 	beq.w	8006434 <USBD_StdEPReq+0x22e>
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800632c:	4629      	mov	r1, r5
 800632e:	4630      	mov	r0, r6
 8006330:	4790      	blx	r2
 8006332:	4604      	mov	r4, r0
 8006334:	e778      	b.n	8006228 <USBD_StdEPReq+0x22>
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8006336:	4639      	mov	r1, r7
 8006338:	f000 ffa2 	bl	8007280 <USBD_LL_ClearStallEP>
 800633c:	e7e3      	b.n	8006306 <USBD_StdEPReq+0x100>
          switch (pdev->dev_state)
 800633e:	f890 229c 	ldrb.w	r2, [r0, #668]	@ 0x29c
 8006342:	b2d2      	uxtb	r2, r2
 8006344:	2a02      	cmp	r2, #2
 8006346:	d005      	beq.n	8006354 <USBD_StdEPReq+0x14e>
 8006348:	2a03      	cmp	r2, #3
 800634a:	d028      	beq.n	800639e <USBD_StdEPReq+0x198>
              USBD_CtlError(pdev, req);
 800634c:	f7ff fcef 	bl	8005d2e <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 8006350:	4644      	mov	r4, r8
              break;
 8006352:	e769      	b.n	8006228 <USBD_StdEPReq+0x22>
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8006354:	2f00      	cmp	r7, #0
 8006356:	bf18      	it	ne
 8006358:	2f80      	cmpne	r7, #128	@ 0x80
 800635a:	d113      	bne.n	8006384 <USBD_StdEPReq+0x17e>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800635c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8006360:	d114      	bne.n	800638c <USBD_StdEPReq+0x186>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8006362:	f007 077f 	and.w	r7, r7, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006366:	eb07 0787 	add.w	r7, r7, r7, lsl #2
 800636a:	00b9      	lsls	r1, r7, #2
 800636c:	f501 71a8 	add.w	r1, r1, #336	@ 0x150
 8006370:	4401      	add	r1, r0
 8006372:	3104      	adds	r1, #4
              pep->status = 0x0000U;
 8006374:	2300      	movs	r3, #0
 8006376:	600b      	str	r3, [r1, #0]
              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8006378:	2202      	movs	r2, #2
 800637a:	4630      	mov	r0, r6
 800637c:	f000 fcb1 	bl	8006ce2 <USBD_CtlSendData>
  USBD_StatusTypeDef ret = USBD_OK;
 8006380:	4644      	mov	r4, r8
              break;
 8006382:	e751      	b.n	8006228 <USBD_StdEPReq+0x22>
                USBD_CtlError(pdev, req);
 8006384:	f7ff fcd3 	bl	8005d2e <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 8006388:	4644      	mov	r4, r8
                break;
 800638a:	e74d      	b.n	8006228 <USBD_StdEPReq+0x22>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800638c:	f007 077f 	and.w	r7, r7, #127	@ 0x7f
 8006390:	eb07 0787 	add.w	r7, r7, r7, lsl #2
 8006394:	00b9      	lsls	r1, r7, #2
 8006396:	3110      	adds	r1, #16
 8006398:	4401      	add	r1, r0
 800639a:	3104      	adds	r1, #4
 800639c:	e7ea      	b.n	8006374 <USBD_StdEPReq+0x16e>
              if ((ep_addr & 0x80U) == 0x80U)
 800639e:	b25b      	sxtb	r3, r3
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	db20      	blt.n	80063e6 <USBD_StdEPReq+0x1e0>
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 80063a4:	f007 020f 	and.w	r2, r7, #15
 80063a8:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 80063ac:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 80063b0:	f8b2 2164 	ldrh.w	r2, [r2, #356]	@ 0x164
 80063b4:	b322      	cbz	r2, 8006400 <USBD_StdEPReq+0x1fa>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	db26      	blt.n	8006408 <USBD_StdEPReq+0x202>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80063ba:	f007 037f 	and.w	r3, r7, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80063be:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80063c2:	009c      	lsls	r4, r3, #2
 80063c4:	f504 74a8 	add.w	r4, r4, #336	@ 0x150
 80063c8:	4434      	add	r4, r6
 80063ca:	3404      	adds	r4, #4
              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 80063cc:	2f80      	cmp	r7, #128	@ 0x80
 80063ce:	bf18      	it	ne
 80063d0:	2f00      	cmpne	r7, #0
 80063d2:	d122      	bne.n	800641a <USBD_StdEPReq+0x214>
                pep->status = 0x0000U;
 80063d4:	2300      	movs	r3, #0
 80063d6:	6023      	str	r3, [r4, #0]
              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80063d8:	2202      	movs	r2, #2
 80063da:	4621      	mov	r1, r4
 80063dc:	4630      	mov	r0, r6
 80063de:	f000 fc80 	bl	8006ce2 <USBD_CtlSendData>
  USBD_StatusTypeDef ret = USBD_OK;
 80063e2:	4644      	mov	r4, r8
              break;
 80063e4:	e720      	b.n	8006228 <USBD_StdEPReq+0x22>
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 80063e6:	f007 020f 	and.w	r2, r7, #15
 80063ea:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 80063ee:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 80063f2:	8c92      	ldrh	r2, [r2, #36]	@ 0x24
 80063f4:	2a00      	cmp	r2, #0
 80063f6:	d1de      	bne.n	80063b6 <USBD_StdEPReq+0x1b0>
                  USBD_CtlError(pdev, req);
 80063f8:	f7ff fc99 	bl	8005d2e <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 80063fc:	4644      	mov	r4, r8
                  break;
 80063fe:	e713      	b.n	8006228 <USBD_StdEPReq+0x22>
                  USBD_CtlError(pdev, req);
 8006400:	f7ff fc95 	bl	8005d2e <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 8006404:	4644      	mov	r4, r8
                  break;
 8006406:	e70f      	b.n	8006228 <USBD_StdEPReq+0x22>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006408:	f007 037f 	and.w	r3, r7, #127	@ 0x7f
 800640c:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8006410:	009c      	lsls	r4, r3, #2
 8006412:	3410      	adds	r4, #16
 8006414:	4434      	add	r4, r6
 8006416:	3404      	adds	r4, #4
 8006418:	e7d8      	b.n	80063cc <USBD_StdEPReq+0x1c6>
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800641a:	4639      	mov	r1, r7
 800641c:	4630      	mov	r0, r6
 800641e:	f000 fee7 	bl	80071f0 <USBD_LL_IsStallEP>
 8006422:	b110      	cbz	r0, 800642a <USBD_StdEPReq+0x224>
                pep->status = 0x0001U;
 8006424:	2301      	movs	r3, #1
 8006426:	6023      	str	r3, [r4, #0]
 8006428:	e7d6      	b.n	80063d8 <USBD_StdEPReq+0x1d2>
                pep->status = 0x0000U;
 800642a:	2300      	movs	r3, #0
 800642c:	6023      	str	r3, [r4, #0]
 800642e:	e7d3      	b.n	80063d8 <USBD_StdEPReq+0x1d2>
  USBD_StatusTypeDef ret = USBD_OK;
 8006430:	2400      	movs	r4, #0
 8006432:	e6f9      	b.n	8006228 <USBD_StdEPReq+0x22>
 8006434:	4604      	mov	r4, r0
 8006436:	e6f7      	b.n	8006228 <USBD_StdEPReq+0x22>

08006438 <USBD_GetString>:
  if (desc == NULL)
 8006438:	b300      	cbz	r0, 800647c <USBD_GetString+0x44>
{
 800643a:	b570      	push	{r4, r5, r6, lr}
 800643c:	460d      	mov	r5, r1
 800643e:	4616      	mov	r6, r2
 8006440:	4604      	mov	r4, r0
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 8006442:	f7ff fc56 	bl	8005cf2 <USBD_GetLen>
 8006446:	3001      	adds	r0, #1
 8006448:	0043      	lsls	r3, r0, #1
 800644a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800644e:	d806      	bhi.n	800645e <USBD_GetString+0x26>
 8006450:	b29b      	uxth	r3, r3
 8006452:	8033      	strh	r3, [r6, #0]
  unicode[idx] = *(uint8_t *)len;
 8006454:	702b      	strb	r3, [r5, #0]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8006456:	2303      	movs	r3, #3
 8006458:	706b      	strb	r3, [r5, #1]
  idx++;
 800645a:	2302      	movs	r3, #2
  while (*pdesc != (uint8_t)'\0')
 800645c:	e00a      	b.n	8006474 <USBD_GetString+0x3c>
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800645e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006462:	e7f6      	b.n	8006452 <USBD_GetString+0x1a>
    unicode[idx] = *pdesc;
 8006464:	54ea      	strb	r2, [r5, r3]
    pdesc++;
 8006466:	3401      	adds	r4, #1
    idx++;
 8006468:	1c5a      	adds	r2, r3, #1
 800646a:	b2d2      	uxtb	r2, r2
    unicode[idx] = 0U;
 800646c:	2100      	movs	r1, #0
 800646e:	54a9      	strb	r1, [r5, r2]
    idx++;
 8006470:	3302      	adds	r3, #2
 8006472:	b2db      	uxtb	r3, r3
  while (*pdesc != (uint8_t)'\0')
 8006474:	7822      	ldrb	r2, [r4, #0]
 8006476:	2a00      	cmp	r2, #0
 8006478:	d1f4      	bne.n	8006464 <USBD_GetString+0x2c>
}
 800647a:	bd70      	pop	{r4, r5, r6, pc}
 800647c:	4770      	bx	lr
	...

08006480 <__NVIC_SystemReset>:
  __ASM volatile ("dsb 0xF":::"memory");
 8006480:	f3bf 8f4f 	dsb	sy
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8006484:	4905      	ldr	r1, [pc, #20]	@ (800649c <__NVIC_SystemReset+0x1c>)
 8006486:	68ca      	ldr	r2, [r1, #12]
 8006488:	f402 62e0 	and.w	r2, r2, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800648c:	4b04      	ldr	r3, [pc, #16]	@ (80064a0 <__NVIC_SystemReset+0x20>)
 800648e:	4313      	orrs	r3, r2
 8006490:	60cb      	str	r3, [r1, #12]
 8006492:	f3bf 8f4f 	dsb	sy
    __NOP();
 8006496:	bf00      	nop
  for(;;)                                                           /* wait until reset */
 8006498:	e7fd      	b.n	8006496 <__NVIC_SystemReset+0x16>
 800649a:	bf00      	nop
 800649c:	e000ed00 	.word	0xe000ed00
 80064a0:	05fa0004 	.word	0x05fa0004

080064a4 <USBD_DFU_GetCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_DFU_GetCfgDesc(uint16_t *length)
{
  *length = (uint16_t)sizeof(USBD_DFU_CfgDesc);
 80064a4:	231b      	movs	r3, #27
 80064a6:	8003      	strh	r3, [r0, #0]

  return USBD_DFU_CfgDesc;
}
 80064a8:	4800      	ldr	r0, [pc, #0]	@ (80064ac <USBD_DFU_GetCfgDesc+0x8>)
 80064aa:	4770      	bx	lr
 80064ac:	24000038 	.word	0x24000038

080064b0 <USBD_DFU_EP0_RxReady>:
static uint8_t USBD_DFU_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
  UNUSED(pdev);

  return (uint8_t)USBD_OK;
}
 80064b0:	2000      	movs	r0, #0
 80064b2:	4770      	bx	lr

080064b4 <USBD_DFU_SOF>:
static uint8_t USBD_DFU_SOF(USBD_HandleTypeDef *pdev)
{
  UNUSED(pdev);

  return (uint8_t)USBD_OK;
}
 80064b4:	2000      	movs	r0, #0
 80064b6:	4770      	bx	lr

080064b8 <USBD_DFU_GetDeviceQualifierDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_DFU_GetDeviceQualifierDesc(uint16_t *length)
{
  *length = (uint16_t)sizeof(USBD_DFU_DeviceQualifierDesc);
 80064b8:	230a      	movs	r3, #10
 80064ba:	8003      	strh	r3, [r0, #0]

  return USBD_DFU_DeviceQualifierDesc;
}
 80064bc:	4800      	ldr	r0, [pc, #0]	@ (80064c0 <USBD_DFU_GetDeviceQualifierDesc+0x8>)
 80064be:	4770      	bx	lr
 80064c0:	2400002c 	.word	0x2400002c

080064c4 <DFU_ClearStatus>:
  * @param  pdev: device instance
  * @retval status
  */
static void DFU_ClearStatus(USBD_HandleTypeDef *pdev)
{
  USBD_DFU_HandleTypeDef *hdfu = (USBD_DFU_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80064c4:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 80064c8:	33b0      	adds	r3, #176	@ 0xb0
 80064ca:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]

  if (hdfu == NULL)
 80064ce:	b1a3      	cbz	r3, 80064fa <DFU_ClearStatus+0x36>
  {
    return;
  }

  if (hdfu->dev_state == DFU_STATE_ERROR)
 80064d0:	f893 241c 	ldrb.w	r2, [r3, #1052]	@ 0x41c
 80064d4:	2a0a      	cmp	r2, #10
 80064d6:	d011      	beq.n	80064fc <DFU_ClearStatus+0x38>
    hdfu->dev_status[5] = 0U; /* iString */
  }
  else
  {
    /* State Error */
    hdfu->dev_state = DFU_STATE_ERROR;
 80064d8:	210a      	movs	r1, #10
 80064da:	f883 141c 	strb.w	r1, [r3, #1052]	@ 0x41c
    hdfu->dev_status[0] = DFU_ERROR_UNKNOWN; /* bStatus */
 80064de:	220e      	movs	r2, #14
 80064e0:	f883 2414 	strb.w	r2, [r3, #1044]	@ 0x414
    hdfu->dev_status[1] = 0U;
 80064e4:	2200      	movs	r2, #0
 80064e6:	f883 2415 	strb.w	r2, [r3, #1045]	@ 0x415
    hdfu->dev_status[2] = 0U;
 80064ea:	f883 2416 	strb.w	r2, [r3, #1046]	@ 0x416
    hdfu->dev_status[3] = 0U; /* bwPollTimeout=0ms */
 80064ee:	f883 2417 	strb.w	r2, [r3, #1047]	@ 0x417
    hdfu->dev_status[4] = hdfu->dev_state; /* bState */
 80064f2:	f883 1418 	strb.w	r1, [r3, #1048]	@ 0x418
    hdfu->dev_status[5] = 0U; /* iString */
 80064f6:	f883 2419 	strb.w	r2, [r3, #1049]	@ 0x419
  }
}
 80064fa:	4770      	bx	lr
    hdfu->dev_state = DFU_STATE_IDLE;
 80064fc:	2102      	movs	r1, #2
 80064fe:	f883 141c 	strb.w	r1, [r3, #1052]	@ 0x41c
    hdfu->dev_status[0] = DFU_ERROR_NONE; /* bStatus */
 8006502:	2200      	movs	r2, #0
 8006504:	f883 2414 	strb.w	r2, [r3, #1044]	@ 0x414
    hdfu->dev_status[1] = 0U;
 8006508:	f883 2415 	strb.w	r2, [r3, #1045]	@ 0x415
    hdfu->dev_status[2] = 0U;
 800650c:	f883 2416 	strb.w	r2, [r3, #1046]	@ 0x416
    hdfu->dev_status[3] = 0U; /* bwPollTimeout=0ms */
 8006510:	f883 2417 	strb.w	r2, [r3, #1047]	@ 0x417
    hdfu->dev_status[4] = hdfu->dev_state; /* bState */
 8006514:	f883 1418 	strb.w	r1, [r3, #1048]	@ 0x418
    hdfu->dev_status[5] = 0U; /* iString */
 8006518:	f883 2419 	strb.w	r2, [r3, #1049]	@ 0x419
 800651c:	4770      	bx	lr

0800651e <DFU_Abort>:
  * @param  pdev: device instance
  * @retval None
  */
static void DFU_Abort(USBD_HandleTypeDef *pdev)
{
  USBD_DFU_HandleTypeDef *hdfu = (USBD_DFU_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800651e:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 8006522:	33b0      	adds	r3, #176	@ 0xb0
 8006524:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]

  if (hdfu == NULL)
 8006528:	b1eb      	cbz	r3, 8006566 <DFU_Abort+0x48>
  {
    return;
  }

  if ((hdfu->dev_state == DFU_STATE_IDLE) ||
 800652a:	f893 141c 	ldrb.w	r1, [r3, #1052]	@ 0x41c
 800652e:	2909      	cmp	r1, #9
 8006530:	d819      	bhi.n	8006566 <DFU_Abort+0x48>
 8006532:	f44f 721b 	mov.w	r2, #620	@ 0x26c
 8006536:	40ca      	lsrs	r2, r1
 8006538:	f012 0f01 	tst.w	r2, #1
 800653c:	d013      	beq.n	8006566 <DFU_Abort+0x48>
      (hdfu->dev_state == DFU_STATE_DNLOAD_SYNC) ||
      (hdfu->dev_state == DFU_STATE_DNLOAD_IDLE) ||
      (hdfu->dev_state == DFU_STATE_MANIFEST_SYNC) ||
      (hdfu->dev_state == DFU_STATE_UPLOAD_IDLE))
  {
    hdfu->dev_state = DFU_STATE_IDLE;
 800653e:	2102      	movs	r1, #2
 8006540:	f883 141c 	strb.w	r1, [r3, #1052]	@ 0x41c
    hdfu->dev_status[0] = DFU_ERROR_NONE;
 8006544:	2200      	movs	r2, #0
 8006546:	f883 2414 	strb.w	r2, [r3, #1044]	@ 0x414
    hdfu->dev_status[1] = 0U;
 800654a:	f883 2415 	strb.w	r2, [r3, #1045]	@ 0x415
    hdfu->dev_status[2] = 0U;
 800654e:	f883 2416 	strb.w	r2, [r3, #1046]	@ 0x416
    hdfu->dev_status[3] = 0U; /* bwPollTimeout=0ms */
 8006552:	f883 2417 	strb.w	r2, [r3, #1047]	@ 0x417
    hdfu->dev_status[4] = hdfu->dev_state;
 8006556:	f883 1418 	strb.w	r1, [r3, #1048]	@ 0x418
    hdfu->dev_status[5] = 0U; /* iString */
 800655a:	f883 2419 	strb.w	r2, [r3, #1049]	@ 0x419
    hdfu->wblock_num = 0U;
 800655e:	f8c3 2400 	str.w	r2, [r3, #1024]	@ 0x400
    hdfu->wlength = 0U;
 8006562:	f8c3 2404 	str.w	r2, [r3, #1028]	@ 0x404
  }
}
 8006566:	4770      	bx	lr

08006568 <USBD_DFU_GetUsrStringDesc>:
  USBD_DFU_MediaTypeDef *DfuInterface = (USBD_DFU_MediaTypeDef *)pdev->pUserData[pdev->classId];
 8006568:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 800656c:	33b0      	adds	r3, #176	@ 0xb0
 800656e:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 8006572:	6843      	ldr	r3, [r0, #4]
  if (index <= (USBD_IDX_INTERFACE_STR + USBD_DFU_MAX_ITF_NUM))
 8006574:	2906      	cmp	r1, #6
 8006576:	d807      	bhi.n	8006588 <USBD_DFU_GetUsrStringDesc+0x20>
{
 8006578:	b510      	push	{r4, lr}
    USBD_GetString((uint8_t *)DfuInterface->pStrDesc, USBD_StrDesc, length);
 800657a:	4c05      	ldr	r4, [pc, #20]	@ (8006590 <USBD_DFU_GetUsrStringDesc+0x28>)
 800657c:	4621      	mov	r1, r4
 800657e:	6818      	ldr	r0, [r3, #0]
 8006580:	f7ff ff5a 	bl	8006438 <USBD_GetString>
    return USBD_StrDesc;
 8006584:	4620      	mov	r0, r4
}
 8006586:	bd10      	pop	{r4, pc}
    *length = 0U;
 8006588:	2000      	movs	r0, #0
 800658a:	8010      	strh	r0, [r2, #0]
}
 800658c:	4770      	bx	lr
 800658e:	bf00      	nop
 8006590:	24000258 	.word	0x24000258

08006594 <USBD_DFU_GetDfuFuncDesc>:
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
  uint8_t *pDfuDesc = NULL;
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8006594:	8842      	ldrh	r2, [r0, #2]
 8006596:	7803      	ldrb	r3, [r0, #0]
 8006598:	429a      	cmp	r2, r3
 800659a:	d914      	bls.n	80065c6 <USBD_DFU_GetDfuFuncDesc+0x32>
{
 800659c:	b510      	push	{r4, lr}
 800659e:	b082      	sub	sp, #8
 80065a0:	4604      	mov	r4, r0
  {
    ptr = desc->bLength;
 80065a2:	f8ad 3006 	strh.w	r3, [sp, #6]

    while (ptr < desc->wTotalLength)
 80065a6:	8863      	ldrh	r3, [r4, #2]
 80065a8:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 80065ac:	429a      	cmp	r2, r3
 80065ae:	d207      	bcs.n	80065c0 <USBD_DFU_GetDfuFuncDesc+0x2c>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 80065b0:	f10d 0106 	add.w	r1, sp, #6
 80065b4:	f7ff fb96 	bl	8005ce4 <USBD_GetNextDesc>

      if (pdesc->bDescriptorType == DFU_DESCRIPTOR_TYPE)
 80065b8:	7843      	ldrb	r3, [r0, #1]
 80065ba:	2b21      	cmp	r3, #33	@ 0x21
 80065bc:	d1f3      	bne.n	80065a6 <USBD_DFU_GetDfuFuncDesc+0x12>
 80065be:	e000      	b.n	80065c2 <USBD_DFU_GetDfuFuncDesc+0x2e>
  uint8_t *pDfuDesc = NULL;
 80065c0:	2000      	movs	r0, #0
        break;
      }
    }
  }
  return pDfuDesc;
}
 80065c2:	b002      	add	sp, #8
 80065c4:	bd10      	pop	{r4, pc}
  uint8_t *pDfuDesc = NULL;
 80065c6:	2000      	movs	r0, #0
}
 80065c8:	4770      	bx	lr

080065ca <DFU_Leave>:
{
 80065ca:	b570      	push	{r4, r5, r6, lr}
 80065cc:	4604      	mov	r4, r0
  USBD_DFU_HandleTypeDef *hdfu = (USBD_DFU_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80065ce:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 80065d2:	33b0      	adds	r3, #176	@ 0xb0
 80065d4:	f850 6023 	ldr.w	r6, [r0, r3, lsl #2]
  USBD_DFU_MediaTypeDef *DfuInterface = (USBD_DFU_MediaTypeDef *)pdev->pUserData[pdev->classId];
 80065d8:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 80065dc:	685d      	ldr	r5, [r3, #4]
  USBD_DFUFuncDescTypeDef *pDfuFunc = (USBD_DFUFuncDescTypeDef *)USBD_DFU_GetDfuFuncDesc(pdev->pConfDesc);
 80065de:	f8d0 02d0 	ldr.w	r0, [r0, #720]	@ 0x2d0
 80065e2:	f7ff ffd7 	bl	8006594 <USBD_DFU_GetDfuFuncDesc>
  if ((hdfu == NULL) || (DfuInterface == NULL) || (pDfuFunc == NULL))
 80065e6:	2d00      	cmp	r5, #0
 80065e8:	bf18      	it	ne
 80065ea:	2e00      	cmpne	r6, #0
 80065ec:	d013      	beq.n	8006616 <DFU_Leave+0x4c>
 80065ee:	b190      	cbz	r0, 8006616 <DFU_Leave+0x4c>
  hdfu->manif_state = DFU_MANIFEST_COMPLETE;
 80065f0:	2300      	movs	r3, #0
 80065f2:	f886 341d 	strb.w	r3, [r6, #1053]	@ 0x41d
  if ((pDfuFunc->bmAttributes & DFU_MANIFEST_MASK) != 0U)
 80065f6:	7883      	ldrb	r3, [r0, #2]
 80065f8:	f013 0f04 	tst.w	r3, #4
 80065fc:	d00c      	beq.n	8006618 <DFU_Leave+0x4e>
    hdfu->dev_state = DFU_STATE_MANIFEST_SYNC;
 80065fe:	2206      	movs	r2, #6
 8006600:	f886 241c 	strb.w	r2, [r6, #1052]	@ 0x41c
    hdfu->dev_status[1] = 0U;
 8006604:	2300      	movs	r3, #0
 8006606:	f886 3415 	strb.w	r3, [r6, #1045]	@ 0x415
    hdfu->dev_status[2] = 0U;
 800660a:	f886 3416 	strb.w	r3, [r6, #1046]	@ 0x416
    hdfu->dev_status[3] = 0U;
 800660e:	f886 3417 	strb.w	r3, [r6, #1047]	@ 0x417
    hdfu->dev_status[4] = hdfu->dev_state;
 8006612:	f886 2418 	strb.w	r2, [r6, #1048]	@ 0x418
}
 8006616:	bd70      	pop	{r4, r5, r6, pc}
    hdfu->dev_state = DFU_STATE_MANIFEST_WAIT_RESET;
 8006618:	2208      	movs	r2, #8
 800661a:	f886 241c 	strb.w	r2, [r6, #1052]	@ 0x41c
    hdfu->dev_status[1] = 0U;
 800661e:	2300      	movs	r3, #0
 8006620:	f886 3415 	strb.w	r3, [r6, #1045]	@ 0x415
    hdfu->dev_status[2] = 0U;
 8006624:	f886 3416 	strb.w	r3, [r6, #1046]	@ 0x416
    hdfu->dev_status[3] = 0U;
 8006628:	f886 3417 	strb.w	r3, [r6, #1047]	@ 0x417
    hdfu->dev_status[4] = hdfu->dev_state;
 800662c:	f886 2418 	strb.w	r2, [r6, #1048]	@ 0x418
    (void)USBD_Stop(pdev);
 8006630:	4620      	mov	r0, r4
 8006632:	f7ff f999 	bl	8005968 <USBD_Stop>
    NVIC_SystemReset();
 8006636:	f7ff ff23 	bl	8006480 <__NVIC_SystemReset>

0800663a <USBD_DFU_EP0_TxReady>:
{
 800663a:	b510      	push	{r4, lr}
 800663c:	b082      	sub	sp, #8
  USBD_DFU_HandleTypeDef *hdfu = (USBD_DFU_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800663e:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 8006642:	33b0      	adds	r3, #176	@ 0xb0
 8006644:	f850 4023 	ldr.w	r4, [r0, r3, lsl #2]
  USBD_DFU_MediaTypeDef *DfuInterface = (USBD_DFU_MediaTypeDef *)pdev->pUserData[pdev->classId];
 8006648:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 800664c:	685a      	ldr	r2, [r3, #4]
  if (hdfu == NULL)
 800664e:	2c00      	cmp	r4, #0
 8006650:	f000 808c 	beq.w	800676c <USBD_DFU_EP0_TxReady+0x132>
  if (hdfu->dev_state == DFU_STATE_DNLOAD_BUSY)
 8006654:	f894 341c 	ldrb.w	r3, [r4, #1052]	@ 0x41c
 8006658:	2b04      	cmp	r3, #4
 800665a:	d005      	beq.n	8006668 <USBD_DFU_EP0_TxReady+0x2e>
  else if (hdfu->dev_state == DFU_STATE_MANIFEST)/* Manifestation in progress */
 800665c:	2b07      	cmp	r3, #7
 800665e:	f000 8081 	beq.w	8006764 <USBD_DFU_EP0_TxReady+0x12a>
    return (uint8_t)USBD_FAIL;
 8006662:	2003      	movs	r0, #3
}
 8006664:	b002      	add	sp, #8
 8006666:	bd10      	pop	{r4, pc}
    if (hdfu->wblock_num == 0U)
 8006668:	f8d4 1400 	ldr.w	r1, [r4, #1024]	@ 0x400
 800666c:	2900      	cmp	r1, #0
 800666e:	d14a      	bne.n	8006706 <USBD_DFU_EP0_TxReady+0xcc>
      if (hdfu->wlength == 1U)
 8006670:	f8d4 3404 	ldr.w	r3, [r4, #1028]	@ 0x404
 8006674:	2b01      	cmp	r3, #1
 8006676:	d053      	beq.n	8006720 <USBD_DFU_EP0_TxReady+0xe6>
      else if (hdfu->wlength == 5U)
 8006678:	2b05      	cmp	r3, #5
 800667a:	d136      	bne.n	80066ea <USBD_DFU_EP0_TxReady+0xb0>
        if (hdfu->buffer.d8[0] == DFU_CMD_SETADDRESSPOINTER)
 800667c:	7823      	ldrb	r3, [r4, #0]
 800667e:	2b21      	cmp	r3, #33	@ 0x21
 8006680:	d020      	beq.n	80066c4 <USBD_DFU_EP0_TxReady+0x8a>
        else if (hdfu->buffer.d8[0] == DFU_CMD_ERASE)
 8006682:	2b41      	cmp	r3, #65	@ 0x41
 8006684:	d174      	bne.n	8006770 <USBD_DFU_EP0_TxReady+0x136>
          app_addr_ptr = hdfu->buffer.d8[1];
 8006686:	7863      	ldrb	r3, [r4, #1]
          app_addr_ptr += (uint32_t)hdfu->buffer.d8[2] << 8;
 8006688:	78a1      	ldrb	r1, [r4, #2]
 800668a:	eb03 2301 	add.w	r3, r3, r1, lsl #8
          app_addr_ptr += (uint32_t)hdfu->buffer.d8[3] << 16;
 800668e:	78e1      	ldrb	r1, [r4, #3]
 8006690:	eb03 4301 	add.w	r3, r3, r1, lsl #16
          app_addr_ptr += (uint32_t)hdfu->buffer.d8[4] << 24;
 8006694:	7920      	ldrb	r0, [r4, #4]
          if (DfuInterface->Erase(app_addr_ptr) != USBD_OK)
 8006696:	68d2      	ldr	r2, [r2, #12]
 8006698:	eb03 6000 	add.w	r0, r3, r0, lsl #24
 800669c:	4790      	blx	r2
 800669e:	2800      	cmp	r0, #0
 80066a0:	d03e      	beq.n	8006720 <USBD_DFU_EP0_TxReady+0xe6>
            hdfu->dev_state = DFU_STATE_ERROR;
 80066a2:	220a      	movs	r2, #10
 80066a4:	f884 241c 	strb.w	r2, [r4, #1052]	@ 0x41c
            hdfu->dev_status[0] = DFU_ERROR_VENDOR;
 80066a8:	230b      	movs	r3, #11
 80066aa:	f884 3414 	strb.w	r3, [r4, #1044]	@ 0x414
            hdfu->dev_status[1] = 0U;
 80066ae:	2300      	movs	r3, #0
 80066b0:	f884 3415 	strb.w	r3, [r4, #1045]	@ 0x415
            hdfu->dev_status[2] = 0U;
 80066b4:	f884 3416 	strb.w	r3, [r4, #1046]	@ 0x416
            hdfu->dev_status[3] = 0U;
 80066b8:	f884 3417 	strb.w	r3, [r4, #1047]	@ 0x417
            hdfu->dev_status[4] = hdfu->dev_state;
 80066bc:	f884 2418 	strb.w	r2, [r4, #1048]	@ 0x418
            return (uint8_t)USBD_FAIL;
 80066c0:	2003      	movs	r0, #3
 80066c2:	e7cf      	b.n	8006664 <USBD_DFU_EP0_TxReady+0x2a>
          hdfu->data_ptr = hdfu->buffer.d8[1];
 80066c4:	7863      	ldrb	r3, [r4, #1]
 80066c6:	f8c4 3408 	str.w	r3, [r4, #1032]	@ 0x408
          hdfu->data_ptr += (uint32_t)hdfu->buffer.d8[2] << 8;
 80066ca:	78a2      	ldrb	r2, [r4, #2]
 80066cc:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 80066d0:	f8c4 3408 	str.w	r3, [r4, #1032]	@ 0x408
          hdfu->data_ptr += (uint32_t)hdfu->buffer.d8[3] << 16;
 80066d4:	78e2      	ldrb	r2, [r4, #3]
 80066d6:	eb03 4302 	add.w	r3, r3, r2, lsl #16
 80066da:	f8c4 3408 	str.w	r3, [r4, #1032]	@ 0x408
          hdfu->data_ptr += (uint32_t)hdfu->buffer.d8[4] << 24;
 80066de:	7922      	ldrb	r2, [r4, #4]
 80066e0:	eb03 6302 	add.w	r3, r3, r2, lsl #24
 80066e4:	f8c4 3408 	str.w	r3, [r4, #1032]	@ 0x408
 80066e8:	e01a      	b.n	8006720 <USBD_DFU_EP0_TxReady+0xe6>
        hdfu->wlength = 0U;
 80066ea:	2300      	movs	r3, #0
 80066ec:	f8c4 3404 	str.w	r3, [r4, #1028]	@ 0x404
        hdfu->wblock_num = 0U;
 80066f0:	f8c4 3400 	str.w	r3, [r4, #1024]	@ 0x400
        req.bmRequest = 0U;
 80066f4:	f88d 3000 	strb.w	r3, [sp]
        req.wLength = 1U;
 80066f8:	2301      	movs	r3, #1
 80066fa:	f8ad 3006 	strh.w	r3, [sp, #6]
        USBD_CtlError(pdev, &req);
 80066fe:	4669      	mov	r1, sp
 8006700:	f7ff fb15 	bl	8005d2e <USBD_CtlError>
 8006704:	e00c      	b.n	8006720 <USBD_DFU_EP0_TxReady+0xe6>
      if (hdfu->wblock_num > 1U)
 8006706:	2901      	cmp	r1, #1
 8006708:	d90a      	bls.n	8006720 <USBD_DFU_EP0_TxReady+0xe6>
        addr = ((hdfu->wblock_num - 2U) * USBD_DFU_XFER_SIZE) + hdfu->data_ptr;
 800670a:	3902      	subs	r1, #2
 800670c:	f8d4 0408 	ldr.w	r0, [r4, #1032]	@ 0x408
        if (DfuInterface->Write(hdfu->buffer.d8, (uint8_t *)addr, hdfu->wlength) != USBD_OK)
 8006710:	6913      	ldr	r3, [r2, #16]
 8006712:	f8d4 2404 	ldr.w	r2, [r4, #1028]	@ 0x404
 8006716:	eb00 2181 	add.w	r1, r0, r1, lsl #10
 800671a:	4620      	mov	r0, r4
 800671c:	4798      	blx	r3
 800671e:	b980      	cbnz	r0, 8006742 <USBD_DFU_EP0_TxReady+0x108>
    hdfu->wlength = 0U;
 8006720:	2000      	movs	r0, #0
 8006722:	f8c4 0404 	str.w	r0, [r4, #1028]	@ 0x404
    hdfu->wblock_num = 0U;
 8006726:	f8c4 0400 	str.w	r0, [r4, #1024]	@ 0x400
    hdfu->dev_state =  DFU_STATE_DNLOAD_SYNC;
 800672a:	2303      	movs	r3, #3
 800672c:	f884 341c 	strb.w	r3, [r4, #1052]	@ 0x41c
    hdfu->dev_status[1] = 0U;
 8006730:	f884 0415 	strb.w	r0, [r4, #1045]	@ 0x415
    hdfu->dev_status[2] = 0U;
 8006734:	f884 0416 	strb.w	r0, [r4, #1046]	@ 0x416
    hdfu->dev_status[3] = 0U;
 8006738:	f884 0417 	strb.w	r0, [r4, #1047]	@ 0x417
    hdfu->dev_status[4] = hdfu->dev_state;
 800673c:	f884 3418 	strb.w	r3, [r4, #1048]	@ 0x418
 8006740:	e790      	b.n	8006664 <USBD_DFU_EP0_TxReady+0x2a>
          hdfu->dev_state = DFU_STATE_ERROR;
 8006742:	220a      	movs	r2, #10
 8006744:	f884 241c 	strb.w	r2, [r4, #1052]	@ 0x41c
          hdfu->dev_status[0] = DFU_ERROR_VENDOR;
 8006748:	230b      	movs	r3, #11
 800674a:	f884 3414 	strb.w	r3, [r4, #1044]	@ 0x414
          hdfu->dev_status[1] = 0U;
 800674e:	2300      	movs	r3, #0
 8006750:	f884 3415 	strb.w	r3, [r4, #1045]	@ 0x415
          hdfu->dev_status[2] = 0U;
 8006754:	f884 3416 	strb.w	r3, [r4, #1046]	@ 0x416
          hdfu->dev_status[3] = 0U;
 8006758:	f884 3417 	strb.w	r3, [r4, #1047]	@ 0x417
          hdfu->dev_status[4] = hdfu->dev_state;
 800675c:	f884 2418 	strb.w	r2, [r4, #1048]	@ 0x418
          return (uint8_t)USBD_FAIL;
 8006760:	2003      	movs	r0, #3
 8006762:	e77f      	b.n	8006664 <USBD_DFU_EP0_TxReady+0x2a>
    DFU_Leave(pdev);
 8006764:	f7ff ff31 	bl	80065ca <DFU_Leave>
  return (uint8_t)USBD_OK;
 8006768:	2000      	movs	r0, #0
 800676a:	e77b      	b.n	8006664 <USBD_DFU_EP0_TxReady+0x2a>
    return (uint8_t)USBD_FAIL;
 800676c:	2003      	movs	r0, #3
 800676e:	e779      	b.n	8006664 <USBD_DFU_EP0_TxReady+0x2a>
          return (uint8_t)USBD_FAIL;
 8006770:	2003      	movs	r0, #3
 8006772:	e777      	b.n	8006664 <USBD_DFU_EP0_TxReady+0x2a>

08006774 <DFU_Upload>:
{
 8006774:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006776:	460e      	mov	r6, r1
  USBD_DFU_HandleTypeDef *hdfu = (USBD_DFU_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006778:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 800677c:	33b0      	adds	r3, #176	@ 0xb0
 800677e:	f850 4023 	ldr.w	r4, [r0, r3, lsl #2]
  USBD_DFU_MediaTypeDef *DfuInterface = (USBD_DFU_MediaTypeDef *)pdev->pUserData[pdev->classId];
 8006782:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8006786:	6859      	ldr	r1, [r3, #4]
  if (hdfu == NULL)
 8006788:	2c00      	cmp	r4, #0
 800678a:	f000 8087 	beq.w	800689c <DFU_Upload+0x128>
 800678e:	4605      	mov	r5, r0
  if (req->wLength > 0U)
 8006790:	88f3      	ldrh	r3, [r6, #6]
 8006792:	2b00      	cmp	r3, #0
 8006794:	d076      	beq.n	8006884 <DFU_Upload+0x110>
    if ((hdfu->dev_state == DFU_STATE_IDLE) || (hdfu->dev_state == DFU_STATE_UPLOAD_IDLE))
 8006796:	f894 341c 	ldrb.w	r3, [r4, #1052]	@ 0x41c
 800679a:	2b09      	cmp	r3, #9
 800679c:	bf18      	it	ne
 800679e:	2b02      	cmpne	r3, #2
 80067a0:	d167      	bne.n	8006872 <DFU_Upload+0xfe>
      hdfu->wblock_num = req->wValue;
 80067a2:	8870      	ldrh	r0, [r6, #2]
 80067a4:	f8c4 0400 	str.w	r0, [r4, #1024]	@ 0x400
      hdfu->wlength = MIN(req->wLength, USBD_DFU_XFER_SIZE);
 80067a8:	88f2      	ldrh	r2, [r6, #6]
 80067aa:	f5b2 6f80 	cmp.w	r2, #1024	@ 0x400
 80067ae:	bf28      	it	cs
 80067b0:	f44f 6280 	movcs.w	r2, #1024	@ 0x400
 80067b4:	f8c4 2404 	str.w	r2, [r4, #1028]	@ 0x404
      if (hdfu->wblock_num == 0U)
 80067b8:	b9d0      	cbnz	r0, 80067f0 <DFU_Upload+0x7c>
        hdfu->dev_state = (hdfu->wlength > 3U) ? DFU_STATE_IDLE : DFU_STATE_UPLOAD_IDLE;
 80067ba:	2a03      	cmp	r2, #3
 80067bc:	d916      	bls.n	80067ec <DFU_Upload+0x78>
 80067be:	2202      	movs	r2, #2
 80067c0:	f884 241c 	strb.w	r2, [r4, #1052]	@ 0x41c
        hdfu->dev_status[1] = 0U;
 80067c4:	2300      	movs	r3, #0
 80067c6:	f884 3415 	strb.w	r3, [r4, #1045]	@ 0x415
        hdfu->dev_status[2] = 0U;
 80067ca:	f884 3416 	strb.w	r3, [r4, #1046]	@ 0x416
        hdfu->dev_status[3] = 0U;
 80067ce:	f884 3417 	strb.w	r3, [r4, #1047]	@ 0x417
        hdfu->dev_status[4] = hdfu->dev_state;
 80067d2:	f884 2418 	strb.w	r2, [r4, #1048]	@ 0x418
        hdfu->buffer.d8[0] = DFU_CMD_GETCOMMANDS;
 80067d6:	7023      	strb	r3, [r4, #0]
        hdfu->buffer.d8[1] = DFU_CMD_SETADDRESSPOINTER;
 80067d8:	2321      	movs	r3, #33	@ 0x21
 80067da:	7063      	strb	r3, [r4, #1]
        hdfu->buffer.d8[2] = DFU_CMD_ERASE;
 80067dc:	2341      	movs	r3, #65	@ 0x41
 80067de:	70a3      	strb	r3, [r4, #2]
        (void)USBD_CtlSendData(pdev, (uint8_t *)(&(hdfu->buffer.d8[0])), CmdLength);
 80067e0:	2203      	movs	r2, #3
 80067e2:	4621      	mov	r1, r4
 80067e4:	4628      	mov	r0, r5
 80067e6:	f000 fa7c 	bl	8006ce2 <USBD_CtlSendData>
 80067ea:	e057      	b.n	800689c <DFU_Upload+0x128>
        hdfu->dev_state = (hdfu->wlength > 3U) ? DFU_STATE_IDLE : DFU_STATE_UPLOAD_IDLE;
 80067ec:	2209      	movs	r2, #9
 80067ee:	e7e7      	b.n	80067c0 <DFU_Upload+0x4c>
      else if (hdfu->wblock_num > 1U)
 80067f0:	2801      	cmp	r0, #1
 80067f2:	d92d      	bls.n	8006850 <DFU_Upload+0xdc>
        hdfu->dev_state = DFU_STATE_UPLOAD_IDLE;
 80067f4:	f04f 0c09 	mov.w	ip, #9
 80067f8:	f884 c41c 	strb.w	ip, [r4, #1052]	@ 0x41c
        hdfu->dev_status[1] = 0U;
 80067fc:	2300      	movs	r3, #0
 80067fe:	f884 3415 	strb.w	r3, [r4, #1045]	@ 0x415
        hdfu->dev_status[2] = 0U;
 8006802:	f884 3416 	strb.w	r3, [r4, #1046]	@ 0x416
        hdfu->dev_status[3] = 0U;
 8006806:	f884 3417 	strb.w	r3, [r4, #1047]	@ 0x417
        hdfu->dev_status[4] = hdfu->dev_state;
 800680a:	f884 c418 	strb.w	ip, [r4, #1048]	@ 0x418
          addr = ((hdfu->wblock_num - 2U) * USBD_DFU_XFER_SIZE) + hdfu->data_ptr;
 800680e:	3802      	subs	r0, #2
 8006810:	f8d4 3408 	ldr.w	r3, [r4, #1032]	@ 0x408
          phaddr = DfuInterface->Read((uint8_t *)addr, hdfu->buffer.d8, hdfu->wlength);
 8006814:	694f      	ldr	r7, [r1, #20]
 8006816:	4621      	mov	r1, r4
 8006818:	eb03 2080 	add.w	r0, r3, r0, lsl #10
 800681c:	47b8      	blx	r7
          if (phaddr == NULL)
 800681e:	4601      	mov	r1, r0
 8006820:	b128      	cbz	r0, 800682e <DFU_Upload+0xba>
            (void)USBD_CtlSendData(pdev, phaddr, hdfu->wlength);
 8006822:	f8d4 2404 	ldr.w	r2, [r4, #1028]	@ 0x404
 8006826:	4628      	mov	r0, r5
 8006828:	f000 fa5b 	bl	8006ce2 <USBD_CtlSendData>
 800682c:	e036      	b.n	800689c <DFU_Upload+0x128>
            hdfu->dev_state = DFU_ERROR_STALLEDPKT;
 800682e:	220f      	movs	r2, #15
 8006830:	f884 241c 	strb.w	r2, [r4, #1052]	@ 0x41c
            hdfu->dev_status[1] = 0U;
 8006834:	2300      	movs	r3, #0
 8006836:	f884 3415 	strb.w	r3, [r4, #1045]	@ 0x415
            hdfu->dev_status[2] = 0U;
 800683a:	f884 3416 	strb.w	r3, [r4, #1046]	@ 0x416
            hdfu->dev_status[3] = 0U;
 800683e:	f884 3417 	strb.w	r3, [r4, #1047]	@ 0x417
            hdfu->dev_status[4] = hdfu->dev_state;
 8006842:	f884 2418 	strb.w	r2, [r4, #1048]	@ 0x418
            USBD_CtlError(pdev, req);
 8006846:	4631      	mov	r1, r6
 8006848:	4628      	mov	r0, r5
 800684a:	f7ff fa70 	bl	8005d2e <USBD_CtlError>
 800684e:	e025      	b.n	800689c <DFU_Upload+0x128>
        hdfu->dev_state = DFU_ERROR_STALLEDPKT;
 8006850:	220f      	movs	r2, #15
 8006852:	f884 241c 	strb.w	r2, [r4, #1052]	@ 0x41c
        hdfu->dev_status[1] = 0U;
 8006856:	2300      	movs	r3, #0
 8006858:	f884 3415 	strb.w	r3, [r4, #1045]	@ 0x415
        hdfu->dev_status[2] = 0U;
 800685c:	f884 3416 	strb.w	r3, [r4, #1046]	@ 0x416
        hdfu->dev_status[3] = 0U;
 8006860:	f884 3417 	strb.w	r3, [r4, #1047]	@ 0x417
        hdfu->dev_status[4] = hdfu->dev_state;
 8006864:	f884 2418 	strb.w	r2, [r4, #1048]	@ 0x418
        USBD_CtlError(pdev, req);
 8006868:	4631      	mov	r1, r6
 800686a:	4628      	mov	r0, r5
 800686c:	f7ff fa5f 	bl	8005d2e <USBD_CtlError>
 8006870:	e014      	b.n	800689c <DFU_Upload+0x128>
      hdfu->wlength = 0U;
 8006872:	2300      	movs	r3, #0
 8006874:	f8c4 3404 	str.w	r3, [r4, #1028]	@ 0x404
      hdfu->wblock_num = 0U;
 8006878:	f8c4 3400 	str.w	r3, [r4, #1024]	@ 0x400
      USBD_CtlError(pdev, req);
 800687c:	4631      	mov	r1, r6
 800687e:	f7ff fa56 	bl	8005d2e <USBD_CtlError>
 8006882:	e00b      	b.n	800689c <DFU_Upload+0x128>
    hdfu->dev_state = DFU_STATE_IDLE;
 8006884:	2202      	movs	r2, #2
 8006886:	f884 241c 	strb.w	r2, [r4, #1052]	@ 0x41c
    hdfu->dev_status[1] = 0U;
 800688a:	2300      	movs	r3, #0
 800688c:	f884 3415 	strb.w	r3, [r4, #1045]	@ 0x415
    hdfu->dev_status[2] = 0U;
 8006890:	f884 3416 	strb.w	r3, [r4, #1046]	@ 0x416
    hdfu->dev_status[3] = 0U;
 8006894:	f884 3417 	strb.w	r3, [r4, #1047]	@ 0x417
    hdfu->dev_status[4] = hdfu->dev_state;
 8006898:	f884 2418 	strb.w	r2, [r4, #1048]	@ 0x418
}
 800689c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800689e <DFU_GetStatus>:
{
 800689e:	b570      	push	{r4, r5, r6, lr}
 80068a0:	4604      	mov	r4, r0
  USBD_DFU_HandleTypeDef *hdfu = (USBD_DFU_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80068a2:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 80068a6:	33b0      	adds	r3, #176	@ 0xb0
 80068a8:	f850 5023 	ldr.w	r5, [r0, r3, lsl #2]
  USBD_DFU_MediaTypeDef *DfuInterface = (USBD_DFU_MediaTypeDef *)pdev->pUserData[pdev->classId];
 80068ac:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 80068b0:	685e      	ldr	r6, [r3, #4]
  USBD_DFUFuncDescTypeDef *pDfuFunc = (USBD_DFUFuncDescTypeDef *)USBD_DFU_GetDfuFuncDesc(pdev->pConfDesc);
 80068b2:	f8d0 02d0 	ldr.w	r0, [r0, #720]	@ 0x2d0
 80068b6:	f7ff fe6d 	bl	8006594 <USBD_DFU_GetDfuFuncDesc>
  if ((hdfu == NULL) || (DfuInterface == NULL) || (pDfuFunc == NULL))
 80068ba:	2e00      	cmp	r6, #0
 80068bc:	bf18      	it	ne
 80068be:	2d00      	cmpne	r5, #0
 80068c0:	d00c      	beq.n	80068dc <DFU_GetStatus+0x3e>
 80068c2:	b158      	cbz	r0, 80068dc <DFU_GetStatus+0x3e>
  switch (hdfu->dev_state)
 80068c4:	f895 341c 	ldrb.w	r3, [r5, #1052]	@ 0x41c
 80068c8:	2b03      	cmp	r3, #3
 80068ca:	d008      	beq.n	80068de <DFU_GetStatus+0x40>
 80068cc:	2b06      	cmp	r3, #6
 80068ce:	d038      	beq.n	8006942 <DFU_GetStatus+0xa4>
  (void)USBD_CtlSendData(pdev, (uint8_t *)(&(hdfu->dev_status[0])), 6U);
 80068d0:	2206      	movs	r2, #6
 80068d2:	f205 4114 	addw	r1, r5, #1044	@ 0x414
 80068d6:	4620      	mov	r0, r4
 80068d8:	f000 fa03 	bl	8006ce2 <USBD_CtlSendData>
}
 80068dc:	bd70      	pop	{r4, r5, r6, pc}
      if (hdfu->wlength != 0U)
 80068de:	f8d5 3404 	ldr.w	r3, [r5, #1028]	@ 0x404
 80068e2:	b30b      	cbz	r3, 8006928 <DFU_GetStatus+0x8a>
        hdfu->dev_state = DFU_STATE_DNLOAD_BUSY;
 80068e4:	2204      	movs	r2, #4
 80068e6:	f885 241c 	strb.w	r2, [r5, #1052]	@ 0x41c
        hdfu->dev_status[1] = 0U;
 80068ea:	2300      	movs	r3, #0
 80068ec:	f885 3415 	strb.w	r3, [r5, #1045]	@ 0x415
        hdfu->dev_status[2] = 0U;
 80068f0:	f885 3416 	strb.w	r3, [r5, #1046]	@ 0x416
        hdfu->dev_status[3] = 0U;
 80068f4:	f885 3417 	strb.w	r3, [r5, #1047]	@ 0x417
        hdfu->dev_status[4] = hdfu->dev_state;
 80068f8:	f885 2418 	strb.w	r2, [r5, #1048]	@ 0x418
        if ((hdfu->wblock_num == 0U) && (hdfu->buffer.d8[0] == DFU_CMD_ERASE))
 80068fc:	f8d5 3400 	ldr.w	r3, [r5, #1024]	@ 0x400
 8006900:	b913      	cbnz	r3, 8006908 <DFU_GetStatus+0x6a>
 8006902:	782b      	ldrb	r3, [r5, #0]
 8006904:	2b41      	cmp	r3, #65	@ 0x41
 8006906:	d007      	beq.n	8006918 <DFU_GetStatus+0x7a>
          DfuInterface->GetStatus(hdfu->data_ptr, DFU_MEDIA_PROGRAM, hdfu->dev_status);
 8006908:	69b3      	ldr	r3, [r6, #24]
 800690a:	f205 4214 	addw	r2, r5, #1044	@ 0x414
 800690e:	2101      	movs	r1, #1
 8006910:	f8d5 0408 	ldr.w	r0, [r5, #1032]	@ 0x408
 8006914:	4798      	blx	r3
 8006916:	e7db      	b.n	80068d0 <DFU_GetStatus+0x32>
          DfuInterface->GetStatus(hdfu->data_ptr, DFU_MEDIA_ERASE, hdfu->dev_status);
 8006918:	69b3      	ldr	r3, [r6, #24]
 800691a:	f205 4214 	addw	r2, r5, #1044	@ 0x414
 800691e:	2100      	movs	r1, #0
 8006920:	f8d5 0408 	ldr.w	r0, [r5, #1032]	@ 0x408
 8006924:	4798      	blx	r3
 8006926:	e7d3      	b.n	80068d0 <DFU_GetStatus+0x32>
        hdfu->dev_state = DFU_STATE_DNLOAD_IDLE;
 8006928:	2205      	movs	r2, #5
 800692a:	f885 241c 	strb.w	r2, [r5, #1052]	@ 0x41c
        hdfu->dev_status[1] = 0U;
 800692e:	2300      	movs	r3, #0
 8006930:	f885 3415 	strb.w	r3, [r5, #1045]	@ 0x415
        hdfu->dev_status[2] = 0U;
 8006934:	f885 3416 	strb.w	r3, [r5, #1046]	@ 0x416
        hdfu->dev_status[3] = 0U;
 8006938:	f885 3417 	strb.w	r3, [r5, #1047]	@ 0x417
        hdfu->dev_status[4] = hdfu->dev_state;
 800693c:	f885 2418 	strb.w	r2, [r5, #1048]	@ 0x418
 8006940:	e7c6      	b.n	80068d0 <DFU_GetStatus+0x32>
      if (hdfu->manif_state == DFU_MANIFEST_IN_PROGRESS)
 8006942:	f895 341d 	ldrb.w	r3, [r5, #1053]	@ 0x41d
 8006946:	2b01      	cmp	r3, #1
 8006948:	d012      	beq.n	8006970 <DFU_GetStatus+0xd2>
        if ((hdfu->manif_state == DFU_MANIFEST_COMPLETE) &&
 800694a:	2b00      	cmp	r3, #0
 800694c:	d1c0      	bne.n	80068d0 <DFU_GetStatus+0x32>
            ((pDfuFunc->bmAttributes & DFU_MANIFEST_MASK) != 0U))
 800694e:	7883      	ldrb	r3, [r0, #2]
        if ((hdfu->manif_state == DFU_MANIFEST_COMPLETE) &&
 8006950:	f013 0f04 	tst.w	r3, #4
 8006954:	d0bc      	beq.n	80068d0 <DFU_GetStatus+0x32>
          hdfu->dev_state = DFU_STATE_IDLE;
 8006956:	2202      	movs	r2, #2
 8006958:	f885 241c 	strb.w	r2, [r5, #1052]	@ 0x41c
          hdfu->dev_status[1] = 0U;
 800695c:	2300      	movs	r3, #0
 800695e:	f885 3415 	strb.w	r3, [r5, #1045]	@ 0x415
          hdfu->dev_status[2] = 0U;
 8006962:	f885 3416 	strb.w	r3, [r5, #1046]	@ 0x416
          hdfu->dev_status[3] = 0U;
 8006966:	f885 3417 	strb.w	r3, [r5, #1047]	@ 0x417
          hdfu->dev_status[4] = hdfu->dev_state;
 800696a:	f885 2418 	strb.w	r2, [r5, #1048]	@ 0x418
 800696e:	e7af      	b.n	80068d0 <DFU_GetStatus+0x32>
        hdfu->dev_state = DFU_STATE_MANIFEST;
 8006970:	2307      	movs	r3, #7
 8006972:	f885 341c 	strb.w	r3, [r5, #1052]	@ 0x41c
        hdfu->dev_status[1] = 1U;             /* bwPollTimeout = 1ms */
 8006976:	2201      	movs	r2, #1
 8006978:	f885 2415 	strb.w	r2, [r5, #1045]	@ 0x415
        hdfu->dev_status[2] = 0U;
 800697c:	2200      	movs	r2, #0
 800697e:	f885 2416 	strb.w	r2, [r5, #1046]	@ 0x416
        hdfu->dev_status[3] = 0U;
 8006982:	f885 2417 	strb.w	r2, [r5, #1047]	@ 0x417
        hdfu->dev_status[4] = hdfu->dev_state;
 8006986:	f885 3418 	strb.w	r3, [r5, #1048]	@ 0x418
 800698a:	e7a1      	b.n	80068d0 <DFU_GetStatus+0x32>

0800698c <DFU_GetState>:
{
 800698c:	b508      	push	{r3, lr}
  USBD_DFU_HandleTypeDef *hdfu = (USBD_DFU_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800698e:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 8006992:	33b0      	adds	r3, #176	@ 0xb0
 8006994:	f850 1023 	ldr.w	r1, [r0, r3, lsl #2]
  if (hdfu == NULL)
 8006998:	b121      	cbz	r1, 80069a4 <DFU_GetState+0x18>
  (void)USBD_CtlSendData(pdev, &hdfu->dev_state, 1U);
 800699a:	2201      	movs	r2, #1
 800699c:	f201 411c 	addw	r1, r1, #1052	@ 0x41c
 80069a0:	f000 f99f 	bl	8006ce2 <USBD_CtlSendData>
}
 80069a4:	bd08      	pop	{r3, pc}

080069a6 <DFU_Download>:
{
 80069a6:	b508      	push	{r3, lr}
  USBD_DFU_HandleTypeDef *hdfu = (USBD_DFU_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80069a8:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 80069ac:	33b0      	adds	r3, #176	@ 0xb0
 80069ae:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
  if (hdfu == NULL)
 80069b2:	b39b      	cbz	r3, 8006a1c <DFU_Download+0x76>
  if (req->wLength > 0U)
 80069b4:	88ca      	ldrh	r2, [r1, #6]
 80069b6:	b1e2      	cbz	r2, 80069f2 <DFU_Download+0x4c>
    if ((hdfu->dev_state == DFU_STATE_IDLE) || (hdfu->dev_state == DFU_STATE_DNLOAD_IDLE))
 80069b8:	f893 241c 	ldrb.w	r2, [r3, #1052]	@ 0x41c
 80069bc:	2a05      	cmp	r2, #5
 80069be:	bf18      	it	ne
 80069c0:	2a02      	cmpne	r2, #2
 80069c2:	d113      	bne.n	80069ec <DFU_Download+0x46>
      hdfu->wblock_num = req->wValue;
 80069c4:	884a      	ldrh	r2, [r1, #2]
 80069c6:	f8c3 2400 	str.w	r2, [r3, #1024]	@ 0x400
      hdfu->wlength = MIN(req->wLength, USBD_DFU_XFER_SIZE);
 80069ca:	88ca      	ldrh	r2, [r1, #6]
 80069cc:	f5b2 6f80 	cmp.w	r2, #1024	@ 0x400
 80069d0:	bf28      	it	cs
 80069d2:	f44f 6280 	movcs.w	r2, #1024	@ 0x400
 80069d6:	f8c3 2404 	str.w	r2, [r3, #1028]	@ 0x404
      hdfu->dev_state = DFU_STATE_DNLOAD_SYNC;
 80069da:	2103      	movs	r1, #3
 80069dc:	f883 141c 	strb.w	r1, [r3, #1052]	@ 0x41c
      hdfu->dev_status[4] = hdfu->dev_state;
 80069e0:	f883 1418 	strb.w	r1, [r3, #1048]	@ 0x418
      (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hdfu->buffer.d8, hdfu->wlength);
 80069e4:	4619      	mov	r1, r3
 80069e6:	f000 f991 	bl	8006d0c <USBD_CtlPrepareRx>
 80069ea:	e017      	b.n	8006a1c <DFU_Download+0x76>
      USBD_CtlError(pdev, req);
 80069ec:	f7ff f99f 	bl	8005d2e <USBD_CtlError>
 80069f0:	e014      	b.n	8006a1c <DFU_Download+0x76>
    if ((hdfu->dev_state == DFU_STATE_DNLOAD_IDLE) || (hdfu->dev_state == DFU_STATE_IDLE))
 80069f2:	f893 241c 	ldrb.w	r2, [r3, #1052]	@ 0x41c
 80069f6:	2a02      	cmp	r2, #2
 80069f8:	bf18      	it	ne
 80069fa:	2a05      	cmpne	r2, #5
 80069fc:	d10f      	bne.n	8006a1e <DFU_Download+0x78>
        hdfu->manif_state = DFU_MANIFEST_IN_PROGRESS;
 80069fe:	2201      	movs	r2, #1
 8006a00:	f883 241d 	strb.w	r2, [r3, #1053]	@ 0x41d
        hdfu->dev_state = DFU_STATE_MANIFEST_SYNC;
 8006a04:	2106      	movs	r1, #6
 8006a06:	f883 141c 	strb.w	r1, [r3, #1052]	@ 0x41c
        hdfu->dev_status[1] = 0U;
 8006a0a:	2200      	movs	r2, #0
 8006a0c:	f883 2415 	strb.w	r2, [r3, #1045]	@ 0x415
        hdfu->dev_status[2] = 0U;
 8006a10:	f883 2416 	strb.w	r2, [r3, #1046]	@ 0x416
        hdfu->dev_status[3] = 0U;
 8006a14:	f883 2417 	strb.w	r2, [r3, #1047]	@ 0x417
        hdfu->dev_status[4] = hdfu->dev_state;
 8006a18:	f883 1418 	strb.w	r1, [r3, #1048]	@ 0x418
}
 8006a1c:	bd08      	pop	{r3, pc}
      USBD_CtlError(pdev, req);
 8006a1e:	f7ff f986 	bl	8005d2e <USBD_CtlError>
 8006a22:	e7fb      	b.n	8006a1c <DFU_Download+0x76>

08006a24 <DFU_Detach>:
{
 8006a24:	b570      	push	{r4, r5, r6, lr}
 8006a26:	4604      	mov	r4, r0
 8006a28:	460e      	mov	r6, r1
  USBD_DFU_HandleTypeDef *hdfu = (USBD_DFU_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006a2a:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 8006a2e:	33b0      	adds	r3, #176	@ 0xb0
 8006a30:	f850 5023 	ldr.w	r5, [r0, r3, lsl #2]
  USBD_DFUFuncDescTypeDef *pDfuFunc = (USBD_DFUFuncDescTypeDef *)USBD_DFU_GetDfuFuncDesc(pdev->pConfDesc);
 8006a34:	f8d0 02d0 	ldr.w	r0, [r0, #720]	@ 0x2d0
 8006a38:	f7ff fdac 	bl	8006594 <USBD_DFU_GetDfuFuncDesc>
  if ((hdfu == NULL) || (pDfuFunc == NULL))
 8006a3c:	2800      	cmp	r0, #0
 8006a3e:	bf18      	it	ne
 8006a40:	2d00      	cmpne	r5, #0
 8006a42:	d028      	beq.n	8006a96 <DFU_Detach+0x72>
 8006a44:	4601      	mov	r1, r0
  if ((hdfu->dev_state == DFU_STATE_IDLE) ||
 8006a46:	f895 241c 	ldrb.w	r2, [r5, #1052]	@ 0x41c
 8006a4a:	2a09      	cmp	r2, #9
 8006a4c:	d819      	bhi.n	8006a82 <DFU_Detach+0x5e>
 8006a4e:	f44f 731b 	mov.w	r3, #620	@ 0x26c
 8006a52:	40d3      	lsrs	r3, r2
 8006a54:	f013 0f01 	tst.w	r3, #1
 8006a58:	d013      	beq.n	8006a82 <DFU_Detach+0x5e>
    hdfu->dev_state = DFU_STATE_IDLE;
 8006a5a:	2202      	movs	r2, #2
 8006a5c:	f885 241c 	strb.w	r2, [r5, #1052]	@ 0x41c
    hdfu->dev_status[0] = DFU_ERROR_NONE;
 8006a60:	2300      	movs	r3, #0
 8006a62:	f885 3414 	strb.w	r3, [r5, #1044]	@ 0x414
    hdfu->dev_status[1] = 0U;
 8006a66:	f885 3415 	strb.w	r3, [r5, #1045]	@ 0x415
    hdfu->dev_status[2] = 0U;
 8006a6a:	f885 3416 	strb.w	r3, [r5, #1046]	@ 0x416
    hdfu->dev_status[3] = 0U; /*bwPollTimeout=0ms*/
 8006a6e:	f885 3417 	strb.w	r3, [r5, #1047]	@ 0x417
    hdfu->dev_status[4] = hdfu->dev_state;
 8006a72:	f885 2418 	strb.w	r2, [r5, #1048]	@ 0x418
    hdfu->dev_status[5] = 0U; /*iString*/
 8006a76:	f885 3419 	strb.w	r3, [r5, #1049]	@ 0x419
    hdfu->wblock_num = 0U;
 8006a7a:	f8c5 3400 	str.w	r3, [r5, #1024]	@ 0x400
    hdfu->wlength = 0U;
 8006a7e:	f8c5 3404 	str.w	r3, [r5, #1028]	@ 0x404
  if ((pDfuFunc->bmAttributes & DFU_DETACH_MASK) != 0U)
 8006a82:	788b      	ldrb	r3, [r1, #2]
 8006a84:	f013 0f08 	tst.w	r3, #8
 8006a88:	d006      	beq.n	8006a98 <DFU_Detach+0x74>
    (void)USBD_Stop(pdev);
 8006a8a:	4620      	mov	r0, r4
 8006a8c:	f7fe ff6c 	bl	8005968 <USBD_Stop>
    (void)USBD_Start(pdev);
 8006a90:	4620      	mov	r0, r4
 8006a92:	f7fe ff65 	bl	8005960 <USBD_Start>
}
 8006a96:	bd70      	pop	{r4, r5, r6, pc}
    USBD_Delay((uint32_t)req->wValue);
 8006a98:	8870      	ldrh	r0, [r6, #2]
 8006a9a:	f7fa faff 	bl	800109c <HAL_Delay>
 8006a9e:	e7fa      	b.n	8006a96 <DFU_Detach+0x72>

08006aa0 <USBD_DFU_Setup>:
{
 8006aa0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006aa2:	b083      	sub	sp, #12
 8006aa4:	460e      	mov	r6, r1
  USBD_DFU_HandleTypeDef *hdfu = (USBD_DFU_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006aa6:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 8006aaa:	33b0      	adds	r3, #176	@ 0xb0
 8006aac:	f850 1023 	ldr.w	r1, [r0, r3, lsl #2]
  uint16_t status_info = 0U;
 8006ab0:	2300      	movs	r3, #0
 8006ab2:	f8ad 3006 	strh.w	r3, [sp, #6]
  if (hdfu == NULL)
 8006ab6:	2900      	cmp	r1, #0
 8006ab8:	f000 8098 	beq.w	8006bec <USBD_DFU_Setup+0x14c>
 8006abc:	4605      	mov	r5, r0
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006abe:	7834      	ldrb	r4, [r6, #0]
 8006ac0:	f014 0460 	ands.w	r4, r4, #96	@ 0x60
 8006ac4:	d02e      	beq.n	8006b24 <USBD_DFU_Setup+0x84>
 8006ac6:	2c20      	cmp	r4, #32
 8006ac8:	f040 8089 	bne.w	8006bde <USBD_DFU_Setup+0x13e>
      switch (req->bRequest)
 8006acc:	7874      	ldrb	r4, [r6, #1]
 8006ace:	2c06      	cmp	r4, #6
 8006ad0:	d823      	bhi.n	8006b1a <USBD_DFU_Setup+0x7a>
 8006ad2:	e8df f004 	tbb	[pc, r4]
 8006ad6:	041e      	.short	0x041e
 8006ad8:	16120e09 	.word	0x16120e09
 8006adc:	1a          	.byte	0x1a
 8006add:	00          	.byte	0x00
          DFU_Download(pdev, req);
 8006ade:	4631      	mov	r1, r6
 8006ae0:	f7ff ff61 	bl	80069a6 <DFU_Download>
  USBD_StatusTypeDef ret = USBD_OK;
 8006ae4:	2400      	movs	r4, #0
          break;
 8006ae6:	e07e      	b.n	8006be6 <USBD_DFU_Setup+0x146>
          DFU_Upload(pdev, req);
 8006ae8:	4631      	mov	r1, r6
 8006aea:	f7ff fe43 	bl	8006774 <DFU_Upload>
  USBD_StatusTypeDef ret = USBD_OK;
 8006aee:	2400      	movs	r4, #0
          break;
 8006af0:	e079      	b.n	8006be6 <USBD_DFU_Setup+0x146>
          DFU_GetStatus(pdev);
 8006af2:	f7ff fed4 	bl	800689e <DFU_GetStatus>
  USBD_StatusTypeDef ret = USBD_OK;
 8006af6:	2400      	movs	r4, #0
          break;
 8006af8:	e075      	b.n	8006be6 <USBD_DFU_Setup+0x146>
          DFU_ClearStatus(pdev);
 8006afa:	f7ff fce3 	bl	80064c4 <DFU_ClearStatus>
  USBD_StatusTypeDef ret = USBD_OK;
 8006afe:	2400      	movs	r4, #0
          break;
 8006b00:	e071      	b.n	8006be6 <USBD_DFU_Setup+0x146>
          DFU_GetState(pdev);
 8006b02:	f7ff ff43 	bl	800698c <DFU_GetState>
  USBD_StatusTypeDef ret = USBD_OK;
 8006b06:	2400      	movs	r4, #0
          break;
 8006b08:	e06d      	b.n	8006be6 <USBD_DFU_Setup+0x146>
          DFU_Abort(pdev);
 8006b0a:	f7ff fd08 	bl	800651e <DFU_Abort>
  USBD_StatusTypeDef ret = USBD_OK;
 8006b0e:	2400      	movs	r4, #0
          break;
 8006b10:	e069      	b.n	8006be6 <USBD_DFU_Setup+0x146>
          DFU_Detach(pdev, req);
 8006b12:	4631      	mov	r1, r6
 8006b14:	f7ff ff86 	bl	8006a24 <DFU_Detach>
          break;
 8006b18:	e065      	b.n	8006be6 <USBD_DFU_Setup+0x146>
          USBD_CtlError(pdev, req);
 8006b1a:	4631      	mov	r1, r6
 8006b1c:	f7ff f907 	bl	8005d2e <USBD_CtlError>
          ret = USBD_FAIL;
 8006b20:	2403      	movs	r4, #3
          break;
 8006b22:	e060      	b.n	8006be6 <USBD_DFU_Setup+0x146>
      switch (req->bRequest)
 8006b24:	7877      	ldrb	r7, [r6, #1]
 8006b26:	2f0b      	cmp	r7, #11
 8006b28:	d854      	bhi.n	8006bd4 <USBD_DFU_Setup+0x134>
 8006b2a:	e8df f007 	tbb	[pc, r7]
 8006b2e:	5c06      	.short	0x5c06
 8006b30:	53535353 	.word	0x53535353
 8006b34:	53535317 	.word	0x53535317
 8006b38:	3f2f      	.short	0x3f2f
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006b3a:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8006b3e:	b2db      	uxtb	r3, r3
 8006b40:	2b03      	cmp	r3, #3
 8006b42:	d004      	beq.n	8006b4e <USBD_DFU_Setup+0xae>
            USBD_CtlError(pdev, req);
 8006b44:	4631      	mov	r1, r6
 8006b46:	f7ff f8f2 	bl	8005d2e <USBD_CtlError>
            ret = USBD_FAIL;
 8006b4a:	2403      	movs	r4, #3
 8006b4c:	e04b      	b.n	8006be6 <USBD_DFU_Setup+0x146>
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8006b4e:	2202      	movs	r2, #2
 8006b50:	f10d 0106 	add.w	r1, sp, #6
 8006b54:	f000 f8c5 	bl	8006ce2 <USBD_CtlSendData>
  USBD_StatusTypeDef ret = USBD_OK;
 8006b58:	463c      	mov	r4, r7
 8006b5a:	e044      	b.n	8006be6 <USBD_DFU_Setup+0x146>
          if ((req->wValue >> 8) == DFU_DESCRIPTOR_TYPE)
 8006b5c:	8873      	ldrh	r3, [r6, #2]
 8006b5e:	0a1b      	lsrs	r3, r3, #8
 8006b60:	2b21      	cmp	r3, #33	@ 0x21
 8006b62:	d140      	bne.n	8006be6 <USBD_DFU_Setup+0x146>
            pbuf = (uint8_t *)USBD_DFU_GetDfuFuncDesc(pdev->pConfDesc);
 8006b64:	f8d0 02d0 	ldr.w	r0, [r0, #720]	@ 0x2d0
 8006b68:	f7ff fd14 	bl	8006594 <USBD_DFU_GetDfuFuncDesc>
            if (pbuf != NULL)
 8006b6c:	4601      	mov	r1, r0
 8006b6e:	b138      	cbz	r0, 8006b80 <USBD_DFU_Setup+0xe0>
              len = MIN(USB_DFU_DESC_SIZ, req->wLength);
 8006b70:	88f2      	ldrh	r2, [r6, #6]
              (void)USBD_CtlSendData(pdev, pbuf, len);
 8006b72:	2a09      	cmp	r2, #9
 8006b74:	bf28      	it	cs
 8006b76:	2209      	movcs	r2, #9
 8006b78:	4628      	mov	r0, r5
 8006b7a:	f000 f8b2 	bl	8006ce2 <USBD_CtlSendData>
 8006b7e:	e032      	b.n	8006be6 <USBD_DFU_Setup+0x146>
              USBD_CtlError(pdev, req);
 8006b80:	4631      	mov	r1, r6
 8006b82:	4628      	mov	r0, r5
 8006b84:	f7ff f8d3 	bl	8005d2e <USBD_CtlError>
              ret = USBD_FAIL;
 8006b88:	2403      	movs	r4, #3
 8006b8a:	e02c      	b.n	8006be6 <USBD_DFU_Setup+0x146>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006b8c:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8006b90:	b2db      	uxtb	r3, r3
 8006b92:	2b03      	cmp	r3, #3
 8006b94:	d004      	beq.n	8006ba0 <USBD_DFU_Setup+0x100>
            USBD_CtlError(pdev, req);
 8006b96:	4631      	mov	r1, r6
 8006b98:	f7ff f8c9 	bl	8005d2e <USBD_CtlError>
            ret = USBD_FAIL;
 8006b9c:	2403      	movs	r4, #3
 8006b9e:	e022      	b.n	8006be6 <USBD_DFU_Setup+0x146>
            (void)USBD_CtlSendData(pdev, (uint8_t *)&hdfu->alt_setting, 1U);
 8006ba0:	2201      	movs	r2, #1
 8006ba2:	f501 6182 	add.w	r1, r1, #1040	@ 0x410
 8006ba6:	f000 f89c 	bl	8006ce2 <USBD_CtlSendData>
 8006baa:	e01c      	b.n	8006be6 <USBD_DFU_Setup+0x146>
          if ((uint8_t)(req->wValue) < USBD_DFU_MAX_ITF_NUM)
 8006bac:	78b4      	ldrb	r4, [r6, #2]
 8006bae:	b964      	cbnz	r4, 8006bca <USBD_DFU_Setup+0x12a>
            if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006bb0:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8006bb4:	b2db      	uxtb	r3, r3
 8006bb6:	2b03      	cmp	r3, #3
 8006bb8:	d102      	bne.n	8006bc0 <USBD_DFU_Setup+0x120>
              hdfu->alt_setting = (uint8_t)(req->wValue);
 8006bba:	f8c1 4410 	str.w	r4, [r1, #1040]	@ 0x410
 8006bbe:	e012      	b.n	8006be6 <USBD_DFU_Setup+0x146>
              USBD_CtlError(pdev, req);
 8006bc0:	4631      	mov	r1, r6
 8006bc2:	f7ff f8b4 	bl	8005d2e <USBD_CtlError>
              ret = USBD_FAIL;
 8006bc6:	2403      	movs	r4, #3
 8006bc8:	e00d      	b.n	8006be6 <USBD_DFU_Setup+0x146>
            USBD_CtlError(pdev, req);
 8006bca:	4631      	mov	r1, r6
 8006bcc:	f7ff f8af 	bl	8005d2e <USBD_CtlError>
            ret = USBD_FAIL;
 8006bd0:	2403      	movs	r4, #3
 8006bd2:	e008      	b.n	8006be6 <USBD_DFU_Setup+0x146>
          USBD_CtlError(pdev, req);
 8006bd4:	4631      	mov	r1, r6
 8006bd6:	f7ff f8aa 	bl	8005d2e <USBD_CtlError>
          ret = USBD_FAIL;
 8006bda:	2403      	movs	r4, #3
          break;
 8006bdc:	e003      	b.n	8006be6 <USBD_DFU_Setup+0x146>
      USBD_CtlError(pdev, req);
 8006bde:	4631      	mov	r1, r6
 8006be0:	f7ff f8a5 	bl	8005d2e <USBD_CtlError>
      ret = USBD_FAIL;
 8006be4:	2403      	movs	r4, #3
}
 8006be6:	4620      	mov	r0, r4
 8006be8:	b003      	add	sp, #12
 8006bea:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return (uint8_t)USBD_FAIL;
 8006bec:	2403      	movs	r4, #3
 8006bee:	e7fa      	b.n	8006be6 <USBD_DFU_Setup+0x146>

08006bf0 <USBD_DFU_DeInit>:
{
 8006bf0:	b538      	push	{r3, r4, r5, lr}
  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8006bf2:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 8006bf6:	33b0      	adds	r3, #176	@ 0xb0
 8006bf8:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8006bfc:	b323      	cbz	r3, 8006c48 <USBD_DFU_DeInit+0x58>
 8006bfe:	4604      	mov	r4, r0
  hdfu->wblock_num = 0U;
 8006c00:	2500      	movs	r5, #0
 8006c02:	f8c3 5400 	str.w	r5, [r3, #1024]	@ 0x400
  hdfu->wlength = 0U;
 8006c06:	f8c3 5404 	str.w	r5, [r3, #1028]	@ 0x404
  hdfu->dev_state = DFU_STATE_IDLE;
 8006c0a:	2202      	movs	r2, #2
 8006c0c:	f883 241c 	strb.w	r2, [r3, #1052]	@ 0x41c
  hdfu->dev_status[0] = DFU_ERROR_NONE;
 8006c10:	f883 5414 	strb.w	r5, [r3, #1044]	@ 0x414
  hdfu->dev_status[4] = DFU_STATE_IDLE;
 8006c14:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418
  ((USBD_DFU_MediaTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8006c18:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 8006c1c:	33b0      	adds	r3, #176	@ 0xb0
 8006c1e:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8006c22:	685b      	ldr	r3, [r3, #4]
 8006c24:	689b      	ldr	r3, [r3, #8]
 8006c26:	4798      	blx	r3
  USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8006c28:	f8d4 32d4 	ldr.w	r3, [r4, #724]	@ 0x2d4
 8006c2c:	33b0      	adds	r3, #176	@ 0xb0
 8006c2e:	f854 0023 	ldr.w	r0, [r4, r3, lsl #2]
 8006c32:	f000 faf7 	bl	8007224 <USBD_static_free>
  pdev->pClassDataCmsit[pdev->classId] = NULL;
 8006c36:	f8d4 32d4 	ldr.w	r3, [r4, #724]	@ 0x2d4
 8006c3a:	33b0      	adds	r3, #176	@ 0xb0
 8006c3c:	f844 5023 	str.w	r5, [r4, r3, lsl #2]
  pdev->pClassData = NULL;
 8006c40:	f8c4 52bc 	str.w	r5, [r4, #700]	@ 0x2bc
  return (uint8_t)USBD_OK;
 8006c44:	4628      	mov	r0, r5
}
 8006c46:	bd38      	pop	{r3, r4, r5, pc}
    return (uint8_t)USBD_EMEM;
 8006c48:	2002      	movs	r0, #2
 8006c4a:	e7fc      	b.n	8006c46 <USBD_DFU_DeInit+0x56>

08006c4c <USBD_DFU_Init>:
{
 8006c4c:	b510      	push	{r4, lr}
 8006c4e:	4604      	mov	r4, r0
  hdfu = (USBD_DFU_HandleTypeDef *)USBD_malloc(sizeof(USBD_DFU_HandleTypeDef));
 8006c50:	f44f 6084 	mov.w	r0, #1056	@ 0x420
 8006c54:	f000 fae2 	bl	800721c <USBD_static_malloc>
  if (hdfu == NULL)
 8006c58:	b358      	cbz	r0, 8006cb2 <USBD_DFU_Init+0x66>
  pdev->pClassDataCmsit[pdev->classId] = (void *)hdfu;
 8006c5a:	f8d4 22d4 	ldr.w	r2, [r4, #724]	@ 0x2d4
 8006c5e:	32b0      	adds	r2, #176	@ 0xb0
 8006c60:	f844 0022 	str.w	r0, [r4, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8006c64:	f8c4 02bc 	str.w	r0, [r4, #700]	@ 0x2bc
  hdfu->alt_setting = 0U;
 8006c68:	2200      	movs	r2, #0
 8006c6a:	f8c0 2410 	str.w	r2, [r0, #1040]	@ 0x410
  hdfu->data_ptr = USBD_DFU_APP_DEFAULT_ADD;
 8006c6e:	4916      	ldr	r1, [pc, #88]	@ (8006cc8 <USBD_DFU_Init+0x7c>)
 8006c70:	f8c0 1408 	str.w	r1, [r0, #1032]	@ 0x408
  hdfu->wblock_num = 0U;
 8006c74:	f8c0 2400 	str.w	r2, [r0, #1024]	@ 0x400
  hdfu->wlength = 0U;
 8006c78:	f8c0 2404 	str.w	r2, [r0, #1028]	@ 0x404
  hdfu->manif_state = DFU_MANIFEST_COMPLETE;
 8006c7c:	f880 241d 	strb.w	r2, [r0, #1053]	@ 0x41d
  hdfu->dev_state = DFU_STATE_IDLE;
 8006c80:	2102      	movs	r1, #2
 8006c82:	f880 141c 	strb.w	r1, [r0, #1052]	@ 0x41c
  hdfu->dev_status[0] = DFU_ERROR_NONE;
 8006c86:	f880 2414 	strb.w	r2, [r0, #1044]	@ 0x414
  hdfu->dev_status[1] = 0U;
 8006c8a:	f880 2415 	strb.w	r2, [r0, #1045]	@ 0x415
  hdfu->dev_status[2] = 0U;
 8006c8e:	f880 2416 	strb.w	r2, [r0, #1046]	@ 0x416
  hdfu->dev_status[3] = 0U;
 8006c92:	f880 2417 	strb.w	r2, [r0, #1047]	@ 0x417
  hdfu->dev_status[4] = DFU_STATE_IDLE;
 8006c96:	f880 1418 	strb.w	r1, [r0, #1048]	@ 0x418
  hdfu->dev_status[5] = 0U;
 8006c9a:	f880 2419 	strb.w	r2, [r0, #1049]	@ 0x419
  if (((USBD_DFU_MediaTypeDef *)pdev->pUserData[pdev->classId])->Init() != USBD_OK)
 8006c9e:	f8d4 32d4 	ldr.w	r3, [r4, #724]	@ 0x2d4
 8006ca2:	33b0      	adds	r3, #176	@ 0xb0
 8006ca4:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 8006ca8:	6863      	ldr	r3, [r4, #4]
 8006caa:	685b      	ldr	r3, [r3, #4]
 8006cac:	4798      	blx	r3
 8006cae:	b940      	cbnz	r0, 8006cc2 <USBD_DFU_Init+0x76>
}
 8006cb0:	bd10      	pop	{r4, pc}
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8006cb2:	f8d4 32d4 	ldr.w	r3, [r4, #724]	@ 0x2d4
 8006cb6:	33b0      	adds	r3, #176	@ 0xb0
 8006cb8:	2200      	movs	r2, #0
 8006cba:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
    return (uint8_t)USBD_EMEM;
 8006cbe:	2002      	movs	r0, #2
 8006cc0:	e7f6      	b.n	8006cb0 <USBD_DFU_Init+0x64>
    return (uint8_t)USBD_FAIL;
 8006cc2:	2003      	movs	r0, #3
 8006cc4:	e7f4      	b.n	8006cb0 <USBD_DFU_Init+0x64>
 8006cc6:	bf00      	nop
 8006cc8:	08040000 	.word	0x08040000

08006ccc <USBD_DFU_RegisterMedia>:
  if (fops == NULL)
 8006ccc:	b139      	cbz	r1, 8006cde <USBD_DFU_RegisterMedia+0x12>
  pdev->pUserData[pdev->classId] = fops;
 8006cce:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 8006cd2:	33b0      	adds	r3, #176	@ 0xb0
 8006cd4:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 8006cd8:	6041      	str	r1, [r0, #4]
  return (uint8_t)USBD_OK;
 8006cda:	2000      	movs	r0, #0
 8006cdc:	4770      	bx	lr
    return (uint8_t)USBD_FAIL;
 8006cde:	2003      	movs	r0, #3
}
 8006ce0:	4770      	bx	lr

08006ce2 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8006ce2:	b508      	push	{r3, lr}
 8006ce4:	4613      	mov	r3, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8006ce6:	2202      	movs	r2, #2
 8006ce8:	f8c0 2294 	str.w	r2, [r0, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8006cec:	6183      	str	r3, [r0, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8006cee:	61c3      	str	r3, [r0, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8006cf0:	460a      	mov	r2, r1
 8006cf2:	2100      	movs	r1, #0
 8006cf4:	f000 fad4 	bl	80072a0 <USBD_LL_Transmit>

  return USBD_OK;
}
 8006cf8:	2000      	movs	r0, #0
 8006cfa:	bd08      	pop	{r3, pc}

08006cfc <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8006cfc:	b508      	push	{r3, lr}
 8006cfe:	4613      	mov	r3, r2
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8006d00:	460a      	mov	r2, r1
 8006d02:	2100      	movs	r1, #0
 8006d04:	f000 facc 	bl	80072a0 <USBD_LL_Transmit>

  return USBD_OK;
}
 8006d08:	2000      	movs	r0, #0
 8006d0a:	bd08      	pop	{r3, pc}

08006d0c <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8006d0c:	b508      	push	{r3, lr}
 8006d0e:	4613      	mov	r3, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8006d10:	2203      	movs	r2, #3
 8006d12:	f8c0 2294 	str.w	r2, [r0, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 8006d16:	f8c0 3158 	str.w	r3, [r0, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8006d1a:	f8c0 315c 	str.w	r3, [r0, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8006d1e:	460a      	mov	r2, r1
 8006d20:	2100      	movs	r1, #0
 8006d22:	f000 fac5 	bl	80072b0 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 8006d26:	2000      	movs	r0, #0
 8006d28:	bd08      	pop	{r3, pc}

08006d2a <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8006d2a:	b508      	push	{r3, lr}
 8006d2c:	4613      	mov	r3, r2
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8006d2e:	460a      	mov	r2, r1
 8006d30:	2100      	movs	r1, #0
 8006d32:	f000 fabd 	bl	80072b0 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 8006d36:	2000      	movs	r0, #0
 8006d38:	bd08      	pop	{r3, pc}

08006d3a <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8006d3a:	b508      	push	{r3, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8006d3c:	2204      	movs	r2, #4
 8006d3e:	f8c0 2294 	str.w	r2, [r0, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8006d42:	2300      	movs	r3, #0
 8006d44:	461a      	mov	r2, r3
 8006d46:	4619      	mov	r1, r3
 8006d48:	f000 faaa 	bl	80072a0 <USBD_LL_Transmit>

  return USBD_OK;
}
 8006d4c:	2000      	movs	r0, #0
 8006d4e:	bd08      	pop	{r3, pc}

08006d50 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8006d50:	b508      	push	{r3, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8006d52:	2205      	movs	r2, #5
 8006d54:	f8c0 2294 	str.w	r2, [r0, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8006d58:	2300      	movs	r3, #0
 8006d5a:	461a      	mov	r2, r3
 8006d5c:	4619      	mov	r1, r3
 8006d5e:	f000 faa7 	bl	80072b0 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 8006d62:	2000      	movs	r0, #0
 8006d64:	bd08      	pop	{r3, pc}
	...

08006d68 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8006d68:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceHS, &HS_Desc, DEVICE_HS) != USBD_OK)
 8006d6a:	2201      	movs	r2, #1
 8006d6c:	4910      	ldr	r1, [pc, #64]	@ (8006db0 <MX_USB_DEVICE_Init+0x48>)
 8006d6e:	4811      	ldr	r0, [pc, #68]	@ (8006db4 <MX_USB_DEVICE_Init+0x4c>)
 8006d70:	f7fe fdbf 	bl	80058f2 <USBD_Init>
 8006d74:	b980      	cbnz	r0, 8006d98 <MX_USB_DEVICE_Init+0x30>
  {
    Error_Handler();
  }
  if (USBD_RegisterClass(&hUsbDeviceHS, &USBD_DFU) != USBD_OK)
 8006d76:	4910      	ldr	r1, [pc, #64]	@ (8006db8 <MX_USB_DEVICE_Init+0x50>)
 8006d78:	480e      	ldr	r0, [pc, #56]	@ (8006db4 <MX_USB_DEVICE_Init+0x4c>)
 8006d7a:	f7fe fdd1 	bl	8005920 <USBD_RegisterClass>
 8006d7e:	b970      	cbnz	r0, 8006d9e <MX_USB_DEVICE_Init+0x36>
  {
    Error_Handler();
  }
  if (USBD_DFU_RegisterMedia(&hUsbDeviceHS, &USBD_DFU_fops_HS) != USBD_OK)
 8006d80:	490e      	ldr	r1, [pc, #56]	@ (8006dbc <MX_USB_DEVICE_Init+0x54>)
 8006d82:	480c      	ldr	r0, [pc, #48]	@ (8006db4 <MX_USB_DEVICE_Init+0x4c>)
 8006d84:	f7ff ffa2 	bl	8006ccc <USBD_DFU_RegisterMedia>
 8006d88:	b960      	cbnz	r0, 8006da4 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
  }
  if (USBD_Start(&hUsbDeviceHS) != USBD_OK)
 8006d8a:	480a      	ldr	r0, [pc, #40]	@ (8006db4 <MX_USB_DEVICE_Init+0x4c>)
 8006d8c:	f7fe fde8 	bl	8005960 <USBD_Start>
 8006d90:	b958      	cbnz	r0, 8006daa <MX_USB_DEVICE_Init+0x42>
  {
    Error_Handler();
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  HAL_PWREx_EnableUSBVoltageDetector();
 8006d92:	f7fb fc8b 	bl	80026ac <HAL_PWREx_EnableUSBVoltageDetector>

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8006d96:	bd08      	pop	{r3, pc}
    Error_Handler();
 8006d98:	f7f9 fd84 	bl	80008a4 <Error_Handler>
 8006d9c:	e7eb      	b.n	8006d76 <MX_USB_DEVICE_Init+0xe>
    Error_Handler();
 8006d9e:	f7f9 fd81 	bl	80008a4 <Error_Handler>
 8006da2:	e7ed      	b.n	8006d80 <MX_USB_DEVICE_Init+0x18>
    Error_Handler();
 8006da4:	f7f9 fd7e 	bl	80008a4 <Error_Handler>
 8006da8:	e7ef      	b.n	8006d8a <MX_USB_DEVICE_Init+0x22>
    Error_Handler();
 8006daa:	f7f9 fd7b 	bl	80008a4 <Error_Handler>
 8006dae:	e7f0      	b.n	8006d92 <MX_USB_DEVICE_Init+0x2a>
 8006db0:	240000c4 	.word	0x240000c4
 8006db4:	24000358 	.word	0x24000358
 8006db8:	24000054 	.word	0x24000054
 8006dbc:	240000e4 	.word	0x240000e4

08006dc0 <USBD_HS_DeviceDescriptor>:
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = sizeof(USBD_HS_DeviceDesc);
 8006dc0:	2312      	movs	r3, #18
 8006dc2:	800b      	strh	r3, [r1, #0]
  return USBD_HS_DeviceDesc;
}
 8006dc4:	4800      	ldr	r0, [pc, #0]	@ (8006dc8 <USBD_HS_DeviceDescriptor+0x8>)
 8006dc6:	4770      	bx	lr
 8006dc8:	240000b0 	.word	0x240000b0

08006dcc <USBD_HS_LangIDStrDescriptor>:
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8006dcc:	2304      	movs	r3, #4
 8006dce:	800b      	strh	r3, [r1, #0]
  return USBD_LangIDDesc;
}
 8006dd0:	4800      	ldr	r0, [pc, #0]	@ (8006dd4 <USBD_HS_LangIDStrDescriptor+0x8>)
 8006dd2:	4770      	bx	lr
 8006dd4:	240000ac 	.word	0x240000ac

08006dd8 <IntToUnicode>:
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
  uint8_t idx = 0;

  for (idx = 0; idx < len; idx++)
 8006dd8:	2300      	movs	r3, #0
 8006dda:	4293      	cmp	r3, r2
 8006ddc:	d21e      	bcs.n	8006e1c <IntToUnicode+0x44>
{
 8006dde:	b500      	push	{lr}
 8006de0:	e010      	b.n	8006e04 <IntToUnicode+0x2c>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8006de2:	f10c 0c37 	add.w	ip, ip, #55	@ 0x37
 8006de6:	f801 c013 	strb.w	ip, [r1, r3, lsl #1]
    }

    value = value << 4;
 8006dea:	0100      	lsls	r0, r0, #4

    pbuf[2 * idx + 1] = 0;
 8006dec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8006df0:	f10c 0c01 	add.w	ip, ip, #1
 8006df4:	f04f 0e00 	mov.w	lr, #0
 8006df8:	f801 e00c 	strb.w	lr, [r1, ip]
  for (idx = 0; idx < len; idx++)
 8006dfc:	3301      	adds	r3, #1
 8006dfe:	b2db      	uxtb	r3, r3
 8006e00:	4293      	cmp	r3, r2
 8006e02:	d209      	bcs.n	8006e18 <IntToUnicode+0x40>
    if (((value >> 28)) < 0xA)
 8006e04:	ea4f 7c10 	mov.w	ip, r0, lsr #28
 8006e08:	f1b0 4f20 	cmp.w	r0, #2684354560	@ 0xa0000000
 8006e0c:	d2e9      	bcs.n	8006de2 <IntToUnicode+0xa>
      pbuf[2 * idx] = (value >> 28) + '0';
 8006e0e:	f10c 0c30 	add.w	ip, ip, #48	@ 0x30
 8006e12:	f801 c013 	strb.w	ip, [r1, r3, lsl #1]
 8006e16:	e7e8      	b.n	8006dea <IntToUnicode+0x12>
  }
}
 8006e18:	f85d fb04 	ldr.w	pc, [sp], #4
 8006e1c:	4770      	bx	lr
	...

08006e20 <Get_SerialNum>:
{
 8006e20:	b538      	push	{r3, r4, r5, lr}
  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8006e22:	4b0b      	ldr	r3, [pc, #44]	@ (8006e50 <Get_SerialNum+0x30>)
 8006e24:	f8d3 0800 	ldr.w	r0, [r3, #2048]	@ 0x800
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8006e28:	f8d3 4804 	ldr.w	r4, [r3, #2052]	@ 0x804
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8006e2c:	f8d3 3808 	ldr.w	r3, [r3, #2056]	@ 0x808
  if (deviceserial0 != 0)
 8006e30:	18c0      	adds	r0, r0, r3
 8006e32:	d100      	bne.n	8006e36 <Get_SerialNum+0x16>
}
 8006e34:	bd38      	pop	{r3, r4, r5, pc}
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8006e36:	4d07      	ldr	r5, [pc, #28]	@ (8006e54 <Get_SerialNum+0x34>)
 8006e38:	2208      	movs	r2, #8
 8006e3a:	4629      	mov	r1, r5
 8006e3c:	f7ff ffcc 	bl	8006dd8 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8006e40:	2204      	movs	r2, #4
 8006e42:	f105 0110 	add.w	r1, r5, #16
 8006e46:	4620      	mov	r0, r4
 8006e48:	f7ff ffc6 	bl	8006dd8 <IntToUnicode>
}
 8006e4c:	e7f2      	b.n	8006e34 <Get_SerialNum+0x14>
 8006e4e:	bf00      	nop
 8006e50:	1ff1e000 	.word	0x1ff1e000
 8006e54:	24000092 	.word	0x24000092

08006e58 <USBD_HS_SerialStrDescriptor>:
{
 8006e58:	b508      	push	{r3, lr}
  *length = USB_SIZ_STRING_SERIAL;
 8006e5a:	231a      	movs	r3, #26
 8006e5c:	800b      	strh	r3, [r1, #0]
  Get_SerialNum();
 8006e5e:	f7ff ffdf 	bl	8006e20 <Get_SerialNum>
}
 8006e62:	4801      	ldr	r0, [pc, #4]	@ (8006e68 <USBD_HS_SerialStrDescriptor+0x10>)
 8006e64:	bd08      	pop	{r3, pc}
 8006e66:	bf00      	nop
 8006e68:	24000090 	.word	0x24000090

08006e6c <USBD_HS_ProductStrDescriptor>:
{
 8006e6c:	b508      	push	{r3, lr}
 8006e6e:	460a      	mov	r2, r1
  if(speed == 0)
 8006e70:	b928      	cbnz	r0, 8006e7e <USBD_HS_ProductStrDescriptor+0x12>
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_HS, USBD_StrDesc, length);
 8006e72:	4905      	ldr	r1, [pc, #20]	@ (8006e88 <USBD_HS_ProductStrDescriptor+0x1c>)
 8006e74:	4805      	ldr	r0, [pc, #20]	@ (8006e8c <USBD_HS_ProductStrDescriptor+0x20>)
 8006e76:	f7ff fadf 	bl	8006438 <USBD_GetString>
}
 8006e7a:	4803      	ldr	r0, [pc, #12]	@ (8006e88 <USBD_HS_ProductStrDescriptor+0x1c>)
 8006e7c:	bd08      	pop	{r3, pc}
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_HS, USBD_StrDesc, length);
 8006e7e:	4902      	ldr	r1, [pc, #8]	@ (8006e88 <USBD_HS_ProductStrDescriptor+0x1c>)
 8006e80:	4802      	ldr	r0, [pc, #8]	@ (8006e8c <USBD_HS_ProductStrDescriptor+0x20>)
 8006e82:	f7ff fad9 	bl	8006438 <USBD_GetString>
 8006e86:	e7f8      	b.n	8006e7a <USBD_HS_ProductStrDescriptor+0xe>
 8006e88:	24000634 	.word	0x24000634
 8006e8c:	080081fc 	.word	0x080081fc

08006e90 <USBD_HS_ManufacturerStrDescriptor>:
{
 8006e90:	b510      	push	{r4, lr}
 8006e92:	460a      	mov	r2, r1
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8006e94:	4c03      	ldr	r4, [pc, #12]	@ (8006ea4 <USBD_HS_ManufacturerStrDescriptor+0x14>)
 8006e96:	4621      	mov	r1, r4
 8006e98:	4803      	ldr	r0, [pc, #12]	@ (8006ea8 <USBD_HS_ManufacturerStrDescriptor+0x18>)
 8006e9a:	f7ff facd 	bl	8006438 <USBD_GetString>
}
 8006e9e:	4620      	mov	r0, r4
 8006ea0:	bd10      	pop	{r4, pc}
 8006ea2:	bf00      	nop
 8006ea4:	24000634 	.word	0x24000634
 8006ea8:	0800821c 	.word	0x0800821c

08006eac <USBD_HS_ConfigStrDescriptor>:
{
 8006eac:	b508      	push	{r3, lr}
 8006eae:	460a      	mov	r2, r1
  if(speed == USBD_SPEED_HIGH)
 8006eb0:	b928      	cbnz	r0, 8006ebe <USBD_HS_ConfigStrDescriptor+0x12>
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_HS, USBD_StrDesc, length);
 8006eb2:	4905      	ldr	r1, [pc, #20]	@ (8006ec8 <USBD_HS_ConfigStrDescriptor+0x1c>)
 8006eb4:	4805      	ldr	r0, [pc, #20]	@ (8006ecc <USBD_HS_ConfigStrDescriptor+0x20>)
 8006eb6:	f7ff fabf 	bl	8006438 <USBD_GetString>
}
 8006eba:	4803      	ldr	r0, [pc, #12]	@ (8006ec8 <USBD_HS_ConfigStrDescriptor+0x1c>)
 8006ebc:	bd08      	pop	{r3, pc}
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_HS, USBD_StrDesc, length);
 8006ebe:	4902      	ldr	r1, [pc, #8]	@ (8006ec8 <USBD_HS_ConfigStrDescriptor+0x1c>)
 8006ec0:	4802      	ldr	r0, [pc, #8]	@ (8006ecc <USBD_HS_ConfigStrDescriptor+0x20>)
 8006ec2:	f7ff fab9 	bl	8006438 <USBD_GetString>
 8006ec6:	e7f8      	b.n	8006eba <USBD_HS_ConfigStrDescriptor+0xe>
 8006ec8:	24000634 	.word	0x24000634
 8006ecc:	08008230 	.word	0x08008230

08006ed0 <USBD_HS_InterfaceStrDescriptor>:
{
 8006ed0:	b508      	push	{r3, lr}
 8006ed2:	460a      	mov	r2, r1
  if(speed == 0)
 8006ed4:	b928      	cbnz	r0, 8006ee2 <USBD_HS_InterfaceStrDescriptor+0x12>
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_HS, USBD_StrDesc, length);
 8006ed6:	4905      	ldr	r1, [pc, #20]	@ (8006eec <USBD_HS_InterfaceStrDescriptor+0x1c>)
 8006ed8:	4805      	ldr	r0, [pc, #20]	@ (8006ef0 <USBD_HS_InterfaceStrDescriptor+0x20>)
 8006eda:	f7ff faad 	bl	8006438 <USBD_GetString>
}
 8006ede:	4803      	ldr	r0, [pc, #12]	@ (8006eec <USBD_HS_InterfaceStrDescriptor+0x1c>)
 8006ee0:	bd08      	pop	{r3, pc}
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_HS, USBD_StrDesc, length);
 8006ee2:	4902      	ldr	r1, [pc, #8]	@ (8006eec <USBD_HS_InterfaceStrDescriptor+0x1c>)
 8006ee4:	4802      	ldr	r0, [pc, #8]	@ (8006ef0 <USBD_HS_InterfaceStrDescriptor+0x20>)
 8006ee6:	f7ff faa7 	bl	8006438 <USBD_GetString>
 8006eea:	e7f8      	b.n	8006ede <USBD_HS_InterfaceStrDescriptor+0xe>
 8006eec:	24000634 	.word	0x24000634
 8006ef0:	0800823c 	.word	0x0800823c

08006ef4 <MEM_If_Init_HS>:
uint16_t MEM_If_Init_HS(void)
{
  /* USER CODE BEGIN 6 */
  return (USBD_OK);
  /* USER CODE END 6 */
}
 8006ef4:	2000      	movs	r0, #0
 8006ef6:	4770      	bx	lr

08006ef8 <MEM_If_DeInit_HS>:
uint16_t MEM_If_DeInit_HS(void)
{
  /* USER CODE BEGIN 7 */
  return (USBD_OK);
  /* USER CODE END 7 */
}
 8006ef8:	2000      	movs	r0, #0
 8006efa:	4770      	bx	lr

08006efc <MEM_If_Erase_HS>:
  /* USER CODE BEGIN 8 */
  UNUSED(Add);

  return (USBD_OK);
  /* USER CODE END 8 */
}
 8006efc:	2000      	movs	r0, #0
 8006efe:	4770      	bx	lr

08006f00 <MEM_If_Write_HS>:
  UNUSED(dest);
  UNUSED(Len);

  return (USBD_OK);
  /* USER CODE END 9 */
}
 8006f00:	2000      	movs	r0, #0
 8006f02:	4770      	bx	lr

08006f04 <MEM_If_Read_HS>:
  UNUSED(dest);
  UNUSED(Len);

  return (uint8_t*)(USBD_OK);
  /* USER CODE END 10 */
}
 8006f04:	2000      	movs	r0, #0
 8006f06:	4770      	bx	lr

08006f08 <MEM_If_GetStatus_HS>:

    break;
  }
  return  (USBD_OK);
  /* USER CODE END 11 */
}
 8006f08:	2000      	movs	r0, #0
 8006f0a:	4770      	bx	lr

08006f0c <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8006f0c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006f0e:	b0c1      	sub	sp, #260	@ 0x104
 8006f10:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006f12:	2100      	movs	r1, #0
 8006f14:	913b      	str	r1, [sp, #236]	@ 0xec
 8006f16:	913c      	str	r1, [sp, #240]	@ 0xf0
 8006f18:	913d      	str	r1, [sp, #244]	@ 0xf4
 8006f1a:	913e      	str	r1, [sp, #248]	@ 0xf8
 8006f1c:	913f      	str	r1, [sp, #252]	@ 0xfc
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8006f1e:	22c8      	movs	r2, #200	@ 0xc8
 8006f20:	a808      	add	r0, sp, #32
 8006f22:	f000 fc27 	bl	8007774 <memset>
  if(pcdHandle->Instance==USB_OTG_HS)
 8006f26:	6822      	ldr	r2, [r4, #0]
 8006f28:	4b56      	ldr	r3, [pc, #344]	@ (8007084 <HAL_PCD_MspInit+0x178>)
 8006f2a:	429a      	cmp	r2, r3
 8006f2c:	d001      	beq.n	8006f32 <HAL_PCD_MspInit+0x26>
    HAL_NVIC_EnableIRQ(OTG_HS_IRQn);
  /* USER CODE BEGIN USB_OTG_HS_MspInit 1 */

  /* USER CODE END USB_OTG_HS_MspInit 1 */
  }
}
 8006f2e:	b041      	add	sp, #260	@ 0x104
 8006f30:	bdf0      	pop	{r4, r5, r6, r7, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8006f32:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8006f36:	2300      	movs	r3, #0
 8006f38:	e9cd 2308 	strd	r2, r3, [sp, #32]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 8006f3c:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8006f40:	932b      	str	r3, [sp, #172]	@ 0xac
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8006f42:	a808      	add	r0, sp, #32
 8006f44:	f7fc faf8 	bl	8003538 <HAL_RCCEx_PeriphCLKConfig>
 8006f48:	2800      	cmp	r0, #0
 8006f4a:	f040 8097 	bne.w	800707c <HAL_PCD_MspInit+0x170>
    HAL_PWREx_EnableUSBVoltageDetector();
 8006f4e:	f7fb fbad 	bl	80026ac <HAL_PWREx_EnableUSBVoltageDetector>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006f52:	4c4d      	ldr	r4, [pc, #308]	@ (8007088 <HAL_PCD_MspInit+0x17c>)
 8006f54:	f8d4 30e0 	ldr.w	r3, [r4, #224]	@ 0xe0
 8006f58:	f043 0302 	orr.w	r3, r3, #2
 8006f5c:	f8c4 30e0 	str.w	r3, [r4, #224]	@ 0xe0
 8006f60:	f8d4 30e0 	ldr.w	r3, [r4, #224]	@ 0xe0
 8006f64:	f003 0302 	and.w	r3, r3, #2
 8006f68:	9301      	str	r3, [sp, #4]
 8006f6a:	9b01      	ldr	r3, [sp, #4]
    __HAL_RCC_GPIOI_CLK_ENABLE();
 8006f6c:	f8d4 30e0 	ldr.w	r3, [r4, #224]	@ 0xe0
 8006f70:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006f74:	f8c4 30e0 	str.w	r3, [r4, #224]	@ 0xe0
 8006f78:	f8d4 30e0 	ldr.w	r3, [r4, #224]	@ 0xe0
 8006f7c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006f80:	9302      	str	r3, [sp, #8]
 8006f82:	9b02      	ldr	r3, [sp, #8]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8006f84:	f8d4 30e0 	ldr.w	r3, [r4, #224]	@ 0xe0
 8006f88:	f043 0304 	orr.w	r3, r3, #4
 8006f8c:	f8c4 30e0 	str.w	r3, [r4, #224]	@ 0xe0
 8006f90:	f8d4 30e0 	ldr.w	r3, [r4, #224]	@ 0xe0
 8006f94:	f003 0304 	and.w	r3, r3, #4
 8006f98:	9303      	str	r3, [sp, #12]
 8006f9a:	9b03      	ldr	r3, [sp, #12]
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8006f9c:	f8d4 30e0 	ldr.w	r3, [r4, #224]	@ 0xe0
 8006fa0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006fa4:	f8c4 30e0 	str.w	r3, [r4, #224]	@ 0xe0
 8006fa8:	f8d4 30e0 	ldr.w	r3, [r4, #224]	@ 0xe0
 8006fac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006fb0:	9304      	str	r3, [sp, #16]
 8006fb2:	9b04      	ldr	r3, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006fb4:	f8d4 30e0 	ldr.w	r3, [r4, #224]	@ 0xe0
 8006fb8:	f043 0301 	orr.w	r3, r3, #1
 8006fbc:	f8c4 30e0 	str.w	r3, [r4, #224]	@ 0xe0
 8006fc0:	f8d4 30e0 	ldr.w	r3, [r4, #224]	@ 0xe0
 8006fc4:	f003 0301 	and.w	r3, r3, #1
 8006fc8:	9305      	str	r3, [sp, #20]
 8006fca:	9b05      	ldr	r3, [sp, #20]
    GPIO_InitStruct.Pin = ULPI_D7_Pin|ULPI_D3_Pin|ULPI_D4_Pin|ULPI_D2_Pin
 8006fcc:	f643 4323 	movw	r3, #15395	@ 0x3c23
 8006fd0:	933b      	str	r3, [sp, #236]	@ 0xec
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006fd2:	2502      	movs	r5, #2
 8006fd4:	953c      	str	r5, [sp, #240]	@ 0xf0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006fd6:	2600      	movs	r6, #0
 8006fd8:	963d      	str	r6, [sp, #244]	@ 0xf4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8006fda:	953e      	str	r5, [sp, #248]	@ 0xf8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG2_HS;
 8006fdc:	270a      	movs	r7, #10
 8006fde:	973f      	str	r7, [sp, #252]	@ 0xfc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006fe0:	a93b      	add	r1, sp, #236	@ 0xec
 8006fe2:	482a      	ldr	r0, [pc, #168]	@ (800708c <HAL_PCD_MspInit+0x180>)
 8006fe4:	f7fa fb94 	bl	8001710 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = ULPI_DIR_Pin;
 8006fe8:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8006fec:	933b      	str	r3, [sp, #236]	@ 0xec
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006fee:	953c      	str	r5, [sp, #240]	@ 0xf0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006ff0:	963d      	str	r6, [sp, #244]	@ 0xf4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8006ff2:	953e      	str	r5, [sp, #248]	@ 0xf8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG2_HS;
 8006ff4:	973f      	str	r7, [sp, #252]	@ 0xfc
    HAL_GPIO_Init(ULPI_DIR_GPIO_Port, &GPIO_InitStruct);
 8006ff6:	a93b      	add	r1, sp, #236	@ 0xec
 8006ff8:	4825      	ldr	r0, [pc, #148]	@ (8007090 <HAL_PCD_MspInit+0x184>)
 8006ffa:	f7fa fb89 	bl	8001710 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = ULPI_STP_Pin;
 8006ffe:	2301      	movs	r3, #1
 8007000:	933b      	str	r3, [sp, #236]	@ 0xec
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007002:	953c      	str	r5, [sp, #240]	@ 0xf0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007004:	963d      	str	r6, [sp, #244]	@ 0xf4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8007006:	953e      	str	r5, [sp, #248]	@ 0xf8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG2_HS;
 8007008:	973f      	str	r7, [sp, #252]	@ 0xfc
    HAL_GPIO_Init(ULPI_STP_GPIO_Port, &GPIO_InitStruct);
 800700a:	a93b      	add	r1, sp, #236	@ 0xec
 800700c:	4821      	ldr	r0, [pc, #132]	@ (8007094 <HAL_PCD_MspInit+0x188>)
 800700e:	f7fa fb7f 	bl	8001710 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = ULPI_NXT_Pin;
 8007012:	2310      	movs	r3, #16
 8007014:	933b      	str	r3, [sp, #236]	@ 0xec
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007016:	953c      	str	r5, [sp, #240]	@ 0xf0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007018:	963d      	str	r6, [sp, #244]	@ 0xf4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800701a:	953e      	str	r5, [sp, #248]	@ 0xf8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG2_HS;
 800701c:	973f      	str	r7, [sp, #252]	@ 0xfc
    HAL_GPIO_Init(ULPI_NXT_GPIO_Port, &GPIO_InitStruct);
 800701e:	a93b      	add	r1, sp, #236	@ 0xec
 8007020:	481d      	ldr	r0, [pc, #116]	@ (8007098 <HAL_PCD_MspInit+0x18c>)
 8007022:	f7fa fb75 	bl	8001710 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = ULPI_CK_Pin|ULPI_D0_Pin;
 8007026:	2328      	movs	r3, #40	@ 0x28
 8007028:	933b      	str	r3, [sp, #236]	@ 0xec
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800702a:	953c      	str	r5, [sp, #240]	@ 0xf0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800702c:	963d      	str	r6, [sp, #244]	@ 0xf4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800702e:	953e      	str	r5, [sp, #248]	@ 0xf8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG2_HS;
 8007030:	973f      	str	r7, [sp, #252]	@ 0xfc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007032:	a93b      	add	r1, sp, #236	@ 0xec
 8007034:	4819      	ldr	r0, [pc, #100]	@ (800709c <HAL_PCD_MspInit+0x190>)
 8007036:	f7fa fb6b 	bl	8001710 <HAL_GPIO_Init>
    __HAL_RCC_USB_OTG_HS_CLK_ENABLE();
 800703a:	f8d4 30d8 	ldr.w	r3, [r4, #216]	@ 0xd8
 800703e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8007042:	f8c4 30d8 	str.w	r3, [r4, #216]	@ 0xd8
 8007046:	f8d4 30d8 	ldr.w	r3, [r4, #216]	@ 0xd8
 800704a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800704e:	9306      	str	r3, [sp, #24]
 8007050:	9b06      	ldr	r3, [sp, #24]
    __HAL_RCC_USB_OTG_HS_ULPI_CLK_ENABLE();
 8007052:	f8d4 30d8 	ldr.w	r3, [r4, #216]	@ 0xd8
 8007056:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800705a:	f8c4 30d8 	str.w	r3, [r4, #216]	@ 0xd8
 800705e:	f8d4 30d8 	ldr.w	r3, [r4, #216]	@ 0xd8
 8007062:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8007066:	9307      	str	r3, [sp, #28]
 8007068:	9b07      	ldr	r3, [sp, #28]
    HAL_NVIC_SetPriority(OTG_HS_IRQn, 0, 0);
 800706a:	4632      	mov	r2, r6
 800706c:	4631      	mov	r1, r6
 800706e:	204d      	movs	r0, #77	@ 0x4d
 8007070:	f7fa f880 	bl	8001174 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_HS_IRQn);
 8007074:	204d      	movs	r0, #77	@ 0x4d
 8007076:	f7fa f88d 	bl	8001194 <HAL_NVIC_EnableIRQ>
}
 800707a:	e758      	b.n	8006f2e <HAL_PCD_MspInit+0x22>
      Error_Handler();
 800707c:	f7f9 fc12 	bl	80008a4 <Error_Handler>
 8007080:	e765      	b.n	8006f4e <HAL_PCD_MspInit+0x42>
 8007082:	bf00      	nop
 8007084:	40040000 	.word	0x40040000
 8007088:	58024400 	.word	0x58024400
 800708c:	58020400 	.word	0x58020400
 8007090:	58022000 	.word	0x58022000
 8007094:	58020800 	.word	0x58020800
 8007098:	58021c00 	.word	0x58021c00
 800709c:	58020000 	.word	0x58020000

080070a0 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80070a0:	b508      	push	{r3, lr}
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 80070a2:	f200 419c 	addw	r1, r0, #1180	@ 0x49c
 80070a6:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 80070aa:	f7fe fc7c 	bl	80059a6 <USBD_LL_SetupStage>
}
 80070ae:	bd08      	pop	{r3, pc}

080070b0 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80070b0:	b508      	push	{r3, lr}
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 80070b2:	eb01 03c1 	add.w	r3, r1, r1, lsl #3
 80070b6:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 80070ba:	f8d3 2260 	ldr.w	r2, [r3, #608]	@ 0x260
 80070be:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 80070c2:	f7fe fd42 	bl	8005b4a <USBD_LL_DataOutStage>
}
 80070c6:	bd08      	pop	{r3, pc}

080070c8 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80070c8:	b508      	push	{r3, lr}
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 80070ca:	eb01 03c1 	add.w	r3, r1, r1, lsl #3
 80070ce:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 80070d2:	6a1a      	ldr	r2, [r3, #32]
 80070d4:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 80070d8:	f7fe fd99 	bl	8005c0e <USBD_LL_DataInStage>
}
 80070dc:	bd08      	pop	{r3, pc}

080070de <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80070de:	b508      	push	{r3, lr}
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 80070e0:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 80070e4:	f7fe fcdc 	bl	8005aa0 <USBD_LL_SOF>
}
 80070e8:	bd08      	pop	{r3, pc}

080070ea <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80070ea:	b510      	push	{r4, lr}
 80070ec:	4604      	mov	r4, r0
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 80070ee:	79c1      	ldrb	r1, [r0, #7]
 80070f0:	b111      	cbz	r1, 80070f8 <HAL_PCD_ResetCallback+0xe>
  {
    speed = USBD_SPEED_HIGH;
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 80070f2:	2902      	cmp	r1, #2
 80070f4:	d109      	bne.n	800710a <HAL_PCD_ResetCallback+0x20>
  {
    speed = USBD_SPEED_FULL;
 80070f6:	2101      	movs	r1, #1
  else
  {
    Error_Handler();
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 80070f8:	f8d4 04e0 	ldr.w	r0, [r4, #1248]	@ 0x4e0
 80070fc:	f7fe fcb1 	bl	8005a62 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8007100:	f8d4 04e0 	ldr.w	r0, [r4, #1248]	@ 0x4e0
 8007104:	f7fe fc7b 	bl	80059fe <USBD_LL_Reset>
}
 8007108:	bd10      	pop	{r4, pc}
    Error_Handler();
 800710a:	f7f9 fbcb 	bl	80008a4 <Error_Handler>
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800710e:	2101      	movs	r1, #1
 8007110:	e7f2      	b.n	80070f8 <HAL_PCD_ResetCallback+0xe>
	...

08007114 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007114:	b510      	push	{r4, lr}
 8007116:	4604      	mov	r4, r0
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8007118:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 800711c:	f7fe fca4 	bl	8005a68 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8007120:	6822      	ldr	r2, [r4, #0]
 8007122:	f8d2 3e00 	ldr.w	r3, [r2, #3584]	@ 0xe00
 8007126:	f043 0301 	orr.w	r3, r3, #1
 800712a:	f8c2 3e00 	str.w	r3, [r2, #3584]	@ 0xe00
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800712e:	7ae3      	ldrb	r3, [r4, #11]
 8007130:	b123      	cbz	r3, 800713c <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8007132:	4a03      	ldr	r2, [pc, #12]	@ (8007140 <HAL_PCD_SuspendCallback+0x2c>)
 8007134:	6913      	ldr	r3, [r2, #16]
 8007136:	f043 0306 	orr.w	r3, r3, #6
 800713a:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800713c:	bd10      	pop	{r4, pc}
 800713e:	bf00      	nop
 8007140:	e000ed00 	.word	0xe000ed00

08007144 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007144:	b508      	push	{r3, lr}
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8007146:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 800714a:	f7fe fc9c 	bl	8005a86 <USBD_LL_Resume>
}
 800714e:	bd08      	pop	{r3, pc}

08007150 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007150:	b508      	push	{r3, lr}
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8007152:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 8007156:	f7fe fccb 	bl	8005af0 <USBD_LL_IsoOUTIncomplete>
}
 800715a:	bd08      	pop	{r3, pc}

0800715c <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800715c:	b508      	push	{r3, lr}
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800715e:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 8007162:	f7fe fcae 	bl	8005ac2 <USBD_LL_IsoINIncomplete>
}
 8007166:	bd08      	pop	{r3, pc}

08007168 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007168:	b508      	push	{r3, lr}
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800716a:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 800716e:	f7fe fcd6 	bl	8005b1e <USBD_LL_DevConnected>
}
 8007172:	bd08      	pop	{r3, pc}

08007174 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007174:	b508      	push	{r3, lr}
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8007176:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 800717a:	f7fe fcd2 	bl	8005b22 <USBD_LL_DevDisconnected>
}
 800717e:	bd08      	pop	{r3, pc}

08007180 <USBD_LL_Init>:
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
  /* Init USB Ip. */
  if (pdev->id == DEVICE_HS) {
 8007180:	7803      	ldrb	r3, [r0, #0]
 8007182:	2b01      	cmp	r3, #1
 8007184:	d001      	beq.n	800718a <USBD_LL_Init+0xa>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_HS, 0, 0x80);
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_HS, 1, 0x174);
  /* USER CODE END TxRx_HS_Configuration */
  }
  return USBD_OK;
}
 8007186:	2000      	movs	r0, #0
 8007188:	4770      	bx	lr
{
 800718a:	b510      	push	{r4, lr}
  hpcd_USB_OTG_HS.pData = pdev;
 800718c:	4b16      	ldr	r3, [pc, #88]	@ (80071e8 <USBD_LL_Init+0x68>)
 800718e:	f8c3 04e0 	str.w	r0, [r3, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_HS;
 8007192:	f8c0 32c8 	str.w	r3, [r0, #712]	@ 0x2c8
  hpcd_USB_OTG_HS.Instance = USB_OTG_HS;
 8007196:	4a15      	ldr	r2, [pc, #84]	@ (80071ec <USBD_LL_Init+0x6c>)
 8007198:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_HS.Init.dev_endpoints = 9;
 800719a:	2209      	movs	r2, #9
 800719c:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_HS.Init.speed = PCD_SPEED_HIGH;
 800719e:	2200      	movs	r2, #0
 80071a0:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_HS.Init.dma_enable = DISABLE;
 80071a2:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_HS.Init.phy_itface = USB_OTG_ULPI_PHY;
 80071a4:	2101      	movs	r1, #1
 80071a6:	7259      	strb	r1, [r3, #9]
  hpcd_USB_OTG_HS.Init.Sof_enable = DISABLE;
 80071a8:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_HS.Init.low_power_enable = DISABLE;
 80071aa:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_HS.Init.lpm_enable = DISABLE;
 80071ac:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_HS.Init.vbus_sensing_enable = DISABLE;
 80071ae:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_HS.Init.use_dedicated_ep1 = DISABLE;
 80071b0:	73da      	strb	r2, [r3, #15]
  hpcd_USB_OTG_HS.Init.use_external_vbus = DISABLE;
 80071b2:	741a      	strb	r2, [r3, #16]
  if (HAL_PCD_Init(&hpcd_USB_OTG_HS) != HAL_OK)
 80071b4:	4618      	mov	r0, r3
 80071b6:	f7fa fc41 	bl	8001a3c <HAL_PCD_Init>
 80071ba:	b990      	cbnz	r0, 80071e2 <USBD_LL_Init+0x62>
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_HS, 0x200);
 80071bc:	4c0a      	ldr	r4, [pc, #40]	@ (80071e8 <USBD_LL_Init+0x68>)
 80071be:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80071c2:	4620      	mov	r0, r4
 80071c4:	f7fb fa0e 	bl	80025e4 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_HS, 0, 0x80);
 80071c8:	2280      	movs	r2, #128	@ 0x80
 80071ca:	2100      	movs	r1, #0
 80071cc:	4620      	mov	r0, r4
 80071ce:	f7fb f9e3 	bl	8002598 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_HS, 1, 0x174);
 80071d2:	f44f 72ba 	mov.w	r2, #372	@ 0x174
 80071d6:	2101      	movs	r1, #1
 80071d8:	4620      	mov	r0, r4
 80071da:	f7fb f9dd 	bl	8002598 <HAL_PCDEx_SetTxFiFo>
}
 80071de:	2000      	movs	r0, #0
 80071e0:	bd10      	pop	{r4, pc}
    Error_Handler( );
 80071e2:	f7f9 fb5f 	bl	80008a4 <Error_Handler>
 80071e6:	e7e9      	b.n	80071bc <USBD_LL_Init+0x3c>
 80071e8:	24000c58 	.word	0x24000c58
 80071ec:	40040000 	.word	0x40040000

080071f0 <USBD_LL_IsStallEP>:
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 80071f0:	f8d0 32c8 	ldr.w	r3, [r0, #712]	@ 0x2c8

  if((ep_addr & 0x80) == 0x80)
 80071f4:	f011 0f80 	tst.w	r1, #128	@ 0x80
 80071f8:	d108      	bne.n	800720c <USBD_LL_IsStallEP+0x1c>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 80071fa:	f001 017f 	and.w	r1, r1, #127	@ 0x7f
 80071fe:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 8007202:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 8007206:	f893 0256 	ldrb.w	r0, [r3, #598]	@ 0x256
  }
}
 800720a:	4770      	bx	lr
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800720c:	f001 017f 	and.w	r1, r1, #127	@ 0x7f
 8007210:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 8007214:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 8007218:	7d98      	ldrb	r0, [r3, #22]
 800721a:	4770      	bx	lr

0800721c <USBD_static_malloc>:
void *USBD_static_malloc(uint32_t size)
{
  UNUSED(size);
  static uint32_t mem[(sizeof(USBD_DFU_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
}
 800721c:	4800      	ldr	r0, [pc, #0]	@ (8007220 <USBD_static_malloc+0x4>)
 800721e:	4770      	bx	lr
 8007220:	24000834 	.word	0x24000834

08007224 <USBD_static_free>:
  * @retval None
  */
void USBD_static_free(void *p)
{
  UNUSED(p);
}
 8007224:	4770      	bx	lr

08007226 <USBD_Get_USB_Status>:
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
  USBD_StatusTypeDef usb_status = USBD_OK;

  switch (hal_status)
 8007226:	2803      	cmp	r0, #3
 8007228:	d805      	bhi.n	8007236 <USBD_Get_USB_Status+0x10>
 800722a:	e8df f000 	tbb	[pc, r0]
 800722e:	0405      	.short	0x0405
 8007230:	0502      	.short	0x0502
    break;
    case HAL_ERROR :
      usb_status = USBD_FAIL;
    break;
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8007232:	2001      	movs	r0, #1
    break;
 8007234:	4770      	bx	lr
      usb_status = USBD_FAIL;
 8007236:	2003      	movs	r0, #3
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status;
}
 8007238:	4770      	bx	lr

0800723a <USBD_LL_Start>:
{
 800723a:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_Start(pdev->pData);
 800723c:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 8007240:	f7fa fc7d 	bl	8001b3e <HAL_PCD_Start>
  usb_status =  USBD_Get_USB_Status(hal_status);
 8007244:	f7ff ffef 	bl	8007226 <USBD_Get_USB_Status>
}
 8007248:	bd08      	pop	{r3, pc}

0800724a <USBD_LL_Stop>:
{
 800724a:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_Stop(pdev->pData);
 800724c:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 8007250:	f7fa fc97 	bl	8001b82 <HAL_PCD_Stop>
  usb_status =  USBD_Get_USB_Status(hal_status);
 8007254:	f7ff ffe7 	bl	8007226 <USBD_Get_USB_Status>
}
 8007258:	bd08      	pop	{r3, pc}

0800725a <USBD_LL_OpenEP>:
{
 800725a:	b508      	push	{r3, lr}
 800725c:	4694      	mov	ip, r2
 800725e:	461a      	mov	r2, r3
  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8007260:	4663      	mov	r3, ip
 8007262:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 8007266:	f7fa fd70 	bl	8001d4a <HAL_PCD_EP_Open>
  usb_status =  USBD_Get_USB_Status(hal_status);
 800726a:	f7ff ffdc 	bl	8007226 <USBD_Get_USB_Status>
}
 800726e:	bd08      	pop	{r3, pc}

08007270 <USBD_LL_StallEP>:
{
 8007270:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8007272:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 8007276:	f7fa fdf8 	bl	8001e6a <HAL_PCD_EP_SetStall>
  usb_status =  USBD_Get_USB_Status(hal_status);
 800727a:	f7ff ffd4 	bl	8007226 <USBD_Get_USB_Status>
}
 800727e:	bd08      	pop	{r3, pc}

08007280 <USBD_LL_ClearStallEP>:
{
 8007280:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8007282:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 8007286:	f7fa fe33 	bl	8001ef0 <HAL_PCD_EP_ClrStall>
  usb_status =  USBD_Get_USB_Status(hal_status);
 800728a:	f7ff ffcc 	bl	8007226 <USBD_Get_USB_Status>
}
 800728e:	bd08      	pop	{r3, pc}

08007290 <USBD_LL_SetUSBAddress>:
{
 8007290:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8007292:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 8007296:	f7fa fd45 	bl	8001d24 <HAL_PCD_SetAddress>
  usb_status =  USBD_Get_USB_Status(hal_status);
 800729a:	f7ff ffc4 	bl	8007226 <USBD_Get_USB_Status>
}
 800729e:	bd08      	pop	{r3, pc}

080072a0 <USBD_LL_Transmit>:
{
 80072a0:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 80072a2:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 80072a6:	f7fa fdbb 	bl	8001e20 <HAL_PCD_EP_Transmit>
  usb_status =  USBD_Get_USB_Status(hal_status);
 80072aa:	f7ff ffbc 	bl	8007226 <USBD_Get_USB_Status>
}
 80072ae:	bd08      	pop	{r3, pc}

080072b0 <USBD_LL_PrepareReceive>:
{
 80072b0:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 80072b2:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 80072b6:	f7fa fd8e 	bl	8001dd6 <HAL_PCD_EP_Receive>
  usb_status =  USBD_Get_USB_Status(hal_status);
 80072ba:	f7ff ffb4 	bl	8007226 <USBD_Get_USB_Status>
}
 80072be:	bd08      	pop	{r3, pc}

080072c0 <sbrk_aligned>:
 80072c0:	b570      	push	{r4, r5, r6, lr}
 80072c2:	4e0f      	ldr	r6, [pc, #60]	@ (8007300 <sbrk_aligned+0x40>)
 80072c4:	460c      	mov	r4, r1
 80072c6:	6831      	ldr	r1, [r6, #0]
 80072c8:	4605      	mov	r5, r0
 80072ca:	b911      	cbnz	r1, 80072d2 <sbrk_aligned+0x12>
 80072cc:	f000 fa8e 	bl	80077ec <_sbrk_r>
 80072d0:	6030      	str	r0, [r6, #0]
 80072d2:	4621      	mov	r1, r4
 80072d4:	4628      	mov	r0, r5
 80072d6:	f000 fa89 	bl	80077ec <_sbrk_r>
 80072da:	1c43      	adds	r3, r0, #1
 80072dc:	d103      	bne.n	80072e6 <sbrk_aligned+0x26>
 80072de:	f04f 34ff 	mov.w	r4, #4294967295
 80072e2:	4620      	mov	r0, r4
 80072e4:	bd70      	pop	{r4, r5, r6, pc}
 80072e6:	1cc4      	adds	r4, r0, #3
 80072e8:	f024 0403 	bic.w	r4, r4, #3
 80072ec:	42a0      	cmp	r0, r4
 80072ee:	d0f8      	beq.n	80072e2 <sbrk_aligned+0x22>
 80072f0:	1a21      	subs	r1, r4, r0
 80072f2:	4628      	mov	r0, r5
 80072f4:	f000 fa7a 	bl	80077ec <_sbrk_r>
 80072f8:	3001      	adds	r0, #1
 80072fa:	d1f2      	bne.n	80072e2 <sbrk_aligned+0x22>
 80072fc:	e7ef      	b.n	80072de <sbrk_aligned+0x1e>
 80072fe:	bf00      	nop
 8007300:	2400113c 	.word	0x2400113c

08007304 <_malloc_r>:
 8007304:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007308:	1ccd      	adds	r5, r1, #3
 800730a:	f025 0503 	bic.w	r5, r5, #3
 800730e:	3508      	adds	r5, #8
 8007310:	2d0c      	cmp	r5, #12
 8007312:	bf38      	it	cc
 8007314:	250c      	movcc	r5, #12
 8007316:	2d00      	cmp	r5, #0
 8007318:	4606      	mov	r6, r0
 800731a:	db01      	blt.n	8007320 <_malloc_r+0x1c>
 800731c:	42a9      	cmp	r1, r5
 800731e:	d904      	bls.n	800732a <_malloc_r+0x26>
 8007320:	230c      	movs	r3, #12
 8007322:	6033      	str	r3, [r6, #0]
 8007324:	2000      	movs	r0, #0
 8007326:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800732a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007400 <_malloc_r+0xfc>
 800732e:	f000 f869 	bl	8007404 <__malloc_lock>
 8007332:	f8d8 3000 	ldr.w	r3, [r8]
 8007336:	461c      	mov	r4, r3
 8007338:	bb44      	cbnz	r4, 800738c <_malloc_r+0x88>
 800733a:	4629      	mov	r1, r5
 800733c:	4630      	mov	r0, r6
 800733e:	f7ff ffbf 	bl	80072c0 <sbrk_aligned>
 8007342:	1c43      	adds	r3, r0, #1
 8007344:	4604      	mov	r4, r0
 8007346:	d158      	bne.n	80073fa <_malloc_r+0xf6>
 8007348:	f8d8 4000 	ldr.w	r4, [r8]
 800734c:	4627      	mov	r7, r4
 800734e:	2f00      	cmp	r7, #0
 8007350:	d143      	bne.n	80073da <_malloc_r+0xd6>
 8007352:	2c00      	cmp	r4, #0
 8007354:	d04b      	beq.n	80073ee <_malloc_r+0xea>
 8007356:	6823      	ldr	r3, [r4, #0]
 8007358:	4639      	mov	r1, r7
 800735a:	4630      	mov	r0, r6
 800735c:	eb04 0903 	add.w	r9, r4, r3
 8007360:	f000 fa44 	bl	80077ec <_sbrk_r>
 8007364:	4581      	cmp	r9, r0
 8007366:	d142      	bne.n	80073ee <_malloc_r+0xea>
 8007368:	6821      	ldr	r1, [r4, #0]
 800736a:	1a6d      	subs	r5, r5, r1
 800736c:	4629      	mov	r1, r5
 800736e:	4630      	mov	r0, r6
 8007370:	f7ff ffa6 	bl	80072c0 <sbrk_aligned>
 8007374:	3001      	adds	r0, #1
 8007376:	d03a      	beq.n	80073ee <_malloc_r+0xea>
 8007378:	6823      	ldr	r3, [r4, #0]
 800737a:	442b      	add	r3, r5
 800737c:	6023      	str	r3, [r4, #0]
 800737e:	f8d8 3000 	ldr.w	r3, [r8]
 8007382:	685a      	ldr	r2, [r3, #4]
 8007384:	bb62      	cbnz	r2, 80073e0 <_malloc_r+0xdc>
 8007386:	f8c8 7000 	str.w	r7, [r8]
 800738a:	e00f      	b.n	80073ac <_malloc_r+0xa8>
 800738c:	6822      	ldr	r2, [r4, #0]
 800738e:	1b52      	subs	r2, r2, r5
 8007390:	d420      	bmi.n	80073d4 <_malloc_r+0xd0>
 8007392:	2a0b      	cmp	r2, #11
 8007394:	d917      	bls.n	80073c6 <_malloc_r+0xc2>
 8007396:	1961      	adds	r1, r4, r5
 8007398:	42a3      	cmp	r3, r4
 800739a:	6025      	str	r5, [r4, #0]
 800739c:	bf18      	it	ne
 800739e:	6059      	strne	r1, [r3, #4]
 80073a0:	6863      	ldr	r3, [r4, #4]
 80073a2:	bf08      	it	eq
 80073a4:	f8c8 1000 	streq.w	r1, [r8]
 80073a8:	5162      	str	r2, [r4, r5]
 80073aa:	604b      	str	r3, [r1, #4]
 80073ac:	4630      	mov	r0, r6
 80073ae:	f000 f82f 	bl	8007410 <__malloc_unlock>
 80073b2:	f104 000b 	add.w	r0, r4, #11
 80073b6:	1d23      	adds	r3, r4, #4
 80073b8:	f020 0007 	bic.w	r0, r0, #7
 80073bc:	1ac2      	subs	r2, r0, r3
 80073be:	bf1c      	itt	ne
 80073c0:	1a1b      	subne	r3, r3, r0
 80073c2:	50a3      	strne	r3, [r4, r2]
 80073c4:	e7af      	b.n	8007326 <_malloc_r+0x22>
 80073c6:	6862      	ldr	r2, [r4, #4]
 80073c8:	42a3      	cmp	r3, r4
 80073ca:	bf0c      	ite	eq
 80073cc:	f8c8 2000 	streq.w	r2, [r8]
 80073d0:	605a      	strne	r2, [r3, #4]
 80073d2:	e7eb      	b.n	80073ac <_malloc_r+0xa8>
 80073d4:	4623      	mov	r3, r4
 80073d6:	6864      	ldr	r4, [r4, #4]
 80073d8:	e7ae      	b.n	8007338 <_malloc_r+0x34>
 80073da:	463c      	mov	r4, r7
 80073dc:	687f      	ldr	r7, [r7, #4]
 80073de:	e7b6      	b.n	800734e <_malloc_r+0x4a>
 80073e0:	461a      	mov	r2, r3
 80073e2:	685b      	ldr	r3, [r3, #4]
 80073e4:	42a3      	cmp	r3, r4
 80073e6:	d1fb      	bne.n	80073e0 <_malloc_r+0xdc>
 80073e8:	2300      	movs	r3, #0
 80073ea:	6053      	str	r3, [r2, #4]
 80073ec:	e7de      	b.n	80073ac <_malloc_r+0xa8>
 80073ee:	230c      	movs	r3, #12
 80073f0:	6033      	str	r3, [r6, #0]
 80073f2:	4630      	mov	r0, r6
 80073f4:	f000 f80c 	bl	8007410 <__malloc_unlock>
 80073f8:	e794      	b.n	8007324 <_malloc_r+0x20>
 80073fa:	6005      	str	r5, [r0, #0]
 80073fc:	e7d6      	b.n	80073ac <_malloc_r+0xa8>
 80073fe:	bf00      	nop
 8007400:	24001140 	.word	0x24001140

08007404 <__malloc_lock>:
 8007404:	4801      	ldr	r0, [pc, #4]	@ (800740c <__malloc_lock+0x8>)
 8007406:	f000 ba3e 	b.w	8007886 <__retarget_lock_acquire_recursive>
 800740a:	bf00      	nop
 800740c:	24001284 	.word	0x24001284

08007410 <__malloc_unlock>:
 8007410:	4801      	ldr	r0, [pc, #4]	@ (8007418 <__malloc_unlock+0x8>)
 8007412:	f000 ba39 	b.w	8007888 <__retarget_lock_release_recursive>
 8007416:	bf00      	nop
 8007418:	24001284 	.word	0x24001284

0800741c <std>:
 800741c:	2300      	movs	r3, #0
 800741e:	b510      	push	{r4, lr}
 8007420:	4604      	mov	r4, r0
 8007422:	e9c0 3300 	strd	r3, r3, [r0]
 8007426:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800742a:	6083      	str	r3, [r0, #8]
 800742c:	8181      	strh	r1, [r0, #12]
 800742e:	6643      	str	r3, [r0, #100]	@ 0x64
 8007430:	81c2      	strh	r2, [r0, #14]
 8007432:	6183      	str	r3, [r0, #24]
 8007434:	4619      	mov	r1, r3
 8007436:	2208      	movs	r2, #8
 8007438:	305c      	adds	r0, #92	@ 0x5c
 800743a:	f000 f99b 	bl	8007774 <memset>
 800743e:	4b0d      	ldr	r3, [pc, #52]	@ (8007474 <std+0x58>)
 8007440:	6263      	str	r3, [r4, #36]	@ 0x24
 8007442:	4b0d      	ldr	r3, [pc, #52]	@ (8007478 <std+0x5c>)
 8007444:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007446:	4b0d      	ldr	r3, [pc, #52]	@ (800747c <std+0x60>)
 8007448:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800744a:	4b0d      	ldr	r3, [pc, #52]	@ (8007480 <std+0x64>)
 800744c:	6323      	str	r3, [r4, #48]	@ 0x30
 800744e:	4b0d      	ldr	r3, [pc, #52]	@ (8007484 <std+0x68>)
 8007450:	6224      	str	r4, [r4, #32]
 8007452:	429c      	cmp	r4, r3
 8007454:	d006      	beq.n	8007464 <std+0x48>
 8007456:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800745a:	4294      	cmp	r4, r2
 800745c:	d002      	beq.n	8007464 <std+0x48>
 800745e:	33d0      	adds	r3, #208	@ 0xd0
 8007460:	429c      	cmp	r4, r3
 8007462:	d105      	bne.n	8007470 <std+0x54>
 8007464:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007468:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800746c:	f000 ba0a 	b.w	8007884 <__retarget_lock_init_recursive>
 8007470:	bd10      	pop	{r4, pc}
 8007472:	bf00      	nop
 8007474:	080075c5 	.word	0x080075c5
 8007478:	080075e7 	.word	0x080075e7
 800747c:	0800761f 	.word	0x0800761f
 8007480:	08007643 	.word	0x08007643
 8007484:	24001144 	.word	0x24001144

08007488 <stdio_exit_handler>:
 8007488:	4a02      	ldr	r2, [pc, #8]	@ (8007494 <stdio_exit_handler+0xc>)
 800748a:	4903      	ldr	r1, [pc, #12]	@ (8007498 <stdio_exit_handler+0x10>)
 800748c:	4803      	ldr	r0, [pc, #12]	@ (800749c <stdio_exit_handler+0x14>)
 800748e:	f000 b869 	b.w	8007564 <_fwalk_sglue>
 8007492:	bf00      	nop
 8007494:	24000100 	.word	0x24000100
 8007498:	08007fc5 	.word	0x08007fc5
 800749c:	24000110 	.word	0x24000110

080074a0 <cleanup_stdio>:
 80074a0:	6841      	ldr	r1, [r0, #4]
 80074a2:	4b0c      	ldr	r3, [pc, #48]	@ (80074d4 <cleanup_stdio+0x34>)
 80074a4:	4299      	cmp	r1, r3
 80074a6:	b510      	push	{r4, lr}
 80074a8:	4604      	mov	r4, r0
 80074aa:	d001      	beq.n	80074b0 <cleanup_stdio+0x10>
 80074ac:	f000 fd8a 	bl	8007fc4 <_fflush_r>
 80074b0:	68a1      	ldr	r1, [r4, #8]
 80074b2:	4b09      	ldr	r3, [pc, #36]	@ (80074d8 <cleanup_stdio+0x38>)
 80074b4:	4299      	cmp	r1, r3
 80074b6:	d002      	beq.n	80074be <cleanup_stdio+0x1e>
 80074b8:	4620      	mov	r0, r4
 80074ba:	f000 fd83 	bl	8007fc4 <_fflush_r>
 80074be:	68e1      	ldr	r1, [r4, #12]
 80074c0:	4b06      	ldr	r3, [pc, #24]	@ (80074dc <cleanup_stdio+0x3c>)
 80074c2:	4299      	cmp	r1, r3
 80074c4:	d004      	beq.n	80074d0 <cleanup_stdio+0x30>
 80074c6:	4620      	mov	r0, r4
 80074c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80074cc:	f000 bd7a 	b.w	8007fc4 <_fflush_r>
 80074d0:	bd10      	pop	{r4, pc}
 80074d2:	bf00      	nop
 80074d4:	24001144 	.word	0x24001144
 80074d8:	240011ac 	.word	0x240011ac
 80074dc:	24001214 	.word	0x24001214

080074e0 <global_stdio_init.part.0>:
 80074e0:	b510      	push	{r4, lr}
 80074e2:	4b0b      	ldr	r3, [pc, #44]	@ (8007510 <global_stdio_init.part.0+0x30>)
 80074e4:	4c0b      	ldr	r4, [pc, #44]	@ (8007514 <global_stdio_init.part.0+0x34>)
 80074e6:	4a0c      	ldr	r2, [pc, #48]	@ (8007518 <global_stdio_init.part.0+0x38>)
 80074e8:	601a      	str	r2, [r3, #0]
 80074ea:	4620      	mov	r0, r4
 80074ec:	2200      	movs	r2, #0
 80074ee:	2104      	movs	r1, #4
 80074f0:	f7ff ff94 	bl	800741c <std>
 80074f4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80074f8:	2201      	movs	r2, #1
 80074fa:	2109      	movs	r1, #9
 80074fc:	f7ff ff8e 	bl	800741c <std>
 8007500:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007504:	2202      	movs	r2, #2
 8007506:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800750a:	2112      	movs	r1, #18
 800750c:	f7ff bf86 	b.w	800741c <std>
 8007510:	2400127c 	.word	0x2400127c
 8007514:	24001144 	.word	0x24001144
 8007518:	08007489 	.word	0x08007489

0800751c <__sfp_lock_acquire>:
 800751c:	4801      	ldr	r0, [pc, #4]	@ (8007524 <__sfp_lock_acquire+0x8>)
 800751e:	f000 b9b2 	b.w	8007886 <__retarget_lock_acquire_recursive>
 8007522:	bf00      	nop
 8007524:	24001285 	.word	0x24001285

08007528 <__sfp_lock_release>:
 8007528:	4801      	ldr	r0, [pc, #4]	@ (8007530 <__sfp_lock_release+0x8>)
 800752a:	f000 b9ad 	b.w	8007888 <__retarget_lock_release_recursive>
 800752e:	bf00      	nop
 8007530:	24001285 	.word	0x24001285

08007534 <__sinit>:
 8007534:	b510      	push	{r4, lr}
 8007536:	4604      	mov	r4, r0
 8007538:	f7ff fff0 	bl	800751c <__sfp_lock_acquire>
 800753c:	6a23      	ldr	r3, [r4, #32]
 800753e:	b11b      	cbz	r3, 8007548 <__sinit+0x14>
 8007540:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007544:	f7ff bff0 	b.w	8007528 <__sfp_lock_release>
 8007548:	4b04      	ldr	r3, [pc, #16]	@ (800755c <__sinit+0x28>)
 800754a:	6223      	str	r3, [r4, #32]
 800754c:	4b04      	ldr	r3, [pc, #16]	@ (8007560 <__sinit+0x2c>)
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	2b00      	cmp	r3, #0
 8007552:	d1f5      	bne.n	8007540 <__sinit+0xc>
 8007554:	f7ff ffc4 	bl	80074e0 <global_stdio_init.part.0>
 8007558:	e7f2      	b.n	8007540 <__sinit+0xc>
 800755a:	bf00      	nop
 800755c:	080074a1 	.word	0x080074a1
 8007560:	2400127c 	.word	0x2400127c

08007564 <_fwalk_sglue>:
 8007564:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007568:	4607      	mov	r7, r0
 800756a:	4688      	mov	r8, r1
 800756c:	4614      	mov	r4, r2
 800756e:	2600      	movs	r6, #0
 8007570:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007574:	f1b9 0901 	subs.w	r9, r9, #1
 8007578:	d505      	bpl.n	8007586 <_fwalk_sglue+0x22>
 800757a:	6824      	ldr	r4, [r4, #0]
 800757c:	2c00      	cmp	r4, #0
 800757e:	d1f7      	bne.n	8007570 <_fwalk_sglue+0xc>
 8007580:	4630      	mov	r0, r6
 8007582:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007586:	89ab      	ldrh	r3, [r5, #12]
 8007588:	2b01      	cmp	r3, #1
 800758a:	d907      	bls.n	800759c <_fwalk_sglue+0x38>
 800758c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007590:	3301      	adds	r3, #1
 8007592:	d003      	beq.n	800759c <_fwalk_sglue+0x38>
 8007594:	4629      	mov	r1, r5
 8007596:	4638      	mov	r0, r7
 8007598:	47c0      	blx	r8
 800759a:	4306      	orrs	r6, r0
 800759c:	3568      	adds	r5, #104	@ 0x68
 800759e:	e7e9      	b.n	8007574 <_fwalk_sglue+0x10>

080075a0 <iprintf>:
 80075a0:	b40f      	push	{r0, r1, r2, r3}
 80075a2:	b507      	push	{r0, r1, r2, lr}
 80075a4:	4906      	ldr	r1, [pc, #24]	@ (80075c0 <iprintf+0x20>)
 80075a6:	ab04      	add	r3, sp, #16
 80075a8:	6808      	ldr	r0, [r1, #0]
 80075aa:	f853 2b04 	ldr.w	r2, [r3], #4
 80075ae:	6881      	ldr	r1, [r0, #8]
 80075b0:	9301      	str	r3, [sp, #4]
 80075b2:	f000 f9df 	bl	8007974 <_vfiprintf_r>
 80075b6:	b003      	add	sp, #12
 80075b8:	f85d eb04 	ldr.w	lr, [sp], #4
 80075bc:	b004      	add	sp, #16
 80075be:	4770      	bx	lr
 80075c0:	2400010c 	.word	0x2400010c

080075c4 <__sread>:
 80075c4:	b510      	push	{r4, lr}
 80075c6:	460c      	mov	r4, r1
 80075c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80075cc:	f000 f8fc 	bl	80077c8 <_read_r>
 80075d0:	2800      	cmp	r0, #0
 80075d2:	bfab      	itete	ge
 80075d4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80075d6:	89a3      	ldrhlt	r3, [r4, #12]
 80075d8:	181b      	addge	r3, r3, r0
 80075da:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80075de:	bfac      	ite	ge
 80075e0:	6563      	strge	r3, [r4, #84]	@ 0x54
 80075e2:	81a3      	strhlt	r3, [r4, #12]
 80075e4:	bd10      	pop	{r4, pc}

080075e6 <__swrite>:
 80075e6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80075ea:	461f      	mov	r7, r3
 80075ec:	898b      	ldrh	r3, [r1, #12]
 80075ee:	05db      	lsls	r3, r3, #23
 80075f0:	4605      	mov	r5, r0
 80075f2:	460c      	mov	r4, r1
 80075f4:	4616      	mov	r6, r2
 80075f6:	d505      	bpl.n	8007604 <__swrite+0x1e>
 80075f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80075fc:	2302      	movs	r3, #2
 80075fe:	2200      	movs	r2, #0
 8007600:	f000 f8d0 	bl	80077a4 <_lseek_r>
 8007604:	89a3      	ldrh	r3, [r4, #12]
 8007606:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800760a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800760e:	81a3      	strh	r3, [r4, #12]
 8007610:	4632      	mov	r2, r6
 8007612:	463b      	mov	r3, r7
 8007614:	4628      	mov	r0, r5
 8007616:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800761a:	f000 b8f7 	b.w	800780c <_write_r>

0800761e <__sseek>:
 800761e:	b510      	push	{r4, lr}
 8007620:	460c      	mov	r4, r1
 8007622:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007626:	f000 f8bd 	bl	80077a4 <_lseek_r>
 800762a:	1c43      	adds	r3, r0, #1
 800762c:	89a3      	ldrh	r3, [r4, #12]
 800762e:	bf15      	itete	ne
 8007630:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007632:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007636:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800763a:	81a3      	strheq	r3, [r4, #12]
 800763c:	bf18      	it	ne
 800763e:	81a3      	strhne	r3, [r4, #12]
 8007640:	bd10      	pop	{r4, pc}

08007642 <__sclose>:
 8007642:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007646:	f000 b89d 	b.w	8007784 <_close_r>

0800764a <__swbuf_r>:
 800764a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800764c:	460e      	mov	r6, r1
 800764e:	4614      	mov	r4, r2
 8007650:	4605      	mov	r5, r0
 8007652:	b118      	cbz	r0, 800765c <__swbuf_r+0x12>
 8007654:	6a03      	ldr	r3, [r0, #32]
 8007656:	b90b      	cbnz	r3, 800765c <__swbuf_r+0x12>
 8007658:	f7ff ff6c 	bl	8007534 <__sinit>
 800765c:	69a3      	ldr	r3, [r4, #24]
 800765e:	60a3      	str	r3, [r4, #8]
 8007660:	89a3      	ldrh	r3, [r4, #12]
 8007662:	071a      	lsls	r2, r3, #28
 8007664:	d501      	bpl.n	800766a <__swbuf_r+0x20>
 8007666:	6923      	ldr	r3, [r4, #16]
 8007668:	b943      	cbnz	r3, 800767c <__swbuf_r+0x32>
 800766a:	4621      	mov	r1, r4
 800766c:	4628      	mov	r0, r5
 800766e:	f000 f82b 	bl	80076c8 <__swsetup_r>
 8007672:	b118      	cbz	r0, 800767c <__swbuf_r+0x32>
 8007674:	f04f 37ff 	mov.w	r7, #4294967295
 8007678:	4638      	mov	r0, r7
 800767a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800767c:	6823      	ldr	r3, [r4, #0]
 800767e:	6922      	ldr	r2, [r4, #16]
 8007680:	1a98      	subs	r0, r3, r2
 8007682:	6963      	ldr	r3, [r4, #20]
 8007684:	b2f6      	uxtb	r6, r6
 8007686:	4283      	cmp	r3, r0
 8007688:	4637      	mov	r7, r6
 800768a:	dc05      	bgt.n	8007698 <__swbuf_r+0x4e>
 800768c:	4621      	mov	r1, r4
 800768e:	4628      	mov	r0, r5
 8007690:	f000 fc98 	bl	8007fc4 <_fflush_r>
 8007694:	2800      	cmp	r0, #0
 8007696:	d1ed      	bne.n	8007674 <__swbuf_r+0x2a>
 8007698:	68a3      	ldr	r3, [r4, #8]
 800769a:	3b01      	subs	r3, #1
 800769c:	60a3      	str	r3, [r4, #8]
 800769e:	6823      	ldr	r3, [r4, #0]
 80076a0:	1c5a      	adds	r2, r3, #1
 80076a2:	6022      	str	r2, [r4, #0]
 80076a4:	701e      	strb	r6, [r3, #0]
 80076a6:	6962      	ldr	r2, [r4, #20]
 80076a8:	1c43      	adds	r3, r0, #1
 80076aa:	429a      	cmp	r2, r3
 80076ac:	d004      	beq.n	80076b8 <__swbuf_r+0x6e>
 80076ae:	89a3      	ldrh	r3, [r4, #12]
 80076b0:	07db      	lsls	r3, r3, #31
 80076b2:	d5e1      	bpl.n	8007678 <__swbuf_r+0x2e>
 80076b4:	2e0a      	cmp	r6, #10
 80076b6:	d1df      	bne.n	8007678 <__swbuf_r+0x2e>
 80076b8:	4621      	mov	r1, r4
 80076ba:	4628      	mov	r0, r5
 80076bc:	f000 fc82 	bl	8007fc4 <_fflush_r>
 80076c0:	2800      	cmp	r0, #0
 80076c2:	d0d9      	beq.n	8007678 <__swbuf_r+0x2e>
 80076c4:	e7d6      	b.n	8007674 <__swbuf_r+0x2a>
	...

080076c8 <__swsetup_r>:
 80076c8:	b538      	push	{r3, r4, r5, lr}
 80076ca:	4b29      	ldr	r3, [pc, #164]	@ (8007770 <__swsetup_r+0xa8>)
 80076cc:	4605      	mov	r5, r0
 80076ce:	6818      	ldr	r0, [r3, #0]
 80076d0:	460c      	mov	r4, r1
 80076d2:	b118      	cbz	r0, 80076dc <__swsetup_r+0x14>
 80076d4:	6a03      	ldr	r3, [r0, #32]
 80076d6:	b90b      	cbnz	r3, 80076dc <__swsetup_r+0x14>
 80076d8:	f7ff ff2c 	bl	8007534 <__sinit>
 80076dc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80076e0:	0719      	lsls	r1, r3, #28
 80076e2:	d422      	bmi.n	800772a <__swsetup_r+0x62>
 80076e4:	06da      	lsls	r2, r3, #27
 80076e6:	d407      	bmi.n	80076f8 <__swsetup_r+0x30>
 80076e8:	2209      	movs	r2, #9
 80076ea:	602a      	str	r2, [r5, #0]
 80076ec:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80076f0:	81a3      	strh	r3, [r4, #12]
 80076f2:	f04f 30ff 	mov.w	r0, #4294967295
 80076f6:	e033      	b.n	8007760 <__swsetup_r+0x98>
 80076f8:	0758      	lsls	r0, r3, #29
 80076fa:	d512      	bpl.n	8007722 <__swsetup_r+0x5a>
 80076fc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80076fe:	b141      	cbz	r1, 8007712 <__swsetup_r+0x4a>
 8007700:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007704:	4299      	cmp	r1, r3
 8007706:	d002      	beq.n	800770e <__swsetup_r+0x46>
 8007708:	4628      	mov	r0, r5
 800770a:	f000 f8bf 	bl	800788c <_free_r>
 800770e:	2300      	movs	r3, #0
 8007710:	6363      	str	r3, [r4, #52]	@ 0x34
 8007712:	89a3      	ldrh	r3, [r4, #12]
 8007714:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007718:	81a3      	strh	r3, [r4, #12]
 800771a:	2300      	movs	r3, #0
 800771c:	6063      	str	r3, [r4, #4]
 800771e:	6923      	ldr	r3, [r4, #16]
 8007720:	6023      	str	r3, [r4, #0]
 8007722:	89a3      	ldrh	r3, [r4, #12]
 8007724:	f043 0308 	orr.w	r3, r3, #8
 8007728:	81a3      	strh	r3, [r4, #12]
 800772a:	6923      	ldr	r3, [r4, #16]
 800772c:	b94b      	cbnz	r3, 8007742 <__swsetup_r+0x7a>
 800772e:	89a3      	ldrh	r3, [r4, #12]
 8007730:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007734:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007738:	d003      	beq.n	8007742 <__swsetup_r+0x7a>
 800773a:	4621      	mov	r1, r4
 800773c:	4628      	mov	r0, r5
 800773e:	f000 fc8f 	bl	8008060 <__smakebuf_r>
 8007742:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007746:	f013 0201 	ands.w	r2, r3, #1
 800774a:	d00a      	beq.n	8007762 <__swsetup_r+0x9a>
 800774c:	2200      	movs	r2, #0
 800774e:	60a2      	str	r2, [r4, #8]
 8007750:	6962      	ldr	r2, [r4, #20]
 8007752:	4252      	negs	r2, r2
 8007754:	61a2      	str	r2, [r4, #24]
 8007756:	6922      	ldr	r2, [r4, #16]
 8007758:	b942      	cbnz	r2, 800776c <__swsetup_r+0xa4>
 800775a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800775e:	d1c5      	bne.n	80076ec <__swsetup_r+0x24>
 8007760:	bd38      	pop	{r3, r4, r5, pc}
 8007762:	0799      	lsls	r1, r3, #30
 8007764:	bf58      	it	pl
 8007766:	6962      	ldrpl	r2, [r4, #20]
 8007768:	60a2      	str	r2, [r4, #8]
 800776a:	e7f4      	b.n	8007756 <__swsetup_r+0x8e>
 800776c:	2000      	movs	r0, #0
 800776e:	e7f7      	b.n	8007760 <__swsetup_r+0x98>
 8007770:	2400010c 	.word	0x2400010c

08007774 <memset>:
 8007774:	4402      	add	r2, r0
 8007776:	4603      	mov	r3, r0
 8007778:	4293      	cmp	r3, r2
 800777a:	d100      	bne.n	800777e <memset+0xa>
 800777c:	4770      	bx	lr
 800777e:	f803 1b01 	strb.w	r1, [r3], #1
 8007782:	e7f9      	b.n	8007778 <memset+0x4>

08007784 <_close_r>:
 8007784:	b538      	push	{r3, r4, r5, lr}
 8007786:	4d06      	ldr	r5, [pc, #24]	@ (80077a0 <_close_r+0x1c>)
 8007788:	2300      	movs	r3, #0
 800778a:	4604      	mov	r4, r0
 800778c:	4608      	mov	r0, r1
 800778e:	602b      	str	r3, [r5, #0]
 8007790:	f7f9 fa9a 	bl	8000cc8 <_close>
 8007794:	1c43      	adds	r3, r0, #1
 8007796:	d102      	bne.n	800779e <_close_r+0x1a>
 8007798:	682b      	ldr	r3, [r5, #0]
 800779a:	b103      	cbz	r3, 800779e <_close_r+0x1a>
 800779c:	6023      	str	r3, [r4, #0]
 800779e:	bd38      	pop	{r3, r4, r5, pc}
 80077a0:	24001280 	.word	0x24001280

080077a4 <_lseek_r>:
 80077a4:	b538      	push	{r3, r4, r5, lr}
 80077a6:	4d07      	ldr	r5, [pc, #28]	@ (80077c4 <_lseek_r+0x20>)
 80077a8:	4604      	mov	r4, r0
 80077aa:	4608      	mov	r0, r1
 80077ac:	4611      	mov	r1, r2
 80077ae:	2200      	movs	r2, #0
 80077b0:	602a      	str	r2, [r5, #0]
 80077b2:	461a      	mov	r2, r3
 80077b4:	f7f9 fa92 	bl	8000cdc <_lseek>
 80077b8:	1c43      	adds	r3, r0, #1
 80077ba:	d102      	bne.n	80077c2 <_lseek_r+0x1e>
 80077bc:	682b      	ldr	r3, [r5, #0]
 80077be:	b103      	cbz	r3, 80077c2 <_lseek_r+0x1e>
 80077c0:	6023      	str	r3, [r4, #0]
 80077c2:	bd38      	pop	{r3, r4, r5, pc}
 80077c4:	24001280 	.word	0x24001280

080077c8 <_read_r>:
 80077c8:	b538      	push	{r3, r4, r5, lr}
 80077ca:	4d07      	ldr	r5, [pc, #28]	@ (80077e8 <_read_r+0x20>)
 80077cc:	4604      	mov	r4, r0
 80077ce:	4608      	mov	r0, r1
 80077d0:	4611      	mov	r1, r2
 80077d2:	2200      	movs	r2, #0
 80077d4:	602a      	str	r2, [r5, #0]
 80077d6:	461a      	mov	r2, r3
 80077d8:	f7f9 fa58 	bl	8000c8c <_read>
 80077dc:	1c43      	adds	r3, r0, #1
 80077de:	d102      	bne.n	80077e6 <_read_r+0x1e>
 80077e0:	682b      	ldr	r3, [r5, #0]
 80077e2:	b103      	cbz	r3, 80077e6 <_read_r+0x1e>
 80077e4:	6023      	str	r3, [r4, #0]
 80077e6:	bd38      	pop	{r3, r4, r5, pc}
 80077e8:	24001280 	.word	0x24001280

080077ec <_sbrk_r>:
 80077ec:	b538      	push	{r3, r4, r5, lr}
 80077ee:	4d06      	ldr	r5, [pc, #24]	@ (8007808 <_sbrk_r+0x1c>)
 80077f0:	2300      	movs	r3, #0
 80077f2:	4604      	mov	r4, r0
 80077f4:	4608      	mov	r0, r1
 80077f6:	602b      	str	r3, [r5, #0]
 80077f8:	f7f9 fa72 	bl	8000ce0 <_sbrk>
 80077fc:	1c43      	adds	r3, r0, #1
 80077fe:	d102      	bne.n	8007806 <_sbrk_r+0x1a>
 8007800:	682b      	ldr	r3, [r5, #0]
 8007802:	b103      	cbz	r3, 8007806 <_sbrk_r+0x1a>
 8007804:	6023      	str	r3, [r4, #0]
 8007806:	bd38      	pop	{r3, r4, r5, pc}
 8007808:	24001280 	.word	0x24001280

0800780c <_write_r>:
 800780c:	b538      	push	{r3, r4, r5, lr}
 800780e:	4d07      	ldr	r5, [pc, #28]	@ (800782c <_write_r+0x20>)
 8007810:	4604      	mov	r4, r0
 8007812:	4608      	mov	r0, r1
 8007814:	4611      	mov	r1, r2
 8007816:	2200      	movs	r2, #0
 8007818:	602a      	str	r2, [r5, #0]
 800781a:	461a      	mov	r2, r3
 800781c:	f7f9 fa46 	bl	8000cac <_write>
 8007820:	1c43      	adds	r3, r0, #1
 8007822:	d102      	bne.n	800782a <_write_r+0x1e>
 8007824:	682b      	ldr	r3, [r5, #0]
 8007826:	b103      	cbz	r3, 800782a <_write_r+0x1e>
 8007828:	6023      	str	r3, [r4, #0]
 800782a:	bd38      	pop	{r3, r4, r5, pc}
 800782c:	24001280 	.word	0x24001280

08007830 <__errno>:
 8007830:	4b01      	ldr	r3, [pc, #4]	@ (8007838 <__errno+0x8>)
 8007832:	6818      	ldr	r0, [r3, #0]
 8007834:	4770      	bx	lr
 8007836:	bf00      	nop
 8007838:	2400010c 	.word	0x2400010c

0800783c <__libc_init_array>:
 800783c:	b570      	push	{r4, r5, r6, lr}
 800783e:	4d0d      	ldr	r5, [pc, #52]	@ (8007874 <__libc_init_array+0x38>)
 8007840:	4c0d      	ldr	r4, [pc, #52]	@ (8007878 <__libc_init_array+0x3c>)
 8007842:	1b64      	subs	r4, r4, r5
 8007844:	10a4      	asrs	r4, r4, #2
 8007846:	2600      	movs	r6, #0
 8007848:	42a6      	cmp	r6, r4
 800784a:	d109      	bne.n	8007860 <__libc_init_array+0x24>
 800784c:	4d0b      	ldr	r5, [pc, #44]	@ (800787c <__libc_init_array+0x40>)
 800784e:	4c0c      	ldr	r4, [pc, #48]	@ (8007880 <__libc_init_array+0x44>)
 8007850:	f000 fc64 	bl	800811c <_init>
 8007854:	1b64      	subs	r4, r4, r5
 8007856:	10a4      	asrs	r4, r4, #2
 8007858:	2600      	movs	r6, #0
 800785a:	42a6      	cmp	r6, r4
 800785c:	d105      	bne.n	800786a <__libc_init_array+0x2e>
 800785e:	bd70      	pop	{r4, r5, r6, pc}
 8007860:	f855 3b04 	ldr.w	r3, [r5], #4
 8007864:	4798      	blx	r3
 8007866:	3601      	adds	r6, #1
 8007868:	e7ee      	b.n	8007848 <__libc_init_array+0xc>
 800786a:	f855 3b04 	ldr.w	r3, [r5], #4
 800786e:	4798      	blx	r3
 8007870:	3601      	adds	r6, #1
 8007872:	e7f2      	b.n	800785a <__libc_init_array+0x1e>
 8007874:	08008310 	.word	0x08008310
 8007878:	08008310 	.word	0x08008310
 800787c:	08008310 	.word	0x08008310
 8007880:	08008314 	.word	0x08008314

08007884 <__retarget_lock_init_recursive>:
 8007884:	4770      	bx	lr

08007886 <__retarget_lock_acquire_recursive>:
 8007886:	4770      	bx	lr

08007888 <__retarget_lock_release_recursive>:
 8007888:	4770      	bx	lr
	...

0800788c <_free_r>:
 800788c:	b538      	push	{r3, r4, r5, lr}
 800788e:	4605      	mov	r5, r0
 8007890:	2900      	cmp	r1, #0
 8007892:	d041      	beq.n	8007918 <_free_r+0x8c>
 8007894:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007898:	1f0c      	subs	r4, r1, #4
 800789a:	2b00      	cmp	r3, #0
 800789c:	bfb8      	it	lt
 800789e:	18e4      	addlt	r4, r4, r3
 80078a0:	f7ff fdb0 	bl	8007404 <__malloc_lock>
 80078a4:	4a1d      	ldr	r2, [pc, #116]	@ (800791c <_free_r+0x90>)
 80078a6:	6813      	ldr	r3, [r2, #0]
 80078a8:	b933      	cbnz	r3, 80078b8 <_free_r+0x2c>
 80078aa:	6063      	str	r3, [r4, #4]
 80078ac:	6014      	str	r4, [r2, #0]
 80078ae:	4628      	mov	r0, r5
 80078b0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80078b4:	f7ff bdac 	b.w	8007410 <__malloc_unlock>
 80078b8:	42a3      	cmp	r3, r4
 80078ba:	d908      	bls.n	80078ce <_free_r+0x42>
 80078bc:	6820      	ldr	r0, [r4, #0]
 80078be:	1821      	adds	r1, r4, r0
 80078c0:	428b      	cmp	r3, r1
 80078c2:	bf01      	itttt	eq
 80078c4:	6819      	ldreq	r1, [r3, #0]
 80078c6:	685b      	ldreq	r3, [r3, #4]
 80078c8:	1809      	addeq	r1, r1, r0
 80078ca:	6021      	streq	r1, [r4, #0]
 80078cc:	e7ed      	b.n	80078aa <_free_r+0x1e>
 80078ce:	461a      	mov	r2, r3
 80078d0:	685b      	ldr	r3, [r3, #4]
 80078d2:	b10b      	cbz	r3, 80078d8 <_free_r+0x4c>
 80078d4:	42a3      	cmp	r3, r4
 80078d6:	d9fa      	bls.n	80078ce <_free_r+0x42>
 80078d8:	6811      	ldr	r1, [r2, #0]
 80078da:	1850      	adds	r0, r2, r1
 80078dc:	42a0      	cmp	r0, r4
 80078de:	d10b      	bne.n	80078f8 <_free_r+0x6c>
 80078e0:	6820      	ldr	r0, [r4, #0]
 80078e2:	4401      	add	r1, r0
 80078e4:	1850      	adds	r0, r2, r1
 80078e6:	4283      	cmp	r3, r0
 80078e8:	6011      	str	r1, [r2, #0]
 80078ea:	d1e0      	bne.n	80078ae <_free_r+0x22>
 80078ec:	6818      	ldr	r0, [r3, #0]
 80078ee:	685b      	ldr	r3, [r3, #4]
 80078f0:	6053      	str	r3, [r2, #4]
 80078f2:	4408      	add	r0, r1
 80078f4:	6010      	str	r0, [r2, #0]
 80078f6:	e7da      	b.n	80078ae <_free_r+0x22>
 80078f8:	d902      	bls.n	8007900 <_free_r+0x74>
 80078fa:	230c      	movs	r3, #12
 80078fc:	602b      	str	r3, [r5, #0]
 80078fe:	e7d6      	b.n	80078ae <_free_r+0x22>
 8007900:	6820      	ldr	r0, [r4, #0]
 8007902:	1821      	adds	r1, r4, r0
 8007904:	428b      	cmp	r3, r1
 8007906:	bf04      	itt	eq
 8007908:	6819      	ldreq	r1, [r3, #0]
 800790a:	685b      	ldreq	r3, [r3, #4]
 800790c:	6063      	str	r3, [r4, #4]
 800790e:	bf04      	itt	eq
 8007910:	1809      	addeq	r1, r1, r0
 8007912:	6021      	streq	r1, [r4, #0]
 8007914:	6054      	str	r4, [r2, #4]
 8007916:	e7ca      	b.n	80078ae <_free_r+0x22>
 8007918:	bd38      	pop	{r3, r4, r5, pc}
 800791a:	bf00      	nop
 800791c:	24001140 	.word	0x24001140

08007920 <__sfputc_r>:
 8007920:	6893      	ldr	r3, [r2, #8]
 8007922:	3b01      	subs	r3, #1
 8007924:	2b00      	cmp	r3, #0
 8007926:	b410      	push	{r4}
 8007928:	6093      	str	r3, [r2, #8]
 800792a:	da08      	bge.n	800793e <__sfputc_r+0x1e>
 800792c:	6994      	ldr	r4, [r2, #24]
 800792e:	42a3      	cmp	r3, r4
 8007930:	db01      	blt.n	8007936 <__sfputc_r+0x16>
 8007932:	290a      	cmp	r1, #10
 8007934:	d103      	bne.n	800793e <__sfputc_r+0x1e>
 8007936:	f85d 4b04 	ldr.w	r4, [sp], #4
 800793a:	f7ff be86 	b.w	800764a <__swbuf_r>
 800793e:	6813      	ldr	r3, [r2, #0]
 8007940:	1c58      	adds	r0, r3, #1
 8007942:	6010      	str	r0, [r2, #0]
 8007944:	7019      	strb	r1, [r3, #0]
 8007946:	4608      	mov	r0, r1
 8007948:	f85d 4b04 	ldr.w	r4, [sp], #4
 800794c:	4770      	bx	lr

0800794e <__sfputs_r>:
 800794e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007950:	4606      	mov	r6, r0
 8007952:	460f      	mov	r7, r1
 8007954:	4614      	mov	r4, r2
 8007956:	18d5      	adds	r5, r2, r3
 8007958:	42ac      	cmp	r4, r5
 800795a:	d101      	bne.n	8007960 <__sfputs_r+0x12>
 800795c:	2000      	movs	r0, #0
 800795e:	e007      	b.n	8007970 <__sfputs_r+0x22>
 8007960:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007964:	463a      	mov	r2, r7
 8007966:	4630      	mov	r0, r6
 8007968:	f7ff ffda 	bl	8007920 <__sfputc_r>
 800796c:	1c43      	adds	r3, r0, #1
 800796e:	d1f3      	bne.n	8007958 <__sfputs_r+0xa>
 8007970:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007974 <_vfiprintf_r>:
 8007974:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007978:	460d      	mov	r5, r1
 800797a:	b09d      	sub	sp, #116	@ 0x74
 800797c:	4614      	mov	r4, r2
 800797e:	4698      	mov	r8, r3
 8007980:	4606      	mov	r6, r0
 8007982:	b118      	cbz	r0, 800798c <_vfiprintf_r+0x18>
 8007984:	6a03      	ldr	r3, [r0, #32]
 8007986:	b90b      	cbnz	r3, 800798c <_vfiprintf_r+0x18>
 8007988:	f7ff fdd4 	bl	8007534 <__sinit>
 800798c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800798e:	07d9      	lsls	r1, r3, #31
 8007990:	d405      	bmi.n	800799e <_vfiprintf_r+0x2a>
 8007992:	89ab      	ldrh	r3, [r5, #12]
 8007994:	059a      	lsls	r2, r3, #22
 8007996:	d402      	bmi.n	800799e <_vfiprintf_r+0x2a>
 8007998:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800799a:	f7ff ff74 	bl	8007886 <__retarget_lock_acquire_recursive>
 800799e:	89ab      	ldrh	r3, [r5, #12]
 80079a0:	071b      	lsls	r3, r3, #28
 80079a2:	d501      	bpl.n	80079a8 <_vfiprintf_r+0x34>
 80079a4:	692b      	ldr	r3, [r5, #16]
 80079a6:	b99b      	cbnz	r3, 80079d0 <_vfiprintf_r+0x5c>
 80079a8:	4629      	mov	r1, r5
 80079aa:	4630      	mov	r0, r6
 80079ac:	f7ff fe8c 	bl	80076c8 <__swsetup_r>
 80079b0:	b170      	cbz	r0, 80079d0 <_vfiprintf_r+0x5c>
 80079b2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80079b4:	07dc      	lsls	r4, r3, #31
 80079b6:	d504      	bpl.n	80079c2 <_vfiprintf_r+0x4e>
 80079b8:	f04f 30ff 	mov.w	r0, #4294967295
 80079bc:	b01d      	add	sp, #116	@ 0x74
 80079be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80079c2:	89ab      	ldrh	r3, [r5, #12]
 80079c4:	0598      	lsls	r0, r3, #22
 80079c6:	d4f7      	bmi.n	80079b8 <_vfiprintf_r+0x44>
 80079c8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80079ca:	f7ff ff5d 	bl	8007888 <__retarget_lock_release_recursive>
 80079ce:	e7f3      	b.n	80079b8 <_vfiprintf_r+0x44>
 80079d0:	2300      	movs	r3, #0
 80079d2:	9309      	str	r3, [sp, #36]	@ 0x24
 80079d4:	2320      	movs	r3, #32
 80079d6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80079da:	f8cd 800c 	str.w	r8, [sp, #12]
 80079de:	2330      	movs	r3, #48	@ 0x30
 80079e0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8007b90 <_vfiprintf_r+0x21c>
 80079e4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80079e8:	f04f 0901 	mov.w	r9, #1
 80079ec:	4623      	mov	r3, r4
 80079ee:	469a      	mov	sl, r3
 80079f0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80079f4:	b10a      	cbz	r2, 80079fa <_vfiprintf_r+0x86>
 80079f6:	2a25      	cmp	r2, #37	@ 0x25
 80079f8:	d1f9      	bne.n	80079ee <_vfiprintf_r+0x7a>
 80079fa:	ebba 0b04 	subs.w	fp, sl, r4
 80079fe:	d00b      	beq.n	8007a18 <_vfiprintf_r+0xa4>
 8007a00:	465b      	mov	r3, fp
 8007a02:	4622      	mov	r2, r4
 8007a04:	4629      	mov	r1, r5
 8007a06:	4630      	mov	r0, r6
 8007a08:	f7ff ffa1 	bl	800794e <__sfputs_r>
 8007a0c:	3001      	adds	r0, #1
 8007a0e:	f000 80a7 	beq.w	8007b60 <_vfiprintf_r+0x1ec>
 8007a12:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007a14:	445a      	add	r2, fp
 8007a16:	9209      	str	r2, [sp, #36]	@ 0x24
 8007a18:	f89a 3000 	ldrb.w	r3, [sl]
 8007a1c:	2b00      	cmp	r3, #0
 8007a1e:	f000 809f 	beq.w	8007b60 <_vfiprintf_r+0x1ec>
 8007a22:	2300      	movs	r3, #0
 8007a24:	f04f 32ff 	mov.w	r2, #4294967295
 8007a28:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007a2c:	f10a 0a01 	add.w	sl, sl, #1
 8007a30:	9304      	str	r3, [sp, #16]
 8007a32:	9307      	str	r3, [sp, #28]
 8007a34:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007a38:	931a      	str	r3, [sp, #104]	@ 0x68
 8007a3a:	4654      	mov	r4, sl
 8007a3c:	2205      	movs	r2, #5
 8007a3e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007a42:	4853      	ldr	r0, [pc, #332]	@ (8007b90 <_vfiprintf_r+0x21c>)
 8007a44:	f7f8 fc4c 	bl	80002e0 <memchr>
 8007a48:	9a04      	ldr	r2, [sp, #16]
 8007a4a:	b9d8      	cbnz	r0, 8007a84 <_vfiprintf_r+0x110>
 8007a4c:	06d1      	lsls	r1, r2, #27
 8007a4e:	bf44      	itt	mi
 8007a50:	2320      	movmi	r3, #32
 8007a52:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007a56:	0713      	lsls	r3, r2, #28
 8007a58:	bf44      	itt	mi
 8007a5a:	232b      	movmi	r3, #43	@ 0x2b
 8007a5c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007a60:	f89a 3000 	ldrb.w	r3, [sl]
 8007a64:	2b2a      	cmp	r3, #42	@ 0x2a
 8007a66:	d015      	beq.n	8007a94 <_vfiprintf_r+0x120>
 8007a68:	9a07      	ldr	r2, [sp, #28]
 8007a6a:	4654      	mov	r4, sl
 8007a6c:	2000      	movs	r0, #0
 8007a6e:	f04f 0c0a 	mov.w	ip, #10
 8007a72:	4621      	mov	r1, r4
 8007a74:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007a78:	3b30      	subs	r3, #48	@ 0x30
 8007a7a:	2b09      	cmp	r3, #9
 8007a7c:	d94b      	bls.n	8007b16 <_vfiprintf_r+0x1a2>
 8007a7e:	b1b0      	cbz	r0, 8007aae <_vfiprintf_r+0x13a>
 8007a80:	9207      	str	r2, [sp, #28]
 8007a82:	e014      	b.n	8007aae <_vfiprintf_r+0x13a>
 8007a84:	eba0 0308 	sub.w	r3, r0, r8
 8007a88:	fa09 f303 	lsl.w	r3, r9, r3
 8007a8c:	4313      	orrs	r3, r2
 8007a8e:	9304      	str	r3, [sp, #16]
 8007a90:	46a2      	mov	sl, r4
 8007a92:	e7d2      	b.n	8007a3a <_vfiprintf_r+0xc6>
 8007a94:	9b03      	ldr	r3, [sp, #12]
 8007a96:	1d19      	adds	r1, r3, #4
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	9103      	str	r1, [sp, #12]
 8007a9c:	2b00      	cmp	r3, #0
 8007a9e:	bfbb      	ittet	lt
 8007aa0:	425b      	neglt	r3, r3
 8007aa2:	f042 0202 	orrlt.w	r2, r2, #2
 8007aa6:	9307      	strge	r3, [sp, #28]
 8007aa8:	9307      	strlt	r3, [sp, #28]
 8007aaa:	bfb8      	it	lt
 8007aac:	9204      	strlt	r2, [sp, #16]
 8007aae:	7823      	ldrb	r3, [r4, #0]
 8007ab0:	2b2e      	cmp	r3, #46	@ 0x2e
 8007ab2:	d10a      	bne.n	8007aca <_vfiprintf_r+0x156>
 8007ab4:	7863      	ldrb	r3, [r4, #1]
 8007ab6:	2b2a      	cmp	r3, #42	@ 0x2a
 8007ab8:	d132      	bne.n	8007b20 <_vfiprintf_r+0x1ac>
 8007aba:	9b03      	ldr	r3, [sp, #12]
 8007abc:	1d1a      	adds	r2, r3, #4
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	9203      	str	r2, [sp, #12]
 8007ac2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007ac6:	3402      	adds	r4, #2
 8007ac8:	9305      	str	r3, [sp, #20]
 8007aca:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8007ba0 <_vfiprintf_r+0x22c>
 8007ace:	7821      	ldrb	r1, [r4, #0]
 8007ad0:	2203      	movs	r2, #3
 8007ad2:	4650      	mov	r0, sl
 8007ad4:	f7f8 fc04 	bl	80002e0 <memchr>
 8007ad8:	b138      	cbz	r0, 8007aea <_vfiprintf_r+0x176>
 8007ada:	9b04      	ldr	r3, [sp, #16]
 8007adc:	eba0 000a 	sub.w	r0, r0, sl
 8007ae0:	2240      	movs	r2, #64	@ 0x40
 8007ae2:	4082      	lsls	r2, r0
 8007ae4:	4313      	orrs	r3, r2
 8007ae6:	3401      	adds	r4, #1
 8007ae8:	9304      	str	r3, [sp, #16]
 8007aea:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007aee:	4829      	ldr	r0, [pc, #164]	@ (8007b94 <_vfiprintf_r+0x220>)
 8007af0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007af4:	2206      	movs	r2, #6
 8007af6:	f7f8 fbf3 	bl	80002e0 <memchr>
 8007afa:	2800      	cmp	r0, #0
 8007afc:	d03f      	beq.n	8007b7e <_vfiprintf_r+0x20a>
 8007afe:	4b26      	ldr	r3, [pc, #152]	@ (8007b98 <_vfiprintf_r+0x224>)
 8007b00:	bb1b      	cbnz	r3, 8007b4a <_vfiprintf_r+0x1d6>
 8007b02:	9b03      	ldr	r3, [sp, #12]
 8007b04:	3307      	adds	r3, #7
 8007b06:	f023 0307 	bic.w	r3, r3, #7
 8007b0a:	3308      	adds	r3, #8
 8007b0c:	9303      	str	r3, [sp, #12]
 8007b0e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007b10:	443b      	add	r3, r7
 8007b12:	9309      	str	r3, [sp, #36]	@ 0x24
 8007b14:	e76a      	b.n	80079ec <_vfiprintf_r+0x78>
 8007b16:	fb0c 3202 	mla	r2, ip, r2, r3
 8007b1a:	460c      	mov	r4, r1
 8007b1c:	2001      	movs	r0, #1
 8007b1e:	e7a8      	b.n	8007a72 <_vfiprintf_r+0xfe>
 8007b20:	2300      	movs	r3, #0
 8007b22:	3401      	adds	r4, #1
 8007b24:	9305      	str	r3, [sp, #20]
 8007b26:	4619      	mov	r1, r3
 8007b28:	f04f 0c0a 	mov.w	ip, #10
 8007b2c:	4620      	mov	r0, r4
 8007b2e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007b32:	3a30      	subs	r2, #48	@ 0x30
 8007b34:	2a09      	cmp	r2, #9
 8007b36:	d903      	bls.n	8007b40 <_vfiprintf_r+0x1cc>
 8007b38:	2b00      	cmp	r3, #0
 8007b3a:	d0c6      	beq.n	8007aca <_vfiprintf_r+0x156>
 8007b3c:	9105      	str	r1, [sp, #20]
 8007b3e:	e7c4      	b.n	8007aca <_vfiprintf_r+0x156>
 8007b40:	fb0c 2101 	mla	r1, ip, r1, r2
 8007b44:	4604      	mov	r4, r0
 8007b46:	2301      	movs	r3, #1
 8007b48:	e7f0      	b.n	8007b2c <_vfiprintf_r+0x1b8>
 8007b4a:	ab03      	add	r3, sp, #12
 8007b4c:	9300      	str	r3, [sp, #0]
 8007b4e:	462a      	mov	r2, r5
 8007b50:	4b12      	ldr	r3, [pc, #72]	@ (8007b9c <_vfiprintf_r+0x228>)
 8007b52:	a904      	add	r1, sp, #16
 8007b54:	4630      	mov	r0, r6
 8007b56:	f3af 8000 	nop.w
 8007b5a:	4607      	mov	r7, r0
 8007b5c:	1c78      	adds	r0, r7, #1
 8007b5e:	d1d6      	bne.n	8007b0e <_vfiprintf_r+0x19a>
 8007b60:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007b62:	07d9      	lsls	r1, r3, #31
 8007b64:	d405      	bmi.n	8007b72 <_vfiprintf_r+0x1fe>
 8007b66:	89ab      	ldrh	r3, [r5, #12]
 8007b68:	059a      	lsls	r2, r3, #22
 8007b6a:	d402      	bmi.n	8007b72 <_vfiprintf_r+0x1fe>
 8007b6c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007b6e:	f7ff fe8b 	bl	8007888 <__retarget_lock_release_recursive>
 8007b72:	89ab      	ldrh	r3, [r5, #12]
 8007b74:	065b      	lsls	r3, r3, #25
 8007b76:	f53f af1f 	bmi.w	80079b8 <_vfiprintf_r+0x44>
 8007b7a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007b7c:	e71e      	b.n	80079bc <_vfiprintf_r+0x48>
 8007b7e:	ab03      	add	r3, sp, #12
 8007b80:	9300      	str	r3, [sp, #0]
 8007b82:	462a      	mov	r2, r5
 8007b84:	4b05      	ldr	r3, [pc, #20]	@ (8007b9c <_vfiprintf_r+0x228>)
 8007b86:	a904      	add	r1, sp, #16
 8007b88:	4630      	mov	r0, r6
 8007b8a:	f000 f879 	bl	8007c80 <_printf_i>
 8007b8e:	e7e4      	b.n	8007b5a <_vfiprintf_r+0x1e6>
 8007b90:	080082d4 	.word	0x080082d4
 8007b94:	080082de 	.word	0x080082de
 8007b98:	00000000 	.word	0x00000000
 8007b9c:	0800794f 	.word	0x0800794f
 8007ba0:	080082da 	.word	0x080082da

08007ba4 <_printf_common>:
 8007ba4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007ba8:	4616      	mov	r6, r2
 8007baa:	4698      	mov	r8, r3
 8007bac:	688a      	ldr	r2, [r1, #8]
 8007bae:	690b      	ldr	r3, [r1, #16]
 8007bb0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007bb4:	4293      	cmp	r3, r2
 8007bb6:	bfb8      	it	lt
 8007bb8:	4613      	movlt	r3, r2
 8007bba:	6033      	str	r3, [r6, #0]
 8007bbc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007bc0:	4607      	mov	r7, r0
 8007bc2:	460c      	mov	r4, r1
 8007bc4:	b10a      	cbz	r2, 8007bca <_printf_common+0x26>
 8007bc6:	3301      	adds	r3, #1
 8007bc8:	6033      	str	r3, [r6, #0]
 8007bca:	6823      	ldr	r3, [r4, #0]
 8007bcc:	0699      	lsls	r1, r3, #26
 8007bce:	bf42      	ittt	mi
 8007bd0:	6833      	ldrmi	r3, [r6, #0]
 8007bd2:	3302      	addmi	r3, #2
 8007bd4:	6033      	strmi	r3, [r6, #0]
 8007bd6:	6825      	ldr	r5, [r4, #0]
 8007bd8:	f015 0506 	ands.w	r5, r5, #6
 8007bdc:	d106      	bne.n	8007bec <_printf_common+0x48>
 8007bde:	f104 0a19 	add.w	sl, r4, #25
 8007be2:	68e3      	ldr	r3, [r4, #12]
 8007be4:	6832      	ldr	r2, [r6, #0]
 8007be6:	1a9b      	subs	r3, r3, r2
 8007be8:	42ab      	cmp	r3, r5
 8007bea:	dc26      	bgt.n	8007c3a <_printf_common+0x96>
 8007bec:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007bf0:	6822      	ldr	r2, [r4, #0]
 8007bf2:	3b00      	subs	r3, #0
 8007bf4:	bf18      	it	ne
 8007bf6:	2301      	movne	r3, #1
 8007bf8:	0692      	lsls	r2, r2, #26
 8007bfa:	d42b      	bmi.n	8007c54 <_printf_common+0xb0>
 8007bfc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007c00:	4641      	mov	r1, r8
 8007c02:	4638      	mov	r0, r7
 8007c04:	47c8      	blx	r9
 8007c06:	3001      	adds	r0, #1
 8007c08:	d01e      	beq.n	8007c48 <_printf_common+0xa4>
 8007c0a:	6823      	ldr	r3, [r4, #0]
 8007c0c:	6922      	ldr	r2, [r4, #16]
 8007c0e:	f003 0306 	and.w	r3, r3, #6
 8007c12:	2b04      	cmp	r3, #4
 8007c14:	bf02      	ittt	eq
 8007c16:	68e5      	ldreq	r5, [r4, #12]
 8007c18:	6833      	ldreq	r3, [r6, #0]
 8007c1a:	1aed      	subeq	r5, r5, r3
 8007c1c:	68a3      	ldr	r3, [r4, #8]
 8007c1e:	bf0c      	ite	eq
 8007c20:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007c24:	2500      	movne	r5, #0
 8007c26:	4293      	cmp	r3, r2
 8007c28:	bfc4      	itt	gt
 8007c2a:	1a9b      	subgt	r3, r3, r2
 8007c2c:	18ed      	addgt	r5, r5, r3
 8007c2e:	2600      	movs	r6, #0
 8007c30:	341a      	adds	r4, #26
 8007c32:	42b5      	cmp	r5, r6
 8007c34:	d11a      	bne.n	8007c6c <_printf_common+0xc8>
 8007c36:	2000      	movs	r0, #0
 8007c38:	e008      	b.n	8007c4c <_printf_common+0xa8>
 8007c3a:	2301      	movs	r3, #1
 8007c3c:	4652      	mov	r2, sl
 8007c3e:	4641      	mov	r1, r8
 8007c40:	4638      	mov	r0, r7
 8007c42:	47c8      	blx	r9
 8007c44:	3001      	adds	r0, #1
 8007c46:	d103      	bne.n	8007c50 <_printf_common+0xac>
 8007c48:	f04f 30ff 	mov.w	r0, #4294967295
 8007c4c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007c50:	3501      	adds	r5, #1
 8007c52:	e7c6      	b.n	8007be2 <_printf_common+0x3e>
 8007c54:	18e1      	adds	r1, r4, r3
 8007c56:	1c5a      	adds	r2, r3, #1
 8007c58:	2030      	movs	r0, #48	@ 0x30
 8007c5a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007c5e:	4422      	add	r2, r4
 8007c60:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007c64:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007c68:	3302      	adds	r3, #2
 8007c6a:	e7c7      	b.n	8007bfc <_printf_common+0x58>
 8007c6c:	2301      	movs	r3, #1
 8007c6e:	4622      	mov	r2, r4
 8007c70:	4641      	mov	r1, r8
 8007c72:	4638      	mov	r0, r7
 8007c74:	47c8      	blx	r9
 8007c76:	3001      	adds	r0, #1
 8007c78:	d0e6      	beq.n	8007c48 <_printf_common+0xa4>
 8007c7a:	3601      	adds	r6, #1
 8007c7c:	e7d9      	b.n	8007c32 <_printf_common+0x8e>
	...

08007c80 <_printf_i>:
 8007c80:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007c84:	7e0f      	ldrb	r7, [r1, #24]
 8007c86:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007c88:	2f78      	cmp	r7, #120	@ 0x78
 8007c8a:	4691      	mov	r9, r2
 8007c8c:	4680      	mov	r8, r0
 8007c8e:	460c      	mov	r4, r1
 8007c90:	469a      	mov	sl, r3
 8007c92:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007c96:	d807      	bhi.n	8007ca8 <_printf_i+0x28>
 8007c98:	2f62      	cmp	r7, #98	@ 0x62
 8007c9a:	d80a      	bhi.n	8007cb2 <_printf_i+0x32>
 8007c9c:	2f00      	cmp	r7, #0
 8007c9e:	f000 80d1 	beq.w	8007e44 <_printf_i+0x1c4>
 8007ca2:	2f58      	cmp	r7, #88	@ 0x58
 8007ca4:	f000 80b8 	beq.w	8007e18 <_printf_i+0x198>
 8007ca8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007cac:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007cb0:	e03a      	b.n	8007d28 <_printf_i+0xa8>
 8007cb2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007cb6:	2b15      	cmp	r3, #21
 8007cb8:	d8f6      	bhi.n	8007ca8 <_printf_i+0x28>
 8007cba:	a101      	add	r1, pc, #4	@ (adr r1, 8007cc0 <_printf_i+0x40>)
 8007cbc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007cc0:	08007d19 	.word	0x08007d19
 8007cc4:	08007d2d 	.word	0x08007d2d
 8007cc8:	08007ca9 	.word	0x08007ca9
 8007ccc:	08007ca9 	.word	0x08007ca9
 8007cd0:	08007ca9 	.word	0x08007ca9
 8007cd4:	08007ca9 	.word	0x08007ca9
 8007cd8:	08007d2d 	.word	0x08007d2d
 8007cdc:	08007ca9 	.word	0x08007ca9
 8007ce0:	08007ca9 	.word	0x08007ca9
 8007ce4:	08007ca9 	.word	0x08007ca9
 8007ce8:	08007ca9 	.word	0x08007ca9
 8007cec:	08007e2b 	.word	0x08007e2b
 8007cf0:	08007d57 	.word	0x08007d57
 8007cf4:	08007de5 	.word	0x08007de5
 8007cf8:	08007ca9 	.word	0x08007ca9
 8007cfc:	08007ca9 	.word	0x08007ca9
 8007d00:	08007e4d 	.word	0x08007e4d
 8007d04:	08007ca9 	.word	0x08007ca9
 8007d08:	08007d57 	.word	0x08007d57
 8007d0c:	08007ca9 	.word	0x08007ca9
 8007d10:	08007ca9 	.word	0x08007ca9
 8007d14:	08007ded 	.word	0x08007ded
 8007d18:	6833      	ldr	r3, [r6, #0]
 8007d1a:	1d1a      	adds	r2, r3, #4
 8007d1c:	681b      	ldr	r3, [r3, #0]
 8007d1e:	6032      	str	r2, [r6, #0]
 8007d20:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007d24:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007d28:	2301      	movs	r3, #1
 8007d2a:	e09c      	b.n	8007e66 <_printf_i+0x1e6>
 8007d2c:	6833      	ldr	r3, [r6, #0]
 8007d2e:	6820      	ldr	r0, [r4, #0]
 8007d30:	1d19      	adds	r1, r3, #4
 8007d32:	6031      	str	r1, [r6, #0]
 8007d34:	0606      	lsls	r6, r0, #24
 8007d36:	d501      	bpl.n	8007d3c <_printf_i+0xbc>
 8007d38:	681d      	ldr	r5, [r3, #0]
 8007d3a:	e003      	b.n	8007d44 <_printf_i+0xc4>
 8007d3c:	0645      	lsls	r5, r0, #25
 8007d3e:	d5fb      	bpl.n	8007d38 <_printf_i+0xb8>
 8007d40:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007d44:	2d00      	cmp	r5, #0
 8007d46:	da03      	bge.n	8007d50 <_printf_i+0xd0>
 8007d48:	232d      	movs	r3, #45	@ 0x2d
 8007d4a:	426d      	negs	r5, r5
 8007d4c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007d50:	4858      	ldr	r0, [pc, #352]	@ (8007eb4 <_printf_i+0x234>)
 8007d52:	230a      	movs	r3, #10
 8007d54:	e011      	b.n	8007d7a <_printf_i+0xfa>
 8007d56:	6821      	ldr	r1, [r4, #0]
 8007d58:	6833      	ldr	r3, [r6, #0]
 8007d5a:	0608      	lsls	r0, r1, #24
 8007d5c:	f853 5b04 	ldr.w	r5, [r3], #4
 8007d60:	d402      	bmi.n	8007d68 <_printf_i+0xe8>
 8007d62:	0649      	lsls	r1, r1, #25
 8007d64:	bf48      	it	mi
 8007d66:	b2ad      	uxthmi	r5, r5
 8007d68:	2f6f      	cmp	r7, #111	@ 0x6f
 8007d6a:	4852      	ldr	r0, [pc, #328]	@ (8007eb4 <_printf_i+0x234>)
 8007d6c:	6033      	str	r3, [r6, #0]
 8007d6e:	bf14      	ite	ne
 8007d70:	230a      	movne	r3, #10
 8007d72:	2308      	moveq	r3, #8
 8007d74:	2100      	movs	r1, #0
 8007d76:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007d7a:	6866      	ldr	r6, [r4, #4]
 8007d7c:	60a6      	str	r6, [r4, #8]
 8007d7e:	2e00      	cmp	r6, #0
 8007d80:	db05      	blt.n	8007d8e <_printf_i+0x10e>
 8007d82:	6821      	ldr	r1, [r4, #0]
 8007d84:	432e      	orrs	r6, r5
 8007d86:	f021 0104 	bic.w	r1, r1, #4
 8007d8a:	6021      	str	r1, [r4, #0]
 8007d8c:	d04b      	beq.n	8007e26 <_printf_i+0x1a6>
 8007d8e:	4616      	mov	r6, r2
 8007d90:	fbb5 f1f3 	udiv	r1, r5, r3
 8007d94:	fb03 5711 	mls	r7, r3, r1, r5
 8007d98:	5dc7      	ldrb	r7, [r0, r7]
 8007d9a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007d9e:	462f      	mov	r7, r5
 8007da0:	42bb      	cmp	r3, r7
 8007da2:	460d      	mov	r5, r1
 8007da4:	d9f4      	bls.n	8007d90 <_printf_i+0x110>
 8007da6:	2b08      	cmp	r3, #8
 8007da8:	d10b      	bne.n	8007dc2 <_printf_i+0x142>
 8007daa:	6823      	ldr	r3, [r4, #0]
 8007dac:	07df      	lsls	r7, r3, #31
 8007dae:	d508      	bpl.n	8007dc2 <_printf_i+0x142>
 8007db0:	6923      	ldr	r3, [r4, #16]
 8007db2:	6861      	ldr	r1, [r4, #4]
 8007db4:	4299      	cmp	r1, r3
 8007db6:	bfde      	ittt	le
 8007db8:	2330      	movle	r3, #48	@ 0x30
 8007dba:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007dbe:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007dc2:	1b92      	subs	r2, r2, r6
 8007dc4:	6122      	str	r2, [r4, #16]
 8007dc6:	f8cd a000 	str.w	sl, [sp]
 8007dca:	464b      	mov	r3, r9
 8007dcc:	aa03      	add	r2, sp, #12
 8007dce:	4621      	mov	r1, r4
 8007dd0:	4640      	mov	r0, r8
 8007dd2:	f7ff fee7 	bl	8007ba4 <_printf_common>
 8007dd6:	3001      	adds	r0, #1
 8007dd8:	d14a      	bne.n	8007e70 <_printf_i+0x1f0>
 8007dda:	f04f 30ff 	mov.w	r0, #4294967295
 8007dde:	b004      	add	sp, #16
 8007de0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007de4:	6823      	ldr	r3, [r4, #0]
 8007de6:	f043 0320 	orr.w	r3, r3, #32
 8007dea:	6023      	str	r3, [r4, #0]
 8007dec:	4832      	ldr	r0, [pc, #200]	@ (8007eb8 <_printf_i+0x238>)
 8007dee:	2778      	movs	r7, #120	@ 0x78
 8007df0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007df4:	6823      	ldr	r3, [r4, #0]
 8007df6:	6831      	ldr	r1, [r6, #0]
 8007df8:	061f      	lsls	r7, r3, #24
 8007dfa:	f851 5b04 	ldr.w	r5, [r1], #4
 8007dfe:	d402      	bmi.n	8007e06 <_printf_i+0x186>
 8007e00:	065f      	lsls	r7, r3, #25
 8007e02:	bf48      	it	mi
 8007e04:	b2ad      	uxthmi	r5, r5
 8007e06:	6031      	str	r1, [r6, #0]
 8007e08:	07d9      	lsls	r1, r3, #31
 8007e0a:	bf44      	itt	mi
 8007e0c:	f043 0320 	orrmi.w	r3, r3, #32
 8007e10:	6023      	strmi	r3, [r4, #0]
 8007e12:	b11d      	cbz	r5, 8007e1c <_printf_i+0x19c>
 8007e14:	2310      	movs	r3, #16
 8007e16:	e7ad      	b.n	8007d74 <_printf_i+0xf4>
 8007e18:	4826      	ldr	r0, [pc, #152]	@ (8007eb4 <_printf_i+0x234>)
 8007e1a:	e7e9      	b.n	8007df0 <_printf_i+0x170>
 8007e1c:	6823      	ldr	r3, [r4, #0]
 8007e1e:	f023 0320 	bic.w	r3, r3, #32
 8007e22:	6023      	str	r3, [r4, #0]
 8007e24:	e7f6      	b.n	8007e14 <_printf_i+0x194>
 8007e26:	4616      	mov	r6, r2
 8007e28:	e7bd      	b.n	8007da6 <_printf_i+0x126>
 8007e2a:	6833      	ldr	r3, [r6, #0]
 8007e2c:	6825      	ldr	r5, [r4, #0]
 8007e2e:	6961      	ldr	r1, [r4, #20]
 8007e30:	1d18      	adds	r0, r3, #4
 8007e32:	6030      	str	r0, [r6, #0]
 8007e34:	062e      	lsls	r6, r5, #24
 8007e36:	681b      	ldr	r3, [r3, #0]
 8007e38:	d501      	bpl.n	8007e3e <_printf_i+0x1be>
 8007e3a:	6019      	str	r1, [r3, #0]
 8007e3c:	e002      	b.n	8007e44 <_printf_i+0x1c4>
 8007e3e:	0668      	lsls	r0, r5, #25
 8007e40:	d5fb      	bpl.n	8007e3a <_printf_i+0x1ba>
 8007e42:	8019      	strh	r1, [r3, #0]
 8007e44:	2300      	movs	r3, #0
 8007e46:	6123      	str	r3, [r4, #16]
 8007e48:	4616      	mov	r6, r2
 8007e4a:	e7bc      	b.n	8007dc6 <_printf_i+0x146>
 8007e4c:	6833      	ldr	r3, [r6, #0]
 8007e4e:	1d1a      	adds	r2, r3, #4
 8007e50:	6032      	str	r2, [r6, #0]
 8007e52:	681e      	ldr	r6, [r3, #0]
 8007e54:	6862      	ldr	r2, [r4, #4]
 8007e56:	2100      	movs	r1, #0
 8007e58:	4630      	mov	r0, r6
 8007e5a:	f7f8 fa41 	bl	80002e0 <memchr>
 8007e5e:	b108      	cbz	r0, 8007e64 <_printf_i+0x1e4>
 8007e60:	1b80      	subs	r0, r0, r6
 8007e62:	6060      	str	r0, [r4, #4]
 8007e64:	6863      	ldr	r3, [r4, #4]
 8007e66:	6123      	str	r3, [r4, #16]
 8007e68:	2300      	movs	r3, #0
 8007e6a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007e6e:	e7aa      	b.n	8007dc6 <_printf_i+0x146>
 8007e70:	6923      	ldr	r3, [r4, #16]
 8007e72:	4632      	mov	r2, r6
 8007e74:	4649      	mov	r1, r9
 8007e76:	4640      	mov	r0, r8
 8007e78:	47d0      	blx	sl
 8007e7a:	3001      	adds	r0, #1
 8007e7c:	d0ad      	beq.n	8007dda <_printf_i+0x15a>
 8007e7e:	6823      	ldr	r3, [r4, #0]
 8007e80:	079b      	lsls	r3, r3, #30
 8007e82:	d413      	bmi.n	8007eac <_printf_i+0x22c>
 8007e84:	68e0      	ldr	r0, [r4, #12]
 8007e86:	9b03      	ldr	r3, [sp, #12]
 8007e88:	4298      	cmp	r0, r3
 8007e8a:	bfb8      	it	lt
 8007e8c:	4618      	movlt	r0, r3
 8007e8e:	e7a6      	b.n	8007dde <_printf_i+0x15e>
 8007e90:	2301      	movs	r3, #1
 8007e92:	4632      	mov	r2, r6
 8007e94:	4649      	mov	r1, r9
 8007e96:	4640      	mov	r0, r8
 8007e98:	47d0      	blx	sl
 8007e9a:	3001      	adds	r0, #1
 8007e9c:	d09d      	beq.n	8007dda <_printf_i+0x15a>
 8007e9e:	3501      	adds	r5, #1
 8007ea0:	68e3      	ldr	r3, [r4, #12]
 8007ea2:	9903      	ldr	r1, [sp, #12]
 8007ea4:	1a5b      	subs	r3, r3, r1
 8007ea6:	42ab      	cmp	r3, r5
 8007ea8:	dcf2      	bgt.n	8007e90 <_printf_i+0x210>
 8007eaa:	e7eb      	b.n	8007e84 <_printf_i+0x204>
 8007eac:	2500      	movs	r5, #0
 8007eae:	f104 0619 	add.w	r6, r4, #25
 8007eb2:	e7f5      	b.n	8007ea0 <_printf_i+0x220>
 8007eb4:	080082e5 	.word	0x080082e5
 8007eb8:	080082f6 	.word	0x080082f6

08007ebc <__sflush_r>:
 8007ebc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007ec0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007ec4:	0716      	lsls	r6, r2, #28
 8007ec6:	4605      	mov	r5, r0
 8007ec8:	460c      	mov	r4, r1
 8007eca:	d454      	bmi.n	8007f76 <__sflush_r+0xba>
 8007ecc:	684b      	ldr	r3, [r1, #4]
 8007ece:	2b00      	cmp	r3, #0
 8007ed0:	dc02      	bgt.n	8007ed8 <__sflush_r+0x1c>
 8007ed2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007ed4:	2b00      	cmp	r3, #0
 8007ed6:	dd48      	ble.n	8007f6a <__sflush_r+0xae>
 8007ed8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007eda:	2e00      	cmp	r6, #0
 8007edc:	d045      	beq.n	8007f6a <__sflush_r+0xae>
 8007ede:	2300      	movs	r3, #0
 8007ee0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007ee4:	682f      	ldr	r7, [r5, #0]
 8007ee6:	6a21      	ldr	r1, [r4, #32]
 8007ee8:	602b      	str	r3, [r5, #0]
 8007eea:	d030      	beq.n	8007f4e <__sflush_r+0x92>
 8007eec:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007eee:	89a3      	ldrh	r3, [r4, #12]
 8007ef0:	0759      	lsls	r1, r3, #29
 8007ef2:	d505      	bpl.n	8007f00 <__sflush_r+0x44>
 8007ef4:	6863      	ldr	r3, [r4, #4]
 8007ef6:	1ad2      	subs	r2, r2, r3
 8007ef8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007efa:	b10b      	cbz	r3, 8007f00 <__sflush_r+0x44>
 8007efc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007efe:	1ad2      	subs	r2, r2, r3
 8007f00:	2300      	movs	r3, #0
 8007f02:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007f04:	6a21      	ldr	r1, [r4, #32]
 8007f06:	4628      	mov	r0, r5
 8007f08:	47b0      	blx	r6
 8007f0a:	1c43      	adds	r3, r0, #1
 8007f0c:	89a3      	ldrh	r3, [r4, #12]
 8007f0e:	d106      	bne.n	8007f1e <__sflush_r+0x62>
 8007f10:	6829      	ldr	r1, [r5, #0]
 8007f12:	291d      	cmp	r1, #29
 8007f14:	d82b      	bhi.n	8007f6e <__sflush_r+0xb2>
 8007f16:	4a2a      	ldr	r2, [pc, #168]	@ (8007fc0 <__sflush_r+0x104>)
 8007f18:	40ca      	lsrs	r2, r1
 8007f1a:	07d6      	lsls	r6, r2, #31
 8007f1c:	d527      	bpl.n	8007f6e <__sflush_r+0xb2>
 8007f1e:	2200      	movs	r2, #0
 8007f20:	6062      	str	r2, [r4, #4]
 8007f22:	04d9      	lsls	r1, r3, #19
 8007f24:	6922      	ldr	r2, [r4, #16]
 8007f26:	6022      	str	r2, [r4, #0]
 8007f28:	d504      	bpl.n	8007f34 <__sflush_r+0x78>
 8007f2a:	1c42      	adds	r2, r0, #1
 8007f2c:	d101      	bne.n	8007f32 <__sflush_r+0x76>
 8007f2e:	682b      	ldr	r3, [r5, #0]
 8007f30:	b903      	cbnz	r3, 8007f34 <__sflush_r+0x78>
 8007f32:	6560      	str	r0, [r4, #84]	@ 0x54
 8007f34:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007f36:	602f      	str	r7, [r5, #0]
 8007f38:	b1b9      	cbz	r1, 8007f6a <__sflush_r+0xae>
 8007f3a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007f3e:	4299      	cmp	r1, r3
 8007f40:	d002      	beq.n	8007f48 <__sflush_r+0x8c>
 8007f42:	4628      	mov	r0, r5
 8007f44:	f7ff fca2 	bl	800788c <_free_r>
 8007f48:	2300      	movs	r3, #0
 8007f4a:	6363      	str	r3, [r4, #52]	@ 0x34
 8007f4c:	e00d      	b.n	8007f6a <__sflush_r+0xae>
 8007f4e:	2301      	movs	r3, #1
 8007f50:	4628      	mov	r0, r5
 8007f52:	47b0      	blx	r6
 8007f54:	4602      	mov	r2, r0
 8007f56:	1c50      	adds	r0, r2, #1
 8007f58:	d1c9      	bne.n	8007eee <__sflush_r+0x32>
 8007f5a:	682b      	ldr	r3, [r5, #0]
 8007f5c:	2b00      	cmp	r3, #0
 8007f5e:	d0c6      	beq.n	8007eee <__sflush_r+0x32>
 8007f60:	2b1d      	cmp	r3, #29
 8007f62:	d001      	beq.n	8007f68 <__sflush_r+0xac>
 8007f64:	2b16      	cmp	r3, #22
 8007f66:	d11e      	bne.n	8007fa6 <__sflush_r+0xea>
 8007f68:	602f      	str	r7, [r5, #0]
 8007f6a:	2000      	movs	r0, #0
 8007f6c:	e022      	b.n	8007fb4 <__sflush_r+0xf8>
 8007f6e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007f72:	b21b      	sxth	r3, r3
 8007f74:	e01b      	b.n	8007fae <__sflush_r+0xf2>
 8007f76:	690f      	ldr	r7, [r1, #16]
 8007f78:	2f00      	cmp	r7, #0
 8007f7a:	d0f6      	beq.n	8007f6a <__sflush_r+0xae>
 8007f7c:	0793      	lsls	r3, r2, #30
 8007f7e:	680e      	ldr	r6, [r1, #0]
 8007f80:	bf08      	it	eq
 8007f82:	694b      	ldreq	r3, [r1, #20]
 8007f84:	600f      	str	r7, [r1, #0]
 8007f86:	bf18      	it	ne
 8007f88:	2300      	movne	r3, #0
 8007f8a:	eba6 0807 	sub.w	r8, r6, r7
 8007f8e:	608b      	str	r3, [r1, #8]
 8007f90:	f1b8 0f00 	cmp.w	r8, #0
 8007f94:	dde9      	ble.n	8007f6a <__sflush_r+0xae>
 8007f96:	6a21      	ldr	r1, [r4, #32]
 8007f98:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8007f9a:	4643      	mov	r3, r8
 8007f9c:	463a      	mov	r2, r7
 8007f9e:	4628      	mov	r0, r5
 8007fa0:	47b0      	blx	r6
 8007fa2:	2800      	cmp	r0, #0
 8007fa4:	dc08      	bgt.n	8007fb8 <__sflush_r+0xfc>
 8007fa6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007faa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007fae:	81a3      	strh	r3, [r4, #12]
 8007fb0:	f04f 30ff 	mov.w	r0, #4294967295
 8007fb4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007fb8:	4407      	add	r7, r0
 8007fba:	eba8 0800 	sub.w	r8, r8, r0
 8007fbe:	e7e7      	b.n	8007f90 <__sflush_r+0xd4>
 8007fc0:	20400001 	.word	0x20400001

08007fc4 <_fflush_r>:
 8007fc4:	b538      	push	{r3, r4, r5, lr}
 8007fc6:	690b      	ldr	r3, [r1, #16]
 8007fc8:	4605      	mov	r5, r0
 8007fca:	460c      	mov	r4, r1
 8007fcc:	b913      	cbnz	r3, 8007fd4 <_fflush_r+0x10>
 8007fce:	2500      	movs	r5, #0
 8007fd0:	4628      	mov	r0, r5
 8007fd2:	bd38      	pop	{r3, r4, r5, pc}
 8007fd4:	b118      	cbz	r0, 8007fde <_fflush_r+0x1a>
 8007fd6:	6a03      	ldr	r3, [r0, #32]
 8007fd8:	b90b      	cbnz	r3, 8007fde <_fflush_r+0x1a>
 8007fda:	f7ff faab 	bl	8007534 <__sinit>
 8007fde:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007fe2:	2b00      	cmp	r3, #0
 8007fe4:	d0f3      	beq.n	8007fce <_fflush_r+0xa>
 8007fe6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007fe8:	07d0      	lsls	r0, r2, #31
 8007fea:	d404      	bmi.n	8007ff6 <_fflush_r+0x32>
 8007fec:	0599      	lsls	r1, r3, #22
 8007fee:	d402      	bmi.n	8007ff6 <_fflush_r+0x32>
 8007ff0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007ff2:	f7ff fc48 	bl	8007886 <__retarget_lock_acquire_recursive>
 8007ff6:	4628      	mov	r0, r5
 8007ff8:	4621      	mov	r1, r4
 8007ffa:	f7ff ff5f 	bl	8007ebc <__sflush_r>
 8007ffe:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008000:	07da      	lsls	r2, r3, #31
 8008002:	4605      	mov	r5, r0
 8008004:	d4e4      	bmi.n	8007fd0 <_fflush_r+0xc>
 8008006:	89a3      	ldrh	r3, [r4, #12]
 8008008:	059b      	lsls	r3, r3, #22
 800800a:	d4e1      	bmi.n	8007fd0 <_fflush_r+0xc>
 800800c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800800e:	f7ff fc3b 	bl	8007888 <__retarget_lock_release_recursive>
 8008012:	e7dd      	b.n	8007fd0 <_fflush_r+0xc>

08008014 <__swhatbuf_r>:
 8008014:	b570      	push	{r4, r5, r6, lr}
 8008016:	460c      	mov	r4, r1
 8008018:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800801c:	2900      	cmp	r1, #0
 800801e:	b096      	sub	sp, #88	@ 0x58
 8008020:	4615      	mov	r5, r2
 8008022:	461e      	mov	r6, r3
 8008024:	da0d      	bge.n	8008042 <__swhatbuf_r+0x2e>
 8008026:	89a3      	ldrh	r3, [r4, #12]
 8008028:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800802c:	f04f 0100 	mov.w	r1, #0
 8008030:	bf14      	ite	ne
 8008032:	2340      	movne	r3, #64	@ 0x40
 8008034:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008038:	2000      	movs	r0, #0
 800803a:	6031      	str	r1, [r6, #0]
 800803c:	602b      	str	r3, [r5, #0]
 800803e:	b016      	add	sp, #88	@ 0x58
 8008040:	bd70      	pop	{r4, r5, r6, pc}
 8008042:	466a      	mov	r2, sp
 8008044:	f000 f848 	bl	80080d8 <_fstat_r>
 8008048:	2800      	cmp	r0, #0
 800804a:	dbec      	blt.n	8008026 <__swhatbuf_r+0x12>
 800804c:	9901      	ldr	r1, [sp, #4]
 800804e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008052:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008056:	4259      	negs	r1, r3
 8008058:	4159      	adcs	r1, r3
 800805a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800805e:	e7eb      	b.n	8008038 <__swhatbuf_r+0x24>

08008060 <__smakebuf_r>:
 8008060:	898b      	ldrh	r3, [r1, #12]
 8008062:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008064:	079d      	lsls	r5, r3, #30
 8008066:	4606      	mov	r6, r0
 8008068:	460c      	mov	r4, r1
 800806a:	d507      	bpl.n	800807c <__smakebuf_r+0x1c>
 800806c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008070:	6023      	str	r3, [r4, #0]
 8008072:	6123      	str	r3, [r4, #16]
 8008074:	2301      	movs	r3, #1
 8008076:	6163      	str	r3, [r4, #20]
 8008078:	b003      	add	sp, #12
 800807a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800807c:	ab01      	add	r3, sp, #4
 800807e:	466a      	mov	r2, sp
 8008080:	f7ff ffc8 	bl	8008014 <__swhatbuf_r>
 8008084:	9f00      	ldr	r7, [sp, #0]
 8008086:	4605      	mov	r5, r0
 8008088:	4639      	mov	r1, r7
 800808a:	4630      	mov	r0, r6
 800808c:	f7ff f93a 	bl	8007304 <_malloc_r>
 8008090:	b948      	cbnz	r0, 80080a6 <__smakebuf_r+0x46>
 8008092:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008096:	059a      	lsls	r2, r3, #22
 8008098:	d4ee      	bmi.n	8008078 <__smakebuf_r+0x18>
 800809a:	f023 0303 	bic.w	r3, r3, #3
 800809e:	f043 0302 	orr.w	r3, r3, #2
 80080a2:	81a3      	strh	r3, [r4, #12]
 80080a4:	e7e2      	b.n	800806c <__smakebuf_r+0xc>
 80080a6:	89a3      	ldrh	r3, [r4, #12]
 80080a8:	6020      	str	r0, [r4, #0]
 80080aa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80080ae:	81a3      	strh	r3, [r4, #12]
 80080b0:	9b01      	ldr	r3, [sp, #4]
 80080b2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80080b6:	b15b      	cbz	r3, 80080d0 <__smakebuf_r+0x70>
 80080b8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80080bc:	4630      	mov	r0, r6
 80080be:	f000 f81d 	bl	80080fc <_isatty_r>
 80080c2:	b128      	cbz	r0, 80080d0 <__smakebuf_r+0x70>
 80080c4:	89a3      	ldrh	r3, [r4, #12]
 80080c6:	f023 0303 	bic.w	r3, r3, #3
 80080ca:	f043 0301 	orr.w	r3, r3, #1
 80080ce:	81a3      	strh	r3, [r4, #12]
 80080d0:	89a3      	ldrh	r3, [r4, #12]
 80080d2:	431d      	orrs	r5, r3
 80080d4:	81a5      	strh	r5, [r4, #12]
 80080d6:	e7cf      	b.n	8008078 <__smakebuf_r+0x18>

080080d8 <_fstat_r>:
 80080d8:	b538      	push	{r3, r4, r5, lr}
 80080da:	4d07      	ldr	r5, [pc, #28]	@ (80080f8 <_fstat_r+0x20>)
 80080dc:	2300      	movs	r3, #0
 80080de:	4604      	mov	r4, r0
 80080e0:	4608      	mov	r0, r1
 80080e2:	4611      	mov	r1, r2
 80080e4:	602b      	str	r3, [r5, #0]
 80080e6:	f7f8 fdf2 	bl	8000cce <_fstat>
 80080ea:	1c43      	adds	r3, r0, #1
 80080ec:	d102      	bne.n	80080f4 <_fstat_r+0x1c>
 80080ee:	682b      	ldr	r3, [r5, #0]
 80080f0:	b103      	cbz	r3, 80080f4 <_fstat_r+0x1c>
 80080f2:	6023      	str	r3, [r4, #0]
 80080f4:	bd38      	pop	{r3, r4, r5, pc}
 80080f6:	bf00      	nop
 80080f8:	24001280 	.word	0x24001280

080080fc <_isatty_r>:
 80080fc:	b538      	push	{r3, r4, r5, lr}
 80080fe:	4d06      	ldr	r5, [pc, #24]	@ (8008118 <_isatty_r+0x1c>)
 8008100:	2300      	movs	r3, #0
 8008102:	4604      	mov	r4, r0
 8008104:	4608      	mov	r0, r1
 8008106:	602b      	str	r3, [r5, #0]
 8008108:	f7f8 fde6 	bl	8000cd8 <_isatty>
 800810c:	1c43      	adds	r3, r0, #1
 800810e:	d102      	bne.n	8008116 <_isatty_r+0x1a>
 8008110:	682b      	ldr	r3, [r5, #0]
 8008112:	b103      	cbz	r3, 8008116 <_isatty_r+0x1a>
 8008114:	6023      	str	r3, [r4, #0]
 8008116:	bd38      	pop	{r3, r4, r5, pc}
 8008118:	24001280 	.word	0x24001280

0800811c <_init>:
 800811c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800811e:	bf00      	nop
 8008120:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008122:	bc08      	pop	{r3}
 8008124:	469e      	mov	lr, r3
 8008126:	4770      	bx	lr

08008128 <_fini>:
 8008128:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800812a:	bf00      	nop
 800812c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800812e:	bc08      	pop	{r3}
 8008130:	469e      	mov	lr, r3
 8008132:	4770      	bx	lr
