
final:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .init         00000470  00000000  60000000  00008000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d4c4  00000470  60000470  00008470  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .ARM.exidx    00000008  20000000  6000d934  00018000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .data         00000568  20000008  6000d93c  00018008  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .bss          000001b0  20000570  6000dea4  00018570  2**2
                  ALLOC
  5 .comment      000001ae  00000000  00000000  00018570  2**0
                  CONTENTS, READONLY
  6 .debug_aranges 00000140  00000000  00000000  0001871e  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_pubnames 00000849  00000000  00000000  0001885e  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_info   0000677b  00000000  00000000  000190a7  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00000fa4  00000000  00000000  0001f822  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_line   00001cdd  00000000  00000000  000207c6  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_frame  000019c4  00000000  00000000  000224a4  2**2
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    00002040  00000000  00000000  00023e68  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    0000195f  00000000  00000000  00025ea8  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_macinfo 0003080f  00000000  00000000  00027807  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .ARM.attributes 00000025  00000000  00000000  00058016  2**0
                  CONTENTS, READONLY
 16 .debug_ranges 00000030  00000000  00000000  0005803b  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000470 <__do_global_dtors_aux>:
     470:	f240 5370 	movw	r3, #1392	; 0x570
     474:	f2c2 0300 	movt	r3, #8192	; 0x2000
     478:	781a      	ldrb	r2, [r3, #0]
     47a:	b90a      	cbnz	r2, 480 <__do_global_dtors_aux+0x10>
     47c:	2001      	movs	r0, #1
     47e:	7018      	strb	r0, [r3, #0]
     480:	4770      	bx	lr
     482:	bf00      	nop

00000484 <frame_dummy>:
     484:	f240 0008 	movw	r0, #8
     488:	f2c2 0000 	movt	r0, #8192	; 0x2000
     48c:	b508      	push	{r3, lr}
     48e:	6803      	ldr	r3, [r0, #0]
     490:	b12b      	cbz	r3, 49e <frame_dummy+0x1a>
     492:	f240 0300 	movw	r3, #0
     496:	f2c0 0300 	movt	r3, #0
     49a:	b103      	cbz	r3, 49e <frame_dummy+0x1a>
     49c:	4798      	blx	r3
     49e:	bd08      	pop	{r3, pc}

000004a0 <wait>:

//			MSS_GPIO_drive_inout(MSS_GPIO_0, MSS_GPIO_DRIVE_HIGH);
//			MSS_GPIO_drive_inout(MSS_GPIO_0, MSS_GPIO_DRIVE_LOW);
//			MSS_GPIO_drive_inout(MSS_GPIO_0, MSS_GPIO_HIGH_Z);

void wait(volatile int numCycles){
     4a0:	b082      	sub	sp, #8
     4a2:	9001      	str	r0, [sp, #4]
	while(numCycles != 0){
     4a4:	9b01      	ldr	r3, [sp, #4]
     4a6:	b133      	cbz	r3, 4b6 <wait+0x16>
		numCycles--; //Each is .104 us
     4a8:	9b01      	ldr	r3, [sp, #4]
     4aa:	f103 33ff 	add.w	r3, r3, #4294967295
     4ae:	9301      	str	r3, [sp, #4]
//			MSS_GPIO_drive_inout(MSS_GPIO_0, MSS_GPIO_DRIVE_HIGH);
//			MSS_GPIO_drive_inout(MSS_GPIO_0, MSS_GPIO_DRIVE_LOW);
//			MSS_GPIO_drive_inout(MSS_GPIO_0, MSS_GPIO_HIGH_Z);

void wait(volatile int numCycles){
	while(numCycles != 0){
     4b0:	9b01      	ldr	r3, [sp, #4]
     4b2:	2b00      	cmp	r3, #0
     4b4:	d1f8      	bne.n	4a8 <wait+0x8>
		numCycles--; //Each is .104 us
	}
}
     4b6:	b002      	add	sp, #8
     4b8:	4770      	bx	lr
     4ba:	bf00      	nop

000004bc <sendCommand>:

	*cPrev = *c;
	//if(c->StartOnDown) printf("Start on down!\n");
}

void sendCommand(const char * const c) {
     4bc:	b510      	push	{r4, lr}
     4be:	b082      	sub	sp, #8
	uint8_t command[3];
	sprintf(command, "%c%c", *COMMAND_c, *c);
     4c0:	ac01      	add	r4, sp, #4
     4c2:	7803      	ldrb	r3, [r0, #0]
     4c4:	4620      	mov	r0, r4
     4c6:	f24d 3174 	movw	r1, #54132	; 0xd374
     4ca:	f2c0 0100 	movt	r1, #0
     4ce:	f04f 027c 	mov.w	r2, #124	; 0x7c
     4d2:	f002 f935 	bl	2740 <sprintf>
	MSS_UART_polled_tx(&g_mss_uart1, command, 2);
     4d6:	f240 50c8 	movw	r0, #1480	; 0x5c8
     4da:	f2c2 0000 	movt	r0, #8192	; 0x2000
     4de:	4621      	mov	r1, r4
     4e0:	f04f 0202 	mov.w	r2, #2
     4e4:	f000 fd24 	bl	f30 <MSS_UART_polled_tx>
}
     4e8:	b002      	add	sp, #8
     4ea:	bd10      	pop	{r4, pc}

000004ec <eraseBlock>:
	uint8_t command[5];
	sprintf(command, "%c%c%c%c", x1, y1, x2, y2);
	MSS_UART_polled_tx(&g_mss_uart1, command, 4);
}

void eraseBlock(int x1, int y1, int x2, int y2) {
     4ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
     4f0:	b084      	sub	sp, #16
     4f2:	4607      	mov	r7, r0
     4f4:	4688      	mov	r8, r1
     4f6:	4615      	mov	r5, r2
     4f8:	461e      	mov	r6, r3
	sendCommand(ERASE_c);
     4fa:	f24d 306c 	movw	r0, #54124	; 0xd36c
     4fe:	f2c0 0000 	movt	r0, #0
     502:	f7ff ffdb 	bl	4bc <sendCommand>
	uint8_t command[5];
	sprintf(command, "%c%c%c%c", x1, y1, x2, y2);
     506:	ac02      	add	r4, sp, #8
     508:	9500      	str	r5, [sp, #0]
     50a:	9601      	str	r6, [sp, #4]
     50c:	4620      	mov	r0, r4
     50e:	f24d 3170 	movw	r1, #54128	; 0xd370
     512:	f2c0 0100 	movt	r1, #0
     516:	463a      	mov	r2, r7
     518:	4643      	mov	r3, r8
     51a:	f002 f911 	bl	2740 <sprintf>
	MSS_UART_polled_tx(&g_mss_uart1, command, 4);
     51e:	f240 50c8 	movw	r0, #1480	; 0x5c8
     522:	f2c2 0000 	movt	r0, #8192	; 0x2000
     526:	4621      	mov	r1, r4
     528:	f04f 0204 	mov.w	r2, #4
     52c:	f000 fd00 	bl	f30 <MSS_UART_polled_tx>
}
     530:	b004      	add	sp, #16
     532:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
     536:	bf00      	nop

00000538 <drawBox>:
	sendCommand(Y_COORD_c);
	sprintf(command, "%c", y);
	MSS_UART_polled_tx(&g_mss_uart1, command, 1);
}

void drawBox(int x1, int y1, int x2, int y2) {
     538:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
     53c:	b084      	sub	sp, #16
     53e:	4607      	mov	r7, r0
     540:	4688      	mov	r8, r1
     542:	4615      	mov	r5, r2
     544:	461e      	mov	r6, r3
	sendCommand(BOX_c);
     546:	f24d 307c 	movw	r0, #54140	; 0xd37c
     54a:	f2c0 0000 	movt	r0, #0
     54e:	f7ff ffb5 	bl	4bc <sendCommand>
	uint8_t command[5];
	sprintf(command, "%c%c%c%c", x1, y1, x2, y2);
     552:	ac02      	add	r4, sp, #8
     554:	9500      	str	r5, [sp, #0]
     556:	9601      	str	r6, [sp, #4]
     558:	4620      	mov	r0, r4
     55a:	f24d 3170 	movw	r1, #54128	; 0xd370
     55e:	f2c0 0100 	movt	r1, #0
     562:	463a      	mov	r2, r7
     564:	4643      	mov	r3, r8
     566:	f002 f8eb 	bl	2740 <sprintf>
	MSS_UART_polled_tx(&g_mss_uart1, command, 4);
     56a:	f240 50c8 	movw	r0, #1480	; 0x5c8
     56e:	f2c2 0000 	movt	r0, #8192	; 0x2000
     572:	4621      	mov	r1, r4
     574:	f04f 0204 	mov.w	r2, #4
     578:	f000 fcda 	bl	f30 <MSS_UART_polled_tx>
}
     57c:	b004      	add	sp, #16
     57e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
     582:	bf00      	nop

00000584 <setScreenCoords>:
	uint8_t command[3];
	sprintf(command, "%c%c", *COMMAND_c, *c);
	MSS_UART_polled_tx(&g_mss_uart1, command, 2);
}

void setScreenCoords(int x, int y) {
     584:	b5f0      	push	{r4, r5, r6, r7, lr}
     586:	b083      	sub	sp, #12
     588:	4604      	mov	r4, r0
     58a:	460f      	mov	r7, r1
	uint8_t command[2];
	sendCommand(X_COORD_c);
     58c:	f24d 3080 	movw	r0, #54144	; 0xd380
     590:	f2c0 0000 	movt	r0, #0
     594:	f7ff ff92 	bl	4bc <sendCommand>
	sprintf(command, "%c", x);
     598:	ae01      	add	r6, sp, #4
     59a:	f24d 3584 	movw	r5, #54148	; 0xd384
     59e:	f2c0 0500 	movt	r5, #0
     5a2:	4630      	mov	r0, r6
     5a4:	4629      	mov	r1, r5
     5a6:	4622      	mov	r2, r4
     5a8:	f002 f8ca 	bl	2740 <sprintf>
	MSS_UART_polled_tx(&g_mss_uart1, command, 1);
     5ac:	f240 54c8 	movw	r4, #1480	; 0x5c8
     5b0:	f2c2 0400 	movt	r4, #8192	; 0x2000
     5b4:	4620      	mov	r0, r4
     5b6:	4631      	mov	r1, r6
     5b8:	f04f 0201 	mov.w	r2, #1
     5bc:	f000 fcb8 	bl	f30 <MSS_UART_polled_tx>
	sendCommand(Y_COORD_c);
     5c0:	f24d 3088 	movw	r0, #54152	; 0xd388
     5c4:	f2c0 0000 	movt	r0, #0
     5c8:	f7ff ff78 	bl	4bc <sendCommand>
	sprintf(command, "%c", y);
     5cc:	4630      	mov	r0, r6
     5ce:	4629      	mov	r1, r5
     5d0:	463a      	mov	r2, r7
     5d2:	f002 f8b5 	bl	2740 <sprintf>
	MSS_UART_polled_tx(&g_mss_uart1, command, 1);
     5d6:	4620      	mov	r0, r4
     5d8:	4631      	mov	r1, r6
     5da:	f04f 0201 	mov.w	r2, #1
     5de:	f000 fca7 	bl	f30 <MSS_UART_polled_tx>
}
     5e2:	b003      	add	sp, #12
     5e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
     5e6:	bf00      	nop

000005e8 <printData>:
	setScreenCoords(x, y);
	MSS_UART_polled_tx_string(&g_mss_uart1, "Start:");
	drawBox(x-2, starty+2, x+60, starty-48);
}

void printData(int jx, int jy, int cx, int cy, int fire, int start) {
     5e8:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
     5ec:	b083      	sub	sp, #12
     5ee:	4684      	mov	ip, r0
     5f0:	460f      	mov	r7, r1
     5f2:	4690      	mov	r8, r2
     5f4:	469a      	mov	sl, r3
	//eraseBlock(9, 121, 69, 73);
	uint8_t tx[8];
	int dec = 8;
	int x = 43;
	int y = 120;
	sprintf(tx, "%4d", jx);
     5f6:	466c      	mov	r4, sp
     5f8:	f24d 368c 	movw	r6, #54156	; 0xd38c
     5fc:	f2c0 0600 	movt	r6, #0
     600:	4668      	mov	r0, sp
     602:	4631      	mov	r1, r6
     604:	4662      	mov	r2, ip
     606:	f002 f89b 	bl	2740 <sprintf>
	setScreenCoords(x, y);
     60a:	f04f 002b 	mov.w	r0, #43	; 0x2b
     60e:	f04f 0178 	mov.w	r1, #120	; 0x78
     612:	f7ff ffb7 	bl	584 <setScreenCoords>
	MSS_UART_polled_tx_string(&g_mss_uart1, tx);
     616:	f240 55c8 	movw	r5, #1480	; 0x5c8
     61a:	f2c2 0500 	movt	r5, #8192	; 0x2000
     61e:	4628      	mov	r0, r5
     620:	4669      	mov	r1, sp
     622:	f000 fcdb 	bl	fdc <MSS_UART_polled_tx_string>
	y -= dec;
	sprintf(tx, "%4d", jy);
     626:	4668      	mov	r0, sp
     628:	4631      	mov	r1, r6
     62a:	463a      	mov	r2, r7
     62c:	f002 f888 	bl	2740 <sprintf>
	setScreenCoords(x, y);
     630:	f04f 002b 	mov.w	r0, #43	; 0x2b
     634:	f04f 0170 	mov.w	r1, #112	; 0x70
     638:	f7ff ffa4 	bl	584 <setScreenCoords>
	MSS_UART_polled_tx_string(&g_mss_uart1, tx);
     63c:	4628      	mov	r0, r5
     63e:	4669      	mov	r1, sp
     640:	f000 fccc 	bl	fdc <MSS_UART_polled_tx_string>
	y -= dec;
	sprintf(tx, "%4d", cx);
     644:	4668      	mov	r0, sp
     646:	4631      	mov	r1, r6
     648:	4642      	mov	r2, r8
     64a:	f002 f879 	bl	2740 <sprintf>
	setScreenCoords(x, y);
     64e:	f04f 002b 	mov.w	r0, #43	; 0x2b
     652:	f04f 0168 	mov.w	r1, #104	; 0x68
     656:	f7ff ff95 	bl	584 <setScreenCoords>
	MSS_UART_polled_tx_string(&g_mss_uart1, tx);
     65a:	4628      	mov	r0, r5
     65c:	4669      	mov	r1, sp
     65e:	f000 fcbd 	bl	fdc <MSS_UART_polled_tx_string>
	y -= dec;
	sprintf(tx, "%4d", cy);
     662:	4668      	mov	r0, sp
     664:	4631      	mov	r1, r6
     666:	4652      	mov	r2, sl
     668:	f002 f86a 	bl	2740 <sprintf>
	setScreenCoords(x, y);
     66c:	f04f 002b 	mov.w	r0, #43	; 0x2b
     670:	f04f 0160 	mov.w	r1, #96	; 0x60
     674:	f7ff ff86 	bl	584 <setScreenCoords>
	MSS_UART_polled_tx_string(&g_mss_uart1, tx);
     678:	4628      	mov	r0, r5
     67a:	4669      	mov	r1, sp
     67c:	f000 fcae 	bl	fdc <MSS_UART_polled_tx_string>
	y -= dec;
	sprintf(tx, "%4d", fire);
     680:	4668      	mov	r0, sp
     682:	4631      	mov	r1, r6
     684:	9a0a      	ldr	r2, [sp, #40]	; 0x28
     686:	f002 f85b 	bl	2740 <sprintf>
	setScreenCoords(x, y);
     68a:	f04f 002b 	mov.w	r0, #43	; 0x2b
     68e:	f04f 0158 	mov.w	r1, #88	; 0x58
     692:	f7ff ff77 	bl	584 <setScreenCoords>
	MSS_UART_polled_tx_string(&g_mss_uart1, tx);
     696:	4628      	mov	r0, r5
     698:	4669      	mov	r1, sp
     69a:	f000 fc9f 	bl	fdc <MSS_UART_polled_tx_string>
	y -= dec;
	sprintf(tx, "%4d", start);
     69e:	4668      	mov	r0, sp
     6a0:	4631      	mov	r1, r6
     6a2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
     6a4:	f002 f84c 	bl	2740 <sprintf>
	setScreenCoords(x, y);
     6a8:	f04f 002b 	mov.w	r0, #43	; 0x2b
     6ac:	f04f 0150 	mov.w	r1, #80	; 0x50
     6b0:	f7ff ff68 	bl	584 <setScreenCoords>
	MSS_UART_polled_tx_string(&g_mss_uart1, tx);
     6b4:	4628      	mov	r0, r5
     6b6:	4669      	mov	r1, sp
     6b8:	f000 fc90 	bl	fdc <MSS_UART_polled_tx_string>
}
     6bc:	b003      	add	sp, #12
     6be:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
     6c2:	bf00      	nop

000006c4 <initializeScreen>:
	uint8_t command[5];
	sprintf(command, "%c%c%c%c", x1, y1, x2, y2);
	MSS_UART_polled_tx(&g_mss_uart1, command, 4);
}

void initializeScreen() {
     6c4:	b510      	push	{r4, lr}
	sendCommand(CLEAR_c);
     6c6:	f24d 304c 	movw	r0, #54092	; 0xd34c
     6ca:	f2c0 0000 	movt	r0, #0
     6ce:	f7ff fef5 	bl	4bc <sendCommand>
	int dec = 8;
	int starty = 120;
	int y = starty;
	int x = 7;
	setScreenCoords(x, y);
     6d2:	f04f 0007 	mov.w	r0, #7
     6d6:	f04f 0178 	mov.w	r1, #120	; 0x78
     6da:	f7ff ff53 	bl	584 <setScreenCoords>
	MSS_UART_polled_tx_string(&g_mss_uart1, "JoyX:");
     6de:	f240 54c8 	movw	r4, #1480	; 0x5c8
     6e2:	f2c2 0400 	movt	r4, #8192	; 0x2000
     6e6:	4620      	mov	r0, r4
     6e8:	f24d 3190 	movw	r1, #54160	; 0xd390
     6ec:	f2c0 0100 	movt	r1, #0
     6f0:	f000 fc74 	bl	fdc <MSS_UART_polled_tx_string>
	y -= dec;
	setScreenCoords(x, y);
     6f4:	f04f 0007 	mov.w	r0, #7
     6f8:	f04f 0170 	mov.w	r1, #112	; 0x70
     6fc:	f7ff ff42 	bl	584 <setScreenCoords>
	MSS_UART_polled_tx_string(&g_mss_uart1, "JoyY:");
     700:	4620      	mov	r0, r4
     702:	f24d 3198 	movw	r1, #54168	; 0xd398
     706:	f2c0 0100 	movt	r1, #0
     70a:	f000 fc67 	bl	fdc <MSS_UART_polled_tx_string>
	y -= dec;
	setScreenCoords(x, y);
     70e:	f04f 0007 	mov.w	r0, #7
     712:	f04f 0168 	mov.w	r1, #104	; 0x68
     716:	f7ff ff35 	bl	584 <setScreenCoords>
	MSS_UART_polled_tx_string(&g_mss_uart1, "CX:");
     71a:	4620      	mov	r0, r4
     71c:	f24d 31a0 	movw	r1, #54176	; 0xd3a0
     720:	f2c0 0100 	movt	r1, #0
     724:	f000 fc5a 	bl	fdc <MSS_UART_polled_tx_string>
	y -= dec;
	setScreenCoords(x, y);
     728:	f04f 0007 	mov.w	r0, #7
     72c:	f04f 0160 	mov.w	r1, #96	; 0x60
     730:	f7ff ff28 	bl	584 <setScreenCoords>
	MSS_UART_polled_tx_string(&g_mss_uart1, "CY:");
     734:	4620      	mov	r0, r4
     736:	f24d 31a4 	movw	r1, #54180	; 0xd3a4
     73a:	f2c0 0100 	movt	r1, #0
     73e:	f000 fc4d 	bl	fdc <MSS_UART_polled_tx_string>
	y -= dec;
	setScreenCoords(x, y);
     742:	f04f 0007 	mov.w	r0, #7
     746:	f04f 0158 	mov.w	r1, #88	; 0x58
     74a:	f7ff ff1b 	bl	584 <setScreenCoords>
	MSS_UART_polled_tx_string(&g_mss_uart1, "Fire:");
     74e:	4620      	mov	r0, r4
     750:	f24d 31a8 	movw	r1, #54184	; 0xd3a8
     754:	f2c0 0100 	movt	r1, #0
     758:	f000 fc40 	bl	fdc <MSS_UART_polled_tx_string>
	y -= dec;
	setScreenCoords(x, y);
     75c:	f04f 0007 	mov.w	r0, #7
     760:	f04f 0150 	mov.w	r1, #80	; 0x50
     764:	f7ff ff0e 	bl	584 <setScreenCoords>
	MSS_UART_polled_tx_string(&g_mss_uart1, "Start:");
     768:	4620      	mov	r0, r4
     76a:	f24d 31b0 	movw	r1, #54192	; 0xd3b0
     76e:	f2c0 0100 	movt	r1, #0
     772:	f000 fc33 	bl	fdc <MSS_UART_polled_tx_string>
	drawBox(x-2, starty+2, x+60, starty-48);
     776:	f04f 0005 	mov.w	r0, #5
     77a:	f04f 017a 	mov.w	r1, #122	; 0x7a
     77e:	f04f 0243 	mov.w	r2, #67	; 0x43
     782:	f04f 0348 	mov.w	r3, #72	; 0x48
     786:	f7ff fed7 	bl	538 <drawBox>
}
     78a:	bd10      	pop	{r4, pc}

0000078c <pingController>:

	MSS_GPIO_drive_inout(MSS_GPIO_0, MSS_GPIO_HIGH_Z);
	wait(100000);
}
*/
struct Controller pingController(int rumble){
     78c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
     790:	b0af      	sub	sp, #188	; 0xbc
     792:	4680      	mov	r8, r0
	c.LT = 0;
	c.RT = 0;

	//Set the poll pattern
	char pollStr[25];
	strcpy(pollStr, "0100000000000011000000111");
     794:	f10d 0c9c 	add.w	ip, sp, #156	; 0x9c
     798:	f24d 3eb8 	movw	lr, #54200	; 0xd3b8
     79c:	f2c0 0e00 	movt	lr, #0
     7a0:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
     7a4:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
     7a8:	4663      	mov	r3, ip
     7aa:	e89e 0007 	ldmia.w	lr, {r0, r1, r2}
     7ae:	c303      	stmia	r3!, {r0, r1}
     7b0:	801a      	strh	r2, [r3, #0]
     7b2:	f04f 0400 	mov.w	r4, #0
	//if(rumble) pollStr[23] = '1';
	//else pollStr[23] = '0';

	//Send the poll pattern
	for(i = 0; i < 25; i++){
		MSS_GPIO_drive_inout(MSS_GPIO_0, MSS_GPIO_DRIVE_LOW); //Takes 0.7746 us
     7b6:	4625      	mov	r5, r4
		if(pollStr[i] == '1'){
     7b8:	af27      	add	r7, sp, #156	; 0x9c
			wait(1);
			MSS_GPIO_drive_inout(MSS_GPIO_0, MSS_GPIO_DRIVE_HIGH);
			wait(12);
		}
		else{
			wait(10);
     7ba:	f04f 0a0a 	mov.w	sl, #10
			MSS_GPIO_drive_inout(MSS_GPIO_0, MSS_GPIO_DRIVE_HIGH);
     7be:	f04f 0601 	mov.w	r6, #1
	for(i = 0; i < 25; i++){
		MSS_GPIO_drive_inout(MSS_GPIO_0, MSS_GPIO_DRIVE_LOW); //Takes 0.7746 us
		if(pollStr[i] == '1'){
			wait(1);
			MSS_GPIO_drive_inout(MSS_GPIO_0, MSS_GPIO_DRIVE_HIGH);
			wait(12);
     7c2:	f04f 090c 	mov.w	r9, #12
	//if(rumble) pollStr[23] = '1';
	//else pollStr[23] = '0';

	//Send the poll pattern
	for(i = 0; i < 25; i++){
		MSS_GPIO_drive_inout(MSS_GPIO_0, MSS_GPIO_DRIVE_LOW); //Takes 0.7746 us
     7c6:	4628      	mov	r0, r5
     7c8:	4629      	mov	r1, r5
     7ca:	f001 f8e1 	bl	1990 <MSS_GPIO_drive_inout>
		if(pollStr[i] == '1'){
     7ce:	5d3b      	ldrb	r3, [r7, r4]
     7d0:	2b31      	cmp	r3, #49	; 0x31
     7d2:	d10a      	bne.n	7ea <pingController+0x5e>
			wait(1);
     7d4:	4630      	mov	r0, r6
     7d6:	f7ff fe63 	bl	4a0 <wait>
			MSS_GPIO_drive_inout(MSS_GPIO_0, MSS_GPIO_DRIVE_HIGH);
     7da:	4628      	mov	r0, r5
     7dc:	4631      	mov	r1, r6
     7de:	f001 f8d7 	bl	1990 <MSS_GPIO_drive_inout>
			wait(12);
     7e2:	4648      	mov	r0, r9
     7e4:	f7ff fe5c 	bl	4a0 <wait>
     7e8:	e006      	b.n	7f8 <pingController+0x6c>
		}
		else{
			wait(10);
     7ea:	4650      	mov	r0, sl
     7ec:	f7ff fe58 	bl	4a0 <wait>
			MSS_GPIO_drive_inout(MSS_GPIO_0, MSS_GPIO_DRIVE_HIGH);
     7f0:	4628      	mov	r0, r5
     7f2:	4631      	mov	r1, r6
     7f4:	f001 f8cc 	bl	1990 <MSS_GPIO_drive_inout>
	//Set the rumble bit [23]
	//if(rumble) pollStr[23] = '1';
	//else pollStr[23] = '0';

	//Send the poll pattern
	for(i = 0; i < 25; i++){
     7f8:	f104 0401 	add.w	r4, r4, #1
     7fc:	2c19      	cmp	r4, #25
     7fe:	d1e2      	bne.n	7c6 <pingController+0x3a>
			MSS_GPIO_drive_inout(MSS_GPIO_0, MSS_GPIO_DRIVE_HIGH);
			//wait(1);
		}
	}

	MSS_GPIO_drive_inout(MSS_GPIO_0, MSS_GPIO_HIGH_Z);
     800:	f04f 0000 	mov.w	r0, #0
     804:	f04f 0102 	mov.w	r1, #2
     808:	f001 f8c2 	bl	1990 <MSS_GPIO_drive_inout>

	//Read the bits being sent back
	//TODO: If we add GPIO, do c.(everything) = c.(everything) & 1;
	//Start

	wait(71);
     80c:	f04f 0047 	mov.w	r0, #71	; 0x47
     810:	f7ff fe46 	bl	4a0 <wait>
    @endcode
 */
static __INLINE uint32_t
MSS_GPIO_get_inputs( void )
{
    return GPIO->GPIO_IN;
     814:	f243 0400 	movw	r4, #12288	; 0x3000
     818:	f2c4 0401 	movt	r4, #16385	; 0x4001
     81c:	f8d4 0084 	ldr.w	r0, [r4, #132]	; 0x84
     820:	9025      	str	r0, [sp, #148]	; 0x94
	c.Start = MSS_GPIO_get_inputs();

	//Y
	wait(25);
     822:	f04f 0019 	mov.w	r0, #25
     826:	f7ff fe3b 	bl	4a0 <wait>
     82a:	f8d4 1084 	ldr.w	r1, [r4, #132]	; 0x84
     82e:	9124      	str	r1, [sp, #144]	; 0x90
	c.Y = MSS_GPIO_get_inputs();

	//X
	wait(25);
     830:	f04f 0019 	mov.w	r0, #25
     834:	f7ff fe34 	bl	4a0 <wait>
     838:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
     83c:	9223      	str	r2, [sp, #140]	; 0x8c
	c.X = MSS_GPIO_get_inputs();

	//B
	wait(22);
     83e:	f04f 0016 	mov.w	r0, #22
     842:	f7ff fe2d 	bl	4a0 <wait>
     846:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
     84a:	9322      	str	r3, [sp, #136]	; 0x88
	c.B = MSS_GPIO_get_inputs();

	//A
	wait(22);
     84c:	f04f 0016 	mov.w	r0, #22
     850:	f7ff fe26 	bl	4a0 <wait>
     854:	f8d4 0084 	ldr.w	r0, [r4, #132]	; 0x84
     858:	9021      	str	r0, [sp, #132]	; 0x84
	c.A = MSS_GPIO_get_inputs();

	//L (After 1 cycle delay)
	wait(22);
     85a:	f04f 0016 	mov.w	r0, #22
     85e:	f7ff fe1f 	bl	4a0 <wait>
     862:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
	curState = MSS_GPIO_get_inputs();

	wait(22);
     866:	f04f 0016 	mov.w	r0, #22
     86a:	f7ff fe19 	bl	4a0 <wait>
     86e:	f8d4 1084 	ldr.w	r1, [r4, #132]	; 0x84
     872:	9120      	str	r1, [sp, #128]	; 0x80
	c.L = MSS_GPIO_get_inputs();
	//R
	wait(22);
     874:	f04f 0016 	mov.w	r0, #22
     878:	f7ff fe12 	bl	4a0 <wait>
     87c:	f8d4 b084 	ldr.w	fp, [r4, #132]	; 0x84
	c.R = MSS_GPIO_get_inputs();
	//Z
	wait(22);
     880:	f04f 0016 	mov.w	r0, #22
     884:	f7ff fe0c 	bl	4a0 <wait>
     888:	f8d4 9084 	ldr.w	r9, [r4, #132]	; 0x84
	c.Z = MSS_GPIO_get_inputs();
	//dUp
	wait(22);
     88c:	f04f 0016 	mov.w	r0, #22
     890:	f7ff fe06 	bl	4a0 <wait>
     894:	f8d4 a084 	ldr.w	sl, [r4, #132]	; 0x84
	c.dUp = MSS_GPIO_get_inputs();
	//dDown
	wait(22);
     898:	f04f 0016 	mov.w	r0, #22
     89c:	f7ff fe00 	bl	4a0 <wait>
     8a0:	f8d4 7084 	ldr.w	r7, [r4, #132]	; 0x84
	c.dDown = MSS_GPIO_get_inputs();
	//dRight
	wait(22);
     8a4:	f04f 0016 	mov.w	r0, #22
     8a8:	f7ff fdfa 	bl	4a0 <wait>
     8ac:	f8d4 6084 	ldr.w	r6, [r4, #132]	; 0x84
	c.dRight = MSS_GPIO_get_inputs();
	//dLeft
	wait(22);
     8b0:	f04f 0016 	mov.w	r0, #22
     8b4:	f7ff fdf4 	bl	4a0 <wait>
     8b8:	f8d4 5084 	ldr.w	r5, [r4, #132]	; 0x84
	c.dLeft = MSS_GPIO_get_inputs();

	//JoyX (8 bits)
	//bit 7
	wait(22);
     8bc:	f04f 0016 	mov.w	r0, #22
     8c0:	f7ff fdee 	bl	4a0 <wait>
     8c4:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
     8c8:	921f      	str	r2, [sp, #124]	; 0x7c
	c.joyX = c.joyX | ((MSS_GPIO_get_inputs() & 1) << 7);

	//Bit 6
	wait(22);
     8ca:	f04f 0016 	mov.w	r0, #22
     8ce:	f7ff fde7 	bl	4a0 <wait>
     8d2:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
     8d6:	931e      	str	r3, [sp, #120]	; 0x78
	c.joyX = c.joyX | ((MSS_GPIO_get_inputs() & 1) << 6);

	//Bit 5
	wait(22);
     8d8:	f04f 0016 	mov.w	r0, #22
     8dc:	f7ff fde0 	bl	4a0 <wait>
     8e0:	f8d4 0084 	ldr.w	r0, [r4, #132]	; 0x84
     8e4:	901d      	str	r0, [sp, #116]	; 0x74
	c.joyX = c.joyX | ((MSS_GPIO_get_inputs() & 1) << 5);

	//Bit 4
	wait(22);
     8e6:	f04f 0016 	mov.w	r0, #22
     8ea:	f7ff fdd9 	bl	4a0 <wait>
     8ee:	f8d4 1084 	ldr.w	r1, [r4, #132]	; 0x84
     8f2:	911c      	str	r1, [sp, #112]	; 0x70
	c.joyX = c.joyX | ((MSS_GPIO_get_inputs() & 1) << 4);

	//Bit 3
	wait(22);
     8f4:	f04f 0016 	mov.w	r0, #22
     8f8:	f7ff fdd2 	bl	4a0 <wait>
     8fc:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
     900:	921b      	str	r2, [sp, #108]	; 0x6c
	c.joyX = c.joyX | ((MSS_GPIO_get_inputs() & 1) << 3);


	//Bit 2
	wait(22);
     902:	f04f 0016 	mov.w	r0, #22
     906:	f7ff fdcb 	bl	4a0 <wait>
     90a:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
     90e:	931a      	str	r3, [sp, #104]	; 0x68
	c.joyX = c.joyX | ((MSS_GPIO_get_inputs() & 1) << 2);


	//Bit 1
	wait(22);
     910:	f04f 0016 	mov.w	r0, #22
     914:	f7ff fdc4 	bl	4a0 <wait>
     918:	f8d4 0084 	ldr.w	r0, [r4, #132]	; 0x84
     91c:	9019      	str	r0, [sp, #100]	; 0x64
	c.joyX = c.joyX | ((MSS_GPIO_get_inputs() & 1) << 1);

	//Bit 0
	wait(22);
     91e:	f04f 0016 	mov.w	r0, #22
     922:	f7ff fdbd 	bl	4a0 <wait>
     926:	f8d4 1084 	ldr.w	r1, [r4, #132]	; 0x84
     92a:	9118      	str	r1, [sp, #96]	; 0x60



	//JoyY (8 bits)
	//bit 7
	wait(20);
     92c:	f04f 0014 	mov.w	r0, #20
     930:	f7ff fdb6 	bl	4a0 <wait>
     934:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
     938:	9217      	str	r2, [sp, #92]	; 0x5c
	c.joyY = c.joyY | ((MSS_GPIO_get_inputs() & 1) << 7);

	//Bit 6
	wait(20);
     93a:	f04f 0014 	mov.w	r0, #20
     93e:	f7ff fdaf 	bl	4a0 <wait>
     942:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
     946:	9316      	str	r3, [sp, #88]	; 0x58
	c.joyY = c.joyY | ((MSS_GPIO_get_inputs() & 1) << 6);

	//Bit 5
	wait(20);
     948:	f04f 0014 	mov.w	r0, #20
     94c:	f7ff fda8 	bl	4a0 <wait>
     950:	f8d4 0084 	ldr.w	r0, [r4, #132]	; 0x84
     954:	9015      	str	r0, [sp, #84]	; 0x54
	c.joyY = c.joyY | ((MSS_GPIO_get_inputs() & 1) << 5);

	//Bit 4
	wait(20);
     956:	f04f 0014 	mov.w	r0, #20
     95a:	f7ff fda1 	bl	4a0 <wait>
     95e:	f8d4 1084 	ldr.w	r1, [r4, #132]	; 0x84
     962:	9114      	str	r1, [sp, #80]	; 0x50
	c.joyY = c.joyY | ((MSS_GPIO_get_inputs() & 1) << 4);

	//Bit 3
	wait(22);
     964:	f04f 0016 	mov.w	r0, #22
     968:	f7ff fd9a 	bl	4a0 <wait>
     96c:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
     970:	9213      	str	r2, [sp, #76]	; 0x4c
	c.joyY = c.joyY | ((MSS_GPIO_get_inputs() & 1) << 3);


	//Bit 2
	wait(22);
     972:	f04f 0016 	mov.w	r0, #22
     976:	f7ff fd93 	bl	4a0 <wait>
     97a:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
     97e:	9312      	str	r3, [sp, #72]	; 0x48
	c.joyY = c.joyY | ((MSS_GPIO_get_inputs() & 1) << 2);


	//Bit 1
	wait(22);
     980:	f04f 0016 	mov.w	r0, #22
     984:	f7ff fd8c 	bl	4a0 <wait>
     988:	f8d4 0084 	ldr.w	r0, [r4, #132]	; 0x84
     98c:	9011      	str	r0, [sp, #68]	; 0x44
	c.joyY = c.joyY | ((MSS_GPIO_get_inputs() & 1) << 1);

	//Bit 0
	wait(22);
     98e:	f04f 0016 	mov.w	r0, #22
     992:	f7ff fd85 	bl	4a0 <wait>
     996:	f8d4 1084 	ldr.w	r1, [r4, #132]	; 0x84
     99a:	9110      	str	r1, [sp, #64]	; 0x40
	c.joyY = c.joyY | ((MSS_GPIO_get_inputs() & 1));


	//cX (8 bits)
	//bit 7
	wait(22);
     99c:	f04f 0016 	mov.w	r0, #22
     9a0:	f7ff fd7e 	bl	4a0 <wait>
     9a4:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
     9a8:	920f      	str	r2, [sp, #60]	; 0x3c
	c.cX = c.cX | ((MSS_GPIO_get_inputs() & 1) << 7);

	//Bit 6
	wait(22);
     9aa:	f04f 0016 	mov.w	r0, #22
     9ae:	f7ff fd77 	bl	4a0 <wait>
     9b2:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
     9b6:	930e      	str	r3, [sp, #56]	; 0x38
	c.cX = c.cX | ((MSS_GPIO_get_inputs() & 1) << 6);

	//Bit 5
	wait(22);
     9b8:	f04f 0016 	mov.w	r0, #22
     9bc:	f7ff fd70 	bl	4a0 <wait>
     9c0:	f8d4 0084 	ldr.w	r0, [r4, #132]	; 0x84
     9c4:	900d      	str	r0, [sp, #52]	; 0x34
	c.cX = c.cX | ((MSS_GPIO_get_inputs() & 1) << 5);

	//Bit 4
	wait(22);
     9c6:	f04f 0016 	mov.w	r0, #22
     9ca:	f7ff fd69 	bl	4a0 <wait>
     9ce:	f8d4 1084 	ldr.w	r1, [r4, #132]	; 0x84
     9d2:	910c      	str	r1, [sp, #48]	; 0x30
	c.cX = c.cX | ((MSS_GPIO_get_inputs() & 1) << 4);

	//Bit 3
	wait(22);
     9d4:	f04f 0016 	mov.w	r0, #22
     9d8:	f7ff fd62 	bl	4a0 <wait>
     9dc:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
     9e0:	920b      	str	r2, [sp, #44]	; 0x2c
	c.cX = c.cX | ((MSS_GPIO_get_inputs() & 1) << 3);

	//Bit 2
	wait(22);
     9e2:	f04f 0016 	mov.w	r0, #22
     9e6:	f7ff fd5b 	bl	4a0 <wait>
     9ea:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
     9ee:	930a      	str	r3, [sp, #40]	; 0x28
	c.cX = c.cX | ((MSS_GPIO_get_inputs() & 1) << 2);

	//Bit 1
	wait(22);
     9f0:	f04f 0016 	mov.w	r0, #22
     9f4:	f7ff fd54 	bl	4a0 <wait>
     9f8:	f8d4 0084 	ldr.w	r0, [r4, #132]	; 0x84
     9fc:	9009      	str	r0, [sp, #36]	; 0x24
	c.cX = c.cX | ((MSS_GPIO_get_inputs() & 1) << 1);

	//Bit 0
	wait(22);
     9fe:	f04f 0016 	mov.w	r0, #22
     a02:	f7ff fd4d 	bl	4a0 <wait>
     a06:	f8d4 1084 	ldr.w	r1, [r4, #132]	; 0x84
     a0a:	9108      	str	r1, [sp, #32]
	c.cX = c.cX | ((MSS_GPIO_get_inputs() & 1));


	//cY (8 bits)
	//bit 7
	wait(22);
     a0c:	f04f 0016 	mov.w	r0, #22
     a10:	f7ff fd46 	bl	4a0 <wait>
     a14:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
     a18:	9207      	str	r2, [sp, #28]
	c.cY = c.cY | ((MSS_GPIO_get_inputs() & 1) << 7);

	//Bit 6
	wait(22);
     a1a:	f04f 0016 	mov.w	r0, #22
     a1e:	f7ff fd3f 	bl	4a0 <wait>
     a22:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
     a26:	9306      	str	r3, [sp, #24]
	c.cY = c.cY | ((MSS_GPIO_get_inputs() & 1) << 6);

	//Bit 5
	wait(22);
     a28:	f04f 0016 	mov.w	r0, #22
     a2c:	f7ff fd38 	bl	4a0 <wait>
     a30:	f8d4 0084 	ldr.w	r0, [r4, #132]	; 0x84
     a34:	9005      	str	r0, [sp, #20]
	c.cY = c.cY | ((MSS_GPIO_get_inputs() & 1) << 5);

	//Bit 4
	wait(22);
     a36:	f04f 0016 	mov.w	r0, #22
     a3a:	f7ff fd31 	bl	4a0 <wait>
     a3e:	f8d4 1084 	ldr.w	r1, [r4, #132]	; 0x84
     a42:	9104      	str	r1, [sp, #16]
	c.cY = c.cY | ((MSS_GPIO_get_inputs() & 1) << 4);

	//Bit 3
	wait(22);
     a44:	f04f 0016 	mov.w	r0, #22
     a48:	f7ff fd2a 	bl	4a0 <wait>
     a4c:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
     a50:	9203      	str	r2, [sp, #12]
	c.cY = c.cY | ((MSS_GPIO_get_inputs() & 1) << 3);

	//Bit 2
	wait(22);
     a52:	f04f 0016 	mov.w	r0, #22
     a56:	f7ff fd23 	bl	4a0 <wait>
     a5a:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
     a5e:	9302      	str	r3, [sp, #8]
	c.cY = c.cY | ((MSS_GPIO_get_inputs() & 1) << 2);

	//Bit 1
	wait(22);
     a60:	f04f 0016 	mov.w	r0, #22
     a64:	f7ff fd1c 	bl	4a0 <wait>
     a68:	f8d4 0084 	ldr.w	r0, [r4, #132]	; 0x84
     a6c:	9001      	str	r0, [sp, #4]
	c.cY = c.cY | ((MSS_GPIO_get_inputs() & 1) << 1);

	//Bit 0
	wait(22);
     a6e:	f04f 0016 	mov.w	r0, #22
     a72:	f7ff fd15 	bl	4a0 <wait>
     a76:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
	//printf("JoyX: %x\n\t", c.joyX);
	//printf("JoyY: %x\n\t", c.joyY);
	//printf("cX:   %x\n\t", c.cX);
	//printf("cY:   %x\n\t", c.cY);

	return c;
     a7a:	f04f 0200 	mov.w	r2, #0
     a7e:	f8c8 2004 	str.w	r2, [r8, #4]
     a82:	f8c8 5030 	str.w	r5, [r8, #48]	; 0x30
     a86:	f8c8 602c 	str.w	r6, [r8, #44]	; 0x2c
     a8a:	f8c8 7028 	str.w	r7, [r8, #40]	; 0x28
     a8e:	f8c8 a024 	str.w	sl, [r8, #36]	; 0x24
     a92:	f8c8 9020 	str.w	r9, [r8, #32]
     a96:	f8c8 b01c 	str.w	fp, [r8, #28]
     a9a:	9920      	ldr	r1, [sp, #128]	; 0x80
     a9c:	f8c8 1018 	str.w	r1, [r8, #24]
     aa0:	9a21      	ldr	r2, [sp, #132]	; 0x84
     aa2:	f8c8 2014 	str.w	r2, [r8, #20]
     aa6:	9822      	ldr	r0, [sp, #136]	; 0x88
     aa8:	f8c8 0010 	str.w	r0, [r8, #16]
     aac:	9923      	ldr	r1, [sp, #140]	; 0x8c
     aae:	f8c8 100c 	str.w	r1, [r8, #12]
     ab2:	9a24      	ldr	r2, [sp, #144]	; 0x90
     ab4:	f8c8 2008 	str.w	r2, [r8, #8]
     ab8:	9825      	ldr	r0, [sp, #148]	; 0x94
     aba:	f8c8 0000 	str.w	r0, [r8]
     abe:	f04f 0200 	mov.w	r2, #0
     ac2:	f8c8 2048 	str.w	r2, [r8, #72]	; 0x48
     ac6:	f8c8 2044 	str.w	r2, [r8, #68]	; 0x44
     aca:	9907      	ldr	r1, [sp, #28]
     acc:	ea4f 12c1 	mov.w	r2, r1, lsl #7
     ad0:	f002 02ff 	and.w	r2, r2, #255	; 0xff
     ad4:	9806      	ldr	r0, [sp, #24]
     ad6:	f000 0101 	and.w	r1, r0, #1
     ada:	ea42 1281 	orr.w	r2, r2, r1, lsl #6
     ade:	f003 0301 	and.w	r3, r3, #1
     ae2:	ea42 0303 	orr.w	r3, r2, r3
     ae6:	9905      	ldr	r1, [sp, #20]
     ae8:	f001 0201 	and.w	r2, r1, #1
     aec:	ea43 1342 	orr.w	r3, r3, r2, lsl #5
     af0:	9804      	ldr	r0, [sp, #16]
     af2:	f000 0201 	and.w	r2, r0, #1
     af6:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
     afa:	9903      	ldr	r1, [sp, #12]
     afc:	f001 0201 	and.w	r2, r1, #1
     b00:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
     b04:	9802      	ldr	r0, [sp, #8]
     b06:	f000 0201 	and.w	r2, r0, #1
     b0a:	ea43 0382 	orr.w	r3, r3, r2, lsl #2
     b0e:	9901      	ldr	r1, [sp, #4]
     b10:	f001 0201 	and.w	r2, r1, #1
     b14:	ea43 0342 	orr.w	r3, r3, r2, lsl #1
     b18:	f8c8 3040 	str.w	r3, [r8, #64]	; 0x40
     b1c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
     b1e:	ea4f 13c2 	mov.w	r3, r2, lsl #7
     b22:	f003 03ff 	and.w	r3, r3, #255	; 0xff
     b26:	980e      	ldr	r0, [sp, #56]	; 0x38
     b28:	f000 0201 	and.w	r2, r0, #1
     b2c:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
     b30:	9908      	ldr	r1, [sp, #32]
     b32:	f001 0201 	and.w	r2, r1, #1
     b36:	ea43 0302 	orr.w	r3, r3, r2
     b3a:	980d      	ldr	r0, [sp, #52]	; 0x34
     b3c:	f000 0201 	and.w	r2, r0, #1
     b40:	ea43 1342 	orr.w	r3, r3, r2, lsl #5
     b44:	990c      	ldr	r1, [sp, #48]	; 0x30
     b46:	f001 0201 	and.w	r2, r1, #1
     b4a:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
     b4e:	980b      	ldr	r0, [sp, #44]	; 0x2c
     b50:	f000 0201 	and.w	r2, r0, #1
     b54:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
     b58:	990a      	ldr	r1, [sp, #40]	; 0x28
     b5a:	f001 0201 	and.w	r2, r1, #1
     b5e:	ea43 0382 	orr.w	r3, r3, r2, lsl #2
     b62:	9809      	ldr	r0, [sp, #36]	; 0x24
     b64:	f000 0201 	and.w	r2, r0, #1
     b68:	ea43 0342 	orr.w	r3, r3, r2, lsl #1
     b6c:	f8c8 303c 	str.w	r3, [r8, #60]	; 0x3c
     b70:	9917      	ldr	r1, [sp, #92]	; 0x5c
     b72:	ea4f 13c1 	mov.w	r3, r1, lsl #7
     b76:	f003 03ff 	and.w	r3, r3, #255	; 0xff
     b7a:	9816      	ldr	r0, [sp, #88]	; 0x58
     b7c:	f000 0201 	and.w	r2, r0, #1
     b80:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
     b84:	9910      	ldr	r1, [sp, #64]	; 0x40
     b86:	f001 0201 	and.w	r2, r1, #1
     b8a:	ea43 0302 	orr.w	r3, r3, r2
     b8e:	9815      	ldr	r0, [sp, #84]	; 0x54
     b90:	f000 0201 	and.w	r2, r0, #1
     b94:	ea43 1342 	orr.w	r3, r3, r2, lsl #5
     b98:	9914      	ldr	r1, [sp, #80]	; 0x50
     b9a:	f001 0201 	and.w	r2, r1, #1
     b9e:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
     ba2:	9813      	ldr	r0, [sp, #76]	; 0x4c
     ba4:	f000 0201 	and.w	r2, r0, #1
     ba8:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
     bac:	9912      	ldr	r1, [sp, #72]	; 0x48
     bae:	f001 0201 	and.w	r2, r1, #1
     bb2:	ea43 0382 	orr.w	r3, r3, r2, lsl #2
     bb6:	9811      	ldr	r0, [sp, #68]	; 0x44
     bb8:	f000 0201 	and.w	r2, r0, #1
     bbc:	ea43 0342 	orr.w	r3, r3, r2, lsl #1
     bc0:	f8c8 3038 	str.w	r3, [r8, #56]	; 0x38
     bc4:	991f      	ldr	r1, [sp, #124]	; 0x7c
     bc6:	ea4f 13c1 	mov.w	r3, r1, lsl #7
     bca:	f003 03ff 	and.w	r3, r3, #255	; 0xff
     bce:	981e      	ldr	r0, [sp, #120]	; 0x78
     bd0:	f000 0201 	and.w	r2, r0, #1
     bd4:	ea43 1282 	orr.w	r2, r3, r2, lsl #6
     bd8:	9918      	ldr	r1, [sp, #96]	; 0x60
     bda:	f001 0301 	and.w	r3, r1, #1
     bde:	ea42 0303 	orr.w	r3, r2, r3
     be2:	981d      	ldr	r0, [sp, #116]	; 0x74
     be4:	f000 0201 	and.w	r2, r0, #1
     be8:	ea43 1342 	orr.w	r3, r3, r2, lsl #5
     bec:	991c      	ldr	r1, [sp, #112]	; 0x70
     bee:	f001 0201 	and.w	r2, r1, #1
     bf2:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
     bf6:	981b      	ldr	r0, [sp, #108]	; 0x6c
     bf8:	f000 0201 	and.w	r2, r0, #1
     bfc:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
     c00:	991a      	ldr	r1, [sp, #104]	; 0x68
     c02:	f001 0201 	and.w	r2, r1, #1
     c06:	ea43 0382 	orr.w	r3, r3, r2, lsl #2
     c0a:	9819      	ldr	r0, [sp, #100]	; 0x64
     c0c:	f000 0201 	and.w	r2, r0, #1
     c10:	ea43 0342 	orr.w	r3, r3, r2, lsl #1
     c14:	f8c8 3034 	str.w	r3, [r8, #52]	; 0x34
}
     c18:	4640      	mov	r0, r8
     c1a:	b02f      	add	sp, #188	; 0xbc
     c1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00000c20 <pollController>:

void pollController(struct Controller *c, struct Controller *cPrev){
     c20:	b570      	push	{r4, r5, r6, lr}
     c22:	b094      	sub	sp, #80	; 0x50
     c24:	4604      	mov	r4, r0
     c26:	460e      	mov	r6, r1
	*c = pingController(1);
     c28:	466d      	mov	r5, sp
     c2a:	4668      	mov	r0, sp
     c2c:	f04f 0101 	mov.w	r1, #1
     c30:	f7ff fdac 	bl	78c <pingController>
     c34:	4620      	mov	r0, r4
     c36:	4669      	mov	r1, sp
     c38:	f04f 024c 	mov.w	r2, #76	; 0x4c
     c3c:	f001 fc1c 	bl	2478 <memcpy>
	c->StartOnDown = 0;
     c40:	f04f 0300 	mov.w	r3, #0
     c44:	6063      	str	r3, [r4, #4]
	if(!cPrev->Start && c->Start){
     c46:	6833      	ldr	r3, [r6, #0]
     c48:	b923      	cbnz	r3, c54 <pollController+0x34>
     c4a:	6823      	ldr	r3, [r4, #0]
     c4c:	b113      	cbz	r3, c54 <pollController+0x34>
		c->StartOnDown = 1;
     c4e:	f04f 0301 	mov.w	r3, #1
     c52:	6063      	str	r3, [r4, #4]
	}

	*cPrev = *c;
     c54:	4630      	mov	r0, r6
     c56:	4621      	mov	r1, r4
     c58:	f04f 024c 	mov.w	r2, #76	; 0x4c
     c5c:	f001 fc0c 	bl	2478 <memcpy>
	//if(c->StartOnDown) printf("Start on down!\n");
}
     c60:	b014      	add	sp, #80	; 0x50
     c62:	bd70      	pop	{r4, r5, r6, pc}

00000c64 <main>:

//////////////////
// Tie-Everything-Together Code
//////////////////

int main(){
     c64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
     c68:	b0f5      	sub	sp, #468	; 0x1d4

	int distance;
	int mode;

	//SmartFusion Global Initializations
	MSS_GPIO_init();
     c6a:	f000 fe45 	bl	18f8 <MSS_GPIO_init>
	MSS_UART_init(
     c6e:	f240 50c8 	movw	r0, #1480	; 0x5c8
     c72:	f2c2 0000 	movt	r0, #8192	; 0x2000
     c76:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
     c7a:	f04f 0203 	mov.w	r2, #3
     c7e:	f000 fd93 	bl	17a8 <MSS_UART_init>
		&g_mss_uart1,
	    MSS_UART_115200_BAUD,
	    MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY | MSS_UART_ONE_STOP_BIT
	);
	UART_init(&g_uart, UART_BASE_REG,
     c82:	f240 50c0 	movw	r0, #1472	; 0x5c0
     c86:	f2c2 0000 	movt	r0, #8192	; 0x2000
     c8a:	f240 0100 	movw	r1, #0
     c8e:	f2c4 0105 	movt	r1, #16389	; 0x4005
     c92:	f04f 02a2 	mov.w	r2, #162	; 0xa2
     c96:	f04f 0301 	mov.w	r3, #1
     c9a:	f001 f913 	bl	1ec4 <UART_init>
	    162, (DATA_8_BITS | NO_PARITY)
	);

	//Controller Initialization
	struct Controller c, cPrev;
	cPrev.Start = 0;
     c9e:	f04f 0400 	mov.w	r4, #0
     ca2:	ab0c      	add	r3, sp, #48	; 0x30
     ca4:	601c      	str	r4, [r3, #0]
	MSS_GPIO_config(MSS_GPIO_0, MSS_GPIO_INOUT_MODE);
     ca6:	4620      	mov	r0, r4
     ca8:	f04f 0103 	mov.w	r1, #3
     cac:	f000 fe54 	bl	1958 <MSS_GPIO_config>
	MSS_GPIO_drive_inout(MSS_GPIO_0, MSS_GPIO_HIGH_Z);
     cb0:	4620      	mov	r0, r4
     cb2:	f04f 0102 	mov.w	r1, #2
     cb6:	f000 fe6b 	bl	1990 <MSS_GPIO_drive_inout>
	//initController();
	initializeScreen();
     cba:	f7ff fd03 	bl	6c4 <initializeScreen>
	printMeSize = sprintf(printMe, "      EECS 373: Awesome Turret     ") + 1;
    MSS_UART_polled_tx(&g_mss_uart1, printMe, printMeSize);*/

	//Main Loop
	while(1){
		pollController(&c,&cPrev);
     cbe:	af1f      	add	r7, sp, #124	; 0x7c
     cc0:	4638      	mov	r0, r7
     cc2:	a90c      	add	r1, sp, #48	; 0x30
     cc4:	f7ff ffac 	bl	c20 <pollController>

		//Send data to the controller
		B = c.B;
     cc8:	693c      	ldr	r4, [r7, #16]
		Start = c.Start;
     cca:	683d      	ldr	r5, [r7, #0]
		joyX = c.joyX;
     ccc:	6b7e      	ldr	r6, [r7, #52]	; 0x34
		joyY = c.joyY;
     cce:	6bb8      	ldr	r0, [r7, #56]	; 0x38
		cX = c.cX;
     cd0:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
		cY = c.cY;
     cd2:	6c3a      	ldr	r2, [r7, #64]	; 0x40

		// normalize the joy inputs
		joyX -= 124;
     cd4:	f1a6 037c 	sub.w	r3, r6, #124	; 0x7c
		if (joyX > -5 && joyX < 5) joyX = 0;
     cd8:	f1a6 0678 	sub.w	r6, r6, #120	; 0x78
     cdc:	2e08      	cmp	r6, #8
     cde:	bf98      	it	ls
     ce0:	2300      	movls	r3, #0
     ce2:	f06f 0663 	mvn.w	r6, #99	; 0x63
     ce6:	42b3      	cmp	r3, r6
     ce8:	bfb8      	it	lt
     cea:	4633      	movlt	r3, r6
     cec:	2b64      	cmp	r3, #100	; 0x64
     cee:	bfb4      	ite	lt
     cf0:	461e      	movlt	r6, r3
     cf2:	2664      	movge	r6, #100	; 0x64
		if (joyX < -100) joyX = -100;
		if (joyX > 100) joyX = 100;
		joyY -= 120;
     cf4:	f1a0 0378 	sub.w	r3, r0, #120	; 0x78
		if (joyY > -5 && joyY < 5) joyY = 0;
     cf8:	f1a0 0074 	sub.w	r0, r0, #116	; 0x74
     cfc:	2808      	cmp	r0, #8
     cfe:	bf98      	it	ls
     d00:	2300      	movls	r3, #0
     d02:	f06f 0863 	mvn.w	r8, #99	; 0x63
     d06:	4543      	cmp	r3, r8
     d08:	bfb8      	it	lt
     d0a:	4643      	movlt	r3, r8
     d0c:	2b64      	cmp	r3, #100	; 0x64
     d0e:	bfb4      	ite	lt
     d10:	4698      	movlt	r8, r3
     d12:	f04f 0864 	movge.w	r8, #100	; 0x64
		if (joyY < -100) joyY = -100;
		if (joyY > 100) joyY = 100;
		cX -= 130;
     d16:	f1a1 0382 	sub.w	r3, r1, #130	; 0x82
		if (cX > -5 && cX < 5) cX = 0;
     d1a:	f1a1 017e 	sub.w	r1, r1, #126	; 0x7e
     d1e:	2908      	cmp	r1, #8
     d20:	bf98      	it	ls
     d22:	2300      	movls	r3, #0
     d24:	f06f 0a63 	mvn.w	sl, #99	; 0x63
     d28:	4553      	cmp	r3, sl
     d2a:	bfb8      	it	lt
     d2c:	4653      	movlt	r3, sl
     d2e:	2b64      	cmp	r3, #100	; 0x64
     d30:	bfb4      	ite	lt
     d32:	469a      	movlt	sl, r3
     d34:	f04f 0a64 	movge.w	sl, #100	; 0x64
		if (cX < -100) cX = -100;
		if (cX > 100) cX = 100;
		cY -= 123;
     d38:	f1a2 097b 	sub.w	r9, r2, #123	; 0x7b
		if (cY > -5 && cY < 5) cY = 0;
     d3c:	f1a2 0277 	sub.w	r2, r2, #119	; 0x77
     d40:	2a08      	cmp	r2, #8
     d42:	bf98      	it	ls
     d44:	f04f 0900 	movls.w	r9, #0
     d48:	f1b9 0f64 	cmp.w	r9, #100	; 0x64
     d4c:	bfa8      	it	ge
     d4e:	f04f 0964 	movge.w	r9, #100	; 0x64
     d52:	f06f 0363 	mvn.w	r3, #99	; 0x63
     d56:	4599      	cmp	r9, r3
     d58:	bfb8      	it	lt
     d5a:	4699      	movlt	r9, r3
		if (cY > 100) cY = 100;
		if (cY < -100) cY = -100;

		//if(c.StartOnDown){
			txSize = sprintf(tx, "%i %i %i %i %i %i", joyX, joyY, cX, cY, B, Start) + 1;
     d5c:	f8cd a000 	str.w	sl, [sp]
     d60:	f8cd 9004 	str.w	r9, [sp, #4]
     d64:	9402      	str	r4, [sp, #8]
     d66:	9503      	str	r5, [sp, #12]
     d68:	a804      	add	r0, sp, #16
     d6a:	f24d 31d4 	movw	r1, #54228	; 0xd3d4
     d6e:	f2c0 0100 	movt	r1, #0
     d72:	4632      	mov	r2, r6
     d74:	4643      	mov	r3, r8
     d76:	f001 fce3 	bl	2740 <sprintf>
     d7a:	4683      	mov	fp, r0
			//sendCommand(CLEAR_c);
			//setScreenCoords(10, 100);
			//MSS_UART_polled_tx_string(&g_mss_uart1, tx);
			if (c.X) {
     d7c:	68fb      	ldr	r3, [r7, #12]
     d7e:	b163      	cbz	r3, d9a <main+0x136>
				sendCommand(CLEAR_c);
     d80:	f24d 304c 	movw	r0, #54092	; 0xd34c
     d84:	f2c0 0000 	movt	r0, #0
     d88:	f7ff fb98 	bl	4bc <sendCommand>
				initializeScreen();
     d8c:	f7ff fc9a 	bl	6c4 <initializeScreen>
				wait(1000);
     d90:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
     d94:	f7ff fb84 	bl	4a0 <wait>
     d98:	e016      	b.n	dc8 <main+0x164>
			}
			else if (c.Y) {
     d9a:	68bb      	ldr	r3, [r7, #8]
     d9c:	b163      	cbz	r3, db8 <main+0x154>
				sendCommand(REVERSE_c);
     d9e:	f24d 30e8 	movw	r0, #54248	; 0xd3e8
     da2:	f2c0 0000 	movt	r0, #0
     da6:	f7ff fb89 	bl	4bc <sendCommand>
				initializeScreen();
     daa:	f7ff fc8b 	bl	6c4 <initializeScreen>
				wait(1000);
     dae:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
     db2:	f7ff fb75 	bl	4a0 <wait>
     db6:	e007      	b.n	dc8 <main+0x164>
			}
			else
				printData(joyX, joyY, cX, cY, B, Start);
     db8:	9400      	str	r4, [sp, #0]
     dba:	9501      	str	r5, [sp, #4]
     dbc:	4630      	mov	r0, r6
     dbe:	4641      	mov	r1, r8
     dc0:	4652      	mov	r2, sl
     dc2:	464b      	mov	r3, r9
     dc4:	f7ff fc10 	bl	5e8 <printData>
			UART_send(&g_uart, tx, txSize);
     dc8:	f240 54c0 	movw	r4, #1472	; 0x5c0
     dcc:	f2c2 0400 	movt	r4, #8192	; 0x2000
     dd0:	4620      	mov	r0, r4
     dd2:	a904      	add	r1, sp, #16
     dd4:	f10b 0201 	add.w	r2, fp, #1
     dd8:	f001 f802 	bl	1de0 <UART_send>
			//printf("Sent: %d bytes\n\r", txSize);
		//}
		//Receive data from the turret
		offset = 0;
		if ((received = UART_get_rx(&g_uart, buff+offset, sizeof(buff)-offset))) {
     ddc:	4620      	mov	r0, r4
     dde:	a934      	add	r1, sp, #208	; 0xd0
     de0:	f44f 7280 	mov.w	r2, #256	; 0x100
     de4:	f000 fe9e 	bl	1b24 <UART_get_rx>
     de8:	2800      	cmp	r0, #0
     dea:	d031      	beq.n	e50 <main+0x1ec>
     dec:	f04f 0400 	mov.w	r4, #0
			while (1) {
				while (!(received = UART_get_rx(&g_uart, buff+offset, sizeof(buff)-offset)));
     df0:	f240 56c0 	movw	r6, #1472	; 0x5c0
     df4:	f2c2 0600 	movt	r6, #8192	; 0x2000
     df8:	ad34      	add	r5, sp, #208	; 0xd0
     dfa:	4630      	mov	r0, r6
     dfc:	eb05 0104 	add.w	r1, r5, r4
     e00:	f5c4 7280 	rsb	r2, r4, #256	; 0x100
     e04:	f000 fe8e 	bl	1b24 <UART_get_rx>
     e08:	2800      	cmp	r0, #0
     e0a:	d0f6      	beq.n	dfa <main+0x196>
				offset += received;
     e0c:	4404      	add	r4, r0
				if (buff[offset-1] == '\0') {
     e0e:	eb04 0305 	add.w	r3, r4, r5
     e12:	f813 3c01 	ldrb.w	r3, [r3, #-1]
     e16:	2b00      	cmp	r3, #0
     e18:	d1ef      	bne.n	dfa <main+0x196>
					if (2 != sscanf(buff, "%d %d", &mode, &distance)) {
     e1a:	a834      	add	r0, sp, #208	; 0xd0
     e1c:	f24d 31ec 	movw	r1, #54252	; 0xd3ec
     e20:	f2c0 0100 	movt	r1, #0
     e24:	aa32      	add	r2, sp, #200	; 0xc8
     e26:	ab33      	add	r3, sp, #204	; 0xcc
     e28:	f001 fd02 	bl	2830 <sscanf>
     e2c:	2802      	cmp	r0, #2
     e2e:	d007      	beq.n	e40 <main+0x1dc>
						bzero(buff, BUFFER_SIZE);
     e30:	a834      	add	r0, sp, #208	; 0xd0
     e32:	f04f 0100 	mov.w	r1, #0
     e36:	f44f 7280 	mov.w	r2, #256	; 0x100
     e3a:	f001 fbe5 	bl	2608 <memset>
						break;
     e3e:	e007      	b.n	e50 <main+0x1ec>
					}
					printf("Mode: %d, Distance: %d\n\r", mode, distance);
     e40:	f24d 30f4 	movw	r0, #54260	; 0xd3f4
     e44:	f2c0 0000 	movt	r0, #0
     e48:	9932      	ldr	r1, [sp, #200]	; 0xc8
     e4a:	9a33      	ldr	r2, [sp, #204]	; 0xcc
     e4c:	f001 fc46 	bl	26dc <printf>
		printMeSize = sprintf(printMe, "      EECS 373: Awesome Turret     ") + 1;
	    MSS_UART_polled_tx(&g_mss_uart1, printMe, printMeSize);

*/

		wait(300000);
     e50:	f249 30e0 	movw	r0, #37856	; 0x93e0
     e54:	f2c0 0004 	movt	r0, #4
     e58:	f7ff fb22 	bl	4a0 <wait>
	}
     e5c:	e730      	b.n	cc0 <main+0x5c>
     e5e:	bf00      	nop

00000e60 <NVIC_init>:
     * Please use SmartFusion CMSIS-PAL provided NVIC control functions.
     * The use of the Actel HAL NVIC control functions is obsolete on SmartFusion
     * devices.
     * Simply remove the call to NVIC_init() from your application code.
     */
    ASSERT(0);
     e60:	be00      	bkpt	0x0000
}
     e62:	4770      	bx	lr

00000e64 <NVIC_set_handler>:
     * devices.
     * Please provide a function using the folowing prototype to handle interrupts
     * from peripherals implemeted in the SmartFusion FPGA fabric:
     *      void Fabric_IRQHandler( void )
     */
    ASSERT(0);
     e64:	be00      	bkpt	0x0000
}
     e66:	4770      	bx	lr

00000e68 <NVIC_set_priority>:
     * Please replace calls to NVIC_set_priority() with a call to the CMSIS-PAL
     * void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority) function where
     * IRQn is set to Fabric_IRQn in order to set the priority of interrupts
     * generated from peripheral implemented in the SmartFusion FPGA fabric.
     */
    ASSERT(0);
     e68:	be00      	bkpt	0x0000
}
     e6a:	4770      	bx	lr

00000e6c <NVIC_enable_interrupt>:
     * Please replace calls to NVIC_enable_interrupt() with a call to the CMSIS-PAL
     * void NVIC_EnableIRQ(IRQn_Type IRQn) function where IRQn is set to
     * Fabric_IRQn in order to enable interrupts from peripheral implemented in
     * the SmartFusion FPGA fabric.
     */
    ASSERT(0);
     e6c:	be00      	bkpt	0x0000
}
     e6e:	4770      	bx	lr

00000e70 <NVIC_disable_interrupt>:
     * Please replace calls to NVIC_disable_interrupt() with a call to the CMSIS-PAL
     * void NVIC_DisableIRQ(IRQn_Type IRQn) function where IRQn is set to
     * Fabric_IRQn in order to disable interrupts from peripheral implemented in
     * the SmartFusion FPGA fabric.
     */
    ASSERT(0);
     e70:	be00      	bkpt	0x0000
}
     e72:	4770      	bx	lr

00000e74 <NVIC_clear_interrupt>:
     * Please replace calls to NVIC_clear_interrupt() with a call to the CMSIS-PAL
     * void NVIC_ClearPendingIRQ(IRQn_Type IRQn) function where IRQn is set to
     * Fabric_IRQn in order to clear interrupts from peripheral implemented in
     * the SmartFusion FPGA fabric.
     */
    ASSERT(0);
     e74:	be00      	bkpt	0x0000
}
     e76:	4770      	bx	lr

00000e78 <HAL_disable_interrupts>:
     e78:	f3ef 8010 	mrs	r0, PRIMASK
     e7c:	b672      	cpsid	i
     e7e:	4770      	bx	lr

00000e80 <HAL_restore_interrupts>:
     e80:	f380 8810 	msr	PRIMASK, r0
     e84:	4770      	bx	lr
	...

00000e88 <HAL_assert_fail>:
void HAL_assert_fail
(
    const uint8_t * file_name,
    uint32_t line_no
)
{
     e88:	b084      	sub	sp, #16
    while(1)
    {
        volatile const uint8_t * assert_file = file_name;
        volatile uint32_t assert_line = line_no;
     e8a:	9102      	str	r1, [sp, #8]
        volatile char dummy;
		volatile uint32_t i_dummy;
		
		/* following lines to avoid compiler warnings: */
        dummy = *assert_file;
     e8c:	7803      	ldrb	r3, [r0, #0]
     e8e:	f88d 300f 	strb.w	r3, [sp, #15]
		i_dummy = assert_line;
     e92:	9b02      	ldr	r3, [sp, #8]
     e94:	9301      	str	r3, [sp, #4]
		i_dummy++;
     e96:	9b01      	ldr	r3, [sp, #4]
     e98:	f103 0301 	add.w	r3, r3, #1
     e9c:	9301      	str	r3, [sp, #4]
     e9e:	e7f4      	b.n	e8a <HAL_assert_fail+0x2>

00000ea0 <HW_set_32bit_reg>:
     ea0:	6001      	str	r1, [r0, #0]
     ea2:	4770      	bx	lr

00000ea4 <HW_get_32bit_reg>:
     ea4:	6800      	ldr	r0, [r0, #0]
     ea6:	4770      	bx	lr

00000ea8 <HW_set_32bit_reg_field>:
     ea8:	b50e      	push	{r1, r2, r3, lr}
     eaa:	fa03 f301 	lsl.w	r3, r3, r1
     eae:	ea03 0302 	and.w	r3, r3, r2
     eb2:	6801      	ldr	r1, [r0, #0]
     eb4:	ea6f 0202 	mvn.w	r2, r2
     eb8:	ea01 0102 	and.w	r1, r1, r2
     ebc:	ea41 0103 	orr.w	r1, r1, r3
     ec0:	6001      	str	r1, [r0, #0]
     ec2:	bd0e      	pop	{r1, r2, r3, pc}

00000ec4 <HW_get_32bit_reg_field>:
     ec4:	6800      	ldr	r0, [r0, #0]
     ec6:	ea00 0002 	and.w	r0, r0, r2
     eca:	fa20 f001 	lsr.w	r0, r0, r1
     ece:	4770      	bx	lr

00000ed0 <HW_set_16bit_reg>:
     ed0:	8001      	strh	r1, [r0, #0]
     ed2:	4770      	bx	lr

00000ed4 <HW_get_16bit_reg>:
     ed4:	8800      	ldrh	r0, [r0, #0]
     ed6:	4770      	bx	lr

00000ed8 <HW_set_16bit_reg_field>:
     ed8:	b50e      	push	{r1, r2, r3, lr}
     eda:	fa03 f301 	lsl.w	r3, r3, r1
     ede:	ea03 0302 	and.w	r3, r3, r2
     ee2:	8801      	ldrh	r1, [r0, #0]
     ee4:	ea6f 0202 	mvn.w	r2, r2
     ee8:	ea01 0102 	and.w	r1, r1, r2
     eec:	ea41 0103 	orr.w	r1, r1, r3
     ef0:	8001      	strh	r1, [r0, #0]
     ef2:	bd0e      	pop	{r1, r2, r3, pc}

00000ef4 <HW_get_16bit_reg_field>:
     ef4:	8800      	ldrh	r0, [r0, #0]
     ef6:	ea00 0002 	and.w	r0, r0, r2
     efa:	fa20 f001 	lsr.w	r0, r0, r1
     efe:	4770      	bx	lr

00000f00 <HW_set_8bit_reg>:
     f00:	7001      	strb	r1, [r0, #0]
     f02:	4770      	bx	lr

00000f04 <HW_get_8bit_reg>:
     f04:	7800      	ldrb	r0, [r0, #0]
     f06:	4770      	bx	lr

00000f08 <HW_set_8bit_reg_field>:
     f08:	b50e      	push	{r1, r2, r3, lr}
     f0a:	fa03 f301 	lsl.w	r3, r3, r1
     f0e:	ea03 0302 	and.w	r3, r3, r2
     f12:	7801      	ldrb	r1, [r0, #0]
     f14:	ea6f 0202 	mvn.w	r2, r2
     f18:	ea01 0102 	and.w	r1, r1, r2
     f1c:	ea41 0103 	orr.w	r1, r1, r3
     f20:	7001      	strb	r1, [r0, #0]
     f22:	bd0e      	pop	{r1, r2, r3, pc}

00000f24 <HW_get_8bit_reg_field>:
     f24:	7800      	ldrb	r0, [r0, #0]
     f26:	ea00 0002 	and.w	r0, r0, r2
     f2a:	fa20 f001 	lsr.w	r0, r0, r1
     f2e:	4770      	bx	lr

00000f30 <MSS_UART_polled_tx>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * pbuff,
    uint32_t tx_size
)
{
     f30:	e92d 05f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl}
    uint32_t char_idx = 0U;
    uint32_t size_sent;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
     f34:	f240 53f0 	movw	r3, #1520	; 0x5f0
     f38:	f2c2 0300 	movt	r3, #8192	; 0x2000
     f3c:	4298      	cmp	r0, r3
     f3e:	d006      	beq.n	f4e <MSS_UART_polled_tx+0x1e>
     f40:	f240 53c8 	movw	r3, #1480	; 0x5c8
     f44:	f2c2 0300 	movt	r3, #8192	; 0x2000
     f48:	4298      	cmp	r0, r3
     f4a:	d000      	beq.n	f4e <MSS_UART_polled_tx+0x1e>
     f4c:	be00      	bkpt	0x0000
    ASSERT( pbuff != ( (uint8_t *)0 ) );
     f4e:	b901      	cbnz	r1, f52 <MSS_UART_polled_tx+0x22>
     f50:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0U );
     f52:	b902      	cbnz	r2, f56 <MSS_UART_polled_tx+0x26>
     f54:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
     f56:	f240 53f0 	movw	r3, #1520	; 0x5f0
     f5a:	f2c2 0300 	movt	r3, #8192	; 0x2000
     f5e:	4298      	cmp	r0, r3
     f60:	d005      	beq.n	f6e <MSS_UART_polled_tx+0x3e>
     f62:	f240 53c8 	movw	r3, #1480	; 0x5c8
     f66:	f2c2 0300 	movt	r3, #8192	; 0x2000
     f6a:	4298      	cmp	r0, r3
     f6c:	d133      	bne.n	fd6 <MSS_UART_polled_tx+0xa6>
     f6e:	1e13      	subs	r3, r2, #0
     f70:	bf18      	it	ne
     f72:	2301      	movne	r3, #1
     f74:	2900      	cmp	r1, #0
     f76:	bf0c      	ite	eq
     f78:	2300      	moveq	r3, #0
     f7a:	f003 0301 	andne.w	r3, r3, #1
     f7e:	2b00      	cmp	r3, #0
     f80:	d029      	beq.n	fd6 <MSS_UART_polled_tx+0xa6>
     f82:	f04f 0700 	mov.w	r7, #0
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
     f86:	46b8      	mov	r8, r7
            if( status & MSS_UART_THRE )
            {
                uint32_t fill_size = TX_FIFO_SIZE;

                /* Calculate the number of bytes to transmit. */
                if ( tx_size < TX_FIFO_SIZE )
     f88:	f04f 0a10 	mov.w	sl, #16
         /* Remain in this loop until the entire input buffer
          * has been transferred to the UART.
          */
        do {
            /* Read the Line Status Register and update the sticky record */
            status = this_uart->hw_reg->LSR;
     f8c:	6803      	ldr	r3, [r0, #0]
     f8e:	7d1b      	ldrb	r3, [r3, #20]
            this_uart->status |= status;
     f90:	f890 c00a 	ldrb.w	ip, [r0, #10]
     f94:	ea43 0c0c 	orr.w	ip, r3, ip
     f98:	f880 c00a 	strb.w	ip, [r0, #10]

            /* Check if TX FIFO is empty. */
            if( status & MSS_UART_THRE )
     f9c:	f013 0f20 	tst.w	r3, #32
     fa0:	d017      	beq.n	fd2 <MSS_UART_polled_tx+0xa2>
            {
                uint32_t fill_size = TX_FIFO_SIZE;

                /* Calculate the number of bytes to transmit. */
                if ( tx_size < TX_FIFO_SIZE )
     fa2:	2a0f      	cmp	r2, #15
     fa4:	d904      	bls.n	fb0 <MSS_UART_polled_tx+0x80>
     fa6:	4656      	mov	r6, sl
     fa8:	46bc      	mov	ip, r7
     faa:	4643      	mov	r3, r8

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
                {
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
     fac:	440f      	add	r7, r1
     fae:	e004      	b.n	fba <MSS_UART_polled_tx+0x8a>
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
     fb0:	b90a      	cbnz	r2, fb6 <MSS_UART_polled_tx+0x86>
     fb2:	4643      	mov	r3, r8
     fb4:	e00b      	b.n	fce <MSS_UART_polled_tx+0x9e>
     fb6:	4616      	mov	r6, r2
     fb8:	e7f6      	b.n	fa8 <MSS_UART_polled_tx+0x78>
                {
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
     fba:	6804      	ldr	r4, [r0, #0]
     fbc:	5cfd      	ldrb	r5, [r7, r3]
     fbe:	7025      	strb	r5, [r4, #0]
     fc0:	f10c 0c01 	add.w	ip, ip, #1
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
     fc4:	f103 0301 	add.w	r3, r3, #1
     fc8:	429e      	cmp	r6, r3
     fca:	d8f6      	bhi.n	fba <MSS_UART_polled_tx+0x8a>
     fcc:	4667      	mov	r7, ip
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
                }

                /* Calculate the number of untransmitted bytes remaining. */
                tx_size -= size_sent;
     fce:	ebc3 0202 	rsb	r2, r3, r2
            }
        }while( tx_size );
     fd2:	2a00      	cmp	r2, #0
     fd4:	d1da      	bne.n	f8c <MSS_UART_polled_tx+0x5c>
    }
}
     fd6:	e8bd 05f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl}
     fda:	4770      	bx	lr

00000fdc <MSS_UART_polled_tx_string>:
MSS_UART_polled_tx_string
(
    mss_uart_instance_t * this_uart,
    const uint8_t * p_sz_string
)
{
     fdc:	b4f0      	push	{r4, r5, r6, r7}
    uint32_t char_idx = 0U;
    uint32_t fill_size;
    uint_fast8_t data_byte;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
     fde:	f240 53f0 	movw	r3, #1520	; 0x5f0
     fe2:	f2c2 0300 	movt	r3, #8192	; 0x2000
     fe6:	4298      	cmp	r0, r3
     fe8:	d006      	beq.n	ff8 <MSS_UART_polled_tx_string+0x1c>
     fea:	f240 53c8 	movw	r3, #1480	; 0x5c8
     fee:	f2c2 0300 	movt	r3, #8192	; 0x2000
     ff2:	4298      	cmp	r0, r3
     ff4:	d000      	beq.n	ff8 <MSS_UART_polled_tx_string+0x1c>
     ff6:	be00      	bkpt	0x0000
    ASSERT( p_sz_string != ( (uint8_t *)0 ) );
     ff8:	b901      	cbnz	r1, ffc <MSS_UART_polled_tx_string+0x20>
     ffa:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
     ffc:	f240 53f0 	movw	r3, #1520	; 0x5f0
    1000:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1004:	4298      	cmp	r0, r3
    1006:	d005      	beq.n	1014 <PROCESS_STACK_SIZE+0x14>
    1008:	f240 53c8 	movw	r3, #1480	; 0x5c8
    100c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1010:	4298      	cmp	r0, r3
    1012:	d128      	bne.n	1066 <PROCESS_STACK_SIZE+0x66>
    1014:	b339      	cbz	r1, 1066 <PROCESS_STACK_SIZE+0x66>
          ( p_sz_string != ( (uint8_t *)0 ) ) )
    {
        /* Get the first data byte from the input buffer */
        data_byte = (uint_fast8_t)p_sz_string[char_idx];
    1016:	780d      	ldrb	r5, [r1, #0]

        /* First check for the NULL terminator byte.
         * Then remain in this loop until the entire string in the input buffer
         * has been transferred to the UART.
         */
        while ( 0U != data_byte )
    1018:	b32d      	cbz	r5, 1066 <PROCESS_STACK_SIZE+0x66>
    101a:	f04f 0c00 	mov.w	ip, #0

            /* Send bytes from the input buffer until the TX FIFO is full
             * or we reach the NULL terminator byte.
             */
            fill_size = 0U;
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
    101e:	4666      	mov	r6, ip
         */
        while ( 0U != data_byte )
        {
            /* Wait until TX FIFO is empty. */
            do {
                status = this_uart->hw_reg->LSR;
    1020:	6804      	ldr	r4, [r0, #0]
    1022:	7d23      	ldrb	r3, [r4, #20]
                this_uart->status |= status;
    1024:	7a82      	ldrb	r2, [r0, #10]
    1026:	ea43 0202 	orr.w	r2, r3, r2
    102a:	7282      	strb	r2, [r0, #10]
            } while ( !( status & MSS_UART_THRE ) );
    102c:	f013 0f20 	tst.w	r3, #32
    1030:	d0f7      	beq.n	1022 <PROCESS_STACK_SIZE+0x22>

            /* Send bytes from the input buffer until the TX FIFO is full
             * or we reach the NULL terminator byte.
             */
            fill_size = 0U;
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
    1032:	b1c5      	cbz	r5, 1066 <PROCESS_STACK_SIZE+0x66>
    1034:	4633      	mov	r3, r6
                /* Send the data byte */
                this_uart->hw_reg->THR = data_byte;
                ++fill_size;
                char_idx++;
                /* Get the next data byte from the input buffer */
                data_byte = (uint_fast8_t)p_sz_string[char_idx];
    1036:	eb01 070c 	add.w	r7, r1, ip
             */
            fill_size = 0U;
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
            {
                /* Send the data byte */
                this_uart->hw_reg->THR = data_byte;
    103a:	6802      	ldr	r2, [r0, #0]
    103c:	b2ed      	uxtb	r5, r5
    103e:	7015      	strb	r5, [r2, #0]
                ++fill_size;
    1040:	f103 0301 	add.w	r3, r3, #1
    1044:	eb03 040c 	add.w	r4, r3, ip
                char_idx++;
                /* Get the next data byte from the input buffer */
                data_byte = (uint_fast8_t)p_sz_string[char_idx];
    1048:	5cfd      	ldrb	r5, [r7, r3]

            /* Send bytes from the input buffer until the TX FIFO is full
             * or we reach the NULL terminator byte.
             */
            fill_size = 0U;
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
    104a:	2b0f      	cmp	r3, #15
    104c:	bf8c      	ite	hi
    104e:	2200      	movhi	r2, #0
    1050:	2201      	movls	r2, #1
    1052:	2d00      	cmp	r5, #0
    1054:	bf0c      	ite	eq
    1056:	2200      	moveq	r2, #0
    1058:	f002 0201 	andne.w	r2, r2, #1
    105c:	2a00      	cmp	r2, #0
    105e:	d1ec      	bne.n	103a <PROCESS_STACK_SIZE+0x3a>

        /* First check for the NULL terminator byte.
         * Then remain in this loop until the entire string in the input buffer
         * has been transferred to the UART.
         */
        while ( 0U != data_byte )
    1060:	b10d      	cbz	r5, 1066 <PROCESS_STACK_SIZE+0x66>
    1062:	46a4      	mov	ip, r4
    1064:	e7dc      	b.n	1020 <PROCESS_STACK_SIZE+0x20>
                /* Get the next data byte from the input buffer */
                data_byte = (uint_fast8_t)p_sz_string[char_idx];
            }
        }
    }
}
    1066:	bcf0      	pop	{r4, r5, r6, r7}
    1068:	4770      	bx	lr
    106a:	bf00      	nop

0000106c <MSS_UART_irq_tx>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * pbuff,
    uint32_t tx_size
)
{
    106c:	b410      	push	{r4}
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    106e:	f240 53f0 	movw	r3, #1520	; 0x5f0
    1072:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1076:	4298      	cmp	r0, r3
    1078:	d006      	beq.n	1088 <MSS_UART_irq_tx+0x1c>
    107a:	f240 53c8 	movw	r3, #1480	; 0x5c8
    107e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1082:	4298      	cmp	r0, r3
    1084:	d000      	beq.n	1088 <MSS_UART_irq_tx+0x1c>
    1086:	be00      	bkpt	0x0000
    ASSERT( pbuff != ((uint8_t *)0) );
    1088:	b901      	cbnz	r1, 108c <MSS_UART_irq_tx+0x20>
    108a:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0U );
    108c:	b90a      	cbnz	r2, 1092 <MSS_UART_irq_tx+0x26>
    108e:	be00      	bkpt	0x0000
    1090:	e036      	b.n	1100 <MSS_UART_irq_tx+0x94>

    if ( ( tx_size > 0U ) && ( pbuff != ((uint8_t *)0) ) &&
    1092:	2900      	cmp	r1, #0
    1094:	d034      	beq.n	1100 <MSS_UART_irq_tx+0x94>
       ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) )
    1096:	f240 53f0 	movw	r3, #1520	; 0x5f0
    109a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    109e:	4298      	cmp	r0, r3
    10a0:	d005      	beq.n	10ae <MSS_UART_irq_tx+0x42>
    10a2:	f240 53c8 	movw	r3, #1480	; 0x5c8
    10a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    10aa:	4298      	cmp	r0, r3
    10ac:	d128      	bne.n	1100 <MSS_UART_irq_tx+0x94>
    {
        /*Initialise the transmit info for the UART instance with the arguments.*/
        this_uart->tx_buffer = pbuff;
    10ae:	60c1      	str	r1, [r0, #12]
        this_uart->tx_buff_size = tx_size;
    10b0:	6102      	str	r2, [r0, #16]
        this_uart->tx_idx = (uint16_t)0;
    10b2:	f04f 0300 	mov.w	r3, #0
    10b6:	6143      	str	r3, [r0, #20]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    10b8:	8903      	ldrh	r3, [r0, #8]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    10ba:	b219      	sxth	r1, r3
    10bc:	ea4f 1151 	mov.w	r1, r1, lsr #5
    10c0:	f003 031f 	and.w	r3, r3, #31
    10c4:	f04f 0201 	mov.w	r2, #1
    10c8:	fa02 f403 	lsl.w	r4, r2, r3
    10cc:	f24e 1300 	movw	r3, #57600	; 0xe100
    10d0:	f2ce 0300 	movt	r3, #57344	; 0xe000
    10d4:	f101 0160 	add.w	r1, r1, #96	; 0x60
    10d8:	f843 4021 	str.w	r4, [r3, r1, lsl #2]

        /* assign default handler for data transfer */
        this_uart->tx_handler = default_tx_handler;
    10dc:	f241 3115 	movw	r1, #4885	; 0x1315
    10e0:	f2c0 0100 	movt	r1, #0
    10e4:	6201      	str	r1, [r0, #32]

        /* enables TX interrupt */
        this_uart->hw_reg_bit->IER_ETBEI = (uint32_t)1;
    10e6:	6841      	ldr	r1, [r0, #4]
    10e8:	f8c1 2084 	str.w	r2, [r1, #132]	; 0x84

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    10ec:	8901      	ldrh	r1, [r0, #8]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    10ee:	b208      	sxth	r0, r1
    10f0:	ea4f 1050 	mov.w	r0, r0, lsr #5
    10f4:	f001 011f 	and.w	r1, r1, #31
    10f8:	fa02 f201 	lsl.w	r2, r2, r1
    10fc:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
    }
}
    1100:	bc10      	pop	{r4}
    1102:	4770      	bx	lr

00001104 <MSS_UART_tx_complete>:
)
{
    int8_t ret_value = 0;
    uint8_t status = 0U;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1104:	f240 53f0 	movw	r3, #1520	; 0x5f0
    1108:	f2c2 0300 	movt	r3, #8192	; 0x2000
    110c:	4298      	cmp	r0, r3
    110e:	d009      	beq.n	1124 <MSS_UART_tx_complete+0x20>
    1110:	f240 53c8 	movw	r3, #1480	; 0x5c8
    1114:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1118:	4298      	cmp	r0, r3
    111a:	d003      	beq.n	1124 <MSS_UART_tx_complete+0x20>
    111c:	be00      	bkpt	0x0000
    111e:	f04f 0000 	mov.w	r0, #0
    1122:	4770      	bx	lr

    if ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
    1124:	6803      	ldr	r3, [r0, #0]
    1126:	7d1b      	ldrb	r3, [r3, #20]
        this_uart->status |= status;
    1128:	7a82      	ldrb	r2, [r0, #10]
    112a:	ea43 0202 	orr.w	r2, r3, r2
    112e:	7282      	strb	r2, [r0, #10]

        if ( ( TX_COMPLETE == this_uart->tx_buff_size ) &&
    1130:	6902      	ldr	r2, [r0, #16]
    1132:	b112      	cbz	r2, 113a <MSS_UART_tx_complete+0x36>
    1134:	f04f 0000 	mov.w	r0, #0
    1138:	4770      	bx	lr
    113a:	f3c3 1080 	ubfx	r0, r3, #6, #1
        {
            ret_value = (int8_t)1;
        }
    }
    return ret_value;
}
    113e:	4770      	bx	lr

00001140 <MSS_UART_get_rx>:
(
    mss_uart_instance_t * this_uart,
    uint8_t * rx_buff,
    size_t buff_size
)
{
    1140:	b410      	push	{r4}
    1142:	4603      	mov	r3, r0
    size_t rx_size = 0U;
    uint8_t status = 0U;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1144:	f240 50f0 	movw	r0, #1520	; 0x5f0
    1148:	f2c2 0000 	movt	r0, #8192	; 0x2000
    114c:	4283      	cmp	r3, r0
    114e:	d006      	beq.n	115e <MSS_UART_get_rx+0x1e>
    1150:	f240 50c8 	movw	r0, #1480	; 0x5c8
    1154:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1158:	4283      	cmp	r3, r0
    115a:	d000      	beq.n	115e <MSS_UART_get_rx+0x1e>
    115c:	be00      	bkpt	0x0000
    ASSERT( rx_buff != ((uint8_t *)0) );
    115e:	b901      	cbnz	r1, 1162 <MSS_UART_get_rx+0x22>
    1160:	be00      	bkpt	0x0000
    ASSERT( buff_size > 0U );
    1162:	b902      	cbnz	r2, 1166 <MSS_UART_get_rx+0x26>
    1164:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    1166:	f240 50f0 	movw	r0, #1520	; 0x5f0
    116a:	f2c2 0000 	movt	r0, #8192	; 0x2000
    116e:	4283      	cmp	r3, r0
    1170:	d005      	beq.n	117e <MSS_UART_get_rx+0x3e>
    1172:	f240 50c8 	movw	r0, #1480	; 0x5c8
    1176:	f2c2 0000 	movt	r0, #8192	; 0x2000
    117a:	4283      	cmp	r3, r0
    117c:	d12a      	bne.n	11d4 <MSS_UART_get_rx+0x94>
          ( rx_buff != ((uint8_t *)0) ) && ( buff_size > 0U ) )
    117e:	1e10      	subs	r0, r2, #0
    1180:	bf18      	it	ne
    1182:	2001      	movne	r0, #1

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( rx_buff != ((uint8_t *)0) );
    ASSERT( buff_size > 0U );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    1184:	2900      	cmp	r1, #0
    1186:	bf0c      	ite	eq
    1188:	2400      	moveq	r4, #0
    118a:	f000 0401 	andne.w	r4, r0, #1
    118e:	b30c      	cbz	r4, 11d4 <MSS_UART_get_rx+0x94>
          ( rx_buff != ((uint8_t *)0) ) && ( buff_size > 0U ) )
    {
        status = this_uart->hw_reg->LSR;
    1190:	681c      	ldr	r4, [r3, #0]
    1192:	f894 c014 	ldrb.w	ip, [r4, #20]
        this_uart->status |= status;
    1196:	7a9c      	ldrb	r4, [r3, #10]
    1198:	ea4c 0404 	orr.w	r4, ip, r4
    119c:	729c      	strb	r4, [r3, #10]

        while (( (status & MSS_UART_DATA_READY) != 0U) &&
    119e:	ea1c 0f00 	tst.w	ip, r0
    11a2:	d017      	beq.n	11d4 <MSS_UART_get_rx+0x94>
    11a4:	f04f 0000 	mov.w	r0, #0
               ( rx_size < buff_size ) )
        {
            rx_buff[rx_size] = this_uart->hw_reg->RBR;
    11a8:	681c      	ldr	r4, [r3, #0]
    11aa:	f894 c000 	ldrb.w	ip, [r4]
    11ae:	f801 c000 	strb.w	ip, [r1, r0]
            ++rx_size;
    11b2:	f100 0001 	add.w	r0, r0, #1
            status = this_uart->hw_reg->LSR;
    11b6:	681c      	ldr	r4, [r3, #0]
    11b8:	f894 c014 	ldrb.w	ip, [r4, #20]
            this_uart->status |= status;
    11bc:	7a9c      	ldrb	r4, [r3, #10]
    11be:	ea4c 0404 	orr.w	r4, ip, r4
    11c2:	729c      	strb	r4, [r3, #10]
          ( rx_buff != ((uint8_t *)0) ) && ( buff_size > 0U ) )
    {
        status = this_uart->hw_reg->LSR;
        this_uart->status |= status;

        while (( (status & MSS_UART_DATA_READY) != 0U) &&
    11c4:	4282      	cmp	r2, r0
    11c6:	bf94      	ite	ls
    11c8:	2400      	movls	r4, #0
    11ca:	f00c 0401 	andhi.w	r4, ip, #1
    11ce:	2c00      	cmp	r4, #0
    11d0:	d1ea      	bne.n	11a8 <MSS_UART_get_rx+0x68>
    11d2:	e001      	b.n	11d8 <MSS_UART_get_rx+0x98>
    11d4:	f04f 0000 	mov.w	r0, #0
            status = this_uart->hw_reg->LSR;
            this_uart->status |= status;
        }
    }
    return rx_size;
}
    11d8:	bc10      	pop	{r4}
    11da:	4770      	bx	lr

000011dc <MSS_UART_enable_irq>:
MSS_UART_enable_irq
(
    mss_uart_instance_t * this_uart,
    uint8_t irq_mask
)
{
    11dc:	b410      	push	{r4}
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    11de:	f240 53f0 	movw	r3, #1520	; 0x5f0
    11e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    11e6:	4298      	cmp	r0, r3
    11e8:	d007      	beq.n	11fa <MSS_UART_enable_irq+0x1e>
    11ea:	f240 53c8 	movw	r3, #1480	; 0x5c8
    11ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
    11f2:	4298      	cmp	r0, r3
    11f4:	d001      	beq.n	11fa <MSS_UART_enable_irq+0x1e>
    11f6:	be00      	bkpt	0x0000
    11f8:	e022      	b.n	1240 <MSS_UART_enable_irq+0x64>

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    {
        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    11fa:	8903      	ldrh	r3, [r0, #8]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    11fc:	fa0f fc83 	sxth.w	ip, r3
    1200:	ea4f 1c5c 	mov.w	ip, ip, lsr #5
    1204:	f003 031f 	and.w	r3, r3, #31
    1208:	f04f 0201 	mov.w	r2, #1
    120c:	fa02 f403 	lsl.w	r4, r2, r3
    1210:	f24e 1300 	movw	r3, #57600	; 0xe100
    1214:	f2ce 0300 	movt	r3, #57344	; 0xe000
    1218:	f10c 0c60 	add.w	ip, ip, #96	; 0x60
    121c:	f843 402c 	str.w	r4, [r3, ip, lsl #2]
         * bit 0 - Receive Data Available Interrupt
         * bit 1 - Transmitter Holding  Register Empty Interrupt
         * bit 2 - Receiver Line Status Interrupt
         * bit 3 - Modem Status Interrupt
         */
        this_uart->hw_reg->IER |= irq_mask;
    1220:	6804      	ldr	r4, [r0, #0]
    1222:	f894 c004 	ldrb.w	ip, [r4, #4]
    1226:	ea41 010c 	orr.w	r1, r1, ip
    122a:	7121      	strb	r1, [r4, #4]

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    122c:	8901      	ldrh	r1, [r0, #8]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    122e:	b208      	sxth	r0, r1
    1230:	ea4f 1050 	mov.w	r0, r0, lsr #5
    1234:	f001 011f 	and.w	r1, r1, #31
    1238:	fa02 f201 	lsl.w	r2, r2, r1
    123c:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
    }
}
    1240:	bc10      	pop	{r4}
    1242:	4770      	bx	lr

00001244 <MSS_UART_disable_irq>:
(
    mss_uart_instance_t * this_uart,
    uint8_t irq_mask
)
{
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1244:	f240 53f0 	movw	r3, #1520	; 0x5f0
    1248:	f2c2 0300 	movt	r3, #8192	; 0x2000
    124c:	4298      	cmp	r0, r3
    124e:	d007      	beq.n	1260 <MSS_UART_disable_irq+0x1c>
    1250:	f240 53c8 	movw	r3, #1480	; 0x5c8
    1254:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1258:	4298      	cmp	r0, r3
    125a:	d001      	beq.n	1260 <MSS_UART_disable_irq+0x1c>
    125c:	be00      	bkpt	0x0000
    125e:	4770      	bx	lr
         * bit 0 - Receive Data Available Interrupt
         * bit 1 - Transmitter Holding  Register Empty Interrupt
         * bit 2 - Receiver Line Status Interrupt
         * bit 3 - Modem Status Interrupt
         */
        this_uart->hw_reg->IER &= ( (uint8_t)~irq_mask );
    1260:	6803      	ldr	r3, [r0, #0]
    1262:	791a      	ldrb	r2, [r3, #4]
    1264:	ea22 0201 	bic.w	r2, r2, r1
    1268:	711a      	strb	r2, [r3, #4]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    126a:	8903      	ldrh	r3, [r0, #8]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    126c:	b218      	sxth	r0, r3
    126e:	ea4f 1050 	mov.w	r0, r0, lsr #5
    1272:	f003 031f 	and.w	r3, r3, #31
    1276:	f04f 0201 	mov.w	r2, #1
    127a:	fa02 f203 	lsl.w	r2, r2, r3
    127e:	f24e 1300 	movw	r3, #57600	; 0xe100
    1282:	f2ce 0300 	movt	r3, #57344	; 0xe000
    1286:	f100 0c60 	add.w	ip, r0, #96	; 0x60
    128a:	f843 202c 	str.w	r2, [r3, ip, lsl #2]

        if( irq_mask == IIRF_MASK )
    128e:	290f      	cmp	r1, #15
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
    1290:	bf01      	itttt	eq
    1292:	f24e 1300 	movweq	r3, #57600	; 0xe100
    1296:	f2ce 0300 	movteq	r3, #57344	; 0xe000
    129a:	3020      	addeq	r0, #32
    129c:	f843 2020 	streq.w	r2, [r3, r0, lsl #2]
    12a0:	4770      	bx	lr
    12a2:	bf00      	nop

000012a4 <MSS_UART_isr>:
static void
MSS_UART_isr
(
    mss_uart_instance_t * this_uart
)
{
    12a4:	b508      	push	{r3, lr}
    uint8_t iirf;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    12a6:	f240 53f0 	movw	r3, #1520	; 0x5f0
    12aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    12ae:	4298      	cmp	r0, r3
    12b0:	d007      	beq.n	12c2 <MSS_UART_isr+0x1e>
    12b2:	f240 53c8 	movw	r3, #1480	; 0x5c8
    12b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    12ba:	4298      	cmp	r0, r3
    12bc:	d001      	beq.n	12c2 <MSS_UART_isr+0x1e>
    12be:	be00      	bkpt	0x0000
    12c0:	bd08      	pop	{r3, pc}

    if ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    {
        iirf = this_uart->hw_reg->IIR & IIRF_MASK;
    12c2:	6803      	ldr	r3, [r0, #0]
    12c4:	7a1b      	ldrb	r3, [r3, #8]

        switch ( iirf )
    12c6:	f003 030f 	and.w	r3, r3, #15
    12ca:	2b0c      	cmp	r3, #12
    12cc:	d820      	bhi.n	1310 <MSS_UART_isr+0x6c>
    12ce:	e8df f003 	tbb	[pc, r3]
    12d2:	1f07      	.short	0x1f07
    12d4:	1f131f0d 	.word	0x1f131f0d
    12d8:	1f1f1f19 	.word	0x1f1f1f19
    12dc:	1f1f      	.short	0x1f1f
    12de:	13          	.byte	0x13
    12df:	00          	.byte	0x00
        {
            case IIRF_MODEM_STATUS:  /* Modem status interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->modemsts_handler );
    12e0:	6a43      	ldr	r3, [r0, #36]	; 0x24
    12e2:	b90b      	cbnz	r3, 12e8 <MSS_UART_isr+0x44>
    12e4:	be00      	bkpt	0x0000
    12e6:	bd08      	pop	{r3, pc}
                if( NULL_HANDLER != this_uart->modemsts_handler )
                {
                   (*(this_uart->modemsts_handler))( this_uart );
    12e8:	4798      	blx	r3
    12ea:	bd08      	pop	{r3, pc}
            }
            break;

            case IIRF_THRE: /* Transmitter Holding Register Empty */
            {
                ASSERT( NULL_HANDLER != this_uart->tx_handler );
    12ec:	6a03      	ldr	r3, [r0, #32]
    12ee:	b90b      	cbnz	r3, 12f4 <MSS_UART_isr+0x50>
    12f0:	be00      	bkpt	0x0000
    12f2:	bd08      	pop	{r3, pc}
                if ( NULL_HANDLER != this_uart->tx_handler )
                {
                    (*(this_uart->tx_handler))( this_uart );
    12f4:	4798      	blx	r3
    12f6:	bd08      	pop	{r3, pc}
            break;

            case IIRF_RX_DATA:      /* Received Data Available */
            case IIRF_DATA_TIMEOUT: /* Received Data Timed-out */
            {
                ASSERT( NULL_HANDLER != this_uart->rx_handler );
    12f8:	69c3      	ldr	r3, [r0, #28]
    12fa:	b90b      	cbnz	r3, 1300 <MSS_UART_isr+0x5c>
    12fc:	be00      	bkpt	0x0000
    12fe:	bd08      	pop	{r3, pc}
                if ( NULL_HANDLER != this_uart->rx_handler )
                {
                    (*(this_uart->rx_handler))( this_uart );
    1300:	4798      	blx	r3
    1302:	bd08      	pop	{r3, pc}
            }
            break;

            case IIRF_RX_LINE_STATUS:  /* Line Status Interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->linests_handler );
    1304:	6983      	ldr	r3, [r0, #24]
    1306:	b90b      	cbnz	r3, 130c <MSS_UART_isr+0x68>
    1308:	be00      	bkpt	0x0000
    130a:	bd08      	pop	{r3, pc}
                if ( NULL_HANDLER != this_uart->linests_handler )
                {
                   (*(this_uart->linests_handler))( this_uart );
    130c:	4798      	blx	r3
    130e:	bd08      	pop	{r3, pc}
            }
            break;

            default:
            {
                ASSERT( INVALID_INTERRUPT );
    1310:	be00      	bkpt	0x0000
    1312:	bd08      	pop	{r3, pc}

00001314 <default_tx_handler>:
static void
default_tx_handler
(
    mss_uart_instance_t * this_uart
)
{
    1314:	b410      	push	{r4}
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1316:	f240 53f0 	movw	r3, #1520	; 0x5f0
    131a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    131e:	4298      	cmp	r0, r3
    1320:	d006      	beq.n	1330 <default_tx_handler+0x1c>
    1322:	f240 53c8 	movw	r3, #1480	; 0x5c8
    1326:	f2c2 0300 	movt	r3, #8192	; 0x2000
    132a:	4298      	cmp	r0, r3
    132c:	d000      	beq.n	1330 <default_tx_handler+0x1c>
    132e:	be00      	bkpt	0x0000
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    1330:	68c2      	ldr	r2, [r0, #12]
    1332:	b902      	cbnz	r2, 1336 <default_tx_handler+0x22>
    1334:	be00      	bkpt	0x0000
    ASSERT( 0U < this_uart->tx_buff_size );
    1336:	6901      	ldr	r1, [r0, #16]
    1338:	b901      	cbnz	r1, 133c <default_tx_handler+0x28>
    133a:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    133c:	f240 53f0 	movw	r3, #1520	; 0x5f0
    1340:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1344:	4298      	cmp	r0, r3
    1346:	d005      	beq.n	1354 <default_tx_handler+0x40>
    1348:	f240 53c8 	movw	r3, #1480	; 0x5c8
    134c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1350:	4298      	cmp	r0, r3
    1352:	d130      	bne.n	13b6 <default_tx_handler+0xa2>
    1354:	2a00      	cmp	r2, #0
    1356:	d02e      	beq.n	13b6 <default_tx_handler+0xa2>
    1358:	2900      	cmp	r1, #0
    135a:	d02c      	beq.n	13b6 <default_tx_handler+0xa2>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
    135c:	6803      	ldr	r3, [r0, #0]
    135e:	7d1b      	ldrb	r3, [r3, #20]
        this_uart->status |= status;
    1360:	7a82      	ldrb	r2, [r0, #10]
    1362:	ea43 0202 	orr.w	r2, r3, r2
    1366:	7282      	strb	r2, [r0, #10]

        /*
         * This function should only be called as a result of a THRE interrupt.
         * Verify that this is true before proceeding to transmit data.
         */
        if ( status & MSS_UART_THRE )
    1368:	f013 0f20 	tst.w	r3, #32
    136c:	d01a      	beq.n	13a4 <default_tx_handler+0x90>
        {
            uint32_t i;
            uint32_t fill_size = TX_FIFO_SIZE;
            uint32_t tx_remain = this_uart->tx_buff_size - this_uart->tx_idx;
    136e:	6902      	ldr	r2, [r0, #16]
    1370:	6943      	ldr	r3, [r0, #20]
    1372:	ebc3 0302 	rsb	r3, r3, r2

            /* Calculate the number of bytes to transmit. */
            if ( tx_remain < TX_FIFO_SIZE )
    1376:	2b0f      	cmp	r3, #15
    1378:	d904      	bls.n	1384 <default_tx_handler+0x70>
    137a:	f04f 0c10 	mov.w	ip, #16
    137e:	f04f 0300 	mov.w	r3, #0
    1382:	e002      	b.n	138a <default_tx_handler+0x76>
            {
                fill_size = tx_remain;
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
    1384:	b173      	cbz	r3, 13a4 <default_tx_handler+0x90>
    1386:	469c      	mov	ip, r3
    1388:	e7f9      	b.n	137e <default_tx_handler+0x6a>
            {
                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = this_uart->tx_buffer[this_uart->tx_idx];
    138a:	6802      	ldr	r2, [r0, #0]
    138c:	68c4      	ldr	r4, [r0, #12]
    138e:	6941      	ldr	r1, [r0, #20]
    1390:	5c61      	ldrb	r1, [r4, r1]
    1392:	7011      	strb	r1, [r2, #0]
                ++this_uart->tx_idx;
    1394:	6942      	ldr	r2, [r0, #20]
    1396:	f102 0201 	add.w	r2, r2, #1
    139a:	6142      	str	r2, [r0, #20]
            {
                fill_size = tx_remain;
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
    139c:	f103 0301 	add.w	r3, r3, #1
    13a0:	4563      	cmp	r3, ip
    13a2:	d3f2      	bcc.n	138a <default_tx_handler+0x76>
                ++this_uart->tx_idx;
            }
        }

        /* Flag Tx as complete if all data has been pushed into the Tx FIFO. */
        if ( this_uart->tx_idx == this_uart->tx_buff_size )
    13a4:	6942      	ldr	r2, [r0, #20]
    13a6:	6903      	ldr	r3, [r0, #16]
    13a8:	429a      	cmp	r2, r3
        {
            this_uart->tx_buff_size = TX_COMPLETE;
    13aa:	bf01      	itttt	eq
    13ac:	2300      	moveq	r3, #0
    13ae:	6103      	streq	r3, [r0, #16]
            /* disables TX interrupt */
            this_uart->hw_reg_bit->IER_ETBEI = 0U;
    13b0:	6842      	ldreq	r2, [r0, #4]
    13b2:	f8c2 3084 	streq.w	r3, [r2, #132]	; 0x84
        }
    }
}
    13b6:	bc10      	pop	{r4}
    13b8:	4770      	bx	lr
    13ba:	bf00      	nop

000013bc <MSS_UART_set_rx_handler>:
(
    mss_uart_instance_t *       this_uart,
    mss_uart_irq_handler_t      handler,
    mss_uart_rx_trig_level_t    trigger_level
)
{
    13bc:	b410      	push	{r4}
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    13be:	f240 53f0 	movw	r3, #1520	; 0x5f0
    13c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    13c6:	4298      	cmp	r0, r3
    13c8:	d006      	beq.n	13d8 <MSS_UART_set_rx_handler+0x1c>
    13ca:	f240 53c8 	movw	r3, #1480	; 0x5c8
    13ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
    13d2:	4298      	cmp	r0, r3
    13d4:	d000      	beq.n	13d8 <MSS_UART_set_rx_handler+0x1c>
    13d6:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER );
    13d8:	b901      	cbnz	r1, 13dc <MSS_UART_set_rx_handler+0x20>
    13da:	be00      	bkpt	0x0000
    ASSERT( trigger_level < MSS_UART_FIFO_INVALID_TRIG_LEVEL );
    13dc:	2ac0      	cmp	r2, #192	; 0xc0
    13de:	d900      	bls.n	13e2 <MSS_UART_set_rx_handler+0x26>
    13e0:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    13e2:	f240 53f0 	movw	r3, #1520	; 0x5f0
    13e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    13ea:	4298      	cmp	r0, r3
    13ec:	d005      	beq.n	13fa <MSS_UART_set_rx_handler+0x3e>
    13ee:	f240 53c8 	movw	r3, #1480	; 0x5c8
    13f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    13f6:	4298      	cmp	r0, r3
    13f8:	d12f      	bne.n	145a <MSS_UART_set_rx_handler+0x9e>
    13fa:	2ac0      	cmp	r2, #192	; 0xc0
    13fc:	bf8c      	ite	hi
    13fe:	2300      	movhi	r3, #0
    1400:	2301      	movls	r3, #1
    1402:	2900      	cmp	r1, #0
    1404:	bf0c      	ite	eq
    1406:	2300      	moveq	r3, #0
    1408:	f003 0301 	andne.w	r3, r3, #1
    140c:	b32b      	cbz	r3, 145a <MSS_UART_set_rx_handler+0x9e>
        ( handler != INVALID_IRQ_HANDLER) &&
        ( trigger_level < MSS_UART_FIFO_INVALID_TRIG_LEVEL) )
    {
        this_uart->rx_handler = handler;
    140e:	61c1      	str	r1, [r0, #28]

        /* Set the receive interrupt trigger level. */
        /* Clear RX FIFO; Enable TXRDY and RXRDY for PDMA */
        this_uart->hw_reg->FCR = (uint8_t)(FCR_TRIG_LEVEL_MASK & (uint8_t)trigger_level) |
    1410:	6803      	ldr	r3, [r0, #0]
    1412:	f002 02c0 	and.w	r2, r2, #192	; 0xc0
    1416:	f042 020a 	orr.w	r2, r2, #10
    141a:	721a      	strb	r2, [r3, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_ENABLE_TXRDY_RXRDY_MASK;

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    141c:	8903      	ldrh	r3, [r0, #8]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    141e:	b219      	sxth	r1, r3
    1420:	ea4f 1151 	mov.w	r1, r1, lsr #5
    1424:	f003 031f 	and.w	r3, r3, #31
    1428:	f04f 0201 	mov.w	r2, #1
    142c:	fa02 f403 	lsl.w	r4, r2, r3
    1430:	f24e 1300 	movw	r3, #57600	; 0xe100
    1434:	f2ce 0300 	movt	r3, #57344	; 0xe000
    1438:	f101 0160 	add.w	r1, r1, #96	; 0x60
    143c:	f843 4021 	str.w	r4, [r3, r1, lsl #2]

        /* Enable receive interrupt. */
        this_uart->hw_reg_bit->IER_ERBFI = 1U;
    1440:	6841      	ldr	r1, [r0, #4]
    1442:	f8c1 2080 	str.w	r2, [r1, #128]	; 0x80

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    1446:	8901      	ldrh	r1, [r0, #8]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    1448:	b208      	sxth	r0, r1
    144a:	ea4f 1050 	mov.w	r0, r0, lsr #5
    144e:	f001 011f 	and.w	r1, r1, #31
    1452:	fa02 f201 	lsl.w	r2, r2, r1
    1456:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
    }
}
    145a:	bc10      	pop	{r4}
    145c:	4770      	bx	lr
    145e:	bf00      	nop

00001460 <MSS_UART_set_loopback>:
(
    mss_uart_instance_t *   this_uart,
    mss_uart_loopback_t     loopback
)
{
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1460:	f240 53f0 	movw	r3, #1520	; 0x5f0
    1464:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1468:	4298      	cmp	r0, r3
    146a:	d007      	beq.n	147c <MSS_UART_set_loopback+0x1c>
    146c:	f240 53c8 	movw	r3, #1480	; 0x5c8
    1470:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1474:	4298      	cmp	r0, r3
    1476:	d001      	beq.n	147c <MSS_UART_set_loopback+0x1c>
    1478:	be00      	bkpt	0x0000
    147a:	4770      	bx	lr

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    {
        if ( loopback == MSS_UART_LOOPBACK_OFF )
    147c:	b929      	cbnz	r1, 148a <MSS_UART_set_loopback+0x2a>
        {
            this_uart->hw_reg_bit->MCR_LOOP = 0U;
    147e:	6843      	ldr	r3, [r0, #4]
    1480:	f04f 0200 	mov.w	r2, #0
    1484:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
    1488:	4770      	bx	lr
        }
        else
        {
            this_uart->hw_reg_bit->MCR_LOOP = 1U;
    148a:	6843      	ldr	r3, [r0, #4]
    148c:	f04f 0201 	mov.w	r2, #1
    1490:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
    1494:	4770      	bx	lr
    1496:	bf00      	nop

00001498 <UART0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART0_IRQHandler( void )
#else
void UART0_IRQHandler( void )
#endif
{
    1498:	4668      	mov	r0, sp
    149a:	f020 0107 	bic.w	r1, r0, #7
    149e:	468d      	mov	sp, r1
    14a0:	b501      	push	{r0, lr}
    MSS_UART_isr( &g_mss_uart0 );
    14a2:	f240 50f0 	movw	r0, #1520	; 0x5f0
    14a6:	f2c2 0000 	movt	r0, #8192	; 0x2000
    14aa:	f7ff fefb 	bl	12a4 <MSS_UART_isr>
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    14ae:	f24e 1300 	movw	r3, #57600	; 0xe100
    14b2:	f2ce 0300 	movt	r3, #57344	; 0xe000
    14b6:	f44f 6280 	mov.w	r2, #1024	; 0x400
    14ba:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC_ClearPendingIRQ( UART0_IRQn );
}
    14be:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
    14c2:	4685      	mov	sp, r0
    14c4:	4770      	bx	lr
    14c6:	bf00      	nop

000014c8 <UART1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART1_IRQHandler( void )
#else
void UART1_IRQHandler( void )
#endif
{
    14c8:	4668      	mov	r0, sp
    14ca:	f020 0107 	bic.w	r1, r0, #7
    14ce:	468d      	mov	sp, r1
    14d0:	b501      	push	{r0, lr}
    MSS_UART_isr( &g_mss_uart1 );
    14d2:	f240 50c8 	movw	r0, #1480	; 0x5c8
    14d6:	f2c2 0000 	movt	r0, #8192	; 0x2000
    14da:	f7ff fee3 	bl	12a4 <MSS_UART_isr>
    14de:	f24e 1300 	movw	r3, #57600	; 0xe100
    14e2:	f2ce 0300 	movt	r3, #57344	; 0xe000
    14e6:	f44f 6200 	mov.w	r2, #2048	; 0x800
    14ea:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC_ClearPendingIRQ( UART1_IRQn );
}
    14ee:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
    14f2:	4685      	mov	sp, r0
    14f4:	4770      	bx	lr
    14f6:	bf00      	nop

000014f8 <MSS_UART_set_rxstatus_handler>:
MSS_UART_set_rxstatus_handler
(
    mss_uart_instance_t * this_uart,
    mss_uart_irq_handler_t handler
)
{
    14f8:	b410      	push	{r4}
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    14fa:	f240 53f0 	movw	r3, #1520	; 0x5f0
    14fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1502:	4298      	cmp	r0, r3
    1504:	d006      	beq.n	1514 <MSS_UART_set_rxstatus_handler+0x1c>
    1506:	f240 53c8 	movw	r3, #1480	; 0x5c8
    150a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    150e:	4298      	cmp	r0, r3
    1510:	d000      	beq.n	1514 <MSS_UART_set_rxstatus_handler+0x1c>
    1512:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER);
    1514:	b901      	cbnz	r1, 1518 <MSS_UART_set_rxstatus_handler+0x20>
    1516:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    1518:	f240 53f0 	movw	r3, #1520	; 0x5f0
    151c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1520:	4298      	cmp	r0, r3
    1522:	d005      	beq.n	1530 <MSS_UART_set_rxstatus_handler+0x38>
    1524:	f240 53c8 	movw	r3, #1480	; 0x5c8
    1528:	f2c2 0300 	movt	r3, #8192	; 0x2000
    152c:	4298      	cmp	r0, r3
    152e:	d120      	bne.n	1572 <MSS_UART_set_rxstatus_handler+0x7a>
    1530:	b1f9      	cbz	r1, 1572 <MSS_UART_set_rxstatus_handler+0x7a>
        ( handler != INVALID_IRQ_HANDLER) )
    {
        this_uart->linests_handler = handler;
    1532:	6181      	str	r1, [r0, #24]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    1534:	8903      	ldrh	r3, [r0, #8]
    1536:	b219      	sxth	r1, r3
    1538:	ea4f 1151 	mov.w	r1, r1, lsr #5
    153c:	f003 031f 	and.w	r3, r3, #31
    1540:	f04f 0201 	mov.w	r2, #1
    1544:	fa02 f403 	lsl.w	r4, r2, r3
    1548:	f24e 1300 	movw	r3, #57600	; 0xe100
    154c:	f2ce 0300 	movt	r3, #57344	; 0xe000
    1550:	f101 0160 	add.w	r1, r1, #96	; 0x60
    1554:	f843 4021 	str.w	r4, [r3, r1, lsl #2]

        /* Enable receiver line status interrupt. */
        this_uart->hw_reg_bit->IER_ELSI = 1U;
    1558:	6841      	ldr	r1, [r0, #4]
    155a:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    155e:	8901      	ldrh	r1, [r0, #8]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    1560:	b208      	sxth	r0, r1
    1562:	ea4f 1050 	mov.w	r0, r0, lsr #5
    1566:	f001 011f 	and.w	r1, r1, #31
    156a:	fa02 f201 	lsl.w	r2, r2, r1
    156e:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
    }
}
    1572:	bc10      	pop	{r4}
    1574:	4770      	bx	lr
    1576:	bf00      	nop

00001578 <MSS_UART_set_tx_handler>:
MSS_UART_set_tx_handler
(
    mss_uart_instance_t * this_uart,
    mss_uart_irq_handler_t handler
)
{
    1578:	b410      	push	{r4}
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    157a:	f240 53f0 	movw	r3, #1520	; 0x5f0
    157e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1582:	4298      	cmp	r0, r3
    1584:	d006      	beq.n	1594 <MSS_UART_set_tx_handler+0x1c>
    1586:	f240 53c8 	movw	r3, #1480	; 0x5c8
    158a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    158e:	4298      	cmp	r0, r3
    1590:	d000      	beq.n	1594 <MSS_UART_set_tx_handler+0x1c>
    1592:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER);
    1594:	b901      	cbnz	r1, 1598 <MSS_UART_set_tx_handler+0x20>
    1596:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    1598:	f240 53f0 	movw	r3, #1520	; 0x5f0
    159c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    15a0:	4298      	cmp	r0, r3
    15a2:	d005      	beq.n	15b0 <MSS_UART_set_tx_handler+0x38>
    15a4:	f240 53c8 	movw	r3, #1480	; 0x5c8
    15a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    15ac:	4298      	cmp	r0, r3
    15ae:	d124      	bne.n	15fa <MSS_UART_set_tx_handler+0x82>
    15b0:	b319      	cbz	r1, 15fa <MSS_UART_set_tx_handler+0x82>
        ( handler != INVALID_IRQ_HANDLER) )
    {
        this_uart->tx_handler = handler;
    15b2:	6201      	str	r1, [r0, #32]

        /* Make TX buffer info invalid */
        this_uart->tx_buffer = (const uint8_t *)0;
    15b4:	f04f 0300 	mov.w	r3, #0
    15b8:	60c3      	str	r3, [r0, #12]
        this_uart->tx_buff_size = 0U;
    15ba:	6103      	str	r3, [r0, #16]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    15bc:	8903      	ldrh	r3, [r0, #8]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    15be:	b219      	sxth	r1, r3
    15c0:	ea4f 1151 	mov.w	r1, r1, lsr #5
    15c4:	f003 031f 	and.w	r3, r3, #31
    15c8:	f04f 0201 	mov.w	r2, #1
    15cc:	fa02 f403 	lsl.w	r4, r2, r3
    15d0:	f24e 1300 	movw	r3, #57600	; 0xe100
    15d4:	f2ce 0300 	movt	r3, #57344	; 0xe000
    15d8:	f101 0160 	add.w	r1, r1, #96	; 0x60
    15dc:	f843 4021 	str.w	r4, [r3, r1, lsl #2]

        /* Enable transmitter holding register Empty interrupt. */
        this_uart->hw_reg_bit->IER_ETBEI = 1U;
    15e0:	6841      	ldr	r1, [r0, #4]
    15e2:	f8c1 2084 	str.w	r2, [r1, #132]	; 0x84

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    15e6:	8901      	ldrh	r1, [r0, #8]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    15e8:	b208      	sxth	r0, r1
    15ea:	ea4f 1050 	mov.w	r0, r0, lsr #5
    15ee:	f001 011f 	and.w	r1, r1, #31
    15f2:	fa02 f201 	lsl.w	r2, r2, r1
    15f6:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
    }
}
    15fa:	bc10      	pop	{r4}
    15fc:	4770      	bx	lr
    15fe:	bf00      	nop

00001600 <MSS_UART_set_modemstatus_handler>:
MSS_UART_set_modemstatus_handler
(
    mss_uart_instance_t * this_uart,
    mss_uart_irq_handler_t handler
)
{
    1600:	b410      	push	{r4}
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1602:	f240 53f0 	movw	r3, #1520	; 0x5f0
    1606:	f2c2 0300 	movt	r3, #8192	; 0x2000
    160a:	4298      	cmp	r0, r3
    160c:	d006      	beq.n	161c <MSS_UART_set_modemstatus_handler+0x1c>
    160e:	f240 53c8 	movw	r3, #1480	; 0x5c8
    1612:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1616:	4298      	cmp	r0, r3
    1618:	d000      	beq.n	161c <MSS_UART_set_modemstatus_handler+0x1c>
    161a:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER );
    161c:	b901      	cbnz	r1, 1620 <MSS_UART_set_modemstatus_handler+0x20>
    161e:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    1620:	f240 53f0 	movw	r3, #1520	; 0x5f0
    1624:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1628:	4298      	cmp	r0, r3
    162a:	d005      	beq.n	1638 <MSS_UART_set_modemstatus_handler+0x38>
    162c:	f240 53c8 	movw	r3, #1480	; 0x5c8
    1630:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1634:	4298      	cmp	r0, r3
    1636:	d120      	bne.n	167a <MSS_UART_set_modemstatus_handler+0x7a>
    1638:	b1f9      	cbz	r1, 167a <MSS_UART_set_modemstatus_handler+0x7a>
        ( handler != INVALID_IRQ_HANDLER) )
    {
        this_uart->modemsts_handler = handler;
    163a:	6241      	str	r1, [r0, #36]	; 0x24

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    163c:	8903      	ldrh	r3, [r0, #8]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    163e:	b219      	sxth	r1, r3
    1640:	ea4f 1151 	mov.w	r1, r1, lsr #5
    1644:	f003 031f 	and.w	r3, r3, #31
    1648:	f04f 0201 	mov.w	r2, #1
    164c:	fa02 f403 	lsl.w	r4, r2, r3
    1650:	f24e 1300 	movw	r3, #57600	; 0xe100
    1654:	f2ce 0300 	movt	r3, #57344	; 0xe000
    1658:	f101 0160 	add.w	r1, r1, #96	; 0x60
    165c:	f843 4021 	str.w	r4, [r3, r1, lsl #2]

        /* Enable modem status interrupt. */
        this_uart->hw_reg_bit->IER_EDSSI = 1U;
    1660:	6841      	ldr	r1, [r0, #4]
    1662:	f8c1 208c 	str.w	r2, [r1, #140]	; 0x8c

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    1666:	8901      	ldrh	r1, [r0, #8]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    1668:	b208      	sxth	r0, r1
    166a:	ea4f 1050 	mov.w	r0, r0, lsr #5
    166e:	f001 011f 	and.w	r1, r1, #31
    1672:	fa02 f201 	lsl.w	r2, r2, r1
    1676:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
    }
}
    167a:	bc10      	pop	{r4}
    167c:	4770      	bx	lr
    167e:	bf00      	nop

00001680 <MSS_UART_fill_tx_fifo>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * tx_buffer,
    size_t tx_size
)
{
    1680:	b410      	push	{r4}
    1682:	4603      	mov	r3, r0
    uint8_t status = 0U;
    size_t size_sent = 0U;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1684:	f240 50f0 	movw	r0, #1520	; 0x5f0
    1688:	f2c2 0000 	movt	r0, #8192	; 0x2000
    168c:	4283      	cmp	r3, r0
    168e:	d006      	beq.n	169e <MSS_UART_fill_tx_fifo+0x1e>
    1690:	f240 50c8 	movw	r0, #1480	; 0x5c8
    1694:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1698:	4283      	cmp	r3, r0
    169a:	d000      	beq.n	169e <MSS_UART_fill_tx_fifo+0x1e>
    169c:	be00      	bkpt	0x0000
    ASSERT( tx_buffer != ( (uint8_t *)0 ) );
    169e:	b901      	cbnz	r1, 16a2 <MSS_UART_fill_tx_fifo+0x22>
    16a0:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0 );
    16a2:	b902      	cbnz	r2, 16a6 <MSS_UART_fill_tx_fifo+0x26>
    16a4:	be00      	bkpt	0x0000

    /* Fill the UART's Tx FIFO until the FIFO is full or the complete input
     * buffer has been written. */
    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1 ) ) &&
    16a6:	f240 50f0 	movw	r0, #1520	; 0x5f0
    16aa:	f2c2 0000 	movt	r0, #8192	; 0x2000
    16ae:	4283      	cmp	r3, r0
    16b0:	d005      	beq.n	16be <MSS_UART_fill_tx_fifo+0x3e>
    16b2:	f240 50c8 	movw	r0, #1480	; 0x5c8
    16b6:	f2c2 0000 	movt	r0, #8192	; 0x2000
    16ba:	4283      	cmp	r3, r0
    16bc:	d126      	bne.n	170c <MSS_UART_fill_tx_fifo+0x8c>
        (tx_buffer != ( (uint8_t *)0 ))   &&
        (tx_size > 0u) )
    16be:	1e10      	subs	r0, r2, #0
    16c0:	bf18      	it	ne
    16c2:	2001      	movne	r0, #1
    ASSERT( tx_buffer != ( (uint8_t *)0 ) );
    ASSERT( tx_size > 0 );

    /* Fill the UART's Tx FIFO until the FIFO is full or the complete input
     * buffer has been written. */
    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1 ) ) &&
    16c4:	2900      	cmp	r1, #0
    16c6:	bf0c      	ite	eq
    16c8:	2400      	moveq	r4, #0
    16ca:	f000 0401 	andne.w	r4, r0, #1
    16ce:	b1ec      	cbz	r4, 170c <MSS_UART_fill_tx_fifo+0x8c>
        (tx_buffer != ( (uint8_t *)0 ))   &&
        (tx_size > 0u) )
    {
        status = this_uart->hw_reg->LSR;
    16d0:	681c      	ldr	r4, [r3, #0]
    16d2:	f894 c014 	ldrb.w	ip, [r4, #20]
        this_uart->status |= status;
    16d6:	7a9c      	ldrb	r4, [r3, #10]
    16d8:	ea4c 0404 	orr.w	r4, ip, r4
    16dc:	729c      	strb	r4, [r3, #10]

        if( status & MSS_UART_THRE )
    16de:	f01c 0f20 	tst.w	ip, #32
    16e2:	d013      	beq.n	170c <MSS_UART_fill_tx_fifo+0x8c>
        {
            uint32_t fill_size = TX_FIFO_SIZE;

            if ( tx_size < TX_FIFO_SIZE )
    16e4:	2a0f      	cmp	r2, #15
    16e6:	d904      	bls.n	16f2 <MSS_UART_fill_tx_fifo+0x72>
    16e8:	f04f 0410 	mov.w	r4, #16
    16ec:	f04f 0000 	mov.w	r0, #0
    16f0:	e002      	b.n	16f8 <MSS_UART_fill_tx_fifo+0x78>
            {
                fill_size = tx_size;
            }
            /* Fill up FIFO */
            for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
    16f2:	b158      	cbz	r0, 170c <MSS_UART_fill_tx_fifo+0x8c>
    16f4:	4614      	mov	r4, r2
    16f6:	e7f9      	b.n	16ec <MSS_UART_fill_tx_fifo+0x6c>
            {

                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = tx_buffer[size_sent];
    16f8:	681a      	ldr	r2, [r3, #0]
    16fa:	f811 c000 	ldrb.w	ip, [r1, r0]
    16fe:	f882 c000 	strb.w	ip, [r2]
            if ( tx_size < TX_FIFO_SIZE )
            {
                fill_size = tx_size;
            }
            /* Fill up FIFO */
            for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
    1702:	f100 0001 	add.w	r0, r0, #1
    1706:	42a0      	cmp	r0, r4
    1708:	d3f6      	bcc.n	16f8 <MSS_UART_fill_tx_fifo+0x78>
    170a:	e001      	b.n	1710 <MSS_UART_fill_tx_fifo+0x90>
    170c:	f04f 0000 	mov.w	r0, #0
                this_uart->hw_reg->THR = tx_buffer[size_sent];
            }
        }
    }
    return size_sent;
}
    1710:	bc10      	pop	{r4}
    1712:	4770      	bx	lr

00001714 <MSS_UART_get_rx_status>:
uint8_t
MSS_UART_get_rx_status
(
    mss_uart_instance_t * this_uart
)
{
    1714:	4602      	mov	r2, r0
    uint8_t status = MSS_UART_INVALID_PARAM;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1716:	f240 53f0 	movw	r3, #1520	; 0x5f0
    171a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    171e:	4298      	cmp	r0, r3
    1720:	d009      	beq.n	1736 <MSS_UART_get_rx_status+0x22>
    1722:	f240 53c8 	movw	r3, #1480	; 0x5c8
    1726:	f2c2 0300 	movt	r3, #8192	; 0x2000
    172a:	4298      	cmp	r0, r3
    172c:	d003      	beq.n	1736 <MSS_UART_get_rx_status+0x22>
    172e:	be00      	bkpt	0x0000
    1730:	f04f 00ff 	mov.w	r0, #255	; 0xff
    1734:	4770      	bx	lr
         * Bit 2 - Parity error status
         * Bit 3 - Frame error status
         * Bit 4 - Break interrupt indicator
         * Bit 7 - FIFO data error status
         */
        this_uart->status |= (this_uart->hw_reg->LSR);
    1736:	6813      	ldr	r3, [r2, #0]
    1738:	7d18      	ldrb	r0, [r3, #20]
        status = (this_uart->status & STATUS_ERROR_MASK );
    173a:	7a93      	ldrb	r3, [r2, #10]
    173c:	ea40 0003 	orr.w	r0, r0, r3
    1740:	f000 009e 	and.w	r0, r0, #158	; 0x9e
        /* Clear the sticky status after reading */
        this_uart->status = 0U;
    1744:	f04f 0300 	mov.w	r3, #0
    1748:	7293      	strb	r3, [r2, #10]
    }
    return status;
}
    174a:	4770      	bx	lr

0000174c <MSS_UART_get_modem_status>:
    mss_uart_instance_t * this_uart
)
{
    uint8_t status = MSS_UART_INVALID_PARAM;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    174c:	f240 53f0 	movw	r3, #1520	; 0x5f0
    1750:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1754:	4298      	cmp	r0, r3
    1756:	d009      	beq.n	176c <MSS_UART_get_modem_status+0x20>
    1758:	f240 53c8 	movw	r3, #1480	; 0x5c8
    175c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1760:	4298      	cmp	r0, r3
    1762:	d003      	beq.n	176c <MSS_UART_get_modem_status+0x20>
    1764:	be00      	bkpt	0x0000
    1766:	f04f 00ff 	mov.w	r0, #255	; 0xff
    176a:	4770      	bx	lr
         * Bit 4 - Clear To Send
         * Bit 5 - Data Set Ready
         * Bit 6 - Ring Indicator
         * Bit 7 - Data Carrier Detect
         */
        status = this_uart->hw_reg->MSR;
    176c:	6803      	ldr	r3, [r0, #0]
    176e:	7e18      	ldrb	r0, [r3, #24]
    }
    return status;
}
    1770:	4770      	bx	lr
    1772:	bf00      	nop

00001774 <MSS_UART_get_tx_status>:
    mss_uart_instance_t * this_uart
)
{
    uint8_t status = MSS_UART_TX_BUSY;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1774:	f240 53f0 	movw	r3, #1520	; 0x5f0
    1778:	f2c2 0300 	movt	r3, #8192	; 0x2000
    177c:	4298      	cmp	r0, r3
    177e:	d009      	beq.n	1794 <MSS_UART_get_tx_status+0x20>
    1780:	f240 53c8 	movw	r3, #1480	; 0x5c8
    1784:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1788:	4298      	cmp	r0, r3
    178a:	d003      	beq.n	1794 <MSS_UART_get_tx_status+0x20>
    178c:	be00      	bkpt	0x0000
    178e:	f04f 0000 	mov.w	r0, #0
    1792:	4770      	bx	lr

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
    1794:	6803      	ldr	r3, [r0, #0]
    1796:	7d1b      	ldrb	r3, [r3, #20]
        this_uart->status |= status;
    1798:	7a82      	ldrb	r2, [r0, #10]
    179a:	ea43 0202 	orr.w	r2, r3, r2
    179e:	7282      	strb	r2, [r0, #10]
        /*
         * Extract the transmit status bits from the UART's Line Status Register.
         * Bit 5 - Transmitter Holding Register/FIFO Empty (THRE) status. (If = 1, TX FIFO is empty)
         * Bit 6 - Transmitter Empty (TEMT) status. (If = 1, both TX FIFO and shift register are empty)
         */
        status &= ( MSS_UART_THRE | MSS_UART_TEMT );
    17a0:	f003 0060 	and.w	r0, r3, #96	; 0x60
    }
    return status;
}
    17a4:	4770      	bx	lr
    17a6:	bf00      	nop

000017a8 <MSS_UART_init>:
(
    mss_uart_instance_t* this_uart,
    uint32_t baud_rate,
    uint8_t line_config
)
{
    17a8:	b570      	push	{r4, r5, r6, lr}
    17aa:	4604      	mov	r4, r0
    17ac:	460d      	mov	r5, r1
    17ae:	4616      	mov	r6, r2
    uint32_t pclk_freq = 0U;
    uint32_t baud_value_l;

    /* The driver expects g_mss_uart0 and g_mss_uart1 to be the only
     * mss_uart_instance_t instances used to identify UART0 and UART1. */
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    17b0:	f240 53f0 	movw	r3, #1520	; 0x5f0
    17b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    17b8:	4298      	cmp	r0, r3
    17ba:	d006      	beq.n	17ca <MSS_UART_init+0x22>
    17bc:	f240 53c8 	movw	r3, #1480	; 0x5c8
    17c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    17c4:	4298      	cmp	r0, r3
    17c6:	d000      	beq.n	17ca <MSS_UART_init+0x22>
    17c8:	be00      	bkpt	0x0000

    /* baud_rate should be greater than 0 */
    ASSERT( 0U < baud_rate );
    17ca:	b905      	cbnz	r5, 17ce <MSS_UART_init+0x26>
    17cc:	be00      	bkpt	0x0000

    /* Force the value of the CMSIS global variables holding the various system
     * clock frequencies to be updated. */
    SystemCoreClockUpdate();
    17ce:	f000 fce5 	bl	219c <SystemCoreClockUpdate>

    if ( this_uart == &g_mss_uart0 )
    17d2:	f240 53f0 	movw	r3, #1520	; 0x5f0
    17d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    17da:	429c      	cmp	r4, r3
    17dc:	d126      	bne.n	182c <MSS_UART_init+0x84>
    {
        this_uart->hw_reg = UART0;
    17de:	f240 53f0 	movw	r3, #1520	; 0x5f0
    17e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    17e6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    17ea:	601a      	str	r2, [r3, #0]
        this_uart->hw_reg_bit = UART0_BITBAND;
    17ec:	f04f 4284 	mov.w	r2, #1107296256	; 0x42000000
    17f0:	605a      	str	r2, [r3, #4]
        this_uart->irqn = UART0_IRQn;
    17f2:	f04f 020a 	mov.w	r2, #10
    17f6:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK0;
    17f8:	f240 0314 	movw	r3, #20
    17fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1800:	6818      	ldr	r0, [r3, #0]

        /* reset UART0 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART0_SOFTRESET_MASK;
    1802:	f242 0300 	movw	r3, #8192	; 0x2000
    1806:	f2ce 0304 	movt	r3, #57348	; 0xe004
    180a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    180c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    1810:	631a      	str	r2, [r3, #48]	; 0x30
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    1812:	f24e 1200 	movw	r2, #57600	; 0xe100
    1816:	f2ce 0200 	movt	r2, #57344	; 0xe000
    181a:	f44f 6180 	mov.w	r1, #1024	; 0x400
    181e:	f8c2 1180 	str.w	r1, [r2, #384]	; 0x180
        /* Clear any previously pended UART0 interrupt */
        NVIC_ClearPendingIRQ( UART0_IRQn );
        /* Take UART0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART0_SOFTRESET_MASK;
    1822:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    1824:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    1828:	631a      	str	r2, [r3, #48]	; 0x30
    182a:	e025      	b.n	1878 <MSS_UART_init+0xd0>
    }
    else
    {
        this_uart->hw_reg = UART1;
    182c:	f240 0300 	movw	r3, #0
    1830:	f2c4 0301 	movt	r3, #16385	; 0x4001
    1834:	6023      	str	r3, [r4, #0]
        this_uart->hw_reg_bit = UART1_BITBAND;
    1836:	f240 0300 	movw	r3, #0
    183a:	f2c4 2320 	movt	r3, #16928	; 0x4220
    183e:	6063      	str	r3, [r4, #4]
        this_uart->irqn = UART1_IRQn;
    1840:	f04f 030b 	mov.w	r3, #11
    1844:	8123      	strh	r3, [r4, #8]

        pclk_freq = g_FrequencyPCLK1;
    1846:	f240 0318 	movw	r3, #24
    184a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    184e:	6818      	ldr	r0, [r3, #0]

        /* Reset UART1 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART1_SOFTRESET_MASK;
    1850:	f242 0300 	movw	r3, #8192	; 0x2000
    1854:	f2ce 0304 	movt	r3, #57348	; 0xe004
    1858:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    185a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
    185e:	631a      	str	r2, [r3, #48]	; 0x30
    1860:	f24e 1200 	movw	r2, #57600	; 0xe100
    1864:	f2ce 0200 	movt	r2, #57344	; 0xe000
    1868:	f44f 6100 	mov.w	r1, #2048	; 0x800
    186c:	f8c2 1180 	str.w	r1, [r2, #384]	; 0x180
        /* Clear any previously pended UART1 interrupt */
        NVIC_ClearPendingIRQ( UART1_IRQn );
        /* Take UART1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART1_SOFTRESET_MASK;
    1870:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    1872:	f422 7280 	bic.w	r2, r2, #256	; 0x100
    1876:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* disable interrupts */
    this_uart->hw_reg->IER = 0U;
    1878:	6823      	ldr	r3, [r4, #0]
    187a:	f04f 0200 	mov.w	r2, #0
    187e:	711a      	strb	r2, [r3, #4]
     * The baud value is computed using the following equation:
     *      baud_value_l = PCLK_Frequency / (baud_rate * 16)
     * The baud value is rounded up or down depending on what would be the remainder
     * of the divide by 16 operation.
     */
    if( 0U < baud_rate )
    1880:	b915      	cbnz	r5, 1888 <MSS_UART_init+0xe0>
    1882:	f04f 0501 	mov.w	r5, #1
    1886:	e00f      	b.n	18a8 <MSS_UART_init+0x100>
    {
        baud_value_l = (uint32_t)(pclk_freq / baud_rate);
    1888:	fbb0 f5f5 	udiv	r5, r0, r5
        if( baud_value_l & 0x00000008U )
    188c:	f015 0f08 	tst.w	r5, #8
        {
            /* remainder above 0.5 */
            baud_value_l = (baud_value_l >> 4U) + 1U;        
    1890:	ea4f 1515 	mov.w	r5, r5, lsr #4
    1894:	bf18      	it	ne
    1896:	3501      	addne	r5, #1
            /* remainder below 0.5 */
            baud_value_l = (baud_value_l >> 4U);
        }
    
        /* Check if the baud rate is supported by the PCLK */
        ASSERT( baud_value_l <= UINT16_MAX);
    1898:	f5b5 3f80 	cmp.w	r5, #65536	; 0x10000
        if( baud_value_l <= (uint32_t)UINT16_MAX)
        {
            baud_value = (uint16_t)baud_value_l;
    189c:	bf38      	it	cc
    189e:	b2ad      	uxthcc	r5, r5
            /* remainder below 0.5 */
            baud_value_l = (baud_value_l >> 4U);
        }
    
        /* Check if the baud rate is supported by the PCLK */
        ASSERT( baud_value_l <= UINT16_MAX);
    18a0:	d302      	bcc.n	18a8 <MSS_UART_init+0x100>
    18a2:	be00      	bkpt	0x0000
    18a4:	f04f 0501 	mov.w	r5, #1
            baud_value = (uint16_t)baud_value_l;
        }
    }
    
    /* set divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)1;
    18a8:	6863      	ldr	r3, [r4, #4]
    18aa:	f04f 0201 	mov.w	r2, #1
    18ae:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* msb of baud value */
    this_uart->hw_reg->DMR = (uint8_t)(baud_value >> 8);
    18b2:	6823      	ldr	r3, [r4, #0]
    18b4:	ea4f 2215 	mov.w	r2, r5, lsr #8
    18b8:	711a      	strb	r2, [r3, #4]
    /* lsb of baud value */
    this_uart->hw_reg->DLR = (uint8_t)baud_value;
    18ba:	6823      	ldr	r3, [r4, #0]
    18bc:	b2ed      	uxtb	r5, r5
    18be:	701d      	strb	r5, [r3, #0]

    /* reset divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)0;
    18c0:	6862      	ldr	r2, [r4, #4]
    18c2:	f04f 0300 	mov.w	r3, #0
    18c6:	f8c2 319c 	str.w	r3, [r2, #412]	; 0x19c

    /* set the line control register (bit length, stop bits, parity) */
    this_uart->hw_reg->LCR = line_config;
    18ca:	6822      	ldr	r2, [r4, #0]
    18cc:	7316      	strb	r6, [r2, #12]

    /* FIFO configuration */
    /* RX FIFO length = 1 byte, clear receiver FIFO, 
       clear transmitter FIFO, enable RXRDYN and TXRDYN pins. */
    this_uart->hw_reg->FCR = (uint8_t)MSS_UART_FIFO_SINGLE_BYTE | 
    18ce:	6822      	ldr	r2, [r4, #0]
    18d0:	f04f 010e 	mov.w	r1, #14
    18d4:	7211      	strb	r1, [r2, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_CLEAR_TX_FIFO_MASK | 
                              FCR_ENABLE_TXRDY_RXRDY_MASK;
    /* disable loopback */
    this_uart->hw_reg_bit->MCR_LOOP = (uint32_t)0;
    18d6:	6862      	ldr	r2, [r4, #4]
    18d8:	f8c2 3210 	str.w	r3, [r2, #528]	; 0x210

    /* Instance setup */
    this_uart->tx_buff_size = TX_COMPLETE;
    18dc:	6123      	str	r3, [r4, #16]
    this_uart->tx_buffer = (const uint8_t *)0;
    18de:	60e3      	str	r3, [r4, #12]
    this_uart->tx_idx = 0U;
    18e0:	6163      	str	r3, [r4, #20]

    /* Default handlers for MSS UART interrupts */
    this_uart->rx_handler       = NULL_HANDLER;
    18e2:	61e3      	str	r3, [r4, #28]
    this_uart->tx_handler       = default_tx_handler;
    18e4:	f241 3215 	movw	r2, #4885	; 0x1315
    18e8:	f2c0 0200 	movt	r2, #0
    18ec:	6222      	str	r2, [r4, #32]
    this_uart->linests_handler  = NULL_HANDLER;
    18ee:	61a3      	str	r3, [r4, #24]
    this_uart->modemsts_handler = NULL_HANDLER;
    18f0:	6263      	str	r3, [r4, #36]	; 0x24

    /* Initialize the sticky status */
    this_uart->status = 0U;
    18f2:	72a3      	strb	r3, [r4, #10]
}
    18f4:	bd70      	pop	{r4, r5, r6, pc}
    18f6:	bf00      	nop

000018f8 <MSS_GPIO_init>:
/*-------------------------------------------------------------------------*//**
 * MSS_GPIO_init
 * See "mss_gpio.h" for details of how to use this function.
 */
void MSS_GPIO_init( void )
{
    18f8:	b410      	push	{r4}
    uint32_t i;
    
    /* reset MSS GPIO hardware */
    SYSREG->SOFT_RST_CR |= SYSREG_GPIO_SOFTRESET_MASK;
    18fa:	f242 0300 	movw	r3, #8192	; 0x2000
    18fe:	f2ce 0304 	movt	r3, #57348	; 0xe004
    1902:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    1904:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
    1908:	631a      	str	r2, [r3, #48]	; 0x30
    190a:	f04f 0300 	mov.w	r3, #0
    /* Clear any previously pended MSS GPIO interrupt */
    for ( i = 0U; i < NB_OF_GPIO; ++i )
    {
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[i] );
    190e:	f24d 4014 	movw	r0, #54292	; 0xd414
    1912:	f2c0 0000 	movt	r0, #0
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    1916:	f04f 0c01 	mov.w	ip, #1
    191a:	f24e 1400 	movw	r4, #57600	; 0xe100
    191e:	f2ce 0400 	movt	r4, #57344	; 0xe000
    1922:	5ac2      	ldrh	r2, [r0, r3]
    1924:	b211      	sxth	r1, r2
    1926:	ea4f 1151 	mov.w	r1, r1, lsr #5
    192a:	f002 021f 	and.w	r2, r2, #31
    192e:	fa0c f202 	lsl.w	r2, ip, r2
    1932:	f101 0160 	add.w	r1, r1, #96	; 0x60
    1936:	f844 2021 	str.w	r2, [r4, r1, lsl #2]
    193a:	f103 0302 	add.w	r3, r3, #2
    uint32_t i;
    
    /* reset MSS GPIO hardware */
    SYSREG->SOFT_RST_CR |= SYSREG_GPIO_SOFTRESET_MASK;
    /* Clear any previously pended MSS GPIO interrupt */
    for ( i = 0U; i < NB_OF_GPIO; ++i )
    193e:	2b40      	cmp	r3, #64	; 0x40
    1940:	d1ef      	bne.n	1922 <MSS_GPIO_init+0x2a>
    {
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[i] );
    }
    /* Take MSS GPIO hardware out of reset. */
    SYSREG->SOFT_RST_CR &= ~SYSREG_GPIO_SOFTRESET_MASK;
    1942:	f242 0300 	movw	r3, #8192	; 0x2000
    1946:	f2ce 0304 	movt	r3, #57348	; 0xe004
    194a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    194c:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
    1950:	631a      	str	r2, [r3, #48]	; 0x30
}
    1952:	bc10      	pop	{r4}
    1954:	4770      	bx	lr
    1956:	bf00      	nop

00001958 <MSS_GPIO_config>:
    uint32_t config
)
{
    uint32_t gpio_idx = (uint32_t)port_id;
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    1958:	281f      	cmp	r0, #31
    195a:	d901      	bls.n	1960 <MSS_GPIO_config+0x8>
    195c:	be00      	bkpt	0x0000
    195e:	4770      	bx	lr

    if ( gpio_idx < NB_OF_GPIO )
    {
        *(g_config_reg_lut[gpio_idx]) = config;
    1960:	f24d 4314 	movw	r3, #54292	; 0xd414
    1964:	f2c0 0300 	movt	r3, #0
    1968:	eb03 0080 	add.w	r0, r3, r0, lsl #2
    196c:	6c03      	ldr	r3, [r0, #64]	; 0x40
    196e:	6019      	str	r1, [r3, #0]
    1970:	4770      	bx	lr
    1972:	bf00      	nop

00001974 <MSS_GPIO_set_output>:
    uint8_t             value
)
{
    uint32_t gpio_idx = (uint32_t)port_id;
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    1974:	281f      	cmp	r0, #31
    1976:	d901      	bls.n	197c <MSS_GPIO_set_output+0x8>
    1978:	be00      	bkpt	0x0000
    197a:	4770      	bx	lr
    
    if ( gpio_idx < NB_OF_GPIO )
    {
        GPIO_BITBAND->GPIO_OUT[gpio_idx] = (uint32_t)value;
    197c:	f240 0300 	movw	r3, #0
    1980:	f2c4 2326 	movt	r3, #16934	; 0x4226
    1984:	f500 6088 	add.w	r0, r0, #1088	; 0x440
    1988:	f843 1020 	str.w	r1, [r3, r0, lsl #2]
    198c:	4770      	bx	lr
    198e:	bf00      	nop

00001990 <MSS_GPIO_drive_inout>:
{
    uint32_t outputs_state;
    uint32_t config;
    uint32_t gpio_idx = (uint32_t)port_id;
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    1990:	281f      	cmp	r0, #31
    1992:	d901      	bls.n	1998 <MSS_GPIO_drive_inout+0x8>
    1994:	be00      	bkpt	0x0000
    1996:	4770      	bx	lr
    
    if ( gpio_idx < NB_OF_GPIO )
    {
        switch( inout_state )
    1998:	2901      	cmp	r1, #1
    199a:	d003      	beq.n	19a4 <MSS_GPIO_drive_inout+0x14>
    199c:	b1e1      	cbz	r1, 19d8 <MSS_GPIO_drive_inout+0x48>
    199e:	2902      	cmp	r1, #2
    19a0:	d140      	bne.n	1a24 <MSS_GPIO_drive_inout+0x94>
    19a2:	e033      	b.n	1a0c <MSS_GPIO_drive_inout+0x7c>
        {
        case MSS_GPIO_DRIVE_HIGH:
            /* Set output high */
            outputs_state = GPIO->GPIO_OUT;
    19a4:	f243 0300 	movw	r3, #12288	; 0x3000
    19a8:	f2c4 0301 	movt	r3, #16385	; 0x4001
    19ac:	f8d3 1088 	ldr.w	r1, [r3, #136]	; 0x88
            outputs_state |= (uint32_t)1 << gpio_idx;
    19b0:	f04f 0201 	mov.w	r2, #1
    19b4:	fa02 f200 	lsl.w	r2, r2, r0
    19b8:	ea42 0201 	orr.w	r2, r2, r1
            GPIO->GPIO_OUT = outputs_state;
    19bc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
            /* Enable output buffer */
            config = *(g_config_reg_lut[gpio_idx]);
    19c0:	f24d 4314 	movw	r3, #54292	; 0xd414
    19c4:	f2c0 0300 	movt	r3, #0
    19c8:	eb03 0080 	add.w	r0, r3, r0, lsl #2
    19cc:	6c03      	ldr	r3, [r0, #64]	; 0x40
    19ce:	681a      	ldr	r2, [r3, #0]
            config |= OUTPUT_BUFFER_ENABLE_MASK;
    19d0:	f042 0204 	orr.w	r2, r2, #4
            *(g_config_reg_lut[gpio_idx]) = config;
    19d4:	601a      	str	r2, [r3, #0]
            break;
    19d6:	4770      	bx	lr
            
        case MSS_GPIO_DRIVE_LOW:
            /* Set output low */
            outputs_state = GPIO->GPIO_OUT;
    19d8:	f243 0300 	movw	r3, #12288	; 0x3000
    19dc:	f2c4 0301 	movt	r3, #16385	; 0x4001
    19e0:	f8d3 1088 	ldr.w	r1, [r3, #136]	; 0x88
            outputs_state &= ~((uint32_t)((uint32_t)1 << gpio_idx));
    19e4:	f04f 0201 	mov.w	r2, #1
    19e8:	fa02 f200 	lsl.w	r2, r2, r0
    19ec:	ea21 0202 	bic.w	r2, r1, r2
            GPIO->GPIO_OUT = outputs_state;
    19f0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
            /* Enable output buffer */
            config = *(g_config_reg_lut[gpio_idx]);
    19f4:	f24d 4314 	movw	r3, #54292	; 0xd414
    19f8:	f2c0 0300 	movt	r3, #0
    19fc:	eb03 0080 	add.w	r0, r3, r0, lsl #2
    1a00:	6c03      	ldr	r3, [r0, #64]	; 0x40
    1a02:	681a      	ldr	r2, [r3, #0]
            config |= OUTPUT_BUFFER_ENABLE_MASK;
    1a04:	f042 0204 	orr.w	r2, r2, #4
            *(g_config_reg_lut[gpio_idx]) = config;
    1a08:	601a      	str	r2, [r3, #0]
            break;
    1a0a:	4770      	bx	lr
            
        case MSS_GPIO_HIGH_Z:
            /* Disable output buffer */
            config = *(g_config_reg_lut[gpio_idx]);
    1a0c:	f24d 4314 	movw	r3, #54292	; 0xd414
    1a10:	f2c0 0300 	movt	r3, #0
    1a14:	eb03 0080 	add.w	r0, r3, r0, lsl #2
    1a18:	6c03      	ldr	r3, [r0, #64]	; 0x40
    1a1a:	681a      	ldr	r2, [r3, #0]
            config &= ~OUTPUT_BUFFER_ENABLE_MASK;
    1a1c:	f022 0204 	bic.w	r2, r2, #4
            *(g_config_reg_lut[gpio_idx]) = config;
    1a20:	601a      	str	r2, [r3, #0]
            break;
    1a22:	4770      	bx	lr
            
        default:
            ASSERT(0);
    1a24:	be00      	bkpt	0x0000
    1a26:	4770      	bx	lr

00001a28 <MSS_GPIO_enable_irq>:
)
{
    uint32_t cfg_value;
    uint32_t gpio_idx = (uint32_t)port_id;
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    1a28:	281f      	cmp	r0, #31
    1a2a:	d901      	bls.n	1a30 <MSS_GPIO_enable_irq+0x8>
    1a2c:	be00      	bkpt	0x0000
    1a2e:	4770      	bx	lr
    
    if ( gpio_idx < NB_OF_GPIO )
    {
        cfg_value = *(g_config_reg_lut[gpio_idx]);
    1a30:	f24d 4314 	movw	r3, #54292	; 0xd414
    1a34:	f2c0 0300 	movt	r3, #0
    1a38:	eb03 0280 	add.w	r2, r3, r0, lsl #2
    1a3c:	6c12      	ldr	r2, [r2, #64]	; 0x40
    1a3e:	6811      	ldr	r1, [r2, #0]
        *(g_config_reg_lut[gpio_idx]) = (cfg_value | GPIO_INT_ENABLE_MASK);
    1a40:	f041 0108 	orr.w	r1, r1, #8
    1a44:	6011      	str	r1, [r2, #0]
        NVIC_EnableIRQ( g_gpio_irqn_lut[gpio_idx] );
    1a46:	f833 3010 	ldrh.w	r3, [r3, r0, lsl #1]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    1a4a:	b21a      	sxth	r2, r3
    1a4c:	ea4f 1252 	mov.w	r2, r2, lsr #5
    1a50:	f003 031f 	and.w	r3, r3, #31
    1a54:	f04f 0101 	mov.w	r1, #1
    1a58:	fa01 f103 	lsl.w	r1, r1, r3
    1a5c:	f24e 1300 	movw	r3, #57600	; 0xe100
    1a60:	f2ce 0300 	movt	r3, #57344	; 0xe000
    1a64:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    1a68:	4770      	bx	lr
    1a6a:	bf00      	nop

00001a6c <MSS_GPIO_disable_irq>:
)
{
    uint32_t cfg_value;
    uint32_t gpio_idx = (uint32_t)port_id;
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    1a6c:	281f      	cmp	r0, #31
    1a6e:	d901      	bls.n	1a74 <MSS_GPIO_disable_irq+0x8>
    1a70:	be00      	bkpt	0x0000
    1a72:	4770      	bx	lr

    if ( gpio_idx < NB_OF_GPIO )
    {
        cfg_value = *(g_config_reg_lut[gpio_idx]);
    1a74:	f24d 4314 	movw	r3, #54292	; 0xd414
    1a78:	f2c0 0300 	movt	r3, #0
    1a7c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
    1a80:	6c03      	ldr	r3, [r0, #64]	; 0x40
    1a82:	681a      	ldr	r2, [r3, #0]
        *(g_config_reg_lut[gpio_idx]) = (cfg_value & ~GPIO_INT_ENABLE_MASK);
    1a84:	f022 0208 	bic.w	r2, r2, #8
    1a88:	601a      	str	r2, [r3, #0]
    1a8a:	4770      	bx	lr

00001a8c <MSS_GPIO_clear_irq>:
    mss_gpio_id_t port_id
)
{
    uint32_t gpio_idx = (uint32_t)port_id;
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    1a8c:	281f      	cmp	r0, #31
    1a8e:	d901      	bls.n	1a94 <MSS_GPIO_clear_irq+0x8>
    1a90:	be00      	bkpt	0x0000
    1a92:	4770      	bx	lr
    
    if ( gpio_idx < NB_OF_GPIO )
    {
        GPIO->GPIO_IRQ = ((uint32_t)1) << gpio_idx;
    1a94:	f04f 0201 	mov.w	r2, #1
    1a98:	fa02 f100 	lsl.w	r1, r2, r0
    1a9c:	f243 0300 	movw	r3, #12288	; 0x3000
    1aa0:	f2c4 0301 	movt	r3, #16385	; 0x4001
    1aa4:	f8c3 1080 	str.w	r1, [r3, #128]	; 0x80
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[gpio_idx] );
    1aa8:	f24d 4314 	movw	r3, #54292	; 0xd414
    1aac:	f2c0 0300 	movt	r3, #0
    1ab0:	f833 3010 	ldrh.w	r3, [r3, r0, lsl #1]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    1ab4:	b219      	sxth	r1, r3
    1ab6:	ea4f 1151 	mov.w	r1, r1, lsr #5
    1aba:	f003 031f 	and.w	r3, r3, #31
    1abe:	fa02 f203 	lsl.w	r2, r2, r3
    1ac2:	f24e 1300 	movw	r3, #57600	; 0xe100
    1ac6:	f2ce 0300 	movt	r3, #57344	; 0xe000
    1aca:	f101 0160 	add.w	r1, r1, #96	; 0x60
    1ace:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
    1ad2:	4770      	bx	lr

00001ad4 <UART_get_rx_status>:
uint8_t
UART_get_rx_status
(
    UART_instance_t * this_uart
)
{
    1ad4:	b510      	push	{r4, lr}
    1ad6:	b08a      	sub	sp, #40	; 0x28
	uint8_t status = UART_APB_INVALID_PARAM;

    HAL_ASSERT( this_uart != NULL_INSTANCE )
    1ad8:	4603      	mov	r3, r0
    1ada:	b9d8      	cbnz	r0, 1b14 <UART_get_rx_status+0x40>
    1adc:	f24d 4cd4 	movw	ip, #54484	; 0xd4d4
    1ae0:	f2c0 0c00 	movt	ip, #0
    1ae4:	466c      	mov	r4, sp
    1ae6:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
    1aea:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    1aec:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
    1af0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    1af2:	e89c 0003 	ldmia.w	ip, {r0, r1}
    1af6:	f844 0b04 	str.w	r0, [r4], #4
    1afa:	f824 1b02 	strh.w	r1, [r4], #2
    1afe:	ea4f 4111 	mov.w	r1, r1, lsr #16
    1b02:	7021      	strb	r1, [r4, #0]
    1b04:	4668      	mov	r0, sp
    1b06:	f44f 718a 	mov.w	r1, #276	; 0x114
    1b0a:	f7ff f9bd 	bl	e88 <HAL_assert_fail>
    1b0e:	f04f 00ff 	mov.w	r0, #255	; 0xff
    1b12:	e005      	b.n	1b20 <UART_get_rx_status+0x4c>
     * Bit 1 - Overflow error status
     * Bit 2 - Frame error status
     */
    if( this_uart != NULL_INSTANCE )
    {
        status = ( ( this_uart->status & STATUS_ERROR_MASK ) >> 
    1b14:	7900      	ldrb	r0, [r0, #4]
    1b16:	f3c0 0082 	ubfx	r0, r0, #2, #3
                                          STATUS_ERROR_OFFSET );
        /*
         * Clear the sticky status for this instance.
         */
        this_uart->status = (uint8_t)0;
    1b1a:	f04f 0200 	mov.w	r2, #0
    1b1e:	711a      	strb	r2, [r3, #4]
    }
    return status;
}
    1b20:	b00a      	add	sp, #40	; 0x28
    1b22:	bd10      	pop	{r4, pc}

00001b24 <UART_get_rx>:
(
    UART_instance_t * this_uart,
    uint8_t * rx_buffer,
    size_t buff_size
)
{
    1b24:	b5f0      	push	{r4, r5, r6, r7, lr}
    1b26:	b08b      	sub	sp, #44	; 0x2c
    1b28:	460e      	mov	r6, r1
    1b2a:	4617      	mov	r7, r2
    uint8_t new_status;
    uint8_t rx_full;
	size_t rx_idx = 0u;
    
	HAL_ASSERT( this_uart != NULL_INSTANCE )
    1b2c:	4604      	mov	r4, r0
    1b2e:	b9c0      	cbnz	r0, 1b62 <UART_get_rx+0x3e>
    1b30:	f24d 4cd4 	movw	ip, #54484	; 0xd4d4
    1b34:	f2c0 0c00 	movt	ip, #0
    1b38:	466d      	mov	r5, sp
    1b3a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
    1b3e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
    1b40:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
    1b44:	c50f      	stmia	r5!, {r0, r1, r2, r3}
    1b46:	e89c 0003 	ldmia.w	ip, {r0, r1}
    1b4a:	f845 0b04 	str.w	r0, [r5], #4
    1b4e:	f825 1b02 	strh.w	r1, [r5], #2
    1b52:	ea4f 4111 	mov.w	r1, r1, lsr #16
    1b56:	7029      	strb	r1, [r5, #0]
    1b58:	4668      	mov	r0, sp
    1b5a:	f04f 01cc 	mov.w	r1, #204	; 0xcc
    1b5e:	f7ff f993 	bl	e88 <HAL_assert_fail>
	HAL_ASSERT( rx_buffer != NULL_BUFFER )
    1b62:	b9c6      	cbnz	r6, 1b96 <UART_get_rx+0x72>
    1b64:	f24d 4cd4 	movw	ip, #54484	; 0xd4d4
    1b68:	f2c0 0c00 	movt	ip, #0
    1b6c:	466d      	mov	r5, sp
    1b6e:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
    1b72:	c50f      	stmia	r5!, {r0, r1, r2, r3}
    1b74:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
    1b78:	c50f      	stmia	r5!, {r0, r1, r2, r3}
    1b7a:	e89c 0003 	ldmia.w	ip, {r0, r1}
    1b7e:	f845 0b04 	str.w	r0, [r5], #4
    1b82:	f825 1b02 	strh.w	r1, [r5], #2
    1b86:	ea4f 4111 	mov.w	r1, r1, lsr #16
    1b8a:	7029      	strb	r1, [r5, #0]
    1b8c:	4668      	mov	r0, sp
    1b8e:	f04f 01cd 	mov.w	r1, #205	; 0xcd
    1b92:	f7ff f979 	bl	e88 <HAL_assert_fail>
	HAL_ASSERT( buff_size > 0 )
    1b96:	b9c7      	cbnz	r7, 1bca <UART_get_rx+0xa6>
    1b98:	f24d 4cd4 	movw	ip, #54484	; 0xd4d4
    1b9c:	f2c0 0c00 	movt	ip, #0
    1ba0:	466d      	mov	r5, sp
    1ba2:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
    1ba6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
    1ba8:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
    1bac:	c50f      	stmia	r5!, {r0, r1, r2, r3}
    1bae:	e89c 0003 	ldmia.w	ip, {r0, r1}
    1bb2:	f845 0b04 	str.w	r0, [r5], #4
    1bb6:	f825 1b02 	strh.w	r1, [r5], #2
    1bba:	ea4f 4111 	mov.w	r1, r1, lsr #16
    1bbe:	7029      	strb	r1, [r5, #0]
    1bc0:	4668      	mov	r0, sp
    1bc2:	f04f 01ce 	mov.w	r1, #206	; 0xce
    1bc6:	f7ff f95f 	bl	e88 <HAL_assert_fail>
      
    if( (this_uart != NULL_INSTANCE) &&
    1bca:	1e33      	subs	r3, r6, #0
    1bcc:	bf18      	it	ne
    1bce:	2301      	movne	r3, #1
    1bd0:	2c00      	cmp	r4, #0
    1bd2:	bf0c      	ite	eq
    1bd4:	2300      	moveq	r3, #0
    1bd6:	f003 0301 	andne.w	r3, r3, #1
    1bda:	b353      	cbz	r3, 1c32 <UART_get_rx+0x10e>
    1bdc:	b34f      	cbz	r7, 1c32 <UART_get_rx+0x10e>
        (rx_buffer != NULL_BUFFER)   &&
        (buff_size > 0u) )
    {
        rx_idx = 0u;
        new_status = HAL_get_8bit_reg( this_uart->base_address, STATUS );
    1bde:	6820      	ldr	r0, [r4, #0]
    1be0:	f100 0010 	add.w	r0, r0, #16
    1be4:	f7ff f98e 	bl	f04 <HW_get_8bit_reg>
        this_uart->status |= new_status;
    1be8:	7923      	ldrb	r3, [r4, #4]
    1bea:	ea40 0303 	orr.w	r3, r0, r3
    1bee:	7123      	strb	r3, [r4, #4]
        rx_full = new_status & STATUS_RXFULL_MASK;
        while ( ( rx_full ) && ( rx_idx < buff_size ) )
    1bf0:	f000 0002 	and.w	r0, r0, #2
    1bf4:	b2c0      	uxtb	r0, r0
    1bf6:	b1e0      	cbz	r0, 1c32 <UART_get_rx+0x10e>
    1bf8:	f04f 0500 	mov.w	r5, #0
        {
            rx_buffer[rx_idx] = HAL_get_8bit_reg( this_uart->base_address,
    1bfc:	6820      	ldr	r0, [r4, #0]
    1bfe:	f100 0004 	add.w	r0, r0, #4
    1c02:	f7ff f97f 	bl	f04 <HW_get_8bit_reg>
    1c06:	5570      	strb	r0, [r6, r5]
            		                              RXDATA );
            rx_idx++;
    1c08:	f105 0501 	add.w	r5, r5, #1
            new_status = HAL_get_8bit_reg( this_uart->base_address, STATUS );
    1c0c:	6820      	ldr	r0, [r4, #0]
    1c0e:	f100 0010 	add.w	r0, r0, #16
    1c12:	f7ff f977 	bl	f04 <HW_get_8bit_reg>
            this_uart->status |= new_status;
    1c16:	7923      	ldrb	r3, [r4, #4]
    1c18:	ea40 0303 	orr.w	r3, r0, r3
    1c1c:	7123      	strb	r3, [r4, #4]
    {
        rx_idx = 0u;
        new_status = HAL_get_8bit_reg( this_uart->base_address, STATUS );
        this_uart->status |= new_status;
        rx_full = new_status & STATUS_RXFULL_MASK;
        while ( ( rx_full ) && ( rx_idx < buff_size ) )
    1c1e:	f3c0 0040 	ubfx	r0, r0, #1, #1
    1c22:	42af      	cmp	r7, r5
    1c24:	bf94      	ite	ls
    1c26:	2000      	movls	r0, #0
    1c28:	f000 0001 	andhi.w	r0, r0, #1
    1c2c:	2800      	cmp	r0, #0
    1c2e:	d1e5      	bne.n	1bfc <UART_get_rx+0xd8>
    1c30:	e001      	b.n	1c36 <UART_get_rx+0x112>
    1c32:	f04f 0500 	mov.w	r5, #0
            this_uart->status |= new_status;
            rx_full = new_status & STATUS_RXFULL_MASK;
        }
    }
    return rx_idx;
}
    1c36:	4628      	mov	r0, r5
    1c38:	b00b      	add	sp, #44	; 0x2c
    1c3a:	bdf0      	pop	{r4, r5, r6, r7, pc}

00001c3c <UART_polled_tx_string>:
UART_polled_tx_string
( 
	UART_instance_t * this_uart, 
	const uint8_t * p_sz_string
)
{
    1c3c:	b570      	push	{r4, r5, r6, lr}
    1c3e:	b08a      	sub	sp, #40	; 0x28
    1c40:	460e      	mov	r6, r1
	uint32_t char_idx;
    uint8_t tx_ready;

    HAL_ASSERT( this_uart != NULL_INSTANCE )
    1c42:	4604      	mov	r4, r0
    1c44:	b9c0      	cbnz	r0, 1c78 <UART_polled_tx_string+0x3c>
    1c46:	f24d 4cd4 	movw	ip, #54484	; 0xd4d4
    1c4a:	f2c0 0c00 	movt	ip, #0
    1c4e:	466d      	mov	r5, sp
    1c50:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
    1c54:	c50f      	stmia	r5!, {r0, r1, r2, r3}
    1c56:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
    1c5a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
    1c5c:	e89c 0003 	ldmia.w	ip, {r0, r1}
    1c60:	f845 0b04 	str.w	r0, [r5], #4
    1c64:	f825 1b02 	strh.w	r1, [r5], #2
    1c68:	ea4f 4111 	mov.w	r1, r1, lsr #16
    1c6c:	7029      	strb	r1, [r5, #0]
    1c6e:	4668      	mov	r0, sp
    1c70:	f04f 01f3 	mov.w	r1, #243	; 0xf3
    1c74:	f7ff f908 	bl	e88 <HAL_assert_fail>
	HAL_ASSERT( p_sz_string != NULL_BUFFER )
    1c78:	b9ce      	cbnz	r6, 1cae <UART_polled_tx_string+0x72>
    1c7a:	f24d 4cd4 	movw	ip, #54484	; 0xd4d4
    1c7e:	f2c0 0c00 	movt	ip, #0
    1c82:	466c      	mov	r4, sp
    1c84:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
    1c88:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    1c8a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
    1c8e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    1c90:	e89c 0003 	ldmia.w	ip, {r0, r1}
    1c94:	f844 0b04 	str.w	r0, [r4], #4
    1c98:	f824 1b02 	strh.w	r1, [r4], #2
    1c9c:	ea4f 4111 	mov.w	r1, r1, lsr #16
    1ca0:	7021      	strb	r1, [r4, #0]
    1ca2:	4668      	mov	r0, sp
    1ca4:	f04f 01f4 	mov.w	r1, #244	; 0xf4
    1ca8:	f7ff f8ee 	bl	e88 <HAL_assert_fail>
    1cac:	e015      	b.n	1cda <UART_polled_tx_string+0x9e>
    
    if( ( this_uart != NULL_INSTANCE ) && ( p_sz_string != NULL_BUFFER ) )
    1cae:	b1a4      	cbz	r4, 1cda <UART_polled_tx_string+0x9e>
    {
        char_idx = 0U;
        while( 0U != p_sz_string[char_idx] )
    1cb0:	7833      	ldrb	r3, [r6, #0]
    1cb2:	b193      	cbz	r3, 1cda <UART_polled_tx_string+0x9e>
    1cb4:	f106 0501 	add.w	r5, r6, #1
        {
            /* Wait for UART to become ready to transmit. */
            do {
                tx_ready = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
    1cb8:	6820      	ldr	r0, [r4, #0]
    1cba:	f100 0010 	add.w	r0, r0, #16
    1cbe:	f7ff f921 	bl	f04 <HW_get_8bit_reg>
                		                                      STATUS_TXRDY_MASK;
            } while ( !tx_ready );
    1cc2:	f010 0f01 	tst.w	r0, #1
    1cc6:	d0f7      	beq.n	1cb8 <UART_polled_tx_string+0x7c>
            /* Send next character in the buffer. */
            HAL_set_8bit_reg( this_uart->base_address, TXDATA,
    1cc8:	6820      	ldr	r0, [r4, #0]
    1cca:	7831      	ldrb	r1, [r6, #0]
    1ccc:	f7ff f918 	bl	f00 <HW_set_8bit_reg>
    1cd0:	462e      	mov	r6, r5
	HAL_ASSERT( p_sz_string != NULL_BUFFER )
    
    if( ( this_uart != NULL_INSTANCE ) && ( p_sz_string != NULL_BUFFER ) )
    {
        char_idx = 0U;
        while( 0U != p_sz_string[char_idx] )
    1cd2:	f815 3b01 	ldrb.w	r3, [r5], #1
    1cd6:	2b00      	cmp	r3, #0
    1cd8:	d1ee      	bne.n	1cb8 <UART_polled_tx_string+0x7c>
            HAL_set_8bit_reg( this_uart->base_address, TXDATA,
            		          (uint_fast8_t)p_sz_string[char_idx] );
            char_idx++;
        }
    }
}
    1cda:	b00a      	add	sp, #40	; 0x28
    1cdc:	bd70      	pop	{r4, r5, r6, pc}
    1cde:	bf00      	nop

00001ce0 <UART_fill_tx_fifo>:
(
	UART_instance_t * this_uart,
	const uint8_t * tx_buffer,
	size_t tx_size
)
{
    1ce0:	b5f0      	push	{r4, r5, r6, r7, lr}
    1ce2:	b08b      	sub	sp, #44	; 0x2c
    1ce4:	460e      	mov	r6, r1
    1ce6:	4617      	mov	r7, r2
    uint8_t tx_ready;
    size_t size_sent = 0u;
    
	HAL_ASSERT( this_uart != NULL_INSTANCE )
    1ce8:	4605      	mov	r5, r0
    1cea:	b9c0      	cbnz	r0, 1d1e <UART_fill_tx_fifo+0x3e>
    1cec:	f24d 4cd4 	movw	ip, #54484	; 0xd4d4
    1cf0:	f2c0 0c00 	movt	ip, #0
    1cf4:	466c      	mov	r4, sp
    1cf6:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
    1cfa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    1cfc:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
    1d00:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    1d02:	e89c 0003 	ldmia.w	ip, {r0, r1}
    1d06:	f844 0b04 	str.w	r0, [r4], #4
    1d0a:	f824 1b02 	strh.w	r1, [r4], #2
    1d0e:	ea4f 4111 	mov.w	r1, r1, lsr #16
    1d12:	7021      	strb	r1, [r4, #0]
    1d14:	4668      	mov	r0, sp
    1d16:	f04f 01a2 	mov.w	r1, #162	; 0xa2
    1d1a:	f7ff f8b5 	bl	e88 <HAL_assert_fail>
	HAL_ASSERT( tx_buffer != NULL_BUFFER )
    1d1e:	b9c6      	cbnz	r6, 1d52 <UART_fill_tx_fifo+0x72>
    1d20:	f24d 4cd4 	movw	ip, #54484	; 0xd4d4
    1d24:	f2c0 0c00 	movt	ip, #0
    1d28:	466c      	mov	r4, sp
    1d2a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
    1d2e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    1d30:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
    1d34:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    1d36:	e89c 0003 	ldmia.w	ip, {r0, r1}
    1d3a:	f844 0b04 	str.w	r0, [r4], #4
    1d3e:	f824 1b02 	strh.w	r1, [r4], #2
    1d42:	ea4f 4111 	mov.w	r1, r1, lsr #16
    1d46:	7021      	strb	r1, [r4, #0]
    1d48:	4668      	mov	r0, sp
    1d4a:	f04f 01a3 	mov.w	r1, #163	; 0xa3
    1d4e:	f7ff f89b 	bl	e88 <HAL_assert_fail>
	HAL_ASSERT( tx_size > 0 )
    1d52:	b9c7      	cbnz	r7, 1d86 <UART_fill_tx_fifo+0xa6>
    1d54:	f24d 4cd4 	movw	ip, #54484	; 0xd4d4
    1d58:	f2c0 0c00 	movt	ip, #0
    1d5c:	466c      	mov	r4, sp
    1d5e:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
    1d62:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    1d64:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
    1d68:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    1d6a:	e89c 0003 	ldmia.w	ip, {r0, r1}
    1d6e:	f844 0b04 	str.w	r0, [r4], #4
    1d72:	f824 1b02 	strh.w	r1, [r4], #2
    1d76:	ea4f 4111 	mov.w	r1, r1, lsr #16
    1d7a:	7021      	strb	r1, [r4, #0]
    1d7c:	4668      	mov	r0, sp
    1d7e:	f04f 01a4 	mov.w	r1, #164	; 0xa4
    1d82:	f7ff f881 	bl	e88 <HAL_assert_fail>
      
    /* Fill the UART's Tx FIFO until the FIFO is full or the complete input 
     * buffer has been written. */
    if( (this_uart != NULL_INSTANCE) &&
    1d86:	1e33      	subs	r3, r6, #0
    1d88:	bf18      	it	ne
    1d8a:	2301      	movne	r3, #1
    1d8c:	2d00      	cmp	r5, #0
    1d8e:	bf0c      	ite	eq
    1d90:	2300      	moveq	r3, #0
    1d92:	f003 0301 	andne.w	r3, r3, #1
    1d96:	b1eb      	cbz	r3, 1dd4 <UART_fill_tx_fifo+0xf4>
    1d98:	b1e7      	cbz	r7, 1dd4 <UART_fill_tx_fifo+0xf4>
        (tx_buffer != NULL_BUFFER)   &&
        (tx_size > 0u) )
    {
        tx_ready = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
    1d9a:	6828      	ldr	r0, [r5, #0]
    1d9c:	f100 0010 	add.w	r0, r0, #16
    1da0:	f7ff f8b0 	bl	f04 <HW_get_8bit_reg>
        		                                      STATUS_TXRDY_MASK;
        if ( tx_ready )
    1da4:	f010 0f01 	tst.w	r0, #1
    1da8:	d014      	beq.n	1dd4 <UART_fill_tx_fifo+0xf4>
    1daa:	f04f 0400 	mov.w	r4, #0
        {
            do {
                HAL_set_8bit_reg( this_uart->base_address, TXDATA,
    1dae:	6828      	ldr	r0, [r5, #0]
    1db0:	5d31      	ldrb	r1, [r6, r4]
    1db2:	f7ff f8a5 	bl	f00 <HW_set_8bit_reg>
                		          (uint_fast8_t)tx_buffer[size_sent] );
                size_sent++;
    1db6:	f104 0401 	add.w	r4, r4, #1
                tx_ready = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
    1dba:	6828      	ldr	r0, [r5, #0]
    1dbc:	f100 0010 	add.w	r0, r0, #16
    1dc0:	f7ff f8a0 	bl	f04 <HW_get_8bit_reg>
                		                                      STATUS_TXRDY_MASK;
            } while ( (tx_ready) && ( size_sent < tx_size ) );
    1dc4:	42bc      	cmp	r4, r7
    1dc6:	bf2c      	ite	cs
    1dc8:	2000      	movcs	r0, #0
    1dca:	f000 0001 	andcc.w	r0, r0, #1
    1dce:	2800      	cmp	r0, #0
    1dd0:	d1ed      	bne.n	1dae <UART_fill_tx_fifo+0xce>
    1dd2:	e001      	b.n	1dd8 <UART_fill_tx_fifo+0xf8>
    1dd4:	f04f 0400 	mov.w	r4, #0
        }
    }    
    return size_sent;
}
    1dd8:	4620      	mov	r0, r4
    1dda:	b00b      	add	sp, #44	; 0x2c
    1ddc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1dde:	bf00      	nop

00001de0 <UART_send>:
(
    UART_instance_t * this_uart,
    const uint8_t * tx_buffer,
    size_t tx_size
)
{
    1de0:	b5f0      	push	{r4, r5, r6, r7, lr}
    1de2:	b08b      	sub	sp, #44	; 0x2c
    1de4:	460e      	mov	r6, r1
    1de6:	4617      	mov	r7, r2
	size_t char_idx;
    uint8_t tx_ready;

	HAL_ASSERT( this_uart != NULL_INSTANCE )
    1de8:	4604      	mov	r4, r0
    1dea:	b9c0      	cbnz	r0, 1e1e <UART_send+0x3e>
    1dec:	f24d 4cd4 	movw	ip, #54484	; 0xd4d4
    1df0:	f2c0 0c00 	movt	ip, #0
    1df4:	466d      	mov	r5, sp
    1df6:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
    1dfa:	c50f      	stmia	r5!, {r0, r1, r2, r3}
    1dfc:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
    1e00:	c50f      	stmia	r5!, {r0, r1, r2, r3}
    1e02:	e89c 0003 	ldmia.w	ip, {r0, r1}
    1e06:	f845 0b04 	str.w	r0, [r5], #4
    1e0a:	f825 1b02 	strh.w	r1, [r5], #2
    1e0e:	ea4f 4111 	mov.w	r1, r1, lsr #16
    1e12:	7029      	strb	r1, [r5, #0]
    1e14:	4668      	mov	r0, sp
    1e16:	f04f 017d 	mov.w	r1, #125	; 0x7d
    1e1a:	f7ff f835 	bl	e88 <HAL_assert_fail>
	HAL_ASSERT( tx_buffer != NULL_BUFFER )
    1e1e:	b9c6      	cbnz	r6, 1e52 <UART_send+0x72>
    1e20:	f24d 4cd4 	movw	ip, #54484	; 0xd4d4
    1e24:	f2c0 0c00 	movt	ip, #0
    1e28:	466d      	mov	r5, sp
    1e2a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
    1e2e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
    1e30:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
    1e34:	c50f      	stmia	r5!, {r0, r1, r2, r3}
    1e36:	e89c 0003 	ldmia.w	ip, {r0, r1}
    1e3a:	f845 0b04 	str.w	r0, [r5], #4
    1e3e:	f825 1b02 	strh.w	r1, [r5], #2
    1e42:	ea4f 4111 	mov.w	r1, r1, lsr #16
    1e46:	7029      	strb	r1, [r5, #0]
    1e48:	4668      	mov	r0, sp
    1e4a:	f04f 017e 	mov.w	r1, #126	; 0x7e
    1e4e:	f7ff f81b 	bl	e88 <HAL_assert_fail>
	HAL_ASSERT( tx_size > 0 )
    1e52:	b9c7      	cbnz	r7, 1e86 <UART_send+0xa6>
    1e54:	f24d 4cd4 	movw	ip, #54484	; 0xd4d4
    1e58:	f2c0 0c00 	movt	ip, #0
    1e5c:	466d      	mov	r5, sp
    1e5e:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
    1e62:	c50f      	stmia	r5!, {r0, r1, r2, r3}
    1e64:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
    1e68:	c50f      	stmia	r5!, {r0, r1, r2, r3}
    1e6a:	e89c 0003 	ldmia.w	ip, {r0, r1}
    1e6e:	f845 0b04 	str.w	r0, [r5], #4
    1e72:	f825 1b02 	strh.w	r1, [r5], #2
    1e76:	ea4f 4111 	mov.w	r1, r1, lsr #16
    1e7a:	7029      	strb	r1, [r5, #0]
    1e7c:	4668      	mov	r0, sp
    1e7e:	f04f 017f 	mov.w	r1, #127	; 0x7f
    1e82:	f7ff f801 	bl	e88 <HAL_assert_fail>
      
    if( (this_uart != NULL_INSTANCE) &&
    1e86:	1e33      	subs	r3, r6, #0
    1e88:	bf18      	it	ne
    1e8a:	2301      	movne	r3, #1
    1e8c:	2c00      	cmp	r4, #0
    1e8e:	bf0c      	ite	eq
    1e90:	2300      	moveq	r3, #0
    1e92:	f003 0301 	andne.w	r3, r3, #1
    1e96:	b193      	cbz	r3, 1ebe <UART_send+0xde>
    1e98:	b18f      	cbz	r7, 1ebe <UART_send+0xde>
    1e9a:	f04f 0500 	mov.w	r5, #0
    {
        for ( char_idx = (size_t)0; char_idx < tx_size; char_idx++ )
        {
            /* Wait for UART to become ready to transmit. */
            do {
                tx_ready = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
    1e9e:	6820      	ldr	r0, [r4, #0]
    1ea0:	f100 0010 	add.w	r0, r0, #16
    1ea4:	f7ff f82e 	bl	f04 <HW_get_8bit_reg>
                		                                      STATUS_TXRDY_MASK;
            } while ( !tx_ready );
    1ea8:	f010 0f01 	tst.w	r0, #1
    1eac:	d0f7      	beq.n	1e9e <UART_send+0xbe>
            /* Send next character in the buffer. */
            HAL_set_8bit_reg( this_uart->base_address, TXDATA,
    1eae:	6820      	ldr	r0, [r4, #0]
    1eb0:	5d71      	ldrb	r1, [r6, r5]
    1eb2:	f7ff f825 	bl	f00 <HW_set_8bit_reg>
      
    if( (this_uart != NULL_INSTANCE) &&
        (tx_buffer != NULL_BUFFER)   &&
        (tx_size > (size_t)0) )
    {
        for ( char_idx = (size_t)0; char_idx < tx_size; char_idx++ )
    1eb6:	f105 0501 	add.w	r5, r5, #1
    1eba:	42af      	cmp	r7, r5
    1ebc:	d8ef      	bhi.n	1e9e <UART_send+0xbe>
            /* Send next character in the buffer. */
            HAL_set_8bit_reg( this_uart->base_address, TXDATA,
            		          (uint_fast8_t)tx_buffer[char_idx] );
        }
    }
}
    1ebe:	b00b      	add	sp, #44	; 0x2c
    1ec0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1ec2:	bf00      	nop

00001ec4 <UART_init>:
	UART_instance_t * this_uart,
	addr_t base_addr,
	uint16_t baud_value,
	uint8_t line_config
)
{
    1ec4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    1ec8:	b08a      	sub	sp, #40	; 0x28
    1eca:	460f      	mov	r7, r1
    1ecc:	4616      	mov	r6, r2
    1ece:	461d      	mov	r5, r3
    uint8_t rx_full;
    
	HAL_ASSERT( this_uart != NULL_INSTANCE )
    1ed0:	4604      	mov	r4, r0
    1ed2:	b9d8      	cbnz	r0, 1f0c <UART_init+0x48>
    1ed4:	f24d 4ed4 	movw	lr, #54484	; 0xd4d4
    1ed8:	f2c0 0e00 	movt	lr, #0
    1edc:	46ec      	mov	ip, sp
    1ede:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    1ee2:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    1ee6:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    1eea:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    1eee:	e89e 0003 	ldmia.w	lr, {r0, r1}
    1ef2:	f84c 0b04 	str.w	r0, [ip], #4
    1ef6:	f82c 1b02 	strh.w	r1, [ip], #2
    1efa:	ea4f 4111 	mov.w	r1, r1, lsr #16
    1efe:	f88c 1000 	strb.w	r1, [ip]
    1f02:	4668      	mov	r0, sp
    1f04:	f04f 0130 	mov.w	r1, #48	; 0x30
    1f08:	f7fe ffbe 	bl	e88 <HAL_assert_fail>
	HAL_ASSERT( line_config <= MAX_LINE_CONFIG )
    1f0c:	2d07      	cmp	r5, #7
    1f0e:	d91b      	bls.n	1f48 <UART_init+0x84>
    1f10:	f24d 4ed4 	movw	lr, #54484	; 0xd4d4
    1f14:	f2c0 0e00 	movt	lr, #0
    1f18:	46ec      	mov	ip, sp
    1f1a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    1f1e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    1f22:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    1f26:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    1f2a:	e89e 0003 	ldmia.w	lr, {r0, r1}
    1f2e:	f84c 0b04 	str.w	r0, [ip], #4
    1f32:	f82c 1b02 	strh.w	r1, [ip], #2
    1f36:	ea4f 4111 	mov.w	r1, r1, lsr #16
    1f3a:	f88c 1000 	strb.w	r1, [ip]
    1f3e:	4668      	mov	r0, sp
    1f40:	f04f 0131 	mov.w	r1, #49	; 0x31
    1f44:	f7fe ffa0 	bl	e88 <HAL_assert_fail>
    HAL_ASSERT( baud_value <= MAX_BAUD_VALUE )
    1f48:	f5b6 5f00 	cmp.w	r6, #8192	; 0x2000
    1f4c:	d31b      	bcc.n	1f86 <UART_init+0xc2>
    1f4e:	f24d 4ed4 	movw	lr, #54484	; 0xd4d4
    1f52:	f2c0 0e00 	movt	lr, #0
    1f56:	46ec      	mov	ip, sp
    1f58:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    1f5c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    1f60:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    1f64:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    1f68:	e89e 0003 	ldmia.w	lr, {r0, r1}
    1f6c:	f84c 0b04 	str.w	r0, [ip], #4
    1f70:	f82c 1b02 	strh.w	r1, [ip], #2
    1f74:	ea4f 4111 	mov.w	r1, r1, lsr #16
    1f78:	f88c 1000 	strb.w	r1, [ip]
    1f7c:	4668      	mov	r0, sp
    1f7e:	f04f 0132 	mov.w	r1, #50	; 0x32
    1f82:	f7fe ff81 	bl	e88 <HAL_assert_fail>

    if( ( this_uart != NULL_INSTANCE ) &&
    1f86:	2d07      	cmp	r5, #7
    1f88:	bf8c      	ite	hi
    1f8a:	2300      	movhi	r3, #0
    1f8c:	2301      	movls	r3, #1
    1f8e:	2c00      	cmp	r4, #0
    1f90:	bf0c      	ite	eq
    1f92:	2300      	moveq	r3, #0
    1f94:	f003 0301 	andne.w	r3, r3, #1
    1f98:	2b00      	cmp	r3, #0
    1f9a:	d076      	beq.n	208a <MAIN_STACK_SIZE+0x8a>
    1f9c:	f5b6 5f00 	cmp.w	r6, #8192	; 0x2000
    1fa0:	d273      	bcs.n	208a <MAIN_STACK_SIZE+0x8a>
        ( baud_value <= MAX_BAUD_VALUE ) )
    {
        /*
         * Store lower 8-bits of baud value in CTRL1.
         */
        HAL_set_8bit_reg( base_addr, CTRL1, (uint_fast8_t)(baud_value &
    1fa2:	f107 0808 	add.w	r8, r7, #8
    1fa6:	4640      	mov	r0, r8
    1fa8:	b2f1      	uxtb	r1, r6
    1faa:	f7fe ffa9 	bl	f00 <HW_set_8bit_reg>
    
        /*
         * Extract higher 5-bits of baud value and store in higher 5-bits 
         * of CTRL2, along with line configuration in lower 3 three bits.
         */
        HAL_set_8bit_reg( base_addr, CTRL2, (uint_fast8_t)line_config | 
    1fae:	f406 417f 	and.w	r1, r6, #65280	; 0xff00
    1fb2:	f107 000c 	add.w	r0, r7, #12
    1fb6:	ea45 1161 	orr.w	r1, r5, r1, asr #5
    1fba:	f7fe ffa1 	bl	f00 <HW_set_8bit_reg>
                                           (uint_fast8_t)((baud_value &
                                   BAUDVALUE_MSB) >> BAUDVALUE_SHIFT ) );
    
        this_uart->base_address = base_addr;
    1fbe:	6027      	str	r7, [r4, #0]
#ifndef NDEBUG
        {
            uint8_t  config;
            uint8_t  temp;
            uint16_t baud_val;
            baud_val = HAL_get_8bit_reg( this_uart->base_address, CTRL1 );
    1fc0:	4640      	mov	r0, r8
    1fc2:	f7fe ff9f 	bl	f04 <HW_get_8bit_reg>
    1fc6:	4680      	mov	r8, r0
            config =  HAL_get_8bit_reg( this_uart->base_address, CTRL2 );
    1fc8:	6820      	ldr	r0, [r4, #0]
    1fca:	f100 000c 	add.w	r0, r0, #12
    1fce:	f7fe ff99 	bl	f04 <HW_get_8bit_reg>
    1fd2:	4607      	mov	r7, r0
             * To resolve operator precedence between & and <<
             */
            temp =  ( config  &  (uint8_t)(CTRL2_BAUDVALUE_MASK ) );
            baud_val |= (uint16_t)( (uint16_t)(temp) << BAUDVALUE_SHIFT );
            config &= (uint8_t)(~CTRL2_BAUDVALUE_MASK);
            HAL_ASSERT( baud_val == baud_value );
    1fd4:	f000 03f8 	and.w	r3, r0, #248	; 0xf8
    1fd8:	ea48 1843 	orr.w	r8, r8, r3, lsl #5
    1fdc:	fa1f f888 	uxth.w	r8, r8
    1fe0:	45b0      	cmp	r8, r6
    1fe2:	d018      	beq.n	2016 <MAIN_STACK_SIZE+0x16>
    1fe4:	f24d 4cd4 	movw	ip, #54484	; 0xd4d4
    1fe8:	f2c0 0c00 	movt	ip, #0
    1fec:	466e      	mov	r6, sp
    1fee:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
    1ff2:	c60f      	stmia	r6!, {r0, r1, r2, r3}
    1ff4:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
    1ff8:	c60f      	stmia	r6!, {r0, r1, r2, r3}
    1ffa:	e89c 0003 	ldmia.w	ip, {r0, r1}
    1ffe:	f846 0b04 	str.w	r0, [r6], #4
    2002:	f826 1b02 	strh.w	r1, [r6], #2
    2006:	ea4f 4111 	mov.w	r1, r1, lsr #16
    200a:	7031      	strb	r1, [r6, #0]
    200c:	4668      	mov	r0, sp
    200e:	f04f 0154 	mov.w	r1, #84	; 0x54
    2012:	f7fe ff39 	bl	e88 <HAL_assert_fail>
            HAL_ASSERT( config == line_config );
    2016:	f007 0707 	and.w	r7, r7, #7
    201a:	42af      	cmp	r7, r5
    201c:	d018      	beq.n	2050 <MAIN_STACK_SIZE+0x50>
    201e:	f24d 4cd4 	movw	ip, #54484	; 0xd4d4
    2022:	f2c0 0c00 	movt	ip, #0
    2026:	466d      	mov	r5, sp
    2028:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
    202c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
    202e:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
    2032:	c50f      	stmia	r5!, {r0, r1, r2, r3}
    2034:	e89c 0003 	ldmia.w	ip, {r0, r1}
    2038:	f845 0b04 	str.w	r0, [r5], #4
    203c:	f825 1b02 	strh.w	r1, [r5], #2
    2040:	ea4f 4111 	mov.w	r1, r1, lsr #16
    2044:	7029      	strb	r1, [r5, #0]
    2046:	4668      	mov	r0, sp
    2048:	f04f 0155 	mov.w	r1, #85	; 0x55
    204c:	f7fe ff1c 	bl	e88 <HAL_assert_fail>
        
        /*
         * Flush the receive FIFO of data that may have been received before the
         * driver was initialized.
         */
        rx_full = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
    2050:	6820      	ldr	r0, [r4, #0]
    2052:	f100 0010 	add.w	r0, r0, #16
    2056:	f7fe ff55 	bl	f04 <HW_get_8bit_reg>
        		                                    STATUS_RXFULL_MASK;
        while ( rx_full )
    205a:	f000 0302 	and.w	r3, r0, #2
    205e:	b2db      	uxtb	r3, r3
    2060:	b183      	cbz	r3, 2084 <MAIN_STACK_SIZE+0x84>
        {
            volatile uint8_t rx_byte;
            rx_byte = HAL_get_8bit_reg( this_uart->base_address, RXDATA );
    2062:	6820      	ldr	r0, [r4, #0]
    2064:	f100 0004 	add.w	r0, r0, #4
    2068:	f7fe ff4c 	bl	f04 <HW_get_8bit_reg>
    206c:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
            rx_full = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
    2070:	6820      	ldr	r0, [r4, #0]
    2072:	f100 0010 	add.w	r0, r0, #16
    2076:	f7fe ff45 	bl	f04 <HW_get_8bit_reg>
         * Flush the receive FIFO of data that may have been received before the
         * driver was initialized.
         */
        rx_full = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
        		                                    STATUS_RXFULL_MASK;
        while ( rx_full )
    207a:	f000 0002 	and.w	r0, r0, #2
    207e:	b2c0      	uxtb	r0, r0
    2080:	2800      	cmp	r0, #0
    2082:	d1ee      	bne.n	2062 <MAIN_STACK_SIZE+0x62>
        }

        /*
         * Clear status of the UART instance.
         */
        this_uart->status = (uint8_t)0;
    2084:	f04f 0300 	mov.w	r3, #0
    2088:	7123      	strb	r3, [r4, #4]
    }
}
    208a:	b00a      	add	sp, #40	; 0x28
    208c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00002090 <BrownOut_1_5V_IRQHandler>:
#elif defined( __ICCARM__ )
__irq void BrownOut_1_5V_IRQHandler( void )
#else
void BrownOut_1_5V_IRQHandler( void )
#endif
{
    2090:	4668      	mov	r0, sp
    2092:	f020 0107 	bic.w	r1, r0, #7
    2096:	468d      	mov	sp, r1
    2098:	b401      	push	{r0}
     * Reduce frequency to 3MHz.
     * 	1) Select RC oscillator as CLKC clock source.
     *  2) Set divider to maximum allowed value (divide by 28).
     *  3) Set glitchless mux to use CLKC as MSS clock source.
     */
    SYSREG->MSS_CCC_MUX_CR = (SYSREG->MSS_CCC_MUX_CR & ~CLKC_SOURCE_MASK) | CLKC_SOURCE_VALUE;
    209a:	f242 0300 	movw	r3, #8192	; 0x2000
    209e:	f2ce 0304 	movt	r3, #57348	; 0xe004
    20a2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
    20a4:	f442 22e0 	orr.w	r2, r2, #458752	; 0x70000
    20a8:	651a      	str	r2, [r3, #80]	; 0x50
    SYSREG->MSS_CCC_DIV_CR = (SYSREG->MSS_CCC_DIV_CR & ~GLC_DIV_MASK) | GLC_DIV_VALUE;
    20aa:	6cda      	ldr	r2, [r3, #76]	; 0x4c
    20ac:	f422 127c 	bic.w	r2, r2, #4128768	; 0x3f0000
    20b0:	f442 1270 	orr.w	r2, r2, #3932160	; 0x3c0000
    20b4:	64da      	str	r2, [r3, #76]	; 0x4c
    SYSREG->MSS_CCC_MUX_CR = (SYSREG->MSS_CCC_MUX_CR & ~GLMUX_MASK) | GLMUX_VALUE;
    20b6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
    20b8:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
    20bc:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
    20c0:	651a      	str	r2, [r3, #80]	; 0x50
    20c2:	f04f 0264 	mov.w	r2, #100	; 0x64
     * Wait for supplies to become stable.
     */
    delay_count = STABLE_SUPPLY_DELAY;
    do
    {
        brownout_status = SYSREG->DEVICE_SR & BROWNOUT_SYNCN_MASK;
    20c6:	4619      	mov	r1, r3
     *  2) Set divider to maximum allowed value (divide by 28).
     *  3) Set glitchless mux to use CLKC as MSS clock source.
     */
    SYSREG->MSS_CCC_MUX_CR = (SYSREG->MSS_CCC_MUX_CR & ~CLKC_SOURCE_MASK) | CLKC_SOURCE_VALUE;
    SYSREG->MSS_CCC_DIV_CR = (SYSREG->MSS_CCC_DIV_CR & ~GLC_DIV_MASK) | GLC_DIV_VALUE;
    SYSREG->MSS_CCC_MUX_CR = (SYSREG->MSS_CCC_MUX_CR & ~GLMUX_MASK) | GLMUX_VALUE;
    20c8:	4610      	mov	r0, r2
     * Wait for supplies to become stable.
     */
    delay_count = STABLE_SUPPLY_DELAY;
    do
    {
        brownout_status = SYSREG->DEVICE_SR & BROWNOUT_SYNCN_MASK;
    20ca:	6b4b      	ldr	r3, [r1, #52]	; 0x34
        if ( NO_BROWNOUT == brownout_status )
    20cc:	f003 0303 	and.w	r3, r3, #3
    20d0:	2b03      	cmp	r3, #3
     *  2) Set divider to maximum allowed value (divide by 28).
     *  3) Set glitchless mux to use CLKC as MSS clock source.
     */
    SYSREG->MSS_CCC_MUX_CR = (SYSREG->MSS_CCC_MUX_CR & ~CLKC_SOURCE_MASK) | CLKC_SOURCE_VALUE;
    SYSREG->MSS_CCC_DIV_CR = (SYSREG->MSS_CCC_DIV_CR & ~GLC_DIV_MASK) | GLC_DIV_VALUE;
    SYSREG->MSS_CCC_MUX_CR = (SYSREG->MSS_CCC_MUX_CR & ~GLMUX_MASK) | GLMUX_VALUE;
    20d2:	bf18      	it	ne
    20d4:	4602      	movne	r2, r0
     */
    delay_count = STABLE_SUPPLY_DELAY;
    do
    {
        brownout_status = SYSREG->DEVICE_SR & BROWNOUT_SYNCN_MASK;
        if ( NO_BROWNOUT == brownout_status )
    20d6:	d1f8      	bne.n	20ca <BrownOut_1_5V_IRQHandler+0x3a>
        }
        else
        {
            delay_count = STABLE_SUPPLY_DELAY;
        }
    } while ( delay_count != 0 );
    20d8:	3a01      	subs	r2, #1
    20da:	d1f6      	bne.n	20ca <BrownOut_1_5V_IRQHandler+0x3a>
	
    /*
     * Issue system reset request.
     */
    SCB->AIRCR = SYS_RESET_REQUEST;
    20dc:	f64e 5300 	movw	r3, #60672	; 0xed00
    20e0:	f2ce 0300 	movt	r3, #57344	; 0xe000
    20e4:	f240 0204 	movw	r2, #4
    20e8:	f2c0 52fa 	movt	r2, #1530	; 0x5fa
    20ec:	60da      	str	r2, [r3, #12]
}
    20ee:	bc01      	pop	{r0}
    20f0:	4685      	mov	sp, r0
    20f2:	4770      	bx	lr

000020f4 <__get_PSP>:
uint32_t __get_PSP(void) __attribute__( ( naked ) );
uint32_t __get_PSP(void)
{
  uint32_t result=0;

  __ASM volatile ("MRS %0, psp\n\t" 
    20f4:	f3ef 8009 	mrs	r0, PSP
    20f8:	4600      	mov	r0, r0
    20fa:	4770      	bx	lr

000020fc <__set_PSP>:
 * (process stack pointer) Cortex processor register
 */
void __set_PSP(uint32_t topOfProcStack) __attribute__( ( naked ) );
void __set_PSP(uint32_t topOfProcStack)
{
  __ASM volatile ("MSR psp, %0\n\t"
    20fc:	f380 8809 	msr	PSP, r0
    2100:	4770      	bx	lr
    2102:	bf00      	nop

00002104 <__get_MSP>:
uint32_t __get_MSP(void) __attribute__( ( naked ) );
uint32_t __get_MSP(void)
{
  uint32_t result=0;

  __ASM volatile ("MRS %0, msp\n\t" 
    2104:	f3ef 8008 	mrs	r0, MSP
    2108:	4600      	mov	r0, r0
    210a:	4770      	bx	lr

0000210c <__set_MSP>:
 * (main stack pointer) Cortex processor register
 */
void __set_MSP(uint32_t topOfMainStack) __attribute__( ( naked ) );
void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0\n\t"
    210c:	f380 8808 	msr	MSP, r0
    2110:	4770      	bx	lr
    2112:	bf00      	nop

00002114 <__get_BASEPRI>:
 */
uint32_t __get_BASEPRI(void)
{
  uint32_t result=0;
  
  __ASM volatile ("MRS %0, basepri_max" : "=r" (result) );
    2114:	f3ef 8012 	mrs	r0, BASEPRI_MASK
  return(result);
}
    2118:	4770      	bx	lr
    211a:	bf00      	nop

0000211c <__set_BASEPRI>:
 *
 * Set the base priority register
 */
void __set_BASEPRI(uint32_t value)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (value) );
    211c:	f380 8811 	msr	BASEPRI, r0
}
    2120:	4770      	bx	lr
    2122:	bf00      	nop

00002124 <__get_PRIMASK>:
 */
uint32_t __get_PRIMASK(void)
{
  uint32_t result=0;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    2124:	f3ef 8010 	mrs	r0, PRIMASK
  return(result);
}
    2128:	4770      	bx	lr
    212a:	bf00      	nop

0000212c <__set_PRIMASK>:
 *
 * Set the priority mask bit in the priority mask register
 */
void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) );
    212c:	f380 8810 	msr	PRIMASK, r0
}
    2130:	4770      	bx	lr
    2132:	bf00      	nop

00002134 <__get_FAULTMASK>:
 */
uint32_t __get_FAULTMASK(void)
{
  uint32_t result=0;
  
  __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
    2134:	f3ef 8013 	mrs	r0, FAULTMASK
  return(result);
}
    2138:	4770      	bx	lr
    213a:	bf00      	nop

0000213c <__set_FAULTMASK>:
 *
 * Set the fault mask register
 */
void __set_FAULTMASK(uint32_t faultMask)
{
  __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) );
    213c:	f380 8813 	msr	FAULTMASK, r0
}
    2140:	4770      	bx	lr
    2142:	bf00      	nop

00002144 <__get_CONTROL>:
 */
uint32_t __get_CONTROL(void)
{
  uint32_t result=0;

  __ASM volatile ("MRS %0, control" : "=r" (result) );
    2144:	f3ef 8014 	mrs	r0, CONTROL
  return(result);
}
    2148:	4770      	bx	lr
    214a:	bf00      	nop

0000214c <__set_CONTROL>:
 *
 * Set the control register
 */
void __set_CONTROL(uint32_t control)
{
  __ASM volatile ("MSR control, %0" : : "r" (control) );
    214c:	f380 8814 	msr	CONTROL, r0
}
    2150:	4770      	bx	lr
    2152:	bf00      	nop

00002154 <__REV>:
 */
uint32_t __REV(uint32_t value)
{
  uint32_t result=0;
  
  __ASM volatile ("rev %0, %1" : "=r" (result) : "r" (value) );
    2154:	ba00      	rev	r0, r0
  return(result);
}
    2156:	4770      	bx	lr

00002158 <__REV16>:
 */
uint32_t __REV16(uint16_t value)
{
  uint32_t result=0;
  
  __ASM volatile ("rev16 %0, %1" : "=r" (result) : "r" (value) );
    2158:	ba40      	rev16	r0, r0
  return(result);
}
    215a:	4770      	bx	lr

0000215c <__REVSH>:
 */
int32_t __REVSH(int16_t value)
{
  uint32_t result=0;
  
  __ASM volatile ("revsh %0, %1" : "=r" (result) : "r" (value) );
    215c:	bac0      	revsh	r0, r0
  return(result);
}
    215e:	4770      	bx	lr

00002160 <__RBIT>:
 */
uint32_t __RBIT(uint32_t value)
{
  uint32_t result=0;
  
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
    2160:	fa90 f0a0 	rbit	r0, r0
   return(result);
}
    2164:	4770      	bx	lr
    2166:	bf00      	nop

00002168 <__LDREXB>:
 */
uint8_t __LDREXB(uint8_t *addr)
{
    uint8_t result=0;
  
   __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) );
    2168:	e8d0 0f4f 	ldrexb	r0, [r0]
   return(result);
}
    216c:	b2c0      	uxtb	r0, r0
    216e:	4770      	bx	lr

00002170 <__LDREXH>:
 */
uint16_t __LDREXH(uint16_t *addr)
{
    uint16_t result=0;
  
   __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) );
    2170:	e8d0 0f5f 	ldrexh	r0, [r0]
   return(result);
}
    2174:	b280      	uxth	r0, r0
    2176:	4770      	bx	lr

00002178 <__LDREXW>:
 */
uint32_t __LDREXW(uint32_t *addr)
{
    uint32_t result=0;
  
   __ASM volatile ("ldrex %0, [%1]" : "=r" (result) : "r" (addr) );
    2178:	e850 0f00 	ldrex	r0, [r0]
   return(result);
}
    217c:	4770      	bx	lr
    217e:	bf00      	nop

00002180 <__STREXB>:
 */
uint32_t __STREXB(uint8_t value, uint8_t *addr)
{
   uint32_t result=0;
  
   __ASM volatile ("strexb %0, %2, [%1]" : "=r" (result) : "r" (addr), "r" (value) );
    2180:	e8c1 0f40 	strexb	r0, r0, [r1]
   return(result);
}
    2184:	4770      	bx	lr
    2186:	bf00      	nop

00002188 <__STREXH>:
 */
uint32_t __STREXH(uint16_t value, uint16_t *addr)
{
   uint32_t result=0;
  
   __ASM volatile ("strexh %0, %2, [%1]" : "=r" (result) : "r" (addr), "r" (value) );
    2188:	e8c1 0f50 	strexh	r0, r0, [r1]
   return(result);
}
    218c:	4770      	bx	lr
    218e:	bf00      	nop

00002190 <__STREXW>:
 */
uint32_t __STREXW(uint32_t value, uint32_t *addr)
{
   uint32_t result=0;
  
   __ASM volatile ("strex %0, %2, [%1]" : "=r" (result) : "r" (addr), "r" (value) );
    2190:	e841 0000 	strex	r0, r0, [r1]
   return(result);
}
    2194:	4770      	bx	lr
    2196:	bf00      	nop

00002198 <SystemInit>:
    /*
     * Do not make use of global variables or make any asumptions regarding
     * memory content if modifying this function. The memory content has not been
     * initialised by the time this function is called by the start-up code.
     */
}
    2198:	4770      	bx	lr
    219a:	bf00      	nop

0000219c <SystemCoreClockUpdate>:

/***************************************************************************//**
 *
 */
void SystemCoreClockUpdate (void)
{
    219c:	b430      	push	{r4, r5}
    219e:	b084      	sub	sp, #16
    uint32_t PclkDiv0;
    uint32_t PclkDiv1;
    uint32_t AceDiv;
    uint32_t FabDiv;

    const uint32_t pclk_div_lut[4] = { 1uL, 2uL, 4uL, 1uL };
    21a0:	f24d 43fc 	movw	r3, #54524	; 0xd4fc
    21a4:	f2c0 0300 	movt	r3, #0
    21a8:	46ec      	mov	ip, sp
    21aa:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    21ac:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

    /* Read PCLK dividers from system registers. Multiply the value read from
     * system register by two to get actual divider value. */
    PclkDiv0 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK0_DIV_SHIFT) & PCLK_DIV_MASK)];
    21b0:	f242 0300 	movw	r3, #8192	; 0x2000
    21b4:	f2ce 0304 	movt	r3, #57348	; 0xe004
    21b8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
    21ba:	f002 020c 	and.w	r2, r2, #12
    21be:	a904      	add	r1, sp, #16
    21c0:	440a      	add	r2, r1
    21c2:	f852 5c10 	ldr.w	r5, [r2, #-16]
    PclkDiv1 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK1_DIV_SHIFT) & PCLK_DIV_MASK)];
    21c6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
    21c8:	f3c2 1201 	ubfx	r2, r2, #4, #2
    21cc:	eb01 0282 	add.w	r2, r1, r2, lsl #2
    21d0:	f852 4c10 	ldr.w	r4, [r2, #-16]
    AceDiv = pclk_div_lut[((SYSREG->MSS_CLK_CR >> ACE_DIV_SHIFT) & PCLK_DIV_MASK)];
    21d4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
    21d6:	f3c2 1281 	ubfx	r2, r2, #6, #2
    21da:	eb01 0282 	add.w	r2, r1, r2, lsl #2
    21de:	f852 0c10 	ldr.w	r0, [r2, #-16]
    {
        /* Compute the FPGA fabric frequency divider. */
        uint32_t obdiv;
        uint32_t obdivhalf;
        
        obdiv = (SYSREG->MSS_CCC_DIV_CR >> OBDIV_SHIFT) & OBDIV_MASK;
    21e2:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
        obdivhalf = (SYSREG->MSS_CCC_DIV_CR >> OBDIVHALF_SHIFT) & OBDIVHALF_MASK;
    21e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
        FabDiv = obdiv + 1uL;
    21e6:	f3c1 2104 	ubfx	r1, r1, #8, #5
    21ea:	f101 0101 	add.w	r1, r1, #1
        if ( obdivhalf != 0uL )
    21ee:	f413 5f00 	tst.w	r3, #8192	; 0x2000
        {
            FabDiv = FabDiv * 2uL;
    21f2:	bf18      	it	ne
    21f4:	0049      	lslne	r1, r1, #1
    
    uint32_t * p_sysboot_key = SYSBOOT_KEY_ADDR;
    uint32_t * p_idcode = IDCODE_LOCATION;
    uint32_t idcode;
	
    idcode = *p_idcode & ~IDCODE_DEV_REV_MASK;
    21f6:	f240 2330 	movw	r3, #560	; 0x230
    21fa:	f2c6 0308 	movt	r3, #24584	; 0x6008
    21fe:	681a      	ldr	r2, [r3, #0]
	
    if ( A2F060IFX_ID == idcode )
    2200:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
    2204:	f241 13cf 	movw	r3, #4559	; 0x11cf
    2208:	f2c0 53a1 	movt	r3, #1441	; 0x5a1
    220c:	429a      	cmp	r2, r3
    220e:	d105      	bne.n	221c <SystemCoreClockUpdate+0x80>
    {
        uint32_t *p_fclk = SYSBOOT_A2F060_FCLK_ADDR;
        fclk = *p_fclk;
    2210:	f64e 732c 	movw	r3, #61228	; 0xef2c
    2214:	f2c6 0301 	movt	r3, #24577	; 0x6001
    2218:	681a      	ldr	r2, [r3, #0]
    221a:	e028      	b.n	226e <SystemCoreClockUpdate+0xd2>
    }
    else if ( SYSBOOT_KEY_VALUE == *p_sysboot_key )
    221c:	f640 031c 	movw	r3, #2076	; 0x81c
    2220:	f2c6 0308 	movt	r3, #24584	; 0x6008
    2224:	681a      	ldr	r2, [r3, #0]
    2226:	f244 3341 	movw	r3, #17217	; 0x4341
    222a:	f6c4 4354 	movt	r3, #19540	; 0x4c54
    222e:	429a      	cmp	r2, r3
    2230:	d11e      	bne.n	2270 <SystemCoreClockUpdate+0xd4>
    {
        /* Actel system boot programmed, check if it has the FCLK value stored. */
        uint32_t *p_sysboot_version = SYSBOOT_VERSION_ADDR;
        uint32_t sysboot_version = *p_sysboot_version;
    2232:	f640 0340 	movw	r3, #2112	; 0x840
    2236:	f2c6 0308 	movt	r3, #24584	; 0x6008
    223a:	681a      	ldr	r2, [r3, #0]
        
        sysboot_version &= SYSBOOT_VERSION_MASK;
    223c:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
        
        if ( sysboot_version >= MIN_SYSBOOT_VERSION )
    2240:	f240 3300 	movw	r3, #768	; 0x300
    2244:	f2c0 0301 	movt	r3, #1
    2248:	429a      	cmp	r2, r3
    224a:	d911      	bls.n	2270 <SystemCoreClockUpdate+0xd4>
        {
            /* Handle change of eNVM location of FCLK between 1.3.x and 2.x.x versions of the system boot. */
            if ( sysboot_version < SYSBOOT_VERSION_2_X )
    224c:	f5b2 3f00 	cmp.w	r2, #131072	; 0x20000
    2250:	d205      	bcs.n	225e <SystemCoreClockUpdate+0xc2>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 1.3.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_1_3_FCLK_ADDR;
                fclk = *p_fclk;
    2252:	f241 632c 	movw	r3, #5676	; 0x162c
    2256:	f2c6 0308 	movt	r3, #24584	; 0x6008
    225a:	681a      	ldr	r2, [r3, #0]
    225c:	e007      	b.n	226e <SystemCoreClockUpdate+0xd2>
            }
            else if ( sysboot_version < MAX_SYSBOOT_VERSION )
    225e:	f5b2 3f40 	cmp.w	r2, #196608	; 0x30000
    2262:	d205      	bcs.n	2270 <SystemCoreClockUpdate+0xd4>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 2.x.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_2_x_FCLK_ADDR;
                fclk = *p_fclk;
    2264:	f641 63ac 	movw	r3, #7852	; 0x1eac
    2268:	f2c6 0308 	movt	r3, #24584	; 0x6008
    226c:	681a      	ldr	r2, [r3, #0]
                fclk = 0uL;
            }
        }
    }
    
    if ( 0uL == fclk )
    226e:	b922      	cbnz	r2, 227a <SystemCoreClockUpdate+0xde>
        /* 
         * Could not retrieve FCLK from system boot configuration data. Fall back
         * to using SMARTFUSION_FCLK_FREQ which must then be defined as part of
         * project settings.
         */
        ASSERT( SMARTFUSION_FCLK_FREQ_DEFINED );
    2270:	be00      	bkpt	0x0000
    2272:	f647 0240 	movw	r2, #30784	; 0x7840
    2276:	f2c0 127d 	movt	r2, #381	; 0x17d
    }
    
    /* Retrieve FCLK from eNVM spare pages if Actel system boot programmed as part of the system. */
    
    /* Read system clock from eNVM spare pages. */
    SystemCoreClock = GetSystemClock();
    227a:	f240 0310 	movw	r3, #16
    227e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2282:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK0 = SystemCoreClock / PclkDiv0;
    2284:	fbb2 f5f5 	udiv	r5, r2, r5
    2288:	605d      	str	r5, [r3, #4]
    g_FrequencyPCLK1 = SystemCoreClock / PclkDiv1;
    228a:	fbb2 f4f4 	udiv	r4, r2, r4
    228e:	609c      	str	r4, [r3, #8]
    g_FrequencyACE = SystemCoreClock / AceDiv;
    2290:	fbb2 f0f0 	udiv	r0, r2, r0
    2294:	60d8      	str	r0, [r3, #12]
    g_FrequencyFPGA = SystemCoreClock / FabDiv;
    2296:	fbb2 f1f1 	udiv	r1, r2, r1
    229a:	6119      	str	r1, [r3, #16]
    
    /* Keep SystemFrequency as well as SystemCoreClock for legacy reasons. */
    SystemFrequency = SystemCoreClock;
    229c:	615a      	str	r2, [r3, #20]
}
    229e:	b004      	add	sp, #16
    22a0:	bc30      	pop	{r4, r5}
    22a2:	4770      	bx	lr

000022a4 <_close>:
 * Close a file.
 */
int _close(int file)
{
    return -1;
}
    22a4:	f04f 30ff 	mov.w	r0, #4294967295
    22a8:	4770      	bx	lr
    22aa:	bf00      	nop

000022ac <_exit>:
	/* Should we force a system reset? */
	while( 1 )
	{
		;
	}
}
    22ac:	e7fe      	b.n	22ac <_exit>
    22ae:	bf00      	nop

000022b0 <_fstat>:
/*==============================================================================
 * Status of an open file.
 */
int _fstat(int file, struct stat *st)
{
    st->st_mode = S_IFCHR;
    22b0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
    22b4:	604b      	str	r3, [r1, #4]
    return 0;
}
    22b6:	f04f 0000 	mov.w	r0, #0
    22ba:	4770      	bx	lr

000022bc <_getpid>:
 * Process-ID
 */
int _getpid(void)
{
    return 1;
}
    22bc:	f04f 0001 	mov.w	r0, #1
    22c0:	4770      	bx	lr
    22c2:	bf00      	nop

000022c4 <_isatty>:
 * Query whether output stream is a terminal.
 */
int _isatty(int file)
{
    return 1;
}
    22c4:	f04f 0001 	mov.w	r0, #1
    22c8:	4770      	bx	lr
    22ca:	bf00      	nop

000022cc <_lseek>:
 * Set position in a file.
 */
int _lseek(int file, int ptr, int dir)
{
    return 0;
}
    22cc:	f04f 0000 	mov.w	r0, #0
    22d0:	4770      	bx	lr
    22d2:	bf00      	nop

000022d4 <_open>:
 * Open a file.
 */
int _open(const char *name, int flags, int mode)
{
    return -1;
}
    22d4:	f04f 30ff 	mov.w	r0, #4294967295
    22d8:	4770      	bx	lr
    22da:	bf00      	nop

000022dc <_read>:
 * Read from a file.
 */
int _read(int file, char *ptr, int len)
{
    return 0;
}
    22dc:	f04f 0000 	mov.w	r0, #0
    22e0:	4770      	bx	lr
    22e2:	bf00      	nop

000022e4 <_stat>:
/*==============================================================================
 * Status of a file (by name).
 */
int _stat(char *file, struct stat *st)
{
    st->st_mode = S_IFCHR;
    22e4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
    22e8:	604b      	str	r3, [r1, #4]
    return 0;
}
    22ea:	f04f 0000 	mov.w	r0, #0
    22ee:	4770      	bx	lr

000022f0 <_times>:
 * Timing information for current process.
 */
int _times(struct tms *buf)
{
    return -1;
}
    22f0:	f04f 30ff 	mov.w	r0, #4294967295
    22f4:	4770      	bx	lr
    22f6:	bf00      	nop

000022f8 <_wait>:

/*==============================================================================
 * Wait for a child process.
 */
int _wait(int *status)
{
    22f8:	b508      	push	{r3, lr}
    errno = ECHILD;
    22fa:	f000 f88f 	bl	241c <__errno>
    22fe:	f04f 030a 	mov.w	r3, #10
    2302:	6003      	str	r3, [r0, #0]
    return -1;
}
    2304:	f04f 30ff 	mov.w	r0, #4294967295
    2308:	bd08      	pop	{r3, pc}
    230a:	bf00      	nop

0000230c <_unlink>:

/*==============================================================================
 * Remove a file's directory entry.
 */
int _unlink(char *name)
{
    230c:	b508      	push	{r3, lr}
    errno = ENOENT;
    230e:	f000 f885 	bl	241c <__errno>
    2312:	f04f 0302 	mov.w	r3, #2
    2316:	6003      	str	r3, [r0, #0]
    return -1;
}
    2318:	f04f 30ff 	mov.w	r0, #4294967295
    231c:	bd08      	pop	{r3, pc}
    231e:	bf00      	nop

00002320 <_link>:

/*==============================================================================
 * Establish a new name for an existing file.
 */
int _link(char *old, char *new)
{
    2320:	b508      	push	{r3, lr}
    errno = EMLINK;
    2322:	f000 f87b 	bl	241c <__errno>
    2326:	f04f 031f 	mov.w	r3, #31
    232a:	6003      	str	r3, [r0, #0]
    return -1;
}
    232c:	f04f 30ff 	mov.w	r0, #4294967295
    2330:	bd08      	pop	{r3, pc}
    2332:	bf00      	nop

00002334 <_kill>:

/*==============================================================================
 * Send a signal.
 */
int _kill(int pid, int sig)
{
    2334:	b508      	push	{r3, lr}
    errno = EINVAL;
    2336:	f000 f871 	bl	241c <__errno>
    233a:	f04f 0316 	mov.w	r3, #22
    233e:	6003      	str	r3, [r0, #0]
    return -1;
}
    2340:	f04f 30ff 	mov.w	r0, #4294967295
    2344:	bd08      	pop	{r3, pc}
    2346:	bf00      	nop

00002348 <_fork>:

/*==============================================================================
 * Create a new process.
 */
int _fork(void)
{
    2348:	b508      	push	{r3, lr}
    errno = EAGAIN;
    234a:	f000 f867 	bl	241c <__errno>
    234e:	f04f 030b 	mov.w	r3, #11
    2352:	6003      	str	r3, [r0, #0]
    return -1;
}
    2354:	f04f 30ff 	mov.w	r0, #4294967295
    2358:	bd08      	pop	{r3, pc}
    235a:	bf00      	nop

0000235c <_execve>:

/*==============================================================================
 * Transfer control to a new process.
 */
int _execve(char *name, char **argv, char **env)
{
    235c:	b508      	push	{r3, lr}
    errno = ENOMEM;
    235e:	f000 f85d 	bl	241c <__errno>
    2362:	f04f 030c 	mov.w	r3, #12
    2366:	6003      	str	r3, [r0, #0]
    return -1;
}
    2368:	f04f 30ff 	mov.w	r0, #4294967295
    236c:	bd08      	pop	{r3, pc}
    236e:	bf00      	nop

00002370 <_write_r>:
 * all files, including stdoutso if you need to generate any output, for
 * example to a serial port for debugging, you should make your minimal write
 * capable of doing this.
 */
int _write_r( void * reent, int file, char * ptr, int len )
{
    2370:	b538      	push	{r3, r4, r5, lr}
    2372:	4615      	mov	r5, r2
    2374:	461c      	mov	r4, r3
#ifdef ACTEL_STDIO_THRU_UART
    /*--------------------------------------------------------------------------
     * Initialize the UART driver if it is the first time this function is
     * called.
     */
    if ( !g_stdio_uart_init_done )
    2376:	f240 5374 	movw	r3, #1396	; 0x574
    237a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    237e:	681b      	ldr	r3, [r3, #0]
    2380:	b983      	cbnz	r3, 23a4 <_write_r+0x34>
    {
        MSS_UART_init( &g_mss_uart0, ACTEL_STDIO_BAUD_RATE, (MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY));
    2382:	f240 50f0 	movw	r0, #1520	; 0x5f0
    2386:	f2c2 0000 	movt	r0, #8192	; 0x2000
    238a:	f44f 4161 	mov.w	r1, #57600	; 0xe100
    238e:	f04f 0203 	mov.w	r2, #3
    2392:	f7ff fa09 	bl	17a8 <MSS_UART_init>
        g_stdio_uart_init_done = 1;
    2396:	f240 5374 	movw	r3, #1396	; 0x574
    239a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    239e:	f04f 0201 	mov.w	r2, #1
    23a2:	601a      	str	r2, [r3, #0]
    }
    
    /*--------------------------------------------------------------------------
     * Output text to the UART.
     */
    MSS_UART_polled_tx( &g_mss_uart0, (uint8_t *)ptr, len );
    23a4:	f240 50f0 	movw	r0, #1520	; 0x5f0
    23a8:	f2c2 0000 	movt	r0, #8192	; 0x2000
    23ac:	4629      	mov	r1, r5
    23ae:	4622      	mov	r2, r4
    23b0:	f7fe fdbe 	bl	f30 <MSS_UART_polled_tx>
    
    return len;
#else   /* ACTEL_STDIO_THRU_UART */
    return 0;
#endif  /* ACTEL_STDIO_THRU_UART */
}
    23b4:	4620      	mov	r0, r4
    23b6:	bd38      	pop	{r3, r4, r5, pc}

000023b8 <_sbrk>:
 * it is useful to have a working implementation. The following suffices for a
 * standalone system; it exploits the symbol _end automatically defined by the
 * GNU linker. 
 */
caddr_t _sbrk(int incr)
{
    23b8:	b508      	push	{r3, lr}
    extern char _end;		/* Defined by the linker */
    static char *heap_end;
    char *prev_heap_end;
    char * stack_ptr;
    
    if (heap_end == 0)
    23ba:	f240 5374 	movw	r3, #1396	; 0x574
    23be:	f2c2 0300 	movt	r3, #8192	; 0x2000
    23c2:	685b      	ldr	r3, [r3, #4]
    23c4:	b943      	cbnz	r3, 23d8 <_sbrk+0x20>
    {
      heap_end = &_end;
    23c6:	f240 5374 	movw	r3, #1396	; 0x574
    23ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
    23ce:	f240 7220 	movw	r2, #1824	; 0x720
    23d2:	f2c2 0200 	movt	r2, #8192	; 0x2000
    23d6:	605a      	str	r2, [r3, #4]
    }
    
    prev_heap_end = heap_end;
    23d8:	f240 5374 	movw	r3, #1396	; 0x574
    23dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    23e0:	685a      	ldr	r2, [r3, #4]
    asm volatile ("MRS %0, msp" : "=r" (stack_ptr) );
    23e2:	f3ef 8308 	mrs	r3, MSP
    if (heap_end + incr > stack_ptr)
    23e6:	4410      	add	r0, r2
    23e8:	4283      	cmp	r3, r0
    23ea:	d20f      	bcs.n	240c <_sbrk+0x54>
    {
      _write_r ((void *)0, 1, "Heap and stack collision\n", 25);
    23ec:	f04f 0000 	mov.w	r0, #0
    23f0:	f04f 0101 	mov.w	r1, #1
    23f4:	f24d 520c 	movw	r2, #54540	; 0xd50c
    23f8:	f2c0 0200 	movt	r2, #0
    23fc:	f04f 0319 	mov.w	r3, #25
    2400:	f7ff ffb6 	bl	2370 <_write_r>
      _exit (1);
    2404:	f04f 0001 	mov.w	r0, #1
    2408:	f7ff ff50 	bl	22ac <_exit>
    }
  
    heap_end += incr;
    240c:	f240 5374 	movw	r3, #1396	; 0x574
    2410:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2414:	6058      	str	r0, [r3, #4]
    return (caddr_t) prev_heap_end;
}
    2416:	4610      	mov	r0, r2
    2418:	bd08      	pop	{r3, pc}
    241a:	bf00      	nop

0000241c <__errno>:
    241c:	f240 032c 	movw	r3, #44	; 0x2c
    2420:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2424:	6818      	ldr	r0, [r3, #0]
    2426:	4770      	bx	lr

00002428 <__libc_init_array>:
    2428:	b570      	push	{r4, r5, r6, lr}
    242a:	f64d 162c 	movw	r6, #55596	; 0xd92c
    242e:	f64d 152c 	movw	r5, #55596	; 0xd92c
    2432:	f2c0 0600 	movt	r6, #0
    2436:	f2c0 0500 	movt	r5, #0
    243a:	1b76      	subs	r6, r6, r5
    243c:	10b6      	asrs	r6, r6, #2
    243e:	d006      	beq.n	244e <__libc_init_array+0x26>
    2440:	2400      	movs	r4, #0
    2442:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
    2446:	3401      	adds	r4, #1
    2448:	4798      	blx	r3
    244a:	42a6      	cmp	r6, r4
    244c:	d8f9      	bhi.n	2442 <__libc_init_array+0x1a>
    244e:	f64d 152c 	movw	r5, #55596	; 0xd92c
    2452:	f64d 1630 	movw	r6, #55600	; 0xd930
    2456:	f2c0 0500 	movt	r5, #0
    245a:	f2c0 0600 	movt	r6, #0
    245e:	1b76      	subs	r6, r6, r5
    2460:	f00b fa58 	bl	d914 <_init>
    2464:	10b6      	asrs	r6, r6, #2
    2466:	d006      	beq.n	2476 <__libc_init_array+0x4e>
    2468:	2400      	movs	r4, #0
    246a:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
    246e:	3401      	adds	r4, #1
    2470:	4798      	blx	r3
    2472:	42a6      	cmp	r6, r4
    2474:	d8f9      	bhi.n	246a <__libc_init_array+0x42>
    2476:	bd70      	pop	{r4, r5, r6, pc}

00002478 <memcpy>:
    2478:	2a03      	cmp	r2, #3
    247a:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
    247e:	d80b      	bhi.n	2498 <memcpy+0x20>
    2480:	b13a      	cbz	r2, 2492 <memcpy+0x1a>
    2482:	2300      	movs	r3, #0
    2484:	f811 c003 	ldrb.w	ip, [r1, r3]
    2488:	f800 c003 	strb.w	ip, [r0, r3]
    248c:	3301      	adds	r3, #1
    248e:	4293      	cmp	r3, r2
    2490:	d1f8      	bne.n	2484 <memcpy+0xc>
    2492:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
    2496:	4770      	bx	lr
    2498:	1882      	adds	r2, r0, r2
    249a:	460c      	mov	r4, r1
    249c:	4603      	mov	r3, r0
    249e:	e003      	b.n	24a8 <memcpy+0x30>
    24a0:	f814 1c01 	ldrb.w	r1, [r4, #-1]
    24a4:	f803 1c01 	strb.w	r1, [r3, #-1]
    24a8:	f003 0603 	and.w	r6, r3, #3
    24ac:	4619      	mov	r1, r3
    24ae:	46a4      	mov	ip, r4
    24b0:	3301      	adds	r3, #1
    24b2:	3401      	adds	r4, #1
    24b4:	2e00      	cmp	r6, #0
    24b6:	d1f3      	bne.n	24a0 <memcpy+0x28>
    24b8:	f01c 0403 	ands.w	r4, ip, #3
    24bc:	4663      	mov	r3, ip
    24be:	bf08      	it	eq
    24c0:	ebc1 0c02 	rsbeq	ip, r1, r2
    24c4:	d068      	beq.n	2598 <memcpy+0x120>
    24c6:	4265      	negs	r5, r4
    24c8:	f1c4 0a04 	rsb	sl, r4, #4
    24cc:	eb0c 0705 	add.w	r7, ip, r5
    24d0:	4633      	mov	r3, r6
    24d2:	ea4f 0aca 	mov.w	sl, sl, lsl #3
    24d6:	f85c 6005 	ldr.w	r6, [ip, r5]
    24da:	ea4f 08c4 	mov.w	r8, r4, lsl #3
    24de:	1a55      	subs	r5, r2, r1
    24e0:	e008      	b.n	24f4 <memcpy+0x7c>
    24e2:	f857 4f04 	ldr.w	r4, [r7, #4]!
    24e6:	4626      	mov	r6, r4
    24e8:	fa04 f40a 	lsl.w	r4, r4, sl
    24ec:	ea49 0404 	orr.w	r4, r9, r4
    24f0:	50cc      	str	r4, [r1, r3]
    24f2:	3304      	adds	r3, #4
    24f4:	185c      	adds	r4, r3, r1
    24f6:	2d03      	cmp	r5, #3
    24f8:	fa26 f908 	lsr.w	r9, r6, r8
    24fc:	f1a5 0504 	sub.w	r5, r5, #4
    2500:	eb0c 0603 	add.w	r6, ip, r3
    2504:	dced      	bgt.n	24e2 <memcpy+0x6a>
    2506:	2300      	movs	r3, #0
    2508:	e002      	b.n	2510 <memcpy+0x98>
    250a:	5cf1      	ldrb	r1, [r6, r3]
    250c:	54e1      	strb	r1, [r4, r3]
    250e:	3301      	adds	r3, #1
    2510:	1919      	adds	r1, r3, r4
    2512:	4291      	cmp	r1, r2
    2514:	d3f9      	bcc.n	250a <memcpy+0x92>
    2516:	e7bc      	b.n	2492 <memcpy+0x1a>
    2518:	f853 4c40 	ldr.w	r4, [r3, #-64]
    251c:	f841 4c40 	str.w	r4, [r1, #-64]
    2520:	f853 4c3c 	ldr.w	r4, [r3, #-60]
    2524:	f841 4c3c 	str.w	r4, [r1, #-60]
    2528:	f853 4c38 	ldr.w	r4, [r3, #-56]
    252c:	f841 4c38 	str.w	r4, [r1, #-56]
    2530:	f853 4c34 	ldr.w	r4, [r3, #-52]
    2534:	f841 4c34 	str.w	r4, [r1, #-52]
    2538:	f853 4c30 	ldr.w	r4, [r3, #-48]
    253c:	f841 4c30 	str.w	r4, [r1, #-48]
    2540:	f853 4c2c 	ldr.w	r4, [r3, #-44]
    2544:	f841 4c2c 	str.w	r4, [r1, #-44]
    2548:	f853 4c28 	ldr.w	r4, [r3, #-40]
    254c:	f841 4c28 	str.w	r4, [r1, #-40]
    2550:	f853 4c24 	ldr.w	r4, [r3, #-36]
    2554:	f841 4c24 	str.w	r4, [r1, #-36]
    2558:	f853 4c20 	ldr.w	r4, [r3, #-32]
    255c:	f841 4c20 	str.w	r4, [r1, #-32]
    2560:	f853 4c1c 	ldr.w	r4, [r3, #-28]
    2564:	f841 4c1c 	str.w	r4, [r1, #-28]
    2568:	f853 4c18 	ldr.w	r4, [r3, #-24]
    256c:	f841 4c18 	str.w	r4, [r1, #-24]
    2570:	f853 4c14 	ldr.w	r4, [r3, #-20]
    2574:	f841 4c14 	str.w	r4, [r1, #-20]
    2578:	f853 4c10 	ldr.w	r4, [r3, #-16]
    257c:	f841 4c10 	str.w	r4, [r1, #-16]
    2580:	f853 4c0c 	ldr.w	r4, [r3, #-12]
    2584:	f841 4c0c 	str.w	r4, [r1, #-12]
    2588:	f853 4c08 	ldr.w	r4, [r3, #-8]
    258c:	f841 4c08 	str.w	r4, [r1, #-8]
    2590:	f853 4c04 	ldr.w	r4, [r3, #-4]
    2594:	f841 4c04 	str.w	r4, [r1, #-4]
    2598:	461c      	mov	r4, r3
    259a:	460d      	mov	r5, r1
    259c:	3340      	adds	r3, #64	; 0x40
    259e:	3140      	adds	r1, #64	; 0x40
    25a0:	f1bc 0f3f 	cmp.w	ip, #63	; 0x3f
    25a4:	f1ac 0c40 	sub.w	ip, ip, #64	; 0x40
    25a8:	dcb6      	bgt.n	2518 <memcpy+0xa0>
    25aa:	4621      	mov	r1, r4
    25ac:	462b      	mov	r3, r5
    25ae:	1b54      	subs	r4, r2, r5
    25b0:	e00f      	b.n	25d2 <memcpy+0x15a>
    25b2:	f851 5c10 	ldr.w	r5, [r1, #-16]
    25b6:	f843 5c10 	str.w	r5, [r3, #-16]
    25ba:	f851 5c0c 	ldr.w	r5, [r1, #-12]
    25be:	f843 5c0c 	str.w	r5, [r3, #-12]
    25c2:	f851 5c08 	ldr.w	r5, [r1, #-8]
    25c6:	f843 5c08 	str.w	r5, [r3, #-8]
    25ca:	f851 5c04 	ldr.w	r5, [r1, #-4]
    25ce:	f843 5c04 	str.w	r5, [r3, #-4]
    25d2:	2c0f      	cmp	r4, #15
    25d4:	460d      	mov	r5, r1
    25d6:	469c      	mov	ip, r3
    25d8:	f101 0110 	add.w	r1, r1, #16
    25dc:	f103 0310 	add.w	r3, r3, #16
    25e0:	f1a4 0410 	sub.w	r4, r4, #16
    25e4:	dce5      	bgt.n	25b2 <memcpy+0x13a>
    25e6:	ebcc 0102 	rsb	r1, ip, r2
    25ea:	2300      	movs	r3, #0
    25ec:	e003      	b.n	25f6 <memcpy+0x17e>
    25ee:	58ec      	ldr	r4, [r5, r3]
    25f0:	f84c 4003 	str.w	r4, [ip, r3]
    25f4:	3304      	adds	r3, #4
    25f6:	195e      	adds	r6, r3, r5
    25f8:	2903      	cmp	r1, #3
    25fa:	eb03 040c 	add.w	r4, r3, ip
    25fe:	f1a1 0104 	sub.w	r1, r1, #4
    2602:	dcf4      	bgt.n	25ee <memcpy+0x176>
    2604:	e77f      	b.n	2506 <memcpy+0x8e>
    2606:	bf00      	nop

00002608 <memset>:
    2608:	2a03      	cmp	r2, #3
    260a:	b2c9      	uxtb	r1, r1
    260c:	b430      	push	{r4, r5}
    260e:	d807      	bhi.n	2620 <memset+0x18>
    2610:	b122      	cbz	r2, 261c <memset+0x14>
    2612:	2300      	movs	r3, #0
    2614:	54c1      	strb	r1, [r0, r3]
    2616:	3301      	adds	r3, #1
    2618:	4293      	cmp	r3, r2
    261a:	d1fb      	bne.n	2614 <memset+0xc>
    261c:	bc30      	pop	{r4, r5}
    261e:	4770      	bx	lr
    2620:	eb00 0c02 	add.w	ip, r0, r2
    2624:	4603      	mov	r3, r0
    2626:	e001      	b.n	262c <memset+0x24>
    2628:	f803 1c01 	strb.w	r1, [r3, #-1]
    262c:	f003 0403 	and.w	r4, r3, #3
    2630:	461a      	mov	r2, r3
    2632:	3301      	adds	r3, #1
    2634:	2c00      	cmp	r4, #0
    2636:	d1f7      	bne.n	2628 <memset+0x20>
    2638:	f04f 3301 	mov.w	r3, #16843009	; 0x1010101
    263c:	ebc2 040c 	rsb	r4, r2, ip
    2640:	fb03 f301 	mul.w	r3, r3, r1
    2644:	e01f      	b.n	2686 <memset+0x7e>
    2646:	f842 3c40 	str.w	r3, [r2, #-64]
    264a:	f842 3c3c 	str.w	r3, [r2, #-60]
    264e:	f842 3c38 	str.w	r3, [r2, #-56]
    2652:	f842 3c34 	str.w	r3, [r2, #-52]
    2656:	f842 3c30 	str.w	r3, [r2, #-48]
    265a:	f842 3c2c 	str.w	r3, [r2, #-44]
    265e:	f842 3c28 	str.w	r3, [r2, #-40]
    2662:	f842 3c24 	str.w	r3, [r2, #-36]
    2666:	f842 3c20 	str.w	r3, [r2, #-32]
    266a:	f842 3c1c 	str.w	r3, [r2, #-28]
    266e:	f842 3c18 	str.w	r3, [r2, #-24]
    2672:	f842 3c14 	str.w	r3, [r2, #-20]
    2676:	f842 3c10 	str.w	r3, [r2, #-16]
    267a:	f842 3c0c 	str.w	r3, [r2, #-12]
    267e:	f842 3c08 	str.w	r3, [r2, #-8]
    2682:	f842 3c04 	str.w	r3, [r2, #-4]
    2686:	4615      	mov	r5, r2
    2688:	3240      	adds	r2, #64	; 0x40
    268a:	2c3f      	cmp	r4, #63	; 0x3f
    268c:	f1a4 0440 	sub.w	r4, r4, #64	; 0x40
    2690:	dcd9      	bgt.n	2646 <memset+0x3e>
    2692:	462a      	mov	r2, r5
    2694:	ebc5 040c 	rsb	r4, r5, ip
    2698:	e007      	b.n	26aa <memset+0xa2>
    269a:	f842 3c10 	str.w	r3, [r2, #-16]
    269e:	f842 3c0c 	str.w	r3, [r2, #-12]
    26a2:	f842 3c08 	str.w	r3, [r2, #-8]
    26a6:	f842 3c04 	str.w	r3, [r2, #-4]
    26aa:	4615      	mov	r5, r2
    26ac:	3210      	adds	r2, #16
    26ae:	2c0f      	cmp	r4, #15
    26b0:	f1a4 0410 	sub.w	r4, r4, #16
    26b4:	dcf1      	bgt.n	269a <memset+0x92>
    26b6:	462a      	mov	r2, r5
    26b8:	ebc5 050c 	rsb	r5, r5, ip
    26bc:	e001      	b.n	26c2 <memset+0xba>
    26be:	f842 3c04 	str.w	r3, [r2, #-4]
    26c2:	4614      	mov	r4, r2
    26c4:	3204      	adds	r2, #4
    26c6:	2d03      	cmp	r5, #3
    26c8:	f1a5 0504 	sub.w	r5, r5, #4
    26cc:	dcf7      	bgt.n	26be <memset+0xb6>
    26ce:	e001      	b.n	26d4 <memset+0xcc>
    26d0:	f804 1b01 	strb.w	r1, [r4], #1
    26d4:	4564      	cmp	r4, ip
    26d6:	d3fb      	bcc.n	26d0 <memset+0xc8>
    26d8:	e7a0      	b.n	261c <memset+0x14>
    26da:	bf00      	nop

000026dc <printf>:
    26dc:	b40f      	push	{r0, r1, r2, r3}
    26de:	f240 032c 	movw	r3, #44	; 0x2c
    26e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    26e6:	b510      	push	{r4, lr}
    26e8:	681c      	ldr	r4, [r3, #0]
    26ea:	b082      	sub	sp, #8
    26ec:	b124      	cbz	r4, 26f8 <printf+0x1c>
    26ee:	69a3      	ldr	r3, [r4, #24]
    26f0:	b913      	cbnz	r3, 26f8 <printf+0x1c>
    26f2:	4620      	mov	r0, r4
    26f4:	f005 fb98 	bl	7e28 <__sinit>
    26f8:	4620      	mov	r0, r4
    26fa:	ac05      	add	r4, sp, #20
    26fc:	9a04      	ldr	r2, [sp, #16]
    26fe:	4623      	mov	r3, r4
    2700:	6881      	ldr	r1, [r0, #8]
    2702:	9401      	str	r4, [sp, #4]
    2704:	f002 fd2e 	bl	5164 <_vfprintf_r>
    2708:	b002      	add	sp, #8
    270a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    270e:	b004      	add	sp, #16
    2710:	4770      	bx	lr
    2712:	bf00      	nop

00002714 <_printf_r>:
    2714:	b40e      	push	{r1, r2, r3}
    2716:	b510      	push	{r4, lr}
    2718:	4604      	mov	r4, r0
    271a:	b083      	sub	sp, #12
    271c:	b118      	cbz	r0, 2726 <_printf_r+0x12>
    271e:	6983      	ldr	r3, [r0, #24]
    2720:	b90b      	cbnz	r3, 2726 <_printf_r+0x12>
    2722:	f005 fb81 	bl	7e28 <__sinit>
    2726:	4620      	mov	r0, r4
    2728:	ac06      	add	r4, sp, #24
    272a:	9a05      	ldr	r2, [sp, #20]
    272c:	4623      	mov	r3, r4
    272e:	6881      	ldr	r1, [r0, #8]
    2730:	9401      	str	r4, [sp, #4]
    2732:	f002 fd17 	bl	5164 <_vfprintf_r>
    2736:	b003      	add	sp, #12
    2738:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    273c:	b003      	add	sp, #12
    273e:	4770      	bx	lr

00002740 <sprintf>:
    2740:	b40e      	push	{r1, r2, r3}
    2742:	f240 032c 	movw	r3, #44	; 0x2c
    2746:	b530      	push	{r4, r5, lr}
    2748:	b09c      	sub	sp, #112	; 0x70
    274a:	ac1f      	add	r4, sp, #124	; 0x7c
    274c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2750:	4605      	mov	r5, r0
    2752:	a901      	add	r1, sp, #4
    2754:	f854 2b04 	ldr.w	r2, [r4], #4
    2758:	f04f 3cff 	mov.w	ip, #4294967295
    275c:	6818      	ldr	r0, [r3, #0]
    275e:	f44f 7302 	mov.w	r3, #520	; 0x208
    2762:	f8ad 3010 	strh.w	r3, [sp, #16]
    2766:	4623      	mov	r3, r4
    2768:	9505      	str	r5, [sp, #20]
    276a:	9501      	str	r5, [sp, #4]
    276c:	f06f 4500 	mvn.w	r5, #2147483648	; 0x80000000
    2770:	f8ad c012 	strh.w	ip, [sp, #18]
    2774:	9506      	str	r5, [sp, #24]
    2776:	9503      	str	r5, [sp, #12]
    2778:	941b      	str	r4, [sp, #108]	; 0x6c
    277a:	f000 f945 	bl	2a08 <_svfprintf_r>
    277e:	9b01      	ldr	r3, [sp, #4]
    2780:	2200      	movs	r2, #0
    2782:	701a      	strb	r2, [r3, #0]
    2784:	b01c      	add	sp, #112	; 0x70
    2786:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
    278a:	b003      	add	sp, #12
    278c:	4770      	bx	lr
    278e:	bf00      	nop

00002790 <_sprintf_r>:
    2790:	b40c      	push	{r2, r3}
    2792:	460b      	mov	r3, r1
    2794:	b510      	push	{r4, lr}
    2796:	b09c      	sub	sp, #112	; 0x70
    2798:	ac1e      	add	r4, sp, #120	; 0x78
    279a:	a901      	add	r1, sp, #4
    279c:	9305      	str	r3, [sp, #20]
    279e:	f44f 7c02 	mov.w	ip, #520	; 0x208
    27a2:	f854 2b04 	ldr.w	r2, [r4], #4
    27a6:	9301      	str	r3, [sp, #4]
    27a8:	f04f 33ff 	mov.w	r3, #4294967295
    27ac:	f8ad 3012 	strh.w	r3, [sp, #18]
    27b0:	4623      	mov	r3, r4
    27b2:	941b      	str	r4, [sp, #108]	; 0x6c
    27b4:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
    27b8:	f8ad c010 	strh.w	ip, [sp, #16]
    27bc:	9406      	str	r4, [sp, #24]
    27be:	9403      	str	r4, [sp, #12]
    27c0:	f000 f922 	bl	2a08 <_svfprintf_r>
    27c4:	9b01      	ldr	r3, [sp, #4]
    27c6:	2200      	movs	r2, #0
    27c8:	701a      	strb	r2, [r3, #0]
    27ca:	b01c      	add	sp, #112	; 0x70
    27cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    27d0:	b002      	add	sp, #8
    27d2:	4770      	bx	lr

000027d4 <eofread>:
    27d4:	2000      	movs	r0, #0
    27d6:	4770      	bx	lr

000027d8 <_sscanf_r>:
    27d8:	b40c      	push	{r2, r3}
    27da:	f44f 7301 	mov.w	r3, #516	; 0x204
    27de:	b5f0      	push	{r4, r5, r6, r7, lr}
    27e0:	b09d      	sub	sp, #116	; 0x74
    27e2:	ac22      	add	r4, sp, #136	; 0x88
    27e4:	4605      	mov	r5, r0
    27e6:	4608      	mov	r0, r1
    27e8:	f8ad 3010 	strh.w	r3, [sp, #16]
    27ec:	f854 7b04 	ldr.w	r7, [r4], #4
    27f0:	9101      	str	r1, [sp, #4]
    27f2:	9105      	str	r1, [sp, #20]
    27f4:	f000 f84a 	bl	288c <strlen>
    27f8:	463a      	mov	r2, r7
    27fa:	4623      	mov	r3, r4
    27fc:	a901      	add	r1, sp, #4
    27fe:	f04f 3cff 	mov.w	ip, #4294967295
    2802:	941b      	str	r4, [sp, #108]	; 0x6c
    2804:	f8ad c012 	strh.w	ip, [sp, #18]
    2808:	4606      	mov	r6, r0
    280a:	4628      	mov	r0, r5
    280c:	f242 75d5 	movw	r5, #10197	; 0x27d5
    2810:	9606      	str	r6, [sp, #24]
    2812:	f2c0 0500 	movt	r5, #0
    2816:	9602      	str	r6, [sp, #8]
    2818:	950a      	str	r5, [sp, #40]	; 0x28
    281a:	2500      	movs	r5, #0
    281c:	9513      	str	r5, [sp, #76]	; 0x4c
    281e:	950e      	str	r5, [sp, #56]	; 0x38
    2820:	f001 fb9e 	bl	3f60 <__ssvfscanf_r>
    2824:	b01d      	add	sp, #116	; 0x74
    2826:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
    282a:	b002      	add	sp, #8
    282c:	4770      	bx	lr
    282e:	bf00      	nop

00002830 <sscanf>:
    2830:	b40e      	push	{r1, r2, r3}
    2832:	f44f 7301 	mov.w	r3, #516	; 0x204
    2836:	b570      	push	{r4, r5, r6, lr}
    2838:	b09d      	sub	sp, #116	; 0x74
    283a:	ac21      	add	r4, sp, #132	; 0x84
    283c:	f8ad 3010 	strh.w	r3, [sp, #16]
    2840:	f854 5b04 	ldr.w	r5, [r4], #4
    2844:	9005      	str	r0, [sp, #20]
    2846:	9001      	str	r0, [sp, #4]
    2848:	f000 f820 	bl	288c <strlen>
    284c:	f240 012c 	movw	r1, #44	; 0x2c
    2850:	462a      	mov	r2, r5
    2852:	f2c2 0100 	movt	r1, #8192	; 0x2000
    2856:	4623      	mov	r3, r4
    2858:	f242 75d5 	movw	r5, #10197	; 0x27d5
    285c:	f04f 3cff 	mov.w	ip, #4294967295
    2860:	f2c0 0500 	movt	r5, #0
    2864:	f8ad c012 	strh.w	ip, [sp, #18]
    2868:	950a      	str	r5, [sp, #40]	; 0x28
    286a:	2500      	movs	r5, #0
    286c:	941b      	str	r4, [sp, #108]	; 0x6c
    286e:	9513      	str	r5, [sp, #76]	; 0x4c
    2870:	950e      	str	r5, [sp, #56]	; 0x38
    2872:	4606      	mov	r6, r0
    2874:	6808      	ldr	r0, [r1, #0]
    2876:	a901      	add	r1, sp, #4
    2878:	9606      	str	r6, [sp, #24]
    287a:	9602      	str	r6, [sp, #8]
    287c:	f001 fb70 	bl	3f60 <__ssvfscanf_r>
    2880:	b01d      	add	sp, #116	; 0x74
    2882:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    2886:	b003      	add	sp, #12
    2888:	4770      	bx	lr
    288a:	bf00      	nop

0000288c <strlen>:
    288c:	f020 0103 	bic.w	r1, r0, #3
    2890:	f010 0003 	ands.w	r0, r0, #3
    2894:	f1c0 0000 	rsb	r0, r0, #0
    2898:	f851 3b04 	ldr.w	r3, [r1], #4
    289c:	f100 0c04 	add.w	ip, r0, #4
    28a0:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
    28a4:	f06f 0200 	mvn.w	r2, #0
    28a8:	bf1c      	itt	ne
    28aa:	fa22 f20c 	lsrne.w	r2, r2, ip
    28ae:	4313      	orrne	r3, r2
    28b0:	f04f 0c01 	mov.w	ip, #1
    28b4:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
    28b8:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
    28bc:	eba3 020c 	sub.w	r2, r3, ip
    28c0:	ea22 0203 	bic.w	r2, r2, r3
    28c4:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
    28c8:	bf04      	itt	eq
    28ca:	f851 3b04 	ldreq.w	r3, [r1], #4
    28ce:	3004      	addeq	r0, #4
    28d0:	d0f4      	beq.n	28bc <strlen+0x30>
    28d2:	f013 0fff 	tst.w	r3, #255	; 0xff
    28d6:	bf1f      	itttt	ne
    28d8:	3001      	addne	r0, #1
    28da:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
    28de:	3001      	addne	r0, #1
    28e0:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
    28e4:	bf18      	it	ne
    28e6:	3001      	addne	r0, #1
    28e8:	4770      	bx	lr
    28ea:	bf00      	nop

000028ec <__sprint_r>:
    28ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    28f0:	b085      	sub	sp, #20
    28f2:	4692      	mov	sl, r2
    28f4:	460c      	mov	r4, r1
    28f6:	9003      	str	r0, [sp, #12]
    28f8:	6890      	ldr	r0, [r2, #8]
    28fa:	6817      	ldr	r7, [r2, #0]
    28fc:	2800      	cmp	r0, #0
    28fe:	f000 8081 	beq.w	2a04 <__sprint_r+0x118>
    2902:	f04f 0900 	mov.w	r9, #0
    2906:	680b      	ldr	r3, [r1, #0]
    2908:	464d      	mov	r5, r9
    290a:	2d00      	cmp	r5, #0
    290c:	d054      	beq.n	29b8 <__sprint_r+0xcc>
    290e:	68a6      	ldr	r6, [r4, #8]
    2910:	42b5      	cmp	r5, r6
    2912:	46b0      	mov	r8, r6
    2914:	bf3e      	ittt	cc
    2916:	4618      	movcc	r0, r3
    2918:	462e      	movcc	r6, r5
    291a:	46a8      	movcc	r8, r5
    291c:	d33c      	bcc.n	2998 <__sprint_r+0xac>
    291e:	89a0      	ldrh	r0, [r4, #12]
    2920:	f410 6f90 	tst.w	r0, #1152	; 0x480
    2924:	bf08      	it	eq
    2926:	4618      	moveq	r0, r3
    2928:	d036      	beq.n	2998 <__sprint_r+0xac>
    292a:	6962      	ldr	r2, [r4, #20]
    292c:	6921      	ldr	r1, [r4, #16]
    292e:	eb02 0b42 	add.w	fp, r2, r2, lsl #1
    2932:	1a5b      	subs	r3, r3, r1
    2934:	f103 0c01 	add.w	ip, r3, #1
    2938:	eb0b 7bdb 	add.w	fp, fp, fp, lsr #31
    293c:	44ac      	add	ip, r5
    293e:	ea4f 0b6b 	mov.w	fp, fp, asr #1
    2942:	45e3      	cmp	fp, ip
    2944:	465a      	mov	r2, fp
    2946:	bf3c      	itt	cc
    2948:	46e3      	movcc	fp, ip
    294a:	465a      	movcc	r2, fp
    294c:	f410 6f80 	tst.w	r0, #1024	; 0x400
    2950:	d037      	beq.n	29c2 <__sprint_r+0xd6>
    2952:	4611      	mov	r1, r2
    2954:	9803      	ldr	r0, [sp, #12]
    2956:	9301      	str	r3, [sp, #4]
    2958:	f005 fe7a 	bl	8650 <_malloc_r>
    295c:	9b01      	ldr	r3, [sp, #4]
    295e:	2800      	cmp	r0, #0
    2960:	d03b      	beq.n	29da <__sprint_r+0xee>
    2962:	461a      	mov	r2, r3
    2964:	6921      	ldr	r1, [r4, #16]
    2966:	9301      	str	r3, [sp, #4]
    2968:	9002      	str	r0, [sp, #8]
    296a:	f7ff fd85 	bl	2478 <memcpy>
    296e:	89a2      	ldrh	r2, [r4, #12]
    2970:	9b01      	ldr	r3, [sp, #4]
    2972:	f8dd c008 	ldr.w	ip, [sp, #8]
    2976:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
    297a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    297e:	81a2      	strh	r2, [r4, #12]
    2980:	462e      	mov	r6, r5
    2982:	46a8      	mov	r8, r5
    2984:	ebc3 020b 	rsb	r2, r3, fp
    2988:	eb0c 0003 	add.w	r0, ip, r3
    298c:	60a2      	str	r2, [r4, #8]
    298e:	f8c4 c010 	str.w	ip, [r4, #16]
    2992:	6020      	str	r0, [r4, #0]
    2994:	f8c4 b014 	str.w	fp, [r4, #20]
    2998:	4642      	mov	r2, r8
    299a:	4649      	mov	r1, r9
    299c:	f006 f9ae 	bl	8cfc <memmove>
    29a0:	68a2      	ldr	r2, [r4, #8]
    29a2:	6823      	ldr	r3, [r4, #0]
    29a4:	1b96      	subs	r6, r2, r6
    29a6:	60a6      	str	r6, [r4, #8]
    29a8:	f8da 2008 	ldr.w	r2, [sl, #8]
    29ac:	4443      	add	r3, r8
    29ae:	6023      	str	r3, [r4, #0]
    29b0:	1b55      	subs	r5, r2, r5
    29b2:	f8ca 5008 	str.w	r5, [sl, #8]
    29b6:	b1fd      	cbz	r5, 29f8 <__sprint_r+0x10c>
    29b8:	f8d7 9000 	ldr.w	r9, [r7]
    29bc:	687d      	ldr	r5, [r7, #4]
    29be:	3708      	adds	r7, #8
    29c0:	e7a3      	b.n	290a <__sprint_r+0x1e>
    29c2:	9803      	ldr	r0, [sp, #12]
    29c4:	9301      	str	r3, [sp, #4]
    29c6:	f006 fea5 	bl	9714 <_realloc_r>
    29ca:	9b01      	ldr	r3, [sp, #4]
    29cc:	4684      	mov	ip, r0
    29ce:	2800      	cmp	r0, #0
    29d0:	d1d6      	bne.n	2980 <__sprint_r+0x94>
    29d2:	9803      	ldr	r0, [sp, #12]
    29d4:	6921      	ldr	r1, [r4, #16]
    29d6:	f005 faab 	bl	7f30 <_free_r>
    29da:	9a03      	ldr	r2, [sp, #12]
    29dc:	230c      	movs	r3, #12
    29de:	f04f 30ff 	mov.w	r0, #4294967295
    29e2:	6013      	str	r3, [r2, #0]
    29e4:	2300      	movs	r3, #0
    29e6:	89a2      	ldrh	r2, [r4, #12]
    29e8:	f8ca 3004 	str.w	r3, [sl, #4]
    29ec:	f042 0240 	orr.w	r2, r2, #64	; 0x40
    29f0:	f8ca 3008 	str.w	r3, [sl, #8]
    29f4:	81a2      	strh	r2, [r4, #12]
    29f6:	e002      	b.n	29fe <__sprint_r+0x112>
    29f8:	4628      	mov	r0, r5
    29fa:	f8ca 5004 	str.w	r5, [sl, #4]
    29fe:	b005      	add	sp, #20
    2a00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    2a04:	6050      	str	r0, [r2, #4]
    2a06:	e7fa      	b.n	29fe <__sprint_r+0x112>

00002a08 <_svfprintf_r>:
    2a08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    2a0c:	b0c5      	sub	sp, #276	; 0x114
    2a0e:	460e      	mov	r6, r1
    2a10:	469a      	mov	sl, r3
    2a12:	4615      	mov	r5, r2
    2a14:	9009      	str	r0, [sp, #36]	; 0x24
    2a16:	f005 fd69 	bl	84ec <_localeconv_r>
    2a1a:	89b3      	ldrh	r3, [r6, #12]
    2a1c:	f013 0f80 	tst.w	r3, #128	; 0x80
    2a20:	6800      	ldr	r0, [r0, #0]
    2a22:	901b      	str	r0, [sp, #108]	; 0x6c
    2a24:	d003      	beq.n	2a2e <_svfprintf_r+0x26>
    2a26:	6933      	ldr	r3, [r6, #16]
    2a28:	2b00      	cmp	r3, #0
    2a2a:	f001 808c 	beq.w	3b46 <_svfprintf_r+0x113e>
    2a2e:	f10d 0974 	add.w	r9, sp, #116	; 0x74
    2a32:	46b3      	mov	fp, r6
    2a34:	464c      	mov	r4, r9
    2a36:	2200      	movs	r2, #0
    2a38:	9210      	str	r2, [sp, #64]	; 0x40
    2a3a:	2300      	movs	r3, #0
    2a3c:	9218      	str	r2, [sp, #96]	; 0x60
    2a3e:	9217      	str	r2, [sp, #92]	; 0x5c
    2a40:	921a      	str	r2, [sp, #104]	; 0x68
    2a42:	920d      	str	r2, [sp, #52]	; 0x34
    2a44:	aa2d      	add	r2, sp, #180	; 0xb4
    2a46:	9319      	str	r3, [sp, #100]	; 0x64
    2a48:	3228      	adds	r2, #40	; 0x28
    2a4a:	f10d 03f7 	add.w	r3, sp, #247	; 0xf7
    2a4e:	9216      	str	r2, [sp, #88]	; 0x58
    2a50:	9307      	str	r3, [sp, #28]
    2a52:	2300      	movs	r3, #0
    2a54:	f8cd 90dc 	str.w	r9, [sp, #220]	; 0xdc
    2a58:	9338      	str	r3, [sp, #224]	; 0xe0
    2a5a:	9339      	str	r3, [sp, #228]	; 0xe4
    2a5c:	782b      	ldrb	r3, [r5, #0]
    2a5e:	f1b3 0225 	subs.w	r2, r3, #37	; 0x25
    2a62:	bf18      	it	ne
    2a64:	2201      	movne	r2, #1
    2a66:	2b00      	cmp	r3, #0
    2a68:	bf0c      	ite	eq
    2a6a:	2200      	moveq	r2, #0
    2a6c:	f002 0201 	andne.w	r2, r2, #1
    2a70:	b302      	cbz	r2, 2ab4 <_svfprintf_r+0xac>
    2a72:	462e      	mov	r6, r5
    2a74:	f816 3f01 	ldrb.w	r3, [r6, #1]!
    2a78:	1e1a      	subs	r2, r3, #0
    2a7a:	bf18      	it	ne
    2a7c:	2201      	movne	r2, #1
    2a7e:	2b25      	cmp	r3, #37	; 0x25
    2a80:	bf0c      	ite	eq
    2a82:	2200      	moveq	r2, #0
    2a84:	f002 0201 	andne.w	r2, r2, #1
    2a88:	2a00      	cmp	r2, #0
    2a8a:	d1f3      	bne.n	2a74 <_svfprintf_r+0x6c>
    2a8c:	1b77      	subs	r7, r6, r5
    2a8e:	bf08      	it	eq
    2a90:	4635      	moveq	r5, r6
    2a92:	d00f      	beq.n	2ab4 <_svfprintf_r+0xac>
    2a94:	6067      	str	r7, [r4, #4]
    2a96:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    2a98:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    2a9a:	3301      	adds	r3, #1
    2a9c:	6025      	str	r5, [r4, #0]
    2a9e:	19d2      	adds	r2, r2, r7
    2aa0:	2b07      	cmp	r3, #7
    2aa2:	9239      	str	r2, [sp, #228]	; 0xe4
    2aa4:	9338      	str	r3, [sp, #224]	; 0xe0
    2aa6:	dc79      	bgt.n	2b9c <_svfprintf_r+0x194>
    2aa8:	3408      	adds	r4, #8
    2aaa:	980d      	ldr	r0, [sp, #52]	; 0x34
    2aac:	4635      	mov	r5, r6
    2aae:	19c0      	adds	r0, r0, r7
    2ab0:	900d      	str	r0, [sp, #52]	; 0x34
    2ab2:	7833      	ldrb	r3, [r6, #0]
    2ab4:	2b00      	cmp	r3, #0
    2ab6:	f000 8737 	beq.w	3928 <_svfprintf_r+0xf20>
    2aba:	2100      	movs	r1, #0
    2abc:	f04f 0200 	mov.w	r2, #0
    2ac0:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
    2ac4:	1c6b      	adds	r3, r5, #1
    2ac6:	910c      	str	r1, [sp, #48]	; 0x30
    2ac8:	f04f 38ff 	mov.w	r8, #4294967295
    2acc:	f88d 210f 	strb.w	r2, [sp, #271]	; 0x10f
    2ad0:	468a      	mov	sl, r1
    2ad2:	786a      	ldrb	r2, [r5, #1]
    2ad4:	202b      	movs	r0, #43	; 0x2b
    2ad6:	f04f 0c20 	mov.w	ip, #32
    2ada:	1c5d      	adds	r5, r3, #1
    2adc:	f1a2 0320 	sub.w	r3, r2, #32
    2ae0:	2b58      	cmp	r3, #88	; 0x58
    2ae2:	f200 8219 	bhi.w	2f18 <_svfprintf_r+0x510>
    2ae6:	e8df f013 	tbh	[pc, r3, lsl #1]
    2aea:	0229      	.short	0x0229
    2aec:	02170217 	.word	0x02170217
    2af0:	02170235 	.word	0x02170235
    2af4:	02170217 	.word	0x02170217
    2af8:	02170217 	.word	0x02170217
    2afc:	023c0217 	.word	0x023c0217
    2b00:	02170248 	.word	0x02170248
    2b04:	02cf02c8 	.word	0x02cf02c8
    2b08:	02ef0217 	.word	0x02ef0217
    2b0c:	02f602f6 	.word	0x02f602f6
    2b10:	02f602f6 	.word	0x02f602f6
    2b14:	02f602f6 	.word	0x02f602f6
    2b18:	02f602f6 	.word	0x02f602f6
    2b1c:	021702f6 	.word	0x021702f6
    2b20:	02170217 	.word	0x02170217
    2b24:	02170217 	.word	0x02170217
    2b28:	02170217 	.word	0x02170217
    2b2c:	02170217 	.word	0x02170217
    2b30:	024f0217 	.word	0x024f0217
    2b34:	02170288 	.word	0x02170288
    2b38:	02170288 	.word	0x02170288
    2b3c:	02170217 	.word	0x02170217
    2b40:	02c10217 	.word	0x02c10217
    2b44:	02170217 	.word	0x02170217
    2b48:	021703ee 	.word	0x021703ee
    2b4c:	02170217 	.word	0x02170217
    2b50:	02170217 	.word	0x02170217
    2b54:	02170393 	.word	0x02170393
    2b58:	03ad0217 	.word	0x03ad0217
    2b5c:	02170217 	.word	0x02170217
    2b60:	02170217 	.word	0x02170217
    2b64:	02170217 	.word	0x02170217
    2b68:	02170217 	.word	0x02170217
    2b6c:	02170217 	.word	0x02170217
    2b70:	03d803c7 	.word	0x03d803c7
    2b74:	02880288 	.word	0x02880288
    2b78:	030b0288 	.word	0x030b0288
    2b7c:	021703d8 	.word	0x021703d8
    2b80:	030f0217 	.word	0x030f0217
    2b84:	03190217 	.word	0x03190217
    2b88:	033e0329 	.word	0x033e0329
    2b8c:	0217038c 	.word	0x0217038c
    2b90:	02170359 	.word	0x02170359
    2b94:	02170384 	.word	0x02170384
    2b98:	00ea0217 	.word	0x00ea0217
    2b9c:	9809      	ldr	r0, [sp, #36]	; 0x24
    2b9e:	4659      	mov	r1, fp
    2ba0:	aa37      	add	r2, sp, #220	; 0xdc
    2ba2:	f7ff fea3 	bl	28ec <__sprint_r>
    2ba6:	2800      	cmp	r0, #0
    2ba8:	d17c      	bne.n	2ca4 <_svfprintf_r+0x29c>
    2baa:	464c      	mov	r4, r9
    2bac:	e77d      	b.n	2aaa <_svfprintf_r+0xa2>
    2bae:	9918      	ldr	r1, [sp, #96]	; 0x60
    2bb0:	2901      	cmp	r1, #1
    2bb2:	f340 8452 	ble.w	345a <_svfprintf_r+0xa52>
    2bb6:	9a11      	ldr	r2, [sp, #68]	; 0x44
    2bb8:	2301      	movs	r3, #1
    2bba:	6063      	str	r3, [r4, #4]
    2bbc:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    2bbe:	6022      	str	r2, [r4, #0]
    2bc0:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    2bc2:	3301      	adds	r3, #1
    2bc4:	9338      	str	r3, [sp, #224]	; 0xe0
    2bc6:	3201      	adds	r2, #1
    2bc8:	2b07      	cmp	r3, #7
    2bca:	9239      	str	r2, [sp, #228]	; 0xe4
    2bcc:	f300 8596 	bgt.w	36fc <_svfprintf_r+0xcf4>
    2bd0:	3408      	adds	r4, #8
    2bd2:	2301      	movs	r3, #1
    2bd4:	6063      	str	r3, [r4, #4]
    2bd6:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    2bd8:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    2bda:	3301      	adds	r3, #1
    2bdc:	981b      	ldr	r0, [sp, #108]	; 0x6c
    2bde:	3201      	adds	r2, #1
    2be0:	2b07      	cmp	r3, #7
    2be2:	9239      	str	r2, [sp, #228]	; 0xe4
    2be4:	6020      	str	r0, [r4, #0]
    2be6:	9338      	str	r3, [sp, #224]	; 0xe0
    2be8:	f300 857d 	bgt.w	36e6 <_svfprintf_r+0xcde>
    2bec:	3408      	adds	r4, #8
    2bee:	9810      	ldr	r0, [sp, #64]	; 0x40
    2bf0:	2200      	movs	r2, #0
    2bf2:	2300      	movs	r3, #0
    2bf4:	9919      	ldr	r1, [sp, #100]	; 0x64
    2bf6:	f009 fef5 	bl	c9e4 <__aeabi_dcmpeq>
    2bfa:	2800      	cmp	r0, #0
    2bfc:	f040 8503 	bne.w	3606 <_svfprintf_r+0xbfe>
    2c00:	9918      	ldr	r1, [sp, #96]	; 0x60
    2c02:	9b11      	ldr	r3, [sp, #68]	; 0x44
    2c04:	1e4a      	subs	r2, r1, #1
    2c06:	6062      	str	r2, [r4, #4]
    2c08:	1c59      	adds	r1, r3, #1
    2c0a:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    2c0c:	6021      	str	r1, [r4, #0]
    2c0e:	9939      	ldr	r1, [sp, #228]	; 0xe4
    2c10:	3301      	adds	r3, #1
    2c12:	9338      	str	r3, [sp, #224]	; 0xe0
    2c14:	188a      	adds	r2, r1, r2
    2c16:	2b07      	cmp	r3, #7
    2c18:	9239      	str	r2, [sp, #228]	; 0xe4
    2c1a:	f300 842f 	bgt.w	347c <_svfprintf_r+0xa74>
    2c1e:	3408      	adds	r4, #8
    2c20:	9a1a      	ldr	r2, [sp, #104]	; 0x68
    2c22:	981a      	ldr	r0, [sp, #104]	; 0x68
    2c24:	6062      	str	r2, [r4, #4]
    2c26:	aa3e      	add	r2, sp, #248	; 0xf8
    2c28:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    2c2a:	6022      	str	r2, [r4, #0]
    2c2c:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    2c2e:	3301      	adds	r3, #1
    2c30:	9338      	str	r3, [sp, #224]	; 0xe0
    2c32:	1812      	adds	r2, r2, r0
    2c34:	2b07      	cmp	r3, #7
    2c36:	9239      	str	r2, [sp, #228]	; 0xe4
    2c38:	f300 814f 	bgt.w	2eda <_svfprintf_r+0x4d2>
    2c3c:	f104 0308 	add.w	r3, r4, #8
    2c40:	f01a 0f04 	tst.w	sl, #4
    2c44:	f000 8156 	beq.w	2ef4 <_svfprintf_r+0x4ec>
    2c48:	990c      	ldr	r1, [sp, #48]	; 0x30
    2c4a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    2c4c:	1a8e      	subs	r6, r1, r2
    2c4e:	2e00      	cmp	r6, #0
    2c50:	f340 8150 	ble.w	2ef4 <_svfprintf_r+0x4ec>
    2c54:	2e10      	cmp	r6, #16
    2c56:	f24d 5730 	movw	r7, #54576	; 0xd530
    2c5a:	bfd8      	it	le
    2c5c:	f2c0 0700 	movtle	r7, #0
    2c60:	f340 83de 	ble.w	3420 <_svfprintf_r+0xa18>
    2c64:	2410      	movs	r4, #16
    2c66:	f2c0 0700 	movt	r7, #0
    2c6a:	f10d 08dc 	add.w	r8, sp, #220	; 0xdc
    2c6e:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
    2c72:	e003      	b.n	2c7c <_svfprintf_r+0x274>
    2c74:	3e10      	subs	r6, #16
    2c76:	2e10      	cmp	r6, #16
    2c78:	f340 83d2 	ble.w	3420 <_svfprintf_r+0xa18>
    2c7c:	605c      	str	r4, [r3, #4]
    2c7e:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    2c80:	9939      	ldr	r1, [sp, #228]	; 0xe4
    2c82:	3201      	adds	r2, #1
    2c84:	601f      	str	r7, [r3, #0]
    2c86:	3110      	adds	r1, #16
    2c88:	2a07      	cmp	r2, #7
    2c8a:	9139      	str	r1, [sp, #228]	; 0xe4
    2c8c:	f103 0308 	add.w	r3, r3, #8
    2c90:	9238      	str	r2, [sp, #224]	; 0xe0
    2c92:	ddef      	ble.n	2c74 <_svfprintf_r+0x26c>
    2c94:	4650      	mov	r0, sl
    2c96:	4659      	mov	r1, fp
    2c98:	4642      	mov	r2, r8
    2c9a:	f7ff fe27 	bl	28ec <__sprint_r>
    2c9e:	464b      	mov	r3, r9
    2ca0:	2800      	cmp	r0, #0
    2ca2:	d0e7      	beq.n	2c74 <_svfprintf_r+0x26c>
    2ca4:	465e      	mov	r6, fp
    2ca6:	89b3      	ldrh	r3, [r6, #12]
    2ca8:	980d      	ldr	r0, [sp, #52]	; 0x34
    2caa:	f013 0f40 	tst.w	r3, #64	; 0x40
    2cae:	bf18      	it	ne
    2cb0:	f04f 30ff 	movne.w	r0, #4294967295
    2cb4:	900d      	str	r0, [sp, #52]	; 0x34
    2cb6:	980d      	ldr	r0, [sp, #52]	; 0x34
    2cb8:	b045      	add	sp, #276	; 0x114
    2cba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    2cbe:	f01a 0f20 	tst.w	sl, #32
    2cc2:	f24d 5074 	movw	r0, #54644	; 0xd574
    2cc6:	f2c0 0000 	movt	r0, #0
    2cca:	9214      	str	r2, [sp, #80]	; 0x50
    2ccc:	9017      	str	r0, [sp, #92]	; 0x5c
    2cce:	f000 82c3 	beq.w	3258 <_svfprintf_r+0x850>
    2cd2:	990a      	ldr	r1, [sp, #40]	; 0x28
    2cd4:	1dcb      	adds	r3, r1, #7
    2cd6:	f023 0307 	bic.w	r3, r3, #7
    2cda:	f103 0208 	add.w	r2, r3, #8
    2cde:	920a      	str	r2, [sp, #40]	; 0x28
    2ce0:	e9d3 6700 	ldrd	r6, r7, [r3]
    2ce4:	ea56 0107 	orrs.w	r1, r6, r7
    2ce8:	bf0c      	ite	eq
    2cea:	2200      	moveq	r2, #0
    2cec:	2201      	movne	r2, #1
    2cee:	ea1a 0f02 	tst.w	sl, r2
    2cf2:	f040 84bc 	bne.w	366e <_svfprintf_r+0xc66>
    2cf6:	2302      	movs	r3, #2
    2cf8:	f04f 0100 	mov.w	r1, #0
    2cfc:	f88d 110f 	strb.w	r1, [sp, #271]	; 0x10f
    2d00:	f1b8 0f00 	cmp.w	r8, #0
    2d04:	bfa8      	it	ge
    2d06:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
    2d0a:	f1b8 0f00 	cmp.w	r8, #0
    2d0e:	bf18      	it	ne
    2d10:	f042 0201 	orrne.w	r2, r2, #1
    2d14:	2a00      	cmp	r2, #0
    2d16:	f000 8160 	beq.w	2fda <_svfprintf_r+0x5d2>
    2d1a:	2b01      	cmp	r3, #1
    2d1c:	f000 8434 	beq.w	3588 <_svfprintf_r+0xb80>
    2d20:	2b02      	cmp	r3, #2
    2d22:	f000 8417 	beq.w	3554 <_svfprintf_r+0xb4c>
    2d26:	9916      	ldr	r1, [sp, #88]	; 0x58
    2d28:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
    2d2c:	9111      	str	r1, [sp, #68]	; 0x44
    2d2e:	ea4f 08d6 	mov.w	r8, r6, lsr #3
    2d32:	ea4f 0cd7 	mov.w	ip, r7, lsr #3
    2d36:	ea48 7847 	orr.w	r8, r8, r7, lsl #29
    2d3a:	f006 0007 	and.w	r0, r6, #7
    2d3e:	4667      	mov	r7, ip
    2d40:	4646      	mov	r6, r8
    2d42:	3030      	adds	r0, #48	; 0x30
    2d44:	ea56 0207 	orrs.w	r2, r6, r7
    2d48:	f801 0d01 	strb.w	r0, [r1, #-1]!
    2d4c:	d1ef      	bne.n	2d2e <_svfprintf_r+0x326>
    2d4e:	f01a 0f01 	tst.w	sl, #1
    2d52:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
    2d56:	9111      	str	r1, [sp, #68]	; 0x44
    2d58:	f040 84db 	bne.w	3712 <_svfprintf_r+0xd0a>
    2d5c:	9b16      	ldr	r3, [sp, #88]	; 0x58
    2d5e:	1a5b      	subs	r3, r3, r1
    2d60:	930e      	str	r3, [sp, #56]	; 0x38
    2d62:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    2d64:	f8cd 8054 	str.w	r8, [sp, #84]	; 0x54
    2d68:	4543      	cmp	r3, r8
    2d6a:	bfb8      	it	lt
    2d6c:	4643      	movlt	r3, r8
    2d6e:	930b      	str	r3, [sp, #44]	; 0x2c
    2d70:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    2d74:	b113      	cbz	r3, 2d7c <_svfprintf_r+0x374>
    2d76:	990b      	ldr	r1, [sp, #44]	; 0x2c
    2d78:	3101      	adds	r1, #1
    2d7a:	910b      	str	r1, [sp, #44]	; 0x2c
    2d7c:	f01a 0202 	ands.w	r2, sl, #2
    2d80:	9213      	str	r2, [sp, #76]	; 0x4c
    2d82:	d002      	beq.n	2d8a <_svfprintf_r+0x382>
    2d84:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    2d86:	3302      	adds	r3, #2
    2d88:	930b      	str	r3, [sp, #44]	; 0x2c
    2d8a:	f01a 0084 	ands.w	r0, sl, #132	; 0x84
    2d8e:	9012      	str	r0, [sp, #72]	; 0x48
    2d90:	d138      	bne.n	2e04 <_svfprintf_r+0x3fc>
    2d92:	990c      	ldr	r1, [sp, #48]	; 0x30
    2d94:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    2d96:	1a8e      	subs	r6, r1, r2
    2d98:	2e00      	cmp	r6, #0
    2d9a:	dd33      	ble.n	2e04 <_svfprintf_r+0x3fc>
    2d9c:	2e10      	cmp	r6, #16
    2d9e:	f24d 5730 	movw	r7, #54576	; 0xd530
    2da2:	bfd8      	it	le
    2da4:	f2c0 0700 	movtle	r7, #0
    2da8:	dd20      	ble.n	2dec <_svfprintf_r+0x3e4>
    2daa:	f04f 0810 	mov.w	r8, #16
    2dae:	f2c0 0700 	movt	r7, #0
    2db2:	e002      	b.n	2dba <_svfprintf_r+0x3b2>
    2db4:	3e10      	subs	r6, #16
    2db6:	2e10      	cmp	r6, #16
    2db8:	dd18      	ble.n	2dec <_svfprintf_r+0x3e4>
    2dba:	f8c4 8004 	str.w	r8, [r4, #4]
    2dbe:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    2dc0:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    2dc2:	3301      	adds	r3, #1
    2dc4:	6027      	str	r7, [r4, #0]
    2dc6:	3210      	adds	r2, #16
    2dc8:	2b07      	cmp	r3, #7
    2dca:	9239      	str	r2, [sp, #228]	; 0xe4
    2dcc:	f104 0408 	add.w	r4, r4, #8
    2dd0:	9338      	str	r3, [sp, #224]	; 0xe0
    2dd2:	ddef      	ble.n	2db4 <_svfprintf_r+0x3ac>
    2dd4:	9809      	ldr	r0, [sp, #36]	; 0x24
    2dd6:	4659      	mov	r1, fp
    2dd8:	aa37      	add	r2, sp, #220	; 0xdc
    2dda:	464c      	mov	r4, r9
    2ddc:	f7ff fd86 	bl	28ec <__sprint_r>
    2de0:	2800      	cmp	r0, #0
    2de2:	f47f af5f 	bne.w	2ca4 <_svfprintf_r+0x29c>
    2de6:	3e10      	subs	r6, #16
    2de8:	2e10      	cmp	r6, #16
    2dea:	dce6      	bgt.n	2dba <_svfprintf_r+0x3b2>
    2dec:	6066      	str	r6, [r4, #4]
    2dee:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    2df0:	6027      	str	r7, [r4, #0]
    2df2:	1c5a      	adds	r2, r3, #1
    2df4:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    2df6:	9238      	str	r2, [sp, #224]	; 0xe0
    2df8:	199b      	adds	r3, r3, r6
    2dfa:	2a07      	cmp	r2, #7
    2dfc:	9339      	str	r3, [sp, #228]	; 0xe4
    2dfe:	f300 83f7 	bgt.w	35f0 <_svfprintf_r+0xbe8>
    2e02:	3408      	adds	r4, #8
    2e04:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    2e08:	b173      	cbz	r3, 2e28 <_svfprintf_r+0x420>
    2e0a:	2301      	movs	r3, #1
    2e0c:	6063      	str	r3, [r4, #4]
    2e0e:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    2e10:	aa43      	add	r2, sp, #268	; 0x10c
    2e12:	3203      	adds	r2, #3
    2e14:	6022      	str	r2, [r4, #0]
    2e16:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    2e18:	3301      	adds	r3, #1
    2e1a:	9338      	str	r3, [sp, #224]	; 0xe0
    2e1c:	3201      	adds	r2, #1
    2e1e:	2b07      	cmp	r3, #7
    2e20:	9239      	str	r2, [sp, #228]	; 0xe4
    2e22:	f300 8340 	bgt.w	34a6 <_svfprintf_r+0xa9e>
    2e26:	3408      	adds	r4, #8
    2e28:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    2e2a:	b16b      	cbz	r3, 2e48 <_svfprintf_r+0x440>
    2e2c:	2302      	movs	r3, #2
    2e2e:	6063      	str	r3, [r4, #4]
    2e30:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    2e32:	aa43      	add	r2, sp, #268	; 0x10c
    2e34:	6022      	str	r2, [r4, #0]
    2e36:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    2e38:	3301      	adds	r3, #1
    2e3a:	9338      	str	r3, [sp, #224]	; 0xe0
    2e3c:	3202      	adds	r2, #2
    2e3e:	2b07      	cmp	r3, #7
    2e40:	9239      	str	r2, [sp, #228]	; 0xe4
    2e42:	f300 833a 	bgt.w	34ba <_svfprintf_r+0xab2>
    2e46:	3408      	adds	r4, #8
    2e48:	9812      	ldr	r0, [sp, #72]	; 0x48
    2e4a:	2880      	cmp	r0, #128	; 0x80
    2e4c:	f000 82b2 	beq.w	33b4 <_svfprintf_r+0x9ac>
    2e50:	9815      	ldr	r0, [sp, #84]	; 0x54
    2e52:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    2e54:	1ac6      	subs	r6, r0, r3
    2e56:	2e00      	cmp	r6, #0
    2e58:	dd2e      	ble.n	2eb8 <_svfprintf_r+0x4b0>
    2e5a:	2e10      	cmp	r6, #16
    2e5c:	4fa7      	ldr	r7, [pc, #668]	; (30fc <_svfprintf_r+0x6f4>)
    2e5e:	bfc8      	it	gt
    2e60:	f04f 0810 	movgt.w	r8, #16
    2e64:	dc03      	bgt.n	2e6e <_svfprintf_r+0x466>
    2e66:	e01b      	b.n	2ea0 <_svfprintf_r+0x498>
    2e68:	3e10      	subs	r6, #16
    2e6a:	2e10      	cmp	r6, #16
    2e6c:	dd18      	ble.n	2ea0 <_svfprintf_r+0x498>
    2e6e:	f8c4 8004 	str.w	r8, [r4, #4]
    2e72:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    2e74:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    2e76:	3301      	adds	r3, #1
    2e78:	6027      	str	r7, [r4, #0]
    2e7a:	3210      	adds	r2, #16
    2e7c:	2b07      	cmp	r3, #7
    2e7e:	9239      	str	r2, [sp, #228]	; 0xe4
    2e80:	f104 0408 	add.w	r4, r4, #8
    2e84:	9338      	str	r3, [sp, #224]	; 0xe0
    2e86:	ddef      	ble.n	2e68 <_svfprintf_r+0x460>
    2e88:	9809      	ldr	r0, [sp, #36]	; 0x24
    2e8a:	4659      	mov	r1, fp
    2e8c:	aa37      	add	r2, sp, #220	; 0xdc
    2e8e:	464c      	mov	r4, r9
    2e90:	f7ff fd2c 	bl	28ec <__sprint_r>
    2e94:	2800      	cmp	r0, #0
    2e96:	f47f af05 	bne.w	2ca4 <_svfprintf_r+0x29c>
    2e9a:	3e10      	subs	r6, #16
    2e9c:	2e10      	cmp	r6, #16
    2e9e:	dce6      	bgt.n	2e6e <_svfprintf_r+0x466>
    2ea0:	6066      	str	r6, [r4, #4]
    2ea2:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    2ea4:	6027      	str	r7, [r4, #0]
    2ea6:	1c5a      	adds	r2, r3, #1
    2ea8:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    2eaa:	9238      	str	r2, [sp, #224]	; 0xe0
    2eac:	199b      	adds	r3, r3, r6
    2eae:	2a07      	cmp	r2, #7
    2eb0:	9339      	str	r3, [sp, #228]	; 0xe4
    2eb2:	f300 82ee 	bgt.w	3492 <_svfprintf_r+0xa8a>
    2eb6:	3408      	adds	r4, #8
    2eb8:	f41a 7f80 	tst.w	sl, #256	; 0x100
    2ebc:	f040 8219 	bne.w	32f2 <_svfprintf_r+0x8ea>
    2ec0:	990e      	ldr	r1, [sp, #56]	; 0x38
    2ec2:	9a11      	ldr	r2, [sp, #68]	; 0x44
    2ec4:	6061      	str	r1, [r4, #4]
    2ec6:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    2ec8:	6022      	str	r2, [r4, #0]
    2eca:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    2ecc:	3301      	adds	r3, #1
    2ece:	9338      	str	r3, [sp, #224]	; 0xe0
    2ed0:	1852      	adds	r2, r2, r1
    2ed2:	2b07      	cmp	r3, #7
    2ed4:	9239      	str	r2, [sp, #228]	; 0xe4
    2ed6:	f77f aeb1 	ble.w	2c3c <_svfprintf_r+0x234>
    2eda:	9809      	ldr	r0, [sp, #36]	; 0x24
    2edc:	4659      	mov	r1, fp
    2ede:	aa37      	add	r2, sp, #220	; 0xdc
    2ee0:	f7ff fd04 	bl	28ec <__sprint_r>
    2ee4:	2800      	cmp	r0, #0
    2ee6:	f47f aedd 	bne.w	2ca4 <_svfprintf_r+0x29c>
    2eea:	f01a 0f04 	tst.w	sl, #4
    2eee:	464b      	mov	r3, r9
    2ef0:	f47f aeaa 	bne.w	2c48 <_svfprintf_r+0x240>
    2ef4:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    2ef6:	980d      	ldr	r0, [sp, #52]	; 0x34
    2ef8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    2efa:	990c      	ldr	r1, [sp, #48]	; 0x30
    2efc:	428a      	cmp	r2, r1
    2efe:	bfac      	ite	ge
    2f00:	1880      	addge	r0, r0, r2
    2f02:	1840      	addlt	r0, r0, r1
    2f04:	900d      	str	r0, [sp, #52]	; 0x34
    2f06:	2b00      	cmp	r3, #0
    2f08:	f040 829e 	bne.w	3448 <_svfprintf_r+0xa40>
    2f0c:	2300      	movs	r3, #0
    2f0e:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
    2f12:	9338      	str	r3, [sp, #224]	; 0xe0
    2f14:	464c      	mov	r4, r9
    2f16:	e5a1      	b.n	2a5c <_svfprintf_r+0x54>
    2f18:	9214      	str	r2, [sp, #80]	; 0x50
    2f1a:	2a00      	cmp	r2, #0
    2f1c:	f000 8504 	beq.w	3928 <_svfprintf_r+0xf20>
    2f20:	2001      	movs	r0, #1
    2f22:	f88d 20b4 	strb.w	r2, [sp, #180]	; 0xb4
    2f26:	f04f 0100 	mov.w	r1, #0
    2f2a:	aa2d      	add	r2, sp, #180	; 0xb4
    2f2c:	900b      	str	r0, [sp, #44]	; 0x2c
    2f2e:	f88d 110f 	strb.w	r1, [sp, #271]	; 0x10f
    2f32:	9211      	str	r2, [sp, #68]	; 0x44
    2f34:	900e      	str	r0, [sp, #56]	; 0x38
    2f36:	2100      	movs	r1, #0
    2f38:	9115      	str	r1, [sp, #84]	; 0x54
    2f3a:	e71f      	b.n	2d7c <_svfprintf_r+0x374>
    2f3c:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    2f40:	2b00      	cmp	r3, #0
    2f42:	f040 840c 	bne.w	375e <_svfprintf_r+0xd56>
    2f46:	990a      	ldr	r1, [sp, #40]	; 0x28
    2f48:	462b      	mov	r3, r5
    2f4a:	f88d c10f 	strb.w	ip, [sp, #271]	; 0x10f
    2f4e:	782a      	ldrb	r2, [r5, #0]
    2f50:	910a      	str	r1, [sp, #40]	; 0x28
    2f52:	e5c2      	b.n	2ada <_svfprintf_r+0xd2>
    2f54:	990a      	ldr	r1, [sp, #40]	; 0x28
    2f56:	f04a 0a01 	orr.w	sl, sl, #1
    2f5a:	782a      	ldrb	r2, [r5, #0]
    2f5c:	462b      	mov	r3, r5
    2f5e:	910a      	str	r1, [sp, #40]	; 0x28
    2f60:	e5bb      	b.n	2ada <_svfprintf_r+0xd2>
    2f62:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    2f64:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    2f66:	681b      	ldr	r3, [r3, #0]
    2f68:	1d11      	adds	r1, r2, #4
    2f6a:	2b00      	cmp	r3, #0
    2f6c:	930c      	str	r3, [sp, #48]	; 0x30
    2f6e:	f2c0 85b2 	blt.w	3ad6 <_svfprintf_r+0x10ce>
    2f72:	782a      	ldrb	r2, [r5, #0]
    2f74:	462b      	mov	r3, r5
    2f76:	910a      	str	r1, [sp, #40]	; 0x28
    2f78:	e5af      	b.n	2ada <_svfprintf_r+0xd2>
    2f7a:	990a      	ldr	r1, [sp, #40]	; 0x28
    2f7c:	462b      	mov	r3, r5
    2f7e:	f88d 010f 	strb.w	r0, [sp, #271]	; 0x10f
    2f82:	782a      	ldrb	r2, [r5, #0]
    2f84:	910a      	str	r1, [sp, #40]	; 0x28
    2f86:	e5a8      	b.n	2ada <_svfprintf_r+0xd2>
    2f88:	f04a 0a10 	orr.w	sl, sl, #16
    2f8c:	9214      	str	r2, [sp, #80]	; 0x50
    2f8e:	f01a 0f20 	tst.w	sl, #32
    2f92:	f000 8187 	beq.w	32a4 <_svfprintf_r+0x89c>
    2f96:	980a      	ldr	r0, [sp, #40]	; 0x28
    2f98:	1dc3      	adds	r3, r0, #7
    2f9a:	f023 0307 	bic.w	r3, r3, #7
    2f9e:	f103 0108 	add.w	r1, r3, #8
    2fa2:	910a      	str	r1, [sp, #40]	; 0x28
    2fa4:	e9d3 6700 	ldrd	r6, r7, [r3]
    2fa8:	2e00      	cmp	r6, #0
    2faa:	f177 0000 	sbcs.w	r0, r7, #0
    2fae:	f2c0 8376 	blt.w	369e <_svfprintf_r+0xc96>
    2fb2:	ea56 0107 	orrs.w	r1, r6, r7
    2fb6:	f04f 0301 	mov.w	r3, #1
    2fba:	bf0c      	ite	eq
    2fbc:	2200      	moveq	r2, #0
    2fbe:	2201      	movne	r2, #1
    2fc0:	f1b8 0f00 	cmp.w	r8, #0
    2fc4:	bfa8      	it	ge
    2fc6:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
    2fca:	f1b8 0f00 	cmp.w	r8, #0
    2fce:	bf18      	it	ne
    2fd0:	f042 0201 	orrne.w	r2, r2, #1
    2fd4:	2a00      	cmp	r2, #0
    2fd6:	f47f aea0 	bne.w	2d1a <_svfprintf_r+0x312>
    2fda:	2b00      	cmp	r3, #0
    2fdc:	f040 81e5 	bne.w	33aa <_svfprintf_r+0x9a2>
    2fe0:	f01a 0f01 	tst.w	sl, #1
    2fe4:	f000 81e1 	beq.w	33aa <_svfprintf_r+0x9a2>
    2fe8:	2330      	movs	r3, #48	; 0x30
    2fea:	f88d 30db 	strb.w	r3, [sp, #219]	; 0xdb
    2fee:	ab2d      	add	r3, sp, #180	; 0xb4
    2ff0:	2001      	movs	r0, #1
    2ff2:	3327      	adds	r3, #39	; 0x27
    2ff4:	900e      	str	r0, [sp, #56]	; 0x38
    2ff6:	9311      	str	r3, [sp, #68]	; 0x44
    2ff8:	e6b3      	b.n	2d62 <_svfprintf_r+0x35a>
    2ffa:	f01a 0f08 	tst.w	sl, #8
    2ffe:	9214      	str	r2, [sp, #80]	; 0x50
    3000:	f000 83bf 	beq.w	3782 <_svfprintf_r+0xd7a>
    3004:	980a      	ldr	r0, [sp, #40]	; 0x28
    3006:	1dc3      	adds	r3, r0, #7
    3008:	f023 0307 	bic.w	r3, r3, #7
    300c:	f103 0108 	add.w	r1, r3, #8
    3010:	910a      	str	r1, [sp, #40]	; 0x28
    3012:	685e      	ldr	r6, [r3, #4]
    3014:	681f      	ldr	r7, [r3, #0]
    3016:	9619      	str	r6, [sp, #100]	; 0x64
    3018:	9710      	str	r7, [sp, #64]	; 0x40
    301a:	4638      	mov	r0, r7
    301c:	4631      	mov	r1, r6
    301e:	f006 fd53 	bl	9ac8 <__isinfd>
    3022:	4603      	mov	r3, r0
    3024:	2800      	cmp	r0, #0
    3026:	f000 8493 	beq.w	3950 <_svfprintf_r+0xf48>
    302a:	4638      	mov	r0, r7
    302c:	2200      	movs	r2, #0
    302e:	2300      	movs	r3, #0
    3030:	4631      	mov	r1, r6
    3032:	f009 fce1 	bl	c9f8 <__aeabi_dcmplt>
    3036:	2800      	cmp	r0, #0
    3038:	f040 8415 	bne.w	3866 <_svfprintf_r+0xe5e>
    303c:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    3040:	2003      	movs	r0, #3
    3042:	f24d 5268 	movw	r2, #54632	; 0xd568
    3046:	f24d 5164 	movw	r1, #54628	; 0xd564
    304a:	900b      	str	r0, [sp, #44]	; 0x2c
    304c:	9814      	ldr	r0, [sp, #80]	; 0x50
    304e:	f2c0 0100 	movt	r1, #0
    3052:	f2c0 0200 	movt	r2, #0
    3056:	f02a 0a80 	bic.w	sl, sl, #128	; 0x80
    305a:	2847      	cmp	r0, #71	; 0x47
    305c:	bfd8      	it	le
    305e:	460a      	movle	r2, r1
    3060:	2103      	movs	r1, #3
    3062:	9211      	str	r2, [sp, #68]	; 0x44
    3064:	2200      	movs	r2, #0
    3066:	910e      	str	r1, [sp, #56]	; 0x38
    3068:	9215      	str	r2, [sp, #84]	; 0x54
    306a:	e683      	b.n	2d74 <_svfprintf_r+0x36c>
    306c:	990a      	ldr	r1, [sp, #40]	; 0x28
    306e:	f04a 0a08 	orr.w	sl, sl, #8
    3072:	782a      	ldrb	r2, [r5, #0]
    3074:	462b      	mov	r3, r5
    3076:	910a      	str	r1, [sp, #40]	; 0x28
    3078:	e52f      	b.n	2ada <_svfprintf_r+0xd2>
    307a:	990a      	ldr	r1, [sp, #40]	; 0x28
    307c:	782a      	ldrb	r2, [r5, #0]
    307e:	f04a 0a04 	orr.w	sl, sl, #4
    3082:	462b      	mov	r3, r5
    3084:	910a      	str	r1, [sp, #40]	; 0x28
    3086:	e528      	b.n	2ada <_svfprintf_r+0xd2>
    3088:	462b      	mov	r3, r5
    308a:	f813 2b01 	ldrb.w	r2, [r3], #1
    308e:	2a2a      	cmp	r2, #42	; 0x2a
    3090:	f000 86cf 	beq.w	3e32 <_svfprintf_r+0x142a>
    3094:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    3098:	2909      	cmp	r1, #9
    309a:	bf88      	it	hi
    309c:	f04f 0800 	movhi.w	r8, #0
    30a0:	d810      	bhi.n	30c4 <_svfprintf_r+0x6bc>
    30a2:	3502      	adds	r5, #2
    30a4:	f04f 0800 	mov.w	r8, #0
    30a8:	f815 2c01 	ldrb.w	r2, [r5, #-1]
    30ac:	eb08 0888 	add.w	r8, r8, r8, lsl #2
    30b0:	462b      	mov	r3, r5
    30b2:	3501      	adds	r5, #1
    30b4:	eb01 0848 	add.w	r8, r1, r8, lsl #1
    30b8:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    30bc:	2909      	cmp	r1, #9
    30be:	d9f3      	bls.n	30a8 <_svfprintf_r+0x6a0>
    30c0:	ea48 78e8 	orr.w	r8, r8, r8, asr #31
    30c4:	461d      	mov	r5, r3
    30c6:	e509      	b.n	2adc <_svfprintf_r+0xd4>
    30c8:	990a      	ldr	r1, [sp, #40]	; 0x28
    30ca:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
    30ce:	782a      	ldrb	r2, [r5, #0]
    30d0:	462b      	mov	r3, r5
    30d2:	910a      	str	r1, [sp, #40]	; 0x28
    30d4:	e501      	b.n	2ada <_svfprintf_r+0xd2>
    30d6:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    30da:	2600      	movs	r6, #0
    30dc:	462b      	mov	r3, r5
    30de:	eb06 0686 	add.w	r6, r6, r6, lsl #2
    30e2:	f813 2b01 	ldrb.w	r2, [r3], #1
    30e6:	eb01 0646 	add.w	r6, r1, r6, lsl #1
    30ea:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    30ee:	461d      	mov	r5, r3
    30f0:	2909      	cmp	r1, #9
    30f2:	d9f3      	bls.n	30dc <_svfprintf_r+0x6d4>
    30f4:	960c      	str	r6, [sp, #48]	; 0x30
    30f6:	461d      	mov	r5, r3
    30f8:	e4f0      	b.n	2adc <_svfprintf_r+0xd4>
    30fa:	bf00      	nop
    30fc:	0000d540 	.word	0x0000d540
    3100:	f04a 0a40 	orr.w	sl, sl, #64	; 0x40
    3104:	990a      	ldr	r1, [sp, #40]	; 0x28
    3106:	e734      	b.n	2f72 <_svfprintf_r+0x56a>
    3108:	782a      	ldrb	r2, [r5, #0]
    310a:	2a6c      	cmp	r2, #108	; 0x6c
    310c:	f000 8418 	beq.w	3940 <_svfprintf_r+0xf38>
    3110:	990a      	ldr	r1, [sp, #40]	; 0x28
    3112:	f04a 0a10 	orr.w	sl, sl, #16
    3116:	462b      	mov	r3, r5
    3118:	910a      	str	r1, [sp, #40]	; 0x28
    311a:	e4de      	b.n	2ada <_svfprintf_r+0xd2>
    311c:	f01a 0f20 	tst.w	sl, #32
    3120:	f000 8323 	beq.w	376a <_svfprintf_r+0xd62>
    3124:	990a      	ldr	r1, [sp, #40]	; 0x28
    3126:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    3128:	680b      	ldr	r3, [r1, #0]
    312a:	4610      	mov	r0, r2
    312c:	ea4f 71e0 	mov.w	r1, r0, asr #31
    3130:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    3132:	e9c3 0100 	strd	r0, r1, [r3]
    3136:	f102 0a04 	add.w	sl, r2, #4
    313a:	e48f      	b.n	2a5c <_svfprintf_r+0x54>
    313c:	f01a 0320 	ands.w	r3, sl, #32
    3140:	9214      	str	r2, [sp, #80]	; 0x50
    3142:	f000 80c7 	beq.w	32d4 <_svfprintf_r+0x8cc>
    3146:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    3148:	1dda      	adds	r2, r3, #7
    314a:	2300      	movs	r3, #0
    314c:	f022 0207 	bic.w	r2, r2, #7
    3150:	f102 0008 	add.w	r0, r2, #8
    3154:	900a      	str	r0, [sp, #40]	; 0x28
    3156:	e9d2 6700 	ldrd	r6, r7, [r2]
    315a:	ea56 0107 	orrs.w	r1, r6, r7
    315e:	bf0c      	ite	eq
    3160:	2200      	moveq	r2, #0
    3162:	2201      	movne	r2, #1
    3164:	e5c8      	b.n	2cf8 <_svfprintf_r+0x2f0>
    3166:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    3168:	f24d 5074 	movw	r0, #54644	; 0xd574
    316c:	990a      	ldr	r1, [sp, #40]	; 0x28
    316e:	2378      	movs	r3, #120	; 0x78
    3170:	f2c0 0000 	movt	r0, #0
    3174:	9314      	str	r3, [sp, #80]	; 0x50
    3176:	6816      	ldr	r6, [r2, #0]
    3178:	3104      	adds	r1, #4
    317a:	f88d 310d 	strb.w	r3, [sp, #269]	; 0x10d
    317e:	f04a 0a02 	orr.w	sl, sl, #2
    3182:	2330      	movs	r3, #48	; 0x30
    3184:	1e32      	subs	r2, r6, #0
    3186:	bf18      	it	ne
    3188:	2201      	movne	r2, #1
    318a:	f88d 310c 	strb.w	r3, [sp, #268]	; 0x10c
    318e:	4636      	mov	r6, r6
    3190:	f04f 0700 	mov.w	r7, #0
    3194:	9017      	str	r0, [sp, #92]	; 0x5c
    3196:	2302      	movs	r3, #2
    3198:	910a      	str	r1, [sp, #40]	; 0x28
    319a:	e5ad      	b.n	2cf8 <_svfprintf_r+0x2f0>
    319c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    319e:	9214      	str	r2, [sp, #80]	; 0x50
    31a0:	f04f 0200 	mov.w	r2, #0
    31a4:	1d18      	adds	r0, r3, #4
    31a6:	f88d 210f 	strb.w	r2, [sp, #271]	; 0x10f
    31aa:	681b      	ldr	r3, [r3, #0]
    31ac:	900a      	str	r0, [sp, #40]	; 0x28
    31ae:	9311      	str	r3, [sp, #68]	; 0x44
    31b0:	2b00      	cmp	r3, #0
    31b2:	f000 854d 	beq.w	3c50 <_svfprintf_r+0x1248>
    31b6:	f1b8 0f00 	cmp.w	r8, #0
    31ba:	9811      	ldr	r0, [sp, #68]	; 0x44
    31bc:	f2c0 852a 	blt.w	3c14 <_svfprintf_r+0x120c>
    31c0:	2100      	movs	r1, #0
    31c2:	4642      	mov	r2, r8
    31c4:	f005 fd60 	bl	8c88 <memchr>
    31c8:	4603      	mov	r3, r0
    31ca:	2800      	cmp	r0, #0
    31cc:	f000 856e 	beq.w	3cac <_svfprintf_r+0x12a4>
    31d0:	9811      	ldr	r0, [sp, #68]	; 0x44
    31d2:	1a1b      	subs	r3, r3, r0
    31d4:	930e      	str	r3, [sp, #56]	; 0x38
    31d6:	4543      	cmp	r3, r8
    31d8:	f340 8482 	ble.w	3ae0 <_svfprintf_r+0x10d8>
    31dc:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
    31e0:	2100      	movs	r1, #0
    31e2:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
    31e6:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    31ea:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
    31ee:	9115      	str	r1, [sp, #84]	; 0x54
    31f0:	e5c0      	b.n	2d74 <_svfprintf_r+0x36c>
    31f2:	f01a 0f20 	tst.w	sl, #32
    31f6:	9214      	str	r2, [sp, #80]	; 0x50
    31f8:	d010      	beq.n	321c <_svfprintf_r+0x814>
    31fa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    31fc:	1dda      	adds	r2, r3, #7
    31fe:	2301      	movs	r3, #1
    3200:	e7a4      	b.n	314c <_svfprintf_r+0x744>
    3202:	990a      	ldr	r1, [sp, #40]	; 0x28
    3204:	f04a 0a20 	orr.w	sl, sl, #32
    3208:	782a      	ldrb	r2, [r5, #0]
    320a:	462b      	mov	r3, r5
    320c:	910a      	str	r1, [sp, #40]	; 0x28
    320e:	e464      	b.n	2ada <_svfprintf_r+0xd2>
    3210:	f04a 0a10 	orr.w	sl, sl, #16
    3214:	9214      	str	r2, [sp, #80]	; 0x50
    3216:	f01a 0f20 	tst.w	sl, #32
    321a:	d1ee      	bne.n	31fa <_svfprintf_r+0x7f2>
    321c:	f01a 0f10 	tst.w	sl, #16
    3220:	f040 8254 	bne.w	36cc <_svfprintf_r+0xcc4>
    3224:	f01a 0f40 	tst.w	sl, #64	; 0x40
    3228:	f000 8250 	beq.w	36cc <_svfprintf_r+0xcc4>
    322c:	980a      	ldr	r0, [sp, #40]	; 0x28
    322e:	2301      	movs	r3, #1
    3230:	1d01      	adds	r1, r0, #4
    3232:	910a      	str	r1, [sp, #40]	; 0x28
    3234:	8806      	ldrh	r6, [r0, #0]
    3236:	1e32      	subs	r2, r6, #0
    3238:	bf18      	it	ne
    323a:	2201      	movne	r2, #1
    323c:	4636      	mov	r6, r6
    323e:	f04f 0700 	mov.w	r7, #0
    3242:	e559      	b.n	2cf8 <_svfprintf_r+0x2f0>
    3244:	f01a 0f20 	tst.w	sl, #32
    3248:	9214      	str	r2, [sp, #80]	; 0x50
    324a:	f24d 5250 	movw	r2, #54608	; 0xd550
    324e:	f2c0 0200 	movt	r2, #0
    3252:	9217      	str	r2, [sp, #92]	; 0x5c
    3254:	f47f ad3d 	bne.w	2cd2 <_svfprintf_r+0x2ca>
    3258:	f01a 0f10 	tst.w	sl, #16
    325c:	f040 822d 	bne.w	36ba <_svfprintf_r+0xcb2>
    3260:	f01a 0f40 	tst.w	sl, #64	; 0x40
    3264:	f000 8229 	beq.w	36ba <_svfprintf_r+0xcb2>
    3268:	990a      	ldr	r1, [sp, #40]	; 0x28
    326a:	1d0a      	adds	r2, r1, #4
    326c:	920a      	str	r2, [sp, #40]	; 0x28
    326e:	880e      	ldrh	r6, [r1, #0]
    3270:	4636      	mov	r6, r6
    3272:	f04f 0700 	mov.w	r7, #0
    3276:	e535      	b.n	2ce4 <_svfprintf_r+0x2dc>
    3278:	9214      	str	r2, [sp, #80]	; 0x50
    327a:	2001      	movs	r0, #1
    327c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    327e:	f04f 0100 	mov.w	r1, #0
    3282:	900b      	str	r0, [sp, #44]	; 0x2c
    3284:	900e      	str	r0, [sp, #56]	; 0x38
    3286:	6813      	ldr	r3, [r2, #0]
    3288:	3204      	adds	r2, #4
    328a:	f88d 110f 	strb.w	r1, [sp, #271]	; 0x10f
    328e:	920a      	str	r2, [sp, #40]	; 0x28
    3290:	aa2d      	add	r2, sp, #180	; 0xb4
    3292:	f88d 30b4 	strb.w	r3, [sp, #180]	; 0xb4
    3296:	9211      	str	r2, [sp, #68]	; 0x44
    3298:	e64d      	b.n	2f36 <_svfprintf_r+0x52e>
    329a:	f01a 0f20 	tst.w	sl, #32
    329e:	9214      	str	r2, [sp, #80]	; 0x50
    32a0:	f47f ae79 	bne.w	2f96 <_svfprintf_r+0x58e>
    32a4:	f01a 0f10 	tst.w	sl, #16
    32a8:	f040 81ed 	bne.w	3686 <_svfprintf_r+0xc7e>
    32ac:	f01a 0f40 	tst.w	sl, #64	; 0x40
    32b0:	f000 81e9 	beq.w	3686 <_svfprintf_r+0xc7e>
    32b4:	980a      	ldr	r0, [sp, #40]	; 0x28
    32b6:	1d01      	adds	r1, r0, #4
    32b8:	910a      	str	r1, [sp, #40]	; 0x28
    32ba:	f9b0 6000 	ldrsh.w	r6, [r0]
    32be:	4636      	mov	r6, r6
    32c0:	ea4f 77e6 	mov.w	r7, r6, asr #31
    32c4:	e670      	b.n	2fa8 <_svfprintf_r+0x5a0>
    32c6:	f04a 0a10 	orr.w	sl, sl, #16
    32ca:	9214      	str	r2, [sp, #80]	; 0x50
    32cc:	f01a 0320 	ands.w	r3, sl, #32
    32d0:	f47f af39 	bne.w	3146 <_svfprintf_r+0x73e>
    32d4:	f01a 0210 	ands.w	r2, sl, #16
    32d8:	f000 825f 	beq.w	379a <_svfprintf_r+0xd92>
    32dc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    32de:	1d10      	adds	r0, r2, #4
    32e0:	900a      	str	r0, [sp, #40]	; 0x28
    32e2:	6816      	ldr	r6, [r2, #0]
    32e4:	1e32      	subs	r2, r6, #0
    32e6:	bf18      	it	ne
    32e8:	2201      	movne	r2, #1
    32ea:	4636      	mov	r6, r6
    32ec:	f04f 0700 	mov.w	r7, #0
    32f0:	e502      	b.n	2cf8 <_svfprintf_r+0x2f0>
    32f2:	9b14      	ldr	r3, [sp, #80]	; 0x50
    32f4:	2b65      	cmp	r3, #101	; 0x65
    32f6:	f77f ac5a 	ble.w	2bae <_svfprintf_r+0x1a6>
    32fa:	9810      	ldr	r0, [sp, #64]	; 0x40
    32fc:	2200      	movs	r2, #0
    32fe:	2300      	movs	r3, #0
    3300:	9919      	ldr	r1, [sp, #100]	; 0x64
    3302:	f009 fb6f 	bl	c9e4 <__aeabi_dcmpeq>
    3306:	2800      	cmp	r0, #0
    3308:	f000 80e1 	beq.w	34ce <_svfprintf_r+0xac6>
    330c:	2301      	movs	r3, #1
    330e:	6063      	str	r3, [r4, #4]
    3310:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    3312:	f24d 5390 	movw	r3, #54672	; 0xd590
    3316:	f2c0 0300 	movt	r3, #0
    331a:	6023      	str	r3, [r4, #0]
    331c:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    331e:	3201      	adds	r2, #1
    3320:	9238      	str	r2, [sp, #224]	; 0xe0
    3322:	3301      	adds	r3, #1
    3324:	2a07      	cmp	r2, #7
    3326:	9339      	str	r3, [sp, #228]	; 0xe4
    3328:	bfd8      	it	le
    332a:	f104 0308 	addle.w	r3, r4, #8
    332e:	f300 829f 	bgt.w	3870 <_svfprintf_r+0xe68>
    3332:	9a42      	ldr	r2, [sp, #264]	; 0x108
    3334:	9818      	ldr	r0, [sp, #96]	; 0x60
    3336:	4282      	cmp	r2, r0
    3338:	db03      	blt.n	3342 <_svfprintf_r+0x93a>
    333a:	f01a 0f01 	tst.w	sl, #1
    333e:	f43f ac7f 	beq.w	2c40 <_svfprintf_r+0x238>
    3342:	991b      	ldr	r1, [sp, #108]	; 0x6c
    3344:	2201      	movs	r2, #1
    3346:	605a      	str	r2, [r3, #4]
    3348:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    334a:	6019      	str	r1, [r3, #0]
    334c:	9939      	ldr	r1, [sp, #228]	; 0xe4
    334e:	3201      	adds	r2, #1
    3350:	9238      	str	r2, [sp, #224]	; 0xe0
    3352:	3101      	adds	r1, #1
    3354:	2a07      	cmp	r2, #7
    3356:	9139      	str	r1, [sp, #228]	; 0xe4
    3358:	f300 83eb 	bgt.w	3b32 <_svfprintf_r+0x112a>
    335c:	3308      	adds	r3, #8
    335e:	9a18      	ldr	r2, [sp, #96]	; 0x60
    3360:	1e56      	subs	r6, r2, #1
    3362:	2e00      	cmp	r6, #0
    3364:	f77f ac6c 	ble.w	2c40 <_svfprintf_r+0x238>
    3368:	2e10      	cmp	r6, #16
    336a:	4fa0      	ldr	r7, [pc, #640]	; (35ec <_svfprintf_r+0xbe4>)
    336c:	f340 81e9 	ble.w	3742 <_svfprintf_r+0xd3a>
    3370:	2410      	movs	r4, #16
    3372:	f10d 08dc 	add.w	r8, sp, #220	; 0xdc
    3376:	e003      	b.n	3380 <_svfprintf_r+0x978>
    3378:	3e10      	subs	r6, #16
    337a:	2e10      	cmp	r6, #16
    337c:	f340 81e1 	ble.w	3742 <_svfprintf_r+0xd3a>
    3380:	605c      	str	r4, [r3, #4]
    3382:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    3384:	9939      	ldr	r1, [sp, #228]	; 0xe4
    3386:	3201      	adds	r2, #1
    3388:	601f      	str	r7, [r3, #0]
    338a:	3110      	adds	r1, #16
    338c:	2a07      	cmp	r2, #7
    338e:	9139      	str	r1, [sp, #228]	; 0xe4
    3390:	f103 0308 	add.w	r3, r3, #8
    3394:	9238      	str	r2, [sp, #224]	; 0xe0
    3396:	ddef      	ble.n	3378 <_svfprintf_r+0x970>
    3398:	9809      	ldr	r0, [sp, #36]	; 0x24
    339a:	4659      	mov	r1, fp
    339c:	4642      	mov	r2, r8
    339e:	f7ff faa5 	bl	28ec <__sprint_r>
    33a2:	464b      	mov	r3, r9
    33a4:	2800      	cmp	r0, #0
    33a6:	d0e7      	beq.n	3378 <_svfprintf_r+0x970>
    33a8:	e47c      	b.n	2ca4 <_svfprintf_r+0x29c>
    33aa:	9916      	ldr	r1, [sp, #88]	; 0x58
    33ac:	2200      	movs	r2, #0
    33ae:	920e      	str	r2, [sp, #56]	; 0x38
    33b0:	9111      	str	r1, [sp, #68]	; 0x44
    33b2:	e4d6      	b.n	2d62 <_svfprintf_r+0x35a>
    33b4:	990c      	ldr	r1, [sp, #48]	; 0x30
    33b6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    33b8:	1a8e      	subs	r6, r1, r2
    33ba:	2e00      	cmp	r6, #0
    33bc:	f77f ad48 	ble.w	2e50 <_svfprintf_r+0x448>
    33c0:	2e10      	cmp	r6, #16
    33c2:	4f8a      	ldr	r7, [pc, #552]	; (35ec <_svfprintf_r+0xbe4>)
    33c4:	bfc8      	it	gt
    33c6:	f04f 0810 	movgt.w	r8, #16
    33ca:	dc03      	bgt.n	33d4 <_svfprintf_r+0x9cc>
    33cc:	e01b      	b.n	3406 <_svfprintf_r+0x9fe>
    33ce:	3e10      	subs	r6, #16
    33d0:	2e10      	cmp	r6, #16
    33d2:	dd18      	ble.n	3406 <_svfprintf_r+0x9fe>
    33d4:	f8c4 8004 	str.w	r8, [r4, #4]
    33d8:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    33da:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    33dc:	3301      	adds	r3, #1
    33de:	6027      	str	r7, [r4, #0]
    33e0:	3210      	adds	r2, #16
    33e2:	2b07      	cmp	r3, #7
    33e4:	9239      	str	r2, [sp, #228]	; 0xe4
    33e6:	f104 0408 	add.w	r4, r4, #8
    33ea:	9338      	str	r3, [sp, #224]	; 0xe0
    33ec:	ddef      	ble.n	33ce <_svfprintf_r+0x9c6>
    33ee:	9809      	ldr	r0, [sp, #36]	; 0x24
    33f0:	4659      	mov	r1, fp
    33f2:	aa37      	add	r2, sp, #220	; 0xdc
    33f4:	464c      	mov	r4, r9
    33f6:	f7ff fa79 	bl	28ec <__sprint_r>
    33fa:	2800      	cmp	r0, #0
    33fc:	f47f ac52 	bne.w	2ca4 <_svfprintf_r+0x29c>
    3400:	3e10      	subs	r6, #16
    3402:	2e10      	cmp	r6, #16
    3404:	dce6      	bgt.n	33d4 <_svfprintf_r+0x9cc>
    3406:	6066      	str	r6, [r4, #4]
    3408:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    340a:	6027      	str	r7, [r4, #0]
    340c:	1c5a      	adds	r2, r3, #1
    340e:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    3410:	9238      	str	r2, [sp, #224]	; 0xe0
    3412:	199b      	adds	r3, r3, r6
    3414:	2a07      	cmp	r2, #7
    3416:	9339      	str	r3, [sp, #228]	; 0xe4
    3418:	f300 8188 	bgt.w	372c <_svfprintf_r+0xd24>
    341c:	3408      	adds	r4, #8
    341e:	e517      	b.n	2e50 <_svfprintf_r+0x448>
    3420:	605e      	str	r6, [r3, #4]
    3422:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    3424:	601f      	str	r7, [r3, #0]
    3426:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    3428:	3201      	adds	r2, #1
    342a:	9238      	str	r2, [sp, #224]	; 0xe0
    342c:	18f3      	adds	r3, r6, r3
    342e:	2a07      	cmp	r2, #7
    3430:	9339      	str	r3, [sp, #228]	; 0xe4
    3432:	f77f ad60 	ble.w	2ef6 <_svfprintf_r+0x4ee>
    3436:	9809      	ldr	r0, [sp, #36]	; 0x24
    3438:	4659      	mov	r1, fp
    343a:	aa37      	add	r2, sp, #220	; 0xdc
    343c:	f7ff fa56 	bl	28ec <__sprint_r>
    3440:	2800      	cmp	r0, #0
    3442:	f43f ad57 	beq.w	2ef4 <_svfprintf_r+0x4ec>
    3446:	e42d      	b.n	2ca4 <_svfprintf_r+0x29c>
    3448:	9809      	ldr	r0, [sp, #36]	; 0x24
    344a:	4659      	mov	r1, fp
    344c:	aa37      	add	r2, sp, #220	; 0xdc
    344e:	f7ff fa4d 	bl	28ec <__sprint_r>
    3452:	2800      	cmp	r0, #0
    3454:	f43f ad5a 	beq.w	2f0c <_svfprintf_r+0x504>
    3458:	e424      	b.n	2ca4 <_svfprintf_r+0x29c>
    345a:	f01a 0f01 	tst.w	sl, #1
    345e:	f47f abaa 	bne.w	2bb6 <_svfprintf_r+0x1ae>
    3462:	2301      	movs	r3, #1
    3464:	6063      	str	r3, [r4, #4]
    3466:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    3468:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    346a:	3301      	adds	r3, #1
    346c:	9911      	ldr	r1, [sp, #68]	; 0x44
    346e:	3201      	adds	r2, #1
    3470:	2b07      	cmp	r3, #7
    3472:	9239      	str	r2, [sp, #228]	; 0xe4
    3474:	6021      	str	r1, [r4, #0]
    3476:	9338      	str	r3, [sp, #224]	; 0xe0
    3478:	f77f abd1 	ble.w	2c1e <_svfprintf_r+0x216>
    347c:	9809      	ldr	r0, [sp, #36]	; 0x24
    347e:	4659      	mov	r1, fp
    3480:	aa37      	add	r2, sp, #220	; 0xdc
    3482:	f7ff fa33 	bl	28ec <__sprint_r>
    3486:	2800      	cmp	r0, #0
    3488:	f47f ac0c 	bne.w	2ca4 <_svfprintf_r+0x29c>
    348c:	464c      	mov	r4, r9
    348e:	f7ff bbc7 	b.w	2c20 <_svfprintf_r+0x218>
    3492:	9809      	ldr	r0, [sp, #36]	; 0x24
    3494:	4659      	mov	r1, fp
    3496:	aa37      	add	r2, sp, #220	; 0xdc
    3498:	f7ff fa28 	bl	28ec <__sprint_r>
    349c:	2800      	cmp	r0, #0
    349e:	f47f ac01 	bne.w	2ca4 <_svfprintf_r+0x29c>
    34a2:	464c      	mov	r4, r9
    34a4:	e508      	b.n	2eb8 <_svfprintf_r+0x4b0>
    34a6:	9809      	ldr	r0, [sp, #36]	; 0x24
    34a8:	4659      	mov	r1, fp
    34aa:	aa37      	add	r2, sp, #220	; 0xdc
    34ac:	f7ff fa1e 	bl	28ec <__sprint_r>
    34b0:	2800      	cmp	r0, #0
    34b2:	f47f abf7 	bne.w	2ca4 <_svfprintf_r+0x29c>
    34b6:	464c      	mov	r4, r9
    34b8:	e4b6      	b.n	2e28 <_svfprintf_r+0x420>
    34ba:	9809      	ldr	r0, [sp, #36]	; 0x24
    34bc:	4659      	mov	r1, fp
    34be:	aa37      	add	r2, sp, #220	; 0xdc
    34c0:	f7ff fa14 	bl	28ec <__sprint_r>
    34c4:	2800      	cmp	r0, #0
    34c6:	f47f abed 	bne.w	2ca4 <_svfprintf_r+0x29c>
    34ca:	464c      	mov	r4, r9
    34cc:	e4bc      	b.n	2e48 <_svfprintf_r+0x440>
    34ce:	9b42      	ldr	r3, [sp, #264]	; 0x108
    34d0:	2b00      	cmp	r3, #0
    34d2:	f340 81d9 	ble.w	3888 <_svfprintf_r+0xe80>
    34d6:	9918      	ldr	r1, [sp, #96]	; 0x60
    34d8:	428b      	cmp	r3, r1
    34da:	f2c0 816f 	blt.w	37bc <_svfprintf_r+0xdb4>
    34de:	9a11      	ldr	r2, [sp, #68]	; 0x44
    34e0:	6061      	str	r1, [r4, #4]
    34e2:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    34e4:	6022      	str	r2, [r4, #0]
    34e6:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    34e8:	3301      	adds	r3, #1
    34ea:	9338      	str	r3, [sp, #224]	; 0xe0
    34ec:	1852      	adds	r2, r2, r1
    34ee:	2b07      	cmp	r3, #7
    34f0:	9239      	str	r2, [sp, #228]	; 0xe4
    34f2:	bfd8      	it	le
    34f4:	f104 0308 	addle.w	r3, r4, #8
    34f8:	f300 83ba 	bgt.w	3c70 <_svfprintf_r+0x1268>
    34fc:	9c42      	ldr	r4, [sp, #264]	; 0x108
    34fe:	9818      	ldr	r0, [sp, #96]	; 0x60
    3500:	1a24      	subs	r4, r4, r0
    3502:	2c00      	cmp	r4, #0
    3504:	f340 819b 	ble.w	383e <_svfprintf_r+0xe36>
    3508:	2c10      	cmp	r4, #16
    350a:	4f38      	ldr	r7, [pc, #224]	; (35ec <_svfprintf_r+0xbe4>)
    350c:	f340 818b 	ble.w	3826 <_svfprintf_r+0xe1e>
    3510:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
    3514:	2610      	movs	r6, #16
    3516:	46aa      	mov	sl, r5
    3518:	f10d 08dc 	add.w	r8, sp, #220	; 0xdc
    351c:	9d09      	ldr	r5, [sp, #36]	; 0x24
    351e:	e003      	b.n	3528 <_svfprintf_r+0xb20>
    3520:	3c10      	subs	r4, #16
    3522:	2c10      	cmp	r4, #16
    3524:	f340 817c 	ble.w	3820 <_svfprintf_r+0xe18>
    3528:	605e      	str	r6, [r3, #4]
    352a:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    352c:	9939      	ldr	r1, [sp, #228]	; 0xe4
    352e:	3201      	adds	r2, #1
    3530:	601f      	str	r7, [r3, #0]
    3532:	3110      	adds	r1, #16
    3534:	2a07      	cmp	r2, #7
    3536:	9139      	str	r1, [sp, #228]	; 0xe4
    3538:	f103 0308 	add.w	r3, r3, #8
    353c:	9238      	str	r2, [sp, #224]	; 0xe0
    353e:	ddef      	ble.n	3520 <_svfprintf_r+0xb18>
    3540:	4628      	mov	r0, r5
    3542:	4659      	mov	r1, fp
    3544:	4642      	mov	r2, r8
    3546:	f7ff f9d1 	bl	28ec <__sprint_r>
    354a:	464b      	mov	r3, r9
    354c:	2800      	cmp	r0, #0
    354e:	d0e7      	beq.n	3520 <_svfprintf_r+0xb18>
    3550:	f7ff bba8 	b.w	2ca4 <_svfprintf_r+0x29c>
    3554:	9816      	ldr	r0, [sp, #88]	; 0x58
    3556:	f8dd c05c 	ldr.w	ip, [sp, #92]	; 0x5c
    355a:	4603      	mov	r3, r0
    355c:	9011      	str	r0, [sp, #68]	; 0x44
    355e:	0931      	lsrs	r1, r6, #4
    3560:	f006 020f 	and.w	r2, r6, #15
    3564:	ea41 7107 	orr.w	r1, r1, r7, lsl #28
    3568:	0938      	lsrs	r0, r7, #4
    356a:	f81c 2002 	ldrb.w	r2, [ip, r2]
    356e:	460e      	mov	r6, r1
    3570:	4607      	mov	r7, r0
    3572:	ea56 0107 	orrs.w	r1, r6, r7
    3576:	f803 2d01 	strb.w	r2, [r3, #-1]!
    357a:	d1f0      	bne.n	355e <_svfprintf_r+0xb56>
    357c:	9a16      	ldr	r2, [sp, #88]	; 0x58
    357e:	9311      	str	r3, [sp, #68]	; 0x44
    3580:	1ad2      	subs	r2, r2, r3
    3582:	920e      	str	r2, [sp, #56]	; 0x38
    3584:	f7ff bbed 	b.w	2d62 <_svfprintf_r+0x35a>
    3588:	2300      	movs	r3, #0
    358a:	2209      	movs	r2, #9
    358c:	42b2      	cmp	r2, r6
    358e:	eb73 0007 	sbcs.w	r0, r3, r7
    3592:	9b16      	ldr	r3, [sp, #88]	; 0x58
    3594:	bf3e      	ittt	cc
    3596:	f8cd 802c 	strcc.w	r8, [sp, #44]	; 0x2c
    359a:	46a0      	movcc	r8, r4
    359c:	461c      	movcc	r4, r3
    359e:	d21a      	bcs.n	35d6 <_svfprintf_r+0xbce>
    35a0:	4630      	mov	r0, r6
    35a2:	4639      	mov	r1, r7
    35a4:	220a      	movs	r2, #10
    35a6:	2300      	movs	r3, #0
    35a8:	f009 fb5c 	bl	cc64 <__aeabi_uldivmod>
    35ac:	4630      	mov	r0, r6
    35ae:	4639      	mov	r1, r7
    35b0:	2300      	movs	r3, #0
    35b2:	f102 0c30 	add.w	ip, r2, #48	; 0x30
    35b6:	220a      	movs	r2, #10
    35b8:	f804 cd01 	strb.w	ip, [r4, #-1]!
    35bc:	f009 fb52 	bl	cc64 <__aeabi_uldivmod>
    35c0:	4606      	mov	r6, r0
    35c2:	460f      	mov	r7, r1
    35c4:	2009      	movs	r0, #9
    35c6:	2100      	movs	r1, #0
    35c8:	42b0      	cmp	r0, r6
    35ca:	41b9      	sbcs	r1, r7
    35cc:	d3e8      	bcc.n	35a0 <_svfprintf_r+0xb98>
    35ce:	4623      	mov	r3, r4
    35d0:	4644      	mov	r4, r8
    35d2:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
    35d6:	1e5a      	subs	r2, r3, #1
    35d8:	3630      	adds	r6, #48	; 0x30
    35da:	9211      	str	r2, [sp, #68]	; 0x44
    35dc:	f803 6c01 	strb.w	r6, [r3, #-1]
    35e0:	9b16      	ldr	r3, [sp, #88]	; 0x58
    35e2:	1a9b      	subs	r3, r3, r2
    35e4:	930e      	str	r3, [sp, #56]	; 0x38
    35e6:	f7ff bbbc 	b.w	2d62 <_svfprintf_r+0x35a>
    35ea:	bf00      	nop
    35ec:	0000d540 	.word	0x0000d540
    35f0:	9809      	ldr	r0, [sp, #36]	; 0x24
    35f2:	4659      	mov	r1, fp
    35f4:	aa37      	add	r2, sp, #220	; 0xdc
    35f6:	f7ff f979 	bl	28ec <__sprint_r>
    35fa:	2800      	cmp	r0, #0
    35fc:	f47f ab52 	bne.w	2ca4 <_svfprintf_r+0x29c>
    3600:	464c      	mov	r4, r9
    3602:	f7ff bbff 	b.w	2e04 <_svfprintf_r+0x3fc>
    3606:	9818      	ldr	r0, [sp, #96]	; 0x60
    3608:	1e46      	subs	r6, r0, #1
    360a:	2e00      	cmp	r6, #0
    360c:	f77f ab08 	ble.w	2c20 <_svfprintf_r+0x218>
    3610:	2e10      	cmp	r6, #16
    3612:	4f9c      	ldr	r7, [pc, #624]	; (3884 <_svfprintf_r+0xe7c>)
    3614:	bfc8      	it	gt
    3616:	f04f 0810 	movgt.w	r8, #16
    361a:	dc03      	bgt.n	3624 <_svfprintf_r+0xc1c>
    361c:	e01b      	b.n	3656 <_svfprintf_r+0xc4e>
    361e:	3e10      	subs	r6, #16
    3620:	2e10      	cmp	r6, #16
    3622:	dd18      	ble.n	3656 <_svfprintf_r+0xc4e>
    3624:	f8c4 8004 	str.w	r8, [r4, #4]
    3628:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    362a:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    362c:	3301      	adds	r3, #1
    362e:	6027      	str	r7, [r4, #0]
    3630:	3210      	adds	r2, #16
    3632:	2b07      	cmp	r3, #7
    3634:	9239      	str	r2, [sp, #228]	; 0xe4
    3636:	f104 0408 	add.w	r4, r4, #8
    363a:	9338      	str	r3, [sp, #224]	; 0xe0
    363c:	ddef      	ble.n	361e <_svfprintf_r+0xc16>
    363e:	9809      	ldr	r0, [sp, #36]	; 0x24
    3640:	4659      	mov	r1, fp
    3642:	aa37      	add	r2, sp, #220	; 0xdc
    3644:	464c      	mov	r4, r9
    3646:	f7ff f951 	bl	28ec <__sprint_r>
    364a:	2800      	cmp	r0, #0
    364c:	f47f ab2a 	bne.w	2ca4 <_svfprintf_r+0x29c>
    3650:	3e10      	subs	r6, #16
    3652:	2e10      	cmp	r6, #16
    3654:	dce6      	bgt.n	3624 <_svfprintf_r+0xc1c>
    3656:	6066      	str	r6, [r4, #4]
    3658:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    365a:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    365c:	3301      	adds	r3, #1
    365e:	6027      	str	r7, [r4, #0]
    3660:	1992      	adds	r2, r2, r6
    3662:	2b07      	cmp	r3, #7
    3664:	9239      	str	r2, [sp, #228]	; 0xe4
    3666:	9338      	str	r3, [sp, #224]	; 0xe0
    3668:	f77f aad9 	ble.w	2c1e <_svfprintf_r+0x216>
    366c:	e706      	b.n	347c <_svfprintf_r+0xa74>
    366e:	9814      	ldr	r0, [sp, #80]	; 0x50
    3670:	2130      	movs	r1, #48	; 0x30
    3672:	f04a 0a02 	orr.w	sl, sl, #2
    3676:	2201      	movs	r2, #1
    3678:	2302      	movs	r3, #2
    367a:	f88d 110c 	strb.w	r1, [sp, #268]	; 0x10c
    367e:	f88d 010d 	strb.w	r0, [sp, #269]	; 0x10d
    3682:	f7ff bb39 	b.w	2cf8 <_svfprintf_r+0x2f0>
    3686:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    3688:	1d13      	adds	r3, r2, #4
    368a:	6816      	ldr	r6, [r2, #0]
    368c:	930a      	str	r3, [sp, #40]	; 0x28
    368e:	4636      	mov	r6, r6
    3690:	ea4f 77e6 	mov.w	r7, r6, asr #31
    3694:	2e00      	cmp	r6, #0
    3696:	f177 0000 	sbcs.w	r0, r7, #0
    369a:	f6bf ac8a 	bge.w	2fb2 <_svfprintf_r+0x5aa>
    369e:	4276      	negs	r6, r6
    36a0:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
    36a4:	232d      	movs	r3, #45	; 0x2d
    36a6:	ea56 0207 	orrs.w	r2, r6, r7
    36aa:	f88d 310f 	strb.w	r3, [sp, #271]	; 0x10f
    36ae:	bf0c      	ite	eq
    36b0:	2200      	moveq	r2, #0
    36b2:	2201      	movne	r2, #1
    36b4:	2301      	movs	r3, #1
    36b6:	f7ff bb23 	b.w	2d00 <_svfprintf_r+0x2f8>
    36ba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    36bc:	1d18      	adds	r0, r3, #4
    36be:	681e      	ldr	r6, [r3, #0]
    36c0:	900a      	str	r0, [sp, #40]	; 0x28
    36c2:	4636      	mov	r6, r6
    36c4:	f04f 0700 	mov.w	r7, #0
    36c8:	f7ff bb0c 	b.w	2ce4 <_svfprintf_r+0x2dc>
    36cc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    36ce:	1d13      	adds	r3, r2, #4
    36d0:	6816      	ldr	r6, [r2, #0]
    36d2:	930a      	str	r3, [sp, #40]	; 0x28
    36d4:	2301      	movs	r3, #1
    36d6:	1e32      	subs	r2, r6, #0
    36d8:	bf18      	it	ne
    36da:	2201      	movne	r2, #1
    36dc:	4636      	mov	r6, r6
    36de:	f04f 0700 	mov.w	r7, #0
    36e2:	f7ff bb09 	b.w	2cf8 <_svfprintf_r+0x2f0>
    36e6:	9809      	ldr	r0, [sp, #36]	; 0x24
    36e8:	4659      	mov	r1, fp
    36ea:	aa37      	add	r2, sp, #220	; 0xdc
    36ec:	f7ff f8fe 	bl	28ec <__sprint_r>
    36f0:	2800      	cmp	r0, #0
    36f2:	f47f aad7 	bne.w	2ca4 <_svfprintf_r+0x29c>
    36f6:	464c      	mov	r4, r9
    36f8:	f7ff ba79 	b.w	2bee <_svfprintf_r+0x1e6>
    36fc:	9809      	ldr	r0, [sp, #36]	; 0x24
    36fe:	4659      	mov	r1, fp
    3700:	aa37      	add	r2, sp, #220	; 0xdc
    3702:	f7ff f8f3 	bl	28ec <__sprint_r>
    3706:	2800      	cmp	r0, #0
    3708:	f47f aacc 	bne.w	2ca4 <_svfprintf_r+0x29c>
    370c:	464c      	mov	r4, r9
    370e:	f7ff ba60 	b.w	2bd2 <_svfprintf_r+0x1ca>
    3712:	2830      	cmp	r0, #48	; 0x30
    3714:	f000 8296 	beq.w	3c44 <_svfprintf_r+0x123c>
    3718:	9a11      	ldr	r2, [sp, #68]	; 0x44
    371a:	2330      	movs	r3, #48	; 0x30
    371c:	f802 3d01 	strb.w	r3, [r2, #-1]!
    3720:	9b16      	ldr	r3, [sp, #88]	; 0x58
    3722:	9211      	str	r2, [sp, #68]	; 0x44
    3724:	1a9b      	subs	r3, r3, r2
    3726:	930e      	str	r3, [sp, #56]	; 0x38
    3728:	f7ff bb1b 	b.w	2d62 <_svfprintf_r+0x35a>
    372c:	9809      	ldr	r0, [sp, #36]	; 0x24
    372e:	4659      	mov	r1, fp
    3730:	aa37      	add	r2, sp, #220	; 0xdc
    3732:	f7ff f8db 	bl	28ec <__sprint_r>
    3736:	2800      	cmp	r0, #0
    3738:	f47f aab4 	bne.w	2ca4 <_svfprintf_r+0x29c>
    373c:	464c      	mov	r4, r9
    373e:	f7ff bb87 	b.w	2e50 <_svfprintf_r+0x448>
    3742:	605e      	str	r6, [r3, #4]
    3744:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    3746:	9939      	ldr	r1, [sp, #228]	; 0xe4
    3748:	3201      	adds	r2, #1
    374a:	601f      	str	r7, [r3, #0]
    374c:	1989      	adds	r1, r1, r6
    374e:	2a07      	cmp	r2, #7
    3750:	9139      	str	r1, [sp, #228]	; 0xe4
    3752:	9238      	str	r2, [sp, #224]	; 0xe0
    3754:	f73f abc1 	bgt.w	2eda <_svfprintf_r+0x4d2>
    3758:	3308      	adds	r3, #8
    375a:	f7ff ba71 	b.w	2c40 <_svfprintf_r+0x238>
    375e:	990a      	ldr	r1, [sp, #40]	; 0x28
    3760:	462b      	mov	r3, r5
    3762:	782a      	ldrb	r2, [r5, #0]
    3764:	910a      	str	r1, [sp, #40]	; 0x28
    3766:	f7ff b9b8 	b.w	2ada <_svfprintf_r+0xd2>
    376a:	f01a 0f10 	tst.w	sl, #16
    376e:	f000 81cd 	beq.w	3b0c <_svfprintf_r+0x1104>
    3772:	980a      	ldr	r0, [sp, #40]	; 0x28
    3774:	990d      	ldr	r1, [sp, #52]	; 0x34
    3776:	f100 0a04 	add.w	sl, r0, #4
    377a:	6803      	ldr	r3, [r0, #0]
    377c:	6019      	str	r1, [r3, #0]
    377e:	f7ff b96d 	b.w	2a5c <_svfprintf_r+0x54>
    3782:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    3784:	1dd3      	adds	r3, r2, #7
    3786:	f023 0307 	bic.w	r3, r3, #7
    378a:	f103 0008 	add.w	r0, r3, #8
    378e:	900a      	str	r0, [sp, #40]	; 0x28
    3790:	685e      	ldr	r6, [r3, #4]
    3792:	681f      	ldr	r7, [r3, #0]
    3794:	9619      	str	r6, [sp, #100]	; 0x64
    3796:	9710      	str	r7, [sp, #64]	; 0x40
    3798:	e43f      	b.n	301a <_svfprintf_r+0x612>
    379a:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
    379e:	f000 81a9 	beq.w	3af4 <_svfprintf_r+0x10ec>
    37a2:	990a      	ldr	r1, [sp, #40]	; 0x28
    37a4:	4613      	mov	r3, r2
    37a6:	1d0a      	adds	r2, r1, #4
    37a8:	920a      	str	r2, [sp, #40]	; 0x28
    37aa:	880e      	ldrh	r6, [r1, #0]
    37ac:	1e32      	subs	r2, r6, #0
    37ae:	bf18      	it	ne
    37b0:	2201      	movne	r2, #1
    37b2:	4636      	mov	r6, r6
    37b4:	f04f 0700 	mov.w	r7, #0
    37b8:	f7ff ba9e 	b.w	2cf8 <_svfprintf_r+0x2f0>
    37bc:	9a11      	ldr	r2, [sp, #68]	; 0x44
    37be:	6063      	str	r3, [r4, #4]
    37c0:	9938      	ldr	r1, [sp, #224]	; 0xe0
    37c2:	6022      	str	r2, [r4, #0]
    37c4:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    37c6:	3101      	adds	r1, #1
    37c8:	9138      	str	r1, [sp, #224]	; 0xe0
    37ca:	18d3      	adds	r3, r2, r3
    37cc:	2907      	cmp	r1, #7
    37ce:	9339      	str	r3, [sp, #228]	; 0xe4
    37d0:	f300 8262 	bgt.w	3c98 <_svfprintf_r+0x1290>
    37d4:	3408      	adds	r4, #8
    37d6:	2301      	movs	r3, #1
    37d8:	9e42      	ldr	r6, [sp, #264]	; 0x108
    37da:	6063      	str	r3, [r4, #4]
    37dc:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    37de:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    37e0:	3301      	adds	r3, #1
    37e2:	981b      	ldr	r0, [sp, #108]	; 0x6c
    37e4:	3201      	adds	r2, #1
    37e6:	2b07      	cmp	r3, #7
    37e8:	9338      	str	r3, [sp, #224]	; 0xe0
    37ea:	bfd8      	it	le
    37ec:	f104 0308 	addle.w	r3, r4, #8
    37f0:	6020      	str	r0, [r4, #0]
    37f2:	9239      	str	r2, [sp, #228]	; 0xe4
    37f4:	f300 8246 	bgt.w	3c84 <_svfprintf_r+0x127c>
    37f8:	9a42      	ldr	r2, [sp, #264]	; 0x108
    37fa:	9911      	ldr	r1, [sp, #68]	; 0x44
    37fc:	9818      	ldr	r0, [sp, #96]	; 0x60
    37fe:	198e      	adds	r6, r1, r6
    3800:	601e      	str	r6, [r3, #0]
    3802:	1a81      	subs	r1, r0, r2
    3804:	6059      	str	r1, [r3, #4]
    3806:	9939      	ldr	r1, [sp, #228]	; 0xe4
    3808:	1a8a      	subs	r2, r1, r2
    380a:	9938      	ldr	r1, [sp, #224]	; 0xe0
    380c:	1812      	adds	r2, r2, r0
    380e:	9239      	str	r2, [sp, #228]	; 0xe4
    3810:	3101      	adds	r1, #1
    3812:	9138      	str	r1, [sp, #224]	; 0xe0
    3814:	2907      	cmp	r1, #7
    3816:	f73f ab60 	bgt.w	2eda <_svfprintf_r+0x4d2>
    381a:	3308      	adds	r3, #8
    381c:	f7ff ba10 	b.w	2c40 <_svfprintf_r+0x238>
    3820:	4655      	mov	r5, sl
    3822:	f8dd a038 	ldr.w	sl, [sp, #56]	; 0x38
    3826:	605c      	str	r4, [r3, #4]
    3828:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    382a:	9939      	ldr	r1, [sp, #228]	; 0xe4
    382c:	3201      	adds	r2, #1
    382e:	601f      	str	r7, [r3, #0]
    3830:	1909      	adds	r1, r1, r4
    3832:	2a07      	cmp	r2, #7
    3834:	9139      	str	r1, [sp, #228]	; 0xe4
    3836:	9238      	str	r2, [sp, #224]	; 0xe0
    3838:	f300 827f 	bgt.w	3d3a <_svfprintf_r+0x1332>
    383c:	3308      	adds	r3, #8
    383e:	f01a 0f01 	tst.w	sl, #1
    3842:	f43f a9fd 	beq.w	2c40 <_svfprintf_r+0x238>
    3846:	991b      	ldr	r1, [sp, #108]	; 0x6c
    3848:	2201      	movs	r2, #1
    384a:	605a      	str	r2, [r3, #4]
    384c:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    384e:	6019      	str	r1, [r3, #0]
    3850:	9939      	ldr	r1, [sp, #228]	; 0xe4
    3852:	3201      	adds	r2, #1
    3854:	9238      	str	r2, [sp, #224]	; 0xe0
    3856:	3101      	adds	r1, #1
    3858:	2a07      	cmp	r2, #7
    385a:	9139      	str	r1, [sp, #228]	; 0xe4
    385c:	f73f ab3d 	bgt.w	2eda <_svfprintf_r+0x4d2>
    3860:	3308      	adds	r3, #8
    3862:	f7ff b9ed 	b.w	2c40 <_svfprintf_r+0x238>
    3866:	232d      	movs	r3, #45	; 0x2d
    3868:	f88d 310f 	strb.w	r3, [sp, #271]	; 0x10f
    386c:	f7ff bbe8 	b.w	3040 <_svfprintf_r+0x638>
    3870:	9809      	ldr	r0, [sp, #36]	; 0x24
    3872:	4659      	mov	r1, fp
    3874:	aa37      	add	r2, sp, #220	; 0xdc
    3876:	f7ff f839 	bl	28ec <__sprint_r>
    387a:	2800      	cmp	r0, #0
    387c:	f47f aa12 	bne.w	2ca4 <_svfprintf_r+0x29c>
    3880:	464b      	mov	r3, r9
    3882:	e556      	b.n	3332 <_svfprintf_r+0x92a>
    3884:	0000d540 	.word	0x0000d540
    3888:	2301      	movs	r3, #1
    388a:	6063      	str	r3, [r4, #4]
    388c:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    388e:	f24d 5390 	movw	r3, #54672	; 0xd590
    3892:	f2c0 0300 	movt	r3, #0
    3896:	6023      	str	r3, [r4, #0]
    3898:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    389a:	3201      	adds	r2, #1
    389c:	9238      	str	r2, [sp, #224]	; 0xe0
    389e:	3301      	adds	r3, #1
    38a0:	2a07      	cmp	r2, #7
    38a2:	9339      	str	r3, [sp, #228]	; 0xe4
    38a4:	bfd8      	it	le
    38a6:	f104 0308 	addle.w	r3, r4, #8
    38aa:	f300 8173 	bgt.w	3b94 <_svfprintf_r+0x118c>
    38ae:	9a42      	ldr	r2, [sp, #264]	; 0x108
    38b0:	b92a      	cbnz	r2, 38be <_svfprintf_r+0xeb6>
    38b2:	9818      	ldr	r0, [sp, #96]	; 0x60
    38b4:	b918      	cbnz	r0, 38be <_svfprintf_r+0xeb6>
    38b6:	f01a 0f01 	tst.w	sl, #1
    38ba:	f43f a9c1 	beq.w	2c40 <_svfprintf_r+0x238>
    38be:	991b      	ldr	r1, [sp, #108]	; 0x6c
    38c0:	2201      	movs	r2, #1
    38c2:	605a      	str	r2, [r3, #4]
    38c4:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    38c6:	6019      	str	r1, [r3, #0]
    38c8:	9939      	ldr	r1, [sp, #228]	; 0xe4
    38ca:	3201      	adds	r2, #1
    38cc:	9238      	str	r2, [sp, #224]	; 0xe0
    38ce:	3101      	adds	r1, #1
    38d0:	2a07      	cmp	r2, #7
    38d2:	9139      	str	r1, [sp, #228]	; 0xe4
    38d4:	f300 8168 	bgt.w	3ba8 <_svfprintf_r+0x11a0>
    38d8:	3308      	adds	r3, #8
    38da:	9c42      	ldr	r4, [sp, #264]	; 0x108
    38dc:	4264      	negs	r4, r4
    38de:	2c00      	cmp	r4, #0
    38e0:	f340 8187 	ble.w	3bf2 <_svfprintf_r+0x11ea>
    38e4:	2c10      	cmp	r4, #16
    38e6:	4f9e      	ldr	r7, [pc, #632]	; (3b60 <_svfprintf_r+0x1158>)
    38e8:	f340 81a0 	ble.w	3c2c <_svfprintf_r+0x1224>
    38ec:	2610      	movs	r6, #16
    38ee:	f10d 08dc 	add.w	r8, sp, #220	; 0xdc
    38f2:	e003      	b.n	38fc <_svfprintf_r+0xef4>
    38f4:	3c10      	subs	r4, #16
    38f6:	2c10      	cmp	r4, #16
    38f8:	f340 8198 	ble.w	3c2c <_svfprintf_r+0x1224>
    38fc:	605e      	str	r6, [r3, #4]
    38fe:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    3900:	9939      	ldr	r1, [sp, #228]	; 0xe4
    3902:	3201      	adds	r2, #1
    3904:	601f      	str	r7, [r3, #0]
    3906:	3110      	adds	r1, #16
    3908:	2a07      	cmp	r2, #7
    390a:	9139      	str	r1, [sp, #228]	; 0xe4
    390c:	f103 0308 	add.w	r3, r3, #8
    3910:	9238      	str	r2, [sp, #224]	; 0xe0
    3912:	ddef      	ble.n	38f4 <_svfprintf_r+0xeec>
    3914:	9809      	ldr	r0, [sp, #36]	; 0x24
    3916:	4659      	mov	r1, fp
    3918:	4642      	mov	r2, r8
    391a:	f7fe ffe7 	bl	28ec <__sprint_r>
    391e:	464b      	mov	r3, r9
    3920:	2800      	cmp	r0, #0
    3922:	d0e7      	beq.n	38f4 <_svfprintf_r+0xeec>
    3924:	f7ff b9be 	b.w	2ca4 <_svfprintf_r+0x29c>
    3928:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    392a:	465e      	mov	r6, fp
    392c:	2b00      	cmp	r3, #0
    392e:	f43f a9ba 	beq.w	2ca6 <_svfprintf_r+0x29e>
    3932:	9809      	ldr	r0, [sp, #36]	; 0x24
    3934:	4659      	mov	r1, fp
    3936:	aa37      	add	r2, sp, #220	; 0xdc
    3938:	f7fe ffd8 	bl	28ec <__sprint_r>
    393c:	f7ff b9b3 	b.w	2ca6 <_svfprintf_r+0x29e>
    3940:	990a      	ldr	r1, [sp, #40]	; 0x28
    3942:	f04a 0a20 	orr.w	sl, sl, #32
    3946:	786a      	ldrb	r2, [r5, #1]
    3948:	1c6b      	adds	r3, r5, #1
    394a:	910a      	str	r1, [sp, #40]	; 0x28
    394c:	f7ff b8c5 	b.w	2ada <_svfprintf_r+0xd2>
    3950:	4638      	mov	r0, r7
    3952:	4631      	mov	r1, r6
    3954:	9308      	str	r3, [sp, #32]
    3956:	f006 f8c9 	bl	9aec <__isnand>
    395a:	9b08      	ldr	r3, [sp, #32]
    395c:	2800      	cmp	r0, #0
    395e:	f040 8101 	bne.w	3b64 <_svfprintf_r+0x115c>
    3962:	f1b8 3fff 	cmp.w	r8, #4294967295
    3966:	bf08      	it	eq
    3968:	f108 0807 	addeq.w	r8, r8, #7
    396c:	d00e      	beq.n	398c <_svfprintf_r+0xf84>
    396e:	9a14      	ldr	r2, [sp, #80]	; 0x50
    3970:	2a67      	cmp	r2, #103	; 0x67
    3972:	bf14      	ite	ne
    3974:	2300      	movne	r3, #0
    3976:	2301      	moveq	r3, #1
    3978:	2a47      	cmp	r2, #71	; 0x47
    397a:	bf08      	it	eq
    397c:	f043 0301 	orreq.w	r3, r3, #1
    3980:	b123      	cbz	r3, 398c <_svfprintf_r+0xf84>
    3982:	f1b8 0f00 	cmp.w	r8, #0
    3986:	bf08      	it	eq
    3988:	f04f 0801 	moveq.w	r8, #1
    398c:	4633      	mov	r3, r6
    398e:	463a      	mov	r2, r7
    3990:	e9cd 233a 	strd	r2, r3, [sp, #232]	; 0xe8
    3994:	f44a 7a80 	orr.w	sl, sl, #256	; 0x100
    3998:	9b3b      	ldr	r3, [sp, #236]	; 0xec
    399a:	2b00      	cmp	r3, #0
    399c:	f2c0 820a 	blt.w	3db4 <_svfprintf_r+0x13ac>
    39a0:	2300      	movs	r3, #0
    39a2:	9315      	str	r3, [sp, #84]	; 0x54
    39a4:	9914      	ldr	r1, [sp, #80]	; 0x50
    39a6:	2966      	cmp	r1, #102	; 0x66
    39a8:	bf14      	ite	ne
    39aa:	2300      	movne	r3, #0
    39ac:	2301      	moveq	r3, #1
    39ae:	2946      	cmp	r1, #70	; 0x46
    39b0:	bf08      	it	eq
    39b2:	f043 0301 	orreq.w	r3, r3, #1
    39b6:	9312      	str	r3, [sp, #72]	; 0x48
    39b8:	2b00      	cmp	r3, #0
    39ba:	f000 818a 	beq.w	3cd2 <_svfprintf_r+0x12ca>
    39be:	2303      	movs	r3, #3
    39c0:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
    39c4:	990b      	ldr	r1, [sp, #44]	; 0x2c
    39c6:	970e      	str	r7, [sp, #56]	; 0x38
    39c8:	960f      	str	r6, [sp, #60]	; 0x3c
    39ca:	9300      	str	r3, [sp, #0]
    39cc:	9809      	ldr	r0, [sp, #36]	; 0x24
    39ce:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
    39d2:	9101      	str	r1, [sp, #4]
    39d4:	a942      	add	r1, sp, #264	; 0x108
    39d6:	9102      	str	r1, [sp, #8]
    39d8:	a941      	add	r1, sp, #260	; 0x104
    39da:	9103      	str	r1, [sp, #12]
    39dc:	a940      	add	r1, sp, #256	; 0x100
    39de:	9104      	str	r1, [sp, #16]
    39e0:	f003 f966 	bl	6cb0 <_dtoa_r>
    39e4:	9a14      	ldr	r2, [sp, #80]	; 0x50
    39e6:	f1b2 0367 	subs.w	r3, r2, #103	; 0x67
    39ea:	bf18      	it	ne
    39ec:	2301      	movne	r3, #1
    39ee:	2a47      	cmp	r2, #71	; 0x47
    39f0:	bf0c      	ite	eq
    39f2:	2300      	moveq	r3, #0
    39f4:	f003 0301 	andne.w	r3, r3, #1
    39f8:	9011      	str	r0, [sp, #68]	; 0x44
    39fa:	b92b      	cbnz	r3, 3a08 <_svfprintf_r+0x1000>
    39fc:	f01a 0f01 	tst.w	sl, #1
    3a00:	bf08      	it	eq
    3a02:	f8dd c100 	ldreq.w	ip, [sp, #256]	; 0x100
    3a06:	d01a      	beq.n	3a3e <_svfprintf_r+0x1036>
    3a08:	9b11      	ldr	r3, [sp, #68]	; 0x44
    3a0a:	980b      	ldr	r0, [sp, #44]	; 0x2c
    3a0c:	9912      	ldr	r1, [sp, #72]	; 0x48
    3a0e:	eb03 0c00 	add.w	ip, r3, r0
    3a12:	b129      	cbz	r1, 3a20 <_svfprintf_r+0x1018>
    3a14:	781b      	ldrb	r3, [r3, #0]
    3a16:	2b30      	cmp	r3, #48	; 0x30
    3a18:	f000 80d0 	beq.w	3bbc <_svfprintf_r+0x11b4>
    3a1c:	9b42      	ldr	r3, [sp, #264]	; 0x108
    3a1e:	449c      	add	ip, r3
    3a20:	4638      	mov	r0, r7
    3a22:	2200      	movs	r2, #0
    3a24:	2300      	movs	r3, #0
    3a26:	4631      	mov	r1, r6
    3a28:	f8cd c020 	str.w	ip, [sp, #32]
    3a2c:	f008 ffda 	bl	c9e4 <__aeabi_dcmpeq>
    3a30:	f8dd c020 	ldr.w	ip, [sp, #32]
    3a34:	2800      	cmp	r0, #0
    3a36:	f000 8173 	beq.w	3d20 <_svfprintf_r+0x1318>
    3a3a:	f8cd c100 	str.w	ip, [sp, #256]	; 0x100
    3a3e:	9814      	ldr	r0, [sp, #80]	; 0x50
    3a40:	9911      	ldr	r1, [sp, #68]	; 0x44
    3a42:	2867      	cmp	r0, #103	; 0x67
    3a44:	bf14      	ite	ne
    3a46:	2300      	movne	r3, #0
    3a48:	2301      	moveq	r3, #1
    3a4a:	2847      	cmp	r0, #71	; 0x47
    3a4c:	bf08      	it	eq
    3a4e:	f043 0301 	orreq.w	r3, r3, #1
    3a52:	ebc1 010c 	rsb	r1, r1, ip
    3a56:	9118      	str	r1, [sp, #96]	; 0x60
    3a58:	2b00      	cmp	r3, #0
    3a5a:	f000 814a 	beq.w	3cf2 <_svfprintf_r+0x12ea>
    3a5e:	9a42      	ldr	r2, [sp, #264]	; 0x108
    3a60:	f112 0f03 	cmn.w	r2, #3
    3a64:	920e      	str	r2, [sp, #56]	; 0x38
    3a66:	db02      	blt.n	3a6e <_svfprintf_r+0x1066>
    3a68:	4590      	cmp	r8, r2
    3a6a:	f280 814b 	bge.w	3d04 <_svfprintf_r+0x12fc>
    3a6e:	9b14      	ldr	r3, [sp, #80]	; 0x50
    3a70:	3b02      	subs	r3, #2
    3a72:	9314      	str	r3, [sp, #80]	; 0x50
    3a74:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    3a76:	9814      	ldr	r0, [sp, #80]	; 0x50
    3a78:	1e53      	subs	r3, r2, #1
    3a7a:	9342      	str	r3, [sp, #264]	; 0x108
    3a7c:	2b00      	cmp	r3, #0
    3a7e:	f88d 00f8 	strb.w	r0, [sp, #248]	; 0xf8
    3a82:	f2c0 81d1 	blt.w	3e28 <_svfprintf_r+0x1420>
    3a86:	222b      	movs	r2, #43	; 0x2b
    3a88:	f88d 20f9 	strb.w	r2, [sp, #249]	; 0xf9
    3a8c:	2b09      	cmp	r3, #9
    3a8e:	f300 8162 	bgt.w	3d56 <_svfprintf_r+0x134e>
    3a92:	a93f      	add	r1, sp, #252	; 0xfc
    3a94:	3330      	adds	r3, #48	; 0x30
    3a96:	f88d 30fb 	strb.w	r3, [sp, #251]	; 0xfb
    3a9a:	2330      	movs	r3, #48	; 0x30
    3a9c:	f88d 30fa 	strb.w	r3, [sp, #250]	; 0xfa
    3aa0:	ab3e      	add	r3, sp, #248	; 0xf8
    3aa2:	9a18      	ldr	r2, [sp, #96]	; 0x60
    3aa4:	1acb      	subs	r3, r1, r3
    3aa6:	9918      	ldr	r1, [sp, #96]	; 0x60
    3aa8:	931a      	str	r3, [sp, #104]	; 0x68
    3aaa:	1859      	adds	r1, r3, r1
    3aac:	2a01      	cmp	r2, #1
    3aae:	910e      	str	r1, [sp, #56]	; 0x38
    3ab0:	f340 81cc 	ble.w	3e4c <_svfprintf_r+0x1444>
    3ab4:	980e      	ldr	r0, [sp, #56]	; 0x38
    3ab6:	3001      	adds	r0, #1
    3ab8:	900e      	str	r0, [sp, #56]	; 0x38
    3aba:	ea20 71e0 	bic.w	r1, r0, r0, asr #31
    3abe:	910b      	str	r1, [sp, #44]	; 0x2c
    3ac0:	9b15      	ldr	r3, [sp, #84]	; 0x54
    3ac2:	2b00      	cmp	r3, #0
    3ac4:	f000 80fd 	beq.w	3cc2 <_svfprintf_r+0x12ba>
    3ac8:	232d      	movs	r3, #45	; 0x2d
    3aca:	2000      	movs	r0, #0
    3acc:	f88d 310f 	strb.w	r3, [sp, #271]	; 0x10f
    3ad0:	9015      	str	r0, [sp, #84]	; 0x54
    3ad2:	f7ff b950 	b.w	2d76 <_svfprintf_r+0x36e>
    3ad6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    3ad8:	425b      	negs	r3, r3
    3ada:	930c      	str	r3, [sp, #48]	; 0x30
    3adc:	f7ff bace 	b.w	307c <_svfprintf_r+0x674>
    3ae0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    3ae2:	2000      	movs	r0, #0
    3ae4:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    3ae8:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
    3aec:	9015      	str	r0, [sp, #84]	; 0x54
    3aee:	920b      	str	r2, [sp, #44]	; 0x2c
    3af0:	f7ff b940 	b.w	2d74 <_svfprintf_r+0x36c>
    3af4:	980a      	ldr	r0, [sp, #40]	; 0x28
    3af6:	1d01      	adds	r1, r0, #4
    3af8:	910a      	str	r1, [sp, #40]	; 0x28
    3afa:	6806      	ldr	r6, [r0, #0]
    3afc:	1e32      	subs	r2, r6, #0
    3afe:	bf18      	it	ne
    3b00:	2201      	movne	r2, #1
    3b02:	4636      	mov	r6, r6
    3b04:	f04f 0700 	mov.w	r7, #0
    3b08:	f7ff b8f6 	b.w	2cf8 <_svfprintf_r+0x2f0>
    3b0c:	f01a 0f40 	tst.w	sl, #64	; 0x40
    3b10:	bf17      	itett	ne
    3b12:	9a0a      	ldrne	r2, [sp, #40]	; 0x28
    3b14:	990a      	ldreq	r1, [sp, #40]	; 0x28
    3b16:	980d      	ldrne	r0, [sp, #52]	; 0x34
    3b18:	f102 0a04 	addne.w	sl, r2, #4
    3b1c:	bf11      	iteee	ne
    3b1e:	6813      	ldrne	r3, [r2, #0]
    3b20:	f101 0a04 	addeq.w	sl, r1, #4
    3b24:	680b      	ldreq	r3, [r1, #0]
    3b26:	9a0d      	ldreq	r2, [sp, #52]	; 0x34
    3b28:	bf14      	ite	ne
    3b2a:	8018      	strhne	r0, [r3, #0]
    3b2c:	601a      	streq	r2, [r3, #0]
    3b2e:	f7fe bf95 	b.w	2a5c <_svfprintf_r+0x54>
    3b32:	9809      	ldr	r0, [sp, #36]	; 0x24
    3b34:	4659      	mov	r1, fp
    3b36:	aa37      	add	r2, sp, #220	; 0xdc
    3b38:	f7fe fed8 	bl	28ec <__sprint_r>
    3b3c:	2800      	cmp	r0, #0
    3b3e:	f47f a8b1 	bne.w	2ca4 <_svfprintf_r+0x29c>
    3b42:	464b      	mov	r3, r9
    3b44:	e40b      	b.n	335e <_svfprintf_r+0x956>
    3b46:	9809      	ldr	r0, [sp, #36]	; 0x24
    3b48:	2140      	movs	r1, #64	; 0x40
    3b4a:	f004 fd81 	bl	8650 <_malloc_r>
    3b4e:	6030      	str	r0, [r6, #0]
    3b50:	6130      	str	r0, [r6, #16]
    3b52:	2800      	cmp	r0, #0
    3b54:	f000 818d 	beq.w	3e72 <_svfprintf_r+0x146a>
    3b58:	2340      	movs	r3, #64	; 0x40
    3b5a:	6173      	str	r3, [r6, #20]
    3b5c:	f7fe bf67 	b.w	2a2e <_svfprintf_r+0x26>
    3b60:	0000d540 	.word	0x0000d540
    3b64:	2003      	movs	r0, #3
    3b66:	f24d 5270 	movw	r2, #54640	; 0xd570
    3b6a:	f24d 516c 	movw	r1, #54636	; 0xd56c
    3b6e:	900b      	str	r0, [sp, #44]	; 0x2c
    3b70:	9814      	ldr	r0, [sp, #80]	; 0x50
    3b72:	f2c0 0100 	movt	r1, #0
    3b76:	f2c0 0200 	movt	r2, #0
    3b7a:	9315      	str	r3, [sp, #84]	; 0x54
    3b7c:	2847      	cmp	r0, #71	; 0x47
    3b7e:	bfd8      	it	le
    3b80:	460a      	movle	r2, r1
    3b82:	f02a 0a80 	bic.w	sl, sl, #128	; 0x80
    3b86:	2103      	movs	r1, #3
    3b88:	9211      	str	r2, [sp, #68]	; 0x44
    3b8a:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    3b8e:	910e      	str	r1, [sp, #56]	; 0x38
    3b90:	f7ff b8f0 	b.w	2d74 <_svfprintf_r+0x36c>
    3b94:	9809      	ldr	r0, [sp, #36]	; 0x24
    3b96:	4659      	mov	r1, fp
    3b98:	aa37      	add	r2, sp, #220	; 0xdc
    3b9a:	f7fe fea7 	bl	28ec <__sprint_r>
    3b9e:	2800      	cmp	r0, #0
    3ba0:	f47f a880 	bne.w	2ca4 <_svfprintf_r+0x29c>
    3ba4:	464b      	mov	r3, r9
    3ba6:	e682      	b.n	38ae <_svfprintf_r+0xea6>
    3ba8:	9809      	ldr	r0, [sp, #36]	; 0x24
    3baa:	4659      	mov	r1, fp
    3bac:	aa37      	add	r2, sp, #220	; 0xdc
    3bae:	f7fe fe9d 	bl	28ec <__sprint_r>
    3bb2:	2800      	cmp	r0, #0
    3bb4:	f47f a876 	bne.w	2ca4 <_svfprintf_r+0x29c>
    3bb8:	464b      	mov	r3, r9
    3bba:	e68e      	b.n	38da <_svfprintf_r+0xed2>
    3bbc:	4638      	mov	r0, r7
    3bbe:	2200      	movs	r2, #0
    3bc0:	2300      	movs	r3, #0
    3bc2:	4631      	mov	r1, r6
    3bc4:	f8cd c020 	str.w	ip, [sp, #32]
    3bc8:	f008 ff0c 	bl	c9e4 <__aeabi_dcmpeq>
    3bcc:	f8dd c020 	ldr.w	ip, [sp, #32]
    3bd0:	2800      	cmp	r0, #0
    3bd2:	f47f af23 	bne.w	3a1c <_svfprintf_r+0x1014>
    3bd6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    3bd8:	f1c2 0301 	rsb	r3, r2, #1
    3bdc:	9342      	str	r3, [sp, #264]	; 0x108
    3bde:	e71e      	b.n	3a1e <_svfprintf_r+0x1016>
    3be0:	9809      	ldr	r0, [sp, #36]	; 0x24
    3be2:	4659      	mov	r1, fp
    3be4:	aa37      	add	r2, sp, #220	; 0xdc
    3be6:	f7fe fe81 	bl	28ec <__sprint_r>
    3bea:	2800      	cmp	r0, #0
    3bec:	f47f a85a 	bne.w	2ca4 <_svfprintf_r+0x29c>
    3bf0:	464b      	mov	r3, r9
    3bf2:	9a18      	ldr	r2, [sp, #96]	; 0x60
    3bf4:	9811      	ldr	r0, [sp, #68]	; 0x44
    3bf6:	605a      	str	r2, [r3, #4]
    3bf8:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    3bfa:	9939      	ldr	r1, [sp, #228]	; 0xe4
    3bfc:	6018      	str	r0, [r3, #0]
    3bfe:	3201      	adds	r2, #1
    3c00:	9818      	ldr	r0, [sp, #96]	; 0x60
    3c02:	9238      	str	r2, [sp, #224]	; 0xe0
    3c04:	1809      	adds	r1, r1, r0
    3c06:	2a07      	cmp	r2, #7
    3c08:	9139      	str	r1, [sp, #228]	; 0xe4
    3c0a:	f73f a966 	bgt.w	2eda <_svfprintf_r+0x4d2>
    3c0e:	3308      	adds	r3, #8
    3c10:	f7ff b816 	b.w	2c40 <_svfprintf_r+0x238>
    3c14:	2100      	movs	r1, #0
    3c16:	9115      	str	r1, [sp, #84]	; 0x54
    3c18:	f7fe fe38 	bl	288c <strlen>
    3c1c:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    3c20:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
    3c24:	900e      	str	r0, [sp, #56]	; 0x38
    3c26:	920b      	str	r2, [sp, #44]	; 0x2c
    3c28:	f7ff b8a4 	b.w	2d74 <_svfprintf_r+0x36c>
    3c2c:	605c      	str	r4, [r3, #4]
    3c2e:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    3c30:	601f      	str	r7, [r3, #0]
    3c32:	1c51      	adds	r1, r2, #1
    3c34:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    3c36:	9138      	str	r1, [sp, #224]	; 0xe0
    3c38:	1912      	adds	r2, r2, r4
    3c3a:	2907      	cmp	r1, #7
    3c3c:	9239      	str	r2, [sp, #228]	; 0xe4
    3c3e:	dccf      	bgt.n	3be0 <_svfprintf_r+0x11d8>
    3c40:	3308      	adds	r3, #8
    3c42:	e7d6      	b.n	3bf2 <_svfprintf_r+0x11ea>
    3c44:	9916      	ldr	r1, [sp, #88]	; 0x58
    3c46:	9811      	ldr	r0, [sp, #68]	; 0x44
    3c48:	1a08      	subs	r0, r1, r0
    3c4a:	900e      	str	r0, [sp, #56]	; 0x38
    3c4c:	f7ff b889 	b.w	2d62 <_svfprintf_r+0x35a>
    3c50:	f1b8 0f06 	cmp.w	r8, #6
    3c54:	bf34      	ite	cc
    3c56:	4641      	movcc	r1, r8
    3c58:	2106      	movcs	r1, #6
    3c5a:	f24d 5288 	movw	r2, #54664	; 0xd588
    3c5e:	f2c0 0200 	movt	r2, #0
    3c62:	ea21 73e1 	bic.w	r3, r1, r1, asr #31
    3c66:	910e      	str	r1, [sp, #56]	; 0x38
    3c68:	9211      	str	r2, [sp, #68]	; 0x44
    3c6a:	930b      	str	r3, [sp, #44]	; 0x2c
    3c6c:	f7ff b963 	b.w	2f36 <_svfprintf_r+0x52e>
    3c70:	9809      	ldr	r0, [sp, #36]	; 0x24
    3c72:	4659      	mov	r1, fp
    3c74:	aa37      	add	r2, sp, #220	; 0xdc
    3c76:	f7fe fe39 	bl	28ec <__sprint_r>
    3c7a:	2800      	cmp	r0, #0
    3c7c:	f47f a812 	bne.w	2ca4 <_svfprintf_r+0x29c>
    3c80:	464b      	mov	r3, r9
    3c82:	e43b      	b.n	34fc <_svfprintf_r+0xaf4>
    3c84:	9809      	ldr	r0, [sp, #36]	; 0x24
    3c86:	4659      	mov	r1, fp
    3c88:	aa37      	add	r2, sp, #220	; 0xdc
    3c8a:	f7fe fe2f 	bl	28ec <__sprint_r>
    3c8e:	2800      	cmp	r0, #0
    3c90:	f47f a808 	bne.w	2ca4 <_svfprintf_r+0x29c>
    3c94:	464b      	mov	r3, r9
    3c96:	e5af      	b.n	37f8 <_svfprintf_r+0xdf0>
    3c98:	9809      	ldr	r0, [sp, #36]	; 0x24
    3c9a:	4659      	mov	r1, fp
    3c9c:	aa37      	add	r2, sp, #220	; 0xdc
    3c9e:	f7fe fe25 	bl	28ec <__sprint_r>
    3ca2:	2800      	cmp	r0, #0
    3ca4:	f47e affe 	bne.w	2ca4 <_svfprintf_r+0x29c>
    3ca8:	464c      	mov	r4, r9
    3caa:	e594      	b.n	37d6 <_svfprintf_r+0xdce>
    3cac:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
    3cb0:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
    3cb4:	9015      	str	r0, [sp, #84]	; 0x54
    3cb6:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
    3cba:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    3cbe:	f7ff b859 	b.w	2d74 <_svfprintf_r+0x36c>
    3cc2:	980e      	ldr	r0, [sp, #56]	; 0x38
    3cc4:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    3cc8:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
    3ccc:	900b      	str	r0, [sp, #44]	; 0x2c
    3cce:	f7ff b851 	b.w	2d74 <_svfprintf_r+0x36c>
    3cd2:	9a14      	ldr	r2, [sp, #80]	; 0x50
    3cd4:	2a65      	cmp	r2, #101	; 0x65
    3cd6:	bf14      	ite	ne
    3cd8:	2300      	movne	r3, #0
    3cda:	2301      	moveq	r3, #1
    3cdc:	2a45      	cmp	r2, #69	; 0x45
    3cde:	bf08      	it	eq
    3ce0:	f043 0301 	orreq.w	r3, r3, #1
    3ce4:	2b00      	cmp	r3, #0
    3ce6:	d032      	beq.n	3d4e <_svfprintf_r+0x1346>
    3ce8:	f108 0301 	add.w	r3, r8, #1
    3cec:	930b      	str	r3, [sp, #44]	; 0x2c
    3cee:	2302      	movs	r3, #2
    3cf0:	e668      	b.n	39c4 <_svfprintf_r+0xfbc>
    3cf2:	9814      	ldr	r0, [sp, #80]	; 0x50
    3cf4:	2865      	cmp	r0, #101	; 0x65
    3cf6:	dd62      	ble.n	3dbe <_svfprintf_r+0x13b6>
    3cf8:	9a14      	ldr	r2, [sp, #80]	; 0x50
    3cfa:	2a66      	cmp	r2, #102	; 0x66
    3cfc:	bf1c      	itt	ne
    3cfe:	9b42      	ldrne	r3, [sp, #264]	; 0x108
    3d00:	930e      	strne	r3, [sp, #56]	; 0x38
    3d02:	d06f      	beq.n	3de4 <_svfprintf_r+0x13dc>
    3d04:	9a18      	ldr	r2, [sp, #96]	; 0x60
    3d06:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    3d08:	429a      	cmp	r2, r3
    3d0a:	dc5b      	bgt.n	3dc4 <_svfprintf_r+0x13bc>
    3d0c:	f01a 0f01 	tst.w	sl, #1
    3d10:	f040 8081 	bne.w	3e16 <_svfprintf_r+0x140e>
    3d14:	ea23 70e3 	bic.w	r0, r3, r3, asr #31
    3d18:	2167      	movs	r1, #103	; 0x67
    3d1a:	900b      	str	r0, [sp, #44]	; 0x2c
    3d1c:	9114      	str	r1, [sp, #80]	; 0x50
    3d1e:	e6cf      	b.n	3ac0 <_svfprintf_r+0x10b8>
    3d20:	9b40      	ldr	r3, [sp, #256]	; 0x100
    3d22:	459c      	cmp	ip, r3
    3d24:	bf98      	it	ls
    3d26:	469c      	movls	ip, r3
    3d28:	f67f ae89 	bls.w	3a3e <_svfprintf_r+0x1036>
    3d2c:	2230      	movs	r2, #48	; 0x30
    3d2e:	f803 2b01 	strb.w	r2, [r3], #1
    3d32:	459c      	cmp	ip, r3
    3d34:	9340      	str	r3, [sp, #256]	; 0x100
    3d36:	d8fa      	bhi.n	3d2e <_svfprintf_r+0x1326>
    3d38:	e681      	b.n	3a3e <_svfprintf_r+0x1036>
    3d3a:	9809      	ldr	r0, [sp, #36]	; 0x24
    3d3c:	4659      	mov	r1, fp
    3d3e:	aa37      	add	r2, sp, #220	; 0xdc
    3d40:	f7fe fdd4 	bl	28ec <__sprint_r>
    3d44:	2800      	cmp	r0, #0
    3d46:	f47e afad 	bne.w	2ca4 <_svfprintf_r+0x29c>
    3d4a:	464b      	mov	r3, r9
    3d4c:	e577      	b.n	383e <_svfprintf_r+0xe36>
    3d4e:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
    3d52:	3302      	adds	r3, #2
    3d54:	e636      	b.n	39c4 <_svfprintf_r+0xfbc>
    3d56:	f246 6c67 	movw	ip, #26215	; 0x6667
    3d5a:	f10d 00f7 	add.w	r0, sp, #247	; 0xf7
    3d5e:	f2c6 6c66 	movt	ip, #26214	; 0x6666
    3d62:	fb8c 2103 	smull	r2, r1, ip, r3
    3d66:	17da      	asrs	r2, r3, #31
    3d68:	ebc2 02a1 	rsb	r2, r2, r1, asr #2
    3d6c:	eb02 0182 	add.w	r1, r2, r2, lsl #2
    3d70:	eba3 0141 	sub.w	r1, r3, r1, lsl #1
    3d74:	4613      	mov	r3, r2
    3d76:	3130      	adds	r1, #48	; 0x30
    3d78:	2a09      	cmp	r2, #9
    3d7a:	f800 1d01 	strb.w	r1, [r0, #-1]!
    3d7e:	dcf0      	bgt.n	3d62 <_svfprintf_r+0x135a>
    3d80:	3330      	adds	r3, #48	; 0x30
    3d82:	1e42      	subs	r2, r0, #1
    3d84:	b2d9      	uxtb	r1, r3
    3d86:	f800 1c01 	strb.w	r1, [r0, #-1]
    3d8a:	9b07      	ldr	r3, [sp, #28]
    3d8c:	4293      	cmp	r3, r2
    3d8e:	bf98      	it	ls
    3d90:	f10d 01fa 	addls.w	r1, sp, #250	; 0xfa
    3d94:	f67f ae84 	bls.w	3aa0 <_svfprintf_r+0x1098>
    3d98:	4602      	mov	r2, r0
    3d9a:	f10d 03fb 	add.w	r3, sp, #251	; 0xfb
    3d9e:	e001      	b.n	3da4 <_svfprintf_r+0x139c>
    3da0:	f812 1b01 	ldrb.w	r1, [r2], #1
    3da4:	f803 1c01 	strb.w	r1, [r3, #-1]
    3da8:	4619      	mov	r1, r3
    3daa:	9807      	ldr	r0, [sp, #28]
    3dac:	3301      	adds	r3, #1
    3dae:	4290      	cmp	r0, r2
    3db0:	d8f6      	bhi.n	3da0 <_svfprintf_r+0x1398>
    3db2:	e675      	b.n	3aa0 <_svfprintf_r+0x1098>
    3db4:	202d      	movs	r0, #45	; 0x2d
    3db6:	f106 4600 	add.w	r6, r6, #2147483648	; 0x80000000
    3dba:	9015      	str	r0, [sp, #84]	; 0x54
    3dbc:	e5f2      	b.n	39a4 <_svfprintf_r+0xf9c>
    3dbe:	9942      	ldr	r1, [sp, #264]	; 0x108
    3dc0:	910e      	str	r1, [sp, #56]	; 0x38
    3dc2:	e657      	b.n	3a74 <_svfprintf_r+0x106c>
    3dc4:	990e      	ldr	r1, [sp, #56]	; 0x38
    3dc6:	9818      	ldr	r0, [sp, #96]	; 0x60
    3dc8:	2900      	cmp	r1, #0
    3dca:	bfda      	itte	le
    3dcc:	9a0e      	ldrle	r2, [sp, #56]	; 0x38
    3dce:	f1c2 0302 	rsble	r3, r2, #2
    3dd2:	2301      	movgt	r3, #1
    3dd4:	181b      	adds	r3, r3, r0
    3dd6:	2167      	movs	r1, #103	; 0x67
    3dd8:	ea23 72e3 	bic.w	r2, r3, r3, asr #31
    3ddc:	930e      	str	r3, [sp, #56]	; 0x38
    3dde:	9114      	str	r1, [sp, #80]	; 0x50
    3de0:	920b      	str	r2, [sp, #44]	; 0x2c
    3de2:	e66d      	b.n	3ac0 <_svfprintf_r+0x10b8>
    3de4:	9842      	ldr	r0, [sp, #264]	; 0x108
    3de6:	2800      	cmp	r0, #0
    3de8:	900e      	str	r0, [sp, #56]	; 0x38
    3dea:	dd38      	ble.n	3e5e <_svfprintf_r+0x1456>
    3dec:	f1b8 0f00 	cmp.w	r8, #0
    3df0:	d107      	bne.n	3e02 <_svfprintf_r+0x13fa>
    3df2:	f01a 0f01 	tst.w	sl, #1
    3df6:	bf04      	itt	eq
    3df8:	ea20 71e0 	biceq.w	r1, r0, r0, asr #31
    3dfc:	910b      	streq	r1, [sp, #44]	; 0x2c
    3dfe:	f43f ae5f 	beq.w	3ac0 <_svfprintf_r+0x10b8>
    3e02:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    3e04:	2066      	movs	r0, #102	; 0x66
    3e06:	9014      	str	r0, [sp, #80]	; 0x50
    3e08:	1c53      	adds	r3, r2, #1
    3e0a:	4443      	add	r3, r8
    3e0c:	930e      	str	r3, [sp, #56]	; 0x38
    3e0e:	ea23 71e3 	bic.w	r1, r3, r3, asr #31
    3e12:	910b      	str	r1, [sp, #44]	; 0x2c
    3e14:	e654      	b.n	3ac0 <_svfprintf_r+0x10b8>
    3e16:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    3e18:	2367      	movs	r3, #103	; 0x67
    3e1a:	9314      	str	r3, [sp, #80]	; 0x50
    3e1c:	3201      	adds	r2, #1
    3e1e:	920e      	str	r2, [sp, #56]	; 0x38
    3e20:	ea22 70e2 	bic.w	r0, r2, r2, asr #31
    3e24:	900b      	str	r0, [sp, #44]	; 0x2c
    3e26:	e64b      	b.n	3ac0 <_svfprintf_r+0x10b8>
    3e28:	222d      	movs	r2, #45	; 0x2d
    3e2a:	425b      	negs	r3, r3
    3e2c:	f88d 20f9 	strb.w	r2, [sp, #249]	; 0xf9
    3e30:	e62c      	b.n	3a8c <_svfprintf_r+0x1084>
    3e32:	990a      	ldr	r1, [sp, #40]	; 0x28
    3e34:	781a      	ldrb	r2, [r3, #0]
    3e36:	f8d1 8000 	ldr.w	r8, [r1]
    3e3a:	3104      	adds	r1, #4
    3e3c:	910a      	str	r1, [sp, #40]	; 0x28
    3e3e:	f1b8 0f00 	cmp.w	r8, #0
    3e42:	bfb8      	it	lt
    3e44:	f04f 38ff 	movlt.w	r8, #4294967295
    3e48:	f7fe be47 	b.w	2ada <_svfprintf_r+0xd2>
    3e4c:	f01a 0f01 	tst.w	sl, #1
    3e50:	bf04      	itt	eq
    3e52:	ea21 73e1 	biceq.w	r3, r1, r1, asr #31
    3e56:	930b      	streq	r3, [sp, #44]	; 0x2c
    3e58:	f43f ae32 	beq.w	3ac0 <_svfprintf_r+0x10b8>
    3e5c:	e62a      	b.n	3ab4 <_svfprintf_r+0x10ac>
    3e5e:	f1b8 0f00 	cmp.w	r8, #0
    3e62:	d10e      	bne.n	3e82 <_svfprintf_r+0x147a>
    3e64:	f01a 0f01 	tst.w	sl, #1
    3e68:	d10b      	bne.n	3e82 <_svfprintf_r+0x147a>
    3e6a:	2201      	movs	r2, #1
    3e6c:	920b      	str	r2, [sp, #44]	; 0x2c
    3e6e:	920e      	str	r2, [sp, #56]	; 0x38
    3e70:	e626      	b.n	3ac0 <_svfprintf_r+0x10b8>
    3e72:	9809      	ldr	r0, [sp, #36]	; 0x24
    3e74:	230c      	movs	r3, #12
    3e76:	f04f 31ff 	mov.w	r1, #4294967295
    3e7a:	910d      	str	r1, [sp, #52]	; 0x34
    3e7c:	6003      	str	r3, [r0, #0]
    3e7e:	f7fe bf1a 	b.w	2cb6 <_svfprintf_r+0x2ae>
    3e82:	f108 0302 	add.w	r3, r8, #2
    3e86:	2066      	movs	r0, #102	; 0x66
    3e88:	ea23 71e3 	bic.w	r1, r3, r3, asr #31
    3e8c:	930e      	str	r3, [sp, #56]	; 0x38
    3e8e:	9014      	str	r0, [sp, #80]	; 0x50
    3e90:	910b      	str	r1, [sp, #44]	; 0x2c
    3e92:	e615      	b.n	3ac0 <_svfprintf_r+0x10b8>

00003e94 <__ssrefill_r>:
    3e94:	b510      	push	{r4, lr}
    3e96:	460c      	mov	r4, r1
    3e98:	6b49      	ldr	r1, [r1, #52]	; 0x34
    3e9a:	b169      	cbz	r1, 3eb8 <__ssrefill_r+0x24>
    3e9c:	f104 0344 	add.w	r3, r4, #68	; 0x44
    3ea0:	4299      	cmp	r1, r3
    3ea2:	d001      	beq.n	3ea8 <__ssrefill_r+0x14>
    3ea4:	f004 f844 	bl	7f30 <_free_r>
    3ea8:	6c23      	ldr	r3, [r4, #64]	; 0x40
    3eaa:	2000      	movs	r0, #0
    3eac:	6360      	str	r0, [r4, #52]	; 0x34
    3eae:	6063      	str	r3, [r4, #4]
    3eb0:	b113      	cbz	r3, 3eb8 <__ssrefill_r+0x24>
    3eb2:	6be3      	ldr	r3, [r4, #60]	; 0x3c
    3eb4:	6023      	str	r3, [r4, #0]
    3eb6:	bd10      	pop	{r4, pc}
    3eb8:	6922      	ldr	r2, [r4, #16]
    3eba:	2100      	movs	r1, #0
    3ebc:	89a3      	ldrh	r3, [r4, #12]
    3ebe:	f04f 30ff 	mov.w	r0, #4294967295
    3ec2:	6061      	str	r1, [r4, #4]
    3ec4:	f043 0320 	orr.w	r3, r3, #32
    3ec8:	6022      	str	r2, [r4, #0]
    3eca:	81a3      	strh	r3, [r4, #12]
    3ecc:	bd10      	pop	{r4, pc}
    3ece:	bf00      	nop

00003ed0 <_sungetc_r>:
    3ed0:	f1b1 3fff 	cmp.w	r1, #4294967295
    3ed4:	b530      	push	{r4, r5, lr}
    3ed6:	b083      	sub	sp, #12
    3ed8:	d014      	beq.n	3f04 <_sungetc_r+0x34>
    3eda:	f8b2 c00c 	ldrh.w	ip, [r2, #12]
    3ede:	b2cc      	uxtb	r4, r1
    3ee0:	6b53      	ldr	r3, [r2, #52]	; 0x34
    3ee2:	f02c 0120 	bic.w	r1, ip, #32
    3ee6:	8191      	strh	r1, [r2, #12]
    3ee8:	b17b      	cbz	r3, 3f0a <_sungetc_r+0x3a>
    3eea:	6851      	ldr	r1, [r2, #4]
    3eec:	6b93      	ldr	r3, [r2, #56]	; 0x38
    3eee:	4299      	cmp	r1, r3
    3ef0:	da2c      	bge.n	3f4c <_sungetc_r+0x7c>
    3ef2:	6813      	ldr	r3, [r2, #0]
    3ef4:	4621      	mov	r1, r4
    3ef6:	1e58      	subs	r0, r3, #1
    3ef8:	6010      	str	r0, [r2, #0]
    3efa:	f803 4c01 	strb.w	r4, [r3, #-1]
    3efe:	6853      	ldr	r3, [r2, #4]
    3f00:	3301      	adds	r3, #1
    3f02:	6053      	str	r3, [r2, #4]
    3f04:	4608      	mov	r0, r1
    3f06:	b003      	add	sp, #12
    3f08:	bd30      	pop	{r4, r5, pc}
    3f0a:	6913      	ldr	r3, [r2, #16]
    3f0c:	b1e3      	cbz	r3, 3f48 <_sungetc_r+0x78>
    3f0e:	6810      	ldr	r0, [r2, #0]
    3f10:	4283      	cmp	r3, r0
    3f12:	d204      	bcs.n	3f1e <_sungetc_r+0x4e>
    3f14:	f810 1c01 	ldrb.w	r1, [r0, #-1]
    3f18:	1e43      	subs	r3, r0, #1
    3f1a:	42a1      	cmp	r1, r4
    3f1c:	d00f      	beq.n	3f3e <_sungetc_r+0x6e>
    3f1e:	6855      	ldr	r5, [r2, #4]
    3f20:	4613      	mov	r3, r2
    3f22:	63d0      	str	r0, [r2, #60]	; 0x3c
    3f24:	4621      	mov	r1, r4
    3f26:	f102 0044 	add.w	r0, r2, #68	; 0x44
    3f2a:	f803 4f46 	strb.w	r4, [r3, #70]!
    3f2e:	6350      	str	r0, [r2, #52]	; 0x34
    3f30:	2003      	movs	r0, #3
    3f32:	6415      	str	r5, [r2, #64]	; 0x40
    3f34:	6390      	str	r0, [r2, #56]	; 0x38
    3f36:	2001      	movs	r0, #1
    3f38:	6013      	str	r3, [r2, #0]
    3f3a:	6050      	str	r0, [r2, #4]
    3f3c:	e7e2      	b.n	3f04 <_sungetc_r+0x34>
    3f3e:	6850      	ldr	r0, [r2, #4]
    3f40:	6013      	str	r3, [r2, #0]
    3f42:	1c43      	adds	r3, r0, #1
    3f44:	6053      	str	r3, [r2, #4]
    3f46:	e7dd      	b.n	3f04 <_sungetc_r+0x34>
    3f48:	6810      	ldr	r0, [r2, #0]
    3f4a:	e7e8      	b.n	3f1e <_sungetc_r+0x4e>
    3f4c:	4611      	mov	r1, r2
    3f4e:	9201      	str	r2, [sp, #4]
    3f50:	f001 f81c 	bl	4f8c <__submore>
    3f54:	9a01      	ldr	r2, [sp, #4]
    3f56:	2800      	cmp	r0, #0
    3f58:	d0cb      	beq.n	3ef2 <_sungetc_r+0x22>
    3f5a:	f04f 31ff 	mov.w	r1, #4294967295
    3f5e:	e7d1      	b.n	3f04 <_sungetc_r+0x34>

00003f60 <__ssvfscanf_r>:
    3f60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    3f64:	f5ad 7d2f 	sub.w	sp, sp, #700	; 0x2bc
    3f68:	460c      	mov	r4, r1
    3f6a:	4617      	mov	r7, r2
    3f6c:	4680      	mov	r8, r0
    3f6e:	9309      	str	r3, [sp, #36]	; 0x24
    3f70:	f003 fea6 	bl	7cc0 <__sfp_lock_acquire>
    3f74:	89a3      	ldrh	r3, [r4, #12]
    3f76:	f240 1128 	movw	r1, #296	; 0x128
    3f7a:	f413 5f00 	tst.w	r3, #8192	; 0x2000
    3f7e:	f2c2 0100 	movt	r1, #8192	; 0x2000
    3f82:	bf02      	ittt	eq
    3f84:	f443 5300 	orreq.w	r3, r3, #8192	; 0x2000
    3f88:	81a3      	strheq	r3, [r4, #12]
    3f8a:	6e62      	ldreq	r2, [r4, #100]	; 0x64
    3f8c:	910d      	str	r1, [sp, #52]	; 0x34
    3f8e:	bf04      	itt	eq
    3f90:	f422 5300 	biceq.w	r3, r2, #8192	; 0x2000
    3f94:	6663      	streq	r3, [r4, #100]	; 0x64
    3f96:	2000      	movs	r0, #0
    3f98:	aa67      	add	r2, sp, #412	; 0x19c
    3f9a:	4605      	mov	r5, r0
    3f9c:	3203      	adds	r2, #3
    3f9e:	900a      	str	r0, [sp, #40]	; 0x28
    3fa0:	900c      	str	r0, [sp, #48]	; 0x30
    3fa2:	900b      	str	r0, [sp, #44]	; 0x2c
    3fa4:	9203      	str	r2, [sp, #12]
    3fa6:	783a      	ldrb	r2, [r7, #0]
    3fa8:	92ad      	str	r2, [sp, #692]	; 0x2b4
    3faa:	b33a      	cbz	r2, 3ffc <__ssvfscanf_r+0x9c>
    3fac:	f240 1624 	movw	r6, #292	; 0x124
    3fb0:	3701      	adds	r7, #1
    3fb2:	f2c2 0600 	movt	r6, #8192	; 0x2000
    3fb6:	6833      	ldr	r3, [r6, #0]
    3fb8:	1899      	adds	r1, r3, r2
    3fba:	f891 9001 	ldrb.w	r9, [r1, #1]
    3fbe:	f019 0908 	ands.w	r9, r9, #8
    3fc2:	d023      	beq.n	400c <__ssvfscanf_r+0xac>
    3fc4:	6863      	ldr	r3, [r4, #4]
    3fc6:	e00d      	b.n	3fe4 <__ssvfscanf_r+0x84>
    3fc8:	6823      	ldr	r3, [r4, #0]
    3fca:	6831      	ldr	r1, [r6, #0]
    3fcc:	1c5a      	adds	r2, r3, #1
    3fce:	781b      	ldrb	r3, [r3, #0]
    3fd0:	185b      	adds	r3, r3, r1
    3fd2:	785b      	ldrb	r3, [r3, #1]
    3fd4:	f013 0f08 	tst.w	r3, #8
    3fd8:	d0e5      	beq.n	3fa6 <__ssvfscanf_r+0x46>
    3fda:	6863      	ldr	r3, [r4, #4]
    3fdc:	3501      	adds	r5, #1
    3fde:	6022      	str	r2, [r4, #0]
    3fe0:	3b01      	subs	r3, #1
    3fe2:	6063      	str	r3, [r4, #4]
    3fe4:	2b00      	cmp	r3, #0
    3fe6:	dcef      	bgt.n	3fc8 <__ssvfscanf_r+0x68>
    3fe8:	4640      	mov	r0, r8
    3fea:	4621      	mov	r1, r4
    3fec:	f7ff ff52 	bl	3e94 <__ssrefill_r>
    3ff0:	2800      	cmp	r0, #0
    3ff2:	d0e9      	beq.n	3fc8 <__ssvfscanf_r+0x68>
    3ff4:	783a      	ldrb	r2, [r7, #0]
    3ff6:	92ad      	str	r2, [sp, #692]	; 0x2b4
    3ff8:	2a00      	cmp	r2, #0
    3ffa:	d1d7      	bne.n	3fac <__ssvfscanf_r+0x4c>
    3ffc:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    3ffe:	f003 fe61 	bl	7cc4 <__sfp_lock_release>
    4002:	4628      	mov	r0, r5
    4004:	f50d 7d2f 	add.w	sp, sp, #700	; 0x2bc
    4008:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    400c:	2a25      	cmp	r2, #37	; 0x25
    400e:	d010      	beq.n	4032 <__ssvfscanf_r+0xd2>
    4010:	6863      	ldr	r3, [r4, #4]
    4012:	2b00      	cmp	r3, #0
    4014:	f340 810a 	ble.w	422c <__ssvfscanf_r+0x2cc>
    4018:	6823      	ldr	r3, [r4, #0]
    401a:	f817 2c01 	ldrb.w	r2, [r7, #-1]
    401e:	7819      	ldrb	r1, [r3, #0]
    4020:	4291      	cmp	r1, r2
    4022:	d1eb      	bne.n	3ffc <__ssvfscanf_r+0x9c>
    4024:	6862      	ldr	r2, [r4, #4]
    4026:	3301      	adds	r3, #1
    4028:	3501      	adds	r5, #1
    402a:	6023      	str	r3, [r4, #0]
    402c:	1e53      	subs	r3, r2, #1
    402e:	6063      	str	r3, [r4, #4]
    4030:	e7b9      	b.n	3fa6 <__ssvfscanf_r+0x46>
    4032:	783a      	ldrb	r2, [r7, #0]
    4034:	46cb      	mov	fp, r9
    4036:	210a      	movs	r1, #10
    4038:	3701      	adds	r7, #1
    403a:	2a78      	cmp	r2, #120	; 0x78
    403c:	f200 83c4 	bhi.w	47c8 <__ssvfscanf_r+0x868>
    4040:	f20f 0c04 	addw	ip, pc, #4
    4044:	f85c f022 	ldr.w	pc, [ip, r2, lsl #2]
    4048:	000047ed 	.word	0x000047ed
    404c:	000047c9 	.word	0x000047c9
    4050:	000047c9 	.word	0x000047c9
    4054:	000047c9 	.word	0x000047c9
    4058:	000047c9 	.word	0x000047c9
    405c:	000047c9 	.word	0x000047c9
    4060:	000047c9 	.word	0x000047c9
    4064:	000047c9 	.word	0x000047c9
    4068:	000047c9 	.word	0x000047c9
    406c:	000047c9 	.word	0x000047c9
    4070:	000047c9 	.word	0x000047c9
    4074:	000047c9 	.word	0x000047c9
    4078:	000047c9 	.word	0x000047c9
    407c:	000047c9 	.word	0x000047c9
    4080:	000047c9 	.word	0x000047c9
    4084:	000047c9 	.word	0x000047c9
    4088:	000047c9 	.word	0x000047c9
    408c:	000047c9 	.word	0x000047c9
    4090:	000047c9 	.word	0x000047c9
    4094:	000047c9 	.word	0x000047c9
    4098:	000047c9 	.word	0x000047c9
    409c:	000047c9 	.word	0x000047c9
    40a0:	000047c9 	.word	0x000047c9
    40a4:	000047c9 	.word	0x000047c9
    40a8:	000047c9 	.word	0x000047c9
    40ac:	000047c9 	.word	0x000047c9
    40b0:	000047c9 	.word	0x000047c9
    40b4:	000047c9 	.word	0x000047c9
    40b8:	000047c9 	.word	0x000047c9
    40bc:	000047c9 	.word	0x000047c9
    40c0:	000047c9 	.word	0x000047c9
    40c4:	000047c9 	.word	0x000047c9
    40c8:	000047c9 	.word	0x000047c9
    40cc:	000047c9 	.word	0x000047c9
    40d0:	000047c9 	.word	0x000047c9
    40d4:	000047c9 	.word	0x000047c9
    40d8:	000047c9 	.word	0x000047c9
    40dc:	00004011 	.word	0x00004011
    40e0:	000047c9 	.word	0x000047c9
    40e4:	000047c9 	.word	0x000047c9
    40e8:	000047c9 	.word	0x000047c9
    40ec:	000047c9 	.word	0x000047c9
    40f0:	000047f7 	.word	0x000047f7
    40f4:	000047c9 	.word	0x000047c9
    40f8:	000047c9 	.word	0x000047c9
    40fc:	000047c9 	.word	0x000047c9
    4100:	000047c9 	.word	0x000047c9
    4104:	000047c9 	.word	0x000047c9
    4108:	000047ff 	.word	0x000047ff
    410c:	000047ff 	.word	0x000047ff
    4110:	000047ff 	.word	0x000047ff
    4114:	000047ff 	.word	0x000047ff
    4118:	000047ff 	.word	0x000047ff
    411c:	000047ff 	.word	0x000047ff
    4120:	000047ff 	.word	0x000047ff
    4124:	000047ff 	.word	0x000047ff
    4128:	000047ff 	.word	0x000047ff
    412c:	000047ff 	.word	0x000047ff
    4130:	000047c9 	.word	0x000047c9
    4134:	000047c9 	.word	0x000047c9
    4138:	000047c9 	.word	0x000047c9
    413c:	000047c9 	.word	0x000047c9
    4140:	000047c9 	.word	0x000047c9
    4144:	000047c9 	.word	0x000047c9
    4148:	000047c9 	.word	0x000047c9
    414c:	000047c9 	.word	0x000047c9
    4150:	000047c9 	.word	0x000047c9
    4154:	000047c9 	.word	0x000047c9
    4158:	00004253 	.word	0x00004253
    415c:	0000480d 	.word	0x0000480d
    4160:	000047c9 	.word	0x000047c9
    4164:	0000480d 	.word	0x0000480d
    4168:	000047c9 	.word	0x000047c9
    416c:	000047c9 	.word	0x000047c9
    4170:	000047c9 	.word	0x000047c9
    4174:	000047c9 	.word	0x000047c9
    4178:	00004815 	.word	0x00004815
    417c:	000047c9 	.word	0x000047c9
    4180:	000047c9 	.word	0x000047c9
    4184:	0000481d 	.word	0x0000481d
    4188:	000047c9 	.word	0x000047c9
    418c:	000047c9 	.word	0x000047c9
    4190:	000047c9 	.word	0x000047c9
    4194:	000047c9 	.word	0x000047c9
    4198:	000047c9 	.word	0x000047c9
    419c:	000047c9 	.word	0x000047c9
    41a0:	000047c9 	.word	0x000047c9
    41a4:	000047c9 	.word	0x000047c9
    41a8:	00004837 	.word	0x00004837
    41ac:	000047c9 	.word	0x000047c9
    41b0:	000047c9 	.word	0x000047c9
    41b4:	00004855 	.word	0x00004855
    41b8:	000047c9 	.word	0x000047c9
    41bc:	000047c9 	.word	0x000047c9
    41c0:	000047c9 	.word	0x000047c9
    41c4:	000047c9 	.word	0x000047c9
    41c8:	000047c9 	.word	0x000047c9
    41cc:	000047c9 	.word	0x000047c9
    41d0:	000047c9 	.word	0x000047c9
    41d4:	0000486b 	.word	0x0000486b
    41d8:	00004257 	.word	0x00004257
    41dc:	0000480d 	.word	0x0000480d
    41e0:	0000480d 	.word	0x0000480d
    41e4:	0000480d 	.word	0x0000480d
    41e8:	0000472d 	.word	0x0000472d
    41ec:	00004735 	.word	0x00004735
    41f0:	000047c9 	.word	0x000047c9
    41f4:	000047c9 	.word	0x000047c9
    41f8:	0000474b 	.word	0x0000474b
    41fc:	000047c9 	.word	0x000047c9
    4200:	0000475f 	.word	0x0000475f
    4204:	0000477b 	.word	0x0000477b
    4208:	00004791 	.word	0x00004791
    420c:	000047c9 	.word	0x000047c9
    4210:	000047c9 	.word	0x000047c9
    4214:	000047ab 	.word	0x000047ab
    4218:	000047c9 	.word	0x000047c9
    421c:	000047b3 	.word	0x000047b3
    4220:	000047c9 	.word	0x000047c9
    4224:	000047c9 	.word	0x000047c9
    4228:	00004837 	.word	0x00004837
    422c:	4640      	mov	r0, r8
    422e:	4621      	mov	r1, r4
    4230:	f7ff fe30 	bl	3e94 <__ssrefill_r>
    4234:	2800      	cmp	r0, #0
    4236:	f43f aeef 	beq.w	4018 <__ssvfscanf_r+0xb8>
    423a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    423c:	f003 fd42 	bl	7cc4 <__sfp_lock_release>
    4240:	b125      	cbz	r5, 424c <__ssvfscanf_r+0x2ec>
    4242:	89a3      	ldrh	r3, [r4, #12]
    4244:	f013 0f40 	tst.w	r3, #64	; 0x40
    4248:	f43f aedb 	beq.w	4002 <__ssvfscanf_r+0xa2>
    424c:	f04f 35ff 	mov.w	r5, #4294967295
    4250:	e6d7      	b.n	4002 <__ssvfscanf_r+0xa2>
    4252:	f049 0901 	orr.w	r9, r9, #1
    4256:	46da      	mov	sl, fp
    4258:	f64a 6231 	movw	r2, #44593	; 0xae31
    425c:	f2c0 0200 	movt	r2, #0
    4260:	230a      	movs	r3, #10
    4262:	f04f 0c03 	mov.w	ip, #3
    4266:	920b      	str	r2, [sp, #44]	; 0x2c
    4268:	930a      	str	r3, [sp, #40]	; 0x28
    426a:	f8cd c020 	str.w	ip, [sp, #32]
    426e:	6863      	ldr	r3, [r4, #4]
    4270:	2b00      	cmp	r3, #0
    4272:	f340 824a 	ble.w	470a <__ssvfscanf_r+0x7aa>
    4276:	f019 0f40 	tst.w	r9, #64	; 0x40
    427a:	bf08      	it	eq
    427c:	6823      	ldreq	r3, [r4, #0]
    427e:	d012      	beq.n	42a6 <__ssvfscanf_r+0x346>
    4280:	9a08      	ldr	r2, [sp, #32]
    4282:	1e53      	subs	r3, r2, #1
    4284:	2b03      	cmp	r3, #3
    4286:	f200 80d7 	bhi.w	4438 <__ssvfscanf_r+0x4d8>
    428a:	e8df f013 	tbh	[pc, r3, lsl #1]
    428e:	01aa      	.short	0x01aa
    4290:	001d0094 	.word	0x001d0094
    4294:	0136      	.short	0x0136
    4296:	4640      	mov	r0, r8
    4298:	4621      	mov	r1, r4
    429a:	f7ff fdfb 	bl	3e94 <__ssrefill_r>
    429e:	2800      	cmp	r0, #0
    42a0:	d1cb      	bne.n	423a <__ssvfscanf_r+0x2da>
    42a2:	6823      	ldr	r3, [r4, #0]
    42a4:	3501      	adds	r5, #1
    42a6:	7819      	ldrb	r1, [r3, #0]
    42a8:	3301      	adds	r3, #1
    42aa:	6832      	ldr	r2, [r6, #0]
    42ac:	188a      	adds	r2, r1, r2
    42ae:	7852      	ldrb	r2, [r2, #1]
    42b0:	f012 0f08 	tst.w	r2, #8
    42b4:	d0e4      	beq.n	4280 <__ssvfscanf_r+0x320>
    42b6:	6862      	ldr	r2, [r4, #4]
    42b8:	3a01      	subs	r2, #1
    42ba:	6062      	str	r2, [r4, #4]
    42bc:	2a00      	cmp	r2, #0
    42be:	bfc8      	it	gt
    42c0:	6023      	strgt	r3, [r4, #0]
    42c2:	dde8      	ble.n	4296 <__ssvfscanf_r+0x336>
    42c4:	3501      	adds	r5, #1
    42c6:	e7ee      	b.n	42a6 <__ssvfscanf_r+0x346>
    42c8:	f10b 33ff 	add.w	r3, fp, #4294967295
    42cc:	f449 6c58 	orr.w	ip, r9, #3456	; 0xd80
    42d0:	f5b3 7fae 	cmp.w	r3, #348	; 0x15c
    42d4:	f24d 5394 	movw	r3, #54676	; 0xd594
    42d8:	bf88      	it	hi
    42da:	f5ab 7bae 	subhi.w	fp, fp, #348	; 0x15c
    42de:	f10d 094c 	add.w	r9, sp, #76	; 0x4c
    42e2:	f2c0 0300 	movt	r3, #0
    42e6:	970e      	str	r7, [sp, #56]	; 0x38
    42e8:	9f0a      	ldr	r7, [sp, #40]	; 0x28
    42ea:	bf92      	itee	ls
    42ec:	f04f 0b00 	movls.w	fp, #0
    42f0:	f240 1a5d 	movwhi	sl, #349	; 0x15d
    42f4:	f10b 3bff 	addhi.w	fp, fp, #4294967295
    42f8:	462a      	mov	r2, r5
    42fa:	2600      	movs	r6, #0
    42fc:	464d      	mov	r5, r9
    42fe:	9608      	str	r6, [sp, #32]
    4300:	4699      	mov	r9, r3
    4302:	4666      	mov	r6, ip
    4304:	f8d4 c000 	ldr.w	ip, [r4]
    4308:	f89c 0000 	ldrb.w	r0, [ip]
    430c:	f1a0 012b 	sub.w	r1, r0, #43	; 0x2b
    4310:	294d      	cmp	r1, #77	; 0x4d
    4312:	f200 81a7 	bhi.w	4664 <__ssvfscanf_r+0x704>
    4316:	e8df f011 	tbh	[pc, r1, lsl #1]
    431a:	01c7      	.short	0x01c7
    431c:	01c701a5 	.word	0x01c701a5
    4320:	01a501a5 	.word	0x01a501a5
    4324:	01cd01d2 	.word	0x01cd01d2
    4328:	01cd01cd 	.word	0x01cd01cd
    432c:	01cd01cd 	.word	0x01cd01cd
    4330:	01cd01cd 	.word	0x01cd01cd
    4334:	01f101f1 	.word	0x01f101f1
    4338:	01a501a5 	.word	0x01a501a5
    433c:	01a501a5 	.word	0x01a501a5
    4340:	01a501a5 	.word	0x01a501a5
    4344:	01ec01a5 	.word	0x01ec01a5
    4348:	01ec01ec 	.word	0x01ec01ec
    434c:	01ec01ec 	.word	0x01ec01ec
    4350:	01a501ec 	.word	0x01a501ec
    4354:	01a501a5 	.word	0x01a501a5
    4358:	01a501a5 	.word	0x01a501a5
    435c:	01a501a5 	.word	0x01a501a5
    4360:	01a501a5 	.word	0x01a501a5
    4364:	01a501a5 	.word	0x01a501a5
    4368:	01a501a5 	.word	0x01a501a5
    436c:	01a501a5 	.word	0x01a501a5
    4370:	01a501a5 	.word	0x01a501a5
    4374:	01a5018c 	.word	0x01a5018c
    4378:	01a501a5 	.word	0x01a501a5
    437c:	01a501a5 	.word	0x01a501a5
    4380:	01a501a5 	.word	0x01a501a5
    4384:	01ec01a5 	.word	0x01ec01a5
    4388:	01ec01ec 	.word	0x01ec01ec
    438c:	01ec01ec 	.word	0x01ec01ec
    4390:	01a501ec 	.word	0x01a501ec
    4394:	01a501a5 	.word	0x01a501a5
    4398:	01a501a5 	.word	0x01a501a5
    439c:	01a501a5 	.word	0x01a501a5
    43a0:	01a501a5 	.word	0x01a501a5
    43a4:	01a501a5 	.word	0x01a501a5
    43a8:	01a501a5 	.word	0x01a501a5
    43ac:	01a501a5 	.word	0x01a501a5
    43b0:	01a501a5 	.word	0x01a501a5
    43b4:	018c      	.short	0x018c
    43b6:	f1bb 0f00 	cmp.w	fp, #0
    43ba:	bf14      	ite	ne
    43bc:	46da      	movne	sl, fp
    43be:	f04f 3aff 	moveq.w	sl, #4294967295
    43c2:	f019 0301 	ands.w	r3, r9, #1
    43c6:	f000 83ed 	beq.w	4ba4 <__ssvfscanf_r+0xc44>
    43ca:	f019 0010 	ands.w	r0, r9, #16
    43ce:	9008      	str	r0, [sp, #32]
    43d0:	bf18      	it	ne
    43d2:	f50d 7b2d 	addne.w	fp, sp, #692	; 0x2b4
    43d6:	d104      	bne.n	43e2 <__ssvfscanf_r+0x482>
    43d8:	9909      	ldr	r1, [sp, #36]	; 0x24
    43da:	f8d1 b000 	ldr.w	fp, [r1]
    43de:	3104      	adds	r1, #4
    43e0:	9109      	str	r1, [sp, #36]	; 0x24
    43e2:	463b      	mov	r3, r7
    43e4:	f04f 0900 	mov.w	r9, #0
    43e8:	462f      	mov	r7, r5
    43ea:	465d      	mov	r5, fp
    43ec:	469b      	mov	fp, r3
    43ee:	960e      	str	r6, [sp, #56]	; 0x38
    43f0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    43f2:	6822      	ldr	r2, [r4, #0]
    43f4:	6819      	ldr	r1, [r3, #0]
    43f6:	7813      	ldrb	r3, [r2, #0]
    43f8:	1859      	adds	r1, r3, r1
    43fa:	7849      	ldrb	r1, [r1, #1]
    43fc:	f081 0108 	eor.w	r1, r1, #8
    4400:	f3c1 01c0 	ubfx	r1, r1, #3, #1
    4404:	f1ba 0f00 	cmp.w	sl, #0
    4408:	bf0c      	ite	eq
    440a:	2100      	moveq	r1, #0
    440c:	f001 0101 	andne.w	r1, r1, #1
    4410:	2900      	cmp	r1, #0
    4412:	f040 8446 	bne.w	4ca2 <__ssvfscanf_r+0xd42>
    4416:	465b      	mov	r3, fp
    4418:	46ab      	mov	fp, r5
    441a:	463d      	mov	r5, r7
    441c:	461f      	mov	r7, r3
    441e:	9e08      	ldr	r6, [sp, #32]
    4420:	2e00      	cmp	r6, #0
    4422:	f47f adc0 	bne.w	3fa6 <__ssvfscanf_r+0x46>
    4426:	f8cb 6000 	str.w	r6, [fp]
    442a:	f8dd c030 	ldr.w	ip, [sp, #48]	; 0x30
    442e:	f10c 0c01 	add.w	ip, ip, #1
    4432:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
    4436:	e5b6      	b.n	3fa6 <__ssvfscanf_r+0x46>
    4438:	f1bb 0f00 	cmp.w	fp, #0
    443c:	bf14      	ite	ne
    443e:	46da      	movne	sl, fp
    4440:	f04f 0a01 	moveq.w	sl, #1
    4444:	f019 0601 	ands.w	r6, r9, #1
    4448:	f000 835a 	beq.w	4b00 <__ssvfscanf_r+0xba0>
    444c:	f019 0010 	ands.w	r0, r9, #16
    4450:	9008      	str	r0, [sp, #32]
    4452:	bf18      	it	ne
    4454:	f04f 0900 	movne.w	r9, #0
    4458:	d104      	bne.n	4464 <__ssvfscanf_r+0x504>
    445a:	9909      	ldr	r1, [sp, #36]	; 0x24
    445c:	f8d1 9000 	ldr.w	r9, [r1]
    4460:	3104      	adds	r1, #4
    4462:	9109      	str	r1, [sp, #36]	; 0x24
    4464:	462b      	mov	r3, r5
    4466:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
    446a:	46c1      	mov	r9, r8
    446c:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
    4470:	4655      	mov	r5, sl
    4472:	2600      	movs	r6, #0
    4474:	f10d 0b4c 	add.w	fp, sp, #76	; 0x4c
    4478:	469a      	mov	sl, r3
    447a:	970e      	str	r7, [sp, #56]	; 0x38
    447c:	f8d8 3000 	ldr.w	r3, [r8]
    4480:	429e      	cmp	r6, r3
    4482:	f43f aeda 	beq.w	423a <__ssvfscanf_r+0x2da>
    4486:	6823      	ldr	r3, [r4, #0]
    4488:	2100      	movs	r1, #0
    448a:	f8d4 e004 	ldr.w	lr, [r4, #4]
    448e:	2208      	movs	r2, #8
    4490:	a8ab      	add	r0, sp, #684	; 0x2ac
    4492:	afab      	add	r7, sp, #684	; 0x2ac
    4494:	f813 cb01 	ldrb.w	ip, [r3], #1
    4498:	f10e 3eff 	add.w	lr, lr, #4294967295
    449c:	f8c4 e004 	str.w	lr, [r4, #4]
    44a0:	f80b c006 	strb.w	ip, [fp, r6]
    44a4:	3601      	adds	r6, #1
    44a6:	6023      	str	r3, [r4, #0]
    44a8:	f7fe f8ae 	bl	2608 <memset>
    44ac:	4648      	mov	r0, r9
    44ae:	990f      	ldr	r1, [sp, #60]	; 0x3c
    44b0:	465a      	mov	r2, fp
    44b2:	4633      	mov	r3, r6
    44b4:	9700      	str	r7, [sp, #0]
    44b6:	f004 fb9d 	bl	8bf4 <_mbrtowc_r>
    44ba:	f1b0 3fff 	cmp.w	r0, #4294967295
    44be:	f43f aebc 	beq.w	423a <__ssvfscanf_r+0x2da>
    44c2:	2800      	cmp	r0, #0
    44c4:	f040 83b9 	bne.w	4c3a <__ssvfscanf_r+0xcda>
    44c8:	9808      	ldr	r0, [sp, #32]
    44ca:	b908      	cbnz	r0, 44d0 <__ssvfscanf_r+0x570>
    44cc:	990f      	ldr	r1, [sp, #60]	; 0x3c
    44ce:	6008      	str	r0, [r1, #0]
    44d0:	9a08      	ldr	r2, [sp, #32]
    44d2:	44b2      	add	sl, r6
    44d4:	3d01      	subs	r5, #1
    44d6:	2a00      	cmp	r2, #0
    44d8:	f000 83b9 	beq.w	4c4e <__ssvfscanf_r+0xcee>
    44dc:	2600      	movs	r6, #0
    44de:	6863      	ldr	r3, [r4, #4]
    44e0:	2b00      	cmp	r3, #0
    44e2:	f340 8350 	ble.w	4b86 <__ssvfscanf_r+0xc26>
    44e6:	2d00      	cmp	r5, #0
    44e8:	d1c8      	bne.n	447c <__ssvfscanf_r+0x51c>
    44ea:	9f0e      	ldr	r7, [sp, #56]	; 0x38
    44ec:	4655      	mov	r5, sl
    44ee:	46c8      	mov	r8, r9
    44f0:	9e08      	ldr	r6, [sp, #32]
    44f2:	2e00      	cmp	r6, #0
    44f4:	f47f ad57 	bne.w	3fa6 <__ssvfscanf_r+0x46>
    44f8:	e797      	b.n	442a <__ssvfscanf_r+0x4ca>
    44fa:	f10b 33ff 	add.w	r3, fp, #4294967295
    44fe:	f5b3 7fae 	cmp.w	r3, #348	; 0x15c
    4502:	f200 82f7 	bhi.w	4af4 <__ssvfscanf_r+0xb94>
    4506:	2200      	movs	r2, #0
    4508:	f04f 0b00 	mov.w	fp, #0
    450c:	4641      	mov	r1, r8
    450e:	9711      	str	r7, [sp, #68]	; 0x44
    4510:	4690      	mov	r8, r2
    4512:	f449 69f0 	orr.w	r9, r9, #1920	; 0x780
    4516:	ae13      	add	r6, sp, #76	; 0x4c
    4518:	465b      	mov	r3, fp
    451a:	465f      	mov	r7, fp
    451c:	460a      	mov	r2, r1
    451e:	f8cd b020 	str.w	fp, [sp, #32]
    4522:	f8cd b040 	str.w	fp, [sp, #64]	; 0x40
    4526:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
    452a:	f8cd b03c 	str.w	fp, [sp, #60]	; 0x3c
    452e:	f8d4 e000 	ldr.w	lr, [r4]
    4532:	f89e 0000 	ldrb.w	r0, [lr]
    4536:	f1a0 012b 	sub.w	r1, r0, #43	; 0x2b
    453a:	294e      	cmp	r1, #78	; 0x4e
    453c:	f200 81d6 	bhi.w	48ec <__ssvfscanf_r+0x98c>
    4540:	e8df f011 	tbh	[pc, r1, lsl #1]
    4544:	01d4025d 	.word	0x01d4025d
    4548:	0255025d 	.word	0x0255025d
    454c:	024501d4 	.word	0x024501d4
    4550:	01be01be 	.word	0x01be01be
    4554:	01be01be 	.word	0x01be01be
    4558:	01be01be 	.word	0x01be01be
    455c:	01be01be 	.word	0x01be01be
    4560:	01d401be 	.word	0x01d401be
    4564:	01d401d4 	.word	0x01d401d4
    4568:	01d401d4 	.word	0x01d401d4
    456c:	01d401d4 	.word	0x01d401d4
    4570:	01d402d3 	.word	0x01d402d3
    4574:	01d401d4 	.word	0x01d401d4
    4578:	02b302ba 	.word	0x02b302ba
    457c:	01d401d4 	.word	0x01d401d4
    4580:	01d40296 	.word	0x01d40296
    4584:	01d401d4 	.word	0x01d401d4
    4588:	026b01d4 	.word	0x026b01d4
    458c:	01d401d4 	.word	0x01d401d4
    4590:	01d401d4 	.word	0x01d401d4
    4594:	026401d4 	.word	0x026401d4
    4598:	01d401d4 	.word	0x01d401d4
    459c:	01d401d4 	.word	0x01d401d4
    45a0:	01d4028f 	.word	0x01d4028f
    45a4:	01d401d4 	.word	0x01d401d4
    45a8:	01d401d4 	.word	0x01d401d4
    45ac:	01d401d4 	.word	0x01d401d4
    45b0:	01d402d3 	.word	0x01d402d3
    45b4:	01d401d4 	.word	0x01d401d4
    45b8:	02b302ba 	.word	0x02b302ba
    45bc:	01d401d4 	.word	0x01d401d4
    45c0:	01d40296 	.word	0x01d40296
    45c4:	01d401d4 	.word	0x01d401d4
    45c8:	026b01d4 	.word	0x026b01d4
    45cc:	01d401d4 	.word	0x01d401d4
    45d0:	01d401d4 	.word	0x01d401d4
    45d4:	026401d4 	.word	0x026401d4
    45d8:	01d401d4 	.word	0x01d401d4
    45dc:	01d401d4 	.word	0x01d401d4
    45e0:	028f      	.short	0x028f
    45e2:	f1bb 0f00 	cmp.w	fp, #0
    45e6:	bf14      	ite	ne
    45e8:	46da      	movne	sl, fp
    45ea:	f04f 3aff 	moveq.w	sl, #4294967295
    45ee:	f019 0f10 	tst.w	r9, #16
    45f2:	f000 8140 	beq.w	4876 <__ssvfscanf_r+0x916>
    45f6:	6823      	ldr	r3, [r4, #0]
    45f8:	2600      	movs	r6, #0
    45fa:	781a      	ldrb	r2, [r3, #0]
    45fc:	f50d 7cd6 	add.w	ip, sp, #428	; 0x1ac
    4600:	3301      	adds	r3, #1
    4602:	f81c 2002 	ldrb.w	r2, [ip, r2]
    4606:	2a00      	cmp	r2, #0
    4608:	f000 83b8 	beq.w	4d7c <__ssvfscanf_r+0xe1c>
    460c:	6862      	ldr	r2, [r4, #4]
    460e:	3601      	adds	r6, #1
    4610:	6023      	str	r3, [r4, #0]
    4612:	3a01      	subs	r2, #1
    4614:	45b2      	cmp	sl, r6
    4616:	6062      	str	r2, [r4, #4]
    4618:	f000 82b2 	beq.w	4b80 <__ssvfscanf_r+0xc20>
    461c:	2a00      	cmp	r2, #0
    461e:	dcec      	bgt.n	45fa <__ssvfscanf_r+0x69a>
    4620:	4640      	mov	r0, r8
    4622:	4621      	mov	r1, r4
    4624:	f7ff fc36 	bl	3e94 <__ssrefill_r>
    4628:	2800      	cmp	r0, #0
    462a:	f040 82a9 	bne.w	4b80 <__ssvfscanf_r+0xc20>
    462e:	6823      	ldr	r3, [r4, #0]
    4630:	e7e3      	b.n	45fa <__ssvfscanf_r+0x69a>
    4632:	f406 61c0 	and.w	r1, r6, #1536	; 0x600
    4636:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
    463a:	d113      	bne.n	4664 <__ssvfscanf_r+0x704>
    463c:	f426 7600 	bic.w	r6, r6, #512	; 0x200
    4640:	2710      	movs	r7, #16
    4642:	f446 66a0 	orr.w	r6, r6, #1280	; 0x500
    4646:	f805 0b01 	strb.w	r0, [r5], #1
    464a:	6861      	ldr	r1, [r4, #4]
    464c:	3901      	subs	r1, #1
    464e:	6061      	str	r1, [r4, #4]
    4650:	2900      	cmp	r1, #0
    4652:	bfc4      	itt	gt
    4654:	f10c 0101 	addgt.w	r1, ip, #1
    4658:	6021      	strgt	r1, [r4, #0]
    465a:	dd5e      	ble.n	471a <__ssvfscanf_r+0x7ba>
    465c:	f1ba 0a01 	subs.w	sl, sl, #1
    4660:	f47f ae50 	bne.w	4304 <__ssvfscanf_r+0x3a4>
    4664:	f416 7f80 	tst.w	r6, #256	; 0x100
    4668:	46a9      	mov	r9, r5
    466a:	970a      	str	r7, [sp, #40]	; 0x28
    466c:	46b4      	mov	ip, r6
    466e:	4615      	mov	r5, r2
    4670:	9f0e      	ldr	r7, [sp, #56]	; 0x38
    4672:	d00f      	beq.n	4694 <__ssvfscanf_r+0x734>
    4674:	f10d 0a4c 	add.w	sl, sp, #76	; 0x4c
    4678:	45ca      	cmp	sl, r9
    467a:	d208      	bcs.n	468e <__ssvfscanf_r+0x72e>
    467c:	f819 1d01 	ldrb.w	r1, [r9, #-1]!
    4680:	4640      	mov	r0, r8
    4682:	4622      	mov	r2, r4
    4684:	9607      	str	r6, [sp, #28]
    4686:	f7ff fc23 	bl	3ed0 <_sungetc_r>
    468a:	f8dd c01c 	ldr.w	ip, [sp, #28]
    468e:	45ca      	cmp	sl, r9
    4690:	f43f acb4 	beq.w	3ffc <__ssvfscanf_r+0x9c>
    4694:	f01c 0210 	ands.w	r2, ip, #16
    4698:	f000 8354 	beq.w	4d44 <__ssvfscanf_r+0xde4>
    469c:	ab13      	add	r3, sp, #76	; 0x4c
    469e:	9808      	ldr	r0, [sp, #32]
    46a0:	1aed      	subs	r5, r5, r3
    46a2:	182d      	adds	r5, r5, r0
    46a4:	444d      	add	r5, r9
    46a6:	e47e      	b.n	3fa6 <__ssvfscanf_r+0x46>
    46a8:	f016 0f80 	tst.w	r6, #128	; 0x80
    46ac:	d0da      	beq.n	4664 <__ssvfscanf_r+0x704>
    46ae:	f026 0680 	bic.w	r6, r6, #128	; 0x80
    46b2:	e7c8      	b.n	4646 <__ssvfscanf_r+0x6e6>
    46b4:	f939 7017 	ldrsh.w	r7, [r9, r7, lsl #1]
    46b8:	f426 6638 	bic.w	r6, r6, #2944	; 0xb80
    46bc:	e7c3      	b.n	4646 <__ssvfscanf_r+0x6e6>
    46be:	f416 6f00 	tst.w	r6, #2048	; 0x800
    46c2:	d0c0      	beq.n	4646 <__ssvfscanf_r+0x6e6>
    46c4:	b917      	cbnz	r7, 46cc <__ssvfscanf_r+0x76c>
    46c6:	f446 7600 	orr.w	r6, r6, #512	; 0x200
    46ca:	3708      	adds	r7, #8
    46cc:	f416 6f80 	tst.w	r6, #1024	; 0x400
    46d0:	bf18      	it	ne
    46d2:	f426 66b0 	bicne.w	r6, r6, #1408	; 0x580
    46d6:	d1b6      	bne.n	4646 <__ssvfscanf_r+0x6e6>
    46d8:	f1bb 0f00 	cmp.w	fp, #0
    46dc:	d003      	beq.n	46e6 <__ssvfscanf_r+0x786>
    46de:	f10b 3bff 	add.w	fp, fp, #4294967295
    46e2:	f10a 0a01 	add.w	sl, sl, #1
    46e6:	9808      	ldr	r0, [sp, #32]
    46e8:	f426 7660 	bic.w	r6, r6, #896	; 0x380
    46ec:	3001      	adds	r0, #1
    46ee:	9008      	str	r0, [sp, #32]
    46f0:	e7ab      	b.n	464a <__ssvfscanf_r+0x6ea>
    46f2:	2f0a      	cmp	r7, #10
    46f4:	ddb6      	ble.n	4664 <__ssvfscanf_r+0x704>
    46f6:	f426 6638 	bic.w	r6, r6, #2944	; 0xb80
    46fa:	e7a4      	b.n	4646 <__ssvfscanf_r+0x6e6>
    46fc:	f939 7017 	ldrsh.w	r7, [r9, r7, lsl #1]
    4700:	2f08      	cmp	r7, #8
    4702:	ddaf      	ble.n	4664 <__ssvfscanf_r+0x704>
    4704:	f426 6638 	bic.w	r6, r6, #2944	; 0xb80
    4708:	e79d      	b.n	4646 <__ssvfscanf_r+0x6e6>
    470a:	4640      	mov	r0, r8
    470c:	4621      	mov	r1, r4
    470e:	f7ff fbc1 	bl	3e94 <__ssrefill_r>
    4712:	2800      	cmp	r0, #0
    4714:	f43f adaf 	beq.w	4276 <__ssvfscanf_r+0x316>
    4718:	e58f      	b.n	423a <__ssvfscanf_r+0x2da>
    471a:	4640      	mov	r0, r8
    471c:	4621      	mov	r1, r4
    471e:	9207      	str	r2, [sp, #28]
    4720:	f7ff fbb8 	bl	3e94 <__ssrefill_r>
    4724:	9a07      	ldr	r2, [sp, #28]
    4726:	2800      	cmp	r0, #0
    4728:	d098      	beq.n	465c <__ssvfscanf_r+0x6fc>
    472a:	e79b      	b.n	4664 <__ssvfscanf_r+0x704>
    472c:	f049 0904 	orr.w	r9, r9, #4
    4730:	783a      	ldrb	r2, [r7, #0]
    4732:	e481      	b.n	4038 <__ssvfscanf_r+0xd8>
    4734:	f64a 6031 	movw	r0, #44593	; 0xae31
    4738:	2100      	movs	r1, #0
    473a:	f2c0 0000 	movt	r0, #0
    473e:	2203      	movs	r2, #3
    4740:	46da      	mov	sl, fp
    4742:	900b      	str	r0, [sp, #44]	; 0x2c
    4744:	910a      	str	r1, [sp, #40]	; 0x28
    4746:	9208      	str	r2, [sp, #32]
    4748:	e591      	b.n	426e <__ssvfscanf_r+0x30e>
    474a:	783a      	ldrb	r2, [r7, #0]
    474c:	2a6c      	cmp	r2, #108	; 0x6c
    474e:	bf0a      	itet	eq
    4750:	f049 0902 	orreq.w	r9, r9, #2
    4754:	f049 0901 	orrne.w	r9, r9, #1
    4758:	f817 2f01 	ldrbeq.w	r2, [r7, #1]!
    475c:	e46c      	b.n	4038 <__ssvfscanf_r+0xd8>
    475e:	f019 0f10 	tst.w	r9, #16
    4762:	f47f ac20 	bne.w	3fa6 <__ssvfscanf_r+0x46>
    4766:	f019 0f04 	tst.w	r9, #4
    476a:	f000 8377 	beq.w	4e5c <__ssvfscanf_r+0xefc>
    476e:	9e09      	ldr	r6, [sp, #36]	; 0x24
    4770:	6833      	ldr	r3, [r6, #0]
    4772:	3604      	adds	r6, #4
    4774:	9609      	str	r6, [sp, #36]	; 0x24
    4776:	801d      	strh	r5, [r3, #0]
    4778:	e415      	b.n	3fa6 <__ssvfscanf_r+0x46>
    477a:	f24b 1379 	movw	r3, #45433	; 0xb179
    477e:	2008      	movs	r0, #8
    4780:	f2c0 0300 	movt	r3, #0
    4784:	2103      	movs	r1, #3
    4786:	46da      	mov	sl, fp
    4788:	930b      	str	r3, [sp, #44]	; 0x2c
    478a:	900a      	str	r0, [sp, #40]	; 0x28
    478c:	9108      	str	r1, [sp, #32]
    478e:	e56e      	b.n	426e <__ssvfscanf_r+0x30e>
    4790:	f24b 1079 	movw	r0, #45433	; 0xb179
    4794:	2110      	movs	r1, #16
    4796:	f2c0 0000 	movt	r0, #0
    479a:	2203      	movs	r2, #3
    479c:	f449 7908 	orr.w	r9, r9, #544	; 0x220
    47a0:	900b      	str	r0, [sp, #44]	; 0x2c
    47a2:	46da      	mov	sl, fp
    47a4:	910a      	str	r1, [sp, #40]	; 0x28
    47a6:	9208      	str	r2, [sp, #32]
    47a8:	e561      	b.n	426e <__ssvfscanf_r+0x30e>
    47aa:	2102      	movs	r1, #2
    47ac:	46da      	mov	sl, fp
    47ae:	9108      	str	r1, [sp, #32]
    47b0:	e55d      	b.n	426e <__ssvfscanf_r+0x30e>
    47b2:	f24b 1079 	movw	r0, #45433	; 0xb179
    47b6:	210a      	movs	r1, #10
    47b8:	f2c0 0000 	movt	r0, #0
    47bc:	2203      	movs	r2, #3
    47be:	46da      	mov	sl, fp
    47c0:	900b      	str	r0, [sp, #44]	; 0x2c
    47c2:	910a      	str	r1, [sp, #40]	; 0x28
    47c4:	9208      	str	r2, [sp, #32]
    47c6:	e552      	b.n	426e <__ssvfscanf_r+0x30e>
    47c8:	18d3      	adds	r3, r2, r3
    47ca:	46da      	mov	sl, fp
    47cc:	785b      	ldrb	r3, [r3, #1]
    47ce:	f013 0f01 	tst.w	r3, #1
    47d2:	f64a 6331 	movw	r3, #44593	; 0xae31
    47d6:	bf18      	it	ne
    47d8:	f049 0901 	orrne.w	r9, r9, #1
    47dc:	f2c0 0300 	movt	r3, #0
    47e0:	200a      	movs	r0, #10
    47e2:	2103      	movs	r1, #3
    47e4:	930b      	str	r3, [sp, #44]	; 0x2c
    47e6:	900a      	str	r0, [sp, #40]	; 0x28
    47e8:	9108      	str	r1, [sp, #32]
    47ea:	e540      	b.n	426e <__ssvfscanf_r+0x30e>
    47ec:	f003 fa6a 	bl	7cc4 <__sfp_lock_release>
    47f0:	f04f 35ff 	mov.w	r5, #4294967295
    47f4:	e405      	b.n	4002 <__ssvfscanf_r+0xa2>
    47f6:	f049 0910 	orr.w	r9, r9, #16
    47fa:	783a      	ldrb	r2, [r7, #0]
    47fc:	e41c      	b.n	4038 <__ssvfscanf_r+0xd8>
    47fe:	fb01 fb0b 	mul.w	fp, r1, fp
    4802:	f1ab 0b30 	sub.w	fp, fp, #48	; 0x30
    4806:	4493      	add	fp, r2
    4808:	783a      	ldrb	r2, [r7, #0]
    480a:	e415      	b.n	4038 <__ssvfscanf_r+0xd8>
    480c:	2004      	movs	r0, #4
    480e:	46da      	mov	sl, fp
    4810:	9008      	str	r0, [sp, #32]
    4812:	e52c      	b.n	426e <__ssvfscanf_r+0x30e>
    4814:	f049 0902 	orr.w	r9, r9, #2
    4818:	783a      	ldrb	r2, [r7, #0]
    481a:	e40d      	b.n	4038 <__ssvfscanf_r+0xd8>
    481c:	f24b 1379 	movw	r3, #45433	; 0xb179
    4820:	2008      	movs	r0, #8
    4822:	f2c0 0300 	movt	r3, #0
    4826:	2103      	movs	r1, #3
    4828:	f049 0901 	orr.w	r9, r9, #1
    482c:	930b      	str	r3, [sp, #44]	; 0x2c
    482e:	46da      	mov	sl, fp
    4830:	900a      	str	r0, [sp, #40]	; 0x28
    4832:	9108      	str	r1, [sp, #32]
    4834:	e51b      	b.n	426e <__ssvfscanf_r+0x30e>
    4836:	f24b 1279 	movw	r2, #45433	; 0xb179
    483a:	2310      	movs	r3, #16
    483c:	f2c0 0200 	movt	r2, #0
    4840:	f04f 0c03 	mov.w	ip, #3
    4844:	f449 7900 	orr.w	r9, r9, #512	; 0x200
    4848:	920b      	str	r2, [sp, #44]	; 0x2c
    484a:	46da      	mov	sl, fp
    484c:	930a      	str	r3, [sp, #40]	; 0x28
    484e:	f8cd c020 	str.w	ip, [sp, #32]
    4852:	e50c      	b.n	426e <__ssvfscanf_r+0x30e>
    4854:	4639      	mov	r1, r7
    4856:	a86b      	add	r0, sp, #428	; 0x1ac
    4858:	f005 f96a 	bl	9b30 <__sccl>
    485c:	f049 0940 	orr.w	r9, r9, #64	; 0x40
    4860:	2201      	movs	r2, #1
    4862:	46da      	mov	sl, fp
    4864:	9208      	str	r2, [sp, #32]
    4866:	4607      	mov	r7, r0
    4868:	e501      	b.n	426e <__ssvfscanf_r+0x30e>
    486a:	2300      	movs	r3, #0
    486c:	f049 0940 	orr.w	r9, r9, #64	; 0x40
    4870:	46da      	mov	sl, fp
    4872:	9308      	str	r3, [sp, #32]
    4874:	e4fb      	b.n	426e <__ssvfscanf_r+0x30e>
    4876:	9809      	ldr	r0, [sp, #36]	; 0x24
    4878:	6822      	ldr	r2, [r4, #0]
    487a:	6806      	ldr	r6, [r0, #0]
    487c:	4633      	mov	r3, r6
    487e:	7812      	ldrb	r2, [r2, #0]
    4880:	a96b      	add	r1, sp, #428	; 0x1ac
    4882:	5c8a      	ldrb	r2, [r1, r2]
    4884:	2a00      	cmp	r2, #0
    4886:	f000 81f6 	beq.w	4c76 <__ssvfscanf_r+0xd16>
    488a:	6822      	ldr	r2, [r4, #0]
    488c:	6861      	ldr	r1, [r4, #4]
    488e:	3901      	subs	r1, #1
    4890:	6061      	str	r1, [r4, #4]
    4892:	f812 1b01 	ldrb.w	r1, [r2], #1
    4896:	f1ba 0a01 	subs.w	sl, sl, #1
    489a:	f803 1b01 	strb.w	r1, [r3], #1
    489e:	6022      	str	r2, [r4, #0]
    48a0:	f000 81e9 	beq.w	4c76 <__ssvfscanf_r+0xd16>
    48a4:	6861      	ldr	r1, [r4, #4]
    48a6:	2900      	cmp	r1, #0
    48a8:	dce9      	bgt.n	487e <__ssvfscanf_r+0x91e>
    48aa:	4640      	mov	r0, r8
    48ac:	4621      	mov	r1, r4
    48ae:	9306      	str	r3, [sp, #24]
    48b0:	f7ff faf0 	bl	3e94 <__ssrefill_r>
    48b4:	9b06      	ldr	r3, [sp, #24]
    48b6:	2800      	cmp	r0, #0
    48b8:	f040 81da 	bne.w	4c70 <__ssvfscanf_r+0xd10>
    48bc:	6822      	ldr	r2, [r4, #0]
    48be:	e7de      	b.n	487e <__ssvfscanf_r+0x91e>
    48c0:	eb0b 0107 	add.w	r1, fp, r7
    48c4:	b991      	cbnz	r1, 48ec <__ssvfscanf_r+0x98c>
    48c6:	f429 79c0 	bic.w	r9, r9, #384	; 0x180
    48ca:	f806 0b01 	strb.w	r0, [r6], #1
    48ce:	6861      	ldr	r1, [r4, #4]
    48d0:	3501      	adds	r5, #1
    48d2:	3901      	subs	r1, #1
    48d4:	6061      	str	r1, [r4, #4]
    48d6:	2900      	cmp	r1, #0
    48d8:	bfc4      	itt	gt
    48da:	f10e 0101 	addgt.w	r1, lr, #1
    48de:	6021      	strgt	r1, [r4, #0]
    48e0:	f340 81ba 	ble.w	4c58 <__ssvfscanf_r+0xcf8>
    48e4:	f1ba 0a01 	subs.w	sl, sl, #1
    48e8:	f47f ae21 	bne.w	452e <__ssvfscanf_r+0x5ce>
    48ec:	930e      	str	r3, [sp, #56]	; 0x38
    48ee:	4690      	mov	r8, r2
    48f0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    48f2:	463b      	mov	r3, r7
    48f4:	9f11      	ldr	r7, [sp, #68]	; 0x44
    48f6:	b10a      	cbz	r2, 48fc <__ssvfscanf_r+0x99c>
    48f8:	f429 7980 	bic.w	r9, r9, #256	; 0x100
    48fc:	3b01      	subs	r3, #1
    48fe:	2b01      	cmp	r3, #1
    4900:	f240 8323 	bls.w	4f4a <__ssvfscanf_r+0xfea>
    4904:	f10b 33ff 	add.w	r3, fp, #4294967295
    4908:	2b06      	cmp	r3, #6
    490a:	d821      	bhi.n	4950 <__ssvfscanf_r+0x9f0>
    490c:	f1bb 0f02 	cmp.w	fp, #2
    4910:	f240 830f 	bls.w	4f32 <__ssvfscanf_r+0xfd2>
    4914:	f1bb 0f03 	cmp.w	fp, #3
    4918:	d01a      	beq.n	4950 <__ssvfscanf_r+0x9f0>
    491a:	f8cd 9044 	str.w	r9, [sp, #68]	; 0x44
    491e:	46da      	mov	sl, fp
    4920:	46b1      	mov	r9, r6
    4922:	f10a 3aff 	add.w	sl, sl, #4294967295
    4926:	4640      	mov	r0, r8
    4928:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
    492c:	4622      	mov	r2, r4
    492e:	fa5f fa8a 	uxtb.w	sl, sl
    4932:	f7ff facd 	bl	3ed0 <_sungetc_r>
    4936:	f1ba 0f03 	cmp.w	sl, #3
    493a:	d8f2      	bhi.n	4922 <__ssvfscanf_r+0x9c2>
    493c:	f1ab 0304 	sub.w	r3, fp, #4
    4940:	3d01      	subs	r5, #1
    4942:	464e      	mov	r6, r9
    4944:	f8dd 9044 	ldr.w	r9, [sp, #68]	; 0x44
    4948:	b2db      	uxtb	r3, r3
    494a:	1aed      	subs	r5, r5, r3
    494c:	43db      	mvns	r3, r3
    494e:	18f6      	adds	r6, r6, r3
    4950:	f419 7f80 	tst.w	r9, #256	; 0x100
    4954:	d016      	beq.n	4984 <__ssvfscanf_r+0xa24>
    4956:	f419 6f80 	tst.w	r9, #1024	; 0x400
    495a:	f040 830b 	bne.w	4f74 <__ssvfscanf_r+0x1014>
    495e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
    4962:	3d01      	subs	r5, #1
    4964:	f1b1 0365 	subs.w	r3, r1, #101	; 0x65
    4968:	bf18      	it	ne
    496a:	2301      	movne	r3, #1
    496c:	2945      	cmp	r1, #69	; 0x45
    496e:	bf0c      	ite	eq
    4970:	2300      	moveq	r3, #0
    4972:	f003 0301 	andne.w	r3, r3, #1
    4976:	2b00      	cmp	r3, #0
    4978:	f040 8259 	bne.w	4e2e <__ssvfscanf_r+0xece>
    497c:	4640      	mov	r0, r8
    497e:	4622      	mov	r2, r4
    4980:	f7ff faa6 	bl	3ed0 <_sungetc_r>
    4984:	f019 0210 	ands.w	r2, r9, #16
    4988:	f47f ab0d 	bne.w	3fa6 <__ssvfscanf_r+0x46>
    498c:	f409 63c0 	and.w	r3, r9, #1536	; 0x600
    4990:	7032      	strb	r2, [r6, #0]
    4992:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
    4996:	f000 8240 	beq.w	4e1a <__ssvfscanf_r+0xeba>
    499a:	9810      	ldr	r0, [sp, #64]	; 0x40
    499c:	2800      	cmp	r0, #0
    499e:	f040 8224 	bne.w	4dea <__ssvfscanf_r+0xe8a>
    49a2:	2200      	movs	r2, #0
    49a4:	4640      	mov	r0, r8
    49a6:	a913      	add	r1, sp, #76	; 0x4c
    49a8:	f005 fa3a 	bl	9e20 <_strtod_r>
    49ac:	f019 0f01 	tst.w	r9, #1
    49b0:	4682      	mov	sl, r0
    49b2:	468b      	mov	fp, r1
    49b4:	f000 81e8 	beq.w	4d88 <__ssvfscanf_r+0xe28>
    49b8:	9a09      	ldr	r2, [sp, #36]	; 0x24
    49ba:	1d16      	adds	r6, r2, #4
    49bc:	6813      	ldr	r3, [r2, #0]
    49be:	e9c3 ab00 	strd	sl, fp, [r3]
    49c2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    49c4:	9609      	str	r6, [sp, #36]	; 0x24
    49c6:	3301      	adds	r3, #1
    49c8:	930c      	str	r3, [sp, #48]	; 0x30
    49ca:	f7ff baec 	b.w	3fa6 <__ssvfscanf_r+0x46>
    49ce:	f419 7f80 	tst.w	r9, #256	; 0x100
    49d2:	f43f af75 	beq.w	48c0 <__ssvfscanf_r+0x960>
    49d6:	f029 0980 	bic.w	r9, r9, #128	; 0x80
    49da:	3301      	adds	r3, #1
    49dc:	f1b8 0f00 	cmp.w	r8, #0
    49e0:	f43f af75 	beq.w	48ce <__ssvfscanf_r+0x96e>
    49e4:	f108 38ff 	add.w	r8, r8, #4294967295
    49e8:	f10a 0a01 	add.w	sl, sl, #1
    49ec:	e76f      	b.n	48ce <__ssvfscanf_r+0x96e>
    49ee:	f419 7f00 	tst.w	r9, #512	; 0x200
    49f2:	f43f af7b 	beq.w	48ec <__ssvfscanf_r+0x98c>
    49f6:	f429 7920 	bic.w	r9, r9, #640	; 0x280
    49fa:	930f      	str	r3, [sp, #60]	; 0x3c
    49fc:	e765      	b.n	48ca <__ssvfscanf_r+0x96a>
    49fe:	f019 0f80 	tst.w	r9, #128	; 0x80
    4a02:	f43f af73 	beq.w	48ec <__ssvfscanf_r+0x98c>
    4a06:	f029 0980 	bic.w	r9, r9, #128	; 0x80
    4a0a:	e75e      	b.n	48ca <__ssvfscanf_r+0x96a>
    4a0c:	f1bb 0f06 	cmp.w	fp, #6
    4a10:	f47f af6c 	bne.w	48ec <__ssvfscanf_r+0x98c>
    4a14:	f04f 0b07 	mov.w	fp, #7
    4a18:	e757      	b.n	48ca <__ssvfscanf_r+0x96a>
    4a1a:	f1d7 0101 	rsbs	r1, r7, #1
    4a1e:	bf38      	it	cc
    4a20:	2100      	movcc	r1, #0
    4a22:	2b00      	cmp	r3, #0
    4a24:	bf14      	ite	ne
    4a26:	2100      	movne	r1, #0
    4a28:	f001 0101 	andeq.w	r1, r1, #1
    4a2c:	2900      	cmp	r1, #0
    4a2e:	f000 8133 	beq.w	4c98 <__ssvfscanf_r+0xd38>
    4a32:	f409 61e0 	and.w	r1, r9, #1792	; 0x700
    4a36:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
    4a3a:	f000 81d1 	beq.w	4de0 <__ssvfscanf_r+0xe80>
    4a3e:	f1bb 0f01 	cmp.w	fp, #1
    4a42:	bf14      	ite	ne
    4a44:	2100      	movne	r1, #0
    4a46:	2101      	moveq	r1, #1
    4a48:	f1bb 0f04 	cmp.w	fp, #4
    4a4c:	bf08      	it	eq
    4a4e:	f041 0101 	orreq.w	r1, r1, #1
    4a52:	2900      	cmp	r1, #0
    4a54:	f43f af4a 	beq.w	48ec <__ssvfscanf_r+0x98c>
    4a58:	f10b 0b01 	add.w	fp, fp, #1
    4a5c:	fa5f fb8b 	uxtb.w	fp, fp
    4a60:	e733      	b.n	48ca <__ssvfscanf_r+0x96a>
    4a62:	f1bb 0f07 	cmp.w	fp, #7
    4a66:	f47f af41 	bne.w	48ec <__ssvfscanf_r+0x98c>
    4a6a:	f04f 0b08 	mov.w	fp, #8
    4a6e:	e72c      	b.n	48ca <__ssvfscanf_r+0x96a>
    4a70:	f1db 0101 	rsbs	r1, fp, #1
    4a74:	bf38      	it	cc
    4a76:	2100      	movcc	r1, #0
    4a78:	2b00      	cmp	r3, #0
    4a7a:	bf14      	ite	ne
    4a7c:	2100      	movne	r1, #0
    4a7e:	f001 0101 	andeq.w	r1, r1, #1
    4a82:	b129      	cbz	r1, 4a90 <__ssvfscanf_r+0xb30>
    4a84:	f409 61e0 	and.w	r1, r9, #1792	; 0x700
    4a88:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
    4a8c:	f000 81e0 	beq.w	4e50 <__ssvfscanf_r+0xef0>
    4a90:	f1bb 0f03 	cmp.w	fp, #3
    4a94:	bf14      	ite	ne
    4a96:	2100      	movne	r1, #0
    4a98:	2101      	moveq	r1, #1
    4a9a:	f1bb 0f05 	cmp.w	fp, #5
    4a9e:	bf08      	it	eq
    4aa0:	f041 0101 	orreq.w	r1, r1, #1
    4aa4:	2900      	cmp	r1, #0
    4aa6:	d1d7      	bne.n	4a58 <__ssvfscanf_r+0xaf8>
    4aa8:	e720      	b.n	48ec <__ssvfscanf_r+0x98c>
    4aaa:	f1bb 0f02 	cmp.w	fp, #2
    4aae:	f47f af1d 	bne.w	48ec <__ssvfscanf_r+0x98c>
    4ab2:	f04f 0b03 	mov.w	fp, #3
    4ab6:	e708      	b.n	48ca <__ssvfscanf_r+0x96a>
    4ab8:	f409 61a0 	and.w	r1, r9, #1280	; 0x500
    4abc:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
    4ac0:	d006      	beq.n	4ad0 <__ssvfscanf_r+0xb70>
    4ac2:	1e19      	subs	r1, r3, #0
    4ac4:	bf18      	it	ne
    4ac6:	2101      	movne	r1, #1
    4ac8:	ea11 2199 	ands.w	r1, r1, r9, lsr #10
    4acc:	f43f af0e 	beq.w	48ec <__ssvfscanf_r+0x98c>
    4ad0:	f419 7f00 	tst.w	r9, #512	; 0x200
    4ad4:	d103      	bne.n	4ade <__ssvfscanf_r+0xb7e>
    4ad6:	990f      	ldr	r1, [sp, #60]	; 0x3c
    4ad8:	9608      	str	r6, [sp, #32]
    4ada:	1a5b      	subs	r3, r3, r1
    4adc:	9310      	str	r3, [sp, #64]	; 0x40
    4ade:	f429 69f0 	bic.w	r9, r9, #1920	; 0x780
    4ae2:	2300      	movs	r3, #0
    4ae4:	f449 79c0 	orr.w	r9, r9, #384	; 0x180
    4ae8:	e6ef      	b.n	48ca <__ssvfscanf_r+0x96a>
    4aea:	2f01      	cmp	r7, #1
    4aec:	f47f aefe 	bne.w	48ec <__ssvfscanf_r+0x98c>
    4af0:	2702      	movs	r7, #2
    4af2:	e6ea      	b.n	48ca <__ssvfscanf_r+0x96a>
    4af4:	f5ab 72ae 	sub.w	r2, fp, #348	; 0x15c
    4af8:	f240 1a5d 	movw	sl, #349	; 0x15d
    4afc:	3a01      	subs	r2, #1
    4afe:	e503      	b.n	4508 <__ssvfscanf_r+0x5a8>
    4b00:	f019 0910 	ands.w	r9, r9, #16
    4b04:	d129      	bne.n	4b5a <__ssvfscanf_r+0xbfa>
    4b06:	9809      	ldr	r0, [sp, #36]	; 0x24
    4b08:	4656      	mov	r6, sl
    4b0a:	46d1      	mov	r9, sl
    4b0c:	46aa      	mov	sl, r5
    4b0e:	f8d0 b000 	ldr.w	fp, [r0]
    4b12:	6865      	ldr	r5, [r4, #4]
    4b14:	4658      	mov	r0, fp
    4b16:	42ae      	cmp	r6, r5
    4b18:	462a      	mov	r2, r5
    4b1a:	f240 81f7 	bls.w	4f0c <__ssvfscanf_r+0xfac>
    4b1e:	6821      	ldr	r1, [r4, #0]
    4b20:	1b76      	subs	r6, r6, r5
    4b22:	f7fd fca9 	bl	2478 <memcpy>
    4b26:	6823      	ldr	r3, [r4, #0]
    4b28:	2100      	movs	r1, #0
    4b2a:	4640      	mov	r0, r8
    4b2c:	6061      	str	r1, [r4, #4]
    4b2e:	195b      	adds	r3, r3, r5
    4b30:	4621      	mov	r1, r4
    4b32:	6023      	str	r3, [r4, #0]
    4b34:	44ab      	add	fp, r5
    4b36:	f7ff f9ad 	bl	3e94 <__ssrefill_r>
    4b3a:	2800      	cmp	r0, #0
    4b3c:	d0e9      	beq.n	4b12 <__ssvfscanf_r+0xbb2>
    4b3e:	4655      	mov	r5, sl
    4b40:	ebb9 0a06 	subs.w	sl, r9, r6
    4b44:	f43f ab79 	beq.w	423a <__ssvfscanf_r+0x2da>
    4b48:	9a09      	ldr	r2, [sp, #36]	; 0x24
    4b4a:	4455      	add	r5, sl
    4b4c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    4b4e:	3204      	adds	r2, #4
    4b50:	9209      	str	r2, [sp, #36]	; 0x24
    4b52:	3301      	adds	r3, #1
    4b54:	930c      	str	r3, [sp, #48]	; 0x30
    4b56:	f7ff ba26 	b.w	3fa6 <__ssvfscanf_r+0x46>
    4b5a:	6863      	ldr	r3, [r4, #4]
    4b5c:	4640      	mov	r0, r8
    4b5e:	4621      	mov	r1, r4
    4b60:	4553      	cmp	r3, sl
    4b62:	f280 81af 	bge.w	4ec4 <__ssvfscanf_r+0xf64>
    4b66:	6822      	ldr	r2, [r4, #0]
    4b68:	18f6      	adds	r6, r6, r3
    4b6a:	ebc3 0a0a 	rsb	sl, r3, sl
    4b6e:	18d3      	adds	r3, r2, r3
    4b70:	6023      	str	r3, [r4, #0]
    4b72:	f7ff f98f 	bl	3e94 <__ssrefill_r>
    4b76:	2800      	cmp	r0, #0
    4b78:	d0ef      	beq.n	4b5a <__ssvfscanf_r+0xbfa>
    4b7a:	2e00      	cmp	r6, #0
    4b7c:	f43f ab5d 	beq.w	423a <__ssvfscanf_r+0x2da>
    4b80:	19ad      	adds	r5, r5, r6
    4b82:	f7ff ba10 	b.w	3fa6 <__ssvfscanf_r+0x46>
    4b86:	4648      	mov	r0, r9
    4b88:	4621      	mov	r1, r4
    4b8a:	f7ff f983 	bl	3e94 <__ssrefill_r>
    4b8e:	2800      	cmp	r0, #0
    4b90:	f43f aca9 	beq.w	44e6 <__ssvfscanf_r+0x586>
    4b94:	4655      	mov	r5, sl
    4b96:	9f0e      	ldr	r7, [sp, #56]	; 0x38
    4b98:	46c8      	mov	r8, r9
    4b9a:	2e00      	cmp	r6, #0
    4b9c:	f43f aca8 	beq.w	44f0 <__ssvfscanf_r+0x590>
    4ba0:	f7ff bb4b 	b.w	423a <__ssvfscanf_r+0x2da>
    4ba4:	f019 0f10 	tst.w	r9, #16
    4ba8:	bf1c      	itt	ne
    4baa:	4699      	movne	r9, r3
    4bac:	6823      	ldrne	r3, [r4, #0]
    4bae:	d12f      	bne.n	4c10 <__ssvfscanf_r+0xcb0>
    4bb0:	9809      	ldr	r0, [sp, #36]	; 0x24
    4bb2:	6822      	ldr	r2, [r4, #0]
    4bb4:	f8d0 9000 	ldr.w	r9, [r0]
    4bb8:	464b      	mov	r3, r9
    4bba:	7811      	ldrb	r1, [r2, #0]
    4bbc:	6832      	ldr	r2, [r6, #0]
    4bbe:	188a      	adds	r2, r1, r2
    4bc0:	7852      	ldrb	r2, [r2, #1]
    4bc2:	f012 0f08 	tst.w	r2, #8
    4bc6:	f040 80b0 	bne.w	4d2a <__ssvfscanf_r+0xdca>
    4bca:	6822      	ldr	r2, [r4, #0]
    4bcc:	6861      	ldr	r1, [r4, #4]
    4bce:	3901      	subs	r1, #1
    4bd0:	6061      	str	r1, [r4, #4]
    4bd2:	f812 1b01 	ldrb.w	r1, [r2], #1
    4bd6:	f1ba 0a01 	subs.w	sl, sl, #1
    4bda:	f803 1b01 	strb.w	r1, [r3], #1
    4bde:	6022      	str	r2, [r4, #0]
    4be0:	f000 80a3 	beq.w	4d2a <__ssvfscanf_r+0xdca>
    4be4:	6861      	ldr	r1, [r4, #4]
    4be6:	2900      	cmp	r1, #0
    4be8:	dce7      	bgt.n	4bba <__ssvfscanf_r+0xc5a>
    4bea:	4640      	mov	r0, r8
    4bec:	4621      	mov	r1, r4
    4bee:	9306      	str	r3, [sp, #24]
    4bf0:	f7ff f950 	bl	3e94 <__ssrefill_r>
    4bf4:	9b06      	ldr	r3, [sp, #24]
    4bf6:	2800      	cmp	r0, #0
    4bf8:	f040 8097 	bne.w	4d2a <__ssvfscanf_r+0xdca>
    4bfc:	6822      	ldr	r2, [r4, #0]
    4bfe:	e7dc      	b.n	4bba <__ssvfscanf_r+0xc5a>
    4c00:	4640      	mov	r0, r8
    4c02:	4621      	mov	r1, r4
    4c04:	f7ff f946 	bl	3e94 <__ssrefill_r>
    4c08:	2800      	cmp	r0, #0
    4c0a:	f47f ad4b 	bne.w	46a4 <__ssvfscanf_r+0x744>
    4c0e:	6823      	ldr	r3, [r4, #0]
    4c10:	7819      	ldrb	r1, [r3, #0]
    4c12:	3301      	adds	r3, #1
    4c14:	6832      	ldr	r2, [r6, #0]
    4c16:	188a      	adds	r2, r1, r2
    4c18:	7852      	ldrb	r2, [r2, #1]
    4c1a:	f012 0f08 	tst.w	r2, #8
    4c1e:	f47f ad41 	bne.w	46a4 <__ssvfscanf_r+0x744>
    4c22:	6862      	ldr	r2, [r4, #4]
    4c24:	f109 0901 	add.w	r9, r9, #1
    4c28:	6023      	str	r3, [r4, #0]
    4c2a:	3a01      	subs	r2, #1
    4c2c:	45d1      	cmp	r9, sl
    4c2e:	6062      	str	r2, [r4, #4]
    4c30:	f43f ad38 	beq.w	46a4 <__ssvfscanf_r+0x744>
    4c34:	2a00      	cmp	r2, #0
    4c36:	dceb      	bgt.n	4c10 <__ssvfscanf_r+0xcb0>
    4c38:	e7e2      	b.n	4c00 <__ssvfscanf_r+0xca0>
    4c3a:	f110 0f02 	cmn.w	r0, #2
    4c3e:	f43f ac4e 	beq.w	44de <__ssvfscanf_r+0x57e>
    4c42:	9a08      	ldr	r2, [sp, #32]
    4c44:	44b2      	add	sl, r6
    4c46:	3d01      	subs	r5, #1
    4c48:	2a00      	cmp	r2, #0
    4c4a:	f47f ac47 	bne.w	44dc <__ssvfscanf_r+0x57c>
    4c4e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    4c50:	9e08      	ldr	r6, [sp, #32]
    4c52:	3304      	adds	r3, #4
    4c54:	930f      	str	r3, [sp, #60]	; 0x3c
    4c56:	e442      	b.n	44de <__ssvfscanf_r+0x57e>
    4c58:	4610      	mov	r0, r2
    4c5a:	4621      	mov	r1, r4
    4c5c:	9207      	str	r2, [sp, #28]
    4c5e:	9306      	str	r3, [sp, #24]
    4c60:	f7ff f918 	bl	3e94 <__ssrefill_r>
    4c64:	9a07      	ldr	r2, [sp, #28]
    4c66:	9b06      	ldr	r3, [sp, #24]
    4c68:	2800      	cmp	r0, #0
    4c6a:	f43f ae3b 	beq.w	48e4 <__ssvfscanf_r+0x984>
    4c6e:	e63d      	b.n	48ec <__ssvfscanf_r+0x98c>
    4c70:	429e      	cmp	r6, r3
    4c72:	f43f aae2 	beq.w	423a <__ssvfscanf_r+0x2da>
    4c76:	1b9e      	subs	r6, r3, r6
    4c78:	f43f a9c0 	beq.w	3ffc <__ssvfscanf_r+0x9c>
    4c7c:	9a09      	ldr	r2, [sp, #36]	; 0x24
    4c7e:	19ad      	adds	r5, r5, r6
    4c80:	f8dd c030 	ldr.w	ip, [sp, #48]	; 0x30
    4c84:	3204      	adds	r2, #4
    4c86:	9209      	str	r2, [sp, #36]	; 0x24
    4c88:	f10c 0c01 	add.w	ip, ip, #1
    4c8c:	2200      	movs	r2, #0
    4c8e:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
    4c92:	701a      	strb	r2, [r3, #0]
    4c94:	f7ff b987 	b.w	3fa6 <__ssvfscanf_r+0x46>
    4c98:	2f02      	cmp	r7, #2
    4c9a:	f47f aed0 	bne.w	4a3e <__ssvfscanf_r+0xade>
    4c9e:	3701      	adds	r7, #1
    4ca0:	e613      	b.n	48ca <__ssvfscanf_r+0x96a>
    4ca2:	9e0d      	ldr	r6, [sp, #52]	; 0x34
    4ca4:	6831      	ldr	r1, [r6, #0]
    4ca6:	4589      	cmp	r9, r1
    4ca8:	f43f aac7 	beq.w	423a <__ssvfscanf_r+0x2da>
    4cac:	6861      	ldr	r1, [r4, #4]
    4cae:	f10d 0c4c 	add.w	ip, sp, #76	; 0x4c
    4cb2:	3201      	adds	r2, #1
    4cb4:	a8ab      	add	r0, sp, #684	; 0x2ac
    4cb6:	f80c 3009 	strb.w	r3, [ip, r9]
    4cba:	3901      	subs	r1, #1
    4cbc:	6022      	str	r2, [r4, #0]
    4cbe:	f109 0901 	add.w	r9, r9, #1
    4cc2:	2208      	movs	r2, #8
    4cc4:	6061      	str	r1, [r4, #4]
    4cc6:	2100      	movs	r1, #0
    4cc8:	aeab      	add	r6, sp, #684	; 0x2ac
    4cca:	f7fd fc9d 	bl	2608 <memset>
    4cce:	4640      	mov	r0, r8
    4cd0:	4629      	mov	r1, r5
    4cd2:	aa13      	add	r2, sp, #76	; 0x4c
    4cd4:	464b      	mov	r3, r9
    4cd6:	9600      	str	r6, [sp, #0]
    4cd8:	f003 ff8c 	bl	8bf4 <_mbrtowc_r>
    4cdc:	f1b0 3fff 	cmp.w	r0, #4294967295
    4ce0:	f43f aaab 	beq.w	423a <__ssvfscanf_r+0x2da>
    4ce4:	2800      	cmp	r0, #0
    4ce6:	d159      	bne.n	4d9c <__ssvfscanf_r+0xe3c>
    4ce8:	6028      	str	r0, [r5, #0]
    4cea:	f003 fbeb 	bl	84c4 <iswspace>
    4cee:	4603      	mov	r3, r0
    4cf0:	2800      	cmp	r0, #0
    4cf2:	f000 80a4 	beq.w	4e3e <__ssvfscanf_r+0xede>
    4cf6:	465b      	mov	r3, fp
    4cf8:	46ab      	mov	fp, r5
    4cfa:	463d      	mov	r5, r7
    4cfc:	461f      	mov	r7, r3
    4cfe:	f1b9 0f00 	cmp.w	r9, #0
    4d02:	f43f ab8c 	beq.w	441e <__ssvfscanf_r+0x4be>
    4d06:	f10d 0c4c 	add.w	ip, sp, #76	; 0x4c
    4d0a:	46a2      	mov	sl, r4
    4d0c:	eb0c 0609 	add.w	r6, ip, r9
    4d10:	464c      	mov	r4, r9
    4d12:	3c01      	subs	r4, #1
    4d14:	4640      	mov	r0, r8
    4d16:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
    4d1a:	4652      	mov	r2, sl
    4d1c:	f7ff f8d8 	bl	3ed0 <_sungetc_r>
    4d20:	2c00      	cmp	r4, #0
    4d22:	d1f6      	bne.n	4d12 <__ssvfscanf_r+0xdb2>
    4d24:	4654      	mov	r4, sl
    4d26:	f7ff bb7a 	b.w	441e <__ssvfscanf_r+0x4be>
    4d2a:	9909      	ldr	r1, [sp, #36]	; 0x24
    4d2c:	ebc9 0505 	rsb	r5, r9, r5
    4d30:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    4d32:	18ed      	adds	r5, r5, r3
    4d34:	3104      	adds	r1, #4
    4d36:	9109      	str	r1, [sp, #36]	; 0x24
    4d38:	3201      	adds	r2, #1
    4d3a:	920c      	str	r2, [sp, #48]	; 0x30
    4d3c:	2200      	movs	r2, #0
    4d3e:	701a      	strb	r2, [r3, #0]
    4d40:	f7ff b931 	b.w	3fa6 <__ssvfscanf_r+0x46>
    4d44:	f889 2000 	strb.w	r2, [r9]
    4d48:	f10d 0a4c 	add.w	sl, sp, #76	; 0x4c
    4d4c:	f8cd c01c 	str.w	ip, [sp, #28]
    4d50:	4640      	mov	r0, r8
    4d52:	4651      	mov	r1, sl
    4d54:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    4d56:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    4d58:	47b0      	blx	r6
    4d5a:	f8dd c01c 	ldr.w	ip, [sp, #28]
    4d5e:	f01c 0f20 	tst.w	ip, #32
    4d62:	d033      	beq.n	4dcc <__ssvfscanf_r+0xe6c>
    4d64:	9909      	ldr	r1, [sp, #36]	; 0x24
    4d66:	680b      	ldr	r3, [r1, #0]
    4d68:	3104      	adds	r1, #4
    4d6a:	9109      	str	r1, [sp, #36]	; 0x24
    4d6c:	6018      	str	r0, [r3, #0]
    4d6e:	f8dd c030 	ldr.w	ip, [sp, #48]	; 0x30
    4d72:	f10c 0c01 	add.w	ip, ip, #1
    4d76:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
    4d7a:	e48f      	b.n	469c <__ssvfscanf_r+0x73c>
    4d7c:	2e00      	cmp	r6, #0
    4d7e:	f43f a93d 	beq.w	3ffc <__ssvfscanf_r+0x9c>
    4d82:	19ad      	adds	r5, r5, r6
    4d84:	f7ff b90f 	b.w	3fa6 <__ssvfscanf_r+0x46>
    4d88:	f019 0302 	ands.w	r3, r9, #2
    4d8c:	f000 8089 	beq.w	4ea2 <__ssvfscanf_r+0xf42>
    4d90:	9e09      	ldr	r6, [sp, #36]	; 0x24
    4d92:	6833      	ldr	r3, [r6, #0]
    4d94:	3604      	adds	r6, #4
    4d96:	e9c3 ab00 	strd	sl, fp, [r3]
    4d9a:	e612      	b.n	49c2 <__ssvfscanf_r+0xa62>
    4d9c:	f110 0f02 	cmn.w	r0, #2
    4da0:	d17d      	bne.n	4e9e <__ssvfscanf_r+0xf3e>
    4da2:	6863      	ldr	r3, [r4, #4]
    4da4:	2b00      	cmp	r3, #0
    4da6:	f73f ab23 	bgt.w	43f0 <__ssvfscanf_r+0x490>
    4daa:	4640      	mov	r0, r8
    4dac:	4621      	mov	r1, r4
    4dae:	f7ff f871 	bl	3e94 <__ssrefill_r>
    4db2:	2800      	cmp	r0, #0
    4db4:	f43f ab1c 	beq.w	43f0 <__ssvfscanf_r+0x490>
    4db8:	465b      	mov	r3, fp
    4dba:	46ab      	mov	fp, r5
    4dbc:	463d      	mov	r5, r7
    4dbe:	461f      	mov	r7, r3
    4dc0:	f1b9 0f00 	cmp.w	r9, #0
    4dc4:	f47f aa39 	bne.w	423a <__ssvfscanf_r+0x2da>
    4dc8:	f7ff bb29 	b.w	441e <__ssvfscanf_r+0x4be>
    4dcc:	f01c 0f04 	tst.w	ip, #4
    4dd0:	f000 8083 	beq.w	4eda <__ssvfscanf_r+0xf7a>
    4dd4:	9a09      	ldr	r2, [sp, #36]	; 0x24
    4dd6:	6813      	ldr	r3, [r2, #0]
    4dd8:	3204      	adds	r2, #4
    4dda:	9209      	str	r2, [sp, #36]	; 0x24
    4ddc:	8018      	strh	r0, [r3, #0]
    4dde:	e7c6      	b.n	4d6e <__ssvfscanf_r+0xe0e>
    4de0:	f429 69f0 	bic.w	r9, r9, #1920	; 0x780
    4de4:	2701      	movs	r7, #1
    4de6:	2300      	movs	r3, #0
    4de8:	e56f      	b.n	48ca <__ssvfscanf_r+0x96a>
    4dea:	9b08      	ldr	r3, [sp, #32]
    4dec:	4640      	mov	r0, r8
    4dee:	1c59      	adds	r1, r3, #1
    4df0:	230a      	movs	r3, #10
    4df2:	f006 f81d 	bl	ae30 <_strtol_r>
    4df6:	9e10      	ldr	r6, [sp, #64]	; 0x40
    4df8:	1b82      	subs	r2, r0, r6
    4dfa:	9808      	ldr	r0, [sp, #32]
    4dfc:	f8dd c00c 	ldr.w	ip, [sp, #12]
    4e00:	4584      	cmp	ip, r0
    4e02:	bf9c      	itt	ls
    4e04:	f50d 71cf 	addls.w	r1, sp, #414	; 0x19e
    4e08:	9108      	strls	r1, [sp, #32]
    4e0a:	f24d 51b8 	movw	r1, #54712	; 0xd5b8
    4e0e:	9808      	ldr	r0, [sp, #32]
    4e10:	f2c0 0100 	movt	r1, #0
    4e14:	f7fd fc94 	bl	2740 <sprintf>
    4e18:	e5c3      	b.n	49a2 <__ssvfscanf_r+0xa42>
    4e1a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    4e1c:	f8dd c03c 	ldr.w	ip, [sp, #60]	; 0x3c
    4e20:	ebb3 020c 	subs.w	r2, r3, ip
    4e24:	f43f adbd 	beq.w	49a2 <__ssvfscanf_r+0xa42>
    4e28:	4252      	negs	r2, r2
    4e2a:	9608      	str	r6, [sp, #32]
    4e2c:	e7e5      	b.n	4dfa <__ssvfscanf_r+0xe9a>
    4e2e:	4640      	mov	r0, r8
    4e30:	4622      	mov	r2, r4
    4e32:	f7ff f84d 	bl	3ed0 <_sungetc_r>
    4e36:	3d01      	subs	r5, #1
    4e38:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
    4e3c:	e59e      	b.n	497c <__ssvfscanf_r+0xa1c>
    4e3e:	9808      	ldr	r0, [sp, #32]
    4e40:	444f      	add	r7, r9
    4e42:	f10a 3aff 	add.w	sl, sl, #4294967295
    4e46:	bb08      	cbnz	r0, 4e8c <__ssvfscanf_r+0xf2c>
    4e48:	3504      	adds	r5, #4
    4e4a:	f8dd 9020 	ldr.w	r9, [sp, #32]
    4e4e:	e7a8      	b.n	4da2 <__ssvfscanf_r+0xe42>
    4e50:	f429 69f0 	bic.w	r9, r9, #1920	; 0x780
    4e54:	f04f 0b01 	mov.w	fp, #1
    4e58:	2300      	movs	r3, #0
    4e5a:	e536      	b.n	48ca <__ssvfscanf_r+0x96a>
    4e5c:	f019 0f01 	tst.w	r9, #1
    4e60:	d10d      	bne.n	4e7e <__ssvfscanf_r+0xf1e>
    4e62:	f019 0f02 	tst.w	r9, #2
    4e66:	d013      	beq.n	4e90 <__ssvfscanf_r+0xf30>
    4e68:	9909      	ldr	r1, [sp, #36]	; 0x24
    4e6a:	680b      	ldr	r3, [r1, #0]
    4e6c:	3104      	adds	r1, #4
    4e6e:	9109      	str	r1, [sp, #36]	; 0x24
    4e70:	4628      	mov	r0, r5
    4e72:	ea4f 71e0 	mov.w	r1, r0, asr #31
    4e76:	e9c3 0100 	strd	r0, r1, [r3]
    4e7a:	f7ff b894 	b.w	3fa6 <__ssvfscanf_r+0x46>
    4e7e:	9809      	ldr	r0, [sp, #36]	; 0x24
    4e80:	6803      	ldr	r3, [r0, #0]
    4e82:	3004      	adds	r0, #4
    4e84:	9009      	str	r0, [sp, #36]	; 0x24
    4e86:	601d      	str	r5, [r3, #0]
    4e88:	f7ff b88d 	b.w	3fa6 <__ssvfscanf_r+0x46>
    4e8c:	4699      	mov	r9, r3
    4e8e:	e788      	b.n	4da2 <__ssvfscanf_r+0xe42>
    4e90:	9a09      	ldr	r2, [sp, #36]	; 0x24
    4e92:	6813      	ldr	r3, [r2, #0]
    4e94:	3204      	adds	r2, #4
    4e96:	9209      	str	r2, [sp, #36]	; 0x24
    4e98:	601d      	str	r5, [r3, #0]
    4e9a:	f7ff b884 	b.w	3fa6 <__ssvfscanf_r+0x46>
    4e9e:	6828      	ldr	r0, [r5, #0]
    4ea0:	e723      	b.n	4cea <__ssvfscanf_r+0xd8a>
    4ea2:	9a09      	ldr	r2, [sp, #36]	; 0x24
    4ea4:	9306      	str	r3, [sp, #24]
    4ea6:	1d16      	adds	r6, r2, #4
    4ea8:	f8d2 9000 	ldr.w	r9, [r2]
    4eac:	f004 fe1e 	bl	9aec <__isnand>
    4eb0:	9b06      	ldr	r3, [sp, #24]
    4eb2:	2800      	cmp	r0, #0
    4eb4:	d155      	bne.n	4f62 <__ssvfscanf_r+0x1002>
    4eb6:	4650      	mov	r0, sl
    4eb8:	4659      	mov	r1, fp
    4eba:	f007 fe0d 	bl	cad8 <__aeabi_d2f>
    4ebe:	f8c9 0000 	str.w	r0, [r9]
    4ec2:	e57e      	b.n	49c2 <__ssvfscanf_r+0xa62>
    4ec4:	6822      	ldr	r2, [r4, #0]
    4ec6:	4456      	add	r6, sl
    4ec8:	ebca 0303 	rsb	r3, sl, r3
    4ecc:	19ad      	adds	r5, r5, r6
    4ece:	6063      	str	r3, [r4, #4]
    4ed0:	eb02 030a 	add.w	r3, r2, sl
    4ed4:	6023      	str	r3, [r4, #0]
    4ed6:	f7ff b866 	b.w	3fa6 <__ssvfscanf_r+0x46>
    4eda:	f01c 0201 	ands.w	r2, ip, #1
    4ede:	d122      	bne.n	4f26 <__ssvfscanf_r+0xfc6>
    4ee0:	f01c 0f02 	tst.w	ip, #2
    4ee4:	d01f      	beq.n	4f26 <__ssvfscanf_r+0xfc6>
    4ee6:	980b      	ldr	r0, [sp, #44]	; 0x2c
    4ee8:	f24b 1379 	movw	r3, #45433	; 0xb179
    4eec:	f2c0 0300 	movt	r3, #0
    4ef0:	4651      	mov	r1, sl
    4ef2:	4298      	cmp	r0, r3
    4ef4:	4640      	mov	r0, r8
    4ef6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    4ef8:	d039      	beq.n	4f6e <__ssvfscanf_r+0x100e>
    4efa:	f006 f845 	bl	af88 <_strtoll_r>
    4efe:	9a09      	ldr	r2, [sp, #36]	; 0x24
    4f00:	6813      	ldr	r3, [r2, #0]
    4f02:	3204      	adds	r2, #4
    4f04:	9209      	str	r2, [sp, #36]	; 0x24
    4f06:	6059      	str	r1, [r3, #4]
    4f08:	6018      	str	r0, [r3, #0]
    4f0a:	e730      	b.n	4d6e <__ssvfscanf_r+0xe0e>
    4f0c:	4632      	mov	r2, r6
    4f0e:	6821      	ldr	r1, [r4, #0]
    4f10:	f7fd fab2 	bl	2478 <memcpy>
    4f14:	6862      	ldr	r2, [r4, #4]
    4f16:	6823      	ldr	r3, [r4, #0]
    4f18:	4655      	mov	r5, sl
    4f1a:	1b92      	subs	r2, r2, r6
    4f1c:	46ca      	mov	sl, r9
    4f1e:	199e      	adds	r6, r3, r6
    4f20:	6062      	str	r2, [r4, #4]
    4f22:	6026      	str	r6, [r4, #0]
    4f24:	e610      	b.n	4b48 <__ssvfscanf_r+0xbe8>
    4f26:	9e09      	ldr	r6, [sp, #36]	; 0x24
    4f28:	6833      	ldr	r3, [r6, #0]
    4f2a:	3604      	adds	r6, #4
    4f2c:	9609      	str	r6, [sp, #36]	; 0x24
    4f2e:	6018      	str	r0, [r3, #0]
    4f30:	e71d      	b.n	4d6e <__ssvfscanf_r+0xe0e>
    4f32:	ad13      	add	r5, sp, #76	; 0x4c
    4f34:	e003      	b.n	4f3e <__ssvfscanf_r+0xfde>
    4f36:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
    4f3a:	f7fe ffc9 	bl	3ed0 <_sungetc_r>
    4f3e:	42b5      	cmp	r5, r6
    4f40:	4640      	mov	r0, r8
    4f42:	4622      	mov	r2, r4
    4f44:	d3f7      	bcc.n	4f36 <__ssvfscanf_r+0xfd6>
    4f46:	f7ff b859 	b.w	3ffc <__ssvfscanf_r+0x9c>
    4f4a:	ad13      	add	r5, sp, #76	; 0x4c
    4f4c:	e003      	b.n	4f56 <__ssvfscanf_r+0xff6>
    4f4e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
    4f52:	f7fe ffbd 	bl	3ed0 <_sungetc_r>
    4f56:	42b5      	cmp	r5, r6
    4f58:	4640      	mov	r0, r8
    4f5a:	4622      	mov	r2, r4
    4f5c:	d3f7      	bcc.n	4f4e <__ssvfscanf_r+0xfee>
    4f5e:	f7ff b84d 	b.w	3ffc <__ssvfscanf_r+0x9c>
    4f62:	4618      	mov	r0, r3
    4f64:	f004 fe1e 	bl	9ba4 <nanf>
    4f68:	f8c9 0000 	str.w	r0, [r9]
    4f6c:	e529      	b.n	49c2 <__ssvfscanf_r+0xa62>
    4f6e:	f006 f9ad 	bl	b2cc <_strtoull_r>
    4f72:	e7c4      	b.n	4efe <__ssvfscanf_r+0xf9e>
    4f74:	ad13      	add	r5, sp, #76	; 0x4c
    4f76:	e003      	b.n	4f80 <__ssvfscanf_r+0x1020>
    4f78:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
    4f7c:	f7fe ffa8 	bl	3ed0 <_sungetc_r>
    4f80:	42b5      	cmp	r5, r6
    4f82:	4640      	mov	r0, r8
    4f84:	4622      	mov	r2, r4
    4f86:	d3f7      	bcc.n	4f78 <__ssvfscanf_r+0x1018>
    4f88:	f7ff b838 	b.w	3ffc <__ssvfscanf_r+0x9c>

00004f8c <__submore>:
    4f8c:	f101 0344 	add.w	r3, r1, #68	; 0x44
    4f90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    4f94:	460c      	mov	r4, r1
    4f96:	6b49      	ldr	r1, [r1, #52]	; 0x34
    4f98:	4299      	cmp	r1, r3
    4f9a:	d018      	beq.n	4fce <__submore+0x42>
    4f9c:	6ba5      	ldr	r5, [r4, #56]	; 0x38
    4f9e:	006f      	lsls	r7, r5, #1
    4fa0:	463a      	mov	r2, r7
    4fa2:	f004 fbb7 	bl	9714 <_realloc_r>
    4fa6:	4606      	mov	r6, r0
    4fa8:	b168      	cbz	r0, 4fc6 <__submore+0x3a>
    4faa:	eb00 0805 	add.w	r8, r0, r5
    4fae:	462a      	mov	r2, r5
    4fb0:	4640      	mov	r0, r8
    4fb2:	4631      	mov	r1, r6
    4fb4:	f7fd fa60 	bl	2478 <memcpy>
    4fb8:	63a7      	str	r7, [r4, #56]	; 0x38
    4fba:	f8c4 8000 	str.w	r8, [r4]
    4fbe:	2000      	movs	r0, #0
    4fc0:	6366      	str	r6, [r4, #52]	; 0x34
    4fc2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    4fc6:	f04f 30ff 	mov.w	r0, #4294967295
    4fca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    4fce:	f44f 6180 	mov.w	r1, #1024	; 0x400
    4fd2:	f003 fb3d 	bl	8650 <_malloc_r>
    4fd6:	4603      	mov	r3, r0
    4fd8:	2800      	cmp	r0, #0
    4fda:	d0f4      	beq.n	4fc6 <__submore+0x3a>
    4fdc:	f894 1046 	ldrb.w	r1, [r4, #70]	; 0x46
    4fe0:	f500 727e 	add.w	r2, r0, #1016	; 0x3f8
    4fe4:	3205      	adds	r2, #5
    4fe6:	6360      	str	r0, [r4, #52]	; 0x34
    4fe8:	f44f 6080 	mov.w	r0, #1024	; 0x400
    4fec:	63a0      	str	r0, [r4, #56]	; 0x38
    4fee:	7091      	strb	r1, [r2, #2]
    4ff0:	2000      	movs	r0, #0
    4ff2:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
    4ff6:	7051      	strb	r1, [r2, #1]
    4ff8:	f894 1044 	ldrb.w	r1, [r4, #68]	; 0x44
    4ffc:	f883 13fd 	strb.w	r1, [r3, #1021]	; 0x3fd
    5000:	6022      	str	r2, [r4, #0]
    5002:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    5006:	bf00      	nop

00005008 <_ungetc_r>:
    5008:	f1b1 3fff 	cmp.w	r1, #4294967295
    500c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    500e:	460c      	mov	r4, r1
    5010:	4615      	mov	r5, r2
    5012:	4606      	mov	r6, r0
    5014:	d03a      	beq.n	508c <_ungetc_r+0x84>
    5016:	b110      	cbz	r0, 501e <_ungetc_r+0x16>
    5018:	6983      	ldr	r3, [r0, #24]
    501a:	2b00      	cmp	r3, #0
    501c:	d041      	beq.n	50a2 <_ungetc_r+0x9a>
    501e:	f24d 63f4 	movw	r3, #55028	; 0xd6f4
    5022:	f2c0 0300 	movt	r3, #0
    5026:	429d      	cmp	r5, r3
    5028:	bf08      	it	eq
    502a:	6875      	ldreq	r5, [r6, #4]
    502c:	d00e      	beq.n	504c <_ungetc_r+0x44>
    502e:	f24d 7314 	movw	r3, #55060	; 0xd714
    5032:	f2c0 0300 	movt	r3, #0
    5036:	429d      	cmp	r5, r3
    5038:	bf08      	it	eq
    503a:	68b5      	ldreq	r5, [r6, #8]
    503c:	d006      	beq.n	504c <_ungetc_r+0x44>
    503e:	f24d 7334 	movw	r3, #55092	; 0xd734
    5042:	f2c0 0300 	movt	r3, #0
    5046:	429d      	cmp	r5, r3
    5048:	bf08      	it	eq
    504a:	68f5      	ldreq	r5, [r6, #12]
    504c:	89ab      	ldrh	r3, [r5, #12]
    504e:	b299      	uxth	r1, r3
    5050:	f411 5f00 	tst.w	r1, #8192	; 0x2000
    5054:	d01c      	beq.n	5090 <_ungetc_r+0x88>
    5056:	f64f 72df 	movw	r2, #65503	; 0xffdf
    505a:	f2c0 0200 	movt	r2, #0
    505e:	ea01 0202 	and.w	r2, r1, r2
    5062:	81aa      	strh	r2, [r5, #12]
    5064:	b293      	uxth	r3, r2
    5066:	f013 0f04 	tst.w	r3, #4
    506a:	d03e      	beq.n	50ea <_ungetc_r+0xe2>
    506c:	6b6b      	ldr	r3, [r5, #52]	; 0x34
    506e:	b2e7      	uxtb	r7, r4
    5070:	b1d3      	cbz	r3, 50a8 <_ungetc_r+0xa0>
    5072:	686a      	ldr	r2, [r5, #4]
    5074:	6bab      	ldr	r3, [r5, #56]	; 0x38
    5076:	429a      	cmp	r2, r3
    5078:	da41      	bge.n	50fe <_ungetc_r+0xf6>
    507a:	682b      	ldr	r3, [r5, #0]
    507c:	463c      	mov	r4, r7
    507e:	1e5a      	subs	r2, r3, #1
    5080:	602a      	str	r2, [r5, #0]
    5082:	f803 7c01 	strb.w	r7, [r3, #-1]
    5086:	686b      	ldr	r3, [r5, #4]
    5088:	3301      	adds	r3, #1
    508a:	606b      	str	r3, [r5, #4]
    508c:	4620      	mov	r0, r4
    508e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    5090:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
    5094:	6e6a      	ldr	r2, [r5, #100]	; 0x64
    5096:	81ab      	strh	r3, [r5, #12]
    5098:	b299      	uxth	r1, r3
    509a:	f422 5300 	bic.w	r3, r2, #8192	; 0x2000
    509e:	666b      	str	r3, [r5, #100]	; 0x64
    50a0:	e7d9      	b.n	5056 <_ungetc_r+0x4e>
    50a2:	f002 fec1 	bl	7e28 <__sinit>
    50a6:	e7ba      	b.n	501e <_ungetc_r+0x16>
    50a8:	692b      	ldr	r3, [r5, #16]
    50aa:	2b00      	cmp	r3, #0
    50ac:	d030      	beq.n	5110 <_ungetc_r+0x108>
    50ae:	682a      	ldr	r2, [r5, #0]
    50b0:	4293      	cmp	r3, r2
    50b2:	d204      	bcs.n	50be <_ungetc_r+0xb6>
    50b4:	f812 4c01 	ldrb.w	r4, [r2, #-1]
    50b8:	1e53      	subs	r3, r2, #1
    50ba:	42bc      	cmp	r4, r7
    50bc:	d010      	beq.n	50e0 <_ungetc_r+0xd8>
    50be:	6869      	ldr	r1, [r5, #4]
    50c0:	462b      	mov	r3, r5
    50c2:	463c      	mov	r4, r7
    50c4:	63ea      	str	r2, [r5, #60]	; 0x3c
    50c6:	f803 7f46 	strb.w	r7, [r3, #70]!
    50ca:	f105 0244 	add.w	r2, r5, #68	; 0x44
    50ce:	6429      	str	r1, [r5, #64]	; 0x40
    50d0:	4620      	mov	r0, r4
    50d2:	636a      	str	r2, [r5, #52]	; 0x34
    50d4:	2201      	movs	r2, #1
    50d6:	602b      	str	r3, [r5, #0]
    50d8:	606a      	str	r2, [r5, #4]
    50da:	2203      	movs	r2, #3
    50dc:	63aa      	str	r2, [r5, #56]	; 0x38
    50de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    50e0:	686a      	ldr	r2, [r5, #4]
    50e2:	602b      	str	r3, [r5, #0]
    50e4:	1c53      	adds	r3, r2, #1
    50e6:	606b      	str	r3, [r5, #4]
    50e8:	e7d0      	b.n	508c <_ungetc_r+0x84>
    50ea:	f013 0f10 	tst.w	r3, #16
    50ee:	d00c      	beq.n	510a <_ungetc_r+0x102>
    50f0:	f013 0f08 	tst.w	r3, #8
    50f4:	d10e      	bne.n	5114 <_ungetc_r+0x10c>
    50f6:	f042 0204 	orr.w	r2, r2, #4
    50fa:	81aa      	strh	r2, [r5, #12]
    50fc:	e7b6      	b.n	506c <_ungetc_r+0x64>
    50fe:	4630      	mov	r0, r6
    5100:	4629      	mov	r1, r5
    5102:	f7ff ff43 	bl	4f8c <__submore>
    5106:	2800      	cmp	r0, #0
    5108:	d0b7      	beq.n	507a <_ungetc_r+0x72>
    510a:	f04f 34ff 	mov.w	r4, #4294967295
    510e:	e7bd      	b.n	508c <_ungetc_r+0x84>
    5110:	682a      	ldr	r2, [r5, #0]
    5112:	e7d4      	b.n	50be <_ungetc_r+0xb6>
    5114:	4630      	mov	r0, r6
    5116:	4629      	mov	r1, r5
    5118:	f002 fd16 	bl	7b48 <_fflush_r>
    511c:	2800      	cmp	r0, #0
    511e:	d1f4      	bne.n	510a <_ungetc_r+0x102>
    5120:	89a9      	ldrh	r1, [r5, #12]
    5122:	f64f 72f7 	movw	r2, #65527	; 0xfff7
    5126:	f2c0 0200 	movt	r2, #0
    512a:	61a8      	str	r0, [r5, #24]
    512c:	ea01 0202 	and.w	r2, r1, r2
    5130:	60a8      	str	r0, [r5, #8]
    5132:	81aa      	strh	r2, [r5, #12]
    5134:	e7df      	b.n	50f6 <_ungetc_r+0xee>
    5136:	bf00      	nop

00005138 <ungetc>:
    5138:	f240 032c 	movw	r3, #44	; 0x2c
    513c:	460a      	mov	r2, r1
    513e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5142:	4601      	mov	r1, r0
    5144:	6818      	ldr	r0, [r3, #0]
    5146:	e75f      	b.n	5008 <_ungetc_r>

00005148 <__sprint_r>:
    5148:	6893      	ldr	r3, [r2, #8]
    514a:	b510      	push	{r4, lr}
    514c:	4614      	mov	r4, r2
    514e:	b913      	cbnz	r3, 5156 <__sprint_r+0xe>
    5150:	6053      	str	r3, [r2, #4]
    5152:	4618      	mov	r0, r3
    5154:	bd10      	pop	{r4, pc}
    5156:	f002 ffcb 	bl	80f0 <__sfvwrite_r>
    515a:	2300      	movs	r3, #0
    515c:	6063      	str	r3, [r4, #4]
    515e:	60a3      	str	r3, [r4, #8]
    5160:	bd10      	pop	{r4, pc}
    5162:	bf00      	nop

00005164 <_vfprintf_r>:
    5164:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    5168:	f5ad 6dae 	sub.w	sp, sp, #1392	; 0x570
    516c:	b083      	sub	sp, #12
    516e:	460e      	mov	r6, r1
    5170:	4615      	mov	r5, r2
    5172:	469a      	mov	sl, r3
    5174:	4681      	mov	r9, r0
    5176:	f003 f9b9 	bl	84ec <_localeconv_r>
    517a:	6800      	ldr	r0, [r0, #0]
    517c:	901d      	str	r0, [sp, #116]	; 0x74
    517e:	f1b9 0f00 	cmp.w	r9, #0
    5182:	d004      	beq.n	518e <_vfprintf_r+0x2a>
    5184:	f8d9 3018 	ldr.w	r3, [r9, #24]
    5188:	2b00      	cmp	r3, #0
    518a:	f000 815a 	beq.w	5442 <_vfprintf_r+0x2de>
    518e:	f24d 63f4 	movw	r3, #55028	; 0xd6f4
    5192:	f2c0 0300 	movt	r3, #0
    5196:	429e      	cmp	r6, r3
    5198:	bf08      	it	eq
    519a:	f8d9 6004 	ldreq.w	r6, [r9, #4]
    519e:	d010      	beq.n	51c2 <_vfprintf_r+0x5e>
    51a0:	f24d 7314 	movw	r3, #55060	; 0xd714
    51a4:	f2c0 0300 	movt	r3, #0
    51a8:	429e      	cmp	r6, r3
    51aa:	bf08      	it	eq
    51ac:	f8d9 6008 	ldreq.w	r6, [r9, #8]
    51b0:	d007      	beq.n	51c2 <_vfprintf_r+0x5e>
    51b2:	f24d 7334 	movw	r3, #55092	; 0xd734
    51b6:	f2c0 0300 	movt	r3, #0
    51ba:	429e      	cmp	r6, r3
    51bc:	bf08      	it	eq
    51be:	f8d9 600c 	ldreq.w	r6, [r9, #12]
    51c2:	f8b6 c00c 	ldrh.w	ip, [r6, #12]
    51c6:	fa1f f38c 	uxth.w	r3, ip
    51ca:	f413 5f00 	tst.w	r3, #8192	; 0x2000
    51ce:	d109      	bne.n	51e4 <_vfprintf_r+0x80>
    51d0:	f44c 5c00 	orr.w	ip, ip, #8192	; 0x2000
    51d4:	6e72      	ldr	r2, [r6, #100]	; 0x64
    51d6:	f8a6 c00c 	strh.w	ip, [r6, #12]
    51da:	fa1f f38c 	uxth.w	r3, ip
    51de:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
    51e2:	6672      	str	r2, [r6, #100]	; 0x64
    51e4:	f013 0f08 	tst.w	r3, #8
    51e8:	f001 8301 	beq.w	67ee <_vfprintf_r+0x168a>
    51ec:	6932      	ldr	r2, [r6, #16]
    51ee:	2a00      	cmp	r2, #0
    51f0:	f001 82fd 	beq.w	67ee <_vfprintf_r+0x168a>
    51f4:	f003 031a 	and.w	r3, r3, #26
    51f8:	2b0a      	cmp	r3, #10
    51fa:	f000 80e0 	beq.w	53be <_vfprintf_r+0x25a>
    51fe:	2200      	movs	r2, #0
    5200:	9212      	str	r2, [sp, #72]	; 0x48
    5202:	921a      	str	r2, [sp, #104]	; 0x68
    5204:	2300      	movs	r3, #0
    5206:	921c      	str	r2, [sp, #112]	; 0x70
    5208:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    520c:	9211      	str	r2, [sp, #68]	; 0x44
    520e:	3404      	adds	r4, #4
    5210:	9219      	str	r2, [sp, #100]	; 0x64
    5212:	f50d 62a4 	add.w	r2, sp, #1312	; 0x520
    5216:	931b      	str	r3, [sp, #108]	; 0x6c
    5218:	3204      	adds	r2, #4
    521a:	f50d 6390 	add.w	r3, sp, #1152	; 0x480
    521e:	3228      	adds	r2, #40	; 0x28
    5220:	3303      	adds	r3, #3
    5222:	9218      	str	r2, [sp, #96]	; 0x60
    5224:	9307      	str	r3, [sp, #28]
    5226:	2300      	movs	r3, #0
    5228:	f8cd 454c 	str.w	r4, [sp, #1356]	; 0x54c
    522c:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    5230:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    5234:	782b      	ldrb	r3, [r5, #0]
    5236:	1e1a      	subs	r2, r3, #0
    5238:	bf18      	it	ne
    523a:	2201      	movne	r2, #1
    523c:	2b25      	cmp	r3, #37	; 0x25
    523e:	bf0c      	ite	eq
    5240:	2200      	moveq	r2, #0
    5242:	f002 0201 	andne.w	r2, r2, #1
    5246:	b332      	cbz	r2, 5296 <_vfprintf_r+0x132>
    5248:	462f      	mov	r7, r5
    524a:	f817 3f01 	ldrb.w	r3, [r7, #1]!
    524e:	1e1a      	subs	r2, r3, #0
    5250:	bf18      	it	ne
    5252:	2201      	movne	r2, #1
    5254:	2b25      	cmp	r3, #37	; 0x25
    5256:	bf0c      	ite	eq
    5258:	2200      	moveq	r2, #0
    525a:	f002 0201 	andne.w	r2, r2, #1
    525e:	2a00      	cmp	r2, #0
    5260:	d1f3      	bne.n	524a <_vfprintf_r+0xe6>
    5262:	ebb7 0805 	subs.w	r8, r7, r5
    5266:	bf08      	it	eq
    5268:	463d      	moveq	r5, r7
    526a:	d014      	beq.n	5296 <_vfprintf_r+0x132>
    526c:	f8c4 8004 	str.w	r8, [r4, #4]
    5270:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    5274:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    5278:	3301      	adds	r3, #1
    527a:	6025      	str	r5, [r4, #0]
    527c:	2b07      	cmp	r3, #7
    527e:	4442      	add	r2, r8
    5280:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    5284:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    5288:	dc78      	bgt.n	537c <_vfprintf_r+0x218>
    528a:	3408      	adds	r4, #8
    528c:	9811      	ldr	r0, [sp, #68]	; 0x44
    528e:	463d      	mov	r5, r7
    5290:	4440      	add	r0, r8
    5292:	9011      	str	r0, [sp, #68]	; 0x44
    5294:	783b      	ldrb	r3, [r7, #0]
    5296:	2b00      	cmp	r3, #0
    5298:	d07c      	beq.n	5394 <_vfprintf_r+0x230>
    529a:	1c6b      	adds	r3, r5, #1
    529c:	f04f 37ff 	mov.w	r7, #4294967295
    52a0:	202b      	movs	r0, #43	; 0x2b
    52a2:	f04f 0c20 	mov.w	ip, #32
    52a6:	2100      	movs	r1, #0
    52a8:	f04f 0200 	mov.w	r2, #0
    52ac:	910f      	str	r1, [sp, #60]	; 0x3c
    52ae:	f88d 2577 	strb.w	r2, [sp, #1399]	; 0x577
    52b2:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
    52b6:	786a      	ldrb	r2, [r5, #1]
    52b8:	910a      	str	r1, [sp, #40]	; 0x28
    52ba:	1c5d      	adds	r5, r3, #1
    52bc:	f1a2 0320 	sub.w	r3, r2, #32
    52c0:	2b58      	cmp	r3, #88	; 0x58
    52c2:	f200 8286 	bhi.w	57d2 <_vfprintf_r+0x66e>
    52c6:	e8df f013 	tbh	[pc, r3, lsl #1]
    52ca:	0298      	.short	0x0298
    52cc:	02840284 	.word	0x02840284
    52d0:	028402a4 	.word	0x028402a4
    52d4:	02840284 	.word	0x02840284
    52d8:	02840284 	.word	0x02840284
    52dc:	02ad0284 	.word	0x02ad0284
    52e0:	028402ba 	.word	0x028402ba
    52e4:	02ca02c1 	.word	0x02ca02c1
    52e8:	02e70284 	.word	0x02e70284
    52ec:	02f002f0 	.word	0x02f002f0
    52f0:	02f002f0 	.word	0x02f002f0
    52f4:	02f002f0 	.word	0x02f002f0
    52f8:	02f002f0 	.word	0x02f002f0
    52fc:	028402f0 	.word	0x028402f0
    5300:	02840284 	.word	0x02840284
    5304:	02840284 	.word	0x02840284
    5308:	02840284 	.word	0x02840284
    530c:	02840284 	.word	0x02840284
    5310:	03040284 	.word	0x03040284
    5314:	02840326 	.word	0x02840326
    5318:	02840326 	.word	0x02840326
    531c:	02840284 	.word	0x02840284
    5320:	036a0284 	.word	0x036a0284
    5324:	02840284 	.word	0x02840284
    5328:	02840481 	.word	0x02840481
    532c:	02840284 	.word	0x02840284
    5330:	02840284 	.word	0x02840284
    5334:	02840414 	.word	0x02840414
    5338:	042f0284 	.word	0x042f0284
    533c:	02840284 	.word	0x02840284
    5340:	02840284 	.word	0x02840284
    5344:	02840284 	.word	0x02840284
    5348:	02840284 	.word	0x02840284
    534c:	02840284 	.word	0x02840284
    5350:	0465044f 	.word	0x0465044f
    5354:	03260326 	.word	0x03260326
    5358:	03730326 	.word	0x03730326
    535c:	02840465 	.word	0x02840465
    5360:	03790284 	.word	0x03790284
    5364:	03850284 	.word	0x03850284
    5368:	03ad0396 	.word	0x03ad0396
    536c:	0284040a 	.word	0x0284040a
    5370:	028403cc 	.word	0x028403cc
    5374:	028403f4 	.word	0x028403f4
    5378:	00c00284 	.word	0x00c00284
    537c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    5380:	4648      	mov	r0, r9
    5382:	4631      	mov	r1, r6
    5384:	320c      	adds	r2, #12
    5386:	f7ff fedf 	bl	5148 <__sprint_r>
    538a:	b958      	cbnz	r0, 53a4 <_vfprintf_r+0x240>
    538c:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    5390:	3404      	adds	r4, #4
    5392:	e77b      	b.n	528c <_vfprintf_r+0x128>
    5394:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    5398:	2b00      	cmp	r3, #0
    539a:	f041 8192 	bne.w	66c2 <_vfprintf_r+0x155e>
    539e:	2300      	movs	r3, #0
    53a0:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    53a4:	89b3      	ldrh	r3, [r6, #12]
    53a6:	f013 0f40 	tst.w	r3, #64	; 0x40
    53aa:	d002      	beq.n	53b2 <_vfprintf_r+0x24e>
    53ac:	f04f 30ff 	mov.w	r0, #4294967295
    53b0:	9011      	str	r0, [sp, #68]	; 0x44
    53b2:	9811      	ldr	r0, [sp, #68]	; 0x44
    53b4:	b05f      	add	sp, #380	; 0x17c
    53b6:	f50d 6d80 	add.w	sp, sp, #1024	; 0x400
    53ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    53be:	f9b6 300e 	ldrsh.w	r3, [r6, #14]
    53c2:	2b00      	cmp	r3, #0
    53c4:	f6ff af1b 	blt.w	51fe <_vfprintf_r+0x9a>
    53c8:	6a37      	ldr	r7, [r6, #32]
    53ca:	f02c 0c02 	bic.w	ip, ip, #2
    53ce:	f8d6 e028 	ldr.w	lr, [r6, #40]	; 0x28
    53d2:	f50d 648e 	add.w	r4, sp, #1136	; 0x470
    53d6:	f8ad c488 	strh.w	ip, [sp, #1160]	; 0x488
    53da:	340c      	adds	r4, #12
    53dc:	f8b6 c00e 	ldrh.w	ip, [r6, #14]
    53e0:	462a      	mov	r2, r5
    53e2:	4653      	mov	r3, sl
    53e4:	4648      	mov	r0, r9
    53e6:	4621      	mov	r1, r4
    53e8:	ad1f      	add	r5, sp, #124	; 0x7c
    53ea:	f8cd 749c 	str.w	r7, [sp, #1180]	; 0x49c
    53ee:	2700      	movs	r7, #0
    53f0:	f8cd 548c 	str.w	r5, [sp, #1164]	; 0x48c
    53f4:	f8cd 547c 	str.w	r5, [sp, #1148]	; 0x47c
    53f8:	f44f 6580 	mov.w	r5, #1024	; 0x400
    53fc:	f8cd e4a4 	str.w	lr, [sp, #1188]	; 0x4a4
    5400:	f8ad c48a 	strh.w	ip, [sp, #1162]	; 0x48a
    5404:	f8cd 5490 	str.w	r5, [sp, #1168]	; 0x490
    5408:	f8cd 7494 	str.w	r7, [sp, #1172]	; 0x494
    540c:	f8cd 5484 	str.w	r5, [sp, #1156]	; 0x484
    5410:	f7ff fea8 	bl	5164 <_vfprintf_r>
    5414:	2800      	cmp	r0, #0
    5416:	9011      	str	r0, [sp, #68]	; 0x44
    5418:	db09      	blt.n	542e <_vfprintf_r+0x2ca>
    541a:	4621      	mov	r1, r4
    541c:	4648      	mov	r0, r9
    541e:	f002 fb93 	bl	7b48 <_fflush_r>
    5422:	9911      	ldr	r1, [sp, #68]	; 0x44
    5424:	42b8      	cmp	r0, r7
    5426:	bf18      	it	ne
    5428:	f04f 31ff 	movne.w	r1, #4294967295
    542c:	9111      	str	r1, [sp, #68]	; 0x44
    542e:	f8bd 3488 	ldrh.w	r3, [sp, #1160]	; 0x488
    5432:	f013 0f40 	tst.w	r3, #64	; 0x40
    5436:	d0bc      	beq.n	53b2 <_vfprintf_r+0x24e>
    5438:	89b3      	ldrh	r3, [r6, #12]
    543a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    543e:	81b3      	strh	r3, [r6, #12]
    5440:	e7b7      	b.n	53b2 <_vfprintf_r+0x24e>
    5442:	4648      	mov	r0, r9
    5444:	f002 fcf0 	bl	7e28 <__sinit>
    5448:	e6a1      	b.n	518e <_vfprintf_r+0x2a>
    544a:	980a      	ldr	r0, [sp, #40]	; 0x28
    544c:	f24d 5c74 	movw	ip, #54644	; 0xd574
    5450:	f2c0 0c00 	movt	ip, #0
    5454:	9216      	str	r2, [sp, #88]	; 0x58
    5456:	f010 0f20 	tst.w	r0, #32
    545a:	f8cd c064 	str.w	ip, [sp, #100]	; 0x64
    545e:	f000 836e 	beq.w	5b3e <_vfprintf_r+0x9da>
    5462:	990b      	ldr	r1, [sp, #44]	; 0x2c
    5464:	1dcb      	adds	r3, r1, #7
    5466:	f023 0307 	bic.w	r3, r3, #7
    546a:	f103 0208 	add.w	r2, r3, #8
    546e:	920b      	str	r2, [sp, #44]	; 0x2c
    5470:	e9d3 ab00 	ldrd	sl, fp, [r3]
    5474:	ea5a 020b 	orrs.w	r2, sl, fp
    5478:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    547a:	bf0c      	ite	eq
    547c:	2200      	moveq	r2, #0
    547e:	2201      	movne	r2, #1
    5480:	4213      	tst	r3, r2
    5482:	f040 866b 	bne.w	615c <_vfprintf_r+0xff8>
    5486:	2302      	movs	r3, #2
    5488:	f04f 0100 	mov.w	r1, #0
    548c:	f88d 1577 	strb.w	r1, [sp, #1399]	; 0x577
    5490:	2f00      	cmp	r7, #0
    5492:	bfa2      	ittt	ge
    5494:	f8dd c028 	ldrge.w	ip, [sp, #40]	; 0x28
    5498:	f02c 0c80 	bicge.w	ip, ip, #128	; 0x80
    549c:	f8cd c028 	strge.w	ip, [sp, #40]	; 0x28
    54a0:	2f00      	cmp	r7, #0
    54a2:	bf18      	it	ne
    54a4:	f042 0201 	orrne.w	r2, r2, #1
    54a8:	2a00      	cmp	r2, #0
    54aa:	f000 841e 	beq.w	5cea <_vfprintf_r+0xb86>
    54ae:	2b01      	cmp	r3, #1
    54b0:	f000 85de 	beq.w	6070 <_vfprintf_r+0xf0c>
    54b4:	2b02      	cmp	r3, #2
    54b6:	f000 85c1 	beq.w	603c <_vfprintf_r+0xed8>
    54ba:	9918      	ldr	r1, [sp, #96]	; 0x60
    54bc:	9113      	str	r1, [sp, #76]	; 0x4c
    54be:	ea4f 08da 	mov.w	r8, sl, lsr #3
    54c2:	ea4f 0cdb 	mov.w	ip, fp, lsr #3
    54c6:	ea48 784b 	orr.w	r8, r8, fp, lsl #29
    54ca:	f00a 0007 	and.w	r0, sl, #7
    54ce:	46e3      	mov	fp, ip
    54d0:	46c2      	mov	sl, r8
    54d2:	3030      	adds	r0, #48	; 0x30
    54d4:	ea5a 020b 	orrs.w	r2, sl, fp
    54d8:	f801 0d01 	strb.w	r0, [r1, #-1]!
    54dc:	d1ef      	bne.n	54be <_vfprintf_r+0x35a>
    54de:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    54e2:	9113      	str	r1, [sp, #76]	; 0x4c
    54e4:	f01c 0f01 	tst.w	ip, #1
    54e8:	f040 868c 	bne.w	6204 <_vfprintf_r+0x10a0>
    54ec:	9818      	ldr	r0, [sp, #96]	; 0x60
    54ee:	1a40      	subs	r0, r0, r1
    54f0:	9010      	str	r0, [sp, #64]	; 0x40
    54f2:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    54f6:	9a10      	ldr	r2, [sp, #64]	; 0x40
    54f8:	9717      	str	r7, [sp, #92]	; 0x5c
    54fa:	42ba      	cmp	r2, r7
    54fc:	bfb8      	it	lt
    54fe:	463a      	movlt	r2, r7
    5500:	920c      	str	r2, [sp, #48]	; 0x30
    5502:	b113      	cbz	r3, 550a <_vfprintf_r+0x3a6>
    5504:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    5506:	3201      	adds	r2, #1
    5508:	920c      	str	r2, [sp, #48]	; 0x30
    550a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    550c:	980a      	ldr	r0, [sp, #40]	; 0x28
    550e:	f013 0302 	ands.w	r3, r3, #2
    5512:	9315      	str	r3, [sp, #84]	; 0x54
    5514:	bf1e      	ittt	ne
    5516:	f8dd c030 	ldrne.w	ip, [sp, #48]	; 0x30
    551a:	f10c 0c02 	addne.w	ip, ip, #2
    551e:	f8cd c030 	strne.w	ip, [sp, #48]	; 0x30
    5522:	f010 0084 	ands.w	r0, r0, #132	; 0x84
    5526:	9014      	str	r0, [sp, #80]	; 0x50
    5528:	d14d      	bne.n	55c6 <_vfprintf_r+0x462>
    552a:	990f      	ldr	r1, [sp, #60]	; 0x3c
    552c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    552e:	1a8f      	subs	r7, r1, r2
    5530:	2f00      	cmp	r7, #0
    5532:	dd48      	ble.n	55c6 <_vfprintf_r+0x462>
    5534:	2f10      	cmp	r7, #16
    5536:	f24d 58c0 	movw	r8, #54720	; 0xd5c0
    553a:	bfd8      	it	le
    553c:	f2c0 0800 	movtle	r8, #0
    5540:	dd30      	ble.n	55a4 <_vfprintf_r+0x440>
    5542:	f2c0 0800 	movt	r8, #0
    5546:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
    554a:	4643      	mov	r3, r8
    554c:	f04f 0a10 	mov.w	sl, #16
    5550:	46a8      	mov	r8, r5
    5552:	f10b 0b0c 	add.w	fp, fp, #12
    5556:	461d      	mov	r5, r3
    5558:	e002      	b.n	5560 <_vfprintf_r+0x3fc>
    555a:	3f10      	subs	r7, #16
    555c:	2f10      	cmp	r7, #16
    555e:	dd1e      	ble.n	559e <_vfprintf_r+0x43a>
    5560:	f8c4 a004 	str.w	sl, [r4, #4]
    5564:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    5568:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    556c:	3301      	adds	r3, #1
    556e:	6025      	str	r5, [r4, #0]
    5570:	3210      	adds	r2, #16
    5572:	2b07      	cmp	r3, #7
    5574:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    5578:	f104 0408 	add.w	r4, r4, #8
    557c:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    5580:	ddeb      	ble.n	555a <_vfprintf_r+0x3f6>
    5582:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    5586:	4648      	mov	r0, r9
    5588:	4631      	mov	r1, r6
    558a:	465a      	mov	r2, fp
    558c:	3404      	adds	r4, #4
    558e:	f7ff fddb 	bl	5148 <__sprint_r>
    5592:	2800      	cmp	r0, #0
    5594:	f47f af06 	bne.w	53a4 <_vfprintf_r+0x240>
    5598:	3f10      	subs	r7, #16
    559a:	2f10      	cmp	r7, #16
    559c:	dce0      	bgt.n	5560 <_vfprintf_r+0x3fc>
    559e:	462b      	mov	r3, r5
    55a0:	4645      	mov	r5, r8
    55a2:	4698      	mov	r8, r3
    55a4:	6067      	str	r7, [r4, #4]
    55a6:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    55aa:	f8c4 8000 	str.w	r8, [r4]
    55ae:	1c5a      	adds	r2, r3, #1
    55b0:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    55b4:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    55b8:	19db      	adds	r3, r3, r7
    55ba:	2a07      	cmp	r2, #7
    55bc:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    55c0:	f300 858a 	bgt.w	60d8 <_vfprintf_r+0xf74>
    55c4:	3408      	adds	r4, #8
    55c6:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    55ca:	b19b      	cbz	r3, 55f4 <_vfprintf_r+0x490>
    55cc:	2301      	movs	r3, #1
    55ce:	6063      	str	r3, [r4, #4]
    55d0:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    55d4:	f50d 62ae 	add.w	r2, sp, #1392	; 0x570
    55d8:	3207      	adds	r2, #7
    55da:	6022      	str	r2, [r4, #0]
    55dc:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    55e0:	3301      	adds	r3, #1
    55e2:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    55e6:	3201      	adds	r2, #1
    55e8:	2b07      	cmp	r3, #7
    55ea:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    55ee:	f300 84b6 	bgt.w	5f5e <_vfprintf_r+0xdfa>
    55f2:	3408      	adds	r4, #8
    55f4:	9b15      	ldr	r3, [sp, #84]	; 0x54
    55f6:	b19b      	cbz	r3, 5620 <_vfprintf_r+0x4bc>
    55f8:	2302      	movs	r3, #2
    55fa:	6063      	str	r3, [r4, #4]
    55fc:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    5600:	f50d 62ae 	add.w	r2, sp, #1392	; 0x570
    5604:	3204      	adds	r2, #4
    5606:	6022      	str	r2, [r4, #0]
    5608:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    560c:	3301      	adds	r3, #1
    560e:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    5612:	3202      	adds	r2, #2
    5614:	2b07      	cmp	r3, #7
    5616:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    561a:	f300 84af 	bgt.w	5f7c <_vfprintf_r+0xe18>
    561e:	3408      	adds	r4, #8
    5620:	f8dd c050 	ldr.w	ip, [sp, #80]	; 0x50
    5624:	f1bc 0f80 	cmp.w	ip, #128	; 0x80
    5628:	f000 8376 	beq.w	5d18 <_vfprintf_r+0xbb4>
    562c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
    562e:	9a10      	ldr	r2, [sp, #64]	; 0x40
    5630:	1a9f      	subs	r7, r3, r2
    5632:	2f00      	cmp	r7, #0
    5634:	dd43      	ble.n	56be <_vfprintf_r+0x55a>
    5636:	2f10      	cmp	r7, #16
    5638:	f8df 8b8c 	ldr.w	r8, [pc, #2956]	; 61c8 <_vfprintf_r+0x1064>
    563c:	dd2e      	ble.n	569c <_vfprintf_r+0x538>
    563e:	4643      	mov	r3, r8
    5640:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
    5644:	46a8      	mov	r8, r5
    5646:	f04f 0a10 	mov.w	sl, #16
    564a:	f10b 0b0c 	add.w	fp, fp, #12
    564e:	461d      	mov	r5, r3
    5650:	e002      	b.n	5658 <_vfprintf_r+0x4f4>
    5652:	3f10      	subs	r7, #16
    5654:	2f10      	cmp	r7, #16
    5656:	dd1e      	ble.n	5696 <_vfprintf_r+0x532>
    5658:	f8c4 a004 	str.w	sl, [r4, #4]
    565c:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    5660:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    5664:	3301      	adds	r3, #1
    5666:	6025      	str	r5, [r4, #0]
    5668:	3210      	adds	r2, #16
    566a:	2b07      	cmp	r3, #7
    566c:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    5670:	f104 0408 	add.w	r4, r4, #8
    5674:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    5678:	ddeb      	ble.n	5652 <_vfprintf_r+0x4ee>
    567a:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    567e:	4648      	mov	r0, r9
    5680:	4631      	mov	r1, r6
    5682:	465a      	mov	r2, fp
    5684:	3404      	adds	r4, #4
    5686:	f7ff fd5f 	bl	5148 <__sprint_r>
    568a:	2800      	cmp	r0, #0
    568c:	f47f ae8a 	bne.w	53a4 <_vfprintf_r+0x240>
    5690:	3f10      	subs	r7, #16
    5692:	2f10      	cmp	r7, #16
    5694:	dce0      	bgt.n	5658 <_vfprintf_r+0x4f4>
    5696:	462b      	mov	r3, r5
    5698:	4645      	mov	r5, r8
    569a:	4698      	mov	r8, r3
    569c:	6067      	str	r7, [r4, #4]
    569e:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    56a2:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    56a6:	3301      	adds	r3, #1
    56a8:	f8c4 8000 	str.w	r8, [r4]
    56ac:	19d2      	adds	r2, r2, r7
    56ae:	2b07      	cmp	r3, #7
    56b0:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    56b4:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    56b8:	f300 8442 	bgt.w	5f40 <_vfprintf_r+0xddc>
    56bc:	3408      	adds	r4, #8
    56be:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    56c2:	f41c 7f80 	tst.w	ip, #256	; 0x100
    56c6:	f040 829d 	bne.w	5c04 <_vfprintf_r+0xaa0>
    56ca:	9810      	ldr	r0, [sp, #64]	; 0x40
    56cc:	9913      	ldr	r1, [sp, #76]	; 0x4c
    56ce:	6060      	str	r0, [r4, #4]
    56d0:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    56d4:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    56d8:	3301      	adds	r3, #1
    56da:	6021      	str	r1, [r4, #0]
    56dc:	1812      	adds	r2, r2, r0
    56de:	2b07      	cmp	r3, #7
    56e0:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    56e4:	bfd8      	it	le
    56e6:	f104 0308 	addle.w	r3, r4, #8
    56ea:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    56ee:	f300 839b 	bgt.w	5e28 <_vfprintf_r+0xcc4>
    56f2:	990a      	ldr	r1, [sp, #40]	; 0x28
    56f4:	f011 0f04 	tst.w	r1, #4
    56f8:	d055      	beq.n	57a6 <_vfprintf_r+0x642>
    56fa:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    56fc:	f8dd c030 	ldr.w	ip, [sp, #48]	; 0x30
    5700:	ebcc 0702 	rsb	r7, ip, r2
    5704:	2f00      	cmp	r7, #0
    5706:	dd4e      	ble.n	57a6 <_vfprintf_r+0x642>
    5708:	2f10      	cmp	r7, #16
    570a:	f24d 58c0 	movw	r8, #54720	; 0xd5c0
    570e:	bfd8      	it	le
    5710:	f2c0 0800 	movtle	r8, #0
    5714:	dd2e      	ble.n	5774 <_vfprintf_r+0x610>
    5716:	f2c0 0800 	movt	r8, #0
    571a:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
    571e:	4642      	mov	r2, r8
    5720:	2410      	movs	r4, #16
    5722:	46a8      	mov	r8, r5
    5724:	f10a 0a0c 	add.w	sl, sl, #12
    5728:	4615      	mov	r5, r2
    572a:	e002      	b.n	5732 <_vfprintf_r+0x5ce>
    572c:	3f10      	subs	r7, #16
    572e:	2f10      	cmp	r7, #16
    5730:	dd1d      	ble.n	576e <_vfprintf_r+0x60a>
    5732:	605c      	str	r4, [r3, #4]
    5734:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    5738:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    573c:	3201      	adds	r2, #1
    573e:	601d      	str	r5, [r3, #0]
    5740:	3110      	adds	r1, #16
    5742:	2a07      	cmp	r2, #7
    5744:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    5748:	f103 0308 	add.w	r3, r3, #8
    574c:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    5750:	ddec      	ble.n	572c <_vfprintf_r+0x5c8>
    5752:	4648      	mov	r0, r9
    5754:	4631      	mov	r1, r6
    5756:	4652      	mov	r2, sl
    5758:	f7ff fcf6 	bl	5148 <__sprint_r>
    575c:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    5760:	3304      	adds	r3, #4
    5762:	2800      	cmp	r0, #0
    5764:	f47f ae1e 	bne.w	53a4 <_vfprintf_r+0x240>
    5768:	3f10      	subs	r7, #16
    576a:	2f10      	cmp	r7, #16
    576c:	dce1      	bgt.n	5732 <_vfprintf_r+0x5ce>
    576e:	462a      	mov	r2, r5
    5770:	4645      	mov	r5, r8
    5772:	4690      	mov	r8, r2
    5774:	605f      	str	r7, [r3, #4]
    5776:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    577a:	f8c3 8000 	str.w	r8, [r3]
    577e:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    5782:	3201      	adds	r2, #1
    5784:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    5788:	18fb      	adds	r3, r7, r3
    578a:	2a07      	cmp	r2, #7
    578c:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    5790:	dd0b      	ble.n	57aa <_vfprintf_r+0x646>
    5792:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    5796:	4648      	mov	r0, r9
    5798:	4631      	mov	r1, r6
    579a:	320c      	adds	r2, #12
    579c:	f7ff fcd4 	bl	5148 <__sprint_r>
    57a0:	2800      	cmp	r0, #0
    57a2:	f47f adff 	bne.w	53a4 <_vfprintf_r+0x240>
    57a6:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    57aa:	9811      	ldr	r0, [sp, #68]	; 0x44
    57ac:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    57ae:	990f      	ldr	r1, [sp, #60]	; 0x3c
    57b0:	428a      	cmp	r2, r1
    57b2:	bfac      	ite	ge
    57b4:	1880      	addge	r0, r0, r2
    57b6:	1840      	addlt	r0, r0, r1
    57b8:	9011      	str	r0, [sp, #68]	; 0x44
    57ba:	2b00      	cmp	r3, #0
    57bc:	f040 8342 	bne.w	5e44 <_vfprintf_r+0xce0>
    57c0:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    57c4:	2300      	movs	r3, #0
    57c6:	f8dd a02c 	ldr.w	sl, [sp, #44]	; 0x2c
    57ca:	3404      	adds	r4, #4
    57cc:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    57d0:	e530      	b.n	5234 <_vfprintf_r+0xd0>
    57d2:	9216      	str	r2, [sp, #88]	; 0x58
    57d4:	2a00      	cmp	r2, #0
    57d6:	f43f addd 	beq.w	5394 <_vfprintf_r+0x230>
    57da:	f50d 60a4 	add.w	r0, sp, #1312	; 0x520
    57de:	2301      	movs	r3, #1
    57e0:	f04f 0c00 	mov.w	ip, #0
    57e4:	3004      	adds	r0, #4
    57e6:	930c      	str	r3, [sp, #48]	; 0x30
    57e8:	f88d 2524 	strb.w	r2, [sp, #1316]	; 0x524
    57ec:	f88d c577 	strb.w	ip, [sp, #1399]	; 0x577
    57f0:	9013      	str	r0, [sp, #76]	; 0x4c
    57f2:	9310      	str	r3, [sp, #64]	; 0x40
    57f4:	2100      	movs	r1, #0
    57f6:	9117      	str	r1, [sp, #92]	; 0x5c
    57f8:	e687      	b.n	550a <_vfprintf_r+0x3a6>
    57fa:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    57fe:	2b00      	cmp	r3, #0
    5800:	f040 852b 	bne.w	625a <_vfprintf_r+0x10f6>
    5804:	990b      	ldr	r1, [sp, #44]	; 0x2c
    5806:	462b      	mov	r3, r5
    5808:	f88d c577 	strb.w	ip, [sp, #1399]	; 0x577
    580c:	782a      	ldrb	r2, [r5, #0]
    580e:	910b      	str	r1, [sp, #44]	; 0x2c
    5810:	e553      	b.n	52ba <_vfprintf_r+0x156>
    5812:	990b      	ldr	r1, [sp, #44]	; 0x2c
    5814:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    5816:	f043 0301 	orr.w	r3, r3, #1
    581a:	930a      	str	r3, [sp, #40]	; 0x28
    581c:	462b      	mov	r3, r5
    581e:	782a      	ldrb	r2, [r5, #0]
    5820:	910b      	str	r1, [sp, #44]	; 0x2c
    5822:	e54a      	b.n	52ba <_vfprintf_r+0x156>
    5824:	990b      	ldr	r1, [sp, #44]	; 0x2c
    5826:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    5828:	6809      	ldr	r1, [r1, #0]
    582a:	910f      	str	r1, [sp, #60]	; 0x3c
    582c:	1d11      	adds	r1, r2, #4
    582e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    5830:	2b00      	cmp	r3, #0
    5832:	f2c0 8780 	blt.w	6736 <_vfprintf_r+0x15d2>
    5836:	782a      	ldrb	r2, [r5, #0]
    5838:	462b      	mov	r3, r5
    583a:	910b      	str	r1, [sp, #44]	; 0x2c
    583c:	e53d      	b.n	52ba <_vfprintf_r+0x156>
    583e:	990b      	ldr	r1, [sp, #44]	; 0x2c
    5840:	462b      	mov	r3, r5
    5842:	f88d 0577 	strb.w	r0, [sp, #1399]	; 0x577
    5846:	782a      	ldrb	r2, [r5, #0]
    5848:	910b      	str	r1, [sp, #44]	; 0x2c
    584a:	e536      	b.n	52ba <_vfprintf_r+0x156>
    584c:	990b      	ldr	r1, [sp, #44]	; 0x2c
    584e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    5850:	f043 0304 	orr.w	r3, r3, #4
    5854:	930a      	str	r3, [sp, #40]	; 0x28
    5856:	462b      	mov	r3, r5
    5858:	782a      	ldrb	r2, [r5, #0]
    585a:	910b      	str	r1, [sp, #44]	; 0x2c
    585c:	e52d      	b.n	52ba <_vfprintf_r+0x156>
    585e:	462b      	mov	r3, r5
    5860:	f813 2b01 	ldrb.w	r2, [r3], #1
    5864:	2a2a      	cmp	r2, #42	; 0x2a
    5866:	f001 80cd 	beq.w	6a04 <_vfprintf_r+0x18a0>
    586a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    586e:	2909      	cmp	r1, #9
    5870:	f201 8037 	bhi.w	68e2 <_vfprintf_r+0x177e>
    5874:	3502      	adds	r5, #2
    5876:	2700      	movs	r7, #0
    5878:	f815 2c01 	ldrb.w	r2, [r5, #-1]
    587c:	eb07 0787 	add.w	r7, r7, r7, lsl #2
    5880:	462b      	mov	r3, r5
    5882:	3501      	adds	r5, #1
    5884:	eb01 0747 	add.w	r7, r1, r7, lsl #1
    5888:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    588c:	2909      	cmp	r1, #9
    588e:	d9f3      	bls.n	5878 <_vfprintf_r+0x714>
    5890:	ea47 77e7 	orr.w	r7, r7, r7, asr #31
    5894:	461d      	mov	r5, r3
    5896:	e511      	b.n	52bc <_vfprintf_r+0x158>
    5898:	990b      	ldr	r1, [sp, #44]	; 0x2c
    589a:	462b      	mov	r3, r5
    589c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    589e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    58a2:	920a      	str	r2, [sp, #40]	; 0x28
    58a4:	782a      	ldrb	r2, [r5, #0]
    58a6:	910b      	str	r1, [sp, #44]	; 0x2c
    58a8:	e507      	b.n	52ba <_vfprintf_r+0x156>
    58aa:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    58ae:	f04f 0800 	mov.w	r8, #0
    58b2:	462b      	mov	r3, r5
    58b4:	eb08 0888 	add.w	r8, r8, r8, lsl #2
    58b8:	f813 2b01 	ldrb.w	r2, [r3], #1
    58bc:	eb01 0848 	add.w	r8, r1, r8, lsl #1
    58c0:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    58c4:	461d      	mov	r5, r3
    58c6:	2909      	cmp	r1, #9
    58c8:	d9f3      	bls.n	58b2 <_vfprintf_r+0x74e>
    58ca:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
    58ce:	461d      	mov	r5, r3
    58d0:	e4f4      	b.n	52bc <_vfprintf_r+0x158>
    58d2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    58d4:	9216      	str	r2, [sp, #88]	; 0x58
    58d6:	f043 0310 	orr.w	r3, r3, #16
    58da:	930a      	str	r3, [sp, #40]	; 0x28
    58dc:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    58e0:	f01c 0f20 	tst.w	ip, #32
    58e4:	f000 815d 	beq.w	5ba2 <_vfprintf_r+0xa3e>
    58e8:	980b      	ldr	r0, [sp, #44]	; 0x2c
    58ea:	1dc3      	adds	r3, r0, #7
    58ec:	f023 0307 	bic.w	r3, r3, #7
    58f0:	f103 0108 	add.w	r1, r3, #8
    58f4:	910b      	str	r1, [sp, #44]	; 0x2c
    58f6:	e9d3 ab00 	ldrd	sl, fp, [r3]
    58fa:	f1ba 0f00 	cmp.w	sl, #0
    58fe:	f17b 0200 	sbcs.w	r2, fp, #0
    5902:	f2c0 849b 	blt.w	623c <_vfprintf_r+0x10d8>
    5906:	ea5a 030b 	orrs.w	r3, sl, fp
    590a:	f04f 0301 	mov.w	r3, #1
    590e:	bf0c      	ite	eq
    5910:	2200      	moveq	r2, #0
    5912:	2201      	movne	r2, #1
    5914:	e5bc      	b.n	5490 <_vfprintf_r+0x32c>
    5916:	980a      	ldr	r0, [sp, #40]	; 0x28
    5918:	9216      	str	r2, [sp, #88]	; 0x58
    591a:	f010 0f08 	tst.w	r0, #8
    591e:	f000 84ed 	beq.w	62fc <_vfprintf_r+0x1198>
    5922:	990b      	ldr	r1, [sp, #44]	; 0x2c
    5924:	1dcb      	adds	r3, r1, #7
    5926:	f023 0307 	bic.w	r3, r3, #7
    592a:	f103 0208 	add.w	r2, r3, #8
    592e:	920b      	str	r2, [sp, #44]	; 0x2c
    5930:	f8d3 8004 	ldr.w	r8, [r3, #4]
    5934:	f8d3 a000 	ldr.w	sl, [r3]
    5938:	f8cd 806c 	str.w	r8, [sp, #108]	; 0x6c
    593c:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
    5940:	4650      	mov	r0, sl
    5942:	4641      	mov	r1, r8
    5944:	f004 f8c0 	bl	9ac8 <__isinfd>
    5948:	4683      	mov	fp, r0
    594a:	2800      	cmp	r0, #0
    594c:	f000 8599 	beq.w	6482 <_vfprintf_r+0x131e>
    5950:	4650      	mov	r0, sl
    5952:	2200      	movs	r2, #0
    5954:	2300      	movs	r3, #0
    5956:	4641      	mov	r1, r8
    5958:	f007 f84e 	bl	c9f8 <__aeabi_dcmplt>
    595c:	2800      	cmp	r0, #0
    595e:	f040 850b 	bne.w	6378 <_vfprintf_r+0x1214>
    5962:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    5966:	f24d 5168 	movw	r1, #54632	; 0xd568
    596a:	f24d 5264 	movw	r2, #54628	; 0xd564
    596e:	9816      	ldr	r0, [sp, #88]	; 0x58
    5970:	f2c0 0100 	movt	r1, #0
    5974:	f2c0 0200 	movt	r2, #0
    5978:	f04f 0c03 	mov.w	ip, #3
    597c:	2847      	cmp	r0, #71	; 0x47
    597e:	bfd8      	it	le
    5980:	4611      	movle	r1, r2
    5982:	9113      	str	r1, [sp, #76]	; 0x4c
    5984:	990a      	ldr	r1, [sp, #40]	; 0x28
    5986:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
    598a:	f021 0180 	bic.w	r1, r1, #128	; 0x80
    598e:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
    5992:	910a      	str	r1, [sp, #40]	; 0x28
    5994:	f04f 0c00 	mov.w	ip, #0
    5998:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
    599c:	e5b1      	b.n	5502 <_vfprintf_r+0x39e>
    599e:	990b      	ldr	r1, [sp, #44]	; 0x2c
    59a0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    59a2:	f043 0308 	orr.w	r3, r3, #8
    59a6:	930a      	str	r3, [sp, #40]	; 0x28
    59a8:	462b      	mov	r3, r5
    59aa:	782a      	ldrb	r2, [r5, #0]
    59ac:	910b      	str	r1, [sp, #44]	; 0x2c
    59ae:	e484      	b.n	52ba <_vfprintf_r+0x156>
    59b0:	990a      	ldr	r1, [sp, #40]	; 0x28
    59b2:	f041 0140 	orr.w	r1, r1, #64	; 0x40
    59b6:	910a      	str	r1, [sp, #40]	; 0x28
    59b8:	990b      	ldr	r1, [sp, #44]	; 0x2c
    59ba:	e73c      	b.n	5836 <_vfprintf_r+0x6d2>
    59bc:	782a      	ldrb	r2, [r5, #0]
    59be:	2a6c      	cmp	r2, #108	; 0x6c
    59c0:	f000 8555 	beq.w	646e <_vfprintf_r+0x130a>
    59c4:	990b      	ldr	r1, [sp, #44]	; 0x2c
    59c6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    59c8:	910b      	str	r1, [sp, #44]	; 0x2c
    59ca:	f043 0310 	orr.w	r3, r3, #16
    59ce:	930a      	str	r3, [sp, #40]	; 0x28
    59d0:	462b      	mov	r3, r5
    59d2:	e472      	b.n	52ba <_vfprintf_r+0x156>
    59d4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    59d6:	f012 0f20 	tst.w	r2, #32
    59da:	f000 8482 	beq.w	62e2 <_vfprintf_r+0x117e>
    59de:	980b      	ldr	r0, [sp, #44]	; 0x2c
    59e0:	9a11      	ldr	r2, [sp, #68]	; 0x44
    59e2:	6803      	ldr	r3, [r0, #0]
    59e4:	4610      	mov	r0, r2
    59e6:	ea4f 71e0 	mov.w	r1, r0, asr #31
    59ea:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    59ec:	e9c3 0100 	strd	r0, r1, [r3]
    59f0:	f102 0a04 	add.w	sl, r2, #4
    59f4:	e41e      	b.n	5234 <_vfprintf_r+0xd0>
    59f6:	9216      	str	r2, [sp, #88]	; 0x58
    59f8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    59fa:	f012 0320 	ands.w	r3, r2, #32
    59fe:	f000 80ef 	beq.w	5be0 <_vfprintf_r+0xa7c>
    5a02:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    5a04:	1dda      	adds	r2, r3, #7
    5a06:	2300      	movs	r3, #0
    5a08:	f022 0207 	bic.w	r2, r2, #7
    5a0c:	f102 0c08 	add.w	ip, r2, #8
    5a10:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
    5a14:	e9d2 ab00 	ldrd	sl, fp, [r2]
    5a18:	ea5a 000b 	orrs.w	r0, sl, fp
    5a1c:	bf0c      	ite	eq
    5a1e:	2200      	moveq	r2, #0
    5a20:	2201      	movne	r2, #1
    5a22:	e531      	b.n	5488 <_vfprintf_r+0x324>
    5a24:	980b      	ldr	r0, [sp, #44]	; 0x2c
    5a26:	2178      	movs	r1, #120	; 0x78
    5a28:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    5a2c:	9116      	str	r1, [sp, #88]	; 0x58
    5a2e:	6803      	ldr	r3, [r0, #0]
    5a30:	f24d 5074 	movw	r0, #54644	; 0xd574
    5a34:	f88d 1575 	strb.w	r1, [sp, #1397]	; 0x575
    5a38:	2130      	movs	r1, #48	; 0x30
    5a3a:	f88d 1574 	strb.w	r1, [sp, #1396]	; 0x574
    5a3e:	f04c 0c02 	orr.w	ip, ip, #2
    5a42:	990b      	ldr	r1, [sp, #44]	; 0x2c
    5a44:	1e1a      	subs	r2, r3, #0
    5a46:	bf18      	it	ne
    5a48:	2201      	movne	r2, #1
    5a4a:	f2c0 0000 	movt	r0, #0
    5a4e:	469a      	mov	sl, r3
    5a50:	f04f 0b00 	mov.w	fp, #0
    5a54:	3104      	adds	r1, #4
    5a56:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
    5a5a:	9019      	str	r0, [sp, #100]	; 0x64
    5a5c:	2302      	movs	r3, #2
    5a5e:	910b      	str	r1, [sp, #44]	; 0x2c
    5a60:	e512      	b.n	5488 <_vfprintf_r+0x324>
    5a62:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    5a64:	9216      	str	r2, [sp, #88]	; 0x58
    5a66:	f04f 0200 	mov.w	r2, #0
    5a6a:	1d18      	adds	r0, r3, #4
    5a6c:	f88d 2577 	strb.w	r2, [sp, #1399]	; 0x577
    5a70:	681b      	ldr	r3, [r3, #0]
    5a72:	900b      	str	r0, [sp, #44]	; 0x2c
    5a74:	9313      	str	r3, [sp, #76]	; 0x4c
    5a76:	2b00      	cmp	r3, #0
    5a78:	f000 86c6 	beq.w	6808 <_vfprintf_r+0x16a4>
    5a7c:	2f00      	cmp	r7, #0
    5a7e:	9813      	ldr	r0, [sp, #76]	; 0x4c
    5a80:	f2c0 868f 	blt.w	67a2 <_vfprintf_r+0x163e>
    5a84:	2100      	movs	r1, #0
    5a86:	463a      	mov	r2, r7
    5a88:	f003 f8fe 	bl	8c88 <memchr>
    5a8c:	4603      	mov	r3, r0
    5a8e:	2800      	cmp	r0, #0
    5a90:	f000 86f5 	beq.w	687e <_vfprintf_r+0x171a>
    5a94:	9813      	ldr	r0, [sp, #76]	; 0x4c
    5a96:	1a1b      	subs	r3, r3, r0
    5a98:	9310      	str	r3, [sp, #64]	; 0x40
    5a9a:	42bb      	cmp	r3, r7
    5a9c:	f340 85be 	ble.w	661c <_vfprintf_r+0x14b8>
    5aa0:	9710      	str	r7, [sp, #64]	; 0x40
    5aa2:	2100      	movs	r1, #0
    5aa4:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
    5aa8:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    5aac:	970c      	str	r7, [sp, #48]	; 0x30
    5aae:	9117      	str	r1, [sp, #92]	; 0x5c
    5ab0:	e527      	b.n	5502 <_vfprintf_r+0x39e>
    5ab2:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    5ab6:	9216      	str	r2, [sp, #88]	; 0x58
    5ab8:	f01c 0f20 	tst.w	ip, #32
    5abc:	d023      	beq.n	5b06 <_vfprintf_r+0x9a2>
    5abe:	980b      	ldr	r0, [sp, #44]	; 0x2c
    5ac0:	2301      	movs	r3, #1
    5ac2:	1dc2      	adds	r2, r0, #7
    5ac4:	f022 0207 	bic.w	r2, r2, #7
    5ac8:	f102 0108 	add.w	r1, r2, #8
    5acc:	910b      	str	r1, [sp, #44]	; 0x2c
    5ace:	e9d2 ab00 	ldrd	sl, fp, [r2]
    5ad2:	ea5a 020b 	orrs.w	r2, sl, fp
    5ad6:	bf0c      	ite	eq
    5ad8:	2200      	moveq	r2, #0
    5ada:	2201      	movne	r2, #1
    5adc:	e4d4      	b.n	5488 <_vfprintf_r+0x324>
    5ade:	990a      	ldr	r1, [sp, #40]	; 0x28
    5ae0:	462b      	mov	r3, r5
    5ae2:	f041 0120 	orr.w	r1, r1, #32
    5ae6:	910a      	str	r1, [sp, #40]	; 0x28
    5ae8:	990b      	ldr	r1, [sp, #44]	; 0x2c
    5aea:	782a      	ldrb	r2, [r5, #0]
    5aec:	910b      	str	r1, [sp, #44]	; 0x2c
    5aee:	f7ff bbe4 	b.w	52ba <_vfprintf_r+0x156>
    5af2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    5af4:	9216      	str	r2, [sp, #88]	; 0x58
    5af6:	f043 0310 	orr.w	r3, r3, #16
    5afa:	930a      	str	r3, [sp, #40]	; 0x28
    5afc:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    5b00:	f01c 0f20 	tst.w	ip, #32
    5b04:	d1db      	bne.n	5abe <_vfprintf_r+0x95a>
    5b06:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    5b08:	f013 0f10 	tst.w	r3, #16
    5b0c:	f000 83d5 	beq.w	62ba <_vfprintf_r+0x1156>
    5b10:	980b      	ldr	r0, [sp, #44]	; 0x2c
    5b12:	2301      	movs	r3, #1
    5b14:	1d02      	adds	r2, r0, #4
    5b16:	920b      	str	r2, [sp, #44]	; 0x2c
    5b18:	6801      	ldr	r1, [r0, #0]
    5b1a:	1e0a      	subs	r2, r1, #0
    5b1c:	bf18      	it	ne
    5b1e:	2201      	movne	r2, #1
    5b20:	468a      	mov	sl, r1
    5b22:	f04f 0b00 	mov.w	fp, #0
    5b26:	e4af      	b.n	5488 <_vfprintf_r+0x324>
    5b28:	980a      	ldr	r0, [sp, #40]	; 0x28
    5b2a:	9216      	str	r2, [sp, #88]	; 0x58
    5b2c:	f24d 5250 	movw	r2, #54608	; 0xd550
    5b30:	f010 0f20 	tst.w	r0, #32
    5b34:	f2c0 0200 	movt	r2, #0
    5b38:	9219      	str	r2, [sp, #100]	; 0x64
    5b3a:	f47f ac92 	bne.w	5462 <_vfprintf_r+0x2fe>
    5b3e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    5b40:	f013 0f10 	tst.w	r3, #16
    5b44:	f040 831a 	bne.w	617c <_vfprintf_r+0x1018>
    5b48:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    5b4a:	f012 0f40 	tst.w	r2, #64	; 0x40
    5b4e:	f000 8315 	beq.w	617c <_vfprintf_r+0x1018>
    5b52:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    5b54:	f103 0c04 	add.w	ip, r3, #4
    5b58:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
    5b5c:	f8b3 a000 	ldrh.w	sl, [r3]
    5b60:	46d2      	mov	sl, sl
    5b62:	f04f 0b00 	mov.w	fp, #0
    5b66:	e485      	b.n	5474 <_vfprintf_r+0x310>
    5b68:	9216      	str	r2, [sp, #88]	; 0x58
    5b6a:	f50d 61a4 	add.w	r1, sp, #1312	; 0x520
    5b6e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    5b70:	f04f 0c01 	mov.w	ip, #1
    5b74:	f04f 0000 	mov.w	r0, #0
    5b78:	3104      	adds	r1, #4
    5b7a:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
    5b7e:	6813      	ldr	r3, [r2, #0]
    5b80:	3204      	adds	r2, #4
    5b82:	f88d 0577 	strb.w	r0, [sp, #1399]	; 0x577
    5b86:	920b      	str	r2, [sp, #44]	; 0x2c
    5b88:	9113      	str	r1, [sp, #76]	; 0x4c
    5b8a:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
    5b8e:	f88d 3524 	strb.w	r3, [sp, #1316]	; 0x524
    5b92:	e62f      	b.n	57f4 <_vfprintf_r+0x690>
    5b94:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    5b98:	9216      	str	r2, [sp, #88]	; 0x58
    5b9a:	f01c 0f20 	tst.w	ip, #32
    5b9e:	f47f aea3 	bne.w	58e8 <_vfprintf_r+0x784>
    5ba2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    5ba4:	f012 0f10 	tst.w	r2, #16
    5ba8:	f040 82f1 	bne.w	618e <_vfprintf_r+0x102a>
    5bac:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    5bae:	f012 0f40 	tst.w	r2, #64	; 0x40
    5bb2:	f000 82ec 	beq.w	618e <_vfprintf_r+0x102a>
    5bb6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    5bb8:	f103 0c04 	add.w	ip, r3, #4
    5bbc:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
    5bc0:	f9b3 a000 	ldrsh.w	sl, [r3]
    5bc4:	46d2      	mov	sl, sl
    5bc6:	ea4f 7bea 	mov.w	fp, sl, asr #31
    5bca:	e696      	b.n	58fa <_vfprintf_r+0x796>
    5bcc:	990a      	ldr	r1, [sp, #40]	; 0x28
    5bce:	9216      	str	r2, [sp, #88]	; 0x58
    5bd0:	f041 0110 	orr.w	r1, r1, #16
    5bd4:	910a      	str	r1, [sp, #40]	; 0x28
    5bd6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    5bd8:	f012 0320 	ands.w	r3, r2, #32
    5bdc:	f47f af11 	bne.w	5a02 <_vfprintf_r+0x89e>
    5be0:	990a      	ldr	r1, [sp, #40]	; 0x28
    5be2:	f011 0210 	ands.w	r2, r1, #16
    5be6:	f000 8354 	beq.w	6292 <_vfprintf_r+0x112e>
    5bea:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    5bec:	f102 0c04 	add.w	ip, r2, #4
    5bf0:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
    5bf4:	6811      	ldr	r1, [r2, #0]
    5bf6:	1e0a      	subs	r2, r1, #0
    5bf8:	bf18      	it	ne
    5bfa:	2201      	movne	r2, #1
    5bfc:	468a      	mov	sl, r1
    5bfe:	f04f 0b00 	mov.w	fp, #0
    5c02:	e441      	b.n	5488 <_vfprintf_r+0x324>
    5c04:	9a16      	ldr	r2, [sp, #88]	; 0x58
    5c06:	2a65      	cmp	r2, #101	; 0x65
    5c08:	f340 8128 	ble.w	5e5c <_vfprintf_r+0xcf8>
    5c0c:	9812      	ldr	r0, [sp, #72]	; 0x48
    5c0e:	2200      	movs	r2, #0
    5c10:	2300      	movs	r3, #0
    5c12:	991b      	ldr	r1, [sp, #108]	; 0x6c
    5c14:	f006 fee6 	bl	c9e4 <__aeabi_dcmpeq>
    5c18:	2800      	cmp	r0, #0
    5c1a:	f000 81be 	beq.w	5f9a <_vfprintf_r+0xe36>
    5c1e:	2301      	movs	r3, #1
    5c20:	6063      	str	r3, [r4, #4]
    5c22:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    5c26:	f24d 5390 	movw	r3, #54672	; 0xd590
    5c2a:	f2c0 0300 	movt	r3, #0
    5c2e:	6023      	str	r3, [r4, #0]
    5c30:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    5c34:	3201      	adds	r2, #1
    5c36:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    5c3a:	3301      	adds	r3, #1
    5c3c:	2a07      	cmp	r2, #7
    5c3e:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    5c42:	bfd8      	it	le
    5c44:	f104 0308 	addle.w	r3, r4, #8
    5c48:	f300 839b 	bgt.w	6382 <_vfprintf_r+0x121e>
    5c4c:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
    5c50:	981a      	ldr	r0, [sp, #104]	; 0x68
    5c52:	4282      	cmp	r2, r0
    5c54:	db04      	blt.n	5c60 <_vfprintf_r+0xafc>
    5c56:	990a      	ldr	r1, [sp, #40]	; 0x28
    5c58:	f011 0f01 	tst.w	r1, #1
    5c5c:	f43f ad49 	beq.w	56f2 <_vfprintf_r+0x58e>
    5c60:	2201      	movs	r2, #1
    5c62:	605a      	str	r2, [r3, #4]
    5c64:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    5c68:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    5c6c:	3201      	adds	r2, #1
    5c6e:	981d      	ldr	r0, [sp, #116]	; 0x74
    5c70:	3101      	adds	r1, #1
    5c72:	2a07      	cmp	r2, #7
    5c74:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    5c78:	6018      	str	r0, [r3, #0]
    5c7a:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    5c7e:	f300 855f 	bgt.w	6740 <_vfprintf_r+0x15dc>
    5c82:	3308      	adds	r3, #8
    5c84:	991a      	ldr	r1, [sp, #104]	; 0x68
    5c86:	1e4f      	subs	r7, r1, #1
    5c88:	2f00      	cmp	r7, #0
    5c8a:	f77f ad32 	ble.w	56f2 <_vfprintf_r+0x58e>
    5c8e:	2f10      	cmp	r7, #16
    5c90:	f8df 8534 	ldr.w	r8, [pc, #1332]	; 61c8 <_vfprintf_r+0x1064>
    5c94:	f340 82ea 	ble.w	626c <_vfprintf_r+0x1108>
    5c98:	4642      	mov	r2, r8
    5c9a:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
    5c9e:	46a8      	mov	r8, r5
    5ca0:	2410      	movs	r4, #16
    5ca2:	f10a 0a0c 	add.w	sl, sl, #12
    5ca6:	4615      	mov	r5, r2
    5ca8:	e003      	b.n	5cb2 <_vfprintf_r+0xb4e>
    5caa:	3f10      	subs	r7, #16
    5cac:	2f10      	cmp	r7, #16
    5cae:	f340 82da 	ble.w	6266 <_vfprintf_r+0x1102>
    5cb2:	605c      	str	r4, [r3, #4]
    5cb4:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    5cb8:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    5cbc:	3201      	adds	r2, #1
    5cbe:	601d      	str	r5, [r3, #0]
    5cc0:	3110      	adds	r1, #16
    5cc2:	2a07      	cmp	r2, #7
    5cc4:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    5cc8:	f103 0308 	add.w	r3, r3, #8
    5ccc:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    5cd0:	ddeb      	ble.n	5caa <_vfprintf_r+0xb46>
    5cd2:	4648      	mov	r0, r9
    5cd4:	4631      	mov	r1, r6
    5cd6:	4652      	mov	r2, sl
    5cd8:	f7ff fa36 	bl	5148 <__sprint_r>
    5cdc:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    5ce0:	3304      	adds	r3, #4
    5ce2:	2800      	cmp	r0, #0
    5ce4:	d0e1      	beq.n	5caa <_vfprintf_r+0xb46>
    5ce6:	f7ff bb5d 	b.w	53a4 <_vfprintf_r+0x240>
    5cea:	b97b      	cbnz	r3, 5d0c <_vfprintf_r+0xba8>
    5cec:	990a      	ldr	r1, [sp, #40]	; 0x28
    5cee:	f011 0f01 	tst.w	r1, #1
    5cf2:	d00b      	beq.n	5d0c <_vfprintf_r+0xba8>
    5cf4:	f50d 62a4 	add.w	r2, sp, #1312	; 0x520
    5cf8:	2330      	movs	r3, #48	; 0x30
    5cfa:	3204      	adds	r2, #4
    5cfc:	f88d 354b 	strb.w	r3, [sp, #1355]	; 0x54b
    5d00:	3227      	adds	r2, #39	; 0x27
    5d02:	2301      	movs	r3, #1
    5d04:	9213      	str	r2, [sp, #76]	; 0x4c
    5d06:	9310      	str	r3, [sp, #64]	; 0x40
    5d08:	f7ff bbf3 	b.w	54f2 <_vfprintf_r+0x38e>
    5d0c:	9818      	ldr	r0, [sp, #96]	; 0x60
    5d0e:	2100      	movs	r1, #0
    5d10:	9110      	str	r1, [sp, #64]	; 0x40
    5d12:	9013      	str	r0, [sp, #76]	; 0x4c
    5d14:	f7ff bbed 	b.w	54f2 <_vfprintf_r+0x38e>
    5d18:	980f      	ldr	r0, [sp, #60]	; 0x3c
    5d1a:	990c      	ldr	r1, [sp, #48]	; 0x30
    5d1c:	1a47      	subs	r7, r0, r1
    5d1e:	2f00      	cmp	r7, #0
    5d20:	f77f ac84 	ble.w	562c <_vfprintf_r+0x4c8>
    5d24:	2f10      	cmp	r7, #16
    5d26:	f8df 84a0 	ldr.w	r8, [pc, #1184]	; 61c8 <_vfprintf_r+0x1064>
    5d2a:	dd2e      	ble.n	5d8a <_vfprintf_r+0xc26>
    5d2c:	4643      	mov	r3, r8
    5d2e:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
    5d32:	46a8      	mov	r8, r5
    5d34:	f04f 0a10 	mov.w	sl, #16
    5d38:	f10b 0b0c 	add.w	fp, fp, #12
    5d3c:	461d      	mov	r5, r3
    5d3e:	e002      	b.n	5d46 <_vfprintf_r+0xbe2>
    5d40:	3f10      	subs	r7, #16
    5d42:	2f10      	cmp	r7, #16
    5d44:	dd1e      	ble.n	5d84 <_vfprintf_r+0xc20>
    5d46:	f8c4 a004 	str.w	sl, [r4, #4]
    5d4a:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    5d4e:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    5d52:	3301      	adds	r3, #1
    5d54:	6025      	str	r5, [r4, #0]
    5d56:	3210      	adds	r2, #16
    5d58:	2b07      	cmp	r3, #7
    5d5a:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    5d5e:	f104 0408 	add.w	r4, r4, #8
    5d62:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    5d66:	ddeb      	ble.n	5d40 <_vfprintf_r+0xbdc>
    5d68:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    5d6c:	4648      	mov	r0, r9
    5d6e:	4631      	mov	r1, r6
    5d70:	465a      	mov	r2, fp
    5d72:	3404      	adds	r4, #4
    5d74:	f7ff f9e8 	bl	5148 <__sprint_r>
    5d78:	2800      	cmp	r0, #0
    5d7a:	f47f ab13 	bne.w	53a4 <_vfprintf_r+0x240>
    5d7e:	3f10      	subs	r7, #16
    5d80:	2f10      	cmp	r7, #16
    5d82:	dce0      	bgt.n	5d46 <_vfprintf_r+0xbe2>
    5d84:	462b      	mov	r3, r5
    5d86:	4645      	mov	r5, r8
    5d88:	4698      	mov	r8, r3
    5d8a:	6067      	str	r7, [r4, #4]
    5d8c:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    5d90:	f8c4 8000 	str.w	r8, [r4]
    5d94:	1c5a      	adds	r2, r3, #1
    5d96:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    5d9a:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    5d9e:	19db      	adds	r3, r3, r7
    5da0:	2a07      	cmp	r2, #7
    5da2:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    5da6:	f300 823a 	bgt.w	621e <_vfprintf_r+0x10ba>
    5daa:	3408      	adds	r4, #8
    5dac:	e43e      	b.n	562c <_vfprintf_r+0x4c8>
    5dae:	9913      	ldr	r1, [sp, #76]	; 0x4c
    5db0:	6063      	str	r3, [r4, #4]
    5db2:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    5db6:	6021      	str	r1, [r4, #0]
    5db8:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    5dbc:	3201      	adds	r2, #1
    5dbe:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    5dc2:	18cb      	adds	r3, r1, r3
    5dc4:	2a07      	cmp	r2, #7
    5dc6:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    5dca:	f300 8549 	bgt.w	6860 <_vfprintf_r+0x16fc>
    5dce:	3408      	adds	r4, #8
    5dd0:	9a1d      	ldr	r2, [sp, #116]	; 0x74
    5dd2:	2301      	movs	r3, #1
    5dd4:	f8dd 7570 	ldr.w	r7, [sp, #1392]	; 0x570
    5dd8:	6063      	str	r3, [r4, #4]
    5dda:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    5dde:	6022      	str	r2, [r4, #0]
    5de0:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    5de4:	3301      	adds	r3, #1
    5de6:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    5dea:	3201      	adds	r2, #1
    5dec:	2b07      	cmp	r3, #7
    5dee:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    5df2:	bfd8      	it	le
    5df4:	f104 0308 	addle.w	r3, r4, #8
    5df8:	f300 8523 	bgt.w	6842 <_vfprintf_r+0x16de>
    5dfc:	9813      	ldr	r0, [sp, #76]	; 0x4c
    5dfe:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
    5e02:	19c7      	adds	r7, r0, r7
    5e04:	981a      	ldr	r0, [sp, #104]	; 0x68
    5e06:	601f      	str	r7, [r3, #0]
    5e08:	1a81      	subs	r1, r0, r2
    5e0a:	6059      	str	r1, [r3, #4]
    5e0c:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    5e10:	1a8a      	subs	r2, r1, r2
    5e12:	f8dd 1550 	ldr.w	r1, [sp, #1360]	; 0x550
    5e16:	1812      	adds	r2, r2, r0
    5e18:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    5e1c:	3101      	adds	r1, #1
    5e1e:	f8cd 1550 	str.w	r1, [sp, #1360]	; 0x550
    5e22:	2907      	cmp	r1, #7
    5e24:	f340 8232 	ble.w	628c <_vfprintf_r+0x1128>
    5e28:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    5e2c:	4648      	mov	r0, r9
    5e2e:	4631      	mov	r1, r6
    5e30:	320c      	adds	r2, #12
    5e32:	f7ff f989 	bl	5148 <__sprint_r>
    5e36:	2800      	cmp	r0, #0
    5e38:	f47f aab4 	bne.w	53a4 <_vfprintf_r+0x240>
    5e3c:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    5e40:	3304      	adds	r3, #4
    5e42:	e456      	b.n	56f2 <_vfprintf_r+0x58e>
    5e44:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    5e48:	4648      	mov	r0, r9
    5e4a:	4631      	mov	r1, r6
    5e4c:	320c      	adds	r2, #12
    5e4e:	f7ff f97b 	bl	5148 <__sprint_r>
    5e52:	2800      	cmp	r0, #0
    5e54:	f43f acb4 	beq.w	57c0 <_vfprintf_r+0x65c>
    5e58:	f7ff baa4 	b.w	53a4 <_vfprintf_r+0x240>
    5e5c:	991a      	ldr	r1, [sp, #104]	; 0x68
    5e5e:	2901      	cmp	r1, #1
    5e60:	dd4c      	ble.n	5efc <_vfprintf_r+0xd98>
    5e62:	2301      	movs	r3, #1
    5e64:	6063      	str	r3, [r4, #4]
    5e66:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    5e6a:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    5e6e:	3301      	adds	r3, #1
    5e70:	9813      	ldr	r0, [sp, #76]	; 0x4c
    5e72:	3201      	adds	r2, #1
    5e74:	2b07      	cmp	r3, #7
    5e76:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    5e7a:	6020      	str	r0, [r4, #0]
    5e7c:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    5e80:	f300 81b2 	bgt.w	61e8 <_vfprintf_r+0x1084>
    5e84:	3408      	adds	r4, #8
    5e86:	2301      	movs	r3, #1
    5e88:	6063      	str	r3, [r4, #4]
    5e8a:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    5e8e:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    5e92:	3301      	adds	r3, #1
    5e94:	991d      	ldr	r1, [sp, #116]	; 0x74
    5e96:	3201      	adds	r2, #1
    5e98:	2b07      	cmp	r3, #7
    5e9a:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    5e9e:	6021      	str	r1, [r4, #0]
    5ea0:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    5ea4:	f300 8192 	bgt.w	61cc <_vfprintf_r+0x1068>
    5ea8:	3408      	adds	r4, #8
    5eaa:	9812      	ldr	r0, [sp, #72]	; 0x48
    5eac:	2200      	movs	r2, #0
    5eae:	2300      	movs	r3, #0
    5eb0:	991b      	ldr	r1, [sp, #108]	; 0x6c
    5eb2:	f006 fd97 	bl	c9e4 <__aeabi_dcmpeq>
    5eb6:	2800      	cmp	r0, #0
    5eb8:	f040 811d 	bne.w	60f6 <_vfprintf_r+0xf92>
    5ebc:	9b1a      	ldr	r3, [sp, #104]	; 0x68
    5ebe:	9813      	ldr	r0, [sp, #76]	; 0x4c
    5ec0:	1e5a      	subs	r2, r3, #1
    5ec2:	6062      	str	r2, [r4, #4]
    5ec4:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    5ec8:	1c41      	adds	r1, r0, #1
    5eca:	6021      	str	r1, [r4, #0]
    5ecc:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    5ed0:	3301      	adds	r3, #1
    5ed2:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    5ed6:	188a      	adds	r2, r1, r2
    5ed8:	2b07      	cmp	r3, #7
    5eda:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    5ede:	dc21      	bgt.n	5f24 <_vfprintf_r+0xdc0>
    5ee0:	3408      	adds	r4, #8
    5ee2:	9b1c      	ldr	r3, [sp, #112]	; 0x70
    5ee4:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
    5ee8:	981c      	ldr	r0, [sp, #112]	; 0x70
    5eea:	6022      	str	r2, [r4, #0]
    5eec:	6063      	str	r3, [r4, #4]
    5eee:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    5ef2:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    5ef6:	3301      	adds	r3, #1
    5ef8:	f7ff bbf0 	b.w	56dc <_vfprintf_r+0x578>
    5efc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    5efe:	f012 0f01 	tst.w	r2, #1
    5f02:	d1ae      	bne.n	5e62 <_vfprintf_r+0xcfe>
    5f04:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    5f06:	2301      	movs	r3, #1
    5f08:	6063      	str	r3, [r4, #4]
    5f0a:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    5f0e:	6022      	str	r2, [r4, #0]
    5f10:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    5f14:	3301      	adds	r3, #1
    5f16:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    5f1a:	3201      	adds	r2, #1
    5f1c:	2b07      	cmp	r3, #7
    5f1e:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    5f22:	dddd      	ble.n	5ee0 <_vfprintf_r+0xd7c>
    5f24:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    5f28:	4648      	mov	r0, r9
    5f2a:	4631      	mov	r1, r6
    5f2c:	320c      	adds	r2, #12
    5f2e:	f7ff f90b 	bl	5148 <__sprint_r>
    5f32:	2800      	cmp	r0, #0
    5f34:	f47f aa36 	bne.w	53a4 <_vfprintf_r+0x240>
    5f38:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    5f3c:	3404      	adds	r4, #4
    5f3e:	e7d0      	b.n	5ee2 <_vfprintf_r+0xd7e>
    5f40:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    5f44:	4648      	mov	r0, r9
    5f46:	4631      	mov	r1, r6
    5f48:	320c      	adds	r2, #12
    5f4a:	f7ff f8fd 	bl	5148 <__sprint_r>
    5f4e:	2800      	cmp	r0, #0
    5f50:	f47f aa28 	bne.w	53a4 <_vfprintf_r+0x240>
    5f54:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    5f58:	3404      	adds	r4, #4
    5f5a:	f7ff bbb0 	b.w	56be <_vfprintf_r+0x55a>
    5f5e:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    5f62:	4648      	mov	r0, r9
    5f64:	4631      	mov	r1, r6
    5f66:	320c      	adds	r2, #12
    5f68:	f7ff f8ee 	bl	5148 <__sprint_r>
    5f6c:	2800      	cmp	r0, #0
    5f6e:	f47f aa19 	bne.w	53a4 <_vfprintf_r+0x240>
    5f72:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    5f76:	3404      	adds	r4, #4
    5f78:	f7ff bb3c 	b.w	55f4 <_vfprintf_r+0x490>
    5f7c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    5f80:	4648      	mov	r0, r9
    5f82:	4631      	mov	r1, r6
    5f84:	320c      	adds	r2, #12
    5f86:	f7ff f8df 	bl	5148 <__sprint_r>
    5f8a:	2800      	cmp	r0, #0
    5f8c:	f47f aa0a 	bne.w	53a4 <_vfprintf_r+0x240>
    5f90:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    5f94:	3404      	adds	r4, #4
    5f96:	f7ff bb43 	b.w	5620 <_vfprintf_r+0x4bc>
    5f9a:	f8dd 3570 	ldr.w	r3, [sp, #1392]	; 0x570
    5f9e:	2b00      	cmp	r3, #0
    5fa0:	f340 81fd 	ble.w	639e <_vfprintf_r+0x123a>
    5fa4:	991a      	ldr	r1, [sp, #104]	; 0x68
    5fa6:	428b      	cmp	r3, r1
    5fa8:	f6ff af01 	blt.w	5dae <_vfprintf_r+0xc4a>
    5fac:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    5fae:	6061      	str	r1, [r4, #4]
    5fb0:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    5fb4:	6022      	str	r2, [r4, #0]
    5fb6:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    5fba:	3301      	adds	r3, #1
    5fbc:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    5fc0:	1852      	adds	r2, r2, r1
    5fc2:	2b07      	cmp	r3, #7
    5fc4:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    5fc8:	bfd8      	it	le
    5fca:	f104 0308 	addle.w	r3, r4, #8
    5fce:	f300 8429 	bgt.w	6824 <_vfprintf_r+0x16c0>
    5fd2:	f8dd 4570 	ldr.w	r4, [sp, #1392]	; 0x570
    5fd6:	981a      	ldr	r0, [sp, #104]	; 0x68
    5fd8:	1a24      	subs	r4, r4, r0
    5fda:	2c00      	cmp	r4, #0
    5fdc:	f340 81b3 	ble.w	6346 <_vfprintf_r+0x11e2>
    5fe0:	2c10      	cmp	r4, #16
    5fe2:	f8df 81e4 	ldr.w	r8, [pc, #484]	; 61c8 <_vfprintf_r+0x1064>
    5fe6:	f340 819d 	ble.w	6324 <_vfprintf_r+0x11c0>
    5fea:	4642      	mov	r2, r8
    5fec:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
    5ff0:	46a8      	mov	r8, r5
    5ff2:	2710      	movs	r7, #16
    5ff4:	f10a 0a0c 	add.w	sl, sl, #12
    5ff8:	4615      	mov	r5, r2
    5ffa:	e003      	b.n	6004 <_vfprintf_r+0xea0>
    5ffc:	3c10      	subs	r4, #16
    5ffe:	2c10      	cmp	r4, #16
    6000:	f340 818d 	ble.w	631e <_vfprintf_r+0x11ba>
    6004:	605f      	str	r7, [r3, #4]
    6006:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    600a:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    600e:	3201      	adds	r2, #1
    6010:	601d      	str	r5, [r3, #0]
    6012:	3110      	adds	r1, #16
    6014:	2a07      	cmp	r2, #7
    6016:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    601a:	f103 0308 	add.w	r3, r3, #8
    601e:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    6022:	ddeb      	ble.n	5ffc <_vfprintf_r+0xe98>
    6024:	4648      	mov	r0, r9
    6026:	4631      	mov	r1, r6
    6028:	4652      	mov	r2, sl
    602a:	f7ff f88d 	bl	5148 <__sprint_r>
    602e:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    6032:	3304      	adds	r3, #4
    6034:	2800      	cmp	r0, #0
    6036:	d0e1      	beq.n	5ffc <_vfprintf_r+0xe98>
    6038:	f7ff b9b4 	b.w	53a4 <_vfprintf_r+0x240>
    603c:	9a18      	ldr	r2, [sp, #96]	; 0x60
    603e:	9819      	ldr	r0, [sp, #100]	; 0x64
    6040:	4613      	mov	r3, r2
    6042:	9213      	str	r2, [sp, #76]	; 0x4c
    6044:	f00a 020f 	and.w	r2, sl, #15
    6048:	ea4f 111a 	mov.w	r1, sl, lsr #4
    604c:	ea41 710b 	orr.w	r1, r1, fp, lsl #28
    6050:	ea4f 1c1b 	mov.w	ip, fp, lsr #4
    6054:	5c82      	ldrb	r2, [r0, r2]
    6056:	468a      	mov	sl, r1
    6058:	46e3      	mov	fp, ip
    605a:	ea5a 0c0b 	orrs.w	ip, sl, fp
    605e:	f803 2d01 	strb.w	r2, [r3, #-1]!
    6062:	d1ef      	bne.n	6044 <_vfprintf_r+0xee0>
    6064:	9818      	ldr	r0, [sp, #96]	; 0x60
    6066:	9313      	str	r3, [sp, #76]	; 0x4c
    6068:	1ac0      	subs	r0, r0, r3
    606a:	9010      	str	r0, [sp, #64]	; 0x40
    606c:	f7ff ba41 	b.w	54f2 <_vfprintf_r+0x38e>
    6070:	2209      	movs	r2, #9
    6072:	2300      	movs	r3, #0
    6074:	4552      	cmp	r2, sl
    6076:	eb73 000b 	sbcs.w	r0, r3, fp
    607a:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
    607e:	d21f      	bcs.n	60c0 <_vfprintf_r+0xf5c>
    6080:	4623      	mov	r3, r4
    6082:	4644      	mov	r4, r8
    6084:	46b8      	mov	r8, r7
    6086:	461f      	mov	r7, r3
    6088:	4650      	mov	r0, sl
    608a:	4659      	mov	r1, fp
    608c:	220a      	movs	r2, #10
    608e:	2300      	movs	r3, #0
    6090:	f006 fde8 	bl	cc64 <__aeabi_uldivmod>
    6094:	2300      	movs	r3, #0
    6096:	4650      	mov	r0, sl
    6098:	4659      	mov	r1, fp
    609a:	f102 0c30 	add.w	ip, r2, #48	; 0x30
    609e:	220a      	movs	r2, #10
    60a0:	f804 cd01 	strb.w	ip, [r4, #-1]!
    60a4:	f006 fdde 	bl	cc64 <__aeabi_uldivmod>
    60a8:	2209      	movs	r2, #9
    60aa:	2300      	movs	r3, #0
    60ac:	4682      	mov	sl, r0
    60ae:	468b      	mov	fp, r1
    60b0:	4552      	cmp	r2, sl
    60b2:	eb73 030b 	sbcs.w	r3, r3, fp
    60b6:	d3e7      	bcc.n	6088 <_vfprintf_r+0xf24>
    60b8:	463b      	mov	r3, r7
    60ba:	4647      	mov	r7, r8
    60bc:	46a0      	mov	r8, r4
    60be:	461c      	mov	r4, r3
    60c0:	f108 30ff 	add.w	r0, r8, #4294967295
    60c4:	f10a 0a30 	add.w	sl, sl, #48	; 0x30
    60c8:	9013      	str	r0, [sp, #76]	; 0x4c
    60ca:	f808 ac01 	strb.w	sl, [r8, #-1]
    60ce:	9918      	ldr	r1, [sp, #96]	; 0x60
    60d0:	1a09      	subs	r1, r1, r0
    60d2:	9110      	str	r1, [sp, #64]	; 0x40
    60d4:	f7ff ba0d 	b.w	54f2 <_vfprintf_r+0x38e>
    60d8:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    60dc:	4648      	mov	r0, r9
    60de:	4631      	mov	r1, r6
    60e0:	320c      	adds	r2, #12
    60e2:	f7ff f831 	bl	5148 <__sprint_r>
    60e6:	2800      	cmp	r0, #0
    60e8:	f47f a95c 	bne.w	53a4 <_vfprintf_r+0x240>
    60ec:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    60f0:	3404      	adds	r4, #4
    60f2:	f7ff ba68 	b.w	55c6 <_vfprintf_r+0x462>
    60f6:	991a      	ldr	r1, [sp, #104]	; 0x68
    60f8:	1e4f      	subs	r7, r1, #1
    60fa:	2f00      	cmp	r7, #0
    60fc:	f77f aef1 	ble.w	5ee2 <_vfprintf_r+0xd7e>
    6100:	2f10      	cmp	r7, #16
    6102:	f8df 80c4 	ldr.w	r8, [pc, #196]	; 61c8 <_vfprintf_r+0x1064>
    6106:	dd4e      	ble.n	61a6 <_vfprintf_r+0x1042>
    6108:	4643      	mov	r3, r8
    610a:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
    610e:	46a8      	mov	r8, r5
    6110:	f04f 0a10 	mov.w	sl, #16
    6114:	f10b 0b0c 	add.w	fp, fp, #12
    6118:	461d      	mov	r5, r3
    611a:	e002      	b.n	6122 <_vfprintf_r+0xfbe>
    611c:	3f10      	subs	r7, #16
    611e:	2f10      	cmp	r7, #16
    6120:	dd3e      	ble.n	61a0 <_vfprintf_r+0x103c>
    6122:	f8c4 a004 	str.w	sl, [r4, #4]
    6126:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    612a:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    612e:	3301      	adds	r3, #1
    6130:	6025      	str	r5, [r4, #0]
    6132:	3210      	adds	r2, #16
    6134:	2b07      	cmp	r3, #7
    6136:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    613a:	f104 0408 	add.w	r4, r4, #8
    613e:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    6142:	ddeb      	ble.n	611c <_vfprintf_r+0xfb8>
    6144:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    6148:	4648      	mov	r0, r9
    614a:	4631      	mov	r1, r6
    614c:	465a      	mov	r2, fp
    614e:	3404      	adds	r4, #4
    6150:	f7fe fffa 	bl	5148 <__sprint_r>
    6154:	2800      	cmp	r0, #0
    6156:	d0e1      	beq.n	611c <_vfprintf_r+0xfb8>
    6158:	f7ff b924 	b.w	53a4 <_vfprintf_r+0x240>
    615c:	9816      	ldr	r0, [sp, #88]	; 0x58
    615e:	2130      	movs	r1, #48	; 0x30
    6160:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    6164:	2201      	movs	r2, #1
    6166:	2302      	movs	r3, #2
    6168:	f88d 1574 	strb.w	r1, [sp, #1396]	; 0x574
    616c:	f04c 0c02 	orr.w	ip, ip, #2
    6170:	f88d 0575 	strb.w	r0, [sp, #1397]	; 0x575
    6174:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
    6178:	f7ff b986 	b.w	5488 <_vfprintf_r+0x324>
    617c:	980b      	ldr	r0, [sp, #44]	; 0x2c
    617e:	1d01      	adds	r1, r0, #4
    6180:	6803      	ldr	r3, [r0, #0]
    6182:	910b      	str	r1, [sp, #44]	; 0x2c
    6184:	469a      	mov	sl, r3
    6186:	f04f 0b00 	mov.w	fp, #0
    618a:	f7ff b973 	b.w	5474 <_vfprintf_r+0x310>
    618e:	980b      	ldr	r0, [sp, #44]	; 0x2c
    6190:	1d01      	adds	r1, r0, #4
    6192:	6803      	ldr	r3, [r0, #0]
    6194:	910b      	str	r1, [sp, #44]	; 0x2c
    6196:	469a      	mov	sl, r3
    6198:	ea4f 7bea 	mov.w	fp, sl, asr #31
    619c:	f7ff bbad 	b.w	58fa <_vfprintf_r+0x796>
    61a0:	462b      	mov	r3, r5
    61a2:	4645      	mov	r5, r8
    61a4:	4698      	mov	r8, r3
    61a6:	6067      	str	r7, [r4, #4]
    61a8:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    61ac:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    61b0:	3301      	adds	r3, #1
    61b2:	f8c4 8000 	str.w	r8, [r4]
    61b6:	19d2      	adds	r2, r2, r7
    61b8:	2b07      	cmp	r3, #7
    61ba:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    61be:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    61c2:	f77f ae8d 	ble.w	5ee0 <_vfprintf_r+0xd7c>
    61c6:	e6ad      	b.n	5f24 <_vfprintf_r+0xdc0>
    61c8:	0000d5d0 	.word	0x0000d5d0
    61cc:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    61d0:	4648      	mov	r0, r9
    61d2:	4631      	mov	r1, r6
    61d4:	320c      	adds	r2, #12
    61d6:	f7fe ffb7 	bl	5148 <__sprint_r>
    61da:	2800      	cmp	r0, #0
    61dc:	f47f a8e2 	bne.w	53a4 <_vfprintf_r+0x240>
    61e0:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    61e4:	3404      	adds	r4, #4
    61e6:	e660      	b.n	5eaa <_vfprintf_r+0xd46>
    61e8:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    61ec:	4648      	mov	r0, r9
    61ee:	4631      	mov	r1, r6
    61f0:	320c      	adds	r2, #12
    61f2:	f7fe ffa9 	bl	5148 <__sprint_r>
    61f6:	2800      	cmp	r0, #0
    61f8:	f47f a8d4 	bne.w	53a4 <_vfprintf_r+0x240>
    61fc:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    6200:	3404      	adds	r4, #4
    6202:	e640      	b.n	5e86 <_vfprintf_r+0xd22>
    6204:	2830      	cmp	r0, #48	; 0x30
    6206:	f000 82ec 	beq.w	67e2 <_vfprintf_r+0x167e>
    620a:	9813      	ldr	r0, [sp, #76]	; 0x4c
    620c:	2330      	movs	r3, #48	; 0x30
    620e:	f800 3d01 	strb.w	r3, [r0, #-1]!
    6212:	9918      	ldr	r1, [sp, #96]	; 0x60
    6214:	9013      	str	r0, [sp, #76]	; 0x4c
    6216:	1a09      	subs	r1, r1, r0
    6218:	9110      	str	r1, [sp, #64]	; 0x40
    621a:	f7ff b96a 	b.w	54f2 <_vfprintf_r+0x38e>
    621e:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    6222:	4648      	mov	r0, r9
    6224:	4631      	mov	r1, r6
    6226:	320c      	adds	r2, #12
    6228:	f7fe ff8e 	bl	5148 <__sprint_r>
    622c:	2800      	cmp	r0, #0
    622e:	f47f a8b9 	bne.w	53a4 <_vfprintf_r+0x240>
    6232:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    6236:	3404      	adds	r4, #4
    6238:	f7ff b9f8 	b.w	562c <_vfprintf_r+0x4c8>
    623c:	f1da 0a00 	rsbs	sl, sl, #0
    6240:	eb6b 0b4b 	sbc.w	fp, fp, fp, lsl #1
    6244:	232d      	movs	r3, #45	; 0x2d
    6246:	ea5a 0c0b 	orrs.w	ip, sl, fp
    624a:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
    624e:	bf0c      	ite	eq
    6250:	2200      	moveq	r2, #0
    6252:	2201      	movne	r2, #1
    6254:	2301      	movs	r3, #1
    6256:	f7ff b91b 	b.w	5490 <_vfprintf_r+0x32c>
    625a:	990b      	ldr	r1, [sp, #44]	; 0x2c
    625c:	462b      	mov	r3, r5
    625e:	782a      	ldrb	r2, [r5, #0]
    6260:	910b      	str	r1, [sp, #44]	; 0x2c
    6262:	f7ff b82a 	b.w	52ba <_vfprintf_r+0x156>
    6266:	462a      	mov	r2, r5
    6268:	4645      	mov	r5, r8
    626a:	4690      	mov	r8, r2
    626c:	605f      	str	r7, [r3, #4]
    626e:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    6272:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    6276:	3201      	adds	r2, #1
    6278:	f8c3 8000 	str.w	r8, [r3]
    627c:	19c9      	adds	r1, r1, r7
    627e:	2a07      	cmp	r2, #7
    6280:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    6284:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    6288:	f73f adce 	bgt.w	5e28 <_vfprintf_r+0xcc4>
    628c:	3308      	adds	r3, #8
    628e:	f7ff ba30 	b.w	56f2 <_vfprintf_r+0x58e>
    6292:	980a      	ldr	r0, [sp, #40]	; 0x28
    6294:	f010 0340 	ands.w	r3, r0, #64	; 0x40
    6298:	f000 81ed 	beq.w	6676 <_vfprintf_r+0x1512>
    629c:	990b      	ldr	r1, [sp, #44]	; 0x2c
    629e:	4613      	mov	r3, r2
    62a0:	1d0a      	adds	r2, r1, #4
    62a2:	920b      	str	r2, [sp, #44]	; 0x2c
    62a4:	f8b1 a000 	ldrh.w	sl, [r1]
    62a8:	f1ba 0200 	subs.w	r2, sl, #0
    62ac:	bf18      	it	ne
    62ae:	2201      	movne	r2, #1
    62b0:	46d2      	mov	sl, sl
    62b2:	f04f 0b00 	mov.w	fp, #0
    62b6:	f7ff b8e7 	b.w	5488 <_vfprintf_r+0x324>
    62ba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    62bc:	f013 0f40 	tst.w	r3, #64	; 0x40
    62c0:	f000 81cc 	beq.w	665c <_vfprintf_r+0x14f8>
    62c4:	980b      	ldr	r0, [sp, #44]	; 0x2c
    62c6:	2301      	movs	r3, #1
    62c8:	1d01      	adds	r1, r0, #4
    62ca:	910b      	str	r1, [sp, #44]	; 0x2c
    62cc:	f8b0 a000 	ldrh.w	sl, [r0]
    62d0:	f1ba 0200 	subs.w	r2, sl, #0
    62d4:	bf18      	it	ne
    62d6:	2201      	movne	r2, #1
    62d8:	46d2      	mov	sl, sl
    62da:	f04f 0b00 	mov.w	fp, #0
    62de:	f7ff b8d3 	b.w	5488 <_vfprintf_r+0x324>
    62e2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    62e4:	f013 0f10 	tst.w	r3, #16
    62e8:	f000 81a4 	beq.w	6634 <_vfprintf_r+0x14d0>
    62ec:	980b      	ldr	r0, [sp, #44]	; 0x2c
    62ee:	9911      	ldr	r1, [sp, #68]	; 0x44
    62f0:	f100 0a04 	add.w	sl, r0, #4
    62f4:	6803      	ldr	r3, [r0, #0]
    62f6:	6019      	str	r1, [r3, #0]
    62f8:	f7fe bf9c 	b.w	5234 <_vfprintf_r+0xd0>
    62fc:	980b      	ldr	r0, [sp, #44]	; 0x2c
    62fe:	1dc3      	adds	r3, r0, #7
    6300:	f023 0307 	bic.w	r3, r3, #7
    6304:	f103 0108 	add.w	r1, r3, #8
    6308:	910b      	str	r1, [sp, #44]	; 0x2c
    630a:	f8d3 8004 	ldr.w	r8, [r3, #4]
    630e:	f8d3 a000 	ldr.w	sl, [r3]
    6312:	f8cd 806c 	str.w	r8, [sp, #108]	; 0x6c
    6316:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
    631a:	f7ff bb11 	b.w	5940 <_vfprintf_r+0x7dc>
    631e:	462a      	mov	r2, r5
    6320:	4645      	mov	r5, r8
    6322:	4690      	mov	r8, r2
    6324:	605c      	str	r4, [r3, #4]
    6326:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    632a:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    632e:	3201      	adds	r2, #1
    6330:	f8c3 8000 	str.w	r8, [r3]
    6334:	1909      	adds	r1, r1, r4
    6336:	2a07      	cmp	r2, #7
    6338:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    633c:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    6340:	f300 82ea 	bgt.w	6918 <_vfprintf_r+0x17b4>
    6344:	3308      	adds	r3, #8
    6346:	990a      	ldr	r1, [sp, #40]	; 0x28
    6348:	f011 0f01 	tst.w	r1, #1
    634c:	f43f a9d1 	beq.w	56f2 <_vfprintf_r+0x58e>
    6350:	2201      	movs	r2, #1
    6352:	605a      	str	r2, [r3, #4]
    6354:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    6358:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    635c:	3201      	adds	r2, #1
    635e:	981d      	ldr	r0, [sp, #116]	; 0x74
    6360:	3101      	adds	r1, #1
    6362:	2a07      	cmp	r2, #7
    6364:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    6368:	6018      	str	r0, [r3, #0]
    636a:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    636e:	f73f ad5b 	bgt.w	5e28 <_vfprintf_r+0xcc4>
    6372:	3308      	adds	r3, #8
    6374:	f7ff b9bd 	b.w	56f2 <_vfprintf_r+0x58e>
    6378:	232d      	movs	r3, #45	; 0x2d
    637a:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
    637e:	f7ff baf2 	b.w	5966 <_vfprintf_r+0x802>
    6382:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    6386:	4648      	mov	r0, r9
    6388:	4631      	mov	r1, r6
    638a:	320c      	adds	r2, #12
    638c:	f7fe fedc 	bl	5148 <__sprint_r>
    6390:	2800      	cmp	r0, #0
    6392:	f47f a807 	bne.w	53a4 <_vfprintf_r+0x240>
    6396:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    639a:	3304      	adds	r3, #4
    639c:	e456      	b.n	5c4c <_vfprintf_r+0xae8>
    639e:	2301      	movs	r3, #1
    63a0:	6063      	str	r3, [r4, #4]
    63a2:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    63a6:	f24d 5390 	movw	r3, #54672	; 0xd590
    63aa:	f2c0 0300 	movt	r3, #0
    63ae:	6023      	str	r3, [r4, #0]
    63b0:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    63b4:	3201      	adds	r2, #1
    63b6:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    63ba:	3301      	adds	r3, #1
    63bc:	2a07      	cmp	r2, #7
    63be:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    63c2:	bfd8      	it	le
    63c4:	f104 0308 	addle.w	r3, r4, #8
    63c8:	f300 8187 	bgt.w	66da <_vfprintf_r+0x1576>
    63cc:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
    63d0:	b93a      	cbnz	r2, 63e2 <_vfprintf_r+0x127e>
    63d2:	9a1a      	ldr	r2, [sp, #104]	; 0x68
    63d4:	b92a      	cbnz	r2, 63e2 <_vfprintf_r+0x127e>
    63d6:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    63da:	f01c 0f01 	tst.w	ip, #1
    63de:	f43f a988 	beq.w	56f2 <_vfprintf_r+0x58e>
    63e2:	2201      	movs	r2, #1
    63e4:	605a      	str	r2, [r3, #4]
    63e6:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    63ea:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    63ee:	3201      	adds	r2, #1
    63f0:	981d      	ldr	r0, [sp, #116]	; 0x74
    63f2:	3101      	adds	r1, #1
    63f4:	2a07      	cmp	r2, #7
    63f6:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    63fa:	6018      	str	r0, [r3, #0]
    63fc:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    6400:	f300 8179 	bgt.w	66f6 <_vfprintf_r+0x1592>
    6404:	3308      	adds	r3, #8
    6406:	f8dd 7570 	ldr.w	r7, [sp, #1392]	; 0x570
    640a:	427f      	negs	r7, r7
    640c:	2f00      	cmp	r7, #0
    640e:	f340 81b3 	ble.w	6778 <_vfprintf_r+0x1614>
    6412:	2f10      	cmp	r7, #16
    6414:	f8df 8650 	ldr.w	r8, [pc, #1616]	; 6a68 <_vfprintf_r+0x1904>
    6418:	f340 81d2 	ble.w	67c0 <_vfprintf_r+0x165c>
    641c:	4642      	mov	r2, r8
    641e:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
    6422:	46a8      	mov	r8, r5
    6424:	2410      	movs	r4, #16
    6426:	f10a 0a0c 	add.w	sl, sl, #12
    642a:	4615      	mov	r5, r2
    642c:	e003      	b.n	6436 <_vfprintf_r+0x12d2>
    642e:	3f10      	subs	r7, #16
    6430:	2f10      	cmp	r7, #16
    6432:	f340 81c2 	ble.w	67ba <_vfprintf_r+0x1656>
    6436:	605c      	str	r4, [r3, #4]
    6438:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    643c:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    6440:	3201      	adds	r2, #1
    6442:	601d      	str	r5, [r3, #0]
    6444:	3110      	adds	r1, #16
    6446:	2a07      	cmp	r2, #7
    6448:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    644c:	f103 0308 	add.w	r3, r3, #8
    6450:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    6454:	ddeb      	ble.n	642e <_vfprintf_r+0x12ca>
    6456:	4648      	mov	r0, r9
    6458:	4631      	mov	r1, r6
    645a:	4652      	mov	r2, sl
    645c:	f7fe fe74 	bl	5148 <__sprint_r>
    6460:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    6464:	3304      	adds	r3, #4
    6466:	2800      	cmp	r0, #0
    6468:	d0e1      	beq.n	642e <_vfprintf_r+0x12ca>
    646a:	f7fe bf9b 	b.w	53a4 <_vfprintf_r+0x240>
    646e:	990b      	ldr	r1, [sp, #44]	; 0x2c
    6470:	1c6b      	adds	r3, r5, #1
    6472:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    6474:	f042 0220 	orr.w	r2, r2, #32
    6478:	920a      	str	r2, [sp, #40]	; 0x28
    647a:	786a      	ldrb	r2, [r5, #1]
    647c:	910b      	str	r1, [sp, #44]	; 0x2c
    647e:	f7fe bf1c 	b.w	52ba <_vfprintf_r+0x156>
    6482:	4650      	mov	r0, sl
    6484:	4641      	mov	r1, r8
    6486:	f003 fb31 	bl	9aec <__isnand>
    648a:	2800      	cmp	r0, #0
    648c:	f040 80ff 	bne.w	668e <_vfprintf_r+0x152a>
    6490:	f1b7 3fff 	cmp.w	r7, #4294967295
    6494:	f000 8251 	beq.w	693a <_vfprintf_r+0x17d6>
    6498:	9816      	ldr	r0, [sp, #88]	; 0x58
    649a:	2867      	cmp	r0, #103	; 0x67
    649c:	bf14      	ite	ne
    649e:	2300      	movne	r3, #0
    64a0:	2301      	moveq	r3, #1
    64a2:	2847      	cmp	r0, #71	; 0x47
    64a4:	bf08      	it	eq
    64a6:	f043 0301 	orreq.w	r3, r3, #1
    64aa:	b113      	cbz	r3, 64b2 <_vfprintf_r+0x134e>
    64ac:	2f00      	cmp	r7, #0
    64ae:	bf08      	it	eq
    64b0:	2701      	moveq	r7, #1
    64b2:	f50d 60ab 	add.w	r0, sp, #1368	; 0x558
    64b6:	4643      	mov	r3, r8
    64b8:	4652      	mov	r2, sl
    64ba:	990a      	ldr	r1, [sp, #40]	; 0x28
    64bc:	e9c0 2300 	strd	r2, r3, [r0]
    64c0:	f8dd 355c 	ldr.w	r3, [sp, #1372]	; 0x55c
    64c4:	f441 7180 	orr.w	r1, r1, #256	; 0x100
    64c8:	910a      	str	r1, [sp, #40]	; 0x28
    64ca:	2b00      	cmp	r3, #0
    64cc:	f2c0 8264 	blt.w	6998 <_vfprintf_r+0x1834>
    64d0:	2100      	movs	r1, #0
    64d2:	9117      	str	r1, [sp, #92]	; 0x5c
    64d4:	9816      	ldr	r0, [sp, #88]	; 0x58
    64d6:	2866      	cmp	r0, #102	; 0x66
    64d8:	bf14      	ite	ne
    64da:	2300      	movne	r3, #0
    64dc:	2301      	moveq	r3, #1
    64de:	2846      	cmp	r0, #70	; 0x46
    64e0:	bf08      	it	eq
    64e2:	f043 0301 	orreq.w	r3, r3, #1
    64e6:	9310      	str	r3, [sp, #64]	; 0x40
    64e8:	2b00      	cmp	r3, #0
    64ea:	f000 81d1 	beq.w	6890 <_vfprintf_r+0x172c>
    64ee:	46bc      	mov	ip, r7
    64f0:	2303      	movs	r3, #3
    64f2:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
    64f6:	f50d 61ae 	add.w	r1, sp, #1392	; 0x570
    64fa:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
    64fe:	4648      	mov	r0, r9
    6500:	9300      	str	r3, [sp, #0]
    6502:	9102      	str	r1, [sp, #8]
    6504:	f50d 61ac 	add.w	r1, sp, #1376	; 0x560
    6508:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    650c:	310c      	adds	r1, #12
    650e:	f8cd c004 	str.w	ip, [sp, #4]
    6512:	9103      	str	r1, [sp, #12]
    6514:	f50d 61ad 	add.w	r1, sp, #1384	; 0x568
    6518:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
    651c:	9104      	str	r1, [sp, #16]
    651e:	f000 fbc7 	bl	6cb0 <_dtoa_r>
    6522:	9a16      	ldr	r2, [sp, #88]	; 0x58
    6524:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
    6528:	f1b2 0367 	subs.w	r3, r2, #103	; 0x67
    652c:	bf18      	it	ne
    652e:	2301      	movne	r3, #1
    6530:	2a47      	cmp	r2, #71	; 0x47
    6532:	bf0c      	ite	eq
    6534:	2300      	moveq	r3, #0
    6536:	f003 0301 	andne.w	r3, r3, #1
    653a:	9013      	str	r0, [sp, #76]	; 0x4c
    653c:	b933      	cbnz	r3, 654c <_vfprintf_r+0x13e8>
    653e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    6540:	f013 0f01 	tst.w	r3, #1
    6544:	bf08      	it	eq
    6546:	f8dd b568 	ldreq.w	fp, [sp, #1384]	; 0x568
    654a:	d016      	beq.n	657a <_vfprintf_r+0x1416>
    654c:	9813      	ldr	r0, [sp, #76]	; 0x4c
    654e:	9910      	ldr	r1, [sp, #64]	; 0x40
    6550:	eb00 0b0c 	add.w	fp, r0, ip
    6554:	b131      	cbz	r1, 6564 <_vfprintf_r+0x1400>
    6556:	7803      	ldrb	r3, [r0, #0]
    6558:	2b30      	cmp	r3, #48	; 0x30
    655a:	f000 80da 	beq.w	6712 <_vfprintf_r+0x15ae>
    655e:	f8dd 3570 	ldr.w	r3, [sp, #1392]	; 0x570
    6562:	449b      	add	fp, r3
    6564:	4650      	mov	r0, sl
    6566:	2200      	movs	r2, #0
    6568:	2300      	movs	r3, #0
    656a:	4641      	mov	r1, r8
    656c:	f006 fa3a 	bl	c9e4 <__aeabi_dcmpeq>
    6570:	2800      	cmp	r0, #0
    6572:	f000 81c2 	beq.w	68fa <_vfprintf_r+0x1796>
    6576:	f8cd b568 	str.w	fp, [sp, #1384]	; 0x568
    657a:	9a16      	ldr	r2, [sp, #88]	; 0x58
    657c:	9813      	ldr	r0, [sp, #76]	; 0x4c
    657e:	2a67      	cmp	r2, #103	; 0x67
    6580:	bf14      	ite	ne
    6582:	2300      	movne	r3, #0
    6584:	2301      	moveq	r3, #1
    6586:	2a47      	cmp	r2, #71	; 0x47
    6588:	bf08      	it	eq
    658a:	f043 0301 	orreq.w	r3, r3, #1
    658e:	ebc0 000b 	rsb	r0, r0, fp
    6592:	901a      	str	r0, [sp, #104]	; 0x68
    6594:	2b00      	cmp	r3, #0
    6596:	f000 818a 	beq.w	68ae <_vfprintf_r+0x174a>
    659a:	f8dd 1570 	ldr.w	r1, [sp, #1392]	; 0x570
    659e:	f111 0f03 	cmn.w	r1, #3
    65a2:	9110      	str	r1, [sp, #64]	; 0x40
    65a4:	db02      	blt.n	65ac <_vfprintf_r+0x1448>
    65a6:	428f      	cmp	r7, r1
    65a8:	f280 818c 	bge.w	68c4 <_vfprintf_r+0x1760>
    65ac:	9a16      	ldr	r2, [sp, #88]	; 0x58
    65ae:	3a02      	subs	r2, #2
    65b0:	9216      	str	r2, [sp, #88]	; 0x58
    65b2:	9910      	ldr	r1, [sp, #64]	; 0x40
    65b4:	9a16      	ldr	r2, [sp, #88]	; 0x58
    65b6:	1e4b      	subs	r3, r1, #1
    65b8:	f8cd 3570 	str.w	r3, [sp, #1392]	; 0x570
    65bc:	2b00      	cmp	r3, #0
    65be:	f88d 2560 	strb.w	r2, [sp, #1376]	; 0x560
    65c2:	f2c0 8234 	blt.w	6a2e <_vfprintf_r+0x18ca>
    65c6:	222b      	movs	r2, #43	; 0x2b
    65c8:	f88d 2561 	strb.w	r2, [sp, #1377]	; 0x561
    65cc:	2b09      	cmp	r3, #9
    65ce:	f300 81b6 	bgt.w	693e <_vfprintf_r+0x17da>
    65d2:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
    65d6:	3330      	adds	r3, #48	; 0x30
    65d8:	3204      	adds	r2, #4
    65da:	f88d 3563 	strb.w	r3, [sp, #1379]	; 0x563
    65de:	2330      	movs	r3, #48	; 0x30
    65e0:	f88d 3562 	strb.w	r3, [sp, #1378]	; 0x562
    65e4:	f50d 63ac 	add.w	r3, sp, #1376	; 0x560
    65e8:	981a      	ldr	r0, [sp, #104]	; 0x68
    65ea:	991a      	ldr	r1, [sp, #104]	; 0x68
    65ec:	1ad3      	subs	r3, r2, r3
    65ee:	1818      	adds	r0, r3, r0
    65f0:	931c      	str	r3, [sp, #112]	; 0x70
    65f2:	2901      	cmp	r1, #1
    65f4:	9010      	str	r0, [sp, #64]	; 0x40
    65f6:	f340 8210 	ble.w	6a1a <_vfprintf_r+0x18b6>
    65fa:	9810      	ldr	r0, [sp, #64]	; 0x40
    65fc:	3001      	adds	r0, #1
    65fe:	9010      	str	r0, [sp, #64]	; 0x40
    6600:	ea20 71e0 	bic.w	r1, r0, r0, asr #31
    6604:	910c      	str	r1, [sp, #48]	; 0x30
    6606:	9817      	ldr	r0, [sp, #92]	; 0x5c
    6608:	2800      	cmp	r0, #0
    660a:	f000 816e 	beq.w	68ea <_vfprintf_r+0x1786>
    660e:	232d      	movs	r3, #45	; 0x2d
    6610:	2100      	movs	r1, #0
    6612:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
    6616:	9117      	str	r1, [sp, #92]	; 0x5c
    6618:	f7fe bf74 	b.w	5504 <_vfprintf_r+0x3a0>
    661c:	9a10      	ldr	r2, [sp, #64]	; 0x40
    661e:	f04f 0c00 	mov.w	ip, #0
    6622:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    6626:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
    662a:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
    662e:	920c      	str	r2, [sp, #48]	; 0x30
    6630:	f7fe bf67 	b.w	5502 <_vfprintf_r+0x39e>
    6634:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    6636:	f012 0f40 	tst.w	r2, #64	; 0x40
    663a:	bf17      	itett	ne
    663c:	980b      	ldrne	r0, [sp, #44]	; 0x2c
    663e:	9a0b      	ldreq	r2, [sp, #44]	; 0x2c
    6640:	9911      	ldrne	r1, [sp, #68]	; 0x44
    6642:	f100 0a04 	addne.w	sl, r0, #4
    6646:	bf11      	iteee	ne
    6648:	6803      	ldrne	r3, [r0, #0]
    664a:	f102 0a04 	addeq.w	sl, r2, #4
    664e:	6813      	ldreq	r3, [r2, #0]
    6650:	9811      	ldreq	r0, [sp, #68]	; 0x44
    6652:	bf14      	ite	ne
    6654:	8019      	strhne	r1, [r3, #0]
    6656:	6018      	streq	r0, [r3, #0]
    6658:	f7fe bdec 	b.w	5234 <_vfprintf_r+0xd0>
    665c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    665e:	1d13      	adds	r3, r2, #4
    6660:	930b      	str	r3, [sp, #44]	; 0x2c
    6662:	6811      	ldr	r1, [r2, #0]
    6664:	2301      	movs	r3, #1
    6666:	1e0a      	subs	r2, r1, #0
    6668:	bf18      	it	ne
    666a:	2201      	movne	r2, #1
    666c:	468a      	mov	sl, r1
    666e:	f04f 0b00 	mov.w	fp, #0
    6672:	f7fe bf09 	b.w	5488 <_vfprintf_r+0x324>
    6676:	980b      	ldr	r0, [sp, #44]	; 0x2c
    6678:	1d02      	adds	r2, r0, #4
    667a:	920b      	str	r2, [sp, #44]	; 0x2c
    667c:	6801      	ldr	r1, [r0, #0]
    667e:	1e0a      	subs	r2, r1, #0
    6680:	bf18      	it	ne
    6682:	2201      	movne	r2, #1
    6684:	468a      	mov	sl, r1
    6686:	f04f 0b00 	mov.w	fp, #0
    668a:	f7fe befd 	b.w	5488 <_vfprintf_r+0x324>
    668e:	f24d 5270 	movw	r2, #54640	; 0xd570
    6692:	f24d 536c 	movw	r3, #54636	; 0xd56c
    6696:	9916      	ldr	r1, [sp, #88]	; 0x58
    6698:	f2c0 0300 	movt	r3, #0
    669c:	f2c0 0200 	movt	r2, #0
    66a0:	2003      	movs	r0, #3
    66a2:	2947      	cmp	r1, #71	; 0x47
    66a4:	bfd8      	it	le
    66a6:	461a      	movle	r2, r3
    66a8:	9213      	str	r2, [sp, #76]	; 0x4c
    66aa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    66ac:	900c      	str	r0, [sp, #48]	; 0x30
    66ae:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    66b2:	f8cd b05c 	str.w	fp, [sp, #92]	; 0x5c
    66b6:	920a      	str	r2, [sp, #40]	; 0x28
    66b8:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    66bc:	9010      	str	r0, [sp, #64]	; 0x40
    66be:	f7fe bf20 	b.w	5502 <_vfprintf_r+0x39e>
    66c2:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    66c6:	4648      	mov	r0, r9
    66c8:	4631      	mov	r1, r6
    66ca:	320c      	adds	r2, #12
    66cc:	f7fe fd3c 	bl	5148 <__sprint_r>
    66d0:	2800      	cmp	r0, #0
    66d2:	f47e ae67 	bne.w	53a4 <_vfprintf_r+0x240>
    66d6:	f7fe be62 	b.w	539e <_vfprintf_r+0x23a>
    66da:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    66de:	4648      	mov	r0, r9
    66e0:	4631      	mov	r1, r6
    66e2:	320c      	adds	r2, #12
    66e4:	f7fe fd30 	bl	5148 <__sprint_r>
    66e8:	2800      	cmp	r0, #0
    66ea:	f47e ae5b 	bne.w	53a4 <_vfprintf_r+0x240>
    66ee:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    66f2:	3304      	adds	r3, #4
    66f4:	e66a      	b.n	63cc <_vfprintf_r+0x1268>
    66f6:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    66fa:	4648      	mov	r0, r9
    66fc:	4631      	mov	r1, r6
    66fe:	320c      	adds	r2, #12
    6700:	f7fe fd22 	bl	5148 <__sprint_r>
    6704:	2800      	cmp	r0, #0
    6706:	f47e ae4d 	bne.w	53a4 <_vfprintf_r+0x240>
    670a:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    670e:	3304      	adds	r3, #4
    6710:	e679      	b.n	6406 <_vfprintf_r+0x12a2>
    6712:	4650      	mov	r0, sl
    6714:	2200      	movs	r2, #0
    6716:	2300      	movs	r3, #0
    6718:	4641      	mov	r1, r8
    671a:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
    671e:	f006 f961 	bl	c9e4 <__aeabi_dcmpeq>
    6722:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
    6726:	2800      	cmp	r0, #0
    6728:	f47f af19 	bne.w	655e <_vfprintf_r+0x13fa>
    672c:	f1cc 0301 	rsb	r3, ip, #1
    6730:	f8cd 3570 	str.w	r3, [sp, #1392]	; 0x570
    6734:	e715      	b.n	6562 <_vfprintf_r+0x13fe>
    6736:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    6738:	4252      	negs	r2, r2
    673a:	920f      	str	r2, [sp, #60]	; 0x3c
    673c:	f7ff b887 	b.w	584e <_vfprintf_r+0x6ea>
    6740:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    6744:	4648      	mov	r0, r9
    6746:	4631      	mov	r1, r6
    6748:	320c      	adds	r2, #12
    674a:	f7fe fcfd 	bl	5148 <__sprint_r>
    674e:	2800      	cmp	r0, #0
    6750:	f47e ae28 	bne.w	53a4 <_vfprintf_r+0x240>
    6754:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    6758:	3304      	adds	r3, #4
    675a:	f7ff ba93 	b.w	5c84 <_vfprintf_r+0xb20>
    675e:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    6762:	4648      	mov	r0, r9
    6764:	4631      	mov	r1, r6
    6766:	320c      	adds	r2, #12
    6768:	f7fe fcee 	bl	5148 <__sprint_r>
    676c:	2800      	cmp	r0, #0
    676e:	f47e ae19 	bne.w	53a4 <_vfprintf_r+0x240>
    6772:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    6776:	3304      	adds	r3, #4
    6778:	991a      	ldr	r1, [sp, #104]	; 0x68
    677a:	9813      	ldr	r0, [sp, #76]	; 0x4c
    677c:	6059      	str	r1, [r3, #4]
    677e:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    6782:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    6786:	6018      	str	r0, [r3, #0]
    6788:	3201      	adds	r2, #1
    678a:	981a      	ldr	r0, [sp, #104]	; 0x68
    678c:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    6790:	1809      	adds	r1, r1, r0
    6792:	2a07      	cmp	r2, #7
    6794:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    6798:	f73f ab46 	bgt.w	5e28 <_vfprintf_r+0xcc4>
    679c:	3308      	adds	r3, #8
    679e:	f7fe bfa8 	b.w	56f2 <_vfprintf_r+0x58e>
    67a2:	2100      	movs	r1, #0
    67a4:	9117      	str	r1, [sp, #92]	; 0x5c
    67a6:	f7fc f871 	bl	288c <strlen>
    67aa:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    67ae:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
    67b2:	9010      	str	r0, [sp, #64]	; 0x40
    67b4:	920c      	str	r2, [sp, #48]	; 0x30
    67b6:	f7fe bea4 	b.w	5502 <_vfprintf_r+0x39e>
    67ba:	462a      	mov	r2, r5
    67bc:	4645      	mov	r5, r8
    67be:	4690      	mov	r8, r2
    67c0:	605f      	str	r7, [r3, #4]
    67c2:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    67c6:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    67ca:	3201      	adds	r2, #1
    67cc:	f8c3 8000 	str.w	r8, [r3]
    67d0:	19c9      	adds	r1, r1, r7
    67d2:	2a07      	cmp	r2, #7
    67d4:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    67d8:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    67dc:	dcbf      	bgt.n	675e <_vfprintf_r+0x15fa>
    67de:	3308      	adds	r3, #8
    67e0:	e7ca      	b.n	6778 <_vfprintf_r+0x1614>
    67e2:	9a18      	ldr	r2, [sp, #96]	; 0x60
    67e4:	9913      	ldr	r1, [sp, #76]	; 0x4c
    67e6:	1a51      	subs	r1, r2, r1
    67e8:	9110      	str	r1, [sp, #64]	; 0x40
    67ea:	f7fe be82 	b.w	54f2 <_vfprintf_r+0x38e>
    67ee:	4648      	mov	r0, r9
    67f0:	4631      	mov	r1, r6
    67f2:	f000 f949 	bl	6a88 <__swsetup_r>
    67f6:	2800      	cmp	r0, #0
    67f8:	f47e add8 	bne.w	53ac <_vfprintf_r+0x248>
    67fc:	f8b6 c00c 	ldrh.w	ip, [r6, #12]
    6800:	fa1f f38c 	uxth.w	r3, ip
    6804:	f7fe bcf6 	b.w	51f4 <_vfprintf_r+0x90>
    6808:	2f06      	cmp	r7, #6
    680a:	bf28      	it	cs
    680c:	2706      	movcs	r7, #6
    680e:	f24d 5188 	movw	r1, #54664	; 0xd588
    6812:	f2c0 0100 	movt	r1, #0
    6816:	ea27 72e7 	bic.w	r2, r7, r7, asr #31
    681a:	9710      	str	r7, [sp, #64]	; 0x40
    681c:	9113      	str	r1, [sp, #76]	; 0x4c
    681e:	920c      	str	r2, [sp, #48]	; 0x30
    6820:	f7fe bfe8 	b.w	57f4 <_vfprintf_r+0x690>
    6824:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    6828:	4648      	mov	r0, r9
    682a:	4631      	mov	r1, r6
    682c:	320c      	adds	r2, #12
    682e:	f7fe fc8b 	bl	5148 <__sprint_r>
    6832:	2800      	cmp	r0, #0
    6834:	f47e adb6 	bne.w	53a4 <_vfprintf_r+0x240>
    6838:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    683c:	3304      	adds	r3, #4
    683e:	f7ff bbc8 	b.w	5fd2 <_vfprintf_r+0xe6e>
    6842:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    6846:	4648      	mov	r0, r9
    6848:	4631      	mov	r1, r6
    684a:	320c      	adds	r2, #12
    684c:	f7fe fc7c 	bl	5148 <__sprint_r>
    6850:	2800      	cmp	r0, #0
    6852:	f47e ada7 	bne.w	53a4 <_vfprintf_r+0x240>
    6856:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    685a:	3304      	adds	r3, #4
    685c:	f7ff bace 	b.w	5dfc <_vfprintf_r+0xc98>
    6860:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    6864:	4648      	mov	r0, r9
    6866:	4631      	mov	r1, r6
    6868:	320c      	adds	r2, #12
    686a:	f7fe fc6d 	bl	5148 <__sprint_r>
    686e:	2800      	cmp	r0, #0
    6870:	f47e ad98 	bne.w	53a4 <_vfprintf_r+0x240>
    6874:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    6878:	3404      	adds	r4, #4
    687a:	f7ff baa9 	b.w	5dd0 <_vfprintf_r+0xc6c>
    687e:	9710      	str	r7, [sp, #64]	; 0x40
    6880:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
    6884:	9017      	str	r0, [sp, #92]	; 0x5c
    6886:	970c      	str	r7, [sp, #48]	; 0x30
    6888:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    688c:	f7fe be39 	b.w	5502 <_vfprintf_r+0x39e>
    6890:	9916      	ldr	r1, [sp, #88]	; 0x58
    6892:	2965      	cmp	r1, #101	; 0x65
    6894:	bf14      	ite	ne
    6896:	2300      	movne	r3, #0
    6898:	2301      	moveq	r3, #1
    689a:	2945      	cmp	r1, #69	; 0x45
    689c:	bf08      	it	eq
    689e:	f043 0301 	orreq.w	r3, r3, #1
    68a2:	2b00      	cmp	r3, #0
    68a4:	d046      	beq.n	6934 <_vfprintf_r+0x17d0>
    68a6:	f107 0c01 	add.w	ip, r7, #1
    68aa:	2302      	movs	r3, #2
    68ac:	e621      	b.n	64f2 <_vfprintf_r+0x138e>
    68ae:	9b16      	ldr	r3, [sp, #88]	; 0x58
    68b0:	2b65      	cmp	r3, #101	; 0x65
    68b2:	dd76      	ble.n	69a2 <_vfprintf_r+0x183e>
    68b4:	9a16      	ldr	r2, [sp, #88]	; 0x58
    68b6:	2a66      	cmp	r2, #102	; 0x66
    68b8:	bf1c      	itt	ne
    68ba:	f8dd 3570 	ldrne.w	r3, [sp, #1392]	; 0x570
    68be:	9310      	strne	r3, [sp, #64]	; 0x40
    68c0:	f000 8083 	beq.w	69ca <_vfprintf_r+0x1866>
    68c4:	9b1a      	ldr	r3, [sp, #104]	; 0x68
    68c6:	9810      	ldr	r0, [sp, #64]	; 0x40
    68c8:	4283      	cmp	r3, r0
    68ca:	dc6e      	bgt.n	69aa <_vfprintf_r+0x1846>
    68cc:	990a      	ldr	r1, [sp, #40]	; 0x28
    68ce:	f011 0f01 	tst.w	r1, #1
    68d2:	f040 808e 	bne.w	69f2 <_vfprintf_r+0x188e>
    68d6:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
    68da:	2367      	movs	r3, #103	; 0x67
    68dc:	920c      	str	r2, [sp, #48]	; 0x30
    68de:	9316      	str	r3, [sp, #88]	; 0x58
    68e0:	e691      	b.n	6606 <_vfprintf_r+0x14a2>
    68e2:	2700      	movs	r7, #0
    68e4:	461d      	mov	r5, r3
    68e6:	f7fe bce9 	b.w	52bc <_vfprintf_r+0x158>
    68ea:	9910      	ldr	r1, [sp, #64]	; 0x40
    68ec:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    68f0:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
    68f4:	910c      	str	r1, [sp, #48]	; 0x30
    68f6:	f7fe be04 	b.w	5502 <_vfprintf_r+0x39e>
    68fa:	f8dd 3568 	ldr.w	r3, [sp, #1384]	; 0x568
    68fe:	459b      	cmp	fp, r3
    6900:	bf98      	it	ls
    6902:	469b      	movls	fp, r3
    6904:	f67f ae39 	bls.w	657a <_vfprintf_r+0x1416>
    6908:	2230      	movs	r2, #48	; 0x30
    690a:	f803 2b01 	strb.w	r2, [r3], #1
    690e:	459b      	cmp	fp, r3
    6910:	f8cd 3568 	str.w	r3, [sp, #1384]	; 0x568
    6914:	d8f9      	bhi.n	690a <_vfprintf_r+0x17a6>
    6916:	e630      	b.n	657a <_vfprintf_r+0x1416>
    6918:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    691c:	4648      	mov	r0, r9
    691e:	4631      	mov	r1, r6
    6920:	320c      	adds	r2, #12
    6922:	f7fe fc11 	bl	5148 <__sprint_r>
    6926:	2800      	cmp	r0, #0
    6928:	f47e ad3c 	bne.w	53a4 <_vfprintf_r+0x240>
    692c:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    6930:	3304      	adds	r3, #4
    6932:	e508      	b.n	6346 <_vfprintf_r+0x11e2>
    6934:	46bc      	mov	ip, r7
    6936:	3302      	adds	r3, #2
    6938:	e5db      	b.n	64f2 <_vfprintf_r+0x138e>
    693a:	3707      	adds	r7, #7
    693c:	e5b9      	b.n	64b2 <_vfprintf_r+0x134e>
    693e:	f246 6c67 	movw	ip, #26215	; 0x6667
    6942:	f50d 6190 	add.w	r1, sp, #1152	; 0x480
    6946:	3103      	adds	r1, #3
    6948:	f2c6 6c66 	movt	ip, #26214	; 0x6666
    694c:	fb8c 2003 	smull	r2, r0, ip, r3
    6950:	17da      	asrs	r2, r3, #31
    6952:	ebc2 02a0 	rsb	r2, r2, r0, asr #2
    6956:	eb02 0082 	add.w	r0, r2, r2, lsl #2
    695a:	eba3 0040 	sub.w	r0, r3, r0, lsl #1
    695e:	4613      	mov	r3, r2
    6960:	3030      	adds	r0, #48	; 0x30
    6962:	2a09      	cmp	r2, #9
    6964:	f801 0d01 	strb.w	r0, [r1, #-1]!
    6968:	dcf0      	bgt.n	694c <_vfprintf_r+0x17e8>
    696a:	3330      	adds	r3, #48	; 0x30
    696c:	1e48      	subs	r0, r1, #1
    696e:	b2da      	uxtb	r2, r3
    6970:	f801 2c01 	strb.w	r2, [r1, #-1]
    6974:	9b07      	ldr	r3, [sp, #28]
    6976:	4283      	cmp	r3, r0
    6978:	d96a      	bls.n	6a50 <_vfprintf_r+0x18ec>
    697a:	f50d 63ac 	add.w	r3, sp, #1376	; 0x560
    697e:	3303      	adds	r3, #3
    6980:	e001      	b.n	6986 <_vfprintf_r+0x1822>
    6982:	f811 2b01 	ldrb.w	r2, [r1], #1
    6986:	f803 2c01 	strb.w	r2, [r3, #-1]
    698a:	461a      	mov	r2, r3
    698c:	f8dd c01c 	ldr.w	ip, [sp, #28]
    6990:	3301      	adds	r3, #1
    6992:	458c      	cmp	ip, r1
    6994:	d8f5      	bhi.n	6982 <_vfprintf_r+0x181e>
    6996:	e625      	b.n	65e4 <_vfprintf_r+0x1480>
    6998:	222d      	movs	r2, #45	; 0x2d
    699a:	f108 4800 	add.w	r8, r8, #2147483648	; 0x80000000
    699e:	9217      	str	r2, [sp, #92]	; 0x5c
    69a0:	e598      	b.n	64d4 <_vfprintf_r+0x1370>
    69a2:	f8dd 0570 	ldr.w	r0, [sp, #1392]	; 0x570
    69a6:	9010      	str	r0, [sp, #64]	; 0x40
    69a8:	e603      	b.n	65b2 <_vfprintf_r+0x144e>
    69aa:	9b10      	ldr	r3, [sp, #64]	; 0x40
    69ac:	991a      	ldr	r1, [sp, #104]	; 0x68
    69ae:	2b00      	cmp	r3, #0
    69b0:	bfda      	itte	le
    69b2:	9810      	ldrle	r0, [sp, #64]	; 0x40
    69b4:	f1c0 0302 	rsble	r3, r0, #2
    69b8:	2301      	movgt	r3, #1
    69ba:	185b      	adds	r3, r3, r1
    69bc:	2267      	movs	r2, #103	; 0x67
    69be:	9310      	str	r3, [sp, #64]	; 0x40
    69c0:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
    69c4:	9216      	str	r2, [sp, #88]	; 0x58
    69c6:	930c      	str	r3, [sp, #48]	; 0x30
    69c8:	e61d      	b.n	6606 <_vfprintf_r+0x14a2>
    69ca:	f8dd 0570 	ldr.w	r0, [sp, #1392]	; 0x570
    69ce:	2800      	cmp	r0, #0
    69d0:	9010      	str	r0, [sp, #64]	; 0x40
    69d2:	dd31      	ble.n	6a38 <_vfprintf_r+0x18d4>
    69d4:	b91f      	cbnz	r7, 69de <_vfprintf_r+0x187a>
    69d6:	990a      	ldr	r1, [sp, #40]	; 0x28
    69d8:	f011 0f01 	tst.w	r1, #1
    69dc:	d00e      	beq.n	69fc <_vfprintf_r+0x1898>
    69de:	9810      	ldr	r0, [sp, #64]	; 0x40
    69e0:	2166      	movs	r1, #102	; 0x66
    69e2:	9116      	str	r1, [sp, #88]	; 0x58
    69e4:	1c43      	adds	r3, r0, #1
    69e6:	19db      	adds	r3, r3, r7
    69e8:	9310      	str	r3, [sp, #64]	; 0x40
    69ea:	ea23 72e3 	bic.w	r2, r3, r3, asr #31
    69ee:	920c      	str	r2, [sp, #48]	; 0x30
    69f0:	e609      	b.n	6606 <_vfprintf_r+0x14a2>
    69f2:	9810      	ldr	r0, [sp, #64]	; 0x40
    69f4:	2167      	movs	r1, #103	; 0x67
    69f6:	9116      	str	r1, [sp, #88]	; 0x58
    69f8:	3001      	adds	r0, #1
    69fa:	9010      	str	r0, [sp, #64]	; 0x40
    69fc:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
    6a00:	920c      	str	r2, [sp, #48]	; 0x30
    6a02:	e600      	b.n	6606 <_vfprintf_r+0x14a2>
    6a04:	990b      	ldr	r1, [sp, #44]	; 0x2c
    6a06:	781a      	ldrb	r2, [r3, #0]
    6a08:	680f      	ldr	r7, [r1, #0]
    6a0a:	3104      	adds	r1, #4
    6a0c:	910b      	str	r1, [sp, #44]	; 0x2c
    6a0e:	2f00      	cmp	r7, #0
    6a10:	bfb8      	it	lt
    6a12:	f04f 37ff 	movlt.w	r7, #4294967295
    6a16:	f7fe bc50 	b.w	52ba <_vfprintf_r+0x156>
    6a1a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    6a1c:	f012 0f01 	tst.w	r2, #1
    6a20:	bf04      	itt	eq
    6a22:	ea20 73e0 	biceq.w	r3, r0, r0, asr #31
    6a26:	930c      	streq	r3, [sp, #48]	; 0x30
    6a28:	f43f aded 	beq.w	6606 <_vfprintf_r+0x14a2>
    6a2c:	e5e5      	b.n	65fa <_vfprintf_r+0x1496>
    6a2e:	222d      	movs	r2, #45	; 0x2d
    6a30:	425b      	negs	r3, r3
    6a32:	f88d 2561 	strb.w	r2, [sp, #1377]	; 0x561
    6a36:	e5c9      	b.n	65cc <_vfprintf_r+0x1468>
    6a38:	b977      	cbnz	r7, 6a58 <_vfprintf_r+0x18f4>
    6a3a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    6a3c:	f013 0f01 	tst.w	r3, #1
    6a40:	d10a      	bne.n	6a58 <_vfprintf_r+0x18f4>
    6a42:	f04f 0c01 	mov.w	ip, #1
    6a46:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
    6a4a:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
    6a4e:	e5da      	b.n	6606 <_vfprintf_r+0x14a2>
    6a50:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
    6a54:	3202      	adds	r2, #2
    6a56:	e5c5      	b.n	65e4 <_vfprintf_r+0x1480>
    6a58:	3702      	adds	r7, #2
    6a5a:	2166      	movs	r1, #102	; 0x66
    6a5c:	ea27 72e7 	bic.w	r2, r7, r7, asr #31
    6a60:	9710      	str	r7, [sp, #64]	; 0x40
    6a62:	9116      	str	r1, [sp, #88]	; 0x58
    6a64:	920c      	str	r2, [sp, #48]	; 0x30
    6a66:	e5ce      	b.n	6606 <_vfprintf_r+0x14a2>
    6a68:	0000d5d0 	.word	0x0000d5d0

00006a6c <vfprintf>:
    6a6c:	b410      	push	{r4}
    6a6e:	f240 042c 	movw	r4, #44	; 0x2c
    6a72:	f2c2 0400 	movt	r4, #8192	; 0x2000
    6a76:	468c      	mov	ip, r1
    6a78:	4613      	mov	r3, r2
    6a7a:	4601      	mov	r1, r0
    6a7c:	4662      	mov	r2, ip
    6a7e:	6820      	ldr	r0, [r4, #0]
    6a80:	bc10      	pop	{r4}
    6a82:	f7fe bb6f 	b.w	5164 <_vfprintf_r>
    6a86:	bf00      	nop

00006a88 <__swsetup_r>:
    6a88:	b570      	push	{r4, r5, r6, lr}
    6a8a:	f240 052c 	movw	r5, #44	; 0x2c
    6a8e:	f2c2 0500 	movt	r5, #8192	; 0x2000
    6a92:	4606      	mov	r6, r0
    6a94:	460c      	mov	r4, r1
    6a96:	6828      	ldr	r0, [r5, #0]
    6a98:	b110      	cbz	r0, 6aa0 <__swsetup_r+0x18>
    6a9a:	6983      	ldr	r3, [r0, #24]
    6a9c:	2b00      	cmp	r3, #0
    6a9e:	d036      	beq.n	6b0e <__swsetup_r+0x86>
    6aa0:	f24d 63f4 	movw	r3, #55028	; 0xd6f4
    6aa4:	f2c0 0300 	movt	r3, #0
    6aa8:	429c      	cmp	r4, r3
    6aaa:	d038      	beq.n	6b1e <__swsetup_r+0x96>
    6aac:	f24d 7314 	movw	r3, #55060	; 0xd714
    6ab0:	f2c0 0300 	movt	r3, #0
    6ab4:	429c      	cmp	r4, r3
    6ab6:	d041      	beq.n	6b3c <__swsetup_r+0xb4>
    6ab8:	f24d 7334 	movw	r3, #55092	; 0xd734
    6abc:	f2c0 0300 	movt	r3, #0
    6ac0:	429c      	cmp	r4, r3
    6ac2:	bf04      	itt	eq
    6ac4:	682b      	ldreq	r3, [r5, #0]
    6ac6:	68dc      	ldreq	r4, [r3, #12]
    6ac8:	89a2      	ldrh	r2, [r4, #12]
    6aca:	4611      	mov	r1, r2
    6acc:	b293      	uxth	r3, r2
    6ace:	f013 0f08 	tst.w	r3, #8
    6ad2:	4618      	mov	r0, r3
    6ad4:	bf18      	it	ne
    6ad6:	6922      	ldrne	r2, [r4, #16]
    6ad8:	d033      	beq.n	6b42 <__swsetup_r+0xba>
    6ada:	b31a      	cbz	r2, 6b24 <__swsetup_r+0x9c>
    6adc:	f013 0101 	ands.w	r1, r3, #1
    6ae0:	d007      	beq.n	6af2 <__swsetup_r+0x6a>
    6ae2:	6963      	ldr	r3, [r4, #20]
    6ae4:	2100      	movs	r1, #0
    6ae6:	60a1      	str	r1, [r4, #8]
    6ae8:	425b      	negs	r3, r3
    6aea:	61a3      	str	r3, [r4, #24]
    6aec:	b142      	cbz	r2, 6b00 <__swsetup_r+0x78>
    6aee:	2000      	movs	r0, #0
    6af0:	bd70      	pop	{r4, r5, r6, pc}
    6af2:	f013 0f02 	tst.w	r3, #2
    6af6:	bf08      	it	eq
    6af8:	6961      	ldreq	r1, [r4, #20]
    6afa:	60a1      	str	r1, [r4, #8]
    6afc:	2a00      	cmp	r2, #0
    6afe:	d1f6      	bne.n	6aee <__swsetup_r+0x66>
    6b00:	89a3      	ldrh	r3, [r4, #12]
    6b02:	f013 0f80 	tst.w	r3, #128	; 0x80
    6b06:	d0f2      	beq.n	6aee <__swsetup_r+0x66>
    6b08:	f04f 30ff 	mov.w	r0, #4294967295
    6b0c:	bd70      	pop	{r4, r5, r6, pc}
    6b0e:	f001 f98b 	bl	7e28 <__sinit>
    6b12:	f24d 63f4 	movw	r3, #55028	; 0xd6f4
    6b16:	f2c0 0300 	movt	r3, #0
    6b1a:	429c      	cmp	r4, r3
    6b1c:	d1c6      	bne.n	6aac <__swsetup_r+0x24>
    6b1e:	682b      	ldr	r3, [r5, #0]
    6b20:	685c      	ldr	r4, [r3, #4]
    6b22:	e7d1      	b.n	6ac8 <__swsetup_r+0x40>
    6b24:	f403 7120 	and.w	r1, r3, #640	; 0x280
    6b28:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
    6b2c:	d0d6      	beq.n	6adc <__swsetup_r+0x54>
    6b2e:	4630      	mov	r0, r6
    6b30:	4621      	mov	r1, r4
    6b32:	f001 fd0f 	bl	8554 <__smakebuf_r>
    6b36:	89a3      	ldrh	r3, [r4, #12]
    6b38:	6922      	ldr	r2, [r4, #16]
    6b3a:	e7cf      	b.n	6adc <__swsetup_r+0x54>
    6b3c:	682b      	ldr	r3, [r5, #0]
    6b3e:	689c      	ldr	r4, [r3, #8]
    6b40:	e7c2      	b.n	6ac8 <__swsetup_r+0x40>
    6b42:	f013 0f10 	tst.w	r3, #16
    6b46:	d0df      	beq.n	6b08 <__swsetup_r+0x80>
    6b48:	f013 0f04 	tst.w	r3, #4
    6b4c:	bf08      	it	eq
    6b4e:	6922      	ldreq	r2, [r4, #16]
    6b50:	d017      	beq.n	6b82 <__swsetup_r+0xfa>
    6b52:	6b61      	ldr	r1, [r4, #52]	; 0x34
    6b54:	b151      	cbz	r1, 6b6c <__swsetup_r+0xe4>
    6b56:	f104 0344 	add.w	r3, r4, #68	; 0x44
    6b5a:	4299      	cmp	r1, r3
    6b5c:	d003      	beq.n	6b66 <__swsetup_r+0xde>
    6b5e:	4630      	mov	r0, r6
    6b60:	f001 f9e6 	bl	7f30 <_free_r>
    6b64:	89a2      	ldrh	r2, [r4, #12]
    6b66:	b290      	uxth	r0, r2
    6b68:	2300      	movs	r3, #0
    6b6a:	6363      	str	r3, [r4, #52]	; 0x34
    6b6c:	6922      	ldr	r2, [r4, #16]
    6b6e:	f64f 71db 	movw	r1, #65499	; 0xffdb
    6b72:	f2c0 0100 	movt	r1, #0
    6b76:	2300      	movs	r3, #0
    6b78:	ea00 0101 	and.w	r1, r0, r1
    6b7c:	6063      	str	r3, [r4, #4]
    6b7e:	81a1      	strh	r1, [r4, #12]
    6b80:	6022      	str	r2, [r4, #0]
    6b82:	f041 0308 	orr.w	r3, r1, #8
    6b86:	81a3      	strh	r3, [r4, #12]
    6b88:	b29b      	uxth	r3, r3
    6b8a:	e7a6      	b.n	6ada <__swsetup_r+0x52>
    6b8c:	0000      	lsls	r0, r0, #0
	...

00006b90 <quorem>:
    6b90:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    6b94:	6903      	ldr	r3, [r0, #16]
    6b96:	690e      	ldr	r6, [r1, #16]
    6b98:	4682      	mov	sl, r0
    6b9a:	4689      	mov	r9, r1
    6b9c:	429e      	cmp	r6, r3
    6b9e:	f300 8083 	bgt.w	6ca8 <quorem+0x118>
    6ba2:	1cf2      	adds	r2, r6, #3
    6ba4:	f101 0514 	add.w	r5, r1, #20
    6ba8:	f100 0414 	add.w	r4, r0, #20
    6bac:	3e01      	subs	r6, #1
    6bae:	0092      	lsls	r2, r2, #2
    6bb0:	188b      	adds	r3, r1, r2
    6bb2:	1812      	adds	r2, r2, r0
    6bb4:	f103 0804 	add.w	r8, r3, #4
    6bb8:	6859      	ldr	r1, [r3, #4]
    6bba:	6850      	ldr	r0, [r2, #4]
    6bbc:	3101      	adds	r1, #1
    6bbe:	f005 f9b3 	bl	bf28 <__aeabi_uidiv>
    6bc2:	4607      	mov	r7, r0
    6bc4:	2800      	cmp	r0, #0
    6bc6:	d039      	beq.n	6c3c <quorem+0xac>
    6bc8:	2300      	movs	r3, #0
    6bca:	469c      	mov	ip, r3
    6bcc:	461a      	mov	r2, r3
    6bce:	58e9      	ldr	r1, [r5, r3]
    6bd0:	58e0      	ldr	r0, [r4, r3]
    6bd2:	fa1f fe81 	uxth.w	lr, r1
    6bd6:	ea4f 4b11 	mov.w	fp, r1, lsr #16
    6bda:	b281      	uxth	r1, r0
    6bdc:	fb0e ce07 	mla	lr, lr, r7, ip
    6be0:	1851      	adds	r1, r2, r1
    6be2:	fb0b fc07 	mul.w	ip, fp, r7
    6be6:	eb0c 4c1e 	add.w	ip, ip, lr, lsr #16
    6bea:	fa1f fe8e 	uxth.w	lr, lr
    6bee:	ebce 0101 	rsb	r1, lr, r1
    6bf2:	fa1f f28c 	uxth.w	r2, ip
    6bf6:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
    6bfa:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
    6bfe:	fa1f fe81 	uxth.w	lr, r1
    6c02:	eb02 4221 	add.w	r2, r2, r1, asr #16
    6c06:	ea4e 4102 	orr.w	r1, lr, r2, lsl #16
    6c0a:	50e1      	str	r1, [r4, r3]
    6c0c:	3304      	adds	r3, #4
    6c0e:	1412      	asrs	r2, r2, #16
    6c10:	1959      	adds	r1, r3, r5
    6c12:	4588      	cmp	r8, r1
    6c14:	d2db      	bcs.n	6bce <quorem+0x3e>
    6c16:	1d32      	adds	r2, r6, #4
    6c18:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
    6c1c:	6859      	ldr	r1, [r3, #4]
    6c1e:	b969      	cbnz	r1, 6c3c <quorem+0xac>
    6c20:	429c      	cmp	r4, r3
    6c22:	d209      	bcs.n	6c38 <quorem+0xa8>
    6c24:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
    6c28:	b112      	cbz	r2, 6c30 <quorem+0xa0>
    6c2a:	e005      	b.n	6c38 <quorem+0xa8>
    6c2c:	681a      	ldr	r2, [r3, #0]
    6c2e:	b91a      	cbnz	r2, 6c38 <quorem+0xa8>
    6c30:	3b04      	subs	r3, #4
    6c32:	3e01      	subs	r6, #1
    6c34:	429c      	cmp	r4, r3
    6c36:	d3f9      	bcc.n	6c2c <quorem+0x9c>
    6c38:	f8ca 6010 	str.w	r6, [sl, #16]
    6c3c:	4649      	mov	r1, r9
    6c3e:	4650      	mov	r0, sl
    6c40:	f002 f90e 	bl	8e60 <__mcmp>
    6c44:	2800      	cmp	r0, #0
    6c46:	db2c      	blt.n	6ca2 <quorem+0x112>
    6c48:	2300      	movs	r3, #0
    6c4a:	3701      	adds	r7, #1
    6c4c:	469c      	mov	ip, r3
    6c4e:	58ea      	ldr	r2, [r5, r3]
    6c50:	58e0      	ldr	r0, [r4, r3]
    6c52:	b291      	uxth	r1, r2
    6c54:	0c12      	lsrs	r2, r2, #16
    6c56:	fa1f f980 	uxth.w	r9, r0
    6c5a:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
    6c5e:	ebc1 0109 	rsb	r1, r1, r9
    6c62:	4461      	add	r1, ip
    6c64:	eb02 4221 	add.w	r2, r2, r1, asr #16
    6c68:	b289      	uxth	r1, r1
    6c6a:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
    6c6e:	50e1      	str	r1, [r4, r3]
    6c70:	3304      	adds	r3, #4
    6c72:	ea4f 4c22 	mov.w	ip, r2, asr #16
    6c76:	195a      	adds	r2, r3, r5
    6c78:	4590      	cmp	r8, r2
    6c7a:	d2e8      	bcs.n	6c4e <quorem+0xbe>
    6c7c:	1d32      	adds	r2, r6, #4
    6c7e:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
    6c82:	6859      	ldr	r1, [r3, #4]
    6c84:	b969      	cbnz	r1, 6ca2 <quorem+0x112>
    6c86:	429c      	cmp	r4, r3
    6c88:	d209      	bcs.n	6c9e <quorem+0x10e>
    6c8a:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
    6c8e:	b112      	cbz	r2, 6c96 <quorem+0x106>
    6c90:	e005      	b.n	6c9e <quorem+0x10e>
    6c92:	681a      	ldr	r2, [r3, #0]
    6c94:	b91a      	cbnz	r2, 6c9e <quorem+0x10e>
    6c96:	3b04      	subs	r3, #4
    6c98:	3e01      	subs	r6, #1
    6c9a:	429c      	cmp	r4, r3
    6c9c:	d3f9      	bcc.n	6c92 <quorem+0x102>
    6c9e:	f8ca 6010 	str.w	r6, [sl, #16]
    6ca2:	4638      	mov	r0, r7
    6ca4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    6ca8:	2000      	movs	r0, #0
    6caa:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    6cae:	bf00      	nop

00006cb0 <_dtoa_r>:
    6cb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    6cb4:	6a46      	ldr	r6, [r0, #36]	; 0x24
    6cb6:	b0a1      	sub	sp, #132	; 0x84
    6cb8:	4604      	mov	r4, r0
    6cba:	4690      	mov	r8, r2
    6cbc:	4699      	mov	r9, r3
    6cbe:	9d2d      	ldr	r5, [sp, #180]	; 0xb4
    6cc0:	2e00      	cmp	r6, #0
    6cc2:	f000 8423 	beq.w	750c <_dtoa_r+0x85c>
    6cc6:	6832      	ldr	r2, [r6, #0]
    6cc8:	b182      	cbz	r2, 6cec <_dtoa_r+0x3c>
    6cca:	6a61      	ldr	r1, [r4, #36]	; 0x24
    6ccc:	f04f 0c01 	mov.w	ip, #1
    6cd0:	6876      	ldr	r6, [r6, #4]
    6cd2:	4620      	mov	r0, r4
    6cd4:	680b      	ldr	r3, [r1, #0]
    6cd6:	6056      	str	r6, [r2, #4]
    6cd8:	684a      	ldr	r2, [r1, #4]
    6cda:	4619      	mov	r1, r3
    6cdc:	fa0c f202 	lsl.w	r2, ip, r2
    6ce0:	609a      	str	r2, [r3, #8]
    6ce2:	f002 f9f7 	bl	90d4 <_Bfree>
    6ce6:	6a63      	ldr	r3, [r4, #36]	; 0x24
    6ce8:	2200      	movs	r2, #0
    6cea:	601a      	str	r2, [r3, #0]
    6cec:	f1b9 0600 	subs.w	r6, r9, #0
    6cf0:	db38      	blt.n	6d64 <_dtoa_r+0xb4>
    6cf2:	2300      	movs	r3, #0
    6cf4:	602b      	str	r3, [r5, #0]
    6cf6:	f240 0300 	movw	r3, #0
    6cfa:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
    6cfe:	461a      	mov	r2, r3
    6d00:	ea06 0303 	and.w	r3, r6, r3
    6d04:	4293      	cmp	r3, r2
    6d06:	d017      	beq.n	6d38 <_dtoa_r+0x88>
    6d08:	2200      	movs	r2, #0
    6d0a:	2300      	movs	r3, #0
    6d0c:	4640      	mov	r0, r8
    6d0e:	4649      	mov	r1, r9
    6d10:	e9cd 8906 	strd	r8, r9, [sp, #24]
    6d14:	f005 fe66 	bl	c9e4 <__aeabi_dcmpeq>
    6d18:	2800      	cmp	r0, #0
    6d1a:	d029      	beq.n	6d70 <_dtoa_r+0xc0>
    6d1c:	982c      	ldr	r0, [sp, #176]	; 0xb0
    6d1e:	2301      	movs	r3, #1
    6d20:	992e      	ldr	r1, [sp, #184]	; 0xb8
    6d22:	6003      	str	r3, [r0, #0]
    6d24:	2900      	cmp	r1, #0
    6d26:	f000 80d0 	beq.w	6eca <_dtoa_r+0x21a>
    6d2a:	4b79      	ldr	r3, [pc, #484]	; (6f10 <_dtoa_r+0x260>)
    6d2c:	1e58      	subs	r0, r3, #1
    6d2e:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
    6d30:	6013      	str	r3, [r2, #0]
    6d32:	b021      	add	sp, #132	; 0x84
    6d34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    6d38:	982c      	ldr	r0, [sp, #176]	; 0xb0
    6d3a:	f242 730f 	movw	r3, #9999	; 0x270f
    6d3e:	6003      	str	r3, [r0, #0]
    6d40:	f1b8 0f00 	cmp.w	r8, #0
    6d44:	f000 8095 	beq.w	6e72 <_dtoa_r+0x1c2>
    6d48:	f24d 60f0 	movw	r0, #55024	; 0xd6f0
    6d4c:	f2c0 0000 	movt	r0, #0
    6d50:	992e      	ldr	r1, [sp, #184]	; 0xb8
    6d52:	2900      	cmp	r1, #0
    6d54:	d0ed      	beq.n	6d32 <_dtoa_r+0x82>
    6d56:	78c2      	ldrb	r2, [r0, #3]
    6d58:	1cc3      	adds	r3, r0, #3
    6d5a:	2a00      	cmp	r2, #0
    6d5c:	d0e7      	beq.n	6d2e <_dtoa_r+0x7e>
    6d5e:	f100 0308 	add.w	r3, r0, #8
    6d62:	e7e4      	b.n	6d2e <_dtoa_r+0x7e>
    6d64:	f026 4600 	bic.w	r6, r6, #2147483648	; 0x80000000
    6d68:	2301      	movs	r3, #1
    6d6a:	46b1      	mov	r9, r6
    6d6c:	602b      	str	r3, [r5, #0]
    6d6e:	e7c2      	b.n	6cf6 <_dtoa_r+0x46>
    6d70:	4620      	mov	r0, r4
    6d72:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
    6d76:	a91e      	add	r1, sp, #120	; 0x78
    6d78:	9100      	str	r1, [sp, #0]
    6d7a:	a91f      	add	r1, sp, #124	; 0x7c
    6d7c:	9101      	str	r1, [sp, #4]
    6d7e:	f002 f9fb 	bl	9178 <__d2b>
    6d82:	f3c6 550a 	ubfx	r5, r6, #20, #11
    6d86:	4683      	mov	fp, r0
    6d88:	2d00      	cmp	r5, #0
    6d8a:	d07e      	beq.n	6e8a <_dtoa_r+0x1da>
    6d8c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    6d90:	f5a5 757e 	sub.w	r5, r5, #1016	; 0x3f8
    6d94:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
    6d96:	3d07      	subs	r5, #7
    6d98:	f021 437f 	bic.w	r3, r1, #4278190080	; 0xff000000
    6d9c:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    6da0:	f043 517e 	orr.w	r1, r3, #1065353216	; 0x3f800000
    6da4:	2300      	movs	r3, #0
    6da6:	f441 01e0 	orr.w	r1, r1, #7340032	; 0x700000
    6daa:	9319      	str	r3, [sp, #100]	; 0x64
    6dac:	f240 0300 	movw	r3, #0
    6db0:	2200      	movs	r2, #0
    6db2:	f6c3 73f8 	movt	r3, #16376	; 0x3ff8
    6db6:	f005 f9f9 	bl	c1ac <__aeabi_dsub>
    6dba:	a34f      	add	r3, pc, #316	; (adr r3, 6ef8 <_dtoa_r+0x248>)
    6dbc:	e9d3 2300 	ldrd	r2, r3, [r3]
    6dc0:	f005 fba8 	bl	c514 <__aeabi_dmul>
    6dc4:	a34e      	add	r3, pc, #312	; (adr r3, 6f00 <_dtoa_r+0x250>)
    6dc6:	e9d3 2300 	ldrd	r2, r3, [r3]
    6dca:	f005 f9f1 	bl	c1b0 <__adddf3>
    6dce:	e9cd 0108 	strd	r0, r1, [sp, #32]
    6dd2:	4628      	mov	r0, r5
    6dd4:	f005 fb38 	bl	c448 <__aeabi_i2d>
    6dd8:	a34b      	add	r3, pc, #300	; (adr r3, 6f08 <_dtoa_r+0x258>)
    6dda:	e9d3 2300 	ldrd	r2, r3, [r3]
    6dde:	f005 fb99 	bl	c514 <__aeabi_dmul>
    6de2:	4602      	mov	r2, r0
    6de4:	460b      	mov	r3, r1
    6de6:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
    6dea:	f005 f9e1 	bl	c1b0 <__adddf3>
    6dee:	e9cd 0108 	strd	r0, r1, [sp, #32]
    6df2:	f005 fe29 	bl	ca48 <__aeabi_d2iz>
    6df6:	2200      	movs	r2, #0
    6df8:	2300      	movs	r3, #0
    6dfa:	4606      	mov	r6, r0
    6dfc:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
    6e00:	f005 fdfa 	bl	c9f8 <__aeabi_dcmplt>
    6e04:	b140      	cbz	r0, 6e18 <_dtoa_r+0x168>
    6e06:	4630      	mov	r0, r6
    6e08:	f005 fb1e 	bl	c448 <__aeabi_i2d>
    6e0c:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
    6e10:	f005 fde8 	bl	c9e4 <__aeabi_dcmpeq>
    6e14:	b900      	cbnz	r0, 6e18 <_dtoa_r+0x168>
    6e16:	3e01      	subs	r6, #1
    6e18:	2e16      	cmp	r6, #22
    6e1a:	d95b      	bls.n	6ed4 <_dtoa_r+0x224>
    6e1c:	2301      	movs	r3, #1
    6e1e:	9318      	str	r3, [sp, #96]	; 0x60
    6e20:	3f01      	subs	r7, #1
    6e22:	ebb7 0a05 	subs.w	sl, r7, r5
    6e26:	bf42      	ittt	mi
    6e28:	f1ca 0a00 	rsbmi	sl, sl, #0
    6e2c:	f8cd a03c 	strmi.w	sl, [sp, #60]	; 0x3c
    6e30:	f04f 0a00 	movmi.w	sl, #0
    6e34:	d401      	bmi.n	6e3a <_dtoa_r+0x18a>
    6e36:	2200      	movs	r2, #0
    6e38:	920f      	str	r2, [sp, #60]	; 0x3c
    6e3a:	2e00      	cmp	r6, #0
    6e3c:	f2c0 8371 	blt.w	7522 <_dtoa_r+0x872>
    6e40:	44b2      	add	sl, r6
    6e42:	2300      	movs	r3, #0
    6e44:	9617      	str	r6, [sp, #92]	; 0x5c
    6e46:	9315      	str	r3, [sp, #84]	; 0x54
    6e48:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
    6e4a:	2b09      	cmp	r3, #9
    6e4c:	d862      	bhi.n	6f14 <_dtoa_r+0x264>
    6e4e:	2b05      	cmp	r3, #5
    6e50:	f340 8677 	ble.w	7b42 <_dtoa_r+0xe92>
    6e54:	982a      	ldr	r0, [sp, #168]	; 0xa8
    6e56:	2700      	movs	r7, #0
    6e58:	3804      	subs	r0, #4
    6e5a:	902a      	str	r0, [sp, #168]	; 0xa8
    6e5c:	992a      	ldr	r1, [sp, #168]	; 0xa8
    6e5e:	1e8b      	subs	r3, r1, #2
    6e60:	2b03      	cmp	r3, #3
    6e62:	f200 83dd 	bhi.w	7620 <_dtoa_r+0x970>
    6e66:	e8df f013 	tbh	[pc, r3, lsl #1]
    6e6a:	03a5      	.short	0x03a5
    6e6c:	03d503d8 	.word	0x03d503d8
    6e70:	03c4      	.short	0x03c4
    6e72:	f026 467f 	bic.w	r6, r6, #4278190080	; 0xff000000
    6e76:	f426 0670 	bic.w	r6, r6, #15728640	; 0xf00000
    6e7a:	2e00      	cmp	r6, #0
    6e7c:	f47f af64 	bne.w	6d48 <_dtoa_r+0x98>
    6e80:	f24d 60e4 	movw	r0, #55012	; 0xd6e4
    6e84:	f2c0 0000 	movt	r0, #0
    6e88:	e762      	b.n	6d50 <_dtoa_r+0xa0>
    6e8a:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
    6e8c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
    6e8e:	18fb      	adds	r3, r7, r3
    6e90:	f503 6386 	add.w	r3, r3, #1072	; 0x430
    6e94:	1c9d      	adds	r5, r3, #2
    6e96:	2d20      	cmp	r5, #32
    6e98:	bfdc      	itt	le
    6e9a:	f1c5 0020 	rsble	r0, r5, #32
    6e9e:	fa08 f000 	lslle.w	r0, r8, r0
    6ea2:	dd08      	ble.n	6eb6 <_dtoa_r+0x206>
    6ea4:	3b1e      	subs	r3, #30
    6ea6:	f1c5 0240 	rsb	r2, r5, #64	; 0x40
    6eaa:	fa16 f202 	lsls.w	r2, r6, r2
    6eae:	fa28 f303 	lsr.w	r3, r8, r3
    6eb2:	ea42 0003 	orr.w	r0, r2, r3
    6eb6:	f005 fab7 	bl	c428 <__aeabi_ui2d>
    6eba:	f5a5 6586 	sub.w	r5, r5, #1072	; 0x430
    6ebe:	2201      	movs	r2, #1
    6ec0:	3d03      	subs	r5, #3
    6ec2:	9219      	str	r2, [sp, #100]	; 0x64
    6ec4:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
    6ec8:	e770      	b.n	6dac <_dtoa_r+0xfc>
    6eca:	f24d 5090 	movw	r0, #54672	; 0xd590
    6ece:	f2c0 0000 	movt	r0, #0
    6ed2:	e72e      	b.n	6d32 <_dtoa_r+0x82>
    6ed4:	f24d 7398 	movw	r3, #55192	; 0xd798
    6ed8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    6edc:	f2c0 0300 	movt	r3, #0
    6ee0:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
    6ee4:	e9d3 2300 	ldrd	r2, r3, [r3]
    6ee8:	f005 fd86 	bl	c9f8 <__aeabi_dcmplt>
    6eec:	2800      	cmp	r0, #0
    6eee:	f040 8320 	bne.w	7532 <_dtoa_r+0x882>
    6ef2:	9018      	str	r0, [sp, #96]	; 0x60
    6ef4:	e794      	b.n	6e20 <_dtoa_r+0x170>
    6ef6:	bf00      	nop
    6ef8:	636f4361 	.word	0x636f4361
    6efc:	3fd287a7 	.word	0x3fd287a7
    6f00:	8b60c8b3 	.word	0x8b60c8b3
    6f04:	3fc68a28 	.word	0x3fc68a28
    6f08:	509f79fb 	.word	0x509f79fb
    6f0c:	3fd34413 	.word	0x3fd34413
    6f10:	0000d591 	.word	0x0000d591
    6f14:	2300      	movs	r3, #0
    6f16:	f04f 30ff 	mov.w	r0, #4294967295
    6f1a:	461f      	mov	r7, r3
    6f1c:	2101      	movs	r1, #1
    6f1e:	932a      	str	r3, [sp, #168]	; 0xa8
    6f20:	9011      	str	r0, [sp, #68]	; 0x44
    6f22:	9116      	str	r1, [sp, #88]	; 0x58
    6f24:	9008      	str	r0, [sp, #32]
    6f26:	932b      	str	r3, [sp, #172]	; 0xac
    6f28:	6a65      	ldr	r5, [r4, #36]	; 0x24
    6f2a:	2300      	movs	r3, #0
    6f2c:	606b      	str	r3, [r5, #4]
    6f2e:	4620      	mov	r0, r4
    6f30:	6869      	ldr	r1, [r5, #4]
    6f32:	f002 f8eb 	bl	910c <_Balloc>
    6f36:	6a63      	ldr	r3, [r4, #36]	; 0x24
    6f38:	6028      	str	r0, [r5, #0]
    6f3a:	681b      	ldr	r3, [r3, #0]
    6f3c:	9310      	str	r3, [sp, #64]	; 0x40
    6f3e:	2f00      	cmp	r7, #0
    6f40:	f000 815b 	beq.w	71fa <_dtoa_r+0x54a>
    6f44:	2e00      	cmp	r6, #0
    6f46:	f340 842a 	ble.w	779e <_dtoa_r+0xaee>
    6f4a:	f24d 7398 	movw	r3, #55192	; 0xd798
    6f4e:	f006 020f 	and.w	r2, r6, #15
    6f52:	f2c0 0300 	movt	r3, #0
    6f56:	1135      	asrs	r5, r6, #4
    6f58:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
    6f5c:	f015 0f10 	tst.w	r5, #16
    6f60:	e9d3 0100 	ldrd	r0, r1, [r3]
    6f64:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    6f68:	f000 82e7 	beq.w	753a <_dtoa_r+0x88a>
    6f6c:	f64d 0370 	movw	r3, #55408	; 0xd870
    6f70:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    6f74:	f2c0 0300 	movt	r3, #0
    6f78:	f005 050f 	and.w	r5, r5, #15
    6f7c:	f04f 0803 	mov.w	r8, #3
    6f80:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
    6f84:	f005 fbf0 	bl	c768 <__aeabi_ddiv>
    6f88:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
    6f8c:	b1bd      	cbz	r5, 6fbe <_dtoa_r+0x30e>
    6f8e:	f64d 0770 	movw	r7, #55408	; 0xd870
    6f92:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    6f96:	f2c0 0700 	movt	r7, #0
    6f9a:	f015 0f01 	tst.w	r5, #1
    6f9e:	4610      	mov	r0, r2
    6fa0:	4619      	mov	r1, r3
    6fa2:	d007      	beq.n	6fb4 <_dtoa_r+0x304>
    6fa4:	e9d7 2300 	ldrd	r2, r3, [r7]
    6fa8:	f108 0801 	add.w	r8, r8, #1
    6fac:	f005 fab2 	bl	c514 <__aeabi_dmul>
    6fb0:	4602      	mov	r2, r0
    6fb2:	460b      	mov	r3, r1
    6fb4:	3708      	adds	r7, #8
    6fb6:	106d      	asrs	r5, r5, #1
    6fb8:	d1ef      	bne.n	6f9a <_dtoa_r+0x2ea>
    6fba:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
    6fbe:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    6fc2:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
    6fc6:	f005 fbcf 	bl	c768 <__aeabi_ddiv>
    6fca:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    6fce:	9918      	ldr	r1, [sp, #96]	; 0x60
    6fd0:	2900      	cmp	r1, #0
    6fd2:	f000 80de 	beq.w	7192 <_dtoa_r+0x4e2>
    6fd6:	f240 0300 	movw	r3, #0
    6fda:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    6fde:	2200      	movs	r2, #0
    6fe0:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
    6fe4:	f04f 0500 	mov.w	r5, #0
    6fe8:	f005 fd06 	bl	c9f8 <__aeabi_dcmplt>
    6fec:	b108      	cbz	r0, 6ff2 <_dtoa_r+0x342>
    6fee:	f04f 0501 	mov.w	r5, #1
    6ff2:	9a08      	ldr	r2, [sp, #32]
    6ff4:	2a00      	cmp	r2, #0
    6ff6:	bfd4      	ite	le
    6ff8:	2500      	movle	r5, #0
    6ffa:	f005 0501 	andgt.w	r5, r5, #1
    6ffe:	2d00      	cmp	r5, #0
    7000:	f000 80c7 	beq.w	7192 <_dtoa_r+0x4e2>
    7004:	9b11      	ldr	r3, [sp, #68]	; 0x44
    7006:	2b00      	cmp	r3, #0
    7008:	f340 80f5 	ble.w	71f6 <_dtoa_r+0x546>
    700c:	f240 0300 	movw	r3, #0
    7010:	2200      	movs	r2, #0
    7012:	f2c4 0324 	movt	r3, #16420	; 0x4024
    7016:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    701a:	f005 fa7b 	bl	c514 <__aeabi_dmul>
    701e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    7022:	f108 0001 	add.w	r0, r8, #1
    7026:	1e71      	subs	r1, r6, #1
    7028:	9112      	str	r1, [sp, #72]	; 0x48
    702a:	f005 fa0d 	bl	c448 <__aeabi_i2d>
    702e:	4602      	mov	r2, r0
    7030:	460b      	mov	r3, r1
    7032:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    7036:	f005 fa6d 	bl	c514 <__aeabi_dmul>
    703a:	f240 0300 	movw	r3, #0
    703e:	2200      	movs	r2, #0
    7040:	f2c4 031c 	movt	r3, #16412	; 0x401c
    7044:	f005 f8b4 	bl	c1b0 <__adddf3>
    7048:	f8dd c044 	ldr.w	ip, [sp, #68]	; 0x44
    704c:	4680      	mov	r8, r0
    704e:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
    7052:	9b16      	ldr	r3, [sp, #88]	; 0x58
    7054:	2b00      	cmp	r3, #0
    7056:	f000 83ad 	beq.w	77b4 <_dtoa_r+0xb04>
    705a:	f24d 7398 	movw	r3, #55192	; 0xd798
    705e:	f240 0100 	movw	r1, #0
    7062:	f2c0 0300 	movt	r3, #0
    7066:	2000      	movs	r0, #0
    7068:	eb03 03cc 	add.w	r3, r3, ip, lsl #3
    706c:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
    7070:	f8cd c00c 	str.w	ip, [sp, #12]
    7074:	e953 2302 	ldrd	r2, r3, [r3, #-8]
    7078:	f005 fb76 	bl	c768 <__aeabi_ddiv>
    707c:	4642      	mov	r2, r8
    707e:	464b      	mov	r3, r9
    7080:	9d10      	ldr	r5, [sp, #64]	; 0x40
    7082:	f005 f893 	bl	c1ac <__aeabi_dsub>
    7086:	4680      	mov	r8, r0
    7088:	4689      	mov	r9, r1
    708a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    708e:	f005 fcdb 	bl	ca48 <__aeabi_d2iz>
    7092:	4607      	mov	r7, r0
    7094:	f005 f9d8 	bl	c448 <__aeabi_i2d>
    7098:	4602      	mov	r2, r0
    709a:	460b      	mov	r3, r1
    709c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    70a0:	f005 f884 	bl	c1ac <__aeabi_dsub>
    70a4:	f107 0330 	add.w	r3, r7, #48	; 0x30
    70a8:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    70ac:	4640      	mov	r0, r8
    70ae:	f805 3b01 	strb.w	r3, [r5], #1
    70b2:	4649      	mov	r1, r9
    70b4:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    70b8:	f005 fcbc 	bl	ca34 <__aeabi_dcmpgt>
    70bc:	2800      	cmp	r0, #0
    70be:	f040 8213 	bne.w	74e8 <_dtoa_r+0x838>
    70c2:	f240 0100 	movw	r1, #0
    70c6:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    70ca:	2000      	movs	r0, #0
    70cc:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
    70d0:	f005 f86c 	bl	c1ac <__aeabi_dsub>
    70d4:	4602      	mov	r2, r0
    70d6:	460b      	mov	r3, r1
    70d8:	4640      	mov	r0, r8
    70da:	4649      	mov	r1, r9
    70dc:	f005 fcaa 	bl	ca34 <__aeabi_dcmpgt>
    70e0:	f8dd c00c 	ldr.w	ip, [sp, #12]
    70e4:	2800      	cmp	r0, #0
    70e6:	f040 83e7 	bne.w	78b8 <_dtoa_r+0xc08>
    70ea:	f1bc 0f01 	cmp.w	ip, #1
    70ee:	f340 8082 	ble.w	71f6 <_dtoa_r+0x546>
    70f2:	f8cd b068 	str.w	fp, [sp, #104]	; 0x68
    70f6:	2701      	movs	r7, #1
    70f8:	f8cd a070 	str.w	sl, [sp, #112]	; 0x70
    70fc:	961d      	str	r6, [sp, #116]	; 0x74
    70fe:	4666      	mov	r6, ip
    7100:	e9dd ab0c 	ldrd	sl, fp, [sp, #48]	; 0x30
    7104:	940c      	str	r4, [sp, #48]	; 0x30
    7106:	e010      	b.n	712a <_dtoa_r+0x47a>
    7108:	f240 0100 	movw	r1, #0
    710c:	2000      	movs	r0, #0
    710e:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
    7112:	f005 f84b 	bl	c1ac <__aeabi_dsub>
    7116:	4642      	mov	r2, r8
    7118:	464b      	mov	r3, r9
    711a:	f005 fc6d 	bl	c9f8 <__aeabi_dcmplt>
    711e:	2800      	cmp	r0, #0
    7120:	f040 83c7 	bne.w	78b2 <_dtoa_r+0xc02>
    7124:	42b7      	cmp	r7, r6
    7126:	f280 848b 	bge.w	7a40 <_dtoa_r+0xd90>
    712a:	f240 0300 	movw	r3, #0
    712e:	4640      	mov	r0, r8
    7130:	4649      	mov	r1, r9
    7132:	2200      	movs	r2, #0
    7134:	f2c4 0324 	movt	r3, #16420	; 0x4024
    7138:	3501      	adds	r5, #1
    713a:	f005 f9eb 	bl	c514 <__aeabi_dmul>
    713e:	f240 0300 	movw	r3, #0
    7142:	2200      	movs	r2, #0
    7144:	f2c4 0324 	movt	r3, #16420	; 0x4024
    7148:	4680      	mov	r8, r0
    714a:	4689      	mov	r9, r1
    714c:	4650      	mov	r0, sl
    714e:	4659      	mov	r1, fp
    7150:	f005 f9e0 	bl	c514 <__aeabi_dmul>
    7154:	468b      	mov	fp, r1
    7156:	4682      	mov	sl, r0
    7158:	f005 fc76 	bl	ca48 <__aeabi_d2iz>
    715c:	4604      	mov	r4, r0
    715e:	f005 f973 	bl	c448 <__aeabi_i2d>
    7162:	3430      	adds	r4, #48	; 0x30
    7164:	4602      	mov	r2, r0
    7166:	460b      	mov	r3, r1
    7168:	4650      	mov	r0, sl
    716a:	4659      	mov	r1, fp
    716c:	f005 f81e 	bl	c1ac <__aeabi_dsub>
    7170:	9a10      	ldr	r2, [sp, #64]	; 0x40
    7172:	464b      	mov	r3, r9
    7174:	55d4      	strb	r4, [r2, r7]
    7176:	4642      	mov	r2, r8
    7178:	3701      	adds	r7, #1
    717a:	4682      	mov	sl, r0
    717c:	468b      	mov	fp, r1
    717e:	f005 fc3b 	bl	c9f8 <__aeabi_dcmplt>
    7182:	4652      	mov	r2, sl
    7184:	465b      	mov	r3, fp
    7186:	2800      	cmp	r0, #0
    7188:	d0be      	beq.n	7108 <_dtoa_r+0x458>
    718a:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
    718e:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    7190:	e1aa      	b.n	74e8 <_dtoa_r+0x838>
    7192:	4640      	mov	r0, r8
    7194:	f005 f958 	bl	c448 <__aeabi_i2d>
    7198:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    719c:	f005 f9ba 	bl	c514 <__aeabi_dmul>
    71a0:	f240 0300 	movw	r3, #0
    71a4:	2200      	movs	r2, #0
    71a6:	f2c4 031c 	movt	r3, #16412	; 0x401c
    71aa:	f005 f801 	bl	c1b0 <__adddf3>
    71ae:	9a08      	ldr	r2, [sp, #32]
    71b0:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
    71b4:	4680      	mov	r8, r0
    71b6:	46a9      	mov	r9, r5
    71b8:	2a00      	cmp	r2, #0
    71ba:	f040 82ec 	bne.w	7796 <_dtoa_r+0xae6>
    71be:	f240 0300 	movw	r3, #0
    71c2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    71c6:	2200      	movs	r2, #0
    71c8:	f2c4 0314 	movt	r3, #16404	; 0x4014
    71cc:	f004 ffee 	bl	c1ac <__aeabi_dsub>
    71d0:	4642      	mov	r2, r8
    71d2:	462b      	mov	r3, r5
    71d4:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    71d8:	f005 fc2c 	bl	ca34 <__aeabi_dcmpgt>
    71dc:	2800      	cmp	r0, #0
    71de:	f040 824a 	bne.w	7676 <_dtoa_r+0x9c6>
    71e2:	4642      	mov	r2, r8
    71e4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    71e8:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
    71ec:	f005 fc04 	bl	c9f8 <__aeabi_dcmplt>
    71f0:	2800      	cmp	r0, #0
    71f2:	f040 81d5 	bne.w	75a0 <_dtoa_r+0x8f0>
    71f6:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
    71fa:	9b1e      	ldr	r3, [sp, #120]	; 0x78
    71fc:	ea6f 0703 	mvn.w	r7, r3
    7200:	ea4f 77d7 	mov.w	r7, r7, lsr #31
    7204:	2e0e      	cmp	r6, #14
    7206:	bfcc      	ite	gt
    7208:	2700      	movgt	r7, #0
    720a:	f007 0701 	andle.w	r7, r7, #1
    720e:	2f00      	cmp	r7, #0
    7210:	f000 80b7 	beq.w	7382 <_dtoa_r+0x6d2>
    7214:	982b      	ldr	r0, [sp, #172]	; 0xac
    7216:	f24d 7398 	movw	r3, #55192	; 0xd798
    721a:	f2c0 0300 	movt	r3, #0
    721e:	9908      	ldr	r1, [sp, #32]
    7220:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
    7224:	0fc2      	lsrs	r2, r0, #31
    7226:	2900      	cmp	r1, #0
    7228:	bfcc      	ite	gt
    722a:	2200      	movgt	r2, #0
    722c:	f002 0201 	andle.w	r2, r2, #1
    7230:	e9d3 0100 	ldrd	r0, r1, [r3]
    7234:	e9cd 0104 	strd	r0, r1, [sp, #16]
    7238:	2a00      	cmp	r2, #0
    723a:	f040 81a0 	bne.w	757e <_dtoa_r+0x8ce>
    723e:	4602      	mov	r2, r0
    7240:	460b      	mov	r3, r1
    7242:	4640      	mov	r0, r8
    7244:	4649      	mov	r1, r9
    7246:	f005 fa8f 	bl	c768 <__aeabi_ddiv>
    724a:	9d10      	ldr	r5, [sp, #64]	; 0x40
    724c:	f005 fbfc 	bl	ca48 <__aeabi_d2iz>
    7250:	4682      	mov	sl, r0
    7252:	f005 f8f9 	bl	c448 <__aeabi_i2d>
    7256:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    725a:	f005 f95b 	bl	c514 <__aeabi_dmul>
    725e:	4602      	mov	r2, r0
    7260:	460b      	mov	r3, r1
    7262:	4640      	mov	r0, r8
    7264:	4649      	mov	r1, r9
    7266:	f004 ffa1 	bl	c1ac <__aeabi_dsub>
    726a:	f10a 0330 	add.w	r3, sl, #48	; 0x30
    726e:	f805 3b01 	strb.w	r3, [r5], #1
    7272:	9a08      	ldr	r2, [sp, #32]
    7274:	2a01      	cmp	r2, #1
    7276:	4680      	mov	r8, r0
    7278:	4689      	mov	r9, r1
    727a:	d052      	beq.n	7322 <_dtoa_r+0x672>
    727c:	f240 0300 	movw	r3, #0
    7280:	2200      	movs	r2, #0
    7282:	f2c4 0324 	movt	r3, #16420	; 0x4024
    7286:	f005 f945 	bl	c514 <__aeabi_dmul>
    728a:	2200      	movs	r2, #0
    728c:	2300      	movs	r3, #0
    728e:	e9cd 0106 	strd	r0, r1, [sp, #24]
    7292:	f005 fba7 	bl	c9e4 <__aeabi_dcmpeq>
    7296:	2800      	cmp	r0, #0
    7298:	f040 81eb 	bne.w	7672 <_dtoa_r+0x9c2>
    729c:	9810      	ldr	r0, [sp, #64]	; 0x40
    729e:	f04f 0801 	mov.w	r8, #1
    72a2:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
    72a6:	46a3      	mov	fp, r4
    72a8:	1c87      	adds	r7, r0, #2
    72aa:	960f      	str	r6, [sp, #60]	; 0x3c
    72ac:	f8dd 9020 	ldr.w	r9, [sp, #32]
    72b0:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
    72b4:	e00a      	b.n	72cc <_dtoa_r+0x61c>
    72b6:	f005 f92d 	bl	c514 <__aeabi_dmul>
    72ba:	2200      	movs	r2, #0
    72bc:	2300      	movs	r3, #0
    72be:	4604      	mov	r4, r0
    72c0:	460d      	mov	r5, r1
    72c2:	f005 fb8f 	bl	c9e4 <__aeabi_dcmpeq>
    72c6:	2800      	cmp	r0, #0
    72c8:	f040 81ce 	bne.w	7668 <_dtoa_r+0x9b8>
    72cc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    72d0:	4620      	mov	r0, r4
    72d2:	4629      	mov	r1, r5
    72d4:	f108 0801 	add.w	r8, r8, #1
    72d8:	f005 fa46 	bl	c768 <__aeabi_ddiv>
    72dc:	463e      	mov	r6, r7
    72de:	f005 fbb3 	bl	ca48 <__aeabi_d2iz>
    72e2:	4682      	mov	sl, r0
    72e4:	f005 f8b0 	bl	c448 <__aeabi_i2d>
    72e8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    72ec:	f005 f912 	bl	c514 <__aeabi_dmul>
    72f0:	4602      	mov	r2, r0
    72f2:	460b      	mov	r3, r1
    72f4:	4620      	mov	r0, r4
    72f6:	4629      	mov	r1, r5
    72f8:	f004 ff58 	bl	c1ac <__aeabi_dsub>
    72fc:	2200      	movs	r2, #0
    72fe:	f10a 0c30 	add.w	ip, sl, #48	; 0x30
    7302:	f807 cc01 	strb.w	ip, [r7, #-1]
    7306:	3701      	adds	r7, #1
    7308:	45c1      	cmp	r9, r8
    730a:	f240 0300 	movw	r3, #0
    730e:	f2c4 0324 	movt	r3, #16420	; 0x4024
    7312:	d1d0      	bne.n	72b6 <_dtoa_r+0x606>
    7314:	4635      	mov	r5, r6
    7316:	465c      	mov	r4, fp
    7318:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
    731a:	4680      	mov	r8, r0
    731c:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
    7320:	4689      	mov	r9, r1
    7322:	4642      	mov	r2, r8
    7324:	464b      	mov	r3, r9
    7326:	4640      	mov	r0, r8
    7328:	4649      	mov	r1, r9
    732a:	f004 ff41 	bl	c1b0 <__adddf3>
    732e:	4680      	mov	r8, r0
    7330:	4689      	mov	r9, r1
    7332:	4642      	mov	r2, r8
    7334:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    7338:	464b      	mov	r3, r9
    733a:	f005 fb5d 	bl	c9f8 <__aeabi_dcmplt>
    733e:	b960      	cbnz	r0, 735a <_dtoa_r+0x6aa>
    7340:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    7344:	4642      	mov	r2, r8
    7346:	464b      	mov	r3, r9
    7348:	f005 fb4c 	bl	c9e4 <__aeabi_dcmpeq>
    734c:	2800      	cmp	r0, #0
    734e:	f000 8190 	beq.w	7672 <_dtoa_r+0x9c2>
    7352:	f01a 0f01 	tst.w	sl, #1
    7356:	f000 818c 	beq.w	7672 <_dtoa_r+0x9c2>
    735a:	9910      	ldr	r1, [sp, #64]	; 0x40
    735c:	e000      	b.n	7360 <_dtoa_r+0x6b0>
    735e:	461d      	mov	r5, r3
    7360:	f815 2c01 	ldrb.w	r2, [r5, #-1]
    7364:	1e6b      	subs	r3, r5, #1
    7366:	2a39      	cmp	r2, #57	; 0x39
    7368:	f040 8367 	bne.w	7a3a <_dtoa_r+0xd8a>
    736c:	428b      	cmp	r3, r1
    736e:	d1f6      	bne.n	735e <_dtoa_r+0x6ae>
    7370:	9910      	ldr	r1, [sp, #64]	; 0x40
    7372:	2330      	movs	r3, #48	; 0x30
    7374:	3601      	adds	r6, #1
    7376:	2231      	movs	r2, #49	; 0x31
    7378:	700b      	strb	r3, [r1, #0]
    737a:	9b10      	ldr	r3, [sp, #64]	; 0x40
    737c:	701a      	strb	r2, [r3, #0]
    737e:	9612      	str	r6, [sp, #72]	; 0x48
    7380:	e0b2      	b.n	74e8 <_dtoa_r+0x838>
    7382:	9a16      	ldr	r2, [sp, #88]	; 0x58
    7384:	2a00      	cmp	r2, #0
    7386:	f040 80df 	bne.w	7548 <_dtoa_r+0x898>
    738a:	9f15      	ldr	r7, [sp, #84]	; 0x54
    738c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    738e:	920c      	str	r2, [sp, #48]	; 0x30
    7390:	2d00      	cmp	r5, #0
    7392:	bfd4      	ite	le
    7394:	2300      	movle	r3, #0
    7396:	2301      	movgt	r3, #1
    7398:	f1ba 0f00 	cmp.w	sl, #0
    739c:	bfd4      	ite	le
    739e:	2300      	movle	r3, #0
    73a0:	f003 0301 	andgt.w	r3, r3, #1
    73a4:	b14b      	cbz	r3, 73ba <_dtoa_r+0x70a>
    73a6:	45aa      	cmp	sl, r5
    73a8:	bfb4      	ite	lt
    73aa:	4653      	movlt	r3, sl
    73ac:	462b      	movge	r3, r5
    73ae:	980f      	ldr	r0, [sp, #60]	; 0x3c
    73b0:	ebc3 0a0a 	rsb	sl, r3, sl
    73b4:	1aed      	subs	r5, r5, r3
    73b6:	1ac0      	subs	r0, r0, r3
    73b8:	900f      	str	r0, [sp, #60]	; 0x3c
    73ba:	9915      	ldr	r1, [sp, #84]	; 0x54
    73bc:	2900      	cmp	r1, #0
    73be:	dd1c      	ble.n	73fa <_dtoa_r+0x74a>
    73c0:	9a16      	ldr	r2, [sp, #88]	; 0x58
    73c2:	2a00      	cmp	r2, #0
    73c4:	f000 82e9 	beq.w	799a <_dtoa_r+0xcea>
    73c8:	2f00      	cmp	r7, #0
    73ca:	dd12      	ble.n	73f2 <_dtoa_r+0x742>
    73cc:	990c      	ldr	r1, [sp, #48]	; 0x30
    73ce:	463a      	mov	r2, r7
    73d0:	4620      	mov	r0, r4
    73d2:	f002 f8fb 	bl	95cc <__pow5mult>
    73d6:	465a      	mov	r2, fp
    73d8:	900c      	str	r0, [sp, #48]	; 0x30
    73da:	4620      	mov	r0, r4
    73dc:	990c      	ldr	r1, [sp, #48]	; 0x30
    73de:	f002 f80d 	bl	93fc <__multiply>
    73e2:	4659      	mov	r1, fp
    73e4:	4603      	mov	r3, r0
    73e6:	4620      	mov	r0, r4
    73e8:	9303      	str	r3, [sp, #12]
    73ea:	f001 fe73 	bl	90d4 <_Bfree>
    73ee:	9b03      	ldr	r3, [sp, #12]
    73f0:	469b      	mov	fp, r3
    73f2:	9b15      	ldr	r3, [sp, #84]	; 0x54
    73f4:	1bda      	subs	r2, r3, r7
    73f6:	f040 8311 	bne.w	7a1c <_dtoa_r+0xd6c>
    73fa:	2101      	movs	r1, #1
    73fc:	4620      	mov	r0, r4
    73fe:	f002 f897 	bl	9530 <__i2b>
    7402:	9006      	str	r0, [sp, #24]
    7404:	9817      	ldr	r0, [sp, #92]	; 0x5c
    7406:	2800      	cmp	r0, #0
    7408:	dd05      	ble.n	7416 <_dtoa_r+0x766>
    740a:	9906      	ldr	r1, [sp, #24]
    740c:	4620      	mov	r0, r4
    740e:	9a17      	ldr	r2, [sp, #92]	; 0x5c
    7410:	f002 f8dc 	bl	95cc <__pow5mult>
    7414:	9006      	str	r0, [sp, #24]
    7416:	992a      	ldr	r1, [sp, #168]	; 0xa8
    7418:	2901      	cmp	r1, #1
    741a:	f340 810a 	ble.w	7632 <_dtoa_r+0x982>
    741e:	2700      	movs	r7, #0
    7420:	9b17      	ldr	r3, [sp, #92]	; 0x5c
    7422:	2b00      	cmp	r3, #0
    7424:	f040 8261 	bne.w	78ea <_dtoa_r+0xc3a>
    7428:	2301      	movs	r3, #1
    742a:	4453      	add	r3, sl
    742c:	f013 031f 	ands.w	r3, r3, #31
    7430:	f040 812a 	bne.w	7688 <_dtoa_r+0x9d8>
    7434:	231c      	movs	r3, #28
    7436:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    7438:	449a      	add	sl, r3
    743a:	18ed      	adds	r5, r5, r3
    743c:	18d2      	adds	r2, r2, r3
    743e:	920f      	str	r2, [sp, #60]	; 0x3c
    7440:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    7442:	2b00      	cmp	r3, #0
    7444:	dd05      	ble.n	7452 <_dtoa_r+0x7a2>
    7446:	4659      	mov	r1, fp
    7448:	461a      	mov	r2, r3
    744a:	4620      	mov	r0, r4
    744c:	f001 ff78 	bl	9340 <__lshift>
    7450:	4683      	mov	fp, r0
    7452:	f1ba 0f00 	cmp.w	sl, #0
    7456:	dd05      	ble.n	7464 <_dtoa_r+0x7b4>
    7458:	9906      	ldr	r1, [sp, #24]
    745a:	4652      	mov	r2, sl
    745c:	4620      	mov	r0, r4
    745e:	f001 ff6f 	bl	9340 <__lshift>
    7462:	9006      	str	r0, [sp, #24]
    7464:	9818      	ldr	r0, [sp, #96]	; 0x60
    7466:	2800      	cmp	r0, #0
    7468:	f040 8229 	bne.w	78be <_dtoa_r+0xc0e>
    746c:	982a      	ldr	r0, [sp, #168]	; 0xa8
    746e:	9908      	ldr	r1, [sp, #32]
    7470:	2802      	cmp	r0, #2
    7472:	bfd4      	ite	le
    7474:	2300      	movle	r3, #0
    7476:	2301      	movgt	r3, #1
    7478:	2900      	cmp	r1, #0
    747a:	bfcc      	ite	gt
    747c:	2300      	movgt	r3, #0
    747e:	f003 0301 	andle.w	r3, r3, #1
    7482:	2b00      	cmp	r3, #0
    7484:	f000 810c 	beq.w	76a0 <_dtoa_r+0x9f0>
    7488:	2900      	cmp	r1, #0
    748a:	f040 808c 	bne.w	75a6 <_dtoa_r+0x8f6>
    748e:	2205      	movs	r2, #5
    7490:	9906      	ldr	r1, [sp, #24]
    7492:	9b08      	ldr	r3, [sp, #32]
    7494:	4620      	mov	r0, r4
    7496:	f002 f855 	bl	9544 <__multadd>
    749a:	9006      	str	r0, [sp, #24]
    749c:	4658      	mov	r0, fp
    749e:	9906      	ldr	r1, [sp, #24]
    74a0:	f001 fcde 	bl	8e60 <__mcmp>
    74a4:	2800      	cmp	r0, #0
    74a6:	dd7e      	ble.n	75a6 <_dtoa_r+0x8f6>
    74a8:	9d10      	ldr	r5, [sp, #64]	; 0x40
    74aa:	3601      	adds	r6, #1
    74ac:	2700      	movs	r7, #0
    74ae:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
    74b2:	2331      	movs	r3, #49	; 0x31
    74b4:	f805 3b01 	strb.w	r3, [r5], #1
    74b8:	9906      	ldr	r1, [sp, #24]
    74ba:	4620      	mov	r0, r4
    74bc:	f001 fe0a 	bl	90d4 <_Bfree>
    74c0:	f1ba 0f00 	cmp.w	sl, #0
    74c4:	f000 80d5 	beq.w	7672 <_dtoa_r+0x9c2>
    74c8:	1e3b      	subs	r3, r7, #0
    74ca:	bf18      	it	ne
    74cc:	2301      	movne	r3, #1
    74ce:	4557      	cmp	r7, sl
    74d0:	bf0c      	ite	eq
    74d2:	2300      	moveq	r3, #0
    74d4:	f003 0301 	andne.w	r3, r3, #1
    74d8:	2b00      	cmp	r3, #0
    74da:	f040 80d0 	bne.w	767e <_dtoa_r+0x9ce>
    74de:	4651      	mov	r1, sl
    74e0:	4620      	mov	r0, r4
    74e2:	f001 fdf7 	bl	90d4 <_Bfree>
    74e6:	9612      	str	r6, [sp, #72]	; 0x48
    74e8:	4620      	mov	r0, r4
    74ea:	4659      	mov	r1, fp
    74ec:	f001 fdf2 	bl	90d4 <_Bfree>
    74f0:	9a12      	ldr	r2, [sp, #72]	; 0x48
    74f2:	1c53      	adds	r3, r2, #1
    74f4:	2200      	movs	r2, #0
    74f6:	702a      	strb	r2, [r5, #0]
    74f8:	982c      	ldr	r0, [sp, #176]	; 0xb0
    74fa:	992e      	ldr	r1, [sp, #184]	; 0xb8
    74fc:	6003      	str	r3, [r0, #0]
    74fe:	2900      	cmp	r1, #0
    7500:	f000 81d4 	beq.w	78ac <_dtoa_r+0xbfc>
    7504:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
    7506:	9810      	ldr	r0, [sp, #64]	; 0x40
    7508:	6015      	str	r5, [r2, #0]
    750a:	e412      	b.n	6d32 <_dtoa_r+0x82>
    750c:	2010      	movs	r0, #16
    750e:	f001 f897 	bl	8640 <malloc>
    7512:	60c6      	str	r6, [r0, #12]
    7514:	6046      	str	r6, [r0, #4]
    7516:	6086      	str	r6, [r0, #8]
    7518:	6006      	str	r6, [r0, #0]
    751a:	4606      	mov	r6, r0
    751c:	6260      	str	r0, [r4, #36]	; 0x24
    751e:	f7ff bbd2 	b.w	6cc6 <_dtoa_r+0x16>
    7522:	980f      	ldr	r0, [sp, #60]	; 0x3c
    7524:	4271      	negs	r1, r6
    7526:	2200      	movs	r2, #0
    7528:	9115      	str	r1, [sp, #84]	; 0x54
    752a:	1b80      	subs	r0, r0, r6
    752c:	9217      	str	r2, [sp, #92]	; 0x5c
    752e:	900f      	str	r0, [sp, #60]	; 0x3c
    7530:	e48a      	b.n	6e48 <_dtoa_r+0x198>
    7532:	2100      	movs	r1, #0
    7534:	3e01      	subs	r6, #1
    7536:	9118      	str	r1, [sp, #96]	; 0x60
    7538:	e472      	b.n	6e20 <_dtoa_r+0x170>
    753a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
    753e:	f04f 0802 	mov.w	r8, #2
    7542:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
    7546:	e521      	b.n	6f8c <_dtoa_r+0x2dc>
    7548:	982a      	ldr	r0, [sp, #168]	; 0xa8
    754a:	2801      	cmp	r0, #1
    754c:	f340 826c 	ble.w	7a28 <_dtoa_r+0xd78>
    7550:	9a08      	ldr	r2, [sp, #32]
    7552:	9815      	ldr	r0, [sp, #84]	; 0x54
    7554:	1e53      	subs	r3, r2, #1
    7556:	4298      	cmp	r0, r3
    7558:	f2c0 8258 	blt.w	7a0c <_dtoa_r+0xd5c>
    755c:	1ac7      	subs	r7, r0, r3
    755e:	9b08      	ldr	r3, [sp, #32]
    7560:	2b00      	cmp	r3, #0
    7562:	bfa8      	it	ge
    7564:	9d0f      	ldrge	r5, [sp, #60]	; 0x3c
    7566:	f2c0 8273 	blt.w	7a50 <_dtoa_r+0xda0>
    756a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    756c:	4620      	mov	r0, r4
    756e:	2101      	movs	r1, #1
    7570:	449a      	add	sl, r3
    7572:	18d2      	adds	r2, r2, r3
    7574:	920f      	str	r2, [sp, #60]	; 0x3c
    7576:	f001 ffdb 	bl	9530 <__i2b>
    757a:	900c      	str	r0, [sp, #48]	; 0x30
    757c:	e708      	b.n	7390 <_dtoa_r+0x6e0>
    757e:	9b08      	ldr	r3, [sp, #32]
    7580:	b973      	cbnz	r3, 75a0 <_dtoa_r+0x8f0>
    7582:	f240 0300 	movw	r3, #0
    7586:	2200      	movs	r2, #0
    7588:	f2c4 0314 	movt	r3, #16404	; 0x4014
    758c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    7590:	f004 ffc0 	bl	c514 <__aeabi_dmul>
    7594:	4642      	mov	r2, r8
    7596:	464b      	mov	r3, r9
    7598:	f005 fa42 	bl	ca20 <__aeabi_dcmpge>
    759c:	2800      	cmp	r0, #0
    759e:	d06a      	beq.n	7676 <_dtoa_r+0x9c6>
    75a0:	2200      	movs	r2, #0
    75a2:	9206      	str	r2, [sp, #24]
    75a4:	920c      	str	r2, [sp, #48]	; 0x30
    75a6:	9b2b      	ldr	r3, [sp, #172]	; 0xac
    75a8:	2700      	movs	r7, #0
    75aa:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
    75ae:	43de      	mvns	r6, r3
    75b0:	9d10      	ldr	r5, [sp, #64]	; 0x40
    75b2:	e781      	b.n	74b8 <_dtoa_r+0x808>
    75b4:	2100      	movs	r1, #0
    75b6:	9116      	str	r1, [sp, #88]	; 0x58
    75b8:	982b      	ldr	r0, [sp, #172]	; 0xac
    75ba:	2800      	cmp	r0, #0
    75bc:	f340 819f 	ble.w	78fe <_dtoa_r+0xc4e>
    75c0:	982b      	ldr	r0, [sp, #172]	; 0xac
    75c2:	4601      	mov	r1, r0
    75c4:	9011      	str	r0, [sp, #68]	; 0x44
    75c6:	9008      	str	r0, [sp, #32]
    75c8:	6a65      	ldr	r5, [r4, #36]	; 0x24
    75ca:	2200      	movs	r2, #0
    75cc:	2917      	cmp	r1, #23
    75ce:	606a      	str	r2, [r5, #4]
    75d0:	f240 82ab 	bls.w	7b2a <_dtoa_r+0xe7a>
    75d4:	2304      	movs	r3, #4
    75d6:	005b      	lsls	r3, r3, #1
    75d8:	3201      	adds	r2, #1
    75da:	f103 0014 	add.w	r0, r3, #20
    75de:	4288      	cmp	r0, r1
    75e0:	d9f9      	bls.n	75d6 <_dtoa_r+0x926>
    75e2:	9b08      	ldr	r3, [sp, #32]
    75e4:	606a      	str	r2, [r5, #4]
    75e6:	2b0e      	cmp	r3, #14
    75e8:	bf8c      	ite	hi
    75ea:	2700      	movhi	r7, #0
    75ec:	f007 0701 	andls.w	r7, r7, #1
    75f0:	e49d      	b.n	6f2e <_dtoa_r+0x27e>
    75f2:	2201      	movs	r2, #1
    75f4:	9216      	str	r2, [sp, #88]	; 0x58
    75f6:	9b2b      	ldr	r3, [sp, #172]	; 0xac
    75f8:	18f3      	adds	r3, r6, r3
    75fa:	9311      	str	r3, [sp, #68]	; 0x44
    75fc:	1c59      	adds	r1, r3, #1
    75fe:	2900      	cmp	r1, #0
    7600:	bfc8      	it	gt
    7602:	9108      	strgt	r1, [sp, #32]
    7604:	dce0      	bgt.n	75c8 <_dtoa_r+0x918>
    7606:	290e      	cmp	r1, #14
    7608:	bf8c      	ite	hi
    760a:	2700      	movhi	r7, #0
    760c:	f007 0701 	andls.w	r7, r7, #1
    7610:	9108      	str	r1, [sp, #32]
    7612:	e489      	b.n	6f28 <_dtoa_r+0x278>
    7614:	2301      	movs	r3, #1
    7616:	9316      	str	r3, [sp, #88]	; 0x58
    7618:	e7ce      	b.n	75b8 <_dtoa_r+0x908>
    761a:	2200      	movs	r2, #0
    761c:	9216      	str	r2, [sp, #88]	; 0x58
    761e:	e7ea      	b.n	75f6 <_dtoa_r+0x946>
    7620:	f04f 33ff 	mov.w	r3, #4294967295
    7624:	2700      	movs	r7, #0
    7626:	2001      	movs	r0, #1
    7628:	9311      	str	r3, [sp, #68]	; 0x44
    762a:	9016      	str	r0, [sp, #88]	; 0x58
    762c:	9308      	str	r3, [sp, #32]
    762e:	972b      	str	r7, [sp, #172]	; 0xac
    7630:	e47a      	b.n	6f28 <_dtoa_r+0x278>
    7632:	f1b8 0f00 	cmp.w	r8, #0
    7636:	f47f aef2 	bne.w	741e <_dtoa_r+0x76e>
    763a:	f029 437f 	bic.w	r3, r9, #4278190080	; 0xff000000
    763e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    7642:	2b00      	cmp	r3, #0
    7644:	f47f aeeb 	bne.w	741e <_dtoa_r+0x76e>
    7648:	f240 0300 	movw	r3, #0
    764c:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
    7650:	ea09 0303 	and.w	r3, r9, r3
    7654:	2b00      	cmp	r3, #0
    7656:	f43f aee2 	beq.w	741e <_dtoa_r+0x76e>
    765a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    765c:	f10a 0a01 	add.w	sl, sl, #1
    7660:	2701      	movs	r7, #1
    7662:	3201      	adds	r2, #1
    7664:	920f      	str	r2, [sp, #60]	; 0x3c
    7666:	e6db      	b.n	7420 <_dtoa_r+0x770>
    7668:	4635      	mov	r5, r6
    766a:	465c      	mov	r4, fp
    766c:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
    766e:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
    7672:	9612      	str	r6, [sp, #72]	; 0x48
    7674:	e738      	b.n	74e8 <_dtoa_r+0x838>
    7676:	2000      	movs	r0, #0
    7678:	9006      	str	r0, [sp, #24]
    767a:	900c      	str	r0, [sp, #48]	; 0x30
    767c:	e714      	b.n	74a8 <_dtoa_r+0x7f8>
    767e:	4639      	mov	r1, r7
    7680:	4620      	mov	r0, r4
    7682:	f001 fd27 	bl	90d4 <_Bfree>
    7686:	e72a      	b.n	74de <_dtoa_r+0x82e>
    7688:	f1c3 0320 	rsb	r3, r3, #32
    768c:	2b04      	cmp	r3, #4
    768e:	f340 8254 	ble.w	7b3a <_dtoa_r+0xe8a>
    7692:	990f      	ldr	r1, [sp, #60]	; 0x3c
    7694:	3b04      	subs	r3, #4
    7696:	449a      	add	sl, r3
    7698:	18ed      	adds	r5, r5, r3
    769a:	18c9      	adds	r1, r1, r3
    769c:	910f      	str	r1, [sp, #60]	; 0x3c
    769e:	e6cf      	b.n	7440 <_dtoa_r+0x790>
    76a0:	9916      	ldr	r1, [sp, #88]	; 0x58
    76a2:	2900      	cmp	r1, #0
    76a4:	f000 8131 	beq.w	790a <_dtoa_r+0xc5a>
    76a8:	2d00      	cmp	r5, #0
    76aa:	dd05      	ble.n	76b8 <_dtoa_r+0xa08>
    76ac:	990c      	ldr	r1, [sp, #48]	; 0x30
    76ae:	462a      	mov	r2, r5
    76b0:	4620      	mov	r0, r4
    76b2:	f001 fe45 	bl	9340 <__lshift>
    76b6:	900c      	str	r0, [sp, #48]	; 0x30
    76b8:	2f00      	cmp	r7, #0
    76ba:	f040 81ea 	bne.w	7a92 <_dtoa_r+0xde2>
    76be:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
    76c2:	9d10      	ldr	r5, [sp, #64]	; 0x40
    76c4:	2301      	movs	r3, #1
    76c6:	f008 0001 	and.w	r0, r8, #1
    76ca:	9f0c      	ldr	r7, [sp, #48]	; 0x30
    76cc:	9011      	str	r0, [sp, #68]	; 0x44
    76ce:	950f      	str	r5, [sp, #60]	; 0x3c
    76d0:	461d      	mov	r5, r3
    76d2:	960c      	str	r6, [sp, #48]	; 0x30
    76d4:	9906      	ldr	r1, [sp, #24]
    76d6:	4658      	mov	r0, fp
    76d8:	f7ff fa5a 	bl	6b90 <quorem>
    76dc:	4639      	mov	r1, r7
    76de:	3030      	adds	r0, #48	; 0x30
    76e0:	900b      	str	r0, [sp, #44]	; 0x2c
    76e2:	4658      	mov	r0, fp
    76e4:	f001 fbbc 	bl	8e60 <__mcmp>
    76e8:	9906      	ldr	r1, [sp, #24]
    76ea:	4652      	mov	r2, sl
    76ec:	4606      	mov	r6, r0
    76ee:	4620      	mov	r0, r4
    76f0:	f001 fdaa 	bl	9248 <__mdiff>
    76f4:	68c3      	ldr	r3, [r0, #12]
    76f6:	4680      	mov	r8, r0
    76f8:	2b00      	cmp	r3, #0
    76fa:	d03d      	beq.n	7778 <_dtoa_r+0xac8>
    76fc:	f04f 0901 	mov.w	r9, #1
    7700:	4641      	mov	r1, r8
    7702:	4620      	mov	r0, r4
    7704:	f001 fce6 	bl	90d4 <_Bfree>
    7708:	992a      	ldr	r1, [sp, #168]	; 0xa8
    770a:	ea59 0101 	orrs.w	r1, r9, r1
    770e:	d103      	bne.n	7718 <_dtoa_r+0xa68>
    7710:	9a11      	ldr	r2, [sp, #68]	; 0x44
    7712:	2a00      	cmp	r2, #0
    7714:	f000 81eb 	beq.w	7aee <_dtoa_r+0xe3e>
    7718:	2e00      	cmp	r6, #0
    771a:	f2c0 819e 	blt.w	7a5a <_dtoa_r+0xdaa>
    771e:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
    7720:	4332      	orrs	r2, r6
    7722:	d103      	bne.n	772c <_dtoa_r+0xa7c>
    7724:	9b11      	ldr	r3, [sp, #68]	; 0x44
    7726:	2b00      	cmp	r3, #0
    7728:	f000 8197 	beq.w	7a5a <_dtoa_r+0xdaa>
    772c:	f1b9 0f00 	cmp.w	r9, #0
    7730:	f300 81ce 	bgt.w	7ad0 <_dtoa_r+0xe20>
    7734:	990f      	ldr	r1, [sp, #60]	; 0x3c
    7736:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    7738:	f801 2b01 	strb.w	r2, [r1], #1
    773c:	9b08      	ldr	r3, [sp, #32]
    773e:	910f      	str	r1, [sp, #60]	; 0x3c
    7740:	429d      	cmp	r5, r3
    7742:	f000 81c2 	beq.w	7aca <_dtoa_r+0xe1a>
    7746:	4659      	mov	r1, fp
    7748:	220a      	movs	r2, #10
    774a:	2300      	movs	r3, #0
    774c:	4620      	mov	r0, r4
    774e:	f001 fef9 	bl	9544 <__multadd>
    7752:	4557      	cmp	r7, sl
    7754:	4639      	mov	r1, r7
    7756:	4683      	mov	fp, r0
    7758:	d014      	beq.n	7784 <_dtoa_r+0xad4>
    775a:	220a      	movs	r2, #10
    775c:	2300      	movs	r3, #0
    775e:	4620      	mov	r0, r4
    7760:	3501      	adds	r5, #1
    7762:	f001 feef 	bl	9544 <__multadd>
    7766:	4651      	mov	r1, sl
    7768:	220a      	movs	r2, #10
    776a:	2300      	movs	r3, #0
    776c:	4607      	mov	r7, r0
    776e:	4620      	mov	r0, r4
    7770:	f001 fee8 	bl	9544 <__multadd>
    7774:	4682      	mov	sl, r0
    7776:	e7ad      	b.n	76d4 <_dtoa_r+0xa24>
    7778:	4658      	mov	r0, fp
    777a:	4641      	mov	r1, r8
    777c:	f001 fb70 	bl	8e60 <__mcmp>
    7780:	4681      	mov	r9, r0
    7782:	e7bd      	b.n	7700 <_dtoa_r+0xa50>
    7784:	4620      	mov	r0, r4
    7786:	220a      	movs	r2, #10
    7788:	2300      	movs	r3, #0
    778a:	3501      	adds	r5, #1
    778c:	f001 feda 	bl	9544 <__multadd>
    7790:	4607      	mov	r7, r0
    7792:	4682      	mov	sl, r0
    7794:	e79e      	b.n	76d4 <_dtoa_r+0xa24>
    7796:	9612      	str	r6, [sp, #72]	; 0x48
    7798:	f8dd c020 	ldr.w	ip, [sp, #32]
    779c:	e459      	b.n	7052 <_dtoa_r+0x3a2>
    779e:	4275      	negs	r5, r6
    77a0:	2d00      	cmp	r5, #0
    77a2:	f040 8101 	bne.w	79a8 <_dtoa_r+0xcf8>
    77a6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    77aa:	f04f 0802 	mov.w	r8, #2
    77ae:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    77b2:	e40c      	b.n	6fce <_dtoa_r+0x31e>
    77b4:	f24d 7198 	movw	r1, #55192	; 0xd798
    77b8:	4642      	mov	r2, r8
    77ba:	f2c0 0100 	movt	r1, #0
    77be:	464b      	mov	r3, r9
    77c0:	eb01 01cc 	add.w	r1, r1, ip, lsl #3
    77c4:	f8cd c00c 	str.w	ip, [sp, #12]
    77c8:	9d10      	ldr	r5, [sp, #64]	; 0x40
    77ca:	e951 0102 	ldrd	r0, r1, [r1, #-8]
    77ce:	f004 fea1 	bl	c514 <__aeabi_dmul>
    77d2:	e9cd 011a 	strd	r0, r1, [sp, #104]	; 0x68
    77d6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    77da:	f005 f935 	bl	ca48 <__aeabi_d2iz>
    77de:	4607      	mov	r7, r0
    77e0:	f004 fe32 	bl	c448 <__aeabi_i2d>
    77e4:	460b      	mov	r3, r1
    77e6:	4602      	mov	r2, r0
    77e8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    77ec:	f004 fcde 	bl	c1ac <__aeabi_dsub>
    77f0:	f107 0330 	add.w	r3, r7, #48	; 0x30
    77f4:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    77f8:	f805 3b01 	strb.w	r3, [r5], #1
    77fc:	f8dd c00c 	ldr.w	ip, [sp, #12]
    7800:	f1bc 0f01 	cmp.w	ip, #1
    7804:	d029      	beq.n	785a <_dtoa_r+0xbaa>
    7806:	46d1      	mov	r9, sl
    7808:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    780c:	46b2      	mov	sl, r6
    780e:	9e10      	ldr	r6, [sp, #64]	; 0x40
    7810:	951c      	str	r5, [sp, #112]	; 0x70
    7812:	2701      	movs	r7, #1
    7814:	4665      	mov	r5, ip
    7816:	46a0      	mov	r8, r4
    7818:	f240 0300 	movw	r3, #0
    781c:	2200      	movs	r2, #0
    781e:	f2c4 0324 	movt	r3, #16420	; 0x4024
    7822:	f004 fe77 	bl	c514 <__aeabi_dmul>
    7826:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    782a:	f005 f90d 	bl	ca48 <__aeabi_d2iz>
    782e:	4604      	mov	r4, r0
    7830:	f004 fe0a 	bl	c448 <__aeabi_i2d>
    7834:	3430      	adds	r4, #48	; 0x30
    7836:	4602      	mov	r2, r0
    7838:	460b      	mov	r3, r1
    783a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    783e:	f004 fcb5 	bl	c1ac <__aeabi_dsub>
    7842:	55f4      	strb	r4, [r6, r7]
    7844:	3701      	adds	r7, #1
    7846:	42af      	cmp	r7, r5
    7848:	d1e6      	bne.n	7818 <_dtoa_r+0xb68>
    784a:	9d1c      	ldr	r5, [sp, #112]	; 0x70
    784c:	3f01      	subs	r7, #1
    784e:	4656      	mov	r6, sl
    7850:	4644      	mov	r4, r8
    7852:	46ca      	mov	sl, r9
    7854:	19ed      	adds	r5, r5, r7
    7856:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    785a:	f240 0300 	movw	r3, #0
    785e:	2200      	movs	r2, #0
    7860:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
    7864:	e9dd 011a 	ldrd	r0, r1, [sp, #104]	; 0x68
    7868:	f004 fca2 	bl	c1b0 <__adddf3>
    786c:	4602      	mov	r2, r0
    786e:	460b      	mov	r3, r1
    7870:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    7874:	f005 f8de 	bl	ca34 <__aeabi_dcmpgt>
    7878:	b9f0      	cbnz	r0, 78b8 <_dtoa_r+0xc08>
    787a:	f240 0100 	movw	r1, #0
    787e:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
    7882:	2000      	movs	r0, #0
    7884:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
    7888:	f004 fc90 	bl	c1ac <__aeabi_dsub>
    788c:	4602      	mov	r2, r0
    788e:	460b      	mov	r3, r1
    7890:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    7894:	f005 f8b0 	bl	c9f8 <__aeabi_dcmplt>
    7898:	2800      	cmp	r0, #0
    789a:	f43f acac 	beq.w	71f6 <_dtoa_r+0x546>
    789e:	462b      	mov	r3, r5
    78a0:	461d      	mov	r5, r3
    78a2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
    78a6:	2a30      	cmp	r2, #48	; 0x30
    78a8:	d0fa      	beq.n	78a0 <_dtoa_r+0xbf0>
    78aa:	e61d      	b.n	74e8 <_dtoa_r+0x838>
    78ac:	9810      	ldr	r0, [sp, #64]	; 0x40
    78ae:	f7ff ba40 	b.w	6d32 <_dtoa_r+0x82>
    78b2:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
    78b6:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    78b8:	9e12      	ldr	r6, [sp, #72]	; 0x48
    78ba:	9910      	ldr	r1, [sp, #64]	; 0x40
    78bc:	e550      	b.n	7360 <_dtoa_r+0x6b0>
    78be:	4658      	mov	r0, fp
    78c0:	9906      	ldr	r1, [sp, #24]
    78c2:	f001 facd 	bl	8e60 <__mcmp>
    78c6:	2800      	cmp	r0, #0
    78c8:	f6bf add0 	bge.w	746c <_dtoa_r+0x7bc>
    78cc:	4659      	mov	r1, fp
    78ce:	4620      	mov	r0, r4
    78d0:	220a      	movs	r2, #10
    78d2:	2300      	movs	r3, #0
    78d4:	f001 fe36 	bl	9544 <__multadd>
    78d8:	9916      	ldr	r1, [sp, #88]	; 0x58
    78da:	3e01      	subs	r6, #1
    78dc:	4683      	mov	fp, r0
    78de:	2900      	cmp	r1, #0
    78e0:	f040 8119 	bne.w	7b16 <_dtoa_r+0xe66>
    78e4:	9a11      	ldr	r2, [sp, #68]	; 0x44
    78e6:	9208      	str	r2, [sp, #32]
    78e8:	e5c0      	b.n	746c <_dtoa_r+0x7bc>
    78ea:	9806      	ldr	r0, [sp, #24]
    78ec:	6903      	ldr	r3, [r0, #16]
    78ee:	eb00 0383 	add.w	r3, r0, r3, lsl #2
    78f2:	6918      	ldr	r0, [r3, #16]
    78f4:	f001 fa62 	bl	8dbc <__hi0bits>
    78f8:	f1c0 0320 	rsb	r3, r0, #32
    78fc:	e595      	b.n	742a <_dtoa_r+0x77a>
    78fe:	2101      	movs	r1, #1
    7900:	9111      	str	r1, [sp, #68]	; 0x44
    7902:	9108      	str	r1, [sp, #32]
    7904:	912b      	str	r1, [sp, #172]	; 0xac
    7906:	f7ff bb0f 	b.w	6f28 <_dtoa_r+0x278>
    790a:	9d10      	ldr	r5, [sp, #64]	; 0x40
    790c:	46b1      	mov	r9, r6
    790e:	9f16      	ldr	r7, [sp, #88]	; 0x58
    7910:	46aa      	mov	sl, r5
    7912:	f8dd 8018 	ldr.w	r8, [sp, #24]
    7916:	9e08      	ldr	r6, [sp, #32]
    7918:	e002      	b.n	7920 <_dtoa_r+0xc70>
    791a:	f001 fe13 	bl	9544 <__multadd>
    791e:	4683      	mov	fp, r0
    7920:	4641      	mov	r1, r8
    7922:	4658      	mov	r0, fp
    7924:	f7ff f934 	bl	6b90 <quorem>
    7928:	3501      	adds	r5, #1
    792a:	220a      	movs	r2, #10
    792c:	2300      	movs	r3, #0
    792e:	4659      	mov	r1, fp
    7930:	f100 0c30 	add.w	ip, r0, #48	; 0x30
    7934:	f80a c007 	strb.w	ip, [sl, r7]
    7938:	3701      	adds	r7, #1
    793a:	4620      	mov	r0, r4
    793c:	42be      	cmp	r6, r7
    793e:	dcec      	bgt.n	791a <_dtoa_r+0xc6a>
    7940:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
    7944:	464e      	mov	r6, r9
    7946:	2700      	movs	r7, #0
    7948:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
    794c:	4659      	mov	r1, fp
    794e:	2201      	movs	r2, #1
    7950:	4620      	mov	r0, r4
    7952:	f001 fcf5 	bl	9340 <__lshift>
    7956:	9906      	ldr	r1, [sp, #24]
    7958:	4683      	mov	fp, r0
    795a:	f001 fa81 	bl	8e60 <__mcmp>
    795e:	2800      	cmp	r0, #0
    7960:	dd0f      	ble.n	7982 <_dtoa_r+0xcd2>
    7962:	9910      	ldr	r1, [sp, #64]	; 0x40
    7964:	e000      	b.n	7968 <_dtoa_r+0xcb8>
    7966:	461d      	mov	r5, r3
    7968:	f815 2c01 	ldrb.w	r2, [r5, #-1]
    796c:	1e6b      	subs	r3, r5, #1
    796e:	2a39      	cmp	r2, #57	; 0x39
    7970:	f040 808c 	bne.w	7a8c <_dtoa_r+0xddc>
    7974:	428b      	cmp	r3, r1
    7976:	d1f6      	bne.n	7966 <_dtoa_r+0xcb6>
    7978:	9910      	ldr	r1, [sp, #64]	; 0x40
    797a:	2331      	movs	r3, #49	; 0x31
    797c:	3601      	adds	r6, #1
    797e:	700b      	strb	r3, [r1, #0]
    7980:	e59a      	b.n	74b8 <_dtoa_r+0x808>
    7982:	d103      	bne.n	798c <_dtoa_r+0xcdc>
    7984:	980b      	ldr	r0, [sp, #44]	; 0x2c
    7986:	f010 0f01 	tst.w	r0, #1
    798a:	d1ea      	bne.n	7962 <_dtoa_r+0xcb2>
    798c:	462b      	mov	r3, r5
    798e:	461d      	mov	r5, r3
    7990:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
    7994:	2a30      	cmp	r2, #48	; 0x30
    7996:	d0fa      	beq.n	798e <_dtoa_r+0xcde>
    7998:	e58e      	b.n	74b8 <_dtoa_r+0x808>
    799a:	4659      	mov	r1, fp
    799c:	9a15      	ldr	r2, [sp, #84]	; 0x54
    799e:	4620      	mov	r0, r4
    79a0:	f001 fe14 	bl	95cc <__pow5mult>
    79a4:	4683      	mov	fp, r0
    79a6:	e528      	b.n	73fa <_dtoa_r+0x74a>
    79a8:	f005 030f 	and.w	r3, r5, #15
    79ac:	f24d 7298 	movw	r2, #55192	; 0xd798
    79b0:	f2c0 0200 	movt	r2, #0
    79b4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    79b8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
    79bc:	e9d3 2300 	ldrd	r2, r3, [r3]
    79c0:	f004 fda8 	bl	c514 <__aeabi_dmul>
    79c4:	112d      	asrs	r5, r5, #4
    79c6:	bf08      	it	eq
    79c8:	f04f 0802 	moveq.w	r8, #2
    79cc:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    79d0:	f43f aafd 	beq.w	6fce <_dtoa_r+0x31e>
    79d4:	f64d 0770 	movw	r7, #55408	; 0xd870
    79d8:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    79dc:	f04f 0802 	mov.w	r8, #2
    79e0:	f2c0 0700 	movt	r7, #0
    79e4:	f015 0f01 	tst.w	r5, #1
    79e8:	4610      	mov	r0, r2
    79ea:	4619      	mov	r1, r3
    79ec:	d007      	beq.n	79fe <_dtoa_r+0xd4e>
    79ee:	e9d7 2300 	ldrd	r2, r3, [r7]
    79f2:	f108 0801 	add.w	r8, r8, #1
    79f6:	f004 fd8d 	bl	c514 <__aeabi_dmul>
    79fa:	4602      	mov	r2, r0
    79fc:	460b      	mov	r3, r1
    79fe:	3708      	adds	r7, #8
    7a00:	106d      	asrs	r5, r5, #1
    7a02:	d1ef      	bne.n	79e4 <_dtoa_r+0xd34>
    7a04:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
    7a08:	f7ff bae1 	b.w	6fce <_dtoa_r+0x31e>
    7a0c:	9915      	ldr	r1, [sp, #84]	; 0x54
    7a0e:	9a17      	ldr	r2, [sp, #92]	; 0x5c
    7a10:	1a5b      	subs	r3, r3, r1
    7a12:	18c9      	adds	r1, r1, r3
    7a14:	18d2      	adds	r2, r2, r3
    7a16:	9115      	str	r1, [sp, #84]	; 0x54
    7a18:	9217      	str	r2, [sp, #92]	; 0x5c
    7a1a:	e5a0      	b.n	755e <_dtoa_r+0x8ae>
    7a1c:	4659      	mov	r1, fp
    7a1e:	4620      	mov	r0, r4
    7a20:	f001 fdd4 	bl	95cc <__pow5mult>
    7a24:	4683      	mov	fp, r0
    7a26:	e4e8      	b.n	73fa <_dtoa_r+0x74a>
    7a28:	9919      	ldr	r1, [sp, #100]	; 0x64
    7a2a:	2900      	cmp	r1, #0
    7a2c:	d047      	beq.n	7abe <_dtoa_r+0xe0e>
    7a2e:	f503 6386 	add.w	r3, r3, #1072	; 0x430
    7a32:	9f15      	ldr	r7, [sp, #84]	; 0x54
    7a34:	3303      	adds	r3, #3
    7a36:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    7a38:	e597      	b.n	756a <_dtoa_r+0x8ba>
    7a3a:	3201      	adds	r2, #1
    7a3c:	b2d2      	uxtb	r2, r2
    7a3e:	e49d      	b.n	737c <_dtoa_r+0x6cc>
    7a40:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
    7a44:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
    7a48:	9e1d      	ldr	r6, [sp, #116]	; 0x74
    7a4a:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    7a4c:	f7ff bbd3 	b.w	71f6 <_dtoa_r+0x546>
    7a50:	990f      	ldr	r1, [sp, #60]	; 0x3c
    7a52:	2300      	movs	r3, #0
    7a54:	9808      	ldr	r0, [sp, #32]
    7a56:	1a0d      	subs	r5, r1, r0
    7a58:	e587      	b.n	756a <_dtoa_r+0x8ba>
    7a5a:	f1b9 0f00 	cmp.w	r9, #0
    7a5e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    7a60:	9e0c      	ldr	r6, [sp, #48]	; 0x30
    7a62:	dd0f      	ble.n	7a84 <_dtoa_r+0xdd4>
    7a64:	4659      	mov	r1, fp
    7a66:	2201      	movs	r2, #1
    7a68:	4620      	mov	r0, r4
    7a6a:	f001 fc69 	bl	9340 <__lshift>
    7a6e:	9906      	ldr	r1, [sp, #24]
    7a70:	4683      	mov	fp, r0
    7a72:	f001 f9f5 	bl	8e60 <__mcmp>
    7a76:	2800      	cmp	r0, #0
    7a78:	dd47      	ble.n	7b0a <_dtoa_r+0xe5a>
    7a7a:	990b      	ldr	r1, [sp, #44]	; 0x2c
    7a7c:	2939      	cmp	r1, #57	; 0x39
    7a7e:	d031      	beq.n	7ae4 <_dtoa_r+0xe34>
    7a80:	3101      	adds	r1, #1
    7a82:	910b      	str	r1, [sp, #44]	; 0x2c
    7a84:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    7a86:	f805 2b01 	strb.w	r2, [r5], #1
    7a8a:	e515      	b.n	74b8 <_dtoa_r+0x808>
    7a8c:	3201      	adds	r2, #1
    7a8e:	701a      	strb	r2, [r3, #0]
    7a90:	e512      	b.n	74b8 <_dtoa_r+0x808>
    7a92:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    7a94:	4620      	mov	r0, r4
    7a96:	6851      	ldr	r1, [r2, #4]
    7a98:	f001 fb38 	bl	910c <_Balloc>
    7a9c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    7a9e:	f103 010c 	add.w	r1, r3, #12
    7aa2:	691a      	ldr	r2, [r3, #16]
    7aa4:	3202      	adds	r2, #2
    7aa6:	0092      	lsls	r2, r2, #2
    7aa8:	4605      	mov	r5, r0
    7aaa:	300c      	adds	r0, #12
    7aac:	f7fa fce4 	bl	2478 <memcpy>
    7ab0:	4620      	mov	r0, r4
    7ab2:	4629      	mov	r1, r5
    7ab4:	2201      	movs	r2, #1
    7ab6:	f001 fc43 	bl	9340 <__lshift>
    7aba:	4682      	mov	sl, r0
    7abc:	e601      	b.n	76c2 <_dtoa_r+0xa12>
    7abe:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
    7ac0:	9f15      	ldr	r7, [sp, #84]	; 0x54
    7ac2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    7ac4:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
    7ac8:	e54f      	b.n	756a <_dtoa_r+0x8ba>
    7aca:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    7acc:	9e0c      	ldr	r6, [sp, #48]	; 0x30
    7ace:	e73d      	b.n	794c <_dtoa_r+0xc9c>
    7ad0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    7ad2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    7ad4:	2b39      	cmp	r3, #57	; 0x39
    7ad6:	9e0c      	ldr	r6, [sp, #48]	; 0x30
    7ad8:	d004      	beq.n	7ae4 <_dtoa_r+0xe34>
    7ada:	980b      	ldr	r0, [sp, #44]	; 0x2c
    7adc:	1c43      	adds	r3, r0, #1
    7ade:	f805 3b01 	strb.w	r3, [r5], #1
    7ae2:	e4e9      	b.n	74b8 <_dtoa_r+0x808>
    7ae4:	2339      	movs	r3, #57	; 0x39
    7ae6:	f805 3b01 	strb.w	r3, [r5], #1
    7aea:	9910      	ldr	r1, [sp, #64]	; 0x40
    7aec:	e73c      	b.n	7968 <_dtoa_r+0xcb8>
    7aee:	980b      	ldr	r0, [sp, #44]	; 0x2c
    7af0:	4633      	mov	r3, r6
    7af2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    7af4:	2839      	cmp	r0, #57	; 0x39
    7af6:	9e0c      	ldr	r6, [sp, #48]	; 0x30
    7af8:	d0f4      	beq.n	7ae4 <_dtoa_r+0xe34>
    7afa:	2b00      	cmp	r3, #0
    7afc:	dd01      	ble.n	7b02 <_dtoa_r+0xe52>
    7afe:	3001      	adds	r0, #1
    7b00:	900b      	str	r0, [sp, #44]	; 0x2c
    7b02:	990b      	ldr	r1, [sp, #44]	; 0x2c
    7b04:	f805 1b01 	strb.w	r1, [r5], #1
    7b08:	e4d6      	b.n	74b8 <_dtoa_r+0x808>
    7b0a:	d1bb      	bne.n	7a84 <_dtoa_r+0xdd4>
    7b0c:	980b      	ldr	r0, [sp, #44]	; 0x2c
    7b0e:	f010 0f01 	tst.w	r0, #1
    7b12:	d0b7      	beq.n	7a84 <_dtoa_r+0xdd4>
    7b14:	e7b1      	b.n	7a7a <_dtoa_r+0xdca>
    7b16:	2300      	movs	r3, #0
    7b18:	990c      	ldr	r1, [sp, #48]	; 0x30
    7b1a:	4620      	mov	r0, r4
    7b1c:	220a      	movs	r2, #10
    7b1e:	f001 fd11 	bl	9544 <__multadd>
    7b22:	9b11      	ldr	r3, [sp, #68]	; 0x44
    7b24:	9308      	str	r3, [sp, #32]
    7b26:	900c      	str	r0, [sp, #48]	; 0x30
    7b28:	e4a0      	b.n	746c <_dtoa_r+0x7bc>
    7b2a:	9908      	ldr	r1, [sp, #32]
    7b2c:	290e      	cmp	r1, #14
    7b2e:	bf8c      	ite	hi
    7b30:	2700      	movhi	r7, #0
    7b32:	f007 0701 	andls.w	r7, r7, #1
    7b36:	f7ff b9fa 	b.w	6f2e <_dtoa_r+0x27e>
    7b3a:	f43f ac81 	beq.w	7440 <_dtoa_r+0x790>
    7b3e:	331c      	adds	r3, #28
    7b40:	e479      	b.n	7436 <_dtoa_r+0x786>
    7b42:	2701      	movs	r7, #1
    7b44:	f7ff b98a 	b.w	6e5c <_dtoa_r+0x1ac>

00007b48 <_fflush_r>:
    7b48:	690b      	ldr	r3, [r1, #16]
    7b4a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    7b4e:	460c      	mov	r4, r1
    7b50:	4680      	mov	r8, r0
    7b52:	2b00      	cmp	r3, #0
    7b54:	d071      	beq.n	7c3a <_fflush_r+0xf2>
    7b56:	b110      	cbz	r0, 7b5e <_fflush_r+0x16>
    7b58:	6983      	ldr	r3, [r0, #24]
    7b5a:	2b00      	cmp	r3, #0
    7b5c:	d078      	beq.n	7c50 <_fflush_r+0x108>
    7b5e:	f24d 63f4 	movw	r3, #55028	; 0xd6f4
    7b62:	f2c0 0300 	movt	r3, #0
    7b66:	429c      	cmp	r4, r3
    7b68:	bf08      	it	eq
    7b6a:	f8d8 4004 	ldreq.w	r4, [r8, #4]
    7b6e:	d010      	beq.n	7b92 <_fflush_r+0x4a>
    7b70:	f24d 7314 	movw	r3, #55060	; 0xd714
    7b74:	f2c0 0300 	movt	r3, #0
    7b78:	429c      	cmp	r4, r3
    7b7a:	bf08      	it	eq
    7b7c:	f8d8 4008 	ldreq.w	r4, [r8, #8]
    7b80:	d007      	beq.n	7b92 <_fflush_r+0x4a>
    7b82:	f24d 7334 	movw	r3, #55092	; 0xd734
    7b86:	f2c0 0300 	movt	r3, #0
    7b8a:	429c      	cmp	r4, r3
    7b8c:	bf08      	it	eq
    7b8e:	f8d8 400c 	ldreq.w	r4, [r8, #12]
    7b92:	89a3      	ldrh	r3, [r4, #12]
    7b94:	b21a      	sxth	r2, r3
    7b96:	f012 0f08 	tst.w	r2, #8
    7b9a:	d135      	bne.n	7c08 <_fflush_r+0xc0>
    7b9c:	6862      	ldr	r2, [r4, #4]
    7b9e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
    7ba2:	81a3      	strh	r3, [r4, #12]
    7ba4:	2a00      	cmp	r2, #0
    7ba6:	dd5e      	ble.n	7c66 <_fflush_r+0x11e>
    7ba8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
    7baa:	2e00      	cmp	r6, #0
    7bac:	d045      	beq.n	7c3a <_fflush_r+0xf2>
    7bae:	b29b      	uxth	r3, r3
    7bb0:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
    7bb4:	bf18      	it	ne
    7bb6:	6d65      	ldrne	r5, [r4, #84]	; 0x54
    7bb8:	d059      	beq.n	7c6e <_fflush_r+0x126>
    7bba:	f013 0f04 	tst.w	r3, #4
    7bbe:	d14a      	bne.n	7c56 <_fflush_r+0x10e>
    7bc0:	2300      	movs	r3, #0
    7bc2:	4640      	mov	r0, r8
    7bc4:	6a21      	ldr	r1, [r4, #32]
    7bc6:	462a      	mov	r2, r5
    7bc8:	47b0      	blx	r6
    7bca:	4285      	cmp	r5, r0
    7bcc:	d138      	bne.n	7c40 <_fflush_r+0xf8>
    7bce:	89a1      	ldrh	r1, [r4, #12]
    7bd0:	f24f 73ff 	movw	r3, #63487	; 0xf7ff
    7bd4:	6922      	ldr	r2, [r4, #16]
    7bd6:	f2c0 0300 	movt	r3, #0
    7bda:	ea01 0303 	and.w	r3, r1, r3
    7bde:	2100      	movs	r1, #0
    7be0:	6061      	str	r1, [r4, #4]
    7be2:	f413 5f80 	tst.w	r3, #4096	; 0x1000
    7be6:	6b61      	ldr	r1, [r4, #52]	; 0x34
    7be8:	81a3      	strh	r3, [r4, #12]
    7bea:	6022      	str	r2, [r4, #0]
    7bec:	bf18      	it	ne
    7bee:	6565      	strne	r5, [r4, #84]	; 0x54
    7bf0:	b319      	cbz	r1, 7c3a <_fflush_r+0xf2>
    7bf2:	f104 0344 	add.w	r3, r4, #68	; 0x44
    7bf6:	4299      	cmp	r1, r3
    7bf8:	d002      	beq.n	7c00 <_fflush_r+0xb8>
    7bfa:	4640      	mov	r0, r8
    7bfc:	f000 f998 	bl	7f30 <_free_r>
    7c00:	2000      	movs	r0, #0
    7c02:	6360      	str	r0, [r4, #52]	; 0x34
    7c04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    7c08:	6926      	ldr	r6, [r4, #16]
    7c0a:	b1b6      	cbz	r6, 7c3a <_fflush_r+0xf2>
    7c0c:	6825      	ldr	r5, [r4, #0]
    7c0e:	6026      	str	r6, [r4, #0]
    7c10:	1bad      	subs	r5, r5, r6
    7c12:	f012 0f03 	tst.w	r2, #3
    7c16:	bf0c      	ite	eq
    7c18:	6963      	ldreq	r3, [r4, #20]
    7c1a:	2300      	movne	r3, #0
    7c1c:	60a3      	str	r3, [r4, #8]
    7c1e:	e00a      	b.n	7c36 <_fflush_r+0xee>
    7c20:	4632      	mov	r2, r6
    7c22:	462b      	mov	r3, r5
    7c24:	6aa7      	ldr	r7, [r4, #40]	; 0x28
    7c26:	4640      	mov	r0, r8
    7c28:	6a21      	ldr	r1, [r4, #32]
    7c2a:	47b8      	blx	r7
    7c2c:	2800      	cmp	r0, #0
    7c2e:	ebc0 0505 	rsb	r5, r0, r5
    7c32:	4406      	add	r6, r0
    7c34:	dd04      	ble.n	7c40 <_fflush_r+0xf8>
    7c36:	2d00      	cmp	r5, #0
    7c38:	dcf2      	bgt.n	7c20 <_fflush_r+0xd8>
    7c3a:	2000      	movs	r0, #0
    7c3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    7c40:	89a3      	ldrh	r3, [r4, #12]
    7c42:	f04f 30ff 	mov.w	r0, #4294967295
    7c46:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    7c4a:	81a3      	strh	r3, [r4, #12]
    7c4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    7c50:	f000 f8ea 	bl	7e28 <__sinit>
    7c54:	e783      	b.n	7b5e <_fflush_r+0x16>
    7c56:	6862      	ldr	r2, [r4, #4]
    7c58:	6b63      	ldr	r3, [r4, #52]	; 0x34
    7c5a:	1aad      	subs	r5, r5, r2
    7c5c:	2b00      	cmp	r3, #0
    7c5e:	d0af      	beq.n	7bc0 <_fflush_r+0x78>
    7c60:	6c23      	ldr	r3, [r4, #64]	; 0x40
    7c62:	1aed      	subs	r5, r5, r3
    7c64:	e7ac      	b.n	7bc0 <_fflush_r+0x78>
    7c66:	6c22      	ldr	r2, [r4, #64]	; 0x40
    7c68:	2a00      	cmp	r2, #0
    7c6a:	dc9d      	bgt.n	7ba8 <_fflush_r+0x60>
    7c6c:	e7e5      	b.n	7c3a <_fflush_r+0xf2>
    7c6e:	2301      	movs	r3, #1
    7c70:	4640      	mov	r0, r8
    7c72:	6a21      	ldr	r1, [r4, #32]
    7c74:	47b0      	blx	r6
    7c76:	f1b0 3fff 	cmp.w	r0, #4294967295
    7c7a:	4605      	mov	r5, r0
    7c7c:	d002      	beq.n	7c84 <_fflush_r+0x13c>
    7c7e:	89a3      	ldrh	r3, [r4, #12]
    7c80:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
    7c82:	e79a      	b.n	7bba <_fflush_r+0x72>
    7c84:	f8d8 3000 	ldr.w	r3, [r8]
    7c88:	2b1d      	cmp	r3, #29
    7c8a:	d0d6      	beq.n	7c3a <_fflush_r+0xf2>
    7c8c:	89a3      	ldrh	r3, [r4, #12]
    7c8e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    7c92:	81a3      	strh	r3, [r4, #12]
    7c94:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00007c98 <fflush>:
    7c98:	4601      	mov	r1, r0
    7c9a:	b128      	cbz	r0, 7ca8 <fflush+0x10>
    7c9c:	f240 032c 	movw	r3, #44	; 0x2c
    7ca0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7ca4:	6818      	ldr	r0, [r3, #0]
    7ca6:	e74f      	b.n	7b48 <_fflush_r>
    7ca8:	f24d 5328 	movw	r3, #54568	; 0xd528
    7cac:	f647 3149 	movw	r1, #31561	; 0x7b49
    7cb0:	f2c0 0300 	movt	r3, #0
    7cb4:	f2c0 0100 	movt	r1, #0
    7cb8:	6818      	ldr	r0, [r3, #0]
    7cba:	f000 bbb3 	b.w	8424 <_fwalk_reent>
    7cbe:	bf00      	nop

00007cc0 <__sfp_lock_acquire>:
    7cc0:	4770      	bx	lr
    7cc2:	bf00      	nop

00007cc4 <__sfp_lock_release>:
    7cc4:	4770      	bx	lr
    7cc6:	bf00      	nop

00007cc8 <__sinit_lock_acquire>:
    7cc8:	4770      	bx	lr
    7cca:	bf00      	nop

00007ccc <__sinit_lock_release>:
    7ccc:	4770      	bx	lr
    7cce:	bf00      	nop

00007cd0 <__fp_lock>:
    7cd0:	2000      	movs	r0, #0
    7cd2:	4770      	bx	lr

00007cd4 <__fp_unlock>:
    7cd4:	2000      	movs	r0, #0
    7cd6:	4770      	bx	lr

00007cd8 <__fp_unlock_all>:
    7cd8:	f240 032c 	movw	r3, #44	; 0x2c
    7cdc:	f647 41d5 	movw	r1, #31957	; 0x7cd5
    7ce0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7ce4:	f2c0 0100 	movt	r1, #0
    7ce8:	6818      	ldr	r0, [r3, #0]
    7cea:	f000 bbc5 	b.w	8478 <_fwalk>
    7cee:	bf00      	nop

00007cf0 <__fp_lock_all>:
    7cf0:	f240 032c 	movw	r3, #44	; 0x2c
    7cf4:	f647 41d1 	movw	r1, #31953	; 0x7cd1
    7cf8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7cfc:	f2c0 0100 	movt	r1, #0
    7d00:	6818      	ldr	r0, [r3, #0]
    7d02:	f000 bbb9 	b.w	8478 <_fwalk>
    7d06:	bf00      	nop

00007d08 <_cleanup_r>:
    7d08:	f24b 51f9 	movw	r1, #46585	; 0xb5f9
    7d0c:	f2c0 0100 	movt	r1, #0
    7d10:	f000 bbb2 	b.w	8478 <_fwalk>

00007d14 <_cleanup>:
    7d14:	f24d 5328 	movw	r3, #54568	; 0xd528
    7d18:	f2c0 0300 	movt	r3, #0
    7d1c:	6818      	ldr	r0, [r3, #0]
    7d1e:	e7f3      	b.n	7d08 <_cleanup_r>

00007d20 <std>:
    7d20:	b510      	push	{r4, lr}
    7d22:	4604      	mov	r4, r0
    7d24:	2300      	movs	r3, #0
    7d26:	305c      	adds	r0, #92	; 0x5c
    7d28:	81a1      	strh	r1, [r4, #12]
    7d2a:	4619      	mov	r1, r3
    7d2c:	81e2      	strh	r2, [r4, #14]
    7d2e:	2208      	movs	r2, #8
    7d30:	6023      	str	r3, [r4, #0]
    7d32:	6063      	str	r3, [r4, #4]
    7d34:	60a3      	str	r3, [r4, #8]
    7d36:	6663      	str	r3, [r4, #100]	; 0x64
    7d38:	6123      	str	r3, [r4, #16]
    7d3a:	6163      	str	r3, [r4, #20]
    7d3c:	61a3      	str	r3, [r4, #24]
    7d3e:	f7fa fc63 	bl	2608 <memset>
    7d42:	f649 401d 	movw	r0, #39965	; 0x9c1d
    7d46:	f649 31e1 	movw	r1, #39905	; 0x9be1
    7d4a:	f649 32b9 	movw	r2, #39865	; 0x9bb9
    7d4e:	f649 33b1 	movw	r3, #39857	; 0x9bb1
    7d52:	f2c0 0000 	movt	r0, #0
    7d56:	f2c0 0100 	movt	r1, #0
    7d5a:	f2c0 0200 	movt	r2, #0
    7d5e:	f2c0 0300 	movt	r3, #0
    7d62:	6260      	str	r0, [r4, #36]	; 0x24
    7d64:	62a1      	str	r1, [r4, #40]	; 0x28
    7d66:	62e2      	str	r2, [r4, #44]	; 0x2c
    7d68:	6323      	str	r3, [r4, #48]	; 0x30
    7d6a:	6224      	str	r4, [r4, #32]
    7d6c:	bd10      	pop	{r4, pc}
    7d6e:	bf00      	nop

00007d70 <__sfmoreglue>:
    7d70:	b570      	push	{r4, r5, r6, lr}
    7d72:	2568      	movs	r5, #104	; 0x68
    7d74:	460e      	mov	r6, r1
    7d76:	fb05 f501 	mul.w	r5, r5, r1
    7d7a:	f105 010c 	add.w	r1, r5, #12
    7d7e:	f000 fc67 	bl	8650 <_malloc_r>
    7d82:	4604      	mov	r4, r0
    7d84:	b148      	cbz	r0, 7d9a <__sfmoreglue+0x2a>
    7d86:	f100 030c 	add.w	r3, r0, #12
    7d8a:	2100      	movs	r1, #0
    7d8c:	6046      	str	r6, [r0, #4]
    7d8e:	462a      	mov	r2, r5
    7d90:	4618      	mov	r0, r3
    7d92:	6021      	str	r1, [r4, #0]
    7d94:	60a3      	str	r3, [r4, #8]
    7d96:	f7fa fc37 	bl	2608 <memset>
    7d9a:	4620      	mov	r0, r4
    7d9c:	bd70      	pop	{r4, r5, r6, pc}
    7d9e:	bf00      	nop

00007da0 <__sfp>:
    7da0:	f24d 5328 	movw	r3, #54568	; 0xd528
    7da4:	f2c0 0300 	movt	r3, #0
    7da8:	b570      	push	{r4, r5, r6, lr}
    7daa:	681d      	ldr	r5, [r3, #0]
    7dac:	4606      	mov	r6, r0
    7dae:	69ab      	ldr	r3, [r5, #24]
    7db0:	2b00      	cmp	r3, #0
    7db2:	d02a      	beq.n	7e0a <__sfp+0x6a>
    7db4:	35d8      	adds	r5, #216	; 0xd8
    7db6:	686b      	ldr	r3, [r5, #4]
    7db8:	68ac      	ldr	r4, [r5, #8]
    7dba:	3b01      	subs	r3, #1
    7dbc:	d503      	bpl.n	7dc6 <__sfp+0x26>
    7dbe:	e020      	b.n	7e02 <__sfp+0x62>
    7dc0:	3468      	adds	r4, #104	; 0x68
    7dc2:	3b01      	subs	r3, #1
    7dc4:	d41d      	bmi.n	7e02 <__sfp+0x62>
    7dc6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
    7dca:	2a00      	cmp	r2, #0
    7dcc:	d1f8      	bne.n	7dc0 <__sfp+0x20>
    7dce:	2500      	movs	r5, #0
    7dd0:	f04f 33ff 	mov.w	r3, #4294967295
    7dd4:	6665      	str	r5, [r4, #100]	; 0x64
    7dd6:	f104 005c 	add.w	r0, r4, #92	; 0x5c
    7dda:	81e3      	strh	r3, [r4, #14]
    7ddc:	4629      	mov	r1, r5
    7dde:	f04f 0301 	mov.w	r3, #1
    7de2:	6025      	str	r5, [r4, #0]
    7de4:	81a3      	strh	r3, [r4, #12]
    7de6:	2208      	movs	r2, #8
    7de8:	60a5      	str	r5, [r4, #8]
    7dea:	6065      	str	r5, [r4, #4]
    7dec:	6125      	str	r5, [r4, #16]
    7dee:	6165      	str	r5, [r4, #20]
    7df0:	61a5      	str	r5, [r4, #24]
    7df2:	f7fa fc09 	bl	2608 <memset>
    7df6:	64e5      	str	r5, [r4, #76]	; 0x4c
    7df8:	6365      	str	r5, [r4, #52]	; 0x34
    7dfa:	63a5      	str	r5, [r4, #56]	; 0x38
    7dfc:	64a5      	str	r5, [r4, #72]	; 0x48
    7dfe:	4620      	mov	r0, r4
    7e00:	bd70      	pop	{r4, r5, r6, pc}
    7e02:	6828      	ldr	r0, [r5, #0]
    7e04:	b128      	cbz	r0, 7e12 <__sfp+0x72>
    7e06:	4605      	mov	r5, r0
    7e08:	e7d5      	b.n	7db6 <__sfp+0x16>
    7e0a:	4628      	mov	r0, r5
    7e0c:	f000 f80c 	bl	7e28 <__sinit>
    7e10:	e7d0      	b.n	7db4 <__sfp+0x14>
    7e12:	4630      	mov	r0, r6
    7e14:	2104      	movs	r1, #4
    7e16:	f7ff ffab 	bl	7d70 <__sfmoreglue>
    7e1a:	6028      	str	r0, [r5, #0]
    7e1c:	2800      	cmp	r0, #0
    7e1e:	d1f2      	bne.n	7e06 <__sfp+0x66>
    7e20:	230c      	movs	r3, #12
    7e22:	4604      	mov	r4, r0
    7e24:	6033      	str	r3, [r6, #0]
    7e26:	e7ea      	b.n	7dfe <__sfp+0x5e>

00007e28 <__sinit>:
    7e28:	b570      	push	{r4, r5, r6, lr}
    7e2a:	6986      	ldr	r6, [r0, #24]
    7e2c:	4604      	mov	r4, r0
    7e2e:	b106      	cbz	r6, 7e32 <__sinit+0xa>
    7e30:	bd70      	pop	{r4, r5, r6, pc}
    7e32:	f647 5309 	movw	r3, #32009	; 0x7d09
    7e36:	2501      	movs	r5, #1
    7e38:	f2c0 0300 	movt	r3, #0
    7e3c:	f8c0 60d8 	str.w	r6, [r0, #216]	; 0xd8
    7e40:	6283      	str	r3, [r0, #40]	; 0x28
    7e42:	f8c0 60dc 	str.w	r6, [r0, #220]	; 0xdc
    7e46:	f8c0 60e0 	str.w	r6, [r0, #224]	; 0xe0
    7e4a:	6185      	str	r5, [r0, #24]
    7e4c:	f7ff ffa8 	bl	7da0 <__sfp>
    7e50:	6060      	str	r0, [r4, #4]
    7e52:	4620      	mov	r0, r4
    7e54:	f7ff ffa4 	bl	7da0 <__sfp>
    7e58:	60a0      	str	r0, [r4, #8]
    7e5a:	4620      	mov	r0, r4
    7e5c:	f7ff ffa0 	bl	7da0 <__sfp>
    7e60:	4632      	mov	r2, r6
    7e62:	2104      	movs	r1, #4
    7e64:	4623      	mov	r3, r4
    7e66:	60e0      	str	r0, [r4, #12]
    7e68:	6860      	ldr	r0, [r4, #4]
    7e6a:	f7ff ff59 	bl	7d20 <std>
    7e6e:	462a      	mov	r2, r5
    7e70:	68a0      	ldr	r0, [r4, #8]
    7e72:	2109      	movs	r1, #9
    7e74:	4623      	mov	r3, r4
    7e76:	f7ff ff53 	bl	7d20 <std>
    7e7a:	4623      	mov	r3, r4
    7e7c:	68e0      	ldr	r0, [r4, #12]
    7e7e:	2112      	movs	r1, #18
    7e80:	2202      	movs	r2, #2
    7e82:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    7e86:	e74b      	b.n	7d20 <std>

00007e88 <_malloc_trim_r>:
    7e88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    7e8a:	f240 1438 	movw	r4, #312	; 0x138
    7e8e:	f2c2 0400 	movt	r4, #8192	; 0x2000
    7e92:	460f      	mov	r7, r1
    7e94:	4605      	mov	r5, r0
    7e96:	f000 ff8d 	bl	8db4 <__malloc_lock>
    7e9a:	68a3      	ldr	r3, [r4, #8]
    7e9c:	685e      	ldr	r6, [r3, #4]
    7e9e:	f026 0603 	bic.w	r6, r6, #3
    7ea2:	f506 637e 	add.w	r3, r6, #4064	; 0xfe0
    7ea6:	330f      	adds	r3, #15
    7ea8:	1bdf      	subs	r7, r3, r7
    7eaa:	0b3f      	lsrs	r7, r7, #12
    7eac:	3f01      	subs	r7, #1
    7eae:	033f      	lsls	r7, r7, #12
    7eb0:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
    7eb4:	db07      	blt.n	7ec6 <_malloc_trim_r+0x3e>
    7eb6:	2100      	movs	r1, #0
    7eb8:	4628      	mov	r0, r5
    7eba:	f001 fe25 	bl	9b08 <_sbrk_r>
    7ebe:	68a3      	ldr	r3, [r4, #8]
    7ec0:	18f3      	adds	r3, r6, r3
    7ec2:	4283      	cmp	r3, r0
    7ec4:	d004      	beq.n	7ed0 <_malloc_trim_r+0x48>
    7ec6:	4628      	mov	r0, r5
    7ec8:	f000 ff76 	bl	8db8 <__malloc_unlock>
    7ecc:	2000      	movs	r0, #0
    7ece:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    7ed0:	4279      	negs	r1, r7
    7ed2:	4628      	mov	r0, r5
    7ed4:	f001 fe18 	bl	9b08 <_sbrk_r>
    7ed8:	f1b0 3fff 	cmp.w	r0, #4294967295
    7edc:	d010      	beq.n	7f00 <_malloc_trim_r+0x78>
    7ede:	68a2      	ldr	r2, [r4, #8]
    7ee0:	f240 5390 	movw	r3, #1424	; 0x590
    7ee4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7ee8:	1bf6      	subs	r6, r6, r7
    7eea:	f046 0601 	orr.w	r6, r6, #1
    7eee:	4628      	mov	r0, r5
    7ef0:	6056      	str	r6, [r2, #4]
    7ef2:	681a      	ldr	r2, [r3, #0]
    7ef4:	1bd7      	subs	r7, r2, r7
    7ef6:	601f      	str	r7, [r3, #0]
    7ef8:	f000 ff5e 	bl	8db8 <__malloc_unlock>
    7efc:	2001      	movs	r0, #1
    7efe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    7f00:	2100      	movs	r1, #0
    7f02:	4628      	mov	r0, r5
    7f04:	f001 fe00 	bl	9b08 <_sbrk_r>
    7f08:	68a3      	ldr	r3, [r4, #8]
    7f0a:	1ac2      	subs	r2, r0, r3
    7f0c:	2a0f      	cmp	r2, #15
    7f0e:	ddda      	ble.n	7ec6 <_malloc_trim_r+0x3e>
    7f10:	f240 5440 	movw	r4, #1344	; 0x540
    7f14:	f240 5190 	movw	r1, #1424	; 0x590
    7f18:	f2c2 0400 	movt	r4, #8192	; 0x2000
    7f1c:	f2c2 0100 	movt	r1, #8192	; 0x2000
    7f20:	f042 0201 	orr.w	r2, r2, #1
    7f24:	6824      	ldr	r4, [r4, #0]
    7f26:	1b00      	subs	r0, r0, r4
    7f28:	6008      	str	r0, [r1, #0]
    7f2a:	605a      	str	r2, [r3, #4]
    7f2c:	e7cb      	b.n	7ec6 <_malloc_trim_r+0x3e>
    7f2e:	bf00      	nop

00007f30 <_free_r>:
    7f30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    7f34:	4605      	mov	r5, r0
    7f36:	460c      	mov	r4, r1
    7f38:	2900      	cmp	r1, #0
    7f3a:	f000 8088 	beq.w	804e <_free_r+0x11e>
    7f3e:	f000 ff39 	bl	8db4 <__malloc_lock>
    7f42:	f1a4 0208 	sub.w	r2, r4, #8
    7f46:	f240 1038 	movw	r0, #312	; 0x138
    7f4a:	6856      	ldr	r6, [r2, #4]
    7f4c:	f2c2 0000 	movt	r0, #8192	; 0x2000
    7f50:	f026 0301 	bic.w	r3, r6, #1
    7f54:	f8d0 c008 	ldr.w	ip, [r0, #8]
    7f58:	18d1      	adds	r1, r2, r3
    7f5a:	458c      	cmp	ip, r1
    7f5c:	684f      	ldr	r7, [r1, #4]
    7f5e:	f027 0703 	bic.w	r7, r7, #3
    7f62:	f000 8095 	beq.w	8090 <_free_r+0x160>
    7f66:	f016 0601 	ands.w	r6, r6, #1
    7f6a:	604f      	str	r7, [r1, #4]
    7f6c:	d05f      	beq.n	802e <_free_r+0xfe>
    7f6e:	2600      	movs	r6, #0
    7f70:	19cc      	adds	r4, r1, r7
    7f72:	6864      	ldr	r4, [r4, #4]
    7f74:	f014 0f01 	tst.w	r4, #1
    7f78:	d106      	bne.n	7f88 <_free_r+0x58>
    7f7a:	19db      	adds	r3, r3, r7
    7f7c:	2e00      	cmp	r6, #0
    7f7e:	d07a      	beq.n	8076 <_free_r+0x146>
    7f80:	688c      	ldr	r4, [r1, #8]
    7f82:	68c9      	ldr	r1, [r1, #12]
    7f84:	608c      	str	r4, [r1, #8]
    7f86:	60e1      	str	r1, [r4, #12]
    7f88:	f043 0101 	orr.w	r1, r3, #1
    7f8c:	50d3      	str	r3, [r2, r3]
    7f8e:	6051      	str	r1, [r2, #4]
    7f90:	2e00      	cmp	r6, #0
    7f92:	d147      	bne.n	8024 <_free_r+0xf4>
    7f94:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
    7f98:	d35b      	bcc.n	8052 <_free_r+0x122>
    7f9a:	0a59      	lsrs	r1, r3, #9
    7f9c:	2904      	cmp	r1, #4
    7f9e:	bf9e      	ittt	ls
    7fa0:	ea4f 1c93 	movls.w	ip, r3, lsr #6
    7fa4:	f10c 0c38 	addls.w	ip, ip, #56	; 0x38
    7fa8:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    7fac:	d928      	bls.n	8000 <_free_r+0xd0>
    7fae:	2914      	cmp	r1, #20
    7fb0:	bf9c      	itt	ls
    7fb2:	f101 0c5b 	addls.w	ip, r1, #91	; 0x5b
    7fb6:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    7fba:	d921      	bls.n	8000 <_free_r+0xd0>
    7fbc:	2954      	cmp	r1, #84	; 0x54
    7fbe:	bf9e      	ittt	ls
    7fc0:	ea4f 3c13 	movls.w	ip, r3, lsr #12
    7fc4:	f10c 0c6e 	addls.w	ip, ip, #110	; 0x6e
    7fc8:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    7fcc:	d918      	bls.n	8000 <_free_r+0xd0>
    7fce:	f5b1 7faa 	cmp.w	r1, #340	; 0x154
    7fd2:	bf9e      	ittt	ls
    7fd4:	ea4f 3cd3 	movls.w	ip, r3, lsr #15
    7fd8:	f10c 0c77 	addls.w	ip, ip, #119	; 0x77
    7fdc:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    7fe0:	d90e      	bls.n	8000 <_free_r+0xd0>
    7fe2:	f240 5c54 	movw	ip, #1364	; 0x554
    7fe6:	4561      	cmp	r1, ip
    7fe8:	bf95      	itete	ls
    7fea:	ea4f 4c93 	movls.w	ip, r3, lsr #18
    7fee:	f44f 747c 	movhi.w	r4, #1008	; 0x3f0
    7ff2:	f10c 0c7c 	addls.w	ip, ip, #124	; 0x7c
    7ff6:	f04f 0c7e 	movhi.w	ip, #126	; 0x7e
    7ffa:	bf98      	it	ls
    7ffc:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    8000:	1904      	adds	r4, r0, r4
    8002:	68a1      	ldr	r1, [r4, #8]
    8004:	42a1      	cmp	r1, r4
    8006:	d103      	bne.n	8010 <_free_r+0xe0>
    8008:	e064      	b.n	80d4 <_free_r+0x1a4>
    800a:	6889      	ldr	r1, [r1, #8]
    800c:	428c      	cmp	r4, r1
    800e:	d004      	beq.n	801a <_free_r+0xea>
    8010:	6848      	ldr	r0, [r1, #4]
    8012:	f020 0003 	bic.w	r0, r0, #3
    8016:	4283      	cmp	r3, r0
    8018:	d3f7      	bcc.n	800a <_free_r+0xda>
    801a:	68cb      	ldr	r3, [r1, #12]
    801c:	60d3      	str	r3, [r2, #12]
    801e:	6091      	str	r1, [r2, #8]
    8020:	60ca      	str	r2, [r1, #12]
    8022:	609a      	str	r2, [r3, #8]
    8024:	4628      	mov	r0, r5
    8026:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    802a:	f000 bec5 	b.w	8db8 <__malloc_unlock>
    802e:	f854 4c08 	ldr.w	r4, [r4, #-8]
    8032:	f100 0c08 	add.w	ip, r0, #8
    8036:	1b12      	subs	r2, r2, r4
    8038:	191b      	adds	r3, r3, r4
    803a:	6894      	ldr	r4, [r2, #8]
    803c:	4564      	cmp	r4, ip
    803e:	d047      	beq.n	80d0 <_free_r+0x1a0>
    8040:	f8d2 c00c 	ldr.w	ip, [r2, #12]
    8044:	f8cc 4008 	str.w	r4, [ip, #8]
    8048:	f8c4 c00c 	str.w	ip, [r4, #12]
    804c:	e790      	b.n	7f70 <_free_r+0x40>
    804e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    8052:	08db      	lsrs	r3, r3, #3
    8054:	f04f 0c01 	mov.w	ip, #1
    8058:	6846      	ldr	r6, [r0, #4]
    805a:	eb00 01c3 	add.w	r1, r0, r3, lsl #3
    805e:	109b      	asrs	r3, r3, #2
    8060:	fa0c f303 	lsl.w	r3, ip, r3
    8064:	60d1      	str	r1, [r2, #12]
    8066:	688c      	ldr	r4, [r1, #8]
    8068:	ea46 0303 	orr.w	r3, r6, r3
    806c:	6043      	str	r3, [r0, #4]
    806e:	6094      	str	r4, [r2, #8]
    8070:	60e2      	str	r2, [r4, #12]
    8072:	608a      	str	r2, [r1, #8]
    8074:	e7d6      	b.n	8024 <_free_r+0xf4>
    8076:	688c      	ldr	r4, [r1, #8]
    8078:	4f1c      	ldr	r7, [pc, #112]	; (80ec <_free_r+0x1bc>)
    807a:	42bc      	cmp	r4, r7
    807c:	d181      	bne.n	7f82 <_free_r+0x52>
    807e:	50d3      	str	r3, [r2, r3]
    8080:	f043 0301 	orr.w	r3, r3, #1
    8084:	60e2      	str	r2, [r4, #12]
    8086:	60a2      	str	r2, [r4, #8]
    8088:	6053      	str	r3, [r2, #4]
    808a:	6094      	str	r4, [r2, #8]
    808c:	60d4      	str	r4, [r2, #12]
    808e:	e7c9      	b.n	8024 <_free_r+0xf4>
    8090:	18fb      	adds	r3, r7, r3
    8092:	f016 0f01 	tst.w	r6, #1
    8096:	d107      	bne.n	80a8 <_free_r+0x178>
    8098:	f854 1c08 	ldr.w	r1, [r4, #-8]
    809c:	1a52      	subs	r2, r2, r1
    809e:	185b      	adds	r3, r3, r1
    80a0:	68d4      	ldr	r4, [r2, #12]
    80a2:	6891      	ldr	r1, [r2, #8]
    80a4:	60a1      	str	r1, [r4, #8]
    80a6:	60cc      	str	r4, [r1, #12]
    80a8:	f240 5144 	movw	r1, #1348	; 0x544
    80ac:	6082      	str	r2, [r0, #8]
    80ae:	f2c2 0100 	movt	r1, #8192	; 0x2000
    80b2:	f043 0001 	orr.w	r0, r3, #1
    80b6:	6050      	str	r0, [r2, #4]
    80b8:	680a      	ldr	r2, [r1, #0]
    80ba:	4293      	cmp	r3, r2
    80bc:	d3b2      	bcc.n	8024 <_free_r+0xf4>
    80be:	f240 538c 	movw	r3, #1420	; 0x58c
    80c2:	4628      	mov	r0, r5
    80c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    80c8:	6819      	ldr	r1, [r3, #0]
    80ca:	f7ff fedd 	bl	7e88 <_malloc_trim_r>
    80ce:	e7a9      	b.n	8024 <_free_r+0xf4>
    80d0:	2601      	movs	r6, #1
    80d2:	e74d      	b.n	7f70 <_free_r+0x40>
    80d4:	2601      	movs	r6, #1
    80d6:	6844      	ldr	r4, [r0, #4]
    80d8:	ea4f 0cac 	mov.w	ip, ip, asr #2
    80dc:	460b      	mov	r3, r1
    80de:	fa06 fc0c 	lsl.w	ip, r6, ip
    80e2:	ea44 040c 	orr.w	r4, r4, ip
    80e6:	6044      	str	r4, [r0, #4]
    80e8:	e798      	b.n	801c <_free_r+0xec>
    80ea:	bf00      	nop
    80ec:	20000140 	.word	0x20000140

000080f0 <__sfvwrite_r>:
    80f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    80f4:	6893      	ldr	r3, [r2, #8]
    80f6:	b085      	sub	sp, #20
    80f8:	4690      	mov	r8, r2
    80fa:	460c      	mov	r4, r1
    80fc:	9003      	str	r0, [sp, #12]
    80fe:	2b00      	cmp	r3, #0
    8100:	d064      	beq.n	81cc <__sfvwrite_r+0xdc>
    8102:	8988      	ldrh	r0, [r1, #12]
    8104:	fa1f fa80 	uxth.w	sl, r0
    8108:	f01a 0f08 	tst.w	sl, #8
    810c:	f000 80a0 	beq.w	8250 <__sfvwrite_r+0x160>
    8110:	690b      	ldr	r3, [r1, #16]
    8112:	2b00      	cmp	r3, #0
    8114:	f000 809c 	beq.w	8250 <__sfvwrite_r+0x160>
    8118:	f01a 0b02 	ands.w	fp, sl, #2
    811c:	f8d8 5000 	ldr.w	r5, [r8]
    8120:	bf1c      	itt	ne
    8122:	f04f 0a00 	movne.w	sl, #0
    8126:	4657      	movne	r7, sl
    8128:	d136      	bne.n	8198 <__sfvwrite_r+0xa8>
    812a:	f01a 0a01 	ands.w	sl, sl, #1
    812e:	bf1d      	ittte	ne
    8130:	46dc      	movne	ip, fp
    8132:	46d9      	movne	r9, fp
    8134:	465f      	movne	r7, fp
    8136:	4656      	moveq	r6, sl
    8138:	d152      	bne.n	81e0 <__sfvwrite_r+0xf0>
    813a:	b326      	cbz	r6, 8186 <__sfvwrite_r+0x96>
    813c:	b280      	uxth	r0, r0
    813e:	68a7      	ldr	r7, [r4, #8]
    8140:	f410 7f00 	tst.w	r0, #512	; 0x200
    8144:	f000 808f 	beq.w	8266 <__sfvwrite_r+0x176>
    8148:	42be      	cmp	r6, r7
    814a:	46bb      	mov	fp, r7
    814c:	f080 80a7 	bcs.w	829e <__sfvwrite_r+0x1ae>
    8150:	6820      	ldr	r0, [r4, #0]
    8152:	4637      	mov	r7, r6
    8154:	46b3      	mov	fp, r6
    8156:	465a      	mov	r2, fp
    8158:	4651      	mov	r1, sl
    815a:	f000 fdcf 	bl	8cfc <memmove>
    815e:	68a2      	ldr	r2, [r4, #8]
    8160:	6823      	ldr	r3, [r4, #0]
    8162:	46b1      	mov	r9, r6
    8164:	1bd7      	subs	r7, r2, r7
    8166:	60a7      	str	r7, [r4, #8]
    8168:	4637      	mov	r7, r6
    816a:	445b      	add	r3, fp
    816c:	6023      	str	r3, [r4, #0]
    816e:	f8d8 3008 	ldr.w	r3, [r8, #8]
    8172:	ebc9 0606 	rsb	r6, r9, r6
    8176:	44ca      	add	sl, r9
    8178:	1bdf      	subs	r7, r3, r7
    817a:	f8c8 7008 	str.w	r7, [r8, #8]
    817e:	b32f      	cbz	r7, 81cc <__sfvwrite_r+0xdc>
    8180:	89a0      	ldrh	r0, [r4, #12]
    8182:	2e00      	cmp	r6, #0
    8184:	d1da      	bne.n	813c <__sfvwrite_r+0x4c>
    8186:	f8d5 a000 	ldr.w	sl, [r5]
    818a:	686e      	ldr	r6, [r5, #4]
    818c:	3508      	adds	r5, #8
    818e:	e7d4      	b.n	813a <__sfvwrite_r+0x4a>
    8190:	f8d5 a000 	ldr.w	sl, [r5]
    8194:	686f      	ldr	r7, [r5, #4]
    8196:	3508      	adds	r5, #8
    8198:	f5b7 6f80 	cmp.w	r7, #1024	; 0x400
    819c:	bf34      	ite	cc
    819e:	463b      	movcc	r3, r7
    81a0:	f44f 6380 	movcs.w	r3, #1024	; 0x400
    81a4:	4652      	mov	r2, sl
    81a6:	9803      	ldr	r0, [sp, #12]
    81a8:	2f00      	cmp	r7, #0
    81aa:	d0f1      	beq.n	8190 <__sfvwrite_r+0xa0>
    81ac:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    81ae:	6a21      	ldr	r1, [r4, #32]
    81b0:	47b0      	blx	r6
    81b2:	2800      	cmp	r0, #0
    81b4:	4482      	add	sl, r0
    81b6:	ebc0 0707 	rsb	r7, r0, r7
    81ba:	f340 80ec 	ble.w	8396 <__sfvwrite_r+0x2a6>
    81be:	f8d8 3008 	ldr.w	r3, [r8, #8]
    81c2:	1a18      	subs	r0, r3, r0
    81c4:	f8c8 0008 	str.w	r0, [r8, #8]
    81c8:	2800      	cmp	r0, #0
    81ca:	d1e5      	bne.n	8198 <__sfvwrite_r+0xa8>
    81cc:	2000      	movs	r0, #0
    81ce:	b005      	add	sp, #20
    81d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    81d4:	f8d5 9000 	ldr.w	r9, [r5]
    81d8:	f04f 0c00 	mov.w	ip, #0
    81dc:	686f      	ldr	r7, [r5, #4]
    81de:	3508      	adds	r5, #8
    81e0:	2f00      	cmp	r7, #0
    81e2:	d0f7      	beq.n	81d4 <__sfvwrite_r+0xe4>
    81e4:	f1bc 0f00 	cmp.w	ip, #0
    81e8:	f000 80b5 	beq.w	8356 <__sfvwrite_r+0x266>
    81ec:	6963      	ldr	r3, [r4, #20]
    81ee:	45bb      	cmp	fp, r7
    81f0:	bf34      	ite	cc
    81f2:	46da      	movcc	sl, fp
    81f4:	46ba      	movcs	sl, r7
    81f6:	68a6      	ldr	r6, [r4, #8]
    81f8:	6820      	ldr	r0, [r4, #0]
    81fa:	6922      	ldr	r2, [r4, #16]
    81fc:	199e      	adds	r6, r3, r6
    81fe:	4290      	cmp	r0, r2
    8200:	bf94      	ite	ls
    8202:	2200      	movls	r2, #0
    8204:	2201      	movhi	r2, #1
    8206:	45b2      	cmp	sl, r6
    8208:	bfd4      	ite	le
    820a:	2200      	movle	r2, #0
    820c:	f002 0201 	andgt.w	r2, r2, #1
    8210:	2a00      	cmp	r2, #0
    8212:	f040 80ae 	bne.w	8372 <__sfvwrite_r+0x282>
    8216:	459a      	cmp	sl, r3
    8218:	f2c0 8082 	blt.w	8320 <__sfvwrite_r+0x230>
    821c:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    821e:	464a      	mov	r2, r9
    8220:	f8cd c004 	str.w	ip, [sp, #4]
    8224:	9803      	ldr	r0, [sp, #12]
    8226:	6a21      	ldr	r1, [r4, #32]
    8228:	47b0      	blx	r6
    822a:	f8dd c004 	ldr.w	ip, [sp, #4]
    822e:	1e06      	subs	r6, r0, #0
    8230:	f340 80b1 	ble.w	8396 <__sfvwrite_r+0x2a6>
    8234:	ebbb 0b06 	subs.w	fp, fp, r6
    8238:	f000 8086 	beq.w	8348 <__sfvwrite_r+0x258>
    823c:	f8d8 3008 	ldr.w	r3, [r8, #8]
    8240:	44b1      	add	r9, r6
    8242:	1bbf      	subs	r7, r7, r6
    8244:	1b9e      	subs	r6, r3, r6
    8246:	f8c8 6008 	str.w	r6, [r8, #8]
    824a:	2e00      	cmp	r6, #0
    824c:	d1c8      	bne.n	81e0 <__sfvwrite_r+0xf0>
    824e:	e7bd      	b.n	81cc <__sfvwrite_r+0xdc>
    8250:	9803      	ldr	r0, [sp, #12]
    8252:	4621      	mov	r1, r4
    8254:	f7fe fc18 	bl	6a88 <__swsetup_r>
    8258:	2800      	cmp	r0, #0
    825a:	f040 80d4 	bne.w	8406 <__sfvwrite_r+0x316>
    825e:	89a0      	ldrh	r0, [r4, #12]
    8260:	fa1f fa80 	uxth.w	sl, r0
    8264:	e758      	b.n	8118 <__sfvwrite_r+0x28>
    8266:	6820      	ldr	r0, [r4, #0]
    8268:	46b9      	mov	r9, r7
    826a:	6923      	ldr	r3, [r4, #16]
    826c:	4298      	cmp	r0, r3
    826e:	bf94      	ite	ls
    8270:	2300      	movls	r3, #0
    8272:	2301      	movhi	r3, #1
    8274:	42b7      	cmp	r7, r6
    8276:	bf2c      	ite	cs
    8278:	2300      	movcs	r3, #0
    827a:	f003 0301 	andcc.w	r3, r3, #1
    827e:	2b00      	cmp	r3, #0
    8280:	f040 809d 	bne.w	83be <__sfvwrite_r+0x2ce>
    8284:	6963      	ldr	r3, [r4, #20]
    8286:	429e      	cmp	r6, r3
    8288:	f0c0 808c 	bcc.w	83a4 <__sfvwrite_r+0x2b4>
    828c:	6aa7      	ldr	r7, [r4, #40]	; 0x28
    828e:	4652      	mov	r2, sl
    8290:	9803      	ldr	r0, [sp, #12]
    8292:	6a21      	ldr	r1, [r4, #32]
    8294:	47b8      	blx	r7
    8296:	1e07      	subs	r7, r0, #0
    8298:	dd7d      	ble.n	8396 <__sfvwrite_r+0x2a6>
    829a:	46b9      	mov	r9, r7
    829c:	e767      	b.n	816e <__sfvwrite_r+0x7e>
    829e:	f410 6f90 	tst.w	r0, #1152	; 0x480
    82a2:	bf08      	it	eq
    82a4:	6820      	ldreq	r0, [r4, #0]
    82a6:	f43f af56 	beq.w	8156 <__sfvwrite_r+0x66>
    82aa:	6962      	ldr	r2, [r4, #20]
    82ac:	6921      	ldr	r1, [r4, #16]
    82ae:	6823      	ldr	r3, [r4, #0]
    82b0:	eb02 0942 	add.w	r9, r2, r2, lsl #1
    82b4:	1a5b      	subs	r3, r3, r1
    82b6:	eb09 79d9 	add.w	r9, r9, r9, lsr #31
    82ba:	f103 0c01 	add.w	ip, r3, #1
    82be:	44b4      	add	ip, r6
    82c0:	ea4f 0969 	mov.w	r9, r9, asr #1
    82c4:	45e1      	cmp	r9, ip
    82c6:	464a      	mov	r2, r9
    82c8:	bf3c      	itt	cc
    82ca:	46e1      	movcc	r9, ip
    82cc:	464a      	movcc	r2, r9
    82ce:	f410 6f80 	tst.w	r0, #1024	; 0x400
    82d2:	f000 8083 	beq.w	83dc <__sfvwrite_r+0x2ec>
    82d6:	4611      	mov	r1, r2
    82d8:	9803      	ldr	r0, [sp, #12]
    82da:	9302      	str	r3, [sp, #8]
    82dc:	f000 f9b8 	bl	8650 <_malloc_r>
    82e0:	9b02      	ldr	r3, [sp, #8]
    82e2:	2800      	cmp	r0, #0
    82e4:	f000 8099 	beq.w	841a <__sfvwrite_r+0x32a>
    82e8:	461a      	mov	r2, r3
    82ea:	6921      	ldr	r1, [r4, #16]
    82ec:	9302      	str	r3, [sp, #8]
    82ee:	9001      	str	r0, [sp, #4]
    82f0:	f7fa f8c2 	bl	2478 <memcpy>
    82f4:	89a2      	ldrh	r2, [r4, #12]
    82f6:	9b02      	ldr	r3, [sp, #8]
    82f8:	f8dd c004 	ldr.w	ip, [sp, #4]
    82fc:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
    8300:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    8304:	81a2      	strh	r2, [r4, #12]
    8306:	ebc3 0209 	rsb	r2, r3, r9
    830a:	eb0c 0003 	add.w	r0, ip, r3
    830e:	4637      	mov	r7, r6
    8310:	46b3      	mov	fp, r6
    8312:	60a2      	str	r2, [r4, #8]
    8314:	f8c4 c010 	str.w	ip, [r4, #16]
    8318:	6020      	str	r0, [r4, #0]
    831a:	f8c4 9014 	str.w	r9, [r4, #20]
    831e:	e71a      	b.n	8156 <__sfvwrite_r+0x66>
    8320:	4652      	mov	r2, sl
    8322:	4649      	mov	r1, r9
    8324:	4656      	mov	r6, sl
    8326:	f8cd c004 	str.w	ip, [sp, #4]
    832a:	f000 fce7 	bl	8cfc <memmove>
    832e:	68a2      	ldr	r2, [r4, #8]
    8330:	6823      	ldr	r3, [r4, #0]
    8332:	ebbb 0b06 	subs.w	fp, fp, r6
    8336:	ebca 0202 	rsb	r2, sl, r2
    833a:	f8dd c004 	ldr.w	ip, [sp, #4]
    833e:	4453      	add	r3, sl
    8340:	60a2      	str	r2, [r4, #8]
    8342:	6023      	str	r3, [r4, #0]
    8344:	f47f af7a 	bne.w	823c <__sfvwrite_r+0x14c>
    8348:	9803      	ldr	r0, [sp, #12]
    834a:	4621      	mov	r1, r4
    834c:	f7ff fbfc 	bl	7b48 <_fflush_r>
    8350:	bb08      	cbnz	r0, 8396 <__sfvwrite_r+0x2a6>
    8352:	46dc      	mov	ip, fp
    8354:	e772      	b.n	823c <__sfvwrite_r+0x14c>
    8356:	4648      	mov	r0, r9
    8358:	210a      	movs	r1, #10
    835a:	463a      	mov	r2, r7
    835c:	f000 fc94 	bl	8c88 <memchr>
    8360:	2800      	cmp	r0, #0
    8362:	d04b      	beq.n	83fc <__sfvwrite_r+0x30c>
    8364:	f100 0b01 	add.w	fp, r0, #1
    8368:	f04f 0c01 	mov.w	ip, #1
    836c:	ebc9 0b0b 	rsb	fp, r9, fp
    8370:	e73c      	b.n	81ec <__sfvwrite_r+0xfc>
    8372:	4649      	mov	r1, r9
    8374:	4632      	mov	r2, r6
    8376:	f8cd c004 	str.w	ip, [sp, #4]
    837a:	f000 fcbf 	bl	8cfc <memmove>
    837e:	6823      	ldr	r3, [r4, #0]
    8380:	4621      	mov	r1, r4
    8382:	9803      	ldr	r0, [sp, #12]
    8384:	199b      	adds	r3, r3, r6
    8386:	6023      	str	r3, [r4, #0]
    8388:	f7ff fbde 	bl	7b48 <_fflush_r>
    838c:	f8dd c004 	ldr.w	ip, [sp, #4]
    8390:	2800      	cmp	r0, #0
    8392:	f43f af4f 	beq.w	8234 <__sfvwrite_r+0x144>
    8396:	89a3      	ldrh	r3, [r4, #12]
    8398:	f04f 30ff 	mov.w	r0, #4294967295
    839c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    83a0:	81a3      	strh	r3, [r4, #12]
    83a2:	e714      	b.n	81ce <__sfvwrite_r+0xde>
    83a4:	4632      	mov	r2, r6
    83a6:	4651      	mov	r1, sl
    83a8:	f000 fca8 	bl	8cfc <memmove>
    83ac:	68a2      	ldr	r2, [r4, #8]
    83ae:	6823      	ldr	r3, [r4, #0]
    83b0:	4637      	mov	r7, r6
    83b2:	1b92      	subs	r2, r2, r6
    83b4:	46b1      	mov	r9, r6
    83b6:	199b      	adds	r3, r3, r6
    83b8:	60a2      	str	r2, [r4, #8]
    83ba:	6023      	str	r3, [r4, #0]
    83bc:	e6d7      	b.n	816e <__sfvwrite_r+0x7e>
    83be:	4651      	mov	r1, sl
    83c0:	463a      	mov	r2, r7
    83c2:	f000 fc9b 	bl	8cfc <memmove>
    83c6:	6823      	ldr	r3, [r4, #0]
    83c8:	9803      	ldr	r0, [sp, #12]
    83ca:	4621      	mov	r1, r4
    83cc:	19db      	adds	r3, r3, r7
    83ce:	6023      	str	r3, [r4, #0]
    83d0:	f7ff fbba 	bl	7b48 <_fflush_r>
    83d4:	2800      	cmp	r0, #0
    83d6:	f43f aeca 	beq.w	816e <__sfvwrite_r+0x7e>
    83da:	e7dc      	b.n	8396 <__sfvwrite_r+0x2a6>
    83dc:	9803      	ldr	r0, [sp, #12]
    83de:	9302      	str	r3, [sp, #8]
    83e0:	f001 f998 	bl	9714 <_realloc_r>
    83e4:	9b02      	ldr	r3, [sp, #8]
    83e6:	4684      	mov	ip, r0
    83e8:	2800      	cmp	r0, #0
    83ea:	d18c      	bne.n	8306 <__sfvwrite_r+0x216>
    83ec:	6921      	ldr	r1, [r4, #16]
    83ee:	9803      	ldr	r0, [sp, #12]
    83f0:	f7ff fd9e 	bl	7f30 <_free_r>
    83f4:	9903      	ldr	r1, [sp, #12]
    83f6:	230c      	movs	r3, #12
    83f8:	600b      	str	r3, [r1, #0]
    83fa:	e7cc      	b.n	8396 <__sfvwrite_r+0x2a6>
    83fc:	f107 0b01 	add.w	fp, r7, #1
    8400:	f04f 0c01 	mov.w	ip, #1
    8404:	e6f2      	b.n	81ec <__sfvwrite_r+0xfc>
    8406:	9903      	ldr	r1, [sp, #12]
    8408:	2209      	movs	r2, #9
    840a:	89a3      	ldrh	r3, [r4, #12]
    840c:	f04f 30ff 	mov.w	r0, #4294967295
    8410:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    8414:	600a      	str	r2, [r1, #0]
    8416:	81a3      	strh	r3, [r4, #12]
    8418:	e6d9      	b.n	81ce <__sfvwrite_r+0xde>
    841a:	9a03      	ldr	r2, [sp, #12]
    841c:	230c      	movs	r3, #12
    841e:	6013      	str	r3, [r2, #0]
    8420:	e7b9      	b.n	8396 <__sfvwrite_r+0x2a6>
    8422:	bf00      	nop

00008424 <_fwalk_reent>:
    8424:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
    8428:	4607      	mov	r7, r0
    842a:	468a      	mov	sl, r1
    842c:	f7ff fc48 	bl	7cc0 <__sfp_lock_acquire>
    8430:	f117 06d8 	adds.w	r6, r7, #216	; 0xd8
    8434:	bf08      	it	eq
    8436:	46b0      	moveq	r8, r6
    8438:	d018      	beq.n	846c <_fwalk_reent+0x48>
    843a:	f04f 0800 	mov.w	r8, #0
    843e:	6875      	ldr	r5, [r6, #4]
    8440:	68b4      	ldr	r4, [r6, #8]
    8442:	3d01      	subs	r5, #1
    8444:	d40f      	bmi.n	8466 <_fwalk_reent+0x42>
    8446:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    844a:	b14b      	cbz	r3, 8460 <_fwalk_reent+0x3c>
    844c:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
    8450:	4621      	mov	r1, r4
    8452:	4638      	mov	r0, r7
    8454:	f1b3 3fff 	cmp.w	r3, #4294967295
    8458:	d002      	beq.n	8460 <_fwalk_reent+0x3c>
    845a:	47d0      	blx	sl
    845c:	ea48 0800 	orr.w	r8, r8, r0
    8460:	3468      	adds	r4, #104	; 0x68
    8462:	3d01      	subs	r5, #1
    8464:	d5ef      	bpl.n	8446 <_fwalk_reent+0x22>
    8466:	6836      	ldr	r6, [r6, #0]
    8468:	2e00      	cmp	r6, #0
    846a:	d1e8      	bne.n	843e <_fwalk_reent+0x1a>
    846c:	f7ff fc2a 	bl	7cc4 <__sfp_lock_release>
    8470:	4640      	mov	r0, r8
    8472:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
    8476:	bf00      	nop

00008478 <_fwalk>:
    8478:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    847c:	4606      	mov	r6, r0
    847e:	4688      	mov	r8, r1
    8480:	f7ff fc1e 	bl	7cc0 <__sfp_lock_acquire>
    8484:	36d8      	adds	r6, #216	; 0xd8
    8486:	bf08      	it	eq
    8488:	4637      	moveq	r7, r6
    848a:	d015      	beq.n	84b8 <_fwalk+0x40>
    848c:	2700      	movs	r7, #0
    848e:	6875      	ldr	r5, [r6, #4]
    8490:	68b4      	ldr	r4, [r6, #8]
    8492:	3d01      	subs	r5, #1
    8494:	d40d      	bmi.n	84b2 <_fwalk+0x3a>
    8496:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    849a:	b13b      	cbz	r3, 84ac <_fwalk+0x34>
    849c:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
    84a0:	4620      	mov	r0, r4
    84a2:	f1b3 3fff 	cmp.w	r3, #4294967295
    84a6:	d001      	beq.n	84ac <_fwalk+0x34>
    84a8:	47c0      	blx	r8
    84aa:	4307      	orrs	r7, r0
    84ac:	3468      	adds	r4, #104	; 0x68
    84ae:	3d01      	subs	r5, #1
    84b0:	d5f1      	bpl.n	8496 <_fwalk+0x1e>
    84b2:	6836      	ldr	r6, [r6, #0]
    84b4:	2e00      	cmp	r6, #0
    84b6:	d1ea      	bne.n	848e <_fwalk+0x16>
    84b8:	f7ff fc04 	bl	7cc4 <__sfp_lock_release>
    84bc:	4638      	mov	r0, r7
    84be:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    84c2:	bf00      	nop

000084c4 <iswspace>:
    84c4:	28ff      	cmp	r0, #255	; 0xff
    84c6:	d809      	bhi.n	84dc <iswspace+0x18>
    84c8:	f240 1324 	movw	r3, #292	; 0x124
    84cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    84d0:	681b      	ldr	r3, [r3, #0]
    84d2:	18c0      	adds	r0, r0, r3
    84d4:	7840      	ldrb	r0, [r0, #1]
    84d6:	f000 0008 	and.w	r0, r0, #8
    84da:	4770      	bx	lr
    84dc:	2000      	movs	r0, #0
    84de:	4770      	bx	lr

000084e0 <__locale_charset>:
    84e0:	f24d 7354 	movw	r3, #55124	; 0xd754
    84e4:	f2c0 0300 	movt	r3, #0
    84e8:	6818      	ldr	r0, [r3, #0]
    84ea:	4770      	bx	lr

000084ec <_localeconv_r>:
    84ec:	4800      	ldr	r0, [pc, #0]	; (84f0 <_localeconv_r+0x4>)
    84ee:	4770      	bx	lr
    84f0:	0000d758 	.word	0x0000d758

000084f4 <localeconv>:
    84f4:	4800      	ldr	r0, [pc, #0]	; (84f8 <localeconv+0x4>)
    84f6:	4770      	bx	lr
    84f8:	0000d758 	.word	0x0000d758

000084fc <_setlocale_r>:
    84fc:	b570      	push	{r4, r5, r6, lr}
    84fe:	4605      	mov	r5, r0
    8500:	460e      	mov	r6, r1
    8502:	4614      	mov	r4, r2
    8504:	b172      	cbz	r2, 8524 <_setlocale_r+0x28>
    8506:	f24d 512c 	movw	r1, #54572	; 0xd52c
    850a:	4610      	mov	r0, r2
    850c:	f2c0 0100 	movt	r1, #0
    8510:	f001 fb96 	bl	9c40 <strcmp>
    8514:	b958      	cbnz	r0, 852e <_setlocale_r+0x32>
    8516:	f24d 502c 	movw	r0, #54572	; 0xd52c
    851a:	622c      	str	r4, [r5, #32]
    851c:	f2c0 0000 	movt	r0, #0
    8520:	61ee      	str	r6, [r5, #28]
    8522:	bd70      	pop	{r4, r5, r6, pc}
    8524:	f24d 502c 	movw	r0, #54572	; 0xd52c
    8528:	f2c0 0000 	movt	r0, #0
    852c:	bd70      	pop	{r4, r5, r6, pc}
    852e:	f24d 410c 	movw	r1, #54284	; 0xd40c
    8532:	4620      	mov	r0, r4
    8534:	f2c0 0100 	movt	r1, #0
    8538:	f001 fb82 	bl	9c40 <strcmp>
    853c:	2800      	cmp	r0, #0
    853e:	d0ea      	beq.n	8516 <_setlocale_r+0x1a>
    8540:	2000      	movs	r0, #0
    8542:	bd70      	pop	{r4, r5, r6, pc}

00008544 <setlocale>:
    8544:	f240 032c 	movw	r3, #44	; 0x2c
    8548:	460a      	mov	r2, r1
    854a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    854e:	4601      	mov	r1, r0
    8550:	6818      	ldr	r0, [r3, #0]
    8552:	e7d3      	b.n	84fc <_setlocale_r>

00008554 <__smakebuf_r>:
    8554:	898b      	ldrh	r3, [r1, #12]
    8556:	b5f0      	push	{r4, r5, r6, r7, lr}
    8558:	460c      	mov	r4, r1
    855a:	b29a      	uxth	r2, r3
    855c:	b091      	sub	sp, #68	; 0x44
    855e:	f012 0f02 	tst.w	r2, #2
    8562:	4605      	mov	r5, r0
    8564:	d141      	bne.n	85ea <__smakebuf_r+0x96>
    8566:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    856a:	2900      	cmp	r1, #0
    856c:	db18      	blt.n	85a0 <__smakebuf_r+0x4c>
    856e:	aa01      	add	r2, sp, #4
    8570:	f003 f84a 	bl	b608 <_fstat_r>
    8574:	2800      	cmp	r0, #0
    8576:	db11      	blt.n	859c <__smakebuf_r+0x48>
    8578:	9b02      	ldr	r3, [sp, #8]
    857a:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
    857e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
    8582:	bf14      	ite	ne
    8584:	2700      	movne	r7, #0
    8586:	2701      	moveq	r7, #1
    8588:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
    858c:	d040      	beq.n	8610 <__smakebuf_r+0xbc>
    858e:	89a3      	ldrh	r3, [r4, #12]
    8590:	f44f 6680 	mov.w	r6, #1024	; 0x400
    8594:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
    8598:	81a3      	strh	r3, [r4, #12]
    859a:	e00b      	b.n	85b4 <__smakebuf_r+0x60>
    859c:	89a3      	ldrh	r3, [r4, #12]
    859e:	b29a      	uxth	r2, r3
    85a0:	f012 0f80 	tst.w	r2, #128	; 0x80
    85a4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
    85a8:	bf0c      	ite	eq
    85aa:	f44f 6680 	moveq.w	r6, #1024	; 0x400
    85ae:	2640      	movne	r6, #64	; 0x40
    85b0:	2700      	movs	r7, #0
    85b2:	81a3      	strh	r3, [r4, #12]
    85b4:	4628      	mov	r0, r5
    85b6:	4631      	mov	r1, r6
    85b8:	f000 f84a 	bl	8650 <_malloc_r>
    85bc:	b170      	cbz	r0, 85dc <__smakebuf_r+0x88>
    85be:	89a1      	ldrh	r1, [r4, #12]
    85c0:	f647 5209 	movw	r2, #32009	; 0x7d09
    85c4:	f2c0 0200 	movt	r2, #0
    85c8:	6120      	str	r0, [r4, #16]
    85ca:	f041 0180 	orr.w	r1, r1, #128	; 0x80
    85ce:	6166      	str	r6, [r4, #20]
    85d0:	62aa      	str	r2, [r5, #40]	; 0x28
    85d2:	81a1      	strh	r1, [r4, #12]
    85d4:	6020      	str	r0, [r4, #0]
    85d6:	b97f      	cbnz	r7, 85f8 <__smakebuf_r+0xa4>
    85d8:	b011      	add	sp, #68	; 0x44
    85da:	bdf0      	pop	{r4, r5, r6, r7, pc}
    85dc:	89a3      	ldrh	r3, [r4, #12]
    85de:	f413 7f00 	tst.w	r3, #512	; 0x200
    85e2:	d1f9      	bne.n	85d8 <__smakebuf_r+0x84>
    85e4:	f043 0302 	orr.w	r3, r3, #2
    85e8:	81a3      	strh	r3, [r4, #12]
    85ea:	f104 0347 	add.w	r3, r4, #71	; 0x47
    85ee:	6123      	str	r3, [r4, #16]
    85f0:	6023      	str	r3, [r4, #0]
    85f2:	2301      	movs	r3, #1
    85f4:	6163      	str	r3, [r4, #20]
    85f6:	e7ef      	b.n	85d8 <__smakebuf_r+0x84>
    85f8:	4628      	mov	r0, r5
    85fa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
    85fe:	f003 fbcb 	bl	bd98 <_isatty_r>
    8602:	2800      	cmp	r0, #0
    8604:	d0e8      	beq.n	85d8 <__smakebuf_r+0x84>
    8606:	89a3      	ldrh	r3, [r4, #12]
    8608:	f043 0301 	orr.w	r3, r3, #1
    860c:	81a3      	strh	r3, [r4, #12]
    860e:	e7e3      	b.n	85d8 <__smakebuf_r+0x84>
    8610:	f649 33b9 	movw	r3, #39865	; 0x9bb9
    8614:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
    8616:	f2c0 0300 	movt	r3, #0
    861a:	429a      	cmp	r2, r3
    861c:	d1b7      	bne.n	858e <__smakebuf_r+0x3a>
    861e:	89a2      	ldrh	r2, [r4, #12]
    8620:	f44f 6380 	mov.w	r3, #1024	; 0x400
    8624:	461e      	mov	r6, r3
    8626:	6523      	str	r3, [r4, #80]	; 0x50
    8628:	ea42 0303 	orr.w	r3, r2, r3
    862c:	81a3      	strh	r3, [r4, #12]
    862e:	e7c1      	b.n	85b4 <__smakebuf_r+0x60>

00008630 <free>:
    8630:	f240 032c 	movw	r3, #44	; 0x2c
    8634:	4601      	mov	r1, r0
    8636:	f2c2 0300 	movt	r3, #8192	; 0x2000
    863a:	6818      	ldr	r0, [r3, #0]
    863c:	f7ff bc78 	b.w	7f30 <_free_r>

00008640 <malloc>:
    8640:	f240 032c 	movw	r3, #44	; 0x2c
    8644:	4601      	mov	r1, r0
    8646:	f2c2 0300 	movt	r3, #8192	; 0x2000
    864a:	6818      	ldr	r0, [r3, #0]
    864c:	f000 b800 	b.w	8650 <_malloc_r>

00008650 <_malloc_r>:
    8650:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    8654:	f101 040b 	add.w	r4, r1, #11
    8658:	2c16      	cmp	r4, #22
    865a:	b083      	sub	sp, #12
    865c:	4606      	mov	r6, r0
    865e:	d82f      	bhi.n	86c0 <_malloc_r+0x70>
    8660:	2300      	movs	r3, #0
    8662:	2410      	movs	r4, #16
    8664:	428c      	cmp	r4, r1
    8666:	bf2c      	ite	cs
    8668:	4619      	movcs	r1, r3
    866a:	f043 0101 	orrcc.w	r1, r3, #1
    866e:	2900      	cmp	r1, #0
    8670:	d130      	bne.n	86d4 <_malloc_r+0x84>
    8672:	4630      	mov	r0, r6
    8674:	f000 fb9e 	bl	8db4 <__malloc_lock>
    8678:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
    867c:	d22e      	bcs.n	86dc <_malloc_r+0x8c>
    867e:	ea4f 0ed4 	mov.w	lr, r4, lsr #3
    8682:	f240 1538 	movw	r5, #312	; 0x138
    8686:	f2c2 0500 	movt	r5, #8192	; 0x2000
    868a:	eb05 02ce 	add.w	r2, r5, lr, lsl #3
    868e:	68d3      	ldr	r3, [r2, #12]
    8690:	4293      	cmp	r3, r2
    8692:	f000 8206 	beq.w	8aa2 <_malloc_r+0x452>
    8696:	685a      	ldr	r2, [r3, #4]
    8698:	f103 0508 	add.w	r5, r3, #8
    869c:	68d9      	ldr	r1, [r3, #12]
    869e:	4630      	mov	r0, r6
    86a0:	f022 0c03 	bic.w	ip, r2, #3
    86a4:	689a      	ldr	r2, [r3, #8]
    86a6:	4463      	add	r3, ip
    86a8:	685c      	ldr	r4, [r3, #4]
    86aa:	608a      	str	r2, [r1, #8]
    86ac:	f044 0401 	orr.w	r4, r4, #1
    86b0:	60d1      	str	r1, [r2, #12]
    86b2:	605c      	str	r4, [r3, #4]
    86b4:	f000 fb80 	bl	8db8 <__malloc_unlock>
    86b8:	4628      	mov	r0, r5
    86ba:	b003      	add	sp, #12
    86bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    86c0:	f024 0407 	bic.w	r4, r4, #7
    86c4:	0fe3      	lsrs	r3, r4, #31
    86c6:	428c      	cmp	r4, r1
    86c8:	bf2c      	ite	cs
    86ca:	4619      	movcs	r1, r3
    86cc:	f043 0101 	orrcc.w	r1, r3, #1
    86d0:	2900      	cmp	r1, #0
    86d2:	d0ce      	beq.n	8672 <_malloc_r+0x22>
    86d4:	230c      	movs	r3, #12
    86d6:	2500      	movs	r5, #0
    86d8:	6033      	str	r3, [r6, #0]
    86da:	e7ed      	b.n	86b8 <_malloc_r+0x68>
    86dc:	ea5f 2e54 	movs.w	lr, r4, lsr #9
    86e0:	bf04      	itt	eq
    86e2:	ea4f 0ed4 	moveq.w	lr, r4, lsr #3
    86e6:	ea4f 00ce 	moveq.w	r0, lr, lsl #3
    86ea:	f040 8090 	bne.w	880e <_malloc_r+0x1be>
    86ee:	f240 1538 	movw	r5, #312	; 0x138
    86f2:	f2c2 0500 	movt	r5, #8192	; 0x2000
    86f6:	1828      	adds	r0, r5, r0
    86f8:	68c3      	ldr	r3, [r0, #12]
    86fa:	4298      	cmp	r0, r3
    86fc:	d106      	bne.n	870c <_malloc_r+0xbc>
    86fe:	e00d      	b.n	871c <_malloc_r+0xcc>
    8700:	2a00      	cmp	r2, #0
    8702:	f280 816f 	bge.w	89e4 <_malloc_r+0x394>
    8706:	68db      	ldr	r3, [r3, #12]
    8708:	4298      	cmp	r0, r3
    870a:	d007      	beq.n	871c <_malloc_r+0xcc>
    870c:	6859      	ldr	r1, [r3, #4]
    870e:	f021 0103 	bic.w	r1, r1, #3
    8712:	1b0a      	subs	r2, r1, r4
    8714:	2a0f      	cmp	r2, #15
    8716:	ddf3      	ble.n	8700 <_malloc_r+0xb0>
    8718:	f10e 3eff 	add.w	lr, lr, #4294967295
    871c:	f10e 0e01 	add.w	lr, lr, #1
    8720:	f240 1738 	movw	r7, #312	; 0x138
    8724:	f2c2 0700 	movt	r7, #8192	; 0x2000
    8728:	f107 0108 	add.w	r1, r7, #8
    872c:	688b      	ldr	r3, [r1, #8]
    872e:	4299      	cmp	r1, r3
    8730:	bf08      	it	eq
    8732:	687a      	ldreq	r2, [r7, #4]
    8734:	d026      	beq.n	8784 <_malloc_r+0x134>
    8736:	685a      	ldr	r2, [r3, #4]
    8738:	f022 0c03 	bic.w	ip, r2, #3
    873c:	ebc4 020c 	rsb	r2, r4, ip
    8740:	2a0f      	cmp	r2, #15
    8742:	f300 8194 	bgt.w	8a6e <_malloc_r+0x41e>
    8746:	2a00      	cmp	r2, #0
    8748:	60c9      	str	r1, [r1, #12]
    874a:	6089      	str	r1, [r1, #8]
    874c:	f280 8099 	bge.w	8882 <_malloc_r+0x232>
    8750:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
    8754:	f080 8165 	bcs.w	8a22 <_malloc_r+0x3d2>
    8758:	ea4f 0cdc 	mov.w	ip, ip, lsr #3
    875c:	f04f 0a01 	mov.w	sl, #1
    8760:	687a      	ldr	r2, [r7, #4]
    8762:	eb07 00cc 	add.w	r0, r7, ip, lsl #3
    8766:	ea4f 0cac 	mov.w	ip, ip, asr #2
    876a:	fa0a fc0c 	lsl.w	ip, sl, ip
    876e:	60d8      	str	r0, [r3, #12]
    8770:	f8d0 8008 	ldr.w	r8, [r0, #8]
    8774:	ea4c 0202 	orr.w	r2, ip, r2
    8778:	607a      	str	r2, [r7, #4]
    877a:	f8c3 8008 	str.w	r8, [r3, #8]
    877e:	f8c8 300c 	str.w	r3, [r8, #12]
    8782:	6083      	str	r3, [r0, #8]
    8784:	f04f 0c01 	mov.w	ip, #1
    8788:	ea4f 03ae 	mov.w	r3, lr, asr #2
    878c:	fa0c fc03 	lsl.w	ip, ip, r3
    8790:	4594      	cmp	ip, r2
    8792:	f200 8082 	bhi.w	889a <_malloc_r+0x24a>
    8796:	ea12 0f0c 	tst.w	r2, ip
    879a:	d108      	bne.n	87ae <_malloc_r+0x15e>
    879c:	f02e 0e03 	bic.w	lr, lr, #3
    87a0:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
    87a4:	f10e 0e04 	add.w	lr, lr, #4
    87a8:	ea12 0f0c 	tst.w	r2, ip
    87ac:	d0f8      	beq.n	87a0 <_malloc_r+0x150>
    87ae:	eb07 09ce 	add.w	r9, r7, lr, lsl #3
    87b2:	46f2      	mov	sl, lr
    87b4:	46c8      	mov	r8, r9
    87b6:	f8d8 300c 	ldr.w	r3, [r8, #12]
    87ba:	4598      	cmp	r8, r3
    87bc:	d107      	bne.n	87ce <_malloc_r+0x17e>
    87be:	e168      	b.n	8a92 <_malloc_r+0x442>
    87c0:	2a00      	cmp	r2, #0
    87c2:	f280 8178 	bge.w	8ab6 <_malloc_r+0x466>
    87c6:	68db      	ldr	r3, [r3, #12]
    87c8:	4598      	cmp	r8, r3
    87ca:	f000 8162 	beq.w	8a92 <_malloc_r+0x442>
    87ce:	6858      	ldr	r0, [r3, #4]
    87d0:	f020 0003 	bic.w	r0, r0, #3
    87d4:	1b02      	subs	r2, r0, r4
    87d6:	2a0f      	cmp	r2, #15
    87d8:	ddf2      	ble.n	87c0 <_malloc_r+0x170>
    87da:	461d      	mov	r5, r3
    87dc:	191f      	adds	r7, r3, r4
    87de:	f8d3 c00c 	ldr.w	ip, [r3, #12]
    87e2:	f044 0e01 	orr.w	lr, r4, #1
    87e6:	f855 4f08 	ldr.w	r4, [r5, #8]!
    87ea:	4630      	mov	r0, r6
    87ec:	50ba      	str	r2, [r7, r2]
    87ee:	f042 0201 	orr.w	r2, r2, #1
    87f2:	f8c3 e004 	str.w	lr, [r3, #4]
    87f6:	f8cc 4008 	str.w	r4, [ip, #8]
    87fa:	f8c4 c00c 	str.w	ip, [r4, #12]
    87fe:	608f      	str	r7, [r1, #8]
    8800:	60cf      	str	r7, [r1, #12]
    8802:	607a      	str	r2, [r7, #4]
    8804:	60b9      	str	r1, [r7, #8]
    8806:	60f9      	str	r1, [r7, #12]
    8808:	f000 fad6 	bl	8db8 <__malloc_unlock>
    880c:	e754      	b.n	86b8 <_malloc_r+0x68>
    880e:	f1be 0f04 	cmp.w	lr, #4
    8812:	bf9e      	ittt	ls
    8814:	ea4f 1e94 	movls.w	lr, r4, lsr #6
    8818:	f10e 0e38 	addls.w	lr, lr, #56	; 0x38
    881c:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    8820:	f67f af65 	bls.w	86ee <_malloc_r+0x9e>
    8824:	f1be 0f14 	cmp.w	lr, #20
    8828:	bf9c      	itt	ls
    882a:	f10e 0e5b 	addls.w	lr, lr, #91	; 0x5b
    882e:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    8832:	f67f af5c 	bls.w	86ee <_malloc_r+0x9e>
    8836:	f1be 0f54 	cmp.w	lr, #84	; 0x54
    883a:	bf9e      	ittt	ls
    883c:	ea4f 3e14 	movls.w	lr, r4, lsr #12
    8840:	f10e 0e6e 	addls.w	lr, lr, #110	; 0x6e
    8844:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    8848:	f67f af51 	bls.w	86ee <_malloc_r+0x9e>
    884c:	f5be 7faa 	cmp.w	lr, #340	; 0x154
    8850:	bf9e      	ittt	ls
    8852:	ea4f 3ed4 	movls.w	lr, r4, lsr #15
    8856:	f10e 0e77 	addls.w	lr, lr, #119	; 0x77
    885a:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    885e:	f67f af46 	bls.w	86ee <_malloc_r+0x9e>
    8862:	f240 5354 	movw	r3, #1364	; 0x554
    8866:	459e      	cmp	lr, r3
    8868:	bf95      	itete	ls
    886a:	ea4f 4e94 	movls.w	lr, r4, lsr #18
    886e:	f44f 707c 	movhi.w	r0, #1008	; 0x3f0
    8872:	f10e 0e7c 	addls.w	lr, lr, #124	; 0x7c
    8876:	f04f 0e7e 	movhi.w	lr, #126	; 0x7e
    887a:	bf98      	it	ls
    887c:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    8880:	e735      	b.n	86ee <_malloc_r+0x9e>
    8882:	eb03 020c 	add.w	r2, r3, ip
    8886:	f103 0508 	add.w	r5, r3, #8
    888a:	4630      	mov	r0, r6
    888c:	6853      	ldr	r3, [r2, #4]
    888e:	f043 0301 	orr.w	r3, r3, #1
    8892:	6053      	str	r3, [r2, #4]
    8894:	f000 fa90 	bl	8db8 <__malloc_unlock>
    8898:	e70e      	b.n	86b8 <_malloc_r+0x68>
    889a:	f8d7 8008 	ldr.w	r8, [r7, #8]
    889e:	f8d8 3004 	ldr.w	r3, [r8, #4]
    88a2:	f023 0903 	bic.w	r9, r3, #3
    88a6:	ebc4 0209 	rsb	r2, r4, r9
    88aa:	454c      	cmp	r4, r9
    88ac:	bf94      	ite	ls
    88ae:	2300      	movls	r3, #0
    88b0:	2301      	movhi	r3, #1
    88b2:	2a0f      	cmp	r2, #15
    88b4:	bfd8      	it	le
    88b6:	f043 0301 	orrle.w	r3, r3, #1
    88ba:	2b00      	cmp	r3, #0
    88bc:	f000 80a1 	beq.w	8a02 <_malloc_r+0x3b2>
    88c0:	f240 5b8c 	movw	fp, #1420	; 0x58c
    88c4:	f8d5 2408 	ldr.w	r2, [r5, #1032]	; 0x408
    88c8:	f2c2 0b00 	movt	fp, #8192	; 0x2000
    88cc:	f8db 3000 	ldr.w	r3, [fp]
    88d0:	3310      	adds	r3, #16
    88d2:	191b      	adds	r3, r3, r4
    88d4:	f1b2 3fff 	cmp.w	r2, #4294967295
    88d8:	d006      	beq.n	88e8 <_malloc_r+0x298>
    88da:	f503 637e 	add.w	r3, r3, #4064	; 0xfe0
    88de:	331f      	adds	r3, #31
    88e0:	f423 637e 	bic.w	r3, r3, #4064	; 0xfe0
    88e4:	f023 031f 	bic.w	r3, r3, #31
    88e8:	4619      	mov	r1, r3
    88ea:	4630      	mov	r0, r6
    88ec:	9301      	str	r3, [sp, #4]
    88ee:	f001 f90b 	bl	9b08 <_sbrk_r>
    88f2:	9b01      	ldr	r3, [sp, #4]
    88f4:	f1b0 3fff 	cmp.w	r0, #4294967295
    88f8:	4682      	mov	sl, r0
    88fa:	f000 80f4 	beq.w	8ae6 <_malloc_r+0x496>
    88fe:	eb08 0109 	add.w	r1, r8, r9
    8902:	4281      	cmp	r1, r0
    8904:	f200 80ec 	bhi.w	8ae0 <_malloc_r+0x490>
    8908:	f8db 2004 	ldr.w	r2, [fp, #4]
    890c:	189a      	adds	r2, r3, r2
    890e:	4551      	cmp	r1, sl
    8910:	f8cb 2004 	str.w	r2, [fp, #4]
    8914:	f000 8145 	beq.w	8ba2 <_malloc_r+0x552>
    8918:	f8d5 5408 	ldr.w	r5, [r5, #1032]	; 0x408
    891c:	f240 1038 	movw	r0, #312	; 0x138
    8920:	f2c2 0000 	movt	r0, #8192	; 0x2000
    8924:	f1b5 3fff 	cmp.w	r5, #4294967295
    8928:	bf08      	it	eq
    892a:	f8c0 a408 	streq.w	sl, [r0, #1032]	; 0x408
    892e:	d003      	beq.n	8938 <_malloc_r+0x2e8>
    8930:	4452      	add	r2, sl
    8932:	1a51      	subs	r1, r2, r1
    8934:	f8cb 1004 	str.w	r1, [fp, #4]
    8938:	f01a 0507 	ands.w	r5, sl, #7
    893c:	4630      	mov	r0, r6
    893e:	bf17      	itett	ne
    8940:	f1c5 0508 	rsbne	r5, r5, #8
    8944:	f44f 5580 	moveq.w	r5, #4096	; 0x1000
    8948:	44aa      	addne	sl, r5
    894a:	f505 5580 	addne.w	r5, r5, #4096	; 0x1000
    894e:	4453      	add	r3, sl
    8950:	051b      	lsls	r3, r3, #20
    8952:	0d1b      	lsrs	r3, r3, #20
    8954:	1aed      	subs	r5, r5, r3
    8956:	4629      	mov	r1, r5
    8958:	f001 f8d6 	bl	9b08 <_sbrk_r>
    895c:	f1b0 3fff 	cmp.w	r0, #4294967295
    8960:	f000 812c 	beq.w	8bbc <_malloc_r+0x56c>
    8964:	ebca 0100 	rsb	r1, sl, r0
    8968:	1949      	adds	r1, r1, r5
    896a:	f041 0101 	orr.w	r1, r1, #1
    896e:	f8db 2004 	ldr.w	r2, [fp, #4]
    8972:	f240 538c 	movw	r3, #1420	; 0x58c
    8976:	f8c7 a008 	str.w	sl, [r7, #8]
    897a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    897e:	18aa      	adds	r2, r5, r2
    8980:	45b8      	cmp	r8, r7
    8982:	f8cb 2004 	str.w	r2, [fp, #4]
    8986:	f8ca 1004 	str.w	r1, [sl, #4]
    898a:	d017      	beq.n	89bc <_malloc_r+0x36c>
    898c:	f1b9 0f0f 	cmp.w	r9, #15
    8990:	f240 80df 	bls.w	8b52 <_malloc_r+0x502>
    8994:	f1a9 010c 	sub.w	r1, r9, #12
    8998:	2505      	movs	r5, #5
    899a:	f021 0107 	bic.w	r1, r1, #7
    899e:	eb08 0001 	add.w	r0, r8, r1
    89a2:	290f      	cmp	r1, #15
    89a4:	6085      	str	r5, [r0, #8]
    89a6:	6045      	str	r5, [r0, #4]
    89a8:	f8d8 0004 	ldr.w	r0, [r8, #4]
    89ac:	f000 0001 	and.w	r0, r0, #1
    89b0:	ea41 0000 	orr.w	r0, r1, r0
    89b4:	f8c8 0004 	str.w	r0, [r8, #4]
    89b8:	f200 80ac 	bhi.w	8b14 <_malloc_r+0x4c4>
    89bc:	46d0      	mov	r8, sl
    89be:	f240 538c 	movw	r3, #1420	; 0x58c
    89c2:	f8db 102c 	ldr.w	r1, [fp, #44]	; 0x2c
    89c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    89ca:	428a      	cmp	r2, r1
    89cc:	f8db 1030 	ldr.w	r1, [fp, #48]	; 0x30
    89d0:	bf88      	it	hi
    89d2:	62da      	strhi	r2, [r3, #44]	; 0x2c
    89d4:	f240 538c 	movw	r3, #1420	; 0x58c
    89d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    89dc:	428a      	cmp	r2, r1
    89de:	bf88      	it	hi
    89e0:	631a      	strhi	r2, [r3, #48]	; 0x30
    89e2:	e082      	b.n	8aea <_malloc_r+0x49a>
    89e4:	185c      	adds	r4, r3, r1
    89e6:	689a      	ldr	r2, [r3, #8]
    89e8:	68d9      	ldr	r1, [r3, #12]
    89ea:	4630      	mov	r0, r6
    89ec:	6866      	ldr	r6, [r4, #4]
    89ee:	f103 0508 	add.w	r5, r3, #8
    89f2:	608a      	str	r2, [r1, #8]
    89f4:	f046 0301 	orr.w	r3, r6, #1
    89f8:	60d1      	str	r1, [r2, #12]
    89fa:	6063      	str	r3, [r4, #4]
    89fc:	f000 f9dc 	bl	8db8 <__malloc_unlock>
    8a00:	e65a      	b.n	86b8 <_malloc_r+0x68>
    8a02:	eb08 0304 	add.w	r3, r8, r4
    8a06:	f042 0201 	orr.w	r2, r2, #1
    8a0a:	f044 0401 	orr.w	r4, r4, #1
    8a0e:	4630      	mov	r0, r6
    8a10:	f8c8 4004 	str.w	r4, [r8, #4]
    8a14:	f108 0508 	add.w	r5, r8, #8
    8a18:	605a      	str	r2, [r3, #4]
    8a1a:	60bb      	str	r3, [r7, #8]
    8a1c:	f000 f9cc 	bl	8db8 <__malloc_unlock>
    8a20:	e64a      	b.n	86b8 <_malloc_r+0x68>
    8a22:	ea4f 225c 	mov.w	r2, ip, lsr #9
    8a26:	2a04      	cmp	r2, #4
    8a28:	d954      	bls.n	8ad4 <_malloc_r+0x484>
    8a2a:	2a14      	cmp	r2, #20
    8a2c:	f200 8089 	bhi.w	8b42 <_malloc_r+0x4f2>
    8a30:	325b      	adds	r2, #91	; 0x5b
    8a32:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    8a36:	44a8      	add	r8, r5
    8a38:	f240 1738 	movw	r7, #312	; 0x138
    8a3c:	f2c2 0700 	movt	r7, #8192	; 0x2000
    8a40:	f8d8 0008 	ldr.w	r0, [r8, #8]
    8a44:	4540      	cmp	r0, r8
    8a46:	d103      	bne.n	8a50 <_malloc_r+0x400>
    8a48:	e06f      	b.n	8b2a <_malloc_r+0x4da>
    8a4a:	6880      	ldr	r0, [r0, #8]
    8a4c:	4580      	cmp	r8, r0
    8a4e:	d004      	beq.n	8a5a <_malloc_r+0x40a>
    8a50:	6842      	ldr	r2, [r0, #4]
    8a52:	f022 0203 	bic.w	r2, r2, #3
    8a56:	4594      	cmp	ip, r2
    8a58:	d3f7      	bcc.n	8a4a <_malloc_r+0x3fa>
    8a5a:	f8d0 c00c 	ldr.w	ip, [r0, #12]
    8a5e:	f8c3 c00c 	str.w	ip, [r3, #12]
    8a62:	6098      	str	r0, [r3, #8]
    8a64:	687a      	ldr	r2, [r7, #4]
    8a66:	60c3      	str	r3, [r0, #12]
    8a68:	f8cc 3008 	str.w	r3, [ip, #8]
    8a6c:	e68a      	b.n	8784 <_malloc_r+0x134>
    8a6e:	191f      	adds	r7, r3, r4
    8a70:	4630      	mov	r0, r6
    8a72:	f044 0401 	orr.w	r4, r4, #1
    8a76:	60cf      	str	r7, [r1, #12]
    8a78:	605c      	str	r4, [r3, #4]
    8a7a:	f103 0508 	add.w	r5, r3, #8
    8a7e:	50ba      	str	r2, [r7, r2]
    8a80:	f042 0201 	orr.w	r2, r2, #1
    8a84:	608f      	str	r7, [r1, #8]
    8a86:	607a      	str	r2, [r7, #4]
    8a88:	60b9      	str	r1, [r7, #8]
    8a8a:	60f9      	str	r1, [r7, #12]
    8a8c:	f000 f994 	bl	8db8 <__malloc_unlock>
    8a90:	e612      	b.n	86b8 <_malloc_r+0x68>
    8a92:	f10a 0a01 	add.w	sl, sl, #1
    8a96:	f01a 0f03 	tst.w	sl, #3
    8a9a:	d05f      	beq.n	8b5c <_malloc_r+0x50c>
    8a9c:	f103 0808 	add.w	r8, r3, #8
    8aa0:	e689      	b.n	87b6 <_malloc_r+0x166>
    8aa2:	f103 0208 	add.w	r2, r3, #8
    8aa6:	68d3      	ldr	r3, [r2, #12]
    8aa8:	429a      	cmp	r2, r3
    8aaa:	bf08      	it	eq
    8aac:	f10e 0e02 	addeq.w	lr, lr, #2
    8ab0:	f43f ae36 	beq.w	8720 <_malloc_r+0xd0>
    8ab4:	e5ef      	b.n	8696 <_malloc_r+0x46>
    8ab6:	461d      	mov	r5, r3
    8ab8:	1819      	adds	r1, r3, r0
    8aba:	68da      	ldr	r2, [r3, #12]
    8abc:	4630      	mov	r0, r6
    8abe:	f855 3f08 	ldr.w	r3, [r5, #8]!
    8ac2:	684c      	ldr	r4, [r1, #4]
    8ac4:	6093      	str	r3, [r2, #8]
    8ac6:	f044 0401 	orr.w	r4, r4, #1
    8aca:	60da      	str	r2, [r3, #12]
    8acc:	604c      	str	r4, [r1, #4]
    8ace:	f000 f973 	bl	8db8 <__malloc_unlock>
    8ad2:	e5f1      	b.n	86b8 <_malloc_r+0x68>
    8ad4:	ea4f 129c 	mov.w	r2, ip, lsr #6
    8ad8:	3238      	adds	r2, #56	; 0x38
    8ada:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    8ade:	e7aa      	b.n	8a36 <_malloc_r+0x3e6>
    8ae0:	45b8      	cmp	r8, r7
    8ae2:	f43f af11 	beq.w	8908 <_malloc_r+0x2b8>
    8ae6:	f8d7 8008 	ldr.w	r8, [r7, #8]
    8aea:	f8d8 2004 	ldr.w	r2, [r8, #4]
    8aee:	f022 0203 	bic.w	r2, r2, #3
    8af2:	4294      	cmp	r4, r2
    8af4:	bf94      	ite	ls
    8af6:	2300      	movls	r3, #0
    8af8:	2301      	movhi	r3, #1
    8afa:	1b12      	subs	r2, r2, r4
    8afc:	2a0f      	cmp	r2, #15
    8afe:	bfd8      	it	le
    8b00:	f043 0301 	orrle.w	r3, r3, #1
    8b04:	2b00      	cmp	r3, #0
    8b06:	f43f af7c 	beq.w	8a02 <_malloc_r+0x3b2>
    8b0a:	4630      	mov	r0, r6
    8b0c:	2500      	movs	r5, #0
    8b0e:	f000 f953 	bl	8db8 <__malloc_unlock>
    8b12:	e5d1      	b.n	86b8 <_malloc_r+0x68>
    8b14:	f108 0108 	add.w	r1, r8, #8
    8b18:	4630      	mov	r0, r6
    8b1a:	9301      	str	r3, [sp, #4]
    8b1c:	f7ff fa08 	bl	7f30 <_free_r>
    8b20:	9b01      	ldr	r3, [sp, #4]
    8b22:	f8d7 8008 	ldr.w	r8, [r7, #8]
    8b26:	685a      	ldr	r2, [r3, #4]
    8b28:	e749      	b.n	89be <_malloc_r+0x36e>
    8b2a:	f04f 0a01 	mov.w	sl, #1
    8b2e:	f8d7 8004 	ldr.w	r8, [r7, #4]
    8b32:	1092      	asrs	r2, r2, #2
    8b34:	4684      	mov	ip, r0
    8b36:	fa0a f202 	lsl.w	r2, sl, r2
    8b3a:	ea48 0202 	orr.w	r2, r8, r2
    8b3e:	607a      	str	r2, [r7, #4]
    8b40:	e78d      	b.n	8a5e <_malloc_r+0x40e>
    8b42:	2a54      	cmp	r2, #84	; 0x54
    8b44:	d824      	bhi.n	8b90 <_malloc_r+0x540>
    8b46:	ea4f 321c 	mov.w	r2, ip, lsr #12
    8b4a:	326e      	adds	r2, #110	; 0x6e
    8b4c:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    8b50:	e771      	b.n	8a36 <_malloc_r+0x3e6>
    8b52:	2301      	movs	r3, #1
    8b54:	46d0      	mov	r8, sl
    8b56:	f8ca 3004 	str.w	r3, [sl, #4]
    8b5a:	e7c6      	b.n	8aea <_malloc_r+0x49a>
    8b5c:	464a      	mov	r2, r9
    8b5e:	f01e 0f03 	tst.w	lr, #3
    8b62:	4613      	mov	r3, r2
    8b64:	f10e 3eff 	add.w	lr, lr, #4294967295
    8b68:	d033      	beq.n	8bd2 <_malloc_r+0x582>
    8b6a:	f853 2908 	ldr.w	r2, [r3], #-8
    8b6e:	429a      	cmp	r2, r3
    8b70:	d0f5      	beq.n	8b5e <_malloc_r+0x50e>
    8b72:	687b      	ldr	r3, [r7, #4]
    8b74:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
    8b78:	459c      	cmp	ip, r3
    8b7a:	f63f ae8e 	bhi.w	889a <_malloc_r+0x24a>
    8b7e:	f1bc 0f00 	cmp.w	ip, #0
    8b82:	f43f ae8a 	beq.w	889a <_malloc_r+0x24a>
    8b86:	ea1c 0f03 	tst.w	ip, r3
    8b8a:	d027      	beq.n	8bdc <_malloc_r+0x58c>
    8b8c:	46d6      	mov	lr, sl
    8b8e:	e60e      	b.n	87ae <_malloc_r+0x15e>
    8b90:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
    8b94:	d815      	bhi.n	8bc2 <_malloc_r+0x572>
    8b96:	ea4f 32dc 	mov.w	r2, ip, lsr #15
    8b9a:	3277      	adds	r2, #119	; 0x77
    8b9c:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    8ba0:	e749      	b.n	8a36 <_malloc_r+0x3e6>
    8ba2:	0508      	lsls	r0, r1, #20
    8ba4:	0d00      	lsrs	r0, r0, #20
    8ba6:	2800      	cmp	r0, #0
    8ba8:	f47f aeb6 	bne.w	8918 <_malloc_r+0x2c8>
    8bac:	f8d7 8008 	ldr.w	r8, [r7, #8]
    8bb0:	444b      	add	r3, r9
    8bb2:	f043 0301 	orr.w	r3, r3, #1
    8bb6:	f8c8 3004 	str.w	r3, [r8, #4]
    8bba:	e700      	b.n	89be <_malloc_r+0x36e>
    8bbc:	2101      	movs	r1, #1
    8bbe:	2500      	movs	r5, #0
    8bc0:	e6d5      	b.n	896e <_malloc_r+0x31e>
    8bc2:	f240 5054 	movw	r0, #1364	; 0x554
    8bc6:	4282      	cmp	r2, r0
    8bc8:	d90d      	bls.n	8be6 <_malloc_r+0x596>
    8bca:	f44f 787c 	mov.w	r8, #1008	; 0x3f0
    8bce:	227e      	movs	r2, #126	; 0x7e
    8bd0:	e731      	b.n	8a36 <_malloc_r+0x3e6>
    8bd2:	687b      	ldr	r3, [r7, #4]
    8bd4:	ea23 030c 	bic.w	r3, r3, ip
    8bd8:	607b      	str	r3, [r7, #4]
    8bda:	e7cb      	b.n	8b74 <_malloc_r+0x524>
    8bdc:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
    8be0:	f10a 0a04 	add.w	sl, sl, #4
    8be4:	e7cf      	b.n	8b86 <_malloc_r+0x536>
    8be6:	ea4f 429c 	mov.w	r2, ip, lsr #18
    8bea:	327c      	adds	r2, #124	; 0x7c
    8bec:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    8bf0:	e721      	b.n	8a36 <_malloc_r+0x3e6>
    8bf2:	bf00      	nop

00008bf4 <_mbrtowc_r>:
    8bf4:	b530      	push	{r4, r5, lr}
    8bf6:	b083      	sub	sp, #12
    8bf8:	4605      	mov	r5, r0
    8bfa:	4694      	mov	ip, r2
    8bfc:	9c06      	ldr	r4, [sp, #24]
    8bfe:	b15a      	cbz	r2, 8c18 <_mbrtowc_r+0x24>
    8c00:	9400      	str	r4, [sp, #0]
    8c02:	f000 f825 	bl	8c50 <_mbtowc_r>
    8c06:	f1b0 3fff 	cmp.w	r0, #4294967295
    8c0a:	d103      	bne.n	8c14 <_mbrtowc_r+0x20>
    8c0c:	2300      	movs	r3, #0
    8c0e:	6023      	str	r3, [r4, #0]
    8c10:	238a      	movs	r3, #138	; 0x8a
    8c12:	602b      	str	r3, [r5, #0]
    8c14:	b003      	add	sp, #12
    8c16:	bd30      	pop	{r4, r5, pc}
    8c18:	f24d 420c 	movw	r2, #54284	; 0xd40c
    8c1c:	4661      	mov	r1, ip
    8c1e:	f2c0 0200 	movt	r2, #0
    8c22:	2301      	movs	r3, #1
    8c24:	9400      	str	r4, [sp, #0]
    8c26:	f000 f813 	bl	8c50 <_mbtowc_r>
    8c2a:	e7ec      	b.n	8c06 <_mbrtowc_r+0x12>

00008c2c <mbrtowc>:
    8c2c:	b530      	push	{r4, r5, lr}
    8c2e:	f240 042c 	movw	r4, #44	; 0x2c
    8c32:	b083      	sub	sp, #12
    8c34:	f2c2 0400 	movt	r4, #8192	; 0x2000
    8c38:	4605      	mov	r5, r0
    8c3a:	468e      	mov	lr, r1
    8c3c:	4694      	mov	ip, r2
    8c3e:	9300      	str	r3, [sp, #0]
    8c40:	6820      	ldr	r0, [r4, #0]
    8c42:	4629      	mov	r1, r5
    8c44:	4672      	mov	r2, lr
    8c46:	4663      	mov	r3, ip
    8c48:	f7ff ffd4 	bl	8bf4 <_mbrtowc_r>
    8c4c:	b003      	add	sp, #12
    8c4e:	bd30      	pop	{r4, r5, pc}

00008c50 <_mbtowc_r>:
    8c50:	b082      	sub	sp, #8
    8c52:	4608      	mov	r0, r1
    8c54:	b1a1      	cbz	r1, 8c80 <_mbtowc_r+0x30>
    8c56:	1e11      	subs	r1, r2, #0
    8c58:	bf18      	it	ne
    8c5a:	2101      	movne	r1, #1
    8c5c:	2b00      	cmp	r3, #0
    8c5e:	bf14      	ite	ne
    8c60:	2300      	movne	r3, #0
    8c62:	f001 0301 	andeq.w	r3, r1, #1
    8c66:	b943      	cbnz	r3, 8c7a <_mbtowc_r+0x2a>
    8c68:	b162      	cbz	r2, 8c84 <_mbtowc_r+0x34>
    8c6a:	7813      	ldrb	r3, [r2, #0]
    8c6c:	6003      	str	r3, [r0, #0]
    8c6e:	7810      	ldrb	r0, [r2, #0]
    8c70:	3800      	subs	r0, #0
    8c72:	bf18      	it	ne
    8c74:	2001      	movne	r0, #1
    8c76:	b002      	add	sp, #8
    8c78:	4770      	bx	lr
    8c7a:	f06f 0001 	mvn.w	r0, #1
    8c7e:	e7fa      	b.n	8c76 <_mbtowc_r+0x26>
    8c80:	a801      	add	r0, sp, #4
    8c82:	e7e8      	b.n	8c56 <_mbtowc_r+0x6>
    8c84:	4610      	mov	r0, r2
    8c86:	e7f6      	b.n	8c76 <_mbtowc_r+0x26>

00008c88 <memchr>:
    8c88:	f010 0f03 	tst.w	r0, #3
    8c8c:	b2c9      	uxtb	r1, r1
    8c8e:	b410      	push	{r4}
    8c90:	d010      	beq.n	8cb4 <memchr+0x2c>
    8c92:	2a00      	cmp	r2, #0
    8c94:	d02f      	beq.n	8cf6 <memchr+0x6e>
    8c96:	7803      	ldrb	r3, [r0, #0]
    8c98:	428b      	cmp	r3, r1
    8c9a:	d02a      	beq.n	8cf2 <memchr+0x6a>
    8c9c:	3a01      	subs	r2, #1
    8c9e:	e005      	b.n	8cac <memchr+0x24>
    8ca0:	2a00      	cmp	r2, #0
    8ca2:	d028      	beq.n	8cf6 <memchr+0x6e>
    8ca4:	7803      	ldrb	r3, [r0, #0]
    8ca6:	3a01      	subs	r2, #1
    8ca8:	428b      	cmp	r3, r1
    8caa:	d022      	beq.n	8cf2 <memchr+0x6a>
    8cac:	3001      	adds	r0, #1
    8cae:	f010 0f03 	tst.w	r0, #3
    8cb2:	d1f5      	bne.n	8ca0 <memchr+0x18>
    8cb4:	2a03      	cmp	r2, #3
    8cb6:	d911      	bls.n	8cdc <memchr+0x54>
    8cb8:	ea41 2401 	orr.w	r4, r1, r1, lsl #8
    8cbc:	ea44 4404 	orr.w	r4, r4, r4, lsl #16
    8cc0:	6803      	ldr	r3, [r0, #0]
    8cc2:	ea84 0303 	eor.w	r3, r4, r3
    8cc6:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
    8cca:	ea2c 0303 	bic.w	r3, ip, r3
    8cce:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
    8cd2:	d103      	bne.n	8cdc <memchr+0x54>
    8cd4:	3a04      	subs	r2, #4
    8cd6:	3004      	adds	r0, #4
    8cd8:	2a03      	cmp	r2, #3
    8cda:	d8f1      	bhi.n	8cc0 <memchr+0x38>
    8cdc:	b15a      	cbz	r2, 8cf6 <memchr+0x6e>
    8cde:	7803      	ldrb	r3, [r0, #0]
    8ce0:	428b      	cmp	r3, r1
    8ce2:	d006      	beq.n	8cf2 <memchr+0x6a>
    8ce4:	3a01      	subs	r2, #1
    8ce6:	b132      	cbz	r2, 8cf6 <memchr+0x6e>
    8ce8:	f810 3f01 	ldrb.w	r3, [r0, #1]!
    8cec:	3a01      	subs	r2, #1
    8cee:	428b      	cmp	r3, r1
    8cf0:	d1f9      	bne.n	8ce6 <memchr+0x5e>
    8cf2:	bc10      	pop	{r4}
    8cf4:	4770      	bx	lr
    8cf6:	2000      	movs	r0, #0
    8cf8:	e7fb      	b.n	8cf2 <memchr+0x6a>
    8cfa:	bf00      	nop

00008cfc <memmove>:
    8cfc:	4288      	cmp	r0, r1
    8cfe:	468c      	mov	ip, r1
    8d00:	b470      	push	{r4, r5, r6}
    8d02:	4605      	mov	r5, r0
    8d04:	4614      	mov	r4, r2
    8d06:	d90e      	bls.n	8d26 <memmove+0x2a>
    8d08:	188b      	adds	r3, r1, r2
    8d0a:	4298      	cmp	r0, r3
    8d0c:	d20b      	bcs.n	8d26 <memmove+0x2a>
    8d0e:	b142      	cbz	r2, 8d22 <memmove+0x26>
    8d10:	ebc2 0c03 	rsb	ip, r2, r3
    8d14:	4601      	mov	r1, r0
    8d16:	1e53      	subs	r3, r2, #1
    8d18:	f81c 2003 	ldrb.w	r2, [ip, r3]
    8d1c:	54ca      	strb	r2, [r1, r3]
    8d1e:	3b01      	subs	r3, #1
    8d20:	d2fa      	bcs.n	8d18 <memmove+0x1c>
    8d22:	bc70      	pop	{r4, r5, r6}
    8d24:	4770      	bx	lr
    8d26:	2a0f      	cmp	r2, #15
    8d28:	d809      	bhi.n	8d3e <memmove+0x42>
    8d2a:	2c00      	cmp	r4, #0
    8d2c:	d0f9      	beq.n	8d22 <memmove+0x26>
    8d2e:	2300      	movs	r3, #0
    8d30:	f81c 2003 	ldrb.w	r2, [ip, r3]
    8d34:	54ea      	strb	r2, [r5, r3]
    8d36:	3301      	adds	r3, #1
    8d38:	42a3      	cmp	r3, r4
    8d3a:	d1f9      	bne.n	8d30 <memmove+0x34>
    8d3c:	e7f1      	b.n	8d22 <memmove+0x26>
    8d3e:	ea41 0300 	orr.w	r3, r1, r0
    8d42:	f013 0f03 	tst.w	r3, #3
    8d46:	d1f0      	bne.n	8d2a <memmove+0x2e>
    8d48:	4694      	mov	ip, r2
    8d4a:	460c      	mov	r4, r1
    8d4c:	4603      	mov	r3, r0
    8d4e:	6825      	ldr	r5, [r4, #0]
    8d50:	f1ac 0c10 	sub.w	ip, ip, #16
    8d54:	601d      	str	r5, [r3, #0]
    8d56:	6865      	ldr	r5, [r4, #4]
    8d58:	605d      	str	r5, [r3, #4]
    8d5a:	68a5      	ldr	r5, [r4, #8]
    8d5c:	609d      	str	r5, [r3, #8]
    8d5e:	68e5      	ldr	r5, [r4, #12]
    8d60:	3410      	adds	r4, #16
    8d62:	60dd      	str	r5, [r3, #12]
    8d64:	3310      	adds	r3, #16
    8d66:	f1bc 0f0f 	cmp.w	ip, #15
    8d6a:	d8f0      	bhi.n	8d4e <memmove+0x52>
    8d6c:	3a10      	subs	r2, #16
    8d6e:	ea4f 1c12 	mov.w	ip, r2, lsr #4
    8d72:	f10c 0501 	add.w	r5, ip, #1
    8d76:	ebcc 7c0c 	rsb	ip, ip, ip, lsl #28
    8d7a:	012d      	lsls	r5, r5, #4
    8d7c:	eb02 160c 	add.w	r6, r2, ip, lsl #4
    8d80:	eb01 0c05 	add.w	ip, r1, r5
    8d84:	1945      	adds	r5, r0, r5
    8d86:	2e03      	cmp	r6, #3
    8d88:	4634      	mov	r4, r6
    8d8a:	d9ce      	bls.n	8d2a <memmove+0x2e>
    8d8c:	2300      	movs	r3, #0
    8d8e:	f85c 2003 	ldr.w	r2, [ip, r3]
    8d92:	50ea      	str	r2, [r5, r3]
    8d94:	3304      	adds	r3, #4
    8d96:	1af2      	subs	r2, r6, r3
    8d98:	2a03      	cmp	r2, #3
    8d9a:	d8f8      	bhi.n	8d8e <memmove+0x92>
    8d9c:	3e04      	subs	r6, #4
    8d9e:	08b3      	lsrs	r3, r6, #2
    8da0:	1c5a      	adds	r2, r3, #1
    8da2:	ebc3 7383 	rsb	r3, r3, r3, lsl #30
    8da6:	0092      	lsls	r2, r2, #2
    8da8:	4494      	add	ip, r2
    8daa:	eb06 0483 	add.w	r4, r6, r3, lsl #2
    8dae:	18ad      	adds	r5, r5, r2
    8db0:	e7bb      	b.n	8d2a <memmove+0x2e>
    8db2:	bf00      	nop

00008db4 <__malloc_lock>:
    8db4:	4770      	bx	lr
    8db6:	bf00      	nop

00008db8 <__malloc_unlock>:
    8db8:	4770      	bx	lr
    8dba:	bf00      	nop

00008dbc <__hi0bits>:
    8dbc:	0c02      	lsrs	r2, r0, #16
    8dbe:	4603      	mov	r3, r0
    8dc0:	0412      	lsls	r2, r2, #16
    8dc2:	b1b2      	cbz	r2, 8df2 <__hi0bits+0x36>
    8dc4:	2000      	movs	r0, #0
    8dc6:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
    8dca:	d101      	bne.n	8dd0 <__hi0bits+0x14>
    8dcc:	3008      	adds	r0, #8
    8dce:	021b      	lsls	r3, r3, #8
    8dd0:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
    8dd4:	d101      	bne.n	8dda <__hi0bits+0x1e>
    8dd6:	3004      	adds	r0, #4
    8dd8:	011b      	lsls	r3, r3, #4
    8dda:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
    8dde:	d101      	bne.n	8de4 <__hi0bits+0x28>
    8de0:	3002      	adds	r0, #2
    8de2:	009b      	lsls	r3, r3, #2
    8de4:	2b00      	cmp	r3, #0
    8de6:	db03      	blt.n	8df0 <__hi0bits+0x34>
    8de8:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
    8dec:	d004      	beq.n	8df8 <__hi0bits+0x3c>
    8dee:	3001      	adds	r0, #1
    8df0:	4770      	bx	lr
    8df2:	0403      	lsls	r3, r0, #16
    8df4:	2010      	movs	r0, #16
    8df6:	e7e6      	b.n	8dc6 <__hi0bits+0xa>
    8df8:	2020      	movs	r0, #32
    8dfa:	4770      	bx	lr

00008dfc <__lo0bits>:
    8dfc:	6803      	ldr	r3, [r0, #0]
    8dfe:	4602      	mov	r2, r0
    8e00:	f013 0007 	ands.w	r0, r3, #7
    8e04:	d009      	beq.n	8e1a <__lo0bits+0x1e>
    8e06:	f013 0f01 	tst.w	r3, #1
    8e0a:	d121      	bne.n	8e50 <__lo0bits+0x54>
    8e0c:	f013 0f02 	tst.w	r3, #2
    8e10:	d122      	bne.n	8e58 <__lo0bits+0x5c>
    8e12:	089b      	lsrs	r3, r3, #2
    8e14:	2002      	movs	r0, #2
    8e16:	6013      	str	r3, [r2, #0]
    8e18:	4770      	bx	lr
    8e1a:	b299      	uxth	r1, r3
    8e1c:	b909      	cbnz	r1, 8e22 <__lo0bits+0x26>
    8e1e:	0c1b      	lsrs	r3, r3, #16
    8e20:	2010      	movs	r0, #16
    8e22:	f013 0fff 	tst.w	r3, #255	; 0xff
    8e26:	d101      	bne.n	8e2c <__lo0bits+0x30>
    8e28:	3008      	adds	r0, #8
    8e2a:	0a1b      	lsrs	r3, r3, #8
    8e2c:	f013 0f0f 	tst.w	r3, #15
    8e30:	d101      	bne.n	8e36 <__lo0bits+0x3a>
    8e32:	3004      	adds	r0, #4
    8e34:	091b      	lsrs	r3, r3, #4
    8e36:	f013 0f03 	tst.w	r3, #3
    8e3a:	d101      	bne.n	8e40 <__lo0bits+0x44>
    8e3c:	3002      	adds	r0, #2
    8e3e:	089b      	lsrs	r3, r3, #2
    8e40:	f013 0f01 	tst.w	r3, #1
    8e44:	d102      	bne.n	8e4c <__lo0bits+0x50>
    8e46:	085b      	lsrs	r3, r3, #1
    8e48:	d004      	beq.n	8e54 <__lo0bits+0x58>
    8e4a:	3001      	adds	r0, #1
    8e4c:	6013      	str	r3, [r2, #0]
    8e4e:	4770      	bx	lr
    8e50:	2000      	movs	r0, #0
    8e52:	4770      	bx	lr
    8e54:	2020      	movs	r0, #32
    8e56:	4770      	bx	lr
    8e58:	085b      	lsrs	r3, r3, #1
    8e5a:	2001      	movs	r0, #1
    8e5c:	6013      	str	r3, [r2, #0]
    8e5e:	4770      	bx	lr

00008e60 <__mcmp>:
    8e60:	4603      	mov	r3, r0
    8e62:	690a      	ldr	r2, [r1, #16]
    8e64:	6900      	ldr	r0, [r0, #16]
    8e66:	b410      	push	{r4}
    8e68:	1a80      	subs	r0, r0, r2
    8e6a:	d111      	bne.n	8e90 <__mcmp+0x30>
    8e6c:	3204      	adds	r2, #4
    8e6e:	f103 0c14 	add.w	ip, r3, #20
    8e72:	0092      	lsls	r2, r2, #2
    8e74:	189b      	adds	r3, r3, r2
    8e76:	1889      	adds	r1, r1, r2
    8e78:	3104      	adds	r1, #4
    8e7a:	3304      	adds	r3, #4
    8e7c:	f853 4c04 	ldr.w	r4, [r3, #-4]
    8e80:	3b04      	subs	r3, #4
    8e82:	f851 2c04 	ldr.w	r2, [r1, #-4]
    8e86:	3904      	subs	r1, #4
    8e88:	4294      	cmp	r4, r2
    8e8a:	d103      	bne.n	8e94 <__mcmp+0x34>
    8e8c:	459c      	cmp	ip, r3
    8e8e:	d3f5      	bcc.n	8e7c <__mcmp+0x1c>
    8e90:	bc10      	pop	{r4}
    8e92:	4770      	bx	lr
    8e94:	bf38      	it	cc
    8e96:	f04f 30ff 	movcc.w	r0, #4294967295
    8e9a:	d3f9      	bcc.n	8e90 <__mcmp+0x30>
    8e9c:	2001      	movs	r0, #1
    8e9e:	e7f7      	b.n	8e90 <__mcmp+0x30>

00008ea0 <__ulp>:
    8ea0:	f240 0300 	movw	r3, #0
    8ea4:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
    8ea8:	ea01 0303 	and.w	r3, r1, r3
    8eac:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
    8eb0:	2b00      	cmp	r3, #0
    8eb2:	dd02      	ble.n	8eba <__ulp+0x1a>
    8eb4:	4619      	mov	r1, r3
    8eb6:	2000      	movs	r0, #0
    8eb8:	4770      	bx	lr
    8eba:	425b      	negs	r3, r3
    8ebc:	151b      	asrs	r3, r3, #20
    8ebe:	2b13      	cmp	r3, #19
    8ec0:	dd0e      	ble.n	8ee0 <__ulp+0x40>
    8ec2:	3b14      	subs	r3, #20
    8ec4:	2b1e      	cmp	r3, #30
    8ec6:	dd03      	ble.n	8ed0 <__ulp+0x30>
    8ec8:	2301      	movs	r3, #1
    8eca:	2100      	movs	r1, #0
    8ecc:	4618      	mov	r0, r3
    8ece:	4770      	bx	lr
    8ed0:	2201      	movs	r2, #1
    8ed2:	f1c3 031f 	rsb	r3, r3, #31
    8ed6:	2100      	movs	r1, #0
    8ed8:	fa12 f303 	lsls.w	r3, r2, r3
    8edc:	4618      	mov	r0, r3
    8ede:	4770      	bx	lr
    8ee0:	f44f 2200 	mov.w	r2, #524288	; 0x80000
    8ee4:	2000      	movs	r0, #0
    8ee6:	fa52 f103 	asrs.w	r1, r2, r3
    8eea:	4770      	bx	lr

00008eec <__b2d>:
    8eec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    8ef0:	6904      	ldr	r4, [r0, #16]
    8ef2:	f100 0614 	add.w	r6, r0, #20
    8ef6:	460f      	mov	r7, r1
    8ef8:	3404      	adds	r4, #4
    8efa:	f850 5024 	ldr.w	r5, [r0, r4, lsl #2]
    8efe:	eb00 0484 	add.w	r4, r0, r4, lsl #2
    8f02:	46a0      	mov	r8, r4
    8f04:	4628      	mov	r0, r5
    8f06:	f7ff ff59 	bl	8dbc <__hi0bits>
    8f0a:	280a      	cmp	r0, #10
    8f0c:	f1c0 0320 	rsb	r3, r0, #32
    8f10:	603b      	str	r3, [r7, #0]
    8f12:	dc14      	bgt.n	8f3e <__b2d+0x52>
    8f14:	42a6      	cmp	r6, r4
    8f16:	f1c0 030b 	rsb	r3, r0, #11
    8f1a:	d237      	bcs.n	8f8c <__b2d+0xa0>
    8f1c:	f854 1c04 	ldr.w	r1, [r4, #-4]
    8f20:	40d9      	lsrs	r1, r3
    8f22:	fa25 fc03 	lsr.w	ip, r5, r3
    8f26:	3015      	adds	r0, #21
    8f28:	f04c 537e 	orr.w	r3, ip, #1065353216	; 0x3f800000
    8f2c:	4085      	lsls	r5, r0
    8f2e:	f443 03e0 	orr.w	r3, r3, #7340032	; 0x700000
    8f32:	ea41 0205 	orr.w	r2, r1, r5
    8f36:	4610      	mov	r0, r2
    8f38:	4619      	mov	r1, r3
    8f3a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    8f3e:	42a6      	cmp	r6, r4
    8f40:	d320      	bcc.n	8f84 <__b2d+0x98>
    8f42:	2100      	movs	r1, #0
    8f44:	380b      	subs	r0, #11
    8f46:	bf02      	ittt	eq
    8f48:	f045 537e 	orreq.w	r3, r5, #1065353216	; 0x3f800000
    8f4c:	460a      	moveq	r2, r1
    8f4e:	f443 03e0 	orreq.w	r3, r3, #7340032	; 0x700000
    8f52:	d0f0      	beq.n	8f36 <__b2d+0x4a>
    8f54:	42b4      	cmp	r4, r6
    8f56:	f1c0 0320 	rsb	r3, r0, #32
    8f5a:	d919      	bls.n	8f90 <__b2d+0xa4>
    8f5c:	f854 4c04 	ldr.w	r4, [r4, #-4]
    8f60:	40dc      	lsrs	r4, r3
    8f62:	4085      	lsls	r5, r0
    8f64:	fa21 fc03 	lsr.w	ip, r1, r3
    8f68:	f045 557e 	orr.w	r5, r5, #1065353216	; 0x3f800000
    8f6c:	fa11 f000 	lsls.w	r0, r1, r0
    8f70:	f445 05e0 	orr.w	r5, r5, #7340032	; 0x700000
    8f74:	ea44 0200 	orr.w	r2, r4, r0
    8f78:	ea45 030c 	orr.w	r3, r5, ip
    8f7c:	4610      	mov	r0, r2
    8f7e:	4619      	mov	r1, r3
    8f80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    8f84:	f854 1c04 	ldr.w	r1, [r4, #-4]
    8f88:	3c04      	subs	r4, #4
    8f8a:	e7db      	b.n	8f44 <__b2d+0x58>
    8f8c:	2100      	movs	r1, #0
    8f8e:	e7c8      	b.n	8f22 <__b2d+0x36>
    8f90:	2400      	movs	r4, #0
    8f92:	e7e6      	b.n	8f62 <__b2d+0x76>

00008f94 <__ratio>:
    8f94:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    8f98:	b083      	sub	sp, #12
    8f9a:	460e      	mov	r6, r1
    8f9c:	a901      	add	r1, sp, #4
    8f9e:	4607      	mov	r7, r0
    8fa0:	f7ff ffa4 	bl	8eec <__b2d>
    8fa4:	460d      	mov	r5, r1
    8fa6:	4604      	mov	r4, r0
    8fa8:	4669      	mov	r1, sp
    8faa:	4630      	mov	r0, r6
    8fac:	f7ff ff9e 	bl	8eec <__b2d>
    8fb0:	f8dd c004 	ldr.w	ip, [sp, #4]
    8fb4:	46a9      	mov	r9, r5
    8fb6:	46a0      	mov	r8, r4
    8fb8:	460b      	mov	r3, r1
    8fba:	4602      	mov	r2, r0
    8fbc:	6931      	ldr	r1, [r6, #16]
    8fbe:	4616      	mov	r6, r2
    8fc0:	6938      	ldr	r0, [r7, #16]
    8fc2:	461f      	mov	r7, r3
    8fc4:	1a40      	subs	r0, r0, r1
    8fc6:	9900      	ldr	r1, [sp, #0]
    8fc8:	ebc1 010c 	rsb	r1, r1, ip
    8fcc:	eb01 1140 	add.w	r1, r1, r0, lsl #5
    8fd0:	2900      	cmp	r1, #0
    8fd2:	bfc9      	itett	gt
    8fd4:	eb05 5901 	addgt.w	r9, r5, r1, lsl #20
    8fd8:	eba3 5701 	suble.w	r7, r3, r1, lsl #20
    8fdc:	4624      	movgt	r4, r4
    8fde:	464d      	movgt	r5, r9
    8fe0:	bfdc      	itt	le
    8fe2:	4612      	movle	r2, r2
    8fe4:	463b      	movle	r3, r7
    8fe6:	4620      	mov	r0, r4
    8fe8:	4629      	mov	r1, r5
    8fea:	f003 fbbd 	bl	c768 <__aeabi_ddiv>
    8fee:	b003      	add	sp, #12
    8ff0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

00008ff4 <_mprec_log10>:
    8ff4:	2817      	cmp	r0, #23
    8ff6:	b510      	push	{r4, lr}
    8ff8:	4604      	mov	r4, r0
    8ffa:	dd0e      	ble.n	901a <_mprec_log10+0x26>
    8ffc:	f240 0100 	movw	r1, #0
    9000:	2000      	movs	r0, #0
    9002:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
    9006:	f240 0300 	movw	r3, #0
    900a:	2200      	movs	r2, #0
    900c:	f2c4 0324 	movt	r3, #16420	; 0x4024
    9010:	f003 fa80 	bl	c514 <__aeabi_dmul>
    9014:	3c01      	subs	r4, #1
    9016:	d1f6      	bne.n	9006 <_mprec_log10+0x12>
    9018:	bd10      	pop	{r4, pc}
    901a:	f24d 7398 	movw	r3, #55192	; 0xd798
    901e:	f2c0 0300 	movt	r3, #0
    9022:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
    9026:	e9d3 0100 	ldrd	r0, r1, [r3]
    902a:	bd10      	pop	{r4, pc}

0000902c <__copybits>:
    902c:	6913      	ldr	r3, [r2, #16]
    902e:	3901      	subs	r1, #1
    9030:	f102 0c14 	add.w	ip, r2, #20
    9034:	b410      	push	{r4}
    9036:	eb02 0283 	add.w	r2, r2, r3, lsl #2
    903a:	114c      	asrs	r4, r1, #5
    903c:	3214      	adds	r2, #20
    903e:	3401      	adds	r4, #1
    9040:	4594      	cmp	ip, r2
    9042:	eb00 0484 	add.w	r4, r0, r4, lsl #2
    9046:	d20f      	bcs.n	9068 <__copybits+0x3c>
    9048:	2300      	movs	r3, #0
    904a:	f85c 1003 	ldr.w	r1, [ip, r3]
    904e:	50c1      	str	r1, [r0, r3]
    9050:	3304      	adds	r3, #4
    9052:	eb03 010c 	add.w	r1, r3, ip
    9056:	428a      	cmp	r2, r1
    9058:	d8f7      	bhi.n	904a <__copybits+0x1e>
    905a:	ea6f 0c0c 	mvn.w	ip, ip
    905e:	4462      	add	r2, ip
    9060:	f022 0203 	bic.w	r2, r2, #3
    9064:	3204      	adds	r2, #4
    9066:	1880      	adds	r0, r0, r2
    9068:	4284      	cmp	r4, r0
    906a:	d904      	bls.n	9076 <__copybits+0x4a>
    906c:	2300      	movs	r3, #0
    906e:	f840 3b04 	str.w	r3, [r0], #4
    9072:	4284      	cmp	r4, r0
    9074:	d8fb      	bhi.n	906e <__copybits+0x42>
    9076:	bc10      	pop	{r4}
    9078:	4770      	bx	lr
    907a:	bf00      	nop

0000907c <__any_on>:
    907c:	6902      	ldr	r2, [r0, #16]
    907e:	114b      	asrs	r3, r1, #5
    9080:	429a      	cmp	r2, r3
    9082:	db10      	blt.n	90a6 <__any_on+0x2a>
    9084:	dd0e      	ble.n	90a4 <__any_on+0x28>
    9086:	f011 011f 	ands.w	r1, r1, #31
    908a:	d00b      	beq.n	90a4 <__any_on+0x28>
    908c:	461a      	mov	r2, r3
    908e:	eb00 0383 	add.w	r3, r0, r3, lsl #2
    9092:	695b      	ldr	r3, [r3, #20]
    9094:	fa23 fc01 	lsr.w	ip, r3, r1
    9098:	fa0c f101 	lsl.w	r1, ip, r1
    909c:	4299      	cmp	r1, r3
    909e:	d002      	beq.n	90a6 <__any_on+0x2a>
    90a0:	2001      	movs	r0, #1
    90a2:	4770      	bx	lr
    90a4:	461a      	mov	r2, r3
    90a6:	3204      	adds	r2, #4
    90a8:	f100 0114 	add.w	r1, r0, #20
    90ac:	eb00 0382 	add.w	r3, r0, r2, lsl #2
    90b0:	f103 0c04 	add.w	ip, r3, #4
    90b4:	4561      	cmp	r1, ip
    90b6:	d20b      	bcs.n	90d0 <__any_on+0x54>
    90b8:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
    90bc:	2a00      	cmp	r2, #0
    90be:	d1ef      	bne.n	90a0 <__any_on+0x24>
    90c0:	4299      	cmp	r1, r3
    90c2:	d205      	bcs.n	90d0 <__any_on+0x54>
    90c4:	f853 2d04 	ldr.w	r2, [r3, #-4]!
    90c8:	2a00      	cmp	r2, #0
    90ca:	d1e9      	bne.n	90a0 <__any_on+0x24>
    90cc:	4299      	cmp	r1, r3
    90ce:	d3f9      	bcc.n	90c4 <__any_on+0x48>
    90d0:	2000      	movs	r0, #0
    90d2:	4770      	bx	lr

000090d4 <_Bfree>:
    90d4:	b530      	push	{r4, r5, lr}
    90d6:	6a45      	ldr	r5, [r0, #36]	; 0x24
    90d8:	b083      	sub	sp, #12
    90da:	4604      	mov	r4, r0
    90dc:	b155      	cbz	r5, 90f4 <_Bfree+0x20>
    90de:	b139      	cbz	r1, 90f0 <_Bfree+0x1c>
    90e0:	6a63      	ldr	r3, [r4, #36]	; 0x24
    90e2:	684a      	ldr	r2, [r1, #4]
    90e4:	68db      	ldr	r3, [r3, #12]
    90e6:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
    90ea:	6008      	str	r0, [r1, #0]
    90ec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    90f0:	b003      	add	sp, #12
    90f2:	bd30      	pop	{r4, r5, pc}
    90f4:	2010      	movs	r0, #16
    90f6:	9101      	str	r1, [sp, #4]
    90f8:	f7ff faa2 	bl	8640 <malloc>
    90fc:	9901      	ldr	r1, [sp, #4]
    90fe:	6260      	str	r0, [r4, #36]	; 0x24
    9100:	60c5      	str	r5, [r0, #12]
    9102:	6045      	str	r5, [r0, #4]
    9104:	6085      	str	r5, [r0, #8]
    9106:	6005      	str	r5, [r0, #0]
    9108:	e7e9      	b.n	90de <_Bfree+0xa>
    910a:	bf00      	nop

0000910c <_Balloc>:
    910c:	b570      	push	{r4, r5, r6, lr}
    910e:	6a44      	ldr	r4, [r0, #36]	; 0x24
    9110:	4606      	mov	r6, r0
    9112:	460d      	mov	r5, r1
    9114:	b164      	cbz	r4, 9130 <_Balloc+0x24>
    9116:	68e2      	ldr	r2, [r4, #12]
    9118:	b1a2      	cbz	r2, 9144 <_Balloc+0x38>
    911a:	f852 3025 	ldr.w	r3, [r2, r5, lsl #2]
    911e:	b1eb      	cbz	r3, 915c <_Balloc+0x50>
    9120:	6819      	ldr	r1, [r3, #0]
    9122:	f842 1025 	str.w	r1, [r2, r5, lsl #2]
    9126:	2200      	movs	r2, #0
    9128:	60da      	str	r2, [r3, #12]
    912a:	611a      	str	r2, [r3, #16]
    912c:	4618      	mov	r0, r3
    912e:	bd70      	pop	{r4, r5, r6, pc}
    9130:	2010      	movs	r0, #16
    9132:	f7ff fa85 	bl	8640 <malloc>
    9136:	2300      	movs	r3, #0
    9138:	4604      	mov	r4, r0
    913a:	6270      	str	r0, [r6, #36]	; 0x24
    913c:	60c3      	str	r3, [r0, #12]
    913e:	6043      	str	r3, [r0, #4]
    9140:	6083      	str	r3, [r0, #8]
    9142:	6003      	str	r3, [r0, #0]
    9144:	2210      	movs	r2, #16
    9146:	4630      	mov	r0, r6
    9148:	2104      	movs	r1, #4
    914a:	f002 f9b5 	bl	b4b8 <_calloc_r>
    914e:	6a73      	ldr	r3, [r6, #36]	; 0x24
    9150:	60e0      	str	r0, [r4, #12]
    9152:	68da      	ldr	r2, [r3, #12]
    9154:	2a00      	cmp	r2, #0
    9156:	d1e0      	bne.n	911a <_Balloc+0xe>
    9158:	4613      	mov	r3, r2
    915a:	e7e7      	b.n	912c <_Balloc+0x20>
    915c:	2401      	movs	r4, #1
    915e:	4630      	mov	r0, r6
    9160:	4621      	mov	r1, r4
    9162:	40ac      	lsls	r4, r5
    9164:	1d62      	adds	r2, r4, #5
    9166:	0092      	lsls	r2, r2, #2
    9168:	f002 f9a6 	bl	b4b8 <_calloc_r>
    916c:	4603      	mov	r3, r0
    916e:	2800      	cmp	r0, #0
    9170:	d0dc      	beq.n	912c <_Balloc+0x20>
    9172:	6045      	str	r5, [r0, #4]
    9174:	6084      	str	r4, [r0, #8]
    9176:	e7d6      	b.n	9126 <_Balloc+0x1a>

00009178 <__d2b>:
    9178:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
    917c:	b083      	sub	sp, #12
    917e:	2101      	movs	r1, #1
    9180:	461d      	mov	r5, r3
    9182:	4614      	mov	r4, r2
    9184:	9f0a      	ldr	r7, [sp, #40]	; 0x28
    9186:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    9188:	f7ff ffc0 	bl	910c <_Balloc>
    918c:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
    9190:	f025 437f 	bic.w	r3, r5, #4278190080	; 0xff000000
    9194:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    9198:	4615      	mov	r5, r2
    919a:	ea5f 5a12 	movs.w	sl, r2, lsr #20
    919e:	9300      	str	r3, [sp, #0]
    91a0:	bf1c      	itt	ne
    91a2:	f443 1380 	orrne.w	r3, r3, #1048576	; 0x100000
    91a6:	9300      	strne	r3, [sp, #0]
    91a8:	4680      	mov	r8, r0
    91aa:	2c00      	cmp	r4, #0
    91ac:	d023      	beq.n	91f6 <__d2b+0x7e>
    91ae:	a802      	add	r0, sp, #8
    91b0:	f840 4d04 	str.w	r4, [r0, #-4]!
    91b4:	f7ff fe22 	bl	8dfc <__lo0bits>
    91b8:	4603      	mov	r3, r0
    91ba:	2800      	cmp	r0, #0
    91bc:	d137      	bne.n	922e <__d2b+0xb6>
    91be:	9901      	ldr	r1, [sp, #4]
    91c0:	9a00      	ldr	r2, [sp, #0]
    91c2:	f8c8 1014 	str.w	r1, [r8, #20]
    91c6:	2a00      	cmp	r2, #0
    91c8:	bf14      	ite	ne
    91ca:	2402      	movne	r4, #2
    91cc:	2401      	moveq	r4, #1
    91ce:	f8c8 2018 	str.w	r2, [r8, #24]
    91d2:	f8c8 4010 	str.w	r4, [r8, #16]
    91d6:	f1ba 0f00 	cmp.w	sl, #0
    91da:	d01b      	beq.n	9214 <__d2b+0x9c>
    91dc:	f5aa 6a86 	sub.w	sl, sl, #1072	; 0x430
    91e0:	f1c3 0235 	rsb	r2, r3, #53	; 0x35
    91e4:	f1aa 0a03 	sub.w	sl, sl, #3
    91e8:	4453      	add	r3, sl
    91ea:	603b      	str	r3, [r7, #0]
    91ec:	6032      	str	r2, [r6, #0]
    91ee:	4640      	mov	r0, r8
    91f0:	b003      	add	sp, #12
    91f2:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
    91f6:	4668      	mov	r0, sp
    91f8:	f7ff fe00 	bl	8dfc <__lo0bits>
    91fc:	2301      	movs	r3, #1
    91fe:	461c      	mov	r4, r3
    9200:	f8c8 3010 	str.w	r3, [r8, #16]
    9204:	9b00      	ldr	r3, [sp, #0]
    9206:	f8c8 3014 	str.w	r3, [r8, #20]
    920a:	f100 0320 	add.w	r3, r0, #32
    920e:	f1ba 0f00 	cmp.w	sl, #0
    9212:	d1e3      	bne.n	91dc <__d2b+0x64>
    9214:	eb08 0284 	add.w	r2, r8, r4, lsl #2
    9218:	f5a3 6386 	sub.w	r3, r3, #1072	; 0x430
    921c:	3b02      	subs	r3, #2
    921e:	603b      	str	r3, [r7, #0]
    9220:	6910      	ldr	r0, [r2, #16]
    9222:	f7ff fdcb 	bl	8dbc <__hi0bits>
    9226:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
    922a:	6030      	str	r0, [r6, #0]
    922c:	e7df      	b.n	91ee <__d2b+0x76>
    922e:	9a00      	ldr	r2, [sp, #0]
    9230:	f1c0 0120 	rsb	r1, r0, #32
    9234:	fa12 f101 	lsls.w	r1, r2, r1
    9238:	40c2      	lsrs	r2, r0
    923a:	9801      	ldr	r0, [sp, #4]
    923c:	4301      	orrs	r1, r0
    923e:	f8c8 1014 	str.w	r1, [r8, #20]
    9242:	9200      	str	r2, [sp, #0]
    9244:	e7bf      	b.n	91c6 <__d2b+0x4e>
    9246:	bf00      	nop

00009248 <__mdiff>:
    9248:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    924c:	6913      	ldr	r3, [r2, #16]
    924e:	690f      	ldr	r7, [r1, #16]
    9250:	460c      	mov	r4, r1
    9252:	4615      	mov	r5, r2
    9254:	1aff      	subs	r7, r7, r3
    9256:	2f00      	cmp	r7, #0
    9258:	d04f      	beq.n	92fa <__mdiff+0xb2>
    925a:	db6a      	blt.n	9332 <__mdiff+0xea>
    925c:	2700      	movs	r7, #0
    925e:	f101 0614 	add.w	r6, r1, #20
    9262:	6861      	ldr	r1, [r4, #4]
    9264:	f7ff ff52 	bl	910c <_Balloc>
    9268:	f8d5 8010 	ldr.w	r8, [r5, #16]
    926c:	f8d4 c010 	ldr.w	ip, [r4, #16]
    9270:	f105 0114 	add.w	r1, r5, #20
    9274:	2200      	movs	r2, #0
    9276:	eb05 0588 	add.w	r5, r5, r8, lsl #2
    927a:	eb04 048c 	add.w	r4, r4, ip, lsl #2
    927e:	f105 0814 	add.w	r8, r5, #20
    9282:	3414      	adds	r4, #20
    9284:	f100 0314 	add.w	r3, r0, #20
    9288:	60c7      	str	r7, [r0, #12]
    928a:	f851 7b04 	ldr.w	r7, [r1], #4
    928e:	f856 5b04 	ldr.w	r5, [r6], #4
    9292:	46bb      	mov	fp, r7
    9294:	fa1f fa87 	uxth.w	sl, r7
    9298:	0c3f      	lsrs	r7, r7, #16
    929a:	fa1f f985 	uxth.w	r9, r5
    929e:	ebc7 4715 	rsb	r7, r7, r5, lsr #16
    92a2:	ebca 0a09 	rsb	sl, sl, r9
    92a6:	4452      	add	r2, sl
    92a8:	eb07 4722 	add.w	r7, r7, r2, asr #16
    92ac:	b292      	uxth	r2, r2
    92ae:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
    92b2:	f843 2b04 	str.w	r2, [r3], #4
    92b6:	143a      	asrs	r2, r7, #16
    92b8:	4588      	cmp	r8, r1
    92ba:	d8e6      	bhi.n	928a <__mdiff+0x42>
    92bc:	42a6      	cmp	r6, r4
    92be:	d20e      	bcs.n	92de <__mdiff+0x96>
    92c0:	f856 1b04 	ldr.w	r1, [r6], #4
    92c4:	b28d      	uxth	r5, r1
    92c6:	0c09      	lsrs	r1, r1, #16
    92c8:	1952      	adds	r2, r2, r5
    92ca:	eb01 4122 	add.w	r1, r1, r2, asr #16
    92ce:	b292      	uxth	r2, r2
    92d0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
    92d4:	f843 2b04 	str.w	r2, [r3], #4
    92d8:	140a      	asrs	r2, r1, #16
    92da:	42b4      	cmp	r4, r6
    92dc:	d8f0      	bhi.n	92c0 <__mdiff+0x78>
    92de:	f853 2c04 	ldr.w	r2, [r3, #-4]
    92e2:	b932      	cbnz	r2, 92f2 <__mdiff+0xaa>
    92e4:	f853 2c08 	ldr.w	r2, [r3, #-8]
    92e8:	f10c 3cff 	add.w	ip, ip, #4294967295
    92ec:	3b04      	subs	r3, #4
    92ee:	2a00      	cmp	r2, #0
    92f0:	d0f8      	beq.n	92e4 <__mdiff+0x9c>
    92f2:	f8c0 c010 	str.w	ip, [r0, #16]
    92f6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    92fa:	3304      	adds	r3, #4
    92fc:	f101 0614 	add.w	r6, r1, #20
    9300:	009b      	lsls	r3, r3, #2
    9302:	18d2      	adds	r2, r2, r3
    9304:	18cb      	adds	r3, r1, r3
    9306:	3304      	adds	r3, #4
    9308:	3204      	adds	r2, #4
    930a:	f853 cc04 	ldr.w	ip, [r3, #-4]
    930e:	3b04      	subs	r3, #4
    9310:	f852 1c04 	ldr.w	r1, [r2, #-4]
    9314:	3a04      	subs	r2, #4
    9316:	458c      	cmp	ip, r1
    9318:	d10a      	bne.n	9330 <__mdiff+0xe8>
    931a:	429e      	cmp	r6, r3
    931c:	d3f5      	bcc.n	930a <__mdiff+0xc2>
    931e:	2100      	movs	r1, #0
    9320:	f7ff fef4 	bl	910c <_Balloc>
    9324:	2301      	movs	r3, #1
    9326:	6103      	str	r3, [r0, #16]
    9328:	2300      	movs	r3, #0
    932a:	6143      	str	r3, [r0, #20]
    932c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    9330:	d297      	bcs.n	9262 <__mdiff+0x1a>
    9332:	4623      	mov	r3, r4
    9334:	462c      	mov	r4, r5
    9336:	2701      	movs	r7, #1
    9338:	461d      	mov	r5, r3
    933a:	f104 0614 	add.w	r6, r4, #20
    933e:	e790      	b.n	9262 <__mdiff+0x1a>

00009340 <__lshift>:
    9340:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
    9344:	690d      	ldr	r5, [r1, #16]
    9346:	688b      	ldr	r3, [r1, #8]
    9348:	1156      	asrs	r6, r2, #5
    934a:	3501      	adds	r5, #1
    934c:	460c      	mov	r4, r1
    934e:	19ad      	adds	r5, r5, r6
    9350:	4690      	mov	r8, r2
    9352:	429d      	cmp	r5, r3
    9354:	4682      	mov	sl, r0
    9356:	6849      	ldr	r1, [r1, #4]
    9358:	dd03      	ble.n	9362 <__lshift+0x22>
    935a:	005b      	lsls	r3, r3, #1
    935c:	3101      	adds	r1, #1
    935e:	429d      	cmp	r5, r3
    9360:	dcfb      	bgt.n	935a <__lshift+0x1a>
    9362:	4650      	mov	r0, sl
    9364:	f7ff fed2 	bl	910c <_Balloc>
    9368:	2e00      	cmp	r6, #0
    936a:	4607      	mov	r7, r0
    936c:	f100 0214 	add.w	r2, r0, #20
    9370:	dd0a      	ble.n	9388 <__lshift+0x48>
    9372:	2300      	movs	r3, #0
    9374:	4619      	mov	r1, r3
    9376:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    937a:	3301      	adds	r3, #1
    937c:	42b3      	cmp	r3, r6
    937e:	d1fa      	bne.n	9376 <__lshift+0x36>
    9380:	eb07 0383 	add.w	r3, r7, r3, lsl #2
    9384:	f103 0214 	add.w	r2, r3, #20
    9388:	6920      	ldr	r0, [r4, #16]
    938a:	f104 0314 	add.w	r3, r4, #20
    938e:	eb04 0080 	add.w	r0, r4, r0, lsl #2
    9392:	3014      	adds	r0, #20
    9394:	f018 081f 	ands.w	r8, r8, #31
    9398:	d01b      	beq.n	93d2 <__lshift+0x92>
    939a:	f1c8 0e20 	rsb	lr, r8, #32
    939e:	2100      	movs	r1, #0
    93a0:	681e      	ldr	r6, [r3, #0]
    93a2:	fa06 fc08 	lsl.w	ip, r6, r8
    93a6:	ea41 010c 	orr.w	r1, r1, ip
    93aa:	f842 1b04 	str.w	r1, [r2], #4
    93ae:	f853 1b04 	ldr.w	r1, [r3], #4
    93b2:	4298      	cmp	r0, r3
    93b4:	fa21 f10e 	lsr.w	r1, r1, lr
    93b8:	d8f2      	bhi.n	93a0 <__lshift+0x60>
    93ba:	6011      	str	r1, [r2, #0]
    93bc:	b101      	cbz	r1, 93c0 <__lshift+0x80>
    93be:	3501      	adds	r5, #1
    93c0:	4650      	mov	r0, sl
    93c2:	3d01      	subs	r5, #1
    93c4:	4621      	mov	r1, r4
    93c6:	613d      	str	r5, [r7, #16]
    93c8:	f7ff fe84 	bl	90d4 <_Bfree>
    93cc:	4638      	mov	r0, r7
    93ce:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
    93d2:	f853 1008 	ldr.w	r1, [r3, r8]
    93d6:	f842 1008 	str.w	r1, [r2, r8]
    93da:	f108 0804 	add.w	r8, r8, #4
    93de:	eb08 0103 	add.w	r1, r8, r3
    93e2:	4288      	cmp	r0, r1
    93e4:	d9ec      	bls.n	93c0 <__lshift+0x80>
    93e6:	f853 1008 	ldr.w	r1, [r3, r8]
    93ea:	f842 1008 	str.w	r1, [r2, r8]
    93ee:	f108 0804 	add.w	r8, r8, #4
    93f2:	eb08 0103 	add.w	r1, r8, r3
    93f6:	4288      	cmp	r0, r1
    93f8:	d8eb      	bhi.n	93d2 <__lshift+0x92>
    93fa:	e7e1      	b.n	93c0 <__lshift+0x80>

000093fc <__multiply>:
    93fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    9400:	f8d1 8010 	ldr.w	r8, [r1, #16]
    9404:	6917      	ldr	r7, [r2, #16]
    9406:	460d      	mov	r5, r1
    9408:	4616      	mov	r6, r2
    940a:	b087      	sub	sp, #28
    940c:	45b8      	cmp	r8, r7
    940e:	bfb5      	itete	lt
    9410:	4615      	movlt	r5, r2
    9412:	463b      	movge	r3, r7
    9414:	460b      	movlt	r3, r1
    9416:	4647      	movge	r7, r8
    9418:	bfb4      	ite	lt
    941a:	461e      	movlt	r6, r3
    941c:	4698      	movge	r8, r3
    941e:	68ab      	ldr	r3, [r5, #8]
    9420:	eb08 0407 	add.w	r4, r8, r7
    9424:	6869      	ldr	r1, [r5, #4]
    9426:	429c      	cmp	r4, r3
    9428:	bfc8      	it	gt
    942a:	3101      	addgt	r1, #1
    942c:	f7ff fe6e 	bl	910c <_Balloc>
    9430:	eb00 0384 	add.w	r3, r0, r4, lsl #2
    9434:	f100 0b14 	add.w	fp, r0, #20
    9438:	3314      	adds	r3, #20
    943a:	9003      	str	r0, [sp, #12]
    943c:	459b      	cmp	fp, r3
    943e:	9304      	str	r3, [sp, #16]
    9440:	d206      	bcs.n	9450 <__multiply+0x54>
    9442:	9904      	ldr	r1, [sp, #16]
    9444:	465b      	mov	r3, fp
    9446:	2200      	movs	r2, #0
    9448:	f843 2b04 	str.w	r2, [r3], #4
    944c:	4299      	cmp	r1, r3
    944e:	d8fb      	bhi.n	9448 <__multiply+0x4c>
    9450:	eb06 0888 	add.w	r8, r6, r8, lsl #2
    9454:	f106 0914 	add.w	r9, r6, #20
    9458:	f108 0814 	add.w	r8, r8, #20
    945c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
    9460:	3514      	adds	r5, #20
    9462:	45c1      	cmp	r9, r8
    9464:	f8cd 8004 	str.w	r8, [sp, #4]
    9468:	f10c 0c14 	add.w	ip, ip, #20
    946c:	9502      	str	r5, [sp, #8]
    946e:	d24b      	bcs.n	9508 <__multiply+0x10c>
    9470:	f04f 0a00 	mov.w	sl, #0
    9474:	9405      	str	r4, [sp, #20]
    9476:	f859 400a 	ldr.w	r4, [r9, sl]
    947a:	eb0a 080b 	add.w	r8, sl, fp
    947e:	b2a0      	uxth	r0, r4
    9480:	b1d8      	cbz	r0, 94ba <__multiply+0xbe>
    9482:	9a02      	ldr	r2, [sp, #8]
    9484:	4643      	mov	r3, r8
    9486:	2400      	movs	r4, #0
    9488:	f852 5b04 	ldr.w	r5, [r2], #4
    948c:	6819      	ldr	r1, [r3, #0]
    948e:	b2af      	uxth	r7, r5
    9490:	0c2d      	lsrs	r5, r5, #16
    9492:	b28e      	uxth	r6, r1
    9494:	0c09      	lsrs	r1, r1, #16
    9496:	fb00 6607 	mla	r6, r0, r7, r6
    949a:	fb00 1105 	mla	r1, r0, r5, r1
    949e:	1936      	adds	r6, r6, r4
    94a0:	eb01 4116 	add.w	r1, r1, r6, lsr #16
    94a4:	b2b6      	uxth	r6, r6
    94a6:	0c0c      	lsrs	r4, r1, #16
    94a8:	4594      	cmp	ip, r2
    94aa:	ea46 4601 	orr.w	r6, r6, r1, lsl #16
    94ae:	f843 6b04 	str.w	r6, [r3], #4
    94b2:	d8e9      	bhi.n	9488 <__multiply+0x8c>
    94b4:	601c      	str	r4, [r3, #0]
    94b6:	f859 400a 	ldr.w	r4, [r9, sl]
    94ba:	0c24      	lsrs	r4, r4, #16
    94bc:	d01c      	beq.n	94f8 <__multiply+0xfc>
    94be:	f85b 200a 	ldr.w	r2, [fp, sl]
    94c2:	4641      	mov	r1, r8
    94c4:	9b02      	ldr	r3, [sp, #8]
    94c6:	2500      	movs	r5, #0
    94c8:	4610      	mov	r0, r2
    94ca:	881e      	ldrh	r6, [r3, #0]
    94cc:	b297      	uxth	r7, r2
    94ce:	fb06 5504 	mla	r5, r6, r4, r5
    94d2:	eb05 4510 	add.w	r5, r5, r0, lsr #16
    94d6:	ea47 4705 	orr.w	r7, r7, r5, lsl #16
    94da:	600f      	str	r7, [r1, #0]
    94dc:	f851 0f04 	ldr.w	r0, [r1, #4]!
    94e0:	f853 2b04 	ldr.w	r2, [r3], #4
    94e4:	b286      	uxth	r6, r0
    94e6:	0c12      	lsrs	r2, r2, #16
    94e8:	fb02 6204 	mla	r2, r2, r4, r6
    94ec:	eb02 4215 	add.w	r2, r2, r5, lsr #16
    94f0:	0c15      	lsrs	r5, r2, #16
    94f2:	459c      	cmp	ip, r3
    94f4:	d8e9      	bhi.n	94ca <__multiply+0xce>
    94f6:	600a      	str	r2, [r1, #0]
    94f8:	f10a 0a04 	add.w	sl, sl, #4
    94fc:	9a01      	ldr	r2, [sp, #4]
    94fe:	eb0a 0309 	add.w	r3, sl, r9
    9502:	429a      	cmp	r2, r3
    9504:	d8b7      	bhi.n	9476 <__multiply+0x7a>
    9506:	9c05      	ldr	r4, [sp, #20]
    9508:	2c00      	cmp	r4, #0
    950a:	dd0b      	ble.n	9524 <__multiply+0x128>
    950c:	9a04      	ldr	r2, [sp, #16]
    950e:	f852 3c04 	ldr.w	r3, [r2, #-4]
    9512:	b93b      	cbnz	r3, 9524 <__multiply+0x128>
    9514:	4613      	mov	r3, r2
    9516:	e003      	b.n	9520 <__multiply+0x124>
    9518:	f853 2c08 	ldr.w	r2, [r3, #-8]
    951c:	3b04      	subs	r3, #4
    951e:	b90a      	cbnz	r2, 9524 <__multiply+0x128>
    9520:	3c01      	subs	r4, #1
    9522:	d1f9      	bne.n	9518 <__multiply+0x11c>
    9524:	9b03      	ldr	r3, [sp, #12]
    9526:	4618      	mov	r0, r3
    9528:	611c      	str	r4, [r3, #16]
    952a:	b007      	add	sp, #28
    952c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00009530 <__i2b>:
    9530:	b510      	push	{r4, lr}
    9532:	460c      	mov	r4, r1
    9534:	2101      	movs	r1, #1
    9536:	f7ff fde9 	bl	910c <_Balloc>
    953a:	2201      	movs	r2, #1
    953c:	6144      	str	r4, [r0, #20]
    953e:	6102      	str	r2, [r0, #16]
    9540:	bd10      	pop	{r4, pc}
    9542:	bf00      	nop

00009544 <__multadd>:
    9544:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
    9548:	460d      	mov	r5, r1
    954a:	2100      	movs	r1, #0
    954c:	4606      	mov	r6, r0
    954e:	692c      	ldr	r4, [r5, #16]
    9550:	b083      	sub	sp, #12
    9552:	f105 0814 	add.w	r8, r5, #20
    9556:	4608      	mov	r0, r1
    9558:	f858 7001 	ldr.w	r7, [r8, r1]
    955c:	3001      	adds	r0, #1
    955e:	fa1f fa87 	uxth.w	sl, r7
    9562:	ea4f 4c17 	mov.w	ip, r7, lsr #16
    9566:	fb0a 3302 	mla	r3, sl, r2, r3
    956a:	fb0c fc02 	mul.w	ip, ip, r2
    956e:	eb0c 4c13 	add.w	ip, ip, r3, lsr #16
    9572:	b29b      	uxth	r3, r3
    9574:	eb03 430c 	add.w	r3, r3, ip, lsl #16
    9578:	f848 3001 	str.w	r3, [r8, r1]
    957c:	3104      	adds	r1, #4
    957e:	4284      	cmp	r4, r0
    9580:	ea4f 431c 	mov.w	r3, ip, lsr #16
    9584:	dce8      	bgt.n	9558 <__multadd+0x14>
    9586:	b13b      	cbz	r3, 9598 <__multadd+0x54>
    9588:	68aa      	ldr	r2, [r5, #8]
    958a:	4294      	cmp	r4, r2
    958c:	da08      	bge.n	95a0 <__multadd+0x5c>
    958e:	eb05 0284 	add.w	r2, r5, r4, lsl #2
    9592:	3401      	adds	r4, #1
    9594:	612c      	str	r4, [r5, #16]
    9596:	6153      	str	r3, [r2, #20]
    9598:	4628      	mov	r0, r5
    959a:	b003      	add	sp, #12
    959c:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
    95a0:	6869      	ldr	r1, [r5, #4]
    95a2:	4630      	mov	r0, r6
    95a4:	9301      	str	r3, [sp, #4]
    95a6:	3101      	adds	r1, #1
    95a8:	f7ff fdb0 	bl	910c <_Balloc>
    95ac:	692a      	ldr	r2, [r5, #16]
    95ae:	f105 010c 	add.w	r1, r5, #12
    95b2:	3202      	adds	r2, #2
    95b4:	0092      	lsls	r2, r2, #2
    95b6:	4607      	mov	r7, r0
    95b8:	300c      	adds	r0, #12
    95ba:	f7f8 ff5d 	bl	2478 <memcpy>
    95be:	4629      	mov	r1, r5
    95c0:	4630      	mov	r0, r6
    95c2:	463d      	mov	r5, r7
    95c4:	f7ff fd86 	bl	90d4 <_Bfree>
    95c8:	9b01      	ldr	r3, [sp, #4]
    95ca:	e7e0      	b.n	958e <__multadd+0x4a>

000095cc <__pow5mult>:
    95cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    95d0:	4615      	mov	r5, r2
    95d2:	f012 0203 	ands.w	r2, r2, #3
    95d6:	4604      	mov	r4, r0
    95d8:	4688      	mov	r8, r1
    95da:	d12c      	bne.n	9636 <__pow5mult+0x6a>
    95dc:	10ad      	asrs	r5, r5, #2
    95de:	d01e      	beq.n	961e <__pow5mult+0x52>
    95e0:	6a66      	ldr	r6, [r4, #36]	; 0x24
    95e2:	2e00      	cmp	r6, #0
    95e4:	d034      	beq.n	9650 <__pow5mult+0x84>
    95e6:	68b7      	ldr	r7, [r6, #8]
    95e8:	2f00      	cmp	r7, #0
    95ea:	d03b      	beq.n	9664 <__pow5mult+0x98>
    95ec:	f015 0f01 	tst.w	r5, #1
    95f0:	d108      	bne.n	9604 <__pow5mult+0x38>
    95f2:	106d      	asrs	r5, r5, #1
    95f4:	d013      	beq.n	961e <__pow5mult+0x52>
    95f6:	683e      	ldr	r6, [r7, #0]
    95f8:	b1a6      	cbz	r6, 9624 <__pow5mult+0x58>
    95fa:	4630      	mov	r0, r6
    95fc:	4607      	mov	r7, r0
    95fe:	f015 0f01 	tst.w	r5, #1
    9602:	d0f6      	beq.n	95f2 <__pow5mult+0x26>
    9604:	4641      	mov	r1, r8
    9606:	463a      	mov	r2, r7
    9608:	4620      	mov	r0, r4
    960a:	f7ff fef7 	bl	93fc <__multiply>
    960e:	4641      	mov	r1, r8
    9610:	4606      	mov	r6, r0
    9612:	4620      	mov	r0, r4
    9614:	f7ff fd5e 	bl	90d4 <_Bfree>
    9618:	106d      	asrs	r5, r5, #1
    961a:	46b0      	mov	r8, r6
    961c:	d1eb      	bne.n	95f6 <__pow5mult+0x2a>
    961e:	4640      	mov	r0, r8
    9620:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    9624:	4639      	mov	r1, r7
    9626:	463a      	mov	r2, r7
    9628:	4620      	mov	r0, r4
    962a:	f7ff fee7 	bl	93fc <__multiply>
    962e:	6038      	str	r0, [r7, #0]
    9630:	4607      	mov	r7, r0
    9632:	6006      	str	r6, [r0, #0]
    9634:	e7e3      	b.n	95fe <__pow5mult+0x32>
    9636:	f24d 7c98 	movw	ip, #55192	; 0xd798
    963a:	2300      	movs	r3, #0
    963c:	f2c0 0c00 	movt	ip, #0
    9640:	eb0c 0282 	add.w	r2, ip, r2, lsl #2
    9644:	f8d2 20c4 	ldr.w	r2, [r2, #196]	; 0xc4
    9648:	f7ff ff7c 	bl	9544 <__multadd>
    964c:	4680      	mov	r8, r0
    964e:	e7c5      	b.n	95dc <__pow5mult+0x10>
    9650:	2010      	movs	r0, #16
    9652:	f7fe fff5 	bl	8640 <malloc>
    9656:	2300      	movs	r3, #0
    9658:	4606      	mov	r6, r0
    965a:	6260      	str	r0, [r4, #36]	; 0x24
    965c:	60c3      	str	r3, [r0, #12]
    965e:	6043      	str	r3, [r0, #4]
    9660:	6083      	str	r3, [r0, #8]
    9662:	6003      	str	r3, [r0, #0]
    9664:	4620      	mov	r0, r4
    9666:	f240 2171 	movw	r1, #625	; 0x271
    966a:	f7ff ff61 	bl	9530 <__i2b>
    966e:	2300      	movs	r3, #0
    9670:	60b0      	str	r0, [r6, #8]
    9672:	4607      	mov	r7, r0
    9674:	6003      	str	r3, [r0, #0]
    9676:	e7b9      	b.n	95ec <__pow5mult+0x20>

00009678 <__s2b>:
    9678:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
    967c:	461e      	mov	r6, r3
    967e:	f648 6339 	movw	r3, #36409	; 0x8e39
    9682:	f106 0c08 	add.w	ip, r6, #8
    9686:	f6c3 03e3 	movt	r3, #14563	; 0x38e3
    968a:	4688      	mov	r8, r1
    968c:	4605      	mov	r5, r0
    968e:	4617      	mov	r7, r2
    9690:	fb83 130c 	smull	r1, r3, r3, ip
    9694:	ea4f 7cec 	mov.w	ip, ip, asr #31
    9698:	ebcc 0c63 	rsb	ip, ip, r3, asr #1
    969c:	f1bc 0f01 	cmp.w	ip, #1
    96a0:	dd35      	ble.n	970e <__s2b+0x96>
    96a2:	2100      	movs	r1, #0
    96a4:	2201      	movs	r2, #1
    96a6:	0052      	lsls	r2, r2, #1
    96a8:	3101      	adds	r1, #1
    96aa:	4594      	cmp	ip, r2
    96ac:	dcfb      	bgt.n	96a6 <__s2b+0x2e>
    96ae:	4628      	mov	r0, r5
    96b0:	f7ff fd2c 	bl	910c <_Balloc>
    96b4:	9b08      	ldr	r3, [sp, #32]
    96b6:	6143      	str	r3, [r0, #20]
    96b8:	2301      	movs	r3, #1
    96ba:	2f09      	cmp	r7, #9
    96bc:	6103      	str	r3, [r0, #16]
    96be:	dd22      	ble.n	9706 <__s2b+0x8e>
    96c0:	f108 0a09 	add.w	sl, r8, #9
    96c4:	2409      	movs	r4, #9
    96c6:	f818 3004 	ldrb.w	r3, [r8, r4]
    96ca:	4601      	mov	r1, r0
    96cc:	220a      	movs	r2, #10
    96ce:	3401      	adds	r4, #1
    96d0:	3b30      	subs	r3, #48	; 0x30
    96d2:	4628      	mov	r0, r5
    96d4:	f7ff ff36 	bl	9544 <__multadd>
    96d8:	42a7      	cmp	r7, r4
    96da:	dcf4      	bgt.n	96c6 <__s2b+0x4e>
    96dc:	eb0a 0807 	add.w	r8, sl, r7
    96e0:	f1a8 0808 	sub.w	r8, r8, #8
    96e4:	42be      	cmp	r6, r7
    96e6:	dd0c      	ble.n	9702 <__s2b+0x8a>
    96e8:	2400      	movs	r4, #0
    96ea:	f818 3004 	ldrb.w	r3, [r8, r4]
    96ee:	4601      	mov	r1, r0
    96f0:	3401      	adds	r4, #1
    96f2:	220a      	movs	r2, #10
    96f4:	3b30      	subs	r3, #48	; 0x30
    96f6:	4628      	mov	r0, r5
    96f8:	f7ff ff24 	bl	9544 <__multadd>
    96fc:	19e3      	adds	r3, r4, r7
    96fe:	429e      	cmp	r6, r3
    9700:	dcf3      	bgt.n	96ea <__s2b+0x72>
    9702:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
    9706:	f108 080a 	add.w	r8, r8, #10
    970a:	2709      	movs	r7, #9
    970c:	e7ea      	b.n	96e4 <__s2b+0x6c>
    970e:	2100      	movs	r1, #0
    9710:	e7cd      	b.n	96ae <__s2b+0x36>
    9712:	bf00      	nop

00009714 <_realloc_r>:
    9714:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    9718:	4691      	mov	r9, r2
    971a:	b083      	sub	sp, #12
    971c:	4607      	mov	r7, r0
    971e:	460e      	mov	r6, r1
    9720:	2900      	cmp	r1, #0
    9722:	f000 813a 	beq.w	999a <_realloc_r+0x286>
    9726:	f1a1 0808 	sub.w	r8, r1, #8
    972a:	f109 040b 	add.w	r4, r9, #11
    972e:	f7ff fb41 	bl	8db4 <__malloc_lock>
    9732:	2c16      	cmp	r4, #22
    9734:	f8d8 1004 	ldr.w	r1, [r8, #4]
    9738:	460b      	mov	r3, r1
    973a:	f200 80a0 	bhi.w	987e <_realloc_r+0x16a>
    973e:	2210      	movs	r2, #16
    9740:	2500      	movs	r5, #0
    9742:	4614      	mov	r4, r2
    9744:	454c      	cmp	r4, r9
    9746:	bf38      	it	cc
    9748:	f045 0501 	orrcc.w	r5, r5, #1
    974c:	2d00      	cmp	r5, #0
    974e:	f040 812a 	bne.w	99a6 <_realloc_r+0x292>
    9752:	f021 0a03 	bic.w	sl, r1, #3
    9756:	4592      	cmp	sl, r2
    9758:	bfa2      	ittt	ge
    975a:	4640      	movge	r0, r8
    975c:	4655      	movge	r5, sl
    975e:	f108 0808 	addge.w	r8, r8, #8
    9762:	da75      	bge.n	9850 <_realloc_r+0x13c>
    9764:	f240 1338 	movw	r3, #312	; 0x138
    9768:	eb08 000a 	add.w	r0, r8, sl
    976c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9770:	f8d3 e008 	ldr.w	lr, [r3, #8]
    9774:	4586      	cmp	lr, r0
    9776:	f000 811a 	beq.w	99ae <_realloc_r+0x29a>
    977a:	f8d0 c004 	ldr.w	ip, [r0, #4]
    977e:	f02c 0b01 	bic.w	fp, ip, #1
    9782:	4483      	add	fp, r0
    9784:	f8db b004 	ldr.w	fp, [fp, #4]
    9788:	f01b 0f01 	tst.w	fp, #1
    978c:	d07c      	beq.n	9888 <_realloc_r+0x174>
    978e:	46ac      	mov	ip, r5
    9790:	4628      	mov	r0, r5
    9792:	f011 0f01 	tst.w	r1, #1
    9796:	f040 809b 	bne.w	98d0 <_realloc_r+0x1bc>
    979a:	f856 1c08 	ldr.w	r1, [r6, #-8]
    979e:	ebc1 0b08 	rsb	fp, r1, r8
    97a2:	f8db 5004 	ldr.w	r5, [fp, #4]
    97a6:	f025 0503 	bic.w	r5, r5, #3
    97aa:	2800      	cmp	r0, #0
    97ac:	f000 80dd 	beq.w	996a <_realloc_r+0x256>
    97b0:	4570      	cmp	r0, lr
    97b2:	f000 811f 	beq.w	99f4 <_realloc_r+0x2e0>
    97b6:	eb05 030a 	add.w	r3, r5, sl
    97ba:	eb0c 0503 	add.w	r5, ip, r3
    97be:	4295      	cmp	r5, r2
    97c0:	bfb8      	it	lt
    97c2:	461d      	movlt	r5, r3
    97c4:	f2c0 80d2 	blt.w	996c <_realloc_r+0x258>
    97c8:	6881      	ldr	r1, [r0, #8]
    97ca:	465b      	mov	r3, fp
    97cc:	68c0      	ldr	r0, [r0, #12]
    97ce:	f1aa 0204 	sub.w	r2, sl, #4
    97d2:	2a24      	cmp	r2, #36	; 0x24
    97d4:	6081      	str	r1, [r0, #8]
    97d6:	60c8      	str	r0, [r1, #12]
    97d8:	f853 1f08 	ldr.w	r1, [r3, #8]!
    97dc:	f8db 000c 	ldr.w	r0, [fp, #12]
    97e0:	6081      	str	r1, [r0, #8]
    97e2:	60c8      	str	r0, [r1, #12]
    97e4:	f200 80d0 	bhi.w	9988 <_realloc_r+0x274>
    97e8:	2a13      	cmp	r2, #19
    97ea:	469c      	mov	ip, r3
    97ec:	d921      	bls.n	9832 <_realloc_r+0x11e>
    97ee:	4631      	mov	r1, r6
    97f0:	f10b 0c10 	add.w	ip, fp, #16
    97f4:	f851 0b04 	ldr.w	r0, [r1], #4
    97f8:	f8cb 0008 	str.w	r0, [fp, #8]
    97fc:	6870      	ldr	r0, [r6, #4]
    97fe:	1d0e      	adds	r6, r1, #4
    9800:	2a1b      	cmp	r2, #27
    9802:	f8cb 000c 	str.w	r0, [fp, #12]
    9806:	d914      	bls.n	9832 <_realloc_r+0x11e>
    9808:	6848      	ldr	r0, [r1, #4]
    980a:	1d31      	adds	r1, r6, #4
    980c:	f10b 0c18 	add.w	ip, fp, #24
    9810:	f8cb 0010 	str.w	r0, [fp, #16]
    9814:	6870      	ldr	r0, [r6, #4]
    9816:	1d0e      	adds	r6, r1, #4
    9818:	2a24      	cmp	r2, #36	; 0x24
    981a:	f8cb 0014 	str.w	r0, [fp, #20]
    981e:	d108      	bne.n	9832 <_realloc_r+0x11e>
    9820:	684a      	ldr	r2, [r1, #4]
    9822:	f10b 0c20 	add.w	ip, fp, #32
    9826:	f8cb 2018 	str.w	r2, [fp, #24]
    982a:	6872      	ldr	r2, [r6, #4]
    982c:	3608      	adds	r6, #8
    982e:	f8cb 201c 	str.w	r2, [fp, #28]
    9832:	4631      	mov	r1, r6
    9834:	4698      	mov	r8, r3
    9836:	4662      	mov	r2, ip
    9838:	4658      	mov	r0, fp
    983a:	f851 3b04 	ldr.w	r3, [r1], #4
    983e:	f842 3b04 	str.w	r3, [r2], #4
    9842:	6873      	ldr	r3, [r6, #4]
    9844:	f8cc 3004 	str.w	r3, [ip, #4]
    9848:	684b      	ldr	r3, [r1, #4]
    984a:	6053      	str	r3, [r2, #4]
    984c:	f8db 3004 	ldr.w	r3, [fp, #4]
    9850:	ebc4 0c05 	rsb	ip, r4, r5
    9854:	f1bc 0f0f 	cmp.w	ip, #15
    9858:	d826      	bhi.n	98a8 <_realloc_r+0x194>
    985a:	1942      	adds	r2, r0, r5
    985c:	f003 0301 	and.w	r3, r3, #1
    9860:	ea43 0505 	orr.w	r5, r3, r5
    9864:	6045      	str	r5, [r0, #4]
    9866:	6853      	ldr	r3, [r2, #4]
    9868:	f043 0301 	orr.w	r3, r3, #1
    986c:	6053      	str	r3, [r2, #4]
    986e:	4638      	mov	r0, r7
    9870:	4645      	mov	r5, r8
    9872:	f7ff faa1 	bl	8db8 <__malloc_unlock>
    9876:	4628      	mov	r0, r5
    9878:	b003      	add	sp, #12
    987a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    987e:	f024 0407 	bic.w	r4, r4, #7
    9882:	4622      	mov	r2, r4
    9884:	0fe5      	lsrs	r5, r4, #31
    9886:	e75d      	b.n	9744 <_realloc_r+0x30>
    9888:	f02c 0c03 	bic.w	ip, ip, #3
    988c:	eb0c 050a 	add.w	r5, ip, sl
    9890:	4295      	cmp	r5, r2
    9892:	f6ff af7e 	blt.w	9792 <_realloc_r+0x7e>
    9896:	6882      	ldr	r2, [r0, #8]
    9898:	460b      	mov	r3, r1
    989a:	68c1      	ldr	r1, [r0, #12]
    989c:	4640      	mov	r0, r8
    989e:	f108 0808 	add.w	r8, r8, #8
    98a2:	608a      	str	r2, [r1, #8]
    98a4:	60d1      	str	r1, [r2, #12]
    98a6:	e7d3      	b.n	9850 <_realloc_r+0x13c>
    98a8:	1901      	adds	r1, r0, r4
    98aa:	f003 0301 	and.w	r3, r3, #1
    98ae:	eb01 020c 	add.w	r2, r1, ip
    98b2:	ea43 0404 	orr.w	r4, r3, r4
    98b6:	f04c 0301 	orr.w	r3, ip, #1
    98ba:	6044      	str	r4, [r0, #4]
    98bc:	604b      	str	r3, [r1, #4]
    98be:	4638      	mov	r0, r7
    98c0:	6853      	ldr	r3, [r2, #4]
    98c2:	3108      	adds	r1, #8
    98c4:	f043 0301 	orr.w	r3, r3, #1
    98c8:	6053      	str	r3, [r2, #4]
    98ca:	f7fe fb31 	bl	7f30 <_free_r>
    98ce:	e7ce      	b.n	986e <_realloc_r+0x15a>
    98d0:	4649      	mov	r1, r9
    98d2:	4638      	mov	r0, r7
    98d4:	f7fe febc 	bl	8650 <_malloc_r>
    98d8:	4605      	mov	r5, r0
    98da:	2800      	cmp	r0, #0
    98dc:	d041      	beq.n	9962 <_realloc_r+0x24e>
    98de:	f8d8 3004 	ldr.w	r3, [r8, #4]
    98e2:	f1a0 0208 	sub.w	r2, r0, #8
    98e6:	f023 0101 	bic.w	r1, r3, #1
    98ea:	4441      	add	r1, r8
    98ec:	428a      	cmp	r2, r1
    98ee:	f000 80d7 	beq.w	9aa0 <_realloc_r+0x38c>
    98f2:	f1aa 0204 	sub.w	r2, sl, #4
    98f6:	4631      	mov	r1, r6
    98f8:	2a24      	cmp	r2, #36	; 0x24
    98fa:	d878      	bhi.n	99ee <_realloc_r+0x2da>
    98fc:	2a13      	cmp	r2, #19
    98fe:	4603      	mov	r3, r0
    9900:	d921      	bls.n	9946 <_realloc_r+0x232>
    9902:	4634      	mov	r4, r6
    9904:	f854 3b04 	ldr.w	r3, [r4], #4
    9908:	1d21      	adds	r1, r4, #4
    990a:	f840 3b04 	str.w	r3, [r0], #4
    990e:	1d03      	adds	r3, r0, #4
    9910:	f8d6 c004 	ldr.w	ip, [r6, #4]
    9914:	2a1b      	cmp	r2, #27
    9916:	f8c5 c004 	str.w	ip, [r5, #4]
    991a:	d914      	bls.n	9946 <_realloc_r+0x232>
    991c:	f8d4 e004 	ldr.w	lr, [r4, #4]
    9920:	1d1c      	adds	r4, r3, #4
    9922:	f101 0c04 	add.w	ip, r1, #4
    9926:	f8c0 e004 	str.w	lr, [r0, #4]
    992a:	6848      	ldr	r0, [r1, #4]
    992c:	f10c 0104 	add.w	r1, ip, #4
    9930:	6058      	str	r0, [r3, #4]
    9932:	1d23      	adds	r3, r4, #4
    9934:	2a24      	cmp	r2, #36	; 0x24
    9936:	d106      	bne.n	9946 <_realloc_r+0x232>
    9938:	f8dc 2004 	ldr.w	r2, [ip, #4]
    993c:	6062      	str	r2, [r4, #4]
    993e:	684a      	ldr	r2, [r1, #4]
    9940:	3108      	adds	r1, #8
    9942:	605a      	str	r2, [r3, #4]
    9944:	3308      	adds	r3, #8
    9946:	4608      	mov	r0, r1
    9948:	461a      	mov	r2, r3
    994a:	f850 4b04 	ldr.w	r4, [r0], #4
    994e:	f842 4b04 	str.w	r4, [r2], #4
    9952:	6849      	ldr	r1, [r1, #4]
    9954:	6059      	str	r1, [r3, #4]
    9956:	6843      	ldr	r3, [r0, #4]
    9958:	6053      	str	r3, [r2, #4]
    995a:	4631      	mov	r1, r6
    995c:	4638      	mov	r0, r7
    995e:	f7fe fae7 	bl	7f30 <_free_r>
    9962:	4638      	mov	r0, r7
    9964:	f7ff fa28 	bl	8db8 <__malloc_unlock>
    9968:	e785      	b.n	9876 <_realloc_r+0x162>
    996a:	4455      	add	r5, sl
    996c:	4295      	cmp	r5, r2
    996e:	dbaf      	blt.n	98d0 <_realloc_r+0x1bc>
    9970:	465b      	mov	r3, fp
    9972:	f8db 000c 	ldr.w	r0, [fp, #12]
    9976:	f1aa 0204 	sub.w	r2, sl, #4
    997a:	f853 1f08 	ldr.w	r1, [r3, #8]!
    997e:	2a24      	cmp	r2, #36	; 0x24
    9980:	6081      	str	r1, [r0, #8]
    9982:	60c8      	str	r0, [r1, #12]
    9984:	f67f af30 	bls.w	97e8 <_realloc_r+0xd4>
    9988:	4618      	mov	r0, r3
    998a:	4631      	mov	r1, r6
    998c:	4698      	mov	r8, r3
    998e:	f7ff f9b5 	bl	8cfc <memmove>
    9992:	4658      	mov	r0, fp
    9994:	f8db 3004 	ldr.w	r3, [fp, #4]
    9998:	e75a      	b.n	9850 <_realloc_r+0x13c>
    999a:	4611      	mov	r1, r2
    999c:	b003      	add	sp, #12
    999e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    99a2:	f7fe be55 	b.w	8650 <_malloc_r>
    99a6:	230c      	movs	r3, #12
    99a8:	2500      	movs	r5, #0
    99aa:	603b      	str	r3, [r7, #0]
    99ac:	e763      	b.n	9876 <_realloc_r+0x162>
    99ae:	f8de 5004 	ldr.w	r5, [lr, #4]
    99b2:	f104 0b10 	add.w	fp, r4, #16
    99b6:	f025 0c03 	bic.w	ip, r5, #3
    99ba:	eb0c 000a 	add.w	r0, ip, sl
    99be:	4558      	cmp	r0, fp
    99c0:	bfb8      	it	lt
    99c2:	4670      	movlt	r0, lr
    99c4:	f6ff aee5 	blt.w	9792 <_realloc_r+0x7e>
    99c8:	eb08 0204 	add.w	r2, r8, r4
    99cc:	1b01      	subs	r1, r0, r4
    99ce:	f041 0101 	orr.w	r1, r1, #1
    99d2:	609a      	str	r2, [r3, #8]
    99d4:	6051      	str	r1, [r2, #4]
    99d6:	4638      	mov	r0, r7
    99d8:	f8d8 1004 	ldr.w	r1, [r8, #4]
    99dc:	4635      	mov	r5, r6
    99de:	f001 0301 	and.w	r3, r1, #1
    99e2:	431c      	orrs	r4, r3
    99e4:	f8c8 4004 	str.w	r4, [r8, #4]
    99e8:	f7ff f9e6 	bl	8db8 <__malloc_unlock>
    99ec:	e743      	b.n	9876 <_realloc_r+0x162>
    99ee:	f7ff f985 	bl	8cfc <memmove>
    99f2:	e7b2      	b.n	995a <_realloc_r+0x246>
    99f4:	4455      	add	r5, sl
    99f6:	f104 0110 	add.w	r1, r4, #16
    99fa:	44ac      	add	ip, r5
    99fc:	458c      	cmp	ip, r1
    99fe:	dbb5      	blt.n	996c <_realloc_r+0x258>
    9a00:	465d      	mov	r5, fp
    9a02:	f8db 000c 	ldr.w	r0, [fp, #12]
    9a06:	f1aa 0204 	sub.w	r2, sl, #4
    9a0a:	f855 1f08 	ldr.w	r1, [r5, #8]!
    9a0e:	2a24      	cmp	r2, #36	; 0x24
    9a10:	6081      	str	r1, [r0, #8]
    9a12:	60c8      	str	r0, [r1, #12]
    9a14:	d84c      	bhi.n	9ab0 <_realloc_r+0x39c>
    9a16:	2a13      	cmp	r2, #19
    9a18:	4628      	mov	r0, r5
    9a1a:	d924      	bls.n	9a66 <_realloc_r+0x352>
    9a1c:	4631      	mov	r1, r6
    9a1e:	f10b 0010 	add.w	r0, fp, #16
    9a22:	f851 eb04 	ldr.w	lr, [r1], #4
    9a26:	f8cb e008 	str.w	lr, [fp, #8]
    9a2a:	f8d6 e004 	ldr.w	lr, [r6, #4]
    9a2e:	1d0e      	adds	r6, r1, #4
    9a30:	2a1b      	cmp	r2, #27
    9a32:	f8cb e00c 	str.w	lr, [fp, #12]
    9a36:	d916      	bls.n	9a66 <_realloc_r+0x352>
    9a38:	f8d1 e004 	ldr.w	lr, [r1, #4]
    9a3c:	1d31      	adds	r1, r6, #4
    9a3e:	f10b 0018 	add.w	r0, fp, #24
    9a42:	f8cb e010 	str.w	lr, [fp, #16]
    9a46:	f8d6 e004 	ldr.w	lr, [r6, #4]
    9a4a:	1d0e      	adds	r6, r1, #4
    9a4c:	2a24      	cmp	r2, #36	; 0x24
    9a4e:	f8cb e014 	str.w	lr, [fp, #20]
    9a52:	d108      	bne.n	9a66 <_realloc_r+0x352>
    9a54:	684a      	ldr	r2, [r1, #4]
    9a56:	f10b 0020 	add.w	r0, fp, #32
    9a5a:	f8cb 2018 	str.w	r2, [fp, #24]
    9a5e:	6872      	ldr	r2, [r6, #4]
    9a60:	3608      	adds	r6, #8
    9a62:	f8cb 201c 	str.w	r2, [fp, #28]
    9a66:	4631      	mov	r1, r6
    9a68:	4602      	mov	r2, r0
    9a6a:	f851 eb04 	ldr.w	lr, [r1], #4
    9a6e:	f842 eb04 	str.w	lr, [r2], #4
    9a72:	6876      	ldr	r6, [r6, #4]
    9a74:	6046      	str	r6, [r0, #4]
    9a76:	6849      	ldr	r1, [r1, #4]
    9a78:	6051      	str	r1, [r2, #4]
    9a7a:	eb0b 0204 	add.w	r2, fp, r4
    9a7e:	ebc4 010c 	rsb	r1, r4, ip
    9a82:	f041 0101 	orr.w	r1, r1, #1
    9a86:	609a      	str	r2, [r3, #8]
    9a88:	6051      	str	r1, [r2, #4]
    9a8a:	4638      	mov	r0, r7
    9a8c:	f8db 1004 	ldr.w	r1, [fp, #4]
    9a90:	f001 0301 	and.w	r3, r1, #1
    9a94:	431c      	orrs	r4, r3
    9a96:	f8cb 4004 	str.w	r4, [fp, #4]
    9a9a:	f7ff f98d 	bl	8db8 <__malloc_unlock>
    9a9e:	e6ea      	b.n	9876 <_realloc_r+0x162>
    9aa0:	6855      	ldr	r5, [r2, #4]
    9aa2:	4640      	mov	r0, r8
    9aa4:	f108 0808 	add.w	r8, r8, #8
    9aa8:	f025 0503 	bic.w	r5, r5, #3
    9aac:	4455      	add	r5, sl
    9aae:	e6cf      	b.n	9850 <_realloc_r+0x13c>
    9ab0:	4631      	mov	r1, r6
    9ab2:	4628      	mov	r0, r5
    9ab4:	9300      	str	r3, [sp, #0]
    9ab6:	f8cd c004 	str.w	ip, [sp, #4]
    9aba:	f7ff f91f 	bl	8cfc <memmove>
    9abe:	f8dd c004 	ldr.w	ip, [sp, #4]
    9ac2:	9b00      	ldr	r3, [sp, #0]
    9ac4:	e7d9      	b.n	9a7a <_realloc_r+0x366>
    9ac6:	bf00      	nop

00009ac8 <__isinfd>:
    9ac8:	4602      	mov	r2, r0
    9aca:	4240      	negs	r0, r0
    9acc:	ea40 0302 	orr.w	r3, r0, r2
    9ad0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    9ad4:	ea41 73d3 	orr.w	r3, r1, r3, lsr #31
    9ad8:	f1c3 43fe 	rsb	r3, r3, #2130706432	; 0x7f000000
    9adc:	f503 0370 	add.w	r3, r3, #15728640	; 0xf00000
    9ae0:	4258      	negs	r0, r3
    9ae2:	ea40 0303 	orr.w	r3, r0, r3
    9ae6:	17d8      	asrs	r0, r3, #31
    9ae8:	3001      	adds	r0, #1
    9aea:	4770      	bx	lr

00009aec <__isnand>:
    9aec:	4602      	mov	r2, r0
    9aee:	4240      	negs	r0, r0
    9af0:	4310      	orrs	r0, r2
    9af2:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    9af6:	ea41 70d0 	orr.w	r0, r1, r0, lsr #31
    9afa:	f1c0 40fe 	rsb	r0, r0, #2130706432	; 0x7f000000
    9afe:	f500 0070 	add.w	r0, r0, #15728640	; 0xf00000
    9b02:	0fc0      	lsrs	r0, r0, #31
    9b04:	4770      	bx	lr
    9b06:	bf00      	nop

00009b08 <_sbrk_r>:
    9b08:	b538      	push	{r3, r4, r5, lr}
    9b0a:	f240 7418 	movw	r4, #1816	; 0x718
    9b0e:	f2c2 0400 	movt	r4, #8192	; 0x2000
    9b12:	4605      	mov	r5, r0
    9b14:	4608      	mov	r0, r1
    9b16:	2300      	movs	r3, #0
    9b18:	6023      	str	r3, [r4, #0]
    9b1a:	f7f8 fc4d 	bl	23b8 <_sbrk>
    9b1e:	f1b0 3fff 	cmp.w	r0, #4294967295
    9b22:	d000      	beq.n	9b26 <_sbrk_r+0x1e>
    9b24:	bd38      	pop	{r3, r4, r5, pc}
    9b26:	6823      	ldr	r3, [r4, #0]
    9b28:	2b00      	cmp	r3, #0
    9b2a:	d0fb      	beq.n	9b24 <_sbrk_r+0x1c>
    9b2c:	602b      	str	r3, [r5, #0]
    9b2e:	bd38      	pop	{r3, r4, r5, pc}

00009b30 <__sccl>:
    9b30:	4602      	mov	r2, r0
    9b32:	4608      	mov	r0, r1
    9b34:	b470      	push	{r4, r5, r6}
    9b36:	f810 4b01 	ldrb.w	r4, [r0], #1
    9b3a:	2c5e      	cmp	r4, #94	; 0x5e
    9b3c:	d02e      	beq.n	9b9c <__sccl+0x6c>
    9b3e:	2100      	movs	r1, #0
    9b40:	2300      	movs	r3, #0
    9b42:	54d1      	strb	r1, [r2, r3]
    9b44:	3301      	adds	r3, #1
    9b46:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
    9b4a:	d1fa      	bne.n	9b42 <__sccl+0x12>
    9b4c:	b18c      	cbz	r4, 9b72 <__sccl+0x42>
    9b4e:	f081 0c01 	eor.w	ip, r1, #1
    9b52:	4601      	mov	r1, r0
    9b54:	f802 c004 	strb.w	ip, [r2, r4]
    9b58:	4608      	mov	r0, r1
    9b5a:	f810 3b01 	ldrb.w	r3, [r0], #1
    9b5e:	2b2d      	cmp	r3, #45	; 0x2d
    9b60:	d009      	beq.n	9b76 <__sccl+0x46>
    9b62:	2b5d      	cmp	r3, #93	; 0x5d
    9b64:	d001      	beq.n	9b6a <__sccl+0x3a>
    9b66:	b913      	cbnz	r3, 9b6e <__sccl+0x3e>
    9b68:	4608      	mov	r0, r1
    9b6a:	bc70      	pop	{r4, r5, r6}
    9b6c:	4770      	bx	lr
    9b6e:	461c      	mov	r4, r3
    9b70:	e7ef      	b.n	9b52 <__sccl+0x22>
    9b72:	3801      	subs	r0, #1
    9b74:	e7f9      	b.n	9b6a <__sccl+0x3a>
    9b76:	784d      	ldrb	r5, [r1, #1]
    9b78:	2d5d      	cmp	r5, #93	; 0x5d
    9b7a:	bf14      	ite	ne
    9b7c:	2600      	movne	r6, #0
    9b7e:	2601      	moveq	r6, #1
    9b80:	42a5      	cmp	r5, r4
    9b82:	bfb8      	it	lt
    9b84:	f046 0601 	orrlt.w	r6, r6, #1
    9b88:	2e00      	cmp	r6, #0
    9b8a:	d1f0      	bne.n	9b6e <__sccl+0x3e>
    9b8c:	1913      	adds	r3, r2, r4
    9b8e:	3401      	adds	r4, #1
    9b90:	f803 cf01 	strb.w	ip, [r3, #1]!
    9b94:	42a5      	cmp	r5, r4
    9b96:	dcfa      	bgt.n	9b8e <__sccl+0x5e>
    9b98:	3102      	adds	r1, #2
    9b9a:	e7dd      	b.n	9b58 <__sccl+0x28>
    9b9c:	784c      	ldrb	r4, [r1, #1]
    9b9e:	3001      	adds	r0, #1
    9ba0:	2101      	movs	r1, #1
    9ba2:	e7cd      	b.n	9b40 <__sccl+0x10>

00009ba4 <nanf>:
    9ba4:	f240 0000 	movw	r0, #0
    9ba8:	f6c7 70c0 	movt	r0, #32704	; 0x7fc0
    9bac:	4770      	bx	lr
    9bae:	bf00      	nop

00009bb0 <__sclose>:
    9bb0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    9bb4:	f001 bcae 	b.w	b514 <_close_r>

00009bb8 <__sseek>:
    9bb8:	b510      	push	{r4, lr}
    9bba:	460c      	mov	r4, r1
    9bbc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    9bc0:	f002 f8fe 	bl	bdc0 <_lseek_r>
    9bc4:	89a3      	ldrh	r3, [r4, #12]
    9bc6:	f1b0 3fff 	cmp.w	r0, #4294967295
    9bca:	bf15      	itete	ne
    9bcc:	6560      	strne	r0, [r4, #84]	; 0x54
    9bce:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
    9bd2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
    9bd6:	81a3      	strheq	r3, [r4, #12]
    9bd8:	bf18      	it	ne
    9bda:	81a3      	strhne	r3, [r4, #12]
    9bdc:	bd10      	pop	{r4, pc}
    9bde:	bf00      	nop

00009be0 <__swrite>:
    9be0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    9be4:	461d      	mov	r5, r3
    9be6:	898b      	ldrh	r3, [r1, #12]
    9be8:	460c      	mov	r4, r1
    9bea:	4616      	mov	r6, r2
    9bec:	4607      	mov	r7, r0
    9bee:	f413 7f80 	tst.w	r3, #256	; 0x100
    9bf2:	d006      	beq.n	9c02 <__swrite+0x22>
    9bf4:	2302      	movs	r3, #2
    9bf6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    9bfa:	2200      	movs	r2, #0
    9bfc:	f002 f8e0 	bl	bdc0 <_lseek_r>
    9c00:	89a3      	ldrh	r3, [r4, #12]
    9c02:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
    9c06:	4638      	mov	r0, r7
    9c08:	81a3      	strh	r3, [r4, #12]
    9c0a:	4632      	mov	r2, r6
    9c0c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
    9c10:	462b      	mov	r3, r5
    9c12:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    9c16:	f7f8 bbab 	b.w	2370 <_write_r>
    9c1a:	bf00      	nop

00009c1c <__sread>:
    9c1c:	b510      	push	{r4, lr}
    9c1e:	460c      	mov	r4, r1
    9c20:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    9c24:	f002 f8e2 	bl	bdec <_read_r>
    9c28:	2800      	cmp	r0, #0
    9c2a:	db03      	blt.n	9c34 <__sread+0x18>
    9c2c:	6d63      	ldr	r3, [r4, #84]	; 0x54
    9c2e:	181b      	adds	r3, r3, r0
    9c30:	6563      	str	r3, [r4, #84]	; 0x54
    9c32:	bd10      	pop	{r4, pc}
    9c34:	89a3      	ldrh	r3, [r4, #12]
    9c36:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
    9c3a:	81a3      	strh	r3, [r4, #12]
    9c3c:	bd10      	pop	{r4, pc}
    9c3e:	bf00      	nop

00009c40 <strcmp>:
    9c40:	ea80 0201 	eor.w	r2, r0, r1
    9c44:	f012 0f03 	tst.w	r2, #3
    9c48:	d13a      	bne.n	9cc0 <strcmp_unaligned>
    9c4a:	f010 0203 	ands.w	r2, r0, #3
    9c4e:	f020 0003 	bic.w	r0, r0, #3
    9c52:	f021 0103 	bic.w	r1, r1, #3
    9c56:	f850 cb04 	ldr.w	ip, [r0], #4
    9c5a:	bf08      	it	eq
    9c5c:	f851 3b04 	ldreq.w	r3, [r1], #4
    9c60:	d00d      	beq.n	9c7e <strcmp+0x3e>
    9c62:	f082 0203 	eor.w	r2, r2, #3
    9c66:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    9c6a:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
    9c6e:	fa23 f202 	lsr.w	r2, r3, r2
    9c72:	f851 3b04 	ldr.w	r3, [r1], #4
    9c76:	ea4c 0c02 	orr.w	ip, ip, r2
    9c7a:	ea43 0302 	orr.w	r3, r3, r2
    9c7e:	bf00      	nop
    9c80:	f1ac 3201 	sub.w	r2, ip, #16843009	; 0x1010101
    9c84:	459c      	cmp	ip, r3
    9c86:	bf01      	itttt	eq
    9c88:	ea22 020c 	biceq.w	r2, r2, ip
    9c8c:	f012 3f80 	tsteq.w	r2, #2155905152	; 0x80808080
    9c90:	f850 cb04 	ldreq.w	ip, [r0], #4
    9c94:	f851 3b04 	ldreq.w	r3, [r1], #4
    9c98:	d0f2      	beq.n	9c80 <strcmp+0x40>
    9c9a:	ea4f 600c 	mov.w	r0, ip, lsl #24
    9c9e:	ea4f 2c1c 	mov.w	ip, ip, lsr #8
    9ca2:	2801      	cmp	r0, #1
    9ca4:	bf28      	it	cs
    9ca6:	ebb0 6f03 	cmpcs.w	r0, r3, lsl #24
    9caa:	bf08      	it	eq
    9cac:	0a1b      	lsreq	r3, r3, #8
    9cae:	d0f4      	beq.n	9c9a <strcmp+0x5a>
    9cb0:	f003 03ff 	and.w	r3, r3, #255	; 0xff
    9cb4:	ea4f 6010 	mov.w	r0, r0, lsr #24
    9cb8:	eba0 0003 	sub.w	r0, r0, r3
    9cbc:	4770      	bx	lr
    9cbe:	bf00      	nop

00009cc0 <strcmp_unaligned>:
    9cc0:	f010 0f03 	tst.w	r0, #3
    9cc4:	d00a      	beq.n	9cdc <strcmp_unaligned+0x1c>
    9cc6:	f810 2b01 	ldrb.w	r2, [r0], #1
    9cca:	f811 3b01 	ldrb.w	r3, [r1], #1
    9cce:	2a01      	cmp	r2, #1
    9cd0:	bf28      	it	cs
    9cd2:	429a      	cmpcs	r2, r3
    9cd4:	d0f4      	beq.n	9cc0 <strcmp_unaligned>
    9cd6:	eba2 0003 	sub.w	r0, r2, r3
    9cda:	4770      	bx	lr
    9cdc:	f84d 5d04 	str.w	r5, [sp, #-4]!
    9ce0:	f84d 4d04 	str.w	r4, [sp, #-4]!
    9ce4:	f04f 0201 	mov.w	r2, #1
    9ce8:	ea42 2202 	orr.w	r2, r2, r2, lsl #8
    9cec:	ea42 4202 	orr.w	r2, r2, r2, lsl #16
    9cf0:	f001 0c03 	and.w	ip, r1, #3
    9cf4:	f021 0103 	bic.w	r1, r1, #3
    9cf8:	f850 4b04 	ldr.w	r4, [r0], #4
    9cfc:	f851 5b04 	ldr.w	r5, [r1], #4
    9d00:	f1bc 0f02 	cmp.w	ip, #2
    9d04:	d026      	beq.n	9d54 <strcmp_unaligned+0x94>
    9d06:	d84b      	bhi.n	9da0 <strcmp_unaligned+0xe0>
    9d08:	f024 4c7f 	bic.w	ip, r4, #4278190080	; 0xff000000
    9d0c:	ebbc 2f15 	cmp.w	ip, r5, lsr #8
    9d10:	eba4 0302 	sub.w	r3, r4, r2
    9d14:	ea23 0304 	bic.w	r3, r3, r4
    9d18:	d10d      	bne.n	9d36 <strcmp_unaligned+0x76>
    9d1a:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
    9d1e:	bf08      	it	eq
    9d20:	f851 5b04 	ldreq.w	r5, [r1], #4
    9d24:	d10a      	bne.n	9d3c <strcmp_unaligned+0x7c>
    9d26:	ea8c 0c04 	eor.w	ip, ip, r4
    9d2a:	ebbc 6f05 	cmp.w	ip, r5, lsl #24
    9d2e:	d10c      	bne.n	9d4a <strcmp_unaligned+0x8a>
    9d30:	f850 4b04 	ldr.w	r4, [r0], #4
    9d34:	e7e8      	b.n	9d08 <strcmp_unaligned+0x48>
    9d36:	ea4f 2515 	mov.w	r5, r5, lsr #8
    9d3a:	e05c      	b.n	9df6 <strcmp_unaligned+0x136>
    9d3c:	f033 437f 	bics.w	r3, r3, #4278190080	; 0xff000000
    9d40:	d152      	bne.n	9de8 <strcmp_unaligned+0x128>
    9d42:	780d      	ldrb	r5, [r1, #0]
    9d44:	ea4f 6c14 	mov.w	ip, r4, lsr #24
    9d48:	e055      	b.n	9df6 <strcmp_unaligned+0x136>
    9d4a:	ea4f 6c14 	mov.w	ip, r4, lsr #24
    9d4e:	f005 05ff 	and.w	r5, r5, #255	; 0xff
    9d52:	e050      	b.n	9df6 <strcmp_unaligned+0x136>
    9d54:	ea4f 4c04 	mov.w	ip, r4, lsl #16
    9d58:	eba4 0302 	sub.w	r3, r4, r2
    9d5c:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
    9d60:	ea23 0304 	bic.w	r3, r3, r4
    9d64:	ebbc 4f15 	cmp.w	ip, r5, lsr #16
    9d68:	d117      	bne.n	9d9a <strcmp_unaligned+0xda>
    9d6a:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
    9d6e:	bf08      	it	eq
    9d70:	f851 5b04 	ldreq.w	r5, [r1], #4
    9d74:	d107      	bne.n	9d86 <strcmp_unaligned+0xc6>
    9d76:	ea8c 0c04 	eor.w	ip, ip, r4
    9d7a:	ebbc 4f05 	cmp.w	ip, r5, lsl #16
    9d7e:	d108      	bne.n	9d92 <strcmp_unaligned+0xd2>
    9d80:	f850 4b04 	ldr.w	r4, [r0], #4
    9d84:	e7e6      	b.n	9d54 <strcmp_unaligned+0x94>
    9d86:	041b      	lsls	r3, r3, #16
    9d88:	d12e      	bne.n	9de8 <strcmp_unaligned+0x128>
    9d8a:	880d      	ldrh	r5, [r1, #0]
    9d8c:	ea4f 4c14 	mov.w	ip, r4, lsr #16
    9d90:	e031      	b.n	9df6 <strcmp_unaligned+0x136>
    9d92:	ea4f 4505 	mov.w	r5, r5, lsl #16
    9d96:	ea4f 4c14 	mov.w	ip, r4, lsr #16
    9d9a:	ea4f 4515 	mov.w	r5, r5, lsr #16
    9d9e:	e02a      	b.n	9df6 <strcmp_unaligned+0x136>
    9da0:	f004 0cff 	and.w	ip, r4, #255	; 0xff
    9da4:	ebbc 6f15 	cmp.w	ip, r5, lsr #24
    9da8:	eba4 0302 	sub.w	r3, r4, r2
    9dac:	ea23 0304 	bic.w	r3, r3, r4
    9db0:	d10d      	bne.n	9dce <strcmp_unaligned+0x10e>
    9db2:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
    9db6:	bf08      	it	eq
    9db8:	f851 5b04 	ldreq.w	r5, [r1], #4
    9dbc:	d10a      	bne.n	9dd4 <strcmp_unaligned+0x114>
    9dbe:	ea8c 0c04 	eor.w	ip, ip, r4
    9dc2:	ebbc 2f05 	cmp.w	ip, r5, lsl #8
    9dc6:	d10a      	bne.n	9dde <strcmp_unaligned+0x11e>
    9dc8:	f850 4b04 	ldr.w	r4, [r0], #4
    9dcc:	e7e8      	b.n	9da0 <strcmp_unaligned+0xe0>
    9dce:	ea4f 6515 	mov.w	r5, r5, lsr #24
    9dd2:	e010      	b.n	9df6 <strcmp_unaligned+0x136>
    9dd4:	f014 0fff 	tst.w	r4, #255	; 0xff
    9dd8:	d006      	beq.n	9de8 <strcmp_unaligned+0x128>
    9dda:	f851 5b04 	ldr.w	r5, [r1], #4
    9dde:	ea4f 2c14 	mov.w	ip, r4, lsr #8
    9de2:	f025 457f 	bic.w	r5, r5, #4278190080	; 0xff000000
    9de6:	e006      	b.n	9df6 <strcmp_unaligned+0x136>
    9de8:	f04f 0000 	mov.w	r0, #0
    9dec:	f85d 4b04 	ldr.w	r4, [sp], #4
    9df0:	f85d 5b04 	ldr.w	r5, [sp], #4
    9df4:	4770      	bx	lr
    9df6:	f00c 02ff 	and.w	r2, ip, #255	; 0xff
    9dfa:	f005 00ff 	and.w	r0, r5, #255	; 0xff
    9dfe:	2801      	cmp	r0, #1
    9e00:	bf28      	it	cs
    9e02:	4290      	cmpcs	r0, r2
    9e04:	bf04      	itt	eq
    9e06:	ea4f 2c1c 	moveq.w	ip, ip, lsr #8
    9e0a:	0a2d      	lsreq	r5, r5, #8
    9e0c:	d0f3      	beq.n	9df6 <strcmp_unaligned+0x136>
    9e0e:	eba2 0000 	sub.w	r0, r2, r0
    9e12:	f85d 4b04 	ldr.w	r4, [sp], #4
    9e16:	f85d 5b04 	ldr.w	r5, [sp], #4
    9e1a:	4770      	bx	lr
    9e1c:	0000      	lsls	r0, r0, #0
	...

00009e20 <_strtod_r>:
    9e20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    9e24:	b0a3      	sub	sp, #140	; 0x8c
    9e26:	4604      	mov	r4, r0
    9e28:	2600      	movs	r6, #0
    9e2a:	920a      	str	r2, [sp, #40]	; 0x28
    9e2c:	460a      	mov	r2, r1
    9e2e:	2700      	movs	r7, #0
    9e30:	911f      	str	r1, [sp, #124]	; 0x7c
    9e32:	e9cd 6718 	strd	r6, r7, [sp, #96]	; 0x60
    9e36:	7810      	ldrb	r0, [r2, #0]
    9e38:	282d      	cmp	r0, #45	; 0x2d
    9e3a:	f200 8123 	bhi.w	a084 <_strtod_r+0x264>
    9e3e:	e8df f010 	tbh	[pc, r0, lsl #1]
    9e42:	00b2      	.short	0x00b2
    9e44:	01210121 	.word	0x01210121
    9e48:	01210121 	.word	0x01210121
    9e4c:	01210121 	.word	0x01210121
    9e50:	01210121 	.word	0x01210121
    9e54:	011e011e 	.word	0x011e011e
    9e58:	011e011e 	.word	0x011e011e
    9e5c:	0121011e 	.word	0x0121011e
    9e60:	01210121 	.word	0x01210121
    9e64:	01210121 	.word	0x01210121
    9e68:	01210121 	.word	0x01210121
    9e6c:	01210121 	.word	0x01210121
    9e70:	01210121 	.word	0x01210121
    9e74:	01210121 	.word	0x01210121
    9e78:	01210121 	.word	0x01210121
    9e7c:	01210121 	.word	0x01210121
    9e80:	011e0121 	.word	0x011e0121
    9e84:	01210121 	.word	0x01210121
    9e88:	01210121 	.word	0x01210121
    9e8c:	01210121 	.word	0x01210121
    9e90:	01210121 	.word	0x01210121
    9e94:	01210121 	.word	0x01210121
    9e98:	0121011b 	.word	0x0121011b
    9e9c:	00c3      	.short	0x00c3
    9e9e:	2700      	movs	r7, #0
    9ea0:	463e      	mov	r6, r7
    9ea2:	463d      	mov	r5, r7
    9ea4:	f04f 0c00 	mov.w	ip, #0
    9ea8:	9206      	str	r2, [sp, #24]
    9eaa:	46e3      	mov	fp, ip
    9eac:	9510      	str	r5, [sp, #64]	; 0x40
    9eae:	f8cd c010 	str.w	ip, [sp, #16]
    9eb2:	2865      	cmp	r0, #101	; 0x65
    9eb4:	bf14      	ite	ne
    9eb6:	2200      	movne	r2, #0
    9eb8:	2201      	moveq	r2, #1
    9eba:	2845      	cmp	r0, #69	; 0x45
    9ebc:	bf08      	it	eq
    9ebe:	f042 0201 	orreq.w	r2, r2, #1
    9ec2:	2a00      	cmp	r2, #0
    9ec4:	f000 80f9 	beq.w	a0ba <_strtod_r+0x29a>
    9ec8:	ea45 020c 	orr.w	r2, r5, ip
    9ecc:	ea52 0208 	orrs.w	r2, r2, r8
    9ed0:	d069      	beq.n	9fa6 <_strtod_r+0x186>
    9ed2:	991f      	ldr	r1, [sp, #124]	; 0x7c
    9ed4:	f101 0a01 	add.w	sl, r1, #1
    9ed8:	f8cd a07c 	str.w	sl, [sp, #124]	; 0x7c
    9edc:	7848      	ldrb	r0, [r1, #1]
    9ede:	282b      	cmp	r0, #43	; 0x2b
    9ee0:	f000 8521 	beq.w	a926 <_strtod_r+0xb06>
    9ee4:	282d      	cmp	r0, #45	; 0x2d
    9ee6:	f000 83b8 	beq.w	a65a <_strtod_r+0x83a>
    9eea:	2200      	movs	r2, #0
    9eec:	9208      	str	r2, [sp, #32]
    9eee:	f1a0 0230 	sub.w	r2, r0, #48	; 0x30
    9ef2:	2a09      	cmp	r2, #9
    9ef4:	bf84      	itt	hi
    9ef6:	911f      	strhi	r1, [sp, #124]	; 0x7c
    9ef8:	f04f 0a00 	movhi.w	sl, #0
    9efc:	d848      	bhi.n	9f90 <_strtod_r+0x170>
    9efe:	2830      	cmp	r0, #48	; 0x30
    9f00:	d107      	bne.n	9f12 <_strtod_r+0xf2>
    9f02:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
    9f04:	9b10      	ldr	r3, [sp, #64]	; 0x40
    9f06:	3201      	adds	r2, #1
    9f08:	921f      	str	r2, [sp, #124]	; 0x7c
    9f0a:	7810      	ldrb	r0, [r2, #0]
    9f0c:	2830      	cmp	r0, #48	; 0x30
    9f0e:	d0fa      	beq.n	9f06 <_strtod_r+0xe6>
    9f10:	9310      	str	r3, [sp, #64]	; 0x40
    9f12:	f1a0 0231 	sub.w	r2, r0, #49	; 0x31
    9f16:	2a08      	cmp	r2, #8
    9f18:	f200 80cf 	bhi.w	a0ba <_strtod_r+0x29a>
    9f1c:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
    9f1e:	f1a0 0a30 	sub.w	sl, r0, #48	; 0x30
    9f22:	1c53      	adds	r3, r2, #1
    9f24:	930b      	str	r3, [sp, #44]	; 0x2c
    9f26:	9209      	str	r2, [sp, #36]	; 0x24
    9f28:	931f      	str	r3, [sp, #124]	; 0x7c
    9f2a:	7850      	ldrb	r0, [r2, #1]
    9f2c:	282f      	cmp	r0, #47	; 0x2f
    9f2e:	dd1a      	ble.n	9f66 <_strtod_r+0x146>
    9f30:	2839      	cmp	r0, #57	; 0x39
    9f32:	dc18      	bgt.n	9f66 <_strtod_r+0x146>
    9f34:	1c93      	adds	r3, r2, #2
    9f36:	9a10      	ldr	r2, [sp, #64]	; 0x40
    9f38:	46a9      	mov	r9, r5
    9f3a:	920b      	str	r2, [sp, #44]	; 0x2c
    9f3c:	461a      	mov	r2, r3
    9f3e:	e002      	b.n	9f46 <_strtod_r+0x126>
    9f40:	2839      	cmp	r0, #57	; 0x39
    9f42:	f300 8625 	bgt.w	ab90 <_strtod_r+0xd70>
    9f46:	921f      	str	r2, [sp, #124]	; 0x7c
    9f48:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
    9f4c:	7810      	ldrb	r0, [r2, #0]
    9f4e:	eb0a 0a8a 	add.w	sl, sl, sl, lsl #2
    9f52:	4615      	mov	r5, r2
    9f54:	3201      	adds	r2, #1
    9f56:	282f      	cmp	r0, #47	; 0x2f
    9f58:	eb03 0a4a 	add.w	sl, r3, sl, lsl #1
    9f5c:	dcf0      	bgt.n	9f40 <_strtod_r+0x120>
    9f5e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    9f60:	950b      	str	r5, [sp, #44]	; 0x2c
    9f62:	464d      	mov	r5, r9
    9f64:	9210      	str	r2, [sp, #64]	; 0x40
    9f66:	9a09      	ldr	r2, [sp, #36]	; 0x24
    9f68:	f644 691f 	movw	r9, #19999	; 0x4e1f
    9f6c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    9f6e:	1a9b      	subs	r3, r3, r2
    9f70:	45ca      	cmp	sl, r9
    9f72:	bfd4      	ite	le
    9f74:	2200      	movle	r2, #0
    9f76:	2201      	movgt	r2, #1
    9f78:	2b08      	cmp	r3, #8
    9f7a:	bfc8      	it	gt
    9f7c:	f042 0201 	orrgt.w	r2, r2, #1
    9f80:	9309      	str	r3, [sp, #36]	; 0x24
    9f82:	9b08      	ldr	r3, [sp, #32]
    9f84:	2a00      	cmp	r2, #0
    9f86:	bf18      	it	ne
    9f88:	46ca      	movne	sl, r9
    9f8a:	b10b      	cbz	r3, 9f90 <_strtod_r+0x170>
    9f8c:	f1ca 0a00 	rsb	sl, sl, #0
    9f90:	2d00      	cmp	r5, #0
    9f92:	f040 8097 	bne.w	a0c4 <_strtod_r+0x2a4>
    9f96:	ea5c 0c08 	orrs.w	ip, ip, r8
    9f9a:	f040 8119 	bne.w	a1d0 <_strtod_r+0x3b0>
    9f9e:	9f04      	ldr	r7, [sp, #16]
    9fa0:	2f00      	cmp	r7, #0
    9fa2:	f000 829f 	beq.w	a4e4 <_strtod_r+0x6c4>
    9fa6:	2300      	movs	r3, #0
    9fa8:	911f      	str	r1, [sp, #124]	; 0x7c
    9faa:	461a      	mov	r2, r3
    9fac:	930f      	str	r3, [sp, #60]	; 0x3c
    9fae:	9f0a      	ldr	r7, [sp, #40]	; 0x28
    9fb0:	b10f      	cbz	r7, 9fb6 <_strtod_r+0x196>
    9fb2:	991f      	ldr	r1, [sp, #124]	; 0x7c
    9fb4:	6039      	str	r1, [r7, #0]
    9fb6:	980f      	ldr	r0, [sp, #60]	; 0x3c
    9fb8:	b108      	cbz	r0, 9fbe <_strtod_r+0x19e>
    9fba:	f102 4200 	add.w	r2, r2, #2147483648	; 0x80000000
    9fbe:	4618      	mov	r0, r3
    9fc0:	4611      	mov	r1, r2
    9fc2:	b023      	add	sp, #140	; 0x8c
    9fc4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    9fc8:	2001      	movs	r0, #1
    9fca:	900f      	str	r0, [sp, #60]	; 0x3c
    9fcc:	3201      	adds	r2, #1
    9fce:	921f      	str	r2, [sp, #124]	; 0x7c
    9fd0:	7810      	ldrb	r0, [r2, #0]
    9fd2:	2800      	cmp	r0, #0
    9fd4:	d0e7      	beq.n	9fa6 <_strtod_r+0x186>
    9fd6:	2830      	cmp	r0, #48	; 0x30
    9fd8:	bf18      	it	ne
    9fda:	f04f 0800 	movne.w	r8, #0
    9fde:	d058      	beq.n	a092 <_strtod_r+0x272>
    9fe0:	282f      	cmp	r0, #47	; 0x2f
    9fe2:	f340 855f 	ble.w	aaa4 <_strtod_r+0xc84>
    9fe6:	2839      	cmp	r0, #57	; 0x39
    9fe8:	f73f af59 	bgt.w	9e9e <_strtod_r+0x7e>
    9fec:	2700      	movs	r7, #0
    9fee:	463e      	mov	r6, r7
    9ff0:	463d      	mov	r5, r7
    9ff2:	e002      	b.n	9ffa <_strtod_r+0x1da>
    9ff4:	2839      	cmp	r0, #57	; 0x39
    9ff6:	f73f af55 	bgt.w	9ea4 <_strtod_r+0x84>
    9ffa:	eb06 0386 	add.w	r3, r6, r6, lsl #2
    9ffe:	2d08      	cmp	r5, #8
    a000:	eb00 0343 	add.w	r3, r0, r3, lsl #1
    a004:	bfd8      	it	le
    a006:	f1a3 0630 	suble.w	r6, r3, #48	; 0x30
    a00a:	dd07      	ble.n	a01c <_strtod_r+0x1fc>
    a00c:	eb07 0387 	add.w	r3, r7, r7, lsl #2
    a010:	2d0f      	cmp	r5, #15
    a012:	eb00 0043 	add.w	r0, r0, r3, lsl #1
    a016:	bfd8      	it	le
    a018:	f1a0 0730 	suble.w	r7, r0, #48	; 0x30
    a01c:	3501      	adds	r5, #1
    a01e:	18ab      	adds	r3, r5, r2
    a020:	931f      	str	r3, [sp, #124]	; 0x7c
    a022:	5d50      	ldrb	r0, [r2, r5]
    a024:	282f      	cmp	r0, #47	; 0x2f
    a026:	dce5      	bgt.n	9ff4 <_strtod_r+0x1d4>
    a028:	469c      	mov	ip, r3
    a02a:	9510      	str	r5, [sp, #64]	; 0x40
    a02c:	282e      	cmp	r0, #46	; 0x2e
    a02e:	f040 80d2 	bne.w	a1d6 <_strtod_r+0x3b6>
    a032:	9b10      	ldr	r3, [sp, #64]	; 0x40
    a034:	f10c 0001 	add.w	r0, ip, #1
    a038:	901f      	str	r0, [sp, #124]	; 0x7c
    a03a:	f89c 0001 	ldrb.w	r0, [ip, #1]
    a03e:	2b00      	cmp	r3, #0
    a040:	f000 822b 	beq.w	a49a <_strtod_r+0x67a>
    a044:	f04f 0c00 	mov.w	ip, #0
    a048:	461d      	mov	r5, r3
    a04a:	46e3      	mov	fp, ip
    a04c:	9206      	str	r2, [sp, #24]
    a04e:	f1a0 0a30 	sub.w	sl, r0, #48	; 0x30
    a052:	f1ba 0f09 	cmp.w	sl, #9
    a056:	f200 8242 	bhi.w	a4de <_strtod_r+0x6be>
    a05a:	981f      	ldr	r0, [sp, #124]	; 0x7c
    a05c:	f10c 0c01 	add.w	ip, ip, #1
    a060:	9504      	str	r5, [sp, #16]
    a062:	9008      	str	r0, [sp, #32]
    a064:	f1ba 0f00 	cmp.w	sl, #0
    a068:	f040 8522 	bne.w	aab0 <_strtod_r+0xc90>
    a06c:	9d04      	ldr	r5, [sp, #16]
    a06e:	9808      	ldr	r0, [sp, #32]
    a070:	1c42      	adds	r2, r0, #1
    a072:	921f      	str	r2, [sp, #124]	; 0x7c
    a074:	7840      	ldrb	r0, [r0, #1]
    a076:	e7ea      	b.n	a04e <_strtod_r+0x22e>
    a078:	2700      	movs	r7, #0
    a07a:	970f      	str	r7, [sp, #60]	; 0x3c
    a07c:	e7a6      	b.n	9fcc <_strtod_r+0x1ac>
    a07e:	3201      	adds	r2, #1
    a080:	921f      	str	r2, [sp, #124]	; 0x7c
    a082:	e6d8      	b.n	9e36 <_strtod_r+0x16>
    a084:	2300      	movs	r3, #0
    a086:	2830      	cmp	r0, #48	; 0x30
    a088:	930f      	str	r3, [sp, #60]	; 0x3c
    a08a:	bf18      	it	ne
    a08c:	f04f 0800 	movne.w	r8, #0
    a090:	d1a6      	bne.n	9fe0 <_strtod_r+0x1c0>
    a092:	7853      	ldrb	r3, [r2, #1]
    a094:	1c55      	adds	r5, r2, #1
    a096:	2b58      	cmp	r3, #88	; 0x58
    a098:	f000 83c3 	beq.w	a822 <_strtod_r+0xa02>
    a09c:	2b78      	cmp	r3, #120	; 0x78
    a09e:	f000 83c0 	beq.w	a822 <_strtod_r+0xa02>
    a0a2:	462a      	mov	r2, r5
    a0a4:	951f      	str	r5, [sp, #124]	; 0x7c
    a0a6:	3501      	adds	r5, #1
    a0a8:	7810      	ldrb	r0, [r2, #0]
    a0aa:	2830      	cmp	r0, #48	; 0x30
    a0ac:	d0f9      	beq.n	a0a2 <_strtod_r+0x282>
    a0ae:	2800      	cmp	r0, #0
    a0b0:	f000 808e 	beq.w	a1d0 <_strtod_r+0x3b0>
    a0b4:	f04f 0801 	mov.w	r8, #1
    a0b8:	e792      	b.n	9fe0 <_strtod_r+0x1c0>
    a0ba:	f04f 0a00 	mov.w	sl, #0
    a0be:	2d00      	cmp	r5, #0
    a0c0:	f43f af69 	beq.w	9f96 <_strtod_r+0x176>
    a0c4:	4630      	mov	r0, r6
    a0c6:	ebcb 0a0a 	rsb	sl, fp, sl
    a0ca:	f8cd a020 	str.w	sl, [sp, #32]
    a0ce:	f002 f9ab 	bl	c428 <__aeabi_ui2d>
    a0d2:	f8dd 9040 	ldr.w	r9, [sp, #64]	; 0x40
    a0d6:	2d10      	cmp	r5, #16
    a0d8:	bfb4      	ite	lt
    a0da:	46a8      	movlt	r8, r5
    a0dc:	f04f 0810 	movge.w	r8, #16
    a0e0:	f1b9 0f00 	cmp.w	r9, #0
    a0e4:	bf08      	it	eq
    a0e6:	46a9      	moveq	r9, r5
    a0e8:	f1b8 0f09 	cmp.w	r8, #9
    a0ec:	e9cd 0118 	strd	r0, r1, [sp, #96]	; 0x60
    a0f0:	dd16      	ble.n	a120 <_strtod_r+0x300>
    a0f2:	f24d 7398 	movw	r3, #55192	; 0xd798
    a0f6:	f2c0 0300 	movt	r3, #0
    a0fa:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
    a0fe:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
    a102:	f002 fa07 	bl	c514 <__aeabi_dmul>
    a106:	4682      	mov	sl, r0
    a108:	4638      	mov	r0, r7
    a10a:	468b      	mov	fp, r1
    a10c:	f002 f98c 	bl	c428 <__aeabi_ui2d>
    a110:	4602      	mov	r2, r0
    a112:	460b      	mov	r3, r1
    a114:	4650      	mov	r0, sl
    a116:	4659      	mov	r1, fp
    a118:	f002 f84a 	bl	c1b0 <__adddf3>
    a11c:	e9cd 0118 	strd	r0, r1, [sp, #96]	; 0x60
    a120:	2d0f      	cmp	r5, #15
    a122:	dc60      	bgt.n	a1e6 <_strtod_r+0x3c6>
    a124:	9f08      	ldr	r7, [sp, #32]
    a126:	2f00      	cmp	r7, #0
    a128:	d04f      	beq.n	a1ca <_strtod_r+0x3aa>
    a12a:	f340 8537 	ble.w	ab9c <_strtod_r+0xd7c>
    a12e:	9808      	ldr	r0, [sp, #32]
    a130:	2816      	cmp	r0, #22
    a132:	f300 84fa 	bgt.w	ab2a <_strtod_r+0xd0a>
    a136:	9a08      	ldr	r2, [sp, #32]
    a138:	f24d 7398 	movw	r3, #55192	; 0xd798
    a13c:	f2c0 0300 	movt	r3, #0
    a140:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
    a144:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
    a148:	e9d3 2300 	ldrd	r2, r3, [r3]
    a14c:	f002 f9e2 	bl	c514 <__aeabi_dmul>
    a150:	4603      	mov	r3, r0
    a152:	460a      	mov	r2, r1
    a154:	e72b      	b.n	9fae <_strtod_r+0x18e>
    a156:	4649      	mov	r1, r9
    a158:	9806      	ldr	r0, [sp, #24]
    a15a:	f002 fc75 	bl	ca48 <__aeabi_d2iz>
    a15e:	f002 f973 	bl	c448 <__aeabi_i2d>
    a162:	4602      	mov	r2, r0
    a164:	460b      	mov	r3, r1
    a166:	9806      	ldr	r0, [sp, #24]
    a168:	4649      	mov	r1, r9
    a16a:	f002 f81f 	bl	c1ac <__aeabi_dsub>
    a16e:	9a09      	ldr	r2, [sp, #36]	; 0x24
    a170:	e9cd 0104 	strd	r0, r1, [sp, #16]
    a174:	2a00      	cmp	r2, #0
    a176:	f040 833c 	bne.w	a7f2 <_strtod_r+0x9d2>
    a17a:	9b18      	ldr	r3, [sp, #96]	; 0x60
    a17c:	2b00      	cmp	r3, #0
    a17e:	f040 8338 	bne.w	a7f2 <_strtod_r+0x9d2>
    a182:	f02b 437f 	bic.w	r3, fp, #4278190080	; 0xff000000
    a186:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    a18a:	2b00      	cmp	r3, #0
    a18c:	f040 8331 	bne.w	a7f2 <_strtod_r+0x9d2>
    a190:	f20f 735c 	addw	r3, pc, #1884	; 0x75c
    a194:	e9d3 2300 	ldrd	r2, r3, [r3]
    a198:	f002 fc2e 	bl	c9f8 <__aeabi_dcmplt>
    a19c:	2800      	cmp	r0, #0
    a19e:	f000 8167 	beq.w	a470 <_strtod_r+0x650>
    a1a2:	4620      	mov	r0, r4
    a1a4:	991e      	ldr	r1, [sp, #120]	; 0x78
    a1a6:	f7fe ff95 	bl	90d4 <_Bfree>
    a1aa:	4620      	mov	r0, r4
    a1ac:	4639      	mov	r1, r7
    a1ae:	f7fe ff91 	bl	90d4 <_Bfree>
    a1b2:	4620      	mov	r0, r4
    a1b4:	4631      	mov	r1, r6
    a1b6:	f7fe ff8d 	bl	90d4 <_Bfree>
    a1ba:	4620      	mov	r0, r4
    a1bc:	990b      	ldr	r1, [sp, #44]	; 0x2c
    a1be:	f7fe ff89 	bl	90d4 <_Bfree>
    a1c2:	4620      	mov	r0, r4
    a1c4:	4641      	mov	r1, r8
    a1c6:	f7fe ff85 	bl	90d4 <_Bfree>
    a1ca:	9b18      	ldr	r3, [sp, #96]	; 0x60
    a1cc:	9a19      	ldr	r2, [sp, #100]	; 0x64
    a1ce:	e6ee      	b.n	9fae <_strtod_r+0x18e>
    a1d0:	2300      	movs	r3, #0
    a1d2:	461a      	mov	r2, r3
    a1d4:	e6eb      	b.n	9fae <_strtod_r+0x18e>
    a1d6:	f04f 0c00 	mov.w	ip, #0
    a1da:	9206      	str	r2, [sp, #24]
    a1dc:	9d10      	ldr	r5, [sp, #64]	; 0x40
    a1de:	46e3      	mov	fp, ip
    a1e0:	f8cd c010 	str.w	ip, [sp, #16]
    a1e4:	e665      	b.n	9eb2 <_strtod_r+0x92>
    a1e6:	9f08      	ldr	r7, [sp, #32]
    a1e8:	ebc8 0a05 	rsb	sl, r8, r5
    a1ec:	44ba      	add	sl, r7
    a1ee:	f1ba 0f00 	cmp.w	sl, #0
    a1f2:	f340 844f 	ble.w	aa94 <_strtod_r+0xc74>
    a1f6:	f01a 020f 	ands.w	r2, sl, #15
    a1fa:	d00d      	beq.n	a218 <_strtod_r+0x3f8>
    a1fc:	f24d 7398 	movw	r3, #55192	; 0xd798
    a200:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
    a204:	f2c0 0300 	movt	r3, #0
    a208:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
    a20c:	e9d3 2300 	ldrd	r2, r3, [r3]
    a210:	f002 f980 	bl	c514 <__aeabi_dmul>
    a214:	e9cd 0118 	strd	r0, r1, [sp, #96]	; 0x60
    a218:	f03a 0a0f 	bics.w	sl, sl, #15
    a21c:	f040 81b6 	bne.w	a58c <_strtod_r+0x76c>
    a220:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
    a224:	e9cd 2304 	strd	r2, r3, [sp, #16]
    a228:	462b      	mov	r3, r5
    a22a:	9906      	ldr	r1, [sp, #24]
    a22c:	464a      	mov	r2, r9
    a22e:	4620      	mov	r0, r4
    a230:	9600      	str	r6, [sp, #0]
    a232:	f7ff fa21 	bl	9678 <__s2b>
    a236:	9f08      	ldr	r7, [sp, #32]
    a238:	427f      	negs	r7, r7
    a23a:	9711      	str	r7, [sp, #68]	; 0x44
    a23c:	f100 030c 	add.w	r3, r0, #12
    a240:	900b      	str	r0, [sp, #44]	; 0x2c
    a242:	9310      	str	r3, [sp, #64]	; 0x40
    a244:	980b      	ldr	r0, [sp, #44]	; 0x2c
    a246:	6841      	ldr	r1, [r0, #4]
    a248:	4620      	mov	r0, r4
    a24a:	f7fe ff5f 	bl	910c <_Balloc>
    a24e:	990b      	ldr	r1, [sp, #44]	; 0x2c
    a250:	690a      	ldr	r2, [r1, #16]
    a252:	9910      	ldr	r1, [sp, #64]	; 0x40
    a254:	3202      	adds	r2, #2
    a256:	0092      	lsls	r2, r2, #2
    a258:	4607      	mov	r7, r0
    a25a:	300c      	adds	r0, #12
    a25c:	f7f8 f90c 	bl	2478 <memcpy>
    a260:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    a264:	4620      	mov	r0, r4
    a266:	a921      	add	r1, sp, #132	; 0x84
    a268:	9100      	str	r1, [sp, #0]
    a26a:	a920      	add	r1, sp, #128	; 0x80
    a26c:	9101      	str	r1, [sp, #4]
    a26e:	f7fe ff83 	bl	9178 <__d2b>
    a272:	2101      	movs	r1, #1
    a274:	901e      	str	r0, [sp, #120]	; 0x78
    a276:	4620      	mov	r0, r4
    a278:	f7ff f95a 	bl	9530 <__i2b>
    a27c:	9a08      	ldr	r2, [sp, #32]
    a27e:	2a00      	cmp	r2, #0
    a280:	4606      	mov	r6, r0
    a282:	f2c0 822c 	blt.w	a6de <_strtod_r+0x8be>
    a286:	f8dd 9020 	ldr.w	r9, [sp, #32]
    a28a:	2200      	movs	r2, #0
    a28c:	4693      	mov	fp, r2
    a28e:	464b      	mov	r3, r9
    a290:	9d21      	ldr	r5, [sp, #132]	; 0x84
    a292:	f46f 707f 	mvn.w	r0, #1020	; 0x3fc
    a296:	9920      	ldr	r1, [sp, #128]	; 0x80
    a298:	2d00      	cmp	r5, #0
    a29a:	bfac      	ite	ge
    a29c:	eb02 0b05 	addge.w	fp, r2, r5
    a2a0:	1b5b      	sublt	r3, r3, r5
    a2a2:	ebca 0505 	rsb	r5, sl, r5
    a2a6:	eb05 0c01 	add.w	ip, r5, r1
    a2aa:	4584      	cmp	ip, r0
    a2ac:	bfb6      	itet	lt
    a2ae:	f505 6186 	addlt.w	r1, r5, #1072	; 0x430
    a2b2:	f1c1 0136 	rsbge	r1, r1, #54	; 0x36
    a2b6:	3103      	addlt	r1, #3
    a2b8:	eb03 050a 	add.w	r5, r3, sl
    a2bc:	eb01 080b 	add.w	r8, r1, fp
    a2c0:	186d      	adds	r5, r5, r1
    a2c2:	45a8      	cmp	r8, r5
    a2c4:	bfb4      	ite	lt
    a2c6:	4643      	movlt	r3, r8
    a2c8:	462b      	movge	r3, r5
    a2ca:	455b      	cmp	r3, fp
    a2cc:	bfa8      	it	ge
    a2ce:	465b      	movge	r3, fp
    a2d0:	2b00      	cmp	r3, #0
    a2d2:	bfc2      	ittt	gt
    a2d4:	ebc3 0b0b 	rsbgt	fp, r3, fp
    a2d8:	ebc3 0808 	rsbgt	r8, r3, r8
    a2dc:	1aed      	subgt	r5, r5, r3
    a2de:	b18a      	cbz	r2, a304 <_strtod_r+0x4e4>
    a2e0:	4631      	mov	r1, r6
    a2e2:	4620      	mov	r0, r4
    a2e4:	f7ff f972 	bl	95cc <__pow5mult>
    a2e8:	9a1e      	ldr	r2, [sp, #120]	; 0x78
    a2ea:	4606      	mov	r6, r0
    a2ec:	4620      	mov	r0, r4
    a2ee:	4631      	mov	r1, r6
    a2f0:	f7ff f884 	bl	93fc <__multiply>
    a2f4:	991e      	ldr	r1, [sp, #120]	; 0x78
    a2f6:	4603      	mov	r3, r0
    a2f8:	4620      	mov	r0, r4
    a2fa:	9303      	str	r3, [sp, #12]
    a2fc:	f7fe feea 	bl	90d4 <_Bfree>
    a300:	9b03      	ldr	r3, [sp, #12]
    a302:	931e      	str	r3, [sp, #120]	; 0x78
    a304:	f1b8 0f00 	cmp.w	r8, #0
    a308:	dd05      	ble.n	a316 <_strtod_r+0x4f6>
    a30a:	4642      	mov	r2, r8
    a30c:	4620      	mov	r0, r4
    a30e:	991e      	ldr	r1, [sp, #120]	; 0x78
    a310:	f7ff f816 	bl	9340 <__lshift>
    a314:	901e      	str	r0, [sp, #120]	; 0x78
    a316:	f1b9 0f00 	cmp.w	r9, #0
    a31a:	d005      	beq.n	a328 <_strtod_r+0x508>
    a31c:	4639      	mov	r1, r7
    a31e:	464a      	mov	r2, r9
    a320:	4620      	mov	r0, r4
    a322:	f7ff f953 	bl	95cc <__pow5mult>
    a326:	4607      	mov	r7, r0
    a328:	2d00      	cmp	r5, #0
    a32a:	dd05      	ble.n	a338 <_strtod_r+0x518>
    a32c:	4639      	mov	r1, r7
    a32e:	462a      	mov	r2, r5
    a330:	4620      	mov	r0, r4
    a332:	f7ff f805 	bl	9340 <__lshift>
    a336:	4607      	mov	r7, r0
    a338:	f1bb 0f00 	cmp.w	fp, #0
    a33c:	dd05      	ble.n	a34a <_strtod_r+0x52a>
    a33e:	4631      	mov	r1, r6
    a340:	465a      	mov	r2, fp
    a342:	4620      	mov	r0, r4
    a344:	f7fe fffc 	bl	9340 <__lshift>
    a348:	4606      	mov	r6, r0
    a34a:	991e      	ldr	r1, [sp, #120]	; 0x78
    a34c:	463a      	mov	r2, r7
    a34e:	4620      	mov	r0, r4
    a350:	f7fe ff7a 	bl	9248 <__mdiff>
    a354:	2200      	movs	r2, #0
    a356:	4631      	mov	r1, r6
    a358:	68c3      	ldr	r3, [r0, #12]
    a35a:	4680      	mov	r8, r0
    a35c:	60c2      	str	r2, [r0, #12]
    a35e:	9309      	str	r3, [sp, #36]	; 0x24
    a360:	f7fe fd7e 	bl	8e60 <__mcmp>
    a364:	2800      	cmp	r0, #0
    a366:	f2c0 82e1 	blt.w	a92c <_strtod_r+0xb0c>
    a36a:	f000 832e 	beq.w	a9ca <_strtod_r+0xbaa>
    a36e:	4640      	mov	r0, r8
    a370:	4631      	mov	r1, r6
    a372:	f7fe fe0f 	bl	8f94 <__ratio>
    a376:	2200      	movs	r2, #0
    a378:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    a37c:	e9cd 0106 	strd	r0, r1, [sp, #24]
    a380:	f002 fb44 	bl	ca0c <__aeabi_dcmple>
    a384:	2800      	cmp	r0, #0
    a386:	f000 8194 	beq.w	a6b2 <_strtod_r+0x892>
    a38a:	9a09      	ldr	r2, [sp, #36]	; 0x24
    a38c:	2a00      	cmp	r2, #0
    a38e:	f000 81ac 	beq.w	a6ea <_strtod_r+0x8ca>
    a392:	f240 0900 	movw	r9, #0
    a396:	f8dd c064 	ldr.w	ip, [sp, #100]	; 0x64
    a39a:	f6c3 79f0 	movt	r9, #16368	; 0x3ff0
    a39e:	f240 0300 	movw	r3, #0
    a3a2:	2200      	movs	r2, #0
    a3a4:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
    a3a8:	e9cd 231a 	strd	r2, r3, [sp, #104]	; 0x68
    a3ac:	2200      	movs	r2, #0
    a3ae:	9206      	str	r2, [sp, #24]
    a3b0:	f240 0500 	movw	r5, #0
    a3b4:	f240 0300 	movw	r3, #0
    a3b8:	f6c7 75f0 	movt	r5, #32752	; 0x7ff0
    a3bc:	f6c7 73e0 	movt	r3, #32736	; 0x7fe0
    a3c0:	ea0c 0505 	and.w	r5, ip, r5
    a3c4:	f240 0b00 	movw	fp, #0
    a3c8:	429d      	cmp	r5, r3
    a3ca:	f6c7 7bf0 	movt	fp, #32752	; 0x7ff0
    a3ce:	f000 81c5 	beq.w	a75c <_strtod_r+0x93c>
    a3d2:	f1ba 0300 	subs.w	r3, sl, #0
    a3d6:	bf18      	it	ne
    a3d8:	2301      	movne	r3, #1
    a3da:	f1b5 6fd4 	cmp.w	r5, #111149056	; 0x6a00000
    a3de:	bf8c      	ite	hi
    a3e0:	2300      	movhi	r3, #0
    a3e2:	f003 0301 	andls.w	r3, r3, #1
    a3e6:	b30b      	cbz	r3, a42c <_strtod_r+0x60c>
    a3e8:	9806      	ldr	r0, [sp, #24]
    a3ea:	4649      	mov	r1, r9
    a3ec:	f20f 5308 	addw	r3, pc, #1288	; 0x508
    a3f0:	e9d3 2300 	ldrd	r2, r3, [r3]
    a3f4:	f002 fb0a 	bl	ca0c <__aeabi_dcmple>
    a3f8:	b198      	cbz	r0, a422 <_strtod_r+0x602>
    a3fa:	4649      	mov	r1, r9
    a3fc:	9806      	ldr	r0, [sp, #24]
    a3fe:	f002 fb4b 	bl	ca98 <__aeabi_d2uiz>
    a402:	2800      	cmp	r0, #0
    a404:	bf08      	it	eq
    a406:	2001      	moveq	r0, #1
    a408:	f002 f80e 	bl	c428 <__aeabi_ui2d>
    a40c:	9b09      	ldr	r3, [sp, #36]	; 0x24
    a40e:	9006      	str	r0, [sp, #24]
    a410:	4689      	mov	r9, r1
    a412:	2b00      	cmp	r3, #0
    a414:	f000 8202 	beq.w	a81c <_strtod_r+0x9fc>
    a418:	460b      	mov	r3, r1
    a41a:	9806      	ldr	r0, [sp, #24]
    a41c:	4619      	mov	r1, r3
    a41e:	e9cd 011a 	strd	r0, r1, [sp, #104]	; 0x68
    a422:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    a424:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
    a428:	1b5b      	subs	r3, r3, r5
    a42a:	931b      	str	r3, [sp, #108]	; 0x6c
    a42c:	e9dd 011a 	ldrd	r0, r1, [sp, #104]	; 0x68
    a430:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    a434:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    a438:	f7fe fd32 	bl	8ea0 <__ulp>
    a43c:	4602      	mov	r2, r0
    a43e:	460b      	mov	r3, r1
    a440:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    a444:	f002 f866 	bl	c514 <__aeabi_dmul>
    a448:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    a44c:	f001 feb0 	bl	c1b0 <__adddf3>
    a450:	e9cd 0118 	strd	r0, r1, [sp, #96]	; 0x60
    a454:	f8dd b064 	ldr.w	fp, [sp, #100]	; 0x64
    a458:	f1ba 0f00 	cmp.w	sl, #0
    a45c:	d108      	bne.n	a470 <_strtod_r+0x650>
    a45e:	f240 0300 	movw	r3, #0
    a462:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
    a466:	ea0b 0303 	and.w	r3, fp, r3
    a46a:	429d      	cmp	r5, r3
    a46c:	f43f ae73 	beq.w	a156 <_strtod_r+0x336>
    a470:	4620      	mov	r0, r4
    a472:	991e      	ldr	r1, [sp, #120]	; 0x78
    a474:	f7fe fe2e 	bl	90d4 <_Bfree>
    a478:	4620      	mov	r0, r4
    a47a:	4639      	mov	r1, r7
    a47c:	f7fe fe2a 	bl	90d4 <_Bfree>
    a480:	4620      	mov	r0, r4
    a482:	4631      	mov	r1, r6
    a484:	f7fe fe26 	bl	90d4 <_Bfree>
    a488:	4620      	mov	r0, r4
    a48a:	4641      	mov	r1, r8
    a48c:	f7fe fe22 	bl	90d4 <_Bfree>
    a490:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
    a494:	e9cd 0104 	strd	r0, r1, [sp, #16]
    a498:	e6d4      	b.n	a244 <_strtod_r+0x424>
    a49a:	2830      	cmp	r0, #48	; 0x30
    a49c:	bf18      	it	ne
    a49e:	f8dd c040 	ldrne.w	ip, [sp, #64]	; 0x40
    a4a2:	d10c      	bne.n	a4be <_strtod_r+0x69e>
    a4a4:	f10c 0502 	add.w	r5, ip, #2
    a4a8:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
    a4ac:	4663      	mov	r3, ip
    a4ae:	951f      	str	r5, [sp, #124]	; 0x7c
    a4b0:	f10c 0c01 	add.w	ip, ip, #1
    a4b4:	f815 0b01 	ldrb.w	r0, [r5], #1
    a4b8:	2830      	cmp	r0, #48	; 0x30
    a4ba:	d0f8      	beq.n	a4ae <_strtod_r+0x68e>
    a4bc:	9310      	str	r3, [sp, #64]	; 0x40
    a4be:	f1a0 0531 	sub.w	r5, r0, #49	; 0x31
    a4c2:	2d08      	cmp	r5, #8
    a4c4:	f200 80c3 	bhi.w	a64e <_strtod_r+0x82e>
    a4c8:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
    a4ca:	46e3      	mov	fp, ip
    a4cc:	2300      	movs	r3, #0
    a4ce:	f1a0 0a30 	sub.w	sl, r0, #48	; 0x30
    a4d2:	9304      	str	r3, [sp, #16]
    a4d4:	f04f 0c01 	mov.w	ip, #1
    a4d8:	9206      	str	r2, [sp, #24]
    a4da:	9208      	str	r2, [sp, #32]
    a4dc:	e5c2      	b.n	a064 <_strtod_r+0x244>
    a4de:	2301      	movs	r3, #1
    a4e0:	9304      	str	r3, [sp, #16]
    a4e2:	e4e6      	b.n	9eb2 <_strtod_r+0x92>
    a4e4:	3849      	subs	r0, #73	; 0x49
    a4e6:	2825      	cmp	r0, #37	; 0x25
    a4e8:	f63f ad5d 	bhi.w	9fa6 <_strtod_r+0x186>
    a4ec:	a201      	add	r2, pc, #4	; (adr r2, a4f4 <_strtod_r+0x6d4>)
    a4ee:	f852 f020 	ldr.w	pc, [r2, r0, lsl #2]
    a4f2:	bf00      	nop
    a4f4:	0000a68f 	.word	0x0000a68f
    a4f8:	00009fa7 	.word	0x00009fa7
    a4fc:	00009fa7 	.word	0x00009fa7
    a500:	00009fa7 	.word	0x00009fa7
    a504:	00009fa7 	.word	0x00009fa7
    a508:	0000a66b 	.word	0x0000a66b
    a50c:	00009fa7 	.word	0x00009fa7
    a510:	00009fa7 	.word	0x00009fa7
    a514:	00009fa7 	.word	0x00009fa7
    a518:	00009fa7 	.word	0x00009fa7
    a51c:	00009fa7 	.word	0x00009fa7
    a520:	00009fa7 	.word	0x00009fa7
    a524:	00009fa7 	.word	0x00009fa7
    a528:	00009fa7 	.word	0x00009fa7
    a52c:	00009fa7 	.word	0x00009fa7
    a530:	00009fa7 	.word	0x00009fa7
    a534:	00009fa7 	.word	0x00009fa7
    a538:	00009fa7 	.word	0x00009fa7
    a53c:	00009fa7 	.word	0x00009fa7
    a540:	00009fa7 	.word	0x00009fa7
    a544:	00009fa7 	.word	0x00009fa7
    a548:	00009fa7 	.word	0x00009fa7
    a54c:	00009fa7 	.word	0x00009fa7
    a550:	00009fa7 	.word	0x00009fa7
    a554:	00009fa7 	.word	0x00009fa7
    a558:	00009fa7 	.word	0x00009fa7
    a55c:	00009fa7 	.word	0x00009fa7
    a560:	00009fa7 	.word	0x00009fa7
    a564:	00009fa7 	.word	0x00009fa7
    a568:	00009fa7 	.word	0x00009fa7
    a56c:	00009fa7 	.word	0x00009fa7
    a570:	00009fa7 	.word	0x00009fa7
    a574:	0000a68f 	.word	0x0000a68f
    a578:	00009fa7 	.word	0x00009fa7
    a57c:	00009fa7 	.word	0x00009fa7
    a580:	00009fa7 	.word	0x00009fa7
    a584:	00009fa7 	.word	0x00009fa7
    a588:	0000a66b 	.word	0x0000a66b
    a58c:	f5ba 7f9a 	cmp.w	sl, #308	; 0x134
    a590:	f300 8277 	bgt.w	aa82 <_strtod_r+0xc62>
    a594:	ea4f 172a 	mov.w	r7, sl, asr #4
    a598:	f64d 0b70 	movw	fp, #55408	; 0xd870
    a59c:	2f01      	cmp	r7, #1
    a59e:	bfdc      	itt	le
    a5a0:	f04f 0a00 	movle.w	sl, #0
    a5a4:	f2c0 0b00 	movtle	fp, #0
    a5a8:	dd1f      	ble.n	a5ea <_strtod_r+0x7ca>
    a5aa:	4621      	mov	r1, r4
    a5ac:	f2c0 0b00 	movt	fp, #0
    a5b0:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
    a5b4:	46a8      	mov	r8, r5
    a5b6:	f04f 0a00 	mov.w	sl, #0
    a5ba:	465c      	mov	r4, fp
    a5bc:	460d      	mov	r5, r1
    a5be:	f017 0f01 	tst.w	r7, #1
    a5c2:	4610      	mov	r0, r2
    a5c4:	4619      	mov	r1, r3
    a5c6:	f10a 0a01 	add.w	sl, sl, #1
    a5ca:	ea4f 0767 	mov.w	r7, r7, asr #1
    a5ce:	d005      	beq.n	a5dc <_strtod_r+0x7bc>
    a5d0:	e9d4 2300 	ldrd	r2, r3, [r4]
    a5d4:	f001 ff9e 	bl	c514 <__aeabi_dmul>
    a5d8:	4602      	mov	r2, r0
    a5da:	460b      	mov	r3, r1
    a5dc:	3408      	adds	r4, #8
    a5de:	2f01      	cmp	r7, #1
    a5e0:	dced      	bgt.n	a5be <_strtod_r+0x79e>
    a5e2:	462c      	mov	r4, r5
    a5e4:	4645      	mov	r5, r8
    a5e6:	e9cd 2318 	strd	r2, r3, [sp, #96]	; 0x60
    a5ea:	9a19      	ldr	r2, [sp, #100]	; 0x64
    a5ec:	eb0b 03ca 	add.w	r3, fp, sl, lsl #3
    a5f0:	f1a2 7254 	sub.w	r2, r2, #55574528	; 0x3500000
    a5f4:	9219      	str	r2, [sp, #100]	; 0x64
    a5f6:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
    a5fa:	e9d3 2300 	ldrd	r2, r3, [r3]
    a5fe:	f001 ff89 	bl	c514 <__aeabi_dmul>
    a602:	f240 0300 	movw	r3, #0
    a606:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
    a60a:	f240 0200 	movw	r2, #0
    a60e:	f6c7 42a0 	movt	r2, #31904	; 0x7ca0
    a612:	e9cd 0118 	strd	r0, r1, [sp, #96]	; 0x60
    a616:	9919      	ldr	r1, [sp, #100]	; 0x64
    a618:	ea01 0303 	and.w	r3, r1, r3
    a61c:	4293      	cmp	r3, r2
    a61e:	f200 8230 	bhi.w	aa82 <_strtod_r+0xc62>
    a622:	f240 0200 	movw	r2, #0
    a626:	f6c7 4290 	movt	r2, #31888	; 0x7c90
    a62a:	4293      	cmp	r3, r2
    a62c:	f240 82fd 	bls.w	ac2a <_strtod_r+0xe0a>
    a630:	f64f 73ff 	movw	r3, #65535	; 0xffff
    a634:	f04f 32ff 	mov.w	r2, #4294967295
    a638:	f6c7 73ef 	movt	r3, #32751	; 0x7fef
    a63c:	9218      	str	r2, [sp, #96]	; 0x60
    a63e:	9319      	str	r3, [sp, #100]	; 0x64
    a640:	f04f 0a00 	mov.w	sl, #0
    a644:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
    a648:	e9cd 0104 	strd	r0, r1, [sp, #16]
    a64c:	e5ec      	b.n	a228 <_strtod_r+0x408>
    a64e:	2500      	movs	r5, #0
    a650:	9206      	str	r2, [sp, #24]
    a652:	46ab      	mov	fp, r5
    a654:	2201      	movs	r2, #1
    a656:	9204      	str	r2, [sp, #16]
    a658:	e42b      	b.n	9eb2 <_strtod_r+0x92>
    a65a:	2301      	movs	r3, #1
    a65c:	9308      	str	r3, [sp, #32]
    a65e:	f10a 0201 	add.w	r2, sl, #1
    a662:	921f      	str	r2, [sp, #124]	; 0x7c
    a664:	f89a 0001 	ldrb.w	r0, [sl, #1]
    a668:	e441      	b.n	9eee <_strtod_r+0xce>
    a66a:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
    a66c:	489e      	ldr	r0, [pc, #632]	; (a8e8 <_strtod_r+0xac8>)
    a66e:	f810 4c01 	ldrb.w	r4, [r0, #-1]
    a672:	3001      	adds	r0, #1
    a674:	2c00      	cmp	r4, #0
    a676:	f000 82e3 	beq.w	ac40 <_strtod_r+0xe20>
    a67a:	7853      	ldrb	r3, [r2, #1]
    a67c:	3201      	adds	r2, #1
    a67e:	2b40      	cmp	r3, #64	; 0x40
    a680:	dd02      	ble.n	a688 <_strtod_r+0x868>
    a682:	2b5a      	cmp	r3, #90	; 0x5a
    a684:	bfd8      	it	le
    a686:	3320      	addle	r3, #32
    a688:	42a3      	cmp	r3, r4
    a68a:	d0f0      	beq.n	a66e <_strtod_r+0x84e>
    a68c:	e48b      	b.n	9fa6 <_strtod_r+0x186>
    a68e:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
    a690:	4896      	ldr	r0, [pc, #600]	; (a8ec <_strtod_r+0xacc>)
    a692:	f810 4c01 	ldrb.w	r4, [r0, #-1]
    a696:	3001      	adds	r0, #1
    a698:	2c00      	cmp	r4, #0
    a69a:	f000 82e9 	beq.w	ac70 <_strtod_r+0xe50>
    a69e:	7853      	ldrb	r3, [r2, #1]
    a6a0:	3201      	adds	r2, #1
    a6a2:	2b40      	cmp	r3, #64	; 0x40
    a6a4:	dd02      	ble.n	a6ac <_strtod_r+0x88c>
    a6a6:	2b5a      	cmp	r3, #90	; 0x5a
    a6a8:	bfd8      	it	le
    a6aa:	3320      	addle	r3, #32
    a6ac:	42a3      	cmp	r3, r4
    a6ae:	d0f0      	beq.n	a692 <_strtod_r+0x872>
    a6b0:	e479      	b.n	9fa6 <_strtod_r+0x186>
    a6b2:	f240 0300 	movw	r3, #0
    a6b6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    a6ba:	2200      	movs	r2, #0
    a6bc:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
    a6c0:	f001 ff28 	bl	c514 <__aeabi_dmul>
    a6c4:	9a09      	ldr	r2, [sp, #36]	; 0x24
    a6c6:	9006      	str	r0, [sp, #24]
    a6c8:	4689      	mov	r9, r1
    a6ca:	b90a      	cbnz	r2, a6d0 <_strtod_r+0x8b0>
    a6cc:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
    a6d0:	9a06      	ldr	r2, [sp, #24]
    a6d2:	460b      	mov	r3, r1
    a6d4:	f8dd c064 	ldr.w	ip, [sp, #100]	; 0x64
    a6d8:	e9cd 231a 	strd	r2, r3, [sp, #104]	; 0x68
    a6dc:	e668      	b.n	a3b0 <_strtod_r+0x590>
    a6de:	9a11      	ldr	r2, [sp, #68]	; 0x44
    a6e0:	f04f 0900 	mov.w	r9, #0
    a6e4:	464b      	mov	r3, r9
    a6e6:	4693      	mov	fp, r2
    a6e8:	e5d2      	b.n	a290 <_strtod_r+0x470>
    a6ea:	9b18      	ldr	r3, [sp, #96]	; 0x60
    a6ec:	2b00      	cmp	r3, #0
    a6ee:	d174      	bne.n	a7da <_strtod_r+0x9ba>
    a6f0:	f8dd c064 	ldr.w	ip, [sp, #100]	; 0x64
    a6f4:	f02c 437f 	bic.w	r3, ip, #4278190080	; 0xff000000
    a6f8:	4662      	mov	r2, ip
    a6fa:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    a6fe:	b9f3      	cbnz	r3, a73e <_strtod_r+0x91e>
    a700:	f240 0300 	movw	r3, #0
    a704:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    a708:	2200      	movs	r2, #0
    a70a:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
    a70e:	f8cd c00c 	str.w	ip, [sp, #12]
    a712:	f002 f971 	bl	c9f8 <__aeabi_dcmplt>
    a716:	f8dd c00c 	ldr.w	ip, [sp, #12]
    a71a:	2800      	cmp	r0, #0
    a71c:	f000 80f0 	beq.w	a900 <_strtod_r+0xae0>
    a720:	f240 0300 	movw	r3, #0
    a724:	f240 0900 	movw	r9, #0
    a728:	f6cb 73e0 	movt	r3, #49120	; 0xbfe0
    a72c:	f6c3 79e0 	movt	r9, #16352	; 0x3fe0
    a730:	2200      	movs	r2, #0
    a732:	9206      	str	r2, [sp, #24]
    a734:	4610      	mov	r0, r2
    a736:	4619      	mov	r1, r3
    a738:	e9cd 011a 	strd	r0, r1, [sp, #104]	; 0x68
    a73c:	e638      	b.n	a3b0 <_strtod_r+0x590>
    a73e:	f240 0900 	movw	r9, #0
    a742:	f240 0100 	movw	r1, #0
    a746:	f6cb 71f0 	movt	r1, #49136	; 0xbff0
    a74a:	2000      	movs	r0, #0
    a74c:	4694      	mov	ip, r2
    a74e:	e9cd 011a 	strd	r0, r1, [sp, #104]	; 0x68
    a752:	f6c3 79f0 	movt	r9, #16368	; 0x3ff0
    a756:	2100      	movs	r1, #0
    a758:	9106      	str	r1, [sp, #24]
    a75a:	e629      	b.n	a3b0 <_strtod_r+0x590>
    a75c:	f1ac 7354 	sub.w	r3, ip, #55574528	; 0x3500000
    a760:	9319      	str	r3, [sp, #100]	; 0x64
    a762:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
    a766:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
    a76a:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
    a76e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    a772:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    a776:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
    a77a:	f7fe fb91 	bl	8ea0 <__ulp>
    a77e:	4602      	mov	r2, r0
    a780:	460b      	mov	r3, r1
    a782:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
    a786:	f001 fec5 	bl	c514 <__aeabi_dmul>
    a78a:	4602      	mov	r2, r0
    a78c:	460b      	mov	r3, r1
    a78e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    a792:	f001 fd0d 	bl	c1b0 <__adddf3>
    a796:	f64f 7cff 	movw	ip, #65535	; 0xffff
    a79a:	f6c7 4c9f 	movt	ip, #31903	; 0x7c9f
    a79e:	e9cd 0118 	strd	r0, r1, [sp, #96]	; 0x60
    a7a2:	9a19      	ldr	r2, [sp, #100]	; 0x64
    a7a4:	ea02 030b 	and.w	r3, r2, fp
    a7a8:	4563      	cmp	r3, ip
    a7aa:	bf9c      	itt	ls
    a7ac:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
    a7b0:	f8cd b064 	strls.w	fp, [sp, #100]	; 0x64
    a7b4:	f67f ae50 	bls.w	a458 <_strtod_r+0x638>
    a7b8:	f64f 73ff 	movw	r3, #65535	; 0xffff
    a7bc:	9a17      	ldr	r2, [sp, #92]	; 0x5c
    a7be:	f6c7 73ef 	movt	r3, #32751	; 0x7fef
    a7c2:	429a      	cmp	r2, r3
    a7c4:	f000 8150 	beq.w	aa68 <_strtod_r+0xc48>
    a7c8:	f64f 73ff 	movw	r3, #65535	; 0xffff
    a7cc:	f04f 32ff 	mov.w	r2, #4294967295
    a7d0:	f6c7 73ef 	movt	r3, #32751	; 0x7fef
    a7d4:	9218      	str	r2, [sp, #96]	; 0x60
    a7d6:	9319      	str	r3, [sp, #100]	; 0x64
    a7d8:	e64a      	b.n	a470 <_strtod_r+0x650>
    a7da:	2b01      	cmp	r3, #1
    a7dc:	9a19      	ldr	r2, [sp, #100]	; 0x64
    a7de:	d1ae      	bne.n	a73e <_strtod_r+0x91e>
    a7e0:	2a00      	cmp	r2, #0
    a7e2:	d1ac      	bne.n	a73e <_strtod_r+0x91e>
    a7e4:	2300      	movs	r3, #0
    a7e6:	2200      	movs	r2, #0
    a7e8:	e9cd 2318 	strd	r2, r3, [sp, #96]	; 0x60
    a7ec:	2322      	movs	r3, #34	; 0x22
    a7ee:	6023      	str	r3, [r4, #0]
    a7f0:	e4d7      	b.n	a1a2 <_strtod_r+0x382>
    a7f2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    a7f6:	a338      	add	r3, pc, #224	; (adr r3, a8d8 <_strtod_r+0xab8>)
    a7f8:	e9d3 2300 	ldrd	r2, r3, [r3]
    a7fc:	f002 f8fc 	bl	c9f8 <__aeabi_dcmplt>
    a800:	2800      	cmp	r0, #0
    a802:	f47f acce 	bne.w	a1a2 <_strtod_r+0x382>
    a806:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    a80a:	a335      	add	r3, pc, #212	; (adr r3, a8e0 <_strtod_r+0xac0>)
    a80c:	e9d3 2300 	ldrd	r2, r3, [r3]
    a810:	f002 f910 	bl	ca34 <__aeabi_dcmpgt>
    a814:	2800      	cmp	r0, #0
    a816:	f43f ae2b 	beq.w	a470 <_strtod_r+0x650>
    a81a:	e4c2      	b.n	a1a2 <_strtod_r+0x382>
    a81c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
    a820:	e5fb      	b.n	a41a <_strtod_r+0x5fa>
    a822:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
    a824:	f240 5648 	movw	r6, #1352	; 0x548
    a828:	f2c2 0600 	movt	r6, #8192	; 0x2000
    a82c:	4620      	mov	r0, r4
    a82e:	a91f      	add	r1, sp, #124	; 0x7c
    a830:	4632      	mov	r2, r6
    a832:	ab1d      	add	r3, sp, #116	; 0x74
    a834:	9701      	str	r7, [sp, #4]
    a836:	af1e      	add	r7, sp, #120	; 0x78
    a838:	9700      	str	r7, [sp, #0]
    a83a:	f000 ff71 	bl	b720 <__gethex>
    a83e:	f010 0807 	ands.w	r8, r0, #7
    a842:	4607      	mov	r7, r0
    a844:	f43f acc4 	beq.w	a1d0 <_strtod_r+0x3b0>
    a848:	f1b8 0f06 	cmp.w	r8, #6
    a84c:	f000 8168 	beq.w	ab20 <_strtod_r+0xd00>
    a850:	9a1e      	ldr	r2, [sp, #120]	; 0x78
    a852:	b13a      	cbz	r2, a864 <_strtod_r+0xa44>
    a854:	6831      	ldr	r1, [r6, #0]
    a856:	a814      	add	r0, sp, #80	; 0x50
    a858:	f7fe fbe8 	bl	902c <__copybits>
    a85c:	4620      	mov	r0, r4
    a85e:	991e      	ldr	r1, [sp, #120]	; 0x78
    a860:	f7fe fc38 	bl	90d4 <_Bfree>
    a864:	9b1d      	ldr	r3, [sp, #116]	; 0x74
    a866:	f1b8 0f06 	cmp.w	r8, #6
    a86a:	d80b      	bhi.n	a884 <_strtod_r+0xa64>
    a86c:	e8df f008 	tbb	[pc, r8]
    a870:	141c212d 	.word	0x141c212d
    a874:	2104      	.short	0x2104
    a876:	2d          	.byte	0x2d
    a877:	00          	.byte	0x00
    a878:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
    a87c:	9319      	str	r3, [sp, #100]	; 0x64
    a87e:	f04f 33ff 	mov.w	r3, #4294967295
    a882:	9318      	str	r3, [sp, #96]	; 0x60
    a884:	f017 0f08 	tst.w	r7, #8
    a888:	f43f ac9f 	beq.w	a1ca <_strtod_r+0x3aa>
    a88c:	9a19      	ldr	r2, [sp, #100]	; 0x64
    a88e:	9b18      	ldr	r3, [sp, #96]	; 0x60
    a890:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
    a894:	f7ff bb8b 	b.w	9fae <_strtod_r+0x18e>
    a898:	f240 0300 	movw	r3, #0
    a89c:	2200      	movs	r2, #0
    a89e:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
    a8a2:	9218      	str	r2, [sp, #96]	; 0x60
    a8a4:	9319      	str	r3, [sp, #100]	; 0x64
    a8a6:	e7ed      	b.n	a884 <_strtod_r+0xa64>
    a8a8:	9b14      	ldr	r3, [sp, #80]	; 0x50
    a8aa:	9318      	str	r3, [sp, #96]	; 0x60
    a8ac:	9b15      	ldr	r3, [sp, #84]	; 0x54
    a8ae:	9319      	str	r3, [sp, #100]	; 0x64
    a8b0:	e7e8      	b.n	a884 <_strtod_r+0xa64>
    a8b2:	f503 6386 	add.w	r3, r3, #1072	; 0x430
    a8b6:	9a15      	ldr	r2, [sp, #84]	; 0x54
    a8b8:	9914      	ldr	r1, [sp, #80]	; 0x50
    a8ba:	3303      	adds	r3, #3
    a8bc:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
    a8c0:	ea42 5303 	orr.w	r3, r2, r3, lsl #20
    a8c4:	9319      	str	r3, [sp, #100]	; 0x64
    a8c6:	9118      	str	r1, [sp, #96]	; 0x60
    a8c8:	e7dc      	b.n	a884 <_strtod_r+0xa64>
    a8ca:	2300      	movs	r3, #0
    a8cc:	9318      	str	r3, [sp, #96]	; 0x60
    a8ce:	9319      	str	r3, [sp, #100]	; 0x64
    a8d0:	e7d8      	b.n	a884 <_strtod_r+0xa64>
    a8d2:	bf00      	nop
    a8d4:	f3af 8000 	nop.w
    a8d8:	94a03595 	.word	0x94a03595
    a8dc:	3fdfffff 	.word	0x3fdfffff
    a8e0:	35afe535 	.word	0x35afe535
    a8e4:	3fe00000 	.word	0x3fe00000
    a8e8:	0000d8f5 	.word	0x0000d8f5
    a8ec:	0000d8e9 	.word	0x0000d8e9
    a8f0:	94a03595 	.word	0x94a03595
    a8f4:	3fcfffff 	.word	0x3fcfffff
    a8f8:	ffc00000 	.word	0xffc00000
    a8fc:	41dfffff 	.word	0x41dfffff
    a900:	f240 0300 	movw	r3, #0
    a904:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    a908:	2200      	movs	r2, #0
    a90a:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
    a90e:	f8cd c00c 	str.w	ip, [sp, #12]
    a912:	f001 fdff 	bl	c514 <__aeabi_dmul>
    a916:	f8dd c00c 	ldr.w	ip, [sp, #12]
    a91a:	9006      	str	r0, [sp, #24]
    a91c:	4689      	mov	r9, r1
    a91e:	4602      	mov	r2, r0
    a920:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
    a924:	e706      	b.n	a734 <_strtod_r+0x914>
    a926:	2300      	movs	r3, #0
    a928:	9308      	str	r3, [sp, #32]
    a92a:	e698      	b.n	a65e <_strtod_r+0x83e>
    a92c:	9b09      	ldr	r3, [sp, #36]	; 0x24
    a92e:	2b00      	cmp	r3, #0
    a930:	d17c      	bne.n	aa2c <_strtod_r+0xc0c>
    a932:	9b18      	ldr	r3, [sp, #96]	; 0x60
    a934:	2b00      	cmp	r3, #0
    a936:	d179      	bne.n	aa2c <_strtod_r+0xc0c>
    a938:	9a19      	ldr	r2, [sp, #100]	; 0x64
    a93a:	f022 437f 	bic.w	r3, r2, #4278190080	; 0xff000000
    a93e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    a942:	2b00      	cmp	r3, #0
    a944:	d172      	bne.n	aa2c <_strtod_r+0xc0c>
    a946:	f240 0500 	movw	r5, #0
    a94a:	f6c7 75f0 	movt	r5, #32752	; 0x7ff0
    a94e:	ea02 0505 	and.w	r5, r2, r5
    a952:	f1b5 6fd6 	cmp.w	r5, #112197632	; 0x6b00000
    a956:	d969      	bls.n	aa2c <_strtod_r+0xc0c>
    a958:	f8d8 3014 	ldr.w	r3, [r8, #20]
    a95c:	b91b      	cbnz	r3, a966 <_strtod_r+0xb46>
    a95e:	f8d8 3010 	ldr.w	r3, [r8, #16]
    a962:	2b01      	cmp	r3, #1
    a964:	dd62      	ble.n	aa2c <_strtod_r+0xc0c>
    a966:	4641      	mov	r1, r8
    a968:	2201      	movs	r2, #1
    a96a:	4620      	mov	r0, r4
    a96c:	f7fe fce8 	bl	9340 <__lshift>
    a970:	4631      	mov	r1, r6
    a972:	4680      	mov	r8, r0
    a974:	f7fe fa74 	bl	8e60 <__mcmp>
    a978:	2800      	cmp	r0, #0
    a97a:	dd57      	ble.n	aa2c <_strtod_r+0xc0c>
    a97c:	f1ba 0f00 	cmp.w	sl, #0
    a980:	f000 816b 	beq.w	ac5a <_strtod_r+0xe3a>
    a984:	f1b5 6fd6 	cmp.w	r5, #112197632	; 0x6b00000
    a988:	f200 8167 	bhi.w	ac5a <_strtod_r+0xe3a>
    a98c:	f1b5 7f5c 	cmp.w	r5, #57671680	; 0x3700000
    a990:	f67f af28 	bls.w	a7e4 <_strtod_r+0x9c4>
    a994:	f240 0300 	movw	r3, #0
    a998:	2200      	movs	r2, #0
    a99a:	f6c3 1350 	movt	r3, #14672	; 0x3950
    a99e:	9216      	str	r2, [sp, #88]	; 0x58
    a9a0:	9317      	str	r3, [sp, #92]	; 0x5c
    a9a2:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
    a9a6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    a9aa:	f001 fdb3 	bl	c514 <__aeabi_dmul>
    a9ae:	e9cd 0118 	strd	r0, r1, [sp, #96]	; 0x60
    a9b2:	9b19      	ldr	r3, [sp, #100]	; 0x64
    a9b4:	2b00      	cmp	r3, #0
    a9b6:	f47f abf4 	bne.w	a1a2 <_strtod_r+0x382>
    a9ba:	9b18      	ldr	r3, [sp, #96]	; 0x60
    a9bc:	2b00      	cmp	r3, #0
    a9be:	f47f abf0 	bne.w	a1a2 <_strtod_r+0x382>
    a9c2:	2322      	movs	r3, #34	; 0x22
    a9c4:	6023      	str	r3, [r4, #0]
    a9c6:	f7ff bbec 	b.w	a1a2 <_strtod_r+0x382>
    a9ca:	9809      	ldr	r0, [sp, #36]	; 0x24
    a9cc:	2800      	cmp	r0, #0
    a9ce:	f000 80cc 	beq.w	ab6a <_strtod_r+0xd4a>
    a9d2:	9a19      	ldr	r2, [sp, #100]	; 0x64
    a9d4:	f64f 73ff 	movw	r3, #65535	; 0xffff
    a9d8:	f2c0 030f 	movt	r3, #15
    a9dc:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    a9e0:	f421 0170 	bic.w	r1, r1, #15728640	; 0xf00000
    a9e4:	4299      	cmp	r1, r3
    a9e6:	d12a      	bne.n	aa3e <_strtod_r+0xc1e>
    a9e8:	9b18      	ldr	r3, [sp, #96]	; 0x60
    a9ea:	f1ba 0f00 	cmp.w	sl, #0
    a9ee:	f000 81ab 	beq.w	ad48 <_strtod_r+0xf28>
    a9f2:	f240 0100 	movw	r1, #0
    a9f6:	f6c7 71f0 	movt	r1, #32752	; 0x7ff0
    a9fa:	ea02 0101 	and.w	r1, r2, r1
    a9fe:	f1b1 6fd4 	cmp.w	r1, #111149056	; 0x6a00000
    aa02:	f200 81a1 	bhi.w	ad48 <_strtod_r+0xf28>
    aa06:	0d09      	lsrs	r1, r1, #20
    aa08:	f1c1 006b 	rsb	r0, r1, #107	; 0x6b
    aa0c:	f04f 31ff 	mov.w	r1, #4294967295
    aa10:	4081      	lsls	r1, r0
    aa12:	428b      	cmp	r3, r1
    aa14:	d114      	bne.n	aa40 <_strtod_r+0xc20>
    aa16:	f240 0300 	movw	r3, #0
    aa1a:	2100      	movs	r1, #0
    aa1c:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
    aa20:	9118      	str	r1, [sp, #96]	; 0x60
    aa22:	ea02 0303 	and.w	r3, r2, r3
    aa26:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
    aa2a:	9319      	str	r3, [sp, #100]	; 0x64
    aa2c:	f1ba 0f00 	cmp.w	sl, #0
    aa30:	f43f abb7 	beq.w	a1a2 <_strtod_r+0x382>
    aa34:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
    aa38:	e9cd 2304 	strd	r2, r3, [sp, #16]
    aa3c:	e7aa      	b.n	a994 <_strtod_r+0xb74>
    aa3e:	9b18      	ldr	r3, [sp, #96]	; 0x60
    aa40:	f013 0f01 	tst.w	r3, #1
    aa44:	d0f2      	beq.n	aa2c <_strtod_r+0xc0c>
    aa46:	9909      	ldr	r1, [sp, #36]	; 0x24
    aa48:	2900      	cmp	r1, #0
    aa4a:	f000 80da 	beq.w	ac02 <_strtod_r+0xde2>
    aa4e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    aa52:	f7fe fa25 	bl	8ea0 <__ulp>
    aa56:	4602      	mov	r2, r0
    aa58:	460b      	mov	r3, r1
    aa5a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    aa5e:	f001 fba7 	bl	c1b0 <__adddf3>
    aa62:	e9cd 0118 	strd	r0, r1, [sp, #96]	; 0x60
    aa66:	e7e1      	b.n	aa2c <_strtod_r+0xc0c>
    aa68:	9b16      	ldr	r3, [sp, #88]	; 0x58
    aa6a:	f1b3 3fff 	cmp.w	r3, #4294967295
    aa6e:	f47f aeab 	bne.w	a7c8 <_strtod_r+0x9a8>
    aa72:	2322      	movs	r3, #34	; 0x22
    aa74:	f8cd b064 	str.w	fp, [sp, #100]	; 0x64
    aa78:	6023      	str	r3, [r4, #0]
    aa7a:	3b22      	subs	r3, #34	; 0x22
    aa7c:	9318      	str	r3, [sp, #96]	; 0x60
    aa7e:	f7ff bb90 	b.w	a1a2 <_strtod_r+0x382>
    aa82:	f240 0200 	movw	r2, #0
    aa86:	2322      	movs	r3, #34	; 0x22
    aa88:	f6c7 72f0 	movt	r2, #32752	; 0x7ff0
    aa8c:	6023      	str	r3, [r4, #0]
    aa8e:	2300      	movs	r3, #0
    aa90:	f7ff ba8d 	b.w	9fae <_strtod_r+0x18e>
    aa94:	f040 8099 	bne.w	abca <_strtod_r+0xdaa>
    aa98:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
    aa9c:	e9cd 0104 	strd	r0, r1, [sp, #16]
    aaa0:	f7ff bbc2 	b.w	a228 <_strtod_r+0x408>
    aaa4:	2700      	movs	r7, #0
    aaa6:	4694      	mov	ip, r2
    aaa8:	463e      	mov	r6, r7
    aaaa:	9710      	str	r7, [sp, #64]	; 0x40
    aaac:	f7ff babe 	b.w	a02c <_strtod_r+0x20c>
    aab0:	f1bc 0f01 	cmp.w	ip, #1
    aab4:	44e3      	add	fp, ip
    aab6:	d01d      	beq.n	aaf4 <_strtod_r+0xcd4>
    aab8:	9804      	ldr	r0, [sp, #16]
    aaba:	9d10      	ldr	r5, [sp, #64]	; 0x40
    aabc:	eb00 090c 	add.w	r9, r0, ip
    aac0:	4602      	mov	r2, r0
    aac2:	f109 39ff 	add.w	r9, r9, #4294967295
    aac6:	e002      	b.n	aace <_strtod_r+0xcae>
    aac8:	0046      	lsls	r6, r0, #1
    aaca:	454a      	cmp	r2, r9
    aacc:	d00b      	beq.n	aae6 <_strtod_r+0xcc6>
    aace:	3201      	adds	r2, #1
    aad0:	eb06 0086 	add.w	r0, r6, r6, lsl #2
    aad4:	1e53      	subs	r3, r2, #1
    aad6:	2b08      	cmp	r3, #8
    aad8:	ddf6      	ble.n	aac8 <_strtod_r+0xca8>
    aada:	eb07 0387 	add.w	r3, r7, r7, lsl #2
    aade:	2a10      	cmp	r2, #16
    aae0:	bfd8      	it	le
    aae2:	005f      	lslle	r7, r3, #1
    aae4:	e7f1      	b.n	aaca <_strtod_r+0xcaa>
    aae6:	9a04      	ldr	r2, [sp, #16]
    aae8:	9510      	str	r5, [sp, #64]	; 0x40
    aaea:	4494      	add	ip, r2
    aaec:	f10c 3cff 	add.w	ip, ip, #4294967295
    aaf0:	f8cd c010 	str.w	ip, [sp, #16]
    aaf4:	9b04      	ldr	r3, [sp, #16]
    aaf6:	1c5d      	adds	r5, r3, #1
    aaf8:	2b08      	cmp	r3, #8
    aafa:	bfde      	ittt	le
    aafc:	eb06 0686 	addle.w	r6, r6, r6, lsl #2
    ab00:	f04f 0c00 	movle.w	ip, #0
    ab04:	eb0a 0646 	addle.w	r6, sl, r6, lsl #1
    ab08:	f77f aab1 	ble.w	a06e <_strtod_r+0x24e>
    ab0c:	2d10      	cmp	r5, #16
    ab0e:	f04f 0c00 	mov.w	ip, #0
    ab12:	f73f aaac 	bgt.w	a06e <_strtod_r+0x24e>
    ab16:	220a      	movs	r2, #10
    ab18:	fb02 a707 	mla	r7, r2, r7, sl
    ab1c:	f7ff baa7 	b.w	a06e <_strtod_r+0x24e>
    ab20:	2300      	movs	r3, #0
    ab22:	951f      	str	r5, [sp, #124]	; 0x7c
    ab24:	461a      	mov	r2, r3
    ab26:	f7ff ba42 	b.w	9fae <_strtod_r+0x18e>
    ab2a:	f1c5 070f 	rsb	r7, r5, #15
    ab2e:	9808      	ldr	r0, [sp, #32]
    ab30:	f107 0316 	add.w	r3, r7, #22
    ab34:	4298      	cmp	r0, r3
    ab36:	f73f ab56 	bgt.w	a1e6 <_strtod_r+0x3c6>
    ab3a:	f24d 7498 	movw	r4, #55192	; 0xd798
    ab3e:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
    ab42:	f2c0 0400 	movt	r4, #0
    ab46:	eb04 03c7 	add.w	r3, r4, r7, lsl #3
    ab4a:	e9d3 2300 	ldrd	r2, r3, [r3]
    ab4e:	f001 fce1 	bl	c514 <__aeabi_dmul>
    ab52:	9a08      	ldr	r2, [sp, #32]
    ab54:	1bd7      	subs	r7, r2, r7
    ab56:	eb04 04c7 	add.w	r4, r4, r7, lsl #3
    ab5a:	e9d4 2300 	ldrd	r2, r3, [r4]
    ab5e:	f001 fcd9 	bl	c514 <__aeabi_dmul>
    ab62:	4603      	mov	r3, r0
    ab64:	460a      	mov	r2, r1
    ab66:	f7ff ba22 	b.w	9fae <_strtod_r+0x18e>
    ab6a:	9a19      	ldr	r2, [sp, #100]	; 0x64
    ab6c:	f022 437f 	bic.w	r3, r2, #4278190080	; 0xff000000
    ab70:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    ab74:	2b00      	cmp	r3, #0
    ab76:	f47f af62 	bne.w	aa3e <_strtod_r+0xc1e>
    ab7a:	9b18      	ldr	r3, [sp, #96]	; 0x60
    ab7c:	2b00      	cmp	r3, #0
    ab7e:	f47f af5f 	bne.w	aa40 <_strtod_r+0xc20>
    ab82:	f240 0500 	movw	r5, #0
    ab86:	f6c7 75f0 	movt	r5, #32752	; 0x7ff0
    ab8a:	ea02 0505 	and.w	r5, r2, r5
    ab8e:	e6f5      	b.n	a97c <_strtod_r+0xb5c>
    ab90:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    ab92:	950b      	str	r5, [sp, #44]	; 0x2c
    ab94:	464d      	mov	r5, r9
    ab96:	9310      	str	r3, [sp, #64]	; 0x40
    ab98:	f7ff b9e5 	b.w	9f66 <_strtod_r+0x146>
    ab9c:	9b08      	ldr	r3, [sp, #32]
    ab9e:	f113 0f16 	cmn.w	r3, #22
    aba2:	f6ff ab20 	blt.w	a1e6 <_strtod_r+0x3c6>
    aba6:	ebc3 7243 	rsb	r2, r3, r3, lsl #29
    abaa:	f24d 7398 	movw	r3, #55192	; 0xd798
    abae:	f2c0 0300 	movt	r3, #0
    abb2:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
    abb6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
    abba:	e9d3 2300 	ldrd	r2, r3, [r3]
    abbe:	f001 fdd3 	bl	c768 <__aeabi_ddiv>
    abc2:	4603      	mov	r3, r0
    abc4:	460a      	mov	r2, r1
    abc6:	f7ff b9f2 	b.w	9fae <_strtod_r+0x18e>
    abca:	f1ca 0700 	rsb	r7, sl, #0
    abce:	f017 020f 	ands.w	r2, r7, #15
    abd2:	d00d      	beq.n	abf0 <_strtod_r+0xdd0>
    abd4:	f24d 7398 	movw	r3, #55192	; 0xd798
    abd8:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
    abdc:	f2c0 0300 	movt	r3, #0
    abe0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
    abe4:	e9d3 2300 	ldrd	r2, r3, [r3]
    abe8:	f001 fdbe 	bl	c768 <__aeabi_ddiv>
    abec:	e9cd 0118 	strd	r0, r1, [sp, #96]	; 0x60
    abf0:	113f      	asrs	r7, r7, #4
    abf2:	d157      	bne.n	aca4 <_strtod_r+0xe84>
    abf4:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
    abf8:	46ba      	mov	sl, r7
    abfa:	e9cd 2304 	strd	r2, r3, [sp, #16]
    abfe:	f7ff bb13 	b.w	a228 <_strtod_r+0x408>
    ac02:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    ac06:	f7fe f94b 	bl	8ea0 <__ulp>
    ac0a:	4602      	mov	r2, r0
    ac0c:	460b      	mov	r3, r1
    ac0e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    ac12:	f001 facb 	bl	c1ac <__aeabi_dsub>
    ac16:	2200      	movs	r2, #0
    ac18:	2300      	movs	r3, #0
    ac1a:	e9cd 0118 	strd	r0, r1, [sp, #96]	; 0x60
    ac1e:	f001 fee1 	bl	c9e4 <__aeabi_dcmpeq>
    ac22:	2800      	cmp	r0, #0
    ac24:	f43f af02 	beq.w	aa2c <_strtod_r+0xc0c>
    ac28:	e5dc      	b.n	a7e4 <_strtod_r+0x9c4>
    ac2a:	f101 7154 	add.w	r1, r1, #55574528	; 0x3500000
    ac2e:	9119      	str	r1, [sp, #100]	; 0x64
    ac30:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
    ac34:	f04f 0a00 	mov.w	sl, #0
    ac38:	e9cd 2304 	strd	r2, r3, [sp, #16]
    ac3c:	f7ff baf4 	b.w	a228 <_strtod_r+0x408>
    ac40:	1c53      	adds	r3, r2, #1
    ac42:	931f      	str	r3, [sp, #124]	; 0x7c
    ac44:	7853      	ldrb	r3, [r2, #1]
    ac46:	2b28      	cmp	r3, #40	; 0x28
    ac48:	f000 8084 	beq.w	ad54 <_strtod_r+0xf34>
    ac4c:	f240 0200 	movw	r2, #0
    ac50:	2300      	movs	r3, #0
    ac52:	f6cf 72f8 	movt	r2, #65528	; 0xfff8
    ac56:	f7ff b9aa 	b.w	9fae <_strtod_r+0x18e>
    ac5a:	f5a5 1380 	sub.w	r3, r5, #1048576	; 0x100000
    ac5e:	f04f 32ff 	mov.w	r2, #4294967295
    ac62:	9218      	str	r2, [sp, #96]	; 0x60
    ac64:	ea6f 5313 	mvn.w	r3, r3, lsr #20
    ac68:	ea6f 5303 	mvn.w	r3, r3, lsl #20
    ac6c:	9319      	str	r3, [sp, #100]	; 0x64
    ac6e:	e6dd      	b.n	aa2c <_strtod_r+0xc0c>
    ac70:	4845      	ldr	r0, [pc, #276]	; (ad88 <_strtod_r+0xf68>)
    ac72:	4611      	mov	r1, r2
    ac74:	921f      	str	r2, [sp, #124]	; 0x7c
    ac76:	f810 4c01 	ldrb.w	r4, [r0, #-1]
    ac7a:	3001      	adds	r0, #1
    ac7c:	2c00      	cmp	r4, #0
    ac7e:	d066      	beq.n	ad4e <_strtod_r+0xf2e>
    ac80:	784b      	ldrb	r3, [r1, #1]
    ac82:	3101      	adds	r1, #1
    ac84:	2b40      	cmp	r3, #64	; 0x40
    ac86:	dd02      	ble.n	ac8e <_strtod_r+0xe6e>
    ac88:	2b5a      	cmp	r3, #90	; 0x5a
    ac8a:	bfd8      	it	le
    ac8c:	3320      	addle	r3, #32
    ac8e:	42a3      	cmp	r3, r4
    ac90:	d0f1      	beq.n	ac76 <_strtod_r+0xe56>
    ac92:	3201      	adds	r2, #1
    ac94:	921f      	str	r2, [sp, #124]	; 0x7c
    ac96:	f240 0200 	movw	r2, #0
    ac9a:	2300      	movs	r3, #0
    ac9c:	f6c7 72f0 	movt	r2, #32752	; 0x7ff0
    aca0:	f7ff b985 	b.w	9fae <_strtod_r+0x18e>
    aca4:	2f1f      	cmp	r7, #31
    aca6:	dc49      	bgt.n	ad3c <_strtod_r+0xf1c>
    aca8:	f017 0a10 	ands.w	sl, r7, #16
    acac:	bf18      	it	ne
    acae:	f04f 0a6a 	movne.w	sl, #106	; 0x6a
    acb2:	2f00      	cmp	r7, #0
    acb4:	dd16      	ble.n	ace4 <_strtod_r+0xec4>
    acb6:	f64d 08c0 	movw	r8, #55488	; 0xd8c0
    acba:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
    acbe:	f2c0 0800 	movt	r8, #0
    acc2:	f017 0f01 	tst.w	r7, #1
    acc6:	4610      	mov	r0, r2
    acc8:	4619      	mov	r1, r3
    acca:	d005      	beq.n	acd8 <_strtod_r+0xeb8>
    accc:	e9d8 2300 	ldrd	r2, r3, [r8]
    acd0:	f001 fc20 	bl	c514 <__aeabi_dmul>
    acd4:	4602      	mov	r2, r0
    acd6:	460b      	mov	r3, r1
    acd8:	107f      	asrs	r7, r7, #1
    acda:	f108 0808 	add.w	r8, r8, #8
    acde:	d1f0      	bne.n	acc2 <_strtod_r+0xea2>
    ace0:	e9cd 2318 	strd	r2, r3, [sp, #96]	; 0x60
    ace4:	f1ba 0f00 	cmp.w	sl, #0
    ace8:	d01d      	beq.n	ad26 <_strtod_r+0xf06>
    acea:	9a19      	ldr	r2, [sp, #100]	; 0x64
    acec:	f240 0300 	movw	r3, #0
    acf0:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
    acf4:	ea02 0303 	and.w	r3, r2, r3
    acf8:	0d1b      	lsrs	r3, r3, #20
    acfa:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
    acfe:	2b00      	cmp	r3, #0
    ad00:	dd11      	ble.n	ad26 <_strtod_r+0xf06>
    ad02:	2b1f      	cmp	r3, #31
    ad04:	dd36      	ble.n	ad74 <_strtod_r+0xf54>
    ad06:	2100      	movs	r1, #0
    ad08:	2b34      	cmp	r3, #52	; 0x34
    ad0a:	bfc8      	it	gt
    ad0c:	f04f 735c 	movgt.w	r3, #57671680	; 0x3700000
    ad10:	9118      	str	r1, [sp, #96]	; 0x60
    ad12:	bfc8      	it	gt
    ad14:	9319      	strgt	r3, [sp, #100]	; 0x64
    ad16:	dc06      	bgt.n	ad26 <_strtod_r+0xf06>
    ad18:	f04f 31ff 	mov.w	r1, #4294967295
    ad1c:	3b20      	subs	r3, #32
    ad1e:	fa11 f303 	lsls.w	r3, r1, r3
    ad22:	401a      	ands	r2, r3
    ad24:	9219      	str	r2, [sp, #100]	; 0x64
    ad26:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
    ad2a:	2200      	movs	r2, #0
    ad2c:	2300      	movs	r3, #0
    ad2e:	e9cd 0104 	strd	r0, r1, [sp, #16]
    ad32:	f001 fe57 	bl	c9e4 <__aeabi_dcmpeq>
    ad36:	2800      	cmp	r0, #0
    ad38:	f43f aa76 	beq.w	a228 <_strtod_r+0x408>
    ad3c:	2300      	movs	r3, #0
    ad3e:	2222      	movs	r2, #34	; 0x22
    ad40:	6022      	str	r2, [r4, #0]
    ad42:	461a      	mov	r2, r3
    ad44:	f7ff b933 	b.w	9fae <_strtod_r+0x18e>
    ad48:	f04f 31ff 	mov.w	r1, #4294967295
    ad4c:	e661      	b.n	aa12 <_strtod_r+0xbf2>
    ad4e:	3101      	adds	r1, #1
    ad50:	911f      	str	r1, [sp, #124]	; 0x7c
    ad52:	e7a0      	b.n	ac96 <_strtod_r+0xe76>
    ad54:	a81f      	add	r0, sp, #124	; 0x7c
    ad56:	490d      	ldr	r1, [pc, #52]	; (ad8c <_strtod_r+0xf6c>)
    ad58:	aa14      	add	r2, sp, #80	; 0x50
    ad5a:	f000 ff3f 	bl	bbdc <__hexnan>
    ad5e:	2805      	cmp	r0, #5
    ad60:	f47f af74 	bne.w	ac4c <_strtod_r+0xe2c>
    ad64:	9a15      	ldr	r2, [sp, #84]	; 0x54
    ad66:	9b14      	ldr	r3, [sp, #80]	; 0x50
    ad68:	f042 42fe 	orr.w	r2, r2, #2130706432	; 0x7f000000
    ad6c:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
    ad70:	f7ff b91d 	b.w	9fae <_strtod_r+0x18e>
    ad74:	f04f 32ff 	mov.w	r2, #4294967295
    ad78:	fa12 f303 	lsls.w	r3, r2, r3
    ad7c:	9a18      	ldr	r2, [sp, #96]	; 0x60
    ad7e:	ea02 0303 	and.w	r3, r2, r3
    ad82:	9318      	str	r3, [sp, #96]	; 0x60
    ad84:	e7cf      	b.n	ad26 <_strtod_r+0xf06>
    ad86:	bf00      	nop
    ad88:	0000d8ed 	.word	0x0000d8ed
    ad8c:	2000055c 	.word	0x2000055c

0000ad90 <strtof>:
    ad90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    ad92:	f240 042c 	movw	r4, #44	; 0x2c
    ad96:	f2c2 0400 	movt	r4, #8192	; 0x2000
    ad9a:	460a      	mov	r2, r1
    ad9c:	4601      	mov	r1, r0
    ad9e:	6820      	ldr	r0, [r4, #0]
    ada0:	f7ff f83e 	bl	9e20 <_strtod_r>
    ada4:	460f      	mov	r7, r1
    ada6:	4606      	mov	r6, r0
    ada8:	f001 fe96 	bl	cad8 <__aeabi_d2f>
    adac:	2100      	movs	r1, #0
    adae:	4605      	mov	r5, r0
    adb0:	f001 ff26 	bl	cc00 <__aeabi_fcmpeq>
    adb4:	b158      	cbz	r0, adce <strtof+0x3e>
    adb6:	4630      	mov	r0, r6
    adb8:	4639      	mov	r1, r7
    adba:	2200      	movs	r2, #0
    adbc:	2300      	movs	r3, #0
    adbe:	f001 fe11 	bl	c9e4 <__aeabi_dcmpeq>
    adc2:	b920      	cbnz	r0, adce <strtof+0x3e>
    adc4:	6823      	ldr	r3, [r4, #0]
    adc6:	2222      	movs	r2, #34	; 0x22
    adc8:	601a      	str	r2, [r3, #0]
    adca:	4628      	mov	r0, r5
    adcc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    adce:	f64f 71ff 	movw	r1, #65535	; 0xffff
    add2:	4628      	mov	r0, r5
    add4:	f6c7 717f 	movt	r1, #32639	; 0x7f7f
    add8:	f001 ff3a 	bl	cc50 <__aeabi_fcmpgt>
    addc:	b158      	cbz	r0, adf6 <strtof+0x66>
    adde:	f64f 73ff 	movw	r3, #65535	; 0xffff
    ade2:	4630      	mov	r0, r6
    ade4:	4639      	mov	r1, r7
    ade6:	f04f 32ff 	mov.w	r2, #4294967295
    adea:	f6c7 73ef 	movt	r3, #32751	; 0x7fef
    adee:	f001 fe21 	bl	ca34 <__aeabi_dcmpgt>
    adf2:	2800      	cmp	r0, #0
    adf4:	d0e6      	beq.n	adc4 <strtof+0x34>
    adf6:	4628      	mov	r0, r5
    adf8:	f46f 0100 	mvn.w	r1, #8388608	; 0x800000
    adfc:	f001 ff0a 	bl	cc14 <__aeabi_fcmplt>
    ae00:	2800      	cmp	r0, #0
    ae02:	d0e2      	beq.n	adca <strtof+0x3a>
    ae04:	4630      	mov	r0, r6
    ae06:	4639      	mov	r1, r7
    ae08:	f04f 32ff 	mov.w	r2, #4294967295
    ae0c:	f46f 1380 	mvn.w	r3, #1048576	; 0x100000
    ae10:	f001 fdf2 	bl	c9f8 <__aeabi_dcmplt>
    ae14:	2800      	cmp	r0, #0
    ae16:	d0d5      	beq.n	adc4 <strtof+0x34>
    ae18:	4628      	mov	r0, r5
    ae1a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0000ae1c <strtod>:
    ae1c:	f240 032c 	movw	r3, #44	; 0x2c
    ae20:	460a      	mov	r2, r1
    ae22:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ae26:	4601      	mov	r1, r0
    ae28:	6818      	ldr	r0, [r3, #0]
    ae2a:	f7fe bff9 	b.w	9e20 <_strtod_r>
    ae2e:	bf00      	nop

0000ae30 <_strtol_r>:
    ae30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    ae34:	f240 1524 	movw	r5, #292	; 0x124
    ae38:	f2c2 0500 	movt	r5, #8192	; 0x2000
    ae3c:	b083      	sub	sp, #12
    ae3e:	460c      	mov	r4, r1
    ae40:	461f      	mov	r7, r3
    ae42:	f8d5 8000 	ldr.w	r8, [r5]
    ae46:	460e      	mov	r6, r1
    ae48:	9001      	str	r0, [sp, #4]
    ae4a:	9200      	str	r2, [sp, #0]
    ae4c:	f816 5b01 	ldrb.w	r5, [r6], #1
    ae50:	eb08 0305 	add.w	r3, r8, r5
    ae54:	f893 b001 	ldrb.w	fp, [r3, #1]
    ae58:	f01b 0b08 	ands.w	fp, fp, #8
    ae5c:	d1f6      	bne.n	ae4c <_strtol_r+0x1c>
    ae5e:	2d2d      	cmp	r5, #45	; 0x2d
    ae60:	d065      	beq.n	af2e <_strtol_r+0xfe>
    ae62:	2d2b      	cmp	r5, #43	; 0x2b
    ae64:	bf08      	it	eq
    ae66:	f816 5b01 	ldrbeq.w	r5, [r6], #1
    ae6a:	f1d7 0301 	rsbs	r3, r7, #1
    ae6e:	bf38      	it	cc
    ae70:	2300      	movcc	r3, #0
    ae72:	2f10      	cmp	r7, #16
    ae74:	bf14      	ite	ne
    ae76:	461a      	movne	r2, r3
    ae78:	f043 0201 	orreq.w	r2, r3, #1
    ae7c:	b132      	cbz	r2, ae8c <_strtol_r+0x5c>
    ae7e:	2d30      	cmp	r5, #48	; 0x30
    ae80:	d066      	beq.n	af50 <_strtol_r+0x120>
    ae82:	b11b      	cbz	r3, ae8c <_strtol_r+0x5c>
    ae84:	2d30      	cmp	r5, #48	; 0x30
    ae86:	bf0c      	ite	eq
    ae88:	2708      	moveq	r7, #8
    ae8a:	270a      	movne	r7, #10
    ae8c:	f1bb 0f00 	cmp.w	fp, #0
    ae90:	4639      	mov	r1, r7
    ae92:	bf14      	ite	ne
    ae94:	f04f 4900 	movne.w	r9, #2147483648	; 0x80000000
    ae98:	f06f 4900 	mvneq.w	r9, #2147483648	; 0x80000000
    ae9c:	4648      	mov	r0, r9
    ae9e:	f001 f971 	bl	c184 <__aeabi_uidivmod>
    aea2:	4648      	mov	r0, r9
    aea4:	468a      	mov	sl, r1
    aea6:	4639      	mov	r1, r7
    aea8:	f001 f83e 	bl	bf28 <__aeabi_uidiv>
    aeac:	2100      	movs	r1, #0
    aeae:	468c      	mov	ip, r1
    aeb0:	eb08 0205 	add.w	r2, r8, r5
    aeb4:	f1a5 0330 	sub.w	r3, r5, #48	; 0x30
    aeb8:	7852      	ldrb	r2, [r2, #1]
    aeba:	f012 0f04 	tst.w	r2, #4
    aebe:	d108      	bne.n	aed2 <_strtol_r+0xa2>
    aec0:	f012 0f03 	tst.w	r2, #3
    aec4:	d020      	beq.n	af08 <_strtol_r+0xd8>
    aec6:	f012 0f01 	tst.w	r2, #1
    aeca:	bf14      	ite	ne
    aecc:	2337      	movne	r3, #55	; 0x37
    aece:	2357      	moveq	r3, #87	; 0x57
    aed0:	1aeb      	subs	r3, r5, r3
    aed2:	429f      	cmp	r7, r3
    aed4:	dd18      	ble.n	af08 <_strtol_r+0xd8>
    aed6:	4584      	cmp	ip, r0
    aed8:	bf94      	ite	ls
    aeda:	2200      	movls	r2, #0
    aedc:	2201      	movhi	r2, #1
    aede:	ea52 71d1 	orrs.w	r1, r2, r1, lsr #31
    aee2:	f04f 31ff 	mov.w	r1, #4294967295
    aee6:	d10c      	bne.n	af02 <_strtol_r+0xd2>
    aee8:	4584      	cmp	ip, r0
    aeea:	bf14      	ite	ne
    aeec:	2200      	movne	r2, #0
    aeee:	2201      	moveq	r2, #1
    aef0:	4553      	cmp	r3, sl
    aef2:	bfd4      	ite	le
    aef4:	2200      	movle	r2, #0
    aef6:	f002 0201 	andgt.w	r2, r2, #1
    aefa:	b912      	cbnz	r2, af02 <_strtol_r+0xd2>
    aefc:	fb07 3c0c 	mla	ip, r7, ip, r3
    af00:	2101      	movs	r1, #1
    af02:	f816 5b01 	ldrb.w	r5, [r6], #1
    af06:	e7d3      	b.n	aeb0 <_strtol_r+0x80>
    af08:	f1b1 3fff 	cmp.w	r1, #4294967295
    af0c:	d014      	beq.n	af38 <_strtol_r+0x108>
    af0e:	f1bb 0f00 	cmp.w	fp, #0
    af12:	d109      	bne.n	af28 <_strtol_r+0xf8>
    af14:	4660      	mov	r0, ip
    af16:	9b00      	ldr	r3, [sp, #0]
    af18:	b11b      	cbz	r3, af22 <_strtol_r+0xf2>
    af1a:	b101      	cbz	r1, af1e <_strtol_r+0xee>
    af1c:	1e74      	subs	r4, r6, #1
    af1e:	9a00      	ldr	r2, [sp, #0]
    af20:	6014      	str	r4, [r2, #0]
    af22:	b003      	add	sp, #12
    af24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    af28:	f1cc 0000 	rsb	r0, ip, #0
    af2c:	e7f3      	b.n	af16 <_strtol_r+0xe6>
    af2e:	f816 5b01 	ldrb.w	r5, [r6], #1
    af32:	f04f 0b01 	mov.w	fp, #1
    af36:	e798      	b.n	ae6a <_strtol_r+0x3a>
    af38:	9a01      	ldr	r2, [sp, #4]
    af3a:	f1bb 0f00 	cmp.w	fp, #0
    af3e:	f04f 0322 	mov.w	r3, #34	; 0x22
    af42:	bf14      	ite	ne
    af44:	f04f 4000 	movne.w	r0, #2147483648	; 0x80000000
    af48:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
    af4c:	6013      	str	r3, [r2, #0]
    af4e:	e7e2      	b.n	af16 <_strtol_r+0xe6>
    af50:	7832      	ldrb	r2, [r6, #0]
    af52:	2a78      	cmp	r2, #120	; 0x78
    af54:	bf14      	ite	ne
    af56:	2100      	movne	r1, #0
    af58:	2101      	moveq	r1, #1
    af5a:	2a58      	cmp	r2, #88	; 0x58
    af5c:	bf14      	ite	ne
    af5e:	460a      	movne	r2, r1
    af60:	f041 0201 	orreq.w	r2, r1, #1
    af64:	2a00      	cmp	r2, #0
    af66:	d08c      	beq.n	ae82 <_strtol_r+0x52>
    af68:	7875      	ldrb	r5, [r6, #1]
    af6a:	2710      	movs	r7, #16
    af6c:	3602      	adds	r6, #2
    af6e:	e78d      	b.n	ae8c <_strtol_r+0x5c>

0000af70 <strtol>:
    af70:	b410      	push	{r4}
    af72:	f240 042c 	movw	r4, #44	; 0x2c
    af76:	f2c2 0400 	movt	r4, #8192	; 0x2000
    af7a:	468c      	mov	ip, r1
    af7c:	4613      	mov	r3, r2
    af7e:	4601      	mov	r1, r0
    af80:	4662      	mov	r2, ip
    af82:	6820      	ldr	r0, [r4, #0]
    af84:	bc10      	pop	{r4}
    af86:	e753      	b.n	ae30 <_strtol_r>

0000af88 <_strtoll_r>:
    af88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    af8c:	f240 1424 	movw	r4, #292	; 0x124
    af90:	f2c2 0400 	movt	r4, #8192	; 0x2000
    af94:	b08b      	sub	sp, #44	; 0x2c
    af96:	469a      	mov	sl, r3
    af98:	460d      	mov	r5, r1
    af9a:	6826      	ldr	r6, [r4, #0]
    af9c:	9106      	str	r1, [sp, #24]
    af9e:	9009      	str	r0, [sp, #36]	; 0x24
    afa0:	9208      	str	r2, [sp, #32]
    afa2:	f815 4b01 	ldrb.w	r4, [r5], #1
    afa6:	1933      	adds	r3, r6, r4
    afa8:	785b      	ldrb	r3, [r3, #1]
    afaa:	f013 0308 	ands.w	r3, r3, #8
    afae:	d1f8      	bne.n	afa2 <_strtoll_r+0x1a>
    afb0:	2c2d      	cmp	r4, #45	; 0x2d
    afb2:	f000 80aa 	beq.w	b10a <_strtoll_r+0x182>
    afb6:	2c2b      	cmp	r4, #43	; 0x2b
    afb8:	bf08      	it	eq
    afba:	f815 4b01 	ldrbeq.w	r4, [r5], #1
    afbe:	9307      	str	r3, [sp, #28]
    afc0:	f1da 0301 	rsbs	r3, sl, #1
    afc4:	bf38      	it	cc
    afc6:	2300      	movcc	r3, #0
    afc8:	f1ba 0f10 	cmp.w	sl, #16
    afcc:	bf14      	ite	ne
    afce:	461a      	movne	r2, r3
    afd0:	f043 0201 	orreq.w	r2, r3, #1
    afd4:	b1aa      	cbz	r2, b002 <_strtoll_r+0x7a>
    afd6:	2c30      	cmp	r4, #48	; 0x30
    afd8:	f000 80a5 	beq.w	b126 <_strtoll_r+0x19e>
    afdc:	2b00      	cmp	r3, #0
    afde:	f000 80c5 	beq.w	b16c <_strtoll_r+0x1e4>
    afe2:	2c30      	cmp	r4, #48	; 0x30
    afe4:	f000 80b9 	beq.w	b15a <_strtoll_r+0x1d2>
    afe8:	9807      	ldr	r0, [sp, #28]
    afea:	220a      	movs	r2, #10
    afec:	2300      	movs	r3, #0
    afee:	f04f 0a0a 	mov.w	sl, #10
    aff2:	e9cd 2304 	strd	r2, r3, [sp, #16]
    aff6:	b160      	cbz	r0, b012 <_strtoll_r+0x8a>
    aff8:	f04f 0800 	mov.w	r8, #0
    affc:	f04f 4900 	mov.w	r9, #2147483648	; 0x80000000
    b000:	e00b      	b.n	b01a <_strtoll_r+0x92>
    b002:	4652      	mov	r2, sl
    b004:	ea4f 73e2 	mov.w	r3, r2, asr #31
    b008:	e9cd 2304 	strd	r2, r3, [sp, #16]
    b00c:	9807      	ldr	r0, [sp, #28]
    b00e:	2800      	cmp	r0, #0
    b010:	d1f2      	bne.n	aff8 <_strtoll_r+0x70>
    b012:	f04f 38ff 	mov.w	r8, #4294967295
    b016:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
    b01a:	4640      	mov	r0, r8
    b01c:	4649      	mov	r1, r9
    b01e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    b022:	2700      	movs	r7, #0
    b024:	f001 fe1e 	bl	cc64 <__aeabi_uldivmod>
    b028:	4640      	mov	r0, r8
    b02a:	4649      	mov	r1, r9
    b02c:	4693      	mov	fp, r2
    b02e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    b032:	f001 fe17 	bl	cc64 <__aeabi_uldivmod>
    b036:	2200      	movs	r2, #0
    b038:	2300      	movs	r3, #0
    b03a:	f8cd b004 	str.w	fp, [sp, #4]
    b03e:	f8cd a000 	str.w	sl, [sp]
    b042:	4680      	mov	r8, r0
    b044:	4689      	mov	r9, r1
    b046:	1930      	adds	r0, r6, r4
    b048:	f1a4 0130 	sub.w	r1, r4, #48	; 0x30
    b04c:	7840      	ldrb	r0, [r0, #1]
    b04e:	f010 0f04 	tst.w	r0, #4
    b052:	d108      	bne.n	b066 <_strtoll_r+0xde>
    b054:	f010 0f03 	tst.w	r0, #3
    b058:	d040      	beq.n	b0dc <_strtoll_r+0x154>
    b05a:	f010 0f01 	tst.w	r0, #1
    b05e:	bf14      	ite	ne
    b060:	2137      	movne	r1, #55	; 0x37
    b062:	2157      	moveq	r1, #87	; 0x57
    b064:	1a61      	subs	r1, r4, r1
    b066:	ea83 0b09 	eor.w	fp, r3, r9
    b06a:	ea82 0a08 	eor.w	sl, r2, r8
    b06e:	e9cd ab02 	strd	sl, fp, [sp, #8]
    b072:	f8dd b000 	ldr.w	fp, [sp]
    b076:	458b      	cmp	fp, r1
    b078:	dd30      	ble.n	b0dc <_strtoll_r+0x154>
    b07a:	4590      	cmp	r8, r2
    b07c:	eb79 0003 	sbcs.w	r0, r9, r3
    b080:	bf2c      	ite	cs
    b082:	2000      	movcs	r0, #0
    b084:	2001      	movcc	r0, #1
    b086:	ea50 77d7 	orrs.w	r7, r0, r7, lsr #31
    b08a:	f04f 37ff 	mov.w	r7, #4294967295
    b08e:	d122      	bne.n	b0d6 <_strtoll_r+0x14e>
    b090:	e9dd ab02 	ldrd	sl, fp, [sp, #8]
    b094:	9805      	ldr	r0, [sp, #20]
    b096:	9c04      	ldr	r4, [sp, #16]
    b098:	ea5a 0b0b 	orrs.w	fp, sl, fp
    b09c:	f8dd a004 	ldr.w	sl, [sp, #4]
    b0a0:	fb02 fc00 	mul.w	ip, r2, r0
    b0a4:	bf14      	ite	ne
    b0a6:	2000      	movne	r0, #0
    b0a8:	2001      	moveq	r0, #1
    b0aa:	4551      	cmp	r1, sl
    b0ac:	bfd4      	ite	le
    b0ae:	2000      	movle	r0, #0
    b0b0:	f000 0001 	andgt.w	r0, r0, #1
    b0b4:	fba2 ab04 	umull	sl, fp, r2, r4
    b0b8:	fb04 cc03 	mla	ip, r4, r3, ip
    b0bc:	e9cd ab02 	strd	sl, fp, [sp, #8]
    b0c0:	b948      	cbnz	r0, b0d6 <_strtoll_r+0x14e>
    b0c2:	44e3      	add	fp, ip
    b0c4:	f8cd b00c 	str.w	fp, [sp, #12]
    b0c8:	e9dd ab02 	ldrd	sl, fp, [sp, #8]
    b0cc:	2701      	movs	r7, #1
    b0ce:	eb1a 0201 	adds.w	r2, sl, r1
    b0d2:	eb4b 73e1 	adc.w	r3, fp, r1, asr #31
    b0d6:	f815 4b01 	ldrb.w	r4, [r5], #1
    b0da:	e7b4      	b.n	b046 <_strtoll_r+0xbe>
    b0dc:	f1b7 3fff 	cmp.w	r7, #4294967295
    b0e0:	9807      	ldr	r0, [sp, #28]
    b0e2:	d017      	beq.n	b114 <_strtoll_r+0x18c>
    b0e4:	b968      	cbnz	r0, b102 <_strtoll_r+0x17a>
    b0e6:	9908      	ldr	r1, [sp, #32]
    b0e8:	b119      	cbz	r1, b0f2 <_strtoll_r+0x16a>
    b0ea:	b93f      	cbnz	r7, b0fc <_strtoll_r+0x174>
    b0ec:	9806      	ldr	r0, [sp, #24]
    b0ee:	9c08      	ldr	r4, [sp, #32]
    b0f0:	6020      	str	r0, [r4, #0]
    b0f2:	4619      	mov	r1, r3
    b0f4:	4610      	mov	r0, r2
    b0f6:	b00b      	add	sp, #44	; 0x2c
    b0f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    b0fc:	3d01      	subs	r5, #1
    b0fe:	9506      	str	r5, [sp, #24]
    b100:	e7f4      	b.n	b0ec <_strtoll_r+0x164>
    b102:	4252      	negs	r2, r2
    b104:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    b108:	e7ed      	b.n	b0e6 <_strtoll_r+0x15e>
    b10a:	f815 4b01 	ldrb.w	r4, [r5], #1
    b10e:	2001      	movs	r0, #1
    b110:	9007      	str	r0, [sp, #28]
    b112:	e755      	b.n	afc0 <_strtoll_r+0x38>
    b114:	b9e8      	cbnz	r0, b152 <_strtoll_r+0x1ca>
    b116:	f04f 32ff 	mov.w	r2, #4294967295
    b11a:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
    b11e:	9c09      	ldr	r4, [sp, #36]	; 0x24
    b120:	2122      	movs	r1, #34	; 0x22
    b122:	6021      	str	r1, [r4, #0]
    b124:	e7df      	b.n	b0e6 <_strtoll_r+0x15e>
    b126:	782a      	ldrb	r2, [r5, #0]
    b128:	2a78      	cmp	r2, #120	; 0x78
    b12a:	bf14      	ite	ne
    b12c:	2100      	movne	r1, #0
    b12e:	2101      	moveq	r1, #1
    b130:	2a58      	cmp	r2, #88	; 0x58
    b132:	bf14      	ite	ne
    b134:	460a      	movne	r2, r1
    b136:	f041 0201 	orreq.w	r2, r1, #1
    b13a:	2a00      	cmp	r2, #0
    b13c:	f43f af4e 	beq.w	afdc <_strtoll_r+0x54>
    b140:	786c      	ldrb	r4, [r5, #1]
    b142:	2210      	movs	r2, #16
    b144:	2300      	movs	r3, #0
    b146:	3502      	adds	r5, #2
    b148:	e9cd 2304 	strd	r2, r3, [sp, #16]
    b14c:	f04f 0a10 	mov.w	sl, #16
    b150:	e75c      	b.n	b00c <_strtoll_r+0x84>
    b152:	2200      	movs	r2, #0
    b154:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
    b158:	e7e1      	b.n	b11e <_strtoll_r+0x196>
    b15a:	f04f 0a08 	mov.w	sl, #8
    b15e:	f04f 0b00 	mov.w	fp, #0
    b162:	e9cd ab04 	strd	sl, fp, [sp, #16]
    b166:	f04f 0a08 	mov.w	sl, #8
    b16a:	e74f      	b.n	b00c <_strtoll_r+0x84>
    b16c:	4650      	mov	r0, sl
    b16e:	ea4f 71e0 	mov.w	r1, r0, asr #31
    b172:	e9cd 0104 	strd	r0, r1, [sp, #16]
    b176:	e749      	b.n	b00c <_strtoll_r+0x84>

0000b178 <_strtoul_r>:
    b178:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    b17c:	f240 1624 	movw	r6, #292	; 0x124
    b180:	f2c2 0600 	movt	r6, #8192	; 0x2000
    b184:	b083      	sub	sp, #12
    b186:	460c      	mov	r4, r1
    b188:	4615      	mov	r5, r2
    b18a:	f8d6 a000 	ldr.w	sl, [r6]
    b18e:	4698      	mov	r8, r3
    b190:	460f      	mov	r7, r1
    b192:	9001      	str	r0, [sp, #4]
    b194:	f817 6b01 	ldrb.w	r6, [r7], #1
    b198:	eb0a 0306 	add.w	r3, sl, r6
    b19c:	f893 b001 	ldrb.w	fp, [r3, #1]
    b1a0:	f01b 0b08 	ands.w	fp, fp, #8
    b1a4:	d1f6      	bne.n	b194 <_strtoul_r+0x1c>
    b1a6:	2e2d      	cmp	r6, #45	; 0x2d
    b1a8:	d06c      	beq.n	b284 <_strtoul_r+0x10c>
    b1aa:	2e2b      	cmp	r6, #43	; 0x2b
    b1ac:	bf08      	it	eq
    b1ae:	f817 6b01 	ldrbeq.w	r6, [r7], #1
    b1b2:	f1d8 0301 	rsbs	r3, r8, #1
    b1b6:	bf38      	it	cc
    b1b8:	2300      	movcc	r3, #0
    b1ba:	f1b8 0f10 	cmp.w	r8, #16
    b1be:	bf14      	ite	ne
    b1c0:	461a      	movne	r2, r3
    b1c2:	f043 0201 	orreq.w	r2, r3, #1
    b1c6:	b172      	cbz	r2, b1e6 <_strtoul_r+0x6e>
    b1c8:	2e30      	cmp	r6, #48	; 0x30
    b1ca:	d060      	beq.n	b28e <_strtoul_r+0x116>
    b1cc:	b15b      	cbz	r3, b1e6 <_strtoul_r+0x6e>
    b1ce:	2e30      	cmp	r6, #48	; 0x30
    b1d0:	bf0c      	ite	eq
    b1d2:	f04f 0808 	moveq.w	r8, #8
    b1d6:	f04f 080a 	movne.w	r8, #10
    b1da:	bf0c      	ite	eq
    b1dc:	f04f 0907 	moveq.w	r9, #7
    b1e0:	f04f 0905 	movne.w	r9, #5
    b1e4:	e005      	b.n	b1f2 <_strtoul_r+0x7a>
    b1e6:	f04f 30ff 	mov.w	r0, #4294967295
    b1ea:	4641      	mov	r1, r8
    b1ec:	f000 ffca 	bl	c184 <__aeabi_uidivmod>
    b1f0:	4689      	mov	r9, r1
    b1f2:	4641      	mov	r1, r8
    b1f4:	f04f 30ff 	mov.w	r0, #4294967295
    b1f8:	f000 fe96 	bl	bf28 <__aeabi_uidiv>
    b1fc:	2100      	movs	r1, #0
    b1fe:	4684      	mov	ip, r0
    b200:	4608      	mov	r0, r1
    b202:	eb0a 0206 	add.w	r2, sl, r6
    b206:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
    b20a:	7852      	ldrb	r2, [r2, #1]
    b20c:	f012 0f04 	tst.w	r2, #4
    b210:	d108      	bne.n	b224 <_strtoul_r+0xac>
    b212:	f012 0f03 	tst.w	r2, #3
    b216:	d020      	beq.n	b25a <_strtoul_r+0xe2>
    b218:	f012 0f01 	tst.w	r2, #1
    b21c:	bf14      	ite	ne
    b21e:	2337      	movne	r3, #55	; 0x37
    b220:	2357      	moveq	r3, #87	; 0x57
    b222:	1af3      	subs	r3, r6, r3
    b224:	4598      	cmp	r8, r3
    b226:	dd18      	ble.n	b25a <_strtoul_r+0xe2>
    b228:	4560      	cmp	r0, ip
    b22a:	bf94      	ite	ls
    b22c:	2200      	movls	r2, #0
    b22e:	2201      	movhi	r2, #1
    b230:	ea52 71d1 	orrs.w	r1, r2, r1, lsr #31
    b234:	f04f 31ff 	mov.w	r1, #4294967295
    b238:	d10c      	bne.n	b254 <_strtoul_r+0xdc>
    b23a:	4560      	cmp	r0, ip
    b23c:	bf14      	ite	ne
    b23e:	2200      	movne	r2, #0
    b240:	2201      	moveq	r2, #1
    b242:	454b      	cmp	r3, r9
    b244:	bfd4      	ite	le
    b246:	2200      	movle	r2, #0
    b248:	f002 0201 	andgt.w	r2, r2, #1
    b24c:	b912      	cbnz	r2, b254 <_strtoul_r+0xdc>
    b24e:	fb08 3000 	mla	r0, r8, r0, r3
    b252:	2101      	movs	r1, #1
    b254:	f817 6b01 	ldrb.w	r6, [r7], #1
    b258:	e7d3      	b.n	b202 <_strtoul_r+0x8a>
    b25a:	f1b1 3fff 	cmp.w	r1, #4294967295
    b25e:	d00c      	beq.n	b27a <_strtoul_r+0x102>
    b260:	f1bb 0f00 	cmp.w	fp, #0
    b264:	d107      	bne.n	b276 <_strtoul_r+0xfe>
    b266:	b10d      	cbz	r5, b26c <_strtoul_r+0xf4>
    b268:	b919      	cbnz	r1, b272 <_strtoul_r+0xfa>
    b26a:	602c      	str	r4, [r5, #0]
    b26c:	b003      	add	sp, #12
    b26e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    b272:	1e7c      	subs	r4, r7, #1
    b274:	e7f9      	b.n	b26a <_strtoul_r+0xf2>
    b276:	4240      	negs	r0, r0
    b278:	e7f5      	b.n	b266 <_strtoul_r+0xee>
    b27a:	9a01      	ldr	r2, [sp, #4]
    b27c:	2322      	movs	r3, #34	; 0x22
    b27e:	4608      	mov	r0, r1
    b280:	6013      	str	r3, [r2, #0]
    b282:	e7f0      	b.n	b266 <_strtoul_r+0xee>
    b284:	f817 6b01 	ldrb.w	r6, [r7], #1
    b288:	f04f 0b01 	mov.w	fp, #1
    b28c:	e791      	b.n	b1b2 <_strtoul_r+0x3a>
    b28e:	783a      	ldrb	r2, [r7, #0]
    b290:	2a78      	cmp	r2, #120	; 0x78
    b292:	bf14      	ite	ne
    b294:	2100      	movne	r1, #0
    b296:	2101      	moveq	r1, #1
    b298:	2a58      	cmp	r2, #88	; 0x58
    b29a:	bf14      	ite	ne
    b29c:	460a      	movne	r2, r1
    b29e:	f041 0201 	orreq.w	r2, r1, #1
    b2a2:	2a00      	cmp	r2, #0
    b2a4:	d092      	beq.n	b1cc <_strtoul_r+0x54>
    b2a6:	787e      	ldrb	r6, [r7, #1]
    b2a8:	f04f 090f 	mov.w	r9, #15
    b2ac:	3702      	adds	r7, #2
    b2ae:	f04f 0810 	mov.w	r8, #16
    b2b2:	e79e      	b.n	b1f2 <_strtoul_r+0x7a>

0000b2b4 <strtoul>:
    b2b4:	b410      	push	{r4}
    b2b6:	f240 042c 	movw	r4, #44	; 0x2c
    b2ba:	f2c2 0400 	movt	r4, #8192	; 0x2000
    b2be:	468c      	mov	ip, r1
    b2c0:	4613      	mov	r3, r2
    b2c2:	4601      	mov	r1, r0
    b2c4:	4662      	mov	r2, ip
    b2c6:	6820      	ldr	r0, [r4, #0]
    b2c8:	bc10      	pop	{r4}
    b2ca:	e755      	b.n	b178 <_strtoul_r>

0000b2cc <_strtoull_r>:
    b2cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    b2d0:	f240 1424 	movw	r4, #292	; 0x124
    b2d4:	f2c2 0400 	movt	r4, #8192	; 0x2000
    b2d8:	b08b      	sub	sp, #44	; 0x2c
    b2da:	469a      	mov	sl, r3
    b2dc:	460d      	mov	r5, r1
    b2de:	6826      	ldr	r6, [r4, #0]
    b2e0:	9106      	str	r1, [sp, #24]
    b2e2:	9009      	str	r0, [sp, #36]	; 0x24
    b2e4:	9207      	str	r2, [sp, #28]
    b2e6:	f815 4b01 	ldrb.w	r4, [r5], #1
    b2ea:	1933      	adds	r3, r6, r4
    b2ec:	785b      	ldrb	r3, [r3, #1]
    b2ee:	f013 0308 	ands.w	r3, r3, #8
    b2f2:	d1f8      	bne.n	b2e6 <_strtoull_r+0x1a>
    b2f4:	2c2d      	cmp	r4, #45	; 0x2d
    b2f6:	f000 80a9 	beq.w	b44c <_strtoull_r+0x180>
    b2fa:	2c2b      	cmp	r4, #43	; 0x2b
    b2fc:	bf08      	it	eq
    b2fe:	f815 4b01 	ldrbeq.w	r4, [r5], #1
    b302:	9308      	str	r3, [sp, #32]
    b304:	f1da 0301 	rsbs	r3, sl, #1
    b308:	bf38      	it	cc
    b30a:	2300      	movcc	r3, #0
    b30c:	f1ba 0f10 	cmp.w	sl, #16
    b310:	bf14      	ite	ne
    b312:	461a      	movne	r2, r3
    b314:	f043 0201 	orreq.w	r2, r3, #1
    b318:	b18a      	cbz	r2, b33e <_strtoull_r+0x72>
    b31a:	2c30      	cmp	r4, #48	; 0x30
    b31c:	f000 809b 	beq.w	b456 <_strtoull_r+0x18a>
    b320:	2b00      	cmp	r3, #0
    b322:	f000 80b9 	beq.w	b498 <_strtoull_r+0x1cc>
    b326:	2c30      	cmp	r4, #48	; 0x30
    b328:	f000 80ad 	beq.w	b486 <_strtoull_r+0x1ba>
    b32c:	220a      	movs	r2, #10
    b32e:	2300      	movs	r3, #0
    b330:	f04f 0b05 	mov.w	fp, #5
    b334:	e9cd 2304 	strd	r2, r3, [sp, #16]
    b338:	f04f 0a0a 	mov.w	sl, #10
    b33c:	e00b      	b.n	b356 <_strtoull_r+0x8a>
    b33e:	4652      	mov	r2, sl
    b340:	ea4f 73e2 	mov.w	r3, r2, asr #31
    b344:	f04f 30ff 	mov.w	r0, #4294967295
    b348:	f04f 31ff 	mov.w	r1, #4294967295
    b34c:	e9cd 2304 	strd	r2, r3, [sp, #16]
    b350:	f001 fc88 	bl	cc64 <__aeabi_uldivmod>
    b354:	4693      	mov	fp, r2
    b356:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    b35a:	f04f 30ff 	mov.w	r0, #4294967295
    b35e:	f04f 31ff 	mov.w	r1, #4294967295
    b362:	2700      	movs	r7, #0
    b364:	f001 fc7e 	bl	cc64 <__aeabi_uldivmod>
    b368:	2200      	movs	r2, #0
    b36a:	2300      	movs	r3, #0
    b36c:	f8cd b004 	str.w	fp, [sp, #4]
    b370:	f8cd a000 	str.w	sl, [sp]
    b374:	4680      	mov	r8, r0
    b376:	4689      	mov	r9, r1
    b378:	1930      	adds	r0, r6, r4
    b37a:	f1a4 0130 	sub.w	r1, r4, #48	; 0x30
    b37e:	7840      	ldrb	r0, [r0, #1]
    b380:	f010 0f04 	tst.w	r0, #4
    b384:	d108      	bne.n	b398 <_strtoull_r+0xcc>
    b386:	f010 0f03 	tst.w	r0, #3
    b38a:	d040      	beq.n	b40e <_strtoull_r+0x142>
    b38c:	f010 0f01 	tst.w	r0, #1
    b390:	bf14      	ite	ne
    b392:	2137      	movne	r1, #55	; 0x37
    b394:	2157      	moveq	r1, #87	; 0x57
    b396:	1a61      	subs	r1, r4, r1
    b398:	ea83 0b09 	eor.w	fp, r3, r9
    b39c:	ea82 0a08 	eor.w	sl, r2, r8
    b3a0:	e9cd ab02 	strd	sl, fp, [sp, #8]
    b3a4:	f8dd b000 	ldr.w	fp, [sp]
    b3a8:	458b      	cmp	fp, r1
    b3aa:	dd30      	ble.n	b40e <_strtoull_r+0x142>
    b3ac:	4590      	cmp	r8, r2
    b3ae:	eb79 0003 	sbcs.w	r0, r9, r3
    b3b2:	bf2c      	ite	cs
    b3b4:	2000      	movcs	r0, #0
    b3b6:	2001      	movcc	r0, #1
    b3b8:	ea50 77d7 	orrs.w	r7, r0, r7, lsr #31
    b3bc:	f04f 37ff 	mov.w	r7, #4294967295
    b3c0:	d122      	bne.n	b408 <_strtoull_r+0x13c>
    b3c2:	e9dd ab02 	ldrd	sl, fp, [sp, #8]
    b3c6:	9805      	ldr	r0, [sp, #20]
    b3c8:	9c04      	ldr	r4, [sp, #16]
    b3ca:	ea5a 0b0b 	orrs.w	fp, sl, fp
    b3ce:	f8dd a004 	ldr.w	sl, [sp, #4]
    b3d2:	fb02 fc00 	mul.w	ip, r2, r0
    b3d6:	bf14      	ite	ne
    b3d8:	2000      	movne	r0, #0
    b3da:	2001      	moveq	r0, #1
    b3dc:	4551      	cmp	r1, sl
    b3de:	bfd4      	ite	le
    b3e0:	2000      	movle	r0, #0
    b3e2:	f000 0001 	andgt.w	r0, r0, #1
    b3e6:	fba2 ab04 	umull	sl, fp, r2, r4
    b3ea:	fb04 cc03 	mla	ip, r4, r3, ip
    b3ee:	e9cd ab02 	strd	sl, fp, [sp, #8]
    b3f2:	b948      	cbnz	r0, b408 <_strtoull_r+0x13c>
    b3f4:	44e3      	add	fp, ip
    b3f6:	f8cd b00c 	str.w	fp, [sp, #12]
    b3fa:	e9dd ab02 	ldrd	sl, fp, [sp, #8]
    b3fe:	2701      	movs	r7, #1
    b400:	eb1a 0201 	adds.w	r2, sl, r1
    b404:	eb4b 73e1 	adc.w	r3, fp, r1, asr #31
    b408:	f815 4b01 	ldrb.w	r4, [r5], #1
    b40c:	e7b4      	b.n	b378 <_strtoull_r+0xac>
    b40e:	f1b7 3fff 	cmp.w	r7, #4294967295
    b412:	d013      	beq.n	b43c <_strtoull_r+0x170>
    b414:	9908      	ldr	r1, [sp, #32]
    b416:	b969      	cbnz	r1, b434 <_strtoull_r+0x168>
    b418:	9c07      	ldr	r4, [sp, #28]
    b41a:	b11c      	cbz	r4, b424 <_strtoull_r+0x158>
    b41c:	b93f      	cbnz	r7, b42e <_strtoull_r+0x162>
    b41e:	9906      	ldr	r1, [sp, #24]
    b420:	9807      	ldr	r0, [sp, #28]
    b422:	6001      	str	r1, [r0, #0]
    b424:	4619      	mov	r1, r3
    b426:	4610      	mov	r0, r2
    b428:	b00b      	add	sp, #44	; 0x2c
    b42a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    b42e:	3d01      	subs	r5, #1
    b430:	9506      	str	r5, [sp, #24]
    b432:	e7f4      	b.n	b41e <_strtoull_r+0x152>
    b434:	4252      	negs	r2, r2
    b436:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    b43a:	e7ed      	b.n	b418 <_strtoull_r+0x14c>
    b43c:	9809      	ldr	r0, [sp, #36]	; 0x24
    b43e:	2322      	movs	r3, #34	; 0x22
    b440:	f04f 32ff 	mov.w	r2, #4294967295
    b444:	6003      	str	r3, [r0, #0]
    b446:	f04f 33ff 	mov.w	r3, #4294967295
    b44a:	e7e5      	b.n	b418 <_strtoull_r+0x14c>
    b44c:	f815 4b01 	ldrb.w	r4, [r5], #1
    b450:	2001      	movs	r0, #1
    b452:	9008      	str	r0, [sp, #32]
    b454:	e756      	b.n	b304 <_strtoull_r+0x38>
    b456:	782a      	ldrb	r2, [r5, #0]
    b458:	2a78      	cmp	r2, #120	; 0x78
    b45a:	bf14      	ite	ne
    b45c:	2100      	movne	r1, #0
    b45e:	2101      	moveq	r1, #1
    b460:	2a58      	cmp	r2, #88	; 0x58
    b462:	bf14      	ite	ne
    b464:	460a      	movne	r2, r1
    b466:	f041 0201 	orreq.w	r2, r1, #1
    b46a:	2a00      	cmp	r2, #0
    b46c:	f43f af58 	beq.w	b320 <_strtoull_r+0x54>
    b470:	786c      	ldrb	r4, [r5, #1]
    b472:	2210      	movs	r2, #16
    b474:	2300      	movs	r3, #0
    b476:	3502      	adds	r5, #2
    b478:	f04f 0b0f 	mov.w	fp, #15
    b47c:	e9cd 2304 	strd	r2, r3, [sp, #16]
    b480:	f04f 0a10 	mov.w	sl, #16
    b484:	e767      	b.n	b356 <_strtoull_r+0x8a>
    b486:	2008      	movs	r0, #8
    b488:	2100      	movs	r1, #0
    b48a:	f04f 0b07 	mov.w	fp, #7
    b48e:	e9cd 0104 	strd	r0, r1, [sp, #16]
    b492:	f04f 0a08 	mov.w	sl, #8
    b496:	e75e      	b.n	b356 <_strtoull_r+0x8a>
    b498:	4650      	mov	r0, sl
    b49a:	ea4f 71e0 	mov.w	r1, r0, asr #31
    b49e:	e9cd 0104 	strd	r0, r1, [sp, #16]
    b4a2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    b4a6:	f04f 30ff 	mov.w	r0, #4294967295
    b4aa:	f04f 31ff 	mov.w	r1, #4294967295
    b4ae:	f001 fbd9 	bl	cc64 <__aeabi_uldivmod>
    b4b2:	4693      	mov	fp, r2
    b4b4:	e74f      	b.n	b356 <_strtoull_r+0x8a>
    b4b6:	bf00      	nop

0000b4b8 <_calloc_r>:
    b4b8:	b538      	push	{r3, r4, r5, lr}
    b4ba:	fb01 f102 	mul.w	r1, r1, r2
    b4be:	f7fd f8c7 	bl	8650 <_malloc_r>
    b4c2:	4604      	mov	r4, r0
    b4c4:	b1f8      	cbz	r0, b506 <_calloc_r+0x4e>
    b4c6:	f850 2c04 	ldr.w	r2, [r0, #-4]
    b4ca:	f022 0203 	bic.w	r2, r2, #3
    b4ce:	3a04      	subs	r2, #4
    b4d0:	2a24      	cmp	r2, #36	; 0x24
    b4d2:	d81a      	bhi.n	b50a <_calloc_r+0x52>
    b4d4:	2a13      	cmp	r2, #19
    b4d6:	4603      	mov	r3, r0
    b4d8:	d90f      	bls.n	b4fa <_calloc_r+0x42>
    b4da:	2100      	movs	r1, #0
    b4dc:	f840 1b04 	str.w	r1, [r0], #4
    b4e0:	1d03      	adds	r3, r0, #4
    b4e2:	2a1b      	cmp	r2, #27
    b4e4:	6061      	str	r1, [r4, #4]
    b4e6:	d908      	bls.n	b4fa <_calloc_r+0x42>
    b4e8:	1d1d      	adds	r5, r3, #4
    b4ea:	6041      	str	r1, [r0, #4]
    b4ec:	6059      	str	r1, [r3, #4]
    b4ee:	1d2b      	adds	r3, r5, #4
    b4f0:	2a24      	cmp	r2, #36	; 0x24
    b4f2:	bf02      	ittt	eq
    b4f4:	6069      	streq	r1, [r5, #4]
    b4f6:	6059      	streq	r1, [r3, #4]
    b4f8:	3308      	addeq	r3, #8
    b4fa:	461a      	mov	r2, r3
    b4fc:	2100      	movs	r1, #0
    b4fe:	f842 1b04 	str.w	r1, [r2], #4
    b502:	6059      	str	r1, [r3, #4]
    b504:	6051      	str	r1, [r2, #4]
    b506:	4620      	mov	r0, r4
    b508:	bd38      	pop	{r3, r4, r5, pc}
    b50a:	2100      	movs	r1, #0
    b50c:	f7f7 f87c 	bl	2608 <memset>
    b510:	4620      	mov	r0, r4
    b512:	bd38      	pop	{r3, r4, r5, pc}

0000b514 <_close_r>:
    b514:	b538      	push	{r3, r4, r5, lr}
    b516:	f240 7418 	movw	r4, #1816	; 0x718
    b51a:	f2c2 0400 	movt	r4, #8192	; 0x2000
    b51e:	4605      	mov	r5, r0
    b520:	4608      	mov	r0, r1
    b522:	2300      	movs	r3, #0
    b524:	6023      	str	r3, [r4, #0]
    b526:	f7f6 febd 	bl	22a4 <_close>
    b52a:	f1b0 3fff 	cmp.w	r0, #4294967295
    b52e:	d000      	beq.n	b532 <_close_r+0x1e>
    b530:	bd38      	pop	{r3, r4, r5, pc}
    b532:	6823      	ldr	r3, [r4, #0]
    b534:	2b00      	cmp	r3, #0
    b536:	d0fb      	beq.n	b530 <_close_r+0x1c>
    b538:	602b      	str	r3, [r5, #0]
    b53a:	bd38      	pop	{r3, r4, r5, pc}

0000b53c <_fclose_r>:
    b53c:	b570      	push	{r4, r5, r6, lr}
    b53e:	4605      	mov	r5, r0
    b540:	460c      	mov	r4, r1
    b542:	2900      	cmp	r1, #0
    b544:	d04b      	beq.n	b5de <_fclose_r+0xa2>
    b546:	f7fc fbbb 	bl	7cc0 <__sfp_lock_acquire>
    b54a:	b115      	cbz	r5, b552 <_fclose_r+0x16>
    b54c:	69ab      	ldr	r3, [r5, #24]
    b54e:	2b00      	cmp	r3, #0
    b550:	d048      	beq.n	b5e4 <_fclose_r+0xa8>
    b552:	f24d 63f4 	movw	r3, #55028	; 0xd6f4
    b556:	f2c0 0300 	movt	r3, #0
    b55a:	429c      	cmp	r4, r3
    b55c:	bf08      	it	eq
    b55e:	686c      	ldreq	r4, [r5, #4]
    b560:	d00e      	beq.n	b580 <_fclose_r+0x44>
    b562:	f24d 7314 	movw	r3, #55060	; 0xd714
    b566:	f2c0 0300 	movt	r3, #0
    b56a:	429c      	cmp	r4, r3
    b56c:	bf08      	it	eq
    b56e:	68ac      	ldreq	r4, [r5, #8]
    b570:	d006      	beq.n	b580 <_fclose_r+0x44>
    b572:	f24d 7334 	movw	r3, #55092	; 0xd734
    b576:	f2c0 0300 	movt	r3, #0
    b57a:	429c      	cmp	r4, r3
    b57c:	bf08      	it	eq
    b57e:	68ec      	ldreq	r4, [r5, #12]
    b580:	f9b4 600c 	ldrsh.w	r6, [r4, #12]
    b584:	b33e      	cbz	r6, b5d6 <_fclose_r+0x9a>
    b586:	4628      	mov	r0, r5
    b588:	4621      	mov	r1, r4
    b58a:	f7fc fadd 	bl	7b48 <_fflush_r>
    b58e:	6b23      	ldr	r3, [r4, #48]	; 0x30
    b590:	4606      	mov	r6, r0
    b592:	b13b      	cbz	r3, b5a4 <_fclose_r+0x68>
    b594:	4628      	mov	r0, r5
    b596:	6a21      	ldr	r1, [r4, #32]
    b598:	4798      	blx	r3
    b59a:	ea36 0620 	bics.w	r6, r6, r0, asr #32
    b59e:	bf28      	it	cs
    b5a0:	f04f 36ff 	movcs.w	r6, #4294967295
    b5a4:	89a3      	ldrh	r3, [r4, #12]
    b5a6:	f013 0f80 	tst.w	r3, #128	; 0x80
    b5aa:	d11f      	bne.n	b5ec <_fclose_r+0xb0>
    b5ac:	6b61      	ldr	r1, [r4, #52]	; 0x34
    b5ae:	b141      	cbz	r1, b5c2 <_fclose_r+0x86>
    b5b0:	f104 0344 	add.w	r3, r4, #68	; 0x44
    b5b4:	4299      	cmp	r1, r3
    b5b6:	d002      	beq.n	b5be <_fclose_r+0x82>
    b5b8:	4628      	mov	r0, r5
    b5ba:	f7fc fcb9 	bl	7f30 <_free_r>
    b5be:	2300      	movs	r3, #0
    b5c0:	6363      	str	r3, [r4, #52]	; 0x34
    b5c2:	6ca1      	ldr	r1, [r4, #72]	; 0x48
    b5c4:	b121      	cbz	r1, b5d0 <_fclose_r+0x94>
    b5c6:	4628      	mov	r0, r5
    b5c8:	f7fc fcb2 	bl	7f30 <_free_r>
    b5cc:	2300      	movs	r3, #0
    b5ce:	64a3      	str	r3, [r4, #72]	; 0x48
    b5d0:	f04f 0300 	mov.w	r3, #0
    b5d4:	81a3      	strh	r3, [r4, #12]
    b5d6:	f7fc fb75 	bl	7cc4 <__sfp_lock_release>
    b5da:	4630      	mov	r0, r6
    b5dc:	bd70      	pop	{r4, r5, r6, pc}
    b5de:	460e      	mov	r6, r1
    b5e0:	4630      	mov	r0, r6
    b5e2:	bd70      	pop	{r4, r5, r6, pc}
    b5e4:	4628      	mov	r0, r5
    b5e6:	f7fc fc1f 	bl	7e28 <__sinit>
    b5ea:	e7b2      	b.n	b552 <_fclose_r+0x16>
    b5ec:	4628      	mov	r0, r5
    b5ee:	6921      	ldr	r1, [r4, #16]
    b5f0:	f7fc fc9e 	bl	7f30 <_free_r>
    b5f4:	e7da      	b.n	b5ac <_fclose_r+0x70>
    b5f6:	bf00      	nop

0000b5f8 <fclose>:
    b5f8:	f240 032c 	movw	r3, #44	; 0x2c
    b5fc:	4601      	mov	r1, r0
    b5fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b602:	6818      	ldr	r0, [r3, #0]
    b604:	e79a      	b.n	b53c <_fclose_r>
    b606:	bf00      	nop

0000b608 <_fstat_r>:
    b608:	b538      	push	{r3, r4, r5, lr}
    b60a:	f240 7418 	movw	r4, #1816	; 0x718
    b60e:	f2c2 0400 	movt	r4, #8192	; 0x2000
    b612:	4605      	mov	r5, r0
    b614:	4608      	mov	r0, r1
    b616:	4611      	mov	r1, r2
    b618:	2300      	movs	r3, #0
    b61a:	6023      	str	r3, [r4, #0]
    b61c:	f7f6 fe48 	bl	22b0 <_fstat>
    b620:	f1b0 3fff 	cmp.w	r0, #4294967295
    b624:	d000      	beq.n	b628 <_fstat_r+0x20>
    b626:	bd38      	pop	{r3, r4, r5, pc}
    b628:	6823      	ldr	r3, [r4, #0]
    b62a:	2b00      	cmp	r3, #0
    b62c:	d0fb      	beq.n	b626 <_fstat_r+0x1e>
    b62e:	602b      	str	r3, [r5, #0]
    b630:	bd38      	pop	{r3, r4, r5, pc}
    b632:	bf00      	nop

0000b634 <__hexdig_init>:
    b634:	f64d 1008 	movw	r0, #55560	; 0xd908
    b638:	f240 6318 	movw	r3, #1560	; 0x618
    b63c:	f2c0 0000 	movt	r0, #0
    b640:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b644:	2110      	movs	r1, #16
    b646:	2230      	movs	r2, #48	; 0x30
    b648:	54d1      	strb	r1, [r2, r3]
    b64a:	3101      	adds	r1, #1
    b64c:	f810 2f01 	ldrb.w	r2, [r0, #1]!
    b650:	b2c9      	uxtb	r1, r1
    b652:	2a00      	cmp	r2, #0
    b654:	d1f8      	bne.n	b648 <__hexdig_init+0x14>
    b656:	f64d 1000 	movw	r0, #55552	; 0xd900
    b65a:	211a      	movs	r1, #26
    b65c:	f2c0 0000 	movt	r0, #0
    b660:	2261      	movs	r2, #97	; 0x61
    b662:	54d1      	strb	r1, [r2, r3]
    b664:	3101      	adds	r1, #1
    b666:	f810 2f01 	ldrb.w	r2, [r0, #1]!
    b66a:	b2c9      	uxtb	r1, r1
    b66c:	2a00      	cmp	r2, #0
    b66e:	d1f8      	bne.n	b662 <__hexdig_init+0x2e>
    b670:	f64d 00f8 	movw	r0, #55544	; 0xd8f8
    b674:	211a      	movs	r1, #26
    b676:	f2c0 0000 	movt	r0, #0
    b67a:	2241      	movs	r2, #65	; 0x41
    b67c:	54d1      	strb	r1, [r2, r3]
    b67e:	3101      	adds	r1, #1
    b680:	f810 2f01 	ldrb.w	r2, [r0, #1]!
    b684:	b2c9      	uxtb	r1, r1
    b686:	2a00      	cmp	r2, #0
    b688:	d1f8      	bne.n	b67c <__hexdig_init+0x48>
    b68a:	4770      	bx	lr

0000b68c <rshift>:
    b68c:	e92d 01f0 	stmdb	sp!, {r4, r5, r6, r7, r8}
    b690:	6904      	ldr	r4, [r0, #16]
    b692:	114b      	asrs	r3, r1, #5
    b694:	f100 0214 	add.w	r2, r0, #20
    b698:	42a3      	cmp	r3, r4
    b69a:	4617      	mov	r7, r2
    b69c:	da27      	bge.n	b6ee <rshift+0x62>
    b69e:	3304      	adds	r3, #4
    b6a0:	eb00 0484 	add.w	r4, r0, r4, lsl #2
    b6a4:	3414      	adds	r4, #20
    b6a6:	eb00 0383 	add.w	r3, r0, r3, lsl #2
    b6aa:	1d1d      	adds	r5, r3, #4
    b6ac:	f011 011f 	ands.w	r1, r1, #31
    b6b0:	d025      	beq.n	b6fe <rshift+0x72>
    b6b2:	685e      	ldr	r6, [r3, #4]
    b6b4:	1d2b      	adds	r3, r5, #4
    b6b6:	f1c1 0820 	rsb	r8, r1, #32
    b6ba:	40ce      	lsrs	r6, r1
    b6bc:	429c      	cmp	r4, r3
    b6be:	d914      	bls.n	b6ea <rshift+0x5e>
    b6c0:	f04f 0c00 	mov.w	ip, #0
    b6c4:	681f      	ldr	r7, [r3, #0]
    b6c6:	fa07 f708 	lsl.w	r7, r7, r8
    b6ca:	433e      	orrs	r6, r7
    b6cc:	f842 600c 	str.w	r6, [r2, ip]
    b6d0:	f853 6b04 	ldr.w	r6, [r3], #4
    b6d4:	f10c 0c04 	add.w	ip, ip, #4
    b6d8:	40ce      	lsrs	r6, r1
    b6da:	429c      	cmp	r4, r3
    b6dc:	d8f2      	bhi.n	b6c4 <rshift+0x38>
    b6de:	1b67      	subs	r7, r4, r5
    b6e0:	3f05      	subs	r7, #5
    b6e2:	f027 0703 	bic.w	r7, r7, #3
    b6e6:	19c7      	adds	r7, r0, r7
    b6e8:	3718      	adds	r7, #24
    b6ea:	603e      	str	r6, [r7, #0]
    b6ec:	b9b6      	cbnz	r6, b71c <rshift+0x90>
    b6ee:	1aba      	subs	r2, r7, r2
    b6f0:	1092      	asrs	r2, r2, #2
    b6f2:	6102      	str	r2, [r0, #16]
    b6f4:	b902      	cbnz	r2, b6f8 <rshift+0x6c>
    b6f6:	6142      	str	r2, [r0, #20]
    b6f8:	e8bd 01f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8}
    b6fc:	4770      	bx	lr
    b6fe:	42ac      	cmp	r4, r5
    b700:	d9f5      	bls.n	b6ee <rshift+0x62>
    b702:	586b      	ldr	r3, [r5, r1]
    b704:	5053      	str	r3, [r2, r1]
    b706:	3104      	adds	r1, #4
    b708:	194b      	adds	r3, r1, r5
    b70a:	429c      	cmp	r4, r3
    b70c:	d8f9      	bhi.n	b702 <rshift+0x76>
    b70e:	43ef      	mvns	r7, r5
    b710:	193f      	adds	r7, r7, r4
    b712:	f027 0703 	bic.w	r7, r7, #3
    b716:	19c7      	adds	r7, r0, r7
    b718:	3718      	adds	r7, #24
    b71a:	e7e8      	b.n	b6ee <rshift+0x62>
    b71c:	3704      	adds	r7, #4
    b71e:	e7e6      	b.n	b6ee <rshift+0x62>

0000b720 <__gethex>:
    b720:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    b724:	f240 6418 	movw	r4, #1560	; 0x618
    b728:	b085      	sub	sp, #20
    b72a:	f2c2 0400 	movt	r4, #8192	; 0x2000
    b72e:	4693      	mov	fp, r2
    b730:	9302      	str	r3, [sp, #8]
    b732:	f894 3030 	ldrb.w	r3, [r4, #48]	; 0x30
    b736:	9001      	str	r0, [sp, #4]
    b738:	2b00      	cmp	r3, #0
    b73a:	f000 8105 	beq.w	b948 <__gethex+0x228>
    b73e:	680b      	ldr	r3, [r1, #0]
    b740:	1c9e      	adds	r6, r3, #2
    b742:	f893 c002 	ldrb.w	ip, [r3, #2]
    b746:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
    b74a:	f040 81cc 	bne.w	bae6 <__gethex+0x3c6>
    b74e:	3303      	adds	r3, #3
    b750:	2000      	movs	r0, #0
    b752:	461e      	mov	r6, r3
    b754:	f813 cb01 	ldrb.w	ip, [r3], #1
    b758:	3001      	adds	r0, #1
    b75a:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
    b75e:	d0f8      	beq.n	b752 <__gethex+0x32>
    b760:	f814 500c 	ldrb.w	r5, [r4, ip]
    b764:	f240 6218 	movw	r2, #1560	; 0x618
    b768:	f2c2 0200 	movt	r2, #8192	; 0x2000
    b76c:	2d00      	cmp	r5, #0
    b76e:	d03a      	beq.n	b7e6 <__gethex+0xc6>
    b770:	f04f 0800 	mov.w	r8, #0
    b774:	4633      	mov	r3, r6
    b776:	4645      	mov	r5, r8
    b778:	7832      	ldrb	r2, [r6, #0]
    b77a:	e001      	b.n	b780 <__gethex+0x60>
    b77c:	f813 2f01 	ldrb.w	r2, [r3, #1]!
    b780:	5ca7      	ldrb	r7, [r4, r2]
    b782:	2f00      	cmp	r7, #0
    b784:	d1fa      	bne.n	b77c <__gethex+0x5c>
    b786:	f1d5 0c01 	rsbs	ip, r5, #1
    b78a:	bf38      	it	cc
    b78c:	f04f 0c00 	movcc.w	ip, #0
    b790:	2a2e      	cmp	r2, #46	; 0x2e
    b792:	bf14      	ite	ne
    b794:	2200      	movne	r2, #0
    b796:	f00c 0201 	andeq.w	r2, ip, #1
    b79a:	b162      	cbz	r2, b7b6 <__gethex+0x96>
    b79c:	785a      	ldrb	r2, [r3, #1]
    b79e:	1c5f      	adds	r7, r3, #1
    b7a0:	5ca3      	ldrb	r3, [r4, r2]
    b7a2:	2b00      	cmp	r3, #0
    b7a4:	f000 81e0 	beq.w	bb68 <__gethex+0x448>
    b7a8:	463b      	mov	r3, r7
    b7aa:	f813 2f01 	ldrb.w	r2, [r3, #1]!
    b7ae:	5ca2      	ldrb	r2, [r4, r2]
    b7b0:	2a00      	cmp	r2, #0
    b7b2:	d1fa      	bne.n	b7aa <__gethex+0x8a>
    b7b4:	463d      	mov	r5, r7
    b7b6:	461f      	mov	r7, r3
    b7b8:	2d00      	cmp	r5, #0
    b7ba:	f000 8159 	beq.w	ba70 <__gethex+0x350>
    b7be:	1bed      	subs	r5, r5, r7
    b7c0:	783b      	ldrb	r3, [r7, #0]
    b7c2:	00ad      	lsls	r5, r5, #2
    b7c4:	2b50      	cmp	r3, #80	; 0x50
    b7c6:	d018      	beq.n	b7fa <__gethex+0xda>
    b7c8:	2b70      	cmp	r3, #112	; 0x70
    b7ca:	d016      	beq.n	b7fa <__gethex+0xda>
    b7cc:	463a      	mov	r2, r7
    b7ce:	600a      	str	r2, [r1, #0]
    b7d0:	f1b8 0f00 	cmp.w	r8, #0
    b7d4:	d04d      	beq.n	b872 <__gethex+0x152>
    b7d6:	2800      	cmp	r0, #0
    b7d8:	bf0c      	ite	eq
    b7da:	2406      	moveq	r4, #6
    b7dc:	2400      	movne	r4, #0
    b7de:	4620      	mov	r0, r4
    b7e0:	b005      	add	sp, #20
    b7e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    b7e6:	f1bc 0f2e 	cmp.w	ip, #46	; 0x2e
    b7ea:	f000 812c 	beq.w	ba46 <__gethex+0x326>
    b7ee:	7833      	ldrb	r3, [r6, #0]
    b7f0:	4637      	mov	r7, r6
    b7f2:	f04f 0801 	mov.w	r8, #1
    b7f6:	2b50      	cmp	r3, #80	; 0x50
    b7f8:	d1e6      	bne.n	b7c8 <__gethex+0xa8>
    b7fa:	787b      	ldrb	r3, [r7, #1]
    b7fc:	f107 0901 	add.w	r9, r7, #1
    b800:	2b2b      	cmp	r3, #43	; 0x2b
    b802:	f000 8149 	beq.w	ba98 <__gethex+0x378>
    b806:	2b2d      	cmp	r3, #45	; 0x2d
    b808:	f000 8141 	beq.w	ba8e <__gethex+0x36e>
    b80c:	2200      	movs	r2, #0
    b80e:	9203      	str	r2, [sp, #12]
    b810:	f814 c003 	ldrb.w	ip, [r4, r3]
    b814:	f240 6318 	movw	r3, #1560	; 0x618
    b818:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b81c:	f1bc 0f00 	cmp.w	ip, #0
    b820:	d0d4      	beq.n	b7cc <__gethex+0xac>
    b822:	f1bc 0f19 	cmp.w	ip, #25
    b826:	dcd1      	bgt.n	b7cc <__gethex+0xac>
    b828:	f899 a001 	ldrb.w	sl, [r9, #1]
    b82c:	f1ac 0c10 	sub.w	ip, ip, #16
    b830:	f109 0201 	add.w	r2, r9, #1
    b834:	f813 300a 	ldrb.w	r3, [r3, sl]
    b838:	b193      	cbz	r3, b860 <__gethex+0x140>
    b83a:	2b19      	cmp	r3, #25
    b83c:	dc10      	bgt.n	b860 <__gethex+0x140>
    b83e:	46a9      	mov	r9, r5
    b840:	e001      	b.n	b846 <__gethex+0x126>
    b842:	2b19      	cmp	r3, #25
    b844:	dc0b      	bgt.n	b85e <__gethex+0x13e>
    b846:	f812 af01 	ldrb.w	sl, [r2, #1]!
    b84a:	f1a3 0510 	sub.w	r5, r3, #16
    b84e:	eb0c 0c8c 	add.w	ip, ip, ip, lsl #2
    b852:	f814 300a 	ldrb.w	r3, [r4, sl]
    b856:	eb05 0c4c 	add.w	ip, r5, ip, lsl #1
    b85a:	2b00      	cmp	r3, #0
    b85c:	d1f1      	bne.n	b842 <__gethex+0x122>
    b85e:	464d      	mov	r5, r9
    b860:	9b03      	ldr	r3, [sp, #12]
    b862:	b10b      	cbz	r3, b868 <__gethex+0x148>
    b864:	f1cc 0c00 	rsb	ip, ip, #0
    b868:	4465      	add	r5, ip
    b86a:	600a      	str	r2, [r1, #0]
    b86c:	f1b8 0f00 	cmp.w	r8, #0
    b870:	d1b1      	bne.n	b7d6 <__gethex+0xb6>
    b872:	1e7b      	subs	r3, r7, #1
    b874:	4641      	mov	r1, r8
    b876:	1b9b      	subs	r3, r3, r6
    b878:	2b07      	cmp	r3, #7
    b87a:	dd03      	ble.n	b884 <__gethex+0x164>
    b87c:	105b      	asrs	r3, r3, #1
    b87e:	3101      	adds	r1, #1
    b880:	2b07      	cmp	r3, #7
    b882:	dcfb      	bgt.n	b87c <__gethex+0x15c>
    b884:	9801      	ldr	r0, [sp, #4]
    b886:	f7fd fc41 	bl	910c <_Balloc>
    b88a:	42be      	cmp	r6, r7
    b88c:	4680      	mov	r8, r0
    b88e:	f100 0a14 	add.w	sl, r0, #20
    b892:	f080 8164 	bcs.w	bb5e <__gethex+0x43e>
    b896:	2300      	movs	r3, #0
    b898:	46ac      	mov	ip, r5
    b89a:	461a      	mov	r2, r3
    b89c:	4655      	mov	r5, sl
    b89e:	e009      	b.n	b8b4 <__gethex+0x194>
    b8a0:	5c61      	ldrb	r1, [r4, r1]
    b8a2:	f001 010f 	and.w	r1, r1, #15
    b8a6:	fa11 f202 	lsls.w	r2, r1, r2
    b8aa:	4313      	orrs	r3, r2
    b8ac:	3f01      	subs	r7, #1
    b8ae:	4602      	mov	r2, r0
    b8b0:	42be      	cmp	r6, r7
    b8b2:	d210      	bcs.n	b8d6 <__gethex+0x1b6>
    b8b4:	f817 1c01 	ldrb.w	r1, [r7, #-1]
    b8b8:	1d10      	adds	r0, r2, #4
    b8ba:	292e      	cmp	r1, #46	; 0x2e
    b8bc:	bf08      	it	eq
    b8be:	4610      	moveq	r0, r2
    b8c0:	d0f4      	beq.n	b8ac <__gethex+0x18c>
    b8c2:	2a20      	cmp	r2, #32
    b8c4:	d1ec      	bne.n	b8a0 <__gethex+0x180>
    b8c6:	f845 3b04 	str.w	r3, [r5], #4
    b8ca:	2300      	movs	r3, #0
    b8cc:	f817 1c01 	ldrb.w	r1, [r7, #-1]
    b8d0:	461a      	mov	r2, r3
    b8d2:	2004      	movs	r0, #4
    b8d4:	e7e4      	b.n	b8a0 <__gethex+0x180>
    b8d6:	462a      	mov	r2, r5
    b8d8:	4665      	mov	r5, ip
    b8da:	4694      	mov	ip, r2
    b8dc:	4662      	mov	r2, ip
    b8de:	4618      	mov	r0, r3
    b8e0:	f842 3b04 	str.w	r3, [r2], #4
    b8e4:	ebca 0402 	rsb	r4, sl, r2
    b8e8:	10a4      	asrs	r4, r4, #2
    b8ea:	f8c8 4010 	str.w	r4, [r8, #16]
    b8ee:	f7fd fa65 	bl	8dbc <__hi0bits>
    b8f2:	f8db 6000 	ldr.w	r6, [fp]
    b8f6:	0164      	lsls	r4, r4, #5
    b8f8:	1a24      	subs	r4, r4, r0
    b8fa:	42b4      	cmp	r4, r6
    b8fc:	f300 80d1 	bgt.w	baa2 <__gethex+0x382>
    b900:	f2c0 80ab 	blt.w	ba5a <__gethex+0x33a>
    b904:	2700      	movs	r7, #0
    b906:	f8db 3008 	ldr.w	r3, [fp, #8]
    b90a:	429d      	cmp	r5, r3
    b90c:	f300 8092 	bgt.w	ba34 <__gethex+0x314>
    b910:	f8db 3004 	ldr.w	r3, [fp, #4]
    b914:	429d      	cmp	r5, r3
    b916:	f280 809e 	bge.w	ba56 <__gethex+0x336>
    b91a:	1b5c      	subs	r4, r3, r5
    b91c:	42a6      	cmp	r6, r4
    b91e:	dc18      	bgt.n	b952 <__gethex+0x232>
    b920:	f8db 200c 	ldr.w	r2, [fp, #12]
    b924:	2a02      	cmp	r2, #2
    b926:	f000 80f9 	beq.w	bb1c <__gethex+0x3fc>
    b92a:	2a03      	cmp	r2, #3
    b92c:	f000 8135 	beq.w	bb9a <__gethex+0x47a>
    b930:	2a01      	cmp	r2, #1
    b932:	f000 8123 	beq.w	bb7c <__gethex+0x45c>
    b936:	9801      	ldr	r0, [sp, #4]
    b938:	4641      	mov	r1, r8
    b93a:	f7fd fbcb 	bl	90d4 <_Bfree>
    b93e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    b940:	2300      	movs	r3, #0
    b942:	2450      	movs	r4, #80	; 0x50
    b944:	6013      	str	r3, [r2, #0]
    b946:	e74a      	b.n	b7de <__gethex+0xbe>
    b948:	9100      	str	r1, [sp, #0]
    b94a:	f7ff fe73 	bl	b634 <__hexdig_init>
    b94e:	9900      	ldr	r1, [sp, #0]
    b950:	e6f5      	b.n	b73e <__gethex+0x1e>
    b952:	1e65      	subs	r5, r4, #1
    b954:	2f00      	cmp	r7, #0
    b956:	f040 80d9 	bne.w	bb0c <__gethex+0x3ec>
    b95a:	2d00      	cmp	r5, #0
    b95c:	dd04      	ble.n	b968 <__gethex+0x248>
    b95e:	4640      	mov	r0, r8
    b960:	4629      	mov	r1, r5
    b962:	f7fd fb8b 	bl	907c <__any_on>
    b966:	4607      	mov	r7, r0
    b968:	116b      	asrs	r3, r5, #5
    b96a:	2201      	movs	r2, #1
    b96c:	f005 051f 	and.w	r5, r5, #31
    b970:	4621      	mov	r1, r4
    b972:	f85a 3023 	ldr.w	r3, [sl, r3, lsl #2]
    b976:	40aa      	lsls	r2, r5
    b978:	4640      	mov	r0, r8
    b97a:	421a      	tst	r2, r3
    b97c:	bf18      	it	ne
    b97e:	f047 0702 	orrne.w	r7, r7, #2
    b982:	f7ff fe83 	bl	b68c <rshift>
    b986:	f8db 5004 	ldr.w	r5, [fp, #4]
    b98a:	1b36      	subs	r6, r6, r4
    b98c:	2402      	movs	r4, #2
    b98e:	2f00      	cmp	r7, #0
    b990:	d077      	beq.n	ba82 <__gethex+0x362>
    b992:	f8db 300c 	ldr.w	r3, [fp, #12]
    b996:	2b02      	cmp	r3, #2
    b998:	d06c      	beq.n	ba74 <__gethex+0x354>
    b99a:	2b03      	cmp	r3, #3
    b99c:	f000 80e9 	beq.w	bb72 <__gethex+0x452>
    b9a0:	2b01      	cmp	r3, #1
    b9a2:	d16c      	bne.n	ba7e <__gethex+0x35e>
    b9a4:	f017 0f02 	tst.w	r7, #2
    b9a8:	d069      	beq.n	ba7e <__gethex+0x35e>
    b9aa:	f8da 3000 	ldr.w	r3, [sl]
    b9ae:	431f      	orrs	r7, r3
    b9b0:	f017 0f01 	tst.w	r7, #1
    b9b4:	d063      	beq.n	ba7e <__gethex+0x35e>
    b9b6:	f8d8 7010 	ldr.w	r7, [r8, #16]
    b9ba:	4653      	mov	r3, sl
    b9bc:	2000      	movs	r0, #0
    b9be:	eb08 0187 	add.w	r1, r8, r7, lsl #2
    b9c2:	3114      	adds	r1, #20
    b9c4:	681a      	ldr	r2, [r3, #0]
    b9c6:	f1b2 3fff 	cmp.w	r2, #4294967295
    b9ca:	f040 80ed 	bne.w	bba8 <__gethex+0x488>
    b9ce:	f843 0b04 	str.w	r0, [r3], #4
    b9d2:	4299      	cmp	r1, r3
    b9d4:	d8f6      	bhi.n	b9c4 <__gethex+0x2a4>
    b9d6:	f8d8 2008 	ldr.w	r2, [r8, #8]
    b9da:	463b      	mov	r3, r7
    b9dc:	4297      	cmp	r7, r2
    b9de:	bfb8      	it	lt
    b9e0:	46c2      	movlt	sl, r8
    b9e2:	f280 80e4 	bge.w	bbae <__gethex+0x48e>
    b9e6:	eb0a 0283 	add.w	r2, sl, r3, lsl #2
    b9ea:	46d0      	mov	r8, sl
    b9ec:	3301      	adds	r3, #1
    b9ee:	f8ca 3010 	str.w	r3, [sl, #16]
    b9f2:	2301      	movs	r3, #1
    b9f4:	6153      	str	r3, [r2, #20]
    b9f6:	2c02      	cmp	r4, #2
    b9f8:	f000 80a0 	beq.w	bb3c <__gethex+0x41c>
    b9fc:	f8d8 3010 	ldr.w	r3, [r8, #16]
    ba00:	429f      	cmp	r7, r3
    ba02:	db0d      	blt.n	ba20 <__gethex+0x300>
    ba04:	f016 061f 	ands.w	r6, r6, #31
    ba08:	f000 80a7 	beq.w	bb5a <__gethex+0x43a>
    ba0c:	eb08 0787 	add.w	r7, r8, r7, lsl #2
    ba10:	f1c6 0620 	rsb	r6, r6, #32
    ba14:	6938      	ldr	r0, [r7, #16]
    ba16:	f7fd f9d1 	bl	8dbc <__hi0bits>
    ba1a:	42b0      	cmp	r0, r6
    ba1c:	f280 809d 	bge.w	bb5a <__gethex+0x43a>
    ba20:	2101      	movs	r1, #1
    ba22:	4640      	mov	r0, r8
    ba24:	f7ff fe32 	bl	b68c <rshift>
    ba28:	f8db 3008 	ldr.w	r3, [fp, #8]
    ba2c:	3501      	adds	r5, #1
    ba2e:	429d      	cmp	r5, r3
    ba30:	f340 8093 	ble.w	bb5a <__gethex+0x43a>
    ba34:	9801      	ldr	r0, [sp, #4]
    ba36:	4641      	mov	r1, r8
    ba38:	f7fd fb4c 	bl	90d4 <_Bfree>
    ba3c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    ba3e:	2300      	movs	r3, #0
    ba40:	24a3      	movs	r4, #163	; 0xa3
    ba42:	6013      	str	r3, [r2, #0]
    ba44:	e6cb      	b.n	b7de <__gethex+0xbe>
    ba46:	7873      	ldrb	r3, [r6, #1]
    ba48:	1c77      	adds	r7, r6, #1
    ba4a:	5cd5      	ldrb	r5, [r2, r3]
    ba4c:	2d00      	cmp	r5, #0
    ba4e:	d14c      	bne.n	baea <__gethex+0x3ca>
    ba50:	f04f 0801 	mov.w	r8, #1
    ba54:	e6b6      	b.n	b7c4 <__gethex+0xa4>
    ba56:	2401      	movs	r4, #1
    ba58:	e799      	b.n	b98e <__gethex+0x26e>
    ba5a:	1b34      	subs	r4, r6, r4
    ba5c:	4641      	mov	r1, r8
    ba5e:	9801      	ldr	r0, [sp, #4]
    ba60:	4622      	mov	r2, r4
    ba62:	f7fd fc6d 	bl	9340 <__lshift>
    ba66:	1b2d      	subs	r5, r5, r4
    ba68:	4680      	mov	r8, r0
    ba6a:	f100 0a14 	add.w	sl, r0, #20
    ba6e:	e749      	b.n	b904 <__gethex+0x1e4>
    ba70:	783b      	ldrb	r3, [r7, #0]
    ba72:	e6a7      	b.n	b7c4 <__gethex+0xa4>
    ba74:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    ba76:	f1c2 0301 	rsb	r3, r2, #1
    ba7a:	2b00      	cmp	r3, #0
    ba7c:	d19b      	bne.n	b9b6 <__gethex+0x296>
    ba7e:	f044 0410 	orr.w	r4, r4, #16
    ba82:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    ba84:	9a02      	ldr	r2, [sp, #8]
    ba86:	f8c3 8000 	str.w	r8, [r3]
    ba8a:	6015      	str	r5, [r2, #0]
    ba8c:	e6a7      	b.n	b7de <__gethex+0xbe>
    ba8e:	2201      	movs	r2, #1
    ba90:	9203      	str	r2, [sp, #12]
    ba92:	f819 3f01 	ldrb.w	r3, [r9, #1]!
    ba96:	e6bb      	b.n	b810 <__gethex+0xf0>
    ba98:	2300      	movs	r3, #0
    ba9a:	9303      	str	r3, [sp, #12]
    ba9c:	f819 3f01 	ldrb.w	r3, [r9, #1]!
    baa0:	e6b6      	b.n	b810 <__gethex+0xf0>
    baa2:	1ba4      	subs	r4, r4, r6
    baa4:	4640      	mov	r0, r8
    baa6:	4621      	mov	r1, r4
    baa8:	f7fd fae8 	bl	907c <__any_on>
    baac:	4607      	mov	r7, r0
    baae:	b1a0      	cbz	r0, bada <__gethex+0x3ba>
    bab0:	1e61      	subs	r1, r4, #1
    bab2:	2701      	movs	r7, #1
    bab4:	f001 021f 	and.w	r2, r1, #31
    bab8:	114b      	asrs	r3, r1, #5
    baba:	fa17 f202 	lsls.w	r2, r7, r2
    babe:	eb08 0383 	add.w	r3, r8, r3, lsl #2
    bac2:	695b      	ldr	r3, [r3, #20]
    bac4:	421a      	tst	r2, r3
    bac6:	d008      	beq.n	bada <__gethex+0x3ba>
    bac8:	42b9      	cmp	r1, r7
    baca:	dd4b      	ble.n	bb64 <__gethex+0x444>
    bacc:	3901      	subs	r1, #1
    bace:	4640      	mov	r0, r8
    bad0:	f7fd fad4 	bl	907c <__any_on>
    bad4:	2800      	cmp	r0, #0
    bad6:	d045      	beq.n	bb64 <__gethex+0x444>
    bad8:	3702      	adds	r7, #2
    bada:	4640      	mov	r0, r8
    badc:	4621      	mov	r1, r4
    bade:	f7ff fdd5 	bl	b68c <rshift>
    bae2:	192d      	adds	r5, r5, r4
    bae4:	e70f      	b.n	b906 <__gethex+0x1e6>
    bae6:	2000      	movs	r0, #0
    bae8:	e63a      	b.n	b760 <__gethex+0x40>
    baea:	2b30      	cmp	r3, #48	; 0x30
    baec:	463b      	mov	r3, r7
    baee:	bf18      	it	ne
    baf0:	783a      	ldrbne	r2, [r7, #0]
    baf2:	d10d      	bne.n	bb10 <__gethex+0x3f0>
    baf4:	f813 2f01 	ldrb.w	r2, [r3, #1]!
    baf8:	2a30      	cmp	r2, #48	; 0x30
    bafa:	d0fb      	beq.n	baf4 <__gethex+0x3d4>
    bafc:	5ca0      	ldrb	r0, [r4, r2]
    bafe:	b938      	cbnz	r0, bb10 <__gethex+0x3f0>
    bb00:	f04f 0801 	mov.w	r8, #1
    bb04:	463d      	mov	r5, r7
    bb06:	461e      	mov	r6, r3
    bb08:	4640      	mov	r0, r8
    bb0a:	e639      	b.n	b780 <__gethex+0x60>
    bb0c:	2701      	movs	r7, #1
    bb0e:	e72b      	b.n	b968 <__gethex+0x248>
    bb10:	463d      	mov	r5, r7
    bb12:	461e      	mov	r6, r3
    bb14:	f04f 0800 	mov.w	r8, #0
    bb18:	2001      	movs	r0, #1
    bb1a:	e631      	b.n	b780 <__gethex+0x60>
    bb1c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    bb1e:	2a00      	cmp	r2, #0
    bb20:	f47f af09 	bne.w	b936 <__gethex+0x216>
    bb24:	9a02      	ldr	r2, [sp, #8]
    bb26:	2462      	movs	r4, #98	; 0x62
    bb28:	6013      	str	r3, [r2, #0]
    bb2a:	2301      	movs	r3, #1
    bb2c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    bb2e:	f8ca 3000 	str.w	r3, [sl]
    bb32:	f8c8 3010 	str.w	r3, [r8, #16]
    bb36:	f8c2 8000 	str.w	r8, [r2]
    bb3a:	e650      	b.n	b7de <__gethex+0xbe>
    bb3c:	f8db 3000 	ldr.w	r3, [fp]
    bb40:	3b01      	subs	r3, #1
    bb42:	42b3      	cmp	r3, r6
    bb44:	d12e      	bne.n	bba4 <__gethex+0x484>
    bb46:	1173      	asrs	r3, r6, #5
    bb48:	2201      	movs	r2, #1
    bb4a:	f006 061f 	and.w	r6, r6, #31
    bb4e:	eb08 0383 	add.w	r3, r8, r3, lsl #2
    bb52:	40b2      	lsls	r2, r6
    bb54:	695b      	ldr	r3, [r3, #20]
    bb56:	421a      	tst	r2, r3
    bb58:	d024      	beq.n	bba4 <__gethex+0x484>
    bb5a:	2421      	movs	r4, #33	; 0x21
    bb5c:	e791      	b.n	ba82 <__gethex+0x362>
    bb5e:	46d4      	mov	ip, sl
    bb60:	2300      	movs	r3, #0
    bb62:	e6bb      	b.n	b8dc <__gethex+0x1bc>
    bb64:	2702      	movs	r7, #2
    bb66:	e7b8      	b.n	bada <__gethex+0x3ba>
    bb68:	463d      	mov	r5, r7
    bb6a:	2d00      	cmp	r5, #0
    bb6c:	f47f ae27 	bne.w	b7be <__gethex+0x9e>
    bb70:	e77e      	b.n	ba70 <__gethex+0x350>
    bb72:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    bb74:	2b00      	cmp	r3, #0
    bb76:	f47f af1e 	bne.w	b9b6 <__gethex+0x296>
    bb7a:	e780      	b.n	ba7e <__gethex+0x35e>
    bb7c:	42b4      	cmp	r4, r6
    bb7e:	f47f aeda 	bne.w	b936 <__gethex+0x216>
    bb82:	2e01      	cmp	r6, #1
    bb84:	ddce      	ble.n	bb24 <__gethex+0x404>
    bb86:	1e71      	subs	r1, r6, #1
    bb88:	4640      	mov	r0, r8
    bb8a:	f7fd fa77 	bl	907c <__any_on>
    bb8e:	2800      	cmp	r0, #0
    bb90:	f43f aed1 	beq.w	b936 <__gethex+0x216>
    bb94:	f8db 3004 	ldr.w	r3, [fp, #4]
    bb98:	e7c4      	b.n	bb24 <__gethex+0x404>
    bb9a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    bb9c:	2a00      	cmp	r2, #0
    bb9e:	f43f aeca 	beq.w	b936 <__gethex+0x216>
    bba2:	e7bf      	b.n	bb24 <__gethex+0x404>
    bba4:	2422      	movs	r4, #34	; 0x22
    bba6:	e76c      	b.n	ba82 <__gethex+0x362>
    bba8:	3201      	adds	r2, #1
    bbaa:	601a      	str	r2, [r3, #0]
    bbac:	e723      	b.n	b9f6 <__gethex+0x2d6>
    bbae:	f8d8 1004 	ldr.w	r1, [r8, #4]
    bbb2:	9801      	ldr	r0, [sp, #4]
    bbb4:	3101      	adds	r1, #1
    bbb6:	f7fd faa9 	bl	910c <_Balloc>
    bbba:	f8d8 2010 	ldr.w	r2, [r8, #16]
    bbbe:	f108 010c 	add.w	r1, r8, #12
    bbc2:	3202      	adds	r2, #2
    bbc4:	0092      	lsls	r2, r2, #2
    bbc6:	4682      	mov	sl, r0
    bbc8:	300c      	adds	r0, #12
    bbca:	f7f6 fc55 	bl	2478 <memcpy>
    bbce:	9801      	ldr	r0, [sp, #4]
    bbd0:	4641      	mov	r1, r8
    bbd2:	f7fd fa7f 	bl	90d4 <_Bfree>
    bbd6:	f8da 3010 	ldr.w	r3, [sl, #16]
    bbda:	e704      	b.n	b9e6 <__gethex+0x2c6>

0000bbdc <__hexnan>:
    bbdc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    bbe0:	f240 6418 	movw	r4, #1560	; 0x618
    bbe4:	f2c2 0400 	movt	r4, #8192	; 0x2000
    bbe8:	b085      	sub	sp, #20
    bbea:	460d      	mov	r5, r1
    bbec:	4691      	mov	r9, r2
    bbee:	f894 3030 	ldrb.w	r3, [r4, #48]	; 0x30
    bbf2:	9002      	str	r0, [sp, #8]
    bbf4:	2b00      	cmp	r3, #0
    bbf6:	f000 80af 	beq.w	bd58 <__hexnan+0x17c>
    bbfa:	682a      	ldr	r2, [r5, #0]
    bbfc:	9902      	ldr	r1, [sp, #8]
    bbfe:	1153      	asrs	r3, r2, #5
    bc00:	f012 021f 	ands.w	r2, r2, #31
    bc04:	9203      	str	r2, [sp, #12]
    bc06:	eb09 0383 	add.w	r3, r9, r3, lsl #2
    bc0a:	680e      	ldr	r6, [r1, #0]
    bc0c:	bf18      	it	ne
    bc0e:	3304      	addne	r3, #4
    bc10:	2200      	movs	r2, #0
    bc12:	1f18      	subs	r0, r3, #4
    bc14:	4692      	mov	sl, r2
    bc16:	4680      	mov	r8, r0
    bc18:	4601      	mov	r1, r0
    bc1a:	4693      	mov	fp, r2
    bc1c:	4617      	mov	r7, r2
    bc1e:	9001      	str	r0, [sp, #4]
    bc20:	f843 2c04 	str.w	r2, [r3, #-4]
    bc24:	f816 3f01 	ldrb.w	r3, [r6, #1]!
    bc28:	2b00      	cmp	r3, #0
    bc2a:	d035      	beq.n	bc98 <__hexnan+0xbc>
    bc2c:	5ce2      	ldrb	r2, [r4, r3]
    bc2e:	2a00      	cmp	r2, #0
    bc30:	d175      	bne.n	bd1e <__hexnan+0x142>
    bc32:	2b20      	cmp	r3, #32
    bc34:	f200 808a 	bhi.w	bd4c <__hexnan+0x170>
    bc38:	455f      	cmp	r7, fp
    bc3a:	ddf3      	ble.n	bc24 <__hexnan+0x48>
    bc3c:	4541      	cmp	r1, r8
    bc3e:	bf2c      	ite	cs
    bc40:	2300      	movcs	r3, #0
    bc42:	2301      	movcc	r3, #1
    bc44:	f1ba 0f07 	cmp.w	sl, #7
    bc48:	bfcc      	ite	gt
    bc4a:	2300      	movgt	r3, #0
    bc4c:	f003 0301 	andle.w	r3, r3, #1
    bc50:	b19b      	cbz	r3, bc7a <__hexnan+0x9e>
    bc52:	f1ca 0508 	rsb	r5, sl, #8
    bc56:	680a      	ldr	r2, [r1, #0]
    bc58:	460b      	mov	r3, r1
    bc5a:	468c      	mov	ip, r1
    bc5c:	00ad      	lsls	r5, r5, #2
    bc5e:	f1c5 0a20 	rsb	sl, r5, #32
    bc62:	6859      	ldr	r1, [r3, #4]
    bc64:	fa01 f00a 	lsl.w	r0, r1, sl
    bc68:	4302      	orrs	r2, r0
    bc6a:	601a      	str	r2, [r3, #0]
    bc6c:	fa31 f205 	lsrs.w	r2, r1, r5
    bc70:	f843 2f04 	str.w	r2, [r3, #4]!
    bc74:	4598      	cmp	r8, r3
    bc76:	d8f4      	bhi.n	bc62 <__hexnan+0x86>
    bc78:	4661      	mov	r1, ip
    bc7a:	4549      	cmp	r1, r9
    bc7c:	bf98      	it	ls
    bc7e:	f04f 0a08 	movls.w	sl, #8
    bc82:	d9cf      	bls.n	bc24 <__hexnan+0x48>
    bc84:	2200      	movs	r2, #0
    bc86:	f841 2d04 	str.w	r2, [r1, #-4]!
    bc8a:	f816 3f01 	ldrb.w	r3, [r6, #1]!
    bc8e:	46bb      	mov	fp, r7
    bc90:	4688      	mov	r8, r1
    bc92:	4692      	mov	sl, r2
    bc94:	2b00      	cmp	r3, #0
    bc96:	d1c9      	bne.n	bc2c <__hexnan+0x50>
    bc98:	2f00      	cmp	r7, #0
    bc9a:	d059      	beq.n	bd50 <__hexnan+0x174>
    bc9c:	4541      	cmp	r1, r8
    bc9e:	bf2c      	ite	cs
    bca0:	2300      	movcs	r3, #0
    bca2:	2301      	movcc	r3, #1
    bca4:	f1ba 0f07 	cmp.w	sl, #7
    bca8:	bfcc      	ite	gt
    bcaa:	2300      	movgt	r3, #0
    bcac:	f003 0301 	andle.w	r3, r3, #1
    bcb0:	b19b      	cbz	r3, bcda <__hexnan+0xfe>
    bcb2:	f1ca 0a08 	rsb	sl, sl, #8
    bcb6:	680a      	ldr	r2, [r1, #0]
    bcb8:	460b      	mov	r3, r1
    bcba:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
    bcbe:	f1ca 0420 	rsb	r4, sl, #32
    bcc2:	6858      	ldr	r0, [r3, #4]
    bcc4:	fa00 fc04 	lsl.w	ip, r0, r4
    bcc8:	ea42 020c 	orr.w	r2, r2, ip
    bccc:	601a      	str	r2, [r3, #0]
    bcce:	fa20 f20a 	lsr.w	r2, r0, sl
    bcd2:	f843 2f04 	str.w	r2, [r3, #4]!
    bcd6:	4598      	cmp	r8, r3
    bcd8:	d8f3      	bhi.n	bcc2 <__hexnan+0xe6>
    bcda:	4589      	cmp	r9, r1
    bcdc:	d23f      	bcs.n	bd5e <__hexnan+0x182>
    bcde:	9801      	ldr	r0, [sp, #4]
    bce0:	464b      	mov	r3, r9
    bce2:	f851 2b04 	ldr.w	r2, [r1], #4
    bce6:	4288      	cmp	r0, r1
    bce8:	f843 2b04 	str.w	r2, [r3], #4
    bcec:	d2f9      	bcs.n	bce2 <__hexnan+0x106>
    bcee:	9901      	ldr	r1, [sp, #4]
    bcf0:	2200      	movs	r2, #0
    bcf2:	f843 2b04 	str.w	r2, [r3], #4
    bcf6:	4299      	cmp	r1, r3
    bcf8:	d2fb      	bcs.n	bcf2 <__hexnan+0x116>
    bcfa:	9801      	ldr	r0, [sp, #4]
    bcfc:	6803      	ldr	r3, [r0, #0]
    bcfe:	b963      	cbnz	r3, bd1a <__hexnan+0x13e>
    bd00:	9901      	ldr	r1, [sp, #4]
    bd02:	4589      	cmp	r9, r1
    bd04:	bf18      	it	ne
    bd06:	9b01      	ldrne	r3, [sp, #4]
    bd08:	d102      	bne.n	bd10 <__hexnan+0x134>
    bd0a:	e037      	b.n	bd7c <__hexnan+0x1a0>
    bd0c:	4599      	cmp	r9, r3
    bd0e:	d035      	beq.n	bd7c <__hexnan+0x1a0>
    bd10:	f853 2c04 	ldr.w	r2, [r3, #-4]
    bd14:	3b04      	subs	r3, #4
    bd16:	2a00      	cmp	r2, #0
    bd18:	d0f8      	beq.n	bd0c <__hexnan+0x130>
    bd1a:	2005      	movs	r0, #5
    bd1c:	e019      	b.n	bd52 <__hexnan+0x176>
    bd1e:	f10a 0a01 	add.w	sl, sl, #1
    bd22:	3701      	adds	r7, #1
    bd24:	f1ba 0f08 	cmp.w	sl, #8
    bd28:	dc07      	bgt.n	bd3a <__hexnan+0x15e>
    bd2a:	680b      	ldr	r3, [r1, #0]
    bd2c:	011b      	lsls	r3, r3, #4
    bd2e:	f002 020f 	and.w	r2, r2, #15
    bd32:	ea43 0202 	orr.w	r2, r3, r2
    bd36:	600a      	str	r2, [r1, #0]
    bd38:	e774      	b.n	bc24 <__hexnan+0x48>
    bd3a:	4549      	cmp	r1, r9
    bd3c:	f67f af72 	bls.w	bc24 <__hexnan+0x48>
    bd40:	2300      	movs	r3, #0
    bd42:	f04f 0a01 	mov.w	sl, #1
    bd46:	f841 3d04 	str.w	r3, [r1, #-4]!
    bd4a:	e7f0      	b.n	bd2e <__hexnan+0x152>
    bd4c:	2b29      	cmp	r3, #41	; 0x29
    bd4e:	d01d      	beq.n	bd8c <__hexnan+0x1b0>
    bd50:	2004      	movs	r0, #4
    bd52:	b005      	add	sp, #20
    bd54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    bd58:	f7ff fc6c 	bl	b634 <__hexdig_init>
    bd5c:	e74d      	b.n	bbfa <__hexnan+0x1e>
    bd5e:	9903      	ldr	r1, [sp, #12]
    bd60:	b189      	cbz	r1, bd86 <__hexnan+0x1aa>
    bd62:	9801      	ldr	r0, [sp, #4]
    bd64:	f04f 31ff 	mov.w	r1, #4294967295
    bd68:	9b03      	ldr	r3, [sp, #12]
    bd6a:	f1c3 0220 	rsb	r2, r3, #32
    bd6e:	6803      	ldr	r3, [r0, #0]
    bd70:	fa31 f202 	lsrs.w	r2, r1, r2
    bd74:	ea02 0303 	and.w	r3, r2, r3
    bd78:	6003      	str	r3, [r0, #0]
    bd7a:	e7c0      	b.n	bcfe <__hexnan+0x122>
    bd7c:	2301      	movs	r3, #1
    bd7e:	2005      	movs	r0, #5
    bd80:	f8c9 3000 	str.w	r3, [r9]
    bd84:	e7e5      	b.n	bd52 <__hexnan+0x176>
    bd86:	9a01      	ldr	r2, [sp, #4]
    bd88:	6813      	ldr	r3, [r2, #0]
    bd8a:	e7b8      	b.n	bcfe <__hexnan+0x122>
    bd8c:	9b02      	ldr	r3, [sp, #8]
    bd8e:	3601      	adds	r6, #1
    bd90:	601e      	str	r6, [r3, #0]
    bd92:	2f00      	cmp	r7, #0
    bd94:	d182      	bne.n	bc9c <__hexnan+0xc0>
    bd96:	e7db      	b.n	bd50 <__hexnan+0x174>

0000bd98 <_isatty_r>:
    bd98:	b538      	push	{r3, r4, r5, lr}
    bd9a:	f240 7418 	movw	r4, #1816	; 0x718
    bd9e:	f2c2 0400 	movt	r4, #8192	; 0x2000
    bda2:	4605      	mov	r5, r0
    bda4:	4608      	mov	r0, r1
    bda6:	2300      	movs	r3, #0
    bda8:	6023      	str	r3, [r4, #0]
    bdaa:	f7f6 fa8b 	bl	22c4 <_isatty>
    bdae:	f1b0 3fff 	cmp.w	r0, #4294967295
    bdb2:	d000      	beq.n	bdb6 <_isatty_r+0x1e>
    bdb4:	bd38      	pop	{r3, r4, r5, pc}
    bdb6:	6823      	ldr	r3, [r4, #0]
    bdb8:	2b00      	cmp	r3, #0
    bdba:	d0fb      	beq.n	bdb4 <_isatty_r+0x1c>
    bdbc:	602b      	str	r3, [r5, #0]
    bdbe:	bd38      	pop	{r3, r4, r5, pc}

0000bdc0 <_lseek_r>:
    bdc0:	b538      	push	{r3, r4, r5, lr}
    bdc2:	f240 7418 	movw	r4, #1816	; 0x718
    bdc6:	f2c2 0400 	movt	r4, #8192	; 0x2000
    bdca:	4605      	mov	r5, r0
    bdcc:	4608      	mov	r0, r1
    bdce:	4611      	mov	r1, r2
    bdd0:	461a      	mov	r2, r3
    bdd2:	2300      	movs	r3, #0
    bdd4:	6023      	str	r3, [r4, #0]
    bdd6:	f7f6 fa79 	bl	22cc <_lseek>
    bdda:	f1b0 3fff 	cmp.w	r0, #4294967295
    bdde:	d000      	beq.n	bde2 <_lseek_r+0x22>
    bde0:	bd38      	pop	{r3, r4, r5, pc}
    bde2:	6823      	ldr	r3, [r4, #0]
    bde4:	2b00      	cmp	r3, #0
    bde6:	d0fb      	beq.n	bde0 <_lseek_r+0x20>
    bde8:	602b      	str	r3, [r5, #0]
    bdea:	bd38      	pop	{r3, r4, r5, pc}

0000bdec <_read_r>:
    bdec:	b538      	push	{r3, r4, r5, lr}
    bdee:	f240 7418 	movw	r4, #1816	; 0x718
    bdf2:	f2c2 0400 	movt	r4, #8192	; 0x2000
    bdf6:	4605      	mov	r5, r0
    bdf8:	4608      	mov	r0, r1
    bdfa:	4611      	mov	r1, r2
    bdfc:	461a      	mov	r2, r3
    bdfe:	2300      	movs	r3, #0
    be00:	6023      	str	r3, [r4, #0]
    be02:	f7f6 fa6b 	bl	22dc <_read>
    be06:	f1b0 3fff 	cmp.w	r0, #4294967295
    be0a:	d000      	beq.n	be0e <_read_r+0x22>
    be0c:	bd38      	pop	{r3, r4, r5, pc}
    be0e:	6823      	ldr	r3, [r4, #0]
    be10:	2b00      	cmp	r3, #0
    be12:	d0fb      	beq.n	be0c <_read_r+0x20>
    be14:	602b      	str	r3, [r5, #0]
    be16:	bd38      	pop	{r3, r4, r5, pc}

0000be18 <_wrapup_reent>:
    be18:	b570      	push	{r4, r5, r6, lr}
    be1a:	4604      	mov	r4, r0
    be1c:	b188      	cbz	r0, be42 <_wrapup_reent+0x2a>
    be1e:	f104 0248 	add.w	r2, r4, #72	; 0x48
    be22:	6853      	ldr	r3, [r2, #4]
    be24:	1e5d      	subs	r5, r3, #1
    be26:	d407      	bmi.n	be38 <_wrapup_reent+0x20>
    be28:	3302      	adds	r3, #2
    be2a:	eb02 0683 	add.w	r6, r2, r3, lsl #2
    be2e:	f856 3d04 	ldr.w	r3, [r6, #-4]!
    be32:	4798      	blx	r3
    be34:	3d01      	subs	r5, #1
    be36:	d5fa      	bpl.n	be2e <_wrapup_reent+0x16>
    be38:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    be3a:	b10b      	cbz	r3, be40 <_wrapup_reent+0x28>
    be3c:	4620      	mov	r0, r4
    be3e:	4798      	blx	r3
    be40:	bd70      	pop	{r4, r5, r6, pc}
    be42:	f240 032c 	movw	r3, #44	; 0x2c
    be46:	f2c2 0300 	movt	r3, #8192	; 0x2000
    be4a:	681c      	ldr	r4, [r3, #0]
    be4c:	e7e7      	b.n	be1e <_wrapup_reent+0x6>
    be4e:	bf00      	nop

0000be50 <cleanup_glue>:
    be50:	b570      	push	{r4, r5, r6, lr}
    be52:	460c      	mov	r4, r1
    be54:	6809      	ldr	r1, [r1, #0]
    be56:	4605      	mov	r5, r0
    be58:	b109      	cbz	r1, be5e <cleanup_glue+0xe>
    be5a:	f7ff fff9 	bl	be50 <cleanup_glue>
    be5e:	4628      	mov	r0, r5
    be60:	4621      	mov	r1, r4
    be62:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    be66:	f7fc b863 	b.w	7f30 <_free_r>
    be6a:	bf00      	nop

0000be6c <_reclaim_reent>:
    be6c:	f240 032c 	movw	r3, #44	; 0x2c
    be70:	f2c2 0300 	movt	r3, #8192	; 0x2000
    be74:	b570      	push	{r4, r5, r6, lr}
    be76:	681b      	ldr	r3, [r3, #0]
    be78:	4605      	mov	r5, r0
    be7a:	4298      	cmp	r0, r3
    be7c:	d046      	beq.n	bf0c <_reclaim_reent+0xa0>
    be7e:	6a43      	ldr	r3, [r0, #36]	; 0x24
    be80:	4619      	mov	r1, r3
    be82:	b1bb      	cbz	r3, beb4 <_reclaim_reent+0x48>
    be84:	68da      	ldr	r2, [r3, #12]
    be86:	b1aa      	cbz	r2, beb4 <_reclaim_reent+0x48>
    be88:	2600      	movs	r6, #0
    be8a:	5991      	ldr	r1, [r2, r6]
    be8c:	b141      	cbz	r1, bea0 <_reclaim_reent+0x34>
    be8e:	680c      	ldr	r4, [r1, #0]
    be90:	4628      	mov	r0, r5
    be92:	f7fc f84d 	bl	7f30 <_free_r>
    be96:	4621      	mov	r1, r4
    be98:	2c00      	cmp	r4, #0
    be9a:	d1f8      	bne.n	be8e <_reclaim_reent+0x22>
    be9c:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    be9e:	68da      	ldr	r2, [r3, #12]
    bea0:	3604      	adds	r6, #4
    bea2:	2e3c      	cmp	r6, #60	; 0x3c
    bea4:	d001      	beq.n	beaa <_reclaim_reent+0x3e>
    bea6:	68da      	ldr	r2, [r3, #12]
    bea8:	e7ef      	b.n	be8a <_reclaim_reent+0x1e>
    beaa:	4611      	mov	r1, r2
    beac:	4628      	mov	r0, r5
    beae:	f7fc f83f 	bl	7f30 <_free_r>
    beb2:	6a69      	ldr	r1, [r5, #36]	; 0x24
    beb4:	6809      	ldr	r1, [r1, #0]
    beb6:	b111      	cbz	r1, bebe <_reclaim_reent+0x52>
    beb8:	4628      	mov	r0, r5
    beba:	f7fc f839 	bl	7f30 <_free_r>
    bebe:	6969      	ldr	r1, [r5, #20]
    bec0:	b111      	cbz	r1, bec8 <_reclaim_reent+0x5c>
    bec2:	4628      	mov	r0, r5
    bec4:	f7fc f834 	bl	7f30 <_free_r>
    bec8:	6a69      	ldr	r1, [r5, #36]	; 0x24
    beca:	b111      	cbz	r1, bed2 <_reclaim_reent+0x66>
    becc:	4628      	mov	r0, r5
    bece:	f7fc f82f 	bl	7f30 <_free_r>
    bed2:	6ba9      	ldr	r1, [r5, #56]	; 0x38
    bed4:	b111      	cbz	r1, bedc <_reclaim_reent+0x70>
    bed6:	4628      	mov	r0, r5
    bed8:	f7fc f82a 	bl	7f30 <_free_r>
    bedc:	6be9      	ldr	r1, [r5, #60]	; 0x3c
    bede:	b111      	cbz	r1, bee6 <_reclaim_reent+0x7a>
    bee0:	4628      	mov	r0, r5
    bee2:	f7fc f825 	bl	7f30 <_free_r>
    bee6:	6c29      	ldr	r1, [r5, #64]	; 0x40
    bee8:	b111      	cbz	r1, bef0 <_reclaim_reent+0x84>
    beea:	4628      	mov	r0, r5
    beec:	f7fc f820 	bl	7f30 <_free_r>
    bef0:	6cab      	ldr	r3, [r5, #72]	; 0x48
    bef2:	f8d3 1088 	ldr.w	r1, [r3, #136]	; 0x88
    bef6:	b111      	cbz	r1, befe <_reclaim_reent+0x92>
    bef8:	4628      	mov	r0, r5
    befa:	f7fc f819 	bl	7f30 <_free_r>
    befe:	6b69      	ldr	r1, [r5, #52]	; 0x34
    bf00:	b111      	cbz	r1, bf08 <_reclaim_reent+0x9c>
    bf02:	4628      	mov	r0, r5
    bf04:	f7fc f814 	bl	7f30 <_free_r>
    bf08:	69ab      	ldr	r3, [r5, #24]
    bf0a:	b903      	cbnz	r3, bf0e <_reclaim_reent+0xa2>
    bf0c:	bd70      	pop	{r4, r5, r6, pc}
    bf0e:	6aab      	ldr	r3, [r5, #40]	; 0x28
    bf10:	4628      	mov	r0, r5
    bf12:	4798      	blx	r3
    bf14:	f8d5 10d8 	ldr.w	r1, [r5, #216]	; 0xd8
    bf18:	2900      	cmp	r1, #0
    bf1a:	d0f7      	beq.n	bf0c <_reclaim_reent+0xa0>
    bf1c:	4628      	mov	r0, r5
    bf1e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    bf22:	e795      	b.n	be50 <cleanup_glue>
    bf24:	0000      	lsls	r0, r0, #0
	...

0000bf28 <__aeabi_uidiv>:
    bf28:	1e4a      	subs	r2, r1, #1
    bf2a:	bf08      	it	eq
    bf2c:	4770      	bxeq	lr
    bf2e:	f0c0 8124 	bcc.w	c17a <__aeabi_uidiv+0x252>
    bf32:	4288      	cmp	r0, r1
    bf34:	f240 8116 	bls.w	c164 <__aeabi_uidiv+0x23c>
    bf38:	4211      	tst	r1, r2
    bf3a:	f000 8117 	beq.w	c16c <__aeabi_uidiv+0x244>
    bf3e:	fab0 f380 	clz	r3, r0
    bf42:	fab1 f281 	clz	r2, r1
    bf46:	eba2 0303 	sub.w	r3, r2, r3
    bf4a:	f1c3 031f 	rsb	r3, r3, #31
    bf4e:	a204      	add	r2, pc, #16	; (adr r2, bf60 <__aeabi_uidiv+0x38>)
    bf50:	eb02 1303 	add.w	r3, r2, r3, lsl #4
    bf54:	f04f 0200 	mov.w	r2, #0
    bf58:	469f      	mov	pc, r3
    bf5a:	bf00      	nop
    bf5c:	f3af 8000 	nop.w
    bf60:	ebb0 7fc1 	cmp.w	r0, r1, lsl #31
    bf64:	bf00      	nop
    bf66:	eb42 0202 	adc.w	r2, r2, r2
    bf6a:	bf28      	it	cs
    bf6c:	eba0 70c1 	subcs.w	r0, r0, r1, lsl #31
    bf70:	ebb0 7f81 	cmp.w	r0, r1, lsl #30
    bf74:	bf00      	nop
    bf76:	eb42 0202 	adc.w	r2, r2, r2
    bf7a:	bf28      	it	cs
    bf7c:	eba0 7081 	subcs.w	r0, r0, r1, lsl #30
    bf80:	ebb0 7f41 	cmp.w	r0, r1, lsl #29
    bf84:	bf00      	nop
    bf86:	eb42 0202 	adc.w	r2, r2, r2
    bf8a:	bf28      	it	cs
    bf8c:	eba0 7041 	subcs.w	r0, r0, r1, lsl #29
    bf90:	ebb0 7f01 	cmp.w	r0, r1, lsl #28
    bf94:	bf00      	nop
    bf96:	eb42 0202 	adc.w	r2, r2, r2
    bf9a:	bf28      	it	cs
    bf9c:	eba0 7001 	subcs.w	r0, r0, r1, lsl #28
    bfa0:	ebb0 6fc1 	cmp.w	r0, r1, lsl #27
    bfa4:	bf00      	nop
    bfa6:	eb42 0202 	adc.w	r2, r2, r2
    bfaa:	bf28      	it	cs
    bfac:	eba0 60c1 	subcs.w	r0, r0, r1, lsl #27
    bfb0:	ebb0 6f81 	cmp.w	r0, r1, lsl #26
    bfb4:	bf00      	nop
    bfb6:	eb42 0202 	adc.w	r2, r2, r2
    bfba:	bf28      	it	cs
    bfbc:	eba0 6081 	subcs.w	r0, r0, r1, lsl #26
    bfc0:	ebb0 6f41 	cmp.w	r0, r1, lsl #25
    bfc4:	bf00      	nop
    bfc6:	eb42 0202 	adc.w	r2, r2, r2
    bfca:	bf28      	it	cs
    bfcc:	eba0 6041 	subcs.w	r0, r0, r1, lsl #25
    bfd0:	ebb0 6f01 	cmp.w	r0, r1, lsl #24
    bfd4:	bf00      	nop
    bfd6:	eb42 0202 	adc.w	r2, r2, r2
    bfda:	bf28      	it	cs
    bfdc:	eba0 6001 	subcs.w	r0, r0, r1, lsl #24
    bfe0:	ebb0 5fc1 	cmp.w	r0, r1, lsl #23
    bfe4:	bf00      	nop
    bfe6:	eb42 0202 	adc.w	r2, r2, r2
    bfea:	bf28      	it	cs
    bfec:	eba0 50c1 	subcs.w	r0, r0, r1, lsl #23
    bff0:	ebb0 5f81 	cmp.w	r0, r1, lsl #22
    bff4:	bf00      	nop
    bff6:	eb42 0202 	adc.w	r2, r2, r2
    bffa:	bf28      	it	cs
    bffc:	eba0 5081 	subcs.w	r0, r0, r1, lsl #22
    c000:	ebb0 5f41 	cmp.w	r0, r1, lsl #21
    c004:	bf00      	nop
    c006:	eb42 0202 	adc.w	r2, r2, r2
    c00a:	bf28      	it	cs
    c00c:	eba0 5041 	subcs.w	r0, r0, r1, lsl #21
    c010:	ebb0 5f01 	cmp.w	r0, r1, lsl #20
    c014:	bf00      	nop
    c016:	eb42 0202 	adc.w	r2, r2, r2
    c01a:	bf28      	it	cs
    c01c:	eba0 5001 	subcs.w	r0, r0, r1, lsl #20
    c020:	ebb0 4fc1 	cmp.w	r0, r1, lsl #19
    c024:	bf00      	nop
    c026:	eb42 0202 	adc.w	r2, r2, r2
    c02a:	bf28      	it	cs
    c02c:	eba0 40c1 	subcs.w	r0, r0, r1, lsl #19
    c030:	ebb0 4f81 	cmp.w	r0, r1, lsl #18
    c034:	bf00      	nop
    c036:	eb42 0202 	adc.w	r2, r2, r2
    c03a:	bf28      	it	cs
    c03c:	eba0 4081 	subcs.w	r0, r0, r1, lsl #18
    c040:	ebb0 4f41 	cmp.w	r0, r1, lsl #17
    c044:	bf00      	nop
    c046:	eb42 0202 	adc.w	r2, r2, r2
    c04a:	bf28      	it	cs
    c04c:	eba0 4041 	subcs.w	r0, r0, r1, lsl #17
    c050:	ebb0 4f01 	cmp.w	r0, r1, lsl #16
    c054:	bf00      	nop
    c056:	eb42 0202 	adc.w	r2, r2, r2
    c05a:	bf28      	it	cs
    c05c:	eba0 4001 	subcs.w	r0, r0, r1, lsl #16
    c060:	ebb0 3fc1 	cmp.w	r0, r1, lsl #15
    c064:	bf00      	nop
    c066:	eb42 0202 	adc.w	r2, r2, r2
    c06a:	bf28      	it	cs
    c06c:	eba0 30c1 	subcs.w	r0, r0, r1, lsl #15
    c070:	ebb0 3f81 	cmp.w	r0, r1, lsl #14
    c074:	bf00      	nop
    c076:	eb42 0202 	adc.w	r2, r2, r2
    c07a:	bf28      	it	cs
    c07c:	eba0 3081 	subcs.w	r0, r0, r1, lsl #14
    c080:	ebb0 3f41 	cmp.w	r0, r1, lsl #13
    c084:	bf00      	nop
    c086:	eb42 0202 	adc.w	r2, r2, r2
    c08a:	bf28      	it	cs
    c08c:	eba0 3041 	subcs.w	r0, r0, r1, lsl #13
    c090:	ebb0 3f01 	cmp.w	r0, r1, lsl #12
    c094:	bf00      	nop
    c096:	eb42 0202 	adc.w	r2, r2, r2
    c09a:	bf28      	it	cs
    c09c:	eba0 3001 	subcs.w	r0, r0, r1, lsl #12
    c0a0:	ebb0 2fc1 	cmp.w	r0, r1, lsl #11
    c0a4:	bf00      	nop
    c0a6:	eb42 0202 	adc.w	r2, r2, r2
    c0aa:	bf28      	it	cs
    c0ac:	eba0 20c1 	subcs.w	r0, r0, r1, lsl #11
    c0b0:	ebb0 2f81 	cmp.w	r0, r1, lsl #10
    c0b4:	bf00      	nop
    c0b6:	eb42 0202 	adc.w	r2, r2, r2
    c0ba:	bf28      	it	cs
    c0bc:	eba0 2081 	subcs.w	r0, r0, r1, lsl #10
    c0c0:	ebb0 2f41 	cmp.w	r0, r1, lsl #9
    c0c4:	bf00      	nop
    c0c6:	eb42 0202 	adc.w	r2, r2, r2
    c0ca:	bf28      	it	cs
    c0cc:	eba0 2041 	subcs.w	r0, r0, r1, lsl #9
    c0d0:	ebb0 2f01 	cmp.w	r0, r1, lsl #8
    c0d4:	bf00      	nop
    c0d6:	eb42 0202 	adc.w	r2, r2, r2
    c0da:	bf28      	it	cs
    c0dc:	eba0 2001 	subcs.w	r0, r0, r1, lsl #8
    c0e0:	ebb0 1fc1 	cmp.w	r0, r1, lsl #7
    c0e4:	bf00      	nop
    c0e6:	eb42 0202 	adc.w	r2, r2, r2
    c0ea:	bf28      	it	cs
    c0ec:	eba0 10c1 	subcs.w	r0, r0, r1, lsl #7
    c0f0:	ebb0 1f81 	cmp.w	r0, r1, lsl #6
    c0f4:	bf00      	nop
    c0f6:	eb42 0202 	adc.w	r2, r2, r2
    c0fa:	bf28      	it	cs
    c0fc:	eba0 1081 	subcs.w	r0, r0, r1, lsl #6
    c100:	ebb0 1f41 	cmp.w	r0, r1, lsl #5
    c104:	bf00      	nop
    c106:	eb42 0202 	adc.w	r2, r2, r2
    c10a:	bf28      	it	cs
    c10c:	eba0 1041 	subcs.w	r0, r0, r1, lsl #5
    c110:	ebb0 1f01 	cmp.w	r0, r1, lsl #4
    c114:	bf00      	nop
    c116:	eb42 0202 	adc.w	r2, r2, r2
    c11a:	bf28      	it	cs
    c11c:	eba0 1001 	subcs.w	r0, r0, r1, lsl #4
    c120:	ebb0 0fc1 	cmp.w	r0, r1, lsl #3
    c124:	bf00      	nop
    c126:	eb42 0202 	adc.w	r2, r2, r2
    c12a:	bf28      	it	cs
    c12c:	eba0 00c1 	subcs.w	r0, r0, r1, lsl #3
    c130:	ebb0 0f81 	cmp.w	r0, r1, lsl #2
    c134:	bf00      	nop
    c136:	eb42 0202 	adc.w	r2, r2, r2
    c13a:	bf28      	it	cs
    c13c:	eba0 0081 	subcs.w	r0, r0, r1, lsl #2
    c140:	ebb0 0f41 	cmp.w	r0, r1, lsl #1
    c144:	bf00      	nop
    c146:	eb42 0202 	adc.w	r2, r2, r2
    c14a:	bf28      	it	cs
    c14c:	eba0 0041 	subcs.w	r0, r0, r1, lsl #1
    c150:	ebb0 0f01 	cmp.w	r0, r1
    c154:	bf00      	nop
    c156:	eb42 0202 	adc.w	r2, r2, r2
    c15a:	bf28      	it	cs
    c15c:	eba0 0001 	subcs.w	r0, r0, r1
    c160:	4610      	mov	r0, r2
    c162:	4770      	bx	lr
    c164:	bf0c      	ite	eq
    c166:	2001      	moveq	r0, #1
    c168:	2000      	movne	r0, #0
    c16a:	4770      	bx	lr
    c16c:	fab1 f281 	clz	r2, r1
    c170:	f1c2 021f 	rsb	r2, r2, #31
    c174:	fa20 f002 	lsr.w	r0, r0, r2
    c178:	4770      	bx	lr
    c17a:	b108      	cbz	r0, c180 <__aeabi_uidiv+0x258>
    c17c:	f04f 30ff 	mov.w	r0, #4294967295
    c180:	f000 b80e 	b.w	c1a0 <__aeabi_idiv0>

0000c184 <__aeabi_uidivmod>:
    c184:	2900      	cmp	r1, #0
    c186:	d0f8      	beq.n	c17a <__aeabi_uidiv+0x252>
    c188:	e92d 4003 	stmdb	sp!, {r0, r1, lr}
    c18c:	f7ff fecc 	bl	bf28 <__aeabi_uidiv>
    c190:	e8bd 4006 	ldmia.w	sp!, {r1, r2, lr}
    c194:	fb02 f300 	mul.w	r3, r2, r0
    c198:	eba1 0103 	sub.w	r1, r1, r3
    c19c:	4770      	bx	lr
    c19e:	bf00      	nop

0000c1a0 <__aeabi_idiv0>:
    c1a0:	4770      	bx	lr
    c1a2:	bf00      	nop

0000c1a4 <__aeabi_drsub>:
    c1a4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
    c1a8:	e002      	b.n	c1b0 <__adddf3>
    c1aa:	bf00      	nop

0000c1ac <__aeabi_dsub>:
    c1ac:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0000c1b0 <__adddf3>:
    c1b0:	b530      	push	{r4, r5, lr}
    c1b2:	ea4f 0441 	mov.w	r4, r1, lsl #1
    c1b6:	ea4f 0543 	mov.w	r5, r3, lsl #1
    c1ba:	ea94 0f05 	teq	r4, r5
    c1be:	bf08      	it	eq
    c1c0:	ea90 0f02 	teqeq	r0, r2
    c1c4:	bf1f      	itttt	ne
    c1c6:	ea54 0c00 	orrsne.w	ip, r4, r0
    c1ca:	ea55 0c02 	orrsne.w	ip, r5, r2
    c1ce:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
    c1d2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
    c1d6:	f000 80e2 	beq.w	c39e <__adddf3+0x1ee>
    c1da:	ea4f 5454 	mov.w	r4, r4, lsr #21
    c1de:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
    c1e2:	bfb8      	it	lt
    c1e4:	426d      	neglt	r5, r5
    c1e6:	dd0c      	ble.n	c202 <__adddf3+0x52>
    c1e8:	442c      	add	r4, r5
    c1ea:	ea80 0202 	eor.w	r2, r0, r2
    c1ee:	ea81 0303 	eor.w	r3, r1, r3
    c1f2:	ea82 0000 	eor.w	r0, r2, r0
    c1f6:	ea83 0101 	eor.w	r1, r3, r1
    c1fa:	ea80 0202 	eor.w	r2, r0, r2
    c1fe:	ea81 0303 	eor.w	r3, r1, r3
    c202:	2d36      	cmp	r5, #54	; 0x36
    c204:	bf88      	it	hi
    c206:	bd30      	pophi	{r4, r5, pc}
    c208:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
    c20c:	ea4f 3101 	mov.w	r1, r1, lsl #12
    c210:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
    c214:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
    c218:	d002      	beq.n	c220 <__adddf3+0x70>
    c21a:	4240      	negs	r0, r0
    c21c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    c220:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
    c224:	ea4f 3303 	mov.w	r3, r3, lsl #12
    c228:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
    c22c:	d002      	beq.n	c234 <__adddf3+0x84>
    c22e:	4252      	negs	r2, r2
    c230:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    c234:	ea94 0f05 	teq	r4, r5
    c238:	f000 80a7 	beq.w	c38a <__adddf3+0x1da>
    c23c:	f1a4 0401 	sub.w	r4, r4, #1
    c240:	f1d5 0e20 	rsbs	lr, r5, #32
    c244:	db0d      	blt.n	c262 <__adddf3+0xb2>
    c246:	fa02 fc0e 	lsl.w	ip, r2, lr
    c24a:	fa22 f205 	lsr.w	r2, r2, r5
    c24e:	1880      	adds	r0, r0, r2
    c250:	f141 0100 	adc.w	r1, r1, #0
    c254:	fa03 f20e 	lsl.w	r2, r3, lr
    c258:	1880      	adds	r0, r0, r2
    c25a:	fa43 f305 	asr.w	r3, r3, r5
    c25e:	4159      	adcs	r1, r3
    c260:	e00e      	b.n	c280 <__adddf3+0xd0>
    c262:	f1a5 0520 	sub.w	r5, r5, #32
    c266:	f10e 0e20 	add.w	lr, lr, #32
    c26a:	2a01      	cmp	r2, #1
    c26c:	fa03 fc0e 	lsl.w	ip, r3, lr
    c270:	bf28      	it	cs
    c272:	f04c 0c02 	orrcs.w	ip, ip, #2
    c276:	fa43 f305 	asr.w	r3, r3, r5
    c27a:	18c0      	adds	r0, r0, r3
    c27c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
    c280:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    c284:	d507      	bpl.n	c296 <__adddf3+0xe6>
    c286:	f04f 0e00 	mov.w	lr, #0
    c28a:	f1dc 0c00 	rsbs	ip, ip, #0
    c28e:	eb7e 0000 	sbcs.w	r0, lr, r0
    c292:	eb6e 0101 	sbc.w	r1, lr, r1
    c296:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
    c29a:	d31b      	bcc.n	c2d4 <__adddf3+0x124>
    c29c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
    c2a0:	d30c      	bcc.n	c2bc <__adddf3+0x10c>
    c2a2:	0849      	lsrs	r1, r1, #1
    c2a4:	ea5f 0030 	movs.w	r0, r0, rrx
    c2a8:	ea4f 0c3c 	mov.w	ip, ip, rrx
    c2ac:	f104 0401 	add.w	r4, r4, #1
    c2b0:	ea4f 5244 	mov.w	r2, r4, lsl #21
    c2b4:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
    c2b8:	f080 809a 	bcs.w	c3f0 <__adddf3+0x240>
    c2bc:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
    c2c0:	bf08      	it	eq
    c2c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
    c2c6:	f150 0000 	adcs.w	r0, r0, #0
    c2ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    c2ce:	ea41 0105 	orr.w	r1, r1, r5
    c2d2:	bd30      	pop	{r4, r5, pc}
    c2d4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
    c2d8:	4140      	adcs	r0, r0
    c2da:	eb41 0101 	adc.w	r1, r1, r1
    c2de:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    c2e2:	f1a4 0401 	sub.w	r4, r4, #1
    c2e6:	d1e9      	bne.n	c2bc <__adddf3+0x10c>
    c2e8:	f091 0f00 	teq	r1, #0
    c2ec:	bf04      	itt	eq
    c2ee:	4601      	moveq	r1, r0
    c2f0:	2000      	moveq	r0, #0
    c2f2:	fab1 f381 	clz	r3, r1
    c2f6:	bf08      	it	eq
    c2f8:	3320      	addeq	r3, #32
    c2fa:	f1a3 030b 	sub.w	r3, r3, #11
    c2fe:	f1b3 0220 	subs.w	r2, r3, #32
    c302:	da0c      	bge.n	c31e <__adddf3+0x16e>
    c304:	320c      	adds	r2, #12
    c306:	dd08      	ble.n	c31a <__adddf3+0x16a>
    c308:	f102 0c14 	add.w	ip, r2, #20
    c30c:	f1c2 020c 	rsb	r2, r2, #12
    c310:	fa01 f00c 	lsl.w	r0, r1, ip
    c314:	fa21 f102 	lsr.w	r1, r1, r2
    c318:	e00c      	b.n	c334 <__adddf3+0x184>
    c31a:	f102 0214 	add.w	r2, r2, #20
    c31e:	bfd8      	it	le
    c320:	f1c2 0c20 	rsble	ip, r2, #32
    c324:	fa01 f102 	lsl.w	r1, r1, r2
    c328:	fa20 fc0c 	lsr.w	ip, r0, ip
    c32c:	bfdc      	itt	le
    c32e:	ea41 010c 	orrle.w	r1, r1, ip
    c332:	4090      	lslle	r0, r2
    c334:	1ae4      	subs	r4, r4, r3
    c336:	bfa2      	ittt	ge
    c338:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
    c33c:	4329      	orrge	r1, r5
    c33e:	bd30      	popge	{r4, r5, pc}
    c340:	ea6f 0404 	mvn.w	r4, r4
    c344:	3c1f      	subs	r4, #31
    c346:	da1c      	bge.n	c382 <__adddf3+0x1d2>
    c348:	340c      	adds	r4, #12
    c34a:	dc0e      	bgt.n	c36a <__adddf3+0x1ba>
    c34c:	f104 0414 	add.w	r4, r4, #20
    c350:	f1c4 0220 	rsb	r2, r4, #32
    c354:	fa20 f004 	lsr.w	r0, r0, r4
    c358:	fa01 f302 	lsl.w	r3, r1, r2
    c35c:	ea40 0003 	orr.w	r0, r0, r3
    c360:	fa21 f304 	lsr.w	r3, r1, r4
    c364:	ea45 0103 	orr.w	r1, r5, r3
    c368:	bd30      	pop	{r4, r5, pc}
    c36a:	f1c4 040c 	rsb	r4, r4, #12
    c36e:	f1c4 0220 	rsb	r2, r4, #32
    c372:	fa20 f002 	lsr.w	r0, r0, r2
    c376:	fa01 f304 	lsl.w	r3, r1, r4
    c37a:	ea40 0003 	orr.w	r0, r0, r3
    c37e:	4629      	mov	r1, r5
    c380:	bd30      	pop	{r4, r5, pc}
    c382:	fa21 f004 	lsr.w	r0, r1, r4
    c386:	4629      	mov	r1, r5
    c388:	bd30      	pop	{r4, r5, pc}
    c38a:	f094 0f00 	teq	r4, #0
    c38e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
    c392:	bf06      	itte	eq
    c394:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
    c398:	3401      	addeq	r4, #1
    c39a:	3d01      	subne	r5, #1
    c39c:	e74e      	b.n	c23c <__adddf3+0x8c>
    c39e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
    c3a2:	bf18      	it	ne
    c3a4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
    c3a8:	d029      	beq.n	c3fe <__adddf3+0x24e>
    c3aa:	ea94 0f05 	teq	r4, r5
    c3ae:	bf08      	it	eq
    c3b0:	ea90 0f02 	teqeq	r0, r2
    c3b4:	d005      	beq.n	c3c2 <__adddf3+0x212>
    c3b6:	ea54 0c00 	orrs.w	ip, r4, r0
    c3ba:	bf04      	itt	eq
    c3bc:	4619      	moveq	r1, r3
    c3be:	4610      	moveq	r0, r2
    c3c0:	bd30      	pop	{r4, r5, pc}
    c3c2:	ea91 0f03 	teq	r1, r3
    c3c6:	bf1e      	ittt	ne
    c3c8:	2100      	movne	r1, #0
    c3ca:	2000      	movne	r0, #0
    c3cc:	bd30      	popne	{r4, r5, pc}
    c3ce:	ea5f 5c54 	movs.w	ip, r4, lsr #21
    c3d2:	d105      	bne.n	c3e0 <__adddf3+0x230>
    c3d4:	0040      	lsls	r0, r0, #1
    c3d6:	4149      	adcs	r1, r1
    c3d8:	bf28      	it	cs
    c3da:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
    c3de:	bd30      	pop	{r4, r5, pc}
    c3e0:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
    c3e4:	bf3c      	itt	cc
    c3e6:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
    c3ea:	bd30      	popcc	{r4, r5, pc}
    c3ec:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    c3f0:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
    c3f4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
    c3f8:	f04f 0000 	mov.w	r0, #0
    c3fc:	bd30      	pop	{r4, r5, pc}
    c3fe:	ea7f 5c64 	mvns.w	ip, r4, asr #21
    c402:	bf1a      	itte	ne
    c404:	4619      	movne	r1, r3
    c406:	4610      	movne	r0, r2
    c408:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
    c40c:	bf1c      	itt	ne
    c40e:	460b      	movne	r3, r1
    c410:	4602      	movne	r2, r0
    c412:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
    c416:	bf06      	itte	eq
    c418:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
    c41c:	ea91 0f03 	teqeq	r1, r3
    c420:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
    c424:	bd30      	pop	{r4, r5, pc}
    c426:	bf00      	nop

0000c428 <__aeabi_ui2d>:
    c428:	f090 0f00 	teq	r0, #0
    c42c:	bf04      	itt	eq
    c42e:	2100      	moveq	r1, #0
    c430:	4770      	bxeq	lr
    c432:	b530      	push	{r4, r5, lr}
    c434:	f44f 6480 	mov.w	r4, #1024	; 0x400
    c438:	f104 0432 	add.w	r4, r4, #50	; 0x32
    c43c:	f04f 0500 	mov.w	r5, #0
    c440:	f04f 0100 	mov.w	r1, #0
    c444:	e750      	b.n	c2e8 <__adddf3+0x138>
    c446:	bf00      	nop

0000c448 <__aeabi_i2d>:
    c448:	f090 0f00 	teq	r0, #0
    c44c:	bf04      	itt	eq
    c44e:	2100      	moveq	r1, #0
    c450:	4770      	bxeq	lr
    c452:	b530      	push	{r4, r5, lr}
    c454:	f44f 6480 	mov.w	r4, #1024	; 0x400
    c458:	f104 0432 	add.w	r4, r4, #50	; 0x32
    c45c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
    c460:	bf48      	it	mi
    c462:	4240      	negmi	r0, r0
    c464:	f04f 0100 	mov.w	r1, #0
    c468:	e73e      	b.n	c2e8 <__adddf3+0x138>
    c46a:	bf00      	nop

0000c46c <__aeabi_f2d>:
    c46c:	0042      	lsls	r2, r0, #1
    c46e:	ea4f 01e2 	mov.w	r1, r2, asr #3
    c472:	ea4f 0131 	mov.w	r1, r1, rrx
    c476:	ea4f 7002 	mov.w	r0, r2, lsl #28
    c47a:	bf1f      	itttt	ne
    c47c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
    c480:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
    c484:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
    c488:	4770      	bxne	lr
    c48a:	f092 0f00 	teq	r2, #0
    c48e:	bf14      	ite	ne
    c490:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
    c494:	4770      	bxeq	lr
    c496:	b530      	push	{r4, r5, lr}
    c498:	f44f 7460 	mov.w	r4, #896	; 0x380
    c49c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    c4a0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    c4a4:	e720      	b.n	c2e8 <__adddf3+0x138>
    c4a6:	bf00      	nop

0000c4a8 <__aeabi_ul2d>:
    c4a8:	ea50 0201 	orrs.w	r2, r0, r1
    c4ac:	bf08      	it	eq
    c4ae:	4770      	bxeq	lr
    c4b0:	b530      	push	{r4, r5, lr}
    c4b2:	f04f 0500 	mov.w	r5, #0
    c4b6:	e00a      	b.n	c4ce <__aeabi_l2d+0x16>

0000c4b8 <__aeabi_l2d>:
    c4b8:	ea50 0201 	orrs.w	r2, r0, r1
    c4bc:	bf08      	it	eq
    c4be:	4770      	bxeq	lr
    c4c0:	b530      	push	{r4, r5, lr}
    c4c2:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
    c4c6:	d502      	bpl.n	c4ce <__aeabi_l2d+0x16>
    c4c8:	4240      	negs	r0, r0
    c4ca:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    c4ce:	f44f 6480 	mov.w	r4, #1024	; 0x400
    c4d2:	f104 0432 	add.w	r4, r4, #50	; 0x32
    c4d6:	ea5f 5c91 	movs.w	ip, r1, lsr #22
    c4da:	f43f aedc 	beq.w	c296 <__adddf3+0xe6>
    c4de:	f04f 0203 	mov.w	r2, #3
    c4e2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
    c4e6:	bf18      	it	ne
    c4e8:	3203      	addne	r2, #3
    c4ea:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
    c4ee:	bf18      	it	ne
    c4f0:	3203      	addne	r2, #3
    c4f2:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
    c4f6:	f1c2 0320 	rsb	r3, r2, #32
    c4fa:	fa00 fc03 	lsl.w	ip, r0, r3
    c4fe:	fa20 f002 	lsr.w	r0, r0, r2
    c502:	fa01 fe03 	lsl.w	lr, r1, r3
    c506:	ea40 000e 	orr.w	r0, r0, lr
    c50a:	fa21 f102 	lsr.w	r1, r1, r2
    c50e:	4414      	add	r4, r2
    c510:	e6c1      	b.n	c296 <__adddf3+0xe6>
    c512:	bf00      	nop

0000c514 <__aeabi_dmul>:
    c514:	b570      	push	{r4, r5, r6, lr}
    c516:	f04f 0cff 	mov.w	ip, #255	; 0xff
    c51a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
    c51e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
    c522:	bf1d      	ittte	ne
    c524:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
    c528:	ea94 0f0c 	teqne	r4, ip
    c52c:	ea95 0f0c 	teqne	r5, ip
    c530:	f000 f8de 	bleq	c6f0 <__aeabi_dmul+0x1dc>
    c534:	442c      	add	r4, r5
    c536:	ea81 0603 	eor.w	r6, r1, r3
    c53a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
    c53e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
    c542:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
    c546:	bf18      	it	ne
    c548:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
    c54c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    c550:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
    c554:	d038      	beq.n	c5c8 <__aeabi_dmul+0xb4>
    c556:	fba0 ce02 	umull	ip, lr, r0, r2
    c55a:	f04f 0500 	mov.w	r5, #0
    c55e:	fbe1 e502 	umlal	lr, r5, r1, r2
    c562:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
    c566:	fbe0 e503 	umlal	lr, r5, r0, r3
    c56a:	f04f 0600 	mov.w	r6, #0
    c56e:	fbe1 5603 	umlal	r5, r6, r1, r3
    c572:	f09c 0f00 	teq	ip, #0
    c576:	bf18      	it	ne
    c578:	f04e 0e01 	orrne.w	lr, lr, #1
    c57c:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
    c580:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
    c584:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
    c588:	d204      	bcs.n	c594 <__aeabi_dmul+0x80>
    c58a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
    c58e:	416d      	adcs	r5, r5
    c590:	eb46 0606 	adc.w	r6, r6, r6
    c594:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
    c598:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
    c59c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
    c5a0:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
    c5a4:	ea4f 2ece 	mov.w	lr, lr, lsl #11
    c5a8:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
    c5ac:	bf88      	it	hi
    c5ae:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
    c5b2:	d81e      	bhi.n	c5f2 <__aeabi_dmul+0xde>
    c5b4:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
    c5b8:	bf08      	it	eq
    c5ba:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
    c5be:	f150 0000 	adcs.w	r0, r0, #0
    c5c2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    c5c6:	bd70      	pop	{r4, r5, r6, pc}
    c5c8:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
    c5cc:	ea46 0101 	orr.w	r1, r6, r1
    c5d0:	ea40 0002 	orr.w	r0, r0, r2
    c5d4:	ea81 0103 	eor.w	r1, r1, r3
    c5d8:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
    c5dc:	bfc2      	ittt	gt
    c5de:	ebd4 050c 	rsbsgt	r5, r4, ip
    c5e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
    c5e6:	bd70      	popgt	{r4, r5, r6, pc}
    c5e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    c5ec:	f04f 0e00 	mov.w	lr, #0
    c5f0:	3c01      	subs	r4, #1
    c5f2:	f300 80ab 	bgt.w	c74c <__aeabi_dmul+0x238>
    c5f6:	f114 0f36 	cmn.w	r4, #54	; 0x36
    c5fa:	bfde      	ittt	le
    c5fc:	2000      	movle	r0, #0
    c5fe:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
    c602:	bd70      	pople	{r4, r5, r6, pc}
    c604:	f1c4 0400 	rsb	r4, r4, #0
    c608:	3c20      	subs	r4, #32
    c60a:	da35      	bge.n	c678 <__aeabi_dmul+0x164>
    c60c:	340c      	adds	r4, #12
    c60e:	dc1b      	bgt.n	c648 <__aeabi_dmul+0x134>
    c610:	f104 0414 	add.w	r4, r4, #20
    c614:	f1c4 0520 	rsb	r5, r4, #32
    c618:	fa00 f305 	lsl.w	r3, r0, r5
    c61c:	fa20 f004 	lsr.w	r0, r0, r4
    c620:	fa01 f205 	lsl.w	r2, r1, r5
    c624:	ea40 0002 	orr.w	r0, r0, r2
    c628:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
    c62c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    c630:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
    c634:	fa21 f604 	lsr.w	r6, r1, r4
    c638:	eb42 0106 	adc.w	r1, r2, r6
    c63c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    c640:	bf08      	it	eq
    c642:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    c646:	bd70      	pop	{r4, r5, r6, pc}
    c648:	f1c4 040c 	rsb	r4, r4, #12
    c64c:	f1c4 0520 	rsb	r5, r4, #32
    c650:	fa00 f304 	lsl.w	r3, r0, r4
    c654:	fa20 f005 	lsr.w	r0, r0, r5
    c658:	fa01 f204 	lsl.w	r2, r1, r4
    c65c:	ea40 0002 	orr.w	r0, r0, r2
    c660:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    c664:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
    c668:	f141 0100 	adc.w	r1, r1, #0
    c66c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    c670:	bf08      	it	eq
    c672:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    c676:	bd70      	pop	{r4, r5, r6, pc}
    c678:	f1c4 0520 	rsb	r5, r4, #32
    c67c:	fa00 f205 	lsl.w	r2, r0, r5
    c680:	ea4e 0e02 	orr.w	lr, lr, r2
    c684:	fa20 f304 	lsr.w	r3, r0, r4
    c688:	fa01 f205 	lsl.w	r2, r1, r5
    c68c:	ea43 0302 	orr.w	r3, r3, r2
    c690:	fa21 f004 	lsr.w	r0, r1, r4
    c694:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    c698:	fa21 f204 	lsr.w	r2, r1, r4
    c69c:	ea20 0002 	bic.w	r0, r0, r2
    c6a0:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
    c6a4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    c6a8:	bf08      	it	eq
    c6aa:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    c6ae:	bd70      	pop	{r4, r5, r6, pc}
    c6b0:	f094 0f00 	teq	r4, #0
    c6b4:	d10f      	bne.n	c6d6 <__aeabi_dmul+0x1c2>
    c6b6:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
    c6ba:	0040      	lsls	r0, r0, #1
    c6bc:	eb41 0101 	adc.w	r1, r1, r1
    c6c0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    c6c4:	bf08      	it	eq
    c6c6:	3c01      	subeq	r4, #1
    c6c8:	d0f7      	beq.n	c6ba <__aeabi_dmul+0x1a6>
    c6ca:	ea41 0106 	orr.w	r1, r1, r6
    c6ce:	f095 0f00 	teq	r5, #0
    c6d2:	bf18      	it	ne
    c6d4:	4770      	bxne	lr
    c6d6:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
    c6da:	0052      	lsls	r2, r2, #1
    c6dc:	eb43 0303 	adc.w	r3, r3, r3
    c6e0:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
    c6e4:	bf08      	it	eq
    c6e6:	3d01      	subeq	r5, #1
    c6e8:	d0f7      	beq.n	c6da <__aeabi_dmul+0x1c6>
    c6ea:	ea43 0306 	orr.w	r3, r3, r6
    c6ee:	4770      	bx	lr
    c6f0:	ea94 0f0c 	teq	r4, ip
    c6f4:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
    c6f8:	bf18      	it	ne
    c6fa:	ea95 0f0c 	teqne	r5, ip
    c6fe:	d00c      	beq.n	c71a <__aeabi_dmul+0x206>
    c700:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    c704:	bf18      	it	ne
    c706:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    c70a:	d1d1      	bne.n	c6b0 <__aeabi_dmul+0x19c>
    c70c:	ea81 0103 	eor.w	r1, r1, r3
    c710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    c714:	f04f 0000 	mov.w	r0, #0
    c718:	bd70      	pop	{r4, r5, r6, pc}
    c71a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    c71e:	bf06      	itte	eq
    c720:	4610      	moveq	r0, r2
    c722:	4619      	moveq	r1, r3
    c724:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    c728:	d019      	beq.n	c75e <__aeabi_dmul+0x24a>
    c72a:	ea94 0f0c 	teq	r4, ip
    c72e:	d102      	bne.n	c736 <__aeabi_dmul+0x222>
    c730:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
    c734:	d113      	bne.n	c75e <__aeabi_dmul+0x24a>
    c736:	ea95 0f0c 	teq	r5, ip
    c73a:	d105      	bne.n	c748 <__aeabi_dmul+0x234>
    c73c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
    c740:	bf1c      	itt	ne
    c742:	4610      	movne	r0, r2
    c744:	4619      	movne	r1, r3
    c746:	d10a      	bne.n	c75e <__aeabi_dmul+0x24a>
    c748:	ea81 0103 	eor.w	r1, r1, r3
    c74c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    c750:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
    c754:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
    c758:	f04f 0000 	mov.w	r0, #0
    c75c:	bd70      	pop	{r4, r5, r6, pc}
    c75e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
    c762:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
    c766:	bd70      	pop	{r4, r5, r6, pc}

0000c768 <__aeabi_ddiv>:
    c768:	b570      	push	{r4, r5, r6, lr}
    c76a:	f04f 0cff 	mov.w	ip, #255	; 0xff
    c76e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
    c772:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
    c776:	bf1d      	ittte	ne
    c778:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
    c77c:	ea94 0f0c 	teqne	r4, ip
    c780:	ea95 0f0c 	teqne	r5, ip
    c784:	f000 f8a7 	bleq	c8d6 <__aeabi_ddiv+0x16e>
    c788:	eba4 0405 	sub.w	r4, r4, r5
    c78c:	ea81 0e03 	eor.w	lr, r1, r3
    c790:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
    c794:	ea4f 3101 	mov.w	r1, r1, lsl #12
    c798:	f000 8088 	beq.w	c8ac <__aeabi_ddiv+0x144>
    c79c:	ea4f 3303 	mov.w	r3, r3, lsl #12
    c7a0:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
    c7a4:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
    c7a8:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
    c7ac:	ea4f 2202 	mov.w	r2, r2, lsl #8
    c7b0:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
    c7b4:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
    c7b8:	ea4f 2600 	mov.w	r6, r0, lsl #8
    c7bc:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
    c7c0:	429d      	cmp	r5, r3
    c7c2:	bf08      	it	eq
    c7c4:	4296      	cmpeq	r6, r2
    c7c6:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
    c7ca:	f504 7440 	add.w	r4, r4, #768	; 0x300
    c7ce:	d202      	bcs.n	c7d6 <__aeabi_ddiv+0x6e>
    c7d0:	085b      	lsrs	r3, r3, #1
    c7d2:	ea4f 0232 	mov.w	r2, r2, rrx
    c7d6:	1ab6      	subs	r6, r6, r2
    c7d8:	eb65 0503 	sbc.w	r5, r5, r3
    c7dc:	085b      	lsrs	r3, r3, #1
    c7de:	ea4f 0232 	mov.w	r2, r2, rrx
    c7e2:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
    c7e6:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
    c7ea:	ebb6 0e02 	subs.w	lr, r6, r2
    c7ee:	eb75 0e03 	sbcs.w	lr, r5, r3
    c7f2:	bf22      	ittt	cs
    c7f4:	1ab6      	subcs	r6, r6, r2
    c7f6:	4675      	movcs	r5, lr
    c7f8:	ea40 000c 	orrcs.w	r0, r0, ip
    c7fc:	085b      	lsrs	r3, r3, #1
    c7fe:	ea4f 0232 	mov.w	r2, r2, rrx
    c802:	ebb6 0e02 	subs.w	lr, r6, r2
    c806:	eb75 0e03 	sbcs.w	lr, r5, r3
    c80a:	bf22      	ittt	cs
    c80c:	1ab6      	subcs	r6, r6, r2
    c80e:	4675      	movcs	r5, lr
    c810:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
    c814:	085b      	lsrs	r3, r3, #1
    c816:	ea4f 0232 	mov.w	r2, r2, rrx
    c81a:	ebb6 0e02 	subs.w	lr, r6, r2
    c81e:	eb75 0e03 	sbcs.w	lr, r5, r3
    c822:	bf22      	ittt	cs
    c824:	1ab6      	subcs	r6, r6, r2
    c826:	4675      	movcs	r5, lr
    c828:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
    c82c:	085b      	lsrs	r3, r3, #1
    c82e:	ea4f 0232 	mov.w	r2, r2, rrx
    c832:	ebb6 0e02 	subs.w	lr, r6, r2
    c836:	eb75 0e03 	sbcs.w	lr, r5, r3
    c83a:	bf22      	ittt	cs
    c83c:	1ab6      	subcs	r6, r6, r2
    c83e:	4675      	movcs	r5, lr
    c840:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
    c844:	ea55 0e06 	orrs.w	lr, r5, r6
    c848:	d018      	beq.n	c87c <__aeabi_ddiv+0x114>
    c84a:	ea4f 1505 	mov.w	r5, r5, lsl #4
    c84e:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
    c852:	ea4f 1606 	mov.w	r6, r6, lsl #4
    c856:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    c85a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
    c85e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    c862:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
    c866:	d1c0      	bne.n	c7ea <__aeabi_ddiv+0x82>
    c868:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    c86c:	d10b      	bne.n	c886 <__aeabi_ddiv+0x11e>
    c86e:	ea41 0100 	orr.w	r1, r1, r0
    c872:	f04f 0000 	mov.w	r0, #0
    c876:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
    c87a:	e7b6      	b.n	c7ea <__aeabi_ddiv+0x82>
    c87c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    c880:	bf04      	itt	eq
    c882:	4301      	orreq	r1, r0
    c884:	2000      	moveq	r0, #0
    c886:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
    c88a:	bf88      	it	hi
    c88c:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
    c890:	f63f aeaf 	bhi.w	c5f2 <__aeabi_dmul+0xde>
    c894:	ebb5 0c03 	subs.w	ip, r5, r3
    c898:	bf04      	itt	eq
    c89a:	ebb6 0c02 	subseq.w	ip, r6, r2
    c89e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
    c8a2:	f150 0000 	adcs.w	r0, r0, #0
    c8a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    c8aa:	bd70      	pop	{r4, r5, r6, pc}
    c8ac:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
    c8b0:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
    c8b4:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
    c8b8:	bfc2      	ittt	gt
    c8ba:	ebd4 050c 	rsbsgt	r5, r4, ip
    c8be:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
    c8c2:	bd70      	popgt	{r4, r5, r6, pc}
    c8c4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    c8c8:	f04f 0e00 	mov.w	lr, #0
    c8cc:	3c01      	subs	r4, #1
    c8ce:	e690      	b.n	c5f2 <__aeabi_dmul+0xde>
    c8d0:	ea45 0e06 	orr.w	lr, r5, r6
    c8d4:	e68d      	b.n	c5f2 <__aeabi_dmul+0xde>
    c8d6:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
    c8da:	ea94 0f0c 	teq	r4, ip
    c8de:	bf08      	it	eq
    c8e0:	ea95 0f0c 	teqeq	r5, ip
    c8e4:	f43f af3b 	beq.w	c75e <__aeabi_dmul+0x24a>
    c8e8:	ea94 0f0c 	teq	r4, ip
    c8ec:	d10a      	bne.n	c904 <__aeabi_ddiv+0x19c>
    c8ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
    c8f2:	f47f af34 	bne.w	c75e <__aeabi_dmul+0x24a>
    c8f6:	ea95 0f0c 	teq	r5, ip
    c8fa:	f47f af25 	bne.w	c748 <__aeabi_dmul+0x234>
    c8fe:	4610      	mov	r0, r2
    c900:	4619      	mov	r1, r3
    c902:	e72c      	b.n	c75e <__aeabi_dmul+0x24a>
    c904:	ea95 0f0c 	teq	r5, ip
    c908:	d106      	bne.n	c918 <__aeabi_ddiv+0x1b0>
    c90a:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
    c90e:	f43f aefd 	beq.w	c70c <__aeabi_dmul+0x1f8>
    c912:	4610      	mov	r0, r2
    c914:	4619      	mov	r1, r3
    c916:	e722      	b.n	c75e <__aeabi_dmul+0x24a>
    c918:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    c91c:	bf18      	it	ne
    c91e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    c922:	f47f aec5 	bne.w	c6b0 <__aeabi_dmul+0x19c>
    c926:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
    c92a:	f47f af0d 	bne.w	c748 <__aeabi_dmul+0x234>
    c92e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
    c932:	f47f aeeb 	bne.w	c70c <__aeabi_dmul+0x1f8>
    c936:	e712      	b.n	c75e <__aeabi_dmul+0x24a>

0000c938 <__gedf2>:
    c938:	f04f 3cff 	mov.w	ip, #4294967295
    c93c:	e006      	b.n	c94c <__cmpdf2+0x4>
    c93e:	bf00      	nop

0000c940 <__ledf2>:
    c940:	f04f 0c01 	mov.w	ip, #1
    c944:	e002      	b.n	c94c <__cmpdf2+0x4>
    c946:	bf00      	nop

0000c948 <__cmpdf2>:
    c948:	f04f 0c01 	mov.w	ip, #1
    c94c:	f84d cd04 	str.w	ip, [sp, #-4]!
    c950:	ea4f 0c41 	mov.w	ip, r1, lsl #1
    c954:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
    c958:	ea4f 0c43 	mov.w	ip, r3, lsl #1
    c95c:	bf18      	it	ne
    c95e:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
    c962:	d01b      	beq.n	c99c <__cmpdf2+0x54>
    c964:	b001      	add	sp, #4
    c966:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
    c96a:	bf0c      	ite	eq
    c96c:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
    c970:	ea91 0f03 	teqne	r1, r3
    c974:	bf02      	ittt	eq
    c976:	ea90 0f02 	teqeq	r0, r2
    c97a:	2000      	moveq	r0, #0
    c97c:	4770      	bxeq	lr
    c97e:	f110 0f00 	cmn.w	r0, #0
    c982:	ea91 0f03 	teq	r1, r3
    c986:	bf58      	it	pl
    c988:	4299      	cmppl	r1, r3
    c98a:	bf08      	it	eq
    c98c:	4290      	cmpeq	r0, r2
    c98e:	bf2c      	ite	cs
    c990:	17d8      	asrcs	r0, r3, #31
    c992:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
    c996:	f040 0001 	orr.w	r0, r0, #1
    c99a:	4770      	bx	lr
    c99c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
    c9a0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
    c9a4:	d102      	bne.n	c9ac <__cmpdf2+0x64>
    c9a6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
    c9aa:	d107      	bne.n	c9bc <__cmpdf2+0x74>
    c9ac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
    c9b0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
    c9b4:	d1d6      	bne.n	c964 <__cmpdf2+0x1c>
    c9b6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
    c9ba:	d0d3      	beq.n	c964 <__cmpdf2+0x1c>
    c9bc:	f85d 0b04 	ldr.w	r0, [sp], #4
    c9c0:	4770      	bx	lr
    c9c2:	bf00      	nop

0000c9c4 <__aeabi_cdrcmple>:
    c9c4:	4684      	mov	ip, r0
    c9c6:	4610      	mov	r0, r2
    c9c8:	4662      	mov	r2, ip
    c9ca:	468c      	mov	ip, r1
    c9cc:	4619      	mov	r1, r3
    c9ce:	4663      	mov	r3, ip
    c9d0:	e000      	b.n	c9d4 <__aeabi_cdcmpeq>
    c9d2:	bf00      	nop

0000c9d4 <__aeabi_cdcmpeq>:
    c9d4:	b501      	push	{r0, lr}
    c9d6:	f7ff ffb7 	bl	c948 <__cmpdf2>
    c9da:	2800      	cmp	r0, #0
    c9dc:	bf48      	it	mi
    c9de:	f110 0f00 	cmnmi.w	r0, #0
    c9e2:	bd01      	pop	{r0, pc}

0000c9e4 <__aeabi_dcmpeq>:
    c9e4:	f84d ed08 	str.w	lr, [sp, #-8]!
    c9e8:	f7ff fff4 	bl	c9d4 <__aeabi_cdcmpeq>
    c9ec:	bf0c      	ite	eq
    c9ee:	2001      	moveq	r0, #1
    c9f0:	2000      	movne	r0, #0
    c9f2:	f85d fb08 	ldr.w	pc, [sp], #8
    c9f6:	bf00      	nop

0000c9f8 <__aeabi_dcmplt>:
    c9f8:	f84d ed08 	str.w	lr, [sp, #-8]!
    c9fc:	f7ff ffea 	bl	c9d4 <__aeabi_cdcmpeq>
    ca00:	bf34      	ite	cc
    ca02:	2001      	movcc	r0, #1
    ca04:	2000      	movcs	r0, #0
    ca06:	f85d fb08 	ldr.w	pc, [sp], #8
    ca0a:	bf00      	nop

0000ca0c <__aeabi_dcmple>:
    ca0c:	f84d ed08 	str.w	lr, [sp, #-8]!
    ca10:	f7ff ffe0 	bl	c9d4 <__aeabi_cdcmpeq>
    ca14:	bf94      	ite	ls
    ca16:	2001      	movls	r0, #1
    ca18:	2000      	movhi	r0, #0
    ca1a:	f85d fb08 	ldr.w	pc, [sp], #8
    ca1e:	bf00      	nop

0000ca20 <__aeabi_dcmpge>:
    ca20:	f84d ed08 	str.w	lr, [sp, #-8]!
    ca24:	f7ff ffce 	bl	c9c4 <__aeabi_cdrcmple>
    ca28:	bf94      	ite	ls
    ca2a:	2001      	movls	r0, #1
    ca2c:	2000      	movhi	r0, #0
    ca2e:	f85d fb08 	ldr.w	pc, [sp], #8
    ca32:	bf00      	nop

0000ca34 <__aeabi_dcmpgt>:
    ca34:	f84d ed08 	str.w	lr, [sp, #-8]!
    ca38:	f7ff ffc4 	bl	c9c4 <__aeabi_cdrcmple>
    ca3c:	bf34      	ite	cc
    ca3e:	2001      	movcc	r0, #1
    ca40:	2000      	movcs	r0, #0
    ca42:	f85d fb08 	ldr.w	pc, [sp], #8
    ca46:	bf00      	nop

0000ca48 <__aeabi_d2iz>:
    ca48:	ea4f 0241 	mov.w	r2, r1, lsl #1
    ca4c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
    ca50:	d215      	bcs.n	ca7e <__aeabi_d2iz+0x36>
    ca52:	d511      	bpl.n	ca78 <__aeabi_d2iz+0x30>
    ca54:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
    ca58:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
    ca5c:	d912      	bls.n	ca84 <__aeabi_d2iz+0x3c>
    ca5e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
    ca62:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
    ca66:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
    ca6a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
    ca6e:	fa23 f002 	lsr.w	r0, r3, r2
    ca72:	bf18      	it	ne
    ca74:	4240      	negne	r0, r0
    ca76:	4770      	bx	lr
    ca78:	f04f 0000 	mov.w	r0, #0
    ca7c:	4770      	bx	lr
    ca7e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
    ca82:	d105      	bne.n	ca90 <__aeabi_d2iz+0x48>
    ca84:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
    ca88:	bf08      	it	eq
    ca8a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
    ca8e:	4770      	bx	lr
    ca90:	f04f 0000 	mov.w	r0, #0
    ca94:	4770      	bx	lr
    ca96:	bf00      	nop

0000ca98 <__aeabi_d2uiz>:
    ca98:	004a      	lsls	r2, r1, #1
    ca9a:	d211      	bcs.n	cac0 <__aeabi_d2uiz+0x28>
    ca9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
    caa0:	d211      	bcs.n	cac6 <__aeabi_d2uiz+0x2e>
    caa2:	d50d      	bpl.n	cac0 <__aeabi_d2uiz+0x28>
    caa4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
    caa8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
    caac:	d40e      	bmi.n	cacc <__aeabi_d2uiz+0x34>
    caae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
    cab2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
    cab6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
    caba:	fa23 f002 	lsr.w	r0, r3, r2
    cabe:	4770      	bx	lr
    cac0:	f04f 0000 	mov.w	r0, #0
    cac4:	4770      	bx	lr
    cac6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
    caca:	d102      	bne.n	cad2 <__aeabi_d2uiz+0x3a>
    cacc:	f04f 30ff 	mov.w	r0, #4294967295
    cad0:	4770      	bx	lr
    cad2:	f04f 0000 	mov.w	r0, #0
    cad6:	4770      	bx	lr

0000cad8 <__aeabi_d2f>:
    cad8:	ea4f 0241 	mov.w	r2, r1, lsl #1
    cadc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
    cae0:	bf24      	itt	cs
    cae2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
    cae6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
    caea:	d90d      	bls.n	cb08 <__aeabi_d2f+0x30>
    caec:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
    caf0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
    caf4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
    caf8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
    cafc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
    cb00:	bf08      	it	eq
    cb02:	f020 0001 	biceq.w	r0, r0, #1
    cb06:	4770      	bx	lr
    cb08:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
    cb0c:	d121      	bne.n	cb52 <__aeabi_d2f+0x7a>
    cb0e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
    cb12:	bfbc      	itt	lt
    cb14:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
    cb18:	4770      	bxlt	lr
    cb1a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    cb1e:	ea4f 5252 	mov.w	r2, r2, lsr #21
    cb22:	f1c2 0218 	rsb	r2, r2, #24
    cb26:	f1c2 0c20 	rsb	ip, r2, #32
    cb2a:	fa10 f30c 	lsls.w	r3, r0, ip
    cb2e:	fa20 f002 	lsr.w	r0, r0, r2
    cb32:	bf18      	it	ne
    cb34:	f040 0001 	orrne.w	r0, r0, #1
    cb38:	ea4f 23c1 	mov.w	r3, r1, lsl #11
    cb3c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
    cb40:	fa03 fc0c 	lsl.w	ip, r3, ip
    cb44:	ea40 000c 	orr.w	r0, r0, ip
    cb48:	fa23 f302 	lsr.w	r3, r3, r2
    cb4c:	ea4f 0343 	mov.w	r3, r3, lsl #1
    cb50:	e7cc      	b.n	caec <__aeabi_d2f+0x14>
    cb52:	ea7f 5362 	mvns.w	r3, r2, asr #21
    cb56:	d107      	bne.n	cb68 <__aeabi_d2f+0x90>
    cb58:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
    cb5c:	bf1e      	ittt	ne
    cb5e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
    cb62:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
    cb66:	4770      	bxne	lr
    cb68:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
    cb6c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
    cb70:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
    cb74:	4770      	bx	lr
    cb76:	bf00      	nop

0000cb78 <__gesf2>:
    cb78:	f04f 3cff 	mov.w	ip, #4294967295
    cb7c:	e006      	b.n	cb8c <__cmpsf2+0x4>
    cb7e:	bf00      	nop

0000cb80 <__lesf2>:
    cb80:	f04f 0c01 	mov.w	ip, #1
    cb84:	e002      	b.n	cb8c <__cmpsf2+0x4>
    cb86:	bf00      	nop

0000cb88 <__cmpsf2>:
    cb88:	f04f 0c01 	mov.w	ip, #1
    cb8c:	f84d cd04 	str.w	ip, [sp, #-4]!
    cb90:	ea4f 0240 	mov.w	r2, r0, lsl #1
    cb94:	ea4f 0341 	mov.w	r3, r1, lsl #1
    cb98:	ea7f 6c22 	mvns.w	ip, r2, asr #24
    cb9c:	bf18      	it	ne
    cb9e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
    cba2:	d011      	beq.n	cbc8 <__cmpsf2+0x40>
    cba4:	b001      	add	sp, #4
    cba6:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
    cbaa:	bf18      	it	ne
    cbac:	ea90 0f01 	teqne	r0, r1
    cbb0:	bf58      	it	pl
    cbb2:	ebb2 0003 	subspl.w	r0, r2, r3
    cbb6:	bf88      	it	hi
    cbb8:	17c8      	asrhi	r0, r1, #31
    cbba:	bf38      	it	cc
    cbbc:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
    cbc0:	bf18      	it	ne
    cbc2:	f040 0001 	orrne.w	r0, r0, #1
    cbc6:	4770      	bx	lr
    cbc8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
    cbcc:	d102      	bne.n	cbd4 <__cmpsf2+0x4c>
    cbce:	ea5f 2c40 	movs.w	ip, r0, lsl #9
    cbd2:	d105      	bne.n	cbe0 <__cmpsf2+0x58>
    cbd4:	ea7f 6c23 	mvns.w	ip, r3, asr #24
    cbd8:	d1e4      	bne.n	cba4 <__cmpsf2+0x1c>
    cbda:	ea5f 2c41 	movs.w	ip, r1, lsl #9
    cbde:	d0e1      	beq.n	cba4 <__cmpsf2+0x1c>
    cbe0:	f85d 0b04 	ldr.w	r0, [sp], #4
    cbe4:	4770      	bx	lr
    cbe6:	bf00      	nop

0000cbe8 <__aeabi_cfrcmple>:
    cbe8:	4684      	mov	ip, r0
    cbea:	4608      	mov	r0, r1
    cbec:	4661      	mov	r1, ip
    cbee:	e7ff      	b.n	cbf0 <__aeabi_cfcmpeq>

0000cbf0 <__aeabi_cfcmpeq>:
    cbf0:	b50f      	push	{r0, r1, r2, r3, lr}
    cbf2:	f7ff ffc9 	bl	cb88 <__cmpsf2>
    cbf6:	2800      	cmp	r0, #0
    cbf8:	bf48      	it	mi
    cbfa:	f110 0f00 	cmnmi.w	r0, #0
    cbfe:	bd0f      	pop	{r0, r1, r2, r3, pc}

0000cc00 <__aeabi_fcmpeq>:
    cc00:	f84d ed08 	str.w	lr, [sp, #-8]!
    cc04:	f7ff fff4 	bl	cbf0 <__aeabi_cfcmpeq>
    cc08:	bf0c      	ite	eq
    cc0a:	2001      	moveq	r0, #1
    cc0c:	2000      	movne	r0, #0
    cc0e:	f85d fb08 	ldr.w	pc, [sp], #8
    cc12:	bf00      	nop

0000cc14 <__aeabi_fcmplt>:
    cc14:	f84d ed08 	str.w	lr, [sp, #-8]!
    cc18:	f7ff ffea 	bl	cbf0 <__aeabi_cfcmpeq>
    cc1c:	bf34      	ite	cc
    cc1e:	2001      	movcc	r0, #1
    cc20:	2000      	movcs	r0, #0
    cc22:	f85d fb08 	ldr.w	pc, [sp], #8
    cc26:	bf00      	nop

0000cc28 <__aeabi_fcmple>:
    cc28:	f84d ed08 	str.w	lr, [sp, #-8]!
    cc2c:	f7ff ffe0 	bl	cbf0 <__aeabi_cfcmpeq>
    cc30:	bf94      	ite	ls
    cc32:	2001      	movls	r0, #1
    cc34:	2000      	movhi	r0, #0
    cc36:	f85d fb08 	ldr.w	pc, [sp], #8
    cc3a:	bf00      	nop

0000cc3c <__aeabi_fcmpge>:
    cc3c:	f84d ed08 	str.w	lr, [sp, #-8]!
    cc40:	f7ff ffd2 	bl	cbe8 <__aeabi_cfrcmple>
    cc44:	bf94      	ite	ls
    cc46:	2001      	movls	r0, #1
    cc48:	2000      	movhi	r0, #0
    cc4a:	f85d fb08 	ldr.w	pc, [sp], #8
    cc4e:	bf00      	nop

0000cc50 <__aeabi_fcmpgt>:
    cc50:	f84d ed08 	str.w	lr, [sp, #-8]!
    cc54:	f7ff ffc8 	bl	cbe8 <__aeabi_cfrcmple>
    cc58:	bf34      	ite	cc
    cc5a:	2001      	movcc	r0, #1
    cc5c:	2000      	movcs	r0, #0
    cc5e:	f85d fb08 	ldr.w	pc, [sp], #8
    cc62:	bf00      	nop

0000cc64 <__aeabi_uldivmod>:
    cc64:	b94b      	cbnz	r3, cc7a <__aeabi_uldivmod+0x16>
    cc66:	b942      	cbnz	r2, cc7a <__aeabi_uldivmod+0x16>
    cc68:	2900      	cmp	r1, #0
    cc6a:	bf08      	it	eq
    cc6c:	2800      	cmpeq	r0, #0
    cc6e:	d002      	beq.n	cc76 <__aeabi_uldivmod+0x12>
    cc70:	f04f 31ff 	mov.w	r1, #4294967295
    cc74:	4608      	mov	r0, r1
    cc76:	f7ff ba93 	b.w	c1a0 <__aeabi_idiv0>
    cc7a:	b082      	sub	sp, #8
    cc7c:	46ec      	mov	ip, sp
    cc7e:	e92d 5000 	stmdb	sp!, {ip, lr}
    cc82:	f000 f805 	bl	cc90 <__gnu_uldivmod_helper>
    cc86:	f8dd e004 	ldr.w	lr, [sp, #4]
    cc8a:	b002      	add	sp, #8
    cc8c:	bc0c      	pop	{r2, r3}
    cc8e:	4770      	bx	lr

0000cc90 <__gnu_uldivmod_helper>:
    cc90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    cc92:	4614      	mov	r4, r2
    cc94:	461d      	mov	r5, r3
    cc96:	4606      	mov	r6, r0
    cc98:	460f      	mov	r7, r1
    cc9a:	f000 f9d7 	bl	d04c <__udivdi3>
    cc9e:	fb00 f505 	mul.w	r5, r0, r5
    cca2:	fba0 2304 	umull	r2, r3, r0, r4
    cca6:	fb04 5401 	mla	r4, r4, r1, r5
    ccaa:	18e3      	adds	r3, r4, r3
    ccac:	1ab6      	subs	r6, r6, r2
    ccae:	eb67 0703 	sbc.w	r7, r7, r3
    ccb2:	9b06      	ldr	r3, [sp, #24]
    ccb4:	e9c3 6700 	strd	r6, r7, [r3]
    ccb8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    ccba:	bf00      	nop

0000ccbc <__gnu_ldivmod_helper>:
    ccbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    ccbe:	4614      	mov	r4, r2
    ccc0:	461d      	mov	r5, r3
    ccc2:	4606      	mov	r6, r0
    ccc4:	460f      	mov	r7, r1
    ccc6:	f000 f80f 	bl	cce8 <__divdi3>
    ccca:	fb00 f505 	mul.w	r5, r0, r5
    ccce:	fba0 2304 	umull	r2, r3, r0, r4
    ccd2:	fb04 5401 	mla	r4, r4, r1, r5
    ccd6:	18e3      	adds	r3, r4, r3
    ccd8:	1ab6      	subs	r6, r6, r2
    ccda:	eb67 0703 	sbc.w	r7, r7, r3
    ccde:	9b06      	ldr	r3, [sp, #24]
    cce0:	e9c3 6700 	strd	r6, r7, [r3]
    cce4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    cce6:	bf00      	nop

0000cce8 <__divdi3>:
    cce8:	2900      	cmp	r1, #0
    ccea:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    ccee:	b085      	sub	sp, #20
    ccf0:	f2c0 80c8 	blt.w	ce84 <__divdi3+0x19c>
    ccf4:	2600      	movs	r6, #0
    ccf6:	2b00      	cmp	r3, #0
    ccf8:	f2c0 80bf 	blt.w	ce7a <__divdi3+0x192>
    ccfc:	4689      	mov	r9, r1
    ccfe:	4614      	mov	r4, r2
    cd00:	4605      	mov	r5, r0
    cd02:	469b      	mov	fp, r3
    cd04:	2b00      	cmp	r3, #0
    cd06:	d14a      	bne.n	cd9e <__divdi3+0xb6>
    cd08:	428a      	cmp	r2, r1
    cd0a:	d957      	bls.n	cdbc <__divdi3+0xd4>
    cd0c:	fab2 f382 	clz	r3, r2
    cd10:	b153      	cbz	r3, cd28 <__divdi3+0x40>
    cd12:	f1c3 0020 	rsb	r0, r3, #32
    cd16:	fa01 f903 	lsl.w	r9, r1, r3
    cd1a:	fa25 f800 	lsr.w	r8, r5, r0
    cd1e:	fa12 f403 	lsls.w	r4, r2, r3
    cd22:	409d      	lsls	r5, r3
    cd24:	ea48 0909 	orr.w	r9, r8, r9
    cd28:	0c27      	lsrs	r7, r4, #16
    cd2a:	4648      	mov	r0, r9
    cd2c:	4639      	mov	r1, r7
    cd2e:	fa1f fb84 	uxth.w	fp, r4
    cd32:	f7ff f8f9 	bl	bf28 <__aeabi_uidiv>
    cd36:	4639      	mov	r1, r7
    cd38:	4682      	mov	sl, r0
    cd3a:	4648      	mov	r0, r9
    cd3c:	f7ff fa22 	bl	c184 <__aeabi_uidivmod>
    cd40:	0c2a      	lsrs	r2, r5, #16
    cd42:	fb0b f30a 	mul.w	r3, fp, sl
    cd46:	ea42 4901 	orr.w	r9, r2, r1, lsl #16
    cd4a:	454b      	cmp	r3, r9
    cd4c:	d909      	bls.n	cd62 <__divdi3+0x7a>
    cd4e:	eb19 0904 	adds.w	r9, r9, r4
    cd52:	f10a 3aff 	add.w	sl, sl, #4294967295
    cd56:	d204      	bcs.n	cd62 <__divdi3+0x7a>
    cd58:	454b      	cmp	r3, r9
    cd5a:	bf84      	itt	hi
    cd5c:	f10a 3aff 	addhi.w	sl, sl, #4294967295
    cd60:	44a1      	addhi	r9, r4
    cd62:	ebc3 0909 	rsb	r9, r3, r9
    cd66:	4639      	mov	r1, r7
    cd68:	4648      	mov	r0, r9
    cd6a:	b2ad      	uxth	r5, r5
    cd6c:	f7ff f8dc 	bl	bf28 <__aeabi_uidiv>
    cd70:	4639      	mov	r1, r7
    cd72:	4680      	mov	r8, r0
    cd74:	4648      	mov	r0, r9
    cd76:	f7ff fa05 	bl	c184 <__aeabi_uidivmod>
    cd7a:	fb0b fb08 	mul.w	fp, fp, r8
    cd7e:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
    cd82:	45ab      	cmp	fp, r5
    cd84:	d907      	bls.n	cd96 <__divdi3+0xae>
    cd86:	192d      	adds	r5, r5, r4
    cd88:	f108 38ff 	add.w	r8, r8, #4294967295
    cd8c:	d203      	bcs.n	cd96 <__divdi3+0xae>
    cd8e:	45ab      	cmp	fp, r5
    cd90:	bf88      	it	hi
    cd92:	f108 38ff 	addhi.w	r8, r8, #4294967295
    cd96:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
    cd9a:	2700      	movs	r7, #0
    cd9c:	e003      	b.n	cda6 <__divdi3+0xbe>
    cd9e:	428b      	cmp	r3, r1
    cda0:	d957      	bls.n	ce52 <__divdi3+0x16a>
    cda2:	2700      	movs	r7, #0
    cda4:	46b8      	mov	r8, r7
    cda6:	4642      	mov	r2, r8
    cda8:	463b      	mov	r3, r7
    cdaa:	b116      	cbz	r6, cdb2 <__divdi3+0xca>
    cdac:	4252      	negs	r2, r2
    cdae:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    cdb2:	4619      	mov	r1, r3
    cdb4:	4610      	mov	r0, r2
    cdb6:	b005      	add	sp, #20
    cdb8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    cdbc:	b922      	cbnz	r2, cdc8 <__divdi3+0xe0>
    cdbe:	4611      	mov	r1, r2
    cdc0:	2001      	movs	r0, #1
    cdc2:	f7ff f8b1 	bl	bf28 <__aeabi_uidiv>
    cdc6:	4604      	mov	r4, r0
    cdc8:	fab4 f884 	clz	r8, r4
    cdcc:	f1b8 0f00 	cmp.w	r8, #0
    cdd0:	d15e      	bne.n	ce90 <__divdi3+0x1a8>
    cdd2:	ebc4 0809 	rsb	r8, r4, r9
    cdd6:	0c27      	lsrs	r7, r4, #16
    cdd8:	fa1f f984 	uxth.w	r9, r4
    cddc:	2101      	movs	r1, #1
    cdde:	9102      	str	r1, [sp, #8]
    cde0:	4639      	mov	r1, r7
    cde2:	4640      	mov	r0, r8
    cde4:	f7ff f8a0 	bl	bf28 <__aeabi_uidiv>
    cde8:	4639      	mov	r1, r7
    cdea:	4682      	mov	sl, r0
    cdec:	4640      	mov	r0, r8
    cdee:	f7ff f9c9 	bl	c184 <__aeabi_uidivmod>
    cdf2:	ea4f 4815 	mov.w	r8, r5, lsr #16
    cdf6:	fb09 f30a 	mul.w	r3, r9, sl
    cdfa:	ea48 4b01 	orr.w	fp, r8, r1, lsl #16
    cdfe:	455b      	cmp	r3, fp
    ce00:	d909      	bls.n	ce16 <__divdi3+0x12e>
    ce02:	eb1b 0b04 	adds.w	fp, fp, r4
    ce06:	f10a 3aff 	add.w	sl, sl, #4294967295
    ce0a:	d204      	bcs.n	ce16 <__divdi3+0x12e>
    ce0c:	455b      	cmp	r3, fp
    ce0e:	bf84      	itt	hi
    ce10:	f10a 3aff 	addhi.w	sl, sl, #4294967295
    ce14:	44a3      	addhi	fp, r4
    ce16:	ebc3 0b0b 	rsb	fp, r3, fp
    ce1a:	4639      	mov	r1, r7
    ce1c:	4658      	mov	r0, fp
    ce1e:	b2ad      	uxth	r5, r5
    ce20:	f7ff f882 	bl	bf28 <__aeabi_uidiv>
    ce24:	4639      	mov	r1, r7
    ce26:	4680      	mov	r8, r0
    ce28:	4658      	mov	r0, fp
    ce2a:	f7ff f9ab 	bl	c184 <__aeabi_uidivmod>
    ce2e:	fb09 f908 	mul.w	r9, r9, r8
    ce32:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
    ce36:	45a9      	cmp	r9, r5
    ce38:	d907      	bls.n	ce4a <__divdi3+0x162>
    ce3a:	192d      	adds	r5, r5, r4
    ce3c:	f108 38ff 	add.w	r8, r8, #4294967295
    ce40:	d203      	bcs.n	ce4a <__divdi3+0x162>
    ce42:	45a9      	cmp	r9, r5
    ce44:	bf88      	it	hi
    ce46:	f108 38ff 	addhi.w	r8, r8, #4294967295
    ce4a:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
    ce4e:	9f02      	ldr	r7, [sp, #8]
    ce50:	e7a9      	b.n	cda6 <__divdi3+0xbe>
    ce52:	fab3 f783 	clz	r7, r3
    ce56:	2f00      	cmp	r7, #0
    ce58:	d168      	bne.n	cf2c <__divdi3+0x244>
    ce5a:	428b      	cmp	r3, r1
    ce5c:	bf2c      	ite	cs
    ce5e:	f04f 0900 	movcs.w	r9, #0
    ce62:	f04f 0901 	movcc.w	r9, #1
    ce66:	4282      	cmp	r2, r0
    ce68:	bf8c      	ite	hi
    ce6a:	464c      	movhi	r4, r9
    ce6c:	f049 0401 	orrls.w	r4, r9, #1
    ce70:	2c00      	cmp	r4, #0
    ce72:	d096      	beq.n	cda2 <__divdi3+0xba>
    ce74:	f04f 0801 	mov.w	r8, #1
    ce78:	e795      	b.n	cda6 <__divdi3+0xbe>
    ce7a:	4252      	negs	r2, r2
    ce7c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    ce80:	43f6      	mvns	r6, r6
    ce82:	e73b      	b.n	ccfc <__divdi3+0x14>
    ce84:	4240      	negs	r0, r0
    ce86:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    ce8a:	f04f 36ff 	mov.w	r6, #4294967295
    ce8e:	e732      	b.n	ccf6 <__divdi3+0xe>
    ce90:	fa04 f408 	lsl.w	r4, r4, r8
    ce94:	f1c8 0720 	rsb	r7, r8, #32
    ce98:	fa35 f307 	lsrs.w	r3, r5, r7
    ce9c:	fa29 fa07 	lsr.w	sl, r9, r7
    cea0:	0c27      	lsrs	r7, r4, #16
    cea2:	fa09 fb08 	lsl.w	fp, r9, r8
    cea6:	4639      	mov	r1, r7
    cea8:	4650      	mov	r0, sl
    ceaa:	ea43 020b 	orr.w	r2, r3, fp
    ceae:	9202      	str	r2, [sp, #8]
    ceb0:	f7ff f83a 	bl	bf28 <__aeabi_uidiv>
    ceb4:	4639      	mov	r1, r7
    ceb6:	fa1f f984 	uxth.w	r9, r4
    ceba:	4683      	mov	fp, r0
    cebc:	4650      	mov	r0, sl
    cebe:	f7ff f961 	bl	c184 <__aeabi_uidivmod>
    cec2:	9802      	ldr	r0, [sp, #8]
    cec4:	fb09 f20b 	mul.w	r2, r9, fp
    cec8:	0c03      	lsrs	r3, r0, #16
    ceca:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
    cece:	429a      	cmp	r2, r3
    ced0:	d904      	bls.n	cedc <__divdi3+0x1f4>
    ced2:	191b      	adds	r3, r3, r4
    ced4:	f10b 3bff 	add.w	fp, fp, #4294967295
    ced8:	f0c0 80b1 	bcc.w	d03e <__divdi3+0x356>
    cedc:	1a9b      	subs	r3, r3, r2
    cede:	4639      	mov	r1, r7
    cee0:	4618      	mov	r0, r3
    cee2:	9301      	str	r3, [sp, #4]
    cee4:	f7ff f820 	bl	bf28 <__aeabi_uidiv>
    cee8:	9901      	ldr	r1, [sp, #4]
    ceea:	4682      	mov	sl, r0
    ceec:	4608      	mov	r0, r1
    ceee:	4639      	mov	r1, r7
    cef0:	f7ff f948 	bl	c184 <__aeabi_uidivmod>
    cef4:	f8dd c008 	ldr.w	ip, [sp, #8]
    cef8:	fb09 f30a 	mul.w	r3, r9, sl
    cefc:	fa1f f08c 	uxth.w	r0, ip
    cf00:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
    cf04:	4293      	cmp	r3, r2
    cf06:	d908      	bls.n	cf1a <__divdi3+0x232>
    cf08:	1912      	adds	r2, r2, r4
    cf0a:	f10a 3aff 	add.w	sl, sl, #4294967295
    cf0e:	d204      	bcs.n	cf1a <__divdi3+0x232>
    cf10:	4293      	cmp	r3, r2
    cf12:	bf84      	itt	hi
    cf14:	f10a 3aff 	addhi.w	sl, sl, #4294967295
    cf18:	1912      	addhi	r2, r2, r4
    cf1a:	fa05 f508 	lsl.w	r5, r5, r8
    cf1e:	ea4a 4e0b 	orr.w	lr, sl, fp, lsl #16
    cf22:	ebc3 0802 	rsb	r8, r3, r2
    cf26:	f8cd e008 	str.w	lr, [sp, #8]
    cf2a:	e759      	b.n	cde0 <__divdi3+0xf8>
    cf2c:	f1c7 0020 	rsb	r0, r7, #32
    cf30:	fa03 fa07 	lsl.w	sl, r3, r7
    cf34:	40c2      	lsrs	r2, r0
    cf36:	fa35 f300 	lsrs.w	r3, r5, r0
    cf3a:	ea42 0b0a 	orr.w	fp, r2, sl
    cf3e:	fa21 f800 	lsr.w	r8, r1, r0
    cf42:	fa01 f907 	lsl.w	r9, r1, r7
    cf46:	4640      	mov	r0, r8
    cf48:	ea4f 4a1b 	mov.w	sl, fp, lsr #16
    cf4c:	ea43 0109 	orr.w	r1, r3, r9
    cf50:	9102      	str	r1, [sp, #8]
    cf52:	4651      	mov	r1, sl
    cf54:	fa1f f28b 	uxth.w	r2, fp
    cf58:	9203      	str	r2, [sp, #12]
    cf5a:	f7fe ffe5 	bl	bf28 <__aeabi_uidiv>
    cf5e:	4651      	mov	r1, sl
    cf60:	4681      	mov	r9, r0
    cf62:	4640      	mov	r0, r8
    cf64:	f7ff f90e 	bl	c184 <__aeabi_uidivmod>
    cf68:	9b03      	ldr	r3, [sp, #12]
    cf6a:	f8dd c008 	ldr.w	ip, [sp, #8]
    cf6e:	fb03 f209 	mul.w	r2, r3, r9
    cf72:	ea4f 401c 	mov.w	r0, ip, lsr #16
    cf76:	fa14 f307 	lsls.w	r3, r4, r7
    cf7a:	ea40 4401 	orr.w	r4, r0, r1, lsl #16
    cf7e:	42a2      	cmp	r2, r4
    cf80:	d904      	bls.n	cf8c <__divdi3+0x2a4>
    cf82:	eb14 040b 	adds.w	r4, r4, fp
    cf86:	f109 39ff 	add.w	r9, r9, #4294967295
    cf8a:	d352      	bcc.n	d032 <__divdi3+0x34a>
    cf8c:	1aa4      	subs	r4, r4, r2
    cf8e:	4651      	mov	r1, sl
    cf90:	4620      	mov	r0, r4
    cf92:	9301      	str	r3, [sp, #4]
    cf94:	f7fe ffc8 	bl	bf28 <__aeabi_uidiv>
    cf98:	4651      	mov	r1, sl
    cf9a:	4680      	mov	r8, r0
    cf9c:	4620      	mov	r0, r4
    cf9e:	f7ff f8f1 	bl	c184 <__aeabi_uidivmod>
    cfa2:	9803      	ldr	r0, [sp, #12]
    cfa4:	f8dd c008 	ldr.w	ip, [sp, #8]
    cfa8:	fb00 f208 	mul.w	r2, r0, r8
    cfac:	fa1f f38c 	uxth.w	r3, ip
    cfb0:	ea43 4001 	orr.w	r0, r3, r1, lsl #16
    cfb4:	9b01      	ldr	r3, [sp, #4]
    cfb6:	4282      	cmp	r2, r0
    cfb8:	d904      	bls.n	cfc4 <__divdi3+0x2dc>
    cfba:	eb10 000b 	adds.w	r0, r0, fp
    cfbe:	f108 38ff 	add.w	r8, r8, #4294967295
    cfc2:	d330      	bcc.n	d026 <__divdi3+0x33e>
    cfc4:	ea48 4809 	orr.w	r8, r8, r9, lsl #16
    cfc8:	fa1f fc83 	uxth.w	ip, r3
    cfcc:	0c1b      	lsrs	r3, r3, #16
    cfce:	1a80      	subs	r0, r0, r2
    cfd0:	fa1f fe88 	uxth.w	lr, r8
    cfd4:	ea4f 4a18 	mov.w	sl, r8, lsr #16
    cfd8:	fb0c f90e 	mul.w	r9, ip, lr
    cfdc:	fb0c fc0a 	mul.w	ip, ip, sl
    cfe0:	fb03 c10e 	mla	r1, r3, lr, ip
    cfe4:	fb03 f20a 	mul.w	r2, r3, sl
    cfe8:	eb01 4119 	add.w	r1, r1, r9, lsr #16
    cfec:	458c      	cmp	ip, r1
    cfee:	bf88      	it	hi
    cff0:	f502 3280 	addhi.w	r2, r2, #65536	; 0x10000
    cff4:	eb02 4e11 	add.w	lr, r2, r1, lsr #16
    cff8:	4570      	cmp	r0, lr
    cffa:	d310      	bcc.n	d01e <__divdi3+0x336>
    cffc:	fa1f f989 	uxth.w	r9, r9
    d000:	fa05 f707 	lsl.w	r7, r5, r7
    d004:	eb09 4001 	add.w	r0, r9, r1, lsl #16
    d008:	bf14      	ite	ne
    d00a:	2200      	movne	r2, #0
    d00c:	2201      	moveq	r2, #1
    d00e:	4287      	cmp	r7, r0
    d010:	bf2c      	ite	cs
    d012:	2700      	movcs	r7, #0
    d014:	f002 0701 	andcc.w	r7, r2, #1
    d018:	2f00      	cmp	r7, #0
    d01a:	f43f aec4 	beq.w	cda6 <__divdi3+0xbe>
    d01e:	f108 38ff 	add.w	r8, r8, #4294967295
    d022:	2700      	movs	r7, #0
    d024:	e6bf      	b.n	cda6 <__divdi3+0xbe>
    d026:	4282      	cmp	r2, r0
    d028:	bf84      	itt	hi
    d02a:	4458      	addhi	r0, fp
    d02c:	f108 38ff 	addhi.w	r8, r8, #4294967295
    d030:	e7c8      	b.n	cfc4 <__divdi3+0x2dc>
    d032:	42a2      	cmp	r2, r4
    d034:	bf84      	itt	hi
    d036:	f109 39ff 	addhi.w	r9, r9, #4294967295
    d03a:	445c      	addhi	r4, fp
    d03c:	e7a6      	b.n	cf8c <__divdi3+0x2a4>
    d03e:	429a      	cmp	r2, r3
    d040:	bf84      	itt	hi
    d042:	f10b 3bff 	addhi.w	fp, fp, #4294967295
    d046:	191b      	addhi	r3, r3, r4
    d048:	e748      	b.n	cedc <__divdi3+0x1f4>
    d04a:	bf00      	nop

0000d04c <__udivdi3>:
    d04c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    d050:	460c      	mov	r4, r1
    d052:	b083      	sub	sp, #12
    d054:	4680      	mov	r8, r0
    d056:	4616      	mov	r6, r2
    d058:	4689      	mov	r9, r1
    d05a:	461f      	mov	r7, r3
    d05c:	4615      	mov	r5, r2
    d05e:	468a      	mov	sl, r1
    d060:	2b00      	cmp	r3, #0
    d062:	d14b      	bne.n	d0fc <__udivdi3+0xb0>
    d064:	428a      	cmp	r2, r1
    d066:	d95c      	bls.n	d122 <__udivdi3+0xd6>
    d068:	fab2 f382 	clz	r3, r2
    d06c:	b15b      	cbz	r3, d086 <__udivdi3+0x3a>
    d06e:	f1c3 0020 	rsb	r0, r3, #32
    d072:	fa01 fa03 	lsl.w	sl, r1, r3
    d076:	fa28 f200 	lsr.w	r2, r8, r0
    d07a:	fa16 f503 	lsls.w	r5, r6, r3
    d07e:	fa08 f803 	lsl.w	r8, r8, r3
    d082:	ea42 0a0a 	orr.w	sl, r2, sl
    d086:	0c2e      	lsrs	r6, r5, #16
    d088:	4650      	mov	r0, sl
    d08a:	4631      	mov	r1, r6
    d08c:	b2af      	uxth	r7, r5
    d08e:	f7fe ff4b 	bl	bf28 <__aeabi_uidiv>
    d092:	4631      	mov	r1, r6
    d094:	ea4f 4418 	mov.w	r4, r8, lsr #16
    d098:	4681      	mov	r9, r0
    d09a:	4650      	mov	r0, sl
    d09c:	f7ff f872 	bl	c184 <__aeabi_uidivmod>
    d0a0:	fb07 f309 	mul.w	r3, r7, r9
    d0a4:	ea44 4a01 	orr.w	sl, r4, r1, lsl #16
    d0a8:	4553      	cmp	r3, sl
    d0aa:	d909      	bls.n	d0c0 <__udivdi3+0x74>
    d0ac:	eb1a 0a05 	adds.w	sl, sl, r5
    d0b0:	f109 39ff 	add.w	r9, r9, #4294967295
    d0b4:	d204      	bcs.n	d0c0 <__udivdi3+0x74>
    d0b6:	4553      	cmp	r3, sl
    d0b8:	bf84      	itt	hi
    d0ba:	f109 39ff 	addhi.w	r9, r9, #4294967295
    d0be:	44aa      	addhi	sl, r5
    d0c0:	ebc3 0a0a 	rsb	sl, r3, sl
    d0c4:	4631      	mov	r1, r6
    d0c6:	4650      	mov	r0, sl
    d0c8:	fa1f f888 	uxth.w	r8, r8
    d0cc:	f7fe ff2c 	bl	bf28 <__aeabi_uidiv>
    d0d0:	4631      	mov	r1, r6
    d0d2:	4604      	mov	r4, r0
    d0d4:	4650      	mov	r0, sl
    d0d6:	f7ff f855 	bl	c184 <__aeabi_uidivmod>
    d0da:	fb07 f704 	mul.w	r7, r7, r4
    d0de:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
    d0e2:	4547      	cmp	r7, r8
    d0e4:	d906      	bls.n	d0f4 <__udivdi3+0xa8>
    d0e6:	3c01      	subs	r4, #1
    d0e8:	eb18 0805 	adds.w	r8, r8, r5
    d0ec:	d202      	bcs.n	d0f4 <__udivdi3+0xa8>
    d0ee:	4547      	cmp	r7, r8
    d0f0:	bf88      	it	hi
    d0f2:	3c01      	subhi	r4, #1
    d0f4:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
    d0f8:	2600      	movs	r6, #0
    d0fa:	e05c      	b.n	d1b6 <__udivdi3+0x16a>
    d0fc:	428b      	cmp	r3, r1
    d0fe:	d858      	bhi.n	d1b2 <__udivdi3+0x166>
    d100:	fab3 f683 	clz	r6, r3
    d104:	2e00      	cmp	r6, #0
    d106:	d15b      	bne.n	d1c0 <__udivdi3+0x174>
    d108:	428b      	cmp	r3, r1
    d10a:	bf2c      	ite	cs
    d10c:	2200      	movcs	r2, #0
    d10e:	2201      	movcc	r2, #1
    d110:	4285      	cmp	r5, r0
    d112:	bf8c      	ite	hi
    d114:	4615      	movhi	r5, r2
    d116:	f042 0501 	orrls.w	r5, r2, #1
    d11a:	2d00      	cmp	r5, #0
    d11c:	d049      	beq.n	d1b2 <__udivdi3+0x166>
    d11e:	2401      	movs	r4, #1
    d120:	e049      	b.n	d1b6 <__udivdi3+0x16a>
    d122:	b922      	cbnz	r2, d12e <__udivdi3+0xe2>
    d124:	4611      	mov	r1, r2
    d126:	2001      	movs	r0, #1
    d128:	f7fe fefe 	bl	bf28 <__aeabi_uidiv>
    d12c:	4605      	mov	r5, r0
    d12e:	fab5 f685 	clz	r6, r5
    d132:	2e00      	cmp	r6, #0
    d134:	f040 80ba 	bne.w	d2ac <__udivdi3+0x260>
    d138:	1b64      	subs	r4, r4, r5
    d13a:	0c2f      	lsrs	r7, r5, #16
    d13c:	fa1f fa85 	uxth.w	sl, r5
    d140:	2601      	movs	r6, #1
    d142:	4639      	mov	r1, r7
    d144:	4620      	mov	r0, r4
    d146:	f7fe feef 	bl	bf28 <__aeabi_uidiv>
    d14a:	4639      	mov	r1, r7
    d14c:	ea4f 4b18 	mov.w	fp, r8, lsr #16
    d150:	4681      	mov	r9, r0
    d152:	4620      	mov	r0, r4
    d154:	f7ff f816 	bl	c184 <__aeabi_uidivmod>
    d158:	fb0a f309 	mul.w	r3, sl, r9
    d15c:	ea4b 4b01 	orr.w	fp, fp, r1, lsl #16
    d160:	455b      	cmp	r3, fp
    d162:	d909      	bls.n	d178 <__udivdi3+0x12c>
    d164:	eb1b 0b05 	adds.w	fp, fp, r5
    d168:	f109 39ff 	add.w	r9, r9, #4294967295
    d16c:	d204      	bcs.n	d178 <__udivdi3+0x12c>
    d16e:	455b      	cmp	r3, fp
    d170:	bf84      	itt	hi
    d172:	f109 39ff 	addhi.w	r9, r9, #4294967295
    d176:	44ab      	addhi	fp, r5
    d178:	ebc3 0b0b 	rsb	fp, r3, fp
    d17c:	4639      	mov	r1, r7
    d17e:	4658      	mov	r0, fp
    d180:	fa1f f888 	uxth.w	r8, r8
    d184:	f7fe fed0 	bl	bf28 <__aeabi_uidiv>
    d188:	4639      	mov	r1, r7
    d18a:	4604      	mov	r4, r0
    d18c:	4658      	mov	r0, fp
    d18e:	f7fe fff9 	bl	c184 <__aeabi_uidivmod>
    d192:	fb0a fa04 	mul.w	sl, sl, r4
    d196:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
    d19a:	45c2      	cmp	sl, r8
    d19c:	d906      	bls.n	d1ac <__udivdi3+0x160>
    d19e:	3c01      	subs	r4, #1
    d1a0:	eb18 0805 	adds.w	r8, r8, r5
    d1a4:	d202      	bcs.n	d1ac <__udivdi3+0x160>
    d1a6:	45c2      	cmp	sl, r8
    d1a8:	bf88      	it	hi
    d1aa:	3c01      	subhi	r4, #1
    d1ac:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
    d1b0:	e001      	b.n	d1b6 <__udivdi3+0x16a>
    d1b2:	2600      	movs	r6, #0
    d1b4:	4634      	mov	r4, r6
    d1b6:	4631      	mov	r1, r6
    d1b8:	4620      	mov	r0, r4
    d1ba:	b003      	add	sp, #12
    d1bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    d1c0:	f1c6 0020 	rsb	r0, r6, #32
    d1c4:	40b3      	lsls	r3, r6
    d1c6:	fa32 f700 	lsrs.w	r7, r2, r0
    d1ca:	fa21 fb00 	lsr.w	fp, r1, r0
    d1ce:	431f      	orrs	r7, r3
    d1d0:	fa14 f206 	lsls.w	r2, r4, r6
    d1d4:	fa28 f100 	lsr.w	r1, r8, r0
    d1d8:	4658      	mov	r0, fp
    d1da:	ea4f 4a17 	mov.w	sl, r7, lsr #16
    d1de:	4311      	orrs	r1, r2
    d1e0:	9100      	str	r1, [sp, #0]
    d1e2:	4651      	mov	r1, sl
    d1e4:	b2bb      	uxth	r3, r7
    d1e6:	9301      	str	r3, [sp, #4]
    d1e8:	f7fe fe9e 	bl	bf28 <__aeabi_uidiv>
    d1ec:	4651      	mov	r1, sl
    d1ee:	40b5      	lsls	r5, r6
    d1f0:	4681      	mov	r9, r0
    d1f2:	4658      	mov	r0, fp
    d1f4:	f7fe ffc6 	bl	c184 <__aeabi_uidivmod>
    d1f8:	9c01      	ldr	r4, [sp, #4]
    d1fa:	9800      	ldr	r0, [sp, #0]
    d1fc:	fb04 f309 	mul.w	r3, r4, r9
    d200:	ea4f 4c10 	mov.w	ip, r0, lsr #16
    d204:	ea4c 4b01 	orr.w	fp, ip, r1, lsl #16
    d208:	455b      	cmp	r3, fp
    d20a:	d905      	bls.n	d218 <__udivdi3+0x1cc>
    d20c:	eb1b 0b07 	adds.w	fp, fp, r7
    d210:	f109 39ff 	add.w	r9, r9, #4294967295
    d214:	f0c0 808e 	bcc.w	d334 <__udivdi3+0x2e8>
    d218:	ebc3 0b0b 	rsb	fp, r3, fp
    d21c:	4651      	mov	r1, sl
    d21e:	4658      	mov	r0, fp
    d220:	f7fe fe82 	bl	bf28 <__aeabi_uidiv>
    d224:	4651      	mov	r1, sl
    d226:	4604      	mov	r4, r0
    d228:	4658      	mov	r0, fp
    d22a:	f7fe ffab 	bl	c184 <__aeabi_uidivmod>
    d22e:	9801      	ldr	r0, [sp, #4]
    d230:	9a00      	ldr	r2, [sp, #0]
    d232:	fb00 f304 	mul.w	r3, r0, r4
    d236:	fa1f fc82 	uxth.w	ip, r2
    d23a:	ea4c 4201 	orr.w	r2, ip, r1, lsl #16
    d23e:	4293      	cmp	r3, r2
    d240:	d906      	bls.n	d250 <__udivdi3+0x204>
    d242:	3c01      	subs	r4, #1
    d244:	19d2      	adds	r2, r2, r7
    d246:	d203      	bcs.n	d250 <__udivdi3+0x204>
    d248:	4293      	cmp	r3, r2
    d24a:	d901      	bls.n	d250 <__udivdi3+0x204>
    d24c:	19d2      	adds	r2, r2, r7
    d24e:	3c01      	subs	r4, #1
    d250:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
    d254:	b2a8      	uxth	r0, r5
    d256:	1ad2      	subs	r2, r2, r3
    d258:	0c2d      	lsrs	r5, r5, #16
    d25a:	fa1f fc84 	uxth.w	ip, r4
    d25e:	0c23      	lsrs	r3, r4, #16
    d260:	fb00 f70c 	mul.w	r7, r0, ip
    d264:	fb00 fe03 	mul.w	lr, r0, r3
    d268:	fb05 e10c 	mla	r1, r5, ip, lr
    d26c:	fb05 f503 	mul.w	r5, r5, r3
    d270:	eb01 4117 	add.w	r1, r1, r7, lsr #16
    d274:	458e      	cmp	lr, r1
    d276:	bf88      	it	hi
    d278:	f505 3580 	addhi.w	r5, r5, #65536	; 0x10000
    d27c:	eb05 4511 	add.w	r5, r5, r1, lsr #16
    d280:	42aa      	cmp	r2, r5
    d282:	d310      	bcc.n	d2a6 <__udivdi3+0x25a>
    d284:	b2bf      	uxth	r7, r7
    d286:	fa08 f606 	lsl.w	r6, r8, r6
    d28a:	eb07 4201 	add.w	r2, r7, r1, lsl #16
    d28e:	bf14      	ite	ne
    d290:	f04f 0e00 	movne.w	lr, #0
    d294:	f04f 0e01 	moveq.w	lr, #1
    d298:	4296      	cmp	r6, r2
    d29a:	bf2c      	ite	cs
    d29c:	2600      	movcs	r6, #0
    d29e:	f00e 0601 	andcc.w	r6, lr, #1
    d2a2:	2e00      	cmp	r6, #0
    d2a4:	d087      	beq.n	d1b6 <__udivdi3+0x16a>
    d2a6:	3c01      	subs	r4, #1
    d2a8:	2600      	movs	r6, #0
    d2aa:	e784      	b.n	d1b6 <__udivdi3+0x16a>
    d2ac:	40b5      	lsls	r5, r6
    d2ae:	f1c6 0120 	rsb	r1, r6, #32
    d2b2:	fa24 f901 	lsr.w	r9, r4, r1
    d2b6:	fa28 f201 	lsr.w	r2, r8, r1
    d2ba:	0c2f      	lsrs	r7, r5, #16
    d2bc:	40b4      	lsls	r4, r6
    d2be:	4639      	mov	r1, r7
    d2c0:	4648      	mov	r0, r9
    d2c2:	4322      	orrs	r2, r4
    d2c4:	9200      	str	r2, [sp, #0]
    d2c6:	f7fe fe2f 	bl	bf28 <__aeabi_uidiv>
    d2ca:	4639      	mov	r1, r7
    d2cc:	fa1f fa85 	uxth.w	sl, r5
    d2d0:	4683      	mov	fp, r0
    d2d2:	4648      	mov	r0, r9
    d2d4:	f7fe ff56 	bl	c184 <__aeabi_uidivmod>
    d2d8:	9b00      	ldr	r3, [sp, #0]
    d2da:	0c1a      	lsrs	r2, r3, #16
    d2dc:	fb0a f30b 	mul.w	r3, sl, fp
    d2e0:	ea42 4401 	orr.w	r4, r2, r1, lsl #16
    d2e4:	42a3      	cmp	r3, r4
    d2e6:	d903      	bls.n	d2f0 <__udivdi3+0x2a4>
    d2e8:	1964      	adds	r4, r4, r5
    d2ea:	f10b 3bff 	add.w	fp, fp, #4294967295
    d2ee:	d327      	bcc.n	d340 <__udivdi3+0x2f4>
    d2f0:	1ae4      	subs	r4, r4, r3
    d2f2:	4639      	mov	r1, r7
    d2f4:	4620      	mov	r0, r4
    d2f6:	f7fe fe17 	bl	bf28 <__aeabi_uidiv>
    d2fa:	4639      	mov	r1, r7
    d2fc:	4681      	mov	r9, r0
    d2fe:	4620      	mov	r0, r4
    d300:	f7fe ff40 	bl	c184 <__aeabi_uidivmod>
    d304:	9800      	ldr	r0, [sp, #0]
    d306:	fb0a f309 	mul.w	r3, sl, r9
    d30a:	fa1f fc80 	uxth.w	ip, r0
    d30e:	ea4c 4401 	orr.w	r4, ip, r1, lsl #16
    d312:	42a3      	cmp	r3, r4
    d314:	d908      	bls.n	d328 <__udivdi3+0x2dc>
    d316:	1964      	adds	r4, r4, r5
    d318:	f109 39ff 	add.w	r9, r9, #4294967295
    d31c:	d204      	bcs.n	d328 <__udivdi3+0x2dc>
    d31e:	42a3      	cmp	r3, r4
    d320:	bf84      	itt	hi
    d322:	f109 39ff 	addhi.w	r9, r9, #4294967295
    d326:	1964      	addhi	r4, r4, r5
    d328:	fa08 f806 	lsl.w	r8, r8, r6
    d32c:	1ae4      	subs	r4, r4, r3
    d32e:	ea49 460b 	orr.w	r6, r9, fp, lsl #16
    d332:	e706      	b.n	d142 <__udivdi3+0xf6>
    d334:	455b      	cmp	r3, fp
    d336:	bf84      	itt	hi
    d338:	f109 39ff 	addhi.w	r9, r9, #4294967295
    d33c:	44bb      	addhi	fp, r7
    d33e:	e76b      	b.n	d218 <__udivdi3+0x1cc>
    d340:	42a3      	cmp	r3, r4
    d342:	bf84      	itt	hi
    d344:	f10b 3bff 	addhi.w	fp, fp, #4294967295
    d348:	1964      	addhi	r4, r4, r5
    d34a:	e7d1      	b.n	d2f0 <__udivdi3+0x2a4>
    d34c:	00000000 	.word	0x00000000

0000d350 <COMMAND_c>:
    d350:	0000d410                                ....

0000d354 <REVERSE_c>:
    d354:	0000d3e8                                ....

0000d358 <CLEAR_c>:
    d358:	0000d34c                                L...

0000d35c <X_COORD_c>:
    d35c:	0000d380                                ....

0000d360 <Y_COORD_c>:
    d360:	0000d388                                ....

0000d364 <BOX_c>:
    d364:	0000d37c                                |...

0000d368 <ERASE_c>:
    d368:	0000d36c 00000005 63256325 63256325     l.......%c%c%c%c
    d378:	00000000 0000000f 00000018 00006325     ............%c..
    d388:	00000019 00643425 58796f4a 0000003a     ....%4d.JoyX:...
    d398:	59796f4a 0000003a 003a5843 003a5943     JoyY:...CX:.CY:.
    d3a8:	65726946 0000003a 72617453 00003a74     Fire:...Start:..
    d3b8:	30303130 30303030 30303030 31313030     0100000000000011
    d3c8:	30303030 31313030 00000031 25206925     000000111...%i %
    d3d8:	69252069 20692520 25206925 00000069     i %i %i %i %i...
    d3e8:	00000012 25206425 00000064 65646f4d     ....%d %d...Mode
    d3f8:	6425203a 6944202c 6e617473 203a6563     : %d, Distance: 
    d408:	0d0a6425 00000000 0000007c              %d......|...

0000d414 <g_gpio_irqn_lut>:
    d414:	00210020 00230022 00250024 00270026      .!.".#.$.%.&.'.
    d424:	00290028 002b002a 002d002c 002f002e     (.).*.+.,.-.../.
    d434:	00310030 00330032 00350034 00370036     0.1.2.3.4.5.6.7.
    d444:	00390038 003b003a 003d003c 003f003e     8.9.:.;.<.=.>.?.

0000d454 <g_config_reg_lut>:
    d454:	40013000 40013004 40013008 4001300c     .0.@.0.@.0.@.0.@
    d464:	40013010 40013014 40013018 4001301c     .0.@.0.@.0.@.0.@
    d474:	40013020 40013024 40013028 4001302c      0.@$0.@(0.@,0.@
    d484:	40013030 40013034 40013038 4001303c     00.@40.@80.@<0.@
    d494:	40013040 40013044 40013048 4001304c     @0.@D0.@H0.@L0.@
    d4a4:	40013050 40013054 40013058 4001305c     P0.@T0.@X0.@\0.@
    d4b4:	40013060 40013064 40013068 4001306c     `0.@d0.@h0.@l0.@
    d4c4:	40013070 40013074 40013078 4001307c     p0.@t0.@x0.@|0.@
    d4d4:	642f2e2e 65766972 432f7372 5565726f     ../drivers/CoreU
    d4e4:	61545241 632f6270 5f65726f 74726175     ARTapb/core_uart
    d4f4:	6270615f 0000632e                       _apb.c..

0000d4fc <C.16.2565>:
    d4fc:	00000001 00000002 00000004 00000001     ................
    d50c:	70616548 646e6120 61747320 63206b63     Heap and stack c
    d51c:	696c6c6f 6e6f6973 0000000a              ollision....

0000d528 <_global_impure_ptr>:
    d528:	20000030 00000043                       0.. C...

0000d530 <blanks.3595>:
    d530:	20202020 20202020 20202020 20202020                     

0000d540 <zeroes.3596>:
    d540:	30303030 30303030 30303030 30303030     0000000000000000
    d550:	33323130 37363534 42413938 46454443     0123456789ABCDEF
    d560:	00000000 00464e49 00666e69 004e414e     ....INF.inf.NAN.
    d570:	006e616e 33323130 37363534 62613938     nan.0123456789ab
    d580:	66656463 00000000 6c756e28 0000296c     cdef....(null)..
    d590:	00000030                                0...

0000d594 <basefix.3536>:
    d594:	0001000a 00030002 00050004 00070006     ................
    d5a4:	00090008 000b000a 000d000c 000f000e     ................
    d5b4:	00000010 646c2565 00000000              ....e%ld....

0000d5c0 <blanks.3577>:
    d5c0:	20202020 20202020 20202020 20202020                     

0000d5d0 <zeroes.3578>:
    d5d0:	30303030 30303030 30303030 30303030     0000000000000000

0000d5e0 <_ctype_>:
    d5e0:	20202000 20202020 28282020 20282828     .         ((((( 
    d5f0:	20202020 20202020 20202020 20202020                     
    d600:	10108820 10101010 10101010 10101010      ...............
    d610:	04040410 04040404 10040404 10101010     ................
    d620:	41411010 41414141 01010101 01010101     ..AAAAAA........
    d630:	01010101 01010101 01010101 10101010     ................
    d640:	42421010 42424242 02020202 02020202     ..BBBBBB........
    d650:	02020202 02020202 02020202 10101010     ................
    d660:	00000020 00000000 00000000 00000000      ...............
	...
    d6e4:	69666e49 7974696e 00000000 004e614e     Infinity....NaN.

0000d6f4 <__sf_fake_stdin>:
	...

0000d714 <__sf_fake_stdout>:
	...

0000d734 <__sf_fake_stderr>:
	...

0000d754 <charset>:
    d754:	0000d78c                                ....

0000d758 <lconv>:
    d758:	0000d788 0000d40c 0000d40c 0000d40c     ................
    d768:	0000d40c 0000d40c 0000d40c 0000d40c     ................
    d778:	0000d40c 0000d40c ffffffff ffffffff     ................
    d788:	0000002e 2d4f5349 39353838 0000312d     ....ISO-8859-1..

0000d798 <__mprec_tens>:
    d798:	00000000 3ff00000 00000000 40240000     .......?......$@
    d7a8:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
    d7b8:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
    d7c8:	00000000 412e8480 00000000 416312d0     .......A......cA
    d7d8:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
    d7e8:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
    d7f8:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
    d808:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
    d818:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
    d828:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
    d838:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
    d848:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
    d858:	79d99db4 44ea7843                       ...yCx.D

0000d860 <p05.2463>:
    d860:	00000005 00000019 0000007d 00000000     ........}.......

0000d870 <__mprec_bigtens>:
    d870:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
    d880:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
    d890:	7f73bf3c 75154fdd                       <.s..O.u

0000d898 <__mprec_tinytens>:
    d898:	97d889bc 3c9cd2b2 d5a8a733 3949f623     .......<3...#.I9
    d8a8:	44f4a73d 32a50ffd cf8c979d 255bba08     =..D...2......[%
    d8b8:	64ac6f43 0ac80628                       Co.d(...

0000d8c0 <tinytens>:
    d8c0:	97d889bc 3c9cd2b2 d5a8a733 3949f623     .......<3...#.I9
    d8d0:	44f4a73d 32a50ffd cf8c979d 255bba08     =..D...2......[%
    d8e0:	64ac6f43 0e180628 0000666e 74696e69     Co.d(...nf..init
    d8f0:	00000079 00006e61 44434241 00004645     y...an..ABCDEF..
    d900:	64636261 00006665 33323130 37363534     abcdef..01234567
    d910:	00003938                                89..

0000d914 <_init>:
    d914:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    d916:	bf00      	nop
    d918:	bcf8      	pop	{r3, r4, r5, r6, r7}
    d91a:	bc08      	pop	{r3}
    d91c:	469e      	mov	lr, r3
    d91e:	4770      	bx	lr

0000d920 <_fini>:
    d920:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    d922:	bf00      	nop
    d924:	bcf8      	pop	{r3, r4, r5, r6, r7}
    d926:	bc08      	pop	{r3}
    d928:	469e      	mov	lr, r3
    d92a:	4770      	bx	lr

0000d92c <__frame_dummy_init_array_entry>:
    d92c:	0485 0000                                   ....

0000d930 <__do_global_dtors_aux_fini_array_entry>:
    d930:	0471 0000                                   q...
