// Seed: 1518238228
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  wand id_3;
  generate
    always_latch @(1'b0 or posedge 1) assert (id_3 & 1);
    always @(negedge 1 or posedge 1'd0) begin
      if (id_1) id_3 = id_1 * $display;
      id_2 = 1;
    end
  endgenerate
  assign id_2 = id_3;
endmodule
module module_1 (
    input tri0 id_0,
    output wire id_1,
    output tri0 id_2,
    input wire id_3,
    input wor id_4
    , id_28,
    input wire id_5,
    output tri1 id_6,
    input supply0 id_7,
    input tri1 id_8,
    output wor id_9,
    output tri0 id_10,
    output uwire id_11,
    input supply1 id_12,
    input tri id_13,
    input tri0 id_14,
    output tri id_15,
    input wor id_16,
    output tri0 id_17,
    input wand id_18,
    output wand id_19,
    output supply1 id_20,
    output tri0 id_21,
    input uwire id_22,
    input wand id_23,
    output wand id_24,
    input tri id_25,
    output tri0 id_26
);
  wire id_29;
  module_0(
      id_29, id_29
  );
endmodule
