read_verilog -formal top.v
hierarchy; proc; opt
sat -verify  -prove-asserts -tempinduct
