
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP1 for linux64 - Jan 13, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
set design fpu
fpu
#set file_lib "/mnt/class_data/ecec574-f2016/SAED_EDK90nm/Digital_Standard_cell_Library"
set os_path "../OpenSPARC_src/"
../OpenSPARC_src/
#set search_path "$search_path $file_lib/synopsys/models $os_path/include $os_path/common $os_path/lib ./src ./scripts"
#set synthetic_library "dw_foundation.sldb"
# set target_library "saed90nm_typ.db"
# set link_library "* $target_library $synthetic_library"
lappend search_path ${os_path}
. /opt/synopsys/2016/core-synthesis-tools/libraries/syn /opt/synopsys/2016/core-synthesis-tools/minpower/syn /opt/synopsys/2016/core-synthesis-tools/dw/syn_ver /opt/synopsys/2016/core-synthesis-tools/dw/sim_ver ../OpenSPARC_src/
define_design_lib WORK -path "work"
1
set link_library [ list /mnt/class_data/ecec574-w2019/PDKs/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v125c.db /mnt/class_data/ecec574-w2019/PDKs/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v25c.db /mnt/class_data/ecec574-w2019/PDKs/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95vn40c.db]
/mnt/class_data/ecec574-w2019/PDKs/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v125c.db /mnt/class_data/ecec574-w2019/PDKs/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v25c.db /mnt/class_data/ecec574-w2019/PDKs/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95vn40c.db
set target_library [ list /mnt/class_data/ecec574-w2019/PDKs/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v25c.db ]
/mnt/class_data/ecec574-w2019/PDKs/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v25c.db
analyze -f verilog -library WORK [list $os_path/common/cluster_header.v $os_path/common/swrvr_clib.v $os_path/common/swrvr_dlib.v $os_path/common/synchronizer_asr.v $os_path/T1-FPU/bw_clk_cl_fpu_cmp.v $os_path/T1-FPU/fpu_add_ctl.v $os_path/T1-FPU/fpu_add_exp_dp.v $os_path/T1-FPU/fpu_add_frac_dp.v $os_path/T1-FPU/fpu_add.v $os_path/T1-FPU/fpu_cnt_lead0_53b.v $os_path/T1-FPU/fpu_cnt_lead0_64b.v $os_path/T1-FPU/fpu_cnt_lead0_lvl1.v $os_path/T1-FPU/fpu_cnt_lead0_lvl2.v $os_path/T1-FPU/fpu_cnt_lead0_lvl3.v $os_path/T1-FPU/fpu_cnt_lead0_lvl4.v $os_path/T1-FPU/fpu_denorm_3b.v $os_path/T1-FPU/fpu_denorm_3to1.v $os_path/T1-FPU/fpu_denorm_frac.v $os_path/T1-FPU/fpu_div_ctl.v $os_path/T1-FPU/fpu_div_exp_dp.v $os_path/T1-FPU/fpu_div_frac_dp.v $os_path/T1-FPU/fpu_div.v $os_path/T1-FPU/fpu_in2_gt_in1_2b.v $os_path/T1-FPU/fpu_in2_gt_in1_3b.v $os_path/T1-FPU/fpu_in2_gt_in1_3to1.v $os_path/T1-FPU/fpu_in2_gt_in1_frac.v $os_path/T1-FPU/fpu_in_ctl.v $os_path/T1-FPU/fpu_in_dp.v $os_path/T1-FPU/fpu_in.v $os_path/T1-FPU/fpu_mul_ctl.v $os_path/T1-FPU/fpu_mul_exp_dp.v $os_path/T1-FPU/fpu_mul_frac_dp.v $os_path/T1-FPU/fpu_mul.v $os_path/T1-FPU/fpu_out_ctl.v $os_path/T1-FPU/fpu_out_dp.v $os_path/T1-FPU/fpu_out.v $os_path/T1-FPU/fpu_rptr_groups.v $os_path/T1-FPU/fpu_rptr_macros.v $os_path/T1-FPU/fpu_rptr_min_global.v $os_path/pr_macro/mul64.v $os_path/common/test_stub_scan.v $os_path/srams/bw_r_rf16x160.v $os_path/T1-FPU/fpu.v]
Running PRESTO HDLC
Compiling source file ../OpenSPARC_src//common/cluster_header.v
Error:  Unable to open file `../OpenSPARC_src//common/cluster_header.v': No such file or directory. (VER-41)
*** Presto compilation terminated with 1 errors. ***
Loading db file '/mnt/class_data/ecec574-w2019/PDKs/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v125c.db'
Information: Using CCS timing libraries. (TIM-024)
Loading db file '/mnt/class_data/ecec574-w2019/PDKs/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v25c.db'
Loading db file '/mnt/class_data/ecec574-w2019/PDKs/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95vn40c.db'
0
#
# # Now moving onto s15850 sample benchmark. 
#rci
elaborate -architecture verilog -library WORK fpu
Loading db file '/opt/synopsys/2016/core-synthesis-tools/libraries/syn/gtech.db'
Loading db file '/opt/synopsys/2016/core-synthesis-tools/libraries/syn/standard.sldb'
  Loading link library 'saed32rvt_ss0p95v125c'
  Loading link library 'saed32rvt_ss0p95v25c'
  Loading link library 'saed32rvt_ss0p95vn40c'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'fpu'.
Information: Building the design 'fpu_in'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'bw_r_rf16x160'. (HDL-193)
Warning: Cannot find the design 'bw_r_rf16x160' in the library 'WORK'. (LBR-1)
Information: Building the design 'fpu_add'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'fpu_mul'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'fpu_div'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'fpu_out'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'test_stub_scan'. (HDL-193)
Warning: Cannot find the design 'test_stub_scan' in the library 'WORK'. (LBR-1)
Information: Building the design 'bw_clk_cl_fpu_cmp'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'fpu_rptr_groups'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'fpu_in_ctl'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'fpu_in_dp'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'fpu_add_ctl'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'fpu_add_exp_dp'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'fpu_add_frac_dp'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'fpu_mul_ctl'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'fpu_mul_exp_dp'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'fpu_mul_frac_dp'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mul64'. (HDL-193)
Warning: Cannot find the design 'mul64' in the library 'WORK'. (LBR-1)
Information: Building the
Received Signal 15 from: PID=17093 (UID=945019985)
completed successfully.

Received Signal 15 from: PID=17093 (UID=945019985)
