WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 1000000
Simulation Instructions: 1000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 1000003 cycles: 258809 cumulative IPC: 3.864 (Simulation time: 00 hr 00 min 07 sec)
Warmup complete CPU 0 instructions: 1000003 cycles: 258809 cumulative IPC: 3.864 (Simulation time: 00 hr 00 min 07 sec)
Simulation finished CPU 0 instructions: 1000002 cycles: 6643290 cumulative IPC: 0.1505 (Simulation time: 00 hr 00 min 48 sec)
Simulation complete CPU 0 instructions: 1000002 cycles: 6643290 cumulative IPC: 0.1505 (Simulation time: 00 hr 00 min 48 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/mcf_46B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.1505 instructions: 1000002 cycles: 6643290
CPU 0 Branch Prediction Accuracy: 88.24% MPKI: 32.23 Average ROB Occupancy at Mispredict: 14.15
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.762
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 31.5
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL        ACCESS:      71786 HIT:      35635 MISS:      36151
LLC LOAD         ACCESS:      65162 HIT:      29931 MISS:      35231
LLC RFO          ACCESS:        413 HIT:        206 MISS:        207
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:       4469 HIT:       4436 MISS:         33
LLC TRANSLATION  ACCESS:       1742 HIT:       1062 MISS:        680
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 1121 cycles
cpu0_DTLB TOTAL        ACCESS:     271387 HIT:     148018 MISS:     123369
cpu0_DTLB LOAD         ACCESS:     271387 HIT:     148018 MISS:     123369
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 16.34 cycles
cpu0_ITLB TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:     317645 HIT:     171388 MISS:     146257
cpu0_L1D LOAD         ACCESS:     264136 HIT:     127866 MISS:     136270
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:      51437 HIT:      43473 MISS:       7964
cpu0_L1D TRANSLATION  ACCESS:       2072 HIT:         49 MISS:       2023
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 295.3 cycles
cpu0_L1I TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL        ACCESS:     137798 HIT:      70480 MISS:      67318
cpu0_L2C LOAD         ACCESS:     112929 HIT:      47767 MISS:      65162
cpu0_L2C RFO          ACCESS:       3623 HIT:       3210 MISS:        413
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      19223 HIT:      19222 MISS:          1
cpu0_L2C TRANSLATION  ACCESS:       2023 HIT:        281 MISS:       1742
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 622.7 cycles
cpu0_STLB TOTAL        ACCESS:     100772 HIT:      99147 MISS:       1625
cpu0_STLB LOAD         ACCESS:     100772 HIT:      99147 MISS:       1625
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 779.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        303
  ROW_BUFFER_MISS:      35810
 AVG DBUS CONGESTED CYCLE: 3.986
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:        206
  FULL:       1002
Heartbeat CPU 0 instructions: 180000000 cycles: 1033282130 heartbeat IPC: 0.07734 cumulative IPC: 0.07937 (Simulation time: 02 hr 08 min 19 sec)
Heartbeat CPU 0 instructions: 190000000 cycles: 1168642507 heartbeat IPC: 0.07388 cumulative IPC: 0.07872 (Simulation time: 02 hr 19 min 57 sec)
Heartbeat CPU 0 instructions: 200000000 cycles: 1291891809 heartbeat IPC: 0.08114 cumulative IPC: 0.07896 (Simulation time: 02 hr 30 min 39 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 1266501147 cumulative IPC: 0.07896 (Simulation time: 02 hr 30 min 39 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 1266501147 cumulative IPC: 0.07896 (Simulation time: 02 hr 30 min 39 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/mcf_46B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.07896 instructions: 100000000 cycles: 1266501147
CPU 0 Branch Prediction Accuracy: 85.3% MPKI: 39.83 Average ROB Occupancy at Mispredict: 18.03
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.774
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 39.1
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL        ACCESS:   12589771 HIT:    4495789 MISS:    8093982
LLC LOAD         ACCESS:    9115634 HIT:    2101709 MISS:    7013925
LLC RFO          ACCESS:     196370 HIT:      57782 MISS:     138588
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:    2147428 HIT:    2145795 MISS:       1633
LLC TRANSLATION  ACCESS:    1130339 HIT:     190503 MISS:     939836
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 731.2 cycles
cpu0_DTLB TOTAL        ACCESS:   28334579 HIT:   16689841 MISS:   11644738
cpu0_DTLB LOAD         ACCESS:   28334579 HIT:   16689841 MISS:   11644738
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 55.82 cycles
cpu0_ITLB TOTAL        ACCESS:         37 HIT:         37 MISS:          0
cpu0_ITLB LOAD         ACCESS:         37 HIT:         37 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:   34180238 HIT:   16098719 MISS:   18081519
cpu0_L1D LOAD         ACCESS:   27203784 HIT:   11184963 MISS:   16018821
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:    5291490 HIT:    4742154 MISS:     549336
cpu0_L1D TRANSLATION  ACCESS:    1684964 HIT:     171602 MISS:    1513362
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 347.1 cycles
cpu0_L1I TOTAL        ACCESS:         37 HIT:         37 MISS:          0
cpu0_L1I LOAD         ACCESS:         37 HIT:         37 MISS:          0
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL        ACCESS:   16691969 HIT:    6249496 MISS:   10442473
cpu0_L2C LOAD         ACCESS:   11926775 HIT:    2811144 MISS:    9115631
cpu0_L2C RFO          ACCESS:     356276 HIT:     159906 MISS:     196370
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:    2896415 HIT:    2896282 MISS:        133
cpu0_L2C TRANSLATION  ACCESS:    1512503 HIT:     382164 MISS:    1130339
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 587.5 cycles
cpu0_STLB TOTAL        ACCESS:    9209212 HIT:    7915673 MISS:    1293539
cpu0_STLB LOAD         ACCESS:    9209212 HIT:    7915673 MISS:    1293539
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 452.7 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:     160213
  ROW_BUFFER_MISS:    7930505
 AVG DBUS CONGESTED CYCLE: 3.951
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:      34294
  FULL:    1932356
