`timescale 1ns/100ps

module cla128(a, b, ci, s, co);
	reg [127:0] tb_a, tb_b;
	reg tb_ci;
	wire [127:0] tb_s;
	wire tb_co;
	
	module cla128 U0(.a(tb_a), .b(tb_b), .ci(tb_ci), .s(tb_s), .co(tb_co));

	initial begin
		tb_a = 128'h
	end
	
endmodule