
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//xz_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004023a8 <.init>:
  4023a8:	stp	x29, x30, [sp, #-16]!
  4023ac:	mov	x29, sp
  4023b0:	bl	402b00 <ferror@plt+0x60>
  4023b4:	ldp	x29, x30, [sp], #16
  4023b8:	ret

Disassembly of section .plt:

00000000004023c0 <lzma_index_total_size@plt-0x20>:
  4023c0:	stp	x16, x30, [sp, #-16]!
  4023c4:	adrp	x16, 423000 <ferror@plt+0x20560>
  4023c8:	ldr	x17, [x16, #4088]
  4023cc:	add	x16, x16, #0xff8
  4023d0:	br	x17
  4023d4:	nop
  4023d8:	nop
  4023dc:	nop

00000000004023e0 <lzma_index_total_size@plt>:
  4023e0:	adrp	x16, 424000 <ferror@plt+0x21560>
  4023e4:	ldr	x17, [x16]
  4023e8:	add	x16, x16, #0x0
  4023ec:	br	x17

00000000004023f0 <mbrtowc@plt>:
  4023f0:	adrp	x16, 424000 <ferror@plt+0x21560>
  4023f4:	ldr	x17, [x16, #8]
  4023f8:	add	x16, x16, #0x8
  4023fc:	br	x17

0000000000402400 <memcpy@plt>:
  402400:	adrp	x16, 424000 <ferror@plt+0x21560>
  402404:	ldr	x17, [x16, #16]
  402408:	add	x16, x16, #0x10
  40240c:	br	x17

0000000000402410 <lzma_stream_flags_compare@plt>:
  402410:	adrp	x16, 424000 <ferror@plt+0x21560>
  402414:	ldr	x17, [x16, #24]
  402418:	add	x16, x16, #0x18
  40241c:	br	x17

0000000000402420 <lzma_index_iter_next@plt>:
  402420:	adrp	x16, 424000 <ferror@plt+0x21560>
  402424:	ldr	x17, [x16, #32]
  402428:	add	x16, x16, #0x20
  40242c:	br	x17

0000000000402430 <pthread_sigmask@plt>:
  402430:	adrp	x16, 424000 <ferror@plt+0x21560>
  402434:	ldr	x17, [x16, #40]
  402438:	add	x16, x16, #0x28
  40243c:	br	x17

0000000000402440 <lzma_index_stream_padding@plt>:
  402440:	adrp	x16, 424000 <ferror@plt+0x21560>
  402444:	ldr	x17, [x16, #48]
  402448:	add	x16, x16, #0x30
  40244c:	br	x17

0000000000402450 <ngettext@plt>:
  402450:	adrp	x16, 424000 <ferror@plt+0x21560>
  402454:	ldr	x17, [x16, #56]
  402458:	add	x16, x16, #0x38
  40245c:	br	x17

0000000000402460 <lzma_index_iter_init@plt>:
  402460:	adrp	x16, 424000 <ferror@plt+0x21560>
  402464:	ldr	x17, [x16, #64]
  402468:	add	x16, x16, #0x40
  40246c:	br	x17

0000000000402470 <lzma_index_stream_count@plt>:
  402470:	adrp	x16, 424000 <ferror@plt+0x21560>
  402474:	ldr	x17, [x16, #72]
  402478:	add	x16, x16, #0x48
  40247c:	br	x17

0000000000402480 <strlen@plt>:
  402480:	adrp	x16, 424000 <ferror@plt+0x21560>
  402484:	ldr	x17, [x16, #80]
  402488:	add	x16, x16, #0x50
  40248c:	br	x17

0000000000402490 <fputs@plt>:
  402490:	adrp	x16, 424000 <ferror@plt+0x21560>
  402494:	ldr	x17, [x16, #88]
  402498:	add	x16, x16, #0x58
  40249c:	br	x17

00000000004024a0 <exit@plt>:
  4024a0:	adrp	x16, 424000 <ferror@plt+0x21560>
  4024a4:	ldr	x17, [x16, #96]
  4024a8:	add	x16, x16, #0x60
  4024ac:	br	x17

00000000004024b0 <raise@plt>:
  4024b0:	adrp	x16, 424000 <ferror@plt+0x21560>
  4024b4:	ldr	x17, [x16, #104]
  4024b8:	add	x16, x16, #0x68
  4024bc:	br	x17

00000000004024c0 <lzma_code@plt>:
  4024c0:	adrp	x16, 424000 <ferror@plt+0x21560>
  4024c4:	ldr	x17, [x16, #112]
  4024c8:	add	x16, x16, #0x70
  4024cc:	br	x17

00000000004024d0 <geteuid@plt>:
  4024d0:	adrp	x16, 424000 <ferror@plt+0x21560>
  4024d4:	ldr	x17, [x16, #120]
  4024d8:	add	x16, x16, #0x78
  4024dc:	br	x17

00000000004024e0 <lzma_index_stream_flags@plt>:
  4024e0:	adrp	x16, 424000 <ferror@plt+0x21560>
  4024e4:	ldr	x17, [x16, #128]
  4024e8:	add	x16, x16, #0x80
  4024ec:	br	x17

00000000004024f0 <lzma_index_cat@plt>:
  4024f0:	adrp	x16, 424000 <ferror@plt+0x21560>
  4024f4:	ldr	x17, [x16, #136]
  4024f8:	add	x16, x16, #0x88
  4024fc:	br	x17

0000000000402500 <pipe@plt>:
  402500:	adrp	x16, 424000 <ferror@plt+0x21560>
  402504:	ldr	x17, [x16, #144]
  402508:	add	x16, x16, #0x90
  40250c:	br	x17

0000000000402510 <lzma_block_compressed_size@plt>:
  402510:	adrp	x16, 424000 <ferror@plt+0x21560>
  402514:	ldr	x17, [x16, #152]
  402518:	add	x16, x16, #0x98
  40251c:	br	x17

0000000000402520 <fputc@plt>:
  402520:	adrp	x16, 424000 <ferror@plt+0x21560>
  402524:	ldr	x17, [x16, #160]
  402528:	add	x16, x16, #0xa0
  40252c:	br	x17

0000000000402530 <clock_gettime@plt>:
  402530:	adrp	x16, 424000 <ferror@plt+0x21560>
  402534:	ldr	x17, [x16, #168]
  402538:	add	x16, x16, #0xa8
  40253c:	br	x17

0000000000402540 <lseek@plt>:
  402540:	adrp	x16, 424000 <ferror@plt+0x21560>
  402544:	ldr	x17, [x16, #176]
  402548:	add	x16, x16, #0xb0
  40254c:	br	x17

0000000000402550 <lzma_index_iter_rewind@plt>:
  402550:	adrp	x16, 424000 <ferror@plt+0x21560>
  402554:	ldr	x17, [x16, #184]
  402558:	add	x16, x16, #0xb8
  40255c:	br	x17

0000000000402560 <lzma_index_decoder@plt>:
  402560:	adrp	x16, 424000 <ferror@plt+0x21560>
  402564:	ldr	x17, [x16, #192]
  402568:	add	x16, x16, #0xc0
  40256c:	br	x17

0000000000402570 <sigfillset@plt>:
  402570:	adrp	x16, 424000 <ferror@plt+0x21560>
  402574:	ldr	x17, [x16, #200]
  402578:	add	x16, x16, #0xc8
  40257c:	br	x17

0000000000402580 <snprintf@plt>:
  402580:	adrp	x16, 424000 <ferror@plt+0x21560>
  402584:	ldr	x17, [x16, #208]
  402588:	add	x16, x16, #0xd0
  40258c:	br	x17

0000000000402590 <lzma_stream_encoder_mt_memusage@plt>:
  402590:	adrp	x16, 424000 <ferror@plt+0x21560>
  402594:	ldr	x17, [x16, #216]
  402598:	add	x16, x16, #0xd8
  40259c:	br	x17

00000000004025a0 <lzma_version_number@plt>:
  4025a0:	adrp	x16, 424000 <ferror@plt+0x21560>
  4025a4:	ldr	x17, [x16, #224]
  4025a8:	add	x16, x16, #0xe0
  4025ac:	br	x17

00000000004025b0 <lzma_index_file_size@plt>:
  4025b0:	adrp	x16, 424000 <ferror@plt+0x21560>
  4025b4:	ldr	x17, [x16, #232]
  4025b8:	add	x16, x16, #0xe8
  4025bc:	br	x17

00000000004025c0 <lzma_stream_header_decode@plt>:
  4025c0:	adrp	x16, 424000 <ferror@plt+0x21560>
  4025c4:	ldr	x17, [x16, #240]
  4025c8:	add	x16, x16, #0xf0
  4025cc:	br	x17

00000000004025d0 <fclose@plt>:
  4025d0:	adrp	x16, 424000 <ferror@plt+0x21560>
  4025d4:	ldr	x17, [x16, #248]
  4025d8:	add	x16, x16, #0xf8
  4025dc:	br	x17

00000000004025e0 <fopen@plt>:
  4025e0:	adrp	x16, 424000 <ferror@plt+0x21560>
  4025e4:	ldr	x17, [x16, #256]
  4025e8:	add	x16, x16, #0x100
  4025ec:	br	x17

00000000004025f0 <lzma_memusage@plt>:
  4025f0:	adrp	x16, 424000 <ferror@plt+0x21560>
  4025f4:	ldr	x17, [x16, #264]
  4025f8:	add	x16, x16, #0x108
  4025fc:	br	x17

0000000000402600 <wcwidth@plt>:
  402600:	adrp	x16, 424000 <ferror@plt+0x21560>
  402604:	ldr	x17, [x16, #272]
  402608:	add	x16, x16, #0x110
  40260c:	br	x17

0000000000402610 <open@plt>:
  402610:	adrp	x16, 424000 <ferror@plt+0x21560>
  402614:	ldr	x17, [x16, #280]
  402618:	add	x16, x16, #0x118
  40261c:	br	x17

0000000000402620 <lzma_raw_encoder@plt>:
  402620:	adrp	x16, 424000 <ferror@plt+0x21560>
  402624:	ldr	x17, [x16, #288]
  402628:	add	x16, x16, #0x120
  40262c:	br	x17

0000000000402630 <poll@plt>:
  402630:	adrp	x16, 424000 <ferror@plt+0x21560>
  402634:	ldr	x17, [x16, #296]
  402638:	add	x16, x16, #0x128
  40263c:	br	x17

0000000000402640 <sigemptyset@plt>:
  402640:	adrp	x16, 424000 <ferror@plt+0x21560>
  402644:	ldr	x17, [x16, #304]
  402648:	add	x16, x16, #0x130
  40264c:	br	x17

0000000000402650 <futimens@plt>:
  402650:	adrp	x16, 424000 <ferror@plt+0x21560>
  402654:	ldr	x17, [x16, #312]
  402658:	add	x16, x16, #0x138
  40265c:	br	x17

0000000000402660 <bindtextdomain@plt>:
  402660:	adrp	x16, 424000 <ferror@plt+0x21560>
  402664:	ldr	x17, [x16, #320]
  402668:	add	x16, x16, #0x140
  40266c:	br	x17

0000000000402670 <__libc_start_main@plt>:
  402670:	adrp	x16, 424000 <ferror@plt+0x21560>
  402674:	ldr	x17, [x16, #328]
  402678:	add	x16, x16, #0x148
  40267c:	br	x17

0000000000402680 <fgetc@plt>:
  402680:	adrp	x16, 424000 <ferror@plt+0x21560>
  402684:	ldr	x17, [x16, #336]
  402688:	add	x16, x16, #0x150
  40268c:	br	x17

0000000000402690 <memset@plt>:
  402690:	adrp	x16, 424000 <ferror@plt+0x21560>
  402694:	ldr	x17, [x16, #344]
  402698:	add	x16, x16, #0x158
  40269c:	br	x17

00000000004026a0 <fchmod@plt>:
  4026a0:	adrp	x16, 424000 <ferror@plt+0x21560>
  4026a4:	ldr	x17, [x16, #352]
  4026a8:	add	x16, x16, #0x160
  4026ac:	br	x17

00000000004026b0 <lzma_get_progress@plt>:
  4026b0:	adrp	x16, 424000 <ferror@plt+0x21560>
  4026b4:	ldr	x17, [x16, #360]
  4026b8:	add	x16, x16, #0x168
  4026bc:	br	x17

00000000004026c0 <lzma_check_size@plt>:
  4026c0:	adrp	x16, 424000 <ferror@plt+0x21560>
  4026c4:	ldr	x17, [x16, #368]
  4026c8:	add	x16, x16, #0x170
  4026cc:	br	x17

00000000004026d0 <lzma_raw_decoder_memusage@plt>:
  4026d0:	adrp	x16, 424000 <ferror@plt+0x21560>
  4026d4:	ldr	x17, [x16, #376]
  4026d8:	add	x16, x16, #0x178
  4026dc:	br	x17

00000000004026e0 <realloc@plt>:
  4026e0:	adrp	x16, 424000 <ferror@plt+0x21560>
  4026e4:	ldr	x17, [x16, #384]
  4026e8:	add	x16, x16, #0x180
  4026ec:	br	x17

00000000004026f0 <strerror@plt>:
  4026f0:	adrp	x16, 424000 <ferror@plt+0x21560>
  4026f4:	ldr	x17, [x16, #392]
  4026f8:	add	x16, x16, #0x188
  4026fc:	br	x17

0000000000402700 <close@plt>:
  402700:	adrp	x16, 424000 <ferror@plt+0x21560>
  402704:	ldr	x17, [x16, #400]
  402708:	add	x16, x16, #0x190
  40270c:	br	x17

0000000000402710 <sigaction@plt>:
  402710:	adrp	x16, 424000 <ferror@plt+0x21560>
  402714:	ldr	x17, [x16, #408]
  402718:	add	x16, x16, #0x198
  40271c:	br	x17

0000000000402720 <strrchr@plt>:
  402720:	adrp	x16, 424000 <ferror@plt+0x21560>
  402724:	ldr	x17, [x16, #416]
  402728:	add	x16, x16, #0x1a0
  40272c:	br	x17

0000000000402730 <lzma_version_string@plt>:
  402730:	adrp	x16, 424000 <ferror@plt+0x21560>
  402734:	ldr	x17, [x16, #424]
  402738:	add	x16, x16, #0x1a8
  40273c:	br	x17

0000000000402740 <__gmon_start__@plt>:
  402740:	adrp	x16, 424000 <ferror@plt+0x21560>
  402744:	ldr	x17, [x16, #432]
  402748:	add	x16, x16, #0x1b0
  40274c:	br	x17

0000000000402750 <write@plt>:
  402750:	adrp	x16, 424000 <ferror@plt+0x21560>
  402754:	ldr	x17, [x16, #440]
  402758:	add	x16, x16, #0x1b8
  40275c:	br	x17

0000000000402760 <lzma_properties_decode@plt>:
  402760:	adrp	x16, 424000 <ferror@plt+0x21560>
  402764:	ldr	x17, [x16, #448]
  402768:	add	x16, x16, #0x1c0
  40276c:	br	x17

0000000000402770 <abort@plt>:
  402770:	adrp	x16, 424000 <ferror@plt+0x21560>
  402774:	ldr	x17, [x16, #456]
  402778:	add	x16, x16, #0x1c8
  40277c:	br	x17

0000000000402780 <posix_fadvise@plt>:
  402780:	adrp	x16, 424000 <ferror@plt+0x21560>
  402784:	ldr	x17, [x16, #464]
  402788:	add	x16, x16, #0x1d0
  40278c:	br	x17

0000000000402790 <mbsinit@plt>:
  402790:	adrp	x16, 424000 <ferror@plt+0x21560>
  402794:	ldr	x17, [x16, #472]
  402798:	add	x16, x16, #0x1d8
  40279c:	br	x17

00000000004027a0 <lzma_index_end@plt>:
  4027a0:	adrp	x16, 424000 <ferror@plt+0x21560>
  4027a4:	ldr	x17, [x16, #480]
  4027a8:	add	x16, x16, #0x1e0
  4027ac:	br	x17

00000000004027b0 <feof@plt>:
  4027b0:	adrp	x16, 424000 <ferror@plt+0x21560>
  4027b4:	ldr	x17, [x16, #488]
  4027b8:	add	x16, x16, #0x1e8
  4027bc:	br	x17

00000000004027c0 <puts@plt>:
  4027c0:	adrp	x16, 424000 <ferror@plt+0x21560>
  4027c4:	ldr	x17, [x16, #496]
  4027c8:	add	x16, x16, #0x1f0
  4027cc:	br	x17

00000000004027d0 <lzma_stream_decoder@plt>:
  4027d0:	adrp	x16, 424000 <ferror@plt+0x21560>
  4027d4:	ldr	x17, [x16, #504]
  4027d8:	add	x16, x16, #0x1f8
  4027dc:	br	x17

00000000004027e0 <lzma_block_header_decode@plt>:
  4027e0:	adrp	x16, 424000 <ferror@plt+0x21560>
  4027e4:	ldr	x17, [x16, #512]
  4027e8:	add	x16, x16, #0x200
  4027ec:	br	x17

00000000004027f0 <lzma_alone_decoder@plt>:
  4027f0:	adrp	x16, 424000 <ferror@plt+0x21560>
  4027f4:	ldr	x17, [x16, #520]
  4027f8:	add	x16, x16, #0x208
  4027fc:	br	x17

0000000000402800 <memcmp@plt>:
  402800:	adrp	x16, 424000 <ferror@plt+0x21560>
  402804:	ldr	x17, [x16, #528]
  402808:	add	x16, x16, #0x210
  40280c:	br	x17

0000000000402810 <textdomain@plt>:
  402810:	adrp	x16, 424000 <ferror@plt+0x21560>
  402814:	ldr	x17, [x16, #536]
  402818:	add	x16, x16, #0x218
  40281c:	br	x17

0000000000402820 <getopt_long@plt>:
  402820:	adrp	x16, 424000 <ferror@plt+0x21560>
  402824:	ldr	x17, [x16, #544]
  402828:	add	x16, x16, #0x220
  40282c:	br	x17

0000000000402830 <lzma_end@plt>:
  402830:	adrp	x16, 424000 <ferror@plt+0x21560>
  402834:	ldr	x17, [x16, #552]
  402838:	add	x16, x16, #0x228
  40283c:	br	x17

0000000000402840 <strcmp@plt>:
  402840:	adrp	x16, 424000 <ferror@plt+0x21560>
  402844:	ldr	x17, [x16, #560]
  402848:	add	x16, x16, #0x230
  40284c:	br	x17

0000000000402850 <__ctype_b_loc@plt>:
  402850:	adrp	x16, 424000 <ferror@plt+0x21560>
  402854:	ldr	x17, [x16, #568]
  402858:	add	x16, x16, #0x238
  40285c:	br	x17

0000000000402860 <free@plt>:
  402860:	adrp	x16, 424000 <ferror@plt+0x21560>
  402864:	ldr	x17, [x16, #576]
  402868:	add	x16, x16, #0x240
  40286c:	br	x17

0000000000402870 <lzma_raw_decoder@plt>:
  402870:	adrp	x16, 424000 <ferror@plt+0x21560>
  402874:	ldr	x17, [x16, #584]
  402878:	add	x16, x16, #0x248
  40287c:	br	x17

0000000000402880 <strchr@plt>:
  402880:	adrp	x16, 424000 <ferror@plt+0x21560>
  402884:	ldr	x17, [x16, #592]
  402888:	add	x16, x16, #0x250
  40288c:	br	x17

0000000000402890 <lzma_stream_encoder_mt@plt>:
  402890:	adrp	x16, 424000 <ferror@plt+0x21560>
  402894:	ldr	x17, [x16, #600]
  402898:	add	x16, x16, #0x258
  40289c:	br	x17

00000000004028a0 <lzma_alone_encoder@plt>:
  4028a0:	adrp	x16, 424000 <ferror@plt+0x21560>
  4028a4:	ldr	x17, [x16, #608]
  4028a8:	add	x16, x16, #0x260
  4028ac:	br	x17

00000000004028b0 <fcntl@plt>:
  4028b0:	adrp	x16, 424000 <ferror@plt+0x21560>
  4028b4:	ldr	x17, [x16, #616]
  4028b8:	add	x16, x16, #0x268
  4028bc:	br	x17

00000000004028c0 <__lxstat@plt>:
  4028c0:	adrp	x16, 424000 <ferror@plt+0x21560>
  4028c4:	ldr	x17, [x16, #624]
  4028c8:	add	x16, x16, #0x270
  4028cc:	br	x17

00000000004028d0 <read@plt>:
  4028d0:	adrp	x16, 424000 <ferror@plt+0x21560>
  4028d4:	ldr	x17, [x16, #632]
  4028d8:	add	x16, x16, #0x278
  4028dc:	br	x17

00000000004028e0 <lzma_cputhreads@plt>:
  4028e0:	adrp	x16, 424000 <ferror@plt+0x21560>
  4028e4:	ldr	x17, [x16, #640]
  4028e8:	add	x16, x16, #0x280
  4028ec:	br	x17

00000000004028f0 <isatty@plt>:
  4028f0:	adrp	x16, 424000 <ferror@plt+0x21560>
  4028f4:	ldr	x17, [x16, #648]
  4028f8:	add	x16, x16, #0x288
  4028fc:	br	x17

0000000000402900 <lzma_index_checks@plt>:
  402900:	adrp	x16, 424000 <ferror@plt+0x21560>
  402904:	ldr	x17, [x16, #656]
  402908:	add	x16, x16, #0x290
  40290c:	br	x17

0000000000402910 <lzma_physmem@plt>:
  402910:	adrp	x16, 424000 <ferror@plt+0x21560>
  402914:	ldr	x17, [x16, #664]
  402918:	add	x16, x16, #0x298
  40291c:	br	x17

0000000000402920 <lzma_index_uncompressed_size@plt>:
  402920:	adrp	x16, 424000 <ferror@plt+0x21560>
  402924:	ldr	x17, [x16, #672]
  402928:	add	x16, x16, #0x2a0
  40292c:	br	x17

0000000000402930 <__fxstat@plt>:
  402930:	adrp	x16, 424000 <ferror@plt+0x21560>
  402934:	ldr	x17, [x16, #680]
  402938:	add	x16, x16, #0x2a8
  40293c:	br	x17

0000000000402940 <strstr@plt>:
  402940:	adrp	x16, 424000 <ferror@plt+0x21560>
  402944:	ldr	x17, [x16, #688]
  402948:	add	x16, x16, #0x2b0
  40294c:	br	x17

0000000000402950 <vsnprintf@plt>:
  402950:	adrp	x16, 424000 <ferror@plt+0x21560>
  402954:	ldr	x17, [x16, #696]
  402958:	add	x16, x16, #0x2b8
  40295c:	br	x17

0000000000402960 <lzma_index_memused@plt>:
  402960:	adrp	x16, 424000 <ferror@plt+0x21560>
  402964:	ldr	x17, [x16, #704]
  402968:	add	x16, x16, #0x2c0
  40296c:	br	x17

0000000000402970 <lzma_check_is_supported@plt>:
  402970:	adrp	x16, 424000 <ferror@plt+0x21560>
  402974:	ldr	x17, [x16, #712]
  402978:	add	x16, x16, #0x2c8
  40297c:	br	x17

0000000000402980 <lzma_stream_footer_decode@plt>:
  402980:	adrp	x16, 424000 <ferror@plt+0x21560>
  402984:	ldr	x17, [x16, #720]
  402988:	add	x16, x16, #0x2d0
  40298c:	br	x17

0000000000402990 <lzma_stream_encoder@plt>:
  402990:	adrp	x16, 424000 <ferror@plt+0x21560>
  402994:	ldr	x17, [x16, #728]
  402998:	add	x16, x16, #0x2d8
  40299c:	br	x17

00000000004029a0 <sigaddset@plt>:
  4029a0:	adrp	x16, 424000 <ferror@plt+0x21560>
  4029a4:	ldr	x17, [x16, #736]
  4029a8:	add	x16, x16, #0x2e0
  4029ac:	br	x17

00000000004029b0 <vfprintf@plt>:
  4029b0:	adrp	x16, 424000 <ferror@plt+0x21560>
  4029b4:	ldr	x17, [x16, #744]
  4029b8:	add	x16, x16, #0x2e8
  4029bc:	br	x17

00000000004029c0 <printf@plt>:
  4029c0:	adrp	x16, 424000 <ferror@plt+0x21560>
  4029c4:	ldr	x17, [x16, #752]
  4029c8:	add	x16, x16, #0x2f0
  4029cc:	br	x17

00000000004029d0 <__errno_location@plt>:
  4029d0:	adrp	x16, 424000 <ferror@plt+0x21560>
  4029d4:	ldr	x17, [x16, #760]
  4029d8:	add	x16, x16, #0x2f8
  4029dc:	br	x17

00000000004029e0 <getenv@plt>:
  4029e0:	adrp	x16, 424000 <ferror@plt+0x21560>
  4029e4:	ldr	x17, [x16, #768]
  4029e8:	add	x16, x16, #0x300
  4029ec:	br	x17

00000000004029f0 <putchar@plt>:
  4029f0:	adrp	x16, 424000 <ferror@plt+0x21560>
  4029f4:	ldr	x17, [x16, #776]
  4029f8:	add	x16, x16, #0x308
  4029fc:	br	x17

0000000000402a00 <__xstat@plt>:
  402a00:	adrp	x16, 424000 <ferror@plt+0x21560>
  402a04:	ldr	x17, [x16, #784]
  402a08:	add	x16, x16, #0x310
  402a0c:	br	x17

0000000000402a10 <alarm@plt>:
  402a10:	adrp	x16, 424000 <ferror@plt+0x21560>
  402a14:	ldr	x17, [x16, #792]
  402a18:	add	x16, x16, #0x318
  402a1c:	br	x17

0000000000402a20 <lzma_lzma_preset@plt>:
  402a20:	adrp	x16, 424000 <ferror@plt+0x21560>
  402a24:	ldr	x17, [x16, #800]
  402a28:	add	x16, x16, #0x320
  402a2c:	br	x17

0000000000402a30 <lzma_raw_encoder_memusage@plt>:
  402a30:	adrp	x16, 424000 <ferror@plt+0x21560>
  402a34:	ldr	x17, [x16, #808]
  402a38:	add	x16, x16, #0x328
  402a3c:	br	x17

0000000000402a40 <unlink@plt>:
  402a40:	adrp	x16, 424000 <ferror@plt+0x21560>
  402a44:	ldr	x17, [x16, #816]
  402a48:	add	x16, x16, #0x330
  402a4c:	br	x17

0000000000402a50 <gettext@plt>:
  402a50:	adrp	x16, 424000 <ferror@plt+0x21560>
  402a54:	ldr	x17, [x16, #824]
  402a58:	add	x16, x16, #0x338
  402a5c:	br	x17

0000000000402a60 <lzma_index_block_count@plt>:
  402a60:	adrp	x16, 424000 <ferror@plt+0x21560>
  402a64:	ldr	x17, [x16, #832]
  402a68:	add	x16, x16, #0x340
  402a6c:	br	x17

0000000000402a70 <fchown@plt>:
  402a70:	adrp	x16, 424000 <ferror@plt+0x21560>
  402a74:	ldr	x17, [x16, #840]
  402a78:	add	x16, x16, #0x348
  402a7c:	br	x17

0000000000402a80 <fprintf@plt>:
  402a80:	adrp	x16, 424000 <ferror@plt+0x21560>
  402a84:	ldr	x17, [x16, #848]
  402a88:	add	x16, x16, #0x350
  402a8c:	br	x17

0000000000402a90 <setlocale@plt>:
  402a90:	adrp	x16, 424000 <ferror@plt+0x21560>
  402a94:	ldr	x17, [x16, #856]
  402a98:	add	x16, x16, #0x358
  402a9c:	br	x17

0000000000402aa0 <ferror@plt>:
  402aa0:	adrp	x16, 424000 <ferror@plt+0x21560>
  402aa4:	ldr	x17, [x16, #864]
  402aa8:	add	x16, x16, #0x360
  402aac:	br	x17

Disassembly of section .text:

0000000000402ab0 <.text>:
  402ab0:	mov	x29, #0x0                   	// #0
  402ab4:	mov	x30, #0x0                   	// #0
  402ab8:	mov	x5, x0
  402abc:	ldr	x1, [sp]
  402ac0:	add	x2, sp, #0x8
  402ac4:	mov	x6, sp
  402ac8:	movz	x0, #0x0, lsl #48
  402acc:	movk	x0, #0x0, lsl #32
  402ad0:	movk	x0, #0x40, lsl #16
  402ad4:	movk	x0, #0x73cc
  402ad8:	movz	x3, #0x0, lsl #48
  402adc:	movk	x3, #0x0, lsl #32
  402ae0:	movk	x3, #0x40, lsl #16
  402ae4:	movk	x3, #0xdf48
  402ae8:	movz	x4, #0x0, lsl #48
  402aec:	movk	x4, #0x0, lsl #32
  402af0:	movk	x4, #0x40, lsl #16
  402af4:	movk	x4, #0xdfc8
  402af8:	bl	402670 <__libc_start_main@plt>
  402afc:	bl	402770 <abort@plt>
  402b00:	adrp	x0, 423000 <ferror@plt+0x20560>
  402b04:	ldr	x0, [x0, #4064]
  402b08:	cbz	x0, 402b10 <ferror@plt+0x70>
  402b0c:	b	402740 <__gmon_start__@plt>
  402b10:	ret
  402b14:	nop
  402b18:	adrp	x0, 424000 <ferror@plt+0x21560>
  402b1c:	add	x0, x0, #0x478
  402b20:	adrp	x1, 424000 <ferror@plt+0x21560>
  402b24:	add	x1, x1, #0x478
  402b28:	cmp	x1, x0
  402b2c:	b.eq	402b44 <ferror@plt+0xa4>  // b.none
  402b30:	adrp	x1, 40e000 <ferror@plt+0xb560>
  402b34:	ldr	x1, [x1, #24]
  402b38:	cbz	x1, 402b44 <ferror@plt+0xa4>
  402b3c:	mov	x16, x1
  402b40:	br	x16
  402b44:	ret
  402b48:	adrp	x0, 424000 <ferror@plt+0x21560>
  402b4c:	add	x0, x0, #0x478
  402b50:	adrp	x1, 424000 <ferror@plt+0x21560>
  402b54:	add	x1, x1, #0x478
  402b58:	sub	x1, x1, x0
  402b5c:	lsr	x2, x1, #63
  402b60:	add	x1, x2, x1, asr #3
  402b64:	cmp	xzr, x1, asr #1
  402b68:	asr	x1, x1, #1
  402b6c:	b.eq	402b84 <ferror@plt+0xe4>  // b.none
  402b70:	adrp	x2, 40e000 <ferror@plt+0xb560>
  402b74:	ldr	x2, [x2, #32]
  402b78:	cbz	x2, 402b84 <ferror@plt+0xe4>
  402b7c:	mov	x16, x2
  402b80:	br	x16
  402b84:	ret
  402b88:	stp	x29, x30, [sp, #-32]!
  402b8c:	mov	x29, sp
  402b90:	str	x19, [sp, #16]
  402b94:	adrp	x19, 424000 <ferror@plt+0x21560>
  402b98:	ldrb	w0, [x19, #1192]
  402b9c:	cbnz	w0, 402bac <ferror@plt+0x10c>
  402ba0:	bl	402b18 <ferror@plt+0x78>
  402ba4:	mov	w0, #0x1                   	// #1
  402ba8:	strb	w0, [x19, #1192]
  402bac:	ldr	x19, [sp, #16]
  402bb0:	ldp	x29, x30, [sp], #32
  402bb4:	ret
  402bb8:	b	402b48 <ferror@plt+0xa8>
  402bbc:	stp	x29, x30, [sp, #-80]!
  402bc0:	mov	x29, sp
  402bc4:	str	x0, [sp, #40]
  402bc8:	str	x1, [sp, #32]
  402bcc:	str	x2, [sp, #24]
  402bd0:	strb	w3, [sp, #23]
  402bd4:	strb	w4, [sp, #22]
  402bd8:	strb	wzr, [sp, #79]
  402bdc:	ldr	x0, [sp, #24]
  402be0:	bl	402480 <strlen@plt>
  402be4:	str	x0, [sp, #56]
  402be8:	ldr	x0, [sp, #56]
  402bec:	cmp	x0, #0x0
  402bf0:	b.eq	402c48 <ferror@plt+0x1a8>  // b.none
  402bf4:	ldr	x0, [sp, #56]
  402bf8:	sub	x0, x0, #0x1
  402bfc:	ldr	x1, [sp, #24]
  402c00:	add	x0, x1, x0
  402c04:	ldrb	w0, [x0]
  402c08:	cmp	w0, #0x25
  402c0c:	b.ne	402c48 <ferror@plt+0x1a8>  // b.any
  402c10:	ldr	x0, [sp, #56]
  402c14:	sub	x0, x0, #0x1
  402c18:	ldr	x1, [sp, #24]
  402c1c:	add	x0, x1, x0
  402c20:	strb	wzr, [x0]
  402c24:	mov	w0, #0x1                   	// #1
  402c28:	strb	w0, [sp, #79]
  402c2c:	mov	x3, #0x64                  	// #100
  402c30:	mov	x2, #0x1                   	// #1
  402c34:	ldr	x1, [sp, #24]
  402c38:	ldr	x0, [sp, #32]
  402c3c:	bl	40ac58 <ferror@plt+0x81b8>
  402c40:	str	x0, [sp, #64]
  402c44:	b	402c60 <ferror@plt+0x1c0>
  402c48:	mov	x3, #0xffffffffffffffff    	// #-1
  402c4c:	mov	x2, #0x0                   	// #0
  402c50:	ldr	x1, [sp, #24]
  402c54:	ldr	x0, [sp, #40]
  402c58:	bl	40ac58 <ferror@plt+0x81b8>
  402c5c:	str	x0, [sp, #64]
  402c60:	ldrb	w3, [sp, #79]
  402c64:	ldrb	w2, [sp, #22]
  402c68:	ldrb	w1, [sp, #23]
  402c6c:	ldr	x0, [sp, #64]
  402c70:	bl	406e50 <ferror@plt+0x43b0>
  402c74:	nop
  402c78:	ldp	x29, x30, [sp], #80
  402c7c:	ret
  402c80:	stp	x29, x30, [sp, #-80]!
  402c84:	mov	x29, sp
  402c88:	str	x19, [sp, #16]
  402c8c:	str	x0, [sp, #40]
  402c90:	ldr	x0, [sp, #40]
  402c94:	ldrb	w0, [x0]
  402c98:	cmp	w0, #0x0
  402c9c:	b.eq	402cb0 <ferror@plt+0x210>  // b.none
  402ca0:	ldr	x0, [sp, #40]
  402ca4:	ldrb	w0, [x0]
  402ca8:	cmp	w0, #0x2c
  402cac:	b.ne	402cc4 <ferror@plt+0x224>  // b.any
  402cb0:	adrp	x0, 40e000 <ferror@plt+0xb560>
  402cb4:	add	x0, x0, #0x30
  402cb8:	bl	402a50 <gettext@plt>
  402cbc:	ldr	x1, [sp, #40]
  402cc0:	bl	408c24 <ferror@plt+0x6184>
  402cc4:	mov	x0, #0x1                   	// #1
  402cc8:	str	x0, [sp, #72]
  402ccc:	str	xzr, [sp, #64]
  402cd0:	b	402d04 <ferror@plt+0x264>
  402cd4:	ldr	x1, [sp, #40]
  402cd8:	ldr	x0, [sp, #64]
  402cdc:	add	x0, x1, x0
  402ce0:	ldrb	w0, [x0]
  402ce4:	cmp	w0, #0x2c
  402ce8:	b.ne	402cf8 <ferror@plt+0x258>  // b.any
  402cec:	ldr	x0, [sp, #72]
  402cf0:	add	x0, x0, #0x1
  402cf4:	str	x0, [sp, #72]
  402cf8:	ldr	x0, [sp, #64]
  402cfc:	add	x0, x0, #0x1
  402d00:	str	x0, [sp, #64]
  402d04:	ldr	x1, [sp, #40]
  402d08:	ldr	x0, [sp, #64]
  402d0c:	add	x0, x1, x0
  402d10:	ldrb	w0, [x0]
  402d14:	cmp	w0, #0x0
  402d18:	b.ne	402cd4 <ferror@plt+0x234>  // b.any
  402d1c:	ldr	x1, [sp, #72]
  402d20:	mov	x0, #0x1ffffffffffffffe    	// #2305843009213693950
  402d24:	cmp	x1, x0
  402d28:	b.ls	402d40 <ferror@plt+0x2a0>  // b.plast
  402d2c:	adrp	x0, 40e000 <ferror@plt+0xb560>
  402d30:	add	x0, x0, #0x58
  402d34:	bl	402a50 <gettext@plt>
  402d38:	ldr	x1, [sp, #40]
  402d3c:	bl	408c24 <ferror@plt+0x6184>
  402d40:	adrp	x0, 424000 <ferror@plt+0x21560>
  402d44:	add	x0, x0, #0x4c8
  402d48:	ldr	x0, [x0]
  402d4c:	bl	402860 <free@plt>
  402d50:	ldr	x0, [sp, #72]
  402d54:	add	x0, x0, #0x1
  402d58:	lsl	x0, x0, #3
  402d5c:	mov	x1, x0
  402d60:	mov	x0, #0x0                   	// #0
  402d64:	bl	40aba8 <ferror@plt+0x8108>
  402d68:	mov	x1, x0
  402d6c:	adrp	x0, 424000 <ferror@plt+0x21560>
  402d70:	add	x0, x0, #0x4c8
  402d74:	str	x1, [x0]
  402d78:	str	xzr, [sp, #56]
  402d7c:	b	402ea8 <ferror@plt+0x408>
  402d80:	mov	w1, #0x2c                  	// #44
  402d84:	ldr	x0, [sp, #40]
  402d88:	bl	402880 <strchr@plt>
  402d8c:	str	x0, [sp, #48]
  402d90:	ldr	x0, [sp, #48]
  402d94:	cmp	x0, #0x0
  402d98:	b.eq	402da4 <ferror@plt+0x304>  // b.none
  402d9c:	ldr	x0, [sp, #48]
  402da0:	strb	wzr, [x0]
  402da4:	ldr	x0, [sp, #40]
  402da8:	ldrb	w0, [x0]
  402dac:	cmp	w0, #0x0
  402db0:	b.ne	402df4 <ferror@plt+0x354>  // b.any
  402db4:	adrp	x0, 424000 <ferror@plt+0x21560>
  402db8:	add	x0, x0, #0x4c8
  402dbc:	ldr	x1, [x0]
  402dc0:	ldr	x0, [sp, #56]
  402dc4:	lsl	x0, x0, #3
  402dc8:	sub	x0, x0, #0x8
  402dcc:	add	x1, x1, x0
  402dd0:	adrp	x0, 424000 <ferror@plt+0x21560>
  402dd4:	add	x0, x0, #0x4c8
  402dd8:	ldr	x2, [x0]
  402ddc:	ldr	x0, [sp, #56]
  402de0:	lsl	x0, x0, #3
  402de4:	add	x0, x2, x0
  402de8:	ldr	x1, [x1]
  402dec:	str	x1, [x0]
  402df0:	b	402e90 <ferror@plt+0x3f0>
  402df4:	adrp	x0, 424000 <ferror@plt+0x21560>
  402df8:	add	x0, x0, #0x4c8
  402dfc:	ldr	x1, [x0]
  402e00:	ldr	x0, [sp, #56]
  402e04:	lsl	x0, x0, #3
  402e08:	add	x19, x1, x0
  402e0c:	mov	x3, #0xffffffffffffffff    	// #-1
  402e10:	mov	x2, #0x0                   	// #0
  402e14:	ldr	x1, [sp, #40]
  402e18:	adrp	x0, 40e000 <ferror@plt+0xb560>
  402e1c:	add	x0, x0, #0x80
  402e20:	bl	40ac58 <ferror@plt+0x81b8>
  402e24:	str	x0, [x19]
  402e28:	adrp	x0, 424000 <ferror@plt+0x21560>
  402e2c:	add	x0, x0, #0x4c8
  402e30:	ldr	x1, [x0]
  402e34:	ldr	x0, [sp, #56]
  402e38:	lsl	x0, x0, #3
  402e3c:	add	x0, x1, x0
  402e40:	ldr	x0, [x0]
  402e44:	cmp	x0, #0x0
  402e48:	b.ne	402e90 <ferror@plt+0x3f0>  // b.any
  402e4c:	ldr	x0, [sp, #56]
  402e50:	add	x0, x0, #0x1
  402e54:	ldr	x1, [sp, #72]
  402e58:	cmp	x1, x0
  402e5c:	b.eq	402e70 <ferror@plt+0x3d0>  // b.none
  402e60:	adrp	x0, 40e000 <ferror@plt+0xb560>
  402e64:	add	x0, x0, #0x90
  402e68:	bl	402a50 <gettext@plt>
  402e6c:	bl	408c24 <ferror@plt+0x6184>
  402e70:	adrp	x0, 424000 <ferror@plt+0x21560>
  402e74:	add	x0, x0, #0x4c8
  402e78:	ldr	x1, [x0]
  402e7c:	ldr	x0, [sp, #56]
  402e80:	lsl	x0, x0, #3
  402e84:	add	x0, x1, x0
  402e88:	mov	x1, #0xffffffffffffffff    	// #-1
  402e8c:	str	x1, [x0]
  402e90:	ldr	x0, [sp, #48]
  402e94:	add	x0, x0, #0x1
  402e98:	str	x0, [sp, #40]
  402e9c:	ldr	x0, [sp, #56]
  402ea0:	add	x0, x0, #0x1
  402ea4:	str	x0, [sp, #56]
  402ea8:	ldr	x1, [sp, #56]
  402eac:	ldr	x0, [sp, #72]
  402eb0:	cmp	x1, x0
  402eb4:	b.cc	402d80 <ferror@plt+0x2e0>  // b.lo, b.ul, b.last
  402eb8:	adrp	x0, 424000 <ferror@plt+0x21560>
  402ebc:	add	x0, x0, #0x4c8
  402ec0:	ldr	x1, [x0]
  402ec4:	ldr	x0, [sp, #72]
  402ec8:	lsl	x0, x0, #3
  402ecc:	add	x0, x1, x0
  402ed0:	str	xzr, [x0]
  402ed4:	nop
  402ed8:	ldr	x19, [sp, #16]
  402edc:	ldp	x29, x30, [sp], #80
  402ee0:	ret
  402ee4:	stp	x29, x30, [sp, #-96]!
  402ee8:	mov	x29, sp
  402eec:	str	x19, [sp, #16]
  402ef0:	str	x0, [sp, #56]
  402ef4:	str	w1, [sp, #52]
  402ef8:	str	x2, [sp, #40]
  402efc:	b	403618 <ferror@plt+0xb78>
  402f00:	ldr	w1, [sp, #76]
  402f04:	mov	w0, #0x15                  	// #21
  402f08:	movk	w0, #0x8000, lsl #16
  402f0c:	cmp	w1, w0
  402f10:	b.gt	402f6c <ferror@plt+0x4cc>
  402f14:	b	402f40 <ferror@plt+0x4a0>
  402f18:	ldr	w0, [sp, #76]
  402f1c:	sub	w0, w0, #0x30
  402f20:	cmp	w0, #0x4a
  402f24:	b.hi	403604 <ferror@plt+0xb64>  // b.pmore
  402f28:	adrp	x1, 40e000 <ferror@plt+0xb560>
  402f2c:	add	x1, x1, #0x218
  402f30:	ldr	w0, [x1, w0, uxtw #2]
  402f34:	adr	x1, 402f40 <ferror@plt+0x4a0>
  402f38:	add	x0, x1, w0, sxtw #2
  402f3c:	br	x0
  402f40:	ldr	w1, [sp, #76]
  402f44:	mov	w0, #0x80000000            	// #-2147483648
  402f48:	add	w0, w1, w0
  402f4c:	cmp	w0, #0x15
  402f50:	b.hi	403604 <ferror@plt+0xb64>  // b.pmore
  402f54:	adrp	x1, 40e000 <ferror@plt+0xb560>
  402f58:	add	x1, x1, #0x344
  402f5c:	ldr	w0, [x1, w0, uxtw #2]
  402f60:	adr	x1, 402f6c <ferror@plt+0x4cc>
  402f64:	add	x0, x1, w0, sxtw #2
  402f68:	br	x0
  402f6c:	ldr	w0, [sp, #76]
  402f70:	cmp	w0, #0x7a
  402f74:	b.gt	403604 <ferror@plt+0xb64>
  402f78:	ldr	w0, [sp, #76]
  402f7c:	cmp	w0, #0x30
  402f80:	b.ge	402f18 <ferror@plt+0x478>  // b.tcont
  402f84:	b	403604 <ferror@plt+0xb64>
  402f88:	ldr	w0, [sp, #76]
  402f8c:	sub	w0, w0, #0x30
  402f90:	bl	403c64 <ferror@plt+0x11c4>
  402f94:	b	403618 <ferror@plt+0xb78>
  402f98:	adrp	x0, 424000 <ferror@plt+0x21560>
  402f9c:	add	x0, x0, #0x488
  402fa0:	ldr	x0, [x0]
  402fa4:	mov	w4, #0x0                   	// #0
  402fa8:	mov	w3, #0x1                   	// #1
  402fac:	mov	x2, x0
  402fb0:	adrp	x0, 40e000 <ferror@plt+0xb560>
  402fb4:	add	x1, x0, #0xc8
  402fb8:	adrp	x0, 40e000 <ferror@plt+0xb560>
  402fbc:	add	x0, x0, #0xe0
  402fc0:	bl	402bbc <ferror@plt+0x11c>
  402fc4:	b	403618 <ferror@plt+0xb78>
  402fc8:	adrp	x0, 424000 <ferror@plt+0x21560>
  402fcc:	add	x0, x0, #0x488
  402fd0:	ldr	x0, [x0]
  402fd4:	mov	w4, #0x1                   	// #1
  402fd8:	mov	w3, #0x0                   	// #0
  402fdc:	mov	x2, x0
  402fe0:	adrp	x0, 40e000 <ferror@plt+0xb560>
  402fe4:	add	x1, x0, #0xf8
  402fe8:	adrp	x0, 40e000 <ferror@plt+0xb560>
  402fec:	add	x0, x0, #0x110
  402ff0:	bl	402bbc <ferror@plt+0x11c>
  402ff4:	b	403618 <ferror@plt+0xb78>
  402ff8:	adrp	x0, 424000 <ferror@plt+0x21560>
  402ffc:	add	x0, x0, #0x488
  403000:	ldr	x0, [x0]
  403004:	mov	w4, #0x1                   	// #1
  403008:	mov	w3, #0x1                   	// #1
  40300c:	mov	x2, x0
  403010:	adrp	x0, 40e000 <ferror@plt+0xb560>
  403014:	add	x1, x0, #0x128
  403018:	adrp	x0, 40e000 <ferror@plt+0xb560>
  40301c:	add	x0, x0, #0x138
  403020:	bl	402bbc <ferror@plt+0x11c>
  403024:	b	403618 <ferror@plt+0xb78>
  403028:	adrp	x0, 424000 <ferror@plt+0x21560>
  40302c:	add	x0, x0, #0x488
  403030:	ldr	x0, [x0]
  403034:	bl	40ab30 <ferror@plt+0x8090>
  403038:	b	403618 <ferror@plt+0xb78>
  40303c:	adrp	x0, 424000 <ferror@plt+0x21560>
  403040:	add	x0, x0, #0x488
  403044:	ldr	x0, [x0]
  403048:	mov	x3, #0x4000                	// #16384
  40304c:	mov	x2, #0x0                   	// #0
  403050:	mov	x1, x0
  403054:	adrp	x0, 40e000 <ferror@plt+0xb560>
  403058:	add	x0, x0, #0x148
  40305c:	bl	40ac58 <ferror@plt+0x81b8>
  403060:	bl	406dcc <ferror@plt+0x432c>
  403064:	b	403618 <ferror@plt+0xb78>
  403068:	bl	409554 <ferror@plt+0x6ab4>
  40306c:	adrp	x0, 424000 <ferror@plt+0x21560>
  403070:	add	x0, x0, #0x4a9
  403074:	mov	w1, #0x1                   	// #1
  403078:	strb	w1, [x0]
  40307c:	b	403618 <ferror@plt+0xb78>
  403080:	adrp	x0, 424000 <ferror@plt+0x21560>
  403084:	add	x0, x0, #0x4b0
  403088:	mov	w1, #0x1                   	// #1
  40308c:	str	w1, [x0]
  403090:	b	403618 <ferror@plt+0xb78>
  403094:	bl	403cbc <ferror@plt+0x121c>
  403098:	b	403618 <ferror@plt+0xb78>
  40309c:	adrp	x0, 424000 <ferror@plt+0x21560>
  4030a0:	add	x0, x0, #0x4aa
  4030a4:	mov	w1, #0x1                   	// #1
  4030a8:	strb	w1, [x0]
  4030ac:	b	403618 <ferror@plt+0xb78>
  4030b0:	bl	406fdc <ferror@plt+0x453c>
  4030b4:	mov	w0, #0x0                   	// #0
  4030b8:	bl	4095d8 <ferror@plt+0x6b38>
  4030bc:	mov	w0, #0x1                   	// #1
  4030c0:	bl	4095d8 <ferror@plt+0x6b38>
  4030c4:	adrp	x0, 424000 <ferror@plt+0x21560>
  4030c8:	add	x0, x0, #0x4b0
  4030cc:	mov	w1, #0x3                   	// #3
  4030d0:	str	w1, [x0]
  4030d4:	b	403618 <ferror@plt+0xb78>
  4030d8:	adrp	x0, 424000 <ferror@plt+0x21560>
  4030dc:	add	x0, x0, #0x4ab
  4030e0:	mov	w1, #0x1                   	// #1
  4030e4:	strb	w1, [x0]
  4030e8:	b	403618 <ferror@plt+0xb78>
  4030ec:	bl	407818 <ferror@plt+0x4d78>
  4030f0:	b	403618 <ferror@plt+0xb78>
  4030f4:	bl	407164 <ferror@plt+0x46c4>
  4030f8:	b	403618 <ferror@plt+0xb78>
  4030fc:	adrp	x0, 424000 <ferror@plt+0x21560>
  403100:	add	x0, x0, #0x4b0
  403104:	mov	w1, #0x2                   	// #2
  403108:	str	w1, [x0]
  40310c:	b	403618 <ferror@plt+0xb78>
  403110:	bl	4077dc <ferror@plt+0x4d3c>
  403114:	b	403618 <ferror@plt+0xb78>
  403118:	adrp	x0, 424000 <ferror@plt+0x21560>
  40311c:	add	x0, x0, #0x4ac
  403120:	mov	w1, #0x1                   	// #1
  403124:	strb	w1, [x0]
  403128:	adrp	x0, 40e000 <ferror@plt+0xb560>
  40312c:	add	x1, x0, #0x150
  403130:	mov	w0, #0x1                   	// #1
  403134:	bl	402a90 <setlocale@plt>
  403138:	b	403618 <ferror@plt+0xb78>
  40313c:	adrp	x0, 424000 <ferror@plt+0x21560>
  403140:	add	x0, x0, #0x4b0
  403144:	str	wzr, [x0]
  403148:	b	403618 <ferror@plt+0xb78>
  40314c:	adrp	x0, 424000 <ferror@plt+0x21560>
  403150:	add	x0, x0, #0x488
  403154:	ldr	x0, [x0]
  403158:	bl	409f0c <ferror@plt+0x746c>
  40315c:	mov	x1, x0
  403160:	mov	x0, #0x4                   	// #4
  403164:	bl	403cf0 <ferror@plt+0x1250>
  403168:	b	403618 <ferror@plt+0xb78>
  40316c:	adrp	x0, 424000 <ferror@plt+0x21560>
  403170:	add	x0, x0, #0x488
  403174:	ldr	x0, [x0]
  403178:	bl	409f0c <ferror@plt+0x746c>
  40317c:	mov	x1, x0
  403180:	mov	x0, #0x5                   	// #5
  403184:	bl	403cf0 <ferror@plt+0x1250>
  403188:	b	403618 <ferror@plt+0xb78>
  40318c:	adrp	x0, 424000 <ferror@plt+0x21560>
  403190:	add	x0, x0, #0x488
  403194:	ldr	x0, [x0]
  403198:	bl	409f0c <ferror@plt+0x746c>
  40319c:	mov	x1, x0
  4031a0:	mov	x0, #0x6                   	// #6
  4031a4:	bl	403cf0 <ferror@plt+0x1250>
  4031a8:	b	403618 <ferror@plt+0xb78>
  4031ac:	adrp	x0, 424000 <ferror@plt+0x21560>
  4031b0:	add	x0, x0, #0x488
  4031b4:	ldr	x0, [x0]
  4031b8:	bl	409f0c <ferror@plt+0x746c>
  4031bc:	mov	x1, x0
  4031c0:	mov	x0, #0x7                   	// #7
  4031c4:	bl	403cf0 <ferror@plt+0x1250>
  4031c8:	b	403618 <ferror@plt+0xb78>
  4031cc:	adrp	x0, 424000 <ferror@plt+0x21560>
  4031d0:	add	x0, x0, #0x488
  4031d4:	ldr	x0, [x0]
  4031d8:	bl	409f0c <ferror@plt+0x746c>
  4031dc:	mov	x1, x0
  4031e0:	mov	x0, #0x8                   	// #8
  4031e4:	bl	403cf0 <ferror@plt+0x1250>
  4031e8:	b	403618 <ferror@plt+0xb78>
  4031ec:	adrp	x0, 424000 <ferror@plt+0x21560>
  4031f0:	add	x0, x0, #0x488
  4031f4:	ldr	x0, [x0]
  4031f8:	bl	409f0c <ferror@plt+0x746c>
  4031fc:	mov	x1, x0
  403200:	mov	x0, #0x9                   	// #9
  403204:	bl	403cf0 <ferror@plt+0x1250>
  403208:	b	403618 <ferror@plt+0xb78>
  40320c:	adrp	x0, 424000 <ferror@plt+0x21560>
  403210:	add	x0, x0, #0x488
  403214:	ldr	x0, [x0]
  403218:	bl	409e64 <ferror@plt+0x73c4>
  40321c:	mov	x1, x0
  403220:	mov	x0, #0x3                   	// #3
  403224:	bl	403cf0 <ferror@plt+0x1250>
  403228:	b	403618 <ferror@plt+0xb78>
  40322c:	adrp	x0, 424000 <ferror@plt+0x21560>
  403230:	add	x0, x0, #0x488
  403234:	ldr	x0, [x0]
  403238:	bl	40a1c0 <ferror@plt+0x7720>
  40323c:	mov	x1, x0
  403240:	mov	x0, #0x1                   	// #1
  403244:	movk	x0, #0x4000, lsl #48
  403248:	bl	403cf0 <ferror@plt+0x1250>
  40324c:	b	403618 <ferror@plt+0xb78>
  403250:	adrp	x0, 424000 <ferror@plt+0x21560>
  403254:	add	x0, x0, #0x488
  403258:	ldr	x0, [x0]
  40325c:	bl	40a1c0 <ferror@plt+0x7720>
  403260:	mov	x1, x0
  403264:	mov	x0, #0x21                  	// #33
  403268:	bl	403cf0 <ferror@plt+0x1250>
  40326c:	b	403618 <ferror@plt+0xb78>
  403270:	str	xzr, [sp, #88]
  403274:	b	4032b8 <ferror@plt+0x818>
  403278:	ldr	x0, [sp, #88]
  40327c:	add	x0, x0, #0x1
  403280:	str	x0, [sp, #88]
  403284:	ldr	x0, [sp, #88]
  403288:	cmp	x0, #0x5
  40328c:	b.ne	4032b8 <ferror@plt+0x818>  // b.any
  403290:	adrp	x0, 40e000 <ferror@plt+0xb560>
  403294:	add	x0, x0, #0x158
  403298:	bl	402a50 <gettext@plt>
  40329c:	mov	x2, x0
  4032a0:	adrp	x0, 424000 <ferror@plt+0x21560>
  4032a4:	add	x0, x0, #0x488
  4032a8:	ldr	x0, [x0]
  4032ac:	mov	x1, x0
  4032b0:	mov	x0, x2
  4032b4:	bl	408c24 <ferror@plt+0x6184>
  4032b8:	ldr	x1, [sp, #88]
  4032bc:	mov	x0, x1
  4032c0:	lsl	x0, x0, #1
  4032c4:	add	x0, x0, x1
  4032c8:	lsl	x0, x0, #2
  4032cc:	adrp	x1, 40e000 <ferror@plt+0xb560>
  4032d0:	add	x1, x1, #0x418
  4032d4:	add	x2, x0, x1
  4032d8:	adrp	x0, 424000 <ferror@plt+0x21560>
  4032dc:	add	x0, x0, #0x488
  4032e0:	ldr	x0, [x0]
  4032e4:	mov	x1, x0
  4032e8:	mov	x0, x2
  4032ec:	bl	402840 <strcmp@plt>
  4032f0:	cmp	w0, #0x0
  4032f4:	b.ne	403278 <ferror@plt+0x7d8>  // b.any
  4032f8:	adrp	x0, 40e000 <ferror@plt+0xb560>
  4032fc:	add	x2, x0, #0x418
  403300:	ldr	x1, [sp, #88]
  403304:	mov	x0, x1
  403308:	lsl	x0, x0, #1
  40330c:	add	x0, x0, x1
  403310:	lsl	x0, x0, #2
  403314:	add	x0, x2, x0
  403318:	ldr	w1, [x0, #8]
  40331c:	adrp	x0, 424000 <ferror@plt+0x21560>
  403320:	add	x0, x0, #0x4b4
  403324:	str	w1, [x0]
  403328:	b	403618 <ferror@plt+0xb78>
  40332c:	str	xzr, [sp, #80]
  403330:	b	403374 <ferror@plt+0x8d4>
  403334:	ldr	x0, [sp, #80]
  403338:	add	x0, x0, #0x1
  40333c:	str	x0, [sp, #80]
  403340:	ldr	x0, [sp, #80]
  403344:	cmp	x0, #0x4
  403348:	b.ne	403374 <ferror@plt+0x8d4>  // b.any
  40334c:	adrp	x0, 40e000 <ferror@plt+0xb560>
  403350:	add	x0, x0, #0x178
  403354:	bl	402a50 <gettext@plt>
  403358:	mov	x2, x0
  40335c:	adrp	x0, 424000 <ferror@plt+0x21560>
  403360:	add	x0, x0, #0x488
  403364:	ldr	x0, [x0]
  403368:	mov	x1, x0
  40336c:	mov	x0, x2
  403370:	bl	408c24 <ferror@plt+0x6184>
  403374:	ldr	x1, [sp, #80]
  403378:	mov	x0, x1
  40337c:	lsl	x0, x0, #1
  403380:	add	x0, x0, x1
  403384:	lsl	x0, x0, #2
  403388:	adrp	x1, 40e000 <ferror@plt+0xb560>
  40338c:	add	x1, x1, #0x458
  403390:	add	x2, x0, x1
  403394:	adrp	x0, 424000 <ferror@plt+0x21560>
  403398:	add	x0, x0, #0x488
  40339c:	ldr	x0, [x0]
  4033a0:	mov	x1, x0
  4033a4:	mov	x0, x2
  4033a8:	bl	402840 <strcmp@plt>
  4033ac:	cmp	w0, #0x0
  4033b0:	b.ne	403334 <ferror@plt+0x894>  // b.any
  4033b4:	adrp	x0, 40e000 <ferror@plt+0xb560>
  4033b8:	add	x2, x0, #0x458
  4033bc:	ldr	x1, [sp, #80]
  4033c0:	mov	x0, x1
  4033c4:	lsl	x0, x0, #1
  4033c8:	add	x0, x0, x1
  4033cc:	lsl	x0, x0, #2
  4033d0:	add	x0, x2, x0
  4033d4:	ldr	w0, [x0, #8]
  4033d8:	bl	402970 <lzma_check_is_supported@plt>
  4033dc:	and	w0, w0, #0xff
  4033e0:	cmp	w0, #0x0
  4033e4:	b.ne	403410 <ferror@plt+0x970>  // b.any
  4033e8:	adrp	x0, 40e000 <ferror@plt+0xb560>
  4033ec:	add	x0, x0, #0x178
  4033f0:	bl	402a50 <gettext@plt>
  4033f4:	mov	x2, x0
  4033f8:	adrp	x0, 424000 <ferror@plt+0x21560>
  4033fc:	add	x0, x0, #0x488
  403400:	ldr	x0, [x0]
  403404:	mov	x1, x0
  403408:	mov	x0, x2
  40340c:	bl	408c24 <ferror@plt+0x6184>
  403410:	adrp	x0, 40e000 <ferror@plt+0xb560>
  403414:	add	x2, x0, #0x458
  403418:	ldr	x1, [sp, #80]
  40341c:	mov	x0, x1
  403420:	lsl	x0, x0, #1
  403424:	add	x0, x0, x1
  403428:	lsl	x0, x0, #2
  40342c:	add	x0, x2, x0
  403430:	ldr	w0, [x0, #8]
  403434:	bl	403ba0 <ferror@plt+0x1100>
  403438:	b	403618 <ferror@plt+0xb78>
  40343c:	adrp	x0, 424000 <ferror@plt+0x21560>
  403440:	add	x0, x0, #0x4ad
  403444:	mov	w1, #0x1                   	// #1
  403448:	strb	w1, [x0]
  40344c:	b	403618 <ferror@plt+0xb78>
  403450:	adrp	x0, 424000 <ferror@plt+0x21560>
  403454:	add	x0, x0, #0x488
  403458:	ldr	x0, [x0]
  40345c:	mov	x3, #0x7fffffffffffffff    	// #9223372036854775807
  403460:	mov	x2, #0x0                   	// #0
  403464:	mov	x1, x0
  403468:	adrp	x0, 40e000 <ferror@plt+0xb560>
  40346c:	add	x0, x0, #0x1a0
  403470:	bl	40ac58 <ferror@plt+0x81b8>
  403474:	mov	x1, x0
  403478:	adrp	x0, 424000 <ferror@plt+0x21560>
  40347c:	add	x0, x0, #0x4c0
  403480:	str	x1, [x0]
  403484:	b	403618 <ferror@plt+0xb78>
  403488:	adrp	x0, 424000 <ferror@plt+0x21560>
  40348c:	add	x0, x0, #0x488
  403490:	ldr	x0, [x0]
  403494:	bl	402c80 <ferror@plt+0x1e0>
  403498:	b	403618 <ferror@plt+0xb78>
  40349c:	adrp	x0, 424000 <ferror@plt+0x21560>
  4034a0:	add	x0, x0, #0x4b8
  4034a4:	mov	w1, #0x1                   	// #1
  4034a8:	strb	w1, [x0]
  4034ac:	b	403618 <ferror@plt+0xb78>
  4034b0:	bl	4056b8 <ferror@plt+0x2c18>
  4034b4:	b	403618 <ferror@plt+0xb78>
  4034b8:	ldr	x0, [sp, #56]
  4034bc:	mov	w1, #0xa                   	// #10
  4034c0:	strb	w1, [x0, #32]
  4034c4:	ldr	x0, [sp, #56]
  4034c8:	ldr	x0, [x0, #16]
  4034cc:	cmp	x0, #0x0
  4034d0:	b.eq	4034e4 <ferror@plt+0xa44>  // b.none
  4034d4:	adrp	x0, 40e000 <ferror@plt+0xb560>
  4034d8:	add	x0, x0, #0x1b0
  4034dc:	bl	402a50 <gettext@plt>
  4034e0:	bl	408c24 <ferror@plt+0x6184>
  4034e4:	adrp	x0, 424000 <ferror@plt+0x21560>
  4034e8:	add	x0, x0, #0x488
  4034ec:	ldr	x0, [x0]
  4034f0:	cmp	x0, #0x0
  4034f4:	b.ne	403520 <ferror@plt+0xa80>  // b.any
  4034f8:	ldr	x0, [sp, #56]
  4034fc:	adrp	x1, 40e000 <ferror@plt+0xb560>
  403500:	add	x1, x1, #0x28
  403504:	str	x1, [x0, #16]
  403508:	adrp	x0, 424000 <ferror@plt+0x21560>
  40350c:	add	x0, x0, #0x4a0
  403510:	ldr	x1, [x0]
  403514:	ldr	x0, [sp, #56]
  403518:	str	x1, [x0, #24]
  40351c:	b	403618 <ferror@plt+0xb78>
  403520:	adrp	x0, 424000 <ferror@plt+0x21560>
  403524:	add	x0, x0, #0x488
  403528:	ldr	x1, [x0]
  40352c:	ldr	x0, [sp, #56]
  403530:	str	x1, [x0, #16]
  403534:	adrp	x0, 424000 <ferror@plt+0x21560>
  403538:	add	x0, x0, #0x488
  40353c:	ldr	x2, [x0]
  403540:	ldr	w1, [sp, #76]
  403544:	mov	w0, #0xb                   	// #11
  403548:	movk	w0, #0x8000, lsl #16
  40354c:	cmp	w1, w0
  403550:	b.ne	403560 <ferror@plt+0xac0>  // b.any
  403554:	adrp	x0, 40e000 <ferror@plt+0xb560>
  403558:	add	x0, x0, #0x1f0
  40355c:	b	403568 <ferror@plt+0xac8>
  403560:	adrp	x0, 40e000 <ferror@plt+0xb560>
  403564:	add	x0, x0, #0x1f8
  403568:	mov	x1, x0
  40356c:	mov	x0, x2
  403570:	bl	4025e0 <fopen@plt>
  403574:	mov	x1, x0
  403578:	ldr	x0, [sp, #56]
  40357c:	str	x1, [x0, #24]
  403580:	ldr	x0, [sp, #56]
  403584:	ldr	x0, [x0, #24]
  403588:	cmp	x0, #0x0
  40358c:	b.ne	403618 <ferror@plt+0xb78>  // b.any
  403590:	adrp	x0, 424000 <ferror@plt+0x21560>
  403594:	add	x0, x0, #0x488
  403598:	ldr	x19, [x0]
  40359c:	bl	4029d0 <__errno_location@plt>
  4035a0:	ldr	w0, [x0]
  4035a4:	bl	4026f0 <strerror@plt>
  4035a8:	mov	x2, x0
  4035ac:	mov	x1, x19
  4035b0:	adrp	x0, 40e000 <ferror@plt+0xb560>
  4035b4:	add	x0, x0, #0x200
  4035b8:	bl	408c24 <ferror@plt+0x6184>
  4035bc:	adrp	x0, 424000 <ferror@plt+0x21560>
  4035c0:	add	x0, x0, #0x388
  4035c4:	strb	wzr, [x0]
  4035c8:	b	403618 <ferror@plt+0xb78>
  4035cc:	adrp	x0, 424000 <ferror@plt+0x21560>
  4035d0:	add	x0, x0, #0x488
  4035d4:	ldr	x0, [x0]
  4035d8:	mov	x3, #0xffffffffffffffff    	// #-1
  4035dc:	mov	x2, #0x0                   	// #0
  4035e0:	mov	x1, x0
  4035e4:	adrp	x0, 40e000 <ferror@plt+0xb560>
  4035e8:	add	x0, x0, #0x208
  4035ec:	bl	40ac58 <ferror@plt+0x81b8>
  4035f0:	mov	x1, x0
  4035f4:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  4035f8:	add	x0, x0, #0x890
  4035fc:	str	x1, [x0]
  403600:	b	403618 <ferror@plt+0xb78>
  403604:	bl	409518 <ferror@plt+0x6a78>
  403608:	mov	w2, #0x0                   	// #0
  40360c:	mov	w1, #0x1                   	// #1
  403610:	mov	w0, #0x1                   	// #1
  403614:	bl	40b5d8 <ferror@plt+0x8b38>
  403618:	mov	x4, #0x0                   	// #0
  40361c:	adrp	x0, 40e000 <ferror@plt+0xb560>
  403620:	add	x3, x0, #0x640
  403624:	adrp	x0, 40e000 <ferror@plt+0xb560>
  403628:	add	x2, x0, #0x488
  40362c:	ldr	x1, [sp, #40]
  403630:	ldr	w0, [sp, #52]
  403634:	bl	402820 <getopt_long@plt>
  403638:	str	w0, [sp, #76]
  40363c:	ldr	w0, [sp, #76]
  403640:	cmn	w0, #0x1
  403644:	b.ne	402f00 <ferror@plt+0x460>  // b.any
  403648:	nop
  40364c:	ldr	x19, [sp, #16]
  403650:	ldp	x29, x30, [sp], #96
  403654:	ret
  403658:	stp	x29, x30, [sp, #-96]!
  40365c:	mov	x29, sp
  403660:	str	x0, [sp, #40]
  403664:	str	x1, [sp, #32]
  403668:	str	x2, [sp, #24]
  40366c:	ldr	x0, [sp, #24]
  403670:	bl	4029e0 <getenv@plt>
  403674:	str	x0, [sp, #64]
  403678:	ldr	x0, [sp, #64]
  40367c:	cmp	x0, #0x0
  403680:	b.eq	403880 <ferror@plt+0xde0>  // b.none
  403684:	ldr	x0, [sp, #64]
  403688:	bl	40ac14 <ferror@plt+0x8174>
  40368c:	str	x0, [sp, #64]
  403690:	mov	w0, #0x1                   	// #1
  403694:	str	w0, [sp, #92]
  403698:	mov	w0, #0x1                   	// #1
  40369c:	strb	w0, [sp, #91]
  4036a0:	str	xzr, [sp, #80]
  4036a4:	b	403734 <ferror@plt+0xc94>
  4036a8:	bl	402850 <__ctype_b_loc@plt>
  4036ac:	ldr	x1, [x0]
  4036b0:	ldr	x2, [sp, #64]
  4036b4:	ldr	x0, [sp, #80]
  4036b8:	add	x0, x2, x0
  4036bc:	ldrb	w0, [x0]
  4036c0:	and	x0, x0, #0xff
  4036c4:	lsl	x0, x0, #1
  4036c8:	add	x0, x1, x0
  4036cc:	ldrh	w0, [x0]
  4036d0:	and	w0, w0, #0x2000
  4036d4:	cmp	w0, #0x0
  4036d8:	b.eq	4036e8 <ferror@plt+0xc48>  // b.none
  4036dc:	mov	w0, #0x1                   	// #1
  4036e0:	strb	w0, [sp, #91]
  4036e4:	b	403728 <ferror@plt+0xc88>
  4036e8:	ldrb	w0, [sp, #91]
  4036ec:	cmp	w0, #0x0
  4036f0:	b.eq	403728 <ferror@plt+0xc88>  // b.none
  4036f4:	strb	wzr, [sp, #91]
  4036f8:	ldr	w0, [sp, #92]
  4036fc:	add	w0, w0, #0x1
  403700:	str	w0, [sp, #92]
  403704:	ldr	w1, [sp, #92]
  403708:	mov	w0, #0x7fffffff            	// #2147483647
  40370c:	cmp	w1, w0
  403710:	b.ne	403728 <ferror@plt+0xc88>  // b.any
  403714:	adrp	x0, 40e000 <ferror@plt+0xb560>
  403718:	add	x0, x0, #0x3a0
  40371c:	bl	402a50 <gettext@plt>
  403720:	ldr	x1, [sp, #24]
  403724:	bl	408c24 <ferror@plt+0x6184>
  403728:	ldr	x0, [sp, #80]
  40372c:	add	x0, x0, #0x1
  403730:	str	x0, [sp, #80]
  403734:	ldr	x1, [sp, #64]
  403738:	ldr	x0, [sp, #80]
  40373c:	add	x0, x1, x0
  403740:	ldrb	w0, [x0]
  403744:	cmp	w0, #0x0
  403748:	b.ne	4036a8 <ferror@plt+0xc08>  // b.any
  40374c:	ldrsw	x0, [sp, #92]
  403750:	add	x0, x0, #0x1
  403754:	lsl	x0, x0, #3
  403758:	mov	x1, x0
  40375c:	mov	x0, #0x0                   	// #0
  403760:	bl	40aba8 <ferror@plt+0x8108>
  403764:	str	x0, [sp, #56]
  403768:	ldr	x0, [sp, #56]
  40376c:	ldr	x1, [sp, #32]
  403770:	str	x1, [x0]
  403774:	ldrsw	x0, [sp, #92]
  403778:	lsl	x0, x0, #3
  40377c:	ldr	x1, [sp, #56]
  403780:	add	x0, x1, x0
  403784:	str	xzr, [x0]
  403788:	mov	w0, #0x1                   	// #1
  40378c:	str	w0, [sp, #92]
  403790:	mov	w0, #0x1                   	// #1
  403794:	strb	w0, [sp, #91]
  403798:	str	xzr, [sp, #72]
  40379c:	b	403838 <ferror@plt+0xd98>
  4037a0:	bl	402850 <__ctype_b_loc@plt>
  4037a4:	ldr	x1, [x0]
  4037a8:	ldr	x2, [sp, #64]
  4037ac:	ldr	x0, [sp, #72]
  4037b0:	add	x0, x2, x0
  4037b4:	ldrb	w0, [x0]
  4037b8:	and	x0, x0, #0xff
  4037bc:	lsl	x0, x0, #1
  4037c0:	add	x0, x1, x0
  4037c4:	ldrh	w0, [x0]
  4037c8:	and	w0, w0, #0x2000
  4037cc:	cmp	w0, #0x0
  4037d0:	b.eq	4037f0 <ferror@plt+0xd50>  // b.none
  4037d4:	mov	w0, #0x1                   	// #1
  4037d8:	strb	w0, [sp, #91]
  4037dc:	ldr	x1, [sp, #64]
  4037e0:	ldr	x0, [sp, #72]
  4037e4:	add	x0, x1, x0
  4037e8:	strb	wzr, [x0]
  4037ec:	b	40382c <ferror@plt+0xd8c>
  4037f0:	ldrb	w0, [sp, #91]
  4037f4:	cmp	w0, #0x0
  4037f8:	b.eq	40382c <ferror@plt+0xd8c>  // b.none
  4037fc:	strb	wzr, [sp, #91]
  403800:	ldr	w0, [sp, #92]
  403804:	add	w1, w0, #0x1
  403808:	str	w1, [sp, #92]
  40380c:	sxtw	x0, w0
  403810:	lsl	x0, x0, #3
  403814:	ldr	x1, [sp, #56]
  403818:	add	x0, x1, x0
  40381c:	ldr	x2, [sp, #64]
  403820:	ldr	x1, [sp, #72]
  403824:	add	x1, x2, x1
  403828:	str	x1, [x0]
  40382c:	ldr	x0, [sp, #72]
  403830:	add	x0, x0, #0x1
  403834:	str	x0, [sp, #72]
  403838:	ldr	x1, [sp, #64]
  40383c:	ldr	x0, [sp, #72]
  403840:	add	x0, x1, x0
  403844:	ldrb	w0, [x0]
  403848:	cmp	w0, #0x0
  40384c:	b.ne	4037a0 <ferror@plt+0xd00>  // b.any
  403850:	ldr	x2, [sp, #56]
  403854:	ldr	w1, [sp, #92]
  403858:	ldr	x0, [sp, #40]
  40385c:	bl	402ee4 <ferror@plt+0x444>
  403860:	adrp	x0, 424000 <ferror@plt+0x21560>
  403864:	add	x0, x0, #0x490
  403868:	str	wzr, [x0]
  40386c:	ldr	x0, [sp, #56]
  403870:	bl	402860 <free@plt>
  403874:	ldr	x0, [sp, #64]
  403878:	bl	402860 <free@plt>
  40387c:	b	403884 <ferror@plt+0xde4>
  403880:	nop
  403884:	ldp	x29, x30, [sp], #96
  403888:	ret
  40388c:	stp	x29, x30, [sp, #-64]!
  403890:	mov	x29, sp
  403894:	str	x0, [sp, #40]
  403898:	str	w1, [sp, #36]
  40389c:	str	x2, [sp, #24]
  4038a0:	ldr	x0, [sp, #40]
  4038a4:	str	xzr, [x0, #16]
  4038a8:	ldr	x0, [sp, #40]
  4038ac:	str	xzr, [x0, #24]
  4038b0:	ldr	x0, [sp, #40]
  4038b4:	strb	wzr, [x0, #32]
  4038b8:	ldr	x0, [sp, #24]
  4038bc:	ldr	x0, [x0]
  4038c0:	mov	w1, #0x2f                  	// #47
  4038c4:	bl	402720 <strrchr@plt>
  4038c8:	str	x0, [sp, #56]
  4038cc:	ldr	x0, [sp, #56]
  4038d0:	cmp	x0, #0x0
  4038d4:	b.ne	4038e8 <ferror@plt+0xe48>  // b.any
  4038d8:	ldr	x0, [sp, #24]
  4038dc:	ldr	x0, [x0]
  4038e0:	str	x0, [sp, #56]
  4038e4:	b	4038f4 <ferror@plt+0xe54>
  4038e8:	ldr	x0, [sp, #56]
  4038ec:	add	x0, x0, #0x1
  4038f0:	str	x0, [sp, #56]
  4038f4:	adrp	x0, 40e000 <ferror@plt+0xb560>
  4038f8:	add	x1, x0, #0x3d8
  4038fc:	ldr	x0, [sp, #56]
  403900:	bl	402940 <strstr@plt>
  403904:	cmp	x0, #0x0
  403908:	b.eq	403930 <ferror@plt+0xe90>  // b.none
  40390c:	adrp	x0, 424000 <ferror@plt+0x21560>
  403910:	add	x0, x0, #0x4b0
  403914:	mov	w1, #0x1                   	// #1
  403918:	str	w1, [x0]
  40391c:	adrp	x0, 424000 <ferror@plt+0x21560>
  403920:	add	x0, x0, #0x4a9
  403924:	mov	w1, #0x1                   	// #1
  403928:	strb	w1, [x0]
  40392c:	b	403a0c <ferror@plt+0xf6c>
  403930:	adrp	x0, 40e000 <ferror@plt+0xb560>
  403934:	add	x1, x0, #0x3e0
  403938:	ldr	x0, [sp, #56]
  40393c:	bl	402940 <strstr@plt>
  403940:	cmp	x0, #0x0
  403944:	b.eq	40395c <ferror@plt+0xebc>  // b.none
  403948:	adrp	x0, 424000 <ferror@plt+0x21560>
  40394c:	add	x0, x0, #0x4b0
  403950:	mov	w1, #0x1                   	// #1
  403954:	str	w1, [x0]
  403958:	b	403a0c <ferror@plt+0xf6c>
  40395c:	adrp	x0, 40e000 <ferror@plt+0xb560>
  403960:	add	x1, x0, #0x3e8
  403964:	ldr	x0, [sp, #56]
  403968:	bl	402940 <strstr@plt>
  40396c:	cmp	x0, #0x0
  403970:	b.eq	4039a8 <ferror@plt+0xf08>  // b.none
  403974:	adrp	x0, 424000 <ferror@plt+0x21560>
  403978:	add	x0, x0, #0x4b4
  40397c:	mov	w1, #0x2                   	// #2
  403980:	str	w1, [x0]
  403984:	adrp	x0, 424000 <ferror@plt+0x21560>
  403988:	add	x0, x0, #0x4b0
  40398c:	mov	w1, #0x1                   	// #1
  403990:	str	w1, [x0]
  403994:	adrp	x0, 424000 <ferror@plt+0x21560>
  403998:	add	x0, x0, #0x4a9
  40399c:	mov	w1, #0x1                   	// #1
  4039a0:	strb	w1, [x0]
  4039a4:	b	403a0c <ferror@plt+0xf6c>
  4039a8:	adrp	x0, 40e000 <ferror@plt+0xb560>
  4039ac:	add	x1, x0, #0x3f0
  4039b0:	ldr	x0, [sp, #56]
  4039b4:	bl	402940 <strstr@plt>
  4039b8:	cmp	x0, #0x0
  4039bc:	b.eq	4039e4 <ferror@plt+0xf44>  // b.none
  4039c0:	adrp	x0, 424000 <ferror@plt+0x21560>
  4039c4:	add	x0, x0, #0x4b4
  4039c8:	mov	w1, #0x2                   	// #2
  4039cc:	str	w1, [x0]
  4039d0:	adrp	x0, 424000 <ferror@plt+0x21560>
  4039d4:	add	x0, x0, #0x4b0
  4039d8:	mov	w1, #0x1                   	// #1
  4039dc:	str	w1, [x0]
  4039e0:	b	403a0c <ferror@plt+0xf6c>
  4039e4:	adrp	x0, 40e000 <ferror@plt+0xb560>
  4039e8:	add	x1, x0, #0x3f8
  4039ec:	ldr	x0, [sp, #56]
  4039f0:	bl	402940 <strstr@plt>
  4039f4:	cmp	x0, #0x0
  4039f8:	b.eq	403a0c <ferror@plt+0xf6c>  // b.none
  4039fc:	adrp	x0, 424000 <ferror@plt+0x21560>
  403a00:	add	x0, x0, #0x4b4
  403a04:	mov	w1, #0x2                   	// #2
  403a08:	str	w1, [x0]
  403a0c:	ldr	x0, [sp, #24]
  403a10:	ldr	x1, [x0]
  403a14:	adrp	x0, 40e000 <ferror@plt+0xb560>
  403a18:	add	x2, x0, #0x400
  403a1c:	ldr	x0, [sp, #40]
  403a20:	bl	403658 <ferror@plt+0xbb8>
  403a24:	ldr	x0, [sp, #24]
  403a28:	ldr	x1, [x0]
  403a2c:	adrp	x0, 40e000 <ferror@plt+0xb560>
  403a30:	add	x2, x0, #0x410
  403a34:	ldr	x0, [sp, #40]
  403a38:	bl	403658 <ferror@plt+0xbb8>
  403a3c:	ldr	x2, [sp, #24]
  403a40:	ldr	w1, [sp, #36]
  403a44:	ldr	x0, [sp, #40]
  403a48:	bl	402ee4 <ferror@plt+0x444>
  403a4c:	adrp	x0, 424000 <ferror@plt+0x21560>
  403a50:	add	x0, x0, #0x4a9
  403a54:	ldrb	w0, [x0]
  403a58:	cmp	w0, #0x0
  403a5c:	b.ne	403a74 <ferror@plt+0xfd4>  // b.any
  403a60:	adrp	x0, 424000 <ferror@plt+0x21560>
  403a64:	add	x0, x0, #0x4b0
  403a68:	ldr	w0, [x0]
  403a6c:	cmp	w0, #0x2
  403a70:	b.ne	403a94 <ferror@plt+0xff4>  // b.any
  403a74:	adrp	x0, 424000 <ferror@plt+0x21560>
  403a78:	add	x0, x0, #0x4ab
  403a7c:	mov	w1, #0x1                   	// #1
  403a80:	strb	w1, [x0]
  403a84:	adrp	x0, 424000 <ferror@plt+0x21560>
  403a88:	add	x0, x0, #0x4a9
  403a8c:	mov	w1, #0x1                   	// #1
  403a90:	strb	w1, [x0]
  403a94:	adrp	x0, 424000 <ferror@plt+0x21560>
  403a98:	add	x0, x0, #0x4b0
  403a9c:	ldr	w0, [x0]
  403aa0:	cmp	w0, #0x0
  403aa4:	b.ne	403acc <ferror@plt+0x102c>  // b.any
  403aa8:	adrp	x0, 424000 <ferror@plt+0x21560>
  403aac:	add	x0, x0, #0x4b4
  403ab0:	ldr	w0, [x0]
  403ab4:	cmp	w0, #0x0
  403ab8:	b.ne	403acc <ferror@plt+0x102c>  // b.any
  403abc:	adrp	x0, 424000 <ferror@plt+0x21560>
  403ac0:	add	x0, x0, #0x4b4
  403ac4:	mov	w1, #0x1                   	// #1
  403ac8:	str	w1, [x0]
  403acc:	adrp	x0, 424000 <ferror@plt+0x21560>
  403ad0:	add	x0, x0, #0x4b0
  403ad4:	ldr	w0, [x0]
  403ad8:	cmp	w0, #0x0
  403adc:	b.eq	403af4 <ferror@plt+0x1054>  // b.none
  403ae0:	adrp	x0, 424000 <ferror@plt+0x21560>
  403ae4:	add	x0, x0, #0x4b4
  403ae8:	ldr	w0, [x0]
  403aec:	cmp	w0, #0x3
  403af0:	b.ne	403af8 <ferror@plt+0x1058>  // b.any
  403af4:	bl	403dec <ferror@plt+0x134c>
  403af8:	adrp	x0, 424000 <ferror@plt+0x21560>
  403afc:	add	x0, x0, #0x490
  403b00:	ldr	w0, [x0]
  403b04:	sxtw	x0, w0
  403b08:	lsl	x0, x0, #3
  403b0c:	ldr	x1, [sp, #24]
  403b10:	add	x0, x1, x0
  403b14:	ldr	x0, [x0]
  403b18:	cmp	x0, #0x0
  403b1c:	b.ne	403b50 <ferror@plt+0x10b0>  // b.any
  403b20:	ldr	x0, [sp, #40]
  403b24:	ldr	x0, [x0, #16]
  403b28:	cmp	x0, #0x0
  403b2c:	b.ne	403b50 <ferror@plt+0x10b0>  // b.any
  403b30:	ldr	x0, [sp, #40]
  403b34:	adrp	x1, 424000 <ferror@plt+0x21560>
  403b38:	add	x1, x1, #0x378
  403b3c:	str	x1, [x0]
  403b40:	ldr	x0, [sp, #40]
  403b44:	mov	w1, #0x1                   	// #1
  403b48:	str	w1, [x0, #8]
  403b4c:	b	403b94 <ferror@plt+0x10f4>
  403b50:	adrp	x0, 424000 <ferror@plt+0x21560>
  403b54:	add	x0, x0, #0x490
  403b58:	ldr	w0, [x0]
  403b5c:	sxtw	x0, w0
  403b60:	lsl	x0, x0, #3
  403b64:	ldr	x1, [sp, #24]
  403b68:	add	x1, x1, x0
  403b6c:	ldr	x0, [sp, #40]
  403b70:	str	x1, [x0]
  403b74:	adrp	x0, 424000 <ferror@plt+0x21560>
  403b78:	add	x0, x0, #0x490
  403b7c:	ldr	w0, [x0]
  403b80:	ldr	w1, [sp, #36]
  403b84:	sub	w0, w1, w0
  403b88:	mov	w1, w0
  403b8c:	ldr	x0, [sp, #40]
  403b90:	str	w1, [x0, #8]
  403b94:	nop
  403b98:	ldp	x29, x30, [sp], #64
  403b9c:	ret
  403ba0:	sub	sp, sp, #0x10
  403ba4:	str	w0, [sp, #12]
  403ba8:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  403bac:	add	x0, x0, #0x5ac
  403bb0:	ldr	w1, [sp, #12]
  403bb4:	str	w1, [x0]
  403bb8:	adrp	x0, 424000 <ferror@plt+0x21560>
  403bbc:	add	x0, x0, #0x390
  403bc0:	strb	wzr, [x0]
  403bc4:	nop
  403bc8:	add	sp, sp, #0x10
  403bcc:	ret
  403bd0:	stp	x29, x30, [sp, #-16]!
  403bd4:	mov	x29, sp
  403bd8:	b	403c44 <ferror@plt+0x11a4>
  403bdc:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  403be0:	add	x0, x0, #0x5a8
  403be4:	ldr	w0, [x0]
  403be8:	sub	w1, w0, #0x1
  403bec:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  403bf0:	add	x0, x0, #0x5a8
  403bf4:	str	w1, [x0]
  403bf8:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  403bfc:	add	x0, x0, #0x5a8
  403c00:	ldr	w2, [x0]
  403c04:	adrp	x0, 424000 <ferror@plt+0x21560>
  403c08:	add	x1, x0, #0x558
  403c0c:	mov	w0, w2
  403c10:	lsl	x0, x0, #4
  403c14:	add	x0, x1, x0
  403c18:	ldr	x0, [x0, #8]
  403c1c:	bl	402860 <free@plt>
  403c20:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  403c24:	add	x0, x0, #0x5a8
  403c28:	ldr	w2, [x0]
  403c2c:	adrp	x0, 424000 <ferror@plt+0x21560>
  403c30:	add	x1, x0, #0x558
  403c34:	mov	w0, w2
  403c38:	lsl	x0, x0, #4
  403c3c:	add	x0, x1, x0
  403c40:	str	xzr, [x0, #8]
  403c44:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  403c48:	add	x0, x0, #0x5a8
  403c4c:	ldr	w0, [x0]
  403c50:	cmp	w0, #0x0
  403c54:	b.ne	403bdc <ferror@plt+0x113c>  // b.any
  403c58:	nop
  403c5c:	ldp	x29, x30, [sp], #16
  403c60:	ret
  403c64:	stp	x29, x30, [sp, #-32]!
  403c68:	mov	x29, sp
  403c6c:	str	w0, [sp, #28]
  403c70:	adrp	x0, 424000 <ferror@plt+0x21560>
  403c74:	add	x0, x0, #0x38c
  403c78:	ldr	w0, [x0]
  403c7c:	and	w1, w0, #0xffffffe0
  403c80:	adrp	x0, 424000 <ferror@plt+0x21560>
  403c84:	add	x0, x0, #0x38c
  403c88:	str	w1, [x0]
  403c8c:	adrp	x0, 424000 <ferror@plt+0x21560>
  403c90:	add	x0, x0, #0x38c
  403c94:	ldr	w1, [x0]
  403c98:	ldr	w0, [sp, #28]
  403c9c:	orr	w1, w1, w0
  403ca0:	adrp	x0, 424000 <ferror@plt+0x21560>
  403ca4:	add	x0, x0, #0x38c
  403ca8:	str	w1, [x0]
  403cac:	bl	403bd0 <ferror@plt+0x1130>
  403cb0:	nop
  403cb4:	ldp	x29, x30, [sp], #32
  403cb8:	ret
  403cbc:	stp	x29, x30, [sp, #-16]!
  403cc0:	mov	x29, sp
  403cc4:	adrp	x0, 424000 <ferror@plt+0x21560>
  403cc8:	add	x0, x0, #0x38c
  403ccc:	ldr	w0, [x0]
  403cd0:	orr	w1, w0, #0x80000000
  403cd4:	adrp	x0, 424000 <ferror@plt+0x21560>
  403cd8:	add	x0, x0, #0x38c
  403cdc:	str	w1, [x0]
  403ce0:	bl	403bd0 <ferror@plt+0x1130>
  403ce4:	nop
  403ce8:	ldp	x29, x30, [sp], #16
  403cec:	ret
  403cf0:	stp	x29, x30, [sp, #-32]!
  403cf4:	mov	x29, sp
  403cf8:	str	x0, [sp, #24]
  403cfc:	str	x1, [sp, #16]
  403d00:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  403d04:	add	x0, x0, #0x5a8
  403d08:	ldr	w0, [x0]
  403d0c:	cmp	w0, #0x4
  403d10:	b.ne	403d24 <ferror@plt+0x1284>  // b.any
  403d14:	adrp	x0, 40e000 <ferror@plt+0xb560>
  403d18:	add	x0, x0, #0xc28
  403d1c:	bl	402a50 <gettext@plt>
  403d20:	bl	408c24 <ferror@plt+0x6184>
  403d24:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  403d28:	add	x0, x0, #0x5a8
  403d2c:	ldr	w2, [x0]
  403d30:	adrp	x0, 424000 <ferror@plt+0x21560>
  403d34:	add	x1, x0, #0x558
  403d38:	mov	w0, w2
  403d3c:	lsl	x0, x0, #4
  403d40:	add	x0, x1, x0
  403d44:	ldr	x1, [sp, #24]
  403d48:	str	x1, [x0]
  403d4c:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  403d50:	add	x0, x0, #0x5a8
  403d54:	ldr	w2, [x0]
  403d58:	adrp	x0, 424000 <ferror@plt+0x21560>
  403d5c:	add	x1, x0, #0x558
  403d60:	mov	w0, w2
  403d64:	lsl	x0, x0, #4
  403d68:	add	x0, x1, x0
  403d6c:	ldr	x1, [sp, #16]
  403d70:	str	x1, [x0, #8]
  403d74:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  403d78:	add	x0, x0, #0x5a8
  403d7c:	ldr	w0, [x0]
  403d80:	add	w1, w0, #0x1
  403d84:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  403d88:	add	x0, x0, #0x5a8
  403d8c:	str	w1, [x0]
  403d90:	adrp	x0, 424000 <ferror@plt+0x21560>
  403d94:	add	x0, x0, #0x38c
  403d98:	mov	w1, #0x6                   	// #6
  403d9c:	str	w1, [x0]
  403da0:	nop
  403da4:	ldp	x29, x30, [sp], #32
  403da8:	ret
  403dac:	stp	x29, x30, [sp, #-32]!
  403db0:	mov	x29, sp
  403db4:	str	x0, [sp, #24]
  403db8:	adrp	x0, 40e000 <ferror@plt+0xb560>
  403dbc:	add	x0, x0, #0xc50
  403dc0:	bl	402a50 <gettext@plt>
  403dc4:	mov	x1, x0
  403dc8:	mov	w0, #0x1                   	// #1
  403dcc:	bl	408a1c <ferror@plt+0x5f7c>
  403dd0:	ldr	x1, [sp, #24]
  403dd4:	mov	w0, #0x1                   	// #1
  403dd8:	bl	408e90 <ferror@plt+0x63f0>
  403ddc:	mov	w2, #0x0                   	// #0
  403de0:	mov	w1, #0x1                   	// #1
  403de4:	mov	w0, #0x1                   	// #1
  403de8:	bl	40b5d8 <ferror@plt+0x8b38>
  403dec:	stp	x29, x30, [sp, #-112]!
  403df0:	mov	x29, sp
  403df4:	stp	x19, x20, [sp, #16]
  403df8:	stp	x21, x22, [sp, #32]
  403dfc:	adrp	x0, 424000 <ferror@plt+0x21560>
  403e00:	add	x0, x0, #0x390
  403e04:	ldrb	w0, [x0]
  403e08:	cmp	w0, #0x0
  403e0c:	b.eq	403e4c <ferror@plt+0x13ac>  // b.none
  403e10:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  403e14:	add	x0, x0, #0x5ac
  403e18:	mov	w1, #0x4                   	// #4
  403e1c:	str	w1, [x0]
  403e20:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  403e24:	add	x0, x0, #0x5ac
  403e28:	ldr	w0, [x0]
  403e2c:	bl	402970 <lzma_check_is_supported@plt>
  403e30:	and	w0, w0, #0xff
  403e34:	cmp	w0, #0x0
  403e38:	b.ne	403e4c <ferror@plt+0x13ac>  // b.any
  403e3c:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  403e40:	add	x0, x0, #0x5ac
  403e44:	mov	w1, #0x1                   	// #1
  403e48:	str	w1, [x0]
  403e4c:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  403e50:	add	x0, x0, #0x5a8
  403e54:	ldr	w0, [x0]
  403e58:	cmp	w0, #0x0
  403e5c:	b.ne	403f24 <ferror@plt+0x1484>  // b.any
  403e60:	adrp	x0, 424000 <ferror@plt+0x21560>
  403e64:	add	x0, x0, #0x4b4
  403e68:	ldr	w0, [x0]
  403e6c:	cmp	w0, #0x3
  403e70:	b.ne	403ea4 <ferror@plt+0x1404>  // b.any
  403e74:	adrp	x0, 40e000 <ferror@plt+0xb560>
  403e78:	add	x0, x0, #0xc90
  403e7c:	bl	402a50 <gettext@plt>
  403e80:	mov	x1, x0
  403e84:	mov	w0, #0x2                   	// #2
  403e88:	bl	408a1c <ferror@plt+0x5f7c>
  403e8c:	adrp	x0, 40e000 <ferror@plt+0xb560>
  403e90:	add	x0, x0, #0xcc0
  403e94:	bl	402a50 <gettext@plt>
  403e98:	mov	x1, x0
  403e9c:	mov	w0, #0x2                   	// #2
  403ea0:	bl	408a1c <ferror@plt+0x5f7c>
  403ea4:	adrp	x0, 424000 <ferror@plt+0x21560>
  403ea8:	add	x0, x0, #0x38c
  403eac:	ldr	w0, [x0]
  403eb0:	mov	w1, w0
  403eb4:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  403eb8:	add	x0, x0, #0x5b0
  403ebc:	bl	402a20 <lzma_lzma_preset@plt>
  403ec0:	and	w0, w0, #0xff
  403ec4:	cmp	w0, #0x0
  403ec8:	b.eq	403ed0 <ferror@plt+0x1430>  // b.none
  403ecc:	bl	408cd0 <ferror@plt+0x6230>
  403ed0:	adrp	x0, 424000 <ferror@plt+0x21560>
  403ed4:	add	x0, x0, #0x4b4
  403ed8:	ldr	w0, [x0]
  403edc:	cmp	w0, #0x2
  403ee0:	b.ne	403ef0 <ferror@plt+0x1450>  // b.any
  403ee4:	mov	x0, #0x1                   	// #1
  403ee8:	movk	x0, #0x4000, lsl #48
  403eec:	b	403ef4 <ferror@plt+0x1454>
  403ef0:	mov	x0, #0x21                  	// #33
  403ef4:	adrp	x1, 424000 <ferror@plt+0x21560>
  403ef8:	add	x1, x1, #0x558
  403efc:	str	x0, [x1]
  403f00:	adrp	x0, 424000 <ferror@plt+0x21560>
  403f04:	add	x0, x0, #0x558
  403f08:	adrp	x1, 428000 <stdin@@GLIBC_2.17+0x3b60>
  403f0c:	add	x1, x1, #0x5b0
  403f10:	str	x1, [x0, #8]
  403f14:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  403f18:	add	x0, x0, #0x5a8
  403f1c:	mov	w1, #0x1                   	// #1
  403f20:	str	w1, [x0]
  403f24:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  403f28:	add	x0, x0, #0x5a8
  403f2c:	ldr	w2, [x0]
  403f30:	adrp	x0, 424000 <ferror@plt+0x21560>
  403f34:	add	x1, x0, #0x558
  403f38:	mov	w0, w2
  403f3c:	lsl	x0, x0, #4
  403f40:	add	x0, x1, x0
  403f44:	mov	x1, #0xffffffffffffffff    	// #-1
  403f48:	str	x1, [x0]
  403f4c:	adrp	x0, 424000 <ferror@plt+0x21560>
  403f50:	add	x0, x0, #0x4b4
  403f54:	ldr	w0, [x0]
  403f58:	cmp	w0, #0x2
  403f5c:	b.ne	403fa0 <ferror@plt+0x1500>  // b.any
  403f60:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  403f64:	add	x0, x0, #0x5a8
  403f68:	ldr	w0, [x0]
  403f6c:	cmp	w0, #0x1
  403f70:	b.ne	403f90 <ferror@plt+0x14f0>  // b.any
  403f74:	adrp	x0, 424000 <ferror@plt+0x21560>
  403f78:	add	x0, x0, #0x558
  403f7c:	ldr	x1, [x0]
  403f80:	mov	x0, #0x1                   	// #1
  403f84:	movk	x0, #0x4000, lsl #48
  403f88:	cmp	x1, x0
  403f8c:	b.eq	403fa0 <ferror@plt+0x1500>  // b.none
  403f90:	adrp	x0, 40e000 <ferror@plt+0xb560>
  403f94:	add	x0, x0, #0xd08
  403f98:	bl	402a50 <gettext@plt>
  403f9c:	bl	408c24 <ferror@plt+0x6184>
  403fa0:	adrp	x0, 424000 <ferror@plt+0x21560>
  403fa4:	add	x0, x0, #0x4b4
  403fa8:	ldr	w0, [x0]
  403fac:	cmp	w0, #0x1
  403fb0:	b.ne	40401c <ferror@plt+0x157c>  // b.any
  403fb4:	str	xzr, [sp, #104]
  403fb8:	b	404000 <ferror@plt+0x1560>
  403fbc:	adrp	x0, 424000 <ferror@plt+0x21560>
  403fc0:	add	x1, x0, #0x558
  403fc4:	ldr	x0, [sp, #104]
  403fc8:	lsl	x0, x0, #4
  403fcc:	add	x0, x1, x0
  403fd0:	ldr	x1, [x0]
  403fd4:	mov	x0, #0x1                   	// #1
  403fd8:	movk	x0, #0x4000, lsl #48
  403fdc:	cmp	x1, x0
  403fe0:	b.ne	403ff4 <ferror@plt+0x1554>  // b.any
  403fe4:	adrp	x0, 40e000 <ferror@plt+0xb560>
  403fe8:	add	x0, x0, #0xd38
  403fec:	bl	402a50 <gettext@plt>
  403ff0:	bl	408c24 <ferror@plt+0x6184>
  403ff4:	ldr	x0, [sp, #104]
  403ff8:	add	x0, x0, #0x1
  403ffc:	str	x0, [sp, #104]
  404000:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  404004:	add	x0, x0, #0x5a8
  404008:	ldr	w0, [x0]
  40400c:	mov	w0, w0
  404010:	ldr	x1, [sp, #104]
  404014:	cmp	x1, x0
  404018:	b.cc	403fbc <ferror@plt+0x151c>  // b.lo, b.ul, b.last
  40401c:	adrp	x0, 424000 <ferror@plt+0x21560>
  404020:	add	x1, x0, #0x558
  404024:	mov	w0, #0x4                   	// #4
  404028:	bl	409480 <ferror@plt+0x69e0>
  40402c:	adrp	x0, 424000 <ferror@plt+0x21560>
  404030:	add	x0, x0, #0x4b0
  404034:	ldr	w0, [x0]
  404038:	cmp	w0, #0x0
  40403c:	b.ne	4040ec <ferror@plt+0x164c>  // b.any
  404040:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  404044:	add	x0, x0, #0x890
  404048:	ldr	x0, [x0]
  40404c:	cmp	x0, #0x0
  404050:	b.eq	4040ec <ferror@plt+0x164c>  // b.none
  404054:	str	xzr, [sp, #96]
  404058:	b	4040a4 <ferror@plt+0x1604>
  40405c:	adrp	x0, 424000 <ferror@plt+0x21560>
  404060:	add	x1, x0, #0x558
  404064:	ldr	x0, [sp, #96]
  404068:	lsl	x0, x0, #4
  40406c:	add	x0, x1, x0
  404070:	ldr	x0, [x0]
  404074:	cmp	x0, #0x3
  404078:	b.eq	404094 <ferror@plt+0x15f4>  // b.none
  40407c:	cmp	x0, #0x21
  404080:	b.eq	404094 <ferror@plt+0x15f4>  // b.none
  404084:	adrp	x0, 40e000 <ferror@plt+0xb560>
  404088:	add	x0, x0, #0xd68
  40408c:	bl	402a50 <gettext@plt>
  404090:	bl	408c24 <ferror@plt+0x6184>
  404094:	nop
  404098:	ldr	x0, [sp, #96]
  40409c:	add	x0, x0, #0x1
  4040a0:	str	x0, [sp, #96]
  4040a4:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  4040a8:	add	x0, x0, #0x5a8
  4040ac:	ldr	w0, [x0]
  4040b0:	mov	w0, w0
  4040b4:	ldr	x1, [sp, #96]
  4040b8:	cmp	x1, x0
  4040bc:	b.cc	40405c <ferror@plt+0x15bc>  // b.lo, b.ul, b.last
  4040c0:	bl	406e40 <ferror@plt+0x43a0>
  4040c4:	cmp	w0, #0x1
  4040c8:	b.ls	4040ec <ferror@plt+0x164c>  // b.plast
  4040cc:	adrp	x0, 40e000 <ferror@plt+0xb560>
  4040d0:	add	x0, x0, #0xda0
  4040d4:	bl	402a50 <gettext@plt>
  4040d8:	mov	x1, x0
  4040dc:	mov	w0, #0x2                   	// #2
  4040e0:	bl	408a1c <ferror@plt+0x5f7c>
  4040e4:	mov	w0, #0x1                   	// #1
  4040e8:	bl	406dcc <ferror@plt+0x432c>
  4040ec:	adrp	x0, 424000 <ferror@plt+0x21560>
  4040f0:	add	x0, x0, #0x4b0
  4040f4:	ldr	w0, [x0]
  4040f8:	bl	406ef0 <ferror@plt+0x4450>
  4040fc:	str	x0, [sp, #72]
  404100:	mov	x0, #0xffffffffffffffff    	// #-1
  404104:	str	x0, [sp, #88]
  404108:	adrp	x0, 424000 <ferror@plt+0x21560>
  40410c:	add	x0, x0, #0x4b0
  404110:	ldr	w0, [x0]
  404114:	cmp	w0, #0x0
  404118:	b.ne	4041dc <ferror@plt+0x173c>  // b.any
  40411c:	adrp	x0, 424000 <ferror@plt+0x21560>
  404120:	add	x0, x0, #0x4b4
  404124:	ldr	w0, [x0]
  404128:	cmp	w0, #0x1
  40412c:	b.ne	4041c8 <ferror@plt+0x1728>  // b.any
  404130:	bl	406e40 <ferror@plt+0x43a0>
  404134:	cmp	w0, #0x1
  404138:	b.ls	4041c8 <ferror@plt+0x1728>  // b.plast
  40413c:	bl	406e40 <ferror@plt+0x43a0>
  404140:	mov	w1, w0
  404144:	adrp	x0, 424000 <ferror@plt+0x21560>
  404148:	add	x0, x0, #0x398
  40414c:	str	w1, [x0, #4]
  404150:	adrp	x0, 424000 <ferror@plt+0x21560>
  404154:	add	x0, x0, #0x4c0
  404158:	ldr	x1, [x0]
  40415c:	adrp	x0, 424000 <ferror@plt+0x21560>
  404160:	add	x0, x0, #0x398
  404164:	str	x1, [x0, #8]
  404168:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  40416c:	add	x0, x0, #0x5ac
  404170:	ldr	w1, [x0]
  404174:	adrp	x0, 424000 <ferror@plt+0x21560>
  404178:	add	x0, x0, #0x398
  40417c:	str	w1, [x0, #32]
  404180:	adrp	x0, 424000 <ferror@plt+0x21560>
  404184:	add	x0, x0, #0x398
  404188:	bl	402590 <lzma_stream_encoder_mt_memusage@plt>
  40418c:	str	x0, [sp, #88]
  404190:	ldr	x0, [sp, #88]
  404194:	cmn	x0, #0x1
  404198:	b.eq	4041ec <ferror@plt+0x174c>  // b.none
  40419c:	adrp	x0, 40e000 <ferror@plt+0xb560>
  4041a0:	add	x0, x0, #0xde0
  4041a4:	bl	402a50 <gettext@plt>
  4041a8:	mov	x1, x0
  4041ac:	adrp	x0, 424000 <ferror@plt+0x21560>
  4041b0:	add	x0, x0, #0x398
  4041b4:	ldr	w0, [x0, #4]
  4041b8:	mov	w2, w0
  4041bc:	mov	w0, #0x4                   	// #4
  4041c0:	bl	408a1c <ferror@plt+0x5f7c>
  4041c4:	b	4041ec <ferror@plt+0x174c>
  4041c8:	adrp	x0, 424000 <ferror@plt+0x21560>
  4041cc:	add	x0, x0, #0x558
  4041d0:	bl	402a30 <lzma_raw_encoder_memusage@plt>
  4041d4:	str	x0, [sp, #88]
  4041d8:	b	4041ec <ferror@plt+0x174c>
  4041dc:	adrp	x0, 424000 <ferror@plt+0x21560>
  4041e0:	add	x0, x0, #0x558
  4041e4:	bl	4026d0 <lzma_raw_decoder_memusage@plt>
  4041e8:	str	x0, [sp, #88]
  4041ec:	ldr	x0, [sp, #88]
  4041f0:	cmn	x0, #0x1
  4041f4:	b.ne	404208 <ferror@plt+0x1768>  // b.any
  4041f8:	adrp	x0, 40e000 <ferror@plt+0xb560>
  4041fc:	add	x0, x0, #0xdf8
  404200:	bl	402a50 <gettext@plt>
  404204:	bl	408c24 <ferror@plt+0x6184>
  404208:	ldr	x1, [sp, #88]
  40420c:	mov	w0, #0x4                   	// #4
  404210:	bl	408e90 <ferror@plt+0x63f0>
  404214:	adrp	x0, 424000 <ferror@plt+0x21560>
  404218:	add	x0, x0, #0x4b0
  40421c:	ldr	w0, [x0]
  404220:	cmp	w0, #0x0
  404224:	b.ne	404274 <ferror@plt+0x17d4>  // b.any
  404228:	adrp	x0, 424000 <ferror@plt+0x21560>
  40422c:	add	x0, x0, #0x558
  404230:	bl	4026d0 <lzma_raw_decoder_memusage@plt>
  404234:	str	x0, [sp, #64]
  404238:	ldr	x0, [sp, #64]
  40423c:	cmn	x0, #0x1
  404240:	b.eq	404274 <ferror@plt+0x17d4>  // b.none
  404244:	adrp	x0, 40e000 <ferror@plt+0xb560>
  404248:	add	x0, x0, #0xe28
  40424c:	bl	402a50 <gettext@plt>
  404250:	mov	x19, x0
  404254:	ldr	x0, [sp, #64]
  404258:	bl	40af60 <ferror@plt+0x84c0>
  40425c:	mov	w1, #0x0                   	// #0
  404260:	bl	40b040 <ferror@plt+0x85a0>
  404264:	mov	x2, x0
  404268:	mov	x1, x19
  40426c:	mov	w0, #0x4                   	// #4
  404270:	bl	408a1c <ferror@plt+0x5f7c>
  404274:	ldr	x1, [sp, #88]
  404278:	ldr	x0, [sp, #72]
  40427c:	cmp	x1, x0
  404280:	b.ls	40458c <ferror@plt+0x1aec>  // b.plast
  404284:	adrp	x0, 424000 <ferror@plt+0x21560>
  404288:	add	x0, x0, #0x388
  40428c:	ldrb	w0, [x0]
  404290:	eor	w0, w0, #0x1
  404294:	and	w0, w0, #0xff
  404298:	cmp	w0, #0x0
  40429c:	b.ne	4042b4 <ferror@plt+0x1814>  // b.any
  4042a0:	adrp	x0, 424000 <ferror@plt+0x21560>
  4042a4:	add	x0, x0, #0x4b4
  4042a8:	ldr	w0, [x0]
  4042ac:	cmp	w0, #0x3
  4042b0:	b.ne	4042bc <ferror@plt+0x181c>  // b.any
  4042b4:	ldr	x0, [sp, #88]
  4042b8:	bl	403dac <ferror@plt+0x130c>
  4042bc:	adrp	x0, 424000 <ferror@plt+0x21560>
  4042c0:	add	x0, x0, #0x4b4
  4042c4:	ldr	w0, [x0]
  4042c8:	cmp	w0, #0x1
  4042cc:	b.ne	4043b4 <ferror@plt+0x1914>  // b.any
  4042d0:	adrp	x0, 424000 <ferror@plt+0x21560>
  4042d4:	add	x0, x0, #0x398
  4042d8:	ldr	w0, [x0, #4]
  4042dc:	cmp	w0, #0x1
  4042e0:	b.ls	4043b4 <ferror@plt+0x1914>  // b.plast
  4042e4:	adrp	x0, 424000 <ferror@plt+0x21560>
  4042e8:	add	x0, x0, #0x398
  4042ec:	ldr	w0, [x0, #4]
  4042f0:	sub	w1, w0, #0x1
  4042f4:	adrp	x0, 424000 <ferror@plt+0x21560>
  4042f8:	add	x0, x0, #0x398
  4042fc:	str	w1, [x0, #4]
  404300:	adrp	x0, 424000 <ferror@plt+0x21560>
  404304:	add	x0, x0, #0x398
  404308:	ldr	w0, [x0, #4]
  40430c:	cmp	w0, #0x0
  404310:	b.ne	40431c <ferror@plt+0x187c>  // b.any
  404314:	ldr	x0, [sp, #88]
  404318:	bl	403dac <ferror@plt+0x130c>
  40431c:	adrp	x0, 424000 <ferror@plt+0x21560>
  404320:	add	x0, x0, #0x398
  404324:	bl	402590 <lzma_stream_encoder_mt_memusage@plt>
  404328:	str	x0, [sp, #88]
  40432c:	ldr	x0, [sp, #88]
  404330:	cmn	x0, #0x1
  404334:	b.ne	40433c <ferror@plt+0x189c>  // b.any
  404338:	bl	408cd0 <ferror@plt+0x6230>
  40433c:	ldr	x1, [sp, #88]
  404340:	ldr	x0, [sp, #72]
  404344:	cmp	x1, x0
  404348:	b.hi	4042e4 <ferror@plt+0x1844>  // b.pmore
  40434c:	adrp	x0, 40e000 <ferror@plt+0xb560>
  404350:	add	x0, x0, #0xe58
  404354:	bl	402a50 <gettext@plt>
  404358:	mov	x19, x0
  40435c:	bl	406e40 <ferror@plt+0x43a0>
  404360:	mov	w0, w0
  404364:	mov	w1, #0x0                   	// #0
  404368:	bl	40b040 <ferror@plt+0x85a0>
  40436c:	mov	x20, x0
  404370:	adrp	x0, 424000 <ferror@plt+0x21560>
  404374:	add	x0, x0, #0x398
  404378:	ldr	w0, [x0, #4]
  40437c:	mov	w0, w0
  404380:	mov	w1, #0x1                   	// #1
  404384:	bl	40b040 <ferror@plt+0x85a0>
  404388:	mov	x21, x0
  40438c:	ldr	x0, [sp, #72]
  404390:	bl	40af60 <ferror@plt+0x84c0>
  404394:	mov	w1, #0x2                   	// #2
  404398:	bl	40b040 <ferror@plt+0x85a0>
  40439c:	mov	x4, x0
  4043a0:	mov	x3, x21
  4043a4:	mov	x2, x20
  4043a8:	mov	x1, x19
  4043ac:	mov	w0, #0x2                   	// #2
  4043b0:	bl	408a1c <ferror@plt+0x5f7c>
  4043b4:	ldr	x1, [sp, #88]
  4043b8:	ldr	x0, [sp, #72]
  4043bc:	cmp	x1, x0
  4043c0:	b.ls	404594 <ferror@plt+0x1af4>  // b.plast
  4043c4:	str	xzr, [sp, #80]
  4043c8:	b	404400 <ferror@plt+0x1960>
  4043cc:	adrp	x0, 424000 <ferror@plt+0x21560>
  4043d0:	add	x1, x0, #0x558
  4043d4:	ldr	x0, [sp, #80]
  4043d8:	lsl	x0, x0, #4
  4043dc:	add	x0, x1, x0
  4043e0:	ldr	x0, [x0]
  4043e4:	cmn	x0, #0x1
  4043e8:	b.ne	4043f4 <ferror@plt+0x1954>  // b.any
  4043ec:	ldr	x0, [sp, #88]
  4043f0:	bl	403dac <ferror@plt+0x130c>
  4043f4:	ldr	x0, [sp, #80]
  4043f8:	add	x0, x0, #0x1
  4043fc:	str	x0, [sp, #80]
  404400:	adrp	x0, 424000 <ferror@plt+0x21560>
  404404:	add	x1, x0, #0x558
  404408:	ldr	x0, [sp, #80]
  40440c:	lsl	x0, x0, #4
  404410:	add	x0, x1, x0
  404414:	ldr	x0, [x0]
  404418:	cmp	x0, #0x21
  40441c:	b.eq	404448 <ferror@plt+0x19a8>  // b.none
  404420:	adrp	x0, 424000 <ferror@plt+0x21560>
  404424:	add	x1, x0, #0x558
  404428:	ldr	x0, [sp, #80]
  40442c:	lsl	x0, x0, #4
  404430:	add	x0, x1, x0
  404434:	ldr	x1, [x0]
  404438:	mov	x0, #0x1                   	// #1
  40443c:	movk	x0, #0x4000, lsl #48
  404440:	cmp	x1, x0
  404444:	b.ne	4043cc <ferror@plt+0x192c>  // b.any
  404448:	adrp	x0, 424000 <ferror@plt+0x21560>
  40444c:	add	x1, x0, #0x558
  404450:	ldr	x0, [sp, #80]
  404454:	lsl	x0, x0, #4
  404458:	add	x0, x1, x0
  40445c:	ldr	x0, [x0, #8]
  404460:	str	x0, [sp, #56]
  404464:	ldr	x0, [sp, #56]
  404468:	ldr	w0, [x0]
  40446c:	str	w0, [sp, #52]
  404470:	ldr	x0, [sp, #56]
  404474:	ldr	w0, [x0]
  404478:	and	w1, w0, #0xfff00000
  40447c:	ldr	x0, [sp, #56]
  404480:	str	w1, [x0]
  404484:	ldr	x0, [sp, #56]
  404488:	ldr	w1, [x0]
  40448c:	mov	w0, #0xfffff               	// #1048575
  404490:	cmp	w1, w0
  404494:	b.hi	4044a0 <ferror@plt+0x1a00>  // b.pmore
  404498:	ldr	x0, [sp, #88]
  40449c:	bl	403dac <ferror@plt+0x130c>
  4044a0:	adrp	x0, 424000 <ferror@plt+0x21560>
  4044a4:	add	x0, x0, #0x558
  4044a8:	bl	402a30 <lzma_raw_encoder_memusage@plt>
  4044ac:	str	x0, [sp, #88]
  4044b0:	ldr	x0, [sp, #88]
  4044b4:	cmn	x0, #0x1
  4044b8:	b.ne	4044c0 <ferror@plt+0x1a20>  // b.any
  4044bc:	bl	408cd0 <ferror@plt+0x6230>
  4044c0:	ldr	x1, [sp, #88]
  4044c4:	ldr	x0, [sp, #72]
  4044c8:	cmp	x1, x0
  4044cc:	b.ls	4044e8 <ferror@plt+0x1a48>  // b.plast
  4044d0:	ldr	x0, [sp, #56]
  4044d4:	ldr	w0, [x0]
  4044d8:	sub	w1, w0, #0x100, lsl #12
  4044dc:	ldr	x0, [sp, #56]
  4044e0:	str	w1, [x0]
  4044e4:	b	404484 <ferror@plt+0x19e4>
  4044e8:	nop
  4044ec:	adrp	x0, 40e000 <ferror@plt+0xb560>
  4044f0:	add	x0, x0, #0xeb8
  4044f4:	bl	402a50 <gettext@plt>
  4044f8:	mov	x20, x0
  4044fc:	adrp	x0, 424000 <ferror@plt+0x21560>
  404500:	add	x1, x0, #0x558
  404504:	ldr	x0, [sp, #80]
  404508:	lsl	x0, x0, #4
  40450c:	add	x0, x1, x0
  404510:	ldr	x0, [x0]
  404514:	cmp	x0, #0x21
  404518:	b.ne	404524 <ferror@plt+0x1a84>  // b.any
  40451c:	mov	w19, #0x32                  	// #50
  404520:	b	404528 <ferror@plt+0x1a88>
  404524:	mov	w19, #0x31                  	// #49
  404528:	ldr	w0, [sp, #52]
  40452c:	lsr	w0, w0, #20
  404530:	mov	w0, w0
  404534:	mov	w1, #0x0                   	// #0
  404538:	bl	40b040 <ferror@plt+0x85a0>
  40453c:	mov	x21, x0
  404540:	ldr	x0, [sp, #56]
  404544:	ldr	w0, [x0]
  404548:	lsr	w0, w0, #20
  40454c:	mov	w0, w0
  404550:	mov	w1, #0x1                   	// #1
  404554:	bl	40b040 <ferror@plt+0x85a0>
  404558:	mov	x22, x0
  40455c:	ldr	x0, [sp, #72]
  404560:	bl	40af60 <ferror@plt+0x84c0>
  404564:	mov	w1, #0x2                   	// #2
  404568:	bl	40b040 <ferror@plt+0x85a0>
  40456c:	mov	x5, x0
  404570:	mov	x4, x22
  404574:	mov	x3, x21
  404578:	mov	w2, w19
  40457c:	mov	x1, x20
  404580:	mov	w0, #0x2                   	// #2
  404584:	bl	408a1c <ferror@plt+0x5f7c>
  404588:	b	404598 <ferror@plt+0x1af8>
  40458c:	nop
  404590:	b	404598 <ferror@plt+0x1af8>
  404594:	nop
  404598:	ldp	x19, x20, [sp, #16]
  40459c:	ldp	x21, x22, [sp, #32]
  4045a0:	ldp	x29, x30, [sp], #112
  4045a4:	ret
  4045a8:	stp	x29, x30, [sp, #-16]!
  4045ac:	mov	x29, sp
  4045b0:	adrp	x0, 424000 <ferror@plt+0x21560>
  4045b4:	add	x0, x0, #0x4d0
  4045b8:	ldr	x0, [x0, #8]
  4045bc:	cmp	x0, #0x5
  4045c0:	b.ls	4045ec <ferror@plt+0x1b4c>  // b.plast
  4045c4:	mov	x2, #0x6                   	// #6
  4045c8:	adrp	x0, 40e000 <ferror@plt+0xb560>
  4045cc:	add	x1, x0, #0xf28
  4045d0:	adrp	x0, 424000 <ferror@plt+0x21560>
  4045d4:	add	x0, x0, #0x5a8
  4045d8:	bl	402800 <memcmp@plt>
  4045dc:	cmp	w0, #0x0
  4045e0:	b.ne	4045ec <ferror@plt+0x1b4c>  // b.any
  4045e4:	mov	w0, #0x1                   	// #1
  4045e8:	b	4045f0 <ferror@plt+0x1b50>
  4045ec:	mov	w0, #0x0                   	// #0
  4045f0:	and	w0, w0, #0x1
  4045f4:	and	w0, w0, #0xff
  4045f8:	ldp	x29, x30, [sp], #16
  4045fc:	ret
  404600:	stp	x29, x30, [sp, #-64]!
  404604:	mov	x29, sp
  404608:	adrp	x0, 424000 <ferror@plt+0x21560>
  40460c:	add	x0, x0, #0x4d0
  404610:	ldr	x0, [x0, #8]
  404614:	cmp	x0, #0xc
  404618:	b.hi	404624 <ferror@plt+0x1b84>  // b.pmore
  40461c:	mov	w0, #0x0                   	// #0
  404620:	b	4047a4 <ferror@plt+0x1d04>
  404624:	stp	xzr, xzr, [sp, #16]
  404628:	mov	x0, #0x1                   	// #1
  40462c:	movk	x0, #0x4000, lsl #48
  404630:	str	x0, [sp, #16]
  404634:	add	x4, sp, #0x10
  404638:	mov	x3, #0x5                   	// #5
  40463c:	adrp	x0, 424000 <ferror@plt+0x21560>
  404640:	add	x2, x0, #0x5a8
  404644:	mov	x1, #0x0                   	// #0
  404648:	mov	x0, x4
  40464c:	bl	402760 <lzma_properties_decode@plt>
  404650:	cmp	w0, #0x0
  404654:	b.eq	404660 <ferror@plt+0x1bc0>  // b.none
  404658:	mov	w0, #0x0                   	// #0
  40465c:	b	4047a4 <ferror@plt+0x1d04>
  404660:	ldr	x0, [sp, #24]
  404664:	str	x0, [sp, #40]
  404668:	ldr	x0, [sp, #40]
  40466c:	ldr	w0, [x0]
  404670:	str	w0, [sp, #36]
  404674:	ldr	x0, [sp, #40]
  404678:	bl	402860 <free@plt>
  40467c:	ldr	w0, [sp, #36]
  404680:	cmn	w0, #0x1
  404684:	b.eq	404728 <ferror@plt+0x1c88>  // b.none
  404688:	ldr	w0, [sp, #36]
  40468c:	sub	w0, w0, #0x1
  404690:	str	w0, [sp, #32]
  404694:	ldr	w0, [sp, #32]
  404698:	lsr	w0, w0, #2
  40469c:	ldr	w1, [sp, #32]
  4046a0:	orr	w0, w1, w0
  4046a4:	str	w0, [sp, #32]
  4046a8:	ldr	w0, [sp, #32]
  4046ac:	lsr	w0, w0, #3
  4046b0:	ldr	w1, [sp, #32]
  4046b4:	orr	w0, w1, w0
  4046b8:	str	w0, [sp, #32]
  4046bc:	ldr	w0, [sp, #32]
  4046c0:	lsr	w0, w0, #4
  4046c4:	ldr	w1, [sp, #32]
  4046c8:	orr	w0, w1, w0
  4046cc:	str	w0, [sp, #32]
  4046d0:	ldr	w0, [sp, #32]
  4046d4:	lsr	w0, w0, #8
  4046d8:	ldr	w1, [sp, #32]
  4046dc:	orr	w0, w1, w0
  4046e0:	str	w0, [sp, #32]
  4046e4:	ldr	w0, [sp, #32]
  4046e8:	lsr	w0, w0, #16
  4046ec:	ldr	w1, [sp, #32]
  4046f0:	orr	w0, w1, w0
  4046f4:	str	w0, [sp, #32]
  4046f8:	ldr	w0, [sp, #32]
  4046fc:	add	w0, w0, #0x1
  404700:	str	w0, [sp, #32]
  404704:	ldr	w1, [sp, #32]
  404708:	ldr	w0, [sp, #36]
  40470c:	cmp	w1, w0
  404710:	b.ne	404720 <ferror@plt+0x1c80>  // b.any
  404714:	ldr	w0, [sp, #36]
  404718:	cmp	w0, #0x0
  40471c:	b.ne	404728 <ferror@plt+0x1c88>  // b.any
  404720:	mov	w0, #0x0                   	// #0
  404724:	b	4047a4 <ferror@plt+0x1d04>
  404728:	str	xzr, [sp, #56]
  40472c:	str	xzr, [sp, #48]
  404730:	b	404770 <ferror@plt+0x1cd0>
  404734:	ldr	x0, [sp, #48]
  404738:	add	x0, x0, #0x5
  40473c:	adrp	x1, 424000 <ferror@plt+0x21560>
  404740:	add	x1, x1, #0x5a8
  404744:	ldrb	w0, [x1, x0]
  404748:	and	x1, x0, #0xff
  40474c:	ldr	x0, [sp, #48]
  404750:	lsl	w0, w0, #3
  404754:	lsl	x0, x1, x0
  404758:	ldr	x1, [sp, #56]
  40475c:	orr	x0, x1, x0
  404760:	str	x0, [sp, #56]
  404764:	ldr	x0, [sp, #48]
  404768:	add	x0, x0, #0x1
  40476c:	str	x0, [sp, #48]
  404770:	ldr	x0, [sp, #48]
  404774:	cmp	x0, #0x7
  404778:	b.ls	404734 <ferror@plt+0x1c94>  // b.plast
  40477c:	ldr	x0, [sp, #56]
  404780:	cmn	x0, #0x1
  404784:	b.eq	4047a0 <ferror@plt+0x1d00>  // b.none
  404788:	ldr	x1, [sp, #56]
  40478c:	mov	x0, #0x4000000000          	// #274877906944
  404790:	cmp	x1, x0
  404794:	b.ls	4047a0 <ferror@plt+0x1d00>  // b.plast
  404798:	mov	w0, #0x0                   	// #0
  40479c:	b	4047a4 <ferror@plt+0x1d04>
  4047a0:	mov	w0, #0x1                   	// #1
  4047a4:	ldp	x29, x30, [sp], #64
  4047a8:	ret
  4047ac:	stp	x29, x30, [sp, #-64]!
  4047b0:	mov	x29, sp
  4047b4:	str	x19, [sp, #16]
  4047b8:	str	x0, [sp, #40]
  4047bc:	mov	w0, #0xb                   	// #11
  4047c0:	str	w0, [sp, #60]
  4047c4:	adrp	x0, 424000 <ferror@plt+0x21560>
  4047c8:	add	x0, x0, #0x4b0
  4047cc:	ldr	w0, [x0]
  4047d0:	cmp	w0, #0x0
  4047d4:	b.ne	4048a8 <ferror@plt+0x1e08>  // b.any
  4047d8:	adrp	x0, 424000 <ferror@plt+0x21560>
  4047dc:	add	x0, x0, #0x4b4
  4047e0:	ldr	w0, [x0]
  4047e4:	cmp	w0, #0x3
  4047e8:	b.eq	40488c <ferror@plt+0x1dec>  // b.none
  4047ec:	cmp	w0, #0x3
  4047f0:	b.hi	404b20 <ferror@plt+0x2080>  // b.pmore
  4047f4:	cmp	w0, #0x2
  4047f8:	b.eq	404868 <ferror@plt+0x1dc8>  // b.none
  4047fc:	cmp	w0, #0x2
  404800:	b.hi	404b20 <ferror@plt+0x2080>  // b.pmore
  404804:	cmp	w0, #0x0
  404808:	b.eq	404b1c <ferror@plt+0x207c>  // b.none
  40480c:	cmp	w0, #0x1
  404810:	b.ne	404b20 <ferror@plt+0x2080>  // b.any
  404814:	bl	406e40 <ferror@plt+0x43a0>
  404818:	cmp	w0, #0x1
  40481c:	b.ls	40483c <ferror@plt+0x1d9c>  // b.plast
  404820:	adrp	x0, 424000 <ferror@plt+0x21560>
  404824:	add	x1, x0, #0x398
  404828:	adrp	x0, 424000 <ferror@plt+0x21560>
  40482c:	add	x0, x0, #0x4d0
  404830:	bl	402890 <lzma_stream_encoder_mt@plt>
  404834:	str	w0, [sp, #60]
  404838:	b	404b20 <ferror@plt+0x2080>
  40483c:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  404840:	add	x0, x0, #0x5ac
  404844:	ldr	w0, [x0]
  404848:	mov	w2, w0
  40484c:	adrp	x0, 424000 <ferror@plt+0x21560>
  404850:	add	x1, x0, #0x558
  404854:	adrp	x0, 424000 <ferror@plt+0x21560>
  404858:	add	x0, x0, #0x4d0
  40485c:	bl	402990 <lzma_stream_encoder@plt>
  404860:	str	w0, [sp, #60]
  404864:	b	404b20 <ferror@plt+0x2080>
  404868:	adrp	x0, 424000 <ferror@plt+0x21560>
  40486c:	add	x0, x0, #0x558
  404870:	ldr	x0, [x0, #8]
  404874:	mov	x1, x0
  404878:	adrp	x0, 424000 <ferror@plt+0x21560>
  40487c:	add	x0, x0, #0x4d0
  404880:	bl	4028a0 <lzma_alone_encoder@plt>
  404884:	str	w0, [sp, #60]
  404888:	b	404b20 <ferror@plt+0x2080>
  40488c:	adrp	x0, 424000 <ferror@plt+0x21560>
  404890:	add	x1, x0, #0x558
  404894:	adrp	x0, 424000 <ferror@plt+0x21560>
  404898:	add	x0, x0, #0x4d0
  40489c:	bl	402620 <lzma_raw_encoder@plt>
  4048a0:	str	w0, [sp, #60]
  4048a4:	b	404b20 <ferror@plt+0x2080>
  4048a8:	str	wzr, [sp, #56]
  4048ac:	adrp	x0, 424000 <ferror@plt+0x21560>
  4048b0:	add	x0, x0, #0x4ad
  4048b4:	ldrb	w0, [x0]
  4048b8:	cmp	w0, #0x0
  4048bc:	b.eq	4048d0 <ferror@plt+0x1e30>  // b.none
  4048c0:	ldr	w0, [sp, #56]
  4048c4:	orr	w0, w0, #0x10
  4048c8:	str	w0, [sp, #56]
  4048cc:	b	4048dc <ferror@plt+0x1e3c>
  4048d0:	ldr	w0, [sp, #56]
  4048d4:	orr	w0, w0, #0x2
  4048d8:	str	w0, [sp, #56]
  4048dc:	adrp	x0, 424000 <ferror@plt+0x21560>
  4048e0:	add	x0, x0, #0x4b8
  4048e4:	ldrb	w0, [x0]
  4048e8:	eor	w0, w0, #0x1
  4048ec:	and	w0, w0, #0xff
  4048f0:	cmp	w0, #0x0
  4048f4:	b.eq	404904 <ferror@plt+0x1e64>  // b.none
  4048f8:	ldr	w0, [sp, #56]
  4048fc:	orr	w0, w0, #0x8
  404900:	str	w0, [sp, #56]
  404904:	str	wzr, [sp, #52]
  404908:	adrp	x0, 424000 <ferror@plt+0x21560>
  40490c:	add	x0, x0, #0x4b4
  404910:	ldr	w0, [x0]
  404914:	cmp	w0, #0x3
  404918:	b.eq	4049b8 <ferror@plt+0x1f18>  // b.none
  40491c:	cmp	w0, #0x3
  404920:	b.hi	4049d8 <ferror@plt+0x1f38>  // b.pmore
  404924:	cmp	w0, #0x2
  404928:	b.eq	40499c <ferror@plt+0x1efc>  // b.none
  40492c:	cmp	w0, #0x2
  404930:	b.hi	4049d8 <ferror@plt+0x1f38>  // b.pmore
  404934:	cmp	w0, #0x0
  404938:	b.eq	404948 <ferror@plt+0x1ea8>  // b.none
  40493c:	cmp	w0, #0x1
  404940:	b.eq	404980 <ferror@plt+0x1ee0>  // b.none
  404944:	b	4049d8 <ferror@plt+0x1f38>
  404948:	bl	4045a8 <ferror@plt+0x1b08>
  40494c:	and	w0, w0, #0xff
  404950:	cmp	w0, #0x0
  404954:	b.eq	404964 <ferror@plt+0x1ec4>  // b.none
  404958:	mov	w0, #0x1                   	// #1
  40495c:	str	w0, [sp, #52]
  404960:	b	4049c4 <ferror@plt+0x1f24>
  404964:	bl	404600 <ferror@plt+0x1b60>
  404968:	and	w0, w0, #0xff
  40496c:	cmp	w0, #0x0
  404970:	b.eq	4049c4 <ferror@plt+0x1f24>  // b.none
  404974:	mov	w0, #0x2                   	// #2
  404978:	str	w0, [sp, #52]
  40497c:	b	4049c4 <ferror@plt+0x1f24>
  404980:	bl	4045a8 <ferror@plt+0x1b08>
  404984:	and	w0, w0, #0xff
  404988:	cmp	w0, #0x0
  40498c:	b.eq	4049cc <ferror@plt+0x1f2c>  // b.none
  404990:	mov	w0, #0x1                   	// #1
  404994:	str	w0, [sp, #52]
  404998:	b	4049cc <ferror@plt+0x1f2c>
  40499c:	bl	404600 <ferror@plt+0x1b60>
  4049a0:	and	w0, w0, #0xff
  4049a4:	cmp	w0, #0x0
  4049a8:	b.eq	4049d4 <ferror@plt+0x1f34>  // b.none
  4049ac:	mov	w0, #0x2                   	// #2
  4049b0:	str	w0, [sp, #52]
  4049b4:	b	4049d4 <ferror@plt+0x1f34>
  4049b8:	mov	w0, #0x3                   	// #3
  4049bc:	str	w0, [sp, #52]
  4049c0:	b	4049d8 <ferror@plt+0x1f38>
  4049c4:	nop
  4049c8:	b	4049d8 <ferror@plt+0x1f38>
  4049cc:	nop
  4049d0:	b	4049d8 <ferror@plt+0x1f38>
  4049d4:	nop
  4049d8:	ldr	w0, [sp, #52]
  4049dc:	cmp	w0, #0x3
  4049e0:	b.eq	404ab8 <ferror@plt+0x2018>  // b.none
  4049e4:	ldr	w0, [sp, #52]
  4049e8:	cmp	w0, #0x3
  4049ec:	b.hi	404ad4 <ferror@plt+0x2034>  // b.pmore
  4049f0:	ldr	w0, [sp, #52]
  4049f4:	cmp	w0, #0x2
  4049f8:	b.eq	404a98 <ferror@plt+0x1ff8>  // b.none
  4049fc:	ldr	w0, [sp, #52]
  404a00:	cmp	w0, #0x2
  404a04:	b.hi	404ad4 <ferror@plt+0x2034>  // b.pmore
  404a08:	ldr	w0, [sp, #52]
  404a0c:	cmp	w0, #0x0
  404a10:	b.eq	404a24 <ferror@plt+0x1f84>  // b.none
  404a14:	ldr	w0, [sp, #52]
  404a18:	cmp	w0, #0x1
  404a1c:	b.eq	404a74 <ferror@plt+0x1fd4>  // b.none
  404a20:	b	404ad4 <ferror@plt+0x2034>
  404a24:	adrp	x0, 424000 <ferror@plt+0x21560>
  404a28:	add	x0, x0, #0x4b0
  404a2c:	ldr	w0, [x0]
  404a30:	cmp	w0, #0x1
  404a34:	b.ne	404a68 <ferror@plt+0x1fc8>  // b.any
  404a38:	adrp	x0, 424000 <ferror@plt+0x21560>
  404a3c:	add	x0, x0, #0x4a9
  404a40:	ldrb	w0, [x0]
  404a44:	cmp	w0, #0x0
  404a48:	b.eq	404a68 <ferror@plt+0x1fc8>  // b.none
  404a4c:	adrp	x0, 424000 <ferror@plt+0x21560>
  404a50:	add	x0, x0, #0x4aa
  404a54:	ldrb	w0, [x0]
  404a58:	cmp	w0, #0x0
  404a5c:	b.eq	404a68 <ferror@plt+0x1fc8>  // b.none
  404a60:	mov	w0, #0x1                   	// #1
  404a64:	b	404b80 <ferror@plt+0x20e0>
  404a68:	mov	w0, #0x7                   	// #7
  404a6c:	str	w0, [sp, #60]
  404a70:	b	404ad4 <ferror@plt+0x2034>
  404a74:	mov	w0, #0x1                   	// #1
  404a78:	bl	406ef0 <ferror@plt+0x4450>
  404a7c:	ldr	w2, [sp, #56]
  404a80:	mov	x1, x0
  404a84:	adrp	x0, 424000 <ferror@plt+0x21560>
  404a88:	add	x0, x0, #0x4d0
  404a8c:	bl	4027d0 <lzma_stream_decoder@plt>
  404a90:	str	w0, [sp, #60]
  404a94:	b	404ad4 <ferror@plt+0x2034>
  404a98:	mov	w0, #0x1                   	// #1
  404a9c:	bl	406ef0 <ferror@plt+0x4450>
  404aa0:	mov	x1, x0
  404aa4:	adrp	x0, 424000 <ferror@plt+0x21560>
  404aa8:	add	x0, x0, #0x4d0
  404aac:	bl	4027f0 <lzma_alone_decoder@plt>
  404ab0:	str	w0, [sp, #60]
  404ab4:	b	404ad4 <ferror@plt+0x2034>
  404ab8:	adrp	x0, 424000 <ferror@plt+0x21560>
  404abc:	add	x1, x0, #0x558
  404ac0:	adrp	x0, 424000 <ferror@plt+0x21560>
  404ac4:	add	x0, x0, #0x4d0
  404ac8:	bl	402870 <lzma_raw_decoder@plt>
  404acc:	str	w0, [sp, #60]
  404ad0:	nop
  404ad4:	ldr	w0, [sp, #60]
  404ad8:	cmp	w0, #0x0
  404adc:	b.ne	404b20 <ferror@plt+0x2080>  // b.any
  404ae0:	ldr	w0, [sp, #52]
  404ae4:	cmp	w0, #0x3
  404ae8:	b.eq	404b20 <ferror@plt+0x2080>  // b.none
  404aec:	adrp	x0, 424000 <ferror@plt+0x21560>
  404af0:	add	x0, x0, #0x4d0
  404af4:	str	xzr, [x0, #24]
  404af8:	adrp	x0, 424000 <ferror@plt+0x21560>
  404afc:	add	x0, x0, #0x4d0
  404b00:	str	xzr, [x0, #32]
  404b04:	mov	w1, #0x0                   	// #0
  404b08:	adrp	x0, 424000 <ferror@plt+0x21560>
  404b0c:	add	x0, x0, #0x4d0
  404b10:	bl	4024c0 <lzma_code@plt>
  404b14:	str	w0, [sp, #60]
  404b18:	b	404b20 <ferror@plt+0x2080>
  404b1c:	nop
  404b20:	ldr	w0, [sp, #60]
  404b24:	cmp	w0, #0x0
  404b28:	b.eq	404b7c <ferror@plt+0x20dc>  // b.none
  404b2c:	ldr	x0, [sp, #40]
  404b30:	ldr	x19, [x0]
  404b34:	ldr	w0, [sp, #60]
  404b38:	bl	408d00 <ferror@plt+0x6260>
  404b3c:	mov	x2, x0
  404b40:	mov	x1, x19
  404b44:	adrp	x0, 40e000 <ferror@plt+0xb560>
  404b48:	add	x0, x0, #0xf20
  404b4c:	bl	408b74 <ferror@plt+0x60d4>
  404b50:	ldr	w0, [sp, #60]
  404b54:	cmp	w0, #0x6
  404b58:	b.ne	404b74 <ferror@plt+0x20d4>  // b.any
  404b5c:	adrp	x0, 424000 <ferror@plt+0x21560>
  404b60:	add	x0, x0, #0x4d0
  404b64:	bl	4025f0 <lzma_memusage@plt>
  404b68:	mov	x1, x0
  404b6c:	mov	w0, #0x1                   	// #1
  404b70:	bl	408e90 <ferror@plt+0x63f0>
  404b74:	mov	w0, #0x2                   	// #2
  404b78:	b	404b80 <ferror@plt+0x20e0>
  404b7c:	mov	w0, #0x0                   	// #0
  404b80:	ldr	x19, [sp, #16]
  404b84:	ldp	x29, x30, [sp], #64
  404b88:	ret
  404b8c:	stp	x29, x30, [sp, #-48]!
  404b90:	mov	x29, sp
  404b94:	str	x0, [sp, #40]
  404b98:	str	x1, [sp, #32]
  404b9c:	str	x2, [sp, #24]
  404ba0:	ldr	x0, [sp, #32]
  404ba4:	ldr	x0, [x0]
  404ba8:	cmp	x0, #0x0
  404bac:	b.eq	404c14 <ferror@plt+0x2174>  // b.none
  404bb0:	ldr	x0, [sp, #32]
  404bb4:	ldr	x1, [x0]
  404bb8:	adrp	x0, 424000 <ferror@plt+0x21560>
  404bbc:	add	x0, x0, #0x4c0
  404bc0:	ldr	x0, [x0]
  404bc4:	cmp	x1, x0
  404bc8:	b.ls	404be4 <ferror@plt+0x2144>  // b.plast
  404bcc:	adrp	x0, 424000 <ferror@plt+0x21560>
  404bd0:	add	x0, x0, #0x4c0
  404bd4:	ldr	x1, [x0]
  404bd8:	ldr	x0, [sp, #40]
  404bdc:	str	x1, [x0]
  404be0:	b	404bf4 <ferror@plt+0x2154>
  404be4:	ldr	x0, [sp, #32]
  404be8:	ldr	x1, [x0]
  404bec:	ldr	x0, [sp, #40]
  404bf0:	str	x1, [x0]
  404bf4:	ldr	x0, [sp, #32]
  404bf8:	ldr	x1, [x0]
  404bfc:	ldr	x0, [sp, #40]
  404c00:	ldr	x0, [x0]
  404c04:	sub	x1, x1, x0
  404c08:	ldr	x0, [sp, #32]
  404c0c:	str	x1, [x0]
  404c10:	b	404cec <ferror@plt+0x224c>
  404c14:	adrp	x0, 424000 <ferror@plt+0x21560>
  404c18:	add	x0, x0, #0x4c8
  404c1c:	ldr	x1, [x0]
  404c20:	ldr	x0, [sp, #24]
  404c24:	ldr	x0, [x0]
  404c28:	add	x0, x0, #0x1
  404c2c:	lsl	x0, x0, #3
  404c30:	add	x0, x1, x0
  404c34:	ldr	x0, [x0]
  404c38:	cmp	x0, #0x0
  404c3c:	b.eq	404c54 <ferror@plt+0x21b4>  // b.none
  404c40:	ldr	x0, [sp, #24]
  404c44:	ldr	x0, [x0]
  404c48:	add	x1, x0, #0x1
  404c4c:	ldr	x0, [sp, #24]
  404c50:	str	x1, [x0]
  404c54:	adrp	x0, 424000 <ferror@plt+0x21560>
  404c58:	add	x0, x0, #0x4c8
  404c5c:	ldr	x1, [x0]
  404c60:	ldr	x0, [sp, #24]
  404c64:	ldr	x0, [x0]
  404c68:	lsl	x0, x0, #3
  404c6c:	add	x0, x1, x0
  404c70:	ldr	x1, [x0]
  404c74:	ldr	x0, [sp, #40]
  404c78:	str	x1, [x0]
  404c7c:	bl	406e40 <ferror@plt+0x43a0>
  404c80:	cmp	w0, #0x1
  404c84:	b.ne	404cec <ferror@plt+0x224c>  // b.any
  404c88:	adrp	x0, 424000 <ferror@plt+0x21560>
  404c8c:	add	x0, x0, #0x4c0
  404c90:	ldr	x0, [x0]
  404c94:	cmp	x0, #0x0
  404c98:	b.eq	404cec <ferror@plt+0x224c>  // b.none
  404c9c:	ldr	x0, [sp, #40]
  404ca0:	ldr	x1, [x0]
  404ca4:	adrp	x0, 424000 <ferror@plt+0x21560>
  404ca8:	add	x0, x0, #0x4c0
  404cac:	ldr	x0, [x0]
  404cb0:	cmp	x1, x0
  404cb4:	b.ls	404cec <ferror@plt+0x224c>  // b.plast
  404cb8:	ldr	x0, [sp, #40]
  404cbc:	ldr	x1, [x0]
  404cc0:	adrp	x0, 424000 <ferror@plt+0x21560>
  404cc4:	add	x0, x0, #0x4c0
  404cc8:	ldr	x0, [x0]
  404ccc:	sub	x1, x1, x0
  404cd0:	ldr	x0, [sp, #32]
  404cd4:	str	x1, [x0]
  404cd8:	adrp	x0, 424000 <ferror@plt+0x21560>
  404cdc:	add	x0, x0, #0x4c0
  404ce0:	ldr	x1, [x0]
  404ce4:	ldr	x0, [sp, #40]
  404ce8:	str	x1, [x0]
  404cec:	nop
  404cf0:	ldp	x29, x30, [sp], #48
  404cf4:	ret
  404cf8:	stp	x29, x30, [sp, #-96]!
  404cfc:	mov	x29, sp
  404d00:	str	x19, [sp, #16]
  404d04:	str	x0, [sp, #40]
  404d08:	ldr	x0, [sp, #40]
  404d0c:	ldrb	w0, [x0, #24]
  404d10:	cmp	w0, #0x0
  404d14:	b.eq	404d20 <ferror@plt+0x2280>  // b.none
  404d18:	mov	w0, #0x3                   	// #3
  404d1c:	b	404d24 <ferror@plt+0x2284>
  404d20:	mov	w0, #0x0                   	// #0
  404d24:	str	w0, [sp, #92]
  404d28:	strb	wzr, [sp, #87]
  404d2c:	mov	x0, #0xffffffffffffffff    	// #-1
  404d30:	str	x0, [sp, #72]
  404d34:	str	xzr, [sp, #64]
  404d38:	str	xzr, [sp, #56]
  404d3c:	adrp	x0, 424000 <ferror@plt+0x21560>
  404d40:	add	x0, x0, #0x4b0
  404d44:	ldr	w0, [x0]
  404d48:	cmp	w0, #0x0
  404d4c:	b.ne	404e1c <ferror@plt+0x237c>  // b.any
  404d50:	adrp	x0, 424000 <ferror@plt+0x21560>
  404d54:	add	x0, x0, #0x4b4
  404d58:	ldr	w0, [x0]
  404d5c:	cmp	w0, #0x1
  404d60:	b.ne	404e1c <ferror@plt+0x237c>  // b.any
  404d64:	bl	406e40 <ferror@plt+0x43a0>
  404d68:	cmp	w0, #0x1
  404d6c:	b.ne	404d94 <ferror@plt+0x22f4>  // b.any
  404d70:	adrp	x0, 424000 <ferror@plt+0x21560>
  404d74:	add	x0, x0, #0x4c0
  404d78:	ldr	x0, [x0]
  404d7c:	cmp	x0, #0x0
  404d80:	b.eq	404d94 <ferror@plt+0x22f4>  // b.none
  404d84:	adrp	x0, 424000 <ferror@plt+0x21560>
  404d88:	add	x0, x0, #0x4c0
  404d8c:	ldr	x0, [x0]
  404d90:	str	x0, [sp, #72]
  404d94:	adrp	x0, 424000 <ferror@plt+0x21560>
  404d98:	add	x0, x0, #0x4c8
  404d9c:	ldr	x0, [x0]
  404da0:	cmp	x0, #0x0
  404da4:	b.eq	404e1c <ferror@plt+0x237c>  // b.none
  404da8:	adrp	x0, 424000 <ferror@plt+0x21560>
  404dac:	add	x0, x0, #0x4c8
  404db0:	ldr	x1, [x0]
  404db4:	ldr	x0, [sp, #56]
  404db8:	lsl	x0, x0, #3
  404dbc:	add	x0, x1, x0
  404dc0:	ldr	x1, [x0]
  404dc4:	ldr	x0, [sp, #72]
  404dc8:	cmp	x1, x0
  404dcc:	b.ls	404dfc <ferror@plt+0x235c>  // b.plast
  404dd0:	adrp	x0, 424000 <ferror@plt+0x21560>
  404dd4:	add	x0, x0, #0x4c8
  404dd8:	ldr	x1, [x0]
  404ddc:	ldr	x0, [sp, #56]
  404de0:	lsl	x0, x0, #3
  404de4:	add	x0, x1, x0
  404de8:	ldr	x1, [x0]
  404dec:	ldr	x0, [sp, #72]
  404df0:	sub	x0, x1, x0
  404df4:	str	x0, [sp, #64]
  404df8:	b	404e1c <ferror@plt+0x237c>
  404dfc:	adrp	x0, 424000 <ferror@plt+0x21560>
  404e00:	add	x0, x0, #0x4c8
  404e04:	ldr	x1, [x0]
  404e08:	ldr	x0, [sp, #56]
  404e0c:	lsl	x0, x0, #3
  404e10:	add	x0, x1, x0
  404e14:	ldr	x0, [x0]
  404e18:	str	x0, [sp, #72]
  404e1c:	adrp	x0, 424000 <ferror@plt+0x21560>
  404e20:	add	x0, x0, #0x4d0
  404e24:	adrp	x1, 426000 <stdin@@GLIBC_2.17+0x1b60>
  404e28:	add	x1, x1, #0x5a8
  404e2c:	str	x1, [x0, #24]
  404e30:	adrp	x0, 424000 <ferror@plt+0x21560>
  404e34:	add	x0, x0, #0x4d0
  404e38:	mov	x1, #0x2000                	// #8192
  404e3c:	str	x1, [x0, #32]
  404e40:	b	405290 <ferror@plt+0x27f0>
  404e44:	adrp	x0, 424000 <ferror@plt+0x21560>
  404e48:	add	x0, x0, #0x4d0
  404e4c:	ldr	x0, [x0, #8]
  404e50:	cmp	x0, #0x0
  404e54:	b.ne	404f3c <ferror@plt+0x249c>  // b.any
  404e58:	ldr	w0, [sp, #92]
  404e5c:	cmp	w0, #0x0
  404e60:	b.ne	404f3c <ferror@plt+0x249c>  // b.any
  404e64:	adrp	x0, 424000 <ferror@plt+0x21560>
  404e68:	add	x0, x0, #0x4d0
  404e6c:	adrp	x1, 424000 <ferror@plt+0x21560>
  404e70:	add	x1, x1, #0x5a8
  404e74:	str	x1, [x0]
  404e78:	ldr	x0, [sp, #72]
  404e7c:	mov	x1, #0x2000                	// #8192
  404e80:	cmp	x0, #0x2, lsl #12
  404e84:	csel	x0, x0, x1, ls  // ls = plast
  404e88:	mov	x2, x0
  404e8c:	adrp	x0, 424000 <ferror@plt+0x21560>
  404e90:	add	x1, x0, #0x5a8
  404e94:	ldr	x0, [sp, #40]
  404e98:	bl	4068b0 <ferror@plt+0x3e10>
  404e9c:	mov	x1, x0
  404ea0:	adrp	x0, 424000 <ferror@plt+0x21560>
  404ea4:	add	x0, x0, #0x4d0
  404ea8:	str	x1, [x0, #8]
  404eac:	adrp	x0, 424000 <ferror@plt+0x21560>
  404eb0:	add	x0, x0, #0x4d0
  404eb4:	ldr	x0, [x0, #8]
  404eb8:	cmn	x0, #0x1
  404ebc:	b.eq	4052a8 <ferror@plt+0x2808>  // b.none
  404ec0:	ldr	x0, [sp, #40]
  404ec4:	ldrb	w0, [x0, #24]
  404ec8:	cmp	w0, #0x0
  404ecc:	b.eq	404edc <ferror@plt+0x243c>  // b.none
  404ed0:	mov	w0, #0x3                   	// #3
  404ed4:	str	w0, [sp, #92]
  404ed8:	b	404f14 <ferror@plt+0x2474>
  404edc:	ldr	x0, [sp, #72]
  404ee0:	cmn	x0, #0x1
  404ee4:	b.eq	404f14 <ferror@plt+0x2474>  // b.none
  404ee8:	ldr	x1, [sp, #72]
  404eec:	adrp	x0, 424000 <ferror@plt+0x21560>
  404ef0:	add	x0, x0, #0x4d0
  404ef4:	ldr	x0, [x0, #8]
  404ef8:	sub	x0, x1, x0
  404efc:	str	x0, [sp, #72]
  404f00:	ldr	x0, [sp, #72]
  404f04:	cmp	x0, #0x0
  404f08:	b.ne	404f14 <ferror@plt+0x2474>  // b.any
  404f0c:	mov	w0, #0x4                   	// #4
  404f10:	str	w0, [sp, #92]
  404f14:	ldr	w0, [sp, #92]
  404f18:	cmp	w0, #0x0
  404f1c:	b.ne	404f3c <ferror@plt+0x249c>  // b.any
  404f20:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  404f24:	add	x0, x0, #0xc09
  404f28:	ldrb	w0, [x0]
  404f2c:	cmp	w0, #0x0
  404f30:	b.eq	404f3c <ferror@plt+0x249c>  // b.none
  404f34:	mov	w0, #0x1                   	// #1
  404f38:	str	w0, [sp, #92]
  404f3c:	ldr	w1, [sp, #92]
  404f40:	adrp	x0, 424000 <ferror@plt+0x21560>
  404f44:	add	x0, x0, #0x4d0
  404f48:	bl	4024c0 <lzma_code@plt>
  404f4c:	str	w0, [sp, #88]
  404f50:	adrp	x0, 424000 <ferror@plt+0x21560>
  404f54:	add	x0, x0, #0x4d0
  404f58:	ldr	x0, [x0, #32]
  404f5c:	cmp	x0, #0x0
  404f60:	b.ne	404fd0 <ferror@plt+0x2530>  // b.any
  404f64:	adrp	x0, 424000 <ferror@plt+0x21560>
  404f68:	add	x0, x0, #0x4b0
  404f6c:	ldr	w0, [x0]
  404f70:	cmp	w0, #0x2
  404f74:	b.eq	404fac <ferror@plt+0x250c>  // b.none
  404f78:	adrp	x0, 424000 <ferror@plt+0x21560>
  404f7c:	add	x0, x0, #0x4d0
  404f80:	ldr	x0, [x0, #32]
  404f84:	mov	x1, #0x2000                	// #8192
  404f88:	sub	x0, x1, x0
  404f8c:	mov	x2, x0
  404f90:	adrp	x0, 426000 <stdin@@GLIBC_2.17+0x1b60>
  404f94:	add	x1, x0, #0x5a8
  404f98:	ldr	x0, [sp, #40]
  404f9c:	bl	406ca8 <ferror@plt+0x4208>
  404fa0:	and	w0, w0, #0xff
  404fa4:	cmp	w0, #0x0
  404fa8:	b.ne	4052b0 <ferror@plt+0x2810>  // b.any
  404fac:	adrp	x0, 424000 <ferror@plt+0x21560>
  404fb0:	add	x0, x0, #0x4d0
  404fb4:	adrp	x1, 426000 <stdin@@GLIBC_2.17+0x1b60>
  404fb8:	add	x1, x1, #0x5a8
  404fbc:	str	x1, [x0, #24]
  404fc0:	adrp	x0, 424000 <ferror@plt+0x21560>
  404fc4:	add	x0, x0, #0x4d0
  404fc8:	mov	x1, #0x2000                	// #8192
  404fcc:	str	x1, [x0, #32]
  404fd0:	ldr	w0, [sp, #88]
  404fd4:	cmp	w0, #0x1
  404fd8:	b.ne	4050a0 <ferror@plt+0x2600>  // b.any
  404fdc:	ldr	w0, [sp, #92]
  404fe0:	cmp	w0, #0x1
  404fe4:	b.eq	404ff4 <ferror@plt+0x2554>  // b.none
  404fe8:	ldr	w0, [sp, #92]
  404fec:	cmp	w0, #0x4
  404ff0:	b.ne	4050a0 <ferror@plt+0x2600>  // b.any
  404ff4:	ldr	w0, [sp, #92]
  404ff8:	cmp	w0, #0x1
  404ffc:	b.ne	405060 <ferror@plt+0x25c0>  // b.any
  405000:	adrp	x0, 424000 <ferror@plt+0x21560>
  405004:	add	x0, x0, #0x4d0
  405008:	ldr	x0, [x0, #32]
  40500c:	mov	x1, #0x2000                	// #8192
  405010:	sub	x0, x1, x0
  405014:	mov	x2, x0
  405018:	adrp	x0, 426000 <stdin@@GLIBC_2.17+0x1b60>
  40501c:	add	x1, x0, #0x5a8
  405020:	ldr	x0, [sp, #40]
  405024:	bl	406ca8 <ferror@plt+0x4208>
  405028:	and	w0, w0, #0xff
  40502c:	cmp	w0, #0x0
  405030:	b.ne	4052b8 <ferror@plt+0x2818>  // b.any
  405034:	adrp	x0, 424000 <ferror@plt+0x21560>
  405038:	add	x0, x0, #0x4d0
  40503c:	adrp	x1, 426000 <stdin@@GLIBC_2.17+0x1b60>
  405040:	add	x1, x1, #0x5a8
  405044:	str	x1, [x0, #24]
  405048:	adrp	x0, 424000 <ferror@plt+0x21560>
  40504c:	add	x0, x0, #0x4d0
  405050:	mov	x1, #0x2000                	// #8192
  405054:	str	x1, [x0, #32]
  405058:	bl	4099f4 <ferror@plt+0x6f54>
  40505c:	b	405098 <ferror@plt+0x25f8>
  405060:	adrp	x0, 424000 <ferror@plt+0x21560>
  405064:	add	x0, x0, #0x4c8
  405068:	ldr	x0, [x0]
  40506c:	cmp	x0, #0x0
  405070:	b.ne	405088 <ferror@plt+0x25e8>  // b.any
  405074:	adrp	x0, 424000 <ferror@plt+0x21560>
  405078:	add	x0, x0, #0x4c0
  40507c:	ldr	x0, [x0]
  405080:	str	x0, [sp, #72]
  405084:	b	405098 <ferror@plt+0x25f8>
  405088:	add	x2, sp, #0x38
  40508c:	add	x1, sp, #0x40
  405090:	add	x0, sp, #0x48
  405094:	bl	404b8c <ferror@plt+0x20ec>
  405098:	str	wzr, [sp, #92]
  40509c:	b	40528c <ferror@plt+0x27ec>
  4050a0:	ldr	w0, [sp, #88]
  4050a4:	cmp	w0, #0x0
  4050a8:	b.eq	40528c <ferror@plt+0x27ec>  // b.none
  4050ac:	ldr	w0, [sp, #88]
  4050b0:	cmp	w0, #0x2
  4050b4:	b.eq	4050cc <ferror@plt+0x262c>  // b.none
  4050b8:	ldr	w0, [sp, #88]
  4050bc:	cmp	w0, #0x3
  4050c0:	b.eq	4050cc <ferror@plt+0x262c>  // b.none
  4050c4:	mov	w0, #0x1                   	// #1
  4050c8:	b	4050d0 <ferror@plt+0x2630>
  4050cc:	mov	w0, #0x0                   	// #0
  4050d0:	strb	w0, [sp, #86]
  4050d4:	ldrb	w0, [sp, #86]
  4050d8:	and	w0, w0, #0x1
  4050dc:	strb	w0, [sp, #86]
  4050e0:	ldrb	w0, [sp, #86]
  4050e4:	cmp	w0, #0x0
  4050e8:	b.eq	405134 <ferror@plt+0x2694>  // b.none
  4050ec:	adrp	x0, 424000 <ferror@plt+0x21560>
  4050f0:	add	x0, x0, #0x4b0
  4050f4:	ldr	w0, [x0]
  4050f8:	cmp	w0, #0x2
  4050fc:	b.eq	405134 <ferror@plt+0x2694>  // b.none
  405100:	adrp	x0, 424000 <ferror@plt+0x21560>
  405104:	add	x0, x0, #0x4d0
  405108:	ldr	x0, [x0, #32]
  40510c:	mov	x1, #0x2000                	// #8192
  405110:	sub	x0, x1, x0
  405114:	mov	x2, x0
  405118:	adrp	x0, 426000 <stdin@@GLIBC_2.17+0x1b60>
  40511c:	add	x1, x0, #0x5a8
  405120:	ldr	x0, [sp, #40]
  405124:	bl	406ca8 <ferror@plt+0x4208>
  405128:	and	w0, w0, #0xff
  40512c:	cmp	w0, #0x0
  405130:	b.ne	4052c0 <ferror@plt+0x2820>  // b.any
  405134:	ldr	w0, [sp, #88]
  405138:	cmp	w0, #0x1
  40513c:	b.ne	405204 <ferror@plt+0x2764>  // b.any
  405140:	adrp	x0, 424000 <ferror@plt+0x21560>
  405144:	add	x0, x0, #0x4b8
  405148:	ldrb	w0, [x0]
  40514c:	cmp	w0, #0x0
  405150:	b.eq	405178 <ferror@plt+0x26d8>  // b.none
  405154:	adrp	x0, 424000 <ferror@plt+0x21560>
  405158:	add	x0, x0, #0x4d0
  40515c:	ldr	x0, [x0, #8]
  405160:	mov	x1, x0
  405164:	ldr	x0, [sp, #40]
  405168:	bl	406864 <ferror@plt+0x3dc4>
  40516c:	mov	w0, #0x1                   	// #1
  405170:	strb	w0, [sp, #87]
  405174:	b	4052d4 <ferror@plt+0x2834>
  405178:	adrp	x0, 424000 <ferror@plt+0x21560>
  40517c:	add	x0, x0, #0x4d0
  405180:	ldr	x0, [x0, #8]
  405184:	cmp	x0, #0x0
  405188:	b.ne	4051dc <ferror@plt+0x273c>  // b.any
  40518c:	ldr	x0, [sp, #40]
  405190:	ldrb	w0, [x0, #24]
  405194:	eor	w0, w0, #0x1
  405198:	and	w0, w0, #0xff
  40519c:	cmp	w0, #0x0
  4051a0:	b.eq	4051dc <ferror@plt+0x273c>  // b.none
  4051a4:	mov	x2, #0x1                   	// #1
  4051a8:	adrp	x0, 424000 <ferror@plt+0x21560>
  4051ac:	add	x1, x0, #0x5a8
  4051b0:	ldr	x0, [sp, #40]
  4051b4:	bl	4068b0 <ferror@plt+0x3e10>
  4051b8:	mov	x1, x0
  4051bc:	adrp	x0, 424000 <ferror@plt+0x21560>
  4051c0:	add	x0, x0, #0x4d0
  4051c4:	str	x1, [x0, #8]
  4051c8:	adrp	x0, 424000 <ferror@plt+0x21560>
  4051cc:	add	x0, x0, #0x4d0
  4051d0:	ldr	x0, [x0, #8]
  4051d4:	cmn	x0, #0x1
  4051d8:	b.eq	4052c8 <ferror@plt+0x2828>  // b.none
  4051dc:	adrp	x0, 424000 <ferror@plt+0x21560>
  4051e0:	add	x0, x0, #0x4d0
  4051e4:	ldr	x0, [x0, #8]
  4051e8:	cmp	x0, #0x0
  4051ec:	b.ne	4051fc <ferror@plt+0x275c>  // b.any
  4051f0:	mov	w0, #0x1                   	// #1
  4051f4:	strb	w0, [sp, #87]
  4051f8:	b	4052d4 <ferror@plt+0x2834>
  4051fc:	mov	w0, #0x9                   	// #9
  405200:	str	w0, [sp, #88]
  405204:	ldrb	w0, [sp, #86]
  405208:	cmp	w0, #0x0
  40520c:	b.eq	405238 <ferror@plt+0x2798>  // b.none
  405210:	ldr	x0, [sp, #40]
  405214:	ldr	x19, [x0]
  405218:	ldr	w0, [sp, #88]
  40521c:	bl	408d00 <ferror@plt+0x6260>
  405220:	mov	x2, x0
  405224:	mov	x1, x19
  405228:	adrp	x0, 40e000 <ferror@plt+0xb560>
  40522c:	add	x0, x0, #0xf20
  405230:	bl	408b74 <ferror@plt+0x60d4>
  405234:	b	40525c <ferror@plt+0x27bc>
  405238:	ldr	x0, [sp, #40]
  40523c:	ldr	x19, [x0]
  405240:	ldr	w0, [sp, #88]
  405244:	bl	408d00 <ferror@plt+0x6260>
  405248:	mov	x2, x0
  40524c:	mov	x1, x19
  405250:	adrp	x0, 40e000 <ferror@plt+0xb560>
  405254:	add	x0, x0, #0xf20
  405258:	bl	408ac4 <ferror@plt+0x6024>
  40525c:	ldr	w0, [sp, #88]
  405260:	cmp	w0, #0x6
  405264:	b.ne	405280 <ferror@plt+0x27e0>  // b.any
  405268:	adrp	x0, 424000 <ferror@plt+0x21560>
  40526c:	add	x0, x0, #0x4d0
  405270:	bl	4025f0 <lzma_memusage@plt>
  405274:	mov	x1, x0
  405278:	mov	w0, #0x1                   	// #1
  40527c:	bl	408e90 <ferror@plt+0x63f0>
  405280:	ldrb	w0, [sp, #86]
  405284:	cmp	w0, #0x0
  405288:	b.ne	4052d0 <ferror@plt+0x2830>  // b.any
  40528c:	bl	408418 <ferror@plt+0x5978>
  405290:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  405294:	add	x0, x0, #0x8a8
  405298:	ldr	w0, [x0]
  40529c:	cmp	w0, #0x0
  4052a0:	b.eq	404e44 <ferror@plt+0x23a4>  // b.none
  4052a4:	b	4052d4 <ferror@plt+0x2834>
  4052a8:	nop
  4052ac:	b	4052d4 <ferror@plt+0x2834>
  4052b0:	nop
  4052b4:	b	4052d4 <ferror@plt+0x2834>
  4052b8:	nop
  4052bc:	b	4052d4 <ferror@plt+0x2834>
  4052c0:	nop
  4052c4:	b	4052d4 <ferror@plt+0x2834>
  4052c8:	nop
  4052cc:	b	4052d4 <ferror@plt+0x2834>
  4052d0:	nop
  4052d4:	ldrb	w0, [sp, #87]
  4052d8:	ldr	x19, [sp, #16]
  4052dc:	ldp	x29, x30, [sp], #96
  4052e0:	ret
  4052e4:	stp	x29, x30, [sp, #-32]!
  4052e8:	mov	x29, sp
  4052ec:	str	x0, [sp, #24]
  4052f0:	b	4053c8 <ferror@plt+0x2928>
  4052f4:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  4052f8:	add	x0, x0, #0x8a8
  4052fc:	ldr	w0, [x0]
  405300:	cmp	w0, #0x0
  405304:	b.eq	405310 <ferror@plt+0x2870>  // b.none
  405308:	mov	w0, #0x0                   	// #0
  40530c:	b	4053e0 <ferror@plt+0x2940>
  405310:	adrp	x0, 424000 <ferror@plt+0x21560>
  405314:	add	x0, x0, #0x4d0
  405318:	ldr	x0, [x0, #8]
  40531c:	mov	x2, x0
  405320:	adrp	x0, 424000 <ferror@plt+0x21560>
  405324:	add	x1, x0, #0x5a8
  405328:	ldr	x0, [sp, #24]
  40532c:	bl	406ca8 <ferror@plt+0x4208>
  405330:	and	w0, w0, #0xff
  405334:	cmp	w0, #0x0
  405338:	b.eq	405344 <ferror@plt+0x28a4>  // b.none
  40533c:	mov	w0, #0x0                   	// #0
  405340:	b	4053e0 <ferror@plt+0x2940>
  405344:	adrp	x0, 424000 <ferror@plt+0x21560>
  405348:	add	x0, x0, #0x4d0
  40534c:	ldr	x1, [x0, #16]
  405350:	adrp	x0, 424000 <ferror@plt+0x21560>
  405354:	add	x0, x0, #0x4d0
  405358:	ldr	x0, [x0, #8]
  40535c:	add	x1, x1, x0
  405360:	adrp	x0, 424000 <ferror@plt+0x21560>
  405364:	add	x0, x0, #0x4d0
  405368:	str	x1, [x0, #16]
  40536c:	adrp	x0, 424000 <ferror@plt+0x21560>
  405370:	add	x0, x0, #0x4d0
  405374:	ldr	x1, [x0, #16]
  405378:	adrp	x0, 424000 <ferror@plt+0x21560>
  40537c:	add	x0, x0, #0x4d0
  405380:	str	x1, [x0, #40]
  405384:	bl	408418 <ferror@plt+0x5978>
  405388:	mov	x2, #0x2000                	// #8192
  40538c:	adrp	x0, 424000 <ferror@plt+0x21560>
  405390:	add	x1, x0, #0x5a8
  405394:	ldr	x0, [sp, #24]
  405398:	bl	4068b0 <ferror@plt+0x3e10>
  40539c:	mov	x1, x0
  4053a0:	adrp	x0, 424000 <ferror@plt+0x21560>
  4053a4:	add	x0, x0, #0x4d0
  4053a8:	str	x1, [x0, #8]
  4053ac:	adrp	x0, 424000 <ferror@plt+0x21560>
  4053b0:	add	x0, x0, #0x4d0
  4053b4:	ldr	x0, [x0, #8]
  4053b8:	cmn	x0, #0x1
  4053bc:	b.ne	4053c8 <ferror@plt+0x2928>  // b.any
  4053c0:	mov	w0, #0x0                   	// #0
  4053c4:	b	4053e0 <ferror@plt+0x2940>
  4053c8:	adrp	x0, 424000 <ferror@plt+0x21560>
  4053cc:	add	x0, x0, #0x4d0
  4053d0:	ldr	x0, [x0, #8]
  4053d4:	cmp	x0, #0x0
  4053d8:	b.ne	4052f4 <ferror@plt+0x2854>  // b.any
  4053dc:	mov	w0, #0x1                   	// #1
  4053e0:	ldp	x29, x30, [sp], #32
  4053e4:	ret
  4053e8:	stp	x29, x30, [sp, #-64]!
  4053ec:	mov	x29, sp
  4053f0:	str	x0, [sp, #24]
  4053f4:	ldr	x0, [sp, #24]
  4053f8:	bl	4079f0 <ferror@plt+0x4f50>
  4053fc:	ldr	x0, [sp, #24]
  405400:	bl	406014 <ferror@plt+0x3574>
  405404:	str	x0, [sp, #48]
  405408:	ldr	x0, [sp, #48]
  40540c:	cmp	x0, #0x0
  405410:	b.eq	40555c <ferror@plt+0x2abc>  // b.none
  405414:	strb	wzr, [sp, #63]
  405418:	adrp	x0, 424000 <ferror@plt+0x21560>
  40541c:	add	x0, x0, #0x4b0
  405420:	ldr	w0, [x0]
  405424:	cmp	w0, #0x0
  405428:	b.ne	405448 <ferror@plt+0x29a8>  // b.any
  40542c:	adrp	x0, 424000 <ferror@plt+0x21560>
  405430:	add	x0, x0, #0x4d0
  405434:	str	xzr, [x0]
  405438:	adrp	x0, 424000 <ferror@plt+0x21560>
  40543c:	add	x0, x0, #0x4d0
  405440:	str	xzr, [x0, #8]
  405444:	b	405480 <ferror@plt+0x29e0>
  405448:	adrp	x0, 424000 <ferror@plt+0x21560>
  40544c:	add	x0, x0, #0x4d0
  405450:	adrp	x1, 424000 <ferror@plt+0x21560>
  405454:	add	x1, x1, #0x5a8
  405458:	str	x1, [x0]
  40545c:	mov	x2, #0x2000                	// #8192
  405460:	adrp	x0, 424000 <ferror@plt+0x21560>
  405464:	add	x1, x0, #0x5a8
  405468:	ldr	x0, [sp, #48]
  40546c:	bl	4068b0 <ferror@plt+0x3e10>
  405470:	mov	x1, x0
  405474:	adrp	x0, 424000 <ferror@plt+0x21560>
  405478:	add	x0, x0, #0x4d0
  40547c:	str	x1, [x0, #8]
  405480:	adrp	x0, 424000 <ferror@plt+0x21560>
  405484:	add	x0, x0, #0x4d0
  405488:	ldr	x0, [x0, #8]
  40548c:	cmn	x0, #0x1
  405490:	b.eq	40554c <ferror@plt+0x2aac>  // b.none
  405494:	ldr	x0, [sp, #48]
  405498:	bl	4047ac <ferror@plt+0x1d0c>
  40549c:	str	w0, [sp, #44]
  4054a0:	ldr	w0, [sp, #44]
  4054a4:	cmp	w0, #0x2
  4054a8:	b.eq	40554c <ferror@plt+0x2aac>  // b.none
  4054ac:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  4054b0:	add	x0, x0, #0x8a8
  4054b4:	ldr	w0, [x0]
  4054b8:	cmp	w0, #0x0
  4054bc:	b.ne	40554c <ferror@plt+0x2aac>  // b.any
  4054c0:	adrp	x0, 424000 <ferror@plt+0x21560>
  4054c4:	add	x0, x0, #0x4b0
  4054c8:	ldr	w0, [x0]
  4054cc:	cmp	w0, #0x2
  4054d0:	b.eq	4054f0 <ferror@plt+0x2a50>  // b.none
  4054d4:	ldr	x0, [sp, #48]
  4054d8:	bl	406580 <ferror@plt+0x3ae0>
  4054dc:	and	w0, w0, #0xff
  4054e0:	eor	w0, w0, #0x1
  4054e4:	and	w0, w0, #0xff
  4054e8:	cmp	w0, #0x0
  4054ec:	b.eq	40554c <ferror@plt+0x2aac>  // b.none
  4054f0:	bl	409970 <ferror@plt+0x6ed0>
  4054f4:	ldr	x0, [sp, #48]
  4054f8:	ldr	x0, [x0, #88]
  4054fc:	mov	x1, #0x0                   	// #0
  405500:	cmp	x0, #0x0
  405504:	csel	x0, x0, x1, ge  // ge = tcont
  405508:	str	x0, [sp, #32]
  40550c:	ldr	x1, [sp, #32]
  405510:	adrp	x0, 424000 <ferror@plt+0x21560>
  405514:	add	x0, x0, #0x4d0
  405518:	bl	407a84 <ferror@plt+0x4fe4>
  40551c:	ldr	w0, [sp, #44]
  405520:	cmp	w0, #0x0
  405524:	b.ne	405538 <ferror@plt+0x2a98>  // b.any
  405528:	ldr	x0, [sp, #48]
  40552c:	bl	404cf8 <ferror@plt+0x2258>
  405530:	strb	w0, [sp, #63]
  405534:	b	405544 <ferror@plt+0x2aa4>
  405538:	ldr	x0, [sp, #48]
  40553c:	bl	4052e4 <ferror@plt+0x2844>
  405540:	strb	w0, [sp, #63]
  405544:	ldrb	w0, [sp, #63]
  405548:	bl	408918 <ferror@plt+0x5e78>
  40554c:	ldrb	w1, [sp, #63]
  405550:	ldr	x0, [sp, #48]
  405554:	bl	406720 <ferror@plt+0x3c80>
  405558:	b	405560 <ferror@plt+0x2ac0>
  40555c:	nop
  405560:	ldp	x29, x30, [sp], #64
  405564:	ret
  405568:	stp	x29, x30, [sp, #-48]!
  40556c:	mov	x29, sp
  405570:	str	x19, [sp, #16]
  405574:	mov	w0, #0x1                   	// #1
  405578:	bl	40b4fc <ferror@plt+0x8a5c>
  40557c:	bl	4024d0 <geteuid@plt>
  405580:	cmp	w0, #0x0
  405584:	cset	w0, eq  // eq = none
  405588:	and	w1, w0, #0xff
  40558c:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  405590:	add	x0, x0, #0x620
  405594:	strb	w1, [x0]
  405598:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  40559c:	add	x0, x0, #0x638
  4055a0:	bl	402500 <pipe@plt>
  4055a4:	cmp	w0, #0x0
  4055a8:	b.eq	4055d4 <ferror@plt+0x2b34>  // b.none
  4055ac:	adrp	x0, 40e000 <ferror@plt+0xb560>
  4055b0:	add	x0, x0, #0xf30
  4055b4:	bl	402a50 <gettext@plt>
  4055b8:	mov	x19, x0
  4055bc:	bl	4029d0 <__errno_location@plt>
  4055c0:	ldr	w0, [x0]
  4055c4:	bl	4026f0 <strerror@plt>
  4055c8:	mov	x1, x0
  4055cc:	mov	x0, x19
  4055d0:	bl	408c24 <ferror@plt+0x6184>
  4055d4:	str	wzr, [sp, #44]
  4055d8:	b	405668 <ferror@plt+0x2bc8>
  4055dc:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  4055e0:	add	x0, x0, #0x638
  4055e4:	ldr	w1, [sp, #44]
  4055e8:	ldr	w0, [x0, x1, lsl #2]
  4055ec:	mov	w1, #0x3                   	// #3
  4055f0:	bl	4028b0 <fcntl@plt>
  4055f4:	str	w0, [sp, #40]
  4055f8:	ldr	w0, [sp, #40]
  4055fc:	cmn	w0, #0x1
  405600:	b.eq	405634 <ferror@plt+0x2b94>  // b.none
  405604:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  405608:	add	x0, x0, #0x638
  40560c:	ldr	w1, [sp, #44]
  405610:	ldr	w3, [x0, x1, lsl #2]
  405614:	ldr	w0, [sp, #40]
  405618:	orr	w0, w0, #0x800
  40561c:	mov	w2, w0
  405620:	mov	w1, #0x4                   	// #4
  405624:	mov	w0, w3
  405628:	bl	4028b0 <fcntl@plt>
  40562c:	cmn	w0, #0x1
  405630:	b.ne	40565c <ferror@plt+0x2bbc>  // b.any
  405634:	adrp	x0, 40e000 <ferror@plt+0xb560>
  405638:	add	x0, x0, #0xf30
  40563c:	bl	402a50 <gettext@plt>
  405640:	mov	x19, x0
  405644:	bl	4029d0 <__errno_location@plt>
  405648:	ldr	w0, [x0]
  40564c:	bl	4026f0 <strerror@plt>
  405650:	mov	x1, x0
  405654:	mov	x0, x19
  405658:	bl	408c24 <ferror@plt+0x6184>
  40565c:	ldr	w0, [sp, #44]
  405660:	add	w0, w0, #0x1
  405664:	str	w0, [sp, #44]
  405668:	ldr	w0, [sp, #44]
  40566c:	cmp	w0, #0x1
  405670:	b.ls	4055dc <ferror@plt+0x2b3c>  // b.plast
  405674:	nop
  405678:	ldr	x19, [sp, #16]
  40567c:	ldp	x29, x30, [sp], #48
  405680:	ret
  405684:	stp	x29, x30, [sp, #-32]!
  405688:	mov	x29, sp
  40568c:	strb	wzr, [sp, #27]
  405690:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  405694:	add	x0, x0, #0x638
  405698:	ldr	w0, [x0, #4]
  40569c:	add	x1, sp, #0x1b
  4056a0:	mov	x2, #0x1                   	// #1
  4056a4:	bl	402750 <write@plt>
  4056a8:	str	w0, [sp, #28]
  4056ac:	nop
  4056b0:	ldp	x29, x30, [sp], #32
  4056b4:	ret
  4056b8:	adrp	x0, 424000 <ferror@plt+0x21560>
  4056bc:	add	x0, x0, #0x418
  4056c0:	strb	wzr, [x0]
  4056c4:	nop
  4056c8:	ret
  4056cc:	stp	x29, x30, [sp, #-80]!
  4056d0:	mov	x29, sp
  4056d4:	stp	x19, x20, [sp, #16]
  4056d8:	str	x0, [sp, #40]
  4056dc:	str	w1, [sp, #36]
  4056e0:	strb	w2, [sp, #35]
  4056e4:	ldrb	w0, [sp, #35]
  4056e8:	cmp	w0, #0x0
  4056ec:	b.eq	405708 <ferror@plt+0x2c68>  // b.none
  4056f0:	ldr	x0, [sp, #40]
  4056f4:	ldr	w0, [x0, #16]
  4056f8:	str	w0, [sp, #56]
  4056fc:	mov	w0, #0x1                   	// #1
  405700:	strh	w0, [sp, #60]
  405704:	b	40571c <ferror@plt+0x2c7c>
  405708:	ldr	x0, [sp, #40]
  40570c:	ldr	w0, [x0, #20]
  405710:	str	w0, [sp, #56]
  405714:	mov	w0, #0x4                   	// #4
  405718:	strh	w0, [sp, #60]
  40571c:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  405720:	add	x0, x0, #0x638
  405724:	ldr	w0, [x0]
  405728:	str	w0, [sp, #64]
  40572c:	mov	w0, #0x1                   	// #1
  405730:	strh	w0, [sp, #68]
  405734:	add	x0, sp, #0x38
  405738:	ldr	w2, [sp, #36]
  40573c:	mov	x1, #0x2                   	// #2
  405740:	bl	402630 <poll@plt>
  405744:	str	w0, [sp, #76]
  405748:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  40574c:	add	x0, x0, #0x8a8
  405750:	ldr	w0, [x0]
  405754:	cmp	w0, #0x0
  405758:	b.eq	405764 <ferror@plt+0x2cc4>  // b.none
  40575c:	mov	w0, #0x1                   	// #1
  405760:	b	405824 <ferror@plt+0x2d84>
  405764:	ldr	w0, [sp, #76]
  405768:	cmn	w0, #0x1
  40576c:	b.ne	4057e4 <ferror@plt+0x2d44>  // b.any
  405770:	bl	4029d0 <__errno_location@plt>
  405774:	ldr	w0, [x0]
  405778:	cmp	w0, #0x4
  40577c:	b.eq	40581c <ferror@plt+0x2d7c>  // b.none
  405780:	bl	4029d0 <__errno_location@plt>
  405784:	ldr	w0, [x0]
  405788:	cmp	w0, #0xb
  40578c:	b.eq	40581c <ferror@plt+0x2d7c>  // b.none
  405790:	adrp	x0, 40e000 <ferror@plt+0xb560>
  405794:	add	x0, x0, #0xf50
  405798:	bl	402a50 <gettext@plt>
  40579c:	mov	x20, x0
  4057a0:	ldrb	w0, [sp, #35]
  4057a4:	cmp	w0, #0x0
  4057a8:	b.eq	4057b8 <ferror@plt+0x2d18>  // b.none
  4057ac:	ldr	x0, [sp, #40]
  4057b0:	ldr	x19, [x0]
  4057b4:	b	4057c0 <ferror@plt+0x2d20>
  4057b8:	ldr	x0, [sp, #40]
  4057bc:	ldr	x19, [x0, #8]
  4057c0:	bl	4029d0 <__errno_location@plt>
  4057c4:	ldr	w0, [x0]
  4057c8:	bl	4026f0 <strerror@plt>
  4057cc:	mov	x2, x0
  4057d0:	mov	x1, x19
  4057d4:	mov	x0, x20
  4057d8:	bl	408b74 <ferror@plt+0x60d4>
  4057dc:	mov	w0, #0x1                   	// #1
  4057e0:	b	405824 <ferror@plt+0x2d84>
  4057e4:	ldr	w0, [sp, #76]
  4057e8:	cmp	w0, #0x0
  4057ec:	b.ne	405808 <ferror@plt+0x2d68>  // b.any
  4057f0:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  4057f4:	add	x0, x0, #0xc09
  4057f8:	mov	w1, #0x1                   	// #1
  4057fc:	strb	w1, [x0]
  405800:	mov	w0, #0x2                   	// #2
  405804:	b	405824 <ferror@plt+0x2d84>
  405808:	ldrsh	w0, [sp, #62]
  40580c:	cmp	w0, #0x0
  405810:	b.eq	405734 <ferror@plt+0x2c94>  // b.none
  405814:	mov	w0, #0x0                   	// #0
  405818:	b	405824 <ferror@plt+0x2d84>
  40581c:	nop
  405820:	b	405734 <ferror@plt+0x2c94>
  405824:	ldp	x19, x20, [sp, #16]
  405828:	ldp	x29, x30, [sp], #80
  40582c:	ret
  405830:	stp	x29, x30, [sp, #-192]!
  405834:	mov	x29, sp
  405838:	str	x19, [sp, #16]
  40583c:	str	x0, [sp, #40]
  405840:	str	x1, [sp, #32]
  405844:	adrp	x0, 424000 <ferror@plt+0x21560>
  405848:	add	x0, x0, #0x4aa
  40584c:	ldrb	w0, [x0]
  405850:	cmp	w0, #0x0
  405854:	b.eq	40586c <ferror@plt+0x2dcc>  // b.none
  405858:	add	x0, sp, #0x38
  40585c:	mov	x1, x0
  405860:	ldr	x0, [sp, #40]
  405864:	bl	40dfd0 <ferror@plt+0xb530>
  405868:	b	40587c <ferror@plt+0x2ddc>
  40586c:	add	x0, sp, #0x38
  405870:	mov	x1, x0
  405874:	ldr	x0, [sp, #40]
  405878:	bl	40dff0 <ferror@plt+0xb550>
  40587c:	str	w0, [sp, #188]
  405880:	ldr	w0, [sp, #188]
  405884:	cmp	w0, #0x0
  405888:	b.ne	4058b4 <ferror@plt+0x2e14>  // b.any
  40588c:	ldr	x1, [sp, #56]
  405890:	ldr	x0, [sp, #32]
  405894:	ldr	x0, [x0]
  405898:	cmp	x1, x0
  40589c:	b.ne	4058b4 <ferror@plt+0x2e14>  // b.any
  4058a0:	ldr	x1, [sp, #64]
  4058a4:	ldr	x0, [sp, #32]
  4058a8:	ldr	x0, [x0, #8]
  4058ac:	cmp	x1, x0
  4058b0:	b.eq	4058cc <ferror@plt+0x2e2c>  // b.none
  4058b4:	adrp	x0, 40e000 <ferror@plt+0xb560>
  4058b8:	add	x0, x0, #0xf68
  4058bc:	bl	402a50 <gettext@plt>
  4058c0:	ldr	x1, [sp, #40]
  4058c4:	bl	408b74 <ferror@plt+0x60d4>
  4058c8:	b	405908 <ferror@plt+0x2e68>
  4058cc:	ldr	x0, [sp, #40]
  4058d0:	bl	402a40 <unlink@plt>
  4058d4:	cmp	w0, #0x0
  4058d8:	b.eq	40590c <ferror@plt+0x2e6c>  // b.none
  4058dc:	adrp	x0, 40e000 <ferror@plt+0xb560>
  4058e0:	add	x0, x0, #0xf98
  4058e4:	bl	402a50 <gettext@plt>
  4058e8:	mov	x19, x0
  4058ec:	bl	4029d0 <__errno_location@plt>
  4058f0:	ldr	w0, [x0]
  4058f4:	bl	4026f0 <strerror@plt>
  4058f8:	mov	x2, x0
  4058fc:	ldr	x1, [sp, #40]
  405900:	mov	x0, x19
  405904:	bl	408b74 <ferror@plt+0x60d4>
  405908:	nop
  40590c:	nop
  405910:	ldr	x19, [sp, #16]
  405914:	ldp	x29, x30, [sp], #192
  405918:	ret
  40591c:	stp	x29, x30, [sp, #-112]!
  405920:	mov	x29, sp
  405924:	stp	x19, x20, [sp, #16]
  405928:	str	x0, [sp, #40]
  40592c:	ldr	x0, [sp, #40]
  405930:	ldr	w3, [x0, #20]
  405934:	ldr	x0, [sp, #40]
  405938:	ldr	w0, [x0, #64]
  40593c:	mov	w2, #0xffffffff            	// #-1
  405940:	mov	w1, w0
  405944:	mov	w0, w3
  405948:	bl	402a70 <fchown@plt>
  40594c:	cmp	w0, #0x0
  405950:	b.eq	40599c <ferror@plt+0x2efc>  // b.none
  405954:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  405958:	add	x0, x0, #0x620
  40595c:	ldrb	w0, [x0]
  405960:	cmp	w0, #0x0
  405964:	b.eq	40599c <ferror@plt+0x2efc>  // b.none
  405968:	adrp	x0, 40e000 <ferror@plt+0xb560>
  40596c:	add	x0, x0, #0xfb0
  405970:	bl	402a50 <gettext@plt>
  405974:	mov	x20, x0
  405978:	ldr	x0, [sp, #40]
  40597c:	ldr	x19, [x0, #8]
  405980:	bl	4029d0 <__errno_location@plt>
  405984:	ldr	w0, [x0]
  405988:	bl	4026f0 <strerror@plt>
  40598c:	mov	x2, x0
  405990:	mov	x1, x19
  405994:	mov	x0, x20
  405998:	bl	408ac4 <ferror@plt+0x6024>
  40599c:	ldr	x0, [sp, #40]
  4059a0:	ldr	w3, [x0, #20]
  4059a4:	ldr	x0, [sp, #40]
  4059a8:	ldr	w0, [x0, #68]
  4059ac:	mov	w2, w0
  4059b0:	mov	w1, #0xffffffff            	// #-1
  4059b4:	mov	w0, w3
  4059b8:	bl	402a70 <fchown@plt>
  4059bc:	cmp	w0, #0x0
  4059c0:	b.eq	405a40 <ferror@plt+0x2fa0>  // b.none
  4059c4:	adrp	x0, 40e000 <ferror@plt+0xb560>
  4059c8:	add	x0, x0, #0xfd8
  4059cc:	bl	402a50 <gettext@plt>
  4059d0:	mov	x20, x0
  4059d4:	ldr	x0, [sp, #40]
  4059d8:	ldr	x19, [x0, #8]
  4059dc:	bl	4029d0 <__errno_location@plt>
  4059e0:	ldr	w0, [x0]
  4059e4:	bl	4026f0 <strerror@plt>
  4059e8:	mov	x2, x0
  4059ec:	mov	x1, x19
  4059f0:	mov	x0, x20
  4059f4:	bl	408ac4 <ferror@plt+0x6024>
  4059f8:	ldr	x0, [sp, #40]
  4059fc:	ldr	w0, [x0, #56]
  405a00:	lsr	w1, w0, #3
  405a04:	ldr	x0, [sp, #40]
  405a08:	ldr	w0, [x0, #56]
  405a0c:	and	w0, w1, w0
  405a10:	and	w0, w0, #0x7
  405a14:	str	w0, [sp, #108]
  405a18:	ldr	x0, [sp, #40]
  405a1c:	ldr	w0, [x0, #56]
  405a20:	and	w1, w0, #0x1c0
  405a24:	ldr	w0, [sp, #108]
  405a28:	lsl	w0, w0, #3
  405a2c:	orr	w0, w1, w0
  405a30:	ldr	w1, [sp, #108]
  405a34:	orr	w0, w1, w0
  405a38:	str	w0, [sp, #108]
  405a3c:	b	405a50 <ferror@plt+0x2fb0>
  405a40:	ldr	x0, [sp, #40]
  405a44:	ldr	w0, [x0, #56]
  405a48:	and	w0, w0, #0x1ff
  405a4c:	str	w0, [sp, #108]
  405a50:	ldr	x0, [sp, #40]
  405a54:	ldr	w0, [x0, #20]
  405a58:	ldr	w1, [sp, #108]
  405a5c:	bl	4026a0 <fchmod@plt>
  405a60:	cmp	w0, #0x0
  405a64:	b.eq	405a9c <ferror@plt+0x2ffc>  // b.none
  405a68:	adrp	x0, 40f000 <ferror@plt+0xc560>
  405a6c:	add	x0, x0, #0x0
  405a70:	bl	402a50 <gettext@plt>
  405a74:	mov	x20, x0
  405a78:	ldr	x0, [sp, #40]
  405a7c:	ldr	x19, [x0, #8]
  405a80:	bl	4029d0 <__errno_location@plt>
  405a84:	ldr	w0, [x0]
  405a88:	bl	4026f0 <strerror@plt>
  405a8c:	mov	x2, x0
  405a90:	mov	x1, x19
  405a94:	mov	x0, x20
  405a98:	bl	408ac4 <ferror@plt+0x6024>
  405a9c:	ldr	x0, [sp, #40]
  405aa0:	ldr	x0, [x0, #120]
  405aa4:	str	x0, [sp, #96]
  405aa8:	ldr	x0, [sp, #40]
  405aac:	ldr	x0, [x0, #136]
  405ab0:	str	x0, [sp, #88]
  405ab4:	ldr	x0, [sp, #40]
  405ab8:	ldr	x0, [x0, #112]
  405abc:	str	x0, [sp, #56]
  405ac0:	ldr	x0, [sp, #96]
  405ac4:	str	x0, [sp, #64]
  405ac8:	ldr	x0, [sp, #40]
  405acc:	ldr	x0, [x0, #128]
  405ad0:	str	x0, [sp, #72]
  405ad4:	ldr	x0, [sp, #88]
  405ad8:	str	x0, [sp, #80]
  405adc:	ldr	x0, [sp, #40]
  405ae0:	ldr	w0, [x0, #20]
  405ae4:	add	x1, sp, #0x38
  405ae8:	bl	402650 <futimens@plt>
  405aec:	nop
  405af0:	ldp	x19, x20, [sp, #16]
  405af4:	ldp	x29, x30, [sp], #112
  405af8:	ret
  405afc:	stp	x29, x30, [sp, #-192]!
  405b00:	mov	x29, sp
  405b04:	str	x19, [sp, #16]
  405b08:	str	x0, [sp, #40]
  405b0c:	ldr	x0, [sp, #40]
  405b10:	ldr	x1, [x0]
  405b14:	adrp	x0, 40e000 <ferror@plt+0xb560>
  405b18:	add	x0, x0, #0x28
  405b1c:	cmp	x1, x0
  405b20:	b.ne	405c18 <ferror@plt+0x3178>  // b.any
  405b24:	ldr	x0, [sp, #40]
  405b28:	str	wzr, [x0, #16]
  405b2c:	mov	w1, #0x3                   	// #3
  405b30:	mov	w0, #0x0                   	// #0
  405b34:	bl	4028b0 <fcntl@plt>
  405b38:	mov	w1, w0
  405b3c:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  405b40:	add	x0, x0, #0x624
  405b44:	str	w1, [x0]
  405b48:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  405b4c:	add	x0, x0, #0x624
  405b50:	ldr	w0, [x0]
  405b54:	cmn	w0, #0x1
  405b58:	b.ne	405b8c <ferror@plt+0x30ec>  // b.any
  405b5c:	adrp	x0, 40f000 <ferror@plt+0xc560>
  405b60:	add	x0, x0, #0x28
  405b64:	bl	402a50 <gettext@plt>
  405b68:	mov	x19, x0
  405b6c:	bl	4029d0 <__errno_location@plt>
  405b70:	ldr	w0, [x0]
  405b74:	bl	4026f0 <strerror@plt>
  405b78:	mov	x1, x0
  405b7c:	mov	x0, x19
  405b80:	bl	408b74 <ferror@plt+0x60d4>
  405b84:	mov	w0, #0x1                   	// #1
  405b88:	b	406008 <ferror@plt+0x3568>
  405b8c:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  405b90:	add	x0, x0, #0x624
  405b94:	ldr	w0, [x0]
  405b98:	and	w0, w0, #0x800
  405b9c:	cmp	w0, #0x0
  405ba0:	b.ne	405bdc <ferror@plt+0x313c>  // b.any
  405ba4:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  405ba8:	add	x0, x0, #0x624
  405bac:	ldr	w0, [x0]
  405bb0:	orr	w0, w0, #0x800
  405bb4:	mov	w2, w0
  405bb8:	mov	w1, #0x4                   	// #4
  405bbc:	mov	w0, #0x0                   	// #0
  405bc0:	bl	4028b0 <fcntl@plt>
  405bc4:	cmn	w0, #0x1
  405bc8:	b.eq	405bdc <ferror@plt+0x313c>  // b.none
  405bcc:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  405bd0:	add	x0, x0, #0x628
  405bd4:	mov	w1, #0x1                   	// #1
  405bd8:	strb	w1, [x0]
  405bdc:	adrp	x0, 424000 <ferror@plt+0x21560>
  405be0:	add	x0, x0, #0x4b0
  405be4:	ldr	w0, [x0]
  405be8:	cmp	w0, #0x3
  405bec:	b.ne	405bf8 <ferror@plt+0x3158>  // b.any
  405bf0:	mov	w0, #0x1                   	// #1
  405bf4:	b	405bfc <ferror@plt+0x315c>
  405bf8:	mov	w0, #0x2                   	// #2
  405bfc:	mov	w3, w0
  405c00:	mov	x2, #0x0                   	// #0
  405c04:	mov	x1, #0x0                   	// #0
  405c08:	mov	w0, #0x0                   	// #0
  405c0c:	bl	402780 <posix_fadvise@plt>
  405c10:	mov	w0, #0x0                   	// #0
  405c14:	b	406008 <ferror@plt+0x3568>
  405c18:	adrp	x0, 424000 <ferror@plt+0x21560>
  405c1c:	add	x0, x0, #0x4a9
  405c20:	ldrb	w0, [x0]
  405c24:	cmp	w0, #0x0
  405c28:	b.ne	405c40 <ferror@plt+0x31a0>  // b.any
  405c2c:	adrp	x0, 424000 <ferror@plt+0x21560>
  405c30:	add	x0, x0, #0x4aa
  405c34:	ldrb	w0, [x0]
  405c38:	cmp	w0, #0x0
  405c3c:	b.eq	405c48 <ferror@plt+0x31a8>  // b.none
  405c40:	mov	w0, #0x1                   	// #1
  405c44:	b	405c4c <ferror@plt+0x31ac>
  405c48:	mov	w0, #0x0                   	// #0
  405c4c:	strb	w0, [sp, #186]
  405c50:	ldrb	w0, [sp, #186]
  405c54:	and	w0, w0, #0x1
  405c58:	strb	w0, [sp, #186]
  405c5c:	adrp	x0, 424000 <ferror@plt+0x21560>
  405c60:	add	x0, x0, #0x4a9
  405c64:	ldrb	w0, [x0]
  405c68:	cmp	w0, #0x0
  405c6c:	cset	w0, ne  // ne = any
  405c70:	and	w0, w0, #0xff
  405c74:	eor	w0, w0, #0x1
  405c78:	and	w0, w0, #0xff
  405c7c:	strb	w0, [sp, #185]
  405c80:	ldrb	w0, [sp, #185]
  405c84:	and	w0, w0, #0x1
  405c88:	strb	w0, [sp, #185]
  405c8c:	mov	w0, #0x100                 	// #256
  405c90:	str	w0, [sp, #188]
  405c94:	ldr	w0, [sp, #188]
  405c98:	orr	w0, w0, #0x800
  405c9c:	str	w0, [sp, #188]
  405ca0:	ldrb	w0, [sp, #186]
  405ca4:	eor	w0, w0, #0x1
  405ca8:	and	w0, w0, #0xff
  405cac:	cmp	w0, #0x0
  405cb0:	b.eq	405cc0 <ferror@plt+0x3220>  // b.none
  405cb4:	ldr	w0, [sp, #188]
  405cb8:	orr	w0, w0, #0x8000
  405cbc:	str	w0, [sp, #188]
  405cc0:	ldr	x0, [sp, #40]
  405cc4:	ldr	x0, [x0]
  405cc8:	ldr	w1, [sp, #188]
  405ccc:	bl	402610 <open@plt>
  405cd0:	mov	w1, w0
  405cd4:	ldr	x0, [sp, #40]
  405cd8:	str	w1, [x0, #16]
  405cdc:	ldr	x0, [sp, #40]
  405ce0:	ldr	w0, [x0, #16]
  405ce4:	cmn	w0, #0x1
  405ce8:	b.ne	405dc4 <ferror@plt+0x3324>  // b.any
  405cec:	strb	wzr, [sp, #187]
  405cf0:	bl	4029d0 <__errno_location@plt>
  405cf4:	ldr	w0, [x0]
  405cf8:	cmp	w0, #0x28
  405cfc:	b.ne	405d60 <ferror@plt+0x32c0>  // b.any
  405d00:	ldrb	w0, [sp, #186]
  405d04:	eor	w0, w0, #0x1
  405d08:	and	w0, w0, #0xff
  405d0c:	cmp	w0, #0x0
  405d10:	b.eq	405d60 <ferror@plt+0x32c0>  // b.none
  405d14:	bl	4029d0 <__errno_location@plt>
  405d18:	ldr	w0, [x0]
  405d1c:	str	w0, [sp, #176]
  405d20:	ldr	x0, [sp, #40]
  405d24:	ldr	x0, [x0]
  405d28:	add	x1, sp, #0x30
  405d2c:	bl	40dff0 <ferror@plt+0xb550>
  405d30:	cmp	w0, #0x0
  405d34:	b.ne	405d50 <ferror@plt+0x32b0>  // b.any
  405d38:	ldr	w0, [sp, #64]
  405d3c:	and	w0, w0, #0xf000
  405d40:	cmp	w0, #0xa, lsl #12
  405d44:	b.ne	405d50 <ferror@plt+0x32b0>  // b.any
  405d48:	mov	w0, #0x1                   	// #1
  405d4c:	strb	w0, [sp, #187]
  405d50:	bl	4029d0 <__errno_location@plt>
  405d54:	mov	x1, x0
  405d58:	ldr	w0, [sp, #176]
  405d5c:	str	w0, [x1]
  405d60:	ldrb	w0, [sp, #187]
  405d64:	cmp	w0, #0x0
  405d68:	b.eq	405d94 <ferror@plt+0x32f4>  // b.none
  405d6c:	adrp	x0, 40f000 <ferror@plt+0xc560>
  405d70:	add	x0, x0, #0x68
  405d74:	bl	402a50 <gettext@plt>
  405d78:	mov	x2, x0
  405d7c:	ldr	x0, [sp, #40]
  405d80:	ldr	x0, [x0]
  405d84:	mov	x1, x0
  405d88:	mov	x0, x2
  405d8c:	bl	408ac4 <ferror@plt+0x6024>
  405d90:	b	405dbc <ferror@plt+0x331c>
  405d94:	ldr	x0, [sp, #40]
  405d98:	ldr	x19, [x0]
  405d9c:	bl	4029d0 <__errno_location@plt>
  405da0:	ldr	w0, [x0]
  405da4:	bl	4026f0 <strerror@plt>
  405da8:	mov	x2, x0
  405dac:	mov	x1, x19
  405db0:	adrp	x0, 40f000 <ferror@plt+0xc560>
  405db4:	add	x0, x0, #0x90
  405db8:	bl	408b74 <ferror@plt+0x60d4>
  405dbc:	mov	w0, #0x1                   	// #1
  405dc0:	b	406008 <ferror@plt+0x3568>
  405dc4:	ldr	x0, [sp, #40]
  405dc8:	ldr	w2, [x0, #16]
  405dcc:	ldr	x0, [sp, #40]
  405dd0:	add	x0, x0, #0x28
  405dd4:	mov	x1, x0
  405dd8:	mov	w0, w2
  405ddc:	bl	40dfe0 <ferror@plt+0xb540>
  405de0:	cmp	w0, #0x0
  405de4:	b.ne	405fc4 <ferror@plt+0x3524>  // b.any
  405de8:	ldr	x0, [sp, #40]
  405dec:	ldr	w0, [x0, #56]
  405df0:	and	w0, w0, #0xf000
  405df4:	cmp	w0, #0x4, lsl #12
  405df8:	b.ne	405e24 <ferror@plt+0x3384>  // b.any
  405dfc:	adrp	x0, 40f000 <ferror@plt+0xc560>
  405e00:	add	x0, x0, #0x98
  405e04:	bl	402a50 <gettext@plt>
  405e08:	mov	x2, x0
  405e0c:	ldr	x0, [sp, #40]
  405e10:	ldr	x0, [x0]
  405e14:	mov	x1, x0
  405e18:	mov	x0, x2
  405e1c:	bl	408ac4 <ferror@plt+0x6024>
  405e20:	b	405ff8 <ferror@plt+0x3558>
  405e24:	ldrb	w0, [sp, #185]
  405e28:	cmp	w0, #0x0
  405e2c:	b.eq	405e6c <ferror@plt+0x33cc>  // b.none
  405e30:	ldr	x0, [sp, #40]
  405e34:	ldr	w0, [x0, #56]
  405e38:	and	w0, w0, #0xf000
  405e3c:	cmp	w0, #0x8, lsl #12
  405e40:	b.eq	405e6c <ferror@plt+0x33cc>  // b.none
  405e44:	adrp	x0, 40f000 <ferror@plt+0xc560>
  405e48:	add	x0, x0, #0xb8
  405e4c:	bl	402a50 <gettext@plt>
  405e50:	mov	x2, x0
  405e54:	ldr	x0, [sp, #40]
  405e58:	ldr	x0, [x0]
  405e5c:	mov	x1, x0
  405e60:	mov	x0, x2
  405e64:	bl	408ac4 <ferror@plt+0x6024>
  405e68:	b	405ff8 <ferror@plt+0x3558>
  405e6c:	ldrb	w0, [sp, #185]
  405e70:	cmp	w0, #0x0
  405e74:	b.eq	405f44 <ferror@plt+0x34a4>  // b.none
  405e78:	adrp	x0, 424000 <ferror@plt+0x21560>
  405e7c:	add	x0, x0, #0x4aa
  405e80:	ldrb	w0, [x0]
  405e84:	eor	w0, w0, #0x1
  405e88:	and	w0, w0, #0xff
  405e8c:	cmp	w0, #0x0
  405e90:	b.eq	405f44 <ferror@plt+0x34a4>  // b.none
  405e94:	ldr	x0, [sp, #40]
  405e98:	ldr	w0, [x0, #56]
  405e9c:	and	w0, w0, #0xc00
  405ea0:	cmp	w0, #0x0
  405ea4:	b.eq	405ed0 <ferror@plt+0x3430>  // b.none
  405ea8:	adrp	x0, 40f000 <ferror@plt+0xc560>
  405eac:	add	x0, x0, #0xe0
  405eb0:	bl	402a50 <gettext@plt>
  405eb4:	mov	x2, x0
  405eb8:	ldr	x0, [sp, #40]
  405ebc:	ldr	x0, [x0]
  405ec0:	mov	x1, x0
  405ec4:	mov	x0, x2
  405ec8:	bl	408ac4 <ferror@plt+0x6024>
  405ecc:	b	405ff8 <ferror@plt+0x3558>
  405ed0:	ldr	x0, [sp, #40]
  405ed4:	ldr	w0, [x0, #56]
  405ed8:	and	w0, w0, #0x200
  405edc:	cmp	w0, #0x0
  405ee0:	b.eq	405f0c <ferror@plt+0x346c>  // b.none
  405ee4:	adrp	x0, 40f000 <ferror@plt+0xc560>
  405ee8:	add	x0, x0, #0x110
  405eec:	bl	402a50 <gettext@plt>
  405ef0:	mov	x2, x0
  405ef4:	ldr	x0, [sp, #40]
  405ef8:	ldr	x0, [x0]
  405efc:	mov	x1, x0
  405f00:	mov	x0, x2
  405f04:	bl	408ac4 <ferror@plt+0x6024>
  405f08:	b	405ff8 <ferror@plt+0x3558>
  405f0c:	ldr	x0, [sp, #40]
  405f10:	ldr	w0, [x0, #60]
  405f14:	cmp	w0, #0x1
  405f18:	b.ls	405f44 <ferror@plt+0x34a4>  // b.plast
  405f1c:	adrp	x0, 40f000 <ferror@plt+0xc560>
  405f20:	add	x0, x0, #0x138
  405f24:	bl	402a50 <gettext@plt>
  405f28:	mov	x2, x0
  405f2c:	ldr	x0, [sp, #40]
  405f30:	ldr	x0, [x0]
  405f34:	mov	x1, x0
  405f38:	mov	x0, x2
  405f3c:	bl	408ac4 <ferror@plt+0x6024>
  405f40:	b	405ff8 <ferror@plt+0x3558>
  405f44:	ldr	x0, [sp, #40]
  405f48:	ldr	w0, [x0, #56]
  405f4c:	and	w0, w0, #0xf000
  405f50:	cmp	w0, #0x8, lsl #12
  405f54:	b.eq	405f80 <ferror@plt+0x34e0>  // b.none
  405f58:	bl	40a50c <ferror@plt+0x7a6c>
  405f5c:	mov	w2, #0x1                   	// #1
  405f60:	mov	w1, #0xffffffff            	// #-1
  405f64:	ldr	x0, [sp, #40]
  405f68:	bl	4056cc <ferror@plt+0x2c2c>
  405f6c:	str	w0, [sp, #180]
  405f70:	bl	40a48c <ferror@plt+0x79ec>
  405f74:	ldr	w0, [sp, #180]
  405f78:	cmp	w0, #0x0
  405f7c:	b.ne	405ff4 <ferror@plt+0x3554>  // b.any
  405f80:	ldr	x0, [sp, #40]
  405f84:	ldr	w4, [x0, #16]
  405f88:	adrp	x0, 424000 <ferror@plt+0x21560>
  405f8c:	add	x0, x0, #0x4b0
  405f90:	ldr	w0, [x0]
  405f94:	cmp	w0, #0x3
  405f98:	b.ne	405fa4 <ferror@plt+0x3504>  // b.any
  405f9c:	mov	w0, #0x1                   	// #1
  405fa0:	b	405fa8 <ferror@plt+0x3508>
  405fa4:	mov	w0, #0x2                   	// #2
  405fa8:	mov	w3, w0
  405fac:	mov	x2, #0x0                   	// #0
  405fb0:	mov	x1, #0x0                   	// #0
  405fb4:	mov	w0, w4
  405fb8:	bl	402780 <posix_fadvise@plt>
  405fbc:	mov	w0, #0x0                   	// #0
  405fc0:	b	406008 <ferror@plt+0x3568>
  405fc4:	nop
  405fc8:	ldr	x0, [sp, #40]
  405fcc:	ldr	x19, [x0]
  405fd0:	bl	4029d0 <__errno_location@plt>
  405fd4:	ldr	w0, [x0]
  405fd8:	bl	4026f0 <strerror@plt>
  405fdc:	mov	x2, x0
  405fe0:	mov	x1, x19
  405fe4:	adrp	x0, 40f000 <ferror@plt+0xc560>
  405fe8:	add	x0, x0, #0x90
  405fec:	bl	408b74 <ferror@plt+0x60d4>
  405ff0:	b	405ff8 <ferror@plt+0x3558>
  405ff4:	nop
  405ff8:	ldr	x0, [sp, #40]
  405ffc:	ldr	w0, [x0, #16]
  406000:	bl	402700 <close@plt>
  406004:	mov	w0, #0x1                   	// #1
  406008:	ldr	x19, [sp, #16]
  40600c:	ldp	x29, x30, [sp], #192
  406010:	ret
  406014:	stp	x29, x30, [sp, #-336]!
  406018:	mov	x29, sp
  40601c:	str	x0, [sp, #24]
  406020:	ldr	x0, [sp, #24]
  406024:	bl	40b434 <ferror@plt+0x8994>
  406028:	and	w0, w0, #0xff
  40602c:	cmp	w0, #0x0
  406030:	b.eq	40603c <ferror@plt+0x359c>  // b.none
  406034:	mov	x0, #0x0                   	// #0
  406038:	b	4060c0 <ferror@plt+0x3620>
  40603c:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  406040:	add	x0, x0, #0x640
  406044:	mov	x3, x0
  406048:	mov	x0, #0x128                 	// #296
  40604c:	mov	x2, x0
  406050:	mov	w1, #0x0                   	// #0
  406054:	mov	x0, x3
  406058:	bl	402690 <memset@plt>
  40605c:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  406060:	add	x0, x0, #0x640
  406064:	ldr	x1, [sp, #24]
  406068:	str	x1, [x0]
  40606c:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  406070:	add	x0, x0, #0x640
  406074:	mov	w1, #0xffffffff            	// #-1
  406078:	str	w1, [x0, #16]
  40607c:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  406080:	add	x0, x0, #0x640
  406084:	mov	w1, #0xffffffff            	// #-1
  406088:	str	w1, [x0, #20]
  40608c:	bl	40a48c <ferror@plt+0x79ec>
  406090:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  406094:	add	x0, x0, #0x640
  406098:	bl	405afc <ferror@plt+0x305c>
  40609c:	strb	w0, [sp, #335]
  4060a0:	bl	40a50c <ferror@plt+0x7a6c>
  4060a4:	ldrb	w0, [sp, #335]
  4060a8:	cmp	w0, #0x0
  4060ac:	b.eq	4060b8 <ferror@plt+0x3618>  // b.none
  4060b0:	mov	x0, #0x0                   	// #0
  4060b4:	b	4060c0 <ferror@plt+0x3620>
  4060b8:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  4060bc:	add	x0, x0, #0x640
  4060c0:	ldp	x29, x30, [sp], #336
  4060c4:	ret
  4060c8:	stp	x29, x30, [sp, #-48]!
  4060cc:	mov	x29, sp
  4060d0:	str	x19, [sp, #16]
  4060d4:	str	x0, [sp, #40]
  4060d8:	strb	w1, [sp, #39]
  4060dc:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  4060e0:	add	x0, x0, #0x628
  4060e4:	ldrb	w0, [x0]
  4060e8:	cmp	w0, #0x0
  4060ec:	b.eq	406148 <ferror@plt+0x36a8>  // b.none
  4060f0:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  4060f4:	add	x0, x0, #0x628
  4060f8:	strb	wzr, [x0]
  4060fc:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  406100:	add	x0, x0, #0x624
  406104:	ldr	w0, [x0]
  406108:	mov	w2, w0
  40610c:	mov	w1, #0x4                   	// #4
  406110:	mov	w0, #0x0                   	// #0
  406114:	bl	4028b0 <fcntl@plt>
  406118:	cmn	w0, #0x1
  40611c:	b.ne	406148 <ferror@plt+0x36a8>  // b.any
  406120:	adrp	x0, 40f000 <ferror@plt+0xc560>
  406124:	add	x0, x0, #0x170
  406128:	bl	402a50 <gettext@plt>
  40612c:	mov	x19, x0
  406130:	bl	4029d0 <__errno_location@plt>
  406134:	ldr	w0, [x0]
  406138:	bl	4026f0 <strerror@plt>
  40613c:	mov	x1, x0
  406140:	mov	x0, x19
  406144:	bl	408b74 <ferror@plt+0x60d4>
  406148:	ldr	x0, [sp, #40]
  40614c:	ldr	w0, [x0, #16]
  406150:	cmp	w0, #0x0
  406154:	b.eq	4061bc <ferror@plt+0x371c>  // b.none
  406158:	ldr	x0, [sp, #40]
  40615c:	ldr	w0, [x0, #16]
  406160:	cmn	w0, #0x1
  406164:	b.eq	4061bc <ferror@plt+0x371c>  // b.none
  406168:	ldr	x0, [sp, #40]
  40616c:	ldr	w0, [x0, #16]
  406170:	bl	402700 <close@plt>
  406174:	ldrb	w0, [sp, #39]
  406178:	cmp	w0, #0x0
  40617c:	b.eq	4061bc <ferror@plt+0x371c>  // b.none
  406180:	adrp	x0, 424000 <ferror@plt+0x21560>
  406184:	add	x0, x0, #0x4ab
  406188:	ldrb	w0, [x0]
  40618c:	eor	w0, w0, #0x1
  406190:	and	w0, w0, #0xff
  406194:	cmp	w0, #0x0
  406198:	b.eq	4061bc <ferror@plt+0x371c>  // b.none
  40619c:	ldr	x0, [sp, #40]
  4061a0:	ldr	x2, [x0]
  4061a4:	ldr	x0, [sp, #40]
  4061a8:	add	x0, x0, #0x28
  4061ac:	mov	x1, x0
  4061b0:	mov	x0, x2
  4061b4:	bl	405830 <ferror@plt+0x2d90>
  4061b8:	nop
  4061bc:	nop
  4061c0:	ldr	x19, [sp, #16]
  4061c4:	ldp	x29, x30, [sp], #48
  4061c8:	ret
  4061cc:	stp	x29, x30, [sp, #-64]!
  4061d0:	mov	x29, sp
  4061d4:	stp	x19, x20, [sp, #16]
  4061d8:	str	x0, [sp, #40]
  4061dc:	adrp	x0, 424000 <ferror@plt+0x21560>
  4061e0:	add	x0, x0, #0x4a9
  4061e4:	ldrb	w0, [x0]
  4061e8:	cmp	w0, #0x0
  4061ec:	b.ne	406200 <ferror@plt+0x3760>  // b.any
  4061f0:	ldr	x0, [sp, #40]
  4061f4:	ldr	w0, [x0, #16]
  4061f8:	cmp	w0, #0x0
  4061fc:	b.ne	4062d0 <ferror@plt+0x3830>  // b.any
  406200:	ldr	x0, [sp, #40]
  406204:	adrp	x1, 40f000 <ferror@plt+0xc560>
  406208:	add	x1, x1, #0x1a8
  40620c:	str	x1, [x0, #8]
  406210:	ldr	x0, [sp, #40]
  406214:	mov	w1, #0x1                   	// #1
  406218:	str	w1, [x0, #20]
  40621c:	mov	w1, #0x3                   	// #3
  406220:	mov	w0, #0x1                   	// #1
  406224:	bl	4028b0 <fcntl@plt>
  406228:	mov	w1, w0
  40622c:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  406230:	add	x0, x0, #0x62c
  406234:	str	w1, [x0]
  406238:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  40623c:	add	x0, x0, #0x62c
  406240:	ldr	w0, [x0]
  406244:	cmn	w0, #0x1
  406248:	b.ne	40627c <ferror@plt+0x37dc>  // b.any
  40624c:	adrp	x0, 40f000 <ferror@plt+0xc560>
  406250:	add	x0, x0, #0x1b8
  406254:	bl	402a50 <gettext@plt>
  406258:	mov	x19, x0
  40625c:	bl	4029d0 <__errno_location@plt>
  406260:	ldr	w0, [x0]
  406264:	bl	4026f0 <strerror@plt>
  406268:	mov	x1, x0
  40626c:	mov	x0, x19
  406270:	bl	408b74 <ferror@plt+0x60d4>
  406274:	mov	w0, #0x1                   	// #1
  406278:	b	406574 <ferror@plt+0x3ad4>
  40627c:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  406280:	add	x0, x0, #0x62c
  406284:	ldr	w0, [x0]
  406288:	and	w0, w0, #0x800
  40628c:	cmp	w0, #0x0
  406290:	b.ne	406408 <ferror@plt+0x3968>  // b.any
  406294:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  406298:	add	x0, x0, #0x62c
  40629c:	ldr	w0, [x0]
  4062a0:	orr	w0, w0, #0x800
  4062a4:	mov	w2, w0
  4062a8:	mov	w1, #0x4                   	// #4
  4062ac:	mov	w0, #0x1                   	// #1
  4062b0:	bl	4028b0 <fcntl@plt>
  4062b4:	cmn	w0, #0x1
  4062b8:	b.eq	406408 <ferror@plt+0x3968>  // b.none
  4062bc:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  4062c0:	add	x0, x0, #0x630
  4062c4:	mov	w1, #0x1                   	// #1
  4062c8:	strb	w1, [x0]
  4062cc:	b	406408 <ferror@plt+0x3968>
  4062d0:	ldr	x0, [sp, #40]
  4062d4:	ldr	x0, [x0]
  4062d8:	bl	40aae0 <ferror@plt+0x8040>
  4062dc:	mov	x1, x0
  4062e0:	ldr	x0, [sp, #40]
  4062e4:	str	x1, [x0, #8]
  4062e8:	ldr	x0, [sp, #40]
  4062ec:	ldr	x0, [x0, #8]
  4062f0:	cmp	x0, #0x0
  4062f4:	b.ne	406300 <ferror@plt+0x3860>  // b.any
  4062f8:	mov	w0, #0x1                   	// #1
  4062fc:	b	406574 <ferror@plt+0x3ad4>
  406300:	adrp	x0, 424000 <ferror@plt+0x21560>
  406304:	add	x0, x0, #0x4aa
  406308:	ldrb	w0, [x0]
  40630c:	cmp	w0, #0x0
  406310:	b.eq	406380 <ferror@plt+0x38e0>  // b.none
  406314:	ldr	x0, [sp, #40]
  406318:	ldr	x0, [x0, #8]
  40631c:	bl	402a40 <unlink@plt>
  406320:	cmp	w0, #0x0
  406324:	b.eq	406380 <ferror@plt+0x38e0>  // b.none
  406328:	bl	4029d0 <__errno_location@plt>
  40632c:	ldr	w0, [x0]
  406330:	cmp	w0, #0x2
  406334:	b.eq	406380 <ferror@plt+0x38e0>  // b.none
  406338:	adrp	x0, 40e000 <ferror@plt+0xb560>
  40633c:	add	x0, x0, #0xf98
  406340:	bl	402a50 <gettext@plt>
  406344:	mov	x20, x0
  406348:	ldr	x0, [sp, #40]
  40634c:	ldr	x19, [x0, #8]
  406350:	bl	4029d0 <__errno_location@plt>
  406354:	ldr	w0, [x0]
  406358:	bl	4026f0 <strerror@plt>
  40635c:	mov	x2, x0
  406360:	mov	x1, x19
  406364:	mov	x0, x20
  406368:	bl	408b74 <ferror@plt+0x60d4>
  40636c:	ldr	x0, [sp, #40]
  406370:	ldr	x0, [x0, #8]
  406374:	bl	402860 <free@plt>
  406378:	mov	w0, #0x1                   	// #1
  40637c:	b	406574 <ferror@plt+0x3ad4>
  406380:	mov	w0, #0x1c1                 	// #449
  406384:	str	w0, [sp, #56]
  406388:	ldr	w0, [sp, #56]
  40638c:	orr	w0, w0, #0x800
  406390:	str	w0, [sp, #56]
  406394:	mov	w0, #0x180                 	// #384
  406398:	str	w0, [sp, #52]
  40639c:	ldr	x0, [sp, #40]
  4063a0:	ldr	x0, [x0, #8]
  4063a4:	ldr	w2, [sp, #52]
  4063a8:	ldr	w1, [sp, #56]
  4063ac:	bl	402610 <open@plt>
  4063b0:	mov	w1, w0
  4063b4:	ldr	x0, [sp, #40]
  4063b8:	str	w1, [x0, #20]
  4063bc:	ldr	x0, [sp, #40]
  4063c0:	ldr	w0, [x0, #20]
  4063c4:	cmn	w0, #0x1
  4063c8:	b.ne	40640c <ferror@plt+0x396c>  // b.any
  4063cc:	ldr	x0, [sp, #40]
  4063d0:	ldr	x19, [x0, #8]
  4063d4:	bl	4029d0 <__errno_location@plt>
  4063d8:	ldr	w0, [x0]
  4063dc:	bl	4026f0 <strerror@plt>
  4063e0:	mov	x2, x0
  4063e4:	mov	x1, x19
  4063e8:	adrp	x0, 40f000 <ferror@plt+0xc560>
  4063ec:	add	x0, x0, #0x90
  4063f0:	bl	408b74 <ferror@plt+0x60d4>
  4063f4:	ldr	x0, [sp, #40]
  4063f8:	ldr	x0, [x0, #8]
  4063fc:	bl	402860 <free@plt>
  406400:	mov	w0, #0x1                   	// #1
  406404:	b	406574 <ferror@plt+0x3ad4>
  406408:	nop
  40640c:	ldr	x0, [sp, #40]
  406410:	ldr	w2, [x0, #20]
  406414:	ldr	x0, [sp, #40]
  406418:	add	x0, x0, #0xa8
  40641c:	mov	x1, x0
  406420:	mov	w0, w2
  406424:	bl	40dfe0 <ferror@plt+0xb540>
  406428:	cmp	w0, #0x0
  40642c:	b.eq	406444 <ferror@plt+0x39a4>  // b.none
  406430:	ldr	x0, [sp, #40]
  406434:	str	xzr, [x0, #168]
  406438:	ldr	x0, [sp, #40]
  40643c:	str	xzr, [x0, #176]
  406440:	b	406570 <ferror@plt+0x3ad0>
  406444:	adrp	x0, 424000 <ferror@plt+0x21560>
  406448:	add	x0, x0, #0x418
  40644c:	ldrb	w0, [x0]
  406450:	cmp	w0, #0x0
  406454:	b.eq	406570 <ferror@plt+0x3ad0>  // b.none
  406458:	adrp	x0, 424000 <ferror@plt+0x21560>
  40645c:	add	x0, x0, #0x4b0
  406460:	ldr	w0, [x0]
  406464:	cmp	w0, #0x1
  406468:	b.ne	406570 <ferror@plt+0x3ad0>  // b.any
  40646c:	ldr	x0, [sp, #40]
  406470:	ldr	w0, [x0, #20]
  406474:	cmp	w0, #0x1
  406478:	b.ne	406564 <ferror@plt+0x3ac4>  // b.any
  40647c:	ldr	x0, [sp, #40]
  406480:	ldr	w0, [x0, #184]
  406484:	and	w0, w0, #0xf000
  406488:	cmp	w0, #0x8, lsl #12
  40648c:	b.eq	406498 <ferror@plt+0x39f8>  // b.none
  406490:	mov	w0, #0x0                   	// #0
  406494:	b	406574 <ferror@plt+0x3ad4>
  406498:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  40649c:	add	x0, x0, #0x62c
  4064a0:	ldr	w0, [x0]
  4064a4:	and	w0, w0, #0x400
  4064a8:	cmp	w0, #0x0
  4064ac:	b.eq	406538 <ferror@plt+0x3a98>  // b.none
  4064b0:	mov	w2, #0x2                   	// #2
  4064b4:	mov	x1, #0x0                   	// #0
  4064b8:	mov	w0, #0x1                   	// #1
  4064bc:	bl	402540 <lseek@plt>
  4064c0:	cmn	x0, #0x1
  4064c4:	b.ne	4064d0 <ferror@plt+0x3a30>  // b.any
  4064c8:	mov	w0, #0x0                   	// #0
  4064cc:	b	406574 <ferror@plt+0x3ad4>
  4064d0:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  4064d4:	add	x0, x0, #0x62c
  4064d8:	ldr	w0, [x0]
  4064dc:	and	w0, w0, #0xfffffbff
  4064e0:	str	w0, [sp, #60]
  4064e4:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  4064e8:	add	x0, x0, #0x630
  4064ec:	ldrb	w0, [x0]
  4064f0:	cmp	w0, #0x0
  4064f4:	b.eq	406504 <ferror@plt+0x3a64>  // b.none
  4064f8:	ldr	w0, [sp, #60]
  4064fc:	orr	w0, w0, #0x800
  406500:	str	w0, [sp, #60]
  406504:	ldr	w2, [sp, #60]
  406508:	mov	w1, #0x4                   	// #4
  40650c:	mov	w0, #0x1                   	// #1
  406510:	bl	4028b0 <fcntl@plt>
  406514:	cmn	w0, #0x1
  406518:	b.ne	406524 <ferror@plt+0x3a84>  // b.any
  40651c:	mov	w0, #0x0                   	// #0
  406520:	b	406574 <ferror@plt+0x3ad4>
  406524:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  406528:	add	x0, x0, #0x630
  40652c:	mov	w1, #0x1                   	// #1
  406530:	strb	w1, [x0]
  406534:	b	406564 <ferror@plt+0x3ac4>
  406538:	mov	w2, #0x1                   	// #1
  40653c:	mov	x1, #0x0                   	// #0
  406540:	mov	w0, #0x1                   	// #1
  406544:	bl	402540 <lseek@plt>
  406548:	mov	x1, x0
  40654c:	ldr	x0, [sp, #40]
  406550:	ldr	x0, [x0, #216]
  406554:	cmp	x1, x0
  406558:	b.eq	406564 <ferror@plt+0x3ac4>  // b.none
  40655c:	mov	w0, #0x0                   	// #0
  406560:	b	406574 <ferror@plt+0x3ad4>
  406564:	ldr	x0, [sp, #40]
  406568:	mov	w1, #0x1                   	// #1
  40656c:	strb	w1, [x0, #25]
  406570:	mov	w0, #0x0                   	// #0
  406574:	ldp	x19, x20, [sp, #16]
  406578:	ldp	x29, x30, [sp], #64
  40657c:	ret
  406580:	stp	x29, x30, [sp, #-48]!
  406584:	mov	x29, sp
  406588:	str	x0, [sp, #24]
  40658c:	bl	40a48c <ferror@plt+0x79ec>
  406590:	ldr	x0, [sp, #24]
  406594:	bl	4061cc <ferror@plt+0x372c>
  406598:	strb	w0, [sp, #47]
  40659c:	bl	40a50c <ferror@plt+0x7a6c>
  4065a0:	ldrb	w0, [sp, #47]
  4065a4:	ldp	x29, x30, [sp], #48
  4065a8:	ret
  4065ac:	stp	x29, x30, [sp, #-48]!
  4065b0:	mov	x29, sp
  4065b4:	stp	x19, x20, [sp, #16]
  4065b8:	str	x0, [sp, #40]
  4065bc:	strb	w1, [sp, #39]
  4065c0:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  4065c4:	add	x0, x0, #0x630
  4065c8:	ldrb	w0, [x0]
  4065cc:	cmp	w0, #0x0
  4065d0:	b.eq	406634 <ferror@plt+0x3b94>  // b.none
  4065d4:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  4065d8:	add	x0, x0, #0x630
  4065dc:	strb	wzr, [x0]
  4065e0:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  4065e4:	add	x0, x0, #0x62c
  4065e8:	ldr	w0, [x0]
  4065ec:	mov	w2, w0
  4065f0:	mov	w1, #0x4                   	// #4
  4065f4:	mov	w0, #0x1                   	// #1
  4065f8:	bl	4028b0 <fcntl@plt>
  4065fc:	cmn	w0, #0x1
  406600:	b.ne	406634 <ferror@plt+0x3b94>  // b.any
  406604:	adrp	x0, 40f000 <ferror@plt+0xc560>
  406608:	add	x0, x0, #0x1f8
  40660c:	bl	402a50 <gettext@plt>
  406610:	mov	x19, x0
  406614:	bl	4029d0 <__errno_location@plt>
  406618:	ldr	w0, [x0]
  40661c:	bl	4026f0 <strerror@plt>
  406620:	mov	x1, x0
  406624:	mov	x0, x19
  406628:	bl	408b74 <ferror@plt+0x60d4>
  40662c:	mov	w0, #0x1                   	// #1
  406630:	b	406714 <ferror@plt+0x3c74>
  406634:	ldr	x0, [sp, #40]
  406638:	ldr	w0, [x0, #20]
  40663c:	cmn	w0, #0x1
  406640:	b.eq	406654 <ferror@plt+0x3bb4>  // b.none
  406644:	ldr	x0, [sp, #40]
  406648:	ldr	w0, [x0, #20]
  40664c:	cmp	w0, #0x1
  406650:	b.ne	40665c <ferror@plt+0x3bbc>  // b.any
  406654:	mov	w0, #0x0                   	// #0
  406658:	b	406714 <ferror@plt+0x3c74>
  40665c:	ldr	x0, [sp, #40]
  406660:	ldr	w0, [x0, #20]
  406664:	bl	402700 <close@plt>
  406668:	cmp	w0, #0x0
  40666c:	b.eq	4066d4 <ferror@plt+0x3c34>  // b.none
  406670:	adrp	x0, 40f000 <ferror@plt+0xc560>
  406674:	add	x0, x0, #0x238
  406678:	bl	402a50 <gettext@plt>
  40667c:	mov	x20, x0
  406680:	ldr	x0, [sp, #40]
  406684:	ldr	x19, [x0, #8]
  406688:	bl	4029d0 <__errno_location@plt>
  40668c:	ldr	w0, [x0]
  406690:	bl	4026f0 <strerror@plt>
  406694:	mov	x2, x0
  406698:	mov	x1, x19
  40669c:	mov	x0, x20
  4066a0:	bl	408b74 <ferror@plt+0x60d4>
  4066a4:	ldr	x0, [sp, #40]
  4066a8:	ldr	x2, [x0, #8]
  4066ac:	ldr	x0, [sp, #40]
  4066b0:	add	x0, x0, #0xa8
  4066b4:	mov	x1, x0
  4066b8:	mov	x0, x2
  4066bc:	bl	405830 <ferror@plt+0x2d90>
  4066c0:	ldr	x0, [sp, #40]
  4066c4:	ldr	x0, [x0, #8]
  4066c8:	bl	402860 <free@plt>
  4066cc:	mov	w0, #0x1                   	// #1
  4066d0:	b	406714 <ferror@plt+0x3c74>
  4066d4:	ldrb	w0, [sp, #39]
  4066d8:	eor	w0, w0, #0x1
  4066dc:	and	w0, w0, #0xff
  4066e0:	cmp	w0, #0x0
  4066e4:	b.eq	406704 <ferror@plt+0x3c64>  // b.none
  4066e8:	ldr	x0, [sp, #40]
  4066ec:	ldr	x2, [x0, #8]
  4066f0:	ldr	x0, [sp, #40]
  4066f4:	add	x0, x0, #0xa8
  4066f8:	mov	x1, x0
  4066fc:	mov	x0, x2
  406700:	bl	405830 <ferror@plt+0x2d90>
  406704:	ldr	x0, [sp, #40]
  406708:	ldr	x0, [x0, #8]
  40670c:	bl	402860 <free@plt>
  406710:	mov	w0, #0x0                   	// #0
  406714:	ldp	x19, x20, [sp, #16]
  406718:	ldp	x29, x30, [sp], #48
  40671c:	ret
  406720:	stp	x29, x30, [sp, #-64]!
  406724:	mov	x29, sp
  406728:	stp	x19, x20, [sp, #16]
  40672c:	str	x0, [sp, #40]
  406730:	strb	w1, [sp, #39]
  406734:	ldrb	w0, [sp, #39]
  406738:	cmp	w0, #0x0
  40673c:	b.eq	4067f0 <ferror@plt+0x3d50>  // b.none
  406740:	ldr	x0, [sp, #40]
  406744:	ldrb	w0, [x0, #25]
  406748:	cmp	w0, #0x0
  40674c:	b.eq	4067f0 <ferror@plt+0x3d50>  // b.none
  406750:	ldr	x0, [sp, #40]
  406754:	ldr	x0, [x0, #32]
  406758:	cmp	x0, #0x0
  40675c:	b.le	4067f0 <ferror@plt+0x3d50>
  406760:	ldr	x0, [sp, #40]
  406764:	ldr	w3, [x0, #20]
  406768:	ldr	x0, [sp, #40]
  40676c:	ldr	x0, [x0, #32]
  406770:	sub	x0, x0, #0x1
  406774:	mov	w2, #0x1                   	// #1
  406778:	mov	x1, x0
  40677c:	mov	w0, w3
  406780:	bl	402540 <lseek@plt>
  406784:	cmn	x0, #0x1
  406788:	b.ne	4067c8 <ferror@plt+0x3d28>  // b.any
  40678c:	adrp	x0, 40f000 <ferror@plt+0xc560>
  406790:	add	x0, x0, #0x258
  406794:	bl	402a50 <gettext@plt>
  406798:	mov	x20, x0
  40679c:	ldr	x0, [sp, #40]
  4067a0:	ldr	x19, [x0, #8]
  4067a4:	bl	4029d0 <__errno_location@plt>
  4067a8:	ldr	w0, [x0]
  4067ac:	bl	4026f0 <strerror@plt>
  4067b0:	mov	x2, x0
  4067b4:	mov	x1, x19
  4067b8:	mov	x0, x20
  4067bc:	bl	408b74 <ferror@plt+0x60d4>
  4067c0:	strb	wzr, [sp, #39]
  4067c4:	b	4067f0 <ferror@plt+0x3d50>
  4067c8:	strb	wzr, [sp, #56]
  4067cc:	add	x0, sp, #0x38
  4067d0:	mov	x2, #0x1                   	// #1
  4067d4:	mov	x1, x0
  4067d8:	ldr	x0, [sp, #40]
  4067dc:	bl	406b80 <ferror@plt+0x40e0>
  4067e0:	and	w0, w0, #0xff
  4067e4:	cmp	w0, #0x0
  4067e8:	b.eq	4067f0 <ferror@plt+0x3d50>  // b.none
  4067ec:	strb	wzr, [sp, #39]
  4067f0:	bl	40a48c <ferror@plt+0x79ec>
  4067f4:	ldrb	w0, [sp, #39]
  4067f8:	cmp	w0, #0x0
  4067fc:	b.eq	406828 <ferror@plt+0x3d88>  // b.none
  406800:	ldr	x0, [sp, #40]
  406804:	ldr	w0, [x0, #20]
  406808:	cmn	w0, #0x1
  40680c:	b.eq	406828 <ferror@plt+0x3d88>  // b.none
  406810:	ldr	x0, [sp, #40]
  406814:	ldr	w0, [x0, #20]
  406818:	cmp	w0, #0x1
  40681c:	b.eq	406828 <ferror@plt+0x3d88>  // b.none
  406820:	ldr	x0, [sp, #40]
  406824:	bl	40591c <ferror@plt+0x2e7c>
  406828:	ldrb	w1, [sp, #39]
  40682c:	ldr	x0, [sp, #40]
  406830:	bl	4065ac <ferror@plt+0x3b0c>
  406834:	and	w0, w0, #0xff
  406838:	cmp	w0, #0x0
  40683c:	b.eq	406844 <ferror@plt+0x3da4>  // b.none
  406840:	strb	wzr, [sp, #39]
  406844:	ldrb	w1, [sp, #39]
  406848:	ldr	x0, [sp, #40]
  40684c:	bl	4060c8 <ferror@plt+0x3628>
  406850:	bl	40a50c <ferror@plt+0x7a6c>
  406854:	nop
  406858:	ldp	x19, x20, [sp, #16]
  40685c:	ldp	x29, x30, [sp], #64
  406860:	ret
  406864:	stp	x29, x30, [sp, #-32]!
  406868:	mov	x29, sp
  40686c:	str	x0, [sp, #24]
  406870:	str	x1, [sp, #16]
  406874:	ldr	x0, [sp, #16]
  406878:	cmp	x0, #0x0
  40687c:	b.eq	4068a4 <ferror@plt+0x3e04>  // b.none
  406880:	ldr	x0, [sp, #24]
  406884:	ldr	w3, [x0, #16]
  406888:	ldr	x0, [sp, #16]
  40688c:	neg	x0, x0
  406890:	mov	w2, #0x1                   	// #1
  406894:	mov	x1, x0
  406898:	mov	w0, w3
  40689c:	bl	402540 <lseek@plt>
  4068a0:	nop
  4068a4:	nop
  4068a8:	ldp	x29, x30, [sp], #32
  4068ac:	ret
  4068b0:	stp	x29, x30, [sp, #-96]!
  4068b4:	mov	x29, sp
  4068b8:	stp	x19, x20, [sp, #16]
  4068bc:	str	x0, [sp, #56]
  4068c0:	str	x1, [sp, #48]
  4068c4:	str	x2, [sp, #40]
  4068c8:	ldr	x0, [sp, #48]
  4068cc:	str	x0, [sp, #88]
  4068d0:	ldr	x0, [sp, #40]
  4068d4:	str	x0, [sp, #80]
  4068d8:	b	406a1c <ferror@plt+0x3f7c>
  4068dc:	ldr	x0, [sp, #56]
  4068e0:	ldr	w0, [x0, #16]
  4068e4:	ldr	x2, [sp, #80]
  4068e8:	ldr	x1, [sp, #88]
  4068ec:	bl	4028d0 <read@plt>
  4068f0:	str	x0, [sp, #72]
  4068f4:	ldr	x0, [sp, #72]
  4068f8:	cmp	x0, #0x0
  4068fc:	b.ne	406910 <ferror@plt+0x3e70>  // b.any
  406900:	ldr	x0, [sp, #56]
  406904:	mov	w1, #0x1                   	// #1
  406908:	strb	w1, [x0, #24]
  40690c:	b	406a28 <ferror@plt+0x3f88>
  406910:	ldr	x0, [sp, #72]
  406914:	cmn	x0, #0x1
  406918:	b.ne	4069fc <ferror@plt+0x3f5c>  // b.any
  40691c:	bl	4029d0 <__errno_location@plt>
  406920:	ldr	w0, [x0]
  406924:	cmp	w0, #0x4
  406928:	b.ne	406948 <ferror@plt+0x3ea8>  // b.any
  40692c:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  406930:	add	x0, x0, #0x8a8
  406934:	ldr	w0, [x0]
  406938:	cmp	w0, #0x0
  40693c:	b.eq	406a1c <ferror@plt+0x3f7c>  // b.none
  406940:	mov	x0, #0xffffffffffffffff    	// #-1
  406944:	b	406a34 <ferror@plt+0x3f94>
  406948:	bl	4029d0 <__errno_location@plt>
  40694c:	ldr	w0, [x0]
  406950:	cmp	w0, #0xb
  406954:	b.ne	4069c0 <ferror@plt+0x3f20>  // b.any
  406958:	bl	409a38 <ferror@plt+0x6f98>
  40695c:	mov	w2, #0x1                   	// #1
  406960:	mov	w1, w0
  406964:	ldr	x0, [sp, #56]
  406968:	bl	4056cc <ferror@plt+0x2c2c>
  40696c:	str	w0, [sp, #68]
  406970:	ldr	w0, [sp, #68]
  406974:	cmp	w0, #0x2
  406978:	b.eq	4069ac <ferror@plt+0x3f0c>  // b.none
  40697c:	ldr	w0, [sp, #68]
  406980:	cmp	w0, #0x2
  406984:	b.hi	4069bc <ferror@plt+0x3f1c>  // b.pmore
  406988:	ldr	w0, [sp, #68]
  40698c:	cmp	w0, #0x0
  406990:	b.eq	406a1c <ferror@plt+0x3f7c>  // b.none
  406994:	ldr	w0, [sp, #68]
  406998:	cmp	w0, #0x1
  40699c:	b.eq	4069a4 <ferror@plt+0x3f04>  // b.none
  4069a0:	b	4069bc <ferror@plt+0x3f1c>
  4069a4:	mov	x0, #0xffffffffffffffff    	// #-1
  4069a8:	b	406a34 <ferror@plt+0x3f94>
  4069ac:	ldr	x1, [sp, #40]
  4069b0:	ldr	x0, [sp, #80]
  4069b4:	sub	x0, x1, x0
  4069b8:	b	406a34 <ferror@plt+0x3f94>
  4069bc:	bl	408cd0 <ferror@plt+0x6230>
  4069c0:	adrp	x0, 40f000 <ferror@plt+0xc560>
  4069c4:	add	x0, x0, #0x298
  4069c8:	bl	402a50 <gettext@plt>
  4069cc:	mov	x20, x0
  4069d0:	ldr	x0, [sp, #56]
  4069d4:	ldr	x19, [x0]
  4069d8:	bl	4029d0 <__errno_location@plt>
  4069dc:	ldr	w0, [x0]
  4069e0:	bl	4026f0 <strerror@plt>
  4069e4:	mov	x2, x0
  4069e8:	mov	x1, x19
  4069ec:	mov	x0, x20
  4069f0:	bl	408b74 <ferror@plt+0x60d4>
  4069f4:	mov	x0, #0xffffffffffffffff    	// #-1
  4069f8:	b	406a34 <ferror@plt+0x3f94>
  4069fc:	ldr	x0, [sp, #72]
  406a00:	ldr	x1, [sp, #88]
  406a04:	add	x0, x1, x0
  406a08:	str	x0, [sp, #88]
  406a0c:	ldr	x0, [sp, #72]
  406a10:	ldr	x1, [sp, #80]
  406a14:	sub	x0, x1, x0
  406a18:	str	x0, [sp, #80]
  406a1c:	ldr	x0, [sp, #80]
  406a20:	cmp	x0, #0x0
  406a24:	b.ne	4068dc <ferror@plt+0x3e3c>  // b.any
  406a28:	ldr	x1, [sp, #40]
  406a2c:	ldr	x0, [sp, #80]
  406a30:	sub	x0, x1, x0
  406a34:	ldp	x19, x20, [sp, #16]
  406a38:	ldp	x29, x30, [sp], #96
  406a3c:	ret
  406a40:	stp	x29, x30, [sp, #-80]!
  406a44:	mov	x29, sp
  406a48:	stp	x19, x20, [sp, #16]
  406a4c:	str	x0, [sp, #56]
  406a50:	str	x1, [sp, #48]
  406a54:	str	x2, [sp, #40]
  406a58:	str	x3, [sp, #32]
  406a5c:	ldr	x0, [sp, #56]
  406a60:	ldr	w0, [x0, #16]
  406a64:	mov	w2, #0x0                   	// #0
  406a68:	ldr	x1, [sp, #32]
  406a6c:	bl	402540 <lseek@plt>
  406a70:	mov	x1, x0
  406a74:	ldr	x0, [sp, #32]
  406a78:	cmp	x0, x1
  406a7c:	b.eq	406abc <ferror@plt+0x401c>  // b.none
  406a80:	adrp	x0, 40f000 <ferror@plt+0xc560>
  406a84:	add	x0, x0, #0x2b0
  406a88:	bl	402a50 <gettext@plt>
  406a8c:	mov	x20, x0
  406a90:	ldr	x0, [sp, #56]
  406a94:	ldr	x19, [x0]
  406a98:	bl	4029d0 <__errno_location@plt>
  406a9c:	ldr	w0, [x0]
  406aa0:	bl	4026f0 <strerror@plt>
  406aa4:	mov	x2, x0
  406aa8:	mov	x1, x19
  406aac:	mov	x0, x20
  406ab0:	bl	408b74 <ferror@plt+0x60d4>
  406ab4:	mov	w0, #0x1                   	// #1
  406ab8:	b	406b24 <ferror@plt+0x4084>
  406abc:	ldr	x2, [sp, #40]
  406ac0:	ldr	x1, [sp, #48]
  406ac4:	ldr	x0, [sp, #56]
  406ac8:	bl	4068b0 <ferror@plt+0x3e10>
  406acc:	str	x0, [sp, #72]
  406ad0:	ldr	x0, [sp, #72]
  406ad4:	cmn	x0, #0x1
  406ad8:	b.ne	406ae4 <ferror@plt+0x4044>  // b.any
  406adc:	mov	w0, #0x1                   	// #1
  406ae0:	b	406b24 <ferror@plt+0x4084>
  406ae4:	ldr	x1, [sp, #72]
  406ae8:	ldr	x0, [sp, #40]
  406aec:	cmp	x1, x0
  406af0:	b.eq	406b20 <ferror@plt+0x4080>  // b.none
  406af4:	adrp	x0, 40f000 <ferror@plt+0xc560>
  406af8:	add	x0, x0, #0x2d0
  406afc:	bl	402a50 <gettext@plt>
  406b00:	mov	x2, x0
  406b04:	ldr	x0, [sp, #56]
  406b08:	ldr	x0, [x0]
  406b0c:	mov	x1, x0
  406b10:	mov	x0, x2
  406b14:	bl	408b74 <ferror@plt+0x60d4>
  406b18:	mov	w0, #0x1                   	// #1
  406b1c:	b	406b24 <ferror@plt+0x4084>
  406b20:	mov	w0, #0x0                   	// #0
  406b24:	ldp	x19, x20, [sp, #16]
  406b28:	ldp	x29, x30, [sp], #80
  406b2c:	ret
  406b30:	sub	sp, sp, #0x20
  406b34:	str	x0, [sp, #8]
  406b38:	str	xzr, [sp, #24]
  406b3c:	b	406b68 <ferror@plt+0x40c8>
  406b40:	ldr	x0, [sp, #8]
  406b44:	ldr	x1, [sp, #24]
  406b48:	ldr	x0, [x0, x1, lsl #3]
  406b4c:	cmp	x0, #0x0
  406b50:	b.eq	406b5c <ferror@plt+0x40bc>  // b.none
  406b54:	mov	w0, #0x0                   	// #0
  406b58:	b	406b78 <ferror@plt+0x40d8>
  406b5c:	ldr	x0, [sp, #24]
  406b60:	add	x0, x0, #0x1
  406b64:	str	x0, [sp, #24]
  406b68:	ldr	x0, [sp, #24]
  406b6c:	cmp	x0, #0x3ff
  406b70:	b.ls	406b40 <ferror@plt+0x40a0>  // b.plast
  406b74:	mov	w0, #0x1                   	// #1
  406b78:	add	sp, sp, #0x20
  406b7c:	ret
  406b80:	stp	x29, x30, [sp, #-80]!
  406b84:	mov	x29, sp
  406b88:	stp	x19, x20, [sp, #16]
  406b8c:	str	x0, [sp, #56]
  406b90:	str	x1, [sp, #48]
  406b94:	str	x2, [sp, #40]
  406b98:	b	406c8c <ferror@plt+0x41ec>
  406b9c:	ldr	x0, [sp, #56]
  406ba0:	ldr	w0, [x0, #20]
  406ba4:	ldr	x2, [sp, #40]
  406ba8:	ldr	x1, [sp, #48]
  406bac:	bl	402750 <write@plt>
  406bb0:	str	x0, [sp, #72]
  406bb4:	ldr	x0, [sp, #72]
  406bb8:	cmn	x0, #0x1
  406bbc:	b.ne	406c6c <ferror@plt+0x41cc>  // b.any
  406bc0:	bl	4029d0 <__errno_location@plt>
  406bc4:	ldr	w0, [x0]
  406bc8:	cmp	w0, #0x4
  406bcc:	b.ne	406bec <ferror@plt+0x414c>  // b.any
  406bd0:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  406bd4:	add	x0, x0, #0x8a8
  406bd8:	ldr	w0, [x0]
  406bdc:	cmp	w0, #0x0
  406be0:	b.eq	406c8c <ferror@plt+0x41ec>  // b.none
  406be4:	mov	w0, #0x1                   	// #1
  406be8:	b	406c9c <ferror@plt+0x41fc>
  406bec:	bl	4029d0 <__errno_location@plt>
  406bf0:	ldr	w0, [x0]
  406bf4:	cmp	w0, #0xb
  406bf8:	b.ne	406c20 <ferror@plt+0x4180>  // b.any
  406bfc:	mov	w2, #0x0                   	// #0
  406c00:	mov	w1, #0xffffffff            	// #-1
  406c04:	ldr	x0, [sp, #56]
  406c08:	bl	4056cc <ferror@plt+0x2c2c>
  406c0c:	cmp	w0, #0x0
  406c10:	b.ne	406c18 <ferror@plt+0x4178>  // b.any
  406c14:	b	406c8c <ferror@plt+0x41ec>
  406c18:	mov	w0, #0x1                   	// #1
  406c1c:	b	406c9c <ferror@plt+0x41fc>
  406c20:	bl	4029d0 <__errno_location@plt>
  406c24:	ldr	w0, [x0]
  406c28:	cmp	w0, #0x20
  406c2c:	b.eq	406c64 <ferror@plt+0x41c4>  // b.none
  406c30:	adrp	x0, 40f000 <ferror@plt+0xc560>
  406c34:	add	x0, x0, #0x2f0
  406c38:	bl	402a50 <gettext@plt>
  406c3c:	mov	x20, x0
  406c40:	ldr	x0, [sp, #56]
  406c44:	ldr	x19, [x0, #8]
  406c48:	bl	4029d0 <__errno_location@plt>
  406c4c:	ldr	w0, [x0]
  406c50:	bl	4026f0 <strerror@plt>
  406c54:	mov	x2, x0
  406c58:	mov	x1, x19
  406c5c:	mov	x0, x20
  406c60:	bl	408b74 <ferror@plt+0x60d4>
  406c64:	mov	w0, #0x1                   	// #1
  406c68:	b	406c9c <ferror@plt+0x41fc>
  406c6c:	ldr	x0, [sp, #72]
  406c70:	ldr	x1, [sp, #48]
  406c74:	add	x0, x1, x0
  406c78:	str	x0, [sp, #48]
  406c7c:	ldr	x0, [sp, #72]
  406c80:	ldr	x1, [sp, #40]
  406c84:	sub	x0, x1, x0
  406c88:	str	x0, [sp, #40]
  406c8c:	ldr	x0, [sp, #40]
  406c90:	cmp	x0, #0x0
  406c94:	b.ne	406b9c <ferror@plt+0x40fc>  // b.any
  406c98:	mov	w0, #0x0                   	// #0
  406c9c:	ldp	x19, x20, [sp, #16]
  406ca0:	ldp	x29, x30, [sp], #80
  406ca4:	ret
  406ca8:	stp	x29, x30, [sp, #-64]!
  406cac:	mov	x29, sp
  406cb0:	stp	x19, x20, [sp, #16]
  406cb4:	str	x0, [sp, #56]
  406cb8:	str	x1, [sp, #48]
  406cbc:	str	x2, [sp, #40]
  406cc0:	ldr	x0, [sp, #56]
  406cc4:	ldrb	w0, [x0, #25]
  406cc8:	cmp	w0, #0x0
  406ccc:	b.eq	406da8 <ferror@plt+0x4308>  // b.none
  406cd0:	ldr	x0, [sp, #40]
  406cd4:	cmp	x0, #0x2, lsl #12
  406cd8:	b.ne	406d18 <ferror@plt+0x4278>  // b.any
  406cdc:	ldr	x0, [sp, #48]
  406ce0:	bl	406b30 <ferror@plt+0x4090>
  406ce4:	and	w0, w0, #0xff
  406ce8:	cmp	w0, #0x0
  406cec:	b.eq	406d2c <ferror@plt+0x428c>  // b.none
  406cf0:	ldr	x0, [sp, #56]
  406cf4:	ldr	x0, [x0, #32]
  406cf8:	mov	x1, x0
  406cfc:	ldr	x0, [sp, #40]
  406d00:	add	x0, x1, x0
  406d04:	mov	x1, x0
  406d08:	ldr	x0, [sp, #56]
  406d0c:	str	x1, [x0, #32]
  406d10:	mov	w0, #0x0                   	// #0
  406d14:	b	406dc0 <ferror@plt+0x4320>
  406d18:	ldr	x0, [sp, #40]
  406d1c:	cmp	x0, #0x0
  406d20:	b.ne	406d2c <ferror@plt+0x428c>  // b.any
  406d24:	mov	w0, #0x0                   	// #0
  406d28:	b	406dc0 <ferror@plt+0x4320>
  406d2c:	ldr	x0, [sp, #56]
  406d30:	ldr	x0, [x0, #32]
  406d34:	cmp	x0, #0x0
  406d38:	b.le	406da8 <ferror@plt+0x4308>
  406d3c:	ldr	x0, [sp, #56]
  406d40:	ldr	w3, [x0, #20]
  406d44:	ldr	x0, [sp, #56]
  406d48:	ldr	x0, [x0, #32]
  406d4c:	mov	w2, #0x1                   	// #1
  406d50:	mov	x1, x0
  406d54:	mov	w0, w3
  406d58:	bl	402540 <lseek@plt>
  406d5c:	cmn	x0, #0x1
  406d60:	b.ne	406da0 <ferror@plt+0x4300>  // b.any
  406d64:	adrp	x0, 40f000 <ferror@plt+0xc560>
  406d68:	add	x0, x0, #0x258
  406d6c:	bl	402a50 <gettext@plt>
  406d70:	mov	x20, x0
  406d74:	ldr	x0, [sp, #56]
  406d78:	ldr	x19, [x0, #8]
  406d7c:	bl	4029d0 <__errno_location@plt>
  406d80:	ldr	w0, [x0]
  406d84:	bl	4026f0 <strerror@plt>
  406d88:	mov	x2, x0
  406d8c:	mov	x1, x19
  406d90:	mov	x0, x20
  406d94:	bl	408b74 <ferror@plt+0x60d4>
  406d98:	mov	w0, #0x1                   	// #1
  406d9c:	b	406dc0 <ferror@plt+0x4320>
  406da0:	ldr	x0, [sp, #56]
  406da4:	str	xzr, [x0, #32]
  406da8:	ldr	x0, [sp, #48]
  406dac:	ldr	x2, [sp, #40]
  406db0:	mov	x1, x0
  406db4:	ldr	x0, [sp, #56]
  406db8:	bl	406b80 <ferror@plt+0x40e0>
  406dbc:	and	w0, w0, #0xff
  406dc0:	ldp	x19, x20, [sp, #16]
  406dc4:	ldp	x29, x30, [sp], #64
  406dc8:	ret
  406dcc:	stp	x29, x30, [sp, #-32]!
  406dd0:	mov	x29, sp
  406dd4:	str	w0, [sp, #28]
  406dd8:	ldr	w0, [sp, #28]
  406ddc:	cmp	w0, #0x0
  406de0:	b.ne	406e20 <ferror@plt+0x4380>  // b.any
  406de4:	bl	4028e0 <lzma_cputhreads@plt>
  406de8:	mov	w1, w0
  406dec:	adrp	x0, 424000 <ferror@plt+0x21560>
  406df0:	add	x0, x0, #0x41c
  406df4:	str	w1, [x0]
  406df8:	adrp	x0, 424000 <ferror@plt+0x21560>
  406dfc:	add	x0, x0, #0x41c
  406e00:	ldr	w0, [x0]
  406e04:	cmp	w0, #0x0
  406e08:	b.ne	406e34 <ferror@plt+0x4394>  // b.any
  406e0c:	adrp	x0, 424000 <ferror@plt+0x21560>
  406e10:	add	x0, x0, #0x41c
  406e14:	mov	w1, #0x1                   	// #1
  406e18:	str	w1, [x0]
  406e1c:	b	406e34 <ferror@plt+0x4394>
  406e20:	adrp	x0, 424000 <ferror@plt+0x21560>
  406e24:	add	x0, x0, #0x41c
  406e28:	ldr	w1, [sp, #28]
  406e2c:	str	w1, [x0]
  406e30:	nop
  406e34:	nop
  406e38:	ldp	x29, x30, [sp], #32
  406e3c:	ret
  406e40:	adrp	x0, 424000 <ferror@plt+0x21560>
  406e44:	add	x0, x0, #0x41c
  406e48:	ldr	w0, [x0]
  406e4c:	ret
  406e50:	sub	sp, sp, #0x10
  406e54:	str	x0, [sp, #8]
  406e58:	strb	w1, [sp, #7]
  406e5c:	strb	w2, [sp, #6]
  406e60:	strb	w3, [sp, #5]
  406e64:	ldrb	w0, [sp, #5]
  406e68:	cmp	w0, #0x0
  406e6c:	b.eq	406ea8 <ferror@plt+0x4408>  // b.none
  406e70:	ldr	x0, [sp, #8]
  406e74:	mov	w1, w0
  406e78:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  406e7c:	add	x0, x0, #0x778
  406e80:	ldr	x0, [x0]
  406e84:	mul	x0, x1, x0
  406e88:	lsr	x1, x0, #2
  406e8c:	mov	x0, #0xf5c3                	// #62915
  406e90:	movk	x0, #0x5c28, lsl #16
  406e94:	movk	x0, #0xc28f, lsl #32
  406e98:	movk	x0, #0x28f5, lsl #48
  406e9c:	umulh	x0, x1, x0
  406ea0:	lsr	x0, x0, #2
  406ea4:	str	x0, [sp, #8]
  406ea8:	ldrb	w0, [sp, #7]
  406eac:	cmp	w0, #0x0
  406eb0:	b.eq	406ec4 <ferror@plt+0x4424>  // b.none
  406eb4:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  406eb8:	add	x0, x0, #0x768
  406ebc:	ldr	x1, [sp, #8]
  406ec0:	str	x1, [x0]
  406ec4:	ldrb	w0, [sp, #6]
  406ec8:	cmp	w0, #0x0
  406ecc:	b.eq	406ee4 <ferror@plt+0x4444>  // b.none
  406ed0:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  406ed4:	add	x0, x0, #0x770
  406ed8:	ldr	x1, [sp, #8]
  406edc:	str	x1, [x0]
  406ee0:	nop
  406ee4:	nop
  406ee8:	add	sp, sp, #0x10
  406eec:	ret
  406ef0:	sub	sp, sp, #0x20
  406ef4:	str	w0, [sp, #12]
  406ef8:	ldr	w0, [sp, #12]
  406efc:	cmp	w0, #0x0
  406f00:	b.ne	406f14 <ferror@plt+0x4474>  // b.any
  406f04:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  406f08:	add	x0, x0, #0x768
  406f0c:	ldr	x0, [x0]
  406f10:	b	406f20 <ferror@plt+0x4480>
  406f14:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  406f18:	add	x0, x0, #0x770
  406f1c:	ldr	x0, [x0]
  406f20:	str	x0, [sp, #24]
  406f24:	ldr	x0, [sp, #24]
  406f28:	cmp	x0, #0x0
  406f2c:	b.eq	406f38 <ferror@plt+0x4498>  // b.none
  406f30:	ldr	x0, [sp, #24]
  406f34:	b	406f3c <ferror@plt+0x449c>
  406f38:	mov	x0, #0xffffffffffffffff    	// #-1
  406f3c:	add	sp, sp, #0x20
  406f40:	ret
  406f44:	stp	x29, x30, [sp, #-48]!
  406f48:	mov	x29, sp
  406f4c:	str	x19, [sp, #16]
  406f50:	str	x0, [sp, #40]
  406f54:	str	x1, [sp, #32]
  406f58:	ldr	x0, [sp, #32]
  406f5c:	cmp	x0, #0x0
  406f60:	b.eq	406f70 <ferror@plt+0x44d0>  // b.none
  406f64:	ldr	x0, [sp, #32]
  406f68:	cmn	x0, #0x1
  406f6c:	b.ne	406f94 <ferror@plt+0x44f4>  // b.any
  406f70:	adrp	x0, 40f000 <ferror@plt+0xc560>
  406f74:	add	x0, x0, #0x308
  406f78:	bl	402a50 <gettext@plt>
  406f7c:	mov	x2, x0
  406f80:	ldr	x1, [sp, #40]
  406f84:	adrp	x0, 40f000 <ferror@plt+0xc560>
  406f88:	add	x0, x0, #0x318
  406f8c:	bl	4029c0 <printf@plt>
  406f90:	b	406fcc <ferror@plt+0x452c>
  406f94:	ldr	x0, [sp, #32]
  406f98:	bl	40af60 <ferror@plt+0x84c0>
  406f9c:	mov	w1, #0x0                   	// #0
  406fa0:	bl	40b040 <ferror@plt+0x85a0>
  406fa4:	mov	x19, x0
  406fa8:	mov	w1, #0x1                   	// #1
  406fac:	ldr	x0, [sp, #32]
  406fb0:	bl	40b040 <ferror@plt+0x85a0>
  406fb4:	mov	x3, x0
  406fb8:	mov	x2, x19
  406fbc:	ldr	x1, [sp, #40]
  406fc0:	adrp	x0, 40f000 <ferror@plt+0xc560>
  406fc4:	add	x0, x0, #0x320
  406fc8:	bl	4029c0 <printf@plt>
  406fcc:	nop
  406fd0:	ldr	x19, [sp, #16]
  406fd4:	ldp	x29, x30, [sp], #48
  406fd8:	ret
  406fdc:	stp	x29, x30, [sp, #-16]!
  406fe0:	mov	x29, sp
  406fe4:	adrp	x0, 424000 <ferror@plt+0x21560>
  406fe8:	add	x0, x0, #0x4ac
  406fec:	ldrb	w0, [x0]
  406ff0:	cmp	w0, #0x0
  406ff4:	b.eq	407030 <ferror@plt+0x4590>  // b.none
  406ff8:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  406ffc:	add	x0, x0, #0x778
  407000:	ldr	x1, [x0]
  407004:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  407008:	add	x0, x0, #0x768
  40700c:	ldr	x2, [x0]
  407010:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  407014:	add	x0, x0, #0x770
  407018:	ldr	x0, [x0]
  40701c:	mov	x3, x0
  407020:	adrp	x0, 40f000 <ferror@plt+0xc560>
  407024:	add	x0, x0, #0x338
  407028:	bl	4029c0 <printf@plt>
  40702c:	b	4070a8 <ferror@plt+0x4608>
  407030:	adrp	x0, 40f000 <ferror@plt+0xc560>
  407034:	add	x0, x0, #0x348
  407038:	bl	402a50 <gettext@plt>
  40703c:	mov	x2, x0
  407040:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  407044:	add	x0, x0, #0x778
  407048:	ldr	x0, [x0]
  40704c:	mov	x1, x0
  407050:	mov	x0, x2
  407054:	bl	406f44 <ferror@plt+0x44a4>
  407058:	adrp	x0, 40f000 <ferror@plt+0xc560>
  40705c:	add	x0, x0, #0x370
  407060:	bl	402a50 <gettext@plt>
  407064:	mov	x2, x0
  407068:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  40706c:	add	x0, x0, #0x768
  407070:	ldr	x0, [x0]
  407074:	mov	x1, x0
  407078:	mov	x0, x2
  40707c:	bl	406f44 <ferror@plt+0x44a4>
  407080:	adrp	x0, 40f000 <ferror@plt+0xc560>
  407084:	add	x0, x0, #0x398
  407088:	bl	402a50 <gettext@plt>
  40708c:	mov	x2, x0
  407090:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  407094:	add	x0, x0, #0x770
  407098:	ldr	x0, [x0]
  40709c:	mov	x1, x0
  4070a0:	mov	x0, x2
  4070a4:	bl	406f44 <ferror@plt+0x44a4>
  4070a8:	bl	407854 <ferror@plt+0x4db4>
  4070ac:	cmp	w0, #0x0
  4070b0:	cset	w0, ne  // ne = any
  4070b4:	and	w0, w0, #0xff
  4070b8:	mov	w2, w0
  4070bc:	mov	w1, #0x1                   	// #1
  4070c0:	mov	w0, #0x0                   	// #0
  4070c4:	bl	40b5d8 <ferror@plt+0x8b38>
  4070c8:	stp	x29, x30, [sp, #-16]!
  4070cc:	mov	x29, sp
  4070d0:	bl	402910 <lzma_physmem@plt>
  4070d4:	mov	x1, x0
  4070d8:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  4070dc:	add	x0, x0, #0x778
  4070e0:	str	x1, [x0]
  4070e4:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  4070e8:	add	x0, x0, #0x778
  4070ec:	ldr	x0, [x0]
  4070f0:	cmp	x0, #0x0
  4070f4:	b.ne	407108 <ferror@plt+0x4668>  // b.any
  4070f8:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  4070fc:	add	x0, x0, #0x778
  407100:	mov	x1, #0x8000000             	// #134217728
  407104:	str	x1, [x0]
  407108:	mov	w3, #0x0                   	// #0
  40710c:	mov	w2, #0x1                   	// #1
  407110:	mov	w1, #0x1                   	// #1
  407114:	mov	x0, #0x0                   	// #0
  407118:	bl	406e50 <ferror@plt+0x43b0>
  40711c:	nop
  407120:	ldp	x29, x30, [sp], #16
  407124:	ret
  407128:	sub	sp, sp, #0x10
  40712c:	str	w0, [sp, #12]
  407130:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  407134:	add	x0, x0, #0x780
  407138:	ldr	w0, [x0]
  40713c:	cmp	w0, #0x1
  407140:	b.eq	407158 <ferror@plt+0x46b8>  // b.none
  407144:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  407148:	add	x0, x0, #0x780
  40714c:	ldr	w1, [sp, #12]
  407150:	str	w1, [x0]
  407154:	nop
  407158:	nop
  40715c:	add	sp, sp, #0x10
  407160:	ret
  407164:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  407168:	add	x0, x0, #0x784
  40716c:	mov	w1, #0x1                   	// #1
  407170:	strb	w1, [x0]
  407174:	nop
  407178:	ret
  40717c:	stp	x29, x30, [sp, #-64]!
  407180:	mov	x29, sp
  407184:	stp	x19, x20, [sp, #16]
  407188:	str	x0, [sp, #40]
  40718c:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  407190:	add	x0, x0, #0x788
  407194:	ldr	x0, [x0]
  407198:	cmp	x0, #0x0
  40719c:	b.ne	4071c8 <ferror@plt+0x4728>  // b.any
  4071a0:	adrp	x0, 424000 <ferror@plt+0x21560>
  4071a4:	add	x0, x0, #0x420
  4071a8:	ldr	x0, [x0]
  4071ac:	mov	x1, x0
  4071b0:	mov	x0, #0x0                   	// #0
  4071b4:	bl	40aba8 <ferror@plt+0x8108>
  4071b8:	mov	x1, x0
  4071bc:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  4071c0:	add	x0, x0, #0x788
  4071c4:	str	x1, [x0]
  4071c8:	str	xzr, [sp, #56]
  4071cc:	b	4073a8 <ferror@plt+0x4908>
  4071d0:	ldr	x0, [sp, #40]
  4071d4:	ldr	x0, [x0, #24]
  4071d8:	bl	402680 <fgetc@plt>
  4071dc:	str	w0, [sp, #52]
  4071e0:	ldr	x0, [sp, #40]
  4071e4:	ldr	x0, [x0, #24]
  4071e8:	bl	402aa0 <ferror@plt>
  4071ec:	cmp	w0, #0x0
  4071f0:	b.eq	407244 <ferror@plt+0x47a4>  // b.none
  4071f4:	bl	4029d0 <__errno_location@plt>
  4071f8:	ldr	w0, [x0]
  4071fc:	cmp	w0, #0x4
  407200:	b.ne	407208 <ferror@plt+0x4768>  // b.any
  407204:	b	4073a8 <ferror@plt+0x4908>
  407208:	adrp	x0, 40f000 <ferror@plt+0xc560>
  40720c:	add	x0, x0, #0x3c0
  407210:	bl	402a50 <gettext@plt>
  407214:	mov	x20, x0
  407218:	ldr	x0, [sp, #40]
  40721c:	ldr	x19, [x0, #16]
  407220:	bl	4029d0 <__errno_location@plt>
  407224:	ldr	w0, [x0]
  407228:	bl	4026f0 <strerror@plt>
  40722c:	mov	x2, x0
  407230:	mov	x1, x19
  407234:	mov	x0, x20
  407238:	bl	408b74 <ferror@plt+0x60d4>
  40723c:	mov	x0, #0x0                   	// #0
  407240:	b	4073c0 <ferror@plt+0x4920>
  407244:	ldr	x0, [sp, #40]
  407248:	ldr	x0, [x0, #24]
  40724c:	bl	4027b0 <feof@plt>
  407250:	cmp	w0, #0x0
  407254:	b.eq	407290 <ferror@plt+0x47f0>  // b.none
  407258:	ldr	x0, [sp, #56]
  40725c:	cmp	x0, #0x0
  407260:	b.eq	407288 <ferror@plt+0x47e8>  // b.none
  407264:	adrp	x0, 40f000 <ferror@plt+0xc560>
  407268:	add	x0, x0, #0x3e0
  40726c:	bl	402a50 <gettext@plt>
  407270:	mov	x2, x0
  407274:	ldr	x0, [sp, #40]
  407278:	ldr	x0, [x0, #16]
  40727c:	mov	x1, x0
  407280:	mov	x0, x2
  407284:	bl	408b74 <ferror@plt+0x60d4>
  407288:	mov	x0, #0x0                   	// #0
  40728c:	b	4073c0 <ferror@plt+0x4920>
  407290:	ldr	x0, [sp, #40]
  407294:	ldrb	w0, [x0, #32]
  407298:	mov	w1, w0
  40729c:	ldr	w0, [sp, #52]
  4072a0:	cmp	w0, w1
  4072a4:	b.ne	4072e0 <ferror@plt+0x4840>  // b.any
  4072a8:	ldr	x0, [sp, #56]
  4072ac:	cmp	x0, #0x0
  4072b0:	b.ne	4072b8 <ferror@plt+0x4818>  // b.any
  4072b4:	b	4073a8 <ferror@plt+0x4908>
  4072b8:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  4072bc:	add	x0, x0, #0x788
  4072c0:	ldr	x1, [x0]
  4072c4:	ldr	x0, [sp, #56]
  4072c8:	add	x0, x1, x0
  4072cc:	strb	wzr, [x0]
  4072d0:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  4072d4:	add	x0, x0, #0x788
  4072d8:	ldr	x0, [x0]
  4072dc:	b	4073c0 <ferror@plt+0x4920>
  4072e0:	ldr	w0, [sp, #52]
  4072e4:	cmp	w0, #0x0
  4072e8:	b.ne	407318 <ferror@plt+0x4878>  // b.any
  4072ec:	adrp	x0, 40f000 <ferror@plt+0xc560>
  4072f0:	add	x0, x0, #0x418
  4072f4:	bl	402a50 <gettext@plt>
  4072f8:	mov	x2, x0
  4072fc:	ldr	x0, [sp, #40]
  407300:	ldr	x0, [x0, #16]
  407304:	mov	x1, x0
  407308:	mov	x0, x2
  40730c:	bl	408b74 <ferror@plt+0x60d4>
  407310:	mov	x0, #0x0                   	// #0
  407314:	b	4073c0 <ferror@plt+0x4920>
  407318:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  40731c:	add	x0, x0, #0x788
  407320:	ldr	x1, [x0]
  407324:	ldr	x0, [sp, #56]
  407328:	add	x2, x0, #0x1
  40732c:	str	x2, [sp, #56]
  407330:	add	x0, x1, x0
  407334:	ldr	w1, [sp, #52]
  407338:	and	w1, w1, #0xff
  40733c:	strb	w1, [x0]
  407340:	adrp	x0, 424000 <ferror@plt+0x21560>
  407344:	add	x0, x0, #0x420
  407348:	ldr	x0, [x0]
  40734c:	ldr	x1, [sp, #56]
  407350:	cmp	x1, x0
  407354:	b.ne	4073a8 <ferror@plt+0x4908>  // b.any
  407358:	adrp	x0, 424000 <ferror@plt+0x21560>
  40735c:	add	x0, x0, #0x420
  407360:	ldr	x0, [x0]
  407364:	lsl	x1, x0, #1
  407368:	adrp	x0, 424000 <ferror@plt+0x21560>
  40736c:	add	x0, x0, #0x420
  407370:	str	x1, [x0]
  407374:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  407378:	add	x0, x0, #0x788
  40737c:	ldr	x2, [x0]
  407380:	adrp	x0, 424000 <ferror@plt+0x21560>
  407384:	add	x0, x0, #0x420
  407388:	ldr	x0, [x0]
  40738c:	mov	x1, x0
  407390:	mov	x0, x2
  407394:	bl	40aba8 <ferror@plt+0x8108>
  407398:	mov	x1, x0
  40739c:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  4073a0:	add	x0, x0, #0x788
  4073a4:	str	x1, [x0]
  4073a8:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  4073ac:	add	x0, x0, #0x8a8
  4073b0:	ldr	w0, [x0]
  4073b4:	cmp	w0, #0x0
  4073b8:	b.eq	4071d0 <ferror@plt+0x4730>  // b.none
  4073bc:	mov	x0, #0x0                   	// #0
  4073c0:	ldp	x19, x20, [sp, #16]
  4073c4:	ldp	x29, x30, [sp], #64
  4073c8:	ret
  4073cc:	stp	x29, x30, [sp, #-112]!
  4073d0:	mov	x29, sp
  4073d4:	str	x19, [sp, #16]
  4073d8:	str	w0, [sp, #44]
  4073dc:	str	x1, [sp, #32]
  4073e0:	ldr	x0, [sp, #32]
  4073e4:	bl	40b5b0 <ferror@plt+0x8b10>
  4073e8:	bl	405568 <ferror@plt+0x2ac8>
  4073ec:	adrp	x0, 40f000 <ferror@plt+0xc560>
  4073f0:	add	x1, x0, #0x488
  4073f4:	mov	w0, #0x6                   	// #6
  4073f8:	bl	402a90 <setlocale@plt>
  4073fc:	adrp	x0, 40f000 <ferror@plt+0xc560>
  407400:	add	x1, x0, #0x490
  407404:	adrp	x0, 40f000 <ferror@plt+0xc560>
  407408:	add	x0, x0, #0x4a8
  40740c:	bl	402660 <bindtextdomain@plt>
  407410:	adrp	x0, 40f000 <ferror@plt+0xc560>
  407414:	add	x0, x0, #0x4a8
  407418:	bl	402810 <textdomain@plt>
  40741c:	bl	407738 <ferror@plt+0x4c98>
  407420:	bl	4070c8 <ferror@plt+0x4628>
  407424:	add	x0, sp, #0x30
  407428:	ldr	x2, [sp, #32]
  40742c:	ldr	w1, [sp, #44]
  407430:	bl	40388c <ferror@plt+0xdec>
  407434:	adrp	x0, 424000 <ferror@plt+0x21560>
  407438:	add	x0, x0, #0x4b0
  40743c:	ldr	w0, [x0]
  407440:	cmp	w0, #0x3
  407444:	b.eq	40746c <ferror@plt+0x49cc>  // b.none
  407448:	adrp	x0, 424000 <ferror@plt+0x21560>
  40744c:	add	x0, x0, #0x4ac
  407450:	ldrb	w0, [x0]
  407454:	cmp	w0, #0x0
  407458:	b.eq	40746c <ferror@plt+0x49cc>  // b.none
  40745c:	adrp	x0, 40f000 <ferror@plt+0xc560>
  407460:	add	x0, x0, #0x4b0
  407464:	bl	402a50 <gettext@plt>
  407468:	bl	408c24 <ferror@plt+0x6184>
  40746c:	ldr	x0, [sp, #64]
  407470:	cmp	x0, #0x0
  407474:	b.eq	407484 <ferror@plt+0x49e4>  // b.none
  407478:	mov	w0, #0x0                   	// #0
  40747c:	bl	407864 <ferror@plt+0x4dc4>
  407480:	b	40748c <ferror@plt+0x49ec>
  407484:	ldr	w0, [sp, #56]
  407488:	bl	407864 <ferror@plt+0x4dc4>
  40748c:	adrp	x0, 424000 <ferror@plt+0x21560>
  407490:	add	x0, x0, #0x4b0
  407494:	ldr	w0, [x0]
  407498:	cmp	w0, #0x0
  40749c:	b.ne	407504 <ferror@plt+0x4a64>  // b.any
  4074a0:	adrp	x0, 424000 <ferror@plt+0x21560>
  4074a4:	add	x0, x0, #0x4a9
  4074a8:	ldrb	w0, [x0]
  4074ac:	cmp	w0, #0x0
  4074b0:	b.ne	4074e0 <ferror@plt+0x4a40>  // b.any
  4074b4:	ldr	w0, [sp, #56]
  4074b8:	cmp	w0, #0x1
  4074bc:	b.ne	407504 <ferror@plt+0x4a64>  // b.any
  4074c0:	ldr	x0, [sp, #48]
  4074c4:	ldr	x2, [x0]
  4074c8:	adrp	x0, 40f000 <ferror@plt+0xc560>
  4074cc:	add	x1, x0, #0x4f8
  4074d0:	mov	x0, x2
  4074d4:	bl	402840 <strcmp@plt>
  4074d8:	cmp	w0, #0x0
  4074dc:	b.ne	407504 <ferror@plt+0x4a64>  // b.any
  4074e0:	bl	40b4b8 <ferror@plt+0x8a18>
  4074e4:	and	w0, w0, #0xff
  4074e8:	cmp	w0, #0x0
  4074ec:	b.eq	407504 <ferror@plt+0x4a64>  // b.none
  4074f0:	bl	409518 <ferror@plt+0x6a78>
  4074f4:	mov	w2, #0x0                   	// #0
  4074f8:	mov	w1, #0x1                   	// #1
  4074fc:	mov	w0, #0x1                   	// #1
  407500:	bl	40b5d8 <ferror@plt+0x8b38>
  407504:	adrp	x0, 424000 <ferror@plt+0x21560>
  407508:	add	x0, x0, #0x4b0
  40750c:	ldr	w0, [x0]
  407510:	cmp	w0, #0x3
  407514:	b.eq	40751c <ferror@plt+0x4a7c>  // b.none
  407518:	bl	40a2f4 <ferror@plt+0x7854>
  40751c:	adrp	x0, 405000 <ferror@plt+0x2560>
  407520:	add	x0, x0, #0x3e8
  407524:	str	x0, [sp, #104]
  407528:	adrp	x0, 424000 <ferror@plt+0x21560>
  40752c:	add	x0, x0, #0x4b0
  407530:	ldr	w0, [x0]
  407534:	cmp	w0, #0x3
  407538:	b.ne	407548 <ferror@plt+0x4aa8>  // b.any
  40753c:	adrp	x0, 40d000 <ferror@plt+0xa560>
  407540:	add	x0, x0, #0xdc4
  407544:	str	x0, [sp, #104]
  407548:	str	wzr, [sp, #100]
  40754c:	b	407628 <ferror@plt+0x4b88>
  407550:	ldr	x1, [sp, #48]
  407554:	ldr	w0, [sp, #100]
  407558:	lsl	x0, x0, #3
  40755c:	add	x0, x1, x0
  407560:	ldr	x0, [x0]
  407564:	mov	x1, x0
  407568:	adrp	x0, 40f000 <ferror@plt+0xc560>
  40756c:	add	x0, x0, #0x4f8
  407570:	bl	402840 <strcmp@plt>
  407574:	cmp	w0, #0x0
  407578:	b.ne	4075f8 <ferror@plt+0x4b58>  // b.any
  40757c:	adrp	x0, 424000 <ferror@plt+0x21560>
  407580:	add	x0, x0, #0x4b0
  407584:	ldr	w0, [x0]
  407588:	cmp	w0, #0x0
  40758c:	b.ne	4075a4 <ferror@plt+0x4b04>  // b.any
  407590:	bl	40b4b8 <ferror@plt+0x8a18>
  407594:	and	w0, w0, #0xff
  407598:	cmp	w0, #0x0
  40759c:	b.eq	4075b4 <ferror@plt+0x4b14>  // b.none
  4075a0:	b	40761c <ferror@plt+0x4b7c>
  4075a4:	bl	40b474 <ferror@plt+0x89d4>
  4075a8:	and	w0, w0, #0xff
  4075ac:	cmp	w0, #0x0
  4075b0:	b.ne	407618 <ferror@plt+0x4b78>  // b.any
  4075b4:	ldr	x1, [sp, #64]
  4075b8:	adrp	x0, 40e000 <ferror@plt+0xb560>
  4075bc:	add	x0, x0, #0x28
  4075c0:	cmp	x1, x0
  4075c4:	b.ne	4075dc <ferror@plt+0x4b3c>  // b.any
  4075c8:	adrp	x0, 40f000 <ferror@plt+0xc560>
  4075cc:	add	x0, x0, #0x500
  4075d0:	bl	402a50 <gettext@plt>
  4075d4:	bl	408b74 <ferror@plt+0x60d4>
  4075d8:	b	40761c <ferror@plt+0x4b7c>
  4075dc:	ldr	x1, [sp, #48]
  4075e0:	ldr	w0, [sp, #100]
  4075e4:	lsl	x0, x0, #3
  4075e8:	add	x0, x1, x0
  4075ec:	adrp	x1, 40e000 <ferror@plt+0xb560>
  4075f0:	add	x1, x1, #0x28
  4075f4:	str	x1, [x0]
  4075f8:	ldr	x1, [sp, #48]
  4075fc:	ldr	w0, [sp, #100]
  407600:	lsl	x0, x0, #3
  407604:	add	x0, x1, x0
  407608:	ldr	x0, [x0]
  40760c:	ldr	x1, [sp, #104]
  407610:	blr	x1
  407614:	b	40761c <ferror@plt+0x4b7c>
  407618:	nop
  40761c:	ldr	w0, [sp, #100]
  407620:	add	w0, w0, #0x1
  407624:	str	w0, [sp, #100]
  407628:	ldr	w0, [sp, #56]
  40762c:	ldr	w1, [sp, #100]
  407630:	cmp	w1, w0
  407634:	b.cs	40764c <ferror@plt+0x4bac>  // b.hs, b.nlast
  407638:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  40763c:	add	x0, x0, #0x8a8
  407640:	ldr	w0, [x0]
  407644:	cmp	w0, #0x0
  407648:	b.eq	407550 <ferror@plt+0x4ab0>  // b.none
  40764c:	ldr	x0, [sp, #64]
  407650:	cmp	x0, #0x0
  407654:	b.eq	4076a0 <ferror@plt+0x4c00>  // b.none
  407658:	add	x0, sp, #0x30
  40765c:	bl	40717c <ferror@plt+0x46dc>
  407660:	str	x0, [sp, #88]
  407664:	ldr	x0, [sp, #88]
  407668:	cmp	x0, #0x0
  40766c:	b.eq	407680 <ferror@plt+0x4be0>  // b.none
  407670:	ldr	x1, [sp, #104]
  407674:	ldr	x0, [sp, #88]
  407678:	blr	x1
  40767c:	b	407658 <ferror@plt+0x4bb8>
  407680:	nop
  407684:	ldr	x1, [sp, #64]
  407688:	adrp	x0, 40e000 <ferror@plt+0xb560>
  40768c:	add	x0, x0, #0x28
  407690:	cmp	x1, x0
  407694:	b.eq	4076a0 <ferror@plt+0x4c00>  // b.none
  407698:	ldr	x0, [sp, #72]
  40769c:	bl	4025d0 <fclose@plt>
  4076a0:	adrp	x0, 424000 <ferror@plt+0x21560>
  4076a4:	add	x0, x0, #0x4b0
  4076a8:	ldr	w0, [x0]
  4076ac:	cmp	w0, #0x3
  4076b0:	b.ne	4076b8 <ferror@plt+0x4c18>  // b.any
  4076b4:	bl	40dd64 <ferror@plt+0xb2c4>
  4076b8:	bl	40a598 <ferror@plt+0x7af8>
  4076bc:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  4076c0:	add	x0, x0, #0x780
  4076c4:	ldr	w0, [x0]
  4076c8:	str	w0, [sp, #96]
  4076cc:	ldr	w0, [sp, #96]
  4076d0:	cmp	w0, #0x2
  4076d4:	b.ne	4076f0 <ferror@plt+0x4c50>  // b.any
  4076d8:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  4076dc:	add	x0, x0, #0x784
  4076e0:	ldrb	w0, [x0]
  4076e4:	cmp	w0, #0x0
  4076e8:	b.eq	4076f0 <ferror@plt+0x4c50>  // b.none
  4076ec:	str	wzr, [sp, #96]
  4076f0:	ldr	w19, [sp, #96]
  4076f4:	bl	407854 <ferror@plt+0x4db4>
  4076f8:	cmp	w0, #0x0
  4076fc:	cset	w0, ne  // ne = any
  407700:	and	w0, w0, #0xff
  407704:	mov	w2, w0
  407708:	mov	w1, #0x1                   	// #1
  40770c:	mov	w0, w19
  407710:	bl	40b5d8 <ferror@plt+0x8b38>
  407714:	sub	sp, sp, #0x10
  407718:	str	w0, [sp, #12]
  40771c:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  407720:	add	x0, x0, #0x7b8
  407724:	mov	w1, #0x1                   	// #1
  407728:	str	w1, [x0]
  40772c:	nop
  407730:	add	sp, sp, #0x10
  407734:	ret
  407738:	stp	x29, x30, [sp, #-176]!
  40773c:	mov	x29, sp
  407740:	mov	w0, #0x2                   	// #2
  407744:	bl	4028f0 <isatty@plt>
  407748:	cmp	w0, #0x0
  40774c:	cset	w0, ne  // ne = any
  407750:	and	w1, w0, #0xff
  407754:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  407758:	add	x0, x0, #0x7a2
  40775c:	strb	w1, [x0]
  407760:	add	x0, sp, #0x10
  407764:	add	x0, x0, #0x8
  407768:	bl	402640 <sigemptyset@plt>
  40776c:	str	wzr, [sp, #152]
  407770:	adrp	x0, 407000 <ferror@plt+0x4560>
  407774:	add	x0, x0, #0x714
  407778:	str	x0, [sp, #16]
  40777c:	str	xzr, [sp, #168]
  407780:	b	4077b8 <ferror@plt+0x4d18>
  407784:	adrp	x0, 40f000 <ferror@plt+0xc560>
  407788:	add	x0, x0, #0x550
  40778c:	ldr	x1, [sp, #168]
  407790:	ldr	w0, [x0, x1, lsl #2]
  407794:	add	x1, sp, #0x10
  407798:	mov	x2, #0x0                   	// #0
  40779c:	bl	402710 <sigaction@plt>
  4077a0:	cmp	w0, #0x0
  4077a4:	b.eq	4077ac <ferror@plt+0x4d0c>  // b.none
  4077a8:	bl	408ce8 <ferror@plt+0x6248>
  4077ac:	ldr	x0, [sp, #168]
  4077b0:	add	x0, x0, #0x1
  4077b4:	str	x0, [sp, #168]
  4077b8:	adrp	x0, 40f000 <ferror@plt+0xc560>
  4077bc:	add	x0, x0, #0x550
  4077c0:	ldr	x1, [sp, #168]
  4077c4:	ldr	w0, [x0, x1, lsl #2]
  4077c8:	cmp	w0, #0x0
  4077cc:	b.ne	407784 <ferror@plt+0x4ce4>  // b.any
  4077d0:	nop
  4077d4:	ldp	x29, x30, [sp], #176
  4077d8:	ret
  4077dc:	adrp	x0, 424000 <ferror@plt+0x21560>
  4077e0:	add	x0, x0, #0x428
  4077e4:	ldr	w0, [x0]
  4077e8:	cmp	w0, #0x3
  4077ec:	b.hi	407810 <ferror@plt+0x4d70>  // b.pmore
  4077f0:	adrp	x0, 424000 <ferror@plt+0x21560>
  4077f4:	add	x0, x0, #0x428
  4077f8:	ldr	w0, [x0]
  4077fc:	add	w1, w0, #0x1
  407800:	adrp	x0, 424000 <ferror@plt+0x21560>
  407804:	add	x0, x0, #0x428
  407808:	str	w1, [x0]
  40780c:	nop
  407810:	nop
  407814:	ret
  407818:	adrp	x0, 424000 <ferror@plt+0x21560>
  40781c:	add	x0, x0, #0x428
  407820:	ldr	w0, [x0]
  407824:	cmp	w0, #0x0
  407828:	b.eq	40784c <ferror@plt+0x4dac>  // b.none
  40782c:	adrp	x0, 424000 <ferror@plt+0x21560>
  407830:	add	x0, x0, #0x428
  407834:	ldr	w0, [x0]
  407838:	sub	w1, w0, #0x1
  40783c:	adrp	x0, 424000 <ferror@plt+0x21560>
  407840:	add	x0, x0, #0x428
  407844:	str	w1, [x0]
  407848:	nop
  40784c:	nop
  407850:	ret
  407854:	adrp	x0, 424000 <ferror@plt+0x21560>
  407858:	add	x0, x0, #0x428
  40785c:	ldr	w0, [x0]
  407860:	ret
  407864:	sub	sp, sp, #0x10
  407868:	str	w0, [sp, #12]
  40786c:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  407870:	add	x0, x0, #0x794
  407874:	ldr	w1, [sp, #12]
  407878:	str	w1, [x0]
  40787c:	nop
  407880:	add	sp, sp, #0x10
  407884:	ret
  407888:	stp	x29, x30, [sp, #-32]!
  40788c:	mov	x29, sp
  407890:	adrp	x0, 424000 <ferror@plt+0x21560>
  407894:	add	x0, x0, #0x4ac
  407898:	ldrb	w0, [x0]
  40789c:	eor	w0, w0, #0x1
  4078a0:	and	w0, w0, #0xff
  4078a4:	cmp	w0, #0x0
  4078a8:	b.eq	4079e4 <ferror@plt+0x4f44>  // b.none
  4078ac:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  4078b0:	add	x0, x0, #0x794
  4078b4:	ldr	w0, [x0]
  4078b8:	cmp	w0, #0x1
  4078bc:	b.ne	4078dc <ferror@plt+0x4e3c>  // b.any
  4078c0:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  4078c4:	add	x0, x0, #0x798
  4078c8:	ldr	x1, [x0]
  4078cc:	adrp	x0, 40e000 <ferror@plt+0xb560>
  4078d0:	add	x0, x0, #0x28
  4078d4:	cmp	x1, x0
  4078d8:	b.eq	4079e4 <ferror@plt+0x4f44>  // b.none
  4078dc:	bl	40a48c <ferror@plt+0x79ec>
  4078e0:	adrp	x0, 424000 <ferror@plt+0x21560>
  4078e4:	add	x0, x0, #0x4b0
  4078e8:	ldr	w0, [x0]
  4078ec:	cmp	w0, #0x3
  4078f0:	b.ne	407904 <ferror@plt+0x4e64>  // b.any
  4078f4:	adrp	x0, 424000 <ferror@plt+0x21560>
  4078f8:	add	x0, x0, #0x498
  4078fc:	ldr	x0, [x0]
  407900:	b	407910 <ferror@plt+0x4e70>
  407904:	adrp	x0, 424000 <ferror@plt+0x21560>
  407908:	add	x0, x0, #0x480
  40790c:	ldr	x0, [x0]
  407910:	str	x0, [sp, #24]
  407914:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  407918:	add	x0, x0, #0x7a0
  40791c:	ldrb	w0, [x0]
  407920:	cmp	w0, #0x0
  407924:	b.eq	407934 <ferror@plt+0x4e94>  // b.none
  407928:	ldr	x1, [sp, #24]
  40792c:	mov	w0, #0xa                   	// #10
  407930:	bl	402520 <fputc@plt>
  407934:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  407938:	add	x0, x0, #0x7a0
  40793c:	mov	w1, #0x1                   	// #1
  407940:	strb	w1, [x0]
  407944:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  407948:	add	x0, x0, #0x7a1
  40794c:	mov	w1, #0x1                   	// #1
  407950:	strb	w1, [x0]
  407954:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  407958:	add	x0, x0, #0x794
  40795c:	ldr	w0, [x0]
  407960:	cmp	w0, #0x0
  407964:	b.ne	40799c <ferror@plt+0x4efc>  // b.any
  407968:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  40796c:	add	x0, x0, #0x798
  407970:	ldr	x1, [x0]
  407974:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  407978:	add	x0, x0, #0x790
  40797c:	ldr	w0, [x0]
  407980:	mov	w3, w0
  407984:	mov	x2, x1
  407988:	adrp	x0, 40f000 <ferror@plt+0xc560>
  40798c:	add	x1, x0, #0x560
  407990:	ldr	x0, [sp, #24]
  407994:	bl	402a80 <fprintf@plt>
  407998:	b	4079dc <ferror@plt+0x4f3c>
  40799c:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  4079a0:	add	x0, x0, #0x798
  4079a4:	ldr	x1, [x0]
  4079a8:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  4079ac:	add	x0, x0, #0x790
  4079b0:	ldr	w2, [x0]
  4079b4:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  4079b8:	add	x0, x0, #0x794
  4079bc:	ldr	w0, [x0]
  4079c0:	mov	w4, w0
  4079c4:	mov	w3, w2
  4079c8:	mov	x2, x1
  4079cc:	adrp	x0, 40f000 <ferror@plt+0xc560>
  4079d0:	add	x1, x0, #0x570
  4079d4:	ldr	x0, [sp, #24]
  4079d8:	bl	402a80 <fprintf@plt>
  4079dc:	bl	40a50c <ferror@plt+0x7a6c>
  4079e0:	nop
  4079e4:	nop
  4079e8:	ldp	x29, x30, [sp], #32
  4079ec:	ret
  4079f0:	stp	x29, x30, [sp, #-32]!
  4079f4:	mov	x29, sp
  4079f8:	str	x0, [sp, #24]
  4079fc:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  407a00:	add	x0, x0, #0x790
  407a04:	ldr	w0, [x0]
  407a08:	add	w1, w0, #0x1
  407a0c:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  407a10:	add	x0, x0, #0x790
  407a14:	str	w1, [x0]
  407a18:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  407a1c:	add	x0, x0, #0x798
  407a20:	ldr	x1, [sp, #24]
  407a24:	str	x1, [x0]
  407a28:	adrp	x0, 424000 <ferror@plt+0x21560>
  407a2c:	add	x0, x0, #0x428
  407a30:	ldr	w0, [x0]
  407a34:	cmp	w0, #0x2
  407a38:	b.ls	407a6c <ferror@plt+0x4fcc>  // b.plast
  407a3c:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  407a40:	add	x0, x0, #0x7a2
  407a44:	ldrb	w0, [x0]
  407a48:	cmp	w0, #0x0
  407a4c:	b.ne	407a64 <ferror@plt+0x4fc4>  // b.any
  407a50:	adrp	x0, 424000 <ferror@plt+0x21560>
  407a54:	add	x0, x0, #0x4b0
  407a58:	ldr	w0, [x0]
  407a5c:	cmp	w0, #0x3
  407a60:	b.ne	407a6c <ferror@plt+0x4fcc>  // b.any
  407a64:	bl	407888 <ferror@plt+0x4de8>
  407a68:	b	407a78 <ferror@plt+0x4fd8>
  407a6c:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  407a70:	add	x0, x0, #0x7a1
  407a74:	strb	wzr, [x0]
  407a78:	nop
  407a7c:	ldp	x29, x30, [sp], #32
  407a80:	ret
  407a84:	stp	x29, x30, [sp, #-32]!
  407a88:	mov	x29, sp
  407a8c:	str	x0, [sp, #24]
  407a90:	str	x1, [sp, #16]
  407a94:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  407a98:	add	x0, x0, #0x7a8
  407a9c:	ldr	x1, [sp, #24]
  407aa0:	str	x1, [x0]
  407aa4:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  407aa8:	add	x0, x0, #0x7b0
  407aac:	ldr	x1, [sp, #16]
  407ab0:	str	x1, [x0]
  407ab4:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  407ab8:	add	x0, x0, #0x7a3
  407abc:	mov	w1, #0x1                   	// #1
  407ac0:	strb	w1, [x0]
  407ac4:	adrp	x0, 424000 <ferror@plt+0x21560>
  407ac8:	add	x0, x0, #0x428
  407acc:	ldr	w0, [x0]
  407ad0:	cmp	w0, #0x2
  407ad4:	b.ls	407b0c <ferror@plt+0x506c>  // b.plast
  407ad8:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  407adc:	add	x0, x0, #0x7a2
  407ae0:	ldrb	w0, [x0]
  407ae4:	cmp	w0, #0x0
  407ae8:	b.eq	407b0c <ferror@plt+0x506c>  // b.none
  407aec:	mov	w0, #0x0                   	// #0
  407af0:	bl	402a10 <alarm@plt>
  407af4:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  407af8:	add	x0, x0, #0x7b8
  407afc:	str	wzr, [x0]
  407b00:	mov	w0, #0x1                   	// #1
  407b04:	bl	402a10 <alarm@plt>
  407b08:	nop
  407b0c:	nop
  407b10:	ldp	x29, x30, [sp], #32
  407b14:	ret
  407b18:	stp	x29, x30, [sp, #-48]!
  407b1c:	mov	x29, sp
  407b20:	str	x0, [sp, #24]
  407b24:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  407b28:	add	x0, x0, #0x7b0
  407b2c:	ldr	x0, [x0]
  407b30:	cmp	x0, #0x0
  407b34:	b.eq	407b50 <ferror@plt+0x50b0>  // b.none
  407b38:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  407b3c:	add	x0, x0, #0x7b0
  407b40:	ldr	x0, [x0]
  407b44:	ldr	x1, [sp, #24]
  407b48:	cmp	x1, x0
  407b4c:	b.ls	407b5c <ferror@plt+0x50bc>  // b.plast
  407b50:	adrp	x0, 40f000 <ferror@plt+0xc560>
  407b54:	add	x0, x0, #0x580
  407b58:	b	407bac <ferror@plt+0x510c>
  407b5c:	ldr	d0, [sp, #24]
  407b60:	ucvtf	d1, d0
  407b64:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  407b68:	add	x0, x0, #0x7b0
  407b6c:	ldr	d0, [x0]
  407b70:	ucvtf	d0, d0
  407b74:	fdiv	d0, d1, d0
  407b78:	adrp	x0, 410000 <ferror@plt+0xd560>
  407b7c:	ldr	d1, [x0, #4080]
  407b80:	fmul	d0, d0, d1
  407b84:	str	d0, [sp, #40]
  407b88:	ldr	d0, [sp, #40]
  407b8c:	adrp	x0, 40f000 <ferror@plt+0xc560>
  407b90:	add	x2, x0, #0x588
  407b94:	mov	x1, #0x10                  	// #16
  407b98:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  407b9c:	add	x0, x0, #0x7c0
  407ba0:	bl	402580 <snprintf@plt>
  407ba4:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  407ba8:	add	x0, x0, #0x7c0
  407bac:	ldp	x29, x30, [sp], #48
  407bb0:	ret
  407bb4:	stp	x29, x30, [sp, #-96]!
  407bb8:	mov	x29, sp
  407bbc:	str	x19, [sp, #16]
  407bc0:	str	x0, [sp, #56]
  407bc4:	str	x1, [sp, #48]
  407bc8:	strb	w2, [sp, #47]
  407bcc:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  407bd0:	add	x0, x0, #0x7d0
  407bd4:	str	x0, [sp, #72]
  407bd8:	mov	x0, #0x80                  	// #128
  407bdc:	str	x0, [sp, #64]
  407be0:	ldrb	w0, [sp, #47]
  407be4:	cmp	w0, #0x0
  407be8:	b.eq	407bf4 <ferror@plt+0x5154>  // b.none
  407bec:	mov	w0, #0x0                   	// #0
  407bf0:	b	407bf8 <ferror@plt+0x5158>
  407bf4:	mov	w0, #0x2                   	// #2
  407bf8:	str	w0, [sp, #92]
  407bfc:	mov	w4, #0x0                   	// #0
  407c00:	mov	w3, #0x0                   	// #0
  407c04:	mov	w2, #0x4                   	// #4
  407c08:	ldr	w1, [sp, #92]
  407c0c:	ldr	x0, [sp, #56]
  407c10:	bl	40b0e4 <ferror@plt+0x8644>
  407c14:	mov	x19, x0
  407c18:	mov	w4, #0x1                   	// #1
  407c1c:	mov	w3, #0x0                   	// #0
  407c20:	mov	w2, #0x4                   	// #4
  407c24:	ldr	w1, [sp, #92]
  407c28:	ldr	x0, [sp, #48]
  407c2c:	bl	40b0e4 <ferror@plt+0x8644>
  407c30:	add	x1, sp, #0x40
  407c34:	add	x5, sp, #0x48
  407c38:	mov	x4, x0
  407c3c:	mov	x3, x19
  407c40:	adrp	x0, 40f000 <ferror@plt+0xc560>
  407c44:	add	x2, x0, #0x590
  407c48:	mov	x0, x5
  407c4c:	bl	40b318 <ferror@plt+0x8878>
  407c50:	ldr	x0, [sp, #48]
  407c54:	cmp	x0, #0x0
  407c58:	b.eq	407c74 <ferror@plt+0x51d4>  // b.none
  407c5c:	ldr	d0, [sp, #56]
  407c60:	ucvtf	d1, d0
  407c64:	ldr	d0, [sp, #48]
  407c68:	ucvtf	d0, d0
  407c6c:	fdiv	d0, d1, d0
  407c70:	b	407c78 <ferror@plt+0x51d8>
  407c74:	fmov	d0, #1.600000000000000000e+01
  407c78:	str	d0, [sp, #80]
  407c7c:	ldr	d0, [sp, #80]
  407c80:	adrp	x0, 410000 <ferror@plt+0xd560>
  407c84:	ldr	d1, [x0, #4088]
  407c88:	fcmpe	d0, d1
  407c8c:	b.le	407cb4 <ferror@plt+0x5214>
  407c90:	ldr	x3, [sp, #72]
  407c94:	ldr	x1, [sp, #64]
  407c98:	adrp	x0, 410000 <ferror@plt+0xd560>
  407c9c:	ldr	d0, [x0, #4088]
  407ca0:	adrp	x0, 40f000 <ferror@plt+0xc560>
  407ca4:	add	x2, x0, #0x598
  407ca8:	mov	x0, x3
  407cac:	bl	402580 <snprintf@plt>
  407cb0:	b	407cd0 <ferror@plt+0x5230>
  407cb4:	ldr	x3, [sp, #72]
  407cb8:	ldr	x1, [sp, #64]
  407cbc:	ldr	d0, [sp, #80]
  407cc0:	adrp	x0, 40f000 <ferror@plt+0xc560>
  407cc4:	add	x2, x0, #0x5a0
  407cc8:	mov	x0, x3
  407ccc:	bl	402580 <snprintf@plt>
  407cd0:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  407cd4:	add	x0, x0, #0x7d0
  407cd8:	ldr	x19, [sp, #16]
  407cdc:	ldp	x29, x30, [sp], #96
  407ce0:	ret
  407ce4:	stp	x29, x30, [sp, #-48]!
  407ce8:	mov	x29, sp
  407cec:	str	x0, [sp, #24]
  407cf0:	str	x1, [sp, #16]
  407cf4:	ldr	x0, [sp, #16]
  407cf8:	cmp	x0, #0xbb7
  407cfc:	b.hi	407d0c <ferror@plt+0x526c>  // b.pmore
  407d00:	adrp	x0, 40f000 <ferror@plt+0xc560>
  407d04:	add	x0, x0, #0x5a8
  407d08:	b	407dec <ferror@plt+0x534c>
  407d0c:	str	xzr, [sp, #40]
  407d10:	ldr	d0, [sp, #24]
  407d14:	ucvtf	d1, d0
  407d18:	ldr	d0, [sp, #16]
  407d1c:	ucvtf	d0, d0
  407d20:	adrp	x0, 411000 <ferror@plt+0xe560>
  407d24:	ldr	d2, [x0]
  407d28:	fmul	d0, d0, d2
  407d2c:	fdiv	d0, d1, d0
  407d30:	str	d0, [sp, #32]
  407d34:	b	407d70 <ferror@plt+0x52d0>
  407d38:	mov	x0, #0x4090000000000000    	// #4652218415073722368
  407d3c:	fmov	d1, x0
  407d40:	ldr	d0, [sp, #32]
  407d44:	fdiv	d0, d0, d1
  407d48:	str	d0, [sp, #32]
  407d4c:	ldr	x0, [sp, #40]
  407d50:	add	x0, x0, #0x1
  407d54:	str	x0, [sp, #40]
  407d58:	ldr	x0, [sp, #40]
  407d5c:	cmp	x0, #0x3
  407d60:	b.ne	407d70 <ferror@plt+0x52d0>  // b.any
  407d64:	adrp	x0, 40f000 <ferror@plt+0xc560>
  407d68:	add	x0, x0, #0x5a8
  407d6c:	b	407dec <ferror@plt+0x534c>
  407d70:	ldr	d0, [sp, #32]
  407d74:	mov	x0, #0x380000000000        	// #61572651155456
  407d78:	movk	x0, #0x408f, lsl #48
  407d7c:	fmov	d1, x0
  407d80:	fcmpe	d0, d1
  407d84:	b.gt	407d38 <ferror@plt+0x5298>
  407d88:	ldr	d0, [sp, #32]
  407d8c:	adrp	x0, 411000 <ferror@plt+0xe560>
  407d90:	ldr	d1, [x0, #8]
  407d94:	fcmpe	d0, d1
  407d98:	cset	w0, gt
  407d9c:	and	w0, w0, #0xff
  407da0:	eor	w0, w0, #0x1
  407da4:	and	w0, w0, #0xff
  407da8:	mov	w2, w0
  407dac:	ldr	x0, [sp, #40]
  407db0:	lsl	x1, x0, #3
  407db4:	adrp	x0, 410000 <ferror@plt+0xd560>
  407db8:	add	x0, x0, #0xfa0
  407dbc:	add	x0, x1, x0
  407dc0:	mov	x4, x0
  407dc4:	ldr	d0, [sp, #32]
  407dc8:	mov	w3, w2
  407dcc:	adrp	x0, 40f000 <ferror@plt+0xc560>
  407dd0:	add	x2, x0, #0x5b0
  407dd4:	mov	x1, #0x10                  	// #16
  407dd8:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  407ddc:	add	x0, x0, #0x850
  407de0:	bl	402580 <snprintf@plt>
  407de4:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  407de8:	add	x0, x0, #0x850
  407dec:	ldp	x29, x30, [sp], #48
  407df0:	ret
  407df4:	stp	x29, x30, [sp, #-48]!
  407df8:	mov	x29, sp
  407dfc:	str	x0, [sp, #24]
  407e00:	ldr	x0, [sp, #24]
  407e04:	lsr	x1, x0, #3
  407e08:	mov	x0, #0xf7cf                	// #63439
  407e0c:	movk	x0, #0xe353, lsl #16
  407e10:	movk	x0, #0x9ba5, lsl #32
  407e14:	movk	x0, #0x20c4, lsl #48
  407e18:	umulh	x0, x1, x0
  407e1c:	lsr	x0, x0, #4
  407e20:	str	w0, [sp, #44]
  407e24:	ldr	w0, [sp, #44]
  407e28:	cmp	w0, #0x0
  407e2c:	b.eq	407e44 <ferror@plt+0x53a4>  // b.none
  407e30:	ldr	w1, [sp, #44]
  407e34:	mov	w0, #0x50ff                	// #20735
  407e38:	movk	w0, #0x225, lsl #16
  407e3c:	cmp	w1, w0
  407e40:	b.ls	407e50 <ferror@plt+0x53b0>  // b.plast
  407e44:	adrp	x0, 40f000 <ferror@plt+0xc560>
  407e48:	add	x0, x0, #0x5a8
  407e4c:	b	407f44 <ferror@plt+0x54a4>
  407e50:	ldr	w1, [sp, #44]
  407e54:	mov	w0, #0x8889                	// #34953
  407e58:	movk	w0, #0x8888, lsl #16
  407e5c:	umull	x0, w1, w0
  407e60:	lsr	x0, x0, #32
  407e64:	lsr	w0, w0, #5
  407e68:	str	w0, [sp, #40]
  407e6c:	ldr	w1, [sp, #44]
  407e70:	mov	w0, #0x8889                	// #34953
  407e74:	movk	w0, #0x8888, lsl #16
  407e78:	umull	x0, w1, w0
  407e7c:	lsr	x0, x0, #32
  407e80:	lsr	w2, w0, #5
  407e84:	mov	w0, w2
  407e88:	lsl	w0, w0, #4
  407e8c:	sub	w0, w0, w2
  407e90:	lsl	w0, w0, #2
  407e94:	sub	w0, w1, w0
  407e98:	str	w0, [sp, #44]
  407e9c:	ldr	w0, [sp, #40]
  407ea0:	cmp	w0, #0x3b
  407ea4:	b.ls	407f1c <ferror@plt+0x547c>  // b.plast
  407ea8:	ldr	w1, [sp, #40]
  407eac:	mov	w0, #0x8889                	// #34953
  407eb0:	movk	w0, #0x8888, lsl #16
  407eb4:	umull	x0, w1, w0
  407eb8:	lsr	x0, x0, #32
  407ebc:	lsr	w0, w0, #5
  407ec0:	str	w0, [sp, #36]
  407ec4:	ldr	w1, [sp, #40]
  407ec8:	mov	w0, #0x8889                	// #34953
  407ecc:	movk	w0, #0x8888, lsl #16
  407ed0:	umull	x0, w1, w0
  407ed4:	lsr	x0, x0, #32
  407ed8:	lsr	w2, w0, #5
  407edc:	mov	w0, w2
  407ee0:	lsl	w0, w0, #4
  407ee4:	sub	w0, w0, w2
  407ee8:	lsl	w0, w0, #2
  407eec:	sub	w0, w1, w0
  407ef0:	str	w0, [sp, #40]
  407ef4:	ldr	w5, [sp, #44]
  407ef8:	ldr	w4, [sp, #40]
  407efc:	ldr	w3, [sp, #36]
  407f00:	adrp	x0, 40f000 <ferror@plt+0xc560>
  407f04:	add	x2, x0, #0x5b8
  407f08:	mov	x1, #0xb                   	// #11
  407f0c:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  407f10:	add	x0, x0, #0x860
  407f14:	bl	402580 <snprintf@plt>
  407f18:	b	407f3c <ferror@plt+0x549c>
  407f1c:	ldr	w4, [sp, #44]
  407f20:	ldr	w3, [sp, #40]
  407f24:	adrp	x0, 40f000 <ferror@plt+0xc560>
  407f28:	add	x2, x0, #0x5c8
  407f2c:	mov	x1, #0xb                   	// #11
  407f30:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  407f34:	add	x0, x0, #0x860
  407f38:	bl	402580 <snprintf@plt>
  407f3c:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  407f40:	add	x0, x0, #0x860
  407f44:	ldp	x29, x30, [sp], #48
  407f48:	ret
  407f4c:	stp	x29, x30, [sp, #-48]!
  407f50:	mov	x29, sp
  407f54:	str	x0, [sp, #24]
  407f58:	str	x1, [sp, #16]
  407f5c:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  407f60:	add	x0, x0, #0x7b0
  407f64:	ldr	x0, [x0]
  407f68:	cmp	x0, #0x0
  407f6c:	b.eq	407fa8 <ferror@plt+0x5508>  // b.none
  407f70:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  407f74:	add	x0, x0, #0x7b0
  407f78:	ldr	x0, [x0]
  407f7c:	ldr	x1, [sp, #24]
  407f80:	cmp	x1, x0
  407f84:	b.hi	407fa8 <ferror@plt+0x5508>  // b.pmore
  407f88:	ldr	x1, [sp, #24]
  407f8c:	mov	x0, #0x7ffff               	// #524287
  407f90:	cmp	x1, x0
  407f94:	b.ls	407fa8 <ferror@plt+0x5508>  // b.plast
  407f98:	ldr	x1, [sp, #16]
  407f9c:	mov	x0, #0x1f3f                	// #7999
  407fa0:	cmp	x1, x0
  407fa4:	b.hi	407fb4 <ferror@plt+0x5514>  // b.pmore
  407fa8:	adrp	x0, 40f000 <ferror@plt+0xc560>
  407fac:	add	x0, x0, #0x5a8
  407fb0:	b	408384 <ferror@plt+0x58e4>
  407fb4:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  407fb8:	add	x0, x0, #0x7b0
  407fbc:	ldr	x1, [x0]
  407fc0:	ldr	x0, [sp, #24]
  407fc4:	sub	x0, x1, x0
  407fc8:	fmov	d0, x0
  407fcc:	ucvtf	d1, d0
  407fd0:	ldr	d0, [sp, #16]
  407fd4:	ucvtf	d0, d0
  407fd8:	mov	x0, #0x400000000000        	// #70368744177664
  407fdc:	movk	x0, #0x408f, lsl #48
  407fe0:	fmov	d2, x0
  407fe4:	fdiv	d0, d0, d2
  407fe8:	fmul	d1, d1, d0
  407fec:	ldr	d0, [sp, #24]
  407ff0:	ucvtf	d0, d0
  407ff4:	fdiv	d0, d1, d0
  407ff8:	fcvtzu	w0, d0
  407ffc:	str	w0, [sp, #44]
  408000:	ldr	w0, [sp, #44]
  408004:	cmp	w0, #0x0
  408008:	b.ne	408014 <ferror@plt+0x5574>  // b.any
  40800c:	mov	w0, #0x1                   	// #1
  408010:	str	w0, [sp, #44]
  408014:	ldr	w0, [sp, #44]
  408018:	cmp	w0, #0xa
  40801c:	b.hi	408040 <ferror@plt+0x55a0>  // b.pmore
  408020:	ldr	w3, [sp, #44]
  408024:	adrp	x0, 40f000 <ferror@plt+0xc560>
  408028:	add	x2, x0, #0x5d0
  40802c:	mov	x1, #0xb                   	// #11
  408030:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  408034:	add	x0, x0, #0x870
  408038:	bl	402580 <snprintf@plt>
  40803c:	b	40837c <ferror@plt+0x58dc>
  408040:	ldr	w0, [sp, #44]
  408044:	cmp	w0, #0x32
  408048:	b.hi	408098 <ferror@plt+0x55f8>  // b.pmore
  40804c:	ldr	w0, [sp, #44]
  408050:	add	w1, w0, #0x4
  408054:	mov	w0, #0xcccd                	// #52429
  408058:	movk	w0, #0xcccc, lsl #16
  40805c:	umull	x0, w1, w0
  408060:	lsr	x0, x0, #32
  408064:	lsr	w1, w0, #2
  408068:	mov	w0, w1
  40806c:	lsl	w0, w0, #2
  408070:	add	w0, w0, w1
  408074:	str	w0, [sp, #44]
  408078:	ldr	w3, [sp, #44]
  40807c:	adrp	x0, 40f000 <ferror@plt+0xc560>
  408080:	add	x2, x0, #0x5d0
  408084:	mov	x1, #0xb                   	// #11
  408088:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  40808c:	add	x0, x0, #0x870
  408090:	bl	402580 <snprintf@plt>
  408094:	b	40837c <ferror@plt+0x58dc>
  408098:	ldr	w0, [sp, #44]
  40809c:	cmp	w0, #0x24e
  4080a0:	b.hi	408138 <ferror@plt+0x5698>  // b.pmore
  4080a4:	ldr	w0, [sp, #44]
  4080a8:	add	w1, w0, #0x9
  4080ac:	mov	w0, #0xcccd                	// #52429
  4080b0:	movk	w0, #0xcccc, lsl #16
  4080b4:	umull	x0, w1, w0
  4080b8:	lsr	x0, x0, #32
  4080bc:	lsr	w1, w0, #3
  4080c0:	mov	w0, w1
  4080c4:	lsl	w0, w0, #2
  4080c8:	add	w0, w0, w1
  4080cc:	lsl	w0, w0, #1
  4080d0:	str	w0, [sp, #44]
  4080d4:	ldr	w1, [sp, #44]
  4080d8:	mov	w0, #0x8889                	// #34953
  4080dc:	movk	w0, #0x8888, lsl #16
  4080e0:	umull	x0, w1, w0
  4080e4:	lsr	x0, x0, #32
  4080e8:	lsr	w3, w0, #5
  4080ec:	ldr	w2, [sp, #44]
  4080f0:	mov	w0, #0x8889                	// #34953
  4080f4:	movk	w0, #0x8888, lsl #16
  4080f8:	umull	x0, w2, w0
  4080fc:	lsr	x0, x0, #32
  408100:	lsr	w1, w0, #5
  408104:	mov	w0, w1
  408108:	lsl	w0, w0, #4
  40810c:	sub	w0, w0, w1
  408110:	lsl	w0, w0, #2
  408114:	sub	w1, w2, w0
  408118:	mov	w4, w1
  40811c:	adrp	x0, 40f000 <ferror@plt+0xc560>
  408120:	add	x2, x0, #0x5d8
  408124:	mov	x1, #0xb                   	// #11
  408128:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  40812c:	add	x0, x0, #0x870
  408130:	bl	402580 <snprintf@plt>
  408134:	b	40837c <ferror@plt+0x58dc>
  408138:	ldr	w0, [sp, #44]
  40813c:	cmp	w0, #0xdd4
  408140:	b.hi	408184 <ferror@plt+0x56e4>  // b.pmore
  408144:	ldr	w0, [sp, #44]
  408148:	add	w1, w0, #0x3b
  40814c:	mov	w0, #0x8889                	// #34953
  408150:	movk	w0, #0x8888, lsl #16
  408154:	umull	x0, w1, w0
  408158:	lsr	x0, x0, #32
  40815c:	lsr	w0, w0, #5
  408160:	str	w0, [sp, #44]
  408164:	ldr	w3, [sp, #44]
  408168:	adrp	x0, 40f000 <ferror@plt+0xc560>
  40816c:	add	x2, x0, #0x5e8
  408170:	mov	x1, #0xb                   	// #11
  408174:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  408178:	add	x0, x0, #0x870
  40817c:	bl	402580 <snprintf@plt>
  408180:	b	40837c <ferror@plt+0x58dc>
  408184:	ldr	w1, [sp, #44]
  408188:	mov	w0, #0x8a48                	// #35400
  40818c:	cmp	w1, w0
  408190:	b.hi	408228 <ferror@plt+0x5788>  // b.pmore
  408194:	ldr	w0, [sp, #44]
  408198:	add	w1, w0, #0x257
  40819c:	mov	w0, #0x81b5                	// #33205
  4081a0:	movk	w0, #0x1b4e, lsl #16
  4081a4:	umull	x0, w1, w0
  4081a8:	lsr	x0, x0, #32
  4081ac:	lsr	w1, w0, #6
  4081b0:	mov	w0, w1
  4081b4:	lsl	w0, w0, #2
  4081b8:	add	w0, w0, w1
  4081bc:	lsl	w0, w0, #1
  4081c0:	str	w0, [sp, #44]
  4081c4:	ldr	w1, [sp, #44]
  4081c8:	mov	w0, #0x8889                	// #34953
  4081cc:	movk	w0, #0x8888, lsl #16
  4081d0:	umull	x0, w1, w0
  4081d4:	lsr	x0, x0, #32
  4081d8:	lsr	w3, w0, #5
  4081dc:	ldr	w2, [sp, #44]
  4081e0:	mov	w0, #0x8889                	// #34953
  4081e4:	movk	w0, #0x8888, lsl #16
  4081e8:	umull	x0, w2, w0
  4081ec:	lsr	x0, x0, #32
  4081f0:	lsr	w1, w0, #5
  4081f4:	mov	w0, w1
  4081f8:	lsl	w0, w0, #4
  4081fc:	sub	w0, w0, w1
  408200:	lsl	w0, w0, #2
  408204:	sub	w1, w2, w0
  408208:	mov	w4, w1
  40820c:	adrp	x0, 40f000 <ferror@plt+0xc560>
  408210:	add	x2, x0, #0x5f0
  408214:	mov	x1, #0xb                   	// #11
  408218:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  40821c:	add	x0, x0, #0x870
  408220:	bl	402580 <snprintf@plt>
  408224:	b	40837c <ferror@plt+0x58dc>
  408228:	ldr	w1, [sp, #44]
  40822c:	mov	w0, #0x4370                	// #17264
  408230:	movk	w0, #0x1, lsl #16
  408234:	cmp	w1, w0
  408238:	b.hi	40827c <ferror@plt+0x57dc>  // b.pmore
  40823c:	ldr	w0, [sp, #44]
  408240:	add	w1, w0, #0xe0f
  408244:	mov	w0, #0xb3c5                	// #46021
  408248:	movk	w0, #0x91a2, lsl #16
  40824c:	umull	x0, w1, w0
  408250:	lsr	x0, x0, #32
  408254:	lsr	w0, w0, #11
  408258:	str	w0, [sp, #44]
  40825c:	ldr	w3, [sp, #44]
  408260:	adrp	x0, 40f000 <ferror@plt+0xc560>
  408264:	add	x2, x0, #0x600
  408268:	mov	x1, #0xb                   	// #11
  40826c:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  408270:	add	x0, x0, #0x870
  408274:	bl	402580 <snprintf@plt>
  408278:	b	40837c <ferror@plt+0x58dc>
  40827c:	ldr	w1, [sp, #44]
  408280:	mov	w0, #0x20f0                	// #8432
  408284:	movk	w0, #0xd, lsl #16
  408288:	cmp	w1, w0
  40828c:	b.hi	408314 <ferror@plt+0x5874>  // b.pmore
  408290:	ldr	w0, [sp, #44]
  408294:	add	w1, w0, #0xe0f
  408298:	mov	w0, #0xb3c5                	// #46021
  40829c:	movk	w0, #0x91a2, lsl #16
  4082a0:	umull	x0, w1, w0
  4082a4:	lsr	x0, x0, #32
  4082a8:	lsr	w0, w0, #11
  4082ac:	str	w0, [sp, #44]
  4082b0:	ldr	w1, [sp, #44]
  4082b4:	mov	w0, #0xaaab                	// #43691
  4082b8:	movk	w0, #0xaaaa, lsl #16
  4082bc:	umull	x0, w1, w0
  4082c0:	lsr	x0, x0, #32
  4082c4:	lsr	w3, w0, #4
  4082c8:	ldr	w2, [sp, #44]
  4082cc:	mov	w0, #0xaaab                	// #43691
  4082d0:	movk	w0, #0xaaaa, lsl #16
  4082d4:	umull	x0, w2, w0
  4082d8:	lsr	x0, x0, #32
  4082dc:	lsr	w1, w0, #4
  4082e0:	mov	w0, w1
  4082e4:	lsl	w0, w0, #1
  4082e8:	add	w0, w0, w1
  4082ec:	lsl	w0, w0, #3
  4082f0:	sub	w1, w2, w0
  4082f4:	mov	w4, w1
  4082f8:	adrp	x0, 40f000 <ferror@plt+0xc560>
  4082fc:	add	x2, x0, #0x608
  408300:	mov	x1, #0xb                   	// #11
  408304:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  408308:	add	x0, x0, #0x870
  40830c:	bl	402580 <snprintf@plt>
  408310:	b	40837c <ferror@plt+0x58dc>
  408314:	ldr	w1, [sp, #44]
  408318:	mov	w0, #0xa80                 	// #2688
  40831c:	movk	w0, #0x525, lsl #16
  408320:	cmp	w1, w0
  408324:	b.hi	408370 <ferror@plt+0x58d0>  // b.pmore
  408328:	ldr	w1, [sp, #44]
  40832c:	mov	w0, #0x517f                	// #20863
  408330:	movk	w0, #0x1, lsl #16
  408334:	add	w1, w1, w0
  408338:	mov	w0, #0x4507                	// #17671
  40833c:	movk	w0, #0xc22e, lsl #16
  408340:	umull	x0, w1, w0
  408344:	lsr	x0, x0, #32
  408348:	lsr	w0, w0, #16
  40834c:	str	w0, [sp, #44]
  408350:	ldr	w3, [sp, #44]
  408354:	adrp	x0, 40f000 <ferror@plt+0xc560>
  408358:	add	x2, x0, #0x618
  40835c:	mov	x1, #0xb                   	// #11
  408360:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  408364:	add	x0, x0, #0x870
  408368:	bl	402580 <snprintf@plt>
  40836c:	b	40837c <ferror@plt+0x58dc>
  408370:	adrp	x0, 40f000 <ferror@plt+0xc560>
  408374:	add	x0, x0, #0x5a8
  408378:	b	408384 <ferror@plt+0x58e4>
  40837c:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  408380:	add	x0, x0, #0x870
  408384:	ldp	x29, x30, [sp], #48
  408388:	ret
  40838c:	stp	x29, x30, [sp, #-64]!
  408390:	mov	x29, sp
  408394:	str	x0, [sp, #40]
  408398:	str	x1, [sp, #32]
  40839c:	str	x2, [sp, #24]
  4083a0:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  4083a4:	add	x0, x0, #0x7a8
  4083a8:	ldr	x0, [x0]
  4083ac:	add	x1, sp, #0x38
  4083b0:	mov	x2, x1
  4083b4:	ldr	x1, [sp, #40]
  4083b8:	bl	4026b0 <lzma_get_progress@plt>
  4083bc:	adrp	x0, 424000 <ferror@plt+0x21560>
  4083c0:	add	x0, x0, #0x4b0
  4083c4:	ldr	w0, [x0]
  4083c8:	cmp	w0, #0x0
  4083cc:	b.ne	4083f0 <ferror@plt+0x5950>  // b.any
  4083d0:	ldr	x1, [sp, #56]
  4083d4:	ldr	x0, [sp, #32]
  4083d8:	str	x1, [x0]
  4083dc:	ldr	x0, [sp, #40]
  4083e0:	ldr	x1, [x0]
  4083e4:	ldr	x0, [sp, #24]
  4083e8:	str	x1, [x0]
  4083ec:	b	408410 <ferror@plt+0x5970>
  4083f0:	ldr	x0, [sp, #40]
  4083f4:	ldr	x1, [x0]
  4083f8:	ldr	x0, [sp, #32]
  4083fc:	str	x1, [x0]
  408400:	ldr	x1, [sp, #56]
  408404:	ldr	x0, [sp, #24]
  408408:	str	x1, [x0]
  40840c:	nop
  408410:	ldp	x29, x30, [sp], #64
  408414:	ret
  408418:	sub	sp, sp, #0xa0
  40841c:	stp	x29, x30, [sp, #16]
  408420:	add	x29, sp, #0x10
  408424:	stp	x19, x20, [sp, #32]
  408428:	stp	x21, x22, [sp, #48]
  40842c:	str	x23, [sp, #64]
  408430:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  408434:	add	x0, x0, #0x7b8
  408438:	ldr	w0, [x0]
  40843c:	cmp	w0, #0x0
  408440:	b.eq	4085bc <ferror@plt+0x5b1c>  // b.none
  408444:	bl	4099cc <ferror@plt+0x6f2c>
  408448:	str	x0, [sp, #152]
  40844c:	add	x2, sp, #0x80
  408450:	add	x1, sp, #0x88
  408454:	add	x0, sp, #0x90
  408458:	bl	40838c <ferror@plt+0x58ec>
  40845c:	bl	40a48c <ferror@plt+0x79ec>
  408460:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  408464:	add	x0, x0, #0x7a1
  408468:	ldrb	w0, [x0]
  40846c:	eor	w0, w0, #0x1
  408470:	and	w0, w0, #0xff
  408474:	cmp	w0, #0x0
  408478:	b.eq	408480 <ferror@plt+0x59e0>  // b.none
  40847c:	bl	407888 <ferror@plt+0x4de8>
  408480:	ldr	x0, [sp, #144]
  408484:	bl	407b18 <ferror@plt+0x5078>
  408488:	str	x0, [sp, #88]
  40848c:	ldr	x0, [sp, #136]
  408490:	ldr	x1, [sp, #128]
  408494:	mov	w2, #0x0                   	// #0
  408498:	bl	407bb4 <ferror@plt+0x5114>
  40849c:	str	x0, [sp, #96]
  4084a0:	ldr	x0, [sp, #128]
  4084a4:	ldr	x1, [sp, #152]
  4084a8:	bl	407ce4 <ferror@plt+0x5244>
  4084ac:	str	x0, [sp, #104]
  4084b0:	ldr	x0, [sp, #152]
  4084b4:	bl	407df4 <ferror@plt+0x5354>
  4084b8:	str	x0, [sp, #112]
  4084bc:	ldr	x0, [sp, #144]
  4084c0:	ldr	x1, [sp, #152]
  4084c4:	bl	407f4c <ferror@plt+0x54ac>
  4084c8:	str	x0, [sp, #120]
  4084cc:	adrp	x0, 424000 <ferror@plt+0x21560>
  4084d0:	add	x0, x0, #0x480
  4084d4:	ldr	x19, [x0]
  4084d8:	ldr	x0, [sp, #88]
  4084dc:	mov	w1, #0x6                   	// #6
  4084e0:	bl	40b840 <ferror@plt+0x8da0>
  4084e4:	mov	w22, w0
  4084e8:	ldr	x20, [sp, #88]
  4084ec:	ldr	x0, [sp, #96]
  4084f0:	mov	w1, #0x23                  	// #35
  4084f4:	bl	40b840 <ferror@plt+0x8da0>
  4084f8:	mov	w23, w0
  4084fc:	ldr	x21, [sp, #96]
  408500:	ldr	x0, [sp, #104]
  408504:	mov	w1, #0x9                   	// #9
  408508:	bl	40b840 <ferror@plt+0x8da0>
  40850c:	mov	w3, w0
  408510:	ldr	x2, [sp, #104]
  408514:	ldr	x0, [sp, #112]
  408518:	ldr	x1, [sp, #120]
  40851c:	str	x1, [sp, #8]
  408520:	str	x0, [sp]
  408524:	mov	x7, x2
  408528:	mov	w6, w3
  40852c:	mov	x5, x21
  408530:	mov	w4, w23
  408534:	mov	x3, x20
  408538:	mov	w2, w22
  40853c:	adrp	x0, 40f000 <ferror@plt+0xc560>
  408540:	add	x1, x0, #0x620
  408544:	mov	x0, x19
  408548:	bl	402a80 <fprintf@plt>
  40854c:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  408550:	add	x0, x0, #0x7b8
  408554:	str	wzr, [x0]
  408558:	adrp	x0, 424000 <ferror@plt+0x21560>
  40855c:	add	x0, x0, #0x428
  408560:	ldr	w0, [x0]
  408564:	cmp	w0, #0x2
  408568:	b.ls	40859c <ferror@plt+0x5afc>  // b.plast
  40856c:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  408570:	add	x0, x0, #0x7a2
  408574:	ldrb	w0, [x0]
  408578:	cmp	w0, #0x0
  40857c:	b.eq	40859c <ferror@plt+0x5afc>  // b.none
  408580:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  408584:	add	x0, x0, #0x7a4
  408588:	mov	w1, #0x1                   	// #1
  40858c:	strb	w1, [x0]
  408590:	mov	w0, #0x1                   	// #1
  408594:	bl	402a10 <alarm@plt>
  408598:	b	4085b4 <ferror@plt+0x5b14>
  40859c:	adrp	x0, 424000 <ferror@plt+0x21560>
  4085a0:	add	x0, x0, #0x480
  4085a4:	ldr	x0, [x0]
  4085a8:	mov	x1, x0
  4085ac:	mov	w0, #0xa                   	// #10
  4085b0:	bl	402520 <fputc@plt>
  4085b4:	bl	40a50c <ferror@plt+0x7a6c>
  4085b8:	b	4085c0 <ferror@plt+0x5b20>
  4085bc:	nop
  4085c0:	ldp	x19, x20, [sp, #32]
  4085c4:	ldp	x21, x22, [sp, #48]
  4085c8:	ldr	x23, [sp, #64]
  4085cc:	ldp	x29, x30, [sp, #16]
  4085d0:	add	sp, sp, #0xa0
  4085d4:	ret
  4085d8:	sub	sp, sp, #0xc0
  4085dc:	stp	x29, x30, [sp, #16]
  4085e0:	add	x29, sp, #0x10
  4085e4:	stp	x19, x20, [sp, #32]
  4085e8:	stp	x21, x22, [sp, #48]
  4085ec:	str	x23, [sp, #64]
  4085f0:	strb	w0, [sp, #95]
  4085f4:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  4085f8:	add	x0, x0, #0x7a3
  4085fc:	ldrb	w0, [x0]
  408600:	eor	w0, w0, #0x1
  408604:	and	w0, w0, #0xff
  408608:	cmp	w0, #0x0
  40860c:	b.ne	4088f4 <ferror@plt+0x5e54>  // b.any
  408610:	adrp	x0, 424000 <ferror@plt+0x21560>
  408614:	add	x0, x0, #0x428
  408618:	ldr	w0, [x0]
  40861c:	cmp	w0, #0x2
  408620:	b.ls	4088f4 <ferror@plt+0x5e54>  // b.plast
  408624:	add	x2, sp, #0x88
  408628:	add	x1, sp, #0x90
  40862c:	add	x0, sp, #0x98
  408630:	bl	40838c <ferror@plt+0x58ec>
  408634:	ldrb	w0, [sp, #95]
  408638:	eor	w0, w0, #0x1
  40863c:	and	w0, w0, #0xff
  408640:	cmp	w0, #0x0
  408644:	b.eq	40867c <ferror@plt+0x5bdc>  // b.none
  408648:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  40864c:	add	x0, x0, #0x7a4
  408650:	ldrb	w0, [x0]
  408654:	eor	w0, w0, #0x1
  408658:	and	w0, w0, #0xff
  40865c:	cmp	w0, #0x0
  408660:	b.eq	40867c <ferror@plt+0x5bdc>  // b.none
  408664:	ldr	x0, [sp, #144]
  408668:	cmp	x0, #0x0
  40866c:	b.eq	4088fc <ferror@plt+0x5e5c>  // b.none
  408670:	ldr	x0, [sp, #136]
  408674:	cmp	x0, #0x0
  408678:	b.eq	4088fc <ferror@plt+0x5e5c>  // b.none
  40867c:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  408680:	add	x0, x0, #0x7a4
  408684:	strb	wzr, [x0]
  408688:	bl	4099cc <ferror@plt+0x6f2c>
  40868c:	str	x0, [sp, #184]
  408690:	bl	40a48c <ferror@plt+0x79ec>
  408694:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  408698:	add	x0, x0, #0x7a2
  40869c:	ldrb	w0, [x0]
  4086a0:	cmp	w0, #0x0
  4086a4:	b.eq	4087b8 <ferror@plt+0x5d18>  // b.none
  4086a8:	ldrb	w0, [sp, #95]
  4086ac:	eor	w0, w0, #0x1
  4086b0:	and	w0, w0, #0xff
  4086b4:	cmp	w0, #0x0
  4086b8:	b.eq	4086c8 <ferror@plt+0x5c28>  // b.none
  4086bc:	ldr	x0, [sp, #152]
  4086c0:	bl	407b18 <ferror@plt+0x5078>
  4086c4:	b	4086d0 <ferror@plt+0x5c30>
  4086c8:	adrp	x0, 40f000 <ferror@plt+0xc560>
  4086cc:	add	x0, x0, #0x640
  4086d0:	str	x0, [sp, #96]
  4086d4:	ldr	x0, [sp, #144]
  4086d8:	ldr	x1, [sp, #136]
  4086dc:	mov	w2, #0x1                   	// #1
  4086e0:	bl	407bb4 <ferror@plt+0x5114>
  4086e4:	str	x0, [sp, #104]
  4086e8:	ldr	x0, [sp, #136]
  4086ec:	ldr	x1, [sp, #184]
  4086f0:	bl	407ce4 <ferror@plt+0x5244>
  4086f4:	str	x0, [sp, #112]
  4086f8:	ldr	x0, [sp, #184]
  4086fc:	bl	407df4 <ferror@plt+0x5354>
  408700:	str	x0, [sp, #120]
  408704:	ldrb	w0, [sp, #95]
  408708:	eor	w0, w0, #0x1
  40870c:	and	w0, w0, #0xff
  408710:	cmp	w0, #0x0
  408714:	b.eq	408728 <ferror@plt+0x5c88>  // b.none
  408718:	ldr	x0, [sp, #152]
  40871c:	ldr	x1, [sp, #184]
  408720:	bl	407f4c <ferror@plt+0x54ac>
  408724:	b	408730 <ferror@plt+0x5c90>
  408728:	adrp	x0, 40f000 <ferror@plt+0xc560>
  40872c:	add	x0, x0, #0x5a8
  408730:	str	x0, [sp, #128]
  408734:	adrp	x0, 424000 <ferror@plt+0x21560>
  408738:	add	x0, x0, #0x480
  40873c:	ldr	x19, [x0]
  408740:	ldr	x0, [sp, #96]
  408744:	mov	w1, #0x6                   	// #6
  408748:	bl	40b840 <ferror@plt+0x8da0>
  40874c:	mov	w22, w0
  408750:	ldr	x20, [sp, #96]
  408754:	ldr	x0, [sp, #104]
  408758:	mov	w1, #0x23                  	// #35
  40875c:	bl	40b840 <ferror@plt+0x8da0>
  408760:	mov	w23, w0
  408764:	ldr	x21, [sp, #104]
  408768:	ldr	x0, [sp, #112]
  40876c:	mov	w1, #0x9                   	// #9
  408770:	bl	40b840 <ferror@plt+0x8da0>
  408774:	mov	w3, w0
  408778:	ldr	x2, [sp, #112]
  40877c:	ldr	x0, [sp, #120]
  408780:	ldr	x1, [sp, #128]
  408784:	str	x1, [sp, #8]
  408788:	str	x0, [sp]
  40878c:	mov	x7, x2
  408790:	mov	w6, w3
  408794:	mov	x5, x21
  408798:	mov	w4, w23
  40879c:	mov	x3, x20
  4087a0:	mov	w2, w22
  4087a4:	adrp	x0, 40f000 <ferror@plt+0xc560>
  4087a8:	add	x1, x0, #0x648
  4087ac:	mov	x0, x19
  4087b0:	bl	402a80 <fprintf@plt>
  4087b4:	b	4088ec <ferror@plt+0x5e4c>
  4087b8:	adrp	x0, 424000 <ferror@plt+0x21560>
  4087bc:	add	x0, x0, #0x480
  4087c0:	ldr	x3, [x0]
  4087c4:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  4087c8:	add	x0, x0, #0x798
  4087cc:	ldr	x0, [x0]
  4087d0:	mov	x2, x0
  4087d4:	adrp	x0, 40f000 <ferror@plt+0xc560>
  4087d8:	add	x1, x0, #0x668
  4087dc:	mov	x0, x3
  4087e0:	bl	402a80 <fprintf@plt>
  4087e4:	ldrb	w0, [sp, #95]
  4087e8:	eor	w0, w0, #0x1
  4087ec:	and	w0, w0, #0xff
  4087f0:	cmp	w0, #0x0
  4087f4:	b.eq	408834 <ferror@plt+0x5d94>  // b.none
  4087f8:	ldr	x0, [sp, #152]
  4087fc:	bl	407b18 <ferror@plt+0x5078>
  408800:	str	x0, [sp, #176]
  408804:	ldr	x0, [sp, #176]
  408808:	ldrb	w0, [x0]
  40880c:	cmp	w0, #0x2d
  408810:	b.eq	408834 <ferror@plt+0x5d94>  // b.none
  408814:	adrp	x0, 424000 <ferror@plt+0x21560>
  408818:	add	x0, x0, #0x480
  40881c:	ldr	x3, [x0]
  408820:	ldr	x2, [sp, #176]
  408824:	adrp	x0, 40f000 <ferror@plt+0xc560>
  408828:	add	x1, x0, #0x670
  40882c:	mov	x0, x3
  408830:	bl	402a80 <fprintf@plt>
  408834:	adrp	x0, 424000 <ferror@plt+0x21560>
  408838:	add	x0, x0, #0x480
  40883c:	ldr	x19, [x0]
  408840:	ldr	x0, [sp, #144]
  408844:	ldr	x1, [sp, #136]
  408848:	mov	w2, #0x1                   	// #1
  40884c:	bl	407bb4 <ferror@plt+0x5114>
  408850:	mov	x1, x19
  408854:	bl	402490 <fputs@plt>
  408858:	ldr	x0, [sp, #136]
  40885c:	ldr	x1, [sp, #184]
  408860:	bl	407ce4 <ferror@plt+0x5244>
  408864:	str	x0, [sp, #168]
  408868:	ldr	x0, [sp, #168]
  40886c:	ldrb	w0, [x0]
  408870:	cmp	w0, #0x0
  408874:	b.eq	408898 <ferror@plt+0x5df8>  // b.none
  408878:	adrp	x0, 424000 <ferror@plt+0x21560>
  40887c:	add	x0, x0, #0x480
  408880:	ldr	x3, [x0]
  408884:	ldr	x2, [sp, #168]
  408888:	adrp	x0, 40f000 <ferror@plt+0xc560>
  40888c:	add	x1, x0, #0x678
  408890:	mov	x0, x3
  408894:	bl	402a80 <fprintf@plt>
  408898:	ldr	x0, [sp, #184]
  40889c:	bl	407df4 <ferror@plt+0x5354>
  4088a0:	str	x0, [sp, #160]
  4088a4:	ldr	x0, [sp, #160]
  4088a8:	ldrb	w0, [x0]
  4088ac:	cmp	w0, #0x0
  4088b0:	b.eq	4088d4 <ferror@plt+0x5e34>  // b.none
  4088b4:	adrp	x0, 424000 <ferror@plt+0x21560>
  4088b8:	add	x0, x0, #0x480
  4088bc:	ldr	x3, [x0]
  4088c0:	ldr	x2, [sp, #160]
  4088c4:	adrp	x0, 40f000 <ferror@plt+0xc560>
  4088c8:	add	x1, x0, #0x678
  4088cc:	mov	x0, x3
  4088d0:	bl	402a80 <fprintf@plt>
  4088d4:	adrp	x0, 424000 <ferror@plt+0x21560>
  4088d8:	add	x0, x0, #0x480
  4088dc:	ldr	x0, [x0]
  4088e0:	mov	x1, x0
  4088e4:	mov	w0, #0xa                   	// #10
  4088e8:	bl	402520 <fputc@plt>
  4088ec:	bl	40a50c <ferror@plt+0x7a6c>
  4088f0:	b	408900 <ferror@plt+0x5e60>
  4088f4:	nop
  4088f8:	b	408900 <ferror@plt+0x5e60>
  4088fc:	nop
  408900:	ldp	x19, x20, [sp, #32]
  408904:	ldp	x21, x22, [sp, #48]
  408908:	ldr	x23, [sp, #64]
  40890c:	ldp	x29, x30, [sp, #16]
  408910:	add	sp, sp, #0xc0
  408914:	ret
  408918:	stp	x29, x30, [sp, #-32]!
  40891c:	mov	x29, sp
  408920:	strb	w0, [sp, #31]
  408924:	ldrb	w0, [sp, #31]
  408928:	bl	4085d8 <ferror@plt+0x5b38>
  40892c:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  408930:	add	x0, x0, #0x7a3
  408934:	strb	wzr, [x0]
  408938:	nop
  40893c:	ldp	x29, x30, [sp], #32
  408940:	ret
  408944:	stp	x29, x30, [sp, #-80]!
  408948:	mov	x29, sp
  40894c:	stp	x19, x20, [sp, #16]
  408950:	str	w0, [sp, #76]
  408954:	str	x1, [sp, #64]
  408958:	mov	x20, x2
  40895c:	adrp	x0, 424000 <ferror@plt+0x21560>
  408960:	add	x0, x0, #0x428
  408964:	ldr	w0, [x0]
  408968:	ldr	w1, [sp, #76]
  40896c:	cmp	w1, w0
  408970:	b.hi	408a0c <ferror@plt+0x5f6c>  // b.pmore
  408974:	bl	40a48c <ferror@plt+0x79ec>
  408978:	mov	w0, #0x0                   	// #0
  40897c:	bl	4085d8 <ferror@plt+0x5b38>
  408980:	adrp	x0, 424000 <ferror@plt+0x21560>
  408984:	add	x0, x0, #0x480
  408988:	ldr	x19, [x0]
  40898c:	adrp	x0, 40f000 <ferror@plt+0xc560>
  408990:	add	x0, x0, #0x668
  408994:	bl	402a50 <gettext@plt>
  408998:	mov	x1, x0
  40899c:	adrp	x0, 424000 <ferror@plt+0x21560>
  4089a0:	add	x0, x0, #0x478
  4089a4:	ldr	x0, [x0]
  4089a8:	mov	x2, x0
  4089ac:	mov	x0, x19
  4089b0:	bl	402a80 <fprintf@plt>
  4089b4:	adrp	x0, 424000 <ferror@plt+0x21560>
  4089b8:	add	x0, x0, #0x480
  4089bc:	ldr	x4, [x0]
  4089c0:	add	x2, sp, #0x20
  4089c4:	mov	x3, x20
  4089c8:	ldp	x0, x1, [x3]
  4089cc:	stp	x0, x1, [x2]
  4089d0:	ldp	x0, x1, [x3, #16]
  4089d4:	stp	x0, x1, [x2, #16]
  4089d8:	add	x0, sp, #0x20
  4089dc:	mov	x2, x0
  4089e0:	ldr	x1, [sp, #64]
  4089e4:	mov	x0, x4
  4089e8:	bl	4029b0 <vfprintf@plt>
  4089ec:	adrp	x0, 424000 <ferror@plt+0x21560>
  4089f0:	add	x0, x0, #0x480
  4089f4:	ldr	x0, [x0]
  4089f8:	mov	x1, x0
  4089fc:	mov	w0, #0xa                   	// #10
  408a00:	bl	402520 <fputc@plt>
  408a04:	bl	40a50c <ferror@plt+0x7a6c>
  408a08:	nop
  408a0c:	nop
  408a10:	ldp	x19, x20, [sp, #16]
  408a14:	ldp	x29, x30, [sp], #80
  408a18:	ret
  408a1c:	stp	x29, x30, [sp, #-272]!
  408a20:	mov	x29, sp
  408a24:	str	w0, [sp, #60]
  408a28:	str	x1, [sp, #48]
  408a2c:	str	x2, [sp, #224]
  408a30:	str	x3, [sp, #232]
  408a34:	str	x4, [sp, #240]
  408a38:	str	x5, [sp, #248]
  408a3c:	str	x6, [sp, #256]
  408a40:	str	x7, [sp, #264]
  408a44:	str	q0, [sp, #96]
  408a48:	str	q1, [sp, #112]
  408a4c:	str	q2, [sp, #128]
  408a50:	str	q3, [sp, #144]
  408a54:	str	q4, [sp, #160]
  408a58:	str	q5, [sp, #176]
  408a5c:	str	q6, [sp, #192]
  408a60:	str	q7, [sp, #208]
  408a64:	add	x0, sp, #0x110
  408a68:	str	x0, [sp, #64]
  408a6c:	add	x0, sp, #0x110
  408a70:	str	x0, [sp, #72]
  408a74:	add	x0, sp, #0xe0
  408a78:	str	x0, [sp, #80]
  408a7c:	mov	w0, #0xffffffd0            	// #-48
  408a80:	str	w0, [sp, #88]
  408a84:	mov	w0, #0xffffff80            	// #-128
  408a88:	str	w0, [sp, #92]
  408a8c:	add	x2, sp, #0x10
  408a90:	add	x3, sp, #0x40
  408a94:	ldp	x0, x1, [x3]
  408a98:	stp	x0, x1, [x2]
  408a9c:	ldp	x0, x1, [x3, #16]
  408aa0:	stp	x0, x1, [x2, #16]
  408aa4:	add	x0, sp, #0x10
  408aa8:	mov	x2, x0
  408aac:	ldr	x1, [sp, #48]
  408ab0:	ldr	w0, [sp, #60]
  408ab4:	bl	408944 <ferror@plt+0x5ea4>
  408ab8:	nop
  408abc:	ldp	x29, x30, [sp], #272
  408ac0:	ret
  408ac4:	stp	x29, x30, [sp, #-288]!
  408ac8:	mov	x29, sp
  408acc:	str	x0, [sp, #56]
  408ad0:	str	x1, [sp, #232]
  408ad4:	str	x2, [sp, #240]
  408ad8:	str	x3, [sp, #248]
  408adc:	str	x4, [sp, #256]
  408ae0:	str	x5, [sp, #264]
  408ae4:	str	x6, [sp, #272]
  408ae8:	str	x7, [sp, #280]
  408aec:	str	q0, [sp, #96]
  408af0:	str	q1, [sp, #112]
  408af4:	str	q2, [sp, #128]
  408af8:	str	q3, [sp, #144]
  408afc:	str	q4, [sp, #160]
  408b00:	str	q5, [sp, #176]
  408b04:	str	q6, [sp, #192]
  408b08:	str	q7, [sp, #208]
  408b0c:	add	x0, sp, #0x120
  408b10:	str	x0, [sp, #64]
  408b14:	add	x0, sp, #0x120
  408b18:	str	x0, [sp, #72]
  408b1c:	add	x0, sp, #0xe0
  408b20:	str	x0, [sp, #80]
  408b24:	mov	w0, #0xffffffc8            	// #-56
  408b28:	str	w0, [sp, #88]
  408b2c:	mov	w0, #0xffffff80            	// #-128
  408b30:	str	w0, [sp, #92]
  408b34:	add	x2, sp, #0x10
  408b38:	add	x3, sp, #0x40
  408b3c:	ldp	x0, x1, [x3]
  408b40:	stp	x0, x1, [x2]
  408b44:	ldp	x0, x1, [x3, #16]
  408b48:	stp	x0, x1, [x2, #16]
  408b4c:	add	x0, sp, #0x10
  408b50:	mov	x2, x0
  408b54:	ldr	x1, [sp, #56]
  408b58:	mov	w0, #0x2                   	// #2
  408b5c:	bl	408944 <ferror@plt+0x5ea4>
  408b60:	mov	w0, #0x2                   	// #2
  408b64:	bl	407128 <ferror@plt+0x4688>
  408b68:	nop
  408b6c:	ldp	x29, x30, [sp], #288
  408b70:	ret
  408b74:	stp	x29, x30, [sp, #-288]!
  408b78:	mov	x29, sp
  408b7c:	str	x0, [sp, #56]
  408b80:	str	x1, [sp, #232]
  408b84:	str	x2, [sp, #240]
  408b88:	str	x3, [sp, #248]
  408b8c:	str	x4, [sp, #256]
  408b90:	str	x5, [sp, #264]
  408b94:	str	x6, [sp, #272]
  408b98:	str	x7, [sp, #280]
  408b9c:	str	q0, [sp, #96]
  408ba0:	str	q1, [sp, #112]
  408ba4:	str	q2, [sp, #128]
  408ba8:	str	q3, [sp, #144]
  408bac:	str	q4, [sp, #160]
  408bb0:	str	q5, [sp, #176]
  408bb4:	str	q6, [sp, #192]
  408bb8:	str	q7, [sp, #208]
  408bbc:	add	x0, sp, #0x120
  408bc0:	str	x0, [sp, #64]
  408bc4:	add	x0, sp, #0x120
  408bc8:	str	x0, [sp, #72]
  408bcc:	add	x0, sp, #0xe0
  408bd0:	str	x0, [sp, #80]
  408bd4:	mov	w0, #0xffffffc8            	// #-56
  408bd8:	str	w0, [sp, #88]
  408bdc:	mov	w0, #0xffffff80            	// #-128
  408be0:	str	w0, [sp, #92]
  408be4:	add	x2, sp, #0x10
  408be8:	add	x3, sp, #0x40
  408bec:	ldp	x0, x1, [x3]
  408bf0:	stp	x0, x1, [x2]
  408bf4:	ldp	x0, x1, [x3, #16]
  408bf8:	stp	x0, x1, [x2, #16]
  408bfc:	add	x0, sp, #0x10
  408c00:	mov	x2, x0
  408c04:	ldr	x1, [sp, #56]
  408c08:	mov	w0, #0x1                   	// #1
  408c0c:	bl	408944 <ferror@plt+0x5ea4>
  408c10:	mov	w0, #0x1                   	// #1
  408c14:	bl	407128 <ferror@plt+0x4688>
  408c18:	nop
  408c1c:	ldp	x29, x30, [sp], #288
  408c20:	ret
  408c24:	stp	x29, x30, [sp, #-288]!
  408c28:	mov	x29, sp
  408c2c:	str	x0, [sp, #56]
  408c30:	str	x1, [sp, #232]
  408c34:	str	x2, [sp, #240]
  408c38:	str	x3, [sp, #248]
  408c3c:	str	x4, [sp, #256]
  408c40:	str	x5, [sp, #264]
  408c44:	str	x6, [sp, #272]
  408c48:	str	x7, [sp, #280]
  408c4c:	str	q0, [sp, #96]
  408c50:	str	q1, [sp, #112]
  408c54:	str	q2, [sp, #128]
  408c58:	str	q3, [sp, #144]
  408c5c:	str	q4, [sp, #160]
  408c60:	str	q5, [sp, #176]
  408c64:	str	q6, [sp, #192]
  408c68:	str	q7, [sp, #208]
  408c6c:	add	x0, sp, #0x120
  408c70:	str	x0, [sp, #64]
  408c74:	add	x0, sp, #0x120
  408c78:	str	x0, [sp, #72]
  408c7c:	add	x0, sp, #0xe0
  408c80:	str	x0, [sp, #80]
  408c84:	mov	w0, #0xffffffc8            	// #-56
  408c88:	str	w0, [sp, #88]
  408c8c:	mov	w0, #0xffffff80            	// #-128
  408c90:	str	w0, [sp, #92]
  408c94:	add	x2, sp, #0x10
  408c98:	add	x3, sp, #0x40
  408c9c:	ldp	x0, x1, [x3]
  408ca0:	stp	x0, x1, [x2]
  408ca4:	ldp	x0, x1, [x3, #16]
  408ca8:	stp	x0, x1, [x2, #16]
  408cac:	add	x0, sp, #0x10
  408cb0:	mov	x2, x0
  408cb4:	ldr	x1, [sp, #56]
  408cb8:	mov	w0, #0x1                   	// #1
  408cbc:	bl	408944 <ferror@plt+0x5ea4>
  408cc0:	mov	w2, #0x0                   	// #0
  408cc4:	mov	w1, #0x1                   	// #1
  408cc8:	mov	w0, #0x1                   	// #1
  408ccc:	bl	40b5d8 <ferror@plt+0x8b38>
  408cd0:	stp	x29, x30, [sp, #-16]!
  408cd4:	mov	x29, sp
  408cd8:	adrp	x0, 40f000 <ferror@plt+0xc560>
  408cdc:	add	x0, x0, #0x680
  408ce0:	bl	402a50 <gettext@plt>
  408ce4:	bl	408c24 <ferror@plt+0x6184>
  408ce8:	stp	x29, x30, [sp, #-16]!
  408cec:	mov	x29, sp
  408cf0:	adrp	x0, 40f000 <ferror@plt+0xc560>
  408cf4:	add	x0, x0, #0x698
  408cf8:	bl	402a50 <gettext@plt>
  408cfc:	bl	408c24 <ferror@plt+0x6184>
  408d00:	stp	x29, x30, [sp, #-32]!
  408d04:	mov	x29, sp
  408d08:	str	w0, [sp, #28]
  408d0c:	ldr	w0, [sp, #28]
  408d10:	cmp	w0, #0xb
  408d14:	b.eq	408e78 <ferror@plt+0x63d8>  // b.none
  408d18:	ldr	w0, [sp, #28]
  408d1c:	cmp	w0, #0xb
  408d20:	b.hi	408e7c <ferror@plt+0x63dc>  // b.pmore
  408d24:	ldr	w0, [sp, #28]
  408d28:	cmp	w0, #0xa
  408d2c:	b.eq	408e68 <ferror@plt+0x63c8>  // b.none
  408d30:	ldr	w0, [sp, #28]
  408d34:	cmp	w0, #0xa
  408d38:	b.hi	408e7c <ferror@plt+0x63dc>  // b.pmore
  408d3c:	ldr	w0, [sp, #28]
  408d40:	cmp	w0, #0x9
  408d44:	b.eq	408e58 <ferror@plt+0x63b8>  // b.none
  408d48:	ldr	w0, [sp, #28]
  408d4c:	cmp	w0, #0x9
  408d50:	b.hi	408e7c <ferror@plt+0x63dc>  // b.pmore
  408d54:	ldr	w0, [sp, #28]
  408d58:	cmp	w0, #0x8
  408d5c:	b.eq	408e48 <ferror@plt+0x63a8>  // b.none
  408d60:	ldr	w0, [sp, #28]
  408d64:	cmp	w0, #0x8
  408d68:	b.hi	408e7c <ferror@plt+0x63dc>  // b.pmore
  408d6c:	ldr	w0, [sp, #28]
  408d70:	cmp	w0, #0x7
  408d74:	b.eq	408e38 <ferror@plt+0x6398>  // b.none
  408d78:	ldr	w0, [sp, #28]
  408d7c:	cmp	w0, #0x7
  408d80:	b.hi	408e7c <ferror@plt+0x63dc>  // b.pmore
  408d84:	ldr	w0, [sp, #28]
  408d88:	cmp	w0, #0x6
  408d8c:	b.eq	408e28 <ferror@plt+0x6388>  // b.none
  408d90:	ldr	w0, [sp, #28]
  408d94:	cmp	w0, #0x6
  408d98:	b.hi	408e7c <ferror@plt+0x63dc>  // b.pmore
  408d9c:	ldr	w0, [sp, #28]
  408da0:	cmp	w0, #0x5
  408da4:	b.eq	408e1c <ferror@plt+0x637c>  // b.none
  408da8:	ldr	w0, [sp, #28]
  408dac:	cmp	w0, #0x5
  408db0:	b.hi	408e7c <ferror@plt+0x63dc>  // b.pmore
  408db4:	ldr	w0, [sp, #28]
  408db8:	cmp	w0, #0x4
  408dbc:	b.eq	408e78 <ferror@plt+0x63d8>  // b.none
  408dc0:	ldr	w0, [sp, #28]
  408dc4:	cmp	w0, #0x4
  408dc8:	b.hi	408e7c <ferror@plt+0x63dc>  // b.pmore
  408dcc:	ldr	w0, [sp, #28]
  408dd0:	cmp	w0, #0x3
  408dd4:	b.eq	408e0c <ferror@plt+0x636c>  // b.none
  408dd8:	ldr	w0, [sp, #28]
  408ddc:	cmp	w0, #0x3
  408de0:	b.hi	408e7c <ferror@plt+0x63dc>  // b.pmore
  408de4:	ldr	w0, [sp, #28]
  408de8:	cmp	w0, #0x1
  408dec:	b.ls	408e78 <ferror@plt+0x63d8>  // b.plast
  408df0:	ldr	w0, [sp, #28]
  408df4:	cmp	w0, #0x2
  408df8:	b.ne	408e7c <ferror@plt+0x63dc>  // b.any
  408dfc:	adrp	x0, 40f000 <ferror@plt+0xc560>
  408e00:	add	x0, x0, #0x6c0
  408e04:	bl	402a50 <gettext@plt>
  408e08:	b	408e88 <ferror@plt+0x63e8>
  408e0c:	adrp	x0, 40f000 <ferror@plt+0xc560>
  408e10:	add	x0, x0, #0x6f8
  408e14:	bl	402a50 <gettext@plt>
  408e18:	b	408e88 <ferror@plt+0x63e8>
  408e1c:	mov	w0, #0xc                   	// #12
  408e20:	bl	4026f0 <strerror@plt>
  408e24:	b	408e88 <ferror@plt+0x63e8>
  408e28:	adrp	x0, 40f000 <ferror@plt+0xc560>
  408e2c:	add	x0, x0, #0x740
  408e30:	bl	402a50 <gettext@plt>
  408e34:	b	408e88 <ferror@plt+0x63e8>
  408e38:	adrp	x0, 40f000 <ferror@plt+0xc560>
  408e3c:	add	x0, x0, #0x760
  408e40:	bl	402a50 <gettext@plt>
  408e44:	b	408e88 <ferror@plt+0x63e8>
  408e48:	adrp	x0, 40f000 <ferror@plt+0xc560>
  408e4c:	add	x0, x0, #0x780
  408e50:	bl	402a50 <gettext@plt>
  408e54:	b	408e88 <ferror@plt+0x63e8>
  408e58:	adrp	x0, 40f000 <ferror@plt+0xc560>
  408e5c:	add	x0, x0, #0x798
  408e60:	bl	402a50 <gettext@plt>
  408e64:	b	408e88 <ferror@plt+0x63e8>
  408e68:	adrp	x0, 40f000 <ferror@plt+0xc560>
  408e6c:	add	x0, x0, #0x7b8
  408e70:	bl	402a50 <gettext@plt>
  408e74:	b	408e88 <ferror@plt+0x63e8>
  408e78:	nop
  408e7c:	adrp	x0, 40f000 <ferror@plt+0xc560>
  408e80:	add	x0, x0, #0x680
  408e84:	bl	402a50 <gettext@plt>
  408e88:	ldp	x29, x30, [sp], #32
  408e8c:	ret
  408e90:	stp	x29, x30, [sp, #-192]!
  408e94:	mov	x29, sp
  408e98:	str	x19, [sp, #16]
  408e9c:	str	w0, [sp, #44]
  408ea0:	str	x1, [sp, #32]
  408ea4:	adrp	x0, 424000 <ferror@plt+0x21560>
  408ea8:	add	x0, x0, #0x428
  408eac:	ldr	w0, [x0]
  408eb0:	ldr	w1, [sp, #44]
  408eb4:	cmp	w1, w0
  408eb8:	b.hi	408fbc <ferror@plt+0x651c>  // b.pmore
  408ebc:	ldr	x0, [sp, #32]
  408ec0:	bl	40af60 <ferror@plt+0x84c0>
  408ec4:	str	x0, [sp, #32]
  408ec8:	adrp	x0, 424000 <ferror@plt+0x21560>
  408ecc:	add	x0, x0, #0x4b0
  408ed0:	ldr	w0, [x0]
  408ed4:	bl	406ef0 <ferror@plt+0x4450>
  408ed8:	str	x0, [sp, #184]
  408edc:	ldr	x0, [sp, #184]
  408ee0:	cmn	x0, #0x1
  408ee4:	b.ne	408f18 <ferror@plt+0x6478>  // b.any
  408ee8:	adrp	x0, 40f000 <ferror@plt+0xc560>
  408eec:	add	x0, x0, #0x7d0
  408ef0:	bl	402a50 <gettext@plt>
  408ef4:	mov	x19, x0
  408ef8:	mov	w1, #0x0                   	// #0
  408efc:	ldr	x0, [sp, #32]
  408f00:	bl	40b040 <ferror@plt+0x85a0>
  408f04:	mov	x2, x0
  408f08:	mov	x1, x19
  408f0c:	ldr	w0, [sp, #44]
  408f10:	bl	408a1c <ferror@plt+0x5f7c>
  408f14:	b	408fc0 <ferror@plt+0x6520>
  408f18:	ldr	x1, [sp, #184]
  408f1c:	mov	x0, #0xfffff               	// #1048575
  408f20:	cmp	x1, x0
  408f24:	b.hi	408f54 <ferror@plt+0x64b4>  // b.pmore
  408f28:	mov	w1, #0x1                   	// #1
  408f2c:	ldr	x0, [sp, #184]
  408f30:	bl	40b040 <ferror@plt+0x85a0>
  408f34:	add	x4, sp, #0x38
  408f38:	mov	x3, x0
  408f3c:	adrp	x0, 40f000 <ferror@plt+0xc560>
  408f40:	add	x2, x0, #0x808
  408f44:	mov	x1, #0x80                  	// #128
  408f48:	mov	x0, x4
  408f4c:	bl	402580 <snprintf@plt>
  408f50:	b	408f80 <ferror@plt+0x64e0>
  408f54:	ldr	x0, [sp, #184]
  408f58:	bl	40af60 <ferror@plt+0x84c0>
  408f5c:	mov	w1, #0x1                   	// #1
  408f60:	bl	40b040 <ferror@plt+0x85a0>
  408f64:	add	x4, sp, #0x38
  408f68:	mov	x3, x0
  408f6c:	adrp	x0, 40f000 <ferror@plt+0xc560>
  408f70:	add	x2, x0, #0x810
  408f74:	mov	x1, #0x80                  	// #128
  408f78:	mov	x0, x4
  408f7c:	bl	402580 <snprintf@plt>
  408f80:	adrp	x0, 40f000 <ferror@plt+0xc560>
  408f84:	add	x0, x0, #0x818
  408f88:	bl	402a50 <gettext@plt>
  408f8c:	mov	x19, x0
  408f90:	mov	w1, #0x0                   	// #0
  408f94:	ldr	x0, [sp, #32]
  408f98:	bl	40b040 <ferror@plt+0x85a0>
  408f9c:	mov	x1, x0
  408fa0:	add	x0, sp, #0x38
  408fa4:	mov	x3, x0
  408fa8:	mov	x2, x1
  408fac:	mov	x1, x19
  408fb0:	ldr	w0, [sp, #44]
  408fb4:	bl	408a1c <ferror@plt+0x5f7c>
  408fb8:	b	408fc0 <ferror@plt+0x6520>
  408fbc:	nop
  408fc0:	ldr	x19, [sp, #16]
  408fc4:	ldp	x29, x30, [sp], #192
  408fc8:	ret
  408fcc:	stp	x29, x30, [sp, #-32]!
  408fd0:	mov	x29, sp
  408fd4:	str	w0, [sp, #28]
  408fd8:	ldr	w0, [sp, #28]
  408fdc:	and	w0, w0, #0xfffff
  408fe0:	cmp	w0, #0x0
  408fe4:	b.ne	409010 <ferror@plt+0x6570>  // b.any
  408fe8:	ldr	w0, [sp, #28]
  408fec:	lsr	w0, w0, #20
  408ff0:	mov	w3, w0
  408ff4:	adrp	x0, 40f000 <ferror@plt+0xc560>
  408ff8:	add	x2, x0, #0x848
  408ffc:	mov	x1, #0x10                  	// #16
  409000:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  409004:	add	x0, x0, #0x880
  409008:	bl	402580 <snprintf@plt>
  40900c:	b	409064 <ferror@plt+0x65c4>
  409010:	ldr	w0, [sp, #28]
  409014:	and	w0, w0, #0x3ff
  409018:	cmp	w0, #0x0
  40901c:	b.ne	409048 <ferror@plt+0x65a8>  // b.any
  409020:	ldr	w0, [sp, #28]
  409024:	lsr	w0, w0, #10
  409028:	mov	w3, w0
  40902c:	adrp	x0, 40f000 <ferror@plt+0xc560>
  409030:	add	x2, x0, #0x850
  409034:	mov	x1, #0x10                  	// #16
  409038:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  40903c:	add	x0, x0, #0x880
  409040:	bl	402580 <snprintf@plt>
  409044:	b	409064 <ferror@plt+0x65c4>
  409048:	ldr	w3, [sp, #28]
  40904c:	adrp	x0, 40f000 <ferror@plt+0xc560>
  409050:	add	x2, x0, #0x858
  409054:	mov	x1, #0x10                  	// #16
  409058:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  40905c:	add	x0, x0, #0x880
  409060:	bl	402580 <snprintf@plt>
  409064:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  409068:	add	x0, x0, #0x880
  40906c:	ldp	x29, x30, [sp], #32
  409070:	ret
  409074:	sub	sp, sp, #0x90
  409078:	stp	x29, x30, [sp, #16]
  40907c:	add	x29, sp, #0x10
  409080:	str	x19, [sp, #32]
  409084:	str	x0, [sp, #72]
  409088:	str	x1, [sp, #64]
  40908c:	strb	w2, [sp, #63]
  409090:	ldr	x0, [sp, #72]
  409094:	str	x0, [sp, #88]
  409098:	mov	x0, #0x200                 	// #512
  40909c:	str	x0, [sp, #80]
  4090a0:	str	xzr, [sp, #136]
  4090a4:	b	409450 <ferror@plt+0x69b0>
  4090a8:	ldr	x0, [sp, #136]
  4090ac:	cmp	x0, #0x0
  4090b0:	b.ne	4090c0 <ferror@plt+0x6620>  // b.any
  4090b4:	adrp	x0, 40f000 <ferror@plt+0xc560>
  4090b8:	add	x0, x0, #0x860
  4090bc:	b	4090c8 <ferror@plt+0x6628>
  4090c0:	adrp	x0, 40f000 <ferror@plt+0xc560>
  4090c4:	add	x0, x0, #0x868
  4090c8:	add	x1, sp, #0x50
  4090cc:	add	x4, sp, #0x58
  4090d0:	mov	x3, x0
  4090d4:	adrp	x0, 40f000 <ferror@plt+0xc560>
  4090d8:	add	x2, x0, #0x870
  4090dc:	mov	x0, x4
  4090e0:	bl	40b318 <ferror@plt+0x8878>
  4090e4:	ldr	x0, [sp, #136]
  4090e8:	lsl	x0, x0, #4
  4090ec:	ldr	x1, [sp, #64]
  4090f0:	add	x0, x1, x0
  4090f4:	ldr	x0, [x0]
  4090f8:	mov	x1, #0x1                   	// #1
  4090fc:	movk	x1, #0x4000, lsl #48
  409100:	cmp	x0, x1
  409104:	b.eq	409148 <ferror@plt+0x66a8>  // b.none
  409108:	mov	x1, #0x1                   	// #1
  40910c:	movk	x1, #0x4000, lsl #48
  409110:	cmp	x0, x1
  409114:	b.hi	40941c <ferror@plt+0x697c>  // b.pmore
  409118:	cmp	x0, #0x21
  40911c:	b.eq	409148 <ferror@plt+0x66a8>  // b.none
  409120:	cmp	x0, #0x21
  409124:	b.hi	40941c <ferror@plt+0x697c>  // b.pmore
  409128:	cmp	x0, #0x3
  40912c:	b.eq	4093dc <ferror@plt+0x693c>  // b.none
  409130:	cmp	x0, #0x3
  409134:	b.cc	40941c <ferror@plt+0x697c>  // b.lo, b.ul, b.last
  409138:	sub	x0, x0, #0x4
  40913c:	cmp	x0, #0x5
  409140:	b.hi	40941c <ferror@plt+0x697c>  // b.pmore
  409144:	b	409334 <ferror@plt+0x6894>
  409148:	ldr	x0, [sp, #136]
  40914c:	lsl	x0, x0, #4
  409150:	ldr	x1, [sp, #64]
  409154:	add	x0, x1, x0
  409158:	ldr	x0, [x0, #8]
  40915c:	str	x0, [sp, #112]
  409160:	str	xzr, [sp, #128]
  409164:	str	xzr, [sp, #120]
  409168:	ldrb	w0, [sp, #63]
  40916c:	cmp	w0, #0x0
  409170:	b.eq	40926c <ferror@plt+0x67cc>  // b.none
  409174:	ldr	x0, [sp, #112]
  409178:	ldr	w0, [x0, #32]
  40917c:	cmp	w0, #0x1
  409180:	b.eq	409190 <ferror@plt+0x66f0>  // b.none
  409184:	cmp	w0, #0x2
  409188:	b.eq	4091a0 <ferror@plt+0x6700>  // b.none
  40918c:	b	4091b0 <ferror@plt+0x6710>
  409190:	adrp	x0, 40f000 <ferror@plt+0xc560>
  409194:	add	x0, x0, #0x878
  409198:	str	x0, [sp, #128]
  40919c:	b	4091c0 <ferror@plt+0x6720>
  4091a0:	adrp	x0, 40f000 <ferror@plt+0xc560>
  4091a4:	add	x0, x0, #0x880
  4091a8:	str	x0, [sp, #128]
  4091ac:	b	4091c0 <ferror@plt+0x6720>
  4091b0:	adrp	x0, 40f000 <ferror@plt+0xc560>
  4091b4:	add	x0, x0, #0x888
  4091b8:	str	x0, [sp, #128]
  4091bc:	nop
  4091c0:	ldr	x0, [sp, #112]
  4091c4:	ldr	w0, [x0, #40]
  4091c8:	cmp	w0, #0x14
  4091cc:	b.eq	40924c <ferror@plt+0x67ac>  // b.none
  4091d0:	cmp	w0, #0x14
  4091d4:	b.hi	40925c <ferror@plt+0x67bc>  // b.pmore
  4091d8:	cmp	w0, #0x13
  4091dc:	b.eq	40923c <ferror@plt+0x679c>  // b.none
  4091e0:	cmp	w0, #0x13
  4091e4:	b.hi	40925c <ferror@plt+0x67bc>  // b.pmore
  4091e8:	cmp	w0, #0x12
  4091ec:	b.eq	40922c <ferror@plt+0x678c>  // b.none
  4091f0:	cmp	w0, #0x12
  4091f4:	b.hi	40925c <ferror@plt+0x67bc>  // b.pmore
  4091f8:	cmp	w0, #0x3
  4091fc:	b.eq	40920c <ferror@plt+0x676c>  // b.none
  409200:	cmp	w0, #0x4
  409204:	b.eq	40921c <ferror@plt+0x677c>  // b.none
  409208:	b	40925c <ferror@plt+0x67bc>
  40920c:	adrp	x0, 40f000 <ferror@plt+0xc560>
  409210:	add	x0, x0, #0x890
  409214:	str	x0, [sp, #120]
  409218:	b	409270 <ferror@plt+0x67d0>
  40921c:	adrp	x0, 40f000 <ferror@plt+0xc560>
  409220:	add	x0, x0, #0x898
  409224:	str	x0, [sp, #120]
  409228:	b	409270 <ferror@plt+0x67d0>
  40922c:	adrp	x0, 40f000 <ferror@plt+0xc560>
  409230:	add	x0, x0, #0x8a0
  409234:	str	x0, [sp, #120]
  409238:	b	409270 <ferror@plt+0x67d0>
  40923c:	adrp	x0, 40f000 <ferror@plt+0xc560>
  409240:	add	x0, x0, #0x8a8
  409244:	str	x0, [sp, #120]
  409248:	b	409270 <ferror@plt+0x67d0>
  40924c:	adrp	x0, 40f000 <ferror@plt+0xc560>
  409250:	add	x0, x0, #0x8b0
  409254:	str	x0, [sp, #120]
  409258:	b	409270 <ferror@plt+0x67d0>
  40925c:	adrp	x0, 40f000 <ferror@plt+0xc560>
  409260:	add	x0, x0, #0x888
  409264:	str	x0, [sp, #120]
  409268:	b	409270 <ferror@plt+0x67d0>
  40926c:	nop
  409270:	ldr	x0, [sp, #136]
  409274:	lsl	x0, x0, #4
  409278:	ldr	x1, [sp, #64]
  40927c:	add	x0, x1, x0
  409280:	ldr	x0, [x0]
  409284:	cmp	x0, #0x21
  409288:	b.ne	409294 <ferror@plt+0x67f4>  // b.any
  40928c:	mov	w19, #0x32                  	// #50
  409290:	b	409298 <ferror@plt+0x67f8>
  409294:	mov	w19, #0x31                  	// #49
  409298:	ldr	x0, [sp, #112]
  40929c:	ldr	w0, [x0]
  4092a0:	bl	408fcc <ferror@plt+0x652c>
  4092a4:	add	x1, sp, #0x50
  4092a8:	add	x5, sp, #0x58
  4092ac:	mov	x4, x0
  4092b0:	mov	w3, w19
  4092b4:	adrp	x0, 40f000 <ferror@plt+0xc560>
  4092b8:	add	x2, x0, #0x8b8
  4092bc:	mov	x0, x5
  4092c0:	bl	40b318 <ferror@plt+0x8878>
  4092c4:	ldrb	w0, [sp, #63]
  4092c8:	cmp	w0, #0x0
  4092cc:	b.eq	409438 <ferror@plt+0x6998>  // b.none
  4092d0:	ldr	x0, [sp, #112]
  4092d4:	ldr	w2, [x0, #20]
  4092d8:	ldr	x0, [sp, #112]
  4092dc:	ldr	w3, [x0, #24]
  4092e0:	ldr	x0, [sp, #112]
  4092e4:	ldr	w4, [x0, #28]
  4092e8:	ldr	x0, [sp, #112]
  4092ec:	ldr	w5, [x0, #36]
  4092f0:	ldr	x0, [sp, #112]
  4092f4:	ldr	w0, [x0, #44]
  4092f8:	add	x1, sp, #0x50
  4092fc:	add	x8, sp, #0x58
  409300:	str	w0, [sp, #8]
  409304:	ldr	x0, [sp, #120]
  409308:	str	x0, [sp]
  40930c:	mov	w7, w5
  409310:	ldr	x6, [sp, #128]
  409314:	mov	w5, w4
  409318:	mov	w4, w3
  40931c:	mov	w3, w2
  409320:	adrp	x0, 40f000 <ferror@plt+0xc560>
  409324:	add	x2, x0, #0x8c8
  409328:	mov	x0, x8
  40932c:	bl	40b318 <ferror@plt+0x8878>
  409330:	b	409438 <ferror@plt+0x6998>
  409334:	ldr	x0, [sp, #136]
  409338:	lsl	x0, x0, #4
  40933c:	ldr	x1, [sp, #64]
  409340:	add	x0, x1, x0
  409344:	ldr	x0, [x0, #8]
  409348:	str	x0, [sp, #104]
  40934c:	ldr	x0, [sp, #136]
  409350:	lsl	x0, x0, #4
  409354:	ldr	x1, [sp, #64]
  409358:	add	x0, x1, x0
  40935c:	ldr	x0, [x0]
  409360:	sub	x1, x0, #0x4
  409364:	mov	x0, x1
  409368:	lsl	x0, x0, #3
  40936c:	add	x0, x0, x1
  409370:	adrp	x1, 410000 <ferror@plt+0xd560>
  409374:	add	x1, x1, #0xfb8
  409378:	add	x0, x0, x1
  40937c:	add	x1, sp, #0x50
  409380:	add	x4, sp, #0x58
  409384:	mov	x3, x0
  409388:	adrp	x0, 40f000 <ferror@plt+0xc560>
  40938c:	add	x2, x0, #0x870
  409390:	mov	x0, x4
  409394:	bl	40b318 <ferror@plt+0x8878>
  409398:	ldr	x0, [sp, #104]
  40939c:	cmp	x0, #0x0
  4093a0:	b.eq	409440 <ferror@plt+0x69a0>  // b.none
  4093a4:	ldr	x0, [sp, #104]
  4093a8:	ldr	w0, [x0]
  4093ac:	cmp	w0, #0x0
  4093b0:	b.eq	409440 <ferror@plt+0x69a0>  // b.none
  4093b4:	ldr	x0, [sp, #104]
  4093b8:	ldr	w0, [x0]
  4093bc:	add	x1, sp, #0x50
  4093c0:	add	x4, sp, #0x58
  4093c4:	mov	w3, w0
  4093c8:	adrp	x0, 40f000 <ferror@plt+0xc560>
  4093cc:	add	x2, x0, #0x900
  4093d0:	mov	x0, x4
  4093d4:	bl	40b318 <ferror@plt+0x8878>
  4093d8:	b	409440 <ferror@plt+0x69a0>
  4093dc:	ldr	x0, [sp, #136]
  4093e0:	lsl	x0, x0, #4
  4093e4:	ldr	x1, [sp, #64]
  4093e8:	add	x0, x1, x0
  4093ec:	ldr	x0, [x0, #8]
  4093f0:	str	x0, [sp, #96]
  4093f4:	ldr	x0, [sp, #96]
  4093f8:	ldr	w0, [x0, #4]
  4093fc:	add	x1, sp, #0x50
  409400:	add	x4, sp, #0x58
  409404:	mov	w3, w0
  409408:	adrp	x0, 40f000 <ferror@plt+0xc560>
  40940c:	add	x2, x0, #0x910
  409410:	mov	x0, x4
  409414:	bl	40b318 <ferror@plt+0x8878>
  409418:	b	409444 <ferror@plt+0x69a4>
  40941c:	add	x1, sp, #0x50
  409420:	add	x3, sp, #0x58
  409424:	adrp	x0, 40f000 <ferror@plt+0xc560>
  409428:	add	x2, x0, #0x888
  40942c:	mov	x0, x3
  409430:	bl	40b318 <ferror@plt+0x8878>
  409434:	b	409444 <ferror@plt+0x69a4>
  409438:	nop
  40943c:	b	409444 <ferror@plt+0x69a4>
  409440:	nop
  409444:	ldr	x0, [sp, #136]
  409448:	add	x0, x0, #0x1
  40944c:	str	x0, [sp, #136]
  409450:	ldr	x0, [sp, #136]
  409454:	lsl	x0, x0, #4
  409458:	ldr	x1, [sp, #64]
  40945c:	add	x0, x1, x0
  409460:	ldr	x0, [x0]
  409464:	cmn	x0, #0x1
  409468:	b.ne	4090a8 <ferror@plt+0x6608>  // b.any
  40946c:	nop
  409470:	ldr	x19, [sp, #32]
  409474:	ldp	x29, x30, [sp, #16]
  409478:	add	sp, sp, #0x90
  40947c:	ret
  409480:	sub	sp, sp, #0x230
  409484:	stp	x29, x30, [sp]
  409488:	mov	x29, sp
  40948c:	str	x19, [sp, #16]
  409490:	str	w0, [sp, #44]
  409494:	str	x1, [sp, #32]
  409498:	adrp	x0, 424000 <ferror@plt+0x21560>
  40949c:	add	x0, x0, #0x428
  4094a0:	ldr	w0, [x0]
  4094a4:	ldr	w1, [sp, #44]
  4094a8:	cmp	w1, w0
  4094ac:	b.hi	409504 <ferror@plt+0x6a64>  // b.pmore
  4094b0:	add	x0, sp, #0x30
  4094b4:	mov	w2, #0x1                   	// #1
  4094b8:	ldr	x1, [sp, #32]
  4094bc:	bl	409074 <ferror@plt+0x65d4>
  4094c0:	adrp	x0, 424000 <ferror@plt+0x21560>
  4094c4:	add	x0, x0, #0x480
  4094c8:	ldr	x19, [x0]
  4094cc:	adrp	x0, 40f000 <ferror@plt+0xc560>
  4094d0:	add	x0, x0, #0x920
  4094d4:	bl	402a50 <gettext@plt>
  4094d8:	mov	x4, x0
  4094dc:	adrp	x0, 424000 <ferror@plt+0x21560>
  4094e0:	add	x0, x0, #0x478
  4094e4:	ldr	x0, [x0]
  4094e8:	add	x1, sp, #0x30
  4094ec:	mov	x3, x1
  4094f0:	mov	x2, x0
  4094f4:	mov	x1, x4
  4094f8:	mov	x0, x19
  4094fc:	bl	402a80 <fprintf@plt>
  409500:	b	409508 <ferror@plt+0x6a68>
  409504:	nop
  409508:	ldr	x19, [sp, #16]
  40950c:	ldp	x29, x30, [sp]
  409510:	add	sp, sp, #0x230
  409514:	ret
  409518:	stp	x29, x30, [sp, #-16]!
  40951c:	mov	x29, sp
  409520:	adrp	x0, 40f000 <ferror@plt+0xc560>
  409524:	add	x0, x0, #0x938
  409528:	bl	402a50 <gettext@plt>
  40952c:	mov	x1, x0
  409530:	adrp	x0, 424000 <ferror@plt+0x21560>
  409534:	add	x0, x0, #0x478
  409538:	ldr	x0, [x0]
  40953c:	mov	x2, x0
  409540:	mov	w0, #0x2                   	// #2
  409544:	bl	408a1c <ferror@plt+0x5f7c>
  409548:	nop
  40954c:	ldp	x29, x30, [sp], #16
  409550:	ret
  409554:	stp	x29, x30, [sp, #-16]!
  409558:	mov	x29, sp
  40955c:	adrp	x0, 424000 <ferror@plt+0x21560>
  409560:	add	x0, x0, #0x4ac
  409564:	ldrb	w0, [x0]
  409568:	cmp	w0, #0x0
  40956c:	b.eq	409590 <ferror@plt+0x6af0>  // b.none
  409570:	bl	4025a0 <lzma_version_number@plt>
  409574:	mov	w2, w0
  409578:	mov	w1, #0x3eca                	// #16074
  40957c:	movk	w1, #0x2fb, lsl #16
  409580:	adrp	x0, 40f000 <ferror@plt+0xc560>
  409584:	add	x0, x0, #0x960
  409588:	bl	4029c0 <printf@plt>
  40958c:	b	4095b0 <ferror@plt+0x6b10>
  409590:	adrp	x0, 40f000 <ferror@plt+0xc560>
  409594:	add	x0, x0, #0x988
  409598:	bl	4027c0 <puts@plt>
  40959c:	bl	402730 <lzma_version_string@plt>
  4095a0:	mov	x1, x0
  4095a4:	adrp	x0, 40f000 <ferror@plt+0xc560>
  4095a8:	add	x0, x0, #0x9a0
  4095ac:	bl	4029c0 <printf@plt>
  4095b0:	adrp	x0, 424000 <ferror@plt+0x21560>
  4095b4:	add	x0, x0, #0x428
  4095b8:	ldr	w0, [x0]
  4095bc:	cmp	w0, #0x0
  4095c0:	cset	w0, ne  // ne = any
  4095c4:	and	w0, w0, #0xff
  4095c8:	mov	w2, w0
  4095cc:	mov	w1, #0x1                   	// #1
  4095d0:	mov	w0, #0x0                   	// #0
  4095d4:	bl	40b5d8 <ferror@plt+0x8b38>
  4095d8:	stp	x29, x30, [sp, #-32]!
  4095dc:	mov	x29, sp
  4095e0:	strb	w0, [sp, #31]
  4095e4:	adrp	x0, 40f000 <ferror@plt+0xc560>
  4095e8:	add	x0, x0, #0x9b0
  4095ec:	bl	402a50 <gettext@plt>
  4095f0:	mov	x2, x0
  4095f4:	adrp	x0, 424000 <ferror@plt+0x21560>
  4095f8:	add	x0, x0, #0x478
  4095fc:	ldr	x0, [x0]
  409600:	mov	x1, x0
  409604:	mov	x0, x2
  409608:	bl	4029c0 <printf@plt>
  40960c:	ldrb	w0, [sp, #31]
  409610:	cmp	w0, #0x0
  409614:	b.eq	409628 <ferror@plt+0x6b88>  // b.none
  409618:	adrp	x0, 40f000 <ferror@plt+0xc560>
  40961c:	add	x0, x0, #0xa08
  409620:	bl	402a50 <gettext@plt>
  409624:	bl	4027c0 <puts@plt>
  409628:	ldrb	w0, [sp, #31]
  40962c:	cmp	w0, #0x0
  409630:	b.eq	409644 <ferror@plt+0x6ba4>  // b.none
  409634:	adrp	x0, 40f000 <ferror@plt+0xc560>
  409638:	add	x0, x0, #0xa58
  40963c:	bl	402a50 <gettext@plt>
  409640:	bl	4027c0 <puts@plt>
  409644:	adrp	x0, 40f000 <ferror@plt+0xc560>
  409648:	add	x0, x0, #0xa70
  40964c:	bl	402a50 <gettext@plt>
  409650:	bl	4027c0 <puts@plt>
  409654:	ldrb	w0, [sp, #31]
  409658:	cmp	w0, #0x0
  40965c:	b.eq	409670 <ferror@plt+0x6bd0>  // b.none
  409660:	adrp	x0, 40f000 <ferror@plt+0xc560>
  409664:	add	x0, x0, #0xb30
  409668:	bl	402a50 <gettext@plt>
  40966c:	bl	4027c0 <puts@plt>
  409670:	adrp	x0, 40f000 <ferror@plt+0xc560>
  409674:	add	x0, x0, #0xb48
  409678:	bl	402a50 <gettext@plt>
  40967c:	bl	4027c0 <puts@plt>
  409680:	ldrb	w0, [sp, #31]
  409684:	cmp	w0, #0x0
  409688:	b.eq	4096ac <ferror@plt+0x6c0c>  // b.none
  40968c:	adrp	x0, 40f000 <ferror@plt+0xc560>
  409690:	add	x0, x0, #0xc18
  409694:	bl	402a50 <gettext@plt>
  409698:	bl	4027c0 <puts@plt>
  40969c:	adrp	x0, 40f000 <ferror@plt+0xc560>
  4096a0:	add	x0, x0, #0xc98
  4096a4:	bl	402a50 <gettext@plt>
  4096a8:	bl	4027c0 <puts@plt>
  4096ac:	ldrb	w0, [sp, #31]
  4096b0:	cmp	w0, #0x0
  4096b4:	b.eq	4096e8 <ferror@plt+0x6c48>  // b.none
  4096b8:	adrp	x0, 40f000 <ferror@plt+0xc560>
  4096bc:	add	x0, x0, #0xe48
  4096c0:	bl	402a50 <gettext@plt>
  4096c4:	bl	4027c0 <puts@plt>
  4096c8:	adrp	x0, 40f000 <ferror@plt+0xc560>
  4096cc:	add	x0, x0, #0xe78
  4096d0:	bl	402a50 <gettext@plt>
  4096d4:	bl	4027c0 <puts@plt>
  4096d8:	adrp	x0, 40f000 <ferror@plt+0xc560>
  4096dc:	add	x0, x0, #0xf88
  4096e0:	bl	402a50 <gettext@plt>
  4096e4:	bl	4027c0 <puts@plt>
  4096e8:	adrp	x0, 40f000 <ferror@plt+0xc560>
  4096ec:	add	x0, x0, #0xfd8
  4096f0:	bl	402a50 <gettext@plt>
  4096f4:	bl	4027c0 <puts@plt>
  4096f8:	adrp	x0, 410000 <ferror@plt+0xd560>
  4096fc:	add	x0, x0, #0x78
  409700:	bl	402a50 <gettext@plt>
  409704:	bl	4027c0 <puts@plt>
  409708:	adrp	x0, 410000 <ferror@plt+0xd560>
  40970c:	add	x0, x0, #0x110
  409710:	bl	402a50 <gettext@plt>
  409714:	bl	4027c0 <puts@plt>
  409718:	ldrb	w0, [sp, #31]
  40971c:	cmp	w0, #0x0
  409720:	b.eq	409774 <ferror@plt+0x6cd4>  // b.none
  409724:	adrp	x0, 410000 <ferror@plt+0xd560>
  409728:	add	x0, x0, #0x1a8
  40972c:	bl	402a50 <gettext@plt>
  409730:	bl	4027c0 <puts@plt>
  409734:	adrp	x0, 410000 <ferror@plt+0xd560>
  409738:	add	x0, x0, #0x260
  40973c:	bl	402a50 <gettext@plt>
  409740:	bl	4027c0 <puts@plt>
  409744:	adrp	x0, 410000 <ferror@plt+0xd560>
  409748:	add	x0, x0, #0x300
  40974c:	bl	402a50 <gettext@plt>
  409750:	bl	4027c0 <puts@plt>
  409754:	adrp	x0, 410000 <ferror@plt+0xd560>
  409758:	add	x0, x0, #0x400
  40975c:	bl	402a50 <gettext@plt>
  409760:	bl	4027c0 <puts@plt>
  409764:	adrp	x0, 410000 <ferror@plt+0xd560>
  409768:	add	x0, x0, #0x4f8
  40976c:	bl	402a50 <gettext@plt>
  409770:	bl	4027c0 <puts@plt>
  409774:	ldrb	w0, [sp, #31]
  409778:	cmp	w0, #0x0
  40977c:	b.eq	4097c0 <ferror@plt+0x6d20>  // b.none
  409780:	adrp	x0, 410000 <ferror@plt+0xd560>
  409784:	add	x0, x0, #0x598
  409788:	bl	402a50 <gettext@plt>
  40978c:	bl	4027c0 <puts@plt>
  409790:	adrp	x0, 410000 <ferror@plt+0xd560>
  409794:	add	x0, x0, #0x5e0
  409798:	bl	402a50 <gettext@plt>
  40979c:	bl	4027c0 <puts@plt>
  4097a0:	adrp	x0, 410000 <ferror@plt+0xd560>
  4097a4:	add	x0, x0, #0x918
  4097a8:	bl	402a50 <gettext@plt>
  4097ac:	bl	4027c0 <puts@plt>
  4097b0:	adrp	x0, 410000 <ferror@plt+0xd560>
  4097b4:	add	x0, x0, #0xae8
  4097b8:	bl	402a50 <gettext@plt>
  4097bc:	bl	4027c0 <puts@plt>
  4097c0:	ldrb	w0, [sp, #31]
  4097c4:	cmp	w0, #0x0
  4097c8:	b.eq	4097dc <ferror@plt+0x6d3c>  // b.none
  4097cc:	adrp	x0, 410000 <ferror@plt+0xd560>
  4097d0:	add	x0, x0, #0xbc0
  4097d4:	bl	402a50 <gettext@plt>
  4097d8:	bl	4027c0 <puts@plt>
  4097dc:	adrp	x0, 410000 <ferror@plt+0xd560>
  4097e0:	add	x0, x0, #0xbd8
  4097e4:	bl	402a50 <gettext@plt>
  4097e8:	bl	4027c0 <puts@plt>
  4097ec:	ldrb	w0, [sp, #31]
  4097f0:	cmp	w0, #0x0
  4097f4:	b.eq	409848 <ferror@plt+0x6da8>  // b.none
  4097f8:	adrp	x0, 410000 <ferror@plt+0xd560>
  4097fc:	add	x0, x0, #0xc70
  409800:	bl	402a50 <gettext@plt>
  409804:	bl	4027c0 <puts@plt>
  409808:	adrp	x0, 410000 <ferror@plt+0xd560>
  40980c:	add	x0, x0, #0xcb0
  409810:	bl	402a50 <gettext@plt>
  409814:	bl	4027c0 <puts@plt>
  409818:	adrp	x0, 40f000 <ferror@plt+0xc560>
  40981c:	add	x0, x0, #0x5a8
  409820:	bl	4027c0 <puts@plt>
  409824:	adrp	x0, 410000 <ferror@plt+0xd560>
  409828:	add	x0, x0, #0xd00
  40982c:	bl	402a50 <gettext@plt>
  409830:	bl	4027c0 <puts@plt>
  409834:	adrp	x0, 410000 <ferror@plt+0xd560>
  409838:	add	x0, x0, #0xd88
  40983c:	bl	402a50 <gettext@plt>
  409840:	bl	4027c0 <puts@plt>
  409844:	b	409858 <ferror@plt+0x6db8>
  409848:	adrp	x0, 410000 <ferror@plt+0xd560>
  40984c:	add	x0, x0, #0xe10
  409850:	bl	402a50 <gettext@plt>
  409854:	bl	4027c0 <puts@plt>
  409858:	adrp	x0, 410000 <ferror@plt+0xd560>
  40985c:	add	x0, x0, #0xe98
  409860:	bl	402a50 <gettext@plt>
  409864:	bl	4027c0 <puts@plt>
  409868:	adrp	x0, 410000 <ferror@plt+0xd560>
  40986c:	add	x0, x0, #0xed8
  409870:	bl	402a50 <gettext@plt>
  409874:	bl	4027c0 <puts@plt>
  409878:	adrp	x0, 410000 <ferror@plt+0xd560>
  40987c:	add	x0, x0, #0xf10
  409880:	bl	402a50 <gettext@plt>
  409884:	mov	x2, x0
  409888:	adrp	x0, 410000 <ferror@plt+0xd560>
  40988c:	add	x1, x0, #0xf40
  409890:	mov	x0, x2
  409894:	bl	4029c0 <printf@plt>
  409898:	adrp	x0, 410000 <ferror@plt+0xd560>
  40989c:	add	x0, x0, #0xf60
  4098a0:	bl	402a50 <gettext@plt>
  4098a4:	mov	x3, x0
  4098a8:	adrp	x0, 410000 <ferror@plt+0xd560>
  4098ac:	add	x2, x0, #0xf78
  4098b0:	adrp	x0, 410000 <ferror@plt+0xd560>
  4098b4:	add	x1, x0, #0xf90
  4098b8:	mov	x0, x3
  4098bc:	bl	4029c0 <printf@plt>
  4098c0:	adrp	x0, 424000 <ferror@plt+0x21560>
  4098c4:	add	x0, x0, #0x428
  4098c8:	ldr	w0, [x0]
  4098cc:	cmp	w0, #0x0
  4098d0:	cset	w0, ne  // ne = any
  4098d4:	and	w0, w0, #0xff
  4098d8:	mov	w2, w0
  4098dc:	mov	w1, #0x1                   	// #1
  4098e0:	mov	w0, #0x0                   	// #0
  4098e4:	bl	40b5d8 <ferror@plt+0x8b38>
  4098e8:	stp	x29, x30, [sp, #-32]!
  4098ec:	mov	x29, sp
  4098f0:	b	409900 <ferror@plt+0x6e60>
  4098f4:	adrp	x0, 424000 <ferror@plt+0x21560>
  4098f8:	add	x0, x0, #0x42c
  4098fc:	str	wzr, [x0]
  409900:	adrp	x0, 424000 <ferror@plt+0x21560>
  409904:	add	x0, x0, #0x42c
  409908:	ldr	w0, [x0]
  40990c:	add	x1, sp, #0x10
  409910:	bl	402530 <clock_gettime@plt>
  409914:	cmp	w0, #0x0
  409918:	b.ne	4098f4 <ferror@plt+0x6e54>  // b.any
  40991c:	ldr	x0, [sp, #16]
  409920:	mov	x1, x0
  409924:	mov	x0, x1
  409928:	lsl	x0, x0, #5
  40992c:	sub	x0, x0, x1
  409930:	lsl	x0, x0, #2
  409934:	add	x0, x0, x1
  409938:	lsl	x0, x0, #3
  40993c:	mov	x2, x0
  409940:	ldr	x0, [sp, #24]
  409944:	mov	x1, #0x34db                	// #13531
  409948:	movk	x1, #0xd7b6, lsl #16
  40994c:	movk	x1, #0xde82, lsl #32
  409950:	movk	x1, #0x431b, lsl #48
  409954:	smulh	x1, x0, x1
  409958:	asr	x1, x1, #18
  40995c:	asr	x0, x0, #63
  409960:	sub	x0, x1, x0
  409964:	add	x0, x2, x0
  409968:	ldp	x29, x30, [sp], #32
  40996c:	ret
  409970:	stp	x29, x30, [sp, #-16]!
  409974:	mov	x29, sp
  409978:	bl	4098e8 <ferror@plt+0x6e48>
  40997c:	mov	x1, x0
  409980:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  409984:	add	x0, x0, #0x898
  409988:	str	x1, [x0]
  40998c:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  409990:	add	x0, x0, #0x898
  409994:	ldr	x1, [x0]
  409998:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  40999c:	add	x0, x0, #0x890
  4099a0:	ldr	x0, [x0]
  4099a4:	add	x1, x1, x0
  4099a8:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  4099ac:	add	x0, x0, #0x8a0
  4099b0:	str	x1, [x0]
  4099b4:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  4099b8:	add	x0, x0, #0xc09
  4099bc:	strb	wzr, [x0]
  4099c0:	nop
  4099c4:	ldp	x29, x30, [sp], #16
  4099c8:	ret
  4099cc:	stp	x29, x30, [sp, #-16]!
  4099d0:	mov	x29, sp
  4099d4:	bl	4098e8 <ferror@plt+0x6e48>
  4099d8:	mov	x1, x0
  4099dc:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  4099e0:	add	x0, x0, #0x898
  4099e4:	ldr	x0, [x0]
  4099e8:	sub	x0, x1, x0
  4099ec:	ldp	x29, x30, [sp], #16
  4099f0:	ret
  4099f4:	stp	x29, x30, [sp, #-16]!
  4099f8:	mov	x29, sp
  4099fc:	bl	4098e8 <ferror@plt+0x6e48>
  409a00:	mov	x1, x0
  409a04:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  409a08:	add	x0, x0, #0x890
  409a0c:	ldr	x0, [x0]
  409a10:	add	x1, x1, x0
  409a14:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  409a18:	add	x0, x0, #0x8a0
  409a1c:	str	x1, [x0]
  409a20:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  409a24:	add	x0, x0, #0xc09
  409a28:	strb	wzr, [x0]
  409a2c:	nop
  409a30:	ldp	x29, x30, [sp], #16
  409a34:	ret
  409a38:	stp	x29, x30, [sp, #-32]!
  409a3c:	mov	x29, sp
  409a40:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  409a44:	add	x0, x0, #0x890
  409a48:	ldr	x0, [x0]
  409a4c:	cmp	x0, #0x0
  409a50:	b.eq	409a68 <ferror@plt+0x6fc8>  // b.none
  409a54:	adrp	x0, 424000 <ferror@plt+0x21560>
  409a58:	add	x0, x0, #0x4b0
  409a5c:	ldr	w0, [x0]
  409a60:	cmp	w0, #0x0
  409a64:	b.eq	409a70 <ferror@plt+0x6fd0>  // b.none
  409a68:	mov	w0, #0xffffffff            	// #-1
  409a6c:	b	409acc <ferror@plt+0x702c>
  409a70:	bl	4098e8 <ferror@plt+0x6e48>
  409a74:	str	x0, [sp, #24]
  409a78:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  409a7c:	add	x0, x0, #0x8a0
  409a80:	ldr	x0, [x0]
  409a84:	ldr	x1, [sp, #24]
  409a88:	cmp	x1, x0
  409a8c:	b.cc	409a98 <ferror@plt+0x6ff8>  // b.lo, b.ul, b.last
  409a90:	mov	w0, #0x0                   	// #0
  409a94:	b	409acc <ferror@plt+0x702c>
  409a98:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  409a9c:	add	x0, x0, #0x8a0
  409aa0:	ldr	x1, [x0]
  409aa4:	ldr	x0, [sp, #24]
  409aa8:	sub	x0, x1, x0
  409aac:	str	x0, [sp, #16]
  409ab0:	ldr	x1, [sp, #16]
  409ab4:	mov	x0, #0x7fffffff            	// #2147483647
  409ab8:	cmp	x1, x0
  409abc:	b.hi	409ac8 <ferror@plt+0x7028>  // b.pmore
  409ac0:	ldr	x0, [sp, #16]
  409ac4:	b	409acc <ferror@plt+0x702c>
  409ac8:	mov	w0, #0x7fffffff            	// #2147483647
  409acc:	ldp	x29, x30, [sp], #32
  409ad0:	ret
  409ad4:	stp	x29, x30, [sp, #-96]!
  409ad8:	mov	x29, sp
  409adc:	str	x0, [sp, #40]
  409ae0:	str	x1, [sp, #32]
  409ae4:	str	x2, [sp, #24]
  409ae8:	str	x3, [sp, #16]
  409aec:	ldr	x0, [sp, #40]
  409af0:	cmp	x0, #0x0
  409af4:	b.eq	409e10 <ferror@plt+0x7370>  // b.none
  409af8:	ldr	x0, [sp, #40]
  409afc:	ldrb	w0, [x0]
  409b00:	cmp	w0, #0x0
  409b04:	b.eq	409e10 <ferror@plt+0x7370>  // b.none
  409b08:	ldr	x0, [sp, #40]
  409b0c:	bl	40ac14 <ferror@plt+0x8174>
  409b10:	str	x0, [sp, #64]
  409b14:	ldr	x0, [sp, #64]
  409b18:	str	x0, [sp, #88]
  409b1c:	b	409dec <ferror@plt+0x734c>
  409b20:	ldr	x0, [sp, #88]
  409b24:	ldrb	w0, [x0]
  409b28:	cmp	w0, #0x2c
  409b2c:	b.ne	409b40 <ferror@plt+0x70a0>  // b.any
  409b30:	ldr	x0, [sp, #88]
  409b34:	add	x0, x0, #0x1
  409b38:	str	x0, [sp, #88]
  409b3c:	b	409dec <ferror@plt+0x734c>
  409b40:	mov	w1, #0x2c                  	// #44
  409b44:	ldr	x0, [sp, #88]
  409b48:	bl	402880 <strchr@plt>
  409b4c:	str	x0, [sp, #56]
  409b50:	ldr	x0, [sp, #56]
  409b54:	cmp	x0, #0x0
  409b58:	b.eq	409b64 <ferror@plt+0x70c4>  // b.none
  409b5c:	ldr	x0, [sp, #56]
  409b60:	strb	wzr, [x0]
  409b64:	mov	w1, #0x3d                  	// #61
  409b68:	ldr	x0, [sp, #88]
  409b6c:	bl	402880 <strchr@plt>
  409b70:	str	x0, [sp, #80]
  409b74:	ldr	x0, [sp, #80]
  409b78:	cmp	x0, #0x0
  409b7c:	b.eq	409b90 <ferror@plt+0x70f0>  // b.none
  409b80:	ldr	x0, [sp, #80]
  409b84:	add	x1, x0, #0x1
  409b88:	str	x1, [sp, #80]
  409b8c:	strb	wzr, [x0]
  409b90:	ldr	x0, [sp, #80]
  409b94:	cmp	x0, #0x0
  409b98:	b.eq	409bac <ferror@plt+0x710c>  // b.none
  409b9c:	ldr	x0, [sp, #80]
  409ba0:	ldrb	w0, [x0]
  409ba4:	cmp	w0, #0x0
  409ba8:	b.ne	409bc0 <ferror@plt+0x7120>  // b.any
  409bac:	adrp	x0, 411000 <ferror@plt+0xe560>
  409bb0:	add	x0, x0, #0x10
  409bb4:	bl	402a50 <gettext@plt>
  409bb8:	ldr	x1, [sp, #40]
  409bbc:	bl	408c24 <ferror@plt+0x6184>
  409bc0:	str	wzr, [sp, #76]
  409bc4:	ldr	w0, [sp, #76]
  409bc8:	lsl	x0, x0, #5
  409bcc:	ldr	x1, [sp, #32]
  409bd0:	add	x0, x1, x0
  409bd4:	ldr	x0, [x0]
  409bd8:	cmp	x0, #0x0
  409bdc:	b.ne	409bf4 <ferror@plt+0x7154>  // b.any
  409be0:	adrp	x0, 411000 <ferror@plt+0xe560>
  409be4:	add	x0, x0, #0x50
  409be8:	bl	402a50 <gettext@plt>
  409bec:	ldr	x1, [sp, #88]
  409bf0:	bl	408c24 <ferror@plt+0x6184>
  409bf4:	ldr	w0, [sp, #76]
  409bf8:	lsl	x0, x0, #5
  409bfc:	ldr	x1, [sp, #32]
  409c00:	add	x0, x1, x0
  409c04:	ldr	x0, [x0]
  409c08:	mov	x1, x0
  409c0c:	ldr	x0, [sp, #88]
  409c10:	bl	402840 <strcmp@plt>
  409c14:	cmp	w0, #0x0
  409c18:	b.eq	409c2c <ferror@plt+0x718c>  // b.none
  409c1c:	ldr	w0, [sp, #76]
  409c20:	add	w0, w0, #0x1
  409c24:	str	w0, [sp, #76]
  409c28:	b	409bc4 <ferror@plt+0x7124>
  409c2c:	nop
  409c30:	ldr	w0, [sp, #76]
  409c34:	lsl	x0, x0, #5
  409c38:	ldr	x1, [sp, #32]
  409c3c:	add	x0, x1, x0
  409c40:	ldr	x0, [x0, #8]
  409c44:	cmp	x0, #0x0
  409c48:	b.eq	409d48 <ferror@plt+0x72a8>  // b.none
  409c4c:	str	wzr, [sp, #72]
  409c50:	b	409c94 <ferror@plt+0x71f4>
  409c54:	ldr	w0, [sp, #76]
  409c58:	lsl	x0, x0, #5
  409c5c:	ldr	x1, [sp, #32]
  409c60:	add	x0, x1, x0
  409c64:	ldr	x1, [x0, #8]
  409c68:	ldr	w0, [sp, #72]
  409c6c:	lsl	x0, x0, #4
  409c70:	add	x0, x1, x0
  409c74:	ldr	x0, [x0]
  409c78:	ldr	x1, [sp, #80]
  409c7c:	bl	402840 <strcmp@plt>
  409c80:	cmp	w0, #0x0
  409c84:	b.eq	409cc4 <ferror@plt+0x7224>  // b.none
  409c88:	ldr	w0, [sp, #72]
  409c8c:	add	w0, w0, #0x1
  409c90:	str	w0, [sp, #72]
  409c94:	ldr	w0, [sp, #76]
  409c98:	lsl	x0, x0, #5
  409c9c:	ldr	x1, [sp, #32]
  409ca0:	add	x0, x1, x0
  409ca4:	ldr	x1, [x0, #8]
  409ca8:	ldr	w0, [sp, #72]
  409cac:	lsl	x0, x0, #4
  409cb0:	add	x0, x1, x0
  409cb4:	ldr	x0, [x0]
  409cb8:	cmp	x0, #0x0
  409cbc:	b.ne	409c54 <ferror@plt+0x71b4>  // b.any
  409cc0:	b	409cc8 <ferror@plt+0x7228>
  409cc4:	nop
  409cc8:	ldr	w0, [sp, #76]
  409ccc:	lsl	x0, x0, #5
  409cd0:	ldr	x1, [sp, #32]
  409cd4:	add	x0, x1, x0
  409cd8:	ldr	x1, [x0, #8]
  409cdc:	ldr	w0, [sp, #72]
  409ce0:	lsl	x0, x0, #4
  409ce4:	add	x0, x1, x0
  409ce8:	ldr	x0, [x0]
  409cec:	cmp	x0, #0x0
  409cf0:	b.ne	409d08 <ferror@plt+0x7268>  // b.any
  409cf4:	adrp	x0, 411000 <ferror@plt+0xe560>
  409cf8:	add	x0, x0, #0x68
  409cfc:	bl	402a50 <gettext@plt>
  409d00:	ldr	x1, [sp, #80]
  409d04:	bl	408c24 <ferror@plt+0x6184>
  409d08:	ldr	w0, [sp, #76]
  409d0c:	lsl	x0, x0, #5
  409d10:	ldr	x1, [sp, #32]
  409d14:	add	x0, x1, x0
  409d18:	ldr	x1, [x0, #8]
  409d1c:	ldr	w0, [sp, #72]
  409d20:	lsl	x0, x0, #4
  409d24:	add	x0, x1, x0
  409d28:	ldr	x0, [x0, #8]
  409d2c:	ldr	x4, [sp, #24]
  409d30:	ldr	x3, [sp, #80]
  409d34:	mov	x2, x0
  409d38:	ldr	w1, [sp, #76]
  409d3c:	ldr	x0, [sp, #16]
  409d40:	blr	x4
  409d44:	b	409dd4 <ferror@plt+0x7334>
  409d48:	ldr	w0, [sp, #76]
  409d4c:	lsl	x0, x0, #5
  409d50:	ldr	x1, [sp, #32]
  409d54:	add	x0, x1, x0
  409d58:	ldr	x0, [x0, #16]
  409d5c:	cmn	x0, #0x1
  409d60:	b.ne	409d80 <ferror@plt+0x72e0>  // b.any
  409d64:	ldr	x4, [sp, #24]
  409d68:	ldr	x3, [sp, #80]
  409d6c:	mov	x2, #0x0                   	// #0
  409d70:	ldr	w1, [sp, #76]
  409d74:	ldr	x0, [sp, #16]
  409d78:	blr	x4
  409d7c:	b	409dd4 <ferror@plt+0x7334>
  409d80:	ldr	w0, [sp, #76]
  409d84:	lsl	x0, x0, #5
  409d88:	ldr	x1, [sp, #32]
  409d8c:	add	x0, x1, x0
  409d90:	ldr	x2, [x0, #16]
  409d94:	ldr	w0, [sp, #76]
  409d98:	lsl	x0, x0, #5
  409d9c:	ldr	x1, [sp, #32]
  409da0:	add	x0, x1, x0
  409da4:	ldr	x0, [x0, #24]
  409da8:	mov	x3, x0
  409dac:	ldr	x1, [sp, #80]
  409db0:	ldr	x0, [sp, #88]
  409db4:	bl	40ac58 <ferror@plt+0x81b8>
  409db8:	str	x0, [sp, #48]
  409dbc:	ldr	x4, [sp, #24]
  409dc0:	ldr	x3, [sp, #80]
  409dc4:	ldr	x2, [sp, #48]
  409dc8:	ldr	w1, [sp, #76]
  409dcc:	ldr	x0, [sp, #16]
  409dd0:	blr	x4
  409dd4:	ldr	x0, [sp, #56]
  409dd8:	cmp	x0, #0x0
  409ddc:	b.eq	409e00 <ferror@plt+0x7360>  // b.none
  409de0:	ldr	x0, [sp, #56]
  409de4:	add	x0, x0, #0x1
  409de8:	str	x0, [sp, #88]
  409dec:	ldr	x0, [sp, #88]
  409df0:	ldrb	w0, [x0]
  409df4:	cmp	w0, #0x0
  409df8:	b.ne	409b20 <ferror@plt+0x7080>  // b.any
  409dfc:	b	409e04 <ferror@plt+0x7364>
  409e00:	nop
  409e04:	ldr	x0, [sp, #64]
  409e08:	bl	402860 <free@plt>
  409e0c:	b	409e14 <ferror@plt+0x7374>
  409e10:	nop
  409e14:	ldp	x29, x30, [sp], #96
  409e18:	ret
  409e1c:	sub	sp, sp, #0x30
  409e20:	str	x0, [sp, #24]
  409e24:	str	w1, [sp, #20]
  409e28:	str	x2, [sp, #8]
  409e2c:	str	x3, [sp]
  409e30:	ldr	x0, [sp, #24]
  409e34:	str	x0, [sp, #40]
  409e38:	ldr	w0, [sp, #20]
  409e3c:	cmp	w0, #0x0
  409e40:	b.ne	409e58 <ferror@plt+0x73b8>  // b.any
  409e44:	ldr	x0, [sp, #8]
  409e48:	mov	w1, w0
  409e4c:	ldr	x0, [sp, #40]
  409e50:	str	w1, [x0, #4]
  409e54:	nop
  409e58:	nop
  409e5c:	add	sp, sp, #0x30
  409e60:	ret
  409e64:	stp	x29, x30, [sp, #-80]!
  409e68:	mov	x29, sp
  409e6c:	str	x0, [sp, #24]
  409e70:	mov	x1, #0x28                  	// #40
  409e74:	mov	x0, #0x0                   	// #0
  409e78:	bl	40aba8 <ferror@plt+0x8108>
  409e7c:	str	x0, [sp, #72]
  409e80:	ldr	x0, [sp, #72]
  409e84:	stp	xzr, xzr, [x0]
  409e88:	stp	xzr, xzr, [x0, #16]
  409e8c:	str	xzr, [x0, #32]
  409e90:	ldr	x0, [sp, #72]
  409e94:	mov	w1, #0x1                   	// #1
  409e98:	str	w1, [x0, #4]
  409e9c:	ldr	x3, [sp, #72]
  409ea0:	adrp	x0, 409000 <ferror@plt+0x6560>
  409ea4:	add	x2, x0, #0xe1c
  409ea8:	adrp	x0, 411000 <ferror@plt+0xe560>
  409eac:	add	x1, x0, #0x118
  409eb0:	ldr	x0, [sp, #24]
  409eb4:	bl	409ad4 <ferror@plt+0x7034>
  409eb8:	ldr	x0, [sp, #72]
  409ebc:	ldp	x29, x30, [sp], #80
  409ec0:	ret
  409ec4:	sub	sp, sp, #0x30
  409ec8:	str	x0, [sp, #24]
  409ecc:	str	w1, [sp, #20]
  409ed0:	str	x2, [sp, #8]
  409ed4:	str	x3, [sp]
  409ed8:	ldr	x0, [sp, #24]
  409edc:	str	x0, [sp, #40]
  409ee0:	ldr	w0, [sp, #20]
  409ee4:	cmp	w0, #0x0
  409ee8:	b.ne	409f00 <ferror@plt+0x7460>  // b.any
  409eec:	ldr	x0, [sp, #8]
  409ef0:	mov	w1, w0
  409ef4:	ldr	x0, [sp, #40]
  409ef8:	str	w1, [x0]
  409efc:	nop
  409f00:	nop
  409f04:	add	sp, sp, #0x30
  409f08:	ret
  409f0c:	stp	x29, x30, [sp, #-48]!
  409f10:	mov	x29, sp
  409f14:	str	x0, [sp, #24]
  409f18:	mov	x1, #0x4                   	// #4
  409f1c:	mov	x0, #0x0                   	// #0
  409f20:	bl	40aba8 <ferror@plt+0x8108>
  409f24:	str	x0, [sp, #40]
  409f28:	ldr	x0, [sp, #40]
  409f2c:	str	wzr, [x0]
  409f30:	ldr	x3, [sp, #40]
  409f34:	adrp	x0, 409000 <ferror@plt+0x6560>
  409f38:	add	x2, x0, #0xec4
  409f3c:	adrp	x0, 411000 <ferror@plt+0xe560>
  409f40:	add	x1, x0, #0x160
  409f44:	ldr	x0, [sp, #24]
  409f48:	bl	409ad4 <ferror@plt+0x7034>
  409f4c:	ldr	x0, [sp, #40]
  409f50:	ldp	x29, x30, [sp], #48
  409f54:	ret
  409f58:	stp	x29, x30, [sp, #-32]!
  409f5c:	mov	x29, sp
  409f60:	str	x0, [sp, #24]
  409f64:	adrp	x0, 411000 <ferror@plt+0xe560>
  409f68:	add	x0, x0, #0x88
  409f6c:	bl	402a50 <gettext@plt>
  409f70:	ldr	x1, [sp, #24]
  409f74:	bl	408c24 <ferror@plt+0x6184>
  409f78:	stp	x29, x30, [sp, #-64]!
  409f7c:	mov	x29, sp
  409f80:	str	x0, [sp, #40]
  409f84:	str	w1, [sp, #36]
  409f88:	str	x2, [sp, #24]
  409f8c:	str	x3, [sp, #16]
  409f90:	ldr	x0, [sp, #40]
  409f94:	str	x0, [sp, #48]
  409f98:	ldr	w0, [sp, #36]
  409f9c:	cmp	w0, #0x8
  409fa0:	b.eq	40a19c <ferror@plt+0x76fc>  // b.none
  409fa4:	ldr	w0, [sp, #36]
  409fa8:	cmp	w0, #0x8
  409fac:	b.hi	40a1b4 <ferror@plt+0x7714>  // b.pmore
  409fb0:	ldr	w0, [sp, #36]
  409fb4:	cmp	w0, #0x7
  409fb8:	b.eq	40a188 <ferror@plt+0x76e8>  // b.none
  409fbc:	ldr	w0, [sp, #36]
  409fc0:	cmp	w0, #0x7
  409fc4:	b.hi	40a1b4 <ferror@plt+0x7714>  // b.pmore
  409fc8:	ldr	w0, [sp, #36]
  409fcc:	cmp	w0, #0x6
  409fd0:	b.eq	40a174 <ferror@plt+0x76d4>  // b.none
  409fd4:	ldr	w0, [sp, #36]
  409fd8:	cmp	w0, #0x6
  409fdc:	b.hi	40a1b4 <ferror@plt+0x7714>  // b.pmore
  409fe0:	ldr	w0, [sp, #36]
  409fe4:	cmp	w0, #0x5
  409fe8:	b.eq	40a160 <ferror@plt+0x76c0>  // b.none
  409fec:	ldr	w0, [sp, #36]
  409ff0:	cmp	w0, #0x5
  409ff4:	b.hi	40a1b4 <ferror@plt+0x7714>  // b.pmore
  409ff8:	ldr	w0, [sp, #36]
  409ffc:	cmp	w0, #0x4
  40a000:	b.eq	40a14c <ferror@plt+0x76ac>  // b.none
  40a004:	ldr	w0, [sp, #36]
  40a008:	cmp	w0, #0x4
  40a00c:	b.hi	40a1b4 <ferror@plt+0x7714>  // b.pmore
  40a010:	ldr	w0, [sp, #36]
  40a014:	cmp	w0, #0x3
  40a018:	b.eq	40a138 <ferror@plt+0x7698>  // b.none
  40a01c:	ldr	w0, [sp, #36]
  40a020:	cmp	w0, #0x3
  40a024:	b.hi	40a1b4 <ferror@plt+0x7714>  // b.pmore
  40a028:	ldr	w0, [sp, #36]
  40a02c:	cmp	w0, #0x2
  40a030:	b.eq	40a124 <ferror@plt+0x7684>  // b.none
  40a034:	ldr	w0, [sp, #36]
  40a038:	cmp	w0, #0x2
  40a03c:	b.hi	40a1b4 <ferror@plt+0x7714>  // b.pmore
  40a040:	ldr	w0, [sp, #36]
  40a044:	cmp	w0, #0x0
  40a048:	b.eq	40a05c <ferror@plt+0x75bc>  // b.none
  40a04c:	ldr	w0, [sp, #36]
  40a050:	cmp	w0, #0x1
  40a054:	b.eq	40a110 <ferror@plt+0x7670>  // b.none
  40a058:	b	40a1b4 <ferror@plt+0x7714>
  40a05c:	ldr	x0, [sp, #16]
  40a060:	ldrb	w0, [x0]
  40a064:	cmp	w0, #0x2f
  40a068:	b.ls	40a07c <ferror@plt+0x75dc>  // b.plast
  40a06c:	ldr	x0, [sp, #16]
  40a070:	ldrb	w0, [x0]
  40a074:	cmp	w0, #0x39
  40a078:	b.ls	40a084 <ferror@plt+0x75e4>  // b.plast
  40a07c:	ldr	x0, [sp, #16]
  40a080:	bl	409f58 <ferror@plt+0x74b8>
  40a084:	ldr	x0, [sp, #16]
  40a088:	ldrb	w0, [x0]
  40a08c:	sub	w0, w0, #0x30
  40a090:	str	w0, [sp, #60]
  40a094:	ldr	x0, [sp, #16]
  40a098:	add	x0, x0, #0x1
  40a09c:	ldrb	w0, [x0]
  40a0a0:	cmp	w0, #0x0
  40a0a4:	b.eq	40a0f0 <ferror@plt+0x7650>  // b.none
  40a0a8:	ldr	x0, [sp, #16]
  40a0ac:	add	x0, x0, #0x1
  40a0b0:	ldrb	w0, [x0]
  40a0b4:	cmp	w0, #0x65
  40a0b8:	b.ne	40a0e0 <ferror@plt+0x7640>  // b.any
  40a0bc:	ldr	w0, [sp, #60]
  40a0c0:	orr	w0, w0, #0x80000000
  40a0c4:	str	w0, [sp, #60]
  40a0c8:	ldr	x0, [sp, #16]
  40a0cc:	add	x0, x0, #0x2
  40a0d0:	ldrb	w0, [x0]
  40a0d4:	cmp	w0, #0x0
  40a0d8:	b.eq	40a0f0 <ferror@plt+0x7650>  // b.none
  40a0dc:	b	40a0e8 <ferror@plt+0x7648>
  40a0e0:	ldr	x0, [sp, #16]
  40a0e4:	bl	409f58 <ferror@plt+0x74b8>
  40a0e8:	ldr	x0, [sp, #16]
  40a0ec:	bl	409f58 <ferror@plt+0x74b8>
  40a0f0:	ldr	w1, [sp, #60]
  40a0f4:	ldr	x0, [sp, #40]
  40a0f8:	bl	402a20 <lzma_lzma_preset@plt>
  40a0fc:	and	w0, w0, #0xff
  40a100:	cmp	w0, #0x0
  40a104:	b.eq	40a1b0 <ferror@plt+0x7710>  // b.none
  40a108:	ldr	x0, [sp, #16]
  40a10c:	bl	409f58 <ferror@plt+0x74b8>
  40a110:	ldr	x0, [sp, #24]
  40a114:	mov	w1, w0
  40a118:	ldr	x0, [sp, #48]
  40a11c:	str	w1, [x0]
  40a120:	b	40a1b4 <ferror@plt+0x7714>
  40a124:	ldr	x0, [sp, #24]
  40a128:	mov	w1, w0
  40a12c:	ldr	x0, [sp, #48]
  40a130:	str	w1, [x0, #20]
  40a134:	b	40a1b4 <ferror@plt+0x7714>
  40a138:	ldr	x0, [sp, #24]
  40a13c:	mov	w1, w0
  40a140:	ldr	x0, [sp, #48]
  40a144:	str	w1, [x0, #24]
  40a148:	b	40a1b4 <ferror@plt+0x7714>
  40a14c:	ldr	x0, [sp, #24]
  40a150:	mov	w1, w0
  40a154:	ldr	x0, [sp, #48]
  40a158:	str	w1, [x0, #28]
  40a15c:	b	40a1b4 <ferror@plt+0x7714>
  40a160:	ldr	x0, [sp, #24]
  40a164:	mov	w1, w0
  40a168:	ldr	x0, [sp, #48]
  40a16c:	str	w1, [x0, #32]
  40a170:	b	40a1b4 <ferror@plt+0x7714>
  40a174:	ldr	x0, [sp, #24]
  40a178:	mov	w1, w0
  40a17c:	ldr	x0, [sp, #48]
  40a180:	str	w1, [x0, #36]
  40a184:	b	40a1b4 <ferror@plt+0x7714>
  40a188:	ldr	x0, [sp, #24]
  40a18c:	mov	w1, w0
  40a190:	ldr	x0, [sp, #48]
  40a194:	str	w1, [x0, #40]
  40a198:	b	40a1b4 <ferror@plt+0x7714>
  40a19c:	ldr	x0, [sp, #24]
  40a1a0:	mov	w1, w0
  40a1a4:	ldr	x0, [sp, #48]
  40a1a8:	str	w1, [x0, #44]
  40a1ac:	b	40a1b4 <ferror@plt+0x7714>
  40a1b0:	nop
  40a1b4:	nop
  40a1b8:	ldp	x29, x30, [sp], #64
  40a1bc:	ret
  40a1c0:	stp	x29, x30, [sp, #-48]!
  40a1c4:	mov	x29, sp
  40a1c8:	str	x0, [sp, #24]
  40a1cc:	mov	x1, #0x70                  	// #112
  40a1d0:	mov	x0, #0x0                   	// #0
  40a1d4:	bl	40aba8 <ferror@plt+0x8108>
  40a1d8:	str	x0, [sp, #40]
  40a1dc:	mov	w1, #0x6                   	// #6
  40a1e0:	ldr	x0, [sp, #40]
  40a1e4:	bl	402a20 <lzma_lzma_preset@plt>
  40a1e8:	and	w0, w0, #0xff
  40a1ec:	cmp	w0, #0x0
  40a1f0:	b.eq	40a1f8 <ferror@plt+0x7758>  // b.none
  40a1f4:	bl	408cd0 <ferror@plt+0x6230>
  40a1f8:	ldr	x3, [sp, #40]
  40a1fc:	adrp	x0, 409000 <ferror@plt+0x6560>
  40a200:	add	x2, x0, #0xf78
  40a204:	adrp	x0, 411000 <ferror@plt+0xe560>
  40a208:	add	x1, x0, #0x1e8
  40a20c:	ldr	x0, [sp, #24]
  40a210:	bl	409ad4 <ferror@plt+0x7034>
  40a214:	ldr	x0, [sp, #40]
  40a218:	ldr	w1, [x0, #20]
  40a21c:	ldr	x0, [sp, #40]
  40a220:	ldr	w0, [x0, #24]
  40a224:	add	w0, w1, w0
  40a228:	cmp	w0, #0x4
  40a22c:	b.ls	40a240 <ferror@plt+0x77a0>  // b.plast
  40a230:	adrp	x0, 411000 <ferror@plt+0xe560>
  40a234:	add	x0, x0, #0xb0
  40a238:	bl	402a50 <gettext@plt>
  40a23c:	bl	408c24 <ferror@plt+0x6184>
  40a240:	ldr	x0, [sp, #40]
  40a244:	ldr	w0, [x0, #40]
  40a248:	and	w0, w0, #0xf
  40a24c:	str	w0, [sp, #36]
  40a250:	ldr	x0, [sp, #40]
  40a254:	ldr	w0, [x0, #36]
  40a258:	ldr	w1, [sp, #36]
  40a25c:	cmp	w1, w0
  40a260:	b.ls	40a278 <ferror@plt+0x77d8>  // b.plast
  40a264:	adrp	x0, 411000 <ferror@plt+0xe560>
  40a268:	add	x0, x0, #0xd8
  40a26c:	bl	402a50 <gettext@plt>
  40a270:	ldr	w1, [sp, #36]
  40a274:	bl	408c24 <ferror@plt+0x6184>
  40a278:	ldr	x0, [sp, #40]
  40a27c:	ldp	x29, x30, [sp], #48
  40a280:	ret
  40a284:	stp	x29, x30, [sp, #-64]!
  40a288:	mov	x29, sp
  40a28c:	str	w0, [sp, #44]
  40a290:	str	x1, [sp, #32]
  40a294:	str	x2, [sp, #24]
  40a298:	ldr	x2, [sp, #24]
  40a29c:	ldr	x1, [sp, #32]
  40a2a0:	ldr	w0, [sp, #44]
  40a2a4:	bl	402430 <pthread_sigmask@plt>
  40a2a8:	str	w0, [sp, #60]
  40a2ac:	nop
  40a2b0:	ldp	x29, x30, [sp], #64
  40a2b4:	ret
  40a2b8:	stp	x29, x30, [sp, #-32]!
  40a2bc:	mov	x29, sp
  40a2c0:	str	w0, [sp, #28]
  40a2c4:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  40a2c8:	add	x0, x0, #0x8ac
  40a2cc:	ldr	w1, [sp, #28]
  40a2d0:	str	w1, [x0]
  40a2d4:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  40a2d8:	add	x0, x0, #0x8a8
  40a2dc:	mov	w1, #0x1                   	// #1
  40a2e0:	str	w1, [x0]
  40a2e4:	bl	405684 <ferror@plt+0x2be4>
  40a2e8:	nop
  40a2ec:	ldp	x29, x30, [sp], #32
  40a2f0:	ret
  40a2f4:	stp	x29, x30, [sp, #-352]!
  40a2f8:	mov	x29, sp
  40a2fc:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  40a300:	add	x0, x0, #0x8b0
  40a304:	bl	402640 <sigemptyset@plt>
  40a308:	str	xzr, [sp, #344]
  40a30c:	b	40a33c <ferror@plt+0x789c>
  40a310:	adrp	x0, 411000 <ferror@plt+0xe560>
  40a314:	add	x0, x0, #0x3f0
  40a318:	ldr	x1, [sp, #344]
  40a31c:	ldr	w0, [x0, x1, lsl #2]
  40a320:	mov	w1, w0
  40a324:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  40a328:	add	x0, x0, #0x8b0
  40a32c:	bl	4029a0 <sigaddset@plt>
  40a330:	ldr	x0, [sp, #344]
  40a334:	add	x0, x0, #0x1
  40a338:	str	x0, [sp, #344]
  40a33c:	ldr	x0, [sp, #344]
  40a340:	cmp	x0, #0x5
  40a344:	b.ls	40a310 <ferror@plt+0x7870>  // b.plast
  40a348:	str	xzr, [sp, #336]
  40a34c:	b	40a37c <ferror@plt+0x78dc>
  40a350:	adrp	x0, 40f000 <ferror@plt+0xc560>
  40a354:	add	x0, x0, #0x550
  40a358:	ldr	x1, [sp, #336]
  40a35c:	ldr	w0, [x0, x1, lsl #2]
  40a360:	mov	w1, w0
  40a364:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  40a368:	add	x0, x0, #0x8b0
  40a36c:	bl	4029a0 <sigaddset@plt>
  40a370:	ldr	x0, [sp, #336]
  40a374:	add	x0, x0, #0x1
  40a378:	str	x0, [sp, #336]
  40a37c:	adrp	x0, 40f000 <ferror@plt+0xc560>
  40a380:	add	x0, x0, #0x550
  40a384:	ldr	x1, [sp, #336]
  40a388:	ldr	w0, [x0, x1, lsl #2]
  40a38c:	cmp	w0, #0x0
  40a390:	b.ne	40a350 <ferror@plt+0x78b0>  // b.any
  40a394:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  40a398:	add	x1, x0, #0x8b0
  40a39c:	add	x0, sp, #0xb8
  40a3a0:	ldp	x2, x3, [x1]
  40a3a4:	stp	x2, x3, [x0]
  40a3a8:	ldp	x2, x3, [x1, #16]
  40a3ac:	stp	x2, x3, [x0, #16]
  40a3b0:	ldp	x2, x3, [x1, #32]
  40a3b4:	stp	x2, x3, [x0, #32]
  40a3b8:	ldp	x2, x3, [x1, #48]
  40a3bc:	stp	x2, x3, [x0, #48]
  40a3c0:	ldp	x2, x3, [x1, #64]
  40a3c4:	stp	x2, x3, [x0, #64]
  40a3c8:	ldp	x2, x3, [x1, #80]
  40a3cc:	stp	x2, x3, [x0, #80]
  40a3d0:	ldp	x2, x3, [x1, #96]
  40a3d4:	stp	x2, x3, [x0, #96]
  40a3d8:	ldp	x2, x3, [x1, #112]
  40a3dc:	stp	x2, x3, [x0, #112]
  40a3e0:	str	wzr, [sp, #312]
  40a3e4:	adrp	x0, 40a000 <ferror@plt+0x7560>
  40a3e8:	add	x0, x0, #0x2b8
  40a3ec:	str	x0, [sp, #176]
  40a3f0:	str	xzr, [sp, #328]
  40a3f4:	b	40a464 <ferror@plt+0x79c4>
  40a3f8:	adrp	x0, 411000 <ferror@plt+0xe560>
  40a3fc:	add	x0, x0, #0x3f0
  40a400:	ldr	x1, [sp, #328]
  40a404:	ldr	w0, [x0, x1, lsl #2]
  40a408:	add	x1, sp, #0x18
  40a40c:	mov	x2, x1
  40a410:	mov	x1, #0x0                   	// #0
  40a414:	bl	402710 <sigaction@plt>
  40a418:	cmp	w0, #0x0
  40a41c:	b.ne	40a42c <ferror@plt+0x798c>  // b.any
  40a420:	ldr	x0, [sp, #24]
  40a424:	cmp	x0, #0x1
  40a428:	b.eq	40a454 <ferror@plt+0x79b4>  // b.none
  40a42c:	adrp	x0, 411000 <ferror@plt+0xe560>
  40a430:	add	x0, x0, #0x3f0
  40a434:	ldr	x1, [sp, #328]
  40a438:	ldr	w0, [x0, x1, lsl #2]
  40a43c:	add	x1, sp, #0xb0
  40a440:	mov	x2, #0x0                   	// #0
  40a444:	bl	402710 <sigaction@plt>
  40a448:	cmp	w0, #0x0
  40a44c:	b.eq	40a458 <ferror@plt+0x79b8>  // b.none
  40a450:	bl	408ce8 <ferror@plt+0x6248>
  40a454:	nop
  40a458:	ldr	x0, [sp, #328]
  40a45c:	add	x0, x0, #0x1
  40a460:	str	x0, [sp, #328]
  40a464:	ldr	x0, [sp, #328]
  40a468:	cmp	x0, #0x5
  40a46c:	b.ls	40a3f8 <ferror@plt+0x7958>  // b.plast
  40a470:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  40a474:	add	x0, x0, #0x930
  40a478:	mov	w1, #0x1                   	// #1
  40a47c:	strb	w1, [x0]
  40a480:	nop
  40a484:	ldp	x29, x30, [sp], #352
  40a488:	ret
  40a48c:	stp	x29, x30, [sp, #-32]!
  40a490:	mov	x29, sp
  40a494:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  40a498:	add	x0, x0, #0x930
  40a49c:	ldrb	w0, [x0]
  40a4a0:	cmp	w0, #0x0
  40a4a4:	b.eq	40a500 <ferror@plt+0x7a60>  // b.none
  40a4a8:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  40a4ac:	add	x0, x0, #0x938
  40a4b0:	ldr	x0, [x0]
  40a4b4:	add	x2, x0, #0x1
  40a4b8:	adrp	x1, 428000 <stdin@@GLIBC_2.17+0x3b60>
  40a4bc:	add	x1, x1, #0x938
  40a4c0:	str	x2, [x1]
  40a4c4:	cmp	x0, #0x0
  40a4c8:	b.ne	40a500 <ferror@plt+0x7a60>  // b.any
  40a4cc:	bl	4029d0 <__errno_location@plt>
  40a4d0:	ldr	w0, [x0]
  40a4d4:	str	w0, [sp, #28]
  40a4d8:	mov	x2, #0x0                   	// #0
  40a4dc:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  40a4e0:	add	x1, x0, #0x8b0
  40a4e4:	mov	w0, #0x0                   	// #0
  40a4e8:	bl	40a284 <ferror@plt+0x77e4>
  40a4ec:	bl	4029d0 <__errno_location@plt>
  40a4f0:	mov	x1, x0
  40a4f4:	ldr	w0, [sp, #28]
  40a4f8:	str	w0, [x1]
  40a4fc:	nop
  40a500:	nop
  40a504:	ldp	x29, x30, [sp], #32
  40a508:	ret
  40a50c:	stp	x29, x30, [sp, #-32]!
  40a510:	mov	x29, sp
  40a514:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  40a518:	add	x0, x0, #0x930
  40a51c:	ldrb	w0, [x0]
  40a520:	cmp	w0, #0x0
  40a524:	b.eq	40a58c <ferror@plt+0x7aec>  // b.none
  40a528:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  40a52c:	add	x0, x0, #0x938
  40a530:	ldr	x0, [x0]
  40a534:	sub	x1, x0, #0x1
  40a538:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  40a53c:	add	x0, x0, #0x938
  40a540:	str	x1, [x0]
  40a544:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  40a548:	add	x0, x0, #0x938
  40a54c:	ldr	x0, [x0]
  40a550:	cmp	x0, #0x0
  40a554:	b.ne	40a58c <ferror@plt+0x7aec>  // b.any
  40a558:	bl	4029d0 <__errno_location@plt>
  40a55c:	ldr	w0, [x0]
  40a560:	str	w0, [sp, #28]
  40a564:	mov	x2, #0x0                   	// #0
  40a568:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  40a56c:	add	x1, x0, #0x8b0
  40a570:	mov	w0, #0x1                   	// #1
  40a574:	bl	40a284 <ferror@plt+0x77e4>
  40a578:	bl	4029d0 <__errno_location@plt>
  40a57c:	mov	x1, x0
  40a580:	ldr	w0, [sp, #28]
  40a584:	str	w0, [x1]
  40a588:	nop
  40a58c:	nop
  40a590:	ldp	x29, x30, [sp], #32
  40a594:	ret
  40a598:	stp	x29, x30, [sp, #-176]!
  40a59c:	mov	x29, sp
  40a5a0:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  40a5a4:	add	x0, x0, #0x8ac
  40a5a8:	ldr	w0, [x0]
  40a5ac:	str	w0, [sp, #172]
  40a5b0:	ldr	w0, [sp, #172]
  40a5b4:	cmp	w0, #0x0
  40a5b8:	b.eq	40a5f8 <ferror@plt+0x7b58>  // b.none
  40a5bc:	str	xzr, [sp, #16]
  40a5c0:	add	x0, sp, #0x10
  40a5c4:	add	x0, x0, #0x8
  40a5c8:	bl	402570 <sigfillset@plt>
  40a5cc:	str	wzr, [sp, #152]
  40a5d0:	add	x0, sp, #0x10
  40a5d4:	mov	x2, #0x0                   	// #0
  40a5d8:	mov	x1, x0
  40a5dc:	ldr	w0, [sp, #172]
  40a5e0:	bl	402710 <sigaction@plt>
  40a5e4:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  40a5e8:	add	x0, x0, #0x8ac
  40a5ec:	ldr	w0, [x0]
  40a5f0:	bl	4024b0 <raise@plt>
  40a5f4:	nop
  40a5f8:	nop
  40a5fc:	ldp	x29, x30, [sp], #176
  40a600:	ret
  40a604:	sub	sp, sp, #0x10
  40a608:	strb	w0, [sp, #15]
  40a60c:	ldrb	w0, [sp, #15]
  40a610:	cmp	w0, #0x2f
  40a614:	cset	w0, eq  // eq = none
  40a618:	and	w0, w0, #0xff
  40a61c:	add	sp, sp, #0x10
  40a620:	ret
  40a624:	stp	x29, x30, [sp, #-32]!
  40a628:	mov	x29, sp
  40a62c:	str	x0, [sp, #24]
  40a630:	mov	w1, #0x2f                  	// #47
  40a634:	ldr	x0, [sp, #24]
  40a638:	bl	402880 <strchr@plt>
  40a63c:	cmp	x0, #0x0
  40a640:	cset	w0, ne  // ne = any
  40a644:	and	w0, w0, #0xff
  40a648:	ldp	x29, x30, [sp], #32
  40a64c:	ret
  40a650:	stp	x29, x30, [sp, #-64]!
  40a654:	mov	x29, sp
  40a658:	str	x0, [sp, #40]
  40a65c:	str	x1, [sp, #32]
  40a660:	str	x2, [sp, #24]
  40a664:	ldr	x0, [sp, #40]
  40a668:	bl	402480 <strlen@plt>
  40a66c:	str	x0, [sp, #56]
  40a670:	ldr	x1, [sp, #24]
  40a674:	ldr	x0, [sp, #56]
  40a678:	cmp	x1, x0
  40a67c:	b.ls	40a6ac <ferror@plt+0x7c0c>  // b.plast
  40a680:	ldr	x1, [sp, #24]
  40a684:	ldr	x0, [sp, #56]
  40a688:	sub	x0, x1, x0
  40a68c:	sub	x0, x0, #0x1
  40a690:	ldr	x1, [sp, #32]
  40a694:	add	x0, x1, x0
  40a698:	ldrb	w0, [x0]
  40a69c:	bl	40a604 <ferror@plt+0x7b64>
  40a6a0:	and	w0, w0, #0xff
  40a6a4:	cmp	w0, #0x0
  40a6a8:	b.eq	40a6b4 <ferror@plt+0x7c14>  // b.none
  40a6ac:	mov	x0, #0x0                   	// #0
  40a6b0:	b	40a6f0 <ferror@plt+0x7c50>
  40a6b4:	ldr	x1, [sp, #24]
  40a6b8:	ldr	x0, [sp, #56]
  40a6bc:	sub	x0, x1, x0
  40a6c0:	ldr	x1, [sp, #32]
  40a6c4:	add	x0, x1, x0
  40a6c8:	mov	x1, x0
  40a6cc:	ldr	x0, [sp, #40]
  40a6d0:	bl	402840 <strcmp@plt>
  40a6d4:	cmp	w0, #0x0
  40a6d8:	b.ne	40a6ec <ferror@plt+0x7c4c>  // b.any
  40a6dc:	ldr	x1, [sp, #24]
  40a6e0:	ldr	x0, [sp, #56]
  40a6e4:	sub	x0, x1, x0
  40a6e8:	b	40a6f0 <ferror@plt+0x7c50>
  40a6ec:	mov	x0, #0x0                   	// #0
  40a6f0:	ldp	x29, x30, [sp], #64
  40a6f4:	ret
  40a6f8:	stp	x29, x30, [sp, #-80]!
  40a6fc:	mov	x29, sp
  40a700:	str	x0, [sp, #24]
  40a704:	str	x1, [sp, #16]
  40a708:	adrp	x0, 411000 <ferror@plt+0xe560>
  40a70c:	add	x0, x0, #0x408
  40a710:	str	x0, [sp, #72]
  40a714:	str	xzr, [sp, #64]
  40a718:	adrp	x0, 424000 <ferror@plt+0x21560>
  40a71c:	add	x0, x0, #0x4b4
  40a720:	ldr	w0, [x0]
  40a724:	cmp	w0, #0x3
  40a728:	b.ne	40a75c <ferror@plt+0x7cbc>  // b.any
  40a72c:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  40a730:	add	x0, x0, #0x940
  40a734:	ldr	x0, [x0]
  40a738:	cmp	x0, #0x0
  40a73c:	b.ne	40a7d0 <ferror@plt+0x7d30>  // b.any
  40a740:	adrp	x0, 411000 <ferror@plt+0xe560>
  40a744:	add	x0, x0, #0x410
  40a748:	bl	402a50 <gettext@plt>
  40a74c:	ldr	x1, [sp, #24]
  40a750:	bl	408b74 <ferror@plt+0x60d4>
  40a754:	mov	x0, #0x0                   	// #0
  40a758:	b	40a8a4 <ferror@plt+0x7e04>
  40a75c:	str	xzr, [sp, #56]
  40a760:	b	40a7c4 <ferror@plt+0x7d24>
  40a764:	adrp	x0, 411000 <ferror@plt+0xe560>
  40a768:	add	x1, x0, #0x508
  40a76c:	ldr	x0, [sp, #56]
  40a770:	lsl	x0, x0, #4
  40a774:	add	x0, x1, x0
  40a778:	ldr	x0, [x0]
  40a77c:	ldr	x2, [sp, #16]
  40a780:	ldr	x1, [sp, #24]
  40a784:	bl	40a650 <ferror@plt+0x7bb0>
  40a788:	str	x0, [sp, #64]
  40a78c:	ldr	x0, [sp, #64]
  40a790:	cmp	x0, #0x0
  40a794:	b.eq	40a7b8 <ferror@plt+0x7d18>  // b.none
  40a798:	adrp	x0, 411000 <ferror@plt+0xe560>
  40a79c:	add	x1, x0, #0x508
  40a7a0:	ldr	x0, [sp, #56]
  40a7a4:	lsl	x0, x0, #4
  40a7a8:	add	x0, x1, x0
  40a7ac:	ldr	x0, [x0, #8]
  40a7b0:	str	x0, [sp, #72]
  40a7b4:	b	40a7d0 <ferror@plt+0x7d30>
  40a7b8:	ldr	x0, [sp, #56]
  40a7bc:	add	x0, x0, #0x1
  40a7c0:	str	x0, [sp, #56]
  40a7c4:	ldr	x0, [sp, #56]
  40a7c8:	cmp	x0, #0x3
  40a7cc:	b.ls	40a764 <ferror@plt+0x7cc4>  // b.plast
  40a7d0:	ldr	x0, [sp, #64]
  40a7d4:	cmp	x0, #0x0
  40a7d8:	b.ne	40a80c <ferror@plt+0x7d6c>  // b.any
  40a7dc:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  40a7e0:	add	x0, x0, #0x940
  40a7e4:	ldr	x0, [x0]
  40a7e8:	cmp	x0, #0x0
  40a7ec:	b.eq	40a80c <ferror@plt+0x7d6c>  // b.none
  40a7f0:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  40a7f4:	add	x0, x0, #0x940
  40a7f8:	ldr	x0, [x0]
  40a7fc:	ldr	x2, [sp, #16]
  40a800:	ldr	x1, [sp, #24]
  40a804:	bl	40a650 <ferror@plt+0x7bb0>
  40a808:	str	x0, [sp, #64]
  40a80c:	ldr	x0, [sp, #64]
  40a810:	cmp	x0, #0x0
  40a814:	b.ne	40a834 <ferror@plt+0x7d94>  // b.any
  40a818:	adrp	x0, 411000 <ferror@plt+0xe560>
  40a81c:	add	x0, x0, #0x460
  40a820:	bl	402a50 <gettext@plt>
  40a824:	ldr	x1, [sp, #24]
  40a828:	bl	408ac4 <ferror@plt+0x6024>
  40a82c:	mov	x0, #0x0                   	// #0
  40a830:	b	40a8a4 <ferror@plt+0x7e04>
  40a834:	ldr	x0, [sp, #72]
  40a838:	bl	402480 <strlen@plt>
  40a83c:	str	x0, [sp, #48]
  40a840:	ldr	x1, [sp, #64]
  40a844:	ldr	x0, [sp, #48]
  40a848:	add	x0, x1, x0
  40a84c:	add	x0, x0, #0x1
  40a850:	mov	x1, x0
  40a854:	mov	x0, #0x0                   	// #0
  40a858:	bl	40aba8 <ferror@plt+0x8108>
  40a85c:	str	x0, [sp, #40]
  40a860:	ldr	x2, [sp, #64]
  40a864:	ldr	x1, [sp, #24]
  40a868:	ldr	x0, [sp, #40]
  40a86c:	bl	402400 <memcpy@plt>
  40a870:	ldr	x1, [sp, #40]
  40a874:	ldr	x0, [sp, #64]
  40a878:	add	x0, x1, x0
  40a87c:	ldr	x2, [sp, #48]
  40a880:	ldr	x1, [sp, #72]
  40a884:	bl	402400 <memcpy@plt>
  40a888:	ldr	x1, [sp, #64]
  40a88c:	ldr	x0, [sp, #48]
  40a890:	add	x0, x1, x0
  40a894:	ldr	x1, [sp, #40]
  40a898:	add	x0, x1, x0
  40a89c:	strb	wzr, [x0]
  40a8a0:	ldr	x0, [sp, #40]
  40a8a4:	ldp	x29, x30, [sp], #80
  40a8a8:	ret
  40a8ac:	stp	x29, x30, [sp, #-32]!
  40a8b0:	mov	x29, sp
  40a8b4:	str	x0, [sp, #24]
  40a8b8:	str	x1, [sp, #16]
  40a8bc:	adrp	x0, 411000 <ferror@plt+0xe560>
  40a8c0:	add	x0, x0, #0x490
  40a8c4:	bl	402a50 <gettext@plt>
  40a8c8:	ldr	x2, [sp, #16]
  40a8cc:	ldr	x1, [sp, #24]
  40a8d0:	bl	408ac4 <ferror@plt+0x6024>
  40a8d4:	nop
  40a8d8:	ldp	x29, x30, [sp], #32
  40a8dc:	ret
  40a8e0:	stp	x29, x30, [sp, #-80]!
  40a8e4:	mov	x29, sp
  40a8e8:	str	x0, [sp, #24]
  40a8ec:	str	x1, [sp, #16]
  40a8f0:	adrp	x0, 424000 <ferror@plt+0x21560>
  40a8f4:	add	x0, x0, #0x4b4
  40a8f8:	ldr	w0, [x0]
  40a8fc:	sub	w0, w0, #0x1
  40a900:	mov	w0, w0
  40a904:	str	x0, [sp, #64]
  40a908:	ldr	x0, [sp, #64]
  40a90c:	lsl	x1, x0, #5
  40a910:	adrp	x0, 411000 <ferror@plt+0xe560>
  40a914:	add	x0, x0, #0x548
  40a918:	add	x0, x1, x0
  40a91c:	str	x0, [sp, #56]
  40a920:	str	xzr, [sp, #72]
  40a924:	b	40a984 <ferror@plt+0x7ee4>
  40a928:	ldr	x0, [sp, #72]
  40a92c:	lsl	x0, x0, #3
  40a930:	ldr	x1, [sp, #56]
  40a934:	add	x0, x1, x0
  40a938:	ldr	x0, [x0]
  40a93c:	ldr	x2, [sp, #16]
  40a940:	ldr	x1, [sp, #24]
  40a944:	bl	40a650 <ferror@plt+0x7bb0>
  40a948:	cmp	x0, #0x0
  40a94c:	b.eq	40a978 <ferror@plt+0x7ed8>  // b.none
  40a950:	ldr	x0, [sp, #72]
  40a954:	lsl	x0, x0, #3
  40a958:	ldr	x1, [sp, #56]
  40a95c:	add	x0, x1, x0
  40a960:	ldr	x0, [x0]
  40a964:	mov	x1, x0
  40a968:	ldr	x0, [sp, #24]
  40a96c:	bl	40a8ac <ferror@plt+0x7e0c>
  40a970:	mov	x0, #0x0                   	// #0
  40a974:	b	40aad8 <ferror@plt+0x8038>
  40a978:	ldr	x0, [sp, #72]
  40a97c:	add	x0, x0, #0x1
  40a980:	str	x0, [sp, #72]
  40a984:	ldr	x0, [sp, #72]
  40a988:	lsl	x0, x0, #3
  40a98c:	ldr	x1, [sp, #56]
  40a990:	add	x0, x1, x0
  40a994:	ldr	x0, [x0]
  40a998:	cmp	x0, #0x0
  40a99c:	b.ne	40a928 <ferror@plt+0x7e88>  // b.any
  40a9a0:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  40a9a4:	add	x0, x0, #0x940
  40a9a8:	ldr	x0, [x0]
  40a9ac:	cmp	x0, #0x0
  40a9b0:	b.eq	40a9f4 <ferror@plt+0x7f54>  // b.none
  40a9b4:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  40a9b8:	add	x0, x0, #0x940
  40a9bc:	ldr	x0, [x0]
  40a9c0:	ldr	x2, [sp, #16]
  40a9c4:	ldr	x1, [sp, #24]
  40a9c8:	bl	40a650 <ferror@plt+0x7bb0>
  40a9cc:	cmp	x0, #0x0
  40a9d0:	b.eq	40a9f4 <ferror@plt+0x7f54>  // b.none
  40a9d4:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  40a9d8:	add	x0, x0, #0x940
  40a9dc:	ldr	x0, [x0]
  40a9e0:	mov	x1, x0
  40a9e4:	ldr	x0, [sp, #24]
  40a9e8:	bl	40a8ac <ferror@plt+0x7e0c>
  40a9ec:	mov	x0, #0x0                   	// #0
  40a9f0:	b	40aad8 <ferror@plt+0x8038>
  40a9f4:	adrp	x0, 424000 <ferror@plt+0x21560>
  40a9f8:	add	x0, x0, #0x4b4
  40a9fc:	ldr	w0, [x0]
  40aa00:	cmp	w0, #0x3
  40aa04:	b.ne	40aa38 <ferror@plt+0x7f98>  // b.any
  40aa08:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  40aa0c:	add	x0, x0, #0x940
  40aa10:	ldr	x0, [x0]
  40aa14:	cmp	x0, #0x0
  40aa18:	b.ne	40aa38 <ferror@plt+0x7f98>  // b.any
  40aa1c:	adrp	x0, 411000 <ferror@plt+0xe560>
  40aa20:	add	x0, x0, #0x410
  40aa24:	bl	402a50 <gettext@plt>
  40aa28:	ldr	x1, [sp, #24]
  40aa2c:	bl	408b74 <ferror@plt+0x60d4>
  40aa30:	mov	x0, #0x0                   	// #0
  40aa34:	b	40aad8 <ferror@plt+0x8038>
  40aa38:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  40aa3c:	add	x0, x0, #0x940
  40aa40:	ldr	x0, [x0]
  40aa44:	cmp	x0, #0x0
  40aa48:	b.ne	40aa58 <ferror@plt+0x7fb8>  // b.any
  40aa4c:	ldr	x0, [sp, #56]
  40aa50:	ldr	x0, [x0]
  40aa54:	b	40aa64 <ferror@plt+0x7fc4>
  40aa58:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  40aa5c:	add	x0, x0, #0x940
  40aa60:	ldr	x0, [x0]
  40aa64:	str	x0, [sp, #48]
  40aa68:	ldr	x0, [sp, #48]
  40aa6c:	bl	402480 <strlen@plt>
  40aa70:	str	x0, [sp, #40]
  40aa74:	ldr	x1, [sp, #16]
  40aa78:	ldr	x0, [sp, #40]
  40aa7c:	add	x0, x1, x0
  40aa80:	add	x0, x0, #0x1
  40aa84:	mov	x1, x0
  40aa88:	mov	x0, #0x0                   	// #0
  40aa8c:	bl	40aba8 <ferror@plt+0x8108>
  40aa90:	str	x0, [sp, #32]
  40aa94:	ldr	x2, [sp, #16]
  40aa98:	ldr	x1, [sp, #24]
  40aa9c:	ldr	x0, [sp, #32]
  40aaa0:	bl	402400 <memcpy@plt>
  40aaa4:	ldr	x1, [sp, #32]
  40aaa8:	ldr	x0, [sp, #16]
  40aaac:	add	x0, x1, x0
  40aab0:	ldr	x2, [sp, #40]
  40aab4:	ldr	x1, [sp, #48]
  40aab8:	bl	402400 <memcpy@plt>
  40aabc:	ldr	x1, [sp, #16]
  40aac0:	ldr	x0, [sp, #40]
  40aac4:	add	x0, x1, x0
  40aac8:	ldr	x1, [sp, #32]
  40aacc:	add	x0, x1, x0
  40aad0:	strb	wzr, [x0]
  40aad4:	ldr	x0, [sp, #32]
  40aad8:	ldp	x29, x30, [sp], #80
  40aadc:	ret
  40aae0:	stp	x29, x30, [sp, #-48]!
  40aae4:	mov	x29, sp
  40aae8:	str	x0, [sp, #24]
  40aaec:	ldr	x0, [sp, #24]
  40aaf0:	bl	402480 <strlen@plt>
  40aaf4:	str	x0, [sp, #40]
  40aaf8:	adrp	x0, 424000 <ferror@plt+0x21560>
  40aafc:	add	x0, x0, #0x4b0
  40ab00:	ldr	w0, [x0]
  40ab04:	cmp	w0, #0x0
  40ab08:	b.ne	40ab1c <ferror@plt+0x807c>  // b.any
  40ab0c:	ldr	x1, [sp, #40]
  40ab10:	ldr	x0, [sp, #24]
  40ab14:	bl	40a8e0 <ferror@plt+0x7e40>
  40ab18:	b	40ab28 <ferror@plt+0x8088>
  40ab1c:	ldr	x1, [sp, #40]
  40ab20:	ldr	x0, [sp, #24]
  40ab24:	bl	40a6f8 <ferror@plt+0x7c58>
  40ab28:	ldp	x29, x30, [sp], #48
  40ab2c:	ret
  40ab30:	stp	x29, x30, [sp, #-32]!
  40ab34:	mov	x29, sp
  40ab38:	str	x0, [sp, #24]
  40ab3c:	ldr	x0, [sp, #24]
  40ab40:	ldrb	w0, [x0]
  40ab44:	cmp	w0, #0x0
  40ab48:	b.eq	40ab60 <ferror@plt+0x80c0>  // b.none
  40ab4c:	ldr	x0, [sp, #24]
  40ab50:	bl	40a624 <ferror@plt+0x7b84>
  40ab54:	and	w0, w0, #0xff
  40ab58:	cmp	w0, #0x0
  40ab5c:	b.eq	40ab74 <ferror@plt+0x80d4>  // b.none
  40ab60:	adrp	x0, 411000 <ferror@plt+0xe560>
  40ab64:	add	x0, x0, #0x4c0
  40ab68:	bl	402a50 <gettext@plt>
  40ab6c:	ldr	x1, [sp, #24]
  40ab70:	bl	408c24 <ferror@plt+0x6184>
  40ab74:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  40ab78:	add	x0, x0, #0x940
  40ab7c:	ldr	x0, [x0]
  40ab80:	bl	402860 <free@plt>
  40ab84:	ldr	x0, [sp, #24]
  40ab88:	bl	40ac14 <ferror@plt+0x8174>
  40ab8c:	mov	x1, x0
  40ab90:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  40ab94:	add	x0, x0, #0x940
  40ab98:	str	x1, [x0]
  40ab9c:	nop
  40aba0:	ldp	x29, x30, [sp], #32
  40aba4:	ret
  40aba8:	stp	x29, x30, [sp, #-48]!
  40abac:	mov	x29, sp
  40abb0:	str	x0, [sp, #24]
  40abb4:	str	x1, [sp, #16]
  40abb8:	ldr	x0, [sp, #24]
  40abbc:	str	x0, [sp, #40]
  40abc0:	ldr	x1, [sp, #16]
  40abc4:	ldr	x0, [sp, #24]
  40abc8:	bl	4026e0 <realloc@plt>
  40abcc:	str	x0, [sp, #24]
  40abd0:	ldr	x0, [sp, #24]
  40abd4:	cmp	x0, #0x0
  40abd8:	b.ne	40ac08 <ferror@plt+0x8168>  // b.any
  40abdc:	bl	4029d0 <__errno_location@plt>
  40abe0:	ldr	w0, [x0]
  40abe4:	str	w0, [sp, #36]
  40abe8:	ldr	x0, [sp, #40]
  40abec:	bl	402860 <free@plt>
  40abf0:	ldr	w0, [sp, #36]
  40abf4:	bl	4026f0 <strerror@plt>
  40abf8:	mov	x1, x0
  40abfc:	adrp	x0, 411000 <ferror@plt+0xe560>
  40ac00:	add	x0, x0, #0x5a8
  40ac04:	bl	408c24 <ferror@plt+0x6184>
  40ac08:	ldr	x0, [sp, #24]
  40ac0c:	ldp	x29, x30, [sp], #48
  40ac10:	ret
  40ac14:	stp	x29, x30, [sp, #-48]!
  40ac18:	mov	x29, sp
  40ac1c:	str	x0, [sp, #24]
  40ac20:	ldr	x0, [sp, #24]
  40ac24:	bl	402480 <strlen@plt>
  40ac28:	add	x0, x0, #0x1
  40ac2c:	str	x0, [sp, #40]
  40ac30:	ldr	x1, [sp, #40]
  40ac34:	mov	x0, #0x0                   	// #0
  40ac38:	bl	40aba8 <ferror@plt+0x8108>
  40ac3c:	str	x0, [sp, #32]
  40ac40:	ldr	x2, [sp, #40]
  40ac44:	ldr	x1, [sp, #24]
  40ac48:	ldr	x0, [sp, #32]
  40ac4c:	bl	402400 <memcpy@plt>
  40ac50:	ldp	x29, x30, [sp], #48
  40ac54:	ret
  40ac58:	stp	x29, x30, [sp, #-80]!
  40ac5c:	mov	x29, sp
  40ac60:	str	x0, [sp, #40]
  40ac64:	str	x1, [sp, #32]
  40ac68:	str	x2, [sp, #24]
  40ac6c:	str	x3, [sp, #16]
  40ac70:	str	xzr, [sp, #72]
  40ac74:	b	40ac84 <ferror@plt+0x81e4>
  40ac78:	ldr	x0, [sp, #32]
  40ac7c:	add	x0, x0, #0x1
  40ac80:	str	x0, [sp, #32]
  40ac84:	ldr	x0, [sp, #32]
  40ac88:	ldrb	w0, [x0]
  40ac8c:	cmp	w0, #0x20
  40ac90:	b.eq	40ac78 <ferror@plt+0x81d8>  // b.none
  40ac94:	ldr	x0, [sp, #32]
  40ac98:	ldrb	w0, [x0]
  40ac9c:	cmp	w0, #0x9
  40aca0:	b.eq	40ac78 <ferror@plt+0x81d8>  // b.none
  40aca4:	adrp	x0, 411000 <ferror@plt+0xe560>
  40aca8:	add	x1, x0, #0x5b0
  40acac:	ldr	x0, [sp, #32]
  40acb0:	bl	402840 <strcmp@plt>
  40acb4:	cmp	w0, #0x0
  40acb8:	b.ne	40acc4 <ferror@plt+0x8224>  // b.any
  40acbc:	ldr	x0, [sp, #16]
  40acc0:	b	40af58 <ferror@plt+0x84b8>
  40acc4:	ldr	x0, [sp, #32]
  40acc8:	ldrb	w0, [x0]
  40accc:	cmp	w0, #0x2f
  40acd0:	b.ls	40ace4 <ferror@plt+0x8244>  // b.plast
  40acd4:	ldr	x0, [sp, #32]
  40acd8:	ldrb	w0, [x0]
  40acdc:	cmp	w0, #0x39
  40ace0:	b.ls	40acf8 <ferror@plt+0x8258>  // b.plast
  40ace4:	adrp	x0, 411000 <ferror@plt+0xe560>
  40ace8:	add	x0, x0, #0x5b8
  40acec:	bl	402a50 <gettext@plt>
  40acf0:	ldr	x1, [sp, #32]
  40acf4:	bl	408c24 <ferror@plt+0x6184>
  40acf8:	ldr	x1, [sp, #72]
  40acfc:	mov	x0, #0x9999999999999999    	// #-7378697629483820647
  40ad00:	movk	x0, #0x1999, lsl #48
  40ad04:	cmp	x1, x0
  40ad08:	b.hi	40af20 <ferror@plt+0x8480>  // b.pmore
  40ad0c:	ldr	x1, [sp, #72]
  40ad10:	mov	x0, x1
  40ad14:	lsl	x0, x0, #2
  40ad18:	add	x0, x0, x1
  40ad1c:	lsl	x0, x0, #1
  40ad20:	str	x0, [sp, #72]
  40ad24:	ldr	x0, [sp, #32]
  40ad28:	ldrb	w0, [x0]
  40ad2c:	sub	w0, w0, #0x30
  40ad30:	str	w0, [sp, #60]
  40ad34:	ldr	w0, [sp, #60]
  40ad38:	mvn	x0, x0
  40ad3c:	ldr	x1, [sp, #72]
  40ad40:	cmp	x1, x0
  40ad44:	b.hi	40af28 <ferror@plt+0x8488>  // b.pmore
  40ad48:	ldr	w0, [sp, #60]
  40ad4c:	ldr	x1, [sp, #72]
  40ad50:	add	x0, x1, x0
  40ad54:	str	x0, [sp, #72]
  40ad58:	ldr	x0, [sp, #32]
  40ad5c:	add	x0, x0, #0x1
  40ad60:	str	x0, [sp, #32]
  40ad64:	ldr	x0, [sp, #32]
  40ad68:	ldrb	w0, [x0]
  40ad6c:	cmp	w0, #0x2f
  40ad70:	b.ls	40ad84 <ferror@plt+0x82e4>  // b.plast
  40ad74:	ldr	x0, [sp, #32]
  40ad78:	ldrb	w0, [x0]
  40ad7c:	cmp	w0, #0x39
  40ad80:	b.ls	40acf8 <ferror@plt+0x8258>  // b.plast
  40ad84:	ldr	x0, [sp, #32]
  40ad88:	ldrb	w0, [x0]
  40ad8c:	cmp	w0, #0x0
  40ad90:	b.eq	40aef8 <ferror@plt+0x8458>  // b.none
  40ad94:	str	xzr, [sp, #64]
  40ad98:	ldr	x0, [sp, #32]
  40ad9c:	ldrb	w0, [x0]
  40ada0:	cmp	w0, #0x6b
  40ada4:	b.eq	40adb8 <ferror@plt+0x8318>  // b.none
  40ada8:	ldr	x0, [sp, #32]
  40adac:	ldrb	w0, [x0]
  40adb0:	cmp	w0, #0x4b
  40adb4:	b.ne	40adc4 <ferror@plt+0x8324>  // b.any
  40adb8:	mov	x0, #0x400                 	// #1024
  40adbc:	str	x0, [sp, #64]
  40adc0:	b	40ae18 <ferror@plt+0x8378>
  40adc4:	ldr	x0, [sp, #32]
  40adc8:	ldrb	w0, [x0]
  40adcc:	cmp	w0, #0x6d
  40add0:	b.eq	40ade4 <ferror@plt+0x8344>  // b.none
  40add4:	ldr	x0, [sp, #32]
  40add8:	ldrb	w0, [x0]
  40addc:	cmp	w0, #0x4d
  40ade0:	b.ne	40adf0 <ferror@plt+0x8350>  // b.any
  40ade4:	mov	x0, #0x100000              	// #1048576
  40ade8:	str	x0, [sp, #64]
  40adec:	b	40ae18 <ferror@plt+0x8378>
  40adf0:	ldr	x0, [sp, #32]
  40adf4:	ldrb	w0, [x0]
  40adf8:	cmp	w0, #0x67
  40adfc:	b.eq	40ae10 <ferror@plt+0x8370>  // b.none
  40ae00:	ldr	x0, [sp, #32]
  40ae04:	ldrb	w0, [x0]
  40ae08:	cmp	w0, #0x47
  40ae0c:	b.ne	40ae18 <ferror@plt+0x8378>  // b.any
  40ae10:	mov	x0, #0x40000000            	// #1073741824
  40ae14:	str	x0, [sp, #64]
  40ae18:	ldr	x0, [sp, #32]
  40ae1c:	add	x0, x0, #0x1
  40ae20:	str	x0, [sp, #32]
  40ae24:	ldr	x0, [sp, #32]
  40ae28:	ldrb	w0, [x0]
  40ae2c:	cmp	w0, #0x0
  40ae30:	b.eq	40ae80 <ferror@plt+0x83e0>  // b.none
  40ae34:	adrp	x0, 411000 <ferror@plt+0xe560>
  40ae38:	add	x1, x0, #0x5e8
  40ae3c:	ldr	x0, [sp, #32]
  40ae40:	bl	402840 <strcmp@plt>
  40ae44:	cmp	w0, #0x0
  40ae48:	b.eq	40ae80 <ferror@plt+0x83e0>  // b.none
  40ae4c:	adrp	x0, 411000 <ferror@plt+0xe560>
  40ae50:	add	x1, x0, #0x5f0
  40ae54:	ldr	x0, [sp, #32]
  40ae58:	bl	402840 <strcmp@plt>
  40ae5c:	cmp	w0, #0x0
  40ae60:	b.eq	40ae80 <ferror@plt+0x83e0>  // b.none
  40ae64:	adrp	x0, 411000 <ferror@plt+0xe560>
  40ae68:	add	x1, x0, #0x5f8
  40ae6c:	ldr	x0, [sp, #32]
  40ae70:	bl	402840 <strcmp@plt>
  40ae74:	cmp	w0, #0x0
  40ae78:	b.eq	40ae80 <ferror@plt+0x83e0>  // b.none
  40ae7c:	str	xzr, [sp, #64]
  40ae80:	ldr	x0, [sp, #64]
  40ae84:	cmp	x0, #0x0
  40ae88:	b.ne	40aec0 <ferror@plt+0x8420>  // b.any
  40ae8c:	adrp	x0, 411000 <ferror@plt+0xe560>
  40ae90:	add	x0, x0, #0x600
  40ae94:	bl	402a50 <gettext@plt>
  40ae98:	mov	x1, x0
  40ae9c:	ldr	x0, [sp, #32]
  40aea0:	sub	x0, x0, #0x1
  40aea4:	mov	x2, x0
  40aea8:	mov	w0, #0x1                   	// #1
  40aeac:	bl	408a1c <ferror@plt+0x5f7c>
  40aeb0:	adrp	x0, 411000 <ferror@plt+0xe560>
  40aeb4:	add	x0, x0, #0x620
  40aeb8:	bl	402a50 <gettext@plt>
  40aebc:	bl	408c24 <ferror@plt+0x6184>
  40aec0:	mov	x2, #0x0                   	// #0
  40aec4:	ldr	x1, [sp, #72]
  40aec8:	ldr	x0, [sp, #64]
  40aecc:	umulh	x0, x1, x0
  40aed0:	cmp	x0, #0x0
  40aed4:	b.eq	40aedc <ferror@plt+0x843c>  // b.none
  40aed8:	mov	x2, #0x1                   	// #1
  40aedc:	mov	x0, x2
  40aee0:	cmp	x0, #0x0
  40aee4:	b.ne	40af30 <ferror@plt+0x8490>  // b.any
  40aee8:	ldr	x1, [sp, #72]
  40aeec:	ldr	x0, [sp, #64]
  40aef0:	mul	x0, x1, x0
  40aef4:	str	x0, [sp, #72]
  40aef8:	ldr	x1, [sp, #72]
  40aefc:	ldr	x0, [sp, #24]
  40af00:	cmp	x1, x0
  40af04:	b.cc	40af38 <ferror@plt+0x8498>  // b.lo, b.ul, b.last
  40af08:	ldr	x1, [sp, #72]
  40af0c:	ldr	x0, [sp, #16]
  40af10:	cmp	x1, x0
  40af14:	b.hi	40af38 <ferror@plt+0x8498>  // b.pmore
  40af18:	ldr	x0, [sp, #72]
  40af1c:	b	40af58 <ferror@plt+0x84b8>
  40af20:	nop
  40af24:	b	40af3c <ferror@plt+0x849c>
  40af28:	nop
  40af2c:	b	40af3c <ferror@plt+0x849c>
  40af30:	nop
  40af34:	b	40af3c <ferror@plt+0x849c>
  40af38:	nop
  40af3c:	adrp	x0, 411000 <ferror@plt+0xe560>
  40af40:	add	x0, x0, #0x668
  40af44:	bl	402a50 <gettext@plt>
  40af48:	ldr	x3, [sp, #16]
  40af4c:	ldr	x2, [sp, #24]
  40af50:	ldr	x1, [sp, #40]
  40af54:	bl	408c24 <ferror@plt+0x6184>
  40af58:	ldp	x29, x30, [sp], #80
  40af5c:	ret
  40af60:	sub	sp, sp, #0x10
  40af64:	str	x0, [sp, #8]
  40af68:	ldr	x0, [sp, #8]
  40af6c:	lsr	x1, x0, #20
  40af70:	ldr	x0, [sp, #8]
  40af74:	and	x0, x0, #0xfffff
  40af78:	cmp	x0, #0x0
  40af7c:	cset	w0, ne  // ne = any
  40af80:	and	w0, w0, #0xff
  40af84:	and	x0, x0, #0xff
  40af88:	add	x0, x1, x0
  40af8c:	add	sp, sp, #0x10
  40af90:	ret
  40af94:	stp	x29, x30, [sp, #-32]!
  40af98:	mov	x29, sp
  40af9c:	str	w0, [sp, #28]
  40afa0:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  40afa4:	add	x0, x0, #0xb48
  40afa8:	ldr	w0, [x0]
  40afac:	cmp	w0, #0x0
  40afb0:	b.ne	40b034 <ferror@plt+0x8594>  // b.any
  40afb4:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  40afb8:	add	x1, x0, #0x948
  40afbc:	ldr	w0, [sp, #28]
  40afc0:	lsl	x0, x0, #7
  40afc4:	add	x0, x1, x0
  40afc8:	strb	wzr, [x0]
  40afcc:	ldr	w0, [sp, #28]
  40afd0:	lsl	x1, x0, #7
  40afd4:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  40afd8:	add	x0, x0, #0x948
  40afdc:	add	x4, x1, x0
  40afe0:	mov	w3, #0x1                   	// #1
  40afe4:	adrp	x0, 411000 <ferror@plt+0xe560>
  40afe8:	add	x2, x0, #0x6a8
  40afec:	mov	x1, #0x80                  	// #128
  40aff0:	mov	x0, x4
  40aff4:	bl	402580 <snprintf@plt>
  40aff8:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  40affc:	add	x1, x0, #0x948
  40b000:	ldr	w0, [sp, #28]
  40b004:	lsl	x0, x0, #7
  40b008:	add	x0, x1, x0
  40b00c:	ldrb	w0, [x0]
  40b010:	cmp	w0, #0x31
  40b014:	b.ne	40b020 <ferror@plt+0x8580>  // b.any
  40b018:	mov	w0, #0x1                   	// #1
  40b01c:	b	40b024 <ferror@plt+0x8584>
  40b020:	mov	w0, #0x2                   	// #2
  40b024:	adrp	x1, 428000 <stdin@@GLIBC_2.17+0x3b60>
  40b028:	add	x1, x1, #0xb48
  40b02c:	str	w0, [x1]
  40b030:	nop
  40b034:	nop
  40b038:	ldp	x29, x30, [sp], #32
  40b03c:	ret
  40b040:	stp	x29, x30, [sp, #-32]!
  40b044:	mov	x29, sp
  40b048:	str	x0, [sp, #24]
  40b04c:	str	w1, [sp, #20]
  40b050:	ldr	w0, [sp, #20]
  40b054:	bl	40af94 <ferror@plt+0x84f4>
  40b058:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  40b05c:	add	x0, x0, #0xb48
  40b060:	ldr	w0, [x0]
  40b064:	cmp	w0, #0x1
  40b068:	b.ne	40b09c <ferror@plt+0x85fc>  // b.any
  40b06c:	ldr	w0, [sp, #20]
  40b070:	lsl	x1, x0, #7
  40b074:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  40b078:	add	x0, x0, #0x948
  40b07c:	add	x4, x1, x0
  40b080:	ldr	x3, [sp, #24]
  40b084:	adrp	x0, 411000 <ferror@plt+0xe560>
  40b088:	add	x2, x0, #0x6b0
  40b08c:	mov	x1, #0x80                  	// #128
  40b090:	mov	x0, x4
  40b094:	bl	402580 <snprintf@plt>
  40b098:	b	40b0c8 <ferror@plt+0x8628>
  40b09c:	ldr	w0, [sp, #20]
  40b0a0:	lsl	x1, x0, #7
  40b0a4:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  40b0a8:	add	x0, x0, #0x948
  40b0ac:	add	x4, x1, x0
  40b0b0:	ldr	x3, [sp, #24]
  40b0b4:	adrp	x0, 411000 <ferror@plt+0xe560>
  40b0b8:	add	x2, x0, #0x6b8
  40b0bc:	mov	x1, #0x80                  	// #128
  40b0c0:	mov	x0, x4
  40b0c4:	bl	402580 <snprintf@plt>
  40b0c8:	ldr	w0, [sp, #20]
  40b0cc:	lsl	x1, x0, #7
  40b0d0:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  40b0d4:	add	x0, x0, #0x948
  40b0d8:	add	x0, x1, x0
  40b0dc:	ldp	x29, x30, [sp], #32
  40b0e0:	ret
  40b0e4:	stp	x29, x30, [sp, #-80]!
  40b0e8:	mov	x29, sp
  40b0ec:	str	x0, [sp, #40]
  40b0f0:	str	w1, [sp, #36]
  40b0f4:	str	w2, [sp, #32]
  40b0f8:	strb	w3, [sp, #31]
  40b0fc:	str	w4, [sp, #24]
  40b100:	ldr	w0, [sp, #24]
  40b104:	bl	40af94 <ferror@plt+0x84f4>
  40b108:	str	wzr, [sp, #76]
  40b10c:	ldr	w0, [sp, #24]
  40b110:	lsl	x1, x0, #7
  40b114:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  40b118:	add	x0, x0, #0x948
  40b11c:	add	x0, x1, x0
  40b120:	str	x0, [sp, #56]
  40b124:	mov	x0, #0x80                  	// #128
  40b128:	str	x0, [sp, #48]
  40b12c:	ldr	w0, [sp, #36]
  40b130:	cmp	w0, #0x0
  40b134:	b.ne	40b148 <ferror@plt+0x86a8>  // b.any
  40b138:	ldr	x1, [sp, #40]
  40b13c:	mov	x0, #0x270f                	// #9999
  40b140:	cmp	x1, x0
  40b144:	b.ls	40b154 <ferror@plt+0x86b4>  // b.plast
  40b148:	ldr	w0, [sp, #32]
  40b14c:	cmp	w0, #0x0
  40b150:	b.ne	40b1b0 <ferror@plt+0x8710>  // b.any
  40b154:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  40b158:	add	x0, x0, #0xb48
  40b15c:	ldr	w0, [x0]
  40b160:	cmp	w0, #0x1
  40b164:	b.ne	40b18c <ferror@plt+0x86ec>  // b.any
  40b168:	ldr	x0, [sp, #40]
  40b16c:	add	x1, sp, #0x30
  40b170:	add	x4, sp, #0x38
  40b174:	mov	w3, w0
  40b178:	adrp	x0, 411000 <ferror@plt+0xe560>
  40b17c:	add	x2, x0, #0x6a8
  40b180:	mov	x0, x4
  40b184:	bl	40b318 <ferror@plt+0x8878>
  40b188:	b	40b260 <ferror@plt+0x87c0>
  40b18c:	ldr	x0, [sp, #40]
  40b190:	add	x1, sp, #0x30
  40b194:	add	x4, sp, #0x38
  40b198:	mov	w3, w0
  40b19c:	adrp	x0, 411000 <ferror@plt+0xe560>
  40b1a0:	add	x2, x0, #0x6c0
  40b1a4:	mov	x0, x4
  40b1a8:	bl	40b318 <ferror@plt+0x8878>
  40b1ac:	b	40b260 <ferror@plt+0x87c0>
  40b1b0:	ldr	d0, [sp, #40]
  40b1b4:	ucvtf	d0, d0
  40b1b8:	str	d0, [sp, #64]
  40b1bc:	mov	x0, #0x4090000000000000    	// #4652218415073722368
  40b1c0:	fmov	d1, x0
  40b1c4:	ldr	d0, [sp, #64]
  40b1c8:	fdiv	d0, d0, d1
  40b1cc:	str	d0, [sp, #64]
  40b1d0:	ldr	w0, [sp, #76]
  40b1d4:	add	w0, w0, #0x1
  40b1d8:	str	w0, [sp, #76]
  40b1dc:	ldr	w1, [sp, #76]
  40b1e0:	ldr	w0, [sp, #36]
  40b1e4:	cmp	w1, w0
  40b1e8:	b.cc	40b1bc <ferror@plt+0x871c>  // b.lo, b.ul, b.last
  40b1ec:	ldr	d0, [sp, #64]
  40b1f0:	adrp	x0, 411000 <ferror@plt+0xe560>
  40b1f4:	ldr	d1, [x0, #1944]
  40b1f8:	fcmpe	d0, d1
  40b1fc:	b.le	40b210 <ferror@plt+0x8770>
  40b200:	ldr	w1, [sp, #76]
  40b204:	ldr	w0, [sp, #32]
  40b208:	cmp	w1, w0
  40b20c:	b.cc	40b1bc <ferror@plt+0x871c>  // b.lo, b.ul, b.last
  40b210:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  40b214:	add	x0, x0, #0xb48
  40b218:	ldr	w0, [x0]
  40b21c:	cmp	w0, #0x1
  40b220:	b.ne	40b244 <ferror@plt+0x87a4>  // b.any
  40b224:	add	x1, sp, #0x30
  40b228:	add	x3, sp, #0x38
  40b22c:	ldr	d0, [sp, #64]
  40b230:	adrp	x0, 411000 <ferror@plt+0xe560>
  40b234:	add	x2, x0, #0x6c8
  40b238:	mov	x0, x3
  40b23c:	bl	40b318 <ferror@plt+0x8878>
  40b240:	b	40b260 <ferror@plt+0x87c0>
  40b244:	add	x1, sp, #0x30
  40b248:	add	x3, sp, #0x38
  40b24c:	ldr	d0, [sp, #64]
  40b250:	adrp	x0, 411000 <ferror@plt+0xe560>
  40b254:	add	x2, x0, #0x6d0
  40b258:	mov	x0, x3
  40b25c:	bl	40b318 <ferror@plt+0x8878>
  40b260:	ldr	w0, [sp, #76]
  40b264:	lsl	x1, x0, #2
  40b268:	adrp	x0, 411000 <ferror@plt+0xe560>
  40b26c:	add	x0, x0, #0x780
  40b270:	add	x0, x1, x0
  40b274:	add	x1, sp, #0x30
  40b278:	add	x4, sp, #0x38
  40b27c:	mov	x3, x0
  40b280:	adrp	x0, 411000 <ferror@plt+0xe560>
  40b284:	add	x2, x0, #0x6d8
  40b288:	mov	x0, x4
  40b28c:	bl	40b318 <ferror@plt+0x8878>
  40b290:	ldrb	w0, [sp, #31]
  40b294:	cmp	w0, #0x0
  40b298:	b.eq	40b2fc <ferror@plt+0x885c>  // b.none
  40b29c:	ldr	x1, [sp, #40]
  40b2a0:	mov	x0, #0x270f                	// #9999
  40b2a4:	cmp	x1, x0
  40b2a8:	b.ls	40b2fc <ferror@plt+0x885c>  // b.plast
  40b2ac:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  40b2b0:	add	x0, x0, #0xb48
  40b2b4:	ldr	w0, [x0]
  40b2b8:	cmp	w0, #0x1
  40b2bc:	b.ne	40b2e0 <ferror@plt+0x8840>  // b.any
  40b2c0:	ldr	x4, [sp, #56]
  40b2c4:	ldr	x1, [sp, #48]
  40b2c8:	ldr	x3, [sp, #40]
  40b2cc:	adrp	x0, 411000 <ferror@plt+0xe560>
  40b2d0:	add	x2, x0, #0x6e0
  40b2d4:	mov	x0, x4
  40b2d8:	bl	402580 <snprintf@plt>
  40b2dc:	b	40b2fc <ferror@plt+0x885c>
  40b2e0:	ldr	x4, [sp, #56]
  40b2e4:	ldr	x1, [sp, #48]
  40b2e8:	ldr	x3, [sp, #40]
  40b2ec:	adrp	x0, 411000 <ferror@plt+0xe560>
  40b2f0:	add	x2, x0, #0x6f0
  40b2f4:	mov	x0, x4
  40b2f8:	bl	402580 <snprintf@plt>
  40b2fc:	ldr	w0, [sp, #24]
  40b300:	lsl	x1, x0, #7
  40b304:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  40b308:	add	x0, x0, #0x948
  40b30c:	add	x0, x1, x0
  40b310:	ldp	x29, x30, [sp], #80
  40b314:	ret
  40b318:	stp	x29, x30, [sp, #-304]!
  40b31c:	mov	x29, sp
  40b320:	str	x0, [sp, #72]
  40b324:	str	x1, [sp, #64]
  40b328:	str	x2, [sp, #56]
  40b32c:	str	x3, [sp, #264]
  40b330:	str	x4, [sp, #272]
  40b334:	str	x5, [sp, #280]
  40b338:	str	x6, [sp, #288]
  40b33c:	str	x7, [sp, #296]
  40b340:	str	q0, [sp, #128]
  40b344:	str	q1, [sp, #144]
  40b348:	str	q2, [sp, #160]
  40b34c:	str	q3, [sp, #176]
  40b350:	str	q4, [sp, #192]
  40b354:	str	q5, [sp, #208]
  40b358:	str	q6, [sp, #224]
  40b35c:	str	q7, [sp, #240]
  40b360:	add	x0, sp, #0x130
  40b364:	str	x0, [sp, #88]
  40b368:	add	x0, sp, #0x130
  40b36c:	str	x0, [sp, #96]
  40b370:	add	x0, sp, #0x100
  40b374:	str	x0, [sp, #104]
  40b378:	mov	w0, #0xffffffd8            	// #-40
  40b37c:	str	w0, [sp, #112]
  40b380:	mov	w0, #0xffffff80            	// #-128
  40b384:	str	w0, [sp, #116]
  40b388:	ldr	x0, [sp, #72]
  40b38c:	ldr	x4, [x0]
  40b390:	ldr	x0, [sp, #64]
  40b394:	ldr	x5, [x0]
  40b398:	add	x2, sp, #0x10
  40b39c:	add	x3, sp, #0x58
  40b3a0:	ldp	x0, x1, [x3]
  40b3a4:	stp	x0, x1, [x2]
  40b3a8:	ldp	x0, x1, [x3, #16]
  40b3ac:	stp	x0, x1, [x2, #16]
  40b3b0:	add	x0, sp, #0x10
  40b3b4:	mov	x3, x0
  40b3b8:	ldr	x2, [sp, #56]
  40b3bc:	mov	x1, x5
  40b3c0:	mov	x0, x4
  40b3c4:	bl	402950 <vsnprintf@plt>
  40b3c8:	str	w0, [sp, #124]
  40b3cc:	ldr	w0, [sp, #124]
  40b3d0:	cmp	w0, #0x0
  40b3d4:	b.lt	40b3ec <ferror@plt+0x894c>  // b.tstop
  40b3d8:	ldrsw	x1, [sp, #124]
  40b3dc:	ldr	x0, [sp, #64]
  40b3e0:	ldr	x0, [x0]
  40b3e4:	cmp	x1, x0
  40b3e8:	b.cc	40b3f8 <ferror@plt+0x8958>  // b.lo, b.ul, b.last
  40b3ec:	ldr	x0, [sp, #64]
  40b3f0:	str	xzr, [x0]
  40b3f4:	b	40b428 <ferror@plt+0x8988>
  40b3f8:	ldr	x0, [sp, #72]
  40b3fc:	ldr	x1, [x0]
  40b400:	ldrsw	x0, [sp, #124]
  40b404:	add	x1, x1, x0
  40b408:	ldr	x0, [sp, #72]
  40b40c:	str	x1, [x0]
  40b410:	ldr	x0, [sp, #64]
  40b414:	ldr	x1, [x0]
  40b418:	ldrsw	x0, [sp, #124]
  40b41c:	sub	x1, x1, x0
  40b420:	ldr	x0, [sp, #64]
  40b424:	str	x1, [x0]
  40b428:	nop
  40b42c:	ldp	x29, x30, [sp], #304
  40b430:	ret
  40b434:	stp	x29, x30, [sp, #-32]!
  40b438:	mov	x29, sp
  40b43c:	str	x0, [sp, #24]
  40b440:	ldr	x0, [sp, #24]
  40b444:	ldrb	w0, [x0]
  40b448:	cmp	w0, #0x0
  40b44c:	b.ne	40b468 <ferror@plt+0x89c8>  // b.any
  40b450:	adrp	x0, 411000 <ferror@plt+0xe560>
  40b454:	add	x0, x0, #0x700
  40b458:	bl	402a50 <gettext@plt>
  40b45c:	bl	408b74 <ferror@plt+0x60d4>
  40b460:	mov	w0, #0x1                   	// #1
  40b464:	b	40b46c <ferror@plt+0x89cc>
  40b468:	mov	w0, #0x0                   	// #0
  40b46c:	ldp	x29, x30, [sp], #32
  40b470:	ret
  40b474:	stp	x29, x30, [sp, #-32]!
  40b478:	mov	x29, sp
  40b47c:	mov	w0, #0x0                   	// #0
  40b480:	bl	4028f0 <isatty@plt>
  40b484:	cmp	w0, #0x0
  40b488:	cset	w0, ne  // ne = any
  40b48c:	strb	w0, [sp, #31]
  40b490:	ldrb	w0, [sp, #31]
  40b494:	cmp	w0, #0x0
  40b498:	b.eq	40b4ac <ferror@plt+0x8a0c>  // b.none
  40b49c:	adrp	x0, 411000 <ferror@plt+0xe560>
  40b4a0:	add	x0, x0, #0x720
  40b4a4:	bl	402a50 <gettext@plt>
  40b4a8:	bl	408b74 <ferror@plt+0x60d4>
  40b4ac:	ldrb	w0, [sp, #31]
  40b4b0:	ldp	x29, x30, [sp], #32
  40b4b4:	ret
  40b4b8:	stp	x29, x30, [sp, #-32]!
  40b4bc:	mov	x29, sp
  40b4c0:	mov	w0, #0x1                   	// #1
  40b4c4:	bl	4028f0 <isatty@plt>
  40b4c8:	cmp	w0, #0x0
  40b4cc:	cset	w0, ne  // ne = any
  40b4d0:	strb	w0, [sp, #31]
  40b4d4:	ldrb	w0, [sp, #31]
  40b4d8:	cmp	w0, #0x0
  40b4dc:	b.eq	40b4f0 <ferror@plt+0x8a50>  // b.none
  40b4e0:	adrp	x0, 411000 <ferror@plt+0xe560>
  40b4e4:	add	x0, x0, #0x750
  40b4e8:	bl	402a50 <gettext@plt>
  40b4ec:	bl	408b74 <ferror@plt+0x60d4>
  40b4f0:	ldrb	w0, [sp, #31]
  40b4f4:	ldp	x29, x30, [sp], #32
  40b4f8:	ret
  40b4fc:	stp	x29, x30, [sp, #-48]!
  40b500:	mov	x29, sp
  40b504:	str	w0, [sp, #28]
  40b508:	str	wzr, [sp, #44]
  40b50c:	b	40b598 <ferror@plt+0x8af8>
  40b510:	mov	w1, #0x1                   	// #1
  40b514:	ldr	w0, [sp, #44]
  40b518:	bl	4028b0 <fcntl@plt>
  40b51c:	cmn	w0, #0x1
  40b520:	b.ne	40b58c <ferror@plt+0x8aec>  // b.any
  40b524:	bl	4029d0 <__errno_location@plt>
  40b528:	ldr	w0, [x0]
  40b52c:	cmp	w0, #0x9
  40b530:	b.ne	40b58c <ferror@plt+0x8aec>  // b.any
  40b534:	ldr	w0, [sp, #44]
  40b538:	cmp	w0, #0x0
  40b53c:	b.ne	40b548 <ferror@plt+0x8aa8>  // b.any
  40b540:	mov	w0, #0x101                 	// #257
  40b544:	b	40b54c <ferror@plt+0x8aac>
  40b548:	mov	w0, #0x100                 	// #256
  40b54c:	mov	w1, w0
  40b550:	adrp	x0, 411000 <ferror@plt+0xe560>
  40b554:	add	x0, x0, #0x7a0
  40b558:	bl	402610 <open@plt>
  40b55c:	str	w0, [sp, #40]
  40b560:	ldr	w1, [sp, #40]
  40b564:	ldr	w0, [sp, #44]
  40b568:	cmp	w1, w0
  40b56c:	b.eq	40b58c <ferror@plt+0x8aec>  // b.none
  40b570:	ldr	w0, [sp, #40]
  40b574:	cmn	w0, #0x1
  40b578:	b.eq	40b584 <ferror@plt+0x8ae4>  // b.none
  40b57c:	ldr	w0, [sp, #40]
  40b580:	bl	402700 <close@plt>
  40b584:	ldr	w0, [sp, #28]
  40b588:	bl	4024a0 <exit@plt>
  40b58c:	ldr	w0, [sp, #44]
  40b590:	add	w0, w0, #0x1
  40b594:	str	w0, [sp, #44]
  40b598:	ldr	w0, [sp, #44]
  40b59c:	cmp	w0, #0x2
  40b5a0:	b.le	40b510 <ferror@plt+0x8a70>
  40b5a4:	nop
  40b5a8:	ldp	x29, x30, [sp], #48
  40b5ac:	ret
  40b5b0:	sub	sp, sp, #0x10
  40b5b4:	str	x0, [sp, #8]
  40b5b8:	ldr	x0, [sp, #8]
  40b5bc:	ldr	x1, [x0]
  40b5c0:	adrp	x0, 424000 <ferror@plt+0x21560>
  40b5c4:	add	x0, x0, #0x478
  40b5c8:	str	x1, [x0]
  40b5cc:	nop
  40b5d0:	add	sp, sp, #0x10
  40b5d4:	ret
  40b5d8:	stp	x29, x30, [sp, #-80]!
  40b5dc:	mov	x29, sp
  40b5e0:	stp	x19, x20, [sp, #16]
  40b5e4:	str	x21, [sp, #32]
  40b5e8:	str	w0, [sp, #60]
  40b5ec:	str	w1, [sp, #56]
  40b5f0:	str	w2, [sp, #52]
  40b5f4:	ldr	w1, [sp, #60]
  40b5f8:	ldr	w0, [sp, #56]
  40b5fc:	cmp	w1, w0
  40b600:	b.eq	40b6c4 <ferror@plt+0x8c24>  // b.none
  40b604:	adrp	x0, 424000 <ferror@plt+0x21560>
  40b608:	add	x0, x0, #0x498
  40b60c:	ldr	x0, [x0]
  40b610:	bl	402aa0 <ferror@plt>
  40b614:	str	w0, [sp, #76]
  40b618:	adrp	x0, 424000 <ferror@plt+0x21560>
  40b61c:	add	x0, x0, #0x498
  40b620:	ldr	x0, [x0]
  40b624:	bl	4025d0 <fclose@plt>
  40b628:	str	w0, [sp, #72]
  40b62c:	ldr	w0, [sp, #76]
  40b630:	cmp	w0, #0x0
  40b634:	b.ne	40b644 <ferror@plt+0x8ba4>  // b.any
  40b638:	ldr	w0, [sp, #72]
  40b63c:	cmp	w0, #0x0
  40b640:	b.eq	40b6c4 <ferror@plt+0x8c24>  // b.none
  40b644:	ldr	w0, [sp, #56]
  40b648:	str	w0, [sp, #60]
  40b64c:	ldr	w0, [sp, #52]
  40b650:	cmp	w0, #0x0
  40b654:	b.eq	40b6c4 <ferror@plt+0x8c24>  // b.none
  40b658:	adrp	x0, 424000 <ferror@plt+0x21560>
  40b65c:	add	x0, x0, #0x480
  40b660:	ldr	x19, [x0]
  40b664:	adrp	x0, 424000 <ferror@plt+0x21560>
  40b668:	add	x0, x0, #0x478
  40b66c:	ldr	x20, [x0]
  40b670:	adrp	x0, 411000 <ferror@plt+0xe560>
  40b674:	add	x0, x0, #0x7b0
  40b678:	bl	402a50 <gettext@plt>
  40b67c:	mov	x21, x0
  40b680:	ldr	w0, [sp, #72]
  40b684:	cmp	w0, #0x0
  40b688:	b.eq	40b69c <ferror@plt+0x8bfc>  // b.none
  40b68c:	bl	4029d0 <__errno_location@plt>
  40b690:	ldr	w0, [x0]
  40b694:	bl	4026f0 <strerror@plt>
  40b698:	b	40b6a8 <ferror@plt+0x8c08>
  40b69c:	adrp	x0, 411000 <ferror@plt+0xe560>
  40b6a0:	add	x0, x0, #0x7d8
  40b6a4:	bl	402a50 <gettext@plt>
  40b6a8:	mov	x4, x0
  40b6ac:	mov	x3, x21
  40b6b0:	mov	x2, x20
  40b6b4:	adrp	x0, 411000 <ferror@plt+0xe560>
  40b6b8:	add	x1, x0, #0x7e8
  40b6bc:	mov	x0, x19
  40b6c0:	bl	402a80 <fprintf@plt>
  40b6c4:	ldr	w1, [sp, #60]
  40b6c8:	ldr	w0, [sp, #56]
  40b6cc:	cmp	w1, w0
  40b6d0:	b.eq	40b71c <ferror@plt+0x8c7c>  // b.none
  40b6d4:	adrp	x0, 424000 <ferror@plt+0x21560>
  40b6d8:	add	x0, x0, #0x480
  40b6dc:	ldr	x0, [x0]
  40b6e0:	bl	402aa0 <ferror@plt>
  40b6e4:	str	w0, [sp, #68]
  40b6e8:	adrp	x0, 424000 <ferror@plt+0x21560>
  40b6ec:	add	x0, x0, #0x480
  40b6f0:	ldr	x0, [x0]
  40b6f4:	bl	4025d0 <fclose@plt>
  40b6f8:	str	w0, [sp, #64]
  40b6fc:	ldr	w0, [sp, #64]
  40b700:	cmp	w0, #0x0
  40b704:	b.ne	40b714 <ferror@plt+0x8c74>  // b.any
  40b708:	ldr	w0, [sp, #68]
  40b70c:	cmp	w0, #0x0
  40b710:	b.eq	40b71c <ferror@plt+0x8c7c>  // b.none
  40b714:	ldr	w0, [sp, #56]
  40b718:	str	w0, [sp, #60]
  40b71c:	ldr	w0, [sp, #60]
  40b720:	bl	4024a0 <exit@plt>
  40b724:	stp	x29, x30, [sp, #-96]!
  40b728:	mov	x29, sp
  40b72c:	str	x0, [sp, #24]
  40b730:	str	x1, [sp, #16]
  40b734:	ldr	x0, [sp, #24]
  40b738:	bl	402480 <strlen@plt>
  40b73c:	str	x0, [sp, #72]
  40b740:	ldr	x0, [sp, #16]
  40b744:	cmp	x0, #0x0
  40b748:	b.eq	40b758 <ferror@plt+0x8cb8>  // b.none
  40b74c:	ldr	x0, [sp, #16]
  40b750:	ldr	x1, [sp, #72]
  40b754:	str	x1, [x0]
  40b758:	add	x0, sp, #0x30
  40b75c:	mov	x2, #0x8                   	// #8
  40b760:	mov	w1, #0x0                   	// #0
  40b764:	bl	402690 <memset@plt>
  40b768:	str	xzr, [sp, #88]
  40b76c:	str	xzr, [sp, #80]
  40b770:	b	40b80c <ferror@plt+0x8d6c>
  40b774:	ldr	x1, [sp, #24]
  40b778:	ldr	x0, [sp, #80]
  40b77c:	add	x4, x1, x0
  40b780:	ldr	x1, [sp, #72]
  40b784:	ldr	x0, [sp, #80]
  40b788:	sub	x1, x1, x0
  40b78c:	add	x2, sp, #0x30
  40b790:	add	x0, sp, #0x2c
  40b794:	mov	x3, x2
  40b798:	mov	x2, x1
  40b79c:	mov	x1, x4
  40b7a0:	bl	4023f0 <mbrtowc@plt>
  40b7a4:	str	x0, [sp, #64]
  40b7a8:	ldr	x0, [sp, #64]
  40b7ac:	cmp	x0, #0x0
  40b7b0:	b.eq	40b7c4 <ferror@plt+0x8d24>  // b.none
  40b7b4:	ldr	x1, [sp, #64]
  40b7b8:	ldr	x0, [sp, #72]
  40b7bc:	cmp	x1, x0
  40b7c0:	b.ls	40b7cc <ferror@plt+0x8d2c>  // b.plast
  40b7c4:	mov	x0, #0xffffffffffffffff    	// #-1
  40b7c8:	b	40b838 <ferror@plt+0x8d98>
  40b7cc:	ldr	x1, [sp, #80]
  40b7d0:	ldr	x0, [sp, #64]
  40b7d4:	add	x0, x1, x0
  40b7d8:	str	x0, [sp, #80]
  40b7dc:	ldr	w0, [sp, #44]
  40b7e0:	bl	402600 <wcwidth@plt>
  40b7e4:	str	w0, [sp, #60]
  40b7e8:	ldr	w0, [sp, #60]
  40b7ec:	cmp	w0, #0x0
  40b7f0:	b.ge	40b7fc <ferror@plt+0x8d5c>  // b.tcont
  40b7f4:	mov	x0, #0xffffffffffffffff    	// #-1
  40b7f8:	b	40b838 <ferror@plt+0x8d98>
  40b7fc:	ldrsw	x0, [sp, #60]
  40b800:	ldr	x1, [sp, #88]
  40b804:	add	x0, x1, x0
  40b808:	str	x0, [sp, #88]
  40b80c:	ldr	x1, [sp, #80]
  40b810:	ldr	x0, [sp, #72]
  40b814:	cmp	x1, x0
  40b818:	b.cc	40b774 <ferror@plt+0x8cd4>  // b.lo, b.ul, b.last
  40b81c:	add	x0, sp, #0x30
  40b820:	bl	402790 <mbsinit@plt>
  40b824:	cmp	w0, #0x0
  40b828:	b.ne	40b834 <ferror@plt+0x8d94>  // b.any
  40b82c:	mov	x0, #0xffffffffffffffff    	// #-1
  40b830:	b	40b838 <ferror@plt+0x8d98>
  40b834:	ldr	x0, [sp, #88]
  40b838:	ldp	x29, x30, [sp], #96
  40b83c:	ret
  40b840:	stp	x29, x30, [sp, #-48]!
  40b844:	mov	x29, sp
  40b848:	str	x0, [sp, #24]
  40b84c:	str	w1, [sp, #20]
  40b850:	add	x0, sp, #0x20
  40b854:	mov	x1, x0
  40b858:	ldr	x0, [sp, #24]
  40b85c:	bl	40b724 <ferror@plt+0x8c84>
  40b860:	str	x0, [sp, #40]
  40b864:	ldr	x0, [sp, #40]
  40b868:	cmn	x0, #0x1
  40b86c:	b.ne	40b878 <ferror@plt+0x8dd8>  // b.any
  40b870:	mov	w0, #0xffffffff            	// #-1
  40b874:	b	40b8bc <ferror@plt+0x8e1c>
  40b878:	ldrsw	x0, [sp, #20]
  40b87c:	ldr	x1, [sp, #40]
  40b880:	cmp	x1, x0
  40b884:	b.ls	40b890 <ferror@plt+0x8df0>  // b.plast
  40b888:	mov	w0, #0x0                   	// #0
  40b88c:	b	40b8bc <ferror@plt+0x8e1c>
  40b890:	ldrsw	x0, [sp, #20]
  40b894:	ldr	x1, [sp, #40]
  40b898:	cmp	x1, x0
  40b89c:	b.cs	40b8b8 <ferror@plt+0x8e18>  // b.hs, b.nlast
  40b8a0:	ldrsw	x1, [sp, #20]
  40b8a4:	ldr	x0, [sp, #40]
  40b8a8:	sub	x1, x1, x0
  40b8ac:	ldr	x0, [sp, #32]
  40b8b0:	add	x0, x1, x0
  40b8b4:	str	x0, [sp, #32]
  40b8b8:	ldr	x0, [sp, #32]
  40b8bc:	ldp	x29, x30, [sp], #48
  40b8c0:	ret
  40b8c4:	stp	x29, x30, [sp, #-64]!
  40b8c8:	mov	x29, sp
  40b8cc:	str	w0, [sp, #28]
  40b8d0:	ldr	w1, [sp, #28]
  40b8d4:	mov	w0, #0xca6b                	// #51819
  40b8d8:	movk	w0, #0x6b5f, lsl #16
  40b8dc:	umull	x0, w1, w0
  40b8e0:	lsr	x0, x0, #32
  40b8e4:	lsr	w0, w0, #22
  40b8e8:	str	w0, [sp, #60]
  40b8ec:	ldr	w1, [sp, #60]
  40b8f0:	mov	w0, #0x9680                	// #38528
  40b8f4:	movk	w0, #0x98, lsl #16
  40b8f8:	mul	w0, w1, w0
  40b8fc:	ldr	w1, [sp, #28]
  40b900:	sub	w0, w1, w0
  40b904:	str	w0, [sp, #28]
  40b908:	ldr	w1, [sp, #28]
  40b90c:	mov	w0, #0x1759                	// #5977
  40b910:	movk	w0, #0xd1b7, lsl #16
  40b914:	umull	x0, w1, w0
  40b918:	lsr	x0, x0, #32
  40b91c:	lsr	w0, w0, #13
  40b920:	str	w0, [sp, #56]
  40b924:	ldr	w1, [sp, #56]
  40b928:	mov	w0, #0x2710                	// #10000
  40b92c:	mul	w0, w1, w0
  40b930:	ldr	w1, [sp, #28]
  40b934:	sub	w0, w1, w0
  40b938:	str	w0, [sp, #28]
  40b93c:	ldr	w1, [sp, #28]
  40b940:	mov	w0, #0xcccd                	// #52429
  40b944:	movk	w0, #0xcccc, lsl #16
  40b948:	umull	x0, w1, w0
  40b94c:	lsr	x0, x0, #32
  40b950:	lsr	w0, w0, #3
  40b954:	str	w0, [sp, #52]
  40b958:	ldr	w1, [sp, #52]
  40b95c:	mov	w0, w1
  40b960:	lsl	w0, w0, #2
  40b964:	add	w0, w0, w1
  40b968:	lsl	w0, w0, #1
  40b96c:	mov	w1, w0
  40b970:	ldr	w0, [sp, #28]
  40b974:	sub	w0, w0, w1
  40b978:	str	w0, [sp, #28]
  40b97c:	ldr	w0, [sp, #28]
  40b980:	cmp	w0, #0x0
  40b984:	b.eq	40b9ac <ferror@plt+0x8f0c>  // b.none
  40b988:	ldr	w0, [sp, #28]
  40b98c:	cmp	w0, #0x1
  40b990:	b.ne	40b9a0 <ferror@plt+0x8f00>  // b.any
  40b994:	adrp	x0, 411000 <ferror@plt+0xe560>
  40b998:	add	x0, x0, #0x8b8
  40b99c:	b	40b9b4 <ferror@plt+0x8f14>
  40b9a0:	adrp	x0, 411000 <ferror@plt+0xe560>
  40b9a4:	add	x0, x0, #0x8c0
  40b9a8:	b	40b9b4 <ferror@plt+0x8f14>
  40b9ac:	adrp	x0, 411000 <ferror@plt+0xe560>
  40b9b0:	add	x0, x0, #0x8c8
  40b9b4:	str	x0, [sp, #40]
  40b9b8:	ldr	x6, [sp, #40]
  40b9bc:	ldr	w5, [sp, #52]
  40b9c0:	ldr	w4, [sp, #56]
  40b9c4:	ldr	w3, [sp, #60]
  40b9c8:	adrp	x0, 411000 <ferror@plt+0xe560>
  40b9cc:	add	x2, x0, #0x8d0
  40b9d0:	mov	x1, #0x20                  	// #32
  40b9d4:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  40b9d8:	add	x0, x0, #0xbd8
  40b9dc:	bl	402580 <snprintf@plt>
  40b9e0:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  40b9e4:	add	x0, x0, #0xbd8
  40b9e8:	ldp	x29, x30, [sp], #64
  40b9ec:	ret
  40b9f0:	mov	x12, #0x2180                	// #8576
  40b9f4:	sub	sp, sp, x12
  40b9f8:	stp	x29, x30, [sp]
  40b9fc:	mov	x29, sp
  40ba00:	str	x19, [sp, #16]
  40ba04:	str	x0, [sp, #40]
  40ba08:	str	x1, [sp, #32]
  40ba0c:	ldr	x0, [sp, #32]
  40ba10:	ldr	x0, [x0, #88]
  40ba14:	cmp	x0, #0x0
  40ba18:	b.gt	40ba48 <ferror@plt+0x8fa8>
  40ba1c:	adrp	x0, 411000 <ferror@plt+0xe560>
  40ba20:	add	x0, x0, #0x8e0
  40ba24:	bl	402a50 <gettext@plt>
  40ba28:	mov	x2, x0
  40ba2c:	ldr	x0, [sp, #32]
  40ba30:	ldr	x0, [x0]
  40ba34:	mov	x1, x0
  40ba38:	mov	x0, x2
  40ba3c:	bl	408b74 <ferror@plt+0x60d4>
  40ba40:	mov	w0, #0x1                   	// #1
  40ba44:	b	40c0a8 <ferror@plt+0x9608>
  40ba48:	ldr	x0, [sp, #32]
  40ba4c:	ldr	x0, [x0, #88]
  40ba50:	cmp	x0, #0x17
  40ba54:	b.gt	40ba84 <ferror@plt+0x8fe4>
  40ba58:	adrp	x0, 411000 <ferror@plt+0xe560>
  40ba5c:	add	x0, x0, #0x8f8
  40ba60:	bl	402a50 <gettext@plt>
  40ba64:	mov	x2, x0
  40ba68:	ldr	x0, [sp, #32]
  40ba6c:	ldr	x0, [x0]
  40ba70:	mov	x1, x0
  40ba74:	mov	x0, x2
  40ba78:	bl	408b74 <ferror@plt+0x60d4>
  40ba7c:	mov	w0, #0x1                   	// #1
  40ba80:	b	40c0a8 <ferror@plt+0x9608>
  40ba84:	stp	xzr, xzr, [sp, #64]
  40ba88:	stp	xzr, xzr, [sp, #80]
  40ba8c:	stp	xzr, xzr, [sp, #96]
  40ba90:	stp	xzr, xzr, [sp, #112]
  40ba94:	stp	xzr, xzr, [sp, #128]
  40ba98:	stp	xzr, xzr, [sp, #144]
  40ba9c:	stp	xzr, xzr, [sp, #160]
  40baa0:	stp	xzr, xzr, [sp, #176]
  40baa4:	str	xzr, [sp, #192]
  40baa8:	str	xzr, [sp, #8560]
  40baac:	str	xzr, [sp, #56]
  40bab0:	ldr	x0, [sp, #32]
  40bab4:	ldr	x0, [x0, #88]
  40bab8:	str	x0, [sp, #8552]
  40babc:	ldr	x0, [sp, #8552]
  40bac0:	cmp	x0, #0x17
  40bac4:	b.gt	40baf0 <ferror@plt+0x9050>
  40bac8:	ldr	x0, [sp, #32]
  40bacc:	ldr	x19, [x0]
  40bad0:	mov	w0, #0x9                   	// #9
  40bad4:	bl	408d00 <ferror@plt+0x6260>
  40bad8:	mov	x2, x0
  40badc:	mov	x1, x19
  40bae0:	adrp	x0, 411000 <ferror@plt+0xe560>
  40bae4:	add	x0, x0, #0x920
  40bae8:	bl	408b74 <ferror@plt+0x60d4>
  40baec:	b	40c084 <ferror@plt+0x95e4>
  40baf0:	ldr	x0, [sp, #8552]
  40baf4:	sub	x0, x0, #0xc
  40baf8:	str	x0, [sp, #8552]
  40bafc:	str	xzr, [sp, #8544]
  40bb00:	ldr	x0, [sp, #8552]
  40bb04:	cmp	x0, #0xb
  40bb08:	b.gt	40bb34 <ferror@plt+0x9094>
  40bb0c:	ldr	x0, [sp, #32]
  40bb10:	ldr	x19, [x0]
  40bb14:	mov	w0, #0x9                   	// #9
  40bb18:	bl	408d00 <ferror@plt+0x6260>
  40bb1c:	mov	x2, x0
  40bb20:	mov	x1, x19
  40bb24:	adrp	x0, 411000 <ferror@plt+0xe560>
  40bb28:	add	x0, x0, #0x920
  40bb2c:	bl	408b74 <ferror@plt+0x60d4>
  40bb30:	b	40c084 <ferror@plt+0x95e4>
  40bb34:	add	x0, sp, #0x138
  40bb38:	ldr	x3, [sp, #8552]
  40bb3c:	mov	x2, #0xc                   	// #12
  40bb40:	mov	x1, x0
  40bb44:	ldr	x0, [sp, #32]
  40bb48:	bl	406a40 <ferror@plt+0x3fa0>
  40bb4c:	and	w0, w0, #0xff
  40bb50:	cmp	w0, #0x0
  40bb54:	b.ne	40c068 <ferror@plt+0x95c8>  // b.any
  40bb58:	mov	w0, #0x2                   	// #2
  40bb5c:	str	w0, [sp, #8540]
  40bb60:	ldrsw	x0, [sp, #8540]
  40bb64:	lsl	x0, x0, #2
  40bb68:	add	x1, sp, #0x138
  40bb6c:	ldr	w0, [x1, x0]
  40bb70:	cmp	w0, #0x0
  40bb74:	b.ne	40bbc4 <ferror@plt+0x9124>  // b.any
  40bb78:	ldr	x0, [sp, #8544]
  40bb7c:	add	x0, x0, #0x4
  40bb80:	str	x0, [sp, #8544]
  40bb84:	ldr	x0, [sp, #8552]
  40bb88:	sub	x0, x0, #0x4
  40bb8c:	str	x0, [sp, #8552]
  40bb90:	ldr	w0, [sp, #8540]
  40bb94:	sub	w0, w0, #0x1
  40bb98:	str	w0, [sp, #8540]
  40bb9c:	ldr	w0, [sp, #8540]
  40bba0:	cmp	w0, #0x0
  40bba4:	b.lt	40bb00 <ferror@plt+0x9060>  // b.tstop
  40bba8:	ldrsw	x0, [sp, #8540]
  40bbac:	lsl	x0, x0, #2
  40bbb0:	add	x1, sp, #0x138
  40bbb4:	ldr	w0, [x1, x0]
  40bbb8:	cmp	w0, #0x0
  40bbbc:	b.eq	40bb78 <ferror@plt+0x90d8>  // b.none
  40bbc0:	b	40bb00 <ferror@plt+0x9060>
  40bbc4:	nop
  40bbc8:	add	x1, sp, #0x138
  40bbcc:	add	x0, sp, #0xc8
  40bbd0:	bl	402980 <lzma_stream_footer_decode@plt>
  40bbd4:	str	w0, [sp, #8572]
  40bbd8:	ldr	w0, [sp, #8572]
  40bbdc:	cmp	w0, #0x0
  40bbe0:	b.eq	40bc0c <ferror@plt+0x916c>  // b.none
  40bbe4:	ldr	x0, [sp, #32]
  40bbe8:	ldr	x19, [x0]
  40bbec:	ldr	w0, [sp, #8572]
  40bbf0:	bl	408d00 <ferror@plt+0x6260>
  40bbf4:	mov	x2, x0
  40bbf8:	mov	x1, x19
  40bbfc:	adrp	x0, 411000 <ferror@plt+0xe560>
  40bc00:	add	x0, x0, #0x920
  40bc04:	bl	408b74 <ferror@plt+0x60d4>
  40bc08:	b	40c084 <ferror@plt+0x95e4>
  40bc0c:	ldr	w0, [sp, #200]
  40bc10:	cmp	w0, #0x0
  40bc14:	b.eq	40bc40 <ferror@plt+0x91a0>  // b.none
  40bc18:	ldr	x0, [sp, #32]
  40bc1c:	ldr	x19, [x0]
  40bc20:	mov	w0, #0x8                   	// #8
  40bc24:	bl	408d00 <ferror@plt+0x6260>
  40bc28:	mov	x2, x0
  40bc2c:	mov	x1, x19
  40bc30:	adrp	x0, 411000 <ferror@plt+0xe560>
  40bc34:	add	x0, x0, #0x920
  40bc38:	bl	408b74 <ferror@plt+0x60d4>
  40bc3c:	b	40c084 <ferror@plt+0x95e4>
  40bc40:	ldr	x0, [sp, #208]
  40bc44:	str	x0, [sp, #8528]
  40bc48:	ldr	x0, [sp, #8528]
  40bc4c:	add	x1, x0, #0xc
  40bc50:	ldr	x0, [sp, #8552]
  40bc54:	cmp	x1, x0
  40bc58:	b.ls	40bc84 <ferror@plt+0x91e4>  // b.plast
  40bc5c:	ldr	x0, [sp, #32]
  40bc60:	ldr	x19, [x0]
  40bc64:	mov	w0, #0x9                   	// #9
  40bc68:	bl	408d00 <ferror@plt+0x6260>
  40bc6c:	mov	x2, x0
  40bc70:	mov	x1, x19
  40bc74:	adrp	x0, 411000 <ferror@plt+0xe560>
  40bc78:	add	x0, x0, #0x920
  40bc7c:	bl	408b74 <ferror@plt+0x60d4>
  40bc80:	b	40c084 <ferror@plt+0x95e4>
  40bc84:	ldr	x1, [sp, #8552]
  40bc88:	ldr	x0, [sp, #8528]
  40bc8c:	sub	x0, x1, x0
  40bc90:	str	x0, [sp, #8552]
  40bc94:	mov	w0, #0x3                   	// #3
  40bc98:	bl	406ef0 <ferror@plt+0x4450>
  40bc9c:	str	x0, [sp, #8520]
  40bca0:	str	xzr, [sp, #8512]
  40bca4:	ldr	x0, [sp, #8560]
  40bca8:	cmp	x0, #0x0
  40bcac:	b.eq	40bce0 <ferror@plt+0x9240>  // b.none
  40bcb0:	ldr	x0, [sp, #8560]
  40bcb4:	bl	402960 <lzma_index_memused@plt>
  40bcb8:	str	x0, [sp, #8512]
  40bcbc:	ldr	x1, [sp, #8512]
  40bcc0:	ldr	x0, [sp, #8520]
  40bcc4:	cmp	x1, x0
  40bcc8:	b.ls	40bcd0 <ferror@plt+0x9230>  // b.plast
  40bccc:	bl	408cd0 <ferror@plt+0x6230>
  40bcd0:	ldr	x1, [sp, #8520]
  40bcd4:	ldr	x0, [sp, #8512]
  40bcd8:	sub	x0, x1, x0
  40bcdc:	str	x0, [sp, #8520]
  40bce0:	add	x1, sp, #0x38
  40bce4:	add	x0, sp, #0x40
  40bce8:	ldr	x2, [sp, #8520]
  40bcec:	bl	402560 <lzma_index_decoder@plt>
  40bcf0:	str	w0, [sp, #8572]
  40bcf4:	ldr	w0, [sp, #8572]
  40bcf8:	cmp	w0, #0x0
  40bcfc:	b.eq	40bd28 <ferror@plt+0x9288>  // b.none
  40bd00:	ldr	x0, [sp, #32]
  40bd04:	ldr	x19, [x0]
  40bd08:	ldr	w0, [sp, #8572]
  40bd0c:	bl	408d00 <ferror@plt+0x6260>
  40bd10:	mov	x2, x0
  40bd14:	mov	x1, x19
  40bd18:	adrp	x0, 411000 <ferror@plt+0xe560>
  40bd1c:	add	x0, x0, #0x920
  40bd20:	bl	408b74 <ferror@plt+0x60d4>
  40bd24:	b	40c084 <ferror@plt+0x95e4>
  40bd28:	ldr	x2, [sp, #8528]
  40bd2c:	ldr	x1, [sp, #8528]
  40bd30:	mov	x0, #0x2000                	// #8192
  40bd34:	cmp	x2, #0x2, lsl #12
  40bd38:	csel	x0, x1, x0, ls  // ls = plast
  40bd3c:	str	x0, [sp, #72]
  40bd40:	ldr	x1, [sp, #72]
  40bd44:	add	x0, sp, #0x138
  40bd48:	ldr	x3, [sp, #8552]
  40bd4c:	mov	x2, x1
  40bd50:	mov	x1, x0
  40bd54:	ldr	x0, [sp, #32]
  40bd58:	bl	406a40 <ferror@plt+0x3fa0>
  40bd5c:	and	w0, w0, #0xff
  40bd60:	cmp	w0, #0x0
  40bd64:	b.ne	40c070 <ferror@plt+0x95d0>  // b.any
  40bd68:	ldr	x1, [sp, #72]
  40bd6c:	ldr	x0, [sp, #8552]
  40bd70:	add	x0, x1, x0
  40bd74:	str	x0, [sp, #8552]
  40bd78:	ldr	x0, [sp, #72]
  40bd7c:	ldr	x1, [sp, #8528]
  40bd80:	sub	x0, x1, x0
  40bd84:	str	x0, [sp, #8528]
  40bd88:	add	x0, sp, #0x138
  40bd8c:	str	x0, [sp, #64]
  40bd90:	add	x0, sp, #0x40
  40bd94:	mov	w1, #0x0                   	// #0
  40bd98:	bl	4024c0 <lzma_code@plt>
  40bd9c:	str	w0, [sp, #8572]
  40bda0:	ldr	w0, [sp, #8572]
  40bda4:	cmp	w0, #0x0
  40bda8:	b.eq	40bd28 <ferror@plt+0x9288>  // b.none
  40bdac:	ldr	w0, [sp, #8572]
  40bdb0:	cmp	w0, #0x1
  40bdb4:	b.ne	40bdd8 <ferror@plt+0x9338>  // b.any
  40bdb8:	ldr	x0, [sp, #8528]
  40bdbc:	cmp	x0, #0x0
  40bdc0:	b.ne	40bdd0 <ferror@plt+0x9330>  // b.any
  40bdc4:	ldr	x0, [sp, #72]
  40bdc8:	cmp	x0, #0x0
  40bdcc:	b.eq	40bdd8 <ferror@plt+0x9338>  // b.none
  40bdd0:	mov	w0, #0x9                   	// #9
  40bdd4:	str	w0, [sp, #8572]
  40bdd8:	ldr	w0, [sp, #8572]
  40bddc:	cmp	w0, #0x1
  40bde0:	b.eq	40be74 <ferror@plt+0x93d4>  // b.none
  40bde4:	ldr	w0, [sp, #8572]
  40bde8:	cmp	w0, #0xa
  40bdec:	b.ne	40bdf8 <ferror@plt+0x9358>  // b.any
  40bdf0:	mov	w0, #0x9                   	// #9
  40bdf4:	str	w0, [sp, #8572]
  40bdf8:	ldr	x0, [sp, #32]
  40bdfc:	ldr	x19, [x0]
  40be00:	ldr	w0, [sp, #8572]
  40be04:	bl	408d00 <ferror@plt+0x6260>
  40be08:	mov	x2, x0
  40be0c:	mov	x1, x19
  40be10:	adrp	x0, 411000 <ferror@plt+0xe560>
  40be14:	add	x0, x0, #0x920
  40be18:	bl	408b74 <ferror@plt+0x60d4>
  40be1c:	ldr	w0, [sp, #8572]
  40be20:	cmp	w0, #0x6
  40be24:	b.ne	40c078 <ferror@plt+0x95d8>  // b.any
  40be28:	add	x0, sp, #0x40
  40be2c:	bl	4025f0 <lzma_memusage@plt>
  40be30:	str	x0, [sp, #8504]
  40be34:	ldr	x0, [sp, #8504]
  40be38:	mvn	x0, x0
  40be3c:	ldr	x1, [sp, #8512]
  40be40:	cmp	x1, x0
  40be44:	b.ls	40be54 <ferror@plt+0x93b4>  // b.plast
  40be48:	mov	x0, #0xffffffffffffffff    	// #-1
  40be4c:	str	x0, [sp, #8504]
  40be50:	b	40be64 <ferror@plt+0x93c4>
  40be54:	ldr	x1, [sp, #8504]
  40be58:	ldr	x0, [sp, #8512]
  40be5c:	add	x0, x1, x0
  40be60:	str	x0, [sp, #8504]
  40be64:	ldr	x1, [sp, #8504]
  40be68:	mov	w0, #0x1                   	// #1
  40be6c:	bl	408e90 <ferror@plt+0x63f0>
  40be70:	b	40c078 <ferror@plt+0x95d8>
  40be74:	ldr	x1, [sp, #8552]
  40be78:	ldr	x0, [sp, #208]
  40be7c:	sub	x0, x1, x0
  40be80:	sub	x0, x0, #0xc
  40be84:	str	x0, [sp, #8552]
  40be88:	ldr	x0, [sp, #56]
  40be8c:	bl	4023e0 <lzma_index_total_size@plt>
  40be90:	mov	x1, x0
  40be94:	ldr	x0, [sp, #8552]
  40be98:	cmp	x1, x0
  40be9c:	b.ls	40bec8 <ferror@plt+0x9428>  // b.plast
  40bea0:	ldr	x0, [sp, #32]
  40bea4:	ldr	x19, [x0]
  40bea8:	mov	w0, #0x9                   	// #9
  40beac:	bl	408d00 <ferror@plt+0x6260>
  40beb0:	mov	x2, x0
  40beb4:	mov	x1, x19
  40beb8:	adrp	x0, 411000 <ferror@plt+0xe560>
  40bebc:	add	x0, x0, #0x920
  40bec0:	bl	408b74 <ferror@plt+0x60d4>
  40bec4:	b	40c084 <ferror@plt+0x95e4>
  40bec8:	ldr	x19, [sp, #8552]
  40becc:	ldr	x0, [sp, #56]
  40bed0:	bl	4023e0 <lzma_index_total_size@plt>
  40bed4:	sub	x0, x19, x0
  40bed8:	str	x0, [sp, #8552]
  40bedc:	add	x0, sp, #0x138
  40bee0:	ldr	x3, [sp, #8552]
  40bee4:	mov	x2, #0xc                   	// #12
  40bee8:	mov	x1, x0
  40beec:	ldr	x0, [sp, #32]
  40bef0:	bl	406a40 <ferror@plt+0x3fa0>
  40bef4:	and	w0, w0, #0xff
  40bef8:	cmp	w0, #0x0
  40befc:	b.ne	40c080 <ferror@plt+0x95e0>  // b.any
  40bf00:	add	x1, sp, #0x138
  40bf04:	add	x0, sp, #0x100
  40bf08:	bl	4025c0 <lzma_stream_header_decode@plt>
  40bf0c:	str	w0, [sp, #8572]
  40bf10:	ldr	w0, [sp, #8572]
  40bf14:	cmp	w0, #0x0
  40bf18:	b.eq	40bf44 <ferror@plt+0x94a4>  // b.none
  40bf1c:	ldr	x0, [sp, #32]
  40bf20:	ldr	x19, [x0]
  40bf24:	ldr	w0, [sp, #8572]
  40bf28:	bl	408d00 <ferror@plt+0x6260>
  40bf2c:	mov	x2, x0
  40bf30:	mov	x1, x19
  40bf34:	adrp	x0, 411000 <ferror@plt+0xe560>
  40bf38:	add	x0, x0, #0x920
  40bf3c:	bl	408b74 <ferror@plt+0x60d4>
  40bf40:	b	40c084 <ferror@plt+0x95e4>
  40bf44:	add	x1, sp, #0xc8
  40bf48:	add	x0, sp, #0x100
  40bf4c:	bl	402410 <lzma_stream_flags_compare@plt>
  40bf50:	str	w0, [sp, #8572]
  40bf54:	ldr	w0, [sp, #8572]
  40bf58:	cmp	w0, #0x0
  40bf5c:	b.eq	40bf88 <ferror@plt+0x94e8>  // b.none
  40bf60:	ldr	x0, [sp, #32]
  40bf64:	ldr	x19, [x0]
  40bf68:	ldr	w0, [sp, #8572]
  40bf6c:	bl	408d00 <ferror@plt+0x6260>
  40bf70:	mov	x2, x0
  40bf74:	mov	x1, x19
  40bf78:	adrp	x0, 411000 <ferror@plt+0xe560>
  40bf7c:	add	x0, x0, #0x920
  40bf80:	bl	408b74 <ferror@plt+0x60d4>
  40bf84:	b	40c084 <ferror@plt+0x95e4>
  40bf88:	ldr	x0, [sp, #56]
  40bf8c:	add	x1, sp, #0xc8
  40bf90:	bl	4024e0 <lzma_index_stream_flags@plt>
  40bf94:	str	w0, [sp, #8572]
  40bf98:	ldr	w0, [sp, #8572]
  40bf9c:	cmp	w0, #0x0
  40bfa0:	b.eq	40bfa8 <ferror@plt+0x9508>  // b.none
  40bfa4:	bl	408cd0 <ferror@plt+0x6230>
  40bfa8:	ldr	x0, [sp, #56]
  40bfac:	ldr	x1, [sp, #8544]
  40bfb0:	bl	402440 <lzma_index_stream_padding@plt>
  40bfb4:	str	w0, [sp, #8572]
  40bfb8:	ldr	w0, [sp, #8572]
  40bfbc:	cmp	w0, #0x0
  40bfc0:	b.eq	40bfc8 <ferror@plt+0x9528>  // b.none
  40bfc4:	bl	408cd0 <ferror@plt+0x6230>
  40bfc8:	ldr	x0, [sp, #8560]
  40bfcc:	cmp	x0, #0x0
  40bfd0:	b.eq	40c01c <ferror@plt+0x957c>  // b.none
  40bfd4:	ldr	x0, [sp, #56]
  40bfd8:	mov	x2, #0x0                   	// #0
  40bfdc:	ldr	x1, [sp, #8560]
  40bfe0:	bl	4024f0 <lzma_index_cat@plt>
  40bfe4:	str	w0, [sp, #8572]
  40bfe8:	ldr	w0, [sp, #8572]
  40bfec:	cmp	w0, #0x0
  40bff0:	b.eq	40c01c <ferror@plt+0x957c>  // b.none
  40bff4:	ldr	x0, [sp, #32]
  40bff8:	ldr	x19, [x0]
  40bffc:	ldr	w0, [sp, #8572]
  40c000:	bl	408d00 <ferror@plt+0x6260>
  40c004:	mov	x2, x0
  40c008:	mov	x1, x19
  40c00c:	adrp	x0, 411000 <ferror@plt+0xe560>
  40c010:	add	x0, x0, #0x920
  40c014:	bl	408b74 <ferror@plt+0x60d4>
  40c018:	b	40c084 <ferror@plt+0x95e4>
  40c01c:	ldr	x0, [sp, #56]
  40c020:	str	x0, [sp, #8560]
  40c024:	str	xzr, [sp, #56]
  40c028:	ldr	x0, [sp, #40]
  40c02c:	ldr	x1, [x0, #8]
  40c030:	ldr	x0, [sp, #8544]
  40c034:	add	x1, x1, x0
  40c038:	ldr	x0, [sp, #40]
  40c03c:	str	x1, [x0, #8]
  40c040:	ldr	x0, [sp, #8552]
  40c044:	cmp	x0, #0x0
  40c048:	b.gt	40babc <ferror@plt+0x901c>
  40c04c:	add	x0, sp, #0x40
  40c050:	bl	402830 <lzma_end@plt>
  40c054:	ldr	x0, [sp, #40]
  40c058:	ldr	x1, [sp, #8560]
  40c05c:	str	x1, [x0]
  40c060:	mov	w0, #0x0                   	// #0
  40c064:	b	40c0a8 <ferror@plt+0x9608>
  40c068:	nop
  40c06c:	b	40c084 <ferror@plt+0x95e4>
  40c070:	nop
  40c074:	b	40c084 <ferror@plt+0x95e4>
  40c078:	nop
  40c07c:	b	40c084 <ferror@plt+0x95e4>
  40c080:	nop
  40c084:	add	x0, sp, #0x40
  40c088:	bl	402830 <lzma_end@plt>
  40c08c:	mov	x1, #0x0                   	// #0
  40c090:	ldr	x0, [sp, #8560]
  40c094:	bl	4027a0 <lzma_index_end@plt>
  40c098:	ldr	x0, [sp, #56]
  40c09c:	mov	x1, #0x0                   	// #0
  40c0a0:	bl	4027a0 <lzma_index_end@plt>
  40c0a4:	mov	w0, #0x1                   	// #1
  40c0a8:	ldr	x19, [sp, #16]
  40c0ac:	ldp	x29, x30, [sp]
  40c0b0:	mov	x12, #0x2180                	// #8576
  40c0b4:	add	sp, sp, x12
  40c0b8:	ret
  40c0bc:	mov	x12, #0x2180                	// #8576
  40c0c0:	sub	sp, sp, x12
  40c0c4:	stp	x29, x30, [sp]
  40c0c8:	mov	x29, sp
  40c0cc:	str	x19, [sp, #16]
  40c0d0:	str	x0, [sp, #56]
  40c0d4:	str	x1, [sp, #48]
  40c0d8:	str	x2, [sp, #40]
  40c0dc:	str	x3, [sp, #32]
  40c0e0:	ldr	x0, [sp, #48]
  40c0e4:	ldr	x19, [x0, #184]
  40c0e8:	ldr	x0, [sp, #48]
  40c0ec:	ldr	x0, [x0]
  40c0f0:	ldr	w0, [x0, #16]
  40c0f4:	bl	4026c0 <lzma_check_size@plt>
  40c0f8:	mov	w0, w0
  40c0fc:	sub	x0, x19, x0
  40c100:	mov	x1, #0x400                 	// #1024
  40c104:	cmp	x0, #0x400
  40c108:	csel	x0, x0, x1, ls  // ls = plast
  40c10c:	str	w0, [sp, #8548]
  40c110:	ldr	w1, [sp, #8548]
  40c114:	ldr	x0, [sp, #48]
  40c118:	ldr	x0, [x0, #128]
  40c11c:	mov	x2, x0
  40c120:	add	x0, sp, #0x160
  40c124:	mov	x3, x2
  40c128:	mov	x2, x1
  40c12c:	mov	x1, x0
  40c130:	ldr	x0, [sp, #56]
  40c134:	bl	406a40 <ferror@plt+0x3fa0>
  40c138:	and	w0, w0, #0xff
  40c13c:	cmp	w0, #0x0
  40c140:	b.eq	40c14c <ferror@plt+0x96ac>  // b.none
  40c144:	mov	w0, #0x1                   	// #1
  40c148:	b	40c488 <ferror@plt+0x99e8>
  40c14c:	ldrb	w0, [sp, #352]
  40c150:	cmp	w0, #0x0
  40c154:	b.eq	40c44c <ferror@plt+0x99ac>  // b.none
  40c158:	str	wzr, [sp, #64]
  40c15c:	ldr	x0, [sp, #48]
  40c160:	ldr	x0, [x0]
  40c164:	ldr	w0, [x0, #16]
  40c168:	str	w0, [sp, #72]
  40c16c:	add	x0, sp, #0x110
  40c170:	str	x0, [sp, #96]
  40c174:	ldrb	w0, [sp, #352]
  40c178:	add	w0, w0, #0x1
  40c17c:	lsl	w0, w0, #2
  40c180:	str	w0, [sp, #68]
  40c184:	ldr	w0, [sp, #68]
  40c188:	ldr	w1, [sp, #8548]
  40c18c:	cmp	w1, w0
  40c190:	b.cc	40c454 <ferror@plt+0x99b4>  // b.lo, b.ul, b.last
  40c194:	add	x1, sp, #0x160
  40c198:	add	x0, sp, #0x40
  40c19c:	mov	x2, x1
  40c1a0:	mov	x1, #0x0                   	// #0
  40c1a4:	bl	4027e0 <lzma_block_header_decode@plt>
  40c1a8:	cmp	w0, #0x9
  40c1ac:	b.eq	40c45c <ferror@plt+0x99bc>  // b.none
  40c1b0:	cmp	w0, #0x9
  40c1b4:	b.hi	40c1f4 <ferror@plt+0x9754>  // b.pmore
  40c1b8:	cmp	w0, #0x0
  40c1bc:	b.eq	40c1f8 <ferror@plt+0x9758>  // b.none
  40c1c0:	cmp	w0, #0x8
  40c1c4:	b.ne	40c1f4 <ferror@plt+0x9754>  // b.any
  40c1c8:	ldr	x0, [sp, #56]
  40c1cc:	ldr	x19, [x0]
  40c1d0:	mov	w0, #0x8                   	// #8
  40c1d4:	bl	408d00 <ferror@plt+0x6260>
  40c1d8:	mov	x2, x0
  40c1dc:	mov	x1, x19
  40c1e0:	adrp	x0, 411000 <ferror@plt+0xe560>
  40c1e4:	add	x0, x0, #0x920
  40c1e8:	bl	408b74 <ferror@plt+0x60d4>
  40c1ec:	mov	w0, #0x1                   	// #1
  40c1f0:	b	40c488 <ferror@plt+0x99e8>
  40c1f4:	bl	408cd0 <ferror@plt+0x6230>
  40c1f8:	nop
  40c1fc:	ldr	x0, [sp, #80]
  40c200:	cmn	x0, #0x1
  40c204:	b.eq	40c210 <ferror@plt+0x9770>  // b.none
  40c208:	mov	w0, #0x63                  	// #99
  40c20c:	b	40c214 <ferror@plt+0x9774>
  40c210:	mov	w0, #0x2d                  	// #45
  40c214:	ldr	x1, [sp, #40]
  40c218:	strb	w0, [x1, #4]
  40c21c:	ldr	x0, [sp, #88]
  40c220:	cmn	x0, #0x1
  40c224:	b.eq	40c230 <ferror@plt+0x9790>  // b.none
  40c228:	mov	w0, #0x75                  	// #117
  40c22c:	b	40c234 <ferror@plt+0x9794>
  40c230:	mov	w0, #0x2d                  	// #45
  40c234:	ldr	x1, [sp, #40]
  40c238:	strb	w0, [x1, #5]
  40c23c:	ldr	x0, [sp, #40]
  40c240:	strb	wzr, [x0, #6]
  40c244:	ldr	x0, [sp, #32]
  40c248:	ldrb	w0, [x0, #24]
  40c24c:	mov	w1, w0
  40c250:	ldr	x0, [sp, #80]
  40c254:	cmn	x0, #0x1
  40c258:	b.eq	40c270 <ferror@plt+0x97d0>  // b.none
  40c25c:	ldr	x0, [sp, #88]
  40c260:	cmn	x0, #0x1
  40c264:	b.eq	40c270 <ferror@plt+0x97d0>  // b.none
  40c268:	mov	w0, #0x1                   	// #1
  40c26c:	b	40c274 <ferror@plt+0x97d4>
  40c270:	mov	w0, #0x0                   	// #0
  40c274:	and	w0, w0, w1
  40c278:	cmp	w0, #0x0
  40c27c:	cset	w0, ne  // ne = any
  40c280:	and	w1, w0, #0xff
  40c284:	ldr	x0, [sp, #32]
  40c288:	strb	w1, [x0, #24]
  40c28c:	ldr	x0, [sp, #48]
  40c290:	ldr	x1, [x0, #176]
  40c294:	add	x0, sp, #0x40
  40c298:	bl	402510 <lzma_block_compressed_size@plt>
  40c29c:	cmp	w0, #0x0
  40c2a0:	b.eq	40c2b0 <ferror@plt+0x9810>  // b.none
  40c2a4:	cmp	w0, #0x9
  40c2a8:	b.eq	40c2d0 <ferror@plt+0x9830>  // b.none
  40c2ac:	b	40c314 <ferror@plt+0x9874>
  40c2b0:	ldr	x0, [sp, #88]
  40c2b4:	cmn	x0, #0x1
  40c2b8:	b.eq	40c318 <ferror@plt+0x9878>  // b.none
  40c2bc:	ldr	x1, [sp, #88]
  40c2c0:	ldr	x0, [sp, #48]
  40c2c4:	ldr	x0, [x0, #168]
  40c2c8:	cmp	x1, x0
  40c2cc:	b.eq	40c318 <ferror@plt+0x9878>  // b.none
  40c2d0:	str	xzr, [sp, #8568]
  40c2d4:	b	40c2f8 <ferror@plt+0x9858>
  40c2d8:	ldr	x0, [sp, #8568]
  40c2dc:	lsl	x0, x0, #4
  40c2e0:	add	x1, sp, #0x118
  40c2e4:	ldr	x0, [x1, x0]
  40c2e8:	bl	402860 <free@plt>
  40c2ec:	ldr	x0, [sp, #8568]
  40c2f0:	add	x0, x0, #0x1
  40c2f4:	str	x0, [sp, #8568]
  40c2f8:	ldr	x0, [sp, #8568]
  40c2fc:	lsl	x0, x0, #4
  40c300:	add	x1, sp, #0x110
  40c304:	ldr	x0, [x1, x0]
  40c308:	cmn	x0, #0x1
  40c30c:	b.ne	40c2d8 <ferror@plt+0x9838>  // b.any
  40c310:	b	40c460 <ferror@plt+0x99c0>
  40c314:	bl	408cd0 <ferror@plt+0x6230>
  40c318:	nop
  40c31c:	ldr	w1, [sp, #68]
  40c320:	ldr	x0, [sp, #40]
  40c324:	str	w1, [x0]
  40c328:	ldr	x1, [sp, #80]
  40c32c:	ldr	x0, [sp, #40]
  40c330:	str	x1, [x0, #8]
  40c334:	add	x0, sp, #0x110
  40c338:	bl	4026d0 <lzma_raw_decoder_memusage@plt>
  40c33c:	mov	x1, x0
  40c340:	ldr	x0, [sp, #40]
  40c344:	str	x1, [x0, #16]
  40c348:	ldr	x0, [sp, #32]
  40c34c:	ldr	x1, [x0, #16]
  40c350:	ldr	x0, [sp, #40]
  40c354:	ldr	x0, [x0, #16]
  40c358:	cmp	x1, x0
  40c35c:	b.cs	40c370 <ferror@plt+0x98d0>  // b.hs, b.nlast
  40c360:	ldr	x0, [sp, #40]
  40c364:	ldr	x1, [x0, #16]
  40c368:	ldr	x0, [sp, #32]
  40c36c:	str	x1, [x0, #16]
  40c370:	str	xzr, [sp, #8560]
  40c374:	b	40c384 <ferror@plt+0x98e4>
  40c378:	ldr	x0, [sp, #8560]
  40c37c:	add	x0, x0, #0x1
  40c380:	str	x0, [sp, #8560]
  40c384:	ldr	x0, [sp, #8560]
  40c388:	add	x0, x0, #0x1
  40c38c:	lsl	x0, x0, #4
  40c390:	add	x1, sp, #0x110
  40c394:	ldr	x0, [x1, x0]
  40c398:	cmn	x0, #0x1
  40c39c:	b.ne	40c378 <ferror@plt+0x98d8>  // b.any
  40c3a0:	ldr	x0, [sp, #8560]
  40c3a4:	lsl	x0, x0, #4
  40c3a8:	add	x1, sp, #0x110
  40c3ac:	ldr	x0, [x1, x0]
  40c3b0:	cmp	x0, #0x21
  40c3b4:	b.ne	40c3f0 <ferror@plt+0x9950>  // b.any
  40c3b8:	ldr	x0, [sp, #48]
  40c3bc:	ldr	x0, [x0, #168]
  40c3c0:	cmp	x0, #0x0
  40c3c4:	b.ne	40c3f0 <ferror@plt+0x9950>  // b.any
  40c3c8:	ldr	x0, [sp, #32]
  40c3cc:	ldr	w1, [x0, #28]
  40c3d0:	mov	w0, #0xf095                	// #61589
  40c3d4:	movk	w0, #0x2fa, lsl #16
  40c3d8:	cmp	w1, w0
  40c3dc:	b.hi	40c3f0 <ferror@plt+0x9950>  // b.pmore
  40c3e0:	ldr	x0, [sp, #32]
  40c3e4:	mov	w1, #0xf096                	// #61590
  40c3e8:	movk	w1, #0x2fa, lsl #16
  40c3ec:	str	w1, [x0, #28]
  40c3f0:	ldr	x0, [sp, #40]
  40c3f4:	add	x0, x0, #0x18
  40c3f8:	add	x1, sp, #0x110
  40c3fc:	mov	w2, #0x0                   	// #0
  40c400:	bl	409074 <ferror@plt+0x65d4>
  40c404:	str	xzr, [sp, #8552]
  40c408:	b	40c42c <ferror@plt+0x998c>
  40c40c:	ldr	x0, [sp, #8552]
  40c410:	lsl	x0, x0, #4
  40c414:	add	x1, sp, #0x118
  40c418:	ldr	x0, [x1, x0]
  40c41c:	bl	402860 <free@plt>
  40c420:	ldr	x0, [sp, #8552]
  40c424:	add	x0, x0, #0x1
  40c428:	str	x0, [sp, #8552]
  40c42c:	ldr	x0, [sp, #8552]
  40c430:	lsl	x0, x0, #4
  40c434:	add	x1, sp, #0x110
  40c438:	ldr	x0, [x1, x0]
  40c43c:	cmn	x0, #0x1
  40c440:	b.ne	40c40c <ferror@plt+0x996c>  // b.any
  40c444:	mov	w0, #0x0                   	// #0
  40c448:	b	40c488 <ferror@plt+0x99e8>
  40c44c:	nop
  40c450:	b	40c460 <ferror@plt+0x99c0>
  40c454:	nop
  40c458:	b	40c460 <ferror@plt+0x99c0>
  40c45c:	nop
  40c460:	ldr	x0, [sp, #56]
  40c464:	ldr	x19, [x0]
  40c468:	mov	w0, #0x9                   	// #9
  40c46c:	bl	408d00 <ferror@plt+0x6260>
  40c470:	mov	x2, x0
  40c474:	mov	x1, x19
  40c478:	adrp	x0, 411000 <ferror@plt+0xe560>
  40c47c:	add	x0, x0, #0x920
  40c480:	bl	408b74 <ferror@plt+0x60d4>
  40c484:	mov	w0, #0x1                   	// #1
  40c488:	ldr	x19, [sp, #16]
  40c48c:	ldp	x29, x30, [sp]
  40c490:	mov	x12, #0x2180                	// #8576
  40c494:	add	sp, sp, x12
  40c498:	ret
  40c49c:	mov	x12, #0x2040                	// #8256
  40c4a0:	sub	sp, sp, x12
  40c4a4:	stp	x29, x30, [sp]
  40c4a8:	mov	x29, sp
  40c4ac:	str	x0, [sp, #24]
  40c4b0:	str	x1, [sp, #16]
  40c4b4:	ldr	x0, [sp, #16]
  40c4b8:	ldr	x0, [x0]
  40c4bc:	ldr	w0, [x0, #16]
  40c4c0:	cmp	w0, #0x0
  40c4c4:	b.ne	40c4e8 <ferror@plt+0x9a48>  // b.any
  40c4c8:	adrp	x0, 411000 <ferror@plt+0xe560>
  40c4cc:	add	x2, x0, #0x928
  40c4d0:	mov	x1, #0x81                  	// #129
  40c4d4:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  40c4d8:	add	x0, x0, #0xb50
  40c4dc:	bl	402580 <snprintf@plt>
  40c4e0:	mov	w0, #0x0                   	// #0
  40c4e4:	b	40c60c <ferror@plt+0x9b6c>
  40c4e8:	ldr	x0, [sp, #16]
  40c4ec:	ldr	x0, [x0]
  40c4f0:	ldr	w0, [x0, #16]
  40c4f4:	bl	4026c0 <lzma_check_size@plt>
  40c4f8:	str	w0, [sp, #8244]
  40c4fc:	ldr	x0, [sp, #16]
  40c500:	ldr	x1, [x0, #128]
  40c504:	ldr	x0, [sp, #16]
  40c508:	ldr	x0, [x0, #184]
  40c50c:	add	x1, x1, x0
  40c510:	ldr	w0, [sp, #8244]
  40c514:	sub	x0, x1, x0
  40c518:	str	x0, [sp, #8232]
  40c51c:	ldr	w1, [sp, #8244]
  40c520:	add	x0, sp, #0x28
  40c524:	ldr	x3, [sp, #8232]
  40c528:	mov	x2, x1
  40c52c:	mov	x1, x0
  40c530:	ldr	x0, [sp, #24]
  40c534:	bl	406a40 <ferror@plt+0x3fa0>
  40c538:	and	w0, w0, #0xff
  40c53c:	cmp	w0, #0x0
  40c540:	b.eq	40c54c <ferror@plt+0x9aac>  // b.none
  40c544:	mov	w0, #0x1                   	// #1
  40c548:	b	40c60c <ferror@plt+0x9b6c>
  40c54c:	ldr	w0, [sp, #8244]
  40c550:	cmp	w0, #0x4
  40c554:	b.ne	40c57c <ferror@plt+0x9adc>  // b.any
  40c558:	ldr	w0, [sp, #40]
  40c55c:	mov	w3, w0
  40c560:	adrp	x0, 411000 <ferror@plt+0xe560>
  40c564:	add	x2, x0, #0x930
  40c568:	mov	x1, #0x81                  	// #129
  40c56c:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  40c570:	add	x0, x0, #0xb50
  40c574:	bl	402580 <snprintf@plt>
  40c578:	b	40c608 <ferror@plt+0x9b68>
  40c57c:	ldr	w0, [sp, #8244]
  40c580:	cmp	w0, #0x8
  40c584:	b.ne	40c5ac <ferror@plt+0x9b0c>  // b.any
  40c588:	ldr	x0, [sp, #40]
  40c58c:	mov	x3, x0
  40c590:	adrp	x0, 411000 <ferror@plt+0xe560>
  40c594:	add	x2, x0, #0x938
  40c598:	mov	x1, #0x81                  	// #129
  40c59c:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  40c5a0:	add	x0, x0, #0xb50
  40c5a4:	bl	402580 <snprintf@plt>
  40c5a8:	b	40c608 <ferror@plt+0x9b68>
  40c5ac:	str	xzr, [sp, #8248]
  40c5b0:	b	40c5f8 <ferror@plt+0x9b58>
  40c5b4:	ldr	x0, [sp, #8248]
  40c5b8:	lsl	x1, x0, #1
  40c5bc:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  40c5c0:	add	x0, x0, #0xb50
  40c5c4:	add	x4, x1, x0
  40c5c8:	ldr	x0, [sp, #8248]
  40c5cc:	add	x1, sp, #0x28
  40c5d0:	ldrb	w0, [x1, x0]
  40c5d4:	mov	w3, w0
  40c5d8:	adrp	x0, 411000 <ferror@plt+0xe560>
  40c5dc:	add	x2, x0, #0x940
  40c5e0:	mov	x1, #0x3                   	// #3
  40c5e4:	mov	x0, x4
  40c5e8:	bl	402580 <snprintf@plt>
  40c5ec:	ldr	x0, [sp, #8248]
  40c5f0:	add	x0, x0, #0x1
  40c5f4:	str	x0, [sp, #8248]
  40c5f8:	ldr	w0, [sp, #8244]
  40c5fc:	ldr	x1, [sp, #8248]
  40c600:	cmp	x1, x0
  40c604:	b.cc	40c5b4 <ferror@plt+0x9b14>  // b.lo, b.ul, b.last
  40c608:	mov	w0, #0x0                   	// #0
  40c60c:	ldp	x29, x30, [sp]
  40c610:	mov	x12, #0x2040                	// #8256
  40c614:	add	sp, sp, x12
  40c618:	ret
  40c61c:	stp	x29, x30, [sp, #-48]!
  40c620:	mov	x29, sp
  40c624:	str	x0, [sp, #40]
  40c628:	str	x1, [sp, #32]
  40c62c:	str	x2, [sp, #24]
  40c630:	str	x3, [sp, #16]
  40c634:	ldr	x3, [sp, #16]
  40c638:	ldr	x2, [sp, #24]
  40c63c:	ldr	x1, [sp, #32]
  40c640:	ldr	x0, [sp, #40]
  40c644:	bl	40c0bc <ferror@plt+0x961c>
  40c648:	and	w0, w0, #0xff
  40c64c:	cmp	w0, #0x0
  40c650:	b.eq	40c65c <ferror@plt+0x9bbc>  // b.none
  40c654:	mov	w0, #0x1                   	// #1
  40c658:	b	40c680 <ferror@plt+0x9be0>
  40c65c:	ldr	x1, [sp, #32]
  40c660:	ldr	x0, [sp, #40]
  40c664:	bl	40c49c <ferror@plt+0x99fc>
  40c668:	and	w0, w0, #0xff
  40c66c:	cmp	w0, #0x0
  40c670:	b.eq	40c67c <ferror@plt+0x9bdc>  // b.none
  40c674:	mov	w0, #0x1                   	// #1
  40c678:	b	40c680 <ferror@plt+0x9be0>
  40c67c:	mov	w0, #0x0                   	// #0
  40c680:	ldp	x29, x30, [sp], #48
  40c684:	ret
  40c688:	stp	x29, x30, [sp, #-48]!
  40c68c:	mov	x29, sp
  40c690:	str	x0, [sp, #24]
  40c694:	str	x1, [sp, #16]
  40c698:	ldr	x0, [sp, #16]
  40c69c:	cmp	x0, #0x0
  40c6a0:	b.ne	40c6b0 <ferror@plt+0x9c10>  // b.any
  40c6a4:	adrp	x0, 411000 <ferror@plt+0xe560>
  40c6a8:	add	x0, x0, #0x928
  40c6ac:	b	40c70c <ferror@plt+0x9c6c>
  40c6b0:	ldr	d0, [sp, #24]
  40c6b4:	ucvtf	d1, d0
  40c6b8:	ldr	d0, [sp, #16]
  40c6bc:	ucvtf	d0, d0
  40c6c0:	fdiv	d0, d1, d0
  40c6c4:	str	d0, [sp, #40]
  40c6c8:	ldr	d0, [sp, #40]
  40c6cc:	adrp	x0, 411000 <ferror@plt+0xe560>
  40c6d0:	ldr	d1, [x0, #3784]
  40c6d4:	fcmpe	d0, d1
  40c6d8:	b.le	40c6e8 <ferror@plt+0x9c48>
  40c6dc:	adrp	x0, 411000 <ferror@plt+0xe560>
  40c6e0:	add	x0, x0, #0x928
  40c6e4:	b	40c70c <ferror@plt+0x9c6c>
  40c6e8:	ldr	d0, [sp, #40]
  40c6ec:	adrp	x0, 411000 <ferror@plt+0xe560>
  40c6f0:	add	x2, x0, #0x948
  40c6f4:	mov	x1, #0x10                  	// #16
  40c6f8:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  40c6fc:	add	x0, x0, #0xbf8
  40c700:	bl	402580 <snprintf@plt>
  40c704:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  40c708:	add	x0, x0, #0xbf8
  40c70c:	ldp	x29, x30, [sp], #48
  40c710:	ret
  40c714:	stp	x29, x30, [sp, #-96]!
  40c718:	mov	x29, sp
  40c71c:	str	x19, [sp, #16]
  40c720:	str	x0, [sp, #40]
  40c724:	str	w1, [sp, #36]
  40c728:	strb	w2, [sp, #35]
  40c72c:	ldr	w0, [sp, #36]
  40c730:	cmp	w0, #0x0
  40c734:	b.ne	40c740 <ferror@plt+0x9ca0>  // b.any
  40c738:	mov	w0, #0x1                   	// #1
  40c73c:	str	w0, [sp, #36]
  40c740:	ldr	x0, [sp, #40]
  40c744:	str	x0, [sp, #64]
  40c748:	mov	x0, #0x400                 	// #1024
  40c74c:	str	x0, [sp, #56]
  40c750:	ldrb	w0, [sp, #35]
  40c754:	cmp	w0, #0x0
  40c758:	b.eq	40c768 <ferror@plt+0x9cc8>  // b.none
  40c75c:	adrp	x0, 411000 <ferror@plt+0xe560>
  40c760:	add	x0, x0, #0x950
  40c764:	b	40c770 <ferror@plt+0x9cd0>
  40c768:	adrp	x0, 411000 <ferror@plt+0xe560>
  40c76c:	add	x0, x0, #0x958
  40c770:	str	x0, [sp, #72]
  40c774:	strb	wzr, [sp, #95]
  40c778:	str	xzr, [sp, #80]
  40c77c:	b	40c84c <ferror@plt+0x9dac>
  40c780:	ldr	x0, [sp, #80]
  40c784:	mov	w1, w0
  40c788:	mov	w0, #0x1                   	// #1
  40c78c:	lsl	w1, w0, w1
  40c790:	ldr	w0, [sp, #36]
  40c794:	and	w0, w1, w0
  40c798:	cmp	w0, #0x0
  40c79c:	b.eq	40c840 <ferror@plt+0x9da0>  // b.none
  40c7a0:	ldrb	w0, [sp, #95]
  40c7a4:	cmp	w0, #0x0
  40c7a8:	b.eq	40c7b4 <ferror@plt+0x9d14>  // b.none
  40c7ac:	ldr	x19, [sp, #72]
  40c7b0:	b	40c7bc <ferror@plt+0x9d1c>
  40c7b4:	adrp	x0, 411000 <ferror@plt+0xe560>
  40c7b8:	add	x19, x0, #0x8c0
  40c7bc:	adrp	x0, 424000 <ferror@plt+0x21560>
  40c7c0:	add	x0, x0, #0x4ac
  40c7c4:	ldrb	w0, [x0]
  40c7c8:	cmp	w0, #0x0
  40c7cc:	b.eq	40c7f4 <ferror@plt+0x9d54>  // b.none
  40c7d0:	ldr	x1, [sp, #80]
  40c7d4:	mov	x0, x1
  40c7d8:	lsl	x0, x0, #1
  40c7dc:	add	x0, x0, x1
  40c7e0:	lsl	x0, x0, #2
  40c7e4:	adrp	x1, 411000 <ferror@plt+0xe560>
  40c7e8:	add	x1, x1, #0x7f8
  40c7ec:	add	x0, x0, x1
  40c7f0:	b	40c818 <ferror@plt+0x9d78>
  40c7f4:	ldr	x1, [sp, #80]
  40c7f8:	mov	x0, x1
  40c7fc:	lsl	x0, x0, #1
  40c800:	add	x0, x0, x1
  40c804:	lsl	x0, x0, #2
  40c808:	adrp	x1, 411000 <ferror@plt+0xe560>
  40c80c:	add	x1, x1, #0x7f8
  40c810:	add	x0, x0, x1
  40c814:	bl	402a50 <gettext@plt>
  40c818:	add	x1, sp, #0x38
  40c81c:	add	x5, sp, #0x40
  40c820:	mov	x4, x0
  40c824:	mov	x3, x19
  40c828:	adrp	x0, 411000 <ferror@plt+0xe560>
  40c82c:	add	x2, x0, #0x960
  40c830:	mov	x0, x5
  40c834:	bl	40b318 <ferror@plt+0x8878>
  40c838:	mov	w0, #0x1                   	// #1
  40c83c:	strb	w0, [sp, #95]
  40c840:	ldr	x0, [sp, #80]
  40c844:	add	x0, x0, #0x1
  40c848:	str	x0, [sp, #80]
  40c84c:	ldr	x0, [sp, #80]
  40c850:	cmp	x0, #0xf
  40c854:	b.ls	40c780 <ferror@plt+0x9ce0>  // b.plast
  40c858:	nop
  40c85c:	ldr	x19, [sp, #16]
  40c860:	ldp	x29, x30, [sp], #96
  40c864:	ret
  40c868:	sub	sp, sp, #0x4e0
  40c86c:	stp	x29, x30, [sp, #48]
  40c870:	add	x29, sp, #0x30
  40c874:	stp	x19, x20, [sp, #64]
  40c878:	stp	x21, x22, [sp, #80]
  40c87c:	stp	x23, x24, [sp, #96]
  40c880:	stp	x25, x26, [sp, #112]
  40c884:	stp	x27, x28, [sp, #128]
  40c888:	str	x0, [sp, #152]
  40c88c:	str	x1, [sp, #144]
  40c890:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  40c894:	add	x0, x0, #0xc08
  40c898:	ldrb	w0, [x0]
  40c89c:	eor	w0, w0, #0x1
  40c8a0:	and	w0, w0, #0xff
  40c8a4:	cmp	w0, #0x0
  40c8a8:	b.eq	40c8cc <ferror@plt+0x9e2c>  // b.none
  40c8ac:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  40c8b0:	add	x0, x0, #0xc08
  40c8b4:	mov	w1, #0x1                   	// #1
  40c8b8:	strb	w1, [x0]
  40c8bc:	adrp	x0, 411000 <ferror@plt+0xe560>
  40c8c0:	add	x0, x0, #0x968
  40c8c4:	bl	402a50 <gettext@plt>
  40c8c8:	bl	4027c0 <puts@plt>
  40c8cc:	ldr	x0, [sp, #152]
  40c8d0:	ldr	x0, [x0]
  40c8d4:	bl	402900 <lzma_index_checks@plt>
  40c8d8:	mov	w1, w0
  40c8dc:	add	x0, sp, #0xe0
  40c8e0:	mov	w2, #0x0                   	// #0
  40c8e4:	bl	40c714 <ferror@plt+0x9c74>
  40c8e8:	ldr	x0, [sp, #152]
  40c8ec:	ldr	x0, [x0]
  40c8f0:	bl	402470 <lzma_index_stream_count@plt>
  40c8f4:	mov	w1, #0x0                   	// #0
  40c8f8:	bl	40b040 <ferror@plt+0x85a0>
  40c8fc:	str	x0, [sp, #168]
  40c900:	ldr	x0, [sp, #152]
  40c904:	ldr	x0, [x0]
  40c908:	bl	402a60 <lzma_index_block_count@plt>
  40c90c:	mov	w1, #0x1                   	// #1
  40c910:	bl	40b040 <ferror@plt+0x85a0>
  40c914:	str	x0, [sp, #176]
  40c918:	ldr	x0, [sp, #152]
  40c91c:	ldr	x0, [x0]
  40c920:	bl	4025b0 <lzma_index_file_size@plt>
  40c924:	mov	w4, #0x2                   	// #2
  40c928:	mov	w3, #0x0                   	// #0
  40c92c:	mov	w2, #0x4                   	// #4
  40c930:	mov	w1, #0x0                   	// #0
  40c934:	bl	40b0e4 <ferror@plt+0x8644>
  40c938:	str	x0, [sp, #184]
  40c93c:	ldr	x0, [sp, #152]
  40c940:	ldr	x0, [x0]
  40c944:	bl	402920 <lzma_index_uncompressed_size@plt>
  40c948:	mov	w4, #0x3                   	// #3
  40c94c:	mov	w3, #0x0                   	// #0
  40c950:	mov	w2, #0x4                   	// #4
  40c954:	mov	w1, #0x0                   	// #0
  40c958:	bl	40b0e4 <ferror@plt+0x8644>
  40c95c:	str	x0, [sp, #192]
  40c960:	ldr	x0, [sp, #152]
  40c964:	ldr	x0, [x0]
  40c968:	bl	4025b0 <lzma_index_file_size@plt>
  40c96c:	mov	x19, x0
  40c970:	ldr	x0, [sp, #152]
  40c974:	ldr	x0, [x0]
  40c978:	bl	402920 <lzma_index_uncompressed_size@plt>
  40c97c:	mov	x1, x0
  40c980:	mov	x0, x19
  40c984:	bl	40c688 <ferror@plt+0x9be8>
  40c988:	str	x0, [sp, #200]
  40c98c:	add	x0, sp, #0xe0
  40c990:	str	x0, [sp, #208]
  40c994:	ldr	x0, [sp, #144]
  40c998:	ldr	x0, [x0]
  40c99c:	str	x0, [sp, #216]
  40c9a0:	ldr	x0, [sp, #168]
  40c9a4:	mov	w1, #0x5                   	// #5
  40c9a8:	bl	40b840 <ferror@plt+0x8da0>
  40c9ac:	mov	w25, w0
  40c9b0:	ldr	x21, [sp, #168]
  40c9b4:	ldr	x0, [sp, #176]
  40c9b8:	mov	w1, #0x7                   	// #7
  40c9bc:	bl	40b840 <ferror@plt+0x8da0>
  40c9c0:	mov	w26, w0
  40c9c4:	ldr	x22, [sp, #176]
  40c9c8:	ldr	x0, [sp, #184]
  40c9cc:	mov	w1, #0xb                   	// #11
  40c9d0:	bl	40b840 <ferror@plt+0x8da0>
  40c9d4:	mov	w27, w0
  40c9d8:	ldr	x23, [sp, #184]
  40c9dc:	ldr	x0, [sp, #192]
  40c9e0:	mov	w1, #0xb                   	// #11
  40c9e4:	bl	40b840 <ferror@plt+0x8da0>
  40c9e8:	mov	w28, w0
  40c9ec:	ldr	x19, [sp, #192]
  40c9f0:	ldr	x0, [sp, #200]
  40c9f4:	mov	w1, #0x5                   	// #5
  40c9f8:	bl	40b840 <ferror@plt+0x8da0>
  40c9fc:	mov	w24, w0
  40ca00:	ldr	x20, [sp, #200]
  40ca04:	ldr	x0, [sp, #208]
  40ca08:	mov	w1, #0x7                   	// #7
  40ca0c:	bl	40b840 <ferror@plt+0x8da0>
  40ca10:	mov	w2, w0
  40ca14:	ldr	x0, [sp, #208]
  40ca18:	ldr	x1, [sp, #216]
  40ca1c:	str	x1, [sp, #40]
  40ca20:	str	x0, [sp, #32]
  40ca24:	str	w2, [sp, #24]
  40ca28:	str	x20, [sp, #16]
  40ca2c:	str	w24, [sp, #8]
  40ca30:	str	x19, [sp]
  40ca34:	mov	w7, w28
  40ca38:	mov	x6, x23
  40ca3c:	mov	w5, w27
  40ca40:	mov	x4, x22
  40ca44:	mov	w3, w26
  40ca48:	mov	x2, x21
  40ca4c:	mov	w1, w25
  40ca50:	adrp	x0, 411000 <ferror@plt+0xe560>
  40ca54:	add	x0, x0, #0x9b0
  40ca58:	bl	4029c0 <printf@plt>
  40ca5c:	mov	w0, #0x0                   	// #0
  40ca60:	ldp	x19, x20, [sp, #64]
  40ca64:	ldp	x21, x22, [sp, #80]
  40ca68:	ldp	x23, x24, [sp, #96]
  40ca6c:	ldp	x25, x26, [sp, #112]
  40ca70:	ldp	x27, x28, [sp, #128]
  40ca74:	ldp	x29, x30, [sp, #48]
  40ca78:	add	sp, sp, #0x4e0
  40ca7c:	ret
  40ca80:	sub	sp, sp, #0x450
  40ca84:	stp	x29, x30, [sp]
  40ca88:	mov	x29, sp
  40ca8c:	str	x19, [sp, #16]
  40ca90:	str	x0, [sp, #72]
  40ca94:	str	x1, [sp, #64]
  40ca98:	str	x2, [sp, #56]
  40ca9c:	str	x3, [sp, #48]
  40caa0:	str	w4, [sp, #44]
  40caa4:	str	x5, [sp, #32]
  40caa8:	add	x0, sp, #0x50
  40caac:	mov	w2, #0x1                   	// #1
  40cab0:	ldr	w1, [sp, #44]
  40cab4:	bl	40c714 <ferror@plt+0x9c74>
  40cab8:	adrp	x0, 411000 <ferror@plt+0xe560>
  40cabc:	add	x0, x0, #0x9d8
  40cac0:	bl	402a50 <gettext@plt>
  40cac4:	mov	x19, x0
  40cac8:	mov	w1, #0x0                   	// #0
  40cacc:	ldr	x0, [sp, #72]
  40cad0:	bl	40b040 <ferror@plt+0x85a0>
  40cad4:	mov	x1, x0
  40cad8:	mov	x0, x19
  40cadc:	bl	4029c0 <printf@plt>
  40cae0:	adrp	x0, 411000 <ferror@plt+0xe560>
  40cae4:	add	x0, x0, #0x9f8
  40cae8:	bl	402a50 <gettext@plt>
  40caec:	mov	x19, x0
  40caf0:	mov	w1, #0x0                   	// #0
  40caf4:	ldr	x0, [sp, #64]
  40caf8:	bl	40b040 <ferror@plt+0x85a0>
  40cafc:	mov	x1, x0
  40cb00:	mov	x0, x19
  40cb04:	bl	4029c0 <printf@plt>
  40cb08:	adrp	x0, 411000 <ferror@plt+0xe560>
  40cb0c:	add	x0, x0, #0xa18
  40cb10:	bl	402a50 <gettext@plt>
  40cb14:	mov	x19, x0
  40cb18:	mov	w4, #0x0                   	// #0
  40cb1c:	mov	w3, #0x1                   	// #1
  40cb20:	mov	w2, #0x4                   	// #4
  40cb24:	mov	w1, #0x0                   	// #0
  40cb28:	ldr	x0, [sp, #56]
  40cb2c:	bl	40b0e4 <ferror@plt+0x8644>
  40cb30:	mov	x1, x0
  40cb34:	mov	x0, x19
  40cb38:	bl	4029c0 <printf@plt>
  40cb3c:	adrp	x0, 411000 <ferror@plt+0xe560>
  40cb40:	add	x0, x0, #0xa38
  40cb44:	bl	402a50 <gettext@plt>
  40cb48:	mov	x19, x0
  40cb4c:	mov	w4, #0x0                   	// #0
  40cb50:	mov	w3, #0x1                   	// #1
  40cb54:	mov	w2, #0x4                   	// #4
  40cb58:	mov	w1, #0x0                   	// #0
  40cb5c:	ldr	x0, [sp, #48]
  40cb60:	bl	40b0e4 <ferror@plt+0x8644>
  40cb64:	mov	x1, x0
  40cb68:	mov	x0, x19
  40cb6c:	bl	4029c0 <printf@plt>
  40cb70:	adrp	x0, 411000 <ferror@plt+0xe560>
  40cb74:	add	x0, x0, #0xa58
  40cb78:	bl	402a50 <gettext@plt>
  40cb7c:	mov	x19, x0
  40cb80:	ldr	x1, [sp, #48]
  40cb84:	ldr	x0, [sp, #56]
  40cb88:	bl	40c688 <ferror@plt+0x9be8>
  40cb8c:	mov	x1, x0
  40cb90:	mov	x0, x19
  40cb94:	bl	4029c0 <printf@plt>
  40cb98:	adrp	x0, 411000 <ferror@plt+0xe560>
  40cb9c:	add	x0, x0, #0xa78
  40cba0:	bl	402a50 <gettext@plt>
  40cba4:	mov	x2, x0
  40cba8:	add	x0, sp, #0x50
  40cbac:	mov	x1, x0
  40cbb0:	mov	x0, x2
  40cbb4:	bl	4029c0 <printf@plt>
  40cbb8:	adrp	x0, 411000 <ferror@plt+0xe560>
  40cbbc:	add	x0, x0, #0xa98
  40cbc0:	bl	402a50 <gettext@plt>
  40cbc4:	mov	x19, x0
  40cbc8:	mov	w4, #0x0                   	// #0
  40cbcc:	mov	w3, #0x1                   	// #1
  40cbd0:	mov	w2, #0x4                   	// #4
  40cbd4:	mov	w1, #0x0                   	// #0
  40cbd8:	ldr	x0, [sp, #32]
  40cbdc:	bl	40b0e4 <ferror@plt+0x8644>
  40cbe0:	mov	x1, x0
  40cbe4:	mov	x0, x19
  40cbe8:	bl	4029c0 <printf@plt>
  40cbec:	nop
  40cbf0:	ldr	x19, [sp, #16]
  40cbf4:	ldp	x29, x30, [sp]
  40cbf8:	add	sp, sp, #0x450
  40cbfc:	ret
  40cc00:	sub	sp, sp, #0x450
  40cc04:	stp	x29, x30, [sp, #32]
  40cc08:	add	x29, sp, #0x20
  40cc0c:	stp	x19, x20, [sp, #48]
  40cc10:	stp	x21, x22, [sp, #64]
  40cc14:	stp	x23, x24, [sp, #80]
  40cc18:	stp	x25, x26, [sp, #96]
  40cc1c:	str	x0, [sp, #120]
  40cc20:	str	x1, [sp, #112]
  40cc24:	ldr	x0, [sp, #120]
  40cc28:	ldr	x0, [x0]
  40cc2c:	bl	402470 <lzma_index_stream_count@plt>
  40cc30:	mov	x19, x0
  40cc34:	ldr	x0, [sp, #120]
  40cc38:	ldr	x0, [x0]
  40cc3c:	bl	402a60 <lzma_index_block_count@plt>
  40cc40:	mov	x20, x0
  40cc44:	ldr	x0, [sp, #120]
  40cc48:	ldr	x0, [x0]
  40cc4c:	bl	4025b0 <lzma_index_file_size@plt>
  40cc50:	mov	x21, x0
  40cc54:	ldr	x0, [sp, #120]
  40cc58:	ldr	x0, [x0]
  40cc5c:	bl	402920 <lzma_index_uncompressed_size@plt>
  40cc60:	mov	x22, x0
  40cc64:	ldr	x0, [sp, #120]
  40cc68:	ldr	x0, [x0]
  40cc6c:	bl	402900 <lzma_index_checks@plt>
  40cc70:	mov	w1, w0
  40cc74:	ldr	x0, [sp, #120]
  40cc78:	ldr	x0, [x0, #8]
  40cc7c:	mov	x5, x0
  40cc80:	mov	w4, w1
  40cc84:	mov	x3, x22
  40cc88:	mov	x2, x21
  40cc8c:	mov	x1, x20
  40cc90:	mov	x0, x19
  40cc94:	bl	40ca80 <ferror@plt+0x9fe0>
  40cc98:	str	wzr, [sp, #1100]
  40cc9c:	adrp	x0, 411000 <ferror@plt+0xe560>
  40cca0:	add	x0, x0, #0xab8
  40cca4:	bl	402a50 <gettext@plt>
  40cca8:	bl	4027c0 <puts@plt>
  40ccac:	ldr	x0, [sp, #120]
  40ccb0:	ldr	x1, [x0]
  40ccb4:	add	x0, sp, #0x308
  40ccb8:	bl	402460 <lzma_index_iter_init@plt>
  40ccbc:	b	40cef0 <ferror@plt+0xa450>
  40ccc0:	ldr	x0, [sp, #808]
  40ccc4:	mov	w1, #0x0                   	// #0
  40ccc8:	bl	40b040 <ferror@plt+0x85a0>
  40cccc:	mov	x1, x0
  40ccd0:	add	x0, sp, #0xa0
  40ccd4:	str	x1, [x0]
  40ccd8:	ldr	x0, [sp, #816]
  40ccdc:	mov	w1, #0x1                   	// #1
  40cce0:	bl	40b040 <ferror@plt+0x85a0>
  40cce4:	mov	x1, x0
  40cce8:	add	x0, sp, #0xa0
  40ccec:	str	x1, [x0, #8]
  40ccf0:	ldr	x0, [sp, #824]
  40ccf4:	mov	w1, #0x2                   	// #2
  40ccf8:	bl	40b040 <ferror@plt+0x85a0>
  40ccfc:	mov	x1, x0
  40cd00:	add	x0, sp, #0xa0
  40cd04:	str	x1, [x0, #16]
  40cd08:	ldr	x0, [sp, #832]
  40cd0c:	mov	w1, #0x3                   	// #3
  40cd10:	bl	40b040 <ferror@plt+0x85a0>
  40cd14:	mov	x1, x0
  40cd18:	add	x0, sp, #0xa0
  40cd1c:	str	x1, [x0, #24]
  40cd20:	add	x0, sp, #0xa0
  40cd24:	ldr	x0, [x0]
  40cd28:	mov	w1, #0x6                   	// #6
  40cd2c:	bl	40b840 <ferror@plt+0x8da0>
  40cd30:	mov	w22, w0
  40cd34:	add	x0, sp, #0xa0
  40cd38:	ldr	x19, [x0]
  40cd3c:	add	x0, sp, #0xa0
  40cd40:	ldr	x0, [x0, #8]
  40cd44:	mov	w1, #0x9                   	// #9
  40cd48:	bl	40b840 <ferror@plt+0x8da0>
  40cd4c:	mov	w23, w0
  40cd50:	add	x0, sp, #0xa0
  40cd54:	ldr	x20, [x0, #8]
  40cd58:	add	x0, sp, #0xa0
  40cd5c:	ldr	x0, [x0, #16]
  40cd60:	mov	w1, #0xf                   	// #15
  40cd64:	bl	40b840 <ferror@plt+0x8da0>
  40cd68:	mov	w24, w0
  40cd6c:	add	x0, sp, #0xa0
  40cd70:	ldr	x21, [x0, #16]
  40cd74:	add	x0, sp, #0xa0
  40cd78:	ldr	x0, [x0, #24]
  40cd7c:	mov	w1, #0xf                   	// #15
  40cd80:	bl	40b840 <ferror@plt+0x8da0>
  40cd84:	mov	w1, w0
  40cd88:	add	x0, sp, #0xa0
  40cd8c:	ldr	x0, [x0, #24]
  40cd90:	str	x0, [sp]
  40cd94:	mov	w7, w1
  40cd98:	mov	x6, x21
  40cd9c:	mov	w5, w24
  40cda0:	mov	x4, x20
  40cda4:	mov	w3, w23
  40cda8:	mov	x2, x19
  40cdac:	mov	w1, w22
  40cdb0:	adrp	x0, 411000 <ferror@plt+0xe560>
  40cdb4:	add	x0, x0, #0xb38
  40cdb8:	bl	4029c0 <printf@plt>
  40cdbc:	ldr	x0, [sp, #840]
  40cdc0:	mov	w1, #0x0                   	// #0
  40cdc4:	bl	40b040 <ferror@plt+0x85a0>
  40cdc8:	str	x0, [sp, #192]
  40cdcc:	ldr	x0, [sp, #848]
  40cdd0:	mov	w1, #0x1                   	// #1
  40cdd4:	bl	40b040 <ferror@plt+0x85a0>
  40cdd8:	str	x0, [sp, #200]
  40cddc:	ldr	x0, [sp, #840]
  40cde0:	ldr	x1, [sp, #848]
  40cde4:	bl	40c688 <ferror@plt+0x9be8>
  40cde8:	str	x0, [sp, #208]
  40cdec:	ldr	x0, [sp, #776]
  40cdf0:	ldr	w0, [x0, #16]
  40cdf4:	mov	w1, w0
  40cdf8:	mov	x0, x1
  40cdfc:	lsl	x0, x0, #1
  40ce00:	add	x0, x0, x1
  40ce04:	lsl	x0, x0, #2
  40ce08:	adrp	x1, 411000 <ferror@plt+0xe560>
  40ce0c:	add	x1, x1, #0x7f8
  40ce10:	add	x0, x0, x1
  40ce14:	bl	402a50 <gettext@plt>
  40ce18:	str	x0, [sp, #216]
  40ce1c:	ldr	x0, [sp, #856]
  40ce20:	mov	w1, #0x2                   	// #2
  40ce24:	bl	40b040 <ferror@plt+0x85a0>
  40ce28:	str	x0, [sp, #224]
  40ce2c:	ldr	x0, [sp, #192]
  40ce30:	mov	w1, #0xf                   	// #15
  40ce34:	bl	40b840 <ferror@plt+0x8da0>
  40ce38:	mov	w23, w0
  40ce3c:	ldr	x20, [sp, #192]
  40ce40:	ldr	x0, [sp, #200]
  40ce44:	mov	w1, #0xf                   	// #15
  40ce48:	bl	40b840 <ferror@plt+0x8da0>
  40ce4c:	mov	w24, w0
  40ce50:	ldr	x21, [sp, #200]
  40ce54:	ldr	x0, [sp, #208]
  40ce58:	mov	w1, #0x5                   	// #5
  40ce5c:	bl	40b840 <ferror@plt+0x8da0>
  40ce60:	mov	w25, w0
  40ce64:	ldr	x22, [sp, #208]
  40ce68:	ldr	x0, [sp, #216]
  40ce6c:	mov	w1, #0xa                   	// #10
  40ce70:	bl	40b840 <ferror@plt+0x8da0>
  40ce74:	mov	w26, w0
  40ce78:	ldr	x19, [sp, #216]
  40ce7c:	ldr	x0, [sp, #224]
  40ce80:	mov	w1, #0x7                   	// #7
  40ce84:	bl	40b840 <ferror@plt+0x8da0>
  40ce88:	mov	w1, w0
  40ce8c:	ldr	x0, [sp, #224]
  40ce90:	str	x0, [sp, #16]
  40ce94:	str	w1, [sp, #8]
  40ce98:	str	x19, [sp]
  40ce9c:	mov	w7, w26
  40cea0:	mov	x6, x22
  40cea4:	mov	w5, w25
  40cea8:	mov	x4, x21
  40ceac:	mov	w3, w24
  40ceb0:	mov	x2, x20
  40ceb4:	mov	w1, w23
  40ceb8:	adrp	x0, 411000 <ferror@plt+0xe560>
  40cebc:	add	x0, x0, #0xb50
  40cec0:	bl	4029c0 <printf@plt>
  40cec4:	ldr	x0, [sp, #776]
  40cec8:	ldr	w0, [x0, #16]
  40cecc:	bl	4026c0 <lzma_check_size@plt>
  40ced0:	mov	w1, w0
  40ced4:	ldr	w0, [sp, #1100]
  40ced8:	cmp	w0, w1
  40cedc:	b.cs	40cef0 <ferror@plt+0xa450>  // b.hs, b.nlast
  40cee0:	ldr	x0, [sp, #776]
  40cee4:	ldr	w0, [x0, #16]
  40cee8:	bl	4026c0 <lzma_check_size@plt>
  40ceec:	str	w0, [sp, #1100]
  40cef0:	add	x0, sp, #0x308
  40cef4:	mov	w1, #0x1                   	// #1
  40cef8:	bl	402420 <lzma_index_iter_next@plt>
  40cefc:	and	w0, w0, #0xff
  40cf00:	cmp	w0, #0x0
  40cf04:	b.eq	40ccc0 <ferror@plt+0xa220>  // b.none
  40cf08:	bl	407854 <ferror@plt+0x4db4>
  40cf0c:	cmp	w0, #0x3
  40cf10:	cset	w0, hi  // hi = pmore
  40cf14:	strb	w0, [sp, #1099]
  40cf18:	ldr	x0, [sp, #120]
  40cf1c:	ldr	x0, [x0]
  40cf20:	bl	402a60 <lzma_index_block_count@plt>
  40cf24:	cmp	x0, #0x0
  40cf28:	b.eq	40d340 <ferror@plt+0xa8a0>  // b.none
  40cf2c:	ldr	w0, [sp, #1100]
  40cf30:	lsl	w0, w0, #1
  40cf34:	mov	w1, #0x8                   	// #8
  40cf38:	cmp	w0, #0x8
  40cf3c:	csel	w0, w0, w1, cs  // cs = hs, nlast
  40cf40:	str	w0, [sp, #1092]
  40cf44:	adrp	x0, 411000 <ferror@plt+0xe560>
  40cf48:	add	x0, x0, #0xb68
  40cf4c:	bl	402a50 <gettext@plt>
  40cf50:	bl	4029c0 <printf@plt>
  40cf54:	ldrb	w0, [sp, #1099]
  40cf58:	cmp	w0, #0x0
  40cf5c:	b.eq	40cf88 <ferror@plt+0xa4e8>  // b.none
  40cf60:	adrp	x0, 411000 <ferror@plt+0xe560>
  40cf64:	add	x0, x0, #0xbd8
  40cf68:	bl	402a50 <gettext@plt>
  40cf6c:	mov	x3, x0
  40cf70:	ldr	w0, [sp, #1092]
  40cf74:	sub	w1, w0, #0x8
  40cf78:	adrp	x0, 411000 <ferror@plt+0xe560>
  40cf7c:	add	x2, x0, #0x8c0
  40cf80:	mov	x0, x3
  40cf84:	bl	4029c0 <printf@plt>
  40cf88:	mov	w0, #0xa                   	// #10
  40cf8c:	bl	4029f0 <putchar@plt>
  40cf90:	ldr	x0, [sp, #120]
  40cf94:	ldr	x1, [x0]
  40cf98:	add	x0, sp, #0x308
  40cf9c:	bl	402460 <lzma_index_iter_init@plt>
  40cfa0:	b	40d328 <ferror@plt+0xa888>
  40cfa4:	ldrb	w0, [sp, #1099]
  40cfa8:	cmp	w0, #0x0
  40cfac:	b.eq	40cfe0 <ferror@plt+0xa540>  // b.none
  40cfb0:	add	x1, sp, #0xf0
  40cfb4:	add	x0, sp, #0x308
  40cfb8:	ldr	x3, [sp, #120]
  40cfbc:	mov	x2, x1
  40cfc0:	mov	x1, x0
  40cfc4:	ldr	x0, [sp, #112]
  40cfc8:	bl	40c61c <ferror@plt+0x9b7c>
  40cfcc:	and	w0, w0, #0xff
  40cfd0:	cmp	w0, #0x0
  40cfd4:	b.eq	40cfe0 <ferror@plt+0xa540>  // b.none
  40cfd8:	mov	w0, #0x1                   	// #1
  40cfdc:	b	40d3f0 <ferror@plt+0xa950>
  40cfe0:	ldr	x0, [sp, #808]
  40cfe4:	mov	w1, #0x0                   	// #0
  40cfe8:	bl	40b040 <ferror@plt+0x85a0>
  40cfec:	mov	x1, x0
  40cff0:	add	x0, sp, #0x80
  40cff4:	str	x1, [x0]
  40cff8:	ldr	x0, [sp, #920]
  40cffc:	mov	w1, #0x1                   	// #1
  40d000:	bl	40b040 <ferror@plt+0x85a0>
  40d004:	mov	x1, x0
  40d008:	add	x0, sp, #0x80
  40d00c:	str	x1, [x0, #8]
  40d010:	ldr	x0, [sp, #904]
  40d014:	mov	w1, #0x2                   	// #2
  40d018:	bl	40b040 <ferror@plt+0x85a0>
  40d01c:	mov	x1, x0
  40d020:	add	x0, sp, #0x80
  40d024:	str	x1, [x0, #16]
  40d028:	ldr	x0, [sp, #912]
  40d02c:	mov	w1, #0x3                   	// #3
  40d030:	bl	40b040 <ferror@plt+0x85a0>
  40d034:	mov	x1, x0
  40d038:	add	x0, sp, #0x80
  40d03c:	str	x1, [x0, #24]
  40d040:	add	x0, sp, #0x80
  40d044:	ldr	x0, [x0]
  40d048:	mov	w1, #0x6                   	// #6
  40d04c:	bl	40b840 <ferror@plt+0x8da0>
  40d050:	mov	w22, w0
  40d054:	add	x0, sp, #0x80
  40d058:	ldr	x19, [x0]
  40d05c:	add	x0, sp, #0x80
  40d060:	ldr	x0, [x0, #8]
  40d064:	mov	w1, #0x9                   	// #9
  40d068:	bl	40b840 <ferror@plt+0x8da0>
  40d06c:	mov	w23, w0
  40d070:	add	x0, sp, #0x80
  40d074:	ldr	x20, [x0, #8]
  40d078:	add	x0, sp, #0x80
  40d07c:	ldr	x0, [x0, #16]
  40d080:	mov	w1, #0xf                   	// #15
  40d084:	bl	40b840 <ferror@plt+0x8da0>
  40d088:	mov	w24, w0
  40d08c:	add	x0, sp, #0x80
  40d090:	ldr	x21, [x0, #16]
  40d094:	add	x0, sp, #0x80
  40d098:	ldr	x0, [x0, #24]
  40d09c:	mov	w1, #0xf                   	// #15
  40d0a0:	bl	40b840 <ferror@plt+0x8da0>
  40d0a4:	mov	w1, w0
  40d0a8:	add	x0, sp, #0x80
  40d0ac:	ldr	x0, [x0, #24]
  40d0b0:	str	x0, [sp]
  40d0b4:	mov	w7, w1
  40d0b8:	mov	x6, x21
  40d0bc:	mov	w5, w24
  40d0c0:	mov	x4, x20
  40d0c4:	mov	w3, w23
  40d0c8:	mov	x2, x19
  40d0cc:	mov	w1, w22
  40d0d0:	adrp	x0, 411000 <ferror@plt+0xe560>
  40d0d4:	add	x0, x0, #0xb38
  40d0d8:	bl	4029c0 <printf@plt>
  40d0dc:	ldr	x0, [sp, #960]
  40d0e0:	mov	w1, #0x0                   	// #0
  40d0e4:	bl	40b040 <ferror@plt+0x85a0>
  40d0e8:	mov	x1, x0
  40d0ec:	add	x0, sp, #0xa0
  40d0f0:	str	x1, [x0]
  40d0f4:	ldr	x0, [sp, #944]
  40d0f8:	mov	w1, #0x1                   	// #1
  40d0fc:	bl	40b040 <ferror@plt+0x85a0>
  40d100:	mov	x1, x0
  40d104:	add	x0, sp, #0xa0
  40d108:	str	x1, [x0, #8]
  40d10c:	ldr	x0, [sp, #960]
  40d110:	ldr	x1, [sp, #944]
  40d114:	bl	40c688 <ferror@plt+0x9be8>
  40d118:	mov	x1, x0
  40d11c:	add	x0, sp, #0xa0
  40d120:	str	x1, [x0, #16]
  40d124:	ldr	x0, [sp, #776]
  40d128:	ldr	w0, [x0, #16]
  40d12c:	mov	w1, w0
  40d130:	mov	x0, x1
  40d134:	lsl	x0, x0, #1
  40d138:	add	x0, x0, x1
  40d13c:	lsl	x0, x0, #2
  40d140:	adrp	x1, 411000 <ferror@plt+0xe560>
  40d144:	add	x1, x1, #0x7f8
  40d148:	add	x0, x0, x1
  40d14c:	bl	402a50 <gettext@plt>
  40d150:	mov	x1, x0
  40d154:	add	x0, sp, #0xa0
  40d158:	str	x1, [x0, #24]
  40d15c:	add	x0, sp, #0xa0
  40d160:	ldr	x0, [x0]
  40d164:	mov	w1, #0xf                   	// #15
  40d168:	bl	40b840 <ferror@plt+0x8da0>
  40d16c:	mov	w22, w0
  40d170:	add	x0, sp, #0xa0
  40d174:	ldr	x19, [x0]
  40d178:	add	x0, sp, #0xa0
  40d17c:	ldr	x0, [x0, #8]
  40d180:	mov	w1, #0xf                   	// #15
  40d184:	bl	40b840 <ferror@plt+0x8da0>
  40d188:	mov	w23, w0
  40d18c:	add	x0, sp, #0xa0
  40d190:	ldr	x20, [x0, #8]
  40d194:	add	x0, sp, #0xa0
  40d198:	ldr	x0, [x0, #16]
  40d19c:	mov	w1, #0x5                   	// #5
  40d1a0:	bl	40b840 <ferror@plt+0x8da0>
  40d1a4:	mov	w24, w0
  40d1a8:	add	x0, sp, #0xa0
  40d1ac:	ldr	x21, [x0, #16]
  40d1b0:	add	x0, sp, #0xa0
  40d1b4:	ldr	x2, [x0, #24]
  40d1b8:	ldrb	w0, [sp, #1099]
  40d1bc:	cmp	w0, #0x0
  40d1c0:	b.eq	40d1cc <ferror@plt+0xa72c>  // b.none
  40d1c4:	mov	w0, #0xb                   	// #11
  40d1c8:	b	40d1d0 <ferror@plt+0xa730>
  40d1cc:	mov	w0, #0x1                   	// #1
  40d1d0:	mov	w1, w0
  40d1d4:	mov	x0, x2
  40d1d8:	bl	40b840 <ferror@plt+0x8da0>
  40d1dc:	mov	w1, w0
  40d1e0:	add	x0, sp, #0xa0
  40d1e4:	ldr	x0, [x0, #24]
  40d1e8:	str	x0, [sp]
  40d1ec:	mov	w7, w1
  40d1f0:	mov	x6, x21
  40d1f4:	mov	w5, w24
  40d1f8:	mov	x4, x20
  40d1fc:	mov	w3, w23
  40d200:	mov	x2, x19
  40d204:	mov	w1, w22
  40d208:	adrp	x0, 411000 <ferror@plt+0xe560>
  40d20c:	add	x0, x0, #0xc20
  40d210:	bl	4029c0 <printf@plt>
  40d214:	ldrb	w0, [sp, #1099]
  40d218:	cmp	w0, #0x0
  40d21c:	b.eq	40d320 <ferror@plt+0xa880>  // b.none
  40d220:	ldr	x1, [sp, #952]
  40d224:	ldr	w0, [sp, #240]
  40d228:	mov	w0, w0
  40d22c:	sub	x19, x1, x0
  40d230:	ldr	x0, [sp, #776]
  40d234:	ldr	w0, [x0, #16]
  40d238:	bl	4026c0 <lzma_check_size@plt>
  40d23c:	mov	w0, w0
  40d240:	sub	x0, x19, x0
  40d244:	str	x0, [sp, #1080]
  40d248:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  40d24c:	add	x0, x0, #0xb50
  40d250:	str	x0, [sp, #192]
  40d254:	ldr	w0, [sp, #240]
  40d258:	mov	w0, w0
  40d25c:	mov	w1, #0x0                   	// #0
  40d260:	bl	40b040 <ferror@plt+0x85a0>
  40d264:	str	x0, [sp, #200]
  40d268:	add	x0, sp, #0xf0
  40d26c:	add	x0, x0, #0x4
  40d270:	str	x0, [sp, #208]
  40d274:	mov	w1, #0x1                   	// #1
  40d278:	ldr	x0, [sp, #1080]
  40d27c:	bl	40b040 <ferror@plt+0x85a0>
  40d280:	str	x0, [sp, #216]
  40d284:	ldr	x0, [sp, #256]
  40d288:	bl	40af60 <ferror@plt+0x84c0>
  40d28c:	mov	w1, #0x2                   	// #2
  40d290:	bl	40b040 <ferror@plt+0x85a0>
  40d294:	str	x0, [sp, #224]
  40d298:	add	x0, sp, #0xf0
  40d29c:	add	x0, x0, #0x18
  40d2a0:	str	x0, [sp, #232]
  40d2a4:	ldr	x19, [sp, #192]
  40d2a8:	ldr	x0, [sp, #200]
  40d2ac:	mov	w1, #0x6                   	// #6
  40d2b0:	bl	40b840 <ferror@plt+0x8da0>
  40d2b4:	mov	w23, w0
  40d2b8:	ldr	x20, [sp, #200]
  40d2bc:	ldr	x21, [sp, #208]
  40d2c0:	ldr	x0, [sp, #216]
  40d2c4:	mov	w1, #0xf                   	// #15
  40d2c8:	bl	40b840 <ferror@plt+0x8da0>
  40d2cc:	mov	w24, w0
  40d2d0:	ldr	x22, [sp, #216]
  40d2d4:	ldr	x0, [sp, #224]
  40d2d8:	mov	w1, #0x7                   	// #7
  40d2dc:	bl	40b840 <ferror@plt+0x8da0>
  40d2e0:	mov	w2, w0
  40d2e4:	ldr	x0, [sp, #224]
  40d2e8:	ldr	x1, [sp, #232]
  40d2ec:	str	x1, [sp, #16]
  40d2f0:	str	x0, [sp, #8]
  40d2f4:	str	w2, [sp]
  40d2f8:	mov	x7, x22
  40d2fc:	mov	w6, w24
  40d300:	mov	x5, x21
  40d304:	mov	x4, x20
  40d308:	mov	w3, w23
  40d30c:	mov	x2, x19
  40d310:	ldr	w1, [sp, #1092]
  40d314:	adrp	x0, 411000 <ferror@plt+0xe560>
  40d318:	add	x0, x0, #0xc38
  40d31c:	bl	4029c0 <printf@plt>
  40d320:	mov	w0, #0xa                   	// #10
  40d324:	bl	4029f0 <putchar@plt>
  40d328:	add	x0, sp, #0x308
  40d32c:	mov	w1, #0x2                   	// #2
  40d330:	bl	402420 <lzma_index_iter_next@plt>
  40d334:	and	w0, w0, #0xff
  40d338:	cmp	w0, #0x0
  40d33c:	b.eq	40cfa4 <ferror@plt+0xa504>  // b.none
  40d340:	ldrb	w0, [sp, #1099]
  40d344:	cmp	w0, #0x0
  40d348:	b.eq	40d3ec <ferror@plt+0xa94c>  // b.none
  40d34c:	adrp	x0, 411000 <ferror@plt+0xe560>
  40d350:	add	x0, x0, #0xc58
  40d354:	bl	402a50 <gettext@plt>
  40d358:	mov	x19, x0
  40d35c:	ldr	x0, [sp, #120]
  40d360:	ldr	x0, [x0, #16]
  40d364:	bl	40af60 <ferror@plt+0x84c0>
  40d368:	mov	w1, #0x0                   	// #0
  40d36c:	bl	40b040 <ferror@plt+0x85a0>
  40d370:	mov	x1, x0
  40d374:	mov	x0, x19
  40d378:	bl	4029c0 <printf@plt>
  40d37c:	adrp	x0, 411000 <ferror@plt+0xe560>
  40d380:	add	x0, x0, #0xc78
  40d384:	bl	402a50 <gettext@plt>
  40d388:	mov	x19, x0
  40d38c:	ldr	x0, [sp, #120]
  40d390:	ldrb	w0, [x0, #24]
  40d394:	cmp	w0, #0x0
  40d398:	b.eq	40d3ac <ferror@plt+0xa90c>  // b.none
  40d39c:	adrp	x0, 411000 <ferror@plt+0xe560>
  40d3a0:	add	x0, x0, #0xc98
  40d3a4:	bl	402a50 <gettext@plt>
  40d3a8:	b	40d3b8 <ferror@plt+0xa918>
  40d3ac:	adrp	x0, 411000 <ferror@plt+0xe560>
  40d3b0:	add	x0, x0, #0xca0
  40d3b4:	bl	402a50 <gettext@plt>
  40d3b8:	mov	x1, x0
  40d3bc:	mov	x0, x19
  40d3c0:	bl	4029c0 <printf@plt>
  40d3c4:	adrp	x0, 411000 <ferror@plt+0xe560>
  40d3c8:	add	x0, x0, #0xca8
  40d3cc:	bl	402a50 <gettext@plt>
  40d3d0:	mov	x19, x0
  40d3d4:	ldr	x0, [sp, #120]
  40d3d8:	ldr	w0, [x0, #28]
  40d3dc:	bl	40b8c4 <ferror@plt+0x8e24>
  40d3e0:	mov	x1, x0
  40d3e4:	mov	x0, x19
  40d3e8:	bl	4029c0 <printf@plt>
  40d3ec:	mov	w0, #0x0                   	// #0
  40d3f0:	ldp	x19, x20, [sp, #48]
  40d3f4:	ldp	x21, x22, [sp, #64]
  40d3f8:	ldp	x23, x24, [sp, #80]
  40d3fc:	ldp	x25, x26, [sp, #96]
  40d400:	ldp	x29, x30, [sp, #32]
  40d404:	add	sp, sp, #0x450
  40d408:	ret
  40d40c:	sub	sp, sp, #0x7c0
  40d410:	stp	x29, x30, [sp, #16]
  40d414:	add	x29, sp, #0x10
  40d418:	stp	x19, x20, [sp, #32]
  40d41c:	stp	x21, x22, [sp, #48]
  40d420:	stp	x23, x24, [sp, #64]
  40d424:	str	x25, [sp, #80]
  40d428:	str	x0, [sp, #104]
  40d42c:	str	x1, [sp, #96]
  40d430:	ldr	x0, [sp, #104]
  40d434:	ldr	x0, [x0]
  40d438:	bl	402900 <lzma_index_checks@plt>
  40d43c:	mov	w1, w0
  40d440:	add	x0, sp, #0x3c0
  40d444:	mov	w2, #0x0                   	// #0
  40d448:	bl	40c714 <ferror@plt+0x9c74>
  40d44c:	ldr	x0, [sp, #96]
  40d450:	ldr	x0, [x0]
  40d454:	mov	x1, x0
  40d458:	adrp	x0, 411000 <ferror@plt+0xe560>
  40d45c:	add	x0, x0, #0xcc8
  40d460:	bl	4029c0 <printf@plt>
  40d464:	ldr	x0, [sp, #104]
  40d468:	ldr	x0, [x0]
  40d46c:	bl	402470 <lzma_index_stream_count@plt>
  40d470:	mov	x19, x0
  40d474:	ldr	x0, [sp, #104]
  40d478:	ldr	x0, [x0]
  40d47c:	bl	402a60 <lzma_index_block_count@plt>
  40d480:	mov	x20, x0
  40d484:	ldr	x0, [sp, #104]
  40d488:	ldr	x0, [x0]
  40d48c:	bl	4025b0 <lzma_index_file_size@plt>
  40d490:	mov	x21, x0
  40d494:	ldr	x0, [sp, #104]
  40d498:	ldr	x0, [x0]
  40d49c:	bl	402920 <lzma_index_uncompressed_size@plt>
  40d4a0:	mov	x22, x0
  40d4a4:	ldr	x0, [sp, #104]
  40d4a8:	ldr	x0, [x0]
  40d4ac:	bl	4025b0 <lzma_index_file_size@plt>
  40d4b0:	mov	x23, x0
  40d4b4:	ldr	x0, [sp, #104]
  40d4b8:	ldr	x0, [x0]
  40d4bc:	bl	402920 <lzma_index_uncompressed_size@plt>
  40d4c0:	mov	x1, x0
  40d4c4:	mov	x0, x23
  40d4c8:	bl	40c688 <ferror@plt+0x9be8>
  40d4cc:	mov	x2, x0
  40d4d0:	ldr	x0, [sp, #104]
  40d4d4:	ldr	x1, [x0, #8]
  40d4d8:	add	x0, sp, #0x3c0
  40d4dc:	mov	x7, x1
  40d4e0:	mov	x6, x0
  40d4e4:	mov	x5, x2
  40d4e8:	mov	x4, x22
  40d4ec:	mov	x3, x21
  40d4f0:	mov	x2, x20
  40d4f4:	mov	x1, x19
  40d4f8:	adrp	x0, 411000 <ferror@plt+0xe560>
  40d4fc:	add	x0, x0, #0xcd8
  40d500:	bl	4029c0 <printf@plt>
  40d504:	bl	407854 <ferror@plt+0x4db4>
  40d508:	cmp	w0, #0x2
  40d50c:	b.ls	40d6fc <ferror@plt+0xac5c>  // b.plast
  40d510:	ldr	x0, [sp, #104]
  40d514:	ldr	x1, [x0]
  40d518:	add	x0, sp, #0x78
  40d51c:	bl	402460 <lzma_index_iter_init@plt>
  40d520:	b	40d5a8 <ferror@plt+0xab08>
  40d524:	ldr	x19, [sp, #152]
  40d528:	ldr	x20, [sp, #160]
  40d52c:	ldr	x21, [sp, #168]
  40d530:	ldr	x22, [sp, #176]
  40d534:	ldr	x23, [sp, #184]
  40d538:	ldr	x24, [sp, #192]
  40d53c:	ldr	x0, [sp, #184]
  40d540:	ldr	x1, [sp, #192]
  40d544:	bl	40c688 <ferror@plt+0x9be8>
  40d548:	mov	x2, x0
  40d54c:	ldr	x0, [sp, #120]
  40d550:	ldr	w0, [x0, #16]
  40d554:	mov	w1, w0
  40d558:	mov	x0, x1
  40d55c:	lsl	x0, x0, #1
  40d560:	add	x0, x0, x1
  40d564:	lsl	x0, x0, #2
  40d568:	adrp	x1, 411000 <ferror@plt+0xe560>
  40d56c:	add	x1, x1, #0x7f8
  40d570:	add	x0, x0, x1
  40d574:	ldr	x1, [sp, #200]
  40d578:	str	x1, [sp, #8]
  40d57c:	str	x0, [sp]
  40d580:	mov	x7, x2
  40d584:	mov	x6, x24
  40d588:	mov	x5, x23
  40d58c:	mov	x4, x22
  40d590:	mov	x3, x21
  40d594:	mov	x2, x20
  40d598:	mov	x1, x19
  40d59c:	adrp	x0, 411000 <ferror@plt+0xe560>
  40d5a0:	add	x0, x0, #0xcf8
  40d5a4:	bl	4029c0 <printf@plt>
  40d5a8:	add	x0, sp, #0x78
  40d5ac:	mov	w1, #0x1                   	// #1
  40d5b0:	bl	402420 <lzma_index_iter_next@plt>
  40d5b4:	and	w0, w0, #0xff
  40d5b8:	cmp	w0, #0x0
  40d5bc:	b.eq	40d524 <ferror@plt+0xaa84>  // b.none
  40d5c0:	add	x0, sp, #0x78
  40d5c4:	bl	402550 <lzma_index_iter_rewind@plt>
  40d5c8:	b	40d6e4 <ferror@plt+0xac44>
  40d5cc:	bl	407854 <ferror@plt+0x4db4>
  40d5d0:	cmp	w0, #0x3
  40d5d4:	b.ls	40d608 <ferror@plt+0xab68>  // b.plast
  40d5d8:	add	x1, sp, #0x1a8
  40d5dc:	add	x0, sp, #0x78
  40d5e0:	ldr	x3, [sp, #104]
  40d5e4:	mov	x2, x1
  40d5e8:	mov	x1, x0
  40d5ec:	ldr	x0, [sp, #96]
  40d5f0:	bl	40c61c <ferror@plt+0x9b7c>
  40d5f4:	and	w0, w0, #0xff
  40d5f8:	cmp	w0, #0x0
  40d5fc:	b.eq	40d608 <ferror@plt+0xab68>  // b.none
  40d600:	mov	w0, #0x1                   	// #1
  40d604:	b	40d758 <ferror@plt+0xacb8>
  40d608:	ldr	x19, [sp, #152]
  40d60c:	ldr	x20, [sp, #264]
  40d610:	ldr	x21, [sp, #240]
  40d614:	ldr	x22, [sp, #248]
  40d618:	ldr	x23, [sp, #256]
  40d61c:	ldr	x24, [sp, #304]
  40d620:	ldr	x25, [sp, #288]
  40d624:	ldr	x0, [sp, #304]
  40d628:	ldr	x1, [sp, #288]
  40d62c:	bl	40c688 <ferror@plt+0x9be8>
  40d630:	mov	x2, x0
  40d634:	ldr	x0, [sp, #120]
  40d638:	ldr	w0, [x0, #16]
  40d63c:	mov	w1, w0
  40d640:	mov	x0, x1
  40d644:	lsl	x0, x0, #1
  40d648:	add	x0, x0, x1
  40d64c:	lsl	x0, x0, #2
  40d650:	adrp	x1, 411000 <ferror@plt+0xe560>
  40d654:	add	x1, x1, #0x7f8
  40d658:	add	x0, x0, x1
  40d65c:	str	x0, [sp, #8]
  40d660:	str	x2, [sp]
  40d664:	mov	x7, x25
  40d668:	mov	x6, x24
  40d66c:	mov	x5, x23
  40d670:	mov	x4, x22
  40d674:	mov	x3, x21
  40d678:	mov	x2, x20
  40d67c:	mov	x1, x19
  40d680:	adrp	x0, 411000 <ferror@plt+0xe560>
  40d684:	add	x0, x0, #0xd28
  40d688:	bl	4029c0 <printf@plt>
  40d68c:	bl	407854 <ferror@plt+0x4db4>
  40d690:	cmp	w0, #0x3
  40d694:	b.ls	40d6dc <ferror@plt+0xac3c>  // b.plast
  40d698:	ldr	w1, [sp, #424]
  40d69c:	ldr	x2, [sp, #432]
  40d6a0:	ldr	x3, [sp, #440]
  40d6a4:	add	x0, sp, #0x1a8
  40d6a8:	add	x4, x0, #0x18
  40d6ac:	add	x0, sp, #0x1a8
  40d6b0:	add	x0, x0, #0x4
  40d6b4:	mov	x6, x4
  40d6b8:	mov	x5, x3
  40d6bc:	mov	x4, x2
  40d6c0:	mov	x3, x0
  40d6c4:	mov	w2, w1
  40d6c8:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3b60>
  40d6cc:	add	x1, x0, #0xb50
  40d6d0:	adrp	x0, 411000 <ferror@plt+0xe560>
  40d6d4:	add	x0, x0, #0xd50
  40d6d8:	bl	4029c0 <printf@plt>
  40d6dc:	mov	w0, #0xa                   	// #10
  40d6e0:	bl	4029f0 <putchar@plt>
  40d6e4:	add	x0, sp, #0x78
  40d6e8:	mov	w1, #0x2                   	// #2
  40d6ec:	bl	402420 <lzma_index_iter_next@plt>
  40d6f0:	and	w0, w0, #0xff
  40d6f4:	cmp	w0, #0x0
  40d6f8:	b.eq	40d5cc <ferror@plt+0xab2c>  // b.none
  40d6fc:	bl	407854 <ferror@plt+0x4db4>
  40d700:	cmp	w0, #0x3
  40d704:	b.ls	40d754 <ferror@plt+0xacb4>  // b.plast
  40d708:	ldr	x0, [sp, #104]
  40d70c:	ldr	x4, [x0, #16]
  40d710:	ldr	x0, [sp, #104]
  40d714:	ldrb	w0, [x0, #24]
  40d718:	cmp	w0, #0x0
  40d71c:	b.eq	40d72c <ferror@plt+0xac8c>  // b.none
  40d720:	adrp	x0, 411000 <ferror@plt+0xe560>
  40d724:	add	x0, x0, #0xd68
  40d728:	b	40d734 <ferror@plt+0xac94>
  40d72c:	adrp	x0, 411000 <ferror@plt+0xe560>
  40d730:	add	x0, x0, #0xd70
  40d734:	ldr	x1, [sp, #104]
  40d738:	ldr	w1, [x1, #28]
  40d73c:	mov	w3, w1
  40d740:	mov	x2, x0
  40d744:	mov	x1, x4
  40d748:	adrp	x0, 411000 <ferror@plt+0xe560>
  40d74c:	add	x0, x0, #0xd78
  40d750:	bl	4029c0 <printf@plt>
  40d754:	mov	w0, #0x0                   	// #0
  40d758:	ldp	x19, x20, [sp, #32]
  40d75c:	ldp	x21, x22, [sp, #48]
  40d760:	ldp	x23, x24, [sp, #64]
  40d764:	ldr	x25, [sp, #80]
  40d768:	ldp	x29, x30, [sp, #16]
  40d76c:	add	sp, sp, #0x7c0
  40d770:	ret
  40d774:	stp	x29, x30, [sp, #-48]!
  40d778:	mov	x29, sp
  40d77c:	str	x19, [sp, #16]
  40d780:	str	x0, [sp, #40]
  40d784:	adrp	x0, 424000 <ferror@plt+0x21560>
  40d788:	add	x0, x0, #0x430
  40d78c:	ldr	x0, [x0]
  40d790:	add	x1, x0, #0x1
  40d794:	adrp	x0, 424000 <ferror@plt+0x21560>
  40d798:	add	x0, x0, #0x430
  40d79c:	str	x1, [x0]
  40d7a0:	adrp	x0, 424000 <ferror@plt+0x21560>
  40d7a4:	add	x0, x0, #0x430
  40d7a8:	ldr	x19, [x0, #8]
  40d7ac:	ldr	x0, [sp, #40]
  40d7b0:	ldr	x0, [x0]
  40d7b4:	bl	402470 <lzma_index_stream_count@plt>
  40d7b8:	add	x1, x19, x0
  40d7bc:	adrp	x0, 424000 <ferror@plt+0x21560>
  40d7c0:	add	x0, x0, #0x430
  40d7c4:	str	x1, [x0, #8]
  40d7c8:	adrp	x0, 424000 <ferror@plt+0x21560>
  40d7cc:	add	x0, x0, #0x430
  40d7d0:	ldr	x19, [x0, #16]
  40d7d4:	ldr	x0, [sp, #40]
  40d7d8:	ldr	x0, [x0]
  40d7dc:	bl	402a60 <lzma_index_block_count@plt>
  40d7e0:	add	x1, x19, x0
  40d7e4:	adrp	x0, 424000 <ferror@plt+0x21560>
  40d7e8:	add	x0, x0, #0x430
  40d7ec:	str	x1, [x0, #16]
  40d7f0:	adrp	x0, 424000 <ferror@plt+0x21560>
  40d7f4:	add	x0, x0, #0x430
  40d7f8:	ldr	x19, [x0, #24]
  40d7fc:	ldr	x0, [sp, #40]
  40d800:	ldr	x0, [x0]
  40d804:	bl	4025b0 <lzma_index_file_size@plt>
  40d808:	add	x1, x19, x0
  40d80c:	adrp	x0, 424000 <ferror@plt+0x21560>
  40d810:	add	x0, x0, #0x430
  40d814:	str	x1, [x0, #24]
  40d818:	adrp	x0, 424000 <ferror@plt+0x21560>
  40d81c:	add	x0, x0, #0x430
  40d820:	ldr	x19, [x0, #32]
  40d824:	ldr	x0, [sp, #40]
  40d828:	ldr	x0, [x0]
  40d82c:	bl	402920 <lzma_index_uncompressed_size@plt>
  40d830:	add	x1, x19, x0
  40d834:	adrp	x0, 424000 <ferror@plt+0x21560>
  40d838:	add	x0, x0, #0x430
  40d83c:	str	x1, [x0, #32]
  40d840:	adrp	x0, 424000 <ferror@plt+0x21560>
  40d844:	add	x0, x0, #0x430
  40d848:	ldr	x1, [x0, #40]
  40d84c:	ldr	x0, [sp, #40]
  40d850:	ldr	x0, [x0, #8]
  40d854:	add	x1, x1, x0
  40d858:	adrp	x0, 424000 <ferror@plt+0x21560>
  40d85c:	add	x0, x0, #0x430
  40d860:	str	x1, [x0, #40]
  40d864:	adrp	x0, 424000 <ferror@plt+0x21560>
  40d868:	add	x0, x0, #0x430
  40d86c:	ldr	w19, [x0, #56]
  40d870:	ldr	x0, [sp, #40]
  40d874:	ldr	x0, [x0]
  40d878:	bl	402900 <lzma_index_checks@plt>
  40d87c:	orr	w1, w19, w0
  40d880:	adrp	x0, 424000 <ferror@plt+0x21560>
  40d884:	add	x0, x0, #0x430
  40d888:	str	w1, [x0, #56]
  40d88c:	adrp	x0, 424000 <ferror@plt+0x21560>
  40d890:	add	x0, x0, #0x430
  40d894:	ldr	x1, [x0, #48]
  40d898:	ldr	x0, [sp, #40]
  40d89c:	ldr	x0, [x0, #16]
  40d8a0:	cmp	x1, x0
  40d8a4:	b.cs	40d8bc <ferror@plt+0xae1c>  // b.hs, b.nlast
  40d8a8:	ldr	x0, [sp, #40]
  40d8ac:	ldr	x1, [x0, #16]
  40d8b0:	adrp	x0, 424000 <ferror@plt+0x21560>
  40d8b4:	add	x0, x0, #0x430
  40d8b8:	str	x1, [x0, #48]
  40d8bc:	adrp	x0, 424000 <ferror@plt+0x21560>
  40d8c0:	add	x0, x0, #0x430
  40d8c4:	ldr	w1, [x0, #60]
  40d8c8:	ldr	x0, [sp, #40]
  40d8cc:	ldr	w0, [x0, #28]
  40d8d0:	cmp	w1, w0
  40d8d4:	b.cs	40d8ec <ferror@plt+0xae4c>  // b.hs, b.nlast
  40d8d8:	ldr	x0, [sp, #40]
  40d8dc:	ldr	w1, [x0, #28]
  40d8e0:	adrp	x0, 424000 <ferror@plt+0x21560>
  40d8e4:	add	x0, x0, #0x430
  40d8e8:	str	w1, [x0, #60]
  40d8ec:	adrp	x0, 424000 <ferror@plt+0x21560>
  40d8f0:	add	x0, x0, #0x430
  40d8f4:	ldrb	w0, [x0, #64]
  40d8f8:	mov	w1, w0
  40d8fc:	ldr	x0, [sp, #40]
  40d900:	ldrb	w0, [x0, #24]
  40d904:	and	w0, w1, w0
  40d908:	cmp	w0, #0x0
  40d90c:	cset	w0, ne  // ne = any
  40d910:	and	w1, w0, #0xff
  40d914:	adrp	x0, 424000 <ferror@plt+0x21560>
  40d918:	add	x0, x0, #0x430
  40d91c:	strb	w1, [x0, #64]
  40d920:	nop
  40d924:	ldr	x19, [sp, #16]
  40d928:	ldp	x29, x30, [sp], #48
  40d92c:	ret
  40d930:	sub	sp, sp, #0x480
  40d934:	stp	x29, x30, [sp]
  40d938:	mov	x29, sp
  40d93c:	stp	x19, x20, [sp, #16]
  40d940:	stp	x21, x22, [sp, #32]
  40d944:	add	x0, sp, #0x430
  40d948:	mov	x2, #0x50                  	// #80
  40d94c:	mov	w1, #0x2d                  	// #45
  40d950:	bl	402690 <memset@plt>
  40d954:	strb	wzr, [sp, #1151]
  40d958:	add	x0, sp, #0x430
  40d95c:	bl	4027c0 <puts@plt>
  40d960:	adrp	x0, 424000 <ferror@plt+0x21560>
  40d964:	add	x0, x0, #0x430
  40d968:	ldr	w1, [x0, #56]
  40d96c:	add	x0, sp, #0x30
  40d970:	mov	w2, #0x0                   	// #0
  40d974:	bl	40c714 <ferror@plt+0x9c74>
  40d978:	adrp	x0, 424000 <ferror@plt+0x21560>
  40d97c:	add	x0, x0, #0x430
  40d980:	ldr	x0, [x0, #8]
  40d984:	mov	w1, #0x0                   	// #0
  40d988:	bl	40b040 <ferror@plt+0x85a0>
  40d98c:	mov	x19, x0
  40d990:	adrp	x0, 424000 <ferror@plt+0x21560>
  40d994:	add	x0, x0, #0x430
  40d998:	ldr	x0, [x0, #16]
  40d99c:	mov	w1, #0x1                   	// #1
  40d9a0:	bl	40b040 <ferror@plt+0x85a0>
  40d9a4:	mov	x20, x0
  40d9a8:	adrp	x0, 424000 <ferror@plt+0x21560>
  40d9ac:	add	x0, x0, #0x430
  40d9b0:	ldr	x0, [x0, #24]
  40d9b4:	mov	w4, #0x2                   	// #2
  40d9b8:	mov	w3, #0x0                   	// #0
  40d9bc:	mov	w2, #0x4                   	// #4
  40d9c0:	mov	w1, #0x0                   	// #0
  40d9c4:	bl	40b0e4 <ferror@plt+0x8644>
  40d9c8:	mov	x21, x0
  40d9cc:	adrp	x0, 424000 <ferror@plt+0x21560>
  40d9d0:	add	x0, x0, #0x430
  40d9d4:	ldr	x0, [x0, #32]
  40d9d8:	mov	w4, #0x3                   	// #3
  40d9dc:	mov	w3, #0x0                   	// #0
  40d9e0:	mov	w2, #0x4                   	// #4
  40d9e4:	mov	w1, #0x0                   	// #0
  40d9e8:	bl	40b0e4 <ferror@plt+0x8644>
  40d9ec:	mov	x22, x0
  40d9f0:	adrp	x0, 424000 <ferror@plt+0x21560>
  40d9f4:	add	x0, x0, #0x430
  40d9f8:	ldr	x2, [x0, #24]
  40d9fc:	adrp	x0, 424000 <ferror@plt+0x21560>
  40da00:	add	x0, x0, #0x430
  40da04:	ldr	x0, [x0, #32]
  40da08:	mov	x1, x0
  40da0c:	mov	x0, x2
  40da10:	bl	40c688 <ferror@plt+0x9be8>
  40da14:	mov	x1, x0
  40da18:	add	x0, sp, #0x30
  40da1c:	mov	x6, x0
  40da20:	mov	x5, x1
  40da24:	mov	x4, x22
  40da28:	mov	x3, x21
  40da2c:	mov	x2, x20
  40da30:	mov	x1, x19
  40da34:	adrp	x0, 411000 <ferror@plt+0xe560>
  40da38:	add	x0, x0, #0xd90
  40da3c:	bl	4029c0 <printf@plt>
  40da40:	adrp	x0, 424000 <ferror@plt+0x21560>
  40da44:	add	x0, x0, #0x430
  40da48:	ldr	x0, [x0]
  40da4c:	mov	x2, x0
  40da50:	adrp	x0, 411000 <ferror@plt+0xe560>
  40da54:	add	x1, x0, #0xdb0
  40da58:	adrp	x0, 411000 <ferror@plt+0xe560>
  40da5c:	add	x0, x0, #0xdc0
  40da60:	bl	402450 <ngettext@plt>
  40da64:	mov	x19, x0
  40da68:	adrp	x0, 424000 <ferror@plt+0x21560>
  40da6c:	add	x0, x0, #0x430
  40da70:	ldr	x0, [x0]
  40da74:	mov	w1, #0x0                   	// #0
  40da78:	bl	40b040 <ferror@plt+0x85a0>
  40da7c:	mov	x1, x0
  40da80:	mov	x0, x19
  40da84:	bl	4029c0 <printf@plt>
  40da88:	nop
  40da8c:	ldp	x19, x20, [sp, #16]
  40da90:	ldp	x21, x22, [sp, #32]
  40da94:	ldp	x29, x30, [sp]
  40da98:	add	sp, sp, #0x480
  40da9c:	ret
  40daa0:	stp	x29, x30, [sp, #-32]!
  40daa4:	mov	x29, sp
  40daa8:	str	x19, [sp, #16]
  40daac:	mov	w0, #0xa                   	// #10
  40dab0:	bl	4029f0 <putchar@plt>
  40dab4:	adrp	x0, 411000 <ferror@plt+0xe560>
  40dab8:	add	x0, x0, #0xdd0
  40dabc:	bl	402a50 <gettext@plt>
  40dac0:	bl	4027c0 <puts@plt>
  40dac4:	adrp	x0, 411000 <ferror@plt+0xe560>
  40dac8:	add	x0, x0, #0xdd8
  40dacc:	bl	402a50 <gettext@plt>
  40dad0:	mov	x19, x0
  40dad4:	adrp	x0, 424000 <ferror@plt+0x21560>
  40dad8:	add	x0, x0, #0x430
  40dadc:	ldr	x0, [x0]
  40dae0:	mov	w1, #0x0                   	// #0
  40dae4:	bl	40b040 <ferror@plt+0x85a0>
  40dae8:	mov	x1, x0
  40daec:	mov	x0, x19
  40daf0:	bl	4029c0 <printf@plt>
  40daf4:	adrp	x0, 424000 <ferror@plt+0x21560>
  40daf8:	add	x0, x0, #0x430
  40dafc:	ldr	x6, [x0, #8]
  40db00:	adrp	x0, 424000 <ferror@plt+0x21560>
  40db04:	add	x0, x0, #0x430
  40db08:	ldr	x1, [x0, #16]
  40db0c:	adrp	x0, 424000 <ferror@plt+0x21560>
  40db10:	add	x0, x0, #0x430
  40db14:	ldr	x2, [x0, #24]
  40db18:	adrp	x0, 424000 <ferror@plt+0x21560>
  40db1c:	add	x0, x0, #0x430
  40db20:	ldr	x3, [x0, #32]
  40db24:	adrp	x0, 424000 <ferror@plt+0x21560>
  40db28:	add	x0, x0, #0x430
  40db2c:	ldr	w4, [x0, #56]
  40db30:	adrp	x0, 424000 <ferror@plt+0x21560>
  40db34:	add	x0, x0, #0x430
  40db38:	ldr	x0, [x0, #40]
  40db3c:	mov	x5, x0
  40db40:	mov	x0, x6
  40db44:	bl	40ca80 <ferror@plt+0x9fe0>
  40db48:	bl	407854 <ferror@plt+0x4db4>
  40db4c:	cmp	w0, #0x3
  40db50:	b.ls	40dc04 <ferror@plt+0xb164>  // b.plast
  40db54:	adrp	x0, 411000 <ferror@plt+0xe560>
  40db58:	add	x0, x0, #0xc58
  40db5c:	bl	402a50 <gettext@plt>
  40db60:	mov	x19, x0
  40db64:	adrp	x0, 424000 <ferror@plt+0x21560>
  40db68:	add	x0, x0, #0x430
  40db6c:	ldr	x0, [x0, #48]
  40db70:	bl	40af60 <ferror@plt+0x84c0>
  40db74:	mov	w1, #0x0                   	// #0
  40db78:	bl	40b040 <ferror@plt+0x85a0>
  40db7c:	mov	x1, x0
  40db80:	mov	x0, x19
  40db84:	bl	4029c0 <printf@plt>
  40db88:	adrp	x0, 411000 <ferror@plt+0xe560>
  40db8c:	add	x0, x0, #0xc78
  40db90:	bl	402a50 <gettext@plt>
  40db94:	mov	x19, x0
  40db98:	adrp	x0, 424000 <ferror@plt+0x21560>
  40db9c:	add	x0, x0, #0x430
  40dba0:	ldrb	w0, [x0, #64]
  40dba4:	cmp	w0, #0x0
  40dba8:	b.eq	40dbbc <ferror@plt+0xb11c>  // b.none
  40dbac:	adrp	x0, 411000 <ferror@plt+0xe560>
  40dbb0:	add	x0, x0, #0xc98
  40dbb4:	bl	402a50 <gettext@plt>
  40dbb8:	b	40dbc8 <ferror@plt+0xb128>
  40dbbc:	adrp	x0, 411000 <ferror@plt+0xe560>
  40dbc0:	add	x0, x0, #0xca0
  40dbc4:	bl	402a50 <gettext@plt>
  40dbc8:	mov	x1, x0
  40dbcc:	mov	x0, x19
  40dbd0:	bl	4029c0 <printf@plt>
  40dbd4:	adrp	x0, 411000 <ferror@plt+0xe560>
  40dbd8:	add	x0, x0, #0xca8
  40dbdc:	bl	402a50 <gettext@plt>
  40dbe0:	mov	x19, x0
  40dbe4:	adrp	x0, 424000 <ferror@plt+0x21560>
  40dbe8:	add	x0, x0, #0x430
  40dbec:	ldr	w0, [x0, #60]
  40dbf0:	bl	40b8c4 <ferror@plt+0x8e24>
  40dbf4:	mov	x1, x0
  40dbf8:	mov	x0, x19
  40dbfc:	bl	4029c0 <printf@plt>
  40dc00:	nop
  40dc04:	nop
  40dc08:	ldr	x19, [sp, #16]
  40dc0c:	ldp	x29, x30, [sp], #32
  40dc10:	ret
  40dc14:	sub	sp, sp, #0x440
  40dc18:	stp	x29, x30, [sp, #16]
  40dc1c:	add	x29, sp, #0x10
  40dc20:	stp	x19, x20, [sp, #32]
  40dc24:	stp	x21, x22, [sp, #48]
  40dc28:	adrp	x0, 424000 <ferror@plt+0x21560>
  40dc2c:	add	x0, x0, #0x430
  40dc30:	ldr	w1, [x0, #56]
  40dc34:	add	x0, sp, #0x40
  40dc38:	mov	w2, #0x0                   	// #0
  40dc3c:	bl	40c714 <ferror@plt+0x9c74>
  40dc40:	adrp	x0, 424000 <ferror@plt+0x21560>
  40dc44:	add	x0, x0, #0x430
  40dc48:	ldr	x19, [x0, #8]
  40dc4c:	adrp	x0, 424000 <ferror@plt+0x21560>
  40dc50:	add	x0, x0, #0x430
  40dc54:	ldr	x20, [x0, #16]
  40dc58:	adrp	x0, 424000 <ferror@plt+0x21560>
  40dc5c:	add	x0, x0, #0x430
  40dc60:	ldr	x21, [x0, #24]
  40dc64:	adrp	x0, 424000 <ferror@plt+0x21560>
  40dc68:	add	x0, x0, #0x430
  40dc6c:	ldr	x22, [x0, #32]
  40dc70:	adrp	x0, 424000 <ferror@plt+0x21560>
  40dc74:	add	x0, x0, #0x430
  40dc78:	ldr	x2, [x0, #24]
  40dc7c:	adrp	x0, 424000 <ferror@plt+0x21560>
  40dc80:	add	x0, x0, #0x430
  40dc84:	ldr	x0, [x0, #32]
  40dc88:	mov	x1, x0
  40dc8c:	mov	x0, x2
  40dc90:	bl	40c688 <ferror@plt+0x9be8>
  40dc94:	mov	x3, x0
  40dc98:	adrp	x0, 424000 <ferror@plt+0x21560>
  40dc9c:	add	x0, x0, #0x430
  40dca0:	ldr	x2, [x0, #40]
  40dca4:	adrp	x0, 424000 <ferror@plt+0x21560>
  40dca8:	add	x0, x0, #0x430
  40dcac:	ldr	x0, [x0]
  40dcb0:	add	x1, sp, #0x40
  40dcb4:	str	x0, [sp]
  40dcb8:	mov	x7, x2
  40dcbc:	mov	x6, x1
  40dcc0:	mov	x5, x3
  40dcc4:	mov	x4, x22
  40dcc8:	mov	x3, x21
  40dccc:	mov	x2, x20
  40dcd0:	mov	x1, x19
  40dcd4:	adrp	x0, 411000 <ferror@plt+0xe560>
  40dcd8:	add	x0, x0, #0xdf8
  40dcdc:	bl	4029c0 <printf@plt>
  40dce0:	bl	407854 <ferror@plt+0x4db4>
  40dce4:	cmp	w0, #0x3
  40dce8:	b.ls	40dd44 <ferror@plt+0xb2a4>  // b.plast
  40dcec:	adrp	x0, 424000 <ferror@plt+0x21560>
  40dcf0:	add	x0, x0, #0x430
  40dcf4:	ldr	x4, [x0, #48]
  40dcf8:	adrp	x0, 424000 <ferror@plt+0x21560>
  40dcfc:	add	x0, x0, #0x430
  40dd00:	ldrb	w0, [x0, #64]
  40dd04:	cmp	w0, #0x0
  40dd08:	b.eq	40dd18 <ferror@plt+0xb278>  // b.none
  40dd0c:	adrp	x0, 411000 <ferror@plt+0xe560>
  40dd10:	add	x0, x0, #0xd68
  40dd14:	b	40dd20 <ferror@plt+0xb280>
  40dd18:	adrp	x0, 411000 <ferror@plt+0xe560>
  40dd1c:	add	x0, x0, #0xd70
  40dd20:	adrp	x1, 424000 <ferror@plt+0x21560>
  40dd24:	add	x1, x1, #0x430
  40dd28:	ldr	w1, [x1, #60]
  40dd2c:	mov	w3, w1
  40dd30:	mov	x2, x0
  40dd34:	mov	x1, x4
  40dd38:	adrp	x0, 411000 <ferror@plt+0xe560>
  40dd3c:	add	x0, x0, #0xe20
  40dd40:	bl	4029c0 <printf@plt>
  40dd44:	mov	w0, #0xa                   	// #10
  40dd48:	bl	4029f0 <putchar@plt>
  40dd4c:	nop
  40dd50:	ldp	x19, x20, [sp, #32]
  40dd54:	ldp	x21, x22, [sp, #48]
  40dd58:	ldp	x29, x30, [sp, #16]
  40dd5c:	add	sp, sp, #0x440
  40dd60:	ret
  40dd64:	stp	x29, x30, [sp, #-16]!
  40dd68:	mov	x29, sp
  40dd6c:	adrp	x0, 424000 <ferror@plt+0x21560>
  40dd70:	add	x0, x0, #0x4ac
  40dd74:	ldrb	w0, [x0]
  40dd78:	cmp	w0, #0x0
  40dd7c:	b.eq	40dd88 <ferror@plt+0xb2e8>  // b.none
  40dd80:	bl	40dc14 <ferror@plt+0xb174>
  40dd84:	b	40ddb8 <ferror@plt+0xb318>
  40dd88:	adrp	x0, 424000 <ferror@plt+0x21560>
  40dd8c:	add	x0, x0, #0x430
  40dd90:	ldr	x0, [x0]
  40dd94:	cmp	x0, #0x1
  40dd98:	b.ls	40ddb8 <ferror@plt+0xb318>  // b.plast
  40dd9c:	bl	407854 <ferror@plt+0x4db4>
  40dda0:	cmp	w0, #0x2
  40dda4:	b.hi	40ddb0 <ferror@plt+0xb310>  // b.pmore
  40dda8:	bl	40d930 <ferror@plt+0xae90>
  40ddac:	b	40ddb8 <ferror@plt+0xb318>
  40ddb0:	bl	40daa0 <ferror@plt+0xb000>
  40ddb4:	nop
  40ddb8:	nop
  40ddbc:	ldp	x29, x30, [sp], #16
  40ddc0:	ret
  40ddc4:	stp	x29, x30, [sp, #-80]!
  40ddc8:	mov	x29, sp
  40ddcc:	str	x0, [sp, #24]
  40ddd0:	adrp	x0, 424000 <ferror@plt+0x21560>
  40ddd4:	add	x0, x0, #0x4b4
  40ddd8:	ldr	w0, [x0]
  40dddc:	cmp	w0, #0x1
  40dde0:	b.eq	40de08 <ferror@plt+0xb368>  // b.none
  40dde4:	adrp	x0, 424000 <ferror@plt+0x21560>
  40dde8:	add	x0, x0, #0x4b4
  40ddec:	ldr	w0, [x0]
  40ddf0:	cmp	w0, #0x0
  40ddf4:	b.eq	40de08 <ferror@plt+0xb368>  // b.none
  40ddf8:	adrp	x0, 411000 <ferror@plt+0xe560>
  40ddfc:	add	x0, x0, #0xe30
  40de00:	bl	402a50 <gettext@plt>
  40de04:	bl	408c24 <ferror@plt+0x6184>
  40de08:	ldr	x0, [sp, #24]
  40de0c:	bl	4079f0 <ferror@plt+0x4f50>
  40de10:	ldr	x1, [sp, #24]
  40de14:	adrp	x0, 40e000 <ferror@plt+0xb560>
  40de18:	add	x0, x0, #0x28
  40de1c:	cmp	x1, x0
  40de20:	b.ne	40de38 <ferror@plt+0xb398>  // b.any
  40de24:	adrp	x0, 411000 <ferror@plt+0xe560>
  40de28:	add	x0, x0, #0xe70
  40de2c:	bl	402a50 <gettext@plt>
  40de30:	bl	408b74 <ferror@plt+0x60d4>
  40de34:	b	40df40 <ferror@plt+0xb4a0>
  40de38:	adrp	x0, 424000 <ferror@plt+0x21560>
  40de3c:	add	x0, x0, #0x4a9
  40de40:	strb	wzr, [x0]
  40de44:	adrp	x0, 424000 <ferror@plt+0x21560>
  40de48:	add	x0, x0, #0x4aa
  40de4c:	mov	w1, #0x1                   	// #1
  40de50:	strb	w1, [x0]
  40de54:	ldr	x0, [sp, #24]
  40de58:	bl	406014 <ferror@plt+0x3574>
  40de5c:	str	x0, [sp, #64]
  40de60:	ldr	x0, [sp, #64]
  40de64:	cmp	x0, #0x0
  40de68:	b.eq	40df3c <ferror@plt+0xb49c>  // b.none
  40de6c:	adrp	x0, 411000 <ferror@plt+0xe560>
  40de70:	add	x0, x0, #0xea8
  40de74:	add	x2, sp, #0x20
  40de78:	mov	x3, x0
  40de7c:	ldp	x0, x1, [x3]
  40de80:	stp	x0, x1, [x2]
  40de84:	ldp	x0, x1, [x3, #16]
  40de88:	stp	x0, x1, [x2, #16]
  40de8c:	add	x0, sp, #0x20
  40de90:	ldr	x1, [sp, #64]
  40de94:	bl	40b9f0 <ferror@plt+0x8f50>
  40de98:	and	w0, w0, #0xff
  40de9c:	eor	w0, w0, #0x1
  40dea0:	and	w0, w0, #0xff
  40dea4:	cmp	w0, #0x0
  40dea8:	b.eq	40df2c <ferror@plt+0xb48c>  // b.none
  40deac:	adrp	x0, 424000 <ferror@plt+0x21560>
  40deb0:	add	x0, x0, #0x4ac
  40deb4:	ldrb	w0, [x0]
  40deb8:	cmp	w0, #0x0
  40debc:	b.eq	40ded4 <ferror@plt+0xb434>  // b.none
  40dec0:	add	x0, sp, #0x20
  40dec4:	ldr	x1, [sp, #64]
  40dec8:	bl	40d40c <ferror@plt+0xa96c>
  40decc:	strb	w0, [sp, #79]
  40ded0:	b	40df04 <ferror@plt+0xb464>
  40ded4:	bl	407854 <ferror@plt+0x4db4>
  40ded8:	cmp	w0, #0x2
  40dedc:	b.hi	40def4 <ferror@plt+0xb454>  // b.pmore
  40dee0:	add	x0, sp, #0x20
  40dee4:	ldr	x1, [sp, #64]
  40dee8:	bl	40c868 <ferror@plt+0x9dc8>
  40deec:	strb	w0, [sp, #79]
  40def0:	b	40df04 <ferror@plt+0xb464>
  40def4:	add	x0, sp, #0x20
  40def8:	ldr	x1, [sp, #64]
  40defc:	bl	40cc00 <ferror@plt+0xa160>
  40df00:	strb	w0, [sp, #79]
  40df04:	ldrb	w0, [sp, #79]
  40df08:	eor	w0, w0, #0x1
  40df0c:	and	w0, w0, #0xff
  40df10:	cmp	w0, #0x0
  40df14:	b.eq	40df20 <ferror@plt+0xb480>  // b.none
  40df18:	add	x0, sp, #0x20
  40df1c:	bl	40d774 <ferror@plt+0xacd4>
  40df20:	ldr	x0, [sp, #32]
  40df24:	mov	x1, #0x0                   	// #0
  40df28:	bl	4027a0 <lzma_index_end@plt>
  40df2c:	mov	w1, #0x0                   	// #0
  40df30:	ldr	x0, [sp, #64]
  40df34:	bl	406720 <ferror@plt+0x3c80>
  40df38:	b	40df40 <ferror@plt+0xb4a0>
  40df3c:	nop
  40df40:	ldp	x29, x30, [sp], #80
  40df44:	ret
  40df48:	stp	x29, x30, [sp, #-64]!
  40df4c:	mov	x29, sp
  40df50:	stp	x19, x20, [sp, #16]
  40df54:	adrp	x20, 423000 <ferror@plt+0x20560>
  40df58:	add	x20, x20, #0xdd0
  40df5c:	stp	x21, x22, [sp, #32]
  40df60:	adrp	x21, 423000 <ferror@plt+0x20560>
  40df64:	add	x21, x21, #0xdc8
  40df68:	sub	x20, x20, x21
  40df6c:	mov	w22, w0
  40df70:	stp	x23, x24, [sp, #48]
  40df74:	mov	x23, x1
  40df78:	mov	x24, x2
  40df7c:	bl	4023a8 <lzma_index_total_size@plt-0x38>
  40df80:	cmp	xzr, x20, asr #3
  40df84:	b.eq	40dfb0 <ferror@plt+0xb510>  // b.none
  40df88:	asr	x20, x20, #3
  40df8c:	mov	x19, #0x0                   	// #0
  40df90:	ldr	x3, [x21, x19, lsl #3]
  40df94:	mov	x2, x24
  40df98:	add	x19, x19, #0x1
  40df9c:	mov	x1, x23
  40dfa0:	mov	w0, w22
  40dfa4:	blr	x3
  40dfa8:	cmp	x20, x19
  40dfac:	b.ne	40df90 <ferror@plt+0xb4f0>  // b.any
  40dfb0:	ldp	x19, x20, [sp, #16]
  40dfb4:	ldp	x21, x22, [sp, #32]
  40dfb8:	ldp	x23, x24, [sp, #48]
  40dfbc:	ldp	x29, x30, [sp], #64
  40dfc0:	ret
  40dfc4:	nop
  40dfc8:	ret
  40dfcc:	nop
  40dfd0:	mov	x2, x1
  40dfd4:	mov	x1, x0
  40dfd8:	mov	w0, #0x0                   	// #0
  40dfdc:	b	402a00 <__xstat@plt>
  40dfe0:	mov	x2, x1
  40dfe4:	mov	w1, w0
  40dfe8:	mov	w0, #0x0                   	// #0
  40dfec:	b	402930 <__fxstat@plt>
  40dff0:	mov	x2, x1
  40dff4:	mov	x1, x0
  40dff8:	mov	w0, #0x0                   	// #0
  40dffc:	b	4028c0 <__lxstat@plt>

Disassembly of section .fini:

000000000040e000 <.fini>:
  40e000:	stp	x29, x30, [sp, #-16]!
  40e004:	mov	x29, sp
  40e008:	ldp	x29, x30, [sp], #16
  40e00c:	ret
