{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1760282174258 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1760282174258 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 12 22:16:14 2025 " "Processing started: Sun Oct 12 22:16:14 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1760282174258 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1760282174258 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RV32I -c RV32I " "Command: quartus_map --read_settings_files=on --write_settings_files=off RV32I -c RV32I" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1760282174258 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1760282174679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpu_control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file fpu_control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPU_Control_Unit " "Found entity 1: FPU_Control_Unit" {  } { { "FPU_Control_Unit.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/FPU_Control_Unit.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282174716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282174716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_exponent_bias.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_exponent_bias.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sub_Exponent_Bias " "Found entity 1: Sub_Exponent_Bias" {  } { { "Sub_Exponent_Bias.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/Sub_Exponent_Bias.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282174718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282174718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file sign_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sign_Unit " "Found entity 1: Sign_Unit" {  } { { "Sign_Unit.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/Sign_Unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282174720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282174720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_reg " "Found entity 1: shift_reg" {  } { { "shift_reg.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/shift_reg.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282174722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282174722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reciprocal.v 1 1 " "Found 1 design units, including 1 entities, in source file reciprocal.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reciprocal " "Found entity 1: Reciprocal" {  } { { "Reciprocal.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/Reciprocal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282174724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282174724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebit_div.v 1 1 " "Found 1 design units, including 1 entities, in source file onebit_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 OneBit_Div " "Found entity 1: OneBit_Div" {  } { { "OneBit_Div.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/OneBit_Div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282174726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282174726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nr_iteration.v 1 1 " "Found 1 design units, including 1 entities, in source file nr_iteration.v" { { "Info" "ISGN_ENTITY_NAME" "1 NR_Iteration " "Found entity 1: NR_Iteration" {  } { { "NR_Iteration.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/NR_Iteration.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282174728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282174728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "normalizer.v 1 1 " "Found 1 design units, including 1 entities, in source file normalizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Normalizer " "Found entity 1: Normalizer" {  } { { "Normalizer.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/Normalizer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282174730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282174730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m_white_ball.v 1 1 " "Found 1 design units, including 1 entities, in source file m_white_ball.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_white_ball " "Found entity 1: M_white_ball" {  } { { "M_white_ball.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/M_white_ball.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282174731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282174731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m_kogge_stone.v 1 1 " "Found 1 design units, including 1 entities, in source file m_kogge_stone.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_kogge_stone " "Found entity 1: M_kogge_stone" {  } { { "M_kogge_stone.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/M_kogge_stone.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282174734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282174734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m_diamond.v 1 1 " "Found 1 design units, including 1 entities, in source file m_diamond.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_diamond " "Found entity 1: M_diamond" {  } { { "M_diamond.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/M_diamond.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282174736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282174736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m_black_ball.v 1 1 " "Found 1 design units, including 1 entities, in source file m_black_ball.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_black_ball " "Found entity 1: M_black_ball" {  } { { "M_black_ball.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/M_black_ball.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282174738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282174738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msquare_box.v 1 1 " "Found 1 design units, including 1 entities, in source file msquare_box.v" { { "Info" "ISGN_ENTITY_NAME" "1 Msquare_box " "Found entity 1: Msquare_box" {  } { { "Msquare_box.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/Msquare_box.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282174739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282174739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mant_div_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file mant_div_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mant_Div_Ctrl " "Found entity 1: Mant_Div_Ctrl" {  } { { "Mant_Div_Ctrl.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/Mant_Div_Ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282174742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282174742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mant_div.v 1 1 " "Found 1 design units, including 1 entities, in source file mant_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mant_Div " "Found entity 1: Mant_Div" {  } { { "Mant_Div.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/Mant_Div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282174743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282174743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mantissa_normalisation.v 1 1 " "Found 1 design units, including 1 entities, in source file mantissa_normalisation.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mantissa_Normalisation " "Found entity 1: Mantissa_Normalisation" {  } { { "Mantissa_Normalisation.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/Mantissa_Normalisation.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282174745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282174745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mantissa_multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file mantissa_multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mantissa_Multiplier " "Found entity 1: Mantissa_Multiplier" {  } { { "Mantissa_Multiplier.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/Mantissa_Multiplier.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282174746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282174746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inverse.v 1 1 " "Found 1 design units, including 1 entities, in source file inverse.v" { { "Info" "ISGN_ENTITY_NAME" "1 Inverse " "Found entity 1: Inverse" {  } { { "Inverse.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/Inverse.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282174748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282174748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_sub.v 1 1 " "Found 1 design units, including 1 entities, in source file fp_sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 FP_Sub " "Found entity 1: FP_Sub" {  } { { "FP_Sub.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/FP_Sub.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282174750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282174750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_reciprocal.v 1 1 " "Found 1 design units, including 1 entities, in source file fp_reciprocal.v" { { "Info" "ISGN_ENTITY_NAME" "1 FP_Reciprocal " "Found entity 1: FP_Reciprocal" {  } { { "FP_Reciprocal.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/FP_Reciprocal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282174752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282174752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_mul.v 1 1 " "Found 1 design units, including 1 entities, in source file fp_mul.v" { { "Info" "ISGN_ENTITY_NAME" "1 FP_Mul " "Found entity 1: FP_Mul" {  } { { "FP_Mul.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/FP_Mul.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282174754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282174754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_div.v 1 1 " "Found 1 design units, including 1 entities, in source file fp_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 FP_Div " "Found entity 1: FP_Div" {  } { { "FP_Div.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/FP_Div.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282174756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282174756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_add.v 1 1 " "Found 1 design units, including 1 entities, in source file fp_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 FP_Add " "Found entity 1: FP_Add" {  } { { "FP_Add.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/FP_Add.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282174758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282174758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "floating_seperation.v 1 1 " "Found 1 design units, including 1 entities, in source file floating_seperation.v" { { "Info" "ISGN_ENTITY_NAME" "1 Floating_Seperation " "Found entity 1: Floating_Seperation" {  } { { "Floating_Seperation.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/Floating_Seperation.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282174760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282174760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_norm.v 1 1 " "Found 1 design units, including 1 entities, in source file div_norm.v" { { "Info" "ISGN_ENTITY_NAME" "1 Div_Norm " "Found entity 1: Div_Norm" {  } { { "Div_Norm.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/Div_Norm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282174761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282174761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_exponent_bias.v 1 1 " "Found 1 design units, including 1 entities, in source file adder_exponent_bias.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder_Exponent_Bias " "Found entity 1: Adder_Exponent_Bias" {  } { { "Adder_Exponent_Bias.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/Adder_Exponent_Bias.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282174763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282174763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpu_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file fpu_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPU_Decoder " "Found entity 1: FPU_Decoder" {  } { { "FPU_Decoder.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/FPU_Decoder.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282174766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282174766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpu.v 1 1 " "Found 1 design units, including 1 entities, in source file fpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPU " "Found entity 1: FPU" {  } { { "FPU.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/FPU.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282174767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282174767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file fp_register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 FP_Register_File " "Found entity 1: FP_Register_File" {  } { { "FP_Register_File.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/FP_Register_File.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282174769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282174769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_id_registers.v 1 1 " "Found 1 design units, including 1 entities, in source file if_id_registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 if_id_registers " "Found entity 1: if_id_registers" {  } { { "if_id_registers.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/if_id_registers.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282174771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282174771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_ex_registers.v 1 1 " "Found 1 design units, including 1 entities, in source file id_ex_registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 id_ex_registers " "Found entity 1: id_ex_registers" {  } { { "id_ex_registers.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/id_ex_registers.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282174773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282174773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_mem_registers.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_mem_registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 ex_mem_registers " "Found entity 1: ex_mem_registers" {  } { { "ex_mem_registers.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/ex_mem_registers.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282174775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282174775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_wb_registers.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_wb_registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_wb_registers " "Found entity 1: mem_wb_registers" {  } { { "mem_wb_registers.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/mem_wb_registers.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282174776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282174776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file fetch_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 fetch_stage " "Found entity 1: fetch_stage" {  } { { "fetch_stage.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/fetch_stage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282174778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282174778 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "decode_stage.v(54) " "Verilog HDL Module Instantiation warning at decode_stage.v(54): ignored dangling comma in List of Port Connections" {  } { { "decode_stage.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/decode_stage.v" 54 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1760282174780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file decode_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 decode_stage " "Found entity 1: decode_stage" {  } { { "decode_stage.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/decode_stage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282174780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282174780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file execute_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 execute_stage " "Found entity 1: execute_stage" {  } { { "execute_stage.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/execute_stage.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282174782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282174782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_stage " "Found entity 1: memory_stage" {  } { { "memory_stage.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/memory_stage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282174784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282174784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "writeback_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file writeback_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 writeback_stage " "Found entity 1: writeback_stage" {  } { { "writeback_stage.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/writeback_stage.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282174786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282174786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rv32i.v 1 1 " "Found 1 design units, including 1 entities, in source file rv32i.v" { { "Info" "ISGN_ENTITY_NAME" "1 RV32I " "Found entity 1: RV32I" {  } { { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282174788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282174788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazard_control.v 1 1 " "Found 1 design units, including 1 entities, in source file hazard_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 hazard_control " "Found entity 1: hazard_control" {  } { { "hazard_control.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/hazard_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282174789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282174789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_module.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC_module " "Found entity 1: PC_module" {  } { { "PC_module.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/PC_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282174791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282174791 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.v " "Entity \"mux\" obtained from \"mux.v\" instead of from Quartus II megafunction library" {  } { { "mux.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1760282174792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282174793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282174793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Instruction_Memory " "Found entity 1: Instruction_Memory" {  } { { "Instruction_Memory.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/Instruction_Memory.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282174795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282174795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC_Adder " "Found entity 1: PC_Adder" {  } { { "PC_Adder.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/PC_Adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282174796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282174796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit " "Found entity 1: Control_Unit" {  } { { "Control_Unit.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/Control_Unit.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282174798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282174798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file main_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Main_Decoder " "Found entity 1: Main_Decoder" {  } { { "Main_Decoder.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/Main_Decoder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282174800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282174800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_Decoder " "Found entity 1: ALU_Decoder" {  } { { "ALU_Decoder.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/ALU_Decoder.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282174802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282174802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register_File " "Found entity 1: Register_File" {  } { { "Register_File.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/Register_File.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282174804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282174804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend.v 1 1 " "Found 1 design units, including 1 entities, in source file sign_extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sign_Extend " "Found entity 1: Sign_Extend" {  } { { "Sign_Extend.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/Sign_Extend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282174805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282174805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/ALU.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282174807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282174807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Memory " "Found entity 1: Data_Memory" {  } { { "Data_Memory.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/Data_Memory.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282174809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282174809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_3_by_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_3_by_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_3_by_1 " "Found entity 1: Mux_3_by_1" {  } { { "Mux_3_by_1.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/Mux_3_by_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282174811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282174811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazard_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file hazard_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 hazard_unit " "Found entity 1: hazard_unit" {  } { { "hazard_unit.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/hazard_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282174813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282174813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rv32i_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file rv32i_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 RV32IMF_tb " "Found entity 1: RV32IMF_tb" {  } { { "RV32I_tb.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282174815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282174815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m_multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file m_multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_Multiplier " "Found entity 1: M_Multiplier" {  } { { "M_Multiplier.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/M_Multiplier.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282174817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282174817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file m_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_Divider " "Found entity 1: M_Divider" {  } { { "M_Divider.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/M_Divider.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282174818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282174818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpu_inst.v 1 1 " "Found 1 design units, including 1 entities, in source file fpu_inst.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpu_inst " "Found entity 1: fpu_inst" {  } { { "fpu_inst.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/fpu_inst.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282174820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282174820 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk execute_stage.v(134) " "Verilog HDL Implicit Net warning at execute_stage.v(134): created implicit net for \"clk\"" {  } { { "execute_stage.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/execute_stage.v" 134 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1760282174820 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rst execute_stage.v(135) " "Verilog HDL Implicit Net warning at execute_stage.v(135): created implicit net for \"rst\"" {  } { { "execute_stage.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/execute_stage.v" 135 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1760282174820 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "FPResultSrcE RV32I.v(323) " "Verilog HDL Implicit Net warning at RV32I.v(323): created implicit net for \"FPResultSrcE\"" {  } { { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 323 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1760282174820 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RV32I " "Elaborating entity \"RV32I\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1760282174937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch_stage fetch_stage:fetch " "Elaborating entity \"fetch_stage\" for hierarchy \"fetch_stage:fetch\"" {  } { { "RV32I.v" "fetch" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282174943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux fetch_stage:fetch\|mux:PC_MUX " "Elaborating entity \"mux\" for hierarchy \"fetch_stage:fetch\|mux:PC_MUX\"" {  } { { "fetch_stage.v" "PC_MUX" { Text "C:/altera/13.0sp1/RV32IM_pineline/fetch_stage.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282174945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_module fetch_stage:fetch\|PC_module:Program_Counter " "Elaborating entity \"PC_module\" for hierarchy \"fetch_stage:fetch\|PC_module:Program_Counter\"" {  } { { "fetch_stage.v" "Program_Counter" { Text "C:/altera/13.0sp1/RV32IM_pineline/fetch_stage.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282174947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instruction_Memory fetch_stage:fetch\|Instruction_Memory:IMEM " "Elaborating entity \"Instruction_Memory\" for hierarchy \"fetch_stage:fetch\|Instruction_Memory:IMEM\"" {  } { { "fetch_stage.v" "IMEM" { Text "C:/altera/13.0sp1/RV32IM_pineline/fetch_stage.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282174949 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "50 0 1023 Instruction_Memory.v(13) " "Verilog HDL warning at Instruction_Memory.v(13): number of words (50) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "Instruction_Memory.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/Instruction_Memory.v" 13 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1760282174949 "|RV32I|fetch_stage:fetch|Instruction_Memory:IMEM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 Instruction_Memory.v(8) " "Net \"mem.data_a\" at Instruction_Memory.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "Instruction_Memory.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/Instruction_Memory.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1760282174949 "|RV32I|fetch_stage:fetch|Instruction_Memory:IMEM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 Instruction_Memory.v(8) " "Net \"mem.waddr_a\" at Instruction_Memory.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "Instruction_Memory.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/Instruction_Memory.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1760282174949 "|RV32I|fetch_stage:fetch|Instruction_Memory:IMEM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 Instruction_Memory.v(8) " "Net \"mem.we_a\" at Instruction_Memory.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "Instruction_Memory.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/Instruction_Memory.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1760282174949 "|RV32I|fetch_stage:fetch|Instruction_Memory:IMEM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_Adder fetch_stage:fetch\|PC_Adder:PC_adder " "Elaborating entity \"PC_Adder\" for hierarchy \"fetch_stage:fetch\|PC_Adder:PC_adder\"" {  } { { "fetch_stage.v" "PC_adder" { Text "C:/altera/13.0sp1/RV32IM_pineline/fetch_stage.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282174951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_id_registers if_id_registers:if_id " "Elaborating entity \"if_id_registers\" for hierarchy \"if_id_registers:if_id\"" {  } { { "RV32I.v" "if_id" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282174952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_stage decode_stage:decode " "Elaborating entity \"decode_stage\" for hierarchy \"decode_stage:decode\"" {  } { { "RV32I.v" "decode" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282174954 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_fpu_instr decode_stage.v(31) " "Verilog HDL or VHDL warning at decode_stage.v(31): object \"is_fpu_instr\" assigned a value but never read" {  } { { "decode_stage.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/decode_stage.v" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1760282174955 "|RV32I|decode_stage:decode"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FPRegWriteD decode_stage.v(22) " "Output port \"FPRegWriteD\" at decode_stage.v(22) has no driver" {  } { { "decode_stage.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/decode_stage.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1760282174957 "|RV32I|decode_stage:decode"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_Unit decode_stage:decode\|Control_Unit:control " "Elaborating entity \"Control_Unit\" for hierarchy \"decode_stage:decode\|Control_Unit:control\"" {  } { { "decode_stage.v" "control" { Text "C:/altera/13.0sp1/RV32IM_pineline/decode_stage.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282174966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Main_Decoder decode_stage:decode\|Control_Unit:control\|Main_Decoder:md " "Elaborating entity \"Main_Decoder\" for hierarchy \"decode_stage:decode\|Control_Unit:control\|Main_Decoder:md\"" {  } { { "Control_Unit.v" "md" { Text "C:/altera/13.0sp1/RV32IM_pineline/Control_Unit.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282174968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_Decoder decode_stage:decode\|Control_Unit:control\|ALU_Decoder:alu_dec " "Elaborating entity \"ALU_Decoder\" for hierarchy \"decode_stage:decode\|Control_Unit:control\|ALU_Decoder:alu_dec\"" {  } { { "Control_Unit.v" "alu_dec" { Text "C:/altera/13.0sp1/RV32IM_pineline/Control_Unit.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282174970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPU_Control_Unit decode_stage:decode\|FPU_Control_Unit:fpu_control " "Elaborating entity \"FPU_Control_Unit\" for hierarchy \"decode_stage:decode\|FPU_Control_Unit:fpu_control\"" {  } { { "decode_stage.v" "fpu_control" { Text "C:/altera/13.0sp1/RV32IM_pineline/decode_stage.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282174972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_File decode_stage:decode\|Register_File:rf " "Elaborating entity \"Register_File\" for hierarchy \"decode_stage:decode\|Register_File:rf\"" {  } { { "decode_stage.v" "rf" { Text "C:/altera/13.0sp1/RV32IM_pineline/decode_stage.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282174974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FP_Register_File decode_stage:decode\|FP_Register_File:fprf " "Elaborating entity \"FP_Register_File\" for hierarchy \"decode_stage:decode\|FP_Register_File:fprf\"" {  } { { "decode_stage.v" "fprf" { Text "C:/altera/13.0sp1/RV32IM_pineline/decode_stage.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282174975 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i FP_Register_File.v(25) " "Verilog HDL Always Construct warning at FP_Register_File.v(25): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "FP_Register_File.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/FP_Register_File.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1760282174984 "|RV32I|decode_stage:decode|FP_Register_File:fprf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sign_Extend decode_stage:decode\|Sign_Extend:extension " "Elaborating entity \"Sign_Extend\" for hierarchy \"decode_stage:decode\|Sign_Extend:extension\"" {  } { { "decode_stage.v" "extension" { Text "C:/altera/13.0sp1/RV32IM_pineline/decode_stage.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282174986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "id_ex_registers id_ex_registers:id_ex " "Elaborating entity \"id_ex_registers\" for hierarchy \"id_ex_registers:id_ex\"" {  } { { "RV32I.v" "id_ex" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282174987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "execute_stage execute_stage:execute " "Elaborating entity \"execute_stage\" for hierarchy \"execute_stage:execute\"" {  } { { "RV32I.v" "execute" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282174991 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "execute_stage.v(76) " "Verilog HDL Case Statement information at execute_stage.v(76): all case item expressions in this case statement are onehot" {  } { { "execute_stage.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/execute_stage.v" 76 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1760282174993 "|RV32I|execute_stage:execute"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "execute_stage.v(83) " "Verilog HDL Case Statement information at execute_stage.v(83): all case item expressions in this case statement are onehot" {  } { { "execute_stage.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/execute_stage.v" 83 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1760282174993 "|RV32I|execute_stage:execute"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "execute_stage.v(100) " "Verilog HDL Case Statement information at execute_stage.v(100): all case item expressions in this case statement are onehot" {  } { { "execute_stage.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/execute_stage.v" 100 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1760282174993 "|RV32I|execute_stage:execute"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "execute_stage.v(106) " "Verilog HDL Case Statement information at execute_stage.v(106): all case item expressions in this case statement are onehot" {  } { { "execute_stage.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/execute_stage.v" 106 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1760282174993 "|RV32I|execute_stage:execute"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU execute_stage:execute\|ALU:alu_inst " "Elaborating entity \"ALU\" for hierarchy \"execute_stage:execute\|ALU:alu_inst\"" {  } { { "execute_stage.v" "alu_inst" { Text "C:/altera/13.0sp1/RV32IM_pineline/execute_stage.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282174994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPU execute_stage:execute\|FPU:fpu_inst " "Elaborating entity \"FPU\" for hierarchy \"execute_stage:execute\|FPU:fpu_inst\"" {  } { { "execute_stage.v" "fpu_inst" { Text "C:/altera/13.0sp1/RV32IM_pineline/execute_stage.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282174996 ""}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "sx float_lt FPU.v(155) " "Verilog HDL warning at FPU.v(155): variable sx in static task or function float_lt may have unintended latch behavior" {  } { { "FPU.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/FPU.v" 155 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "Quartus II" 0 -1 1760282175000 "|FPU"}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "sy float_lt FPU.v(155) " "Verilog HDL warning at FPU.v(155): variable sy in static task or function float_lt may have unintended latch behavior" {  } { { "FPU.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/FPU.v" 155 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "Quartus II" 0 -1 1760282175000 "|FPU"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "FPU.v(217) " "Verilog HDL warning at FPU.v(217): converting signed shift amount to unsigned" {  } { { "FPU.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/FPU.v" 217 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Quartus II" 0 -1 1760282175000 "|FPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 32 FPU.v(217) " "Verilog HDL assignment warning at FPU.v(217): truncated value with size 48 to match size of target (32)" {  } { { "FPU.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/FPU.v" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1760282175000 "|FPU"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "FPU.v(225) " "Verilog HDL warning at FPU.v(225): converting signed shift amount to unsigned" {  } { { "FPU.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/FPU.v" 225 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Quartus II" 0 -1 1760282175000 "|FPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 32 FPU.v(225) " "Verilog HDL assignment warning at FPU.v(225): truncated value with size 48 to match size of target (32)" {  } { { "FPU.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/FPU.v" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1760282175000 "|FPU"}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "e float_to_int FPU.v(191) " "Verilog HDL warning at FPU.v(191): variable e in static task or function float_to_int may have unintended latch behavior" {  } { { "FPU.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/FPU.v" 191 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "Quartus II" 0 -1 1760282175000 "|FPU"}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "mant float_to_int FPU.v(192) " "Verilog HDL warning at FPU.v(192): variable mant in static task or function float_to_int may have unintended latch behavior" {  } { { "FPU.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/FPU.v" 192 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "Quartus II" 0 -1 1760282175000 "|FPU"}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "shift float_to_int FPU.v(194) " "Verilog HDL warning at FPU.v(194): variable shift in static task or function float_to_int may have unintended latch behavior" {  } { { "FPU.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/FPU.v" 194 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "Quartus II" 0 -1 1760282175000 "|FPU"}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "uval float_to_int FPU.v(193) " "Verilog HDL warning at FPU.v(193): variable uval in static task or function float_to_int may have unintended latch behavior" {  } { { "FPU.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/FPU.v" 193 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "Quartus II" 0 -1 1760282175000 "|FPU"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "FPU.v(261) " "Verilog HDL warning at FPU.v(261): converting signed shift amount to unsigned" {  } { { "FPU.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/FPU.v" 261 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Quartus II" 0 -1 1760282175000 "|FPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 32 FPU.v(261) " "Verilog HDL assignment warning at FPU.v(261): truncated value with size 48 to match size of target (32)" {  } { { "FPU.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/FPU.v" 261 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1760282175000 "|FPU"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "FPU.v(265) " "Verilog HDL warning at FPU.v(265): converting signed shift amount to unsigned" {  } { { "FPU.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/FPU.v" 265 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Quartus II" 0 -1 1760282175000 "|FPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 32 FPU.v(265) " "Verilog HDL assignment warning at FPU.v(265): truncated value with size 48 to match size of target (32)" {  } { { "FPU.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/FPU.v" 265 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1760282175000 "|FPU"}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "e float_to_uint FPU.v(240) " "Verilog HDL warning at FPU.v(240): variable e in static task or function float_to_uint may have unintended latch behavior" {  } { { "FPU.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/FPU.v" 240 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "Quartus II" 0 -1 1760282175000 "|FPU"}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "mant float_to_uint FPU.v(241) " "Verilog HDL warning at FPU.v(241): variable mant in static task or function float_to_uint may have unintended latch behavior" {  } { { "FPU.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/FPU.v" 241 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "Quartus II" 0 -1 1760282175000 "|FPU"}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "shift float_to_uint FPU.v(243) " "Verilog HDL warning at FPU.v(243): variable shift in static task or function float_to_uint may have unintended latch behavior" {  } { { "FPU.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/FPU.v" 243 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "Quartus II" 0 -1 1760282175001 "|FPU"}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "uval float_to_uint FPU.v(242) " "Verilog HDL warning at FPU.v(242): variable uval in static task or function float_to_uint may have unintended latch behavior" {  } { { "FPU.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/FPU.v" 242 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "Quartus II" 0 -1 1760282175001 "|FPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FPU.v(298) " "Verilog HDL assignment warning at FPU.v(298): truncated value with size 32 to match size of target (8)" {  } { { "FPU.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/FPU.v" 298 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1760282175001 "|FPU"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "FPU.v(300) " "Verilog HDL warning at FPU.v(300): converting signed shift amount to unsigned" {  } { { "FPU.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/FPU.v" 300 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Quartus II" 0 -1 1760282175001 "|FPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 FPU.v(300) " "Verilog HDL assignment warning at FPU.v(300): truncated value with size 32 to match size of target (23)" {  } { { "FPU.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/FPU.v" 300 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1760282175001 "|FPU"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "FPU.v(302) " "Verilog HDL warning at FPU.v(302): converting signed shift amount to unsigned" {  } { { "FPU.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/FPU.v" 302 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Quartus II" 0 -1 1760282175001 "|FPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 FPU.v(302) " "Verilog HDL assignment warning at FPU.v(302): truncated value with size 32 to match size of target (23)" {  } { { "FPU.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/FPU.v" 302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1760282175001 "|FPU"}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "sign int_to_float FPU.v(275) " "Verilog HDL warning at FPU.v(275): variable sign in static task or function int_to_float may have unintended latch behavior" {  } { { "FPU.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/FPU.v" 275 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "Quartus II" 0 -1 1760282175001 "|FPU"}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "absval int_to_float FPU.v(276) " "Verilog HDL warning at FPU.v(276): variable absval in static task or function int_to_float may have unintended latch behavior" {  } { { "FPU.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/FPU.v" 276 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "Quartus II" 0 -1 1760282175001 "|FPU"}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "msb int_to_float FPU.v(277) " "Verilog HDL warning at FPU.v(277): variable msb in static task or function int_to_float may have unintended latch behavior" {  } { { "FPU.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/FPU.v" 277 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "Quartus II" 0 -1 1760282175001 "|FPU"}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "idx int_to_float FPU.v(278) " "Verilog HDL warning at FPU.v(278): variable idx in static task or function int_to_float may have unintended latch behavior" {  } { { "FPU.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/FPU.v" 278 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "Quartus II" 0 -1 1760282175001 "|FPU"}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "exponent int_to_float FPU.v(280) " "Verilog HDL warning at FPU.v(280): variable exponent in static task or function int_to_float may have unintended latch behavior" {  } { { "FPU.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/FPU.v" 280 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "Quartus II" 0 -1 1760282175001 "|FPU"}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "fract int_to_float FPU.v(279) " "Verilog HDL warning at FPU.v(279): variable fract in static task or function int_to_float may have unintended latch behavior" {  } { { "FPU.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/FPU.v" 279 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "Quartus II" 0 -1 1760282175001 "|FPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FP_Add execute_stage:execute\|FPU:fpu_inst\|FP_Add:u_fp_add " "Elaborating entity \"FP_Add\" for hierarchy \"execute_stage:execute\|FPU:fpu_inst\|FP_Add:u_fp_add\"" {  } { { "FPU.v" "u_fp_add" { Text "C:/altera/13.0sp1/RV32IM_pineline/FPU.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282175002 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "bigger_exp FP_Add.v(23) " "Verilog HDL Always Construct warning at FP_Add.v(23): inferring latch(es) for variable \"bigger_exp\", which holds its previous value in one or more paths through the always construct" {  } { { "FP_Add.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/FP_Add.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1760282175004 "|FPU|FP_Add:u_fp_add"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "exp_diff FP_Add.v(23) " "Verilog HDL Always Construct warning at FP_Add.v(23): inferring latch(es) for variable \"exp_diff\", which holds its previous value in one or more paths through the always construct" {  } { { "FP_Add.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/FP_Add.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1760282175004 "|FPU|FP_Add:u_fp_add"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FP_Sub execute_stage:execute\|FPU:fpu_inst\|FP_Sub:u_fp_sub " "Elaborating entity \"FP_Sub\" for hierarchy \"execute_stage:execute\|FPU:fpu_inst\|FP_Sub:u_fp_sub\"" {  } { { "FPU.v" "u_fp_sub" { Text "C:/altera/13.0sp1/RV32IM_pineline/FPU.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282175005 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "bigger_exp FP_Sub.v(23) " "Verilog HDL Always Construct warning at FP_Sub.v(23): inferring latch(es) for variable \"bigger_exp\", which holds its previous value in one or more paths through the always construct" {  } { { "FP_Sub.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/FP_Sub.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1760282175007 "|FPU|FP_Sub:u_fp_sub"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "exp_diff FP_Sub.v(23) " "Verilog HDL Always Construct warning at FP_Sub.v(23): inferring latch(es) for variable \"exp_diff\", which holds its previous value in one or more paths through the always construct" {  } { { "FP_Sub.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/FP_Sub.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1760282175007 "|FPU|FP_Sub:u_fp_sub"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FP_Mul execute_stage:execute\|FPU:fpu_inst\|FP_Mul:u_fp_mul " "Elaborating entity \"FP_Mul\" for hierarchy \"execute_stage:execute\|FPU:fpu_inst\|FP_Mul:u_fp_mul\"" {  } { { "FPU.v" "u_fp_mul" { Text "C:/altera/13.0sp1/RV32IM_pineline/FPU.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282175008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Floating_Seperation execute_stage:execute\|FPU:fpu_inst\|FP_Mul:u_fp_mul\|Floating_Seperation:SD_Initialisation_Unit " "Elaborating entity \"Floating_Seperation\" for hierarchy \"execute_stage:execute\|FPU:fpu_inst\|FP_Mul:u_fp_mul\|Floating_Seperation:SD_Initialisation_Unit\"" {  } { { "FP_Mul.v" "SD_Initialisation_Unit" { Text "C:/altera/13.0sp1/RV32IM_pineline/FP_Mul.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282175010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder_Exponent_Bias execute_stage:execute\|FPU:fpu_inst\|FP_Mul:u_fp_mul\|Adder_Exponent_Bias:SD_Adder_Exponent_Unit " "Elaborating entity \"Adder_Exponent_Bias\" for hierarchy \"execute_stage:execute\|FPU:fpu_inst\|FP_Mul:u_fp_mul\|Adder_Exponent_Bias:SD_Adder_Exponent_Unit\"" {  } { { "FP_Mul.v" "SD_Adder_Exponent_Unit" { Text "C:/altera/13.0sp1/RV32IM_pineline/FP_Mul.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282175012 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp_sum Adder_Exponent_Bias.v(10) " "Verilog HDL Always Construct warning at Adder_Exponent_Bias.v(10): inferring latch(es) for variable \"temp_sum\", which holds its previous value in one or more paths through the always construct" {  } { { "Adder_Exponent_Bias.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/Adder_Exponent_Bias.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1760282175012 "|FPU|FP_Mul:u_fp_mul|Adder_Exponent_Bias:SD_Adder_Exponent_Unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mantissa_Normalisation execute_stage:execute\|FPU:fpu_inst\|FP_Mul:u_fp_mul\|Mantissa_Normalisation:SD_Mantissa_Normalisation_Unit " "Elaborating entity \"Mantissa_Normalisation\" for hierarchy \"execute_stage:execute\|FPU:fpu_inst\|FP_Mul:u_fp_mul\|Mantissa_Normalisation:SD_Mantissa_Normalisation_Unit\"" {  } { { "FP_Mul.v" "SD_Mantissa_Normalisation_Unit" { Text "C:/altera/13.0sp1/RV32IM_pineline/FP_Mul.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282175013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mantissa_Multiplier execute_stage:execute\|FPU:fpu_inst\|FP_Mul:u_fp_mul\|Mantissa_Multiplier:SD_Matissa_Mul_Mtiplier_Unit " "Elaborating entity \"Mantissa_Multiplier\" for hierarchy \"execute_stage:execute\|FPU:fpu_inst\|FP_Mul:u_fp_mul\|Mantissa_Multiplier:SD_Matissa_Mul_Mtiplier_Unit\"" {  } { { "FP_Mul.v" "SD_Matissa_Mul_Mtiplier_Unit" { Text "C:/altera/13.0sp1/RV32IM_pineline/FP_Mul.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282175015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Normalizer execute_stage:execute\|FPU:fpu_inst\|FP_Mul:u_fp_mul\|Normalizer:Normalizer_Unit " "Elaborating entity \"Normalizer\" for hierarchy \"execute_stage:execute\|FPU:fpu_inst\|FP_Mul:u_fp_mul\|Normalizer:Normalizer_Unit\"" {  } { { "FP_Mul.v" "Normalizer_Unit" { Text "C:/altera/13.0sp1/RV32IM_pineline/FP_Mul.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282175017 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "shifted_mant Normalizer.v(9) " "Verilog HDL or VHDL warning at Normalizer.v(9): object \"shifted_mant\" assigned a value but never read" {  } { { "Normalizer.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/Normalizer.v" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1760282175018 "|FPU|FP_Mul:u_fp_mul|Normalizer:Normalizer_Unit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "guard Normalizer.v(10) " "Verilog HDL or VHDL warning at Normalizer.v(10): object \"guard\" assigned a value but never read" {  } { { "Normalizer.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/Normalizer.v" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1760282175018 "|FPU|FP_Mul:u_fp_mul|Normalizer:Normalizer_Unit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "round Normalizer.v(10) " "Verilog HDL or VHDL warning at Normalizer.v(10): object \"round\" assigned a value but never read" {  } { { "Normalizer.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/Normalizer.v" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1760282175018 "|FPU|FP_Mul:u_fp_mul|Normalizer:Normalizer_Unit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sticky Normalizer.v(10) " "Verilog HDL or VHDL warning at Normalizer.v(10): object \"sticky\" assigned a value but never read" {  } { { "Normalizer.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/Normalizer.v" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1760282175018 "|FPU|FP_Mul:u_fp_mul|Normalizer:Normalizer_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 23 Normalizer.v(92) " "Verilog HDL assignment warning at Normalizer.v(92): truncated value with size 48 to match size of target (23)" {  } { { "Normalizer.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/Normalizer.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1760282175018 "|FPU|FP_Mul:u_fp_mul|Normalizer:Normalizer_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 23 Normalizer.v(97) " "Verilog HDL assignment warning at Normalizer.v(97): truncated value with size 48 to match size of target (23)" {  } { { "Normalizer.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/Normalizer.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1760282175018 "|FPU|FP_Mul:u_fp_mul|Normalizer:Normalizer_Unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sign_Unit execute_stage:execute\|FPU:fpu_inst\|FP_Mul:u_fp_mul\|Sign_Unit:Sign_Unit " "Elaborating entity \"Sign_Unit\" for hierarchy \"execute_stage:execute\|FPU:fpu_inst\|FP_Mul:u_fp_mul\|Sign_Unit:Sign_Unit\"" {  } { { "FP_Mul.v" "Sign_Unit" { Text "C:/altera/13.0sp1/RV32IM_pineline/FP_Mul.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282175019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FP_Div execute_stage:execute\|FPU:fpu_inst\|FP_Div:u_fp_div " "Elaborating entity \"FP_Div\" for hierarchy \"execute_stage:execute\|FPU:fpu_inst\|FP_Div:u_fp_div\"" {  } { { "FPU.v" "u_fp_div" { Text "C:/altera/13.0sp1/RV32IM_pineline/FPU.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282175021 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 FP_Div.v(164) " "Verilog HDL assignment warning at FP_Div.v(164): truncated value with size 32 to match size of target (2)" {  } { { "FP_Div.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/FP_Div.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1760282175023 "|RV32I|execute_stage:execute|FPU:fpu_inst|FP_Div:u_fp_div"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NR_Iteration execute_stage:execute\|FPU:fpu_inst\|FP_Div:u_fp_div\|NR_Iteration:iter1 " "Elaborating entity \"NR_Iteration\" for hierarchy \"execute_stage:execute\|FPU:fpu_inst\|FP_Div:u_fp_div\|NR_Iteration:iter1\"" {  } { { "FP_Div.v" "iter1" { Text "C:/altera/13.0sp1/RV32IM_pineline/FP_Div.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282175033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ex_mem_registers ex_mem_registers:ex_mem " "Elaborating entity \"ex_mem_registers\" for hierarchy \"ex_mem_registers:ex_mem\"" {  } { { "RV32I.v" "ex_mem" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282175211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_stage memory_stage:memory " "Elaborating entity \"memory_stage\" for hierarchy \"memory_stage:memory\"" {  } { { "RV32I.v" "memory" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282175214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Memory memory_stage:memory\|Data_Memory:dmem " "Elaborating entity \"Data_Memory\" for hierarchy \"memory_stage:memory\|Data_Memory:dmem\"" {  } { { "memory_stage.v" "dmem" { Text "C:/altera/13.0sp1/RV32IM_pineline/memory_stage.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282175216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_wb_registers mem_wb_registers:mem_wb " "Elaborating entity \"mem_wb_registers\" for hierarchy \"mem_wb_registers:mem_wb\"" {  } { { "RV32I.v" "mem_wb" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282175217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "writeback_stage writeback_stage:writeback " "Elaborating entity \"writeback_stage\" for hierarchy \"writeback_stage:writeback\"" {  } { { "RV32I.v" "writeback" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 417 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282175220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazard_unit hazard_unit:data_hazard_unit " "Elaborating entity \"hazard_unit\" for hierarchy \"hazard_unit:data_hazard_unit\"" {  } { { "RV32I.v" "data_hazard_unit" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 447 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282175222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazard_control hazard_control:hazard_controller " "Elaborating entity \"hazard_control\" for hierarchy \"hazard_control:hazard_controller\"" {  } { { "RV32I.v" "hazard_controller" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 482 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282175223 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/altera/13.0sp1/RV32IM_pineline/db/RV32I.ram0_Data_Memory_76112063.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/altera/13.0sp1/RV32IM_pineline/db/RV32I.ram0_Data_Memory_76112063.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1760282180759 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "memory_stage:memory\|Data_Memory:dmem\|mem_rtl_0 " "Inferred RAM node \"memory_stage:memory\|Data_Memory:dmem\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1760282180760 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/altera/13.0sp1/RV32IM_pineline/db/RV32I.ram0_Data_Memory_76112063.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/altera/13.0sp1/RV32IM_pineline/db/RV32I.ram0_Data_Memory_76112063.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1760282180778 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/altera/13.0sp1/RV32IM_pineline/db/RV32I.ram0_Register_File_605be989.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/altera/13.0sp1/RV32IM_pineline/db/RV32I.ram0_Register_File_605be989.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1760282180780 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "decode_stage:decode\|Register_File:rf\|Register_rtl_0 " "Inferred RAM node \"decode_stage:decode\|Register_File:rf\|Register_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1760282180780 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/altera/13.0sp1/RV32IM_pineline/db/RV32I.ram0_Register_File_605be989.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/altera/13.0sp1/RV32IM_pineline/db/RV32I.ram0_Register_File_605be989.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1760282180781 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/altera/13.0sp1/RV32IM_pineline/db/RV32I.ram0_Register_File_605be989.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/altera/13.0sp1/RV32IM_pineline/db/RV32I.ram0_Register_File_605be989.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1760282180783 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "decode_stage:decode\|Register_File:rf\|Register_rtl_1 " "Inferred RAM node \"decode_stage:decode\|Register_File:rf\|Register_rtl_1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1760282180783 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/altera/13.0sp1/RV32IM_pineline/db/RV32I.ram0_Register_File_605be989.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/altera/13.0sp1/RV32IM_pineline/db/RV32I.ram0_Register_File_605be989.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1760282180784 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/altera/13.0sp1/RV32IM_pineline/db/RV32I.ram0_Instruction_Memory_6c21a04c.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/altera/13.0sp1/RV32IM_pineline/db/RV32I.ram0_Instruction_Memory_6c21a04c.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1760282180819 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "memory_stage:memory\|Data_Memory:dmem\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"memory_stage:memory\|Data_Memory:dmem\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1760282182508 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1760282182508 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1760282182508 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1760282182508 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1760282182508 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1760282182508 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1760282182508 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1760282182508 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1760282182508 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1760282182508 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1760282182508 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1760282182508 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1760282182508 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1760282182508 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/RV32I.ram0_Data_Memory_76112063.hdl.mif " "Parameter INIT_FILE set to db/RV32I.ram0_Data_Memory_76112063.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1760282182508 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1760282182508 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "decode_stage:decode\|Register_File:rf\|Register_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"decode_stage:decode\|Register_File:rf\|Register_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1760282182508 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1760282182508 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1760282182508 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1760282182508 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1760282182508 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1760282182508 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1760282182508 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1760282182508 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1760282182508 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1760282182508 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1760282182508 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1760282182508 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1760282182508 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1760282182508 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/RV32I.ram0_Register_File_605be989.hdl.mif " "Parameter INIT_FILE set to db/RV32I.ram0_Register_File_605be989.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1760282182508 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1760282182508 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "decode_stage:decode\|Register_File:rf\|Register_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"decode_stage:decode\|Register_File:rf\|Register_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1760282182508 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1760282182508 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1760282182508 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1760282182508 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1760282182508 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1760282182508 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1760282182508 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1760282182508 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1760282182508 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1760282182508 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1760282182508 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1760282182508 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1760282182508 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1760282182508 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/RV32I.ram0_Register_File_605be989.hdl.mif " "Parameter INIT_FILE set to db/RV32I.ram0_Register_File_605be989.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1760282182508 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1760282182508 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1760282182508 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "7 " "Inferred 7 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "execute_stage:execute\|ALU:alu_inst\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"execute_stage:execute\|ALU:alu_inst\|Div1\"" {  } { { "ALU.v" "Div1" { Text "C:/altera/13.0sp1/RV32IM_pineline/ALU.v" 165 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1760282182511 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "execute_stage:execute\|ALU:alu_inst\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"execute_stage:execute\|ALU:alu_inst\|Mod0\"" {  } { { "ALU.v" "Mod0" { Text "C:/altera/13.0sp1/RV32IM_pineline/ALU.v" 179 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1760282182511 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "execute_stage:execute\|ALU:alu_inst\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"execute_stage:execute\|ALU:alu_inst\|Mod1\"" {  } { { "ALU.v" "Mod1" { Text "C:/altera/13.0sp1/RV32IM_pineline/ALU.v" 188 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1760282182511 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "execute_stage:execute\|ALU:alu_inst\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"execute_stage:execute\|ALU:alu_inst\|Div0\"" {  } { { "ALU.v" "Div0" { Text "C:/altera/13.0sp1/RV32IM_pineline/ALU.v" 156 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1760282182511 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "execute_stage:execute\|ALU:alu_inst\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"execute_stage:execute\|ALU:alu_inst\|Mult1\"" {  } { { "ALU.v" "Mult1" { Text "C:/altera/13.0sp1/RV32IM_pineline/ALU.v" 54 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1760282182511 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "execute_stage:execute\|ALU:alu_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"execute_stage:execute\|ALU:alu_inst\|Mult0\"" {  } { { "ALU.v" "Mult0" { Text "C:/altera/13.0sp1/RV32IM_pineline/ALU.v" 53 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1760282182511 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "execute_stage:execute\|ALU:alu_inst\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"execute_stage:execute\|ALU:alu_inst\|Mult2\"" {  } { { "ALU.v" "Mult2" { Text "C:/altera/13.0sp1/RV32IM_pineline/ALU.v" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1760282182511 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1760282182511 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory_stage:memory\|Data_Memory:dmem\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"memory_stage:memory\|Data_Memory:dmem\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1760282182562 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory_stage:memory\|Data_Memory:dmem\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"memory_stage:memory\|Data_Memory:dmem\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282182562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282182562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282182562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282182562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282182562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282182562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282182562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282182562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282182562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282182562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282182562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282182562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282182562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282182562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/RV32I.ram0_Data_Memory_76112063.hdl.mif " "Parameter \"INIT_FILE\" = \"db/RV32I.ram0_Data_Memory_76112063.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282182562 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1760282182562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n3h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n3h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n3h1 " "Found entity 1: altsyncram_n3h1" {  } { { "db/altsyncram_n3h1.tdf" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/db/altsyncram_n3h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282182629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282182629 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "decode_stage:decode\|Register_File:rf\|altsyncram:Register_rtl_0 " "Elaborated megafunction instantiation \"decode_stage:decode\|Register_File:rf\|altsyncram:Register_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1760282182642 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "decode_stage:decode\|Register_File:rf\|altsyncram:Register_rtl_0 " "Instantiated megafunction \"decode_stage:decode\|Register_File:rf\|altsyncram:Register_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282182642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282182642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282182642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282182642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282182642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282182642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282182642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282182642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282182642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282182642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282182642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282182642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282182642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282182642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/RV32I.ram0_Register_File_605be989.hdl.mif " "Parameter \"INIT_FILE\" = \"db/RV32I.ram0_Register_File_605be989.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282182642 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1760282182642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v4h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v4h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v4h1 " "Found entity 1: altsyncram_v4h1" {  } { { "db/altsyncram_v4h1.tdf" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/db/altsyncram_v4h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282182702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282182702 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "decode_stage:decode\|Register_File:rf\|altsyncram:Register_rtl_1 " "Elaborated megafunction instantiation \"decode_stage:decode\|Register_File:rf\|altsyncram:Register_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1760282182712 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "decode_stage:decode\|Register_File:rf\|altsyncram:Register_rtl_1 " "Instantiated megafunction \"decode_stage:decode\|Register_File:rf\|altsyncram:Register_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282182713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282182713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282182713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282182713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282182713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282182713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282182713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282182713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282182713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282182713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282182713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282182713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282182713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282182713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/RV32I.ram0_Register_File_605be989.hdl.mif " "Parameter \"INIT_FILE\" = \"db/RV32I.ram0_Register_File_605be989.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282182713 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1760282182713 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "execute_stage:execute\|ALU:alu_inst\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"execute_stage:execute\|ALU:alu_inst\|lpm_divide:Div1\"" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/ALU.v" 165 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1760282182737 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "execute_stage:execute\|ALU:alu_inst\|lpm_divide:Div1 " "Instantiated megafunction \"execute_stage:execute\|ALU:alu_inst\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282182738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282182738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282182738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282182738 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/ALU.v" 165 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1760282182738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vfm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vfm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vfm " "Found entity 1: lpm_divide_vfm" {  } { { "db/lpm_divide_vfm.tdf" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/db/lpm_divide_vfm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282182785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282182785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/db/sign_div_unsign_9nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282182801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282182801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_k5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_k5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_k5f " "Found entity 1: alt_u_div_k5f" {  } { { "db/alt_u_div_k5f.tdf" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/db/alt_u_div_k5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282182867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282182867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282182927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282182927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282182971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282182971 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "execute_stage:execute\|ALU:alu_inst\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"execute_stage:execute\|ALU:alu_inst\|lpm_divide:Mod0\"" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/ALU.v" 179 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1760282182978 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "execute_stage:execute\|ALU:alu_inst\|lpm_divide:Mod0 " "Instantiated megafunction \"execute_stage:execute\|ALU:alu_inst\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282182978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282182978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282182978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282182978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282182978 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/ALU.v" 179 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1760282182978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_qlo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_qlo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_qlo " "Found entity 1: lpm_divide_qlo" {  } { { "db/lpm_divide_qlo.tdf" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/db/lpm_divide_qlo.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282183028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282183028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/db/abs_divider_4dg.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282183043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282183043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_0s9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_0s9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_0s9 " "Found entity 1: lpm_abs_0s9" {  } { { "db/lpm_abs_0s9.tdf" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/db/lpm_abs_0s9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282183065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282183065 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "execute_stage:execute\|ALU:alu_inst\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"execute_stage:execute\|ALU:alu_inst\|lpm_divide:Mod1\"" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/ALU.v" 188 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1760282183074 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "execute_stage:execute\|ALU:alu_inst\|lpm_divide:Mod1 " "Instantiated megafunction \"execute_stage:execute\|ALU:alu_inst\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282183074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282183074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282183074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282183074 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/ALU.v" 188 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1760282183074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_28m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_28m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_28m " "Found entity 1: lpm_divide_28m" {  } { { "db/lpm_divide_28m.tdf" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/db/lpm_divide_28m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282183135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282183135 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "execute_stage:execute\|ALU:alu_inst\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"execute_stage:execute\|ALU:alu_inst\|lpm_divide:Div0\"" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/ALU.v" 156 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1760282183152 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "execute_stage:execute\|ALU:alu_inst\|lpm_divide:Div0 " "Instantiated megafunction \"execute_stage:execute\|ALU:alu_inst\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282183152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282183152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282183152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282183152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282183152 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/ALU.v" 156 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1760282183152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_nto.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_nto.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_nto " "Found entity 1: lpm_divide_nto" {  } { { "db/lpm_divide_nto.tdf" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/db/lpm_divide_nto.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282183208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282183208 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "execute_stage:execute\|ALU:alu_inst\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"execute_stage:execute\|ALU:alu_inst\|lpm_mult:Mult1\"" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/ALU.v" 54 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1760282183261 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "execute_stage:execute\|ALU:alu_inst\|lpm_mult:Mult1 " "Instantiated megafunction \"execute_stage:execute\|ALU:alu_inst\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 64 " "Parameter \"LPM_WIDTHA\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282183261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282183261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 96 " "Parameter \"LPM_WIDTHP\" = \"96\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282183261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 96 " "Parameter \"LPM_WIDTHR\" = \"96\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282183261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282183261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282183261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282183261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282183261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282183261 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/ALU.v" 54 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1760282183261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_v8t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_v8t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_v8t " "Found entity 1: mult_v8t" {  } { { "db/mult_v8t.tdf" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/db/mult_v8t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282183311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282183311 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "execute_stage:execute\|ALU:alu_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"execute_stage:execute\|ALU:alu_inst\|lpm_mult:Mult0\"" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/ALU.v" 53 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1760282183319 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "execute_stage:execute\|ALU:alu_inst\|lpm_mult:Mult0 " "Instantiated megafunction \"execute_stage:execute\|ALU:alu_inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282183319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282183319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282183319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282183319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282183319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282183319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282183319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282183319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282183319 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/ALU.v" 53 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1760282183319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_i1t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_i1t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_i1t " "Found entity 1: mult_i1t" {  } { { "db/mult_i1t.tdf" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/db/mult_i1t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282183368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282183368 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "execute_stage:execute\|ALU:alu_inst\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"execute_stage:execute\|ALU:alu_inst\|lpm_mult:Mult2\"" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/ALU.v" 55 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1760282183375 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "execute_stage:execute\|ALU:alu_inst\|lpm_mult:Mult2 " "Instantiated megafunction \"execute_stage:execute\|ALU:alu_inst\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282183375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282183375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282183375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282183375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282183375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282183375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282183375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282183375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282183375 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/ALU.v" 55 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1760282183375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_l8t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_l8t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_l8t " "Found entity 1: mult_l8t" {  } { { "db/mult_l8t.tdf" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/db/mult_l8t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282183421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282183421 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "execute_stage:execute\|ALU:alu_inst\|lpm_mult:Mult1\|mult_v8t:auto_generated\|mac_mult15 " "Synthesized away node \"execute_stage:execute\|ALU:alu_inst\|lpm_mult:Mult1\|mult_v8t:auto_generated\|mac_mult15\"" {  } { { "db/mult_v8t.tdf" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/db/mult_v8t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "ALU.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/ALU.v" 54 -1 0 } } { "execute_stage.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/execute_stage.v" 126 0 0 } } { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 288 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1760282183723 "|RV32I|execute_stage:execute|ALU:alu_inst|lpm_mult:Mult1|mult_v8t:auto_generated|mac_mult15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "execute_stage:execute\|ALU:alu_inst\|lpm_mult:Mult1\|mult_v8t:auto_generated\|mac_out16 " "Synthesized away node \"execute_stage:execute\|ALU:alu_inst\|lpm_mult:Mult1\|mult_v8t:auto_generated\|mac_out16\"" {  } { { "db/mult_v8t.tdf" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/db/mult_v8t.tdf" 127 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "ALU.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/ALU.v" 54 -1 0 } } { "execute_stage.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/execute_stage.v" 126 0 0 } } { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 288 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1760282183723 "|RV32I|execute_stage:execute|ALU:alu_inst|lpm_mult:Mult1|mult_v8t:auto_generated|mac_out16"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1760282183723 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1760282183723 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1760282184813 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "922 " "Ignored 922 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "124 " "Ignored 124 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Quartus II" 0 -1 1760282184873 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "798 " "Ignored 798 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1760282184873 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1760282184873 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "InstrF\[11\] GND " "Pin \"InstrF\[11\]\" is stuck at GND" {  } { { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1760282188938 "|RV32I|InstrF[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "InstrF\[18\] GND " "Pin \"InstrF\[18\]\" is stuck at GND" {  } { { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1760282188938 "|RV32I|InstrF[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "InstrF\[19\] GND " "Pin \"InstrF\[19\]\" is stuck at GND" {  } { { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1760282188938 "|RV32I|InstrF[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "InstrF\[26\] GND " "Pin \"InstrF\[26\]\" is stuck at GND" {  } { { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1760282188938 "|RV32I|InstrF[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "InstrF\[27\] GND " "Pin \"InstrF\[27\]\" is stuck at GND" {  } { { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1760282188938 "|RV32I|InstrF[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "InstrF\[28\] GND " "Pin \"InstrF\[28\]\" is stuck at GND" {  } { { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1760282188938 "|RV32I|InstrF[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "InstrF\[29\] GND " "Pin \"InstrF\[29\]\" is stuck at GND" {  } { { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1760282188938 "|RV32I|InstrF[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "InstrF\[31\] GND " "Pin \"InstrF\[31\]\" is stuck at GND" {  } { { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1760282188938 "|RV32I|InstrF[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD_W\[4\] GND " "Pin \"RD_W\[4\]\" is stuck at GND" {  } { { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1760282188938 "|RV32I|RD_W[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1760282188938 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "15 " "15 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1760282191811 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "decode_stage:decode\|Register_File:rf\|altsyncram:Register_rtl_0\|altsyncram_v4h1:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"decode_stage:decode\|Register_File:rf\|altsyncram:Register_rtl_0\|altsyncram_v4h1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_v4h1.tdf" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/db/altsyncram_v4h1.tdf" 69 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "decode_stage.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/decode_stage.v" 67 0 0 } } { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 175 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Quartus II" 0 -1 1760282191832 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1760282192606 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1760282192606 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7079 " "Implemented 7079 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1760282192985 ""} { "Info" "ICUT_CUT_TM_OPINS" "111 " "Implemented 111 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1760282192985 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6840 " "Implemented 6840 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1760282192985 ""} { "Info" "ICUT_CUT_TM_RAMS" "96 " "Implemented 96 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1760282192985 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "30 " "Implemented 30 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1760282192985 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1760282192985 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 78 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 78 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4695 " "Peak virtual memory: 4695 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1760282193039 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 12 22:16:33 2025 " "Processing ended: Sun Oct 12 22:16:33 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1760282193039 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1760282193039 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1760282193039 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1760282193039 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1760282194060 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1760282194062 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 12 22:16:33 2025 " "Processing started: Sun Oct 12 22:16:33 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1760282194062 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1760282194062 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off RV32I -c RV32I " "Command: quartus_fit --read_settings_files=off --write_settings_files=off RV32I -c RV32I" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1760282194062 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1760282194131 ""}
{ "Info" "0" "" "Project  = RV32I" {  } {  } 0 0 "Project  = RV32I" 0 0 "Fitter" 0 0 1760282194131 ""}
{ "Info" "0" "" "Revision = RV32I" {  } {  } 0 0 "Revision = RV32I" 0 0 "Fitter" 0 0 1760282194133 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1760282194441 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "RV32I EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"RV32I\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1760282194475 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1760282194497 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1760282194497 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1760282194599 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1760282194605 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1760282195008 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1760282195008 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1760282195008 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/RV32IM_pineline/" { { 0 { 0 ""} 0 17861 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1760282195012 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/RV32IM_pineline/" { { 0 { 0 ""} 0 17862 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1760282195012 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/RV32IM_pineline/" { { 0 { 0 ""} 0 17863 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1760282195012 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1760282195012 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1760282195027 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "113 113 " "No exact pin location assignment(s) for 113 pins of 113 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCF\[0\] " "Pin PCF\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PCF[0] } } } { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PCF[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/RV32IM_pineline/" { { 0 { 0 ""} 0 220 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1760282195163 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCF\[1\] " "Pin PCF\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PCF[1] } } } { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PCF[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/RV32IM_pineline/" { { 0 { 0 ""} 0 221 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1760282195163 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCF\[2\] " "Pin PCF\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PCF[2] } } } { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PCF[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/RV32IM_pineline/" { { 0 { 0 ""} 0 222 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1760282195163 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCF\[3\] " "Pin PCF\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PCF[3] } } } { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PCF[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/RV32IM_pineline/" { { 0 { 0 ""} 0 223 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1760282195163 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCF\[4\] " "Pin PCF\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PCF[4] } } } { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PCF[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/RV32IM_pineline/" { { 0 { 0 ""} 0 224 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1760282195163 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCF\[5\] " "Pin PCF\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PCF[5] } } } { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PCF[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/RV32IM_pineline/" { { 0 { 0 ""} 0 225 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1760282195163 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCF\[6\] " "Pin PCF\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PCF[6] } } } { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PCF[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/RV32IM_pineline/" { { 0 { 0 ""} 0 226 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1760282195163 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCF\[7\] " "Pin PCF\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PCF[7] } } } { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PCF[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/RV32IM_pineline/" { { 0 { 0 ""} 0 227 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1760282195163 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCF\[8\] " "Pin PCF\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PCF[8] } } } { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PCF[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/RV32IM_pineline/" { { 0 { 0 ""} 0 228 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1760282195163 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCF\[9\] " "Pin PCF\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PCF[9] } } } { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PCF[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/RV32IM_pineline/" { { 0 { 0 ""} 0 229 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1760282195163 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCF\[10\] " "Pin PCF\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PCF[10] } } } { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PCF[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/RV32IM_pineline/" { { 0 { 0 ""} 0 230 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1760282195163 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCF\[11\] " "Pin PCF\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PCF[11] } } } { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PCF[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/RV32IM_pineline/" { { 0 { 0 ""} 0 231 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1760282195163 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCF\[12\] " "Pin PCF\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PCF[12] } } } { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PCF[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/RV32IM_pineline/" { { 0 { 0 ""} 0 232 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1760282195163 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCF\[13\] " "Pin PCF\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PCF[13] } } } { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PCF[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/RV32IM_pineline/" { { 0 { 0 ""} 0 233 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1760282195163 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCF\[14\] " "Pin PCF\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PCF[14] } } } { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PCF[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/RV32IM_pineline/" { { 0 { 0 ""} 0 234 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1760282195163 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCF\[15\] " "Pin PCF\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PCF[15] } } } { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PCF[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/RV32IM_pineline/" { { 0 { 0 ""} 0 235 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1760282195163 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCF\[16\] " "Pin PCF\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PCF[16] } } } { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PCF[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/RV32IM_pineline/" { { 0 { 0 ""} 0 236 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1760282195163 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCF\[17\] " "Pin PCF\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PCF[17] } } } { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PCF[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/RV32IM_pineline/" { { 0 { 0 ""} 0 237 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1760282195163 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCF\[18\] " "Pin PCF\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PCF[18] } } } { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PCF[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/RV32IM_pineline/" { { 0 { 0 ""} 0 238 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1760282195163 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCF\[19\] " "Pin PCF\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PCF[19] } } } { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PCF[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/RV32IM_pineline/" { { 0 { 0 ""} 0 239 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1760282195163 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCF\[20\] " "Pin PCF\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PCF[20] } } } { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PCF[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/RV32IM_pineline/" { { 0 { 0 ""} 0 240 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1760282195163 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCF\[21\] " "Pin PCF\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PCF[21] } } } { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PCF[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/RV32IM_pineline/" { { 0 { 0 ""} 0 241 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1760282195163 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCF\[22\] " "Pin PCF\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PCF[22] } } } { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PCF[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/RV32IM_pineline/" { { 0 { 0 ""} 0 242 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1760282195163 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCF\[23\] " "Pin PCF\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PCF[23] } } } { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PCF[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/RV32IM_pineline/" { { 0 { 0 ""} 0 243 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1760282195163 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCF\[24\] " "Pin PCF\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PCF[24] } } } { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PCF[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/RV32IM_pineline/" { { 0 { 0 ""} 0 244 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1760282195163 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCF\[25\] " "Pin PCF\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PCF[25] } } } { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PCF[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/RV32IM_pineline/" { { 0 { 0 ""} 0 245 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1760282195163 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCF\[26\] " "Pin PCF\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PCF[26] } } } { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PCF[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/RV32IM_pineline/" { { 0 { 0 ""} 0 246 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1760282195163 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCF\[27\] " "Pin PCF\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PCF[27] } } } { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PCF[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/RV32IM_pineline/" { { 0 { 0 ""} 0 247 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1760282195163 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCF\[28\] " "Pin PCF\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PCF[28] } } } { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PCF[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/RV32IM_pineline/" { { 0 { 0 ""} 0 248 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1760282195163 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCF\[29\] " "Pin PCF\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PCF[29] } } } { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PCF[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/RV32IM_pineline/" { { 0 { 0 ""} 0 249 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1760282195163 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCF\[30\] " "Pin PCF\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PCF[30] } } } { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PCF[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/RV32IM_pineline/" { { 0 { 0 ""} 0 250 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1760282195163 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCF\[31\] " "Pin PCF\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PCF[31] } } } { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PCF[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/RV32IM_pineline/" { { 0 { 0 ""} 0 251 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1760282195163 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstrF\[0\] " "Pin InstrF\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { InstrF[0] } } } { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstrF[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/RV32IM_pineline/" { { 0 { 0 ""} 0 252 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1760282195163 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstrF\[1\] " "Pin InstrF\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { InstrF[1] } } } { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstrF[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/RV32IM_pineline/" { { 0 { 0 ""} 0 253 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1760282195163 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstrF\[2\] " "Pin InstrF\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { InstrF[2] } } } { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstrF[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/RV32IM_pineline/" { { 0 { 0 ""} 0 254 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1760282195163 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstrF\[3\] " "Pin InstrF\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { InstrF[3] } } } { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstrF[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/RV32IM_pineline/" { { 0 { 0 ""} 0 255 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1760282195163 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstrF\[4\] " "Pin InstrF\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { InstrF[4] } } } { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstrF[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/RV32IM_pineline/" { { 0 { 0 ""} 0 256 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1760282195163 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstrF\[5\] " "Pin InstrF\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { InstrF[5] } } } { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstrF[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/RV32IM_pineline/" { { 0 { 0 ""} 0 257 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1760282195163 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstrF\[6\] " "Pin InstrF\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { InstrF[6] } } } { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstrF[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/RV32IM_pineline/" { { 0 { 0 ""} 0 258 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1760282195163 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstrF\[7\] " "Pin InstrF\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { InstrF[7] } } } { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstrF[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/RV32IM_pineline/" { { 0 { 0 ""} 0 259 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1760282195163 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstrF\[8\] " "Pin InstrF\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { InstrF[8] } } } { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstrF[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/RV32IM_pineline/" { { 0 { 0 ""} 0 260 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1760282195163 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstrF\[9\] " "Pin InstrF\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { InstrF[9] } } } { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstrF[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/RV32IM_pineline/" { { 0 { 0 ""} 0 261 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1760282195163 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstrF\[10\] " "Pin InstrF\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { InstrF[10] } } } { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstrF[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/RV32IM_pineline/" { { 0 { 0 ""} 0 262 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1760282195163 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstrF\[11\] " "Pin InstrF\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { InstrF[11] } } } { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstrF[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/RV32IM_pineline/" { { 0 { 0 ""} 0 263 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1760282195163 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstrF\[12\] " "Pin InstrF\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { InstrF[12] } } } { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstrF[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/RV32IM_pineline/" { { 0 { 0 ""} 0 264 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1760282195163 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstrF\[13\] " "Pin InstrF\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { InstrF[13] } } } { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstrF[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/RV32IM_pineline/" { { 0 { 0 ""} 0 265 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1760282195163 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstrF\[14\] " "Pin InstrF\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { InstrF[14] } } } { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstrF[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/RV32IM_pineline/" { { 0 { 0 ""} 0 266 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1760282195163 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstrF\[15\] " "Pin InstrF\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { InstrF[15] } } } { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstrF[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/RV32IM_pineline/" { { 0 { 0 ""} 0 267 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1760282195163 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstrF\[16\] " "Pin InstrF\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { InstrF[16] } } } { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstrF[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/RV32IM_pineline/" { { 0 { 0 ""} 0 268 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1760282195163 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstrF\[17\] " "Pin InstrF\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { InstrF[17] } } } { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstrF[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/RV32IM_pineline/" { { 0 { 0 ""} 0 269 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1760282195163 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstrF\[18\] " "Pin InstrF\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { InstrF[18] } } } { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstrF[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/RV32IM_pineline/" { { 0 { 0 ""} 0 270 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1760282195163 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstrF\[19\] " "Pin InstrF\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { InstrF[19] } } } { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstrF[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/RV32IM_pineline/" { { 0 { 0 ""} 0 271 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1760282195163 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstrF\[20\] " "Pin InstrF\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { InstrF[20] } } } { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstrF[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/RV32IM_pineline/" { { 0 { 0 ""} 0 272 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1760282195163 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstrF\[21\] " "Pin InstrF\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { InstrF[21] } } } { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstrF[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/RV32IM_pineline/" { { 0 { 0 ""} 0 273 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1760282195163 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstrF\[22\] " "Pin InstrF\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { InstrF[22] } } } { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstrF[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/RV32IM_pineline/" { { 0 { 0 ""} 0 274 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1760282195163 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstrF\[23\] " "Pin InstrF\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { InstrF[23] } } } { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstrF[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/RV32IM_pineline/" { { 0 { 0 ""} 0 275 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1760282195163 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstrF\[24\] " "Pin InstrF\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { InstrF[24] } } } { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstrF[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/RV32IM_pineline/" { { 0 { 0 ""} 0 276 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1760282195163 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstrF\[25\] " "Pin InstrF\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { InstrF[25] } } } { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstrF[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/RV32IM_pineline/" { { 0 { 0 ""} 0 277 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1760282195163 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstrF\[26\] " "Pin InstrF\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { InstrF[26] } } } { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstrF[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/RV32IM_pineline/" { { 0 { 0 ""} 0 278 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1760282195163 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstrF\[27\] " "Pin InstrF\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { InstrF[27] } } } { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstrF[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/RV32IM_pineline/" { { 0 { 0 ""} 0 279 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1760282195163 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstrF\[28\] " "Pin InstrF\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { InstrF[28] } } } { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstrF[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/RV32IM_pineline/" { { 0 { 0 ""} 0 280 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1760282195163 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstrF\[29\] " "Pin InstrF\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { InstrF[29] } } } { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstrF[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/RV32IM_pineline/" { { 0 { 0 ""} 0 281 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1760282195163 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstrF\[30\] " "Pin InstrF\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { InstrF[30] } } } { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstrF[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/RV32IM_pineline/" { { 0 { 0 ""} 0 282 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1760282195163 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstrF\[31\] " "Pin InstrF\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { InstrF[31] } } } { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstrF[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/RV32IM_pineline/" { { 0 { 0 ""} 0 283 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1760282195163 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ResultW\[0\] " "Pin ResultW\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ResultW[0] } } } { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ResultW[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/RV32IM_pineline/" { { 0 { 0 ""} 0 284 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1760282195163 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ResultW\[1\] " "Pin ResultW\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ResultW[1] } } } { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ResultW[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/RV32IM_pineline/" { { 0 { 0 ""} 0 285 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1760282195163 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ResultW\[2\] " "Pin ResultW\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ResultW[2] } } } { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ResultW[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/RV32IM_pineline/" { { 0 { 0 ""} 0 286 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1760282195163 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ResultW\[3\] " "Pin ResultW\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ResultW[3] } } } { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ResultW[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/RV32IM_pineline/" { { 0 { 0 ""} 0 287 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1760282195163 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ResultW\[4\] " "Pin ResultW\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ResultW[4] } } } { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ResultW[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/RV32IM_pineline/" { { 0 { 0 ""} 0 288 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1760282195163 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ResultW\[5\] " "Pin ResultW\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ResultW[5] } } } { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ResultW[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/RV32IM_pineline/" { { 0 { 0 ""} 0 289 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1760282195163 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ResultW\[6\] " "Pin ResultW\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ResultW[6] } } } { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ResultW[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/RV32IM_pineline/" { { 0 { 0 ""} 0 290 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1760282195163 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ResultW\[7\] " "Pin ResultW\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ResultW[7] } } } { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ResultW[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/RV32IM_pineline/" { { 0 { 0 ""} 0 291 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1760282195163 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ResultW\[8\] " "Pin ResultW\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ResultW[8] } } } { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ResultW[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/RV32IM_pineline/" { { 0 { 0 ""} 0 292 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1760282195163 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ResultW\[9\] " "Pin ResultW\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ResultW[9] } } } { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ResultW[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/RV32IM_pineline/" { { 0 { 0 ""} 0 293 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1760282195163 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ResultW\[10\] " "Pin ResultW\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ResultW[10] } } } { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ResultW[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/RV32IM_pineline/" { { 0 { 0 ""} 0 294 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1760282195163 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ResultW\[11\] " "Pin ResultW\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ResultW[11] } } } { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ResultW[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/RV32IM_pineline/" { { 0 { 0 ""} 0 295 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1760282195163 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ResultW\[12\] " "Pin ResultW\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ResultW[12] } } } { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ResultW[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/RV32IM_pineline/" { { 0 { 0 ""} 0 296 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1760282195163 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ResultW\[13\] " "Pin ResultW\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ResultW[13] } } } { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ResultW[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/RV32IM_pineline/" { { 0 { 0 ""} 0 297 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1760282195163 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ResultW\[14\] " "Pin ResultW\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ResultW[14] } } } { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ResultW[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/RV32IM_pineline/" { { 0 { 0 ""} 0 298 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1760282195163 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ResultW\[15\] " "Pin ResultW\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ResultW[15] } } } { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ResultW[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/RV32IM_pineline/" { { 0 { 0 ""} 0 299 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1760282195163 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ResultW\[16\] " "Pin ResultW\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ResultW[16] } } } { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ResultW[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/RV32IM_pineline/" { { 0 { 0 ""} 0 300 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1760282195163 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ResultW\[17\] " "Pin ResultW\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ResultW[17] } } } { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ResultW[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/RV32IM_pineline/" { { 0 { 0 ""} 0 301 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1760282195163 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ResultW\[18\] " "Pin ResultW\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ResultW[18] } } } { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ResultW[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/RV32IM_pineline/" { { 0 { 0 ""} 0 302 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1760282195163 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ResultW\[19\] " "Pin ResultW\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ResultW[19] } } } { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ResultW[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/RV32IM_pineline/" { { 0 { 0 ""} 0 303 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1760282195163 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ResultW\[20\] " "Pin ResultW\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ResultW[20] } } } { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ResultW[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/RV32IM_pineline/" { { 0 { 0 ""} 0 304 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1760282195163 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ResultW\[21\] " "Pin ResultW\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ResultW[21] } } } { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ResultW[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/RV32IM_pineline/" { { 0 { 0 ""} 0 305 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1760282195163 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ResultW\[22\] " "Pin ResultW\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ResultW[22] } } } { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ResultW[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/RV32IM_pineline/" { { 0 { 0 ""} 0 306 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1760282195163 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ResultW\[23\] " "Pin ResultW\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ResultW[23] } } } { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ResultW[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/RV32IM_pineline/" { { 0 { 0 ""} 0 307 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1760282195163 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ResultW\[24\] " "Pin ResultW\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ResultW[24] } } } { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ResultW[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/RV32IM_pineline/" { { 0 { 0 ""} 0 308 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1760282195163 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ResultW\[25\] " "Pin ResultW\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ResultW[25] } } } { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ResultW[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/RV32IM_pineline/" { { 0 { 0 ""} 0 309 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1760282195163 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ResultW\[26\] " "Pin ResultW\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ResultW[26] } } } { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ResultW[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/RV32IM_pineline/" { { 0 { 0 ""} 0 310 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1760282195163 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ResultW\[27\] " "Pin ResultW\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ResultW[27] } } } { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ResultW[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/RV32IM_pineline/" { { 0 { 0 ""} 0 311 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1760282195163 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ResultW\[28\] " "Pin ResultW\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ResultW[28] } } } { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ResultW[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/RV32IM_pineline/" { { 0 { 0 ""} 0 312 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1760282195163 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ResultW\[29\] " "Pin ResultW\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ResultW[29] } } } { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ResultW[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/RV32IM_pineline/" { { 0 { 0 ""} 0 313 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1760282195163 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ResultW\[30\] " "Pin ResultW\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ResultW[30] } } } { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ResultW[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/RV32IM_pineline/" { { 0 { 0 ""} 0 314 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1760282195163 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ResultW\[31\] " "Pin ResultW\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ResultW[31] } } } { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ResultW[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/RV32IM_pineline/" { { 0 { 0 ""} 0 315 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1760282195163 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RD_W\[0\] " "Pin RD_W\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RD_W[0] } } } { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RD_W[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/RV32IM_pineline/" { { 0 { 0 ""} 0 316 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1760282195163 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RD_W\[1\] " "Pin RD_W\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RD_W[1] } } } { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RD_W[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/RV32IM_pineline/" { { 0 { 0 ""} 0 317 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1760282195163 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RD_W\[2\] " "Pin RD_W\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RD_W[2] } } } { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RD_W[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/RV32IM_pineline/" { { 0 { 0 ""} 0 318 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1760282195163 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RD_W\[3\] " "Pin RD_W\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RD_W[3] } } } { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RD_W[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/RV32IM_pineline/" { { 0 { 0 ""} 0 319 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1760282195163 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RD_W\[4\] " "Pin RD_W\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RD_W[4] } } } { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RD_W[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/RV32IM_pineline/" { { 0 { 0 ""} 0 320 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1760282195163 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stall_F " "Pin stall_F not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { stall_F } } } { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { stall_F } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/RV32IM_pineline/" { { 0 { 0 ""} 0 327 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1760282195163 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stall_D " "Pin stall_D not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { stall_D } } } { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { stall_D } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/RV32IM_pineline/" { { 0 { 0 ""} 0 328 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1760282195163 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "flush_D " "Pin flush_D not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { flush_D } } } { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { flush_D } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/RV32IM_pineline/" { { 0 { 0 ""} 0 329 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1760282195163 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "flush_E " "Pin flush_E not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { flush_E } } } { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { flush_E } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/RV32IM_pineline/" { { 0 { 0 ""} 0 330 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1760282195163 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ForwardAE\[0\] " "Pin ForwardAE\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ForwardAE[0] } } } { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ForwardAE[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/RV32IM_pineline/" { { 0 { 0 ""} 0 321 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1760282195163 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ForwardAE\[1\] " "Pin ForwardAE\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ForwardAE[1] } } } { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ForwardAE[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/RV32IM_pineline/" { { 0 { 0 ""} 0 322 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1760282195163 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ForwardBE\[0\] " "Pin ForwardBE\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ForwardBE[0] } } } { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ForwardBE[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/RV32IM_pineline/" { { 0 { 0 ""} 0 323 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1760282195163 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ForwardBE\[1\] " "Pin ForwardBE\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ForwardBE[1] } } } { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ForwardBE[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/RV32IM_pineline/" { { 0 { 0 ""} 0 324 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1760282195163 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lwStall " "Pin lwStall not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lwStall } } } { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 27 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lwStall } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/RV32IM_pineline/" { { 0 { 0 ""} 0 331 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1760282195163 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "branchStall " "Pin branchStall not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { branchStall } } } { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { branchStall } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/RV32IM_pineline/" { { 0 { 0 ""} 0 332 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1760282195163 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rst " "Pin rst not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rst } } } { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/RV32IM_pineline/" { { 0 { 0 ""} 0 326 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1760282195163 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/RV32IM_pineline/" { { 0 { 0 ""} 0 325 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1760282195163 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1760282195163 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "RV32I.sdc " "Synopsys Design Constraints File file not found: 'RV32I.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1760282195575 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1760282195575 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1760282195629 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node clk (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1760282195909 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/RV32IM_pineline/" { { 0 { 0 ""} 0 325 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1760282195909 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst (placed in PIN P1 (CLK3, LVDSCLK1n, Input)) " "Automatically promoted node rst (placed in PIN P1 (CLK3, LVDSCLK1n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1760282195909 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mem_wb_registers:mem_wb\|ReadDataW\[0\] " "Destination node mem_wb_registers:mem_wb\|ReadDataW\[0\]" {  } { { "mem_wb_registers.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/mem_wb_registers.v" 57 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_wb_registers:mem_wb|ReadDataW[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/RV32IM_pineline/" { { 0 { 0 ""} 0 479 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1760282195909 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mem_wb_registers:mem_wb\|ReadDataW\[1\] " "Destination node mem_wb_registers:mem_wb\|ReadDataW\[1\]" {  } { { "mem_wb_registers.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/mem_wb_registers.v" 57 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_wb_registers:mem_wb|ReadDataW[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/RV32IM_pineline/" { { 0 { 0 ""} 0 478 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1760282195909 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mem_wb_registers:mem_wb\|ReadDataW\[2\] " "Destination node mem_wb_registers:mem_wb\|ReadDataW\[2\]" {  } { { "mem_wb_registers.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/mem_wb_registers.v" 57 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_wb_registers:mem_wb|ReadDataW[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/RV32IM_pineline/" { { 0 { 0 ""} 0 477 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1760282195909 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mem_wb_registers:mem_wb\|ReadDataW\[3\] " "Destination node mem_wb_registers:mem_wb\|ReadDataW\[3\]" {  } { { "mem_wb_registers.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/mem_wb_registers.v" 57 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_wb_registers:mem_wb|ReadDataW[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/RV32IM_pineline/" { { 0 { 0 ""} 0 476 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1760282195909 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mem_wb_registers:mem_wb\|ReadDataW\[4\] " "Destination node mem_wb_registers:mem_wb\|ReadDataW\[4\]" {  } { { "mem_wb_registers.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/mem_wb_registers.v" 57 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_wb_registers:mem_wb|ReadDataW[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/RV32IM_pineline/" { { 0 { 0 ""} 0 475 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1760282195909 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mem_wb_registers:mem_wb\|ReadDataW\[5\] " "Destination node mem_wb_registers:mem_wb\|ReadDataW\[5\]" {  } { { "mem_wb_registers.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/mem_wb_registers.v" 57 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_wb_registers:mem_wb|ReadDataW[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/RV32IM_pineline/" { { 0 { 0 ""} 0 474 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1760282195909 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mem_wb_registers:mem_wb\|ReadDataW\[6\] " "Destination node mem_wb_registers:mem_wb\|ReadDataW\[6\]" {  } { { "mem_wb_registers.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/mem_wb_registers.v" 57 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_wb_registers:mem_wb|ReadDataW[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/RV32IM_pineline/" { { 0 { 0 ""} 0 473 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1760282195909 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mem_wb_registers:mem_wb\|ReadDataW\[7\] " "Destination node mem_wb_registers:mem_wb\|ReadDataW\[7\]" {  } { { "mem_wb_registers.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/mem_wb_registers.v" 57 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_wb_registers:mem_wb|ReadDataW[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/RV32IM_pineline/" { { 0 { 0 ""} 0 472 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1760282195909 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mem_wb_registers:mem_wb\|ReadDataW\[8\] " "Destination node mem_wb_registers:mem_wb\|ReadDataW\[8\]" {  } { { "mem_wb_registers.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/mem_wb_registers.v" 57 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_wb_registers:mem_wb|ReadDataW[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/RV32IM_pineline/" { { 0 { 0 ""} 0 471 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1760282195909 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mem_wb_registers:mem_wb\|ReadDataW\[9\] " "Destination node mem_wb_registers:mem_wb\|ReadDataW\[9\]" {  } { { "mem_wb_registers.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/mem_wb_registers.v" 57 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_wb_registers:mem_wb|ReadDataW[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/RV32IM_pineline/" { { 0 { 0 ""} 0 470 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1760282195909 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1760282195909 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1760282195909 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rst } } } { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/RV32IM_pineline/" { { 0 { 0 ""} 0 326 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1760282195909 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1760282196292 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1760282196294 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1760282196294 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1760282196297 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1760282196300 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1760282196302 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1760282196450 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1760282196453 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1760282196453 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "111 unused 3.3V 0 111 0 " "Number of I/O pins in group: 111 (unused VREF, 3.3V VCCIO, 0 input, 111 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1760282196456 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1760282196456 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1760282196456 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 62 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1760282196457 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1760282196457 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1760282196457 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1760282196457 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1760282196457 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1760282196457 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1760282196457 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1760282196457 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1760282196457 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1760282196457 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1760282196541 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1760282197379 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1760282198376 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1760282198414 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1760282208914 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:10 " "Fitter placement operations ending: elapsed time is 00:00:10" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1760282208914 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1760282209515 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "9 " "Router estimated average interconnect usage is 9% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "50 X22_Y12 X32_Y23 " "Router estimated peak interconnect usage is 50% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23" {  } { { "loc" "" { Generic "C:/altera/13.0sp1/RV32IM_pineline/" { { 1 { 0 "Router estimated peak interconnect usage is 50% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 50% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} 22 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1760282213745 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1760282213745 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:18 " "Fitter routing operations ending: elapsed time is 00:00:18" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1760282227743 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1760282227747 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1760282227747 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "4.92 " "Total time spent on timing analysis during the Fitter is 4.92 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1760282227882 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1760282227889 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "111 " "Found 111 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCF\[0\] 0 " "Pin \"PCF\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1760282227992 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCF\[1\] 0 " "Pin \"PCF\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1760282227992 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCF\[2\] 0 " "Pin \"PCF\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1760282227992 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCF\[3\] 0 " "Pin \"PCF\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1760282227992 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCF\[4\] 0 " "Pin \"PCF\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1760282227992 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCF\[5\] 0 " "Pin \"PCF\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1760282227992 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCF\[6\] 0 " "Pin \"PCF\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1760282227992 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCF\[7\] 0 " "Pin \"PCF\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1760282227992 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCF\[8\] 0 " "Pin \"PCF\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1760282227992 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCF\[9\] 0 " "Pin \"PCF\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1760282227992 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCF\[10\] 0 " "Pin \"PCF\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1760282227992 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCF\[11\] 0 " "Pin \"PCF\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1760282227992 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCF\[12\] 0 " "Pin \"PCF\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1760282227992 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCF\[13\] 0 " "Pin \"PCF\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1760282227992 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCF\[14\] 0 " "Pin \"PCF\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1760282227992 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCF\[15\] 0 " "Pin \"PCF\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1760282227992 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCF\[16\] 0 " "Pin \"PCF\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1760282227992 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCF\[17\] 0 " "Pin \"PCF\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1760282227992 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCF\[18\] 0 " "Pin \"PCF\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1760282227992 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCF\[19\] 0 " "Pin \"PCF\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1760282227992 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCF\[20\] 0 " "Pin \"PCF\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1760282227992 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCF\[21\] 0 " "Pin \"PCF\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1760282227992 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCF\[22\] 0 " "Pin \"PCF\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1760282227992 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCF\[23\] 0 " "Pin \"PCF\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1760282227992 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCF\[24\] 0 " "Pin \"PCF\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1760282227992 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCF\[25\] 0 " "Pin \"PCF\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1760282227992 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCF\[26\] 0 " "Pin \"PCF\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1760282227992 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCF\[27\] 0 " "Pin \"PCF\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1760282227992 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCF\[28\] 0 " "Pin \"PCF\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1760282227992 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCF\[29\] 0 " "Pin \"PCF\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1760282227992 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCF\[30\] 0 " "Pin \"PCF\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1760282227992 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCF\[31\] 0 " "Pin \"PCF\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1760282227992 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "InstrF\[0\] 0 " "Pin \"InstrF\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1760282227992 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "InstrF\[1\] 0 " "Pin \"InstrF\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1760282227992 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "InstrF\[2\] 0 " "Pin \"InstrF\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1760282227992 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "InstrF\[3\] 0 " "Pin \"InstrF\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1760282227992 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "InstrF\[4\] 0 " "Pin \"InstrF\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1760282227992 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "InstrF\[5\] 0 " "Pin \"InstrF\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1760282227992 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "InstrF\[6\] 0 " "Pin \"InstrF\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1760282227992 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "InstrF\[7\] 0 " "Pin \"InstrF\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1760282227992 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "InstrF\[8\] 0 " "Pin \"InstrF\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1760282227992 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "InstrF\[9\] 0 " "Pin \"InstrF\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1760282227992 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "InstrF\[10\] 0 " "Pin \"InstrF\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1760282227992 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "InstrF\[11\] 0 " "Pin \"InstrF\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1760282227992 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "InstrF\[12\] 0 " "Pin \"InstrF\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1760282227992 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "InstrF\[13\] 0 " "Pin \"InstrF\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1760282227992 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "InstrF\[14\] 0 " "Pin \"InstrF\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1760282227992 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "InstrF\[15\] 0 " "Pin \"InstrF\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1760282227992 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "InstrF\[16\] 0 " "Pin \"InstrF\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1760282227992 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "InstrF\[17\] 0 " "Pin \"InstrF\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1760282227992 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "InstrF\[18\] 0 " "Pin \"InstrF\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1760282227992 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "InstrF\[19\] 0 " "Pin \"InstrF\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1760282227992 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "InstrF\[20\] 0 " "Pin \"InstrF\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1760282227992 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "InstrF\[21\] 0 " "Pin \"InstrF\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1760282227992 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "InstrF\[22\] 0 " "Pin \"InstrF\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1760282227992 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "InstrF\[23\] 0 " "Pin \"InstrF\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1760282227992 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "InstrF\[24\] 0 " "Pin \"InstrF\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1760282227992 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "InstrF\[25\] 0 " "Pin \"InstrF\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1760282227992 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "InstrF\[26\] 0 " "Pin \"InstrF\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1760282227992 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "InstrF\[27\] 0 " "Pin \"InstrF\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1760282227992 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "InstrF\[28\] 0 " "Pin \"InstrF\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1760282227992 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "InstrF\[29\] 0 " "Pin \"InstrF\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1760282227992 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "InstrF\[30\] 0 " "Pin \"InstrF\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1760282227992 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "InstrF\[31\] 0 " "Pin \"InstrF\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1760282227992 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ResultW\[0\] 0 " "Pin \"ResultW\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1760282227992 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ResultW\[1\] 0 " "Pin \"ResultW\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1760282227992 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ResultW\[2\] 0 " "Pin \"ResultW\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1760282227992 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ResultW\[3\] 0 " "Pin \"ResultW\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1760282227992 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ResultW\[4\] 0 " "Pin \"ResultW\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1760282227992 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ResultW\[5\] 0 " "Pin \"ResultW\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1760282227992 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ResultW\[6\] 0 " "Pin \"ResultW\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1760282227992 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ResultW\[7\] 0 " "Pin \"ResultW\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1760282227992 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ResultW\[8\] 0 " "Pin \"ResultW\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1760282227992 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ResultW\[9\] 0 " "Pin \"ResultW\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1760282227992 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ResultW\[10\] 0 " "Pin \"ResultW\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1760282227992 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ResultW\[11\] 0 " "Pin \"ResultW\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1760282227992 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ResultW\[12\] 0 " "Pin \"ResultW\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1760282227992 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ResultW\[13\] 0 " "Pin \"ResultW\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1760282227992 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ResultW\[14\] 0 " "Pin \"ResultW\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1760282227992 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ResultW\[15\] 0 " "Pin \"ResultW\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1760282227992 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ResultW\[16\] 0 " "Pin \"ResultW\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1760282227992 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ResultW\[17\] 0 " "Pin \"ResultW\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1760282227992 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ResultW\[18\] 0 " "Pin \"ResultW\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1760282227992 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ResultW\[19\] 0 " "Pin \"ResultW\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1760282227992 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ResultW\[20\] 0 " "Pin \"ResultW\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1760282227992 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ResultW\[21\] 0 " "Pin \"ResultW\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1760282227992 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ResultW\[22\] 0 " "Pin \"ResultW\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1760282227992 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ResultW\[23\] 0 " "Pin \"ResultW\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1760282227992 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ResultW\[24\] 0 " "Pin \"ResultW\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1760282227992 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ResultW\[25\] 0 " "Pin \"ResultW\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1760282227992 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ResultW\[26\] 0 " "Pin \"ResultW\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1760282227992 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ResultW\[27\] 0 " "Pin \"ResultW\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1760282227992 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ResultW\[28\] 0 " "Pin \"ResultW\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1760282227992 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ResultW\[29\] 0 " "Pin \"ResultW\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1760282227992 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ResultW\[30\] 0 " "Pin \"ResultW\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1760282227992 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ResultW\[31\] 0 " "Pin \"ResultW\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1760282227992 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RD_W\[0\] 0 " "Pin \"RD_W\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1760282227992 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RD_W\[1\] 0 " "Pin \"RD_W\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1760282227992 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RD_W\[2\] 0 " "Pin \"RD_W\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1760282227992 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RD_W\[3\] 0 " "Pin \"RD_W\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1760282227992 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RD_W\[4\] 0 " "Pin \"RD_W\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1760282227992 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stall_F 0 " "Pin \"stall_F\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1760282227992 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stall_D 0 " "Pin \"stall_D\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1760282227992 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "flush_D 0 " "Pin \"flush_D\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1760282227992 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "flush_E 0 " "Pin \"flush_E\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1760282227992 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ForwardAE\[0\] 0 " "Pin \"ForwardAE\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1760282227992 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ForwardAE\[1\] 0 " "Pin \"ForwardAE\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1760282227992 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ForwardBE\[0\] 0 " "Pin \"ForwardBE\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1760282227992 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ForwardBE\[1\] 0 " "Pin \"ForwardBE\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1760282227992 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lwStall 0 " "Pin \"lwStall\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1760282227992 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "branchStall 0 " "Pin \"branchStall\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1760282227992 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1760282227992 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1760282228318 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1760282228603 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1760282229018 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1760282229420 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1760282229476 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1760282229597 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.0sp1/RV32IM_pineline/output_files/RV32I.fit.smsg " "Generated suppressed messages file C:/altera/13.0sp1/RV32IM_pineline/output_files/RV32I.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1760282229975 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5709 " "Peak virtual memory: 5709 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1760282231014 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 12 22:17:11 2025 " "Processing ended: Sun Oct 12 22:17:11 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1760282231014 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:38 " "Elapsed time: 00:00:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1760282231014 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:13 " "Total CPU time (on all processors): 00:01:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1760282231014 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1760282231014 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1760282231847 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1760282231847 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 12 22:17:11 2025 " "Processing started: Sun Oct 12 22:17:11 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1760282231847 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1760282231847 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off RV32I -c RV32I " "Command: quartus_asm --read_settings_files=off --write_settings_files=off RV32I -c RV32I" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1760282231848 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1760282233008 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1760282233054 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4603 " "Peak virtual memory: 4603 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1760282233454 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 12 22:17:13 2025 " "Processing ended: Sun Oct 12 22:17:13 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1760282233454 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1760282233454 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1760282233454 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1760282233454 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1760282234121 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1760282234465 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1760282234466 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 12 22:17:14 2025 " "Processing started: Sun Oct 12 22:17:14 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1760282234466 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1760282234466 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta RV32I -c RV32I " "Command: quartus_sta RV32I -c RV32I" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1760282234466 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1760282234536 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1760282234747 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1760282234769 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1760282234769 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "RV32I.sdc " "Synopsys Design Constraints File file not found: 'RV32I.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1760282235117 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1760282235117 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1760282235136 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1760282235136 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1760282235176 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1760282235186 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1760282235256 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -141.335 " "Worst-case setup slack is -141.335" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1760282235257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1760282235257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -141.335    -47670.722 clk  " " -141.335    -47670.722 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1760282235257 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1760282235257 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.527 " "Worst-case hold slack is 0.527" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1760282235275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1760282235275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.527         0.000 clk  " "    0.527         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1760282235275 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1760282235275 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1760282235278 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1760282235280 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.627 " "Worst-case minimum pulse width slack is -1.627" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1760282235281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1760282235281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.627     -1704.900 clk  " "   -1.627     -1704.900 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1760282235281 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1760282235281 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1760282235793 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1760282235795 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1760282236008 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -63.431 " "Worst-case setup slack is -63.431" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1760282236012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1760282236012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -63.431    -21268.086 clk  " "  -63.431    -21268.086 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1760282236012 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1760282236012 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.241 " "Worst-case hold slack is 0.241" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1760282236035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1760282236035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.241         0.000 clk  " "    0.241         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1760282236035 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1760282236035 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1760282236039 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1760282236042 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.627 " "Worst-case minimum pulse width slack is -1.627" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1760282236046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1760282236046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.627     -1704.900 clk  " "   -1.627     -1704.900 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1760282236046 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1760282236046 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1760282236527 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1760282237811 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1760282237813 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4795 " "Peak virtual memory: 4795 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1760282238239 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 12 22:17:18 2025 " "Processing ended: Sun Oct 12 22:17:18 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1760282238239 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1760282238239 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1760282238239 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1760282238239 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1760282239188 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1760282239188 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 12 22:17:19 2025 " "Processing started: Sun Oct 12 22:17:19 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1760282239188 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1760282239188 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off RV32I -c RV32I " "Command: quartus_eda --read_settings_files=off --write_settings_files=off RV32I -c RV32I" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1760282239188 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1760282239948 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1760282240671 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "RV32I.vo\", \"RV32I_fast.vo RV32I_v.sdo RV32I_v_fast.sdo C:/altera/13.0sp1/RV32IM_pineline/simulation/modelsim/ simulation " "Generated files \"RV32I.vo\", \"RV32I_fast.vo\", \"RV32I_v.sdo\" and \"RV32I_v_fast.sdo\" in directory \"C:/altera/13.0sp1/RV32IM_pineline/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1760282242151 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4632 " "Peak virtual memory: 4632 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1760282242271 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 12 22:17:22 2025 " "Processing ended: Sun Oct 12 22:17:22 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1760282242271 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1760282242271 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1760282242271 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1760282242271 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 88 s " "Quartus II Full Compilation was successful. 0 errors, 88 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1760282242921 ""}
