{"Source Block": ["oh/elink/hdl/emaxi.v@175:185@HdlIdDef", "   wire [1:0] \t       rxrd_datamode;\n   wire [3:0] \t       rxrd_ctrlmode;\n   wire [AW-1:0]       rxrd_dstaddr;\n   wire [AW-1:0]       rxrd_srcaddr;\n\n   wire [1:0] \t       txrr_datamode;\n   wire [3:0] \t       txrr_ctrlmode;\n   wire [31:0] \t       txrr_dstaddr;\n   \n   //#########################################################################\n   //EMESH 2 PACKET CONVERSION\n"], "Clone Blocks": [["oh/elink/hdl/emaxi.v@173:183", "   wire [AW-1:0]       rxwr_srcaddr;\n\n   wire [1:0] \t       rxrd_datamode;\n   wire [3:0] \t       rxrd_ctrlmode;\n   wire [AW-1:0]       rxrd_dstaddr;\n   wire [AW-1:0]       rxrd_srcaddr;\n\n   wire [1:0] \t       txrr_datamode;\n   wire [3:0] \t       txrr_ctrlmode;\n   wire [31:0] \t       txrr_dstaddr;\n   \n"], ["oh/elink/hdl/emaxi.v@167:177", "\n   wire \t       awvalid_in;\n   \n   wire [1:0] \t       rxwr_datamode;\n   wire [AW-1:0]       rxwr_dstaddr;\n   wire [DW-1:0]       rxwr_data;\n   wire [AW-1:0]       rxwr_srcaddr;\n\n   wire [1:0] \t       rxrd_datamode;\n   wire [3:0] \t       rxrd_ctrlmode;\n   wire [AW-1:0]       rxrd_dstaddr;\n"], ["oh/elink/hdl/emaxi.v@171:181", "   wire [AW-1:0]       rxwr_dstaddr;\n   wire [DW-1:0]       rxwr_data;\n   wire [AW-1:0]       rxwr_srcaddr;\n\n   wire [1:0] \t       rxrd_datamode;\n   wire [3:0] \t       rxrd_ctrlmode;\n   wire [AW-1:0]       rxrd_dstaddr;\n   wire [AW-1:0]       rxrd_srcaddr;\n\n   wire [1:0] \t       txrr_datamode;\n   wire [3:0] \t       txrr_ctrlmode;\n"], ["oh/elink/hdl/emaxi.v@172:182", "   wire [DW-1:0]       rxwr_data;\n   wire [AW-1:0]       rxwr_srcaddr;\n\n   wire [1:0] \t       rxrd_datamode;\n   wire [3:0] \t       rxrd_ctrlmode;\n   wire [AW-1:0]       rxrd_dstaddr;\n   wire [AW-1:0]       rxrd_srcaddr;\n\n   wire [1:0] \t       txrr_datamode;\n   wire [3:0] \t       txrr_ctrlmode;\n   wire [31:0] \t       txrr_dstaddr;\n"], ["oh/elink/hdl/emaxi.v@166:176", "   wire [47:0] \t       readinfo_in;\n\n   wire \t       awvalid_in;\n   \n   wire [1:0] \t       rxwr_datamode;\n   wire [AW-1:0]       rxwr_dstaddr;\n   wire [DW-1:0]       rxwr_data;\n   wire [AW-1:0]       rxwr_srcaddr;\n\n   wire [1:0] \t       rxrd_datamode;\n   wire [3:0] \t       rxrd_ctrlmode;\n"], ["oh/elink/hdl/emaxi.v@177:187", "   wire [AW-1:0]       rxrd_dstaddr;\n   wire [AW-1:0]       rxrd_srcaddr;\n\n   wire [1:0] \t       txrr_datamode;\n   wire [3:0] \t       txrr_ctrlmode;\n   wire [31:0] \t       txrr_dstaddr;\n   \n   //#########################################################################\n   //EMESH 2 PACKET CONVERSION\n   //#########################################################################\n\n"], ["oh/elink/hdl/emaxi.v@176:186", "   wire [3:0] \t       rxrd_ctrlmode;\n   wire [AW-1:0]       rxrd_dstaddr;\n   wire [AW-1:0]       rxrd_srcaddr;\n\n   wire [1:0] \t       txrr_datamode;\n   wire [3:0] \t       txrr_ctrlmode;\n   wire [31:0] \t       txrr_dstaddr;\n   \n   //#########################################################################\n   //EMESH 2 PACKET CONVERSION\n   //#########################################################################\n"]], "Diff Content": {"Delete": [[180, "   wire [1:0] \t       txrr_datamode;\n"]], "Add": []}}