Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Dec 18 20:58:39 2019
| Host         : DESKTOP-KOEBDED running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file riscv_top_timing_summary_routed.rpt -pb riscv_top_timing_summary_routed.pb -rpx riscv_top_timing_summary_routed.rpx -warn_on_violation
| Design       : riscv_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 33 register/latch pins with no clock driven by root clock pin: rst_reg_replica_4/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 33 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 3663 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.595    -3278.027                   3196                14554        0.015        0.000                      0                14554        1.250        0.000                       0                  3669  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
EXCLK                   {0.000 5.000}        10.000          100.000         
  clk_out5_clk_wiz_0    {0.000 2.500}        5.000           200.000         
  clkfbout_clk_wiz_0    {0.000 5.000}        10.000          100.000         
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out5_clk_wiz_0_1  {0.000 2.500}        5.000           200.000         
  clkfbout_clk_wiz_0_1  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
EXCLK                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out5_clk_wiz_0         -2.595    -3278.027                   3196                14491        0.077        0.000                      0                14491        1.250        0.000                       0                  3665  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out5_clk_wiz_0_1       -2.594    -3275.691                   3196                14491        0.077        0.000                      0                14491        1.250        0.000                       0                  3665  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out5_clk_wiz_0_1  clk_out5_clk_wiz_0         -2.595    -3278.027                   3196                14491        0.015        0.000                      0                14491  
clk_out5_clk_wiz_0    clk_out5_clk_wiz_0_1       -2.595    -3278.027                   3196                14491        0.015        0.000                      0                14491  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out5_clk_wiz_0    clk_out5_clk_wiz_0          0.803        0.000                      0                   63        1.096        0.000                      0                   63  
**async_default**     clk_out5_clk_wiz_0_1  clk_out5_clk_wiz_0          0.803        0.000                      0                   63        1.034        0.000                      0                   63  
**async_default**     clk_out5_clk_wiz_0    clk_out5_clk_wiz_0_1        0.803        0.000                      0                   63        1.034        0.000                      0                   63  
**async_default**     clk_out5_clk_wiz_0_1  clk_out5_clk_wiz_0_1        0.803        0.000                      0                   63        1.096        0.000                      0                   63  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  EXCLK
  To Clock:  EXCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         EXCLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { EXCLK }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out5_clk_wiz_0
  To Clock:  clk_out5_clk_wiz_0

Setup :         3196  Failing Endpoints,  Worst Slack       -2.595ns,  Total Violation    -3278.027ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.077ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.595ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/id_ex0/ex_reg2_reg[1]_fret/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0 rise@5.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.561ns  (logic 1.352ns (17.882%)  route 6.209ns (82.118%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.089ns = ( 2.911 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.469ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.550    -2.469    clk
    SLICE_X51Y82         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y82         FDPE (Prop_fdpe_C_Q)         0.456    -2.013 r  rst_reg/Q
                         net (fo=163, routed)         0.852    -1.161    cpu0/if_id0/rst
    SLICE_X55Y83         LUT2 (Prop_lut2_I0_O)        0.124    -1.037 r  cpu0/if_id0/ex_jmp_addr[31]_bret__1_i_48/O
                         net (fo=80, routed)          0.969    -0.068    cpu0/if_id0/rst_reg_29
    SLICE_X53Y85         LUT6 (Prop_lut6_I5_O)        0.124     0.056 r  cpu0/if_id0/ex_jmp_addr[31]_bret__1_i_46/O
                         net (fo=1, routed)           0.151     0.208    cpu0/if_id0/ex_jmp_addr[31]_bret__1_i_46_n_0
    SLICE_X53Y85         LUT6 (Prop_lut6_I2_O)        0.124     0.332 r  cpu0/if_id0/ex_jmp_addr[31]_bret__1_i_26/O
                         net (fo=36, routed)          1.521     1.853    cpu0/if_id0/ex_jmp_addr[31]_bret__1_i_26_n_0
    SLICE_X62Y81         LUT6 (Prop_lut6_I4_O)        0.124     1.977 f  cpu0/if_id0/ex_reg1[1]_i_3/O
                         net (fo=1, routed)           1.104     3.081    cpu0/if_id0/reg1_data[1]
    SLICE_X51Y70         LUT6 (Prop_lut6_I1_O)        0.124     3.205 f  cpu0/if_id0/ex_reg1[1]_i_2/O
                         net (fo=1, routed)           0.686     3.891    cpu0/id_ex0/id_reg1[1]
    SLICE_X50Y75         LUT5 (Prop_lut5_I0_O)        0.124     4.015 f  cpu0/id_ex0/ex_reg1[1]_i_1/O
                         net (fo=3, routed)           0.925     4.940    cpu0/id_ex0/p_2_in[1]
    SLICE_X51Y74         LUT4 (Prop_lut4_I0_O)        0.152     5.092 r  cpu0/id_ex0/ex_reg2[1]_fret_i_1/O
                         net (fo=1, routed)           0.000     5.092    cpu0/id_ex0/ex_reg2[1]_fret_i_1_n_0
    SLICE_X51Y74         FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[1]_fret/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.425     2.911    cpu0/id_ex0/clk_out5
    SLICE_X51Y74         FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[1]_fret/C
                         clock pessimism             -0.427     2.484    
                         clock uncertainty           -0.062     2.422    
    SLICE_X51Y74         FDRE (Setup_fdre_C_D)        0.075     2.497    cpu0/id_ex0/ex_reg2_reg[1]_fret
  -------------------------------------------------------------------
                         required time                          2.497    
                         arrival time                          -5.092    
  -------------------------------------------------------------------
                         slack                                 -2.595    

Slack (VIOLATED) :        -2.553ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0 rise@5.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.540ns  (logic 3.141ns (41.659%)  route 4.399ns (58.341%))
  Logic Levels:           10  (CARRY4=4 LUT2=2 LUT6=4)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 2.922 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.473ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.546    -2.473    cpu0/id_ex0/clk_out5
    SLICE_X55Y79         FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y79         FDRE (Prop_fdre_C_Q)         0.456    -2.017 r  cpu0/id_ex0/ex_reg1_reg[4]/Q
                         net (fo=19, routed)          0.882    -1.134    cpu0/id_ex0/ex_reg1[4]
    SLICE_X53Y75         LUT2 (Prop_lut2_I0_O)        0.124    -1.010 r  cpu0/id_ex0/mem_rd_data[7]_i_18/O
                         net (fo=1, routed)           0.000    -1.010    cpu0/id_ex0/mem_rd_data[7]_i_18_n_0
    SLICE_X53Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.478 r  cpu0/id_ex0/mem_rd_data_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    -0.478    cpu0/id_ex0/mem_rd_data_reg[7]_i_9_n_0
    SLICE_X53Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    -0.165 r  cpu0/id_ex0/mem_rd_data_reg[11]_i_9/O[3]
                         net (fo=1, routed)           0.885     0.719    cpu0/id_ex0/ex0/data3[11]
    SLICE_X56Y79         LUT6 (Prop_lut6_I0_O)        0.306     1.025 r  cpu0/id_ex0/mem_rd_data[11]_i_4/O
                         net (fo=2, routed)           1.060     2.085    cpu0/id_ex0/mem_rd_data[11]_i_4_n_0
    SLICE_X58Y81         LUT6 (Prop_lut6_I4_O)        0.124     2.209 r  cpu0/id_ex0/ex_reg1[11]_i_5/O
                         net (fo=1, routed)           0.421     2.630    cpu0/if_id0/ex_reg1_reg[11]
    SLICE_X58Y82         LUT6 (Prop_lut6_I3_O)        0.124     2.754 r  cpu0/if_id0/ex_reg1[11]_i_2/O
                         net (fo=2, routed)           0.655     3.409    cpu0/if_id0/wb_rd_data_reg[31][10]
    SLICE_X57Y83         LUT2 (Prop_lut2_I1_O)        0.124     3.533 r  cpu0/if_id0/ex_jmp_addr[11]_i_9/O
                         net (fo=1, routed)           0.000     3.533    cpu0/if_id0/ex_jmp_addr[11]_i_9_n_0
    SLICE_X57Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.934 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.934    cpu0/if_id0/ex_jmp_addr_reg[11]_i_3_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.268 r  cpu0/if_id0/ex_jmp_addr_reg[19]_bret__1_i_2/O[1]
                         net (fo=1, routed)           0.496     4.764    cpu0/if_id0/id0/jmp_addr1[13]
    SLICE_X56Y83         LUT6 (Prop_lut6_I3_O)        0.303     5.067 r  cpu0/if_id0/ex_jmp_addr[13]_i_1/O
                         net (fo=1, routed)           0.000     5.067    cpu0/id_ex0/ex_jmp_addr_reg[15]_0[13]
    SLICE_X56Y83         FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.436     2.922    cpu0/id_ex0/clk_out5
    SLICE_X56Y83         FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[13]/C
                         clock pessimism             -0.427     2.495    
                         clock uncertainty           -0.062     2.433    
    SLICE_X56Y83         FDRE (Setup_fdre_C_D)        0.081     2.514    cpu0/id_ex0/ex_jmp_addr_reg[13]
  -------------------------------------------------------------------
                         required time                          2.514    
                         arrival time                          -5.067    
  -------------------------------------------------------------------
                         slack                                 -2.553    

Slack (VIOLATED) :        -2.469ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[29]_bret__1/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0 rise@5.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.448ns  (logic 3.404ns (45.706%)  route 4.044ns (54.294%))
  Logic Levels:           14  (CARRY4=9 LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns = ( 2.926 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.480ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.539    -2.480    cpu0/id_ex0/clk_out5
    SLICE_X51Y75         FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y75         FDRE (Prop_fdre_C_Q)         0.456    -2.024 r  cpu0/id_ex0/ex_reg1_reg[0]/Q
                         net (fo=20, routed)          0.927    -1.097    cpu0/id_ex0/ex_reg1[0]
    SLICE_X52Y79         LUT2 (Prop_lut2_I0_O)        0.124    -0.973 r  cpu0/id_ex0/mem_rd_data[3]_i_27/O
                         net (fo=1, routed)           0.000    -0.973    cpu0/id_ex0/mem_rd_data[3]_i_27_n_0
    SLICE_X52Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.460 r  cpu0/id_ex0/mem_rd_data_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    -0.460    cpu0/id_ex0/mem_rd_data_reg[3]_i_12_n_0
    SLICE_X52Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.343 r  cpu0/id_ex0/mem_rd_data_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    -0.343    cpu0/id_ex0/mem_rd_data_reg[7]_i_11_n_0
    SLICE_X52Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.226 r  cpu0/id_ex0/mem_rd_data_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    -0.226    cpu0/id_ex0/mem_rd_data_reg[11]_i_11_n_0
    SLICE_X52Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.109 r  cpu0/id_ex0/mem_rd_data_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    -0.109    cpu0/id_ex0/mem_rd_data_reg[15]_i_11_n_0
    SLICE_X52Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.008 r  cpu0/id_ex0/mem_rd_data_reg[19]_i_17/CO[3]
                         net (fo=1, routed)           0.000     0.008    cpu0/id_ex0/mem_rd_data_reg[19]_i_17_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     0.323 r  cpu0/id_ex0/mem_rd_data_reg[27]_i_15/O[3]
                         net (fo=1, routed)           1.220     1.543    cpu0/id_ex0/ex0/data2[23]
    SLICE_X62Y90         LUT5 (Prop_lut5_I1_O)        0.307     1.850 r  cpu0/id_ex0/mem_rd_data[23]_i_11/O
                         net (fo=2, routed)           0.726     2.576    cpu0/id_ex0/mem_rd_data[23]_i_11_n_0
    SLICE_X61Y88         LUT6 (Prop_lut6_I2_O)        0.124     2.700 r  cpu0/id_ex0/mem_rd_data[23]_i_4/O
                         net (fo=1, routed)           0.433     3.133    cpu0/id_ex0/mem_rd_data[23]_i_4_n_0
    SLICE_X61Y91         LUT5 (Prop_lut5_I2_O)        0.124     3.257 r  cpu0/id_ex0/mem_rd_data[23]_i_1/O
                         net (fo=2, routed)           0.738     3.995    cpu0/if_id0/ex_reg2_reg[31][14]
    SLICE_X57Y86         LUT6 (Prop_lut6_I4_O)        0.124     4.119 r  cpu0/if_id0/ex_jmp_addr[23]_bret__1_i_6/O
                         net (fo=1, routed)           0.000     4.119    cpu0/if_id0/ex_jmp_addr[23]_bret__1_i_6_n_0
    SLICE_X57Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.520 r  cpu0/if_id0/ex_jmp_addr_reg[23]_bret__1_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.520    cpu0/if_id0/ex_jmp_addr_reg[23]_bret__1_i_1_n_0
    SLICE_X57Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.634 r  cpu0/if_id0/ex_jmp_addr_reg[27]_bret__1_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.634    cpu0/if_id0/ex_jmp_addr_reg[27]_bret__1_i_1_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.968 r  cpu0/if_id0/ex_jmp_addr_reg[31]_bret__1_i_1/O[1]
                         net (fo=1, routed)           0.000     4.968    cpu0/id_ex0/jmp_addr1[13]
    SLICE_X57Y88         FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[29]_bret__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.440     2.926    cpu0/id_ex0/clk_out5
    SLICE_X57Y88         FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[29]_bret__1/C
                         clock pessimism             -0.427     2.499    
                         clock uncertainty           -0.062     2.437    
    SLICE_X57Y88         FDRE (Setup_fdre_C_D)        0.062     2.499    cpu0/id_ex0/ex_jmp_addr_reg[29]_bret__1
  -------------------------------------------------------------------
                         required time                          2.499    
                         arrival time                          -4.968    
  -------------------------------------------------------------------
                         slack                                 -2.469    

Slack (VIOLATED) :        -2.452ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0 rise@5.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.439ns  (logic 3.001ns (40.341%)  route 4.438ns (59.659%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT6=5)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 2.922 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.475ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.544    -2.475    cpu0/id_ex0/clk_out5
    SLICE_X47Y81         FDRE                                         r  cpu0/id_ex0/ex_pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y81         FDRE (Prop_fdre_C_Q)         0.456    -2.019 r  cpu0/id_ex0/ex_pc_reg[2]/Q
                         net (fo=88, routed)          0.733    -1.286    cpu0/id_ex0/Q[0]
    SLICE_X47Y77         LUT2 (Prop_lut2_I0_O)        0.124    -1.162 r  cpu0/id_ex0/mem_rd_data[3]_i_29/O
                         net (fo=1, routed)           0.000    -1.162    cpu0/id_ex0/mem_rd_data[3]_i_29_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    -0.764 r  cpu0/id_ex0/mem_rd_data_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    -0.764    cpu0/id_ex0/mem_rd_data_reg[3]_i_14_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.650 r  cpu0/id_ex0/mem_rd_data_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    -0.650    cpu0/id_ex0/mem_rd_data_reg[7]_i_10_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.536 r  cpu0/id_ex0/mem_rd_data_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    -0.536    cpu0/id_ex0/mem_rd_data_reg[11]_i_10_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    -0.314 r  cpu0/id_ex0/mem_rd_data_reg[15]_i_9/O[0]
                         net (fo=1, routed)           1.228     0.914    cpu0/id_ex0/ex0/data0[12]
    SLICE_X58Y74         LUT6 (Prop_lut6_I5_O)        0.299     1.213 r  cpu0/id_ex0/mem_rd_data[12]_i_7/O
                         net (fo=1, routed)           0.571     1.784    cpu0/id_ex0/mem_rd_data[12]_i_7_n_0
    SLICE_X58Y73         LUT6 (Prop_lut6_I4_O)        0.124     1.908 f  cpu0/id_ex0/mem_rd_data[12]_i_2/O
                         net (fo=4, routed)           0.171     2.080    cpu0/id_ex0/ex_aluop_reg[1]_1
    SLICE_X58Y73         LUT6 (Prop_lut6_I0_O)        0.124     2.204 r  cpu0/id_ex0/mem_rd_data[12]_i_1/O
                         net (fo=4, routed)           0.715     2.919    cpu0/if_id0/ex_reg2_reg[31][5]
    SLICE_X58Y81         LUT6 (Prop_lut6_I4_O)        0.124     3.043 r  cpu0/if_id0/ex_jmp_addr[19]_bret__1_i_13/O
                         net (fo=1, routed)           0.713     3.757    cpu0/if_id0/id_reg1[12]
    SLICE_X57Y84         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     4.353 r  cpu0/if_id0/ex_jmp_addr_reg[19]_bret__1_i_2/O[3]
                         net (fo=1, routed)           0.306     4.658    cpu0/if_id0/id0/jmp_addr1[15]
    SLICE_X56Y83         LUT6 (Prop_lut6_I3_O)        0.306     4.964 r  cpu0/if_id0/ex_jmp_addr[15]_i_1/O
                         net (fo=1, routed)           0.000     4.964    cpu0/id_ex0/ex_jmp_addr_reg[15]_0[15]
    SLICE_X56Y83         FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.436     2.922    cpu0/id_ex0/clk_out5
    SLICE_X56Y83         FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[15]/C
                         clock pessimism             -0.427     2.495    
                         clock uncertainty           -0.062     2.433    
    SLICE_X56Y83         FDRE (Setup_fdre_C_D)        0.079     2.512    cpu0/id_ex0/ex_jmp_addr_reg[15]
  -------------------------------------------------------------------
                         required time                          2.512    
                         arrival time                          -4.964    
  -------------------------------------------------------------------
                         slack                                 -2.452    

Slack (VIOLATED) :        -2.448ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[31]_bret__1/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0 rise@5.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.427ns  (logic 3.383ns (45.552%)  route 4.044ns (54.448%))
  Logic Levels:           14  (CARRY4=9 LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns = ( 2.926 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.480ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.539    -2.480    cpu0/id_ex0/clk_out5
    SLICE_X51Y75         FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y75         FDRE (Prop_fdre_C_Q)         0.456    -2.024 r  cpu0/id_ex0/ex_reg1_reg[0]/Q
                         net (fo=20, routed)          0.927    -1.097    cpu0/id_ex0/ex_reg1[0]
    SLICE_X52Y79         LUT2 (Prop_lut2_I0_O)        0.124    -0.973 r  cpu0/id_ex0/mem_rd_data[3]_i_27/O
                         net (fo=1, routed)           0.000    -0.973    cpu0/id_ex0/mem_rd_data[3]_i_27_n_0
    SLICE_X52Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.460 r  cpu0/id_ex0/mem_rd_data_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    -0.460    cpu0/id_ex0/mem_rd_data_reg[3]_i_12_n_0
    SLICE_X52Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.343 r  cpu0/id_ex0/mem_rd_data_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    -0.343    cpu0/id_ex0/mem_rd_data_reg[7]_i_11_n_0
    SLICE_X52Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.226 r  cpu0/id_ex0/mem_rd_data_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    -0.226    cpu0/id_ex0/mem_rd_data_reg[11]_i_11_n_0
    SLICE_X52Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.109 r  cpu0/id_ex0/mem_rd_data_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    -0.109    cpu0/id_ex0/mem_rd_data_reg[15]_i_11_n_0
    SLICE_X52Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.008 r  cpu0/id_ex0/mem_rd_data_reg[19]_i_17/CO[3]
                         net (fo=1, routed)           0.000     0.008    cpu0/id_ex0/mem_rd_data_reg[19]_i_17_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     0.323 r  cpu0/id_ex0/mem_rd_data_reg[27]_i_15/O[3]
                         net (fo=1, routed)           1.220     1.543    cpu0/id_ex0/ex0/data2[23]
    SLICE_X62Y90         LUT5 (Prop_lut5_I1_O)        0.307     1.850 r  cpu0/id_ex0/mem_rd_data[23]_i_11/O
                         net (fo=2, routed)           0.726     2.576    cpu0/id_ex0/mem_rd_data[23]_i_11_n_0
    SLICE_X61Y88         LUT6 (Prop_lut6_I2_O)        0.124     2.700 r  cpu0/id_ex0/mem_rd_data[23]_i_4/O
                         net (fo=1, routed)           0.433     3.133    cpu0/id_ex0/mem_rd_data[23]_i_4_n_0
    SLICE_X61Y91         LUT5 (Prop_lut5_I2_O)        0.124     3.257 r  cpu0/id_ex0/mem_rd_data[23]_i_1/O
                         net (fo=2, routed)           0.738     3.995    cpu0/if_id0/ex_reg2_reg[31][14]
    SLICE_X57Y86         LUT6 (Prop_lut6_I4_O)        0.124     4.119 r  cpu0/if_id0/ex_jmp_addr[23]_bret__1_i_6/O
                         net (fo=1, routed)           0.000     4.119    cpu0/if_id0/ex_jmp_addr[23]_bret__1_i_6_n_0
    SLICE_X57Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.520 r  cpu0/if_id0/ex_jmp_addr_reg[23]_bret__1_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.520    cpu0/if_id0/ex_jmp_addr_reg[23]_bret__1_i_1_n_0
    SLICE_X57Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.634 r  cpu0/if_id0/ex_jmp_addr_reg[27]_bret__1_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.634    cpu0/if_id0/ex_jmp_addr_reg[27]_bret__1_i_1_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.947 r  cpu0/if_id0/ex_jmp_addr_reg[31]_bret__1_i_1/O[3]
                         net (fo=1, routed)           0.000     4.947    cpu0/id_ex0/jmp_addr1[15]
    SLICE_X57Y88         FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[31]_bret__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.440     2.926    cpu0/id_ex0/clk_out5
    SLICE_X57Y88         FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[31]_bret__1/C
                         clock pessimism             -0.427     2.499    
                         clock uncertainty           -0.062     2.437    
    SLICE_X57Y88         FDRE (Setup_fdre_C_D)        0.062     2.499    cpu0/id_ex0/ex_jmp_addr_reg[31]_bret__1
  -------------------------------------------------------------------
                         required time                          2.499    
                         arrival time                          -4.947    
  -------------------------------------------------------------------
                         slack                                 -2.448    

Slack (VIOLATED) :        -2.446ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/id_ex0/ex_reg1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0 rise@5.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.320ns  (logic 2.197ns (30.014%)  route 5.123ns (69.986%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.084ns = ( 2.916 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.475ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.544    -2.475    cpu0/id_ex0/clk_out5
    SLICE_X47Y81         FDRE                                         r  cpu0/id_ex0/ex_pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y81         FDRE (Prop_fdre_C_Q)         0.456    -2.019 r  cpu0/id_ex0/ex_pc_reg[2]/Q
                         net (fo=88, routed)          0.733    -1.286    cpu0/id_ex0/Q[0]
    SLICE_X47Y77         LUT2 (Prop_lut2_I0_O)        0.124    -1.162 r  cpu0/id_ex0/mem_rd_data[3]_i_29/O
                         net (fo=1, routed)           0.000    -1.162    cpu0/id_ex0/mem_rd_data[3]_i_29_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    -0.764 r  cpu0/id_ex0/mem_rd_data_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    -0.764    cpu0/id_ex0/mem_rd_data_reg[3]_i_14_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.650 r  cpu0/id_ex0/mem_rd_data_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    -0.650    cpu0/id_ex0/mem_rd_data_reg[7]_i_10_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.536 r  cpu0/id_ex0/mem_rd_data_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    -0.536    cpu0/id_ex0/mem_rd_data_reg[11]_i_10_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    -0.223 r  cpu0/id_ex0/mem_rd_data_reg[15]_i_9/O[3]
                         net (fo=1, routed)           1.146     0.923    cpu0/id_ex0/ex0/data0[15]
    SLICE_X58Y75         LUT6 (Prop_lut6_I0_O)        0.306     1.229 r  cpu0/id_ex0/mem_rd_data[15]_i_5/O
                         net (fo=2, routed)           0.941     2.169    cpu0/id_ex0/mem_rd_data[15]_i_5_n_0
    SLICE_X60Y79         LUT6 (Prop_lut6_I3_O)        0.124     2.293 r  cpu0/id_ex0/ex_jmp_addr[19]_bret__1_i_33/O
                         net (fo=1, routed)           0.487     2.780    cpu0/if_id0/ex_jmp_addr_reg[19]_bret__1
    SLICE_X58Y85         LUT6 (Prop_lut6_I3_O)        0.124     2.904 r  cpu0/if_id0/ex_jmp_addr[19]_bret__1_i_6/O
                         net (fo=3, routed)           0.955     3.859    cpu0/id_ex0/id_reg1[11]
    SLICE_X54Y75         LUT4 (Prop_lut4_I0_O)        0.124     3.983 r  cpu0/id_ex0/ex_reg1[15]_i_1/O
                         net (fo=1, routed)           0.862     4.845    cpu0/id_ex0/p_2_in[15]
    SLICE_X54Y71         FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.430     2.916    cpu0/id_ex0/clk_out5
    SLICE_X54Y71         FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[15]/C
                         clock pessimism             -0.427     2.489    
                         clock uncertainty           -0.062     2.427    
    SLICE_X54Y71         FDRE (Setup_fdre_C_D)       -0.028     2.399    cpu0/id_ex0/ex_reg1_reg[15]
  -------------------------------------------------------------------
                         required time                          2.399    
                         arrival time                          -4.845    
  -------------------------------------------------------------------
                         slack                                 -2.446    

Slack (VIOLATED) :        -2.430ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/bp0/target_reg_0_63_9_11/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0 rise@5.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.003ns  (logic 1.507ns (21.519%)  route 5.496ns (78.481%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 2.919 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.478ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.541    -2.478    cpu0/id_ex0/clk_out5
    SLICE_X54Y73         FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y73         FDRE (Prop_fdre_C_Q)         0.518    -1.960 r  cpu0/id_ex0/ex_reg1_reg[23]/Q
                         net (fo=21, routed)          1.262    -0.698    cpu0/id_ex0/ex_reg1[23]
    SLICE_X52Y77         LUT4 (Prop_lut4_I0_O)        0.124    -0.574 r  cpu0/id_ex0/npc[24]_bret_bret__3_i_58/O
                         net (fo=1, routed)           0.000    -0.574    cpu0/id_ex0/npc[24]_bret_bret__3_i_58_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    -0.198 r  cpu0/id_ex0/npc_reg[24]_bret_bret__3_i_25/CO[3]
                         net (fo=1, routed)           0.000    -0.198    cpu0/id_ex0/npc_reg[24]_bret_bret__3_i_25_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.081 r  cpu0/id_ex0/npc_reg[24]_bret_bret__3_i_9/CO[3]
                         net (fo=6, routed)           1.363     1.282    cpu0/id_ex0/ex0/p_2_in
    SLICE_X48Y80         LUT5 (Prop_lut5_I0_O)        0.124     1.406 r  cpu0/id_ex0/npc[24]_bret_bret__4_i_6/O
                         net (fo=2, routed)           0.587     1.993    cpu0/id_ex0/npc[24]_bret_bret__4_i_6_n_0
    SLICE_X49Y79         LUT5 (Prop_lut5_I1_O)        0.124     2.117 f  cpu0/id_ex0/npc[24]_bret_bret__4_i_2/O
                         net (fo=35, routed)          1.301     3.419    cpu0/id_ex0/npc[24]_bret_bret__4_i_2_n_0
    SLICE_X49Y95         LUT4 (Prop_lut4_I0_O)        0.124     3.543 r  cpu0/id_ex0/npc[24]_bret_bret_bret__33_i_1/O
                         net (fo=3, routed)           0.982     4.525    cpu0/bp0/target_reg_0_63_9_11/DIB
    SLICE_X46Y85         RAMD64E                                      r  cpu0/bp0/target_reg_0_63_9_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.433     2.919    cpu0/bp0/target_reg_0_63_9_11/WCLK
    SLICE_X46Y85         RAMD64E                                      r  cpu0/bp0/target_reg_0_63_9_11/RAMB/CLK
                         clock pessimism             -0.427     2.492    
                         clock uncertainty           -0.062     2.430    
    SLICE_X46Y85         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335     2.095    cpu0/bp0/target_reg_0_63_9_11/RAMB
  -------------------------------------------------------------------
                         required time                          2.095    
                         arrival time                          -4.525    
  -------------------------------------------------------------------
                         slack                                 -2.430    

Slack (VIOLATED) :        -2.430ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/id_ex0/ex_reg1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0 rise@5.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.270ns  (logic 1.631ns (22.436%)  route 5.639ns (77.564%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.088ns = ( 2.912 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.478ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.541    -2.478    cpu0/id_ex0/clk_out5
    SLICE_X54Y73         FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y73         FDRE (Prop_fdre_C_Q)         0.518    -1.960 r  cpu0/id_ex0/ex_reg1_reg[23]/Q
                         net (fo=21, routed)          1.262    -0.698    cpu0/id_ex0/ex_reg1[23]
    SLICE_X52Y77         LUT4 (Prop_lut4_I0_O)        0.124    -0.574 r  cpu0/id_ex0/npc[24]_bret_bret__3_i_58/O
                         net (fo=1, routed)           0.000    -0.574    cpu0/id_ex0/npc[24]_bret_bret__3_i_58_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    -0.198 r  cpu0/id_ex0/npc_reg[24]_bret_bret__3_i_25/CO[3]
                         net (fo=1, routed)           0.000    -0.198    cpu0/id_ex0/npc_reg[24]_bret_bret__3_i_25_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.081 f  cpu0/id_ex0/npc_reg[24]_bret_bret__3_i_9/CO[3]
                         net (fo=6, routed)           1.254     1.173    cpu0/id_ex0/ex0/p_2_in
    SLICE_X51Y83         LUT3 (Prop_lut3_I0_O)        0.124     1.297 f  cpu0/id_ex0/npc[24]_bret_bret__3_i_6/O
                         net (fo=1, routed)           0.413     1.710    cpu0/id_ex0/npc[24]_bret_bret__3_i_6_n_0
    SLICE_X49Y83         LUT6 (Prop_lut6_I2_O)        0.124     1.834 f  cpu0/id_ex0/npc[24]_bret_bret__3_i_2_comp/O
                         net (fo=4, routed)           0.567     2.401    cpu0/id_ex0/npc[24]_bret_bret__3_i_2_n_0
    SLICE_X49Y85         LUT6 (Prop_lut6_I2_O)        0.124     2.525 f  cpu0/id_ex0/npc[24]_bret__30_i_3/O
                         net (fo=214, routed)         1.377     3.902    cpu0/id_ex0/jmp_enable
    SLICE_X54Y77         LUT5 (Prop_lut5_I3_O)        0.124     4.026 r  cpu0/id_ex0/ex_reg1[12]_i_1/O
                         net (fo=1, routed)           0.766     4.792    cpu0/id_ex0/p_2_in[12]
    SLICE_X57Y75         FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.426     2.912    cpu0/id_ex0/clk_out5
    SLICE_X57Y75         FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[12]/C
                         clock pessimism             -0.427     2.485    
                         clock uncertainty           -0.062     2.423    
    SLICE_X57Y75         FDRE (Setup_fdre_C_D)       -0.061     2.362    cpu0/id_ex0/ex_reg1_reg[12]
  -------------------------------------------------------------------
                         required time                          2.362    
                         arrival time                          -4.792    
  -------------------------------------------------------------------
                         slack                                 -2.430    

Slack (VIOLATED) :        -2.410ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/id_ex0/ex_reg1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0 rise@5.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.269ns  (logic 2.217ns (30.500%)  route 5.052ns (69.500%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.087ns = ( 2.913 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.480ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.539    -2.480    cpu0/id_ex0/clk_out5
    SLICE_X51Y75         FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y75         FDRE (Prop_fdre_C_Q)         0.456    -2.024 r  cpu0/id_ex0/ex_reg1_reg[0]/Q
                         net (fo=20, routed)          0.763    -1.261    cpu0/id_ex0/ex_reg1[0]
    SLICE_X53Y74         LUT2 (Prop_lut2_I0_O)        0.124    -1.137 r  cpu0/id_ex0/mem_rd_data[3]_i_35/O
                         net (fo=1, routed)           0.000    -1.137    cpu0/id_ex0/mem_rd_data[3]_i_35_n_0
    SLICE_X53Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.605 r  cpu0/id_ex0/mem_rd_data_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.009    -0.596    cpu0/id_ex0/mem_rd_data_reg[3]_i_15_n_0
    SLICE_X53Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.482 r  cpu0/id_ex0/mem_rd_data_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    -0.482    cpu0/id_ex0/mem_rd_data_reg[7]_i_9_n_0
    SLICE_X53Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    -0.169 r  cpu0/id_ex0/mem_rd_data_reg[11]_i_9/O[3]
                         net (fo=1, routed)           0.885     0.716    cpu0/id_ex0/ex0/data3[11]
    SLICE_X56Y79         LUT6 (Prop_lut6_I0_O)        0.306     1.022 r  cpu0/id_ex0/mem_rd_data[11]_i_4/O
                         net (fo=2, routed)           1.060     2.082    cpu0/id_ex0/mem_rd_data[11]_i_4_n_0
    SLICE_X58Y81         LUT6 (Prop_lut6_I4_O)        0.124     2.206 r  cpu0/id_ex0/ex_reg1[11]_i_5/O
                         net (fo=1, routed)           0.421     2.626    cpu0/if_id0/ex_reg1_reg[11]
    SLICE_X58Y82         LUT6 (Prop_lut6_I3_O)        0.124     2.750 r  cpu0/if_id0/ex_reg1[11]_i_2/O
                         net (fo=2, routed)           1.178     3.928    cpu0/id_ex0/id_reg1[10]
    SLICE_X56Y68         LUT4 (Prop_lut4_I0_O)        0.124     4.052 r  cpu0/id_ex0/ex_reg1[11]_i_1/O
                         net (fo=2, routed)           0.737     4.789    cpu0/id_ex0/p_2_in[11]
    SLICE_X54Y76         FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.427     2.913    cpu0/id_ex0/clk_out5
    SLICE_X54Y76         FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[11]/C
                         clock pessimism             -0.427     2.486    
                         clock uncertainty           -0.062     2.424    
    SLICE_X54Y76         FDRE (Setup_fdre_C_D)       -0.045     2.379    cpu0/id_ex0/ex_reg1_reg[11]
  -------------------------------------------------------------------
                         required time                          2.379    
                         arrival time                          -4.789    
  -------------------------------------------------------------------
                         slack                                 -2.410    

Slack (VIOLATED) :        -2.400ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0 rise@5.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.387ns  (logic 2.938ns (39.772%)  route 4.449ns (60.228%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT6=5)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 2.922 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.475ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.544    -2.475    cpu0/id_ex0/clk_out5
    SLICE_X47Y81         FDRE                                         r  cpu0/id_ex0/ex_pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y81         FDRE (Prop_fdre_C_Q)         0.456    -2.019 r  cpu0/id_ex0/ex_pc_reg[2]/Q
                         net (fo=88, routed)          0.733    -1.286    cpu0/id_ex0/Q[0]
    SLICE_X47Y77         LUT2 (Prop_lut2_I0_O)        0.124    -1.162 r  cpu0/id_ex0/mem_rd_data[3]_i_29/O
                         net (fo=1, routed)           0.000    -1.162    cpu0/id_ex0/mem_rd_data[3]_i_29_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    -0.764 r  cpu0/id_ex0/mem_rd_data_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    -0.764    cpu0/id_ex0/mem_rd_data_reg[3]_i_14_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.650 r  cpu0/id_ex0/mem_rd_data_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    -0.650    cpu0/id_ex0/mem_rd_data_reg[7]_i_10_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.536 r  cpu0/id_ex0/mem_rd_data_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    -0.536    cpu0/id_ex0/mem_rd_data_reg[11]_i_10_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    -0.314 r  cpu0/id_ex0/mem_rd_data_reg[15]_i_9/O[0]
                         net (fo=1, routed)           1.228     0.914    cpu0/id_ex0/ex0/data0[12]
    SLICE_X58Y74         LUT6 (Prop_lut6_I5_O)        0.299     1.213 r  cpu0/id_ex0/mem_rd_data[12]_i_7/O
                         net (fo=1, routed)           0.571     1.784    cpu0/id_ex0/mem_rd_data[12]_i_7_n_0
    SLICE_X58Y73         LUT6 (Prop_lut6_I4_O)        0.124     1.908 f  cpu0/id_ex0/mem_rd_data[12]_i_2/O
                         net (fo=4, routed)           0.171     2.080    cpu0/id_ex0/ex_aluop_reg[1]_1
    SLICE_X58Y73         LUT6 (Prop_lut6_I0_O)        0.124     2.204 r  cpu0/id_ex0/mem_rd_data[12]_i_1/O
                         net (fo=4, routed)           0.715     2.919    cpu0/if_id0/ex_reg2_reg[31][5]
    SLICE_X58Y81         LUT6 (Prop_lut6_I4_O)        0.124     3.043 r  cpu0/if_id0/ex_jmp_addr[19]_bret__1_i_13/O
                         net (fo=1, routed)           0.713     3.757    cpu0/if_id0/id_reg1[12]
    SLICE_X57Y84         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     4.294 r  cpu0/if_id0/ex_jmp_addr_reg[19]_bret__1_i_2/O[2]
                         net (fo=1, routed)           0.317     4.610    cpu0/if_id0/id0/jmp_addr1[14]
    SLICE_X56Y83         LUT6 (Prop_lut6_I3_O)        0.302     4.912 r  cpu0/if_id0/ex_jmp_addr[14]_i_1/O
                         net (fo=1, routed)           0.000     4.912    cpu0/id_ex0/ex_jmp_addr_reg[15]_0[14]
    SLICE_X56Y83         FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.436     2.922    cpu0/id_ex0/clk_out5
    SLICE_X56Y83         FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[14]/C
                         clock pessimism             -0.427     2.495    
                         clock uncertainty           -0.062     2.433    
    SLICE_X56Y83         FDRE (Setup_fdre_C_D)        0.079     2.512    cpu0/id_ex0/ex_jmp_addr_reg[14]
  -------------------------------------------------------------------
                         required time                          2.512    
                         arrival time                          -4.912    
  -------------------------------------------------------------------
                         slack                                 -2.400    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_3_5/RAMA/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.598%)  route 0.206ns (59.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.560    -0.569    hci0/uart_blk/uart_tx_fifo/clk_out5
    SLICE_X35Y54         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=264, routed)         0.206    -0.222    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_3_5/ADDRD2
    SLICE_X34Y53         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_3_5/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.828    -0.340    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_3_5/WCLK
    SLICE_X34Y53         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_3_5/RAMA/CLK
                         clock pessimism             -0.213    -0.553    
    SLICE_X34Y53         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.299    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_3_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_3_5/RAMB/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.598%)  route 0.206ns (59.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.560    -0.569    hci0/uart_blk/uart_tx_fifo/clk_out5
    SLICE_X35Y54         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=264, routed)         0.206    -0.222    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_3_5/ADDRD2
    SLICE_X34Y53         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_3_5/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.828    -0.340    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_3_5/WCLK
    SLICE_X34Y53         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_3_5/RAMB/CLK
                         clock pessimism             -0.213    -0.553    
    SLICE_X34Y53         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.299    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_3_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_3_5/RAMC/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.598%)  route 0.206ns (59.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.560    -0.569    hci0/uart_blk/uart_tx_fifo/clk_out5
    SLICE_X35Y54         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=264, routed)         0.206    -0.222    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_3_5/ADDRD2
    SLICE_X34Y53         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_3_5/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.828    -0.340    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_3_5/WCLK
    SLICE_X34Y53         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_3_5/RAMC/CLK
                         clock pessimism             -0.213    -0.553    
    SLICE_X34Y53         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.299    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_3_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_3_5/RAMD/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.598%)  route 0.206ns (59.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.560    -0.569    hci0/uart_blk/uart_tx_fifo/clk_out5
    SLICE_X35Y54         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=264, routed)         0.206    -0.222    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_3_5/ADDRD2
    SLICE_X34Y53         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_3_5/RAMD/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.828    -0.340    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_3_5/WCLK
    SLICE_X34Y53         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_3_5/RAMD/CLK
                         clock pessimism             -0.213    -0.553    
    SLICE_X34Y53         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.299    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_3_5/RAMD
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.471%)  route 0.226ns (61.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.559    -0.570    hci0/uart_blk/uart_rx_fifo/clk_out5
    SLICE_X35Y58         FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=19, routed)          0.226    -0.204    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/ADDRD2
    SLICE_X34Y59         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.827    -0.341    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X34Y59         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.213    -0.554    
    SLICE_X34Y59         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.300    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.471%)  route 0.226ns (61.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.559    -0.570    hci0/uart_blk/uart_rx_fifo/clk_out5
    SLICE_X35Y58         FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=19, routed)          0.226    -0.204    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/ADDRD2
    SLICE_X34Y59         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.827    -0.341    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X34Y59         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism             -0.213    -0.554    
    SLICE_X34Y59         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.300    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.471%)  route 0.226ns (61.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.559    -0.570    hci0/uart_blk/uart_rx_fifo/clk_out5
    SLICE_X35Y58         FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=19, routed)          0.226    -0.204    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/ADDRD2
    SLICE_X34Y59         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.827    -0.341    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X34Y59         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB/CLK
                         clock pessimism             -0.213    -0.554    
    SLICE_X34Y59         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.300    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.471%)  route 0.226ns (61.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.559    -0.570    hci0/uart_blk/uart_rx_fifo/clk_out5
    SLICE_X35Y58         FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=19, routed)          0.226    -0.204    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/ADDRD2
    SLICE_X34Y59         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.827    -0.341    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X34Y59         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB_D1/CLK
                         clock pessimism             -0.213    -0.554    
    SLICE_X34Y59         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.300    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.471%)  route 0.226ns (61.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.559    -0.570    hci0/uart_blk/uart_rx_fifo/clk_out5
    SLICE_X35Y58         FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=19, routed)          0.226    -0.204    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/ADDRD2
    SLICE_X34Y59         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.827    -0.341    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X34Y59         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC/CLK
                         clock pessimism             -0.213    -0.554    
    SLICE_X34Y59         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.300    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.471%)  route 0.226ns (61.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.559    -0.570    hci0/uart_blk/uart_rx_fifo/clk_out5
    SLICE_X35Y58         FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=19, routed)          0.226    -0.204    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/ADDRD2
    SLICE_X34Y59         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.827    -0.341    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X34Y59         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC_D1/CLK
                         clock pessimism             -0.213    -0.554    
    SLICE_X34Y59         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.300    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.097    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out5_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_inst/inst/plle2_adv_inst/CLKOUT4 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.000       2.108      RAMB36_X0Y7     ram0/ram_bram/ram_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.000       2.108      RAMB36_X0Y12    ram0/ram_bram/ram_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.000       2.108      RAMB36_X0Y8     ram0/ram_bram/ram_reg_1_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.000       2.108      RAMB36_X0Y13    ram0/ram_bram/ram_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.000       2.108      RAMB36_X0Y9     ram0/ram_bram/ram_reg_2_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.000       2.108      RAMB36_X0Y14    ram0/ram_bram/ram_reg_3_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.000       2.108      RAMB36_X0Y10    ram0/ram_bram/ram_reg_3_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.000       2.108      RAMB36_X1Y17    ram0/ram_bram/ram_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.000       2.108      RAMB36_X1Y12    ram0/ram_bram/ram_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.000       2.108      RAMB36_X1Y18    ram0/ram_bram/ram_reg_1_5/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT4   n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKOUT4
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X50Y84    cpu0/mem_ctrl0/cache1/entry_reg_0_255_26_26/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X50Y84    cpu0/mem_ctrl0/cache1/entry_reg_0_255_26_26/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X50Y84    cpu0/mem_ctrl0/cache1/entry_reg_0_255_26_26/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X34Y85    cpu0/mem_ctrl0/cache0/entry_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X34Y85    cpu0/mem_ctrl0/cache0/entry_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X34Y85    cpu0/mem_ctrl0/cache0/entry_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X34Y85    cpu0/mem_ctrl0/cache0/entry_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X50Y83    cpu0/mem_ctrl0/cache1/entry_reg_0_255_6_6/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X50Y83    cpu0/mem_ctrl0/cache1/entry_reg_0_255_6_6/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X50Y83    cpu0/mem_ctrl0/cache1/entry_reg_0_255_6_6/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X38Y78    cpu0/mem_ctrl0/cache1/entry_reg_0_255_2_2/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X38Y78    cpu0/mem_ctrl0/cache1/entry_reg_0_255_2_2/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X38Y78    cpu0/mem_ctrl0/cache1/entry_reg_0_255_2_2/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X38Y78    cpu0/mem_ctrl0/cache1/entry_reg_0_255_2_2/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X38Y82    cpu0/mem_ctrl0/cache0/entry_reg_0_255_16_16/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X38Y82    cpu0/mem_ctrl0/cache0/entry_reg_0_255_16_16/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X38Y82    cpu0/mem_ctrl0/cache0/entry_reg_0_255_16_16/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X38Y82    cpu0/mem_ctrl0/cache0/entry_reg_0_255_16_16/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X30Y78    cpu0/mem_ctrl0/cache0/entry_reg_0_255_22_22/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X30Y78    cpu0/mem_ctrl0/cache0/entry_reg_0_255_22_22/RAMS64E_B/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_inst/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2   clk_inst/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { EXCLK }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out5_clk_wiz_0_1
  To Clock:  clk_out5_clk_wiz_0_1

Setup :         3196  Failing Endpoints,  Worst Slack       -2.594ns,  Total Violation    -3275.691ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.077ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.594ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/id_ex0/ex_reg2_reg[1]_fret/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0_1 rise@5.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.561ns  (logic 1.352ns (17.882%)  route 6.209ns (82.118%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.089ns = ( 2.911 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.469ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.550    -2.469    clk
    SLICE_X51Y82         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y82         FDPE (Prop_fdpe_C_Q)         0.456    -2.013 r  rst_reg/Q
                         net (fo=163, routed)         0.852    -1.161    cpu0/if_id0/rst
    SLICE_X55Y83         LUT2 (Prop_lut2_I0_O)        0.124    -1.037 r  cpu0/if_id0/ex_jmp_addr[31]_bret__1_i_48/O
                         net (fo=80, routed)          0.969    -0.068    cpu0/if_id0/rst_reg_29
    SLICE_X53Y85         LUT6 (Prop_lut6_I5_O)        0.124     0.056 r  cpu0/if_id0/ex_jmp_addr[31]_bret__1_i_46/O
                         net (fo=1, routed)           0.151     0.208    cpu0/if_id0/ex_jmp_addr[31]_bret__1_i_46_n_0
    SLICE_X53Y85         LUT6 (Prop_lut6_I2_O)        0.124     0.332 r  cpu0/if_id0/ex_jmp_addr[31]_bret__1_i_26/O
                         net (fo=36, routed)          1.521     1.853    cpu0/if_id0/ex_jmp_addr[31]_bret__1_i_26_n_0
    SLICE_X62Y81         LUT6 (Prop_lut6_I4_O)        0.124     1.977 f  cpu0/if_id0/ex_reg1[1]_i_3/O
                         net (fo=1, routed)           1.104     3.081    cpu0/if_id0/reg1_data[1]
    SLICE_X51Y70         LUT6 (Prop_lut6_I1_O)        0.124     3.205 f  cpu0/if_id0/ex_reg1[1]_i_2/O
                         net (fo=1, routed)           0.686     3.891    cpu0/id_ex0/id_reg1[1]
    SLICE_X50Y75         LUT5 (Prop_lut5_I0_O)        0.124     4.015 f  cpu0/id_ex0/ex_reg1[1]_i_1/O
                         net (fo=3, routed)           0.925     4.940    cpu0/id_ex0/p_2_in[1]
    SLICE_X51Y74         LUT4 (Prop_lut4_I0_O)        0.152     5.092 r  cpu0/id_ex0/ex_reg2[1]_fret_i_1/O
                         net (fo=1, routed)           0.000     5.092    cpu0/id_ex0/ex_reg2[1]_fret_i_1_n_0
    SLICE_X51Y74         FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[1]_fret/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.425     2.911    cpu0/id_ex0/clk_out5
    SLICE_X51Y74         FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[1]_fret/C
                         clock pessimism             -0.427     2.484    
                         clock uncertainty           -0.061     2.423    
    SLICE_X51Y74         FDRE (Setup_fdre_C_D)        0.075     2.498    cpu0/id_ex0/ex_reg2_reg[1]_fret
  -------------------------------------------------------------------
                         required time                          2.498    
                         arrival time                          -5.092    
  -------------------------------------------------------------------
                         slack                                 -2.594    

Slack (VIOLATED) :        -2.552ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0_1 rise@5.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.540ns  (logic 3.141ns (41.659%)  route 4.399ns (58.341%))
  Logic Levels:           10  (CARRY4=4 LUT2=2 LUT6=4)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 2.922 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.473ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.546    -2.473    cpu0/id_ex0/clk_out5
    SLICE_X55Y79         FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y79         FDRE (Prop_fdre_C_Q)         0.456    -2.017 r  cpu0/id_ex0/ex_reg1_reg[4]/Q
                         net (fo=19, routed)          0.882    -1.134    cpu0/id_ex0/ex_reg1[4]
    SLICE_X53Y75         LUT2 (Prop_lut2_I0_O)        0.124    -1.010 r  cpu0/id_ex0/mem_rd_data[7]_i_18/O
                         net (fo=1, routed)           0.000    -1.010    cpu0/id_ex0/mem_rd_data[7]_i_18_n_0
    SLICE_X53Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.478 r  cpu0/id_ex0/mem_rd_data_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    -0.478    cpu0/id_ex0/mem_rd_data_reg[7]_i_9_n_0
    SLICE_X53Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    -0.165 r  cpu0/id_ex0/mem_rd_data_reg[11]_i_9/O[3]
                         net (fo=1, routed)           0.885     0.719    cpu0/id_ex0/ex0/data3[11]
    SLICE_X56Y79         LUT6 (Prop_lut6_I0_O)        0.306     1.025 r  cpu0/id_ex0/mem_rd_data[11]_i_4/O
                         net (fo=2, routed)           1.060     2.085    cpu0/id_ex0/mem_rd_data[11]_i_4_n_0
    SLICE_X58Y81         LUT6 (Prop_lut6_I4_O)        0.124     2.209 r  cpu0/id_ex0/ex_reg1[11]_i_5/O
                         net (fo=1, routed)           0.421     2.630    cpu0/if_id0/ex_reg1_reg[11]
    SLICE_X58Y82         LUT6 (Prop_lut6_I3_O)        0.124     2.754 r  cpu0/if_id0/ex_reg1[11]_i_2/O
                         net (fo=2, routed)           0.655     3.409    cpu0/if_id0/wb_rd_data_reg[31][10]
    SLICE_X57Y83         LUT2 (Prop_lut2_I1_O)        0.124     3.533 r  cpu0/if_id0/ex_jmp_addr[11]_i_9/O
                         net (fo=1, routed)           0.000     3.533    cpu0/if_id0/ex_jmp_addr[11]_i_9_n_0
    SLICE_X57Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.934 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.934    cpu0/if_id0/ex_jmp_addr_reg[11]_i_3_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.268 r  cpu0/if_id0/ex_jmp_addr_reg[19]_bret__1_i_2/O[1]
                         net (fo=1, routed)           0.496     4.764    cpu0/if_id0/id0/jmp_addr1[13]
    SLICE_X56Y83         LUT6 (Prop_lut6_I3_O)        0.303     5.067 r  cpu0/if_id0/ex_jmp_addr[13]_i_1/O
                         net (fo=1, routed)           0.000     5.067    cpu0/id_ex0/ex_jmp_addr_reg[15]_0[13]
    SLICE_X56Y83         FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.436     2.922    cpu0/id_ex0/clk_out5
    SLICE_X56Y83         FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[13]/C
                         clock pessimism             -0.427     2.495    
                         clock uncertainty           -0.061     2.434    
    SLICE_X56Y83         FDRE (Setup_fdre_C_D)        0.081     2.515    cpu0/id_ex0/ex_jmp_addr_reg[13]
  -------------------------------------------------------------------
                         required time                          2.515    
                         arrival time                          -5.067    
  -------------------------------------------------------------------
                         slack                                 -2.552    

Slack (VIOLATED) :        -2.468ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[29]_bret__1/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0_1 rise@5.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.448ns  (logic 3.404ns (45.706%)  route 4.044ns (54.294%))
  Logic Levels:           14  (CARRY4=9 LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns = ( 2.926 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.480ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.539    -2.480    cpu0/id_ex0/clk_out5
    SLICE_X51Y75         FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y75         FDRE (Prop_fdre_C_Q)         0.456    -2.024 r  cpu0/id_ex0/ex_reg1_reg[0]/Q
                         net (fo=20, routed)          0.927    -1.097    cpu0/id_ex0/ex_reg1[0]
    SLICE_X52Y79         LUT2 (Prop_lut2_I0_O)        0.124    -0.973 r  cpu0/id_ex0/mem_rd_data[3]_i_27/O
                         net (fo=1, routed)           0.000    -0.973    cpu0/id_ex0/mem_rd_data[3]_i_27_n_0
    SLICE_X52Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.460 r  cpu0/id_ex0/mem_rd_data_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    -0.460    cpu0/id_ex0/mem_rd_data_reg[3]_i_12_n_0
    SLICE_X52Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.343 r  cpu0/id_ex0/mem_rd_data_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    -0.343    cpu0/id_ex0/mem_rd_data_reg[7]_i_11_n_0
    SLICE_X52Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.226 r  cpu0/id_ex0/mem_rd_data_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    -0.226    cpu0/id_ex0/mem_rd_data_reg[11]_i_11_n_0
    SLICE_X52Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.109 r  cpu0/id_ex0/mem_rd_data_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    -0.109    cpu0/id_ex0/mem_rd_data_reg[15]_i_11_n_0
    SLICE_X52Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.008 r  cpu0/id_ex0/mem_rd_data_reg[19]_i_17/CO[3]
                         net (fo=1, routed)           0.000     0.008    cpu0/id_ex0/mem_rd_data_reg[19]_i_17_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     0.323 r  cpu0/id_ex0/mem_rd_data_reg[27]_i_15/O[3]
                         net (fo=1, routed)           1.220     1.543    cpu0/id_ex0/ex0/data2[23]
    SLICE_X62Y90         LUT5 (Prop_lut5_I1_O)        0.307     1.850 r  cpu0/id_ex0/mem_rd_data[23]_i_11/O
                         net (fo=2, routed)           0.726     2.576    cpu0/id_ex0/mem_rd_data[23]_i_11_n_0
    SLICE_X61Y88         LUT6 (Prop_lut6_I2_O)        0.124     2.700 r  cpu0/id_ex0/mem_rd_data[23]_i_4/O
                         net (fo=1, routed)           0.433     3.133    cpu0/id_ex0/mem_rd_data[23]_i_4_n_0
    SLICE_X61Y91         LUT5 (Prop_lut5_I2_O)        0.124     3.257 r  cpu0/id_ex0/mem_rd_data[23]_i_1/O
                         net (fo=2, routed)           0.738     3.995    cpu0/if_id0/ex_reg2_reg[31][14]
    SLICE_X57Y86         LUT6 (Prop_lut6_I4_O)        0.124     4.119 r  cpu0/if_id0/ex_jmp_addr[23]_bret__1_i_6/O
                         net (fo=1, routed)           0.000     4.119    cpu0/if_id0/ex_jmp_addr[23]_bret__1_i_6_n_0
    SLICE_X57Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.520 r  cpu0/if_id0/ex_jmp_addr_reg[23]_bret__1_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.520    cpu0/if_id0/ex_jmp_addr_reg[23]_bret__1_i_1_n_0
    SLICE_X57Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.634 r  cpu0/if_id0/ex_jmp_addr_reg[27]_bret__1_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.634    cpu0/if_id0/ex_jmp_addr_reg[27]_bret__1_i_1_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.968 r  cpu0/if_id0/ex_jmp_addr_reg[31]_bret__1_i_1/O[1]
                         net (fo=1, routed)           0.000     4.968    cpu0/id_ex0/jmp_addr1[13]
    SLICE_X57Y88         FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[29]_bret__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.440     2.926    cpu0/id_ex0/clk_out5
    SLICE_X57Y88         FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[29]_bret__1/C
                         clock pessimism             -0.427     2.499    
                         clock uncertainty           -0.061     2.438    
    SLICE_X57Y88         FDRE (Setup_fdre_C_D)        0.062     2.500    cpu0/id_ex0/ex_jmp_addr_reg[29]_bret__1
  -------------------------------------------------------------------
                         required time                          2.500    
                         arrival time                          -4.968    
  -------------------------------------------------------------------
                         slack                                 -2.468    

Slack (VIOLATED) :        -2.451ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0_1 rise@5.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.439ns  (logic 3.001ns (40.341%)  route 4.438ns (59.659%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT6=5)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 2.922 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.475ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.544    -2.475    cpu0/id_ex0/clk_out5
    SLICE_X47Y81         FDRE                                         r  cpu0/id_ex0/ex_pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y81         FDRE (Prop_fdre_C_Q)         0.456    -2.019 r  cpu0/id_ex0/ex_pc_reg[2]/Q
                         net (fo=88, routed)          0.733    -1.286    cpu0/id_ex0/Q[0]
    SLICE_X47Y77         LUT2 (Prop_lut2_I0_O)        0.124    -1.162 r  cpu0/id_ex0/mem_rd_data[3]_i_29/O
                         net (fo=1, routed)           0.000    -1.162    cpu0/id_ex0/mem_rd_data[3]_i_29_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    -0.764 r  cpu0/id_ex0/mem_rd_data_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    -0.764    cpu0/id_ex0/mem_rd_data_reg[3]_i_14_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.650 r  cpu0/id_ex0/mem_rd_data_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    -0.650    cpu0/id_ex0/mem_rd_data_reg[7]_i_10_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.536 r  cpu0/id_ex0/mem_rd_data_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    -0.536    cpu0/id_ex0/mem_rd_data_reg[11]_i_10_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    -0.314 r  cpu0/id_ex0/mem_rd_data_reg[15]_i_9/O[0]
                         net (fo=1, routed)           1.228     0.914    cpu0/id_ex0/ex0/data0[12]
    SLICE_X58Y74         LUT6 (Prop_lut6_I5_O)        0.299     1.213 r  cpu0/id_ex0/mem_rd_data[12]_i_7/O
                         net (fo=1, routed)           0.571     1.784    cpu0/id_ex0/mem_rd_data[12]_i_7_n_0
    SLICE_X58Y73         LUT6 (Prop_lut6_I4_O)        0.124     1.908 f  cpu0/id_ex0/mem_rd_data[12]_i_2/O
                         net (fo=4, routed)           0.171     2.080    cpu0/id_ex0/ex_aluop_reg[1]_1
    SLICE_X58Y73         LUT6 (Prop_lut6_I0_O)        0.124     2.204 r  cpu0/id_ex0/mem_rd_data[12]_i_1/O
                         net (fo=4, routed)           0.715     2.919    cpu0/if_id0/ex_reg2_reg[31][5]
    SLICE_X58Y81         LUT6 (Prop_lut6_I4_O)        0.124     3.043 r  cpu0/if_id0/ex_jmp_addr[19]_bret__1_i_13/O
                         net (fo=1, routed)           0.713     3.757    cpu0/if_id0/id_reg1[12]
    SLICE_X57Y84         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     4.353 r  cpu0/if_id0/ex_jmp_addr_reg[19]_bret__1_i_2/O[3]
                         net (fo=1, routed)           0.306     4.658    cpu0/if_id0/id0/jmp_addr1[15]
    SLICE_X56Y83         LUT6 (Prop_lut6_I3_O)        0.306     4.964 r  cpu0/if_id0/ex_jmp_addr[15]_i_1/O
                         net (fo=1, routed)           0.000     4.964    cpu0/id_ex0/ex_jmp_addr_reg[15]_0[15]
    SLICE_X56Y83         FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.436     2.922    cpu0/id_ex0/clk_out5
    SLICE_X56Y83         FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[15]/C
                         clock pessimism             -0.427     2.495    
                         clock uncertainty           -0.061     2.434    
    SLICE_X56Y83         FDRE (Setup_fdre_C_D)        0.079     2.513    cpu0/id_ex0/ex_jmp_addr_reg[15]
  -------------------------------------------------------------------
                         required time                          2.513    
                         arrival time                          -4.964    
  -------------------------------------------------------------------
                         slack                                 -2.451    

Slack (VIOLATED) :        -2.447ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[31]_bret__1/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0_1 rise@5.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.427ns  (logic 3.383ns (45.552%)  route 4.044ns (54.448%))
  Logic Levels:           14  (CARRY4=9 LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns = ( 2.926 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.480ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.539    -2.480    cpu0/id_ex0/clk_out5
    SLICE_X51Y75         FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y75         FDRE (Prop_fdre_C_Q)         0.456    -2.024 r  cpu0/id_ex0/ex_reg1_reg[0]/Q
                         net (fo=20, routed)          0.927    -1.097    cpu0/id_ex0/ex_reg1[0]
    SLICE_X52Y79         LUT2 (Prop_lut2_I0_O)        0.124    -0.973 r  cpu0/id_ex0/mem_rd_data[3]_i_27/O
                         net (fo=1, routed)           0.000    -0.973    cpu0/id_ex0/mem_rd_data[3]_i_27_n_0
    SLICE_X52Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.460 r  cpu0/id_ex0/mem_rd_data_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    -0.460    cpu0/id_ex0/mem_rd_data_reg[3]_i_12_n_0
    SLICE_X52Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.343 r  cpu0/id_ex0/mem_rd_data_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    -0.343    cpu0/id_ex0/mem_rd_data_reg[7]_i_11_n_0
    SLICE_X52Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.226 r  cpu0/id_ex0/mem_rd_data_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    -0.226    cpu0/id_ex0/mem_rd_data_reg[11]_i_11_n_0
    SLICE_X52Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.109 r  cpu0/id_ex0/mem_rd_data_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    -0.109    cpu0/id_ex0/mem_rd_data_reg[15]_i_11_n_0
    SLICE_X52Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.008 r  cpu0/id_ex0/mem_rd_data_reg[19]_i_17/CO[3]
                         net (fo=1, routed)           0.000     0.008    cpu0/id_ex0/mem_rd_data_reg[19]_i_17_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     0.323 r  cpu0/id_ex0/mem_rd_data_reg[27]_i_15/O[3]
                         net (fo=1, routed)           1.220     1.543    cpu0/id_ex0/ex0/data2[23]
    SLICE_X62Y90         LUT5 (Prop_lut5_I1_O)        0.307     1.850 r  cpu0/id_ex0/mem_rd_data[23]_i_11/O
                         net (fo=2, routed)           0.726     2.576    cpu0/id_ex0/mem_rd_data[23]_i_11_n_0
    SLICE_X61Y88         LUT6 (Prop_lut6_I2_O)        0.124     2.700 r  cpu0/id_ex0/mem_rd_data[23]_i_4/O
                         net (fo=1, routed)           0.433     3.133    cpu0/id_ex0/mem_rd_data[23]_i_4_n_0
    SLICE_X61Y91         LUT5 (Prop_lut5_I2_O)        0.124     3.257 r  cpu0/id_ex0/mem_rd_data[23]_i_1/O
                         net (fo=2, routed)           0.738     3.995    cpu0/if_id0/ex_reg2_reg[31][14]
    SLICE_X57Y86         LUT6 (Prop_lut6_I4_O)        0.124     4.119 r  cpu0/if_id0/ex_jmp_addr[23]_bret__1_i_6/O
                         net (fo=1, routed)           0.000     4.119    cpu0/if_id0/ex_jmp_addr[23]_bret__1_i_6_n_0
    SLICE_X57Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.520 r  cpu0/if_id0/ex_jmp_addr_reg[23]_bret__1_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.520    cpu0/if_id0/ex_jmp_addr_reg[23]_bret__1_i_1_n_0
    SLICE_X57Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.634 r  cpu0/if_id0/ex_jmp_addr_reg[27]_bret__1_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.634    cpu0/if_id0/ex_jmp_addr_reg[27]_bret__1_i_1_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.947 r  cpu0/if_id0/ex_jmp_addr_reg[31]_bret__1_i_1/O[3]
                         net (fo=1, routed)           0.000     4.947    cpu0/id_ex0/jmp_addr1[15]
    SLICE_X57Y88         FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[31]_bret__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.440     2.926    cpu0/id_ex0/clk_out5
    SLICE_X57Y88         FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[31]_bret__1/C
                         clock pessimism             -0.427     2.499    
                         clock uncertainty           -0.061     2.438    
    SLICE_X57Y88         FDRE (Setup_fdre_C_D)        0.062     2.500    cpu0/id_ex0/ex_jmp_addr_reg[31]_bret__1
  -------------------------------------------------------------------
                         required time                          2.500    
                         arrival time                          -4.947    
  -------------------------------------------------------------------
                         slack                                 -2.447    

Slack (VIOLATED) :        -2.445ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/id_ex0/ex_reg1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0_1 rise@5.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.320ns  (logic 2.197ns (30.014%)  route 5.123ns (69.986%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.084ns = ( 2.916 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.475ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.544    -2.475    cpu0/id_ex0/clk_out5
    SLICE_X47Y81         FDRE                                         r  cpu0/id_ex0/ex_pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y81         FDRE (Prop_fdre_C_Q)         0.456    -2.019 r  cpu0/id_ex0/ex_pc_reg[2]/Q
                         net (fo=88, routed)          0.733    -1.286    cpu0/id_ex0/Q[0]
    SLICE_X47Y77         LUT2 (Prop_lut2_I0_O)        0.124    -1.162 r  cpu0/id_ex0/mem_rd_data[3]_i_29/O
                         net (fo=1, routed)           0.000    -1.162    cpu0/id_ex0/mem_rd_data[3]_i_29_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    -0.764 r  cpu0/id_ex0/mem_rd_data_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    -0.764    cpu0/id_ex0/mem_rd_data_reg[3]_i_14_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.650 r  cpu0/id_ex0/mem_rd_data_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    -0.650    cpu0/id_ex0/mem_rd_data_reg[7]_i_10_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.536 r  cpu0/id_ex0/mem_rd_data_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    -0.536    cpu0/id_ex0/mem_rd_data_reg[11]_i_10_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    -0.223 r  cpu0/id_ex0/mem_rd_data_reg[15]_i_9/O[3]
                         net (fo=1, routed)           1.146     0.923    cpu0/id_ex0/ex0/data0[15]
    SLICE_X58Y75         LUT6 (Prop_lut6_I0_O)        0.306     1.229 r  cpu0/id_ex0/mem_rd_data[15]_i_5/O
                         net (fo=2, routed)           0.941     2.169    cpu0/id_ex0/mem_rd_data[15]_i_5_n_0
    SLICE_X60Y79         LUT6 (Prop_lut6_I3_O)        0.124     2.293 r  cpu0/id_ex0/ex_jmp_addr[19]_bret__1_i_33/O
                         net (fo=1, routed)           0.487     2.780    cpu0/if_id0/ex_jmp_addr_reg[19]_bret__1
    SLICE_X58Y85         LUT6 (Prop_lut6_I3_O)        0.124     2.904 r  cpu0/if_id0/ex_jmp_addr[19]_bret__1_i_6/O
                         net (fo=3, routed)           0.955     3.859    cpu0/id_ex0/id_reg1[11]
    SLICE_X54Y75         LUT4 (Prop_lut4_I0_O)        0.124     3.983 r  cpu0/id_ex0/ex_reg1[15]_i_1/O
                         net (fo=1, routed)           0.862     4.845    cpu0/id_ex0/p_2_in[15]
    SLICE_X54Y71         FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.430     2.916    cpu0/id_ex0/clk_out5
    SLICE_X54Y71         FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[15]/C
                         clock pessimism             -0.427     2.489    
                         clock uncertainty           -0.061     2.428    
    SLICE_X54Y71         FDRE (Setup_fdre_C_D)       -0.028     2.400    cpu0/id_ex0/ex_reg1_reg[15]
  -------------------------------------------------------------------
                         required time                          2.400    
                         arrival time                          -4.845    
  -------------------------------------------------------------------
                         slack                                 -2.445    

Slack (VIOLATED) :        -2.429ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/bp0/target_reg_0_63_9_11/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0_1 rise@5.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.003ns  (logic 1.507ns (21.519%)  route 5.496ns (78.481%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 2.919 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.478ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.541    -2.478    cpu0/id_ex0/clk_out5
    SLICE_X54Y73         FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y73         FDRE (Prop_fdre_C_Q)         0.518    -1.960 r  cpu0/id_ex0/ex_reg1_reg[23]/Q
                         net (fo=21, routed)          1.262    -0.698    cpu0/id_ex0/ex_reg1[23]
    SLICE_X52Y77         LUT4 (Prop_lut4_I0_O)        0.124    -0.574 r  cpu0/id_ex0/npc[24]_bret_bret__3_i_58/O
                         net (fo=1, routed)           0.000    -0.574    cpu0/id_ex0/npc[24]_bret_bret__3_i_58_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    -0.198 r  cpu0/id_ex0/npc_reg[24]_bret_bret__3_i_25/CO[3]
                         net (fo=1, routed)           0.000    -0.198    cpu0/id_ex0/npc_reg[24]_bret_bret__3_i_25_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.081 r  cpu0/id_ex0/npc_reg[24]_bret_bret__3_i_9/CO[3]
                         net (fo=6, routed)           1.363     1.282    cpu0/id_ex0/ex0/p_2_in
    SLICE_X48Y80         LUT5 (Prop_lut5_I0_O)        0.124     1.406 r  cpu0/id_ex0/npc[24]_bret_bret__4_i_6/O
                         net (fo=2, routed)           0.587     1.993    cpu0/id_ex0/npc[24]_bret_bret__4_i_6_n_0
    SLICE_X49Y79         LUT5 (Prop_lut5_I1_O)        0.124     2.117 f  cpu0/id_ex0/npc[24]_bret_bret__4_i_2/O
                         net (fo=35, routed)          1.301     3.419    cpu0/id_ex0/npc[24]_bret_bret__4_i_2_n_0
    SLICE_X49Y95         LUT4 (Prop_lut4_I0_O)        0.124     3.543 r  cpu0/id_ex0/npc[24]_bret_bret_bret__33_i_1/O
                         net (fo=3, routed)           0.982     4.525    cpu0/bp0/target_reg_0_63_9_11/DIB
    SLICE_X46Y85         RAMD64E                                      r  cpu0/bp0/target_reg_0_63_9_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.433     2.919    cpu0/bp0/target_reg_0_63_9_11/WCLK
    SLICE_X46Y85         RAMD64E                                      r  cpu0/bp0/target_reg_0_63_9_11/RAMB/CLK
                         clock pessimism             -0.427     2.492    
                         clock uncertainty           -0.061     2.431    
    SLICE_X46Y85         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335     2.096    cpu0/bp0/target_reg_0_63_9_11/RAMB
  -------------------------------------------------------------------
                         required time                          2.096    
                         arrival time                          -4.525    
  -------------------------------------------------------------------
                         slack                                 -2.429    

Slack (VIOLATED) :        -2.429ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/id_ex0/ex_reg1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0_1 rise@5.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.270ns  (logic 1.631ns (22.436%)  route 5.639ns (77.564%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.088ns = ( 2.912 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.478ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.541    -2.478    cpu0/id_ex0/clk_out5
    SLICE_X54Y73         FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y73         FDRE (Prop_fdre_C_Q)         0.518    -1.960 r  cpu0/id_ex0/ex_reg1_reg[23]/Q
                         net (fo=21, routed)          1.262    -0.698    cpu0/id_ex0/ex_reg1[23]
    SLICE_X52Y77         LUT4 (Prop_lut4_I0_O)        0.124    -0.574 r  cpu0/id_ex0/npc[24]_bret_bret__3_i_58/O
                         net (fo=1, routed)           0.000    -0.574    cpu0/id_ex0/npc[24]_bret_bret__3_i_58_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    -0.198 r  cpu0/id_ex0/npc_reg[24]_bret_bret__3_i_25/CO[3]
                         net (fo=1, routed)           0.000    -0.198    cpu0/id_ex0/npc_reg[24]_bret_bret__3_i_25_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.081 f  cpu0/id_ex0/npc_reg[24]_bret_bret__3_i_9/CO[3]
                         net (fo=6, routed)           1.254     1.173    cpu0/id_ex0/ex0/p_2_in
    SLICE_X51Y83         LUT3 (Prop_lut3_I0_O)        0.124     1.297 f  cpu0/id_ex0/npc[24]_bret_bret__3_i_6/O
                         net (fo=1, routed)           0.413     1.710    cpu0/id_ex0/npc[24]_bret_bret__3_i_6_n_0
    SLICE_X49Y83         LUT6 (Prop_lut6_I2_O)        0.124     1.834 f  cpu0/id_ex0/npc[24]_bret_bret__3_i_2_comp/O
                         net (fo=4, routed)           0.567     2.401    cpu0/id_ex0/npc[24]_bret_bret__3_i_2_n_0
    SLICE_X49Y85         LUT6 (Prop_lut6_I2_O)        0.124     2.525 f  cpu0/id_ex0/npc[24]_bret__30_i_3/O
                         net (fo=214, routed)         1.377     3.902    cpu0/id_ex0/jmp_enable
    SLICE_X54Y77         LUT5 (Prop_lut5_I3_O)        0.124     4.026 r  cpu0/id_ex0/ex_reg1[12]_i_1/O
                         net (fo=1, routed)           0.766     4.792    cpu0/id_ex0/p_2_in[12]
    SLICE_X57Y75         FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.426     2.912    cpu0/id_ex0/clk_out5
    SLICE_X57Y75         FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[12]/C
                         clock pessimism             -0.427     2.485    
                         clock uncertainty           -0.061     2.424    
    SLICE_X57Y75         FDRE (Setup_fdre_C_D)       -0.061     2.363    cpu0/id_ex0/ex_reg1_reg[12]
  -------------------------------------------------------------------
                         required time                          2.363    
                         arrival time                          -4.792    
  -------------------------------------------------------------------
                         slack                                 -2.429    

Slack (VIOLATED) :        -2.409ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/id_ex0/ex_reg1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0_1 rise@5.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.269ns  (logic 2.217ns (30.500%)  route 5.052ns (69.500%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.087ns = ( 2.913 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.480ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.539    -2.480    cpu0/id_ex0/clk_out5
    SLICE_X51Y75         FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y75         FDRE (Prop_fdre_C_Q)         0.456    -2.024 r  cpu0/id_ex0/ex_reg1_reg[0]/Q
                         net (fo=20, routed)          0.763    -1.261    cpu0/id_ex0/ex_reg1[0]
    SLICE_X53Y74         LUT2 (Prop_lut2_I0_O)        0.124    -1.137 r  cpu0/id_ex0/mem_rd_data[3]_i_35/O
                         net (fo=1, routed)           0.000    -1.137    cpu0/id_ex0/mem_rd_data[3]_i_35_n_0
    SLICE_X53Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.605 r  cpu0/id_ex0/mem_rd_data_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.009    -0.596    cpu0/id_ex0/mem_rd_data_reg[3]_i_15_n_0
    SLICE_X53Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.482 r  cpu0/id_ex0/mem_rd_data_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    -0.482    cpu0/id_ex0/mem_rd_data_reg[7]_i_9_n_0
    SLICE_X53Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    -0.169 r  cpu0/id_ex0/mem_rd_data_reg[11]_i_9/O[3]
                         net (fo=1, routed)           0.885     0.716    cpu0/id_ex0/ex0/data3[11]
    SLICE_X56Y79         LUT6 (Prop_lut6_I0_O)        0.306     1.022 r  cpu0/id_ex0/mem_rd_data[11]_i_4/O
                         net (fo=2, routed)           1.060     2.082    cpu0/id_ex0/mem_rd_data[11]_i_4_n_0
    SLICE_X58Y81         LUT6 (Prop_lut6_I4_O)        0.124     2.206 r  cpu0/id_ex0/ex_reg1[11]_i_5/O
                         net (fo=1, routed)           0.421     2.626    cpu0/if_id0/ex_reg1_reg[11]
    SLICE_X58Y82         LUT6 (Prop_lut6_I3_O)        0.124     2.750 r  cpu0/if_id0/ex_reg1[11]_i_2/O
                         net (fo=2, routed)           1.178     3.928    cpu0/id_ex0/id_reg1[10]
    SLICE_X56Y68         LUT4 (Prop_lut4_I0_O)        0.124     4.052 r  cpu0/id_ex0/ex_reg1[11]_i_1/O
                         net (fo=2, routed)           0.737     4.789    cpu0/id_ex0/p_2_in[11]
    SLICE_X54Y76         FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.427     2.913    cpu0/id_ex0/clk_out5
    SLICE_X54Y76         FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[11]/C
                         clock pessimism             -0.427     2.486    
                         clock uncertainty           -0.061     2.425    
    SLICE_X54Y76         FDRE (Setup_fdre_C_D)       -0.045     2.380    cpu0/id_ex0/ex_reg1_reg[11]
  -------------------------------------------------------------------
                         required time                          2.380    
                         arrival time                          -4.789    
  -------------------------------------------------------------------
                         slack                                 -2.409    

Slack (VIOLATED) :        -2.399ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0_1 rise@5.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.387ns  (logic 2.938ns (39.772%)  route 4.449ns (60.228%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT6=5)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 2.922 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.475ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.544    -2.475    cpu0/id_ex0/clk_out5
    SLICE_X47Y81         FDRE                                         r  cpu0/id_ex0/ex_pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y81         FDRE (Prop_fdre_C_Q)         0.456    -2.019 r  cpu0/id_ex0/ex_pc_reg[2]/Q
                         net (fo=88, routed)          0.733    -1.286    cpu0/id_ex0/Q[0]
    SLICE_X47Y77         LUT2 (Prop_lut2_I0_O)        0.124    -1.162 r  cpu0/id_ex0/mem_rd_data[3]_i_29/O
                         net (fo=1, routed)           0.000    -1.162    cpu0/id_ex0/mem_rd_data[3]_i_29_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    -0.764 r  cpu0/id_ex0/mem_rd_data_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    -0.764    cpu0/id_ex0/mem_rd_data_reg[3]_i_14_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.650 r  cpu0/id_ex0/mem_rd_data_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    -0.650    cpu0/id_ex0/mem_rd_data_reg[7]_i_10_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.536 r  cpu0/id_ex0/mem_rd_data_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    -0.536    cpu0/id_ex0/mem_rd_data_reg[11]_i_10_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    -0.314 r  cpu0/id_ex0/mem_rd_data_reg[15]_i_9/O[0]
                         net (fo=1, routed)           1.228     0.914    cpu0/id_ex0/ex0/data0[12]
    SLICE_X58Y74         LUT6 (Prop_lut6_I5_O)        0.299     1.213 r  cpu0/id_ex0/mem_rd_data[12]_i_7/O
                         net (fo=1, routed)           0.571     1.784    cpu0/id_ex0/mem_rd_data[12]_i_7_n_0
    SLICE_X58Y73         LUT6 (Prop_lut6_I4_O)        0.124     1.908 f  cpu0/id_ex0/mem_rd_data[12]_i_2/O
                         net (fo=4, routed)           0.171     2.080    cpu0/id_ex0/ex_aluop_reg[1]_1
    SLICE_X58Y73         LUT6 (Prop_lut6_I0_O)        0.124     2.204 r  cpu0/id_ex0/mem_rd_data[12]_i_1/O
                         net (fo=4, routed)           0.715     2.919    cpu0/if_id0/ex_reg2_reg[31][5]
    SLICE_X58Y81         LUT6 (Prop_lut6_I4_O)        0.124     3.043 r  cpu0/if_id0/ex_jmp_addr[19]_bret__1_i_13/O
                         net (fo=1, routed)           0.713     3.757    cpu0/if_id0/id_reg1[12]
    SLICE_X57Y84         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     4.294 r  cpu0/if_id0/ex_jmp_addr_reg[19]_bret__1_i_2/O[2]
                         net (fo=1, routed)           0.317     4.610    cpu0/if_id0/id0/jmp_addr1[14]
    SLICE_X56Y83         LUT6 (Prop_lut6_I3_O)        0.302     4.912 r  cpu0/if_id0/ex_jmp_addr[14]_i_1/O
                         net (fo=1, routed)           0.000     4.912    cpu0/id_ex0/ex_jmp_addr_reg[15]_0[14]
    SLICE_X56Y83         FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.436     2.922    cpu0/id_ex0/clk_out5
    SLICE_X56Y83         FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[14]/C
                         clock pessimism             -0.427     2.495    
                         clock uncertainty           -0.061     2.434    
    SLICE_X56Y83         FDRE (Setup_fdre_C_D)        0.079     2.513    cpu0/id_ex0/ex_jmp_addr_reg[14]
  -------------------------------------------------------------------
                         required time                          2.513    
                         arrival time                          -4.912    
  -------------------------------------------------------------------
                         slack                                 -2.399    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_3_5/RAMA/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0_1 rise@0.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.598%)  route 0.206ns (59.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.560    -0.569    hci0/uart_blk/uart_tx_fifo/clk_out5
    SLICE_X35Y54         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=264, routed)         0.206    -0.222    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_3_5/ADDRD2
    SLICE_X34Y53         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_3_5/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.828    -0.340    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_3_5/WCLK
    SLICE_X34Y53         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_3_5/RAMA/CLK
                         clock pessimism             -0.213    -0.553    
    SLICE_X34Y53         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.299    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_3_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_3_5/RAMB/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0_1 rise@0.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.598%)  route 0.206ns (59.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.560    -0.569    hci0/uart_blk/uart_tx_fifo/clk_out5
    SLICE_X35Y54         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=264, routed)         0.206    -0.222    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_3_5/ADDRD2
    SLICE_X34Y53         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_3_5/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.828    -0.340    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_3_5/WCLK
    SLICE_X34Y53         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_3_5/RAMB/CLK
                         clock pessimism             -0.213    -0.553    
    SLICE_X34Y53         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.299    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_3_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_3_5/RAMC/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0_1 rise@0.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.598%)  route 0.206ns (59.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.560    -0.569    hci0/uart_blk/uart_tx_fifo/clk_out5
    SLICE_X35Y54         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=264, routed)         0.206    -0.222    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_3_5/ADDRD2
    SLICE_X34Y53         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_3_5/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.828    -0.340    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_3_5/WCLK
    SLICE_X34Y53         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_3_5/RAMC/CLK
                         clock pessimism             -0.213    -0.553    
    SLICE_X34Y53         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.299    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_3_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_3_5/RAMD/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0_1 rise@0.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.598%)  route 0.206ns (59.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.560    -0.569    hci0/uart_blk/uart_tx_fifo/clk_out5
    SLICE_X35Y54         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=264, routed)         0.206    -0.222    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_3_5/ADDRD2
    SLICE_X34Y53         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_3_5/RAMD/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.828    -0.340    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_3_5/WCLK
    SLICE_X34Y53         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_3_5/RAMD/CLK
                         clock pessimism             -0.213    -0.553    
    SLICE_X34Y53         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.299    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_3_5/RAMD
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0_1 rise@0.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.471%)  route 0.226ns (61.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.559    -0.570    hci0/uart_blk/uart_rx_fifo/clk_out5
    SLICE_X35Y58         FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=19, routed)          0.226    -0.204    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/ADDRD2
    SLICE_X34Y59         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.827    -0.341    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X34Y59         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.213    -0.554    
    SLICE_X34Y59         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.300    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0_1 rise@0.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.471%)  route 0.226ns (61.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.559    -0.570    hci0/uart_blk/uart_rx_fifo/clk_out5
    SLICE_X35Y58         FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=19, routed)          0.226    -0.204    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/ADDRD2
    SLICE_X34Y59         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.827    -0.341    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X34Y59         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism             -0.213    -0.554    
    SLICE_X34Y59         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.300    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0_1 rise@0.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.471%)  route 0.226ns (61.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.559    -0.570    hci0/uart_blk/uart_rx_fifo/clk_out5
    SLICE_X35Y58         FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=19, routed)          0.226    -0.204    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/ADDRD2
    SLICE_X34Y59         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.827    -0.341    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X34Y59         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB/CLK
                         clock pessimism             -0.213    -0.554    
    SLICE_X34Y59         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.300    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0_1 rise@0.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.471%)  route 0.226ns (61.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.559    -0.570    hci0/uart_blk/uart_rx_fifo/clk_out5
    SLICE_X35Y58         FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=19, routed)          0.226    -0.204    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/ADDRD2
    SLICE_X34Y59         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.827    -0.341    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X34Y59         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB_D1/CLK
                         clock pessimism             -0.213    -0.554    
    SLICE_X34Y59         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.300    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0_1 rise@0.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.471%)  route 0.226ns (61.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.559    -0.570    hci0/uart_blk/uart_rx_fifo/clk_out5
    SLICE_X35Y58         FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=19, routed)          0.226    -0.204    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/ADDRD2
    SLICE_X34Y59         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.827    -0.341    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X34Y59         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC/CLK
                         clock pessimism             -0.213    -0.554    
    SLICE_X34Y59         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.300    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0_1 rise@0.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.471%)  route 0.226ns (61.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.559    -0.570    hci0/uart_blk/uart_rx_fifo/clk_out5
    SLICE_X35Y58         FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=19, routed)          0.226    -0.204    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/ADDRD2
    SLICE_X34Y59         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.827    -0.341    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X34Y59         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC_D1/CLK
                         clock pessimism             -0.213    -0.554    
    SLICE_X34Y59         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.300    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.097    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out5_clk_wiz_0_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_inst/inst/plle2_adv_inst/CLKOUT4 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.000       2.108      RAMB36_X0Y7     ram0/ram_bram/ram_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.000       2.108      RAMB36_X0Y12    ram0/ram_bram/ram_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.000       2.108      RAMB36_X0Y8     ram0/ram_bram/ram_reg_1_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.000       2.108      RAMB36_X0Y13    ram0/ram_bram/ram_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.000       2.108      RAMB36_X0Y9     ram0/ram_bram/ram_reg_2_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.000       2.108      RAMB36_X0Y14    ram0/ram_bram/ram_reg_3_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.000       2.108      RAMB36_X0Y10    ram0/ram_bram/ram_reg_3_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.000       2.108      RAMB36_X1Y17    ram0/ram_bram/ram_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.000       2.108      RAMB36_X1Y12    ram0/ram_bram/ram_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.000       2.108      RAMB36_X1Y18    ram0/ram_bram/ram_reg_1_5/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT4   n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKOUT4
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X50Y84    cpu0/mem_ctrl0/cache1/entry_reg_0_255_26_26/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X50Y84    cpu0/mem_ctrl0/cache1/entry_reg_0_255_26_26/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X50Y84    cpu0/mem_ctrl0/cache1/entry_reg_0_255_26_26/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X34Y85    cpu0/mem_ctrl0/cache0/entry_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X34Y85    cpu0/mem_ctrl0/cache0/entry_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X34Y85    cpu0/mem_ctrl0/cache0/entry_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X34Y85    cpu0/mem_ctrl0/cache0/entry_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X50Y83    cpu0/mem_ctrl0/cache1/entry_reg_0_255_6_6/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X50Y83    cpu0/mem_ctrl0/cache1/entry_reg_0_255_6_6/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X50Y83    cpu0/mem_ctrl0/cache1/entry_reg_0_255_6_6/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X38Y78    cpu0/mem_ctrl0/cache1/entry_reg_0_255_2_2/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X38Y78    cpu0/mem_ctrl0/cache1/entry_reg_0_255_2_2/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X38Y78    cpu0/mem_ctrl0/cache1/entry_reg_0_255_2_2/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X38Y78    cpu0/mem_ctrl0/cache1/entry_reg_0_255_2_2/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X38Y82    cpu0/mem_ctrl0/cache0/entry_reg_0_255_16_16/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X38Y82    cpu0/mem_ctrl0/cache0/entry_reg_0_255_16_16/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X38Y82    cpu0/mem_ctrl0/cache0/entry_reg_0_255_16_16/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X38Y82    cpu0/mem_ctrl0/cache0/entry_reg_0_255_16_16/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X30Y78    cpu0/mem_ctrl0/cache0/entry_reg_0_255_22_22/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X30Y78    cpu0/mem_ctrl0/cache0/entry_reg_0_255_22_22/RAMS64E_B/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_inst/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2   clk_inst/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out5_clk_wiz_0_1
  To Clock:  clk_out5_clk_wiz_0

Setup :         3196  Failing Endpoints,  Worst Slack       -2.595ns,  Total Violation    -3278.027ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.595ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/id_ex0/ex_reg2_reg[1]_fret/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0 rise@5.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.561ns  (logic 1.352ns (17.882%)  route 6.209ns (82.118%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.089ns = ( 2.911 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.469ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.550    -2.469    clk
    SLICE_X51Y82         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y82         FDPE (Prop_fdpe_C_Q)         0.456    -2.013 r  rst_reg/Q
                         net (fo=163, routed)         0.852    -1.161    cpu0/if_id0/rst
    SLICE_X55Y83         LUT2 (Prop_lut2_I0_O)        0.124    -1.037 r  cpu0/if_id0/ex_jmp_addr[31]_bret__1_i_48/O
                         net (fo=80, routed)          0.969    -0.068    cpu0/if_id0/rst_reg_29
    SLICE_X53Y85         LUT6 (Prop_lut6_I5_O)        0.124     0.056 r  cpu0/if_id0/ex_jmp_addr[31]_bret__1_i_46/O
                         net (fo=1, routed)           0.151     0.208    cpu0/if_id0/ex_jmp_addr[31]_bret__1_i_46_n_0
    SLICE_X53Y85         LUT6 (Prop_lut6_I2_O)        0.124     0.332 r  cpu0/if_id0/ex_jmp_addr[31]_bret__1_i_26/O
                         net (fo=36, routed)          1.521     1.853    cpu0/if_id0/ex_jmp_addr[31]_bret__1_i_26_n_0
    SLICE_X62Y81         LUT6 (Prop_lut6_I4_O)        0.124     1.977 f  cpu0/if_id0/ex_reg1[1]_i_3/O
                         net (fo=1, routed)           1.104     3.081    cpu0/if_id0/reg1_data[1]
    SLICE_X51Y70         LUT6 (Prop_lut6_I1_O)        0.124     3.205 f  cpu0/if_id0/ex_reg1[1]_i_2/O
                         net (fo=1, routed)           0.686     3.891    cpu0/id_ex0/id_reg1[1]
    SLICE_X50Y75         LUT5 (Prop_lut5_I0_O)        0.124     4.015 f  cpu0/id_ex0/ex_reg1[1]_i_1/O
                         net (fo=3, routed)           0.925     4.940    cpu0/id_ex0/p_2_in[1]
    SLICE_X51Y74         LUT4 (Prop_lut4_I0_O)        0.152     5.092 r  cpu0/id_ex0/ex_reg2[1]_fret_i_1/O
                         net (fo=1, routed)           0.000     5.092    cpu0/id_ex0/ex_reg2[1]_fret_i_1_n_0
    SLICE_X51Y74         FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[1]_fret/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.425     2.911    cpu0/id_ex0/clk_out5
    SLICE_X51Y74         FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[1]_fret/C
                         clock pessimism             -0.427     2.484    
                         clock uncertainty           -0.062     2.422    
    SLICE_X51Y74         FDRE (Setup_fdre_C_D)        0.075     2.497    cpu0/id_ex0/ex_reg2_reg[1]_fret
  -------------------------------------------------------------------
                         required time                          2.497    
                         arrival time                          -5.092    
  -------------------------------------------------------------------
                         slack                                 -2.595    

Slack (VIOLATED) :        -2.553ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0 rise@5.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.540ns  (logic 3.141ns (41.659%)  route 4.399ns (58.341%))
  Logic Levels:           10  (CARRY4=4 LUT2=2 LUT6=4)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 2.922 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.473ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.546    -2.473    cpu0/id_ex0/clk_out5
    SLICE_X55Y79         FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y79         FDRE (Prop_fdre_C_Q)         0.456    -2.017 r  cpu0/id_ex0/ex_reg1_reg[4]/Q
                         net (fo=19, routed)          0.882    -1.134    cpu0/id_ex0/ex_reg1[4]
    SLICE_X53Y75         LUT2 (Prop_lut2_I0_O)        0.124    -1.010 r  cpu0/id_ex0/mem_rd_data[7]_i_18/O
                         net (fo=1, routed)           0.000    -1.010    cpu0/id_ex0/mem_rd_data[7]_i_18_n_0
    SLICE_X53Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.478 r  cpu0/id_ex0/mem_rd_data_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    -0.478    cpu0/id_ex0/mem_rd_data_reg[7]_i_9_n_0
    SLICE_X53Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    -0.165 r  cpu0/id_ex0/mem_rd_data_reg[11]_i_9/O[3]
                         net (fo=1, routed)           0.885     0.719    cpu0/id_ex0/ex0/data3[11]
    SLICE_X56Y79         LUT6 (Prop_lut6_I0_O)        0.306     1.025 r  cpu0/id_ex0/mem_rd_data[11]_i_4/O
                         net (fo=2, routed)           1.060     2.085    cpu0/id_ex0/mem_rd_data[11]_i_4_n_0
    SLICE_X58Y81         LUT6 (Prop_lut6_I4_O)        0.124     2.209 r  cpu0/id_ex0/ex_reg1[11]_i_5/O
                         net (fo=1, routed)           0.421     2.630    cpu0/if_id0/ex_reg1_reg[11]
    SLICE_X58Y82         LUT6 (Prop_lut6_I3_O)        0.124     2.754 r  cpu0/if_id0/ex_reg1[11]_i_2/O
                         net (fo=2, routed)           0.655     3.409    cpu0/if_id0/wb_rd_data_reg[31][10]
    SLICE_X57Y83         LUT2 (Prop_lut2_I1_O)        0.124     3.533 r  cpu0/if_id0/ex_jmp_addr[11]_i_9/O
                         net (fo=1, routed)           0.000     3.533    cpu0/if_id0/ex_jmp_addr[11]_i_9_n_0
    SLICE_X57Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.934 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.934    cpu0/if_id0/ex_jmp_addr_reg[11]_i_3_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.268 r  cpu0/if_id0/ex_jmp_addr_reg[19]_bret__1_i_2/O[1]
                         net (fo=1, routed)           0.496     4.764    cpu0/if_id0/id0/jmp_addr1[13]
    SLICE_X56Y83         LUT6 (Prop_lut6_I3_O)        0.303     5.067 r  cpu0/if_id0/ex_jmp_addr[13]_i_1/O
                         net (fo=1, routed)           0.000     5.067    cpu0/id_ex0/ex_jmp_addr_reg[15]_0[13]
    SLICE_X56Y83         FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.436     2.922    cpu0/id_ex0/clk_out5
    SLICE_X56Y83         FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[13]/C
                         clock pessimism             -0.427     2.495    
                         clock uncertainty           -0.062     2.433    
    SLICE_X56Y83         FDRE (Setup_fdre_C_D)        0.081     2.514    cpu0/id_ex0/ex_jmp_addr_reg[13]
  -------------------------------------------------------------------
                         required time                          2.514    
                         arrival time                          -5.067    
  -------------------------------------------------------------------
                         slack                                 -2.553    

Slack (VIOLATED) :        -2.469ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[29]_bret__1/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0 rise@5.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.448ns  (logic 3.404ns (45.706%)  route 4.044ns (54.294%))
  Logic Levels:           14  (CARRY4=9 LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns = ( 2.926 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.480ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.539    -2.480    cpu0/id_ex0/clk_out5
    SLICE_X51Y75         FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y75         FDRE (Prop_fdre_C_Q)         0.456    -2.024 r  cpu0/id_ex0/ex_reg1_reg[0]/Q
                         net (fo=20, routed)          0.927    -1.097    cpu0/id_ex0/ex_reg1[0]
    SLICE_X52Y79         LUT2 (Prop_lut2_I0_O)        0.124    -0.973 r  cpu0/id_ex0/mem_rd_data[3]_i_27/O
                         net (fo=1, routed)           0.000    -0.973    cpu0/id_ex0/mem_rd_data[3]_i_27_n_0
    SLICE_X52Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.460 r  cpu0/id_ex0/mem_rd_data_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    -0.460    cpu0/id_ex0/mem_rd_data_reg[3]_i_12_n_0
    SLICE_X52Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.343 r  cpu0/id_ex0/mem_rd_data_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    -0.343    cpu0/id_ex0/mem_rd_data_reg[7]_i_11_n_0
    SLICE_X52Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.226 r  cpu0/id_ex0/mem_rd_data_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    -0.226    cpu0/id_ex0/mem_rd_data_reg[11]_i_11_n_0
    SLICE_X52Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.109 r  cpu0/id_ex0/mem_rd_data_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    -0.109    cpu0/id_ex0/mem_rd_data_reg[15]_i_11_n_0
    SLICE_X52Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.008 r  cpu0/id_ex0/mem_rd_data_reg[19]_i_17/CO[3]
                         net (fo=1, routed)           0.000     0.008    cpu0/id_ex0/mem_rd_data_reg[19]_i_17_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     0.323 r  cpu0/id_ex0/mem_rd_data_reg[27]_i_15/O[3]
                         net (fo=1, routed)           1.220     1.543    cpu0/id_ex0/ex0/data2[23]
    SLICE_X62Y90         LUT5 (Prop_lut5_I1_O)        0.307     1.850 r  cpu0/id_ex0/mem_rd_data[23]_i_11/O
                         net (fo=2, routed)           0.726     2.576    cpu0/id_ex0/mem_rd_data[23]_i_11_n_0
    SLICE_X61Y88         LUT6 (Prop_lut6_I2_O)        0.124     2.700 r  cpu0/id_ex0/mem_rd_data[23]_i_4/O
                         net (fo=1, routed)           0.433     3.133    cpu0/id_ex0/mem_rd_data[23]_i_4_n_0
    SLICE_X61Y91         LUT5 (Prop_lut5_I2_O)        0.124     3.257 r  cpu0/id_ex0/mem_rd_data[23]_i_1/O
                         net (fo=2, routed)           0.738     3.995    cpu0/if_id0/ex_reg2_reg[31][14]
    SLICE_X57Y86         LUT6 (Prop_lut6_I4_O)        0.124     4.119 r  cpu0/if_id0/ex_jmp_addr[23]_bret__1_i_6/O
                         net (fo=1, routed)           0.000     4.119    cpu0/if_id0/ex_jmp_addr[23]_bret__1_i_6_n_0
    SLICE_X57Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.520 r  cpu0/if_id0/ex_jmp_addr_reg[23]_bret__1_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.520    cpu0/if_id0/ex_jmp_addr_reg[23]_bret__1_i_1_n_0
    SLICE_X57Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.634 r  cpu0/if_id0/ex_jmp_addr_reg[27]_bret__1_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.634    cpu0/if_id0/ex_jmp_addr_reg[27]_bret__1_i_1_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.968 r  cpu0/if_id0/ex_jmp_addr_reg[31]_bret__1_i_1/O[1]
                         net (fo=1, routed)           0.000     4.968    cpu0/id_ex0/jmp_addr1[13]
    SLICE_X57Y88         FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[29]_bret__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.440     2.926    cpu0/id_ex0/clk_out5
    SLICE_X57Y88         FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[29]_bret__1/C
                         clock pessimism             -0.427     2.499    
                         clock uncertainty           -0.062     2.437    
    SLICE_X57Y88         FDRE (Setup_fdre_C_D)        0.062     2.499    cpu0/id_ex0/ex_jmp_addr_reg[29]_bret__1
  -------------------------------------------------------------------
                         required time                          2.499    
                         arrival time                          -4.968    
  -------------------------------------------------------------------
                         slack                                 -2.469    

Slack (VIOLATED) :        -2.452ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0 rise@5.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.439ns  (logic 3.001ns (40.341%)  route 4.438ns (59.659%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT6=5)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 2.922 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.475ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.544    -2.475    cpu0/id_ex0/clk_out5
    SLICE_X47Y81         FDRE                                         r  cpu0/id_ex0/ex_pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y81         FDRE (Prop_fdre_C_Q)         0.456    -2.019 r  cpu0/id_ex0/ex_pc_reg[2]/Q
                         net (fo=88, routed)          0.733    -1.286    cpu0/id_ex0/Q[0]
    SLICE_X47Y77         LUT2 (Prop_lut2_I0_O)        0.124    -1.162 r  cpu0/id_ex0/mem_rd_data[3]_i_29/O
                         net (fo=1, routed)           0.000    -1.162    cpu0/id_ex0/mem_rd_data[3]_i_29_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    -0.764 r  cpu0/id_ex0/mem_rd_data_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    -0.764    cpu0/id_ex0/mem_rd_data_reg[3]_i_14_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.650 r  cpu0/id_ex0/mem_rd_data_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    -0.650    cpu0/id_ex0/mem_rd_data_reg[7]_i_10_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.536 r  cpu0/id_ex0/mem_rd_data_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    -0.536    cpu0/id_ex0/mem_rd_data_reg[11]_i_10_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    -0.314 r  cpu0/id_ex0/mem_rd_data_reg[15]_i_9/O[0]
                         net (fo=1, routed)           1.228     0.914    cpu0/id_ex0/ex0/data0[12]
    SLICE_X58Y74         LUT6 (Prop_lut6_I5_O)        0.299     1.213 r  cpu0/id_ex0/mem_rd_data[12]_i_7/O
                         net (fo=1, routed)           0.571     1.784    cpu0/id_ex0/mem_rd_data[12]_i_7_n_0
    SLICE_X58Y73         LUT6 (Prop_lut6_I4_O)        0.124     1.908 f  cpu0/id_ex0/mem_rd_data[12]_i_2/O
                         net (fo=4, routed)           0.171     2.080    cpu0/id_ex0/ex_aluop_reg[1]_1
    SLICE_X58Y73         LUT6 (Prop_lut6_I0_O)        0.124     2.204 r  cpu0/id_ex0/mem_rd_data[12]_i_1/O
                         net (fo=4, routed)           0.715     2.919    cpu0/if_id0/ex_reg2_reg[31][5]
    SLICE_X58Y81         LUT6 (Prop_lut6_I4_O)        0.124     3.043 r  cpu0/if_id0/ex_jmp_addr[19]_bret__1_i_13/O
                         net (fo=1, routed)           0.713     3.757    cpu0/if_id0/id_reg1[12]
    SLICE_X57Y84         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     4.353 r  cpu0/if_id0/ex_jmp_addr_reg[19]_bret__1_i_2/O[3]
                         net (fo=1, routed)           0.306     4.658    cpu0/if_id0/id0/jmp_addr1[15]
    SLICE_X56Y83         LUT6 (Prop_lut6_I3_O)        0.306     4.964 r  cpu0/if_id0/ex_jmp_addr[15]_i_1/O
                         net (fo=1, routed)           0.000     4.964    cpu0/id_ex0/ex_jmp_addr_reg[15]_0[15]
    SLICE_X56Y83         FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.436     2.922    cpu0/id_ex0/clk_out5
    SLICE_X56Y83         FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[15]/C
                         clock pessimism             -0.427     2.495    
                         clock uncertainty           -0.062     2.433    
    SLICE_X56Y83         FDRE (Setup_fdre_C_D)        0.079     2.512    cpu0/id_ex0/ex_jmp_addr_reg[15]
  -------------------------------------------------------------------
                         required time                          2.512    
                         arrival time                          -4.964    
  -------------------------------------------------------------------
                         slack                                 -2.452    

Slack (VIOLATED) :        -2.448ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[31]_bret__1/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0 rise@5.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.427ns  (logic 3.383ns (45.552%)  route 4.044ns (54.448%))
  Logic Levels:           14  (CARRY4=9 LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns = ( 2.926 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.480ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.539    -2.480    cpu0/id_ex0/clk_out5
    SLICE_X51Y75         FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y75         FDRE (Prop_fdre_C_Q)         0.456    -2.024 r  cpu0/id_ex0/ex_reg1_reg[0]/Q
                         net (fo=20, routed)          0.927    -1.097    cpu0/id_ex0/ex_reg1[0]
    SLICE_X52Y79         LUT2 (Prop_lut2_I0_O)        0.124    -0.973 r  cpu0/id_ex0/mem_rd_data[3]_i_27/O
                         net (fo=1, routed)           0.000    -0.973    cpu0/id_ex0/mem_rd_data[3]_i_27_n_0
    SLICE_X52Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.460 r  cpu0/id_ex0/mem_rd_data_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    -0.460    cpu0/id_ex0/mem_rd_data_reg[3]_i_12_n_0
    SLICE_X52Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.343 r  cpu0/id_ex0/mem_rd_data_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    -0.343    cpu0/id_ex0/mem_rd_data_reg[7]_i_11_n_0
    SLICE_X52Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.226 r  cpu0/id_ex0/mem_rd_data_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    -0.226    cpu0/id_ex0/mem_rd_data_reg[11]_i_11_n_0
    SLICE_X52Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.109 r  cpu0/id_ex0/mem_rd_data_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    -0.109    cpu0/id_ex0/mem_rd_data_reg[15]_i_11_n_0
    SLICE_X52Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.008 r  cpu0/id_ex0/mem_rd_data_reg[19]_i_17/CO[3]
                         net (fo=1, routed)           0.000     0.008    cpu0/id_ex0/mem_rd_data_reg[19]_i_17_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     0.323 r  cpu0/id_ex0/mem_rd_data_reg[27]_i_15/O[3]
                         net (fo=1, routed)           1.220     1.543    cpu0/id_ex0/ex0/data2[23]
    SLICE_X62Y90         LUT5 (Prop_lut5_I1_O)        0.307     1.850 r  cpu0/id_ex0/mem_rd_data[23]_i_11/O
                         net (fo=2, routed)           0.726     2.576    cpu0/id_ex0/mem_rd_data[23]_i_11_n_0
    SLICE_X61Y88         LUT6 (Prop_lut6_I2_O)        0.124     2.700 r  cpu0/id_ex0/mem_rd_data[23]_i_4/O
                         net (fo=1, routed)           0.433     3.133    cpu0/id_ex0/mem_rd_data[23]_i_4_n_0
    SLICE_X61Y91         LUT5 (Prop_lut5_I2_O)        0.124     3.257 r  cpu0/id_ex0/mem_rd_data[23]_i_1/O
                         net (fo=2, routed)           0.738     3.995    cpu0/if_id0/ex_reg2_reg[31][14]
    SLICE_X57Y86         LUT6 (Prop_lut6_I4_O)        0.124     4.119 r  cpu0/if_id0/ex_jmp_addr[23]_bret__1_i_6/O
                         net (fo=1, routed)           0.000     4.119    cpu0/if_id0/ex_jmp_addr[23]_bret__1_i_6_n_0
    SLICE_X57Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.520 r  cpu0/if_id0/ex_jmp_addr_reg[23]_bret__1_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.520    cpu0/if_id0/ex_jmp_addr_reg[23]_bret__1_i_1_n_0
    SLICE_X57Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.634 r  cpu0/if_id0/ex_jmp_addr_reg[27]_bret__1_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.634    cpu0/if_id0/ex_jmp_addr_reg[27]_bret__1_i_1_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.947 r  cpu0/if_id0/ex_jmp_addr_reg[31]_bret__1_i_1/O[3]
                         net (fo=1, routed)           0.000     4.947    cpu0/id_ex0/jmp_addr1[15]
    SLICE_X57Y88         FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[31]_bret__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.440     2.926    cpu0/id_ex0/clk_out5
    SLICE_X57Y88         FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[31]_bret__1/C
                         clock pessimism             -0.427     2.499    
                         clock uncertainty           -0.062     2.437    
    SLICE_X57Y88         FDRE (Setup_fdre_C_D)        0.062     2.499    cpu0/id_ex0/ex_jmp_addr_reg[31]_bret__1
  -------------------------------------------------------------------
                         required time                          2.499    
                         arrival time                          -4.947    
  -------------------------------------------------------------------
                         slack                                 -2.448    

Slack (VIOLATED) :        -2.446ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/id_ex0/ex_reg1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0 rise@5.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.320ns  (logic 2.197ns (30.014%)  route 5.123ns (69.986%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.084ns = ( 2.916 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.475ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.544    -2.475    cpu0/id_ex0/clk_out5
    SLICE_X47Y81         FDRE                                         r  cpu0/id_ex0/ex_pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y81         FDRE (Prop_fdre_C_Q)         0.456    -2.019 r  cpu0/id_ex0/ex_pc_reg[2]/Q
                         net (fo=88, routed)          0.733    -1.286    cpu0/id_ex0/Q[0]
    SLICE_X47Y77         LUT2 (Prop_lut2_I0_O)        0.124    -1.162 r  cpu0/id_ex0/mem_rd_data[3]_i_29/O
                         net (fo=1, routed)           0.000    -1.162    cpu0/id_ex0/mem_rd_data[3]_i_29_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    -0.764 r  cpu0/id_ex0/mem_rd_data_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    -0.764    cpu0/id_ex0/mem_rd_data_reg[3]_i_14_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.650 r  cpu0/id_ex0/mem_rd_data_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    -0.650    cpu0/id_ex0/mem_rd_data_reg[7]_i_10_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.536 r  cpu0/id_ex0/mem_rd_data_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    -0.536    cpu0/id_ex0/mem_rd_data_reg[11]_i_10_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    -0.223 r  cpu0/id_ex0/mem_rd_data_reg[15]_i_9/O[3]
                         net (fo=1, routed)           1.146     0.923    cpu0/id_ex0/ex0/data0[15]
    SLICE_X58Y75         LUT6 (Prop_lut6_I0_O)        0.306     1.229 r  cpu0/id_ex0/mem_rd_data[15]_i_5/O
                         net (fo=2, routed)           0.941     2.169    cpu0/id_ex0/mem_rd_data[15]_i_5_n_0
    SLICE_X60Y79         LUT6 (Prop_lut6_I3_O)        0.124     2.293 r  cpu0/id_ex0/ex_jmp_addr[19]_bret__1_i_33/O
                         net (fo=1, routed)           0.487     2.780    cpu0/if_id0/ex_jmp_addr_reg[19]_bret__1
    SLICE_X58Y85         LUT6 (Prop_lut6_I3_O)        0.124     2.904 r  cpu0/if_id0/ex_jmp_addr[19]_bret__1_i_6/O
                         net (fo=3, routed)           0.955     3.859    cpu0/id_ex0/id_reg1[11]
    SLICE_X54Y75         LUT4 (Prop_lut4_I0_O)        0.124     3.983 r  cpu0/id_ex0/ex_reg1[15]_i_1/O
                         net (fo=1, routed)           0.862     4.845    cpu0/id_ex0/p_2_in[15]
    SLICE_X54Y71         FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.430     2.916    cpu0/id_ex0/clk_out5
    SLICE_X54Y71         FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[15]/C
                         clock pessimism             -0.427     2.489    
                         clock uncertainty           -0.062     2.427    
    SLICE_X54Y71         FDRE (Setup_fdre_C_D)       -0.028     2.399    cpu0/id_ex0/ex_reg1_reg[15]
  -------------------------------------------------------------------
                         required time                          2.399    
                         arrival time                          -4.845    
  -------------------------------------------------------------------
                         slack                                 -2.446    

Slack (VIOLATED) :        -2.430ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/bp0/target_reg_0_63_9_11/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0 rise@5.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.003ns  (logic 1.507ns (21.519%)  route 5.496ns (78.481%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 2.919 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.478ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.541    -2.478    cpu0/id_ex0/clk_out5
    SLICE_X54Y73         FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y73         FDRE (Prop_fdre_C_Q)         0.518    -1.960 r  cpu0/id_ex0/ex_reg1_reg[23]/Q
                         net (fo=21, routed)          1.262    -0.698    cpu0/id_ex0/ex_reg1[23]
    SLICE_X52Y77         LUT4 (Prop_lut4_I0_O)        0.124    -0.574 r  cpu0/id_ex0/npc[24]_bret_bret__3_i_58/O
                         net (fo=1, routed)           0.000    -0.574    cpu0/id_ex0/npc[24]_bret_bret__3_i_58_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    -0.198 r  cpu0/id_ex0/npc_reg[24]_bret_bret__3_i_25/CO[3]
                         net (fo=1, routed)           0.000    -0.198    cpu0/id_ex0/npc_reg[24]_bret_bret__3_i_25_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.081 r  cpu0/id_ex0/npc_reg[24]_bret_bret__3_i_9/CO[3]
                         net (fo=6, routed)           1.363     1.282    cpu0/id_ex0/ex0/p_2_in
    SLICE_X48Y80         LUT5 (Prop_lut5_I0_O)        0.124     1.406 r  cpu0/id_ex0/npc[24]_bret_bret__4_i_6/O
                         net (fo=2, routed)           0.587     1.993    cpu0/id_ex0/npc[24]_bret_bret__4_i_6_n_0
    SLICE_X49Y79         LUT5 (Prop_lut5_I1_O)        0.124     2.117 f  cpu0/id_ex0/npc[24]_bret_bret__4_i_2/O
                         net (fo=35, routed)          1.301     3.419    cpu0/id_ex0/npc[24]_bret_bret__4_i_2_n_0
    SLICE_X49Y95         LUT4 (Prop_lut4_I0_O)        0.124     3.543 r  cpu0/id_ex0/npc[24]_bret_bret_bret__33_i_1/O
                         net (fo=3, routed)           0.982     4.525    cpu0/bp0/target_reg_0_63_9_11/DIB
    SLICE_X46Y85         RAMD64E                                      r  cpu0/bp0/target_reg_0_63_9_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.433     2.919    cpu0/bp0/target_reg_0_63_9_11/WCLK
    SLICE_X46Y85         RAMD64E                                      r  cpu0/bp0/target_reg_0_63_9_11/RAMB/CLK
                         clock pessimism             -0.427     2.492    
                         clock uncertainty           -0.062     2.430    
    SLICE_X46Y85         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335     2.095    cpu0/bp0/target_reg_0_63_9_11/RAMB
  -------------------------------------------------------------------
                         required time                          2.095    
                         arrival time                          -4.525    
  -------------------------------------------------------------------
                         slack                                 -2.430    

Slack (VIOLATED) :        -2.430ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/id_ex0/ex_reg1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0 rise@5.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.270ns  (logic 1.631ns (22.436%)  route 5.639ns (77.564%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.088ns = ( 2.912 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.478ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.541    -2.478    cpu0/id_ex0/clk_out5
    SLICE_X54Y73         FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y73         FDRE (Prop_fdre_C_Q)         0.518    -1.960 r  cpu0/id_ex0/ex_reg1_reg[23]/Q
                         net (fo=21, routed)          1.262    -0.698    cpu0/id_ex0/ex_reg1[23]
    SLICE_X52Y77         LUT4 (Prop_lut4_I0_O)        0.124    -0.574 r  cpu0/id_ex0/npc[24]_bret_bret__3_i_58/O
                         net (fo=1, routed)           0.000    -0.574    cpu0/id_ex0/npc[24]_bret_bret__3_i_58_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    -0.198 r  cpu0/id_ex0/npc_reg[24]_bret_bret__3_i_25/CO[3]
                         net (fo=1, routed)           0.000    -0.198    cpu0/id_ex0/npc_reg[24]_bret_bret__3_i_25_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.081 f  cpu0/id_ex0/npc_reg[24]_bret_bret__3_i_9/CO[3]
                         net (fo=6, routed)           1.254     1.173    cpu0/id_ex0/ex0/p_2_in
    SLICE_X51Y83         LUT3 (Prop_lut3_I0_O)        0.124     1.297 f  cpu0/id_ex0/npc[24]_bret_bret__3_i_6/O
                         net (fo=1, routed)           0.413     1.710    cpu0/id_ex0/npc[24]_bret_bret__3_i_6_n_0
    SLICE_X49Y83         LUT6 (Prop_lut6_I2_O)        0.124     1.834 f  cpu0/id_ex0/npc[24]_bret_bret__3_i_2_comp/O
                         net (fo=4, routed)           0.567     2.401    cpu0/id_ex0/npc[24]_bret_bret__3_i_2_n_0
    SLICE_X49Y85         LUT6 (Prop_lut6_I2_O)        0.124     2.525 f  cpu0/id_ex0/npc[24]_bret__30_i_3/O
                         net (fo=214, routed)         1.377     3.902    cpu0/id_ex0/jmp_enable
    SLICE_X54Y77         LUT5 (Prop_lut5_I3_O)        0.124     4.026 r  cpu0/id_ex0/ex_reg1[12]_i_1/O
                         net (fo=1, routed)           0.766     4.792    cpu0/id_ex0/p_2_in[12]
    SLICE_X57Y75         FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.426     2.912    cpu0/id_ex0/clk_out5
    SLICE_X57Y75         FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[12]/C
                         clock pessimism             -0.427     2.485    
                         clock uncertainty           -0.062     2.423    
    SLICE_X57Y75         FDRE (Setup_fdre_C_D)       -0.061     2.362    cpu0/id_ex0/ex_reg1_reg[12]
  -------------------------------------------------------------------
                         required time                          2.362    
                         arrival time                          -4.792    
  -------------------------------------------------------------------
                         slack                                 -2.430    

Slack (VIOLATED) :        -2.410ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/id_ex0/ex_reg1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0 rise@5.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.269ns  (logic 2.217ns (30.500%)  route 5.052ns (69.500%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.087ns = ( 2.913 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.480ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.539    -2.480    cpu0/id_ex0/clk_out5
    SLICE_X51Y75         FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y75         FDRE (Prop_fdre_C_Q)         0.456    -2.024 r  cpu0/id_ex0/ex_reg1_reg[0]/Q
                         net (fo=20, routed)          0.763    -1.261    cpu0/id_ex0/ex_reg1[0]
    SLICE_X53Y74         LUT2 (Prop_lut2_I0_O)        0.124    -1.137 r  cpu0/id_ex0/mem_rd_data[3]_i_35/O
                         net (fo=1, routed)           0.000    -1.137    cpu0/id_ex0/mem_rd_data[3]_i_35_n_0
    SLICE_X53Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.605 r  cpu0/id_ex0/mem_rd_data_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.009    -0.596    cpu0/id_ex0/mem_rd_data_reg[3]_i_15_n_0
    SLICE_X53Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.482 r  cpu0/id_ex0/mem_rd_data_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    -0.482    cpu0/id_ex0/mem_rd_data_reg[7]_i_9_n_0
    SLICE_X53Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    -0.169 r  cpu0/id_ex0/mem_rd_data_reg[11]_i_9/O[3]
                         net (fo=1, routed)           0.885     0.716    cpu0/id_ex0/ex0/data3[11]
    SLICE_X56Y79         LUT6 (Prop_lut6_I0_O)        0.306     1.022 r  cpu0/id_ex0/mem_rd_data[11]_i_4/O
                         net (fo=2, routed)           1.060     2.082    cpu0/id_ex0/mem_rd_data[11]_i_4_n_0
    SLICE_X58Y81         LUT6 (Prop_lut6_I4_O)        0.124     2.206 r  cpu0/id_ex0/ex_reg1[11]_i_5/O
                         net (fo=1, routed)           0.421     2.626    cpu0/if_id0/ex_reg1_reg[11]
    SLICE_X58Y82         LUT6 (Prop_lut6_I3_O)        0.124     2.750 r  cpu0/if_id0/ex_reg1[11]_i_2/O
                         net (fo=2, routed)           1.178     3.928    cpu0/id_ex0/id_reg1[10]
    SLICE_X56Y68         LUT4 (Prop_lut4_I0_O)        0.124     4.052 r  cpu0/id_ex0/ex_reg1[11]_i_1/O
                         net (fo=2, routed)           0.737     4.789    cpu0/id_ex0/p_2_in[11]
    SLICE_X54Y76         FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.427     2.913    cpu0/id_ex0/clk_out5
    SLICE_X54Y76         FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[11]/C
                         clock pessimism             -0.427     2.486    
                         clock uncertainty           -0.062     2.424    
    SLICE_X54Y76         FDRE (Setup_fdre_C_D)       -0.045     2.379    cpu0/id_ex0/ex_reg1_reg[11]
  -------------------------------------------------------------------
                         required time                          2.379    
                         arrival time                          -4.789    
  -------------------------------------------------------------------
                         slack                                 -2.410    

Slack (VIOLATED) :        -2.400ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0 rise@5.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.387ns  (logic 2.938ns (39.772%)  route 4.449ns (60.228%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT6=5)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 2.922 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.475ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.544    -2.475    cpu0/id_ex0/clk_out5
    SLICE_X47Y81         FDRE                                         r  cpu0/id_ex0/ex_pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y81         FDRE (Prop_fdre_C_Q)         0.456    -2.019 r  cpu0/id_ex0/ex_pc_reg[2]/Q
                         net (fo=88, routed)          0.733    -1.286    cpu0/id_ex0/Q[0]
    SLICE_X47Y77         LUT2 (Prop_lut2_I0_O)        0.124    -1.162 r  cpu0/id_ex0/mem_rd_data[3]_i_29/O
                         net (fo=1, routed)           0.000    -1.162    cpu0/id_ex0/mem_rd_data[3]_i_29_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    -0.764 r  cpu0/id_ex0/mem_rd_data_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    -0.764    cpu0/id_ex0/mem_rd_data_reg[3]_i_14_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.650 r  cpu0/id_ex0/mem_rd_data_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    -0.650    cpu0/id_ex0/mem_rd_data_reg[7]_i_10_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.536 r  cpu0/id_ex0/mem_rd_data_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    -0.536    cpu0/id_ex0/mem_rd_data_reg[11]_i_10_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    -0.314 r  cpu0/id_ex0/mem_rd_data_reg[15]_i_9/O[0]
                         net (fo=1, routed)           1.228     0.914    cpu0/id_ex0/ex0/data0[12]
    SLICE_X58Y74         LUT6 (Prop_lut6_I5_O)        0.299     1.213 r  cpu0/id_ex0/mem_rd_data[12]_i_7/O
                         net (fo=1, routed)           0.571     1.784    cpu0/id_ex0/mem_rd_data[12]_i_7_n_0
    SLICE_X58Y73         LUT6 (Prop_lut6_I4_O)        0.124     1.908 f  cpu0/id_ex0/mem_rd_data[12]_i_2/O
                         net (fo=4, routed)           0.171     2.080    cpu0/id_ex0/ex_aluop_reg[1]_1
    SLICE_X58Y73         LUT6 (Prop_lut6_I0_O)        0.124     2.204 r  cpu0/id_ex0/mem_rd_data[12]_i_1/O
                         net (fo=4, routed)           0.715     2.919    cpu0/if_id0/ex_reg2_reg[31][5]
    SLICE_X58Y81         LUT6 (Prop_lut6_I4_O)        0.124     3.043 r  cpu0/if_id0/ex_jmp_addr[19]_bret__1_i_13/O
                         net (fo=1, routed)           0.713     3.757    cpu0/if_id0/id_reg1[12]
    SLICE_X57Y84         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     4.294 r  cpu0/if_id0/ex_jmp_addr_reg[19]_bret__1_i_2/O[2]
                         net (fo=1, routed)           0.317     4.610    cpu0/if_id0/id0/jmp_addr1[14]
    SLICE_X56Y83         LUT6 (Prop_lut6_I3_O)        0.302     4.912 r  cpu0/if_id0/ex_jmp_addr[14]_i_1/O
                         net (fo=1, routed)           0.000     4.912    cpu0/id_ex0/ex_jmp_addr_reg[15]_0[14]
    SLICE_X56Y83         FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.436     2.922    cpu0/id_ex0/clk_out5
    SLICE_X56Y83         FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[14]/C
                         clock pessimism             -0.427     2.495    
                         clock uncertainty           -0.062     2.433    
    SLICE_X56Y83         FDRE (Setup_fdre_C_D)        0.079     2.512    cpu0/id_ex0/ex_jmp_addr_reg[14]
  -------------------------------------------------------------------
                         required time                          2.512    
                         arrival time                          -4.912    
  -------------------------------------------------------------------
                         slack                                 -2.400    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_3_5/RAMA/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.598%)  route 0.206ns (59.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.560    -0.569    hci0/uart_blk/uart_tx_fifo/clk_out5
    SLICE_X35Y54         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=264, routed)         0.206    -0.222    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_3_5/ADDRD2
    SLICE_X34Y53         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_3_5/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.828    -0.340    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_3_5/WCLK
    SLICE_X34Y53         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_3_5/RAMA/CLK
                         clock pessimism             -0.213    -0.553    
                         clock uncertainty            0.062    -0.491    
    SLICE_X34Y53         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.237    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_3_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.237    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_3_5/RAMB/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.598%)  route 0.206ns (59.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.560    -0.569    hci0/uart_blk/uart_tx_fifo/clk_out5
    SLICE_X35Y54         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=264, routed)         0.206    -0.222    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_3_5/ADDRD2
    SLICE_X34Y53         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_3_5/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.828    -0.340    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_3_5/WCLK
    SLICE_X34Y53         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_3_5/RAMB/CLK
                         clock pessimism             -0.213    -0.553    
                         clock uncertainty            0.062    -0.491    
    SLICE_X34Y53         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.237    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_3_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.237    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_3_5/RAMC/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.598%)  route 0.206ns (59.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.560    -0.569    hci0/uart_blk/uart_tx_fifo/clk_out5
    SLICE_X35Y54         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=264, routed)         0.206    -0.222    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_3_5/ADDRD2
    SLICE_X34Y53         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_3_5/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.828    -0.340    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_3_5/WCLK
    SLICE_X34Y53         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_3_5/RAMC/CLK
                         clock pessimism             -0.213    -0.553    
                         clock uncertainty            0.062    -0.491    
    SLICE_X34Y53         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.237    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_3_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.237    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_3_5/RAMD/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.598%)  route 0.206ns (59.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.560    -0.569    hci0/uart_blk/uart_tx_fifo/clk_out5
    SLICE_X35Y54         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=264, routed)         0.206    -0.222    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_3_5/ADDRD2
    SLICE_X34Y53         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_3_5/RAMD/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.828    -0.340    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_3_5/WCLK
    SLICE_X34Y53         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_3_5/RAMD/CLK
                         clock pessimism             -0.213    -0.553    
                         clock uncertainty            0.062    -0.491    
    SLICE_X34Y53         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.237    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_3_5/RAMD
  -------------------------------------------------------------------
                         required time                          0.237    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.471%)  route 0.226ns (61.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.559    -0.570    hci0/uart_blk/uart_rx_fifo/clk_out5
    SLICE_X35Y58         FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=19, routed)          0.226    -0.204    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/ADDRD2
    SLICE_X34Y59         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.827    -0.341    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X34Y59         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.213    -0.554    
                         clock uncertainty            0.062    -0.492    
    SLICE_X34Y59         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.238    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.471%)  route 0.226ns (61.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.559    -0.570    hci0/uart_blk/uart_rx_fifo/clk_out5
    SLICE_X35Y58         FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=19, routed)          0.226    -0.204    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/ADDRD2
    SLICE_X34Y59         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.827    -0.341    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X34Y59         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism             -0.213    -0.554    
                         clock uncertainty            0.062    -0.492    
    SLICE_X34Y59         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.238    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.471%)  route 0.226ns (61.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.559    -0.570    hci0/uart_blk/uart_rx_fifo/clk_out5
    SLICE_X35Y58         FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=19, routed)          0.226    -0.204    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/ADDRD2
    SLICE_X34Y59         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.827    -0.341    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X34Y59         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB/CLK
                         clock pessimism             -0.213    -0.554    
                         clock uncertainty            0.062    -0.492    
    SLICE_X34Y59         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.238    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.471%)  route 0.226ns (61.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.559    -0.570    hci0/uart_blk/uart_rx_fifo/clk_out5
    SLICE_X35Y58         FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=19, routed)          0.226    -0.204    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/ADDRD2
    SLICE_X34Y59         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.827    -0.341    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X34Y59         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB_D1/CLK
                         clock pessimism             -0.213    -0.554    
                         clock uncertainty            0.062    -0.492    
    SLICE_X34Y59         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.238    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.471%)  route 0.226ns (61.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.559    -0.570    hci0/uart_blk/uart_rx_fifo/clk_out5
    SLICE_X35Y58         FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=19, routed)          0.226    -0.204    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/ADDRD2
    SLICE_X34Y59         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.827    -0.341    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X34Y59         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC/CLK
                         clock pessimism             -0.213    -0.554    
                         clock uncertainty            0.062    -0.492    
    SLICE_X34Y59         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.238    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.471%)  route 0.226ns (61.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.559    -0.570    hci0/uart_blk/uart_rx_fifo/clk_out5
    SLICE_X35Y58         FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=19, routed)          0.226    -0.204    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/ADDRD2
    SLICE_X34Y59         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.827    -0.341    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X34Y59         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC_D1/CLK
                         clock pessimism             -0.213    -0.554    
                         clock uncertainty            0.062    -0.492    
    SLICE_X34Y59         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.238    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.034    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out5_clk_wiz_0
  To Clock:  clk_out5_clk_wiz_0_1

Setup :         3196  Failing Endpoints,  Worst Slack       -2.595ns,  Total Violation    -3278.027ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.595ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/id_ex0/ex_reg2_reg[1]_fret/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0_1 rise@5.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.561ns  (logic 1.352ns (17.882%)  route 6.209ns (82.118%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.089ns = ( 2.911 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.469ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.550    -2.469    clk
    SLICE_X51Y82         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y82         FDPE (Prop_fdpe_C_Q)         0.456    -2.013 r  rst_reg/Q
                         net (fo=163, routed)         0.852    -1.161    cpu0/if_id0/rst
    SLICE_X55Y83         LUT2 (Prop_lut2_I0_O)        0.124    -1.037 r  cpu0/if_id0/ex_jmp_addr[31]_bret__1_i_48/O
                         net (fo=80, routed)          0.969    -0.068    cpu0/if_id0/rst_reg_29
    SLICE_X53Y85         LUT6 (Prop_lut6_I5_O)        0.124     0.056 r  cpu0/if_id0/ex_jmp_addr[31]_bret__1_i_46/O
                         net (fo=1, routed)           0.151     0.208    cpu0/if_id0/ex_jmp_addr[31]_bret__1_i_46_n_0
    SLICE_X53Y85         LUT6 (Prop_lut6_I2_O)        0.124     0.332 r  cpu0/if_id0/ex_jmp_addr[31]_bret__1_i_26/O
                         net (fo=36, routed)          1.521     1.853    cpu0/if_id0/ex_jmp_addr[31]_bret__1_i_26_n_0
    SLICE_X62Y81         LUT6 (Prop_lut6_I4_O)        0.124     1.977 f  cpu0/if_id0/ex_reg1[1]_i_3/O
                         net (fo=1, routed)           1.104     3.081    cpu0/if_id0/reg1_data[1]
    SLICE_X51Y70         LUT6 (Prop_lut6_I1_O)        0.124     3.205 f  cpu0/if_id0/ex_reg1[1]_i_2/O
                         net (fo=1, routed)           0.686     3.891    cpu0/id_ex0/id_reg1[1]
    SLICE_X50Y75         LUT5 (Prop_lut5_I0_O)        0.124     4.015 f  cpu0/id_ex0/ex_reg1[1]_i_1/O
                         net (fo=3, routed)           0.925     4.940    cpu0/id_ex0/p_2_in[1]
    SLICE_X51Y74         LUT4 (Prop_lut4_I0_O)        0.152     5.092 r  cpu0/id_ex0/ex_reg2[1]_fret_i_1/O
                         net (fo=1, routed)           0.000     5.092    cpu0/id_ex0/ex_reg2[1]_fret_i_1_n_0
    SLICE_X51Y74         FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[1]_fret/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.425     2.911    cpu0/id_ex0/clk_out5
    SLICE_X51Y74         FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[1]_fret/C
                         clock pessimism             -0.427     2.484    
                         clock uncertainty           -0.062     2.422    
    SLICE_X51Y74         FDRE (Setup_fdre_C_D)        0.075     2.497    cpu0/id_ex0/ex_reg2_reg[1]_fret
  -------------------------------------------------------------------
                         required time                          2.497    
                         arrival time                          -5.092    
  -------------------------------------------------------------------
                         slack                                 -2.595    

Slack (VIOLATED) :        -2.553ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0_1 rise@5.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.540ns  (logic 3.141ns (41.659%)  route 4.399ns (58.341%))
  Logic Levels:           10  (CARRY4=4 LUT2=2 LUT6=4)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 2.922 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.473ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.546    -2.473    cpu0/id_ex0/clk_out5
    SLICE_X55Y79         FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y79         FDRE (Prop_fdre_C_Q)         0.456    -2.017 r  cpu0/id_ex0/ex_reg1_reg[4]/Q
                         net (fo=19, routed)          0.882    -1.134    cpu0/id_ex0/ex_reg1[4]
    SLICE_X53Y75         LUT2 (Prop_lut2_I0_O)        0.124    -1.010 r  cpu0/id_ex0/mem_rd_data[7]_i_18/O
                         net (fo=1, routed)           0.000    -1.010    cpu0/id_ex0/mem_rd_data[7]_i_18_n_0
    SLICE_X53Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.478 r  cpu0/id_ex0/mem_rd_data_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    -0.478    cpu0/id_ex0/mem_rd_data_reg[7]_i_9_n_0
    SLICE_X53Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    -0.165 r  cpu0/id_ex0/mem_rd_data_reg[11]_i_9/O[3]
                         net (fo=1, routed)           0.885     0.719    cpu0/id_ex0/ex0/data3[11]
    SLICE_X56Y79         LUT6 (Prop_lut6_I0_O)        0.306     1.025 r  cpu0/id_ex0/mem_rd_data[11]_i_4/O
                         net (fo=2, routed)           1.060     2.085    cpu0/id_ex0/mem_rd_data[11]_i_4_n_0
    SLICE_X58Y81         LUT6 (Prop_lut6_I4_O)        0.124     2.209 r  cpu0/id_ex0/ex_reg1[11]_i_5/O
                         net (fo=1, routed)           0.421     2.630    cpu0/if_id0/ex_reg1_reg[11]
    SLICE_X58Y82         LUT6 (Prop_lut6_I3_O)        0.124     2.754 r  cpu0/if_id0/ex_reg1[11]_i_2/O
                         net (fo=2, routed)           0.655     3.409    cpu0/if_id0/wb_rd_data_reg[31][10]
    SLICE_X57Y83         LUT2 (Prop_lut2_I1_O)        0.124     3.533 r  cpu0/if_id0/ex_jmp_addr[11]_i_9/O
                         net (fo=1, routed)           0.000     3.533    cpu0/if_id0/ex_jmp_addr[11]_i_9_n_0
    SLICE_X57Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.934 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.934    cpu0/if_id0/ex_jmp_addr_reg[11]_i_3_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.268 r  cpu0/if_id0/ex_jmp_addr_reg[19]_bret__1_i_2/O[1]
                         net (fo=1, routed)           0.496     4.764    cpu0/if_id0/id0/jmp_addr1[13]
    SLICE_X56Y83         LUT6 (Prop_lut6_I3_O)        0.303     5.067 r  cpu0/if_id0/ex_jmp_addr[13]_i_1/O
                         net (fo=1, routed)           0.000     5.067    cpu0/id_ex0/ex_jmp_addr_reg[15]_0[13]
    SLICE_X56Y83         FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.436     2.922    cpu0/id_ex0/clk_out5
    SLICE_X56Y83         FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[13]/C
                         clock pessimism             -0.427     2.495    
                         clock uncertainty           -0.062     2.433    
    SLICE_X56Y83         FDRE (Setup_fdre_C_D)        0.081     2.514    cpu0/id_ex0/ex_jmp_addr_reg[13]
  -------------------------------------------------------------------
                         required time                          2.514    
                         arrival time                          -5.067    
  -------------------------------------------------------------------
                         slack                                 -2.553    

Slack (VIOLATED) :        -2.469ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[29]_bret__1/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0_1 rise@5.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.448ns  (logic 3.404ns (45.706%)  route 4.044ns (54.294%))
  Logic Levels:           14  (CARRY4=9 LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns = ( 2.926 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.480ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.539    -2.480    cpu0/id_ex0/clk_out5
    SLICE_X51Y75         FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y75         FDRE (Prop_fdre_C_Q)         0.456    -2.024 r  cpu0/id_ex0/ex_reg1_reg[0]/Q
                         net (fo=20, routed)          0.927    -1.097    cpu0/id_ex0/ex_reg1[0]
    SLICE_X52Y79         LUT2 (Prop_lut2_I0_O)        0.124    -0.973 r  cpu0/id_ex0/mem_rd_data[3]_i_27/O
                         net (fo=1, routed)           0.000    -0.973    cpu0/id_ex0/mem_rd_data[3]_i_27_n_0
    SLICE_X52Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.460 r  cpu0/id_ex0/mem_rd_data_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    -0.460    cpu0/id_ex0/mem_rd_data_reg[3]_i_12_n_0
    SLICE_X52Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.343 r  cpu0/id_ex0/mem_rd_data_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    -0.343    cpu0/id_ex0/mem_rd_data_reg[7]_i_11_n_0
    SLICE_X52Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.226 r  cpu0/id_ex0/mem_rd_data_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    -0.226    cpu0/id_ex0/mem_rd_data_reg[11]_i_11_n_0
    SLICE_X52Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.109 r  cpu0/id_ex0/mem_rd_data_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    -0.109    cpu0/id_ex0/mem_rd_data_reg[15]_i_11_n_0
    SLICE_X52Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.008 r  cpu0/id_ex0/mem_rd_data_reg[19]_i_17/CO[3]
                         net (fo=1, routed)           0.000     0.008    cpu0/id_ex0/mem_rd_data_reg[19]_i_17_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     0.323 r  cpu0/id_ex0/mem_rd_data_reg[27]_i_15/O[3]
                         net (fo=1, routed)           1.220     1.543    cpu0/id_ex0/ex0/data2[23]
    SLICE_X62Y90         LUT5 (Prop_lut5_I1_O)        0.307     1.850 r  cpu0/id_ex0/mem_rd_data[23]_i_11/O
                         net (fo=2, routed)           0.726     2.576    cpu0/id_ex0/mem_rd_data[23]_i_11_n_0
    SLICE_X61Y88         LUT6 (Prop_lut6_I2_O)        0.124     2.700 r  cpu0/id_ex0/mem_rd_data[23]_i_4/O
                         net (fo=1, routed)           0.433     3.133    cpu0/id_ex0/mem_rd_data[23]_i_4_n_0
    SLICE_X61Y91         LUT5 (Prop_lut5_I2_O)        0.124     3.257 r  cpu0/id_ex0/mem_rd_data[23]_i_1/O
                         net (fo=2, routed)           0.738     3.995    cpu0/if_id0/ex_reg2_reg[31][14]
    SLICE_X57Y86         LUT6 (Prop_lut6_I4_O)        0.124     4.119 r  cpu0/if_id0/ex_jmp_addr[23]_bret__1_i_6/O
                         net (fo=1, routed)           0.000     4.119    cpu0/if_id0/ex_jmp_addr[23]_bret__1_i_6_n_0
    SLICE_X57Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.520 r  cpu0/if_id0/ex_jmp_addr_reg[23]_bret__1_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.520    cpu0/if_id0/ex_jmp_addr_reg[23]_bret__1_i_1_n_0
    SLICE_X57Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.634 r  cpu0/if_id0/ex_jmp_addr_reg[27]_bret__1_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.634    cpu0/if_id0/ex_jmp_addr_reg[27]_bret__1_i_1_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.968 r  cpu0/if_id0/ex_jmp_addr_reg[31]_bret__1_i_1/O[1]
                         net (fo=1, routed)           0.000     4.968    cpu0/id_ex0/jmp_addr1[13]
    SLICE_X57Y88         FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[29]_bret__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.440     2.926    cpu0/id_ex0/clk_out5
    SLICE_X57Y88         FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[29]_bret__1/C
                         clock pessimism             -0.427     2.499    
                         clock uncertainty           -0.062     2.437    
    SLICE_X57Y88         FDRE (Setup_fdre_C_D)        0.062     2.499    cpu0/id_ex0/ex_jmp_addr_reg[29]_bret__1
  -------------------------------------------------------------------
                         required time                          2.499    
                         arrival time                          -4.968    
  -------------------------------------------------------------------
                         slack                                 -2.469    

Slack (VIOLATED) :        -2.452ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0_1 rise@5.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.439ns  (logic 3.001ns (40.341%)  route 4.438ns (59.659%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT6=5)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 2.922 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.475ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.544    -2.475    cpu0/id_ex0/clk_out5
    SLICE_X47Y81         FDRE                                         r  cpu0/id_ex0/ex_pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y81         FDRE (Prop_fdre_C_Q)         0.456    -2.019 r  cpu0/id_ex0/ex_pc_reg[2]/Q
                         net (fo=88, routed)          0.733    -1.286    cpu0/id_ex0/Q[0]
    SLICE_X47Y77         LUT2 (Prop_lut2_I0_O)        0.124    -1.162 r  cpu0/id_ex0/mem_rd_data[3]_i_29/O
                         net (fo=1, routed)           0.000    -1.162    cpu0/id_ex0/mem_rd_data[3]_i_29_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    -0.764 r  cpu0/id_ex0/mem_rd_data_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    -0.764    cpu0/id_ex0/mem_rd_data_reg[3]_i_14_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.650 r  cpu0/id_ex0/mem_rd_data_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    -0.650    cpu0/id_ex0/mem_rd_data_reg[7]_i_10_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.536 r  cpu0/id_ex0/mem_rd_data_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    -0.536    cpu0/id_ex0/mem_rd_data_reg[11]_i_10_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    -0.314 r  cpu0/id_ex0/mem_rd_data_reg[15]_i_9/O[0]
                         net (fo=1, routed)           1.228     0.914    cpu0/id_ex0/ex0/data0[12]
    SLICE_X58Y74         LUT6 (Prop_lut6_I5_O)        0.299     1.213 r  cpu0/id_ex0/mem_rd_data[12]_i_7/O
                         net (fo=1, routed)           0.571     1.784    cpu0/id_ex0/mem_rd_data[12]_i_7_n_0
    SLICE_X58Y73         LUT6 (Prop_lut6_I4_O)        0.124     1.908 f  cpu0/id_ex0/mem_rd_data[12]_i_2/O
                         net (fo=4, routed)           0.171     2.080    cpu0/id_ex0/ex_aluop_reg[1]_1
    SLICE_X58Y73         LUT6 (Prop_lut6_I0_O)        0.124     2.204 r  cpu0/id_ex0/mem_rd_data[12]_i_1/O
                         net (fo=4, routed)           0.715     2.919    cpu0/if_id0/ex_reg2_reg[31][5]
    SLICE_X58Y81         LUT6 (Prop_lut6_I4_O)        0.124     3.043 r  cpu0/if_id0/ex_jmp_addr[19]_bret__1_i_13/O
                         net (fo=1, routed)           0.713     3.757    cpu0/if_id0/id_reg1[12]
    SLICE_X57Y84         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     4.353 r  cpu0/if_id0/ex_jmp_addr_reg[19]_bret__1_i_2/O[3]
                         net (fo=1, routed)           0.306     4.658    cpu0/if_id0/id0/jmp_addr1[15]
    SLICE_X56Y83         LUT6 (Prop_lut6_I3_O)        0.306     4.964 r  cpu0/if_id0/ex_jmp_addr[15]_i_1/O
                         net (fo=1, routed)           0.000     4.964    cpu0/id_ex0/ex_jmp_addr_reg[15]_0[15]
    SLICE_X56Y83         FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.436     2.922    cpu0/id_ex0/clk_out5
    SLICE_X56Y83         FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[15]/C
                         clock pessimism             -0.427     2.495    
                         clock uncertainty           -0.062     2.433    
    SLICE_X56Y83         FDRE (Setup_fdre_C_D)        0.079     2.512    cpu0/id_ex0/ex_jmp_addr_reg[15]
  -------------------------------------------------------------------
                         required time                          2.512    
                         arrival time                          -4.964    
  -------------------------------------------------------------------
                         slack                                 -2.452    

Slack (VIOLATED) :        -2.448ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[31]_bret__1/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0_1 rise@5.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.427ns  (logic 3.383ns (45.552%)  route 4.044ns (54.448%))
  Logic Levels:           14  (CARRY4=9 LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns = ( 2.926 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.480ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.539    -2.480    cpu0/id_ex0/clk_out5
    SLICE_X51Y75         FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y75         FDRE (Prop_fdre_C_Q)         0.456    -2.024 r  cpu0/id_ex0/ex_reg1_reg[0]/Q
                         net (fo=20, routed)          0.927    -1.097    cpu0/id_ex0/ex_reg1[0]
    SLICE_X52Y79         LUT2 (Prop_lut2_I0_O)        0.124    -0.973 r  cpu0/id_ex0/mem_rd_data[3]_i_27/O
                         net (fo=1, routed)           0.000    -0.973    cpu0/id_ex0/mem_rd_data[3]_i_27_n_0
    SLICE_X52Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.460 r  cpu0/id_ex0/mem_rd_data_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    -0.460    cpu0/id_ex0/mem_rd_data_reg[3]_i_12_n_0
    SLICE_X52Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.343 r  cpu0/id_ex0/mem_rd_data_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    -0.343    cpu0/id_ex0/mem_rd_data_reg[7]_i_11_n_0
    SLICE_X52Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.226 r  cpu0/id_ex0/mem_rd_data_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    -0.226    cpu0/id_ex0/mem_rd_data_reg[11]_i_11_n_0
    SLICE_X52Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.109 r  cpu0/id_ex0/mem_rd_data_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    -0.109    cpu0/id_ex0/mem_rd_data_reg[15]_i_11_n_0
    SLICE_X52Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.008 r  cpu0/id_ex0/mem_rd_data_reg[19]_i_17/CO[3]
                         net (fo=1, routed)           0.000     0.008    cpu0/id_ex0/mem_rd_data_reg[19]_i_17_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     0.323 r  cpu0/id_ex0/mem_rd_data_reg[27]_i_15/O[3]
                         net (fo=1, routed)           1.220     1.543    cpu0/id_ex0/ex0/data2[23]
    SLICE_X62Y90         LUT5 (Prop_lut5_I1_O)        0.307     1.850 r  cpu0/id_ex0/mem_rd_data[23]_i_11/O
                         net (fo=2, routed)           0.726     2.576    cpu0/id_ex0/mem_rd_data[23]_i_11_n_0
    SLICE_X61Y88         LUT6 (Prop_lut6_I2_O)        0.124     2.700 r  cpu0/id_ex0/mem_rd_data[23]_i_4/O
                         net (fo=1, routed)           0.433     3.133    cpu0/id_ex0/mem_rd_data[23]_i_4_n_0
    SLICE_X61Y91         LUT5 (Prop_lut5_I2_O)        0.124     3.257 r  cpu0/id_ex0/mem_rd_data[23]_i_1/O
                         net (fo=2, routed)           0.738     3.995    cpu0/if_id0/ex_reg2_reg[31][14]
    SLICE_X57Y86         LUT6 (Prop_lut6_I4_O)        0.124     4.119 r  cpu0/if_id0/ex_jmp_addr[23]_bret__1_i_6/O
                         net (fo=1, routed)           0.000     4.119    cpu0/if_id0/ex_jmp_addr[23]_bret__1_i_6_n_0
    SLICE_X57Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.520 r  cpu0/if_id0/ex_jmp_addr_reg[23]_bret__1_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.520    cpu0/if_id0/ex_jmp_addr_reg[23]_bret__1_i_1_n_0
    SLICE_X57Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.634 r  cpu0/if_id0/ex_jmp_addr_reg[27]_bret__1_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.634    cpu0/if_id0/ex_jmp_addr_reg[27]_bret__1_i_1_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.947 r  cpu0/if_id0/ex_jmp_addr_reg[31]_bret__1_i_1/O[3]
                         net (fo=1, routed)           0.000     4.947    cpu0/id_ex0/jmp_addr1[15]
    SLICE_X57Y88         FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[31]_bret__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.440     2.926    cpu0/id_ex0/clk_out5
    SLICE_X57Y88         FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[31]_bret__1/C
                         clock pessimism             -0.427     2.499    
                         clock uncertainty           -0.062     2.437    
    SLICE_X57Y88         FDRE (Setup_fdre_C_D)        0.062     2.499    cpu0/id_ex0/ex_jmp_addr_reg[31]_bret__1
  -------------------------------------------------------------------
                         required time                          2.499    
                         arrival time                          -4.947    
  -------------------------------------------------------------------
                         slack                                 -2.448    

Slack (VIOLATED) :        -2.446ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/id_ex0/ex_reg1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0_1 rise@5.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.320ns  (logic 2.197ns (30.014%)  route 5.123ns (69.986%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.084ns = ( 2.916 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.475ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.544    -2.475    cpu0/id_ex0/clk_out5
    SLICE_X47Y81         FDRE                                         r  cpu0/id_ex0/ex_pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y81         FDRE (Prop_fdre_C_Q)         0.456    -2.019 r  cpu0/id_ex0/ex_pc_reg[2]/Q
                         net (fo=88, routed)          0.733    -1.286    cpu0/id_ex0/Q[0]
    SLICE_X47Y77         LUT2 (Prop_lut2_I0_O)        0.124    -1.162 r  cpu0/id_ex0/mem_rd_data[3]_i_29/O
                         net (fo=1, routed)           0.000    -1.162    cpu0/id_ex0/mem_rd_data[3]_i_29_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    -0.764 r  cpu0/id_ex0/mem_rd_data_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    -0.764    cpu0/id_ex0/mem_rd_data_reg[3]_i_14_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.650 r  cpu0/id_ex0/mem_rd_data_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    -0.650    cpu0/id_ex0/mem_rd_data_reg[7]_i_10_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.536 r  cpu0/id_ex0/mem_rd_data_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    -0.536    cpu0/id_ex0/mem_rd_data_reg[11]_i_10_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    -0.223 r  cpu0/id_ex0/mem_rd_data_reg[15]_i_9/O[3]
                         net (fo=1, routed)           1.146     0.923    cpu0/id_ex0/ex0/data0[15]
    SLICE_X58Y75         LUT6 (Prop_lut6_I0_O)        0.306     1.229 r  cpu0/id_ex0/mem_rd_data[15]_i_5/O
                         net (fo=2, routed)           0.941     2.169    cpu0/id_ex0/mem_rd_data[15]_i_5_n_0
    SLICE_X60Y79         LUT6 (Prop_lut6_I3_O)        0.124     2.293 r  cpu0/id_ex0/ex_jmp_addr[19]_bret__1_i_33/O
                         net (fo=1, routed)           0.487     2.780    cpu0/if_id0/ex_jmp_addr_reg[19]_bret__1
    SLICE_X58Y85         LUT6 (Prop_lut6_I3_O)        0.124     2.904 r  cpu0/if_id0/ex_jmp_addr[19]_bret__1_i_6/O
                         net (fo=3, routed)           0.955     3.859    cpu0/id_ex0/id_reg1[11]
    SLICE_X54Y75         LUT4 (Prop_lut4_I0_O)        0.124     3.983 r  cpu0/id_ex0/ex_reg1[15]_i_1/O
                         net (fo=1, routed)           0.862     4.845    cpu0/id_ex0/p_2_in[15]
    SLICE_X54Y71         FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.430     2.916    cpu0/id_ex0/clk_out5
    SLICE_X54Y71         FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[15]/C
                         clock pessimism             -0.427     2.489    
                         clock uncertainty           -0.062     2.427    
    SLICE_X54Y71         FDRE (Setup_fdre_C_D)       -0.028     2.399    cpu0/id_ex0/ex_reg1_reg[15]
  -------------------------------------------------------------------
                         required time                          2.399    
                         arrival time                          -4.845    
  -------------------------------------------------------------------
                         slack                                 -2.446    

Slack (VIOLATED) :        -2.430ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/bp0/target_reg_0_63_9_11/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0_1 rise@5.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.003ns  (logic 1.507ns (21.519%)  route 5.496ns (78.481%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 2.919 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.478ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.541    -2.478    cpu0/id_ex0/clk_out5
    SLICE_X54Y73         FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y73         FDRE (Prop_fdre_C_Q)         0.518    -1.960 r  cpu0/id_ex0/ex_reg1_reg[23]/Q
                         net (fo=21, routed)          1.262    -0.698    cpu0/id_ex0/ex_reg1[23]
    SLICE_X52Y77         LUT4 (Prop_lut4_I0_O)        0.124    -0.574 r  cpu0/id_ex0/npc[24]_bret_bret__3_i_58/O
                         net (fo=1, routed)           0.000    -0.574    cpu0/id_ex0/npc[24]_bret_bret__3_i_58_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    -0.198 r  cpu0/id_ex0/npc_reg[24]_bret_bret__3_i_25/CO[3]
                         net (fo=1, routed)           0.000    -0.198    cpu0/id_ex0/npc_reg[24]_bret_bret__3_i_25_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.081 r  cpu0/id_ex0/npc_reg[24]_bret_bret__3_i_9/CO[3]
                         net (fo=6, routed)           1.363     1.282    cpu0/id_ex0/ex0/p_2_in
    SLICE_X48Y80         LUT5 (Prop_lut5_I0_O)        0.124     1.406 r  cpu0/id_ex0/npc[24]_bret_bret__4_i_6/O
                         net (fo=2, routed)           0.587     1.993    cpu0/id_ex0/npc[24]_bret_bret__4_i_6_n_0
    SLICE_X49Y79         LUT5 (Prop_lut5_I1_O)        0.124     2.117 f  cpu0/id_ex0/npc[24]_bret_bret__4_i_2/O
                         net (fo=35, routed)          1.301     3.419    cpu0/id_ex0/npc[24]_bret_bret__4_i_2_n_0
    SLICE_X49Y95         LUT4 (Prop_lut4_I0_O)        0.124     3.543 r  cpu0/id_ex0/npc[24]_bret_bret_bret__33_i_1/O
                         net (fo=3, routed)           0.982     4.525    cpu0/bp0/target_reg_0_63_9_11/DIB
    SLICE_X46Y85         RAMD64E                                      r  cpu0/bp0/target_reg_0_63_9_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.433     2.919    cpu0/bp0/target_reg_0_63_9_11/WCLK
    SLICE_X46Y85         RAMD64E                                      r  cpu0/bp0/target_reg_0_63_9_11/RAMB/CLK
                         clock pessimism             -0.427     2.492    
                         clock uncertainty           -0.062     2.430    
    SLICE_X46Y85         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335     2.095    cpu0/bp0/target_reg_0_63_9_11/RAMB
  -------------------------------------------------------------------
                         required time                          2.095    
                         arrival time                          -4.525    
  -------------------------------------------------------------------
                         slack                                 -2.430    

Slack (VIOLATED) :        -2.430ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/id_ex0/ex_reg1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0_1 rise@5.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.270ns  (logic 1.631ns (22.436%)  route 5.639ns (77.564%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.088ns = ( 2.912 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.478ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.541    -2.478    cpu0/id_ex0/clk_out5
    SLICE_X54Y73         FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y73         FDRE (Prop_fdre_C_Q)         0.518    -1.960 r  cpu0/id_ex0/ex_reg1_reg[23]/Q
                         net (fo=21, routed)          1.262    -0.698    cpu0/id_ex0/ex_reg1[23]
    SLICE_X52Y77         LUT4 (Prop_lut4_I0_O)        0.124    -0.574 r  cpu0/id_ex0/npc[24]_bret_bret__3_i_58/O
                         net (fo=1, routed)           0.000    -0.574    cpu0/id_ex0/npc[24]_bret_bret__3_i_58_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    -0.198 r  cpu0/id_ex0/npc_reg[24]_bret_bret__3_i_25/CO[3]
                         net (fo=1, routed)           0.000    -0.198    cpu0/id_ex0/npc_reg[24]_bret_bret__3_i_25_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.081 f  cpu0/id_ex0/npc_reg[24]_bret_bret__3_i_9/CO[3]
                         net (fo=6, routed)           1.254     1.173    cpu0/id_ex0/ex0/p_2_in
    SLICE_X51Y83         LUT3 (Prop_lut3_I0_O)        0.124     1.297 f  cpu0/id_ex0/npc[24]_bret_bret__3_i_6/O
                         net (fo=1, routed)           0.413     1.710    cpu0/id_ex0/npc[24]_bret_bret__3_i_6_n_0
    SLICE_X49Y83         LUT6 (Prop_lut6_I2_O)        0.124     1.834 f  cpu0/id_ex0/npc[24]_bret_bret__3_i_2_comp/O
                         net (fo=4, routed)           0.567     2.401    cpu0/id_ex0/npc[24]_bret_bret__3_i_2_n_0
    SLICE_X49Y85         LUT6 (Prop_lut6_I2_O)        0.124     2.525 f  cpu0/id_ex0/npc[24]_bret__30_i_3/O
                         net (fo=214, routed)         1.377     3.902    cpu0/id_ex0/jmp_enable
    SLICE_X54Y77         LUT5 (Prop_lut5_I3_O)        0.124     4.026 r  cpu0/id_ex0/ex_reg1[12]_i_1/O
                         net (fo=1, routed)           0.766     4.792    cpu0/id_ex0/p_2_in[12]
    SLICE_X57Y75         FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.426     2.912    cpu0/id_ex0/clk_out5
    SLICE_X57Y75         FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[12]/C
                         clock pessimism             -0.427     2.485    
                         clock uncertainty           -0.062     2.423    
    SLICE_X57Y75         FDRE (Setup_fdre_C_D)       -0.061     2.362    cpu0/id_ex0/ex_reg1_reg[12]
  -------------------------------------------------------------------
                         required time                          2.362    
                         arrival time                          -4.792    
  -------------------------------------------------------------------
                         slack                                 -2.430    

Slack (VIOLATED) :        -2.410ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/id_ex0/ex_reg1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0_1 rise@5.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.269ns  (logic 2.217ns (30.500%)  route 5.052ns (69.500%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.087ns = ( 2.913 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.480ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.539    -2.480    cpu0/id_ex0/clk_out5
    SLICE_X51Y75         FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y75         FDRE (Prop_fdre_C_Q)         0.456    -2.024 r  cpu0/id_ex0/ex_reg1_reg[0]/Q
                         net (fo=20, routed)          0.763    -1.261    cpu0/id_ex0/ex_reg1[0]
    SLICE_X53Y74         LUT2 (Prop_lut2_I0_O)        0.124    -1.137 r  cpu0/id_ex0/mem_rd_data[3]_i_35/O
                         net (fo=1, routed)           0.000    -1.137    cpu0/id_ex0/mem_rd_data[3]_i_35_n_0
    SLICE_X53Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.605 r  cpu0/id_ex0/mem_rd_data_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.009    -0.596    cpu0/id_ex0/mem_rd_data_reg[3]_i_15_n_0
    SLICE_X53Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.482 r  cpu0/id_ex0/mem_rd_data_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    -0.482    cpu0/id_ex0/mem_rd_data_reg[7]_i_9_n_0
    SLICE_X53Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    -0.169 r  cpu0/id_ex0/mem_rd_data_reg[11]_i_9/O[3]
                         net (fo=1, routed)           0.885     0.716    cpu0/id_ex0/ex0/data3[11]
    SLICE_X56Y79         LUT6 (Prop_lut6_I0_O)        0.306     1.022 r  cpu0/id_ex0/mem_rd_data[11]_i_4/O
                         net (fo=2, routed)           1.060     2.082    cpu0/id_ex0/mem_rd_data[11]_i_4_n_0
    SLICE_X58Y81         LUT6 (Prop_lut6_I4_O)        0.124     2.206 r  cpu0/id_ex0/ex_reg1[11]_i_5/O
                         net (fo=1, routed)           0.421     2.626    cpu0/if_id0/ex_reg1_reg[11]
    SLICE_X58Y82         LUT6 (Prop_lut6_I3_O)        0.124     2.750 r  cpu0/if_id0/ex_reg1[11]_i_2/O
                         net (fo=2, routed)           1.178     3.928    cpu0/id_ex0/id_reg1[10]
    SLICE_X56Y68         LUT4 (Prop_lut4_I0_O)        0.124     4.052 r  cpu0/id_ex0/ex_reg1[11]_i_1/O
                         net (fo=2, routed)           0.737     4.789    cpu0/id_ex0/p_2_in[11]
    SLICE_X54Y76         FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.427     2.913    cpu0/id_ex0/clk_out5
    SLICE_X54Y76         FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[11]/C
                         clock pessimism             -0.427     2.486    
                         clock uncertainty           -0.062     2.424    
    SLICE_X54Y76         FDRE (Setup_fdre_C_D)       -0.045     2.379    cpu0/id_ex0/ex_reg1_reg[11]
  -------------------------------------------------------------------
                         required time                          2.379    
                         arrival time                          -4.789    
  -------------------------------------------------------------------
                         slack                                 -2.410    

Slack (VIOLATED) :        -2.400ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0_1 rise@5.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.387ns  (logic 2.938ns (39.772%)  route 4.449ns (60.228%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT6=5)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 2.922 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.475ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.544    -2.475    cpu0/id_ex0/clk_out5
    SLICE_X47Y81         FDRE                                         r  cpu0/id_ex0/ex_pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y81         FDRE (Prop_fdre_C_Q)         0.456    -2.019 r  cpu0/id_ex0/ex_pc_reg[2]/Q
                         net (fo=88, routed)          0.733    -1.286    cpu0/id_ex0/Q[0]
    SLICE_X47Y77         LUT2 (Prop_lut2_I0_O)        0.124    -1.162 r  cpu0/id_ex0/mem_rd_data[3]_i_29/O
                         net (fo=1, routed)           0.000    -1.162    cpu0/id_ex0/mem_rd_data[3]_i_29_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    -0.764 r  cpu0/id_ex0/mem_rd_data_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    -0.764    cpu0/id_ex0/mem_rd_data_reg[3]_i_14_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.650 r  cpu0/id_ex0/mem_rd_data_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    -0.650    cpu0/id_ex0/mem_rd_data_reg[7]_i_10_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.536 r  cpu0/id_ex0/mem_rd_data_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    -0.536    cpu0/id_ex0/mem_rd_data_reg[11]_i_10_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    -0.314 r  cpu0/id_ex0/mem_rd_data_reg[15]_i_9/O[0]
                         net (fo=1, routed)           1.228     0.914    cpu0/id_ex0/ex0/data0[12]
    SLICE_X58Y74         LUT6 (Prop_lut6_I5_O)        0.299     1.213 r  cpu0/id_ex0/mem_rd_data[12]_i_7/O
                         net (fo=1, routed)           0.571     1.784    cpu0/id_ex0/mem_rd_data[12]_i_7_n_0
    SLICE_X58Y73         LUT6 (Prop_lut6_I4_O)        0.124     1.908 f  cpu0/id_ex0/mem_rd_data[12]_i_2/O
                         net (fo=4, routed)           0.171     2.080    cpu0/id_ex0/ex_aluop_reg[1]_1
    SLICE_X58Y73         LUT6 (Prop_lut6_I0_O)        0.124     2.204 r  cpu0/id_ex0/mem_rd_data[12]_i_1/O
                         net (fo=4, routed)           0.715     2.919    cpu0/if_id0/ex_reg2_reg[31][5]
    SLICE_X58Y81         LUT6 (Prop_lut6_I4_O)        0.124     3.043 r  cpu0/if_id0/ex_jmp_addr[19]_bret__1_i_13/O
                         net (fo=1, routed)           0.713     3.757    cpu0/if_id0/id_reg1[12]
    SLICE_X57Y84         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     4.294 r  cpu0/if_id0/ex_jmp_addr_reg[19]_bret__1_i_2/O[2]
                         net (fo=1, routed)           0.317     4.610    cpu0/if_id0/id0/jmp_addr1[14]
    SLICE_X56Y83         LUT6 (Prop_lut6_I3_O)        0.302     4.912 r  cpu0/if_id0/ex_jmp_addr[14]_i_1/O
                         net (fo=1, routed)           0.000     4.912    cpu0/id_ex0/ex_jmp_addr_reg[15]_0[14]
    SLICE_X56Y83         FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.436     2.922    cpu0/id_ex0/clk_out5
    SLICE_X56Y83         FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[14]/C
                         clock pessimism             -0.427     2.495    
                         clock uncertainty           -0.062     2.433    
    SLICE_X56Y83         FDRE (Setup_fdre_C_D)        0.079     2.512    cpu0/id_ex0/ex_jmp_addr_reg[14]
  -------------------------------------------------------------------
                         required time                          2.512    
                         arrival time                          -4.912    
  -------------------------------------------------------------------
                         slack                                 -2.400    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_3_5/RAMA/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0_1 rise@0.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.598%)  route 0.206ns (59.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.560    -0.569    hci0/uart_blk/uart_tx_fifo/clk_out5
    SLICE_X35Y54         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=264, routed)         0.206    -0.222    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_3_5/ADDRD2
    SLICE_X34Y53         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_3_5/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.828    -0.340    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_3_5/WCLK
    SLICE_X34Y53         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_3_5/RAMA/CLK
                         clock pessimism             -0.213    -0.553    
                         clock uncertainty            0.062    -0.491    
    SLICE_X34Y53         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.237    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_3_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.237    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_3_5/RAMB/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0_1 rise@0.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.598%)  route 0.206ns (59.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.560    -0.569    hci0/uart_blk/uart_tx_fifo/clk_out5
    SLICE_X35Y54         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=264, routed)         0.206    -0.222    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_3_5/ADDRD2
    SLICE_X34Y53         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_3_5/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.828    -0.340    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_3_5/WCLK
    SLICE_X34Y53         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_3_5/RAMB/CLK
                         clock pessimism             -0.213    -0.553    
                         clock uncertainty            0.062    -0.491    
    SLICE_X34Y53         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.237    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_3_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.237    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_3_5/RAMC/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0_1 rise@0.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.598%)  route 0.206ns (59.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.560    -0.569    hci0/uart_blk/uart_tx_fifo/clk_out5
    SLICE_X35Y54         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=264, routed)         0.206    -0.222    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_3_5/ADDRD2
    SLICE_X34Y53         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_3_5/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.828    -0.340    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_3_5/WCLK
    SLICE_X34Y53         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_3_5/RAMC/CLK
                         clock pessimism             -0.213    -0.553    
                         clock uncertainty            0.062    -0.491    
    SLICE_X34Y53         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.237    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_3_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.237    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_3_5/RAMD/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0_1 rise@0.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.598%)  route 0.206ns (59.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.560    -0.569    hci0/uart_blk/uart_tx_fifo/clk_out5
    SLICE_X35Y54         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=264, routed)         0.206    -0.222    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_3_5/ADDRD2
    SLICE_X34Y53         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_3_5/RAMD/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.828    -0.340    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_3_5/WCLK
    SLICE_X34Y53         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_3_5/RAMD/CLK
                         clock pessimism             -0.213    -0.553    
                         clock uncertainty            0.062    -0.491    
    SLICE_X34Y53         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.237    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_3_5/RAMD
  -------------------------------------------------------------------
                         required time                          0.237    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0_1 rise@0.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.471%)  route 0.226ns (61.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.559    -0.570    hci0/uart_blk/uart_rx_fifo/clk_out5
    SLICE_X35Y58         FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=19, routed)          0.226    -0.204    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/ADDRD2
    SLICE_X34Y59         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.827    -0.341    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X34Y59         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.213    -0.554    
                         clock uncertainty            0.062    -0.492    
    SLICE_X34Y59         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.238    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0_1 rise@0.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.471%)  route 0.226ns (61.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.559    -0.570    hci0/uart_blk/uart_rx_fifo/clk_out5
    SLICE_X35Y58         FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=19, routed)          0.226    -0.204    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/ADDRD2
    SLICE_X34Y59         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.827    -0.341    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X34Y59         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism             -0.213    -0.554    
                         clock uncertainty            0.062    -0.492    
    SLICE_X34Y59         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.238    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0_1 rise@0.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.471%)  route 0.226ns (61.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.559    -0.570    hci0/uart_blk/uart_rx_fifo/clk_out5
    SLICE_X35Y58         FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=19, routed)          0.226    -0.204    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/ADDRD2
    SLICE_X34Y59         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.827    -0.341    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X34Y59         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB/CLK
                         clock pessimism             -0.213    -0.554    
                         clock uncertainty            0.062    -0.492    
    SLICE_X34Y59         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.238    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0_1 rise@0.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.471%)  route 0.226ns (61.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.559    -0.570    hci0/uart_blk/uart_rx_fifo/clk_out5
    SLICE_X35Y58         FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=19, routed)          0.226    -0.204    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/ADDRD2
    SLICE_X34Y59         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.827    -0.341    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X34Y59         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB_D1/CLK
                         clock pessimism             -0.213    -0.554    
                         clock uncertainty            0.062    -0.492    
    SLICE_X34Y59         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.238    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0_1 rise@0.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.471%)  route 0.226ns (61.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.559    -0.570    hci0/uart_blk/uart_rx_fifo/clk_out5
    SLICE_X35Y58         FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=19, routed)          0.226    -0.204    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/ADDRD2
    SLICE_X34Y59         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.827    -0.341    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X34Y59         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC/CLK
                         clock pessimism             -0.213    -0.554    
                         clock uncertainty            0.062    -0.492    
    SLICE_X34Y59         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.238    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0_1 rise@0.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.471%)  route 0.226ns (61.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.559    -0.570    hci0/uart_blk/uart_rx_fifo/clk_out5
    SLICE_X35Y58         FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=19, routed)          0.226    -0.204    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/ADDRD2
    SLICE_X34Y59         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.827    -0.341    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X34Y59         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC_D1/CLK
                         clock pessimism             -0.213    -0.554    
                         clock uncertainty            0.062    -0.492    
    SLICE_X34Y59         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.238    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.034    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out5_clk_wiz_0
  To Clock:  clk_out5_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.803ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.096ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.803ns  (required time - arrival time)
  Source:                 rst_reg_replica_4/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0 rise@5.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.630ns  (logic 0.614ns (16.914%)  route 3.016ns (83.086%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 2.920 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.478ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.541    -2.478    clk
    SLICE_X38Y69         FDPE                                         r  rst_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDPE (Prop_fdpe_C_Q)         0.518    -1.960 f  rst_reg_replica_4/Q
                         net (fo=1, routed)           1.255    -0.705    rst_repN_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.609 f  rst_BUFG_inst/O
                         net (fo=2408, routed)        1.761     1.152    hci0/uart_blk/uart_rx_blk/SR[0]
    SLICE_X32Y58         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.434     2.920    hci0/uart_blk/uart_rx_blk/clk_out5
    SLICE_X32Y58         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[7]/C
                         clock pessimism             -0.498     2.422    
                         clock uncertainty           -0.062     2.360    
    SLICE_X32Y58         FDCE (Recov_fdce_C_CLR)     -0.405     1.955    hci0/uart_blk/uart_rx_blk/q_data_reg[7]
  -------------------------------------------------------------------
                         required time                          1.955    
                         arrival time                          -1.152    
  -------------------------------------------------------------------
                         slack                                  0.803    

Slack (MET) :             0.803ns  (required time - arrival time)
  Source:                 rst_reg_replica_4/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0 rise@5.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.629ns  (logic 0.614ns (16.919%)  route 3.015ns (83.081%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 2.919 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.478ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.541    -2.478    clk
    SLICE_X38Y69         FDPE                                         r  rst_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDPE (Prop_fdpe_C_Q)         0.518    -1.960 f  rst_reg_replica_4/Q
                         net (fo=1, routed)           1.255    -0.705    rst_repN_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.609 f  rst_BUFG_inst/O
                         net (fo=2408, routed)        1.760     1.151    hci0/uart_blk/uart_rx_blk/SR[0]
    SLICE_X32Y59         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.433     2.919    hci0/uart_blk/uart_rx_blk/clk_out5
    SLICE_X32Y59         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[3]/C
                         clock pessimism             -0.498     2.421    
                         clock uncertainty           -0.062     2.359    
    SLICE_X32Y59         FDCE (Recov_fdce_C_CLR)     -0.405     1.954    hci0/uart_blk/uart_rx_blk/q_data_reg[3]
  -------------------------------------------------------------------
                         required time                          1.954    
                         arrival time                          -1.151    
  -------------------------------------------------------------------
                         slack                                  0.803    

Slack (MET) :             0.803ns  (required time - arrival time)
  Source:                 rst_reg_replica_4/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0 rise@5.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.629ns  (logic 0.614ns (16.919%)  route 3.015ns (83.081%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 2.919 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.478ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.541    -2.478    clk
    SLICE_X38Y69         FDPE                                         r  rst_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDPE (Prop_fdpe_C_Q)         0.518    -1.960 f  rst_reg_replica_4/Q
                         net (fo=1, routed)           1.255    -0.705    rst_repN_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.609 f  rst_BUFG_inst/O
                         net (fo=2408, routed)        1.760     1.151    hci0/uart_blk/uart_rx_blk/SR[0]
    SLICE_X32Y59         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.433     2.919    hci0/uart_blk/uart_rx_blk/clk_out5
    SLICE_X32Y59         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[4]/C
                         clock pessimism             -0.498     2.421    
                         clock uncertainty           -0.062     2.359    
    SLICE_X32Y59         FDCE (Recov_fdce_C_CLR)     -0.405     1.954    hci0/uart_blk/uart_rx_blk/q_data_reg[4]
  -------------------------------------------------------------------
                         required time                          1.954    
                         arrival time                          -1.151    
  -------------------------------------------------------------------
                         slack                                  0.803    

Slack (MET) :             0.803ns  (required time - arrival time)
  Source:                 rst_reg_replica_4/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0 rise@5.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.629ns  (logic 0.614ns (16.919%)  route 3.015ns (83.081%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 2.919 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.478ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.541    -2.478    clk
    SLICE_X38Y69         FDPE                                         r  rst_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDPE (Prop_fdpe_C_Q)         0.518    -1.960 f  rst_reg_replica_4/Q
                         net (fo=1, routed)           1.255    -0.705    rst_repN_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.609 f  rst_BUFG_inst/O
                         net (fo=2408, routed)        1.760     1.151    hci0/uart_blk/uart_rx_blk/SR[0]
    SLICE_X32Y59         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.433     2.919    hci0/uart_blk/uart_rx_blk/clk_out5
    SLICE_X32Y59         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[5]/C
                         clock pessimism             -0.498     2.421    
                         clock uncertainty           -0.062     2.359    
    SLICE_X32Y59         FDCE (Recov_fdce_C_CLR)     -0.405     1.954    hci0/uart_blk/uart_rx_blk/q_data_reg[5]
  -------------------------------------------------------------------
                         required time                          1.954    
                         arrival time                          -1.151    
  -------------------------------------------------------------------
                         slack                                  0.803    

Slack (MET) :             0.803ns  (required time - arrival time)
  Source:                 rst_reg_replica_4/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0 rise@5.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.629ns  (logic 0.614ns (16.919%)  route 3.015ns (83.081%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 2.919 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.478ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.541    -2.478    clk
    SLICE_X38Y69         FDPE                                         r  rst_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDPE (Prop_fdpe_C_Q)         0.518    -1.960 f  rst_reg_replica_4/Q
                         net (fo=1, routed)           1.255    -0.705    rst_repN_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.609 f  rst_BUFG_inst/O
                         net (fo=2408, routed)        1.760     1.151    hci0/uart_blk/uart_rx_blk/SR[0]
    SLICE_X32Y59         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.433     2.919    hci0/uart_blk/uart_rx_blk/clk_out5
    SLICE_X32Y59         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[6]/C
                         clock pessimism             -0.498     2.421    
                         clock uncertainty           -0.062     2.359    
    SLICE_X32Y59         FDCE (Recov_fdce_C_CLR)     -0.405     1.954    hci0/uart_blk/uart_rx_blk/q_data_reg[6]
  -------------------------------------------------------------------
                         required time                          1.954    
                         arrival time                          -1.151    
  -------------------------------------------------------------------
                         slack                                  0.803    

Slack (MET) :             0.807ns  (required time - arrival time)
  Source:                 rst_reg_replica_4/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/q_rx_parity_err_reg/CLR
                            (recovery check against rising-edge clock clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0 rise@5.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.626ns  (logic 0.614ns (16.934%)  route 3.012ns (83.066%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 2.920 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.478ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.541    -2.478    clk
    SLICE_X38Y69         FDPE                                         r  rst_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDPE (Prop_fdpe_C_Q)         0.518    -1.960 f  rst_reg_replica_4/Q
                         net (fo=1, routed)           1.255    -0.705    rst_repN_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.609 f  rst_BUFG_inst/O
                         net (fo=2408, routed)        1.757     1.148    hci0/uart_blk/SR[0]
    SLICE_X33Y58         FDCE                                         f  hci0/uart_blk/q_rx_parity_err_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.434     2.920    hci0/uart_blk/clk_out5
    SLICE_X33Y58         FDCE                                         r  hci0/uart_blk/q_rx_parity_err_reg/C
                         clock pessimism             -0.498     2.422    
                         clock uncertainty           -0.062     2.360    
    SLICE_X33Y58         FDCE (Recov_fdce_C_CLR)     -0.405     1.955    hci0/uart_blk/q_rx_parity_err_reg
  -------------------------------------------------------------------
                         required time                          1.955    
                         arrival time                          -1.148    
  -------------------------------------------------------------------
                         slack                                  0.807    

Slack (MET) :             0.807ns  (required time - arrival time)
  Source:                 rst_reg_replica_4/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_done_tick_reg/CLR
                            (recovery check against rising-edge clock clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0 rise@5.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.626ns  (logic 0.614ns (16.934%)  route 3.012ns (83.066%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 2.920 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.478ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.541    -2.478    clk
    SLICE_X38Y69         FDPE                                         r  rst_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDPE (Prop_fdpe_C_Q)         0.518    -1.960 f  rst_reg_replica_4/Q
                         net (fo=1, routed)           1.255    -0.705    rst_repN_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.609 f  rst_BUFG_inst/O
                         net (fo=2408, routed)        1.757     1.148    hci0/uart_blk/uart_rx_blk/SR[0]
    SLICE_X31Y58         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_done_tick_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.434     2.920    hci0/uart_blk/uart_rx_blk/clk_out5
    SLICE_X31Y58         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_done_tick_reg/C
                         clock pessimism             -0.498     2.422    
                         clock uncertainty           -0.062     2.360    
    SLICE_X31Y58         FDCE (Recov_fdce_C_CLR)     -0.405     1.955    hci0/uart_blk/uart_rx_blk/q_done_tick_reg
  -------------------------------------------------------------------
                         required time                          1.955    
                         arrival time                          -1.148    
  -------------------------------------------------------------------
                         slack                                  0.807    

Slack (MET) :             0.807ns  (required time - arrival time)
  Source:                 rst_reg_replica_4/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_parity_err_reg/CLR
                            (recovery check against rising-edge clock clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0 rise@5.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.626ns  (logic 0.614ns (16.934%)  route 3.012ns (83.066%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 2.920 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.478ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.541    -2.478    clk
    SLICE_X38Y69         FDPE                                         r  rst_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDPE (Prop_fdpe_C_Q)         0.518    -1.960 f  rst_reg_replica_4/Q
                         net (fo=1, routed)           1.255    -0.705    rst_repN_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.609 f  rst_BUFG_inst/O
                         net (fo=2408, routed)        1.757     1.148    hci0/uart_blk/uart_rx_blk/SR[0]
    SLICE_X31Y58         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_parity_err_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.434     2.920    hci0/uart_blk/uart_rx_blk/clk_out5
    SLICE_X31Y58         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_parity_err_reg/C
                         clock pessimism             -0.498     2.422    
                         clock uncertainty           -0.062     2.360    
    SLICE_X31Y58         FDCE (Recov_fdce_C_CLR)     -0.405     1.955    hci0/uart_blk/uart_rx_blk/q_parity_err_reg
  -------------------------------------------------------------------
                         required time                          1.955    
                         arrival time                          -1.148    
  -------------------------------------------------------------------
                         slack                                  0.807    

Slack (MET) :             0.807ns  (required time - arrival time)
  Source:                 rst_reg_replica_4/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0 rise@5.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.625ns  (logic 0.614ns (16.939%)  route 3.011ns (83.061%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 2.919 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.478ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.541    -2.478    clk
    SLICE_X38Y69         FDPE                                         r  rst_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDPE (Prop_fdpe_C_Q)         0.518    -1.960 f  rst_reg_replica_4/Q
                         net (fo=1, routed)           1.255    -0.705    rst_repN_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.609 f  rst_BUFG_inst/O
                         net (fo=2408, routed)        1.756     1.147    hci0/uart_blk/uart_rx_blk/SR[0]
    SLICE_X33Y59         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.433     2.919    hci0/uart_blk/uart_rx_blk/clk_out5
    SLICE_X33Y59         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/C
                         clock pessimism             -0.498     2.421    
                         clock uncertainty           -0.062     2.359    
    SLICE_X33Y59         FDCE (Recov_fdce_C_CLR)     -0.405     1.954    hci0/uart_blk/uart_rx_blk/q_data_reg[0]
  -------------------------------------------------------------------
                         required time                          1.954    
                         arrival time                          -1.147    
  -------------------------------------------------------------------
                         slack                                  0.807    

Slack (MET) :             0.807ns  (required time - arrival time)
  Source:                 rst_reg_replica_4/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0 rise@5.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.625ns  (logic 0.614ns (16.939%)  route 3.011ns (83.061%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 2.919 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.478ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.541    -2.478    clk
    SLICE_X38Y69         FDPE                                         r  rst_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDPE (Prop_fdpe_C_Q)         0.518    -1.960 f  rst_reg_replica_4/Q
                         net (fo=1, routed)           1.255    -0.705    rst_repN_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.609 f  rst_BUFG_inst/O
                         net (fo=2408, routed)        1.756     1.147    hci0/uart_blk/uart_rx_blk/SR[0]
    SLICE_X33Y59         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.433     2.919    hci0/uart_blk/uart_rx_blk/clk_out5
    SLICE_X33Y59         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[1]/C
                         clock pessimism             -0.498     2.421    
                         clock uncertainty           -0.062     2.359    
    SLICE_X33Y59         FDCE (Recov_fdce_C_CLR)     -0.405     1.954    hci0/uart_blk/uart_rx_blk/q_data_reg[1]
  -------------------------------------------------------------------
                         required time                          1.954    
                         arrival time                          -1.147    
  -------------------------------------------------------------------
                         slack                                  0.807    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.096ns  (arrival time - required time)
  Source:                 rst_reg_replica_4/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.301ns  (logic 0.190ns (14.604%)  route 1.111ns (85.396%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.553    -0.576    clk
    SLICE_X38Y69         FDPE                                         r  rst_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDPE (Prop_fdpe_C_Q)         0.164    -0.412 f  rst_reg_replica_4/Q
                         net (fo=1, routed)           0.489     0.077    rst_repN_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.103 f  rst_BUFG_inst/O
                         net (fo=2408, routed)        0.622     0.725    hci0/uart_blk/uart_rx_blk/SR[0]
    SLICE_X30Y56         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.829    -0.339    hci0/uart_blk/uart_rx_blk/clk_out5
    SLICE_X30Y56         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[0]/C
                         clock pessimism              0.034    -0.304    
    SLICE_X30Y56         FDCE (Remov_fdce_C_CLR)     -0.067    -0.371    hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                           0.725    
  -------------------------------------------------------------------
                         slack                                  1.096    

Slack (MET) :             1.096ns  (arrival time - required time)
  Source:                 rst_reg_replica_4/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.301ns  (logic 0.190ns (14.604%)  route 1.111ns (85.396%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.553    -0.576    clk
    SLICE_X38Y69         FDPE                                         r  rst_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDPE (Prop_fdpe_C_Q)         0.164    -0.412 f  rst_reg_replica_4/Q
                         net (fo=1, routed)           0.489     0.077    rst_repN_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.103 f  rst_BUFG_inst/O
                         net (fo=2408, routed)        0.622     0.725    hci0/uart_blk/uart_rx_blk/SR[0]
    SLICE_X30Y56         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.829    -0.339    hci0/uart_blk/uart_rx_blk/clk_out5
    SLICE_X30Y56         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[1]/C
                         clock pessimism              0.034    -0.304    
    SLICE_X30Y56         FDCE (Remov_fdce_C_CLR)     -0.067    -0.371    hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                           0.725    
  -------------------------------------------------------------------
                         slack                                  1.096    

Slack (MET) :             1.096ns  (arrival time - required time)
  Source:                 rst_reg_replica_4/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.300ns  (logic 0.190ns (14.616%)  route 1.110ns (85.384%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.553    -0.576    clk
    SLICE_X38Y69         FDPE                                         r  rst_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDPE (Prop_fdpe_C_Q)         0.164    -0.412 f  rst_reg_replica_4/Q
                         net (fo=1, routed)           0.489     0.077    rst_repN_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.103 f  rst_BUFG_inst/O
                         net (fo=2408, routed)        0.621     0.724    hci0/uart_blk/uart_rx_blk/SR[0]
    SLICE_X30Y57         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.828    -0.340    hci0/uart_blk/uart_rx_blk/clk_out5
    SLICE_X30Y57         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[3]/C
                         clock pessimism              0.034    -0.305    
    SLICE_X30Y57         FDCE (Remov_fdce_C_CLR)     -0.067    -0.372    hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                           0.724    
  -------------------------------------------------------------------
                         slack                                  1.096    

Slack (MET) :             1.107ns  (arrival time - required time)
  Source:                 rst_reg_replica_4/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.310ns  (logic 0.190ns (14.499%)  route 1.120ns (85.501%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.553    -0.576    clk
    SLICE_X38Y69         FDPE                                         r  rst_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDPE (Prop_fdpe_C_Q)         0.164    -0.412 f  rst_reg_replica_4/Q
                         net (fo=1, routed)           0.489     0.077    rst_repN_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.103 f  rst_BUFG_inst/O
                         net (fo=2408, routed)        0.632     0.734    hci0/uart_blk/uart_rx_blk/SR[0]
    SLICE_X30Y58         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.828    -0.340    hci0/uart_blk/uart_rx_blk/clk_out5
    SLICE_X30Y58         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_state_reg[1]/C
                         clock pessimism              0.034    -0.305    
    SLICE_X30Y58         FDCE (Remov_fdce_C_CLR)     -0.067    -0.372    hci0/uart_blk/uart_rx_blk/q_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                           0.734    
  -------------------------------------------------------------------
                         slack                                  1.107    

Slack (MET) :             1.107ns  (arrival time - required time)
  Source:                 rst_reg_replica_4/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.310ns  (logic 0.190ns (14.499%)  route 1.120ns (85.501%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.553    -0.576    clk
    SLICE_X38Y69         FDPE                                         r  rst_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDPE (Prop_fdpe_C_Q)         0.164    -0.412 f  rst_reg_replica_4/Q
                         net (fo=1, routed)           0.489     0.077    rst_repN_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.103 f  rst_BUFG_inst/O
                         net (fo=2408, routed)        0.632     0.734    hci0/uart_blk/uart_rx_blk/SR[0]
    SLICE_X30Y58         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.828    -0.340    hci0/uart_blk/uart_rx_blk/clk_out5
    SLICE_X30Y58         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_state_reg[2]/C
                         clock pessimism              0.034    -0.305    
    SLICE_X30Y58         FDCE (Remov_fdce_C_CLR)     -0.067    -0.372    hci0/uart_blk/uart_rx_blk/q_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                           0.734    
  -------------------------------------------------------------------
                         slack                                  1.107    

Slack (MET) :             1.107ns  (arrival time - required time)
  Source:                 rst_reg_replica_4/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_state_reg[3]/CLR
                            (removal check against rising-edge clock clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.310ns  (logic 0.190ns (14.499%)  route 1.120ns (85.501%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.553    -0.576    clk
    SLICE_X38Y69         FDPE                                         r  rst_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDPE (Prop_fdpe_C_Q)         0.164    -0.412 f  rst_reg_replica_4/Q
                         net (fo=1, routed)           0.489     0.077    rst_repN_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.103 f  rst_BUFG_inst/O
                         net (fo=2408, routed)        0.632     0.734    hci0/uart_blk/uart_rx_blk/SR[0]
    SLICE_X30Y58         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.828    -0.340    hci0/uart_blk/uart_rx_blk/clk_out5
    SLICE_X30Y58         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_state_reg[3]/C
                         clock pessimism              0.034    -0.305    
    SLICE_X30Y58         FDCE (Remov_fdce_C_CLR)     -0.067    -0.372    hci0/uart_blk/uart_rx_blk/q_state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                           0.734    
  -------------------------------------------------------------------
                         slack                                  1.107    

Slack (MET) :             1.107ns  (arrival time - required time)
  Source:                 rst_reg_replica_4/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_state_reg[4]/CLR
                            (removal check against rising-edge clock clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.310ns  (logic 0.190ns (14.499%)  route 1.120ns (85.501%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.553    -0.576    clk
    SLICE_X38Y69         FDPE                                         r  rst_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDPE (Prop_fdpe_C_Q)         0.164    -0.412 f  rst_reg_replica_4/Q
                         net (fo=1, routed)           0.489     0.077    rst_repN_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.103 f  rst_BUFG_inst/O
                         net (fo=2408, routed)        0.632     0.734    hci0/uart_blk/uart_rx_blk/SR[0]
    SLICE_X30Y58         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.828    -0.340    hci0/uart_blk/uart_rx_blk/clk_out5
    SLICE_X30Y58         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_state_reg[4]/C
                         clock pessimism              0.034    -0.305    
    SLICE_X30Y58         FDCE (Remov_fdce_C_CLR)     -0.067    -0.372    hci0/uart_blk/uart_rx_blk/q_state_reg[4]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                           0.734    
  -------------------------------------------------------------------
                         slack                                  1.107    

Slack (MET) :             1.111ns  (arrival time - required time)
  Source:                 rst_reg_replica_4/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_state_reg[0]/PRE
                            (removal check against rising-edge clock clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.310ns  (logic 0.190ns (14.499%)  route 1.120ns (85.501%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.553    -0.576    clk
    SLICE_X38Y69         FDPE                                         r  rst_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDPE (Prop_fdpe_C_Q)         0.164    -0.412 f  rst_reg_replica_4/Q
                         net (fo=1, routed)           0.489     0.077    rst_repN_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.103 f  rst_BUFG_inst/O
                         net (fo=2408, routed)        0.632     0.734    hci0/uart_blk/uart_rx_blk/SR[0]
    SLICE_X30Y58         FDPE                                         f  hci0/uart_blk/uart_rx_blk/q_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.828    -0.340    hci0/uart_blk/uart_rx_blk/clk_out5
    SLICE_X30Y58         FDPE                                         r  hci0/uart_blk/uart_rx_blk/q_state_reg[0]/C
                         clock pessimism              0.034    -0.305    
    SLICE_X30Y58         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.376    hci0/uart_blk/uart_rx_blk/q_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                           0.734    
  -------------------------------------------------------------------
                         slack                                  1.111    

Slack (MET) :             1.115ns  (arrival time - required time)
  Source:                 rst_reg_replica_4/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]/CLR
                            (removal check against rising-edge clock clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.304ns  (logic 0.190ns (14.572%)  route 1.114ns (85.428%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.553    -0.576    clk
    SLICE_X38Y69         FDPE                                         r  rst_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDPE (Prop_fdpe_C_Q)         0.164    -0.412 f  rst_reg_replica_4/Q
                         net (fo=1, routed)           0.489     0.077    rst_repN_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.103 f  rst_BUFG_inst/O
                         net (fo=2408, routed)        0.625     0.728    hci0/uart_blk/uart_baud_clk_blk/SR[0]
    SLICE_X41Y47         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.834    -0.335    hci0/uart_blk/uart_baud_clk_blk/clk_out5
    SLICE_X41Y47         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]/C
                         clock pessimism              0.039    -0.295    
    SLICE_X41Y47         FDCE (Remov_fdce_C_CLR)     -0.092    -0.387    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                           0.728    
  -------------------------------------------------------------------
                         slack                                  1.115    

Slack (MET) :             1.115ns  (arrival time - required time)
  Source:                 rst_reg_replica_4/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]/CLR
                            (removal check against rising-edge clock clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.304ns  (logic 0.190ns (14.572%)  route 1.114ns (85.428%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.553    -0.576    clk
    SLICE_X38Y69         FDPE                                         r  rst_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDPE (Prop_fdpe_C_Q)         0.164    -0.412 f  rst_reg_replica_4/Q
                         net (fo=1, routed)           0.489     0.077    rst_repN_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.103 f  rst_BUFG_inst/O
                         net (fo=2408, routed)        0.625     0.728    hci0/uart_blk/uart_baud_clk_blk/SR[0]
    SLICE_X41Y48         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.834    -0.335    hci0/uart_blk/uart_baud_clk_blk/clk_out5
    SLICE_X41Y48         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]/C
                         clock pessimism              0.039    -0.295    
    SLICE_X41Y48         FDCE (Remov_fdce_C_CLR)     -0.092    -0.387    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                           0.728    
  -------------------------------------------------------------------
                         slack                                  1.115    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out5_clk_wiz_0_1
  To Clock:  clk_out5_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.803ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.034ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.803ns  (required time - arrival time)
  Source:                 rst_reg_replica_4/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0 rise@5.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.630ns  (logic 0.614ns (16.914%)  route 3.016ns (83.086%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 2.920 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.478ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.541    -2.478    clk
    SLICE_X38Y69         FDPE                                         r  rst_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDPE (Prop_fdpe_C_Q)         0.518    -1.960 f  rst_reg_replica_4/Q
                         net (fo=1, routed)           1.255    -0.705    rst_repN_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.609 f  rst_BUFG_inst/O
                         net (fo=2408, routed)        1.761     1.152    hci0/uart_blk/uart_rx_blk/SR[0]
    SLICE_X32Y58         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.434     2.920    hci0/uart_blk/uart_rx_blk/clk_out5
    SLICE_X32Y58         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[7]/C
                         clock pessimism             -0.498     2.422    
                         clock uncertainty           -0.062     2.360    
    SLICE_X32Y58         FDCE (Recov_fdce_C_CLR)     -0.405     1.955    hci0/uart_blk/uart_rx_blk/q_data_reg[7]
  -------------------------------------------------------------------
                         required time                          1.955    
                         arrival time                          -1.152    
  -------------------------------------------------------------------
                         slack                                  0.803    

Slack (MET) :             0.803ns  (required time - arrival time)
  Source:                 rst_reg_replica_4/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0 rise@5.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.629ns  (logic 0.614ns (16.919%)  route 3.015ns (83.081%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 2.919 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.478ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.541    -2.478    clk
    SLICE_X38Y69         FDPE                                         r  rst_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDPE (Prop_fdpe_C_Q)         0.518    -1.960 f  rst_reg_replica_4/Q
                         net (fo=1, routed)           1.255    -0.705    rst_repN_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.609 f  rst_BUFG_inst/O
                         net (fo=2408, routed)        1.760     1.151    hci0/uart_blk/uart_rx_blk/SR[0]
    SLICE_X32Y59         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.433     2.919    hci0/uart_blk/uart_rx_blk/clk_out5
    SLICE_X32Y59         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[3]/C
                         clock pessimism             -0.498     2.421    
                         clock uncertainty           -0.062     2.359    
    SLICE_X32Y59         FDCE (Recov_fdce_C_CLR)     -0.405     1.954    hci0/uart_blk/uart_rx_blk/q_data_reg[3]
  -------------------------------------------------------------------
                         required time                          1.954    
                         arrival time                          -1.151    
  -------------------------------------------------------------------
                         slack                                  0.803    

Slack (MET) :             0.803ns  (required time - arrival time)
  Source:                 rst_reg_replica_4/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0 rise@5.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.629ns  (logic 0.614ns (16.919%)  route 3.015ns (83.081%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 2.919 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.478ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.541    -2.478    clk
    SLICE_X38Y69         FDPE                                         r  rst_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDPE (Prop_fdpe_C_Q)         0.518    -1.960 f  rst_reg_replica_4/Q
                         net (fo=1, routed)           1.255    -0.705    rst_repN_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.609 f  rst_BUFG_inst/O
                         net (fo=2408, routed)        1.760     1.151    hci0/uart_blk/uart_rx_blk/SR[0]
    SLICE_X32Y59         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.433     2.919    hci0/uart_blk/uart_rx_blk/clk_out5
    SLICE_X32Y59         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[4]/C
                         clock pessimism             -0.498     2.421    
                         clock uncertainty           -0.062     2.359    
    SLICE_X32Y59         FDCE (Recov_fdce_C_CLR)     -0.405     1.954    hci0/uart_blk/uart_rx_blk/q_data_reg[4]
  -------------------------------------------------------------------
                         required time                          1.954    
                         arrival time                          -1.151    
  -------------------------------------------------------------------
                         slack                                  0.803    

Slack (MET) :             0.803ns  (required time - arrival time)
  Source:                 rst_reg_replica_4/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0 rise@5.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.629ns  (logic 0.614ns (16.919%)  route 3.015ns (83.081%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 2.919 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.478ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.541    -2.478    clk
    SLICE_X38Y69         FDPE                                         r  rst_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDPE (Prop_fdpe_C_Q)         0.518    -1.960 f  rst_reg_replica_4/Q
                         net (fo=1, routed)           1.255    -0.705    rst_repN_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.609 f  rst_BUFG_inst/O
                         net (fo=2408, routed)        1.760     1.151    hci0/uart_blk/uart_rx_blk/SR[0]
    SLICE_X32Y59         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.433     2.919    hci0/uart_blk/uart_rx_blk/clk_out5
    SLICE_X32Y59         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[5]/C
                         clock pessimism             -0.498     2.421    
                         clock uncertainty           -0.062     2.359    
    SLICE_X32Y59         FDCE (Recov_fdce_C_CLR)     -0.405     1.954    hci0/uart_blk/uart_rx_blk/q_data_reg[5]
  -------------------------------------------------------------------
                         required time                          1.954    
                         arrival time                          -1.151    
  -------------------------------------------------------------------
                         slack                                  0.803    

Slack (MET) :             0.803ns  (required time - arrival time)
  Source:                 rst_reg_replica_4/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0 rise@5.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.629ns  (logic 0.614ns (16.919%)  route 3.015ns (83.081%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 2.919 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.478ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.541    -2.478    clk
    SLICE_X38Y69         FDPE                                         r  rst_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDPE (Prop_fdpe_C_Q)         0.518    -1.960 f  rst_reg_replica_4/Q
                         net (fo=1, routed)           1.255    -0.705    rst_repN_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.609 f  rst_BUFG_inst/O
                         net (fo=2408, routed)        1.760     1.151    hci0/uart_blk/uart_rx_blk/SR[0]
    SLICE_X32Y59         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.433     2.919    hci0/uart_blk/uart_rx_blk/clk_out5
    SLICE_X32Y59         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[6]/C
                         clock pessimism             -0.498     2.421    
                         clock uncertainty           -0.062     2.359    
    SLICE_X32Y59         FDCE (Recov_fdce_C_CLR)     -0.405     1.954    hci0/uart_blk/uart_rx_blk/q_data_reg[6]
  -------------------------------------------------------------------
                         required time                          1.954    
                         arrival time                          -1.151    
  -------------------------------------------------------------------
                         slack                                  0.803    

Slack (MET) :             0.807ns  (required time - arrival time)
  Source:                 rst_reg_replica_4/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/q_rx_parity_err_reg/CLR
                            (recovery check against rising-edge clock clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0 rise@5.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.626ns  (logic 0.614ns (16.934%)  route 3.012ns (83.066%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 2.920 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.478ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.541    -2.478    clk
    SLICE_X38Y69         FDPE                                         r  rst_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDPE (Prop_fdpe_C_Q)         0.518    -1.960 f  rst_reg_replica_4/Q
                         net (fo=1, routed)           1.255    -0.705    rst_repN_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.609 f  rst_BUFG_inst/O
                         net (fo=2408, routed)        1.757     1.148    hci0/uart_blk/SR[0]
    SLICE_X33Y58         FDCE                                         f  hci0/uart_blk/q_rx_parity_err_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.434     2.920    hci0/uart_blk/clk_out5
    SLICE_X33Y58         FDCE                                         r  hci0/uart_blk/q_rx_parity_err_reg/C
                         clock pessimism             -0.498     2.422    
                         clock uncertainty           -0.062     2.360    
    SLICE_X33Y58         FDCE (Recov_fdce_C_CLR)     -0.405     1.955    hci0/uart_blk/q_rx_parity_err_reg
  -------------------------------------------------------------------
                         required time                          1.955    
                         arrival time                          -1.148    
  -------------------------------------------------------------------
                         slack                                  0.807    

Slack (MET) :             0.807ns  (required time - arrival time)
  Source:                 rst_reg_replica_4/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_done_tick_reg/CLR
                            (recovery check against rising-edge clock clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0 rise@5.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.626ns  (logic 0.614ns (16.934%)  route 3.012ns (83.066%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 2.920 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.478ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.541    -2.478    clk
    SLICE_X38Y69         FDPE                                         r  rst_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDPE (Prop_fdpe_C_Q)         0.518    -1.960 f  rst_reg_replica_4/Q
                         net (fo=1, routed)           1.255    -0.705    rst_repN_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.609 f  rst_BUFG_inst/O
                         net (fo=2408, routed)        1.757     1.148    hci0/uart_blk/uart_rx_blk/SR[0]
    SLICE_X31Y58         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_done_tick_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.434     2.920    hci0/uart_blk/uart_rx_blk/clk_out5
    SLICE_X31Y58         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_done_tick_reg/C
                         clock pessimism             -0.498     2.422    
                         clock uncertainty           -0.062     2.360    
    SLICE_X31Y58         FDCE (Recov_fdce_C_CLR)     -0.405     1.955    hci0/uart_blk/uart_rx_blk/q_done_tick_reg
  -------------------------------------------------------------------
                         required time                          1.955    
                         arrival time                          -1.148    
  -------------------------------------------------------------------
                         slack                                  0.807    

Slack (MET) :             0.807ns  (required time - arrival time)
  Source:                 rst_reg_replica_4/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_parity_err_reg/CLR
                            (recovery check against rising-edge clock clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0 rise@5.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.626ns  (logic 0.614ns (16.934%)  route 3.012ns (83.066%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 2.920 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.478ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.541    -2.478    clk
    SLICE_X38Y69         FDPE                                         r  rst_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDPE (Prop_fdpe_C_Q)         0.518    -1.960 f  rst_reg_replica_4/Q
                         net (fo=1, routed)           1.255    -0.705    rst_repN_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.609 f  rst_BUFG_inst/O
                         net (fo=2408, routed)        1.757     1.148    hci0/uart_blk/uart_rx_blk/SR[0]
    SLICE_X31Y58         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_parity_err_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.434     2.920    hci0/uart_blk/uart_rx_blk/clk_out5
    SLICE_X31Y58         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_parity_err_reg/C
                         clock pessimism             -0.498     2.422    
                         clock uncertainty           -0.062     2.360    
    SLICE_X31Y58         FDCE (Recov_fdce_C_CLR)     -0.405     1.955    hci0/uart_blk/uart_rx_blk/q_parity_err_reg
  -------------------------------------------------------------------
                         required time                          1.955    
                         arrival time                          -1.148    
  -------------------------------------------------------------------
                         slack                                  0.807    

Slack (MET) :             0.807ns  (required time - arrival time)
  Source:                 rst_reg_replica_4/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0 rise@5.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.625ns  (logic 0.614ns (16.939%)  route 3.011ns (83.061%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 2.919 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.478ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.541    -2.478    clk
    SLICE_X38Y69         FDPE                                         r  rst_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDPE (Prop_fdpe_C_Q)         0.518    -1.960 f  rst_reg_replica_4/Q
                         net (fo=1, routed)           1.255    -0.705    rst_repN_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.609 f  rst_BUFG_inst/O
                         net (fo=2408, routed)        1.756     1.147    hci0/uart_blk/uart_rx_blk/SR[0]
    SLICE_X33Y59         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.433     2.919    hci0/uart_blk/uart_rx_blk/clk_out5
    SLICE_X33Y59         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/C
                         clock pessimism             -0.498     2.421    
                         clock uncertainty           -0.062     2.359    
    SLICE_X33Y59         FDCE (Recov_fdce_C_CLR)     -0.405     1.954    hci0/uart_blk/uart_rx_blk/q_data_reg[0]
  -------------------------------------------------------------------
                         required time                          1.954    
                         arrival time                          -1.147    
  -------------------------------------------------------------------
                         slack                                  0.807    

Slack (MET) :             0.807ns  (required time - arrival time)
  Source:                 rst_reg_replica_4/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0 rise@5.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.625ns  (logic 0.614ns (16.939%)  route 3.011ns (83.061%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 2.919 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.478ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.541    -2.478    clk
    SLICE_X38Y69         FDPE                                         r  rst_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDPE (Prop_fdpe_C_Q)         0.518    -1.960 f  rst_reg_replica_4/Q
                         net (fo=1, routed)           1.255    -0.705    rst_repN_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.609 f  rst_BUFG_inst/O
                         net (fo=2408, routed)        1.756     1.147    hci0/uart_blk/uart_rx_blk/SR[0]
    SLICE_X33Y59         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.433     2.919    hci0/uart_blk/uart_rx_blk/clk_out5
    SLICE_X33Y59         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[1]/C
                         clock pessimism             -0.498     2.421    
                         clock uncertainty           -0.062     2.359    
    SLICE_X33Y59         FDCE (Recov_fdce_C_CLR)     -0.405     1.954    hci0/uart_blk/uart_rx_blk/q_data_reg[1]
  -------------------------------------------------------------------
                         required time                          1.954    
                         arrival time                          -1.147    
  -------------------------------------------------------------------
                         slack                                  0.807    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.034ns  (arrival time - required time)
  Source:                 rst_reg_replica_4/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.301ns  (logic 0.190ns (14.604%)  route 1.111ns (85.396%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.553    -0.576    clk
    SLICE_X38Y69         FDPE                                         r  rst_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDPE (Prop_fdpe_C_Q)         0.164    -0.412 f  rst_reg_replica_4/Q
                         net (fo=1, routed)           0.489     0.077    rst_repN_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.103 f  rst_BUFG_inst/O
                         net (fo=2408, routed)        0.622     0.725    hci0/uart_blk/uart_rx_blk/SR[0]
    SLICE_X30Y56         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.829    -0.339    hci0/uart_blk/uart_rx_blk/clk_out5
    SLICE_X30Y56         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[0]/C
                         clock pessimism              0.034    -0.304    
                         clock uncertainty            0.062    -0.242    
    SLICE_X30Y56         FDCE (Remov_fdce_C_CLR)     -0.067    -0.309    hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                           0.725    
  -------------------------------------------------------------------
                         slack                                  1.034    

Slack (MET) :             1.034ns  (arrival time - required time)
  Source:                 rst_reg_replica_4/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.301ns  (logic 0.190ns (14.604%)  route 1.111ns (85.396%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.553    -0.576    clk
    SLICE_X38Y69         FDPE                                         r  rst_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDPE (Prop_fdpe_C_Q)         0.164    -0.412 f  rst_reg_replica_4/Q
                         net (fo=1, routed)           0.489     0.077    rst_repN_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.103 f  rst_BUFG_inst/O
                         net (fo=2408, routed)        0.622     0.725    hci0/uart_blk/uart_rx_blk/SR[0]
    SLICE_X30Y56         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.829    -0.339    hci0/uart_blk/uart_rx_blk/clk_out5
    SLICE_X30Y56         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[1]/C
                         clock pessimism              0.034    -0.304    
                         clock uncertainty            0.062    -0.242    
    SLICE_X30Y56         FDCE (Remov_fdce_C_CLR)     -0.067    -0.309    hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                           0.725    
  -------------------------------------------------------------------
                         slack                                  1.034    

Slack (MET) :             1.034ns  (arrival time - required time)
  Source:                 rst_reg_replica_4/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.300ns  (logic 0.190ns (14.616%)  route 1.110ns (85.384%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.553    -0.576    clk
    SLICE_X38Y69         FDPE                                         r  rst_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDPE (Prop_fdpe_C_Q)         0.164    -0.412 f  rst_reg_replica_4/Q
                         net (fo=1, routed)           0.489     0.077    rst_repN_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.103 f  rst_BUFG_inst/O
                         net (fo=2408, routed)        0.621     0.724    hci0/uart_blk/uart_rx_blk/SR[0]
    SLICE_X30Y57         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.828    -0.340    hci0/uart_blk/uart_rx_blk/clk_out5
    SLICE_X30Y57         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[3]/C
                         clock pessimism              0.034    -0.305    
                         clock uncertainty            0.062    -0.243    
    SLICE_X30Y57         FDCE (Remov_fdce_C_CLR)     -0.067    -0.310    hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                           0.724    
  -------------------------------------------------------------------
                         slack                                  1.034    

Slack (MET) :             1.045ns  (arrival time - required time)
  Source:                 rst_reg_replica_4/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.310ns  (logic 0.190ns (14.499%)  route 1.120ns (85.501%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.553    -0.576    clk
    SLICE_X38Y69         FDPE                                         r  rst_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDPE (Prop_fdpe_C_Q)         0.164    -0.412 f  rst_reg_replica_4/Q
                         net (fo=1, routed)           0.489     0.077    rst_repN_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.103 f  rst_BUFG_inst/O
                         net (fo=2408, routed)        0.632     0.734    hci0/uart_blk/uart_rx_blk/SR[0]
    SLICE_X30Y58         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.828    -0.340    hci0/uart_blk/uart_rx_blk/clk_out5
    SLICE_X30Y58         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_state_reg[1]/C
                         clock pessimism              0.034    -0.305    
                         clock uncertainty            0.062    -0.243    
    SLICE_X30Y58         FDCE (Remov_fdce_C_CLR)     -0.067    -0.310    hci0/uart_blk/uart_rx_blk/q_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                           0.734    
  -------------------------------------------------------------------
                         slack                                  1.045    

Slack (MET) :             1.045ns  (arrival time - required time)
  Source:                 rst_reg_replica_4/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.310ns  (logic 0.190ns (14.499%)  route 1.120ns (85.501%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.553    -0.576    clk
    SLICE_X38Y69         FDPE                                         r  rst_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDPE (Prop_fdpe_C_Q)         0.164    -0.412 f  rst_reg_replica_4/Q
                         net (fo=1, routed)           0.489     0.077    rst_repN_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.103 f  rst_BUFG_inst/O
                         net (fo=2408, routed)        0.632     0.734    hci0/uart_blk/uart_rx_blk/SR[0]
    SLICE_X30Y58         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.828    -0.340    hci0/uart_blk/uart_rx_blk/clk_out5
    SLICE_X30Y58         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_state_reg[2]/C
                         clock pessimism              0.034    -0.305    
                         clock uncertainty            0.062    -0.243    
    SLICE_X30Y58         FDCE (Remov_fdce_C_CLR)     -0.067    -0.310    hci0/uart_blk/uart_rx_blk/q_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                           0.734    
  -------------------------------------------------------------------
                         slack                                  1.045    

Slack (MET) :             1.045ns  (arrival time - required time)
  Source:                 rst_reg_replica_4/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_state_reg[3]/CLR
                            (removal check against rising-edge clock clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.310ns  (logic 0.190ns (14.499%)  route 1.120ns (85.501%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.553    -0.576    clk
    SLICE_X38Y69         FDPE                                         r  rst_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDPE (Prop_fdpe_C_Q)         0.164    -0.412 f  rst_reg_replica_4/Q
                         net (fo=1, routed)           0.489     0.077    rst_repN_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.103 f  rst_BUFG_inst/O
                         net (fo=2408, routed)        0.632     0.734    hci0/uart_blk/uart_rx_blk/SR[0]
    SLICE_X30Y58         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.828    -0.340    hci0/uart_blk/uart_rx_blk/clk_out5
    SLICE_X30Y58         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_state_reg[3]/C
                         clock pessimism              0.034    -0.305    
                         clock uncertainty            0.062    -0.243    
    SLICE_X30Y58         FDCE (Remov_fdce_C_CLR)     -0.067    -0.310    hci0/uart_blk/uart_rx_blk/q_state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                           0.734    
  -------------------------------------------------------------------
                         slack                                  1.045    

Slack (MET) :             1.045ns  (arrival time - required time)
  Source:                 rst_reg_replica_4/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_state_reg[4]/CLR
                            (removal check against rising-edge clock clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.310ns  (logic 0.190ns (14.499%)  route 1.120ns (85.501%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.553    -0.576    clk
    SLICE_X38Y69         FDPE                                         r  rst_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDPE (Prop_fdpe_C_Q)         0.164    -0.412 f  rst_reg_replica_4/Q
                         net (fo=1, routed)           0.489     0.077    rst_repN_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.103 f  rst_BUFG_inst/O
                         net (fo=2408, routed)        0.632     0.734    hci0/uart_blk/uart_rx_blk/SR[0]
    SLICE_X30Y58         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.828    -0.340    hci0/uart_blk/uart_rx_blk/clk_out5
    SLICE_X30Y58         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_state_reg[4]/C
                         clock pessimism              0.034    -0.305    
                         clock uncertainty            0.062    -0.243    
    SLICE_X30Y58         FDCE (Remov_fdce_C_CLR)     -0.067    -0.310    hci0/uart_blk/uart_rx_blk/q_state_reg[4]
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                           0.734    
  -------------------------------------------------------------------
                         slack                                  1.045    

Slack (MET) :             1.049ns  (arrival time - required time)
  Source:                 rst_reg_replica_4/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_state_reg[0]/PRE
                            (removal check against rising-edge clock clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.310ns  (logic 0.190ns (14.499%)  route 1.120ns (85.501%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.553    -0.576    clk
    SLICE_X38Y69         FDPE                                         r  rst_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDPE (Prop_fdpe_C_Q)         0.164    -0.412 f  rst_reg_replica_4/Q
                         net (fo=1, routed)           0.489     0.077    rst_repN_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.103 f  rst_BUFG_inst/O
                         net (fo=2408, routed)        0.632     0.734    hci0/uart_blk/uart_rx_blk/SR[0]
    SLICE_X30Y58         FDPE                                         f  hci0/uart_blk/uart_rx_blk/q_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.828    -0.340    hci0/uart_blk/uart_rx_blk/clk_out5
    SLICE_X30Y58         FDPE                                         r  hci0/uart_blk/uart_rx_blk/q_state_reg[0]/C
                         clock pessimism              0.034    -0.305    
                         clock uncertainty            0.062    -0.243    
    SLICE_X30Y58         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.314    hci0/uart_blk/uart_rx_blk/q_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                           0.734    
  -------------------------------------------------------------------
                         slack                                  1.049    

Slack (MET) :             1.053ns  (arrival time - required time)
  Source:                 rst_reg_replica_4/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]/CLR
                            (removal check against rising-edge clock clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.304ns  (logic 0.190ns (14.572%)  route 1.114ns (85.428%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.039ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.553    -0.576    clk
    SLICE_X38Y69         FDPE                                         r  rst_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDPE (Prop_fdpe_C_Q)         0.164    -0.412 f  rst_reg_replica_4/Q
                         net (fo=1, routed)           0.489     0.077    rst_repN_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.103 f  rst_BUFG_inst/O
                         net (fo=2408, routed)        0.625     0.728    hci0/uart_blk/uart_baud_clk_blk/SR[0]
    SLICE_X41Y47         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.834    -0.335    hci0/uart_blk/uart_baud_clk_blk/clk_out5
    SLICE_X41Y47         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]/C
                         clock pessimism              0.039    -0.295    
                         clock uncertainty            0.062    -0.233    
    SLICE_X41Y47         FDCE (Remov_fdce_C_CLR)     -0.092    -0.325    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                           0.728    
  -------------------------------------------------------------------
                         slack                                  1.053    

Slack (MET) :             1.053ns  (arrival time - required time)
  Source:                 rst_reg_replica_4/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]/CLR
                            (removal check against rising-edge clock clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.304ns  (logic 0.190ns (14.572%)  route 1.114ns (85.428%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.039ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.553    -0.576    clk
    SLICE_X38Y69         FDPE                                         r  rst_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDPE (Prop_fdpe_C_Q)         0.164    -0.412 f  rst_reg_replica_4/Q
                         net (fo=1, routed)           0.489     0.077    rst_repN_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.103 f  rst_BUFG_inst/O
                         net (fo=2408, routed)        0.625     0.728    hci0/uart_blk/uart_baud_clk_blk/SR[0]
    SLICE_X41Y48         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.834    -0.335    hci0/uart_blk/uart_baud_clk_blk/clk_out5
    SLICE_X41Y48         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]/C
                         clock pessimism              0.039    -0.295    
                         clock uncertainty            0.062    -0.233    
    SLICE_X41Y48         FDCE (Remov_fdce_C_CLR)     -0.092    -0.325    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                           0.728    
  -------------------------------------------------------------------
                         slack                                  1.053    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out5_clk_wiz_0
  To Clock:  clk_out5_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.803ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.034ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.803ns  (required time - arrival time)
  Source:                 rst_reg_replica_4/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0_1 rise@5.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.630ns  (logic 0.614ns (16.914%)  route 3.016ns (83.086%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 2.920 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.478ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.541    -2.478    clk
    SLICE_X38Y69         FDPE                                         r  rst_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDPE (Prop_fdpe_C_Q)         0.518    -1.960 f  rst_reg_replica_4/Q
                         net (fo=1, routed)           1.255    -0.705    rst_repN_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.609 f  rst_BUFG_inst/O
                         net (fo=2408, routed)        1.761     1.152    hci0/uart_blk/uart_rx_blk/SR[0]
    SLICE_X32Y58         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.434     2.920    hci0/uart_blk/uart_rx_blk/clk_out5
    SLICE_X32Y58         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[7]/C
                         clock pessimism             -0.498     2.422    
                         clock uncertainty           -0.062     2.360    
    SLICE_X32Y58         FDCE (Recov_fdce_C_CLR)     -0.405     1.955    hci0/uart_blk/uart_rx_blk/q_data_reg[7]
  -------------------------------------------------------------------
                         required time                          1.955    
                         arrival time                          -1.152    
  -------------------------------------------------------------------
                         slack                                  0.803    

Slack (MET) :             0.803ns  (required time - arrival time)
  Source:                 rst_reg_replica_4/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0_1 rise@5.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.629ns  (logic 0.614ns (16.919%)  route 3.015ns (83.081%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 2.919 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.478ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.541    -2.478    clk
    SLICE_X38Y69         FDPE                                         r  rst_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDPE (Prop_fdpe_C_Q)         0.518    -1.960 f  rst_reg_replica_4/Q
                         net (fo=1, routed)           1.255    -0.705    rst_repN_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.609 f  rst_BUFG_inst/O
                         net (fo=2408, routed)        1.760     1.151    hci0/uart_blk/uart_rx_blk/SR[0]
    SLICE_X32Y59         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.433     2.919    hci0/uart_blk/uart_rx_blk/clk_out5
    SLICE_X32Y59         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[3]/C
                         clock pessimism             -0.498     2.421    
                         clock uncertainty           -0.062     2.359    
    SLICE_X32Y59         FDCE (Recov_fdce_C_CLR)     -0.405     1.954    hci0/uart_blk/uart_rx_blk/q_data_reg[3]
  -------------------------------------------------------------------
                         required time                          1.954    
                         arrival time                          -1.151    
  -------------------------------------------------------------------
                         slack                                  0.803    

Slack (MET) :             0.803ns  (required time - arrival time)
  Source:                 rst_reg_replica_4/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0_1 rise@5.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.629ns  (logic 0.614ns (16.919%)  route 3.015ns (83.081%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 2.919 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.478ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.541    -2.478    clk
    SLICE_X38Y69         FDPE                                         r  rst_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDPE (Prop_fdpe_C_Q)         0.518    -1.960 f  rst_reg_replica_4/Q
                         net (fo=1, routed)           1.255    -0.705    rst_repN_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.609 f  rst_BUFG_inst/O
                         net (fo=2408, routed)        1.760     1.151    hci0/uart_blk/uart_rx_blk/SR[0]
    SLICE_X32Y59         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.433     2.919    hci0/uart_blk/uart_rx_blk/clk_out5
    SLICE_X32Y59         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[4]/C
                         clock pessimism             -0.498     2.421    
                         clock uncertainty           -0.062     2.359    
    SLICE_X32Y59         FDCE (Recov_fdce_C_CLR)     -0.405     1.954    hci0/uart_blk/uart_rx_blk/q_data_reg[4]
  -------------------------------------------------------------------
                         required time                          1.954    
                         arrival time                          -1.151    
  -------------------------------------------------------------------
                         slack                                  0.803    

Slack (MET) :             0.803ns  (required time - arrival time)
  Source:                 rst_reg_replica_4/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0_1 rise@5.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.629ns  (logic 0.614ns (16.919%)  route 3.015ns (83.081%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 2.919 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.478ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.541    -2.478    clk
    SLICE_X38Y69         FDPE                                         r  rst_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDPE (Prop_fdpe_C_Q)         0.518    -1.960 f  rst_reg_replica_4/Q
                         net (fo=1, routed)           1.255    -0.705    rst_repN_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.609 f  rst_BUFG_inst/O
                         net (fo=2408, routed)        1.760     1.151    hci0/uart_blk/uart_rx_blk/SR[0]
    SLICE_X32Y59         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.433     2.919    hci0/uart_blk/uart_rx_blk/clk_out5
    SLICE_X32Y59         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[5]/C
                         clock pessimism             -0.498     2.421    
                         clock uncertainty           -0.062     2.359    
    SLICE_X32Y59         FDCE (Recov_fdce_C_CLR)     -0.405     1.954    hci0/uart_blk/uart_rx_blk/q_data_reg[5]
  -------------------------------------------------------------------
                         required time                          1.954    
                         arrival time                          -1.151    
  -------------------------------------------------------------------
                         slack                                  0.803    

Slack (MET) :             0.803ns  (required time - arrival time)
  Source:                 rst_reg_replica_4/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0_1 rise@5.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.629ns  (logic 0.614ns (16.919%)  route 3.015ns (83.081%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 2.919 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.478ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.541    -2.478    clk
    SLICE_X38Y69         FDPE                                         r  rst_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDPE (Prop_fdpe_C_Q)         0.518    -1.960 f  rst_reg_replica_4/Q
                         net (fo=1, routed)           1.255    -0.705    rst_repN_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.609 f  rst_BUFG_inst/O
                         net (fo=2408, routed)        1.760     1.151    hci0/uart_blk/uart_rx_blk/SR[0]
    SLICE_X32Y59         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.433     2.919    hci0/uart_blk/uart_rx_blk/clk_out5
    SLICE_X32Y59         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[6]/C
                         clock pessimism             -0.498     2.421    
                         clock uncertainty           -0.062     2.359    
    SLICE_X32Y59         FDCE (Recov_fdce_C_CLR)     -0.405     1.954    hci0/uart_blk/uart_rx_blk/q_data_reg[6]
  -------------------------------------------------------------------
                         required time                          1.954    
                         arrival time                          -1.151    
  -------------------------------------------------------------------
                         slack                                  0.803    

Slack (MET) :             0.807ns  (required time - arrival time)
  Source:                 rst_reg_replica_4/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/q_rx_parity_err_reg/CLR
                            (recovery check against rising-edge clock clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0_1 rise@5.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.626ns  (logic 0.614ns (16.934%)  route 3.012ns (83.066%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 2.920 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.478ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.541    -2.478    clk
    SLICE_X38Y69         FDPE                                         r  rst_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDPE (Prop_fdpe_C_Q)         0.518    -1.960 f  rst_reg_replica_4/Q
                         net (fo=1, routed)           1.255    -0.705    rst_repN_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.609 f  rst_BUFG_inst/O
                         net (fo=2408, routed)        1.757     1.148    hci0/uart_blk/SR[0]
    SLICE_X33Y58         FDCE                                         f  hci0/uart_blk/q_rx_parity_err_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.434     2.920    hci0/uart_blk/clk_out5
    SLICE_X33Y58         FDCE                                         r  hci0/uart_blk/q_rx_parity_err_reg/C
                         clock pessimism             -0.498     2.422    
                         clock uncertainty           -0.062     2.360    
    SLICE_X33Y58         FDCE (Recov_fdce_C_CLR)     -0.405     1.955    hci0/uart_blk/q_rx_parity_err_reg
  -------------------------------------------------------------------
                         required time                          1.955    
                         arrival time                          -1.148    
  -------------------------------------------------------------------
                         slack                                  0.807    

Slack (MET) :             0.807ns  (required time - arrival time)
  Source:                 rst_reg_replica_4/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_done_tick_reg/CLR
                            (recovery check against rising-edge clock clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0_1 rise@5.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.626ns  (logic 0.614ns (16.934%)  route 3.012ns (83.066%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 2.920 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.478ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.541    -2.478    clk
    SLICE_X38Y69         FDPE                                         r  rst_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDPE (Prop_fdpe_C_Q)         0.518    -1.960 f  rst_reg_replica_4/Q
                         net (fo=1, routed)           1.255    -0.705    rst_repN_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.609 f  rst_BUFG_inst/O
                         net (fo=2408, routed)        1.757     1.148    hci0/uart_blk/uart_rx_blk/SR[0]
    SLICE_X31Y58         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_done_tick_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.434     2.920    hci0/uart_blk/uart_rx_blk/clk_out5
    SLICE_X31Y58         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_done_tick_reg/C
                         clock pessimism             -0.498     2.422    
                         clock uncertainty           -0.062     2.360    
    SLICE_X31Y58         FDCE (Recov_fdce_C_CLR)     -0.405     1.955    hci0/uart_blk/uart_rx_blk/q_done_tick_reg
  -------------------------------------------------------------------
                         required time                          1.955    
                         arrival time                          -1.148    
  -------------------------------------------------------------------
                         slack                                  0.807    

Slack (MET) :             0.807ns  (required time - arrival time)
  Source:                 rst_reg_replica_4/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_parity_err_reg/CLR
                            (recovery check against rising-edge clock clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0_1 rise@5.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.626ns  (logic 0.614ns (16.934%)  route 3.012ns (83.066%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 2.920 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.478ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.541    -2.478    clk
    SLICE_X38Y69         FDPE                                         r  rst_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDPE (Prop_fdpe_C_Q)         0.518    -1.960 f  rst_reg_replica_4/Q
                         net (fo=1, routed)           1.255    -0.705    rst_repN_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.609 f  rst_BUFG_inst/O
                         net (fo=2408, routed)        1.757     1.148    hci0/uart_blk/uart_rx_blk/SR[0]
    SLICE_X31Y58         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_parity_err_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.434     2.920    hci0/uart_blk/uart_rx_blk/clk_out5
    SLICE_X31Y58         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_parity_err_reg/C
                         clock pessimism             -0.498     2.422    
                         clock uncertainty           -0.062     2.360    
    SLICE_X31Y58         FDCE (Recov_fdce_C_CLR)     -0.405     1.955    hci0/uart_blk/uart_rx_blk/q_parity_err_reg
  -------------------------------------------------------------------
                         required time                          1.955    
                         arrival time                          -1.148    
  -------------------------------------------------------------------
                         slack                                  0.807    

Slack (MET) :             0.807ns  (required time - arrival time)
  Source:                 rst_reg_replica_4/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0_1 rise@5.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.625ns  (logic 0.614ns (16.939%)  route 3.011ns (83.061%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 2.919 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.478ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.541    -2.478    clk
    SLICE_X38Y69         FDPE                                         r  rst_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDPE (Prop_fdpe_C_Q)         0.518    -1.960 f  rst_reg_replica_4/Q
                         net (fo=1, routed)           1.255    -0.705    rst_repN_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.609 f  rst_BUFG_inst/O
                         net (fo=2408, routed)        1.756     1.147    hci0/uart_blk/uart_rx_blk/SR[0]
    SLICE_X33Y59         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.433     2.919    hci0/uart_blk/uart_rx_blk/clk_out5
    SLICE_X33Y59         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/C
                         clock pessimism             -0.498     2.421    
                         clock uncertainty           -0.062     2.359    
    SLICE_X33Y59         FDCE (Recov_fdce_C_CLR)     -0.405     1.954    hci0/uart_blk/uart_rx_blk/q_data_reg[0]
  -------------------------------------------------------------------
                         required time                          1.954    
                         arrival time                          -1.147    
  -------------------------------------------------------------------
                         slack                                  0.807    

Slack (MET) :             0.807ns  (required time - arrival time)
  Source:                 rst_reg_replica_4/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0_1 rise@5.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.625ns  (logic 0.614ns (16.939%)  route 3.011ns (83.061%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 2.919 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.478ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.541    -2.478    clk
    SLICE_X38Y69         FDPE                                         r  rst_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDPE (Prop_fdpe_C_Q)         0.518    -1.960 f  rst_reg_replica_4/Q
                         net (fo=1, routed)           1.255    -0.705    rst_repN_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.609 f  rst_BUFG_inst/O
                         net (fo=2408, routed)        1.756     1.147    hci0/uart_blk/uart_rx_blk/SR[0]
    SLICE_X33Y59         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.433     2.919    hci0/uart_blk/uart_rx_blk/clk_out5
    SLICE_X33Y59         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[1]/C
                         clock pessimism             -0.498     2.421    
                         clock uncertainty           -0.062     2.359    
    SLICE_X33Y59         FDCE (Recov_fdce_C_CLR)     -0.405     1.954    hci0/uart_blk/uart_rx_blk/q_data_reg[1]
  -------------------------------------------------------------------
                         required time                          1.954    
                         arrival time                          -1.147    
  -------------------------------------------------------------------
                         slack                                  0.807    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.034ns  (arrival time - required time)
  Source:                 rst_reg_replica_4/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0_1 rise@0.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.301ns  (logic 0.190ns (14.604%)  route 1.111ns (85.396%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.553    -0.576    clk
    SLICE_X38Y69         FDPE                                         r  rst_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDPE (Prop_fdpe_C_Q)         0.164    -0.412 f  rst_reg_replica_4/Q
                         net (fo=1, routed)           0.489     0.077    rst_repN_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.103 f  rst_BUFG_inst/O
                         net (fo=2408, routed)        0.622     0.725    hci0/uart_blk/uart_rx_blk/SR[0]
    SLICE_X30Y56         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.829    -0.339    hci0/uart_blk/uart_rx_blk/clk_out5
    SLICE_X30Y56         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[0]/C
                         clock pessimism              0.034    -0.304    
                         clock uncertainty            0.062    -0.242    
    SLICE_X30Y56         FDCE (Remov_fdce_C_CLR)     -0.067    -0.309    hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                           0.725    
  -------------------------------------------------------------------
                         slack                                  1.034    

Slack (MET) :             1.034ns  (arrival time - required time)
  Source:                 rst_reg_replica_4/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0_1 rise@0.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.301ns  (logic 0.190ns (14.604%)  route 1.111ns (85.396%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.553    -0.576    clk
    SLICE_X38Y69         FDPE                                         r  rst_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDPE (Prop_fdpe_C_Q)         0.164    -0.412 f  rst_reg_replica_4/Q
                         net (fo=1, routed)           0.489     0.077    rst_repN_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.103 f  rst_BUFG_inst/O
                         net (fo=2408, routed)        0.622     0.725    hci0/uart_blk/uart_rx_blk/SR[0]
    SLICE_X30Y56         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.829    -0.339    hci0/uart_blk/uart_rx_blk/clk_out5
    SLICE_X30Y56         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[1]/C
                         clock pessimism              0.034    -0.304    
                         clock uncertainty            0.062    -0.242    
    SLICE_X30Y56         FDCE (Remov_fdce_C_CLR)     -0.067    -0.309    hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                           0.725    
  -------------------------------------------------------------------
                         slack                                  1.034    

Slack (MET) :             1.034ns  (arrival time - required time)
  Source:                 rst_reg_replica_4/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0_1 rise@0.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.300ns  (logic 0.190ns (14.616%)  route 1.110ns (85.384%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.553    -0.576    clk
    SLICE_X38Y69         FDPE                                         r  rst_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDPE (Prop_fdpe_C_Q)         0.164    -0.412 f  rst_reg_replica_4/Q
                         net (fo=1, routed)           0.489     0.077    rst_repN_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.103 f  rst_BUFG_inst/O
                         net (fo=2408, routed)        0.621     0.724    hci0/uart_blk/uart_rx_blk/SR[0]
    SLICE_X30Y57         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.828    -0.340    hci0/uart_blk/uart_rx_blk/clk_out5
    SLICE_X30Y57         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[3]/C
                         clock pessimism              0.034    -0.305    
                         clock uncertainty            0.062    -0.243    
    SLICE_X30Y57         FDCE (Remov_fdce_C_CLR)     -0.067    -0.310    hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                           0.724    
  -------------------------------------------------------------------
                         slack                                  1.034    

Slack (MET) :             1.045ns  (arrival time - required time)
  Source:                 rst_reg_replica_4/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0_1 rise@0.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.310ns  (logic 0.190ns (14.499%)  route 1.120ns (85.501%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.553    -0.576    clk
    SLICE_X38Y69         FDPE                                         r  rst_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDPE (Prop_fdpe_C_Q)         0.164    -0.412 f  rst_reg_replica_4/Q
                         net (fo=1, routed)           0.489     0.077    rst_repN_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.103 f  rst_BUFG_inst/O
                         net (fo=2408, routed)        0.632     0.734    hci0/uart_blk/uart_rx_blk/SR[0]
    SLICE_X30Y58         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.828    -0.340    hci0/uart_blk/uart_rx_blk/clk_out5
    SLICE_X30Y58         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_state_reg[1]/C
                         clock pessimism              0.034    -0.305    
                         clock uncertainty            0.062    -0.243    
    SLICE_X30Y58         FDCE (Remov_fdce_C_CLR)     -0.067    -0.310    hci0/uart_blk/uart_rx_blk/q_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                           0.734    
  -------------------------------------------------------------------
                         slack                                  1.045    

Slack (MET) :             1.045ns  (arrival time - required time)
  Source:                 rst_reg_replica_4/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0_1 rise@0.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.310ns  (logic 0.190ns (14.499%)  route 1.120ns (85.501%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.553    -0.576    clk
    SLICE_X38Y69         FDPE                                         r  rst_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDPE (Prop_fdpe_C_Q)         0.164    -0.412 f  rst_reg_replica_4/Q
                         net (fo=1, routed)           0.489     0.077    rst_repN_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.103 f  rst_BUFG_inst/O
                         net (fo=2408, routed)        0.632     0.734    hci0/uart_blk/uart_rx_blk/SR[0]
    SLICE_X30Y58         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.828    -0.340    hci0/uart_blk/uart_rx_blk/clk_out5
    SLICE_X30Y58         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_state_reg[2]/C
                         clock pessimism              0.034    -0.305    
                         clock uncertainty            0.062    -0.243    
    SLICE_X30Y58         FDCE (Remov_fdce_C_CLR)     -0.067    -0.310    hci0/uart_blk/uart_rx_blk/q_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                           0.734    
  -------------------------------------------------------------------
                         slack                                  1.045    

Slack (MET) :             1.045ns  (arrival time - required time)
  Source:                 rst_reg_replica_4/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_state_reg[3]/CLR
                            (removal check against rising-edge clock clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0_1 rise@0.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.310ns  (logic 0.190ns (14.499%)  route 1.120ns (85.501%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.553    -0.576    clk
    SLICE_X38Y69         FDPE                                         r  rst_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDPE (Prop_fdpe_C_Q)         0.164    -0.412 f  rst_reg_replica_4/Q
                         net (fo=1, routed)           0.489     0.077    rst_repN_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.103 f  rst_BUFG_inst/O
                         net (fo=2408, routed)        0.632     0.734    hci0/uart_blk/uart_rx_blk/SR[0]
    SLICE_X30Y58         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.828    -0.340    hci0/uart_blk/uart_rx_blk/clk_out5
    SLICE_X30Y58         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_state_reg[3]/C
                         clock pessimism              0.034    -0.305    
                         clock uncertainty            0.062    -0.243    
    SLICE_X30Y58         FDCE (Remov_fdce_C_CLR)     -0.067    -0.310    hci0/uart_blk/uart_rx_blk/q_state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                           0.734    
  -------------------------------------------------------------------
                         slack                                  1.045    

Slack (MET) :             1.045ns  (arrival time - required time)
  Source:                 rst_reg_replica_4/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_state_reg[4]/CLR
                            (removal check against rising-edge clock clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0_1 rise@0.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.310ns  (logic 0.190ns (14.499%)  route 1.120ns (85.501%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.553    -0.576    clk
    SLICE_X38Y69         FDPE                                         r  rst_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDPE (Prop_fdpe_C_Q)         0.164    -0.412 f  rst_reg_replica_4/Q
                         net (fo=1, routed)           0.489     0.077    rst_repN_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.103 f  rst_BUFG_inst/O
                         net (fo=2408, routed)        0.632     0.734    hci0/uart_blk/uart_rx_blk/SR[0]
    SLICE_X30Y58         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.828    -0.340    hci0/uart_blk/uart_rx_blk/clk_out5
    SLICE_X30Y58         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_state_reg[4]/C
                         clock pessimism              0.034    -0.305    
                         clock uncertainty            0.062    -0.243    
    SLICE_X30Y58         FDCE (Remov_fdce_C_CLR)     -0.067    -0.310    hci0/uart_blk/uart_rx_blk/q_state_reg[4]
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                           0.734    
  -------------------------------------------------------------------
                         slack                                  1.045    

Slack (MET) :             1.049ns  (arrival time - required time)
  Source:                 rst_reg_replica_4/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_state_reg[0]/PRE
                            (removal check against rising-edge clock clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0_1 rise@0.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.310ns  (logic 0.190ns (14.499%)  route 1.120ns (85.501%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.553    -0.576    clk
    SLICE_X38Y69         FDPE                                         r  rst_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDPE (Prop_fdpe_C_Q)         0.164    -0.412 f  rst_reg_replica_4/Q
                         net (fo=1, routed)           0.489     0.077    rst_repN_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.103 f  rst_BUFG_inst/O
                         net (fo=2408, routed)        0.632     0.734    hci0/uart_blk/uart_rx_blk/SR[0]
    SLICE_X30Y58         FDPE                                         f  hci0/uart_blk/uart_rx_blk/q_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.828    -0.340    hci0/uart_blk/uart_rx_blk/clk_out5
    SLICE_X30Y58         FDPE                                         r  hci0/uart_blk/uart_rx_blk/q_state_reg[0]/C
                         clock pessimism              0.034    -0.305    
                         clock uncertainty            0.062    -0.243    
    SLICE_X30Y58         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.314    hci0/uart_blk/uart_rx_blk/q_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                           0.734    
  -------------------------------------------------------------------
                         slack                                  1.049    

Slack (MET) :             1.053ns  (arrival time - required time)
  Source:                 rst_reg_replica_4/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]/CLR
                            (removal check against rising-edge clock clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0_1 rise@0.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.304ns  (logic 0.190ns (14.572%)  route 1.114ns (85.428%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.039ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.553    -0.576    clk
    SLICE_X38Y69         FDPE                                         r  rst_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDPE (Prop_fdpe_C_Q)         0.164    -0.412 f  rst_reg_replica_4/Q
                         net (fo=1, routed)           0.489     0.077    rst_repN_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.103 f  rst_BUFG_inst/O
                         net (fo=2408, routed)        0.625     0.728    hci0/uart_blk/uart_baud_clk_blk/SR[0]
    SLICE_X41Y47         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.834    -0.335    hci0/uart_blk/uart_baud_clk_blk/clk_out5
    SLICE_X41Y47         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]/C
                         clock pessimism              0.039    -0.295    
                         clock uncertainty            0.062    -0.233    
    SLICE_X41Y47         FDCE (Remov_fdce_C_CLR)     -0.092    -0.325    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                           0.728    
  -------------------------------------------------------------------
                         slack                                  1.053    

Slack (MET) :             1.053ns  (arrival time - required time)
  Source:                 rst_reg_replica_4/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]/CLR
                            (removal check against rising-edge clock clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0_1 rise@0.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.304ns  (logic 0.190ns (14.572%)  route 1.114ns (85.428%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.039ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.553    -0.576    clk
    SLICE_X38Y69         FDPE                                         r  rst_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDPE (Prop_fdpe_C_Q)         0.164    -0.412 f  rst_reg_replica_4/Q
                         net (fo=1, routed)           0.489     0.077    rst_repN_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.103 f  rst_BUFG_inst/O
                         net (fo=2408, routed)        0.625     0.728    hci0/uart_blk/uart_baud_clk_blk/SR[0]
    SLICE_X41Y48         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.834    -0.335    hci0/uart_blk/uart_baud_clk_blk/clk_out5
    SLICE_X41Y48         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]/C
                         clock pessimism              0.039    -0.295    
                         clock uncertainty            0.062    -0.233    
    SLICE_X41Y48         FDCE (Remov_fdce_C_CLR)     -0.092    -0.325    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                           0.728    
  -------------------------------------------------------------------
                         slack                                  1.053    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out5_clk_wiz_0_1
  To Clock:  clk_out5_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.803ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.096ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.803ns  (required time - arrival time)
  Source:                 rst_reg_replica_4/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0_1 rise@5.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.630ns  (logic 0.614ns (16.914%)  route 3.016ns (83.086%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 2.920 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.478ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.541    -2.478    clk
    SLICE_X38Y69         FDPE                                         r  rst_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDPE (Prop_fdpe_C_Q)         0.518    -1.960 f  rst_reg_replica_4/Q
                         net (fo=1, routed)           1.255    -0.705    rst_repN_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.609 f  rst_BUFG_inst/O
                         net (fo=2408, routed)        1.761     1.152    hci0/uart_blk/uart_rx_blk/SR[0]
    SLICE_X32Y58         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.434     2.920    hci0/uart_blk/uart_rx_blk/clk_out5
    SLICE_X32Y58         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[7]/C
                         clock pessimism             -0.498     2.422    
                         clock uncertainty           -0.061     2.360    
    SLICE_X32Y58         FDCE (Recov_fdce_C_CLR)     -0.405     1.955    hci0/uart_blk/uart_rx_blk/q_data_reg[7]
  -------------------------------------------------------------------
                         required time                          1.955    
                         arrival time                          -1.152    
  -------------------------------------------------------------------
                         slack                                  0.803    

Slack (MET) :             0.803ns  (required time - arrival time)
  Source:                 rst_reg_replica_4/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0_1 rise@5.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.629ns  (logic 0.614ns (16.919%)  route 3.015ns (83.081%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 2.919 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.478ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.541    -2.478    clk
    SLICE_X38Y69         FDPE                                         r  rst_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDPE (Prop_fdpe_C_Q)         0.518    -1.960 f  rst_reg_replica_4/Q
                         net (fo=1, routed)           1.255    -0.705    rst_repN_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.609 f  rst_BUFG_inst/O
                         net (fo=2408, routed)        1.760     1.151    hci0/uart_blk/uart_rx_blk/SR[0]
    SLICE_X32Y59         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.433     2.919    hci0/uart_blk/uart_rx_blk/clk_out5
    SLICE_X32Y59         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[3]/C
                         clock pessimism             -0.498     2.421    
                         clock uncertainty           -0.061     2.359    
    SLICE_X32Y59         FDCE (Recov_fdce_C_CLR)     -0.405     1.954    hci0/uart_blk/uart_rx_blk/q_data_reg[3]
  -------------------------------------------------------------------
                         required time                          1.954    
                         arrival time                          -1.151    
  -------------------------------------------------------------------
                         slack                                  0.803    

Slack (MET) :             0.803ns  (required time - arrival time)
  Source:                 rst_reg_replica_4/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0_1 rise@5.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.629ns  (logic 0.614ns (16.919%)  route 3.015ns (83.081%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 2.919 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.478ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.541    -2.478    clk
    SLICE_X38Y69         FDPE                                         r  rst_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDPE (Prop_fdpe_C_Q)         0.518    -1.960 f  rst_reg_replica_4/Q
                         net (fo=1, routed)           1.255    -0.705    rst_repN_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.609 f  rst_BUFG_inst/O
                         net (fo=2408, routed)        1.760     1.151    hci0/uart_blk/uart_rx_blk/SR[0]
    SLICE_X32Y59         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.433     2.919    hci0/uart_blk/uart_rx_blk/clk_out5
    SLICE_X32Y59         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[4]/C
                         clock pessimism             -0.498     2.421    
                         clock uncertainty           -0.061     2.359    
    SLICE_X32Y59         FDCE (Recov_fdce_C_CLR)     -0.405     1.954    hci0/uart_blk/uart_rx_blk/q_data_reg[4]
  -------------------------------------------------------------------
                         required time                          1.954    
                         arrival time                          -1.151    
  -------------------------------------------------------------------
                         slack                                  0.803    

Slack (MET) :             0.803ns  (required time - arrival time)
  Source:                 rst_reg_replica_4/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0_1 rise@5.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.629ns  (logic 0.614ns (16.919%)  route 3.015ns (83.081%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 2.919 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.478ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.541    -2.478    clk
    SLICE_X38Y69         FDPE                                         r  rst_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDPE (Prop_fdpe_C_Q)         0.518    -1.960 f  rst_reg_replica_4/Q
                         net (fo=1, routed)           1.255    -0.705    rst_repN_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.609 f  rst_BUFG_inst/O
                         net (fo=2408, routed)        1.760     1.151    hci0/uart_blk/uart_rx_blk/SR[0]
    SLICE_X32Y59         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.433     2.919    hci0/uart_blk/uart_rx_blk/clk_out5
    SLICE_X32Y59         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[5]/C
                         clock pessimism             -0.498     2.421    
                         clock uncertainty           -0.061     2.359    
    SLICE_X32Y59         FDCE (Recov_fdce_C_CLR)     -0.405     1.954    hci0/uart_blk/uart_rx_blk/q_data_reg[5]
  -------------------------------------------------------------------
                         required time                          1.954    
                         arrival time                          -1.151    
  -------------------------------------------------------------------
                         slack                                  0.803    

Slack (MET) :             0.803ns  (required time - arrival time)
  Source:                 rst_reg_replica_4/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0_1 rise@5.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.629ns  (logic 0.614ns (16.919%)  route 3.015ns (83.081%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 2.919 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.478ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.541    -2.478    clk
    SLICE_X38Y69         FDPE                                         r  rst_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDPE (Prop_fdpe_C_Q)         0.518    -1.960 f  rst_reg_replica_4/Q
                         net (fo=1, routed)           1.255    -0.705    rst_repN_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.609 f  rst_BUFG_inst/O
                         net (fo=2408, routed)        1.760     1.151    hci0/uart_blk/uart_rx_blk/SR[0]
    SLICE_X32Y59         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.433     2.919    hci0/uart_blk/uart_rx_blk/clk_out5
    SLICE_X32Y59         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[6]/C
                         clock pessimism             -0.498     2.421    
                         clock uncertainty           -0.061     2.359    
    SLICE_X32Y59         FDCE (Recov_fdce_C_CLR)     -0.405     1.954    hci0/uart_blk/uart_rx_blk/q_data_reg[6]
  -------------------------------------------------------------------
                         required time                          1.954    
                         arrival time                          -1.151    
  -------------------------------------------------------------------
                         slack                                  0.803    

Slack (MET) :             0.808ns  (required time - arrival time)
  Source:                 rst_reg_replica_4/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/q_rx_parity_err_reg/CLR
                            (recovery check against rising-edge clock clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0_1 rise@5.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.626ns  (logic 0.614ns (16.934%)  route 3.012ns (83.066%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 2.920 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.478ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.541    -2.478    clk
    SLICE_X38Y69         FDPE                                         r  rst_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDPE (Prop_fdpe_C_Q)         0.518    -1.960 f  rst_reg_replica_4/Q
                         net (fo=1, routed)           1.255    -0.705    rst_repN_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.609 f  rst_BUFG_inst/O
                         net (fo=2408, routed)        1.757     1.148    hci0/uart_blk/SR[0]
    SLICE_X33Y58         FDCE                                         f  hci0/uart_blk/q_rx_parity_err_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.434     2.920    hci0/uart_blk/clk_out5
    SLICE_X33Y58         FDCE                                         r  hci0/uart_blk/q_rx_parity_err_reg/C
                         clock pessimism             -0.498     2.422    
                         clock uncertainty           -0.061     2.360    
    SLICE_X33Y58         FDCE (Recov_fdce_C_CLR)     -0.405     1.955    hci0/uart_blk/q_rx_parity_err_reg
  -------------------------------------------------------------------
                         required time                          1.955    
                         arrival time                          -1.148    
  -------------------------------------------------------------------
                         slack                                  0.808    

Slack (MET) :             0.808ns  (required time - arrival time)
  Source:                 rst_reg_replica_4/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_done_tick_reg/CLR
                            (recovery check against rising-edge clock clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0_1 rise@5.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.626ns  (logic 0.614ns (16.934%)  route 3.012ns (83.066%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 2.920 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.478ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.541    -2.478    clk
    SLICE_X38Y69         FDPE                                         r  rst_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDPE (Prop_fdpe_C_Q)         0.518    -1.960 f  rst_reg_replica_4/Q
                         net (fo=1, routed)           1.255    -0.705    rst_repN_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.609 f  rst_BUFG_inst/O
                         net (fo=2408, routed)        1.757     1.148    hci0/uart_blk/uart_rx_blk/SR[0]
    SLICE_X31Y58         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_done_tick_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.434     2.920    hci0/uart_blk/uart_rx_blk/clk_out5
    SLICE_X31Y58         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_done_tick_reg/C
                         clock pessimism             -0.498     2.422    
                         clock uncertainty           -0.061     2.360    
    SLICE_X31Y58         FDCE (Recov_fdce_C_CLR)     -0.405     1.955    hci0/uart_blk/uart_rx_blk/q_done_tick_reg
  -------------------------------------------------------------------
                         required time                          1.955    
                         arrival time                          -1.148    
  -------------------------------------------------------------------
                         slack                                  0.808    

Slack (MET) :             0.808ns  (required time - arrival time)
  Source:                 rst_reg_replica_4/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_parity_err_reg/CLR
                            (recovery check against rising-edge clock clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0_1 rise@5.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.626ns  (logic 0.614ns (16.934%)  route 3.012ns (83.066%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 2.920 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.478ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.541    -2.478    clk
    SLICE_X38Y69         FDPE                                         r  rst_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDPE (Prop_fdpe_C_Q)         0.518    -1.960 f  rst_reg_replica_4/Q
                         net (fo=1, routed)           1.255    -0.705    rst_repN_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.609 f  rst_BUFG_inst/O
                         net (fo=2408, routed)        1.757     1.148    hci0/uart_blk/uart_rx_blk/SR[0]
    SLICE_X31Y58         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_parity_err_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.434     2.920    hci0/uart_blk/uart_rx_blk/clk_out5
    SLICE_X31Y58         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_parity_err_reg/C
                         clock pessimism             -0.498     2.422    
                         clock uncertainty           -0.061     2.360    
    SLICE_X31Y58         FDCE (Recov_fdce_C_CLR)     -0.405     1.955    hci0/uart_blk/uart_rx_blk/q_parity_err_reg
  -------------------------------------------------------------------
                         required time                          1.955    
                         arrival time                          -1.148    
  -------------------------------------------------------------------
                         slack                                  0.808    

Slack (MET) :             0.808ns  (required time - arrival time)
  Source:                 rst_reg_replica_4/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0_1 rise@5.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.625ns  (logic 0.614ns (16.939%)  route 3.011ns (83.061%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 2.919 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.478ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.541    -2.478    clk
    SLICE_X38Y69         FDPE                                         r  rst_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDPE (Prop_fdpe_C_Q)         0.518    -1.960 f  rst_reg_replica_4/Q
                         net (fo=1, routed)           1.255    -0.705    rst_repN_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.609 f  rst_BUFG_inst/O
                         net (fo=2408, routed)        1.756     1.147    hci0/uart_blk/uart_rx_blk/SR[0]
    SLICE_X33Y59         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.433     2.919    hci0/uart_blk/uart_rx_blk/clk_out5
    SLICE_X33Y59         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/C
                         clock pessimism             -0.498     2.421    
                         clock uncertainty           -0.061     2.359    
    SLICE_X33Y59         FDCE (Recov_fdce_C_CLR)     -0.405     1.954    hci0/uart_blk/uart_rx_blk/q_data_reg[0]
  -------------------------------------------------------------------
                         required time                          1.954    
                         arrival time                          -1.147    
  -------------------------------------------------------------------
                         slack                                  0.808    

Slack (MET) :             0.808ns  (required time - arrival time)
  Source:                 rst_reg_replica_4/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0_1 rise@5.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.625ns  (logic 0.614ns (16.939%)  route 3.011ns (83.061%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 2.919 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.478ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.541    -2.478    clk
    SLICE_X38Y69         FDPE                                         r  rst_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDPE (Prop_fdpe_C_Q)         0.518    -1.960 f  rst_reg_replica_4/Q
                         net (fo=1, routed)           1.255    -0.705    rst_repN_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.609 f  rst_BUFG_inst/O
                         net (fo=2408, routed)        1.756     1.147    hci0/uart_blk/uart_rx_blk/SR[0]
    SLICE_X33Y59         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        1.433     2.919    hci0/uart_blk/uart_rx_blk/clk_out5
    SLICE_X33Y59         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[1]/C
                         clock pessimism             -0.498     2.421    
                         clock uncertainty           -0.061     2.359    
    SLICE_X33Y59         FDCE (Recov_fdce_C_CLR)     -0.405     1.954    hci0/uart_blk/uart_rx_blk/q_data_reg[1]
  -------------------------------------------------------------------
                         required time                          1.954    
                         arrival time                          -1.147    
  -------------------------------------------------------------------
                         slack                                  0.808    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.096ns  (arrival time - required time)
  Source:                 rst_reg_replica_4/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0_1 rise@0.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.301ns  (logic 0.190ns (14.604%)  route 1.111ns (85.396%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.553    -0.576    clk
    SLICE_X38Y69         FDPE                                         r  rst_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDPE (Prop_fdpe_C_Q)         0.164    -0.412 f  rst_reg_replica_4/Q
                         net (fo=1, routed)           0.489     0.077    rst_repN_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.103 f  rst_BUFG_inst/O
                         net (fo=2408, routed)        0.622     0.725    hci0/uart_blk/uart_rx_blk/SR[0]
    SLICE_X30Y56         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.829    -0.339    hci0/uart_blk/uart_rx_blk/clk_out5
    SLICE_X30Y56         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[0]/C
                         clock pessimism              0.034    -0.304    
    SLICE_X30Y56         FDCE (Remov_fdce_C_CLR)     -0.067    -0.371    hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                           0.725    
  -------------------------------------------------------------------
                         slack                                  1.096    

Slack (MET) :             1.096ns  (arrival time - required time)
  Source:                 rst_reg_replica_4/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0_1 rise@0.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.301ns  (logic 0.190ns (14.604%)  route 1.111ns (85.396%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.553    -0.576    clk
    SLICE_X38Y69         FDPE                                         r  rst_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDPE (Prop_fdpe_C_Q)         0.164    -0.412 f  rst_reg_replica_4/Q
                         net (fo=1, routed)           0.489     0.077    rst_repN_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.103 f  rst_BUFG_inst/O
                         net (fo=2408, routed)        0.622     0.725    hci0/uart_blk/uart_rx_blk/SR[0]
    SLICE_X30Y56         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.829    -0.339    hci0/uart_blk/uart_rx_blk/clk_out5
    SLICE_X30Y56         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[1]/C
                         clock pessimism              0.034    -0.304    
    SLICE_X30Y56         FDCE (Remov_fdce_C_CLR)     -0.067    -0.371    hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                           0.725    
  -------------------------------------------------------------------
                         slack                                  1.096    

Slack (MET) :             1.096ns  (arrival time - required time)
  Source:                 rst_reg_replica_4/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0_1 rise@0.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.300ns  (logic 0.190ns (14.616%)  route 1.110ns (85.384%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.553    -0.576    clk
    SLICE_X38Y69         FDPE                                         r  rst_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDPE (Prop_fdpe_C_Q)         0.164    -0.412 f  rst_reg_replica_4/Q
                         net (fo=1, routed)           0.489     0.077    rst_repN_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.103 f  rst_BUFG_inst/O
                         net (fo=2408, routed)        0.621     0.724    hci0/uart_blk/uart_rx_blk/SR[0]
    SLICE_X30Y57         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.828    -0.340    hci0/uart_blk/uart_rx_blk/clk_out5
    SLICE_X30Y57         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[3]/C
                         clock pessimism              0.034    -0.305    
    SLICE_X30Y57         FDCE (Remov_fdce_C_CLR)     -0.067    -0.372    hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                           0.724    
  -------------------------------------------------------------------
                         slack                                  1.096    

Slack (MET) :             1.107ns  (arrival time - required time)
  Source:                 rst_reg_replica_4/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0_1 rise@0.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.310ns  (logic 0.190ns (14.499%)  route 1.120ns (85.501%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.553    -0.576    clk
    SLICE_X38Y69         FDPE                                         r  rst_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDPE (Prop_fdpe_C_Q)         0.164    -0.412 f  rst_reg_replica_4/Q
                         net (fo=1, routed)           0.489     0.077    rst_repN_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.103 f  rst_BUFG_inst/O
                         net (fo=2408, routed)        0.632     0.734    hci0/uart_blk/uart_rx_blk/SR[0]
    SLICE_X30Y58         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.828    -0.340    hci0/uart_blk/uart_rx_blk/clk_out5
    SLICE_X30Y58         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_state_reg[1]/C
                         clock pessimism              0.034    -0.305    
    SLICE_X30Y58         FDCE (Remov_fdce_C_CLR)     -0.067    -0.372    hci0/uart_blk/uart_rx_blk/q_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                           0.734    
  -------------------------------------------------------------------
                         slack                                  1.107    

Slack (MET) :             1.107ns  (arrival time - required time)
  Source:                 rst_reg_replica_4/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0_1 rise@0.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.310ns  (logic 0.190ns (14.499%)  route 1.120ns (85.501%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.553    -0.576    clk
    SLICE_X38Y69         FDPE                                         r  rst_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDPE (Prop_fdpe_C_Q)         0.164    -0.412 f  rst_reg_replica_4/Q
                         net (fo=1, routed)           0.489     0.077    rst_repN_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.103 f  rst_BUFG_inst/O
                         net (fo=2408, routed)        0.632     0.734    hci0/uart_blk/uart_rx_blk/SR[0]
    SLICE_X30Y58         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.828    -0.340    hci0/uart_blk/uart_rx_blk/clk_out5
    SLICE_X30Y58         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_state_reg[2]/C
                         clock pessimism              0.034    -0.305    
    SLICE_X30Y58         FDCE (Remov_fdce_C_CLR)     -0.067    -0.372    hci0/uart_blk/uart_rx_blk/q_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                           0.734    
  -------------------------------------------------------------------
                         slack                                  1.107    

Slack (MET) :             1.107ns  (arrival time - required time)
  Source:                 rst_reg_replica_4/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_state_reg[3]/CLR
                            (removal check against rising-edge clock clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0_1 rise@0.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.310ns  (logic 0.190ns (14.499%)  route 1.120ns (85.501%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.553    -0.576    clk
    SLICE_X38Y69         FDPE                                         r  rst_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDPE (Prop_fdpe_C_Q)         0.164    -0.412 f  rst_reg_replica_4/Q
                         net (fo=1, routed)           0.489     0.077    rst_repN_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.103 f  rst_BUFG_inst/O
                         net (fo=2408, routed)        0.632     0.734    hci0/uart_blk/uart_rx_blk/SR[0]
    SLICE_X30Y58         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.828    -0.340    hci0/uart_blk/uart_rx_blk/clk_out5
    SLICE_X30Y58         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_state_reg[3]/C
                         clock pessimism              0.034    -0.305    
    SLICE_X30Y58         FDCE (Remov_fdce_C_CLR)     -0.067    -0.372    hci0/uart_blk/uart_rx_blk/q_state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                           0.734    
  -------------------------------------------------------------------
                         slack                                  1.107    

Slack (MET) :             1.107ns  (arrival time - required time)
  Source:                 rst_reg_replica_4/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_state_reg[4]/CLR
                            (removal check against rising-edge clock clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0_1 rise@0.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.310ns  (logic 0.190ns (14.499%)  route 1.120ns (85.501%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.553    -0.576    clk
    SLICE_X38Y69         FDPE                                         r  rst_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDPE (Prop_fdpe_C_Q)         0.164    -0.412 f  rst_reg_replica_4/Q
                         net (fo=1, routed)           0.489     0.077    rst_repN_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.103 f  rst_BUFG_inst/O
                         net (fo=2408, routed)        0.632     0.734    hci0/uart_blk/uart_rx_blk/SR[0]
    SLICE_X30Y58         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.828    -0.340    hci0/uart_blk/uart_rx_blk/clk_out5
    SLICE_X30Y58         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_state_reg[4]/C
                         clock pessimism              0.034    -0.305    
    SLICE_X30Y58         FDCE (Remov_fdce_C_CLR)     -0.067    -0.372    hci0/uart_blk/uart_rx_blk/q_state_reg[4]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                           0.734    
  -------------------------------------------------------------------
                         slack                                  1.107    

Slack (MET) :             1.111ns  (arrival time - required time)
  Source:                 rst_reg_replica_4/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_state_reg[0]/PRE
                            (removal check against rising-edge clock clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0_1 rise@0.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.310ns  (logic 0.190ns (14.499%)  route 1.120ns (85.501%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.553    -0.576    clk
    SLICE_X38Y69         FDPE                                         r  rst_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDPE (Prop_fdpe_C_Q)         0.164    -0.412 f  rst_reg_replica_4/Q
                         net (fo=1, routed)           0.489     0.077    rst_repN_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.103 f  rst_BUFG_inst/O
                         net (fo=2408, routed)        0.632     0.734    hci0/uart_blk/uart_rx_blk/SR[0]
    SLICE_X30Y58         FDPE                                         f  hci0/uart_blk/uart_rx_blk/q_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.828    -0.340    hci0/uart_blk/uart_rx_blk/clk_out5
    SLICE_X30Y58         FDPE                                         r  hci0/uart_blk/uart_rx_blk/q_state_reg[0]/C
                         clock pessimism              0.034    -0.305    
    SLICE_X30Y58         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.376    hci0/uart_blk/uart_rx_blk/q_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                           0.734    
  -------------------------------------------------------------------
                         slack                                  1.111    

Slack (MET) :             1.115ns  (arrival time - required time)
  Source:                 rst_reg_replica_4/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]/CLR
                            (removal check against rising-edge clock clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0_1 rise@0.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.304ns  (logic 0.190ns (14.572%)  route 1.114ns (85.428%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.553    -0.576    clk
    SLICE_X38Y69         FDPE                                         r  rst_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDPE (Prop_fdpe_C_Q)         0.164    -0.412 f  rst_reg_replica_4/Q
                         net (fo=1, routed)           0.489     0.077    rst_repN_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.103 f  rst_BUFG_inst/O
                         net (fo=2408, routed)        0.625     0.728    hci0/uart_blk/uart_baud_clk_blk/SR[0]
    SLICE_X41Y47         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.834    -0.335    hci0/uart_blk/uart_baud_clk_blk/clk_out5
    SLICE_X41Y47         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]/C
                         clock pessimism              0.039    -0.295    
    SLICE_X41Y47         FDCE (Remov_fdce_C_CLR)     -0.092    -0.387    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                           0.728    
  -------------------------------------------------------------------
                         slack                                  1.115    

Slack (MET) :             1.115ns  (arrival time - required time)
  Source:                 rst_reg_replica_4/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]/CLR
                            (removal check against rising-edge clock clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0_1 rise@0.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.304ns  (logic 0.190ns (14.572%)  route 1.114ns (85.428%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.553    -0.576    clk
    SLICE_X38Y69         FDPE                                         r  rst_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDPE (Prop_fdpe_C_Q)         0.164    -0.412 f  rst_reg_replica_4/Q
                         net (fo=1, routed)           0.489     0.077    rst_repN_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.103 f  rst_BUFG_inst/O
                         net (fo=2408, routed)        0.625     0.728    hci0/uart_blk/uart_baud_clk_blk/SR[0]
    SLICE_X41Y48         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3663, routed)        0.834    -0.335    hci0/uart_blk/uart_baud_clk_blk/clk_out5
    SLICE_X41Y48         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]/C
                         clock pessimism              0.039    -0.295    
    SLICE_X41Y48         FDCE (Remov_fdce_C_CLR)     -0.092    -0.387    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                           0.728    
  -------------------------------------------------------------------
                         slack                                  1.115    





