Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sat Feb 15 02:08:19 2025
| Host         : James running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file MicroBlaze_wrapper_timing_summary_routed.rpt -pb MicroBlaze_wrapper_timing_summary_routed.pb -rpx MicroBlaze_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : MicroBlaze_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-6   Critical Warning  No common primary clock between related clocks      1           
TIMING-7   Critical Warning  No common node between related clocks               1           
TIMING-17  Critical Warning  Non-clocked sequential cell                         92          
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
TIMING-16  Warning           Large setup violation                               333         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (92)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (571)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (92)
-------------------------
 There are 92 register/latch pins with no clock driven by root clock pin: MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (571)
--------------------------------------------------
 There are 571 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.012     -745.895                    623                 4721        0.051        0.000                      0                 4721        1.100        0.000                       0                  1908  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                ------------         ----------      --------------
MicroBlaze_i/clk_wiz_0/inst/clk_in1  {0.000 2.500}        5.000           200.000         
  clk_out1_MicroBlaze_clk_wiz_0_0    {0.000 31.250}       62.500          16.000          
  clkfbout_MicroBlaze_clk_wiz_0_0    {0.000 2.500}        5.000           200.000         
clk_fpga_0                           {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
MicroBlaze_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    1.100        0.000                       0                     1  
  clk_out1_MicroBlaze_clk_wiz_0_0         22.827        0.000                      0                  101        0.221        0.000                      0                  101       30.750        0.000                       0                    91  
  clkfbout_MicroBlaze_clk_wiz_0_0                                                                                                                                                      2.845        0.000                       0                     3  
clk_fpga_0                                -3.012     -745.895                    623                 4608        0.051        0.000                      0                 4608        1.520        0.000                       0                  1813  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_MicroBlaze_clk_wiz_0_0  clk_fpga_0                             0.411        0.000                      0                   12        0.152        0.000                      0                   12  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                       From Clock                       To Clock                       
----------                       ----------                       --------                       
(none)                                                                                             
(none)                           clk_fpga_0                                                        
(none)                           clkfbout_MicroBlaze_clk_wiz_0_0                                   
(none)                                                            clk_out1_MicroBlaze_clk_wiz_0_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  MicroBlaze_i/clk_wiz_0/inst/clk_in1
  To Clock:  MicroBlaze_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MicroBlaze_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { MicroBlaze_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y1  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X0Y1  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y1  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y1  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y1  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y1  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_MicroBlaze_clk_wiz_0_0
  To Clock:  clk_out1_MicroBlaze_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       22.827ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.221ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       30.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.827ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.213ns  (logic 2.337ns (28.455%)  route 5.876ns (71.545%))
  Logic Levels:           7  (CARRY4=2 LUT1=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 32.738 - 31.250 ) 
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        1.666     1.666    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -1.858 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     0.003 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.657     1.660    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X29Y24         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y24         FDRE (Prop_fdre_C_Q)         0.456     2.116 f  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[6]/Q
                         net (fo=5, routed)           0.890     3.006    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[6]
    SLICE_X28Y24         LUT1 (Prop_lut1_I0_O)        0.124     3.130 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.130    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__0_i_3_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.663 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     3.672    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__0_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.987 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__1/O[3]
                         net (fo=1, routed)           0.946     4.933    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0[12]
    SLICE_X30Y26         LUT4 (Prop_lut4_I1_O)        0.307     5.240 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_13/O
                         net (fo=1, routed)           0.999     6.239    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_13_n_0
    SLICE_X30Y25         LUT5 (Prop_lut5_I4_O)        0.124     6.363 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_9/O
                         net (fo=2, routed)           0.823     7.186    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_9_n_0
    SLICE_X30Y27         LUT4 (Prop_lut4_I1_O)        0.150     7.336 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[7]_i_2/O
                         net (fo=8, routed)           1.235     8.571    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[7]_i_2_n_0
    SLICE_X32Y25         LUT6 (Prop_lut6_I4_O)        0.328     8.899 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[2]_i_1/O
                         net (fo=2, routed)           0.974     9.873    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[2]_i_1_n_0
    SLICE_X28Y25         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y15       BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        1.477    32.727    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164    29.563 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.162    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    31.253 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.485    32.738    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X28Y25         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.105    32.843    
                         clock uncertainty           -0.089    32.754    
    SLICE_X28Y25         FDRE (Setup_fdre_C_D)       -0.054    32.700    MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[2]
  -------------------------------------------------------------------
                         required time                         32.700    
                         arrival time                          -9.873    
  -------------------------------------------------------------------
                         slack                                 22.827    

Slack (MET) :             23.213ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.842ns  (logic 2.337ns (29.799%)  route 5.505ns (70.201%))
  Logic Levels:           7  (CARRY4=2 LUT1=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 32.739 - 31.250 ) 
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        1.666     1.666    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -1.858 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     0.003 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.657     1.660    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X29Y24         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y24         FDRE (Prop_fdre_C_Q)         0.456     2.116 f  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[6]/Q
                         net (fo=5, routed)           0.890     3.006    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[6]
    SLICE_X28Y24         LUT1 (Prop_lut1_I0_O)        0.124     3.130 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.130    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__0_i_3_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.663 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     3.672    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__0_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.987 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__1/O[3]
                         net (fo=1, routed)           0.946     4.933    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0[12]
    SLICE_X30Y26         LUT4 (Prop_lut4_I1_O)        0.307     5.240 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_13/O
                         net (fo=1, routed)           0.999     6.239    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_13_n_0
    SLICE_X30Y25         LUT5 (Prop_lut5_I4_O)        0.124     6.363 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_9/O
                         net (fo=2, routed)           0.823     7.186    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_9_n_0
    SLICE_X30Y27         LUT4 (Prop_lut4_I1_O)        0.150     7.336 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[7]_i_2/O
                         net (fo=8, routed)           1.235     8.571    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[7]_i_2_n_0
    SLICE_X32Y25         LUT6 (Prop_lut6_I4_O)        0.328     8.899 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[2]_i_1/O
                         net (fo=2, routed)           0.604     9.502    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[2]_i_1_n_0
    SLICE_X32Y25         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y15       BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        1.477    32.727    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164    29.563 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.162    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    31.253 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.486    32.739    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X32Y25         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.105    32.844    
                         clock uncertainty           -0.089    32.755    
    SLICE_X32Y25         FDRE (Setup_fdre_C_D)       -0.040    32.715    MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[2]
  -------------------------------------------------------------------
                         required time                         32.715    
                         arrival time                          -9.502    
  -------------------------------------------------------------------
                         slack                                 23.213    

Slack (MET) :             23.323ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.721ns  (logic 2.337ns (30.269%)  route 5.384ns (69.731%))
  Logic Levels:           7  (CARRY4=2 LUT1=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 32.738 - 31.250 ) 
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        1.666     1.666    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -1.858 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     0.003 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.657     1.660    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X29Y24         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y24         FDRE (Prop_fdre_C_Q)         0.456     2.116 f  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[6]/Q
                         net (fo=5, routed)           0.890     3.006    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[6]
    SLICE_X28Y24         LUT1 (Prop_lut1_I0_O)        0.124     3.130 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.130    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__0_i_3_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.663 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     3.672    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__0_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.987 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__1/O[3]
                         net (fo=1, routed)           0.946     4.933    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0[12]
    SLICE_X30Y26         LUT4 (Prop_lut4_I1_O)        0.307     5.240 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_13/O
                         net (fo=1, routed)           0.999     6.239    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_13_n_0
    SLICE_X30Y25         LUT5 (Prop_lut5_I4_O)        0.124     6.363 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_9/O
                         net (fo=2, routed)           0.823     7.186    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_9_n_0
    SLICE_X30Y27         LUT4 (Prop_lut4_I1_O)        0.150     7.336 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[7]_i_2/O
                         net (fo=8, routed)           0.849     8.185    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[7]_i_2_n_0
    SLICE_X32Y24         LUT6 (Prop_lut6_I4_O)        0.328     8.513 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[0]_i_1/O
                         net (fo=2, routed)           0.867     9.381    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[0]_i_1_n_0
    SLICE_X28Y25         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y15       BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        1.477    32.727    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164    29.563 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.162    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    31.253 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.485    32.738    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X28Y25         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.105    32.843    
                         clock uncertainty           -0.089    32.754    
    SLICE_X28Y25         FDRE (Setup_fdre_C_D)       -0.051    32.703    MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[0]
  -------------------------------------------------------------------
                         required time                         32.703    
                         arrival time                          -9.381    
  -------------------------------------------------------------------
                         slack                                 23.323    

Slack (MET) :             23.405ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.661ns  (logic 2.107ns (27.504%)  route 5.554ns (72.496%))
  Logic Levels:           7  (CARRY4=2 LUT1=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 32.738 - 31.250 ) 
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        1.666     1.666    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -1.858 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     0.003 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.657     1.660    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X29Y24         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y24         FDRE (Prop_fdre_C_Q)         0.456     2.116 f  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[6]/Q
                         net (fo=5, routed)           0.890     3.006    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[6]
    SLICE_X28Y24         LUT1 (Prop_lut1_I0_O)        0.124     3.130 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.130    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__0_i_3_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.663 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     3.672    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__0_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.987 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__1/O[3]
                         net (fo=1, routed)           0.946     4.933    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0[12]
    SLICE_X30Y26         LUT4 (Prop_lut4_I1_O)        0.307     5.240 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_13/O
                         net (fo=1, routed)           0.999     6.239    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_13_n_0
    SLICE_X30Y25         LUT5 (Prop_lut5_I4_O)        0.124     6.363 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_9/O
                         net (fo=2, routed)           0.823     7.186    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_9_n_0
    SLICE_X30Y27         LUT3 (Prop_lut3_I1_O)        0.124     7.310 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_5/O
                         net (fo=4, routed)           0.986     8.296    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_5_n_0
    SLICE_X32Y25         LUT5 (Prop_lut5_I3_O)        0.124     8.420 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[10]_i_1/O
                         net (fo=2, routed)           0.900     9.321    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[10]_i_1_n_0
    SLICE_X31Y24         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y15       BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        1.477    32.727    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164    29.563 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.162    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    31.253 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.485    32.738    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X31Y24         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.140    32.878    
                         clock uncertainty           -0.089    32.789    
    SLICE_X31Y24         FDRE (Setup_fdre_C_D)       -0.064    32.725    MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[10]
  -------------------------------------------------------------------
                         required time                         32.725    
                         arrival time                          -9.321    
  -------------------------------------------------------------------
                         slack                                 23.405    

Slack (MET) :             23.450ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.622ns  (logic 2.337ns (30.662%)  route 5.285ns (69.338%))
  Logic Levels:           7  (CARRY4=2 LUT1=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 32.738 - 31.250 ) 
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        1.666     1.666    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -1.858 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     0.003 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.657     1.660    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X29Y24         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y24         FDRE (Prop_fdre_C_Q)         0.456     2.116 f  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[6]/Q
                         net (fo=5, routed)           0.890     3.006    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[6]
    SLICE_X28Y24         LUT1 (Prop_lut1_I0_O)        0.124     3.130 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.130    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__0_i_3_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.663 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     3.672    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__0_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.987 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__1/O[3]
                         net (fo=1, routed)           0.946     4.933    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0[12]
    SLICE_X30Y26         LUT4 (Prop_lut4_I1_O)        0.307     5.240 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_13/O
                         net (fo=1, routed)           0.999     6.239    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_13_n_0
    SLICE_X30Y25         LUT5 (Prop_lut5_I4_O)        0.124     6.363 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_9/O
                         net (fo=2, routed)           0.823     7.186    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_9_n_0
    SLICE_X30Y27         LUT4 (Prop_lut4_I1_O)        0.150     7.336 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[7]_i_2/O
                         net (fo=8, routed)           0.846     8.182    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[7]_i_2_n_0
    SLICE_X32Y24         LUT6 (Prop_lut6_I2_O)        0.328     8.510 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[6]_i_1/O
                         net (fo=2, routed)           0.772     9.282    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[6]_i_1_n_0
    SLICE_X31Y24         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y15       BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        1.477    32.727    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164    29.563 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.162    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    31.253 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.485    32.738    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X31Y24         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.140    32.878    
                         clock uncertainty           -0.089    32.789    
    SLICE_X31Y24         FDRE (Setup_fdre_C_D)       -0.058    32.731    MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[6]
  -------------------------------------------------------------------
                         required time                         32.731    
                         arrival time                          -9.282    
  -------------------------------------------------------------------
                         slack                                 23.450    

Slack (MET) :             23.461ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.611ns  (logic 2.337ns (30.704%)  route 5.274ns (69.296%))
  Logic Levels:           7  (CARRY4=2 LUT1=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 32.739 - 31.250 ) 
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        1.666     1.666    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -1.858 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     0.003 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.657     1.660    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X29Y24         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y24         FDRE (Prop_fdre_C_Q)         0.456     2.116 f  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[6]/Q
                         net (fo=5, routed)           0.890     3.006    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[6]
    SLICE_X28Y24         LUT1 (Prop_lut1_I0_O)        0.124     3.130 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.130    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__0_i_3_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.663 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     3.672    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__0_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.987 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__1/O[3]
                         net (fo=1, routed)           0.946     4.933    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0[12]
    SLICE_X30Y26         LUT4 (Prop_lut4_I1_O)        0.307     5.240 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_13/O
                         net (fo=1, routed)           0.999     6.239    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_13_n_0
    SLICE_X30Y25         LUT5 (Prop_lut5_I4_O)        0.124     6.363 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_9/O
                         net (fo=2, routed)           0.823     7.186    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_9_n_0
    SLICE_X30Y27         LUT4 (Prop_lut4_I1_O)        0.150     7.336 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[7]_i_2/O
                         net (fo=8, routed)           1.000     8.336    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[7]_i_2_n_0
    SLICE_X32Y25         LUT6 (Prop_lut6_I2_O)        0.328     8.664 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[4]_i_1/O
                         net (fo=2, routed)           0.608     9.271    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[4]_i_1_n_0
    SLICE_X32Y25         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y15       BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        1.477    32.727    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164    29.563 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.162    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    31.253 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.486    32.739    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X32Y25         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.105    32.844    
                         clock uncertainty           -0.089    32.755    
    SLICE_X32Y25         FDRE (Setup_fdre_C_D)       -0.023    32.732    MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[4]
  -------------------------------------------------------------------
                         required time                         32.732    
                         arrival time                          -9.271    
  -------------------------------------------------------------------
                         slack                                 23.461    

Slack (MET) :             23.521ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.516ns  (logic 2.337ns (31.096%)  route 5.179ns (68.904%))
  Logic Levels:           7  (CARRY4=2 LUT1=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 32.738 - 31.250 ) 
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        1.666     1.666    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -1.858 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     0.003 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.657     1.660    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X29Y24         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y24         FDRE (Prop_fdre_C_Q)         0.456     2.116 f  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[6]/Q
                         net (fo=5, routed)           0.890     3.006    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[6]
    SLICE_X28Y24         LUT1 (Prop_lut1_I0_O)        0.124     3.130 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.130    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__0_i_3_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.663 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     3.672    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__0_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.987 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__1/O[3]
                         net (fo=1, routed)           0.946     4.933    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0[12]
    SLICE_X30Y26         LUT4 (Prop_lut4_I1_O)        0.307     5.240 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_13/O
                         net (fo=1, routed)           0.999     6.239    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_13_n_0
    SLICE_X30Y25         LUT5 (Prop_lut5_I4_O)        0.124     6.363 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_9/O
                         net (fo=2, routed)           0.823     7.186    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_9_n_0
    SLICE_X30Y27         LUT4 (Prop_lut4_I1_O)        0.150     7.336 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[7]_i_2/O
                         net (fo=8, routed)           0.503     7.839    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[7]_i_2_n_0
    SLICE_X31Y24         LUT6 (Prop_lut6_I2_O)        0.328     8.167 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[5]_i_1/O
                         net (fo=2, routed)           1.009     9.176    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[5]_i_1_n_0
    SLICE_X28Y25         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y15       BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        1.477    32.727    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164    29.563 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.162    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    31.253 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.485    32.738    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X28Y25         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.105    32.843    
                         clock uncertainty           -0.089    32.754    
    SLICE_X28Y25         FDRE (Setup_fdre_C_D)       -0.058    32.696    MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[5]
  -------------------------------------------------------------------
                         required time                         32.696    
                         arrival time                          -9.176    
  -------------------------------------------------------------------
                         slack                                 23.521    

Slack (MET) :             23.527ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.525ns  (logic 2.337ns (31.058%)  route 5.188ns (68.942%))
  Logic Levels:           7  (CARRY4=2 LUT1=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 32.738 - 31.250 ) 
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        1.666     1.666    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -1.858 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     0.003 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.657     1.660    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X29Y24         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y24         FDRE (Prop_fdre_C_Q)         0.456     2.116 f  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[6]/Q
                         net (fo=5, routed)           0.890     3.006    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[6]
    SLICE_X28Y24         LUT1 (Prop_lut1_I0_O)        0.124     3.130 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.130    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__0_i_3_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.663 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     3.672    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__0_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.987 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__1/O[3]
                         net (fo=1, routed)           0.946     4.933    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0[12]
    SLICE_X30Y26         LUT4 (Prop_lut4_I1_O)        0.307     5.240 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_13/O
                         net (fo=1, routed)           0.999     6.239    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_13_n_0
    SLICE_X30Y25         LUT5 (Prop_lut5_I4_O)        0.124     6.363 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_9/O
                         net (fo=2, routed)           0.823     7.186    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_9_n_0
    SLICE_X30Y27         LUT4 (Prop_lut4_I1_O)        0.150     7.336 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[7]_i_2/O
                         net (fo=8, routed)           1.000     8.336    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[7]_i_2_n_0
    SLICE_X32Y25         LUT6 (Prop_lut6_I2_O)        0.328     8.664 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[4]_i_1/O
                         net (fo=2, routed)           0.521     9.185    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[4]_i_1_n_0
    SLICE_X31Y24         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y15       BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        1.477    32.727    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164    29.563 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.162    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    31.253 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.485    32.738    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X31Y24         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.140    32.878    
                         clock uncertainty           -0.089    32.789    
    SLICE_X31Y24         FDRE (Setup_fdre_C_D)       -0.078    32.711    MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[4]
  -------------------------------------------------------------------
                         required time                         32.711    
                         arrival time                          -9.185    
  -------------------------------------------------------------------
                         slack                                 23.527    

Slack (MET) :             23.535ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.499ns  (logic 2.337ns (31.163%)  route 5.162ns (68.837%))
  Logic Levels:           7  (CARRY4=2 LUT1=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 32.738 - 31.250 ) 
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        1.666     1.666    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -1.858 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     0.003 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.657     1.660    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X29Y24         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y24         FDRE (Prop_fdre_C_Q)         0.456     2.116 f  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[6]/Q
                         net (fo=5, routed)           0.890     3.006    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[6]
    SLICE_X28Y24         LUT1 (Prop_lut1_I0_O)        0.124     3.130 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.130    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__0_i_3_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.663 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     3.672    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__0_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.987 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__1/O[3]
                         net (fo=1, routed)           0.946     4.933    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0[12]
    SLICE_X30Y26         LUT4 (Prop_lut4_I1_O)        0.307     5.240 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_13/O
                         net (fo=1, routed)           0.999     6.239    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_13_n_0
    SLICE_X30Y25         LUT5 (Prop_lut5_I4_O)        0.124     6.363 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_9/O
                         net (fo=2, routed)           0.823     7.186    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_9_n_0
    SLICE_X30Y27         LUT4 (Prop_lut4_I1_O)        0.150     7.336 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[7]_i_2/O
                         net (fo=8, routed)           0.826     8.162    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[7]_i_2_n_0
    SLICE_X30Y25         LUT6 (Prop_lut6_I2_O)        0.328     8.490 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[7]_i_1/O
                         net (fo=2, routed)           0.670     9.159    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[7]_i_1_n_0
    SLICE_X28Y25         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y15       BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        1.477    32.727    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164    29.563 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.162    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    31.253 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.485    32.738    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X28Y25         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.105    32.843    
                         clock uncertainty           -0.089    32.754    
    SLICE_X28Y25         FDRE (Setup_fdre_C_D)       -0.060    32.694    MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[7]
  -------------------------------------------------------------------
                         required time                         32.694    
                         arrival time                          -9.159    
  -------------------------------------------------------------------
                         slack                                 23.535    

Slack (MET) :             23.607ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.467ns  (logic 2.107ns (28.217%)  route 5.360ns (71.783%))
  Logic Levels:           7  (CARRY4=2 LUT1=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 32.738 - 31.250 ) 
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        1.666     1.666    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -1.858 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     0.003 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.657     1.660    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X29Y24         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y24         FDRE (Prop_fdre_C_Q)         0.456     2.116 f  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[6]/Q
                         net (fo=5, routed)           0.890     3.006    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[6]
    SLICE_X28Y24         LUT1 (Prop_lut1_I0_O)        0.124     3.130 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.130    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__0_i_3_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.663 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     3.672    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__0_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.987 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__1/O[3]
                         net (fo=1, routed)           0.946     4.933    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0[12]
    SLICE_X30Y26         LUT4 (Prop_lut4_I1_O)        0.307     5.240 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_13/O
                         net (fo=1, routed)           0.999     6.239    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_13_n_0
    SLICE_X30Y25         LUT5 (Prop_lut5_I4_O)        0.124     6.363 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_9/O
                         net (fo=2, routed)           0.823     7.186    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_9_n_0
    SLICE_X30Y27         LUT3 (Prop_lut3_I1_O)        0.124     7.310 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_5/O
                         net (fo=4, routed)           0.935     8.245    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_5_n_0
    SLICE_X32Y25         LUT5 (Prop_lut5_I3_O)        0.124     8.369 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[8]_i_1/O
                         net (fo=2, routed)           0.758     9.127    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[8]_i_1_n_0
    SLICE_X31Y24         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y15       BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        1.477    32.727    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164    29.563 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.162    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    31.253 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.485    32.738    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X31Y24         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.140    32.878    
                         clock uncertainty           -0.089    32.789    
    SLICE_X31Y24         FDRE (Setup_fdre_C_D)       -0.055    32.734    MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[8]
  -------------------------------------------------------------------
                         required time                         32.734    
                         arrival time                          -9.127    
  -------------------------------------------------------------------
                         slack                                 23.607    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns)
  Data Path Delay:        0.349ns  (logic 0.212ns (60.728%)  route 0.137ns (39.274%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns = ( 32.069 - 31.250 ) 
    Source Clock Delay      (SCD):    0.554ns = ( 31.804 - 31.250 ) 
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y15       BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        0.544    31.794    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    30.744 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    31.226    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    31.252 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.552    31.804    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X32Y25         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y25         FDRE (Prop_fdre_C_Q)         0.167    31.971 r  MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[8]/Q
                         net (fo=1, routed)           0.137    32.108    MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave[8]
    SLICE_X32Y25         LUT5 (Prop_lut5_I0_O)        0.045    32.153 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[8]_i_1/O
                         net (fo=2, routed)           0.000    32.153    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[8]_i_1_n_0
    SLICE_X32Y25         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y15       BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        0.811    32.061    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    30.695 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    31.223    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    31.252 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.817    32.069    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X32Y25         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[8]/C  (IS_INVERTED)
                         clock pessimism             -0.262    31.807    
    SLICE_X32Y25         FDRE (Hold_fdre_C_D)         0.125    31.932    MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[8]
  -------------------------------------------------------------------
                         required time                        -31.932    
                         arrival time                          32.153    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.268ns (76.960%)  route 0.080ns (23.040%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        0.544     0.544    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.002 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.552     0.554    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X29Y25         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[10]/Q
                         net (fo=5, routed)           0.080     0.775    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[10]
    SLICE_X29Y25         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.902 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.902    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[8]_i_1_n_4
    SLICE_X29Y25         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        0.811     0.811    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.555 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.002 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.817     0.819    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X29Y25         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[11]/C
                         clock pessimism             -0.265     0.554    
    SLICE_X29Y25         FDRE (Hold_fdre_C_D)         0.105     0.659    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.659    
                         arrival time                           0.902    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Serializer_0/inst/clkCounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Serializer_0/inst/clkCounter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.268ns (76.574%)  route 0.082ns (23.426%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        0.544     0.544    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.002 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.591     0.593    MicroBlaze_i/Serializer_0/inst/clk16MHz
    SLICE_X36Y9          FDRE                                         r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y9          FDRE (Prop_fdre_C_Q)         0.141     0.734 r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[6]/Q
                         net (fo=5, routed)           0.082     0.816    MicroBlaze_i/Serializer_0/inst/clkCounter_reg[6]
    SLICE_X36Y9          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.943 r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.943    MicroBlaze_i/Serializer_0/inst/clkCounter_reg[4]_i_1_n_4
    SLICE_X36Y9          FDRE                                         r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        0.811     0.811    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.555 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.002 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.860     0.862    MicroBlaze_i/Serializer_0/inst/clk16MHz
    SLICE_X36Y9          FDRE                                         r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[7]/C
                         clock pessimism             -0.269     0.593    
    SLICE_X36Y9          FDRE (Hold_fdre_C_D)         0.105     0.698    MicroBlaze_i/Serializer_0/inst/clkCounter_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                           0.943    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Serializer_0/inst/clkCounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Serializer_0/inst/clkCounter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.268ns (76.574%)  route 0.082ns (23.426%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        0.544     0.544    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.002 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.590     0.592    MicroBlaze_i/Serializer_0/inst/clk16MHz
    SLICE_X36Y10         FDRE                                         r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y10         FDRE (Prop_fdre_C_Q)         0.141     0.733 r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[10]/Q
                         net (fo=5, routed)           0.082     0.815    MicroBlaze_i/Serializer_0/inst/clkCounter_reg[10]
    SLICE_X36Y10         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.942 r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.942    MicroBlaze_i/Serializer_0/inst/clkCounter_reg[8]_i_1_n_4
    SLICE_X36Y10         FDRE                                         r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        0.811     0.811    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.555 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.002 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.859     0.861    MicroBlaze_i/Serializer_0/inst/clk16MHz
    SLICE_X36Y10         FDRE                                         r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[11]/C
                         clock pessimism             -0.269     0.592    
    SLICE_X36Y10         FDRE (Hold_fdre_C_D)         0.105     0.697    MicroBlaze_i/Serializer_0/inst/clkCounter_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.697    
                         arrival time                           0.942    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Serializer_0/inst/clkCounter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Serializer_0/inst/clkCounter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.268ns (76.574%)  route 0.082ns (23.426%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        0.544     0.544    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.002 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.588     0.590    MicroBlaze_i/Serializer_0/inst/clk16MHz
    SLICE_X36Y13         FDRE                                         r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y13         FDRE (Prop_fdre_C_Q)         0.141     0.731 r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[22]/Q
                         net (fo=5, routed)           0.082     0.813    MicroBlaze_i/Serializer_0/inst/clkCounter_reg[22]
    SLICE_X36Y13         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.940 r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.940    MicroBlaze_i/Serializer_0/inst/clkCounter_reg[20]_i_1_n_4
    SLICE_X36Y13         FDRE                                         r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        0.811     0.811    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.555 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.002 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.856     0.858    MicroBlaze_i/Serializer_0/inst/clk16MHz
    SLICE_X36Y13         FDRE                                         r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[23]/C
                         clock pessimism             -0.268     0.590    
    SLICE_X36Y13         FDRE (Hold_fdre_C_D)         0.105     0.695    MicroBlaze_i/Serializer_0/inst/clkCounter_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.695    
                         arrival time                           0.940    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Serializer_0/inst/clkCounter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Serializer_0/inst/clkCounter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.268ns (76.574%)  route 0.082ns (23.426%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        0.544     0.544    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.002 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.588     0.590    MicroBlaze_i/Serializer_0/inst/clk16MHz
    SLICE_X36Y14         FDRE                                         r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y14         FDRE (Prop_fdre_C_Q)         0.141     0.731 r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[26]/Q
                         net (fo=5, routed)           0.082     0.813    MicroBlaze_i/Serializer_0/inst/clkCounter_reg[26]
    SLICE_X36Y14         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.940 r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.940    MicroBlaze_i/Serializer_0/inst/clkCounter_reg[24]_i_1_n_4
    SLICE_X36Y14         FDRE                                         r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        0.811     0.811    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.555 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.002 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.856     0.858    MicroBlaze_i/Serializer_0/inst/clk16MHz
    SLICE_X36Y14         FDRE                                         r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[27]/C
                         clock pessimism             -0.268     0.590    
    SLICE_X36Y14         FDRE (Hold_fdre_C_D)         0.105     0.695    MicroBlaze_i/Serializer_0/inst/clkCounter_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.695    
                         arrival time                           0.940    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Serializer_0/inst/clkCounter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Serializer_0/inst/clkCounter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.268ns (76.574%)  route 0.082ns (23.426%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        0.544     0.544    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.002 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.588     0.590    MicroBlaze_i/Serializer_0/inst/clk16MHz
    SLICE_X36Y15         FDRE                                         r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDRE (Prop_fdre_C_Q)         0.141     0.731 r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[30]/Q
                         net (fo=5, routed)           0.082     0.813    MicroBlaze_i/Serializer_0/inst/clkCounter_reg[30]
    SLICE_X36Y15         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.940 r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.940    MicroBlaze_i/Serializer_0/inst/clkCounter_reg[28]_i_1_n_4
    SLICE_X36Y15         FDRE                                         r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        0.811     0.811    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.555 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.002 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.855     0.857    MicroBlaze_i/Serializer_0/inst/clk16MHz
    SLICE_X36Y15         FDRE                                         r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[31]/C
                         clock pessimism             -0.267     0.590    
    SLICE_X36Y15         FDRE (Hold_fdre_C_D)         0.105     0.695    MicroBlaze_i/Serializer_0/inst/clkCounter_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.695    
                         arrival time                           0.940    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns)
  Data Path Delay:        0.347ns  (logic 0.191ns (55.027%)  route 0.156ns (44.974%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns = ( 32.070 - 31.250 ) 
    Source Clock Delay      (SCD):    0.555ns = ( 31.805 - 31.250 ) 
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y15       BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        0.544    31.794    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    30.744 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    31.226    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    31.252 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.553    31.805    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X31Y26         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y26         FDRE (Prop_fdre_C_Q)         0.146    31.951 r  MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[1]/Q
                         net (fo=1, routed)           0.156    32.107    MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave[1]
    SLICE_X31Y26         LUT6 (Prop_lut6_I0_O)        0.045    32.152 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[1]_i_1/O
                         net (fo=2, routed)           0.000    32.152    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[1]_i_1_n_0
    SLICE_X31Y26         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y15       BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        0.811    32.061    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    30.695 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    31.223    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    31.252 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.818    32.070    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X31Y26         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.262    31.808    
    SLICE_X31Y26         FDRE (Hold_fdre_C_D)         0.098    31.906    MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[1]
  -------------------------------------------------------------------
                         required time                        -31.906    
                         arrival time                          32.152    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns)
  Data Path Delay:        0.375ns  (logic 0.212ns (56.518%)  route 0.163ns (43.482%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns = ( 32.069 - 31.250 ) 
    Source Clock Delay      (SCD):    0.554ns = ( 31.804 - 31.250 ) 
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y15       BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        0.544    31.794    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    30.744 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    31.226    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    31.252 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.552    31.804    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X32Y24         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y24         FDRE (Prop_fdre_C_Q)         0.167    31.971 r  MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[0]/Q
                         net (fo=1, routed)           0.163    32.134    MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave[0]
    SLICE_X32Y24         LUT6 (Prop_lut6_I0_O)        0.045    32.179 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[0]_i_1/O
                         net (fo=2, routed)           0.000    32.179    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[0]_i_1_n_0
    SLICE_X32Y24         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y15       BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        0.811    32.061    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    30.695 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    31.223    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    31.252 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.817    32.069    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X32Y24         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.262    31.807    
    SLICE_X32Y24         FDRE (Hold_fdre_C_D)         0.124    31.931    MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[0]
  -------------------------------------------------------------------
                         required time                        -31.931    
                         arrival time                          32.179    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Serializer_0/inst/clkCounter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Serializer_0/inst/clkCounter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.265ns (74.950%)  route 0.089ns (25.050%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        0.544     0.544    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.002 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.590     0.592    MicroBlaze_i/Serializer_0/inst/clk16MHz
    SLICE_X36Y11         FDRE                                         r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y11         FDRE (Prop_fdre_C_Q)         0.141     0.733 r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[12]/Q
                         net (fo=5, routed)           0.089     0.821    MicroBlaze_i/Serializer_0/inst/clkCounter_reg[12]
    SLICE_X36Y11         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.945 r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.945    MicroBlaze_i/Serializer_0/inst/clkCounter_reg[12]_i_1_n_6
    SLICE_X36Y11         FDRE                                         r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        0.811     0.811    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.555 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.002 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.859     0.861    MicroBlaze_i/Serializer_0/inst/clk16MHz
    SLICE_X36Y11         FDRE                                         r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[13]/C
                         clock pessimism             -0.269     0.592    
    SLICE_X36Y11         FDRE (Hold_fdre_C_D)         0.105     0.697    MicroBlaze_i/Serializer_0/inst/clkCounter_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.697    
                         arrival time                           0.945    
  -------------------------------------------------------------------
                         slack                                  0.249    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_MicroBlaze_clk_wiz_0_0
Waveform(ns):       { 0.000 31.250 }
Period(ns):         62.500
Sources:            { MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         62.500      60.345     BUFGCTRL_X0Y30   MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         62.500      61.251     MMCME2_ADV_X0Y1  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X32Y24     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X32Y25     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X30Y25     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X31Y26     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X32Y25     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X30Y26     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X32Y25     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X32Y24     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       62.500      150.860    MMCME2_ADV_X0Y1  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X32Y24     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X32Y24     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X32Y25     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X32Y25     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X30Y25     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X30Y25     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X31Y26     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X31Y26     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X32Y25     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X32Y25     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X32Y24     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X32Y24     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X32Y25     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X32Y25     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X30Y25     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X30Y25     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X31Y26     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X31Y26     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X32Y25     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X32Y25     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_MicroBlaze_clk_wiz_0_0
  To Clock:  clkfbout_MicroBlaze_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_MicroBlaze_clk_wiz_0_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         5.000       2.845      BUFGCTRL_X0Y31   MicroBlaze_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y1  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y1  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X0Y1  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y1  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :          623  Failing Endpoints,  Worst Slack       -3.012ns,  Total Violation     -745.895ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.012ns  (required time - arrival time)
  Source:                 MicroBlaze_i/CC_0/inst/count_reg[4]/C
                            (falling edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/AddressFixer_0/inst/address_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        4.842ns  (logic 2.654ns (54.811%)  route 2.188ns (45.189%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT2=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 7.674 - 5.000 ) 
    Source Clock Delay      (SCD):    2.968ns = ( 5.468 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        1.660     5.468    MicroBlaze_i/CC_0/inst/clk
    SLICE_X17Y21         FDSE                                         r  MicroBlaze_i/CC_0/inst/count_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y21         FDSE (Prop_fdse_C_Q)         0.459     5.927 f  MicroBlaze_i/CC_0/inst/count_reg[4]/Q
                         net (fo=17, routed)          0.330     6.257    MicroBlaze_i/AddressFixer_0/inst/counter[4]
    SLICE_X19Y21         LUT1 (Prop_lut1_I0_O)        0.124     6.381 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry_i_2/O
                         net (fo=1, routed)           0.000     6.381    MicroBlaze_i/AddressFixer_0/inst/address3_carry_i_2_n_0
    SLICE_X19Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.931 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.931    MicroBlaze_i/AddressFixer_0/inst/address3_carry_n_0
    SLICE_X19Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.244 f  MicroBlaze_i/AddressFixer_0/inst/address3_carry__0/O[3]
                         net (fo=4, routed)           0.732     7.976    MicroBlaze_i/AddressFixer_0/inst/address3[10]
    SLICE_X17Y22         LUT2 (Prop_lut2_I0_O)        0.306     8.282 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.282    MicroBlaze_i/AddressFixer_0/inst/address2_carry__0_i_7_n_0
    SLICE_X17Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.832 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.832    MicroBlaze_i/AddressFixer_0/inst/address2_carry__0_n_0
    SLICE_X17Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.946 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.946    MicroBlaze_i/AddressFixer_0/inst/address2_carry__1_n_0
    SLICE_X17Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.060 f  MicroBlaze_i/AddressFixer_0/inst/address2_carry__2/CO[3]
                         net (fo=1, routed)           0.767     9.827    MicroBlaze_i/AddressFixer_0/inst/address2_carry__2_n_0
    SLICE_X18Y25         LUT2 (Prop_lut2_I1_O)        0.124     9.951 r  MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1/O
                         net (fo=12, routed)          0.359    10.310    MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1_n_0
    SLICE_X20Y25         FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     6.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        1.482     7.674    MicroBlaze_i/AddressFixer_0/inst/clk
    SLICE_X20Y25         FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[7]/C
                         clock pessimism              0.231     7.905    
                         clock uncertainty           -0.083     7.822    
    SLICE_X20Y25         FDRE (Setup_fdre_C_R)       -0.524     7.298    MicroBlaze_i/AddressFixer_0/inst/address_reg[7]
  -------------------------------------------------------------------
                         required time                          7.298    
                         arrival time                         -10.310    
  -------------------------------------------------------------------
                         slack                                 -3.012    

Slack (VIOLATED) :        -3.012ns  (required time - arrival time)
  Source:                 MicroBlaze_i/CC_0/inst/count_reg[4]/C
                            (falling edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/AddressFixer_0/inst/address_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        4.842ns  (logic 2.654ns (54.811%)  route 2.188ns (45.189%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT2=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 7.674 - 5.000 ) 
    Source Clock Delay      (SCD):    2.968ns = ( 5.468 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        1.660     5.468    MicroBlaze_i/CC_0/inst/clk
    SLICE_X17Y21         FDSE                                         r  MicroBlaze_i/CC_0/inst/count_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y21         FDSE (Prop_fdse_C_Q)         0.459     5.927 f  MicroBlaze_i/CC_0/inst/count_reg[4]/Q
                         net (fo=17, routed)          0.330     6.257    MicroBlaze_i/AddressFixer_0/inst/counter[4]
    SLICE_X19Y21         LUT1 (Prop_lut1_I0_O)        0.124     6.381 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry_i_2/O
                         net (fo=1, routed)           0.000     6.381    MicroBlaze_i/AddressFixer_0/inst/address3_carry_i_2_n_0
    SLICE_X19Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.931 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.931    MicroBlaze_i/AddressFixer_0/inst/address3_carry_n_0
    SLICE_X19Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.244 f  MicroBlaze_i/AddressFixer_0/inst/address3_carry__0/O[3]
                         net (fo=4, routed)           0.732     7.976    MicroBlaze_i/AddressFixer_0/inst/address3[10]
    SLICE_X17Y22         LUT2 (Prop_lut2_I0_O)        0.306     8.282 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.282    MicroBlaze_i/AddressFixer_0/inst/address2_carry__0_i_7_n_0
    SLICE_X17Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.832 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.832    MicroBlaze_i/AddressFixer_0/inst/address2_carry__0_n_0
    SLICE_X17Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.946 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.946    MicroBlaze_i/AddressFixer_0/inst/address2_carry__1_n_0
    SLICE_X17Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.060 f  MicroBlaze_i/AddressFixer_0/inst/address2_carry__2/CO[3]
                         net (fo=1, routed)           0.767     9.827    MicroBlaze_i/AddressFixer_0/inst/address2_carry__2_n_0
    SLICE_X18Y25         LUT2 (Prop_lut2_I1_O)        0.124     9.951 r  MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1/O
                         net (fo=12, routed)          0.359    10.310    MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1_n_0
    SLICE_X20Y25         FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     6.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        1.482     7.674    MicroBlaze_i/AddressFixer_0/inst/clk
    SLICE_X20Y25         FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[8]/C
                         clock pessimism              0.231     7.905    
                         clock uncertainty           -0.083     7.822    
    SLICE_X20Y25         FDRE (Setup_fdre_C_R)       -0.524     7.298    MicroBlaze_i/AddressFixer_0/inst/address_reg[8]
  -------------------------------------------------------------------
                         required time                          7.298    
                         arrival time                         -10.310    
  -------------------------------------------------------------------
                         slack                                 -3.012    

Slack (VIOLATED) :        -3.012ns  (required time - arrival time)
  Source:                 MicroBlaze_i/CC_0/inst/count_reg[4]/C
                            (falling edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/AddressFixer_0/inst/address_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        4.842ns  (logic 2.654ns (54.811%)  route 2.188ns (45.189%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT2=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 7.674 - 5.000 ) 
    Source Clock Delay      (SCD):    2.968ns = ( 5.468 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        1.660     5.468    MicroBlaze_i/CC_0/inst/clk
    SLICE_X17Y21         FDSE                                         r  MicroBlaze_i/CC_0/inst/count_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y21         FDSE (Prop_fdse_C_Q)         0.459     5.927 f  MicroBlaze_i/CC_0/inst/count_reg[4]/Q
                         net (fo=17, routed)          0.330     6.257    MicroBlaze_i/AddressFixer_0/inst/counter[4]
    SLICE_X19Y21         LUT1 (Prop_lut1_I0_O)        0.124     6.381 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry_i_2/O
                         net (fo=1, routed)           0.000     6.381    MicroBlaze_i/AddressFixer_0/inst/address3_carry_i_2_n_0
    SLICE_X19Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.931 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.931    MicroBlaze_i/AddressFixer_0/inst/address3_carry_n_0
    SLICE_X19Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.244 f  MicroBlaze_i/AddressFixer_0/inst/address3_carry__0/O[3]
                         net (fo=4, routed)           0.732     7.976    MicroBlaze_i/AddressFixer_0/inst/address3[10]
    SLICE_X17Y22         LUT2 (Prop_lut2_I0_O)        0.306     8.282 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.282    MicroBlaze_i/AddressFixer_0/inst/address2_carry__0_i_7_n_0
    SLICE_X17Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.832 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.832    MicroBlaze_i/AddressFixer_0/inst/address2_carry__0_n_0
    SLICE_X17Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.946 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.946    MicroBlaze_i/AddressFixer_0/inst/address2_carry__1_n_0
    SLICE_X17Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.060 f  MicroBlaze_i/AddressFixer_0/inst/address2_carry__2/CO[3]
                         net (fo=1, routed)           0.767     9.827    MicroBlaze_i/AddressFixer_0/inst/address2_carry__2_n_0
    SLICE_X18Y25         LUT2 (Prop_lut2_I1_O)        0.124     9.951 r  MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1/O
                         net (fo=12, routed)          0.359    10.310    MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1_n_0
    SLICE_X20Y25         FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     6.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        1.482     7.674    MicroBlaze_i/AddressFixer_0/inst/clk
    SLICE_X20Y25         FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[9]/C
                         clock pessimism              0.231     7.905    
                         clock uncertainty           -0.083     7.822    
    SLICE_X20Y25         FDRE (Setup_fdre_C_R)       -0.524     7.298    MicroBlaze_i/AddressFixer_0/inst/address_reg[9]
  -------------------------------------------------------------------
                         required time                          7.298    
                         arrival time                         -10.310    
  -------------------------------------------------------------------
                         slack                                 -3.012    

Slack (VIOLATED) :        -3.003ns  (required time - arrival time)
  Source:                 MicroBlaze_i/CC_0/inst/count_reg[4]/C
                            (falling edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/AddressFixer_0/inst/address_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        4.834ns  (logic 2.654ns (54.905%)  route 2.180ns (45.095%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT2=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 7.675 - 5.000 ) 
    Source Clock Delay      (SCD):    2.968ns = ( 5.468 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        1.660     5.468    MicroBlaze_i/CC_0/inst/clk
    SLICE_X17Y21         FDSE                                         r  MicroBlaze_i/CC_0/inst/count_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y21         FDSE (Prop_fdse_C_Q)         0.459     5.927 f  MicroBlaze_i/CC_0/inst/count_reg[4]/Q
                         net (fo=17, routed)          0.330     6.257    MicroBlaze_i/AddressFixer_0/inst/counter[4]
    SLICE_X19Y21         LUT1 (Prop_lut1_I0_O)        0.124     6.381 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry_i_2/O
                         net (fo=1, routed)           0.000     6.381    MicroBlaze_i/AddressFixer_0/inst/address3_carry_i_2_n_0
    SLICE_X19Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.931 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.931    MicroBlaze_i/AddressFixer_0/inst/address3_carry_n_0
    SLICE_X19Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.244 f  MicroBlaze_i/AddressFixer_0/inst/address3_carry__0/O[3]
                         net (fo=4, routed)           0.732     7.976    MicroBlaze_i/AddressFixer_0/inst/address3[10]
    SLICE_X17Y22         LUT2 (Prop_lut2_I0_O)        0.306     8.282 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.282    MicroBlaze_i/AddressFixer_0/inst/address2_carry__0_i_7_n_0
    SLICE_X17Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.832 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.832    MicroBlaze_i/AddressFixer_0/inst/address2_carry__0_n_0
    SLICE_X17Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.946 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.946    MicroBlaze_i/AddressFixer_0/inst/address2_carry__1_n_0
    SLICE_X17Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.060 f  MicroBlaze_i/AddressFixer_0/inst/address2_carry__2/CO[3]
                         net (fo=1, routed)           0.767     9.827    MicroBlaze_i/AddressFixer_0/inst/address2_carry__2_n_0
    SLICE_X18Y25         LUT2 (Prop_lut2_I1_O)        0.124     9.951 r  MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1/O
                         net (fo=12, routed)          0.351    10.302    MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1_n_0
    SLICE_X16Y25         FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     6.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        1.483     7.675    MicroBlaze_i/AddressFixer_0/inst/clk
    SLICE_X16Y25         FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[10]/C
                         clock pessimism              0.231     7.906    
                         clock uncertainty           -0.083     7.823    
    SLICE_X16Y25         FDRE (Setup_fdre_C_R)       -0.524     7.299    MicroBlaze_i/AddressFixer_0/inst/address_reg[10]
  -------------------------------------------------------------------
                         required time                          7.299    
                         arrival time                         -10.302    
  -------------------------------------------------------------------
                         slack                                 -3.003    

Slack (VIOLATED) :        -3.003ns  (required time - arrival time)
  Source:                 MicroBlaze_i/CC_0/inst/count_reg[4]/C
                            (falling edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/AddressFixer_0/inst/address_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        4.834ns  (logic 2.654ns (54.905%)  route 2.180ns (45.095%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT2=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 7.675 - 5.000 ) 
    Source Clock Delay      (SCD):    2.968ns = ( 5.468 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        1.660     5.468    MicroBlaze_i/CC_0/inst/clk
    SLICE_X17Y21         FDSE                                         r  MicroBlaze_i/CC_0/inst/count_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y21         FDSE (Prop_fdse_C_Q)         0.459     5.927 f  MicroBlaze_i/CC_0/inst/count_reg[4]/Q
                         net (fo=17, routed)          0.330     6.257    MicroBlaze_i/AddressFixer_0/inst/counter[4]
    SLICE_X19Y21         LUT1 (Prop_lut1_I0_O)        0.124     6.381 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry_i_2/O
                         net (fo=1, routed)           0.000     6.381    MicroBlaze_i/AddressFixer_0/inst/address3_carry_i_2_n_0
    SLICE_X19Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.931 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.931    MicroBlaze_i/AddressFixer_0/inst/address3_carry_n_0
    SLICE_X19Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.244 f  MicroBlaze_i/AddressFixer_0/inst/address3_carry__0/O[3]
                         net (fo=4, routed)           0.732     7.976    MicroBlaze_i/AddressFixer_0/inst/address3[10]
    SLICE_X17Y22         LUT2 (Prop_lut2_I0_O)        0.306     8.282 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.282    MicroBlaze_i/AddressFixer_0/inst/address2_carry__0_i_7_n_0
    SLICE_X17Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.832 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.832    MicroBlaze_i/AddressFixer_0/inst/address2_carry__0_n_0
    SLICE_X17Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.946 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.946    MicroBlaze_i/AddressFixer_0/inst/address2_carry__1_n_0
    SLICE_X17Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.060 f  MicroBlaze_i/AddressFixer_0/inst/address2_carry__2/CO[3]
                         net (fo=1, routed)           0.767     9.827    MicroBlaze_i/AddressFixer_0/inst/address2_carry__2_n_0
    SLICE_X18Y25         LUT2 (Prop_lut2_I1_O)        0.124     9.951 r  MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1/O
                         net (fo=12, routed)          0.351    10.302    MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1_n_0
    SLICE_X16Y25         FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     6.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        1.483     7.675    MicroBlaze_i/AddressFixer_0/inst/clk
    SLICE_X16Y25         FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[11]/C
                         clock pessimism              0.231     7.906    
                         clock uncertainty           -0.083     7.823    
    SLICE_X16Y25         FDRE (Setup_fdre_C_R)       -0.524     7.299    MicroBlaze_i/AddressFixer_0/inst/address_reg[11]
  -------------------------------------------------------------------
                         required time                          7.299    
                         arrival time                         -10.302    
  -------------------------------------------------------------------
                         slack                                 -3.003    

Slack (VIOLATED) :        -3.003ns  (required time - arrival time)
  Source:                 MicroBlaze_i/CC_0/inst/count_reg[4]/C
                            (falling edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/AddressFixer_0/inst/address_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        4.834ns  (logic 2.654ns (54.905%)  route 2.180ns (45.095%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT2=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 7.675 - 5.000 ) 
    Source Clock Delay      (SCD):    2.968ns = ( 5.468 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        1.660     5.468    MicroBlaze_i/CC_0/inst/clk
    SLICE_X17Y21         FDSE                                         r  MicroBlaze_i/CC_0/inst/count_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y21         FDSE (Prop_fdse_C_Q)         0.459     5.927 f  MicroBlaze_i/CC_0/inst/count_reg[4]/Q
                         net (fo=17, routed)          0.330     6.257    MicroBlaze_i/AddressFixer_0/inst/counter[4]
    SLICE_X19Y21         LUT1 (Prop_lut1_I0_O)        0.124     6.381 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry_i_2/O
                         net (fo=1, routed)           0.000     6.381    MicroBlaze_i/AddressFixer_0/inst/address3_carry_i_2_n_0
    SLICE_X19Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.931 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.931    MicroBlaze_i/AddressFixer_0/inst/address3_carry_n_0
    SLICE_X19Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.244 f  MicroBlaze_i/AddressFixer_0/inst/address3_carry__0/O[3]
                         net (fo=4, routed)           0.732     7.976    MicroBlaze_i/AddressFixer_0/inst/address3[10]
    SLICE_X17Y22         LUT2 (Prop_lut2_I0_O)        0.306     8.282 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.282    MicroBlaze_i/AddressFixer_0/inst/address2_carry__0_i_7_n_0
    SLICE_X17Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.832 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.832    MicroBlaze_i/AddressFixer_0/inst/address2_carry__0_n_0
    SLICE_X17Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.946 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.946    MicroBlaze_i/AddressFixer_0/inst/address2_carry__1_n_0
    SLICE_X17Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.060 f  MicroBlaze_i/AddressFixer_0/inst/address2_carry__2/CO[3]
                         net (fo=1, routed)           0.767     9.827    MicroBlaze_i/AddressFixer_0/inst/address2_carry__2_n_0
    SLICE_X18Y25         LUT2 (Prop_lut2_I1_O)        0.124     9.951 r  MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1/O
                         net (fo=12, routed)          0.351    10.302    MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1_n_0
    SLICE_X16Y25         FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     6.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        1.483     7.675    MicroBlaze_i/AddressFixer_0/inst/clk
    SLICE_X16Y25         FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[4]/C
                         clock pessimism              0.231     7.906    
                         clock uncertainty           -0.083     7.823    
    SLICE_X16Y25         FDRE (Setup_fdre_C_R)       -0.524     7.299    MicroBlaze_i/AddressFixer_0/inst/address_reg[4]
  -------------------------------------------------------------------
                         required time                          7.299    
                         arrival time                         -10.302    
  -------------------------------------------------------------------
                         slack                                 -3.003    

Slack (VIOLATED) :        -3.003ns  (required time - arrival time)
  Source:                 MicroBlaze_i/CC_0/inst/count_reg[4]/C
                            (falling edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/AddressFixer_0/inst/address_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        4.834ns  (logic 2.654ns (54.905%)  route 2.180ns (45.095%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT2=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 7.675 - 5.000 ) 
    Source Clock Delay      (SCD):    2.968ns = ( 5.468 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        1.660     5.468    MicroBlaze_i/CC_0/inst/clk
    SLICE_X17Y21         FDSE                                         r  MicroBlaze_i/CC_0/inst/count_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y21         FDSE (Prop_fdse_C_Q)         0.459     5.927 f  MicroBlaze_i/CC_0/inst/count_reg[4]/Q
                         net (fo=17, routed)          0.330     6.257    MicroBlaze_i/AddressFixer_0/inst/counter[4]
    SLICE_X19Y21         LUT1 (Prop_lut1_I0_O)        0.124     6.381 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry_i_2/O
                         net (fo=1, routed)           0.000     6.381    MicroBlaze_i/AddressFixer_0/inst/address3_carry_i_2_n_0
    SLICE_X19Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.931 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.931    MicroBlaze_i/AddressFixer_0/inst/address3_carry_n_0
    SLICE_X19Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.244 f  MicroBlaze_i/AddressFixer_0/inst/address3_carry__0/O[3]
                         net (fo=4, routed)           0.732     7.976    MicroBlaze_i/AddressFixer_0/inst/address3[10]
    SLICE_X17Y22         LUT2 (Prop_lut2_I0_O)        0.306     8.282 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.282    MicroBlaze_i/AddressFixer_0/inst/address2_carry__0_i_7_n_0
    SLICE_X17Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.832 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.832    MicroBlaze_i/AddressFixer_0/inst/address2_carry__0_n_0
    SLICE_X17Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.946 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.946    MicroBlaze_i/AddressFixer_0/inst/address2_carry__1_n_0
    SLICE_X17Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.060 f  MicroBlaze_i/AddressFixer_0/inst/address2_carry__2/CO[3]
                         net (fo=1, routed)           0.767     9.827    MicroBlaze_i/AddressFixer_0/inst/address2_carry__2_n_0
    SLICE_X18Y25         LUT2 (Prop_lut2_I1_O)        0.124     9.951 r  MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1/O
                         net (fo=12, routed)          0.351    10.302    MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1_n_0
    SLICE_X16Y25         FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     6.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        1.483     7.675    MicroBlaze_i/AddressFixer_0/inst/clk
    SLICE_X16Y25         FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[5]/C
                         clock pessimism              0.231     7.906    
                         clock uncertainty           -0.083     7.823    
    SLICE_X16Y25         FDRE (Setup_fdre_C_R)       -0.524     7.299    MicroBlaze_i/AddressFixer_0/inst/address_reg[5]
  -------------------------------------------------------------------
                         required time                          7.299    
                         arrival time                         -10.302    
  -------------------------------------------------------------------
                         slack                                 -3.003    

Slack (VIOLATED) :        -3.003ns  (required time - arrival time)
  Source:                 MicroBlaze_i/CC_0/inst/count_reg[4]/C
                            (falling edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/AddressFixer_0/inst/address_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        4.834ns  (logic 2.654ns (54.905%)  route 2.180ns (45.095%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT2=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 7.675 - 5.000 ) 
    Source Clock Delay      (SCD):    2.968ns = ( 5.468 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        1.660     5.468    MicroBlaze_i/CC_0/inst/clk
    SLICE_X17Y21         FDSE                                         r  MicroBlaze_i/CC_0/inst/count_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y21         FDSE (Prop_fdse_C_Q)         0.459     5.927 f  MicroBlaze_i/CC_0/inst/count_reg[4]/Q
                         net (fo=17, routed)          0.330     6.257    MicroBlaze_i/AddressFixer_0/inst/counter[4]
    SLICE_X19Y21         LUT1 (Prop_lut1_I0_O)        0.124     6.381 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry_i_2/O
                         net (fo=1, routed)           0.000     6.381    MicroBlaze_i/AddressFixer_0/inst/address3_carry_i_2_n_0
    SLICE_X19Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.931 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.931    MicroBlaze_i/AddressFixer_0/inst/address3_carry_n_0
    SLICE_X19Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.244 f  MicroBlaze_i/AddressFixer_0/inst/address3_carry__0/O[3]
                         net (fo=4, routed)           0.732     7.976    MicroBlaze_i/AddressFixer_0/inst/address3[10]
    SLICE_X17Y22         LUT2 (Prop_lut2_I0_O)        0.306     8.282 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.282    MicroBlaze_i/AddressFixer_0/inst/address2_carry__0_i_7_n_0
    SLICE_X17Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.832 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.832    MicroBlaze_i/AddressFixer_0/inst/address2_carry__0_n_0
    SLICE_X17Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.946 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.946    MicroBlaze_i/AddressFixer_0/inst/address2_carry__1_n_0
    SLICE_X17Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.060 f  MicroBlaze_i/AddressFixer_0/inst/address2_carry__2/CO[3]
                         net (fo=1, routed)           0.767     9.827    MicroBlaze_i/AddressFixer_0/inst/address2_carry__2_n_0
    SLICE_X18Y25         LUT2 (Prop_lut2_I1_O)        0.124     9.951 r  MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1/O
                         net (fo=12, routed)          0.351    10.302    MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1_n_0
    SLICE_X16Y25         FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     6.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        1.483     7.675    MicroBlaze_i/AddressFixer_0/inst/clk
    SLICE_X16Y25         FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[6]/C
                         clock pessimism              0.231     7.906    
                         clock uncertainty           -0.083     7.823    
    SLICE_X16Y25         FDRE (Setup_fdre_C_R)       -0.524     7.299    MicroBlaze_i/AddressFixer_0/inst/address_reg[6]
  -------------------------------------------------------------------
                         required time                          7.299    
                         arrival time                         -10.302    
  -------------------------------------------------------------------
                         slack                                 -3.003    

Slack (VIOLATED) :        -2.908ns  (required time - arrival time)
  Source:                 MicroBlaze_i/CC_0/inst/count_reg[4]/C
                            (falling edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/AddressFixer_0/inst/address_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        4.834ns  (logic 2.654ns (54.905%)  route 2.180ns (45.095%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT2=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 7.675 - 5.000 ) 
    Source Clock Delay      (SCD):    2.968ns = ( 5.468 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        1.660     5.468    MicroBlaze_i/CC_0/inst/clk
    SLICE_X17Y21         FDSE                                         r  MicroBlaze_i/CC_0/inst/count_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y21         FDSE (Prop_fdse_C_Q)         0.459     5.927 f  MicroBlaze_i/CC_0/inst/count_reg[4]/Q
                         net (fo=17, routed)          0.330     6.257    MicroBlaze_i/AddressFixer_0/inst/counter[4]
    SLICE_X19Y21         LUT1 (Prop_lut1_I0_O)        0.124     6.381 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry_i_2/O
                         net (fo=1, routed)           0.000     6.381    MicroBlaze_i/AddressFixer_0/inst/address3_carry_i_2_n_0
    SLICE_X19Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.931 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.931    MicroBlaze_i/AddressFixer_0/inst/address3_carry_n_0
    SLICE_X19Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.244 f  MicroBlaze_i/AddressFixer_0/inst/address3_carry__0/O[3]
                         net (fo=4, routed)           0.732     7.976    MicroBlaze_i/AddressFixer_0/inst/address3[10]
    SLICE_X17Y22         LUT2 (Prop_lut2_I0_O)        0.306     8.282 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.282    MicroBlaze_i/AddressFixer_0/inst/address2_carry__0_i_7_n_0
    SLICE_X17Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.832 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.832    MicroBlaze_i/AddressFixer_0/inst/address2_carry__0_n_0
    SLICE_X17Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.946 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.946    MicroBlaze_i/AddressFixer_0/inst/address2_carry__1_n_0
    SLICE_X17Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.060 f  MicroBlaze_i/AddressFixer_0/inst/address2_carry__2/CO[3]
                         net (fo=1, routed)           0.767     9.827    MicroBlaze_i/AddressFixer_0/inst/address2_carry__2_n_0
    SLICE_X18Y25         LUT2 (Prop_lut2_I1_O)        0.124     9.951 r  MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1/O
                         net (fo=12, routed)          0.351    10.302    MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1_n_0
    SLICE_X17Y25         FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     6.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        1.483     7.675    MicroBlaze_i/AddressFixer_0/inst/clk
    SLICE_X17Y25         FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[0]/C
                         clock pessimism              0.231     7.906    
                         clock uncertainty           -0.083     7.823    
    SLICE_X17Y25         FDRE (Setup_fdre_C_R)       -0.429     7.394    MicroBlaze_i/AddressFixer_0/inst/address_reg[0]
  -------------------------------------------------------------------
                         required time                          7.394    
                         arrival time                         -10.302    
  -------------------------------------------------------------------
                         slack                                 -2.908    

Slack (VIOLATED) :        -2.908ns  (required time - arrival time)
  Source:                 MicroBlaze_i/CC_0/inst/count_reg[4]/C
                            (falling edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/AddressFixer_0/inst/address_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        4.834ns  (logic 2.654ns (54.905%)  route 2.180ns (45.095%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT2=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 7.675 - 5.000 ) 
    Source Clock Delay      (SCD):    2.968ns = ( 5.468 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        1.660     5.468    MicroBlaze_i/CC_0/inst/clk
    SLICE_X17Y21         FDSE                                         r  MicroBlaze_i/CC_0/inst/count_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y21         FDSE (Prop_fdse_C_Q)         0.459     5.927 f  MicroBlaze_i/CC_0/inst/count_reg[4]/Q
                         net (fo=17, routed)          0.330     6.257    MicroBlaze_i/AddressFixer_0/inst/counter[4]
    SLICE_X19Y21         LUT1 (Prop_lut1_I0_O)        0.124     6.381 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry_i_2/O
                         net (fo=1, routed)           0.000     6.381    MicroBlaze_i/AddressFixer_0/inst/address3_carry_i_2_n_0
    SLICE_X19Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.931 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.931    MicroBlaze_i/AddressFixer_0/inst/address3_carry_n_0
    SLICE_X19Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.244 f  MicroBlaze_i/AddressFixer_0/inst/address3_carry__0/O[3]
                         net (fo=4, routed)           0.732     7.976    MicroBlaze_i/AddressFixer_0/inst/address3[10]
    SLICE_X17Y22         LUT2 (Prop_lut2_I0_O)        0.306     8.282 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.282    MicroBlaze_i/AddressFixer_0/inst/address2_carry__0_i_7_n_0
    SLICE_X17Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.832 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.832    MicroBlaze_i/AddressFixer_0/inst/address2_carry__0_n_0
    SLICE_X17Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.946 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.946    MicroBlaze_i/AddressFixer_0/inst/address2_carry__1_n_0
    SLICE_X17Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.060 f  MicroBlaze_i/AddressFixer_0/inst/address2_carry__2/CO[3]
                         net (fo=1, routed)           0.767     9.827    MicroBlaze_i/AddressFixer_0/inst/address2_carry__2_n_0
    SLICE_X18Y25         LUT2 (Prop_lut2_I1_O)        0.124     9.951 r  MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1/O
                         net (fo=12, routed)          0.351    10.302    MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1_n_0
    SLICE_X17Y25         FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     6.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        1.483     7.675    MicroBlaze_i/AddressFixer_0/inst/clk
    SLICE_X17Y25         FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[1]/C
                         clock pessimism              0.231     7.906    
                         clock uncertainty           -0.083     7.823    
    SLICE_X17Y25         FDRE (Setup_fdre_C_R)       -0.429     7.394    MicroBlaze_i/AddressFixer_0/inst/address_reg[1]
  -------------------------------------------------------------------
                         required time                          7.394    
                         arrival time                         -10.302    
  -------------------------------------------------------------------
                         slack                                 -2.908    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_In_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[19].reg3_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.186ns (42.242%)  route 0.254ns (57.758%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        0.556     0.897    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X23Y35         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_In_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y35         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_In_reg[19]/Q
                         net (fo=1, routed)           0.254     1.292    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_In[19]
    SLICE_X16Y38         LUT5 (Prop_lut5_I0_O)        0.045     1.337 r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[19].reg3[19]_i_1/O
                         net (fo=1, routed)           0.000     1.337    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.Read_Reg2_In[19]
    SLICE_X16Y38         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[19].reg3_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        0.829     1.199    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X16Y38         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[19].reg3_reg[19]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X16Y38         FDRE (Hold_fdre_C_D)         0.121     1.286    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[19].reg3_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.337    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 MicroBlaze_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.186ns (45.025%)  route 0.227ns (54.975%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        0.561     0.902    MicroBlaze_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X14Y53         FDRE                                         r  MicroBlaze_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y53         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  MicroBlaze_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.227     1.270    MicroBlaze_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aresetn
    SLICE_X14Y46         LUT5 (Prop_lut5_I2_O)        0.045     1.315 r  MicroBlaze_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i[0]_i_1/O
                         net (fo=1, routed)           0.000     1.315    MicroBlaze_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i[0]_i_1_n_0
    SLICE_X14Y46         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        0.831     1.201    MicroBlaze_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X14Y46         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X14Y46         FDRE (Hold_fdre_C_D)         0.091     1.263    MicroBlaze_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.263    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_In_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[5].reg3_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.209ns (50.813%)  route 0.202ns (49.187%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        0.559     0.900    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X24Y41         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_In_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y41         FDRE (Prop_fdre_C_Q)         0.164     1.064 r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_In_reg[5]/Q
                         net (fo=1, routed)           0.202     1.266    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_In[5]
    SLICE_X17Y41         LUT5 (Prop_lut5_I0_O)        0.045     1.311 r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[5].reg3[5]_i_1/O
                         net (fo=1, routed)           0.000     1.311    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.Read_Reg2_In[5]
    SLICE_X17Y41         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[5].reg3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        0.830     1.200    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X17Y41         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[5].reg3_reg[5]/C
                         clock pessimism             -0.034     1.166    
    SLICE_X17Y41         FDRE (Hold_fdre_C_D)         0.092     1.258    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[5].reg3_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_In_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[3].reg3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.186ns (44.770%)  route 0.229ns (55.231%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        0.561     0.902    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X25Y47         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_In_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y47         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_In_reg[3]/Q
                         net (fo=1, routed)           0.229     1.272    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_In[3]
    SLICE_X18Y44         LUT5 (Prop_lut5_I0_O)        0.045     1.317 r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[3].reg3[3]_i_1/O
                         net (fo=1, routed)           0.000     1.317    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.Read_Reg2_In[3]
    SLICE_X18Y44         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[3].reg3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        0.831     1.201    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X18Y44         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[3].reg3_reg[3]/C
                         clock pessimism             -0.034     1.167    
    SLICE_X18Y44         FDRE (Hold_fdre_C_D)         0.092     1.259    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[3].reg3_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.259    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.164ns (38.946%)  route 0.257ns (61.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        0.584     0.925    <hidden>
    SLICE_X0Y47          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDRE (Prop_fdre_C_Q)         0.164     1.089 r  <hidden>
                         net (fo=2, routed)           0.257     1.346    <hidden>
    SLICE_X5Y51          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        0.853     1.223    <hidden>
    SLICE_X5Y51          FDRE                                         r  <hidden>
                         clock pessimism             -0.029     1.194    
    SLICE_X5Y51          FDRE (Hold_fdre_C_D)         0.070     1.264    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.274%)  route 0.193ns (57.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        0.584     0.925    <hidden>
    SLICE_X5Y52          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  <hidden>
                         net (fo=69, routed)          0.193     1.258    <hidden>
    SLICE_X1Y48          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        0.852     1.222    <hidden>
    SLICE_X1Y48          FDRE                                         r  <hidden>
                         clock pessimism             -0.029     1.193    
    SLICE_X1Y48          FDRE (Hold_fdre_C_R)        -0.018     1.175    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.175    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_In_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[10].reg3_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.186ns (38.762%)  route 0.294ns (61.238%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        0.560     0.901    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X22Y43         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_In_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y43         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_In_reg[10]/Q
                         net (fo=1, routed)           0.294     1.335    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_In[10]
    SLICE_X20Y41         LUT5 (Prop_lut5_I0_O)        0.045     1.380 r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[10].reg3[10]_i_1/O
                         net (fo=1, routed)           0.000     1.380    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.Read_Reg2_In[10]
    SLICE_X20Y41         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[10].reg3_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        0.829     1.199    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X20Y41         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[10].reg3_reg[10]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X20Y41         FDRE (Hold_fdre_C_D)         0.120     1.285    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[10].reg3_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.380    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[28].reg3_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        0.558     0.899    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y39         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[28].reg3_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y39         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[28].reg3_reg[28]/Q
                         net (fo=1, routed)           0.054     1.094    MicroBlaze_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/reg3[28]
    SLICE_X20Y39         LUT5 (Prop_lut5_I3_O)        0.045     1.139 r  MicroBlaze_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[28]_i_1/O
                         net (fo=1, routed)           0.000     1.139    MicroBlaze_i/axi_gpio_0/U0/ip2bus_data[28]
    SLICE_X20Y39         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        0.828     1.198    MicroBlaze_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X20Y39         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[28]/C
                         clock pessimism             -0.286     0.912    
    SLICE_X20Y39         FDRE (Hold_fdre_C_D)         0.121     1.033    MicroBlaze_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.033    
                         arrival time                           1.139    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_OE_reg[21]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[21].reg3_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        0.563     0.904    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y37         FDSE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_OE_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y37         FDSE (Prop_fdse_C_Q)         0.141     1.044 r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_OE_reg[21]/Q
                         net (fo=1, routed)           0.054     1.099    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_OE_reg_n_0_[21]
    SLICE_X10Y37         LUT5 (Prop_lut5_I1_O)        0.045     1.144 r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[21].reg3[21]_i_1/O
                         net (fo=1, routed)           0.000     1.144    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.Read_Reg2_In[21]
    SLICE_X10Y37         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[21].reg3_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        0.830     1.200    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X10Y37         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[21].reg3_reg[21]/C
                         clock pessimism             -0.283     0.917    
    SLICE_X10Y37         FDRE (Hold_fdre_C_D)         0.121     1.038    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[21].reg3_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.038    
                         arrival time                           1.144    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[27].reg3_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        0.563     0.904    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X13Y37         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[27].reg3_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y37         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[27].reg3_reg[27]/Q
                         net (fo=1, routed)           0.054     1.099    MicroBlaze_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/reg3[27]
    SLICE_X12Y37         LUT5 (Prop_lut5_I3_O)        0.045     1.144 r  MicroBlaze_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[27]_i_1/O
                         net (fo=1, routed)           0.000     1.144    MicroBlaze_i/axi_gpio_1/U0/ip2bus_data[27]
    SLICE_X12Y37         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        0.830     1.200    MicroBlaze_i/axi_gpio_1/U0/s_axi_aclk
    SLICE_X12Y37         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[27]/C
                         clock pessimism             -0.283     0.917    
    SLICE_X12Y37         FDRE (Hold_fdre_C_D)         0.121     1.038    MicroBlaze_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.038    
                         arrival time                           1.144    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X0Y7   MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB18_X0Y13  MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X2Y4   MicroBlaze_i/BlockRam_0/inst/Ram1_reg_2_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB18_X2Y6   MicroBlaze_i/BlockRam_0/inst/Ram1_reg_2_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X0Y5   MicroBlaze_i/BlockRam_0/inst/Ram1_reg_3_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB18_X0Y12  MicroBlaze_i/BlockRam_0/inst/Ram1_reg_3_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X2Y5   MicroBlaze_i/BlockRam_0/inst/Ram2_reg_1_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB18_X1Y10  MicroBlaze_i/BlockRam_0/inst/Ram2_reg_1_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X2Y2   MicroBlaze_i/BlockRam_0/inst/Ram2_reg_2_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB18_X2Y7   MicroBlaze_i/BlockRam_0/inst/Ram2_reg_2_1/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X10Y51  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X10Y51  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X10Y51  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X10Y51  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X17Y25  MicroBlaze_i/AddressFixer_0/inst/address_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X17Y25  MicroBlaze_i/AddressFixer_0/inst/address_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X16Y25  MicroBlaze_i/AddressFixer_0/inst/address_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X16Y25  MicroBlaze_i/AddressFixer_0/inst/address_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X16Y25  MicroBlaze_i/AddressFixer_0/inst/address_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X16Y25  MicroBlaze_i/AddressFixer_0/inst/address_reg[11]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X10Y51  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X10Y51  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X10Y51  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X10Y51  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X17Y25  MicroBlaze_i/AddressFixer_0/inst/address_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X17Y25  MicroBlaze_i/AddressFixer_0/inst/address_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X16Y25  MicroBlaze_i/AddressFixer_0/inst/address_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X16Y25  MicroBlaze_i/AddressFixer_0/inst/address_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X16Y25  MicroBlaze_i/AddressFixer_0/inst/address_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X16Y25  MicroBlaze_i/AddressFixer_0/inst/address_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_MicroBlaze_clk_wiz_0_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.411ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.411ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/PulseWaveMaker_0/inst/wave1_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_fpga_0 fall@32.500ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns)
  Data Path Delay:        0.679ns  (logic 0.182ns (26.805%)  route 0.497ns (73.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.891ns = ( 33.390 - 32.500 ) 
    Source Clock Delay      (SCD):    0.819ns = ( 32.069 - 31.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y15       BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        0.811    32.061    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    30.695 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    31.223    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    31.252 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.817    32.069    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X31Y24         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y24         FDRE (Prop_fdre_C_Q)         0.182    32.251 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[8]/Q
                         net (fo=1, routed)           0.497    32.748    MicroBlaze_i/PulseWaveMaker_0/inst/wave[8]
    SLICE_X30Y24         FDRE                                         r  MicroBlaze_i/PulseWaveMaker_0/inst/wave1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     32.500    32.500 f  
    PS7_X0Y0             PS7                          0.000    32.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315    32.815    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    32.841 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        0.550    33.390    MicroBlaze_i/PulseWaveMaker_0/inst/clk
    SLICE_X30Y24         FDRE                                         r  MicroBlaze_i/PulseWaveMaker_0/inst/wave1_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.000    33.390    
                         clock uncertainty           -0.206    33.184    
    SLICE_X30Y24         FDRE (Setup_fdre_C_D)       -0.026    33.158    MicroBlaze_i/PulseWaveMaker_0/inst/wave1_reg[8]
  -------------------------------------------------------------------
                         required time                         33.159    
                         arrival time                         -32.748    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.458ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/PulseWaveMaker_0/inst/wave1_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_fpga_0 fall@32.500ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns)
  Data Path Delay:        0.631ns  (logic 0.182ns (28.827%)  route 0.449ns (71.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.891ns = ( 33.390 - 32.500 ) 
    Source Clock Delay      (SCD):    0.819ns = ( 32.069 - 31.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y15       BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        0.811    32.061    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    30.695 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    31.223    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    31.252 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.817    32.069    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X31Y25         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y25         FDRE (Prop_fdre_C_Q)         0.182    32.251 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[9]/Q
                         net (fo=1, routed)           0.449    32.700    MicroBlaze_i/PulseWaveMaker_0/inst/wave[9]
    SLICE_X30Y24         FDRE                                         r  MicroBlaze_i/PulseWaveMaker_0/inst/wave1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     32.500    32.500 f  
    PS7_X0Y0             PS7                          0.000    32.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315    32.815    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    32.841 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        0.550    33.390    MicroBlaze_i/PulseWaveMaker_0/inst/clk
    SLICE_X30Y24         FDRE                                         r  MicroBlaze_i/PulseWaveMaker_0/inst/wave1_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.000    33.390    
                         clock uncertainty           -0.206    33.184    
    SLICE_X30Y24         FDRE (Setup_fdre_C_D)       -0.026    33.158    MicroBlaze_i/PulseWaveMaker_0/inst/wave1_reg[9]
  -------------------------------------------------------------------
                         required time                         33.159    
                         arrival time                         -32.700    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.525ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/PulseWaveMaker_0/inst/wave1_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_fpga_0 fall@32.500ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns)
  Data Path Delay:        0.573ns  (logic 0.182ns (31.779%)  route 0.391ns (68.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.891ns = ( 33.390 - 32.500 ) 
    Source Clock Delay      (SCD):    0.819ns = ( 32.069 - 31.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y15       BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        0.811    32.061    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    30.695 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    31.223    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    31.252 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.817    32.069    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X31Y25         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y25         FDRE (Prop_fdre_C_Q)         0.182    32.251 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[1]/Q
                         net (fo=1, routed)           0.391    32.642    MicroBlaze_i/PulseWaveMaker_0/inst/wave[1]
    SLICE_X30Y24         FDRE                                         r  MicroBlaze_i/PulseWaveMaker_0/inst/wave1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     32.500    32.500 f  
    PS7_X0Y0             PS7                          0.000    32.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315    32.815    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    32.841 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        0.550    33.390    MicroBlaze_i/PulseWaveMaker_0/inst/clk
    SLICE_X30Y24         FDRE                                         r  MicroBlaze_i/PulseWaveMaker_0/inst/wave1_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.000    33.390    
                         clock uncertainty           -0.206    33.184    
    SLICE_X30Y24         FDRE (Setup_fdre_C_D)       -0.018    33.166    MicroBlaze_i/PulseWaveMaker_0/inst/wave1_reg[1]
  -------------------------------------------------------------------
                         required time                         33.167    
                         arrival time                         -32.642    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.525ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/PulseWaveMaker_0/inst/wave1_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_fpga_0 fall@32.500ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns)
  Data Path Delay:        0.572ns  (logic 0.182ns (31.791%)  route 0.390ns (68.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.891ns = ( 33.390 - 32.500 ) 
    Source Clock Delay      (SCD):    0.819ns = ( 32.069 - 31.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y15       BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        0.811    32.061    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    30.695 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    31.223    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    31.252 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.817    32.069    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X31Y25         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y25         FDRE (Prop_fdre_C_Q)         0.182    32.251 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[11]/Q
                         net (fo=1, routed)           0.390    32.641    MicroBlaze_i/PulseWaveMaker_0/inst/wave[11]
    SLICE_X30Y24         FDRE                                         r  MicroBlaze_i/PulseWaveMaker_0/inst/wave1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     32.500    32.500 f  
    PS7_X0Y0             PS7                          0.000    32.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315    32.815    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    32.841 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        0.550    33.390    MicroBlaze_i/PulseWaveMaker_0/inst/clk
    SLICE_X30Y24         FDRE                                         r  MicroBlaze_i/PulseWaveMaker_0/inst/wave1_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.000    33.390    
                         clock uncertainty           -0.206    33.184    
    SLICE_X30Y24         FDRE (Setup_fdre_C_D)       -0.018    33.166    MicroBlaze_i/PulseWaveMaker_0/inst/wave1_reg[11]
  -------------------------------------------------------------------
                         required time                         33.167    
                         arrival time                         -32.641    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.535ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/PulseWaveMaker_0/inst/wave1_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_fpga_0 fall@32.500ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns)
  Data Path Delay:        0.573ns  (logic 0.182ns (31.753%)  route 0.391ns (68.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.891ns = ( 33.390 - 32.500 ) 
    Source Clock Delay      (SCD):    0.819ns = ( 32.069 - 31.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y15       BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        0.811    32.061    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    30.695 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    31.223    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    31.252 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.817    32.069    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X31Y24         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y24         FDRE (Prop_fdre_C_Q)         0.182    32.251 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[10]/Q
                         net (fo=1, routed)           0.391    32.642    MicroBlaze_i/PulseWaveMaker_0/inst/wave[10]
    SLICE_X30Y24         FDRE                                         r  MicroBlaze_i/PulseWaveMaker_0/inst/wave1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     32.500    32.500 f  
    PS7_X0Y0             PS7                          0.000    32.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315    32.815    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    32.841 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        0.550    33.390    MicroBlaze_i/PulseWaveMaker_0/inst/clk
    SLICE_X30Y24         FDRE                                         r  MicroBlaze_i/PulseWaveMaker_0/inst/wave1_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.000    33.390    
                         clock uncertainty           -0.206    33.184    
    SLICE_X30Y24         FDRE (Setup_fdre_C_D)       -0.007    33.177    MicroBlaze_i/PulseWaveMaker_0/inst/wave1_reg[10]
  -------------------------------------------------------------------
                         required time                         33.178    
                         arrival time                         -32.642    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.560ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/PulseWaveMaker_0/inst/wave1_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_fpga_0 fall@32.500ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns)
  Data Path Delay:        0.523ns  (logic 0.182ns (34.786%)  route 0.341ns (65.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.891ns = ( 33.390 - 32.500 ) 
    Source Clock Delay      (SCD):    0.819ns = ( 32.069 - 31.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y15       BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        0.811    32.061    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    30.695 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    31.223    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    31.252 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.817    32.069    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X31Y24         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y24         FDRE (Prop_fdre_C_Q)         0.182    32.251 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[4]/Q
                         net (fo=1, routed)           0.341    32.592    MicroBlaze_i/PulseWaveMaker_0/inst/wave[4]
    SLICE_X30Y24         FDRE                                         r  MicroBlaze_i/PulseWaveMaker_0/inst/wave1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     32.500    32.500 f  
    PS7_X0Y0             PS7                          0.000    32.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315    32.815    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    32.841 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        0.550    33.390    MicroBlaze_i/PulseWaveMaker_0/inst/clk
    SLICE_X30Y24         FDRE                                         r  MicroBlaze_i/PulseWaveMaker_0/inst/wave1_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.000    33.390    
                         clock uncertainty           -0.206    33.184    
    SLICE_X30Y24         FDRE (Setup_fdre_C_D)       -0.032    33.152    MicroBlaze_i/PulseWaveMaker_0/inst/wave1_reg[4]
  -------------------------------------------------------------------
                         required time                         33.153    
                         arrival time                         -32.592    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.611ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/PulseWaveMaker_0/inst/wave1_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_fpga_0 fall@32.500ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns)
  Data Path Delay:        0.502ns  (logic 0.208ns (41.470%)  route 0.294ns (58.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.891ns = ( 33.390 - 32.500 ) 
    Source Clock Delay      (SCD):    0.819ns = ( 32.069 - 31.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y15       BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        0.811    32.061    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    30.695 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    31.223    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    31.252 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.817    32.069    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X28Y25         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDRE (Prop_fdre_C_Q)         0.208    32.277 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[7]/Q
                         net (fo=1, routed)           0.294    32.571    MicroBlaze_i/PulseWaveMaker_0/inst/wave[7]
    SLICE_X28Y24         FDRE                                         r  MicroBlaze_i/PulseWaveMaker_0/inst/wave1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     32.500    32.500 f  
    PS7_X0Y0             PS7                          0.000    32.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315    32.815    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    32.841 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        0.550    33.390    MicroBlaze_i/PulseWaveMaker_0/inst/clk
    SLICE_X28Y24         FDRE                                         r  MicroBlaze_i/PulseWaveMaker_0/inst/wave1_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.000    33.390    
                         clock uncertainty           -0.206    33.184    
    SLICE_X28Y24         FDRE (Setup_fdre_C_D)       -0.003    33.181    MicroBlaze_i/PulseWaveMaker_0/inst/wave1_reg[7]
  -------------------------------------------------------------------
                         required time                         33.182    
                         arrival time                         -32.571    
  -------------------------------------------------------------------
                         slack                                  0.611    

Slack (MET) :             0.617ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/PulseWaveMaker_0/inst/wave1_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_fpga_0 fall@32.500ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns)
  Data Path Delay:        0.459ns  (logic 0.182ns (39.677%)  route 0.277ns (60.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.891ns = ( 33.390 - 32.500 ) 
    Source Clock Delay      (SCD):    0.819ns = ( 32.069 - 31.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y15       BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        0.811    32.061    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    30.695 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    31.223    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    31.252 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.817    32.069    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X31Y24         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y24         FDRE (Prop_fdre_C_Q)         0.182    32.251 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[6]/Q
                         net (fo=1, routed)           0.277    32.528    MicroBlaze_i/PulseWaveMaker_0/inst/wave[6]
    SLICE_X30Y24         FDRE                                         r  MicroBlaze_i/PulseWaveMaker_0/inst/wave1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     32.500    32.500 f  
    PS7_X0Y0             PS7                          0.000    32.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315    32.815    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    32.841 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        0.550    33.390    MicroBlaze_i/PulseWaveMaker_0/inst/clk
    SLICE_X30Y24         FDRE                                         r  MicroBlaze_i/PulseWaveMaker_0/inst/wave1_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.000    33.390    
                         clock uncertainty           -0.206    33.184    
    SLICE_X30Y24         FDRE (Setup_fdre_C_D)       -0.040    33.144    MicroBlaze_i/PulseWaveMaker_0/inst/wave1_reg[6]
  -------------------------------------------------------------------
                         required time                         33.145    
                         arrival time                         -32.528    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.638ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/PulseWaveMaker_0/inst/wave1_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_fpga_0 fall@32.500ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns)
  Data Path Delay:        0.469ns  (logic 0.208ns (44.391%)  route 0.261ns (55.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.891ns = ( 33.390 - 32.500 ) 
    Source Clock Delay      (SCD):    0.819ns = ( 32.069 - 31.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y15       BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        0.811    32.061    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    30.695 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    31.223    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    31.252 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.817    32.069    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X28Y25         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDRE (Prop_fdre_C_Q)         0.208    32.277 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[5]/Q
                         net (fo=1, routed)           0.261    32.538    MicroBlaze_i/PulseWaveMaker_0/inst/wave[5]
    SLICE_X28Y24         FDRE                                         r  MicroBlaze_i/PulseWaveMaker_0/inst/wave1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     32.500    32.500 f  
    PS7_X0Y0             PS7                          0.000    32.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315    32.815    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    32.841 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        0.550    33.390    MicroBlaze_i/PulseWaveMaker_0/inst/clk
    SLICE_X28Y24         FDRE                                         r  MicroBlaze_i/PulseWaveMaker_0/inst/wave1_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.000    33.390    
                         clock uncertainty           -0.206    33.184    
    SLICE_X28Y24         FDRE (Setup_fdre_C_D)       -0.009    33.175    MicroBlaze_i/PulseWaveMaker_0/inst/wave1_reg[5]
  -------------------------------------------------------------------
                         required time                         33.176    
                         arrival time                         -32.538    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.639ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/PulseWaveMaker_0/inst/wave1_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_fpga_0 fall@32.500ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns)
  Data Path Delay:        0.473ns  (logic 0.208ns (44.015%)  route 0.265ns (55.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.891ns = ( 33.390 - 32.500 ) 
    Source Clock Delay      (SCD):    0.819ns = ( 32.069 - 31.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y15       BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        0.811    32.061    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    30.695 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    31.223    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    31.252 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.817    32.069    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X28Y25         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDRE (Prop_fdre_C_Q)         0.208    32.277 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[0]/Q
                         net (fo=1, routed)           0.265    32.542    MicroBlaze_i/PulseWaveMaker_0/inst/wave[0]
    SLICE_X28Y24         FDRE                                         r  MicroBlaze_i/PulseWaveMaker_0/inst/wave1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     32.500    32.500 f  
    PS7_X0Y0             PS7                          0.000    32.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315    32.815    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    32.841 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        0.550    33.390    MicroBlaze_i/PulseWaveMaker_0/inst/clk
    SLICE_X28Y24         FDRE                                         r  MicroBlaze_i/PulseWaveMaker_0/inst/wave1_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000    33.390    
                         clock uncertainty           -0.206    33.184    
    SLICE_X28Y24         FDRE (Setup_fdre_C_D)       -0.004    33.180    MicroBlaze_i/PulseWaveMaker_0/inst/wave1_reg[0]
  -------------------------------------------------------------------
                         required time                         33.181    
                         arrival time                         -32.542    
  -------------------------------------------------------------------
                         slack                                  0.639    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/PulseWaveMaker_0/inst/wave1_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.250ns  (clk_fpga_0 fall@92.500ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@93.750ns)
  Data Path Delay:        0.818ns  (logic 0.370ns (45.216%)  route 0.448ns (54.784%))
  Logic Levels:           0  
  Clock Path Skew:        1.474ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.962ns = ( 95.462 - 92.500 ) 
    Source Clock Delay      (SCD):    1.488ns = ( 95.238 - 93.750 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     93.750    93.750 f  
    BUFGCTRL_X0Y15       BUFG                         0.000    93.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        1.477    95.227    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164    92.063 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    93.662    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    93.753 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.485    95.238    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X31Y25         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y25         FDRE (Prop_fdre_C_Q)         0.370    95.608 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[3]/Q
                         net (fo=1, routed)           0.448    96.057    MicroBlaze_i/PulseWaveMaker_0/inst/wave[3]
    SLICE_X30Y24         FDRE                                         r  MicroBlaze_i/PulseWaveMaker_0/inst/wave1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     92.500    92.500 f  
    PS7_X0Y0             PS7                          0.000    92.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    93.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101    93.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        1.654    95.462    MicroBlaze_i/PulseWaveMaker_0/inst/clk
    SLICE_X30Y24         FDRE                                         r  MicroBlaze_i/PulseWaveMaker_0/inst/wave1_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.000    95.462    
                         clock uncertainty            0.206    95.668    
    SLICE_X30Y24         FDRE (Hold_fdre_C_D)         0.237    95.905    MicroBlaze_i/PulseWaveMaker_0/inst/wave1_reg[3]
  -------------------------------------------------------------------
                         required time                        -95.905    
                         arrival time                          96.057    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/PulseWaveMaker_0/inst/wave1_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.250ns  (clk_fpga_0 fall@92.500ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@93.750ns)
  Data Path Delay:        0.903ns  (logic 0.423ns (46.866%)  route 0.480ns (53.133%))
  Logic Levels:           0  
  Clock Path Skew:        1.474ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.962ns = ( 95.462 - 92.500 ) 
    Source Clock Delay      (SCD):    1.488ns = ( 95.238 - 93.750 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     93.750    93.750 f  
    BUFGCTRL_X0Y15       BUFG                         0.000    93.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        1.477    95.227    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164    92.063 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    93.662    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    93.753 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.485    95.238    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X28Y25         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDRE (Prop_fdre_C_Q)         0.423    95.661 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[7]/Q
                         net (fo=1, routed)           0.480    96.141    MicroBlaze_i/PulseWaveMaker_0/inst/wave[7]
    SLICE_X28Y24         FDRE                                         r  MicroBlaze_i/PulseWaveMaker_0/inst/wave1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     92.500    92.500 f  
    PS7_X0Y0             PS7                          0.000    92.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    93.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101    93.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        1.654    95.462    MicroBlaze_i/PulseWaveMaker_0/inst/clk
    SLICE_X28Y24         FDRE                                         r  MicroBlaze_i/PulseWaveMaker_0/inst/wave1_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.000    95.462    
                         clock uncertainty            0.206    95.668    
    SLICE_X28Y24         FDRE (Hold_fdre_C_D)         0.223    95.891    MicroBlaze_i/PulseWaveMaker_0/inst/wave1_reg[7]
  -------------------------------------------------------------------
                         required time                        -95.891    
                         arrival time                          96.141    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/PulseWaveMaker_0/inst/wave1_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.250ns  (clk_fpga_0 fall@92.500ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@93.750ns)
  Data Path Delay:        0.936ns  (logic 0.423ns (45.213%)  route 0.513ns (54.787%))
  Logic Levels:           0  
  Clock Path Skew:        1.474ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.962ns = ( 95.462 - 92.500 ) 
    Source Clock Delay      (SCD):    1.488ns = ( 95.238 - 93.750 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     93.750    93.750 f  
    BUFGCTRL_X0Y15       BUFG                         0.000    93.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        1.477    95.227    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164    92.063 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    93.662    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    93.753 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.485    95.238    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X28Y25         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDRE (Prop_fdre_C_Q)         0.423    95.661 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[2]/Q
                         net (fo=1, routed)           0.513    96.174    MicroBlaze_i/PulseWaveMaker_0/inst/wave[2]
    SLICE_X28Y24         FDRE                                         r  MicroBlaze_i/PulseWaveMaker_0/inst/wave1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     92.500    92.500 f  
    PS7_X0Y0             PS7                          0.000    92.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    93.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101    93.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        1.654    95.462    MicroBlaze_i/PulseWaveMaker_0/inst/clk
    SLICE_X28Y24         FDRE                                         r  MicroBlaze_i/PulseWaveMaker_0/inst/wave1_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.000    95.462    
                         clock uncertainty            0.206    95.668    
    SLICE_X28Y24         FDRE (Hold_fdre_C_D)         0.227    95.895    MicroBlaze_i/PulseWaveMaker_0/inst/wave1_reg[2]
  -------------------------------------------------------------------
                         required time                        -95.895    
                         arrival time                          96.174    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/PulseWaveMaker_0/inst/wave1_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.250ns  (clk_fpga_0 fall@92.500ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@93.750ns)
  Data Path Delay:        0.939ns  (logic 0.423ns (45.069%)  route 0.516ns (54.931%))
  Logic Levels:           0  
  Clock Path Skew:        1.474ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.962ns = ( 95.462 - 92.500 ) 
    Source Clock Delay      (SCD):    1.488ns = ( 95.238 - 93.750 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     93.750    93.750 f  
    BUFGCTRL_X0Y15       BUFG                         0.000    93.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        1.477    95.227    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164    92.063 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    93.662    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    93.753 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.485    95.238    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X28Y25         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDRE (Prop_fdre_C_Q)         0.423    95.661 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[0]/Q
                         net (fo=1, routed)           0.516    96.177    MicroBlaze_i/PulseWaveMaker_0/inst/wave[0]
    SLICE_X28Y24         FDRE                                         r  MicroBlaze_i/PulseWaveMaker_0/inst/wave1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     92.500    92.500 f  
    PS7_X0Y0             PS7                          0.000    92.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    93.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101    93.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        1.654    95.462    MicroBlaze_i/PulseWaveMaker_0/inst/clk
    SLICE_X28Y24         FDRE                                         r  MicroBlaze_i/PulseWaveMaker_0/inst/wave1_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000    95.462    
                         clock uncertainty            0.206    95.668    
    SLICE_X28Y24         FDRE (Hold_fdre_C_D)         0.228    95.896    MicroBlaze_i/PulseWaveMaker_0/inst/wave1_reg[0]
  -------------------------------------------------------------------
                         required time                        -95.896    
                         arrival time                          96.177    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/PulseWaveMaker_0/inst/wave1_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.250ns  (clk_fpga_0 fall@92.500ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@93.750ns)
  Data Path Delay:        0.936ns  (logic 0.423ns (45.213%)  route 0.513ns (54.787%))
  Logic Levels:           0  
  Clock Path Skew:        1.474ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.962ns = ( 95.462 - 92.500 ) 
    Source Clock Delay      (SCD):    1.488ns = ( 95.238 - 93.750 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     93.750    93.750 f  
    BUFGCTRL_X0Y15       BUFG                         0.000    93.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        1.477    95.227    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164    92.063 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    93.662    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    93.753 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.485    95.238    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X28Y25         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDRE (Prop_fdre_C_Q)         0.423    95.661 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[5]/Q
                         net (fo=1, routed)           0.513    96.174    MicroBlaze_i/PulseWaveMaker_0/inst/wave[5]
    SLICE_X28Y24         FDRE                                         r  MicroBlaze_i/PulseWaveMaker_0/inst/wave1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     92.500    92.500 f  
    PS7_X0Y0             PS7                          0.000    92.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    93.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101    93.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        1.654    95.462    MicroBlaze_i/PulseWaveMaker_0/inst/clk
    SLICE_X28Y24         FDRE                                         r  MicroBlaze_i/PulseWaveMaker_0/inst/wave1_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.000    95.462    
                         clock uncertainty            0.206    95.668    
    SLICE_X28Y24         FDRE (Hold_fdre_C_D)         0.224    95.892    MicroBlaze_i/PulseWaveMaker_0/inst/wave1_reg[5]
  -------------------------------------------------------------------
                         required time                        -95.892    
                         arrival time                          96.174    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/PulseWaveMaker_0/inst/wave1_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.250ns  (clk_fpga_0 fall@92.500ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@93.750ns)
  Data Path Delay:        0.988ns  (logic 0.370ns (37.442%)  route 0.618ns (62.558%))
  Logic Levels:           0  
  Clock Path Skew:        1.474ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.962ns = ( 95.462 - 92.500 ) 
    Source Clock Delay      (SCD):    1.488ns = ( 95.238 - 93.750 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     93.750    93.750 f  
    BUFGCTRL_X0Y15       BUFG                         0.000    93.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        1.477    95.227    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164    92.063 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    93.662    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    93.753 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.485    95.238    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X31Y24         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y24         FDRE (Prop_fdre_C_Q)         0.370    95.608 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[4]/Q
                         net (fo=1, routed)           0.618    96.227    MicroBlaze_i/PulseWaveMaker_0/inst/wave[4]
    SLICE_X30Y24         FDRE                                         r  MicroBlaze_i/PulseWaveMaker_0/inst/wave1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     92.500    92.500 f  
    PS7_X0Y0             PS7                          0.000    92.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    93.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101    93.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        1.654    95.462    MicroBlaze_i/PulseWaveMaker_0/inst/clk
    SLICE_X30Y24         FDRE                                         r  MicroBlaze_i/PulseWaveMaker_0/inst/wave1_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.000    95.462    
                         clock uncertainty            0.206    95.668    
    SLICE_X30Y24         FDRE (Hold_fdre_C_D)         0.240    95.908    MicroBlaze_i/PulseWaveMaker_0/inst/wave1_reg[4]
  -------------------------------------------------------------------
                         required time                        -95.908    
                         arrival time                          96.227    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/PulseWaveMaker_0/inst/wave1_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.250ns  (clk_fpga_0 fall@92.500ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@93.750ns)
  Data Path Delay:        1.004ns  (logic 0.370ns (36.863%)  route 0.634ns (63.136%))
  Logic Levels:           0  
  Clock Path Skew:        1.474ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.962ns = ( 95.462 - 92.500 ) 
    Source Clock Delay      (SCD):    1.488ns = ( 95.238 - 93.750 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     93.750    93.750 f  
    BUFGCTRL_X0Y15       BUFG                         0.000    93.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        1.477    95.227    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164    92.063 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    93.662    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    93.753 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.485    95.238    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X31Y24         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y24         FDRE (Prop_fdre_C_Q)         0.370    95.608 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[6]/Q
                         net (fo=1, routed)           0.634    96.242    MicroBlaze_i/PulseWaveMaker_0/inst/wave[6]
    SLICE_X30Y24         FDRE                                         r  MicroBlaze_i/PulseWaveMaker_0/inst/wave1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     92.500    92.500 f  
    PS7_X0Y0             PS7                          0.000    92.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    93.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101    93.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        1.654    95.462    MicroBlaze_i/PulseWaveMaker_0/inst/clk
    SLICE_X30Y24         FDRE                                         r  MicroBlaze_i/PulseWaveMaker_0/inst/wave1_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.000    95.462    
                         clock uncertainty            0.206    95.668    
    SLICE_X30Y24         FDRE (Hold_fdre_C_D)         0.229    95.897    MicroBlaze_i/PulseWaveMaker_0/inst/wave1_reg[6]
  -------------------------------------------------------------------
                         required time                        -95.897    
                         arrival time                          96.242    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/PulseWaveMaker_0/inst/wave1_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.250ns  (clk_fpga_0 fall@92.500ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@93.750ns)
  Data Path Delay:        1.057ns  (logic 0.370ns (35.014%)  route 0.687ns (64.986%))
  Logic Levels:           0  
  Clock Path Skew:        1.474ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.962ns = ( 95.462 - 92.500 ) 
    Source Clock Delay      (SCD):    1.488ns = ( 95.238 - 93.750 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     93.750    93.750 f  
    BUFGCTRL_X0Y15       BUFG                         0.000    93.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        1.477    95.227    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164    92.063 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    93.662    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    93.753 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.485    95.238    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X31Y25         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y25         FDRE (Prop_fdre_C_Q)         0.370    95.608 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[1]/Q
                         net (fo=1, routed)           0.687    96.295    MicroBlaze_i/PulseWaveMaker_0/inst/wave[1]
    SLICE_X30Y24         FDRE                                         r  MicroBlaze_i/PulseWaveMaker_0/inst/wave1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     92.500    92.500 f  
    PS7_X0Y0             PS7                          0.000    92.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    93.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101    93.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        1.654    95.462    MicroBlaze_i/PulseWaveMaker_0/inst/clk
    SLICE_X30Y24         FDRE                                         r  MicroBlaze_i/PulseWaveMaker_0/inst/wave1_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.000    95.462    
                         clock uncertainty            0.206    95.668    
    SLICE_X30Y24         FDRE (Hold_fdre_C_D)         0.237    95.905    MicroBlaze_i/PulseWaveMaker_0/inst/wave1_reg[1]
  -------------------------------------------------------------------
                         required time                        -95.905    
                         arrival time                          96.295    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/PulseWaveMaker_0/inst/wave1_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.250ns  (clk_fpga_0 fall@92.500ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@93.750ns)
  Data Path Delay:        1.119ns  (logic 0.370ns (33.060%)  route 0.749ns (66.940%))
  Logic Levels:           0  
  Clock Path Skew:        1.474ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.962ns = ( 95.462 - 92.500 ) 
    Source Clock Delay      (SCD):    1.488ns = ( 95.238 - 93.750 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     93.750    93.750 f  
    BUFGCTRL_X0Y15       BUFG                         0.000    93.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        1.477    95.227    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164    92.063 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    93.662    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    93.753 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.485    95.238    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X31Y24         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y24         FDRE (Prop_fdre_C_Q)         0.370    95.608 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[10]/Q
                         net (fo=1, routed)           0.749    96.358    MicroBlaze_i/PulseWaveMaker_0/inst/wave[10]
    SLICE_X30Y24         FDRE                                         r  MicroBlaze_i/PulseWaveMaker_0/inst/wave1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     92.500    92.500 f  
    PS7_X0Y0             PS7                          0.000    92.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    93.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101    93.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        1.654    95.462    MicroBlaze_i/PulseWaveMaker_0/inst/clk
    SLICE_X30Y24         FDRE                                         r  MicroBlaze_i/PulseWaveMaker_0/inst/wave1_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.000    95.462    
                         clock uncertainty            0.206    95.668    
    SLICE_X30Y24         FDRE (Hold_fdre_C_D)         0.256    95.924    MicroBlaze_i/PulseWaveMaker_0/inst/wave1_reg[10]
  -------------------------------------------------------------------
                         required time                        -95.924    
                         arrival time                          96.358    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/PulseWaveMaker_0/inst/wave1_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.250ns  (clk_fpga_0 fall@92.500ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@93.750ns)
  Data Path Delay:        1.127ns  (logic 0.370ns (32.816%)  route 0.757ns (67.184%))
  Logic Levels:           0  
  Clock Path Skew:        1.474ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.962ns = ( 95.462 - 92.500 ) 
    Source Clock Delay      (SCD):    1.488ns = ( 95.238 - 93.750 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     93.750    93.750 f  
    BUFGCTRL_X0Y15       BUFG                         0.000    93.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        1.477    95.227    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164    92.063 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    93.662    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    93.753 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.485    95.238    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X31Y25         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y25         FDRE (Prop_fdre_C_Q)         0.370    95.608 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[11]/Q
                         net (fo=1, routed)           0.757    96.366    MicroBlaze_i/PulseWaveMaker_0/inst/wave[11]
    SLICE_X30Y24         FDRE                                         r  MicroBlaze_i/PulseWaveMaker_0/inst/wave1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     92.500    92.500 f  
    PS7_X0Y0             PS7                          0.000    92.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    93.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101    93.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        1.654    95.462    MicroBlaze_i/PulseWaveMaker_0/inst/clk
    SLICE_X30Y24         FDRE                                         r  MicroBlaze_i/PulseWaveMaker_0/inst/wave1_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.000    95.462    
                         clock uncertainty            0.206    95.668    
    SLICE_X30Y24         FDRE (Hold_fdre_C_D)         0.239    95.907    MicroBlaze_i/PulseWaveMaker_0/inst/wave1_reg[11]
  -------------------------------------------------------------------
                         required time                        -95.907    
                         arrival time                          96.366    
  -------------------------------------------------------------------
                         slack                                  0.459    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.475ns  (logic 0.124ns (8.406%)  route 1.351ns (91.594%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.351     1.351    MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X12Y53         LUT1 (Prop_lut1_I0_O)        0.124     1.475 r  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.475    MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X12Y53         FDRE                                         r  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        1.497     2.689    MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X12Y53         FDRE                                         r  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.620ns  (logic 0.045ns (7.257%)  route 0.575ns (92.743%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.575     0.575    MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X12Y53         LUT1 (Prop_lut1_I0_O)        0.045     0.620 r  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.620    MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X12Y53         FDRE                                         r  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        0.833     1.203    MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X12Y53         FDRE                                         r  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay           140 Endpoints
Min Delay           140 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.924ns  (logic 0.580ns (19.836%)  route 2.344ns (80.164%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        1.671     2.979    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X11Y50         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y50         FDRE (Prop_fdre_C_Q)         0.456     3.435 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          1.598     5.033    <hidden>
    SLICE_X15Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.157 f  <hidden>
                         net (fo=3, routed)           0.746     5.903    <hidden>
    SLICE_X15Y47         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        1.502     2.694    <hidden>
    SLICE_X15Y47         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.924ns  (logic 0.580ns (19.836%)  route 2.344ns (80.164%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        1.671     2.979    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X11Y50         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y50         FDRE (Prop_fdre_C_Q)         0.456     3.435 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          1.598     5.033    <hidden>
    SLICE_X15Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.157 f  <hidden>
                         net (fo=3, routed)           0.746     5.903    <hidden>
    SLICE_X15Y47         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        1.502     2.694    <hidden>
    SLICE_X15Y47         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.924ns  (logic 0.580ns (19.836%)  route 2.344ns (80.164%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        1.671     2.979    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X11Y50         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y50         FDRE (Prop_fdre_C_Q)         0.456     3.435 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          1.598     5.033    <hidden>
    SLICE_X15Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.157 f  <hidden>
                         net (fo=3, routed)           0.746     5.903    <hidden>
    SLICE_X15Y47         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        1.502     2.694    <hidden>
    SLICE_X15Y47         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.711ns  (logic 0.608ns (22.429%)  route 2.103ns (77.571%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        1.671     2.979    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X11Y50         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y50         FDRE (Prop_fdre_C_Q)         0.456     3.435 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          1.598     5.033    <hidden>
    SLICE_X15Y46         LUT1 (Prop_lut1_I0_O)        0.152     5.185 f  <hidden>
                         net (fo=3, routed)           0.505     5.690    <hidden>
    SLICE_X16Y46         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        1.500     2.692    <hidden>
    SLICE_X16Y46         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.711ns  (logic 0.608ns (22.429%)  route 2.103ns (77.571%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        1.671     2.979    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X11Y50         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y50         FDRE (Prop_fdre_C_Q)         0.456     3.435 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          1.598     5.033    <hidden>
    SLICE_X15Y46         LUT1 (Prop_lut1_I0_O)        0.152     5.185 f  <hidden>
                         net (fo=3, routed)           0.505     5.690    <hidden>
    SLICE_X16Y46         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        1.500     2.692    <hidden>
    SLICE_X16Y46         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.711ns  (logic 0.608ns (22.429%)  route 2.103ns (77.571%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        1.671     2.979    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X11Y50         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y50         FDRE (Prop_fdre_C_Q)         0.456     3.435 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          1.598     5.033    <hidden>
    SLICE_X15Y46         LUT1 (Prop_lut1_I0_O)        0.152     5.185 f  <hidden>
                         net (fo=3, routed)           0.505     5.690    <hidden>
    SLICE_X16Y46         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        1.500     2.692    <hidden>
    SLICE_X16Y46         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.654ns  (logic 0.580ns (21.852%)  route 2.074ns (78.148%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        1.671     2.979    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X11Y50         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y50         FDRE (Prop_fdre_C_Q)         0.456     3.435 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          1.317     4.752    <hidden>
    SLICE_X17Y50         LUT1 (Prop_lut1_I0_O)        0.124     4.876 f  <hidden>
                         net (fo=3, routed)           0.757     5.633    <hidden>
    SLICE_X16Y50         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        1.491     2.683    <hidden>
    SLICE_X16Y50         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.654ns  (logic 0.580ns (21.852%)  route 2.074ns (78.148%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        1.671     2.979    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X11Y50         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y50         FDRE (Prop_fdre_C_Q)         0.456     3.435 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          1.317     4.752    <hidden>
    SLICE_X17Y50         LUT1 (Prop_lut1_I0_O)        0.124     4.876 f  <hidden>
                         net (fo=3, routed)           0.757     5.633    <hidden>
    SLICE_X16Y50         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        1.491     2.683    <hidden>
    SLICE_X16Y50         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.654ns  (logic 0.580ns (21.852%)  route 2.074ns (78.148%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        1.671     2.979    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X11Y50         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y50         FDRE (Prop_fdre_C_Q)         0.456     3.435 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          1.317     4.752    <hidden>
    SLICE_X17Y50         LUT1 (Prop_lut1_I0_O)        0.124     4.876 f  <hidden>
                         net (fo=3, routed)           0.757     5.633    <hidden>
    SLICE_X16Y50         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        1.491     2.683    <hidden>
    SLICE_X16Y50         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.653ns  (logic 0.609ns (22.959%)  route 2.044ns (77.041%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        1.671     2.979    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X11Y50         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y50         FDRE (Prop_fdre_C_Q)         0.456     3.435 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          1.152     4.587    <hidden>
    SLICE_X15Y48         LUT1 (Prop_lut1_I0_O)        0.153     4.740 f  <hidden>
                         net (fo=3, routed)           0.892     5.632    <hidden>
    SLICE_X15Y48         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        1.502     2.694    <hidden>
    SLICE_X15Y48         FDCE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.445ns  (logic 0.204ns (45.884%)  route 0.241ns (54.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.943ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        0.602     0.943    <hidden>
    RAMB36_X0Y8          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      0.204     1.147 r  <hidden>
                         net (fo=1, routed)           0.241     1.387    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[16]
    SLICE_X6Y40          FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        0.833     1.203    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X6Y40          FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.462ns  (logic 0.204ns (44.166%)  route 0.258ns (55.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.941ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        0.600     0.941    <hidden>
    RAMB36_X0Y10         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      0.204     1.145 r  <hidden>
                         net (fo=1, routed)           0.258     1.403    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[20]
    SLICE_X6Y50          FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        0.834     1.204    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X6Y50          FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.472ns  (logic 0.204ns (43.183%)  route 0.268ns (56.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.941ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        0.600     0.941    <hidden>
    RAMB36_X0Y10         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      0.204     1.145 r  <hidden>
                         net (fo=1, routed)           0.268     1.413    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[22]
    SLICE_X9Y45          FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        0.834     1.204    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X9Y45          FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.475ns  (logic 0.204ns (42.954%)  route 0.271ns (57.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.940ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        0.599     0.940    <hidden>
    RAMB36_X1Y8          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      0.204     1.144 r  <hidden>
                         net (fo=1, routed)           0.271     1.415    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[24]
    SLICE_X25Y41         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        0.827     1.197    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X25Y41         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.474ns  (logic 0.204ns (43.001%)  route 0.270ns (56.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.941ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        0.600     0.941    <hidden>
    RAMB36_X0Y10         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.204     1.145 r  <hidden>
                         net (fo=1, routed)           0.270     1.415    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[18]
    SLICE_X6Y44          FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        0.834     1.204    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X6Y44          FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.474ns  (logic 0.204ns (43.001%)  route 0.270ns (56.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.941ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        0.600     0.941    <hidden>
    RAMB36_X0Y10         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      0.204     1.145 r  <hidden>
                         net (fo=1, routed)           0.270     1.415    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[21]
    SLICE_X6Y47          FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        0.835     1.205    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X6Y47          FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.477ns  (logic 0.204ns (42.774%)  route 0.273ns (57.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.941ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        0.600     0.941    <hidden>
    RAMB36_X1Y9          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      0.204     1.145 r  <hidden>
                         net (fo=1, routed)           0.273     1.418    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[29]
    SLICE_X24Y44         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        0.828     1.198    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X24Y44         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.481ns  (logic 0.204ns (42.419%)  route 0.277ns (57.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.940ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        0.599     0.940    <hidden>
    RAMB36_X1Y8          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      0.204     1.144 r  <hidden>
                         net (fo=1, routed)           0.277     1.421    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[25]
    SLICE_X24Y43         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        0.828     1.198    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X24Y43         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.497ns  (logic 0.204ns (41.046%)  route 0.293ns (58.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.943ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        0.602     0.943    <hidden>
    RAMB36_X0Y8          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      0.204     1.147 r  <hidden>
                         net (fo=1, routed)           0.293     1.440    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[17]
    SLICE_X8Y39          FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        0.832     1.202    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X8Y39          FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.500ns  (logic 0.204ns (40.824%)  route 0.296ns (59.176%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.941ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        0.600     0.941    <hidden>
    RAMB36_X0Y10         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      0.204     1.145 r  <hidden>
                         net (fo=1, routed)           0.296     1.441    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[23]
    SLICE_X6Y49          FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        0.835     1.205    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X6Y49          FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           427 Endpoints
Min Delay           427 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[10]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.796ns  (logic 1.753ns (25.793%)  route 5.043ns (74.207%))
  Logic Levels:           7  (CARRY4=2 FDRE=1 LUT1=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y12         FDRE                         0.000     0.000 r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[4]/C
    SLICE_X25Y12         FDRE (Prop_fdre_C_Q)         0.459     0.459 f  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[4]/Q
                         net (fo=17, routed)          1.866     2.325    MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg_n_0_[4]
    SLICE_X26Y10         LUT1 (Prop_lut1_I0_O)        0.124     2.449 r  MicroBlaze_i/waveParser_0/inst/wave1Address4_carry_i_1/O
                         net (fo=1, routed)           0.000     2.449    MicroBlaze_i/waveParser_0/inst/wave1Address4_carry_i_1_n_0
    SLICE_X26Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.850 r  MicroBlaze_i/waveParser_0/inst/wave1Address4_carry/CO[3]
                         net (fo=1, routed)           0.000     2.850    MicroBlaze_i/waveParser_0/inst/wave1Address4_carry_n_0
    SLICE_X26Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.072 f  MicroBlaze_i/waveParser_0/inst/wave1Address4_carry__0/O[0]
                         net (fo=2, routed)           1.011     4.083    MicroBlaze_i/waveParser_0/inst/wave1Address4[5]
    SLICE_X27Y10         LUT6 (Prop_lut6_I0_O)        0.299     4.382 r  MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_6/O
                         net (fo=1, routed)           0.507     4.889    MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_6_n_0
    SLICE_X27Y12         LUT6 (Prop_lut6_I2_O)        0.124     5.013 r  MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_3/O
                         net (fo=1, routed)           0.433     5.446    MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_3_n_0
    SLICE_X27Y12         LUT6 (Prop_lut6_I1_O)        0.124     5.570 r  MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_1/O
                         net (fo=12, routed)          1.226     6.796    MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_1_n_0
    SLICE_X28Y17         FDRE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[10]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[11]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.796ns  (logic 1.753ns (25.793%)  route 5.043ns (74.207%))
  Logic Levels:           7  (CARRY4=2 FDRE=1 LUT1=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y12         FDRE                         0.000     0.000 r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[4]/C
    SLICE_X25Y12         FDRE (Prop_fdre_C_Q)         0.459     0.459 f  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[4]/Q
                         net (fo=17, routed)          1.866     2.325    MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg_n_0_[4]
    SLICE_X26Y10         LUT1 (Prop_lut1_I0_O)        0.124     2.449 r  MicroBlaze_i/waveParser_0/inst/wave1Address4_carry_i_1/O
                         net (fo=1, routed)           0.000     2.449    MicroBlaze_i/waveParser_0/inst/wave1Address4_carry_i_1_n_0
    SLICE_X26Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.850 r  MicroBlaze_i/waveParser_0/inst/wave1Address4_carry/CO[3]
                         net (fo=1, routed)           0.000     2.850    MicroBlaze_i/waveParser_0/inst/wave1Address4_carry_n_0
    SLICE_X26Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.072 f  MicroBlaze_i/waveParser_0/inst/wave1Address4_carry__0/O[0]
                         net (fo=2, routed)           1.011     4.083    MicroBlaze_i/waveParser_0/inst/wave1Address4[5]
    SLICE_X27Y10         LUT6 (Prop_lut6_I0_O)        0.299     4.382 r  MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_6/O
                         net (fo=1, routed)           0.507     4.889    MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_6_n_0
    SLICE_X27Y12         LUT6 (Prop_lut6_I2_O)        0.124     5.013 r  MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_3/O
                         net (fo=1, routed)           0.433     5.446    MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_3_n_0
    SLICE_X27Y12         LUT6 (Prop_lut6_I1_O)        0.124     5.570 r  MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_1/O
                         net (fo=12, routed)          1.226     6.796    MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_1_n_0
    SLICE_X28Y17         FDSE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[11]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[9]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.796ns  (logic 1.753ns (25.793%)  route 5.043ns (74.207%))
  Logic Levels:           7  (CARRY4=2 FDRE=1 LUT1=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y12         FDRE                         0.000     0.000 r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[4]/C
    SLICE_X25Y12         FDRE (Prop_fdre_C_Q)         0.459     0.459 f  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[4]/Q
                         net (fo=17, routed)          1.866     2.325    MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg_n_0_[4]
    SLICE_X26Y10         LUT1 (Prop_lut1_I0_O)        0.124     2.449 r  MicroBlaze_i/waveParser_0/inst/wave1Address4_carry_i_1/O
                         net (fo=1, routed)           0.000     2.449    MicroBlaze_i/waveParser_0/inst/wave1Address4_carry_i_1_n_0
    SLICE_X26Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.850 r  MicroBlaze_i/waveParser_0/inst/wave1Address4_carry/CO[3]
                         net (fo=1, routed)           0.000     2.850    MicroBlaze_i/waveParser_0/inst/wave1Address4_carry_n_0
    SLICE_X26Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.072 f  MicroBlaze_i/waveParser_0/inst/wave1Address4_carry__0/O[0]
                         net (fo=2, routed)           1.011     4.083    MicroBlaze_i/waveParser_0/inst/wave1Address4[5]
    SLICE_X27Y10         LUT6 (Prop_lut6_I0_O)        0.299     4.382 r  MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_6/O
                         net (fo=1, routed)           0.507     4.889    MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_6_n_0
    SLICE_X27Y12         LUT6 (Prop_lut6_I2_O)        0.124     5.013 r  MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_3/O
                         net (fo=1, routed)           0.433     5.446    MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_3_n_0
    SLICE_X27Y12         LUT6 (Prop_lut6_I1_O)        0.124     5.570 r  MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_1/O
                         net (fo=12, routed)          1.226     6.796    MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_1_n_0
    SLICE_X28Y17         FDRE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[9]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[5]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.658ns  (logic 1.753ns (26.330%)  route 4.905ns (73.670%))
  Logic Levels:           7  (CARRY4=2 FDRE=1 LUT1=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y12         FDRE                         0.000     0.000 r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[4]/C
    SLICE_X25Y12         FDRE (Prop_fdre_C_Q)         0.459     0.459 f  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[4]/Q
                         net (fo=17, routed)          1.866     2.325    MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg_n_0_[4]
    SLICE_X26Y10         LUT1 (Prop_lut1_I0_O)        0.124     2.449 r  MicroBlaze_i/waveParser_0/inst/wave1Address4_carry_i_1/O
                         net (fo=1, routed)           0.000     2.449    MicroBlaze_i/waveParser_0/inst/wave1Address4_carry_i_1_n_0
    SLICE_X26Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.850 r  MicroBlaze_i/waveParser_0/inst/wave1Address4_carry/CO[3]
                         net (fo=1, routed)           0.000     2.850    MicroBlaze_i/waveParser_0/inst/wave1Address4_carry_n_0
    SLICE_X26Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.072 f  MicroBlaze_i/waveParser_0/inst/wave1Address4_carry__0/O[0]
                         net (fo=2, routed)           1.011     4.083    MicroBlaze_i/waveParser_0/inst/wave1Address4[5]
    SLICE_X27Y10         LUT6 (Prop_lut6_I0_O)        0.299     4.382 r  MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_6/O
                         net (fo=1, routed)           0.507     4.889    MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_6_n_0
    SLICE_X27Y12         LUT6 (Prop_lut6_I2_O)        0.124     5.013 r  MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_3/O
                         net (fo=1, routed)           0.433     5.446    MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_3_n_0
    SLICE_X27Y12         LUT6 (Prop_lut6_I1_O)        0.124     5.570 r  MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_1/O
                         net (fo=12, routed)          1.088     6.658    MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_1_n_0
    SLICE_X28Y16         FDRE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[5]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[6]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.658ns  (logic 1.753ns (26.330%)  route 4.905ns (73.670%))
  Logic Levels:           7  (CARRY4=2 FDRE=1 LUT1=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y12         FDRE                         0.000     0.000 r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[4]/C
    SLICE_X25Y12         FDRE (Prop_fdre_C_Q)         0.459     0.459 f  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[4]/Q
                         net (fo=17, routed)          1.866     2.325    MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg_n_0_[4]
    SLICE_X26Y10         LUT1 (Prop_lut1_I0_O)        0.124     2.449 r  MicroBlaze_i/waveParser_0/inst/wave1Address4_carry_i_1/O
                         net (fo=1, routed)           0.000     2.449    MicroBlaze_i/waveParser_0/inst/wave1Address4_carry_i_1_n_0
    SLICE_X26Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.850 r  MicroBlaze_i/waveParser_0/inst/wave1Address4_carry/CO[3]
                         net (fo=1, routed)           0.000     2.850    MicroBlaze_i/waveParser_0/inst/wave1Address4_carry_n_0
    SLICE_X26Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.072 f  MicroBlaze_i/waveParser_0/inst/wave1Address4_carry__0/O[0]
                         net (fo=2, routed)           1.011     4.083    MicroBlaze_i/waveParser_0/inst/wave1Address4[5]
    SLICE_X27Y10         LUT6 (Prop_lut6_I0_O)        0.299     4.382 r  MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_6/O
                         net (fo=1, routed)           0.507     4.889    MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_6_n_0
    SLICE_X27Y12         LUT6 (Prop_lut6_I2_O)        0.124     5.013 r  MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_3/O
                         net (fo=1, routed)           0.433     5.446    MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_3_n_0
    SLICE_X27Y12         LUT6 (Prop_lut6_I1_O)        0.124     5.570 r  MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_1/O
                         net (fo=12, routed)          1.088     6.658    MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_1_n_0
    SLICE_X28Y16         FDSE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[6]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[7]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.658ns  (logic 1.753ns (26.330%)  route 4.905ns (73.670%))
  Logic Levels:           7  (CARRY4=2 FDRE=1 LUT1=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y12         FDRE                         0.000     0.000 r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[4]/C
    SLICE_X25Y12         FDRE (Prop_fdre_C_Q)         0.459     0.459 f  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[4]/Q
                         net (fo=17, routed)          1.866     2.325    MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg_n_0_[4]
    SLICE_X26Y10         LUT1 (Prop_lut1_I0_O)        0.124     2.449 r  MicroBlaze_i/waveParser_0/inst/wave1Address4_carry_i_1/O
                         net (fo=1, routed)           0.000     2.449    MicroBlaze_i/waveParser_0/inst/wave1Address4_carry_i_1_n_0
    SLICE_X26Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.850 r  MicroBlaze_i/waveParser_0/inst/wave1Address4_carry/CO[3]
                         net (fo=1, routed)           0.000     2.850    MicroBlaze_i/waveParser_0/inst/wave1Address4_carry_n_0
    SLICE_X26Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.072 f  MicroBlaze_i/waveParser_0/inst/wave1Address4_carry__0/O[0]
                         net (fo=2, routed)           1.011     4.083    MicroBlaze_i/waveParser_0/inst/wave1Address4[5]
    SLICE_X27Y10         LUT6 (Prop_lut6_I0_O)        0.299     4.382 r  MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_6/O
                         net (fo=1, routed)           0.507     4.889    MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_6_n_0
    SLICE_X27Y12         LUT6 (Prop_lut6_I2_O)        0.124     5.013 r  MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_3/O
                         net (fo=1, routed)           0.433     5.446    MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_3_n_0
    SLICE_X27Y12         LUT6 (Prop_lut6_I1_O)        0.124     5.570 r  MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_1/O
                         net (fo=12, routed)          1.088     6.658    MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_1_n_0
    SLICE_X28Y16         FDSE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[7]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[8]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.658ns  (logic 1.753ns (26.330%)  route 4.905ns (73.670%))
  Logic Levels:           7  (CARRY4=2 FDRE=1 LUT1=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y12         FDRE                         0.000     0.000 r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[4]/C
    SLICE_X25Y12         FDRE (Prop_fdre_C_Q)         0.459     0.459 f  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[4]/Q
                         net (fo=17, routed)          1.866     2.325    MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg_n_0_[4]
    SLICE_X26Y10         LUT1 (Prop_lut1_I0_O)        0.124     2.449 r  MicroBlaze_i/waveParser_0/inst/wave1Address4_carry_i_1/O
                         net (fo=1, routed)           0.000     2.449    MicroBlaze_i/waveParser_0/inst/wave1Address4_carry_i_1_n_0
    SLICE_X26Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.850 r  MicroBlaze_i/waveParser_0/inst/wave1Address4_carry/CO[3]
                         net (fo=1, routed)           0.000     2.850    MicroBlaze_i/waveParser_0/inst/wave1Address4_carry_n_0
    SLICE_X26Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.072 f  MicroBlaze_i/waveParser_0/inst/wave1Address4_carry__0/O[0]
                         net (fo=2, routed)           1.011     4.083    MicroBlaze_i/waveParser_0/inst/wave1Address4[5]
    SLICE_X27Y10         LUT6 (Prop_lut6_I0_O)        0.299     4.382 r  MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_6/O
                         net (fo=1, routed)           0.507     4.889    MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_6_n_0
    SLICE_X27Y12         LUT6 (Prop_lut6_I2_O)        0.124     5.013 r  MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_3/O
                         net (fo=1, routed)           0.433     5.446    MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_3_n_0
    SLICE_X27Y12         LUT6 (Prop_lut6_I1_O)        0.124     5.570 r  MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_1/O
                         net (fo=12, routed)          1.088     6.658    MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_1_n_0
    SLICE_X28Y16         FDSE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[8]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[2]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.510ns  (logic 1.753ns (26.929%)  route 4.757ns (73.071%))
  Logic Levels:           7  (CARRY4=2 FDRE=1 LUT1=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y12         FDRE                         0.000     0.000 r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[4]/C
    SLICE_X25Y12         FDRE (Prop_fdre_C_Q)         0.459     0.459 f  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[4]/Q
                         net (fo=17, routed)          1.866     2.325    MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg_n_0_[4]
    SLICE_X26Y10         LUT1 (Prop_lut1_I0_O)        0.124     2.449 r  MicroBlaze_i/waveParser_0/inst/wave1Address4_carry_i_1/O
                         net (fo=1, routed)           0.000     2.449    MicroBlaze_i/waveParser_0/inst/wave1Address4_carry_i_1_n_0
    SLICE_X26Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.850 r  MicroBlaze_i/waveParser_0/inst/wave1Address4_carry/CO[3]
                         net (fo=1, routed)           0.000     2.850    MicroBlaze_i/waveParser_0/inst/wave1Address4_carry_n_0
    SLICE_X26Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.072 f  MicroBlaze_i/waveParser_0/inst/wave1Address4_carry__0/O[0]
                         net (fo=2, routed)           1.011     4.083    MicroBlaze_i/waveParser_0/inst/wave1Address4[5]
    SLICE_X27Y10         LUT6 (Prop_lut6_I0_O)        0.299     4.382 r  MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_6/O
                         net (fo=1, routed)           0.507     4.889    MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_6_n_0
    SLICE_X27Y12         LUT6 (Prop_lut6_I2_O)        0.124     5.013 r  MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_3/O
                         net (fo=1, routed)           0.433     5.446    MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_3_n_0
    SLICE_X27Y12         LUT6 (Prop_lut6_I1_O)        0.124     5.570 r  MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_1/O
                         net (fo=12, routed)          0.940     6.510    MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_1_n_0
    SLICE_X28Y15         FDSE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[2]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.510ns  (logic 1.753ns (26.929%)  route 4.757ns (73.071%))
  Logic Levels:           7  (CARRY4=2 FDRE=1 LUT1=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y12         FDRE                         0.000     0.000 r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[4]/C
    SLICE_X25Y12         FDRE (Prop_fdre_C_Q)         0.459     0.459 f  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[4]/Q
                         net (fo=17, routed)          1.866     2.325    MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg_n_0_[4]
    SLICE_X26Y10         LUT1 (Prop_lut1_I0_O)        0.124     2.449 r  MicroBlaze_i/waveParser_0/inst/wave1Address4_carry_i_1/O
                         net (fo=1, routed)           0.000     2.449    MicroBlaze_i/waveParser_0/inst/wave1Address4_carry_i_1_n_0
    SLICE_X26Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.850 r  MicroBlaze_i/waveParser_0/inst/wave1Address4_carry/CO[3]
                         net (fo=1, routed)           0.000     2.850    MicroBlaze_i/waveParser_0/inst/wave1Address4_carry_n_0
    SLICE_X26Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.072 f  MicroBlaze_i/waveParser_0/inst/wave1Address4_carry__0/O[0]
                         net (fo=2, routed)           1.011     4.083    MicroBlaze_i/waveParser_0/inst/wave1Address4[5]
    SLICE_X27Y10         LUT6 (Prop_lut6_I0_O)        0.299     4.382 r  MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_6/O
                         net (fo=1, routed)           0.507     4.889    MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_6_n_0
    SLICE_X27Y12         LUT6 (Prop_lut6_I2_O)        0.124     5.013 r  MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_3/O
                         net (fo=1, routed)           0.433     5.446    MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_3_n_0
    SLICE_X27Y12         LUT6 (Prop_lut6_I1_O)        0.124     5.570 r  MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_1/O
                         net (fo=12, routed)          0.940     6.510    MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_1_n_0
    SLICE_X28Y15         FDRE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[4]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.510ns  (logic 1.753ns (26.929%)  route 4.757ns (73.071%))
  Logic Levels:           7  (CARRY4=2 FDRE=1 LUT1=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y12         FDRE                         0.000     0.000 r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[4]/C
    SLICE_X25Y12         FDRE (Prop_fdre_C_Q)         0.459     0.459 f  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[4]/Q
                         net (fo=17, routed)          1.866     2.325    MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg_n_0_[4]
    SLICE_X26Y10         LUT1 (Prop_lut1_I0_O)        0.124     2.449 r  MicroBlaze_i/waveParser_0/inst/wave1Address4_carry_i_1/O
                         net (fo=1, routed)           0.000     2.449    MicroBlaze_i/waveParser_0/inst/wave1Address4_carry_i_1_n_0
    SLICE_X26Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.850 r  MicroBlaze_i/waveParser_0/inst/wave1Address4_carry/CO[3]
                         net (fo=1, routed)           0.000     2.850    MicroBlaze_i/waveParser_0/inst/wave1Address4_carry_n_0
    SLICE_X26Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.072 f  MicroBlaze_i/waveParser_0/inst/wave1Address4_carry__0/O[0]
                         net (fo=2, routed)           1.011     4.083    MicroBlaze_i/waveParser_0/inst/wave1Address4[5]
    SLICE_X27Y10         LUT6 (Prop_lut6_I0_O)        0.299     4.382 r  MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_6/O
                         net (fo=1, routed)           0.507     4.889    MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_6_n_0
    SLICE_X27Y12         LUT6 (Prop_lut6_I2_O)        0.124     5.013 r  MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_3/O
                         net (fo=1, routed)           0.433     5.446    MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_3_n_0
    SLICE_X27Y12         LUT6 (Prop_lut6_I1_O)        0.124     5.570 r  MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_1/O
                         net (fo=12, routed)          0.940     6.510    MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_1_n_0
    SLICE_X28Y15         FDRE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[4]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram4_reg_2_1/ADDRARDADDR[2]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.146ns (45.676%)  route 0.174ns (54.324%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y13         FDSE                         0.000     0.000 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[0]/C
    SLICE_X27Y13         FDSE (Prop_fdse_C_Q)         0.146     0.146 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[0]/Q
                         net (fo=6, routed)           0.174     0.320    MicroBlaze_i/BlockRam_0/inst/waveRef3Address[0]
    RAMB18_X1Y4          RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram4_reg_2_1/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram4_reg_3_1/ADDRARDADDR[2]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.146ns (45.676%)  route 0.174ns (54.324%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y13         FDSE                         0.000     0.000 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[0]/C
    SLICE_X27Y13         FDSE (Prop_fdse_C_Q)         0.146     0.146 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[0]/Q
                         net (fo=6, routed)           0.174     0.320    MicroBlaze_i/BlockRam_0/inst/waveRef3Address[0]
    RAMB18_X1Y5          RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram4_reg_3_1/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MicroBlaze_i/SineWaveGen_0/inst/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/SineWaveGen_0/inst/counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.191ns (59.221%)  route 0.132ns (40.779%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y5          FDRE                         0.000     0.000 r  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[1]/C
    SLICE_X35Y5          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[1]/Q
                         net (fo=10, routed)          0.132     0.278    MicroBlaze_i/SineWaveGen_0/inst/counter_reg_n_0_[1]
    SLICE_X34Y5          LUT4 (Prop_lut4_I0_O)        0.045     0.323 r  MicroBlaze_i/SineWaveGen_0/inst/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     0.323    MicroBlaze_i/SineWaveGen_0/inst/counter[3]_i_1_n_0
    SLICE_X34Y5          FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MicroBlaze_i/SineWaveGen_0/inst/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/SineWaveGen_0/inst/counter_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.194ns (59.597%)  route 0.132ns (40.403%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y5          FDRE                         0.000     0.000 r  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[1]/C
    SLICE_X35Y5          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[1]/Q
                         net (fo=10, routed)          0.132     0.278    MicroBlaze_i/SineWaveGen_0/inst/counter_reg_n_0_[1]
    SLICE_X34Y5          LUT5 (Prop_lut5_I2_O)        0.048     0.326 r  MicroBlaze_i/SineWaveGen_0/inst/counter[4]_i_2/O
                         net (fo=1, routed)           0.000     0.326    MicroBlaze_i/SineWaveGen_0/inst/counter[4]_i_2_n_0
    SLICE_X34Y5          FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/waveParser_0/inst/wave0Address_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.146ns (43.631%)  route 0.189ns (56.369%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y14         FDRE                         0.000     0.000 r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[10]/C
    SLICE_X25Y14         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[10]/Q
                         net (fo=15, routed)          0.189     0.335    MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg_n_0_[10]
    SLICE_X23Y14         FDRE                                         r  MicroBlaze_i/waveParser_0/inst/wave0Address_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[11]/C
                            (rising edge-triggered cell FDSE)
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram4_reg_2_1/ADDRARDADDR[13]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.146ns (43.625%)  route 0.189ns (56.375%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y13         FDSE                         0.000     0.000 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[11]/C
    SLICE_X29Y13         FDSE (Prop_fdse_C_Q)         0.146     0.146 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[11]/Q
                         net (fo=6, routed)           0.189     0.335    MicroBlaze_i/BlockRam_0/inst/waveRef3Address[11]
    RAMB18_X1Y4          RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram4_reg_2_1/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[11]/C
                            (rising edge-triggered cell FDSE)
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram4_reg_3_1/ADDRARDADDR[13]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.146ns (43.625%)  route 0.189ns (56.375%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y13         FDSE                         0.000     0.000 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[11]/C
    SLICE_X29Y13         FDSE (Prop_fdse_C_Q)         0.146     0.146 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[11]/Q
                         net (fo=6, routed)           0.189     0.335    MicroBlaze_i/BlockRam_0/inst/waveRef3Address[11]
    RAMB18_X1Y5          RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram4_reg_3_1/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.360ns  (logic 0.270ns (74.950%)  route 0.090ns (25.050%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y13         FDRE                         0.000     0.000 r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[5]/C
    SLICE_X25Y13         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[5]/Q
                         net (fo=17, routed)          0.090     0.236    MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg_n_0_[5]
    SLICE_X25Y13         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.360 r  MicroBlaze_i/waveParser_0/inst/MemoryAddress0_carry__0/O[1]
                         net (fo=1, routed)           0.000     0.360    MicroBlaze_i/waveParser_0/inst/MemoryAddress0[6]
    SLICE_X25Y13         FDRE                                         r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/waveParser_0/inst/wave0Address_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.374ns  (logic 0.146ns (39.088%)  route 0.228ns (60.912%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y14         FDRE                         0.000     0.000 r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[9]/C
    SLICE_X25Y14         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[9]/Q
                         net (fo=15, routed)          0.228     0.374    MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg_n_0_[9]
    SLICE_X24Y16         FDRE                                         r  MicroBlaze_i/waveParser_0/inst/wave0Address_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[8]/C
                            (rising edge-triggered cell FDSE)
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram4_reg_2_1/ADDRARDADDR[10]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.374ns  (logic 0.146ns (39.040%)  route 0.228ns (60.960%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y12         FDSE                         0.000     0.000 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[8]/C
    SLICE_X29Y12         FDSE (Prop_fdse_C_Q)         0.146     0.146 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[8]/Q
                         net (fo=6, routed)           0.228     0.374    MicroBlaze_i/BlockRam_0/inst/waveRef3Address[8]
    RAMB18_X1Y4          RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram4_reg_2_1/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay           144 Endpoints
Min Delay           144 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/PulseWaveMaker_0/inst/wave1_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0/DIADI[3]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.729ns  (logic 0.524ns (9.147%)  route 5.205ns (90.853%))
  Logic Levels:           0  
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        1.654     5.462    MicroBlaze_i/PulseWaveMaker_0/inst/clk
    SLICE_X30Y24         FDRE                                         r  MicroBlaze_i/PulseWaveMaker_0/inst/wave1_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y24         FDRE (Prop_fdre_C_Q)         0.524     5.986 r  MicroBlaze_i/PulseWaveMaker_0/inst/wave1_reg[3]/Q
                         net (fo=12, routed)          5.205    11.191    MicroBlaze_i/BlockRam_0/inst/inWave1[3]
    RAMB36_X0Y7          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0/DIADI[3]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MicroBlaze_i/PulseWaveMaker_0/inst/wave1_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0/DIADI[1]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.328ns  (logic 0.524ns (9.834%)  route 4.804ns (90.166%))
  Logic Levels:           0  
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        1.654     5.462    MicroBlaze_i/PulseWaveMaker_0/inst/clk
    SLICE_X30Y24         FDRE                                         r  MicroBlaze_i/PulseWaveMaker_0/inst/wave1_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y24         FDRE (Prop_fdre_C_Q)         0.524     5.986 r  MicroBlaze_i/PulseWaveMaker_0/inst/wave1_reg[1]/Q
                         net (fo=12, routed)          4.804    10.790    MicroBlaze_i/BlockRam_0/inst/inWave1[1]
    RAMB36_X0Y7          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0/DIADI[1]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MicroBlaze_i/PulseWaveMaker_0/inst/wave1_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0/DIADI[2]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.255ns  (logic 0.524ns (9.971%)  route 4.731ns (90.029%))
  Logic Levels:           0  
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        1.654     5.462    MicroBlaze_i/PulseWaveMaker_0/inst/clk
    SLICE_X28Y24         FDRE                                         r  MicroBlaze_i/PulseWaveMaker_0/inst/wave1_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y24         FDRE (Prop_fdre_C_Q)         0.524     5.986 r  MicroBlaze_i/PulseWaveMaker_0/inst/wave1_reg[2]/Q
                         net (fo=12, routed)          4.731    10.717    MicroBlaze_i/BlockRam_0/inst/inWave1[2]
    RAMB36_X0Y7          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0/DIADI[2]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MicroBlaze_i/PulseWaveMaker_0/inst/wave1_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram1_reg_3_0/DIADI[3]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.250ns  (logic 0.524ns (9.981%)  route 4.726ns (90.019%))
  Logic Levels:           0  
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        1.654     5.462    MicroBlaze_i/PulseWaveMaker_0/inst/clk
    SLICE_X30Y24         FDRE                                         r  MicroBlaze_i/PulseWaveMaker_0/inst/wave1_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y24         FDRE (Prop_fdre_C_Q)         0.524     5.986 r  MicroBlaze_i/PulseWaveMaker_0/inst/wave1_reg[3]/Q
                         net (fo=12, routed)          4.726    10.712    MicroBlaze_i/BlockRam_0/inst/inWave1[3]
    RAMB36_X0Y5          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram1_reg_3_0/DIADI[3]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MicroBlaze_i/PulseWaveMaker_0/inst/wave1_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0/DIADI[4]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.928ns  (logic 0.484ns (9.821%)  route 4.444ns (90.179%))
  Logic Levels:           0  
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        1.654     5.462    MicroBlaze_i/PulseWaveMaker_0/inst/clk
    SLICE_X30Y24         FDRE                                         r  MicroBlaze_i/PulseWaveMaker_0/inst/wave1_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y24         FDRE (Prop_fdre_C_Q)         0.484     5.946 r  MicroBlaze_i/PulseWaveMaker_0/inst/wave1_reg[4]/Q
                         net (fo=12, routed)          4.444    10.390    MicroBlaze_i/BlockRam_0/inst/inWave1[4]
    RAMB36_X0Y7          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0/DIADI[4]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MicroBlaze_i/PulseWaveMaker_0/inst/wave1_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram1_reg_3_0/DIADI[1]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.748ns  (logic 0.524ns (11.037%)  route 4.224ns (88.963%))
  Logic Levels:           0  
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        1.654     5.462    MicroBlaze_i/PulseWaveMaker_0/inst/clk
    SLICE_X30Y24         FDRE                                         r  MicroBlaze_i/PulseWaveMaker_0/inst/wave1_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y24         FDRE (Prop_fdre_C_Q)         0.524     5.986 r  MicroBlaze_i/PulseWaveMaker_0/inst/wave1_reg[1]/Q
                         net (fo=12, routed)          4.224    10.210    MicroBlaze_i/BlockRam_0/inst/inWave1[1]
    RAMB36_X0Y5          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram1_reg_3_0/DIADI[1]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MicroBlaze_i/PulseWaveMaker_0/inst/wave1_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram1_reg_3_0/DIADI[2]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.734ns  (logic 0.524ns (11.070%)  route 4.210ns (88.930%))
  Logic Levels:           0  
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        1.654     5.462    MicroBlaze_i/PulseWaveMaker_0/inst/clk
    SLICE_X28Y24         FDRE                                         r  MicroBlaze_i/PulseWaveMaker_0/inst/wave1_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y24         FDRE (Prop_fdre_C_Q)         0.524     5.986 r  MicroBlaze_i/PulseWaveMaker_0/inst/wave1_reg[2]/Q
                         net (fo=12, routed)          4.210    10.196    MicroBlaze_i/BlockRam_0/inst/inWave1[2]
    RAMB36_X0Y5          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram1_reg_3_0/DIADI[2]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MicroBlaze_i/PulseWaveMaker_0/inst/wave1_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram3_reg_2_0/DIADI[3]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.733ns  (logic 0.524ns (11.072%)  route 4.209ns (88.928%))
  Logic Levels:           0  
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        1.654     5.462    MicroBlaze_i/PulseWaveMaker_0/inst/clk
    SLICE_X30Y24         FDRE                                         r  MicroBlaze_i/PulseWaveMaker_0/inst/wave1_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y24         FDRE (Prop_fdre_C_Q)         0.524     5.986 r  MicroBlaze_i/PulseWaveMaker_0/inst/wave1_reg[3]/Q
                         net (fo=12, routed)          4.209    10.195    MicroBlaze_i/BlockRam_0/inst/inWave1[3]
    RAMB36_X0Y3          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram3_reg_2_0/DIADI[3]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MicroBlaze_i/PulseWaveMaker_0/inst/wave1_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0/DIADI[7]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.711ns  (logic 0.524ns (11.123%)  route 4.187ns (88.877%))
  Logic Levels:           0  
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        1.654     5.462    MicroBlaze_i/PulseWaveMaker_0/inst/clk
    SLICE_X28Y24         FDRE                                         r  MicroBlaze_i/PulseWaveMaker_0/inst/wave1_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y24         FDRE (Prop_fdre_C_Q)         0.524     5.986 r  MicroBlaze_i/PulseWaveMaker_0/inst/wave1_reg[7]/Q
                         net (fo=12, routed)          4.187    10.173    MicroBlaze_i/BlockRam_0/inst/inWave1[7]
    RAMB36_X0Y7          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0/DIADI[7]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MicroBlaze_i/PulseWaveMaker_0/inst/wave1_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0/DIADI[5]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.680ns  (logic 0.524ns (11.197%)  route 4.156ns (88.803%))
  Logic Levels:           0  
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        1.654     5.462    MicroBlaze_i/PulseWaveMaker_0/inst/clk
    SLICE_X28Y24         FDRE                                         r  MicroBlaze_i/PulseWaveMaker_0/inst/wave1_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y24         FDRE (Prop_fdre_C_Q)         0.524     5.986 r  MicroBlaze_i/PulseWaveMaker_0/inst/wave1_reg[5]/Q
                         net (fo=12, routed)          4.156    10.142    MicroBlaze_i/BlockRam_0/inst/inWave1[5]
    RAMB36_X0Y7          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0/DIADI[5]
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/PulseWaveMaker_0/inst/wave1_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram2_reg_3_0/DIADI[5]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.167ns (46.660%)  route 0.191ns (53.340%))
  Logic Levels:           0  
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     2.815    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     2.841 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        0.550     3.391    MicroBlaze_i/PulseWaveMaker_0/inst/clk
    SLICE_X28Y24         FDRE                                         r  MicroBlaze_i/PulseWaveMaker_0/inst/wave1_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y24         FDRE (Prop_fdre_C_Q)         0.167     3.558 r  MicroBlaze_i/PulseWaveMaker_0/inst/wave1_reg[5]/Q
                         net (fo=12, routed)          0.191     3.748    MicroBlaze_i/BlockRam_0/inst/inWave1[5]
    RAMB36_X1Y4          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram2_reg_3_0/DIADI[5]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MicroBlaze_i/PulseWaveMaker_0/inst/wave1_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram2_reg_3_0/DIADI[7]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.167ns (46.660%)  route 0.191ns (53.340%))
  Logic Levels:           0  
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     2.815    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     2.841 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        0.550     3.391    MicroBlaze_i/PulseWaveMaker_0/inst/clk
    SLICE_X28Y24         FDRE                                         r  MicroBlaze_i/PulseWaveMaker_0/inst/wave1_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y24         FDRE (Prop_fdre_C_Q)         0.167     3.558 r  MicroBlaze_i/PulseWaveMaker_0/inst/wave1_reg[7]/Q
                         net (fo=12, routed)          0.191     3.748    MicroBlaze_i/BlockRam_0/inst/inWave1[7]
    RAMB36_X1Y4          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram2_reg_3_0/DIADI[7]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MicroBlaze_i/PulseWaveMaker_0/inst/wave1_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram2_reg_1_1/DIADI[1]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.167ns (43.025%)  route 0.221ns (56.975%))
  Logic Levels:           0  
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     2.815    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     2.841 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        0.550     3.391    MicroBlaze_i/PulseWaveMaker_0/inst/clk
    SLICE_X30Y24         FDRE                                         r  MicroBlaze_i/PulseWaveMaker_0/inst/wave1_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y24         FDRE (Prop_fdre_C_Q)         0.167     3.558 r  MicroBlaze_i/PulseWaveMaker_0/inst/wave1_reg[10]/Q
                         net (fo=12, routed)          0.221     3.779    MicroBlaze_i/BlockRam_0/inst/inWave1[10]
    RAMB18_X1Y10         RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram2_reg_1_1/DIADI[1]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MicroBlaze_i/PulseWaveMaker_0/inst/wave1_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram2_reg_1_1/DIADI[2]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.390ns  (logic 0.167ns (42.811%)  route 0.223ns (57.189%))
  Logic Levels:           0  
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     2.815    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     2.841 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        0.550     3.391    MicroBlaze_i/PulseWaveMaker_0/inst/clk
    SLICE_X30Y24         FDRE                                         r  MicroBlaze_i/PulseWaveMaker_0/inst/wave1_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y24         FDRE (Prop_fdre_C_Q)         0.167     3.558 r  MicroBlaze_i/PulseWaveMaker_0/inst/wave1_reg[11]/Q
                         net (fo=12, routed)          0.223     3.781    MicroBlaze_i/BlockRam_0/inst/inWave1[11]
    RAMB18_X1Y10         RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram2_reg_1_1/DIADI[2]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MicroBlaze_i/PulseWaveMaker_0/inst/wave1_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram2_reg_1_0/DIADI[2]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.413ns  (logic 0.167ns (40.417%)  route 0.246ns (59.583%))
  Logic Levels:           0  
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     2.815    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     2.841 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        0.550     3.391    MicroBlaze_i/PulseWaveMaker_0/inst/clk
    SLICE_X28Y24         FDRE                                         r  MicroBlaze_i/PulseWaveMaker_0/inst/wave1_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y24         FDRE (Prop_fdre_C_Q)         0.167     3.558 r  MicroBlaze_i/PulseWaveMaker_0/inst/wave1_reg[2]/Q
                         net (fo=12, routed)          0.246     3.804    MicroBlaze_i/BlockRam_0/inst/inWave1[2]
    RAMB36_X2Y5          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram2_reg_1_0/DIADI[2]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MicroBlaze_i/PulseWaveMaker_0/inst/wave1_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram2_reg_3_0/DIADI[2]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.167ns (39.981%)  route 0.251ns (60.019%))
  Logic Levels:           0  
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     2.815    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     2.841 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        0.550     3.391    MicroBlaze_i/PulseWaveMaker_0/inst/clk
    SLICE_X28Y24         FDRE                                         r  MicroBlaze_i/PulseWaveMaker_0/inst/wave1_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y24         FDRE (Prop_fdre_C_Q)         0.167     3.558 r  MicroBlaze_i/PulseWaveMaker_0/inst/wave1_reg[2]/Q
                         net (fo=12, routed)          0.251     3.808    MicroBlaze_i/BlockRam_0/inst/inWave1[2]
    RAMB36_X1Y4          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram2_reg_3_0/DIADI[2]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MicroBlaze_i/PulseWaveMaker_0/inst/wave1_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram2_reg_1_0/DIADI[4]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.151ns (36.145%)  route 0.267ns (63.855%))
  Logic Levels:           0  
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     2.815    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     2.841 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        0.550     3.391    MicroBlaze_i/PulseWaveMaker_0/inst/clk
    SLICE_X30Y24         FDRE                                         r  MicroBlaze_i/PulseWaveMaker_0/inst/wave1_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y24         FDRE (Prop_fdre_C_Q)         0.151     3.542 r  MicroBlaze_i/PulseWaveMaker_0/inst/wave1_reg[4]/Q
                         net (fo=12, routed)          0.267     3.808    MicroBlaze_i/BlockRam_0/inst/inWave1[4]
    RAMB36_X2Y5          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram2_reg_1_0/DIADI[4]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MicroBlaze_i/PulseWaveMaker_0/inst/wave1_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram2_reg_1_0/DIADI[6]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.419ns  (logic 0.151ns (36.035%)  route 0.268ns (63.965%))
  Logic Levels:           0  
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     2.815    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     2.841 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        0.550     3.391    MicroBlaze_i/PulseWaveMaker_0/inst/clk
    SLICE_X30Y24         FDRE                                         r  MicroBlaze_i/PulseWaveMaker_0/inst/wave1_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y24         FDRE (Prop_fdre_C_Q)         0.151     3.542 r  MicroBlaze_i/PulseWaveMaker_0/inst/wave1_reg[6]/Q
                         net (fo=12, routed)          0.268     3.810    MicroBlaze_i/BlockRam_0/inst/inWave1[6]
    RAMB36_X2Y5          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram2_reg_1_0/DIADI[6]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MicroBlaze_i/PulseWaveMaker_0/inst/wave1_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram2_reg_3_0/DIADI[4]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.423ns  (logic 0.151ns (35.677%)  route 0.272ns (64.322%))
  Logic Levels:           0  
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     2.815    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     2.841 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        0.550     3.391    MicroBlaze_i/PulseWaveMaker_0/inst/clk
    SLICE_X30Y24         FDRE                                         r  MicroBlaze_i/PulseWaveMaker_0/inst/wave1_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y24         FDRE (Prop_fdre_C_Q)         0.151     3.542 r  MicroBlaze_i/PulseWaveMaker_0/inst/wave1_reg[4]/Q
                         net (fo=12, routed)          0.272     3.814    MicroBlaze_i/BlockRam_0/inst/inWave1[4]
    RAMB36_X1Y4          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram2_reg_3_0/DIADI[4]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MicroBlaze_i/PulseWaveMaker_0/inst/wave1_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram2_reg_3_0/DIADI[6]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.425ns  (logic 0.151ns (35.570%)  route 0.274ns (64.430%))
  Logic Levels:           0  
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     2.815    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     2.841 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        0.550     3.391    MicroBlaze_i/PulseWaveMaker_0/inst/clk
    SLICE_X30Y24         FDRE                                         r  MicroBlaze_i/PulseWaveMaker_0/inst/wave1_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y24         FDRE (Prop_fdre_C_Q)         0.151     3.542 r  MicroBlaze_i/PulseWaveMaker_0/inst/wave1_reg[6]/Q
                         net (fo=12, routed)          0.274     3.815    MicroBlaze_i/BlockRam_0/inst/inWave1[6]
    RAMB36_X1Y4          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram2_reg_3_0/DIADI[6]
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_MicroBlaze_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_MicroBlaze_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.524ns  (logic 0.101ns (2.866%)  route 3.423ns (97.134%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_MicroBlaze_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    BUFGCTRL_X0Y15       BUFG                         0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        1.666     4.166    MicroBlaze_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.524     0.642 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.760     2.402    MicroBlaze_i/clk_wiz_0/inst/clkfbout_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     2.503 f  MicroBlaze_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.663     4.166    MicroBlaze_i/clk_wiz_0/inst/clkfbout_buf_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_MicroBlaze_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.050ns  (logic 0.026ns (2.477%)  route 1.024ns (97.523%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        0.544     0.544    MicroBlaze_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.050    -0.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.482    -0.024    MicroBlaze_i/clk_wiz_0/inst/clkfbout_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.002 r  MicroBlaze_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.542     0.544    MicroBlaze_i/clk_wiz_0/inst/clkfbout_buf_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_MicroBlaze_clk_wiz_0_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/SineWaveGen_0/inst/wave_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            MicroBlaze_i/Serializer_0/inst/MISO_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.952ns  (logic 2.950ns (49.562%)  route 3.002ns (50.438%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 RAMB18E1=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y3          RAMB18E1                     0.000     0.000 r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg/CLKARDCLK
    RAMB18_X2Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     2.454 r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg/DOADO[8]
                         net (fo=1, routed)           1.118     3.572    MicroBlaze_i/Serializer_0/inst/waveIn[8]
    SLICE_X37Y8          LUT6 (Prop_lut6_I3_O)        0.124     3.696 r  MicroBlaze_i/Serializer_0/inst/MISO_i_17/O
                         net (fo=1, routed)           0.670     4.367    MicroBlaze_i/Serializer_0/inst/MISO_i_17_n_0
    SLICE_X37Y8          LUT3 (Prop_lut3_I2_O)        0.124     4.491 r  MicroBlaze_i/Serializer_0/inst/MISO_i_8/O
                         net (fo=1, routed)           0.808     5.299    MicroBlaze_i/Serializer_0/inst/MISO_i_8_n_0
    SLICE_X37Y10         LUT5 (Prop_lut5_I0_O)        0.124     5.423 r  MicroBlaze_i/Serializer_0/inst/MISO_i_2/O
                         net (fo=1, routed)           0.405     5.828    MicroBlaze_i/Serializer_0/inst/MISO_i_2_n_0
    SLICE_X37Y9          LUT6 (Prop_lut6_I0_O)        0.124     5.952 r  MicroBlaze_i/Serializer_0/inst/MISO_i_1/O
                         net (fo=1, routed)           0.000     5.952    MicroBlaze_i/Serializer_0/inst/MISO_i_1_n_0
    SLICE_X37Y9          FDRE                                         r  MicroBlaze_i/Serializer_0/inst/MISO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        1.477     1.477    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164    -1.687 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.088    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     0.003 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.576     1.579    MicroBlaze_i/Serializer_0/inst/clk16MHz
    SLICE_X37Y9          FDRE                                         r  MicroBlaze_i/Serializer_0/inst/MISO_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/SineWaveGen_0/inst/wave_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            MicroBlaze_i/Serializer_0/inst/MISO_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.048ns  (logic 0.675ns (64.411%)  route 0.373ns (35.589%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMB18E1=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y3          RAMB18E1                     0.000     0.000 r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg/CLKARDCLK
    RAMB18_X2Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      0.585     0.585 r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg/DOADO[5]
                         net (fo=1, routed)           0.267     0.852    MicroBlaze_i/Serializer_0/inst/waveIn[5]
    SLICE_X37Y8          LUT5 (Prop_lut5_I4_O)        0.045     0.897 r  MicroBlaze_i/Serializer_0/inst/MISO_i_7/O
                         net (fo=1, routed)           0.106     1.003    MicroBlaze_i/Serializer_0/inst/MISO_i_7_n_0
    SLICE_X37Y9          LUT6 (Prop_lut6_I5_O)        0.045     1.048 r  MicroBlaze_i/Serializer_0/inst/MISO_i_1/O
                         net (fo=1, routed)           0.000     1.048    MicroBlaze_i/Serializer_0/inst/MISO_i_1_n_0
    SLICE_X37Y9          FDRE                                         r  MicroBlaze_i/Serializer_0/inst/MISO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1814, routed)        0.811     0.811    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.555 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.002 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.860     0.862    MicroBlaze_i/Serializer_0/inst/clk16MHz
    SLICE_X37Y9          FDRE                                         r  MicroBlaze_i/Serializer_0/inst/MISO_reg/C





