{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 15 12:50:24 2017 " "Info: Processing started: Wed Nov 15 12:50:24 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off DE1_VGA -c DE1_VGA --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DE1_VGA -c DE1_VGA --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "vga_hs~reg0 " "Info: Detected ripple clock \"vga_hs~reg0\" as buffer" {  } { { "DE1_VGA.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_VGA/DE1_VGA.v" 140 0 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "vga_hs~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "pixel_clock_gen:pcg0\|altpll:altpll_component\|_clk0 register hs_count\[0\] register vga_g\[4\]~reg0 16.732 ns " "Info: Slack time is 16.732 ns for clock \"pixel_clock_gen:pcg0\|altpll:altpll_component\|_clk0\" between source register \"hs_count\[0\]\" and destination register \"vga_g\[4\]~reg0\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "120.95 MHz 8.268 ns " "Info: Fmax is 120.95 MHz (period= 8.268 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "24.780 ns + Largest register register " "Info: + Largest register to register requirement is 24.780 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "25.000 ns + " "Info: + Setup relationship between source and destination is 25.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 22.581 ns " "Info: + Latch edge is 22.581 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pixel_clock_gen:pcg0\|altpll:altpll_component\|_clk0 25.000 ns -2.419 ns  50 " "Info: Clock period of Destination clock \"pixel_clock_gen:pcg0\|altpll:altpll_component\|_clk0\" is 25.000 ns with  offset of -2.419 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.419 ns " "Info: - Launch edge is -2.419 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pixel_clock_gen:pcg0\|altpll:altpll_component\|_clk0 25.000 ns -2.419 ns  50 " "Info: Clock period of Source clock \"pixel_clock_gen:pcg0\|altpll:altpll_component\|_clk0\" is 25.000 ns with  offset of -2.419 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.019 ns + Largest " "Info: + Largest clock skew is 0.019 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pixel_clock_gen:pcg0\|altpll:altpll_component\|_clk0 destination 2.535 ns + Shortest register " "Info: + Shortest clock path from clock \"pixel_clock_gen:pcg0\|altpll:altpll_component\|_clk0\" to destination register is 2.535 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pixel_clock_gen:pcg0\|altpll:altpll_component\|_clk0 1 CLK PLL_1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 2; CLK Node = 'pixel_clock_gen:pcg0\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.000 ns) 0.929 ns pixel_clock_gen:pcg0\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G2 37 " "Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G2; Fanout = 37; COMB Node = 'pixel_clock_gen:pcg0\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 pixel_clock_gen:pcg0|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.602 ns) 2.535 ns vga_g\[4\]~reg0 3 REG LCFF_X13_Y25_N17 1 " "Info: 3: + IC(1.004 ns) + CELL(0.602 ns) = 2.535 ns; Loc. = LCFF_X13_Y25_N17; Fanout = 1; REG Node = 'vga_g\[4\]~reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.606 ns" { pixel_clock_gen:pcg0|altpll:altpll_component|_clk0~clkctrl vga_g[4]~reg0 } "NODE_NAME" } } { "DE1_VGA.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_VGA/DE1_VGA.v" 140 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 23.75 % ) " "Info: Total cell delay = 0.602 ns ( 23.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.933 ns ( 76.25 % ) " "Info: Total interconnect delay = 1.933 ns ( 76.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.535 ns" { pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 pixel_clock_gen:pcg0|altpll:altpll_component|_clk0~clkctrl vga_g[4]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.535 ns" { pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 {} pixel_clock_gen:pcg0|altpll:altpll_component|_clk0~clkctrl {} vga_g[4]~reg0 {} } { 0.000ns 0.929ns 1.004ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pixel_clock_gen:pcg0\|altpll:altpll_component\|_clk0 source 2.516 ns - Longest register " "Info: - Longest clock path from clock \"pixel_clock_gen:pcg0\|altpll:altpll_component\|_clk0\" to source register is 2.516 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pixel_clock_gen:pcg0\|altpll:altpll_component\|_clk0 1 CLK PLL_1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 2; CLK Node = 'pixel_clock_gen:pcg0\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.000 ns) 0.929 ns pixel_clock_gen:pcg0\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G2 37 " "Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G2; Fanout = 37; COMB Node = 'pixel_clock_gen:pcg0\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 pixel_clock_gen:pcg0|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.985 ns) + CELL(0.602 ns) 2.516 ns hs_count\[0\] 3 REG LCFF_X25_Y18_N5 2 " "Info: 3: + IC(0.985 ns) + CELL(0.602 ns) = 2.516 ns; Loc. = LCFF_X25_Y18_N5; Fanout = 2; REG Node = 'hs_count\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.587 ns" { pixel_clock_gen:pcg0|altpll:altpll_component|_clk0~clkctrl hs_count[0] } "NODE_NAME" } } { "DE1_VGA.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_VGA/DE1_VGA.v" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 23.93 % ) " "Info: Total cell delay = 0.602 ns ( 23.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.914 ns ( 76.07 % ) " "Info: Total interconnect delay = 1.914 ns ( 76.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.516 ns" { pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 pixel_clock_gen:pcg0|altpll:altpll_component|_clk0~clkctrl hs_count[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.516 ns" { pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 {} pixel_clock_gen:pcg0|altpll:altpll_component|_clk0~clkctrl {} hs_count[0] {} } { 0.000ns 0.929ns 0.985ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.535 ns" { pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 pixel_clock_gen:pcg0|altpll:altpll_component|_clk0~clkctrl vga_g[4]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.535 ns" { pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 {} pixel_clock_gen:pcg0|altpll:altpll_component|_clk0~clkctrl {} vga_g[4]~reg0 {} } { 0.000ns 0.929ns 1.004ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.516 ns" { pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 pixel_clock_gen:pcg0|altpll:altpll_component|_clk0~clkctrl hs_count[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.516 ns" { pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 {} pixel_clock_gen:pcg0|altpll:altpll_component|_clk0~clkctrl {} hs_count[0] {} } { 0.000ns 0.929ns 0.985ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "DE1_VGA.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_VGA/DE1_VGA.v" 140 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns - " "Info: - Micro setup delay of destination is -0.038 ns" {  } { { "DE1_VGA.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_VGA/DE1_VGA.v" 140 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.535 ns" { pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 pixel_clock_gen:pcg0|altpll:altpll_component|_clk0~clkctrl vga_g[4]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.535 ns" { pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 {} pixel_clock_gen:pcg0|altpll:altpll_component|_clk0~clkctrl {} vga_g[4]~reg0 {} } { 0.000ns 0.929ns 1.004ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.516 ns" { pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 pixel_clock_gen:pcg0|altpll:altpll_component|_clk0~clkctrl hs_count[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.516 ns" { pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 {} pixel_clock_gen:pcg0|altpll:altpll_component|_clk0~clkctrl {} hs_count[0] {} } { 0.000ns 0.929ns 0.985ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.048 ns - Longest register register " "Info: - Longest register to register delay is 8.048 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns hs_count\[0\] 1 REG LCFF_X25_Y18_N5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y18_N5; Fanout = 2; REG Node = 'hs_count\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { hs_count[0] } "NODE_NAME" } } { "DE1_VGA.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_VGA/DE1_VGA.v" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.495 ns) 0.856 ns Add0~1 2 COMB LCCOMB_X25_Y18_N8 2 " "Info: 2: + IC(0.361 ns) + CELL(0.495 ns) = 0.856 ns; Loc. = LCCOMB_X25_Y18_N8; Fanout = 2; COMB Node = 'Add0~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.856 ns" { hs_count[0] Add0~1 } "NODE_NAME" } } { "DE1_VGA.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_VGA/DE1_VGA.v" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 0.936 ns Add0~3 3 COMB LCCOMB_X25_Y18_N10 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 0.936 ns; Loc. = LCCOMB_X25_Y18_N10; Fanout = 2; COMB Node = 'Add0~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~1 Add0~3 } "NODE_NAME" } } { "DE1_VGA.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_VGA/DE1_VGA.v" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.016 ns Add0~5 4 COMB LCCOMB_X25_Y18_N12 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.016 ns; Loc. = LCCOMB_X25_Y18_N12; Fanout = 2; COMB Node = 'Add0~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~3 Add0~5 } "NODE_NAME" } } { "DE1_VGA.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_VGA/DE1_VGA.v" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 1.190 ns Add0~7 5 COMB LCCOMB_X25_Y18_N14 2 " "Info: 5: + IC(0.000 ns) + CELL(0.174 ns) = 1.190 ns; Loc. = LCCOMB_X25_Y18_N14; Fanout = 2; COMB Node = 'Add0~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { Add0~5 Add0~7 } "NODE_NAME" } } { "DE1_VGA.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_VGA/DE1_VGA.v" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.270 ns Add0~9 6 COMB LCCOMB_X25_Y18_N16 2 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 1.270 ns; Loc. = LCCOMB_X25_Y18_N16; Fanout = 2; COMB Node = 'Add0~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~7 Add0~9 } "NODE_NAME" } } { "DE1_VGA.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_VGA/DE1_VGA.v" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.350 ns Add0~11 7 COMB LCCOMB_X25_Y18_N18 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 1.350 ns; Loc. = LCCOMB_X25_Y18_N18; Fanout = 2; COMB Node = 'Add0~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~9 Add0~11 } "NODE_NAME" } } { "DE1_VGA.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_VGA/DE1_VGA.v" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.430 ns Add0~13 8 COMB LCCOMB_X25_Y18_N20 2 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 1.430 ns; Loc. = LCCOMB_X25_Y18_N20; Fanout = 2; COMB Node = 'Add0~13'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~11 Add0~13 } "NODE_NAME" } } { "DE1_VGA.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_VGA/DE1_VGA.v" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.510 ns Add0~15 9 COMB LCCOMB_X25_Y18_N22 2 " "Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 1.510 ns; Loc. = LCCOMB_X25_Y18_N22; Fanout = 2; COMB Node = 'Add0~15'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~13 Add0~15 } "NODE_NAME" } } { "DE1_VGA.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_VGA/DE1_VGA.v" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 1.968 ns Add0~16 10 COMB LCCOMB_X25_Y18_N24 4 " "Info: 10: + IC(0.000 ns) + CELL(0.458 ns) = 1.968 ns; Loc. = LCCOMB_X25_Y18_N24; Fanout = 4; COMB Node = 'Add0~16'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { Add0~15 Add0~16 } "NODE_NAME" } } { "DE1_VGA.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_VGA/DE1_VGA.v" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.864 ns) + CELL(0.322 ns) 3.154 ns Equal2~0 11 COMB LCCOMB_X26_Y18_N24 1 " "Info: 11: + IC(0.864 ns) + CELL(0.322 ns) = 3.154 ns; Loc. = LCCOMB_X26_Y18_N24; Fanout = 1; COMB Node = 'Equal2~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.186 ns" { Add0~16 Equal2~0 } "NODE_NAME" } } { "DE1_VGA.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_VGA/DE1_VGA.v" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.316 ns) + CELL(0.512 ns) 3.982 ns Equal2~1 12 COMB LCCOMB_X26_Y18_N18 2 " "Info: 12: + IC(0.316 ns) + CELL(0.512 ns) = 3.982 ns; Loc. = LCCOMB_X26_Y18_N18; Fanout = 2; COMB Node = 'Equal2~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.828 ns" { Equal2~0 Equal2~1 } "NODE_NAME" } } { "DE1_VGA.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_VGA/DE1_VGA.v" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.322 ns) + CELL(0.521 ns) 4.825 ns blank_hs~0 13 COMB LCCOMB_X26_Y18_N14 2 " "Info: 13: + IC(0.322 ns) + CELL(0.521 ns) = 4.825 ns; Loc. = LCCOMB_X26_Y18_N14; Fanout = 2; COMB Node = 'blank_hs~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.843 ns" { Equal2~1 blank_hs~0 } "NODE_NAME" } } { "DE1_VGA.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_VGA/DE1_VGA.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.321 ns) + CELL(0.322 ns) 5.468 ns always5~0 14 COMB LCCOMB_X26_Y18_N8 24 " "Info: 14: + IC(0.321 ns) + CELL(0.322 ns) = 5.468 ns; Loc. = LCCOMB_X26_Y18_N8; Fanout = 24; COMB Node = 'always5~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.643 ns" { blank_hs~0 always5~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.306 ns) + CELL(0.178 ns) 7.952 ns vga_g\[4\]~reg0feeder 15 COMB LCCOMB_X13_Y25_N16 1 " "Info: 15: + IC(2.306 ns) + CELL(0.178 ns) = 7.952 ns; Loc. = LCCOMB_X13_Y25_N16; Fanout = 1; COMB Node = 'vga_g\[4\]~reg0feeder'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.484 ns" { always5~0 vga_g[4]~reg0feeder } "NODE_NAME" } } { "DE1_VGA.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_VGA/DE1_VGA.v" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 8.048 ns vga_g\[4\]~reg0 16 REG LCFF_X13_Y25_N17 1 " "Info: 16: + IC(0.000 ns) + CELL(0.096 ns) = 8.048 ns; Loc. = LCFF_X13_Y25_N17; Fanout = 1; REG Node = 'vga_g\[4\]~reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { vga_g[4]~reg0feeder vga_g[4]~reg0 } "NODE_NAME" } } { "DE1_VGA.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_VGA/DE1_VGA.v" 140 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.558 ns ( 44.21 % ) " "Info: Total cell delay = 3.558 ns ( 44.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.490 ns ( 55.79 % ) " "Info: Total interconnect delay = 4.490 ns ( 55.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.048 ns" { hs_count[0] Add0~1 Add0~3 Add0~5 Add0~7 Add0~9 Add0~11 Add0~13 Add0~15 Add0~16 Equal2~0 Equal2~1 blank_hs~0 always5~0 vga_g[4]~reg0feeder vga_g[4]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.048 ns" { hs_count[0] {} Add0~1 {} Add0~3 {} Add0~5 {} Add0~7 {} Add0~9 {} Add0~11 {} Add0~13 {} Add0~15 {} Add0~16 {} Equal2~0 {} Equal2~1 {} blank_hs~0 {} always5~0 {} vga_g[4]~reg0feeder {} vga_g[4]~reg0 {} } { 0.000ns 0.361ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.864ns 0.316ns 0.322ns 0.321ns 2.306ns 0.000ns } { 0.000ns 0.495ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.322ns 0.512ns 0.521ns 0.322ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.535 ns" { pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 pixel_clock_gen:pcg0|altpll:altpll_component|_clk0~clkctrl vga_g[4]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.535 ns" { pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 {} pixel_clock_gen:pcg0|altpll:altpll_component|_clk0~clkctrl {} vga_g[4]~reg0 {} } { 0.000ns 0.929ns 1.004ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.516 ns" { pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 pixel_clock_gen:pcg0|altpll:altpll_component|_clk0~clkctrl hs_count[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.516 ns" { pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 {} pixel_clock_gen:pcg0|altpll:altpll_component|_clk0~clkctrl {} hs_count[0] {} } { 0.000ns 0.929ns 0.985ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.048 ns" { hs_count[0] Add0~1 Add0~3 Add0~5 Add0~7 Add0~9 Add0~11 Add0~13 Add0~15 Add0~16 Equal2~0 Equal2~1 blank_hs~0 always5~0 vga_g[4]~reg0feeder vga_g[4]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.048 ns" { hs_count[0] {} Add0~1 {} Add0~3 {} Add0~5 {} Add0~7 {} Add0~9 {} Add0~11 {} Add0~13 {} Add0~15 {} Add0~16 {} Equal2~0 {} Equal2~1 {} blank_hs~0 {} always5~0 {} vga_g[4]~reg0feeder {} vga_g[4]~reg0 {} } { 0.000ns 0.361ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.864ns 0.316ns 0.322ns 0.321ns 2.306ns 0.000ns } { 0.000ns 0.495ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.322ns 0.512ns 0.521ns 0.322ns 0.178ns 0.096ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clk50m " "Info: No valid register-to-register data paths exist for clock \"clk50m\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "pixel_clock_gen:pcg0\|altpll:altpll_component\|_clk0 register vga_vs~reg0 register vga_vs~reg0 445 ps " "Info: Minimum slack time is 445 ps for clock \"pixel_clock_gen:pcg0\|altpll:altpll_component\|_clk0\" between source register \"vga_vs~reg0\" and destination register \"vga_vs~reg0\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.454 ns + Shortest register register " "Info: + Shortest register to register delay is 0.454 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_vs~reg0 1 REG LCFF_X26_Y17_N19 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y17_N19; Fanout = 3; REG Node = 'vga_vs~reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_vs~reg0 } "NODE_NAME" } } { "DE1_VGA.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_VGA/DE1_VGA.v" 262 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.358 ns) 0.358 ns vga_vs~1 2 COMB LCCOMB_X26_Y17_N18 1 " "Info: 2: + IC(0.000 ns) + CELL(0.358 ns) = 0.358 ns; Loc. = LCCOMB_X26_Y17_N18; Fanout = 1; COMB Node = 'vga_vs~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.358 ns" { vga_vs~reg0 vga_vs~1 } "NODE_NAME" } } { "DE1_VGA.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_VGA/DE1_VGA.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 0.454 ns vga_vs~reg0 3 REG LCFF_X26_Y17_N19 3 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 0.454 ns; Loc. = LCFF_X26_Y17_N19; Fanout = 3; REG Node = 'vga_vs~reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { vga_vs~1 vga_vs~reg0 } "NODE_NAME" } } { "DE1_VGA.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_VGA/DE1_VGA.v" 262 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.454 ns ( 100.00 % ) " "Info: Total cell delay = 0.454 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { vga_vs~reg0 vga_vs~1 vga_vs~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { vga_vs~reg0 {} vga_vs~1 {} vga_vs~reg0 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.009 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.009 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.419 ns " "Info: + Latch edge is -2.419 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pixel_clock_gen:pcg0\|altpll:altpll_component\|_clk0 25.000 ns -2.419 ns  50 " "Info: Clock period of Destination clock \"pixel_clock_gen:pcg0\|altpll:altpll_component\|_clk0\" is 25.000 ns with  offset of -2.419 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.419 ns " "Info: - Launch edge is -2.419 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pixel_clock_gen:pcg0\|altpll:altpll_component\|_clk0 25.000 ns -2.419 ns  50 " "Info: Clock period of Source clock \"pixel_clock_gen:pcg0\|altpll:altpll_component\|_clk0\" is 25.000 ns with  offset of -2.419 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pixel_clock_gen:pcg0\|altpll:altpll_component\|_clk0 destination 6.280 ns + Longest register " "Info: + Longest clock path from clock \"pixel_clock_gen:pcg0\|altpll:altpll_component\|_clk0\" to destination register is 6.280 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pixel_clock_gen:pcg0\|altpll:altpll_component\|_clk0 1 CLK PLL_1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 2; CLK Node = 'pixel_clock_gen:pcg0\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.000 ns) 0.929 ns pixel_clock_gen:pcg0\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G2 37 " "Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G2; Fanout = 37; COMB Node = 'pixel_clock_gen:pcg0\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 pixel_clock_gen:pcg0|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.984 ns) + CELL(0.879 ns) 2.792 ns vga_hs~reg0 3 REG LCFF_X26_Y17_N21 4 " "Info: 3: + IC(0.984 ns) + CELL(0.879 ns) = 2.792 ns; Loc. = LCFF_X26_Y17_N21; Fanout = 4; REG Node = 'vga_hs~reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.863 ns" { pixel_clock_gen:pcg0|altpll:altpll_component|_clk0~clkctrl vga_hs~reg0 } "NODE_NAME" } } { "DE1_VGA.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_VGA/DE1_VGA.v" 140 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.909 ns) + CELL(0.000 ns) 4.701 ns vga_hs~reg0clkctrl 4 COMB CLKCTRL_G4 12 " "Info: 4: + IC(1.909 ns) + CELL(0.000 ns) = 4.701 ns; Loc. = CLKCTRL_G4; Fanout = 12; COMB Node = 'vga_hs~reg0clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.909 ns" { vga_hs~reg0 vga_hs~reg0clkctrl } "NODE_NAME" } } { "DE1_VGA.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_VGA/DE1_VGA.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.977 ns) + CELL(0.602 ns) 6.280 ns vga_vs~reg0 5 REG LCFF_X26_Y17_N19 3 " "Info: 5: + IC(0.977 ns) + CELL(0.602 ns) = 6.280 ns; Loc. = LCFF_X26_Y17_N19; Fanout = 3; REG Node = 'vga_vs~reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.579 ns" { vga_hs~reg0clkctrl vga_vs~reg0 } "NODE_NAME" } } { "DE1_VGA.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_VGA/DE1_VGA.v" 262 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.481 ns ( 23.58 % ) " "Info: Total cell delay = 1.481 ns ( 23.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.799 ns ( 76.42 % ) " "Info: Total interconnect delay = 4.799 ns ( 76.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.280 ns" { pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 pixel_clock_gen:pcg0|altpll:altpll_component|_clk0~clkctrl vga_hs~reg0 vga_hs~reg0clkctrl vga_vs~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.280 ns" { pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 {} pixel_clock_gen:pcg0|altpll:altpll_component|_clk0~clkctrl {} vga_hs~reg0 {} vga_hs~reg0clkctrl {} vga_vs~reg0 {} } { 0.000ns 0.929ns 0.984ns 1.909ns 0.977ns } { 0.000ns 0.000ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pixel_clock_gen:pcg0\|altpll:altpll_component\|_clk0 source 6.280 ns - Shortest register " "Info: - Shortest clock path from clock \"pixel_clock_gen:pcg0\|altpll:altpll_component\|_clk0\" to source register is 6.280 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pixel_clock_gen:pcg0\|altpll:altpll_component\|_clk0 1 CLK PLL_1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 2; CLK Node = 'pixel_clock_gen:pcg0\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.000 ns) 0.929 ns pixel_clock_gen:pcg0\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G2 37 " "Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G2; Fanout = 37; COMB Node = 'pixel_clock_gen:pcg0\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 pixel_clock_gen:pcg0|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.984 ns) + CELL(0.879 ns) 2.792 ns vga_hs~reg0 3 REG LCFF_X26_Y17_N21 4 " "Info: 3: + IC(0.984 ns) + CELL(0.879 ns) = 2.792 ns; Loc. = LCFF_X26_Y17_N21; Fanout = 4; REG Node = 'vga_hs~reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.863 ns" { pixel_clock_gen:pcg0|altpll:altpll_component|_clk0~clkctrl vga_hs~reg0 } "NODE_NAME" } } { "DE1_VGA.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_VGA/DE1_VGA.v" 140 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.909 ns) + CELL(0.000 ns) 4.701 ns vga_hs~reg0clkctrl 4 COMB CLKCTRL_G4 12 " "Info: 4: + IC(1.909 ns) + CELL(0.000 ns) = 4.701 ns; Loc. = CLKCTRL_G4; Fanout = 12; COMB Node = 'vga_hs~reg0clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.909 ns" { vga_hs~reg0 vga_hs~reg0clkctrl } "NODE_NAME" } } { "DE1_VGA.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_VGA/DE1_VGA.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.977 ns) + CELL(0.602 ns) 6.280 ns vga_vs~reg0 5 REG LCFF_X26_Y17_N19 3 " "Info: 5: + IC(0.977 ns) + CELL(0.602 ns) = 6.280 ns; Loc. = LCFF_X26_Y17_N19; Fanout = 3; REG Node = 'vga_vs~reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.579 ns" { vga_hs~reg0clkctrl vga_vs~reg0 } "NODE_NAME" } } { "DE1_VGA.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_VGA/DE1_VGA.v" 262 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.481 ns ( 23.58 % ) " "Info: Total cell delay = 1.481 ns ( 23.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.799 ns ( 76.42 % ) " "Info: Total interconnect delay = 4.799 ns ( 76.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.280 ns" { pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 pixel_clock_gen:pcg0|altpll:altpll_component|_clk0~clkctrl vga_hs~reg0 vga_hs~reg0clkctrl vga_vs~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.280 ns" { pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 {} pixel_clock_gen:pcg0|altpll:altpll_component|_clk0~clkctrl {} vga_hs~reg0 {} vga_hs~reg0clkctrl {} vga_vs~reg0 {} } { 0.000ns 0.929ns 0.984ns 1.909ns 0.977ns } { 0.000ns 0.000ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.280 ns" { pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 pixel_clock_gen:pcg0|altpll:altpll_component|_clk0~clkctrl vga_hs~reg0 vga_hs~reg0clkctrl vga_vs~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.280 ns" { pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 {} pixel_clock_gen:pcg0|altpll:altpll_component|_clk0~clkctrl {} vga_hs~reg0 {} vga_hs~reg0clkctrl {} vga_vs~reg0 {} } { 0.000ns 0.929ns 0.984ns 1.909ns 0.977ns } { 0.000ns 0.000ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.280 ns" { pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 {} pixel_clock_gen:pcg0|altpll:altpll_component|_clk0~clkctrl {} vga_hs~reg0 {} vga_hs~reg0clkctrl {} vga_vs~reg0 {} } { 0.000ns 0.929ns 0.984ns 1.909ns 0.977ns } { 0.000ns 0.000ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "DE1_VGA.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_VGA/DE1_VGA.v" 262 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "DE1_VGA.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_VGA/DE1_VGA.v" 262 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.280 ns" { pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 pixel_clock_gen:pcg0|altpll:altpll_component|_clk0~clkctrl vga_hs~reg0 vga_hs~reg0clkctrl vga_vs~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.280 ns" { pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 {} pixel_clock_gen:pcg0|altpll:altpll_component|_clk0~clkctrl {} vga_hs~reg0 {} vga_hs~reg0clkctrl {} vga_vs~reg0 {} } { 0.000ns 0.929ns 0.984ns 1.909ns 0.977ns } { 0.000ns 0.000ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.280 ns" { pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 {} pixel_clock_gen:pcg0|altpll:altpll_component|_clk0~clkctrl {} vga_hs~reg0 {} vga_hs~reg0clkctrl {} vga_vs~reg0 {} } { 0.000ns 0.929ns 0.984ns 1.909ns 0.977ns } { 0.000ns 0.000ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { vga_vs~reg0 vga_vs~1 vga_vs~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { vga_vs~reg0 {} vga_vs~1 {} vga_vs~reg0 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.280 ns" { pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 pixel_clock_gen:pcg0|altpll:altpll_component|_clk0~clkctrl vga_hs~reg0 vga_hs~reg0clkctrl vga_vs~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.280 ns" { pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 {} pixel_clock_gen:pcg0|altpll:altpll_component|_clk0~clkctrl {} vga_hs~reg0 {} vga_hs~reg0clkctrl {} vga_vs~reg0 {} } { 0.000ns 0.929ns 0.984ns 1.909ns 0.977ns } { 0.000ns 0.000ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.280 ns" { pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 {} pixel_clock_gen:pcg0|altpll:altpll_component|_clk0~clkctrl {} vga_hs~reg0 {} vga_hs~reg0clkctrl {} vga_vs~reg0 {} } { 0.000ns 0.929ns 0.984ns 1.909ns 0.977ns } { 0.000ns 0.000ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "vga_b\[5\]~reg0 rst clk50m 4.140 ns register " "Info: tsu for register \"vga_b\[5\]~reg0\" (data pin = \"rst\", clock pin = \"clk50m\") is 4.140 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.258 ns + Longest pin register " "Info: + Longest pin to register delay is 4.258 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.036 ns) 1.036 ns rst 1 PIN PIN_M22 25 " "Info: 1: + IC(0.000 ns) + CELL(1.036 ns) = 1.036 ns; Loc. = PIN_M22; Fanout = 25; PIN Node = 'rst'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "DE1_VGA.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_VGA/DE1_VGA.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.464 ns) + CELL(0.758 ns) 4.258 ns vga_b\[5\]~reg0 2 REG LCFF_X18_Y20_N9 1 " "Info: 2: + IC(2.464 ns) + CELL(0.758 ns) = 4.258 ns; Loc. = LCFF_X18_Y20_N9; Fanout = 1; REG Node = 'vga_b\[5\]~reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.222 ns" { rst vga_b[5]~reg0 } "NODE_NAME" } } { "DE1_VGA.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_VGA/DE1_VGA.v" 140 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.794 ns ( 42.13 % ) " "Info: Total cell delay = 1.794 ns ( 42.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.464 ns ( 57.87 % ) " "Info: Total interconnect delay = 2.464 ns ( 57.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.258 ns" { rst vga_b[5]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.258 ns" { rst {} rst~combout {} vga_b[5]~reg0 {} } { 0.000ns 0.000ns 2.464ns } { 0.000ns 1.036ns 0.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "DE1_VGA.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_VGA/DE1_VGA.v" 140 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_PLL_OFFSET" "clk50m pixel_clock_gen:pcg0\|altpll:altpll_component\|_clk0 -2.419 ns - " "Info: - Offset between input clock \"clk50m\" and output clock \"pixel_clock_gen:pcg0\|altpll:altpll_component\|_clk0\" is -2.419 ns" {  } { { "DE1_VGA.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_VGA/DE1_VGA.v" 3 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pixel_clock_gen:pcg0\|altpll:altpll_component\|_clk0 destination 2.499 ns - Shortest register " "Info: - Shortest clock path from clock \"pixel_clock_gen:pcg0\|altpll:altpll_component\|_clk0\" to destination register is 2.499 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pixel_clock_gen:pcg0\|altpll:altpll_component\|_clk0 1 CLK PLL_1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 2; CLK Node = 'pixel_clock_gen:pcg0\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.000 ns) 0.929 ns pixel_clock_gen:pcg0\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G2 37 " "Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G2; Fanout = 37; COMB Node = 'pixel_clock_gen:pcg0\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 pixel_clock_gen:pcg0|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.968 ns) + CELL(0.602 ns) 2.499 ns vga_b\[5\]~reg0 3 REG LCFF_X18_Y20_N9 1 " "Info: 3: + IC(0.968 ns) + CELL(0.602 ns) = 2.499 ns; Loc. = LCFF_X18_Y20_N9; Fanout = 1; REG Node = 'vga_b\[5\]~reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { pixel_clock_gen:pcg0|altpll:altpll_component|_clk0~clkctrl vga_b[5]~reg0 } "NODE_NAME" } } { "DE1_VGA.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_VGA/DE1_VGA.v" 140 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 24.09 % ) " "Info: Total cell delay = 0.602 ns ( 24.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.897 ns ( 75.91 % ) " "Info: Total interconnect delay = 1.897 ns ( 75.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.499 ns" { pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 pixel_clock_gen:pcg0|altpll:altpll_component|_clk0~clkctrl vga_b[5]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.499 ns" { pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 {} pixel_clock_gen:pcg0|altpll:altpll_component|_clk0~clkctrl {} vga_b[5]~reg0 {} } { 0.000ns 0.929ns 0.968ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.258 ns" { rst vga_b[5]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.258 ns" { rst {} rst~combout {} vga_b[5]~reg0 {} } { 0.000ns 0.000ns 2.464ns } { 0.000ns 1.036ns 0.758ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.499 ns" { pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 pixel_clock_gen:pcg0|altpll:altpll_component|_clk0~clkctrl vga_b[5]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.499 ns" { pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 {} pixel_clock_gen:pcg0|altpll:altpll_component|_clk0~clkctrl {} vga_b[5]~reg0 {} } { 0.000ns 0.929ns 0.968ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk50m vga_blank vga_vs~reg0 10.394 ns register " "Info: tco from clock \"clk50m\" to destination pin \"vga_blank\" through register \"vga_vs~reg0\" is 10.394 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "clk50m pixel_clock_gen:pcg0\|altpll:altpll_component\|_clk0 -2.419 ns + " "Info: + Offset between input clock \"clk50m\" and output clock \"pixel_clock_gen:pcg0\|altpll:altpll_component\|_clk0\" is -2.419 ns" {  } { { "DE1_VGA.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_VGA/DE1_VGA.v" 3 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pixel_clock_gen:pcg0\|altpll:altpll_component\|_clk0 source 6.280 ns + Longest register " "Info: + Longest clock path from clock \"pixel_clock_gen:pcg0\|altpll:altpll_component\|_clk0\" to source register is 6.280 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pixel_clock_gen:pcg0\|altpll:altpll_component\|_clk0 1 CLK PLL_1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 2; CLK Node = 'pixel_clock_gen:pcg0\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.000 ns) 0.929 ns pixel_clock_gen:pcg0\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G2 37 " "Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G2; Fanout = 37; COMB Node = 'pixel_clock_gen:pcg0\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 pixel_clock_gen:pcg0|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.984 ns) + CELL(0.879 ns) 2.792 ns vga_hs~reg0 3 REG LCFF_X26_Y17_N21 4 " "Info: 3: + IC(0.984 ns) + CELL(0.879 ns) = 2.792 ns; Loc. = LCFF_X26_Y17_N21; Fanout = 4; REG Node = 'vga_hs~reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.863 ns" { pixel_clock_gen:pcg0|altpll:altpll_component|_clk0~clkctrl vga_hs~reg0 } "NODE_NAME" } } { "DE1_VGA.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_VGA/DE1_VGA.v" 140 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.909 ns) + CELL(0.000 ns) 4.701 ns vga_hs~reg0clkctrl 4 COMB CLKCTRL_G4 12 " "Info: 4: + IC(1.909 ns) + CELL(0.000 ns) = 4.701 ns; Loc. = CLKCTRL_G4; Fanout = 12; COMB Node = 'vga_hs~reg0clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.909 ns" { vga_hs~reg0 vga_hs~reg0clkctrl } "NODE_NAME" } } { "DE1_VGA.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_VGA/DE1_VGA.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.977 ns) + CELL(0.602 ns) 6.280 ns vga_vs~reg0 5 REG LCFF_X26_Y17_N19 3 " "Info: 5: + IC(0.977 ns) + CELL(0.602 ns) = 6.280 ns; Loc. = LCFF_X26_Y17_N19; Fanout = 3; REG Node = 'vga_vs~reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.579 ns" { vga_hs~reg0clkctrl vga_vs~reg0 } "NODE_NAME" } } { "DE1_VGA.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_VGA/DE1_VGA.v" 262 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.481 ns ( 23.58 % ) " "Info: Total cell delay = 1.481 ns ( 23.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.799 ns ( 76.42 % ) " "Info: Total interconnect delay = 4.799 ns ( 76.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.280 ns" { pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 pixel_clock_gen:pcg0|altpll:altpll_component|_clk0~clkctrl vga_hs~reg0 vga_hs~reg0clkctrl vga_vs~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.280 ns" { pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 {} pixel_clock_gen:pcg0|altpll:altpll_component|_clk0~clkctrl {} vga_hs~reg0 {} vga_hs~reg0clkctrl {} vga_vs~reg0 {} } { 0.000ns 0.929ns 0.984ns 1.909ns 0.977ns } { 0.000ns 0.000ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "DE1_VGA.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_VGA/DE1_VGA.v" 262 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.256 ns + Longest register pin " "Info: + Longest register to pin delay is 6.256 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_vs~reg0 1 REG LCFF_X26_Y17_N19 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y17_N19; Fanout = 3; REG Node = 'vga_vs~reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_vs~reg0 } "NODE_NAME" } } { "DE1_VGA.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_VGA/DE1_VGA.v" 262 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.178 ns) 0.546 ns vga_blank~0 2 COMB LCCOMB_X26_Y17_N16 1 " "Info: 2: + IC(0.368 ns) + CELL(0.178 ns) = 0.546 ns; Loc. = LCCOMB_X26_Y17_N16; Fanout = 1; COMB Node = 'vga_blank~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.546 ns" { vga_vs~reg0 vga_blank~0 } "NODE_NAME" } } { "DE1_VGA.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_VGA/DE1_VGA.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.870 ns) + CELL(2.840 ns) 6.256 ns vga_blank 3 PIN PIN_N1 0 " "Info: 3: + IC(2.870 ns) + CELL(2.840 ns) = 6.256 ns; Loc. = PIN_N1; Fanout = 0; PIN Node = 'vga_blank'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.710 ns" { vga_blank~0 vga_blank } "NODE_NAME" } } { "DE1_VGA.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_VGA/DE1_VGA.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.018 ns ( 48.24 % ) " "Info: Total cell delay = 3.018 ns ( 48.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.238 ns ( 51.76 % ) " "Info: Total interconnect delay = 3.238 ns ( 51.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.256 ns" { vga_vs~reg0 vga_blank~0 vga_blank } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.256 ns" { vga_vs~reg0 {} vga_blank~0 {} vga_blank {} } { 0.000ns 0.368ns 2.870ns } { 0.000ns 0.178ns 2.840ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.280 ns" { pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 pixel_clock_gen:pcg0|altpll:altpll_component|_clk0~clkctrl vga_hs~reg0 vga_hs~reg0clkctrl vga_vs~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.280 ns" { pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 {} pixel_clock_gen:pcg0|altpll:altpll_component|_clk0~clkctrl {} vga_hs~reg0 {} vga_hs~reg0clkctrl {} vga_vs~reg0 {} } { 0.000ns 0.929ns 0.984ns 1.909ns 0.977ns } { 0.000ns 0.000ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.256 ns" { vga_vs~reg0 vga_blank~0 vga_blank } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.256 ns" { vga_vs~reg0 {} vga_blank~0 {} vga_blank {} } { 0.000ns 0.368ns 2.870ns } { 0.000ns 0.178ns 2.840ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "vga_r\[0\]~reg0 rst clk50m -3.122 ns register " "Info: th for register \"vga_r\[0\]~reg0\" (data pin = \"rst\", clock pin = \"clk50m\") is -3.122 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "clk50m pixel_clock_gen:pcg0\|altpll:altpll_component\|_clk0 -2.419 ns + " "Info: + Offset between input clock \"clk50m\" and output clock \"pixel_clock_gen:pcg0\|altpll:altpll_component\|_clk0\" is -2.419 ns" {  } { { "DE1_VGA.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_VGA/DE1_VGA.v" 3 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pixel_clock_gen:pcg0\|altpll:altpll_component\|_clk0 destination 2.511 ns + Longest register " "Info: + Longest clock path from clock \"pixel_clock_gen:pcg0\|altpll:altpll_component\|_clk0\" to destination register is 2.511 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pixel_clock_gen:pcg0\|altpll:altpll_component\|_clk0 1 CLK PLL_1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 2; CLK Node = 'pixel_clock_gen:pcg0\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.000 ns) 0.929 ns pixel_clock_gen:pcg0\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G2 37 " "Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G2; Fanout = 37; COMB Node = 'pixel_clock_gen:pcg0\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 pixel_clock_gen:pcg0|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.980 ns) + CELL(0.602 ns) 2.511 ns vga_r\[0\]~reg0 3 REG LCFF_X26_Y18_N1 1 " "Info: 3: + IC(0.980 ns) + CELL(0.602 ns) = 2.511 ns; Loc. = LCFF_X26_Y18_N1; Fanout = 1; REG Node = 'vga_r\[0\]~reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.582 ns" { pixel_clock_gen:pcg0|altpll:altpll_component|_clk0~clkctrl vga_r[0]~reg0 } "NODE_NAME" } } { "DE1_VGA.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_VGA/DE1_VGA.v" 140 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 23.97 % ) " "Info: Total cell delay = 0.602 ns ( 23.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.909 ns ( 76.03 % ) " "Info: Total interconnect delay = 1.909 ns ( 76.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.511 ns" { pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 pixel_clock_gen:pcg0|altpll:altpll_component|_clk0~clkctrl vga_r[0]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.511 ns" { pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 {} pixel_clock_gen:pcg0|altpll:altpll_component|_clk0~clkctrl {} vga_r[0]~reg0 {} } { 0.000ns 0.929ns 0.980ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "DE1_VGA.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_VGA/DE1_VGA.v" 140 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.500 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.036 ns) 1.036 ns rst 1 PIN PIN_M22 25 " "Info: 1: + IC(0.000 ns) + CELL(1.036 ns) = 1.036 ns; Loc. = PIN_M22; Fanout = 25; PIN Node = 'rst'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "DE1_VGA.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_VGA/DE1_VGA.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.706 ns) + CELL(0.758 ns) 3.500 ns vga_r\[0\]~reg0 2 REG LCFF_X26_Y18_N1 1 " "Info: 2: + IC(1.706 ns) + CELL(0.758 ns) = 3.500 ns; Loc. = LCFF_X26_Y18_N1; Fanout = 1; REG Node = 'vga_r\[0\]~reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.464 ns" { rst vga_r[0]~reg0 } "NODE_NAME" } } { "DE1_VGA.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_VGA/DE1_VGA.v" 140 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.794 ns ( 51.26 % ) " "Info: Total cell delay = 1.794 ns ( 51.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.706 ns ( 48.74 % ) " "Info: Total interconnect delay = 1.706 ns ( 48.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.500 ns" { rst vga_r[0]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.500 ns" { rst {} rst~combout {} vga_r[0]~reg0 {} } { 0.000ns 0.000ns 1.706ns } { 0.000ns 1.036ns 0.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.511 ns" { pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 pixel_clock_gen:pcg0|altpll:altpll_component|_clk0~clkctrl vga_r[0]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.511 ns" { pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 {} pixel_clock_gen:pcg0|altpll:altpll_component|_clk0~clkctrl {} vga_r[0]~reg0 {} } { 0.000ns 0.929ns 0.980ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.500 ns" { rst vga_r[0]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.500 ns" { rst {} rst~combout {} vga_r[0]~reg0 {} } { 0.000ns 0.000ns 1.706ns } { 0.000ns 1.036ns 0.758ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "226 " "Info: Peak virtual memory: 226 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 15 12:50:25 2017 " "Info: Processing ended: Wed Nov 15 12:50:25 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
