/******************************************************************************
 *  Copyright (C) 2017 Broadcom. The term "Broadcom" refers to Broadcom Limited and/or its subsidiaries.
 *
 *  This program is the proprietary software of Broadcom and/or its licensors,
 *  and may only be used, duplicated, modified or distributed pursuant to the terms and
 *  conditions of a separate, written license agreement executed between you and Broadcom
 *  (an "Authorized License").  Except as set forth in an Authorized License, Broadcom grants
 *  no license (express or implied), right to use, or waiver of any kind with respect to the
 *  Software, and Broadcom expressly reserves all rights in and to the Software and all
 *  intellectual property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 *  HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 *  NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 *  Except as expressly set forth in the Authorized License,
 *
 *  1.     This program, including its structure, sequence and organization, constitutes the valuable trade
 *  secrets of Broadcom, and you shall use all reasonable efforts to protect the confidentiality thereof,
 *  and to use this information only in connection with your use of Broadcom integrated circuit products.
 *
 *  2.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *  AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *  WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO
 *  THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED WARRANTIES
 *  OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE,
 *  LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION
 *  OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING OUT OF
 *  USE OR PERFORMANCE OF THE SOFTWARE.
 *
 *  3.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *  LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT, OR
 *  EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO YOUR
 *  USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN ADVISED OF
 *  THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS OF THE AMOUNT
 *  ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER IS GREATER. THESE
 *  LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF ESSENTIAL PURPOSE OF
 *  ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://bcgbu.broadcom.com/RDB/SitePages/Home.aspx
 *
 * Date:           Generated on               Thu Apr 13 10:09:29 2017
 *                 Full Compile MD5 Checksum  7f180d7646477bba2bae1a701efd9ef5
 *                     (minus title and desc)
 *                 MD5 Checksum               a2a4a53aa20c0c2f46073b879159b85d
 *
 * lock_release:   n/a
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     1395
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *                 Script Source              tools/dvtsw/current/Linux/combo_header.pl
 *                 DVTSWVER                   LOCAL tools/dvtsw/current/Linux/combo_header.pl
 *
 *
********************************************************************************/

#ifndef BCHP_CLKGEN_INTR2_H__
#define BCHP_CLKGEN_INTR2_H__

/***************************************************************************
 *CLKGEN_INTR2 - Interrupt Level2 Controller
 ***************************************************************************/
#define BCHP_CLKGEN_INTR2_CPU_STATUS             0x00164800 /* [RO][32] CPU interrupt Status Register */
#define BCHP_CLKGEN_INTR2_CPU_SET                0x00164804 /* [WO][32] CPU interrupt Set Register */
#define BCHP_CLKGEN_INTR2_CPU_CLEAR              0x00164808 /* [WO][32] CPU interrupt Clear Register */
#define BCHP_CLKGEN_INTR2_CPU_MASK_STATUS        0x0016480c /* [RO][32] CPU interrupt Mask Status Register */
#define BCHP_CLKGEN_INTR2_CPU_MASK_SET           0x00164810 /* [WO][32] CPU interrupt Mask Set Register */
#define BCHP_CLKGEN_INTR2_CPU_MASK_CLEAR         0x00164814 /* [WO][32] CPU interrupt Mask Clear Register */
#define BCHP_CLKGEN_INTR2_PCI_STATUS             0x00164818 /* [RO][32] PCI interrupt Status Register */
#define BCHP_CLKGEN_INTR2_PCI_SET                0x0016481c /* [WO][32] PCI interrupt Set Register */
#define BCHP_CLKGEN_INTR2_PCI_CLEAR              0x00164820 /* [WO][32] PCI interrupt Clear Register */
#define BCHP_CLKGEN_INTR2_PCI_MASK_STATUS        0x00164824 /* [RO][32] PCI interrupt Mask Status Register */
#define BCHP_CLKGEN_INTR2_PCI_MASK_SET           0x00164828 /* [WO][32] PCI interrupt Mask Set Register */
#define BCHP_CLKGEN_INTR2_PCI_MASK_CLEAR         0x0016482c /* [WO][32] PCI interrupt Mask Clear Register */

/***************************************************************************
 *CPU_STATUS - CPU interrupt Status Register
 ***************************************************************************/
/* CLKGEN_INTR2 :: CPU_STATUS :: reserved0 [31:02] */
#define BCHP_CLKGEN_INTR2_CPU_STATUS_reserved0_MASK                0xfffffffc
#define BCHP_CLKGEN_INTR2_CPU_STATUS_reserved0_SHIFT               2

/* CLKGEN_INTR2 :: CPU_STATUS :: GISB_INTR [01:01] */
#define BCHP_CLKGEN_INTR2_CPU_STATUS_GISB_INTR_MASK                0x00000002
#define BCHP_CLKGEN_INTR2_CPU_STATUS_GISB_INTR_SHIFT               1
#define BCHP_CLKGEN_INTR2_CPU_STATUS_GISB_INTR_DEFAULT             0x00000000

/* CLKGEN_INTR2 :: CPU_STATUS :: PLLCPU_DVFS_SM_INTR [00:00] */
#define BCHP_CLKGEN_INTR2_CPU_STATUS_PLLCPU_DVFS_SM_INTR_MASK      0x00000001
#define BCHP_CLKGEN_INTR2_CPU_STATUS_PLLCPU_DVFS_SM_INTR_SHIFT     0
#define BCHP_CLKGEN_INTR2_CPU_STATUS_PLLCPU_DVFS_SM_INTR_DEFAULT   0x00000000

/***************************************************************************
 *CPU_SET - CPU interrupt Set Register
 ***************************************************************************/
/* CLKGEN_INTR2 :: CPU_SET :: reserved0 [31:02] */
#define BCHP_CLKGEN_INTR2_CPU_SET_reserved0_MASK                   0xfffffffc
#define BCHP_CLKGEN_INTR2_CPU_SET_reserved0_SHIFT                  2

/* CLKGEN_INTR2 :: CPU_SET :: GISB_INTR [01:01] */
#define BCHP_CLKGEN_INTR2_CPU_SET_GISB_INTR_MASK                   0x00000002
#define BCHP_CLKGEN_INTR2_CPU_SET_GISB_INTR_SHIFT                  1
#define BCHP_CLKGEN_INTR2_CPU_SET_GISB_INTR_DEFAULT                0x00000000

/* CLKGEN_INTR2 :: CPU_SET :: PLLCPU_DVFS_SM_INTR [00:00] */
#define BCHP_CLKGEN_INTR2_CPU_SET_PLLCPU_DVFS_SM_INTR_MASK         0x00000001
#define BCHP_CLKGEN_INTR2_CPU_SET_PLLCPU_DVFS_SM_INTR_SHIFT        0
#define BCHP_CLKGEN_INTR2_CPU_SET_PLLCPU_DVFS_SM_INTR_DEFAULT      0x00000000

/***************************************************************************
 *CPU_CLEAR - CPU interrupt Clear Register
 ***************************************************************************/
/* CLKGEN_INTR2 :: CPU_CLEAR :: reserved0 [31:02] */
#define BCHP_CLKGEN_INTR2_CPU_CLEAR_reserved0_MASK                 0xfffffffc
#define BCHP_CLKGEN_INTR2_CPU_CLEAR_reserved0_SHIFT                2

/* CLKGEN_INTR2 :: CPU_CLEAR :: GISB_INTR [01:01] */
#define BCHP_CLKGEN_INTR2_CPU_CLEAR_GISB_INTR_MASK                 0x00000002
#define BCHP_CLKGEN_INTR2_CPU_CLEAR_GISB_INTR_SHIFT                1
#define BCHP_CLKGEN_INTR2_CPU_CLEAR_GISB_INTR_DEFAULT              0x00000000

/* CLKGEN_INTR2 :: CPU_CLEAR :: PLLCPU_DVFS_SM_INTR [00:00] */
#define BCHP_CLKGEN_INTR2_CPU_CLEAR_PLLCPU_DVFS_SM_INTR_MASK       0x00000001
#define BCHP_CLKGEN_INTR2_CPU_CLEAR_PLLCPU_DVFS_SM_INTR_SHIFT      0
#define BCHP_CLKGEN_INTR2_CPU_CLEAR_PLLCPU_DVFS_SM_INTR_DEFAULT    0x00000000

/***************************************************************************
 *CPU_MASK_STATUS - CPU interrupt Mask Status Register
 ***************************************************************************/
/* CLKGEN_INTR2 :: CPU_MASK_STATUS :: reserved0 [31:02] */
#define BCHP_CLKGEN_INTR2_CPU_MASK_STATUS_reserved0_MASK           0xfffffffc
#define BCHP_CLKGEN_INTR2_CPU_MASK_STATUS_reserved0_SHIFT          2

/* CLKGEN_INTR2 :: CPU_MASK_STATUS :: GISB_INTR [01:01] */
#define BCHP_CLKGEN_INTR2_CPU_MASK_STATUS_GISB_INTR_MASK           0x00000002
#define BCHP_CLKGEN_INTR2_CPU_MASK_STATUS_GISB_INTR_SHIFT          1
#define BCHP_CLKGEN_INTR2_CPU_MASK_STATUS_GISB_INTR_DEFAULT        0x00000001

/* CLKGEN_INTR2 :: CPU_MASK_STATUS :: PLLCPU_DVFS_SM_INTR [00:00] */
#define BCHP_CLKGEN_INTR2_CPU_MASK_STATUS_PLLCPU_DVFS_SM_INTR_MASK 0x00000001
#define BCHP_CLKGEN_INTR2_CPU_MASK_STATUS_PLLCPU_DVFS_SM_INTR_SHIFT 0
#define BCHP_CLKGEN_INTR2_CPU_MASK_STATUS_PLLCPU_DVFS_SM_INTR_DEFAULT 0x00000001

/***************************************************************************
 *CPU_MASK_SET - CPU interrupt Mask Set Register
 ***************************************************************************/
/* CLKGEN_INTR2 :: CPU_MASK_SET :: reserved0 [31:02] */
#define BCHP_CLKGEN_INTR2_CPU_MASK_SET_reserved0_MASK              0xfffffffc
#define BCHP_CLKGEN_INTR2_CPU_MASK_SET_reserved0_SHIFT             2

/* CLKGEN_INTR2 :: CPU_MASK_SET :: GISB_INTR [01:01] */
#define BCHP_CLKGEN_INTR2_CPU_MASK_SET_GISB_INTR_MASK              0x00000002
#define BCHP_CLKGEN_INTR2_CPU_MASK_SET_GISB_INTR_SHIFT             1
#define BCHP_CLKGEN_INTR2_CPU_MASK_SET_GISB_INTR_DEFAULT           0x00000001

/* CLKGEN_INTR2 :: CPU_MASK_SET :: PLLCPU_DVFS_SM_INTR [00:00] */
#define BCHP_CLKGEN_INTR2_CPU_MASK_SET_PLLCPU_DVFS_SM_INTR_MASK    0x00000001
#define BCHP_CLKGEN_INTR2_CPU_MASK_SET_PLLCPU_DVFS_SM_INTR_SHIFT   0
#define BCHP_CLKGEN_INTR2_CPU_MASK_SET_PLLCPU_DVFS_SM_INTR_DEFAULT 0x00000001

/***************************************************************************
 *CPU_MASK_CLEAR - CPU interrupt Mask Clear Register
 ***************************************************************************/
/* CLKGEN_INTR2 :: CPU_MASK_CLEAR :: reserved0 [31:02] */
#define BCHP_CLKGEN_INTR2_CPU_MASK_CLEAR_reserved0_MASK            0xfffffffc
#define BCHP_CLKGEN_INTR2_CPU_MASK_CLEAR_reserved0_SHIFT           2

/* CLKGEN_INTR2 :: CPU_MASK_CLEAR :: GISB_INTR [01:01] */
#define BCHP_CLKGEN_INTR2_CPU_MASK_CLEAR_GISB_INTR_MASK            0x00000002
#define BCHP_CLKGEN_INTR2_CPU_MASK_CLEAR_GISB_INTR_SHIFT           1
#define BCHP_CLKGEN_INTR2_CPU_MASK_CLEAR_GISB_INTR_DEFAULT         0x00000001

/* CLKGEN_INTR2 :: CPU_MASK_CLEAR :: PLLCPU_DVFS_SM_INTR [00:00] */
#define BCHP_CLKGEN_INTR2_CPU_MASK_CLEAR_PLLCPU_DVFS_SM_INTR_MASK  0x00000001
#define BCHP_CLKGEN_INTR2_CPU_MASK_CLEAR_PLLCPU_DVFS_SM_INTR_SHIFT 0
#define BCHP_CLKGEN_INTR2_CPU_MASK_CLEAR_PLLCPU_DVFS_SM_INTR_DEFAULT 0x00000001

/***************************************************************************
 *PCI_STATUS - PCI interrupt Status Register
 ***************************************************************************/
/* CLKGEN_INTR2 :: PCI_STATUS :: reserved0 [31:02] */
#define BCHP_CLKGEN_INTR2_PCI_STATUS_reserved0_MASK                0xfffffffc
#define BCHP_CLKGEN_INTR2_PCI_STATUS_reserved0_SHIFT               2

/* CLKGEN_INTR2 :: PCI_STATUS :: GISB_INTR [01:01] */
#define BCHP_CLKGEN_INTR2_PCI_STATUS_GISB_INTR_MASK                0x00000002
#define BCHP_CLKGEN_INTR2_PCI_STATUS_GISB_INTR_SHIFT               1
#define BCHP_CLKGEN_INTR2_PCI_STATUS_GISB_INTR_DEFAULT             0x00000000

/* CLKGEN_INTR2 :: PCI_STATUS :: PLLCPU_DVFS_SM_INTR [00:00] */
#define BCHP_CLKGEN_INTR2_PCI_STATUS_PLLCPU_DVFS_SM_INTR_MASK      0x00000001
#define BCHP_CLKGEN_INTR2_PCI_STATUS_PLLCPU_DVFS_SM_INTR_SHIFT     0
#define BCHP_CLKGEN_INTR2_PCI_STATUS_PLLCPU_DVFS_SM_INTR_DEFAULT   0x00000000

/***************************************************************************
 *PCI_SET - PCI interrupt Set Register
 ***************************************************************************/
/* CLKGEN_INTR2 :: PCI_SET :: reserved0 [31:02] */
#define BCHP_CLKGEN_INTR2_PCI_SET_reserved0_MASK                   0xfffffffc
#define BCHP_CLKGEN_INTR2_PCI_SET_reserved0_SHIFT                  2

/* CLKGEN_INTR2 :: PCI_SET :: GISB_INTR [01:01] */
#define BCHP_CLKGEN_INTR2_PCI_SET_GISB_INTR_MASK                   0x00000002
#define BCHP_CLKGEN_INTR2_PCI_SET_GISB_INTR_SHIFT                  1
#define BCHP_CLKGEN_INTR2_PCI_SET_GISB_INTR_DEFAULT                0x00000000

/* CLKGEN_INTR2 :: PCI_SET :: PLLCPU_DVFS_SM_INTR [00:00] */
#define BCHP_CLKGEN_INTR2_PCI_SET_PLLCPU_DVFS_SM_INTR_MASK         0x00000001
#define BCHP_CLKGEN_INTR2_PCI_SET_PLLCPU_DVFS_SM_INTR_SHIFT        0
#define BCHP_CLKGEN_INTR2_PCI_SET_PLLCPU_DVFS_SM_INTR_DEFAULT      0x00000000

/***************************************************************************
 *PCI_CLEAR - PCI interrupt Clear Register
 ***************************************************************************/
/* CLKGEN_INTR2 :: PCI_CLEAR :: reserved0 [31:02] */
#define BCHP_CLKGEN_INTR2_PCI_CLEAR_reserved0_MASK                 0xfffffffc
#define BCHP_CLKGEN_INTR2_PCI_CLEAR_reserved0_SHIFT                2

/* CLKGEN_INTR2 :: PCI_CLEAR :: GISB_INTR [01:01] */
#define BCHP_CLKGEN_INTR2_PCI_CLEAR_GISB_INTR_MASK                 0x00000002
#define BCHP_CLKGEN_INTR2_PCI_CLEAR_GISB_INTR_SHIFT                1
#define BCHP_CLKGEN_INTR2_PCI_CLEAR_GISB_INTR_DEFAULT              0x00000000

/* CLKGEN_INTR2 :: PCI_CLEAR :: PLLCPU_DVFS_SM_INTR [00:00] */
#define BCHP_CLKGEN_INTR2_PCI_CLEAR_PLLCPU_DVFS_SM_INTR_MASK       0x00000001
#define BCHP_CLKGEN_INTR2_PCI_CLEAR_PLLCPU_DVFS_SM_INTR_SHIFT      0
#define BCHP_CLKGEN_INTR2_PCI_CLEAR_PLLCPU_DVFS_SM_INTR_DEFAULT    0x00000000

/***************************************************************************
 *PCI_MASK_STATUS - PCI interrupt Mask Status Register
 ***************************************************************************/
/* CLKGEN_INTR2 :: PCI_MASK_STATUS :: reserved0 [31:02] */
#define BCHP_CLKGEN_INTR2_PCI_MASK_STATUS_reserved0_MASK           0xfffffffc
#define BCHP_CLKGEN_INTR2_PCI_MASK_STATUS_reserved0_SHIFT          2

/* CLKGEN_INTR2 :: PCI_MASK_STATUS :: GISB_INTR [01:01] */
#define BCHP_CLKGEN_INTR2_PCI_MASK_STATUS_GISB_INTR_MASK           0x00000002
#define BCHP_CLKGEN_INTR2_PCI_MASK_STATUS_GISB_INTR_SHIFT          1
#define BCHP_CLKGEN_INTR2_PCI_MASK_STATUS_GISB_INTR_DEFAULT        0x00000001

/* CLKGEN_INTR2 :: PCI_MASK_STATUS :: PLLCPU_DVFS_SM_INTR [00:00] */
#define BCHP_CLKGEN_INTR2_PCI_MASK_STATUS_PLLCPU_DVFS_SM_INTR_MASK 0x00000001
#define BCHP_CLKGEN_INTR2_PCI_MASK_STATUS_PLLCPU_DVFS_SM_INTR_SHIFT 0
#define BCHP_CLKGEN_INTR2_PCI_MASK_STATUS_PLLCPU_DVFS_SM_INTR_DEFAULT 0x00000001

/***************************************************************************
 *PCI_MASK_SET - PCI interrupt Mask Set Register
 ***************************************************************************/
/* CLKGEN_INTR2 :: PCI_MASK_SET :: reserved0 [31:02] */
#define BCHP_CLKGEN_INTR2_PCI_MASK_SET_reserved0_MASK              0xfffffffc
#define BCHP_CLKGEN_INTR2_PCI_MASK_SET_reserved0_SHIFT             2

/* CLKGEN_INTR2 :: PCI_MASK_SET :: GISB_INTR [01:01] */
#define BCHP_CLKGEN_INTR2_PCI_MASK_SET_GISB_INTR_MASK              0x00000002
#define BCHP_CLKGEN_INTR2_PCI_MASK_SET_GISB_INTR_SHIFT             1
#define BCHP_CLKGEN_INTR2_PCI_MASK_SET_GISB_INTR_DEFAULT           0x00000001

/* CLKGEN_INTR2 :: PCI_MASK_SET :: PLLCPU_DVFS_SM_INTR [00:00] */
#define BCHP_CLKGEN_INTR2_PCI_MASK_SET_PLLCPU_DVFS_SM_INTR_MASK    0x00000001
#define BCHP_CLKGEN_INTR2_PCI_MASK_SET_PLLCPU_DVFS_SM_INTR_SHIFT   0
#define BCHP_CLKGEN_INTR2_PCI_MASK_SET_PLLCPU_DVFS_SM_INTR_DEFAULT 0x00000001

/***************************************************************************
 *PCI_MASK_CLEAR - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* CLKGEN_INTR2 :: PCI_MASK_CLEAR :: reserved0 [31:02] */
#define BCHP_CLKGEN_INTR2_PCI_MASK_CLEAR_reserved0_MASK            0xfffffffc
#define BCHP_CLKGEN_INTR2_PCI_MASK_CLEAR_reserved0_SHIFT           2

/* CLKGEN_INTR2 :: PCI_MASK_CLEAR :: GISB_INTR [01:01] */
#define BCHP_CLKGEN_INTR2_PCI_MASK_CLEAR_GISB_INTR_MASK            0x00000002
#define BCHP_CLKGEN_INTR2_PCI_MASK_CLEAR_GISB_INTR_SHIFT           1
#define BCHP_CLKGEN_INTR2_PCI_MASK_CLEAR_GISB_INTR_DEFAULT         0x00000001

/* CLKGEN_INTR2 :: PCI_MASK_CLEAR :: PLLCPU_DVFS_SM_INTR [00:00] */
#define BCHP_CLKGEN_INTR2_PCI_MASK_CLEAR_PLLCPU_DVFS_SM_INTR_MASK  0x00000001
#define BCHP_CLKGEN_INTR2_PCI_MASK_CLEAR_PLLCPU_DVFS_SM_INTR_SHIFT 0
#define BCHP_CLKGEN_INTR2_PCI_MASK_CLEAR_PLLCPU_DVFS_SM_INTR_DEFAULT 0x00000001

#endif /* #ifndef BCHP_CLKGEN_INTR2_H__ */

/* End of File */
