

================================================================
== Vitis HLS Report for 'gemm_Pipeline_lp1_lp2'
================================================================
* Date:           Mon Dec  2 12:52:40 2024

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        hls_prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4361|     4361|  43.610 us|  43.610 us|  4361|  4361|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- lp1_lp2  |     4359|     4359|       265|          1|          1|  4096|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 265


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 265
* Pipeline : 1
  Pipeline-0 : II = 1, D = 265, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 178 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 182 
182 --> 183 
183 --> 184 
184 --> 185 
185 --> 186 
186 --> 187 
187 --> 188 
188 --> 189 
189 --> 190 
190 --> 191 
191 --> 192 
192 --> 193 
193 --> 194 
194 --> 195 
195 --> 196 
196 --> 197 
197 --> 198 
198 --> 199 
199 --> 200 
200 --> 201 
201 --> 202 
202 --> 203 
203 --> 204 
204 --> 205 
205 --> 206 
206 --> 207 
207 --> 208 
208 --> 209 
209 --> 210 
210 --> 211 
211 --> 212 
212 --> 213 
213 --> 214 
214 --> 215 
215 --> 216 
216 --> 217 
217 --> 218 
218 --> 219 
219 --> 220 
220 --> 221 
221 --> 222 
222 --> 223 
223 --> 224 
224 --> 225 
225 --> 226 
226 --> 227 
227 --> 228 
228 --> 229 
229 --> 230 
230 --> 231 
231 --> 232 
232 --> 233 
233 --> 234 
234 --> 235 
235 --> 236 
236 --> 237 
237 --> 238 
238 --> 239 
239 --> 240 
240 --> 241 
241 --> 242 
242 --> 243 
243 --> 244 
244 --> 245 
245 --> 246 
246 --> 247 
247 --> 248 
248 --> 249 
249 --> 250 
250 --> 251 
251 --> 252 
252 --> 253 
253 --> 254 
254 --> 255 
255 --> 256 
256 --> 257 
257 --> 258 
258 --> 259 
259 --> 260 
260 --> 261 
261 --> 262 
262 --> 263 
263 --> 264 
264 --> 265 
265 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.79>
ST_1 : Operation 268 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [src/gemm.c:5]   --->   Operation 268 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 269 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [src/gemm.c:5]   --->   Operation 269 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 270 [1/1] (0.00ns)   --->   "%indvar_flatten6 = alloca i32 1"   --->   Operation 270 'alloca' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 271 [1/1] (0.00ns)   --->   "%alpha_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %alpha"   --->   Operation 271 'read' 'alpha_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 272 [1/1] (0.42ns)   --->   "%store_ln0 = store i13 0, i13 %indvar_flatten6"   --->   Operation 272 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 273 [1/1] (0.42ns)   --->   "%store_ln5 = store i7 0, i7 %i" [src/gemm.c:5]   --->   Operation 273 'store' 'store_ln5' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 274 [1/1] (0.42ns)   --->   "%store_ln5 = store i7 0, i7 %j" [src/gemm.c:5]   --->   Operation 274 'store' 'store_ln5' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 275 [1/1] (0.00ns)   --->   "%br_ln0 = br void %lp3"   --->   Operation 275 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 276 [1/1] (0.00ns)   --->   "%indvar_flatten6_load = load i13 %indvar_flatten6" [src/gemm.c:21]   --->   Operation 276 'load' 'indvar_flatten6_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 277 [1/1] (0.82ns)   --->   "%icmp_ln21 = icmp_eq  i13 %indvar_flatten6_load, i13 4096" [src/gemm.c:21]   --->   Operation 277 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 278 [1/1] (0.82ns)   --->   "%add_ln21_1 = add i13 %indvar_flatten6_load, i13 1" [src/gemm.c:21]   --->   Operation 278 'add' 'add_ln21_1' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 279 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %icmp_ln21, void %for.inc65, void %for.inc88.preheader.exitStub" [src/gemm.c:21]   --->   Operation 279 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 280 [1/1] (0.00ns)   --->   "%j_load = load i7 %j" [src/gemm.c:22]   --->   Operation 280 'load' 'j_load' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 281 [1/1] (0.00ns)   --->   "%i_load = load i7 %i" [src/gemm.c:21]   --->   Operation 281 'load' 'i_load' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 282 [1/1] (0.77ns)   --->   "%add_ln21 = add i7 %i_load, i7 1" [src/gemm.c:21]   --->   Operation 282 'add' 'add_ln21' <Predicate = (!icmp_ln21)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 283 [1/1] (0.77ns)   --->   "%icmp_ln22 = icmp_eq  i7 %j_load, i7 64" [src/gemm.c:22]   --->   Operation 283 'icmp' 'icmp_ln22' <Predicate = (!icmp_ln21)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 284 [1/1] (0.36ns)   --->   "%select_ln5 = select i1 %icmp_ln22, i7 0, i7 %j_load" [src/gemm.c:5]   --->   Operation 284 'select' 'select_ln5' <Predicate = (!icmp_ln21)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 285 [1/1] (0.36ns)   --->   "%select_ln21 = select i1 %icmp_ln22, i7 %add_ln21, i7 %i_load" [src/gemm.c:21]   --->   Operation 285 'select' 'select_ln21' <Predicate = (!icmp_ln21)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 286 [1/1] (0.00ns)   --->   "%trunc_ln21 = trunc i7 %select_ln21" [src/gemm.c:21]   --->   Operation 286 'trunc' 'trunc_ln21' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 287 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i7 %select_ln21" [src/gemm.c:21]   --->   Operation 287 'zext' 'zext_ln21' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 288 [1/1] (0.00ns)   --->   "%buff_A_addr = getelementptr i32 %buff_A, i64 0, i64 %zext_ln21" [src/gemm.c:24]   --->   Operation 288 'getelementptr' 'buff_A_addr' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 289 [2/2] (1.23ns)   --->   "%buff_A_load = load i6 %buff_A_addr" [src/gemm.c:24]   --->   Operation 289 'load' 'buff_A_load' <Predicate = (!icmp_ln21)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 290 [1/1] (0.77ns)   --->   "%add_ln22 = add i7 %select_ln5, i7 1" [src/gemm.c:22]   --->   Operation 290 'add' 'add_ln22' <Predicate = (!icmp_ln21)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 291 [1/1] (0.42ns)   --->   "%store_ln21 = store i13 %add_ln21_1, i13 %indvar_flatten6" [src/gemm.c:21]   --->   Operation 291 'store' 'store_ln21' <Predicate = (!icmp_ln21)> <Delay = 0.42>
ST_1 : Operation 292 [1/1] (0.42ns)   --->   "%store_ln5 = store i7 %select_ln21, i7 %i" [src/gemm.c:5]   --->   Operation 292 'store' 'store_ln5' <Predicate = (!icmp_ln21)> <Delay = 0.42>
ST_1 : Operation 293 [1/1] (0.42ns)   --->   "%store_ln5 = store i7 %add_ln22, i7 %j" [src/gemm.c:5]   --->   Operation 293 'store' 'store_ln5' <Predicate = (!icmp_ln21)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 294 [1/2] (1.23ns)   --->   "%buff_A_load = load i6 %buff_A_addr" [src/gemm.c:24]   --->   Operation 294 'load' 'buff_A_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 3 <SV = 2> <Delay = 7.01>
ST_3 : Operation 295 [3/3] (7.01ns)   --->   "%mul = fmul i32 %buff_A_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 295 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.01>
ST_4 : Operation 296 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln21, i6 0" [src/gemm.c:21]   --->   Operation 296 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 297 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i7 %select_ln5" [src/gemm.c:22]   --->   Operation 297 'zext' 'zext_ln22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 298 [1/1] (0.00ns)   --->   "%select_ln5_1_cast = zext i7 %select_ln5" [src/gemm.c:5]   --->   Operation 298 'zext' 'select_ln5_1_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 299 [1/1] (0.80ns)   --->   "%empty = add i12 %tmp_1, i12 %select_ln5_1_cast" [src/gemm.c:21]   --->   Operation 299 'add' 'empty' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 300 [2/3] (7.01ns)   --->   "%mul = fmul i32 %buff_A_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 300 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 301 [1/1] (0.00ns)   --->   "%buff_B_addr = getelementptr i32 %buff_B, i64 0, i64 %zext_ln22" [src/gemm.c:24]   --->   Operation 301 'getelementptr' 'buff_B_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 302 [2/2] (1.23ns)   --->   "%buff_B_load = load i6 %buff_B_addr" [src/gemm.c:24]   --->   Operation 302 'load' 'buff_B_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 5 <SV = 4> <Delay = 7.01>
ST_5 : Operation 303 [1/1] (0.00ns)   --->   "%buff_A_1_addr = getelementptr i32 %buff_A_1, i64 0, i64 %zext_ln21" [src/gemm.c:24]   --->   Operation 303 'getelementptr' 'buff_A_1_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 304 [2/2] (1.23ns)   --->   "%buff_A_1_load = load i6 %buff_A_1_addr" [src/gemm.c:24]   --->   Operation 304 'load' 'buff_A_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 305 [1/3] (7.01ns)   --->   "%mul = fmul i32 %buff_A_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 305 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 306 [1/2] (1.23ns)   --->   "%buff_B_load = load i6 %buff_B_addr" [src/gemm.c:24]   --->   Operation 306 'load' 'buff_B_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 6 <SV = 5> <Delay = 7.01>
ST_6 : Operation 307 [1/2] (1.23ns)   --->   "%buff_A_1_load = load i6 %buff_A_1_addr" [src/gemm.c:24]   --->   Operation 307 'load' 'buff_A_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 308 [3/3] (7.01ns)   --->   "%mul1 = fmul i32 %mul, i32 %buff_B_load" [src/gemm.c:24]   --->   Operation 308 'fmul' 'mul1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.01>
ST_7 : Operation 309 [1/1] (0.00ns)   --->   "%p_cast = zext i12 %empty" [src/gemm.c:21]   --->   Operation 309 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 310 [1/1] (0.00ns)   --->   "%tmp1_addr = getelementptr i32 %tmp1, i64 0, i64 %p_cast" [src/gemm.c:21]   --->   Operation 310 'getelementptr' 'tmp1_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 311 [2/2] (1.23ns)   --->   "%arrayidx548_promoted = load i12 %tmp1_addr" [src/gemm.c:24]   --->   Operation 311 'load' 'arrayidx548_promoted' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 312 [2/3] (7.01ns)   --->   "%mul1 = fmul i32 %mul, i32 %buff_B_load" [src/gemm.c:24]   --->   Operation 312 'fmul' 'mul1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 313 [3/3] (7.01ns)   --->   "%mul_1 = fmul i32 %buff_A_1_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 313 'fmul' 'mul_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.01>
ST_8 : Operation 314 [1/2] (1.23ns)   --->   "%arrayidx548_promoted = load i12 %tmp1_addr" [src/gemm.c:24]   --->   Operation 314 'load' 'arrayidx548_promoted' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 315 [1/1] (0.00ns)   --->   "%buff_B_1_addr = getelementptr i32 %buff_B_1, i64 0, i64 %zext_ln22" [src/gemm.c:24]   --->   Operation 315 'getelementptr' 'buff_B_1_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 316 [1/3] (7.01ns)   --->   "%mul1 = fmul i32 %mul, i32 %buff_B_load" [src/gemm.c:24]   --->   Operation 316 'fmul' 'mul1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 317 [2/3] (7.01ns)   --->   "%mul_1 = fmul i32 %buff_A_1_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 317 'fmul' 'mul_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 318 [2/2] (1.23ns)   --->   "%buff_B_1_load = load i6 %buff_B_1_addr" [src/gemm.c:24]   --->   Operation 318 'load' 'buff_B_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 9 <SV = 8> <Delay = 7.01>
ST_9 : Operation 319 [1/1] (0.00ns)   --->   "%buff_A_2_addr = getelementptr i32 %buff_A_2, i64 0, i64 %zext_ln21" [src/gemm.c:24]   --->   Operation 319 'getelementptr' 'buff_A_2_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 320 [2/2] (1.23ns)   --->   "%buff_A_2_load = load i6 %buff_A_2_addr" [src/gemm.c:24]   --->   Operation 320 'load' 'buff_A_2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_9 : Operation 321 [4/4] (6.43ns)   --->   "%add = fadd i32 %mul1, i32 %arrayidx548_promoted" [src/gemm.c:24]   --->   Operation 321 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 322 [1/3] (7.01ns)   --->   "%mul_1 = fmul i32 %buff_A_1_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 322 'fmul' 'mul_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 323 [1/2] (1.23ns)   --->   "%buff_B_1_load = load i6 %buff_B_1_addr" [src/gemm.c:24]   --->   Operation 323 'load' 'buff_B_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 10 <SV = 9> <Delay = 7.01>
ST_10 : Operation 324 [1/2] (1.23ns)   --->   "%buff_A_2_load = load i6 %buff_A_2_addr" [src/gemm.c:24]   --->   Operation 324 'load' 'buff_A_2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_10 : Operation 325 [3/4] (6.43ns)   --->   "%add = fadd i32 %mul1, i32 %arrayidx548_promoted" [src/gemm.c:24]   --->   Operation 325 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 326 [3/3] (7.01ns)   --->   "%mul50_1 = fmul i32 %mul_1, i32 %buff_B_1_load" [src/gemm.c:24]   --->   Operation 326 'fmul' 'mul50_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.01>
ST_11 : Operation 327 [2/4] (6.43ns)   --->   "%add = fadd i32 %mul1, i32 %arrayidx548_promoted" [src/gemm.c:24]   --->   Operation 327 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 328 [2/3] (7.01ns)   --->   "%mul50_1 = fmul i32 %mul_1, i32 %buff_B_1_load" [src/gemm.c:24]   --->   Operation 328 'fmul' 'mul50_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 329 [3/3] (7.01ns)   --->   "%mul_2 = fmul i32 %buff_A_2_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 329 'fmul' 'mul_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.01>
ST_12 : Operation 330 [1/1] (0.00ns)   --->   "%buff_B_2_addr = getelementptr i32 %buff_B_2, i64 0, i64 %zext_ln22" [src/gemm.c:24]   --->   Operation 330 'getelementptr' 'buff_B_2_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 331 [1/4] (6.43ns)   --->   "%add = fadd i32 %mul1, i32 %arrayidx548_promoted" [src/gemm.c:24]   --->   Operation 331 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 332 [1/3] (7.01ns)   --->   "%mul50_1 = fmul i32 %mul_1, i32 %buff_B_1_load" [src/gemm.c:24]   --->   Operation 332 'fmul' 'mul50_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 333 [2/3] (7.01ns)   --->   "%mul_2 = fmul i32 %buff_A_2_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 333 'fmul' 'mul_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 334 [2/2] (1.23ns)   --->   "%buff_B_2_load = load i6 %buff_B_2_addr" [src/gemm.c:24]   --->   Operation 334 'load' 'buff_B_2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 13 <SV = 12> <Delay = 7.01>
ST_13 : Operation 335 [1/1] (0.00ns)   --->   "%buff_A_3_addr = getelementptr i32 %buff_A_3, i64 0, i64 %zext_ln21" [src/gemm.c:24]   --->   Operation 335 'getelementptr' 'buff_A_3_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 336 [2/2] (1.23ns)   --->   "%buff_A_3_load = load i6 %buff_A_3_addr" [src/gemm.c:24]   --->   Operation 336 'load' 'buff_A_3_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_13 : Operation 337 [4/4] (6.43ns)   --->   "%add_1 = fadd i32 %mul50_1, i32 %add" [src/gemm.c:24]   --->   Operation 337 'fadd' 'add_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 338 [1/3] (7.01ns)   --->   "%mul_2 = fmul i32 %buff_A_2_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 338 'fmul' 'mul_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 339 [1/2] (1.23ns)   --->   "%buff_B_2_load = load i6 %buff_B_2_addr" [src/gemm.c:24]   --->   Operation 339 'load' 'buff_B_2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 14 <SV = 13> <Delay = 7.01>
ST_14 : Operation 340 [1/2] (1.23ns)   --->   "%buff_A_3_load = load i6 %buff_A_3_addr" [src/gemm.c:24]   --->   Operation 340 'load' 'buff_A_3_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_14 : Operation 341 [3/4] (6.43ns)   --->   "%add_1 = fadd i32 %mul50_1, i32 %add" [src/gemm.c:24]   --->   Operation 341 'fadd' 'add_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 342 [3/3] (7.01ns)   --->   "%mul50_2 = fmul i32 %mul_2, i32 %buff_B_2_load" [src/gemm.c:24]   --->   Operation 342 'fmul' 'mul50_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.01>
ST_15 : Operation 343 [2/4] (6.43ns)   --->   "%add_1 = fadd i32 %mul50_1, i32 %add" [src/gemm.c:24]   --->   Operation 343 'fadd' 'add_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 344 [2/3] (7.01ns)   --->   "%mul50_2 = fmul i32 %mul_2, i32 %buff_B_2_load" [src/gemm.c:24]   --->   Operation 344 'fmul' 'mul50_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 345 [3/3] (7.01ns)   --->   "%mul_3 = fmul i32 %buff_A_3_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 345 'fmul' 'mul_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.01>
ST_16 : Operation 346 [1/1] (0.00ns)   --->   "%buff_B_3_addr = getelementptr i32 %buff_B_3, i64 0, i64 %zext_ln22" [src/gemm.c:24]   --->   Operation 346 'getelementptr' 'buff_B_3_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 347 [1/4] (6.43ns)   --->   "%add_1 = fadd i32 %mul50_1, i32 %add" [src/gemm.c:24]   --->   Operation 347 'fadd' 'add_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 348 [1/3] (7.01ns)   --->   "%mul50_2 = fmul i32 %mul_2, i32 %buff_B_2_load" [src/gemm.c:24]   --->   Operation 348 'fmul' 'mul50_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 349 [2/3] (7.01ns)   --->   "%mul_3 = fmul i32 %buff_A_3_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 349 'fmul' 'mul_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 350 [2/2] (1.23ns)   --->   "%buff_B_3_load = load i6 %buff_B_3_addr" [src/gemm.c:24]   --->   Operation 350 'load' 'buff_B_3_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 17 <SV = 16> <Delay = 7.01>
ST_17 : Operation 351 [1/1] (0.00ns)   --->   "%buff_A_4_addr = getelementptr i32 %buff_A_4, i64 0, i64 %zext_ln21" [src/gemm.c:24]   --->   Operation 351 'getelementptr' 'buff_A_4_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 352 [2/2] (1.23ns)   --->   "%buff_A_4_load = load i6 %buff_A_4_addr" [src/gemm.c:24]   --->   Operation 352 'load' 'buff_A_4_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_17 : Operation 353 [4/4] (6.43ns)   --->   "%add_2 = fadd i32 %mul50_2, i32 %add_1" [src/gemm.c:24]   --->   Operation 353 'fadd' 'add_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 354 [1/3] (7.01ns)   --->   "%mul_3 = fmul i32 %buff_A_3_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 354 'fmul' 'mul_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 355 [1/2] (1.23ns)   --->   "%buff_B_3_load = load i6 %buff_B_3_addr" [src/gemm.c:24]   --->   Operation 355 'load' 'buff_B_3_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 18 <SV = 17> <Delay = 7.01>
ST_18 : Operation 356 [1/2] (1.23ns)   --->   "%buff_A_4_load = load i6 %buff_A_4_addr" [src/gemm.c:24]   --->   Operation 356 'load' 'buff_A_4_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_18 : Operation 357 [3/4] (6.43ns)   --->   "%add_2 = fadd i32 %mul50_2, i32 %add_1" [src/gemm.c:24]   --->   Operation 357 'fadd' 'add_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 358 [3/3] (7.01ns)   --->   "%mul50_3 = fmul i32 %mul_3, i32 %buff_B_3_load" [src/gemm.c:24]   --->   Operation 358 'fmul' 'mul50_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.01>
ST_19 : Operation 359 [2/4] (6.43ns)   --->   "%add_2 = fadd i32 %mul50_2, i32 %add_1" [src/gemm.c:24]   --->   Operation 359 'fadd' 'add_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 360 [2/3] (7.01ns)   --->   "%mul50_3 = fmul i32 %mul_3, i32 %buff_B_3_load" [src/gemm.c:24]   --->   Operation 360 'fmul' 'mul50_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 361 [3/3] (7.01ns)   --->   "%mul_4 = fmul i32 %buff_A_4_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 361 'fmul' 'mul_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.01>
ST_20 : Operation 362 [1/1] (0.00ns)   --->   "%buff_B_4_addr = getelementptr i32 %buff_B_4, i64 0, i64 %zext_ln22" [src/gemm.c:24]   --->   Operation 362 'getelementptr' 'buff_B_4_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 363 [1/4] (6.43ns)   --->   "%add_2 = fadd i32 %mul50_2, i32 %add_1" [src/gemm.c:24]   --->   Operation 363 'fadd' 'add_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 364 [1/3] (7.01ns)   --->   "%mul50_3 = fmul i32 %mul_3, i32 %buff_B_3_load" [src/gemm.c:24]   --->   Operation 364 'fmul' 'mul50_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 365 [2/3] (7.01ns)   --->   "%mul_4 = fmul i32 %buff_A_4_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 365 'fmul' 'mul_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 366 [2/2] (1.23ns)   --->   "%buff_B_4_load = load i6 %buff_B_4_addr" [src/gemm.c:24]   --->   Operation 366 'load' 'buff_B_4_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 21 <SV = 20> <Delay = 7.01>
ST_21 : Operation 367 [1/1] (0.00ns)   --->   "%buff_A_5_addr = getelementptr i32 %buff_A_5, i64 0, i64 %zext_ln21" [src/gemm.c:24]   --->   Operation 367 'getelementptr' 'buff_A_5_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 368 [2/2] (1.23ns)   --->   "%buff_A_5_load = load i6 %buff_A_5_addr" [src/gemm.c:24]   --->   Operation 368 'load' 'buff_A_5_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_21 : Operation 369 [4/4] (6.43ns)   --->   "%add_3 = fadd i32 %mul50_3, i32 %add_2" [src/gemm.c:24]   --->   Operation 369 'fadd' 'add_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 370 [1/3] (7.01ns)   --->   "%mul_4 = fmul i32 %buff_A_4_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 370 'fmul' 'mul_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 371 [1/2] (1.23ns)   --->   "%buff_B_4_load = load i6 %buff_B_4_addr" [src/gemm.c:24]   --->   Operation 371 'load' 'buff_B_4_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 22 <SV = 21> <Delay = 7.01>
ST_22 : Operation 372 [1/2] (1.23ns)   --->   "%buff_A_5_load = load i6 %buff_A_5_addr" [src/gemm.c:24]   --->   Operation 372 'load' 'buff_A_5_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_22 : Operation 373 [3/4] (6.43ns)   --->   "%add_3 = fadd i32 %mul50_3, i32 %add_2" [src/gemm.c:24]   --->   Operation 373 'fadd' 'add_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 374 [3/3] (7.01ns)   --->   "%mul50_4 = fmul i32 %mul_4, i32 %buff_B_4_load" [src/gemm.c:24]   --->   Operation 374 'fmul' 'mul50_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.01>
ST_23 : Operation 375 [2/4] (6.43ns)   --->   "%add_3 = fadd i32 %mul50_3, i32 %add_2" [src/gemm.c:24]   --->   Operation 375 'fadd' 'add_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 376 [2/3] (7.01ns)   --->   "%mul50_4 = fmul i32 %mul_4, i32 %buff_B_4_load" [src/gemm.c:24]   --->   Operation 376 'fmul' 'mul50_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 377 [3/3] (7.01ns)   --->   "%mul_5 = fmul i32 %buff_A_5_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 377 'fmul' 'mul_5' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.01>
ST_24 : Operation 378 [1/1] (0.00ns)   --->   "%buff_B_5_addr = getelementptr i32 %buff_B_5, i64 0, i64 %zext_ln22" [src/gemm.c:24]   --->   Operation 378 'getelementptr' 'buff_B_5_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 379 [1/4] (6.43ns)   --->   "%add_3 = fadd i32 %mul50_3, i32 %add_2" [src/gemm.c:24]   --->   Operation 379 'fadd' 'add_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 380 [1/3] (7.01ns)   --->   "%mul50_4 = fmul i32 %mul_4, i32 %buff_B_4_load" [src/gemm.c:24]   --->   Operation 380 'fmul' 'mul50_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 381 [2/3] (7.01ns)   --->   "%mul_5 = fmul i32 %buff_A_5_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 381 'fmul' 'mul_5' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 382 [2/2] (1.23ns)   --->   "%buff_B_5_load = load i6 %buff_B_5_addr" [src/gemm.c:24]   --->   Operation 382 'load' 'buff_B_5_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 25 <SV = 24> <Delay = 7.01>
ST_25 : Operation 383 [1/1] (0.00ns)   --->   "%buff_A_6_addr = getelementptr i32 %buff_A_6, i64 0, i64 %zext_ln21" [src/gemm.c:24]   --->   Operation 383 'getelementptr' 'buff_A_6_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 384 [2/2] (1.23ns)   --->   "%buff_A_6_load = load i6 %buff_A_6_addr" [src/gemm.c:24]   --->   Operation 384 'load' 'buff_A_6_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_25 : Operation 385 [4/4] (6.43ns)   --->   "%add_4 = fadd i32 %mul50_4, i32 %add_3" [src/gemm.c:24]   --->   Operation 385 'fadd' 'add_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 386 [1/3] (7.01ns)   --->   "%mul_5 = fmul i32 %buff_A_5_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 386 'fmul' 'mul_5' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 387 [1/2] (1.23ns)   --->   "%buff_B_5_load = load i6 %buff_B_5_addr" [src/gemm.c:24]   --->   Operation 387 'load' 'buff_B_5_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 26 <SV = 25> <Delay = 7.01>
ST_26 : Operation 388 [1/2] (1.23ns)   --->   "%buff_A_6_load = load i6 %buff_A_6_addr" [src/gemm.c:24]   --->   Operation 388 'load' 'buff_A_6_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_26 : Operation 389 [3/4] (6.43ns)   --->   "%add_4 = fadd i32 %mul50_4, i32 %add_3" [src/gemm.c:24]   --->   Operation 389 'fadd' 'add_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 390 [3/3] (7.01ns)   --->   "%mul50_5 = fmul i32 %mul_5, i32 %buff_B_5_load" [src/gemm.c:24]   --->   Operation 390 'fmul' 'mul50_5' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 7.01>
ST_27 : Operation 391 [2/4] (6.43ns)   --->   "%add_4 = fadd i32 %mul50_4, i32 %add_3" [src/gemm.c:24]   --->   Operation 391 'fadd' 'add_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 392 [2/3] (7.01ns)   --->   "%mul50_5 = fmul i32 %mul_5, i32 %buff_B_5_load" [src/gemm.c:24]   --->   Operation 392 'fmul' 'mul50_5' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 393 [3/3] (7.01ns)   --->   "%mul_6 = fmul i32 %buff_A_6_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 393 'fmul' 'mul_6' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 7.01>
ST_28 : Operation 394 [1/1] (0.00ns)   --->   "%buff_B_6_addr = getelementptr i32 %buff_B_6, i64 0, i64 %zext_ln22" [src/gemm.c:24]   --->   Operation 394 'getelementptr' 'buff_B_6_addr' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 395 [1/4] (6.43ns)   --->   "%add_4 = fadd i32 %mul50_4, i32 %add_3" [src/gemm.c:24]   --->   Operation 395 'fadd' 'add_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 396 [1/3] (7.01ns)   --->   "%mul50_5 = fmul i32 %mul_5, i32 %buff_B_5_load" [src/gemm.c:24]   --->   Operation 396 'fmul' 'mul50_5' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 397 [2/3] (7.01ns)   --->   "%mul_6 = fmul i32 %buff_A_6_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 397 'fmul' 'mul_6' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 398 [2/2] (1.23ns)   --->   "%buff_B_6_load = load i6 %buff_B_6_addr" [src/gemm.c:24]   --->   Operation 398 'load' 'buff_B_6_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 29 <SV = 28> <Delay = 7.01>
ST_29 : Operation 399 [1/1] (0.00ns)   --->   "%buff_A_7_addr = getelementptr i32 %buff_A_7, i64 0, i64 %zext_ln21" [src/gemm.c:24]   --->   Operation 399 'getelementptr' 'buff_A_7_addr' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 400 [2/2] (1.23ns)   --->   "%buff_A_7_load = load i6 %buff_A_7_addr" [src/gemm.c:24]   --->   Operation 400 'load' 'buff_A_7_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_29 : Operation 401 [4/4] (6.43ns)   --->   "%add_5 = fadd i32 %mul50_5, i32 %add_4" [src/gemm.c:24]   --->   Operation 401 'fadd' 'add_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 402 [1/3] (7.01ns)   --->   "%mul_6 = fmul i32 %buff_A_6_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 402 'fmul' 'mul_6' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 403 [1/2] (1.23ns)   --->   "%buff_B_6_load = load i6 %buff_B_6_addr" [src/gemm.c:24]   --->   Operation 403 'load' 'buff_B_6_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 30 <SV = 29> <Delay = 7.01>
ST_30 : Operation 404 [1/2] (1.23ns)   --->   "%buff_A_7_load = load i6 %buff_A_7_addr" [src/gemm.c:24]   --->   Operation 404 'load' 'buff_A_7_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_30 : Operation 405 [3/4] (6.43ns)   --->   "%add_5 = fadd i32 %mul50_5, i32 %add_4" [src/gemm.c:24]   --->   Operation 405 'fadd' 'add_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 406 [3/3] (7.01ns)   --->   "%mul50_6 = fmul i32 %mul_6, i32 %buff_B_6_load" [src/gemm.c:24]   --->   Operation 406 'fmul' 'mul50_6' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 7.01>
ST_31 : Operation 407 [2/4] (6.43ns)   --->   "%add_5 = fadd i32 %mul50_5, i32 %add_4" [src/gemm.c:24]   --->   Operation 407 'fadd' 'add_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 408 [2/3] (7.01ns)   --->   "%mul50_6 = fmul i32 %mul_6, i32 %buff_B_6_load" [src/gemm.c:24]   --->   Operation 408 'fmul' 'mul50_6' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 409 [3/3] (7.01ns)   --->   "%mul_7 = fmul i32 %buff_A_7_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 409 'fmul' 'mul_7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 7.01>
ST_32 : Operation 410 [1/1] (0.00ns)   --->   "%buff_B_7_addr = getelementptr i32 %buff_B_7, i64 0, i64 %zext_ln22" [src/gemm.c:24]   --->   Operation 410 'getelementptr' 'buff_B_7_addr' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 411 [1/4] (6.43ns)   --->   "%add_5 = fadd i32 %mul50_5, i32 %add_4" [src/gemm.c:24]   --->   Operation 411 'fadd' 'add_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 412 [1/3] (7.01ns)   --->   "%mul50_6 = fmul i32 %mul_6, i32 %buff_B_6_load" [src/gemm.c:24]   --->   Operation 412 'fmul' 'mul50_6' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 413 [2/3] (7.01ns)   --->   "%mul_7 = fmul i32 %buff_A_7_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 413 'fmul' 'mul_7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 414 [2/2] (1.23ns)   --->   "%buff_B_7_load = load i6 %buff_B_7_addr" [src/gemm.c:24]   --->   Operation 414 'load' 'buff_B_7_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 33 <SV = 32> <Delay = 7.01>
ST_33 : Operation 415 [1/1] (0.00ns)   --->   "%buff_A_8_addr = getelementptr i32 %buff_A_8, i64 0, i64 %zext_ln21" [src/gemm.c:24]   --->   Operation 415 'getelementptr' 'buff_A_8_addr' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 416 [2/2] (1.23ns)   --->   "%buff_A_8_load = load i6 %buff_A_8_addr" [src/gemm.c:24]   --->   Operation 416 'load' 'buff_A_8_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_33 : Operation 417 [4/4] (6.43ns)   --->   "%add_6 = fadd i32 %mul50_6, i32 %add_5" [src/gemm.c:24]   --->   Operation 417 'fadd' 'add_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 418 [1/3] (7.01ns)   --->   "%mul_7 = fmul i32 %buff_A_7_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 418 'fmul' 'mul_7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 419 [1/2] (1.23ns)   --->   "%buff_B_7_load = load i6 %buff_B_7_addr" [src/gemm.c:24]   --->   Operation 419 'load' 'buff_B_7_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 34 <SV = 33> <Delay = 7.01>
ST_34 : Operation 420 [1/2] (1.23ns)   --->   "%buff_A_8_load = load i6 %buff_A_8_addr" [src/gemm.c:24]   --->   Operation 420 'load' 'buff_A_8_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_34 : Operation 421 [3/4] (6.43ns)   --->   "%add_6 = fadd i32 %mul50_6, i32 %add_5" [src/gemm.c:24]   --->   Operation 421 'fadd' 'add_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 422 [3/3] (7.01ns)   --->   "%mul50_7 = fmul i32 %mul_7, i32 %buff_B_7_load" [src/gemm.c:24]   --->   Operation 422 'fmul' 'mul50_7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 7.01>
ST_35 : Operation 423 [2/4] (6.43ns)   --->   "%add_6 = fadd i32 %mul50_6, i32 %add_5" [src/gemm.c:24]   --->   Operation 423 'fadd' 'add_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 424 [2/3] (7.01ns)   --->   "%mul50_7 = fmul i32 %mul_7, i32 %buff_B_7_load" [src/gemm.c:24]   --->   Operation 424 'fmul' 'mul50_7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 425 [3/3] (7.01ns)   --->   "%mul_8 = fmul i32 %buff_A_8_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 425 'fmul' 'mul_8' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 7.01>
ST_36 : Operation 426 [1/1] (0.00ns)   --->   "%buff_B_8_addr = getelementptr i32 %buff_B_8, i64 0, i64 %zext_ln22" [src/gemm.c:24]   --->   Operation 426 'getelementptr' 'buff_B_8_addr' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 427 [1/4] (6.43ns)   --->   "%add_6 = fadd i32 %mul50_6, i32 %add_5" [src/gemm.c:24]   --->   Operation 427 'fadd' 'add_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 428 [1/3] (7.01ns)   --->   "%mul50_7 = fmul i32 %mul_7, i32 %buff_B_7_load" [src/gemm.c:24]   --->   Operation 428 'fmul' 'mul50_7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 429 [2/3] (7.01ns)   --->   "%mul_8 = fmul i32 %buff_A_8_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 429 'fmul' 'mul_8' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 430 [2/2] (1.23ns)   --->   "%buff_B_8_load = load i6 %buff_B_8_addr" [src/gemm.c:24]   --->   Operation 430 'load' 'buff_B_8_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 37 <SV = 36> <Delay = 7.01>
ST_37 : Operation 431 [1/1] (0.00ns)   --->   "%buff_A_9_addr = getelementptr i32 %buff_A_9, i64 0, i64 %zext_ln21" [src/gemm.c:24]   --->   Operation 431 'getelementptr' 'buff_A_9_addr' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 432 [2/2] (1.23ns)   --->   "%buff_A_9_load = load i6 %buff_A_9_addr" [src/gemm.c:24]   --->   Operation 432 'load' 'buff_A_9_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_37 : Operation 433 [4/4] (6.43ns)   --->   "%add_7 = fadd i32 %mul50_7, i32 %add_6" [src/gemm.c:24]   --->   Operation 433 'fadd' 'add_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 434 [1/3] (7.01ns)   --->   "%mul_8 = fmul i32 %buff_A_8_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 434 'fmul' 'mul_8' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 435 [1/2] (1.23ns)   --->   "%buff_B_8_load = load i6 %buff_B_8_addr" [src/gemm.c:24]   --->   Operation 435 'load' 'buff_B_8_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 38 <SV = 37> <Delay = 7.01>
ST_38 : Operation 436 [1/2] (1.23ns)   --->   "%buff_A_9_load = load i6 %buff_A_9_addr" [src/gemm.c:24]   --->   Operation 436 'load' 'buff_A_9_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_38 : Operation 437 [3/4] (6.43ns)   --->   "%add_7 = fadd i32 %mul50_7, i32 %add_6" [src/gemm.c:24]   --->   Operation 437 'fadd' 'add_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 438 [3/3] (7.01ns)   --->   "%mul50_8 = fmul i32 %mul_8, i32 %buff_B_8_load" [src/gemm.c:24]   --->   Operation 438 'fmul' 'mul50_8' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 7.01>
ST_39 : Operation 439 [2/4] (6.43ns)   --->   "%add_7 = fadd i32 %mul50_7, i32 %add_6" [src/gemm.c:24]   --->   Operation 439 'fadd' 'add_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 440 [2/3] (7.01ns)   --->   "%mul50_8 = fmul i32 %mul_8, i32 %buff_B_8_load" [src/gemm.c:24]   --->   Operation 440 'fmul' 'mul50_8' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 441 [3/3] (7.01ns)   --->   "%mul_9 = fmul i32 %buff_A_9_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 441 'fmul' 'mul_9' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 7.01>
ST_40 : Operation 442 [1/1] (0.00ns)   --->   "%buff_B_9_addr = getelementptr i32 %buff_B_9, i64 0, i64 %zext_ln22" [src/gemm.c:24]   --->   Operation 442 'getelementptr' 'buff_B_9_addr' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 443 [1/4] (6.43ns)   --->   "%add_7 = fadd i32 %mul50_7, i32 %add_6" [src/gemm.c:24]   --->   Operation 443 'fadd' 'add_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 444 [1/3] (7.01ns)   --->   "%mul50_8 = fmul i32 %mul_8, i32 %buff_B_8_load" [src/gemm.c:24]   --->   Operation 444 'fmul' 'mul50_8' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 445 [2/3] (7.01ns)   --->   "%mul_9 = fmul i32 %buff_A_9_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 445 'fmul' 'mul_9' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 446 [2/2] (1.23ns)   --->   "%buff_B_9_load = load i6 %buff_B_9_addr" [src/gemm.c:24]   --->   Operation 446 'load' 'buff_B_9_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 41 <SV = 40> <Delay = 7.01>
ST_41 : Operation 447 [1/1] (0.00ns)   --->   "%buff_A_10_addr = getelementptr i32 %buff_A_10, i64 0, i64 %zext_ln21" [src/gemm.c:24]   --->   Operation 447 'getelementptr' 'buff_A_10_addr' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 448 [2/2] (1.23ns)   --->   "%buff_A_10_load = load i6 %buff_A_10_addr" [src/gemm.c:24]   --->   Operation 448 'load' 'buff_A_10_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_41 : Operation 449 [4/4] (6.43ns)   --->   "%add_8 = fadd i32 %mul50_8, i32 %add_7" [src/gemm.c:24]   --->   Operation 449 'fadd' 'add_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 450 [1/3] (7.01ns)   --->   "%mul_9 = fmul i32 %buff_A_9_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 450 'fmul' 'mul_9' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 451 [1/2] (1.23ns)   --->   "%buff_B_9_load = load i6 %buff_B_9_addr" [src/gemm.c:24]   --->   Operation 451 'load' 'buff_B_9_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 42 <SV = 41> <Delay = 7.01>
ST_42 : Operation 452 [1/2] (1.23ns)   --->   "%buff_A_10_load = load i6 %buff_A_10_addr" [src/gemm.c:24]   --->   Operation 452 'load' 'buff_A_10_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 453 [3/4] (6.43ns)   --->   "%add_8 = fadd i32 %mul50_8, i32 %add_7" [src/gemm.c:24]   --->   Operation 453 'fadd' 'add_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 454 [3/3] (7.01ns)   --->   "%mul50_9 = fmul i32 %mul_9, i32 %buff_B_9_load" [src/gemm.c:24]   --->   Operation 454 'fmul' 'mul50_9' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 7.01>
ST_43 : Operation 455 [2/4] (6.43ns)   --->   "%add_8 = fadd i32 %mul50_8, i32 %add_7" [src/gemm.c:24]   --->   Operation 455 'fadd' 'add_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 456 [2/3] (7.01ns)   --->   "%mul50_9 = fmul i32 %mul_9, i32 %buff_B_9_load" [src/gemm.c:24]   --->   Operation 456 'fmul' 'mul50_9' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 457 [3/3] (7.01ns)   --->   "%mul_s = fmul i32 %buff_A_10_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 457 'fmul' 'mul_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 7.01>
ST_44 : Operation 458 [1/1] (0.00ns)   --->   "%buff_B_10_addr = getelementptr i32 %buff_B_10, i64 0, i64 %zext_ln22" [src/gemm.c:24]   --->   Operation 458 'getelementptr' 'buff_B_10_addr' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 459 [1/4] (6.43ns)   --->   "%add_8 = fadd i32 %mul50_8, i32 %add_7" [src/gemm.c:24]   --->   Operation 459 'fadd' 'add_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 460 [1/3] (7.01ns)   --->   "%mul50_9 = fmul i32 %mul_9, i32 %buff_B_9_load" [src/gemm.c:24]   --->   Operation 460 'fmul' 'mul50_9' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 461 [2/3] (7.01ns)   --->   "%mul_s = fmul i32 %buff_A_10_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 461 'fmul' 'mul_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 462 [2/2] (1.23ns)   --->   "%buff_B_10_load = load i6 %buff_B_10_addr" [src/gemm.c:24]   --->   Operation 462 'load' 'buff_B_10_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 45 <SV = 44> <Delay = 7.01>
ST_45 : Operation 463 [1/1] (0.00ns)   --->   "%buff_A_11_addr = getelementptr i32 %buff_A_11, i64 0, i64 %zext_ln21" [src/gemm.c:24]   --->   Operation 463 'getelementptr' 'buff_A_11_addr' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 464 [2/2] (1.23ns)   --->   "%buff_A_11_load = load i6 %buff_A_11_addr" [src/gemm.c:24]   --->   Operation 464 'load' 'buff_A_11_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_45 : Operation 465 [4/4] (6.43ns)   --->   "%add_9 = fadd i32 %mul50_9, i32 %add_8" [src/gemm.c:24]   --->   Operation 465 'fadd' 'add_9' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 466 [1/3] (7.01ns)   --->   "%mul_s = fmul i32 %buff_A_10_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 466 'fmul' 'mul_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 467 [1/2] (1.23ns)   --->   "%buff_B_10_load = load i6 %buff_B_10_addr" [src/gemm.c:24]   --->   Operation 467 'load' 'buff_B_10_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 46 <SV = 45> <Delay = 7.01>
ST_46 : Operation 468 [1/2] (1.23ns)   --->   "%buff_A_11_load = load i6 %buff_A_11_addr" [src/gemm.c:24]   --->   Operation 468 'load' 'buff_A_11_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_46 : Operation 469 [3/4] (6.43ns)   --->   "%add_9 = fadd i32 %mul50_9, i32 %add_8" [src/gemm.c:24]   --->   Operation 469 'fadd' 'add_9' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 470 [3/3] (7.01ns)   --->   "%mul50_s = fmul i32 %mul_s, i32 %buff_B_10_load" [src/gemm.c:24]   --->   Operation 470 'fmul' 'mul50_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 7.01>
ST_47 : Operation 471 [2/4] (6.43ns)   --->   "%add_9 = fadd i32 %mul50_9, i32 %add_8" [src/gemm.c:24]   --->   Operation 471 'fadd' 'add_9' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 472 [2/3] (7.01ns)   --->   "%mul50_s = fmul i32 %mul_s, i32 %buff_B_10_load" [src/gemm.c:24]   --->   Operation 472 'fmul' 'mul50_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 473 [3/3] (7.01ns)   --->   "%mul_10 = fmul i32 %buff_A_11_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 473 'fmul' 'mul_10' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 7.01>
ST_48 : Operation 474 [1/1] (0.00ns)   --->   "%buff_B_11_addr = getelementptr i32 %buff_B_11, i64 0, i64 %zext_ln22" [src/gemm.c:24]   --->   Operation 474 'getelementptr' 'buff_B_11_addr' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 475 [1/4] (6.43ns)   --->   "%add_9 = fadd i32 %mul50_9, i32 %add_8" [src/gemm.c:24]   --->   Operation 475 'fadd' 'add_9' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 476 [1/3] (7.01ns)   --->   "%mul50_s = fmul i32 %mul_s, i32 %buff_B_10_load" [src/gemm.c:24]   --->   Operation 476 'fmul' 'mul50_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 477 [2/3] (7.01ns)   --->   "%mul_10 = fmul i32 %buff_A_11_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 477 'fmul' 'mul_10' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 478 [2/2] (1.23ns)   --->   "%buff_B_11_load = load i6 %buff_B_11_addr" [src/gemm.c:24]   --->   Operation 478 'load' 'buff_B_11_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 49 <SV = 48> <Delay = 7.01>
ST_49 : Operation 479 [1/1] (0.00ns)   --->   "%buff_A_12_addr = getelementptr i32 %buff_A_12, i64 0, i64 %zext_ln21" [src/gemm.c:24]   --->   Operation 479 'getelementptr' 'buff_A_12_addr' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 480 [2/2] (1.23ns)   --->   "%buff_A_12_load = load i6 %buff_A_12_addr" [src/gemm.c:24]   --->   Operation 480 'load' 'buff_A_12_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_49 : Operation 481 [4/4] (6.43ns)   --->   "%add_s = fadd i32 %mul50_s, i32 %add_9" [src/gemm.c:24]   --->   Operation 481 'fadd' 'add_s' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 482 [1/3] (7.01ns)   --->   "%mul_10 = fmul i32 %buff_A_11_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 482 'fmul' 'mul_10' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 483 [1/2] (1.23ns)   --->   "%buff_B_11_load = load i6 %buff_B_11_addr" [src/gemm.c:24]   --->   Operation 483 'load' 'buff_B_11_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 50 <SV = 49> <Delay = 7.01>
ST_50 : Operation 484 [1/2] (1.23ns)   --->   "%buff_A_12_load = load i6 %buff_A_12_addr" [src/gemm.c:24]   --->   Operation 484 'load' 'buff_A_12_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_50 : Operation 485 [3/4] (6.43ns)   --->   "%add_s = fadd i32 %mul50_s, i32 %add_9" [src/gemm.c:24]   --->   Operation 485 'fadd' 'add_s' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 486 [3/3] (7.01ns)   --->   "%mul50_10 = fmul i32 %mul_10, i32 %buff_B_11_load" [src/gemm.c:24]   --->   Operation 486 'fmul' 'mul50_10' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 7.01>
ST_51 : Operation 487 [2/4] (6.43ns)   --->   "%add_s = fadd i32 %mul50_s, i32 %add_9" [src/gemm.c:24]   --->   Operation 487 'fadd' 'add_s' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 488 [2/3] (7.01ns)   --->   "%mul50_10 = fmul i32 %mul_10, i32 %buff_B_11_load" [src/gemm.c:24]   --->   Operation 488 'fmul' 'mul50_10' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 489 [3/3] (7.01ns)   --->   "%mul_11 = fmul i32 %buff_A_12_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 489 'fmul' 'mul_11' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 7.01>
ST_52 : Operation 490 [1/1] (0.00ns)   --->   "%buff_B_12_addr = getelementptr i32 %buff_B_12, i64 0, i64 %zext_ln22" [src/gemm.c:24]   --->   Operation 490 'getelementptr' 'buff_B_12_addr' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 491 [1/4] (6.43ns)   --->   "%add_s = fadd i32 %mul50_s, i32 %add_9" [src/gemm.c:24]   --->   Operation 491 'fadd' 'add_s' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 492 [1/3] (7.01ns)   --->   "%mul50_10 = fmul i32 %mul_10, i32 %buff_B_11_load" [src/gemm.c:24]   --->   Operation 492 'fmul' 'mul50_10' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 493 [2/3] (7.01ns)   --->   "%mul_11 = fmul i32 %buff_A_12_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 493 'fmul' 'mul_11' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 494 [2/2] (1.23ns)   --->   "%buff_B_12_load = load i6 %buff_B_12_addr" [src/gemm.c:24]   --->   Operation 494 'load' 'buff_B_12_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 53 <SV = 52> <Delay = 7.01>
ST_53 : Operation 495 [1/1] (0.00ns)   --->   "%buff_A_13_addr = getelementptr i32 %buff_A_13, i64 0, i64 %zext_ln21" [src/gemm.c:24]   --->   Operation 495 'getelementptr' 'buff_A_13_addr' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 496 [2/2] (1.23ns)   --->   "%buff_A_13_load = load i6 %buff_A_13_addr" [src/gemm.c:24]   --->   Operation 496 'load' 'buff_A_13_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_53 : Operation 497 [4/4] (6.43ns)   --->   "%add_10 = fadd i32 %mul50_10, i32 %add_s" [src/gemm.c:24]   --->   Operation 497 'fadd' 'add_10' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 498 [1/3] (7.01ns)   --->   "%mul_11 = fmul i32 %buff_A_12_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 498 'fmul' 'mul_11' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 499 [1/2] (1.23ns)   --->   "%buff_B_12_load = load i6 %buff_B_12_addr" [src/gemm.c:24]   --->   Operation 499 'load' 'buff_B_12_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 54 <SV = 53> <Delay = 7.01>
ST_54 : Operation 500 [1/2] (1.23ns)   --->   "%buff_A_13_load = load i6 %buff_A_13_addr" [src/gemm.c:24]   --->   Operation 500 'load' 'buff_A_13_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_54 : Operation 501 [3/4] (6.43ns)   --->   "%add_10 = fadd i32 %mul50_10, i32 %add_s" [src/gemm.c:24]   --->   Operation 501 'fadd' 'add_10' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 502 [3/3] (7.01ns)   --->   "%mul50_11 = fmul i32 %mul_11, i32 %buff_B_12_load" [src/gemm.c:24]   --->   Operation 502 'fmul' 'mul50_11' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 7.01>
ST_55 : Operation 503 [2/4] (6.43ns)   --->   "%add_10 = fadd i32 %mul50_10, i32 %add_s" [src/gemm.c:24]   --->   Operation 503 'fadd' 'add_10' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 504 [2/3] (7.01ns)   --->   "%mul50_11 = fmul i32 %mul_11, i32 %buff_B_12_load" [src/gemm.c:24]   --->   Operation 504 'fmul' 'mul50_11' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 505 [3/3] (7.01ns)   --->   "%mul_12 = fmul i32 %buff_A_13_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 505 'fmul' 'mul_12' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 7.01>
ST_56 : Operation 506 [1/1] (0.00ns)   --->   "%buff_B_13_addr = getelementptr i32 %buff_B_13, i64 0, i64 %zext_ln22" [src/gemm.c:24]   --->   Operation 506 'getelementptr' 'buff_B_13_addr' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 507 [1/4] (6.43ns)   --->   "%add_10 = fadd i32 %mul50_10, i32 %add_s" [src/gemm.c:24]   --->   Operation 507 'fadd' 'add_10' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 508 [1/3] (7.01ns)   --->   "%mul50_11 = fmul i32 %mul_11, i32 %buff_B_12_load" [src/gemm.c:24]   --->   Operation 508 'fmul' 'mul50_11' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 509 [2/3] (7.01ns)   --->   "%mul_12 = fmul i32 %buff_A_13_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 509 'fmul' 'mul_12' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 510 [2/2] (1.23ns)   --->   "%buff_B_13_load = load i6 %buff_B_13_addr" [src/gemm.c:24]   --->   Operation 510 'load' 'buff_B_13_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 57 <SV = 56> <Delay = 7.01>
ST_57 : Operation 511 [1/1] (0.00ns)   --->   "%buff_A_14_addr = getelementptr i32 %buff_A_14, i64 0, i64 %zext_ln21" [src/gemm.c:24]   --->   Operation 511 'getelementptr' 'buff_A_14_addr' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 512 [2/2] (1.23ns)   --->   "%buff_A_14_load = load i6 %buff_A_14_addr" [src/gemm.c:24]   --->   Operation 512 'load' 'buff_A_14_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_57 : Operation 513 [4/4] (6.43ns)   --->   "%add_11 = fadd i32 %mul50_11, i32 %add_10" [src/gemm.c:24]   --->   Operation 513 'fadd' 'add_11' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 514 [1/3] (7.01ns)   --->   "%mul_12 = fmul i32 %buff_A_13_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 514 'fmul' 'mul_12' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 515 [1/2] (1.23ns)   --->   "%buff_B_13_load = load i6 %buff_B_13_addr" [src/gemm.c:24]   --->   Operation 515 'load' 'buff_B_13_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 58 <SV = 57> <Delay = 7.01>
ST_58 : Operation 516 [1/2] (1.23ns)   --->   "%buff_A_14_load = load i6 %buff_A_14_addr" [src/gemm.c:24]   --->   Operation 516 'load' 'buff_A_14_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_58 : Operation 517 [3/4] (6.43ns)   --->   "%add_11 = fadd i32 %mul50_11, i32 %add_10" [src/gemm.c:24]   --->   Operation 517 'fadd' 'add_11' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 518 [3/3] (7.01ns)   --->   "%mul50_12 = fmul i32 %mul_12, i32 %buff_B_13_load" [src/gemm.c:24]   --->   Operation 518 'fmul' 'mul50_12' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 7.01>
ST_59 : Operation 519 [2/4] (6.43ns)   --->   "%add_11 = fadd i32 %mul50_11, i32 %add_10" [src/gemm.c:24]   --->   Operation 519 'fadd' 'add_11' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 520 [2/3] (7.01ns)   --->   "%mul50_12 = fmul i32 %mul_12, i32 %buff_B_13_load" [src/gemm.c:24]   --->   Operation 520 'fmul' 'mul50_12' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 521 [3/3] (7.01ns)   --->   "%mul_13 = fmul i32 %buff_A_14_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 521 'fmul' 'mul_13' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 7.01>
ST_60 : Operation 522 [1/1] (0.00ns)   --->   "%buff_B_14_addr = getelementptr i32 %buff_B_14, i64 0, i64 %zext_ln22" [src/gemm.c:24]   --->   Operation 522 'getelementptr' 'buff_B_14_addr' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 523 [1/4] (6.43ns)   --->   "%add_11 = fadd i32 %mul50_11, i32 %add_10" [src/gemm.c:24]   --->   Operation 523 'fadd' 'add_11' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 524 [1/3] (7.01ns)   --->   "%mul50_12 = fmul i32 %mul_12, i32 %buff_B_13_load" [src/gemm.c:24]   --->   Operation 524 'fmul' 'mul50_12' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 525 [2/3] (7.01ns)   --->   "%mul_13 = fmul i32 %buff_A_14_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 525 'fmul' 'mul_13' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 526 [2/2] (1.23ns)   --->   "%buff_B_14_load = load i6 %buff_B_14_addr" [src/gemm.c:24]   --->   Operation 526 'load' 'buff_B_14_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 61 <SV = 60> <Delay = 7.01>
ST_61 : Operation 527 [1/1] (0.00ns)   --->   "%buff_A_15_addr = getelementptr i32 %buff_A_15, i64 0, i64 %zext_ln21" [src/gemm.c:24]   --->   Operation 527 'getelementptr' 'buff_A_15_addr' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 528 [2/2] (1.23ns)   --->   "%buff_A_15_load = load i6 %buff_A_15_addr" [src/gemm.c:24]   --->   Operation 528 'load' 'buff_A_15_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_61 : Operation 529 [4/4] (6.43ns)   --->   "%add_12 = fadd i32 %mul50_12, i32 %add_11" [src/gemm.c:24]   --->   Operation 529 'fadd' 'add_12' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 530 [1/3] (7.01ns)   --->   "%mul_13 = fmul i32 %buff_A_14_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 530 'fmul' 'mul_13' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 531 [1/2] (1.23ns)   --->   "%buff_B_14_load = load i6 %buff_B_14_addr" [src/gemm.c:24]   --->   Operation 531 'load' 'buff_B_14_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 62 <SV = 61> <Delay = 7.01>
ST_62 : Operation 532 [1/2] (1.23ns)   --->   "%buff_A_15_load = load i6 %buff_A_15_addr" [src/gemm.c:24]   --->   Operation 532 'load' 'buff_A_15_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_62 : Operation 533 [3/4] (6.43ns)   --->   "%add_12 = fadd i32 %mul50_12, i32 %add_11" [src/gemm.c:24]   --->   Operation 533 'fadd' 'add_12' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 534 [3/3] (7.01ns)   --->   "%mul50_13 = fmul i32 %mul_13, i32 %buff_B_14_load" [src/gemm.c:24]   --->   Operation 534 'fmul' 'mul50_13' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 7.01>
ST_63 : Operation 535 [2/4] (6.43ns)   --->   "%add_12 = fadd i32 %mul50_12, i32 %add_11" [src/gemm.c:24]   --->   Operation 535 'fadd' 'add_12' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 536 [2/3] (7.01ns)   --->   "%mul50_13 = fmul i32 %mul_13, i32 %buff_B_14_load" [src/gemm.c:24]   --->   Operation 536 'fmul' 'mul50_13' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 537 [3/3] (7.01ns)   --->   "%mul_14 = fmul i32 %buff_A_15_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 537 'fmul' 'mul_14' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 7.01>
ST_64 : Operation 538 [1/1] (0.00ns)   --->   "%buff_B_15_addr = getelementptr i32 %buff_B_15, i64 0, i64 %zext_ln22" [src/gemm.c:24]   --->   Operation 538 'getelementptr' 'buff_B_15_addr' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 539 [1/4] (6.43ns)   --->   "%add_12 = fadd i32 %mul50_12, i32 %add_11" [src/gemm.c:24]   --->   Operation 539 'fadd' 'add_12' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 540 [1/3] (7.01ns)   --->   "%mul50_13 = fmul i32 %mul_13, i32 %buff_B_14_load" [src/gemm.c:24]   --->   Operation 540 'fmul' 'mul50_13' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 541 [2/3] (7.01ns)   --->   "%mul_14 = fmul i32 %buff_A_15_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 541 'fmul' 'mul_14' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 542 [2/2] (1.23ns)   --->   "%buff_B_15_load = load i6 %buff_B_15_addr" [src/gemm.c:24]   --->   Operation 542 'load' 'buff_B_15_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 65 <SV = 64> <Delay = 7.01>
ST_65 : Operation 543 [1/1] (0.00ns)   --->   "%buff_A_16_addr = getelementptr i32 %buff_A_16, i64 0, i64 %zext_ln21" [src/gemm.c:24]   --->   Operation 543 'getelementptr' 'buff_A_16_addr' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 544 [2/2] (1.23ns)   --->   "%buff_A_16_load = load i6 %buff_A_16_addr" [src/gemm.c:24]   --->   Operation 544 'load' 'buff_A_16_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_65 : Operation 545 [4/4] (6.43ns)   --->   "%add_13 = fadd i32 %mul50_13, i32 %add_12" [src/gemm.c:24]   --->   Operation 545 'fadd' 'add_13' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 546 [1/3] (7.01ns)   --->   "%mul_14 = fmul i32 %buff_A_15_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 546 'fmul' 'mul_14' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 547 [1/2] (1.23ns)   --->   "%buff_B_15_load = load i6 %buff_B_15_addr" [src/gemm.c:24]   --->   Operation 547 'load' 'buff_B_15_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 66 <SV = 65> <Delay = 7.01>
ST_66 : Operation 548 [1/2] (1.23ns)   --->   "%buff_A_16_load = load i6 %buff_A_16_addr" [src/gemm.c:24]   --->   Operation 548 'load' 'buff_A_16_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_66 : Operation 549 [3/4] (6.43ns)   --->   "%add_13 = fadd i32 %mul50_13, i32 %add_12" [src/gemm.c:24]   --->   Operation 549 'fadd' 'add_13' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 550 [3/3] (7.01ns)   --->   "%mul50_14 = fmul i32 %mul_14, i32 %buff_B_15_load" [src/gemm.c:24]   --->   Operation 550 'fmul' 'mul50_14' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 7.01>
ST_67 : Operation 551 [2/4] (6.43ns)   --->   "%add_13 = fadd i32 %mul50_13, i32 %add_12" [src/gemm.c:24]   --->   Operation 551 'fadd' 'add_13' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 552 [2/3] (7.01ns)   --->   "%mul50_14 = fmul i32 %mul_14, i32 %buff_B_15_load" [src/gemm.c:24]   --->   Operation 552 'fmul' 'mul50_14' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 553 [3/3] (7.01ns)   --->   "%mul_15 = fmul i32 %buff_A_16_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 553 'fmul' 'mul_15' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 7.01>
ST_68 : Operation 554 [1/1] (0.00ns)   --->   "%buff_B_16_addr = getelementptr i32 %buff_B_16, i64 0, i64 %zext_ln22" [src/gemm.c:24]   --->   Operation 554 'getelementptr' 'buff_B_16_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 555 [1/4] (6.43ns)   --->   "%add_13 = fadd i32 %mul50_13, i32 %add_12" [src/gemm.c:24]   --->   Operation 555 'fadd' 'add_13' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 556 [1/3] (7.01ns)   --->   "%mul50_14 = fmul i32 %mul_14, i32 %buff_B_15_load" [src/gemm.c:24]   --->   Operation 556 'fmul' 'mul50_14' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 557 [2/3] (7.01ns)   --->   "%mul_15 = fmul i32 %buff_A_16_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 557 'fmul' 'mul_15' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 558 [2/2] (1.23ns)   --->   "%buff_B_16_load = load i6 %buff_B_16_addr" [src/gemm.c:24]   --->   Operation 558 'load' 'buff_B_16_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 69 <SV = 68> <Delay = 7.01>
ST_69 : Operation 559 [1/1] (0.00ns)   --->   "%buff_A_17_addr = getelementptr i32 %buff_A_17, i64 0, i64 %zext_ln21" [src/gemm.c:24]   --->   Operation 559 'getelementptr' 'buff_A_17_addr' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 560 [2/2] (1.23ns)   --->   "%buff_A_17_load = load i6 %buff_A_17_addr" [src/gemm.c:24]   --->   Operation 560 'load' 'buff_A_17_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 561 [4/4] (6.43ns)   --->   "%add_14 = fadd i32 %mul50_14, i32 %add_13" [src/gemm.c:24]   --->   Operation 561 'fadd' 'add_14' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 562 [1/3] (7.01ns)   --->   "%mul_15 = fmul i32 %buff_A_16_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 562 'fmul' 'mul_15' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 563 [1/2] (1.23ns)   --->   "%buff_B_16_load = load i6 %buff_B_16_addr" [src/gemm.c:24]   --->   Operation 563 'load' 'buff_B_16_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 70 <SV = 69> <Delay = 7.01>
ST_70 : Operation 564 [1/2] (1.23ns)   --->   "%buff_A_17_load = load i6 %buff_A_17_addr" [src/gemm.c:24]   --->   Operation 564 'load' 'buff_A_17_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_70 : Operation 565 [3/4] (6.43ns)   --->   "%add_14 = fadd i32 %mul50_14, i32 %add_13" [src/gemm.c:24]   --->   Operation 565 'fadd' 'add_14' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 566 [3/3] (7.01ns)   --->   "%mul50_15 = fmul i32 %mul_15, i32 %buff_B_16_load" [src/gemm.c:24]   --->   Operation 566 'fmul' 'mul50_15' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 7.01>
ST_71 : Operation 567 [2/4] (6.43ns)   --->   "%add_14 = fadd i32 %mul50_14, i32 %add_13" [src/gemm.c:24]   --->   Operation 567 'fadd' 'add_14' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 568 [2/3] (7.01ns)   --->   "%mul50_15 = fmul i32 %mul_15, i32 %buff_B_16_load" [src/gemm.c:24]   --->   Operation 568 'fmul' 'mul50_15' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 569 [3/3] (7.01ns)   --->   "%mul_16 = fmul i32 %buff_A_17_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 569 'fmul' 'mul_16' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 7.01>
ST_72 : Operation 570 [1/1] (0.00ns)   --->   "%buff_B_17_addr = getelementptr i32 %buff_B_17, i64 0, i64 %zext_ln22" [src/gemm.c:24]   --->   Operation 570 'getelementptr' 'buff_B_17_addr' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 571 [1/4] (6.43ns)   --->   "%add_14 = fadd i32 %mul50_14, i32 %add_13" [src/gemm.c:24]   --->   Operation 571 'fadd' 'add_14' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 572 [1/3] (7.01ns)   --->   "%mul50_15 = fmul i32 %mul_15, i32 %buff_B_16_load" [src/gemm.c:24]   --->   Operation 572 'fmul' 'mul50_15' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 573 [2/3] (7.01ns)   --->   "%mul_16 = fmul i32 %buff_A_17_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 573 'fmul' 'mul_16' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 574 [2/2] (1.23ns)   --->   "%buff_B_17_load = load i6 %buff_B_17_addr" [src/gemm.c:24]   --->   Operation 574 'load' 'buff_B_17_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 73 <SV = 72> <Delay = 7.01>
ST_73 : Operation 575 [1/1] (0.00ns)   --->   "%buff_A_18_addr = getelementptr i32 %buff_A_18, i64 0, i64 %zext_ln21" [src/gemm.c:24]   --->   Operation 575 'getelementptr' 'buff_A_18_addr' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 576 [2/2] (1.23ns)   --->   "%buff_A_18_load = load i6 %buff_A_18_addr" [src/gemm.c:24]   --->   Operation 576 'load' 'buff_A_18_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 577 [4/4] (6.43ns)   --->   "%add_15 = fadd i32 %mul50_15, i32 %add_14" [src/gemm.c:24]   --->   Operation 577 'fadd' 'add_15' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 578 [1/3] (7.01ns)   --->   "%mul_16 = fmul i32 %buff_A_17_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 578 'fmul' 'mul_16' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 579 [1/2] (1.23ns)   --->   "%buff_B_17_load = load i6 %buff_B_17_addr" [src/gemm.c:24]   --->   Operation 579 'load' 'buff_B_17_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 74 <SV = 73> <Delay = 7.01>
ST_74 : Operation 580 [1/2] (1.23ns)   --->   "%buff_A_18_load = load i6 %buff_A_18_addr" [src/gemm.c:24]   --->   Operation 580 'load' 'buff_A_18_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_74 : Operation 581 [3/4] (6.43ns)   --->   "%add_15 = fadd i32 %mul50_15, i32 %add_14" [src/gemm.c:24]   --->   Operation 581 'fadd' 'add_15' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 582 [3/3] (7.01ns)   --->   "%mul50_16 = fmul i32 %mul_16, i32 %buff_B_17_load" [src/gemm.c:24]   --->   Operation 582 'fmul' 'mul50_16' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 7.01>
ST_75 : Operation 583 [2/4] (6.43ns)   --->   "%add_15 = fadd i32 %mul50_15, i32 %add_14" [src/gemm.c:24]   --->   Operation 583 'fadd' 'add_15' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 584 [2/3] (7.01ns)   --->   "%mul50_16 = fmul i32 %mul_16, i32 %buff_B_17_load" [src/gemm.c:24]   --->   Operation 584 'fmul' 'mul50_16' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 585 [3/3] (7.01ns)   --->   "%mul_17 = fmul i32 %buff_A_18_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 585 'fmul' 'mul_17' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 7.01>
ST_76 : Operation 586 [1/1] (0.00ns)   --->   "%buff_B_18_addr = getelementptr i32 %buff_B_18, i64 0, i64 %zext_ln22" [src/gemm.c:24]   --->   Operation 586 'getelementptr' 'buff_B_18_addr' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 587 [1/4] (6.43ns)   --->   "%add_15 = fadd i32 %mul50_15, i32 %add_14" [src/gemm.c:24]   --->   Operation 587 'fadd' 'add_15' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 588 [1/3] (7.01ns)   --->   "%mul50_16 = fmul i32 %mul_16, i32 %buff_B_17_load" [src/gemm.c:24]   --->   Operation 588 'fmul' 'mul50_16' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 589 [2/3] (7.01ns)   --->   "%mul_17 = fmul i32 %buff_A_18_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 589 'fmul' 'mul_17' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 590 [2/2] (1.23ns)   --->   "%buff_B_18_load = load i6 %buff_B_18_addr" [src/gemm.c:24]   --->   Operation 590 'load' 'buff_B_18_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 77 <SV = 76> <Delay = 7.01>
ST_77 : Operation 591 [1/1] (0.00ns)   --->   "%buff_A_19_addr = getelementptr i32 %buff_A_19, i64 0, i64 %zext_ln21" [src/gemm.c:24]   --->   Operation 591 'getelementptr' 'buff_A_19_addr' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 592 [2/2] (1.23ns)   --->   "%buff_A_19_load = load i6 %buff_A_19_addr" [src/gemm.c:24]   --->   Operation 592 'load' 'buff_A_19_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_77 : Operation 593 [4/4] (6.43ns)   --->   "%add_16 = fadd i32 %mul50_16, i32 %add_15" [src/gemm.c:24]   --->   Operation 593 'fadd' 'add_16' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 594 [1/3] (7.01ns)   --->   "%mul_17 = fmul i32 %buff_A_18_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 594 'fmul' 'mul_17' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 595 [1/2] (1.23ns)   --->   "%buff_B_18_load = load i6 %buff_B_18_addr" [src/gemm.c:24]   --->   Operation 595 'load' 'buff_B_18_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 78 <SV = 77> <Delay = 7.01>
ST_78 : Operation 596 [1/2] (1.23ns)   --->   "%buff_A_19_load = load i6 %buff_A_19_addr" [src/gemm.c:24]   --->   Operation 596 'load' 'buff_A_19_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_78 : Operation 597 [3/4] (6.43ns)   --->   "%add_16 = fadd i32 %mul50_16, i32 %add_15" [src/gemm.c:24]   --->   Operation 597 'fadd' 'add_16' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 598 [3/3] (7.01ns)   --->   "%mul50_17 = fmul i32 %mul_17, i32 %buff_B_18_load" [src/gemm.c:24]   --->   Operation 598 'fmul' 'mul50_17' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 7.01>
ST_79 : Operation 599 [2/4] (6.43ns)   --->   "%add_16 = fadd i32 %mul50_16, i32 %add_15" [src/gemm.c:24]   --->   Operation 599 'fadd' 'add_16' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 600 [2/3] (7.01ns)   --->   "%mul50_17 = fmul i32 %mul_17, i32 %buff_B_18_load" [src/gemm.c:24]   --->   Operation 600 'fmul' 'mul50_17' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 601 [3/3] (7.01ns)   --->   "%mul_18 = fmul i32 %buff_A_19_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 601 'fmul' 'mul_18' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 7.01>
ST_80 : Operation 602 [1/1] (0.00ns)   --->   "%buff_B_19_addr = getelementptr i32 %buff_B_19, i64 0, i64 %zext_ln22" [src/gemm.c:24]   --->   Operation 602 'getelementptr' 'buff_B_19_addr' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 603 [1/4] (6.43ns)   --->   "%add_16 = fadd i32 %mul50_16, i32 %add_15" [src/gemm.c:24]   --->   Operation 603 'fadd' 'add_16' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 604 [1/3] (7.01ns)   --->   "%mul50_17 = fmul i32 %mul_17, i32 %buff_B_18_load" [src/gemm.c:24]   --->   Operation 604 'fmul' 'mul50_17' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 605 [2/3] (7.01ns)   --->   "%mul_18 = fmul i32 %buff_A_19_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 605 'fmul' 'mul_18' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 606 [2/2] (1.23ns)   --->   "%buff_B_19_load = load i6 %buff_B_19_addr" [src/gemm.c:24]   --->   Operation 606 'load' 'buff_B_19_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 81 <SV = 80> <Delay = 7.01>
ST_81 : Operation 607 [1/1] (0.00ns)   --->   "%buff_A_20_addr = getelementptr i32 %buff_A_20, i64 0, i64 %zext_ln21" [src/gemm.c:24]   --->   Operation 607 'getelementptr' 'buff_A_20_addr' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 608 [2/2] (1.23ns)   --->   "%buff_A_20_load = load i6 %buff_A_20_addr" [src/gemm.c:24]   --->   Operation 608 'load' 'buff_A_20_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_81 : Operation 609 [4/4] (6.43ns)   --->   "%add_17 = fadd i32 %mul50_17, i32 %add_16" [src/gemm.c:24]   --->   Operation 609 'fadd' 'add_17' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 610 [1/3] (7.01ns)   --->   "%mul_18 = fmul i32 %buff_A_19_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 610 'fmul' 'mul_18' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 611 [1/2] (1.23ns)   --->   "%buff_B_19_load = load i6 %buff_B_19_addr" [src/gemm.c:24]   --->   Operation 611 'load' 'buff_B_19_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 82 <SV = 81> <Delay = 7.01>
ST_82 : Operation 612 [1/2] (1.23ns)   --->   "%buff_A_20_load = load i6 %buff_A_20_addr" [src/gemm.c:24]   --->   Operation 612 'load' 'buff_A_20_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_82 : Operation 613 [3/4] (6.43ns)   --->   "%add_17 = fadd i32 %mul50_17, i32 %add_16" [src/gemm.c:24]   --->   Operation 613 'fadd' 'add_17' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 614 [3/3] (7.01ns)   --->   "%mul50_18 = fmul i32 %mul_18, i32 %buff_B_19_load" [src/gemm.c:24]   --->   Operation 614 'fmul' 'mul50_18' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 7.01>
ST_83 : Operation 615 [2/4] (6.43ns)   --->   "%add_17 = fadd i32 %mul50_17, i32 %add_16" [src/gemm.c:24]   --->   Operation 615 'fadd' 'add_17' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 616 [2/3] (7.01ns)   --->   "%mul50_18 = fmul i32 %mul_18, i32 %buff_B_19_load" [src/gemm.c:24]   --->   Operation 616 'fmul' 'mul50_18' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 617 [3/3] (7.01ns)   --->   "%mul_19 = fmul i32 %buff_A_20_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 617 'fmul' 'mul_19' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 7.01>
ST_84 : Operation 618 [1/1] (0.00ns)   --->   "%buff_B_20_addr = getelementptr i32 %buff_B_20, i64 0, i64 %zext_ln22" [src/gemm.c:24]   --->   Operation 618 'getelementptr' 'buff_B_20_addr' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 619 [1/4] (6.43ns)   --->   "%add_17 = fadd i32 %mul50_17, i32 %add_16" [src/gemm.c:24]   --->   Operation 619 'fadd' 'add_17' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 620 [1/3] (7.01ns)   --->   "%mul50_18 = fmul i32 %mul_18, i32 %buff_B_19_load" [src/gemm.c:24]   --->   Operation 620 'fmul' 'mul50_18' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 621 [2/3] (7.01ns)   --->   "%mul_19 = fmul i32 %buff_A_20_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 621 'fmul' 'mul_19' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 622 [2/2] (1.23ns)   --->   "%buff_B_20_load = load i6 %buff_B_20_addr" [src/gemm.c:24]   --->   Operation 622 'load' 'buff_B_20_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 85 <SV = 84> <Delay = 7.01>
ST_85 : Operation 623 [1/1] (0.00ns)   --->   "%buff_A_21_addr = getelementptr i32 %buff_A_21, i64 0, i64 %zext_ln21" [src/gemm.c:24]   --->   Operation 623 'getelementptr' 'buff_A_21_addr' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 624 [2/2] (1.23ns)   --->   "%buff_A_21_load = load i6 %buff_A_21_addr" [src/gemm.c:24]   --->   Operation 624 'load' 'buff_A_21_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_85 : Operation 625 [4/4] (6.43ns)   --->   "%add_18 = fadd i32 %mul50_18, i32 %add_17" [src/gemm.c:24]   --->   Operation 625 'fadd' 'add_18' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 626 [1/3] (7.01ns)   --->   "%mul_19 = fmul i32 %buff_A_20_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 626 'fmul' 'mul_19' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 627 [1/2] (1.23ns)   --->   "%buff_B_20_load = load i6 %buff_B_20_addr" [src/gemm.c:24]   --->   Operation 627 'load' 'buff_B_20_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 86 <SV = 85> <Delay = 7.01>
ST_86 : Operation 628 [1/2] (1.23ns)   --->   "%buff_A_21_load = load i6 %buff_A_21_addr" [src/gemm.c:24]   --->   Operation 628 'load' 'buff_A_21_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_86 : Operation 629 [3/4] (6.43ns)   --->   "%add_18 = fadd i32 %mul50_18, i32 %add_17" [src/gemm.c:24]   --->   Operation 629 'fadd' 'add_18' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 630 [3/3] (7.01ns)   --->   "%mul50_19 = fmul i32 %mul_19, i32 %buff_B_20_load" [src/gemm.c:24]   --->   Operation 630 'fmul' 'mul50_19' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 7.01>
ST_87 : Operation 631 [2/4] (6.43ns)   --->   "%add_18 = fadd i32 %mul50_18, i32 %add_17" [src/gemm.c:24]   --->   Operation 631 'fadd' 'add_18' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 632 [2/3] (7.01ns)   --->   "%mul50_19 = fmul i32 %mul_19, i32 %buff_B_20_load" [src/gemm.c:24]   --->   Operation 632 'fmul' 'mul50_19' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 633 [3/3] (7.01ns)   --->   "%mul_20 = fmul i32 %buff_A_21_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 633 'fmul' 'mul_20' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 7.01>
ST_88 : Operation 634 [1/1] (0.00ns)   --->   "%buff_B_21_addr = getelementptr i32 %buff_B_21, i64 0, i64 %zext_ln22" [src/gemm.c:24]   --->   Operation 634 'getelementptr' 'buff_B_21_addr' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 635 [1/4] (6.43ns)   --->   "%add_18 = fadd i32 %mul50_18, i32 %add_17" [src/gemm.c:24]   --->   Operation 635 'fadd' 'add_18' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 636 [1/3] (7.01ns)   --->   "%mul50_19 = fmul i32 %mul_19, i32 %buff_B_20_load" [src/gemm.c:24]   --->   Operation 636 'fmul' 'mul50_19' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 637 [2/3] (7.01ns)   --->   "%mul_20 = fmul i32 %buff_A_21_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 637 'fmul' 'mul_20' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 638 [2/2] (1.23ns)   --->   "%buff_B_21_load = load i6 %buff_B_21_addr" [src/gemm.c:24]   --->   Operation 638 'load' 'buff_B_21_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 89 <SV = 88> <Delay = 7.01>
ST_89 : Operation 639 [1/1] (0.00ns)   --->   "%buff_A_22_addr = getelementptr i32 %buff_A_22, i64 0, i64 %zext_ln21" [src/gemm.c:24]   --->   Operation 639 'getelementptr' 'buff_A_22_addr' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 640 [2/2] (1.23ns)   --->   "%buff_A_22_load = load i6 %buff_A_22_addr" [src/gemm.c:24]   --->   Operation 640 'load' 'buff_A_22_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_89 : Operation 641 [4/4] (6.43ns)   --->   "%add_19 = fadd i32 %mul50_19, i32 %add_18" [src/gemm.c:24]   --->   Operation 641 'fadd' 'add_19' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 642 [1/3] (7.01ns)   --->   "%mul_20 = fmul i32 %buff_A_21_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 642 'fmul' 'mul_20' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 643 [1/2] (1.23ns)   --->   "%buff_B_21_load = load i6 %buff_B_21_addr" [src/gemm.c:24]   --->   Operation 643 'load' 'buff_B_21_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 90 <SV = 89> <Delay = 7.01>
ST_90 : Operation 644 [1/2] (1.23ns)   --->   "%buff_A_22_load = load i6 %buff_A_22_addr" [src/gemm.c:24]   --->   Operation 644 'load' 'buff_A_22_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_90 : Operation 645 [3/4] (6.43ns)   --->   "%add_19 = fadd i32 %mul50_19, i32 %add_18" [src/gemm.c:24]   --->   Operation 645 'fadd' 'add_19' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 646 [3/3] (7.01ns)   --->   "%mul50_20 = fmul i32 %mul_20, i32 %buff_B_21_load" [src/gemm.c:24]   --->   Operation 646 'fmul' 'mul50_20' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 7.01>
ST_91 : Operation 647 [2/4] (6.43ns)   --->   "%add_19 = fadd i32 %mul50_19, i32 %add_18" [src/gemm.c:24]   --->   Operation 647 'fadd' 'add_19' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 648 [2/3] (7.01ns)   --->   "%mul50_20 = fmul i32 %mul_20, i32 %buff_B_21_load" [src/gemm.c:24]   --->   Operation 648 'fmul' 'mul50_20' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 649 [3/3] (7.01ns)   --->   "%mul_21 = fmul i32 %buff_A_22_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 649 'fmul' 'mul_21' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 7.01>
ST_92 : Operation 650 [1/1] (0.00ns)   --->   "%buff_B_22_addr = getelementptr i32 %buff_B_22, i64 0, i64 %zext_ln22" [src/gemm.c:24]   --->   Operation 650 'getelementptr' 'buff_B_22_addr' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 651 [1/4] (6.43ns)   --->   "%add_19 = fadd i32 %mul50_19, i32 %add_18" [src/gemm.c:24]   --->   Operation 651 'fadd' 'add_19' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 652 [1/3] (7.01ns)   --->   "%mul50_20 = fmul i32 %mul_20, i32 %buff_B_21_load" [src/gemm.c:24]   --->   Operation 652 'fmul' 'mul50_20' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 653 [2/3] (7.01ns)   --->   "%mul_21 = fmul i32 %buff_A_22_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 653 'fmul' 'mul_21' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 654 [2/2] (1.23ns)   --->   "%buff_B_22_load = load i6 %buff_B_22_addr" [src/gemm.c:24]   --->   Operation 654 'load' 'buff_B_22_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 93 <SV = 92> <Delay = 7.01>
ST_93 : Operation 655 [1/1] (0.00ns)   --->   "%buff_A_23_addr = getelementptr i32 %buff_A_23, i64 0, i64 %zext_ln21" [src/gemm.c:24]   --->   Operation 655 'getelementptr' 'buff_A_23_addr' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 656 [2/2] (1.23ns)   --->   "%buff_A_23_load = load i6 %buff_A_23_addr" [src/gemm.c:24]   --->   Operation 656 'load' 'buff_A_23_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_93 : Operation 657 [4/4] (6.43ns)   --->   "%add_20 = fadd i32 %mul50_20, i32 %add_19" [src/gemm.c:24]   --->   Operation 657 'fadd' 'add_20' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 658 [1/3] (7.01ns)   --->   "%mul_21 = fmul i32 %buff_A_22_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 658 'fmul' 'mul_21' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 659 [1/2] (1.23ns)   --->   "%buff_B_22_load = load i6 %buff_B_22_addr" [src/gemm.c:24]   --->   Operation 659 'load' 'buff_B_22_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 94 <SV = 93> <Delay = 7.01>
ST_94 : Operation 660 [1/2] (1.23ns)   --->   "%buff_A_23_load = load i6 %buff_A_23_addr" [src/gemm.c:24]   --->   Operation 660 'load' 'buff_A_23_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_94 : Operation 661 [3/4] (6.43ns)   --->   "%add_20 = fadd i32 %mul50_20, i32 %add_19" [src/gemm.c:24]   --->   Operation 661 'fadd' 'add_20' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 662 [3/3] (7.01ns)   --->   "%mul50_21 = fmul i32 %mul_21, i32 %buff_B_22_load" [src/gemm.c:24]   --->   Operation 662 'fmul' 'mul50_21' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 7.01>
ST_95 : Operation 663 [2/4] (6.43ns)   --->   "%add_20 = fadd i32 %mul50_20, i32 %add_19" [src/gemm.c:24]   --->   Operation 663 'fadd' 'add_20' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 664 [2/3] (7.01ns)   --->   "%mul50_21 = fmul i32 %mul_21, i32 %buff_B_22_load" [src/gemm.c:24]   --->   Operation 664 'fmul' 'mul50_21' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 665 [3/3] (7.01ns)   --->   "%mul_22 = fmul i32 %buff_A_23_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 665 'fmul' 'mul_22' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 7.01>
ST_96 : Operation 666 [1/1] (0.00ns)   --->   "%buff_B_23_addr = getelementptr i32 %buff_B_23, i64 0, i64 %zext_ln22" [src/gemm.c:24]   --->   Operation 666 'getelementptr' 'buff_B_23_addr' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 667 [1/4] (6.43ns)   --->   "%add_20 = fadd i32 %mul50_20, i32 %add_19" [src/gemm.c:24]   --->   Operation 667 'fadd' 'add_20' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 668 [1/3] (7.01ns)   --->   "%mul50_21 = fmul i32 %mul_21, i32 %buff_B_22_load" [src/gemm.c:24]   --->   Operation 668 'fmul' 'mul50_21' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 669 [2/3] (7.01ns)   --->   "%mul_22 = fmul i32 %buff_A_23_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 669 'fmul' 'mul_22' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 670 [2/2] (1.23ns)   --->   "%buff_B_23_load = load i6 %buff_B_23_addr" [src/gemm.c:24]   --->   Operation 670 'load' 'buff_B_23_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 97 <SV = 96> <Delay = 7.01>
ST_97 : Operation 671 [1/1] (0.00ns)   --->   "%buff_A_24_addr = getelementptr i32 %buff_A_24, i64 0, i64 %zext_ln21" [src/gemm.c:24]   --->   Operation 671 'getelementptr' 'buff_A_24_addr' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 672 [2/2] (1.23ns)   --->   "%buff_A_24_load = load i6 %buff_A_24_addr" [src/gemm.c:24]   --->   Operation 672 'load' 'buff_A_24_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_97 : Operation 673 [4/4] (6.43ns)   --->   "%add_21 = fadd i32 %mul50_21, i32 %add_20" [src/gemm.c:24]   --->   Operation 673 'fadd' 'add_21' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 674 [1/3] (7.01ns)   --->   "%mul_22 = fmul i32 %buff_A_23_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 674 'fmul' 'mul_22' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 675 [1/2] (1.23ns)   --->   "%buff_B_23_load = load i6 %buff_B_23_addr" [src/gemm.c:24]   --->   Operation 675 'load' 'buff_B_23_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 98 <SV = 97> <Delay = 7.01>
ST_98 : Operation 676 [1/2] (1.23ns)   --->   "%buff_A_24_load = load i6 %buff_A_24_addr" [src/gemm.c:24]   --->   Operation 676 'load' 'buff_A_24_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_98 : Operation 677 [3/4] (6.43ns)   --->   "%add_21 = fadd i32 %mul50_21, i32 %add_20" [src/gemm.c:24]   --->   Operation 677 'fadd' 'add_21' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 678 [3/3] (7.01ns)   --->   "%mul50_22 = fmul i32 %mul_22, i32 %buff_B_23_load" [src/gemm.c:24]   --->   Operation 678 'fmul' 'mul50_22' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 7.01>
ST_99 : Operation 679 [2/4] (6.43ns)   --->   "%add_21 = fadd i32 %mul50_21, i32 %add_20" [src/gemm.c:24]   --->   Operation 679 'fadd' 'add_21' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 680 [2/3] (7.01ns)   --->   "%mul50_22 = fmul i32 %mul_22, i32 %buff_B_23_load" [src/gemm.c:24]   --->   Operation 680 'fmul' 'mul50_22' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 681 [3/3] (7.01ns)   --->   "%mul_23 = fmul i32 %buff_A_24_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 681 'fmul' 'mul_23' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 7.01>
ST_100 : Operation 682 [1/1] (0.00ns)   --->   "%buff_B_24_addr = getelementptr i32 %buff_B_24, i64 0, i64 %zext_ln22" [src/gemm.c:24]   --->   Operation 682 'getelementptr' 'buff_B_24_addr' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 683 [1/4] (6.43ns)   --->   "%add_21 = fadd i32 %mul50_21, i32 %add_20" [src/gemm.c:24]   --->   Operation 683 'fadd' 'add_21' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 684 [1/3] (7.01ns)   --->   "%mul50_22 = fmul i32 %mul_22, i32 %buff_B_23_load" [src/gemm.c:24]   --->   Operation 684 'fmul' 'mul50_22' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 685 [2/3] (7.01ns)   --->   "%mul_23 = fmul i32 %buff_A_24_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 685 'fmul' 'mul_23' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 686 [2/2] (1.23ns)   --->   "%buff_B_24_load = load i6 %buff_B_24_addr" [src/gemm.c:24]   --->   Operation 686 'load' 'buff_B_24_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 101 <SV = 100> <Delay = 7.01>
ST_101 : Operation 687 [1/1] (0.00ns)   --->   "%buff_A_25_addr = getelementptr i32 %buff_A_25, i64 0, i64 %zext_ln21" [src/gemm.c:24]   --->   Operation 687 'getelementptr' 'buff_A_25_addr' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 688 [2/2] (1.23ns)   --->   "%buff_A_25_load = load i6 %buff_A_25_addr" [src/gemm.c:24]   --->   Operation 688 'load' 'buff_A_25_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_101 : Operation 689 [4/4] (6.43ns)   --->   "%add_22 = fadd i32 %mul50_22, i32 %add_21" [src/gemm.c:24]   --->   Operation 689 'fadd' 'add_22' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 690 [1/3] (7.01ns)   --->   "%mul_23 = fmul i32 %buff_A_24_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 690 'fmul' 'mul_23' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 691 [1/2] (1.23ns)   --->   "%buff_B_24_load = load i6 %buff_B_24_addr" [src/gemm.c:24]   --->   Operation 691 'load' 'buff_B_24_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 102 <SV = 101> <Delay = 7.01>
ST_102 : Operation 692 [1/2] (1.23ns)   --->   "%buff_A_25_load = load i6 %buff_A_25_addr" [src/gemm.c:24]   --->   Operation 692 'load' 'buff_A_25_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_102 : Operation 693 [3/4] (6.43ns)   --->   "%add_22 = fadd i32 %mul50_22, i32 %add_21" [src/gemm.c:24]   --->   Operation 693 'fadd' 'add_22' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 694 [3/3] (7.01ns)   --->   "%mul50_23 = fmul i32 %mul_23, i32 %buff_B_24_load" [src/gemm.c:24]   --->   Operation 694 'fmul' 'mul50_23' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 102> <Delay = 7.01>
ST_103 : Operation 695 [2/4] (6.43ns)   --->   "%add_22 = fadd i32 %mul50_22, i32 %add_21" [src/gemm.c:24]   --->   Operation 695 'fadd' 'add_22' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 696 [2/3] (7.01ns)   --->   "%mul50_23 = fmul i32 %mul_23, i32 %buff_B_24_load" [src/gemm.c:24]   --->   Operation 696 'fmul' 'mul50_23' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 697 [3/3] (7.01ns)   --->   "%mul_24 = fmul i32 %buff_A_25_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 697 'fmul' 'mul_24' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 103> <Delay = 7.01>
ST_104 : Operation 698 [1/1] (0.00ns)   --->   "%buff_B_25_addr = getelementptr i32 %buff_B_25, i64 0, i64 %zext_ln22" [src/gemm.c:24]   --->   Operation 698 'getelementptr' 'buff_B_25_addr' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 699 [1/4] (6.43ns)   --->   "%add_22 = fadd i32 %mul50_22, i32 %add_21" [src/gemm.c:24]   --->   Operation 699 'fadd' 'add_22' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 700 [1/3] (7.01ns)   --->   "%mul50_23 = fmul i32 %mul_23, i32 %buff_B_24_load" [src/gemm.c:24]   --->   Operation 700 'fmul' 'mul50_23' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 701 [2/3] (7.01ns)   --->   "%mul_24 = fmul i32 %buff_A_25_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 701 'fmul' 'mul_24' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 702 [2/2] (1.23ns)   --->   "%buff_B_25_load = load i6 %buff_B_25_addr" [src/gemm.c:24]   --->   Operation 702 'load' 'buff_B_25_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 105 <SV = 104> <Delay = 7.01>
ST_105 : Operation 703 [1/1] (0.00ns)   --->   "%buff_A_26_addr = getelementptr i32 %buff_A_26, i64 0, i64 %zext_ln21" [src/gemm.c:24]   --->   Operation 703 'getelementptr' 'buff_A_26_addr' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 704 [2/2] (1.23ns)   --->   "%buff_A_26_load = load i6 %buff_A_26_addr" [src/gemm.c:24]   --->   Operation 704 'load' 'buff_A_26_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_105 : Operation 705 [4/4] (6.43ns)   --->   "%add_23 = fadd i32 %mul50_23, i32 %add_22" [src/gemm.c:24]   --->   Operation 705 'fadd' 'add_23' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 706 [1/3] (7.01ns)   --->   "%mul_24 = fmul i32 %buff_A_25_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 706 'fmul' 'mul_24' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 707 [1/2] (1.23ns)   --->   "%buff_B_25_load = load i6 %buff_B_25_addr" [src/gemm.c:24]   --->   Operation 707 'load' 'buff_B_25_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 106 <SV = 105> <Delay = 7.01>
ST_106 : Operation 708 [1/2] (1.23ns)   --->   "%buff_A_26_load = load i6 %buff_A_26_addr" [src/gemm.c:24]   --->   Operation 708 'load' 'buff_A_26_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_106 : Operation 709 [3/4] (6.43ns)   --->   "%add_23 = fadd i32 %mul50_23, i32 %add_22" [src/gemm.c:24]   --->   Operation 709 'fadd' 'add_23' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 710 [3/3] (7.01ns)   --->   "%mul50_24 = fmul i32 %mul_24, i32 %buff_B_25_load" [src/gemm.c:24]   --->   Operation 710 'fmul' 'mul50_24' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 106> <Delay = 7.01>
ST_107 : Operation 711 [2/4] (6.43ns)   --->   "%add_23 = fadd i32 %mul50_23, i32 %add_22" [src/gemm.c:24]   --->   Operation 711 'fadd' 'add_23' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 712 [2/3] (7.01ns)   --->   "%mul50_24 = fmul i32 %mul_24, i32 %buff_B_25_load" [src/gemm.c:24]   --->   Operation 712 'fmul' 'mul50_24' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 713 [3/3] (7.01ns)   --->   "%mul_25 = fmul i32 %buff_A_26_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 713 'fmul' 'mul_25' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 107> <Delay = 7.01>
ST_108 : Operation 714 [1/1] (0.00ns)   --->   "%buff_B_26_addr = getelementptr i32 %buff_B_26, i64 0, i64 %zext_ln22" [src/gemm.c:24]   --->   Operation 714 'getelementptr' 'buff_B_26_addr' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 715 [1/4] (6.43ns)   --->   "%add_23 = fadd i32 %mul50_23, i32 %add_22" [src/gemm.c:24]   --->   Operation 715 'fadd' 'add_23' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 716 [1/3] (7.01ns)   --->   "%mul50_24 = fmul i32 %mul_24, i32 %buff_B_25_load" [src/gemm.c:24]   --->   Operation 716 'fmul' 'mul50_24' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 717 [2/3] (7.01ns)   --->   "%mul_25 = fmul i32 %buff_A_26_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 717 'fmul' 'mul_25' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 718 [2/2] (1.23ns)   --->   "%buff_B_26_load = load i6 %buff_B_26_addr" [src/gemm.c:24]   --->   Operation 718 'load' 'buff_B_26_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 109 <SV = 108> <Delay = 7.01>
ST_109 : Operation 719 [1/1] (0.00ns)   --->   "%buff_A_27_addr = getelementptr i32 %buff_A_27, i64 0, i64 %zext_ln21" [src/gemm.c:24]   --->   Operation 719 'getelementptr' 'buff_A_27_addr' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 720 [2/2] (1.23ns)   --->   "%buff_A_27_load = load i6 %buff_A_27_addr" [src/gemm.c:24]   --->   Operation 720 'load' 'buff_A_27_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_109 : Operation 721 [4/4] (6.43ns)   --->   "%add_24 = fadd i32 %mul50_24, i32 %add_23" [src/gemm.c:24]   --->   Operation 721 'fadd' 'add_24' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 722 [1/3] (7.01ns)   --->   "%mul_25 = fmul i32 %buff_A_26_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 722 'fmul' 'mul_25' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 723 [1/2] (1.23ns)   --->   "%buff_B_26_load = load i6 %buff_B_26_addr" [src/gemm.c:24]   --->   Operation 723 'load' 'buff_B_26_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 110 <SV = 109> <Delay = 7.01>
ST_110 : Operation 724 [1/2] (1.23ns)   --->   "%buff_A_27_load = load i6 %buff_A_27_addr" [src/gemm.c:24]   --->   Operation 724 'load' 'buff_A_27_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_110 : Operation 725 [3/4] (6.43ns)   --->   "%add_24 = fadd i32 %mul50_24, i32 %add_23" [src/gemm.c:24]   --->   Operation 725 'fadd' 'add_24' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 726 [3/3] (7.01ns)   --->   "%mul50_25 = fmul i32 %mul_25, i32 %buff_B_26_load" [src/gemm.c:24]   --->   Operation 726 'fmul' 'mul50_25' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 110> <Delay = 7.01>
ST_111 : Operation 727 [2/4] (6.43ns)   --->   "%add_24 = fadd i32 %mul50_24, i32 %add_23" [src/gemm.c:24]   --->   Operation 727 'fadd' 'add_24' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 728 [2/3] (7.01ns)   --->   "%mul50_25 = fmul i32 %mul_25, i32 %buff_B_26_load" [src/gemm.c:24]   --->   Operation 728 'fmul' 'mul50_25' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 729 [3/3] (7.01ns)   --->   "%mul_26 = fmul i32 %buff_A_27_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 729 'fmul' 'mul_26' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 111> <Delay = 7.01>
ST_112 : Operation 730 [1/1] (0.00ns)   --->   "%buff_B_27_addr = getelementptr i32 %buff_B_27, i64 0, i64 %zext_ln22" [src/gemm.c:24]   --->   Operation 730 'getelementptr' 'buff_B_27_addr' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 731 [1/4] (6.43ns)   --->   "%add_24 = fadd i32 %mul50_24, i32 %add_23" [src/gemm.c:24]   --->   Operation 731 'fadd' 'add_24' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 732 [1/3] (7.01ns)   --->   "%mul50_25 = fmul i32 %mul_25, i32 %buff_B_26_load" [src/gemm.c:24]   --->   Operation 732 'fmul' 'mul50_25' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 733 [2/3] (7.01ns)   --->   "%mul_26 = fmul i32 %buff_A_27_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 733 'fmul' 'mul_26' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 734 [2/2] (1.23ns)   --->   "%buff_B_27_load = load i6 %buff_B_27_addr" [src/gemm.c:24]   --->   Operation 734 'load' 'buff_B_27_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 113 <SV = 112> <Delay = 7.01>
ST_113 : Operation 735 [1/1] (0.00ns)   --->   "%buff_A_28_addr = getelementptr i32 %buff_A_28, i64 0, i64 %zext_ln21" [src/gemm.c:24]   --->   Operation 735 'getelementptr' 'buff_A_28_addr' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 736 [2/2] (1.23ns)   --->   "%buff_A_28_load = load i6 %buff_A_28_addr" [src/gemm.c:24]   --->   Operation 736 'load' 'buff_A_28_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_113 : Operation 737 [4/4] (6.43ns)   --->   "%add_25 = fadd i32 %mul50_25, i32 %add_24" [src/gemm.c:24]   --->   Operation 737 'fadd' 'add_25' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 738 [1/3] (7.01ns)   --->   "%mul_26 = fmul i32 %buff_A_27_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 738 'fmul' 'mul_26' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 739 [1/2] (1.23ns)   --->   "%buff_B_27_load = load i6 %buff_B_27_addr" [src/gemm.c:24]   --->   Operation 739 'load' 'buff_B_27_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 114 <SV = 113> <Delay = 7.01>
ST_114 : Operation 740 [1/2] (1.23ns)   --->   "%buff_A_28_load = load i6 %buff_A_28_addr" [src/gemm.c:24]   --->   Operation 740 'load' 'buff_A_28_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_114 : Operation 741 [3/4] (6.43ns)   --->   "%add_25 = fadd i32 %mul50_25, i32 %add_24" [src/gemm.c:24]   --->   Operation 741 'fadd' 'add_25' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 742 [3/3] (7.01ns)   --->   "%mul50_26 = fmul i32 %mul_26, i32 %buff_B_27_load" [src/gemm.c:24]   --->   Operation 742 'fmul' 'mul50_26' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 114> <Delay = 7.01>
ST_115 : Operation 743 [2/4] (6.43ns)   --->   "%add_25 = fadd i32 %mul50_25, i32 %add_24" [src/gemm.c:24]   --->   Operation 743 'fadd' 'add_25' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 744 [2/3] (7.01ns)   --->   "%mul50_26 = fmul i32 %mul_26, i32 %buff_B_27_load" [src/gemm.c:24]   --->   Operation 744 'fmul' 'mul50_26' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 745 [3/3] (7.01ns)   --->   "%mul_27 = fmul i32 %buff_A_28_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 745 'fmul' 'mul_27' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 115> <Delay = 7.01>
ST_116 : Operation 746 [1/1] (0.00ns)   --->   "%buff_B_28_addr = getelementptr i32 %buff_B_28, i64 0, i64 %zext_ln22" [src/gemm.c:24]   --->   Operation 746 'getelementptr' 'buff_B_28_addr' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 747 [1/4] (6.43ns)   --->   "%add_25 = fadd i32 %mul50_25, i32 %add_24" [src/gemm.c:24]   --->   Operation 747 'fadd' 'add_25' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 748 [1/3] (7.01ns)   --->   "%mul50_26 = fmul i32 %mul_26, i32 %buff_B_27_load" [src/gemm.c:24]   --->   Operation 748 'fmul' 'mul50_26' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 749 [2/3] (7.01ns)   --->   "%mul_27 = fmul i32 %buff_A_28_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 749 'fmul' 'mul_27' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 750 [2/2] (1.23ns)   --->   "%buff_B_28_load = load i6 %buff_B_28_addr" [src/gemm.c:24]   --->   Operation 750 'load' 'buff_B_28_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 117 <SV = 116> <Delay = 7.01>
ST_117 : Operation 751 [1/1] (0.00ns)   --->   "%buff_A_29_addr = getelementptr i32 %buff_A_29, i64 0, i64 %zext_ln21" [src/gemm.c:24]   --->   Operation 751 'getelementptr' 'buff_A_29_addr' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 752 [2/2] (1.23ns)   --->   "%buff_A_29_load = load i6 %buff_A_29_addr" [src/gemm.c:24]   --->   Operation 752 'load' 'buff_A_29_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_117 : Operation 753 [4/4] (6.43ns)   --->   "%add_26 = fadd i32 %mul50_26, i32 %add_25" [src/gemm.c:24]   --->   Operation 753 'fadd' 'add_26' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 754 [1/3] (7.01ns)   --->   "%mul_27 = fmul i32 %buff_A_28_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 754 'fmul' 'mul_27' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 755 [1/2] (1.23ns)   --->   "%buff_B_28_load = load i6 %buff_B_28_addr" [src/gemm.c:24]   --->   Operation 755 'load' 'buff_B_28_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 118 <SV = 117> <Delay = 7.01>
ST_118 : Operation 756 [1/2] (1.23ns)   --->   "%buff_A_29_load = load i6 %buff_A_29_addr" [src/gemm.c:24]   --->   Operation 756 'load' 'buff_A_29_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_118 : Operation 757 [3/4] (6.43ns)   --->   "%add_26 = fadd i32 %mul50_26, i32 %add_25" [src/gemm.c:24]   --->   Operation 757 'fadd' 'add_26' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 758 [3/3] (7.01ns)   --->   "%mul50_27 = fmul i32 %mul_27, i32 %buff_B_28_load" [src/gemm.c:24]   --->   Operation 758 'fmul' 'mul50_27' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 118> <Delay = 7.01>
ST_119 : Operation 759 [2/4] (6.43ns)   --->   "%add_26 = fadd i32 %mul50_26, i32 %add_25" [src/gemm.c:24]   --->   Operation 759 'fadd' 'add_26' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 760 [2/3] (7.01ns)   --->   "%mul50_27 = fmul i32 %mul_27, i32 %buff_B_28_load" [src/gemm.c:24]   --->   Operation 760 'fmul' 'mul50_27' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 761 [3/3] (7.01ns)   --->   "%mul_28 = fmul i32 %buff_A_29_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 761 'fmul' 'mul_28' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 119> <Delay = 7.01>
ST_120 : Operation 762 [1/1] (0.00ns)   --->   "%buff_B_29_addr = getelementptr i32 %buff_B_29, i64 0, i64 %zext_ln22" [src/gemm.c:24]   --->   Operation 762 'getelementptr' 'buff_B_29_addr' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 763 [1/4] (6.43ns)   --->   "%add_26 = fadd i32 %mul50_26, i32 %add_25" [src/gemm.c:24]   --->   Operation 763 'fadd' 'add_26' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 764 [1/3] (7.01ns)   --->   "%mul50_27 = fmul i32 %mul_27, i32 %buff_B_28_load" [src/gemm.c:24]   --->   Operation 764 'fmul' 'mul50_27' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 765 [2/3] (7.01ns)   --->   "%mul_28 = fmul i32 %buff_A_29_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 765 'fmul' 'mul_28' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 766 [2/2] (1.23ns)   --->   "%buff_B_29_load = load i6 %buff_B_29_addr" [src/gemm.c:24]   --->   Operation 766 'load' 'buff_B_29_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 121 <SV = 120> <Delay = 7.01>
ST_121 : Operation 767 [1/1] (0.00ns)   --->   "%buff_A_30_addr = getelementptr i32 %buff_A_30, i64 0, i64 %zext_ln21" [src/gemm.c:24]   --->   Operation 767 'getelementptr' 'buff_A_30_addr' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 768 [2/2] (1.23ns)   --->   "%buff_A_30_load = load i6 %buff_A_30_addr" [src/gemm.c:24]   --->   Operation 768 'load' 'buff_A_30_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_121 : Operation 769 [4/4] (6.43ns)   --->   "%add_27 = fadd i32 %mul50_27, i32 %add_26" [src/gemm.c:24]   --->   Operation 769 'fadd' 'add_27' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 770 [1/3] (7.01ns)   --->   "%mul_28 = fmul i32 %buff_A_29_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 770 'fmul' 'mul_28' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 771 [1/2] (1.23ns)   --->   "%buff_B_29_load = load i6 %buff_B_29_addr" [src/gemm.c:24]   --->   Operation 771 'load' 'buff_B_29_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 122 <SV = 121> <Delay = 7.01>
ST_122 : Operation 772 [1/2] (1.23ns)   --->   "%buff_A_30_load = load i6 %buff_A_30_addr" [src/gemm.c:24]   --->   Operation 772 'load' 'buff_A_30_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_122 : Operation 773 [3/4] (6.43ns)   --->   "%add_27 = fadd i32 %mul50_27, i32 %add_26" [src/gemm.c:24]   --->   Operation 773 'fadd' 'add_27' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 774 [3/3] (7.01ns)   --->   "%mul50_28 = fmul i32 %mul_28, i32 %buff_B_29_load" [src/gemm.c:24]   --->   Operation 774 'fmul' 'mul50_28' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 122> <Delay = 7.01>
ST_123 : Operation 775 [2/4] (6.43ns)   --->   "%add_27 = fadd i32 %mul50_27, i32 %add_26" [src/gemm.c:24]   --->   Operation 775 'fadd' 'add_27' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 776 [2/3] (7.01ns)   --->   "%mul50_28 = fmul i32 %mul_28, i32 %buff_B_29_load" [src/gemm.c:24]   --->   Operation 776 'fmul' 'mul50_28' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 777 [3/3] (7.01ns)   --->   "%mul_29 = fmul i32 %buff_A_30_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 777 'fmul' 'mul_29' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 123> <Delay = 7.01>
ST_124 : Operation 778 [1/1] (0.00ns)   --->   "%buff_B_30_addr = getelementptr i32 %buff_B_30, i64 0, i64 %zext_ln22" [src/gemm.c:24]   --->   Operation 778 'getelementptr' 'buff_B_30_addr' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 779 [1/4] (6.43ns)   --->   "%add_27 = fadd i32 %mul50_27, i32 %add_26" [src/gemm.c:24]   --->   Operation 779 'fadd' 'add_27' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 780 [1/3] (7.01ns)   --->   "%mul50_28 = fmul i32 %mul_28, i32 %buff_B_29_load" [src/gemm.c:24]   --->   Operation 780 'fmul' 'mul50_28' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 781 [2/3] (7.01ns)   --->   "%mul_29 = fmul i32 %buff_A_30_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 781 'fmul' 'mul_29' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 782 [2/2] (1.23ns)   --->   "%buff_B_30_load = load i6 %buff_B_30_addr" [src/gemm.c:24]   --->   Operation 782 'load' 'buff_B_30_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 125 <SV = 124> <Delay = 7.01>
ST_125 : Operation 783 [1/1] (0.00ns)   --->   "%buff_A_31_addr = getelementptr i32 %buff_A_31, i64 0, i64 %zext_ln21" [src/gemm.c:24]   --->   Operation 783 'getelementptr' 'buff_A_31_addr' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 784 [2/2] (1.23ns)   --->   "%buff_A_31_load = load i6 %buff_A_31_addr" [src/gemm.c:24]   --->   Operation 784 'load' 'buff_A_31_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_125 : Operation 785 [4/4] (6.43ns)   --->   "%add_28 = fadd i32 %mul50_28, i32 %add_27" [src/gemm.c:24]   --->   Operation 785 'fadd' 'add_28' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 786 [1/3] (7.01ns)   --->   "%mul_29 = fmul i32 %buff_A_30_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 786 'fmul' 'mul_29' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 787 [1/2] (1.23ns)   --->   "%buff_B_30_load = load i6 %buff_B_30_addr" [src/gemm.c:24]   --->   Operation 787 'load' 'buff_B_30_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 126 <SV = 125> <Delay = 7.01>
ST_126 : Operation 788 [1/2] (1.23ns)   --->   "%buff_A_31_load = load i6 %buff_A_31_addr" [src/gemm.c:24]   --->   Operation 788 'load' 'buff_A_31_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_126 : Operation 789 [3/4] (6.43ns)   --->   "%add_28 = fadd i32 %mul50_28, i32 %add_27" [src/gemm.c:24]   --->   Operation 789 'fadd' 'add_28' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 790 [3/3] (7.01ns)   --->   "%mul50_29 = fmul i32 %mul_29, i32 %buff_B_30_load" [src/gemm.c:24]   --->   Operation 790 'fmul' 'mul50_29' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 126> <Delay = 7.01>
ST_127 : Operation 791 [2/4] (6.43ns)   --->   "%add_28 = fadd i32 %mul50_28, i32 %add_27" [src/gemm.c:24]   --->   Operation 791 'fadd' 'add_28' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 792 [2/3] (7.01ns)   --->   "%mul50_29 = fmul i32 %mul_29, i32 %buff_B_30_load" [src/gemm.c:24]   --->   Operation 792 'fmul' 'mul50_29' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 793 [3/3] (7.01ns)   --->   "%mul_30 = fmul i32 %buff_A_31_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 793 'fmul' 'mul_30' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 127> <Delay = 7.01>
ST_128 : Operation 794 [1/1] (0.00ns)   --->   "%buff_B_31_addr = getelementptr i32 %buff_B_31, i64 0, i64 %zext_ln22" [src/gemm.c:24]   --->   Operation 794 'getelementptr' 'buff_B_31_addr' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 795 [1/4] (6.43ns)   --->   "%add_28 = fadd i32 %mul50_28, i32 %add_27" [src/gemm.c:24]   --->   Operation 795 'fadd' 'add_28' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 796 [1/3] (7.01ns)   --->   "%mul50_29 = fmul i32 %mul_29, i32 %buff_B_30_load" [src/gemm.c:24]   --->   Operation 796 'fmul' 'mul50_29' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 797 [2/3] (7.01ns)   --->   "%mul_30 = fmul i32 %buff_A_31_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 797 'fmul' 'mul_30' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 798 [2/2] (1.23ns)   --->   "%buff_B_31_load = load i6 %buff_B_31_addr" [src/gemm.c:24]   --->   Operation 798 'load' 'buff_B_31_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 129 <SV = 128> <Delay = 7.01>
ST_129 : Operation 799 [1/1] (0.00ns)   --->   "%buff_A_32_addr = getelementptr i32 %buff_A_32, i64 0, i64 %zext_ln21" [src/gemm.c:24]   --->   Operation 799 'getelementptr' 'buff_A_32_addr' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 800 [2/2] (1.23ns)   --->   "%buff_A_32_load = load i6 %buff_A_32_addr" [src/gemm.c:24]   --->   Operation 800 'load' 'buff_A_32_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_129 : Operation 801 [4/4] (6.43ns)   --->   "%add_29 = fadd i32 %mul50_29, i32 %add_28" [src/gemm.c:24]   --->   Operation 801 'fadd' 'add_29' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 802 [1/3] (7.01ns)   --->   "%mul_30 = fmul i32 %buff_A_31_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 802 'fmul' 'mul_30' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 803 [1/2] (1.23ns)   --->   "%buff_B_31_load = load i6 %buff_B_31_addr" [src/gemm.c:24]   --->   Operation 803 'load' 'buff_B_31_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 130 <SV = 129> <Delay = 7.01>
ST_130 : Operation 804 [1/2] (1.23ns)   --->   "%buff_A_32_load = load i6 %buff_A_32_addr" [src/gemm.c:24]   --->   Operation 804 'load' 'buff_A_32_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_130 : Operation 805 [3/4] (6.43ns)   --->   "%add_29 = fadd i32 %mul50_29, i32 %add_28" [src/gemm.c:24]   --->   Operation 805 'fadd' 'add_29' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 806 [3/3] (7.01ns)   --->   "%mul50_30 = fmul i32 %mul_30, i32 %buff_B_31_load" [src/gemm.c:24]   --->   Operation 806 'fmul' 'mul50_30' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 130> <Delay = 7.01>
ST_131 : Operation 807 [2/4] (6.43ns)   --->   "%add_29 = fadd i32 %mul50_29, i32 %add_28" [src/gemm.c:24]   --->   Operation 807 'fadd' 'add_29' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 808 [2/3] (7.01ns)   --->   "%mul50_30 = fmul i32 %mul_30, i32 %buff_B_31_load" [src/gemm.c:24]   --->   Operation 808 'fmul' 'mul50_30' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 809 [3/3] (7.01ns)   --->   "%mul_31 = fmul i32 %buff_A_32_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 809 'fmul' 'mul_31' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 131> <Delay = 7.01>
ST_132 : Operation 810 [1/1] (0.00ns)   --->   "%buff_B_32_addr = getelementptr i32 %buff_B_32, i64 0, i64 %zext_ln22" [src/gemm.c:24]   --->   Operation 810 'getelementptr' 'buff_B_32_addr' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 811 [1/4] (6.43ns)   --->   "%add_29 = fadd i32 %mul50_29, i32 %add_28" [src/gemm.c:24]   --->   Operation 811 'fadd' 'add_29' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 812 [1/3] (7.01ns)   --->   "%mul50_30 = fmul i32 %mul_30, i32 %buff_B_31_load" [src/gemm.c:24]   --->   Operation 812 'fmul' 'mul50_30' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 813 [2/3] (7.01ns)   --->   "%mul_31 = fmul i32 %buff_A_32_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 813 'fmul' 'mul_31' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 814 [2/2] (1.23ns)   --->   "%buff_B_32_load = load i6 %buff_B_32_addr" [src/gemm.c:24]   --->   Operation 814 'load' 'buff_B_32_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 133 <SV = 132> <Delay = 7.01>
ST_133 : Operation 815 [1/1] (0.00ns)   --->   "%buff_A_33_addr = getelementptr i32 %buff_A_33, i64 0, i64 %zext_ln21" [src/gemm.c:24]   --->   Operation 815 'getelementptr' 'buff_A_33_addr' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 816 [2/2] (1.23ns)   --->   "%buff_A_33_load = load i6 %buff_A_33_addr" [src/gemm.c:24]   --->   Operation 816 'load' 'buff_A_33_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_133 : Operation 817 [4/4] (6.43ns)   --->   "%add_30 = fadd i32 %mul50_30, i32 %add_29" [src/gemm.c:24]   --->   Operation 817 'fadd' 'add_30' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 818 [1/3] (7.01ns)   --->   "%mul_31 = fmul i32 %buff_A_32_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 818 'fmul' 'mul_31' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 819 [1/2] (1.23ns)   --->   "%buff_B_32_load = load i6 %buff_B_32_addr" [src/gemm.c:24]   --->   Operation 819 'load' 'buff_B_32_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 134 <SV = 133> <Delay = 7.01>
ST_134 : Operation 820 [1/2] (1.23ns)   --->   "%buff_A_33_load = load i6 %buff_A_33_addr" [src/gemm.c:24]   --->   Operation 820 'load' 'buff_A_33_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_134 : Operation 821 [3/4] (6.43ns)   --->   "%add_30 = fadd i32 %mul50_30, i32 %add_29" [src/gemm.c:24]   --->   Operation 821 'fadd' 'add_30' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 822 [3/3] (7.01ns)   --->   "%mul50_31 = fmul i32 %mul_31, i32 %buff_B_32_load" [src/gemm.c:24]   --->   Operation 822 'fmul' 'mul50_31' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 134> <Delay = 7.01>
ST_135 : Operation 823 [2/4] (6.43ns)   --->   "%add_30 = fadd i32 %mul50_30, i32 %add_29" [src/gemm.c:24]   --->   Operation 823 'fadd' 'add_30' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 824 [2/3] (7.01ns)   --->   "%mul50_31 = fmul i32 %mul_31, i32 %buff_B_32_load" [src/gemm.c:24]   --->   Operation 824 'fmul' 'mul50_31' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 825 [3/3] (7.01ns)   --->   "%mul_32 = fmul i32 %buff_A_33_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 825 'fmul' 'mul_32' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 135> <Delay = 7.01>
ST_136 : Operation 826 [1/1] (0.00ns)   --->   "%buff_B_33_addr = getelementptr i32 %buff_B_33, i64 0, i64 %zext_ln22" [src/gemm.c:24]   --->   Operation 826 'getelementptr' 'buff_B_33_addr' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 827 [1/4] (6.43ns)   --->   "%add_30 = fadd i32 %mul50_30, i32 %add_29" [src/gemm.c:24]   --->   Operation 827 'fadd' 'add_30' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 828 [1/3] (7.01ns)   --->   "%mul50_31 = fmul i32 %mul_31, i32 %buff_B_32_load" [src/gemm.c:24]   --->   Operation 828 'fmul' 'mul50_31' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 829 [2/3] (7.01ns)   --->   "%mul_32 = fmul i32 %buff_A_33_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 829 'fmul' 'mul_32' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 830 [2/2] (1.23ns)   --->   "%buff_B_33_load = load i6 %buff_B_33_addr" [src/gemm.c:24]   --->   Operation 830 'load' 'buff_B_33_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 137 <SV = 136> <Delay = 7.01>
ST_137 : Operation 831 [1/1] (0.00ns)   --->   "%buff_A_34_addr = getelementptr i32 %buff_A_34, i64 0, i64 %zext_ln21" [src/gemm.c:24]   --->   Operation 831 'getelementptr' 'buff_A_34_addr' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 832 [2/2] (1.23ns)   --->   "%buff_A_34_load = load i6 %buff_A_34_addr" [src/gemm.c:24]   --->   Operation 832 'load' 'buff_A_34_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_137 : Operation 833 [4/4] (6.43ns)   --->   "%add_31 = fadd i32 %mul50_31, i32 %add_30" [src/gemm.c:24]   --->   Operation 833 'fadd' 'add_31' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 834 [1/3] (7.01ns)   --->   "%mul_32 = fmul i32 %buff_A_33_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 834 'fmul' 'mul_32' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 835 [1/2] (1.23ns)   --->   "%buff_B_33_load = load i6 %buff_B_33_addr" [src/gemm.c:24]   --->   Operation 835 'load' 'buff_B_33_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 138 <SV = 137> <Delay = 7.01>
ST_138 : Operation 836 [1/2] (1.23ns)   --->   "%buff_A_34_load = load i6 %buff_A_34_addr" [src/gemm.c:24]   --->   Operation 836 'load' 'buff_A_34_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_138 : Operation 837 [3/4] (6.43ns)   --->   "%add_31 = fadd i32 %mul50_31, i32 %add_30" [src/gemm.c:24]   --->   Operation 837 'fadd' 'add_31' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 838 [3/3] (7.01ns)   --->   "%mul50_32 = fmul i32 %mul_32, i32 %buff_B_33_load" [src/gemm.c:24]   --->   Operation 838 'fmul' 'mul50_32' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 138> <Delay = 7.01>
ST_139 : Operation 839 [2/4] (6.43ns)   --->   "%add_31 = fadd i32 %mul50_31, i32 %add_30" [src/gemm.c:24]   --->   Operation 839 'fadd' 'add_31' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 840 [2/3] (7.01ns)   --->   "%mul50_32 = fmul i32 %mul_32, i32 %buff_B_33_load" [src/gemm.c:24]   --->   Operation 840 'fmul' 'mul50_32' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 841 [3/3] (7.01ns)   --->   "%mul_33 = fmul i32 %buff_A_34_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 841 'fmul' 'mul_33' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 139> <Delay = 7.01>
ST_140 : Operation 842 [1/1] (0.00ns)   --->   "%buff_B_34_addr = getelementptr i32 %buff_B_34, i64 0, i64 %zext_ln22" [src/gemm.c:24]   --->   Operation 842 'getelementptr' 'buff_B_34_addr' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 843 [1/4] (6.43ns)   --->   "%add_31 = fadd i32 %mul50_31, i32 %add_30" [src/gemm.c:24]   --->   Operation 843 'fadd' 'add_31' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 844 [1/3] (7.01ns)   --->   "%mul50_32 = fmul i32 %mul_32, i32 %buff_B_33_load" [src/gemm.c:24]   --->   Operation 844 'fmul' 'mul50_32' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 845 [2/3] (7.01ns)   --->   "%mul_33 = fmul i32 %buff_A_34_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 845 'fmul' 'mul_33' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 846 [2/2] (1.23ns)   --->   "%buff_B_34_load = load i6 %buff_B_34_addr" [src/gemm.c:24]   --->   Operation 846 'load' 'buff_B_34_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 141 <SV = 140> <Delay = 7.01>
ST_141 : Operation 847 [1/1] (0.00ns)   --->   "%buff_A_35_addr = getelementptr i32 %buff_A_35, i64 0, i64 %zext_ln21" [src/gemm.c:24]   --->   Operation 847 'getelementptr' 'buff_A_35_addr' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 848 [2/2] (1.23ns)   --->   "%buff_A_35_load = load i6 %buff_A_35_addr" [src/gemm.c:24]   --->   Operation 848 'load' 'buff_A_35_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_141 : Operation 849 [4/4] (6.43ns)   --->   "%add_32 = fadd i32 %mul50_32, i32 %add_31" [src/gemm.c:24]   --->   Operation 849 'fadd' 'add_32' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 850 [1/3] (7.01ns)   --->   "%mul_33 = fmul i32 %buff_A_34_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 850 'fmul' 'mul_33' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 851 [1/2] (1.23ns)   --->   "%buff_B_34_load = load i6 %buff_B_34_addr" [src/gemm.c:24]   --->   Operation 851 'load' 'buff_B_34_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 142 <SV = 141> <Delay = 7.01>
ST_142 : Operation 852 [1/2] (1.23ns)   --->   "%buff_A_35_load = load i6 %buff_A_35_addr" [src/gemm.c:24]   --->   Operation 852 'load' 'buff_A_35_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_142 : Operation 853 [3/4] (6.43ns)   --->   "%add_32 = fadd i32 %mul50_32, i32 %add_31" [src/gemm.c:24]   --->   Operation 853 'fadd' 'add_32' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 854 [3/3] (7.01ns)   --->   "%mul50_33 = fmul i32 %mul_33, i32 %buff_B_34_load" [src/gemm.c:24]   --->   Operation 854 'fmul' 'mul50_33' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 142> <Delay = 7.01>
ST_143 : Operation 855 [2/4] (6.43ns)   --->   "%add_32 = fadd i32 %mul50_32, i32 %add_31" [src/gemm.c:24]   --->   Operation 855 'fadd' 'add_32' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 856 [2/3] (7.01ns)   --->   "%mul50_33 = fmul i32 %mul_33, i32 %buff_B_34_load" [src/gemm.c:24]   --->   Operation 856 'fmul' 'mul50_33' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 857 [3/3] (7.01ns)   --->   "%mul_34 = fmul i32 %buff_A_35_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 857 'fmul' 'mul_34' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 143> <Delay = 7.01>
ST_144 : Operation 858 [1/1] (0.00ns)   --->   "%buff_B_35_addr = getelementptr i32 %buff_B_35, i64 0, i64 %zext_ln22" [src/gemm.c:24]   --->   Operation 858 'getelementptr' 'buff_B_35_addr' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 859 [1/4] (6.43ns)   --->   "%add_32 = fadd i32 %mul50_32, i32 %add_31" [src/gemm.c:24]   --->   Operation 859 'fadd' 'add_32' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 860 [1/3] (7.01ns)   --->   "%mul50_33 = fmul i32 %mul_33, i32 %buff_B_34_load" [src/gemm.c:24]   --->   Operation 860 'fmul' 'mul50_33' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 861 [2/3] (7.01ns)   --->   "%mul_34 = fmul i32 %buff_A_35_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 861 'fmul' 'mul_34' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 862 [2/2] (1.23ns)   --->   "%buff_B_35_load = load i6 %buff_B_35_addr" [src/gemm.c:24]   --->   Operation 862 'load' 'buff_B_35_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 145 <SV = 144> <Delay = 7.01>
ST_145 : Operation 863 [1/1] (0.00ns)   --->   "%buff_A_36_addr = getelementptr i32 %buff_A_36, i64 0, i64 %zext_ln21" [src/gemm.c:24]   --->   Operation 863 'getelementptr' 'buff_A_36_addr' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 864 [2/2] (1.23ns)   --->   "%buff_A_36_load = load i6 %buff_A_36_addr" [src/gemm.c:24]   --->   Operation 864 'load' 'buff_A_36_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_145 : Operation 865 [4/4] (6.43ns)   --->   "%add_33 = fadd i32 %mul50_33, i32 %add_32" [src/gemm.c:24]   --->   Operation 865 'fadd' 'add_33' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 866 [1/3] (7.01ns)   --->   "%mul_34 = fmul i32 %buff_A_35_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 866 'fmul' 'mul_34' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 867 [1/2] (1.23ns)   --->   "%buff_B_35_load = load i6 %buff_B_35_addr" [src/gemm.c:24]   --->   Operation 867 'load' 'buff_B_35_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 146 <SV = 145> <Delay = 7.01>
ST_146 : Operation 868 [1/2] (1.23ns)   --->   "%buff_A_36_load = load i6 %buff_A_36_addr" [src/gemm.c:24]   --->   Operation 868 'load' 'buff_A_36_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_146 : Operation 869 [3/4] (6.43ns)   --->   "%add_33 = fadd i32 %mul50_33, i32 %add_32" [src/gemm.c:24]   --->   Operation 869 'fadd' 'add_33' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 870 [3/3] (7.01ns)   --->   "%mul50_34 = fmul i32 %mul_34, i32 %buff_B_35_load" [src/gemm.c:24]   --->   Operation 870 'fmul' 'mul50_34' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 146> <Delay = 7.01>
ST_147 : Operation 871 [2/4] (6.43ns)   --->   "%add_33 = fadd i32 %mul50_33, i32 %add_32" [src/gemm.c:24]   --->   Operation 871 'fadd' 'add_33' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 872 [2/3] (7.01ns)   --->   "%mul50_34 = fmul i32 %mul_34, i32 %buff_B_35_load" [src/gemm.c:24]   --->   Operation 872 'fmul' 'mul50_34' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 873 [3/3] (7.01ns)   --->   "%mul_35 = fmul i32 %buff_A_36_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 873 'fmul' 'mul_35' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 147> <Delay = 7.01>
ST_148 : Operation 874 [1/1] (0.00ns)   --->   "%buff_B_36_addr = getelementptr i32 %buff_B_36, i64 0, i64 %zext_ln22" [src/gemm.c:24]   --->   Operation 874 'getelementptr' 'buff_B_36_addr' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 875 [1/4] (6.43ns)   --->   "%add_33 = fadd i32 %mul50_33, i32 %add_32" [src/gemm.c:24]   --->   Operation 875 'fadd' 'add_33' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 876 [1/3] (7.01ns)   --->   "%mul50_34 = fmul i32 %mul_34, i32 %buff_B_35_load" [src/gemm.c:24]   --->   Operation 876 'fmul' 'mul50_34' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 877 [2/3] (7.01ns)   --->   "%mul_35 = fmul i32 %buff_A_36_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 877 'fmul' 'mul_35' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 878 [2/2] (1.23ns)   --->   "%buff_B_36_load = load i6 %buff_B_36_addr" [src/gemm.c:24]   --->   Operation 878 'load' 'buff_B_36_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 149 <SV = 148> <Delay = 7.01>
ST_149 : Operation 879 [1/1] (0.00ns)   --->   "%buff_A_37_addr = getelementptr i32 %buff_A_37, i64 0, i64 %zext_ln21" [src/gemm.c:24]   --->   Operation 879 'getelementptr' 'buff_A_37_addr' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 880 [2/2] (1.23ns)   --->   "%buff_A_37_load = load i6 %buff_A_37_addr" [src/gemm.c:24]   --->   Operation 880 'load' 'buff_A_37_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_149 : Operation 881 [4/4] (6.43ns)   --->   "%add_34 = fadd i32 %mul50_34, i32 %add_33" [src/gemm.c:24]   --->   Operation 881 'fadd' 'add_34' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 882 [1/3] (7.01ns)   --->   "%mul_35 = fmul i32 %buff_A_36_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 882 'fmul' 'mul_35' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 883 [1/2] (1.23ns)   --->   "%buff_B_36_load = load i6 %buff_B_36_addr" [src/gemm.c:24]   --->   Operation 883 'load' 'buff_B_36_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 150 <SV = 149> <Delay = 7.01>
ST_150 : Operation 884 [1/2] (1.23ns)   --->   "%buff_A_37_load = load i6 %buff_A_37_addr" [src/gemm.c:24]   --->   Operation 884 'load' 'buff_A_37_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_150 : Operation 885 [3/4] (6.43ns)   --->   "%add_34 = fadd i32 %mul50_34, i32 %add_33" [src/gemm.c:24]   --->   Operation 885 'fadd' 'add_34' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 886 [3/3] (7.01ns)   --->   "%mul50_35 = fmul i32 %mul_35, i32 %buff_B_36_load" [src/gemm.c:24]   --->   Operation 886 'fmul' 'mul50_35' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 151 <SV = 150> <Delay = 7.01>
ST_151 : Operation 887 [2/4] (6.43ns)   --->   "%add_34 = fadd i32 %mul50_34, i32 %add_33" [src/gemm.c:24]   --->   Operation 887 'fadd' 'add_34' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 888 [2/3] (7.01ns)   --->   "%mul50_35 = fmul i32 %mul_35, i32 %buff_B_36_load" [src/gemm.c:24]   --->   Operation 888 'fmul' 'mul50_35' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 889 [3/3] (7.01ns)   --->   "%mul_36 = fmul i32 %buff_A_37_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 889 'fmul' 'mul_36' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 152 <SV = 151> <Delay = 7.01>
ST_152 : Operation 890 [1/1] (0.00ns)   --->   "%buff_B_37_addr = getelementptr i32 %buff_B_37, i64 0, i64 %zext_ln22" [src/gemm.c:24]   --->   Operation 890 'getelementptr' 'buff_B_37_addr' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 891 [1/4] (6.43ns)   --->   "%add_34 = fadd i32 %mul50_34, i32 %add_33" [src/gemm.c:24]   --->   Operation 891 'fadd' 'add_34' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 892 [1/3] (7.01ns)   --->   "%mul50_35 = fmul i32 %mul_35, i32 %buff_B_36_load" [src/gemm.c:24]   --->   Operation 892 'fmul' 'mul50_35' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 893 [2/3] (7.01ns)   --->   "%mul_36 = fmul i32 %buff_A_37_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 893 'fmul' 'mul_36' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 894 [2/2] (1.23ns)   --->   "%buff_B_37_load = load i6 %buff_B_37_addr" [src/gemm.c:24]   --->   Operation 894 'load' 'buff_B_37_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 153 <SV = 152> <Delay = 7.01>
ST_153 : Operation 895 [1/1] (0.00ns)   --->   "%buff_A_38_addr = getelementptr i32 %buff_A_38, i64 0, i64 %zext_ln21" [src/gemm.c:24]   --->   Operation 895 'getelementptr' 'buff_A_38_addr' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 896 [2/2] (1.23ns)   --->   "%buff_A_38_load = load i6 %buff_A_38_addr" [src/gemm.c:24]   --->   Operation 896 'load' 'buff_A_38_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_153 : Operation 897 [4/4] (6.43ns)   --->   "%add_35 = fadd i32 %mul50_35, i32 %add_34" [src/gemm.c:24]   --->   Operation 897 'fadd' 'add_35' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 898 [1/3] (7.01ns)   --->   "%mul_36 = fmul i32 %buff_A_37_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 898 'fmul' 'mul_36' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 899 [1/2] (1.23ns)   --->   "%buff_B_37_load = load i6 %buff_B_37_addr" [src/gemm.c:24]   --->   Operation 899 'load' 'buff_B_37_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 154 <SV = 153> <Delay = 7.01>
ST_154 : Operation 900 [1/2] (1.23ns)   --->   "%buff_A_38_load = load i6 %buff_A_38_addr" [src/gemm.c:24]   --->   Operation 900 'load' 'buff_A_38_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_154 : Operation 901 [3/4] (6.43ns)   --->   "%add_35 = fadd i32 %mul50_35, i32 %add_34" [src/gemm.c:24]   --->   Operation 901 'fadd' 'add_35' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 902 [3/3] (7.01ns)   --->   "%mul50_36 = fmul i32 %mul_36, i32 %buff_B_37_load" [src/gemm.c:24]   --->   Operation 902 'fmul' 'mul50_36' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 155 <SV = 154> <Delay = 7.01>
ST_155 : Operation 903 [2/4] (6.43ns)   --->   "%add_35 = fadd i32 %mul50_35, i32 %add_34" [src/gemm.c:24]   --->   Operation 903 'fadd' 'add_35' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 904 [2/3] (7.01ns)   --->   "%mul50_36 = fmul i32 %mul_36, i32 %buff_B_37_load" [src/gemm.c:24]   --->   Operation 904 'fmul' 'mul50_36' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 905 [3/3] (7.01ns)   --->   "%mul_37 = fmul i32 %buff_A_38_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 905 'fmul' 'mul_37' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 156 <SV = 155> <Delay = 7.01>
ST_156 : Operation 906 [1/1] (0.00ns)   --->   "%buff_B_38_addr = getelementptr i32 %buff_B_38, i64 0, i64 %zext_ln22" [src/gemm.c:24]   --->   Operation 906 'getelementptr' 'buff_B_38_addr' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 907 [1/4] (6.43ns)   --->   "%add_35 = fadd i32 %mul50_35, i32 %add_34" [src/gemm.c:24]   --->   Operation 907 'fadd' 'add_35' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 908 [1/3] (7.01ns)   --->   "%mul50_36 = fmul i32 %mul_36, i32 %buff_B_37_load" [src/gemm.c:24]   --->   Operation 908 'fmul' 'mul50_36' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 909 [2/3] (7.01ns)   --->   "%mul_37 = fmul i32 %buff_A_38_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 909 'fmul' 'mul_37' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 910 [2/2] (1.23ns)   --->   "%buff_B_38_load = load i6 %buff_B_38_addr" [src/gemm.c:24]   --->   Operation 910 'load' 'buff_B_38_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 157 <SV = 156> <Delay = 7.01>
ST_157 : Operation 911 [1/1] (0.00ns)   --->   "%buff_A_39_addr = getelementptr i32 %buff_A_39, i64 0, i64 %zext_ln21" [src/gemm.c:24]   --->   Operation 911 'getelementptr' 'buff_A_39_addr' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 912 [2/2] (1.23ns)   --->   "%buff_A_39_load = load i6 %buff_A_39_addr" [src/gemm.c:24]   --->   Operation 912 'load' 'buff_A_39_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_157 : Operation 913 [4/4] (6.43ns)   --->   "%add_36 = fadd i32 %mul50_36, i32 %add_35" [src/gemm.c:24]   --->   Operation 913 'fadd' 'add_36' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 914 [1/3] (7.01ns)   --->   "%mul_37 = fmul i32 %buff_A_38_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 914 'fmul' 'mul_37' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 915 [1/2] (1.23ns)   --->   "%buff_B_38_load = load i6 %buff_B_38_addr" [src/gemm.c:24]   --->   Operation 915 'load' 'buff_B_38_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 158 <SV = 157> <Delay = 7.01>
ST_158 : Operation 916 [1/2] (1.23ns)   --->   "%buff_A_39_load = load i6 %buff_A_39_addr" [src/gemm.c:24]   --->   Operation 916 'load' 'buff_A_39_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_158 : Operation 917 [3/4] (6.43ns)   --->   "%add_36 = fadd i32 %mul50_36, i32 %add_35" [src/gemm.c:24]   --->   Operation 917 'fadd' 'add_36' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 918 [3/3] (7.01ns)   --->   "%mul50_37 = fmul i32 %mul_37, i32 %buff_B_38_load" [src/gemm.c:24]   --->   Operation 918 'fmul' 'mul50_37' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 159 <SV = 158> <Delay = 7.01>
ST_159 : Operation 919 [2/4] (6.43ns)   --->   "%add_36 = fadd i32 %mul50_36, i32 %add_35" [src/gemm.c:24]   --->   Operation 919 'fadd' 'add_36' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 920 [2/3] (7.01ns)   --->   "%mul50_37 = fmul i32 %mul_37, i32 %buff_B_38_load" [src/gemm.c:24]   --->   Operation 920 'fmul' 'mul50_37' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 921 [3/3] (7.01ns)   --->   "%mul_38 = fmul i32 %buff_A_39_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 921 'fmul' 'mul_38' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 160 <SV = 159> <Delay = 7.01>
ST_160 : Operation 922 [1/1] (0.00ns)   --->   "%buff_B_39_addr = getelementptr i32 %buff_B_39, i64 0, i64 %zext_ln22" [src/gemm.c:24]   --->   Operation 922 'getelementptr' 'buff_B_39_addr' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 923 [1/4] (6.43ns)   --->   "%add_36 = fadd i32 %mul50_36, i32 %add_35" [src/gemm.c:24]   --->   Operation 923 'fadd' 'add_36' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 924 [1/3] (7.01ns)   --->   "%mul50_37 = fmul i32 %mul_37, i32 %buff_B_38_load" [src/gemm.c:24]   --->   Operation 924 'fmul' 'mul50_37' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 925 [2/3] (7.01ns)   --->   "%mul_38 = fmul i32 %buff_A_39_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 925 'fmul' 'mul_38' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 926 [2/2] (1.23ns)   --->   "%buff_B_39_load = load i6 %buff_B_39_addr" [src/gemm.c:24]   --->   Operation 926 'load' 'buff_B_39_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 161 <SV = 160> <Delay = 7.01>
ST_161 : Operation 927 [1/1] (0.00ns)   --->   "%buff_A_40_addr = getelementptr i32 %buff_A_40, i64 0, i64 %zext_ln21" [src/gemm.c:24]   --->   Operation 927 'getelementptr' 'buff_A_40_addr' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 928 [2/2] (1.23ns)   --->   "%buff_A_40_load = load i6 %buff_A_40_addr" [src/gemm.c:24]   --->   Operation 928 'load' 'buff_A_40_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_161 : Operation 929 [4/4] (6.43ns)   --->   "%add_37 = fadd i32 %mul50_37, i32 %add_36" [src/gemm.c:24]   --->   Operation 929 'fadd' 'add_37' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 930 [1/3] (7.01ns)   --->   "%mul_38 = fmul i32 %buff_A_39_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 930 'fmul' 'mul_38' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 931 [1/2] (1.23ns)   --->   "%buff_B_39_load = load i6 %buff_B_39_addr" [src/gemm.c:24]   --->   Operation 931 'load' 'buff_B_39_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 162 <SV = 161> <Delay = 7.01>
ST_162 : Operation 932 [1/2] (1.23ns)   --->   "%buff_A_40_load = load i6 %buff_A_40_addr" [src/gemm.c:24]   --->   Operation 932 'load' 'buff_A_40_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_162 : Operation 933 [3/4] (6.43ns)   --->   "%add_37 = fadd i32 %mul50_37, i32 %add_36" [src/gemm.c:24]   --->   Operation 933 'fadd' 'add_37' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 934 [3/3] (7.01ns)   --->   "%mul50_38 = fmul i32 %mul_38, i32 %buff_B_39_load" [src/gemm.c:24]   --->   Operation 934 'fmul' 'mul50_38' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 163 <SV = 162> <Delay = 7.01>
ST_163 : Operation 935 [2/4] (6.43ns)   --->   "%add_37 = fadd i32 %mul50_37, i32 %add_36" [src/gemm.c:24]   --->   Operation 935 'fadd' 'add_37' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 936 [2/3] (7.01ns)   --->   "%mul50_38 = fmul i32 %mul_38, i32 %buff_B_39_load" [src/gemm.c:24]   --->   Operation 936 'fmul' 'mul50_38' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 937 [3/3] (7.01ns)   --->   "%mul_39 = fmul i32 %buff_A_40_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 937 'fmul' 'mul_39' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 164 <SV = 163> <Delay = 7.01>
ST_164 : Operation 938 [1/1] (0.00ns)   --->   "%buff_B_40_addr = getelementptr i32 %buff_B_40, i64 0, i64 %zext_ln22" [src/gemm.c:24]   --->   Operation 938 'getelementptr' 'buff_B_40_addr' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 939 [1/4] (6.43ns)   --->   "%add_37 = fadd i32 %mul50_37, i32 %add_36" [src/gemm.c:24]   --->   Operation 939 'fadd' 'add_37' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 940 [1/3] (7.01ns)   --->   "%mul50_38 = fmul i32 %mul_38, i32 %buff_B_39_load" [src/gemm.c:24]   --->   Operation 940 'fmul' 'mul50_38' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 941 [2/3] (7.01ns)   --->   "%mul_39 = fmul i32 %buff_A_40_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 941 'fmul' 'mul_39' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 942 [2/2] (1.23ns)   --->   "%buff_B_40_load = load i6 %buff_B_40_addr" [src/gemm.c:24]   --->   Operation 942 'load' 'buff_B_40_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 165 <SV = 164> <Delay = 7.01>
ST_165 : Operation 943 [1/1] (0.00ns)   --->   "%buff_A_41_addr = getelementptr i32 %buff_A_41, i64 0, i64 %zext_ln21" [src/gemm.c:24]   --->   Operation 943 'getelementptr' 'buff_A_41_addr' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 944 [2/2] (1.23ns)   --->   "%buff_A_41_load = load i6 %buff_A_41_addr" [src/gemm.c:24]   --->   Operation 944 'load' 'buff_A_41_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_165 : Operation 945 [4/4] (6.43ns)   --->   "%add_38 = fadd i32 %mul50_38, i32 %add_37" [src/gemm.c:24]   --->   Operation 945 'fadd' 'add_38' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 946 [1/3] (7.01ns)   --->   "%mul_39 = fmul i32 %buff_A_40_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 946 'fmul' 'mul_39' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 947 [1/2] (1.23ns)   --->   "%buff_B_40_load = load i6 %buff_B_40_addr" [src/gemm.c:24]   --->   Operation 947 'load' 'buff_B_40_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 166 <SV = 165> <Delay = 7.01>
ST_166 : Operation 948 [1/2] (1.23ns)   --->   "%buff_A_41_load = load i6 %buff_A_41_addr" [src/gemm.c:24]   --->   Operation 948 'load' 'buff_A_41_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_166 : Operation 949 [3/4] (6.43ns)   --->   "%add_38 = fadd i32 %mul50_38, i32 %add_37" [src/gemm.c:24]   --->   Operation 949 'fadd' 'add_38' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 950 [3/3] (7.01ns)   --->   "%mul50_39 = fmul i32 %mul_39, i32 %buff_B_40_load" [src/gemm.c:24]   --->   Operation 950 'fmul' 'mul50_39' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 167 <SV = 166> <Delay = 7.01>
ST_167 : Operation 951 [2/4] (6.43ns)   --->   "%add_38 = fadd i32 %mul50_38, i32 %add_37" [src/gemm.c:24]   --->   Operation 951 'fadd' 'add_38' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 952 [2/3] (7.01ns)   --->   "%mul50_39 = fmul i32 %mul_39, i32 %buff_B_40_load" [src/gemm.c:24]   --->   Operation 952 'fmul' 'mul50_39' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 953 [3/3] (7.01ns)   --->   "%mul_40 = fmul i32 %buff_A_41_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 953 'fmul' 'mul_40' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 168 <SV = 167> <Delay = 7.01>
ST_168 : Operation 954 [1/1] (0.00ns)   --->   "%buff_B_41_addr = getelementptr i32 %buff_B_41, i64 0, i64 %zext_ln22" [src/gemm.c:24]   --->   Operation 954 'getelementptr' 'buff_B_41_addr' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 955 [1/4] (6.43ns)   --->   "%add_38 = fadd i32 %mul50_38, i32 %add_37" [src/gemm.c:24]   --->   Operation 955 'fadd' 'add_38' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 956 [1/3] (7.01ns)   --->   "%mul50_39 = fmul i32 %mul_39, i32 %buff_B_40_load" [src/gemm.c:24]   --->   Operation 956 'fmul' 'mul50_39' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 957 [2/3] (7.01ns)   --->   "%mul_40 = fmul i32 %buff_A_41_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 957 'fmul' 'mul_40' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 958 [2/2] (1.23ns)   --->   "%buff_B_41_load = load i6 %buff_B_41_addr" [src/gemm.c:24]   --->   Operation 958 'load' 'buff_B_41_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 169 <SV = 168> <Delay = 7.01>
ST_169 : Operation 959 [1/1] (0.00ns)   --->   "%buff_A_42_addr = getelementptr i32 %buff_A_42, i64 0, i64 %zext_ln21" [src/gemm.c:24]   --->   Operation 959 'getelementptr' 'buff_A_42_addr' <Predicate = true> <Delay = 0.00>
ST_169 : Operation 960 [2/2] (1.23ns)   --->   "%buff_A_42_load = load i6 %buff_A_42_addr" [src/gemm.c:24]   --->   Operation 960 'load' 'buff_A_42_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_169 : Operation 961 [4/4] (6.43ns)   --->   "%add_39 = fadd i32 %mul50_39, i32 %add_38" [src/gemm.c:24]   --->   Operation 961 'fadd' 'add_39' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 962 [1/3] (7.01ns)   --->   "%mul_40 = fmul i32 %buff_A_41_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 962 'fmul' 'mul_40' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 963 [1/2] (1.23ns)   --->   "%buff_B_41_load = load i6 %buff_B_41_addr" [src/gemm.c:24]   --->   Operation 963 'load' 'buff_B_41_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 170 <SV = 169> <Delay = 7.01>
ST_170 : Operation 964 [1/2] (1.23ns)   --->   "%buff_A_42_load = load i6 %buff_A_42_addr" [src/gemm.c:24]   --->   Operation 964 'load' 'buff_A_42_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_170 : Operation 965 [3/4] (6.43ns)   --->   "%add_39 = fadd i32 %mul50_39, i32 %add_38" [src/gemm.c:24]   --->   Operation 965 'fadd' 'add_39' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 966 [3/3] (7.01ns)   --->   "%mul50_40 = fmul i32 %mul_40, i32 %buff_B_41_load" [src/gemm.c:24]   --->   Operation 966 'fmul' 'mul50_40' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 171 <SV = 170> <Delay = 7.01>
ST_171 : Operation 967 [2/4] (6.43ns)   --->   "%add_39 = fadd i32 %mul50_39, i32 %add_38" [src/gemm.c:24]   --->   Operation 967 'fadd' 'add_39' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 968 [2/3] (7.01ns)   --->   "%mul50_40 = fmul i32 %mul_40, i32 %buff_B_41_load" [src/gemm.c:24]   --->   Operation 968 'fmul' 'mul50_40' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 969 [3/3] (7.01ns)   --->   "%mul_41 = fmul i32 %buff_A_42_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 969 'fmul' 'mul_41' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 172 <SV = 171> <Delay = 7.01>
ST_172 : Operation 970 [1/1] (0.00ns)   --->   "%buff_B_42_addr = getelementptr i32 %buff_B_42, i64 0, i64 %zext_ln22" [src/gemm.c:24]   --->   Operation 970 'getelementptr' 'buff_B_42_addr' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 971 [1/4] (6.43ns)   --->   "%add_39 = fadd i32 %mul50_39, i32 %add_38" [src/gemm.c:24]   --->   Operation 971 'fadd' 'add_39' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 972 [1/3] (7.01ns)   --->   "%mul50_40 = fmul i32 %mul_40, i32 %buff_B_41_load" [src/gemm.c:24]   --->   Operation 972 'fmul' 'mul50_40' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 973 [2/3] (7.01ns)   --->   "%mul_41 = fmul i32 %buff_A_42_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 973 'fmul' 'mul_41' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 974 [2/2] (1.23ns)   --->   "%buff_B_42_load = load i6 %buff_B_42_addr" [src/gemm.c:24]   --->   Operation 974 'load' 'buff_B_42_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 173 <SV = 172> <Delay = 7.01>
ST_173 : Operation 975 [1/1] (0.00ns)   --->   "%buff_A_43_addr = getelementptr i32 %buff_A_43, i64 0, i64 %zext_ln21" [src/gemm.c:24]   --->   Operation 975 'getelementptr' 'buff_A_43_addr' <Predicate = true> <Delay = 0.00>
ST_173 : Operation 976 [2/2] (1.23ns)   --->   "%buff_A_43_load = load i6 %buff_A_43_addr" [src/gemm.c:24]   --->   Operation 976 'load' 'buff_A_43_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_173 : Operation 977 [4/4] (6.43ns)   --->   "%add_40 = fadd i32 %mul50_40, i32 %add_39" [src/gemm.c:24]   --->   Operation 977 'fadd' 'add_40' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 978 [1/3] (7.01ns)   --->   "%mul_41 = fmul i32 %buff_A_42_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 978 'fmul' 'mul_41' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 979 [1/2] (1.23ns)   --->   "%buff_B_42_load = load i6 %buff_B_42_addr" [src/gemm.c:24]   --->   Operation 979 'load' 'buff_B_42_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 174 <SV = 173> <Delay = 7.01>
ST_174 : Operation 980 [1/2] (1.23ns)   --->   "%buff_A_43_load = load i6 %buff_A_43_addr" [src/gemm.c:24]   --->   Operation 980 'load' 'buff_A_43_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_174 : Operation 981 [3/4] (6.43ns)   --->   "%add_40 = fadd i32 %mul50_40, i32 %add_39" [src/gemm.c:24]   --->   Operation 981 'fadd' 'add_40' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 982 [3/3] (7.01ns)   --->   "%mul50_41 = fmul i32 %mul_41, i32 %buff_B_42_load" [src/gemm.c:24]   --->   Operation 982 'fmul' 'mul50_41' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 175 <SV = 174> <Delay = 7.01>
ST_175 : Operation 983 [2/4] (6.43ns)   --->   "%add_40 = fadd i32 %mul50_40, i32 %add_39" [src/gemm.c:24]   --->   Operation 983 'fadd' 'add_40' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_175 : Operation 984 [2/3] (7.01ns)   --->   "%mul50_41 = fmul i32 %mul_41, i32 %buff_B_42_load" [src/gemm.c:24]   --->   Operation 984 'fmul' 'mul50_41' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_175 : Operation 985 [3/3] (7.01ns)   --->   "%mul_42 = fmul i32 %buff_A_43_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 985 'fmul' 'mul_42' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 176 <SV = 175> <Delay = 7.01>
ST_176 : Operation 986 [1/1] (0.00ns)   --->   "%buff_B_43_addr = getelementptr i32 %buff_B_43, i64 0, i64 %zext_ln22" [src/gemm.c:24]   --->   Operation 986 'getelementptr' 'buff_B_43_addr' <Predicate = true> <Delay = 0.00>
ST_176 : Operation 987 [1/4] (6.43ns)   --->   "%add_40 = fadd i32 %mul50_40, i32 %add_39" [src/gemm.c:24]   --->   Operation 987 'fadd' 'add_40' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 988 [1/3] (7.01ns)   --->   "%mul50_41 = fmul i32 %mul_41, i32 %buff_B_42_load" [src/gemm.c:24]   --->   Operation 988 'fmul' 'mul50_41' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 989 [2/3] (7.01ns)   --->   "%mul_42 = fmul i32 %buff_A_43_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 989 'fmul' 'mul_42' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 990 [2/2] (1.23ns)   --->   "%buff_B_43_load = load i6 %buff_B_43_addr" [src/gemm.c:24]   --->   Operation 990 'load' 'buff_B_43_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 177 <SV = 176> <Delay = 7.01>
ST_177 : Operation 991 [1/1] (0.00ns)   --->   "%buff_A_44_addr = getelementptr i32 %buff_A_44, i64 0, i64 %zext_ln21" [src/gemm.c:24]   --->   Operation 991 'getelementptr' 'buff_A_44_addr' <Predicate = true> <Delay = 0.00>
ST_177 : Operation 992 [2/2] (1.23ns)   --->   "%buff_A_44_load = load i6 %buff_A_44_addr" [src/gemm.c:24]   --->   Operation 992 'load' 'buff_A_44_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_177 : Operation 993 [4/4] (6.43ns)   --->   "%add_41 = fadd i32 %mul50_41, i32 %add_40" [src/gemm.c:24]   --->   Operation 993 'fadd' 'add_41' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 994 [1/3] (7.01ns)   --->   "%mul_42 = fmul i32 %buff_A_43_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 994 'fmul' 'mul_42' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 995 [1/2] (1.23ns)   --->   "%buff_B_43_load = load i6 %buff_B_43_addr" [src/gemm.c:24]   --->   Operation 995 'load' 'buff_B_43_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 178 <SV = 177> <Delay = 7.01>
ST_178 : Operation 996 [1/2] (1.23ns)   --->   "%buff_A_44_load = load i6 %buff_A_44_addr" [src/gemm.c:24]   --->   Operation 996 'load' 'buff_A_44_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_178 : Operation 997 [3/4] (6.43ns)   --->   "%add_41 = fadd i32 %mul50_41, i32 %add_40" [src/gemm.c:24]   --->   Operation 997 'fadd' 'add_41' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 998 [3/3] (7.01ns)   --->   "%mul50_42 = fmul i32 %mul_42, i32 %buff_B_43_load" [src/gemm.c:24]   --->   Operation 998 'fmul' 'mul50_42' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 179 <SV = 178> <Delay = 7.01>
ST_179 : Operation 999 [2/4] (6.43ns)   --->   "%add_41 = fadd i32 %mul50_41, i32 %add_40" [src/gemm.c:24]   --->   Operation 999 'fadd' 'add_41' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 1000 [2/3] (7.01ns)   --->   "%mul50_42 = fmul i32 %mul_42, i32 %buff_B_43_load" [src/gemm.c:24]   --->   Operation 1000 'fmul' 'mul50_42' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 1001 [3/3] (7.01ns)   --->   "%mul_43 = fmul i32 %buff_A_44_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 1001 'fmul' 'mul_43' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 180 <SV = 179> <Delay = 7.01>
ST_180 : Operation 1002 [1/1] (0.00ns)   --->   "%buff_B_44_addr = getelementptr i32 %buff_B_44, i64 0, i64 %zext_ln22" [src/gemm.c:24]   --->   Operation 1002 'getelementptr' 'buff_B_44_addr' <Predicate = true> <Delay = 0.00>
ST_180 : Operation 1003 [1/4] (6.43ns)   --->   "%add_41 = fadd i32 %mul50_41, i32 %add_40" [src/gemm.c:24]   --->   Operation 1003 'fadd' 'add_41' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 1004 [1/3] (7.01ns)   --->   "%mul50_42 = fmul i32 %mul_42, i32 %buff_B_43_load" [src/gemm.c:24]   --->   Operation 1004 'fmul' 'mul50_42' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 1005 [2/3] (7.01ns)   --->   "%mul_43 = fmul i32 %buff_A_44_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 1005 'fmul' 'mul_43' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 1006 [2/2] (1.23ns)   --->   "%buff_B_44_load = load i6 %buff_B_44_addr" [src/gemm.c:24]   --->   Operation 1006 'load' 'buff_B_44_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 181 <SV = 180> <Delay = 7.01>
ST_181 : Operation 1007 [1/1] (0.00ns)   --->   "%buff_A_45_addr = getelementptr i32 %buff_A_45, i64 0, i64 %zext_ln21" [src/gemm.c:24]   --->   Operation 1007 'getelementptr' 'buff_A_45_addr' <Predicate = true> <Delay = 0.00>
ST_181 : Operation 1008 [2/2] (1.23ns)   --->   "%buff_A_45_load = load i6 %buff_A_45_addr" [src/gemm.c:24]   --->   Operation 1008 'load' 'buff_A_45_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_181 : Operation 1009 [4/4] (6.43ns)   --->   "%add_42 = fadd i32 %mul50_42, i32 %add_41" [src/gemm.c:24]   --->   Operation 1009 'fadd' 'add_42' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 1010 [1/3] (7.01ns)   --->   "%mul_43 = fmul i32 %buff_A_44_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 1010 'fmul' 'mul_43' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 1011 [1/2] (1.23ns)   --->   "%buff_B_44_load = load i6 %buff_B_44_addr" [src/gemm.c:24]   --->   Operation 1011 'load' 'buff_B_44_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 182 <SV = 181> <Delay = 7.01>
ST_182 : Operation 1012 [1/2] (1.23ns)   --->   "%buff_A_45_load = load i6 %buff_A_45_addr" [src/gemm.c:24]   --->   Operation 1012 'load' 'buff_A_45_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_182 : Operation 1013 [3/4] (6.43ns)   --->   "%add_42 = fadd i32 %mul50_42, i32 %add_41" [src/gemm.c:24]   --->   Operation 1013 'fadd' 'add_42' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 1014 [3/3] (7.01ns)   --->   "%mul50_43 = fmul i32 %mul_43, i32 %buff_B_44_load" [src/gemm.c:24]   --->   Operation 1014 'fmul' 'mul50_43' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 183 <SV = 182> <Delay = 7.01>
ST_183 : Operation 1015 [2/4] (6.43ns)   --->   "%add_42 = fadd i32 %mul50_42, i32 %add_41" [src/gemm.c:24]   --->   Operation 1015 'fadd' 'add_42' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_183 : Operation 1016 [2/3] (7.01ns)   --->   "%mul50_43 = fmul i32 %mul_43, i32 %buff_B_44_load" [src/gemm.c:24]   --->   Operation 1016 'fmul' 'mul50_43' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_183 : Operation 1017 [3/3] (7.01ns)   --->   "%mul_44 = fmul i32 %buff_A_45_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 1017 'fmul' 'mul_44' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 184 <SV = 183> <Delay = 7.01>
ST_184 : Operation 1018 [1/1] (0.00ns)   --->   "%buff_B_45_addr = getelementptr i32 %buff_B_45, i64 0, i64 %zext_ln22" [src/gemm.c:24]   --->   Operation 1018 'getelementptr' 'buff_B_45_addr' <Predicate = true> <Delay = 0.00>
ST_184 : Operation 1019 [1/4] (6.43ns)   --->   "%add_42 = fadd i32 %mul50_42, i32 %add_41" [src/gemm.c:24]   --->   Operation 1019 'fadd' 'add_42' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 1020 [1/3] (7.01ns)   --->   "%mul50_43 = fmul i32 %mul_43, i32 %buff_B_44_load" [src/gemm.c:24]   --->   Operation 1020 'fmul' 'mul50_43' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 1021 [2/3] (7.01ns)   --->   "%mul_44 = fmul i32 %buff_A_45_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 1021 'fmul' 'mul_44' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 1022 [2/2] (1.23ns)   --->   "%buff_B_45_load = load i6 %buff_B_45_addr" [src/gemm.c:24]   --->   Operation 1022 'load' 'buff_B_45_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 185 <SV = 184> <Delay = 7.01>
ST_185 : Operation 1023 [1/1] (0.00ns)   --->   "%buff_A_46_addr = getelementptr i32 %buff_A_46, i64 0, i64 %zext_ln21" [src/gemm.c:24]   --->   Operation 1023 'getelementptr' 'buff_A_46_addr' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 1024 [2/2] (1.23ns)   --->   "%buff_A_46_load = load i6 %buff_A_46_addr" [src/gemm.c:24]   --->   Operation 1024 'load' 'buff_A_46_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_185 : Operation 1025 [4/4] (6.43ns)   --->   "%add_43 = fadd i32 %mul50_43, i32 %add_42" [src/gemm.c:24]   --->   Operation 1025 'fadd' 'add_43' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 1026 [1/3] (7.01ns)   --->   "%mul_44 = fmul i32 %buff_A_45_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 1026 'fmul' 'mul_44' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 1027 [1/2] (1.23ns)   --->   "%buff_B_45_load = load i6 %buff_B_45_addr" [src/gemm.c:24]   --->   Operation 1027 'load' 'buff_B_45_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 186 <SV = 185> <Delay = 7.01>
ST_186 : Operation 1028 [1/2] (1.23ns)   --->   "%buff_A_46_load = load i6 %buff_A_46_addr" [src/gemm.c:24]   --->   Operation 1028 'load' 'buff_A_46_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_186 : Operation 1029 [3/4] (6.43ns)   --->   "%add_43 = fadd i32 %mul50_43, i32 %add_42" [src/gemm.c:24]   --->   Operation 1029 'fadd' 'add_43' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 1030 [3/3] (7.01ns)   --->   "%mul50_44 = fmul i32 %mul_44, i32 %buff_B_45_load" [src/gemm.c:24]   --->   Operation 1030 'fmul' 'mul50_44' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 187 <SV = 186> <Delay = 7.01>
ST_187 : Operation 1031 [2/4] (6.43ns)   --->   "%add_43 = fadd i32 %mul50_43, i32 %add_42" [src/gemm.c:24]   --->   Operation 1031 'fadd' 'add_43' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 1032 [2/3] (7.01ns)   --->   "%mul50_44 = fmul i32 %mul_44, i32 %buff_B_45_load" [src/gemm.c:24]   --->   Operation 1032 'fmul' 'mul50_44' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 1033 [3/3] (7.01ns)   --->   "%mul_45 = fmul i32 %buff_A_46_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 1033 'fmul' 'mul_45' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 188 <SV = 187> <Delay = 7.01>
ST_188 : Operation 1034 [1/1] (0.00ns)   --->   "%buff_B_46_addr = getelementptr i32 %buff_B_46, i64 0, i64 %zext_ln22" [src/gemm.c:24]   --->   Operation 1034 'getelementptr' 'buff_B_46_addr' <Predicate = true> <Delay = 0.00>
ST_188 : Operation 1035 [1/4] (6.43ns)   --->   "%add_43 = fadd i32 %mul50_43, i32 %add_42" [src/gemm.c:24]   --->   Operation 1035 'fadd' 'add_43' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 1036 [1/3] (7.01ns)   --->   "%mul50_44 = fmul i32 %mul_44, i32 %buff_B_45_load" [src/gemm.c:24]   --->   Operation 1036 'fmul' 'mul50_44' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 1037 [2/3] (7.01ns)   --->   "%mul_45 = fmul i32 %buff_A_46_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 1037 'fmul' 'mul_45' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 1038 [2/2] (1.23ns)   --->   "%buff_B_46_load = load i6 %buff_B_46_addr" [src/gemm.c:24]   --->   Operation 1038 'load' 'buff_B_46_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 189 <SV = 188> <Delay = 7.01>
ST_189 : Operation 1039 [1/1] (0.00ns)   --->   "%buff_A_47_addr = getelementptr i32 %buff_A_47, i64 0, i64 %zext_ln21" [src/gemm.c:24]   --->   Operation 1039 'getelementptr' 'buff_A_47_addr' <Predicate = true> <Delay = 0.00>
ST_189 : Operation 1040 [2/2] (1.23ns)   --->   "%buff_A_47_load = load i6 %buff_A_47_addr" [src/gemm.c:24]   --->   Operation 1040 'load' 'buff_A_47_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_189 : Operation 1041 [4/4] (6.43ns)   --->   "%add_44 = fadd i32 %mul50_44, i32 %add_43" [src/gemm.c:24]   --->   Operation 1041 'fadd' 'add_44' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 1042 [1/3] (7.01ns)   --->   "%mul_45 = fmul i32 %buff_A_46_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 1042 'fmul' 'mul_45' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 1043 [1/2] (1.23ns)   --->   "%buff_B_46_load = load i6 %buff_B_46_addr" [src/gemm.c:24]   --->   Operation 1043 'load' 'buff_B_46_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 190 <SV = 189> <Delay = 7.01>
ST_190 : Operation 1044 [1/2] (1.23ns)   --->   "%buff_A_47_load = load i6 %buff_A_47_addr" [src/gemm.c:24]   --->   Operation 1044 'load' 'buff_A_47_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_190 : Operation 1045 [3/4] (6.43ns)   --->   "%add_44 = fadd i32 %mul50_44, i32 %add_43" [src/gemm.c:24]   --->   Operation 1045 'fadd' 'add_44' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_190 : Operation 1046 [3/3] (7.01ns)   --->   "%mul50_45 = fmul i32 %mul_45, i32 %buff_B_46_load" [src/gemm.c:24]   --->   Operation 1046 'fmul' 'mul50_45' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 191 <SV = 190> <Delay = 7.01>
ST_191 : Operation 1047 [2/4] (6.43ns)   --->   "%add_44 = fadd i32 %mul50_44, i32 %add_43" [src/gemm.c:24]   --->   Operation 1047 'fadd' 'add_44' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 1048 [2/3] (7.01ns)   --->   "%mul50_45 = fmul i32 %mul_45, i32 %buff_B_46_load" [src/gemm.c:24]   --->   Operation 1048 'fmul' 'mul50_45' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 1049 [3/3] (7.01ns)   --->   "%mul_46 = fmul i32 %buff_A_47_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 1049 'fmul' 'mul_46' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 192 <SV = 191> <Delay = 7.01>
ST_192 : Operation 1050 [1/1] (0.00ns)   --->   "%buff_B_47_addr = getelementptr i32 %buff_B_47, i64 0, i64 %zext_ln22" [src/gemm.c:24]   --->   Operation 1050 'getelementptr' 'buff_B_47_addr' <Predicate = true> <Delay = 0.00>
ST_192 : Operation 1051 [1/4] (6.43ns)   --->   "%add_44 = fadd i32 %mul50_44, i32 %add_43" [src/gemm.c:24]   --->   Operation 1051 'fadd' 'add_44' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 1052 [1/3] (7.01ns)   --->   "%mul50_45 = fmul i32 %mul_45, i32 %buff_B_46_load" [src/gemm.c:24]   --->   Operation 1052 'fmul' 'mul50_45' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 1053 [2/3] (7.01ns)   --->   "%mul_46 = fmul i32 %buff_A_47_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 1053 'fmul' 'mul_46' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 1054 [2/2] (1.23ns)   --->   "%buff_B_47_load = load i6 %buff_B_47_addr" [src/gemm.c:24]   --->   Operation 1054 'load' 'buff_B_47_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 193 <SV = 192> <Delay = 7.01>
ST_193 : Operation 1055 [1/1] (0.00ns)   --->   "%buff_A_48_addr = getelementptr i32 %buff_A_48, i64 0, i64 %zext_ln21" [src/gemm.c:24]   --->   Operation 1055 'getelementptr' 'buff_A_48_addr' <Predicate = true> <Delay = 0.00>
ST_193 : Operation 1056 [2/2] (1.23ns)   --->   "%buff_A_48_load = load i6 %buff_A_48_addr" [src/gemm.c:24]   --->   Operation 1056 'load' 'buff_A_48_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_193 : Operation 1057 [4/4] (6.43ns)   --->   "%add_45 = fadd i32 %mul50_45, i32 %add_44" [src/gemm.c:24]   --->   Operation 1057 'fadd' 'add_45' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 1058 [1/3] (7.01ns)   --->   "%mul_46 = fmul i32 %buff_A_47_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 1058 'fmul' 'mul_46' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 1059 [1/2] (1.23ns)   --->   "%buff_B_47_load = load i6 %buff_B_47_addr" [src/gemm.c:24]   --->   Operation 1059 'load' 'buff_B_47_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 194 <SV = 193> <Delay = 7.01>
ST_194 : Operation 1060 [1/2] (1.23ns)   --->   "%buff_A_48_load = load i6 %buff_A_48_addr" [src/gemm.c:24]   --->   Operation 1060 'load' 'buff_A_48_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_194 : Operation 1061 [3/4] (6.43ns)   --->   "%add_45 = fadd i32 %mul50_45, i32 %add_44" [src/gemm.c:24]   --->   Operation 1061 'fadd' 'add_45' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 1062 [3/3] (7.01ns)   --->   "%mul50_46 = fmul i32 %mul_46, i32 %buff_B_47_load" [src/gemm.c:24]   --->   Operation 1062 'fmul' 'mul50_46' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 195 <SV = 194> <Delay = 7.01>
ST_195 : Operation 1063 [2/4] (6.43ns)   --->   "%add_45 = fadd i32 %mul50_45, i32 %add_44" [src/gemm.c:24]   --->   Operation 1063 'fadd' 'add_45' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 1064 [2/3] (7.01ns)   --->   "%mul50_46 = fmul i32 %mul_46, i32 %buff_B_47_load" [src/gemm.c:24]   --->   Operation 1064 'fmul' 'mul50_46' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 1065 [3/3] (7.01ns)   --->   "%mul_47 = fmul i32 %buff_A_48_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 1065 'fmul' 'mul_47' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 196 <SV = 195> <Delay = 7.01>
ST_196 : Operation 1066 [1/1] (0.00ns)   --->   "%buff_B_48_addr = getelementptr i32 %buff_B_48, i64 0, i64 %zext_ln22" [src/gemm.c:24]   --->   Operation 1066 'getelementptr' 'buff_B_48_addr' <Predicate = true> <Delay = 0.00>
ST_196 : Operation 1067 [1/4] (6.43ns)   --->   "%add_45 = fadd i32 %mul50_45, i32 %add_44" [src/gemm.c:24]   --->   Operation 1067 'fadd' 'add_45' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 1068 [1/3] (7.01ns)   --->   "%mul50_46 = fmul i32 %mul_46, i32 %buff_B_47_load" [src/gemm.c:24]   --->   Operation 1068 'fmul' 'mul50_46' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 1069 [2/3] (7.01ns)   --->   "%mul_47 = fmul i32 %buff_A_48_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 1069 'fmul' 'mul_47' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 1070 [2/2] (1.23ns)   --->   "%buff_B_48_load = load i6 %buff_B_48_addr" [src/gemm.c:24]   --->   Operation 1070 'load' 'buff_B_48_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 197 <SV = 196> <Delay = 7.01>
ST_197 : Operation 1071 [1/1] (0.00ns)   --->   "%buff_A_49_addr = getelementptr i32 %buff_A_49, i64 0, i64 %zext_ln21" [src/gemm.c:24]   --->   Operation 1071 'getelementptr' 'buff_A_49_addr' <Predicate = true> <Delay = 0.00>
ST_197 : Operation 1072 [2/2] (1.23ns)   --->   "%buff_A_49_load = load i6 %buff_A_49_addr" [src/gemm.c:24]   --->   Operation 1072 'load' 'buff_A_49_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_197 : Operation 1073 [4/4] (6.43ns)   --->   "%add_46 = fadd i32 %mul50_46, i32 %add_45" [src/gemm.c:24]   --->   Operation 1073 'fadd' 'add_46' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 1074 [1/3] (7.01ns)   --->   "%mul_47 = fmul i32 %buff_A_48_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 1074 'fmul' 'mul_47' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 1075 [1/2] (1.23ns)   --->   "%buff_B_48_load = load i6 %buff_B_48_addr" [src/gemm.c:24]   --->   Operation 1075 'load' 'buff_B_48_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 198 <SV = 197> <Delay = 7.01>
ST_198 : Operation 1076 [1/2] (1.23ns)   --->   "%buff_A_49_load = load i6 %buff_A_49_addr" [src/gemm.c:24]   --->   Operation 1076 'load' 'buff_A_49_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_198 : Operation 1077 [3/4] (6.43ns)   --->   "%add_46 = fadd i32 %mul50_46, i32 %add_45" [src/gemm.c:24]   --->   Operation 1077 'fadd' 'add_46' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 1078 [3/3] (7.01ns)   --->   "%mul50_47 = fmul i32 %mul_47, i32 %buff_B_48_load" [src/gemm.c:24]   --->   Operation 1078 'fmul' 'mul50_47' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 199 <SV = 198> <Delay = 7.01>
ST_199 : Operation 1079 [2/4] (6.43ns)   --->   "%add_46 = fadd i32 %mul50_46, i32 %add_45" [src/gemm.c:24]   --->   Operation 1079 'fadd' 'add_46' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 1080 [2/3] (7.01ns)   --->   "%mul50_47 = fmul i32 %mul_47, i32 %buff_B_48_load" [src/gemm.c:24]   --->   Operation 1080 'fmul' 'mul50_47' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 1081 [3/3] (7.01ns)   --->   "%mul_48 = fmul i32 %buff_A_49_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 1081 'fmul' 'mul_48' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 200 <SV = 199> <Delay = 7.01>
ST_200 : Operation 1082 [1/1] (0.00ns)   --->   "%buff_B_49_addr = getelementptr i32 %buff_B_49, i64 0, i64 %zext_ln22" [src/gemm.c:24]   --->   Operation 1082 'getelementptr' 'buff_B_49_addr' <Predicate = true> <Delay = 0.00>
ST_200 : Operation 1083 [1/4] (6.43ns)   --->   "%add_46 = fadd i32 %mul50_46, i32 %add_45" [src/gemm.c:24]   --->   Operation 1083 'fadd' 'add_46' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 1084 [1/3] (7.01ns)   --->   "%mul50_47 = fmul i32 %mul_47, i32 %buff_B_48_load" [src/gemm.c:24]   --->   Operation 1084 'fmul' 'mul50_47' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 1085 [2/3] (7.01ns)   --->   "%mul_48 = fmul i32 %buff_A_49_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 1085 'fmul' 'mul_48' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 1086 [2/2] (1.23ns)   --->   "%buff_B_49_load = load i6 %buff_B_49_addr" [src/gemm.c:24]   --->   Operation 1086 'load' 'buff_B_49_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 201 <SV = 200> <Delay = 7.01>
ST_201 : Operation 1087 [1/1] (0.00ns)   --->   "%buff_A_50_addr = getelementptr i32 %buff_A_50, i64 0, i64 %zext_ln21" [src/gemm.c:24]   --->   Operation 1087 'getelementptr' 'buff_A_50_addr' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 1088 [2/2] (1.23ns)   --->   "%buff_A_50_load = load i6 %buff_A_50_addr" [src/gemm.c:24]   --->   Operation 1088 'load' 'buff_A_50_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_201 : Operation 1089 [4/4] (6.43ns)   --->   "%add_47 = fadd i32 %mul50_47, i32 %add_46" [src/gemm.c:24]   --->   Operation 1089 'fadd' 'add_47' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 1090 [1/3] (7.01ns)   --->   "%mul_48 = fmul i32 %buff_A_49_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 1090 'fmul' 'mul_48' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 1091 [1/2] (1.23ns)   --->   "%buff_B_49_load = load i6 %buff_B_49_addr" [src/gemm.c:24]   --->   Operation 1091 'load' 'buff_B_49_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 202 <SV = 201> <Delay = 7.01>
ST_202 : Operation 1092 [1/2] (1.23ns)   --->   "%buff_A_50_load = load i6 %buff_A_50_addr" [src/gemm.c:24]   --->   Operation 1092 'load' 'buff_A_50_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_202 : Operation 1093 [3/4] (6.43ns)   --->   "%add_47 = fadd i32 %mul50_47, i32 %add_46" [src/gemm.c:24]   --->   Operation 1093 'fadd' 'add_47' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 1094 [3/3] (7.01ns)   --->   "%mul50_48 = fmul i32 %mul_48, i32 %buff_B_49_load" [src/gemm.c:24]   --->   Operation 1094 'fmul' 'mul50_48' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 203 <SV = 202> <Delay = 7.01>
ST_203 : Operation 1095 [2/4] (6.43ns)   --->   "%add_47 = fadd i32 %mul50_47, i32 %add_46" [src/gemm.c:24]   --->   Operation 1095 'fadd' 'add_47' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 1096 [2/3] (7.01ns)   --->   "%mul50_48 = fmul i32 %mul_48, i32 %buff_B_49_load" [src/gemm.c:24]   --->   Operation 1096 'fmul' 'mul50_48' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 1097 [3/3] (7.01ns)   --->   "%mul_49 = fmul i32 %buff_A_50_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 1097 'fmul' 'mul_49' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 204 <SV = 203> <Delay = 7.01>
ST_204 : Operation 1098 [1/1] (0.00ns)   --->   "%buff_B_50_addr = getelementptr i32 %buff_B_50, i64 0, i64 %zext_ln22" [src/gemm.c:24]   --->   Operation 1098 'getelementptr' 'buff_B_50_addr' <Predicate = true> <Delay = 0.00>
ST_204 : Operation 1099 [1/4] (6.43ns)   --->   "%add_47 = fadd i32 %mul50_47, i32 %add_46" [src/gemm.c:24]   --->   Operation 1099 'fadd' 'add_47' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 1100 [1/3] (7.01ns)   --->   "%mul50_48 = fmul i32 %mul_48, i32 %buff_B_49_load" [src/gemm.c:24]   --->   Operation 1100 'fmul' 'mul50_48' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 1101 [2/3] (7.01ns)   --->   "%mul_49 = fmul i32 %buff_A_50_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 1101 'fmul' 'mul_49' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 1102 [2/2] (1.23ns)   --->   "%buff_B_50_load = load i6 %buff_B_50_addr" [src/gemm.c:24]   --->   Operation 1102 'load' 'buff_B_50_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 205 <SV = 204> <Delay = 7.01>
ST_205 : Operation 1103 [1/1] (0.00ns)   --->   "%buff_A_51_addr = getelementptr i32 %buff_A_51, i64 0, i64 %zext_ln21" [src/gemm.c:24]   --->   Operation 1103 'getelementptr' 'buff_A_51_addr' <Predicate = true> <Delay = 0.00>
ST_205 : Operation 1104 [2/2] (1.23ns)   --->   "%buff_A_51_load = load i6 %buff_A_51_addr" [src/gemm.c:24]   --->   Operation 1104 'load' 'buff_A_51_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_205 : Operation 1105 [4/4] (6.43ns)   --->   "%add_48 = fadd i32 %mul50_48, i32 %add_47" [src/gemm.c:24]   --->   Operation 1105 'fadd' 'add_48' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 1106 [1/3] (7.01ns)   --->   "%mul_49 = fmul i32 %buff_A_50_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 1106 'fmul' 'mul_49' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 1107 [1/2] (1.23ns)   --->   "%buff_B_50_load = load i6 %buff_B_50_addr" [src/gemm.c:24]   --->   Operation 1107 'load' 'buff_B_50_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 206 <SV = 205> <Delay = 7.01>
ST_206 : Operation 1108 [1/2] (1.23ns)   --->   "%buff_A_51_load = load i6 %buff_A_51_addr" [src/gemm.c:24]   --->   Operation 1108 'load' 'buff_A_51_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_206 : Operation 1109 [3/4] (6.43ns)   --->   "%add_48 = fadd i32 %mul50_48, i32 %add_47" [src/gemm.c:24]   --->   Operation 1109 'fadd' 'add_48' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 1110 [3/3] (7.01ns)   --->   "%mul50_49 = fmul i32 %mul_49, i32 %buff_B_50_load" [src/gemm.c:24]   --->   Operation 1110 'fmul' 'mul50_49' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 207 <SV = 206> <Delay = 7.01>
ST_207 : Operation 1111 [2/4] (6.43ns)   --->   "%add_48 = fadd i32 %mul50_48, i32 %add_47" [src/gemm.c:24]   --->   Operation 1111 'fadd' 'add_48' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 1112 [2/3] (7.01ns)   --->   "%mul50_49 = fmul i32 %mul_49, i32 %buff_B_50_load" [src/gemm.c:24]   --->   Operation 1112 'fmul' 'mul50_49' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 1113 [3/3] (7.01ns)   --->   "%mul_50 = fmul i32 %buff_A_51_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 1113 'fmul' 'mul_50' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 208 <SV = 207> <Delay = 7.01>
ST_208 : Operation 1114 [1/1] (0.00ns)   --->   "%buff_B_51_addr = getelementptr i32 %buff_B_51, i64 0, i64 %zext_ln22" [src/gemm.c:24]   --->   Operation 1114 'getelementptr' 'buff_B_51_addr' <Predicate = true> <Delay = 0.00>
ST_208 : Operation 1115 [1/4] (6.43ns)   --->   "%add_48 = fadd i32 %mul50_48, i32 %add_47" [src/gemm.c:24]   --->   Operation 1115 'fadd' 'add_48' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 1116 [1/3] (7.01ns)   --->   "%mul50_49 = fmul i32 %mul_49, i32 %buff_B_50_load" [src/gemm.c:24]   --->   Operation 1116 'fmul' 'mul50_49' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 1117 [2/3] (7.01ns)   --->   "%mul_50 = fmul i32 %buff_A_51_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 1117 'fmul' 'mul_50' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 1118 [2/2] (1.23ns)   --->   "%buff_B_51_load = load i6 %buff_B_51_addr" [src/gemm.c:24]   --->   Operation 1118 'load' 'buff_B_51_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 209 <SV = 208> <Delay = 7.01>
ST_209 : Operation 1119 [1/1] (0.00ns)   --->   "%buff_A_52_addr = getelementptr i32 %buff_A_52, i64 0, i64 %zext_ln21" [src/gemm.c:24]   --->   Operation 1119 'getelementptr' 'buff_A_52_addr' <Predicate = true> <Delay = 0.00>
ST_209 : Operation 1120 [2/2] (1.23ns)   --->   "%buff_A_52_load = load i6 %buff_A_52_addr" [src/gemm.c:24]   --->   Operation 1120 'load' 'buff_A_52_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_209 : Operation 1121 [4/4] (6.43ns)   --->   "%add_49 = fadd i32 %mul50_49, i32 %add_48" [src/gemm.c:24]   --->   Operation 1121 'fadd' 'add_49' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 1122 [1/3] (7.01ns)   --->   "%mul_50 = fmul i32 %buff_A_51_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 1122 'fmul' 'mul_50' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 1123 [1/2] (1.23ns)   --->   "%buff_B_51_load = load i6 %buff_B_51_addr" [src/gemm.c:24]   --->   Operation 1123 'load' 'buff_B_51_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 210 <SV = 209> <Delay = 7.01>
ST_210 : Operation 1124 [1/2] (1.23ns)   --->   "%buff_A_52_load = load i6 %buff_A_52_addr" [src/gemm.c:24]   --->   Operation 1124 'load' 'buff_A_52_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_210 : Operation 1125 [3/4] (6.43ns)   --->   "%add_49 = fadd i32 %mul50_49, i32 %add_48" [src/gemm.c:24]   --->   Operation 1125 'fadd' 'add_49' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 1126 [3/3] (7.01ns)   --->   "%mul50_50 = fmul i32 %mul_50, i32 %buff_B_51_load" [src/gemm.c:24]   --->   Operation 1126 'fmul' 'mul50_50' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 211 <SV = 210> <Delay = 7.01>
ST_211 : Operation 1127 [2/4] (6.43ns)   --->   "%add_49 = fadd i32 %mul50_49, i32 %add_48" [src/gemm.c:24]   --->   Operation 1127 'fadd' 'add_49' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 1128 [2/3] (7.01ns)   --->   "%mul50_50 = fmul i32 %mul_50, i32 %buff_B_51_load" [src/gemm.c:24]   --->   Operation 1128 'fmul' 'mul50_50' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 1129 [3/3] (7.01ns)   --->   "%mul_51 = fmul i32 %buff_A_52_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 1129 'fmul' 'mul_51' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 212 <SV = 211> <Delay = 7.01>
ST_212 : Operation 1130 [1/1] (0.00ns)   --->   "%buff_B_52_addr = getelementptr i32 %buff_B_52, i64 0, i64 %zext_ln22" [src/gemm.c:24]   --->   Operation 1130 'getelementptr' 'buff_B_52_addr' <Predicate = true> <Delay = 0.00>
ST_212 : Operation 1131 [1/4] (6.43ns)   --->   "%add_49 = fadd i32 %mul50_49, i32 %add_48" [src/gemm.c:24]   --->   Operation 1131 'fadd' 'add_49' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 1132 [1/3] (7.01ns)   --->   "%mul50_50 = fmul i32 %mul_50, i32 %buff_B_51_load" [src/gemm.c:24]   --->   Operation 1132 'fmul' 'mul50_50' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 1133 [2/3] (7.01ns)   --->   "%mul_51 = fmul i32 %buff_A_52_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 1133 'fmul' 'mul_51' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 1134 [2/2] (1.23ns)   --->   "%buff_B_52_load = load i6 %buff_B_52_addr" [src/gemm.c:24]   --->   Operation 1134 'load' 'buff_B_52_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 213 <SV = 212> <Delay = 7.01>
ST_213 : Operation 1135 [1/1] (0.00ns)   --->   "%buff_A_53_addr = getelementptr i32 %buff_A_53, i64 0, i64 %zext_ln21" [src/gemm.c:24]   --->   Operation 1135 'getelementptr' 'buff_A_53_addr' <Predicate = true> <Delay = 0.00>
ST_213 : Operation 1136 [2/2] (1.23ns)   --->   "%buff_A_53_load = load i6 %buff_A_53_addr" [src/gemm.c:24]   --->   Operation 1136 'load' 'buff_A_53_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_213 : Operation 1137 [4/4] (6.43ns)   --->   "%add_50 = fadd i32 %mul50_50, i32 %add_49" [src/gemm.c:24]   --->   Operation 1137 'fadd' 'add_50' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 1138 [1/3] (7.01ns)   --->   "%mul_51 = fmul i32 %buff_A_52_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 1138 'fmul' 'mul_51' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 1139 [1/2] (1.23ns)   --->   "%buff_B_52_load = load i6 %buff_B_52_addr" [src/gemm.c:24]   --->   Operation 1139 'load' 'buff_B_52_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 214 <SV = 213> <Delay = 7.01>
ST_214 : Operation 1140 [1/2] (1.23ns)   --->   "%buff_A_53_load = load i6 %buff_A_53_addr" [src/gemm.c:24]   --->   Operation 1140 'load' 'buff_A_53_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_214 : Operation 1141 [3/4] (6.43ns)   --->   "%add_50 = fadd i32 %mul50_50, i32 %add_49" [src/gemm.c:24]   --->   Operation 1141 'fadd' 'add_50' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 1142 [3/3] (7.01ns)   --->   "%mul50_51 = fmul i32 %mul_51, i32 %buff_B_52_load" [src/gemm.c:24]   --->   Operation 1142 'fmul' 'mul50_51' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 215 <SV = 214> <Delay = 7.01>
ST_215 : Operation 1143 [2/4] (6.43ns)   --->   "%add_50 = fadd i32 %mul50_50, i32 %add_49" [src/gemm.c:24]   --->   Operation 1143 'fadd' 'add_50' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_215 : Operation 1144 [2/3] (7.01ns)   --->   "%mul50_51 = fmul i32 %mul_51, i32 %buff_B_52_load" [src/gemm.c:24]   --->   Operation 1144 'fmul' 'mul50_51' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_215 : Operation 1145 [3/3] (7.01ns)   --->   "%mul_52 = fmul i32 %buff_A_53_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 1145 'fmul' 'mul_52' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 216 <SV = 215> <Delay = 7.01>
ST_216 : Operation 1146 [1/1] (0.00ns)   --->   "%buff_B_53_addr = getelementptr i32 %buff_B_53, i64 0, i64 %zext_ln22" [src/gemm.c:24]   --->   Operation 1146 'getelementptr' 'buff_B_53_addr' <Predicate = true> <Delay = 0.00>
ST_216 : Operation 1147 [1/4] (6.43ns)   --->   "%add_50 = fadd i32 %mul50_50, i32 %add_49" [src/gemm.c:24]   --->   Operation 1147 'fadd' 'add_50' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_216 : Operation 1148 [1/3] (7.01ns)   --->   "%mul50_51 = fmul i32 %mul_51, i32 %buff_B_52_load" [src/gemm.c:24]   --->   Operation 1148 'fmul' 'mul50_51' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_216 : Operation 1149 [2/3] (7.01ns)   --->   "%mul_52 = fmul i32 %buff_A_53_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 1149 'fmul' 'mul_52' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_216 : Operation 1150 [2/2] (1.23ns)   --->   "%buff_B_53_load = load i6 %buff_B_53_addr" [src/gemm.c:24]   --->   Operation 1150 'load' 'buff_B_53_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 217 <SV = 216> <Delay = 7.01>
ST_217 : Operation 1151 [1/1] (0.00ns)   --->   "%buff_A_54_addr = getelementptr i32 %buff_A_54, i64 0, i64 %zext_ln21" [src/gemm.c:24]   --->   Operation 1151 'getelementptr' 'buff_A_54_addr' <Predicate = true> <Delay = 0.00>
ST_217 : Operation 1152 [2/2] (1.23ns)   --->   "%buff_A_54_load = load i6 %buff_A_54_addr" [src/gemm.c:24]   --->   Operation 1152 'load' 'buff_A_54_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_217 : Operation 1153 [4/4] (6.43ns)   --->   "%add_51 = fadd i32 %mul50_51, i32 %add_50" [src/gemm.c:24]   --->   Operation 1153 'fadd' 'add_51' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_217 : Operation 1154 [1/3] (7.01ns)   --->   "%mul_52 = fmul i32 %buff_A_53_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 1154 'fmul' 'mul_52' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_217 : Operation 1155 [1/2] (1.23ns)   --->   "%buff_B_53_load = load i6 %buff_B_53_addr" [src/gemm.c:24]   --->   Operation 1155 'load' 'buff_B_53_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 218 <SV = 217> <Delay = 7.01>
ST_218 : Operation 1156 [1/2] (1.23ns)   --->   "%buff_A_54_load = load i6 %buff_A_54_addr" [src/gemm.c:24]   --->   Operation 1156 'load' 'buff_A_54_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_218 : Operation 1157 [3/4] (6.43ns)   --->   "%add_51 = fadd i32 %mul50_51, i32 %add_50" [src/gemm.c:24]   --->   Operation 1157 'fadd' 'add_51' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_218 : Operation 1158 [3/3] (7.01ns)   --->   "%mul50_52 = fmul i32 %mul_52, i32 %buff_B_53_load" [src/gemm.c:24]   --->   Operation 1158 'fmul' 'mul50_52' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 219 <SV = 218> <Delay = 7.01>
ST_219 : Operation 1159 [2/4] (6.43ns)   --->   "%add_51 = fadd i32 %mul50_51, i32 %add_50" [src/gemm.c:24]   --->   Operation 1159 'fadd' 'add_51' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_219 : Operation 1160 [2/3] (7.01ns)   --->   "%mul50_52 = fmul i32 %mul_52, i32 %buff_B_53_load" [src/gemm.c:24]   --->   Operation 1160 'fmul' 'mul50_52' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_219 : Operation 1161 [3/3] (7.01ns)   --->   "%mul_53 = fmul i32 %buff_A_54_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 1161 'fmul' 'mul_53' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 220 <SV = 219> <Delay = 7.01>
ST_220 : Operation 1162 [1/1] (0.00ns)   --->   "%buff_B_54_addr = getelementptr i32 %buff_B_54, i64 0, i64 %zext_ln22" [src/gemm.c:24]   --->   Operation 1162 'getelementptr' 'buff_B_54_addr' <Predicate = true> <Delay = 0.00>
ST_220 : Operation 1163 [1/4] (6.43ns)   --->   "%add_51 = fadd i32 %mul50_51, i32 %add_50" [src/gemm.c:24]   --->   Operation 1163 'fadd' 'add_51' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_220 : Operation 1164 [1/3] (7.01ns)   --->   "%mul50_52 = fmul i32 %mul_52, i32 %buff_B_53_load" [src/gemm.c:24]   --->   Operation 1164 'fmul' 'mul50_52' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_220 : Operation 1165 [2/3] (7.01ns)   --->   "%mul_53 = fmul i32 %buff_A_54_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 1165 'fmul' 'mul_53' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_220 : Operation 1166 [2/2] (1.23ns)   --->   "%buff_B_54_load = load i6 %buff_B_54_addr" [src/gemm.c:24]   --->   Operation 1166 'load' 'buff_B_54_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 221 <SV = 220> <Delay = 7.01>
ST_221 : Operation 1167 [1/1] (0.00ns)   --->   "%buff_A_55_addr = getelementptr i32 %buff_A_55, i64 0, i64 %zext_ln21" [src/gemm.c:24]   --->   Operation 1167 'getelementptr' 'buff_A_55_addr' <Predicate = true> <Delay = 0.00>
ST_221 : Operation 1168 [2/2] (1.23ns)   --->   "%buff_A_55_load = load i6 %buff_A_55_addr" [src/gemm.c:24]   --->   Operation 1168 'load' 'buff_A_55_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_221 : Operation 1169 [4/4] (6.43ns)   --->   "%add_52 = fadd i32 %mul50_52, i32 %add_51" [src/gemm.c:24]   --->   Operation 1169 'fadd' 'add_52' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_221 : Operation 1170 [1/3] (7.01ns)   --->   "%mul_53 = fmul i32 %buff_A_54_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 1170 'fmul' 'mul_53' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_221 : Operation 1171 [1/2] (1.23ns)   --->   "%buff_B_54_load = load i6 %buff_B_54_addr" [src/gemm.c:24]   --->   Operation 1171 'load' 'buff_B_54_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 222 <SV = 221> <Delay = 7.01>
ST_222 : Operation 1172 [1/2] (1.23ns)   --->   "%buff_A_55_load = load i6 %buff_A_55_addr" [src/gemm.c:24]   --->   Operation 1172 'load' 'buff_A_55_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_222 : Operation 1173 [3/4] (6.43ns)   --->   "%add_52 = fadd i32 %mul50_52, i32 %add_51" [src/gemm.c:24]   --->   Operation 1173 'fadd' 'add_52' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_222 : Operation 1174 [3/3] (7.01ns)   --->   "%mul50_53 = fmul i32 %mul_53, i32 %buff_B_54_load" [src/gemm.c:24]   --->   Operation 1174 'fmul' 'mul50_53' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 223 <SV = 222> <Delay = 7.01>
ST_223 : Operation 1175 [2/4] (6.43ns)   --->   "%add_52 = fadd i32 %mul50_52, i32 %add_51" [src/gemm.c:24]   --->   Operation 1175 'fadd' 'add_52' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_223 : Operation 1176 [2/3] (7.01ns)   --->   "%mul50_53 = fmul i32 %mul_53, i32 %buff_B_54_load" [src/gemm.c:24]   --->   Operation 1176 'fmul' 'mul50_53' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_223 : Operation 1177 [3/3] (7.01ns)   --->   "%mul_54 = fmul i32 %buff_A_55_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 1177 'fmul' 'mul_54' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 224 <SV = 223> <Delay = 7.01>
ST_224 : Operation 1178 [1/1] (0.00ns)   --->   "%buff_B_55_addr = getelementptr i32 %buff_B_55, i64 0, i64 %zext_ln22" [src/gemm.c:24]   --->   Operation 1178 'getelementptr' 'buff_B_55_addr' <Predicate = true> <Delay = 0.00>
ST_224 : Operation 1179 [1/4] (6.43ns)   --->   "%add_52 = fadd i32 %mul50_52, i32 %add_51" [src/gemm.c:24]   --->   Operation 1179 'fadd' 'add_52' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_224 : Operation 1180 [1/3] (7.01ns)   --->   "%mul50_53 = fmul i32 %mul_53, i32 %buff_B_54_load" [src/gemm.c:24]   --->   Operation 1180 'fmul' 'mul50_53' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_224 : Operation 1181 [2/3] (7.01ns)   --->   "%mul_54 = fmul i32 %buff_A_55_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 1181 'fmul' 'mul_54' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_224 : Operation 1182 [2/2] (1.23ns)   --->   "%buff_B_55_load = load i6 %buff_B_55_addr" [src/gemm.c:24]   --->   Operation 1182 'load' 'buff_B_55_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 225 <SV = 224> <Delay = 7.01>
ST_225 : Operation 1183 [1/1] (0.00ns)   --->   "%buff_A_56_addr = getelementptr i32 %buff_A_56, i64 0, i64 %zext_ln21" [src/gemm.c:24]   --->   Operation 1183 'getelementptr' 'buff_A_56_addr' <Predicate = true> <Delay = 0.00>
ST_225 : Operation 1184 [2/2] (1.23ns)   --->   "%buff_A_56_load = load i6 %buff_A_56_addr" [src/gemm.c:24]   --->   Operation 1184 'load' 'buff_A_56_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_225 : Operation 1185 [4/4] (6.43ns)   --->   "%add_53 = fadd i32 %mul50_53, i32 %add_52" [src/gemm.c:24]   --->   Operation 1185 'fadd' 'add_53' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_225 : Operation 1186 [1/3] (7.01ns)   --->   "%mul_54 = fmul i32 %buff_A_55_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 1186 'fmul' 'mul_54' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_225 : Operation 1187 [1/2] (1.23ns)   --->   "%buff_B_55_load = load i6 %buff_B_55_addr" [src/gemm.c:24]   --->   Operation 1187 'load' 'buff_B_55_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 226 <SV = 225> <Delay = 7.01>
ST_226 : Operation 1188 [1/2] (1.23ns)   --->   "%buff_A_56_load = load i6 %buff_A_56_addr" [src/gemm.c:24]   --->   Operation 1188 'load' 'buff_A_56_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_226 : Operation 1189 [3/4] (6.43ns)   --->   "%add_53 = fadd i32 %mul50_53, i32 %add_52" [src/gemm.c:24]   --->   Operation 1189 'fadd' 'add_53' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_226 : Operation 1190 [3/3] (7.01ns)   --->   "%mul50_54 = fmul i32 %mul_54, i32 %buff_B_55_load" [src/gemm.c:24]   --->   Operation 1190 'fmul' 'mul50_54' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 227 <SV = 226> <Delay = 7.01>
ST_227 : Operation 1191 [2/4] (6.43ns)   --->   "%add_53 = fadd i32 %mul50_53, i32 %add_52" [src/gemm.c:24]   --->   Operation 1191 'fadd' 'add_53' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 1192 [2/3] (7.01ns)   --->   "%mul50_54 = fmul i32 %mul_54, i32 %buff_B_55_load" [src/gemm.c:24]   --->   Operation 1192 'fmul' 'mul50_54' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 1193 [3/3] (7.01ns)   --->   "%mul_55 = fmul i32 %buff_A_56_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 1193 'fmul' 'mul_55' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 228 <SV = 227> <Delay = 7.01>
ST_228 : Operation 1194 [1/1] (0.00ns)   --->   "%buff_B_56_addr = getelementptr i32 %buff_B_56, i64 0, i64 %zext_ln22" [src/gemm.c:24]   --->   Operation 1194 'getelementptr' 'buff_B_56_addr' <Predicate = true> <Delay = 0.00>
ST_228 : Operation 1195 [1/4] (6.43ns)   --->   "%add_53 = fadd i32 %mul50_53, i32 %add_52" [src/gemm.c:24]   --->   Operation 1195 'fadd' 'add_53' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_228 : Operation 1196 [1/3] (7.01ns)   --->   "%mul50_54 = fmul i32 %mul_54, i32 %buff_B_55_load" [src/gemm.c:24]   --->   Operation 1196 'fmul' 'mul50_54' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_228 : Operation 1197 [2/3] (7.01ns)   --->   "%mul_55 = fmul i32 %buff_A_56_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 1197 'fmul' 'mul_55' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_228 : Operation 1198 [2/2] (1.23ns)   --->   "%buff_B_56_load = load i6 %buff_B_56_addr" [src/gemm.c:24]   --->   Operation 1198 'load' 'buff_B_56_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 229 <SV = 228> <Delay = 7.01>
ST_229 : Operation 1199 [1/1] (0.00ns)   --->   "%buff_A_57_addr = getelementptr i32 %buff_A_57, i64 0, i64 %zext_ln21" [src/gemm.c:24]   --->   Operation 1199 'getelementptr' 'buff_A_57_addr' <Predicate = true> <Delay = 0.00>
ST_229 : Operation 1200 [2/2] (1.23ns)   --->   "%buff_A_57_load = load i6 %buff_A_57_addr" [src/gemm.c:24]   --->   Operation 1200 'load' 'buff_A_57_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_229 : Operation 1201 [4/4] (6.43ns)   --->   "%add_54 = fadd i32 %mul50_54, i32 %add_53" [src/gemm.c:24]   --->   Operation 1201 'fadd' 'add_54' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 1202 [1/3] (7.01ns)   --->   "%mul_55 = fmul i32 %buff_A_56_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 1202 'fmul' 'mul_55' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 1203 [1/2] (1.23ns)   --->   "%buff_B_56_load = load i6 %buff_B_56_addr" [src/gemm.c:24]   --->   Operation 1203 'load' 'buff_B_56_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 230 <SV = 229> <Delay = 7.01>
ST_230 : Operation 1204 [1/2] (1.23ns)   --->   "%buff_A_57_load = load i6 %buff_A_57_addr" [src/gemm.c:24]   --->   Operation 1204 'load' 'buff_A_57_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_230 : Operation 1205 [3/4] (6.43ns)   --->   "%add_54 = fadd i32 %mul50_54, i32 %add_53" [src/gemm.c:24]   --->   Operation 1205 'fadd' 'add_54' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_230 : Operation 1206 [3/3] (7.01ns)   --->   "%mul50_55 = fmul i32 %mul_55, i32 %buff_B_56_load" [src/gemm.c:24]   --->   Operation 1206 'fmul' 'mul50_55' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 231 <SV = 230> <Delay = 7.01>
ST_231 : Operation 1207 [2/4] (6.43ns)   --->   "%add_54 = fadd i32 %mul50_54, i32 %add_53" [src/gemm.c:24]   --->   Operation 1207 'fadd' 'add_54' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_231 : Operation 1208 [2/3] (7.01ns)   --->   "%mul50_55 = fmul i32 %mul_55, i32 %buff_B_56_load" [src/gemm.c:24]   --->   Operation 1208 'fmul' 'mul50_55' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_231 : Operation 1209 [3/3] (7.01ns)   --->   "%mul_56 = fmul i32 %buff_A_57_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 1209 'fmul' 'mul_56' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 232 <SV = 231> <Delay = 7.01>
ST_232 : Operation 1210 [1/1] (0.00ns)   --->   "%buff_B_57_addr = getelementptr i32 %buff_B_57, i64 0, i64 %zext_ln22" [src/gemm.c:24]   --->   Operation 1210 'getelementptr' 'buff_B_57_addr' <Predicate = true> <Delay = 0.00>
ST_232 : Operation 1211 [1/4] (6.43ns)   --->   "%add_54 = fadd i32 %mul50_54, i32 %add_53" [src/gemm.c:24]   --->   Operation 1211 'fadd' 'add_54' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_232 : Operation 1212 [1/3] (7.01ns)   --->   "%mul50_55 = fmul i32 %mul_55, i32 %buff_B_56_load" [src/gemm.c:24]   --->   Operation 1212 'fmul' 'mul50_55' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_232 : Operation 1213 [2/3] (7.01ns)   --->   "%mul_56 = fmul i32 %buff_A_57_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 1213 'fmul' 'mul_56' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_232 : Operation 1214 [2/2] (1.23ns)   --->   "%buff_B_57_load = load i6 %buff_B_57_addr" [src/gemm.c:24]   --->   Operation 1214 'load' 'buff_B_57_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 233 <SV = 232> <Delay = 7.01>
ST_233 : Operation 1215 [1/1] (0.00ns)   --->   "%buff_A_58_addr = getelementptr i32 %buff_A_58, i64 0, i64 %zext_ln21" [src/gemm.c:24]   --->   Operation 1215 'getelementptr' 'buff_A_58_addr' <Predicate = true> <Delay = 0.00>
ST_233 : Operation 1216 [2/2] (1.23ns)   --->   "%buff_A_58_load = load i6 %buff_A_58_addr" [src/gemm.c:24]   --->   Operation 1216 'load' 'buff_A_58_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_233 : Operation 1217 [4/4] (6.43ns)   --->   "%add_55 = fadd i32 %mul50_55, i32 %add_54" [src/gemm.c:24]   --->   Operation 1217 'fadd' 'add_55' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_233 : Operation 1218 [1/3] (7.01ns)   --->   "%mul_56 = fmul i32 %buff_A_57_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 1218 'fmul' 'mul_56' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_233 : Operation 1219 [1/2] (1.23ns)   --->   "%buff_B_57_load = load i6 %buff_B_57_addr" [src/gemm.c:24]   --->   Operation 1219 'load' 'buff_B_57_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 234 <SV = 233> <Delay = 7.01>
ST_234 : Operation 1220 [1/2] (1.23ns)   --->   "%buff_A_58_load = load i6 %buff_A_58_addr" [src/gemm.c:24]   --->   Operation 1220 'load' 'buff_A_58_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_234 : Operation 1221 [3/4] (6.43ns)   --->   "%add_55 = fadd i32 %mul50_55, i32 %add_54" [src/gemm.c:24]   --->   Operation 1221 'fadd' 'add_55' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_234 : Operation 1222 [3/3] (7.01ns)   --->   "%mul50_56 = fmul i32 %mul_56, i32 %buff_B_57_load" [src/gemm.c:24]   --->   Operation 1222 'fmul' 'mul50_56' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 235 <SV = 234> <Delay = 7.01>
ST_235 : Operation 1223 [2/4] (6.43ns)   --->   "%add_55 = fadd i32 %mul50_55, i32 %add_54" [src/gemm.c:24]   --->   Operation 1223 'fadd' 'add_55' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_235 : Operation 1224 [2/3] (7.01ns)   --->   "%mul50_56 = fmul i32 %mul_56, i32 %buff_B_57_load" [src/gemm.c:24]   --->   Operation 1224 'fmul' 'mul50_56' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_235 : Operation 1225 [3/3] (7.01ns)   --->   "%mul_57 = fmul i32 %buff_A_58_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 1225 'fmul' 'mul_57' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 236 <SV = 235> <Delay = 7.01>
ST_236 : Operation 1226 [1/1] (0.00ns)   --->   "%buff_B_58_addr = getelementptr i32 %buff_B_58, i64 0, i64 %zext_ln22" [src/gemm.c:24]   --->   Operation 1226 'getelementptr' 'buff_B_58_addr' <Predicate = true> <Delay = 0.00>
ST_236 : Operation 1227 [1/4] (6.43ns)   --->   "%add_55 = fadd i32 %mul50_55, i32 %add_54" [src/gemm.c:24]   --->   Operation 1227 'fadd' 'add_55' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_236 : Operation 1228 [1/3] (7.01ns)   --->   "%mul50_56 = fmul i32 %mul_56, i32 %buff_B_57_load" [src/gemm.c:24]   --->   Operation 1228 'fmul' 'mul50_56' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_236 : Operation 1229 [2/3] (7.01ns)   --->   "%mul_57 = fmul i32 %buff_A_58_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 1229 'fmul' 'mul_57' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_236 : Operation 1230 [2/2] (1.23ns)   --->   "%buff_B_58_load = load i6 %buff_B_58_addr" [src/gemm.c:24]   --->   Operation 1230 'load' 'buff_B_58_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 237 <SV = 236> <Delay = 7.01>
ST_237 : Operation 1231 [1/1] (0.00ns)   --->   "%buff_A_59_addr = getelementptr i32 %buff_A_59, i64 0, i64 %zext_ln21" [src/gemm.c:24]   --->   Operation 1231 'getelementptr' 'buff_A_59_addr' <Predicate = true> <Delay = 0.00>
ST_237 : Operation 1232 [2/2] (1.23ns)   --->   "%buff_A_59_load = load i6 %buff_A_59_addr" [src/gemm.c:24]   --->   Operation 1232 'load' 'buff_A_59_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_237 : Operation 1233 [4/4] (6.43ns)   --->   "%add_56 = fadd i32 %mul50_56, i32 %add_55" [src/gemm.c:24]   --->   Operation 1233 'fadd' 'add_56' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_237 : Operation 1234 [1/3] (7.01ns)   --->   "%mul_57 = fmul i32 %buff_A_58_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 1234 'fmul' 'mul_57' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_237 : Operation 1235 [1/2] (1.23ns)   --->   "%buff_B_58_load = load i6 %buff_B_58_addr" [src/gemm.c:24]   --->   Operation 1235 'load' 'buff_B_58_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 238 <SV = 237> <Delay = 7.01>
ST_238 : Operation 1236 [1/2] (1.23ns)   --->   "%buff_A_59_load = load i6 %buff_A_59_addr" [src/gemm.c:24]   --->   Operation 1236 'load' 'buff_A_59_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_238 : Operation 1237 [3/4] (6.43ns)   --->   "%add_56 = fadd i32 %mul50_56, i32 %add_55" [src/gemm.c:24]   --->   Operation 1237 'fadd' 'add_56' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_238 : Operation 1238 [3/3] (7.01ns)   --->   "%mul50_57 = fmul i32 %mul_57, i32 %buff_B_58_load" [src/gemm.c:24]   --->   Operation 1238 'fmul' 'mul50_57' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 239 <SV = 238> <Delay = 7.01>
ST_239 : Operation 1239 [2/4] (6.43ns)   --->   "%add_56 = fadd i32 %mul50_56, i32 %add_55" [src/gemm.c:24]   --->   Operation 1239 'fadd' 'add_56' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_239 : Operation 1240 [2/3] (7.01ns)   --->   "%mul50_57 = fmul i32 %mul_57, i32 %buff_B_58_load" [src/gemm.c:24]   --->   Operation 1240 'fmul' 'mul50_57' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_239 : Operation 1241 [3/3] (7.01ns)   --->   "%mul_58 = fmul i32 %buff_A_59_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 1241 'fmul' 'mul_58' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 240 <SV = 239> <Delay = 7.01>
ST_240 : Operation 1242 [1/1] (0.00ns)   --->   "%buff_B_59_addr = getelementptr i32 %buff_B_59, i64 0, i64 %zext_ln22" [src/gemm.c:24]   --->   Operation 1242 'getelementptr' 'buff_B_59_addr' <Predicate = true> <Delay = 0.00>
ST_240 : Operation 1243 [1/4] (6.43ns)   --->   "%add_56 = fadd i32 %mul50_56, i32 %add_55" [src/gemm.c:24]   --->   Operation 1243 'fadd' 'add_56' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_240 : Operation 1244 [1/3] (7.01ns)   --->   "%mul50_57 = fmul i32 %mul_57, i32 %buff_B_58_load" [src/gemm.c:24]   --->   Operation 1244 'fmul' 'mul50_57' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_240 : Operation 1245 [2/3] (7.01ns)   --->   "%mul_58 = fmul i32 %buff_A_59_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 1245 'fmul' 'mul_58' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_240 : Operation 1246 [2/2] (1.23ns)   --->   "%buff_B_59_load = load i6 %buff_B_59_addr" [src/gemm.c:24]   --->   Operation 1246 'load' 'buff_B_59_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 241 <SV = 240> <Delay = 7.01>
ST_241 : Operation 1247 [1/1] (0.00ns)   --->   "%buff_A_60_addr = getelementptr i32 %buff_A_60, i64 0, i64 %zext_ln21" [src/gemm.c:24]   --->   Operation 1247 'getelementptr' 'buff_A_60_addr' <Predicate = true> <Delay = 0.00>
ST_241 : Operation 1248 [2/2] (1.23ns)   --->   "%buff_A_60_load = load i6 %buff_A_60_addr" [src/gemm.c:24]   --->   Operation 1248 'load' 'buff_A_60_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_241 : Operation 1249 [4/4] (6.43ns)   --->   "%add_57 = fadd i32 %mul50_57, i32 %add_56" [src/gemm.c:24]   --->   Operation 1249 'fadd' 'add_57' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_241 : Operation 1250 [1/3] (7.01ns)   --->   "%mul_58 = fmul i32 %buff_A_59_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 1250 'fmul' 'mul_58' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_241 : Operation 1251 [1/2] (1.23ns)   --->   "%buff_B_59_load = load i6 %buff_B_59_addr" [src/gemm.c:24]   --->   Operation 1251 'load' 'buff_B_59_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 242 <SV = 241> <Delay = 7.01>
ST_242 : Operation 1252 [1/2] (1.23ns)   --->   "%buff_A_60_load = load i6 %buff_A_60_addr" [src/gemm.c:24]   --->   Operation 1252 'load' 'buff_A_60_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_242 : Operation 1253 [3/4] (6.43ns)   --->   "%add_57 = fadd i32 %mul50_57, i32 %add_56" [src/gemm.c:24]   --->   Operation 1253 'fadd' 'add_57' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_242 : Operation 1254 [3/3] (7.01ns)   --->   "%mul50_58 = fmul i32 %mul_58, i32 %buff_B_59_load" [src/gemm.c:24]   --->   Operation 1254 'fmul' 'mul50_58' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 243 <SV = 242> <Delay = 7.01>
ST_243 : Operation 1255 [2/4] (6.43ns)   --->   "%add_57 = fadd i32 %mul50_57, i32 %add_56" [src/gemm.c:24]   --->   Operation 1255 'fadd' 'add_57' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_243 : Operation 1256 [2/3] (7.01ns)   --->   "%mul50_58 = fmul i32 %mul_58, i32 %buff_B_59_load" [src/gemm.c:24]   --->   Operation 1256 'fmul' 'mul50_58' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_243 : Operation 1257 [3/3] (7.01ns)   --->   "%mul_59 = fmul i32 %buff_A_60_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 1257 'fmul' 'mul_59' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 244 <SV = 243> <Delay = 7.01>
ST_244 : Operation 1258 [1/1] (0.00ns)   --->   "%buff_B_60_addr = getelementptr i32 %buff_B_60, i64 0, i64 %zext_ln22" [src/gemm.c:24]   --->   Operation 1258 'getelementptr' 'buff_B_60_addr' <Predicate = true> <Delay = 0.00>
ST_244 : Operation 1259 [1/4] (6.43ns)   --->   "%add_57 = fadd i32 %mul50_57, i32 %add_56" [src/gemm.c:24]   --->   Operation 1259 'fadd' 'add_57' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_244 : Operation 1260 [1/3] (7.01ns)   --->   "%mul50_58 = fmul i32 %mul_58, i32 %buff_B_59_load" [src/gemm.c:24]   --->   Operation 1260 'fmul' 'mul50_58' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_244 : Operation 1261 [2/3] (7.01ns)   --->   "%mul_59 = fmul i32 %buff_A_60_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 1261 'fmul' 'mul_59' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_244 : Operation 1262 [2/2] (1.23ns)   --->   "%buff_B_60_load = load i6 %buff_B_60_addr" [src/gemm.c:24]   --->   Operation 1262 'load' 'buff_B_60_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 245 <SV = 244> <Delay = 7.01>
ST_245 : Operation 1263 [1/1] (0.00ns)   --->   "%buff_A_61_addr = getelementptr i32 %buff_A_61, i64 0, i64 %zext_ln21" [src/gemm.c:24]   --->   Operation 1263 'getelementptr' 'buff_A_61_addr' <Predicate = true> <Delay = 0.00>
ST_245 : Operation 1264 [2/2] (1.23ns)   --->   "%buff_A_61_load = load i6 %buff_A_61_addr" [src/gemm.c:24]   --->   Operation 1264 'load' 'buff_A_61_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_245 : Operation 1265 [4/4] (6.43ns)   --->   "%add_58 = fadd i32 %mul50_58, i32 %add_57" [src/gemm.c:24]   --->   Operation 1265 'fadd' 'add_58' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_245 : Operation 1266 [1/3] (7.01ns)   --->   "%mul_59 = fmul i32 %buff_A_60_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 1266 'fmul' 'mul_59' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_245 : Operation 1267 [1/2] (1.23ns)   --->   "%buff_B_60_load = load i6 %buff_B_60_addr" [src/gemm.c:24]   --->   Operation 1267 'load' 'buff_B_60_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 246 <SV = 245> <Delay = 7.01>
ST_246 : Operation 1268 [1/2] (1.23ns)   --->   "%buff_A_61_load = load i6 %buff_A_61_addr" [src/gemm.c:24]   --->   Operation 1268 'load' 'buff_A_61_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_246 : Operation 1269 [3/4] (6.43ns)   --->   "%add_58 = fadd i32 %mul50_58, i32 %add_57" [src/gemm.c:24]   --->   Operation 1269 'fadd' 'add_58' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_246 : Operation 1270 [3/3] (7.01ns)   --->   "%mul50_59 = fmul i32 %mul_59, i32 %buff_B_60_load" [src/gemm.c:24]   --->   Operation 1270 'fmul' 'mul50_59' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 247 <SV = 246> <Delay = 7.01>
ST_247 : Operation 1271 [2/4] (6.43ns)   --->   "%add_58 = fadd i32 %mul50_58, i32 %add_57" [src/gemm.c:24]   --->   Operation 1271 'fadd' 'add_58' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_247 : Operation 1272 [2/3] (7.01ns)   --->   "%mul50_59 = fmul i32 %mul_59, i32 %buff_B_60_load" [src/gemm.c:24]   --->   Operation 1272 'fmul' 'mul50_59' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_247 : Operation 1273 [3/3] (7.01ns)   --->   "%mul_60 = fmul i32 %buff_A_61_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 1273 'fmul' 'mul_60' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 248 <SV = 247> <Delay = 7.01>
ST_248 : Operation 1274 [1/1] (0.00ns)   --->   "%buff_B_61_addr = getelementptr i32 %buff_B_61, i64 0, i64 %zext_ln22" [src/gemm.c:24]   --->   Operation 1274 'getelementptr' 'buff_B_61_addr' <Predicate = true> <Delay = 0.00>
ST_248 : Operation 1275 [1/4] (6.43ns)   --->   "%add_58 = fadd i32 %mul50_58, i32 %add_57" [src/gemm.c:24]   --->   Operation 1275 'fadd' 'add_58' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_248 : Operation 1276 [1/3] (7.01ns)   --->   "%mul50_59 = fmul i32 %mul_59, i32 %buff_B_60_load" [src/gemm.c:24]   --->   Operation 1276 'fmul' 'mul50_59' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_248 : Operation 1277 [2/3] (7.01ns)   --->   "%mul_60 = fmul i32 %buff_A_61_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 1277 'fmul' 'mul_60' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_248 : Operation 1278 [2/2] (1.23ns)   --->   "%buff_B_61_load = load i6 %buff_B_61_addr" [src/gemm.c:24]   --->   Operation 1278 'load' 'buff_B_61_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 249 <SV = 248> <Delay = 7.01>
ST_249 : Operation 1279 [1/1] (0.00ns)   --->   "%buff_A_62_addr = getelementptr i32 %buff_A_62, i64 0, i64 %zext_ln21" [src/gemm.c:24]   --->   Operation 1279 'getelementptr' 'buff_A_62_addr' <Predicate = true> <Delay = 0.00>
ST_249 : Operation 1280 [2/2] (1.23ns)   --->   "%buff_A_62_load = load i6 %buff_A_62_addr" [src/gemm.c:24]   --->   Operation 1280 'load' 'buff_A_62_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_249 : Operation 1281 [4/4] (6.43ns)   --->   "%add_59 = fadd i32 %mul50_59, i32 %add_58" [src/gemm.c:24]   --->   Operation 1281 'fadd' 'add_59' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_249 : Operation 1282 [1/3] (7.01ns)   --->   "%mul_60 = fmul i32 %buff_A_61_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 1282 'fmul' 'mul_60' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_249 : Operation 1283 [1/2] (1.23ns)   --->   "%buff_B_61_load = load i6 %buff_B_61_addr" [src/gemm.c:24]   --->   Operation 1283 'load' 'buff_B_61_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 250 <SV = 249> <Delay = 7.01>
ST_250 : Operation 1284 [1/2] (1.23ns)   --->   "%buff_A_62_load = load i6 %buff_A_62_addr" [src/gemm.c:24]   --->   Operation 1284 'load' 'buff_A_62_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_250 : Operation 1285 [3/4] (6.43ns)   --->   "%add_59 = fadd i32 %mul50_59, i32 %add_58" [src/gemm.c:24]   --->   Operation 1285 'fadd' 'add_59' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_250 : Operation 1286 [3/3] (7.01ns)   --->   "%mul50_60 = fmul i32 %mul_60, i32 %buff_B_61_load" [src/gemm.c:24]   --->   Operation 1286 'fmul' 'mul50_60' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 251 <SV = 250> <Delay = 7.01>
ST_251 : Operation 1287 [2/4] (6.43ns)   --->   "%add_59 = fadd i32 %mul50_59, i32 %add_58" [src/gemm.c:24]   --->   Operation 1287 'fadd' 'add_59' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_251 : Operation 1288 [2/3] (7.01ns)   --->   "%mul50_60 = fmul i32 %mul_60, i32 %buff_B_61_load" [src/gemm.c:24]   --->   Operation 1288 'fmul' 'mul50_60' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_251 : Operation 1289 [3/3] (7.01ns)   --->   "%mul_61 = fmul i32 %buff_A_62_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 1289 'fmul' 'mul_61' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 252 <SV = 251> <Delay = 7.01>
ST_252 : Operation 1290 [1/1] (0.00ns)   --->   "%buff_B_62_addr = getelementptr i32 %buff_B_62, i64 0, i64 %zext_ln22" [src/gemm.c:24]   --->   Operation 1290 'getelementptr' 'buff_B_62_addr' <Predicate = true> <Delay = 0.00>
ST_252 : Operation 1291 [1/4] (6.43ns)   --->   "%add_59 = fadd i32 %mul50_59, i32 %add_58" [src/gemm.c:24]   --->   Operation 1291 'fadd' 'add_59' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_252 : Operation 1292 [1/3] (7.01ns)   --->   "%mul50_60 = fmul i32 %mul_60, i32 %buff_B_61_load" [src/gemm.c:24]   --->   Operation 1292 'fmul' 'mul50_60' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_252 : Operation 1293 [2/3] (7.01ns)   --->   "%mul_61 = fmul i32 %buff_A_62_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 1293 'fmul' 'mul_61' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_252 : Operation 1294 [2/2] (1.23ns)   --->   "%buff_B_62_load = load i6 %buff_B_62_addr" [src/gemm.c:24]   --->   Operation 1294 'load' 'buff_B_62_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 253 <SV = 252> <Delay = 7.01>
ST_253 : Operation 1295 [1/1] (0.00ns)   --->   "%buff_A_63_addr = getelementptr i32 %buff_A_63, i64 0, i64 %zext_ln21" [src/gemm.c:24]   --->   Operation 1295 'getelementptr' 'buff_A_63_addr' <Predicate = true> <Delay = 0.00>
ST_253 : Operation 1296 [2/2] (1.23ns)   --->   "%buff_A_63_load = load i6 %buff_A_63_addr" [src/gemm.c:24]   --->   Operation 1296 'load' 'buff_A_63_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_253 : Operation 1297 [4/4] (6.43ns)   --->   "%add_60 = fadd i32 %mul50_60, i32 %add_59" [src/gemm.c:24]   --->   Operation 1297 'fadd' 'add_60' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_253 : Operation 1298 [1/3] (7.01ns)   --->   "%mul_61 = fmul i32 %buff_A_62_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 1298 'fmul' 'mul_61' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_253 : Operation 1299 [1/2] (1.23ns)   --->   "%buff_B_62_load = load i6 %buff_B_62_addr" [src/gemm.c:24]   --->   Operation 1299 'load' 'buff_B_62_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 254 <SV = 253> <Delay = 7.01>
ST_254 : Operation 1300 [1/2] (1.23ns)   --->   "%buff_A_63_load = load i6 %buff_A_63_addr" [src/gemm.c:24]   --->   Operation 1300 'load' 'buff_A_63_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_254 : Operation 1301 [3/4] (6.43ns)   --->   "%add_60 = fadd i32 %mul50_60, i32 %add_59" [src/gemm.c:24]   --->   Operation 1301 'fadd' 'add_60' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_254 : Operation 1302 [3/3] (7.01ns)   --->   "%mul50_61 = fmul i32 %mul_61, i32 %buff_B_62_load" [src/gemm.c:24]   --->   Operation 1302 'fmul' 'mul50_61' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 255 <SV = 254> <Delay = 7.01>
ST_255 : Operation 1303 [2/4] (6.43ns)   --->   "%add_60 = fadd i32 %mul50_60, i32 %add_59" [src/gemm.c:24]   --->   Operation 1303 'fadd' 'add_60' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_255 : Operation 1304 [2/3] (7.01ns)   --->   "%mul50_61 = fmul i32 %mul_61, i32 %buff_B_62_load" [src/gemm.c:24]   --->   Operation 1304 'fmul' 'mul50_61' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_255 : Operation 1305 [3/3] (7.01ns)   --->   "%mul_62 = fmul i32 %buff_A_63_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 1305 'fmul' 'mul_62' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 256 <SV = 255> <Delay = 7.01>
ST_256 : Operation 1306 [1/1] (0.00ns)   --->   "%buff_B_63_addr = getelementptr i32 %buff_B_63, i64 0, i64 %zext_ln22" [src/gemm.c:24]   --->   Operation 1306 'getelementptr' 'buff_B_63_addr' <Predicate = true> <Delay = 0.00>
ST_256 : Operation 1307 [1/4] (6.43ns)   --->   "%add_60 = fadd i32 %mul50_60, i32 %add_59" [src/gemm.c:24]   --->   Operation 1307 'fadd' 'add_60' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_256 : Operation 1308 [1/3] (7.01ns)   --->   "%mul50_61 = fmul i32 %mul_61, i32 %buff_B_62_load" [src/gemm.c:24]   --->   Operation 1308 'fmul' 'mul50_61' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_256 : Operation 1309 [2/3] (7.01ns)   --->   "%mul_62 = fmul i32 %buff_A_63_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 1309 'fmul' 'mul_62' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_256 : Operation 1310 [2/2] (1.23ns)   --->   "%buff_B_63_load = load i6 %buff_B_63_addr" [src/gemm.c:24]   --->   Operation 1310 'load' 'buff_B_63_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 257 <SV = 256> <Delay = 7.01>
ST_257 : Operation 1311 [4/4] (6.43ns)   --->   "%add_61 = fadd i32 %mul50_61, i32 %add_60" [src/gemm.c:24]   --->   Operation 1311 'fadd' 'add_61' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_257 : Operation 1312 [1/3] (7.01ns)   --->   "%mul_62 = fmul i32 %buff_A_63_load, i32 %alpha_read" [src/gemm.c:24]   --->   Operation 1312 'fmul' 'mul_62' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_257 : Operation 1313 [1/2] (1.23ns)   --->   "%buff_B_63_load = load i6 %buff_B_63_addr" [src/gemm.c:24]   --->   Operation 1313 'load' 'buff_B_63_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 258 <SV = 257> <Delay = 7.01>
ST_258 : Operation 1314 [3/4] (6.43ns)   --->   "%add_61 = fadd i32 %mul50_61, i32 %add_60" [src/gemm.c:24]   --->   Operation 1314 'fadd' 'add_61' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_258 : Operation 1315 [3/3] (7.01ns)   --->   "%mul50_62 = fmul i32 %mul_62, i32 %buff_B_63_load" [src/gemm.c:24]   --->   Operation 1315 'fmul' 'mul50_62' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 259 <SV = 258> <Delay = 7.01>
ST_259 : Operation 1316 [2/4] (6.43ns)   --->   "%add_61 = fadd i32 %mul50_61, i32 %add_60" [src/gemm.c:24]   --->   Operation 1316 'fadd' 'add_61' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_259 : Operation 1317 [2/3] (7.01ns)   --->   "%mul50_62 = fmul i32 %mul_62, i32 %buff_B_63_load" [src/gemm.c:24]   --->   Operation 1317 'fmul' 'mul50_62' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 260 <SV = 259> <Delay = 7.01>
ST_260 : Operation 1318 [1/4] (6.43ns)   --->   "%add_61 = fadd i32 %mul50_61, i32 %add_60" [src/gemm.c:24]   --->   Operation 1318 'fadd' 'add_61' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_260 : Operation 1319 [1/3] (7.01ns)   --->   "%mul50_62 = fmul i32 %mul_62, i32 %buff_B_63_load" [src/gemm.c:24]   --->   Operation 1319 'fmul' 'mul50_62' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 261 <SV = 260> <Delay = 6.43>
ST_261 : Operation 1320 [4/4] (6.43ns)   --->   "%add_62 = fadd i32 %mul50_62, i32 %add_61" [src/gemm.c:24]   --->   Operation 1320 'fadd' 'add_62' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 262 <SV = 261> <Delay = 6.43>
ST_262 : Operation 1321 [3/4] (6.43ns)   --->   "%add_62 = fadd i32 %mul50_62, i32 %add_61" [src/gemm.c:24]   --->   Operation 1321 'fadd' 'add_62' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 263 <SV = 262> <Delay = 6.43>
ST_263 : Operation 1322 [2/4] (6.43ns)   --->   "%add_62 = fadd i32 %mul50_62, i32 %add_61" [src/gemm.c:24]   --->   Operation 1322 'fadd' 'add_62' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 264 <SV = 263> <Delay = 6.43>
ST_264 : Operation 1323 [1/4] (6.43ns)   --->   "%add_62 = fadd i32 %mul50_62, i32 %add_61" [src/gemm.c:24]   --->   Operation 1323 'fadd' 'add_62' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_264 : Operation 1329 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 1329 'ret' 'ret_ln0' <Predicate = (icmp_ln21)> <Delay = 0.00>

State 265 <SV = 264> <Delay = 1.23>
ST_265 : Operation 1324 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @lp1_lp2_str"   --->   Operation 1324 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_265 : Operation 1325 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096"   --->   Operation 1325 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_265 : Operation 1326 [1/1] (0.00ns)   --->   "%specpipeline_ln5 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [src/gemm.c:5]   --->   Operation 1326 'specpipeline' 'specpipeline_ln5' <Predicate = true> <Delay = 0.00>
ST_265 : Operation 1327 [1/1] (1.23ns)   --->   "%store_ln24 = store i32 %add_62, i12 %tmp1_addr" [src/gemm.c:24]   --->   Operation 1327 'store' 'store_ln24' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_265 : Operation 1328 [1/1] (0.00ns)   --->   "%br_ln22 = br void %lp3" [src/gemm.c:22]   --->   Operation 1328 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 2.797ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln5', src/gemm.c:5) of constant 0 on local variable 'i', src/gemm.c:5 [136]  (0.427 ns)
	'load' operation 7 bit ('i_load', src/gemm.c:21) on local variable 'i', src/gemm.c:5 [146]  (0.000 ns)
	'add' operation 7 bit ('add_ln21', src/gemm.c:21) [147]  (0.773 ns)
	'select' operation 7 bit ('select_ln21', src/gemm.c:21) [152]  (0.360 ns)
	'getelementptr' operation 6 bit ('buff_A_addr', src/gemm.c:24) [156]  (0.000 ns)
	'load' operation 32 bit ('buff_A_load', src/gemm.c:24) on array 'buff_A' [220]  (1.237 ns)

 <State 2>: 1.237ns
The critical path consists of the following:
	'load' operation 32 bit ('buff_A_load', src/gemm.c:24) on array 'buff_A' [220]  (1.237 ns)

 <State 3>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul', src/gemm.c:24) [291]  (7.016 ns)

 <State 4>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul', src/gemm.c:24) [291]  (7.016 ns)

 <State 5>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul', src/gemm.c:24) [291]  (7.016 ns)

 <State 6>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul1', src/gemm.c:24) [357]  (7.016 ns)

 <State 7>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul1', src/gemm.c:24) [357]  (7.016 ns)

 <State 8>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul1', src/gemm.c:24) [357]  (7.016 ns)

 <State 9>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_1', src/gemm.c:24) [359]  (7.016 ns)

 <State 10>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_1', src/gemm.c:24) [361]  (7.016 ns)

 <State 11>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_1', src/gemm.c:24) [361]  (7.016 ns)

 <State 12>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_1', src/gemm.c:24) [361]  (7.016 ns)

 <State 13>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_2', src/gemm.c:24) [363]  (7.016 ns)

 <State 14>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_2', src/gemm.c:24) [365]  (7.016 ns)

 <State 15>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_2', src/gemm.c:24) [365]  (7.016 ns)

 <State 16>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_2', src/gemm.c:24) [365]  (7.016 ns)

 <State 17>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_3', src/gemm.c:24) [367]  (7.016 ns)

 <State 18>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_3', src/gemm.c:24) [369]  (7.016 ns)

 <State 19>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_3', src/gemm.c:24) [369]  (7.016 ns)

 <State 20>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_3', src/gemm.c:24) [369]  (7.016 ns)

 <State 21>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_4', src/gemm.c:24) [371]  (7.016 ns)

 <State 22>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_4', src/gemm.c:24) [373]  (7.016 ns)

 <State 23>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_4', src/gemm.c:24) [373]  (7.016 ns)

 <State 24>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_4', src/gemm.c:24) [373]  (7.016 ns)

 <State 25>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_5', src/gemm.c:24) [375]  (7.016 ns)

 <State 26>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_5', src/gemm.c:24) [377]  (7.016 ns)

 <State 27>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_5', src/gemm.c:24) [377]  (7.016 ns)

 <State 28>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_5', src/gemm.c:24) [377]  (7.016 ns)

 <State 29>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_6', src/gemm.c:24) [379]  (7.016 ns)

 <State 30>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_6', src/gemm.c:24) [381]  (7.016 ns)

 <State 31>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_6', src/gemm.c:24) [381]  (7.016 ns)

 <State 32>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_6', src/gemm.c:24) [381]  (7.016 ns)

 <State 33>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_7', src/gemm.c:24) [383]  (7.016 ns)

 <State 34>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_7', src/gemm.c:24) [385]  (7.016 ns)

 <State 35>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_7', src/gemm.c:24) [385]  (7.016 ns)

 <State 36>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_7', src/gemm.c:24) [385]  (7.016 ns)

 <State 37>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_8', src/gemm.c:24) [387]  (7.016 ns)

 <State 38>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_8', src/gemm.c:24) [389]  (7.016 ns)

 <State 39>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_8', src/gemm.c:24) [389]  (7.016 ns)

 <State 40>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_8', src/gemm.c:24) [389]  (7.016 ns)

 <State 41>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_9', src/gemm.c:24) [391]  (7.016 ns)

 <State 42>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_9', src/gemm.c:24) [393]  (7.016 ns)

 <State 43>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_9', src/gemm.c:24) [393]  (7.016 ns)

 <State 44>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_9', src/gemm.c:24) [393]  (7.016 ns)

 <State 45>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_s', src/gemm.c:24) [395]  (7.016 ns)

 <State 46>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_s', src/gemm.c:24) [397]  (7.016 ns)

 <State 47>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_s', src/gemm.c:24) [397]  (7.016 ns)

 <State 48>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_s', src/gemm.c:24) [397]  (7.016 ns)

 <State 49>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_10', src/gemm.c:24) [399]  (7.016 ns)

 <State 50>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_10', src/gemm.c:24) [401]  (7.016 ns)

 <State 51>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_10', src/gemm.c:24) [401]  (7.016 ns)

 <State 52>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_10', src/gemm.c:24) [401]  (7.016 ns)

 <State 53>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_11', src/gemm.c:24) [403]  (7.016 ns)

 <State 54>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_11', src/gemm.c:24) [405]  (7.016 ns)

 <State 55>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_11', src/gemm.c:24) [405]  (7.016 ns)

 <State 56>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_11', src/gemm.c:24) [405]  (7.016 ns)

 <State 57>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_12', src/gemm.c:24) [407]  (7.016 ns)

 <State 58>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_12', src/gemm.c:24) [409]  (7.016 ns)

 <State 59>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_12', src/gemm.c:24) [409]  (7.016 ns)

 <State 60>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_12', src/gemm.c:24) [409]  (7.016 ns)

 <State 61>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_13', src/gemm.c:24) [411]  (7.016 ns)

 <State 62>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_13', src/gemm.c:24) [413]  (7.016 ns)

 <State 63>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_13', src/gemm.c:24) [413]  (7.016 ns)

 <State 64>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_13', src/gemm.c:24) [413]  (7.016 ns)

 <State 65>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_14', src/gemm.c:24) [415]  (7.016 ns)

 <State 66>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_14', src/gemm.c:24) [417]  (7.016 ns)

 <State 67>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_14', src/gemm.c:24) [417]  (7.016 ns)

 <State 68>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_14', src/gemm.c:24) [417]  (7.016 ns)

 <State 69>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_15', src/gemm.c:24) [419]  (7.016 ns)

 <State 70>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_15', src/gemm.c:24) [421]  (7.016 ns)

 <State 71>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_15', src/gemm.c:24) [421]  (7.016 ns)

 <State 72>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_15', src/gemm.c:24) [421]  (7.016 ns)

 <State 73>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_16', src/gemm.c:24) [423]  (7.016 ns)

 <State 74>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_16', src/gemm.c:24) [425]  (7.016 ns)

 <State 75>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_16', src/gemm.c:24) [425]  (7.016 ns)

 <State 76>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_16', src/gemm.c:24) [425]  (7.016 ns)

 <State 77>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_17', src/gemm.c:24) [427]  (7.016 ns)

 <State 78>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_17', src/gemm.c:24) [429]  (7.016 ns)

 <State 79>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_17', src/gemm.c:24) [429]  (7.016 ns)

 <State 80>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_17', src/gemm.c:24) [429]  (7.016 ns)

 <State 81>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_18', src/gemm.c:24) [431]  (7.016 ns)

 <State 82>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_18', src/gemm.c:24) [433]  (7.016 ns)

 <State 83>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_18', src/gemm.c:24) [433]  (7.016 ns)

 <State 84>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_18', src/gemm.c:24) [433]  (7.016 ns)

 <State 85>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_19', src/gemm.c:24) [435]  (7.016 ns)

 <State 86>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_19', src/gemm.c:24) [437]  (7.016 ns)

 <State 87>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_19', src/gemm.c:24) [437]  (7.016 ns)

 <State 88>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_19', src/gemm.c:24) [437]  (7.016 ns)

 <State 89>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_20', src/gemm.c:24) [439]  (7.016 ns)

 <State 90>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_20', src/gemm.c:24) [441]  (7.016 ns)

 <State 91>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_20', src/gemm.c:24) [441]  (7.016 ns)

 <State 92>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_20', src/gemm.c:24) [441]  (7.016 ns)

 <State 93>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_21', src/gemm.c:24) [443]  (7.016 ns)

 <State 94>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_21', src/gemm.c:24) [445]  (7.016 ns)

 <State 95>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_21', src/gemm.c:24) [445]  (7.016 ns)

 <State 96>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_21', src/gemm.c:24) [445]  (7.016 ns)

 <State 97>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_22', src/gemm.c:24) [447]  (7.016 ns)

 <State 98>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_22', src/gemm.c:24) [449]  (7.016 ns)

 <State 99>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_22', src/gemm.c:24) [449]  (7.016 ns)

 <State 100>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_22', src/gemm.c:24) [449]  (7.016 ns)

 <State 101>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_23', src/gemm.c:24) [451]  (7.016 ns)

 <State 102>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_23', src/gemm.c:24) [453]  (7.016 ns)

 <State 103>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_23', src/gemm.c:24) [453]  (7.016 ns)

 <State 104>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_23', src/gemm.c:24) [453]  (7.016 ns)

 <State 105>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_24', src/gemm.c:24) [455]  (7.016 ns)

 <State 106>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_24', src/gemm.c:24) [457]  (7.016 ns)

 <State 107>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_24', src/gemm.c:24) [457]  (7.016 ns)

 <State 108>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_24', src/gemm.c:24) [457]  (7.016 ns)

 <State 109>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_25', src/gemm.c:24) [459]  (7.016 ns)

 <State 110>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_25', src/gemm.c:24) [461]  (7.016 ns)

 <State 111>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_25', src/gemm.c:24) [461]  (7.016 ns)

 <State 112>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_25', src/gemm.c:24) [461]  (7.016 ns)

 <State 113>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_26', src/gemm.c:24) [463]  (7.016 ns)

 <State 114>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_26', src/gemm.c:24) [465]  (7.016 ns)

 <State 115>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_26', src/gemm.c:24) [465]  (7.016 ns)

 <State 116>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_26', src/gemm.c:24) [465]  (7.016 ns)

 <State 117>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_27', src/gemm.c:24) [467]  (7.016 ns)

 <State 118>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_27', src/gemm.c:24) [469]  (7.016 ns)

 <State 119>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_27', src/gemm.c:24) [469]  (7.016 ns)

 <State 120>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_27', src/gemm.c:24) [469]  (7.016 ns)

 <State 121>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_28', src/gemm.c:24) [471]  (7.016 ns)

 <State 122>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_28', src/gemm.c:24) [473]  (7.016 ns)

 <State 123>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_28', src/gemm.c:24) [473]  (7.016 ns)

 <State 124>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_28', src/gemm.c:24) [473]  (7.016 ns)

 <State 125>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_29', src/gemm.c:24) [475]  (7.016 ns)

 <State 126>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_29', src/gemm.c:24) [477]  (7.016 ns)

 <State 127>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_29', src/gemm.c:24) [477]  (7.016 ns)

 <State 128>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_29', src/gemm.c:24) [477]  (7.016 ns)

 <State 129>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_30', src/gemm.c:24) [479]  (7.016 ns)

 <State 130>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_30', src/gemm.c:24) [481]  (7.016 ns)

 <State 131>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_30', src/gemm.c:24) [481]  (7.016 ns)

 <State 132>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_30', src/gemm.c:24) [481]  (7.016 ns)

 <State 133>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_31', src/gemm.c:24) [483]  (7.016 ns)

 <State 134>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_31', src/gemm.c:24) [485]  (7.016 ns)

 <State 135>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_31', src/gemm.c:24) [485]  (7.016 ns)

 <State 136>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_31', src/gemm.c:24) [485]  (7.016 ns)

 <State 137>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_32', src/gemm.c:24) [487]  (7.016 ns)

 <State 138>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_32', src/gemm.c:24) [489]  (7.016 ns)

 <State 139>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_32', src/gemm.c:24) [489]  (7.016 ns)

 <State 140>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_32', src/gemm.c:24) [489]  (7.016 ns)

 <State 141>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_33', src/gemm.c:24) [491]  (7.016 ns)

 <State 142>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_33', src/gemm.c:24) [493]  (7.016 ns)

 <State 143>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_33', src/gemm.c:24) [493]  (7.016 ns)

 <State 144>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_33', src/gemm.c:24) [493]  (7.016 ns)

 <State 145>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_34', src/gemm.c:24) [495]  (7.016 ns)

 <State 146>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_34', src/gemm.c:24) [497]  (7.016 ns)

 <State 147>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_34', src/gemm.c:24) [497]  (7.016 ns)

 <State 148>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_34', src/gemm.c:24) [497]  (7.016 ns)

 <State 149>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_35', src/gemm.c:24) [499]  (7.016 ns)

 <State 150>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_35', src/gemm.c:24) [501]  (7.016 ns)

 <State 151>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_35', src/gemm.c:24) [501]  (7.016 ns)

 <State 152>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_35', src/gemm.c:24) [501]  (7.016 ns)

 <State 153>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_36', src/gemm.c:24) [503]  (7.016 ns)

 <State 154>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_36', src/gemm.c:24) [505]  (7.016 ns)

 <State 155>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_36', src/gemm.c:24) [505]  (7.016 ns)

 <State 156>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_36', src/gemm.c:24) [505]  (7.016 ns)

 <State 157>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_37', src/gemm.c:24) [507]  (7.016 ns)

 <State 158>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_37', src/gemm.c:24) [509]  (7.016 ns)

 <State 159>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_37', src/gemm.c:24) [509]  (7.016 ns)

 <State 160>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_37', src/gemm.c:24) [509]  (7.016 ns)

 <State 161>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_38', src/gemm.c:24) [511]  (7.016 ns)

 <State 162>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_38', src/gemm.c:24) [513]  (7.016 ns)

 <State 163>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_38', src/gemm.c:24) [513]  (7.016 ns)

 <State 164>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_38', src/gemm.c:24) [513]  (7.016 ns)

 <State 165>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_39', src/gemm.c:24) [515]  (7.016 ns)

 <State 166>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_39', src/gemm.c:24) [517]  (7.016 ns)

 <State 167>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_39', src/gemm.c:24) [517]  (7.016 ns)

 <State 168>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_39', src/gemm.c:24) [517]  (7.016 ns)

 <State 169>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_40', src/gemm.c:24) [519]  (7.016 ns)

 <State 170>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_40', src/gemm.c:24) [521]  (7.016 ns)

 <State 171>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_40', src/gemm.c:24) [521]  (7.016 ns)

 <State 172>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_40', src/gemm.c:24) [521]  (7.016 ns)

 <State 173>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_41', src/gemm.c:24) [523]  (7.016 ns)

 <State 174>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_41', src/gemm.c:24) [525]  (7.016 ns)

 <State 175>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_41', src/gemm.c:24) [525]  (7.016 ns)

 <State 176>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_41', src/gemm.c:24) [525]  (7.016 ns)

 <State 177>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_42', src/gemm.c:24) [527]  (7.016 ns)

 <State 178>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_42', src/gemm.c:24) [529]  (7.016 ns)

 <State 179>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_42', src/gemm.c:24) [529]  (7.016 ns)

 <State 180>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_42', src/gemm.c:24) [529]  (7.016 ns)

 <State 181>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_43', src/gemm.c:24) [531]  (7.016 ns)

 <State 182>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_43', src/gemm.c:24) [533]  (7.016 ns)

 <State 183>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_43', src/gemm.c:24) [533]  (7.016 ns)

 <State 184>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_43', src/gemm.c:24) [533]  (7.016 ns)

 <State 185>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_44', src/gemm.c:24) [535]  (7.016 ns)

 <State 186>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_44', src/gemm.c:24) [537]  (7.016 ns)

 <State 187>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_44', src/gemm.c:24) [537]  (7.016 ns)

 <State 188>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_44', src/gemm.c:24) [537]  (7.016 ns)

 <State 189>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_45', src/gemm.c:24) [539]  (7.016 ns)

 <State 190>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_45', src/gemm.c:24) [541]  (7.016 ns)

 <State 191>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_45', src/gemm.c:24) [541]  (7.016 ns)

 <State 192>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_45', src/gemm.c:24) [541]  (7.016 ns)

 <State 193>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_46', src/gemm.c:24) [543]  (7.016 ns)

 <State 194>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_46', src/gemm.c:24) [545]  (7.016 ns)

 <State 195>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_46', src/gemm.c:24) [545]  (7.016 ns)

 <State 196>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_46', src/gemm.c:24) [545]  (7.016 ns)

 <State 197>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_47', src/gemm.c:24) [547]  (7.016 ns)

 <State 198>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_47', src/gemm.c:24) [549]  (7.016 ns)

 <State 199>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_47', src/gemm.c:24) [549]  (7.016 ns)

 <State 200>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_47', src/gemm.c:24) [549]  (7.016 ns)

 <State 201>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_48', src/gemm.c:24) [551]  (7.016 ns)

 <State 202>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_48', src/gemm.c:24) [553]  (7.016 ns)

 <State 203>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_48', src/gemm.c:24) [553]  (7.016 ns)

 <State 204>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_48', src/gemm.c:24) [553]  (7.016 ns)

 <State 205>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_49', src/gemm.c:24) [555]  (7.016 ns)

 <State 206>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_49', src/gemm.c:24) [557]  (7.016 ns)

 <State 207>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_49', src/gemm.c:24) [557]  (7.016 ns)

 <State 208>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_49', src/gemm.c:24) [557]  (7.016 ns)

 <State 209>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_50', src/gemm.c:24) [559]  (7.016 ns)

 <State 210>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_50', src/gemm.c:24) [561]  (7.016 ns)

 <State 211>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_50', src/gemm.c:24) [561]  (7.016 ns)

 <State 212>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_50', src/gemm.c:24) [561]  (7.016 ns)

 <State 213>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_51', src/gemm.c:24) [563]  (7.016 ns)

 <State 214>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_51', src/gemm.c:24) [565]  (7.016 ns)

 <State 215>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_51', src/gemm.c:24) [565]  (7.016 ns)

 <State 216>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_51', src/gemm.c:24) [565]  (7.016 ns)

 <State 217>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_52', src/gemm.c:24) [567]  (7.016 ns)

 <State 218>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_52', src/gemm.c:24) [569]  (7.016 ns)

 <State 219>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_52', src/gemm.c:24) [569]  (7.016 ns)

 <State 220>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_52', src/gemm.c:24) [569]  (7.016 ns)

 <State 221>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_53', src/gemm.c:24) [571]  (7.016 ns)

 <State 222>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_53', src/gemm.c:24) [573]  (7.016 ns)

 <State 223>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_53', src/gemm.c:24) [573]  (7.016 ns)

 <State 224>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_53', src/gemm.c:24) [573]  (7.016 ns)

 <State 225>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_54', src/gemm.c:24) [575]  (7.016 ns)

 <State 226>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_54', src/gemm.c:24) [577]  (7.016 ns)

 <State 227>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_54', src/gemm.c:24) [577]  (7.016 ns)

 <State 228>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_54', src/gemm.c:24) [577]  (7.016 ns)

 <State 229>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_55', src/gemm.c:24) [579]  (7.016 ns)

 <State 230>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_55', src/gemm.c:24) [581]  (7.016 ns)

 <State 231>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_55', src/gemm.c:24) [581]  (7.016 ns)

 <State 232>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_55', src/gemm.c:24) [581]  (7.016 ns)

 <State 233>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_56', src/gemm.c:24) [583]  (7.016 ns)

 <State 234>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_56', src/gemm.c:24) [585]  (7.016 ns)

 <State 235>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_56', src/gemm.c:24) [585]  (7.016 ns)

 <State 236>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_56', src/gemm.c:24) [585]  (7.016 ns)

 <State 237>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_57', src/gemm.c:24) [587]  (7.016 ns)

 <State 238>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_57', src/gemm.c:24) [589]  (7.016 ns)

 <State 239>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_57', src/gemm.c:24) [589]  (7.016 ns)

 <State 240>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_57', src/gemm.c:24) [589]  (7.016 ns)

 <State 241>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_58', src/gemm.c:24) [591]  (7.016 ns)

 <State 242>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_58', src/gemm.c:24) [593]  (7.016 ns)

 <State 243>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_58', src/gemm.c:24) [593]  (7.016 ns)

 <State 244>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_58', src/gemm.c:24) [593]  (7.016 ns)

 <State 245>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_59', src/gemm.c:24) [595]  (7.016 ns)

 <State 246>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_59', src/gemm.c:24) [597]  (7.016 ns)

 <State 247>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_59', src/gemm.c:24) [597]  (7.016 ns)

 <State 248>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_59', src/gemm.c:24) [597]  (7.016 ns)

 <State 249>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_60', src/gemm.c:24) [599]  (7.016 ns)

 <State 250>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_60', src/gemm.c:24) [601]  (7.016 ns)

 <State 251>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_60', src/gemm.c:24) [601]  (7.016 ns)

 <State 252>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_60', src/gemm.c:24) [601]  (7.016 ns)

 <State 253>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_61', src/gemm.c:24) [603]  (7.016 ns)

 <State 254>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_61', src/gemm.c:24) [605]  (7.016 ns)

 <State 255>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_61', src/gemm.c:24) [605]  (7.016 ns)

 <State 256>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_61', src/gemm.c:24) [605]  (7.016 ns)

 <State 257>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_62', src/gemm.c:24) [607]  (7.016 ns)

 <State 258>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_62', src/gemm.c:24) [609]  (7.016 ns)

 <State 259>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_62', src/gemm.c:24) [609]  (7.016 ns)

 <State 260>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul50_62', src/gemm.c:24) [609]  (7.016 ns)

 <State 261>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_62', src/gemm.c:24) [610]  (6.437 ns)

 <State 262>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_62', src/gemm.c:24) [610]  (6.437 ns)

 <State 263>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_62', src/gemm.c:24) [610]  (6.437 ns)

 <State 264>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_62', src/gemm.c:24) [610]  (6.437 ns)

 <State 265>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln24', src/gemm.c:24) of variable 'add_62', src/gemm.c:24 on array 'tmp1' [611]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
	State 234
	State 235
	State 236
	State 237
	State 238
	State 239
	State 240
	State 241
	State 242
	State 243
	State 244
	State 245
	State 246
	State 247
	State 248
	State 249
	State 250
	State 251
	State 252
	State 253
	State 254
	State 255
	State 256
	State 257
	State 258
	State 259
	State 260
	State 261
	State 262
	State 263
	State 264
	State 265


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
