// Seed: 3741871344
module module_0 (
    input  wire  id_0,
    output uwire id_1
);
endmodule
module module_1 (
    output wand id_0,
    input tri0 id_1,
    output wire id_2,
    output tri0 id_3,
    output uwire id_4,
    input supply1 id_5
    , id_8,
    output tri id_6
);
  logic [7:0] id_9;
  module_0 modCall_1 (
      id_5,
      id_3
  );
  assign id_9[1'b0 :-1] = id_8;
endmodule
module module_2 (
    input wire id_0,
    input tri1 id_1,
    input supply0 id_2,
    input tri id_3,
    input wire id_4,
    output wand id_5,
    output wor id_6,
    input tri0 id_7,
    input tri id_8,
    input tri0 id_9,
    input tri0 id_10
);
  uwire id_12 = -1'b0;
  module_0 modCall_1 (
      id_10,
      id_5
  );
endmodule
