// Seed: 1717004819
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    output logic id_1,
    output reg id_2,
    output id_3,
    input id_4,
    inout id_5,
    output id_6,
    output id_7
);
  tri1  id_8;
  logic id_9;
  always @(1 or posedge id_0) id_2 <= id_4 | id_9 == id_8[1'b0];
endmodule
