// Seed: 3161588393
module module_0 (
    input tri1 module_0
    , id_8,
    input tri1 id_1,
    output supply1 id_2,
    output supply0 id_3,
    input wor id_4,
    input tri id_5,
    output tri id_6
);
  assign id_8 = id_1;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input uwire id_0,
    input tri id_1,
    output wand id_2,
    input uwire id_3,
    input wor id_4,
    input wor id_5,
    input uwire id_6,
    input uwire id_7,
    output wire id_8,
    output wor id_9,
    input supply0 id_10,
    input supply1 id_11,
    input wand id_12,
    input supply1 id_13
);
  logic id_15;
  assign id_8 = id_12;
  assign id_2 = 1'b0;
  module_0 modCall_1 (
      id_0,
      id_11,
      id_9,
      id_2,
      id_4,
      id_4,
      id_2
  );
endmodule
