==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 28% 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 222.949 MB.
INFO: [HLS 200-10] Analyzing design file 'dma_ps.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 18.33 seconds. CPU system time: 1.14 seconds. Elapsed time: 23.04 seconds; current allocated memory: 228.270 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 73 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 60 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 51 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 49 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 49 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 209 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 140 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 140 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 138 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 172 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 140 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 68 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 68 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 68 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 106 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 107 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'exp_reduce_::exp(float)' into 'hls::expf(float)' (/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c++/expfloat.cpp:22:9)
INFO: [HLS 214-131] Inlining function 'hls::expf(float)' into 'activ(float*, int)' (dma_ps.cpp:14:14)
INFO: [HLS 214-248] Applying array_partition to 'temp': Complete partitioning on dimension 1. (dma_ps.cpp:7:9)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_6_1> at dma_ps.cpp:6:18 
INFO: [HLS 214-291] Loop 'VITIS_LOOP_10_2' is marked as complete unroll implied by the pipeline pragma (dma_ps.cpp:10:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_13_3' is marked as complete unroll implied by the pipeline pragma (dma_ps.cpp:13:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_17_4' is marked as complete unroll implied by the pipeline pragma (dma_ps.cpp:17:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_10_2' (dma_ps.cpp:10:19) in function 'activ' completely with a factor of 16 (dma_ps.cpp:2:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_13_3' (dma_ps.cpp:13:20) in function 'activ' completely with a factor of 16 (dma_ps.cpp:2:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_17_4' (dma_ps.cpp:17:20) in function 'activ' completely with a factor of 16 (dma_ps.cpp:2:0)
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (dma_ps.cpp:10:19)
INFO: [HLS 214-115] Multiple burst writes of length 16 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (dma_ps.cpp:17:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.29 seconds. CPU system time: 0.3 seconds. Elapsed time: 8.75 seconds; current allocated memory: 229.707 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 229.707 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.83 seconds; current allocated memory: 230.113 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 230.684 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 253.188 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 253.188 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'activ' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activ' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_6_1'.
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'VITIS_LOOP_6_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus response operation ('empty_18', dma_ps.cpp:6) on port 'gmem' (dma_ps.cpp:6) and bus request operation ('empty_16', dma_ps.cpp:10) on port 'gmem' (dma_ps.cpp:10).
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'VITIS_LOOP_6_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus response operation ('empty_18', dma_ps.cpp:6) on port 'gmem' (dma_ps.cpp:6) and bus request operation ('empty_16', dma_ps.cpp:10) on port 'gmem' (dma_ps.cpp:10).
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'VITIS_LOOP_6_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus response operation ('empty_18', dma_ps.cpp:6) on port 'gmem' (dma_ps.cpp:6) and bus request operation ('empty_16', dma_ps.cpp:10) on port 'gmem' (dma_ps.cpp:10).
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'VITIS_LOOP_6_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus response operation ('empty_18', dma_ps.cpp:6) on port 'gmem' (dma_ps.cpp:6) and bus request operation ('empty_16', dma_ps.cpp:10) on port 'gmem' (dma_ps.cpp:10).
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'VITIS_LOOP_6_1'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between bus response operation ('empty_18', dma_ps.cpp:6) on port 'gmem' (dma_ps.cpp:6) and bus request operation ('empty_16', dma_ps.cpp:10) on port 'gmem' (dma_ps.cpp:10).
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'VITIS_LOOP_6_1'): Unable to enforce a carried dependence constraint (II = 43, distance = 1, offset = 1) between bus response operation ('empty_18', dma_ps.cpp:6) on port 'gmem' (dma_ps.cpp:6) and bus request operation ('empty_16', dma_ps.cpp:10) on port 'gmem' (dma_ps.cpp:10).
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'VITIS_LOOP_6_1'): Unable to enforce a carried dependence constraint (II = 45, distance = 1, offset = 1) between bus response operation ('empty_18', dma_ps.cpp:6) on port 'gmem' (dma_ps.cpp:6) and bus request operation ('empty_16', dma_ps.cpp:10) on port 'gmem' (dma_ps.cpp:10).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 46, Depth = 47, loop 'VITIS_LOOP_6_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 253.188 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 253.188 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activ' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'activ/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'activ/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'activ/N' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'activ' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'N' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'activ'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 253.188 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.24 seconds; current allocated memory: 253.566 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 264.852 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for activ.
INFO: [VLOG 209-307] Generating Verilog RTL for activ.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 138.89 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 21.77 seconds. CPU system time: 1.57 seconds. Elapsed time: 34.53 seconds; current allocated memory: 41.973 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.8ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 28% 
INFO: [HLS 200-1510] Running: source ./dma_ps/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name activ activ 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 258.230 MB.
INFO: [HLS 200-10] Analyzing design file 'dma_ps.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 18.15 seconds. CPU system time: 1.08 seconds. Elapsed time: 19.23 seconds; current allocated memory: 263.160 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 73 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 129 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 105 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 104 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 104 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 197 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 99 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 99 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 98 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 116 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 100 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 68 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 68 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 68 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 106 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 107 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'exp_reduce_::exp(float)' into 'hls::expf(float)' (/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c++/expfloat.cpp:22:9)
INFO: [HLS 214-131] Inlining function 'hls::expf(float)' into 'activ(float*, int)' (dma_ps.cpp:15:12)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_13_3' (dma_ps.cpp:13:20) in function 'activ' completely with a factor of 16 (dma_ps.cpp:2:0)
INFO: [HLS 214-248] Applying array_partition to 'temp': Complete partitioning on dimension 1. (dma_ps.cpp:7:9)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_6_1> at dma_ps.cpp:6:18 
INFO: [HLS 214-291] Loop 'VITIS_LOOP_10_2' is marked as complete unroll implied by the pipeline pragma (dma_ps.cpp:10:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_18_4' is marked as complete unroll implied by the pipeline pragma (dma_ps.cpp:18:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_10_2' (dma_ps.cpp:10:19) in function 'activ' completely with a factor of 16 (dma_ps.cpp:2:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_18_4' (dma_ps.cpp:18:20) in function 'activ' completely with a factor of 16 (dma_ps.cpp:2:0)
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (dma_ps.cpp:10:19)
INFO: [HLS 214-115] Multiple burst writes of length 16 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (dma_ps.cpp:18:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.3 seconds. CPU system time: 0.33 seconds. Elapsed time: 7.25 seconds; current allocated memory: 264.641 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 264.641 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 265.195 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 265.758 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 288.289 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 287.035 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'activ' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activ' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_6_1'.
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'VITIS_LOOP_6_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus response operation ('empty_18', dma_ps.cpp:6) on port 'gmem' (dma_ps.cpp:6) and bus request operation ('empty_16', dma_ps.cpp:10) on port 'gmem' (dma_ps.cpp:10).
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'VITIS_LOOP_6_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus response operation ('empty_18', dma_ps.cpp:6) on port 'gmem' (dma_ps.cpp:6) and bus request operation ('empty_16', dma_ps.cpp:10) on port 'gmem' (dma_ps.cpp:10).
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'VITIS_LOOP_6_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus response operation ('empty_18', dma_ps.cpp:6) on port 'gmem' (dma_ps.cpp:6) and bus request operation ('empty_16', dma_ps.cpp:10) on port 'gmem' (dma_ps.cpp:10).
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'VITIS_LOOP_6_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus response operation ('empty_18', dma_ps.cpp:6) on port 'gmem' (dma_ps.cpp:6) and bus request operation ('empty_16', dma_ps.cpp:10) on port 'gmem' (dma_ps.cpp:10).
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'VITIS_LOOP_6_1'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between bus response operation ('empty_18', dma_ps.cpp:6) on port 'gmem' (dma_ps.cpp:6) and bus request operation ('empty_16', dma_ps.cpp:10) on port 'gmem' (dma_ps.cpp:10).
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'VITIS_LOOP_6_1'): Unable to enforce a carried dependence constraint (II = 43, distance = 1, offset = 1) between bus response operation ('empty_18', dma_ps.cpp:6) on port 'gmem' (dma_ps.cpp:6) and bus request operation ('empty_16', dma_ps.cpp:10) on port 'gmem' (dma_ps.cpp:10).
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'VITIS_LOOP_6_1'): Unable to enforce a carried dependence constraint (II = 45, distance = 1, offset = 1) between bus response operation ('empty_18', dma_ps.cpp:6) on port 'gmem' (dma_ps.cpp:6) and bus request operation ('empty_16', dma_ps.cpp:10) on port 'gmem' (dma_ps.cpp:10).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 46, Depth = 47, loop 'VITIS_LOOP_6_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 287.035 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 287.035 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activ' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'activ/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'activ/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'activ/N' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'activ' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'N' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'activ'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 287.035 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.22 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.24 seconds; current allocated memory: 288.027 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.52 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.56 seconds; current allocated memory: 300.609 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for activ.
INFO: [VLOG 209-307] Generating Verilog RTL for activ.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 138.89 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 21.62 seconds. CPU system time: 1.49 seconds. Elapsed time: 27.74 seconds; current allocated memory: 42.461 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.8ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 28% 
INFO: [HLS 200-1510] Running: source ./dma_ps/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name activ activ 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 258.246 MB.
INFO: [HLS 200-10] Analyzing design file 'dma_ps.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 17.83 seconds. CPU system time: 0.99 seconds. Elapsed time: 18.84 seconds; current allocated memory: 263.215 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 73 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 297 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 160 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 99 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 99 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 94 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 94 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 94 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 94 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 69 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 69 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 68 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 68 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 68 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 106 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 107 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'exp_reduce_::exp(float)' into 'hls::expf(float)' (/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c++/expfloat.cpp:22:9)
INFO: [HLS 214-131] Inlining function 'hls::expf(float)' into 'activ(float*, int)' (dma_ps.cpp:15:14)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_10_2' is marked as complete unroll implied by the pipeline pragma (dma_ps.cpp:10:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_13_3' is marked as complete unroll implied by the pipeline pragma (dma_ps.cpp:13:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_18_4' is marked as complete unroll implied by the pipeline pragma (dma_ps.cpp:18:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_10_2' (dma_ps.cpp:10:19) in function 'activ' completely with a factor of 16 (dma_ps.cpp:2:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_13_3' (dma_ps.cpp:13:20) in function 'activ' completely with a factor of 16 (dma_ps.cpp:2:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_18_4' (dma_ps.cpp:18:20) in function 'activ' completely with a factor of 16 (dma_ps.cpp:2:0)
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (dma_ps.cpp:11:14)
INFO: [HLS 214-115] Multiple burst writes of length 16 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (dma_ps.cpp:6:41)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.27 seconds. CPU system time: 0.31 seconds. Elapsed time: 7.26 seconds; current allocated memory: 265.004 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 265.004 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 265.316 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 265.887 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 288.363 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 287.109 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'activ' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activ' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_6_1'.
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'VITIS_LOOP_6_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus response operation ('empty_18', dma_ps.cpp:6) on port 'gmem' (dma_ps.cpp:6) and bus request operation ('empty_16', dma_ps.cpp:11) on port 'gmem' (dma_ps.cpp:11).
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'VITIS_LOOP_6_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus response operation ('empty_18', dma_ps.cpp:6) on port 'gmem' (dma_ps.cpp:6) and bus request operation ('empty_16', dma_ps.cpp:11) on port 'gmem' (dma_ps.cpp:11).
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'VITIS_LOOP_6_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus response operation ('empty_18', dma_ps.cpp:6) on port 'gmem' (dma_ps.cpp:6) and bus request operation ('empty_16', dma_ps.cpp:11) on port 'gmem' (dma_ps.cpp:11).
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'VITIS_LOOP_6_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus response operation ('empty_18', dma_ps.cpp:6) on port 'gmem' (dma_ps.cpp:6) and bus request operation ('empty_16', dma_ps.cpp:11) on port 'gmem' (dma_ps.cpp:11).
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'VITIS_LOOP_6_1'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between bus response operation ('empty_18', dma_ps.cpp:6) on port 'gmem' (dma_ps.cpp:6) and bus request operation ('empty_16', dma_ps.cpp:11) on port 'gmem' (dma_ps.cpp:11).
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'VITIS_LOOP_6_1'): Unable to enforce a carried dependence constraint (II = 43, distance = 1, offset = 1) between bus response operation ('empty_18', dma_ps.cpp:6) on port 'gmem' (dma_ps.cpp:6) and bus request operation ('empty_16', dma_ps.cpp:11) on port 'gmem' (dma_ps.cpp:11).
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'VITIS_LOOP_6_1'): Unable to enforce a carried dependence constraint (II = 45, distance = 1, offset = 1) between bus response operation ('empty_18', dma_ps.cpp:6) on port 'gmem' (dma_ps.cpp:6) and bus request operation ('empty_16', dma_ps.cpp:11) on port 'gmem' (dma_ps.cpp:11).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 46, Depth = 47, loop 'VITIS_LOOP_6_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 287.109 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 287.109 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activ' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'activ/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'activ/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'activ/N' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'activ' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'N' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'activ'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 287.109 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.22 seconds; current allocated memory: 287.789 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.57 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.6 seconds; current allocated memory: 300.656 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for activ.
INFO: [VLOG 209-307] Generating Verilog RTL for activ.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 138.89 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 21.31 seconds. CPU system time: 1.41 seconds. Elapsed time: 27.42 seconds; current allocated memory: 42.480 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.8ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 28% 
INFO: [HLS 200-1510] Running: source ./dma_ps/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name activ activ 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file dma_ps/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 14 seconds. CPU system time: 0.54 seconds. Elapsed time: 24.81 seconds; current allocated memory: 7.664 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.8ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 28% 
INFO: [HLS 200-1510] Running: source ./dma_ps/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name activ activ 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 232.645 MB.
INFO: [HLS 200-10] Analyzing design file 'dma_ps.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 17.45 seconds. CPU system time: 1.1 seconds. Elapsed time: 22.34 seconds; current allocated memory: 237.660 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 69 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 297 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 160 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 99 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 99 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 94 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 94 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 94 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 94 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 69 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 69 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 68 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 68 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 68 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 106 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 107 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_10_2' is marked as complete unroll implied by the pipeline pragma (dma_ps.cpp:10:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_13_3' is marked as complete unroll implied by the pipeline pragma (dma_ps.cpp:13:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_18_4' is marked as complete unroll implied by the pipeline pragma (dma_ps.cpp:18:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_10_2' (dma_ps.cpp:10:19) in function 'activ' completely with a factor of 16 (dma_ps.cpp:2:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_13_3' (dma_ps.cpp:13:20) in function 'activ' completely with a factor of 16 (dma_ps.cpp:2:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_18_4' (dma_ps.cpp:18:20) in function 'activ' completely with a factor of 16 (dma_ps.cpp:2:0)
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (dma_ps.cpp:11:14)
INFO: [HLS 214-115] Multiple burst writes of length 16 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (dma_ps.cpp:6:41)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.15 seconds. CPU system time: 0.41 seconds. Elapsed time: 8.76 seconds; current allocated memory: 239.484 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 239.484 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 239.484 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 239.734 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 261.344 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 261.344 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'activ' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activ' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_6_1'.
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'VITIS_LOOP_6_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus response operation ('empty_18', dma_ps.cpp:6) on port 'gmem' (dma_ps.cpp:6) and bus request operation ('empty_16', dma_ps.cpp:11) on port 'gmem' (dma_ps.cpp:11).
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'VITIS_LOOP_6_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus response operation ('empty_18', dma_ps.cpp:6) on port 'gmem' (dma_ps.cpp:6) and bus request operation ('empty_16', dma_ps.cpp:11) on port 'gmem' (dma_ps.cpp:11).
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'VITIS_LOOP_6_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus response operation ('empty_18', dma_ps.cpp:6) on port 'gmem' (dma_ps.cpp:6) and bus request operation ('empty_16', dma_ps.cpp:11) on port 'gmem' (dma_ps.cpp:11).
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'VITIS_LOOP_6_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus response operation ('empty_18', dma_ps.cpp:6) on port 'gmem' (dma_ps.cpp:6) and bus request operation ('empty_16', dma_ps.cpp:11) on port 'gmem' (dma_ps.cpp:11).
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'VITIS_LOOP_6_1'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between bus response operation ('empty_18', dma_ps.cpp:6) on port 'gmem' (dma_ps.cpp:6) and bus request operation ('empty_16', dma_ps.cpp:11) on port 'gmem' (dma_ps.cpp:11).
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'VITIS_LOOP_6_1'): Unable to enforce a carried dependence constraint (II = 43, distance = 1, offset = 1) between bus response operation ('empty_18', dma_ps.cpp:6) on port 'gmem' (dma_ps.cpp:6) and bus request operation ('empty_16', dma_ps.cpp:11) on port 'gmem' (dma_ps.cpp:11).
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'VITIS_LOOP_6_1'): Unable to enforce a carried dependence constraint (II = 45, distance = 1, offset = 1) between bus response operation ('empty_18', dma_ps.cpp:6) on port 'gmem' (dma_ps.cpp:6) and bus request operation ('empty_16', dma_ps.cpp:11) on port 'gmem' (dma_ps.cpp:11).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 46, Depth = 47, loop 'VITIS_LOOP_6_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.29 seconds; current allocated memory: 261.344 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 261.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activ' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'activ/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'activ/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'activ/N' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'activ' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'N' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'activ'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 261.344 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 261.344 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 273.133 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for activ.
INFO: [VLOG 209-307] Generating Verilog RTL for activ.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 138.89 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 20.73 seconds. CPU system time: 1.59 seconds. Elapsed time: 33.05 seconds; current allocated memory: 40.594 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.8ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 28% 
INFO: [HLS 200-1510] Running: source ./dma_ps/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name activ activ 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file dma_ps/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 12.91 seconds. CPU system time: 0.86 seconds. Elapsed time: 42.35 seconds; current allocated memory: 8.004 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.8ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 28% 
INFO: [HLS 200-1510] Running: source ./dma_ps/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name activ activ 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 258.344 MB.
INFO: [HLS 200-10] Analyzing design file 'dma_ps.cpp' ... 
ERROR: [HLS 207-3666] array type 'hls::vector<float, 16> [16]' is not assignable (dma_ps.cpp:12:7)
ERROR: [HLS 207-3344] no viable overloaded '=' (dma_ps.cpp:18:8)
INFO: [HLS 207-4378] candidate function not viable: no known conversion from 'hls::vector<float, 16> [16]' to 'const hls::vector<float, 16>' for 1st argument (/tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/hls_vector.h:115:11)
INFO: [HLS 207-4378] candidate function not viable: no known conversion from 'hls::vector<float, 16> [16]' to 'hls::vector<float, 16>' for 1st argument (/tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/hls_vector.h:117:11)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2.7 seconds. CPU system time: 0.24 seconds. Elapsed time: 3.51 seconds; current allocated memory: 0.473 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.8ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 28% 
INFO: [HLS 200-1510] Running: source ./dma_ps/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name activ activ 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 258.344 MB.
INFO: [HLS 200-10] Analyzing design file 'dma_ps.cpp' ... 
ERROR: [HLS 207-3666] array type 'hls::vector<float, 16> [16]' is not assignable (dma_ps.cpp:12:7)
ERROR: [HLS 207-3344] no viable overloaded '=' (dma_ps.cpp:18:8)
INFO: [HLS 207-4378] candidate function not viable: no known conversion from 'hls::vector<float, 16> [16]' to 'const hls::vector<float, 16>' for 1st argument (/tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/hls_vector.h:115:11)
INFO: [HLS 207-4378] candidate function not viable: no known conversion from 'hls::vector<float, 16> [16]' to 'hls::vector<float, 16>' for 1st argument (/tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/hls_vector.h:117:11)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2.84 seconds. CPU system time: 0.3 seconds. Elapsed time: 3.15 seconds; current allocated memory: 0.473 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.8ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 28% 
INFO: [HLS 200-1510] Running: source ./dma_ps/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name activ activ 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 258.344 MB.
INFO: [HLS 200-10] Analyzing design file 'dma_ps.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 19.14 seconds. CPU system time: 1.05 seconds. Elapsed time: 20.41 seconds; current allocated memory: 263.980 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 65 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 367 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 246 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 184 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 72 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 66 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 66 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 67 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 214 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 214 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 216 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 212 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 212 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 212 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 218 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 272 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_13_2' is marked as complete unroll implied by the pipeline pragma (dma_ps.cpp:13:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_13_2' (dma_ps.cpp:13:20) in function 'activ' completely with a factor of 16 (dma_ps.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'activ(hls::vector<float, 16ul>*, int)' (dma_ps.cpp:4:0)
INFO: [HLS 214-241] Aggregating maxi variable 'A' with compact=none mode in 512-bits (dma_ps.cpp:4:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.25 seconds. CPU system time: 0.34 seconds. Elapsed time: 7.14 seconds; current allocated memory: 265.695 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 265.695 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 265.984 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 266.188 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 289.008 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 287.754 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'activ' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activ' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 20, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 287.754 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 287.754 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activ' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'activ/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'activ/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'activ/N' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'activ' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'N' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'activ'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 287.754 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.23 seconds; current allocated memory: 287.754 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.55 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.58 seconds; current allocated memory: 300.121 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for activ.
INFO: [VLOG 209-307] Generating Verilog RTL for activ.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 138.89 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 22.47 seconds. CPU system time: 1.48 seconds. Elapsed time: 28.73 seconds; current allocated memory: 41.832 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.8ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 28% 
INFO: [HLS 200-1510] Running: source ./dma_ps/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name activ activ 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file dma_ps/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 12.29 seconds. CPU system time: 0.49 seconds. Elapsed time: 14.84 seconds; current allocated memory: 7.914 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.8ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 28% 
INFO: [HLS 200-1510] Running: source ./dma_ps/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name activ activ 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 235.578 MB.
INFO: [HLS 200-10] Analyzing design file 'dma_ps.cpp' ... 
ERROR: [HLS 207-3776] use of undeclared identifier 'T' (dma_ps.cpp:4:24)
WARNING: [HLS 207-5554] invalid variable expr  (dma_ps.cpp:7:43)
ERROR: [HLS 207-3776] use of undeclared identifier 'BLOCK_SIZE' (dma_ps.cpp:8:21)
ERROR: [HLS 207-2916] C++ requires a type specifier for all declarations (dma_ps.cpp:8:33)
ERROR: [HLS 207-3776] use of undeclared identifier 'BLOCK_SIZE' (dma_ps.cpp:15:22)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2.96 seconds. CPU system time: 0.3 seconds. Elapsed time: 3.26 seconds; current allocated memory: 0.488 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.8ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 28% 
INFO: [HLS 200-1510] Running: source ./dma_ps/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name activ activ 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 258.344 MB.
INFO: [HLS 200-10] Analyzing design file 'dma_ps.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 20.36 seconds. CPU system time: 1.01 seconds. Elapsed time: 21.43 seconds; current allocated memory: 264.031 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 72 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 411 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 291 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 229 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 149 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 114 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 114 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 115 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 262 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 262 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 264 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 266 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 320 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'exp_reduce_::exp(float)' into 'hls::exp(float)' (/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c++/expfloat.cpp:17:9)
INFO: [HLS 214-131] Inlining function 'hls::exp(float)' into 'activ(hls::vector<float, 16ul>*, int)' (dma_ps.cpp:18:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_16_2' is marked as complete unroll implied by the pipeline pragma (dma_ps.cpp:16:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_16_2' (dma_ps.cpp:16:20) in function 'activ' completely with a factor of 16 (dma_ps.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'activ(hls::vector<float, 16ul>*, int)' (dma_ps.cpp:5:0)
INFO: [HLS 214-241] Aggregating maxi variable 'A' with compact=none mode in 512-bits (dma_ps.cpp:5:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.26 seconds. CPU system time: 0.36 seconds. Elapsed time: 7.78 seconds; current allocated memory: 265.711 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 265.711 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 266.523 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 267.219 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 290.875 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 290.875 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'activ' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activ' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_10_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 37, loop 'VITIS_LOOP_10_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 290.875 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 290.875 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activ' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'activ/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'activ/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'activ/N' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'activ' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'N' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'activ'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 290.875 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 294.312 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.66 seconds; current allocated memory: 306.742 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for activ.
INFO: [VLOG 209-307] Generating Verilog RTL for activ.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 138.89 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 23.95 seconds. CPU system time: 1.45 seconds. Elapsed time: 30.73 seconds; current allocated memory: 48.457 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.8ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 28% 
INFO: [HLS 200-1510] Running: source ./dma_ps/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name activ activ 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 258.344 MB.
INFO: [HLS 200-10] Analyzing design file 'dma_ps.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 18.92 seconds. CPU system time: 1.1 seconds. Elapsed time: 20.01 seconds; current allocated memory: 264.008 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 72 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 411 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 291 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 229 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 149 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 114 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 114 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 115 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 262 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 262 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 264 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 266 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 320 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'exp_reduce_::exp(float)' into 'hls::exp(float)' (/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c++/expfloat.cpp:17:9)
INFO: [HLS 214-131] Inlining function 'hls::exp(float)' into 'activ(hls::vector<float, 16ul>*, int)' (dma_ps.cpp:18:29)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_16_2' is marked as complete unroll implied by the pipeline pragma (dma_ps.cpp:16:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_16_2' (dma_ps.cpp:16:20) in function 'activ' completely with a factor of 16 (dma_ps.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'activ(hls::vector<float, 16ul>*, int)' (dma_ps.cpp:5:0)
INFO: [HLS 214-241] Aggregating maxi variable 'A' with compact=none mode in 512-bits (dma_ps.cpp:5:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.34 seconds. CPU system time: 0.33 seconds. Elapsed time: 7.24 seconds; current allocated memory: 265.695 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 265.695 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 266.523 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 267.223 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 290.875 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 290.875 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'activ' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activ' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_10_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 37, loop 'VITIS_LOOP_10_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 290.875 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 290.875 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activ' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'activ/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'activ/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'activ/N' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'activ' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'N' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'activ'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 290.875 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.25 seconds; current allocated memory: 294.312 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.61 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 306.746 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for activ.
INFO: [VLOG 209-307] Generating Verilog RTL for activ.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 138.89 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 22.55 seconds. CPU system time: 1.5 seconds. Elapsed time: 28.79 seconds; current allocated memory: 48.461 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.8ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 28% 
INFO: [HLS 200-1510] Running: source ./dma_ps/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name activ activ 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 258.344 MB.
INFO: [HLS 200-10] Analyzing design file 'dma_ps.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 19.22 seconds. CPU system time: 1.04 seconds. Elapsed time: 20.26 seconds; current allocated memory: 263.973 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 71 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 442 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 323 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 261 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 149 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 142 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 142 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 285 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 272 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 255 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 255 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 254 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 254 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 254 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 270 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 208 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'exp_reduce_::exp(float)' into 'hls::exp(float)' (/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c++/expfloat.cpp:17:9)
INFO: [HLS 214-131] Inlining function 'hls::exp(float)' into 'activ(hls::vector<float, 16ul>*, int, int, int)' (dma_ps.cpp:13:29)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_11_2' is marked as complete unroll implied by the pipeline pragma (dma_ps.cpp:11:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_11_2' (dma_ps.cpp:11:20) in function 'activ' completely with a factor of 16 (dma_ps.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'activ(hls::vector<float, 16ul>*, int, int, int)' (dma_ps.cpp:3:0)
INFO: [HLS 214-241] Aggregating scalar variable 'A' with compact=bit mode in 512-bits (dma_ps.cpp:3:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.22 seconds. CPU system time: 0.33 seconds. Elapsed time: 7.13 seconds; current allocated memory: 265.359 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 265.359 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 266.277 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 267.004 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 290.523 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 290.523 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'activ' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activ' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_5_1'.
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'VITIS_LOOP_5_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between wire write operation ('A_write_ln16', dma_ps.cpp:16) on port 'A' (dma_ps.cpp:16) and wire read operation ('A_read', dma_ps.cpp:10) on port 'A' (dma_ps.cpp:10).
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'VITIS_LOOP_5_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between wire write operation ('A_write_ln16', dma_ps.cpp:16) on port 'A' (dma_ps.cpp:16) and wire read operation ('A_read', dma_ps.cpp:10) on port 'A' (dma_ps.cpp:10).
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'VITIS_LOOP_5_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between wire write operation ('A_write_ln16', dma_ps.cpp:16) on port 'A' (dma_ps.cpp:16) and wire read operation ('A_read', dma_ps.cpp:10) on port 'A' (dma_ps.cpp:10).
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'VITIS_LOOP_5_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between wire write operation ('A_write_ln16', dma_ps.cpp:16) on port 'A' (dma_ps.cpp:16) and wire read operation ('A_read', dma_ps.cpp:10) on port 'A' (dma_ps.cpp:10).
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'VITIS_LOOP_5_1'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between wire write operation ('A_write_ln16', dma_ps.cpp:16) on port 'A' (dma_ps.cpp:16) and wire read operation ('A_read', dma_ps.cpp:10) on port 'A' (dma_ps.cpp:10).
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'VITIS_LOOP_5_1'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between wire write operation ('A_write_ln16', dma_ps.cpp:16) on port 'A' (dma_ps.cpp:16) and wire read operation ('A_read', dma_ps.cpp:10) on port 'A' (dma_ps.cpp:10).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 16, loop 'VITIS_LOOP_5_1'
WARNING: [HLS 200-871] Estimated clock period (13.582 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.800 ns, effective delay budget: 7.200 ns).
WARNING: [HLS 200-1016] The critical path in module 'activ' consists of the following:
	'fexp' operation 32 bit ('tmp', /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c++/expfloat.cpp:17->dma_ps.cpp:13) [46]  (7.145 ns)
	'fadd' operation 32 bit ('add6', dma_ps.cpp:13) [47]  (6.437 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 290.523 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 290.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activ' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'activ/A' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'activ/ro' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'activ/wo' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'activ/N' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'activ' to 'ap_ctrl_hs'.
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_5_1' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
WARNING: [RTGEN 206-101] Port 'activ/ro' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'activ/wo' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_5_med_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'activ'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 290.523 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.19 seconds; current allocated memory: 291.746 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.28 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.32 seconds; current allocated memory: 302.004 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for activ.
INFO: [VLOG 209-307] Generating Verilog RTL for activ.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 73.63 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 22.44 seconds. CPU system time: 1.46 seconds. Elapsed time: 28.49 seconds; current allocated memory: 43.777 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.8ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 28% 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 232.645 MB.
INFO: [HLS 200-10] Analyzing design file 'dma_ps.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 20.15 seconds. CPU system time: 1.04 seconds. Elapsed time: 21.2 seconds; current allocated memory: 238.207 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 202 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 435 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 307 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 245 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 132 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 123 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 123 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 124 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 271 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 270 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 272 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 269 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 269 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 269 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 280 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 335 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'exp_reduce_::exp(float)' into 'hls::exp(float)' (/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c++/expfloat.cpp:17:9)
INFO: [HLS 214-131] Inlining function 'hls::exp(float)' into 'activ(hls::vector<float, 16ul>*, int, int, int)' (dma_ps.cpp:13:29)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_11_2' is marked as complete unroll implied by the pipeline pragma (dma_ps.cpp:11:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_11_2' (dma_ps.cpp:11:20) in function 'activ' completely with a factor of 16 (dma_ps.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'activ(hls::vector<float, 16ul>*, int, int, int)' (dma_ps.cpp:3:0)
INFO: [HLS 214-241] Aggregating maxi variable 'mem' with compact=none mode in 512-bits (dma_ps.cpp:20:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_26_1> at dma_ps.cpp:26:18 
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.31 seconds. CPU system time: 0.35 seconds. Elapsed time: 7.35 seconds; current allocated memory: 239.613 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 239.613 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 240.789 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 241.762 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 264.875 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 266.129 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'acti_proc' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activ' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'activ'.
WARNING: [HLS 200-880] The II Violation in module 'activ' (function 'activ'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus response operation ('mem_addr_1_resp', dma_ps.cpp:16) on port 'mem' (dma_ps.cpp:16) and bus request operation ('mem_load_req', dma_ps.cpp:10) on port 'mem' (dma_ps.cpp:10).
WARNING: [HLS 200-880] The II Violation in module 'activ' (function 'activ'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus response operation ('mem_addr_1_resp', dma_ps.cpp:16) on port 'mem' (dma_ps.cpp:16) and bus request operation ('mem_load_req', dma_ps.cpp:10) on port 'mem' (dma_ps.cpp:10).
WARNING: [HLS 200-880] The II Violation in module 'activ' (function 'activ'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus response operation ('mem_addr_1_resp', dma_ps.cpp:16) on port 'mem' (dma_ps.cpp:16) and bus request operation ('mem_load_req', dma_ps.cpp:10) on port 'mem' (dma_ps.cpp:10).
WARNING: [HLS 200-880] The II Violation in module 'activ' (function 'activ'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus response operation ('mem_addr_1_resp', dma_ps.cpp:16) on port 'mem' (dma_ps.cpp:16) and bus request operation ('mem_load_req', dma_ps.cpp:10) on port 'mem' (dma_ps.cpp:10).
WARNING: [HLS 200-880] The II Violation in module 'activ' (function 'activ'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between bus response operation ('mem_addr_1_resp', dma_ps.cpp:16) on port 'mem' (dma_ps.cpp:16) and bus request operation ('mem_load_req', dma_ps.cpp:10) on port 'mem' (dma_ps.cpp:10).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 36, Depth = 37, function 'activ'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 268.445 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 268.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'acti_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_26_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 36, Depth = 48, loop 'VITIS_LOOP_26_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 269.746 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 269.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activ' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'activ' pipeline 'activ' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'activ'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 272.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'acti_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/imem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/mem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/insts' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/mem_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'acti_proc' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'insts', 'mem_offset' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'acti_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 277.969 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 281.887 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.88 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.9 seconds; current allocated memory: 295.430 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for acti_proc.
INFO: [VLOG 209-307] Generating Verilog RTL for acti_proc.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 138.89 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 24.26 seconds. CPU system time: 1.48 seconds. Elapsed time: 30.45 seconds; current allocated memory: 62.906 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.8ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 28% 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file dma_ps/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 13.08 seconds. CPU system time: 0.59 seconds. Elapsed time: 16.41 seconds; current allocated memory: 8.855 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.8ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 28% 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 235.578 MB.
INFO: [HLS 200-10] Analyzing design file 'dma_ps.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 21.98 seconds. CPU system time: 1.25 seconds. Elapsed time: 26.1 seconds; current allocated memory: 241.207 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 202 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 435 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 307 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 245 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 132 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 121 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 121 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 122 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 269 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 268 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 270 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 267 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 267 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 267 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 280 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 335 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'exp_reduce_::exp(float)' into 'hls::exp(float)' (/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c++/expfloat.cpp:17:9)
INFO: [HLS 214-131] Inlining function 'hls::exp(float)' into 'activ(hls::vector<float, 16ul>*, int, int, int)' (dma_ps.cpp:13:29)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'insts' for cosimulation. (dma_ps.cpp:20:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'mem' for cosimulation. (dma_ps.cpp:20:0)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_11_2' is marked as complete unroll implied by the pipeline pragma (dma_ps.cpp:11:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_11_2' (dma_ps.cpp:11:20) in function 'activ' completely with a factor of 16 (dma_ps.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'activ(hls::vector<float, 16ul>*, int, int, int)' (dma_ps.cpp:3:0)
INFO: [HLS 214-241] Aggregating maxi variable 'mem' with compact=none mode in 512-bits (dma_ps.cpp:20:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_26_1> at dma_ps.cpp:26:18 
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.69 seconds. CPU system time: 0.47 seconds. Elapsed time: 9.01 seconds; current allocated memory: 242.930 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 242.930 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 243.848 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 244.816 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 267.957 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 269.195 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'acti_proc' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activ' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'activ'.
WARNING: [HLS 200-880] The II Violation in module 'activ' (function 'activ'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus response operation ('mem_addr_1_resp', dma_ps.cpp:16) on port 'mem' (dma_ps.cpp:16) and bus request operation ('mem_load_req', dma_ps.cpp:10) on port 'mem' (dma_ps.cpp:10).
WARNING: [HLS 200-880] The II Violation in module 'activ' (function 'activ'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus response operation ('mem_addr_1_resp', dma_ps.cpp:16) on port 'mem' (dma_ps.cpp:16) and bus request operation ('mem_load_req', dma_ps.cpp:10) on port 'mem' (dma_ps.cpp:10).
WARNING: [HLS 200-880] The II Violation in module 'activ' (function 'activ'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus response operation ('mem_addr_1_resp', dma_ps.cpp:16) on port 'mem' (dma_ps.cpp:16) and bus request operation ('mem_load_req', dma_ps.cpp:10) on port 'mem' (dma_ps.cpp:10).
WARNING: [HLS 200-880] The II Violation in module 'activ' (function 'activ'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus response operation ('mem_addr_1_resp', dma_ps.cpp:16) on port 'mem' (dma_ps.cpp:16) and bus request operation ('mem_load_req', dma_ps.cpp:10) on port 'mem' (dma_ps.cpp:10).
WARNING: [HLS 200-880] The II Violation in module 'activ' (function 'activ'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between bus response operation ('mem_addr_1_resp', dma_ps.cpp:16) on port 'mem' (dma_ps.cpp:16) and bus request operation ('mem_load_req', dma_ps.cpp:10) on port 'mem' (dma_ps.cpp:10).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 36, Depth = 37, function 'activ'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 271.504 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 271.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'acti_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_26_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 36, Depth = 48, loop 'VITIS_LOOP_26_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 272.793 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 272.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activ' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'activ' pipeline 'activ' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'activ'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 275.211 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'acti_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/imem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/mem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/insts' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/mem_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'acti_proc' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'insts', 'mem_offset' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'acti_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 281.039 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 284.973 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.09 seconds; current allocated memory: 298.527 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for acti_proc.
INFO: [VLOG 209-307] Generating Verilog RTL for acti_proc.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 138.89 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 26.8 seconds. CPU system time: 1.84 seconds. Elapsed time: 38.6 seconds; current allocated memory: 62.984 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.8ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 28% 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file dma_ps/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 14.61 seconds. CPU system time: 0.59 seconds. Elapsed time: 19.49 seconds; current allocated memory: 8.836 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.8ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 28% 
INFO: [HLS 200-1510] Running: source ./dma_ps/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name acti_proc acti_proc 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 232.645 MB.
INFO: [HLS 200-10] Analyzing design file 'dma_ps.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 19.29 seconds. CPU system time: 1.08 seconds. Elapsed time: 23.95 seconds; current allocated memory: 238.254 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 131 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 21 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 15 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 15 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 15 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 15 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 21 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 24 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'insts' for cosimulation. (dma_ps.cpp:20:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'mem' for cosimulation. (dma_ps.cpp:20:0)
INFO: [HLS 214-241] Aggregating maxi variable 'mem' with compact=none mode in 512-bits (dma_ps.cpp:20:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_26_1> at dma_ps.cpp:26:18 
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.19 seconds. CPU system time: 0.33 seconds. Elapsed time: 8.72 seconds; current allocated memory: 239.957 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 239.957 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 239.957 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'acti_proc' (dma_ps.cpp:20) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 240.070 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 261.535 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 261.535 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'acti_proc' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'acti_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_26_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation 1 bit ('icmp_ln28', dma_ps.cpp:28)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation 1 bit ('icmp_ln28', dma_ps.cpp:28)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation 1 bit ('icmp_ln28', dma_ps.cpp:28)) in the first pipeline iteration (II = 3 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation 1 bit ('icmp_ln28', dma_ps.cpp:28)) in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation 1 bit ('icmp_ln28', dma_ps.cpp:28)) in the first pipeline iteration (II = 7 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation 1 bit ('icmp_ln28', dma_ps.cpp:28)) in the first pipeline iteration (II = 9 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation 1 bit ('icmp_ln28', dma_ps.cpp:28)) in the first pipeline iteration (II = 10 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 11, Depth = 11, loop 'VITIS_LOOP_26_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.18 seconds; current allocated memory: 261.535 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 261.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'acti_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/imem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/mem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/insts' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/mem_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'acti_proc' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'insts', 'mem_offset' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_mem_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'acti_proc/m_axi_mem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_mem_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_mem_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'acti_proc/m_axi_mem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_mem_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'acti_proc/m_axi_mem_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_mem_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'acti_proc/m_axi_mem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_mem_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'acti_proc/m_axi_mem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_mem_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'acti_proc/m_axi_mem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_mem_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'acti_proc/m_axi_mem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_mem_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'acti_proc/m_axi_mem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_mem_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'acti_proc/m_axi_mem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_mem_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'acti_proc/m_axi_mem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_mem_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'acti_proc/m_axi_mem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_mem_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'acti_proc/m_axi_mem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_mem_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'acti_proc/m_axi_mem_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_mem_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_mem_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'acti_proc/m_axi_mem_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_mem_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'acti_proc/m_axi_mem_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_mem_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'acti_proc/m_axi_mem_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_mem_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'acti_proc/m_axi_mem_WID' to 0.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_mem_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'acti_proc/m_axi_mem_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_mem_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'acti_proc/m_axi_mem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_mem_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_mem_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'acti_proc/m_axi_mem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_mem_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'acti_proc/m_axi_mem_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_mem_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'acti_proc/m_axi_mem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_mem_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'acti_proc/m_axi_mem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_mem_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'acti_proc/m_axi_mem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_mem_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'acti_proc/m_axi_mem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_mem_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'acti_proc/m_axi_mem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_mem_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'acti_proc/m_axi_mem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_mem_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'acti_proc/m_axi_mem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_mem_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'acti_proc/m_axi_mem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_mem_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'acti_proc/m_axi_mem_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_mem_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_mem_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'acti_proc/m_axi_mem_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_mem_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_mem_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_mem_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_mem_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_mem_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_mem_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_mem_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'acti_proc/m_axi_mem_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_mem_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_mem_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_mem_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'acti_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 261.535 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 261.535 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.31 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.36 seconds; current allocated memory: 270.504 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for acti_proc.
INFO: [VLOG 209-307] Generating Verilog RTL for acti_proc.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 138.89 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 23.47 seconds. CPU system time: 1.54 seconds. Elapsed time: 35.65 seconds; current allocated memory: 38.059 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.8ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 28% 
INFO: [HLS 200-1510] Running: source ./dma_ps/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name acti_proc acti_proc 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 258.344 MB.
INFO: [HLS 200-10] Analyzing design file 'dma_ps.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 18.81 seconds. CPU system time: 1.06 seconds. Elapsed time: 19.88 seconds; current allocated memory: 263.918 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 163 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 21 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 15 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 15 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 15 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 15 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 21 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 24 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'insts' for cosimulation. (dma_ps.cpp:20:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'mem' for cosimulation. (dma_ps.cpp:20:0)
INFO: [HLS 214-241] Aggregating maxi variable 'mem' with compact=none mode in 512-bits (dma_ps.cpp:20:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_26_1> at dma_ps.cpp:26:18 
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.13 seconds. CPU system time: 0.34 seconds. Elapsed time: 7.11 seconds; current allocated memory: 265.328 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 265.328 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 265.539 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'acti_proc' (dma_ps.cpp:20) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 265.637 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.03 seconds; current allocated memory: 287.441 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 287.441 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'acti_proc' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'acti_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_26_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation 1 bit ('icmp_ln28', dma_ps.cpp:28)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation 1 bit ('icmp_ln28', dma_ps.cpp:28)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation 1 bit ('icmp_ln28', dma_ps.cpp:28)) in the first pipeline iteration (II = 3 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation 1 bit ('icmp_ln28', dma_ps.cpp:28)) in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation 1 bit ('icmp_ln28', dma_ps.cpp:28)) in the first pipeline iteration (II = 7 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation 1 bit ('icmp_ln28', dma_ps.cpp:28)) in the first pipeline iteration (II = 9 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation 1 bit ('icmp_ln28', dma_ps.cpp:28)) in the first pipeline iteration (II = 10 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 11, Depth = 11, loop 'VITIS_LOOP_26_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 287.441 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 287.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'acti_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/imem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/mem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/insts' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/mem_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'acti_proc' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'insts', 'mem_offset' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_mem_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'acti_proc/m_axi_mem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_mem_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_mem_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'acti_proc/m_axi_mem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_mem_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'acti_proc/m_axi_mem_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_mem_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'acti_proc/m_axi_mem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_mem_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'acti_proc/m_axi_mem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_mem_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'acti_proc/m_axi_mem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_mem_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'acti_proc/m_axi_mem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_mem_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'acti_proc/m_axi_mem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_mem_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'acti_proc/m_axi_mem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_mem_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'acti_proc/m_axi_mem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_mem_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'acti_proc/m_axi_mem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_mem_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'acti_proc/m_axi_mem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_mem_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'acti_proc/m_axi_mem_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_mem_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_mem_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'acti_proc/m_axi_mem_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_mem_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'acti_proc/m_axi_mem_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_mem_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'acti_proc/m_axi_mem_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_mem_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'acti_proc/m_axi_mem_WID' to 0.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_mem_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'acti_proc/m_axi_mem_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_mem_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'acti_proc/m_axi_mem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_mem_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_mem_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'acti_proc/m_axi_mem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_mem_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'acti_proc/m_axi_mem_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_mem_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'acti_proc/m_axi_mem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_mem_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'acti_proc/m_axi_mem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_mem_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'acti_proc/m_axi_mem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_mem_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'acti_proc/m_axi_mem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_mem_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'acti_proc/m_axi_mem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_mem_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'acti_proc/m_axi_mem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_mem_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'acti_proc/m_axi_mem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_mem_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'acti_proc/m_axi_mem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_mem_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'acti_proc/m_axi_mem_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_mem_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_mem_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'acti_proc/m_axi_mem_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_mem_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_mem_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_mem_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_mem_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_mem_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_mem_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_mem_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'acti_proc/m_axi_mem_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_mem_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_mem_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_mem_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'acti_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 287.441 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.25 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.28 seconds; current allocated memory: 287.441 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.87 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.9 seconds; current allocated memory: 296.113 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for acti_proc.
INFO: [VLOG 209-307] Generating Verilog RTL for acti_proc.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 138.89 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 22.45 seconds. CPU system time: 1.54 seconds. Elapsed time: 28.62 seconds; current allocated memory: 38.078 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.8ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 28% 
INFO: [HLS 200-1510] Running: source ./dma_ps/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name acti_proc acti_proc 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 258.344 MB.
INFO: [HLS 200-10] Analyzing design file 'dma_ps.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 18.95 seconds. CPU system time: 1.01 seconds. Elapsed time: 19.95 seconds; current allocated memory: 263.973 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 161 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 19 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 17 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 20 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'insts' for cosimulation. (dma_ps.cpp:20:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_26_1> at dma_ps.cpp:26:18 
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.06 seconds. CPU system time: 0.32 seconds. Elapsed time: 7.09 seconds; current allocated memory: 265.652 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 265.652 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 265.652 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'acti_proc' (dma_ps.cpp:20) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 265.652 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 287.059 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 287.059 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'acti_proc' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'acti_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_26_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation 1 bit ('icmp_ln28', dma_ps.cpp:28)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation 1 bit ('icmp_ln28', dma_ps.cpp:28)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation 1 bit ('icmp_ln28', dma_ps.cpp:28)) in the first pipeline iteration (II = 3 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation 1 bit ('icmp_ln28', dma_ps.cpp:28)) in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation 1 bit ('icmp_ln28', dma_ps.cpp:28)) in the first pipeline iteration (II = 7 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation 1 bit ('icmp_ln28', dma_ps.cpp:28)) in the first pipeline iteration (II = 9 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation 1 bit ('icmp_ln28', dma_ps.cpp:28)) in the first pipeline iteration (II = 10 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 11, Depth = 11, loop 'VITIS_LOOP_26_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 287.059 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 287.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'acti_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/imem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/insts' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'acti_proc' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'insts' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'acti_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 287.059 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 287.059 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 294.398 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for acti_proc.
INFO: [VLOG 209-307] Generating Verilog RTL for acti_proc.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 138.89 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 21.92 seconds. CPU system time: 1.41 seconds. Elapsed time: 28.35 seconds; current allocated memory: 36.137 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.8ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 28% 
INFO: [HLS 200-1510] Running: source ./dma_ps/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name acti_proc acti_proc 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 258.344 MB.
INFO: [HLS 200-10] Analyzing design file 'dma_ps.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 19.61 seconds. CPU system time: 0.92 seconds. Elapsed time: 20.53 seconds; current allocated memory: 263.973 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 195 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 19 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 17 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 20 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'insts' for cosimulation. (dma_ps.cpp:20:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_26_1> at dma_ps.cpp:26:18 
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.1 seconds. CPU system time: 0.28 seconds. Elapsed time: 7.08 seconds; current allocated memory: 265.328 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 265.328 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 265.551 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'acti_proc' (dma_ps.cpp:20) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 265.551 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 287.055 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 287.055 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'acti_proc' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'acti_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_26_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation 1 bit ('icmp_ln28', dma_ps.cpp:28)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation 1 bit ('icmp_ln28', dma_ps.cpp:28)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation 1 bit ('icmp_ln28', dma_ps.cpp:28)) in the first pipeline iteration (II = 3 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation 1 bit ('icmp_ln28', dma_ps.cpp:28)) in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation 1 bit ('icmp_ln28', dma_ps.cpp:28)) in the first pipeline iteration (II = 7 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation 1 bit ('icmp_ln28', dma_ps.cpp:28)) in the first pipeline iteration (II = 9 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation 1 bit ('icmp_ln28', dma_ps.cpp:28)) in the first pipeline iteration (II = 10 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 11, Depth = 11, loop 'VITIS_LOOP_26_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 287.055 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 287.055 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'acti_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/imem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/insts' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'acti_proc' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'insts' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'acti_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 287.055 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 287.055 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.55 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.58 seconds; current allocated memory: 294.402 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for acti_proc.
INFO: [VLOG 209-307] Generating Verilog RTL for acti_proc.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 138.89 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 22.67 seconds. CPU system time: 1.28 seconds. Elapsed time: 28.66 seconds; current allocated memory: 36.141 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.8ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 28% 
INFO: [HLS 200-1510] Running: source ./dma_ps/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name acti_proc acti_proc 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 258.344 MB.
INFO: [HLS 200-10] Analyzing design file 'dma_ps.cpp' ... 
ERROR: [HLS 207-3777] use of undeclared identifier 'inst'; did you mean 'insts'? (dma_ps.cpp:28:5)
INFO: [HLS 207-4436] 'insts' declared here (dma_ps.cpp:20:24)
ERROR: [HLS 207-2297] 'break' statement not in loop or switch statement (dma_ps.cpp:29:3)
ERROR: [HLS 207-3777] use of undeclared identifier 'inst'; did you mean 'insts'? (dma_ps.cpp:33:5)
ERROR: [HLS 207-3777] use of undeclared identifier 'inst'; did you mean 'insts'? (dma_ps.cpp:33:16)
ERROR: [HLS 207-1237] extraneous closing brace ('}') (dma_ps.cpp:36:1)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2.82 seconds. CPU system time: 0.28 seconds. Elapsed time: 3.12 seconds; current allocated memory: 0.520 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.8ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 28% 
INFO: [HLS 200-1510] Running: source ./dma_ps/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name acti_proc acti_proc 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 258.344 MB.
INFO: [HLS 200-10] Analyzing design file 'dma_ps.cpp' ... 
ERROR: [HLS 207-3777] use of undeclared identifier 'inst'; did you mean 'insts'? (dma_ps.cpp:28:5)
INFO: [HLS 207-4436] 'insts' declared here (dma_ps.cpp:20:24)
ERROR: [HLS 207-2297] 'break' statement not in loop or switch statement (dma_ps.cpp:29:3)
ERROR: [HLS 207-3777] use of undeclared identifier 'inst'; did you mean 'insts'? (dma_ps.cpp:33:5)
ERROR: [HLS 207-1237] extraneous closing brace ('}') (dma_ps.cpp:36:1)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2.73 seconds. CPU system time: 0.29 seconds. Elapsed time: 3 seconds; current allocated memory: 0.488 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.8ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 28% 
INFO: [HLS 200-1510] Running: source ./dma_ps/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name acti_proc acti_proc 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 258.344 MB.
INFO: [HLS 200-10] Analyzing design file 'dma_ps.cpp' ... 
ERROR: [HLS 207-3777] use of undeclared identifier 'inst'; did you mean 'insts'? (dma_ps.cpp:28:5)
INFO: [HLS 207-4436] 'insts' declared here (dma_ps.cpp:20:24)
ERROR: [HLS 207-2297] 'break' statement not in loop or switch statement (dma_ps.cpp:29:3)
ERROR: [HLS 207-1237] extraneous closing brace ('}') (dma_ps.cpp:36:1)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2.73 seconds. CPU system time: 0.28 seconds. Elapsed time: 3.04 seconds; current allocated memory: 0.469 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.8ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 28% 
INFO: [HLS 200-1510] Running: source ./dma_ps/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name acti_proc acti_proc 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 258.344 MB.
INFO: [HLS 200-10] Analyzing design file 'dma_ps.cpp' ... 
ERROR: [HLS 207-3777] use of undeclared identifier 'abc'; did you mean 'abs'? (dma_ps.cpp:28:5)
INFO: [HLS 207-4436] 'abs' declared here (/usr/include/stdlib.h:848:12)
WARNING: [HLS 207-5015] comparison of function 'abs' equal to a null pointer is always false (dma_ps.cpp:28:5)
INFO: [HLS 207-4238] prefix with the address-of operator to silence this warning (dma_ps.cpp:28:5)
ERROR: [HLS 207-2297] 'break' statement not in loop or switch statement (dma_ps.cpp:29:3)
ERROR: [HLS 207-1237] extraneous closing brace ('}') (dma_ps.cpp:36:1)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2.75 seconds. CPU system time: 0.23 seconds. Elapsed time: 2.98 seconds; current allocated memory: 0.504 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.8ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 28% 
INFO: [HLS 200-1510] Running: source ./dma_ps/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name acti_proc acti_proc 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 258.344 MB.
INFO: [HLS 200-10] Analyzing design file 'dma_ps.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 19.08 seconds. CPU system time: 0.96 seconds. Elapsed time: 20.03 seconds; current allocated memory: 263.980 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 81 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 23 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 18 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 18 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 19 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 24 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'insts' for cosimulation. (dma_ps.cpp:20:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_26_1> at dma_ps.cpp:26:18 
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.07 seconds. CPU system time: 0.27 seconds. Elapsed time: 7.07 seconds; current allocated memory: 265.660 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 265.660 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 265.660 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 265.660 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 287.301 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 287.301 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'acti_proc' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'acti_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_26_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation 1 bit ('icmp_ln28', dma_ps.cpp:28)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation 1 bit ('icmp_ln28', dma_ps.cpp:28)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation 1 bit ('icmp_ln28', dma_ps.cpp:28)) in the first pipeline iteration (II = 3 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation 1 bit ('icmp_ln28', dma_ps.cpp:28)) in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation 1 bit ('icmp_ln28', dma_ps.cpp:28)) in the first pipeline iteration (II = 7 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation 1 bit ('icmp_ln28', dma_ps.cpp:28)) in the first pipeline iteration (II = 9 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation 1 bit ('icmp_ln28', dma_ps.cpp:28)) in the first pipeline iteration (II = 10 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 11, Depth = 18, loop 'VITIS_LOOP_26_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.05 seconds; current allocated memory: 287.301 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 287.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'acti_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/imem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/insts' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'acti_proc' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'insts' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'acti_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 287.301 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 287.301 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.56 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 295.156 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for acti_proc.
INFO: [VLOG 209-307] Generating Verilog RTL for acti_proc.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 138.89 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 22.1 seconds. CPU system time: 1.27 seconds. Elapsed time: 28.1 seconds; current allocated memory: 36.902 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.8ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 28% 
INFO: [HLS 200-1510] Running: source ./dma_ps/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name acti_proc acti_proc 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 258.344 MB.
INFO: [HLS 200-10] Analyzing design file 'dma_ps.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 19.08 seconds. CPU system time: 0.96 seconds. Elapsed time: 20.05 seconds; current allocated memory: 263.973 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 11 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'insts' for cosimulation. (dma_ps.cpp:20:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.21 seconds. CPU system time: 0.33 seconds. Elapsed time: 7.47 seconds; current allocated memory: 265.324 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 265.324 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 265.488 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'acti_proc' (dma_ps.cpp:20) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 265.488 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 285.902 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 285.902 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'acti_proc' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'acti_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 285.902 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 285.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'acti_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/imem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/insts' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'acti_proc' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'insts' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_imem_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'acti_proc/m_axi_imem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_imem_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_imem_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'acti_proc/m_axi_imem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_imem_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'acti_proc/m_axi_imem_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_imem_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'acti_proc/m_axi_imem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_imem_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'acti_proc/m_axi_imem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_imem_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'acti_proc/m_axi_imem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_imem_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'acti_proc/m_axi_imem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_imem_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'acti_proc/m_axi_imem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_imem_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'acti_proc/m_axi_imem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_imem_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'acti_proc/m_axi_imem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_imem_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'acti_proc/m_axi_imem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_imem_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'acti_proc/m_axi_imem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_imem_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'acti_proc/m_axi_imem_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_imem_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_imem_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'acti_proc/m_axi_imem_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_imem_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'acti_proc/m_axi_imem_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_imem_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'acti_proc/m_axi_imem_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_imem_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'acti_proc/m_axi_imem_WID' to 0.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_imem_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'acti_proc/m_axi_imem_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_imem_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'acti_proc/m_axi_imem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_imem_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_imem_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'acti_proc/m_axi_imem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_imem_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'acti_proc/m_axi_imem_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_imem_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'acti_proc/m_axi_imem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_imem_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'acti_proc/m_axi_imem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_imem_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'acti_proc/m_axi_imem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_imem_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'acti_proc/m_axi_imem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_imem_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'acti_proc/m_axi_imem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_imem_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'acti_proc/m_axi_imem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_imem_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'acti_proc/m_axi_imem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_imem_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'acti_proc/m_axi_imem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_imem_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'acti_proc/m_axi_imem_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_imem_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_imem_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'acti_proc/m_axi_imem_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_imem_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_imem_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_imem_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_imem_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_imem_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_imem_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_imem_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'acti_proc/m_axi_imem_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_imem_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_imem_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_imem_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'acti_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 285.902 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 285.902 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.63 seconds; current allocated memory: 292.164 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for acti_proc.
INFO: [VLOG 209-307] Generating Verilog RTL for acti_proc.
INFO: [HLS 200-789] **** Estimated Fmax: 0.00 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 22.34 seconds. CPU system time: 1.36 seconds. Elapsed time: 28.63 seconds; current allocated memory: 34.109 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.8ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 28% 
INFO: [HLS 200-1510] Running: source ./dma_ps/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name acti_proc acti_proc 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 258.344 MB.
INFO: [HLS 200-10] Analyzing design file 'dma_ps.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 18.62 seconds. CPU system time: 1.12 seconds. Elapsed time: 19.75 seconds; current allocated memory: 263.973 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 41 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 13 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 11 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 11 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 11 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 11 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 11 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 11 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 11 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 16 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 21 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'insts' for cosimulation. (dma_ps.cpp:20:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_26_1> at dma_ps.cpp:26:18 
INFO: [HLS 214-115] Multiple burst writes of length 10 and bit width 64 in loop 'VITIS_LOOP_26_1'(dma_ps.cpp:26:18) has been inferred on bundle 'imem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (dma_ps.cpp:26:18)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.03 seconds. CPU system time: 0.31 seconds. Elapsed time: 7.05 seconds; current allocated memory: 265.641 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 265.641 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 265.641 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 265.641 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 287.086 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 287.086 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'acti_proc' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'acti_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_26_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'VITIS_LOOP_26_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 287.086 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.86 seconds; current allocated memory: 287.086 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'acti_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/imem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/insts' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'acti_proc' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'insts' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'acti_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 287.086 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 287.086 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 294.922 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for acti_proc.
INFO: [VLOG 209-307] Generating Verilog RTL for acti_proc.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 138.89 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 21.54 seconds. CPU system time: 1.47 seconds. Elapsed time: 28.57 seconds; current allocated memory: 36.629 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.8ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 28% 
INFO: [HLS 200-1510] Running: source ./dma_ps/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name acti_proc acti_proc 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 258.344 MB.
INFO: [HLS 200-10] Analyzing design file 'dma_ps.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 19.74 seconds. CPU system time: 1.11 seconds. Elapsed time: 20.84 seconds; current allocated memory: 263.980 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 14 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'insts' for cosimulation. (dma_ps.cpp:20:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.16 seconds. CPU system time: 0.35 seconds. Elapsed time: 7.2 seconds; current allocated memory: 265.328 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 265.328 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 265.496 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'acti_proc' (dma_ps.cpp:20) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 265.496 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 285.906 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 285.906 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'acti_proc' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'acti_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 285.906 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 285.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'acti_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/imem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/insts' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'acti_proc' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'insts' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_imem_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'acti_proc/m_axi_imem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_imem_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_imem_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'acti_proc/m_axi_imem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_imem_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'acti_proc/m_axi_imem_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_imem_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'acti_proc/m_axi_imem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_imem_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'acti_proc/m_axi_imem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_imem_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'acti_proc/m_axi_imem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_imem_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'acti_proc/m_axi_imem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_imem_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'acti_proc/m_axi_imem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_imem_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'acti_proc/m_axi_imem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_imem_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'acti_proc/m_axi_imem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_imem_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'acti_proc/m_axi_imem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_imem_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'acti_proc/m_axi_imem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_imem_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'acti_proc/m_axi_imem_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_imem_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_imem_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'acti_proc/m_axi_imem_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_imem_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'acti_proc/m_axi_imem_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_imem_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'acti_proc/m_axi_imem_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_imem_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'acti_proc/m_axi_imem_WID' to 0.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_imem_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'acti_proc/m_axi_imem_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_imem_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'acti_proc/m_axi_imem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_imem_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_imem_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'acti_proc/m_axi_imem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_imem_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'acti_proc/m_axi_imem_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_imem_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'acti_proc/m_axi_imem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_imem_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'acti_proc/m_axi_imem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_imem_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'acti_proc/m_axi_imem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_imem_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'acti_proc/m_axi_imem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_imem_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'acti_proc/m_axi_imem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_imem_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'acti_proc/m_axi_imem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_imem_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'acti_proc/m_axi_imem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_imem_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'acti_proc/m_axi_imem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_imem_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'acti_proc/m_axi_imem_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_imem_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_imem_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'acti_proc/m_axi_imem_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_imem_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_imem_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_imem_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_imem_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_imem_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_imem_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_imem_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'acti_proc/m_axi_imem_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_imem_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_imem_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'acti_proc/m_axi_imem_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'acti_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 285.906 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 285.906 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 292.164 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for acti_proc.
INFO: [VLOG 209-307] Generating Verilog RTL for acti_proc.
INFO: [HLS 200-789] **** Estimated Fmax: 0.00 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 22.93 seconds. CPU system time: 1.54 seconds. Elapsed time: 29.18 seconds; current allocated memory: 34.109 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.8ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 28% 
INFO: [HLS 200-1510] Running: source ./dma_ps/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name acti_proc acti_proc 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 258.344 MB.
INFO: [HLS 200-10] Analyzing design file 'dma_ps.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 18.58 seconds. CPU system time: 1.06 seconds. Elapsed time: 19.65 seconds; current allocated memory: 263.965 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 38 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 13 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 11 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 11 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 11 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 11 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 11 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 11 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 11 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 16 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 20 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'insts' for cosimulation. (dma_ps.cpp:20:0)
INFO: [HLS 214-115] Multiple burst writes of length 10 and bit width 64 in loop 'VITIS_LOOP_26_1'(dma_ps.cpp:36:1) has been inferred on bundle 'imem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (dma_ps.cpp:26:18)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.01 seconds. CPU system time: 0.3 seconds. Elapsed time: 7.42 seconds; current allocated memory: 265.648 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 265.648 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 265.648 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 265.648 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 287.059 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 287.059 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'acti_proc' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'acti_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 287.059 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 287.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'acti_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/imem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/insts' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'acti_proc' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'insts' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'acti_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 287.059 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 287.059 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.5 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.54 seconds; current allocated memory: 294.426 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for acti_proc.
INFO: [VLOG 209-307] Generating Verilog RTL for acti_proc.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 138.89 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 21.41 seconds. CPU system time: 1.46 seconds. Elapsed time: 27.97 seconds; current allocated memory: 36.137 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.8ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 28% 
INFO: [HLS 200-1510] Running: source ./dma_ps/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name acti_proc acti_proc 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 258.344 MB.
INFO: [HLS 200-10] Analyzing design file 'dma_ps.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 18.93 seconds. CPU system time: 1.05 seconds. Elapsed time: 20 seconds; current allocated memory: 263.965 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 38 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 13 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 11 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 11 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 11 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 11 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 11 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 11 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 11 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 16 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 20 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'insts' for cosimulation. (dma_ps.cpp:20:0)
INFO: [HLS 214-115] Multiple burst writes of length 10 and bit width 64 in loop 'VITIS_LOOP_26_1'(dma_ps.cpp:36:1) has been inferred on bundle 'imem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (dma_ps.cpp:26:18)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.11 seconds. CPU system time: 0.26 seconds. Elapsed time: 7.08 seconds; current allocated memory: 265.652 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 265.652 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 265.652 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 265.652 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 287.055 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 287.055 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'acti_proc' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'acti_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.03 seconds; current allocated memory: 287.055 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 287.055 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'acti_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/imem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/insts' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'acti_proc' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'insts' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'acti_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 287.055 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 287.055 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 294.422 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for acti_proc.
INFO: [VLOG 209-307] Generating Verilog RTL for acti_proc.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 138.89 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 21.88 seconds. CPU system time: 1.37 seconds. Elapsed time: 27.96 seconds; current allocated memory: 36.133 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.8ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 28% 
INFO: [HLS 200-1510] Running: source ./dma_ps/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name acti_proc acti_proc 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file dma_ps/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 11.33 seconds. CPU system time: 0.38 seconds. Elapsed time: 14.73 seconds; current allocated memory: 7.762 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.8ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 28% 
INFO: [HLS 200-1510] Running: source ./dma_ps/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name acti_proc acti_proc 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 258.344 MB.
INFO: [HLS 200-10] Analyzing design file 'dma_ps.cpp' ... 
ERROR: [HLS 207-3776] use of undeclared identifier 'inst' (dma_ps.cpp:32:11)
ERROR: [HLS 207-3776] use of undeclared identifier 'inst' (dma_ps.cpp:33:14)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2.72 seconds. CPU system time: 0.32 seconds. Elapsed time: 3.03 seconds; current allocated memory: 0.484 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.8ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 28% 
INFO: [HLS 200-1510] Running: source ./dma_ps/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name acti_proc acti_proc 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 258.344 MB.
INFO: [HLS 200-10] Analyzing design file 'dma_ps.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 18.57 seconds. CPU system time: 1.1 seconds. Elapsed time: 19.68 seconds; current allocated memory: 263.977 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 230 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 176 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 134 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 130 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 125 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 125 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 125 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 286 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 423 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 406 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 407 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 404 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 404 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 404 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 417 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 343 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'exp_reduce_::exp(float)' into 'hls::exp(float)' (/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c++/expfloat.cpp:17:9)
INFO: [HLS 214-131] Inlining function 'hls::exp(float)' into 'activ(hls::vector<float, 16ul>*, int, int, int)' (dma_ps.cpp:13:29)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'insts' for cosimulation. (dma_ps.cpp:20:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'mem' for cosimulation. (dma_ps.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'activ(hls::vector<float, 16ul>*, int, int, int)' (dma_ps.cpp:3:0)
INFO: [HLS 214-241] Aggregating maxi variable 'mem' with compact=none mode in 512-bits (dma_ps.cpp:20:0)
INFO: [HLS 214-241] Aggregating scalar variable 'temp' with compact=bit mode in 512-bits (dma_ps.cpp:6:6)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_11_2> at dma_ps.cpp:11:20 
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.2 seconds. CPU system time: 0.41 seconds. Elapsed time: 7.11 seconds; current allocated memory: 265.684 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 265.684 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 266.719 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 267.613 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 291.082 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 301.836 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'acti_proc' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activ_Pipeline_VITIS_LOOP_11_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_2'.
WARNING: [HLS 200-880] The II Violation in module 'activ_Pipeline_VITIS_LOOP_11_2' (loop 'VITIS_LOOP_11_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'shl' operation 512 bit ('shl_ln13_1', dma_ps.cpp:13) and 'fexp' operation 32 bit ('tmp_s', /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c++/expfloat.cpp:17->dma_ps.cpp:13).
WARNING: [HLS 200-880] The II Violation in module 'activ_Pipeline_VITIS_LOOP_11_2' (loop 'VITIS_LOOP_11_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'shl' operation 512 bit ('shl_ln13_1', dma_ps.cpp:13) and 'fexp' operation 32 bit ('tmp_s', /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c++/expfloat.cpp:17->dma_ps.cpp:13).
WARNING: [HLS 200-880] The II Violation in module 'activ_Pipeline_VITIS_LOOP_11_2' (loop 'VITIS_LOOP_11_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'shl' operation 512 bit ('shl_ln13_1', dma_ps.cpp:13) and 'fexp' operation 32 bit ('tmp_s', /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c++/expfloat.cpp:17->dma_ps.cpp:13).
WARNING: [HLS 200-880] The II Violation in module 'activ_Pipeline_VITIS_LOOP_11_2' (loop 'VITIS_LOOP_11_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'shl' operation 512 bit ('shl_ln13_1', dma_ps.cpp:13) and 'fexp' operation 32 bit ('tmp_s', /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c++/expfloat.cpp:17->dma_ps.cpp:13).
WARNING: [HLS 200-880] The II Violation in module 'activ_Pipeline_VITIS_LOOP_11_2' (loop 'VITIS_LOOP_11_2'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'shl' operation 512 bit ('shl_ln13_1', dma_ps.cpp:13) and 'fexp' operation 32 bit ('tmp_s', /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c++/expfloat.cpp:17->dma_ps.cpp:13).
WARNING: [HLS 200-880] The II Violation in module 'activ_Pipeline_VITIS_LOOP_11_2' (loop 'VITIS_LOOP_11_2'): Unable to enforce a carried dependence constraint (II = 21, distance = 1, offset = 1) between 'shl' operation 512 bit ('shl_ln13_1', dma_ps.cpp:13) and 'fexp' operation 32 bit ('tmp_s', /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c++/expfloat.cpp:17->dma_ps.cpp:13).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 22, Depth = 23, loop 'VITIS_LOOP_11_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 303.273 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 303.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activ' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 303.727 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 303.727 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'acti_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 304.324 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 304.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activ_Pipeline_VITIS_LOOP_11_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'activ_Pipeline_VITIS_LOOP_11_2' pipeline 'VITIS_LOOP_11_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'activ_Pipeline_VITIS_LOOP_11_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 304.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activ' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'activ'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 306.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'acti_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/imem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/mem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/insts' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/mem_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'acti_proc' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'insts', 'mem_offset' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'acti_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 308.309 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 312.137 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.86 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.88 seconds; current allocated memory: 325.535 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for acti_proc.
INFO: [VLOG 209-307] Generating Verilog RTL for acti_proc.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 138.89 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 22.34 seconds. CPU system time: 1.64 seconds. Elapsed time: 28.96 seconds; current allocated memory: 67.266 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.8ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 28% 
INFO: [HLS 200-1510] Running: source ./dma_ps/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name acti_proc acti_proc 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file dma_ps/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 13.38 seconds. CPU system time: 0.49 seconds. Elapsed time: 16.73 seconds; current allocated memory: 9.012 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.8ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 28% 
INFO: [HLS 200-1510] Running: source ./dma_ps/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name acti_proc acti_proc 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 258.344 MB.
INFO: [HLS 200-10] Analyzing design file 'dma_ps.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 19.38 seconds. CPU system time: 1.09 seconds. Elapsed time: 20.49 seconds; current allocated memory: 264.137 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 230 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 176 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 134 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 130 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 125 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 125 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 125 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 286 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 423 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 406 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 407 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 404 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 404 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 404 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 417 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 343 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'exp_reduce_::exp(float)' into 'hls::exp(float)' (/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c++/expfloat.cpp:17:9)
INFO: [HLS 214-131] Inlining function 'hls::exp(float)' into 'activ(hls::vector<float, 16ul>*, int, int, int)' (dma_ps.cpp:14:27)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'insts' for cosimulation. (dma_ps.cpp:21:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'mem' for cosimulation. (dma_ps.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'activ(hls::vector<float, 16ul>*, int, int, int)' (dma_ps.cpp:3:0)
INFO: [HLS 214-241] Aggregating maxi variable 'mem' with compact=none mode in 512-bits (dma_ps.cpp:21:0)
INFO: [HLS 214-241] Aggregating scalar variable 'temp' with compact=bit mode in 512-bits (dma_ps.cpp:6:6)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.49 seconds. CPU system time: 0.4 seconds. Elapsed time: 7.55 seconds; current allocated memory: 265.492 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 265.492 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 266.793 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 267.719 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 291.227 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 301.887 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'acti_proc' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activ_Pipeline_VITIS_LOOP_11_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_2'.
WARNING: [HLS 200-880] The II Violation in module 'activ_Pipeline_VITIS_LOOP_11_2' (loop 'VITIS_LOOP_11_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('temp_0_write_ln14', dma_ps.cpp:14) of variable 'or_ln14', dma_ps.cpp:14 on local variable 'temp_0' and 'load' operation 512 bit ('temp_0_load', dma_ps.cpp:14) on local variable 'temp_0'.
WARNING: [HLS 200-880] The II Violation in module 'activ_Pipeline_VITIS_LOOP_11_2' (loop 'VITIS_LOOP_11_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('temp_0_write_ln14', dma_ps.cpp:14) of variable 'or_ln14', dma_ps.cpp:14 on local variable 'temp_0' and 'load' operation 512 bit ('temp_0_load', dma_ps.cpp:14) on local variable 'temp_0'.
WARNING: [HLS 200-880] The II Violation in module 'activ_Pipeline_VITIS_LOOP_11_2' (loop 'VITIS_LOOP_11_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('temp_0_write_ln14', dma_ps.cpp:14) of variable 'or_ln14', dma_ps.cpp:14 on local variable 'temp_0' and 'load' operation 512 bit ('temp_0_load', dma_ps.cpp:14) on local variable 'temp_0'.
WARNING: [HLS 200-880] The II Violation in module 'activ_Pipeline_VITIS_LOOP_11_2' (loop 'VITIS_LOOP_11_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation 0 bit ('temp_0_write_ln14', dma_ps.cpp:14) of variable 'or_ln14', dma_ps.cpp:14 on local variable 'temp_0' and 'load' operation 512 bit ('temp_0_load', dma_ps.cpp:14) on local variable 'temp_0'.
WARNING: [HLS 200-880] The II Violation in module 'activ_Pipeline_VITIS_LOOP_11_2' (loop 'VITIS_LOOP_11_2'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 0) between 'store' operation 0 bit ('temp_0_write_ln14', dma_ps.cpp:14) of variable 'or_ln14', dma_ps.cpp:14 on local variable 'temp_0' and 'load' operation 512 bit ('temp_0_load', dma_ps.cpp:14) on local variable 'temp_0'.
WARNING: [HLS 200-880] The II Violation in module 'activ_Pipeline_VITIS_LOOP_11_2' (loop 'VITIS_LOOP_11_2'): Unable to enforce a carried dependence constraint (II = 13, distance = 1, offset = 0) between 'store' operation 0 bit ('temp_0_write_ln14', dma_ps.cpp:14) of variable 'or_ln14', dma_ps.cpp:14 on local variable 'temp_0' and 'load' operation 512 bit ('temp_0_load', dma_ps.cpp:14) on local variable 'temp_0'.
WARNING: [HLS 200-880] The II Violation in module 'activ_Pipeline_VITIS_LOOP_11_2' (loop 'VITIS_LOOP_11_2'): Unable to enforce a carried dependence constraint (II = 14, distance = 1, offset = 0) between 'store' operation 0 bit ('temp_0_write_ln14', dma_ps.cpp:14) of variable 'or_ln14', dma_ps.cpp:14 on local variable 'temp_0' and 'load' operation 512 bit ('temp_0_load', dma_ps.cpp:14) on local variable 'temp_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 15, Depth = 17, loop 'VITIS_LOOP_11_2'
WARNING: [HLS 200-871] Estimated clock period (13.582 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.800 ns, effective delay budget: 7.200 ns).
WARNING: [HLS 200-1016] The critical path in module 'activ_Pipeline_VITIS_LOOP_11_2' consists of the following:
	'fexp' operation 32 bit ('tmp_s', /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c++/expfloat.cpp:17->dma_ps.cpp:14) [26]  (7.145 ns)
	'fadd' operation 32 bit ('add6', dma_ps.cpp:14) [27]  (6.437 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 303.355 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 303.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activ' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 303.828 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 303.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'acti_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 304.406 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 304.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activ_Pipeline_VITIS_LOOP_11_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'activ_Pipeline_VITIS_LOOP_11_2' pipeline 'VITIS_LOOP_11_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_5_med_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'activ_Pipeline_VITIS_LOOP_11_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 304.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activ' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'activ'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 306.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'acti_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/imem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/mem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/insts' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/mem_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'acti_proc' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'insts', 'mem_offset' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'acti_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 308.371 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 312.301 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.88 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.92 seconds; current allocated memory: 325.258 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for acti_proc.
INFO: [VLOG 209-307] Generating Verilog RTL for acti_proc.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 73.63 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 23.6 seconds. CPU system time: 1.61 seconds. Elapsed time: 29.89 seconds; current allocated memory: 67.090 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.8ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 28% 
INFO: [HLS 200-1510] Running: source ./dma_ps/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name acti_proc acti_proc 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 258.344 MB.
INFO: [HLS 200-10] Analyzing design file 'dma_ps.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 18.62 seconds. CPU system time: 1.15 seconds. Elapsed time: 19.77 seconds; current allocated memory: 264.137 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 230 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 439 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 308 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 245 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 129 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 123 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 123 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 124 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 271 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 270 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 272 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 269 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 269 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 269 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 282 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 338 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'exp_reduce_::exp(float)' into 'hls::exp(float)' (/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c++/expfloat.cpp:17:9)
INFO: [HLS 214-131] Inlining function 'hls::exp(float)' into 'activ(hls::vector<float, 16ul>*, int, int, int)' (dma_ps.cpp:14:27)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'insts' for cosimulation. (dma_ps.cpp:21:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'mem' for cosimulation. (dma_ps.cpp:21:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_11_2' (dma_ps.cpp:11:20) in function 'activ' completely with a factor of 16 (dma_ps.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'activ(hls::vector<float, 16ul>*, int, int, int)' (dma_ps.cpp:3:0)
INFO: [HLS 214-241] Aggregating maxi variable 'mem' with compact=none mode in 512-bits (dma_ps.cpp:21:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.24 seconds. CPU system time: 0.33 seconds. Elapsed time: 7.09 seconds; current allocated memory: 265.820 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 265.820 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 266.723 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 267.727 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 291.082 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 292.332 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'acti_proc' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activ' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 294.457 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 294.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'acti_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 295.973 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 295.973 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activ' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'activ'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 297.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'acti_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/imem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/mem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/insts' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/mem_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'acti_proc' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'insts', 'mem_offset' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'acti_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 302.258 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 306.438 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.91 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.94 seconds; current allocated memory: 319.914 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for acti_proc.
INFO: [VLOG 209-307] Generating Verilog RTL for acti_proc.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 138.89 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 22.53 seconds. CPU system time: 1.57 seconds. Elapsed time: 28.63 seconds; current allocated memory: 61.668 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.8ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 28% 
INFO: [HLS 200-1510] Running: source ./dma_ps/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name acti_proc acti_proc 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 258.344 MB.
INFO: [HLS 200-10] Analyzing design file 'dma_ps.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 18.78 seconds. CPU system time: 1.07 seconds. Elapsed time: 19.85 seconds; current allocated memory: 264.145 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 230 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 239 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 176 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 157 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 149 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 149 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 149 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 361 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 486 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 469 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 470 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 467 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 467 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 467 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 480 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 394 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'exp_reduce_::exp(float)' into 'hls::exp(float)' (/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c++/expfloat.cpp:17:9)
INFO: [HLS 214-131] Inlining function 'hls::exp(float)' into 'activ(hls::vector<float, 16ul>*, int, int, int)' (dma_ps.cpp:14:27)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'insts' for cosimulation. (dma_ps.cpp:21:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'mem' for cosimulation. (dma_ps.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_11_2' (dma_ps.cpp:11:20) in function 'activ' partially with a factor of 4 (dma_ps.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'activ(hls::vector<float, 16ul>*, int, int, int)' (dma_ps.cpp:3:0)
INFO: [HLS 214-241] Aggregating maxi variable 'mem' with compact=none mode in 512-bits (dma_ps.cpp:21:0)
INFO: [HLS 214-241] Aggregating scalar variable 'temp' with compact=bit mode in 512-bits (dma_ps.cpp:6:6)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_11_2> at dma_ps.cpp:11:20 
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.33 seconds. CPU system time: 0.36 seconds. Elapsed time: 7.13 seconds; current allocated memory: 265.832 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 265.832 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 266.887 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 267.805 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 291.461 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 302.375 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'acti_proc' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activ_Pipeline_VITIS_LOOP_11_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_2'.
WARNING: [HLS 200-880] The II Violation in module 'activ_Pipeline_VITIS_LOOP_11_2' (loop 'VITIS_LOOP_11_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'shl' operation 512 bit ('shl_ln14_1', dma_ps.cpp:14) and 'fexp' operation 32 bit ('tmp_s', /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c++/expfloat.cpp:17->dma_ps.cpp:14).
WARNING: [HLS 200-880] The II Violation in module 'activ_Pipeline_VITIS_LOOP_11_2' (loop 'VITIS_LOOP_11_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'shl' operation 512 bit ('shl_ln14_1', dma_ps.cpp:14) and 'fexp' operation 32 bit ('tmp_s', /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c++/expfloat.cpp:17->dma_ps.cpp:14).
WARNING: [HLS 200-880] The II Violation in module 'activ_Pipeline_VITIS_LOOP_11_2' (loop 'VITIS_LOOP_11_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'shl' operation 512 bit ('shl_ln14_1', dma_ps.cpp:14) and 'fexp' operation 32 bit ('tmp_s', /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c++/expfloat.cpp:17->dma_ps.cpp:14).
WARNING: [HLS 200-880] The II Violation in module 'activ_Pipeline_VITIS_LOOP_11_2' (loop 'VITIS_LOOP_11_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'shl' operation 512 bit ('shl_ln14_1', dma_ps.cpp:14) and 'fexp' operation 32 bit ('tmp_s', /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c++/expfloat.cpp:17->dma_ps.cpp:14).
WARNING: [HLS 200-880] The II Violation in module 'activ_Pipeline_VITIS_LOOP_11_2' (loop 'VITIS_LOOP_11_2'): Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 1) between 'shl' operation 512 bit ('shl_ln14_7', dma_ps.cpp:14) and 'fexp' operation 32 bit ('tmp_s', /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c++/expfloat.cpp:17->dma_ps.cpp:14).
WARNING: [HLS 200-880] The II Violation in module 'activ_Pipeline_VITIS_LOOP_11_2' (loop 'VITIS_LOOP_11_2'): Unable to enforce a carried dependence constraint (II = 82, distance = 1, offset = 1) between 'shl' operation 512 bit ('shl_ln14_7', dma_ps.cpp:14) and 'fexp' operation 32 bit ('tmp_s', /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c++/expfloat.cpp:17->dma_ps.cpp:14).
WARNING: [HLS 200-880] The II Violation in module 'activ_Pipeline_VITIS_LOOP_11_2' (loop 'VITIS_LOOP_11_2'): Unable to enforce a carried dependence constraint (II = 86, distance = 1, offset = 1) between 'shl' operation 512 bit ('shl_ln14_7', dma_ps.cpp:14) and 'fexp' operation 32 bit ('tmp_s', /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c++/expfloat.cpp:17->dma_ps.cpp:14).
WARNING: [HLS 200-880] The II Violation in module 'activ_Pipeline_VITIS_LOOP_11_2' (loop 'VITIS_LOOP_11_2'): Unable to enforce a carried dependence constraint (II = 87, distance = 1, offset = 1) between 'shl' operation 512 bit ('shl_ln14_7', dma_ps.cpp:14) and 'fexp' operation 32 bit ('tmp_s', /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c++/expfloat.cpp:17->dma_ps.cpp:14).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 88, Depth = 89, loop 'VITIS_LOOP_11_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 304.426 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 304.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activ' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 304.922 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 304.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'acti_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 305.500 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 305.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activ_Pipeline_VITIS_LOOP_11_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'activ_Pipeline_VITIS_LOOP_11_2' pipeline 'VITIS_LOOP_11_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'activ_Pipeline_VITIS_LOOP_11_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 306.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activ' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'activ'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 309.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'acti_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/imem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/mem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/insts' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/mem_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'acti_proc' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'insts', 'mem_offset' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'acti_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 311.559 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 315.656 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.91 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.92 seconds; current allocated memory: 328.812 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for acti_proc.
INFO: [VLOG 209-307] Generating Verilog RTL for acti_proc.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 138.89 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 22.97 seconds. CPU system time: 1.52 seconds. Elapsed time: 28.94 seconds; current allocated memory: 70.660 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.8ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 28% 
INFO: [HLS 200-1510] Running: source ./dma_ps/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name acti_proc acti_proc 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 258.344 MB.
INFO: [HLS 200-10] Analyzing design file 'dma_ps.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 19.1 seconds. CPU system time: 1.15 seconds. Elapsed time: 20.25 seconds; current allocated memory: 264.145 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 230 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 197 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 148 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 139 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 133 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 133 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 133 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 311 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 444 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 427 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 428 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 425 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 425 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 425 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 438 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 360 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'exp_reduce_::exp(float)' into 'hls::exp(float)' (/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c++/expfloat.cpp:17:9)
INFO: [HLS 214-131] Inlining function 'hls::exp(float)' into 'activ(hls::vector<float, 16ul>*, int, int, int)' (dma_ps.cpp:14:27)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'insts' for cosimulation. (dma_ps.cpp:21:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'mem' for cosimulation. (dma_ps.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_11_2' (dma_ps.cpp:11:20) in function 'activ' partially with a factor of 2 (dma_ps.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'activ(hls::vector<float, 16ul>*, int, int, int)' (dma_ps.cpp:3:0)
INFO: [HLS 214-241] Aggregating maxi variable 'mem' with compact=none mode in 512-bits (dma_ps.cpp:21:0)
INFO: [HLS 214-241] Aggregating scalar variable 'temp' with compact=bit mode in 512-bits (dma_ps.cpp:6:6)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_11_2> at dma_ps.cpp:11:20 
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.37 seconds. CPU system time: 0.41 seconds. Elapsed time: 7.23 seconds; current allocated memory: 265.832 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 265.832 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 266.859 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 267.746 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 291.312 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 302.035 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'acti_proc' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activ_Pipeline_VITIS_LOOP_11_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_2'.
WARNING: [HLS 200-880] The II Violation in module 'activ_Pipeline_VITIS_LOOP_11_2' (loop 'VITIS_LOOP_11_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'shl' operation 512 bit ('shl_ln14_1', dma_ps.cpp:14) and 'fexp' operation 32 bit ('tmp_s', /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c++/expfloat.cpp:17->dma_ps.cpp:14).
WARNING: [HLS 200-880] The II Violation in module 'activ_Pipeline_VITIS_LOOP_11_2' (loop 'VITIS_LOOP_11_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'shl' operation 512 bit ('shl_ln14_1', dma_ps.cpp:14) and 'fexp' operation 32 bit ('tmp_s', /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c++/expfloat.cpp:17->dma_ps.cpp:14).
WARNING: [HLS 200-880] The II Violation in module 'activ_Pipeline_VITIS_LOOP_11_2' (loop 'VITIS_LOOP_11_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'shl' operation 512 bit ('shl_ln14_1', dma_ps.cpp:14) and 'fexp' operation 32 bit ('tmp_s', /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c++/expfloat.cpp:17->dma_ps.cpp:14).
WARNING: [HLS 200-880] The II Violation in module 'activ_Pipeline_VITIS_LOOP_11_2' (loop 'VITIS_LOOP_11_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'shl' operation 512 bit ('shl_ln14_1', dma_ps.cpp:14) and 'fexp' operation 32 bit ('tmp_s', /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c++/expfloat.cpp:17->dma_ps.cpp:14).
WARNING: [HLS 200-880] The II Violation in module 'activ_Pipeline_VITIS_LOOP_11_2' (loop 'VITIS_LOOP_11_2'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between 'shl' operation 512 bit ('shl_ln14_3', dma_ps.cpp:14) and 'fexp' operation 32 bit ('tmp_s', /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c++/expfloat.cpp:17->dma_ps.cpp:14).
WARNING: [HLS 200-880] The II Violation in module 'activ_Pipeline_VITIS_LOOP_11_2' (loop 'VITIS_LOOP_11_2'): Unable to enforce a carried dependence constraint (II = 43, distance = 1, offset = 1) between 'shl' operation 512 bit ('shl_ln14_3', dma_ps.cpp:14) and 'fexp' operation 32 bit ('tmp_s', /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c++/expfloat.cpp:17->dma_ps.cpp:14).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 44, Depth = 45, loop 'VITIS_LOOP_11_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 303.672 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 303.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activ' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 304.176 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 304.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'acti_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 304.758 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 304.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activ_Pipeline_VITIS_LOOP_11_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'activ_Pipeline_VITIS_LOOP_11_2' pipeline 'VITIS_LOOP_11_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'activ_Pipeline_VITIS_LOOP_11_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 305.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activ' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'activ'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 307.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'acti_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/imem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/mem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/insts' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/mem_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'acti_proc' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'insts', 'mem_offset' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'acti_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 309.441 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.16 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.18 seconds; current allocated memory: 313.406 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.86 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.9 seconds; current allocated memory: 326.414 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for acti_proc.
INFO: [VLOG 209-307] Generating Verilog RTL for acti_proc.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 138.89 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 23.14 seconds. CPU system time: 1.69 seconds. Elapsed time: 29.27 seconds; current allocated memory: 68.262 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.8ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 28% 
INFO: [HLS 200-1510] Running: source ./dma_ps/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name acti_proc acti_proc 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 258.344 MB.
INFO: [HLS 200-10] Analyzing design file 'dma_ps.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 19.28 seconds. CPU system time: 0.98 seconds. Elapsed time: 20.26 seconds; current allocated memory: 264.000 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 230 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 176 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 134 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 130 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 125 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 125 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 125 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 286 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 423 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 406 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 407 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 404 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 404 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 404 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 417 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 343 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'exp_reduce_::exp(float)' into 'hls::exp(float)' (/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c++/expfloat.cpp:17:9)
INFO: [HLS 214-131] Inlining function 'hls::exp(float)' into 'activ(hls::vector<float, 16ul>*, int, int, int)' (dma_ps.cpp:13:29)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'insts' for cosimulation. (dma_ps.cpp:20:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'mem' for cosimulation. (dma_ps.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'activ(hls::vector<float, 16ul>*, int, int, int)' (dma_ps.cpp:3:0)
INFO: [HLS 214-241] Aggregating maxi variable 'mem' with compact=none mode in 512-bits (dma_ps.cpp:20:0)
INFO: [HLS 214-241] Aggregating scalar variable 'temp' with compact=bit mode in 512-bits (dma_ps.cpp:6:6)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_11_2> at dma_ps.cpp:11:20 
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.52 seconds. CPU system time: 0.34 seconds. Elapsed time: 7.32 seconds; current allocated memory: 265.711 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 265.711 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 266.691 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 267.617 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 291.105 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 301.859 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'acti_proc' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activ_Pipeline_VITIS_LOOP_11_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_2'.
WARNING: [HLS 200-880] The II Violation in module 'activ_Pipeline_VITIS_LOOP_11_2' (loop 'VITIS_LOOP_11_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'shl' operation 512 bit ('shl_ln13_1', dma_ps.cpp:13) and 'fexp' operation 32 bit ('tmp_s', /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c++/expfloat.cpp:17->dma_ps.cpp:13).
WARNING: [HLS 200-880] The II Violation in module 'activ_Pipeline_VITIS_LOOP_11_2' (loop 'VITIS_LOOP_11_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'shl' operation 512 bit ('shl_ln13_1', dma_ps.cpp:13) and 'fexp' operation 32 bit ('tmp_s', /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c++/expfloat.cpp:17->dma_ps.cpp:13).
WARNING: [HLS 200-880] The II Violation in module 'activ_Pipeline_VITIS_LOOP_11_2' (loop 'VITIS_LOOP_11_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'shl' operation 512 bit ('shl_ln13_1', dma_ps.cpp:13) and 'fexp' operation 32 bit ('tmp_s', /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c++/expfloat.cpp:17->dma_ps.cpp:13).
WARNING: [HLS 200-880] The II Violation in module 'activ_Pipeline_VITIS_LOOP_11_2' (loop 'VITIS_LOOP_11_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'shl' operation 512 bit ('shl_ln13_1', dma_ps.cpp:13) and 'fexp' operation 32 bit ('tmp_s', /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c++/expfloat.cpp:17->dma_ps.cpp:13).
WARNING: [HLS 200-880] The II Violation in module 'activ_Pipeline_VITIS_LOOP_11_2' (loop 'VITIS_LOOP_11_2'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'shl' operation 512 bit ('shl_ln13_1', dma_ps.cpp:13) and 'fexp' operation 32 bit ('tmp_s', /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c++/expfloat.cpp:17->dma_ps.cpp:13).
WARNING: [HLS 200-880] The II Violation in module 'activ_Pipeline_VITIS_LOOP_11_2' (loop 'VITIS_LOOP_11_2'): Unable to enforce a carried dependence constraint (II = 21, distance = 1, offset = 1) between 'shl' operation 512 bit ('shl_ln13_1', dma_ps.cpp:13) and 'fexp' operation 32 bit ('tmp_s', /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c++/expfloat.cpp:17->dma_ps.cpp:13).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 22, Depth = 23, loop 'VITIS_LOOP_11_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 303.289 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 303.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activ' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 303.680 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 303.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'acti_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 304.316 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 304.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activ_Pipeline_VITIS_LOOP_11_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'activ_Pipeline_VITIS_LOOP_11_2' pipeline 'VITIS_LOOP_11_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'activ_Pipeline_VITIS_LOOP_11_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 304.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activ' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'activ'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 306.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'acti_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/imem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/mem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/insts' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/mem_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'acti_proc' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'insts', 'mem_offset' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'acti_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 308.355 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.19 seconds; current allocated memory: 312.066 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.86 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.89 seconds; current allocated memory: 325.379 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for acti_proc.
INFO: [VLOG 209-307] Generating Verilog RTL for acti_proc.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 138.89 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 23.44 seconds. CPU system time: 1.43 seconds. Elapsed time: 29.35 seconds; current allocated memory: 67.203 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.8ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 28% 
INFO: [HLS 200-1510] Running: source ./dma_ps/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name acti_proc acti_proc 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 258.344 MB.
INFO: [HLS 200-10] Analyzing design file 'dma_ps.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 19.26 seconds. CPU system time: 1 seconds. Elapsed time: 20.27 seconds; current allocated memory: 263.984 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 230 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 439 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 308 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 245 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 129 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 123 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 123 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 124 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 271 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 270 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 272 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 269 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 269 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 269 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 282 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 338 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'exp_reduce_::exp(float)' into 'hls::exp(float)' (/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c++/expfloat.cpp:17:9)
INFO: [HLS 214-131] Inlining function 'hls::exp(float)' into 'activ(hls::vector<float, 16ul>*, int, int, int)' (dma_ps.cpp:13:29)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'insts' for cosimulation. (dma_ps.cpp:20:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'mem' for cosimulation. (dma_ps.cpp:20:0)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_11_2' is marked as complete unroll implied by the pipeline pragma (dma_ps.cpp:11:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_11_2' (dma_ps.cpp:11:20) in function 'activ' completely with a factor of 16 (dma_ps.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'activ(hls::vector<float, 16ul>*, int, int, int)' (dma_ps.cpp:3:0)
INFO: [HLS 214-241] Aggregating maxi variable 'mem' with compact=none mode in 512-bits (dma_ps.cpp:20:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.37 seconds. CPU system time: 0.36 seconds. Elapsed time: 7.24 seconds; current allocated memory: 265.375 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 265.375 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 266.629 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 267.617 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 290.953 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 292.203 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'acti_proc' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activ' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 294.344 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 294.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'acti_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 295.859 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 295.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activ' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'activ'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 297.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'acti_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/imem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/mem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/insts' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/mem_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'acti_proc' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'insts', 'mem_offset' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'acti_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 302.176 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 306.301 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.91 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.93 seconds; current allocated memory: 320.039 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for acti_proc.
INFO: [VLOG 209-307] Generating Verilog RTL for acti_proc.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 138.89 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 23.3 seconds. CPU system time: 1.44 seconds. Elapsed time: 29.25 seconds; current allocated memory: 61.695 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.8ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 28% 
INFO: [HLS 200-1510] Running: source ./dma_ps/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name acti_proc acti_proc 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 258.344 MB.
INFO: [HLS 200-10] Analyzing design file 'dma_ps.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 18.83 seconds. CPU system time: 1.13 seconds. Elapsed time: 19.97 seconds; current allocated memory: 263.977 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 230 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 439 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 308 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 245 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 129 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 123 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 123 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 124 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 271 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 270 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 272 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 269 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 269 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 269 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 282 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 338 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'exp_reduce_::exp(float)' into 'hls::exp(float)' (/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c++/expfloat.cpp:17:9)
INFO: [HLS 214-131] Inlining function 'hls::exp(float)' into 'activ(hls::vector<float, 16ul>*, int, int, int)' (dma_ps.cpp:13:29)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'insts' for cosimulation. (dma_ps.cpp:20:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'mem' for cosimulation. (dma_ps.cpp:20:0)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_11_2' is marked as complete unroll implied by the pipeline pragma (dma_ps.cpp:11:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_11_2' (dma_ps.cpp:11:20) in function 'activ' completely with a factor of 16 (dma_ps.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'activ(hls::vector<float, 16ul>*, int, int, int)' (dma_ps.cpp:3:0)
INFO: [HLS 214-241] Aggregating maxi variable 'mem' with compact=none mode in 512-bits (dma_ps.cpp:20:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.31 seconds. CPU system time: 0.4 seconds. Elapsed time: 7.19 seconds; current allocated memory: 265.688 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 265.688 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 266.621 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 267.629 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 290.965 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 292.219 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'acti_proc' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activ' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 294.352 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 294.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'acti_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 295.863 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 295.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activ' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'activ'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 297.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'acti_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/imem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/mem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/insts' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/mem_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'acti_proc' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'insts', 'mem_offset' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'acti_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 302.180 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 306.301 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.89 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.92 seconds; current allocated memory: 319.918 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for acti_proc.
INFO: [VLOG 209-307] Generating Verilog RTL for acti_proc.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 138.89 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 22.75 seconds. CPU system time: 1.6 seconds. Elapsed time: 28.85 seconds; current allocated memory: 61.676 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.8ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 28% 
INFO: [HLS 200-1510] Running: source ./dma_ps/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name acti_proc acti_proc 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 258.344 MB.
INFO: [HLS 200-10] Analyzing design file 'dma_ps.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 18.39 seconds. CPU system time: 1.02 seconds. Elapsed time: 19.43 seconds; current allocated memory: 263.969 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 230 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 439 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 308 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 245 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 129 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 123 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 123 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 124 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 271 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 270 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 272 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 269 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 269 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 269 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 282 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 338 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'exp_reduce_::exp(float)' into 'hls::exp(float)' (/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c++/expfloat.cpp:17:9)
INFO: [HLS 214-131] Inlining function 'hls::exp(float)' into 'activ(hls::vector<float, 16ul>*, int, int, int)' (dma_ps.cpp:13:29)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'insts' for cosimulation. (dma_ps.cpp:20:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'mem' for cosimulation. (dma_ps.cpp:20:0)
INFO: [HLS 214-291] Loop 'LAA' is marked as complete unroll implied by the pipeline pragma (dma_ps.cpp:11:8)
INFO: [HLS 214-186] Unrolling loop 'LAA' (dma_ps.cpp:11:8) in function 'activ' completely with a factor of 16 (dma_ps.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'activ(hls::vector<float, 16ul>*, int, int, int)' (dma_ps.cpp:3:0)
INFO: [HLS 214-241] Aggregating maxi variable 'mem' with compact=none mode in 512-bits (dma_ps.cpp:20:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.2 seconds. CPU system time: 0.4 seconds. Elapsed time: 7.11 seconds; current allocated memory: 265.695 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 265.695 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 266.652 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 267.621 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 290.961 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 292.211 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'acti_proc' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activ' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 294.344 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 294.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'acti_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 295.871 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 295.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activ' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'activ'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 297.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'acti_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/imem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/mem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/insts' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/mem_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'acti_proc' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'insts', 'mem_offset' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'acti_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 302.145 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 306.289 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.86 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.89 seconds; current allocated memory: 319.914 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for acti_proc.
INFO: [VLOG 209-307] Generating Verilog RTL for acti_proc.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 138.89 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 22.14 seconds. CPU system time: 1.54 seconds. Elapsed time: 28.22 seconds; current allocated memory: 61.672 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.8ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 28% 
INFO: [HLS 200-1510] Running: source ./dma_ps/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name acti_proc acti_proc 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 235.574 MB.
INFO: [HLS 200-10] Analyzing design file 'dma_ps.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 18.7 seconds. CPU system time: 1.07 seconds. Elapsed time: 19.76 seconds; current allocated memory: 241.211 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 230 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 176 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 134 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 130 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 125 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 125 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 125 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 286 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 423 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 406 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 407 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 404 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 404 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 404 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 417 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 343 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'exp_reduce_::exp(float)' into 'hls::exp(float)' (/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c++/expfloat.cpp:17:9)
INFO: [HLS 214-131] Inlining function 'hls::exp(float)' into 'activ(hls::vector<float, 16ul>*, int, int, int)' (dma_ps.cpp:13:29)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'insts' for cosimulation. (dma_ps.cpp:20:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'mem' for cosimulation. (dma_ps.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'activ(hls::vector<float, 16ul>*, int, int, int)' (dma_ps.cpp:3:0)
INFO: [HLS 214-241] Aggregating maxi variable 'mem' with compact=none mode in 512-bits (dma_ps.cpp:20:0)
INFO: [HLS 214-241] Aggregating scalar variable 'temp' with compact=bit mode in 512-bits (dma_ps.cpp:6:6)
INFO: [HLS 214-376] automatically set the pipeline for Loop< LAA> at dma_ps.cpp:11:8 
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.29 seconds. CPU system time: 0.33 seconds. Elapsed time: 7.1 seconds; current allocated memory: 242.922 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 242.922 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 243.953 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 244.852 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 268.316 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 279.000 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'acti_proc' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activ_Pipeline_LAA' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LAA'.
WARNING: [HLS 200-880] The II Violation in module 'activ_Pipeline_LAA' (loop 'LAA'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'shl' operation 512 bit ('shl_ln13_1', dma_ps.cpp:13) and 'fexp' operation 32 bit ('tmp_s', /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c++/expfloat.cpp:17->dma_ps.cpp:13).
WARNING: [HLS 200-880] The II Violation in module 'activ_Pipeline_LAA' (loop 'LAA'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'shl' operation 512 bit ('shl_ln13_1', dma_ps.cpp:13) and 'fexp' operation 32 bit ('tmp_s', /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c++/expfloat.cpp:17->dma_ps.cpp:13).
WARNING: [HLS 200-880] The II Violation in module 'activ_Pipeline_LAA' (loop 'LAA'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'shl' operation 512 bit ('shl_ln13_1', dma_ps.cpp:13) and 'fexp' operation 32 bit ('tmp_s', /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c++/expfloat.cpp:17->dma_ps.cpp:13).
WARNING: [HLS 200-880] The II Violation in module 'activ_Pipeline_LAA' (loop 'LAA'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'shl' operation 512 bit ('shl_ln13_1', dma_ps.cpp:13) and 'fexp' operation 32 bit ('tmp_s', /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c++/expfloat.cpp:17->dma_ps.cpp:13).
WARNING: [HLS 200-880] The II Violation in module 'activ_Pipeline_LAA' (loop 'LAA'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'shl' operation 512 bit ('shl_ln13_1', dma_ps.cpp:13) and 'fexp' operation 32 bit ('tmp_s', /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c++/expfloat.cpp:17->dma_ps.cpp:13).
WARNING: [HLS 200-880] The II Violation in module 'activ_Pipeline_LAA' (loop 'LAA'): Unable to enforce a carried dependence constraint (II = 21, distance = 1, offset = 1) between 'shl' operation 512 bit ('shl_ln13_1', dma_ps.cpp:13) and 'fexp' operation 32 bit ('tmp_s', /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c++/expfloat.cpp:17->dma_ps.cpp:13).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 22, Depth = 23, loop 'LAA'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 280.496 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 280.496 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activ' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 280.961 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 280.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'acti_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 281.539 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 281.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activ_Pipeline_LAA' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'activ_Pipeline_LAA' pipeline 'LAA' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'activ_Pipeline_LAA'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 281.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activ' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'activ'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 283.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'acti_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/imem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/mem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/insts' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/mem_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'acti_proc' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'insts', 'mem_offset' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'acti_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 285.457 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 289.590 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.97 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.99 seconds; current allocated memory: 302.754 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for acti_proc.
INFO: [VLOG 209-307] Generating Verilog RTL for acti_proc.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 138.89 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 22.79 seconds. CPU system time: 1.49 seconds. Elapsed time: 28.75 seconds; current allocated memory: 67.254 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.8ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 28% 
INFO: [HLS 200-1510] Running: source ./dma_ps/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name acti_proc acti_proc 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 258.344 MB.
INFO: [HLS 200-10] Analyzing design file 'dma_ps.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 18.54 seconds. CPU system time: 0.97 seconds. Elapsed time: 19.51 seconds; current allocated memory: 263.996 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 230 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 172 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 131 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 127 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 122 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 122 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 122 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 282 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 420 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 406 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 407 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 404 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 404 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 404 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 417 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 343 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'exp_reduce_::exp(float)' into 'hls::exp(float)' (/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c++/expfloat.cpp:17:9)
INFO: [HLS 214-131] Inlining function 'hls::exp(float)' into 'activ(hls::vector<float, 16ul>*, int, int, int)' (dma_ps.cpp:11:29)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'insts' for cosimulation. (dma_ps.cpp:18:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'mem' for cosimulation. (dma_ps.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'activ(hls::vector<float, 16ul>*, int, int, int)' (dma_ps.cpp:3:0)
INFO: [HLS 214-241] Aggregating maxi variable 'mem' with compact=none mode in 512-bits (dma_ps.cpp:18:0)
INFO: [HLS 214-241] Aggregating scalar variable 'temp' with compact=bit mode in 512-bits (dma_ps.cpp:4:5)
INFO: [HLS 214-376] automatically set the pipeline for Loop< LAA> at dma_ps.cpp:9:8 
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.27 seconds. CPU system time: 0.35 seconds. Elapsed time: 7.07 seconds; current allocated memory: 265.703 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 265.703 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 266.715 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 267.613 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 291.102 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 301.852 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'acti_proc' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activ_Pipeline_LAA' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LAA'.
WARNING: [HLS 200-880] The II Violation in module 'activ_Pipeline_LAA' (loop 'LAA'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'shl' operation 512 bit ('shl_ln11_1', dma_ps.cpp:11) and 'fexp' operation 32 bit ('tmp_s', /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c++/expfloat.cpp:17->dma_ps.cpp:11).
WARNING: [HLS 200-880] The II Violation in module 'activ_Pipeline_LAA' (loop 'LAA'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'shl' operation 512 bit ('shl_ln11_1', dma_ps.cpp:11) and 'fexp' operation 32 bit ('tmp_s', /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c++/expfloat.cpp:17->dma_ps.cpp:11).
WARNING: [HLS 200-880] The II Violation in module 'activ_Pipeline_LAA' (loop 'LAA'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'shl' operation 512 bit ('shl_ln11_1', dma_ps.cpp:11) and 'fexp' operation 32 bit ('tmp_s', /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c++/expfloat.cpp:17->dma_ps.cpp:11).
WARNING: [HLS 200-880] The II Violation in module 'activ_Pipeline_LAA' (loop 'LAA'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'shl' operation 512 bit ('shl_ln11_1', dma_ps.cpp:11) and 'fexp' operation 32 bit ('tmp_s', /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c++/expfloat.cpp:17->dma_ps.cpp:11).
WARNING: [HLS 200-880] The II Violation in module 'activ_Pipeline_LAA' (loop 'LAA'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'shl' operation 512 bit ('shl_ln11_1', dma_ps.cpp:11) and 'fexp' operation 32 bit ('tmp_s', /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c++/expfloat.cpp:17->dma_ps.cpp:11).
WARNING: [HLS 200-880] The II Violation in module 'activ_Pipeline_LAA' (loop 'LAA'): Unable to enforce a carried dependence constraint (II = 21, distance = 1, offset = 1) between 'shl' operation 512 bit ('shl_ln11_1', dma_ps.cpp:11) and 'fexp' operation 32 bit ('tmp_s', /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c++/expfloat.cpp:17->dma_ps.cpp:11).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 22, Depth = 23, loop 'LAA'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 303.273 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 303.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activ' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 303.680 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 303.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'acti_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 304.320 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 304.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activ_Pipeline_LAA' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'activ_Pipeline_LAA' pipeline 'LAA' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'activ_Pipeline_LAA'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 304.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activ' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'activ'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 306.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'acti_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/imem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/mem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/insts' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/mem_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'acti_proc' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'insts', 'mem_offset' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'acti_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 308.281 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 312.062 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.84 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.87 seconds; current allocated memory: 325.375 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for acti_proc.
INFO: [VLOG 209-307] Generating Verilog RTL for acti_proc.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 138.89 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 22.42 seconds. CPU system time: 1.43 seconds. Elapsed time: 28.32 seconds; current allocated memory: 67.199 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.8ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 28% 
INFO: [HLS 200-1510] Running: source ./dma_ps/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name acti_proc acti_proc 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 258.344 MB.
INFO: [HLS 200-10] Analyzing design file 'dma_ps.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 19.65 seconds. CPU system time: 1.07 seconds. Elapsed time: 20.73 seconds; current allocated memory: 263.996 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 230 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 172 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 131 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 127 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 122 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 122 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 122 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 282 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 420 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 406 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 407 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 404 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 404 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 404 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 417 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 343 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'exp_reduce_::exp(float)' into 'hls::exp(float)' (/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c++/expfloat.cpp:17:9)
INFO: [HLS 214-131] Inlining function 'hls::exp(float)' into 'activ(hls::vector<float, 16ul>*, int, int, int)' (dma_ps.cpp:11:29)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'insts' for cosimulation. (dma_ps.cpp:18:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'mem' for cosimulation. (dma_ps.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'activ(hls::vector<float, 16ul>*, int, int, int)' (dma_ps.cpp:3:0)
INFO: [HLS 214-241] Aggregating maxi variable 'mem' with compact=none mode in 512-bits (dma_ps.cpp:18:0)
INFO: [HLS 214-241] Aggregating scalar variable 'temp' with compact=bit mode in 512-bits (dma_ps.cpp:4:5)
INFO: [HLS 214-376] automatically set the pipeline for Loop< LAA> at dma_ps.cpp:9:8 
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.26 seconds. CPU system time: 0.4 seconds. Elapsed time: 7.18 seconds; current allocated memory: 265.711 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 265.711 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 266.691 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 267.617 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 291.109 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 301.859 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'acti_proc' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activ_Pipeline_LAA' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LAA'.
WARNING: [HLS 200-880] The II Violation in module 'activ_Pipeline_LAA' (loop 'LAA'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'shl' operation 512 bit ('shl_ln11_1', dma_ps.cpp:11) and 'fexp' operation 32 bit ('tmp_s', /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c++/expfloat.cpp:17->dma_ps.cpp:11).
WARNING: [HLS 200-880] The II Violation in module 'activ_Pipeline_LAA' (loop 'LAA'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'shl' operation 512 bit ('shl_ln11_1', dma_ps.cpp:11) and 'fexp' operation 32 bit ('tmp_s', /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c++/expfloat.cpp:17->dma_ps.cpp:11).
WARNING: [HLS 200-880] The II Violation in module 'activ_Pipeline_LAA' (loop 'LAA'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'shl' operation 512 bit ('shl_ln11_1', dma_ps.cpp:11) and 'fexp' operation 32 bit ('tmp_s', /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c++/expfloat.cpp:17->dma_ps.cpp:11).
WARNING: [HLS 200-880] The II Violation in module 'activ_Pipeline_LAA' (loop 'LAA'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'shl' operation 512 bit ('shl_ln11_1', dma_ps.cpp:11) and 'fexp' operation 32 bit ('tmp_s', /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c++/expfloat.cpp:17->dma_ps.cpp:11).
WARNING: [HLS 200-880] The II Violation in module 'activ_Pipeline_LAA' (loop 'LAA'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'shl' operation 512 bit ('shl_ln11_1', dma_ps.cpp:11) and 'fexp' operation 32 bit ('tmp_s', /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c++/expfloat.cpp:17->dma_ps.cpp:11).
WARNING: [HLS 200-880] The II Violation in module 'activ_Pipeline_LAA' (loop 'LAA'): Unable to enforce a carried dependence constraint (II = 21, distance = 1, offset = 1) between 'shl' operation 512 bit ('shl_ln11_1', dma_ps.cpp:11) and 'fexp' operation 32 bit ('tmp_s', /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c++/expfloat.cpp:17->dma_ps.cpp:11).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 22, Depth = 23, loop 'LAA'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 303.277 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 303.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activ' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 303.684 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 303.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'acti_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 304.316 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 304.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activ_Pipeline_LAA' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'activ_Pipeline_LAA' pipeline 'LAA' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'activ_Pipeline_LAA'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 304.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activ' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'activ'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 306.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'acti_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/imem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/mem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/insts' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/mem_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'acti_proc' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'insts', 'mem_offset' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'acti_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 308.285 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 312.066 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.88 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.92 seconds; current allocated memory: 325.363 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for acti_proc.
INFO: [VLOG 209-307] Generating Verilog RTL for acti_proc.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 138.89 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 23.6 seconds. CPU system time: 1.59 seconds. Elapsed time: 29.71 seconds; current allocated memory: 67.188 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.8ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 28% 
INFO: [HLS 200-1510] Running: source ./dma_ps/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name acti_proc acti_proc 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 258.344 MB.
INFO: [HLS 200-10] Analyzing design file 'dma_ps.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 18.66 seconds. CPU system time: 1.02 seconds. Elapsed time: 19.68 seconds; current allocated memory: 263.969 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 230 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 435 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 305 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 242 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 126 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 123 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 123 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 124 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 271 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 270 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 272 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 269 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 269 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 269 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 282 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 338 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'exp_reduce_::exp(float)' into 'hls::exp(float)' (/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c++/expfloat.cpp:17:9)
INFO: [HLS 214-131] Inlining function 'hls::exp(float)' into 'activ(hls::vector<float, 16ul>*, int, int, int)' (dma_ps.cpp:11:29)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'insts' for cosimulation. (dma_ps.cpp:18:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'mem' for cosimulation. (dma_ps.cpp:18:0)
INFO: [HLS 214-291] Loop 'LAA' is marked as complete unroll implied by the pipeline pragma (dma_ps.cpp:9:8)
INFO: [HLS 214-186] Unrolling loop 'LAA' (dma_ps.cpp:9:8) in function 'activ' completely with a factor of 16 (dma_ps.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'activ(hls::vector<float, 16ul>*, int, int, int)' (dma_ps.cpp:3:0)
INFO: [HLS 214-241] Aggregating maxi variable 'mem' with compact=none mode in 512-bits (dma_ps.cpp:18:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.2 seconds. CPU system time: 0.37 seconds. Elapsed time: 7.09 seconds; current allocated memory: 265.684 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 265.684 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 266.629 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 267.617 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 290.957 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 292.211 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'acti_proc' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activ' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 294.344 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 294.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'acti_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 295.875 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 295.875 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activ' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'activ'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 297.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'acti_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/imem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/mem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/insts' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/mem_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'acti_proc' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'insts', 'mem_offset' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'acti_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 302.145 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 306.289 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.87 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.9 seconds; current allocated memory: 319.914 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for acti_proc.
INFO: [VLOG 209-307] Generating Verilog RTL for acti_proc.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 138.89 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 22.4 seconds. CPU system time: 1.49 seconds. Elapsed time: 28.66 seconds; current allocated memory: 61.672 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.8ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 28% 
INFO: [HLS 200-1510] Running: source ./dma_ps/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name acti_proc acti_proc 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 258.344 MB.
INFO: [HLS 200-10] Analyzing design file 'dma_ps.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 18.73 seconds. CPU system time: 1.03 seconds. Elapsed time: 19.77 seconds; current allocated memory: 263.969 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 230 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 435 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 305 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 242 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 126 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 123 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 123 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 124 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 271 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 270 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 272 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 269 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 269 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 269 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 282 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 338 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'exp_reduce_::exp(float)' into 'hls::exp(float)' (/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c++/expfloat.cpp:17:9)
INFO: [HLS 214-131] Inlining function 'hls::exp(float)' into 'activ(hls::vector<float, 16ul>*, int, int, int)' (dma_ps.cpp:11:29)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'insts' for cosimulation. (dma_ps.cpp:18:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'mem' for cosimulation. (dma_ps.cpp:18:0)
INFO: [HLS 214-291] Loop 'LAA' is marked as complete unroll implied by the pipeline pragma (dma_ps.cpp:9:8)
INFO: [HLS 214-186] Unrolling loop 'LAA' (dma_ps.cpp:9:8) in function 'activ' completely with a factor of 16 (dma_ps.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'activ(hls::vector<float, 16ul>*, int, int, int)' (dma_ps.cpp:3:0)
INFO: [HLS 214-241] Aggregating maxi variable 'mem' with compact=none mode in 512-bits (dma_ps.cpp:18:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.21 seconds. CPU system time: 0.34 seconds. Elapsed time: 7.07 seconds; current allocated memory: 265.359 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 265.359 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 266.621 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 267.629 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 290.965 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 292.215 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'acti_proc' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activ' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 294.344 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 294.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'acti_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 295.875 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 295.875 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activ' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'activ'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 297.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'acti_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/imem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/mem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/insts' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/mem_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'acti_proc' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'insts', 'mem_offset' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'acti_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 302.145 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.19 seconds; current allocated memory: 306.289 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.95 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.98 seconds; current allocated memory: 319.914 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for acti_proc.
INFO: [VLOG 209-307] Generating Verilog RTL for acti_proc.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 138.89 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 22.64 seconds. CPU system time: 1.51 seconds. Elapsed time: 28.66 seconds; current allocated memory: 61.672 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.8ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 28% 
INFO: [HLS 200-1510] Running: source ./dma_ps/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name acti_proc acti_proc 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 258.344 MB.
INFO: [HLS 200-10] Analyzing design file 'dma_ps.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 19.01 seconds. CPU system time: 1.15 seconds. Elapsed time: 20.16 seconds; current allocated memory: 263.980 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 228 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 403 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 273 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 210 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 94 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 91 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 91 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 92 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 239 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 238 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 240 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 237 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 237 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 237 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 250 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 306 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'exp_reduce_::exp(float)' into 'hls::exp(float)' (/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c++/expfloat.cpp:17:9)
INFO: [HLS 214-131] Inlining function 'hls::exp(float)' into 'activ(hls::vector<float, 16ul>*, int, int, int)' (dma_ps.cpp:12:14)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'insts' for cosimulation. (dma_ps.cpp:19:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'mem' for cosimulation. (dma_ps.cpp:19:0)
INFO: [HLS 214-291] Loop 'LAA' is marked as complete unroll implied by the pipeline pragma (dma_ps.cpp:9:8)
INFO: [HLS 214-186] Unrolling loop 'LAA' (dma_ps.cpp:9:8) in function 'activ' completely with a factor of 16 (dma_ps.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'activ(hls::vector<float, 16ul>*, int, int, int)' (dma_ps.cpp:3:0)
INFO: [HLS 214-241] Aggregating maxi variable 'mem' with compact=none mode in 512-bits (dma_ps.cpp:19:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.19 seconds. CPU system time: 0.37 seconds. Elapsed time: 7.08 seconds; current allocated memory: 265.703 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 265.703 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 266.613 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 267.582 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 290.926 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 292.180 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'acti_proc' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activ' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 293.898 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 293.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'acti_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 294.969 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 294.969 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activ' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'activ'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 295.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'acti_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/imem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/mem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/insts' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/mem_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'acti_proc' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'insts', 'mem_offset' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'acti_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 299.492 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 303.688 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.87 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.9 seconds; current allocated memory: 316.719 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for acti_proc.
INFO: [VLOG 209-307] Generating Verilog RTL for acti_proc.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 138.89 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 22.74 seconds. CPU system time: 1.63 seconds. Elapsed time: 28.88 seconds; current allocated memory: 58.480 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.8ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 28% 
INFO: [HLS 200-1510] Running: source ./dma_ps/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name acti_proc acti_proc 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 235.578 MB.
INFO: [HLS 200-10] Analyzing design file 'dma_ps.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 18.72 seconds. CPU system time: 1.05 seconds. Elapsed time: 19.77 seconds; current allocated memory: 241.203 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 286 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 887 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 341 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 246 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 130 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 123 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 123 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 124 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 271 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 270 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 272 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 269 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 269 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 269 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 282 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 338 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'exp_reduce_::exp(float)' into 'hls::exp(float)' (/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c++/expfloat.cpp:17:9)
INFO: [HLS 214-131] Inlining function 'hls::exp(float)' into 'activ(hls::vector<float, 16ul>*, int, int, int)' (dma_ps.cpp:12:14)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'insts' for cosimulation. (dma_ps.cpp:21:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'mem' for cosimulation. (dma_ps.cpp:21:0)
INFO: [HLS 214-291] Loop 'LAA' is marked as complete unroll implied by the pipeline pragma (dma_ps.cpp:9:8)
INFO: [HLS 214-186] Unrolling loop 'LAA' (dma_ps.cpp:9:8) in function 'activ' completely with a factor of 16 (dma_ps.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'activ(hls::vector<float, 16ul>*, int, int, int)' (dma_ps.cpp:3:0)
INFO: [HLS 214-241] Aggregating maxi variable 'mem' with compact=none mode in 512-bits (dma_ps.cpp:21:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.25 seconds. CPU system time: 0.37 seconds. Elapsed time: 7.12 seconds; current allocated memory: 242.930 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 242.930 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 243.859 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 244.863 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 268.195 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 269.426 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'acti_proc' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activ' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 271.578 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 271.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'acti_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 273.109 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 273.109 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activ' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'activ'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 274.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'acti_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/imem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/mem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/insts' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/mem_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'acti_proc' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'insts', 'mem_offset' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'acti_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 279.367 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.16 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.19 seconds; current allocated memory: 283.527 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.94 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.98 seconds; current allocated memory: 297.148 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for acti_proc.
INFO: [VLOG 209-307] Generating Verilog RTL for acti_proc.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 138.89 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 22.65 seconds. CPU system time: 1.53 seconds. Elapsed time: 28.68 seconds; current allocated memory: 61.672 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.8ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 28% 
INFO: [HLS 200-1510] Running: source ./dma_ps/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name acti_proc acti_proc 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file dma_ps/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 13.02 seconds. CPU system time: 0.44 seconds. Elapsed time: 15.55 seconds; current allocated memory: 8.938 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.8ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 28% 
INFO: [HLS 200-1510] Running: source ./dma_ps/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name acti_proc acti_proc 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file dma_ps/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 13.43 seconds. CPU system time: 0.45 seconds. Elapsed time: 15.95 seconds; current allocated memory: 8.941 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.8ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 28% 
INFO: [HLS 200-1510] Running: source ./dma_ps/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name acti_proc acti_proc 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 258.344 MB.
INFO: [HLS 200-10] Analyzing design file 'dma_ps.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 20.77 seconds. CPU system time: 1.12 seconds. Elapsed time: 21.89 seconds; current allocated memory: 263.980 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 241 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 579 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 321 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 258 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 189 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 91 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 91 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 92 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 239 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 238 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 240 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 237 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 237 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 237 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 250 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 306 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'insts' for cosimulation. (dma_ps.cpp:19:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'mem' for cosimulation. (dma_ps.cpp:19:0)
INFO: [HLS 214-291] Loop 'LAA' is marked as complete unroll implied by the pipeline pragma (dma_ps.cpp:9:8)
INFO: [HLS 214-186] Unrolling loop 'LAA' (dma_ps.cpp:9:8) in function 'activ' completely with a factor of 16 (dma_ps.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'activ(hls::vector<float, 16ul>*, int, int, int)' (dma_ps.cpp:3:0)
INFO: [HLS 214-241] Aggregating maxi variable 'mem' with compact=none mode in 512-bits (dma_ps.cpp:19:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.21 seconds. CPU system time: 0.35 seconds. Elapsed time: 7.07 seconds; current allocated memory: 265.672 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 265.672 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 266.125 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 266.512 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 289.234 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 295.984 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'acti_proc' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activ' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 295.984 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 295.984 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'acti_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 295.984 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 295.984 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activ' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'activ'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 296.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'acti_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/imem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/mem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/insts' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/mem_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'acti_proc' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'insts', 'mem_offset' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'acti_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 301.246 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.19 seconds; current allocated memory: 305.395 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.89 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.9 seconds; current allocated memory: 318.418 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for acti_proc.
INFO: [VLOG 209-307] Generating Verilog RTL for acti_proc.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 138.89 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 24.6 seconds. CPU system time: 1.57 seconds. Elapsed time: 30.8 seconds; current allocated memory: 60.188 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.8ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 28% 
INFO: [HLS 200-1510] Running: source ./dma_ps/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name acti_proc acti_proc 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 258.344 MB.
INFO: [HLS 200-10] Analyzing design file 'dma_ps.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 19.84 seconds. CPU system time: 1.02 seconds. Elapsed time: 20.87 seconds; current allocated memory: 263.996 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 241 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 182 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 132 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 128 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 123 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 123 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 123 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 282 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 420 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 404 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 405 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 402 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 402 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 402 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 415 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 341 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'insts' for cosimulation. (dma_ps.cpp:19:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'mem' for cosimulation. (dma_ps.cpp:19:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'activ(hls::vector<float, 16ul>*, int, int, int)' (dma_ps.cpp:3:0)
INFO: [HLS 214-241] Aggregating maxi variable 'mem' with compact=none mode in 512-bits (dma_ps.cpp:19:0)
INFO: [HLS 214-241] Aggregating scalar variable 'temp' with compact=bit mode in 512-bits (dma_ps.cpp:4:5)
INFO: [HLS 214-376] automatically set the pipeline for Loop< LAA> at dma_ps.cpp:9:8 
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.43 seconds. CPU system time: 0.38 seconds. Elapsed time: 7.25 seconds; current allocated memory: 265.699 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 265.699 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 266.270 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 266.613 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 289.480 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 300.027 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'acti_proc' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activ_Pipeline_LAA' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LAA'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'LAA'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 301.516 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 301.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activ' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 301.883 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 301.883 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'acti_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 302.512 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 302.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activ_Pipeline_LAA' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'activ_Pipeline_LAA' pipeline 'LAA' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'activ_Pipeline_LAA'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 302.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activ' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'activ'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 303.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'acti_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/imem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/mem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/insts' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/mem_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'acti_proc' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'insts', 'mem_offset' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'acti_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 306.109 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 310.242 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.89 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.9 seconds; current allocated memory: 323.203 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for acti_proc.
INFO: [VLOG 209-307] Generating Verilog RTL for acti_proc.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 138.89 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 23.9 seconds. CPU system time: 1.47 seconds. Elapsed time: 29.82 seconds; current allocated memory: 65.020 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.8ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 28% 
INFO: [HLS 200-1510] Running: source ./dma_ps/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name acti_proc acti_proc 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 258.344 MB.
INFO: [HLS 200-10] Analyzing design file 'dma_ps.cpp' ... 
WARNING: [HLS 207-5539] 'factor' in '#pragma HLS array_partition' is ignored (dma_ps.cpp:25:54)
WARNING: [HLS 207-5539] 'factor' in '#pragma HLS array_partition' is ignored (dma_ps.cpp:26:52)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 19.8 seconds. CPU system time: 1.13 seconds. Elapsed time: 20.95 seconds; current allocated memory: 264.188 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 581 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 601 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 538 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 521 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 513 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 944 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 749 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,181 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,476 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,492 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,432 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,619 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,619 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,619 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,657 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,406 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'insts' for cosimulation. (dma_ps.cpp:79:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'mem' for cosimulation. (dma_ps.cpp:79:0)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_55_9' is marked as complete unroll implied by the pipeline pragma (dma_ps.cpp:55:24)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_55_9' (dma_ps.cpp:55:24) in function 'matmul' completely with a factor of 16 (dma_ps.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'activ(hls::vector<float, 16ul>*, int, int, int)' (dma_ps.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'matmul(hls::vector<float, 16ul>*, int, int, int, int)' (dma_ps.cpp:21:0)
INFO: [HLS 214-248] Applying array_partition to 'AB_block': Complete partitioning on dimension 2. (dma_ps.cpp:23:4)
INFO: [HLS 214-248] Applying array_partition to 'B_line': Complete partitioning on dimension 1. (dma_ps.cpp:24:4)
INFO: [HLS 214-241] Aggregating maxi variable 'mem' with compact=none mode in 512-bits (dma_ps.cpp:79:0)
INFO: [HLS 214-241] Aggregating scalar variable 'temp' with compact=bit mode in 512-bits (dma_ps.cpp:4:5)
INFO: [HLS 214-241] Aggregating scalar variable 'AB_temp' with compact=bit mode in 512-bits (dma_ps.cpp:66:8)
INFO: [HLS 214-241] Aggregating scalar variable 'Atemp' with compact=bit mode in 512-bits (dma_ps.cpp:54:5)
INFO: [HLS 214-241] Aggregating scalar variable 'B_temp' with compact=bit mode in 512-bits (dma_ps.cpp:22:5)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_35_4> at dma_ps.cpp:35:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< LBB> at dma_ps.cpp:5:7 
INFO: [HLS 214-291] Loop 'LAA' is marked as complete unroll implied by the pipeline pragma (dma_ps.cpp:9:8)
INFO: [HLS 214-186] Unrolling loop 'LAA' (dma_ps.cpp:9:8) in function 'activ' completely with a factor of 16 (dma_ps.cpp:3:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.79 seconds. CPU system time: 0.41 seconds. Elapsed time: 7.38 seconds; current allocated memory: 265.941 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 265.941 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 267.652 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 268.480 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.27 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.29 seconds; current allocated memory: 292.793 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_33_3'(dma_ps.cpp:33:21) and 'VITIS_LOOP_35_4'(dma_ps.cpp:35:22) in function 'matmul' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_64_10'(dma_ps.cpp:64:22) and 'VITIS_LOOP_67_11'(dma_ps.cpp:67:23) in function 'matmul' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_33_3' (dma_ps.cpp:33:21) in function 'matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_40_5' (dma_ps.cpp:40:21) in function 'matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_64_10' (dma_ps.cpp:64:22) in function 'matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_29_1' (dma_ps.cpp:29:19) in function 'matmul'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 345.715 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'acti_proc' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_35_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_3_VITIS_LOOP_35_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_33_3_VITIS_LOOP_35_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 347.398 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 347.398 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_Pipeline_VITIS_LOOP_45_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_45_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_45_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 349.215 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 349.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_Pipeline_VITIS_LOOP_51_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln54_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_51_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 21, loop 'VITIS_LOOP_51_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 350.375 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 350.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_Pipeline_VITIS_LOOP_64_10_VITIS_LOOP_67_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln72_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_64_10_VITIS_LOOP_67_11'.
WARNING: [HLS 200-880] The II Violation in module 'matmul_Pipeline_VITIS_LOOP_64_10_VITIS_LOOP_67_11' (loop 'VITIS_LOOP_64_10_VITIS_LOOP_67_11'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('AB_temp_0_write_ln70', dma_ps.cpp:70) of variable 'or_ln70', dma_ps.cpp:70 on local variable 'AB_temp_0' and 'load' operation 512 bit ('AB_temp_0_load', dma_ps.cpp:70) on local variable 'AB_temp_0'.
WARNING: [HLS 200-880] The II Violation in module 'matmul_Pipeline_VITIS_LOOP_64_10_VITIS_LOOP_67_11' (loop 'VITIS_LOOP_64_10_VITIS_LOOP_67_11'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('AB_temp_0_write_ln70', dma_ps.cpp:70) of variable 'or_ln70', dma_ps.cpp:70 on local variable 'AB_temp_0' and 'load' operation 512 bit ('AB_temp_0_load', dma_ps.cpp:70) on local variable 'AB_temp_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 11, loop 'VITIS_LOOP_64_10_VITIS_LOOP_67_11'
WARNING: [HLS 200-871] Estimated clock period (8.324 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.800 ns, effective delay budget: 7.200 ns).
WARNING: [HLS 200-1016] The critical path in module 'matmul_Pipeline_VITIS_LOOP_64_10_VITIS_LOOP_67_11' consists of the following:
	'load' operation 512 bit ('AB_temp_0_load', dma_ps.cpp:70) on local variable 'AB_temp_0' [47]  (0.000 ns)
	'lshr' operation 512 bit ('lshr_ln70', dma_ps.cpp:70) [94]  (1.887 ns)
	'fadd' operation 32 bit ('add', dma_ps.cpp:70) [97]  (6.437 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 351.293 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 351.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln44_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 353.254 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 353.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activ' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LBB'.
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'LBB'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus response operation ('mem_addr_3_resp', dma_ps.cpp:15) on port 'mem' (dma_ps.cpp:15) and bus request operation ('mem_load_req', dma_ps.cpp:8) on port 'mem' (dma_ps.cpp:8).
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'LBB'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus response operation ('mem_addr_3_resp', dma_ps.cpp:15) on port 'mem' (dma_ps.cpp:15) and bus request operation ('mem_load_req', dma_ps.cpp:8) on port 'mem' (dma_ps.cpp:8).
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'LBB'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus response operation ('mem_addr_3_resp', dma_ps.cpp:15) on port 'mem' (dma_ps.cpp:15) and bus request operation ('mem_load_req', dma_ps.cpp:8) on port 'mem' (dma_ps.cpp:8).
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'LBB'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus response operation ('mem_addr_3_resp', dma_ps.cpp:15) on port 'mem' (dma_ps.cpp:15) and bus request operation ('mem_load_req', dma_ps.cpp:8) on port 'mem' (dma_ps.cpp:8).
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'LBB'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between bus response operation ('mem_addr_3_resp', dma_ps.cpp:15) on port 'mem' (dma_ps.cpp:15) and bus request operation ('mem_load_req', dma_ps.cpp:8) on port 'mem' (dma_ps.cpp:8).
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'LBB'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between bus response operation ('mem_addr_3_resp', dma_ps.cpp:15) on port 'mem' (dma_ps.cpp:15) and bus request operation ('mem_load_req', dma_ps.cpp:8) on port 'mem' (dma_ps.cpp:8).
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'LBB'): Unable to enforce a carried dependence constraint (II = 16, distance = 1, offset = 1) between bus response operation ('mem_addr_3_resp', dma_ps.cpp:15) on port 'mem' (dma_ps.cpp:15) and bus request operation ('mem_load_req', dma_ps.cpp:8) on port 'mem' (dma_ps.cpp:8).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 17, Depth = 18, loop 'LBB'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 354.980 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 354.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'acti_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 355.258 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 355.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_35_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_35_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 355.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_Pipeline_VITIS_LOOP_45_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_Pipeline_VITIS_LOOP_45_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 357.844 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_Pipeline_VITIS_LOOP_51_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matmul_Pipeline_VITIS_LOOP_51_8' pipeline 'VITIS_LOOP_51_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_5ns_17ns_13ns_16ns_30_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_Pipeline_VITIS_LOOP_51_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 362.754 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_Pipeline_VITIS_LOOP_64_10_VITIS_LOOP_67_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matmul_Pipeline_VITIS_LOOP_64_10_VITIS_LOOP_67_11' pipeline 'VITIS_LOOP_64_10_VITIS_LOOP_67_11' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_5ns_17ns_13ns_16ns_30_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_Pipeline_VITIS_LOOP_64_10_VITIS_LOOP_67_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 366.809 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_5ns_17ns_13ns_16ns_30_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_13ns_13ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul'.
INFO: [RTMG 210-278] Implementing memory 'acti_proc_matmul_AB_block_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 372.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activ' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'activ' pipeline 'LBB' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'activ'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 377.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'acti_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/imem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/mem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/insts' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/mem_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'acti_proc' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'insts', 'mem_offset' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'acti_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 383.512 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.22 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.24 seconds; current allocated memory: 387.605 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.16 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.19 seconds; current allocated memory: 403.715 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for acti_proc.
INFO: [VLOG 209-307] Generating Verilog RTL for acti_proc.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 120.13 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 26.3 seconds. CPU system time: 1.79 seconds. Elapsed time: 32.47 seconds; current allocated memory: 145.883 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.8ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 28% 
INFO: [HLS 200-1510] Running: source ./dma_ps/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name acti_proc acti_proc 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 258.344 MB.
INFO: [HLS 200-10] Analyzing design file 'dma_ps.cpp' ... 
WARNING: [HLS 207-5539] 'factor' in '#pragma HLS array_partition' is ignored (dma_ps.cpp:25:54)
WARNING: [HLS 207-5539] 'factor' in '#pragma HLS array_partition' is ignored (dma_ps.cpp:26:52)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 19.81 seconds. CPU system time: 1 seconds. Elapsed time: 20.79 seconds; current allocated memory: 264.188 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 581 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 760 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 697 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 621 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 564 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,203 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 768 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,270 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,542 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,559 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,500 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,681 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,681 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,681 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,713 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,432 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'insts' for cosimulation. (dma_ps.cpp:79:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'mem' for cosimulation. (dma_ps.cpp:79:0)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_55_9' is marked as complete unroll implied by the pipeline pragma (dma_ps.cpp:55:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_68_11' is marked as complete unroll implied by the pipeline pragma (dma_ps.cpp:68:23)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_55_9' (dma_ps.cpp:55:24) in function 'matmul' completely with a factor of 16 (dma_ps.cpp:21:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_68_11' (dma_ps.cpp:68:23) in function 'matmul' completely with a factor of 16 (dma_ps.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'activ(hls::vector<float, 16ul>*, int, int, int)' (dma_ps.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'matmul(hls::vector<float, 16ul>*, int, int, int, int)' (dma_ps.cpp:21:0)
INFO: [HLS 214-248] Applying array_partition to 'AB_block': Complete partitioning on dimension 2. (dma_ps.cpp:23:4)
INFO: [HLS 214-248] Applying array_partition to 'B_line': Complete partitioning on dimension 1. (dma_ps.cpp:24:4)
INFO: [HLS 214-241] Aggregating maxi variable 'mem' with compact=none mode in 512-bits (dma_ps.cpp:79:0)
INFO: [HLS 214-241] Aggregating scalar variable 'temp' with compact=bit mode in 512-bits (dma_ps.cpp:4:5)
INFO: [HLS 214-241] Aggregating scalar variable 'AB_temp' with compact=bit mode in 512-bits (dma_ps.cpp:67:5)
INFO: [HLS 214-241] Aggregating scalar variable 'Atemp' with compact=bit mode in 512-bits (dma_ps.cpp:54:5)
INFO: [HLS 214-241] Aggregating scalar variable 'B_temp' with compact=bit mode in 512-bits (dma_ps.cpp:22:5)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_35_4> at dma_ps.cpp:35:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< LBB> at dma_ps.cpp:5:7 
INFO: [HLS 214-291] Loop 'LAA' is marked as complete unroll implied by the pipeline pragma (dma_ps.cpp:9:8)
INFO: [HLS 214-186] Unrolling loop 'LAA' (dma_ps.cpp:9:8) in function 'activ' completely with a factor of 16 (dma_ps.cpp:3:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.84 seconds. CPU system time: 0.39 seconds. Elapsed time: 7.36 seconds; current allocated memory: 265.945 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 265.945 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 267.602 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 268.414 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.24 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.26 seconds; current allocated memory: 292.676 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_33_3'(dma_ps.cpp:33:21) and 'VITIS_LOOP_35_4'(dma_ps.cpp:35:22) in function 'matmul' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_33_3' (dma_ps.cpp:33:21) in function 'matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_40_5' (dma_ps.cpp:40:21) in function 'matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_29_1' (dma_ps.cpp:29:19) in function 'matmul'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 345.449 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'acti_proc' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_35_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_3_VITIS_LOOP_35_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_33_3_VITIS_LOOP_35_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 347.871 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 347.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_Pipeline_VITIS_LOOP_45_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_45_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_45_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 348.910 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 348.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_Pipeline_VITIS_LOOP_51_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln54_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_51_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 21, loop 'VITIS_LOOP_51_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 350.078 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 350.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_Pipeline_VITIS_LOOP_64_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln72_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_64_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 11, loop 'VITIS_LOOP_64_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 350.473 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.03 seconds; current allocated memory: 350.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln44_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 352.949 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 352.949 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activ' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LBB'.
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'LBB'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus response operation ('mem_addr_3_resp', dma_ps.cpp:15) on port 'mem' (dma_ps.cpp:15) and bus request operation ('mem_load_req', dma_ps.cpp:8) on port 'mem' (dma_ps.cpp:8).
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'LBB'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus response operation ('mem_addr_3_resp', dma_ps.cpp:15) on port 'mem' (dma_ps.cpp:15) and bus request operation ('mem_load_req', dma_ps.cpp:8) on port 'mem' (dma_ps.cpp:8).
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'LBB'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus response operation ('mem_addr_3_resp', dma_ps.cpp:15) on port 'mem' (dma_ps.cpp:15) and bus request operation ('mem_load_req', dma_ps.cpp:8) on port 'mem' (dma_ps.cpp:8).
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'LBB'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus response operation ('mem_addr_3_resp', dma_ps.cpp:15) on port 'mem' (dma_ps.cpp:15) and bus request operation ('mem_load_req', dma_ps.cpp:8) on port 'mem' (dma_ps.cpp:8).
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'LBB'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between bus response operation ('mem_addr_3_resp', dma_ps.cpp:15) on port 'mem' (dma_ps.cpp:15) and bus request operation ('mem_load_req', dma_ps.cpp:8) on port 'mem' (dma_ps.cpp:8).
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'LBB'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between bus response operation ('mem_addr_3_resp', dma_ps.cpp:15) on port 'mem' (dma_ps.cpp:15) and bus request operation ('mem_load_req', dma_ps.cpp:8) on port 'mem' (dma_ps.cpp:8).
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'LBB'): Unable to enforce a carried dependence constraint (II = 16, distance = 1, offset = 1) between bus response operation ('mem_addr_3_resp', dma_ps.cpp:15) on port 'mem' (dma_ps.cpp:15) and bus request operation ('mem_load_req', dma_ps.cpp:8) on port 'mem' (dma_ps.cpp:8).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 17, Depth = 18, loop 'LBB'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 354.699 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 354.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'acti_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 354.902 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 354.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_35_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_35_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 355.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_Pipeline_VITIS_LOOP_45_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_Pipeline_VITIS_LOOP_45_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 357.590 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_Pipeline_VITIS_LOOP_51_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matmul_Pipeline_VITIS_LOOP_51_8' pipeline 'VITIS_LOOP_51_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_5ns_17ns_13ns_16ns_30_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_Pipeline_VITIS_LOOP_51_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 362.590 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_Pipeline_VITIS_LOOP_64_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matmul_Pipeline_VITIS_LOOP_64_10' pipeline 'VITIS_LOOP_64_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_5ns_17ns_13ns_16ns_30_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_Pipeline_VITIS_LOOP_64_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 366.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_5ns_17ns_13ns_16ns_30_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_13ns_13ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul'.
INFO: [RTMG 210-278] Implementing memory 'acti_proc_matmul_AB_block_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 373.086 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activ' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'activ' pipeline 'LBB' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'activ'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 378.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'acti_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/imem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/mem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/insts' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/mem_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'acti_proc' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'insts', 'mem_offset' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'acti_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 384.562 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.22 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.24 seconds; current allocated memory: 388.441 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.16 seconds; current allocated memory: 404.672 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for acti_proc.
INFO: [VLOG 209-307] Generating Verilog RTL for acti_proc.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 138.89 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 26.22 seconds. CPU system time: 1.6 seconds. Elapsed time: 31.96 seconds; current allocated memory: 146.828 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.8ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 28% 
INFO: [HLS 200-1510] Running: source ./dma_ps/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name acti_proc acti_proc 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 258.344 MB.
INFO: [HLS 200-10] Analyzing design file 'dma_ps.cpp' ... 
WARNING: [HLS 207-5539] 'factor' in '#pragma HLS array_partition' is ignored (dma_ps.cpp:25:54)
WARNING: [HLS 207-5539] 'factor' in '#pragma HLS array_partition' is ignored (dma_ps.cpp:26:52)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 19.67 seconds. CPU system time: 1.09 seconds. Elapsed time: 21.01 seconds; current allocated memory: 264.172 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 581 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,208 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,617 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,468 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,876 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,999 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,918 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,863 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5,812 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,283 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5,806 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5,942 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5,942 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5,942 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,274 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5,184 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'insts' for cosimulation. (dma_ps.cpp:80:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'mem' for cosimulation. (dma_ps.cpp:80:0)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_46_7' is marked as complete unroll implied by the pipeline pragma (dma_ps.cpp:46:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_52_8' is marked as complete unroll implied by the pipeline pragma (dma_ps.cpp:52:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_56_9' is marked as complete unroll implied by the pipeline pragma (dma_ps.cpp:56:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_69_11' is marked as complete unroll implied by the pipeline pragma (dma_ps.cpp:69:23)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_46_7' (dma_ps.cpp:46:23) in function 'matmul' completely with a factor of 16 (dma_ps.cpp:21:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_46_7' (dma_ps.cpp:46:23) in function 'matmul' has been removed because the loop is unrolled completely (dma_ps.cpp:21:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_52_8' (dma_ps.cpp:52:23) in function 'matmul' completely with a factor of 16 (dma_ps.cpp:21:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_52_8' (dma_ps.cpp:52:23) in function 'matmul' has been removed because the loop is unrolled completely (dma_ps.cpp:21:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_56_9' (dma_ps.cpp:56:24) in function 'matmul' completely with a factor of 16 (dma_ps.cpp:21:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_69_11' (dma_ps.cpp:69:23) in function 'matmul' completely with a factor of 16 (dma_ps.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'activ(hls::vector<float, 16ul>*, int, int, int)' (dma_ps.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'matmul(hls::vector<float, 16ul>*, int, int, int, int)' (dma_ps.cpp:21:0)
INFO: [HLS 214-248] Applying array_partition to 'AB_block': Complete partitioning on dimension 2. (dma_ps.cpp:23:4)
INFO: [HLS 214-241] Aggregating maxi variable 'mem' with compact=none mode in 512-bits (dma_ps.cpp:80:0)
INFO: [HLS 214-241] Aggregating scalar variable 'temp' with compact=bit mode in 512-bits (dma_ps.cpp:4:5)
INFO: [HLS 214-241] Aggregating scalar variable 'AB_temp' with compact=bit mode in 512-bits (dma_ps.cpp:68:5)
INFO: [HLS 214-241] Aggregating scalar variable 'Atemp' with compact=bit mode in 512-bits
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_35_4> at dma_ps.cpp:35:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< LBB> at dma_ps.cpp:5:7 
INFO: [HLS 214-291] Loop 'LAA' is marked as complete unroll implied by the pipeline pragma (dma_ps.cpp:9:8)
INFO: [HLS 214-186] Unrolling loop 'LAA' (dma_ps.cpp:9:8) in function 'activ' completely with a factor of 16 (dma_ps.cpp:3:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.93 seconds. CPU system time: 0.49 seconds. Elapsed time: 7.61 seconds; current allocated memory: 265.934 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 265.934 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.52 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 271.051 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 271.535 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'matmul' (dma_ps.cpp:23:22)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.05 seconds; current allocated memory: 298.164 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_33_3'(dma_ps.cpp:33:21) and 'VITIS_LOOP_35_4'(dma_ps.cpp:35:22) in function 'matmul' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_40_5'(dma_ps.cpp:40:21) and 'VITIS_LOOP_42_6'(dma_ps.cpp:42:22) in function 'matmul' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_33_3' (dma_ps.cpp:33:21) in function 'matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_40_5' (dma_ps.cpp:40:21) in function 'matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_29_1' (dma_ps.cpp:29:19) in function 'matmul'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.69 seconds; current allocated memory: 354.555 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'acti_proc' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_35_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_3_VITIS_LOOP_35_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_33_3_VITIS_LOOP_35_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.93 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.95 seconds; current allocated memory: 358.012 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 358.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_42_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln45_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_5_VITIS_LOOP_42_6'.
WARNING: [HLS 200-880] The II Violation in module 'matmul_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_42_6' (loop 'VITIS_LOOP_40_5_VITIS_LOOP_42_6'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('empty_write_ln59', dma_ps.cpp:59) of variable 'add1', dma_ps.cpp:59 on local variable 'empty' and 'load' operation 32 bit ('p_load', dma_ps.cpp:59) on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'matmul_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_42_6' (loop 'VITIS_LOOP_40_5_VITIS_LOOP_42_6'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('empty_write_ln59', dma_ps.cpp:59) of variable 'add1', dma_ps.cpp:59 on local variable 'empty' and 'load' operation 32 bit ('p_load', dma_ps.cpp:59) on local variable 'empty'.
WARNING: [HLS 200-885] The II Violation in module 'matmul_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_42_6' (loop 'VITIS_LOOP_40_5_VITIS_LOOP_42_6'): Unable to schedule bus request operation ('mem_load_3_req', dma_ps.cpp:40) on port 'mem' (dma_ps.cpp:40) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'matmul_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_42_6' (loop 'VITIS_LOOP_40_5_VITIS_LOOP_42_6'): Unable to schedule bus request operation ('mem_load_4_req', dma_ps.cpp:40) on port 'mem' (dma_ps.cpp:40) due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'matmul_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_42_6' (loop 'VITIS_LOOP_40_5_VITIS_LOOP_42_6'): Unable to schedule bus request operation ('mem_load_11_req', dma_ps.cpp:40) on port 'mem' (dma_ps.cpp:40) due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'matmul_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_42_6' (loop 'VITIS_LOOP_40_5_VITIS_LOOP_42_6'): Unable to schedule bus request operation ('mem_load_15_req', dma_ps.cpp:40) on port 'mem' (dma_ps.cpp:40) due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'matmul_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_42_6' (loop 'VITIS_LOOP_40_5_VITIS_LOOP_42_6'): Unable to schedule bus request operation ('mem_load_16_req', dma_ps.cpp:45) on port 'mem' (dma_ps.cpp:45) due to limited memory ports (II = 16). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 17, Depth = 49, loop 'VITIS_LOOP_40_5_VITIS_LOOP_42_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.46 seconds. CPU system time: 0.03 seconds. Elapsed time: 4.48 seconds; current allocated memory: 381.977 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.61 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 381.977 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_Pipeline_VITIS_LOOP_65_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln73_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_65_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 11, loop 'VITIS_LOOP_65_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 381.977 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 381.977 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 392.980 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 392.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activ' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LBB'.
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'LBB'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus response operation ('mem_addr_18_resp', dma_ps.cpp:15) on port 'mem' (dma_ps.cpp:15) and bus request operation ('mem_load_req', dma_ps.cpp:8) on port 'mem' (dma_ps.cpp:8).
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'LBB'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus response operation ('mem_addr_18_resp', dma_ps.cpp:15) on port 'mem' (dma_ps.cpp:15) and bus request operation ('mem_load_req', dma_ps.cpp:8) on port 'mem' (dma_ps.cpp:8).
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'LBB'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus response operation ('mem_addr_18_resp', dma_ps.cpp:15) on port 'mem' (dma_ps.cpp:15) and bus request operation ('mem_load_req', dma_ps.cpp:8) on port 'mem' (dma_ps.cpp:8).
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'LBB'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus response operation ('mem_addr_18_resp', dma_ps.cpp:15) on port 'mem' (dma_ps.cpp:15) and bus request operation ('mem_load_req', dma_ps.cpp:8) on port 'mem' (dma_ps.cpp:8).
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'LBB'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between bus response operation ('mem_addr_18_resp', dma_ps.cpp:15) on port 'mem' (dma_ps.cpp:15) and bus request operation ('mem_load_req', dma_ps.cpp:8) on port 'mem' (dma_ps.cpp:8).
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'LBB'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between bus response operation ('mem_addr_18_resp', dma_ps.cpp:15) on port 'mem' (dma_ps.cpp:15) and bus request operation ('mem_load_req', dma_ps.cpp:8) on port 'mem' (dma_ps.cpp:8).
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'LBB'): Unable to enforce a carried dependence constraint (II = 16, distance = 1, offset = 1) between bus response operation ('mem_addr_18_resp', dma_ps.cpp:15) on port 'mem' (dma_ps.cpp:15) and bus request operation ('mem_load_req', dma_ps.cpp:8) on port 'mem' (dma_ps.cpp:8).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 17, Depth = 18, loop 'LBB'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 392.980 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 392.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'acti_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 392.980 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 392.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_35_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_35_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 392.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_42_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matmul_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_42_6' pipeline 'VITIS_LOOP_40_5_VITIS_LOOP_42_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'matmul_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_42_6' is 8192 from HDL expression: ((icmp_ln40_reg_14428_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_01001))
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_5ns_17ns_13ns_16ns_30_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_42_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.93 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.96 seconds; current allocated memory: 406.875 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_Pipeline_VITIS_LOOP_65_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matmul_Pipeline_VITIS_LOOP_65_10' pipeline 'VITIS_LOOP_65_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_5ns_17ns_13ns_16ns_30_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_Pipeline_VITIS_LOOP_65_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.8 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.87 seconds; current allocated memory: 444.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_13ns_13ns_26_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul'.
INFO: [RTMG 210-278] Implementing memory 'acti_proc_matmul_AB_block_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.29 seconds; current allocated memory: 458.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activ' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'activ' pipeline 'LBB' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'activ'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 480.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'acti_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/imem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/mem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/insts' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/mem_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'acti_proc' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'insts', 'mem_offset' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'acti_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 484.906 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.34 seconds; current allocated memory: 488.609 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.52 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.56 seconds; current allocated memory: 511.258 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for acti_proc.
INFO: [VLOG 209-307] Generating Verilog RTL for acti_proc.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.51 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 40.17 seconds. CPU system time: 1.96 seconds. Elapsed time: 44.02 seconds; current allocated memory: 253.012 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.8ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 28% 
INFO: [HLS 200-1510] Running: source ./dma_ps/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name acti_proc acti_proc 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 258.344 MB.
INFO: [HLS 200-10] Analyzing design file 'dma_ps.cpp' ... 
WARNING: [HLS 207-5539] 'factor' in '#pragma HLS array_partition' is ignored (dma_ps.cpp:25:54)
WARNING: [HLS 207-5539] 'factor' in '#pragma HLS array_partition' is ignored (dma_ps.cpp:26:52)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 19.69 seconds. CPU system time: 1.11 seconds. Elapsed time: 20.8 seconds; current allocated memory: 264.188 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 581 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 760 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 697 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 621 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 564 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,203 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 768 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,270 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,542 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,559 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,500 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,681 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,681 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,681 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,713 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,432 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'insts' for cosimulation. (dma_ps.cpp:79:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'mem' for cosimulation. (dma_ps.cpp:79:0)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_55_9' is marked as complete unroll implied by the pipeline pragma (dma_ps.cpp:55:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_68_11' is marked as complete unroll implied by the pipeline pragma (dma_ps.cpp:68:23)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_55_9' (dma_ps.cpp:55:24) in function 'matmul' completely with a factor of 16 (dma_ps.cpp:21:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_68_11' (dma_ps.cpp:68:23) in function 'matmul' completely with a factor of 16 (dma_ps.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'activ(hls::vector<float, 16ul>*, int, int, int)' (dma_ps.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'matmul(hls::vector<float, 16ul>*, int, int, int, int)' (dma_ps.cpp:21:0)
INFO: [HLS 214-248] Applying array_partition to 'AB_block': Complete partitioning on dimension 2. (dma_ps.cpp:23:4)
INFO: [HLS 214-248] Applying array_partition to 'B_line': Complete partitioning on dimension 1. (dma_ps.cpp:24:4)
INFO: [HLS 214-241] Aggregating maxi variable 'mem' with compact=none mode in 512-bits (dma_ps.cpp:79:0)
INFO: [HLS 214-241] Aggregating scalar variable 'temp' with compact=bit mode in 512-bits (dma_ps.cpp:4:5)
INFO: [HLS 214-241] Aggregating scalar variable 'AB_temp' with compact=bit mode in 512-bits (dma_ps.cpp:67:5)
INFO: [HLS 214-241] Aggregating scalar variable 'Atemp' with compact=bit mode in 512-bits (dma_ps.cpp:54:5)
INFO: [HLS 214-241] Aggregating scalar variable 'B_temp' with compact=bit mode in 512-bits (dma_ps.cpp:22:5)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_35_4> at dma_ps.cpp:35:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< LBB> at dma_ps.cpp:5:7 
INFO: [HLS 214-291] Loop 'LAA' is marked as complete unroll implied by the pipeline pragma (dma_ps.cpp:9:8)
INFO: [HLS 214-186] Unrolling loop 'LAA' (dma_ps.cpp:9:8) in function 'activ' completely with a factor of 16 (dma_ps.cpp:3:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.87 seconds. CPU system time: 0.39 seconds. Elapsed time: 7.41 seconds; current allocated memory: 265.660 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 265.660 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 267.602 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 268.414 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 292.680 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_33_3'(dma_ps.cpp:33:21) and 'VITIS_LOOP_35_4'(dma_ps.cpp:35:22) in function 'matmul' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_33_3' (dma_ps.cpp:33:21) in function 'matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_40_5' (dma_ps.cpp:40:21) in function 'matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_29_1' (dma_ps.cpp:29:19) in function 'matmul'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 345.449 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'acti_proc' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_35_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_3_VITIS_LOOP_35_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_33_3_VITIS_LOOP_35_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 347.422 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 347.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_Pipeline_VITIS_LOOP_45_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_45_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_45_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 348.891 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 348.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_Pipeline_VITIS_LOOP_51_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln54_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_51_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 21, loop 'VITIS_LOOP_51_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 350.082 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 350.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_Pipeline_VITIS_LOOP_64_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln72_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_64_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 11, loop 'VITIS_LOOP_64_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 350.918 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 350.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln44_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 352.953 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 352.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activ' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LBB'.
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'LBB'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus response operation ('mem_addr_3_resp', dma_ps.cpp:15) on port 'mem' (dma_ps.cpp:15) and bus request operation ('mem_load_req', dma_ps.cpp:8) on port 'mem' (dma_ps.cpp:8).
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'LBB'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus response operation ('mem_addr_3_resp', dma_ps.cpp:15) on port 'mem' (dma_ps.cpp:15) and bus request operation ('mem_load_req', dma_ps.cpp:8) on port 'mem' (dma_ps.cpp:8).
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'LBB'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus response operation ('mem_addr_3_resp', dma_ps.cpp:15) on port 'mem' (dma_ps.cpp:15) and bus request operation ('mem_load_req', dma_ps.cpp:8) on port 'mem' (dma_ps.cpp:8).
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'LBB'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus response operation ('mem_addr_3_resp', dma_ps.cpp:15) on port 'mem' (dma_ps.cpp:15) and bus request operation ('mem_load_req', dma_ps.cpp:8) on port 'mem' (dma_ps.cpp:8).
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'LBB'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between bus response operation ('mem_addr_3_resp', dma_ps.cpp:15) on port 'mem' (dma_ps.cpp:15) and bus request operation ('mem_load_req', dma_ps.cpp:8) on port 'mem' (dma_ps.cpp:8).
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'LBB'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between bus response operation ('mem_addr_3_resp', dma_ps.cpp:15) on port 'mem' (dma_ps.cpp:15) and bus request operation ('mem_load_req', dma_ps.cpp:8) on port 'mem' (dma_ps.cpp:8).
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'LBB'): Unable to enforce a carried dependence constraint (II = 16, distance = 1, offset = 1) between bus response operation ('mem_addr_3_resp', dma_ps.cpp:15) on port 'mem' (dma_ps.cpp:15) and bus request operation ('mem_load_req', dma_ps.cpp:8) on port 'mem' (dma_ps.cpp:8).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 17, Depth = 18, loop 'LBB'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 354.703 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 354.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'acti_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 354.906 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 354.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_35_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_35_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 355.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_Pipeline_VITIS_LOOP_45_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_Pipeline_VITIS_LOOP_45_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 357.598 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_Pipeline_VITIS_LOOP_51_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matmul_Pipeline_VITIS_LOOP_51_8' pipeline 'VITIS_LOOP_51_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_5ns_17ns_13ns_16ns_30_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_Pipeline_VITIS_LOOP_51_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 362.602 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_Pipeline_VITIS_LOOP_64_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matmul_Pipeline_VITIS_LOOP_64_10' pipeline 'VITIS_LOOP_64_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_5ns_17ns_13ns_16ns_30_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_Pipeline_VITIS_LOOP_64_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.15 seconds; current allocated memory: 367.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_5ns_17ns_13ns_16ns_30_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_13ns_13ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul'.
INFO: [RTMG 210-278] Implementing memory 'acti_proc_matmul_AB_block_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 373.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activ' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'activ' pipeline 'LBB' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'activ'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 378.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'acti_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/imem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/mem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/insts' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/mem_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'acti_proc' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'insts', 'mem_offset' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'acti_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 384.566 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 388.457 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.13 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.16 seconds; current allocated memory: 404.676 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for acti_proc.
INFO: [VLOG 209-307] Generating Verilog RTL for acti_proc.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 138.89 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 26.25 seconds. CPU system time: 1.69 seconds. Elapsed time: 32.18 seconds; current allocated memory: 146.828 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.8ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 28% 
INFO: [HLS 200-1510] Running: source ./dma_ps/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name acti_proc acti_proc 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 258.344 MB.
INFO: [HLS 200-10] Analyzing design file 'dma_ps.cpp' ... 
WARNING: [HLS 207-5539] 'factor' in '#pragma HLS array_partition' is ignored (dma_ps.cpp:25:54)
WARNING: [HLS 207-5539] 'factor' in '#pragma HLS array_partition' is ignored (dma_ps.cpp:26:52)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 19.87 seconds. CPU system time: 1.06 seconds. Elapsed time: 20.93 seconds; current allocated memory: 264.188 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 585 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 768 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 702 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 625 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 568 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,206 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 771 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,273 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,545 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,562 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,503 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,684 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,684 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,684 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,717 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,438 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'insts' for cosimulation. (dma_ps.cpp:79:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'mem' for cosimulation. (dma_ps.cpp:79:0)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_55_9' is marked as complete unroll implied by the pipeline pragma (dma_ps.cpp:55:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_68_11' is marked as complete unroll implied by the pipeline pragma (dma_ps.cpp:68:23)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_55_9' (dma_ps.cpp:55:24) in function 'matmul' completely with a factor of 16 (dma_ps.cpp:21:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_68_11' (dma_ps.cpp:68:23) in function 'matmul' completely with a factor of 16 (dma_ps.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'activ(hls::vector<float, 16ul>*, int, int, int)' (dma_ps.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'matmul(hls::vector<float, 16ul>*, int, int, int, int)' (dma_ps.cpp:21:0)
INFO: [HLS 214-248] Applying array_partition to 'AB_block': Complete partitioning on dimension 2. (dma_ps.cpp:23:4)
INFO: [HLS 214-248] Applying array_partition to 'B_line': Complete partitioning on dimension 1. (dma_ps.cpp:24:4)
INFO: [HLS 214-241] Aggregating maxi variable 'mem' with compact=none mode in 512-bits (dma_ps.cpp:79:0)
INFO: [HLS 214-241] Aggregating scalar variable 'temp' with compact=bit mode in 512-bits (dma_ps.cpp:4:5)
INFO: [HLS 214-241] Aggregating scalar variable 'AB_temp' with compact=bit mode in 512-bits (dma_ps.cpp:67:5)
INFO: [HLS 214-241] Aggregating scalar variable 'Atemp' with compact=bit mode in 512-bits (dma_ps.cpp:54:5)
INFO: [HLS 214-241] Aggregating scalar variable 'B_temp' with compact=bit mode in 512-bits (dma_ps.cpp:22:5)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_35_4> at dma_ps.cpp:35:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< LBB> at dma_ps.cpp:5:7 
INFO: [HLS 214-291] Loop 'LAA' is marked as complete unroll implied by the pipeline pragma (dma_ps.cpp:9:8)
INFO: [HLS 214-186] Unrolling loop 'LAA' (dma_ps.cpp:9:8) in function 'activ' completely with a factor of 16 (dma_ps.cpp:3:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.91 seconds. CPU system time: 0.37 seconds. Elapsed time: 7.4 seconds; current allocated memory: 265.941 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 265.941 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 267.613 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 268.430 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.29 seconds; current allocated memory: 292.727 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_33_3'(dma_ps.cpp:33:21) and 'VITIS_LOOP_35_4'(dma_ps.cpp:35:22) in function 'matmul' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_33_3' (dma_ps.cpp:33:21) in function 'matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_40_5' (dma_ps.cpp:40:21) in function 'matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_29_1' (dma_ps.cpp:29:19) in function 'matmul'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 345.594 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'acti_proc' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_35_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_3_VITIS_LOOP_35_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_33_3_VITIS_LOOP_35_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 348.020 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 348.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_Pipeline_VITIS_LOOP_45_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_45_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_45_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 349.055 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 349.055 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_Pipeline_VITIS_LOOP_51_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln54_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_51_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 21, loop 'VITIS_LOOP_51_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 350.230 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 350.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_Pipeline_VITIS_LOOP_64_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln72_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_64_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 11, loop 'VITIS_LOOP_64_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 350.641 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 350.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln44_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 353.094 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 353.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activ' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LBB'.
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'LBB'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus response operation ('mem_addr_3_resp', dma_ps.cpp:15) on port 'mem' (dma_ps.cpp:15) and bus request operation ('mem_load_req', dma_ps.cpp:8) on port 'mem' (dma_ps.cpp:8).
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'LBB'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus response operation ('mem_addr_3_resp', dma_ps.cpp:15) on port 'mem' (dma_ps.cpp:15) and bus request operation ('mem_load_req', dma_ps.cpp:8) on port 'mem' (dma_ps.cpp:8).
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'LBB'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus response operation ('mem_addr_3_resp', dma_ps.cpp:15) on port 'mem' (dma_ps.cpp:15) and bus request operation ('mem_load_req', dma_ps.cpp:8) on port 'mem' (dma_ps.cpp:8).
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'LBB'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus response operation ('mem_addr_3_resp', dma_ps.cpp:15) on port 'mem' (dma_ps.cpp:15) and bus request operation ('mem_load_req', dma_ps.cpp:8) on port 'mem' (dma_ps.cpp:8).
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'LBB'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between bus response operation ('mem_addr_3_resp', dma_ps.cpp:15) on port 'mem' (dma_ps.cpp:15) and bus request operation ('mem_load_req', dma_ps.cpp:8) on port 'mem' (dma_ps.cpp:8).
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'LBB'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between bus response operation ('mem_addr_3_resp', dma_ps.cpp:15) on port 'mem' (dma_ps.cpp:15) and bus request operation ('mem_load_req', dma_ps.cpp:8) on port 'mem' (dma_ps.cpp:8).
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'LBB'): Unable to enforce a carried dependence constraint (II = 16, distance = 1, offset = 1) between bus response operation ('mem_addr_3_resp', dma_ps.cpp:15) on port 'mem' (dma_ps.cpp:15) and bus request operation ('mem_load_req', dma_ps.cpp:8) on port 'mem' (dma_ps.cpp:8).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 17, Depth = 18, loop 'LBB'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 354.809 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 354.809 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'acti_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 355.109 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 355.109 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_35_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_35_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 355.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_Pipeline_VITIS_LOOP_45_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_Pipeline_VITIS_LOOP_45_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 357.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_Pipeline_VITIS_LOOP_51_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matmul_Pipeline_VITIS_LOOP_51_8' pipeline 'VITIS_LOOP_51_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_5ns_17ns_13ns_16ns_30_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_Pipeline_VITIS_LOOP_51_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 362.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_Pipeline_VITIS_LOOP_64_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matmul_Pipeline_VITIS_LOOP_64_10' pipeline 'VITIS_LOOP_64_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_5ns_17ns_13ns_16ns_30_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_Pipeline_VITIS_LOOP_64_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 367.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_5ns_17ns_13ns_16ns_30_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_13ns_13ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul'.
INFO: [RTMG 210-278] Implementing memory 'acti_proc_matmul_AB_block_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 373.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activ' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'activ' pipeline 'LBB' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'activ'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 379.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'acti_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/imem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/mem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/insts' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/mem_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'acti_proc' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'insts', 'mem_offset' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'acti_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 384.805 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 389.047 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.13 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.17 seconds; current allocated memory: 405.113 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for acti_proc.
INFO: [VLOG 209-307] Generating Verilog RTL for acti_proc.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 138.89 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 26.54 seconds. CPU system time: 1.62 seconds. Elapsed time: 32.35 seconds; current allocated memory: 147.266 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.8ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 28% 
INFO: [HLS 200-1510] Running: source ./dma_ps/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name acti_proc acti_proc 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 258.344 MB.
INFO: [HLS 200-10] Analyzing design file 'dma_ps.cpp' ... 
WARNING: [HLS 207-5539] 'factor' in '#pragma HLS array_partition' is ignored (dma_ps.cpp:25:54)
WARNING: [HLS 207-5539] 'factor' in '#pragma HLS array_partition' is ignored (dma_ps.cpp:26:52)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 19.58 seconds. CPU system time: 1.13 seconds. Elapsed time: 20.72 seconds; current allocated memory: 264.199 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 547 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 745 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 695 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 613 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 556 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,196 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 761 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,263 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,535 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,550 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,491 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,674 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,674 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,674 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,707 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,436 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'insts' for cosimulation. (dma_ps.cpp:79:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'mem' for cosimulation. (dma_ps.cpp:79:0)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_55_9' is marked as complete unroll implied by the pipeline pragma (dma_ps.cpp:55:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_68_11' is marked as complete unroll implied by the pipeline pragma (dma_ps.cpp:68:23)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_55_9' (dma_ps.cpp:55:24) in function 'matmul' completely with a factor of 16 (dma_ps.cpp:21:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_68_11' (dma_ps.cpp:68:23) in function 'matmul' completely with a factor of 16 (dma_ps.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'activ(hls::vector<float, 16ul>*, int, int, int)' (dma_ps.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'matmul(hls::vector<float, 16ul>*, int, int, int, int)' (dma_ps.cpp:21:0)
INFO: [HLS 214-248] Applying array_partition to 'AB_block': Complete partitioning on dimension 2. (dma_ps.cpp:23:4)
INFO: [HLS 214-248] Applying array_partition to 'B_line': Complete partitioning on dimension 1. (dma_ps.cpp:24:4)
INFO: [HLS 214-241] Aggregating maxi variable 'mem' with compact=none mode in 512-bits (dma_ps.cpp:79:0)
INFO: [HLS 214-241] Aggregating scalar variable 'temp' with compact=bit mode in 512-bits (dma_ps.cpp:4:5)
INFO: [HLS 214-241] Aggregating scalar variable 'AB_temp' with compact=bit mode in 512-bits (dma_ps.cpp:67:5)
INFO: [HLS 214-241] Aggregating scalar variable 'Atemp' with compact=bit mode in 512-bits (dma_ps.cpp:54:5)
INFO: [HLS 214-241] Aggregating scalar variable 'B_temp' with compact=bit mode in 512-bits (dma_ps.cpp:22:5)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_35_4> at dma_ps.cpp:35:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< LBB> at dma_ps.cpp:5:7 
INFO: [HLS 214-291] Loop 'LAA' is marked as complete unroll implied by the pipeline pragma (dma_ps.cpp:9:8)
INFO: [HLS 214-186] Unrolling loop 'LAA' (dma_ps.cpp:9:8) in function 'activ' completely with a factor of 16 (dma_ps.cpp:3:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.82 seconds. CPU system time: 0.43 seconds. Elapsed time: 7.64 seconds; current allocated memory: 265.949 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 265.949 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 267.586 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 268.434 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 292.598 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_33_3'(dma_ps.cpp:33:21) and 'VITIS_LOOP_35_4'(dma_ps.cpp:35:22) in function 'matmul' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_33_3' (dma_ps.cpp:33:21) in function 'matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_40_5' (dma_ps.cpp:40:21) in function 'matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_29_1' (dma_ps.cpp:29:19) in function 'matmul'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 345.504 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'acti_proc' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_35_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_3_VITIS_LOOP_35_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_33_3_VITIS_LOOP_35_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 347.320 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 347.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_Pipeline_VITIS_LOOP_45_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_45_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_45_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 348.965 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 348.965 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_Pipeline_VITIS_LOOP_51_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_51_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 18, loop 'VITIS_LOOP_51_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 350.070 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 350.070 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_Pipeline_VITIS_LOOP_64_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_64_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 11, loop 'VITIS_LOOP_64_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 350.902 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 350.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 352.879 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 352.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activ' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LBB'.
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'LBB'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus response operation ('mem_addr_3_resp', dma_ps.cpp:15) on port 'mem' (dma_ps.cpp:15) and bus request operation ('mem_load_req', dma_ps.cpp:8) on port 'mem' (dma_ps.cpp:8).
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'LBB'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus response operation ('mem_addr_3_resp', dma_ps.cpp:15) on port 'mem' (dma_ps.cpp:15) and bus request operation ('mem_load_req', dma_ps.cpp:8) on port 'mem' (dma_ps.cpp:8).
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'LBB'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus response operation ('mem_addr_3_resp', dma_ps.cpp:15) on port 'mem' (dma_ps.cpp:15) and bus request operation ('mem_load_req', dma_ps.cpp:8) on port 'mem' (dma_ps.cpp:8).
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'LBB'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus response operation ('mem_addr_3_resp', dma_ps.cpp:15) on port 'mem' (dma_ps.cpp:15) and bus request operation ('mem_load_req', dma_ps.cpp:8) on port 'mem' (dma_ps.cpp:8).
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'LBB'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between bus response operation ('mem_addr_3_resp', dma_ps.cpp:15) on port 'mem' (dma_ps.cpp:15) and bus request operation ('mem_load_req', dma_ps.cpp:8) on port 'mem' (dma_ps.cpp:8).
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'LBB'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between bus response operation ('mem_addr_3_resp', dma_ps.cpp:15) on port 'mem' (dma_ps.cpp:15) and bus request operation ('mem_load_req', dma_ps.cpp:8) on port 'mem' (dma_ps.cpp:8).
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'LBB'): Unable to enforce a carried dependence constraint (II = 16, distance = 1, offset = 1) between bus response operation ('mem_addr_3_resp', dma_ps.cpp:15) on port 'mem' (dma_ps.cpp:15) and bus request operation ('mem_load_req', dma_ps.cpp:8) on port 'mem' (dma_ps.cpp:8).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 17, Depth = 18, loop 'LBB'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 354.605 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 354.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'acti_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 354.891 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 354.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_35_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_35_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 355.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_Pipeline_VITIS_LOOP_45_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_Pipeline_VITIS_LOOP_45_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 357.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_Pipeline_VITIS_LOOP_51_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matmul_Pipeline_VITIS_LOOP_51_8' pipeline 'VITIS_LOOP_51_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_Pipeline_VITIS_LOOP_51_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 362.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_Pipeline_VITIS_LOOP_64_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matmul_Pipeline_VITIS_LOOP_64_10' pipeline 'VITIS_LOOP_64_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_Pipeline_VITIS_LOOP_64_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 366.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul'.
INFO: [RTMG 210-278] Implementing memory 'acti_proc_matmul_AB_block_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 372.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activ' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'activ' pipeline 'LBB' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'activ'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 378.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'acti_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/imem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/mem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/insts' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/mem_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'acti_proc' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'insts', 'mem_offset' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'acti_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 384.117 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 388.176 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.19 seconds; current allocated memory: 403.828 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for acti_proc.
INFO: [VLOG 209-307] Generating Verilog RTL for acti_proc.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 138.89 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 25.98 seconds. CPU system time: 1.75 seconds. Elapsed time: 32.16 seconds; current allocated memory: 145.879 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.8ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 28% 
INFO: [HLS 200-1510] Running: source ./dma_ps/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name acti_proc acti_proc 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 258.344 MB.
INFO: [HLS 200-10] Analyzing design file 'dma_ps.cpp' ... 
WARNING: [HLS 207-5539] 'factor' in '#pragma HLS array_partition' is ignored (dma_ps.cpp:25:54)
WARNING: [HLS 207-5539] 'factor' in '#pragma HLS array_partition' is ignored (dma_ps.cpp:26:52)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 20.17 seconds. CPU system time: 1.01 seconds. Elapsed time: 21.2 seconds; current allocated memory: 264.188 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 585 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 768 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 702 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 625 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 568 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,206 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 771 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,273 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,545 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,562 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,503 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,684 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,684 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,684 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,717 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,438 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'insts' for cosimulation. (dma_ps.cpp:79:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'mem' for cosimulation. (dma_ps.cpp:79:0)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_55_9' is marked as complete unroll implied by the pipeline pragma (dma_ps.cpp:55:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_68_11' is marked as complete unroll implied by the pipeline pragma (dma_ps.cpp:68:23)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_55_9' (dma_ps.cpp:55:24) in function 'matmul' completely with a factor of 16 (dma_ps.cpp:21:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_68_11' (dma_ps.cpp:68:23) in function 'matmul' completely with a factor of 16 (dma_ps.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'activ(hls::vector<float, 16ul>*, int, int, int)' (dma_ps.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'matmul(hls::vector<float, 16ul>*, int, int, int, int)' (dma_ps.cpp:21:0)
INFO: [HLS 214-248] Applying array_partition to 'AB_block': Complete partitioning on dimension 2. (dma_ps.cpp:23:4)
INFO: [HLS 214-248] Applying array_partition to 'B_line': Complete partitioning on dimension 1. (dma_ps.cpp:24:4)
INFO: [HLS 214-241] Aggregating maxi variable 'mem' with compact=none mode in 512-bits (dma_ps.cpp:79:0)
INFO: [HLS 214-241] Aggregating scalar variable 'temp' with compact=bit mode in 512-bits (dma_ps.cpp:4:5)
INFO: [HLS 214-241] Aggregating scalar variable 'AB_temp' with compact=bit mode in 512-bits (dma_ps.cpp:67:5)
INFO: [HLS 214-241] Aggregating scalar variable 'Atemp' with compact=bit mode in 512-bits (dma_ps.cpp:54:5)
INFO: [HLS 214-241] Aggregating scalar variable 'B_temp' with compact=bit mode in 512-bits (dma_ps.cpp:22:5)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_35_4> at dma_ps.cpp:35:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< LBB> at dma_ps.cpp:5:7 
INFO: [HLS 214-291] Loop 'LAA' is marked as complete unroll implied by the pipeline pragma (dma_ps.cpp:9:8)
INFO: [HLS 214-186] Unrolling loop 'LAA' (dma_ps.cpp:9:8) in function 'activ' completely with a factor of 16 (dma_ps.cpp:3:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.86 seconds. CPU system time: 0.47 seconds. Elapsed time: 7.55 seconds; current allocated memory: 265.941 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 265.941 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 267.641 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 268.461 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 292.723 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_33_3'(dma_ps.cpp:33:21) and 'VITIS_LOOP_35_4'(dma_ps.cpp:35:22) in function 'matmul' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_33_3' (dma_ps.cpp:33:21) in function 'matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_40_5' (dma_ps.cpp:40:21) in function 'matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_29_1' (dma_ps.cpp:29:19) in function 'matmul'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.17 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.19 seconds; current allocated memory: 345.590 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'acti_proc' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_35_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_3_VITIS_LOOP_35_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_33_3_VITIS_LOOP_35_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 347.465 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 347.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_Pipeline_VITIS_LOOP_45_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_45_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_45_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 349.051 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 349.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_Pipeline_VITIS_LOOP_51_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln54_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_51_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 21, loop 'VITIS_LOOP_51_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 350.219 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 350.219 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_Pipeline_VITIS_LOOP_64_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln72_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_64_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 11, loop 'VITIS_LOOP_64_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 351.055 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 351.055 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln44_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 353.086 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 353.086 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activ' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LBB'.
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'LBB'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus response operation ('mem_addr_3_resp', dma_ps.cpp:15) on port 'mem' (dma_ps.cpp:15) and bus request operation ('mem_load_req', dma_ps.cpp:8) on port 'mem' (dma_ps.cpp:8).
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'LBB'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus response operation ('mem_addr_3_resp', dma_ps.cpp:15) on port 'mem' (dma_ps.cpp:15) and bus request operation ('mem_load_req', dma_ps.cpp:8) on port 'mem' (dma_ps.cpp:8).
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'LBB'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus response operation ('mem_addr_3_resp', dma_ps.cpp:15) on port 'mem' (dma_ps.cpp:15) and bus request operation ('mem_load_req', dma_ps.cpp:8) on port 'mem' (dma_ps.cpp:8).
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'LBB'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus response operation ('mem_addr_3_resp', dma_ps.cpp:15) on port 'mem' (dma_ps.cpp:15) and bus request operation ('mem_load_req', dma_ps.cpp:8) on port 'mem' (dma_ps.cpp:8).
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'LBB'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between bus response operation ('mem_addr_3_resp', dma_ps.cpp:15) on port 'mem' (dma_ps.cpp:15) and bus request operation ('mem_load_req', dma_ps.cpp:8) on port 'mem' (dma_ps.cpp:8).
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'LBB'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between bus response operation ('mem_addr_3_resp', dma_ps.cpp:15) on port 'mem' (dma_ps.cpp:15) and bus request operation ('mem_load_req', dma_ps.cpp:8) on port 'mem' (dma_ps.cpp:8).
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'LBB'): Unable to enforce a carried dependence constraint (II = 16, distance = 1, offset = 1) between bus response operation ('mem_addr_3_resp', dma_ps.cpp:15) on port 'mem' (dma_ps.cpp:15) and bus request operation ('mem_load_req', dma_ps.cpp:8) on port 'mem' (dma_ps.cpp:8).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 17, Depth = 18, loop 'LBB'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 354.828 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 354.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'acti_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 355.105 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 355.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_35_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_35_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 355.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_Pipeline_VITIS_LOOP_45_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_Pipeline_VITIS_LOOP_45_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 357.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_Pipeline_VITIS_LOOP_51_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matmul_Pipeline_VITIS_LOOP_51_8' pipeline 'VITIS_LOOP_51_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_5ns_17ns_13ns_16ns_30_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_Pipeline_VITIS_LOOP_51_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 362.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_Pipeline_VITIS_LOOP_64_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matmul_Pipeline_VITIS_LOOP_64_10' pipeline 'VITIS_LOOP_64_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_5ns_17ns_13ns_16ns_30_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_Pipeline_VITIS_LOOP_64_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 367.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_5ns_17ns_13ns_16ns_30_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_13ns_13ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul'.
INFO: [RTMG 210-278] Implementing memory 'acti_proc_matmul_AB_block_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 373.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activ' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'activ' pipeline 'LBB' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'activ'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 379.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'acti_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/imem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/mem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/insts' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/mem_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'acti_proc' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'insts', 'mem_offset' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'acti_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 384.797 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 389.035 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.15 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.19 seconds; current allocated memory: 405.121 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for acti_proc.
INFO: [VLOG 209-307] Generating Verilog RTL for acti_proc.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 138.89 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 26.86 seconds. CPU system time: 1.7 seconds. Elapsed time: 32.81 seconds; current allocated memory: 147.277 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.8ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 28% 
INFO: [HLS 200-1510] Running: source ./dma_ps/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name acti_proc acti_proc 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file dma_ps/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 13.61 seconds. CPU system time: 0.52 seconds. Elapsed time: 16.22 seconds; current allocated memory: 9.547 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.8ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 28% 
INFO: [HLS 200-1510] Running: source ./dma_ps/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name acti_proc acti_proc 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file dma_ps/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 14.09 seconds. CPU system time: 0.73 seconds. Elapsed time: 33.36 seconds; current allocated memory: 9.664 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.8ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 28% 
INFO: [HLS 200-1510] Running: source ./dma_ps/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name acti_proc acti_proc 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 12.37 seconds. CPU system time: 0.65 seconds. Elapsed time: 14.37 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.8ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 28% 
INFO: [HLS 200-1510] Running: source ./dma_ps/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name acti_proc acti_proc 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 235.684 MB.
INFO: [HLS 200-10] Analyzing design file 'dma_ps.cpp' ... 
WARNING: [HLS 207-5539] 'factor' in '#pragma HLS array_partition' is ignored (dma_ps.cpp:25:54)
WARNING: [HLS 207-5539] 'factor' in '#pragma HLS array_partition' is ignored (dma_ps.cpp:26:52)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 22.66 seconds. CPU system time: 1.16 seconds. Elapsed time: 24.72 seconds; current allocated memory: 241.520 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 585 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 768 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 702 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 625 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 568 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,206 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 771 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,273 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,545 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,562 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,503 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,684 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,684 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,684 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,717 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,438 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'insts' for cosimulation. (dma_ps.cpp:79:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'mem' for cosimulation. (dma_ps.cpp:79:0)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_55_9' is marked as complete unroll implied by the pipeline pragma (dma_ps.cpp:55:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_68_11' is marked as complete unroll implied by the pipeline pragma (dma_ps.cpp:68:23)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_55_9' (dma_ps.cpp:55:24) in function 'matmul' completely with a factor of 16 (dma_ps.cpp:21:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_68_11' (dma_ps.cpp:68:23) in function 'matmul' completely with a factor of 16 (dma_ps.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'activ(hls::vector<float, 16ul>*, int, int, int)' (dma_ps.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'matmul(hls::vector<float, 16ul>*, int, int, int, int)' (dma_ps.cpp:21:0)
INFO: [HLS 214-248] Applying array_partition to 'AB_block': Complete partitioning on dimension 2. (dma_ps.cpp:23:4)
INFO: [HLS 214-248] Applying array_partition to 'B_line': Complete partitioning on dimension 1. (dma_ps.cpp:24:4)
INFO: [HLS 214-241] Aggregating maxi variable 'mem' with compact=none mode in 512-bits (dma_ps.cpp:79:0)
INFO: [HLS 214-241] Aggregating scalar variable 'temp' with compact=bit mode in 512-bits (dma_ps.cpp:4:5)
INFO: [HLS 214-241] Aggregating scalar variable 'AB_temp' with compact=bit mode in 512-bits (dma_ps.cpp:67:5)
INFO: [HLS 214-241] Aggregating scalar variable 'Atemp' with compact=bit mode in 512-bits (dma_ps.cpp:54:5)
INFO: [HLS 214-241] Aggregating scalar variable 'B_temp' with compact=bit mode in 512-bits (dma_ps.cpp:22:5)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_35_4> at dma_ps.cpp:35:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< LBB> at dma_ps.cpp:5:7 
INFO: [HLS 214-291] Loop 'LAA' is marked as complete unroll implied by the pipeline pragma (dma_ps.cpp:9:8)
INFO: [HLS 214-186] Unrolling loop 'LAA' (dma_ps.cpp:9:8) in function 'activ' completely with a factor of 16 (dma_ps.cpp:3:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.83 seconds. CPU system time: 0.39 seconds. Elapsed time: 7.42 seconds; current allocated memory: 242.988 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 242.988 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 244.906 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 245.758 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 270.020 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_33_3'(dma_ps.cpp:33:21) and 'VITIS_LOOP_35_4'(dma_ps.cpp:35:22) in function 'matmul' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_33_3' (dma_ps.cpp:33:21) in function 'matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_40_5' (dma_ps.cpp:40:21) in function 'matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_29_1' (dma_ps.cpp:29:19) in function 'matmul'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.19 seconds; current allocated memory: 322.891 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'acti_proc' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_35_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_3_VITIS_LOOP_35_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_33_3_VITIS_LOOP_35_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 325.332 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 325.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_Pipeline_VITIS_LOOP_45_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_45_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_45_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 326.398 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 326.398 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_Pipeline_VITIS_LOOP_51_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln54_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_51_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 21, loop 'VITIS_LOOP_51_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 327.559 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 327.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_Pipeline_VITIS_LOOP_64_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln72_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_64_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 11, loop 'VITIS_LOOP_64_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 328.398 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 328.398 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln44_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 330.387 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 330.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activ' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LBB'.
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'LBB'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus response operation ('mem_addr_3_resp', dma_ps.cpp:15) on port 'mem' (dma_ps.cpp:15) and bus request operation ('mem_load_req', dma_ps.cpp:8) on port 'mem' (dma_ps.cpp:8).
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'LBB'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus response operation ('mem_addr_3_resp', dma_ps.cpp:15) on port 'mem' (dma_ps.cpp:15) and bus request operation ('mem_load_req', dma_ps.cpp:8) on port 'mem' (dma_ps.cpp:8).
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'LBB'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus response operation ('mem_addr_3_resp', dma_ps.cpp:15) on port 'mem' (dma_ps.cpp:15) and bus request operation ('mem_load_req', dma_ps.cpp:8) on port 'mem' (dma_ps.cpp:8).
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'LBB'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus response operation ('mem_addr_3_resp', dma_ps.cpp:15) on port 'mem' (dma_ps.cpp:15) and bus request operation ('mem_load_req', dma_ps.cpp:8) on port 'mem' (dma_ps.cpp:8).
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'LBB'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between bus response operation ('mem_addr_3_resp', dma_ps.cpp:15) on port 'mem' (dma_ps.cpp:15) and bus request operation ('mem_load_req', dma_ps.cpp:8) on port 'mem' (dma_ps.cpp:8).
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'LBB'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between bus response operation ('mem_addr_3_resp', dma_ps.cpp:15) on port 'mem' (dma_ps.cpp:15) and bus request operation ('mem_load_req', dma_ps.cpp:8) on port 'mem' (dma_ps.cpp:8).
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'LBB'): Unable to enforce a carried dependence constraint (II = 16, distance = 1, offset = 1) between bus response operation ('mem_addr_3_resp', dma_ps.cpp:15) on port 'mem' (dma_ps.cpp:15) and bus request operation ('mem_load_req', dma_ps.cpp:8) on port 'mem' (dma_ps.cpp:8).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 17, Depth = 18, loop 'LBB'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 332.098 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 332.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'acti_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 332.523 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 332.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_35_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_35_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 332.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_Pipeline_VITIS_LOOP_45_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_Pipeline_VITIS_LOOP_45_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 335.109 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_Pipeline_VITIS_LOOP_51_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matmul_Pipeline_VITIS_LOOP_51_8' pipeline 'VITIS_LOOP_51_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_5ns_17ns_13ns_16ns_30_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_Pipeline_VITIS_LOOP_51_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 340.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_Pipeline_VITIS_LOOP_64_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matmul_Pipeline_VITIS_LOOP_64_10' pipeline 'VITIS_LOOP_64_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_5ns_17ns_13ns_16ns_30_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_Pipeline_VITIS_LOOP_64_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 344.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_5ns_17ns_13ns_16ns_30_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_13ns_13ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul'.
INFO: [RTMG 210-278] Implementing memory 'acti_proc_matmul_AB_block_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 350.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activ' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'activ' pipeline 'LBB' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'activ'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 356.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'acti_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/imem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/mem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/insts' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/mem_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'acti_proc' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'insts', 'mem_offset' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'acti_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 362.191 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.27 seconds; current allocated memory: 366.445 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.17 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.19 seconds; current allocated memory: 382.453 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for acti_proc.
INFO: [VLOG 209-307] Generating Verilog RTL for acti_proc.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 138.89 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 29.18 seconds. CPU system time: 1.75 seconds. Elapsed time: 36.33 seconds; current allocated memory: 147.266 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.8ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 28% 
INFO: [HLS 200-1510] Running: source ./dma_ps/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name acti_proc acti_proc 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 10.38 seconds. CPU system time: 0.61 seconds. Elapsed time: 10.99 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.8ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 28% 
INFO: [HLS 200-1510] Running: source ./dma_ps/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name acti_proc acti_proc 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 5.66 seconds. CPU system time: 0.36 seconds. Elapsed time: 6.03 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.8ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 28% 
INFO: [HLS 200-1510] Running: source ./dma_ps/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name acti_proc acti_proc 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 11.33 seconds. CPU system time: 0.62 seconds. Elapsed time: 11.97 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.8ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 28% 
INFO: [HLS 200-1510] Running: source ./dma_ps/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name acti_proc acti_proc 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 5.72 seconds. CPU system time: 0.41 seconds. Elapsed time: 6.13 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.8ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 28% 
INFO: [HLS 200-1510] Running: source ./dma_ps/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name acti_proc acti_proc 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.12 seconds. CPU system time: 0.1 seconds. Elapsed time: 0.19 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.8ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 28% 
INFO: [HLS 200-1510] Running: source ./dma_ps/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name acti_proc acti_proc 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 5.67 seconds. CPU system time: 0.41 seconds. Elapsed time: 6.08 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.8ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 28% 
INFO: [HLS 200-1510] Running: source ./dma_ps/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name acti_proc acti_proc 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 11.59 seconds. CPU system time: 0.63 seconds. Elapsed time: 12.23 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.8ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 28% 
INFO: [HLS 200-1510] Running: source ./dma_ps/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name acti_proc acti_proc 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 10.94 seconds. CPU system time: 0.6 seconds. Elapsed time: 11.54 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.8ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 28% 
INFO: [HLS 200-1510] Running: source ./dma_ps/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name acti_proc acti_proc 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 10.93 seconds. CPU system time: 0.6 seconds. Elapsed time: 11.54 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.8ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 28% 
INFO: [HLS 200-1510] Running: source ./dma_ps/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name acti_proc acti_proc 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 10.79 seconds. CPU system time: 0.72 seconds. Elapsed time: 11.52 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.8ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 28% 
INFO: [HLS 200-1510] Running: source ./dma_ps/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name acti_proc acti_proc 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 11.04 seconds. CPU system time: 0.51 seconds. Elapsed time: 11.53 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.8ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 28% 
INFO: [HLS 200-1510] Running: source ./dma_ps/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name acti_proc acti_proc 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 10.97 seconds. CPU system time: 0.63 seconds. Elapsed time: 11.6 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.8ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 28% 
INFO: [HLS 200-1510] Running: source ./dma_ps/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name acti_proc acti_proc 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 11.09 seconds. CPU system time: 0.55 seconds. Elapsed time: 11.64 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.8ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 28% 
INFO: [HLS 200-1510] Running: source ./dma_ps/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name acti_proc acti_proc 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 11.19 seconds. CPU system time: 0.54 seconds. Elapsed time: 11.72 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.8ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 28% 
INFO: [HLS 200-1510] Running: source ./dma_ps/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name acti_proc acti_proc 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 10.8 seconds. CPU system time: 0.74 seconds. Elapsed time: 11.54 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.8ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 28% 
INFO: [HLS 200-1510] Running: source ./dma_ps/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name acti_proc acti_proc 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 5.24 seconds. CPU system time: 0.32 seconds. Elapsed time: 5.55 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.8ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 28% 
INFO: [HLS 200-1510] Running: source ./dma_ps/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name acti_proc acti_proc 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 10.79 seconds. CPU system time: 0.61 seconds. Elapsed time: 11.39 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.8ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 28% 
INFO: [HLS 200-1510] Running: source ./dma_ps/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name acti_proc acti_proc 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 11.19 seconds. CPU system time: 0.56 seconds. Elapsed time: 11.76 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.8ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 28% 
INFO: [HLS 200-1510] Running: source ./dma_ps/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name acti_proc acti_proc 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 258.434 MB.
INFO: [HLS 200-10] Analyzing design file 'dma_ps.cpp' ... 
WARNING: [HLS 207-5539] 'factor' in '#pragma HLS array_partition' is ignored (dma_ps.cpp:25:54)
WARNING: [HLS 207-5539] 'factor' in '#pragma HLS array_partition' is ignored (dma_ps.cpp:26:52)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 19.34 seconds. CPU system time: 1.03 seconds. Elapsed time: 20.42 seconds; current allocated memory: 264.352 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 594 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 824 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 735 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 658 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 539 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,172 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 737 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,105 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,470 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,489 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,432 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,616 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,616 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,616 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,672 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,499 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'insts' for cosimulation. (dma_ps.cpp:79:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'mem' for cosimulation. (dma_ps.cpp:79:0)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_55_9' is marked as complete unroll implied by the pipeline pragma (dma_ps.cpp:55:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_68_11' is marked as complete unroll implied by the pipeline pragma (dma_ps.cpp:68:23)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_55_9' (dma_ps.cpp:55:24) in function 'matmul' completely with a factor of 16 (dma_ps.cpp:21:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_68_11' (dma_ps.cpp:68:23) in function 'matmul' completely with a factor of 16 (dma_ps.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'activ(hls::vector<float, 16ul>*, int, int, int)' (dma_ps.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'matmul(hls::vector<float, 16ul>*, int, int, int, int)' (dma_ps.cpp:21:0)
INFO: [HLS 214-248] Applying array_partition to 'AB_block': Complete partitioning on dimension 2. (dma_ps.cpp:23:4)
INFO: [HLS 214-248] Applying array_partition to 'B_line': Complete partitioning on dimension 1. (dma_ps.cpp:24:4)
INFO: [HLS 214-241] Aggregating maxi variable 'mem' with compact=none mode in 512-bits (dma_ps.cpp:79:0)
INFO: [HLS 214-241] Aggregating scalar variable 'temp' with compact=bit mode in 512-bits (dma_ps.cpp:4:5)
INFO: [HLS 214-241] Aggregating scalar variable 'Atemp' with compact=bit mode in 512-bits (dma_ps.cpp:54:5)
INFO: [HLS 214-241] Aggregating scalar variable 'B_temp' with compact=bit mode in 512-bits (dma_ps.cpp:22:5)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_35_4> at dma_ps.cpp:35:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< LBB> at dma_ps.cpp:5:7 
INFO: [HLS 214-291] Loop 'LAA' is marked as complete unroll implied by the pipeline pragma (dma_ps.cpp:9:8)
INFO: [HLS 214-186] Unrolling loop 'LAA' (dma_ps.cpp:9:8) in function 'activ' completely with a factor of 16 (dma_ps.cpp:3:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.78 seconds. CPU system time: 0.36 seconds. Elapsed time: 8.38 seconds; current allocated memory: 265.934 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 265.934 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 267.848 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 268.711 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 293.086 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_33_3'(dma_ps.cpp:33:21) and 'VITIS_LOOP_35_4'(dma_ps.cpp:35:22) in function 'matmul' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_33_3' (dma_ps.cpp:33:21) in function 'matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_40_5' (dma_ps.cpp:40:21) in function 'matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_29_1' (dma_ps.cpp:29:19) in function 'matmul'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 346.031 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'acti_proc' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_35_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_3_VITIS_LOOP_35_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_33_3_VITIS_LOOP_35_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 348.477 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 348.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_Pipeline_VITIS_LOOP_45_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_45_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_45_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 349.469 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 349.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_Pipeline_VITIS_LOOP_51_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln54_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_51_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 21, loop 'VITIS_LOOP_51_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 350.652 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 350.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_Pipeline_VITIS_LOOP_64_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln67_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_64_10'.
WARNING: [HLS 200-880] The II Violation in module 'matmul_Pipeline_VITIS_LOOP_64_10' (loop 'VITIS_LOOP_64_10'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus response operation ('mem_addr_resp', dma_ps.cpp:72) on port 'mem' (dma_ps.cpp:72) and bus request operation ('mem_load_req', dma_ps.cpp:67) on port 'mem' (dma_ps.cpp:67).
WARNING: [HLS 200-880] The II Violation in module 'matmul_Pipeline_VITIS_LOOP_64_10' (loop 'VITIS_LOOP_64_10'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus response operation ('mem_addr_resp', dma_ps.cpp:72) on port 'mem' (dma_ps.cpp:72) and bus request operation ('mem_load_req', dma_ps.cpp:67) on port 'mem' (dma_ps.cpp:67).
WARNING: [HLS 200-880] The II Violation in module 'matmul_Pipeline_VITIS_LOOP_64_10' (loop 'VITIS_LOOP_64_10'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus response operation ('mem_addr_resp', dma_ps.cpp:72) on port 'mem' (dma_ps.cpp:72) and bus request operation ('mem_load_req', dma_ps.cpp:67) on port 'mem' (dma_ps.cpp:67).
WARNING: [HLS 200-880] The II Violation in module 'matmul_Pipeline_VITIS_LOOP_64_10' (loop 'VITIS_LOOP_64_10'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus response operation ('mem_addr_resp', dma_ps.cpp:72) on port 'mem' (dma_ps.cpp:72) and bus request operation ('mem_load_req', dma_ps.cpp:67) on port 'mem' (dma_ps.cpp:67).
WARNING: [HLS 200-880] The II Violation in module 'matmul_Pipeline_VITIS_LOOP_64_10' (loop 'VITIS_LOOP_64_10'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between bus response operation ('mem_addr_resp', dma_ps.cpp:72) on port 'mem' (dma_ps.cpp:72) and bus request operation ('mem_load_req', dma_ps.cpp:67) on port 'mem' (dma_ps.cpp:67).
WARNING: [HLS 200-880] The II Violation in module 'matmul_Pipeline_VITIS_LOOP_64_10' (loop 'VITIS_LOOP_64_10'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between bus response operation ('mem_addr_resp', dma_ps.cpp:72) on port 'mem' (dma_ps.cpp:72) and bus request operation ('mem_load_req', dma_ps.cpp:67) on port 'mem' (dma_ps.cpp:67).
WARNING: [HLS 200-880] The II Violation in module 'matmul_Pipeline_VITIS_LOOP_64_10' (loop 'VITIS_LOOP_64_10'): Unable to enforce a carried dependence constraint (II = 16, distance = 1, offset = 1) between bus response operation ('mem_addr_resp', dma_ps.cpp:72) on port 'mem' (dma_ps.cpp:72) and bus request operation ('mem_load_req', dma_ps.cpp:67) on port 'mem' (dma_ps.cpp:67).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 17, Depth = 20, loop 'VITIS_LOOP_64_10'
WARNING: [HLS 200-871] Estimated clock period (13.637 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.800 ns, effective delay budget: 7.200 ns).
WARNING: [HLS 200-1016] The critical path in module 'matmul_Pipeline_VITIS_LOOP_64_10' consists of the following:
	bus read operation ('mem_addr_read', dma_ps.cpp:67) on port 'mem' (dma_ps.cpp:67) [58]  (7.200 ns)
	'fadd' operation 32 bit ('add', dma_ps.cpp:70) [108]  (6.437 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 351.723 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 351.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln44_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 353.832 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 353.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activ' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LBB'.
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'LBB'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus response operation ('mem_addr_3_resp', dma_ps.cpp:15) on port 'mem' (dma_ps.cpp:15) and bus request operation ('mem_load_req', dma_ps.cpp:8) on port 'mem' (dma_ps.cpp:8).
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'LBB'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus response operation ('mem_addr_3_resp', dma_ps.cpp:15) on port 'mem' (dma_ps.cpp:15) and bus request operation ('mem_load_req', dma_ps.cpp:8) on port 'mem' (dma_ps.cpp:8).
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'LBB'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus response operation ('mem_addr_3_resp', dma_ps.cpp:15) on port 'mem' (dma_ps.cpp:15) and bus request operation ('mem_load_req', dma_ps.cpp:8) on port 'mem' (dma_ps.cpp:8).
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'LBB'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus response operation ('mem_addr_3_resp', dma_ps.cpp:15) on port 'mem' (dma_ps.cpp:15) and bus request operation ('mem_load_req', dma_ps.cpp:8) on port 'mem' (dma_ps.cpp:8).
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'LBB'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between bus response operation ('mem_addr_3_resp', dma_ps.cpp:15) on port 'mem' (dma_ps.cpp:15) and bus request operation ('mem_load_req', dma_ps.cpp:8) on port 'mem' (dma_ps.cpp:8).
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'LBB'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between bus response operation ('mem_addr_3_resp', dma_ps.cpp:15) on port 'mem' (dma_ps.cpp:15) and bus request operation ('mem_load_req', dma_ps.cpp:8) on port 'mem' (dma_ps.cpp:8).
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'LBB'): Unable to enforce a carried dependence constraint (II = 16, distance = 1, offset = 1) between bus response operation ('mem_addr_3_resp', dma_ps.cpp:15) on port 'mem' (dma_ps.cpp:15) and bus request operation ('mem_load_req', dma_ps.cpp:8) on port 'mem' (dma_ps.cpp:8).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 17, Depth = 18, loop 'LBB'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 355.598 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 355.598 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'acti_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 355.910 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 355.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_35_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_35_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 356.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_Pipeline_VITIS_LOOP_45_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_Pipeline_VITIS_LOOP_45_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 358.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_Pipeline_VITIS_LOOP_51_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matmul_Pipeline_VITIS_LOOP_51_8' pipeline 'VITIS_LOOP_51_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_5ns_17ns_13ns_16ns_30_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_Pipeline_VITIS_LOOP_51_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 363.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_Pipeline_VITIS_LOOP_64_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matmul_Pipeline_VITIS_LOOP_64_10' pipeline 'VITIS_LOOP_64_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_5ns_17ns_13ns_16ns_30_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_Pipeline_VITIS_LOOP_64_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 368.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_5ns_17ns_13ns_16ns_30_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_13ns_13ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul'.
INFO: [RTMG 210-278] Implementing memory 'acti_proc_matmul_AB_block_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 374.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activ' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'activ' pipeline 'LBB' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'activ'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 380.676 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'acti_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/imem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/mem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/insts' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/mem_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'acti_proc' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'insts', 'mem_offset' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'acti_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 386.453 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.23 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.27 seconds; current allocated memory: 390.469 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.2 seconds; current allocated memory: 406.695 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for acti_proc.
INFO: [VLOG 209-307] Generating Verilog RTL for acti_proc.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 73.33 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 25.9 seconds. CPU system time: 1.61 seconds. Elapsed time: 32.86 seconds; current allocated memory: 148.777 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.8ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 28% 
INFO: [HLS 200-1510] Running: source ./dma_ps/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name acti_proc acti_proc 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 258.434 MB.
INFO: [HLS 200-10] Analyzing design file 'dma_ps.cpp' ... 
WARNING: [HLS 207-5539] 'factor' in '#pragma HLS array_partition' is ignored (dma_ps.cpp:25:54)
WARNING: [HLS 207-5539] 'factor' in '#pragma HLS array_partition' is ignored (dma_ps.cpp:26:52)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 19.41 seconds. CPU system time: 1.04 seconds. Elapsed time: 20.45 seconds; current allocated memory: 264.309 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 594 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 665 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 576 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 558 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 550 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 980 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 785 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,314 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,669 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,672 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,614 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,979 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,979 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,979 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,035 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,668 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'insts' for cosimulation. (dma_ps.cpp:79:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'mem' for cosimulation. (dma_ps.cpp:79:0)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_55_9' is marked as complete unroll implied by the pipeline pragma (dma_ps.cpp:55:24)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_55_9' (dma_ps.cpp:55:24) in function 'matmul' completely with a factor of 16 (dma_ps.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'activ(hls::vector<float, 16ul>*, int, int, int)' (dma_ps.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'matmul(hls::vector<float, 16ul>*, int, int, int, int)' (dma_ps.cpp:21:0)
INFO: [HLS 214-248] Applying array_partition to 'AB_block': Complete partitioning on dimension 2. (dma_ps.cpp:23:4)
INFO: [HLS 214-248] Applying array_partition to 'B_line': Complete partitioning on dimension 1. (dma_ps.cpp:24:4)
INFO: [HLS 214-241] Aggregating maxi variable 'mem' with compact=none mode in 512-bits (dma_ps.cpp:79:0)
INFO: [HLS 214-241] Aggregating scalar variable 'temp' with compact=bit mode in 512-bits (dma_ps.cpp:4:5)
INFO: [HLS 214-241] Aggregating scalar variable 'AB_temp' with compact=bit mode in 512-bits (dma_ps.cpp:67:8)
INFO: [HLS 214-241] Aggregating scalar variable 'Atemp' with compact=bit mode in 512-bits (dma_ps.cpp:54:5)
INFO: [HLS 214-241] Aggregating scalar variable 'B_temp' with compact=bit mode in 512-bits (dma_ps.cpp:22:5)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_64_10> at dma_ps.cpp:64:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_35_4> at dma_ps.cpp:35:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< LBB> at dma_ps.cpp:5:7 
INFO: [HLS 214-291] Loop 'VITIS_LOOP_68_11' is marked as complete unroll implied by the pipeline pragma (dma_ps.cpp:68:23)
INFO: [HLS 214-291] Loop 'LAA' is marked as complete unroll implied by the pipeline pragma (dma_ps.cpp:9:8)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_68_11' (dma_ps.cpp:68:23) in function 'matmul' completely with a factor of 16 (dma_ps.cpp:21:0)
INFO: [HLS 214-186] Unrolling loop 'LAA' (dma_ps.cpp:9:8) in function 'activ' completely with a factor of 16 (dma_ps.cpp:3:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.79 seconds. CPU system time: 0.44 seconds. Elapsed time: 7.36 seconds; current allocated memory: 266.082 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 266.082 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 267.770 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 268.613 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.26 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.3 seconds; current allocated memory: 292.973 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_33_3'(dma_ps.cpp:33:21) and 'VITIS_LOOP_35_4'(dma_ps.cpp:35:22) in function 'matmul' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_33_3' (dma_ps.cpp:33:21) in function 'matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_40_5' (dma_ps.cpp:40:21) in function 'matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_29_1' (dma_ps.cpp:29:19) in function 'matmul'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.19 seconds; current allocated memory: 345.926 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'acti_proc' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_35_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_3_VITIS_LOOP_35_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_33_3_VITIS_LOOP_35_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 347.648 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 347.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_Pipeline_VITIS_LOOP_45_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_45_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_45_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 349.387 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 349.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_Pipeline_VITIS_LOOP_51_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln54_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_51_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 21, loop 'VITIS_LOOP_51_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 350.559 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 350.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_Pipeline_VITIS_LOOP_64_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln67_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_64_10'.
WARNING: [HLS 200-880] The II Violation in module 'matmul_Pipeline_VITIS_LOOP_64_10' (loop 'VITIS_LOOP_64_10'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus response operation ('mem_addr_resp', dma_ps.cpp:72) on port 'mem' (dma_ps.cpp:72) and bus request operation ('mem_load_req', dma_ps.cpp:67) on port 'mem' (dma_ps.cpp:67).
WARNING: [HLS 200-880] The II Violation in module 'matmul_Pipeline_VITIS_LOOP_64_10' (loop 'VITIS_LOOP_64_10'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus response operation ('mem_addr_resp', dma_ps.cpp:72) on port 'mem' (dma_ps.cpp:72) and bus request operation ('mem_load_req', dma_ps.cpp:67) on port 'mem' (dma_ps.cpp:67).
WARNING: [HLS 200-880] The II Violation in module 'matmul_Pipeline_VITIS_LOOP_64_10' (loop 'VITIS_LOOP_64_10'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus response operation ('mem_addr_resp', dma_ps.cpp:72) on port 'mem' (dma_ps.cpp:72) and bus request operation ('mem_load_req', dma_ps.cpp:67) on port 'mem' (dma_ps.cpp:67).
WARNING: [HLS 200-880] The II Violation in module 'matmul_Pipeline_VITIS_LOOP_64_10' (loop 'VITIS_LOOP_64_10'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus response operation ('mem_addr_resp', dma_ps.cpp:72) on port 'mem' (dma_ps.cpp:72) and bus request operation ('mem_load_req', dma_ps.cpp:67) on port 'mem' (dma_ps.cpp:67).
WARNING: [HLS 200-880] The II Violation in module 'matmul_Pipeline_VITIS_LOOP_64_10' (loop 'VITIS_LOOP_64_10'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between bus response operation ('mem_addr_resp', dma_ps.cpp:72) on port 'mem' (dma_ps.cpp:72) and bus request operation ('mem_load_req', dma_ps.cpp:67) on port 'mem' (dma_ps.cpp:67).
WARNING: [HLS 200-880] The II Violation in module 'matmul_Pipeline_VITIS_LOOP_64_10' (loop 'VITIS_LOOP_64_10'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between bus response operation ('mem_addr_resp', dma_ps.cpp:72) on port 'mem' (dma_ps.cpp:72) and bus request operation ('mem_load_req', dma_ps.cpp:67) on port 'mem' (dma_ps.cpp:67).
WARNING: [HLS 200-880] The II Violation in module 'matmul_Pipeline_VITIS_LOOP_64_10' (loop 'VITIS_LOOP_64_10'): Unable to enforce a carried dependence constraint (II = 17, distance = 1, offset = 1) between bus response operation ('mem_addr_resp', dma_ps.cpp:72) on port 'mem' (dma_ps.cpp:72) and bus request operation ('mem_load_req', dma_ps.cpp:67) on port 'mem' (dma_ps.cpp:67).
WARNING: [HLS 200-880] The II Violation in module 'matmul_Pipeline_VITIS_LOOP_64_10' (loop 'VITIS_LOOP_64_10'): Unable to enforce a carried dependence constraint (II = 18, distance = 1, offset = 1) between bus response operation ('mem_addr_resp', dma_ps.cpp:72) on port 'mem' (dma_ps.cpp:72) and bus request operation ('mem_load_req', dma_ps.cpp:67) on port 'mem' (dma_ps.cpp:67).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 19, Depth = 23, loop 'VITIS_LOOP_64_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 351.730 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 351.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln44_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 353.809 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 353.809 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activ' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LBB'.
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'LBB'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus response operation ('mem_addr_3_resp', dma_ps.cpp:15) on port 'mem' (dma_ps.cpp:15) and bus request operation ('mem_load_req', dma_ps.cpp:8) on port 'mem' (dma_ps.cpp:8).
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'LBB'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus response operation ('mem_addr_3_resp', dma_ps.cpp:15) on port 'mem' (dma_ps.cpp:15) and bus request operation ('mem_load_req', dma_ps.cpp:8) on port 'mem' (dma_ps.cpp:8).
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'LBB'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus response operation ('mem_addr_3_resp', dma_ps.cpp:15) on port 'mem' (dma_ps.cpp:15) and bus request operation ('mem_load_req', dma_ps.cpp:8) on port 'mem' (dma_ps.cpp:8).
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'LBB'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus response operation ('mem_addr_3_resp', dma_ps.cpp:15) on port 'mem' (dma_ps.cpp:15) and bus request operation ('mem_load_req', dma_ps.cpp:8) on port 'mem' (dma_ps.cpp:8).
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'LBB'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between bus response operation ('mem_addr_3_resp', dma_ps.cpp:15) on port 'mem' (dma_ps.cpp:15) and bus request operation ('mem_load_req', dma_ps.cpp:8) on port 'mem' (dma_ps.cpp:8).
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'LBB'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between bus response operation ('mem_addr_3_resp', dma_ps.cpp:15) on port 'mem' (dma_ps.cpp:15) and bus request operation ('mem_load_req', dma_ps.cpp:8) on port 'mem' (dma_ps.cpp:8).
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'LBB'): Unable to enforce a carried dependence constraint (II = 16, distance = 1, offset = 1) between bus response operation ('mem_addr_3_resp', dma_ps.cpp:15) on port 'mem' (dma_ps.cpp:15) and bus request operation ('mem_load_req', dma_ps.cpp:8) on port 'mem' (dma_ps.cpp:8).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 17, Depth = 18, loop 'LBB'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 355.602 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 355.602 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'acti_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 355.938 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 355.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_35_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_35_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 356.188 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_Pipeline_VITIS_LOOP_45_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_Pipeline_VITIS_LOOP_45_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 358.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_Pipeline_VITIS_LOOP_51_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matmul_Pipeline_VITIS_LOOP_51_8' pipeline 'VITIS_LOOP_51_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_5ns_17ns_13ns_16ns_30_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_Pipeline_VITIS_LOOP_51_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 363.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_Pipeline_VITIS_LOOP_64_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matmul_Pipeline_VITIS_LOOP_64_10' pipeline 'VITIS_LOOP_64_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_5ns_17ns_13ns_16ns_30_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_Pipeline_VITIS_LOOP_64_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 368.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_5ns_17ns_13ns_16ns_30_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_13ns_13ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul'.
INFO: [RTMG 210-278] Implementing memory 'acti_proc_matmul_AB_block_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 375.070 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activ' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'activ' pipeline 'LBB' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'activ'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 380.844 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'acti_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/imem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/mem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/insts' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/mem_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'acti_proc' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'insts', 'mem_offset' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'acti_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 386.664 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.25 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.28 seconds; current allocated memory: 390.648 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.25 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.28 seconds; current allocated memory: 406.980 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for acti_proc.
INFO: [VLOG 209-307] Generating Verilog RTL for acti_proc.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 138.89 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 26.27 seconds. CPU system time: 1.72 seconds. Elapsed time: 32.2 seconds; current allocated memory: 149.066 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.8ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 28% 
INFO: [HLS 200-1510] Running: source ./dma_ps/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name acti_proc acti_proc 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 258.434 MB.
INFO: [HLS 200-10] Analyzing design file 'dma_ps.cpp' ... 
WARNING: [HLS 207-5539] 'factor' in '#pragma HLS array_partition' is ignored (dma_ps.cpp:25:54)
WARNING: [HLS 207-5539] 'factor' in '#pragma HLS array_partition' is ignored (dma_ps.cpp:26:52)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 19.76 seconds. CPU system time: 0.95 seconds. Elapsed time: 20.73 seconds; current allocated memory: 264.363 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 594 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 824 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 735 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 658 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 539 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,172 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 737 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,105 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,470 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,489 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,432 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,616 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,616 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,616 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,672 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,499 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'insts' for cosimulation. (dma_ps.cpp:79:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'mem' for cosimulation. (dma_ps.cpp:79:0)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_55_9' is marked as complete unroll implied by the pipeline pragma (dma_ps.cpp:55:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_68_11' is marked as complete unroll implied by the pipeline pragma (dma_ps.cpp:68:23)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_55_9' (dma_ps.cpp:55:24) in function 'matmul' completely with a factor of 16 (dma_ps.cpp:21:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_68_11' (dma_ps.cpp:68:23) in function 'matmul' completely with a factor of 16 (dma_ps.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'activ(hls::vector<float, 16ul>*, int, int, int)' (dma_ps.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'matmul(hls::vector<float, 16ul>*, int, int, int, int)' (dma_ps.cpp:21:0)
INFO: [HLS 214-248] Applying array_partition to 'AB_block': Complete partitioning on dimension 2. (dma_ps.cpp:23:4)
INFO: [HLS 214-248] Applying array_partition to 'B_line': Complete partitioning on dimension 1. (dma_ps.cpp:24:4)
INFO: [HLS 214-241] Aggregating maxi variable 'mem' with compact=none mode in 512-bits (dma_ps.cpp:79:0)
INFO: [HLS 214-241] Aggregating scalar variable 'temp' with compact=bit mode in 512-bits (dma_ps.cpp:4:5)
INFO: [HLS 214-241] Aggregating scalar variable 'Atemp' with compact=bit mode in 512-bits (dma_ps.cpp:54:5)
INFO: [HLS 214-241] Aggregating scalar variable 'B_temp' with compact=bit mode in 512-bits (dma_ps.cpp:22:5)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_35_4> at dma_ps.cpp:35:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< LBB> at dma_ps.cpp:5:7 
INFO: [HLS 214-291] Loop 'LAA' is marked as complete unroll implied by the pipeline pragma (dma_ps.cpp:9:8)
INFO: [HLS 214-186] Unrolling loop 'LAA' (dma_ps.cpp:9:8) in function 'activ' completely with a factor of 16 (dma_ps.cpp:3:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.81 seconds. CPU system time: 0.46 seconds. Elapsed time: 7.41 seconds; current allocated memory: 265.941 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 265.941 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 267.848 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 268.711 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 293.086 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_33_3'(dma_ps.cpp:33:21) and 'VITIS_LOOP_35_4'(dma_ps.cpp:35:22) in function 'matmul' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_33_3' (dma_ps.cpp:33:21) in function 'matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_40_5' (dma_ps.cpp:40:21) in function 'matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_29_1' (dma_ps.cpp:29:19) in function 'matmul'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 346.027 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'acti_proc' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_35_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_3_VITIS_LOOP_35_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_33_3_VITIS_LOOP_35_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 347.691 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 347.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_Pipeline_VITIS_LOOP_45_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_45_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_45_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 349.469 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 349.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_Pipeline_VITIS_LOOP_51_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln54_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_51_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 21, loop 'VITIS_LOOP_51_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 350.637 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 350.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_Pipeline_VITIS_LOOP_64_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln67_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_64_10'.
WARNING: [HLS 200-880] The II Violation in module 'matmul_Pipeline_VITIS_LOOP_64_10' (loop 'VITIS_LOOP_64_10'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus response operation ('mem_addr_resp', dma_ps.cpp:72) on port 'mem' (dma_ps.cpp:72) and bus request operation ('mem_load_req', dma_ps.cpp:67) on port 'mem' (dma_ps.cpp:67).
WARNING: [HLS 200-880] The II Violation in module 'matmul_Pipeline_VITIS_LOOP_64_10' (loop 'VITIS_LOOP_64_10'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus response operation ('mem_addr_resp', dma_ps.cpp:72) on port 'mem' (dma_ps.cpp:72) and bus request operation ('mem_load_req', dma_ps.cpp:67) on port 'mem' (dma_ps.cpp:67).
WARNING: [HLS 200-880] The II Violation in module 'matmul_Pipeline_VITIS_LOOP_64_10' (loop 'VITIS_LOOP_64_10'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus response operation ('mem_addr_resp', dma_ps.cpp:72) on port 'mem' (dma_ps.cpp:72) and bus request operation ('mem_load_req', dma_ps.cpp:67) on port 'mem' (dma_ps.cpp:67).
WARNING: [HLS 200-880] The II Violation in module 'matmul_Pipeline_VITIS_LOOP_64_10' (loop 'VITIS_LOOP_64_10'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus response operation ('mem_addr_resp', dma_ps.cpp:72) on port 'mem' (dma_ps.cpp:72) and bus request operation ('mem_load_req', dma_ps.cpp:67) on port 'mem' (dma_ps.cpp:67).
WARNING: [HLS 200-880] The II Violation in module 'matmul_Pipeline_VITIS_LOOP_64_10' (loop 'VITIS_LOOP_64_10'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between bus response operation ('mem_addr_resp', dma_ps.cpp:72) on port 'mem' (dma_ps.cpp:72) and bus request operation ('mem_load_req', dma_ps.cpp:67) on port 'mem' (dma_ps.cpp:67).
WARNING: [HLS 200-880] The II Violation in module 'matmul_Pipeline_VITIS_LOOP_64_10' (loop 'VITIS_LOOP_64_10'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between bus response operation ('mem_addr_resp', dma_ps.cpp:72) on port 'mem' (dma_ps.cpp:72) and bus request operation ('mem_load_req', dma_ps.cpp:67) on port 'mem' (dma_ps.cpp:67).
WARNING: [HLS 200-880] The II Violation in module 'matmul_Pipeline_VITIS_LOOP_64_10' (loop 'VITIS_LOOP_64_10'): Unable to enforce a carried dependence constraint (II = 16, distance = 1, offset = 1) between bus response operation ('mem_addr_resp', dma_ps.cpp:72) on port 'mem' (dma_ps.cpp:72) and bus request operation ('mem_load_req', dma_ps.cpp:67) on port 'mem' (dma_ps.cpp:67).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 17, Depth = 20, loop 'VITIS_LOOP_64_10'
WARNING: [HLS 200-871] Estimated clock period (13.637 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.800 ns, effective delay budget: 7.200 ns).
WARNING: [HLS 200-1016] The critical path in module 'matmul_Pipeline_VITIS_LOOP_64_10' consists of the following:
	bus read operation ('mem_addr_read', dma_ps.cpp:67) on port 'mem' (dma_ps.cpp:67) [58]  (7.200 ns)
	'fadd' operation 32 bit ('add', dma_ps.cpp:70) [108]  (6.437 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 351.812 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 351.812 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln44_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 353.828 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 353.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activ' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LBB'.
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'LBB'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus response operation ('mem_addr_3_resp', dma_ps.cpp:15) on port 'mem' (dma_ps.cpp:15) and bus request operation ('mem_load_req', dma_ps.cpp:8) on port 'mem' (dma_ps.cpp:8).
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'LBB'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus response operation ('mem_addr_3_resp', dma_ps.cpp:15) on port 'mem' (dma_ps.cpp:15) and bus request operation ('mem_load_req', dma_ps.cpp:8) on port 'mem' (dma_ps.cpp:8).
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'LBB'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus response operation ('mem_addr_3_resp', dma_ps.cpp:15) on port 'mem' (dma_ps.cpp:15) and bus request operation ('mem_load_req', dma_ps.cpp:8) on port 'mem' (dma_ps.cpp:8).
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'LBB'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus response operation ('mem_addr_3_resp', dma_ps.cpp:15) on port 'mem' (dma_ps.cpp:15) and bus request operation ('mem_load_req', dma_ps.cpp:8) on port 'mem' (dma_ps.cpp:8).
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'LBB'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between bus response operation ('mem_addr_3_resp', dma_ps.cpp:15) on port 'mem' (dma_ps.cpp:15) and bus request operation ('mem_load_req', dma_ps.cpp:8) on port 'mem' (dma_ps.cpp:8).
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'LBB'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between bus response operation ('mem_addr_3_resp', dma_ps.cpp:15) on port 'mem' (dma_ps.cpp:15) and bus request operation ('mem_load_req', dma_ps.cpp:8) on port 'mem' (dma_ps.cpp:8).
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'LBB'): Unable to enforce a carried dependence constraint (II = 16, distance = 1, offset = 1) between bus response operation ('mem_addr_3_resp', dma_ps.cpp:15) on port 'mem' (dma_ps.cpp:15) and bus request operation ('mem_load_req', dma_ps.cpp:8) on port 'mem' (dma_ps.cpp:8).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 17, Depth = 18, loop 'LBB'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 355.602 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 355.602 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'acti_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 355.953 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 355.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_35_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_35_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 356.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_Pipeline_VITIS_LOOP_45_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_Pipeline_VITIS_LOOP_45_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 358.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_Pipeline_VITIS_LOOP_51_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matmul_Pipeline_VITIS_LOOP_51_8' pipeline 'VITIS_LOOP_51_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_5ns_17ns_13ns_16ns_30_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_Pipeline_VITIS_LOOP_51_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 363.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_Pipeline_VITIS_LOOP_64_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matmul_Pipeline_VITIS_LOOP_64_10' pipeline 'VITIS_LOOP_64_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_5ns_17ns_13ns_16ns_30_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_Pipeline_VITIS_LOOP_64_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 368.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_5ns_17ns_13ns_16ns_30_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_13ns_13ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul'.
INFO: [RTMG 210-278] Implementing memory 'acti_proc_matmul_AB_block_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 374.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activ' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'activ' pipeline 'LBB' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'activ'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 380.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'acti_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/imem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/mem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/insts' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/mem_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'acti_proc' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'insts', 'mem_offset' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'acti_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 386.457 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 390.477 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.3 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.33 seconds; current allocated memory: 406.699 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for acti_proc.
INFO: [VLOG 209-307] Generating Verilog RTL for acti_proc.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 73.33 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 26.55 seconds. CPU system time: 1.61 seconds. Elapsed time: 32.34 seconds; current allocated memory: 148.785 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.8ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 28% 
INFO: [HLS 200-1510] Running: source ./dma_ps/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name acti_proc acti_proc 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 258.434 MB.
INFO: [HLS 200-10] Analyzing design file 'dma_ps.cpp' ... 
WARNING: [HLS 207-5539] 'factor' in '#pragma HLS array_partition' is ignored (dma_ps.cpp:25:42)
WARNING: [HLS 207-5539] 'factor' in '#pragma HLS array_partition' is ignored (dma_ps.cpp:26:52)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 19.57 seconds. CPU system time: 1.09 seconds. Elapsed time: 20.67 seconds; current allocated memory: 264.344 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 594 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 824 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 735 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 658 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 539 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,484 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,310 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,678 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,026 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5,581 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,988 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,172 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,172 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,172 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,228 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,055 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'insts' for cosimulation. (dma_ps.cpp:79:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'mem' for cosimulation. (dma_ps.cpp:79:0)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_55_9' is marked as complete unroll implied by the pipeline pragma (dma_ps.cpp:55:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_68_11' is marked as complete unroll implied by the pipeline pragma (dma_ps.cpp:68:23)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_55_9' (dma_ps.cpp:55:24) in function 'matmul' completely with a factor of 16 (dma_ps.cpp:21:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_68_11' (dma_ps.cpp:68:23) in function 'matmul' completely with a factor of 16 (dma_ps.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'activ(hls::vector<float, 16ul>*, int, int, int)' (dma_ps.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'matmul(hls::vector<float, 16ul>*, int, int, int, int)' (dma_ps.cpp:21:0)
INFO: [HLS 214-248] Applying array_partition to 'AB_block': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (dma_ps.cpp:23:4)
INFO: [HLS 214-248] Applying array_partition to 'B_line': Complete partitioning on dimension 1. (dma_ps.cpp:24:4)
INFO: [HLS 214-241] Aggregating maxi variable 'mem' with compact=none mode in 512-bits (dma_ps.cpp:79:0)
INFO: [HLS 214-241] Aggregating scalar variable 'temp' with compact=bit mode in 512-bits (dma_ps.cpp:4:5)
INFO: [HLS 214-241] Aggregating scalar variable 'Atemp' with compact=bit mode in 512-bits (dma_ps.cpp:54:5)
INFO: [HLS 214-241] Aggregating scalar variable 'B_temp' with compact=bit mode in 512-bits (dma_ps.cpp:22:5)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_35_4> at dma_ps.cpp:35:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< LBB> at dma_ps.cpp:5:7 
INFO: [HLS 214-291] Loop 'LAA' is marked as complete unroll implied by the pipeline pragma (dma_ps.cpp:9:8)
INFO: [HLS 214-186] Unrolling loop 'LAA' (dma_ps.cpp:9:8) in function 'activ' completely with a factor of 16 (dma_ps.cpp:3:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.18 seconds. CPU system time: 0.51 seconds. Elapsed time: 7.81 seconds; current allocated memory: 266.109 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 266.109 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 272.145 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 276.215 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.87 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.89 seconds; current allocated memory: 306.758 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_33_3'(dma_ps.cpp:33:21) and 'VITIS_LOOP_35_4'(dma_ps.cpp:35:22) in function 'matmul' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_33_3' (dma_ps.cpp:33:21) in function 'matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_40_5' (dma_ps.cpp:40:21) in function 'matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_29_1' (dma_ps.cpp:29:19) in function 'matmul'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.32 seconds; current allocated memory: 382.801 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'acti_proc' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_35_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_3_VITIS_LOOP_35_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_33_3_VITIS_LOOP_35_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.79 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.83 seconds; current allocated memory: 400.535 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 400.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_Pipeline_VITIS_LOOP_45_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_45_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_45_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 400.535 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 400.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_Pipeline_VITIS_LOOP_51_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln54_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_51_8'.
WARNING: [HLS 200-880] The II Violation in module 'matmul_Pipeline_VITIS_LOOP_51_8' (loop 'VITIS_LOOP_51_8'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mux_case_0_write_ln58', dma_ps.cpp:58) of variable 'AB_block', dma_ps.cpp:58 on local variable 'mux_case_0' and 'load' operation 32 bit ('mux_case_0_load_1', dma_ps.cpp:58) on local variable 'mux_case_0'.
WARNING: [HLS 200-880] The II Violation in module 'matmul_Pipeline_VITIS_LOOP_51_8' (loop 'VITIS_LOOP_51_8'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mux_case_0_write_ln58', dma_ps.cpp:58) of variable 'AB_block', dma_ps.cpp:58 on local variable 'mux_case_0' and 'load' operation 32 bit ('mux_case_0_load_1', dma_ps.cpp:58) on local variable 'mux_case_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 23, loop 'VITIS_LOOP_51_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.39 seconds; current allocated memory: 411.066 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 411.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_Pipeline_VITIS_LOOP_64_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln67_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_64_10'.
WARNING: [HLS 200-880] The II Violation in module 'matmul_Pipeline_VITIS_LOOP_64_10' (loop 'VITIS_LOOP_64_10'): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between bus response operation ('mem_addr_resp', dma_ps.cpp:72) on port 'mem' (dma_ps.cpp:72) and bus request operation ('mem_load_req', dma_ps.cpp:67) on port 'mem' (dma_ps.cpp:67).
WARNING: [HLS 200-880] The II Violation in module 'matmul_Pipeline_VITIS_LOOP_64_10' (loop 'VITIS_LOOP_64_10'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between bus response operation ('mem_addr_resp', dma_ps.cpp:72) on port 'mem' (dma_ps.cpp:72) and bus request operation ('mem_load_req', dma_ps.cpp:67) on port 'mem' (dma_ps.cpp:67).
WARNING: [HLS 200-880] The II Violation in module 'matmul_Pipeline_VITIS_LOOP_64_10' (loop 'VITIS_LOOP_64_10'): Unable to enforce a carried dependence constraint (II = 12, distance = 1, offset = 1) between bus response operation ('mem_addr_resp', dma_ps.cpp:72) on port 'mem' (dma_ps.cpp:72) and bus request operation ('mem_load_req', dma_ps.cpp:67) on port 'mem' (dma_ps.cpp:67).
WARNING: [HLS 200-880] The II Violation in module 'matmul_Pipeline_VITIS_LOOP_64_10' (loop 'VITIS_LOOP_64_10'): Unable to enforce a carried dependence constraint (II = 13, distance = 1, offset = 1) between bus response operation ('mem_addr_resp', dma_ps.cpp:72) on port 'mem' (dma_ps.cpp:72) and bus request operation ('mem_load_req', dma_ps.cpp:67) on port 'mem' (dma_ps.cpp:67).
WARNING: [HLS 200-880] The II Violation in module 'matmul_Pipeline_VITIS_LOOP_64_10' (loop 'VITIS_LOOP_64_10'): Unable to enforce a carried dependence constraint (II = 16, distance = 1, offset = 1) between bus response operation ('mem_addr_resp', dma_ps.cpp:72) on port 'mem' (dma_ps.cpp:72) and bus request operation ('mem_load_req', dma_ps.cpp:67) on port 'mem' (dma_ps.cpp:67).
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 17, Depth = 20, loop 'VITIS_LOOP_64_10'
WARNING: [HLS 200-871] Estimated clock period (13.637 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.800 ns, effective delay budget: 7.200 ns).
WARNING: [HLS 200-1016] The critical path in module 'matmul_Pipeline_VITIS_LOOP_64_10' consists of the following:
	bus read operation ('mem_addr_read', dma_ps.cpp:67) on port 'mem' (dma_ps.cpp:67) [554]  (7.200 ns)
	'fadd' operation 32 bit ('add', dma_ps.cpp:70) [588]  (6.437 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.62 seconds. CPU system time: 0 seconds. Elapsed time: 0.62 seconds; current allocated memory: 411.109 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 411.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln44_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.08 seconds; current allocated memory: 432.770 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 432.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activ' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LBB'.
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'LBB'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus response operation ('mem_addr_3_resp', dma_ps.cpp:15) on port 'mem' (dma_ps.cpp:15) and bus request operation ('mem_load_req', dma_ps.cpp:8) on port 'mem' (dma_ps.cpp:8).
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'LBB'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus response operation ('mem_addr_3_resp', dma_ps.cpp:15) on port 'mem' (dma_ps.cpp:15) and bus request operation ('mem_load_req', dma_ps.cpp:8) on port 'mem' (dma_ps.cpp:8).
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'LBB'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus response operation ('mem_addr_3_resp', dma_ps.cpp:15) on port 'mem' (dma_ps.cpp:15) and bus request operation ('mem_load_req', dma_ps.cpp:8) on port 'mem' (dma_ps.cpp:8).
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'LBB'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus response operation ('mem_addr_3_resp', dma_ps.cpp:15) on port 'mem' (dma_ps.cpp:15) and bus request operation ('mem_load_req', dma_ps.cpp:8) on port 'mem' (dma_ps.cpp:8).
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'LBB'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between bus response operation ('mem_addr_3_resp', dma_ps.cpp:15) on port 'mem' (dma_ps.cpp:15) and bus request operation ('mem_load_req', dma_ps.cpp:8) on port 'mem' (dma_ps.cpp:8).
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'LBB'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between bus response operation ('mem_addr_3_resp', dma_ps.cpp:15) on port 'mem' (dma_ps.cpp:15) and bus request operation ('mem_load_req', dma_ps.cpp:8) on port 'mem' (dma_ps.cpp:8).
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'LBB'): Unable to enforce a carried dependence constraint (II = 16, distance = 1, offset = 1) between bus response operation ('mem_addr_3_resp', dma_ps.cpp:15) on port 'mem' (dma_ps.cpp:15) and bus request operation ('mem_load_req', dma_ps.cpp:8) on port 'mem' (dma_ps.cpp:8).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 17, Depth = 18, loop 'LBB'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 432.770 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 432.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'acti_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 432.770 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 432.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_35_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'matmul_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_35_4' is 8449 from HDL expression: ((icmp_ln33_fu_6752_p2 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_35_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 435.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_Pipeline_VITIS_LOOP_45_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_Pipeline_VITIS_LOOP_45_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.56 seconds; current allocated memory: 470.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_Pipeline_VITIS_LOOP_51_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matmul_Pipeline_VITIS_LOOP_51_8' pipeline 'VITIS_LOOP_51_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'matmul_Pipeline_VITIS_LOOP_51_8' is 8192 from HDL expression: ((1'b0 == ap_block_pp0_stage1_01001) & (icmp_ln51_reg_13496_pp0_iter6_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_5ns_17ns_13ns_16ns_30_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_Pipeline_VITIS_LOOP_51_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.69 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.77 seconds; current allocated memory: 480.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_Pipeline_VITIS_LOOP_64_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matmul_Pipeline_VITIS_LOOP_64_10' pipeline 'VITIS_LOOP_64_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_5ns_17ns_13ns_16ns_30_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_Pipeline_VITIS_LOOP_64_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.63 seconds; current allocated memory: 514.043 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'matmul' is 8301 from HDL expression: (1'b1 == ap_CS_fsm_state4)
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_5ns_17ns_13ns_16ns_30_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_13ns_13ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.45 seconds; current allocated memory: 535.211 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activ' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'activ' pipeline 'LBB' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'activ'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0 seconds. Elapsed time: 0.61 seconds; current allocated memory: 564.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'acti_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/imem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/mem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/insts' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/mem_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'acti_proc' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'insts', 'mem_offset' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'acti_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 570.555 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 574.719 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.84 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.88 seconds; current allocated memory: 593.742 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for acti_proc.
INFO: [VLOG 209-307] Generating Verilog RTL for acti_proc.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 73.33 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 40.65 seconds. CPU system time: 2.04 seconds. Elapsed time: 46 seconds; current allocated memory: 335.430 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.8ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 28% 
INFO: [HLS 200-1510] Running: source ./dma_ps/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name acti_proc acti_proc 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 258.434 MB.
INFO: [HLS 200-10] Analyzing design file 'dma_ps.cpp' ... 
WARNING: [HLS 207-5539] 'factor' in '#pragma HLS array_partition' is ignored (dma_ps.cpp:25:42)
WARNING: [HLS 207-5539] 'factor' in '#pragma HLS array_partition' is ignored (dma_ps.cpp:26:52)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 19.65 seconds. CPU system time: 1.07 seconds. Elapsed time: 21.15 seconds; current allocated memory: 264.348 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 594 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 665 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 576 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 558 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 550 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,532 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,358 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,887 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,225 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5,764 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,170 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,354 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,354 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,354 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,410 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,106 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'insts' for cosimulation. (dma_ps.cpp:80:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'mem' for cosimulation. (dma_ps.cpp:80:0)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_55_9' is marked as complete unroll implied by the pipeline pragma (dma_ps.cpp:55:24)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_55_9' (dma_ps.cpp:55:24) in function 'matmul' completely with a factor of 16 (dma_ps.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'activ(hls::vector<float, 16ul>*, int, int, int)' (dma_ps.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'matmul(hls::vector<float, 16ul>*, int, int, int, int)' (dma_ps.cpp:21:0)
INFO: [HLS 214-248] Applying array_partition to 'AB_block': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (dma_ps.cpp:23:4)
INFO: [HLS 214-248] Applying array_partition to 'B_line': Complete partitioning on dimension 1. (dma_ps.cpp:24:4)
INFO: [HLS 214-241] Aggregating maxi variable 'mem' with compact=none mode in 512-bits (dma_ps.cpp:80:0)
INFO: [HLS 214-241] Aggregating scalar variable 'temp' with compact=bit mode in 512-bits (dma_ps.cpp:4:5)
INFO: [HLS 214-241] Aggregating scalar variable 'AB_temp' with compact=bit mode in 512-bits (dma_ps.cpp:67:8)
INFO: [HLS 214-241] Aggregating scalar variable 'Atemp' with compact=bit mode in 512-bits (dma_ps.cpp:54:5)
INFO: [HLS 214-241] Aggregating scalar variable 'B_temp' with compact=bit mode in 512-bits (dma_ps.cpp:22:5)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_35_4> at dma_ps.cpp:35:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< LBB> at dma_ps.cpp:5:7 
INFO: [HLS 214-291] Loop 'LAA' is marked as complete unroll implied by the pipeline pragma (dma_ps.cpp:9:8)
INFO: [HLS 214-186] Unrolling loop 'LAA' (dma_ps.cpp:9:8) in function 'activ' completely with a factor of 16 (dma_ps.cpp:3:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.28 seconds. CPU system time: 0.47 seconds. Elapsed time: 7.39 seconds; current allocated memory: 266.113 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 266.113 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.47 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 272.277 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 276.320 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.7 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.72 seconds; current allocated memory: 306.941 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_33_3'(dma_ps.cpp:33:21) and 'VITIS_LOOP_35_4'(dma_ps.cpp:35:22) in function 'matmul' into perfectly nested loops.
INFO: [HLS 200-2060] Failed to convert nested loops 'VITIS_LOOP_64_10'(dma_ps.cpp:64:22) and 'VITIS_LOOP_68_11'(dma_ps.cpp:68:23) in function 'matmul' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_33_3' (dma_ps.cpp:33:21) in function 'matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_40_5' (dma_ps.cpp:40:21) in function 'matmul'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_64_10' (dma_ps.cpp:64:22) in function 'matmul' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_29_1' (dma_ps.cpp:29:19) in function 'matmul'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.22 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.26 seconds; current allocated memory: 382.965 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'acti_proc' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_35_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_3_VITIS_LOOP_35_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_33_3_VITIS_LOOP_35_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.88 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.9 seconds; current allocated memory: 400.559 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 400.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_Pipeline_VITIS_LOOP_45_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_45_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_45_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 400.559 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 400.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_Pipeline_VITIS_LOOP_51_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln54_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_51_8'.
WARNING: [HLS 200-880] The II Violation in module 'matmul_Pipeline_VITIS_LOOP_51_8' (loop 'VITIS_LOOP_51_8'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mux_case_0_write_ln58', dma_ps.cpp:58) of variable 'AB_block', dma_ps.cpp:58 on local variable 'mux_case_0' and 'load' operation 32 bit ('mux_case_0_load_1', dma_ps.cpp:58) on local variable 'mux_case_0'.
WARNING: [HLS 200-880] The II Violation in module 'matmul_Pipeline_VITIS_LOOP_51_8' (loop 'VITIS_LOOP_51_8'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mux_case_0_write_ln58', dma_ps.cpp:58) of variable 'AB_block', dma_ps.cpp:58 on local variable 'mux_case_0' and 'load' operation 32 bit ('mux_case_0_load_1', dma_ps.cpp:58) on local variable 'mux_case_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 23, loop 'VITIS_LOOP_51_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.55 seconds; current allocated memory: 410.980 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 410.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_Pipeline_VITIS_LOOP_68_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_11'.
WARNING: [HLS 200-880] The II Violation in module 'matmul_Pipeline_VITIS_LOOP_68_11' (loop 'VITIS_LOOP_68_11'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('AB_temp_0_write_ln71', dma_ps.cpp:71) of variable 'or_ln71', dma_ps.cpp:71 on local variable 'AB_temp_0' and 'load' operation 512 bit ('AB_temp_0_load', dma_ps.cpp:71) on local variable 'AB_temp_0'.
WARNING: [HLS 200-880] The II Violation in module 'matmul_Pipeline_VITIS_LOOP_68_11' (loop 'VITIS_LOOP_68_11'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('AB_temp_0_write_ln71', dma_ps.cpp:71) of variable 'or_ln71', dma_ps.cpp:71 on local variable 'AB_temp_0' and 'load' operation 512 bit ('AB_temp_0_load', dma_ps.cpp:71) on local variable 'AB_temp_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 5, loop 'VITIS_LOOP_68_11'
WARNING: [HLS 200-871] Estimated clock period (8.631 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.800 ns, effective delay budget: 7.200 ns).
WARNING: [HLS 200-1016] The critical path in module 'matmul_Pipeline_VITIS_LOOP_68_11' consists of the following:
	'fadd' operation 32 bit ('add', dma_ps.cpp:71) [556]  (6.437 ns)
	'shl' operation 512 bit ('shl_ln71_1', dma_ps.cpp:71) [560]  (1.388 ns)
	'or' operation 512 bit ('or_ln71', dma_ps.cpp:71) [563]  (0.379 ns)
	'store' operation 0 bit ('AB_temp_0_write_ln71', dma_ps.cpp:71) of variable 'or_ln71', dma_ps.cpp:71 on local variable 'AB_temp_0' [564]  (0.427 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 411.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 411.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln44_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln67_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.03 seconds; current allocated memory: 433.070 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.53 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 433.070 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activ' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LBB'.
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'LBB'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus response operation ('mem_addr_3_resp', dma_ps.cpp:15) on port 'mem' (dma_ps.cpp:15) and bus request operation ('mem_load_req', dma_ps.cpp:8) on port 'mem' (dma_ps.cpp:8).
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'LBB'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus response operation ('mem_addr_3_resp', dma_ps.cpp:15) on port 'mem' (dma_ps.cpp:15) and bus request operation ('mem_load_req', dma_ps.cpp:8) on port 'mem' (dma_ps.cpp:8).
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'LBB'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus response operation ('mem_addr_3_resp', dma_ps.cpp:15) on port 'mem' (dma_ps.cpp:15) and bus request operation ('mem_load_req', dma_ps.cpp:8) on port 'mem' (dma_ps.cpp:8).
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'LBB'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus response operation ('mem_addr_3_resp', dma_ps.cpp:15) on port 'mem' (dma_ps.cpp:15) and bus request operation ('mem_load_req', dma_ps.cpp:8) on port 'mem' (dma_ps.cpp:8).
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'LBB'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between bus response operation ('mem_addr_3_resp', dma_ps.cpp:15) on port 'mem' (dma_ps.cpp:15) and bus request operation ('mem_load_req', dma_ps.cpp:8) on port 'mem' (dma_ps.cpp:8).
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'LBB'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between bus response operation ('mem_addr_3_resp', dma_ps.cpp:15) on port 'mem' (dma_ps.cpp:15) and bus request operation ('mem_load_req', dma_ps.cpp:8) on port 'mem' (dma_ps.cpp:8).
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'LBB'): Unable to enforce a carried dependence constraint (II = 16, distance = 1, offset = 1) between bus response operation ('mem_addr_3_resp', dma_ps.cpp:15) on port 'mem' (dma_ps.cpp:15) and bus request operation ('mem_load_req', dma_ps.cpp:8) on port 'mem' (dma_ps.cpp:8).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 17, Depth = 18, loop 'LBB'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 433.070 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 433.070 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'acti_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 433.070 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 433.070 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_35_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'matmul_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_35_4' is 8449 from HDL expression: ((icmp_ln33_fu_6752_p2 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_35_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 435.969 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_Pipeline_VITIS_LOOP_45_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_Pipeline_VITIS_LOOP_45_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.53 seconds; current allocated memory: 470.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_Pipeline_VITIS_LOOP_51_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matmul_Pipeline_VITIS_LOOP_51_8' pipeline 'VITIS_LOOP_51_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'matmul_Pipeline_VITIS_LOOP_51_8' is 8192 from HDL expression: ((1'b0 == ap_block_pp0_stage1_01001) & (icmp_ln51_reg_13496_pp0_iter6_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_5ns_17ns_13ns_16ns_30_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_Pipeline_VITIS_LOOP_51_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.74 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.76 seconds; current allocated memory: 481.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_Pipeline_VITIS_LOOP_68_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matmul_Pipeline_VITIS_LOOP_68_11' pipeline 'VITIS_LOOP_68_11' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_32_1_1': 17 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_Pipeline_VITIS_LOOP_68_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.75 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.79 seconds; current allocated memory: 514.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'matmul' is 8301 from HDL expression: (1'b1 == ap_CS_fsm_state4)
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_5ns_17ns_13ns_16ns_30_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_13ns_13ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.68 seconds; current allocated memory: 534.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activ' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'activ' pipeline 'LBB' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'activ'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.56 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.63 seconds; current allocated memory: 564.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'acti_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/imem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/mem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/insts' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/mem_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'acti_proc' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'insts', 'mem_offset' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'acti_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 569.762 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.35 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.38 seconds; current allocated memory: 573.730 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.67 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.69 seconds; current allocated memory: 593.102 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for acti_proc.
INFO: [VLOG 209-307] Generating Verilog RTL for acti_proc.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 115.87 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 40.85 seconds. CPU system time: 1.98 seconds. Elapsed time: 46.19 seconds; current allocated memory: 334.668 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.8ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 28% 
INFO: [HLS 200-1510] Running: source ./dma_ps/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name acti_proc acti_proc 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 258.434 MB.
INFO: [HLS 200-10] Analyzing design file 'dma_ps.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 19.73 seconds. CPU system time: 1.05 seconds. Elapsed time: 20.8 seconds; current allocated memory: 264.293 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 594 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 665 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 576 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 558 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 550 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,532 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,358 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,887 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,225 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5,764 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,170 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,354 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,354 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,354 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,410 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,106 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'insts' for cosimulation. (dma_ps.cpp:80:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'mem' for cosimulation. (dma_ps.cpp:80:0)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_55_9' is marked as complete unroll implied by the pipeline pragma (dma_ps.cpp:55:24)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_55_9' (dma_ps.cpp:55:24) in function 'matmul' completely with a factor of 16 (dma_ps.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'activ(hls::vector<float, 16ul>*, int, int, int)' (dma_ps.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'matmul(hls::vector<float, 16ul>*, int, int, int, int)' (dma_ps.cpp:21:0)
INFO: [HLS 214-248] Applying array_partition to 'AB_block': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (dma_ps.cpp:23:4)
INFO: [HLS 214-248] Applying array_partition to 'B_line': Complete partitioning on dimension 1. (dma_ps.cpp:24:4)
INFO: [HLS 214-241] Aggregating maxi variable 'mem' with compact=none mode in 512-bits (dma_ps.cpp:80:0)
INFO: [HLS 214-241] Aggregating scalar variable 'temp' with compact=bit mode in 512-bits (dma_ps.cpp:4:5)
INFO: [HLS 214-241] Aggregating scalar variable 'AB_temp' with compact=bit mode in 512-bits (dma_ps.cpp:67:8)
INFO: [HLS 214-241] Aggregating scalar variable 'Atemp' with compact=bit mode in 512-bits (dma_ps.cpp:54:5)
INFO: [HLS 214-241] Aggregating scalar variable 'B_temp' with compact=bit mode in 512-bits (dma_ps.cpp:22:5)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_35_4> at dma_ps.cpp:35:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< LBB> at dma_ps.cpp:5:7 
INFO: [HLS 214-291] Loop 'LAA' is marked as complete unroll implied by the pipeline pragma (dma_ps.cpp:9:8)
INFO: [HLS 214-186] Unrolling loop 'LAA' (dma_ps.cpp:9:8) in function 'activ' completely with a factor of 16 (dma_ps.cpp:3:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.22 seconds. CPU system time: 0.45 seconds. Elapsed time: 7.32 seconds; current allocated memory: 265.996 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 265.996 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 272.137 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 276.180 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.69 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.7 seconds; current allocated memory: 306.797 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_33_3'(dma_ps.cpp:33:21) and 'VITIS_LOOP_35_4'(dma_ps.cpp:35:22) in function 'matmul' into perfectly nested loops.
INFO: [HLS 200-2060] Failed to convert nested loops 'VITIS_LOOP_64_10'(dma_ps.cpp:64:22) and 'VITIS_LOOP_68_11'(dma_ps.cpp:68:23) in function 'matmul' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_33_3' (dma_ps.cpp:33:21) in function 'matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_40_5' (dma_ps.cpp:40:21) in function 'matmul'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_64_10' (dma_ps.cpp:64:22) in function 'matmul' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_29_1' (dma_ps.cpp:29:19) in function 'matmul'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.27 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.3 seconds; current allocated memory: 382.816 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'acti_proc' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_35_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_3_VITIS_LOOP_35_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_33_3_VITIS_LOOP_35_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.83 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.85 seconds; current allocated memory: 400.449 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 400.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_Pipeline_VITIS_LOOP_45_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_45_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_45_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 400.449 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 400.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_Pipeline_VITIS_LOOP_51_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln54_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_51_8'.
WARNING: [HLS 200-880] The II Violation in module 'matmul_Pipeline_VITIS_LOOP_51_8' (loop 'VITIS_LOOP_51_8'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mux_case_0_write_ln58', dma_ps.cpp:58) of variable 'AB_block', dma_ps.cpp:58 on local variable 'mux_case_0' and 'load' operation 32 bit ('mux_case_0_load_1', dma_ps.cpp:58) on local variable 'mux_case_0'.
WARNING: [HLS 200-880] The II Violation in module 'matmul_Pipeline_VITIS_LOOP_51_8' (loop 'VITIS_LOOP_51_8'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mux_case_0_write_ln58', dma_ps.cpp:58) of variable 'AB_block', dma_ps.cpp:58 on local variable 'mux_case_0' and 'load' operation 32 bit ('mux_case_0_load_1', dma_ps.cpp:58) on local variable 'mux_case_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 23, loop 'VITIS_LOOP_51_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.55 seconds; current allocated memory: 410.996 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 410.996 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_Pipeline_VITIS_LOOP_68_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_11'.
WARNING: [HLS 200-880] The II Violation in module 'matmul_Pipeline_VITIS_LOOP_68_11' (loop 'VITIS_LOOP_68_11'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('AB_temp_0_write_ln71', dma_ps.cpp:71) of variable 'or_ln71', dma_ps.cpp:71 on local variable 'AB_temp_0' and 'load' operation 512 bit ('AB_temp_0_load', dma_ps.cpp:71) on local variable 'AB_temp_0'.
WARNING: [HLS 200-880] The II Violation in module 'matmul_Pipeline_VITIS_LOOP_68_11' (loop 'VITIS_LOOP_68_11'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('AB_temp_0_write_ln71', dma_ps.cpp:71) of variable 'or_ln71', dma_ps.cpp:71 on local variable 'AB_temp_0' and 'load' operation 512 bit ('AB_temp_0_load', dma_ps.cpp:71) on local variable 'AB_temp_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 5, loop 'VITIS_LOOP_68_11'
WARNING: [HLS 200-871] Estimated clock period (8.631 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.800 ns, effective delay budget: 7.200 ns).
WARNING: [HLS 200-1016] The critical path in module 'matmul_Pipeline_VITIS_LOOP_68_11' consists of the following:
	'fadd' operation 32 bit ('add', dma_ps.cpp:71) [556]  (6.437 ns)
	'shl' operation 512 bit ('shl_ln71_1', dma_ps.cpp:71) [560]  (1.388 ns)
	'or' operation 512 bit ('or_ln71', dma_ps.cpp:71) [563]  (0.379 ns)
	'store' operation 0 bit ('AB_temp_0_write_ln71', dma_ps.cpp:71) of variable 'or_ln71', dma_ps.cpp:71 on local variable 'AB_temp_0' [564]  (0.427 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 411.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 411.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln44_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln67_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.05 seconds; current allocated memory: 432.941 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 432.941 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activ' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LBB'.
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'LBB'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus response operation ('mem_addr_3_resp', dma_ps.cpp:15) on port 'mem' (dma_ps.cpp:15) and bus request operation ('mem_load_req', dma_ps.cpp:8) on port 'mem' (dma_ps.cpp:8).
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'LBB'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus response operation ('mem_addr_3_resp', dma_ps.cpp:15) on port 'mem' (dma_ps.cpp:15) and bus request operation ('mem_load_req', dma_ps.cpp:8) on port 'mem' (dma_ps.cpp:8).
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'LBB'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus response operation ('mem_addr_3_resp', dma_ps.cpp:15) on port 'mem' (dma_ps.cpp:15) and bus request operation ('mem_load_req', dma_ps.cpp:8) on port 'mem' (dma_ps.cpp:8).
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'LBB'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus response operation ('mem_addr_3_resp', dma_ps.cpp:15) on port 'mem' (dma_ps.cpp:15) and bus request operation ('mem_load_req', dma_ps.cpp:8) on port 'mem' (dma_ps.cpp:8).
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'LBB'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between bus response operation ('mem_addr_3_resp', dma_ps.cpp:15) on port 'mem' (dma_ps.cpp:15) and bus request operation ('mem_load_req', dma_ps.cpp:8) on port 'mem' (dma_ps.cpp:8).
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'LBB'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between bus response operation ('mem_addr_3_resp', dma_ps.cpp:15) on port 'mem' (dma_ps.cpp:15) and bus request operation ('mem_load_req', dma_ps.cpp:8) on port 'mem' (dma_ps.cpp:8).
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'LBB'): Unable to enforce a carried dependence constraint (II = 16, distance = 1, offset = 1) between bus response operation ('mem_addr_3_resp', dma_ps.cpp:15) on port 'mem' (dma_ps.cpp:15) and bus request operation ('mem_load_req', dma_ps.cpp:8) on port 'mem' (dma_ps.cpp:8).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 17, Depth = 18, loop 'LBB'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 432.941 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 432.941 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'acti_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 432.941 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 432.941 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_35_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'matmul_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_35_4' is 8449 from HDL expression: ((icmp_ln33_fu_6752_p2 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_35_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 435.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_Pipeline_VITIS_LOOP_45_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_Pipeline_VITIS_LOOP_45_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 470.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_Pipeline_VITIS_LOOP_51_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matmul_Pipeline_VITIS_LOOP_51_8' pipeline 'VITIS_LOOP_51_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'matmul_Pipeline_VITIS_LOOP_51_8' is 8192 from HDL expression: ((1'b0 == ap_block_pp0_stage1_01001) & (icmp_ln51_reg_13496_pp0_iter6_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_5ns_17ns_13ns_16ns_30_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_Pipeline_VITIS_LOOP_51_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 480.883 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_Pipeline_VITIS_LOOP_68_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matmul_Pipeline_VITIS_LOOP_68_11' pipeline 'VITIS_LOOP_68_11' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_32_1_1': 17 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_Pipeline_VITIS_LOOP_68_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.77 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.81 seconds; current allocated memory: 514.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'matmul' is 8301 from HDL expression: (1'b1 == ap_CS_fsm_state4)
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_5ns_17ns_13ns_16ns_30_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_13ns_13ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.42 seconds; current allocated memory: 534.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activ' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'activ' pipeline 'LBB' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'activ'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.63 seconds; current allocated memory: 563.875 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'acti_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/imem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/mem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/insts' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/mem_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'acti_proc' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'insts', 'mem_offset' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'acti_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 569.609 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 573.551 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.82 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.86 seconds; current allocated memory: 592.750 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for acti_proc.
INFO: [VLOG 209-307] Generating Verilog RTL for acti_proc.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 115.87 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 40.96 seconds. CPU system time: 1.84 seconds. Elapsed time: 45.66 seconds; current allocated memory: 334.453 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.8ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 28% 
INFO: [HLS 200-1510] Running: source ./dma_ps/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name acti_proc acti_proc 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 258.434 MB.
INFO: [HLS 200-10] Analyzing design file 'dma_ps.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 19.89 seconds. CPU system time: 1.04 seconds. Elapsed time: 21.07 seconds; current allocated memory: 264.270 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 594 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 665 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 576 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 558 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 550 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,532 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,358 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,887 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,225 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5,764 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,170 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,535 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,535 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,535 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,591 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,224 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'insts' for cosimulation. (dma_ps.cpp:79:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'mem' for cosimulation. (dma_ps.cpp:79:0)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_55_9' is marked as complete unroll implied by the pipeline pragma (dma_ps.cpp:55:24)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_55_9' (dma_ps.cpp:55:24) in function 'matmul' completely with a factor of 16 (dma_ps.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'activ(hls::vector<float, 16ul>*, int, int, int)' (dma_ps.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'matmul(hls::vector<float, 16ul>*, int, int, int, int)' (dma_ps.cpp:21:0)
INFO: [HLS 214-248] Applying array_partition to 'AB_block': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (dma_ps.cpp:23:4)
INFO: [HLS 214-248] Applying array_partition to 'B_line': Complete partitioning on dimension 1. (dma_ps.cpp:24:4)
INFO: [HLS 214-241] Aggregating maxi variable 'mem' with compact=none mode in 512-bits (dma_ps.cpp:79:0)
INFO: [HLS 214-241] Aggregating scalar variable 'temp' with compact=bit mode in 512-bits (dma_ps.cpp:4:5)
INFO: [HLS 214-241] Aggregating scalar variable 'AB_temp' with compact=bit mode in 512-bits (dma_ps.cpp:67:8)
INFO: [HLS 214-241] Aggregating scalar variable 'Atemp' with compact=bit mode in 512-bits (dma_ps.cpp:54:5)
INFO: [HLS 214-241] Aggregating scalar variable 'B_temp' with compact=bit mode in 512-bits (dma_ps.cpp:22:5)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_64_10> at dma_ps.cpp:64:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_35_4> at dma_ps.cpp:35:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< LBB> at dma_ps.cpp:5:7 
INFO: [HLS 214-291] Loop 'VITIS_LOOP_68_11' is marked as complete unroll implied by the pipeline pragma (dma_ps.cpp:68:23)
INFO: [HLS 214-291] Loop 'LAA' is marked as complete unroll implied by the pipeline pragma (dma_ps.cpp:9:8)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_68_11' (dma_ps.cpp:68:23) in function 'matmul' completely with a factor of 16 (dma_ps.cpp:21:0)
INFO: [HLS 214-186] Unrolling loop 'LAA' (dma_ps.cpp:9:8) in function 'activ' completely with a factor of 16 (dma_ps.cpp:3:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.29 seconds. CPU system time: 0.5 seconds. Elapsed time: 7.44 seconds; current allocated memory: 265.938 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 265.938 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 272.098 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 275.992 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.75 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.77 seconds; current allocated memory: 306.438 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_33_3'(dma_ps.cpp:33:21) and 'VITIS_LOOP_35_4'(dma_ps.cpp:35:22) in function 'matmul' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_33_3' (dma_ps.cpp:33:21) in function 'matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_40_5' (dma_ps.cpp:40:21) in function 'matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_29_1' (dma_ps.cpp:29:19) in function 'matmul'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.23 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.26 seconds; current allocated memory: 382.621 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'acti_proc' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_35_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_3_VITIS_LOOP_35_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_33_3_VITIS_LOOP_35_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.87 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.9 seconds; current allocated memory: 400.371 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 400.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_Pipeline_VITIS_LOOP_45_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_45_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_45_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 400.371 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 400.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_Pipeline_VITIS_LOOP_51_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln54_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_51_8'.
WARNING: [HLS 200-880] The II Violation in module 'matmul_Pipeline_VITIS_LOOP_51_8' (loop 'VITIS_LOOP_51_8'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mux_case_0_write_ln58', dma_ps.cpp:58) of variable 'AB_block', dma_ps.cpp:58 on local variable 'mux_case_0' and 'load' operation 32 bit ('mux_case_0_load_1', dma_ps.cpp:58) on local variable 'mux_case_0'.
WARNING: [HLS 200-880] The II Violation in module 'matmul_Pipeline_VITIS_LOOP_51_8' (loop 'VITIS_LOOP_51_8'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mux_case_0_write_ln58', dma_ps.cpp:58) of variable 'AB_block', dma_ps.cpp:58 on local variable 'mux_case_0' and 'load' operation 32 bit ('mux_case_0_load_1', dma_ps.cpp:58) on local variable 'mux_case_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 23, loop 'VITIS_LOOP_51_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.49 seconds. CPU system time: 0 seconds. Elapsed time: 1.5 seconds; current allocated memory: 410.531 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 410.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_Pipeline_VITIS_LOOP_64_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln67_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_64_10'.
WARNING: [HLS 200-880] The II Violation in module 'matmul_Pipeline_VITIS_LOOP_64_10' (loop 'VITIS_LOOP_64_10'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus response operation ('mem_addr_resp', dma_ps.cpp:72) on port 'mem' (dma_ps.cpp:72) and bus request operation ('mem_load_req', dma_ps.cpp:67) on port 'mem' (dma_ps.cpp:67).
WARNING: [HLS 200-880] The II Violation in module 'matmul_Pipeline_VITIS_LOOP_64_10' (loop 'VITIS_LOOP_64_10'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus response operation ('mem_addr_resp', dma_ps.cpp:72) on port 'mem' (dma_ps.cpp:72) and bus request operation ('mem_load_req', dma_ps.cpp:67) on port 'mem' (dma_ps.cpp:67).
WARNING: [HLS 200-880] The II Violation in module 'matmul_Pipeline_VITIS_LOOP_64_10' (loop 'VITIS_LOOP_64_10'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus response operation ('mem_addr_resp', dma_ps.cpp:72) on port 'mem' (dma_ps.cpp:72) and bus request operation ('mem_load_req', dma_ps.cpp:67) on port 'mem' (dma_ps.cpp:67).
WARNING: [HLS 200-880] The II Violation in module 'matmul_Pipeline_VITIS_LOOP_64_10' (loop 'VITIS_LOOP_64_10'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus response operation ('mem_addr_resp', dma_ps.cpp:72) on port 'mem' (dma_ps.cpp:72) and bus request operation ('mem_load_req', dma_ps.cpp:67) on port 'mem' (dma_ps.cpp:67).
WARNING: [HLS 200-880] The II Violation in module 'matmul_Pipeline_VITIS_LOOP_64_10' (loop 'VITIS_LOOP_64_10'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between bus response operation ('mem_addr_resp', dma_ps.cpp:72) on port 'mem' (dma_ps.cpp:72) and bus request operation ('mem_load_req', dma_ps.cpp:67) on port 'mem' (dma_ps.cpp:67).
WARNING: [HLS 200-880] The II Violation in module 'matmul_Pipeline_VITIS_LOOP_64_10' (loop 'VITIS_LOOP_64_10'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between bus response operation ('mem_addr_resp', dma_ps.cpp:72) on port 'mem' (dma_ps.cpp:72) and bus request operation ('mem_load_req', dma_ps.cpp:67) on port 'mem' (dma_ps.cpp:67).
WARNING: [HLS 200-880] The II Violation in module 'matmul_Pipeline_VITIS_LOOP_64_10' (loop 'VITIS_LOOP_64_10'): Unable to enforce a carried dependence constraint (II = 17, distance = 1, offset = 1) between bus response operation ('mem_addr_resp', dma_ps.cpp:72) on port 'mem' (dma_ps.cpp:72) and bus request operation ('mem_load_req', dma_ps.cpp:67) on port 'mem' (dma_ps.cpp:67).
WARNING: [HLS 200-880] The II Violation in module 'matmul_Pipeline_VITIS_LOOP_64_10' (loop 'VITIS_LOOP_64_10'): Unable to enforce a carried dependence constraint (II = 18, distance = 1, offset = 1) between bus response operation ('mem_addr_resp', dma_ps.cpp:72) on port 'mem' (dma_ps.cpp:72) and bus request operation ('mem_load_req', dma_ps.cpp:67) on port 'mem' (dma_ps.cpp:67).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 19, Depth = 23, loop 'VITIS_LOOP_64_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 410.883 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 411.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln44_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.15 seconds; current allocated memory: 432.719 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 432.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activ' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LBB'.
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'LBB'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus response operation ('mem_addr_3_resp', dma_ps.cpp:15) on port 'mem' (dma_ps.cpp:15) and bus request operation ('mem_load_req', dma_ps.cpp:8) on port 'mem' (dma_ps.cpp:8).
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'LBB'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus response operation ('mem_addr_3_resp', dma_ps.cpp:15) on port 'mem' (dma_ps.cpp:15) and bus request operation ('mem_load_req', dma_ps.cpp:8) on port 'mem' (dma_ps.cpp:8).
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'LBB'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus response operation ('mem_addr_3_resp', dma_ps.cpp:15) on port 'mem' (dma_ps.cpp:15) and bus request operation ('mem_load_req', dma_ps.cpp:8) on port 'mem' (dma_ps.cpp:8).
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'LBB'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus response operation ('mem_addr_3_resp', dma_ps.cpp:15) on port 'mem' (dma_ps.cpp:15) and bus request operation ('mem_load_req', dma_ps.cpp:8) on port 'mem' (dma_ps.cpp:8).
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'LBB'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between bus response operation ('mem_addr_3_resp', dma_ps.cpp:15) on port 'mem' (dma_ps.cpp:15) and bus request operation ('mem_load_req', dma_ps.cpp:8) on port 'mem' (dma_ps.cpp:8).
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'LBB'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between bus response operation ('mem_addr_3_resp', dma_ps.cpp:15) on port 'mem' (dma_ps.cpp:15) and bus request operation ('mem_load_req', dma_ps.cpp:8) on port 'mem' (dma_ps.cpp:8).
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'LBB'): Unable to enforce a carried dependence constraint (II = 16, distance = 1, offset = 1) between bus response operation ('mem_addr_3_resp', dma_ps.cpp:15) on port 'mem' (dma_ps.cpp:15) and bus request operation ('mem_load_req', dma_ps.cpp:8) on port 'mem' (dma_ps.cpp:8).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 17, Depth = 18, loop 'LBB'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 432.719 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 432.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'acti_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 432.719 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 432.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_35_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'matmul_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_35_4' is 8449 from HDL expression: ((icmp_ln33_fu_6752_p2 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_35_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 435.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_Pipeline_VITIS_LOOP_45_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_Pipeline_VITIS_LOOP_45_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.51 seconds; current allocated memory: 469.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_Pipeline_VITIS_LOOP_51_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matmul_Pipeline_VITIS_LOOP_51_8' pipeline 'VITIS_LOOP_51_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'matmul_Pipeline_VITIS_LOOP_51_8' is 8192 from HDL expression: ((1'b0 == ap_block_pp0_stage1_01001) & (icmp_ln51_reg_13496_pp0_iter6_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_5ns_17ns_13ns_16ns_30_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_Pipeline_VITIS_LOOP_51_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.66 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 480.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_Pipeline_VITIS_LOOP_64_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matmul_Pipeline_VITIS_LOOP_64_10' pipeline 'VITIS_LOOP_64_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_5ns_17ns_13ns_16ns_30_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_Pipeline_VITIS_LOOP_64_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.63 seconds; current allocated memory: 513.949 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'matmul' is 8301 from HDL expression: (1'b1 == ap_CS_fsm_state4)
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_5ns_17ns_13ns_16ns_30_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_13ns_13ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 535.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activ' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'activ' pipeline 'LBB' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'activ'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.9 seconds; current allocated memory: 565.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'acti_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/imem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/mem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/insts' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/mem_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'acti_proc' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'insts', 'mem_offset' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'acti_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 570.715 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 574.844 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.7 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.73 seconds; current allocated memory: 594.082 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for acti_proc.
INFO: [VLOG 209-307] Generating Verilog RTL for acti_proc.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 138.89 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 40.66 seconds. CPU system time: 1.94 seconds. Elapsed time: 45.84 seconds; current allocated memory: 335.664 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.8ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 28% 
INFO: [HLS 200-1510] Running: source ./dma_ps/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name acti_proc acti_proc 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 10.91 seconds. CPU system time: 0.68 seconds. Elapsed time: 11.58 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.8ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 28% 
INFO: [HLS 200-1510] Running: source ./dma_ps/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name acti_proc acti_proc 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file dma_ps/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 14.37 seconds. CPU system time: 0.6 seconds. Elapsed time: 18.31 seconds; current allocated memory: 11.695 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.8ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 28% 
INFO: [HLS 200-1510] Running: source ./dma_ps/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name acti_proc acti_proc 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file dma_ps/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 14.62 seconds. CPU system time: 0.56 seconds. Elapsed time: 17.27 seconds; current allocated memory: 11.750 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.8ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 28% 
INFO: [HLS 200-1510] Running: source ./dma_ps/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name acti_proc acti_proc 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 5.3 seconds. CPU system time: 0.34 seconds. Elapsed time: 17.02 seconds; current allocated memory: 0.000 MB.
