<HTML>
<HEAD><TITLE>Lattice Synthesis Timing Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Lattice Synthesis Timing Report</big></U></B>
--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Wed Oct 28 11:34:58 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Design:     MyTopLevel
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets jtag_io_jtag_tck_c]
            2424 items scored, 2038 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 8.049ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             jtag_ctrl_tap_instruction_i3  (from jtag_io_jtag_tck_c +)
   Destination:    FD1S3AX    D              jtag_ctrl_tap_tdoUnbufferd_regNext_278  (to jtag_io_jtag_tck_c -)

   Delay:                  10.389ns  (32.5% logic, 67.5% route), 8 logic levels.

 Constraint Details:

     10.389ns data_path jtag_ctrl_tap_instruction_i3 to jtag_ctrl_tap_tdoUnbufferd_regNext_278 violates
      2.500ns delay constraint less
      0.160ns L_S requirement (totaling 2.340ns) by 8.049ns

 Path Details: jtag_ctrl_tap_instruction_i3 to jtag_ctrl_tap_tdoUnbufferd_regNext_278

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              jtag_ctrl_tap_instruction_i3 (from jtag_io_jtag_tck_c)
Route        15   e 1.869                                  jtag_ctrl_tap_instruction[3]
LUT4        ---     0.493              D to Z              n9_bdd_4_lut
Route         2   e 1.141                                  n3333
LUT4        ---     0.493              C to Z              n3333_bdd_2_lut_rep_101_3_lut
Route         2   e 1.141                                  n3345
LUT4        ---     0.493              A to Z              mux_588_i1_3_lut_4_lut
Route         1   e 0.020                                  n1552
MUXL5       ---     0.233           ALUT to Z              mux_594_i1
Route         1   e 0.941                                  n1561
LUT4        ---     0.493              A to Z              i1_4_lut
Route         1   e 0.941                                  n3039
LUT4        ---     0.493              A to Z              i2075_4_lut
Route         1   e 0.020                                  n2452
MUXL5       ---     0.233           ALUT to Z              i1447
Route         1   e 0.941                                  jtag_ctrl_tap_tdoUnbufferd
                  --------
                   10.389  (32.5% logic, 67.5% route), 8 logic levels.


Error:  The following path violates requirements by 8.041ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3JX    CK             jtag_ctrl_tap_instruction_i2  (from jtag_io_jtag_tck_c +)
   Destination:    FD1S3AX    D              jtag_ctrl_tap_tdoUnbufferd_regNext_278  (to jtag_io_jtag_tck_c -)

   Delay:                  10.381ns  (32.5% logic, 67.5% route), 8 logic levels.

 Constraint Details:

     10.381ns data_path jtag_ctrl_tap_instruction_i2 to jtag_ctrl_tap_tdoUnbufferd_regNext_278 violates
      2.500ns delay constraint less
      0.160ns L_S requirement (totaling 2.340ns) by 8.041ns

 Path Details: jtag_ctrl_tap_instruction_i2 to jtag_ctrl_tap_tdoUnbufferd_regNext_278

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              jtag_ctrl_tap_instruction_i2 (from jtag_io_jtag_tck_c)
Route        13   e 1.861                                  jtag_ctrl_tap_instruction[2]
LUT4        ---     0.493              C to Z              n9_bdd_4_lut
Route         2   e 1.141                                  n3333
LUT4        ---     0.493              C to Z              n3333_bdd_2_lut_rep_101_3_lut
Route         2   e 1.141                                  n3345
LUT4        ---     0.493              A to Z              mux_588_i1_3_lut_4_lut
Route         1   e 0.020                                  n1552
MUXL5       ---     0.233           ALUT to Z              mux_594_i1
Route         1   e 0.941                                  n1561
LUT4        ---     0.493              A to Z              i1_4_lut
Route         1   e 0.941                                  n3039
LUT4        ---     0.493              A to Z              i2075_4_lut
Route         1   e 0.020                                  n2452
MUXL5       ---     0.233           ALUT to Z              i1447
Route         1   e 0.941                                  jtag_ctrl_tap_tdoUnbufferd
                  --------
                   10.381  (32.5% logic, 67.5% route), 8 logic levels.


Error:  The following path violates requirements by 7.778ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             jtag_ctrl_tap_instruction_i4  (from jtag_io_jtag_tck_c +)
   Destination:    FD1S3AX    D              jtag_ctrl_tap_tdoUnbufferd_regNext_278  (to jtag_io_jtag_tck_c -)

   Delay:                  10.118ns  (33.4% logic, 66.6% route), 8 logic levels.

 Constraint Details:

     10.118ns data_path jtag_ctrl_tap_instruction_i4 to jtag_ctrl_tap_tdoUnbufferd_regNext_278 violates
      2.500ns delay constraint less
      0.160ns L_S requirement (totaling 2.340ns) by 7.778ns

 Path Details: jtag_ctrl_tap_instruction_i4 to jtag_ctrl_tap_tdoUnbufferd_regNext_278

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              jtag_ctrl_tap_instruction_i4 (from jtag_io_jtag_tck_c)
Route         8   e 1.598                                  jtag_ctrl_tap_instruction[4]
LUT4        ---     0.493              A to Z              n9_bdd_4_lut
Route         2   e 1.141                                  n3333
LUT4        ---     0.493              C to Z              n3333_bdd_2_lut_rep_101_3_lut
Route         2   e 1.141                                  n3345
LUT4        ---     0.493              A to Z              mux_588_i1_3_lut_4_lut
Route         1   e 0.020                                  n1552
MUXL5       ---     0.233           ALUT to Z              mux_594_i1
Route         1   e 0.941                                  n1561
LUT4        ---     0.493              A to Z              i1_4_lut
Route         1   e 0.941                                  n3039
LUT4        ---     0.493              A to Z              i2075_4_lut
Route         1   e 0.020                                  n2452
MUXL5       ---     0.233           ALUT to Z              i1447
Route         1   e 0.941                                  jtag_ctrl_tap_tdoUnbufferd
                  --------
                   10.118  (33.4% logic, 66.6% route), 8 logic levels.

Warning: 10.549 ns is the maximum delay for this constraint.


<A name="mtw1_rs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets jtag_io_jtag_tck_c]      |     5.000 ns|    21.098 ns|     8 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
jtag_io_jtag_tck_c_enable_116           |      32|     352|     17.27%
                                        |        |        |
jtag_ctrl_tap_fsm_state[1]              |      24|     286|     14.03%
                                        |        |        |
jtag_ctrl_tap_fsm_state[2]              |      29|     286|     14.03%
                                        |        |        |
jtag_ctrl_tap_fsm_state[3]              |      22|     286|     14.03%
                                        |        |        |
n3354                                   |      45|     252|     12.37%
                                        |        |        |
n2007                                   |      19|     247|     12.12%
                                        |        |        |
n2877                                   |      57|     228|     11.19%
                                        |        |        |
n3339                                   |       1|     224|     10.99%
                                        |        |        |
n3343                                   |       9|     220|     10.79%
                                        |        |        |
--------------------------------------------------------------------------------


<A name="mtw1_ts"></A><B><U><big>Timing summary:</big></U></B>
---------------

Timing errors: 2038  Score: 4450656

Constraints cover  2424 paths, 297 nets, and 985 connections (90.0% coverage)


Peak memory: 186867712 bytes, TRCE: 2195456 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
