# //  Questa Sim-64
# //  Version 2021.1 win64 Jan 19 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# reading modelsim.ini
# Loading project aaaaa
do run.do
# Cannot open macro file: run.do
pwd
# F:/ic_design/repos/python_environment/FiFO_cocotb - Copy
cd ..
# reading modelsim.ini
# reading F:/questasim/questasim64_2021.1/win64/../modelsim.ini
cd ..
pwd
# F:/ic_design/repos
cd asynch_FIFO_UVM

do run.do
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 04:48:47 on Aug 17,2024
# vlog -reportprogress 300 -f dut.f "+cover" -covercells 
# -- Compiling module fifo_mem
# -- Compiling module rptr_handler
# -- Compiling module wptr_handler
# -- Compiling module synchronizer
# -- Compiling module synchronizer
# ** Warning: ** while parsing file included at dut/top.v(1)
# ** at dut/synchronizer.v(1): (vlog-2275) Existing module 'synchronizer' at line 1 will be overwritten.
# -- Compiling module wptr_handler
# ** Warning: ** while parsing file included at dut/top.v(2)
# ** at dut/wptr_handler.v(1): (vlog-2275) Existing module 'wptr_handler' at line 1 will be overwritten.
# -- Compiling module rptr_handler
# ** Warning: ** while parsing file included at dut/top.v(3)
# ** at dut/rptr_handler.v(1): (vlog-2275) Existing module 'rptr_handler' at line 1 will be overwritten.
# -- Compiling module fifo_mem
# ** Warning: ** while parsing file included at dut/top.v(4)
# ** at dut/fifo_mem.v(1): (vlog-2275) Existing module 'fifo_mem' at line 1 will be overwritten.
# -- Compiling module asynchronous_fifo
# 
# Top level modules:
# 	asynchronous_fifo
# End time: 04:48:47 on Aug 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 04:48:47 on Aug 17,2024
# vlog -reportprogress 300 -f tb.f "+cover" -covercells 
# -- Compiling module FIFO_sva
# -- Compiling package FIFO_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) FIFO_uvm_pkg.sv(4): Using implicit +incdir+F:/questasim/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling interface inf
# -- Importing package FIFO_pkg
# -- Compiling module top_test_uvm
# 
# Top level modules:
# 	FIFO_sva
# 	top_test_uvm
# End time: 04:48:48 on Aug 17,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 04:48:49 on Aug 17,2024
# vopt -reportprogress 300 top_test_uvm -o top_optimized "+acc" "+cover=bcefsx+asynchronous_fifo(rtl)" 
# 
# Top level modules:
# 	top_test_uvm
# 
# Analyzing design...
# -- Loading module top_test_uvm
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package FIFO_pkg
# -- Loading package mtiUvm.questa_uvm_pkg
# -- Loading interface inf
# -- Loading module asynchronous_fifo
# -- Loading module synchronizer
# -- Loading module wptr_handler
# -- Loading module rptr_handler
# -- Loading module fifo_mem
# Optimizing 11 design-units (inlining 0/8 module instances):
# -- Optimizing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)(fast)
# -- Optimizing package mtiUvm.questa_uvm_pkg(fast)
# -- Optimizing package FIFO_pkg(fast)
# -- Optimizing interface inf(fast__2)
# -- Optimizing module wptr_handler(fast)
# -- Optimizing module asynchronous_fifo(fast)
# -- Optimizing module rptr_handler(fast)
# -- Optimizing module fifo_mem(fast)
# -- Optimizing module top_test_uvm(fast)
# -- Optimizing module synchronizer(fast)
# -- Optimizing interface inf(fast)
# Optimized design name is top_optimized
# End time: 04:48:51 on Aug 17,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# vsim top_optimized -coverage "+UVM_TESTNAME=reset_test" 
# Start time: 04:48:52 on Aug 17,2024
# Loading sv_std.std
# Loading work.inf(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.FIFO_pkg(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top_test_uvm(fast)
# Loading work.inf(fast__2)
# Loading work.asynchronous_fifo(fast)
# Loading work.synchronizer(fast)
# Loading work.wptr_handler(fast)
# Loading work.rptr_handler(fast)
# Loading work.fifo_mem(fast)
# Loading F:/questasim/questasim64_2021.1/uvm-1.1d\win64\uvm_dpi.dll
# 1
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test reset_test...
# base_test build phase
# my_test build phase
# env build phase
# my_agent build phase
# my_driver build phase
# my_monitor build phase
# my_monitor build phase
# sequencer build phase
# coverage build_phase
# my_scoreboard build phase
# my_compartor build phase
# my_predictor build phase
# my_driver connect phase
# my_monitor connect phase
# my_monitor connect phase
# sequencer connect phase
# my_agent connect phase
# my_compartor connect phase
# my_scoreboard connect phase
# my_scoreboard connect phase
# envconnect phase
# my_test connect phase
# my_test connect phase
# my_monitor end_of_elaboration_phase
# my_monitor end_of_elaboration_phase
# my_monitor end_of_elaboration_phase
# UVM_INFO components/env.svh(58) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.agent_h.tlm_analysis_port_outputs":@uvm_port_component__5@14 }
# UVM_INFO components/env.svh(60) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.agent_h.tlm_analysis_port_inputs":@uvm_port_component__5@13 }
# UVM_INFO components/env.svh(62) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.agent_h.tlm_analysis_port_outputs":@uvm_port_component__5@14 }
# FINISHED GET_PROVIDED_TO
# UVM_INFO components/env.svh(65) @ 0: uvm_test_top.env_h [env_h] '{ }
# UVM_INFO components/env.svh(67) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.scoreboard_h.predictor_h.analysis_imp":@uvm_port_component__5@19 }
# UVM_INFO components/env.svh(69) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.scoreboard_h.comparator_h.analysis_actual_outputs":@uvm_port_component__5@31 }
# my_monitor end_of_elaboration_phase
# env run phase
# my_predictor run phase
# UVM_INFO components/comparator.svh(46) @ 0: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# coverage run_phase
# my_agent run phase
# sequencer run phase
# start of pre_body task
# start of body task
# start item has been invoked
# UVM_INFO components/predictor.svh(66) @ 0: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:0, wrst_n:0 ,w_en:0 ,r_en:0 , data_in:0
# UVM_INFO components/predictor.svh(70) @ 0: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                    0  wrst_n:0  rrst_n:0  data_in: 0  w_en: 0  r_en: 0  data_out: 0  empty: 1  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 0: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                    0  wrst_n:0  rrst_n:0  data_in: 0  w_en: 0  r_en: 0  data_out: 0  empty: 1  full: 0
# UVM_INFO components/comparator.svh(51) @ 40: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                   40  wrst_n:0  rrst_n:0  data_in: 0  w_en: 0  r_en: 0  data_out: x  empty: 1  full: 0
# UVM_ERROR components/comparator.svh(58) @ 40: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 40: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# finish item has been invoked
# my_test run phase
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 40: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   16
# UVM_WARNING :    0
# UVM_ERROR :    1
# UVM_FATAL :    0
# ** Report counts by id
# [COMPARATOR]     4
# [PREDICTOR]     2
# [Questa UVM]     2
# [RNTST]     1
# [SCOREBOARD]     1
# [TEST_DONE]     1
# [env_h]     6
# ** Note: $finish    : F:/questasim/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 40 ns  Iteration: 61  Instance: /top_test_uvm
# 1
# Break in Task uvm_pkg/uvm_root::run_test at F:/questasim/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
# ** Warning: (vsim-19042) No matching item found for '/'.
# ** Note: (vsim-17388) No matching coverage data found.
# ** Warning: (vsim-19042) No matching item found for '/FIFO_uvm_pkg/coverage/OPERATION_covgrp'.
# ** Warning: (vsim-19042) No matching item found for '/FIFO_uvm_pkg/coverage/FLAGS_covgrp'.
# ** Note: (vsim-17388) No matching coverage data found.
# ** Error: QuestaSim-64 vcover 2021.1 Coverage Utility 2021.01 Jan 19 2021
# Start time: 04:49:18 on Aug 17,2024
# vcover merge FIFO.ucdb reset_write_read_all_test.ucdb write_read_rand_test.ucdb -out FIFO_tb.ucdb 
# ** Warning: (vcover-17374) Ignoring missing input file 'reset_write_read_all_test.ucdb'.
# ** Warning: (vcover-17374) Ignoring missing input file 'write_read_rand_test.ucdb'.
# QuestaSim-64 vcover 2021.1 Coverage Utility 2021.01 Jan 19 2021
# ** Warning: (vcover-17386) Ignoring missing input file 'FIFO.ucdb'.
# All files were empty. No merged database will be produced
# End time: 04:49:18 on Aug 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# Error in macro ./run.do line 50
# QuestaSim-64 vcover 2021.1 Coverage Utility 2021.01 Jan 19 2021
# Start time: 04:49:18 on Aug 17,2024
# vcover merge FIFO.ucdb reset_write_read_all_test.ucdb write_read_rand_test.ucdb -out FIFO_tb.ucdb 
# ** Warning: (vcover-17374) Ignoring missing input file 'reset_write_read_all_test.ucdb'.
# ** Warning: (vcover-17374) Ignoring missing input file 'write_read_rand_test.ucdb'.
# QuestaSim-64 vcover 2021.1 Coverage Utility 2021.01 Jan 19 2021
# ** Warning: (vcover-17386) Ignoring missing input file 'FIFO.ucdb'.
# All files were empty. No merged database will be produced
# End time: 04:49:18 on Aug 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
#     while executing
# "error [FixExecError $msg]"
#     (procedure "vcover" line 24)
#     invoked from within
# "vcover merge FIFO.ucdb reset_write_read_all_test.ucdb write_read_rand_test.ucdb -out FIFO_tb.ucdb"
do run.do
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 05:46:38 on Aug 17,2024
# vlog -reportprogress 300 -f dut.f "+cover" -covercells 
# -- Compiling module fifo_mem
# -- Compiling module rptr_handler
# -- Compiling module wptr_handler
# -- Compiling module synchronizer
# -- Compiling module synchronizer
# ** Warning: ** while parsing file included at dut/top.v(1)
# ** at dut/synchronizer.v(1): (vlog-2275) Existing module 'synchronizer' at line 1 will be overwritten.
# -- Compiling module wptr_handler
# ** Warning: ** while parsing file included at dut/top.v(2)
# ** at dut/wptr_handler.v(1): (vlog-2275) Existing module 'wptr_handler' at line 1 will be overwritten.
# -- Compiling module rptr_handler
# ** Warning: ** while parsing file included at dut/top.v(3)
# ** at dut/rptr_handler.v(1): (vlog-2275) Existing module 'rptr_handler' at line 1 will be overwritten.
# -- Compiling module fifo_mem
# ** Warning: ** while parsing file included at dut/top.v(4)
# ** at dut/fifo_mem.v(1): (vlog-2275) Existing module 'fifo_mem' at line 1 will be overwritten.
# -- Compiling module asynchronous_fifo
# 
# Top level modules:
# 	asynchronous_fifo
# End time: 05:46:38 on Aug 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 05:46:38 on Aug 17,2024
# vlog -reportprogress 300 -f tb.f "+cover" -covercells 
# -- Compiling module FIFO_sva
# -- Compiling package FIFO_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) FIFO_uvm_pkg.sv(4): Using implicit +incdir+F:/questasim/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling interface inf
# -- Importing package FIFO_pkg
# -- Compiling module top_test_uvm
# 
# Top level modules:
# 	FIFO_sva
# 	top_test_uvm
# End time: 05:46:39 on Aug 17,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 05:46:41 on Aug 17,2024
# vopt -reportprogress 300 top_test_uvm -o top_optimized "+acc" "+cover=bcefsx+asynchronous_fifo(rtl)" 
# 
# Top level modules:
# 	top_test_uvm
# 
# Analyzing design...
# -- Loading module top_test_uvm
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package FIFO_pkg
# -- Loading package mtiUvm.questa_uvm_pkg
# -- Loading interface inf
# -- Loading module asynchronous_fifo
# -- Loading module synchronizer
# -- Loading module wptr_handler
# -- Loading module rptr_handler
# -- Loading module fifo_mem
# Optimizing 11 design-units (inlining 0/8 module instances):
# -- Optimizing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)(fast)
# -- Optimizing package mtiUvm.questa_uvm_pkg(fast)
# -- Optimizing package FIFO_pkg(fast)
# -- Optimizing interface inf(fast__2)
# -- Optimizing module wptr_handler(fast)
# -- Optimizing module asynchronous_fifo(fast)
# -- Optimizing module rptr_handler(fast)
# -- Optimizing module fifo_mem(fast)
# -- Optimizing module top_test_uvm(fast)
# -- Optimizing module synchronizer(fast)
# -- Optimizing interface inf(fast)
# Optimized design name is top_optimized
# End time: 05:46:44 on Aug 17,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# End time: 05:46:55 on Aug 17,2024, Elapsed time: 0:58:03
# Errors: 1, Warnings: 4
# vsim top_optimized -coverage "+UVM_TESTNAME=reset_test" 
# Start time: 05:46:56 on Aug 17,2024
# Loading sv_std.std
# Loading work.inf(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.FIFO_pkg(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top_test_uvm(fast)
# Loading work.inf(fast__2)
# Loading work.asynchronous_fifo(fast)
# Loading work.synchronizer(fast)
# Loading work.wptr_handler(fast)
# Loading work.rptr_handler(fast)
# Loading work.fifo_mem(fast)
# Loading F:/questasim/questasim64_2021.1/uvm-1.1d\win64\uvm_dpi.dll
# 1
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test reset_test...
# base_test build phase
# my_test build phase
# env build phase
# my_agent build phase
# my_driver build phase
# my_monitor build phase
# my_monitor build phase
# sequencer build phase
# coverage build_phase
# my_scoreboard build phase
# my_compartor build phase
# my_predictor build phase
# my_driver connect phase
# my_monitor connect phase
# my_monitor connect phase
# sequencer connect phase
# my_agent connect phase
# my_compartor connect phase
# my_scoreboard connect phase
# my_scoreboard connect phase
# envconnect phase
# my_test connect phase
# my_test connect phase
# my_monitor end_of_elaboration_phase
# my_monitor end_of_elaboration_phase
# my_monitor end_of_elaboration_phase
# UVM_INFO components/env.svh(58) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.agent_h.tlm_analysis_port_outputs":@uvm_port_component__5@14 }
# UVM_INFO components/env.svh(60) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.agent_h.tlm_analysis_port_inputs":@uvm_port_component__5@13 }
# UVM_INFO components/env.svh(62) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.agent_h.tlm_analysis_port_outputs":@uvm_port_component__5@14 }
# FINISHED GET_PROVIDED_TO
# UVM_INFO components/env.svh(65) @ 0: uvm_test_top.env_h [env_h] '{ }
# UVM_INFO components/env.svh(67) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.scoreboard_h.predictor_h.analysis_imp":@uvm_port_component__5@19 }
# UVM_INFO components/env.svh(69) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.scoreboard_h.comparator_h.analysis_actual_outputs":@uvm_port_component__5@31 }
# my_monitor end_of_elaboration_phase
# env run phase
# my_predictor run phase
# UVM_INFO components/comparator.svh(46) @ 0: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# coverage run_phase
# my_agent run phase
# sequencer run phase
# start of pre_body task
# start of body task
# start item has been invoked
# UVM_INFO components/predictor.svh(66) @ 0: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:0, wrst_n:0 ,w_en:0 ,r_en:0 , data_in:0
# UVM_INFO components/predictor.svh(70) @ 0: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                    0  wrst_n:0  rrst_n:0  data_in: 0  w_en: 0  r_en: 0  data_out: 0  empty: 1  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 0: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                    0  wrst_n:0  rrst_n:0  data_in: 0  w_en: 0  r_en: 0  data_out: 0  empty: 1  full: 0
# UVM_INFO components/comparator.svh(51) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                   20  wrst_n:0  rrst_n:0  data_in: 0  w_en: 0  r_en: 0  data_out: x  empty: 1  full: 0
# UVM_ERROR components/comparator.svh(58) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# finish item has been invoked
# my_test run phase
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 20: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   16
# UVM_WARNING :    0
# UVM_ERROR :    1
# UVM_FATAL :    0
# ** Report counts by id
# [COMPARATOR]     4
# [PREDICTOR]     2
# [Questa UVM]     2
# [RNTST]     1
# [SCOREBOARD]     1
# [TEST_DONE]     1
# [env_h]     6
# ** Note: $finish    : F:/questasim/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 20 ns  Iteration: 61  Instance: /top_test_uvm
# 1
# Break in Task uvm_pkg/uvm_root::run_test at F:/questasim/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
# ** Warning: (vsim-19042) No matching item found for '/'.
# ** Note: (vsim-17388) No matching coverage data found.
# ** Warning: (vsim-19042) No matching item found for '/FIFO_uvm_pkg/coverage/OPERATION_covgrp'.
# ** Warning: (vsim-19042) No matching item found for '/FIFO_uvm_pkg/coverage/FLAGS_covgrp'.
# ** Note: (vsim-17388) No matching coverage data found.
# ** Error: QuestaSim-64 vcover 2021.1 Coverage Utility 2021.01 Jan 19 2021
# Start time: 05:47:15 on Aug 17,2024
# vcover merge FIFO.ucdb reset_write_read_all_test.ucdb write_read_rand_test.ucdb -out FIFO_tb.ucdb 
# ** Warning: (vcover-17374) Ignoring missing input file 'reset_write_read_all_test.ucdb'.
# ** Warning: (vcover-17374) Ignoring missing input file 'write_read_rand_test.ucdb'.
# QuestaSim-64 vcover 2021.1 Coverage Utility 2021.01 Jan 19 2021
# ** Warning: (vcover-17386) Ignoring missing input file 'FIFO.ucdb'.
# All files were empty. No merged database will be produced
# End time: 05:47:15 on Aug 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# Error in macro ./run.do line 50
# QuestaSim-64 vcover 2021.1 Coverage Utility 2021.01 Jan 19 2021
# Start time: 05:47:15 on Aug 17,2024
# vcover merge FIFO.ucdb reset_write_read_all_test.ucdb write_read_rand_test.ucdb -out FIFO_tb.ucdb 
# ** Warning: (vcover-17374) Ignoring missing input file 'reset_write_read_all_test.ucdb'.
# ** Warning: (vcover-17374) Ignoring missing input file 'write_read_rand_test.ucdb'.
# QuestaSim-64 vcover 2021.1 Coverage Utility 2021.01 Jan 19 2021
# ** Warning: (vcover-17386) Ignoring missing input file 'FIFO.ucdb'.
# All files were empty. No merged database will be produced
# End time: 05:47:15 on Aug 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
#     while executing
# "error [FixExecError $msg]"
#     (procedure "vcover" line 24)
#     invoked from within
# "vcover merge FIFO.ucdb reset_write_read_all_test.ucdb write_read_rand_test.ucdb -out FIFO_tb.ucdb"
