/*#*********************************************************************************************************************/
/*
/*# Technology     : TSMC 16nm CMOS Logic FinFet Compact (FFC) Low Leakage HKMG                          */
/*# Memory Type    : TSMC 16nm FFC Single Port SRAM with d0907 bit cell                     */
/*# Library Name   : ts1n16adfpclllvta128x64m4swshod (user specify : ts1n16adfpclllvta128x64m4swshod)            */
/*# Library Version: 100a                                                */
/*# Generated Time : 2021/11/11, 16:13:50                                        */
/*#*********************************************************************************************************************/
/*#                                                            */
/*# STATEMENT OF USE                                                    */
/*#                                                            */
/*# This information contains confidential and proprietary information of TSMC.                    */
/*# No part of this information may be reproduced, transmitted, transcribed,                        */
/*# stored in a retrieval system, or translated into any human or computer                        */
/*# language, in any form or by any means, electronic, mechanical, magnetic,                        */
/*# optical, chemical, manual, or otherwise, without the prior written permission                    */
/*# of TSMC. This information was prepared for informational purpose and is for                    */
/*# use by TSMC's customers only. TSMC reserves the right to make changes in the                    */
/*# information at any time and without notice.                                    */
/*#                                                            */
/*#*********************************************************************************************************************/
/* Template Version : S_03_54401                                               */
/****************************************************************************** */

library (  SRAM_ff0p88v0p88v125c_100a ) {
    technology ( cmos) ;
    delay_model : table_lookup ;
    date : "2021/11/11, 16:13:50" ;
    comment : "Copyright TSMC" ;
    revision : v1.0 ;
    simulation : true ;
    voltage_map ( VDD, 0.880000 ) ;  
    voltage_map ( VDDM, 0.880000 ) ;
    voltage_map ( VSS, 0.0) ;
    nom_process : 1 ;
    nom_temperature : 125.000000 ;
    nom_voltage : 0.880000 ;
    operating_conditions ( "ffgnp0p88v0p88v125c" ) {
        process : 1 ;
        temperature : 125 ;
        voltage : 0.880000 ;
        tree_type : "balanced_tree" ;
    }
    default_operating_conditions : ffgnp0p88v0p88v125c ;
    capacitive_load_unit ( 1, pf)  ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;   
    pulling_resistance_unit : "1kohm" ;
    library_features ( report_delay_calculation) ;
    library_features ( report_power_calculation) ;    
    define_cell_area ( pad_drivers,pad_driver_sites) ;
    define_cell_area ( bond_pads,pad_slots) ;
 
    default_max_fanout : 20.0 ;
    default_fanout_load : 1.0 ;
    default_inout_pin_cap : 0.0 ;
    default_input_pin_cap : 0.0 ;
    default_output_pin_cap : 0.0 ;

    input_voltage(cmos) {
        vil : 0.3 * VDD ;
        vih : 0.7 * VDD ;
        vimin : -0.5 ;
        vimax : VDD + 0.5 ;
    }
    input_voltage(cmos_schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl_schmitt) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(pci) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    output_voltage(cmos) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(cmos_schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl_schmitt) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(pci) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
  
    slew_lower_threshold_pct_rise : 10.00 ;
    slew_upper_threshold_pct_rise : 90.00 ;
    slew_derate_from_library : 1.00 ;
    input_threshold_pct_fall : 50.00 ;
    output_threshold_pct_fall : 50.00 ;
    input_threshold_pct_rise : 50.00 ;
    output_threshold_pct_rise : 50.00 ;
    slew_lower_threshold_pct_fall : 10.00 ;
    slew_upper_threshold_pct_fall : 90.00 ;
    default_cell_leakage_power : 0.000000 ;
    default_leakage_power_density : 0.000000 ;
    k_volt_cell_leakage_power : 0.000000 ;
    k_temp_cell_leakage_power : 0.000000 ;
    k_process_cell_leakage_power : 0.000000 ;
    k_volt_internal_power : 0.000000 ;
    k_temp_internal_power : 0.000000 ;
    k_process_internal_power : 0.000000 ;

    /* LIBRARY_DEFINES */
    /* LIBRARY_ATTRIBUTE */
    define(functional_peak_current, cell, float);
    define(wakeup_peak_current, cell, float);
    lu_table_template (clktree_constraint_template) {
         variable_1 : input_net_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template ( clktran_constraint_template ) {
        variable_1 : constrained_pin_transition ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template (asyntran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }    
    lu_table_template (asig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
         index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template ( sig2sram_delay_template ) {
        variable_1 : input_net_transition ;
        variable_2 : total_output_net_capacitance ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
        index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template ( sram_load_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.024900, 0.052700, 0.108400, 0.219700");
    }
    lu_table_template ( sig2sram_constraint_template ) {
        variable_1 : related_pin_transition ;
        variable_2 : constrained_pin_transition ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
        index_2 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    power_lut_template ( sram_power_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.024900, 0.052700, 0.108400, 0.219700");
    } 
    /* LIBRARY_TEMPLATE */

    lu_table_template (waveform_template_name) {
        variable_1 : input_net_transition;
        variable_2 : normalized_voltage;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ("0, 0.065, 0.215835, 0.34251, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1");
    }
    normalized_driver_waveform (waveform_template_name) {
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ("0, 0.065, 0.215835, 0.34251, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1");
        values ( \
              "0.000000, 0.000894, 0.002968, 0.004710, 0.006466, 0.008077, 0.010390, 0.012658, 0.012963, 0.013207, 0.013395, 0.013534, 0.013687, 0.013750",\
              "0.000000, 0.004225, 0.014029, 0.022263, 0.030568, 0.038184, 0.049119, 0.059836, 0.061281, 0.062433, 0.063319, 0.063978, 0.064704, 0.065000",\
              "0.000000, 0.008694, 0.028868, 0.045811, 0.062899, 0.078571, 0.101071, 0.123123, 0.126097, 0.128468, 0.130292, 0.131648, 0.133141, 0.133750",\
              "0.000000, 0.017631, 0.058545, 0.092906, 0.127561, 0.159345, 0.204976, 0.249698, 0.255730, 0.260537, 0.264237, 0.266987, 0.270016, 0.271250",\
              "0.000000, 0.035506, 0.117900, 0.187096, 0.256886, 0.320893, 0.412785, 0.502849, 0.514996, 0.524676, 0.532127, 0.537665, 0.543764, 0.546250"\
               );
    }
    type ( A_bus_6_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 7 ;
        bit_from : 6 ;
        bit_to : 0 ;
        downto : true ;
    }
    type ( Q_bus_63_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 64 ;
        bit_from : 63 ;
        bit_to : 0 ;
        downto : true ;
    }
    type (RTSEL_bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
    type (WTSEL_bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }

    type ( A_bus_3_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 4 ;
        bit_from : 3 ;
        bit_to : 0 ;
    }
    type ( Q_bus_87_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 88 ;
        bit_from : 87 ;
        bit_to : 0 ;
    }
    type ( Q_bus_95_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 96 ;
        bit_from : 95 ;
        bit_to : 0 ;
    }
    type ( A_bus_8_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 9 ;
        bit_from : 8 ;
        bit_to : 0 ;
    }
    type ( Q_bus_44_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 45 ;
        bit_from : 44 ;
        bit_to : 0 ;
    }
    type (AA_6_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 7 ;
        bit_from  : 6 ;
        bit_to    : 0 ;
    }
    type (AB_6_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 7 ;
        bit_from  : 6 ;
        bit_to    : 0 ;
    }
    type (D_31_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from  : 31 ;
        bit_to    : 0 ;
    }
    type (BWEB_31_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from  : 31 ;
        bit_to    : 0 ;
    }
    type (Q_31_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from  : 31 ;
        bit_to    : 0 ;
    }
   type (RCT_1_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
    }
   type (WCT_1_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
    }
   type (KP_2_0) {
        base_type : array;
        data_type : bit;
        bit_width : 3;
        bit_from  : 2;
        bit_to    : 0;
    }
    type (D_63_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 64 ;
        bit_from  : 63 ;
        bit_to    : 0 ;
    }
    type (BWEB_63_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 64 ;
        bit_from  : 63 ;
        bit_to    : 0 ;
    }
    type (Q_63_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 64 ;
        bit_from  : 63 ;
        bit_to    : 0 ;
    }
    type (AA_3_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 4 ;
        bit_from  : 3 ;
        bit_to    : 0 ;
    }
    type (AB_3_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 4 ;
        bit_from  : 3 ;
        bit_to    : 0 ;
    }
    type (D_119_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 120 ;
        bit_from  : 119 ;
        bit_to    : 0 ;
    }
    type (BWEB_119_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 120 ;
        bit_from  : 119 ;
        bit_to    : 0 ;
    }
    type (Q_119_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 120 ;
        bit_from  : 119 ;
        bit_to    : 0 ;
    }
    type (D_71_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 72 ;
        bit_from  : 71 ;
        bit_to    : 0 ;
    }
    type (BWEB_71_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 72 ;
        bit_from  : 71 ;
        bit_to    : 0 ;
    }
    type (Q_71_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 72 ;
        bit_from  : 71 ;
        bit_to    : 0 ;
    }
    type (AA_4_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 5 ;
        bit_from  : 4 ;
        bit_to    : 0 ;
    }
    type (AB_4_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 5 ;
        bit_from  : 4 ;
        bit_to    : 0 ;
    }
	type ( A_bus_13_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 14 ;
        bit_from : 13 ;
        bit_to : 0 ;
    }
    type ( Q_bus_31_to_0 ) {
		base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from : 31 ;
        bit_to : 0 ;
    }

cell ( TS1N16ADFPCLLLVTA512X45M4SWSHOD ) {
    memory () {
        type : ram ;
        address_width : 14 ;
        word_width : 32 ;
    }
    functional_peak_current : 73621.400000;
    wakeup_peak_current : 62632.000000;
    area : 4541.374800 ;
    interface_timing : TRUE ;
    dont_use : TRUE ;
    dont_touch : TRUE ;
    map_only : TRUE ;
    is_macro_cell : TRUE ;
    switch_cell_type : fine_grain;
    pg_pin ( VDD ) {
        voltage_name : VDD ;
        direction : input;
        pg_type : primary_power ;
    }
    pg_pin ( VDD_i ) {
        voltage_name : VDD ;
        direction : internal;
        switch_function : "SD | DSLP | SLP";
        pg_type : internal_power;
        pg_function : "VDD";
    }
    pg_pin ( VDDM ) {
        voltage_name : VDDM ;
        direction : input;
        pg_type : primary_power ;
    }    
    pg_pin ( VDDM_i ) {
        voltage_name : VDDM ;
        direction : internal;
        switch_function : "SD | DSLP | SLP";
        pg_type : internal_power;
        pg_function : "VDDM";
    }
    pg_pin ( VSS ) {
        voltage_name : VSS ;
        direction : input;
        pg_type : primary_ground ;
    }
    bus(RTSEL) {
        bus_type : RTSEL_bus_1_to_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance     : 0.001632 ;
                timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!SD & !DSLP & !SLP & !CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.406768, 0.406778, 0.408168, 0.678125, 1.365625" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.406768, 0.406778, 0.408168, 0.678125, 1.365625" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!SD & !DSLP & !SLP & !CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!SD & !DSLP & !SLP & CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!SD & !DSLP & !SLP & CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.366091, 0.366100, 0.367351, 0.610313, 1.229063" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "0.366091, 0.366100, 0.367351, 0.610313, 1.229063" ) ;
            }
        }
        pin(RTSEL[1:0]) {
        is_isolated : true ;
        isolation_enable_condition : "SD | DSLP | SLP" ;        
        related_power_pin : VDD_i;
        related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDDM_i;
                when : "!SD & !DSLP & !SLP" ;
                rise_power ( "scalar" ) {
                    values ( "0.021035" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.022235" ) ;
                }
            }
            internal_power() {
                related_pg_pin : VDD_i;
                when : "!SD & !DSLP & !SLP" ;
                rise_power ( "scalar" ) {
                    values ( "0.001712" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.002685" ) ;
                }
            }
        }
    }
    bus(WTSEL) {
        bus_type : WTSEL_bus_1_to_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance     : 0.001632 ;
                timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!SD & !DSLP & !SLP & !CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.406768, 0.406778, 0.408168, 0.678125, 1.365625" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.406768, 0.406778, 0.408168, 0.678125, 1.365625" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!SD & !DSLP & !SLP & !CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!SD & !DSLP & !SLP & CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!SD & !DSLP & !SLP & CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.366091, 0.366100, 0.367351, 0.610313, 1.229063" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "0.366091, 0.366100, 0.367351, 0.610313, 1.229063" ) ;
            }
        }
        pin(WTSEL[1:0]) {
        is_isolated : true ;
        isolation_enable_condition : "SD | DSLP | SLP" ;        
        related_power_pin : VDD_i;
        related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDDM_i;
                when : "!SD & !DSLP & !SLP" ;
                rise_power ( "scalar" ) {
                    values ( "0.021035" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.022235" ) ;
                }
            }
            internal_power() {
                related_pg_pin : VDD_i;
                when : "!SD & !DSLP & !SLP" ;
                rise_power ( "scalar" ) {
                    values ( "0.001712" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.002685" ) ;
                }
            }
        }
    }


    pin ( SD ) {
        direction : input ;
        max_transition  : 0.437000 ;
        always_on : true;
        switch_pin : true;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.015961 ;

        internal_power () {
            related_pg_pin : VDDM ;
            when : "!DSLP & !SLP";
            rise_power ( "scalar" ) {
                values ( "1.554212" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "29.467240" ) ;
            }
        }
        internal_power() {
            related_pg_pin : VDD ;
            when : "!DSLP & !SLP";
            rise_power ( "scalar" ) {
                values ( "0.204162" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "1.059335" ) ;
            }
        }
        timing () {
            timing_type : setup_rising ;
            related_pin : "CLK" ;
            when : "!DSLP & !SLP &  !CEB" ;
            sdf_cond : "check_wk_2_clk" ;
            fall_constraint ( asyntran_constraint_template ) {
                values ( "5.007331, 5.014171, 5.039491, 8.292060, 16.560420" ) ;
            }
        }
        timing () {
            timing_type : hold_rising ;
            related_pin : "CLK" ;
            when : "!DSLP & !SLP &  !CEB" ;
            sdf_cond : "check_wk_2_clk" ;
            fall_constraint ( asyntran_constraint_template ) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
    }
    pin ( DSLP ) {
        direction : input ;
        max_transition  : 0.437000 ;
        always_on : true;
        switch_pin : true;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.002648 ;

        internal_power () {
            related_pg_pin : VDDM ;
            when : "!SD & !SLP";
            rise_power ( "scalar" ) {
                values ( "1.450909" ) ;
            }
            fall_power ( "scalar" ) {
                  values ( "12.227952" ) ;
            }
        }
        internal_power() {
            related_pg_pin : VDD ;
            when : "!SD & !SLP";
            rise_power ( "scalar" ) {
                values ( "0.196520" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.915077" ) ;
            }
        }

        timing () {
            timing_type : non_seq_setup_falling ;
            related_pin : "SD" ;
            rise_constraint ( asyntran_constraint_template ) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint ( asyntran_constraint_template ) {
                values ( "0.006600, 0.031200, 0.064200, 0.130200, 0.262200" ) ;
            }
        }
        timing () {
            timing_type : non_seq_hold_falling ;
            related_pin : "SD" ;
            rise_constraint ( asyntran_constraint_template ) {
                values ( "4.881211, 4.881331, 4.898011, 8.137500, 16.387500" ) ;
            }
            fall_constraint ( asyntran_constraint_template ) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing () {
            timing_type : recovery_rising ;
            related_pin : "CLK" ;
            when : "!SD & !SLP &  !CEB" ;
            sdf_cond : "check_wk_2_clk_invalid" ;
            fall_constraint ( asyntran_constraint_template ) {
                values ( "5.007331, 5.014171, 5.039491, 8.292060, 16.560420" ) ;
            }
        }
        timing () {
            timing_type : setup_rising ;
            related_pin : "CLK" ;
            when : "!SD & !SLP &  !CEB" ;
            sdf_cond : "check_wk_2_clk" ;
            fall_constraint ( asyntran_constraint_template ) {
                values ( "1.102362, 1.109106, 1.121082, 1.782060, 3.450420" ) ;
            }
        }
        timing () {
            timing_type : hold_rising ;
            related_pin : "CLK" ;
            when : "!SD & !SLP &  !CEB" ;
            sdf_cond : "check_wk_2_clk" ;
            fall_constraint ( asyntran_constraint_template ) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing () {
            timing_type : non_seq_hold_rising ;
            related_pin : "CEB" ;
            when : "!SD" ;
            sdf_cond : "check_nosd" ;
            rise_constraint ( asyntran_constraint_template ) {
                values ( "0.449138, 0.486038, 0.535538, 0.634538, 0.832538" ) ;
            }
            fall_constraint ( asyntran_constraint_template ) {
                values ( "0.006600, 0.031200, 0.064200, 0.130200, 0.262200" ) ;
            }
        }
        timing () {
            timing_type : non_seq_setup_rising ;
            related_pin : "CEB" ;
            when : "!SD" ;
            sdf_cond : "check_nosd" ;
            rise_constraint ( asyntran_constraint_template ) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint ( asyntran_constraint_template ) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing () {
            timing_type : recovery_falling ;
            related_pin : "CEB" ;
            when : "!SD" ;
            sdf_cond : "check_nosd_invalid" ;
            fall_constraint ( asyntran_constraint_template ) {
                values ( "4.881211, 4.881331, 4.898011, 8.137500, 16.387500" ) ;
            }
        }
        timing () {
            timing_type : non_seq_setup_falling ;
            related_pin : "CEB" ;
            when : "!SD" ;
            sdf_cond : "check_nosd" ;
            rise_constraint ( asyntran_constraint_template ) {
                values ( "0.244061, 0.244067, 0.244901, 0.406874, 0.819376" ) ;
            }
            fall_constraint ( asyntran_constraint_template ) {
                values ( "0.976242, 0.976266, 0.979602, 1.627500, 3.277500" ) ;
            }
        }
        timing () {
            timing_type : non_seq_hold_falling ;
            related_pin : "CEB" ;
            when : "!SD" ;
            sdf_cond : "check_nosd" ;
            rise_constraint ( asyntran_constraint_template ) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint ( asyntran_constraint_template ) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
    }
    pin ( SLP ) {
        direction : input ;
        max_transition  : 0.437000 ;
        always_on : true;
        switch_pin : true;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.004616 ;

        internal_power () {
            related_pg_pin : VDDM ;
            when : "!SD & !DSLP";
            rise_power ( "scalar" ) {
                values ( "0.886556" ) ;
            }
            fall_power ( "scalar" ) {
                  values ( "6.679702" ) ;
            }
        }
        internal_power() {
            related_pg_pin : VDD ;
            when : "!SD & !DSLP";
            rise_power ( "scalar" ) {
                values ( "0.193854" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.787492" ) ;
            }
        }
        timing () {
            timing_type : setup_rising ;
            related_pin : "CLK" ;
            when : "!SD & !DSLP &  !CEB" ;
            sdf_cond : "check_wk_2_clk" ;
            fall_constraint ( asyntran_constraint_template ) {
                values ( "0.858301, 0.865039, 0.876181, 1.375184, 2.631046" ) ;
            }
        }
        timing () {
            timing_type : hold_rising ;
            related_pin : "CLK" ;
            when : "!SD & !DSLP &  !CEB" ;
            sdf_cond : "check_wk_2_clk" ;
            fall_constraint ( asyntran_constraint_template ) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing () {
            timing_type : non_seq_hold_rising ;
            related_pin : "CEB" ;
            when : "!SD & !DSLP" ;
            sdf_cond : "check_nosddslp" ;
            rise_constraint ( asyntran_constraint_template ) {
                values ( "0.449138, 0.452018, 0.460298, 0.474878, 0.503678" ) ;
            }
            fall_constraint ( asyntran_constraint_template ) {
                values ( "0.006600, 0.031200, 0.064200, 0.130200, 0.262200" ) ;
            }
        }
        timing () {
            timing_type : non_seq_setup_rising ;
            related_pin : "CEB" ;
            when : "!SD & !DSLP" ;
            sdf_cond : "check_nosddslp" ;
            rise_constraint ( asyntran_constraint_template ) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint ( asyntran_constraint_template ) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing () {
            timing_type : non_seq_setup_falling ;
            related_pin : "CEB" ;
            when : "!SD & !DSLP" ;
            sdf_cond : "check_nosddslp" ;
            rise_constraint ( asyntran_constraint_template ) {
                values ( "0.244061, 0.244067, 0.244901, 0.406874, 0.819376" ) ;
            }
            fall_constraint ( asyntran_constraint_template ) {
                values ( "0.732181, 0.732199, 0.734701, 1.220624, 2.458126" ) ;
            }
        }
        timing () {
            timing_type : non_seq_hold_falling ;
            related_pin : "CEB" ;
            when : "!SD & !DSLP" ;
            sdf_cond : "check_nosddslp" ;
            rise_constraint ( asyntran_constraint_template ) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint ( asyntran_constraint_template ) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
    }


    pin ( PUDELAY ) {
        direction : output ;
        max_capacitance : 0.219700 ;
        function : "SD" ;
        power_down_function : "!VDDM + !VDD + VSS" ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        internal_power () {
            related_pg_pin : VDDM ;
            rise_power ( sram_power_template ) {
                values ( "0.007877, 0.007877, 0.007877, 0.007877, 0.007877" ) ;
            }
            fall_power ( sram_power_template ) {
                values ( "0.007877, 0.007877, 0.007877, 0.007877, 0.007877" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            rise_power ( sram_power_template ) {
                values ( "0.002646, 0.002646, 0.002646, 0.002646, 0.002646" ) ;
            }
            fall_power ( sram_power_template ) {
                values ( "0.002646, 0.002646, 0.002646, 0.002646, 0.002646" ) ;
            }
        }
        timing () {
            related_pin : "SD" ;
            timing_type : "combinational" ;
            timing_sense : "positive_unate" ;
            cell_rise(sig2sram_delay_template) {
                values ( \
              "0.036070, 0.056590, 0.078010, 0.119410, 0.201670",\
              "0.072971, 0.093491, 0.114910, 0.156310, 0.238570",\
              "0.122470, 0.142991, 0.164411, 0.205811, 0.288071",\
              "0.221470, 0.241990, 0.263410, 0.304811, 0.387071",\
              "0.419470, 0.439990, 0.461410, 0.502811, 0.585071"\
               ) ;
            }
            rise_transition(sig2sram_delay_template) {
                values ( \
              "0.015636, 0.053428, 0.100381, 0.196452, 0.388820",\
              "0.015636, 0.053428, 0.100381, 0.196452, 0.388820",\
              "0.015636, 0.053428, 0.100381, 0.196452, 0.388820",\
              "0.015636, 0.053428, 0.100381, 0.196452, 0.388820",\
              "0.015636, 0.053428, 0.100381, 0.196452, 0.388820"\
               ) ;
            }
            cell_fall ( sig2sram_delay_template ) {
                values ( \
              "2.267578, 2.288096, 2.309518, 2.350916, 2.433176",\
              "2.304476, 2.324998, 2.346418, 2.387816, 2.470076",\
              "2.353978, 2.374496, 2.395918, 2.437318, 2.519576",\
              "2.452978, 2.473498, 2.494916, 2.536318, 2.618578",\
              "2.650978, 2.671496, 2.692918, 2.734318, 2.816578"\
               ) ;
            }
            fall_transition(sig2sram_delay_template) {
                values ( \
              "0.015636, 0.053428, 0.100381, 0.196452, 0.388820",\
              "0.015636, 0.053428, 0.100381, 0.196452, 0.388820",\
              "0.015636, 0.053428, 0.100381, 0.196452, 0.388820",\
              "0.015636, 0.053428, 0.100381, 0.196452, 0.388820",\
              "0.015636, 0.053428, 0.100381, 0.196452, 0.388820"\
               ) ;
            }

        }
    }

    bus ( Q ) {
        bus_type : Q_bus_31_to_0 ;
        direction : output ;
        max_capacitance : 0.219700 ;
       
        memory_read () {
            address : A ;
        }
        pin ( Q[31:0] ) {
            power_down_function : "!VDD + VSS + (!VDDM & !SD)" ;
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            is_isolated : true ;
            isolation_enable_condition : "SD | DSLP | SLP" ;        
            internal_power () {
                related_pg_pin : VDDM_i ;
                when : "!SD & !DSLP & !SLP" ;
                rise_power (sram_power_template ) {
                    values ( "0.007877, 0.007877, 0.007877, 0.007877, 0.007877" ) ;
                }
                fall_power (sram_power_template ) {
                    values ( "0.007877, 0.007877, 0.007877, 0.007877, 0.007877" ) ;
                }
            }
            internal_power () {
                related_pg_pin : VDD_i ;
                when : "!SD & !DSLP & !SLP" ;
                rise_power (sram_power_template ) {
                    values ( "0.002646, 0.002646, 0.002646, 0.002646, 0.002646" ) ;
                }
                fall_power (sram_power_template ) {
                    values ( "0.002646, 0.002646, 0.002646, 0.002646, 0.002646" ) ;
                }
            }
        }
        
        timing () {
            related_pin : "SD" ;
            timing_type : clear ;
            timing_sense : negative_unate ;
            cell_rise(asig2sram_delay_template) {
                values ( \
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0"\
               ) ;
            }
            cell_fall (asig2sram_delay_template) {
                values ( \
              "0.586502, 0.607022, 0.628442, 0.669842, 0.752102",\
              "0.623401, 0.643921, 0.665341, 0.706741, 0.789001",\
              "0.672901, 0.693421, 0.714841, 0.756241, 0.838501",\
              "0.771901, 0.792421, 0.813842, 0.855241, 0.937501",\
              "0.969902, 0.990422, 1.011842, 1.053242, 1.135502"\
               ) ;
            }
            retaining_rise(asig2sram_delay_template) {
                values ( \
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0"\
               ) ;
            }
            retaining_fall(asig2sram_delay_template) {
                values ( \
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0"\
               ) ;
            }
            rise_transition(asig2sram_delay_template) {
                values ( \
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0"\
               ) ;
            }
            fall_transition (asig2sram_delay_template) {
                values ( \
              "0.015636, 0.053428, 0.100381, 0.196452, 0.388820",\
              "0.015636, 0.053428, 0.100381, 0.196452, 0.388820",\
              "0.015636, 0.053428, 0.100381, 0.196452, 0.388820",\
              "0.015636, 0.053428, 0.100381, 0.196452, 0.388820",\
              "0.015636, 0.053428, 0.100381, 0.196452, 0.388820"\
               ) ;
            }
            retain_rise_slew(asig2sram_delay_template) {
                values ( \
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0"\
               ) ;
            } 
            retain_fall_slew(asig2sram_delay_template) {
                values ( \
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0"\
               ) ;
            }
        }
        timing () {
            related_pin : "DSLP" ;
            timing_type : clear ;
            timing_sense : negative_unate ;
            when : "!SD" ;
            sdf_cond : "!SD" ;
            cell_rise(asig2sram_delay_template) {
                values ( \
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0"\
               ) ;
            }
            cell_fall (asig2sram_delay_template) {
                values ( \
              "0.609665, 0.630185, 0.651605, 0.693005, 0.775265",\
              "0.646565, 0.667085, 0.688505, 0.729905, 0.812165",\
              "0.696065, 0.716585, 0.738005, 0.779405, 0.861665",\
              "0.795065, 0.815585, 0.837005, 0.878405, 0.960665",\
              "0.993065, 1.013585, 1.035005, 1.076405, 1.158665"\
               ) ;
            }
            retaining_rise(asig2sram_delay_template) {
                values ( \
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0"\
               ) ;
            }
            retaining_fall(asig2sram_delay_template) {
                values ( \
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0"\
               ) ;
            }
            rise_transition(asig2sram_delay_template) {
                values ( \
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0"\
               ) ;
            }
            fall_transition (asig2sram_delay_template) {
                values ( \
              "0.015636, 0.053428, 0.100381, 0.196452, 0.388820",\
              "0.015636, 0.053428, 0.100381, 0.196452, 0.388820",\
              "0.015636, 0.053428, 0.100381, 0.196452, 0.388820",\
              "0.015636, 0.053428, 0.100381, 0.196452, 0.388820",\
              "0.015636, 0.053428, 0.100381, 0.196452, 0.388820"\
               ) ;
            }
            retain_rise_slew(asig2sram_delay_template) {
                values ( \
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0"\
               ) ;
            } 
            retain_fall_slew(asig2sram_delay_template) {
                values ( \
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0"\
               ) ;
            }
        }
        timing () {
            related_pin : "SLP" ;
            timing_type : clear ;
            timing_sense : negative_unate ;
            when : "!SD & !DSLP" ;
            sdf_cond : "!SD & !DSLP" ;
            cell_rise(asig2sram_delay_template) {
                values ( \
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0"\
               ) ;
            }
            cell_fall (asig2sram_delay_template) {
                values ( \
              "0.485150, 0.505670, 0.527090, 0.568490, 0.650750",\
              "0.522050, 0.542570, 0.563990, 0.605390, 0.687650",\
              "0.571550, 0.592070, 0.613490, 0.654890, 0.737150",\
              "0.670550, 0.691070, 0.712490, 0.753890, 0.836150",\
              "0.868550, 0.889070, 0.910490, 0.951890, 1.034150"\
               ) ;
            }
            retaining_rise(asig2sram_delay_template) {
                values ( \
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0"\
               ) ;
            }
            retaining_fall(asig2sram_delay_template) {
                values ( \
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0"\
               ) ;
            }
            rise_transition(asig2sram_delay_template) {
                values ( \
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0"\
               ) ;
            }
            fall_transition (asig2sram_delay_template) {
                values ( \
              "0.015636, 0.053428, 0.100381, 0.196452, 0.388820",\
              "0.015636, 0.053428, 0.100381, 0.196452, 0.388820",\
              "0.015636, 0.053428, 0.100381, 0.196452, 0.388820",\
              "0.015636, 0.053428, 0.100381, 0.196452, 0.388820",\
              "0.015636, 0.053428, 0.100381, 0.196452, 0.388820"\
               ) ;
            }
            retain_rise_slew(asig2sram_delay_template) {
                values ( \
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0"\
               ) ;
            } 
            retain_fall_slew(asig2sram_delay_template) {
                values ( \
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0",\
              "   0,    0,    0,    0,    0"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : rising_edge ;
            timing_sense : non_unate ;
                when : "!SD & !DSLP & !SLP & !CEB & WEB" ;
                sdf_cond : "!SD & !DSLP & !SLP & !CEB & WEB" ;

            retaining_fall ( sig2sram_delay_template ) {
                values ( \
              "0.281545, 0.292489, 0.304381, 0.328381, 0.376861",\
              "0.285769, 0.296713, 0.308605, 0.332605, 0.381085",\
              "0.286201, 0.297145, 0.309037, 0.333037, 0.381517",\
              "0.286957, 0.297901, 0.309793, 0.333793, 0.382273",\
              "0.287977, 0.298921, 0.310813, 0.334813, 0.383293"\
               ) ;
            }
            retaining_rise ( sig2sram_delay_template ) {
                values ( \
              "0.281545, 0.292489, 0.304381, 0.328381, 0.376861",\
              "0.285769, 0.296713, 0.308605, 0.332605, 0.381085",\
              "0.286201, 0.297145, 0.309037, 0.333037, 0.381517",\
              "0.286957, 0.297901, 0.309793, 0.333793, 0.382273",\
              "0.287977, 0.298921, 0.310813, 0.334813, 0.383293"\
               ) ;
            }      
            retain_rise_slew ( sig2sram_delay_template ) {
                values ( \
              "0.010733, 0.028265, 0.052330, 0.103342, 0.207340",\
              "0.010733, 0.028265, 0.052330, 0.103342, 0.207340",\
              "0.010733, 0.028265, 0.052330, 0.103342, 0.207340",\
              "0.010733, 0.028265, 0.052330, 0.103342, 0.207340",\
              "0.010733, 0.028265, 0.052330, 0.103342, 0.207340"\
               ) ;
            }
            retain_fall_slew ( sig2sram_delay_template ) {
                values ( \
              "0.010733, 0.028265, 0.052330, 0.103342, 0.207340",\
              "0.010733, 0.028265, 0.052330, 0.103342, 0.207340",\
              "0.010733, 0.028265, 0.052330, 0.103342, 0.207340",\
              "0.010733, 0.028265, 0.052330, 0.103342, 0.207340",\
              "0.010733, 0.028265, 0.052330, 0.103342, 0.207340"\
               ) ;
            }
            cell_rise ( sig2sram_delay_template ) {
                values ( \
              "0.357098, 0.371462, 0.386456, 0.415436, 0.473018",\
              "0.361886, 0.376250, 0.391244, 0.420224, 0.477806",\
              "0.362390, 0.376754, 0.391748, 0.420728, 0.478310",\
              "0.363020, 0.377384, 0.392378, 0.421358, 0.478940",\
              "0.363032, 0.377396, 0.392390, 0.421370, 0.478952"\
               ) ;
            }
            rise_transition(sig2sram_delay_template) {
                values ( \
              "0.010424, 0.035618, 0.066920, 0.130968, 0.259213",\
              "0.010424, 0.035618, 0.066920, 0.130968, 0.259213",\
              "0.010424, 0.035618, 0.066920, 0.130968, 0.259213",\
              "0.010424, 0.035618, 0.066920, 0.130968, 0.259213",\
              "0.010424, 0.035618, 0.066920, 0.130968, 0.259213"\
               ) ;
            }
            cell_fall ( sig2sram_delay_template ) {
                values ( \
              "0.357098, 0.371462, 0.386456, 0.415436, 0.473018",\
              "0.361886, 0.376250, 0.391244, 0.420224, 0.477806",\
              "0.362390, 0.376754, 0.391748, 0.420728, 0.478310",\
              "0.363020, 0.377384, 0.392378, 0.421358, 0.478940",\
              "0.363032, 0.377396, 0.392390, 0.421370, 0.478952"\
               ) ;
            }
            fall_transition(sig2sram_delay_template) {
                values ( \
              "0.010424, 0.035618, 0.066920, 0.130968, 0.259213",\
              "0.010424, 0.035618, 0.066920, 0.130968, 0.259213",\
              "0.010424, 0.035618, 0.066920, 0.130968, 0.259213",\
              "0.010424, 0.035618, 0.066920, 0.130968, 0.259213",\
              "0.010424, 0.035618, 0.066920, 0.130968, 0.259213"\
               ) ;
            }
        }
    }
    pin ( CLK ) {
        direction : input ;
        max_transition  : 0.437000 ;
        is_isolated : true ;
        isolation_enable_condition : "SD | DSLP | SLP" ;        
        related_power_pin : VDD_i;
        related_ground_pin : VSS ;
        capacitance : 0.034186 ;
        clock : true ;
        pin_func_type : active_rising ;
        timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLK" ;
            when : "!SD & !DSLP & !SLP & !CEB" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.092392, 0.097192, 0.160500, 0.325500, 0.655500" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.170591, 0.176111, 0.179591, 0.325500, 0.655500" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLK" ;
            when : "!SD & !DSLP & !SLP & !CEB" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.488122, 0.488134, 0.489802, 0.813750, 1.638750" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.488122, 0.488134, 0.489802, 0.813750, 1.638750" ) ;
            }
        }



        internal_power () {
            related_pg_pin : VDDM_i ;
            when : "!SD & !DSLP & !SLP &!CEB & WEB" ;
            rise_power ( "scalar" ) {
                values ( "4.498296" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.083739" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDDM_i ;
            when : "!SD & !DSLP & !SLP &!CEB & !WEB &(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]) " ;
            rise_power ( "scalar" ) {
                values ( "4.523438" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.085098" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDDM_i ;
            when : "!SD & !DSLP & !SLP &!CEB & !WEB &(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) " ;
            rise_power ( "scalar" ) {
                values ( "3.854655" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.085110" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDDM_i ;
            when : "!SD & !DSLP & !SLP &!CEB & !WEB & (!(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) & !(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]))  " ;
            rise_power ( "scalar" ) {
                values ( "4.189046" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.085104" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDDM_i ;
            when : "!SD & !DSLP & !SLP &CEB" ;
            rise_power ( "scalar" ) {
                values ( "0.053800" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
            when : "!SD & !DSLP & !SLP &!CEB & WEB" ;
            rise_power ( "scalar" ) {
                values ( "0.000088" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.006304" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
            when : "!SD & !DSLP & !SLP &!CEB & !WEB &(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]) " ;
            rise_power ( "scalar" ) {
                values ( "0.000088" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.006280" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
            when : "!SD & !DSLP & !SLP &!CEB & !WEB &(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) " ;
            rise_power ( "scalar" ) {
                values ( "0.000088" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.006279" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
            when : "!SD & !DSLP & !SLP &!CEB & !WEB & (!(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) & !(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]))  " ;
            rise_power ( "scalar" ) {
                values ( "0.000088" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.006279" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
            when : "!SD & !DSLP & !SLP &CEB" ;
            rise_power ( "scalar" ) {
                values ( "0.006141" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
    }
    pin ( CEB ) {
        direction : input ;
        max_transition  : 0.437000 ;
        is_isolated : true ;
        isolation_enable_condition : "SD | DSLP | SLP" ;        
        related_power_pin : VDD_i;
        related_ground_pin : VSS ;
        capacitance : 0.001809 ;
        internal_power () {
            related_pg_pin : VDDM_i ;
        when : "!SD & !DSLP & !SLP" ;
            rise_power ( "scalar" ) {
                values ( "0.029552" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.028798" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
        when : "!SD & !DSLP & !SLP" ;
            rise_power ( "scalar" ) {
                values ( "0.001763" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.003032" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : setup_rising ;
            when : "!SD & !DSLP & !SLP" ;
            sdf_cond : "mem_nopd" ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.142392, 0.149381, 0.158366, 0.171970, 0.191064",\
              "0.142142, 0.149131, 0.158117, 0.171720, 0.190814",\
              "0.141893, 0.148882, 0.157867, 0.171470, 0.190565",\
              "0.141269, 0.148258, 0.157243, 0.170846, 0.189941",\
              "0.139896, 0.146885, 0.155870, 0.169474, 0.188568"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.142392, 0.149381, 0.158366, 0.171970, 0.191064",\
              "0.142142, 0.149131, 0.158117, 0.171720, 0.190814",\
              "0.141893, 0.148882, 0.157867, 0.171470, 0.190565",\
              "0.141269, 0.148258, 0.157243, 0.170846, 0.189941",\
              "0.139896, 0.146885, 0.155870, 0.169474, 0.188568"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : "!SD & !DSLP & !SLP" ;
            sdf_cond : "mem_nopd" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.071096, 0.065936, 0.061856, 0.056936, 0.054536",\
              "0.081416, 0.076256, 0.072176, 0.067256, 0.064856",\
              "0.092336, 0.087176, 0.083096, 0.078176, 0.075776",\
              "0.110096, 0.104936, 0.100856, 0.095936, 0.093536",\
              "0.139256, 0.134096, 0.130016, 0.125096, 0.122696"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.071096, 0.065936, 0.061856, 0.056936, 0.054536",\
              "0.081416, 0.076256, 0.072176, 0.067256, 0.064856",\
              "0.092336, 0.087176, 0.083096, 0.078176, 0.075776",\
              "0.110096, 0.104936, 0.100856, 0.095936, 0.093536",\
              "0.139256, 0.134096, 0.130016, 0.125096, 0.122696"\
               ) ;
            }
        }
    }
    pin ( WEB ) {
        direction : input ;
        max_transition  : 0.437000 ;
        is_isolated : true ;
        isolation_enable_condition : "SD | DSLP | SLP" ;        
        related_power_pin : VDD_i;
        related_ground_pin : VSS ;
        capacitance : 0.001623 ;
        internal_power () {
            related_pg_pin : VDDM_i ;
            when : "!SD & !DSLP & !SLP" ;
            rise_power ( "scalar" ) {
                values ( "0.021035" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.022235" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
            when : "!SD & !DSLP & !SLP" ;
            rise_power ( "scalar" ) {
                values ( "0.001712" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.002685" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : "!SD & !DSLP & !SLP & !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.108470, 0.113462, 0.117955, 0.122448, 0.127440",\
              "0.108221, 0.113213, 0.117706, 0.122198, 0.127190",\
              "0.107722, 0.112714, 0.117206, 0.121699, 0.126691",\
              "0.106349, 0.111341, 0.115834, 0.120326, 0.125318",\
              "0.105226, 0.110218, 0.114710, 0.119203, 0.124195"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.108470, 0.113462, 0.117955, 0.122448, 0.127440",\
              "0.108221, 0.113213, 0.117706, 0.122198, 0.127190",\
              "0.107722, 0.112714, 0.117206, 0.121699, 0.126691",\
              "0.106349, 0.111341, 0.115834, 0.120326, 0.125318",\
              "0.105226, 0.110218, 0.114710, 0.119203, 0.124195"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : "!SD & !DSLP & !SLP & !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.079369, 0.075169, 0.071569, 0.067729, 0.064849",\
              "0.089689, 0.085489, 0.081889, 0.078049, 0.075169",\
              "0.100129, 0.095929, 0.092329, 0.088489, 0.085609",\
              "0.115489, 0.111289, 0.107689, 0.103849, 0.100969",\
              "0.135769, 0.131569, 0.127969, 0.124129, 0.121249"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.079369, 0.075169, 0.071569, 0.067729, 0.064849",\
              "0.089689, 0.085489, 0.081889, 0.078049, 0.075169",\
              "0.100129, 0.095929, 0.092329, 0.088489, 0.085609",\
              "0.115489, 0.111289, 0.107689, 0.103849, 0.100969",\
              "0.135769, 0.131569, 0.127969, 0.124129, 0.121249"\
               ) ;
            }
        }

    }
    bus ( A ) {
        bus_type : A_bus_13_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
        
        capacitance : 0.001632 ;
        pin (A[13:0] ) {
            related_power_pin : VDD_i;
            related_ground_pin : VSS ;
            is_isolated : true ;
            isolation_enable_condition : "SD | DSLP | SLP" ;        
            internal_power () {
                related_pg_pin : VDDM_i ;
                when : "!SD & !DSLP & !SLP" ;
                rise_power ( "scalar" ) {
                    values ( "0.009505" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.008350" ) ;
                }
            }
            internal_power () {
                related_pg_pin : VDD_i ;
                when : "!SD & !DSLP & !SLP" ;
                rise_power ( "scalar" ) {
                    values ( "0.001697" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.002757" ) ;
                }
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : "!SD & !DSLP & !SLP & !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.106004, 0.112868, 0.121104, 0.133585, 0.152179",\
              "0.105880, 0.112744, 0.120980, 0.133459, 0.152056",\
              "0.105256, 0.112120, 0.120355, 0.132836, 0.151432",\
              "0.104008, 0.110872, 0.119108, 0.131588, 0.150182",\
              "0.102884, 0.109748, 0.117985, 0.130464, 0.149059"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.106004, 0.112868, 0.121104, 0.133585, 0.152179",\
              "0.105880, 0.112744, 0.120980, 0.133459, 0.152056",\
              "0.105256, 0.112120, 0.120355, 0.132836, 0.151432",\
              "0.104008, 0.110872, 0.119108, 0.131588, 0.150182",\
              "0.102884, 0.109748, 0.117985, 0.130464, 0.149059"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : "!SD & !DSLP & !SLP & !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.093044, 0.089084, 0.085604, 0.083084, 0.082484",\
              "0.103244, 0.099284, 0.095804, 0.093284, 0.092684",\
              "0.112964, 0.109004, 0.105524, 0.103004, 0.102404",\
              "0.129404, 0.125444, 0.121964, 0.119444, 0.118844",\
              "0.149684, 0.145724, 0.142244, 0.139724, 0.139124"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.093044, 0.089084, 0.085604, 0.083084, 0.082484",\
              "0.103244, 0.099284, 0.095804, 0.093284, 0.092684",\
              "0.112964, 0.109004, 0.105524, 0.103004, 0.102404",\
              "0.129404, 0.125444, 0.121964, 0.119444, 0.118844",\
              "0.149684, 0.145724, 0.142244, 0.139724, 0.139124"\
               ) ;
            }
        }
        
    }
    bus ( BWEB ) {
        bus_type : Q_bus_31_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
       
        capacitance : 0.000883 ;
        pin ( BWEB[31:0] ) {
            related_power_pin : VDD_i;
            related_ground_pin : VSS ;
            is_isolated : true ;
            isolation_enable_condition : "SD | DSLP | SLP" ;        
            internal_power () {
                related_pg_pin : VDDM_i ;
                when : "!SD & !DSLP & !SLP";
                rise_power ( "scalar" ) {
                    values ( "0.003359" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.003489" ) ;
                }
            }
            internal_power () {
                related_pg_pin : VDD_i ;
                when : "!SD & !DSLP & !SLP";
                rise_power ( "scalar" ) {
                    values ( "0.001826" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.002248" ) ;
                }
            }

        }
        timing () {
            related_pin : "CLK" ;
            when : "!SD & !DSLP & !SLP & !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.057284, 0.064273, 0.073883, 0.089732, 0.114568",\
              "0.053416, 0.060404, 0.070014, 0.085864, 0.110699",\
              "0.054164, 0.061153, 0.070763, 0.086612, 0.111448",\
              "0.063899, 0.070888, 0.080497, 0.096347, 0.121182",\
              "0.096472, 0.103460, 0.113070, 0.128920, 0.153755"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.057284, 0.064273, 0.073883, 0.089732, 0.114568",\
              "0.053416, 0.060404, 0.070014, 0.085864, 0.110699",\
              "0.054164, 0.061153, 0.070763, 0.086612, 0.111448",\
              "0.063899, 0.070888, 0.080497, 0.096347, 0.121182",\
              "0.096472, 0.103460, 0.113070, 0.128920, 0.153755"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : "!SD & !DSLP & !SLP & !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.099136, 0.105616, 0.116056, 0.140896, 0.196936",\
              "0.116896, 0.123376, 0.133816, 0.158656, 0.214696",\
              "0.133816, 0.140296, 0.150736, 0.175576, 0.231616",\
              "0.155056, 0.161536, 0.171976, 0.196816, 0.252856",\
              "0.190816, 0.197296, 0.207736, 0.232576, 0.288616"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.099136, 0.105616, 0.116056, 0.140896, 0.196936",\
              "0.116896, 0.123376, 0.133816, 0.158656, 0.214696",\
              "0.133816, 0.140296, 0.150736, 0.175576, 0.231616",\
              "0.155056, 0.161536, 0.171976, 0.196816, 0.252856",\
              "0.190816, 0.197296, 0.207736, 0.232576, 0.288616"\
               ) ;
            }
        }
        
    }
    bus ( D ) {
        bus_type : Q_bus_31_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
       
        capacitance : 0.000887 ;
        memory_write() {
            address : A ;
            clocked_on : CLK ;
        }
        pin ( D[31:0] ) {
            related_power_pin : VDD_i;
            related_ground_pin : VSS ;
            is_isolated : true ;
            isolation_enable_condition : "SD | DSLP | SLP" ;        
            internal_power () {
                related_pg_pin : VDDM_i ;
            when : "!SD & !DSLP & !SLP";
                rise_power ( "scalar" ) {
                    values ( "0.003641" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.004100" ) ;
                }
            }
            internal_power () {
                related_pg_pin : VDD_i ;
            when : "!SD & !DSLP & !SLP";
                rise_power ( "scalar" ) {
                    values ( "0.001826" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.002239" ) ;
                }
            }

        }
        timing () {
            related_pin : "CLK" ;
            when : "!SD & !DSLP & !SLP & !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.057284, 0.064273, 0.073883, 0.089732, 0.114568",\
              "0.053416, 0.060404, 0.070014, 0.085864, 0.110699",\
              "0.054164, 0.061153, 0.070763, 0.086612, 0.111448",\
              "0.063899, 0.070888, 0.080497, 0.096347, 0.121182",\
              "0.096472, 0.103460, 0.113070, 0.128920, 0.153755"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.057284, 0.064273, 0.073883, 0.089732, 0.114568",\
              "0.053416, 0.060404, 0.070014, 0.085864, 0.110699",\
              "0.054164, 0.061153, 0.070763, 0.086612, 0.111448",\
              "0.063899, 0.070888, 0.080497, 0.096347, 0.121182",\
              "0.096472, 0.103460, 0.113070, 0.128920, 0.153755"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : "!SD & !DSLP & !SLP & !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.099136, 0.105616, 0.116056, 0.140896, 0.196936",\
              "0.116896, 0.123376, 0.133816, 0.158656, 0.214696",\
              "0.133816, 0.140296, 0.150736, 0.175576, 0.231616",\
              "0.155056, 0.161536, 0.171976, 0.196816, 0.252856",\
              "0.190816, 0.197296, 0.207736, 0.232576, 0.288616"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.099136, 0.105616, 0.116056, 0.140896, 0.196936",\
              "0.116896, 0.123376, 0.133816, 0.158656, 0.214696",\
              "0.133816, 0.140296, 0.150736, 0.175576, 0.231616",\
              "0.155056, 0.161536, 0.171976, 0.196816, 0.252856",\
              "0.190816, 0.197296, 0.207736, 0.232576, 0.288616"\
               ) ;
            }
        }
        
   }

    leakage_power () {
        related_pg_pin : VDDM ;
        when : "SD";
        value : 201.251600 ;
    }
    leakage_power () {
        related_pg_pin : VDDM ;
        when : "!SD & DSLP";
        value : 264.710160 ;
    }
    leakage_power () {
        related_pg_pin : VDDM ;
        when : "!SD & !DSLP & SLP";
        value : 325.725840 ;
    }
   leakage_power () {
        related_pg_pin : VDDM ;
        when : "!SD & !DSLP & !SLP";
        value : 705.991440 ;
    }
    leakage_power () {
        related_pg_pin : VDD ;
        when : "SD";
        value : 34.177704 ;
    }
    leakage_power () {
        related_pg_pin : VDD ;
        when : "!SD & DSLP";
        value : 35.976600 ;
    }
    leakage_power () {
        related_pg_pin : VDD ;
        when : "!SD & !DSLP & SLP";
        value : 37.870096 ;
    }
   leakage_power () {
        related_pg_pin : VDD ;
        when : "!SD & !DSLP & !SLP";
        value : 67.144704 ;
    }
}

}
