module top_module (
	input [2:0] SW,      // R
	input [1:0] KEY,     // L and clk
	output [2:0] LEDR);  // Q
	
 	BB b0(KEY[0], KEY[1],SW[0],LEDR[2] ,LEDR[0]);
    BB b1(KEY[0], KEY[1],SW[1],LEDR[0] ,LEDR[1]); 
    BB b2(KEY[0], KEY[1],SW[2],LEDR[2]^LEDR[1] ,LEDR[2]); 
endmodule

module BB (input clk, L,r_in,q_in, output reg Q);
    always @(posedge clk) begin
        Q<=L?r_in:q_in; 
    end
endmodule
