# Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile C:/Users/User/OneDrive/Desktop/Sample_examples/Advanced_Verilog/dual_port/dualport_ram.v
