
VERICI-DEVRE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007010  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000023c  080070d0  080070d0  000170d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800730c  0800730c  000201f4  2**0
                  CONTENTS
  4 .ARM          00000008  0800730c  0800730c  0001730c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007314  08007314  000201f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007314  08007314  00017314  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007318  08007318  00017318  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f4  20000000  0800731c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002e4  200001f4  08007510  000201f4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200004d8  08007510  000204d8  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000201f4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001588a  00000000  00000000  0002021c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000030e4  00000000  00000000  00035aa6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001020  00000000  00000000  00038b90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000ed8  00000000  00000000  00039bb0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00013ec9  00000000  00000000  0003aa88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00014669  00000000  00000000  0004e951  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00071934  00000000  00000000  00062fba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d48ee  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003dfc  00000000  00000000  000d4944  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	200001f4 	.word	0x200001f4
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080070b8 	.word	0x080070b8

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	200001f8 	.word	0x200001f8
 8000104:	080070b8 	.word	0x080070b8

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_shi>:
 8000118:	b403      	push	{r0, r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0040      	lsls	r0, r0, #1
 8000120:	0049      	lsls	r1, r1, #1
 8000122:	5e09      	ldrsh	r1, [r1, r0]
 8000124:	0049      	lsls	r1, r1, #1
 8000126:	448e      	add	lr, r1
 8000128:	bc03      	pop	{r0, r1}
 800012a:	4770      	bx	lr

0800012c <__udivsi3>:
 800012c:	2200      	movs	r2, #0
 800012e:	0843      	lsrs	r3, r0, #1
 8000130:	428b      	cmp	r3, r1
 8000132:	d374      	bcc.n	800021e <__udivsi3+0xf2>
 8000134:	0903      	lsrs	r3, r0, #4
 8000136:	428b      	cmp	r3, r1
 8000138:	d35f      	bcc.n	80001fa <__udivsi3+0xce>
 800013a:	0a03      	lsrs	r3, r0, #8
 800013c:	428b      	cmp	r3, r1
 800013e:	d344      	bcc.n	80001ca <__udivsi3+0x9e>
 8000140:	0b03      	lsrs	r3, r0, #12
 8000142:	428b      	cmp	r3, r1
 8000144:	d328      	bcc.n	8000198 <__udivsi3+0x6c>
 8000146:	0c03      	lsrs	r3, r0, #16
 8000148:	428b      	cmp	r3, r1
 800014a:	d30d      	bcc.n	8000168 <__udivsi3+0x3c>
 800014c:	22ff      	movs	r2, #255	; 0xff
 800014e:	0209      	lsls	r1, r1, #8
 8000150:	ba12      	rev	r2, r2
 8000152:	0c03      	lsrs	r3, r0, #16
 8000154:	428b      	cmp	r3, r1
 8000156:	d302      	bcc.n	800015e <__udivsi3+0x32>
 8000158:	1212      	asrs	r2, r2, #8
 800015a:	0209      	lsls	r1, r1, #8
 800015c:	d065      	beq.n	800022a <__udivsi3+0xfe>
 800015e:	0b03      	lsrs	r3, r0, #12
 8000160:	428b      	cmp	r3, r1
 8000162:	d319      	bcc.n	8000198 <__udivsi3+0x6c>
 8000164:	e000      	b.n	8000168 <__udivsi3+0x3c>
 8000166:	0a09      	lsrs	r1, r1, #8
 8000168:	0bc3      	lsrs	r3, r0, #15
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x46>
 800016e:	03cb      	lsls	r3, r1, #15
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0b83      	lsrs	r3, r0, #14
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x52>
 800017a:	038b      	lsls	r3, r1, #14
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0b43      	lsrs	r3, r0, #13
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x5e>
 8000186:	034b      	lsls	r3, r1, #13
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0b03      	lsrs	r3, r0, #12
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x6a>
 8000192:	030b      	lsls	r3, r1, #12
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0ac3      	lsrs	r3, r0, #11
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x76>
 800019e:	02cb      	lsls	r3, r1, #11
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	0a83      	lsrs	r3, r0, #10
 80001a6:	428b      	cmp	r3, r1
 80001a8:	d301      	bcc.n	80001ae <__udivsi3+0x82>
 80001aa:	028b      	lsls	r3, r1, #10
 80001ac:	1ac0      	subs	r0, r0, r3
 80001ae:	4152      	adcs	r2, r2
 80001b0:	0a43      	lsrs	r3, r0, #9
 80001b2:	428b      	cmp	r3, r1
 80001b4:	d301      	bcc.n	80001ba <__udivsi3+0x8e>
 80001b6:	024b      	lsls	r3, r1, #9
 80001b8:	1ac0      	subs	r0, r0, r3
 80001ba:	4152      	adcs	r2, r2
 80001bc:	0a03      	lsrs	r3, r0, #8
 80001be:	428b      	cmp	r3, r1
 80001c0:	d301      	bcc.n	80001c6 <__udivsi3+0x9a>
 80001c2:	020b      	lsls	r3, r1, #8
 80001c4:	1ac0      	subs	r0, r0, r3
 80001c6:	4152      	adcs	r2, r2
 80001c8:	d2cd      	bcs.n	8000166 <__udivsi3+0x3a>
 80001ca:	09c3      	lsrs	r3, r0, #7
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xa8>
 80001d0:	01cb      	lsls	r3, r1, #7
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	0983      	lsrs	r3, r0, #6
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xb4>
 80001dc:	018b      	lsls	r3, r1, #6
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0943      	lsrs	r3, r0, #5
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xc0>
 80001e8:	014b      	lsls	r3, r1, #5
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0903      	lsrs	r3, r0, #4
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xcc>
 80001f4:	010b      	lsls	r3, r1, #4
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	08c3      	lsrs	r3, r0, #3
 80001fc:	428b      	cmp	r3, r1
 80001fe:	d301      	bcc.n	8000204 <__udivsi3+0xd8>
 8000200:	00cb      	lsls	r3, r1, #3
 8000202:	1ac0      	subs	r0, r0, r3
 8000204:	4152      	adcs	r2, r2
 8000206:	0883      	lsrs	r3, r0, #2
 8000208:	428b      	cmp	r3, r1
 800020a:	d301      	bcc.n	8000210 <__udivsi3+0xe4>
 800020c:	008b      	lsls	r3, r1, #2
 800020e:	1ac0      	subs	r0, r0, r3
 8000210:	4152      	adcs	r2, r2
 8000212:	0843      	lsrs	r3, r0, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d301      	bcc.n	800021c <__udivsi3+0xf0>
 8000218:	004b      	lsls	r3, r1, #1
 800021a:	1ac0      	subs	r0, r0, r3
 800021c:	4152      	adcs	r2, r2
 800021e:	1a41      	subs	r1, r0, r1
 8000220:	d200      	bcs.n	8000224 <__udivsi3+0xf8>
 8000222:	4601      	mov	r1, r0
 8000224:	4152      	adcs	r2, r2
 8000226:	4610      	mov	r0, r2
 8000228:	4770      	bx	lr
 800022a:	e7ff      	b.n	800022c <__udivsi3+0x100>
 800022c:	b501      	push	{r0, lr}
 800022e:	2000      	movs	r0, #0
 8000230:	f000 f8f0 	bl	8000414 <__aeabi_idiv0>
 8000234:	bd02      	pop	{r1, pc}
 8000236:	46c0      	nop			; (mov r8, r8)

08000238 <__aeabi_uidivmod>:
 8000238:	2900      	cmp	r1, #0
 800023a:	d0f7      	beq.n	800022c <__udivsi3+0x100>
 800023c:	e776      	b.n	800012c <__udivsi3>
 800023e:	4770      	bx	lr

08000240 <__divsi3>:
 8000240:	4603      	mov	r3, r0
 8000242:	430b      	orrs	r3, r1
 8000244:	d47f      	bmi.n	8000346 <__divsi3+0x106>
 8000246:	2200      	movs	r2, #0
 8000248:	0843      	lsrs	r3, r0, #1
 800024a:	428b      	cmp	r3, r1
 800024c:	d374      	bcc.n	8000338 <__divsi3+0xf8>
 800024e:	0903      	lsrs	r3, r0, #4
 8000250:	428b      	cmp	r3, r1
 8000252:	d35f      	bcc.n	8000314 <__divsi3+0xd4>
 8000254:	0a03      	lsrs	r3, r0, #8
 8000256:	428b      	cmp	r3, r1
 8000258:	d344      	bcc.n	80002e4 <__divsi3+0xa4>
 800025a:	0b03      	lsrs	r3, r0, #12
 800025c:	428b      	cmp	r3, r1
 800025e:	d328      	bcc.n	80002b2 <__divsi3+0x72>
 8000260:	0c03      	lsrs	r3, r0, #16
 8000262:	428b      	cmp	r3, r1
 8000264:	d30d      	bcc.n	8000282 <__divsi3+0x42>
 8000266:	22ff      	movs	r2, #255	; 0xff
 8000268:	0209      	lsls	r1, r1, #8
 800026a:	ba12      	rev	r2, r2
 800026c:	0c03      	lsrs	r3, r0, #16
 800026e:	428b      	cmp	r3, r1
 8000270:	d302      	bcc.n	8000278 <__divsi3+0x38>
 8000272:	1212      	asrs	r2, r2, #8
 8000274:	0209      	lsls	r1, r1, #8
 8000276:	d065      	beq.n	8000344 <__divsi3+0x104>
 8000278:	0b03      	lsrs	r3, r0, #12
 800027a:	428b      	cmp	r3, r1
 800027c:	d319      	bcc.n	80002b2 <__divsi3+0x72>
 800027e:	e000      	b.n	8000282 <__divsi3+0x42>
 8000280:	0a09      	lsrs	r1, r1, #8
 8000282:	0bc3      	lsrs	r3, r0, #15
 8000284:	428b      	cmp	r3, r1
 8000286:	d301      	bcc.n	800028c <__divsi3+0x4c>
 8000288:	03cb      	lsls	r3, r1, #15
 800028a:	1ac0      	subs	r0, r0, r3
 800028c:	4152      	adcs	r2, r2
 800028e:	0b83      	lsrs	r3, r0, #14
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x58>
 8000294:	038b      	lsls	r3, r1, #14
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0b43      	lsrs	r3, r0, #13
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x64>
 80002a0:	034b      	lsls	r3, r1, #13
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0b03      	lsrs	r3, r0, #12
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x70>
 80002ac:	030b      	lsls	r3, r1, #12
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0ac3      	lsrs	r3, r0, #11
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0x7c>
 80002b8:	02cb      	lsls	r3, r1, #11
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	0a83      	lsrs	r3, r0, #10
 80002c0:	428b      	cmp	r3, r1
 80002c2:	d301      	bcc.n	80002c8 <__divsi3+0x88>
 80002c4:	028b      	lsls	r3, r1, #10
 80002c6:	1ac0      	subs	r0, r0, r3
 80002c8:	4152      	adcs	r2, r2
 80002ca:	0a43      	lsrs	r3, r0, #9
 80002cc:	428b      	cmp	r3, r1
 80002ce:	d301      	bcc.n	80002d4 <__divsi3+0x94>
 80002d0:	024b      	lsls	r3, r1, #9
 80002d2:	1ac0      	subs	r0, r0, r3
 80002d4:	4152      	adcs	r2, r2
 80002d6:	0a03      	lsrs	r3, r0, #8
 80002d8:	428b      	cmp	r3, r1
 80002da:	d301      	bcc.n	80002e0 <__divsi3+0xa0>
 80002dc:	020b      	lsls	r3, r1, #8
 80002de:	1ac0      	subs	r0, r0, r3
 80002e0:	4152      	adcs	r2, r2
 80002e2:	d2cd      	bcs.n	8000280 <__divsi3+0x40>
 80002e4:	09c3      	lsrs	r3, r0, #7
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d301      	bcc.n	80002ee <__divsi3+0xae>
 80002ea:	01cb      	lsls	r3, r1, #7
 80002ec:	1ac0      	subs	r0, r0, r3
 80002ee:	4152      	adcs	r2, r2
 80002f0:	0983      	lsrs	r3, r0, #6
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xba>
 80002f6:	018b      	lsls	r3, r1, #6
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	0943      	lsrs	r3, r0, #5
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xc6>
 8000302:	014b      	lsls	r3, r1, #5
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0903      	lsrs	r3, r0, #4
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xd2>
 800030e:	010b      	lsls	r3, r1, #4
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	08c3      	lsrs	r3, r0, #3
 8000316:	428b      	cmp	r3, r1
 8000318:	d301      	bcc.n	800031e <__divsi3+0xde>
 800031a:	00cb      	lsls	r3, r1, #3
 800031c:	1ac0      	subs	r0, r0, r3
 800031e:	4152      	adcs	r2, r2
 8000320:	0883      	lsrs	r3, r0, #2
 8000322:	428b      	cmp	r3, r1
 8000324:	d301      	bcc.n	800032a <__divsi3+0xea>
 8000326:	008b      	lsls	r3, r1, #2
 8000328:	1ac0      	subs	r0, r0, r3
 800032a:	4152      	adcs	r2, r2
 800032c:	0843      	lsrs	r3, r0, #1
 800032e:	428b      	cmp	r3, r1
 8000330:	d301      	bcc.n	8000336 <__divsi3+0xf6>
 8000332:	004b      	lsls	r3, r1, #1
 8000334:	1ac0      	subs	r0, r0, r3
 8000336:	4152      	adcs	r2, r2
 8000338:	1a41      	subs	r1, r0, r1
 800033a:	d200      	bcs.n	800033e <__divsi3+0xfe>
 800033c:	4601      	mov	r1, r0
 800033e:	4152      	adcs	r2, r2
 8000340:	4610      	mov	r0, r2
 8000342:	4770      	bx	lr
 8000344:	e05d      	b.n	8000402 <__divsi3+0x1c2>
 8000346:	0fca      	lsrs	r2, r1, #31
 8000348:	d000      	beq.n	800034c <__divsi3+0x10c>
 800034a:	4249      	negs	r1, r1
 800034c:	1003      	asrs	r3, r0, #32
 800034e:	d300      	bcc.n	8000352 <__divsi3+0x112>
 8000350:	4240      	negs	r0, r0
 8000352:	4053      	eors	r3, r2
 8000354:	2200      	movs	r2, #0
 8000356:	469c      	mov	ip, r3
 8000358:	0903      	lsrs	r3, r0, #4
 800035a:	428b      	cmp	r3, r1
 800035c:	d32d      	bcc.n	80003ba <__divsi3+0x17a>
 800035e:	0a03      	lsrs	r3, r0, #8
 8000360:	428b      	cmp	r3, r1
 8000362:	d312      	bcc.n	800038a <__divsi3+0x14a>
 8000364:	22fc      	movs	r2, #252	; 0xfc
 8000366:	0189      	lsls	r1, r1, #6
 8000368:	ba12      	rev	r2, r2
 800036a:	0a03      	lsrs	r3, r0, #8
 800036c:	428b      	cmp	r3, r1
 800036e:	d30c      	bcc.n	800038a <__divsi3+0x14a>
 8000370:	0189      	lsls	r1, r1, #6
 8000372:	1192      	asrs	r2, r2, #6
 8000374:	428b      	cmp	r3, r1
 8000376:	d308      	bcc.n	800038a <__divsi3+0x14a>
 8000378:	0189      	lsls	r1, r1, #6
 800037a:	1192      	asrs	r2, r2, #6
 800037c:	428b      	cmp	r3, r1
 800037e:	d304      	bcc.n	800038a <__divsi3+0x14a>
 8000380:	0189      	lsls	r1, r1, #6
 8000382:	d03a      	beq.n	80003fa <__divsi3+0x1ba>
 8000384:	1192      	asrs	r2, r2, #6
 8000386:	e000      	b.n	800038a <__divsi3+0x14a>
 8000388:	0989      	lsrs	r1, r1, #6
 800038a:	09c3      	lsrs	r3, r0, #7
 800038c:	428b      	cmp	r3, r1
 800038e:	d301      	bcc.n	8000394 <__divsi3+0x154>
 8000390:	01cb      	lsls	r3, r1, #7
 8000392:	1ac0      	subs	r0, r0, r3
 8000394:	4152      	adcs	r2, r2
 8000396:	0983      	lsrs	r3, r0, #6
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x160>
 800039c:	018b      	lsls	r3, r1, #6
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	0943      	lsrs	r3, r0, #5
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x16c>
 80003a8:	014b      	lsls	r3, r1, #5
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	0903      	lsrs	r3, r0, #4
 80003b0:	428b      	cmp	r3, r1
 80003b2:	d301      	bcc.n	80003b8 <__divsi3+0x178>
 80003b4:	010b      	lsls	r3, r1, #4
 80003b6:	1ac0      	subs	r0, r0, r3
 80003b8:	4152      	adcs	r2, r2
 80003ba:	08c3      	lsrs	r3, r0, #3
 80003bc:	428b      	cmp	r3, r1
 80003be:	d301      	bcc.n	80003c4 <__divsi3+0x184>
 80003c0:	00cb      	lsls	r3, r1, #3
 80003c2:	1ac0      	subs	r0, r0, r3
 80003c4:	4152      	adcs	r2, r2
 80003c6:	0883      	lsrs	r3, r0, #2
 80003c8:	428b      	cmp	r3, r1
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x190>
 80003cc:	008b      	lsls	r3, r1, #2
 80003ce:	1ac0      	subs	r0, r0, r3
 80003d0:	4152      	adcs	r2, r2
 80003d2:	d2d9      	bcs.n	8000388 <__divsi3+0x148>
 80003d4:	0843      	lsrs	r3, r0, #1
 80003d6:	428b      	cmp	r3, r1
 80003d8:	d301      	bcc.n	80003de <__divsi3+0x19e>
 80003da:	004b      	lsls	r3, r1, #1
 80003dc:	1ac0      	subs	r0, r0, r3
 80003de:	4152      	adcs	r2, r2
 80003e0:	1a41      	subs	r1, r0, r1
 80003e2:	d200      	bcs.n	80003e6 <__divsi3+0x1a6>
 80003e4:	4601      	mov	r1, r0
 80003e6:	4663      	mov	r3, ip
 80003e8:	4152      	adcs	r2, r2
 80003ea:	105b      	asrs	r3, r3, #1
 80003ec:	4610      	mov	r0, r2
 80003ee:	d301      	bcc.n	80003f4 <__divsi3+0x1b4>
 80003f0:	4240      	negs	r0, r0
 80003f2:	2b00      	cmp	r3, #0
 80003f4:	d500      	bpl.n	80003f8 <__divsi3+0x1b8>
 80003f6:	4249      	negs	r1, r1
 80003f8:	4770      	bx	lr
 80003fa:	4663      	mov	r3, ip
 80003fc:	105b      	asrs	r3, r3, #1
 80003fe:	d300      	bcc.n	8000402 <__divsi3+0x1c2>
 8000400:	4240      	negs	r0, r0
 8000402:	b501      	push	{r0, lr}
 8000404:	2000      	movs	r0, #0
 8000406:	f000 f805 	bl	8000414 <__aeabi_idiv0>
 800040a:	bd02      	pop	{r1, pc}

0800040c <__aeabi_idivmod>:
 800040c:	2900      	cmp	r1, #0
 800040e:	d0f8      	beq.n	8000402 <__divsi3+0x1c2>
 8000410:	e716      	b.n	8000240 <__divsi3>
 8000412:	4770      	bx	lr

08000414 <__aeabi_idiv0>:
 8000414:	4770      	bx	lr
 8000416:	46c0      	nop			; (mov r8, r8)

08000418 <__aeabi_uldivmod>:
 8000418:	2b00      	cmp	r3, #0
 800041a:	d111      	bne.n	8000440 <__aeabi_uldivmod+0x28>
 800041c:	2a00      	cmp	r2, #0
 800041e:	d10f      	bne.n	8000440 <__aeabi_uldivmod+0x28>
 8000420:	2900      	cmp	r1, #0
 8000422:	d100      	bne.n	8000426 <__aeabi_uldivmod+0xe>
 8000424:	2800      	cmp	r0, #0
 8000426:	d002      	beq.n	800042e <__aeabi_uldivmod+0x16>
 8000428:	2100      	movs	r1, #0
 800042a:	43c9      	mvns	r1, r1
 800042c:	1c08      	adds	r0, r1, #0
 800042e:	b407      	push	{r0, r1, r2}
 8000430:	4802      	ldr	r0, [pc, #8]	; (800043c <__aeabi_uldivmod+0x24>)
 8000432:	a102      	add	r1, pc, #8	; (adr r1, 800043c <__aeabi_uldivmod+0x24>)
 8000434:	1840      	adds	r0, r0, r1
 8000436:	9002      	str	r0, [sp, #8]
 8000438:	bd03      	pop	{r0, r1, pc}
 800043a:	46c0      	nop			; (mov r8, r8)
 800043c:	ffffffd9 	.word	0xffffffd9
 8000440:	b403      	push	{r0, r1}
 8000442:	4668      	mov	r0, sp
 8000444:	b501      	push	{r0, lr}
 8000446:	9802      	ldr	r0, [sp, #8]
 8000448:	f000 f82e 	bl	80004a8 <__udivmoddi4>
 800044c:	9b01      	ldr	r3, [sp, #4]
 800044e:	469e      	mov	lr, r3
 8000450:	b002      	add	sp, #8
 8000452:	bc0c      	pop	{r2, r3}
 8000454:	4770      	bx	lr
 8000456:	46c0      	nop			; (mov r8, r8)

08000458 <__aeabi_lmul>:
 8000458:	b5f0      	push	{r4, r5, r6, r7, lr}
 800045a:	0415      	lsls	r5, r2, #16
 800045c:	0c2d      	lsrs	r5, r5, #16
 800045e:	000f      	movs	r7, r1
 8000460:	0001      	movs	r1, r0
 8000462:	002e      	movs	r6, r5
 8000464:	46c6      	mov	lr, r8
 8000466:	4684      	mov	ip, r0
 8000468:	0400      	lsls	r0, r0, #16
 800046a:	0c14      	lsrs	r4, r2, #16
 800046c:	0c00      	lsrs	r0, r0, #16
 800046e:	0c09      	lsrs	r1, r1, #16
 8000470:	4346      	muls	r6, r0
 8000472:	434d      	muls	r5, r1
 8000474:	4360      	muls	r0, r4
 8000476:	4361      	muls	r1, r4
 8000478:	1940      	adds	r0, r0, r5
 800047a:	0c34      	lsrs	r4, r6, #16
 800047c:	1824      	adds	r4, r4, r0
 800047e:	b500      	push	{lr}
 8000480:	42a5      	cmp	r5, r4
 8000482:	d903      	bls.n	800048c <__aeabi_lmul+0x34>
 8000484:	2080      	movs	r0, #128	; 0x80
 8000486:	0240      	lsls	r0, r0, #9
 8000488:	4680      	mov	r8, r0
 800048a:	4441      	add	r1, r8
 800048c:	0c25      	lsrs	r5, r4, #16
 800048e:	186d      	adds	r5, r5, r1
 8000490:	4661      	mov	r1, ip
 8000492:	4359      	muls	r1, r3
 8000494:	437a      	muls	r2, r7
 8000496:	0430      	lsls	r0, r6, #16
 8000498:	1949      	adds	r1, r1, r5
 800049a:	0424      	lsls	r4, r4, #16
 800049c:	0c00      	lsrs	r0, r0, #16
 800049e:	1820      	adds	r0, r4, r0
 80004a0:	1889      	adds	r1, r1, r2
 80004a2:	bc80      	pop	{r7}
 80004a4:	46b8      	mov	r8, r7
 80004a6:	bdf0      	pop	{r4, r5, r6, r7, pc}

080004a8 <__udivmoddi4>:
 80004a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004aa:	4657      	mov	r7, sl
 80004ac:	464e      	mov	r6, r9
 80004ae:	4645      	mov	r5, r8
 80004b0:	46de      	mov	lr, fp
 80004b2:	b5e0      	push	{r5, r6, r7, lr}
 80004b4:	0004      	movs	r4, r0
 80004b6:	000d      	movs	r5, r1
 80004b8:	4692      	mov	sl, r2
 80004ba:	4699      	mov	r9, r3
 80004bc:	b083      	sub	sp, #12
 80004be:	428b      	cmp	r3, r1
 80004c0:	d830      	bhi.n	8000524 <__udivmoddi4+0x7c>
 80004c2:	d02d      	beq.n	8000520 <__udivmoddi4+0x78>
 80004c4:	4649      	mov	r1, r9
 80004c6:	4650      	mov	r0, sl
 80004c8:	f000 fba0 	bl	8000c0c <__clzdi2>
 80004cc:	0029      	movs	r1, r5
 80004ce:	0006      	movs	r6, r0
 80004d0:	0020      	movs	r0, r4
 80004d2:	f000 fb9b 	bl	8000c0c <__clzdi2>
 80004d6:	1a33      	subs	r3, r6, r0
 80004d8:	4698      	mov	r8, r3
 80004da:	3b20      	subs	r3, #32
 80004dc:	469b      	mov	fp, r3
 80004de:	d433      	bmi.n	8000548 <__udivmoddi4+0xa0>
 80004e0:	465a      	mov	r2, fp
 80004e2:	4653      	mov	r3, sl
 80004e4:	4093      	lsls	r3, r2
 80004e6:	4642      	mov	r2, r8
 80004e8:	001f      	movs	r7, r3
 80004ea:	4653      	mov	r3, sl
 80004ec:	4093      	lsls	r3, r2
 80004ee:	001e      	movs	r6, r3
 80004f0:	42af      	cmp	r7, r5
 80004f2:	d83a      	bhi.n	800056a <__udivmoddi4+0xc2>
 80004f4:	42af      	cmp	r7, r5
 80004f6:	d100      	bne.n	80004fa <__udivmoddi4+0x52>
 80004f8:	e078      	b.n	80005ec <__udivmoddi4+0x144>
 80004fa:	465b      	mov	r3, fp
 80004fc:	1ba4      	subs	r4, r4, r6
 80004fe:	41bd      	sbcs	r5, r7
 8000500:	2b00      	cmp	r3, #0
 8000502:	da00      	bge.n	8000506 <__udivmoddi4+0x5e>
 8000504:	e075      	b.n	80005f2 <__udivmoddi4+0x14a>
 8000506:	2200      	movs	r2, #0
 8000508:	2300      	movs	r3, #0
 800050a:	9200      	str	r2, [sp, #0]
 800050c:	9301      	str	r3, [sp, #4]
 800050e:	2301      	movs	r3, #1
 8000510:	465a      	mov	r2, fp
 8000512:	4093      	lsls	r3, r2
 8000514:	9301      	str	r3, [sp, #4]
 8000516:	2301      	movs	r3, #1
 8000518:	4642      	mov	r2, r8
 800051a:	4093      	lsls	r3, r2
 800051c:	9300      	str	r3, [sp, #0]
 800051e:	e028      	b.n	8000572 <__udivmoddi4+0xca>
 8000520:	4282      	cmp	r2, r0
 8000522:	d9cf      	bls.n	80004c4 <__udivmoddi4+0x1c>
 8000524:	2200      	movs	r2, #0
 8000526:	2300      	movs	r3, #0
 8000528:	9200      	str	r2, [sp, #0]
 800052a:	9301      	str	r3, [sp, #4]
 800052c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800052e:	2b00      	cmp	r3, #0
 8000530:	d001      	beq.n	8000536 <__udivmoddi4+0x8e>
 8000532:	601c      	str	r4, [r3, #0]
 8000534:	605d      	str	r5, [r3, #4]
 8000536:	9800      	ldr	r0, [sp, #0]
 8000538:	9901      	ldr	r1, [sp, #4]
 800053a:	b003      	add	sp, #12
 800053c:	bcf0      	pop	{r4, r5, r6, r7}
 800053e:	46bb      	mov	fp, r7
 8000540:	46b2      	mov	sl, r6
 8000542:	46a9      	mov	r9, r5
 8000544:	46a0      	mov	r8, r4
 8000546:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000548:	4642      	mov	r2, r8
 800054a:	2320      	movs	r3, #32
 800054c:	1a9b      	subs	r3, r3, r2
 800054e:	4652      	mov	r2, sl
 8000550:	40da      	lsrs	r2, r3
 8000552:	4641      	mov	r1, r8
 8000554:	0013      	movs	r3, r2
 8000556:	464a      	mov	r2, r9
 8000558:	408a      	lsls	r2, r1
 800055a:	0017      	movs	r7, r2
 800055c:	4642      	mov	r2, r8
 800055e:	431f      	orrs	r7, r3
 8000560:	4653      	mov	r3, sl
 8000562:	4093      	lsls	r3, r2
 8000564:	001e      	movs	r6, r3
 8000566:	42af      	cmp	r7, r5
 8000568:	d9c4      	bls.n	80004f4 <__udivmoddi4+0x4c>
 800056a:	2200      	movs	r2, #0
 800056c:	2300      	movs	r3, #0
 800056e:	9200      	str	r2, [sp, #0]
 8000570:	9301      	str	r3, [sp, #4]
 8000572:	4643      	mov	r3, r8
 8000574:	2b00      	cmp	r3, #0
 8000576:	d0d9      	beq.n	800052c <__udivmoddi4+0x84>
 8000578:	07fb      	lsls	r3, r7, #31
 800057a:	0872      	lsrs	r2, r6, #1
 800057c:	431a      	orrs	r2, r3
 800057e:	4646      	mov	r6, r8
 8000580:	087b      	lsrs	r3, r7, #1
 8000582:	e00e      	b.n	80005a2 <__udivmoddi4+0xfa>
 8000584:	42ab      	cmp	r3, r5
 8000586:	d101      	bne.n	800058c <__udivmoddi4+0xe4>
 8000588:	42a2      	cmp	r2, r4
 800058a:	d80c      	bhi.n	80005a6 <__udivmoddi4+0xfe>
 800058c:	1aa4      	subs	r4, r4, r2
 800058e:	419d      	sbcs	r5, r3
 8000590:	2001      	movs	r0, #1
 8000592:	1924      	adds	r4, r4, r4
 8000594:	416d      	adcs	r5, r5
 8000596:	2100      	movs	r1, #0
 8000598:	3e01      	subs	r6, #1
 800059a:	1824      	adds	r4, r4, r0
 800059c:	414d      	adcs	r5, r1
 800059e:	2e00      	cmp	r6, #0
 80005a0:	d006      	beq.n	80005b0 <__udivmoddi4+0x108>
 80005a2:	42ab      	cmp	r3, r5
 80005a4:	d9ee      	bls.n	8000584 <__udivmoddi4+0xdc>
 80005a6:	3e01      	subs	r6, #1
 80005a8:	1924      	adds	r4, r4, r4
 80005aa:	416d      	adcs	r5, r5
 80005ac:	2e00      	cmp	r6, #0
 80005ae:	d1f8      	bne.n	80005a2 <__udivmoddi4+0xfa>
 80005b0:	9800      	ldr	r0, [sp, #0]
 80005b2:	9901      	ldr	r1, [sp, #4]
 80005b4:	465b      	mov	r3, fp
 80005b6:	1900      	adds	r0, r0, r4
 80005b8:	4169      	adcs	r1, r5
 80005ba:	2b00      	cmp	r3, #0
 80005bc:	db24      	blt.n	8000608 <__udivmoddi4+0x160>
 80005be:	002b      	movs	r3, r5
 80005c0:	465a      	mov	r2, fp
 80005c2:	4644      	mov	r4, r8
 80005c4:	40d3      	lsrs	r3, r2
 80005c6:	002a      	movs	r2, r5
 80005c8:	40e2      	lsrs	r2, r4
 80005ca:	001c      	movs	r4, r3
 80005cc:	465b      	mov	r3, fp
 80005ce:	0015      	movs	r5, r2
 80005d0:	2b00      	cmp	r3, #0
 80005d2:	db2a      	blt.n	800062a <__udivmoddi4+0x182>
 80005d4:	0026      	movs	r6, r4
 80005d6:	409e      	lsls	r6, r3
 80005d8:	0033      	movs	r3, r6
 80005da:	0026      	movs	r6, r4
 80005dc:	4647      	mov	r7, r8
 80005de:	40be      	lsls	r6, r7
 80005e0:	0032      	movs	r2, r6
 80005e2:	1a80      	subs	r0, r0, r2
 80005e4:	4199      	sbcs	r1, r3
 80005e6:	9000      	str	r0, [sp, #0]
 80005e8:	9101      	str	r1, [sp, #4]
 80005ea:	e79f      	b.n	800052c <__udivmoddi4+0x84>
 80005ec:	42a3      	cmp	r3, r4
 80005ee:	d8bc      	bhi.n	800056a <__udivmoddi4+0xc2>
 80005f0:	e783      	b.n	80004fa <__udivmoddi4+0x52>
 80005f2:	4642      	mov	r2, r8
 80005f4:	2320      	movs	r3, #32
 80005f6:	2100      	movs	r1, #0
 80005f8:	1a9b      	subs	r3, r3, r2
 80005fa:	2200      	movs	r2, #0
 80005fc:	9100      	str	r1, [sp, #0]
 80005fe:	9201      	str	r2, [sp, #4]
 8000600:	2201      	movs	r2, #1
 8000602:	40da      	lsrs	r2, r3
 8000604:	9201      	str	r2, [sp, #4]
 8000606:	e786      	b.n	8000516 <__udivmoddi4+0x6e>
 8000608:	4642      	mov	r2, r8
 800060a:	2320      	movs	r3, #32
 800060c:	1a9b      	subs	r3, r3, r2
 800060e:	002a      	movs	r2, r5
 8000610:	4646      	mov	r6, r8
 8000612:	409a      	lsls	r2, r3
 8000614:	0023      	movs	r3, r4
 8000616:	40f3      	lsrs	r3, r6
 8000618:	4644      	mov	r4, r8
 800061a:	4313      	orrs	r3, r2
 800061c:	002a      	movs	r2, r5
 800061e:	40e2      	lsrs	r2, r4
 8000620:	001c      	movs	r4, r3
 8000622:	465b      	mov	r3, fp
 8000624:	0015      	movs	r5, r2
 8000626:	2b00      	cmp	r3, #0
 8000628:	dad4      	bge.n	80005d4 <__udivmoddi4+0x12c>
 800062a:	4642      	mov	r2, r8
 800062c:	002f      	movs	r7, r5
 800062e:	2320      	movs	r3, #32
 8000630:	0026      	movs	r6, r4
 8000632:	4097      	lsls	r7, r2
 8000634:	1a9b      	subs	r3, r3, r2
 8000636:	40de      	lsrs	r6, r3
 8000638:	003b      	movs	r3, r7
 800063a:	4333      	orrs	r3, r6
 800063c:	e7cd      	b.n	80005da <__udivmoddi4+0x132>
 800063e:	46c0      	nop			; (mov r8, r8)

08000640 <__aeabi_fdiv>:
 8000640:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000642:	464f      	mov	r7, r9
 8000644:	4646      	mov	r6, r8
 8000646:	46d6      	mov	lr, sl
 8000648:	0245      	lsls	r5, r0, #9
 800064a:	b5c0      	push	{r6, r7, lr}
 800064c:	0047      	lsls	r7, r0, #1
 800064e:	1c0c      	adds	r4, r1, #0
 8000650:	0a6d      	lsrs	r5, r5, #9
 8000652:	0e3f      	lsrs	r7, r7, #24
 8000654:	0fc6      	lsrs	r6, r0, #31
 8000656:	2f00      	cmp	r7, #0
 8000658:	d066      	beq.n	8000728 <__aeabi_fdiv+0xe8>
 800065a:	2fff      	cmp	r7, #255	; 0xff
 800065c:	d06c      	beq.n	8000738 <__aeabi_fdiv+0xf8>
 800065e:	2300      	movs	r3, #0
 8000660:	00ea      	lsls	r2, r5, #3
 8000662:	2580      	movs	r5, #128	; 0x80
 8000664:	4699      	mov	r9, r3
 8000666:	469a      	mov	sl, r3
 8000668:	04ed      	lsls	r5, r5, #19
 800066a:	4315      	orrs	r5, r2
 800066c:	3f7f      	subs	r7, #127	; 0x7f
 800066e:	0260      	lsls	r0, r4, #9
 8000670:	0061      	lsls	r1, r4, #1
 8000672:	0a43      	lsrs	r3, r0, #9
 8000674:	4698      	mov	r8, r3
 8000676:	0e09      	lsrs	r1, r1, #24
 8000678:	0fe4      	lsrs	r4, r4, #31
 800067a:	2900      	cmp	r1, #0
 800067c:	d048      	beq.n	8000710 <__aeabi_fdiv+0xd0>
 800067e:	29ff      	cmp	r1, #255	; 0xff
 8000680:	d010      	beq.n	80006a4 <__aeabi_fdiv+0x64>
 8000682:	2280      	movs	r2, #128	; 0x80
 8000684:	00d8      	lsls	r0, r3, #3
 8000686:	04d2      	lsls	r2, r2, #19
 8000688:	4302      	orrs	r2, r0
 800068a:	4690      	mov	r8, r2
 800068c:	2000      	movs	r0, #0
 800068e:	397f      	subs	r1, #127	; 0x7f
 8000690:	464a      	mov	r2, r9
 8000692:	0033      	movs	r3, r6
 8000694:	1a7f      	subs	r7, r7, r1
 8000696:	4302      	orrs	r2, r0
 8000698:	496c      	ldr	r1, [pc, #432]	; (800084c <__aeabi_fdiv+0x20c>)
 800069a:	0092      	lsls	r2, r2, #2
 800069c:	588a      	ldr	r2, [r1, r2]
 800069e:	4063      	eors	r3, r4
 80006a0:	b2db      	uxtb	r3, r3
 80006a2:	4697      	mov	pc, r2
 80006a4:	2b00      	cmp	r3, #0
 80006a6:	d16d      	bne.n	8000784 <__aeabi_fdiv+0x144>
 80006a8:	2002      	movs	r0, #2
 80006aa:	3fff      	subs	r7, #255	; 0xff
 80006ac:	e033      	b.n	8000716 <__aeabi_fdiv+0xd6>
 80006ae:	2300      	movs	r3, #0
 80006b0:	4698      	mov	r8, r3
 80006b2:	0026      	movs	r6, r4
 80006b4:	4645      	mov	r5, r8
 80006b6:	4682      	mov	sl, r0
 80006b8:	4653      	mov	r3, sl
 80006ba:	2b02      	cmp	r3, #2
 80006bc:	d100      	bne.n	80006c0 <__aeabi_fdiv+0x80>
 80006be:	e07f      	b.n	80007c0 <__aeabi_fdiv+0x180>
 80006c0:	2b03      	cmp	r3, #3
 80006c2:	d100      	bne.n	80006c6 <__aeabi_fdiv+0x86>
 80006c4:	e094      	b.n	80007f0 <__aeabi_fdiv+0x1b0>
 80006c6:	2b01      	cmp	r3, #1
 80006c8:	d017      	beq.n	80006fa <__aeabi_fdiv+0xba>
 80006ca:	0038      	movs	r0, r7
 80006cc:	307f      	adds	r0, #127	; 0x7f
 80006ce:	2800      	cmp	r0, #0
 80006d0:	dd5f      	ble.n	8000792 <__aeabi_fdiv+0x152>
 80006d2:	076b      	lsls	r3, r5, #29
 80006d4:	d004      	beq.n	80006e0 <__aeabi_fdiv+0xa0>
 80006d6:	230f      	movs	r3, #15
 80006d8:	402b      	ands	r3, r5
 80006da:	2b04      	cmp	r3, #4
 80006dc:	d000      	beq.n	80006e0 <__aeabi_fdiv+0xa0>
 80006de:	3504      	adds	r5, #4
 80006e0:	012b      	lsls	r3, r5, #4
 80006e2:	d503      	bpl.n	80006ec <__aeabi_fdiv+0xac>
 80006e4:	0038      	movs	r0, r7
 80006e6:	4b5a      	ldr	r3, [pc, #360]	; (8000850 <__aeabi_fdiv+0x210>)
 80006e8:	3080      	adds	r0, #128	; 0x80
 80006ea:	401d      	ands	r5, r3
 80006ec:	28fe      	cmp	r0, #254	; 0xfe
 80006ee:	dc67      	bgt.n	80007c0 <__aeabi_fdiv+0x180>
 80006f0:	01ad      	lsls	r5, r5, #6
 80006f2:	0a6d      	lsrs	r5, r5, #9
 80006f4:	b2c0      	uxtb	r0, r0
 80006f6:	e002      	b.n	80006fe <__aeabi_fdiv+0xbe>
 80006f8:	001e      	movs	r6, r3
 80006fa:	2000      	movs	r0, #0
 80006fc:	2500      	movs	r5, #0
 80006fe:	05c0      	lsls	r0, r0, #23
 8000700:	4328      	orrs	r0, r5
 8000702:	07f6      	lsls	r6, r6, #31
 8000704:	4330      	orrs	r0, r6
 8000706:	bce0      	pop	{r5, r6, r7}
 8000708:	46ba      	mov	sl, r7
 800070a:	46b1      	mov	r9, r6
 800070c:	46a8      	mov	r8, r5
 800070e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000710:	2b00      	cmp	r3, #0
 8000712:	d12b      	bne.n	800076c <__aeabi_fdiv+0x12c>
 8000714:	2001      	movs	r0, #1
 8000716:	464a      	mov	r2, r9
 8000718:	0033      	movs	r3, r6
 800071a:	494e      	ldr	r1, [pc, #312]	; (8000854 <__aeabi_fdiv+0x214>)
 800071c:	4302      	orrs	r2, r0
 800071e:	0092      	lsls	r2, r2, #2
 8000720:	588a      	ldr	r2, [r1, r2]
 8000722:	4063      	eors	r3, r4
 8000724:	b2db      	uxtb	r3, r3
 8000726:	4697      	mov	pc, r2
 8000728:	2d00      	cmp	r5, #0
 800072a:	d113      	bne.n	8000754 <__aeabi_fdiv+0x114>
 800072c:	2304      	movs	r3, #4
 800072e:	4699      	mov	r9, r3
 8000730:	3b03      	subs	r3, #3
 8000732:	2700      	movs	r7, #0
 8000734:	469a      	mov	sl, r3
 8000736:	e79a      	b.n	800066e <__aeabi_fdiv+0x2e>
 8000738:	2d00      	cmp	r5, #0
 800073a:	d105      	bne.n	8000748 <__aeabi_fdiv+0x108>
 800073c:	2308      	movs	r3, #8
 800073e:	4699      	mov	r9, r3
 8000740:	3b06      	subs	r3, #6
 8000742:	27ff      	movs	r7, #255	; 0xff
 8000744:	469a      	mov	sl, r3
 8000746:	e792      	b.n	800066e <__aeabi_fdiv+0x2e>
 8000748:	230c      	movs	r3, #12
 800074a:	4699      	mov	r9, r3
 800074c:	3b09      	subs	r3, #9
 800074e:	27ff      	movs	r7, #255	; 0xff
 8000750:	469a      	mov	sl, r3
 8000752:	e78c      	b.n	800066e <__aeabi_fdiv+0x2e>
 8000754:	0028      	movs	r0, r5
 8000756:	f000 fa3b 	bl	8000bd0 <__clzsi2>
 800075a:	2776      	movs	r7, #118	; 0x76
 800075c:	1f43      	subs	r3, r0, #5
 800075e:	409d      	lsls	r5, r3
 8000760:	2300      	movs	r3, #0
 8000762:	427f      	negs	r7, r7
 8000764:	4699      	mov	r9, r3
 8000766:	469a      	mov	sl, r3
 8000768:	1a3f      	subs	r7, r7, r0
 800076a:	e780      	b.n	800066e <__aeabi_fdiv+0x2e>
 800076c:	0018      	movs	r0, r3
 800076e:	f000 fa2f 	bl	8000bd0 <__clzsi2>
 8000772:	4642      	mov	r2, r8
 8000774:	1f43      	subs	r3, r0, #5
 8000776:	2176      	movs	r1, #118	; 0x76
 8000778:	409a      	lsls	r2, r3
 800077a:	4249      	negs	r1, r1
 800077c:	1a09      	subs	r1, r1, r0
 800077e:	4690      	mov	r8, r2
 8000780:	2000      	movs	r0, #0
 8000782:	e785      	b.n	8000690 <__aeabi_fdiv+0x50>
 8000784:	21ff      	movs	r1, #255	; 0xff
 8000786:	2003      	movs	r0, #3
 8000788:	e782      	b.n	8000690 <__aeabi_fdiv+0x50>
 800078a:	001e      	movs	r6, r3
 800078c:	20ff      	movs	r0, #255	; 0xff
 800078e:	2500      	movs	r5, #0
 8000790:	e7b5      	b.n	80006fe <__aeabi_fdiv+0xbe>
 8000792:	2301      	movs	r3, #1
 8000794:	1a1b      	subs	r3, r3, r0
 8000796:	2b1b      	cmp	r3, #27
 8000798:	dcaf      	bgt.n	80006fa <__aeabi_fdiv+0xba>
 800079a:	379e      	adds	r7, #158	; 0x9e
 800079c:	0029      	movs	r1, r5
 800079e:	40bd      	lsls	r5, r7
 80007a0:	40d9      	lsrs	r1, r3
 80007a2:	1e6a      	subs	r2, r5, #1
 80007a4:	4195      	sbcs	r5, r2
 80007a6:	430d      	orrs	r5, r1
 80007a8:	076b      	lsls	r3, r5, #29
 80007aa:	d004      	beq.n	80007b6 <__aeabi_fdiv+0x176>
 80007ac:	230f      	movs	r3, #15
 80007ae:	402b      	ands	r3, r5
 80007b0:	2b04      	cmp	r3, #4
 80007b2:	d000      	beq.n	80007b6 <__aeabi_fdiv+0x176>
 80007b4:	3504      	adds	r5, #4
 80007b6:	016b      	lsls	r3, r5, #5
 80007b8:	d544      	bpl.n	8000844 <__aeabi_fdiv+0x204>
 80007ba:	2001      	movs	r0, #1
 80007bc:	2500      	movs	r5, #0
 80007be:	e79e      	b.n	80006fe <__aeabi_fdiv+0xbe>
 80007c0:	20ff      	movs	r0, #255	; 0xff
 80007c2:	2500      	movs	r5, #0
 80007c4:	e79b      	b.n	80006fe <__aeabi_fdiv+0xbe>
 80007c6:	2580      	movs	r5, #128	; 0x80
 80007c8:	2600      	movs	r6, #0
 80007ca:	20ff      	movs	r0, #255	; 0xff
 80007cc:	03ed      	lsls	r5, r5, #15
 80007ce:	e796      	b.n	80006fe <__aeabi_fdiv+0xbe>
 80007d0:	2300      	movs	r3, #0
 80007d2:	4698      	mov	r8, r3
 80007d4:	2080      	movs	r0, #128	; 0x80
 80007d6:	03c0      	lsls	r0, r0, #15
 80007d8:	4205      	tst	r5, r0
 80007da:	d009      	beq.n	80007f0 <__aeabi_fdiv+0x1b0>
 80007dc:	4643      	mov	r3, r8
 80007de:	4203      	tst	r3, r0
 80007e0:	d106      	bne.n	80007f0 <__aeabi_fdiv+0x1b0>
 80007e2:	4645      	mov	r5, r8
 80007e4:	4305      	orrs	r5, r0
 80007e6:	026d      	lsls	r5, r5, #9
 80007e8:	0026      	movs	r6, r4
 80007ea:	20ff      	movs	r0, #255	; 0xff
 80007ec:	0a6d      	lsrs	r5, r5, #9
 80007ee:	e786      	b.n	80006fe <__aeabi_fdiv+0xbe>
 80007f0:	2080      	movs	r0, #128	; 0x80
 80007f2:	03c0      	lsls	r0, r0, #15
 80007f4:	4305      	orrs	r5, r0
 80007f6:	026d      	lsls	r5, r5, #9
 80007f8:	20ff      	movs	r0, #255	; 0xff
 80007fa:	0a6d      	lsrs	r5, r5, #9
 80007fc:	e77f      	b.n	80006fe <__aeabi_fdiv+0xbe>
 80007fe:	4641      	mov	r1, r8
 8000800:	016a      	lsls	r2, r5, #5
 8000802:	0148      	lsls	r0, r1, #5
 8000804:	4282      	cmp	r2, r0
 8000806:	d219      	bcs.n	800083c <__aeabi_fdiv+0x1fc>
 8000808:	211b      	movs	r1, #27
 800080a:	2500      	movs	r5, #0
 800080c:	3f01      	subs	r7, #1
 800080e:	2601      	movs	r6, #1
 8000810:	0014      	movs	r4, r2
 8000812:	006d      	lsls	r5, r5, #1
 8000814:	0052      	lsls	r2, r2, #1
 8000816:	2c00      	cmp	r4, #0
 8000818:	db01      	blt.n	800081e <__aeabi_fdiv+0x1de>
 800081a:	4290      	cmp	r0, r2
 800081c:	d801      	bhi.n	8000822 <__aeabi_fdiv+0x1e2>
 800081e:	1a12      	subs	r2, r2, r0
 8000820:	4335      	orrs	r5, r6
 8000822:	3901      	subs	r1, #1
 8000824:	2900      	cmp	r1, #0
 8000826:	d1f3      	bne.n	8000810 <__aeabi_fdiv+0x1d0>
 8000828:	1e50      	subs	r0, r2, #1
 800082a:	4182      	sbcs	r2, r0
 800082c:	0038      	movs	r0, r7
 800082e:	307f      	adds	r0, #127	; 0x7f
 8000830:	001e      	movs	r6, r3
 8000832:	4315      	orrs	r5, r2
 8000834:	2800      	cmp	r0, #0
 8000836:	dd00      	ble.n	800083a <__aeabi_fdiv+0x1fa>
 8000838:	e74b      	b.n	80006d2 <__aeabi_fdiv+0x92>
 800083a:	e7aa      	b.n	8000792 <__aeabi_fdiv+0x152>
 800083c:	211a      	movs	r1, #26
 800083e:	2501      	movs	r5, #1
 8000840:	1a12      	subs	r2, r2, r0
 8000842:	e7e4      	b.n	800080e <__aeabi_fdiv+0x1ce>
 8000844:	01ad      	lsls	r5, r5, #6
 8000846:	2000      	movs	r0, #0
 8000848:	0a6d      	lsrs	r5, r5, #9
 800084a:	e758      	b.n	80006fe <__aeabi_fdiv+0xbe>
 800084c:	080071ac 	.word	0x080071ac
 8000850:	f7ffffff 	.word	0xf7ffffff
 8000854:	080071ec 	.word	0x080071ec

08000858 <__aeabi_fmul>:
 8000858:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800085a:	4657      	mov	r7, sl
 800085c:	464e      	mov	r6, r9
 800085e:	4645      	mov	r5, r8
 8000860:	46de      	mov	lr, fp
 8000862:	0244      	lsls	r4, r0, #9
 8000864:	b5e0      	push	{r5, r6, r7, lr}
 8000866:	0045      	lsls	r5, r0, #1
 8000868:	1c0f      	adds	r7, r1, #0
 800086a:	0a64      	lsrs	r4, r4, #9
 800086c:	0e2d      	lsrs	r5, r5, #24
 800086e:	0fc6      	lsrs	r6, r0, #31
 8000870:	2d00      	cmp	r5, #0
 8000872:	d047      	beq.n	8000904 <__aeabi_fmul+0xac>
 8000874:	2dff      	cmp	r5, #255	; 0xff
 8000876:	d04d      	beq.n	8000914 <__aeabi_fmul+0xbc>
 8000878:	2300      	movs	r3, #0
 800087a:	2080      	movs	r0, #128	; 0x80
 800087c:	469a      	mov	sl, r3
 800087e:	469b      	mov	fp, r3
 8000880:	00e4      	lsls	r4, r4, #3
 8000882:	04c0      	lsls	r0, r0, #19
 8000884:	4304      	orrs	r4, r0
 8000886:	3d7f      	subs	r5, #127	; 0x7f
 8000888:	0278      	lsls	r0, r7, #9
 800088a:	0a43      	lsrs	r3, r0, #9
 800088c:	4699      	mov	r9, r3
 800088e:	007a      	lsls	r2, r7, #1
 8000890:	0ffb      	lsrs	r3, r7, #31
 8000892:	4698      	mov	r8, r3
 8000894:	0e12      	lsrs	r2, r2, #24
 8000896:	464b      	mov	r3, r9
 8000898:	d044      	beq.n	8000924 <__aeabi_fmul+0xcc>
 800089a:	2aff      	cmp	r2, #255	; 0xff
 800089c:	d011      	beq.n	80008c2 <__aeabi_fmul+0x6a>
 800089e:	00d8      	lsls	r0, r3, #3
 80008a0:	2380      	movs	r3, #128	; 0x80
 80008a2:	04db      	lsls	r3, r3, #19
 80008a4:	4303      	orrs	r3, r0
 80008a6:	4699      	mov	r9, r3
 80008a8:	2000      	movs	r0, #0
 80008aa:	3a7f      	subs	r2, #127	; 0x7f
 80008ac:	18ad      	adds	r5, r5, r2
 80008ae:	4647      	mov	r7, r8
 80008b0:	4653      	mov	r3, sl
 80008b2:	4077      	eors	r7, r6
 80008b4:	1c69      	adds	r1, r5, #1
 80008b6:	2b0f      	cmp	r3, #15
 80008b8:	d83f      	bhi.n	800093a <__aeabi_fmul+0xe2>
 80008ba:	4a72      	ldr	r2, [pc, #456]	; (8000a84 <__aeabi_fmul+0x22c>)
 80008bc:	009b      	lsls	r3, r3, #2
 80008be:	58d3      	ldr	r3, [r2, r3]
 80008c0:	469f      	mov	pc, r3
 80008c2:	35ff      	adds	r5, #255	; 0xff
 80008c4:	2b00      	cmp	r3, #0
 80008c6:	d000      	beq.n	80008ca <__aeabi_fmul+0x72>
 80008c8:	e079      	b.n	80009be <__aeabi_fmul+0x166>
 80008ca:	4652      	mov	r2, sl
 80008cc:	2302      	movs	r3, #2
 80008ce:	431a      	orrs	r2, r3
 80008d0:	4692      	mov	sl, r2
 80008d2:	2002      	movs	r0, #2
 80008d4:	e7eb      	b.n	80008ae <__aeabi_fmul+0x56>
 80008d6:	4647      	mov	r7, r8
 80008d8:	464c      	mov	r4, r9
 80008da:	4683      	mov	fp, r0
 80008dc:	465b      	mov	r3, fp
 80008de:	2b02      	cmp	r3, #2
 80008e0:	d028      	beq.n	8000934 <__aeabi_fmul+0xdc>
 80008e2:	2b03      	cmp	r3, #3
 80008e4:	d100      	bne.n	80008e8 <__aeabi_fmul+0x90>
 80008e6:	e0c6      	b.n	8000a76 <__aeabi_fmul+0x21e>
 80008e8:	2b01      	cmp	r3, #1
 80008ea:	d14f      	bne.n	800098c <__aeabi_fmul+0x134>
 80008ec:	2000      	movs	r0, #0
 80008ee:	2400      	movs	r4, #0
 80008f0:	05c0      	lsls	r0, r0, #23
 80008f2:	07ff      	lsls	r7, r7, #31
 80008f4:	4320      	orrs	r0, r4
 80008f6:	4338      	orrs	r0, r7
 80008f8:	bcf0      	pop	{r4, r5, r6, r7}
 80008fa:	46bb      	mov	fp, r7
 80008fc:	46b2      	mov	sl, r6
 80008fe:	46a9      	mov	r9, r5
 8000900:	46a0      	mov	r8, r4
 8000902:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000904:	2c00      	cmp	r4, #0
 8000906:	d171      	bne.n	80009ec <__aeabi_fmul+0x194>
 8000908:	2304      	movs	r3, #4
 800090a:	469a      	mov	sl, r3
 800090c:	3b03      	subs	r3, #3
 800090e:	2500      	movs	r5, #0
 8000910:	469b      	mov	fp, r3
 8000912:	e7b9      	b.n	8000888 <__aeabi_fmul+0x30>
 8000914:	2c00      	cmp	r4, #0
 8000916:	d163      	bne.n	80009e0 <__aeabi_fmul+0x188>
 8000918:	2308      	movs	r3, #8
 800091a:	469a      	mov	sl, r3
 800091c:	3b06      	subs	r3, #6
 800091e:	25ff      	movs	r5, #255	; 0xff
 8000920:	469b      	mov	fp, r3
 8000922:	e7b1      	b.n	8000888 <__aeabi_fmul+0x30>
 8000924:	2b00      	cmp	r3, #0
 8000926:	d150      	bne.n	80009ca <__aeabi_fmul+0x172>
 8000928:	4652      	mov	r2, sl
 800092a:	3301      	adds	r3, #1
 800092c:	431a      	orrs	r2, r3
 800092e:	4692      	mov	sl, r2
 8000930:	2001      	movs	r0, #1
 8000932:	e7bc      	b.n	80008ae <__aeabi_fmul+0x56>
 8000934:	20ff      	movs	r0, #255	; 0xff
 8000936:	2400      	movs	r4, #0
 8000938:	e7da      	b.n	80008f0 <__aeabi_fmul+0x98>
 800093a:	4648      	mov	r0, r9
 800093c:	0c26      	lsrs	r6, r4, #16
 800093e:	0424      	lsls	r4, r4, #16
 8000940:	0c22      	lsrs	r2, r4, #16
 8000942:	0404      	lsls	r4, r0, #16
 8000944:	0c24      	lsrs	r4, r4, #16
 8000946:	464b      	mov	r3, r9
 8000948:	0020      	movs	r0, r4
 800094a:	0c1b      	lsrs	r3, r3, #16
 800094c:	4350      	muls	r0, r2
 800094e:	4374      	muls	r4, r6
 8000950:	435a      	muls	r2, r3
 8000952:	435e      	muls	r6, r3
 8000954:	1912      	adds	r2, r2, r4
 8000956:	0c03      	lsrs	r3, r0, #16
 8000958:	189b      	adds	r3, r3, r2
 800095a:	429c      	cmp	r4, r3
 800095c:	d903      	bls.n	8000966 <__aeabi_fmul+0x10e>
 800095e:	2280      	movs	r2, #128	; 0x80
 8000960:	0252      	lsls	r2, r2, #9
 8000962:	4694      	mov	ip, r2
 8000964:	4466      	add	r6, ip
 8000966:	0400      	lsls	r0, r0, #16
 8000968:	041a      	lsls	r2, r3, #16
 800096a:	0c00      	lsrs	r0, r0, #16
 800096c:	1812      	adds	r2, r2, r0
 800096e:	0194      	lsls	r4, r2, #6
 8000970:	1e60      	subs	r0, r4, #1
 8000972:	4184      	sbcs	r4, r0
 8000974:	0c1b      	lsrs	r3, r3, #16
 8000976:	0e92      	lsrs	r2, r2, #26
 8000978:	199b      	adds	r3, r3, r6
 800097a:	4314      	orrs	r4, r2
 800097c:	019b      	lsls	r3, r3, #6
 800097e:	431c      	orrs	r4, r3
 8000980:	011b      	lsls	r3, r3, #4
 8000982:	d572      	bpl.n	8000a6a <__aeabi_fmul+0x212>
 8000984:	2001      	movs	r0, #1
 8000986:	0863      	lsrs	r3, r4, #1
 8000988:	4004      	ands	r4, r0
 800098a:	431c      	orrs	r4, r3
 800098c:	0008      	movs	r0, r1
 800098e:	307f      	adds	r0, #127	; 0x7f
 8000990:	2800      	cmp	r0, #0
 8000992:	dd3c      	ble.n	8000a0e <__aeabi_fmul+0x1b6>
 8000994:	0763      	lsls	r3, r4, #29
 8000996:	d004      	beq.n	80009a2 <__aeabi_fmul+0x14a>
 8000998:	230f      	movs	r3, #15
 800099a:	4023      	ands	r3, r4
 800099c:	2b04      	cmp	r3, #4
 800099e:	d000      	beq.n	80009a2 <__aeabi_fmul+0x14a>
 80009a0:	3404      	adds	r4, #4
 80009a2:	0123      	lsls	r3, r4, #4
 80009a4:	d503      	bpl.n	80009ae <__aeabi_fmul+0x156>
 80009a6:	3180      	adds	r1, #128	; 0x80
 80009a8:	0008      	movs	r0, r1
 80009aa:	4b37      	ldr	r3, [pc, #220]	; (8000a88 <__aeabi_fmul+0x230>)
 80009ac:	401c      	ands	r4, r3
 80009ae:	28fe      	cmp	r0, #254	; 0xfe
 80009b0:	dcc0      	bgt.n	8000934 <__aeabi_fmul+0xdc>
 80009b2:	01a4      	lsls	r4, r4, #6
 80009b4:	0a64      	lsrs	r4, r4, #9
 80009b6:	b2c0      	uxtb	r0, r0
 80009b8:	e79a      	b.n	80008f0 <__aeabi_fmul+0x98>
 80009ba:	0037      	movs	r7, r6
 80009bc:	e78e      	b.n	80008dc <__aeabi_fmul+0x84>
 80009be:	4652      	mov	r2, sl
 80009c0:	2303      	movs	r3, #3
 80009c2:	431a      	orrs	r2, r3
 80009c4:	4692      	mov	sl, r2
 80009c6:	2003      	movs	r0, #3
 80009c8:	e771      	b.n	80008ae <__aeabi_fmul+0x56>
 80009ca:	4648      	mov	r0, r9
 80009cc:	f000 f900 	bl	8000bd0 <__clzsi2>
 80009d0:	464a      	mov	r2, r9
 80009d2:	1f43      	subs	r3, r0, #5
 80009d4:	409a      	lsls	r2, r3
 80009d6:	1a2d      	subs	r5, r5, r0
 80009d8:	4691      	mov	r9, r2
 80009da:	2000      	movs	r0, #0
 80009dc:	3d76      	subs	r5, #118	; 0x76
 80009de:	e766      	b.n	80008ae <__aeabi_fmul+0x56>
 80009e0:	230c      	movs	r3, #12
 80009e2:	469a      	mov	sl, r3
 80009e4:	3b09      	subs	r3, #9
 80009e6:	25ff      	movs	r5, #255	; 0xff
 80009e8:	469b      	mov	fp, r3
 80009ea:	e74d      	b.n	8000888 <__aeabi_fmul+0x30>
 80009ec:	0020      	movs	r0, r4
 80009ee:	f000 f8ef 	bl	8000bd0 <__clzsi2>
 80009f2:	2576      	movs	r5, #118	; 0x76
 80009f4:	1f43      	subs	r3, r0, #5
 80009f6:	409c      	lsls	r4, r3
 80009f8:	2300      	movs	r3, #0
 80009fa:	426d      	negs	r5, r5
 80009fc:	469a      	mov	sl, r3
 80009fe:	469b      	mov	fp, r3
 8000a00:	1a2d      	subs	r5, r5, r0
 8000a02:	e741      	b.n	8000888 <__aeabi_fmul+0x30>
 8000a04:	2480      	movs	r4, #128	; 0x80
 8000a06:	2700      	movs	r7, #0
 8000a08:	20ff      	movs	r0, #255	; 0xff
 8000a0a:	03e4      	lsls	r4, r4, #15
 8000a0c:	e770      	b.n	80008f0 <__aeabi_fmul+0x98>
 8000a0e:	2301      	movs	r3, #1
 8000a10:	1a1b      	subs	r3, r3, r0
 8000a12:	2b1b      	cmp	r3, #27
 8000a14:	dd00      	ble.n	8000a18 <__aeabi_fmul+0x1c0>
 8000a16:	e769      	b.n	80008ec <__aeabi_fmul+0x94>
 8000a18:	319e      	adds	r1, #158	; 0x9e
 8000a1a:	0020      	movs	r0, r4
 8000a1c:	408c      	lsls	r4, r1
 8000a1e:	40d8      	lsrs	r0, r3
 8000a20:	1e63      	subs	r3, r4, #1
 8000a22:	419c      	sbcs	r4, r3
 8000a24:	4304      	orrs	r4, r0
 8000a26:	0763      	lsls	r3, r4, #29
 8000a28:	d004      	beq.n	8000a34 <__aeabi_fmul+0x1dc>
 8000a2a:	230f      	movs	r3, #15
 8000a2c:	4023      	ands	r3, r4
 8000a2e:	2b04      	cmp	r3, #4
 8000a30:	d000      	beq.n	8000a34 <__aeabi_fmul+0x1dc>
 8000a32:	3404      	adds	r4, #4
 8000a34:	0163      	lsls	r3, r4, #5
 8000a36:	d51a      	bpl.n	8000a6e <__aeabi_fmul+0x216>
 8000a38:	2001      	movs	r0, #1
 8000a3a:	2400      	movs	r4, #0
 8000a3c:	e758      	b.n	80008f0 <__aeabi_fmul+0x98>
 8000a3e:	2080      	movs	r0, #128	; 0x80
 8000a40:	03c0      	lsls	r0, r0, #15
 8000a42:	4204      	tst	r4, r0
 8000a44:	d009      	beq.n	8000a5a <__aeabi_fmul+0x202>
 8000a46:	464b      	mov	r3, r9
 8000a48:	4203      	tst	r3, r0
 8000a4a:	d106      	bne.n	8000a5a <__aeabi_fmul+0x202>
 8000a4c:	464c      	mov	r4, r9
 8000a4e:	4304      	orrs	r4, r0
 8000a50:	0264      	lsls	r4, r4, #9
 8000a52:	4647      	mov	r7, r8
 8000a54:	20ff      	movs	r0, #255	; 0xff
 8000a56:	0a64      	lsrs	r4, r4, #9
 8000a58:	e74a      	b.n	80008f0 <__aeabi_fmul+0x98>
 8000a5a:	2080      	movs	r0, #128	; 0x80
 8000a5c:	03c0      	lsls	r0, r0, #15
 8000a5e:	4304      	orrs	r4, r0
 8000a60:	0264      	lsls	r4, r4, #9
 8000a62:	0037      	movs	r7, r6
 8000a64:	20ff      	movs	r0, #255	; 0xff
 8000a66:	0a64      	lsrs	r4, r4, #9
 8000a68:	e742      	b.n	80008f0 <__aeabi_fmul+0x98>
 8000a6a:	0029      	movs	r1, r5
 8000a6c:	e78e      	b.n	800098c <__aeabi_fmul+0x134>
 8000a6e:	01a4      	lsls	r4, r4, #6
 8000a70:	2000      	movs	r0, #0
 8000a72:	0a64      	lsrs	r4, r4, #9
 8000a74:	e73c      	b.n	80008f0 <__aeabi_fmul+0x98>
 8000a76:	2080      	movs	r0, #128	; 0x80
 8000a78:	03c0      	lsls	r0, r0, #15
 8000a7a:	4304      	orrs	r4, r0
 8000a7c:	0264      	lsls	r4, r4, #9
 8000a7e:	20ff      	movs	r0, #255	; 0xff
 8000a80:	0a64      	lsrs	r4, r4, #9
 8000a82:	e735      	b.n	80008f0 <__aeabi_fmul+0x98>
 8000a84:	0800722c 	.word	0x0800722c
 8000a88:	f7ffffff 	.word	0xf7ffffff

08000a8c <__aeabi_f2iz>:
 8000a8c:	0241      	lsls	r1, r0, #9
 8000a8e:	0042      	lsls	r2, r0, #1
 8000a90:	0fc3      	lsrs	r3, r0, #31
 8000a92:	0a49      	lsrs	r1, r1, #9
 8000a94:	2000      	movs	r0, #0
 8000a96:	0e12      	lsrs	r2, r2, #24
 8000a98:	2a7e      	cmp	r2, #126	; 0x7e
 8000a9a:	d903      	bls.n	8000aa4 <__aeabi_f2iz+0x18>
 8000a9c:	2a9d      	cmp	r2, #157	; 0x9d
 8000a9e:	d902      	bls.n	8000aa6 <__aeabi_f2iz+0x1a>
 8000aa0:	4a09      	ldr	r2, [pc, #36]	; (8000ac8 <__aeabi_f2iz+0x3c>)
 8000aa2:	1898      	adds	r0, r3, r2
 8000aa4:	4770      	bx	lr
 8000aa6:	2080      	movs	r0, #128	; 0x80
 8000aa8:	0400      	lsls	r0, r0, #16
 8000aaa:	4301      	orrs	r1, r0
 8000aac:	2a95      	cmp	r2, #149	; 0x95
 8000aae:	dc07      	bgt.n	8000ac0 <__aeabi_f2iz+0x34>
 8000ab0:	2096      	movs	r0, #150	; 0x96
 8000ab2:	1a82      	subs	r2, r0, r2
 8000ab4:	40d1      	lsrs	r1, r2
 8000ab6:	4248      	negs	r0, r1
 8000ab8:	2b00      	cmp	r3, #0
 8000aba:	d1f3      	bne.n	8000aa4 <__aeabi_f2iz+0x18>
 8000abc:	0008      	movs	r0, r1
 8000abe:	e7f1      	b.n	8000aa4 <__aeabi_f2iz+0x18>
 8000ac0:	3a96      	subs	r2, #150	; 0x96
 8000ac2:	4091      	lsls	r1, r2
 8000ac4:	e7f7      	b.n	8000ab6 <__aeabi_f2iz+0x2a>
 8000ac6:	46c0      	nop			; (mov r8, r8)
 8000ac8:	7fffffff 	.word	0x7fffffff

08000acc <__aeabi_i2f>:
 8000acc:	b570      	push	{r4, r5, r6, lr}
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	d013      	beq.n	8000afa <__aeabi_i2f+0x2e>
 8000ad2:	17c3      	asrs	r3, r0, #31
 8000ad4:	18c5      	adds	r5, r0, r3
 8000ad6:	405d      	eors	r5, r3
 8000ad8:	0fc4      	lsrs	r4, r0, #31
 8000ada:	0028      	movs	r0, r5
 8000adc:	f000 f878 	bl	8000bd0 <__clzsi2>
 8000ae0:	239e      	movs	r3, #158	; 0x9e
 8000ae2:	0001      	movs	r1, r0
 8000ae4:	1a1b      	subs	r3, r3, r0
 8000ae6:	2b96      	cmp	r3, #150	; 0x96
 8000ae8:	dc0f      	bgt.n	8000b0a <__aeabi_i2f+0x3e>
 8000aea:	2808      	cmp	r0, #8
 8000aec:	dd01      	ble.n	8000af2 <__aeabi_i2f+0x26>
 8000aee:	3908      	subs	r1, #8
 8000af0:	408d      	lsls	r5, r1
 8000af2:	026d      	lsls	r5, r5, #9
 8000af4:	0a6d      	lsrs	r5, r5, #9
 8000af6:	b2d8      	uxtb	r0, r3
 8000af8:	e002      	b.n	8000b00 <__aeabi_i2f+0x34>
 8000afa:	2400      	movs	r4, #0
 8000afc:	2000      	movs	r0, #0
 8000afe:	2500      	movs	r5, #0
 8000b00:	05c0      	lsls	r0, r0, #23
 8000b02:	4328      	orrs	r0, r5
 8000b04:	07e4      	lsls	r4, r4, #31
 8000b06:	4320      	orrs	r0, r4
 8000b08:	bd70      	pop	{r4, r5, r6, pc}
 8000b0a:	2b99      	cmp	r3, #153	; 0x99
 8000b0c:	dd0b      	ble.n	8000b26 <__aeabi_i2f+0x5a>
 8000b0e:	2205      	movs	r2, #5
 8000b10:	002e      	movs	r6, r5
 8000b12:	1a12      	subs	r2, r2, r0
 8000b14:	40d6      	lsrs	r6, r2
 8000b16:	0002      	movs	r2, r0
 8000b18:	321b      	adds	r2, #27
 8000b1a:	4095      	lsls	r5, r2
 8000b1c:	0028      	movs	r0, r5
 8000b1e:	1e45      	subs	r5, r0, #1
 8000b20:	41a8      	sbcs	r0, r5
 8000b22:	0035      	movs	r5, r6
 8000b24:	4305      	orrs	r5, r0
 8000b26:	2905      	cmp	r1, #5
 8000b28:	dd01      	ble.n	8000b2e <__aeabi_i2f+0x62>
 8000b2a:	1f4a      	subs	r2, r1, #5
 8000b2c:	4095      	lsls	r5, r2
 8000b2e:	002a      	movs	r2, r5
 8000b30:	4e08      	ldr	r6, [pc, #32]	; (8000b54 <__aeabi_i2f+0x88>)
 8000b32:	4032      	ands	r2, r6
 8000b34:	0768      	lsls	r0, r5, #29
 8000b36:	d009      	beq.n	8000b4c <__aeabi_i2f+0x80>
 8000b38:	200f      	movs	r0, #15
 8000b3a:	4028      	ands	r0, r5
 8000b3c:	2804      	cmp	r0, #4
 8000b3e:	d005      	beq.n	8000b4c <__aeabi_i2f+0x80>
 8000b40:	3204      	adds	r2, #4
 8000b42:	0150      	lsls	r0, r2, #5
 8000b44:	d502      	bpl.n	8000b4c <__aeabi_i2f+0x80>
 8000b46:	239f      	movs	r3, #159	; 0x9f
 8000b48:	4032      	ands	r2, r6
 8000b4a:	1a5b      	subs	r3, r3, r1
 8000b4c:	0192      	lsls	r2, r2, #6
 8000b4e:	0a55      	lsrs	r5, r2, #9
 8000b50:	b2d8      	uxtb	r0, r3
 8000b52:	e7d5      	b.n	8000b00 <__aeabi_i2f+0x34>
 8000b54:	fbffffff 	.word	0xfbffffff

08000b58 <__aeabi_ui2f>:
 8000b58:	b570      	push	{r4, r5, r6, lr}
 8000b5a:	1e05      	subs	r5, r0, #0
 8000b5c:	d00e      	beq.n	8000b7c <__aeabi_ui2f+0x24>
 8000b5e:	f000 f837 	bl	8000bd0 <__clzsi2>
 8000b62:	239e      	movs	r3, #158	; 0x9e
 8000b64:	0004      	movs	r4, r0
 8000b66:	1a1b      	subs	r3, r3, r0
 8000b68:	2b96      	cmp	r3, #150	; 0x96
 8000b6a:	dc0c      	bgt.n	8000b86 <__aeabi_ui2f+0x2e>
 8000b6c:	2808      	cmp	r0, #8
 8000b6e:	dd01      	ble.n	8000b74 <__aeabi_ui2f+0x1c>
 8000b70:	3c08      	subs	r4, #8
 8000b72:	40a5      	lsls	r5, r4
 8000b74:	026d      	lsls	r5, r5, #9
 8000b76:	0a6d      	lsrs	r5, r5, #9
 8000b78:	b2d8      	uxtb	r0, r3
 8000b7a:	e001      	b.n	8000b80 <__aeabi_ui2f+0x28>
 8000b7c:	2000      	movs	r0, #0
 8000b7e:	2500      	movs	r5, #0
 8000b80:	05c0      	lsls	r0, r0, #23
 8000b82:	4328      	orrs	r0, r5
 8000b84:	bd70      	pop	{r4, r5, r6, pc}
 8000b86:	2b99      	cmp	r3, #153	; 0x99
 8000b88:	dd09      	ble.n	8000b9e <__aeabi_ui2f+0x46>
 8000b8a:	0002      	movs	r2, r0
 8000b8c:	0029      	movs	r1, r5
 8000b8e:	321b      	adds	r2, #27
 8000b90:	4091      	lsls	r1, r2
 8000b92:	1e4a      	subs	r2, r1, #1
 8000b94:	4191      	sbcs	r1, r2
 8000b96:	2205      	movs	r2, #5
 8000b98:	1a12      	subs	r2, r2, r0
 8000b9a:	40d5      	lsrs	r5, r2
 8000b9c:	430d      	orrs	r5, r1
 8000b9e:	2c05      	cmp	r4, #5
 8000ba0:	dd01      	ble.n	8000ba6 <__aeabi_ui2f+0x4e>
 8000ba2:	1f62      	subs	r2, r4, #5
 8000ba4:	4095      	lsls	r5, r2
 8000ba6:	0029      	movs	r1, r5
 8000ba8:	4e08      	ldr	r6, [pc, #32]	; (8000bcc <__aeabi_ui2f+0x74>)
 8000baa:	4031      	ands	r1, r6
 8000bac:	076a      	lsls	r2, r5, #29
 8000bae:	d009      	beq.n	8000bc4 <__aeabi_ui2f+0x6c>
 8000bb0:	200f      	movs	r0, #15
 8000bb2:	4028      	ands	r0, r5
 8000bb4:	2804      	cmp	r0, #4
 8000bb6:	d005      	beq.n	8000bc4 <__aeabi_ui2f+0x6c>
 8000bb8:	3104      	adds	r1, #4
 8000bba:	014a      	lsls	r2, r1, #5
 8000bbc:	d502      	bpl.n	8000bc4 <__aeabi_ui2f+0x6c>
 8000bbe:	239f      	movs	r3, #159	; 0x9f
 8000bc0:	4031      	ands	r1, r6
 8000bc2:	1b1b      	subs	r3, r3, r4
 8000bc4:	0189      	lsls	r1, r1, #6
 8000bc6:	0a4d      	lsrs	r5, r1, #9
 8000bc8:	b2d8      	uxtb	r0, r3
 8000bca:	e7d9      	b.n	8000b80 <__aeabi_ui2f+0x28>
 8000bcc:	fbffffff 	.word	0xfbffffff

08000bd0 <__clzsi2>:
 8000bd0:	211c      	movs	r1, #28
 8000bd2:	2301      	movs	r3, #1
 8000bd4:	041b      	lsls	r3, r3, #16
 8000bd6:	4298      	cmp	r0, r3
 8000bd8:	d301      	bcc.n	8000bde <__clzsi2+0xe>
 8000bda:	0c00      	lsrs	r0, r0, #16
 8000bdc:	3910      	subs	r1, #16
 8000bde:	0a1b      	lsrs	r3, r3, #8
 8000be0:	4298      	cmp	r0, r3
 8000be2:	d301      	bcc.n	8000be8 <__clzsi2+0x18>
 8000be4:	0a00      	lsrs	r0, r0, #8
 8000be6:	3908      	subs	r1, #8
 8000be8:	091b      	lsrs	r3, r3, #4
 8000bea:	4298      	cmp	r0, r3
 8000bec:	d301      	bcc.n	8000bf2 <__clzsi2+0x22>
 8000bee:	0900      	lsrs	r0, r0, #4
 8000bf0:	3904      	subs	r1, #4
 8000bf2:	a202      	add	r2, pc, #8	; (adr r2, 8000bfc <__clzsi2+0x2c>)
 8000bf4:	5c10      	ldrb	r0, [r2, r0]
 8000bf6:	1840      	adds	r0, r0, r1
 8000bf8:	4770      	bx	lr
 8000bfa:	46c0      	nop			; (mov r8, r8)
 8000bfc:	02020304 	.word	0x02020304
 8000c00:	01010101 	.word	0x01010101
	...

08000c0c <__clzdi2>:
 8000c0c:	b510      	push	{r4, lr}
 8000c0e:	2900      	cmp	r1, #0
 8000c10:	d103      	bne.n	8000c1a <__clzdi2+0xe>
 8000c12:	f7ff ffdd 	bl	8000bd0 <__clzsi2>
 8000c16:	3020      	adds	r0, #32
 8000c18:	e002      	b.n	8000c20 <__clzdi2+0x14>
 8000c1a:	1c08      	adds	r0, r1, #0
 8000c1c:	f7ff ffd8 	bl	8000bd0 <__clzsi2>
 8000c20:	bd10      	pop	{r4, pc}
 8000c22:	46c0      	nop			; (mov r8, r8)

08000c24 <InputSDIO>:
**Name: 	vSpi3Init
**Func: 	Init Spi-3 Config
**Note:
**********************************************************/
void InputSDIO(void)
{
 8000c24:	b590      	push	{r4, r7, lr}
 8000c26:	b089      	sub	sp, #36	; 0x24
 8000c28:	af00      	add	r7, sp, #0


	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c2a:	240c      	movs	r4, #12
 8000c2c:	193b      	adds	r3, r7, r4
 8000c2e:	0018      	movs	r0, r3
 8000c30:	2314      	movs	r3, #20
 8000c32:	001a      	movs	r2, r3
 8000c34:	2100      	movs	r1, #0
 8000c36:	f005 fe04 	bl	8006842 <memset>

	  /* GPIO Ports Clock Enable */
	  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000c3a:	4b16      	ldr	r3, [pc, #88]	; (8000c94 <InputSDIO+0x70>)
 8000c3c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000c3e:	4b15      	ldr	r3, [pc, #84]	; (8000c94 <InputSDIO+0x70>)
 8000c40:	2180      	movs	r1, #128	; 0x80
 8000c42:	430a      	orrs	r2, r1
 8000c44:	62da      	str	r2, [r3, #44]	; 0x2c
 8000c46:	4b13      	ldr	r3, [pc, #76]	; (8000c94 <InputSDIO+0x70>)
 8000c48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000c4a:	2280      	movs	r2, #128	; 0x80
 8000c4c:	4013      	ands	r3, r2
 8000c4e:	60bb      	str	r3, [r7, #8]
 8000c50:	68bb      	ldr	r3, [r7, #8]
	  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c52:	4b10      	ldr	r3, [pc, #64]	; (8000c94 <InputSDIO+0x70>)
 8000c54:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000c56:	4b0f      	ldr	r3, [pc, #60]	; (8000c94 <InputSDIO+0x70>)
 8000c58:	2101      	movs	r1, #1
 8000c5a:	430a      	orrs	r2, r1
 8000c5c:	62da      	str	r2, [r3, #44]	; 0x2c
 8000c5e:	4b0d      	ldr	r3, [pc, #52]	; (8000c94 <InputSDIO+0x70>)
 8000c60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000c62:	2201      	movs	r2, #1
 8000c64:	4013      	ands	r3, r2
 8000c66:	607b      	str	r3, [r7, #4]
 8000c68:	687b      	ldr	r3, [r7, #4]

	  /*Configure GPIO pin : GPO3_Pin */
	  GPIO_InitStruct.Pin = SDIO_Pin;
 8000c6a:	193b      	adds	r3, r7, r4
 8000c6c:	2280      	movs	r2, #128	; 0x80
 8000c6e:	00d2      	lsls	r2, r2, #3
 8000c70:	601a      	str	r2, [r3, #0]
	  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c72:	193b      	adds	r3, r7, r4
 8000c74:	2200      	movs	r2, #0
 8000c76:	605a      	str	r2, [r3, #4]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c78:	193b      	adds	r3, r7, r4
 8000c7a:	2200      	movs	r2, #0
 8000c7c:	609a      	str	r2, [r3, #8]
	  HAL_GPIO_Init(SDIO_GPIO_Port, &GPIO_InitStruct);
 8000c7e:	193a      	adds	r2, r7, r4
 8000c80:	23a0      	movs	r3, #160	; 0xa0
 8000c82:	05db      	lsls	r3, r3, #23
 8000c84:	0011      	movs	r1, r2
 8000c86:	0018      	movs	r0, r3
 8000c88:	f002 ff28 	bl	8003adc <HAL_GPIO_Init>
}
 8000c8c:	46c0      	nop			; (mov r8, r8)
 8000c8e:	46bd      	mov	sp, r7
 8000c90:	b009      	add	sp, #36	; 0x24
 8000c92:	bd90      	pop	{r4, r7, pc}
 8000c94:	40021000 	.word	0x40021000

08000c98 <OutputSDIO>:
void OutputSDIO(){
 8000c98:	b590      	push	{r4, r7, lr}
 8000c9a:	b089      	sub	sp, #36	; 0x24
 8000c9c:	af00      	add	r7, sp, #0
	 GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c9e:	240c      	movs	r4, #12
 8000ca0:	193b      	adds	r3, r7, r4
 8000ca2:	0018      	movs	r0, r3
 8000ca4:	2314      	movs	r3, #20
 8000ca6:	001a      	movs	r2, r3
 8000ca8:	2100      	movs	r1, #0
 8000caa:	f005 fdca 	bl	8006842 <memset>

	  /* GPIO Ports Clock Enable */
	  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000cae:	4b1c      	ldr	r3, [pc, #112]	; (8000d20 <OutputSDIO+0x88>)
 8000cb0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000cb2:	4b1b      	ldr	r3, [pc, #108]	; (8000d20 <OutputSDIO+0x88>)
 8000cb4:	2180      	movs	r1, #128	; 0x80
 8000cb6:	430a      	orrs	r2, r1
 8000cb8:	62da      	str	r2, [r3, #44]	; 0x2c
 8000cba:	4b19      	ldr	r3, [pc, #100]	; (8000d20 <OutputSDIO+0x88>)
 8000cbc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000cbe:	2280      	movs	r2, #128	; 0x80
 8000cc0:	4013      	ands	r3, r2
 8000cc2:	60bb      	str	r3, [r7, #8]
 8000cc4:	68bb      	ldr	r3, [r7, #8]
	  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cc6:	4b16      	ldr	r3, [pc, #88]	; (8000d20 <OutputSDIO+0x88>)
 8000cc8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000cca:	4b15      	ldr	r3, [pc, #84]	; (8000d20 <OutputSDIO+0x88>)
 8000ccc:	2101      	movs	r1, #1
 8000cce:	430a      	orrs	r2, r1
 8000cd0:	62da      	str	r2, [r3, #44]	; 0x2c
 8000cd2:	4b13      	ldr	r3, [pc, #76]	; (8000d20 <OutputSDIO+0x88>)
 8000cd4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000cd6:	2201      	movs	r2, #1
 8000cd8:	4013      	ands	r3, r2
 8000cda:	607b      	str	r3, [r7, #4]
 8000cdc:	687b      	ldr	r3, [r7, #4]

	  /*Configure GPIO pin Output Level */
	  HAL_GPIO_WritePin(SDIO_GPIO_Port, SDIO_Pin, GPIO_PIN_RESET);
 8000cde:	2380      	movs	r3, #128	; 0x80
 8000ce0:	00d9      	lsls	r1, r3, #3
 8000ce2:	23a0      	movs	r3, #160	; 0xa0
 8000ce4:	05db      	lsls	r3, r3, #23
 8000ce6:	2200      	movs	r2, #0
 8000ce8:	0018      	movs	r0, r3
 8000cea:	f003 f954 	bl	8003f96 <HAL_GPIO_WritePin>

	  /*Configure GPIO pins : CSB_Pin FCSB_Pin SCLK_Pin SDIO_Pin */
	  GPIO_InitStruct.Pin = SDIO_Pin;
 8000cee:	193b      	adds	r3, r7, r4
 8000cf0:	2280      	movs	r2, #128	; 0x80
 8000cf2:	00d2      	lsls	r2, r2, #3
 8000cf4:	601a      	str	r2, [r3, #0]
	  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cf6:	193b      	adds	r3, r7, r4
 8000cf8:	2201      	movs	r2, #1
 8000cfa:	605a      	str	r2, [r3, #4]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cfc:	193b      	adds	r3, r7, r4
 8000cfe:	2200      	movs	r2, #0
 8000d00:	609a      	str	r2, [r3, #8]
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d02:	193b      	adds	r3, r7, r4
 8000d04:	2200      	movs	r2, #0
 8000d06:	60da      	str	r2, [r3, #12]
	  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d08:	193a      	adds	r2, r7, r4
 8000d0a:	23a0      	movs	r3, #160	; 0xa0
 8000d0c:	05db      	lsls	r3, r3, #23
 8000d0e:	0011      	movs	r1, r2
 8000d10:	0018      	movs	r0, r3
 8000d12:	f002 fee3 	bl	8003adc <HAL_GPIO_Init>


}
 8000d16:	46c0      	nop			; (mov r8, r8)
 8000d18:	46bd      	mov	sp, r7
 8000d1a:	b009      	add	sp, #36	; 0x24
 8000d1c:	bd90      	pop	{r4, r7, pc}
 8000d1e:	46c0      	nop			; (mov r8, r8)
 8000d20:	40021000 	.word	0x40021000

08000d24 <OutputSDCK>:

void OutputSDCK(void){
 8000d24:	b590      	push	{r4, r7, lr}
 8000d26:	b089      	sub	sp, #36	; 0x24
 8000d28:	af00      	add	r7, sp, #0

	  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d2a:	240c      	movs	r4, #12
 8000d2c:	193b      	adds	r3, r7, r4
 8000d2e:	0018      	movs	r0, r3
 8000d30:	2314      	movs	r3, #20
 8000d32:	001a      	movs	r2, r3
 8000d34:	2100      	movs	r1, #0
 8000d36:	f005 fd84 	bl	8006842 <memset>

	  	  /* GPIO Ports Clock Enable */
	  	  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000d3a:	4b1c      	ldr	r3, [pc, #112]	; (8000dac <OutputSDCK+0x88>)
 8000d3c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000d3e:	4b1b      	ldr	r3, [pc, #108]	; (8000dac <OutputSDCK+0x88>)
 8000d40:	2180      	movs	r1, #128	; 0x80
 8000d42:	430a      	orrs	r2, r1
 8000d44:	62da      	str	r2, [r3, #44]	; 0x2c
 8000d46:	4b19      	ldr	r3, [pc, #100]	; (8000dac <OutputSDCK+0x88>)
 8000d48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000d4a:	2280      	movs	r2, #128	; 0x80
 8000d4c:	4013      	ands	r3, r2
 8000d4e:	60bb      	str	r3, [r7, #8]
 8000d50:	68bb      	ldr	r3, [r7, #8]
	  	  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d52:	4b16      	ldr	r3, [pc, #88]	; (8000dac <OutputSDCK+0x88>)
 8000d54:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000d56:	4b15      	ldr	r3, [pc, #84]	; (8000dac <OutputSDCK+0x88>)
 8000d58:	2101      	movs	r1, #1
 8000d5a:	430a      	orrs	r2, r1
 8000d5c:	62da      	str	r2, [r3, #44]	; 0x2c
 8000d5e:	4b13      	ldr	r3, [pc, #76]	; (8000dac <OutputSDCK+0x88>)
 8000d60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000d62:	2201      	movs	r2, #1
 8000d64:	4013      	ands	r3, r2
 8000d66:	607b      	str	r3, [r7, #4]
 8000d68:	687b      	ldr	r3, [r7, #4]

	  	  /*Configure GPIO pin Output Level */
	  	  HAL_GPIO_WritePin(SCLK_GPIO_Port, SCLK_Pin, GPIO_PIN_RESET);
 8000d6a:	2380      	movs	r3, #128	; 0x80
 8000d6c:	0099      	lsls	r1, r3, #2
 8000d6e:	23a0      	movs	r3, #160	; 0xa0
 8000d70:	05db      	lsls	r3, r3, #23
 8000d72:	2200      	movs	r2, #0
 8000d74:	0018      	movs	r0, r3
 8000d76:	f003 f90e 	bl	8003f96 <HAL_GPIO_WritePin>

	  	  /*Configure GPIO pins : CSB_Pin FCSB_Pin SCLK_Pin SDIO_Pin */
	  	  GPIO_InitStruct.Pin = SCLK_Pin;
 8000d7a:	193b      	adds	r3, r7, r4
 8000d7c:	2280      	movs	r2, #128	; 0x80
 8000d7e:	0092      	lsls	r2, r2, #2
 8000d80:	601a      	str	r2, [r3, #0]
	  	  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d82:	193b      	adds	r3, r7, r4
 8000d84:	2201      	movs	r2, #1
 8000d86:	605a      	str	r2, [r3, #4]
	  	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d88:	193b      	adds	r3, r7, r4
 8000d8a:	2200      	movs	r2, #0
 8000d8c:	609a      	str	r2, [r3, #8]
	  	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d8e:	193b      	adds	r3, r7, r4
 8000d90:	2200      	movs	r2, #0
 8000d92:	60da      	str	r2, [r3, #12]
	  	  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d94:	193a      	adds	r2, r7, r4
 8000d96:	23a0      	movs	r3, #160	; 0xa0
 8000d98:	05db      	lsls	r3, r3, #23
 8000d9a:	0011      	movs	r1, r2
 8000d9c:	0018      	movs	r0, r3
 8000d9e:	f002 fe9d 	bl	8003adc <HAL_GPIO_Init>

}
 8000da2:	46c0      	nop			; (mov r8, r8)
 8000da4:	46bd      	mov	sp, r7
 8000da6:	b009      	add	sp, #36	; 0x24
 8000da8:	bd90      	pop	{r4, r7, pc}
 8000daa:	46c0      	nop			; (mov r8, r8)
 8000dac:	40021000 	.word	0x40021000

08000db0 <OutputFCSB>:

void OutputFCSB(void){
 8000db0:	b590      	push	{r4, r7, lr}
 8000db2:	b089      	sub	sp, #36	; 0x24
 8000db4:	af00      	add	r7, sp, #0

	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000db6:	240c      	movs	r4, #12
 8000db8:	193b      	adds	r3, r7, r4
 8000dba:	0018      	movs	r0, r3
 8000dbc:	2314      	movs	r3, #20
 8000dbe:	001a      	movs	r2, r3
 8000dc0:	2100      	movs	r1, #0
 8000dc2:	f005 fd3e 	bl	8006842 <memset>

		  	  /* GPIO Ports Clock Enable */
		  	  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000dc6:	4b1b      	ldr	r3, [pc, #108]	; (8000e34 <OutputFCSB+0x84>)
 8000dc8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000dca:	4b1a      	ldr	r3, [pc, #104]	; (8000e34 <OutputFCSB+0x84>)
 8000dcc:	2180      	movs	r1, #128	; 0x80
 8000dce:	430a      	orrs	r2, r1
 8000dd0:	62da      	str	r2, [r3, #44]	; 0x2c
 8000dd2:	4b18      	ldr	r3, [pc, #96]	; (8000e34 <OutputFCSB+0x84>)
 8000dd4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000dd6:	2280      	movs	r2, #128	; 0x80
 8000dd8:	4013      	ands	r3, r2
 8000dda:	60bb      	str	r3, [r7, #8]
 8000ddc:	68bb      	ldr	r3, [r7, #8]
		  	  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dde:	4b15      	ldr	r3, [pc, #84]	; (8000e34 <OutputFCSB+0x84>)
 8000de0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000de2:	4b14      	ldr	r3, [pc, #80]	; (8000e34 <OutputFCSB+0x84>)
 8000de4:	2101      	movs	r1, #1
 8000de6:	430a      	orrs	r2, r1
 8000de8:	62da      	str	r2, [r3, #44]	; 0x2c
 8000dea:	4b12      	ldr	r3, [pc, #72]	; (8000e34 <OutputFCSB+0x84>)
 8000dec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000dee:	2201      	movs	r2, #1
 8000df0:	4013      	ands	r3, r2
 8000df2:	607b      	str	r3, [r7, #4]
 8000df4:	687b      	ldr	r3, [r7, #4]

	  /*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(FCSB_GPIO_Port, FCSB_Pin, GPIO_PIN_RESET);
 8000df6:	23a0      	movs	r3, #160	; 0xa0
 8000df8:	05db      	lsls	r3, r3, #23
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	2104      	movs	r1, #4
 8000dfe:	0018      	movs	r0, r3
 8000e00:	f003 f8c9 	bl	8003f96 <HAL_GPIO_WritePin>
  	GPIO_InitStruct.Pin = FCSB_Pin;
 8000e04:	0021      	movs	r1, r4
 8000e06:	187b      	adds	r3, r7, r1
 8000e08:	2204      	movs	r2, #4
 8000e0a:	601a      	str	r2, [r3, #0]
  	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e0c:	187b      	adds	r3, r7, r1
 8000e0e:	2201      	movs	r2, #1
 8000e10:	605a      	str	r2, [r3, #4]
  	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e12:	187b      	adds	r3, r7, r1
 8000e14:	2200      	movs	r2, #0
 8000e16:	609a      	str	r2, [r3, #8]
  	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e18:	187b      	adds	r3, r7, r1
 8000e1a:	2200      	movs	r2, #0
 8000e1c:	60da      	str	r2, [r3, #12]
  	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e1e:	187a      	adds	r2, r7, r1
 8000e20:	23a0      	movs	r3, #160	; 0xa0
 8000e22:	05db      	lsls	r3, r3, #23
 8000e24:	0011      	movs	r1, r2
 8000e26:	0018      	movs	r0, r3
 8000e28:	f002 fe58 	bl	8003adc <HAL_GPIO_Init>


}
 8000e2c:	46c0      	nop			; (mov r8, r8)
 8000e2e:	46bd      	mov	sp, r7
 8000e30:	b009      	add	sp, #36	; 0x24
 8000e32:	bd90      	pop	{r4, r7, pc}
 8000e34:	40021000 	.word	0x40021000

08000e38 <OutputCSB>:

void OutputCSB(void){
 8000e38:	b590      	push	{r4, r7, lr}
 8000e3a:	b089      	sub	sp, #36	; 0x24
 8000e3c:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e3e:	240c      	movs	r4, #12
 8000e40:	193b      	adds	r3, r7, r4
 8000e42:	0018      	movs	r0, r3
 8000e44:	2314      	movs	r3, #20
 8000e46:	001a      	movs	r2, r3
 8000e48:	2100      	movs	r1, #0
 8000e4a:	f005 fcfa 	bl	8006842 <memset>

	/* GPIO Ports Clock Enable */
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8000e4e:	4b1b      	ldr	r3, [pc, #108]	; (8000ebc <OutputCSB+0x84>)
 8000e50:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000e52:	4b1a      	ldr	r3, [pc, #104]	; (8000ebc <OutputCSB+0x84>)
 8000e54:	2180      	movs	r1, #128	; 0x80
 8000e56:	430a      	orrs	r2, r1
 8000e58:	62da      	str	r2, [r3, #44]	; 0x2c
 8000e5a:	4b18      	ldr	r3, [pc, #96]	; (8000ebc <OutputCSB+0x84>)
 8000e5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e5e:	2280      	movs	r2, #128	; 0x80
 8000e60:	4013      	ands	r3, r2
 8000e62:	60bb      	str	r3, [r7, #8]
 8000e64:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000e66:	4b15      	ldr	r3, [pc, #84]	; (8000ebc <OutputCSB+0x84>)
 8000e68:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000e6a:	4b14      	ldr	r3, [pc, #80]	; (8000ebc <OutputCSB+0x84>)
 8000e6c:	2101      	movs	r1, #1
 8000e6e:	430a      	orrs	r2, r1
 8000e70:	62da      	str	r2, [r3, #44]	; 0x2c
 8000e72:	4b12      	ldr	r3, [pc, #72]	; (8000ebc <OutputCSB+0x84>)
 8000e74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e76:	2201      	movs	r2, #1
 8000e78:	4013      	ands	r3, r2
 8000e7a:	607b      	str	r3, [r7, #4]
 8000e7c:	687b      	ldr	r3, [r7, #4]

	  /*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(CSB_GPIO_Port, CSB_Pin, GPIO_PIN_RESET);
 8000e7e:	23a0      	movs	r3, #160	; 0xa0
 8000e80:	05db      	lsls	r3, r3, #23
 8000e82:	2200      	movs	r2, #0
 8000e84:	2102      	movs	r1, #2
 8000e86:	0018      	movs	r0, r3
 8000e88:	f003 f885 	bl	8003f96 <HAL_GPIO_WritePin>
  	GPIO_InitStruct.Pin = CSB_Pin;
 8000e8c:	0021      	movs	r1, r4
 8000e8e:	187b      	adds	r3, r7, r1
 8000e90:	2202      	movs	r2, #2
 8000e92:	601a      	str	r2, [r3, #0]
  	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e94:	187b      	adds	r3, r7, r1
 8000e96:	2201      	movs	r2, #1
 8000e98:	605a      	str	r2, [r3, #4]
  	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e9a:	187b      	adds	r3, r7, r1
 8000e9c:	2200      	movs	r2, #0
 8000e9e:	609a      	str	r2, [r3, #8]
  	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ea0:	187b      	adds	r3, r7, r1
 8000ea2:	2200      	movs	r2, #0
 8000ea4:	60da      	str	r2, [r3, #12]
  	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ea6:	187a      	adds	r2, r7, r1
 8000ea8:	23a0      	movs	r3, #160	; 0xa0
 8000eaa:	05db      	lsls	r3, r3, #23
 8000eac:	0011      	movs	r1, r2
 8000eae:	0018      	movs	r0, r3
 8000eb0:	f002 fe14 	bl	8003adc <HAL_GPIO_Init>
}
 8000eb4:	46c0      	nop			; (mov r8, r8)
 8000eb6:	46bd      	mov	sp, r7
 8000eb8:	b009      	add	sp, #36	; 0x24
 8000eba:	bd90      	pop	{r4, r7, pc}
 8000ebc:	40021000 	.word	0x40021000

08000ec0 <_delay_us>:
void _delay_us(void){
 8000ec0:	b580      	push	{r7, lr}
 8000ec2:	af00      	add	r7, sp, #0
 	// HAL_UART_Transmit( &hlpuart1, (uint8_t *)"giriyor\r\n",9, 100);

	//
	  	//  }
	 //HAL_Delay(1);
}
 8000ec4:	46c0      	nop			; (mov r8, r8)
 8000ec6:	46bd      	mov	sp, r7
 8000ec8:	bd80      	pop	{r7, pc}

08000eca <vSpi3Init>:
void vSpi3Init(void)
{
 8000eca:	b580      	push	{r7, lr}
 8000ecc:	af00      	add	r7, sp, #0
	OutputCSB();
 8000ece:	f7ff ffb3 	bl	8000e38 <OutputCSB>
	OutputFCSB();
 8000ed2:	f7ff ff6d 	bl	8000db0 <OutputFCSB>
	OutputSDCK();
 8000ed6:	f7ff ff25 	bl	8000d24 <OutputSDCK>
	OutputSDIO();
 8000eda:	f7ff fedd 	bl	8000c98 <OutputSDIO>

	SetCSB();
 8000ede:	23a0      	movs	r3, #160	; 0xa0
 8000ee0:	05db      	lsls	r3, r3, #23
 8000ee2:	2201      	movs	r2, #1
 8000ee4:	2102      	movs	r1, #2
 8000ee6:	0018      	movs	r0, r3
 8000ee8:	f003 f855 	bl	8003f96 <HAL_GPIO_WritePin>
	SetFCSB();
 8000eec:	23a0      	movs	r3, #160	; 0xa0
 8000eee:	05db      	lsls	r3, r3, #23
 8000ef0:	2201      	movs	r2, #1
 8000ef2:	2104      	movs	r1, #4
 8000ef4:	0018      	movs	r0, r3
 8000ef6:	f003 f84e 	bl	8003f96 <HAL_GPIO_WritePin>
	SetSDIO();
 8000efa:	2380      	movs	r3, #128	; 0x80
 8000efc:	00d9      	lsls	r1, r3, #3
 8000efe:	23a0      	movs	r3, #160	; 0xa0
 8000f00:	05db      	lsls	r3, r3, #23
 8000f02:	2201      	movs	r2, #1
 8000f04:	0018      	movs	r0, r3
 8000f06:	f003 f846 	bl	8003f96 <HAL_GPIO_WritePin>
	ClrSDCK();
 8000f0a:	2380      	movs	r3, #128	; 0x80
 8000f0c:	0099      	lsls	r1, r3, #2
 8000f0e:	23a0      	movs	r3, #160	; 0xa0
 8000f10:	05db      	lsls	r3, r3, #23
 8000f12:	2200      	movs	r2, #0
 8000f14:	0018      	movs	r0, r3
 8000f16:	f003 f83e 	bl	8003f96 <HAL_GPIO_WritePin>
}
 8000f1a:	46c0      	nop			; (mov r8, r8)
 8000f1c:	46bd      	mov	sp, r7
 8000f1e:	bd80      	pop	{r7, pc}

08000f20 <vSpi3WriteByte>:
**Func: 	SPI-3 send one byte
**Input:
**Output:  
**********************************************************/
void vSpi3WriteByte(byte dat)
{
 8000f20:	b580      	push	{r7, lr}
 8000f22:	b084      	sub	sp, #16
 8000f24:	af00      	add	r7, sp, #0
 8000f26:	0002      	movs	r2, r0
 8000f28:	1dfb      	adds	r3, r7, #7
 8000f2a:	701a      	strb	r2, [r3, #0]

 	byte bitcnt;
 
	SetFCSB();				//FCSB = 1;
 8000f2c:	23a0      	movs	r3, #160	; 0xa0
 8000f2e:	05db      	lsls	r3, r3, #23
 8000f30:	2201      	movs	r2, #1
 8000f32:	2104      	movs	r1, #4
 8000f34:	0018      	movs	r0, r3
 8000f36:	f003 f82e 	bl	8003f96 <HAL_GPIO_WritePin>
 
 	OutputSDIO();			//SDA output mode
 8000f3a:	f7ff fead 	bl	8000c98 <OutputSDIO>
 	SetSDIO();				//    output 1
 8000f3e:	2380      	movs	r3, #128	; 0x80
 8000f40:	00d9      	lsls	r1, r3, #3
 8000f42:	23a0      	movs	r3, #160	; 0xa0
 8000f44:	05db      	lsls	r3, r3, #23
 8000f46:	2201      	movs	r2, #1
 8000f48:	0018      	movs	r0, r3
 8000f4a:	f003 f824 	bl	8003f96 <HAL_GPIO_WritePin>
 
 	ClrSDCK();
 8000f4e:	2380      	movs	r3, #128	; 0x80
 8000f50:	0099      	lsls	r1, r3, #2
 8000f52:	23a0      	movs	r3, #160	; 0xa0
 8000f54:	05db      	lsls	r3, r3, #23
 8000f56:	2200      	movs	r2, #0
 8000f58:	0018      	movs	r0, r3
 8000f5a:	f003 f81c 	bl	8003f96 <HAL_GPIO_WritePin>
 	ClrCSB();
 8000f5e:	23a0      	movs	r3, #160	; 0xa0
 8000f60:	05db      	lsls	r3, r3, #23
 8000f62:	2200      	movs	r2, #0
 8000f64:	2102      	movs	r1, #2
 8000f66:	0018      	movs	r0, r3
 8000f68:	f003 f815 	bl	8003f96 <HAL_GPIO_WritePin>

 	for(bitcnt=8; bitcnt!=0; bitcnt--)
 8000f6c:	230f      	movs	r3, #15
 8000f6e:	18fb      	adds	r3, r7, r3
 8000f70:	2208      	movs	r2, #8
 8000f72:	701a      	strb	r2, [r3, #0]
 8000f74:	e034      	b.n	8000fe0 <vSpi3WriteByte+0xc0>
 		{
		ClrSDCK();
 8000f76:	2380      	movs	r3, #128	; 0x80
 8000f78:	0099      	lsls	r1, r3, #2
 8000f7a:	23a0      	movs	r3, #160	; 0xa0
 8000f7c:	05db      	lsls	r3, r3, #23
 8000f7e:	2200      	movs	r2, #0
 8000f80:	0018      	movs	r0, r3
 8000f82:	f003 f808 	bl	8003f96 <HAL_GPIO_WritePin>
		_delay_us(); //_delay_us(1);
 8000f86:	f7ff ff9b 	bl	8000ec0 <_delay_us>
 		if(dat&0x80)
 8000f8a:	1dfb      	adds	r3, r7, #7
 8000f8c:	781b      	ldrb	r3, [r3, #0]
 8000f8e:	b25b      	sxtb	r3, r3
 8000f90:	2b00      	cmp	r3, #0
 8000f92:	da08      	bge.n	8000fa6 <vSpi3WriteByte+0x86>
 			SetSDIO();
 8000f94:	2380      	movs	r3, #128	; 0x80
 8000f96:	00d9      	lsls	r1, r3, #3
 8000f98:	23a0      	movs	r3, #160	; 0xa0
 8000f9a:	05db      	lsls	r3, r3, #23
 8000f9c:	2201      	movs	r2, #1
 8000f9e:	0018      	movs	r0, r3
 8000fa0:	f002 fff9 	bl	8003f96 <HAL_GPIO_WritePin>
 8000fa4:	e007      	b.n	8000fb6 <vSpi3WriteByte+0x96>
 		else
 			ClrSDIO();
 8000fa6:	2380      	movs	r3, #128	; 0x80
 8000fa8:	00d9      	lsls	r1, r3, #3
 8000faa:	23a0      	movs	r3, #160	; 0xa0
 8000fac:	05db      	lsls	r3, r3, #23
 8000fae:	2200      	movs	r2, #0
 8000fb0:	0018      	movs	r0, r3
 8000fb2:	f002 fff0 	bl	8003f96 <HAL_GPIO_WritePin>
		SetSDCK();
 8000fb6:	2380      	movs	r3, #128	; 0x80
 8000fb8:	0099      	lsls	r1, r3, #2
 8000fba:	23a0      	movs	r3, #160	; 0xa0
 8000fbc:	05db      	lsls	r3, r3, #23
 8000fbe:	2201      	movs	r2, #1
 8000fc0:	0018      	movs	r0, r3
 8000fc2:	f002 ffe8 	bl	8003f96 <HAL_GPIO_WritePin>
 		dat <<= 1;
 8000fc6:	1dfa      	adds	r2, r7, #7
 8000fc8:	1dfb      	adds	r3, r7, #7
 8000fca:	781b      	ldrb	r3, [r3, #0]
 8000fcc:	18db      	adds	r3, r3, r3
 8000fce:	7013      	strb	r3, [r2, #0]
 		_delay_us(); //_delay_us(1);
 8000fd0:	f7ff ff76 	bl	8000ec0 <_delay_us>
 	for(bitcnt=8; bitcnt!=0; bitcnt--)
 8000fd4:	210f      	movs	r1, #15
 8000fd6:	187b      	adds	r3, r7, r1
 8000fd8:	781a      	ldrb	r2, [r3, #0]
 8000fda:	187b      	adds	r3, r7, r1
 8000fdc:	3a01      	subs	r2, #1
 8000fde:	701a      	strb	r2, [r3, #0]
 8000fe0:	230f      	movs	r3, #15
 8000fe2:	18fb      	adds	r3, r7, r3
 8000fe4:	781b      	ldrb	r3, [r3, #0]
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	d1c5      	bne.n	8000f76 <vSpi3WriteByte+0x56>
 		}
 	ClrSDCK();
 8000fea:	2380      	movs	r3, #128	; 0x80
 8000fec:	0099      	lsls	r1, r3, #2
 8000fee:	23a0      	movs	r3, #160	; 0xa0
 8000ff0:	05db      	lsls	r3, r3, #23
 8000ff2:	2200      	movs	r2, #0
 8000ff4:	0018      	movs	r0, r3
 8000ff6:	f002 ffce 	bl	8003f96 <HAL_GPIO_WritePin>
 	SetSDIO();
 8000ffa:	2380      	movs	r3, #128	; 0x80
 8000ffc:	00d9      	lsls	r1, r3, #3
 8000ffe:	23a0      	movs	r3, #160	; 0xa0
 8001000:	05db      	lsls	r3, r3, #23
 8001002:	2201      	movs	r2, #1
 8001004:	0018      	movs	r0, r3
 8001006:	f002 ffc6 	bl	8003f96 <HAL_GPIO_WritePin>
}
 800100a:	46c0      	nop			; (mov r8, r8)
 800100c:	46bd      	mov	sp, r7
 800100e:	b004      	add	sp, #16
 8001010:	bd80      	pop	{r7, pc}

08001012 <bSpi3ReadByte>:
**Func: 	SPI-3 read one byte
**Input:
**Output:  
**********************************************************/
byte bSpi3ReadByte(void)
{
 8001012:	b580      	push	{r7, lr}
 8001014:	b082      	sub	sp, #8
 8001016:	af00      	add	r7, sp, #0
	byte RdPara = 0;
 8001018:	1dfb      	adds	r3, r7, #7
 800101a:	2200      	movs	r2, #0
 800101c:	701a      	strb	r2, [r3, #0]
 	byte bitcnt;
  
 	ClrCSB();
 800101e:	23a0      	movs	r3, #160	; 0xa0
 8001020:	05db      	lsls	r3, r3, #23
 8001022:	2200      	movs	r2, #0
 8001024:	2102      	movs	r1, #2
 8001026:	0018      	movs	r0, r3
 8001028:	f002 ffb5 	bl	8003f96 <HAL_GPIO_WritePin>
 	InputSDIO();
 800102c:	f7ff fdfa 	bl	8000c24 <InputSDIO>

 	for(bitcnt=8; bitcnt!=0; bitcnt--)
 8001030:	1dbb      	adds	r3, r7, #6
 8001032:	2208      	movs	r2, #8
 8001034:	701a      	strb	r2, [r3, #0]
 8001036:	e033      	b.n	80010a0 <bSpi3ReadByte+0x8e>
 		{
 		ClrSDCK();
 8001038:	2380      	movs	r3, #128	; 0x80
 800103a:	0099      	lsls	r1, r3, #2
 800103c:	23a0      	movs	r3, #160	; 0xa0
 800103e:	05db      	lsls	r3, r3, #23
 8001040:	2200      	movs	r2, #0
 8001042:	0018      	movs	r0, r3
 8001044:	f002 ffa7 	bl	8003f96 <HAL_GPIO_WritePin>
 		RdPara <<= 1;
 8001048:	1dfa      	adds	r2, r7, #7
 800104a:	1dfb      	adds	r3, r7, #7
 800104c:	781b      	ldrb	r3, [r3, #0]
 800104e:	18db      	adds	r3, r3, r3
 8001050:	7013      	strb	r3, [r2, #0]
 		_delay_us(); //_delay_us(1);
 8001052:	f7ff ff35 	bl	8000ec0 <_delay_us>
 		SetSDCK();
 8001056:	2380      	movs	r3, #128	; 0x80
 8001058:	0099      	lsls	r1, r3, #2
 800105a:	23a0      	movs	r3, #160	; 0xa0
 800105c:	05db      	lsls	r3, r3, #23
 800105e:	2201      	movs	r2, #1
 8001060:	0018      	movs	r0, r3
 8001062:	f002 ff98 	bl	8003f96 <HAL_GPIO_WritePin>
 		_delay_us(); //_delay_us(1);
 8001066:	f7ff ff2b 	bl	8000ec0 <_delay_us>

 		if(SDIO_H())
 800106a:	2380      	movs	r3, #128	; 0x80
 800106c:	00da      	lsls	r2, r3, #3
 800106e:	23a0      	movs	r3, #160	; 0xa0
 8001070:	05db      	lsls	r3, r3, #23
 8001072:	0011      	movs	r1, r2
 8001074:	0018      	movs	r0, r3
 8001076:	f002 ff71 	bl	8003f5c <HAL_GPIO_ReadPin>
 800107a:	0003      	movs	r3, r0
 800107c:	2b01      	cmp	r3, #1
 800107e:	d106      	bne.n	800108e <bSpi3ReadByte+0x7c>
 			RdPara |= 0x01;
 8001080:	1dfb      	adds	r3, r7, #7
 8001082:	1dfa      	adds	r2, r7, #7
 8001084:	7812      	ldrb	r2, [r2, #0]
 8001086:	2101      	movs	r1, #1
 8001088:	430a      	orrs	r2, r1
 800108a:	701a      	strb	r2, [r3, #0]
 800108c:	e003      	b.n	8001096 <bSpi3ReadByte+0x84>
 		else
 			RdPara |= 0x00;
 800108e:	1dfb      	adds	r3, r7, #7
 8001090:	1dfa      	adds	r2, r7, #7
 8001092:	7812      	ldrb	r2, [r2, #0]
 8001094:	701a      	strb	r2, [r3, #0]
 	for(bitcnt=8; bitcnt!=0; bitcnt--)
 8001096:	1dbb      	adds	r3, r7, #6
 8001098:	781a      	ldrb	r2, [r3, #0]
 800109a:	1dbb      	adds	r3, r7, #6
 800109c:	3a01      	subs	r2, #1
 800109e:	701a      	strb	r2, [r3, #0]
 80010a0:	1dbb      	adds	r3, r7, #6
 80010a2:	781b      	ldrb	r3, [r3, #0]
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	d1c7      	bne.n	8001038 <bSpi3ReadByte+0x26>
 		}
 	ClrSDCK();
 80010a8:	2380      	movs	r3, #128	; 0x80
 80010aa:	0099      	lsls	r1, r3, #2
 80010ac:	23a0      	movs	r3, #160	; 0xa0
 80010ae:	05db      	lsls	r3, r3, #23
 80010b0:	2200      	movs	r2, #0
 80010b2:	0018      	movs	r0, r3
 80010b4:	f002 ff6f 	bl	8003f96 <HAL_GPIO_WritePin>
 	OutputSDIO();
 80010b8:	f7ff fdee 	bl	8000c98 <OutputSDIO>
 	SetSDIO();
 80010bc:	2380      	movs	r3, #128	; 0x80
 80010be:	00d9      	lsls	r1, r3, #3
 80010c0:	23a0      	movs	r3, #160	; 0xa0
 80010c2:	05db      	lsls	r3, r3, #23
 80010c4:	2201      	movs	r2, #1
 80010c6:	0018      	movs	r0, r3
 80010c8:	f002 ff65 	bl	8003f96 <HAL_GPIO_WritePin>
 	SetCSB();
 80010cc:	23a0      	movs	r3, #160	; 0xa0
 80010ce:	05db      	lsls	r3, r3, #23
 80010d0:	2201      	movs	r2, #1
 80010d2:	2102      	movs	r1, #2
 80010d4:	0018      	movs	r0, r3
 80010d6:	f002 ff5e 	bl	8003f96 <HAL_GPIO_WritePin>
 	return(RdPara);
 80010da:	1dfb      	adds	r3, r7, #7
 80010dc:	781b      	ldrb	r3, [r3, #0]
}
 80010de:	0018      	movs	r0, r3
 80010e0:	46bd      	mov	sp, r7
 80010e2:	b002      	add	sp, #8
 80010e4:	bd80      	pop	{r7, pc}

080010e6 <vSpi3Write>:
**Func: 	SPI Write One word
**Input: 	Write word
**Output:	none
**********************************************************/
void vSpi3Write(word dat)
{
 80010e6:	b580      	push	{r7, lr}
 80010e8:	b082      	sub	sp, #8
 80010ea:	af00      	add	r7, sp, #0
 80010ec:	6078      	str	r0, [r7, #4]
 	vSpi3WriteByte((byte)(dat>>8)&0x7F);
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	0a1b      	lsrs	r3, r3, #8
 80010f2:	b2db      	uxtb	r3, r3
 80010f4:	227f      	movs	r2, #127	; 0x7f
 80010f6:	4013      	ands	r3, r2
 80010f8:	b2db      	uxtb	r3, r3
 80010fa:	0018      	movs	r0, r3
 80010fc:	f7ff ff10 	bl	8000f20 <vSpi3WriteByte>
 	vSpi3WriteByte((byte)dat);
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	b2db      	uxtb	r3, r3
 8001104:	0018      	movs	r0, r3
 8001106:	f7ff ff0b 	bl	8000f20 <vSpi3WriteByte>
 	SetCSB();
 800110a:	23a0      	movs	r3, #160	; 0xa0
 800110c:	05db      	lsls	r3, r3, #23
 800110e:	2201      	movs	r2, #1
 8001110:	2102      	movs	r1, #2
 8001112:	0018      	movs	r0, r3
 8001114:	f002 ff3f 	bl	8003f96 <HAL_GPIO_WritePin>
}
 8001118:	46c0      	nop			; (mov r8, r8)
 800111a:	46bd      	mov	sp, r7
 800111c:	b002      	add	sp, #8
 800111e:	bd80      	pop	{r7, pc}

08001120 <bSpi3Read>:
**Func: 	SPI-3 Read One byte
**Input: 	readout addresss
**Output:	readout byte
**********************************************************/
byte bSpi3Read(byte addr)
{
 8001120:	b580      	push	{r7, lr}
 8001122:	b082      	sub	sp, #8
 8001124:	af00      	add	r7, sp, #0
 8001126:	0002      	movs	r2, r0
 8001128:	1dfb      	adds	r3, r7, #7
 800112a:	701a      	strb	r2, [r3, #0]
  	vSpi3WriteByte(addr|0x80);
 800112c:	1dfb      	adds	r3, r7, #7
 800112e:	781b      	ldrb	r3, [r3, #0]
 8001130:	2280      	movs	r2, #128	; 0x80
 8001132:	4252      	negs	r2, r2
 8001134:	4313      	orrs	r3, r2
 8001136:	b2db      	uxtb	r3, r3
 8001138:	0018      	movs	r0, r3
 800113a:	f7ff fef1 	bl	8000f20 <vSpi3WriteByte>
 	return(bSpi3ReadByte());
 800113e:	f7ff ff68 	bl	8001012 <bSpi3ReadByte>
 8001142:	0003      	movs	r3, r0
}
 8001144:	0018      	movs	r0, r3
 8001146:	46bd      	mov	sp, r7
 8001148:	b002      	add	sp, #8
 800114a:	bd80      	pop	{r7, pc}

0800114c <vSpi3WriteFIFO>:
**Func: 	SPI-3 send one byte to FIFO
**Input: 	one byte buffer
**Output:	none
**********************************************************/
void vSpi3WriteFIFO(byte dat)
{
 800114c:	b580      	push	{r7, lr}
 800114e:	b084      	sub	sp, #16
 8001150:	af00      	add	r7, sp, #0
 8001152:	0002      	movs	r2, r0
 8001154:	1dfb      	adds	r3, r7, #7
 8001156:	701a      	strb	r2, [r3, #0]
 	byte bitcnt;
 
 	SetCSB();
 8001158:	23a0      	movs	r3, #160	; 0xa0
 800115a:	05db      	lsls	r3, r3, #23
 800115c:	2201      	movs	r2, #1
 800115e:	2102      	movs	r1, #2
 8001160:	0018      	movs	r0, r3
 8001162:	f002 ff18 	bl	8003f96 <HAL_GPIO_WritePin>
	OutputSDIO();
 8001166:	f7ff fd97 	bl	8000c98 <OutputSDIO>
	ClrSDCK();
 800116a:	2380      	movs	r3, #128	; 0x80
 800116c:	0099      	lsls	r1, r3, #2
 800116e:	23a0      	movs	r3, #160	; 0xa0
 8001170:	05db      	lsls	r3, r3, #23
 8001172:	2200      	movs	r2, #0
 8001174:	0018      	movs	r0, r3
 8001176:	f002 ff0e 	bl	8003f96 <HAL_GPIO_WritePin>
 	ClrFCSB();			//FCSB = 0
 800117a:	23a0      	movs	r3, #160	; 0xa0
 800117c:	05db      	lsls	r3, r3, #23
 800117e:	2200      	movs	r2, #0
 8001180:	2104      	movs	r1, #4
 8001182:	0018      	movs	r0, r3
 8001184:	f002 ff07 	bl	8003f96 <HAL_GPIO_WritePin>
	for(bitcnt=8; bitcnt!=0; bitcnt--)
 8001188:	230f      	movs	r3, #15
 800118a:	18fb      	adds	r3, r7, r3
 800118c:	2208      	movs	r2, #8
 800118e:	701a      	strb	r2, [r3, #0]
 8001190:	e034      	b.n	80011fc <vSpi3WriteFIFO+0xb0>
 		{
 		ClrSDCK();
 8001192:	2380      	movs	r3, #128	; 0x80
 8001194:	0099      	lsls	r1, r3, #2
 8001196:	23a0      	movs	r3, #160	; 0xa0
 8001198:	05db      	lsls	r3, r3, #23
 800119a:	2200      	movs	r2, #0
 800119c:	0018      	movs	r0, r3
 800119e:	f002 fefa 	bl	8003f96 <HAL_GPIO_WritePin>

 		if(dat&0x80)
 80011a2:	1dfb      	adds	r3, r7, #7
 80011a4:	781b      	ldrb	r3, [r3, #0]
 80011a6:	b25b      	sxtb	r3, r3
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	da08      	bge.n	80011be <vSpi3WriteFIFO+0x72>
			SetSDIO();
 80011ac:	2380      	movs	r3, #128	; 0x80
 80011ae:	00d9      	lsls	r1, r3, #3
 80011b0:	23a0      	movs	r3, #160	; 0xa0
 80011b2:	05db      	lsls	r3, r3, #23
 80011b4:	2201      	movs	r2, #1
 80011b6:	0018      	movs	r0, r3
 80011b8:	f002 feed 	bl	8003f96 <HAL_GPIO_WritePin>
 80011bc:	e007      	b.n	80011ce <vSpi3WriteFIFO+0x82>
		else
			ClrSDIO();
 80011be:	2380      	movs	r3, #128	; 0x80
 80011c0:	00d9      	lsls	r1, r3, #3
 80011c2:	23a0      	movs	r3, #160	; 0xa0
 80011c4:	05db      	lsls	r3, r3, #23
 80011c6:	2200      	movs	r2, #0
 80011c8:	0018      	movs	r0, r3
 80011ca:	f002 fee4 	bl	8003f96 <HAL_GPIO_WritePin>
		_delay_us(); //_delay_us(1);
 80011ce:	f7ff fe77 	bl	8000ec0 <_delay_us>
		SetSDCK();
 80011d2:	2380      	movs	r3, #128	; 0x80
 80011d4:	0099      	lsls	r1, r3, #2
 80011d6:	23a0      	movs	r3, #160	; 0xa0
 80011d8:	05db      	lsls	r3, r3, #23
 80011da:	2201      	movs	r2, #1
 80011dc:	0018      	movs	r0, r3
 80011de:	f002 feda 	bl	8003f96 <HAL_GPIO_WritePin>
		_delay_us(); //_delay_us(1);
 80011e2:	f7ff fe6d 	bl	8000ec0 <_delay_us>
 		dat <<= 1;
 80011e6:	1dfa      	adds	r2, r7, #7
 80011e8:	1dfb      	adds	r3, r7, #7
 80011ea:	781b      	ldrb	r3, [r3, #0]
 80011ec:	18db      	adds	r3, r3, r3
 80011ee:	7013      	strb	r3, [r2, #0]
	for(bitcnt=8; bitcnt!=0; bitcnt--)
 80011f0:	210f      	movs	r1, #15
 80011f2:	187b      	adds	r3, r7, r1
 80011f4:	781a      	ldrb	r2, [r3, #0]
 80011f6:	187b      	adds	r3, r7, r1
 80011f8:	3a01      	subs	r2, #1
 80011fa:	701a      	strb	r2, [r3, #0]
 80011fc:	230f      	movs	r3, #15
 80011fe:	18fb      	adds	r3, r7, r3
 8001200:	781b      	ldrb	r3, [r3, #0]
 8001202:	2b00      	cmp	r3, #0
 8001204:	d1c5      	bne.n	8001192 <vSpi3WriteFIFO+0x46>
 		}
 	ClrSDCK();
 8001206:	2380      	movs	r3, #128	; 0x80
 8001208:	0099      	lsls	r1, r3, #2
 800120a:	23a0      	movs	r3, #160	; 0xa0
 800120c:	05db      	lsls	r3, r3, #23
 800120e:	2200      	movs	r2, #0
 8001210:	0018      	movs	r0, r3
 8001212:	f002 fec0 	bl	8003f96 <HAL_GPIO_WritePin>
 	_delay_us(); //_delay_us(1);		//Time-Critical
 8001216:	f7ff fe53 	bl	8000ec0 <_delay_us>
 	_delay_us(); //_delay_us(1);		//Time-Critical
 800121a:	f7ff fe51 	bl	8000ec0 <_delay_us>
 	SetFCSB();
 800121e:	23a0      	movs	r3, #160	; 0xa0
 8001220:	05db      	lsls	r3, r3, #23
 8001222:	2201      	movs	r2, #1
 8001224:	2104      	movs	r1, #4
 8001226:	0018      	movs	r0, r3
 8001228:	f002 feb5 	bl	8003f96 <HAL_GPIO_WritePin>
	SetSDIO();
 800122c:	2380      	movs	r3, #128	; 0x80
 800122e:	00d9      	lsls	r1, r3, #3
 8001230:	23a0      	movs	r3, #160	; 0xa0
 8001232:	05db      	lsls	r3, r3, #23
 8001234:	2201      	movs	r2, #1
 8001236:	0018      	movs	r0, r3
 8001238:	f002 fead 	bl	8003f96 <HAL_GPIO_WritePin>
 	_delay_us(); //_delay_us(1);		//Time-Critical
 800123c:	f7ff fe40 	bl	8000ec0 <_delay_us>
 	_delay_us(); //_delay_us(1);		//Time-Critical
 8001240:	f7ff fe3e 	bl	8000ec0 <_delay_us>
}
 8001244:	46c0      	nop			; (mov r8, r8)
 8001246:	46bd      	mov	sp, r7
 8001248:	b004      	add	sp, #16
 800124a:	bd80      	pop	{r7, pc}

0800124c <vSpi3BurstWriteFIFO>:
**Func: 	burst wirte N byte to FIFO
**Input: 	array length & head pointer
**Output:	none
**********************************************************/
void vSpi3BurstWriteFIFO(byte ptr[], byte length)
{
 800124c:	b590      	push	{r4, r7, lr}
 800124e:	b085      	sub	sp, #20
 8001250:	af00      	add	r7, sp, #0
 8001252:	6078      	str	r0, [r7, #4]
 8001254:	000a      	movs	r2, r1
 8001256:	1cfb      	adds	r3, r7, #3
 8001258:	701a      	strb	r2, [r3, #0]
 	byte i;
 	if(length!=0x00)
 800125a:	1cfb      	adds	r3, r7, #3
 800125c:	781b      	ldrb	r3, [r3, #0]
 800125e:	2b00      	cmp	r3, #0
 8001260:	d01a      	beq.n	8001298 <vSpi3BurstWriteFIFO+0x4c>
	 	{
 		for(i=0;i<length;i++)
 8001262:	230f      	movs	r3, #15
 8001264:	18fb      	adds	r3, r7, r3
 8001266:	2200      	movs	r2, #0
 8001268:	701a      	strb	r2, [r3, #0]
 800126a:	e00d      	b.n	8001288 <vSpi3BurstWriteFIFO+0x3c>
 			vSpi3WriteFIFO(ptr[i]);
 800126c:	240f      	movs	r4, #15
 800126e:	193b      	adds	r3, r7, r4
 8001270:	781b      	ldrb	r3, [r3, #0]
 8001272:	687a      	ldr	r2, [r7, #4]
 8001274:	18d3      	adds	r3, r2, r3
 8001276:	781b      	ldrb	r3, [r3, #0]
 8001278:	0018      	movs	r0, r3
 800127a:	f7ff ff67 	bl	800114c <vSpi3WriteFIFO>
 		for(i=0;i<length;i++)
 800127e:	193b      	adds	r3, r7, r4
 8001280:	781a      	ldrb	r2, [r3, #0]
 8001282:	193b      	adds	r3, r7, r4
 8001284:	3201      	adds	r2, #1
 8001286:	701a      	strb	r2, [r3, #0]
 8001288:	230f      	movs	r3, #15
 800128a:	18fa      	adds	r2, r7, r3
 800128c:	1cfb      	adds	r3, r7, #3
 800128e:	7812      	ldrb	r2, [r2, #0]
 8001290:	781b      	ldrb	r3, [r3, #0]
 8001292:	429a      	cmp	r2, r3
 8001294:	d3ea      	bcc.n	800126c <vSpi3BurstWriteFIFO+0x20>
 		}
 	return;
 8001296:	46c0      	nop			; (mov r8, r8)
 8001298:	46c0      	nop			; (mov r8, r8)
}
 800129a:	46bd      	mov	sp, r7
 800129c:	b005      	add	sp, #20
 800129e:	bd90      	pop	{r4, r7, pc}

080012a0 <GPO3In>:
**Function: Entry Tx Mode
**Input:    none
**Output:   none
**********************************************************/
void GPO3In(void)
{
 80012a0:	b590      	push	{r4, r7, lr}
 80012a2:	b089      	sub	sp, #36	; 0x24
 80012a4:	af00      	add	r7, sp, #0


	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012a6:	240c      	movs	r4, #12
 80012a8:	193b      	adds	r3, r7, r4
 80012aa:	0018      	movs	r0, r3
 80012ac:	2314      	movs	r3, #20
 80012ae:	001a      	movs	r2, r3
 80012b0:	2100      	movs	r1, #0
 80012b2:	f005 fac6 	bl	8006842 <memset>

	  /* GPIO Ports Clock Enable */
	  __HAL_RCC_GPIOH_CLK_ENABLE();
 80012b6:	4b16      	ldr	r3, [pc, #88]	; (8001310 <GPO3In+0x70>)
 80012b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80012ba:	4b15      	ldr	r3, [pc, #84]	; (8001310 <GPO3In+0x70>)
 80012bc:	2180      	movs	r1, #128	; 0x80
 80012be:	430a      	orrs	r2, r1
 80012c0:	62da      	str	r2, [r3, #44]	; 0x2c
 80012c2:	4b13      	ldr	r3, [pc, #76]	; (8001310 <GPO3In+0x70>)
 80012c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80012c6:	2280      	movs	r2, #128	; 0x80
 80012c8:	4013      	ands	r3, r2
 80012ca:	60bb      	str	r3, [r7, #8]
 80012cc:	68bb      	ldr	r3, [r7, #8]
	  __HAL_RCC_GPIOA_CLK_ENABLE();
 80012ce:	4b10      	ldr	r3, [pc, #64]	; (8001310 <GPO3In+0x70>)
 80012d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80012d2:	4b0f      	ldr	r3, [pc, #60]	; (8001310 <GPO3In+0x70>)
 80012d4:	2101      	movs	r1, #1
 80012d6:	430a      	orrs	r2, r1
 80012d8:	62da      	str	r2, [r3, #44]	; 0x2c
 80012da:	4b0d      	ldr	r3, [pc, #52]	; (8001310 <GPO3In+0x70>)
 80012dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80012de:	2201      	movs	r2, #1
 80012e0:	4013      	ands	r3, r2
 80012e2:	607b      	str	r3, [r7, #4]
 80012e4:	687b      	ldr	r3, [r7, #4]

	  /*Configure GPIO pin : GPO3_Pin */
	  GPIO_InitStruct.Pin = GPO3_Pin;
 80012e6:	193b      	adds	r3, r7, r4
 80012e8:	2280      	movs	r2, #128	; 0x80
 80012ea:	0152      	lsls	r2, r2, #5
 80012ec:	601a      	str	r2, [r3, #0]
	  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80012ee:	193b      	adds	r3, r7, r4
 80012f0:	2200      	movs	r2, #0
 80012f2:	605a      	str	r2, [r3, #4]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012f4:	193b      	adds	r3, r7, r4
 80012f6:	2200      	movs	r2, #0
 80012f8:	609a      	str	r2, [r3, #8]
	  HAL_GPIO_Init(GPO3_GPIO_Port, &GPIO_InitStruct);
 80012fa:	193a      	adds	r2, r7, r4
 80012fc:	23a0      	movs	r3, #160	; 0xa0
 80012fe:	05db      	lsls	r3, r3, #23
 8001300:	0011      	movs	r1, r2
 8001302:	0018      	movs	r0, r3
 8001304:	f002 fbea 	bl	8003adc <HAL_GPIO_Init>
}
 8001308:	46c0      	nop			; (mov r8, r8)
 800130a:	46bd      	mov	sp, r7
 800130c:	b009      	add	sp, #36	; 0x24
 800130e:	bd90      	pop	{r4, r7, pc}
 8001310:	40021000 	.word	0x40021000

08001314 <bGoTx>:

byte bGoTx(void)
{
 8001314:	b580      	push	{r7, lr}
 8001316:	b082      	sub	sp, #8
 8001318:	af00      	add	r7, sp, #0
	}
	if(i>=100)
		return(false);
	#endif

	vSpi3Write(((word)CMT23_MODE_CTL<<8)+MODE_GO_TX);
 800131a:	4b1d      	ldr	r3, [pc, #116]	; (8001390 <bGoTx+0x7c>)
 800131c:	0018      	movs	r0, r3
 800131e:	f7ff fee2 	bl	80010e6 <vSpi3Write>
	for(i=0; i<100; i++){
 8001322:	1dfb      	adds	r3, r7, #7
 8001324:	2200      	movs	r2, #0
 8001326:	701a      	strb	r2, [r3, #0]
 8001328:	e020      	b.n	800136c <bGoTx+0x58>
		for(i=0; i<100; i++){
 800132a:	1dfb      	adds	r3, r7, #7
 800132c:	2200      	movs	r2, #0
 800132e:	701a      	strb	r2, [r3, #0]
 8001330:	e006      	b.n	8001340 <bGoTx+0x2c>
					_delay_us(); //_delay_us(100);
 8001332:	f7ff fdc5 	bl	8000ec0 <_delay_us>
		for(i=0; i<100; i++){
 8001336:	1dfb      	adds	r3, r7, #7
 8001338:	781a      	ldrb	r2, [r3, #0]
 800133a:	1dfb      	adds	r3, r7, #7
 800133c:	3201      	adds	r2, #1
 800133e:	701a      	strb	r2, [r3, #0]
 8001340:	1dfb      	adds	r3, r7, #7
 8001342:	781b      	ldrb	r3, [r3, #0]
 8001344:	2b63      	cmp	r3, #99	; 0x63
 8001346:	d9f4      	bls.n	8001332 <bGoTx+0x1e>
				}
		tmp = (MODE_MASK_STA & bSpi3Read(CMT23_MODE_STA));
 8001348:	2061      	movs	r0, #97	; 0x61
 800134a:	f7ff fee9 	bl	8001120 <bSpi3Read>
 800134e:	0003      	movs	r3, r0
 8001350:	0019      	movs	r1, r3
 8001352:	1dbb      	adds	r3, r7, #6
 8001354:	220f      	movs	r2, #15
 8001356:	400a      	ands	r2, r1
 8001358:	701a      	strb	r2, [r3, #0]
		if(tmp==MODE_STA_TX)
 800135a:	1dbb      	adds	r3, r7, #6
 800135c:	781b      	ldrb	r3, [r3, #0]
 800135e:	2b06      	cmp	r3, #6
 8001360:	d009      	beq.n	8001376 <bGoTx+0x62>
	for(i=0; i<100; i++){
 8001362:	1dfb      	adds	r3, r7, #7
 8001364:	781a      	ldrb	r2, [r3, #0]
 8001366:	1dfb      	adds	r3, r7, #7
 8001368:	3201      	adds	r2, #1
 800136a:	701a      	strb	r2, [r3, #0]
 800136c:	1dfb      	adds	r3, r7, #7
 800136e:	781b      	ldrb	r3, [r3, #0]
 8001370:	2b63      	cmp	r3, #99	; 0x63
 8001372:	d9da      	bls.n	800132a <bGoTx+0x16>
 8001374:	e000      	b.n	8001378 <bGoTx+0x64>
			break;
 8001376:	46c0      	nop			; (mov r8, r8)
	}
	if(i>=100)
 8001378:	1dfb      	adds	r3, r7, #7
 800137a:	781b      	ldrb	r3, [r3, #0]
 800137c:	2b63      	cmp	r3, #99	; 0x63
 800137e:	d901      	bls.n	8001384 <bGoTx+0x70>
		return(false);
 8001380:	2300      	movs	r3, #0
 8001382:	e000      	b.n	8001386 <bGoTx+0x72>
	else
		return(true);
 8001384:	2301      	movs	r3, #1
}
 8001386:	0018      	movs	r0, r3
 8001388:	46bd      	mov	sp, r7
 800138a:	b002      	add	sp, #8
 800138c:	bd80      	pop	{r7, pc}
 800138e:	46c0      	nop			; (mov r8, r8)
 8001390:	00006040 	.word	0x00006040

08001394 <bGoSleep>:
**Function: Entry Sleep Mode
**Input:    none
**Output:   none
**********************************************************/
byte bGoSleep(void)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	b082      	sub	sp, #8
 8001398:	af00      	add	r7, sp, #0
	byte tmp;

	vSpi3Write(((word)CMT23_MODE_CTL<<8)+MODE_GO_SLEEP);
 800139a:	4b11      	ldr	r3, [pc, #68]	; (80013e0 <bGoSleep+0x4c>)
 800139c:	0018      	movs	r0, r3
 800139e:	f7ff fea2 	bl	80010e6 <vSpi3Write>
	for(int i=0; i<100; i++){
 80013a2:	2300      	movs	r3, #0
 80013a4:	607b      	str	r3, [r7, #4]
 80013a6:	e004      	b.n	80013b2 <bGoSleep+0x1e>
				_delay_us(); //_delay_us(100);
 80013a8:	f7ff fd8a 	bl	8000ec0 <_delay_us>
	for(int i=0; i<100; i++){
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	3301      	adds	r3, #1
 80013b0:	607b      	str	r3, [r7, #4]
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	2b63      	cmp	r3, #99	; 0x63
 80013b6:	ddf7      	ble.n	80013a8 <bGoSleep+0x14>
			}	//enough?
	tmp = (MODE_MASK_STA & bSpi3Read(CMT23_MODE_STA));
 80013b8:	2061      	movs	r0, #97	; 0x61
 80013ba:	f7ff feb1 	bl	8001120 <bSpi3Read>
 80013be:	0003      	movs	r3, r0
 80013c0:	0019      	movs	r1, r3
 80013c2:	1cfb      	adds	r3, r7, #3
 80013c4:	220f      	movs	r2, #15
 80013c6:	400a      	ands	r2, r1
 80013c8:	701a      	strb	r2, [r3, #0]
	if(tmp==MODE_GO_SLEEP)
 80013ca:	1cfb      	adds	r3, r7, #3
 80013cc:	781b      	ldrb	r3, [r3, #0]
 80013ce:	2b10      	cmp	r3, #16
 80013d0:	d101      	bne.n	80013d6 <bGoSleep+0x42>
		return(true);
 80013d2:	2301      	movs	r3, #1
 80013d4:	e000      	b.n	80013d8 <bGoSleep+0x44>
	else
		return(false);
 80013d6:	2300      	movs	r3, #0
}
 80013d8:	0018      	movs	r0, r3
 80013da:	46bd      	mov	sp, r7
 80013dc:	b002      	add	sp, #8
 80013de:	bd80      	pop	{r7, pc}
 80013e0:	00006010 	.word	0x00006010

080013e4 <bGoStandby>:
**Function: Entry Standby Mode
**Input:    none
**Output:   none
**********************************************************/
byte bGoStandby(void)
{
 80013e4:	b580      	push	{r7, lr}
 80013e6:	b082      	sub	sp, #8
 80013e8:	af00      	add	r7, sp, #0
	byte tmp, i;

	RssiTrig = false;
 80013ea:	4b1e      	ldr	r3, [pc, #120]	; (8001464 <bGoStandby+0x80>)
 80013ec:	2200      	movs	r2, #0
 80013ee:	701a      	strb	r2, [r3, #0]
	vSpi3Write(((word)CMT23_MODE_CTL<<8)+MODE_GO_STBY);
 80013f0:	4b1d      	ldr	r3, [pc, #116]	; (8001468 <bGoStandby+0x84>)
 80013f2:	0018      	movs	r0, r3
 80013f4:	f7ff fe77 	bl	80010e6 <vSpi3Write>
	for(i=0; i<100; i++){
 80013f8:	1dfb      	adds	r3, r7, #7
 80013fa:	2200      	movs	r2, #0
 80013fc:	701a      	strb	r2, [r3, #0]
 80013fe:	e020      	b.n	8001442 <bGoStandby+0x5e>
		for(i=0; i<100; i++){
 8001400:	1dfb      	adds	r3, r7, #7
 8001402:	2200      	movs	r2, #0
 8001404:	701a      	strb	r2, [r3, #0]
 8001406:	e006      	b.n	8001416 <bGoStandby+0x32>
					_delay_us(); //_delay_us(100);
 8001408:	f7ff fd5a 	bl	8000ec0 <_delay_us>
		for(i=0; i<100; i++){
 800140c:	1dfb      	adds	r3, r7, #7
 800140e:	781a      	ldrb	r2, [r3, #0]
 8001410:	1dfb      	adds	r3, r7, #7
 8001412:	3201      	adds	r2, #1
 8001414:	701a      	strb	r2, [r3, #0]
 8001416:	1dfb      	adds	r3, r7, #7
 8001418:	781b      	ldrb	r3, [r3, #0]
 800141a:	2b63      	cmp	r3, #99	; 0x63
 800141c:	d9f4      	bls.n	8001408 <bGoStandby+0x24>
				}
		tmp = (MODE_MASK_STA & bSpi3Read(CMT23_MODE_STA));
 800141e:	2061      	movs	r0, #97	; 0x61
 8001420:	f7ff fe7e 	bl	8001120 <bSpi3Read>
 8001424:	0003      	movs	r3, r0
 8001426:	0019      	movs	r1, r3
 8001428:	1dbb      	adds	r3, r7, #6
 800142a:	220f      	movs	r2, #15
 800142c:	400a      	ands	r2, r1
 800142e:	701a      	strb	r2, [r3, #0]
		if(tmp==MODE_STA_STBY)
 8001430:	1dbb      	adds	r3, r7, #6
 8001432:	781b      	ldrb	r3, [r3, #0]
 8001434:	2b02      	cmp	r3, #2
 8001436:	d009      	beq.n	800144c <bGoStandby+0x68>
	for(i=0; i<100; i++){
 8001438:	1dfb      	adds	r3, r7, #7
 800143a:	781a      	ldrb	r2, [r3, #0]
 800143c:	1dfb      	adds	r3, r7, #7
 800143e:	3201      	adds	r2, #1
 8001440:	701a      	strb	r2, [r3, #0]
 8001442:	1dfb      	adds	r3, r7, #7
 8001444:	781b      	ldrb	r3, [r3, #0]
 8001446:	2b63      	cmp	r3, #99	; 0x63
 8001448:	d9da      	bls.n	8001400 <bGoStandby+0x1c>
 800144a:	e000      	b.n	800144e <bGoStandby+0x6a>
			break;
 800144c:	46c0      	nop			; (mov r8, r8)
	}
	if(i>=100)
 800144e:	1dfb      	adds	r3, r7, #7
 8001450:	781b      	ldrb	r3, [r3, #0]
 8001452:	2b63      	cmp	r3, #99	; 0x63
 8001454:	d901      	bls.n	800145a <bGoStandby+0x76>
		return(false);
 8001456:	2300      	movs	r3, #0
 8001458:	e000      	b.n	800145c <bGoStandby+0x78>
	else
		return(true);
 800145a:	2301      	movs	r3, #1
}
 800145c:	0018      	movs	r0, r3
 800145e:	46bd      	mov	sp, r7
 8001460:	b002      	add	sp, #8
 8001462:	bd80      	pop	{r7, pc}
 8001464:	200002f1 	.word	0x200002f1
 8001468:	00006002 	.word	0x00006002

0800146c <vSoftReset>:
**Function: Software reset Chipset
**Input:    none
**Output:   none
**********************************************************/
void vSoftReset(void)
{
 800146c:	b580      	push	{r7, lr}
 800146e:	af00      	add	r7, sp, #0
	vSpi3Write(((word)CMT23_SOFTRST<<8)+0xFF);
 8001470:	4b04      	ldr	r3, [pc, #16]	; (8001484 <vSoftReset+0x18>)
 8001472:	0018      	movs	r0, r3
 8001474:	f7ff fe37 	bl	80010e6 <vSpi3Write>
	HAL_Delay(1);				//enough?
 8001478:	2001      	movs	r0, #1
 800147a:	f001 fc97 	bl	8002dac <HAL_Delay>
}
 800147e:	46c0      	nop			; (mov r8, r8)
 8001480:	46bd      	mov	sp, r7
 8001482:	bd80      	pop	{r7, pc}
 8001484:	00007fff 	.word	0x00007fff

08001488 <vGpioFuncCfg>:
**Function: GPIO Function config
**Input:    none
**Output:   none
**********************************************************/
void vGpioFuncCfg(byte io_cfg)
{
 8001488:	b580      	push	{r7, lr}
 800148a:	b082      	sub	sp, #8
 800148c:	af00      	add	r7, sp, #0
 800148e:	0002      	movs	r2, r0
 8001490:	1dfb      	adds	r3, r7, #7
 8001492:	701a      	strb	r2, [r3, #0]
	vSpi3Write(((word)CMT23_IO_SEL<<8)+io_cfg);
 8001494:	1dfb      	adds	r3, r7, #7
 8001496:	781b      	ldrb	r3, [r3, #0]
 8001498:	22ca      	movs	r2, #202	; 0xca
 800149a:	01d2      	lsls	r2, r2, #7
 800149c:	4694      	mov	ip, r2
 800149e:	4463      	add	r3, ip
 80014a0:	0018      	movs	r0, r3
 80014a2:	f7ff fe20 	bl	80010e6 <vSpi3Write>
}
 80014a6:	46c0      	nop			; (mov r8, r8)
 80014a8:	46bd      	mov	sp, r7
 80014aa:	b002      	add	sp, #8
 80014ac:	bd80      	pop	{r7, pc}

080014ae <vIntSrcCfg>:
**Function: config interrupt source  
**Input:    int_1, int_2
**Output:   none
**********************************************************/
void vIntSrcCfg(byte int_1, byte int_2)
{
 80014ae:	b590      	push	{r4, r7, lr}
 80014b0:	b085      	sub	sp, #20
 80014b2:	af00      	add	r7, sp, #0
 80014b4:	0002      	movs	r2, r0
 80014b6:	1dfb      	adds	r3, r7, #7
 80014b8:	701a      	strb	r2, [r3, #0]
 80014ba:	1dbb      	adds	r3, r7, #6
 80014bc:	1c0a      	adds	r2, r1, #0
 80014be:	701a      	strb	r2, [r3, #0]
	byte tmp;
	tmp = INT_MASK & bSpi3Read(CMT23_INT1_CTL);
 80014c0:	2066      	movs	r0, #102	; 0x66
 80014c2:	f7ff fe2d 	bl	8001120 <bSpi3Read>
 80014c6:	0003      	movs	r3, r0
 80014c8:	0019      	movs	r1, r3
 80014ca:	240f      	movs	r4, #15
 80014cc:	193b      	adds	r3, r7, r4
 80014ce:	221f      	movs	r2, #31
 80014d0:	4391      	bics	r1, r2
 80014d2:	000a      	movs	r2, r1
 80014d4:	701a      	strb	r2, [r3, #0]
	vSpi3Write(((word)CMT23_INT1_CTL<<8)+(tmp|int_1));
 80014d6:	193a      	adds	r2, r7, r4
 80014d8:	1dfb      	adds	r3, r7, #7
 80014da:	7812      	ldrb	r2, [r2, #0]
 80014dc:	781b      	ldrb	r3, [r3, #0]
 80014de:	4313      	orrs	r3, r2
 80014e0:	b2db      	uxtb	r3, r3
 80014e2:	22cc      	movs	r2, #204	; 0xcc
 80014e4:	01d2      	lsls	r2, r2, #7
 80014e6:	4694      	mov	ip, r2
 80014e8:	4463      	add	r3, ip
 80014ea:	0018      	movs	r0, r3
 80014ec:	f7ff fdfb 	bl	80010e6 <vSpi3Write>

	tmp = INT_MASK & bSpi3Read(CMT23_INT2_CTL);
 80014f0:	2067      	movs	r0, #103	; 0x67
 80014f2:	f7ff fe15 	bl	8001120 <bSpi3Read>
 80014f6:	0003      	movs	r3, r0
 80014f8:	0019      	movs	r1, r3
 80014fa:	193b      	adds	r3, r7, r4
 80014fc:	221f      	movs	r2, #31
 80014fe:	4391      	bics	r1, r2
 8001500:	000a      	movs	r2, r1
 8001502:	701a      	strb	r2, [r3, #0]
	vSpi3Write(((word)CMT23_INT2_CTL<<8)+(tmp|int_2));
 8001504:	193a      	adds	r2, r7, r4
 8001506:	1dbb      	adds	r3, r7, #6
 8001508:	7812      	ldrb	r2, [r2, #0]
 800150a:	781b      	ldrb	r3, [r3, #0]
 800150c:	4313      	orrs	r3, r2
 800150e:	b2db      	uxtb	r3, r3
 8001510:	22ce      	movs	r2, #206	; 0xce
 8001512:	01d2      	lsls	r2, r2, #7
 8001514:	4694      	mov	ip, r2
 8001516:	4463      	add	r3, ip
 8001518:	0018      	movs	r0, r3
 800151a:	f7ff fde4 	bl	80010e6 <vSpi3Write>
}
 800151e:	46c0      	nop			; (mov r8, r8)
 8001520:	46bd      	mov	sp, r7
 8001522:	b005      	add	sp, #20
 8001524:	bd90      	pop	{r4, r7, pc}

08001526 <vEnableAntSwitch>:
**Function:  
**Input:    
**Output:   none
**********************************************************/
void vEnableAntSwitch(byte mode)
{
 8001526:	b5b0      	push	{r4, r5, r7, lr}
 8001528:	b084      	sub	sp, #16
 800152a:	af00      	add	r7, sp, #0
 800152c:	0002      	movs	r2, r0
 800152e:	1dfb      	adds	r3, r7, #7
 8001530:	701a      	strb	r2, [r3, #0]
	byte tmp;
	tmp = bSpi3Read(CMT23_INT1_CTL);
 8001532:	250f      	movs	r5, #15
 8001534:	197c      	adds	r4, r7, r5
 8001536:	2066      	movs	r0, #102	; 0x66
 8001538:	f7ff fdf2 	bl	8001120 <bSpi3Read>
 800153c:	0003      	movs	r3, r0
 800153e:	7023      	strb	r3, [r4, #0]
	tmp&= 0x3F;
 8001540:	197b      	adds	r3, r7, r5
 8001542:	197a      	adds	r2, r7, r5
 8001544:	7812      	ldrb	r2, [r2, #0]
 8001546:	213f      	movs	r1, #63	; 0x3f
 8001548:	400a      	ands	r2, r1
 800154a:	701a      	strb	r2, [r3, #0]
	switch(mode)
 800154c:	1dfb      	adds	r3, r7, #7
 800154e:	781b      	ldrb	r3, [r3, #0]
 8001550:	2b01      	cmp	r3, #1
 8001552:	d002      	beq.n	800155a <vEnableAntSwitch+0x34>
 8001554:	2b02      	cmp	r3, #2
 8001556:	d009      	beq.n	800156c <vEnableAntSwitch+0x46>
			tmp |= RF_SWT1_EN; break;		//GPO1=RxActive; GPO2=TxActive
		case 2:
			tmp |= RF_SWT2_EN; break;		//GPO1=RxActive; GPO2=!RxActive
		case 0:
		default:
			break;							//Disable
 8001558:	e010      	b.n	800157c <vEnableAntSwitch+0x56>
			tmp |= RF_SWT1_EN; break;		//GPO1=RxActive; GPO2=TxActive
 800155a:	220f      	movs	r2, #15
 800155c:	18bb      	adds	r3, r7, r2
 800155e:	18ba      	adds	r2, r7, r2
 8001560:	7812      	ldrb	r2, [r2, #0]
 8001562:	2180      	movs	r1, #128	; 0x80
 8001564:	4249      	negs	r1, r1
 8001566:	430a      	orrs	r2, r1
 8001568:	701a      	strb	r2, [r3, #0]
 800156a:	e007      	b.n	800157c <vEnableAntSwitch+0x56>
			tmp |= RF_SWT2_EN; break;		//GPO1=RxActive; GPO2=!RxActive
 800156c:	220f      	movs	r2, #15
 800156e:	18bb      	adds	r3, r7, r2
 8001570:	18ba      	adds	r2, r7, r2
 8001572:	7812      	ldrb	r2, [r2, #0]
 8001574:	2140      	movs	r1, #64	; 0x40
 8001576:	430a      	orrs	r2, r1
 8001578:	701a      	strb	r2, [r3, #0]
 800157a:	46c0      	nop			; (mov r8, r8)
	}
	vSpi3Write(((word)CMT23_INT1_CTL<<8)+tmp);
 800157c:	230f      	movs	r3, #15
 800157e:	18fb      	adds	r3, r7, r3
 8001580:	781b      	ldrb	r3, [r3, #0]
 8001582:	22cc      	movs	r2, #204	; 0xcc
 8001584:	01d2      	lsls	r2, r2, #7
 8001586:	4694      	mov	ip, r2
 8001588:	4463      	add	r3, ip
 800158a:	0018      	movs	r0, r3
 800158c:	f7ff fdab 	bl	80010e6 <vSpi3Write>
}
 8001590:	46c0      	nop			; (mov r8, r8)
 8001592:	46bd      	mov	sp, r7
 8001594:	b004      	add	sp, #16
 8001596:	bdb0      	pop	{r4, r5, r7, pc}

08001598 <vIntSrcEnable>:
**Function: enable interrupt source 
**Input:    en_int
**Output:   none
**********************************************************/
void vIntSrcEnable(byte en_int)
{
 8001598:	b580      	push	{r7, lr}
 800159a:	b082      	sub	sp, #8
 800159c:	af00      	add	r7, sp, #0
 800159e:	0002      	movs	r2, r0
 80015a0:	1dfb      	adds	r3, r7, #7
 80015a2:	701a      	strb	r2, [r3, #0]
	vSpi3Write(((word)CMT23_INT_EN<<8)+en_int);
 80015a4:	1dfb      	adds	r3, r7, #7
 80015a6:	781b      	ldrb	r3, [r3, #0]
 80015a8:	22d0      	movs	r2, #208	; 0xd0
 80015aa:	01d2      	lsls	r2, r2, #7
 80015ac:	4694      	mov	ip, r2
 80015ae:	4463      	add	r3, ip
 80015b0:	0018      	movs	r0, r3
 80015b2:	f7ff fd98 	bl	80010e6 <vSpi3Write>
}
 80015b6:	46c0      	nop			; (mov r8, r8)
 80015b8:	46bd      	mov	sp, r7
 80015ba:	b002      	add	sp, #8
 80015bc:	bd80      	pop	{r7, pc}
	...

080015c0 <bIntSrcFlagClr>:
**Function: clear flag
**Input:    none
**Output:   equ CMT23_INT_EN
**********************************************************/
byte bIntSrcFlagClr(void)
{
 80015c0:	b580      	push	{r7, lr}
 80015c2:	b082      	sub	sp, #8
 80015c4:	af00      	add	r7, sp, #0
	//byte tmp;
	//byte int_clr2 = 0;
	//byte int_clr1 = 0;
	byte flg = 0;
 80015c6:	1dfb      	adds	r3, r7, #7
 80015c8:	2200      	movs	r2, #0
 80015ca:	701a      	strb	r2, [r3, #0]
		int_clr1 |= RX_TIMEOUT_CLR;
		flg |= RX_TMO_EN;
	}
	vSpi3Write(((word)CMT23_INT_CLR1<<8)+int_clr1);	//Clear flag
#endif
	vSpi3Write(((word)CMT23_INT_CLR1<<8)+0x07); //Clear flag
 80015cc:	4b06      	ldr	r3, [pc, #24]	; (80015e8 <bIntSrcFlagClr+0x28>)
 80015ce:	0018      	movs	r0, r3
 80015d0:	f7ff fd89 	bl	80010e6 <vSpi3Write>
	vSpi3Write(((word)CMT23_INT_CLR2<<8)+0xFF);	//Clear flag
 80015d4:	4b05      	ldr	r3, [pc, #20]	; (80015ec <bIntSrcFlagClr+0x2c>)
 80015d6:	0018      	movs	r0, r3
 80015d8:	f7ff fd85 	bl	80010e6 <vSpi3Write>

	return(flg);
 80015dc:	1dfb      	adds	r3, r7, #7
 80015de:	781b      	ldrb	r3, [r3, #0]
}
 80015e0:	0018      	movs	r0, r3
 80015e2:	46bd      	mov	sp, r7
 80015e4:	b002      	add	sp, #8
 80015e6:	bd80      	pop	{r7, pc}
 80015e8:	00006a07 	.word	0x00006a07
 80015ec:	00006bff 	.word	0x00006bff

080015f0 <vClearFIFO>:
**Function: clear FIFO buffer
**Input:    none
**Output:   FIFO state
**********************************************************/
byte vClearFIFO(void)
{
 80015f0:	b590      	push	{r4, r7, lr}
 80015f2:	b083      	sub	sp, #12
 80015f4:	af00      	add	r7, sp, #0
	byte tmp;
	tmp = bSpi3Read(CMT23_FIFO_FLG);
 80015f6:	1dfc      	adds	r4, r7, #7
 80015f8:	206e      	movs	r0, #110	; 0x6e
 80015fa:	f7ff fd91 	bl	8001120 <bSpi3Read>
 80015fe:	0003      	movs	r3, r0
 8001600:	7023      	strb	r3, [r4, #0]
	vSpi3Write(((word)CMT23_FIFO_CLR<<8)+FIFO_CLR_RX+FIFO_CLR_TX);
 8001602:	4b05      	ldr	r3, [pc, #20]	; (8001618 <vClearFIFO+0x28>)
 8001604:	0018      	movs	r0, r3
 8001606:	f7ff fd6e 	bl	80010e6 <vSpi3Write>
	return(tmp);
 800160a:	1dfb      	adds	r3, r7, #7
 800160c:	781b      	ldrb	r3, [r3, #0]
}
 800160e:	0018      	movs	r0, r3
 8001610:	46bd      	mov	sp, r7
 8001612:	b003      	add	sp, #12
 8001614:	bd90      	pop	{r4, r7, pc}
 8001616:	46c0      	nop			; (mov r8, r8)
 8001618:	00006c03 	.word	0x00006c03

0800161c <vEnableWrFifo>:

#if 1		//splite fifo, tx:32bytes, rx:32bytes;
void vEnableWrFifo(void)
{
 800161c:	b590      	push	{r4, r7, lr}
 800161e:	b083      	sub	sp, #12
 8001620:	af00      	add	r7, sp, #0
	byte tmp;
	tmp = bSpi3Read(CMT23_FIFO_CTL);
 8001622:	1dfc      	adds	r4, r7, #7
 8001624:	2069      	movs	r0, #105	; 0x69
 8001626:	f7ff fd7b 	bl	8001120 <bSpi3Read>
 800162a:	0003      	movs	r3, r0
 800162c:	7023      	strb	r3, [r4, #0]
	tmp |= (SPI_FIFO_RD_WR_SEL|FIFO_RX_TX_SEL);
 800162e:	1dfb      	adds	r3, r7, #7
 8001630:	1dfa      	adds	r2, r7, #7
 8001632:	7812      	ldrb	r2, [r2, #0]
 8001634:	2105      	movs	r1, #5
 8001636:	430a      	orrs	r2, r1
 8001638:	701a      	strb	r2, [r3, #0]
	vSpi3Write(((word)CMT23_FIFO_CTL<<8)+tmp);
 800163a:	1dfb      	adds	r3, r7, #7
 800163c:	781b      	ldrb	r3, [r3, #0]
 800163e:	22d2      	movs	r2, #210	; 0xd2
 8001640:	01d2      	lsls	r2, r2, #7
 8001642:	4694      	mov	ip, r2
 8001644:	4463      	add	r3, ip
 8001646:	0018      	movs	r0, r3
 8001648:	f7ff fd4d 	bl	80010e6 <vSpi3Write>
}
 800164c:	46c0      	nop			; (mov r8, r8)
 800164e:	46bd      	mov	sp, r7
 8001650:	b003      	add	sp, #12
 8001652:	bd90      	pop	{r4, r7, pc}

08001654 <vInit>:
**Function: Init. CMT2300A
**Input:    none
**Output:   none
**********************************************************/
void vInit(void)
{
 8001654:	b590      	push	{r4, r7, lr}
 8001656:	b083      	sub	sp, #12
 8001658:	af00      	add	r7, sp, #0
	byte tmp;
	vSpi3Init();
 800165a:	f7ff fc36 	bl	8000eca <vSpi3Init>
	//GPO1In();
	//GPO2In();
	GPO3In();
 800165e:	f7ff fe1f 	bl	80012a0 <GPO3In>

	//TX_ANTOut();
	//RX_ANTOut();

	vSoftReset();
 8001662:	f7ff ff03 	bl	800146c <vSoftReset>
	HAL_Delay(20);
 8001666:	2014      	movs	r0, #20
 8001668:	f001 fba0 	bl	8002dac <HAL_Delay>
	bGoStandby();
 800166c:	f7ff feba 	bl	80013e4 <bGoStandby>

	//
	tmp = bSpi3Read(CMT23_MODE_STA);
 8001670:	1dfc      	adds	r4, r7, #7
 8001672:	2061      	movs	r0, #97	; 0x61
 8001674:	f7ff fd54 	bl	8001120 <bSpi3Read>
 8001678:	0003      	movs	r3, r0
 800167a:	7023      	strb	r3, [r4, #0]
	tmp|= EEP_CPY_DIS;
 800167c:	1dfb      	adds	r3, r7, #7
 800167e:	1dfa      	adds	r2, r7, #7
 8001680:	7812      	ldrb	r2, [r2, #0]
 8001682:	2110      	movs	r1, #16
 8001684:	430a      	orrs	r2, r1
 8001686:	701a      	strb	r2, [r3, #0]
	tmp&= (~RSTN_IN_EN);			//Disable RstPin
 8001688:	1dfb      	adds	r3, r7, #7
 800168a:	1dfa      	adds	r2, r7, #7
 800168c:	7812      	ldrb	r2, [r2, #0]
 800168e:	2120      	movs	r1, #32
 8001690:	438a      	bics	r2, r1
 8001692:	701a      	strb	r2, [r3, #0]
	vSpi3Write(((word)CMT23_MODE_STA<<8)+tmp);
 8001694:	1dfb      	adds	r3, r7, #7
 8001696:	781b      	ldrb	r3, [r3, #0]
 8001698:	22c2      	movs	r2, #194	; 0xc2
 800169a:	01d2      	lsls	r2, r2, #7
 800169c:	4694      	mov	ip, r2
 800169e:	4463      	add	r3, ip
 80016a0:	0018      	movs	r0, r3
 80016a2:	f7ff fd20 	bl	80010e6 <vSpi3Write>

	bIntSrcFlagClr();
 80016a6:	f7ff ff8b 	bl	80015c0 <bIntSrcFlagClr>
}
 80016aa:	46c0      	nop			; (mov r8, r8)
 80016ac:	46bd      	mov	sp, r7
 80016ae:	b003      	add	sp, #12
 80016b0:	bd90      	pop	{r4, r7, pc}

080016b2 <vCfgBank>:

void vCfgBank(word cfg[], byte length)
{
 80016b2:	b590      	push	{r4, r7, lr}
 80016b4:	b085      	sub	sp, #20
 80016b6:	af00      	add	r7, sp, #0
 80016b8:	6078      	str	r0, [r7, #4]
 80016ba:	000a      	movs	r2, r1
 80016bc:	1cfb      	adds	r3, r7, #3
 80016be:	701a      	strb	r2, [r3, #0]
	byte i;

	if(length!=0){
 80016c0:	1cfb      	adds	r3, r7, #3
 80016c2:	781b      	ldrb	r3, [r3, #0]
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d01a      	beq.n	80016fe <vCfgBank+0x4c>
		for(i=0; i<length; i++)
 80016c8:	230f      	movs	r3, #15
 80016ca:	18fb      	adds	r3, r7, r3
 80016cc:	2200      	movs	r2, #0
 80016ce:	701a      	strb	r2, [r3, #0]
 80016d0:	e00e      	b.n	80016f0 <vCfgBank+0x3e>
			vSpi3Write(cfg[i]);
 80016d2:	240f      	movs	r4, #15
 80016d4:	193b      	adds	r3, r7, r4
 80016d6:	781b      	ldrb	r3, [r3, #0]
 80016d8:	009b      	lsls	r3, r3, #2
 80016da:	687a      	ldr	r2, [r7, #4]
 80016dc:	18d3      	adds	r3, r2, r3
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	0018      	movs	r0, r3
 80016e2:	f7ff fd00 	bl	80010e6 <vSpi3Write>
		for(i=0; i<length; i++)
 80016e6:	193b      	adds	r3, r7, r4
 80016e8:	781a      	ldrb	r2, [r3, #0]
 80016ea:	193b      	adds	r3, r7, r4
 80016ec:	3201      	adds	r2, #1
 80016ee:	701a      	strb	r2, [r3, #0]
 80016f0:	230f      	movs	r3, #15
 80016f2:	18fa      	adds	r2, r7, r3
 80016f4:	1cfb      	adds	r3, r7, #3
 80016f6:	7812      	ldrb	r2, [r2, #0]
 80016f8:	781b      	ldrb	r3, [r3, #0]
 80016fa:	429a      	cmp	r2, r3
 80016fc:	d3e9      	bcc.n	80016d2 <vCfgBank+0x20>
	}
}
 80016fe:	46c0      	nop			; (mov r8, r8)
 8001700:	46bd      	mov	sp, r7
 8001702:	b005      	add	sp, #20
 8001704:	bd90      	pop	{r4, r7, pc}

08001706 <bSendMessage>:
	rev = 0xFF;
	return(rev);
}

byte bSendMessage(byte msg[], byte length)
{
 8001706:	b580      	push	{r7, lr}
 8001708:	b082      	sub	sp, #8
 800170a:	af00      	add	r7, sp, #0
 800170c:	6078      	str	r0, [r7, #4]
 800170e:	000a      	movs	r2, r1
 8001710:	1cfb      	adds	r3, r7, #3
 8001712:	701a      	strb	r2, [r3, #0]
	bIntSrcFlagClr();
 8001714:	f7ff ff54 	bl	80015c0 <bIntSrcFlagClr>
#if 1
	//mode1
	vSetTxPayloadLength(length);
 8001718:	1cfb      	adds	r3, r7, #3
 800171a:	781b      	ldrb	r3, [r3, #0]
 800171c:	0018      	movs	r0, r3
 800171e:	f000 f813 	bl	8001748 <vSetTxPayloadLength>
	bGoStandby();
 8001722:	f7ff fe5f 	bl	80013e4 <bGoStandby>
	vEnableWrFifo();
 8001726:	f7ff ff79 	bl	800161c <vEnableWrFifo>
	vSpi3BurstWriteFIFO(msg, length);
 800172a:	1cfb      	adds	r3, r7, #3
 800172c:	781a      	ldrb	r2, [r3, #0]
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	0011      	movs	r1, r2
 8001732:	0018      	movs	r0, r3
 8001734:	f7ff fd8a 	bl	800124c <vSpi3BurstWriteFIFO>
	bGoTx();
 8001738:	f7ff fdec 	bl	8001314 <bGoTx>
	vSetTxPayloadLength(length);
	bGoTx();
	vEnableWrFifo();
	vSpi3BurstWriteFIFO(msg, length);
#endif
	return(true);
 800173c:	2301      	movs	r3, #1
}
 800173e:	0018      	movs	r0, r3
 8001740:	46bd      	mov	sp, r7
 8001742:	b002      	add	sp, #8
 8001744:	bd80      	pop	{r7, pc}
	...

08001748 <vSetTxPayloadLength>:

void vSetTxPayloadLength(word length)
{
 8001748:	b5b0      	push	{r4, r5, r7, lr}
 800174a:	b084      	sub	sp, #16
 800174c:	af00      	add	r7, sp, #0
 800174e:	6078      	str	r0, [r7, #4]
	byte tmp;
	byte len;
	bGoStandby();
 8001750:	f7ff fe48 	bl	80013e4 <bGoStandby>
	tmp = bSpi3Read(CMT23_PKT_CTRL1);
 8001754:	250f      	movs	r5, #15
 8001756:	197c      	adds	r4, r7, r5
 8001758:	2045      	movs	r0, #69	; 0x45
 800175a:	f7ff fce1 	bl	8001120 <bSpi3Read>
 800175e:	0003      	movs	r3, r0
 8001760:	7023      	strb	r3, [r4, #0]
	tmp&= 0x8F;
 8001762:	0028      	movs	r0, r5
 8001764:	183b      	adds	r3, r7, r0
 8001766:	183a      	adds	r2, r7, r0
 8001768:	7812      	ldrb	r2, [r2, #0]
 800176a:	2170      	movs	r1, #112	; 0x70
 800176c:	438a      	bics	r2, r1
 800176e:	701a      	strb	r2, [r3, #0]

	if(length!=0){
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	2b00      	cmp	r3, #0
 8001774:	d01c      	beq.n	80017b0 <vSetTxPayloadLength+0x68>
		if(FixedPktLength){
 8001776:	4b24      	ldr	r3, [pc, #144]	; (8001808 <vSetTxPayloadLength+0xc0>)
 8001778:	781b      	ldrb	r3, [r3, #0]
 800177a:	2b00      	cmp	r3, #0
 800177c:	d00c      	beq.n	8001798 <vSetTxPayloadLength+0x50>
		  tmp &= ~(1<<0);		//clear bit0
 800177e:	183b      	adds	r3, r7, r0
 8001780:	183a      	adds	r2, r7, r0
 8001782:	7812      	ldrb	r2, [r2, #0]
 8001784:	2101      	movs	r1, #1
 8001786:	438a      	bics	r2, r1
 8001788:	701a      	strb	r2, [r3, #0]
		  len = length - 1;
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	b2da      	uxtb	r2, r3
 800178e:	230e      	movs	r3, #14
 8001790:	18fb      	adds	r3, r7, r3
 8001792:	3a01      	subs	r2, #1
 8001794:	701a      	strb	r2, [r3, #0]
 8001796:	e00f      	b.n	80017b8 <vSetTxPayloadLength+0x70>
		}
		else{
		  tmp |= (1<<0);	   //set bit0
 8001798:	220f      	movs	r2, #15
 800179a:	18bb      	adds	r3, r7, r2
 800179c:	18ba      	adds	r2, r7, r2
 800179e:	7812      	ldrb	r2, [r2, #0]
 80017a0:	2101      	movs	r1, #1
 80017a2:	430a      	orrs	r2, r1
 80017a4:	701a      	strb	r2, [r3, #0]
		  len = length;
 80017a6:	230e      	movs	r3, #14
 80017a8:	18fb      	adds	r3, r7, r3
 80017aa:	687a      	ldr	r2, [r7, #4]
 80017ac:	701a      	strb	r2, [r3, #0]
 80017ae:	e003      	b.n	80017b8 <vSetTxPayloadLength+0x70>
		}
	}else
		len = 0;
 80017b0:	230e      	movs	r3, #14
 80017b2:	18fb      	adds	r3, r7, r3
 80017b4:	2200      	movs	r2, #0
 80017b6:	701a      	strb	r2, [r3, #0]

	tmp|= (((byte)(len>>8)&0x07)<<4);
 80017b8:	240e      	movs	r4, #14
 80017ba:	193b      	adds	r3, r7, r4
 80017bc:	781b      	ldrb	r3, [r3, #0]
 80017be:	121b      	asrs	r3, r3, #8
 80017c0:	b2db      	uxtb	r3, r3
 80017c2:	011b      	lsls	r3, r3, #4
 80017c4:	b25b      	sxtb	r3, r3
 80017c6:	2270      	movs	r2, #112	; 0x70
 80017c8:	4013      	ands	r3, r2
 80017ca:	b25a      	sxtb	r2, r3
 80017cc:	210f      	movs	r1, #15
 80017ce:	187b      	adds	r3, r7, r1
 80017d0:	781b      	ldrb	r3, [r3, #0]
 80017d2:	b25b      	sxtb	r3, r3
 80017d4:	4313      	orrs	r3, r2
 80017d6:	b25a      	sxtb	r2, r3
 80017d8:	187b      	adds	r3, r7, r1
 80017da:	701a      	strb	r2, [r3, #0]
	vSpi3Write(((word)CMT23_PKT_CTRL1<<8)+tmp);
 80017dc:	187b      	adds	r3, r7, r1
 80017de:	781b      	ldrb	r3, [r3, #0]
 80017e0:	228a      	movs	r2, #138	; 0x8a
 80017e2:	01d2      	lsls	r2, r2, #7
 80017e4:	4694      	mov	ip, r2
 80017e6:	4463      	add	r3, ip
 80017e8:	0018      	movs	r0, r3
 80017ea:	f7ff fc7c 	bl	80010e6 <vSpi3Write>
	vSpi3Write(((word)CMT23_PKT_LEN<<8)+(byte)len);	//Payload length
 80017ee:	193b      	adds	r3, r7, r4
 80017f0:	781b      	ldrb	r3, [r3, #0]
 80017f2:	228c      	movs	r2, #140	; 0x8c
 80017f4:	01d2      	lsls	r2, r2, #7
 80017f6:	4694      	mov	ip, r2
 80017f8:	4463      	add	r3, ip
 80017fa:	0018      	movs	r0, r3
 80017fc:	f7ff fc73 	bl	80010e6 <vSpi3Write>
	//bGoSleep();
}
 8001800:	46c0      	nop			; (mov r8, r8)
 8001802:	46bd      	mov	sp, r7
 8001804:	b004      	add	sp, #16
 8001806:	bdb0      	pop	{r4, r5, r7, pc}
 8001808:	200002f2 	.word	0x200002f2

0800180c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800180c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800180e:	b0bb      	sub	sp, #236	; 0xec
 8001810:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001812:	f001 fa5b 	bl	8002ccc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001816:	f000 facb 	bl	8001db0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800181a:	f000 fc47 	bl	80020ac <MX_GPIO_Init>
  MX_LPUART1_UART_Init();
 800181e:	f000 fbe3 	bl	8001fe8 <MX_LPUART1_UART_Init>
  MX_I2C1_Init();
 8001822:	f000 fba1 	bl	8001f68 <MX_I2C1_Init>
  MX_ADC_Init();
 8001826:	f000 fb39 	bl	8001e9c <MX_ADC_Init>
  MX_RTC_Init();
 800182a:	f000 fc0b 	bl	8002044 <MX_RTC_Init>
  /* USER CODE BEGIN 2 */
	//  https://github.com/Sensirion/embedded-sht sht30 kodlar kaynak
	sensirion_i2c_init();
 800182e:	f000 ff15 	bl	800265c <sensirion_i2c_init>
	printf("Basladi\r\n");
 8001832:	4ac0      	ldr	r2, [pc, #768]	; (8001b34 <main+0x328>)
 8001834:	4bc0      	ldr	r3, [pc, #768]	; (8001b38 <main+0x32c>)
 8001836:	0011      	movs	r1, r2
 8001838:	0018      	movs	r0, r3
 800183a:	f005 f80b 	bl	8006854 <siprintf>
 800183e:	0003      	movs	r3, r0
 8001840:	b29a      	uxth	r2, r3
 8001842:	4bbe      	ldr	r3, [pc, #760]	; (8001b3c <main+0x330>)
 8001844:	49bc      	ldr	r1, [pc, #752]	; (8001b38 <main+0x32c>)
 8001846:	48be      	ldr	r0, [pc, #760]	; (8001b40 <main+0x334>)
 8001848:	f004 fafe 	bl	8005e48 <HAL_UART_Transmit>
	/*
	 * Orijinal kodda var ama biz sensr hatalysa hata mesaj gnderiyoruz
	 * while (sht3x_probe(SHT3X_I2C_ADDR_DFLT) != STATUS_OK) {
	 * printf("SHT sensor probing failed\n"); }
	 */
	printf("SHT sensor probing successful\n");
 800184c:	4abd      	ldr	r2, [pc, #756]	; (8001b44 <main+0x338>)
 800184e:	4bba      	ldr	r3, [pc, #744]	; (8001b38 <main+0x32c>)
 8001850:	0011      	movs	r1, r2
 8001852:	0018      	movs	r0, r3
 8001854:	f004 fffe 	bl	8006854 <siprintf>
 8001858:	0003      	movs	r3, r0
 800185a:	b29a      	uxth	r2, r3
 800185c:	4bb7      	ldr	r3, [pc, #732]	; (8001b3c <main+0x330>)
 800185e:	49b6      	ldr	r1, [pc, #728]	; (8001b38 <main+0x32c>)
 8001860:	48b7      	ldr	r0, [pc, #732]	; (8001b40 <main+0x334>)
 8001862:	f004 faf1 	bl	8005e48 <HAL_UART_Transmit>
    #define VREFINT_CAL_ADDR			0x1FF80078 //STM32L010C6Tx datasheet'inden bakld. Bu koda ve aadaki Vrefint iin yazld
    #define VREFINT_CAL 				((uint16_t*) VREFINT_CAL_ADDR)

    #define TX_NUM  25
	byte tx_buf[25] = { 'H', 'A', 'T', 'A', '1', '1', '1', '1', '1', '1', 'A', '0', '0', '0', '0', '0', '0', '0', '0', '0', '5', 'B' };
 8001866:	23c0      	movs	r3, #192	; 0xc0
 8001868:	18f9      	adds	r1, r7, r3
 800186a:	4ab7      	ldr	r2, [pc, #732]	; (8001b48 <main+0x33c>)
 800186c:	000b      	movs	r3, r1
 800186e:	ca31      	ldmia	r2!, {r0, r4, r5}
 8001870:	c331      	stmia	r3!, {r0, r4, r5}
 8001872:	ca11      	ldmia	r2!, {r0, r4}
 8001874:	c311      	stmia	r3!, {r0, r4}
 8001876:	8810      	ldrh	r0, [r2, #0]
 8001878:	8018      	strh	r0, [r3, #0]
 800187a:	7892      	ldrb	r2, [r2, #2]
 800187c:	709a      	strb	r2, [r3, #2]
 800187e:	2317      	movs	r3, #23
 8001880:	18cb      	adds	r3, r1, r3
 8001882:	2202      	movs	r2, #2
 8001884:	2100      	movs	r1, #0
 8001886:	0018      	movs	r0, r3
 8001888:	f004 ffdb 	bl	8006842 <memset>
	// Sensr bozulursa veya almazsa veya yanl veri gelirse alcya hatal mesajn gnderir (tx_buf[32]).
	char buffer[25];
	char buffer2[50];
	char buffer3[100];

	FixedPktLength = 0;
 800188c:	4baf      	ldr	r3, [pc, #700]	; (8001b4c <main+0x340>)
 800188e:	2200      	movs	r2, #0
 8001890:	701a      	strb	r2, [r3, #0]
	PayloadLength = 23;
 8001892:	4baf      	ldr	r3, [pc, #700]	; (8001b50 <main+0x344>)
 8001894:	2217      	movs	r2, #23
 8001896:	601a      	str	r2, [r3, #0]
	vInit();
 8001898:	f7ff fedc 	bl	8001654 <vInit>
	vCfgBank(CMTBank, 12);
 800189c:	4bad      	ldr	r3, [pc, #692]	; (8001b54 <main+0x348>)
 800189e:	210c      	movs	r1, #12
 80018a0:	0018      	movs	r0, r3
 80018a2:	f7ff ff06 	bl	80016b2 <vCfgBank>
	vCfgBank(SystemBank, 12);
 80018a6:	4bac      	ldr	r3, [pc, #688]	; (8001b58 <main+0x34c>)
 80018a8:	210c      	movs	r1, #12
 80018aa:	0018      	movs	r0, r3
 80018ac:	f7ff ff01 	bl	80016b2 <vCfgBank>
	vCfgBank(FrequencyBank, 8);
 80018b0:	4baa      	ldr	r3, [pc, #680]	; (8001b5c <main+0x350>)
 80018b2:	2108      	movs	r1, #8
 80018b4:	0018      	movs	r0, r3
 80018b6:	f7ff fefc 	bl	80016b2 <vCfgBank>
	vCfgBank(DataRateBank, 24);
 80018ba:	4ba9      	ldr	r3, [pc, #676]	; (8001b60 <main+0x354>)
 80018bc:	2118      	movs	r1, #24
 80018be:	0018      	movs	r0, r3
 80018c0:	f7ff fef7 	bl	80016b2 <vCfgBank>
	vCfgBank(BasebandBank, 29);
 80018c4:	4ba7      	ldr	r3, [pc, #668]	; (8001b64 <main+0x358>)
 80018c6:	211d      	movs	r1, #29
 80018c8:	0018      	movs	r0, r3
 80018ca:	f7ff fef2 	bl	80016b2 <vCfgBank>
	vCfgBank(TXBank, 11);
 80018ce:	4ba6      	ldr	r3, [pc, #664]	; (8001b68 <main+0x35c>)
 80018d0:	210b      	movs	r1, #11
 80018d2:	0018      	movs	r0, r3
 80018d4:	f7ff feed 	bl	80016b2 <vCfgBank>
	vEnableAntSwitch(0);
 80018d8:	2000      	movs	r0, #0
 80018da:	f7ff fe24 	bl	8001526 <vEnableAntSwitch>
	vGpioFuncCfg(GPIO1_DCLK + GPIO2_DCLK + GPIO3_INT2); //GPIO Maping
 80018de:	202f      	movs	r0, #47	; 0x2f
 80018e0:	f7ff fdd2 	bl	8001488 <vGpioFuncCfg>

	vIntSrcCfg(INT_FIFO_NMTY_TX, INT_TX_DONE);    //IRQ maping
 80018e4:	210a      	movs	r1, #10
 80018e6:	2010      	movs	r0, #16
 80018e8:	f7ff fde1 	bl	80014ae <vIntSrcCfg>
	vIntSrcEnable(TX_DONE_EN);
 80018ec:	2020      	movs	r0, #32
 80018ee:	f7ff fe53 	bl	8001598 <vIntSrcEnable>
	vClearFIFO();
 80018f2:	f7ff fe7d 	bl	80015f0 <vClearFIFO>
	bGoSleep();
 80018f6:	f7ff fd4d 	bl	8001394 <bGoSleep>

	//int c = 0; saya kullanmak istersen yorumu a
	HAL_ADCEx_Calibration_Start(&hadc, ADC_SINGLE_ENDED); // vrefint'ten llecek voltajn dzgn llmesi iin yaplan kalibrasyon ayar
 80018fa:	4b9c      	ldr	r3, [pc, #624]	; (8001b6c <main+0x360>)
 80018fc:	2100      	movs	r1, #0
 80018fe:	0018      	movs	r0, r3
 8001900:	f001 ff70 	bl	80037e4 <HAL_ADCEx_Calibration_Start>

	int32_t temperature, humidity;
	int8_t ret = sht3x_measure_blocking_read(SHT3X_I2C_ADDR_DFLT, &temperature,&humidity);
 8001904:	1d3a      	adds	r2, r7, #4
 8001906:	2308      	movs	r3, #8
 8001908:	18fb      	adds	r3, r7, r3
 800190a:	0019      	movs	r1, r3
 800190c:	2044      	movs	r0, #68	; 0x44
 800190e:	f000 ff3b 	bl	8002788 <sht3x_measure_blocking_read>
 8001912:	0003      	movs	r3, r0
 8001914:	001a      	movs	r2, r3
 8001916:	25e7      	movs	r5, #231	; 0xe7
 8001918:	197b      	adds	r3, r7, r5
 800191a:	701a      	strb	r2, [r3, #0]
	if (__HAL_PWR_GET_FLAG(PWR_FLAG_SB) != RESET) { //RTC ile saniye sayar o srede stanby moduna alr. bekleme bittikten sonra bu fonksiyonun iindekileri yapar ve tekrar uyku moduna geer.
 800191c:	4b94      	ldr	r3, [pc, #592]	; (8001b70 <main+0x364>)
 800191e:	685b      	ldr	r3, [r3, #4]
 8001920:	2202      	movs	r2, #2
 8001922:	4013      	ands	r3, r2
 8001924:	2b02      	cmp	r3, #2
 8001926:	d000      	beq.n	800192a <main+0x11e>
 8001928:	e1e8      	b.n	8001cfc <main+0x4f0>

		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 800192a:	2380      	movs	r3, #128	; 0x80
 800192c:	019b      	lsls	r3, r3, #6
 800192e:	4891      	ldr	r0, [pc, #580]	; (8001b74 <main+0x368>)
 8001930:	2201      	movs	r2, #1
 8001932:	0019      	movs	r1, r3
 8001934:	f002 fb2f 	bl	8003f96 <HAL_GPIO_WritePin>
		HAL_Delay(3000); //yukardaki ve hal delay satr kod yazarken aamay grmek iin yazlmtr sonradan silebilirsin
 8001938:	4b8f      	ldr	r3, [pc, #572]	; (8001b78 <main+0x36c>)
 800193a:	0018      	movs	r0, r3
 800193c:	f001 fa36 	bl	8002dac <HAL_Delay>

		//ADC'deki vrefint enable ettikten sonra aadaki balayan ve biten kodlarda cihaza gelen voltu ler
		__HAL_PWR_CLEAR_FLAG(PWR_FLAG_SB);
 8001940:	4b8b      	ldr	r3, [pc, #556]	; (8001b70 <main+0x364>)
 8001942:	681a      	ldr	r2, [r3, #0]
 8001944:	4b8a      	ldr	r3, [pc, #552]	; (8001b70 <main+0x364>)
 8001946:	2108      	movs	r1, #8
 8001948:	430a      	orrs	r2, r1
 800194a:	601a      	str	r2, [r3, #0]
		HAL_ADC_Start(&hadc);
 800194c:	4b87      	ldr	r3, [pc, #540]	; (8001b6c <main+0x360>)
 800194e:	0018      	movs	r0, r3
 8001950:	f001 fc68 	bl	8003224 <HAL_ADC_Start>
		HAL_ADC_PollForConversion(&hadc, 100);
 8001954:	4b85      	ldr	r3, [pc, #532]	; (8001b6c <main+0x360>)
 8001956:	2164      	movs	r1, #100	; 0x64
 8001958:	0018      	movs	r0, r3
 800195a:	f001 fcf7 	bl	800334c <HAL_ADC_PollForConversion>
		uint16_t VREFINTADC = HAL_ADC_GetValue(&hadc);
 800195e:	4b83      	ldr	r3, [pc, #524]	; (8001b6c <main+0x360>)
 8001960:	0018      	movs	r0, r3
 8001962:	f001 fd8f 	bl	8003484 <HAL_ADC_GetValue>
 8001966:	0002      	movs	r2, r0
 8001968:	26e4      	movs	r6, #228	; 0xe4
 800196a:	19bb      	adds	r3, r7, r6
 800196c:	801a      	strh	r2, [r3, #0]
		HAL_ADC_Stop(&hadc);
 800196e:	4b7f      	ldr	r3, [pc, #508]	; (8001b6c <main+0x360>)
 8001970:	0018      	movs	r0, r3
 8001972:	f001 fcab 	bl	80032cc <HAL_ADC_Stop>
		float VDD = 3000.0 * (*VREFINT_CAL / (float) VREFINTADC);
 8001976:	4b81      	ldr	r3, [pc, #516]	; (8001b7c <main+0x370>)
 8001978:	881b      	ldrh	r3, [r3, #0]
 800197a:	0018      	movs	r0, r3
 800197c:	f7ff f8a6 	bl	8000acc <__aeabi_i2f>
 8001980:	1c04      	adds	r4, r0, #0
 8001982:	19bb      	adds	r3, r7, r6
 8001984:	881b      	ldrh	r3, [r3, #0]
 8001986:	0018      	movs	r0, r3
 8001988:	f7ff f8e6 	bl	8000b58 <__aeabi_ui2f>
 800198c:	1c03      	adds	r3, r0, #0
 800198e:	1c19      	adds	r1, r3, #0
 8001990:	1c20      	adds	r0, r4, #0
 8001992:	f7fe fe55 	bl	8000640 <__aeabi_fdiv>
 8001996:	1c03      	adds	r3, r0, #0
 8001998:	4979      	ldr	r1, [pc, #484]	; (8001b80 <main+0x374>)
 800199a:	1c18      	adds	r0, r3, #0
 800199c:	f7fe ff5c 	bl	8000858 <__aeabi_fmul>
 80019a0:	1c03      	adds	r3, r0, #0
 80019a2:	22e0      	movs	r2, #224	; 0xe0
 80019a4:	18ba      	adds	r2, r7, r2
 80019a6:	6013      	str	r3, [r2, #0]
		//buraya kadar cihaza gelen vrefint'i lt.

		temperature = temperature / 10;
 80019a8:	68bb      	ldr	r3, [r7, #8]
 80019aa:	210a      	movs	r1, #10
 80019ac:	0018      	movs	r0, r3
 80019ae:	f7fe fc47 	bl	8000240 <__divsi3>
 80019b2:	0003      	movs	r3, r0
 80019b4:	60bb      	str	r3, [r7, #8]
		humidity = humidity / 10;
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	210a      	movs	r1, #10
 80019ba:	0018      	movs	r0, r3
 80019bc:	f7fe fc40 	bl	8000240 <__divsi3>
 80019c0:	0003      	movs	r3, r0
 80019c2:	607b      	str	r3, [r7, #4]
		if (ret == STATUS_OK) {
 80019c4:	197b      	adds	r3, r7, r5
 80019c6:	781b      	ldrb	r3, [r3, #0]
 80019c8:	b25b      	sxtb	r3, r3
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d000      	beq.n	80019d0 <main+0x1c4>
 80019ce:	e168      	b.n	8001ca2 <main+0x496>
			 * c++;
			 * printf("Saya: %d\r\n",c);
			 */

//Scaklk verisindne gelen veriler eer -40 ile 100 derece arasnda doru kabul edilir ve alcya gnderilmek zere aadaki fonksiyona girer.
			if (-4000 <= temperature && temperature <= 9999 && 0 <= humidity&& humidity <= 9999) {
 80019d0:	68bb      	ldr	r3, [r7, #8]
 80019d2:	4a6c      	ldr	r2, [pc, #432]	; (8001b84 <main+0x378>)
 80019d4:	4293      	cmp	r3, r2
 80019d6:	da00      	bge.n	80019da <main+0x1ce>
 80019d8:	e13e      	b.n	8001c58 <main+0x44c>
 80019da:	68bb      	ldr	r3, [r7, #8]
 80019dc:	4a6a      	ldr	r2, [pc, #424]	; (8001b88 <main+0x37c>)
 80019de:	4293      	cmp	r3, r2
 80019e0:	dd00      	ble.n	80019e4 <main+0x1d8>
 80019e2:	e139      	b.n	8001c58 <main+0x44c>
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	da00      	bge.n	80019ec <main+0x1e0>
 80019ea:	e135      	b.n	8001c58 <main+0x44c>
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	4a66      	ldr	r2, [pc, #408]	; (8001b88 <main+0x37c>)
 80019f0:	4293      	cmp	r3, r2
 80019f2:	dd00      	ble.n	80019f6 <main+0x1ea>
 80019f4:	e130      	b.n	8001c58 <main+0x44c>

				if (temperature < -1000) {
 80019f6:	68bb      	ldr	r3, [r7, #8]
 80019f8:	4a64      	ldr	r2, [pc, #400]	; (8001b8c <main+0x380>)
 80019fa:	4293      	cmp	r3, r2
 80019fc:	da0d      	bge.n	8001a1a <main+0x20e>
					//printf("-10dan kucuk\r\n");
					// -1 ile arptm nk -'li ksm olmadan ilk 4 bitini gndermek istiyorum.
					temperature = temperature * -1;
 80019fe:	68bb      	ldr	r3, [r7, #8]
 8001a00:	425b      	negs	r3, r3
 8001a02:	60bb      	str	r3, [r7, #8]
					sprintf(buffer, "%d", temperature);
 8001a04:	68ba      	ldr	r2, [r7, #8]
 8001a06:	4962      	ldr	r1, [pc, #392]	; (8001b90 <main+0x384>)
 8001a08:	23a4      	movs	r3, #164	; 0xa4
 8001a0a:	18fb      	adds	r3, r7, r3
 8001a0c:	0018      	movs	r0, r3
 8001a0e:	f004 ff21 	bl	8006854 <siprintf>
					//Tekrardan -1 ile arptm nk temperature - mi + m diye kontrol ederken geek scakla ihtiyacm var
					temperature = temperature * -1;
 8001a12:	68bb      	ldr	r3, [r7, #8]
 8001a14:	425b      	negs	r3, r3
 8001a16:	60bb      	str	r3, [r7, #8]
 8001a18:	e029      	b.n	8001a6e <main+0x262>
				} else if (temperature < 0) {
 8001a1a:	68bb      	ldr	r3, [r7, #8]
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	da0d      	bge.n	8001a3c <main+0x230>
					// -1 ile arptm nk -'li ksm olmadan ilk 4 bitini gndermek istiyorum.
					temperature = temperature * -1;
 8001a20:	68bb      	ldr	r3, [r7, #8]
 8001a22:	425b      	negs	r3, r3
 8001a24:	60bb      	str	r3, [r7, #8]
					sprintf(buffer, "%d", temperature);
 8001a26:	68ba      	ldr	r2, [r7, #8]
 8001a28:	4959      	ldr	r1, [pc, #356]	; (8001b90 <main+0x384>)
 8001a2a:	23a4      	movs	r3, #164	; 0xa4
 8001a2c:	18fb      	adds	r3, r7, r3
 8001a2e:	0018      	movs	r0, r3
 8001a30:	f004 ff10 	bl	8006854 <siprintf>
					//printf("0'la -10 arasnda\r\n");
					//Tekrardan -1 ile arptm nk temperature - mi + m diye kontrol ederken geek scakla ihtiyacm var
					temperature = temperature * -1;
 8001a34:	68bb      	ldr	r3, [r7, #8]
 8001a36:	425b      	negs	r3, r3
 8001a38:	60bb      	str	r3, [r7, #8]
 8001a3a:	e018      	b.n	8001a6e <main+0x262>

				} else if (temperature < 1000) {
 8001a3c:	68ba      	ldr	r2, [r7, #8]
 8001a3e:	23fa      	movs	r3, #250	; 0xfa
 8001a40:	009b      	lsls	r3, r3, #2
 8001a42:	429a      	cmp	r2, r3
 8001a44:	da07      	bge.n	8001a56 <main+0x24a>

					//printf("0 ile 10 arasinda\r\n");
					sprintf(buffer, "%d", temperature);
 8001a46:	68ba      	ldr	r2, [r7, #8]
 8001a48:	4951      	ldr	r1, [pc, #324]	; (8001b90 <main+0x384>)
 8001a4a:	23a4      	movs	r3, #164	; 0xa4
 8001a4c:	18fb      	adds	r3, r7, r3
 8001a4e:	0018      	movs	r0, r3
 8001a50:	f004 ff00 	bl	8006854 <siprintf>
 8001a54:	e00b      	b.n	8001a6e <main+0x262>

				} else if (temperature >= 1000) {
 8001a56:	68ba      	ldr	r2, [r7, #8]
 8001a58:	23fa      	movs	r3, #250	; 0xfa
 8001a5a:	009b      	lsls	r3, r3, #2
 8001a5c:	429a      	cmp	r2, r3
 8001a5e:	db06      	blt.n	8001a6e <main+0x262>
					sprintf(buffer, "%d", temperature); //Temperature/100 demedik nk ilk 4 bitini de alcya gndermek istiyoruz.100e blnmesi demek ,'den sonraki 2 saynn silinmesi demek rnein sonu 255 yani 25.5 derece eer ,'den sorna 2 hanenin gzkmesini istersek 10 diyeceiz yani sonu. 25.57
 8001a60:	68ba      	ldr	r2, [r7, #8]
 8001a62:	494b      	ldr	r1, [pc, #300]	; (8001b90 <main+0x384>)
 8001a64:	23a4      	movs	r3, #164	; 0xa4
 8001a66:	18fb      	adds	r3, r7, r3
 8001a68:	0018      	movs	r0, r3
 8001a6a:	f004 fef3 	bl	8006854 <siprintf>

				}

				//  printf("measured temperature: %0.2f degreeCelsius","measured humidity: %0.2f percentRH\n",temperature / 1000.0f, humidity / 1000.0f);

				sprintf(buffer2, "%d", humidity);
 8001a6e:	687a      	ldr	r2, [r7, #4]
 8001a70:	4947      	ldr	r1, [pc, #284]	; (8001b90 <main+0x384>)
 8001a72:	2470      	movs	r4, #112	; 0x70
 8001a74:	193b      	adds	r3, r7, r4
 8001a76:	0018      	movs	r0, r3
 8001a78:	f004 feec 	bl	8006854 <siprintf>

				strncat(buffer, buffer2, 4); //sondaki say eklenecek karakter says
 8001a7c:	1939      	adds	r1, r7, r4
 8001a7e:	24a4      	movs	r4, #164	; 0xa4
 8001a80:	193b      	adds	r3, r7, r4
 8001a82:	2204      	movs	r2, #4
 8001a84:	0018      	movs	r0, r3
 8001a86:	f004 ff05 	bl	8006894 <strncat>
				 HAL_UART_Transmit(&hlpuart1, (uint8_t *)buffer, 10, 1000);
				 HAL_UART_Transmit( &hlpuart1, (uint8_t *)"\r\n", 2, 100);
				 }*/

				//Buffer'a pil durumunu ekliyoruz
				int vddint = (int) VDD;
 8001a8a:	23e0      	movs	r3, #224	; 0xe0
 8001a8c:	18fb      	adds	r3, r7, r3
 8001a8e:	6818      	ldr	r0, [r3, #0]
 8001a90:	f7fe fffc 	bl	8000a8c <__aeabi_f2iz>
 8001a94:	0003      	movs	r3, r0
 8001a96:	22dc      	movs	r2, #220	; 0xdc
 8001a98:	18b9      	adds	r1, r7, r2
 8001a9a:	600b      	str	r3, [r1, #0]
				sprintf(buffer3, "%d", vddint);
 8001a9c:	18bb      	adds	r3, r7, r2
 8001a9e:	681a      	ldr	r2, [r3, #0]
 8001aa0:	493b      	ldr	r1, [pc, #236]	; (8001b90 <main+0x384>)
 8001aa2:	250c      	movs	r5, #12
 8001aa4:	197b      	adds	r3, r7, r5
 8001aa6:	0018      	movs	r0, r3
 8001aa8:	f004 fed4 	bl	8006854 <siprintf>
				strncat(buffer, buffer3, 4); //sondaki say eklenecek karakter says
 8001aac:	1979      	adds	r1, r7, r5
 8001aae:	193b      	adds	r3, r7, r4
 8001ab0:	2204      	movs	r2, #4
 8001ab2:	0018      	movs	r0, r3
 8001ab4:	f004 feee 	bl	8006894 <strncat>


				//Buffer'a scakln - mi + m durumunu ekliyoruz
				if (temperature < -1000) {
 8001ab8:	68bb      	ldr	r3, [r7, #8]
 8001aba:	4a34      	ldr	r2, [pc, #208]	; (8001b8c <main+0x380>)
 8001abc:	4293      	cmp	r3, r2
 8001abe:	da0f      	bge.n	8001ae0 <main+0x2d4>
					strncat(buffer, "-", 1); //+ - durumu
 8001ac0:	193b      	adds	r3, r7, r4
 8001ac2:	0018      	movs	r0, r3
 8001ac4:	f7fe fb20 	bl	8000108 <strlen>
 8001ac8:	0003      	movs	r3, r0
 8001aca:	001a      	movs	r2, r3
 8001acc:	193b      	adds	r3, r7, r4
 8001ace:	189a      	adds	r2, r3, r2
 8001ad0:	4b30      	ldr	r3, [pc, #192]	; (8001b94 <main+0x388>)
 8001ad2:	0010      	movs	r0, r2
 8001ad4:	0019      	movs	r1, r3
 8001ad6:	2302      	movs	r3, #2
 8001ad8:	001a      	movs	r2, r3
 8001ada:	f004 fea9 	bl	8006830 <memcpy>
 8001ade:	e074      	b.n	8001bca <main+0x3be>
					//printf("-10dan kucuk");

				} else if (temperature < 0) {
 8001ae0:	68bb      	ldr	r3, [r7, #8]
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	da10      	bge.n	8001b08 <main+0x2fc>
					strncat(buffer, "e-", 2); //+ - durumu
 8001ae6:	24a4      	movs	r4, #164	; 0xa4
 8001ae8:	193b      	adds	r3, r7, r4
 8001aea:	0018      	movs	r0, r3
 8001aec:	f7fe fb0c 	bl	8000108 <strlen>
 8001af0:	0003      	movs	r3, r0
 8001af2:	001a      	movs	r2, r3
 8001af4:	193b      	adds	r3, r7, r4
 8001af6:	189a      	adds	r2, r3, r2
 8001af8:	4b27      	ldr	r3, [pc, #156]	; (8001b98 <main+0x38c>)
 8001afa:	0010      	movs	r0, r2
 8001afc:	0019      	movs	r1, r3
 8001afe:	2303      	movs	r3, #3
 8001b00:	001a      	movs	r2, r3
 8001b02:	f004 fe95 	bl	8006830 <memcpy>
 8001b06:	e060      	b.n	8001bca <main+0x3be>
					//printf("0 ile -10 arasinda");

				} else if (temperature < 1000) {
 8001b08:	68ba      	ldr	r2, [r7, #8]
 8001b0a:	23fa      	movs	r3, #250	; 0xfa
 8001b0c:	009b      	lsls	r3, r3, #2
 8001b0e:	429a      	cmp	r2, r3
 8001b10:	da46      	bge.n	8001ba0 <main+0x394>
					strncat(buffer, "e+", 2);
 8001b12:	24a4      	movs	r4, #164	; 0xa4
 8001b14:	193b      	adds	r3, r7, r4
 8001b16:	0018      	movs	r0, r3
 8001b18:	f7fe faf6 	bl	8000108 <strlen>
 8001b1c:	0003      	movs	r3, r0
 8001b1e:	001a      	movs	r2, r3
 8001b20:	193b      	adds	r3, r7, r4
 8001b22:	189a      	adds	r2, r3, r2
 8001b24:	4b1d      	ldr	r3, [pc, #116]	; (8001b9c <main+0x390>)
 8001b26:	0010      	movs	r0, r2
 8001b28:	0019      	movs	r1, r3
 8001b2a:	2303      	movs	r3, #3
 8001b2c:	001a      	movs	r2, r3
 8001b2e:	f004 fe7f 	bl	8006830 <memcpy>
 8001b32:	e04a      	b.n	8001bca <main+0x3be>
 8001b34:	080070d0 	.word	0x080070d0
 8001b38:	20000344 	.word	0x20000344
 8001b3c:	0000ffff 	.word	0x0000ffff
 8001b40:	20000268 	.word	0x20000268
 8001b44:	080070dc 	.word	0x080070dc
 8001b48:	08007190 	.word	0x08007190
 8001b4c:	200002f2 	.word	0x200002f2
 8001b50:	200002f4 	.word	0x200002f4
 8001b54:	20000000 	.word	0x20000000
 8001b58:	20000030 	.word	0x20000030
 8001b5c:	20000060 	.word	0x20000060
 8001b60:	20000080 	.word	0x20000080
 8001b64:	200000e0 	.word	0x200000e0
 8001b68:	20000154 	.word	0x20000154
 8001b6c:	20000468 	.word	0x20000468
 8001b70:	40007000 	.word	0x40007000
 8001b74:	50000800 	.word	0x50000800
 8001b78:	00000bb8 	.word	0x00000bb8
 8001b7c:	1ff80078 	.word	0x1ff80078
 8001b80:	453b8000 	.word	0x453b8000
 8001b84:	fffff060 	.word	0xfffff060
 8001b88:	0000270f 	.word	0x0000270f
 8001b8c:	fffffc18 	.word	0xfffffc18
 8001b90:	080070fc 	.word	0x080070fc
 8001b94:	08007100 	.word	0x08007100
 8001b98:	08007104 	.word	0x08007104
 8001b9c:	08007108 	.word	0x08007108
					//printf("0 ile 10 arasinda");

				} else if (temperature >= 1000) {
 8001ba0:	68ba      	ldr	r2, [r7, #8]
 8001ba2:	23fa      	movs	r3, #250	; 0xfa
 8001ba4:	009b      	lsls	r3, r3, #2
 8001ba6:	429a      	cmp	r2, r3
 8001ba8:	db0f      	blt.n	8001bca <main+0x3be>
					strncat(buffer, "+", 1); //+ - durumu
 8001baa:	24a4      	movs	r4, #164	; 0xa4
 8001bac:	193b      	adds	r3, r7, r4
 8001bae:	0018      	movs	r0, r3
 8001bb0:	f7fe faaa 	bl	8000108 <strlen>
 8001bb4:	0003      	movs	r3, r0
 8001bb6:	001a      	movs	r2, r3
 8001bb8:	193b      	adds	r3, r7, r4
 8001bba:	189a      	adds	r2, r3, r2
 8001bbc:	4b6e      	ldr	r3, [pc, #440]	; (8001d78 <main+0x56c>)
 8001bbe:	0010      	movs	r0, r2
 8001bc0:	0019      	movs	r1, r3
 8001bc2:	2302      	movs	r3, #2
 8001bc4:	001a      	movs	r2, r3
 8001bc6:	f004 fe33 	bl	8006830 <memcpy>
					//printf("buffer: %s\r\n",buffer);
				}
				//strncat(buffer, "s", 2);

				//Buffer'a seri numarasn ekliyoruz
				strncat(buffer, "A0000000002B", 12); //seri numaras 10 haneli A ve B arasnda
 8001bca:	24a4      	movs	r4, #164	; 0xa4
 8001bcc:	193b      	adds	r3, r7, r4
 8001bce:	0018      	movs	r0, r3
 8001bd0:	f7fe fa9a 	bl	8000108 <strlen>
 8001bd4:	0003      	movs	r3, r0
 8001bd6:	001a      	movs	r2, r3
 8001bd8:	193b      	adds	r3, r7, r4
 8001bda:	189a      	adds	r2, r3, r2
 8001bdc:	4b67      	ldr	r3, [pc, #412]	; (8001d7c <main+0x570>)
 8001bde:	0010      	movs	r0, r2
 8001be0:	0019      	movs	r1, r3
 8001be2:	230d      	movs	r3, #13
 8001be4:	001a      	movs	r2, r3
 8001be6:	f004 fe23 	bl	8006830 <memcpy>
				//   strncat(buffer,"Asil3000000B", 12);
				//  strncat(buffer,"Asil4000000B", 12);
				//  strncat(buffer,"Asil5000000B", 12);
				// strncat(buffer,"Asil6000000B", 12);

				printf("buffer toplam: %s\r\n", buffer);
 8001bea:	193a      	adds	r2, r7, r4
 8001bec:	4964      	ldr	r1, [pc, #400]	; (8001d80 <main+0x574>)
 8001bee:	4b65      	ldr	r3, [pc, #404]	; (8001d84 <main+0x578>)
 8001bf0:	0018      	movs	r0, r3
 8001bf2:	f004 fe2f 	bl	8006854 <siprintf>
 8001bf6:	0003      	movs	r3, r0
 8001bf8:	b29a      	uxth	r2, r3
 8001bfa:	4b63      	ldr	r3, [pc, #396]	; (8001d88 <main+0x57c>)
 8001bfc:	4961      	ldr	r1, [pc, #388]	; (8001d84 <main+0x578>)
 8001bfe:	4863      	ldr	r0, [pc, #396]	; (8001d8c <main+0x580>)
 8001c00:	f004 f922 	bl	8005e48 <HAL_UART_Transmit>
				 else HAL_UART_Transmit( &hlpuart1, (uint8_t *)"degsmedi\r\n",11, 100);
				 strcpy(bufferkontrol,buffer);
				 */

				//Buffer gnderiyioruz sonrasnda CMT2119 B transmitter uykuya sokuyoruz
				bSendMessage(buffer, strlen(buffer));
 8001c04:	193b      	adds	r3, r7, r4
 8001c06:	0018      	movs	r0, r3
 8001c08:	f7fe fa7e 	bl	8000108 <strlen>
 8001c0c:	0003      	movs	r3, r0
 8001c0e:	b2da      	uxtb	r2, r3
 8001c10:	193b      	adds	r3, r7, r4
 8001c12:	0011      	movs	r1, r2
 8001c14:	0018      	movs	r0, r3
 8001c16:	f7ff fd76 	bl	8001706 <bSendMessage>
				while (GPO3_L());
 8001c1a:	46c0      	nop			; (mov r8, r8)
 8001c1c:	2380      	movs	r3, #128	; 0x80
 8001c1e:	015a      	lsls	r2, r3, #5
 8001c20:	23a0      	movs	r3, #160	; 0xa0
 8001c22:	05db      	lsls	r3, r3, #23
 8001c24:	0011      	movs	r1, r2
 8001c26:	0018      	movs	r0, r3
 8001c28:	f002 f998 	bl	8003f5c <HAL_GPIO_ReadPin>
 8001c2c:	1e03      	subs	r3, r0, #0
 8001c2e:	d0f5      	beq.n	8001c1c <main+0x410>
				bIntSrcFlagClr();
 8001c30:	f7ff fcc6 	bl	80015c0 <bIntSrcFlagClr>
				vClearFIFO();
 8001c34:	f7ff fcdc 	bl	80015f0 <vClearFIFO>
				bGoSleep();
 8001c38:	f7ff fbac 	bl	8001394 <bGoSleep>
				printf("gonderildi\r\n");
 8001c3c:	4a54      	ldr	r2, [pc, #336]	; (8001d90 <main+0x584>)
 8001c3e:	4b51      	ldr	r3, [pc, #324]	; (8001d84 <main+0x578>)
 8001c40:	0011      	movs	r1, r2
 8001c42:	0018      	movs	r0, r3
 8001c44:	f004 fe06 	bl	8006854 <siprintf>
 8001c48:	0003      	movs	r3, r0
 8001c4a:	b29a      	uxth	r2, r3
 8001c4c:	4b4e      	ldr	r3, [pc, #312]	; (8001d88 <main+0x57c>)
 8001c4e:	494d      	ldr	r1, [pc, #308]	; (8001d84 <main+0x578>)
 8001c50:	484e      	ldr	r0, [pc, #312]	; (8001d8c <main+0x580>)
 8001c52:	f004 f8f9 	bl	8005e48 <HAL_UART_Transmit>
			if (-4000 <= temperature && temperature <= 9999 && 0 <= humidity&& humidity <= 9999) {
 8001c56:	e048      	b.n	8001cea <main+0x4de>
				// HAL_Delay(4000);

			} else {
				//Eger sensorden yanlis veri gelirse veya sensor bozulursa aliciya hatali mesajini gnderir
				printf("gonderilmedi\r\n");
 8001c58:	4a4e      	ldr	r2, [pc, #312]	; (8001d94 <main+0x588>)
 8001c5a:	4b4a      	ldr	r3, [pc, #296]	; (8001d84 <main+0x578>)
 8001c5c:	0011      	movs	r1, r2
 8001c5e:	0018      	movs	r0, r3
 8001c60:	f004 fdf8 	bl	8006854 <siprintf>
 8001c64:	0003      	movs	r3, r0
 8001c66:	b29a      	uxth	r2, r3
 8001c68:	4b47      	ldr	r3, [pc, #284]	; (8001d88 <main+0x57c>)
 8001c6a:	4946      	ldr	r1, [pc, #280]	; (8001d84 <main+0x578>)
 8001c6c:	4847      	ldr	r0, [pc, #284]	; (8001d8c <main+0x580>)
 8001c6e:	f004 f8eb 	bl	8005e48 <HAL_UART_Transmit>
				bSendMessage(tx_buf, 22);
 8001c72:	23c0      	movs	r3, #192	; 0xc0
 8001c74:	18fb      	adds	r3, r7, r3
 8001c76:	2116      	movs	r1, #22
 8001c78:	0018      	movs	r0, r3
 8001c7a:	f7ff fd44 	bl	8001706 <bSendMessage>
				while (GPO3_L())
 8001c7e:	46c0      	nop			; (mov r8, r8)
 8001c80:	2380      	movs	r3, #128	; 0x80
 8001c82:	015a      	lsls	r2, r3, #5
 8001c84:	23a0      	movs	r3, #160	; 0xa0
 8001c86:	05db      	lsls	r3, r3, #23
 8001c88:	0011      	movs	r1, r2
 8001c8a:	0018      	movs	r0, r3
 8001c8c:	f002 f966 	bl	8003f5c <HAL_GPIO_ReadPin>
 8001c90:	1e03      	subs	r3, r0, #0
 8001c92:	d0f5      	beq.n	8001c80 <main+0x474>
					;
				bIntSrcFlagClr();
 8001c94:	f7ff fc94 	bl	80015c0 <bIntSrcFlagClr>
				vClearFIFO();
 8001c98:	f7ff fcaa 	bl	80015f0 <vClearFIFO>
				bGoSleep();
 8001c9c:	f7ff fb7a 	bl	8001394 <bGoSleep>
 8001ca0:	e023      	b.n	8001cea <main+0x4de>

			}

		} else {
			//Eger sensorden yanlis veri gelirse veya sensor bozulursa aliciya hatali mesajini gnderir
							printf("gonderilmedi\r\n");
 8001ca2:	4a3c      	ldr	r2, [pc, #240]	; (8001d94 <main+0x588>)
 8001ca4:	4b37      	ldr	r3, [pc, #220]	; (8001d84 <main+0x578>)
 8001ca6:	0011      	movs	r1, r2
 8001ca8:	0018      	movs	r0, r3
 8001caa:	f004 fdd3 	bl	8006854 <siprintf>
 8001cae:	0003      	movs	r3, r0
 8001cb0:	b29a      	uxth	r2, r3
 8001cb2:	4b35      	ldr	r3, [pc, #212]	; (8001d88 <main+0x57c>)
 8001cb4:	4933      	ldr	r1, [pc, #204]	; (8001d84 <main+0x578>)
 8001cb6:	4835      	ldr	r0, [pc, #212]	; (8001d8c <main+0x580>)
 8001cb8:	f004 f8c6 	bl	8005e48 <HAL_UART_Transmit>
							bSendMessage(tx_buf, 22);
 8001cbc:	23c0      	movs	r3, #192	; 0xc0
 8001cbe:	18fb      	adds	r3, r7, r3
 8001cc0:	2116      	movs	r1, #22
 8001cc2:	0018      	movs	r0, r3
 8001cc4:	f7ff fd1f 	bl	8001706 <bSendMessage>
							while (GPO3_L())
 8001cc8:	46c0      	nop			; (mov r8, r8)
 8001cca:	2380      	movs	r3, #128	; 0x80
 8001ccc:	015a      	lsls	r2, r3, #5
 8001cce:	23a0      	movs	r3, #160	; 0xa0
 8001cd0:	05db      	lsls	r3, r3, #23
 8001cd2:	0011      	movs	r1, r2
 8001cd4:	0018      	movs	r0, r3
 8001cd6:	f002 f941 	bl	8003f5c <HAL_GPIO_ReadPin>
 8001cda:	1e03      	subs	r3, r0, #0
 8001cdc:	d0f5      	beq.n	8001cca <main+0x4be>
								;
							bIntSrcFlagClr();
 8001cde:	f7ff fc6f 	bl	80015c0 <bIntSrcFlagClr>
							vClearFIFO();
 8001ce2:	f7ff fc85 	bl	80015f0 <vClearFIFO>
							bGoSleep();
 8001ce6:	f7ff fb55 	bl	8001394 <bGoSleep>

		}

		HAL_PWR_DisableWakeUpPin(PWR_WAKEUP_PIN1);  // disable PA0
 8001cea:	2380      	movs	r3, #128	; 0x80
 8001cec:	005b      	lsls	r3, r3, #1
 8001cee:	0018      	movs	r0, r3
 8001cf0:	f002 fee4 	bl	8004abc <HAL_PWR_DisableWakeUpPin>
		/** Deactivate the RTC wakeup  **/
		HAL_RTCEx_DeactivateWakeUpTimer(&hrtc);
 8001cf4:	4b28      	ldr	r3, [pc, #160]	; (8001d98 <main+0x58c>)
 8001cf6:	0018      	movs	r0, r3
 8001cf8:	f003 ff84 	bl	8005c04 <HAL_RTCEx_DeactivateWakeUpTimer>
	}

	__HAL_PWR_CLEAR_FLAG(PWR_FLAG_WU);
 8001cfc:	4b27      	ldr	r3, [pc, #156]	; (8001d9c <main+0x590>)
 8001cfe:	681a      	ldr	r2, [r3, #0]
 8001d00:	4b26      	ldr	r3, [pc, #152]	; (8001d9c <main+0x590>)
 8001d02:	2104      	movs	r1, #4
 8001d04:	430a      	orrs	r2, r1
 8001d06:	601a      	str	r2, [r3, #0]
	__HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);
 8001d08:	4b23      	ldr	r3, [pc, #140]	; (8001d98 <main+0x58c>)
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	68db      	ldr	r3, [r3, #12]
 8001d0e:	22ff      	movs	r2, #255	; 0xff
 8001d10:	401a      	ands	r2, r3
 8001d12:	4b21      	ldr	r3, [pc, #132]	; (8001d98 <main+0x58c>)
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	4922      	ldr	r1, [pc, #136]	; (8001da0 <main+0x594>)
 8001d18:	430a      	orrs	r2, r1
 8001d1a:	60da      	str	r2, [r3, #12]
	printf("About to enter the STANDBY MODE\r\n");
 8001d1c:	4a21      	ldr	r2, [pc, #132]	; (8001da4 <main+0x598>)
 8001d1e:	4b19      	ldr	r3, [pc, #100]	; (8001d84 <main+0x578>)
 8001d20:	0011      	movs	r1, r2
 8001d22:	0018      	movs	r0, r3
 8001d24:	f004 fd96 	bl	8006854 <siprintf>
 8001d28:	0003      	movs	r3, r0
 8001d2a:	b29a      	uxth	r2, r3
 8001d2c:	4b16      	ldr	r3, [pc, #88]	; (8001d88 <main+0x57c>)
 8001d2e:	4915      	ldr	r1, [pc, #84]	; (8001d84 <main+0x578>)
 8001d30:	4816      	ldr	r0, [pc, #88]	; (8001d8c <main+0x580>)
 8001d32:	f004 f889 	bl	8005e48 <HAL_UART_Transmit>

	HAL_PWR_EnableWakeUpPin(PWR_WAKEUP_PIN1);
 8001d36:	2380      	movs	r3, #128	; 0x80
 8001d38:	005b      	lsls	r3, r3, #1
 8001d3a:	0018      	movs	r0, r3
 8001d3c:	f002 feae 	bl	8004a9c <HAL_PWR_EnableWakeUpPin>
	if (HAL_RTCEx_SetWakeUpTimer_IT(&hrtc, 0x5A55, RTC_WAKEUPCLOCK_RTCCLK_DIV16)
 8001d40:	4919      	ldr	r1, [pc, #100]	; (8001da8 <main+0x59c>)
 8001d42:	4b15      	ldr	r3, [pc, #84]	; (8001d98 <main+0x58c>)
 8001d44:	2200      	movs	r2, #0
 8001d46:	0018      	movs	r0, r3
 8001d48:	f003 fe96 	bl	8005a78 <HAL_RTCEx_SetWakeUpTimer_IT>
 8001d4c:	1e03      	subs	r3, r0, #0
 8001d4e:	d001      	beq.n	8001d54 <main+0x548>
			!= HAL_OK) {
		Error_Handler();
 8001d50:	f000 fa90 	bl	8002274 <Error_Handler>
	}
	printf("STANDBY MODE is ON\r\n");
 8001d54:	4a15      	ldr	r2, [pc, #84]	; (8001dac <main+0x5a0>)
 8001d56:	4b0b      	ldr	r3, [pc, #44]	; (8001d84 <main+0x578>)
 8001d58:	0011      	movs	r1, r2
 8001d5a:	0018      	movs	r0, r3
 8001d5c:	f004 fd7a 	bl	8006854 <siprintf>
 8001d60:	0003      	movs	r3, r0
 8001d62:	b29a      	uxth	r2, r3
 8001d64:	4b08      	ldr	r3, [pc, #32]	; (8001d88 <main+0x57c>)
 8001d66:	4907      	ldr	r1, [pc, #28]	; (8001d84 <main+0x578>)
 8001d68:	4808      	ldr	r0, [pc, #32]	; (8001d8c <main+0x580>)
 8001d6a:	f004 f86d 	bl	8005e48 <HAL_UART_Transmit>
	GPIO_ALL_DisEnable(); //G harcamamas iin btn evre birimlerini kapatyoruz
 8001d6e:	f000 fa1d 	bl	80021ac <GPIO_ALL_DisEnable>

	HAL_PWR_EnterSTANDBYMode(); //uyku moduna alyoruz
 8001d72:	f002 feb5 	bl	8004ae0 <HAL_PWR_EnterSTANDBYMode>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
 8001d76:	e7fe      	b.n	8001d76 <main+0x56a>
 8001d78:	0800710c 	.word	0x0800710c
 8001d7c:	08007110 	.word	0x08007110
 8001d80:	08007120 	.word	0x08007120
 8001d84:	20000344 	.word	0x20000344
 8001d88:	0000ffff 	.word	0x0000ffff
 8001d8c:	20000268 	.word	0x20000268
 8001d90:	08007134 	.word	0x08007134
 8001d94:	08007144 	.word	0x08007144
 8001d98:	20000444 	.word	0x20000444
 8001d9c:	40007000 	.word	0x40007000
 8001da0:	fffffb7f 	.word	0xfffffb7f
 8001da4:	08007154 	.word	0x08007154
 8001da8:	00005a55 	.word	0x00005a55
 8001dac:	08007178 	.word	0x08007178

08001db0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001db0:	b590      	push	{r4, r7, lr}
 8001db2:	b099      	sub	sp, #100	; 0x64
 8001db4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001db6:	242c      	movs	r4, #44	; 0x2c
 8001db8:	193b      	adds	r3, r7, r4
 8001dba:	0018      	movs	r0, r3
 8001dbc:	2334      	movs	r3, #52	; 0x34
 8001dbe:	001a      	movs	r2, r3
 8001dc0:	2100      	movs	r1, #0
 8001dc2:	f004 fd3e 	bl	8006842 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001dc6:	2318      	movs	r3, #24
 8001dc8:	18fb      	adds	r3, r7, r3
 8001dca:	0018      	movs	r0, r3
 8001dcc:	2314      	movs	r3, #20
 8001dce:	001a      	movs	r2, r3
 8001dd0:	2100      	movs	r1, #0
 8001dd2:	f004 fd36 	bl	8006842 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001dd6:	003b      	movs	r3, r7
 8001dd8:	0018      	movs	r0, r3
 8001dda:	2318      	movs	r3, #24
 8001ddc:	001a      	movs	r2, r3
 8001dde:	2100      	movs	r1, #0
 8001de0:	f004 fd2f 	bl	8006842 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001de4:	4b2b      	ldr	r3, [pc, #172]	; (8001e94 <SystemClock_Config+0xe4>)
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	4a2b      	ldr	r2, [pc, #172]	; (8001e98 <SystemClock_Config+0xe8>)
 8001dea:	401a      	ands	r2, r3
 8001dec:	4b29      	ldr	r3, [pc, #164]	; (8001e94 <SystemClock_Config+0xe4>)
 8001dee:	2180      	movs	r1, #128	; 0x80
 8001df0:	0109      	lsls	r1, r1, #4
 8001df2:	430a      	orrs	r2, r1
 8001df4:	601a      	str	r2, [r3, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_MSI;
 8001df6:	0021      	movs	r1, r4
 8001df8:	187b      	adds	r3, r7, r1
 8001dfa:	2218      	movs	r2, #24
 8001dfc:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8001dfe:	187b      	adds	r3, r7, r1
 8001e00:	2201      	movs	r2, #1
 8001e02:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001e04:	187b      	adds	r3, r7, r1
 8001e06:	2201      	movs	r2, #1
 8001e08:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8001e0a:	187b      	adds	r3, r7, r1
 8001e0c:	2200      	movs	r2, #0
 8001e0e:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 8001e10:	187b      	adds	r3, r7, r1
 8001e12:	22a0      	movs	r2, #160	; 0xa0
 8001e14:	0212      	lsls	r2, r2, #8
 8001e16:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001e18:	187b      	adds	r3, r7, r1
 8001e1a:	2200      	movs	r2, #0
 8001e1c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001e1e:	187b      	adds	r3, r7, r1
 8001e20:	0018      	movs	r0, r3
 8001e22:	f002 fe73 	bl	8004b0c <HAL_RCC_OscConfig>
 8001e26:	1e03      	subs	r3, r0, #0
 8001e28:	d001      	beq.n	8001e2e <SystemClock_Config+0x7e>
  {
    Error_Handler();
 8001e2a:	f000 fa23 	bl	8002274 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001e2e:	2118      	movs	r1, #24
 8001e30:	187b      	adds	r3, r7, r1
 8001e32:	220f      	movs	r2, #15
 8001e34:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8001e36:	187b      	adds	r3, r7, r1
 8001e38:	2200      	movs	r2, #0
 8001e3a:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001e3c:	187b      	adds	r3, r7, r1
 8001e3e:	2200      	movs	r2, #0
 8001e40:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001e42:	187b      	adds	r3, r7, r1
 8001e44:	2200      	movs	r2, #0
 8001e46:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001e48:	187b      	adds	r3, r7, r1
 8001e4a:	2200      	movs	r2, #0
 8001e4c:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001e4e:	187b      	adds	r3, r7, r1
 8001e50:	2100      	movs	r1, #0
 8001e52:	0018      	movs	r0, r3
 8001e54:	f003 f9d6 	bl	8005204 <HAL_RCC_ClockConfig>
 8001e58:	1e03      	subs	r3, r0, #0
 8001e5a:	d001      	beq.n	8001e60 <SystemClock_Config+0xb0>
  {
    Error_Handler();
 8001e5c:	f000 fa0a 	bl	8002274 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1|RCC_PERIPHCLK_I2C1
 8001e60:	003b      	movs	r3, r7
 8001e62:	222c      	movs	r2, #44	; 0x2c
 8001e64:	601a      	str	r2, [r3, #0]
                              |RCC_PERIPHCLK_RTC;
  PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8001e66:	003b      	movs	r3, r7
 8001e68:	2200      	movs	r2, #0
 8001e6a:	60da      	str	r2, [r3, #12]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001e6c:	003b      	movs	r3, r7
 8001e6e:	2200      	movs	r2, #0
 8001e70:	611a      	str	r2, [r3, #16]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8001e72:	003b      	movs	r3, r7
 8001e74:	2280      	movs	r2, #128	; 0x80
 8001e76:	0292      	lsls	r2, r2, #10
 8001e78:	605a      	str	r2, [r3, #4]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001e7a:	003b      	movs	r3, r7
 8001e7c:	0018      	movs	r0, r3
 8001e7e:	f003 fbe5 	bl	800564c <HAL_RCCEx_PeriphCLKConfig>
 8001e82:	1e03      	subs	r3, r0, #0
 8001e84:	d001      	beq.n	8001e8a <SystemClock_Config+0xda>
  {
    Error_Handler();
 8001e86:	f000 f9f5 	bl	8002274 <Error_Handler>
  }
}
 8001e8a:	46c0      	nop			; (mov r8, r8)
 8001e8c:	46bd      	mov	sp, r7
 8001e8e:	b019      	add	sp, #100	; 0x64
 8001e90:	bd90      	pop	{r4, r7, pc}
 8001e92:	46c0      	nop			; (mov r8, r8)
 8001e94:	40007000 	.word	0x40007000
 8001e98:	ffffe7ff 	.word	0xffffe7ff

08001e9c <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 8001e9c:	b580      	push	{r7, lr}
 8001e9e:	b082      	sub	sp, #8
 8001ea0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001ea2:	003b      	movs	r3, r7
 8001ea4:	0018      	movs	r0, r3
 8001ea6:	2308      	movs	r3, #8
 8001ea8:	001a      	movs	r2, r3
 8001eaa:	2100      	movs	r1, #0
 8001eac:	f004 fcc9 	bl	8006842 <memset>
  /* USER CODE BEGIN ADC_Init 1 */

  /* USER CODE END ADC_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 8001eb0:	4b2a      	ldr	r3, [pc, #168]	; (8001f5c <MX_ADC_Init+0xc0>)
 8001eb2:	4a2b      	ldr	r2, [pc, #172]	; (8001f60 <MX_ADC_Init+0xc4>)
 8001eb4:	601a      	str	r2, [r3, #0]
  hadc.Init.OversamplingMode = DISABLE;
 8001eb6:	4b29      	ldr	r3, [pc, #164]	; (8001f5c <MX_ADC_Init+0xc0>)
 8001eb8:	2200      	movs	r2, #0
 8001eba:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 8001ebc:	4b27      	ldr	r3, [pc, #156]	; (8001f5c <MX_ADC_Init+0xc0>)
 8001ebe:	22c0      	movs	r2, #192	; 0xc0
 8001ec0:	0612      	lsls	r2, r2, #24
 8001ec2:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8001ec4:	4b25      	ldr	r3, [pc, #148]	; (8001f5c <MX_ADC_Init+0xc0>)
 8001ec6:	2200      	movs	r2, #0
 8001ec8:	609a      	str	r2, [r3, #8]
  hadc.Init.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001eca:	4b24      	ldr	r3, [pc, #144]	; (8001f5c <MX_ADC_Init+0xc0>)
 8001ecc:	2200      	movs	r2, #0
 8001ece:	639a      	str	r2, [r3, #56]	; 0x38
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8001ed0:	4b22      	ldr	r3, [pc, #136]	; (8001f5c <MX_ADC_Init+0xc0>)
 8001ed2:	2201      	movs	r2, #1
 8001ed4:	611a      	str	r2, [r3, #16]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001ed6:	4b21      	ldr	r3, [pc, #132]	; (8001f5c <MX_ADC_Init+0xc0>)
 8001ed8:	2200      	movs	r2, #0
 8001eda:	60da      	str	r2, [r3, #12]
  hadc.Init.ContinuousConvMode = DISABLE;
 8001edc:	4b1f      	ldr	r3, [pc, #124]	; (8001f5c <MX_ADC_Init+0xc0>)
 8001ede:	2220      	movs	r2, #32
 8001ee0:	2100      	movs	r1, #0
 8001ee2:	5499      	strb	r1, [r3, r2]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 8001ee4:	4b1d      	ldr	r3, [pc, #116]	; (8001f5c <MX_ADC_Init+0xc0>)
 8001ee6:	2221      	movs	r2, #33	; 0x21
 8001ee8:	2100      	movs	r1, #0
 8001eea:	5499      	strb	r1, [r3, r2]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001eec:	4b1b      	ldr	r3, [pc, #108]	; (8001f5c <MX_ADC_Init+0xc0>)
 8001eee:	2200      	movs	r2, #0
 8001ef0:	629a      	str	r2, [r3, #40]	; 0x28
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001ef2:	4b1a      	ldr	r3, [pc, #104]	; (8001f5c <MX_ADC_Init+0xc0>)
 8001ef4:	22c2      	movs	r2, #194	; 0xc2
 8001ef6:	32ff      	adds	r2, #255	; 0xff
 8001ef8:	625a      	str	r2, [r3, #36]	; 0x24
  hadc.Init.DMAContinuousRequests = DISABLE;
 8001efa:	4b18      	ldr	r3, [pc, #96]	; (8001f5c <MX_ADC_Init+0xc0>)
 8001efc:	222c      	movs	r2, #44	; 0x2c
 8001efe:	2100      	movs	r1, #0
 8001f00:	5499      	strb	r1, [r3, r2]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001f02:	4b16      	ldr	r3, [pc, #88]	; (8001f5c <MX_ADC_Init+0xc0>)
 8001f04:	2204      	movs	r2, #4
 8001f06:	615a      	str	r2, [r3, #20]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001f08:	4b14      	ldr	r3, [pc, #80]	; (8001f5c <MX_ADC_Init+0xc0>)
 8001f0a:	2200      	movs	r2, #0
 8001f0c:	631a      	str	r2, [r3, #48]	; 0x30
  hadc.Init.LowPowerAutoWait = DISABLE;
 8001f0e:	4b13      	ldr	r3, [pc, #76]	; (8001f5c <MX_ADC_Init+0xc0>)
 8001f10:	2200      	movs	r2, #0
 8001f12:	619a      	str	r2, [r3, #24]
  hadc.Init.LowPowerFrequencyMode = ENABLE;
 8001f14:	4b11      	ldr	r3, [pc, #68]	; (8001f5c <MX_ADC_Init+0xc0>)
 8001f16:	2201      	movs	r2, #1
 8001f18:	635a      	str	r2, [r3, #52]	; 0x34
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 8001f1a:	4b10      	ldr	r3, [pc, #64]	; (8001f5c <MX_ADC_Init+0xc0>)
 8001f1c:	2200      	movs	r2, #0
 8001f1e:	61da      	str	r2, [r3, #28]
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8001f20:	4b0e      	ldr	r3, [pc, #56]	; (8001f5c <MX_ADC_Init+0xc0>)
 8001f22:	0018      	movs	r0, r3
 8001f24:	f000 ff6e 	bl	8002e04 <HAL_ADC_Init>
 8001f28:	1e03      	subs	r3, r0, #0
 8001f2a:	d001      	beq.n	8001f30 <MX_ADC_Init+0x94>
  {
    Error_Handler();
 8001f2c:	f000 f9a2 	bl	8002274 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 8001f30:	003b      	movs	r3, r7
 8001f32:	4a0c      	ldr	r2, [pc, #48]	; (8001f64 <MX_ADC_Init+0xc8>)
 8001f34:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8001f36:	003b      	movs	r3, r7
 8001f38:	2280      	movs	r2, #128	; 0x80
 8001f3a:	0152      	lsls	r2, r2, #5
 8001f3c:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8001f3e:	003a      	movs	r2, r7
 8001f40:	4b06      	ldr	r3, [pc, #24]	; (8001f5c <MX_ADC_Init+0xc0>)
 8001f42:	0011      	movs	r1, r2
 8001f44:	0018      	movs	r0, r3
 8001f46:	f001 faa9 	bl	800349c <HAL_ADC_ConfigChannel>
 8001f4a:	1e03      	subs	r3, r0, #0
 8001f4c:	d001      	beq.n	8001f52 <MX_ADC_Init+0xb6>
  {
    Error_Handler();
 8001f4e:	f000 f991 	bl	8002274 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 8001f52:	46c0      	nop			; (mov r8, r8)
 8001f54:	46bd      	mov	sp, r7
 8001f56:	b002      	add	sp, #8
 8001f58:	bd80      	pop	{r7, pc}
 8001f5a:	46c0      	nop			; (mov r8, r8)
 8001f5c:	20000468 	.word	0x20000468
 8001f60:	40012400 	.word	0x40012400
 8001f64:	44020000 	.word	0x44020000

08001f68 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001f68:	b580      	push	{r7, lr}
 8001f6a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001f6c:	4b1c      	ldr	r3, [pc, #112]	; (8001fe0 <MX_I2C1_Init+0x78>)
 8001f6e:	4a1d      	ldr	r2, [pc, #116]	; (8001fe4 <MX_I2C1_Init+0x7c>)
 8001f70:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00000708;
 8001f72:	4b1b      	ldr	r3, [pc, #108]	; (8001fe0 <MX_I2C1_Init+0x78>)
 8001f74:	22e1      	movs	r2, #225	; 0xe1
 8001f76:	00d2      	lsls	r2, r2, #3
 8001f78:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001f7a:	4b19      	ldr	r3, [pc, #100]	; (8001fe0 <MX_I2C1_Init+0x78>)
 8001f7c:	2200      	movs	r2, #0
 8001f7e:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001f80:	4b17      	ldr	r3, [pc, #92]	; (8001fe0 <MX_I2C1_Init+0x78>)
 8001f82:	2201      	movs	r2, #1
 8001f84:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001f86:	4b16      	ldr	r3, [pc, #88]	; (8001fe0 <MX_I2C1_Init+0x78>)
 8001f88:	2200      	movs	r2, #0
 8001f8a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001f8c:	4b14      	ldr	r3, [pc, #80]	; (8001fe0 <MX_I2C1_Init+0x78>)
 8001f8e:	2200      	movs	r2, #0
 8001f90:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001f92:	4b13      	ldr	r3, [pc, #76]	; (8001fe0 <MX_I2C1_Init+0x78>)
 8001f94:	2200      	movs	r2, #0
 8001f96:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001f98:	4b11      	ldr	r3, [pc, #68]	; (8001fe0 <MX_I2C1_Init+0x78>)
 8001f9a:	2200      	movs	r2, #0
 8001f9c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001f9e:	4b10      	ldr	r3, [pc, #64]	; (8001fe0 <MX_I2C1_Init+0x78>)
 8001fa0:	2200      	movs	r2, #0
 8001fa2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001fa4:	4b0e      	ldr	r3, [pc, #56]	; (8001fe0 <MX_I2C1_Init+0x78>)
 8001fa6:	0018      	movs	r0, r3
 8001fa8:	f002 f812 	bl	8003fd0 <HAL_I2C_Init>
 8001fac:	1e03      	subs	r3, r0, #0
 8001fae:	d001      	beq.n	8001fb4 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001fb0:	f000 f960 	bl	8002274 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001fb4:	4b0a      	ldr	r3, [pc, #40]	; (8001fe0 <MX_I2C1_Init+0x78>)
 8001fb6:	2100      	movs	r1, #0
 8001fb8:	0018      	movs	r0, r3
 8001fba:	f002 fcd7 	bl	800496c <HAL_I2CEx_ConfigAnalogFilter>
 8001fbe:	1e03      	subs	r3, r0, #0
 8001fc0:	d001      	beq.n	8001fc6 <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 8001fc2:	f000 f957 	bl	8002274 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001fc6:	4b06      	ldr	r3, [pc, #24]	; (8001fe0 <MX_I2C1_Init+0x78>)
 8001fc8:	2100      	movs	r1, #0
 8001fca:	0018      	movs	r0, r3
 8001fcc:	f002 fd1a 	bl	8004a04 <HAL_I2CEx_ConfigDigitalFilter>
 8001fd0:	1e03      	subs	r3, r0, #0
 8001fd2:	d001      	beq.n	8001fd8 <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 8001fd4:	f000 f94e 	bl	8002274 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001fd8:	46c0      	nop			; (mov r8, r8)
 8001fda:	46bd      	mov	sp, r7
 8001fdc:	bd80      	pop	{r7, pc}
 8001fde:	46c0      	nop			; (mov r8, r8)
 8001fe0:	200002f8 	.word	0x200002f8
 8001fe4:	40005400 	.word	0x40005400

08001fe8 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 8001fe8:	b580      	push	{r7, lr}
 8001fea:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8001fec:	4b13      	ldr	r3, [pc, #76]	; (800203c <MX_LPUART1_UART_Init+0x54>)
 8001fee:	4a14      	ldr	r2, [pc, #80]	; (8002040 <MX_LPUART1_UART_Init+0x58>)
 8001ff0:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8001ff2:	4b12      	ldr	r3, [pc, #72]	; (800203c <MX_LPUART1_UART_Init+0x54>)
 8001ff4:	22e1      	movs	r2, #225	; 0xe1
 8001ff6:	0252      	lsls	r2, r2, #9
 8001ff8:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001ffa:	4b10      	ldr	r3, [pc, #64]	; (800203c <MX_LPUART1_UART_Init+0x54>)
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8002000:	4b0e      	ldr	r3, [pc, #56]	; (800203c <MX_LPUART1_UART_Init+0x54>)
 8002002:	2200      	movs	r2, #0
 8002004:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8002006:	4b0d      	ldr	r3, [pc, #52]	; (800203c <MX_LPUART1_UART_Init+0x54>)
 8002008:	2200      	movs	r2, #0
 800200a:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 800200c:	4b0b      	ldr	r3, [pc, #44]	; (800203c <MX_LPUART1_UART_Init+0x54>)
 800200e:	220c      	movs	r2, #12
 8002010:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002012:	4b0a      	ldr	r3, [pc, #40]	; (800203c <MX_LPUART1_UART_Init+0x54>)
 8002014:	2200      	movs	r2, #0
 8002016:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002018:	4b08      	ldr	r3, [pc, #32]	; (800203c <MX_LPUART1_UART_Init+0x54>)
 800201a:	2200      	movs	r2, #0
 800201c:	621a      	str	r2, [r3, #32]
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800201e:	4b07      	ldr	r3, [pc, #28]	; (800203c <MX_LPUART1_UART_Init+0x54>)
 8002020:	2200      	movs	r2, #0
 8002022:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8002024:	4b05      	ldr	r3, [pc, #20]	; (800203c <MX_LPUART1_UART_Init+0x54>)
 8002026:	0018      	movs	r0, r3
 8002028:	f003 fe80 	bl	8005d2c <HAL_UART_Init>
 800202c:	1e03      	subs	r3, r0, #0
 800202e:	d001      	beq.n	8002034 <MX_LPUART1_UART_Init+0x4c>
  {
    Error_Handler();
 8002030:	f000 f920 	bl	8002274 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8002034:	46c0      	nop			; (mov r8, r8)
 8002036:	46bd      	mov	sp, r7
 8002038:	bd80      	pop	{r7, pc}
 800203a:	46c0      	nop			; (mov r8, r8)
 800203c:	20000268 	.word	0x20000268
 8002040:	40004800 	.word	0x40004800

08002044 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8002044:	b580      	push	{r7, lr}
 8002046:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8002048:	4b16      	ldr	r3, [pc, #88]	; (80020a4 <MX_RTC_Init+0x60>)
 800204a:	4a17      	ldr	r2, [pc, #92]	; (80020a8 <MX_RTC_Init+0x64>)
 800204c:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800204e:	4b15      	ldr	r3, [pc, #84]	; (80020a4 <MX_RTC_Init+0x60>)
 8002050:	2200      	movs	r2, #0
 8002052:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 124;
 8002054:	4b13      	ldr	r3, [pc, #76]	; (80020a4 <MX_RTC_Init+0x60>)
 8002056:	227c      	movs	r2, #124	; 0x7c
 8002058:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 295;
 800205a:	4b12      	ldr	r3, [pc, #72]	; (80020a4 <MX_RTC_Init+0x60>)
 800205c:	2228      	movs	r2, #40	; 0x28
 800205e:	32ff      	adds	r2, #255	; 0xff
 8002060:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8002062:	4b10      	ldr	r3, [pc, #64]	; (80020a4 <MX_RTC_Init+0x60>)
 8002064:	2200      	movs	r2, #0
 8002066:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8002068:	4b0e      	ldr	r3, [pc, #56]	; (80020a4 <MX_RTC_Init+0x60>)
 800206a:	2200      	movs	r2, #0
 800206c:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800206e:	4b0d      	ldr	r3, [pc, #52]	; (80020a4 <MX_RTC_Init+0x60>)
 8002070:	2200      	movs	r2, #0
 8002072:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8002074:	4b0b      	ldr	r3, [pc, #44]	; (80020a4 <MX_RTC_Init+0x60>)
 8002076:	2200      	movs	r2, #0
 8002078:	61da      	str	r2, [r3, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800207a:	4b0a      	ldr	r3, [pc, #40]	; (80020a4 <MX_RTC_Init+0x60>)
 800207c:	0018      	movs	r0, r3
 800207e:	f003 fc0b 	bl	8005898 <HAL_RTC_Init>
 8002082:	1e03      	subs	r3, r0, #0
 8002084:	d001      	beq.n	800208a <MX_RTC_Init+0x46>
  {
    Error_Handler();
 8002086:	f000 f8f5 	bl	8002274 <Error_Handler>
  }
  /** Enable the WakeUp
  */
  if (HAL_RTCEx_SetWakeUpTimer_IT(&hrtc, 10, RTC_WAKEUPCLOCK_RTCCLK_DIV16) != HAL_OK)
 800208a:	4b06      	ldr	r3, [pc, #24]	; (80020a4 <MX_RTC_Init+0x60>)
 800208c:	2200      	movs	r2, #0
 800208e:	210a      	movs	r1, #10
 8002090:	0018      	movs	r0, r3
 8002092:	f003 fcf1 	bl	8005a78 <HAL_RTCEx_SetWakeUpTimer_IT>
 8002096:	1e03      	subs	r3, r0, #0
 8002098:	d001      	beq.n	800209e <MX_RTC_Init+0x5a>
  {
    Error_Handler();
 800209a:	f000 f8eb 	bl	8002274 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 800209e:	46c0      	nop			; (mov r8, r8)
 80020a0:	46bd      	mov	sp, r7
 80020a2:	bd80      	pop	{r7, pc}
 80020a4:	20000444 	.word	0x20000444
 80020a8:	40002800 	.word	0x40002800

080020ac <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80020ac:	b590      	push	{r4, r7, lr}
 80020ae:	b089      	sub	sp, #36	; 0x24
 80020b0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020b2:	240c      	movs	r4, #12
 80020b4:	193b      	adds	r3, r7, r4
 80020b6:	0018      	movs	r0, r3
 80020b8:	2314      	movs	r3, #20
 80020ba:	001a      	movs	r2, r3
 80020bc:	2100      	movs	r1, #0
 80020be:	f004 fbc0 	bl	8006842 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80020c2:	4b36      	ldr	r3, [pc, #216]	; (800219c <MX_GPIO_Init+0xf0>)
 80020c4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80020c6:	4b35      	ldr	r3, [pc, #212]	; (800219c <MX_GPIO_Init+0xf0>)
 80020c8:	2104      	movs	r1, #4
 80020ca:	430a      	orrs	r2, r1
 80020cc:	62da      	str	r2, [r3, #44]	; 0x2c
 80020ce:	4b33      	ldr	r3, [pc, #204]	; (800219c <MX_GPIO_Init+0xf0>)
 80020d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020d2:	2204      	movs	r2, #4
 80020d4:	4013      	ands	r3, r2
 80020d6:	60bb      	str	r3, [r7, #8]
 80020d8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80020da:	4b30      	ldr	r3, [pc, #192]	; (800219c <MX_GPIO_Init+0xf0>)
 80020dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80020de:	4b2f      	ldr	r3, [pc, #188]	; (800219c <MX_GPIO_Init+0xf0>)
 80020e0:	2101      	movs	r1, #1
 80020e2:	430a      	orrs	r2, r1
 80020e4:	62da      	str	r2, [r3, #44]	; 0x2c
 80020e6:	4b2d      	ldr	r3, [pc, #180]	; (800219c <MX_GPIO_Init+0xf0>)
 80020e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020ea:	2201      	movs	r2, #1
 80020ec:	4013      	ands	r3, r2
 80020ee:	607b      	str	r3, [r7, #4]
 80020f0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80020f2:	4b2a      	ldr	r3, [pc, #168]	; (800219c <MX_GPIO_Init+0xf0>)
 80020f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80020f6:	4b29      	ldr	r3, [pc, #164]	; (800219c <MX_GPIO_Init+0xf0>)
 80020f8:	2102      	movs	r1, #2
 80020fa:	430a      	orrs	r2, r1
 80020fc:	62da      	str	r2, [r3, #44]	; 0x2c
 80020fe:	4b27      	ldr	r3, [pc, #156]	; (800219c <MX_GPIO_Init+0xf0>)
 8002100:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002102:	2202      	movs	r2, #2
 8002104:	4013      	ands	r3, r2
 8002106:	603b      	str	r3, [r7, #0]
 8002108:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 800210a:	2380      	movs	r3, #128	; 0x80
 800210c:	019b      	lsls	r3, r3, #6
 800210e:	4824      	ldr	r0, [pc, #144]	; (80021a0 <MX_GPIO_Init+0xf4>)
 8002110:	2200      	movs	r2, #0
 8002112:	0019      	movs	r1, r3
 8002114:	f001 ff3f 	bl	8003f96 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, CSB_Pin|FCSB_Pin|SCLK_Pin|SDIO_Pin, GPIO_PIN_RESET);
 8002118:	4922      	ldr	r1, [pc, #136]	; (80021a4 <MX_GPIO_Init+0xf8>)
 800211a:	23a0      	movs	r3, #160	; 0xa0
 800211c:	05db      	lsls	r3, r3, #23
 800211e:	2200      	movs	r2, #0
 8002120:	0018      	movs	r0, r3
 8002122:	f001 ff38 	bl	8003f96 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8002126:	193b      	adds	r3, r7, r4
 8002128:	2280      	movs	r2, #128	; 0x80
 800212a:	0192      	lsls	r2, r2, #6
 800212c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800212e:	193b      	adds	r3, r7, r4
 8002130:	2201      	movs	r2, #1
 8002132:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002134:	193b      	adds	r3, r7, r4
 8002136:	2200      	movs	r2, #0
 8002138:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800213a:	193b      	adds	r3, r7, r4
 800213c:	2200      	movs	r2, #0
 800213e:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8002140:	193b      	adds	r3, r7, r4
 8002142:	4a17      	ldr	r2, [pc, #92]	; (80021a0 <MX_GPIO_Init+0xf4>)
 8002144:	0019      	movs	r1, r3
 8002146:	0010      	movs	r0, r2
 8002148:	f001 fcc8 	bl	8003adc <HAL_GPIO_Init>

  /*Configure GPIO pins : CSB_Pin FCSB_Pin SCLK_Pin SDIO_Pin */
  GPIO_InitStruct.Pin = CSB_Pin|FCSB_Pin|SCLK_Pin|SDIO_Pin;
 800214c:	193b      	adds	r3, r7, r4
 800214e:	4a15      	ldr	r2, [pc, #84]	; (80021a4 <MX_GPIO_Init+0xf8>)
 8002150:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002152:	193b      	adds	r3, r7, r4
 8002154:	2201      	movs	r2, #1
 8002156:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002158:	193b      	adds	r3, r7, r4
 800215a:	2200      	movs	r2, #0
 800215c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800215e:	193b      	adds	r3, r7, r4
 8002160:	2200      	movs	r2, #0
 8002162:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002164:	193a      	adds	r2, r7, r4
 8002166:	23a0      	movs	r3, #160	; 0xa0
 8002168:	05db      	lsls	r3, r3, #23
 800216a:	0011      	movs	r1, r2
 800216c:	0018      	movs	r0, r3
 800216e:	f001 fcb5 	bl	8003adc <HAL_GPIO_Init>

  /*Configure GPIO pins : BUZZER_Pin GPO3_Pin */
  GPIO_InitStruct.Pin = BUZZER_Pin|GPO3_Pin;
 8002172:	193b      	adds	r3, r7, r4
 8002174:	4a0c      	ldr	r2, [pc, #48]	; (80021a8 <MX_GPIO_Init+0xfc>)
 8002176:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002178:	193b      	adds	r3, r7, r4
 800217a:	2200      	movs	r2, #0
 800217c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800217e:	193b      	adds	r3, r7, r4
 8002180:	2200      	movs	r2, #0
 8002182:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002184:	193a      	adds	r2, r7, r4
 8002186:	23a0      	movs	r3, #160	; 0xa0
 8002188:	05db      	lsls	r3, r3, #23
 800218a:	0011      	movs	r1, r2
 800218c:	0018      	movs	r0, r3
 800218e:	f001 fca5 	bl	8003adc <HAL_GPIO_Init>

}
 8002192:	46c0      	nop			; (mov r8, r8)
 8002194:	46bd      	mov	sp, r7
 8002196:	b009      	add	sp, #36	; 0x24
 8002198:	bd90      	pop	{r4, r7, pc}
 800219a:	46c0      	nop			; (mov r8, r8)
 800219c:	40021000 	.word	0x40021000
 80021a0:	50000800 	.word	0x50000800
 80021a4:	00000606 	.word	0x00000606
 80021a8:	00001010 	.word	0x00001010

080021ac <GPIO_ALL_DisEnable>:

/* USER CODE BEGIN 4 */
void GPIO_ALL_DisEnable(void) {
 80021ac:	b580      	push	{r7, lr}
 80021ae:	af00      	add	r7, sp, #0
	 HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
	 HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
	 HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
	 HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
	 */
	__HAL_RCC_GPIOA_CLK_DISABLE();
 80021b0:	4b2b      	ldr	r3, [pc, #172]	; (8002260 <GPIO_ALL_DisEnable+0xb4>)
 80021b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80021b4:	4b2a      	ldr	r3, [pc, #168]	; (8002260 <GPIO_ALL_DisEnable+0xb4>)
 80021b6:	2101      	movs	r1, #1
 80021b8:	438a      	bics	r2, r1
 80021ba:	62da      	str	r2, [r3, #44]	; 0x2c
	__HAL_RCC_GPIOB_CLK_DISABLE();
 80021bc:	4b28      	ldr	r3, [pc, #160]	; (8002260 <GPIO_ALL_DisEnable+0xb4>)
 80021be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80021c0:	4b27      	ldr	r3, [pc, #156]	; (8002260 <GPIO_ALL_DisEnable+0xb4>)
 80021c2:	2102      	movs	r1, #2
 80021c4:	438a      	bics	r2, r1
 80021c6:	62da      	str	r2, [r3, #44]	; 0x2c
	__HAL_RCC_GPIOC_CLK_DISABLE();
 80021c8:	4b25      	ldr	r3, [pc, #148]	; (8002260 <GPIO_ALL_DisEnable+0xb4>)
 80021ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80021cc:	4b24      	ldr	r3, [pc, #144]	; (8002260 <GPIO_ALL_DisEnable+0xb4>)
 80021ce:	2104      	movs	r1, #4
 80021d0:	438a      	bics	r2, r1
 80021d2:	62da      	str	r2, [r3, #44]	; 0x2c
	__HAL_RCC_GPIOH_CLK_DISABLE();
 80021d4:	4b22      	ldr	r3, [pc, #136]	; (8002260 <GPIO_ALL_DisEnable+0xb4>)
 80021d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80021d8:	4b21      	ldr	r3, [pc, #132]	; (8002260 <GPIO_ALL_DisEnable+0xb4>)
 80021da:	2180      	movs	r1, #128	; 0x80
 80021dc:	438a      	bics	r2, r1
 80021de:	62da      	str	r2, [r3, #44]	; 0x2c
	HAL_GPIO_DeInit(GPIOC, GPIO_PIN_13);
 80021e0:	2380      	movs	r3, #128	; 0x80
 80021e2:	019b      	lsls	r3, r3, #6
 80021e4:	4a1f      	ldr	r2, [pc, #124]	; (8002264 <GPIO_ALL_DisEnable+0xb8>)
 80021e6:	0019      	movs	r1, r3
 80021e8:	0010      	movs	r0, r2
 80021ea:	f001 fde5 	bl	8003db8 <HAL_GPIO_DeInit>
	HAL_GPIO_DeInit(GPIOA, SDIO_Pin);
 80021ee:	2380      	movs	r3, #128	; 0x80
 80021f0:	00da      	lsls	r2, r3, #3
 80021f2:	23a0      	movs	r3, #160	; 0xa0
 80021f4:	05db      	lsls	r3, r3, #23
 80021f6:	0011      	movs	r1, r2
 80021f8:	0018      	movs	r0, r3
 80021fa:	f001 fddd 	bl	8003db8 <HAL_GPIO_DeInit>
	HAL_GPIO_DeInit(GPIOA, GPO3_Pin);
 80021fe:	2380      	movs	r3, #128	; 0x80
 8002200:	015a      	lsls	r2, r3, #5
 8002202:	23a0      	movs	r3, #160	; 0xa0
 8002204:	05db      	lsls	r3, r3, #23
 8002206:	0011      	movs	r1, r2
 8002208:	0018      	movs	r0, r3
 800220a:	f001 fdd5 	bl	8003db8 <HAL_GPIO_DeInit>
	HAL_GPIO_DeInit(GPIOA, BUZZER_Pin);
 800220e:	23a0      	movs	r3, #160	; 0xa0
 8002210:	05db      	lsls	r3, r3, #23
 8002212:	2110      	movs	r1, #16
 8002214:	0018      	movs	r0, r3
 8002216:	f001 fdcf 	bl	8003db8 <HAL_GPIO_DeInit>
	HAL_GPIO_DeInit(GPIOA, CSB_Pin);
 800221a:	23a0      	movs	r3, #160	; 0xa0
 800221c:	05db      	lsls	r3, r3, #23
 800221e:	2102      	movs	r1, #2
 8002220:	0018      	movs	r0, r3
 8002222:	f001 fdc9 	bl	8003db8 <HAL_GPIO_DeInit>
	HAL_GPIO_DeInit(GPIOA, FCSB_Pin);
 8002226:	23a0      	movs	r3, #160	; 0xa0
 8002228:	05db      	lsls	r3, r3, #23
 800222a:	2104      	movs	r1, #4
 800222c:	0018      	movs	r0, r3
 800222e:	f001 fdc3 	bl	8003db8 <HAL_GPIO_DeInit>
	HAL_GPIO_DeInit(GPIOA, SCLK_Pin);
 8002232:	2380      	movs	r3, #128	; 0x80
 8002234:	009a      	lsls	r2, r3, #2
 8002236:	23a0      	movs	r3, #160	; 0xa0
 8002238:	05db      	lsls	r3, r3, #23
 800223a:	0011      	movs	r1, r2
 800223c:	0018      	movs	r0, r3
 800223e:	f001 fdbb 	bl	8003db8 <HAL_GPIO_DeInit>
	//HAL_RTC_DeInit(&hrtc);
	HAL_UART_DeInit(&hlpuart1);
 8002242:	4b09      	ldr	r3, [pc, #36]	; (8002268 <GPIO_ALL_DisEnable+0xbc>)
 8002244:	0018      	movs	r0, r3
 8002246:	f003 fdc5 	bl	8005dd4 <HAL_UART_DeInit>
	HAL_I2C_DeInit(&hi2c1);
 800224a:	4b08      	ldr	r3, [pc, #32]	; (800226c <GPIO_ALL_DisEnable+0xc0>)
 800224c:	0018      	movs	r0, r3
 800224e:	f001 ff55 	bl	80040fc <HAL_I2C_DeInit>
	HAL_ADC_DeInit(&hadc);
 8002252:	4b07      	ldr	r3, [pc, #28]	; (8002270 <GPIO_ALL_DisEnable+0xc4>)
 8002254:	0018      	movs	r0, r3
 8002256:	f000 ff49 	bl	80030ec <HAL_ADC_DeInit>
}
 800225a:	46c0      	nop			; (mov r8, r8)
 800225c:	46bd      	mov	sp, r7
 800225e:	bd80      	pop	{r7, pc}
 8002260:	40021000 	.word	0x40021000
 8002264:	50000800 	.word	0x50000800
 8002268:	20000268 	.word	0x20000268
 800226c:	200002f8 	.word	0x200002f8
 8002270:	20000468 	.word	0x20000468

08002274 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002274:	b580      	push	{r7, lr}
 8002276:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002278:	b672      	cpsid	i
}
 800227a:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 800227c:	e7fe      	b.n	800227c <Error_Handler+0x8>

0800227e <sensirion_common_generate_crc>:

    tmp.u32_value = sensirion_bytes_to_uint32_t(bytes);
    return tmp.float32;
}

uint8_t sensirion_common_generate_crc(const uint8_t* data, uint16_t count) {
 800227e:	b580      	push	{r7, lr}
 8002280:	b084      	sub	sp, #16
 8002282:	af00      	add	r7, sp, #0
 8002284:	6078      	str	r0, [r7, #4]
 8002286:	000a      	movs	r2, r1
 8002288:	1cbb      	adds	r3, r7, #2
 800228a:	801a      	strh	r2, [r3, #0]
    uint16_t current_byte;
    uint8_t crc = CRC8_INIT;
 800228c:	230d      	movs	r3, #13
 800228e:	18fb      	adds	r3, r7, r3
 8002290:	22ff      	movs	r2, #255	; 0xff
 8002292:	701a      	strb	r2, [r3, #0]
    uint8_t crc_bit;

    /* calculates 8-Bit checksum with given polynomial */
    for (current_byte = 0; current_byte < count; ++current_byte) {
 8002294:	230e      	movs	r3, #14
 8002296:	18fb      	adds	r3, r7, r3
 8002298:	2200      	movs	r2, #0
 800229a:	801a      	strh	r2, [r3, #0]
 800229c:	e037      	b.n	800230e <sensirion_common_generate_crc+0x90>
        crc ^= (data[current_byte]);
 800229e:	230e      	movs	r3, #14
 80022a0:	18fb      	adds	r3, r7, r3
 80022a2:	881b      	ldrh	r3, [r3, #0]
 80022a4:	687a      	ldr	r2, [r7, #4]
 80022a6:	18d3      	adds	r3, r2, r3
 80022a8:	7819      	ldrb	r1, [r3, #0]
 80022aa:	220d      	movs	r2, #13
 80022ac:	18bb      	adds	r3, r7, r2
 80022ae:	18ba      	adds	r2, r7, r2
 80022b0:	7812      	ldrb	r2, [r2, #0]
 80022b2:	404a      	eors	r2, r1
 80022b4:	701a      	strb	r2, [r3, #0]
        for (crc_bit = 8; crc_bit > 0; --crc_bit) {
 80022b6:	230c      	movs	r3, #12
 80022b8:	18fb      	adds	r3, r7, r3
 80022ba:	2208      	movs	r2, #8
 80022bc:	701a      	strb	r2, [r3, #0]
 80022be:	e01b      	b.n	80022f8 <sensirion_common_generate_crc+0x7a>
            if (crc & 0x80)
 80022c0:	210d      	movs	r1, #13
 80022c2:	187b      	adds	r3, r7, r1
 80022c4:	781b      	ldrb	r3, [r3, #0]
 80022c6:	b25b      	sxtb	r3, r3
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	da09      	bge.n	80022e0 <sensirion_common_generate_crc+0x62>
                crc = (crc << 1) ^ CRC8_POLYNOMIAL;
 80022cc:	187b      	adds	r3, r7, r1
 80022ce:	781b      	ldrb	r3, [r3, #0]
 80022d0:	005b      	lsls	r3, r3, #1
 80022d2:	b25b      	sxtb	r3, r3
 80022d4:	2231      	movs	r2, #49	; 0x31
 80022d6:	4053      	eors	r3, r2
 80022d8:	b25a      	sxtb	r2, r3
 80022da:	187b      	adds	r3, r7, r1
 80022dc:	701a      	strb	r2, [r3, #0]
 80022de:	e005      	b.n	80022ec <sensirion_common_generate_crc+0x6e>
            else
                crc = (crc << 1);
 80022e0:	230d      	movs	r3, #13
 80022e2:	18fa      	adds	r2, r7, r3
 80022e4:	18fb      	adds	r3, r7, r3
 80022e6:	781b      	ldrb	r3, [r3, #0]
 80022e8:	18db      	adds	r3, r3, r3
 80022ea:	7013      	strb	r3, [r2, #0]
        for (crc_bit = 8; crc_bit > 0; --crc_bit) {
 80022ec:	220c      	movs	r2, #12
 80022ee:	18bb      	adds	r3, r7, r2
 80022f0:	18ba      	adds	r2, r7, r2
 80022f2:	7812      	ldrb	r2, [r2, #0]
 80022f4:	3a01      	subs	r2, #1
 80022f6:	701a      	strb	r2, [r3, #0]
 80022f8:	230c      	movs	r3, #12
 80022fa:	18fb      	adds	r3, r7, r3
 80022fc:	781b      	ldrb	r3, [r3, #0]
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d1de      	bne.n	80022c0 <sensirion_common_generate_crc+0x42>
    for (current_byte = 0; current_byte < count; ++current_byte) {
 8002302:	220e      	movs	r2, #14
 8002304:	18bb      	adds	r3, r7, r2
 8002306:	18ba      	adds	r2, r7, r2
 8002308:	8812      	ldrh	r2, [r2, #0]
 800230a:	3201      	adds	r2, #1
 800230c:	801a      	strh	r2, [r3, #0]
 800230e:	230e      	movs	r3, #14
 8002310:	18fa      	adds	r2, r7, r3
 8002312:	1cbb      	adds	r3, r7, #2
 8002314:	8812      	ldrh	r2, [r2, #0]
 8002316:	881b      	ldrh	r3, [r3, #0]
 8002318:	429a      	cmp	r2, r3
 800231a:	d3c0      	bcc.n	800229e <sensirion_common_generate_crc+0x20>
        }
    }
    return crc;
 800231c:	230d      	movs	r3, #13
 800231e:	18fb      	adds	r3, r7, r3
 8002320:	781b      	ldrb	r3, [r3, #0]
}
 8002322:	0018      	movs	r0, r3
 8002324:	46bd      	mov	sp, r7
 8002326:	b004      	add	sp, #16
 8002328:	bd80      	pop	{r7, pc}

0800232a <sensirion_common_check_crc>:

int8_t sensirion_common_check_crc(const uint8_t* data, uint16_t count,
                                  uint8_t checksum) {
 800232a:	b580      	push	{r7, lr}
 800232c:	b082      	sub	sp, #8
 800232e:	af00      	add	r7, sp, #0
 8002330:	6078      	str	r0, [r7, #4]
 8002332:	0008      	movs	r0, r1
 8002334:	0011      	movs	r1, r2
 8002336:	1cbb      	adds	r3, r7, #2
 8002338:	1c02      	adds	r2, r0, #0
 800233a:	801a      	strh	r2, [r3, #0]
 800233c:	1c7b      	adds	r3, r7, #1
 800233e:	1c0a      	adds	r2, r1, #0
 8002340:	701a      	strb	r2, [r3, #0]
    if (sensirion_common_generate_crc(data, count) != checksum)
 8002342:	1cbb      	adds	r3, r7, #2
 8002344:	881a      	ldrh	r2, [r3, #0]
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	0011      	movs	r1, r2
 800234a:	0018      	movs	r0, r3
 800234c:	f7ff ff97 	bl	800227e <sensirion_common_generate_crc>
 8002350:	0003      	movs	r3, r0
 8002352:	001a      	movs	r2, r3
 8002354:	1c7b      	adds	r3, r7, #1
 8002356:	781b      	ldrb	r3, [r3, #0]
 8002358:	4293      	cmp	r3, r2
 800235a:	d002      	beq.n	8002362 <sensirion_common_check_crc+0x38>
        return STATUS_FAIL;
 800235c:	2301      	movs	r3, #1
 800235e:	425b      	negs	r3, r3
 8002360:	e000      	b.n	8002364 <sensirion_common_check_crc+0x3a>
    return NO_ERROR;
 8002362:	2300      	movs	r3, #0
}
 8002364:	0018      	movs	r0, r3
 8002366:	46bd      	mov	sp, r7
 8002368:	b002      	add	sp, #8
 800236a:	bd80      	pop	{r7, pc}

0800236c <sensirion_fill_cmd_send_buf>:
    const uint8_t data = 0x06;
    return sensirion_i2c_write(0, &data, (uint16_t)sizeof(data));
}

uint16_t sensirion_fill_cmd_send_buf(uint8_t* buf, uint16_t cmd,
                                     const uint16_t* args, uint8_t num_args) {
 800236c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800236e:	b087      	sub	sp, #28
 8002370:	af00      	add	r7, sp, #0
 8002372:	60f8      	str	r0, [r7, #12]
 8002374:	0008      	movs	r0, r1
 8002376:	607a      	str	r2, [r7, #4]
 8002378:	0019      	movs	r1, r3
 800237a:	250a      	movs	r5, #10
 800237c:	197b      	adds	r3, r7, r5
 800237e:	1c02      	adds	r2, r0, #0
 8002380:	801a      	strh	r2, [r3, #0]
 8002382:	2309      	movs	r3, #9
 8002384:	18fb      	adds	r3, r7, r3
 8002386:	1c0a      	adds	r2, r1, #0
 8002388:	701a      	strb	r2, [r3, #0]
    uint8_t crc;
    uint8_t i;
    uint16_t idx = 0;
 800238a:	2014      	movs	r0, #20
 800238c:	183b      	adds	r3, r7, r0
 800238e:	2200      	movs	r2, #0
 8002390:	801a      	strh	r2, [r3, #0]

    buf[idx++] = (uint8_t)((cmd & 0xFF00) >> 8);
 8002392:	197b      	adds	r3, r7, r5
 8002394:	881b      	ldrh	r3, [r3, #0]
 8002396:	0a1b      	lsrs	r3, r3, #8
 8002398:	b299      	uxth	r1, r3
 800239a:	183b      	adds	r3, r7, r0
 800239c:	881b      	ldrh	r3, [r3, #0]
 800239e:	0004      	movs	r4, r0
 80023a0:	183a      	adds	r2, r7, r0
 80023a2:	1c58      	adds	r0, r3, #1
 80023a4:	8010      	strh	r0, [r2, #0]
 80023a6:	001a      	movs	r2, r3
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	189b      	adds	r3, r3, r2
 80023ac:	b2ca      	uxtb	r2, r1
 80023ae:	701a      	strb	r2, [r3, #0]
    buf[idx++] = (uint8_t)((cmd & 0x00FF) >> 0);
 80023b0:	193b      	adds	r3, r7, r4
 80023b2:	881b      	ldrh	r3, [r3, #0]
 80023b4:	193a      	adds	r2, r7, r4
 80023b6:	1c59      	adds	r1, r3, #1
 80023b8:	8011      	strh	r1, [r2, #0]
 80023ba:	001a      	movs	r2, r3
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	189b      	adds	r3, r3, r2
 80023c0:	197a      	adds	r2, r7, r5
 80023c2:	8812      	ldrh	r2, [r2, #0]
 80023c4:	b2d2      	uxtb	r2, r2
 80023c6:	701a      	strb	r2, [r3, #0]

    for (i = 0; i < num_args; ++i) {
 80023c8:	2317      	movs	r3, #23
 80023ca:	18fb      	adds	r3, r7, r3
 80023cc:	2200      	movs	r2, #0
 80023ce:	701a      	strb	r2, [r3, #0]
 80023d0:	e042      	b.n	8002458 <sensirion_fill_cmd_send_buf+0xec>
        buf[idx++] = (uint8_t)((args[i] & 0xFF00) >> 8);
 80023d2:	2617      	movs	r6, #23
 80023d4:	19bb      	adds	r3, r7, r6
 80023d6:	781b      	ldrb	r3, [r3, #0]
 80023d8:	005b      	lsls	r3, r3, #1
 80023da:	687a      	ldr	r2, [r7, #4]
 80023dc:	18d3      	adds	r3, r2, r3
 80023de:	881b      	ldrh	r3, [r3, #0]
 80023e0:	0a1b      	lsrs	r3, r3, #8
 80023e2:	b299      	uxth	r1, r3
 80023e4:	2414      	movs	r4, #20
 80023e6:	193b      	adds	r3, r7, r4
 80023e8:	881b      	ldrh	r3, [r3, #0]
 80023ea:	193a      	adds	r2, r7, r4
 80023ec:	1c58      	adds	r0, r3, #1
 80023ee:	8010      	strh	r0, [r2, #0]
 80023f0:	001a      	movs	r2, r3
 80023f2:	68fb      	ldr	r3, [r7, #12]
 80023f4:	189b      	adds	r3, r3, r2
 80023f6:	b2ca      	uxtb	r2, r1
 80023f8:	701a      	strb	r2, [r3, #0]
        buf[idx++] = (uint8_t)((args[i] & 0x00FF) >> 0);
 80023fa:	19bb      	adds	r3, r7, r6
 80023fc:	781b      	ldrb	r3, [r3, #0]
 80023fe:	005b      	lsls	r3, r3, #1
 8002400:	687a      	ldr	r2, [r7, #4]
 8002402:	18d3      	adds	r3, r2, r3
 8002404:	8819      	ldrh	r1, [r3, #0]
 8002406:	0025      	movs	r5, r4
 8002408:	197b      	adds	r3, r7, r5
 800240a:	881b      	ldrh	r3, [r3, #0]
 800240c:	197a      	adds	r2, r7, r5
 800240e:	1c58      	adds	r0, r3, #1
 8002410:	8010      	strh	r0, [r2, #0]
 8002412:	001a      	movs	r2, r3
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	189b      	adds	r3, r3, r2
 8002418:	b2ca      	uxtb	r2, r1
 800241a:	701a      	strb	r2, [r3, #0]

        crc = sensirion_common_generate_crc((uint8_t*)&buf[idx - 2],
 800241c:	197b      	adds	r3, r7, r5
 800241e:	881b      	ldrh	r3, [r3, #0]
 8002420:	3b02      	subs	r3, #2
 8002422:	68fa      	ldr	r2, [r7, #12]
 8002424:	18d3      	adds	r3, r2, r3
 8002426:	2213      	movs	r2, #19
 8002428:	18bc      	adds	r4, r7, r2
 800242a:	2102      	movs	r1, #2
 800242c:	0018      	movs	r0, r3
 800242e:	f7ff ff26 	bl	800227e <sensirion_common_generate_crc>
 8002432:	0003      	movs	r3, r0
 8002434:	7023      	strb	r3, [r4, #0]
                                            SENSIRION_WORD_SIZE);
        buf[idx++] = crc;
 8002436:	197b      	adds	r3, r7, r5
 8002438:	881b      	ldrh	r3, [r3, #0]
 800243a:	197a      	adds	r2, r7, r5
 800243c:	1c59      	adds	r1, r3, #1
 800243e:	8011      	strh	r1, [r2, #0]
 8002440:	001a      	movs	r2, r3
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	189b      	adds	r3, r3, r2
 8002446:	2213      	movs	r2, #19
 8002448:	18ba      	adds	r2, r7, r2
 800244a:	7812      	ldrb	r2, [r2, #0]
 800244c:	701a      	strb	r2, [r3, #0]
    for (i = 0; i < num_args; ++i) {
 800244e:	19bb      	adds	r3, r7, r6
 8002450:	19ba      	adds	r2, r7, r6
 8002452:	7812      	ldrb	r2, [r2, #0]
 8002454:	3201      	adds	r2, #1
 8002456:	701a      	strb	r2, [r3, #0]
 8002458:	2317      	movs	r3, #23
 800245a:	18fa      	adds	r2, r7, r3
 800245c:	2309      	movs	r3, #9
 800245e:	18fb      	adds	r3, r7, r3
 8002460:	7812      	ldrb	r2, [r2, #0]
 8002462:	781b      	ldrb	r3, [r3, #0]
 8002464:	429a      	cmp	r2, r3
 8002466:	d3b4      	bcc.n	80023d2 <sensirion_fill_cmd_send_buf+0x66>
    }
    return idx;
 8002468:	2314      	movs	r3, #20
 800246a:	18fb      	adds	r3, r7, r3
 800246c:	881b      	ldrh	r3, [r3, #0]
}
 800246e:	0018      	movs	r0, r3
 8002470:	46bd      	mov	sp, r7
 8002472:	b007      	add	sp, #28
 8002474:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002476 <sensirion_i2c_read_words_as_bytes>:

int16_t sensirion_i2c_read_words_as_bytes(uint8_t address, uint8_t* data,
                                          uint16_t num_words) {
 8002476:	b5b0      	push	{r4, r5, r7, lr}
 8002478:	b096      	sub	sp, #88	; 0x58
 800247a:	af00      	add	r7, sp, #0
 800247c:	6039      	str	r1, [r7, #0]
 800247e:	0011      	movs	r1, r2
 8002480:	1dfb      	adds	r3, r7, #7
 8002482:	1c02      	adds	r2, r0, #0
 8002484:	701a      	strb	r2, [r3, #0]
 8002486:	1d3b      	adds	r3, r7, #4
 8002488:	1c0a      	adds	r2, r1, #0
 800248a:	801a      	strh	r2, [r3, #0]
    int16_t ret;
    uint16_t i, j;
    uint16_t size = num_words * (SENSIRION_WORD_SIZE + CRC8_LEN);
 800248c:	2052      	movs	r0, #82	; 0x52
 800248e:	1839      	adds	r1, r7, r0
 8002490:	1d3b      	adds	r3, r7, #4
 8002492:	881b      	ldrh	r3, [r3, #0]
 8002494:	1c1a      	adds	r2, r3, #0
 8002496:	1892      	adds	r2, r2, r2
 8002498:	18d3      	adds	r3, r2, r3
 800249a:	800b      	strh	r3, [r1, #0]
    uint16_t word_buf[SENSIRION_MAX_BUFFER_WORDS];
    uint8_t* const buf8 = (uint8_t*)word_buf;
 800249c:	2308      	movs	r3, #8
 800249e:	18fb      	adds	r3, r7, r3
 80024a0:	64fb      	str	r3, [r7, #76]	; 0x4c

    ret = sensirion_i2c_read(address, buf8, size);
 80024a2:	183b      	adds	r3, r7, r0
 80024a4:	881a      	ldrh	r2, [r3, #0]
 80024a6:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 80024a8:	1dfb      	adds	r3, r7, #7
 80024aa:	781b      	ldrb	r3, [r3, #0]
 80024ac:	0018      	movs	r0, r3
 80024ae:	f000 f901 	bl	80026b4 <sensirion_i2c_read>
 80024b2:	0003      	movs	r3, r0
 80024b4:	001a      	movs	r2, r3
 80024b6:	214a      	movs	r1, #74	; 0x4a
 80024b8:	187b      	adds	r3, r7, r1
 80024ba:	801a      	strh	r2, [r3, #0]
    if (ret != NO_ERROR)
 80024bc:	000a      	movs	r2, r1
 80024be:	18bb      	adds	r3, r7, r2
 80024c0:	2100      	movs	r1, #0
 80024c2:	5e5b      	ldrsh	r3, [r3, r1]
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d003      	beq.n	80024d0 <sensirion_i2c_read_words_as_bytes+0x5a>
        return ret;
 80024c8:	18bb      	adds	r3, r7, r2
 80024ca:	2200      	movs	r2, #0
 80024cc:	5e9b      	ldrsh	r3, [r3, r2]
 80024ce:	e053      	b.n	8002578 <sensirion_i2c_read_words_as_bytes+0x102>

    /* check the CRC for each word */
    for (i = 0, j = 0; i < size; i += SENSIRION_WORD_SIZE + CRC8_LEN) {
 80024d0:	2356      	movs	r3, #86	; 0x56
 80024d2:	18fb      	adds	r3, r7, r3
 80024d4:	2200      	movs	r2, #0
 80024d6:	801a      	strh	r2, [r3, #0]
 80024d8:	2354      	movs	r3, #84	; 0x54
 80024da:	18fb      	adds	r3, r7, r3
 80024dc:	2200      	movs	r2, #0
 80024de:	801a      	strh	r2, [r3, #0]
 80024e0:	e041      	b.n	8002566 <sensirion_i2c_read_words_as_bytes+0xf0>

        ret = sensirion_common_check_crc(&buf8[i], SENSIRION_WORD_SIZE,
 80024e2:	2156      	movs	r1, #86	; 0x56
 80024e4:	187b      	adds	r3, r7, r1
 80024e6:	881b      	ldrh	r3, [r3, #0]
 80024e8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80024ea:	18d0      	adds	r0, r2, r3
                                         buf8[i + SENSIRION_WORD_SIZE]);
 80024ec:	187b      	adds	r3, r7, r1
 80024ee:	881b      	ldrh	r3, [r3, #0]
 80024f0:	3302      	adds	r3, #2
 80024f2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80024f4:	18d3      	adds	r3, r2, r3
        ret = sensirion_common_check_crc(&buf8[i], SENSIRION_WORD_SIZE,
 80024f6:	781b      	ldrb	r3, [r3, #0]
 80024f8:	001a      	movs	r2, r3
 80024fa:	2102      	movs	r1, #2
 80024fc:	f7ff ff15 	bl	800232a <sensirion_common_check_crc>
 8002500:	0003      	movs	r3, r0
 8002502:	001a      	movs	r2, r3
 8002504:	214a      	movs	r1, #74	; 0x4a
 8002506:	187b      	adds	r3, r7, r1
 8002508:	801a      	strh	r2, [r3, #0]
        if (ret != NO_ERROR)
 800250a:	000a      	movs	r2, r1
 800250c:	18bb      	adds	r3, r7, r2
 800250e:	2100      	movs	r1, #0
 8002510:	5e5b      	ldrsh	r3, [r3, r1]
 8002512:	2b00      	cmp	r3, #0
 8002514:	d003      	beq.n	800251e <sensirion_i2c_read_words_as_bytes+0xa8>
            return ret;
 8002516:	18bb      	adds	r3, r7, r2
 8002518:	2200      	movs	r2, #0
 800251a:	5e9b      	ldrsh	r3, [r3, r2]
 800251c:	e02c      	b.n	8002578 <sensirion_i2c_read_words_as_bytes+0x102>

        data[j++] = buf8[i];
 800251e:	2456      	movs	r4, #86	; 0x56
 8002520:	193b      	adds	r3, r7, r4
 8002522:	881b      	ldrh	r3, [r3, #0]
 8002524:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002526:	18d2      	adds	r2, r2, r3
 8002528:	2554      	movs	r5, #84	; 0x54
 800252a:	197b      	adds	r3, r7, r5
 800252c:	881b      	ldrh	r3, [r3, #0]
 800252e:	1979      	adds	r1, r7, r5
 8002530:	1c58      	adds	r0, r3, #1
 8002532:	8008      	strh	r0, [r1, #0]
 8002534:	0019      	movs	r1, r3
 8002536:	683b      	ldr	r3, [r7, #0]
 8002538:	185b      	adds	r3, r3, r1
 800253a:	7812      	ldrb	r2, [r2, #0]
 800253c:	701a      	strb	r2, [r3, #0]
        data[j++] = buf8[i + 1];
 800253e:	193b      	adds	r3, r7, r4
 8002540:	881b      	ldrh	r3, [r3, #0]
 8002542:	3301      	adds	r3, #1
 8002544:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002546:	18d2      	adds	r2, r2, r3
 8002548:	197b      	adds	r3, r7, r5
 800254a:	881b      	ldrh	r3, [r3, #0]
 800254c:	1979      	adds	r1, r7, r5
 800254e:	1c58      	adds	r0, r3, #1
 8002550:	8008      	strh	r0, [r1, #0]
 8002552:	0019      	movs	r1, r3
 8002554:	683b      	ldr	r3, [r7, #0]
 8002556:	185b      	adds	r3, r3, r1
 8002558:	7812      	ldrb	r2, [r2, #0]
 800255a:	701a      	strb	r2, [r3, #0]
    for (i = 0, j = 0; i < size; i += SENSIRION_WORD_SIZE + CRC8_LEN) {
 800255c:	193b      	adds	r3, r7, r4
 800255e:	193a      	adds	r2, r7, r4
 8002560:	8812      	ldrh	r2, [r2, #0]
 8002562:	3203      	adds	r2, #3
 8002564:	801a      	strh	r2, [r3, #0]
 8002566:	2356      	movs	r3, #86	; 0x56
 8002568:	18fa      	adds	r2, r7, r3
 800256a:	2352      	movs	r3, #82	; 0x52
 800256c:	18fb      	adds	r3, r7, r3
 800256e:	8812      	ldrh	r2, [r2, #0]
 8002570:	881b      	ldrh	r3, [r3, #0]
 8002572:	429a      	cmp	r2, r3
 8002574:	d3b5      	bcc.n	80024e2 <sensirion_i2c_read_words_as_bytes+0x6c>
    }

    return NO_ERROR;
 8002576:	2300      	movs	r3, #0
}
 8002578:	0018      	movs	r0, r3
 800257a:	46bd      	mov	sp, r7
 800257c:	b016      	add	sp, #88	; 0x58
 800257e:	bdb0      	pop	{r4, r5, r7, pc}

08002580 <sensirion_i2c_read_words>:

int16_t sensirion_i2c_read_words(uint8_t address, uint16_t* data_words,
                                 uint16_t num_words) {
 8002580:	b5b0      	push	{r4, r5, r7, lr}
 8002582:	b084      	sub	sp, #16
 8002584:	af00      	add	r7, sp, #0
 8002586:	6039      	str	r1, [r7, #0]
 8002588:	0011      	movs	r1, r2
 800258a:	1dfb      	adds	r3, r7, #7
 800258c:	1c02      	adds	r2, r0, #0
 800258e:	701a      	strb	r2, [r3, #0]
 8002590:	1d3b      	adds	r3, r7, #4
 8002592:	1c0a      	adds	r2, r1, #0
 8002594:	801a      	strh	r2, [r3, #0]
    int16_t ret;
    uint8_t i;
    const uint8_t* word_bytes;

    ret = sensirion_i2c_read_words_as_bytes(address, (uint8_t*)data_words,
 8002596:	250c      	movs	r5, #12
 8002598:	197c      	adds	r4, r7, r5
 800259a:	1d3b      	adds	r3, r7, #4
 800259c:	881a      	ldrh	r2, [r3, #0]
 800259e:	6839      	ldr	r1, [r7, #0]
 80025a0:	1dfb      	adds	r3, r7, #7
 80025a2:	781b      	ldrb	r3, [r3, #0]
 80025a4:	0018      	movs	r0, r3
 80025a6:	f7ff ff66 	bl	8002476 <sensirion_i2c_read_words_as_bytes>
 80025aa:	0003      	movs	r3, r0
 80025ac:	8023      	strh	r3, [r4, #0]
                                            num_words);
    if (ret != NO_ERROR)
 80025ae:	197b      	adds	r3, r7, r5
 80025b0:	2200      	movs	r2, #0
 80025b2:	5e9b      	ldrsh	r3, [r3, r2]
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d003      	beq.n	80025c0 <sensirion_i2c_read_words+0x40>
        return ret;
 80025b8:	197b      	adds	r3, r7, r5
 80025ba:	2200      	movs	r2, #0
 80025bc:	5e9b      	ldrsh	r3, [r3, r2]
 80025be:	e02a      	b.n	8002616 <sensirion_i2c_read_words+0x96>

    for (i = 0; i < num_words; ++i) {
 80025c0:	230f      	movs	r3, #15
 80025c2:	18fb      	adds	r3, r7, r3
 80025c4:	2200      	movs	r2, #0
 80025c6:	701a      	strb	r2, [r3, #0]
 80025c8:	e01c      	b.n	8002604 <sensirion_i2c_read_words+0x84>
        word_bytes = (uint8_t*)&data_words[i];
 80025ca:	200f      	movs	r0, #15
 80025cc:	183b      	adds	r3, r7, r0
 80025ce:	781b      	ldrb	r3, [r3, #0]
 80025d0:	005b      	lsls	r3, r3, #1
 80025d2:	683a      	ldr	r2, [r7, #0]
 80025d4:	18d3      	adds	r3, r2, r3
 80025d6:	60bb      	str	r3, [r7, #8]
        data_words[i] = ((uint16_t)word_bytes[0] << 8) | word_bytes[1];
 80025d8:	68bb      	ldr	r3, [r7, #8]
 80025da:	781b      	ldrb	r3, [r3, #0]
 80025dc:	021b      	lsls	r3, r3, #8
 80025de:	b21a      	sxth	r2, r3
 80025e0:	68bb      	ldr	r3, [r7, #8]
 80025e2:	3301      	adds	r3, #1
 80025e4:	781b      	ldrb	r3, [r3, #0]
 80025e6:	b21b      	sxth	r3, r3
 80025e8:	4313      	orrs	r3, r2
 80025ea:	b219      	sxth	r1, r3
 80025ec:	183b      	adds	r3, r7, r0
 80025ee:	781b      	ldrb	r3, [r3, #0]
 80025f0:	005b      	lsls	r3, r3, #1
 80025f2:	683a      	ldr	r2, [r7, #0]
 80025f4:	18d3      	adds	r3, r2, r3
 80025f6:	b28a      	uxth	r2, r1
 80025f8:	801a      	strh	r2, [r3, #0]
    for (i = 0; i < num_words; ++i) {
 80025fa:	183b      	adds	r3, r7, r0
 80025fc:	183a      	adds	r2, r7, r0
 80025fe:	7812      	ldrb	r2, [r2, #0]
 8002600:	3201      	adds	r2, #1
 8002602:	701a      	strb	r2, [r3, #0]
 8002604:	230f      	movs	r3, #15
 8002606:	18fb      	adds	r3, r7, r3
 8002608:	781b      	ldrb	r3, [r3, #0]
 800260a:	b29b      	uxth	r3, r3
 800260c:	1d3a      	adds	r2, r7, #4
 800260e:	8812      	ldrh	r2, [r2, #0]
 8002610:	429a      	cmp	r2, r3
 8002612:	d8da      	bhi.n	80025ca <sensirion_i2c_read_words+0x4a>
    }

    return NO_ERROR;
 8002614:	2300      	movs	r3, #0
}
 8002616:	0018      	movs	r0, r3
 8002618:	46bd      	mov	sp, r7
 800261a:	b004      	add	sp, #16
 800261c:	bdb0      	pop	{r4, r5, r7, pc}

0800261e <sensirion_i2c_write_cmd>:

int16_t sensirion_i2c_write_cmd(uint8_t address, uint16_t command) {
 800261e:	b590      	push	{r4, r7, lr}
 8002620:	b085      	sub	sp, #20
 8002622:	af00      	add	r7, sp, #0
 8002624:	0002      	movs	r2, r0
 8002626:	1dfb      	adds	r3, r7, #7
 8002628:	701a      	strb	r2, [r3, #0]
 800262a:	1d3b      	adds	r3, r7, #4
 800262c:	1c0a      	adds	r2, r1, #0
 800262e:	801a      	strh	r2, [r3, #0]
    uint8_t buf[SENSIRION_COMMAND_SIZE];

    sensirion_fill_cmd_send_buf(buf, command, NULL, 0);
 8002630:	1d3b      	adds	r3, r7, #4
 8002632:	8819      	ldrh	r1, [r3, #0]
 8002634:	240c      	movs	r4, #12
 8002636:	1938      	adds	r0, r7, r4
 8002638:	2300      	movs	r3, #0
 800263a:	2200      	movs	r2, #0
 800263c:	f7ff fe96 	bl	800236c <sensirion_fill_cmd_send_buf>
    return sensirion_i2c_write(address, buf, SENSIRION_COMMAND_SIZE);
 8002640:	1939      	adds	r1, r7, r4
 8002642:	1dfb      	adds	r3, r7, #7
 8002644:	781b      	ldrb	r3, [r3, #0]
 8002646:	2202      	movs	r2, #2
 8002648:	0018      	movs	r0, r3
 800264a:	f000 f853 	bl	80026f4 <sensirion_i2c_write>
 800264e:	0003      	movs	r3, r0
 8002650:	b21b      	sxth	r3, r3
}
 8002652:	0018      	movs	r0, r3
 8002654:	46bd      	mov	sp, r7
 8002656:	b005      	add	sp, #20
 8002658:	bd90      	pop	{r4, r7, pc}
	...

0800265c <sensirion_i2c_init>:

/**
 * Initialize all hard- and software components that are needed for the I2C
 * communication.
 */
void sensirion_i2c_init(void) {
 800265c:	b580      	push	{r7, lr}
 800265e:	af00      	add	r7, sp, #0
    hi2c1.Instance = I2C1;
 8002660:	4b11      	ldr	r3, [pc, #68]	; (80026a8 <sensirion_i2c_init+0x4c>)
 8002662:	4a12      	ldr	r2, [pc, #72]	; (80026ac <sensirion_i2c_init+0x50>)
 8002664:	601a      	str	r2, [r3, #0]
   // hi2c1.Init.ClockSpeed = 100000;
   // hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
    hi2c1.Init.OwnAddress1 = 0;
 8002666:	4b10      	ldr	r3, [pc, #64]	; (80026a8 <sensirion_i2c_init+0x4c>)
 8002668:	2200      	movs	r2, #0
 800266a:	609a      	str	r2, [r3, #8]
    hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800266c:	4b0e      	ldr	r3, [pc, #56]	; (80026a8 <sensirion_i2c_init+0x4c>)
 800266e:	2201      	movs	r2, #1
 8002670:	60da      	str	r2, [r3, #12]
    hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002672:	4b0d      	ldr	r3, [pc, #52]	; (80026a8 <sensirion_i2c_init+0x4c>)
 8002674:	2200      	movs	r2, #0
 8002676:	611a      	str	r2, [r3, #16]
    hi2c1.Init.OwnAddress2 = 0;
 8002678:	4b0b      	ldr	r3, [pc, #44]	; (80026a8 <sensirion_i2c_init+0x4c>)
 800267a:	2200      	movs	r2, #0
 800267c:	615a      	str	r2, [r3, #20]
    hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800267e:	4b0a      	ldr	r3, [pc, #40]	; (80026a8 <sensirion_i2c_init+0x4c>)
 8002680:	2200      	movs	r2, #0
 8002682:	61da      	str	r2, [r3, #28]
    hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002684:	4b08      	ldr	r3, [pc, #32]	; (80026a8 <sensirion_i2c_init+0x4c>)
 8002686:	2200      	movs	r2, #0
 8002688:	621a      	str	r2, [r3, #32]
    /* Enable the remapping of Pins 6/7 to 8/9 and the I2C clock before the
     * initialization of the GPIO Pins in HAL_I2C_Init(). This is a fix of the
     * code generated by CubeMX v4.16.0 */
   // __HAL_AFIO_REMAP_I2C1_ENABLE();
    __HAL_RCC_I2C1_CLK_ENABLE();
 800268a:	4b09      	ldr	r3, [pc, #36]	; (80026b0 <sensirion_i2c_init+0x54>)
 800268c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800268e:	4b08      	ldr	r3, [pc, #32]	; (80026b0 <sensirion_i2c_init+0x54>)
 8002690:	2180      	movs	r1, #128	; 0x80
 8002692:	0389      	lsls	r1, r1, #14
 8002694:	430a      	orrs	r2, r1
 8002696:	639a      	str	r2, [r3, #56]	; 0x38
    HAL_I2C_Init(&hi2c1);
 8002698:	4b03      	ldr	r3, [pc, #12]	; (80026a8 <sensirion_i2c_init+0x4c>)
 800269a:	0018      	movs	r0, r3
 800269c:	f001 fc98 	bl	8003fd0 <HAL_I2C_Init>
}
 80026a0:	46c0      	nop			; (mov r8, r8)
 80026a2:	46bd      	mov	sp, r7
 80026a4:	bd80      	pop	{r7, pc}
 80026a6:	46c0      	nop			; (mov r8, r8)
 80026a8:	20000210 	.word	0x20000210
 80026ac:	40005400 	.word	0x40005400
 80026b0:	40021000 	.word	0x40021000

080026b4 <sensirion_i2c_read>:
 * @param address 7-bit I2C address to read from
 * @param data    pointer to the buffer where the data is to be stored
 * @param count   number of bytes to read from I2C and store in the buffer
 * @returns 0 on success, error code otherwise
 */
int8_t sensirion_i2c_read(uint8_t address, uint8_t* data, uint16_t count) {
 80026b4:	b590      	push	{r4, r7, lr}
 80026b6:	b085      	sub	sp, #20
 80026b8:	af02      	add	r7, sp, #8
 80026ba:	6039      	str	r1, [r7, #0]
 80026bc:	0011      	movs	r1, r2
 80026be:	1dfb      	adds	r3, r7, #7
 80026c0:	1c02      	adds	r2, r0, #0
 80026c2:	701a      	strb	r2, [r3, #0]
 80026c4:	1d3b      	adds	r3, r7, #4
 80026c6:	1c0a      	adds	r2, r1, #0
 80026c8:	801a      	strh	r2, [r3, #0]
    return (int8_t)HAL_I2C_Master_Receive(&hi2c1, (uint16_t)(address << 1),
 80026ca:	1dfb      	adds	r3, r7, #7
 80026cc:	781b      	ldrb	r3, [r3, #0]
 80026ce:	b29b      	uxth	r3, r3
 80026d0:	18db      	adds	r3, r3, r3
 80026d2:	b299      	uxth	r1, r3
 80026d4:	1d3b      	adds	r3, r7, #4
 80026d6:	881b      	ldrh	r3, [r3, #0]
 80026d8:	683a      	ldr	r2, [r7, #0]
 80026da:	4805      	ldr	r0, [pc, #20]	; (80026f0 <sensirion_i2c_read+0x3c>)
 80026dc:	2464      	movs	r4, #100	; 0x64
 80026de:	9400      	str	r4, [sp, #0]
 80026e0:	f001 fe44 	bl	800436c <HAL_I2C_Master_Receive>
 80026e4:	0003      	movs	r3, r0
 80026e6:	b25b      	sxtb	r3, r3
                                          data, count, 100);
}
 80026e8:	0018      	movs	r0, r3
 80026ea:	46bd      	mov	sp, r7
 80026ec:	b003      	add	sp, #12
 80026ee:	bd90      	pop	{r4, r7, pc}
 80026f0:	20000210 	.word	0x20000210

080026f4 <sensirion_i2c_write>:
 * @param data    pointer to the buffer containing the data to write
 * @param count   number of bytes to read from the buffer and send over I2C
 * @returns 0 on success, error code otherwise
 */
int8_t sensirion_i2c_write(uint8_t address, const uint8_t* data,
                           uint16_t count) {
 80026f4:	b590      	push	{r4, r7, lr}
 80026f6:	b085      	sub	sp, #20
 80026f8:	af02      	add	r7, sp, #8
 80026fa:	6039      	str	r1, [r7, #0]
 80026fc:	0011      	movs	r1, r2
 80026fe:	1dfb      	adds	r3, r7, #7
 8002700:	1c02      	adds	r2, r0, #0
 8002702:	701a      	strb	r2, [r3, #0]
 8002704:	1d3b      	adds	r3, r7, #4
 8002706:	1c0a      	adds	r2, r1, #0
 8002708:	801a      	strh	r2, [r3, #0]
    return (int8_t)HAL_I2C_Master_Transmit(&hi2c1, (uint16_t)(address << 1),
 800270a:	1dfb      	adds	r3, r7, #7
 800270c:	781b      	ldrb	r3, [r3, #0]
 800270e:	b29b      	uxth	r3, r3
 8002710:	18db      	adds	r3, r3, r3
 8002712:	b299      	uxth	r1, r3
 8002714:	1d3b      	adds	r3, r7, #4
 8002716:	881b      	ldrh	r3, [r3, #0]
 8002718:	683a      	ldr	r2, [r7, #0]
 800271a:	4805      	ldr	r0, [pc, #20]	; (8002730 <sensirion_i2c_write+0x3c>)
 800271c:	2464      	movs	r4, #100	; 0x64
 800271e:	9400      	str	r4, [sp, #0]
 8002720:	f001 fd1c 	bl	800415c <HAL_I2C_Master_Transmit>
 8002724:	0003      	movs	r3, r0
 8002726:	b25b      	sxtb	r3, r3
                                           (uint8_t*)data, count, 100);
}
 8002728:	0018      	movs	r0, r3
 800272a:	46bd      	mov	sp, r7
 800272c:	b003      	add	sp, #12
 800272e:	bd90      	pop	{r4, r7, pc}
 8002730:	20000210 	.word	0x20000210

08002734 <sensirion_sleep_usec>:
 * Sleep for a given number of microseconds. The function should delay the
 * execution for at least the given time, but may also sleep longer.
 *
 * @param useconds the sleep time in microseconds
 */
void sensirion_sleep_usec(uint32_t useconds) {
 8002734:	b580      	push	{r7, lr}
 8002736:	b084      	sub	sp, #16
 8002738:	af00      	add	r7, sp, #0
 800273a:	6078      	str	r0, [r7, #4]
    uint32_t msec = useconds / 1000;
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	22fa      	movs	r2, #250	; 0xfa
 8002740:	0091      	lsls	r1, r2, #2
 8002742:	0018      	movs	r0, r3
 8002744:	f7fd fcf2 	bl	800012c <__udivsi3>
 8002748:	0003      	movs	r3, r0
 800274a:	60fb      	str	r3, [r7, #12]
    if (useconds % 1000 > 0) {
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	22fa      	movs	r2, #250	; 0xfa
 8002750:	0091      	lsls	r1, r2, #2
 8002752:	0018      	movs	r0, r3
 8002754:	f7fd fd70 	bl	8000238 <__aeabi_uidivmod>
 8002758:	1e0b      	subs	r3, r1, #0
 800275a:	d002      	beq.n	8002762 <sensirion_sleep_usec+0x2e>
        msec++;
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	3301      	adds	r3, #1
 8002760:	60fb      	str	r3, [r7, #12]
     * Increment by 1 if STM32F1 driver version less than 1.1.1
     * Old firmwares of STM32F1 sleep 1ms shorter than specified in HAL_Delay.
     * This was fixed with firmware 1.6 (driver version 1.1.1), so we have to
     * fix it ourselves for older firmwares
     */
    if (HAL_GetHalVersion() < 0x01010100) {
 8002762:	f000 fb47 	bl	8002df4 <HAL_GetHalVersion>
 8002766:	0003      	movs	r3, r0
 8002768:	4a06      	ldr	r2, [pc, #24]	; (8002784 <sensirion_sleep_usec+0x50>)
 800276a:	4293      	cmp	r3, r2
 800276c:	d802      	bhi.n	8002774 <sensirion_sleep_usec+0x40>
        msec++;
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	3301      	adds	r3, #1
 8002772:	60fb      	str	r3, [r7, #12]
    }

    HAL_Delay(msec);
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	0018      	movs	r0, r3
 8002778:	f000 fb18 	bl	8002dac <HAL_Delay>
}
 800277c:	46c0      	nop			; (mov r8, r8)
 800277e:	46bd      	mov	sp, r7
 8002780:	b004      	add	sp, #16
 8002782:	bd80      	pop	{r7, pc}
 8002784:	010100ff 	.word	0x010100ff

08002788 <sht3x_measure_blocking_read>:
static const uint16_t SHT3X_CMD_WRITE_LOALRT_LIM_SET = 0x6100;

static uint16_t sht3x_cmd_measure = SHT3X_CMD_MEASURE_HPM;

int16_t sht3x_measure_blocking_read(sht3x_i2c_addr_t addr, int32_t* temperature,
                                    int32_t* humidity) {
 8002788:	b5f0      	push	{r4, r5, r6, r7, lr}
 800278a:	b087      	sub	sp, #28
 800278c:	af00      	add	r7, sp, #0
 800278e:	60b9      	str	r1, [r7, #8]
 8002790:	607a      	str	r2, [r7, #4]
 8002792:	250f      	movs	r5, #15
 8002794:	197b      	adds	r3, r7, r5
 8002796:	1c02      	adds	r2, r0, #0
 8002798:	701a      	strb	r2, [r3, #0]
    int16_t ret = sht3x_measure(addr);
 800279a:	2616      	movs	r6, #22
 800279c:	19bc      	adds	r4, r7, r6
 800279e:	197b      	adds	r3, r7, r5
 80027a0:	781b      	ldrb	r3, [r3, #0]
 80027a2:	0018      	movs	r0, r3
 80027a4:	f000 f820 	bl	80027e8 <sht3x_measure>
 80027a8:	0003      	movs	r3, r0
 80027aa:	8023      	strh	r3, [r4, #0]
    if (ret == STATUS_OK) {
 80027ac:	19bb      	adds	r3, r7, r6
 80027ae:	2200      	movs	r2, #0
 80027b0:	5e9b      	ldrsh	r3, [r3, r2]
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d10d      	bne.n	80027d2 <sht3x_measure_blocking_read+0x4a>
#if !defined(USE_SENSIRION_CLOCK_STRETCHING) || !USE_SENSIRION_CLOCK_STRETCHING
        sensirion_sleep_usec(SHT3X_MEASUREMENT_DURATION_USEC);
 80027b6:	4b0b      	ldr	r3, [pc, #44]	; (80027e4 <sht3x_measure_blocking_read+0x5c>)
 80027b8:	0018      	movs	r0, r3
 80027ba:	f7ff ffbb 	bl	8002734 <sensirion_sleep_usec>
#endif /* USE_SENSIRION_CLOCK_STRETCHING */
        ret = sht3x_read(addr, temperature, humidity);
 80027be:	19bc      	adds	r4, r7, r6
 80027c0:	687a      	ldr	r2, [r7, #4]
 80027c2:	68b9      	ldr	r1, [r7, #8]
 80027c4:	197b      	adds	r3, r7, r5
 80027c6:	781b      	ldrb	r3, [r3, #0]
 80027c8:	0018      	movs	r0, r3
 80027ca:	f000 f823 	bl	8002814 <sht3x_read>
 80027ce:	0003      	movs	r3, r0
 80027d0:	8023      	strh	r3, [r4, #0]
    }
    return ret;
 80027d2:	2316      	movs	r3, #22
 80027d4:	18fb      	adds	r3, r7, r3
 80027d6:	2200      	movs	r2, #0
 80027d8:	5e9b      	ldrsh	r3, [r3, r2]
}
 80027da:	0018      	movs	r0, r3
 80027dc:	46bd      	mov	sp, r7
 80027de:	b007      	add	sp, #28
 80027e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80027e2:	46c0      	nop			; (mov r8, r8)
 80027e4:	00003a98 	.word	0x00003a98

080027e8 <sht3x_measure>:

int16_t sht3x_measure(sht3x_i2c_addr_t addr) {
 80027e8:	b580      	push	{r7, lr}
 80027ea:	b082      	sub	sp, #8
 80027ec:	af00      	add	r7, sp, #0
 80027ee:	0002      	movs	r2, r0
 80027f0:	1dfb      	adds	r3, r7, #7
 80027f2:	701a      	strb	r2, [r3, #0]
    return sensirion_i2c_write_cmd(addr, sht3x_cmd_measure);
 80027f4:	4b06      	ldr	r3, [pc, #24]	; (8002810 <sht3x_measure+0x28>)
 80027f6:	881a      	ldrh	r2, [r3, #0]
 80027f8:	1dfb      	adds	r3, r7, #7
 80027fa:	781b      	ldrb	r3, [r3, #0]
 80027fc:	0011      	movs	r1, r2
 80027fe:	0018      	movs	r0, r3
 8002800:	f7ff ff0d 	bl	800261e <sensirion_i2c_write_cmd>
 8002804:	0003      	movs	r3, r0
}
 8002806:	0018      	movs	r0, r3
 8002808:	46bd      	mov	sp, r7
 800280a:	b002      	add	sp, #8
 800280c:	bd80      	pop	{r7, pc}
 800280e:	46c0      	nop			; (mov r8, r8)
 8002810:	20000180 	.word	0x20000180

08002814 <sht3x_read>:

int16_t sht3x_read(sht3x_i2c_addr_t addr, int32_t* temperature,
                   int32_t* humidity) {
 8002814:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002816:	b087      	sub	sp, #28
 8002818:	af00      	add	r7, sp, #0
 800281a:	60b9      	str	r1, [r7, #8]
 800281c:	607a      	str	r2, [r7, #4]
 800281e:	260f      	movs	r6, #15
 8002820:	19bb      	adds	r3, r7, r6
 8002822:	1c02      	adds	r2, r0, #0
 8002824:	701a      	strb	r2, [r3, #0]
    uint16_t words[2];
    int16_t ret =
        sensirion_i2c_read_words(addr, words, SENSIRION_NUM_WORDS(words));
 8002826:	2316      	movs	r3, #22
 8002828:	18fc      	adds	r4, r7, r3
 800282a:	2510      	movs	r5, #16
 800282c:	1979      	adds	r1, r7, r5
 800282e:	19bb      	adds	r3, r7, r6
 8002830:	781b      	ldrb	r3, [r3, #0]
 8002832:	2202      	movs	r2, #2
 8002834:	0018      	movs	r0, r3
 8002836:	f7ff fea3 	bl	8002580 <sensirion_i2c_read_words>
 800283a:	0003      	movs	r3, r0
 800283c:	8023      	strh	r3, [r4, #0]
    /**
     * formulas for conversion of the sensor signals, optimized for fixed point
     * algebra: Temperature = 175 * S_T / 2^16 - 45
     * Relative Humidity = * 100 * S_RH / 2^16
     */
    tick_to_temperature(words[0], temperature);
 800283e:	197b      	adds	r3, r7, r5
 8002840:	881b      	ldrh	r3, [r3, #0]
 8002842:	68ba      	ldr	r2, [r7, #8]
 8002844:	0011      	movs	r1, r2
 8002846:	0018      	movs	r0, r3
 8002848:	f000 f810 	bl	800286c <tick_to_temperature>
    tick_to_humidity(words[1], humidity);
 800284c:	197b      	adds	r3, r7, r5
 800284e:	885b      	ldrh	r3, [r3, #2]
 8002850:	687a      	ldr	r2, [r7, #4]
 8002852:	0011      	movs	r1, r2
 8002854:	0018      	movs	r0, r3
 8002856:	f000 f821 	bl	800289c <tick_to_humidity>

    return ret;
 800285a:	2316      	movs	r3, #22
 800285c:	18fb      	adds	r3, r7, r3
 800285e:	2200      	movs	r2, #0
 8002860:	5e9b      	ldrsh	r3, [r3, r2]
}
 8002862:	0018      	movs	r0, r3
 8002864:	46bd      	mov	sp, r7
 8002866:	b007      	add	sp, #28
 8002868:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

0800286c <tick_to_temperature>:
    tick_to_temperature(rawT, temperature);

    return ret;
}

void tick_to_temperature(uint16_t tick, int32_t* temperature) {
 800286c:	b580      	push	{r7, lr}
 800286e:	b082      	sub	sp, #8
 8002870:	af00      	add	r7, sp, #0
 8002872:	0002      	movs	r2, r0
 8002874:	6039      	str	r1, [r7, #0]
 8002876:	1dbb      	adds	r3, r7, #6
 8002878:	801a      	strh	r2, [r3, #0]
    *temperature = ((21875 * (int32_t)tick) >> 13) - 45000;
 800287a:	1dbb      	adds	r3, r7, #6
 800287c:	881b      	ldrh	r3, [r3, #0]
 800287e:	4a05      	ldr	r2, [pc, #20]	; (8002894 <tick_to_temperature+0x28>)
 8002880:	4353      	muls	r3, r2
 8002882:	135b      	asrs	r3, r3, #13
 8002884:	4a04      	ldr	r2, [pc, #16]	; (8002898 <tick_to_temperature+0x2c>)
 8002886:	189a      	adds	r2, r3, r2
 8002888:	683b      	ldr	r3, [r7, #0]
 800288a:	601a      	str	r2, [r3, #0]
}
 800288c:	46c0      	nop			; (mov r8, r8)
 800288e:	46bd      	mov	sp, r7
 8002890:	b002      	add	sp, #8
 8002892:	bd80      	pop	{r7, pc}
 8002894:	00005573 	.word	0x00005573
 8002898:	ffff5038 	.word	0xffff5038

0800289c <tick_to_humidity>:

void tick_to_humidity(uint16_t tick, int32_t* humidity) {
 800289c:	b580      	push	{r7, lr}
 800289e:	b082      	sub	sp, #8
 80028a0:	af00      	add	r7, sp, #0
 80028a2:	0002      	movs	r2, r0
 80028a4:	6039      	str	r1, [r7, #0]
 80028a6:	1dbb      	adds	r3, r7, #6
 80028a8:	801a      	strh	r2, [r3, #0]
    *humidity = ((12500 * (int32_t)tick) >> 13);
 80028aa:	1dbb      	adds	r3, r7, #6
 80028ac:	881b      	ldrh	r3, [r3, #0]
 80028ae:	4a04      	ldr	r2, [pc, #16]	; (80028c0 <tick_to_humidity+0x24>)
 80028b0:	4353      	muls	r3, r2
 80028b2:	135a      	asrs	r2, r3, #13
 80028b4:	683b      	ldr	r3, [r7, #0]
 80028b6:	601a      	str	r2, [r3, #0]
}
 80028b8:	46c0      	nop			; (mov r8, r8)
 80028ba:	46bd      	mov	sp, r7
 80028bc:	b002      	add	sp, #8
 80028be:	bd80      	pop	{r7, pc}
 80028c0:	000030d4 	.word	0x000030d4

080028c4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80028c4:	b580      	push	{r7, lr}
 80028c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80028c8:	4b07      	ldr	r3, [pc, #28]	; (80028e8 <HAL_MspInit+0x24>)
 80028ca:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80028cc:	4b06      	ldr	r3, [pc, #24]	; (80028e8 <HAL_MspInit+0x24>)
 80028ce:	2101      	movs	r1, #1
 80028d0:	430a      	orrs	r2, r1
 80028d2:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 80028d4:	4b04      	ldr	r3, [pc, #16]	; (80028e8 <HAL_MspInit+0x24>)
 80028d6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80028d8:	4b03      	ldr	r3, [pc, #12]	; (80028e8 <HAL_MspInit+0x24>)
 80028da:	2180      	movs	r1, #128	; 0x80
 80028dc:	0549      	lsls	r1, r1, #21
 80028de:	430a      	orrs	r2, r1
 80028e0:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80028e2:	46c0      	nop			; (mov r8, r8)
 80028e4:	46bd      	mov	sp, r7
 80028e6:	bd80      	pop	{r7, pc}
 80028e8:	40021000 	.word	0x40021000

080028ec <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80028ec:	b580      	push	{r7, lr}
 80028ee:	b082      	sub	sp, #8
 80028f0:	af00      	add	r7, sp, #0
 80028f2:	6078      	str	r0, [r7, #4]
  if(hadc->Instance==ADC1)
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	4a06      	ldr	r2, [pc, #24]	; (8002914 <HAL_ADC_MspInit+0x28>)
 80028fa:	4293      	cmp	r3, r2
 80028fc:	d106      	bne.n	800290c <HAL_ADC_MspInit+0x20>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80028fe:	4b06      	ldr	r3, [pc, #24]	; (8002918 <HAL_ADC_MspInit+0x2c>)
 8002900:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002902:	4b05      	ldr	r3, [pc, #20]	; (8002918 <HAL_ADC_MspInit+0x2c>)
 8002904:	2180      	movs	r1, #128	; 0x80
 8002906:	0089      	lsls	r1, r1, #2
 8002908:	430a      	orrs	r2, r1
 800290a:	635a      	str	r2, [r3, #52]	; 0x34
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800290c:	46c0      	nop			; (mov r8, r8)
 800290e:	46bd      	mov	sp, r7
 8002910:	b002      	add	sp, #8
 8002912:	bd80      	pop	{r7, pc}
 8002914:	40012400 	.word	0x40012400
 8002918:	40021000 	.word	0x40021000

0800291c <HAL_ADC_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc)
{
 800291c:	b580      	push	{r7, lr}
 800291e:	b082      	sub	sp, #8
 8002920:	af00      	add	r7, sp, #0
 8002922:	6078      	str	r0, [r7, #4]
  if(hadc->Instance==ADC1)
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	4a06      	ldr	r2, [pc, #24]	; (8002944 <HAL_ADC_MspDeInit+0x28>)
 800292a:	4293      	cmp	r3, r2
 800292c:	d105      	bne.n	800293a <HAL_ADC_MspDeInit+0x1e>
  {
  /* USER CODE BEGIN ADC1_MspDeInit 0 */

  /* USER CODE END ADC1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_ADC1_CLK_DISABLE();
 800292e:	4b06      	ldr	r3, [pc, #24]	; (8002948 <HAL_ADC_MspDeInit+0x2c>)
 8002930:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002932:	4b05      	ldr	r3, [pc, #20]	; (8002948 <HAL_ADC_MspDeInit+0x2c>)
 8002934:	4905      	ldr	r1, [pc, #20]	; (800294c <HAL_ADC_MspDeInit+0x30>)
 8002936:	400a      	ands	r2, r1
 8002938:	635a      	str	r2, [r3, #52]	; 0x34
  /* USER CODE BEGIN ADC1_MspDeInit 1 */

  /* USER CODE END ADC1_MspDeInit 1 */
  }

}
 800293a:	46c0      	nop			; (mov r8, r8)
 800293c:	46bd      	mov	sp, r7
 800293e:	b002      	add	sp, #8
 8002940:	bd80      	pop	{r7, pc}
 8002942:	46c0      	nop			; (mov r8, r8)
 8002944:	40012400 	.word	0x40012400
 8002948:	40021000 	.word	0x40021000
 800294c:	fffffdff 	.word	0xfffffdff

08002950 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002950:	b590      	push	{r4, r7, lr}
 8002952:	b089      	sub	sp, #36	; 0x24
 8002954:	af00      	add	r7, sp, #0
 8002956:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002958:	240c      	movs	r4, #12
 800295a:	193b      	adds	r3, r7, r4
 800295c:	0018      	movs	r0, r3
 800295e:	2314      	movs	r3, #20
 8002960:	001a      	movs	r2, r3
 8002962:	2100      	movs	r1, #0
 8002964:	f003 ff6d 	bl	8006842 <memset>
  if(hi2c->Instance==I2C1)
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	4a17      	ldr	r2, [pc, #92]	; (80029cc <HAL_I2C_MspInit+0x7c>)
 800296e:	4293      	cmp	r3, r2
 8002970:	d128      	bne.n	80029c4 <HAL_I2C_MspInit+0x74>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002972:	4b17      	ldr	r3, [pc, #92]	; (80029d0 <HAL_I2C_MspInit+0x80>)
 8002974:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002976:	4b16      	ldr	r3, [pc, #88]	; (80029d0 <HAL_I2C_MspInit+0x80>)
 8002978:	2102      	movs	r1, #2
 800297a:	430a      	orrs	r2, r1
 800297c:	62da      	str	r2, [r3, #44]	; 0x2c
 800297e:	4b14      	ldr	r3, [pc, #80]	; (80029d0 <HAL_I2C_MspInit+0x80>)
 8002980:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002982:	2202      	movs	r2, #2
 8002984:	4013      	ands	r3, r2
 8002986:	60bb      	str	r3, [r7, #8]
 8002988:	68bb      	ldr	r3, [r7, #8]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800298a:	0021      	movs	r1, r4
 800298c:	187b      	adds	r3, r7, r1
 800298e:	22c0      	movs	r2, #192	; 0xc0
 8002990:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002992:	187b      	adds	r3, r7, r1
 8002994:	2212      	movs	r2, #18
 8002996:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002998:	187b      	adds	r3, r7, r1
 800299a:	2200      	movs	r2, #0
 800299c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800299e:	187b      	adds	r3, r7, r1
 80029a0:	2203      	movs	r2, #3
 80029a2:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 80029a4:	187b      	adds	r3, r7, r1
 80029a6:	2201      	movs	r2, #1
 80029a8:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80029aa:	187b      	adds	r3, r7, r1
 80029ac:	4a09      	ldr	r2, [pc, #36]	; (80029d4 <HAL_I2C_MspInit+0x84>)
 80029ae:	0019      	movs	r1, r3
 80029b0:	0010      	movs	r0, r2
 80029b2:	f001 f893 	bl	8003adc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80029b6:	4b06      	ldr	r3, [pc, #24]	; (80029d0 <HAL_I2C_MspInit+0x80>)
 80029b8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80029ba:	4b05      	ldr	r3, [pc, #20]	; (80029d0 <HAL_I2C_MspInit+0x80>)
 80029bc:	2180      	movs	r1, #128	; 0x80
 80029be:	0389      	lsls	r1, r1, #14
 80029c0:	430a      	orrs	r2, r1
 80029c2:	639a      	str	r2, [r3, #56]	; 0x38
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80029c4:	46c0      	nop			; (mov r8, r8)
 80029c6:	46bd      	mov	sp, r7
 80029c8:	b009      	add	sp, #36	; 0x24
 80029ca:	bd90      	pop	{r4, r7, pc}
 80029cc:	40005400 	.word	0x40005400
 80029d0:	40021000 	.word	0x40021000
 80029d4:	50000400 	.word	0x50000400

080029d8 <HAL_I2C_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 80029d8:	b580      	push	{r7, lr}
 80029da:	b082      	sub	sp, #8
 80029dc:	af00      	add	r7, sp, #0
 80029de:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C1)
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	4a0b      	ldr	r2, [pc, #44]	; (8002a14 <HAL_I2C_MspDeInit+0x3c>)
 80029e6:	4293      	cmp	r3, r2
 80029e8:	d10f      	bne.n	8002a0a <HAL_I2C_MspDeInit+0x32>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 80029ea:	4b0b      	ldr	r3, [pc, #44]	; (8002a18 <HAL_I2C_MspDeInit+0x40>)
 80029ec:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80029ee:	4b0a      	ldr	r3, [pc, #40]	; (8002a18 <HAL_I2C_MspDeInit+0x40>)
 80029f0:	490a      	ldr	r1, [pc, #40]	; (8002a1c <HAL_I2C_MspDeInit+0x44>)
 80029f2:	400a      	ands	r2, r1
 80029f4:	639a      	str	r2, [r3, #56]	; 0x38

    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6);
 80029f6:	4b0a      	ldr	r3, [pc, #40]	; (8002a20 <HAL_I2C_MspDeInit+0x48>)
 80029f8:	2140      	movs	r1, #64	; 0x40
 80029fa:	0018      	movs	r0, r3
 80029fc:	f001 f9dc 	bl	8003db8 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_7);
 8002a00:	4b07      	ldr	r3, [pc, #28]	; (8002a20 <HAL_I2C_MspDeInit+0x48>)
 8002a02:	2180      	movs	r1, #128	; 0x80
 8002a04:	0018      	movs	r0, r3
 8002a06:	f001 f9d7 	bl	8003db8 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN I2C1_MspDeInit 1 */

  /* USER CODE END I2C1_MspDeInit 1 */
  }

}
 8002a0a:	46c0      	nop			; (mov r8, r8)
 8002a0c:	46bd      	mov	sp, r7
 8002a0e:	b002      	add	sp, #8
 8002a10:	bd80      	pop	{r7, pc}
 8002a12:	46c0      	nop			; (mov r8, r8)
 8002a14:	40005400 	.word	0x40005400
 8002a18:	40021000 	.word	0x40021000
 8002a1c:	ffdfffff 	.word	0xffdfffff
 8002a20:	50000400 	.word	0x50000400

08002a24 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002a24:	b590      	push	{r4, r7, lr}
 8002a26:	b08b      	sub	sp, #44	; 0x2c
 8002a28:	af00      	add	r7, sp, #0
 8002a2a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a2c:	2414      	movs	r4, #20
 8002a2e:	193b      	adds	r3, r7, r4
 8002a30:	0018      	movs	r0, r3
 8002a32:	2314      	movs	r3, #20
 8002a34:	001a      	movs	r2, r3
 8002a36:	2100      	movs	r1, #0
 8002a38:	f003 ff03 	bl	8006842 <memset>
  if(huart->Instance==LPUART1)
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	4a28      	ldr	r2, [pc, #160]	; (8002ae4 <HAL_UART_MspInit+0xc0>)
 8002a42:	4293      	cmp	r3, r2
 8002a44:	d14a      	bne.n	8002adc <HAL_UART_MspInit+0xb8>
  {
  /* USER CODE BEGIN LPUART1_MspInit 0 */

  /* USER CODE END LPUART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8002a46:	4b28      	ldr	r3, [pc, #160]	; (8002ae8 <HAL_UART_MspInit+0xc4>)
 8002a48:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002a4a:	4b27      	ldr	r3, [pc, #156]	; (8002ae8 <HAL_UART_MspInit+0xc4>)
 8002a4c:	2180      	movs	r1, #128	; 0x80
 8002a4e:	02c9      	lsls	r1, r1, #11
 8002a50:	430a      	orrs	r2, r1
 8002a52:	639a      	str	r2, [r3, #56]	; 0x38

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002a54:	4b24      	ldr	r3, [pc, #144]	; (8002ae8 <HAL_UART_MspInit+0xc4>)
 8002a56:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002a58:	4b23      	ldr	r3, [pc, #140]	; (8002ae8 <HAL_UART_MspInit+0xc4>)
 8002a5a:	2104      	movs	r1, #4
 8002a5c:	430a      	orrs	r2, r1
 8002a5e:	62da      	str	r2, [r3, #44]	; 0x2c
 8002a60:	4b21      	ldr	r3, [pc, #132]	; (8002ae8 <HAL_UART_MspInit+0xc4>)
 8002a62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a64:	2204      	movs	r2, #4
 8002a66:	4013      	ands	r3, r2
 8002a68:	613b      	str	r3, [r7, #16]
 8002a6a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a6c:	4b1e      	ldr	r3, [pc, #120]	; (8002ae8 <HAL_UART_MspInit+0xc4>)
 8002a6e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002a70:	4b1d      	ldr	r3, [pc, #116]	; (8002ae8 <HAL_UART_MspInit+0xc4>)
 8002a72:	2102      	movs	r1, #2
 8002a74:	430a      	orrs	r2, r1
 8002a76:	62da      	str	r2, [r3, #44]	; 0x2c
 8002a78:	4b1b      	ldr	r3, [pc, #108]	; (8002ae8 <HAL_UART_MspInit+0xc4>)
 8002a7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a7c:	2202      	movs	r2, #2
 8002a7e:	4013      	ands	r3, r2
 8002a80:	60fb      	str	r3, [r7, #12]
 8002a82:	68fb      	ldr	r3, [r7, #12]
    /**LPUART1 GPIO Configuration
    PC0     ------> LPUART1_RX
    PB10     ------> LPUART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002a84:	193b      	adds	r3, r7, r4
 8002a86:	2201      	movs	r2, #1
 8002a88:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a8a:	193b      	adds	r3, r7, r4
 8002a8c:	2202      	movs	r2, #2
 8002a8e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a90:	193b      	adds	r3, r7, r4
 8002a92:	2200      	movs	r2, #0
 8002a94:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a96:	193b      	adds	r3, r7, r4
 8002a98:	2203      	movs	r2, #3
 8002a9a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_LPUART1;
 8002a9c:	193b      	adds	r3, r7, r4
 8002a9e:	2206      	movs	r2, #6
 8002aa0:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002aa2:	193b      	adds	r3, r7, r4
 8002aa4:	4a11      	ldr	r2, [pc, #68]	; (8002aec <HAL_UART_MspInit+0xc8>)
 8002aa6:	0019      	movs	r1, r3
 8002aa8:	0010      	movs	r0, r2
 8002aaa:	f001 f817 	bl	8003adc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002aae:	0021      	movs	r1, r4
 8002ab0:	187b      	adds	r3, r7, r1
 8002ab2:	2280      	movs	r2, #128	; 0x80
 8002ab4:	00d2      	lsls	r2, r2, #3
 8002ab6:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ab8:	187b      	adds	r3, r7, r1
 8002aba:	2202      	movs	r2, #2
 8002abc:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002abe:	187b      	adds	r3, r7, r1
 8002ac0:	2200      	movs	r2, #0
 8002ac2:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ac4:	187b      	adds	r3, r7, r1
 8002ac6:	2203      	movs	r2, #3
 8002ac8:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_LPUART1;
 8002aca:	187b      	adds	r3, r7, r1
 8002acc:	2206      	movs	r2, #6
 8002ace:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002ad0:	187b      	adds	r3, r7, r1
 8002ad2:	4a07      	ldr	r2, [pc, #28]	; (8002af0 <HAL_UART_MspInit+0xcc>)
 8002ad4:	0019      	movs	r1, r3
 8002ad6:	0010      	movs	r0, r2
 8002ad8:	f001 f800 	bl	8003adc <HAL_GPIO_Init>
  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }

}
 8002adc:	46c0      	nop			; (mov r8, r8)
 8002ade:	46bd      	mov	sp, r7
 8002ae0:	b00b      	add	sp, #44	; 0x2c
 8002ae2:	bd90      	pop	{r4, r7, pc}
 8002ae4:	40004800 	.word	0x40004800
 8002ae8:	40021000 	.word	0x40021000
 8002aec:	50000800 	.word	0x50000800
 8002af0:	50000400 	.word	0x50000400

08002af4 <HAL_UART_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
{
 8002af4:	b580      	push	{r7, lr}
 8002af6:	b082      	sub	sp, #8
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	6078      	str	r0, [r7, #4]
  if(huart->Instance==LPUART1)
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	4a0c      	ldr	r2, [pc, #48]	; (8002b34 <HAL_UART_MspDeInit+0x40>)
 8002b02:	4293      	cmp	r3, r2
 8002b04:	d111      	bne.n	8002b2a <HAL_UART_MspDeInit+0x36>
  {
  /* USER CODE BEGIN LPUART1_MspDeInit 0 */

  /* USER CODE END LPUART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_LPUART1_CLK_DISABLE();
 8002b06:	4b0c      	ldr	r3, [pc, #48]	; (8002b38 <HAL_UART_MspDeInit+0x44>)
 8002b08:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002b0a:	4b0b      	ldr	r3, [pc, #44]	; (8002b38 <HAL_UART_MspDeInit+0x44>)
 8002b0c:	490b      	ldr	r1, [pc, #44]	; (8002b3c <HAL_UART_MspDeInit+0x48>)
 8002b0e:	400a      	ands	r2, r1
 8002b10:	639a      	str	r2, [r3, #56]	; 0x38

    /**LPUART1 GPIO Configuration
    PC0     ------> LPUART1_RX
    PB10     ------> LPUART1_TX
    */
    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_0);
 8002b12:	4b0b      	ldr	r3, [pc, #44]	; (8002b40 <HAL_UART_MspDeInit+0x4c>)
 8002b14:	2101      	movs	r1, #1
 8002b16:	0018      	movs	r0, r3
 8002b18:	f001 f94e 	bl	8003db8 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_10);
 8002b1c:	2380      	movs	r3, #128	; 0x80
 8002b1e:	00db      	lsls	r3, r3, #3
 8002b20:	4a08      	ldr	r2, [pc, #32]	; (8002b44 <HAL_UART_MspDeInit+0x50>)
 8002b22:	0019      	movs	r1, r3
 8002b24:	0010      	movs	r0, r2
 8002b26:	f001 f947 	bl	8003db8 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN LPUART1_MspDeInit 1 */

  /* USER CODE END LPUART1_MspDeInit 1 */
  }

}
 8002b2a:	46c0      	nop			; (mov r8, r8)
 8002b2c:	46bd      	mov	sp, r7
 8002b2e:	b002      	add	sp, #8
 8002b30:	bd80      	pop	{r7, pc}
 8002b32:	46c0      	nop			; (mov r8, r8)
 8002b34:	40004800 	.word	0x40004800
 8002b38:	40021000 	.word	0x40021000
 8002b3c:	fffbffff 	.word	0xfffbffff
 8002b40:	50000800 	.word	0x50000800
 8002b44:	50000400 	.word	0x50000400

08002b48 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8002b48:	b580      	push	{r7, lr}
 8002b4a:	b082      	sub	sp, #8
 8002b4c:	af00      	add	r7, sp, #0
 8002b4e:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	4a0a      	ldr	r2, [pc, #40]	; (8002b80 <HAL_RTC_MspInit+0x38>)
 8002b56:	4293      	cmp	r3, r2
 8002b58:	d10e      	bne.n	8002b78 <HAL_RTC_MspInit+0x30>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8002b5a:	4b0a      	ldr	r3, [pc, #40]	; (8002b84 <HAL_RTC_MspInit+0x3c>)
 8002b5c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002b5e:	4b09      	ldr	r3, [pc, #36]	; (8002b84 <HAL_RTC_MspInit+0x3c>)
 8002b60:	2180      	movs	r1, #128	; 0x80
 8002b62:	02c9      	lsls	r1, r1, #11
 8002b64:	430a      	orrs	r2, r1
 8002b66:	651a      	str	r2, [r3, #80]	; 0x50
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_IRQn, 0, 0);
 8002b68:	2200      	movs	r2, #0
 8002b6a:	2100      	movs	r1, #0
 8002b6c:	2002      	movs	r0, #2
 8002b6e:	f000 ff83 	bl	8003a78 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_IRQn);
 8002b72:	2002      	movs	r0, #2
 8002b74:	f000 ff95 	bl	8003aa2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8002b78:	46c0      	nop			; (mov r8, r8)
 8002b7a:	46bd      	mov	sp, r7
 8002b7c:	b002      	add	sp, #8
 8002b7e:	bd80      	pop	{r7, pc}
 8002b80:	40002800 	.word	0x40002800
 8002b84:	40021000 	.word	0x40021000

08002b88 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 8002b88:	b580      	push	{r7, lr}
 8002b8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002b8c:	e7fe      	b.n	8002b8c <NMI_Handler+0x4>

08002b8e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002b8e:	b580      	push	{r7, lr}
 8002b90:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002b92:	e7fe      	b.n	8002b92 <HardFault_Handler+0x4>

08002b94 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002b94:	b580      	push	{r7, lr}
 8002b96:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8002b98:	46c0      	nop			; (mov r8, r8)
 8002b9a:	46bd      	mov	sp, r7
 8002b9c:	bd80      	pop	{r7, pc}

08002b9e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002b9e:	b580      	push	{r7, lr}
 8002ba0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002ba2:	46c0      	nop			; (mov r8, r8)
 8002ba4:	46bd      	mov	sp, r7
 8002ba6:	bd80      	pop	{r7, pc}

08002ba8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002ba8:	b580      	push	{r7, lr}
 8002baa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002bac:	f000 f8e2 	bl	8002d74 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002bb0:	46c0      	nop			; (mov r8, r8)
 8002bb2:	46bd      	mov	sp, r7
 8002bb4:	bd80      	pop	{r7, pc}
	...

08002bb8 <RTC_IRQHandler>:

/**
  * @brief This function handles RTC global interrupt through EXTI lines 17, 19 and 20 and LSE CSS interrupt through EXTI line 19.
  */
void RTC_IRQHandler(void)
{
 8002bb8:	b580      	push	{r7, lr}
 8002bba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_IRQn 0 */

  /* USER CODE END RTC_IRQn 0 */
  HAL_RTCEx_WakeUpTimerIRQHandler(&hrtc);
 8002bbc:	4b03      	ldr	r3, [pc, #12]	; (8002bcc <RTC_IRQHandler+0x14>)
 8002bbe:	0018      	movs	r0, r3
 8002bc0:	f003 f882 	bl	8005cc8 <HAL_RTCEx_WakeUpTimerIRQHandler>
  /* USER CODE BEGIN RTC_IRQn 1 */

  /* USER CODE END RTC_IRQn 1 */
}
 8002bc4:	46c0      	nop			; (mov r8, r8)
 8002bc6:	46bd      	mov	sp, r7
 8002bc8:	bd80      	pop	{r7, pc}
 8002bca:	46c0      	nop			; (mov r8, r8)
 8002bcc:	20000444 	.word	0x20000444

08002bd0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002bd0:	b580      	push	{r7, lr}
 8002bd2:	b086      	sub	sp, #24
 8002bd4:	af00      	add	r7, sp, #0
 8002bd6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002bd8:	4a14      	ldr	r2, [pc, #80]	; (8002c2c <_sbrk+0x5c>)
 8002bda:	4b15      	ldr	r3, [pc, #84]	; (8002c30 <_sbrk+0x60>)
 8002bdc:	1ad3      	subs	r3, r2, r3
 8002bde:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002be0:	697b      	ldr	r3, [r7, #20]
 8002be2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002be4:	4b13      	ldr	r3, [pc, #76]	; (8002c34 <_sbrk+0x64>)
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d102      	bne.n	8002bf2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002bec:	4b11      	ldr	r3, [pc, #68]	; (8002c34 <_sbrk+0x64>)
 8002bee:	4a12      	ldr	r2, [pc, #72]	; (8002c38 <_sbrk+0x68>)
 8002bf0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002bf2:	4b10      	ldr	r3, [pc, #64]	; (8002c34 <_sbrk+0x64>)
 8002bf4:	681a      	ldr	r2, [r3, #0]
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	18d3      	adds	r3, r2, r3
 8002bfa:	693a      	ldr	r2, [r7, #16]
 8002bfc:	429a      	cmp	r2, r3
 8002bfe:	d207      	bcs.n	8002c10 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002c00:	f003 fdec 	bl	80067dc <__errno>
 8002c04:	0003      	movs	r3, r0
 8002c06:	220c      	movs	r2, #12
 8002c08:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002c0a:	2301      	movs	r3, #1
 8002c0c:	425b      	negs	r3, r3
 8002c0e:	e009      	b.n	8002c24 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002c10:	4b08      	ldr	r3, [pc, #32]	; (8002c34 <_sbrk+0x64>)
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002c16:	4b07      	ldr	r3, [pc, #28]	; (8002c34 <_sbrk+0x64>)
 8002c18:	681a      	ldr	r2, [r3, #0]
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	18d2      	adds	r2, r2, r3
 8002c1e:	4b05      	ldr	r3, [pc, #20]	; (8002c34 <_sbrk+0x64>)
 8002c20:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8002c22:	68fb      	ldr	r3, [r7, #12]
}
 8002c24:	0018      	movs	r0, r3
 8002c26:	46bd      	mov	sp, r7
 8002c28:	b006      	add	sp, #24
 8002c2a:	bd80      	pop	{r7, pc}
 8002c2c:	20002000 	.word	0x20002000
 8002c30:	00000400 	.word	0x00000400
 8002c34:	2000025c 	.word	0x2000025c
 8002c38:	200004d8 	.word	0x200004d8

08002c3c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002c3c:	b580      	push	{r7, lr}
 8002c3e:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002c40:	46c0      	nop			; (mov r8, r8)
 8002c42:	46bd      	mov	sp, r7
 8002c44:	bd80      	pop	{r7, pc}
	...

08002c48 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8002c48:	4813      	ldr	r0, [pc, #76]	; (8002c98 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 8002c4a:	4685      	mov	sp, r0

/*Check if boot space corresponds to system memory*/

    LDR R0,=0x00000004
 8002c4c:	4813      	ldr	r0, [pc, #76]	; (8002c9c <LoopForever+0x6>)
    LDR R1, [R0]
 8002c4e:	6801      	ldr	r1, [r0, #0]
    LSRS R1, R1, #24
 8002c50:	0e09      	lsrs	r1, r1, #24
    LDR R2,=0x1F
 8002c52:	4a13      	ldr	r2, [pc, #76]	; (8002ca0 <LoopForever+0xa>)
    CMP R1, R2
 8002c54:	4291      	cmp	r1, r2
    BNE ApplicationStart
 8002c56:	d105      	bne.n	8002c64 <ApplicationStart>

 /*SYSCFG clock enable*/
    LDR R0,=0x40021034
 8002c58:	4812      	ldr	r0, [pc, #72]	; (8002ca4 <LoopForever+0xe>)
    LDR R1,=0x00000001
 8002c5a:	4913      	ldr	r1, [pc, #76]	; (8002ca8 <LoopForever+0x12>)
    STR R1, [R0]
 8002c5c:	6001      	str	r1, [r0, #0]

/*Set CFGR1 register with flash memory remap at address 0*/
    LDR R0,=0x40010000
 8002c5e:	4813      	ldr	r0, [pc, #76]	; (8002cac <LoopForever+0x16>)
    LDR R1,=0x00000000
 8002c60:	4913      	ldr	r1, [pc, #76]	; (8002cb0 <LoopForever+0x1a>)
    STR R1, [R0]
 8002c62:	6001      	str	r1, [r0, #0]

08002c64 <ApplicationStart>:

ApplicationStart:
/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002c64:	4813      	ldr	r0, [pc, #76]	; (8002cb4 <LoopForever+0x1e>)
  ldr r1, =_edata
 8002c66:	4914      	ldr	r1, [pc, #80]	; (8002cb8 <LoopForever+0x22>)
  ldr r2, =_sidata
 8002c68:	4a14      	ldr	r2, [pc, #80]	; (8002cbc <LoopForever+0x26>)
  movs r3, #0
 8002c6a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002c6c:	e002      	b.n	8002c74 <LoopCopyDataInit>

08002c6e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002c6e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002c70:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002c72:	3304      	adds	r3, #4

08002c74 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002c74:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002c76:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002c78:	d3f9      	bcc.n	8002c6e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002c7a:	4a11      	ldr	r2, [pc, #68]	; (8002cc0 <LoopForever+0x2a>)
  ldr r4, =_ebss
 8002c7c:	4c11      	ldr	r4, [pc, #68]	; (8002cc4 <LoopForever+0x2e>)
  movs r3, #0
 8002c7e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002c80:	e001      	b.n	8002c86 <LoopFillZerobss>

08002c82 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002c82:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002c84:	3204      	adds	r2, #4

08002c86 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002c86:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002c88:	d3fb      	bcc.n	8002c82 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8002c8a:	f7ff ffd7 	bl	8002c3c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002c8e:	f003 fdab 	bl	80067e8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002c92:	f7fe fdbb 	bl	800180c <main>

08002c96 <LoopForever>:

LoopForever:
    b LoopForever
 8002c96:	e7fe      	b.n	8002c96 <LoopForever>
   ldr   r0, =_estack
 8002c98:	20002000 	.word	0x20002000
    LDR R0,=0x00000004
 8002c9c:	00000004 	.word	0x00000004
    LDR R2,=0x1F
 8002ca0:	0000001f 	.word	0x0000001f
    LDR R0,=0x40021034
 8002ca4:	40021034 	.word	0x40021034
    LDR R1,=0x00000001
 8002ca8:	00000001 	.word	0x00000001
    LDR R0,=0x40010000
 8002cac:	40010000 	.word	0x40010000
    LDR R1,=0x00000000
 8002cb0:	00000000 	.word	0x00000000
  ldr r0, =_sdata
 8002cb4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002cb8:	200001f4 	.word	0x200001f4
  ldr r2, =_sidata
 8002cbc:	0800731c 	.word	0x0800731c
  ldr r2, =_sbss
 8002cc0:	200001f4 	.word	0x200001f4
  ldr r4, =_ebss
 8002cc4:	200004d8 	.word	0x200004d8

08002cc8 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002cc8:	e7fe      	b.n	8002cc8 <ADC1_IRQHandler>
	...

08002ccc <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002ccc:	b580      	push	{r7, lr}
 8002cce:	b082      	sub	sp, #8
 8002cd0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002cd2:	1dfb      	adds	r3, r7, #7
 8002cd4:	2200      	movs	r2, #0
 8002cd6:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8002cd8:	4b0b      	ldr	r3, [pc, #44]	; (8002d08 <HAL_Init+0x3c>)
 8002cda:	681a      	ldr	r2, [r3, #0]
 8002cdc:	4b0a      	ldr	r3, [pc, #40]	; (8002d08 <HAL_Init+0x3c>)
 8002cde:	2140      	movs	r1, #64	; 0x40
 8002ce0:	430a      	orrs	r2, r1
 8002ce2:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002ce4:	2003      	movs	r0, #3
 8002ce6:	f000 f811 	bl	8002d0c <HAL_InitTick>
 8002cea:	1e03      	subs	r3, r0, #0
 8002cec:	d003      	beq.n	8002cf6 <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8002cee:	1dfb      	adds	r3, r7, #7
 8002cf0:	2201      	movs	r2, #1
 8002cf2:	701a      	strb	r2, [r3, #0]
 8002cf4:	e001      	b.n	8002cfa <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002cf6:	f7ff fde5 	bl	80028c4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002cfa:	1dfb      	adds	r3, r7, #7
 8002cfc:	781b      	ldrb	r3, [r3, #0]
}
 8002cfe:	0018      	movs	r0, r3
 8002d00:	46bd      	mov	sp, r7
 8002d02:	b002      	add	sp, #8
 8002d04:	bd80      	pop	{r7, pc}
 8002d06:	46c0      	nop			; (mov r8, r8)
 8002d08:	40022000 	.word	0x40022000

08002d0c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002d0c:	b590      	push	{r4, r7, lr}
 8002d0e:	b083      	sub	sp, #12
 8002d10:	af00      	add	r7, sp, #0
 8002d12:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002d14:	4b14      	ldr	r3, [pc, #80]	; (8002d68 <HAL_InitTick+0x5c>)
 8002d16:	681c      	ldr	r4, [r3, #0]
 8002d18:	4b14      	ldr	r3, [pc, #80]	; (8002d6c <HAL_InitTick+0x60>)
 8002d1a:	781b      	ldrb	r3, [r3, #0]
 8002d1c:	0019      	movs	r1, r3
 8002d1e:	23fa      	movs	r3, #250	; 0xfa
 8002d20:	0098      	lsls	r0, r3, #2
 8002d22:	f7fd fa03 	bl	800012c <__udivsi3>
 8002d26:	0003      	movs	r3, r0
 8002d28:	0019      	movs	r1, r3
 8002d2a:	0020      	movs	r0, r4
 8002d2c:	f7fd f9fe 	bl	800012c <__udivsi3>
 8002d30:	0003      	movs	r3, r0
 8002d32:	0018      	movs	r0, r3
 8002d34:	f000 fec5 	bl	8003ac2 <HAL_SYSTICK_Config>
 8002d38:	1e03      	subs	r3, r0, #0
 8002d3a:	d001      	beq.n	8002d40 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8002d3c:	2301      	movs	r3, #1
 8002d3e:	e00f      	b.n	8002d60 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	2b03      	cmp	r3, #3
 8002d44:	d80b      	bhi.n	8002d5e <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002d46:	6879      	ldr	r1, [r7, #4]
 8002d48:	2301      	movs	r3, #1
 8002d4a:	425b      	negs	r3, r3
 8002d4c:	2200      	movs	r2, #0
 8002d4e:	0018      	movs	r0, r3
 8002d50:	f000 fe92 	bl	8003a78 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002d54:	4b06      	ldr	r3, [pc, #24]	; (8002d70 <HAL_InitTick+0x64>)
 8002d56:	687a      	ldr	r2, [r7, #4]
 8002d58:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002d5a:	2300      	movs	r3, #0
 8002d5c:	e000      	b.n	8002d60 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8002d5e:	2301      	movs	r3, #1
}
 8002d60:	0018      	movs	r0, r3
 8002d62:	46bd      	mov	sp, r7
 8002d64:	b003      	add	sp, #12
 8002d66:	bd90      	pop	{r4, r7, pc}
 8002d68:	20000184 	.word	0x20000184
 8002d6c:	2000018c 	.word	0x2000018c
 8002d70:	20000188 	.word	0x20000188

08002d74 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002d74:	b580      	push	{r7, lr}
 8002d76:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002d78:	4b05      	ldr	r3, [pc, #20]	; (8002d90 <HAL_IncTick+0x1c>)
 8002d7a:	781b      	ldrb	r3, [r3, #0]
 8002d7c:	001a      	movs	r2, r3
 8002d7e:	4b05      	ldr	r3, [pc, #20]	; (8002d94 <HAL_IncTick+0x20>)
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	18d2      	adds	r2, r2, r3
 8002d84:	4b03      	ldr	r3, [pc, #12]	; (8002d94 <HAL_IncTick+0x20>)
 8002d86:	601a      	str	r2, [r3, #0]
}
 8002d88:	46c0      	nop			; (mov r8, r8)
 8002d8a:	46bd      	mov	sp, r7
 8002d8c:	bd80      	pop	{r7, pc}
 8002d8e:	46c0      	nop			; (mov r8, r8)
 8002d90:	2000018c 	.word	0x2000018c
 8002d94:	200004c4 	.word	0x200004c4

08002d98 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002d98:	b580      	push	{r7, lr}
 8002d9a:	af00      	add	r7, sp, #0
  return uwTick;
 8002d9c:	4b02      	ldr	r3, [pc, #8]	; (8002da8 <HAL_GetTick+0x10>)
 8002d9e:	681b      	ldr	r3, [r3, #0]
}
 8002da0:	0018      	movs	r0, r3
 8002da2:	46bd      	mov	sp, r7
 8002da4:	bd80      	pop	{r7, pc}
 8002da6:	46c0      	nop			; (mov r8, r8)
 8002da8:	200004c4 	.word	0x200004c4

08002dac <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002dac:	b580      	push	{r7, lr}
 8002dae:	b084      	sub	sp, #16
 8002db0:	af00      	add	r7, sp, #0
 8002db2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002db4:	f7ff fff0 	bl	8002d98 <HAL_GetTick>
 8002db8:	0003      	movs	r3, r0
 8002dba:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	3301      	adds	r3, #1
 8002dc4:	d005      	beq.n	8002dd2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002dc6:	4b0a      	ldr	r3, [pc, #40]	; (8002df0 <HAL_Delay+0x44>)
 8002dc8:	781b      	ldrb	r3, [r3, #0]
 8002dca:	001a      	movs	r2, r3
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	189b      	adds	r3, r3, r2
 8002dd0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002dd2:	46c0      	nop			; (mov r8, r8)
 8002dd4:	f7ff ffe0 	bl	8002d98 <HAL_GetTick>
 8002dd8:	0002      	movs	r2, r0
 8002dda:	68bb      	ldr	r3, [r7, #8]
 8002ddc:	1ad3      	subs	r3, r2, r3
 8002dde:	68fa      	ldr	r2, [r7, #12]
 8002de0:	429a      	cmp	r2, r3
 8002de2:	d8f7      	bhi.n	8002dd4 <HAL_Delay+0x28>
  {
  }
}
 8002de4:	46c0      	nop			; (mov r8, r8)
 8002de6:	46c0      	nop			; (mov r8, r8)
 8002de8:	46bd      	mov	sp, r7
 8002dea:	b004      	add	sp, #16
 8002dec:	bd80      	pop	{r7, pc}
 8002dee:	46c0      	nop			; (mov r8, r8)
 8002df0:	2000018c 	.word	0x2000018c

08002df4 <HAL_GetHalVersion>:
/**
  * @brief Returns the HAL revision
  * @retval version: 0xXYZR (8bits for each decimal, R for RC)
  */
uint32_t HAL_GetHalVersion(void)
{
 8002df4:	b580      	push	{r7, lr}
 8002df6:	af00      	add	r7, sp, #0
  return __STM32L0xx_HAL_VERSION;
 8002df8:	4b01      	ldr	r3, [pc, #4]	; (8002e00 <HAL_GetHalVersion+0xc>)
}
 8002dfa:	0018      	movs	r0, r3
 8002dfc:	46bd      	mov	sp, r7
 8002dfe:	bd80      	pop	{r7, pc}
 8002e00:	010a0500 	.word	0x010a0500

08002e04 <HAL_ADC_Init>:
  *         function "HAL_ADCEx_EnableVREFINTTempSensor()" must be called similarilly.  
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002e04:	b580      	push	{r7, lr}
 8002e06:	b082      	sub	sp, #8
 8002e08:	af00      	add	r7, sp, #0
 8002e0a:	6078      	str	r0, [r7, #4]
 
  /* Check ADC handle */
  if(hadc == NULL)
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d101      	bne.n	8002e16 <HAL_ADC_Init+0x12>
  {
    return HAL_ERROR;
 8002e12:	2301      	movs	r3, #1
 8002e14:	e159      	b.n	80030ca <HAL_ADC_Init+0x2c6>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if(hadc->State == HAL_ADC_STATE_RESET)
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d10a      	bne.n	8002e34 <HAL_ADC_Init+0x30>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	2200      	movs	r2, #0
 8002e22:	659a      	str	r2, [r3, #88]	; 0x58
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	2250      	movs	r2, #80	; 0x50
 8002e28:	2100      	movs	r1, #0
 8002e2a:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	0018      	movs	r0, r3
 8002e30:	f7ff fd5c 	bl	80028ec <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e38:	2210      	movs	r2, #16
 8002e3a:	4013      	ands	r3, r2
 8002e3c:	2b10      	cmp	r3, #16
 8002e3e:	d005      	beq.n	8002e4c <HAL_ADC_Init+0x48>
     (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)  )
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	689b      	ldr	r3, [r3, #8]
 8002e46:	2204      	movs	r2, #4
 8002e48:	4013      	ands	r3, r2
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 8002e4a:	d00b      	beq.n	8002e64 <HAL_ADC_Init+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e50:	2210      	movs	r2, #16
 8002e52:	431a      	orrs	r2, r3
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	655a      	str	r2, [r3, #84]	; 0x54
        
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	2250      	movs	r2, #80	; 0x50
 8002e5c:	2100      	movs	r1, #0
 8002e5e:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8002e60:	2301      	movs	r3, #1
 8002e62:	e132      	b.n	80030ca <HAL_ADC_Init+0x2c6>
  }

  /* Set ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e68:	4a9a      	ldr	r2, [pc, #616]	; (80030d4 <HAL_ADC_Init+0x2d0>)
 8002e6a:	4013      	ands	r3, r2
 8002e6c:	2202      	movs	r2, #2
 8002e6e:	431a      	orrs	r2, r3
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	655a      	str	r2, [r3, #84]	; 0x54
  /* Parameters update conditioned to ADC state:                            */
  /* Parameters that can be updated only when ADC is disabled:              */
  /*  - ADC clock mode                                                      */
  /*  - ADC clock prescaler                                                 */
  /*  - ADC Resolution                                                      */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	689b      	ldr	r3, [r3, #8]
 8002e7a:	2203      	movs	r2, #3
 8002e7c:	4013      	ands	r3, r2
 8002e7e:	2b01      	cmp	r3, #1
 8002e80:	d108      	bne.n	8002e94 <HAL_ADC_Init+0x90>
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	2201      	movs	r2, #1
 8002e8a:	4013      	ands	r3, r2
 8002e8c:	2b01      	cmp	r3, #1
 8002e8e:	d101      	bne.n	8002e94 <HAL_ADC_Init+0x90>
 8002e90:	2301      	movs	r3, #1
 8002e92:	e000      	b.n	8002e96 <HAL_ADC_Init+0x92>
 8002e94:	2300      	movs	r3, #0
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d149      	bne.n	8002f2e <HAL_ADC_Init+0x12a>
    /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
    /*     (set into HAL_ADC_ConfigChannel() )                              */
   
    /* Configuration of ADC clock: clock source PCLK or asynchronous with 
    selectable prescaler */
    __HAL_ADC_CLOCK_PRESCALER(hadc);
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	685a      	ldr	r2, [r3, #4]
 8002e9e:	23c0      	movs	r3, #192	; 0xc0
 8002ea0:	061b      	lsls	r3, r3, #24
 8002ea2:	429a      	cmp	r2, r3
 8002ea4:	d00b      	beq.n	8002ebe <HAL_ADC_Init+0xba>
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	685a      	ldr	r2, [r3, #4]
 8002eaa:	2380      	movs	r3, #128	; 0x80
 8002eac:	05db      	lsls	r3, r3, #23
 8002eae:	429a      	cmp	r2, r3
 8002eb0:	d005      	beq.n	8002ebe <HAL_ADC_Init+0xba>
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	685a      	ldr	r2, [r3, #4]
 8002eb6:	2380      	movs	r3, #128	; 0x80
 8002eb8:	061b      	lsls	r3, r3, #24
 8002eba:	429a      	cmp	r2, r3
 8002ebc:	d111      	bne.n	8002ee2 <HAL_ADC_Init+0xde>
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	691a      	ldr	r2, [r3, #16]
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	0092      	lsls	r2, r2, #2
 8002eca:	0892      	lsrs	r2, r2, #2
 8002ecc:	611a      	str	r2, [r3, #16]
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	6919      	ldr	r1, [r3, #16]
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	685a      	ldr	r2, [r3, #4]
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	430a      	orrs	r2, r1
 8002ede:	611a      	str	r2, [r3, #16]
 8002ee0:	e014      	b.n	8002f0c <HAL_ADC_Init+0x108>
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	691a      	ldr	r2, [r3, #16]
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	0092      	lsls	r2, r2, #2
 8002eee:	0892      	lsrs	r2, r2, #2
 8002ef0:	611a      	str	r2, [r3, #16]
 8002ef2:	4b79      	ldr	r3, [pc, #484]	; (80030d8 <HAL_ADC_Init+0x2d4>)
 8002ef4:	681a      	ldr	r2, [r3, #0]
 8002ef6:	4b78      	ldr	r3, [pc, #480]	; (80030d8 <HAL_ADC_Init+0x2d4>)
 8002ef8:	4978      	ldr	r1, [pc, #480]	; (80030dc <HAL_ADC_Init+0x2d8>)
 8002efa:	400a      	ands	r2, r1
 8002efc:	601a      	str	r2, [r3, #0]
 8002efe:	4b76      	ldr	r3, [pc, #472]	; (80030d8 <HAL_ADC_Init+0x2d4>)
 8002f00:	6819      	ldr	r1, [r3, #0]
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	685a      	ldr	r2, [r3, #4]
 8002f06:	4b74      	ldr	r3, [pc, #464]	; (80030d8 <HAL_ADC_Init+0x2d4>)
 8002f08:	430a      	orrs	r2, r1
 8002f0a:	601a      	str	r2, [r3, #0]
    
    /* Configuration of ADC:                                                */
    /*  - Resolution                                                        */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_RES);
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	68da      	ldr	r2, [r3, #12]
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	2118      	movs	r1, #24
 8002f18:	438a      	bics	r2, r1
 8002f1a:	60da      	str	r2, [r3, #12]
    hadc->Instance->CFGR1 |= hadc->Init.Resolution;    
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	68d9      	ldr	r1, [r3, #12]
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	689a      	ldr	r2, [r3, #8]
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	430a      	orrs	r2, r1
 8002f2c:	60da      	str	r2, [r3, #12]
  }
  
  /* Set the Low Frequency mode */
  ADC->CCR &= (uint32_t)~ADC_CCR_LFMEN;
 8002f2e:	4b6a      	ldr	r3, [pc, #424]	; (80030d8 <HAL_ADC_Init+0x2d4>)
 8002f30:	681a      	ldr	r2, [r3, #0]
 8002f32:	4b69      	ldr	r3, [pc, #420]	; (80030d8 <HAL_ADC_Init+0x2d4>)
 8002f34:	496a      	ldr	r1, [pc, #424]	; (80030e0 <HAL_ADC_Init+0x2dc>)
 8002f36:	400a      	ands	r2, r1
 8002f38:	601a      	str	r2, [r3, #0]
  ADC->CCR |=__HAL_ADC_CCR_LOWFREQUENCY(hadc->Init.LowPowerFrequencyMode);  
 8002f3a:	4b67      	ldr	r3, [pc, #412]	; (80030d8 <HAL_ADC_Init+0x2d4>)
 8002f3c:	6819      	ldr	r1, [r3, #0]
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002f42:	065a      	lsls	r2, r3, #25
 8002f44:	4b64      	ldr	r3, [pc, #400]	; (80030d8 <HAL_ADC_Init+0x2d4>)
 8002f46:	430a      	orrs	r2, r1
 8002f48:	601a      	str	r2, [r3, #0]
   
  /* Enable voltage regulator (if disabled at this step) */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN))
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	689a      	ldr	r2, [r3, #8]
 8002f50:	2380      	movs	r3, #128	; 0x80
 8002f52:	055b      	lsls	r3, r3, #21
 8002f54:	4013      	ands	r3, r2
 8002f56:	d108      	bne.n	8002f6a <HAL_ADC_Init+0x166>
  {
    /* Set ADVREGEN bit */
    hadc->Instance->CR |= ADC_CR_ADVREGEN;
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	689a      	ldr	r2, [r3, #8]
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	2180      	movs	r1, #128	; 0x80
 8002f64:	0549      	lsls	r1, r1, #21
 8002f66:	430a      	orrs	r2, r1
 8002f68:	609a      	str	r2, [r3, #8]
  /*  - Continuous conversion mode                                            */
  /*  - DMA continuous request                                                */
  /*  - Overrun                                                               */
  /*  - AutoDelay feature                                                     */
  /*  - Discontinuous mode                                                    */
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_ALIGN   |
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	68da      	ldr	r2, [r3, #12]
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	495b      	ldr	r1, [pc, #364]	; (80030e4 <HAL_ADC_Init+0x2e0>)
 8002f76:	400a      	ands	r2, r1
 8002f78:	60da      	str	r2, [r3, #12]
                             ADC_CFGR1_OVRMOD  |
                             ADC_CFGR1_AUTDLY  |
                             ADC_CFGR1_AUTOFF  |
                             ADC_CFGR1_DISCEN   );
  
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	68d9      	ldr	r1, [r3, #12]
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	68da      	ldr	r2, [r3, #12]
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	691b      	ldr	r3, [r3, #16]
 8002f88:	2b02      	cmp	r3, #2
 8002f8a:	d101      	bne.n	8002f90 <HAL_ADC_Init+0x18c>
 8002f8c:	2304      	movs	r3, #4
 8002f8e:	e000      	b.n	8002f92 <HAL_ADC_Init+0x18e>
 8002f90:	2300      	movs	r3, #0
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8002f92:	431a      	orrs	r2, r3
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	2020      	movs	r0, #32
 8002f98:	5c1b      	ldrb	r3, [r3, r0]
 8002f9a:	035b      	lsls	r3, r3, #13
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 8002f9c:	431a      	orrs	r2, r3
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	202c      	movs	r0, #44	; 0x2c
 8002fa2:	5c1b      	ldrb	r3, [r3, r0]
 8002fa4:	005b      	lsls	r3, r3, #1
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8002fa6:	431a      	orrs	r2, r3
                            hadc->Init.Overrun                               |
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8002fac:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	699b      	ldr	r3, [r3, #24]
 8002fb2:	039b      	lsls	r3, r3, #14
                            hadc->Init.Overrun                               |
 8002fb4:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AUTOFF(hadc->Init.LowPowerAutoPowerOff));
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	69db      	ldr	r3, [r3, #28]
 8002fba:	03db      	lsls	r3, r3, #15
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 8002fbc:	431a      	orrs	r2, r3
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	430a      	orrs	r2, r1
 8002fc4:	60da      	str	r2, [r3, #12]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002fca:	23c2      	movs	r3, #194	; 0xc2
 8002fcc:	33ff      	adds	r3, #255	; 0xff
 8002fce:	429a      	cmp	r2, r3
 8002fd0:	d00b      	beq.n	8002fea <HAL_ADC_Init+0x1e6>
  {
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	68d9      	ldr	r1, [r3, #12]
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	6a5a      	ldr	r2, [r3, #36]	; 0x24
                             hadc->Init.ExternalTrigConvEdge;
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 8002fe0:	431a      	orrs	r2, r3
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	430a      	orrs	r2, r1
 8002fe8:	60da      	str	r2, [r3, #12]
  }
  
  /* Enable discontinuous mode only if continuous mode is disabled */
  if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	2221      	movs	r2, #33	; 0x21
 8002fee:	5c9b      	ldrb	r3, [r3, r2]
 8002ff0:	2b01      	cmp	r3, #1
 8002ff2:	d11a      	bne.n	800302a <HAL_ADC_Init+0x226>
  {
    if (hadc->Init.ContinuousConvMode == DISABLE)
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	2220      	movs	r2, #32
 8002ff8:	5c9b      	ldrb	r3, [r3, r2]
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d109      	bne.n	8003012 <HAL_ADC_Init+0x20e>
    {
      /* Enable the selected ADC group regular discontinuous mode */
      hadc->Instance->CFGR1 |= (ADC_CFGR1_DISCEN);
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	68da      	ldr	r2, [r3, #12]
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	2180      	movs	r1, #128	; 0x80
 800300a:	0249      	lsls	r1, r1, #9
 800300c:	430a      	orrs	r2, r1
 800300e:	60da      	str	r2, [r3, #12]
 8003010:	e00b      	b.n	800302a <HAL_ADC_Init+0x226>
      /* ADC regular group discontinuous was intended to be enabled,        */
      /* but ADC regular group modes continuous and sequencer discontinuous */
      /* cannot be enabled simultaneously.                                  */
      
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003016:	2220      	movs	r2, #32
 8003018:	431a      	orrs	r2, r3
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003022:	2201      	movs	r2, #1
 8003024:	431a      	orrs	r2, r3
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	659a      	str	r2, [r3, #88]	; 0x58
    }
  }
  
  if (hadc->Init.OversamplingMode == ENABLE)
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800302e:	2b01      	cmp	r3, #1
 8003030:	d11f      	bne.n	8003072 <HAL_ADC_Init+0x26e>
    /* Configuration of Oversampler:                                          */
    /*  - Oversampling Ratio                                                  */
    /*  - Right bit shift                                                     */
    /*  - Triggered mode                                                      */
    
    hadc->Instance->CFGR2 &= ~( ADC_CFGR2_OVSR |
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	691a      	ldr	r2, [r3, #16]
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	492a      	ldr	r1, [pc, #168]	; (80030e8 <HAL_ADC_Init+0x2e4>)
 800303e:	400a      	ands	r2, r1
 8003040:	611a      	str	r2, [r3, #16]
                                ADC_CFGR2_OVSS |
                                ADC_CFGR2_TOVS );
    
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	6919      	ldr	r1, [r3, #16]
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
                               hadc->Init.Oversample.RightBitShift             |
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 8003050:	431a      	orrs	r2, r3
                               hadc->Init.Oversample.TriggeredMode );
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                               hadc->Init.Oversample.RightBitShift             |
 8003056:	431a      	orrs	r2, r3
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	430a      	orrs	r2, r1
 800305e:	611a      	str	r2, [r3, #16]
    
    /* Enable OverSampling mode */
     hadc->Instance->CFGR2 |= ADC_CFGR2_OVSE;
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	691a      	ldr	r2, [r3, #16]
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	2101      	movs	r1, #1
 800306c:	430a      	orrs	r2, r1
 800306e:	611a      	str	r2, [r3, #16]
 8003070:	e00e      	b.n	8003090 <HAL_ADC_Init+0x28c>
  }
  else
  {
    if(HAL_IS_BIT_SET(hadc->Instance->CFGR2, ADC_CFGR2_OVSE))
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	691b      	ldr	r3, [r3, #16]
 8003078:	2201      	movs	r2, #1
 800307a:	4013      	ands	r3, r2
 800307c:	2b01      	cmp	r3, #1
 800307e:	d107      	bne.n	8003090 <HAL_ADC_Init+0x28c>
    {
      /* Disable OverSampling mode if needed */
      hadc->Instance->CFGR2 &= ~ADC_CFGR2_OVSE;
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	691a      	ldr	r2, [r3, #16]
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	2101      	movs	r1, #1
 800308c:	438a      	bics	r2, r1
 800308e:	611a      	str	r2, [r3, #16]
    }
  }    
  
  /* Clear the old sampling time */
  hadc->Instance->SMPR &= (uint32_t)(~ADC_SMPR_SMPR);
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	695a      	ldr	r2, [r3, #20]
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	2107      	movs	r1, #7
 800309c:	438a      	bics	r2, r1
 800309e:	615a      	str	r2, [r3, #20]
  
  /* Set the new sample time */
  hadc->Instance->SMPR |= hadc->Init.SamplingTime;
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	6959      	ldr	r1, [r3, #20]
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	430a      	orrs	r2, r1
 80030b0:	615a      	str	r2, [r3, #20]
  
  /* Clear ADC error code */
  ADC_CLEAR_ERRORCODE(hadc);
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	2200      	movs	r2, #0
 80030b6:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set the ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80030bc:	2203      	movs	r2, #3
 80030be:	4393      	bics	r3, r2
 80030c0:	2201      	movs	r2, #1
 80030c2:	431a      	orrs	r2, r3
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	655a      	str	r2, [r3, #84]	; 0x54
                    HAL_ADC_STATE_BUSY_INTERNAL,
                    HAL_ADC_STATE_READY);


  /* Return function status */
  return HAL_OK;
 80030c8:	2300      	movs	r3, #0
}
 80030ca:	0018      	movs	r0, r3
 80030cc:	46bd      	mov	sp, r7
 80030ce:	b002      	add	sp, #8
 80030d0:	bd80      	pop	{r7, pc}
 80030d2:	46c0      	nop			; (mov r8, r8)
 80030d4:	fffffefd 	.word	0xfffffefd
 80030d8:	40012708 	.word	0x40012708
 80030dc:	ffc3ffff 	.word	0xffc3ffff
 80030e0:	fdffffff 	.word	0xfdffffff
 80030e4:	fffe0219 	.word	0xfffe0219
 80030e8:	fffffc03 	.word	0xfffffc03

080030ec <HAL_ADC_DeInit>:
  *         common group is still running.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_DeInit(ADC_HandleTypeDef* hadc)
{
 80030ec:	b5b0      	push	{r4, r5, r7, lr}
 80030ee:	b084      	sub	sp, #16
 80030f0:	af00      	add	r7, sp, #0
 80030f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80030f4:	230f      	movs	r3, #15
 80030f6:	18fb      	adds	r3, r7, r3
 80030f8:	2200      	movs	r2, #0
 80030fa:	701a      	strb	r2, [r3, #0]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d101      	bne.n	8003106 <HAL_ADC_DeInit+0x1a>
  {
    return HAL_ERROR;
 8003102:	2301      	movs	r3, #1
 8003104:	e07d      	b.n	8003202 <HAL_ADC_DeInit+0x116>
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL);
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800310a:	2202      	movs	r2, #2
 800310c:	431a      	orrs	r2, r3
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	655a      	str	r2, [r3, #84]	; 0x54
  
  /* Stop potential conversion on going, on regular group */
  tmp_hal_status = ADC_ConversionStop(hadc);
 8003112:	250f      	movs	r5, #15
 8003114:	197c      	adds	r4, r7, r5
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	0018      	movs	r0, r3
 800311a:	f000 faf6 	bl	800370a <ADC_ConversionStop>
 800311e:	0003      	movs	r3, r0
 8003120:	7023      	strb	r3, [r4, #0]
  
  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8003122:	197b      	adds	r3, r7, r5
 8003124:	781b      	ldrb	r3, [r3, #0]
 8003126:	2b00      	cmp	r3, #0
 8003128:	d10d      	bne.n	8003146 <HAL_ADC_DeInit+0x5a>
  {   
    /* Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 800312a:	197c      	adds	r4, r7, r5
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	0018      	movs	r0, r3
 8003130:	f000 fa84 	bl	800363c <ADC_Disable>
 8003134:	0003      	movs	r3, r0
 8003136:	7023      	strb	r3, [r4, #0]
    
    /* Check if ADC is effectively disabled */
    if (tmp_hal_status != HAL_ERROR)
 8003138:	197b      	adds	r3, r7, r5
 800313a:	781b      	ldrb	r3, [r3, #0]
 800313c:	2b01      	cmp	r3, #1
 800313e:	d002      	beq.n	8003146 <HAL_ADC_DeInit+0x5a>
    {
      /* Change ADC state */
      hadc->State = HAL_ADC_STATE_READY;
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	2201      	movs	r2, #1
 8003144:	655a      	str	r2, [r3, #84]	; 0x54
  }
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (tmp_hal_status != HAL_ERROR)
 8003146:	230f      	movs	r3, #15
 8003148:	18fb      	adds	r3, r7, r3
 800314a:	781b      	ldrb	r3, [r3, #0]
 800314c:	2b01      	cmp	r3, #1
 800314e:	d051      	beq.n	80031f4 <HAL_ADC_DeInit+0x108>
  {
    
    /* ========== Reset ADC registers ========== */
    /* Reset register IER */
    __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_AWD | ADC_IT_OVR | ADC_IT_EOCAL | ADC_IT_EOS |  \
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	685a      	ldr	r2, [r3, #4]
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	492c      	ldr	r1, [pc, #176]	; (800320c <HAL_ADC_DeInit+0x120>)
 800315c:	400a      	ands	r2, r1
 800315e:	605a      	str	r2, [r3, #4]
                                ADC_IT_EOC | ADC_IT_RDY | ADC_IT_EOSMP ));
  
        
    /* Reset register ISR */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_AWD | ADC_FLAG_EOCAL | ADC_FLAG_OVR | ADC_FLAG_EOS |  \
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	4a2a      	ldr	r2, [pc, #168]	; (8003210 <HAL_ADC_DeInit+0x124>)
 8003166:	601a      	str	r2, [r3, #0]
    
    /* Reset register CR */
    /* Disable voltage regulator */
    /* Note: Regulator disable useful for power saving */
    /* Reset ADVREGEN bit */
    hadc->Instance->CR &= ~ADC_CR_ADVREGEN;
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	689a      	ldr	r2, [r3, #8]
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	4928      	ldr	r1, [pc, #160]	; (8003214 <HAL_ADC_DeInit+0x128>)
 8003174:	400a      	ands	r2, r1
 8003176:	609a      	str	r2, [r3, #8]
    
    /* Bits ADC_CR_ADSTP, ADC_CR_ADSTART are in access mode "read-set": no direct reset applicable */
    /* No action */
    
    /* Reset register CFGR1 */
    hadc->Instance->CFGR1 &= ~(ADC_CFGR1_AWDCH  | ADC_CFGR1_AWDEN  | ADC_CFGR1_AWDSGL | \
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	68da      	ldr	r2, [r3, #12]
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	4925      	ldr	r1, [pc, #148]	; (8003218 <HAL_ADC_DeInit+0x12c>)
 8003184:	400a      	ands	r2, r1
 8003186:	60da      	str	r2, [r3, #12]
                               ADC_CFGR1_CONT   | ADC_CFGR1_OVRMOD | ADC_CFGR1_EXTEN  | \
                               ADC_CFGR1_EXTSEL | ADC_CFGR1_ALIGN  | ADC_CFGR1_RES    | \
                               ADC_CFGR1_SCANDIR| ADC_CFGR1_DMACFG | ADC_CFGR1_DMAEN);
  
    /* Reset register CFGR2 */
    hadc->Instance->CFGR2 &= ~(ADC_CFGR2_TOVS  | ADC_CFGR2_OVSS  | ADC_CFGR2_OVSR | \
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	691a      	ldr	r2, [r3, #16]
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	4922      	ldr	r1, [pc, #136]	; (800321c <HAL_ADC_DeInit+0x130>)
 8003194:	400a      	ands	r2, r1
 8003196:	611a      	str	r2, [r3, #16]
                               ADC_CFGR2_OVSE  | ADC_CFGR2_CKMODE );
  
    
    /* Reset register SMPR */
    hadc->Instance->SMPR &= ~(ADC_SMPR_SMPR);
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	695a      	ldr	r2, [r3, #20]
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	2107      	movs	r1, #7
 80031a4:	438a      	bics	r2, r1
 80031a6:	615a      	str	r2, [r3, #20]
    
    /* Reset register TR */
    hadc->Instance->TR &= ~(ADC_TR_LT | ADC_TR_HT);
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	6a1a      	ldr	r2, [r3, #32]
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	491b      	ldr	r1, [pc, #108]	; (8003220 <HAL_ADC_DeInit+0x134>)
 80031b4:	400a      	ands	r2, r1
 80031b6:	621a      	str	r2, [r3, #32]
    
    /* Reset register CALFACT */
    hadc->Instance->CALFACT &= ~(ADC_CALFACT_CALFACT);
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	22b4      	movs	r2, #180	; 0xb4
 80031be:	589a      	ldr	r2, [r3, r2]
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	217f      	movs	r1, #127	; 0x7f
 80031c6:	438a      	bics	r2, r1
 80031c8:	21b4      	movs	r1, #180	; 0xb4
 80031ca:	505a      	str	r2, [r3, r1]
    
    /* Reset register DR */
    /* bits in access mode read only, no direct reset applicable*/
  
    /* Reset register CALFACT */
    hadc->Instance->CALFACT &= ~(ADC_CALFACT_CALFACT);
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	22b4      	movs	r2, #180	; 0xb4
 80031d2:	589a      	ldr	r2, [r3, r2]
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	217f      	movs	r1, #127	; 0x7f
 80031da:	438a      	bics	r2, r1
 80031dc:	21b4      	movs	r1, #180	; 0xb4
 80031de:	505a      	str	r2, [r3, r1]
    
    /* DeInit the low level hardware */
    hadc->MspDeInitCallback(hadc);
#else
    /* DeInit the low level hardware */
    HAL_ADC_MspDeInit(hadc);
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	0018      	movs	r0, r3
 80031e4:	f7ff fb9a 	bl	800291c <HAL_ADC_MspDeInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	2200      	movs	r2, #0
 80031ec:	659a      	str	r2, [r3, #88]	; 0x58
    
    /* Set ADC state */
    hadc->State = HAL_ADC_STATE_RESET;
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	2200      	movs	r2, #0
 80031f2:	655a      	str	r2, [r3, #84]	; 0x54
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	2250      	movs	r2, #80	; 0x50
 80031f8:	2100      	movs	r1, #0
 80031fa:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 80031fc:	230f      	movs	r3, #15
 80031fe:	18fb      	adds	r3, r7, r3
 8003200:	781b      	ldrb	r3, [r3, #0]
}
 8003202:	0018      	movs	r0, r3
 8003204:	46bd      	mov	sp, r7
 8003206:	b004      	add	sp, #16
 8003208:	bdb0      	pop	{r4, r5, r7, pc}
 800320a:	46c0      	nop			; (mov r8, r8)
 800320c:	fffff760 	.word	0xfffff760
 8003210:	0000089f 	.word	0x0000089f
 8003214:	efffffff 	.word	0xefffffff
 8003218:	833e0200 	.word	0x833e0200
 800321c:	3ffffc02 	.word	0x3ffffc02
 8003220:	f000f000 	.word	0xf000f000

08003224 <HAL_ADC_Start>:
  * @note   Interruptions enabled in this function: None.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8003224:	b590      	push	{r4, r7, lr}
 8003226:	b085      	sub	sp, #20
 8003228:	af00      	add	r7, sp, #0
 800322a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800322c:	230f      	movs	r3, #15
 800322e:	18fb      	adds	r3, r7, r3
 8003230:	2200      	movs	r2, #0
 8003232:	701a      	strb	r2, [r3, #0]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	689b      	ldr	r3, [r3, #8]
 800323a:	2204      	movs	r2, #4
 800323c:	4013      	ands	r3, r2
 800323e:	d138      	bne.n	80032b2 <HAL_ADC_Start+0x8e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	2250      	movs	r2, #80	; 0x50
 8003244:	5c9b      	ldrb	r3, [r3, r2]
 8003246:	2b01      	cmp	r3, #1
 8003248:	d101      	bne.n	800324e <HAL_ADC_Start+0x2a>
 800324a:	2302      	movs	r3, #2
 800324c:	e038      	b.n	80032c0 <HAL_ADC_Start+0x9c>
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	2250      	movs	r2, #80	; 0x50
 8003252:	2101      	movs	r1, #1
 8003254:	5499      	strb	r1, [r3, r2]
    
    /* Enable the ADC peripheral */
    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware.                                   */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	69db      	ldr	r3, [r3, #28]
 800325a:	2b01      	cmp	r3, #1
 800325c:	d007      	beq.n	800326e <HAL_ADC_Start+0x4a>
    {
      tmp_hal_status = ADC_Enable(hadc);
 800325e:	230f      	movs	r3, #15
 8003260:	18fc      	adds	r4, r7, r3
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	0018      	movs	r0, r3
 8003266:	f000 f981 	bl	800356c <ADC_Enable>
 800326a:	0003      	movs	r3, r0
 800326c:	7023      	strb	r3, [r4, #0]
    }
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800326e:	230f      	movs	r3, #15
 8003270:	18fb      	adds	r3, r7, r3
 8003272:	781b      	ldrb	r3, [r3, #0]
 8003274:	2b00      	cmp	r3, #0
 8003276:	d120      	bne.n	80032ba <HAL_ADC_Start+0x96>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800327c:	4a12      	ldr	r2, [pc, #72]	; (80032c8 <HAL_ADC_Start+0xa4>)
 800327e:	4013      	ands	r3, r2
 8003280:	2280      	movs	r2, #128	; 0x80
 8003282:	0052      	lsls	r2, r2, #1
 8003284:	431a      	orrs	r2, r3
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	655a      	str	r2, [r3, #84]	; 0x54
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	2200      	movs	r2, #0
 800328e:	659a      	str	r2, [r3, #88]	; 0x58
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	2250      	movs	r2, #80	; 0x50
 8003294:	2100      	movs	r1, #0
 8003296:	5499      	strb	r1, [r3, r2]
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	221c      	movs	r2, #28
 800329e:	601a      	str	r2, [r3, #0]
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      hadc->Instance->CR |= ADC_CR_ADSTART;
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	689a      	ldr	r2, [r3, #8]
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	2104      	movs	r1, #4
 80032ac:	430a      	orrs	r2, r1
 80032ae:	609a      	str	r2, [r3, #8]
 80032b0:	e003      	b.n	80032ba <HAL_ADC_Start+0x96>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80032b2:	230f      	movs	r3, #15
 80032b4:	18fb      	adds	r3, r7, r3
 80032b6:	2202      	movs	r2, #2
 80032b8:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80032ba:	230f      	movs	r3, #15
 80032bc:	18fb      	adds	r3, r7, r3
 80032be:	781b      	ldrb	r3, [r3, #0]
}
 80032c0:	0018      	movs	r0, r3
 80032c2:	46bd      	mov	sp, r7
 80032c4:	b005      	add	sp, #20
 80032c6:	bd90      	pop	{r4, r7, pc}
 80032c8:	fffff0fe 	.word	0xfffff0fe

080032cc <HAL_ADC_Stop>:
  *         case of auto_injection mode), disable ADC peripheral.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 80032cc:	b5b0      	push	{r4, r5, r7, lr}
 80032ce:	b084      	sub	sp, #16
 80032d0:	af00      	add	r7, sp, #0
 80032d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80032d4:	230f      	movs	r3, #15
 80032d6:	18fb      	adds	r3, r7, r3
 80032d8:	2200      	movs	r2, #0
 80032da:	701a      	strb	r2, [r3, #0]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	2250      	movs	r2, #80	; 0x50
 80032e0:	5c9b      	ldrb	r3, [r3, r2]
 80032e2:	2b01      	cmp	r3, #1
 80032e4:	d101      	bne.n	80032ea <HAL_ADC_Stop+0x1e>
 80032e6:	2302      	movs	r3, #2
 80032e8:	e029      	b.n	800333e <HAL_ADC_Stop+0x72>
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	2250      	movs	r2, #80	; 0x50
 80032ee:	2101      	movs	r1, #1
 80032f0:	5499      	strb	r1, [r3, r2]
  
  /* 1. Stop potential conversion on going, on ADC group regular */
  tmp_hal_status = ADC_ConversionStop(hadc);
 80032f2:	250f      	movs	r5, #15
 80032f4:	197c      	adds	r4, r7, r5
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	0018      	movs	r0, r3
 80032fa:	f000 fa06 	bl	800370a <ADC_ConversionStop>
 80032fe:	0003      	movs	r3, r0
 8003300:	7023      	strb	r3, [r4, #0]
  
  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8003302:	197b      	adds	r3, r7, r5
 8003304:	781b      	ldrb	r3, [r3, #0]
 8003306:	2b00      	cmp	r3, #0
 8003308:	d112      	bne.n	8003330 <HAL_ADC_Stop+0x64>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 800330a:	197c      	adds	r4, r7, r5
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	0018      	movs	r0, r3
 8003310:	f000 f994 	bl	800363c <ADC_Disable>
 8003314:	0003      	movs	r3, r0
 8003316:	7023      	strb	r3, [r4, #0]
    
    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8003318:	197b      	adds	r3, r7, r5
 800331a:	781b      	ldrb	r3, [r3, #0]
 800331c:	2b00      	cmp	r3, #0
 800331e:	d107      	bne.n	8003330 <HAL_ADC_Stop+0x64>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003324:	4a08      	ldr	r2, [pc, #32]	; (8003348 <HAL_ADC_Stop+0x7c>)
 8003326:	4013      	ands	r3, r2
 8003328:	2201      	movs	r2, #1
 800332a:	431a      	orrs	r2, r3
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	655a      	str	r2, [r3, #84]	; 0x54
                        HAL_ADC_STATE_READY);
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	2250      	movs	r2, #80	; 0x50
 8003334:	2100      	movs	r1, #0
 8003336:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 8003338:	230f      	movs	r3, #15
 800333a:	18fb      	adds	r3, r7, r3
 800333c:	781b      	ldrb	r3, [r3, #0]
}
 800333e:	0018      	movs	r0, r3
 8003340:	46bd      	mov	sp, r7
 8003342:	b004      	add	sp, #16
 8003344:	bdb0      	pop	{r4, r5, r7, pc}
 8003346:	46c0      	nop			; (mov r8, r8)
 8003348:	fffffefe 	.word	0xfffffefe

0800334c <HAL_ADC_PollForConversion>:
  * @param  hadc ADC handle
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 800334c:	b580      	push	{r7, lr}
 800334e:	b084      	sub	sp, #16
 8003350:	af00      	add	r7, sp, #0
 8003352:	6078      	str	r0, [r7, #4]
 8003354:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8003356:	2300      	movs	r3, #0
 8003358:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_Flag_EOC   = 0x00;
 800335a:	2300      	movs	r3, #0
 800335c:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	695b      	ldr	r3, [r3, #20]
 8003362:	2b08      	cmp	r3, #8
 8003364:	d102      	bne.n	800336c <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_EOC = ADC_FLAG_EOS;
 8003366:	2308      	movs	r3, #8
 8003368:	60fb      	str	r3, [r7, #12]
 800336a:	e014      	b.n	8003396 <HAL_ADC_PollForConversion+0x4a>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if (HAL_IS_BIT_SET(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN))
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	68db      	ldr	r3, [r3, #12]
 8003372:	2201      	movs	r2, #1
 8003374:	4013      	ands	r3, r2
 8003376:	2b01      	cmp	r3, #1
 8003378:	d10b      	bne.n	8003392 <HAL_ADC_PollForConversion+0x46>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800337e:	2220      	movs	r2, #32
 8003380:	431a      	orrs	r2, r3
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	2250      	movs	r2, #80	; 0x50
 800338a:	2100      	movs	r1, #0
 800338c:	5499      	strb	r1, [r3, r2]
      
      return HAL_ERROR;
 800338e:	2301      	movs	r3, #1
 8003390:	e072      	b.n	8003478 <HAL_ADC_PollForConversion+0x12c>
    }
    else
    {
      tmp_Flag_EOC = (ADC_FLAG_EOC | ADC_FLAG_EOS);
 8003392:	230c      	movs	r3, #12
 8003394:	60fb      	str	r3, [r7, #12]
    }
  }
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 8003396:	f7ff fcff 	bl	8002d98 <HAL_GetTick>
 800339a:	0003      	movs	r3, r0
 800339c:	60bb      	str	r3, [r7, #8]
  
  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 800339e:	e01f      	b.n	80033e0 <HAL_ADC_PollForConversion+0x94>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 80033a0:	683b      	ldr	r3, [r7, #0]
 80033a2:	3301      	adds	r3, #1
 80033a4:	d01c      	beq.n	80033e0 <HAL_ADC_PollForConversion+0x94>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 80033a6:	683b      	ldr	r3, [r7, #0]
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d007      	beq.n	80033bc <HAL_ADC_PollForConversion+0x70>
 80033ac:	f7ff fcf4 	bl	8002d98 <HAL_GetTick>
 80033b0:	0002      	movs	r2, r0
 80033b2:	68bb      	ldr	r3, [r7, #8]
 80033b4:	1ad3      	subs	r3, r2, r3
 80033b6:	683a      	ldr	r2, [r7, #0]
 80033b8:	429a      	cmp	r2, r3
 80033ba:	d211      	bcs.n	80033e0 <HAL_ADC_PollForConversion+0x94>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	68fa      	ldr	r2, [r7, #12]
 80033c4:	4013      	ands	r3, r2
 80033c6:	d10b      	bne.n	80033e0 <HAL_ADC_PollForConversion+0x94>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80033cc:	2204      	movs	r2, #4
 80033ce:	431a      	orrs	r2, r3
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	655a      	str	r2, [r3, #84]	; 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	2250      	movs	r2, #80	; 0x50
 80033d8:	2100      	movs	r1, #0
 80033da:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80033dc:	2303      	movs	r3, #3
 80033de:	e04b      	b.n	8003478 <HAL_ADC_PollForConversion+0x12c>
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	68fa      	ldr	r2, [r7, #12]
 80033e8:	4013      	ands	r3, r2
 80033ea:	d0d9      	beq.n	80033a0 <HAL_ADC_PollForConversion+0x54>
      }
    }
  }
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80033f0:	2280      	movs	r2, #128	; 0x80
 80033f2:	0092      	lsls	r2, r2, #2
 80033f4:	431a      	orrs	r2, r3
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	655a      	str	r2, [r3, #84]	; 0x54
  
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	68da      	ldr	r2, [r3, #12]
 8003400:	23c0      	movs	r3, #192	; 0xc0
 8003402:	011b      	lsls	r3, r3, #4
 8003404:	4013      	ands	r3, r2
 8003406:	d12e      	bne.n	8003466 <HAL_ADC_PollForConversion+0x11a>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	2220      	movs	r2, #32
 800340c:	5c9b      	ldrb	r3, [r3, r2]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800340e:	2b00      	cmp	r3, #0
 8003410:	d129      	bne.n	8003466 <HAL_ADC_PollForConversion+0x11a>
  {
    /* If End of Sequence is reached, disable interrupts */
    if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	2208      	movs	r2, #8
 800341a:	4013      	ands	r3, r2
 800341c:	2b08      	cmp	r3, #8
 800341e:	d122      	bne.n	8003466 <HAL_ADC_PollForConversion+0x11a>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	689b      	ldr	r3, [r3, #8]
 8003426:	2204      	movs	r2, #4
 8003428:	4013      	ands	r3, r2
 800342a:	d110      	bne.n	800344e <HAL_ADC_PollForConversion+0x102>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	685a      	ldr	r2, [r3, #4]
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	210c      	movs	r1, #12
 8003438:	438a      	bics	r2, r1
 800343a:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003440:	4a0f      	ldr	r2, [pc, #60]	; (8003480 <HAL_ADC_PollForConversion+0x134>)
 8003442:	4013      	ands	r3, r2
 8003444:	2201      	movs	r2, #1
 8003446:	431a      	orrs	r2, r3
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	655a      	str	r2, [r3, #84]	; 0x54
 800344c:	e00b      	b.n	8003466 <HAL_ADC_PollForConversion+0x11a>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003452:	2220      	movs	r2, #32
 8003454:	431a      	orrs	r2, r3
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800345e:	2201      	movs	r2, #1
 8003460:	431a      	orrs	r2, r3
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	659a      	str	r2, [r3, #88]	; 0x58
  }
  
  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	699b      	ldr	r3, [r3, #24]
 800346a:	2b00      	cmp	r3, #0
 800346c:	d103      	bne.n	8003476 <HAL_ADC_PollForConversion+0x12a>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	220c      	movs	r2, #12
 8003474:	601a      	str	r2, [r3, #0]
  }
  
  /* Return function status */
  return HAL_OK;
 8003476:	2300      	movs	r3, #0
}
 8003478:	0018      	movs	r0, r3
 800347a:	46bd      	mov	sp, r7
 800347c:	b004      	add	sp, #16
 800347e:	bd80      	pop	{r7, pc}
 8003480:	fffffefe 	.word	0xfffffefe

08003484 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8003484:	b580      	push	{r7, lr}
 8003486:	b082      	sub	sp, #8
 8003488:	af00      	add	r7, sp, #0
 800348a:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8003492:	0018      	movs	r0, r3
 8003494:	46bd      	mov	sp, r7
 8003496:	b002      	add	sp, #8
 8003498:	bd80      	pop	{r7, pc}
	...

0800349c <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 800349c:	b580      	push	{r7, lr}
 800349e:	b082      	sub	sp, #8
 80034a0:	af00      	add	r7, sp, #0
 80034a2:	6078      	str	r0, [r7, #4]
 80034a4:	6039      	str	r1, [r7, #0]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	2250      	movs	r2, #80	; 0x50
 80034aa:	5c9b      	ldrb	r3, [r3, r2]
 80034ac:	2b01      	cmp	r3, #1
 80034ae:	d101      	bne.n	80034b4 <HAL_ADC_ConfigChannel+0x18>
 80034b0:	2302      	movs	r3, #2
 80034b2:	e050      	b.n	8003556 <HAL_ADC_ConfigChannel+0xba>
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	2250      	movs	r2, #80	; 0x50
 80034b8:	2101      	movs	r1, #1
 80034ba:	5499      	strb	r1, [r3, r2]
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Management of internal measurement channels: Vbat/VrefInt/TempSensor  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	689b      	ldr	r3, [r3, #8]
 80034c2:	2204      	movs	r2, #4
 80034c4:	4013      	ands	r3, r2
 80034c6:	d00b      	beq.n	80034e0 <HAL_ADC_ConfigChannel+0x44>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80034cc:	2220      	movs	r2, #32
 80034ce:	431a      	orrs	r2, r3
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	655a      	str	r2, [r3, #84]	; 0x54
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	2250      	movs	r2, #80	; 0x50
 80034d8:	2100      	movs	r1, #0
 80034da:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 80034dc:	2301      	movs	r3, #1
 80034de:	e03a      	b.n	8003556 <HAL_ADC_ConfigChannel+0xba>
  }
  
  if (sConfig->Rank != ADC_RANK_NONE)
 80034e0:	683b      	ldr	r3, [r7, #0]
 80034e2:	685b      	ldr	r3, [r3, #4]
 80034e4:	4a1e      	ldr	r2, [pc, #120]	; (8003560 <HAL_ADC_ConfigChannel+0xc4>)
 80034e6:	4293      	cmp	r3, r2
 80034e8:	d018      	beq.n	800351c <HAL_ADC_ConfigChannel+0x80>
  {
    /* Enable selected channels */
    hadc->Instance->CHSELR |= (uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK);
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	6a99      	ldr	r1, [r3, #40]	; 0x28
 80034f0:	683b      	ldr	r3, [r7, #0]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	035b      	lsls	r3, r3, #13
 80034f6:	0b5a      	lsrs	r2, r3, #13
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	430a      	orrs	r2, r1
 80034fe:	629a      	str	r2, [r3, #40]	; 0x28
      ADC_DelayMicroSecond(ADC_TEMPSENSOR_DELAY_US);
    }
    #endif
    
    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 8003500:	683b      	ldr	r3, [r7, #0]
 8003502:	681a      	ldr	r2, [r3, #0]
 8003504:	2380      	movs	r3, #128	; 0x80
 8003506:	029b      	lsls	r3, r3, #10
 8003508:	4013      	ands	r3, r2
 800350a:	d01f      	beq.n	800354c <HAL_ADC_ConfigChannel+0xb0>
    {
      ADC->CCR |= ADC_CCR_VREFEN;   
 800350c:	4b15      	ldr	r3, [pc, #84]	; (8003564 <HAL_ADC_ConfigChannel+0xc8>)
 800350e:	681a      	ldr	r2, [r3, #0]
 8003510:	4b14      	ldr	r3, [pc, #80]	; (8003564 <HAL_ADC_ConfigChannel+0xc8>)
 8003512:	2180      	movs	r1, #128	; 0x80
 8003514:	03c9      	lsls	r1, r1, #15
 8003516:	430a      	orrs	r2, r1
 8003518:	601a      	str	r2, [r3, #0]
 800351a:	e017      	b.n	800354c <HAL_ADC_ConfigChannel+0xb0>
  }
  else
  {
    /* Regular sequence configuration */
    /* Reset the channel selection register from the selected channel */
    hadc->Instance->CHSELR &= ~((uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK));
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003522:	683b      	ldr	r3, [r7, #0]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	035b      	lsls	r3, r3, #13
 8003528:	0b5b      	lsrs	r3, r3, #13
 800352a:	43d9      	mvns	r1, r3
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	400a      	ands	r2, r1
 8003532:	629a      	str	r2, [r3, #40]	; 0x28
      ADC->CCR &= ~ADC_CCR_TSEN;   
    }
    #endif
    
    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 8003534:	683b      	ldr	r3, [r7, #0]
 8003536:	681a      	ldr	r2, [r3, #0]
 8003538:	2380      	movs	r3, #128	; 0x80
 800353a:	029b      	lsls	r3, r3, #10
 800353c:	4013      	ands	r3, r2
 800353e:	d005      	beq.n	800354c <HAL_ADC_ConfigChannel+0xb0>
    {
      ADC->CCR &= ~ADC_CCR_VREFEN;   
 8003540:	4b08      	ldr	r3, [pc, #32]	; (8003564 <HAL_ADC_ConfigChannel+0xc8>)
 8003542:	681a      	ldr	r2, [r3, #0]
 8003544:	4b07      	ldr	r3, [pc, #28]	; (8003564 <HAL_ADC_ConfigChannel+0xc8>)
 8003546:	4908      	ldr	r1, [pc, #32]	; (8003568 <HAL_ADC_ConfigChannel+0xcc>)
 8003548:	400a      	ands	r2, r1
 800354a:	601a      	str	r2, [r3, #0]
    }
#endif
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	2250      	movs	r2, #80	; 0x50
 8003550:	2100      	movs	r1, #0
 8003552:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return HAL_OK;
 8003554:	2300      	movs	r3, #0
}
 8003556:	0018      	movs	r0, r3
 8003558:	46bd      	mov	sp, r7
 800355a:	b002      	add	sp, #8
 800355c:	bd80      	pop	{r7, pc}
 800355e:	46c0      	nop			; (mov r8, r8)
 8003560:	00001001 	.word	0x00001001
 8003564:	40012708 	.word	0x40012708
 8003568:	ffbfffff 	.word	0xffbfffff

0800356c <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 800356c:	b580      	push	{r7, lr}
 800356e:	b084      	sub	sp, #16
 8003570:	af00      	add	r7, sp, #0
 8003572:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003574:	2300      	movs	r3, #0
 8003576:	60fb      	str	r3, [r7, #12]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	689b      	ldr	r3, [r3, #8]
 800357e:	2203      	movs	r2, #3
 8003580:	4013      	ands	r3, r2
 8003582:	2b01      	cmp	r3, #1
 8003584:	d108      	bne.n	8003598 <ADC_Enable+0x2c>
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	2201      	movs	r2, #1
 800358e:	4013      	ands	r3, r2
 8003590:	2b01      	cmp	r3, #1
 8003592:	d101      	bne.n	8003598 <ADC_Enable+0x2c>
 8003594:	2301      	movs	r3, #1
 8003596:	e000      	b.n	800359a <ADC_Enable+0x2e>
 8003598:	2300      	movs	r3, #0
 800359a:	2b00      	cmp	r3, #0
 800359c:	d146      	bne.n	800362c <ADC_Enable+0xc0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	689b      	ldr	r3, [r3, #8]
 80035a4:	4a24      	ldr	r2, [pc, #144]	; (8003638 <ADC_Enable+0xcc>)
 80035a6:	4013      	ands	r3, r2
 80035a8:	d00d      	beq.n	80035c6 <ADC_Enable+0x5a>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80035ae:	2210      	movs	r2, #16
 80035b0:	431a      	orrs	r2, r3
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80035ba:	2201      	movs	r2, #1
 80035bc:	431a      	orrs	r2, r3
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	659a      	str	r2, [r3, #88]	; 0x58
      
      return HAL_ERROR;
 80035c2:	2301      	movs	r3, #1
 80035c4:	e033      	b.n	800362e <ADC_Enable+0xc2>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	689a      	ldr	r2, [r3, #8]
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	2101      	movs	r1, #1
 80035d2:	430a      	orrs	r2, r1
 80035d4:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time. */
    ADC_DelayMicroSecond(ADC_STAB_DELAY_US);
 80035d6:	2001      	movs	r0, #1
 80035d8:	f000 f8e4 	bl	80037a4 <ADC_DelayMicroSecond>

    /* Get tick count */
    tickstart = HAL_GetTick();
 80035dc:	f7ff fbdc 	bl	8002d98 <HAL_GetTick>
 80035e0:	0003      	movs	r3, r0
 80035e2:	60fb      	str	r3, [r7, #12]
    
    /* Wait for ADC effectively enabled */
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80035e4:	e01b      	b.n	800361e <ADC_Enable+0xb2>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80035e6:	f7ff fbd7 	bl	8002d98 <HAL_GetTick>
 80035ea:	0002      	movs	r2, r0
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	1ad3      	subs	r3, r2, r3
 80035f0:	2b0a      	cmp	r3, #10
 80035f2:	d914      	bls.n	800361e <ADC_Enable+0xb2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	2201      	movs	r2, #1
 80035fc:	4013      	ands	r3, r2
 80035fe:	2b01      	cmp	r3, #1
 8003600:	d00d      	beq.n	800361e <ADC_Enable+0xb2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003606:	2210      	movs	r2, #16
 8003608:	431a      	orrs	r2, r3
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003612:	2201      	movs	r2, #1
 8003614:	431a      	orrs	r2, r3
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 800361a:	2301      	movs	r3, #1
 800361c:	e007      	b.n	800362e <ADC_Enable+0xc2>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	2201      	movs	r2, #1
 8003626:	4013      	ands	r3, r2
 8003628:	2b01      	cmp	r3, #1
 800362a:	d1dc      	bne.n	80035e6 <ADC_Enable+0x7a>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 800362c:	2300      	movs	r3, #0
}
 800362e:	0018      	movs	r0, r3
 8003630:	46bd      	mov	sp, r7
 8003632:	b004      	add	sp, #16
 8003634:	bd80      	pop	{r7, pc}
 8003636:	46c0      	nop			; (mov r8, r8)
 8003638:	80000017 	.word	0x80000017

0800363c <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 800363c:	b580      	push	{r7, lr}
 800363e:	b084      	sub	sp, #16
 8003640:	af00      	add	r7, sp, #0
 8003642:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003644:	2300      	movs	r3, #0
 8003646:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	689b      	ldr	r3, [r3, #8]
 800364e:	2203      	movs	r2, #3
 8003650:	4013      	ands	r3, r2
 8003652:	2b01      	cmp	r3, #1
 8003654:	d108      	bne.n	8003668 <ADC_Disable+0x2c>
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	2201      	movs	r2, #1
 800365e:	4013      	ands	r3, r2
 8003660:	2b01      	cmp	r3, #1
 8003662:	d101      	bne.n	8003668 <ADC_Disable+0x2c>
 8003664:	2301      	movs	r3, #1
 8003666:	e000      	b.n	800366a <ADC_Disable+0x2e>
 8003668:	2300      	movs	r3, #0
 800366a:	2b00      	cmp	r3, #0
 800366c:	d048      	beq.n	8003700 <ADC_Disable+0xc4>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	689b      	ldr	r3, [r3, #8]
 8003674:	2205      	movs	r2, #5
 8003676:	4013      	ands	r3, r2
 8003678:	2b01      	cmp	r3, #1
 800367a:	d110      	bne.n	800369e <ADC_Disable+0x62>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	689a      	ldr	r2, [r3, #8]
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	2102      	movs	r1, #2
 8003688:	430a      	orrs	r2, r1
 800368a:	609a      	str	r2, [r3, #8]
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	2203      	movs	r2, #3
 8003692:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003694:	f7ff fb80 	bl	8002d98 <HAL_GetTick>
 8003698:	0003      	movs	r3, r0
 800369a:	60fb      	str	r3, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 800369c:	e029      	b.n	80036f2 <ADC_Disable+0xb6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80036a2:	2210      	movs	r2, #16
 80036a4:	431a      	orrs	r2, r3
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	655a      	str	r2, [r3, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80036ae:	2201      	movs	r2, #1
 80036b0:	431a      	orrs	r2, r3
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	659a      	str	r2, [r3, #88]	; 0x58
      return HAL_ERROR;
 80036b6:	2301      	movs	r3, #1
 80036b8:	e023      	b.n	8003702 <ADC_Disable+0xc6>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80036ba:	f7ff fb6d 	bl	8002d98 <HAL_GetTick>
 80036be:	0002      	movs	r2, r0
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	1ad3      	subs	r3, r2, r3
 80036c4:	2b0a      	cmp	r3, #10
 80036c6:	d914      	bls.n	80036f2 <ADC_Disable+0xb6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	689b      	ldr	r3, [r3, #8]
 80036ce:	2201      	movs	r2, #1
 80036d0:	4013      	ands	r3, r2
 80036d2:	2b01      	cmp	r3, #1
 80036d4:	d10d      	bne.n	80036f2 <ADC_Disable+0xb6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80036da:	2210      	movs	r2, #16
 80036dc:	431a      	orrs	r2, r3
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80036e6:	2201      	movs	r2, #1
 80036e8:	431a      	orrs	r2, r3
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 80036ee:	2301      	movs	r3, #1
 80036f0:	e007      	b.n	8003702 <ADC_Disable+0xc6>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	689b      	ldr	r3, [r3, #8]
 80036f8:	2201      	movs	r2, #1
 80036fa:	4013      	ands	r3, r2
 80036fc:	2b01      	cmp	r3, #1
 80036fe:	d0dc      	beq.n	80036ba <ADC_Disable+0x7e>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8003700:	2300      	movs	r3, #0
}
 8003702:	0018      	movs	r0, r3
 8003704:	46bd      	mov	sp, r7
 8003706:	b004      	add	sp, #16
 8003708:	bd80      	pop	{r7, pc}

0800370a <ADC_ConversionStop>:
  *         stopped to disable the ADC.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef* hadc)
{
 800370a:	b580      	push	{r7, lr}
 800370c:	b084      	sub	sp, #16
 800370e:	af00      	add	r7, sp, #0
 8003710:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003712:	2300      	movs	r3, #0
 8003714:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
    
  /* Verification if ADC is not already stopped on regular group to bypass    */
  /* this function if not needed.                                             */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc))
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	689b      	ldr	r3, [r3, #8]
 800371c:	2204      	movs	r2, #4
 800371e:	4013      	ands	r3, r2
 8003720:	d03a      	beq.n	8003798 <ADC_ConversionStop+0x8e>
  {
    
    /* Stop potential conversion on going on regular group */
    /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
    if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	689b      	ldr	r3, [r3, #8]
 8003728:	2204      	movs	r2, #4
 800372a:	4013      	ands	r3, r2
 800372c:	2b04      	cmp	r3, #4
 800372e:	d10d      	bne.n	800374c <ADC_ConversionStop+0x42>
        HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)                  )
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	689b      	ldr	r3, [r3, #8]
 8003736:	2202      	movs	r2, #2
 8003738:	4013      	ands	r3, r2
    if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 800373a:	d107      	bne.n	800374c <ADC_ConversionStop+0x42>
    {
      /* Stop conversions on regular group */
      hadc->Instance->CR |= ADC_CR_ADSTP;
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	689a      	ldr	r2, [r3, #8]
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	2110      	movs	r1, #16
 8003748:	430a      	orrs	r2, r1
 800374a:	609a      	str	r2, [r3, #8]
    }
    
    /* Wait for conversion effectively stopped */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800374c:	f7ff fb24 	bl	8002d98 <HAL_GetTick>
 8003750:	0003      	movs	r3, r0
 8003752:	60fb      	str	r3, [r7, #12]
      
    while((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 8003754:	e01a      	b.n	800378c <ADC_ConversionStop+0x82>
    {
      if((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8003756:	f7ff fb1f 	bl	8002d98 <HAL_GetTick>
 800375a:	0002      	movs	r2, r0
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	1ad3      	subs	r3, r2, r3
 8003760:	2b0a      	cmp	r3, #10
 8003762:	d913      	bls.n	800378c <ADC_ConversionStop+0x82>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	689b      	ldr	r3, [r3, #8]
 800376a:	2204      	movs	r2, #4
 800376c:	4013      	ands	r3, r2
 800376e:	d00d      	beq.n	800378c <ADC_ConversionStop+0x82>
        {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003774:	2210      	movs	r2, #16
 8003776:	431a      	orrs	r2, r3
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	655a      	str	r2, [r3, #84]	; 0x54
      
        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003780:	2201      	movs	r2, #1
 8003782:	431a      	orrs	r2, r3
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	659a      	str	r2, [r3, #88]	; 0x58
        
        return HAL_ERROR;
 8003788:	2301      	movs	r3, #1
 800378a:	e006      	b.n	800379a <ADC_ConversionStop+0x90>
    while((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	689b      	ldr	r3, [r3, #8]
 8003792:	2204      	movs	r2, #4
 8003794:	4013      	ands	r3, r2
 8003796:	d1de      	bne.n	8003756 <ADC_ConversionStop+0x4c>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8003798:	2300      	movs	r3, #0
}
 800379a:	0018      	movs	r0, r3
 800379c:	46bd      	mov	sp, r7
 800379e:	b004      	add	sp, #16
 80037a0:	bd80      	pop	{r7, pc}
	...

080037a4 <ADC_DelayMicroSecond>:
  * @brief  Delay micro seconds 
  * @param  microSecond  delay
  * @retval None
  */
static void ADC_DelayMicroSecond(uint32_t microSecond)
{
 80037a4:	b580      	push	{r7, lr}
 80037a6:	b084      	sub	sp, #16
 80037a8:	af00      	add	r7, sp, #0
 80037aa:	6078      	str	r0, [r7, #4]
  /* Compute number of CPU cycles to wait for */
  __IO uint32_t waitLoopIndex = (microSecond * (SystemCoreClock / 1000000U));
 80037ac:	4b0b      	ldr	r3, [pc, #44]	; (80037dc <ADC_DelayMicroSecond+0x38>)
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	490b      	ldr	r1, [pc, #44]	; (80037e0 <ADC_DelayMicroSecond+0x3c>)
 80037b2:	0018      	movs	r0, r3
 80037b4:	f7fc fcba 	bl	800012c <__udivsi3>
 80037b8:	0003      	movs	r3, r0
 80037ba:	001a      	movs	r2, r3
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	4353      	muls	r3, r2
 80037c0:	60fb      	str	r3, [r7, #12]

  while(waitLoopIndex != 0U)
 80037c2:	e002      	b.n	80037ca <ADC_DelayMicroSecond+0x26>
  {
    waitLoopIndex--;
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	3b01      	subs	r3, #1
 80037c8:	60fb      	str	r3, [r7, #12]
  while(waitLoopIndex != 0U)
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d1f9      	bne.n	80037c4 <ADC_DelayMicroSecond+0x20>
  } 
}
 80037d0:	46c0      	nop			; (mov r8, r8)
 80037d2:	46c0      	nop			; (mov r8, r8)
 80037d4:	46bd      	mov	sp, r7
 80037d6:	b004      	add	sp, #16
 80037d8:	bd80      	pop	{r7, pc}
 80037da:	46c0      	nop			; (mov r8, r8)
 80037dc:	20000184 	.word	0x20000184
 80037e0:	000f4240 	.word	0x000f4240

080037e4 <HAL_ADCEx_Calibration_Start>:
  *          This parameter can be only of the following values:
  *            @arg ADC_SINGLE_ENDED: Channel in mode input single ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc, uint32_t SingleDiff)
{
 80037e4:	b580      	push	{r7, lr}
 80037e6:	b086      	sub	sp, #24
 80037e8:	af00      	add	r7, sp, #0
 80037ea:	6078      	str	r0, [r7, #4]
 80037ec:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80037ee:	2317      	movs	r3, #23
 80037f0:	18fb      	adds	r3, r7, r3
 80037f2:	2200      	movs	r2, #0
 80037f4:	701a      	strb	r2, [r3, #0]
  uint32_t tickstart = 0U;
 80037f6:	2300      	movs	r3, #0
 80037f8:	613b      	str	r3, [r7, #16]
  uint32_t backup_setting_adc_dma_transfer = 0U; /* Note: Variable not declared as volatile because register read is already declared as volatile */
 80037fa:	2300      	movs	r3, #0
 80037fc:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	2250      	movs	r2, #80	; 0x50
 8003802:	5c9b      	ldrb	r3, [r3, r2]
 8003804:	2b01      	cmp	r3, #1
 8003806:	d101      	bne.n	800380c <HAL_ADCEx_Calibration_Start+0x28>
 8003808:	2302      	movs	r3, #2
 800380a:	e083      	b.n	8003914 <HAL_ADCEx_Calibration_Start+0x130>
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	2250      	movs	r2, #80	; 0x50
 8003810:	2101      	movs	r1, #1
 8003812:	5499      	strb	r1, [r3, r2]
  
  /* Calibration prerequisite: ADC must be disabled. */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	689b      	ldr	r3, [r3, #8]
 800381a:	2203      	movs	r2, #3
 800381c:	4013      	ands	r3, r2
 800381e:	2b01      	cmp	r3, #1
 8003820:	d108      	bne.n	8003834 <HAL_ADCEx_Calibration_Start+0x50>
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	2201      	movs	r2, #1
 800382a:	4013      	ands	r3, r2
 800382c:	2b01      	cmp	r3, #1
 800382e:	d101      	bne.n	8003834 <HAL_ADCEx_Calibration_Start+0x50>
 8003830:	2301      	movs	r3, #1
 8003832:	e000      	b.n	8003836 <HAL_ADCEx_Calibration_Start+0x52>
 8003834:	2300      	movs	r3, #0
 8003836:	2b00      	cmp	r3, #0
 8003838:	d15b      	bne.n	80038f2 <HAL_ADCEx_Calibration_Start+0x10e>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State, 
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800383e:	4a37      	ldr	r2, [pc, #220]	; (800391c <HAL_ADCEx_Calibration_Start+0x138>)
 8003840:	4013      	ands	r3, r2
 8003842:	2202      	movs	r2, #2
 8003844:	431a      	orrs	r2, r3
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	655a      	str	r2, [r3, #84]	; 0x54
    /* Note: Specificity of this STM32 serie: Calibration factor is           */
    /*       available in data register and also transfered by DMA.           */
    /*       To not insert ADC calibration factor among ADC conversion data   */
    /*       in array variable, DMA transfer must be disabled during          */
    /*       calibration.                                                     */
    backup_setting_adc_dma_transfer = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	68db      	ldr	r3, [r3, #12]
 8003850:	2203      	movs	r2, #3
 8003852:	4013      	ands	r3, r2
 8003854:	60fb      	str	r3, [r7, #12]
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	68da      	ldr	r2, [r3, #12]
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	2103      	movs	r1, #3
 8003862:	438a      	bics	r2, r1
 8003864:	60da      	str	r2, [r3, #12]
    
    /* Start ADC calibration */
    hadc->Instance->CR |= ADC_CR_ADCAL;
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	689a      	ldr	r2, [r3, #8]
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	2180      	movs	r1, #128	; 0x80
 8003872:	0609      	lsls	r1, r1, #24
 8003874:	430a      	orrs	r2, r1
 8003876:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8003878:	f7ff fa8e 	bl	8002d98 <HAL_GetTick>
 800387c:	0003      	movs	r3, r0
 800387e:	613b      	str	r3, [r7, #16]
    
    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8003880:	e01d      	b.n	80038be <HAL_ADCEx_Calibration_Start+0xda>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8003882:	f7ff fa89 	bl	8002d98 <HAL_GetTick>
 8003886:	0002      	movs	r2, r0
 8003888:	693b      	ldr	r3, [r7, #16]
 800388a:	1ad3      	subs	r3, r2, r3
 800388c:	2b0a      	cmp	r3, #10
 800388e:	d916      	bls.n	80038be <HAL_ADCEx_Calibration_Start+0xda>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	689b      	ldr	r3, [r3, #8]
 8003896:	0fdb      	lsrs	r3, r3, #31
 8003898:	07da      	lsls	r2, r3, #31
 800389a:	2380      	movs	r3, #128	; 0x80
 800389c:	061b      	lsls	r3, r3, #24
 800389e:	429a      	cmp	r2, r3
 80038a0:	d10d      	bne.n	80038be <HAL_ADCEx_Calibration_Start+0xda>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80038a6:	2212      	movs	r2, #18
 80038a8:	4393      	bics	r3, r2
 80038aa:	2210      	movs	r2, #16
 80038ac:	431a      	orrs	r2, r3
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	655a      	str	r2, [r3, #84]	; 0x54
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	2250      	movs	r2, #80	; 0x50
 80038b6:	2100      	movs	r1, #0
 80038b8:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 80038ba:	2301      	movs	r3, #1
 80038bc:	e02a      	b.n	8003914 <HAL_ADCEx_Calibration_Start+0x130>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	689b      	ldr	r3, [r3, #8]
 80038c4:	0fdb      	lsrs	r3, r3, #31
 80038c6:	07da      	lsls	r2, r3, #31
 80038c8:	2380      	movs	r3, #128	; 0x80
 80038ca:	061b      	lsls	r3, r3, #24
 80038cc:	429a      	cmp	r2, r3
 80038ce:	d0d8      	beq.n	8003882 <HAL_ADCEx_Calibration_Start+0x9e>
        }
      }
    }
    
    /* Restore ADC DMA transfer request after calibration */
    SET_BIT(hadc->Instance->CFGR1, backup_setting_adc_dma_transfer);
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	68d9      	ldr	r1, [r3, #12]
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	68fa      	ldr	r2, [r7, #12]
 80038dc:	430a      	orrs	r2, r1
 80038de:	60da      	str	r2, [r3, #12]
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80038e4:	2203      	movs	r2, #3
 80038e6:	4393      	bics	r3, r2
 80038e8:	2201      	movs	r2, #1
 80038ea:	431a      	orrs	r2, r3
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	655a      	str	r2, [r3, #84]	; 0x54
 80038f0:	e009      	b.n	8003906 <HAL_ADCEx_Calibration_Start+0x122>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80038f6:	2220      	movs	r2, #32
 80038f8:	431a      	orrs	r2, r3
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	655a      	str	r2, [r3, #84]	; 0x54
    
    tmp_hal_status = HAL_ERROR;
 80038fe:	2317      	movs	r3, #23
 8003900:	18fb      	adds	r3, r7, r3
 8003902:	2201      	movs	r2, #1
 8003904:	701a      	strb	r2, [r3, #0]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	2250      	movs	r2, #80	; 0x50
 800390a:	2100      	movs	r1, #0
 800390c:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 800390e:	2317      	movs	r3, #23
 8003910:	18fb      	adds	r3, r7, r3
 8003912:	781b      	ldrb	r3, [r3, #0]
}
 8003914:	0018      	movs	r0, r3
 8003916:	46bd      	mov	sp, r7
 8003918:	b006      	add	sp, #24
 800391a:	bd80      	pop	{r7, pc}
 800391c:	fffffefd 	.word	0xfffffefd

08003920 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003920:	b580      	push	{r7, lr}
 8003922:	b082      	sub	sp, #8
 8003924:	af00      	add	r7, sp, #0
 8003926:	0002      	movs	r2, r0
 8003928:	1dfb      	adds	r3, r7, #7
 800392a:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800392c:	1dfb      	adds	r3, r7, #7
 800392e:	781b      	ldrb	r3, [r3, #0]
 8003930:	2b7f      	cmp	r3, #127	; 0x7f
 8003932:	d809      	bhi.n	8003948 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003934:	1dfb      	adds	r3, r7, #7
 8003936:	781b      	ldrb	r3, [r3, #0]
 8003938:	001a      	movs	r2, r3
 800393a:	231f      	movs	r3, #31
 800393c:	401a      	ands	r2, r3
 800393e:	4b04      	ldr	r3, [pc, #16]	; (8003950 <__NVIC_EnableIRQ+0x30>)
 8003940:	2101      	movs	r1, #1
 8003942:	4091      	lsls	r1, r2
 8003944:	000a      	movs	r2, r1
 8003946:	601a      	str	r2, [r3, #0]
  }
}
 8003948:	46c0      	nop			; (mov r8, r8)
 800394a:	46bd      	mov	sp, r7
 800394c:	b002      	add	sp, #8
 800394e:	bd80      	pop	{r7, pc}
 8003950:	e000e100 	.word	0xe000e100

08003954 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003954:	b590      	push	{r4, r7, lr}
 8003956:	b083      	sub	sp, #12
 8003958:	af00      	add	r7, sp, #0
 800395a:	0002      	movs	r2, r0
 800395c:	6039      	str	r1, [r7, #0]
 800395e:	1dfb      	adds	r3, r7, #7
 8003960:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8003962:	1dfb      	adds	r3, r7, #7
 8003964:	781b      	ldrb	r3, [r3, #0]
 8003966:	2b7f      	cmp	r3, #127	; 0x7f
 8003968:	d828      	bhi.n	80039bc <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800396a:	4a2f      	ldr	r2, [pc, #188]	; (8003a28 <__NVIC_SetPriority+0xd4>)
 800396c:	1dfb      	adds	r3, r7, #7
 800396e:	781b      	ldrb	r3, [r3, #0]
 8003970:	b25b      	sxtb	r3, r3
 8003972:	089b      	lsrs	r3, r3, #2
 8003974:	33c0      	adds	r3, #192	; 0xc0
 8003976:	009b      	lsls	r3, r3, #2
 8003978:	589b      	ldr	r3, [r3, r2]
 800397a:	1dfa      	adds	r2, r7, #7
 800397c:	7812      	ldrb	r2, [r2, #0]
 800397e:	0011      	movs	r1, r2
 8003980:	2203      	movs	r2, #3
 8003982:	400a      	ands	r2, r1
 8003984:	00d2      	lsls	r2, r2, #3
 8003986:	21ff      	movs	r1, #255	; 0xff
 8003988:	4091      	lsls	r1, r2
 800398a:	000a      	movs	r2, r1
 800398c:	43d2      	mvns	r2, r2
 800398e:	401a      	ands	r2, r3
 8003990:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003992:	683b      	ldr	r3, [r7, #0]
 8003994:	019b      	lsls	r3, r3, #6
 8003996:	22ff      	movs	r2, #255	; 0xff
 8003998:	401a      	ands	r2, r3
 800399a:	1dfb      	adds	r3, r7, #7
 800399c:	781b      	ldrb	r3, [r3, #0]
 800399e:	0018      	movs	r0, r3
 80039a0:	2303      	movs	r3, #3
 80039a2:	4003      	ands	r3, r0
 80039a4:	00db      	lsls	r3, r3, #3
 80039a6:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80039a8:	481f      	ldr	r0, [pc, #124]	; (8003a28 <__NVIC_SetPriority+0xd4>)
 80039aa:	1dfb      	adds	r3, r7, #7
 80039ac:	781b      	ldrb	r3, [r3, #0]
 80039ae:	b25b      	sxtb	r3, r3
 80039b0:	089b      	lsrs	r3, r3, #2
 80039b2:	430a      	orrs	r2, r1
 80039b4:	33c0      	adds	r3, #192	; 0xc0
 80039b6:	009b      	lsls	r3, r3, #2
 80039b8:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80039ba:	e031      	b.n	8003a20 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80039bc:	4a1b      	ldr	r2, [pc, #108]	; (8003a2c <__NVIC_SetPriority+0xd8>)
 80039be:	1dfb      	adds	r3, r7, #7
 80039c0:	781b      	ldrb	r3, [r3, #0]
 80039c2:	0019      	movs	r1, r3
 80039c4:	230f      	movs	r3, #15
 80039c6:	400b      	ands	r3, r1
 80039c8:	3b08      	subs	r3, #8
 80039ca:	089b      	lsrs	r3, r3, #2
 80039cc:	3306      	adds	r3, #6
 80039ce:	009b      	lsls	r3, r3, #2
 80039d0:	18d3      	adds	r3, r2, r3
 80039d2:	3304      	adds	r3, #4
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	1dfa      	adds	r2, r7, #7
 80039d8:	7812      	ldrb	r2, [r2, #0]
 80039da:	0011      	movs	r1, r2
 80039dc:	2203      	movs	r2, #3
 80039de:	400a      	ands	r2, r1
 80039e0:	00d2      	lsls	r2, r2, #3
 80039e2:	21ff      	movs	r1, #255	; 0xff
 80039e4:	4091      	lsls	r1, r2
 80039e6:	000a      	movs	r2, r1
 80039e8:	43d2      	mvns	r2, r2
 80039ea:	401a      	ands	r2, r3
 80039ec:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80039ee:	683b      	ldr	r3, [r7, #0]
 80039f0:	019b      	lsls	r3, r3, #6
 80039f2:	22ff      	movs	r2, #255	; 0xff
 80039f4:	401a      	ands	r2, r3
 80039f6:	1dfb      	adds	r3, r7, #7
 80039f8:	781b      	ldrb	r3, [r3, #0]
 80039fa:	0018      	movs	r0, r3
 80039fc:	2303      	movs	r3, #3
 80039fe:	4003      	ands	r3, r0
 8003a00:	00db      	lsls	r3, r3, #3
 8003a02:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003a04:	4809      	ldr	r0, [pc, #36]	; (8003a2c <__NVIC_SetPriority+0xd8>)
 8003a06:	1dfb      	adds	r3, r7, #7
 8003a08:	781b      	ldrb	r3, [r3, #0]
 8003a0a:	001c      	movs	r4, r3
 8003a0c:	230f      	movs	r3, #15
 8003a0e:	4023      	ands	r3, r4
 8003a10:	3b08      	subs	r3, #8
 8003a12:	089b      	lsrs	r3, r3, #2
 8003a14:	430a      	orrs	r2, r1
 8003a16:	3306      	adds	r3, #6
 8003a18:	009b      	lsls	r3, r3, #2
 8003a1a:	18c3      	adds	r3, r0, r3
 8003a1c:	3304      	adds	r3, #4
 8003a1e:	601a      	str	r2, [r3, #0]
}
 8003a20:	46c0      	nop			; (mov r8, r8)
 8003a22:	46bd      	mov	sp, r7
 8003a24:	b003      	add	sp, #12
 8003a26:	bd90      	pop	{r4, r7, pc}
 8003a28:	e000e100 	.word	0xe000e100
 8003a2c:	e000ed00 	.word	0xe000ed00

08003a30 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003a30:	b580      	push	{r7, lr}
 8003a32:	b082      	sub	sp, #8
 8003a34:	af00      	add	r7, sp, #0
 8003a36:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	1e5a      	subs	r2, r3, #1
 8003a3c:	2380      	movs	r3, #128	; 0x80
 8003a3e:	045b      	lsls	r3, r3, #17
 8003a40:	429a      	cmp	r2, r3
 8003a42:	d301      	bcc.n	8003a48 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003a44:	2301      	movs	r3, #1
 8003a46:	e010      	b.n	8003a6a <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003a48:	4b0a      	ldr	r3, [pc, #40]	; (8003a74 <SysTick_Config+0x44>)
 8003a4a:	687a      	ldr	r2, [r7, #4]
 8003a4c:	3a01      	subs	r2, #1
 8003a4e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003a50:	2301      	movs	r3, #1
 8003a52:	425b      	negs	r3, r3
 8003a54:	2103      	movs	r1, #3
 8003a56:	0018      	movs	r0, r3
 8003a58:	f7ff ff7c 	bl	8003954 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003a5c:	4b05      	ldr	r3, [pc, #20]	; (8003a74 <SysTick_Config+0x44>)
 8003a5e:	2200      	movs	r2, #0
 8003a60:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003a62:	4b04      	ldr	r3, [pc, #16]	; (8003a74 <SysTick_Config+0x44>)
 8003a64:	2207      	movs	r2, #7
 8003a66:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003a68:	2300      	movs	r3, #0
}
 8003a6a:	0018      	movs	r0, r3
 8003a6c:	46bd      	mov	sp, r7
 8003a6e:	b002      	add	sp, #8
 8003a70:	bd80      	pop	{r7, pc}
 8003a72:	46c0      	nop			; (mov r8, r8)
 8003a74:	e000e010 	.word	0xe000e010

08003a78 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003a78:	b580      	push	{r7, lr}
 8003a7a:	b084      	sub	sp, #16
 8003a7c:	af00      	add	r7, sp, #0
 8003a7e:	60b9      	str	r1, [r7, #8]
 8003a80:	607a      	str	r2, [r7, #4]
 8003a82:	210f      	movs	r1, #15
 8003a84:	187b      	adds	r3, r7, r1
 8003a86:	1c02      	adds	r2, r0, #0
 8003a88:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8003a8a:	68ba      	ldr	r2, [r7, #8]
 8003a8c:	187b      	adds	r3, r7, r1
 8003a8e:	781b      	ldrb	r3, [r3, #0]
 8003a90:	b25b      	sxtb	r3, r3
 8003a92:	0011      	movs	r1, r2
 8003a94:	0018      	movs	r0, r3
 8003a96:	f7ff ff5d 	bl	8003954 <__NVIC_SetPriority>
}
 8003a9a:	46c0      	nop			; (mov r8, r8)
 8003a9c:	46bd      	mov	sp, r7
 8003a9e:	b004      	add	sp, #16
 8003aa0:	bd80      	pop	{r7, pc}

08003aa2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003aa2:	b580      	push	{r7, lr}
 8003aa4:	b082      	sub	sp, #8
 8003aa6:	af00      	add	r7, sp, #0
 8003aa8:	0002      	movs	r2, r0
 8003aaa:	1dfb      	adds	r3, r7, #7
 8003aac:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003aae:	1dfb      	adds	r3, r7, #7
 8003ab0:	781b      	ldrb	r3, [r3, #0]
 8003ab2:	b25b      	sxtb	r3, r3
 8003ab4:	0018      	movs	r0, r3
 8003ab6:	f7ff ff33 	bl	8003920 <__NVIC_EnableIRQ>
}
 8003aba:	46c0      	nop			; (mov r8, r8)
 8003abc:	46bd      	mov	sp, r7
 8003abe:	b002      	add	sp, #8
 8003ac0:	bd80      	pop	{r7, pc}

08003ac2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003ac2:	b580      	push	{r7, lr}
 8003ac4:	b082      	sub	sp, #8
 8003ac6:	af00      	add	r7, sp, #0
 8003ac8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	0018      	movs	r0, r3
 8003ace:	f7ff ffaf 	bl	8003a30 <SysTick_Config>
 8003ad2:	0003      	movs	r3, r0
}
 8003ad4:	0018      	movs	r0, r3
 8003ad6:	46bd      	mov	sp, r7
 8003ad8:	b002      	add	sp, #8
 8003ada:	bd80      	pop	{r7, pc}

08003adc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003adc:	b580      	push	{r7, lr}
 8003ade:	b086      	sub	sp, #24
 8003ae0:	af00      	add	r7, sp, #0
 8003ae2:	6078      	str	r0, [r7, #4]
 8003ae4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8003ae6:	2300      	movs	r3, #0
 8003ae8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003aea:	2300      	movs	r3, #0
 8003aec:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8003aee:	2300      	movs	r3, #0
 8003af0:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8003af2:	e149      	b.n	8003d88 <HAL_GPIO_Init+0x2ac>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8003af4:	683b      	ldr	r3, [r7, #0]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	2101      	movs	r1, #1
 8003afa:	697a      	ldr	r2, [r7, #20]
 8003afc:	4091      	lsls	r1, r2
 8003afe:	000a      	movs	r2, r1
 8003b00:	4013      	ands	r3, r2
 8003b02:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d100      	bne.n	8003b0c <HAL_GPIO_Init+0x30>
 8003b0a:	e13a      	b.n	8003d82 <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003b0c:	683b      	ldr	r3, [r7, #0]
 8003b0e:	685b      	ldr	r3, [r3, #4]
 8003b10:	2203      	movs	r2, #3
 8003b12:	4013      	ands	r3, r2
 8003b14:	2b01      	cmp	r3, #1
 8003b16:	d005      	beq.n	8003b24 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003b18:	683b      	ldr	r3, [r7, #0]
 8003b1a:	685b      	ldr	r3, [r3, #4]
 8003b1c:	2203      	movs	r2, #3
 8003b1e:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003b20:	2b02      	cmp	r3, #2
 8003b22:	d130      	bne.n	8003b86 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	689b      	ldr	r3, [r3, #8]
 8003b28:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8003b2a:	697b      	ldr	r3, [r7, #20]
 8003b2c:	005b      	lsls	r3, r3, #1
 8003b2e:	2203      	movs	r2, #3
 8003b30:	409a      	lsls	r2, r3
 8003b32:	0013      	movs	r3, r2
 8003b34:	43da      	mvns	r2, r3
 8003b36:	693b      	ldr	r3, [r7, #16]
 8003b38:	4013      	ands	r3, r2
 8003b3a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003b3c:	683b      	ldr	r3, [r7, #0]
 8003b3e:	68da      	ldr	r2, [r3, #12]
 8003b40:	697b      	ldr	r3, [r7, #20]
 8003b42:	005b      	lsls	r3, r3, #1
 8003b44:	409a      	lsls	r2, r3
 8003b46:	0013      	movs	r3, r2
 8003b48:	693a      	ldr	r2, [r7, #16]
 8003b4a:	4313      	orrs	r3, r2
 8003b4c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	693a      	ldr	r2, [r7, #16]
 8003b52:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	685b      	ldr	r3, [r3, #4]
 8003b58:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003b5a:	2201      	movs	r2, #1
 8003b5c:	697b      	ldr	r3, [r7, #20]
 8003b5e:	409a      	lsls	r2, r3
 8003b60:	0013      	movs	r3, r2
 8003b62:	43da      	mvns	r2, r3
 8003b64:	693b      	ldr	r3, [r7, #16]
 8003b66:	4013      	ands	r3, r2
 8003b68:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003b6a:	683b      	ldr	r3, [r7, #0]
 8003b6c:	685b      	ldr	r3, [r3, #4]
 8003b6e:	091b      	lsrs	r3, r3, #4
 8003b70:	2201      	movs	r2, #1
 8003b72:	401a      	ands	r2, r3
 8003b74:	697b      	ldr	r3, [r7, #20]
 8003b76:	409a      	lsls	r2, r3
 8003b78:	0013      	movs	r3, r2
 8003b7a:	693a      	ldr	r2, [r7, #16]
 8003b7c:	4313      	orrs	r3, r2
 8003b7e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	693a      	ldr	r2, [r7, #16]
 8003b84:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003b86:	683b      	ldr	r3, [r7, #0]
 8003b88:	685b      	ldr	r3, [r3, #4]
 8003b8a:	2203      	movs	r2, #3
 8003b8c:	4013      	ands	r3, r2
 8003b8e:	2b03      	cmp	r3, #3
 8003b90:	d017      	beq.n	8003bc2 <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	68db      	ldr	r3, [r3, #12]
 8003b96:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003b98:	697b      	ldr	r3, [r7, #20]
 8003b9a:	005b      	lsls	r3, r3, #1
 8003b9c:	2203      	movs	r2, #3
 8003b9e:	409a      	lsls	r2, r3
 8003ba0:	0013      	movs	r3, r2
 8003ba2:	43da      	mvns	r2, r3
 8003ba4:	693b      	ldr	r3, [r7, #16]
 8003ba6:	4013      	ands	r3, r2
 8003ba8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003baa:	683b      	ldr	r3, [r7, #0]
 8003bac:	689a      	ldr	r2, [r3, #8]
 8003bae:	697b      	ldr	r3, [r7, #20]
 8003bb0:	005b      	lsls	r3, r3, #1
 8003bb2:	409a      	lsls	r2, r3
 8003bb4:	0013      	movs	r3, r2
 8003bb6:	693a      	ldr	r2, [r7, #16]
 8003bb8:	4313      	orrs	r3, r2
 8003bba:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	693a      	ldr	r2, [r7, #16]
 8003bc0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003bc2:	683b      	ldr	r3, [r7, #0]
 8003bc4:	685b      	ldr	r3, [r3, #4]
 8003bc6:	2203      	movs	r2, #3
 8003bc8:	4013      	ands	r3, r2
 8003bca:	2b02      	cmp	r3, #2
 8003bcc:	d123      	bne.n	8003c16 <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003bce:	697b      	ldr	r3, [r7, #20]
 8003bd0:	08da      	lsrs	r2, r3, #3
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	3208      	adds	r2, #8
 8003bd6:	0092      	lsls	r2, r2, #2
 8003bd8:	58d3      	ldr	r3, [r2, r3]
 8003bda:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8003bdc:	697b      	ldr	r3, [r7, #20]
 8003bde:	2207      	movs	r2, #7
 8003be0:	4013      	ands	r3, r2
 8003be2:	009b      	lsls	r3, r3, #2
 8003be4:	220f      	movs	r2, #15
 8003be6:	409a      	lsls	r2, r3
 8003be8:	0013      	movs	r3, r2
 8003bea:	43da      	mvns	r2, r3
 8003bec:	693b      	ldr	r3, [r7, #16]
 8003bee:	4013      	ands	r3, r2
 8003bf0:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8003bf2:	683b      	ldr	r3, [r7, #0]
 8003bf4:	691a      	ldr	r2, [r3, #16]
 8003bf6:	697b      	ldr	r3, [r7, #20]
 8003bf8:	2107      	movs	r1, #7
 8003bfa:	400b      	ands	r3, r1
 8003bfc:	009b      	lsls	r3, r3, #2
 8003bfe:	409a      	lsls	r2, r3
 8003c00:	0013      	movs	r3, r2
 8003c02:	693a      	ldr	r2, [r7, #16]
 8003c04:	4313      	orrs	r3, r2
 8003c06:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8003c08:	697b      	ldr	r3, [r7, #20]
 8003c0a:	08da      	lsrs	r2, r3, #3
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	3208      	adds	r2, #8
 8003c10:	0092      	lsls	r2, r2, #2
 8003c12:	6939      	ldr	r1, [r7, #16]
 8003c14:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003c1c:	697b      	ldr	r3, [r7, #20]
 8003c1e:	005b      	lsls	r3, r3, #1
 8003c20:	2203      	movs	r2, #3
 8003c22:	409a      	lsls	r2, r3
 8003c24:	0013      	movs	r3, r2
 8003c26:	43da      	mvns	r2, r3
 8003c28:	693b      	ldr	r3, [r7, #16]
 8003c2a:	4013      	ands	r3, r2
 8003c2c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003c2e:	683b      	ldr	r3, [r7, #0]
 8003c30:	685b      	ldr	r3, [r3, #4]
 8003c32:	2203      	movs	r2, #3
 8003c34:	401a      	ands	r2, r3
 8003c36:	697b      	ldr	r3, [r7, #20]
 8003c38:	005b      	lsls	r3, r3, #1
 8003c3a:	409a      	lsls	r2, r3
 8003c3c:	0013      	movs	r3, r2
 8003c3e:	693a      	ldr	r2, [r7, #16]
 8003c40:	4313      	orrs	r3, r2
 8003c42:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	693a      	ldr	r2, [r7, #16]
 8003c48:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003c4a:	683b      	ldr	r3, [r7, #0]
 8003c4c:	685a      	ldr	r2, [r3, #4]
 8003c4e:	23c0      	movs	r3, #192	; 0xc0
 8003c50:	029b      	lsls	r3, r3, #10
 8003c52:	4013      	ands	r3, r2
 8003c54:	d100      	bne.n	8003c58 <HAL_GPIO_Init+0x17c>
 8003c56:	e094      	b.n	8003d82 <HAL_GPIO_Init+0x2a6>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003c58:	4b51      	ldr	r3, [pc, #324]	; (8003da0 <HAL_GPIO_Init+0x2c4>)
 8003c5a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003c5c:	4b50      	ldr	r3, [pc, #320]	; (8003da0 <HAL_GPIO_Init+0x2c4>)
 8003c5e:	2101      	movs	r1, #1
 8003c60:	430a      	orrs	r2, r1
 8003c62:	635a      	str	r2, [r3, #52]	; 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 8003c64:	4a4f      	ldr	r2, [pc, #316]	; (8003da4 <HAL_GPIO_Init+0x2c8>)
 8003c66:	697b      	ldr	r3, [r7, #20]
 8003c68:	089b      	lsrs	r3, r3, #2
 8003c6a:	3302      	adds	r3, #2
 8003c6c:	009b      	lsls	r3, r3, #2
 8003c6e:	589b      	ldr	r3, [r3, r2]
 8003c70:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8003c72:	697b      	ldr	r3, [r7, #20]
 8003c74:	2203      	movs	r2, #3
 8003c76:	4013      	ands	r3, r2
 8003c78:	009b      	lsls	r3, r3, #2
 8003c7a:	220f      	movs	r2, #15
 8003c7c:	409a      	lsls	r2, r3
 8003c7e:	0013      	movs	r3, r2
 8003c80:	43da      	mvns	r2, r3
 8003c82:	693b      	ldr	r3, [r7, #16]
 8003c84:	4013      	ands	r3, r2
 8003c86:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8003c88:	687a      	ldr	r2, [r7, #4]
 8003c8a:	23a0      	movs	r3, #160	; 0xa0
 8003c8c:	05db      	lsls	r3, r3, #23
 8003c8e:	429a      	cmp	r2, r3
 8003c90:	d013      	beq.n	8003cba <HAL_GPIO_Init+0x1de>
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	4a44      	ldr	r2, [pc, #272]	; (8003da8 <HAL_GPIO_Init+0x2cc>)
 8003c96:	4293      	cmp	r3, r2
 8003c98:	d00d      	beq.n	8003cb6 <HAL_GPIO_Init+0x1da>
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	4a43      	ldr	r2, [pc, #268]	; (8003dac <HAL_GPIO_Init+0x2d0>)
 8003c9e:	4293      	cmp	r3, r2
 8003ca0:	d007      	beq.n	8003cb2 <HAL_GPIO_Init+0x1d6>
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	4a42      	ldr	r2, [pc, #264]	; (8003db0 <HAL_GPIO_Init+0x2d4>)
 8003ca6:	4293      	cmp	r3, r2
 8003ca8:	d101      	bne.n	8003cae <HAL_GPIO_Init+0x1d2>
 8003caa:	2305      	movs	r3, #5
 8003cac:	e006      	b.n	8003cbc <HAL_GPIO_Init+0x1e0>
 8003cae:	2306      	movs	r3, #6
 8003cb0:	e004      	b.n	8003cbc <HAL_GPIO_Init+0x1e0>
 8003cb2:	2302      	movs	r3, #2
 8003cb4:	e002      	b.n	8003cbc <HAL_GPIO_Init+0x1e0>
 8003cb6:	2301      	movs	r3, #1
 8003cb8:	e000      	b.n	8003cbc <HAL_GPIO_Init+0x1e0>
 8003cba:	2300      	movs	r3, #0
 8003cbc:	697a      	ldr	r2, [r7, #20]
 8003cbe:	2103      	movs	r1, #3
 8003cc0:	400a      	ands	r2, r1
 8003cc2:	0092      	lsls	r2, r2, #2
 8003cc4:	4093      	lsls	r3, r2
 8003cc6:	693a      	ldr	r2, [r7, #16]
 8003cc8:	4313      	orrs	r3, r2
 8003cca:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003ccc:	4935      	ldr	r1, [pc, #212]	; (8003da4 <HAL_GPIO_Init+0x2c8>)
 8003cce:	697b      	ldr	r3, [r7, #20]
 8003cd0:	089b      	lsrs	r3, r3, #2
 8003cd2:	3302      	adds	r3, #2
 8003cd4:	009b      	lsls	r3, r3, #2
 8003cd6:	693a      	ldr	r2, [r7, #16]
 8003cd8:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003cda:	4b36      	ldr	r3, [pc, #216]	; (8003db4 <HAL_GPIO_Init+0x2d8>)
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	43da      	mvns	r2, r3
 8003ce4:	693b      	ldr	r3, [r7, #16]
 8003ce6:	4013      	ands	r3, r2
 8003ce8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003cea:	683b      	ldr	r3, [r7, #0]
 8003cec:	685a      	ldr	r2, [r3, #4]
 8003cee:	2380      	movs	r3, #128	; 0x80
 8003cf0:	025b      	lsls	r3, r3, #9
 8003cf2:	4013      	ands	r3, r2
 8003cf4:	d003      	beq.n	8003cfe <HAL_GPIO_Init+0x222>
        {
          temp |= iocurrent;
 8003cf6:	693a      	ldr	r2, [r7, #16]
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	4313      	orrs	r3, r2
 8003cfc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8003cfe:	4b2d      	ldr	r3, [pc, #180]	; (8003db4 <HAL_GPIO_Init+0x2d8>)
 8003d00:	693a      	ldr	r2, [r7, #16]
 8003d02:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8003d04:	4b2b      	ldr	r3, [pc, #172]	; (8003db4 <HAL_GPIO_Init+0x2d8>)
 8003d06:	685b      	ldr	r3, [r3, #4]
 8003d08:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	43da      	mvns	r2, r3
 8003d0e:	693b      	ldr	r3, [r7, #16]
 8003d10:	4013      	ands	r3, r2
 8003d12:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003d14:	683b      	ldr	r3, [r7, #0]
 8003d16:	685a      	ldr	r2, [r3, #4]
 8003d18:	2380      	movs	r3, #128	; 0x80
 8003d1a:	029b      	lsls	r3, r3, #10
 8003d1c:	4013      	ands	r3, r2
 8003d1e:	d003      	beq.n	8003d28 <HAL_GPIO_Init+0x24c>
        {
          temp |= iocurrent;
 8003d20:	693a      	ldr	r2, [r7, #16]
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	4313      	orrs	r3, r2
 8003d26:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8003d28:	4b22      	ldr	r3, [pc, #136]	; (8003db4 <HAL_GPIO_Init+0x2d8>)
 8003d2a:	693a      	ldr	r2, [r7, #16]
 8003d2c:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003d2e:	4b21      	ldr	r3, [pc, #132]	; (8003db4 <HAL_GPIO_Init+0x2d8>)
 8003d30:	689b      	ldr	r3, [r3, #8]
 8003d32:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	43da      	mvns	r2, r3
 8003d38:	693b      	ldr	r3, [r7, #16]
 8003d3a:	4013      	ands	r3, r2
 8003d3c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003d3e:	683b      	ldr	r3, [r7, #0]
 8003d40:	685a      	ldr	r2, [r3, #4]
 8003d42:	2380      	movs	r3, #128	; 0x80
 8003d44:	035b      	lsls	r3, r3, #13
 8003d46:	4013      	ands	r3, r2
 8003d48:	d003      	beq.n	8003d52 <HAL_GPIO_Init+0x276>
        {
          temp |= iocurrent;
 8003d4a:	693a      	ldr	r2, [r7, #16]
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	4313      	orrs	r3, r2
 8003d50:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8003d52:	4b18      	ldr	r3, [pc, #96]	; (8003db4 <HAL_GPIO_Init+0x2d8>)
 8003d54:	693a      	ldr	r2, [r7, #16]
 8003d56:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8003d58:	4b16      	ldr	r3, [pc, #88]	; (8003db4 <HAL_GPIO_Init+0x2d8>)
 8003d5a:	68db      	ldr	r3, [r3, #12]
 8003d5c:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	43da      	mvns	r2, r3
 8003d62:	693b      	ldr	r3, [r7, #16]
 8003d64:	4013      	ands	r3, r2
 8003d66:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003d68:	683b      	ldr	r3, [r7, #0]
 8003d6a:	685a      	ldr	r2, [r3, #4]
 8003d6c:	2380      	movs	r3, #128	; 0x80
 8003d6e:	039b      	lsls	r3, r3, #14
 8003d70:	4013      	ands	r3, r2
 8003d72:	d003      	beq.n	8003d7c <HAL_GPIO_Init+0x2a0>
        {
          temp |= iocurrent;
 8003d74:	693a      	ldr	r2, [r7, #16]
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	4313      	orrs	r3, r2
 8003d7a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8003d7c:	4b0d      	ldr	r3, [pc, #52]	; (8003db4 <HAL_GPIO_Init+0x2d8>)
 8003d7e:	693a      	ldr	r2, [r7, #16]
 8003d80:	60da      	str	r2, [r3, #12]
      }
    }
    position++;
 8003d82:	697b      	ldr	r3, [r7, #20]
 8003d84:	3301      	adds	r3, #1
 8003d86:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8003d88:	683b      	ldr	r3, [r7, #0]
 8003d8a:	681a      	ldr	r2, [r3, #0]
 8003d8c:	697b      	ldr	r3, [r7, #20]
 8003d8e:	40da      	lsrs	r2, r3
 8003d90:	1e13      	subs	r3, r2, #0
 8003d92:	d000      	beq.n	8003d96 <HAL_GPIO_Init+0x2ba>
 8003d94:	e6ae      	b.n	8003af4 <HAL_GPIO_Init+0x18>
  }
}
 8003d96:	46c0      	nop			; (mov r8, r8)
 8003d98:	46c0      	nop			; (mov r8, r8)
 8003d9a:	46bd      	mov	sp, r7
 8003d9c:	b006      	add	sp, #24
 8003d9e:	bd80      	pop	{r7, pc}
 8003da0:	40021000 	.word	0x40021000
 8003da4:	40010000 	.word	0x40010000
 8003da8:	50000400 	.word	0x50000400
 8003dac:	50000800 	.word	0x50000800
 8003db0:	50001c00 	.word	0x50001c00
 8003db4:	40010400 	.word	0x40010400

08003db8 <HAL_GPIO_DeInit>:
  *                   This parameter can be one of GPIO_PIN_x where x can be (0..15).
  *                   All port bits are not necessarily available on all GPIOs.
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8003db8:	b580      	push	{r7, lr}
 8003dba:	b086      	sub	sp, #24
 8003dbc:	af00      	add	r7, sp, #0
 8003dbe:	6078      	str	r0, [r7, #4]
 8003dc0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8003dc2:	2300      	movs	r3, #0
 8003dc4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003dc6:	2300      	movs	r3, #0
 8003dc8:	613b      	str	r3, [r7, #16]
  uint32_t tmp = 0x00U;
 8003dca:	2300      	movs	r3, #0
 8003dcc:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0)
 8003dce:	e0b0      	b.n	8003f32 <HAL_GPIO_DeInit+0x17a>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Pin) & (1U << position);
 8003dd0:	2201      	movs	r2, #1
 8003dd2:	697b      	ldr	r3, [r7, #20]
 8003dd4:	409a      	lsls	r2, r3
 8003dd6:	683b      	ldr	r3, [r7, #0]
 8003dd8:	4013      	ands	r3, r2
 8003dda:	613b      	str	r3, [r7, #16]

    if (iocurrent)
 8003ddc:	693b      	ldr	r3, [r7, #16]
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d100      	bne.n	8003de4 <HAL_GPIO_DeInit+0x2c>
 8003de2:	e0a3      	b.n	8003f2c <HAL_GPIO_DeInit+0x174>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2U];
 8003de4:	4a58      	ldr	r2, [pc, #352]	; (8003f48 <HAL_GPIO_DeInit+0x190>)
 8003de6:	697b      	ldr	r3, [r7, #20]
 8003de8:	089b      	lsrs	r3, r3, #2
 8003dea:	3302      	adds	r3, #2
 8003dec:	009b      	lsls	r3, r3, #2
 8003dee:	589b      	ldr	r3, [r3, r2]
 8003df0:	60fb      	str	r3, [r7, #12]
      tmp &= ((0x0FUL) << (4U * (position & 0x03U)));
 8003df2:	697b      	ldr	r3, [r7, #20]
 8003df4:	2203      	movs	r2, #3
 8003df6:	4013      	ands	r3, r2
 8003df8:	009b      	lsls	r3, r3, #2
 8003dfa:	220f      	movs	r2, #15
 8003dfc:	409a      	lsls	r2, r3
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	4013      	ands	r3, r2
 8003e02:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 8003e04:	687a      	ldr	r2, [r7, #4]
 8003e06:	23a0      	movs	r3, #160	; 0xa0
 8003e08:	05db      	lsls	r3, r3, #23
 8003e0a:	429a      	cmp	r2, r3
 8003e0c:	d013      	beq.n	8003e36 <HAL_GPIO_DeInit+0x7e>
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	4a4e      	ldr	r2, [pc, #312]	; (8003f4c <HAL_GPIO_DeInit+0x194>)
 8003e12:	4293      	cmp	r3, r2
 8003e14:	d00d      	beq.n	8003e32 <HAL_GPIO_DeInit+0x7a>
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	4a4d      	ldr	r2, [pc, #308]	; (8003f50 <HAL_GPIO_DeInit+0x198>)
 8003e1a:	4293      	cmp	r3, r2
 8003e1c:	d007      	beq.n	8003e2e <HAL_GPIO_DeInit+0x76>
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	4a4c      	ldr	r2, [pc, #304]	; (8003f54 <HAL_GPIO_DeInit+0x19c>)
 8003e22:	4293      	cmp	r3, r2
 8003e24:	d101      	bne.n	8003e2a <HAL_GPIO_DeInit+0x72>
 8003e26:	2305      	movs	r3, #5
 8003e28:	e006      	b.n	8003e38 <HAL_GPIO_DeInit+0x80>
 8003e2a:	2306      	movs	r3, #6
 8003e2c:	e004      	b.n	8003e38 <HAL_GPIO_DeInit+0x80>
 8003e2e:	2302      	movs	r3, #2
 8003e30:	e002      	b.n	8003e38 <HAL_GPIO_DeInit+0x80>
 8003e32:	2301      	movs	r3, #1
 8003e34:	e000      	b.n	8003e38 <HAL_GPIO_DeInit+0x80>
 8003e36:	2300      	movs	r3, #0
 8003e38:	697a      	ldr	r2, [r7, #20]
 8003e3a:	2103      	movs	r1, #3
 8003e3c:	400a      	ands	r2, r1
 8003e3e:	0092      	lsls	r2, r2, #2
 8003e40:	4093      	lsls	r3, r2
 8003e42:	68fa      	ldr	r2, [r7, #12]
 8003e44:	429a      	cmp	r2, r3
 8003e46:	d132      	bne.n	8003eae <HAL_GPIO_DeInit+0xf6>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8003e48:	4b43      	ldr	r3, [pc, #268]	; (8003f58 <HAL_GPIO_DeInit+0x1a0>)
 8003e4a:	681a      	ldr	r2, [r3, #0]
 8003e4c:	693b      	ldr	r3, [r7, #16]
 8003e4e:	43d9      	mvns	r1, r3
 8003e50:	4b41      	ldr	r3, [pc, #260]	; (8003f58 <HAL_GPIO_DeInit+0x1a0>)
 8003e52:	400a      	ands	r2, r1
 8003e54:	601a      	str	r2, [r3, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8003e56:	4b40      	ldr	r3, [pc, #256]	; (8003f58 <HAL_GPIO_DeInit+0x1a0>)
 8003e58:	685a      	ldr	r2, [r3, #4]
 8003e5a:	693b      	ldr	r3, [r7, #16]
 8003e5c:	43d9      	mvns	r1, r3
 8003e5e:	4b3e      	ldr	r3, [pc, #248]	; (8003f58 <HAL_GPIO_DeInit+0x1a0>)
 8003e60:	400a      	ands	r2, r1
 8003e62:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8003e64:	4b3c      	ldr	r3, [pc, #240]	; (8003f58 <HAL_GPIO_DeInit+0x1a0>)
 8003e66:	689a      	ldr	r2, [r3, #8]
 8003e68:	693b      	ldr	r3, [r7, #16]
 8003e6a:	43d9      	mvns	r1, r3
 8003e6c:	4b3a      	ldr	r3, [pc, #232]	; (8003f58 <HAL_GPIO_DeInit+0x1a0>)
 8003e6e:	400a      	ands	r2, r1
 8003e70:	609a      	str	r2, [r3, #8]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8003e72:	4b39      	ldr	r3, [pc, #228]	; (8003f58 <HAL_GPIO_DeInit+0x1a0>)
 8003e74:	68da      	ldr	r2, [r3, #12]
 8003e76:	693b      	ldr	r3, [r7, #16]
 8003e78:	43d9      	mvns	r1, r3
 8003e7a:	4b37      	ldr	r3, [pc, #220]	; (8003f58 <HAL_GPIO_DeInit+0x1a0>)
 8003e7c:	400a      	ands	r2, r1
 8003e7e:	60da      	str	r2, [r3, #12]
        
        tmp = (0x0FUL) << (4U * (position & 0x03U));
 8003e80:	697b      	ldr	r3, [r7, #20]
 8003e82:	2203      	movs	r2, #3
 8003e84:	4013      	ands	r3, r2
 8003e86:	009b      	lsls	r3, r3, #2
 8003e88:	220f      	movs	r2, #15
 8003e8a:	409a      	lsls	r2, r3
 8003e8c:	0013      	movs	r3, r2
 8003e8e:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8003e90:	4a2d      	ldr	r2, [pc, #180]	; (8003f48 <HAL_GPIO_DeInit+0x190>)
 8003e92:	697b      	ldr	r3, [r7, #20]
 8003e94:	089b      	lsrs	r3, r3, #2
 8003e96:	3302      	adds	r3, #2
 8003e98:	009b      	lsls	r3, r3, #2
 8003e9a:	589a      	ldr	r2, [r3, r2]
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	43d9      	mvns	r1, r3
 8003ea0:	4829      	ldr	r0, [pc, #164]	; (8003f48 <HAL_GPIO_DeInit+0x190>)
 8003ea2:	697b      	ldr	r3, [r7, #20]
 8003ea4:	089b      	lsrs	r3, r3, #2
 8003ea6:	400a      	ands	r2, r1
 8003ea8:	3302      	adds	r3, #2
 8003eaa:	009b      	lsls	r3, r3, #2
 8003eac:	501a      	str	r2, [r3, r0]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floting Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2U));
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681a      	ldr	r2, [r3, #0]
 8003eb2:	697b      	ldr	r3, [r7, #20]
 8003eb4:	005b      	lsls	r3, r3, #1
 8003eb6:	2103      	movs	r1, #3
 8003eb8:	4099      	lsls	r1, r3
 8003eba:	000b      	movs	r3, r1
 8003ebc:	431a      	orrs	r2, r3
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8003ec2:	697b      	ldr	r3, [r7, #20]
 8003ec4:	08da      	lsrs	r2, r3, #3
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	3208      	adds	r2, #8
 8003eca:	0092      	lsls	r2, r2, #2
 8003ecc:	58d3      	ldr	r3, [r2, r3]
 8003ece:	697a      	ldr	r2, [r7, #20]
 8003ed0:	2107      	movs	r1, #7
 8003ed2:	400a      	ands	r2, r1
 8003ed4:	0092      	lsls	r2, r2, #2
 8003ed6:	210f      	movs	r1, #15
 8003ed8:	4091      	lsls	r1, r2
 8003eda:	000a      	movs	r2, r1
 8003edc:	43d1      	mvns	r1, r2
 8003ede:	697a      	ldr	r2, [r7, #20]
 8003ee0:	08d2      	lsrs	r2, r2, #3
 8003ee2:	4019      	ands	r1, r3
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	3208      	adds	r2, #8
 8003ee8:	0092      	lsls	r2, r2, #2
 8003eea:	50d1      	str	r1, [r2, r3]

      /* Deactivate the Pull-up oand Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	68db      	ldr	r3, [r3, #12]
 8003ef0:	697a      	ldr	r2, [r7, #20]
 8003ef2:	0052      	lsls	r2, r2, #1
 8003ef4:	2103      	movs	r1, #3
 8003ef6:	4091      	lsls	r1, r2
 8003ef8:	000a      	movs	r2, r1
 8003efa:	43d2      	mvns	r2, r2
 8003efc:	401a      	ands	r2, r3
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position);
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	685b      	ldr	r3, [r3, #4]
 8003f06:	2101      	movs	r1, #1
 8003f08:	697a      	ldr	r2, [r7, #20]
 8003f0a:	4091      	lsls	r1, r2
 8003f0c:	000a      	movs	r2, r1
 8003f0e:	43d2      	mvns	r2, r2
 8003f10:	401a      	ands	r2, r3
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	689b      	ldr	r3, [r3, #8]
 8003f1a:	697a      	ldr	r2, [r7, #20]
 8003f1c:	0052      	lsls	r2, r2, #1
 8003f1e:	2103      	movs	r1, #3
 8003f20:	4091      	lsls	r1, r2
 8003f22:	000a      	movs	r2, r1
 8003f24:	43d2      	mvns	r2, r2
 8003f26:	401a      	ands	r2, r3
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	609a      	str	r2, [r3, #8]
    }
    position++;
 8003f2c:	697b      	ldr	r3, [r7, #20]
 8003f2e:	3301      	adds	r3, #1
 8003f30:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0)
 8003f32:	683a      	ldr	r2, [r7, #0]
 8003f34:	697b      	ldr	r3, [r7, #20]
 8003f36:	40da      	lsrs	r2, r3
 8003f38:	1e13      	subs	r3, r2, #0
 8003f3a:	d000      	beq.n	8003f3e <HAL_GPIO_DeInit+0x186>
 8003f3c:	e748      	b.n	8003dd0 <HAL_GPIO_DeInit+0x18>
  }
}
 8003f3e:	46c0      	nop			; (mov r8, r8)
 8003f40:	46c0      	nop			; (mov r8, r8)
 8003f42:	46bd      	mov	sp, r7
 8003f44:	b006      	add	sp, #24
 8003f46:	bd80      	pop	{r7, pc}
 8003f48:	40010000 	.word	0x40010000
 8003f4c:	50000400 	.word	0x50000400
 8003f50:	50000800 	.word	0x50000800
 8003f54:	50001c00 	.word	0x50001c00
 8003f58:	40010400 	.word	0x40010400

08003f5c <HAL_GPIO_ReadPin>:
  *                   This parameter can be GPIO_PIN_x where x can be (0..15).
  *                   All port bits are not necessarily available on all GPIOs.
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003f5c:	b580      	push	{r7, lr}
 8003f5e:	b084      	sub	sp, #16
 8003f60:	af00      	add	r7, sp, #0
 8003f62:	6078      	str	r0, [r7, #4]
 8003f64:	000a      	movs	r2, r1
 8003f66:	1cbb      	adds	r3, r7, #2
 8003f68:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	691b      	ldr	r3, [r3, #16]
 8003f6e:	1cba      	adds	r2, r7, #2
 8003f70:	8812      	ldrh	r2, [r2, #0]
 8003f72:	4013      	ands	r3, r2
 8003f74:	d004      	beq.n	8003f80 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8003f76:	230f      	movs	r3, #15
 8003f78:	18fb      	adds	r3, r7, r3
 8003f7a:	2201      	movs	r2, #1
 8003f7c:	701a      	strb	r2, [r3, #0]
 8003f7e:	e003      	b.n	8003f88 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003f80:	230f      	movs	r3, #15
 8003f82:	18fb      	adds	r3, r7, r3
 8003f84:	2200      	movs	r2, #0
 8003f86:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8003f88:	230f      	movs	r3, #15
 8003f8a:	18fb      	adds	r3, r7, r3
 8003f8c:	781b      	ldrb	r3, [r3, #0]
}
 8003f8e:	0018      	movs	r0, r3
 8003f90:	46bd      	mov	sp, r7
 8003f92:	b004      	add	sp, #16
 8003f94:	bd80      	pop	{r7, pc}

08003f96 <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003f96:	b580      	push	{r7, lr}
 8003f98:	b082      	sub	sp, #8
 8003f9a:	af00      	add	r7, sp, #0
 8003f9c:	6078      	str	r0, [r7, #4]
 8003f9e:	0008      	movs	r0, r1
 8003fa0:	0011      	movs	r1, r2
 8003fa2:	1cbb      	adds	r3, r7, #2
 8003fa4:	1c02      	adds	r2, r0, #0
 8003fa6:	801a      	strh	r2, [r3, #0]
 8003fa8:	1c7b      	adds	r3, r7, #1
 8003faa:	1c0a      	adds	r2, r1, #0
 8003fac:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003fae:	1c7b      	adds	r3, r7, #1
 8003fb0:	781b      	ldrb	r3, [r3, #0]
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d004      	beq.n	8003fc0 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003fb6:	1cbb      	adds	r3, r7, #2
 8003fb8:	881a      	ldrh	r2, [r3, #0]
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8003fbe:	e003      	b.n	8003fc8 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 8003fc0:	1cbb      	adds	r3, r7, #2
 8003fc2:	881a      	ldrh	r2, [r3, #0]
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003fc8:	46c0      	nop			; (mov r8, r8)
 8003fca:	46bd      	mov	sp, r7
 8003fcc:	b002      	add	sp, #8
 8003fce:	bd80      	pop	{r7, pc}

08003fd0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003fd0:	b580      	push	{r7, lr}
 8003fd2:	b082      	sub	sp, #8
 8003fd4:	af00      	add	r7, sp, #0
 8003fd6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d101      	bne.n	8003fe2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003fde:	2301      	movs	r3, #1
 8003fe0:	e082      	b.n	80040e8 <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	2241      	movs	r2, #65	; 0x41
 8003fe6:	5c9b      	ldrb	r3, [r3, r2]
 8003fe8:	b2db      	uxtb	r3, r3
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d107      	bne.n	8003ffe <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	2240      	movs	r2, #64	; 0x40
 8003ff2:	2100      	movs	r1, #0
 8003ff4:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	0018      	movs	r0, r3
 8003ffa:	f7fe fca9 	bl	8002950 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	2241      	movs	r2, #65	; 0x41
 8004002:	2124      	movs	r1, #36	; 0x24
 8004004:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	681a      	ldr	r2, [r3, #0]
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	2101      	movs	r1, #1
 8004012:	438a      	bics	r2, r1
 8004014:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	685a      	ldr	r2, [r3, #4]
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	4934      	ldr	r1, [pc, #208]	; (80040f0 <HAL_I2C_Init+0x120>)
 8004020:	400a      	ands	r2, r1
 8004022:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	689a      	ldr	r2, [r3, #8]
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	4931      	ldr	r1, [pc, #196]	; (80040f4 <HAL_I2C_Init+0x124>)
 8004030:	400a      	ands	r2, r1
 8004032:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	68db      	ldr	r3, [r3, #12]
 8004038:	2b01      	cmp	r3, #1
 800403a:	d108      	bne.n	800404e <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	689a      	ldr	r2, [r3, #8]
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	2180      	movs	r1, #128	; 0x80
 8004046:	0209      	lsls	r1, r1, #8
 8004048:	430a      	orrs	r2, r1
 800404a:	609a      	str	r2, [r3, #8]
 800404c:	e007      	b.n	800405e <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	689a      	ldr	r2, [r3, #8]
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	2184      	movs	r1, #132	; 0x84
 8004058:	0209      	lsls	r1, r1, #8
 800405a:	430a      	orrs	r2, r1
 800405c:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	68db      	ldr	r3, [r3, #12]
 8004062:	2b02      	cmp	r3, #2
 8004064:	d104      	bne.n	8004070 <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	2280      	movs	r2, #128	; 0x80
 800406c:	0112      	lsls	r2, r2, #4
 800406e:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	685a      	ldr	r2, [r3, #4]
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	491f      	ldr	r1, [pc, #124]	; (80040f8 <HAL_I2C_Init+0x128>)
 800407c:	430a      	orrs	r2, r1
 800407e:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	68da      	ldr	r2, [r3, #12]
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	491a      	ldr	r1, [pc, #104]	; (80040f4 <HAL_I2C_Init+0x124>)
 800408c:	400a      	ands	r2, r1
 800408e:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	691a      	ldr	r2, [r3, #16]
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	695b      	ldr	r3, [r3, #20]
 8004098:	431a      	orrs	r2, r3
 800409a:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	699b      	ldr	r3, [r3, #24]
 80040a0:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	430a      	orrs	r2, r1
 80040a8:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	69d9      	ldr	r1, [r3, #28]
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	6a1a      	ldr	r2, [r3, #32]
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	430a      	orrs	r2, r1
 80040b8:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	681a      	ldr	r2, [r3, #0]
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	2101      	movs	r1, #1
 80040c6:	430a      	orrs	r2, r1
 80040c8:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	2200      	movs	r2, #0
 80040ce:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	2241      	movs	r2, #65	; 0x41
 80040d4:	2120      	movs	r1, #32
 80040d6:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	2200      	movs	r2, #0
 80040dc:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	2242      	movs	r2, #66	; 0x42
 80040e2:	2100      	movs	r1, #0
 80040e4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80040e6:	2300      	movs	r3, #0
}
 80040e8:	0018      	movs	r0, r3
 80040ea:	46bd      	mov	sp, r7
 80040ec:	b002      	add	sp, #8
 80040ee:	bd80      	pop	{r7, pc}
 80040f0:	f0ffffff 	.word	0xf0ffffff
 80040f4:	ffff7fff 	.word	0xffff7fff
 80040f8:	02008000 	.word	0x02008000

080040fc <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 80040fc:	b580      	push	{r7, lr}
 80040fe:	b082      	sub	sp, #8
 8004100:	af00      	add	r7, sp, #0
 8004102:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	2b00      	cmp	r3, #0
 8004108:	d101      	bne.n	800410e <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 800410a:	2301      	movs	r3, #1
 800410c:	e022      	b.n	8004154 <HAL_I2C_DeInit+0x58>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	2241      	movs	r2, #65	; 0x41
 8004112:	2124      	movs	r1, #36	; 0x24
 8004114:	5499      	strb	r1, [r3, r2]

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	681a      	ldr	r2, [r3, #0]
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	2101      	movs	r1, #1
 8004122:	438a      	bics	r2, r1
 8004124:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	0018      	movs	r0, r3
 800412a:	f7fe fc55 	bl	80029d8 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	2200      	movs	r2, #0
 8004132:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	2241      	movs	r2, #65	; 0x41
 8004138:	2100      	movs	r1, #0
 800413a:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	2200      	movs	r2, #0
 8004140:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	2242      	movs	r2, #66	; 0x42
 8004146:	2100      	movs	r1, #0
 8004148:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	2240      	movs	r2, #64	; 0x40
 800414e:	2100      	movs	r1, #0
 8004150:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004152:	2300      	movs	r3, #0
}
 8004154:	0018      	movs	r0, r3
 8004156:	46bd      	mov	sp, r7
 8004158:	b002      	add	sp, #8
 800415a:	bd80      	pop	{r7, pc}

0800415c <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 800415c:	b590      	push	{r4, r7, lr}
 800415e:	b089      	sub	sp, #36	; 0x24
 8004160:	af02      	add	r7, sp, #8
 8004162:	60f8      	str	r0, [r7, #12]
 8004164:	0008      	movs	r0, r1
 8004166:	607a      	str	r2, [r7, #4]
 8004168:	0019      	movs	r1, r3
 800416a:	230a      	movs	r3, #10
 800416c:	18fb      	adds	r3, r7, r3
 800416e:	1c02      	adds	r2, r0, #0
 8004170:	801a      	strh	r2, [r3, #0]
 8004172:	2308      	movs	r3, #8
 8004174:	18fb      	adds	r3, r7, r3
 8004176:	1c0a      	adds	r2, r1, #0
 8004178:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	2241      	movs	r2, #65	; 0x41
 800417e:	5c9b      	ldrb	r3, [r3, r2]
 8004180:	b2db      	uxtb	r3, r3
 8004182:	2b20      	cmp	r3, #32
 8004184:	d000      	beq.n	8004188 <HAL_I2C_Master_Transmit+0x2c>
 8004186:	e0e7      	b.n	8004358 <HAL_I2C_Master_Transmit+0x1fc>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	2240      	movs	r2, #64	; 0x40
 800418c:	5c9b      	ldrb	r3, [r3, r2]
 800418e:	2b01      	cmp	r3, #1
 8004190:	d101      	bne.n	8004196 <HAL_I2C_Master_Transmit+0x3a>
 8004192:	2302      	movs	r3, #2
 8004194:	e0e1      	b.n	800435a <HAL_I2C_Master_Transmit+0x1fe>
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	2240      	movs	r2, #64	; 0x40
 800419a:	2101      	movs	r1, #1
 800419c:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800419e:	f7fe fdfb 	bl	8002d98 <HAL_GetTick>
 80041a2:	0003      	movs	r3, r0
 80041a4:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80041a6:	2380      	movs	r3, #128	; 0x80
 80041a8:	0219      	lsls	r1, r3, #8
 80041aa:	68f8      	ldr	r0, [r7, #12]
 80041ac:	697b      	ldr	r3, [r7, #20]
 80041ae:	9300      	str	r3, [sp, #0]
 80041b0:	2319      	movs	r3, #25
 80041b2:	2201      	movs	r2, #1
 80041b4:	f000 fa04 	bl	80045c0 <I2C_WaitOnFlagUntilTimeout>
 80041b8:	1e03      	subs	r3, r0, #0
 80041ba:	d001      	beq.n	80041c0 <HAL_I2C_Master_Transmit+0x64>
    {
      return HAL_ERROR;
 80041bc:	2301      	movs	r3, #1
 80041be:	e0cc      	b.n	800435a <HAL_I2C_Master_Transmit+0x1fe>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	2241      	movs	r2, #65	; 0x41
 80041c4:	2121      	movs	r1, #33	; 0x21
 80041c6:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	2242      	movs	r2, #66	; 0x42
 80041cc:	2110      	movs	r1, #16
 80041ce:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	2200      	movs	r2, #0
 80041d4:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	687a      	ldr	r2, [r7, #4]
 80041da:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	2208      	movs	r2, #8
 80041e0:	18ba      	adds	r2, r7, r2
 80041e2:	8812      	ldrh	r2, [r2, #0]
 80041e4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	2200      	movs	r2, #0
 80041ea:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80041f0:	b29b      	uxth	r3, r3
 80041f2:	2bff      	cmp	r3, #255	; 0xff
 80041f4:	d911      	bls.n	800421a <HAL_I2C_Master_Transmit+0xbe>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	22ff      	movs	r2, #255	; 0xff
 80041fa:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004200:	b2da      	uxtb	r2, r3
 8004202:	2380      	movs	r3, #128	; 0x80
 8004204:	045c      	lsls	r4, r3, #17
 8004206:	230a      	movs	r3, #10
 8004208:	18fb      	adds	r3, r7, r3
 800420a:	8819      	ldrh	r1, [r3, #0]
 800420c:	68f8      	ldr	r0, [r7, #12]
 800420e:	4b55      	ldr	r3, [pc, #340]	; (8004364 <HAL_I2C_Master_Transmit+0x208>)
 8004210:	9300      	str	r3, [sp, #0]
 8004212:	0023      	movs	r3, r4
 8004214:	f000 fb74 	bl	8004900 <I2C_TransferConfig>
 8004218:	e075      	b.n	8004306 <HAL_I2C_Master_Transmit+0x1aa>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800421e:	b29a      	uxth	r2, r3
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004228:	b2da      	uxtb	r2, r3
 800422a:	2380      	movs	r3, #128	; 0x80
 800422c:	049c      	lsls	r4, r3, #18
 800422e:	230a      	movs	r3, #10
 8004230:	18fb      	adds	r3, r7, r3
 8004232:	8819      	ldrh	r1, [r3, #0]
 8004234:	68f8      	ldr	r0, [r7, #12]
 8004236:	4b4b      	ldr	r3, [pc, #300]	; (8004364 <HAL_I2C_Master_Transmit+0x208>)
 8004238:	9300      	str	r3, [sp, #0]
 800423a:	0023      	movs	r3, r4
 800423c:	f000 fb60 	bl	8004900 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8004240:	e061      	b.n	8004306 <HAL_I2C_Master_Transmit+0x1aa>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004242:	697a      	ldr	r2, [r7, #20]
 8004244:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	0018      	movs	r0, r3
 800424a:	f000 f9f8 	bl	800463e <I2C_WaitOnTXISFlagUntilTimeout>
 800424e:	1e03      	subs	r3, r0, #0
 8004250:	d001      	beq.n	8004256 <HAL_I2C_Master_Transmit+0xfa>
      {
        return HAL_ERROR;
 8004252:	2301      	movs	r3, #1
 8004254:	e081      	b.n	800435a <HAL_I2C_Master_Transmit+0x1fe>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800425a:	781a      	ldrb	r2, [r3, #0]
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004266:	1c5a      	adds	r2, r3, #1
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004270:	b29b      	uxth	r3, r3
 8004272:	3b01      	subs	r3, #1
 8004274:	b29a      	uxth	r2, r3
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800427e:	3b01      	subs	r3, #1
 8004280:	b29a      	uxth	r2, r3
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800428a:	b29b      	uxth	r3, r3
 800428c:	2b00      	cmp	r3, #0
 800428e:	d03a      	beq.n	8004306 <HAL_I2C_Master_Transmit+0x1aa>
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004294:	2b00      	cmp	r3, #0
 8004296:	d136      	bne.n	8004306 <HAL_I2C_Master_Transmit+0x1aa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004298:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800429a:	68f8      	ldr	r0, [r7, #12]
 800429c:	697b      	ldr	r3, [r7, #20]
 800429e:	9300      	str	r3, [sp, #0]
 80042a0:	0013      	movs	r3, r2
 80042a2:	2200      	movs	r2, #0
 80042a4:	2180      	movs	r1, #128	; 0x80
 80042a6:	f000 f98b 	bl	80045c0 <I2C_WaitOnFlagUntilTimeout>
 80042aa:	1e03      	subs	r3, r0, #0
 80042ac:	d001      	beq.n	80042b2 <HAL_I2C_Master_Transmit+0x156>
        {
          return HAL_ERROR;
 80042ae:	2301      	movs	r3, #1
 80042b0:	e053      	b.n	800435a <HAL_I2C_Master_Transmit+0x1fe>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80042b6:	b29b      	uxth	r3, r3
 80042b8:	2bff      	cmp	r3, #255	; 0xff
 80042ba:	d911      	bls.n	80042e0 <HAL_I2C_Master_Transmit+0x184>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	22ff      	movs	r2, #255	; 0xff
 80042c0:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80042c6:	b2da      	uxtb	r2, r3
 80042c8:	2380      	movs	r3, #128	; 0x80
 80042ca:	045c      	lsls	r4, r3, #17
 80042cc:	230a      	movs	r3, #10
 80042ce:	18fb      	adds	r3, r7, r3
 80042d0:	8819      	ldrh	r1, [r3, #0]
 80042d2:	68f8      	ldr	r0, [r7, #12]
 80042d4:	2300      	movs	r3, #0
 80042d6:	9300      	str	r3, [sp, #0]
 80042d8:	0023      	movs	r3, r4
 80042da:	f000 fb11 	bl	8004900 <I2C_TransferConfig>
 80042de:	e012      	b.n	8004306 <HAL_I2C_Master_Transmit+0x1aa>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80042e4:	b29a      	uxth	r2, r3
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80042ee:	b2da      	uxtb	r2, r3
 80042f0:	2380      	movs	r3, #128	; 0x80
 80042f2:	049c      	lsls	r4, r3, #18
 80042f4:	230a      	movs	r3, #10
 80042f6:	18fb      	adds	r3, r7, r3
 80042f8:	8819      	ldrh	r1, [r3, #0]
 80042fa:	68f8      	ldr	r0, [r7, #12]
 80042fc:	2300      	movs	r3, #0
 80042fe:	9300      	str	r3, [sp, #0]
 8004300:	0023      	movs	r3, r4
 8004302:	f000 fafd 	bl	8004900 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800430a:	b29b      	uxth	r3, r3
 800430c:	2b00      	cmp	r3, #0
 800430e:	d198      	bne.n	8004242 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004310:	697a      	ldr	r2, [r7, #20]
 8004312:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	0018      	movs	r0, r3
 8004318:	f000 f9d0 	bl	80046bc <I2C_WaitOnSTOPFlagUntilTimeout>
 800431c:	1e03      	subs	r3, r0, #0
 800431e:	d001      	beq.n	8004324 <HAL_I2C_Master_Transmit+0x1c8>
    {
      return HAL_ERROR;
 8004320:	2301      	movs	r3, #1
 8004322:	e01a      	b.n	800435a <HAL_I2C_Master_Transmit+0x1fe>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	2220      	movs	r2, #32
 800432a:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	685a      	ldr	r2, [r3, #4]
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	490c      	ldr	r1, [pc, #48]	; (8004368 <HAL_I2C_Master_Transmit+0x20c>)
 8004338:	400a      	ands	r2, r1
 800433a:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	2241      	movs	r2, #65	; 0x41
 8004340:	2120      	movs	r1, #32
 8004342:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	2242      	movs	r2, #66	; 0x42
 8004348:	2100      	movs	r1, #0
 800434a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	2240      	movs	r2, #64	; 0x40
 8004350:	2100      	movs	r1, #0
 8004352:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8004354:	2300      	movs	r3, #0
 8004356:	e000      	b.n	800435a <HAL_I2C_Master_Transmit+0x1fe>
  }
  else
  {
    return HAL_BUSY;
 8004358:	2302      	movs	r3, #2
  }
}
 800435a:	0018      	movs	r0, r3
 800435c:	46bd      	mov	sp, r7
 800435e:	b007      	add	sp, #28
 8004360:	bd90      	pop	{r4, r7, pc}
 8004362:	46c0      	nop			; (mov r8, r8)
 8004364:	80002000 	.word	0x80002000
 8004368:	fe00e800 	.word	0xfe00e800

0800436c <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 800436c:	b590      	push	{r4, r7, lr}
 800436e:	b089      	sub	sp, #36	; 0x24
 8004370:	af02      	add	r7, sp, #8
 8004372:	60f8      	str	r0, [r7, #12]
 8004374:	0008      	movs	r0, r1
 8004376:	607a      	str	r2, [r7, #4]
 8004378:	0019      	movs	r1, r3
 800437a:	230a      	movs	r3, #10
 800437c:	18fb      	adds	r3, r7, r3
 800437e:	1c02      	adds	r2, r0, #0
 8004380:	801a      	strh	r2, [r3, #0]
 8004382:	2308      	movs	r3, #8
 8004384:	18fb      	adds	r3, r7, r3
 8004386:	1c0a      	adds	r2, r1, #0
 8004388:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	2241      	movs	r2, #65	; 0x41
 800438e:	5c9b      	ldrb	r3, [r3, r2]
 8004390:	b2db      	uxtb	r3, r3
 8004392:	2b20      	cmp	r3, #32
 8004394:	d000      	beq.n	8004398 <HAL_I2C_Master_Receive+0x2c>
 8004396:	e0e8      	b.n	800456a <HAL_I2C_Master_Receive+0x1fe>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	2240      	movs	r2, #64	; 0x40
 800439c:	5c9b      	ldrb	r3, [r3, r2]
 800439e:	2b01      	cmp	r3, #1
 80043a0:	d101      	bne.n	80043a6 <HAL_I2C_Master_Receive+0x3a>
 80043a2:	2302      	movs	r3, #2
 80043a4:	e0e2      	b.n	800456c <HAL_I2C_Master_Receive+0x200>
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	2240      	movs	r2, #64	; 0x40
 80043aa:	2101      	movs	r1, #1
 80043ac:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80043ae:	f7fe fcf3 	bl	8002d98 <HAL_GetTick>
 80043b2:	0003      	movs	r3, r0
 80043b4:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80043b6:	2380      	movs	r3, #128	; 0x80
 80043b8:	0219      	lsls	r1, r3, #8
 80043ba:	68f8      	ldr	r0, [r7, #12]
 80043bc:	697b      	ldr	r3, [r7, #20]
 80043be:	9300      	str	r3, [sp, #0]
 80043c0:	2319      	movs	r3, #25
 80043c2:	2201      	movs	r2, #1
 80043c4:	f000 f8fc 	bl	80045c0 <I2C_WaitOnFlagUntilTimeout>
 80043c8:	1e03      	subs	r3, r0, #0
 80043ca:	d001      	beq.n	80043d0 <HAL_I2C_Master_Receive+0x64>
    {
      return HAL_ERROR;
 80043cc:	2301      	movs	r3, #1
 80043ce:	e0cd      	b.n	800456c <HAL_I2C_Master_Receive+0x200>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	2241      	movs	r2, #65	; 0x41
 80043d4:	2122      	movs	r1, #34	; 0x22
 80043d6:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	2242      	movs	r2, #66	; 0x42
 80043dc:	2110      	movs	r1, #16
 80043de:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	2200      	movs	r2, #0
 80043e4:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	687a      	ldr	r2, [r7, #4]
 80043ea:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	2208      	movs	r2, #8
 80043f0:	18ba      	adds	r2, r7, r2
 80043f2:	8812      	ldrh	r2, [r2, #0]
 80043f4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	2200      	movs	r2, #0
 80043fa:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004400:	b29b      	uxth	r3, r3
 8004402:	2bff      	cmp	r3, #255	; 0xff
 8004404:	d911      	bls.n	800442a <HAL_I2C_Master_Receive+0xbe>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	22ff      	movs	r2, #255	; 0xff
 800440a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004410:	b2da      	uxtb	r2, r3
 8004412:	2380      	movs	r3, #128	; 0x80
 8004414:	045c      	lsls	r4, r3, #17
 8004416:	230a      	movs	r3, #10
 8004418:	18fb      	adds	r3, r7, r3
 800441a:	8819      	ldrh	r1, [r3, #0]
 800441c:	68f8      	ldr	r0, [r7, #12]
 800441e:	4b55      	ldr	r3, [pc, #340]	; (8004574 <HAL_I2C_Master_Receive+0x208>)
 8004420:	9300      	str	r3, [sp, #0]
 8004422:	0023      	movs	r3, r4
 8004424:	f000 fa6c 	bl	8004900 <I2C_TransferConfig>
 8004428:	e076      	b.n	8004518 <HAL_I2C_Master_Receive+0x1ac>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800442e:	b29a      	uxth	r2, r3
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004438:	b2da      	uxtb	r2, r3
 800443a:	2380      	movs	r3, #128	; 0x80
 800443c:	049c      	lsls	r4, r3, #18
 800443e:	230a      	movs	r3, #10
 8004440:	18fb      	adds	r3, r7, r3
 8004442:	8819      	ldrh	r1, [r3, #0]
 8004444:	68f8      	ldr	r0, [r7, #12]
 8004446:	4b4b      	ldr	r3, [pc, #300]	; (8004574 <HAL_I2C_Master_Receive+0x208>)
 8004448:	9300      	str	r3, [sp, #0]
 800444a:	0023      	movs	r3, r4
 800444c:	f000 fa58 	bl	8004900 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8004450:	e062      	b.n	8004518 <HAL_I2C_Master_Receive+0x1ac>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004452:	697a      	ldr	r2, [r7, #20]
 8004454:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	0018      	movs	r0, r3
 800445a:	f000 f96b 	bl	8004734 <I2C_WaitOnRXNEFlagUntilTimeout>
 800445e:	1e03      	subs	r3, r0, #0
 8004460:	d001      	beq.n	8004466 <HAL_I2C_Master_Receive+0xfa>
      {
        return HAL_ERROR;
 8004462:	2301      	movs	r3, #1
 8004464:	e082      	b.n	800456c <HAL_I2C_Master_Receive+0x200>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004470:	b2d2      	uxtb	r2, r2
 8004472:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004478:	1c5a      	adds	r2, r3, #1
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004482:	3b01      	subs	r3, #1
 8004484:	b29a      	uxth	r2, r3
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800448e:	b29b      	uxth	r3, r3
 8004490:	3b01      	subs	r3, #1
 8004492:	b29a      	uxth	r2, r3
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800449c:	b29b      	uxth	r3, r3
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d03a      	beq.n	8004518 <HAL_I2C_Master_Receive+0x1ac>
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d136      	bne.n	8004518 <HAL_I2C_Master_Receive+0x1ac>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80044aa:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80044ac:	68f8      	ldr	r0, [r7, #12]
 80044ae:	697b      	ldr	r3, [r7, #20]
 80044b0:	9300      	str	r3, [sp, #0]
 80044b2:	0013      	movs	r3, r2
 80044b4:	2200      	movs	r2, #0
 80044b6:	2180      	movs	r1, #128	; 0x80
 80044b8:	f000 f882 	bl	80045c0 <I2C_WaitOnFlagUntilTimeout>
 80044bc:	1e03      	subs	r3, r0, #0
 80044be:	d001      	beq.n	80044c4 <HAL_I2C_Master_Receive+0x158>
        {
          return HAL_ERROR;
 80044c0:	2301      	movs	r3, #1
 80044c2:	e053      	b.n	800456c <HAL_I2C_Master_Receive+0x200>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80044c8:	b29b      	uxth	r3, r3
 80044ca:	2bff      	cmp	r3, #255	; 0xff
 80044cc:	d911      	bls.n	80044f2 <HAL_I2C_Master_Receive+0x186>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	22ff      	movs	r2, #255	; 0xff
 80044d2:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80044d8:	b2da      	uxtb	r2, r3
 80044da:	2380      	movs	r3, #128	; 0x80
 80044dc:	045c      	lsls	r4, r3, #17
 80044de:	230a      	movs	r3, #10
 80044e0:	18fb      	adds	r3, r7, r3
 80044e2:	8819      	ldrh	r1, [r3, #0]
 80044e4:	68f8      	ldr	r0, [r7, #12]
 80044e6:	2300      	movs	r3, #0
 80044e8:	9300      	str	r3, [sp, #0]
 80044ea:	0023      	movs	r3, r4
 80044ec:	f000 fa08 	bl	8004900 <I2C_TransferConfig>
 80044f0:	e012      	b.n	8004518 <HAL_I2C_Master_Receive+0x1ac>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80044f6:	b29a      	uxth	r2, r3
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004500:	b2da      	uxtb	r2, r3
 8004502:	2380      	movs	r3, #128	; 0x80
 8004504:	049c      	lsls	r4, r3, #18
 8004506:	230a      	movs	r3, #10
 8004508:	18fb      	adds	r3, r7, r3
 800450a:	8819      	ldrh	r1, [r3, #0]
 800450c:	68f8      	ldr	r0, [r7, #12]
 800450e:	2300      	movs	r3, #0
 8004510:	9300      	str	r3, [sp, #0]
 8004512:	0023      	movs	r3, r4
 8004514:	f000 f9f4 	bl	8004900 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800451c:	b29b      	uxth	r3, r3
 800451e:	2b00      	cmp	r3, #0
 8004520:	d197      	bne.n	8004452 <HAL_I2C_Master_Receive+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004522:	697a      	ldr	r2, [r7, #20]
 8004524:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	0018      	movs	r0, r3
 800452a:	f000 f8c7 	bl	80046bc <I2C_WaitOnSTOPFlagUntilTimeout>
 800452e:	1e03      	subs	r3, r0, #0
 8004530:	d001      	beq.n	8004536 <HAL_I2C_Master_Receive+0x1ca>
    {
      return HAL_ERROR;
 8004532:	2301      	movs	r3, #1
 8004534:	e01a      	b.n	800456c <HAL_I2C_Master_Receive+0x200>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	2220      	movs	r2, #32
 800453c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	685a      	ldr	r2, [r3, #4]
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	490b      	ldr	r1, [pc, #44]	; (8004578 <HAL_I2C_Master_Receive+0x20c>)
 800454a:	400a      	ands	r2, r1
 800454c:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	2241      	movs	r2, #65	; 0x41
 8004552:	2120      	movs	r1, #32
 8004554:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	2242      	movs	r2, #66	; 0x42
 800455a:	2100      	movs	r1, #0
 800455c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	2240      	movs	r2, #64	; 0x40
 8004562:	2100      	movs	r1, #0
 8004564:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8004566:	2300      	movs	r3, #0
 8004568:	e000      	b.n	800456c <HAL_I2C_Master_Receive+0x200>
  }
  else
  {
    return HAL_BUSY;
 800456a:	2302      	movs	r3, #2
  }
}
 800456c:	0018      	movs	r0, r3
 800456e:	46bd      	mov	sp, r7
 8004570:	b007      	add	sp, #28
 8004572:	bd90      	pop	{r4, r7, pc}
 8004574:	80002400 	.word	0x80002400
 8004578:	fe00e800 	.word	0xfe00e800

0800457c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800457c:	b580      	push	{r7, lr}
 800457e:	b082      	sub	sp, #8
 8004580:	af00      	add	r7, sp, #0
 8004582:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	699b      	ldr	r3, [r3, #24]
 800458a:	2202      	movs	r2, #2
 800458c:	4013      	ands	r3, r2
 800458e:	2b02      	cmp	r3, #2
 8004590:	d103      	bne.n	800459a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	2200      	movs	r2, #0
 8004598:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	699b      	ldr	r3, [r3, #24]
 80045a0:	2201      	movs	r2, #1
 80045a2:	4013      	ands	r3, r2
 80045a4:	2b01      	cmp	r3, #1
 80045a6:	d007      	beq.n	80045b8 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	699a      	ldr	r2, [r3, #24]
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	2101      	movs	r1, #1
 80045b4:	430a      	orrs	r2, r1
 80045b6:	619a      	str	r2, [r3, #24]
  }
}
 80045b8:	46c0      	nop			; (mov r8, r8)
 80045ba:	46bd      	mov	sp, r7
 80045bc:	b002      	add	sp, #8
 80045be:	bd80      	pop	{r7, pc}

080045c0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80045c0:	b580      	push	{r7, lr}
 80045c2:	b084      	sub	sp, #16
 80045c4:	af00      	add	r7, sp, #0
 80045c6:	60f8      	str	r0, [r7, #12]
 80045c8:	60b9      	str	r1, [r7, #8]
 80045ca:	603b      	str	r3, [r7, #0]
 80045cc:	1dfb      	adds	r3, r7, #7
 80045ce:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80045d0:	e021      	b.n	8004616 <I2C_WaitOnFlagUntilTimeout+0x56>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80045d2:	683b      	ldr	r3, [r7, #0]
 80045d4:	3301      	adds	r3, #1
 80045d6:	d01e      	beq.n	8004616 <I2C_WaitOnFlagUntilTimeout+0x56>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80045d8:	f7fe fbde 	bl	8002d98 <HAL_GetTick>
 80045dc:	0002      	movs	r2, r0
 80045de:	69bb      	ldr	r3, [r7, #24]
 80045e0:	1ad3      	subs	r3, r2, r3
 80045e2:	683a      	ldr	r2, [r7, #0]
 80045e4:	429a      	cmp	r2, r3
 80045e6:	d302      	bcc.n	80045ee <I2C_WaitOnFlagUntilTimeout+0x2e>
 80045e8:	683b      	ldr	r3, [r7, #0]
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d113      	bne.n	8004616 <I2C_WaitOnFlagUntilTimeout+0x56>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80045f2:	2220      	movs	r2, #32
 80045f4:	431a      	orrs	r2, r3
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	2241      	movs	r2, #65	; 0x41
 80045fe:	2120      	movs	r1, #32
 8004600:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	2242      	movs	r2, #66	; 0x42
 8004606:	2100      	movs	r1, #0
 8004608:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	2240      	movs	r2, #64	; 0x40
 800460e:	2100      	movs	r1, #0
 8004610:	5499      	strb	r1, [r3, r2]
        return HAL_ERROR;
 8004612:	2301      	movs	r3, #1
 8004614:	e00f      	b.n	8004636 <I2C_WaitOnFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	699b      	ldr	r3, [r3, #24]
 800461c:	68ba      	ldr	r2, [r7, #8]
 800461e:	4013      	ands	r3, r2
 8004620:	68ba      	ldr	r2, [r7, #8]
 8004622:	1ad3      	subs	r3, r2, r3
 8004624:	425a      	negs	r2, r3
 8004626:	4153      	adcs	r3, r2
 8004628:	b2db      	uxtb	r3, r3
 800462a:	001a      	movs	r2, r3
 800462c:	1dfb      	adds	r3, r7, #7
 800462e:	781b      	ldrb	r3, [r3, #0]
 8004630:	429a      	cmp	r2, r3
 8004632:	d0ce      	beq.n	80045d2 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004634:	2300      	movs	r3, #0
}
 8004636:	0018      	movs	r0, r3
 8004638:	46bd      	mov	sp, r7
 800463a:	b004      	add	sp, #16
 800463c:	bd80      	pop	{r7, pc}

0800463e <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800463e:	b580      	push	{r7, lr}
 8004640:	b084      	sub	sp, #16
 8004642:	af00      	add	r7, sp, #0
 8004644:	60f8      	str	r0, [r7, #12]
 8004646:	60b9      	str	r1, [r7, #8]
 8004648:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800464a:	e02b      	b.n	80046a4 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800464c:	687a      	ldr	r2, [r7, #4]
 800464e:	68b9      	ldr	r1, [r7, #8]
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	0018      	movs	r0, r3
 8004654:	f000 f8da 	bl	800480c <I2C_IsAcknowledgeFailed>
 8004658:	1e03      	subs	r3, r0, #0
 800465a:	d001      	beq.n	8004660 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800465c:	2301      	movs	r3, #1
 800465e:	e029      	b.n	80046b4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004660:	68bb      	ldr	r3, [r7, #8]
 8004662:	3301      	adds	r3, #1
 8004664:	d01e      	beq.n	80046a4 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004666:	f7fe fb97 	bl	8002d98 <HAL_GetTick>
 800466a:	0002      	movs	r2, r0
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	1ad3      	subs	r3, r2, r3
 8004670:	68ba      	ldr	r2, [r7, #8]
 8004672:	429a      	cmp	r2, r3
 8004674:	d302      	bcc.n	800467c <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8004676:	68bb      	ldr	r3, [r7, #8]
 8004678:	2b00      	cmp	r3, #0
 800467a:	d113      	bne.n	80046a4 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004680:	2220      	movs	r2, #32
 8004682:	431a      	orrs	r2, r3
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	2241      	movs	r2, #65	; 0x41
 800468c:	2120      	movs	r1, #32
 800468e:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	2242      	movs	r2, #66	; 0x42
 8004694:	2100      	movs	r1, #0
 8004696:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	2240      	movs	r2, #64	; 0x40
 800469c:	2100      	movs	r1, #0
 800469e:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 80046a0:	2301      	movs	r3, #1
 80046a2:	e007      	b.n	80046b4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	699b      	ldr	r3, [r3, #24]
 80046aa:	2202      	movs	r2, #2
 80046ac:	4013      	ands	r3, r2
 80046ae:	2b02      	cmp	r3, #2
 80046b0:	d1cc      	bne.n	800464c <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80046b2:	2300      	movs	r3, #0
}
 80046b4:	0018      	movs	r0, r3
 80046b6:	46bd      	mov	sp, r7
 80046b8:	b004      	add	sp, #16
 80046ba:	bd80      	pop	{r7, pc}

080046bc <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80046bc:	b580      	push	{r7, lr}
 80046be:	b084      	sub	sp, #16
 80046c0:	af00      	add	r7, sp, #0
 80046c2:	60f8      	str	r0, [r7, #12]
 80046c4:	60b9      	str	r1, [r7, #8]
 80046c6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80046c8:	e028      	b.n	800471c <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80046ca:	687a      	ldr	r2, [r7, #4]
 80046cc:	68b9      	ldr	r1, [r7, #8]
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	0018      	movs	r0, r3
 80046d2:	f000 f89b 	bl	800480c <I2C_IsAcknowledgeFailed>
 80046d6:	1e03      	subs	r3, r0, #0
 80046d8:	d001      	beq.n	80046de <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80046da:	2301      	movs	r3, #1
 80046dc:	e026      	b.n	800472c <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80046de:	f7fe fb5b 	bl	8002d98 <HAL_GetTick>
 80046e2:	0002      	movs	r2, r0
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	1ad3      	subs	r3, r2, r3
 80046e8:	68ba      	ldr	r2, [r7, #8]
 80046ea:	429a      	cmp	r2, r3
 80046ec:	d302      	bcc.n	80046f4 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80046ee:	68bb      	ldr	r3, [r7, #8]
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d113      	bne.n	800471c <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80046f8:	2220      	movs	r2, #32
 80046fa:	431a      	orrs	r2, r3
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	2241      	movs	r2, #65	; 0x41
 8004704:	2120      	movs	r1, #32
 8004706:	5499      	strb	r1, [r3, r2]
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	2242      	movs	r2, #66	; 0x42
 800470c:	2100      	movs	r1, #0
 800470e:	5499      	strb	r1, [r3, r2]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	2240      	movs	r2, #64	; 0x40
 8004714:	2100      	movs	r1, #0
 8004716:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8004718:	2301      	movs	r3, #1
 800471a:	e007      	b.n	800472c <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	699b      	ldr	r3, [r3, #24]
 8004722:	2220      	movs	r2, #32
 8004724:	4013      	ands	r3, r2
 8004726:	2b20      	cmp	r3, #32
 8004728:	d1cf      	bne.n	80046ca <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800472a:	2300      	movs	r3, #0
}
 800472c:	0018      	movs	r0, r3
 800472e:	46bd      	mov	sp, r7
 8004730:	b004      	add	sp, #16
 8004732:	bd80      	pop	{r7, pc}

08004734 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004734:	b580      	push	{r7, lr}
 8004736:	b084      	sub	sp, #16
 8004738:	af00      	add	r7, sp, #0
 800473a:	60f8      	str	r0, [r7, #12]
 800473c:	60b9      	str	r1, [r7, #8]
 800473e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004740:	e055      	b.n	80047ee <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8004742:	687a      	ldr	r2, [r7, #4]
 8004744:	68b9      	ldr	r1, [r7, #8]
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	0018      	movs	r0, r3
 800474a:	f000 f85f 	bl	800480c <I2C_IsAcknowledgeFailed>
 800474e:	1e03      	subs	r3, r0, #0
 8004750:	d001      	beq.n	8004756 <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004752:	2301      	movs	r3, #1
 8004754:	e053      	b.n	80047fe <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	699b      	ldr	r3, [r3, #24]
 800475c:	2220      	movs	r2, #32
 800475e:	4013      	ands	r3, r2
 8004760:	2b20      	cmp	r3, #32
 8004762:	d129      	bne.n	80047b8 <I2C_WaitOnRXNEFlagUntilTimeout+0x84>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	699b      	ldr	r3, [r3, #24]
 800476a:	2204      	movs	r2, #4
 800476c:	4013      	ands	r3, r2
 800476e:	2b04      	cmp	r3, #4
 8004770:	d105      	bne.n	800477e <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004776:	2b00      	cmp	r3, #0
 8004778:	d001      	beq.n	800477e <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 800477a:	2300      	movs	r3, #0
 800477c:	e03f      	b.n	80047fe <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
      else
      {
        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	2220      	movs	r2, #32
 8004784:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	685a      	ldr	r2, [r3, #4]
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	491d      	ldr	r1, [pc, #116]	; (8004808 <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>)
 8004792:	400a      	ands	r2, r1
 8004794:	605a      	str	r2, [r3, #4]

        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	2200      	movs	r2, #0
 800479a:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	2241      	movs	r2, #65	; 0x41
 80047a0:	2120      	movs	r1, #32
 80047a2:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	2242      	movs	r2, #66	; 0x42
 80047a8:	2100      	movs	r1, #0
 80047aa:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	2240      	movs	r2, #64	; 0x40
 80047b0:	2100      	movs	r1, #0
 80047b2:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 80047b4:	2301      	movs	r3, #1
 80047b6:	e022      	b.n	80047fe <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80047b8:	f7fe faee 	bl	8002d98 <HAL_GetTick>
 80047bc:	0002      	movs	r2, r0
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	1ad3      	subs	r3, r2, r3
 80047c2:	68ba      	ldr	r2, [r7, #8]
 80047c4:	429a      	cmp	r2, r3
 80047c6:	d302      	bcc.n	80047ce <I2C_WaitOnRXNEFlagUntilTimeout+0x9a>
 80047c8:	68bb      	ldr	r3, [r7, #8]
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d10f      	bne.n	80047ee <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80047d2:	2220      	movs	r2, #32
 80047d4:	431a      	orrs	r2, r3
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	2241      	movs	r2, #65	; 0x41
 80047de:	2120      	movs	r1, #32
 80047e0:	5499      	strb	r1, [r3, r2]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	2240      	movs	r2, #64	; 0x40
 80047e6:	2100      	movs	r1, #0
 80047e8:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 80047ea:	2301      	movs	r3, #1
 80047ec:	e007      	b.n	80047fe <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	699b      	ldr	r3, [r3, #24]
 80047f4:	2204      	movs	r2, #4
 80047f6:	4013      	ands	r3, r2
 80047f8:	2b04      	cmp	r3, #4
 80047fa:	d1a2      	bne.n	8004742 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80047fc:	2300      	movs	r3, #0
}
 80047fe:	0018      	movs	r0, r3
 8004800:	46bd      	mov	sp, r7
 8004802:	b004      	add	sp, #16
 8004804:	bd80      	pop	{r7, pc}
 8004806:	46c0      	nop			; (mov r8, r8)
 8004808:	fe00e800 	.word	0xfe00e800

0800480c <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800480c:	b580      	push	{r7, lr}
 800480e:	b084      	sub	sp, #16
 8004810:	af00      	add	r7, sp, #0
 8004812:	60f8      	str	r0, [r7, #12]
 8004814:	60b9      	str	r1, [r7, #8]
 8004816:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	699b      	ldr	r3, [r3, #24]
 800481e:	2210      	movs	r2, #16
 8004820:	4013      	ands	r3, r2
 8004822:	2b10      	cmp	r3, #16
 8004824:	d164      	bne.n	80048f0 <I2C_IsAcknowledgeFailed+0xe4>
  {
    /* In case of Soft End condition, generate the STOP condition */
    if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	685a      	ldr	r2, [r3, #4]
 800482c:	2380      	movs	r3, #128	; 0x80
 800482e:	049b      	lsls	r3, r3, #18
 8004830:	401a      	ands	r2, r3
 8004832:	2380      	movs	r3, #128	; 0x80
 8004834:	049b      	lsls	r3, r3, #18
 8004836:	429a      	cmp	r2, r3
 8004838:	d02b      	beq.n	8004892 <I2C_IsAcknowledgeFailed+0x86>
    {
      /* Generate Stop */
      hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	685a      	ldr	r2, [r3, #4]
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	2180      	movs	r1, #128	; 0x80
 8004846:	01c9      	lsls	r1, r1, #7
 8004848:	430a      	orrs	r2, r1
 800484a:	605a      	str	r2, [r3, #4]
    }
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800484c:	e021      	b.n	8004892 <I2C_IsAcknowledgeFailed+0x86>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800484e:	68bb      	ldr	r3, [r7, #8]
 8004850:	3301      	adds	r3, #1
 8004852:	d01e      	beq.n	8004892 <I2C_IsAcknowledgeFailed+0x86>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004854:	f7fe faa0 	bl	8002d98 <HAL_GetTick>
 8004858:	0002      	movs	r2, r0
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	1ad3      	subs	r3, r2, r3
 800485e:	68ba      	ldr	r2, [r7, #8]
 8004860:	429a      	cmp	r2, r3
 8004862:	d302      	bcc.n	800486a <I2C_IsAcknowledgeFailed+0x5e>
 8004864:	68bb      	ldr	r3, [r7, #8]
 8004866:	2b00      	cmp	r3, #0
 8004868:	d113      	bne.n	8004892 <I2C_IsAcknowledgeFailed+0x86>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800486e:	2220      	movs	r2, #32
 8004870:	431a      	orrs	r2, r3
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	2241      	movs	r2, #65	; 0x41
 800487a:	2120      	movs	r1, #32
 800487c:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	2242      	movs	r2, #66	; 0x42
 8004882:	2100      	movs	r1, #0
 8004884:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	2240      	movs	r2, #64	; 0x40
 800488a:	2100      	movs	r1, #0
 800488c:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 800488e:	2301      	movs	r3, #1
 8004890:	e02f      	b.n	80048f2 <I2C_IsAcknowledgeFailed+0xe6>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	699b      	ldr	r3, [r3, #24]
 8004898:	2220      	movs	r2, #32
 800489a:	4013      	ands	r3, r2
 800489c:	2b20      	cmp	r3, #32
 800489e:	d1d6      	bne.n	800484e <I2C_IsAcknowledgeFailed+0x42>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	2210      	movs	r2, #16
 80048a6:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	2220      	movs	r2, #32
 80048ae:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	0018      	movs	r0, r3
 80048b4:	f7ff fe62 	bl	800457c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	685a      	ldr	r2, [r3, #4]
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	490e      	ldr	r1, [pc, #56]	; (80048fc <I2C_IsAcknowledgeFailed+0xf0>)
 80048c4:	400a      	ands	r2, r1
 80048c6:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80048cc:	2204      	movs	r2, #4
 80048ce:	431a      	orrs	r2, r3
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	2241      	movs	r2, #65	; 0x41
 80048d8:	2120      	movs	r1, #32
 80048da:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	2242      	movs	r2, #66	; 0x42
 80048e0:	2100      	movs	r1, #0
 80048e2:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	2240      	movs	r2, #64	; 0x40
 80048e8:	2100      	movs	r1, #0
 80048ea:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 80048ec:	2301      	movs	r3, #1
 80048ee:	e000      	b.n	80048f2 <I2C_IsAcknowledgeFailed+0xe6>
  }
  return HAL_OK;
 80048f0:	2300      	movs	r3, #0
}
 80048f2:	0018      	movs	r0, r3
 80048f4:	46bd      	mov	sp, r7
 80048f6:	b004      	add	sp, #16
 80048f8:	bd80      	pop	{r7, pc}
 80048fa:	46c0      	nop			; (mov r8, r8)
 80048fc:	fe00e800 	.word	0xfe00e800

08004900 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8004900:	b590      	push	{r4, r7, lr}
 8004902:	b085      	sub	sp, #20
 8004904:	af00      	add	r7, sp, #0
 8004906:	60f8      	str	r0, [r7, #12]
 8004908:	0008      	movs	r0, r1
 800490a:	0011      	movs	r1, r2
 800490c:	607b      	str	r3, [r7, #4]
 800490e:	240a      	movs	r4, #10
 8004910:	193b      	adds	r3, r7, r4
 8004912:	1c02      	adds	r2, r0, #0
 8004914:	801a      	strh	r2, [r3, #0]
 8004916:	2009      	movs	r0, #9
 8004918:	183b      	adds	r3, r7, r0
 800491a:	1c0a      	adds	r2, r1, #0
 800491c:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	685b      	ldr	r3, [r3, #4]
 8004924:	6a3a      	ldr	r2, [r7, #32]
 8004926:	0d51      	lsrs	r1, r2, #21
 8004928:	2280      	movs	r2, #128	; 0x80
 800492a:	00d2      	lsls	r2, r2, #3
 800492c:	400a      	ands	r2, r1
 800492e:	490e      	ldr	r1, [pc, #56]	; (8004968 <I2C_TransferConfig+0x68>)
 8004930:	430a      	orrs	r2, r1
 8004932:	43d2      	mvns	r2, r2
 8004934:	401a      	ands	r2, r3
 8004936:	0011      	movs	r1, r2
 8004938:	193b      	adds	r3, r7, r4
 800493a:	881b      	ldrh	r3, [r3, #0]
 800493c:	059b      	lsls	r3, r3, #22
 800493e:	0d9a      	lsrs	r2, r3, #22
 8004940:	183b      	adds	r3, r7, r0
 8004942:	781b      	ldrb	r3, [r3, #0]
 8004944:	0418      	lsls	r0, r3, #16
 8004946:	23ff      	movs	r3, #255	; 0xff
 8004948:	041b      	lsls	r3, r3, #16
 800494a:	4003      	ands	r3, r0
 800494c:	431a      	orrs	r2, r3
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	431a      	orrs	r2, r3
 8004952:	6a3b      	ldr	r3, [r7, #32]
 8004954:	431a      	orrs	r2, r3
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	430a      	orrs	r2, r1
 800495c:	605a      	str	r2, [r3, #4]
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
                        (uint32_t)Mode | (uint32_t)Request));
}
 800495e:	46c0      	nop			; (mov r8, r8)
 8004960:	46bd      	mov	sp, r7
 8004962:	b005      	add	sp, #20
 8004964:	bd90      	pop	{r4, r7, pc}
 8004966:	46c0      	nop			; (mov r8, r8)
 8004968:	03ff63ff 	.word	0x03ff63ff

0800496c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800496c:	b580      	push	{r7, lr}
 800496e:	b082      	sub	sp, #8
 8004970:	af00      	add	r7, sp, #0
 8004972:	6078      	str	r0, [r7, #4]
 8004974:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	2241      	movs	r2, #65	; 0x41
 800497a:	5c9b      	ldrb	r3, [r3, r2]
 800497c:	b2db      	uxtb	r3, r3
 800497e:	2b20      	cmp	r3, #32
 8004980:	d138      	bne.n	80049f4 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	2240      	movs	r2, #64	; 0x40
 8004986:	5c9b      	ldrb	r3, [r3, r2]
 8004988:	2b01      	cmp	r3, #1
 800498a:	d101      	bne.n	8004990 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800498c:	2302      	movs	r3, #2
 800498e:	e032      	b.n	80049f6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	2240      	movs	r2, #64	; 0x40
 8004994:	2101      	movs	r1, #1
 8004996:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	2241      	movs	r2, #65	; 0x41
 800499c:	2124      	movs	r1, #36	; 0x24
 800499e:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	681a      	ldr	r2, [r3, #0]
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	2101      	movs	r1, #1
 80049ac:	438a      	bics	r2, r1
 80049ae:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	681a      	ldr	r2, [r3, #0]
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	4911      	ldr	r1, [pc, #68]	; (8004a00 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 80049bc:	400a      	ands	r2, r1
 80049be:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	6819      	ldr	r1, [r3, #0]
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	683a      	ldr	r2, [r7, #0]
 80049cc:	430a      	orrs	r2, r1
 80049ce:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	681a      	ldr	r2, [r3, #0]
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	2101      	movs	r1, #1
 80049dc:	430a      	orrs	r2, r1
 80049de:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	2241      	movs	r2, #65	; 0x41
 80049e4:	2120      	movs	r1, #32
 80049e6:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	2240      	movs	r2, #64	; 0x40
 80049ec:	2100      	movs	r1, #0
 80049ee:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80049f0:	2300      	movs	r3, #0
 80049f2:	e000      	b.n	80049f6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80049f4:	2302      	movs	r3, #2
  }
}
 80049f6:	0018      	movs	r0, r3
 80049f8:	46bd      	mov	sp, r7
 80049fa:	b002      	add	sp, #8
 80049fc:	bd80      	pop	{r7, pc}
 80049fe:	46c0      	nop			; (mov r8, r8)
 8004a00:	ffffefff 	.word	0xffffefff

08004a04 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004a04:	b580      	push	{r7, lr}
 8004a06:	b084      	sub	sp, #16
 8004a08:	af00      	add	r7, sp, #0
 8004a0a:	6078      	str	r0, [r7, #4]
 8004a0c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	2241      	movs	r2, #65	; 0x41
 8004a12:	5c9b      	ldrb	r3, [r3, r2]
 8004a14:	b2db      	uxtb	r3, r3
 8004a16:	2b20      	cmp	r3, #32
 8004a18:	d139      	bne.n	8004a8e <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	2240      	movs	r2, #64	; 0x40
 8004a1e:	5c9b      	ldrb	r3, [r3, r2]
 8004a20:	2b01      	cmp	r3, #1
 8004a22:	d101      	bne.n	8004a28 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8004a24:	2302      	movs	r3, #2
 8004a26:	e033      	b.n	8004a90 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	2240      	movs	r2, #64	; 0x40
 8004a2c:	2101      	movs	r1, #1
 8004a2e:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	2241      	movs	r2, #65	; 0x41
 8004a34:	2124      	movs	r1, #36	; 0x24
 8004a36:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	681a      	ldr	r2, [r3, #0]
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	2101      	movs	r1, #1
 8004a44:	438a      	bics	r2, r1
 8004a46:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	4a11      	ldr	r2, [pc, #68]	; (8004a98 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8004a54:	4013      	ands	r3, r2
 8004a56:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004a58:	683b      	ldr	r3, [r7, #0]
 8004a5a:	021b      	lsls	r3, r3, #8
 8004a5c:	68fa      	ldr	r2, [r7, #12]
 8004a5e:	4313      	orrs	r3, r2
 8004a60:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	68fa      	ldr	r2, [r7, #12]
 8004a68:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	681a      	ldr	r2, [r3, #0]
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	2101      	movs	r1, #1
 8004a76:	430a      	orrs	r2, r1
 8004a78:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	2241      	movs	r2, #65	; 0x41
 8004a7e:	2120      	movs	r1, #32
 8004a80:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	2240      	movs	r2, #64	; 0x40
 8004a86:	2100      	movs	r1, #0
 8004a88:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8004a8a:	2300      	movs	r3, #0
 8004a8c:	e000      	b.n	8004a90 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8004a8e:	2302      	movs	r3, #2
  }
}
 8004a90:	0018      	movs	r0, r3
 8004a92:	46bd      	mov	sp, r7
 8004a94:	b004      	add	sp, #16
 8004a96:	bd80      	pop	{r7, pc}
 8004a98:	fffff0ff 	.word	0xfffff0ff

08004a9c <HAL_PWR_EnableWakeUpPin>:
  *           @arg PWR_WAKEUP_PIN2
  *           @arg PWR_WAKEUP_PIN3 for stm32l07xxx and stm32l08xxx devices only.
  * @retval None
  */
void HAL_PWR_EnableWakeUpPin(uint32_t WakeUpPinx)
{
 8004a9c:	b580      	push	{r7, lr}
 8004a9e:	b082      	sub	sp, #8
 8004aa0:	af00      	add	r7, sp, #0
 8004aa2:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_PWR_WAKEUP_PIN(WakeUpPinx));
  /* Enable the EWUPx pin */
  SET_BIT(PWR->CSR, WakeUpPinx);
 8004aa4:	4b04      	ldr	r3, [pc, #16]	; (8004ab8 <HAL_PWR_EnableWakeUpPin+0x1c>)
 8004aa6:	6859      	ldr	r1, [r3, #4]
 8004aa8:	4b03      	ldr	r3, [pc, #12]	; (8004ab8 <HAL_PWR_EnableWakeUpPin+0x1c>)
 8004aaa:	687a      	ldr	r2, [r7, #4]
 8004aac:	430a      	orrs	r2, r1
 8004aae:	605a      	str	r2, [r3, #4]
}
 8004ab0:	46c0      	nop			; (mov r8, r8)
 8004ab2:	46bd      	mov	sp, r7
 8004ab4:	b002      	add	sp, #8
 8004ab6:	bd80      	pop	{r7, pc}
 8004ab8:	40007000 	.word	0x40007000

08004abc <HAL_PWR_DisableWakeUpPin>:
  *           @arg PWR_WAKEUP_PIN2  
  *           @arg PWR_WAKEUP_PIN3  for stm32l07xxx and stm32l08xxx devices only.
  * @retval None
  */
void HAL_PWR_DisableWakeUpPin(uint32_t WakeUpPinx)
{
 8004abc:	b580      	push	{r7, lr}
 8004abe:	b082      	sub	sp, #8
 8004ac0:	af00      	add	r7, sp, #0
 8004ac2:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_PWR_WAKEUP_PIN(WakeUpPinx));
  /* Disable the EWUPx pin */
  CLEAR_BIT(PWR->CSR, WakeUpPinx);
 8004ac4:	4b05      	ldr	r3, [pc, #20]	; (8004adc <HAL_PWR_DisableWakeUpPin+0x20>)
 8004ac6:	685a      	ldr	r2, [r3, #4]
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	43d9      	mvns	r1, r3
 8004acc:	4b03      	ldr	r3, [pc, #12]	; (8004adc <HAL_PWR_DisableWakeUpPin+0x20>)
 8004ace:	400a      	ands	r2, r1
 8004ad0:	605a      	str	r2, [r3, #4]
}
 8004ad2:	46c0      	nop			; (mov r8, r8)
 8004ad4:	46bd      	mov	sp, r7
 8004ad6:	b002      	add	sp, #8
 8004ad8:	bd80      	pop	{r7, pc}
 8004ada:	46c0      	nop			; (mov r8, r8)
 8004adc:	40007000 	.word	0x40007000

08004ae0 <HAL_PWR_EnterSTANDBYMode>:
  *          - WKUP pin 3 (PE06) if enabled, for stm32l07xxx and stm32l08xxx devices only.
  *          - WKUP pin 3 (PA02) if enabled, for stm32l031xx devices only.
  * @retval None
  */
void HAL_PWR_EnterSTANDBYMode(void)
{
 8004ae0:	b580      	push	{r7, lr}
 8004ae2:	af00      	add	r7, sp, #0
  /* Select Standby mode */
  SET_BIT(PWR->CR, PWR_CR_PDDS);
 8004ae4:	4b07      	ldr	r3, [pc, #28]	; (8004b04 <HAL_PWR_EnterSTANDBYMode+0x24>)
 8004ae6:	681a      	ldr	r2, [r3, #0]
 8004ae8:	4b06      	ldr	r3, [pc, #24]	; (8004b04 <HAL_PWR_EnterSTANDBYMode+0x24>)
 8004aea:	2102      	movs	r1, #2
 8004aec:	430a      	orrs	r2, r1
 8004aee:	601a      	str	r2, [r3, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8004af0:	4b05      	ldr	r3, [pc, #20]	; (8004b08 <HAL_PWR_EnterSTANDBYMode+0x28>)
 8004af2:	691a      	ldr	r2, [r3, #16]
 8004af4:	4b04      	ldr	r3, [pc, #16]	; (8004b08 <HAL_PWR_EnterSTANDBYMode+0x28>)
 8004af6:	2104      	movs	r1, #4
 8004af8:	430a      	orrs	r2, r1
 8004afa:	611a      	str	r2, [r3, #16]
  /* This option is used to ensure that store operations are completed */
#if defined ( __CC_ARM)
  __force_stores();
#endif
  /* Request Wait For Interrupt */
  __WFI();
 8004afc:	bf30      	wfi
}
 8004afe:	46c0      	nop			; (mov r8, r8)
 8004b00:	46bd      	mov	sp, r7
 8004b02:	bd80      	pop	{r7, pc}
 8004b04:	40007000 	.word	0x40007000
 8004b08:	e000ed00 	.word	0xe000ed00

08004b0c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004b0c:	b5b0      	push	{r4, r5, r7, lr}
 8004b0e:	b08a      	sub	sp, #40	; 0x28
 8004b10:	af00      	add	r7, sp, #0
 8004b12:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d102      	bne.n	8004b20 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8004b1a:	2301      	movs	r3, #1
 8004b1c:	f000 fb6c 	bl	80051f8 <HAL_RCC_OscConfig+0x6ec>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004b20:	4bc8      	ldr	r3, [pc, #800]	; (8004e44 <HAL_RCC_OscConfig+0x338>)
 8004b22:	68db      	ldr	r3, [r3, #12]
 8004b24:	220c      	movs	r2, #12
 8004b26:	4013      	ands	r3, r2
 8004b28:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004b2a:	4bc6      	ldr	r3, [pc, #792]	; (8004e44 <HAL_RCC_OscConfig+0x338>)
 8004b2c:	68da      	ldr	r2, [r3, #12]
 8004b2e:	2380      	movs	r3, #128	; 0x80
 8004b30:	025b      	lsls	r3, r3, #9
 8004b32:	4013      	ands	r3, r2
 8004b34:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	2201      	movs	r2, #1
 8004b3c:	4013      	ands	r3, r2
 8004b3e:	d100      	bne.n	8004b42 <HAL_RCC_OscConfig+0x36>
 8004b40:	e07d      	b.n	8004c3e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004b42:	69fb      	ldr	r3, [r7, #28]
 8004b44:	2b08      	cmp	r3, #8
 8004b46:	d007      	beq.n	8004b58 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004b48:	69fb      	ldr	r3, [r7, #28]
 8004b4a:	2b0c      	cmp	r3, #12
 8004b4c:	d112      	bne.n	8004b74 <HAL_RCC_OscConfig+0x68>
 8004b4e:	69ba      	ldr	r2, [r7, #24]
 8004b50:	2380      	movs	r3, #128	; 0x80
 8004b52:	025b      	lsls	r3, r3, #9
 8004b54:	429a      	cmp	r2, r3
 8004b56:	d10d      	bne.n	8004b74 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004b58:	4bba      	ldr	r3, [pc, #744]	; (8004e44 <HAL_RCC_OscConfig+0x338>)
 8004b5a:	681a      	ldr	r2, [r3, #0]
 8004b5c:	2380      	movs	r3, #128	; 0x80
 8004b5e:	029b      	lsls	r3, r3, #10
 8004b60:	4013      	ands	r3, r2
 8004b62:	d100      	bne.n	8004b66 <HAL_RCC_OscConfig+0x5a>
 8004b64:	e06a      	b.n	8004c3c <HAL_RCC_OscConfig+0x130>
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	685b      	ldr	r3, [r3, #4]
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d166      	bne.n	8004c3c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8004b6e:	2301      	movs	r3, #1
 8004b70:	f000 fb42 	bl	80051f8 <HAL_RCC_OscConfig+0x6ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	685a      	ldr	r2, [r3, #4]
 8004b78:	2380      	movs	r3, #128	; 0x80
 8004b7a:	025b      	lsls	r3, r3, #9
 8004b7c:	429a      	cmp	r2, r3
 8004b7e:	d107      	bne.n	8004b90 <HAL_RCC_OscConfig+0x84>
 8004b80:	4bb0      	ldr	r3, [pc, #704]	; (8004e44 <HAL_RCC_OscConfig+0x338>)
 8004b82:	681a      	ldr	r2, [r3, #0]
 8004b84:	4baf      	ldr	r3, [pc, #700]	; (8004e44 <HAL_RCC_OscConfig+0x338>)
 8004b86:	2180      	movs	r1, #128	; 0x80
 8004b88:	0249      	lsls	r1, r1, #9
 8004b8a:	430a      	orrs	r2, r1
 8004b8c:	601a      	str	r2, [r3, #0]
 8004b8e:	e027      	b.n	8004be0 <HAL_RCC_OscConfig+0xd4>
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	685a      	ldr	r2, [r3, #4]
 8004b94:	23a0      	movs	r3, #160	; 0xa0
 8004b96:	02db      	lsls	r3, r3, #11
 8004b98:	429a      	cmp	r2, r3
 8004b9a:	d10e      	bne.n	8004bba <HAL_RCC_OscConfig+0xae>
 8004b9c:	4ba9      	ldr	r3, [pc, #676]	; (8004e44 <HAL_RCC_OscConfig+0x338>)
 8004b9e:	681a      	ldr	r2, [r3, #0]
 8004ba0:	4ba8      	ldr	r3, [pc, #672]	; (8004e44 <HAL_RCC_OscConfig+0x338>)
 8004ba2:	2180      	movs	r1, #128	; 0x80
 8004ba4:	02c9      	lsls	r1, r1, #11
 8004ba6:	430a      	orrs	r2, r1
 8004ba8:	601a      	str	r2, [r3, #0]
 8004baa:	4ba6      	ldr	r3, [pc, #664]	; (8004e44 <HAL_RCC_OscConfig+0x338>)
 8004bac:	681a      	ldr	r2, [r3, #0]
 8004bae:	4ba5      	ldr	r3, [pc, #660]	; (8004e44 <HAL_RCC_OscConfig+0x338>)
 8004bb0:	2180      	movs	r1, #128	; 0x80
 8004bb2:	0249      	lsls	r1, r1, #9
 8004bb4:	430a      	orrs	r2, r1
 8004bb6:	601a      	str	r2, [r3, #0]
 8004bb8:	e012      	b.n	8004be0 <HAL_RCC_OscConfig+0xd4>
 8004bba:	4ba2      	ldr	r3, [pc, #648]	; (8004e44 <HAL_RCC_OscConfig+0x338>)
 8004bbc:	681a      	ldr	r2, [r3, #0]
 8004bbe:	4ba1      	ldr	r3, [pc, #644]	; (8004e44 <HAL_RCC_OscConfig+0x338>)
 8004bc0:	49a1      	ldr	r1, [pc, #644]	; (8004e48 <HAL_RCC_OscConfig+0x33c>)
 8004bc2:	400a      	ands	r2, r1
 8004bc4:	601a      	str	r2, [r3, #0]
 8004bc6:	4b9f      	ldr	r3, [pc, #636]	; (8004e44 <HAL_RCC_OscConfig+0x338>)
 8004bc8:	681a      	ldr	r2, [r3, #0]
 8004bca:	2380      	movs	r3, #128	; 0x80
 8004bcc:	025b      	lsls	r3, r3, #9
 8004bce:	4013      	ands	r3, r2
 8004bd0:	60fb      	str	r3, [r7, #12]
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	4b9b      	ldr	r3, [pc, #620]	; (8004e44 <HAL_RCC_OscConfig+0x338>)
 8004bd6:	681a      	ldr	r2, [r3, #0]
 8004bd8:	4b9a      	ldr	r3, [pc, #616]	; (8004e44 <HAL_RCC_OscConfig+0x338>)
 8004bda:	499c      	ldr	r1, [pc, #624]	; (8004e4c <HAL_RCC_OscConfig+0x340>)
 8004bdc:	400a      	ands	r2, r1
 8004bde:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	685b      	ldr	r3, [r3, #4]
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	d014      	beq.n	8004c12 <HAL_RCC_OscConfig+0x106>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004be8:	f7fe f8d6 	bl	8002d98 <HAL_GetTick>
 8004bec:	0003      	movs	r3, r0
 8004bee:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004bf0:	e008      	b.n	8004c04 <HAL_RCC_OscConfig+0xf8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004bf2:	f7fe f8d1 	bl	8002d98 <HAL_GetTick>
 8004bf6:	0002      	movs	r2, r0
 8004bf8:	697b      	ldr	r3, [r7, #20]
 8004bfa:	1ad3      	subs	r3, r2, r3
 8004bfc:	2b64      	cmp	r3, #100	; 0x64
 8004bfe:	d901      	bls.n	8004c04 <HAL_RCC_OscConfig+0xf8>
          {
            return HAL_TIMEOUT;
 8004c00:	2303      	movs	r3, #3
 8004c02:	e2f9      	b.n	80051f8 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004c04:	4b8f      	ldr	r3, [pc, #572]	; (8004e44 <HAL_RCC_OscConfig+0x338>)
 8004c06:	681a      	ldr	r2, [r3, #0]
 8004c08:	2380      	movs	r3, #128	; 0x80
 8004c0a:	029b      	lsls	r3, r3, #10
 8004c0c:	4013      	ands	r3, r2
 8004c0e:	d0f0      	beq.n	8004bf2 <HAL_RCC_OscConfig+0xe6>
 8004c10:	e015      	b.n	8004c3e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c12:	f7fe f8c1 	bl	8002d98 <HAL_GetTick>
 8004c16:	0003      	movs	r3, r0
 8004c18:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8004c1a:	e008      	b.n	8004c2e <HAL_RCC_OscConfig+0x122>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004c1c:	f7fe f8bc 	bl	8002d98 <HAL_GetTick>
 8004c20:	0002      	movs	r2, r0
 8004c22:	697b      	ldr	r3, [r7, #20]
 8004c24:	1ad3      	subs	r3, r2, r3
 8004c26:	2b64      	cmp	r3, #100	; 0x64
 8004c28:	d901      	bls.n	8004c2e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8004c2a:	2303      	movs	r3, #3
 8004c2c:	e2e4      	b.n	80051f8 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8004c2e:	4b85      	ldr	r3, [pc, #532]	; (8004e44 <HAL_RCC_OscConfig+0x338>)
 8004c30:	681a      	ldr	r2, [r3, #0]
 8004c32:	2380      	movs	r3, #128	; 0x80
 8004c34:	029b      	lsls	r3, r3, #10
 8004c36:	4013      	ands	r3, r2
 8004c38:	d1f0      	bne.n	8004c1c <HAL_RCC_OscConfig+0x110>
 8004c3a:	e000      	b.n	8004c3e <HAL_RCC_OscConfig+0x132>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004c3c:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	2202      	movs	r2, #2
 8004c44:	4013      	ands	r3, r2
 8004c46:	d100      	bne.n	8004c4a <HAL_RCC_OscConfig+0x13e>
 8004c48:	e099      	b.n	8004d7e <HAL_RCC_OscConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	68db      	ldr	r3, [r3, #12]
 8004c4e:	627b      	str	r3, [r7, #36]	; 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 8004c50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c52:	2220      	movs	r2, #32
 8004c54:	4013      	ands	r3, r2
 8004c56:	d009      	beq.n	8004c6c <HAL_RCC_OscConfig+0x160>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 8004c58:	4b7a      	ldr	r3, [pc, #488]	; (8004e44 <HAL_RCC_OscConfig+0x338>)
 8004c5a:	681a      	ldr	r2, [r3, #0]
 8004c5c:	4b79      	ldr	r3, [pc, #484]	; (8004e44 <HAL_RCC_OscConfig+0x338>)
 8004c5e:	2120      	movs	r1, #32
 8004c60:	430a      	orrs	r2, r1
 8004c62:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 8004c64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c66:	2220      	movs	r2, #32
 8004c68:	4393      	bics	r3, r2
 8004c6a:	627b      	str	r3, [r7, #36]	; 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004c6c:	69fb      	ldr	r3, [r7, #28]
 8004c6e:	2b04      	cmp	r3, #4
 8004c70:	d005      	beq.n	8004c7e <HAL_RCC_OscConfig+0x172>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8004c72:	69fb      	ldr	r3, [r7, #28]
 8004c74:	2b0c      	cmp	r3, #12
 8004c76:	d13e      	bne.n	8004cf6 <HAL_RCC_OscConfig+0x1ea>
 8004c78:	69bb      	ldr	r3, [r7, #24]
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d13b      	bne.n	8004cf6 <HAL_RCC_OscConfig+0x1ea>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8004c7e:	4b71      	ldr	r3, [pc, #452]	; (8004e44 <HAL_RCC_OscConfig+0x338>)
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	2204      	movs	r2, #4
 8004c84:	4013      	ands	r3, r2
 8004c86:	d004      	beq.n	8004c92 <HAL_RCC_OscConfig+0x186>
 8004c88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d101      	bne.n	8004c92 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8004c8e:	2301      	movs	r3, #1
 8004c90:	e2b2      	b.n	80051f8 <HAL_RCC_OscConfig+0x6ec>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004c92:	4b6c      	ldr	r3, [pc, #432]	; (8004e44 <HAL_RCC_OscConfig+0x338>)
 8004c94:	685b      	ldr	r3, [r3, #4]
 8004c96:	4a6e      	ldr	r2, [pc, #440]	; (8004e50 <HAL_RCC_OscConfig+0x344>)
 8004c98:	4013      	ands	r3, r2
 8004c9a:	0019      	movs	r1, r3
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	691b      	ldr	r3, [r3, #16]
 8004ca0:	021a      	lsls	r2, r3, #8
 8004ca2:	4b68      	ldr	r3, [pc, #416]	; (8004e44 <HAL_RCC_OscConfig+0x338>)
 8004ca4:	430a      	orrs	r2, r1
 8004ca6:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8004ca8:	4b66      	ldr	r3, [pc, #408]	; (8004e44 <HAL_RCC_OscConfig+0x338>)
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	2209      	movs	r2, #9
 8004cae:	4393      	bics	r3, r2
 8004cb0:	0019      	movs	r1, r3
 8004cb2:	4b64      	ldr	r3, [pc, #400]	; (8004e44 <HAL_RCC_OscConfig+0x338>)
 8004cb4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004cb6:	430a      	orrs	r2, r1
 8004cb8:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004cba:	f000 fbeb 	bl	8005494 <HAL_RCC_GetSysClockFreq>
 8004cbe:	0001      	movs	r1, r0
 8004cc0:	4b60      	ldr	r3, [pc, #384]	; (8004e44 <HAL_RCC_OscConfig+0x338>)
 8004cc2:	68db      	ldr	r3, [r3, #12]
 8004cc4:	091b      	lsrs	r3, r3, #4
 8004cc6:	220f      	movs	r2, #15
 8004cc8:	4013      	ands	r3, r2
 8004cca:	4a62      	ldr	r2, [pc, #392]	; (8004e54 <HAL_RCC_OscConfig+0x348>)
 8004ccc:	5cd3      	ldrb	r3, [r2, r3]
 8004cce:	000a      	movs	r2, r1
 8004cd0:	40da      	lsrs	r2, r3
 8004cd2:	4b61      	ldr	r3, [pc, #388]	; (8004e58 <HAL_RCC_OscConfig+0x34c>)
 8004cd4:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 8004cd6:	4b61      	ldr	r3, [pc, #388]	; (8004e5c <HAL_RCC_OscConfig+0x350>)
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	2513      	movs	r5, #19
 8004cdc:	197c      	adds	r4, r7, r5
 8004cde:	0018      	movs	r0, r3
 8004ce0:	f7fe f814 	bl	8002d0c <HAL_InitTick>
 8004ce4:	0003      	movs	r3, r0
 8004ce6:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8004ce8:	197b      	adds	r3, r7, r5
 8004cea:	781b      	ldrb	r3, [r3, #0]
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d046      	beq.n	8004d7e <HAL_RCC_OscConfig+0x272>
      {
        return status;
 8004cf0:	197b      	adds	r3, r7, r5
 8004cf2:	781b      	ldrb	r3, [r3, #0]
 8004cf4:	e280      	b.n	80051f8 <HAL_RCC_OscConfig+0x6ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8004cf6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d027      	beq.n	8004d4c <HAL_RCC_OscConfig+0x240>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8004cfc:	4b51      	ldr	r3, [pc, #324]	; (8004e44 <HAL_RCC_OscConfig+0x338>)
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	2209      	movs	r2, #9
 8004d02:	4393      	bics	r3, r2
 8004d04:	0019      	movs	r1, r3
 8004d06:	4b4f      	ldr	r3, [pc, #316]	; (8004e44 <HAL_RCC_OscConfig+0x338>)
 8004d08:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004d0a:	430a      	orrs	r2, r1
 8004d0c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d0e:	f7fe f843 	bl	8002d98 <HAL_GetTick>
 8004d12:	0003      	movs	r3, r0
 8004d14:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004d16:	e008      	b.n	8004d2a <HAL_RCC_OscConfig+0x21e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004d18:	f7fe f83e 	bl	8002d98 <HAL_GetTick>
 8004d1c:	0002      	movs	r2, r0
 8004d1e:	697b      	ldr	r3, [r7, #20]
 8004d20:	1ad3      	subs	r3, r2, r3
 8004d22:	2b02      	cmp	r3, #2
 8004d24:	d901      	bls.n	8004d2a <HAL_RCC_OscConfig+0x21e>
          {
            return HAL_TIMEOUT;
 8004d26:	2303      	movs	r3, #3
 8004d28:	e266      	b.n	80051f8 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004d2a:	4b46      	ldr	r3, [pc, #280]	; (8004e44 <HAL_RCC_OscConfig+0x338>)
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	2204      	movs	r2, #4
 8004d30:	4013      	ands	r3, r2
 8004d32:	d0f1      	beq.n	8004d18 <HAL_RCC_OscConfig+0x20c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004d34:	4b43      	ldr	r3, [pc, #268]	; (8004e44 <HAL_RCC_OscConfig+0x338>)
 8004d36:	685b      	ldr	r3, [r3, #4]
 8004d38:	4a45      	ldr	r2, [pc, #276]	; (8004e50 <HAL_RCC_OscConfig+0x344>)
 8004d3a:	4013      	ands	r3, r2
 8004d3c:	0019      	movs	r1, r3
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	691b      	ldr	r3, [r3, #16]
 8004d42:	021a      	lsls	r2, r3, #8
 8004d44:	4b3f      	ldr	r3, [pc, #252]	; (8004e44 <HAL_RCC_OscConfig+0x338>)
 8004d46:	430a      	orrs	r2, r1
 8004d48:	605a      	str	r2, [r3, #4]
 8004d4a:	e018      	b.n	8004d7e <HAL_RCC_OscConfig+0x272>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004d4c:	4b3d      	ldr	r3, [pc, #244]	; (8004e44 <HAL_RCC_OscConfig+0x338>)
 8004d4e:	681a      	ldr	r2, [r3, #0]
 8004d50:	4b3c      	ldr	r3, [pc, #240]	; (8004e44 <HAL_RCC_OscConfig+0x338>)
 8004d52:	2101      	movs	r1, #1
 8004d54:	438a      	bics	r2, r1
 8004d56:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d58:	f7fe f81e 	bl	8002d98 <HAL_GetTick>
 8004d5c:	0003      	movs	r3, r0
 8004d5e:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004d60:	e008      	b.n	8004d74 <HAL_RCC_OscConfig+0x268>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004d62:	f7fe f819 	bl	8002d98 <HAL_GetTick>
 8004d66:	0002      	movs	r2, r0
 8004d68:	697b      	ldr	r3, [r7, #20]
 8004d6a:	1ad3      	subs	r3, r2, r3
 8004d6c:	2b02      	cmp	r3, #2
 8004d6e:	d901      	bls.n	8004d74 <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 8004d70:	2303      	movs	r3, #3
 8004d72:	e241      	b.n	80051f8 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004d74:	4b33      	ldr	r3, [pc, #204]	; (8004e44 <HAL_RCC_OscConfig+0x338>)
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	2204      	movs	r2, #4
 8004d7a:	4013      	ands	r3, r2
 8004d7c:	d1f1      	bne.n	8004d62 <HAL_RCC_OscConfig+0x256>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	2210      	movs	r2, #16
 8004d84:	4013      	ands	r3, r2
 8004d86:	d100      	bne.n	8004d8a <HAL_RCC_OscConfig+0x27e>
 8004d88:	e0a1      	b.n	8004ece <HAL_RCC_OscConfig+0x3c2>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004d8a:	69fb      	ldr	r3, [r7, #28]
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d140      	bne.n	8004e12 <HAL_RCC_OscConfig+0x306>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004d90:	4b2c      	ldr	r3, [pc, #176]	; (8004e44 <HAL_RCC_OscConfig+0x338>)
 8004d92:	681a      	ldr	r2, [r3, #0]
 8004d94:	2380      	movs	r3, #128	; 0x80
 8004d96:	009b      	lsls	r3, r3, #2
 8004d98:	4013      	ands	r3, r2
 8004d9a:	d005      	beq.n	8004da8 <HAL_RCC_OscConfig+0x29c>
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	699b      	ldr	r3, [r3, #24]
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d101      	bne.n	8004da8 <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 8004da4:	2301      	movs	r3, #1
 8004da6:	e227      	b.n	80051f8 <HAL_RCC_OscConfig+0x6ec>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004da8:	4b26      	ldr	r3, [pc, #152]	; (8004e44 <HAL_RCC_OscConfig+0x338>)
 8004daa:	685b      	ldr	r3, [r3, #4]
 8004dac:	4a2c      	ldr	r2, [pc, #176]	; (8004e60 <HAL_RCC_OscConfig+0x354>)
 8004dae:	4013      	ands	r3, r2
 8004db0:	0019      	movs	r1, r3
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	6a1a      	ldr	r2, [r3, #32]
 8004db6:	4b23      	ldr	r3, [pc, #140]	; (8004e44 <HAL_RCC_OscConfig+0x338>)
 8004db8:	430a      	orrs	r2, r1
 8004dba:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004dbc:	4b21      	ldr	r3, [pc, #132]	; (8004e44 <HAL_RCC_OscConfig+0x338>)
 8004dbe:	685b      	ldr	r3, [r3, #4]
 8004dc0:	021b      	lsls	r3, r3, #8
 8004dc2:	0a19      	lsrs	r1, r3, #8
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	69db      	ldr	r3, [r3, #28]
 8004dc8:	061a      	lsls	r2, r3, #24
 8004dca:	4b1e      	ldr	r3, [pc, #120]	; (8004e44 <HAL_RCC_OscConfig+0x338>)
 8004dcc:	430a      	orrs	r2, r1
 8004dce:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	6a1b      	ldr	r3, [r3, #32]
 8004dd4:	0b5b      	lsrs	r3, r3, #13
 8004dd6:	3301      	adds	r3, #1
 8004dd8:	2280      	movs	r2, #128	; 0x80
 8004dda:	0212      	lsls	r2, r2, #8
 8004ddc:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8004dde:	4b19      	ldr	r3, [pc, #100]	; (8004e44 <HAL_RCC_OscConfig+0x338>)
 8004de0:	68db      	ldr	r3, [r3, #12]
 8004de2:	091b      	lsrs	r3, r3, #4
 8004de4:	210f      	movs	r1, #15
 8004de6:	400b      	ands	r3, r1
 8004de8:	491a      	ldr	r1, [pc, #104]	; (8004e54 <HAL_RCC_OscConfig+0x348>)
 8004dea:	5ccb      	ldrb	r3, [r1, r3]
 8004dec:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8004dee:	4b1a      	ldr	r3, [pc, #104]	; (8004e58 <HAL_RCC_OscConfig+0x34c>)
 8004df0:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 8004df2:	4b1a      	ldr	r3, [pc, #104]	; (8004e5c <HAL_RCC_OscConfig+0x350>)
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	2513      	movs	r5, #19
 8004df8:	197c      	adds	r4, r7, r5
 8004dfa:	0018      	movs	r0, r3
 8004dfc:	f7fd ff86 	bl	8002d0c <HAL_InitTick>
 8004e00:	0003      	movs	r3, r0
 8004e02:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8004e04:	197b      	adds	r3, r7, r5
 8004e06:	781b      	ldrb	r3, [r3, #0]
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d060      	beq.n	8004ece <HAL_RCC_OscConfig+0x3c2>
        {
          return status;
 8004e0c:	197b      	adds	r3, r7, r5
 8004e0e:	781b      	ldrb	r3, [r3, #0]
 8004e10:	e1f2      	b.n	80051f8 <HAL_RCC_OscConfig+0x6ec>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	699b      	ldr	r3, [r3, #24]
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d03f      	beq.n	8004e9a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004e1a:	4b0a      	ldr	r3, [pc, #40]	; (8004e44 <HAL_RCC_OscConfig+0x338>)
 8004e1c:	681a      	ldr	r2, [r3, #0]
 8004e1e:	4b09      	ldr	r3, [pc, #36]	; (8004e44 <HAL_RCC_OscConfig+0x338>)
 8004e20:	2180      	movs	r1, #128	; 0x80
 8004e22:	0049      	lsls	r1, r1, #1
 8004e24:	430a      	orrs	r2, r1
 8004e26:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e28:	f7fd ffb6 	bl	8002d98 <HAL_GetTick>
 8004e2c:	0003      	movs	r3, r0
 8004e2e:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8004e30:	e018      	b.n	8004e64 <HAL_RCC_OscConfig+0x358>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004e32:	f7fd ffb1 	bl	8002d98 <HAL_GetTick>
 8004e36:	0002      	movs	r2, r0
 8004e38:	697b      	ldr	r3, [r7, #20]
 8004e3a:	1ad3      	subs	r3, r2, r3
 8004e3c:	2b02      	cmp	r3, #2
 8004e3e:	d911      	bls.n	8004e64 <HAL_RCC_OscConfig+0x358>
          {
            return HAL_TIMEOUT;
 8004e40:	2303      	movs	r3, #3
 8004e42:	e1d9      	b.n	80051f8 <HAL_RCC_OscConfig+0x6ec>
 8004e44:	40021000 	.word	0x40021000
 8004e48:	fffeffff 	.word	0xfffeffff
 8004e4c:	fffbffff 	.word	0xfffbffff
 8004e50:	ffffe0ff 	.word	0xffffe0ff
 8004e54:	0800726c 	.word	0x0800726c
 8004e58:	20000184 	.word	0x20000184
 8004e5c:	20000188 	.word	0x20000188
 8004e60:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8004e64:	4bc9      	ldr	r3, [pc, #804]	; (800518c <HAL_RCC_OscConfig+0x680>)
 8004e66:	681a      	ldr	r2, [r3, #0]
 8004e68:	2380      	movs	r3, #128	; 0x80
 8004e6a:	009b      	lsls	r3, r3, #2
 8004e6c:	4013      	ands	r3, r2
 8004e6e:	d0e0      	beq.n	8004e32 <HAL_RCC_OscConfig+0x326>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004e70:	4bc6      	ldr	r3, [pc, #792]	; (800518c <HAL_RCC_OscConfig+0x680>)
 8004e72:	685b      	ldr	r3, [r3, #4]
 8004e74:	4ac6      	ldr	r2, [pc, #792]	; (8005190 <HAL_RCC_OscConfig+0x684>)
 8004e76:	4013      	ands	r3, r2
 8004e78:	0019      	movs	r1, r3
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	6a1a      	ldr	r2, [r3, #32]
 8004e7e:	4bc3      	ldr	r3, [pc, #780]	; (800518c <HAL_RCC_OscConfig+0x680>)
 8004e80:	430a      	orrs	r2, r1
 8004e82:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004e84:	4bc1      	ldr	r3, [pc, #772]	; (800518c <HAL_RCC_OscConfig+0x680>)
 8004e86:	685b      	ldr	r3, [r3, #4]
 8004e88:	021b      	lsls	r3, r3, #8
 8004e8a:	0a19      	lsrs	r1, r3, #8
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	69db      	ldr	r3, [r3, #28]
 8004e90:	061a      	lsls	r2, r3, #24
 8004e92:	4bbe      	ldr	r3, [pc, #760]	; (800518c <HAL_RCC_OscConfig+0x680>)
 8004e94:	430a      	orrs	r2, r1
 8004e96:	605a      	str	r2, [r3, #4]
 8004e98:	e019      	b.n	8004ece <HAL_RCC_OscConfig+0x3c2>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8004e9a:	4bbc      	ldr	r3, [pc, #752]	; (800518c <HAL_RCC_OscConfig+0x680>)
 8004e9c:	681a      	ldr	r2, [r3, #0]
 8004e9e:	4bbb      	ldr	r3, [pc, #748]	; (800518c <HAL_RCC_OscConfig+0x680>)
 8004ea0:	49bc      	ldr	r1, [pc, #752]	; (8005194 <HAL_RCC_OscConfig+0x688>)
 8004ea2:	400a      	ands	r2, r1
 8004ea4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ea6:	f7fd ff77 	bl	8002d98 <HAL_GetTick>
 8004eaa:	0003      	movs	r3, r0
 8004eac:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8004eae:	e008      	b.n	8004ec2 <HAL_RCC_OscConfig+0x3b6>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004eb0:	f7fd ff72 	bl	8002d98 <HAL_GetTick>
 8004eb4:	0002      	movs	r2, r0
 8004eb6:	697b      	ldr	r3, [r7, #20]
 8004eb8:	1ad3      	subs	r3, r2, r3
 8004eba:	2b02      	cmp	r3, #2
 8004ebc:	d901      	bls.n	8004ec2 <HAL_RCC_OscConfig+0x3b6>
          {
            return HAL_TIMEOUT;
 8004ebe:	2303      	movs	r3, #3
 8004ec0:	e19a      	b.n	80051f8 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8004ec2:	4bb2      	ldr	r3, [pc, #712]	; (800518c <HAL_RCC_OscConfig+0x680>)
 8004ec4:	681a      	ldr	r2, [r3, #0]
 8004ec6:	2380      	movs	r3, #128	; 0x80
 8004ec8:	009b      	lsls	r3, r3, #2
 8004eca:	4013      	ands	r3, r2
 8004ecc:	d1f0      	bne.n	8004eb0 <HAL_RCC_OscConfig+0x3a4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	2208      	movs	r2, #8
 8004ed4:	4013      	ands	r3, r2
 8004ed6:	d036      	beq.n	8004f46 <HAL_RCC_OscConfig+0x43a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	695b      	ldr	r3, [r3, #20]
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d019      	beq.n	8004f14 <HAL_RCC_OscConfig+0x408>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004ee0:	4baa      	ldr	r3, [pc, #680]	; (800518c <HAL_RCC_OscConfig+0x680>)
 8004ee2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004ee4:	4ba9      	ldr	r3, [pc, #676]	; (800518c <HAL_RCC_OscConfig+0x680>)
 8004ee6:	2101      	movs	r1, #1
 8004ee8:	430a      	orrs	r2, r1
 8004eea:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004eec:	f7fd ff54 	bl	8002d98 <HAL_GetTick>
 8004ef0:	0003      	movs	r3, r0
 8004ef2:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004ef4:	e008      	b.n	8004f08 <HAL_RCC_OscConfig+0x3fc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004ef6:	f7fd ff4f 	bl	8002d98 <HAL_GetTick>
 8004efa:	0002      	movs	r2, r0
 8004efc:	697b      	ldr	r3, [r7, #20]
 8004efe:	1ad3      	subs	r3, r2, r3
 8004f00:	2b02      	cmp	r3, #2
 8004f02:	d901      	bls.n	8004f08 <HAL_RCC_OscConfig+0x3fc>
        {
          return HAL_TIMEOUT;
 8004f04:	2303      	movs	r3, #3
 8004f06:	e177      	b.n	80051f8 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004f08:	4ba0      	ldr	r3, [pc, #640]	; (800518c <HAL_RCC_OscConfig+0x680>)
 8004f0a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004f0c:	2202      	movs	r2, #2
 8004f0e:	4013      	ands	r3, r2
 8004f10:	d0f1      	beq.n	8004ef6 <HAL_RCC_OscConfig+0x3ea>
 8004f12:	e018      	b.n	8004f46 <HAL_RCC_OscConfig+0x43a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004f14:	4b9d      	ldr	r3, [pc, #628]	; (800518c <HAL_RCC_OscConfig+0x680>)
 8004f16:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004f18:	4b9c      	ldr	r3, [pc, #624]	; (800518c <HAL_RCC_OscConfig+0x680>)
 8004f1a:	2101      	movs	r1, #1
 8004f1c:	438a      	bics	r2, r1
 8004f1e:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004f20:	f7fd ff3a 	bl	8002d98 <HAL_GetTick>
 8004f24:	0003      	movs	r3, r0
 8004f26:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004f28:	e008      	b.n	8004f3c <HAL_RCC_OscConfig+0x430>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004f2a:	f7fd ff35 	bl	8002d98 <HAL_GetTick>
 8004f2e:	0002      	movs	r2, r0
 8004f30:	697b      	ldr	r3, [r7, #20]
 8004f32:	1ad3      	subs	r3, r2, r3
 8004f34:	2b02      	cmp	r3, #2
 8004f36:	d901      	bls.n	8004f3c <HAL_RCC_OscConfig+0x430>
        {
          return HAL_TIMEOUT;
 8004f38:	2303      	movs	r3, #3
 8004f3a:	e15d      	b.n	80051f8 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004f3c:	4b93      	ldr	r3, [pc, #588]	; (800518c <HAL_RCC_OscConfig+0x680>)
 8004f3e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004f40:	2202      	movs	r2, #2
 8004f42:	4013      	ands	r3, r2
 8004f44:	d1f1      	bne.n	8004f2a <HAL_RCC_OscConfig+0x41e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	2204      	movs	r2, #4
 8004f4c:	4013      	ands	r3, r2
 8004f4e:	d100      	bne.n	8004f52 <HAL_RCC_OscConfig+0x446>
 8004f50:	e0ae      	b.n	80050b0 <HAL_RCC_OscConfig+0x5a4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004f52:	2023      	movs	r0, #35	; 0x23
 8004f54:	183b      	adds	r3, r7, r0
 8004f56:	2200      	movs	r2, #0
 8004f58:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004f5a:	4b8c      	ldr	r3, [pc, #560]	; (800518c <HAL_RCC_OscConfig+0x680>)
 8004f5c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004f5e:	2380      	movs	r3, #128	; 0x80
 8004f60:	055b      	lsls	r3, r3, #21
 8004f62:	4013      	ands	r3, r2
 8004f64:	d109      	bne.n	8004f7a <HAL_RCC_OscConfig+0x46e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004f66:	4b89      	ldr	r3, [pc, #548]	; (800518c <HAL_RCC_OscConfig+0x680>)
 8004f68:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004f6a:	4b88      	ldr	r3, [pc, #544]	; (800518c <HAL_RCC_OscConfig+0x680>)
 8004f6c:	2180      	movs	r1, #128	; 0x80
 8004f6e:	0549      	lsls	r1, r1, #21
 8004f70:	430a      	orrs	r2, r1
 8004f72:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8004f74:	183b      	adds	r3, r7, r0
 8004f76:	2201      	movs	r2, #1
 8004f78:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004f7a:	4b87      	ldr	r3, [pc, #540]	; (8005198 <HAL_RCC_OscConfig+0x68c>)
 8004f7c:	681a      	ldr	r2, [r3, #0]
 8004f7e:	2380      	movs	r3, #128	; 0x80
 8004f80:	005b      	lsls	r3, r3, #1
 8004f82:	4013      	ands	r3, r2
 8004f84:	d11a      	bne.n	8004fbc <HAL_RCC_OscConfig+0x4b0>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004f86:	4b84      	ldr	r3, [pc, #528]	; (8005198 <HAL_RCC_OscConfig+0x68c>)
 8004f88:	681a      	ldr	r2, [r3, #0]
 8004f8a:	4b83      	ldr	r3, [pc, #524]	; (8005198 <HAL_RCC_OscConfig+0x68c>)
 8004f8c:	2180      	movs	r1, #128	; 0x80
 8004f8e:	0049      	lsls	r1, r1, #1
 8004f90:	430a      	orrs	r2, r1
 8004f92:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004f94:	f7fd ff00 	bl	8002d98 <HAL_GetTick>
 8004f98:	0003      	movs	r3, r0
 8004f9a:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004f9c:	e008      	b.n	8004fb0 <HAL_RCC_OscConfig+0x4a4>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004f9e:	f7fd fefb 	bl	8002d98 <HAL_GetTick>
 8004fa2:	0002      	movs	r2, r0
 8004fa4:	697b      	ldr	r3, [r7, #20]
 8004fa6:	1ad3      	subs	r3, r2, r3
 8004fa8:	2b64      	cmp	r3, #100	; 0x64
 8004faa:	d901      	bls.n	8004fb0 <HAL_RCC_OscConfig+0x4a4>
        {
          return HAL_TIMEOUT;
 8004fac:	2303      	movs	r3, #3
 8004fae:	e123      	b.n	80051f8 <HAL_RCC_OscConfig+0x6ec>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004fb0:	4b79      	ldr	r3, [pc, #484]	; (8005198 <HAL_RCC_OscConfig+0x68c>)
 8004fb2:	681a      	ldr	r2, [r3, #0]
 8004fb4:	2380      	movs	r3, #128	; 0x80
 8004fb6:	005b      	lsls	r3, r3, #1
 8004fb8:	4013      	ands	r3, r2
 8004fba:	d0f0      	beq.n	8004f9e <HAL_RCC_OscConfig+0x492>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	689a      	ldr	r2, [r3, #8]
 8004fc0:	2380      	movs	r3, #128	; 0x80
 8004fc2:	005b      	lsls	r3, r3, #1
 8004fc4:	429a      	cmp	r2, r3
 8004fc6:	d107      	bne.n	8004fd8 <HAL_RCC_OscConfig+0x4cc>
 8004fc8:	4b70      	ldr	r3, [pc, #448]	; (800518c <HAL_RCC_OscConfig+0x680>)
 8004fca:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004fcc:	4b6f      	ldr	r3, [pc, #444]	; (800518c <HAL_RCC_OscConfig+0x680>)
 8004fce:	2180      	movs	r1, #128	; 0x80
 8004fd0:	0049      	lsls	r1, r1, #1
 8004fd2:	430a      	orrs	r2, r1
 8004fd4:	651a      	str	r2, [r3, #80]	; 0x50
 8004fd6:	e031      	b.n	800503c <HAL_RCC_OscConfig+0x530>
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	689b      	ldr	r3, [r3, #8]
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d10c      	bne.n	8004ffa <HAL_RCC_OscConfig+0x4ee>
 8004fe0:	4b6a      	ldr	r3, [pc, #424]	; (800518c <HAL_RCC_OscConfig+0x680>)
 8004fe2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004fe4:	4b69      	ldr	r3, [pc, #420]	; (800518c <HAL_RCC_OscConfig+0x680>)
 8004fe6:	496b      	ldr	r1, [pc, #428]	; (8005194 <HAL_RCC_OscConfig+0x688>)
 8004fe8:	400a      	ands	r2, r1
 8004fea:	651a      	str	r2, [r3, #80]	; 0x50
 8004fec:	4b67      	ldr	r3, [pc, #412]	; (800518c <HAL_RCC_OscConfig+0x680>)
 8004fee:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004ff0:	4b66      	ldr	r3, [pc, #408]	; (800518c <HAL_RCC_OscConfig+0x680>)
 8004ff2:	496a      	ldr	r1, [pc, #424]	; (800519c <HAL_RCC_OscConfig+0x690>)
 8004ff4:	400a      	ands	r2, r1
 8004ff6:	651a      	str	r2, [r3, #80]	; 0x50
 8004ff8:	e020      	b.n	800503c <HAL_RCC_OscConfig+0x530>
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	689a      	ldr	r2, [r3, #8]
 8004ffe:	23a0      	movs	r3, #160	; 0xa0
 8005000:	00db      	lsls	r3, r3, #3
 8005002:	429a      	cmp	r2, r3
 8005004:	d10e      	bne.n	8005024 <HAL_RCC_OscConfig+0x518>
 8005006:	4b61      	ldr	r3, [pc, #388]	; (800518c <HAL_RCC_OscConfig+0x680>)
 8005008:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800500a:	4b60      	ldr	r3, [pc, #384]	; (800518c <HAL_RCC_OscConfig+0x680>)
 800500c:	2180      	movs	r1, #128	; 0x80
 800500e:	00c9      	lsls	r1, r1, #3
 8005010:	430a      	orrs	r2, r1
 8005012:	651a      	str	r2, [r3, #80]	; 0x50
 8005014:	4b5d      	ldr	r3, [pc, #372]	; (800518c <HAL_RCC_OscConfig+0x680>)
 8005016:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005018:	4b5c      	ldr	r3, [pc, #368]	; (800518c <HAL_RCC_OscConfig+0x680>)
 800501a:	2180      	movs	r1, #128	; 0x80
 800501c:	0049      	lsls	r1, r1, #1
 800501e:	430a      	orrs	r2, r1
 8005020:	651a      	str	r2, [r3, #80]	; 0x50
 8005022:	e00b      	b.n	800503c <HAL_RCC_OscConfig+0x530>
 8005024:	4b59      	ldr	r3, [pc, #356]	; (800518c <HAL_RCC_OscConfig+0x680>)
 8005026:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005028:	4b58      	ldr	r3, [pc, #352]	; (800518c <HAL_RCC_OscConfig+0x680>)
 800502a:	495a      	ldr	r1, [pc, #360]	; (8005194 <HAL_RCC_OscConfig+0x688>)
 800502c:	400a      	ands	r2, r1
 800502e:	651a      	str	r2, [r3, #80]	; 0x50
 8005030:	4b56      	ldr	r3, [pc, #344]	; (800518c <HAL_RCC_OscConfig+0x680>)
 8005032:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005034:	4b55      	ldr	r3, [pc, #340]	; (800518c <HAL_RCC_OscConfig+0x680>)
 8005036:	4959      	ldr	r1, [pc, #356]	; (800519c <HAL_RCC_OscConfig+0x690>)
 8005038:	400a      	ands	r2, r1
 800503a:	651a      	str	r2, [r3, #80]	; 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	689b      	ldr	r3, [r3, #8]
 8005040:	2b00      	cmp	r3, #0
 8005042:	d015      	beq.n	8005070 <HAL_RCC_OscConfig+0x564>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005044:	f7fd fea8 	bl	8002d98 <HAL_GetTick>
 8005048:	0003      	movs	r3, r0
 800504a:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800504c:	e009      	b.n	8005062 <HAL_RCC_OscConfig+0x556>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800504e:	f7fd fea3 	bl	8002d98 <HAL_GetTick>
 8005052:	0002      	movs	r2, r0
 8005054:	697b      	ldr	r3, [r7, #20]
 8005056:	1ad3      	subs	r3, r2, r3
 8005058:	4a51      	ldr	r2, [pc, #324]	; (80051a0 <HAL_RCC_OscConfig+0x694>)
 800505a:	4293      	cmp	r3, r2
 800505c:	d901      	bls.n	8005062 <HAL_RCC_OscConfig+0x556>
        {
          return HAL_TIMEOUT;
 800505e:	2303      	movs	r3, #3
 8005060:	e0ca      	b.n	80051f8 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005062:	4b4a      	ldr	r3, [pc, #296]	; (800518c <HAL_RCC_OscConfig+0x680>)
 8005064:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005066:	2380      	movs	r3, #128	; 0x80
 8005068:	009b      	lsls	r3, r3, #2
 800506a:	4013      	ands	r3, r2
 800506c:	d0ef      	beq.n	800504e <HAL_RCC_OscConfig+0x542>
 800506e:	e014      	b.n	800509a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005070:	f7fd fe92 	bl	8002d98 <HAL_GetTick>
 8005074:	0003      	movs	r3, r0
 8005076:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8005078:	e009      	b.n	800508e <HAL_RCC_OscConfig+0x582>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800507a:	f7fd fe8d 	bl	8002d98 <HAL_GetTick>
 800507e:	0002      	movs	r2, r0
 8005080:	697b      	ldr	r3, [r7, #20]
 8005082:	1ad3      	subs	r3, r2, r3
 8005084:	4a46      	ldr	r2, [pc, #280]	; (80051a0 <HAL_RCC_OscConfig+0x694>)
 8005086:	4293      	cmp	r3, r2
 8005088:	d901      	bls.n	800508e <HAL_RCC_OscConfig+0x582>
        {
          return HAL_TIMEOUT;
 800508a:	2303      	movs	r3, #3
 800508c:	e0b4      	b.n	80051f8 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800508e:	4b3f      	ldr	r3, [pc, #252]	; (800518c <HAL_RCC_OscConfig+0x680>)
 8005090:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005092:	2380      	movs	r3, #128	; 0x80
 8005094:	009b      	lsls	r3, r3, #2
 8005096:	4013      	ands	r3, r2
 8005098:	d1ef      	bne.n	800507a <HAL_RCC_OscConfig+0x56e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800509a:	2323      	movs	r3, #35	; 0x23
 800509c:	18fb      	adds	r3, r7, r3
 800509e:	781b      	ldrb	r3, [r3, #0]
 80050a0:	2b01      	cmp	r3, #1
 80050a2:	d105      	bne.n	80050b0 <HAL_RCC_OscConfig+0x5a4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80050a4:	4b39      	ldr	r3, [pc, #228]	; (800518c <HAL_RCC_OscConfig+0x680>)
 80050a6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80050a8:	4b38      	ldr	r3, [pc, #224]	; (800518c <HAL_RCC_OscConfig+0x680>)
 80050aa:	493e      	ldr	r1, [pc, #248]	; (80051a4 <HAL_RCC_OscConfig+0x698>)
 80050ac:	400a      	ands	r2, r1
 80050ae:	639a      	str	r2, [r3, #56]	; 0x38
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d100      	bne.n	80050ba <HAL_RCC_OscConfig+0x5ae>
 80050b8:	e09d      	b.n	80051f6 <HAL_RCC_OscConfig+0x6ea>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80050ba:	69fb      	ldr	r3, [r7, #28]
 80050bc:	2b0c      	cmp	r3, #12
 80050be:	d100      	bne.n	80050c2 <HAL_RCC_OscConfig+0x5b6>
 80050c0:	e076      	b.n	80051b0 <HAL_RCC_OscConfig+0x6a4>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050c6:	2b02      	cmp	r3, #2
 80050c8:	d145      	bne.n	8005156 <HAL_RCC_OscConfig+0x64a>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80050ca:	4b30      	ldr	r3, [pc, #192]	; (800518c <HAL_RCC_OscConfig+0x680>)
 80050cc:	681a      	ldr	r2, [r3, #0]
 80050ce:	4b2f      	ldr	r3, [pc, #188]	; (800518c <HAL_RCC_OscConfig+0x680>)
 80050d0:	4935      	ldr	r1, [pc, #212]	; (80051a8 <HAL_RCC_OscConfig+0x69c>)
 80050d2:	400a      	ands	r2, r1
 80050d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80050d6:	f7fd fe5f 	bl	8002d98 <HAL_GetTick>
 80050da:	0003      	movs	r3, r0
 80050dc:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80050de:	e008      	b.n	80050f2 <HAL_RCC_OscConfig+0x5e6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80050e0:	f7fd fe5a 	bl	8002d98 <HAL_GetTick>
 80050e4:	0002      	movs	r2, r0
 80050e6:	697b      	ldr	r3, [r7, #20]
 80050e8:	1ad3      	subs	r3, r2, r3
 80050ea:	2b02      	cmp	r3, #2
 80050ec:	d901      	bls.n	80050f2 <HAL_RCC_OscConfig+0x5e6>
          {
            return HAL_TIMEOUT;
 80050ee:	2303      	movs	r3, #3
 80050f0:	e082      	b.n	80051f8 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80050f2:	4b26      	ldr	r3, [pc, #152]	; (800518c <HAL_RCC_OscConfig+0x680>)
 80050f4:	681a      	ldr	r2, [r3, #0]
 80050f6:	2380      	movs	r3, #128	; 0x80
 80050f8:	049b      	lsls	r3, r3, #18
 80050fa:	4013      	ands	r3, r2
 80050fc:	d1f0      	bne.n	80050e0 <HAL_RCC_OscConfig+0x5d4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80050fe:	4b23      	ldr	r3, [pc, #140]	; (800518c <HAL_RCC_OscConfig+0x680>)
 8005100:	68db      	ldr	r3, [r3, #12]
 8005102:	4a2a      	ldr	r2, [pc, #168]	; (80051ac <HAL_RCC_OscConfig+0x6a0>)
 8005104:	4013      	ands	r3, r2
 8005106:	0019      	movs	r1, r3
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005110:	431a      	orrs	r2, r3
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005116:	431a      	orrs	r2, r3
 8005118:	4b1c      	ldr	r3, [pc, #112]	; (800518c <HAL_RCC_OscConfig+0x680>)
 800511a:	430a      	orrs	r2, r1
 800511c:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800511e:	4b1b      	ldr	r3, [pc, #108]	; (800518c <HAL_RCC_OscConfig+0x680>)
 8005120:	681a      	ldr	r2, [r3, #0]
 8005122:	4b1a      	ldr	r3, [pc, #104]	; (800518c <HAL_RCC_OscConfig+0x680>)
 8005124:	2180      	movs	r1, #128	; 0x80
 8005126:	0449      	lsls	r1, r1, #17
 8005128:	430a      	orrs	r2, r1
 800512a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800512c:	f7fd fe34 	bl	8002d98 <HAL_GetTick>
 8005130:	0003      	movs	r3, r0
 8005132:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8005134:	e008      	b.n	8005148 <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005136:	f7fd fe2f 	bl	8002d98 <HAL_GetTick>
 800513a:	0002      	movs	r2, r0
 800513c:	697b      	ldr	r3, [r7, #20]
 800513e:	1ad3      	subs	r3, r2, r3
 8005140:	2b02      	cmp	r3, #2
 8005142:	d901      	bls.n	8005148 <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 8005144:	2303      	movs	r3, #3
 8005146:	e057      	b.n	80051f8 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8005148:	4b10      	ldr	r3, [pc, #64]	; (800518c <HAL_RCC_OscConfig+0x680>)
 800514a:	681a      	ldr	r2, [r3, #0]
 800514c:	2380      	movs	r3, #128	; 0x80
 800514e:	049b      	lsls	r3, r3, #18
 8005150:	4013      	ands	r3, r2
 8005152:	d0f0      	beq.n	8005136 <HAL_RCC_OscConfig+0x62a>
 8005154:	e04f      	b.n	80051f6 <HAL_RCC_OscConfig+0x6ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005156:	4b0d      	ldr	r3, [pc, #52]	; (800518c <HAL_RCC_OscConfig+0x680>)
 8005158:	681a      	ldr	r2, [r3, #0]
 800515a:	4b0c      	ldr	r3, [pc, #48]	; (800518c <HAL_RCC_OscConfig+0x680>)
 800515c:	4912      	ldr	r1, [pc, #72]	; (80051a8 <HAL_RCC_OscConfig+0x69c>)
 800515e:	400a      	ands	r2, r1
 8005160:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005162:	f7fd fe19 	bl	8002d98 <HAL_GetTick>
 8005166:	0003      	movs	r3, r0
 8005168:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800516a:	e008      	b.n	800517e <HAL_RCC_OscConfig+0x672>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800516c:	f7fd fe14 	bl	8002d98 <HAL_GetTick>
 8005170:	0002      	movs	r2, r0
 8005172:	697b      	ldr	r3, [r7, #20]
 8005174:	1ad3      	subs	r3, r2, r3
 8005176:	2b02      	cmp	r3, #2
 8005178:	d901      	bls.n	800517e <HAL_RCC_OscConfig+0x672>
          {
            return HAL_TIMEOUT;
 800517a:	2303      	movs	r3, #3
 800517c:	e03c      	b.n	80051f8 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800517e:	4b03      	ldr	r3, [pc, #12]	; (800518c <HAL_RCC_OscConfig+0x680>)
 8005180:	681a      	ldr	r2, [r3, #0]
 8005182:	2380      	movs	r3, #128	; 0x80
 8005184:	049b      	lsls	r3, r3, #18
 8005186:	4013      	ands	r3, r2
 8005188:	d1f0      	bne.n	800516c <HAL_RCC_OscConfig+0x660>
 800518a:	e034      	b.n	80051f6 <HAL_RCC_OscConfig+0x6ea>
 800518c:	40021000 	.word	0x40021000
 8005190:	ffff1fff 	.word	0xffff1fff
 8005194:	fffffeff 	.word	0xfffffeff
 8005198:	40007000 	.word	0x40007000
 800519c:	fffffbff 	.word	0xfffffbff
 80051a0:	00001388 	.word	0x00001388
 80051a4:	efffffff 	.word	0xefffffff
 80051a8:	feffffff 	.word	0xfeffffff
 80051ac:	ff02ffff 	.word	0xff02ffff
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051b4:	2b01      	cmp	r3, #1
 80051b6:	d101      	bne.n	80051bc <HAL_RCC_OscConfig+0x6b0>
      {
        return HAL_ERROR;
 80051b8:	2301      	movs	r3, #1
 80051ba:	e01d      	b.n	80051f8 <HAL_RCC_OscConfig+0x6ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80051bc:	4b10      	ldr	r3, [pc, #64]	; (8005200 <HAL_RCC_OscConfig+0x6f4>)
 80051be:	68db      	ldr	r3, [r3, #12]
 80051c0:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80051c2:	69ba      	ldr	r2, [r7, #24]
 80051c4:	2380      	movs	r3, #128	; 0x80
 80051c6:	025b      	lsls	r3, r3, #9
 80051c8:	401a      	ands	r2, r3
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80051ce:	429a      	cmp	r2, r3
 80051d0:	d10f      	bne.n	80051f2 <HAL_RCC_OscConfig+0x6e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80051d2:	69ba      	ldr	r2, [r7, #24]
 80051d4:	23f0      	movs	r3, #240	; 0xf0
 80051d6:	039b      	lsls	r3, r3, #14
 80051d8:	401a      	ands	r2, r3
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80051de:	429a      	cmp	r2, r3
 80051e0:	d107      	bne.n	80051f2 <HAL_RCC_OscConfig+0x6e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 80051e2:	69ba      	ldr	r2, [r7, #24]
 80051e4:	23c0      	movs	r3, #192	; 0xc0
 80051e6:	041b      	lsls	r3, r3, #16
 80051e8:	401a      	ands	r2, r3
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80051ee:	429a      	cmp	r2, r3
 80051f0:	d001      	beq.n	80051f6 <HAL_RCC_OscConfig+0x6ea>
        {
          return HAL_ERROR;
 80051f2:	2301      	movs	r3, #1
 80051f4:	e000      	b.n	80051f8 <HAL_RCC_OscConfig+0x6ec>
        }
      }
    }
  }
  return HAL_OK;
 80051f6:	2300      	movs	r3, #0
}
 80051f8:	0018      	movs	r0, r3
 80051fa:	46bd      	mov	sp, r7
 80051fc:	b00a      	add	sp, #40	; 0x28
 80051fe:	bdb0      	pop	{r4, r5, r7, pc}
 8005200:	40021000 	.word	0x40021000

08005204 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005204:	b5b0      	push	{r4, r5, r7, lr}
 8005206:	b084      	sub	sp, #16
 8005208:	af00      	add	r7, sp, #0
 800520a:	6078      	str	r0, [r7, #4]
 800520c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	2b00      	cmp	r3, #0
 8005212:	d101      	bne.n	8005218 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005214:	2301      	movs	r3, #1
 8005216:	e128      	b.n	800546a <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005218:	4b96      	ldr	r3, [pc, #600]	; (8005474 <HAL_RCC_ClockConfig+0x270>)
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	2201      	movs	r2, #1
 800521e:	4013      	ands	r3, r2
 8005220:	683a      	ldr	r2, [r7, #0]
 8005222:	429a      	cmp	r2, r3
 8005224:	d91e      	bls.n	8005264 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005226:	4b93      	ldr	r3, [pc, #588]	; (8005474 <HAL_RCC_ClockConfig+0x270>)
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	2201      	movs	r2, #1
 800522c:	4393      	bics	r3, r2
 800522e:	0019      	movs	r1, r3
 8005230:	4b90      	ldr	r3, [pc, #576]	; (8005474 <HAL_RCC_ClockConfig+0x270>)
 8005232:	683a      	ldr	r2, [r7, #0]
 8005234:	430a      	orrs	r2, r1
 8005236:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8005238:	f7fd fdae 	bl	8002d98 <HAL_GetTick>
 800523c:	0003      	movs	r3, r0
 800523e:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005240:	e009      	b.n	8005256 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005242:	f7fd fda9 	bl	8002d98 <HAL_GetTick>
 8005246:	0002      	movs	r2, r0
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	1ad3      	subs	r3, r2, r3
 800524c:	4a8a      	ldr	r2, [pc, #552]	; (8005478 <HAL_RCC_ClockConfig+0x274>)
 800524e:	4293      	cmp	r3, r2
 8005250:	d901      	bls.n	8005256 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8005252:	2303      	movs	r3, #3
 8005254:	e109      	b.n	800546a <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005256:	4b87      	ldr	r3, [pc, #540]	; (8005474 <HAL_RCC_ClockConfig+0x270>)
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	2201      	movs	r2, #1
 800525c:	4013      	ands	r3, r2
 800525e:	683a      	ldr	r2, [r7, #0]
 8005260:	429a      	cmp	r2, r3
 8005262:	d1ee      	bne.n	8005242 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	2202      	movs	r2, #2
 800526a:	4013      	ands	r3, r2
 800526c:	d009      	beq.n	8005282 <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800526e:	4b83      	ldr	r3, [pc, #524]	; (800547c <HAL_RCC_ClockConfig+0x278>)
 8005270:	68db      	ldr	r3, [r3, #12]
 8005272:	22f0      	movs	r2, #240	; 0xf0
 8005274:	4393      	bics	r3, r2
 8005276:	0019      	movs	r1, r3
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	689a      	ldr	r2, [r3, #8]
 800527c:	4b7f      	ldr	r3, [pc, #508]	; (800547c <HAL_RCC_ClockConfig+0x278>)
 800527e:	430a      	orrs	r2, r1
 8005280:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	2201      	movs	r2, #1
 8005288:	4013      	ands	r3, r2
 800528a:	d100      	bne.n	800528e <HAL_RCC_ClockConfig+0x8a>
 800528c:	e089      	b.n	80053a2 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	685b      	ldr	r3, [r3, #4]
 8005292:	2b02      	cmp	r3, #2
 8005294:	d107      	bne.n	80052a6 <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005296:	4b79      	ldr	r3, [pc, #484]	; (800547c <HAL_RCC_ClockConfig+0x278>)
 8005298:	681a      	ldr	r2, [r3, #0]
 800529a:	2380      	movs	r3, #128	; 0x80
 800529c:	029b      	lsls	r3, r3, #10
 800529e:	4013      	ands	r3, r2
 80052a0:	d120      	bne.n	80052e4 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80052a2:	2301      	movs	r3, #1
 80052a4:	e0e1      	b.n	800546a <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	685b      	ldr	r3, [r3, #4]
 80052aa:	2b03      	cmp	r3, #3
 80052ac:	d107      	bne.n	80052be <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80052ae:	4b73      	ldr	r3, [pc, #460]	; (800547c <HAL_RCC_ClockConfig+0x278>)
 80052b0:	681a      	ldr	r2, [r3, #0]
 80052b2:	2380      	movs	r3, #128	; 0x80
 80052b4:	049b      	lsls	r3, r3, #18
 80052b6:	4013      	ands	r3, r2
 80052b8:	d114      	bne.n	80052e4 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80052ba:	2301      	movs	r3, #1
 80052bc:	e0d5      	b.n	800546a <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	685b      	ldr	r3, [r3, #4]
 80052c2:	2b01      	cmp	r3, #1
 80052c4:	d106      	bne.n	80052d4 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80052c6:	4b6d      	ldr	r3, [pc, #436]	; (800547c <HAL_RCC_ClockConfig+0x278>)
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	2204      	movs	r2, #4
 80052cc:	4013      	ands	r3, r2
 80052ce:	d109      	bne.n	80052e4 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80052d0:	2301      	movs	r3, #1
 80052d2:	e0ca      	b.n	800546a <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80052d4:	4b69      	ldr	r3, [pc, #420]	; (800547c <HAL_RCC_ClockConfig+0x278>)
 80052d6:	681a      	ldr	r2, [r3, #0]
 80052d8:	2380      	movs	r3, #128	; 0x80
 80052da:	009b      	lsls	r3, r3, #2
 80052dc:	4013      	ands	r3, r2
 80052de:	d101      	bne.n	80052e4 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80052e0:	2301      	movs	r3, #1
 80052e2:	e0c2      	b.n	800546a <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80052e4:	4b65      	ldr	r3, [pc, #404]	; (800547c <HAL_RCC_ClockConfig+0x278>)
 80052e6:	68db      	ldr	r3, [r3, #12]
 80052e8:	2203      	movs	r2, #3
 80052ea:	4393      	bics	r3, r2
 80052ec:	0019      	movs	r1, r3
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	685a      	ldr	r2, [r3, #4]
 80052f2:	4b62      	ldr	r3, [pc, #392]	; (800547c <HAL_RCC_ClockConfig+0x278>)
 80052f4:	430a      	orrs	r2, r1
 80052f6:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80052f8:	f7fd fd4e 	bl	8002d98 <HAL_GetTick>
 80052fc:	0003      	movs	r3, r0
 80052fe:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	685b      	ldr	r3, [r3, #4]
 8005304:	2b02      	cmp	r3, #2
 8005306:	d111      	bne.n	800532c <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8005308:	e009      	b.n	800531e <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800530a:	f7fd fd45 	bl	8002d98 <HAL_GetTick>
 800530e:	0002      	movs	r2, r0
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	1ad3      	subs	r3, r2, r3
 8005314:	4a58      	ldr	r2, [pc, #352]	; (8005478 <HAL_RCC_ClockConfig+0x274>)
 8005316:	4293      	cmp	r3, r2
 8005318:	d901      	bls.n	800531e <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 800531a:	2303      	movs	r3, #3
 800531c:	e0a5      	b.n	800546a <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800531e:	4b57      	ldr	r3, [pc, #348]	; (800547c <HAL_RCC_ClockConfig+0x278>)
 8005320:	68db      	ldr	r3, [r3, #12]
 8005322:	220c      	movs	r2, #12
 8005324:	4013      	ands	r3, r2
 8005326:	2b08      	cmp	r3, #8
 8005328:	d1ef      	bne.n	800530a <HAL_RCC_ClockConfig+0x106>
 800532a:	e03a      	b.n	80053a2 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	685b      	ldr	r3, [r3, #4]
 8005330:	2b03      	cmp	r3, #3
 8005332:	d111      	bne.n	8005358 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005334:	e009      	b.n	800534a <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005336:	f7fd fd2f 	bl	8002d98 <HAL_GetTick>
 800533a:	0002      	movs	r2, r0
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	1ad3      	subs	r3, r2, r3
 8005340:	4a4d      	ldr	r2, [pc, #308]	; (8005478 <HAL_RCC_ClockConfig+0x274>)
 8005342:	4293      	cmp	r3, r2
 8005344:	d901      	bls.n	800534a <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 8005346:	2303      	movs	r3, #3
 8005348:	e08f      	b.n	800546a <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800534a:	4b4c      	ldr	r3, [pc, #304]	; (800547c <HAL_RCC_ClockConfig+0x278>)
 800534c:	68db      	ldr	r3, [r3, #12]
 800534e:	220c      	movs	r2, #12
 8005350:	4013      	ands	r3, r2
 8005352:	2b0c      	cmp	r3, #12
 8005354:	d1ef      	bne.n	8005336 <HAL_RCC_ClockConfig+0x132>
 8005356:	e024      	b.n	80053a2 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	685b      	ldr	r3, [r3, #4]
 800535c:	2b01      	cmp	r3, #1
 800535e:	d11b      	bne.n	8005398 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8005360:	e009      	b.n	8005376 <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005362:	f7fd fd19 	bl	8002d98 <HAL_GetTick>
 8005366:	0002      	movs	r2, r0
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	1ad3      	subs	r3, r2, r3
 800536c:	4a42      	ldr	r2, [pc, #264]	; (8005478 <HAL_RCC_ClockConfig+0x274>)
 800536e:	4293      	cmp	r3, r2
 8005370:	d901      	bls.n	8005376 <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 8005372:	2303      	movs	r3, #3
 8005374:	e079      	b.n	800546a <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8005376:	4b41      	ldr	r3, [pc, #260]	; (800547c <HAL_RCC_ClockConfig+0x278>)
 8005378:	68db      	ldr	r3, [r3, #12]
 800537a:	220c      	movs	r2, #12
 800537c:	4013      	ands	r3, r2
 800537e:	2b04      	cmp	r3, #4
 8005380:	d1ef      	bne.n	8005362 <HAL_RCC_ClockConfig+0x15e>
 8005382:	e00e      	b.n	80053a2 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005384:	f7fd fd08 	bl	8002d98 <HAL_GetTick>
 8005388:	0002      	movs	r2, r0
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	1ad3      	subs	r3, r2, r3
 800538e:	4a3a      	ldr	r2, [pc, #232]	; (8005478 <HAL_RCC_ClockConfig+0x274>)
 8005390:	4293      	cmp	r3, r2
 8005392:	d901      	bls.n	8005398 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 8005394:	2303      	movs	r3, #3
 8005396:	e068      	b.n	800546a <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8005398:	4b38      	ldr	r3, [pc, #224]	; (800547c <HAL_RCC_ClockConfig+0x278>)
 800539a:	68db      	ldr	r3, [r3, #12]
 800539c:	220c      	movs	r2, #12
 800539e:	4013      	ands	r3, r2
 80053a0:	d1f0      	bne.n	8005384 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80053a2:	4b34      	ldr	r3, [pc, #208]	; (8005474 <HAL_RCC_ClockConfig+0x270>)
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	2201      	movs	r2, #1
 80053a8:	4013      	ands	r3, r2
 80053aa:	683a      	ldr	r2, [r7, #0]
 80053ac:	429a      	cmp	r2, r3
 80053ae:	d21e      	bcs.n	80053ee <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80053b0:	4b30      	ldr	r3, [pc, #192]	; (8005474 <HAL_RCC_ClockConfig+0x270>)
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	2201      	movs	r2, #1
 80053b6:	4393      	bics	r3, r2
 80053b8:	0019      	movs	r1, r3
 80053ba:	4b2e      	ldr	r3, [pc, #184]	; (8005474 <HAL_RCC_ClockConfig+0x270>)
 80053bc:	683a      	ldr	r2, [r7, #0]
 80053be:	430a      	orrs	r2, r1
 80053c0:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80053c2:	f7fd fce9 	bl	8002d98 <HAL_GetTick>
 80053c6:	0003      	movs	r3, r0
 80053c8:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80053ca:	e009      	b.n	80053e0 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80053cc:	f7fd fce4 	bl	8002d98 <HAL_GetTick>
 80053d0:	0002      	movs	r2, r0
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	1ad3      	subs	r3, r2, r3
 80053d6:	4a28      	ldr	r2, [pc, #160]	; (8005478 <HAL_RCC_ClockConfig+0x274>)
 80053d8:	4293      	cmp	r3, r2
 80053da:	d901      	bls.n	80053e0 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 80053dc:	2303      	movs	r3, #3
 80053de:	e044      	b.n	800546a <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80053e0:	4b24      	ldr	r3, [pc, #144]	; (8005474 <HAL_RCC_ClockConfig+0x270>)
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	2201      	movs	r2, #1
 80053e6:	4013      	ands	r3, r2
 80053e8:	683a      	ldr	r2, [r7, #0]
 80053ea:	429a      	cmp	r2, r3
 80053ec:	d1ee      	bne.n	80053cc <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	2204      	movs	r2, #4
 80053f4:	4013      	ands	r3, r2
 80053f6:	d009      	beq.n	800540c <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80053f8:	4b20      	ldr	r3, [pc, #128]	; (800547c <HAL_RCC_ClockConfig+0x278>)
 80053fa:	68db      	ldr	r3, [r3, #12]
 80053fc:	4a20      	ldr	r2, [pc, #128]	; (8005480 <HAL_RCC_ClockConfig+0x27c>)
 80053fe:	4013      	ands	r3, r2
 8005400:	0019      	movs	r1, r3
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	68da      	ldr	r2, [r3, #12]
 8005406:	4b1d      	ldr	r3, [pc, #116]	; (800547c <HAL_RCC_ClockConfig+0x278>)
 8005408:	430a      	orrs	r2, r1
 800540a:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	2208      	movs	r2, #8
 8005412:	4013      	ands	r3, r2
 8005414:	d00a      	beq.n	800542c <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8005416:	4b19      	ldr	r3, [pc, #100]	; (800547c <HAL_RCC_ClockConfig+0x278>)
 8005418:	68db      	ldr	r3, [r3, #12]
 800541a:	4a1a      	ldr	r2, [pc, #104]	; (8005484 <HAL_RCC_ClockConfig+0x280>)
 800541c:	4013      	ands	r3, r2
 800541e:	0019      	movs	r1, r3
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	691b      	ldr	r3, [r3, #16]
 8005424:	00da      	lsls	r2, r3, #3
 8005426:	4b15      	ldr	r3, [pc, #84]	; (800547c <HAL_RCC_ClockConfig+0x278>)
 8005428:	430a      	orrs	r2, r1
 800542a:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800542c:	f000 f832 	bl	8005494 <HAL_RCC_GetSysClockFreq>
 8005430:	0001      	movs	r1, r0
 8005432:	4b12      	ldr	r3, [pc, #72]	; (800547c <HAL_RCC_ClockConfig+0x278>)
 8005434:	68db      	ldr	r3, [r3, #12]
 8005436:	091b      	lsrs	r3, r3, #4
 8005438:	220f      	movs	r2, #15
 800543a:	4013      	ands	r3, r2
 800543c:	4a12      	ldr	r2, [pc, #72]	; (8005488 <HAL_RCC_ClockConfig+0x284>)
 800543e:	5cd3      	ldrb	r3, [r2, r3]
 8005440:	000a      	movs	r2, r1
 8005442:	40da      	lsrs	r2, r3
 8005444:	4b11      	ldr	r3, [pc, #68]	; (800548c <HAL_RCC_ClockConfig+0x288>)
 8005446:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8005448:	4b11      	ldr	r3, [pc, #68]	; (8005490 <HAL_RCC_ClockConfig+0x28c>)
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	250b      	movs	r5, #11
 800544e:	197c      	adds	r4, r7, r5
 8005450:	0018      	movs	r0, r3
 8005452:	f7fd fc5b 	bl	8002d0c <HAL_InitTick>
 8005456:	0003      	movs	r3, r0
 8005458:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 800545a:	197b      	adds	r3, r7, r5
 800545c:	781b      	ldrb	r3, [r3, #0]
 800545e:	2b00      	cmp	r3, #0
 8005460:	d002      	beq.n	8005468 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 8005462:	197b      	adds	r3, r7, r5
 8005464:	781b      	ldrb	r3, [r3, #0]
 8005466:	e000      	b.n	800546a <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8005468:	2300      	movs	r3, #0
}
 800546a:	0018      	movs	r0, r3
 800546c:	46bd      	mov	sp, r7
 800546e:	b004      	add	sp, #16
 8005470:	bdb0      	pop	{r4, r5, r7, pc}
 8005472:	46c0      	nop			; (mov r8, r8)
 8005474:	40022000 	.word	0x40022000
 8005478:	00001388 	.word	0x00001388
 800547c:	40021000 	.word	0x40021000
 8005480:	fffff8ff 	.word	0xfffff8ff
 8005484:	ffffc7ff 	.word	0xffffc7ff
 8005488:	0800726c 	.word	0x0800726c
 800548c:	20000184 	.word	0x20000184
 8005490:	20000188 	.word	0x20000188

08005494 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005494:	b5b0      	push	{r4, r5, r7, lr}
 8005496:	b08e      	sub	sp, #56	; 0x38
 8005498:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 800549a:	4b4c      	ldr	r3, [pc, #304]	; (80055cc <HAL_RCC_GetSysClockFreq+0x138>)
 800549c:	68db      	ldr	r3, [r3, #12]
 800549e:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80054a0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80054a2:	230c      	movs	r3, #12
 80054a4:	4013      	ands	r3, r2
 80054a6:	2b0c      	cmp	r3, #12
 80054a8:	d014      	beq.n	80054d4 <HAL_RCC_GetSysClockFreq+0x40>
 80054aa:	d900      	bls.n	80054ae <HAL_RCC_GetSysClockFreq+0x1a>
 80054ac:	e07b      	b.n	80055a6 <HAL_RCC_GetSysClockFreq+0x112>
 80054ae:	2b04      	cmp	r3, #4
 80054b0:	d002      	beq.n	80054b8 <HAL_RCC_GetSysClockFreq+0x24>
 80054b2:	2b08      	cmp	r3, #8
 80054b4:	d00b      	beq.n	80054ce <HAL_RCC_GetSysClockFreq+0x3a>
 80054b6:	e076      	b.n	80055a6 <HAL_RCC_GetSysClockFreq+0x112>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80054b8:	4b44      	ldr	r3, [pc, #272]	; (80055cc <HAL_RCC_GetSysClockFreq+0x138>)
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	2210      	movs	r2, #16
 80054be:	4013      	ands	r3, r2
 80054c0:	d002      	beq.n	80054c8 <HAL_RCC_GetSysClockFreq+0x34>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 80054c2:	4b43      	ldr	r3, [pc, #268]	; (80055d0 <HAL_RCC_GetSysClockFreq+0x13c>)
 80054c4:	633b      	str	r3, [r7, #48]	; 0x30
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 80054c6:	e07c      	b.n	80055c2 <HAL_RCC_GetSysClockFreq+0x12e>
        sysclockfreq =  HSI_VALUE;
 80054c8:	4b42      	ldr	r3, [pc, #264]	; (80055d4 <HAL_RCC_GetSysClockFreq+0x140>)
 80054ca:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80054cc:	e079      	b.n	80055c2 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80054ce:	4b42      	ldr	r3, [pc, #264]	; (80055d8 <HAL_RCC_GetSysClockFreq+0x144>)
 80054d0:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80054d2:	e076      	b.n	80055c2 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 80054d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80054d6:	0c9a      	lsrs	r2, r3, #18
 80054d8:	230f      	movs	r3, #15
 80054da:	401a      	ands	r2, r3
 80054dc:	4b3f      	ldr	r3, [pc, #252]	; (80055dc <HAL_RCC_GetSysClockFreq+0x148>)
 80054de:	5c9b      	ldrb	r3, [r3, r2]
 80054e0:	62bb      	str	r3, [r7, #40]	; 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 80054e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80054e4:	0d9a      	lsrs	r2, r3, #22
 80054e6:	2303      	movs	r3, #3
 80054e8:	4013      	ands	r3, r2
 80054ea:	3301      	adds	r3, #1
 80054ec:	627b      	str	r3, [r7, #36]	; 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80054ee:	4b37      	ldr	r3, [pc, #220]	; (80055cc <HAL_RCC_GetSysClockFreq+0x138>)
 80054f0:	68da      	ldr	r2, [r3, #12]
 80054f2:	2380      	movs	r3, #128	; 0x80
 80054f4:	025b      	lsls	r3, r3, #9
 80054f6:	4013      	ands	r3, r2
 80054f8:	d01a      	beq.n	8005530 <HAL_RCC_GetSysClockFreq+0x9c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 80054fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80054fc:	61bb      	str	r3, [r7, #24]
 80054fe:	2300      	movs	r3, #0
 8005500:	61fb      	str	r3, [r7, #28]
 8005502:	4a35      	ldr	r2, [pc, #212]	; (80055d8 <HAL_RCC_GetSysClockFreq+0x144>)
 8005504:	2300      	movs	r3, #0
 8005506:	69b8      	ldr	r0, [r7, #24]
 8005508:	69f9      	ldr	r1, [r7, #28]
 800550a:	f7fa ffa5 	bl	8000458 <__aeabi_lmul>
 800550e:	0002      	movs	r2, r0
 8005510:	000b      	movs	r3, r1
 8005512:	0010      	movs	r0, r2
 8005514:	0019      	movs	r1, r3
 8005516:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005518:	613b      	str	r3, [r7, #16]
 800551a:	2300      	movs	r3, #0
 800551c:	617b      	str	r3, [r7, #20]
 800551e:	693a      	ldr	r2, [r7, #16]
 8005520:	697b      	ldr	r3, [r7, #20]
 8005522:	f7fa ff79 	bl	8000418 <__aeabi_uldivmod>
 8005526:	0002      	movs	r2, r0
 8005528:	000b      	movs	r3, r1
 800552a:	0013      	movs	r3, r2
 800552c:	637b      	str	r3, [r7, #52]	; 0x34
 800552e:	e037      	b.n	80055a0 <HAL_RCC_GetSysClockFreq+0x10c>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8005530:	4b26      	ldr	r3, [pc, #152]	; (80055cc <HAL_RCC_GetSysClockFreq+0x138>)
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	2210      	movs	r2, #16
 8005536:	4013      	ands	r3, r2
 8005538:	d01a      	beq.n	8005570 <HAL_RCC_GetSysClockFreq+0xdc>
        {
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 800553a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800553c:	60bb      	str	r3, [r7, #8]
 800553e:	2300      	movs	r3, #0
 8005540:	60fb      	str	r3, [r7, #12]
 8005542:	4a23      	ldr	r2, [pc, #140]	; (80055d0 <HAL_RCC_GetSysClockFreq+0x13c>)
 8005544:	2300      	movs	r3, #0
 8005546:	68b8      	ldr	r0, [r7, #8]
 8005548:	68f9      	ldr	r1, [r7, #12]
 800554a:	f7fa ff85 	bl	8000458 <__aeabi_lmul>
 800554e:	0002      	movs	r2, r0
 8005550:	000b      	movs	r3, r1
 8005552:	0010      	movs	r0, r2
 8005554:	0019      	movs	r1, r3
 8005556:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005558:	603b      	str	r3, [r7, #0]
 800555a:	2300      	movs	r3, #0
 800555c:	607b      	str	r3, [r7, #4]
 800555e:	683a      	ldr	r2, [r7, #0]
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	f7fa ff59 	bl	8000418 <__aeabi_uldivmod>
 8005566:	0002      	movs	r2, r0
 8005568:	000b      	movs	r3, r1
 800556a:	0013      	movs	r3, r2
 800556c:	637b      	str	r3, [r7, #52]	; 0x34
 800556e:	e017      	b.n	80055a0 <HAL_RCC_GetSysClockFreq+0x10c>
        }
        else
        {
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8005570:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005572:	0018      	movs	r0, r3
 8005574:	2300      	movs	r3, #0
 8005576:	0019      	movs	r1, r3
 8005578:	4a16      	ldr	r2, [pc, #88]	; (80055d4 <HAL_RCC_GetSysClockFreq+0x140>)
 800557a:	2300      	movs	r3, #0
 800557c:	f7fa ff6c 	bl	8000458 <__aeabi_lmul>
 8005580:	0002      	movs	r2, r0
 8005582:	000b      	movs	r3, r1
 8005584:	0010      	movs	r0, r2
 8005586:	0019      	movs	r1, r3
 8005588:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800558a:	001c      	movs	r4, r3
 800558c:	2300      	movs	r3, #0
 800558e:	001d      	movs	r5, r3
 8005590:	0022      	movs	r2, r4
 8005592:	002b      	movs	r3, r5
 8005594:	f7fa ff40 	bl	8000418 <__aeabi_uldivmod>
 8005598:	0002      	movs	r2, r0
 800559a:	000b      	movs	r3, r1
 800559c:	0013      	movs	r3, r2
 800559e:	637b      	str	r3, [r7, #52]	; 0x34
        }
      }
      sysclockfreq = pllvco;
 80055a0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80055a2:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80055a4:	e00d      	b.n	80055c2 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 80055a6:	4b09      	ldr	r3, [pc, #36]	; (80055cc <HAL_RCC_GetSysClockFreq+0x138>)
 80055a8:	685b      	ldr	r3, [r3, #4]
 80055aa:	0b5b      	lsrs	r3, r3, #13
 80055ac:	2207      	movs	r2, #7
 80055ae:	4013      	ands	r3, r2
 80055b0:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 80055b2:	6a3b      	ldr	r3, [r7, #32]
 80055b4:	3301      	adds	r3, #1
 80055b6:	2280      	movs	r2, #128	; 0x80
 80055b8:	0212      	lsls	r2, r2, #8
 80055ba:	409a      	lsls	r2, r3
 80055bc:	0013      	movs	r3, r2
 80055be:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80055c0:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 80055c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 80055c4:	0018      	movs	r0, r3
 80055c6:	46bd      	mov	sp, r7
 80055c8:	b00e      	add	sp, #56	; 0x38
 80055ca:	bdb0      	pop	{r4, r5, r7, pc}
 80055cc:	40021000 	.word	0x40021000
 80055d0:	003d0900 	.word	0x003d0900
 80055d4:	00f42400 	.word	0x00f42400
 80055d8:	017d7840 	.word	0x017d7840
 80055dc:	08007284 	.word	0x08007284

080055e0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80055e0:	b580      	push	{r7, lr}
 80055e2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80055e4:	4b02      	ldr	r3, [pc, #8]	; (80055f0 <HAL_RCC_GetHCLKFreq+0x10>)
 80055e6:	681b      	ldr	r3, [r3, #0]
}
 80055e8:	0018      	movs	r0, r3
 80055ea:	46bd      	mov	sp, r7
 80055ec:	bd80      	pop	{r7, pc}
 80055ee:	46c0      	nop			; (mov r8, r8)
 80055f0:	20000184 	.word	0x20000184

080055f4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80055f4:	b580      	push	{r7, lr}
 80055f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80055f8:	f7ff fff2 	bl	80055e0 <HAL_RCC_GetHCLKFreq>
 80055fc:	0001      	movs	r1, r0
 80055fe:	4b06      	ldr	r3, [pc, #24]	; (8005618 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005600:	68db      	ldr	r3, [r3, #12]
 8005602:	0a1b      	lsrs	r3, r3, #8
 8005604:	2207      	movs	r2, #7
 8005606:	4013      	ands	r3, r2
 8005608:	4a04      	ldr	r2, [pc, #16]	; (800561c <HAL_RCC_GetPCLK1Freq+0x28>)
 800560a:	5cd3      	ldrb	r3, [r2, r3]
 800560c:	40d9      	lsrs	r1, r3
 800560e:	000b      	movs	r3, r1
}
 8005610:	0018      	movs	r0, r3
 8005612:	46bd      	mov	sp, r7
 8005614:	bd80      	pop	{r7, pc}
 8005616:	46c0      	nop			; (mov r8, r8)
 8005618:	40021000 	.word	0x40021000
 800561c:	0800727c 	.word	0x0800727c

08005620 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005620:	b580      	push	{r7, lr}
 8005622:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005624:	f7ff ffdc 	bl	80055e0 <HAL_RCC_GetHCLKFreq>
 8005628:	0001      	movs	r1, r0
 800562a:	4b06      	ldr	r3, [pc, #24]	; (8005644 <HAL_RCC_GetPCLK2Freq+0x24>)
 800562c:	68db      	ldr	r3, [r3, #12]
 800562e:	0adb      	lsrs	r3, r3, #11
 8005630:	2207      	movs	r2, #7
 8005632:	4013      	ands	r3, r2
 8005634:	4a04      	ldr	r2, [pc, #16]	; (8005648 <HAL_RCC_GetPCLK2Freq+0x28>)
 8005636:	5cd3      	ldrb	r3, [r2, r3]
 8005638:	40d9      	lsrs	r1, r3
 800563a:	000b      	movs	r3, r1
}
 800563c:	0018      	movs	r0, r3
 800563e:	46bd      	mov	sp, r7
 8005640:	bd80      	pop	{r7, pc}
 8005642:	46c0      	nop			; (mov r8, r8)
 8005644:	40021000 	.word	0x40021000
 8005648:	0800727c 	.word	0x0800727c

0800564c <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800564c:	b580      	push	{r7, lr}
 800564e:	b086      	sub	sp, #24
 8005650:	af00      	add	r7, sp, #0
 8005652:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 8005654:	2017      	movs	r0, #23
 8005656:	183b      	adds	r3, r7, r0
 8005658:	2200      	movs	r2, #0
 800565a:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	2220      	movs	r2, #32
 8005662:	4013      	ands	r3, r2
 8005664:	d100      	bne.n	8005668 <HAL_RCCEx_PeriphCLKConfig+0x1c>
 8005666:	e0c2      	b.n	80057ee <HAL_RCCEx_PeriphCLKConfig+0x1a2>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005668:	4b81      	ldr	r3, [pc, #516]	; (8005870 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 800566a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800566c:	2380      	movs	r3, #128	; 0x80
 800566e:	055b      	lsls	r3, r3, #21
 8005670:	4013      	ands	r3, r2
 8005672:	d109      	bne.n	8005688 <HAL_RCCEx_PeriphCLKConfig+0x3c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005674:	4b7e      	ldr	r3, [pc, #504]	; (8005870 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8005676:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005678:	4b7d      	ldr	r3, [pc, #500]	; (8005870 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 800567a:	2180      	movs	r1, #128	; 0x80
 800567c:	0549      	lsls	r1, r1, #21
 800567e:	430a      	orrs	r2, r1
 8005680:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8005682:	183b      	adds	r3, r7, r0
 8005684:	2201      	movs	r2, #1
 8005686:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005688:	4b7a      	ldr	r3, [pc, #488]	; (8005874 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 800568a:	681a      	ldr	r2, [r3, #0]
 800568c:	2380      	movs	r3, #128	; 0x80
 800568e:	005b      	lsls	r3, r3, #1
 8005690:	4013      	ands	r3, r2
 8005692:	d11a      	bne.n	80056ca <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005694:	4b77      	ldr	r3, [pc, #476]	; (8005874 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 8005696:	681a      	ldr	r2, [r3, #0]
 8005698:	4b76      	ldr	r3, [pc, #472]	; (8005874 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 800569a:	2180      	movs	r1, #128	; 0x80
 800569c:	0049      	lsls	r1, r1, #1
 800569e:	430a      	orrs	r2, r1
 80056a0:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80056a2:	f7fd fb79 	bl	8002d98 <HAL_GetTick>
 80056a6:	0003      	movs	r3, r0
 80056a8:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80056aa:	e008      	b.n	80056be <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80056ac:	f7fd fb74 	bl	8002d98 <HAL_GetTick>
 80056b0:	0002      	movs	r2, r0
 80056b2:	693b      	ldr	r3, [r7, #16]
 80056b4:	1ad3      	subs	r3, r2, r3
 80056b6:	2b64      	cmp	r3, #100	; 0x64
 80056b8:	d901      	bls.n	80056be <HAL_RCCEx_PeriphCLKConfig+0x72>
        {
          return HAL_TIMEOUT;
 80056ba:	2303      	movs	r3, #3
 80056bc:	e0d4      	b.n	8005868 <HAL_RCCEx_PeriphCLKConfig+0x21c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80056be:	4b6d      	ldr	r3, [pc, #436]	; (8005874 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 80056c0:	681a      	ldr	r2, [r3, #0]
 80056c2:	2380      	movs	r3, #128	; 0x80
 80056c4:	005b      	lsls	r3, r3, #1
 80056c6:	4013      	ands	r3, r2
 80056c8:	d0f0      	beq.n	80056ac <HAL_RCCEx_PeriphCLKConfig+0x60>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 80056ca:	4b69      	ldr	r3, [pc, #420]	; (8005870 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 80056cc:	681a      	ldr	r2, [r3, #0]
 80056ce:	23c0      	movs	r3, #192	; 0xc0
 80056d0:	039b      	lsls	r3, r3, #14
 80056d2:	4013      	ands	r3, r2
 80056d4:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	685a      	ldr	r2, [r3, #4]
 80056da:	23c0      	movs	r3, #192	; 0xc0
 80056dc:	039b      	lsls	r3, r3, #14
 80056de:	4013      	ands	r3, r2
 80056e0:	68fa      	ldr	r2, [r7, #12]
 80056e2:	429a      	cmp	r2, r3
 80056e4:	d013      	beq.n	800570e <HAL_RCCEx_PeriphCLKConfig+0xc2>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	685a      	ldr	r2, [r3, #4]
 80056ea:	23c0      	movs	r3, #192	; 0xc0
 80056ec:	029b      	lsls	r3, r3, #10
 80056ee:	401a      	ands	r2, r3
 80056f0:	23c0      	movs	r3, #192	; 0xc0
 80056f2:	029b      	lsls	r3, r3, #10
 80056f4:	429a      	cmp	r2, r3
 80056f6:	d10a      	bne.n	800570e <HAL_RCCEx_PeriphCLKConfig+0xc2>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80056f8:	4b5d      	ldr	r3, [pc, #372]	; (8005870 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 80056fa:	681a      	ldr	r2, [r3, #0]
 80056fc:	2380      	movs	r3, #128	; 0x80
 80056fe:	029b      	lsls	r3, r3, #10
 8005700:	401a      	ands	r2, r3
 8005702:	2380      	movs	r3, #128	; 0x80
 8005704:	029b      	lsls	r3, r3, #10
 8005706:	429a      	cmp	r2, r3
 8005708:	d101      	bne.n	800570e <HAL_RCCEx_PeriphCLKConfig+0xc2>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 800570a:	2301      	movs	r3, #1
 800570c:	e0ac      	b.n	8005868 <HAL_RCCEx_PeriphCLKConfig+0x21c>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 800570e:	4b58      	ldr	r3, [pc, #352]	; (8005870 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8005710:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005712:	23c0      	movs	r3, #192	; 0xc0
 8005714:	029b      	lsls	r3, r3, #10
 8005716:	4013      	ands	r3, r2
 8005718:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	2b00      	cmp	r3, #0
 800571e:	d03b      	beq.n	8005798 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	685a      	ldr	r2, [r3, #4]
 8005724:	23c0      	movs	r3, #192	; 0xc0
 8005726:	029b      	lsls	r3, r3, #10
 8005728:	4013      	ands	r3, r2
 800572a:	68fa      	ldr	r2, [r7, #12]
 800572c:	429a      	cmp	r2, r3
 800572e:	d033      	beq.n	8005798 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	2220      	movs	r2, #32
 8005736:	4013      	ands	r3, r2
 8005738:	d02e      	beq.n	8005798 <HAL_RCCEx_PeriphCLKConfig+0x14c>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 800573a:	4b4d      	ldr	r3, [pc, #308]	; (8005870 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 800573c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800573e:	4a4e      	ldr	r2, [pc, #312]	; (8005878 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8005740:	4013      	ands	r3, r2
 8005742:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005744:	4b4a      	ldr	r3, [pc, #296]	; (8005870 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8005746:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005748:	4b49      	ldr	r3, [pc, #292]	; (8005870 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 800574a:	2180      	movs	r1, #128	; 0x80
 800574c:	0309      	lsls	r1, r1, #12
 800574e:	430a      	orrs	r2, r1
 8005750:	651a      	str	r2, [r3, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005752:	4b47      	ldr	r3, [pc, #284]	; (8005870 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8005754:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005756:	4b46      	ldr	r3, [pc, #280]	; (8005870 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8005758:	4948      	ldr	r1, [pc, #288]	; (800587c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800575a:	400a      	ands	r2, r1
 800575c:	651a      	str	r2, [r3, #80]	; 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 800575e:	4b44      	ldr	r3, [pc, #272]	; (8005870 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8005760:	68fa      	ldr	r2, [r7, #12]
 8005762:	651a      	str	r2, [r3, #80]	; 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8005764:	68fa      	ldr	r2, [r7, #12]
 8005766:	2380      	movs	r3, #128	; 0x80
 8005768:	005b      	lsls	r3, r3, #1
 800576a:	4013      	ands	r3, r2
 800576c:	d014      	beq.n	8005798 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800576e:	f7fd fb13 	bl	8002d98 <HAL_GetTick>
 8005772:	0003      	movs	r3, r0
 8005774:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005776:	e009      	b.n	800578c <HAL_RCCEx_PeriphCLKConfig+0x140>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005778:	f7fd fb0e 	bl	8002d98 <HAL_GetTick>
 800577c:	0002      	movs	r2, r0
 800577e:	693b      	ldr	r3, [r7, #16]
 8005780:	1ad3      	subs	r3, r2, r3
 8005782:	4a3f      	ldr	r2, [pc, #252]	; (8005880 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8005784:	4293      	cmp	r3, r2
 8005786:	d901      	bls.n	800578c <HAL_RCCEx_PeriphCLKConfig+0x140>
          {
            return HAL_TIMEOUT;
 8005788:	2303      	movs	r3, #3
 800578a:	e06d      	b.n	8005868 <HAL_RCCEx_PeriphCLKConfig+0x21c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800578c:	4b38      	ldr	r3, [pc, #224]	; (8005870 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 800578e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005790:	2380      	movs	r3, #128	; 0x80
 8005792:	009b      	lsls	r3, r3, #2
 8005794:	4013      	ands	r3, r2
 8005796:	d0ef      	beq.n	8005778 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	685a      	ldr	r2, [r3, #4]
 800579c:	23c0      	movs	r3, #192	; 0xc0
 800579e:	029b      	lsls	r3, r3, #10
 80057a0:	401a      	ands	r2, r3
 80057a2:	23c0      	movs	r3, #192	; 0xc0
 80057a4:	029b      	lsls	r3, r3, #10
 80057a6:	429a      	cmp	r2, r3
 80057a8:	d10c      	bne.n	80057c4 <HAL_RCCEx_PeriphCLKConfig+0x178>
 80057aa:	4b31      	ldr	r3, [pc, #196]	; (8005870 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	4a35      	ldr	r2, [pc, #212]	; (8005884 <HAL_RCCEx_PeriphCLKConfig+0x238>)
 80057b0:	4013      	ands	r3, r2
 80057b2:	0019      	movs	r1, r3
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	685a      	ldr	r2, [r3, #4]
 80057b8:	23c0      	movs	r3, #192	; 0xc0
 80057ba:	039b      	lsls	r3, r3, #14
 80057bc:	401a      	ands	r2, r3
 80057be:	4b2c      	ldr	r3, [pc, #176]	; (8005870 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 80057c0:	430a      	orrs	r2, r1
 80057c2:	601a      	str	r2, [r3, #0]
 80057c4:	4b2a      	ldr	r3, [pc, #168]	; (8005870 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 80057c6:	6d19      	ldr	r1, [r3, #80]	; 0x50
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	685a      	ldr	r2, [r3, #4]
 80057cc:	23c0      	movs	r3, #192	; 0xc0
 80057ce:	029b      	lsls	r3, r3, #10
 80057d0:	401a      	ands	r2, r3
 80057d2:	4b27      	ldr	r3, [pc, #156]	; (8005870 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 80057d4:	430a      	orrs	r2, r1
 80057d6:	651a      	str	r2, [r3, #80]	; 0x50

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80057d8:	2317      	movs	r3, #23
 80057da:	18fb      	adds	r3, r7, r3
 80057dc:	781b      	ldrb	r3, [r3, #0]
 80057de:	2b01      	cmp	r3, #1
 80057e0:	d105      	bne.n	80057ee <HAL_RCCEx_PeriphCLKConfig+0x1a2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80057e2:	4b23      	ldr	r3, [pc, #140]	; (8005870 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 80057e4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80057e6:	4b22      	ldr	r3, [pc, #136]	; (8005870 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 80057e8:	4927      	ldr	r1, [pc, #156]	; (8005888 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80057ea:	400a      	ands	r2, r1
 80057ec:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	2202      	movs	r2, #2
 80057f4:	4013      	ands	r3, r2
 80057f6:	d009      	beq.n	800580c <HAL_RCCEx_PeriphCLKConfig+0x1c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80057f8:	4b1d      	ldr	r3, [pc, #116]	; (8005870 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 80057fa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80057fc:	220c      	movs	r2, #12
 80057fe:	4393      	bics	r3, r2
 8005800:	0019      	movs	r1, r3
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	689a      	ldr	r2, [r3, #8]
 8005806:	4b1a      	ldr	r3, [pc, #104]	; (8005870 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8005808:	430a      	orrs	r2, r1
 800580a:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	2204      	movs	r2, #4
 8005812:	4013      	ands	r3, r2
 8005814:	d009      	beq.n	800582a <HAL_RCCEx_PeriphCLKConfig+0x1de>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005816:	4b16      	ldr	r3, [pc, #88]	; (8005870 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8005818:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800581a:	4a1c      	ldr	r2, [pc, #112]	; (800588c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800581c:	4013      	ands	r3, r2
 800581e:	0019      	movs	r1, r3
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	68da      	ldr	r2, [r3, #12]
 8005824:	4b12      	ldr	r3, [pc, #72]	; (8005870 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8005826:	430a      	orrs	r2, r1
 8005828:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	2208      	movs	r2, #8
 8005830:	4013      	ands	r3, r2
 8005832:	d009      	beq.n	8005848 <HAL_RCCEx_PeriphCLKConfig+0x1fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005834:	4b0e      	ldr	r3, [pc, #56]	; (8005870 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8005836:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005838:	4a15      	ldr	r2, [pc, #84]	; (8005890 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 800583a:	4013      	ands	r3, r2
 800583c:	0019      	movs	r1, r3
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	691a      	ldr	r2, [r3, #16]
 8005842:	4b0b      	ldr	r3, [pc, #44]	; (8005870 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8005844:	430a      	orrs	r2, r1
 8005846:	64da      	str	r2, [r3, #76]	; 0x4c
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	2280      	movs	r2, #128	; 0x80
 800584e:	4013      	ands	r3, r2
 8005850:	d009      	beq.n	8005866 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8005852:	4b07      	ldr	r3, [pc, #28]	; (8005870 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8005854:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005856:	4a0f      	ldr	r2, [pc, #60]	; (8005894 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8005858:	4013      	ands	r3, r2
 800585a:	0019      	movs	r1, r3
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	695a      	ldr	r2, [r3, #20]
 8005860:	4b03      	ldr	r3, [pc, #12]	; (8005870 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8005862:	430a      	orrs	r2, r1
 8005864:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8005866:	2300      	movs	r3, #0
}
 8005868:	0018      	movs	r0, r3
 800586a:	46bd      	mov	sp, r7
 800586c:	b006      	add	sp, #24
 800586e:	bd80      	pop	{r7, pc}
 8005870:	40021000 	.word	0x40021000
 8005874:	40007000 	.word	0x40007000
 8005878:	fffcffff 	.word	0xfffcffff
 800587c:	fff7ffff 	.word	0xfff7ffff
 8005880:	00001388 	.word	0x00001388
 8005884:	ffcfffff 	.word	0xffcfffff
 8005888:	efffffff 	.word	0xefffffff
 800588c:	fffff3ff 	.word	0xfffff3ff
 8005890:	ffffcfff 	.word	0xffffcfff
 8005894:	fff3ffff 	.word	0xfff3ffff

08005898 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8005898:	b580      	push	{r7, lr}
 800589a:	b082      	sub	sp, #8
 800589c:	af00      	add	r7, sp, #0
 800589e:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if (hrtc == NULL)
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d101      	bne.n	80058aa <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 80058a6:	2301      	movs	r3, #1
 80058a8:	e08e      	b.n	80059c8 <HAL_RTC_Init+0x130>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	2221      	movs	r2, #33	; 0x21
 80058ae:	5c9b      	ldrb	r3, [r3, r2]
 80058b0:	b2db      	uxtb	r3, r3
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	d107      	bne.n	80058c6 <HAL_RTC_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	2220      	movs	r2, #32
 80058ba:	2100      	movs	r1, #0
 80058bc:	5499      	strb	r1, [r3, r2]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	0018      	movs	r0, r3
 80058c2:	f7fd f941 	bl	8002b48 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	2221      	movs	r2, #33	; 0x21
 80058ca:	2102      	movs	r1, #2
 80058cc:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	22ca      	movs	r2, #202	; 0xca
 80058d4:	625a      	str	r2, [r3, #36]	; 0x24
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	2253      	movs	r2, #83	; 0x53
 80058dc:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	0018      	movs	r0, r3
 80058e2:	f000 f89e 	bl	8005a22 <RTC_EnterInitMode>
 80058e6:	1e03      	subs	r3, r0, #0
 80058e8:	d009      	beq.n	80058fe <HAL_RTC_Init+0x66>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	22ff      	movs	r2, #255	; 0xff
 80058f0:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	2221      	movs	r2, #33	; 0x21
 80058f6:	2104      	movs	r1, #4
 80058f8:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 80058fa:	2301      	movs	r3, #1
 80058fc:	e064      	b.n	80059c8 <HAL_RTC_Init+0x130>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	689a      	ldr	r2, [r3, #8]
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	4931      	ldr	r1, [pc, #196]	; (80059d0 <HAL_RTC_Init+0x138>)
 800590a:	400a      	ands	r2, r1
 800590c:	609a      	str	r2, [r3, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	6899      	ldr	r1, [r3, #8]
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	685a      	ldr	r2, [r3, #4]
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	691b      	ldr	r3, [r3, #16]
 800591c:	431a      	orrs	r2, r3
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	699b      	ldr	r3, [r3, #24]
 8005922:	431a      	orrs	r2, r3
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	430a      	orrs	r2, r1
 800592a:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	687a      	ldr	r2, [r7, #4]
 8005932:	68d2      	ldr	r2, [r2, #12]
 8005934:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	6919      	ldr	r1, [r3, #16]
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	689b      	ldr	r3, [r3, #8]
 8005940:	041a      	lsls	r2, r3, #16
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	430a      	orrs	r2, r1
 8005948:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	68da      	ldr	r2, [r3, #12]
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	2180      	movs	r1, #128	; 0x80
 8005956:	438a      	bics	r2, r1
 8005958:	60da      	str	r2, [r3, #12]

    hrtc->Instance->OR &= (uint32_t)~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	2103      	movs	r1, #3
 8005966:	438a      	bics	r2, r1
 8005968:	64da      	str	r2, [r3, #76]	; 0x4c
    hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	69da      	ldr	r2, [r3, #28]
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	695b      	ldr	r3, [r3, #20]
 8005978:	431a      	orrs	r2, r3
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	430a      	orrs	r2, r1
 8005980:	64da      	str	r2, [r3, #76]	; 0x4c

    /* If CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U)
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	689b      	ldr	r3, [r3, #8]
 8005988:	2220      	movs	r2, #32
 800598a:	4013      	ands	r3, r2
 800598c:	d113      	bne.n	80059b6 <HAL_RTC_Init+0x11e>
    {
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	0018      	movs	r0, r3
 8005992:	f000 f81f 	bl	80059d4 <HAL_RTC_WaitForSynchro>
 8005996:	1e03      	subs	r3, r0, #0
 8005998:	d00d      	beq.n	80059b6 <HAL_RTC_Init+0x11e>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	22ff      	movs	r2, #255	; 0xff
 80059a0:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	2221      	movs	r2, #33	; 0x21
 80059a6:	2104      	movs	r1, #4
 80059a8:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	2220      	movs	r2, #32
 80059ae:	2100      	movs	r1, #0
 80059b0:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 80059b2:	2301      	movs	r3, #1
 80059b4:	e008      	b.n	80059c8 <HAL_RTC_Init+0x130>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	22ff      	movs	r2, #255	; 0xff
 80059bc:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	2221      	movs	r2, #33	; 0x21
 80059c2:	2101      	movs	r1, #1
 80059c4:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80059c6:	2300      	movs	r3, #0
  }
}
 80059c8:	0018      	movs	r0, r3
 80059ca:	46bd      	mov	sp, r7
 80059cc:	b002      	add	sp, #8
 80059ce:	bd80      	pop	{r7, pc}
 80059d0:	ff8fffbf 	.word	0xff8fffbf

080059d4 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80059d4:	b580      	push	{r7, lr}
 80059d6:	b084      	sub	sp, #16
 80059d8:	af00      	add	r7, sp, #0
 80059da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	68da      	ldr	r2, [r3, #12]
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	21a0      	movs	r1, #160	; 0xa0
 80059e8:	438a      	bics	r2, r1
 80059ea:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 80059ec:	f7fd f9d4 	bl	8002d98 <HAL_GetTick>
 80059f0:	0003      	movs	r3, r0
 80059f2:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80059f4:	e00a      	b.n	8005a0c <HAL_RTC_WaitForSynchro+0x38>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80059f6:	f7fd f9cf 	bl	8002d98 <HAL_GetTick>
 80059fa:	0002      	movs	r2, r0
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	1ad2      	subs	r2, r2, r3
 8005a00:	23fa      	movs	r3, #250	; 0xfa
 8005a02:	009b      	lsls	r3, r3, #2
 8005a04:	429a      	cmp	r2, r3
 8005a06:	d901      	bls.n	8005a0c <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8005a08:	2303      	movs	r3, #3
 8005a0a:	e006      	b.n	8005a1a <HAL_RTC_WaitForSynchro+0x46>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	68db      	ldr	r3, [r3, #12]
 8005a12:	2220      	movs	r2, #32
 8005a14:	4013      	ands	r3, r2
 8005a16:	d0ee      	beq.n	80059f6 <HAL_RTC_WaitForSynchro+0x22>
    }
  }

  return HAL_OK;
 8005a18:	2300      	movs	r3, #0
}
 8005a1a:	0018      	movs	r0, r3
 8005a1c:	46bd      	mov	sp, r7
 8005a1e:	b004      	add	sp, #16
 8005a20:	bd80      	pop	{r7, pc}

08005a22 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8005a22:	b580      	push	{r7, lr}
 8005a24:	b084      	sub	sp, #16
 8005a26:	af00      	add	r7, sp, #0
 8005a28:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check if the Initialization mode is set */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	68db      	ldr	r3, [r3, #12]
 8005a30:	2240      	movs	r2, #64	; 0x40
 8005a32:	4013      	ands	r3, r2
 8005a34:	d11a      	bne.n	8005a6c <RTC_EnterInitMode+0x4a>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	2201      	movs	r2, #1
 8005a3c:	4252      	negs	r2, r2
 8005a3e:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8005a40:	f7fd f9aa 	bl	8002d98 <HAL_GetTick>
 8005a44:	0003      	movs	r3, r0
 8005a46:	60fb      	str	r3, [r7, #12]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8005a48:	e00a      	b.n	8005a60 <RTC_EnterInitMode+0x3e>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8005a4a:	f7fd f9a5 	bl	8002d98 <HAL_GetTick>
 8005a4e:	0002      	movs	r2, r0
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	1ad2      	subs	r2, r2, r3
 8005a54:	23fa      	movs	r3, #250	; 0xfa
 8005a56:	009b      	lsls	r3, r3, #2
 8005a58:	429a      	cmp	r2, r3
 8005a5a:	d901      	bls.n	8005a60 <RTC_EnterInitMode+0x3e>
      {
        return HAL_TIMEOUT;
 8005a5c:	2303      	movs	r3, #3
 8005a5e:	e006      	b.n	8005a6e <RTC_EnterInitMode+0x4c>
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	68db      	ldr	r3, [r3, #12]
 8005a66:	2240      	movs	r2, #64	; 0x40
 8005a68:	4013      	ands	r3, r2
 8005a6a:	d0ee      	beq.n	8005a4a <RTC_EnterInitMode+0x28>
      }
    }
  }

  return HAL_OK;
 8005a6c:	2300      	movs	r3, #0
}
 8005a6e:	0018      	movs	r0, r3
 8005a70:	46bd      	mov	sp, r7
 8005a72:	b004      	add	sp, #16
 8005a74:	bd80      	pop	{r7, pc}
	...

08005a78 <HAL_RTCEx_SetWakeUpTimer_IT>:
  * @param  WakeUpCounter Wake up counter
  * @param  WakeUpClock Wake up clock
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer_IT(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock)
{
 8005a78:	b580      	push	{r7, lr}
 8005a7a:	b086      	sub	sp, #24
 8005a7c:	af00      	add	r7, sp, #0
 8005a7e:	60f8      	str	r0, [r7, #12]
 8005a80:	60b9      	str	r1, [r7, #8]
 8005a82:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RTC_WAKEUP_CLOCK(WakeUpClock));
  assert_param(IS_RTC_WAKEUP_COUNTER(WakeUpCounter));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	2220      	movs	r2, #32
 8005a88:	5c9b      	ldrb	r3, [r3, r2]
 8005a8a:	2b01      	cmp	r3, #1
 8005a8c:	d101      	bne.n	8005a92 <HAL_RTCEx_SetWakeUpTimer_IT+0x1a>
 8005a8e:	2302      	movs	r3, #2
 8005a90:	e0ad      	b.n	8005bee <HAL_RTCEx_SetWakeUpTimer_IT+0x176>
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	2220      	movs	r2, #32
 8005a96:	2101      	movs	r1, #1
 8005a98:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	2221      	movs	r2, #33	; 0x21
 8005a9e:	2102      	movs	r1, #2
 8005aa0:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	22ca      	movs	r2, #202	; 0xca
 8005aa8:	625a      	str	r2, [r3, #36]	; 0x24
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	2253      	movs	r2, #83	; 0x53
 8005ab0:	625a      	str	r2, [r3, #36]	; 0x24

  /*Check RTC WUTWF flag is reset only when wake up timer enabled*/
  if ((hrtc->Instance->CR & RTC_CR_WUTE) != 0U)
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	689a      	ldr	r2, [r3, #8]
 8005ab8:	2380      	movs	r3, #128	; 0x80
 8005aba:	00db      	lsls	r3, r3, #3
 8005abc:	4013      	ands	r3, r2
 8005abe:	d021      	beq.n	8005b04 <HAL_RTCEx_SetWakeUpTimer_IT+0x8c>
  {
    tickstart = HAL_GetTick();
 8005ac0:	f7fd f96a 	bl	8002d98 <HAL_GetTick>
 8005ac4:	0003      	movs	r3, r0
 8005ac6:	617b      	str	r3, [r7, #20]

    /* Wait till RTC WUTWF flag is reset and if Time out is reached exit */
    while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 1U)
 8005ac8:	e016      	b.n	8005af8 <HAL_RTCEx_SetWakeUpTimer_IT+0x80>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8005aca:	f7fd f965 	bl	8002d98 <HAL_GetTick>
 8005ace:	0002      	movs	r2, r0
 8005ad0:	697b      	ldr	r3, [r7, #20]
 8005ad2:	1ad2      	subs	r2, r2, r3
 8005ad4:	23fa      	movs	r3, #250	; 0xfa
 8005ad6:	009b      	lsls	r3, r3, #2
 8005ad8:	429a      	cmp	r2, r3
 8005ada:	d90d      	bls.n	8005af8 <HAL_RTCEx_SetWakeUpTimer_IT+0x80>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	22ff      	movs	r2, #255	; 0xff
 8005ae2:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	2221      	movs	r2, #33	; 0x21
 8005ae8:	2103      	movs	r1, #3
 8005aea:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	2220      	movs	r2, #32
 8005af0:	2100      	movs	r1, #0
 8005af2:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8005af4:	2303      	movs	r3, #3
 8005af6:	e07a      	b.n	8005bee <HAL_RTCEx_SetWakeUpTimer_IT+0x176>
    while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 1U)
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	68db      	ldr	r3, [r3, #12]
 8005afe:	2204      	movs	r2, #4
 8005b00:	4013      	ands	r3, r2
 8005b02:	d1e2      	bne.n	8005aca <HAL_RTCEx_SetWakeUpTimer_IT+0x52>
      }
    }
  }
  /* Disable the Wake-Up timer */
  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	689a      	ldr	r2, [r3, #8]
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	493a      	ldr	r1, [pc, #232]	; (8005bf8 <HAL_RTCEx_SetWakeUpTimer_IT+0x180>)
 8005b10:	400a      	ands	r2, r1
 8005b12:	609a      	str	r2, [r3, #8]

  /* Clear flag Wake-Up */
  __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	68db      	ldr	r3, [r3, #12]
 8005b1a:	22ff      	movs	r2, #255	; 0xff
 8005b1c:	401a      	ands	r2, r3
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	4936      	ldr	r1, [pc, #216]	; (8005bfc <HAL_RTCEx_SetWakeUpTimer_IT+0x184>)
 8005b24:	430a      	orrs	r2, r1
 8005b26:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 8005b28:	f7fd f936 	bl	8002d98 <HAL_GetTick>
 8005b2c:	0003      	movs	r3, r0
 8005b2e:	617b      	str	r3, [r7, #20]

  /* Wait till RTC WUTWF flag is set and if Time out is reached exit */
  while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 8005b30:	e016      	b.n	8005b60 <HAL_RTCEx_SetWakeUpTimer_IT+0xe8>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8005b32:	f7fd f931 	bl	8002d98 <HAL_GetTick>
 8005b36:	0002      	movs	r2, r0
 8005b38:	697b      	ldr	r3, [r7, #20]
 8005b3a:	1ad2      	subs	r2, r2, r3
 8005b3c:	23fa      	movs	r3, #250	; 0xfa
 8005b3e:	009b      	lsls	r3, r3, #2
 8005b40:	429a      	cmp	r2, r3
 8005b42:	d90d      	bls.n	8005b60 <HAL_RTCEx_SetWakeUpTimer_IT+0xe8>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	22ff      	movs	r2, #255	; 0xff
 8005b4a:	625a      	str	r2, [r3, #36]	; 0x24

      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	2221      	movs	r2, #33	; 0x21
 8005b50:	2103      	movs	r1, #3
 8005b52:	5499      	strb	r1, [r3, r2]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	2220      	movs	r2, #32
 8005b58:	2100      	movs	r1, #0
 8005b5a:	5499      	strb	r1, [r3, r2]

      return HAL_TIMEOUT;
 8005b5c:	2303      	movs	r3, #3
 8005b5e:	e046      	b.n	8005bee <HAL_RTCEx_SetWakeUpTimer_IT+0x176>
  while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	68db      	ldr	r3, [r3, #12]
 8005b66:	2204      	movs	r2, #4
 8005b68:	4013      	ands	r3, r2
 8005b6a:	d0e2      	beq.n	8005b32 <HAL_RTCEx_SetWakeUpTimer_IT+0xba>
    }
  }

  /* Configure the Wakeup Timer counter */
  hrtc->Instance->WUTR = (uint32_t)WakeUpCounter;
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	68ba      	ldr	r2, [r7, #8]
 8005b72:	615a      	str	r2, [r3, #20]

  /* Clear the Wakeup Timer clock source bits in CR register */
  hrtc->Instance->CR &= (uint32_t)~RTC_CR_WUCKSEL;
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	689a      	ldr	r2, [r3, #8]
 8005b7a:	68fb      	ldr	r3, [r7, #12]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	2107      	movs	r1, #7
 8005b80:	438a      	bics	r2, r1
 8005b82:	609a      	str	r2, [r3, #8]

  /* Configure the clock source */
  hrtc->Instance->CR |= (uint32_t)WakeUpClock;
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	6899      	ldr	r1, [r3, #8]
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	687a      	ldr	r2, [r7, #4]
 8005b90:	430a      	orrs	r2, r1
 8005b92:	609a      	str	r2, [r3, #8]

  /* RTC WakeUpTimer Interrupt Configuration: EXTI configuration */
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT();
 8005b94:	4b1a      	ldr	r3, [pc, #104]	; (8005c00 <HAL_RTCEx_SetWakeUpTimer_IT+0x188>)
 8005b96:	681a      	ldr	r2, [r3, #0]
 8005b98:	4b19      	ldr	r3, [pc, #100]	; (8005c00 <HAL_RTCEx_SetWakeUpTimer_IT+0x188>)
 8005b9a:	2180      	movs	r1, #128	; 0x80
 8005b9c:	0349      	lsls	r1, r1, #13
 8005b9e:	430a      	orrs	r2, r1
 8005ba0:	601a      	str	r2, [r3, #0]

  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_RISING_EDGE();
 8005ba2:	4b17      	ldr	r3, [pc, #92]	; (8005c00 <HAL_RTCEx_SetWakeUpTimer_IT+0x188>)
 8005ba4:	689a      	ldr	r2, [r3, #8]
 8005ba6:	4b16      	ldr	r3, [pc, #88]	; (8005c00 <HAL_RTCEx_SetWakeUpTimer_IT+0x188>)
 8005ba8:	2180      	movs	r1, #128	; 0x80
 8005baa:	0349      	lsls	r1, r1, #13
 8005bac:	430a      	orrs	r2, r1
 8005bae:	609a      	str	r2, [r3, #8]

  /* Configure the Interrupt in the RTC_CR register */
  __HAL_RTC_WAKEUPTIMER_ENABLE_IT(hrtc, RTC_IT_WUT);
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	689a      	ldr	r2, [r3, #8]
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	2180      	movs	r1, #128	; 0x80
 8005bbc:	01c9      	lsls	r1, r1, #7
 8005bbe:	430a      	orrs	r2, r1
 8005bc0:	609a      	str	r2, [r3, #8]

  /* Enable the Wakeup Timer */
  __HAL_RTC_WAKEUPTIMER_ENABLE(hrtc);
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	689a      	ldr	r2, [r3, #8]
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	2180      	movs	r1, #128	; 0x80
 8005bce:	00c9      	lsls	r1, r1, #3
 8005bd0:	430a      	orrs	r2, r1
 8005bd2:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	22ff      	movs	r2, #255	; 0xff
 8005bda:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	2221      	movs	r2, #33	; 0x21
 8005be0:	2101      	movs	r1, #1
 8005be2:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	2220      	movs	r2, #32
 8005be8:	2100      	movs	r1, #0
 8005bea:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005bec:	2300      	movs	r3, #0
}
 8005bee:	0018      	movs	r0, r3
 8005bf0:	46bd      	mov	sp, r7
 8005bf2:	b006      	add	sp, #24
 8005bf4:	bd80      	pop	{r7, pc}
 8005bf6:	46c0      	nop			; (mov r8, r8)
 8005bf8:	fffffbff 	.word	0xfffffbff
 8005bfc:	fffffb7f 	.word	0xfffffb7f
 8005c00:	40010400 	.word	0x40010400

08005c04 <HAL_RTCEx_DeactivateWakeUpTimer>:
  * @brief  Deactivate wake up timer counter.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_DeactivateWakeUpTimer(RTC_HandleTypeDef *hrtc)
{
 8005c04:	b580      	push	{r7, lr}
 8005c06:	b084      	sub	sp, #16
 8005c08:	af00      	add	r7, sp, #0
 8005c0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	2220      	movs	r2, #32
 8005c10:	5c9b      	ldrb	r3, [r3, r2]
 8005c12:	2b01      	cmp	r3, #1
 8005c14:	d101      	bne.n	8005c1a <HAL_RTCEx_DeactivateWakeUpTimer+0x16>
 8005c16:	2302      	movs	r3, #2
 8005c18:	e04e      	b.n	8005cb8 <HAL_RTCEx_DeactivateWakeUpTimer+0xb4>
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	2220      	movs	r2, #32
 8005c1e:	2101      	movs	r1, #1
 8005c20:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	2221      	movs	r2, #33	; 0x21
 8005c26:	2102      	movs	r1, #2
 8005c28:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	22ca      	movs	r2, #202	; 0xca
 8005c30:	625a      	str	r2, [r3, #36]	; 0x24
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	2253      	movs	r2, #83	; 0x53
 8005c38:	625a      	str	r2, [r3, #36]	; 0x24

  /* Disable the Wakeup Timer */
  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	689a      	ldr	r2, [r3, #8]
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	491e      	ldr	r1, [pc, #120]	; (8005cc0 <HAL_RTCEx_DeactivateWakeUpTimer+0xbc>)
 8005c46:	400a      	ands	r2, r1
 8005c48:	609a      	str	r2, [r3, #8]

  /* In case of interrupt mode is used, the interrupt source must disabled */
  __HAL_RTC_WAKEUPTIMER_DISABLE_IT(hrtc, RTC_IT_WUT);
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	689a      	ldr	r2, [r3, #8]
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	491b      	ldr	r1, [pc, #108]	; (8005cc4 <HAL_RTCEx_DeactivateWakeUpTimer+0xc0>)
 8005c56:	400a      	ands	r2, r1
 8005c58:	609a      	str	r2, [r3, #8]

  tickstart = HAL_GetTick();
 8005c5a:	f7fd f89d 	bl	8002d98 <HAL_GetTick>
 8005c5e:	0003      	movs	r3, r0
 8005c60:	60fb      	str	r3, [r7, #12]
  /* Wait till RTC WUTWF flag is set and if Time out is reached exit */
  while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 8005c62:	e016      	b.n	8005c92 <HAL_RTCEx_DeactivateWakeUpTimer+0x8e>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8005c64:	f7fd f898 	bl	8002d98 <HAL_GetTick>
 8005c68:	0002      	movs	r2, r0
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	1ad2      	subs	r2, r2, r3
 8005c6e:	23fa      	movs	r3, #250	; 0xfa
 8005c70:	009b      	lsls	r3, r3, #2
 8005c72:	429a      	cmp	r2, r3
 8005c74:	d90d      	bls.n	8005c92 <HAL_RTCEx_DeactivateWakeUpTimer+0x8e>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	22ff      	movs	r2, #255	; 0xff
 8005c7c:	625a      	str	r2, [r3, #36]	; 0x24

      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	2221      	movs	r2, #33	; 0x21
 8005c82:	2103      	movs	r1, #3
 8005c84:	5499      	strb	r1, [r3, r2]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	2220      	movs	r2, #32
 8005c8a:	2100      	movs	r1, #0
 8005c8c:	5499      	strb	r1, [r3, r2]

      return HAL_TIMEOUT;
 8005c8e:	2303      	movs	r3, #3
 8005c90:	e012      	b.n	8005cb8 <HAL_RTCEx_DeactivateWakeUpTimer+0xb4>
  while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	68db      	ldr	r3, [r3, #12]
 8005c98:	2204      	movs	r2, #4
 8005c9a:	4013      	ands	r3, r2
 8005c9c:	d0e2      	beq.n	8005c64 <HAL_RTCEx_DeactivateWakeUpTimer+0x60>
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	22ff      	movs	r2, #255	; 0xff
 8005ca4:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	2221      	movs	r2, #33	; 0x21
 8005caa:	2101      	movs	r1, #1
 8005cac:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	2220      	movs	r2, #32
 8005cb2:	2100      	movs	r1, #0
 8005cb4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005cb6:	2300      	movs	r3, #0
}
 8005cb8:	0018      	movs	r0, r3
 8005cba:	46bd      	mov	sp, r7
 8005cbc:	b004      	add	sp, #16
 8005cbe:	bd80      	pop	{r7, pc}
 8005cc0:	fffffbff 	.word	0xfffffbff
 8005cc4:	ffffbfff 	.word	0xffffbfff

08005cc8 <HAL_RTCEx_WakeUpTimerIRQHandler>:
  * @brief  Handle Wake Up Timer interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTCEx_WakeUpTimerIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8005cc8:	b580      	push	{r7, lr}
 8005cca:	b082      	sub	sp, #8
 8005ccc:	af00      	add	r7, sp, #0
 8005cce:	6078      	str	r0, [r7, #4]
  /* Get the pending status of the WAKEUPTIMER Interrupt */
  if (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTF) != 0U)
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	68da      	ldr	r2, [r3, #12]
 8005cd6:	2380      	movs	r3, #128	; 0x80
 8005cd8:	00db      	lsls	r3, r3, #3
 8005cda:	4013      	ands	r3, r2
 8005cdc:	d00d      	beq.n	8005cfa <HAL_RTCEx_WakeUpTimerIRQHandler+0x32>
  {
    /* WAKEUPTIMER callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    hrtc->WakeUpTimerEventCallback(hrtc);
#else
    HAL_RTCEx_WakeUpTimerEventCallback(hrtc);
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	0018      	movs	r0, r3
 8005ce2:	f000 f81b 	bl	8005d1c <HAL_RTCEx_WakeUpTimerEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

    /* Clear the WAKEUPTIMER interrupt pending bit */
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	68db      	ldr	r3, [r3, #12]
 8005cec:	22ff      	movs	r2, #255	; 0xff
 8005cee:	401a      	ands	r2, r3
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	4907      	ldr	r1, [pc, #28]	; (8005d14 <HAL_RTCEx_WakeUpTimerIRQHandler+0x4c>)
 8005cf6:	430a      	orrs	r2, r1
 8005cf8:	60da      	str	r2, [r3, #12]
  }

  /* Clear the EXTI's line Flag for RTC WakeUpTimer */
  __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG();
 8005cfa:	4b07      	ldr	r3, [pc, #28]	; (8005d18 <HAL_RTCEx_WakeUpTimerIRQHandler+0x50>)
 8005cfc:	2280      	movs	r2, #128	; 0x80
 8005cfe:	0352      	lsls	r2, r2, #13
 8005d00:	615a      	str	r2, [r3, #20]

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	2221      	movs	r2, #33	; 0x21
 8005d06:	2101      	movs	r1, #1
 8005d08:	5499      	strb	r1, [r3, r2]
}
 8005d0a:	46c0      	nop			; (mov r8, r8)
 8005d0c:	46bd      	mov	sp, r7
 8005d0e:	b002      	add	sp, #8
 8005d10:	bd80      	pop	{r7, pc}
 8005d12:	46c0      	nop			; (mov r8, r8)
 8005d14:	fffffb7f 	.word	0xfffffb7f
 8005d18:	40010400 	.word	0x40010400

08005d1c <HAL_RTCEx_WakeUpTimerEventCallback>:
  * @brief  Wake Up Timer callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_WakeUpTimerEventCallback(RTC_HandleTypeDef *hrtc)
{
 8005d1c:	b580      	push	{r7, lr}
 8005d1e:	b082      	sub	sp, #8
 8005d20:	af00      	add	r7, sp, #0
 8005d22:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_WakeUpTimerEventCallback could be implemented in the user file
   */
}
 8005d24:	46c0      	nop			; (mov r8, r8)
 8005d26:	46bd      	mov	sp, r7
 8005d28:	b002      	add	sp, #8
 8005d2a:	bd80      	pop	{r7, pc}

08005d2c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005d2c:	b580      	push	{r7, lr}
 8005d2e:	b082      	sub	sp, #8
 8005d30:	af00      	add	r7, sp, #0
 8005d32:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	d101      	bne.n	8005d3e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005d3a:	2301      	movs	r3, #1
 8005d3c:	e044      	b.n	8005dc8 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	d107      	bne.n	8005d56 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	2274      	movs	r2, #116	; 0x74
 8005d4a:	2100      	movs	r1, #0
 8005d4c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	0018      	movs	r0, r3
 8005d52:	f7fc fe67 	bl	8002a24 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	2224      	movs	r2, #36	; 0x24
 8005d5a:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	681a      	ldr	r2, [r3, #0]
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	2101      	movs	r1, #1
 8005d68:	438a      	bics	r2, r1
 8005d6a:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	0018      	movs	r0, r3
 8005d70:	f000 f912 	bl	8005f98 <UART_SetConfig>
 8005d74:	0003      	movs	r3, r0
 8005d76:	2b01      	cmp	r3, #1
 8005d78:	d101      	bne.n	8005d7e <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8005d7a:	2301      	movs	r3, #1
 8005d7c:	e024      	b.n	8005dc8 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	d003      	beq.n	8005d8e <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	0018      	movs	r0, r3
 8005d8a:	f000 fb67 	bl	800645c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	685a      	ldr	r2, [r3, #4]
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	490d      	ldr	r1, [pc, #52]	; (8005dd0 <HAL_UART_Init+0xa4>)
 8005d9a:	400a      	ands	r2, r1
 8005d9c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	689a      	ldr	r2, [r3, #8]
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	212a      	movs	r1, #42	; 0x2a
 8005daa:	438a      	bics	r2, r1
 8005dac:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	681a      	ldr	r2, [r3, #0]
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	2101      	movs	r1, #1
 8005dba:	430a      	orrs	r2, r1
 8005dbc:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	0018      	movs	r0, r3
 8005dc2:	f000 fbff 	bl	80065c4 <UART_CheckIdleState>
 8005dc6:	0003      	movs	r3, r0
}
 8005dc8:	0018      	movs	r0, r3
 8005dca:	46bd      	mov	sp, r7
 8005dcc:	b002      	add	sp, #8
 8005dce:	bd80      	pop	{r7, pc}
 8005dd0:	ffffb7ff 	.word	0xffffb7ff

08005dd4 <HAL_UART_DeInit>:
  * @brief DeInitialize the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 8005dd4:	b580      	push	{r7, lr}
 8005dd6:	b082      	sub	sp, #8
 8005dd8:	af00      	add	r7, sp, #0
 8005dda:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	d101      	bne.n	8005de6 <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 8005de2:	2301      	movs	r3, #1
 8005de4:	e02c      	b.n	8005e40 <HAL_UART_DeInit+0x6c>
  }

  /* Check the parameters */
  assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));

  huart->gState = HAL_UART_STATE_BUSY;
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	2224      	movs	r2, #36	; 0x24
 8005dea:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	681a      	ldr	r2, [r3, #0]
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	2101      	movs	r1, #1
 8005df8:	438a      	bics	r2, r1
 8005dfa:	601a      	str	r2, [r3, #0]

  huart->Instance->CR1 = 0x0U;
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	2200      	movs	r2, #0
 8005e02:	601a      	str	r2, [r3, #0]
  huart->Instance->CR2 = 0x0U;
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	2200      	movs	r2, #0
 8005e0a:	605a      	str	r2, [r3, #4]
  huart->Instance->CR3 = 0x0U;
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	2200      	movs	r2, #0
 8005e12:	609a      	str	r2, [r3, #8]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	0018      	movs	r0, r3
 8005e18:	f7fc fe6c 	bl	8002af4 <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	2280      	movs	r2, #128	; 0x80
 8005e20:	2100      	movs	r1, #0
 8005e22:	5099      	str	r1, [r3, r2]
  huart->gState = HAL_UART_STATE_RESET;
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	2200      	movs	r2, #0
 8005e28:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_RESET;
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	2200      	movs	r2, #0
 8005e2e:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	2200      	movs	r2, #0
 8005e34:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	2274      	movs	r2, #116	; 0x74
 8005e3a:	2100      	movs	r1, #0
 8005e3c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005e3e:	2300      	movs	r3, #0
}
 8005e40:	0018      	movs	r0, r3
 8005e42:	46bd      	mov	sp, r7
 8005e44:	b002      	add	sp, #8
 8005e46:	bd80      	pop	{r7, pc}

08005e48 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005e48:	b580      	push	{r7, lr}
 8005e4a:	b08a      	sub	sp, #40	; 0x28
 8005e4c:	af02      	add	r7, sp, #8
 8005e4e:	60f8      	str	r0, [r7, #12]
 8005e50:	60b9      	str	r1, [r7, #8]
 8005e52:	603b      	str	r3, [r7, #0]
 8005e54:	1dbb      	adds	r3, r7, #6
 8005e56:	801a      	strh	r2, [r3, #0]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005e5c:	2b20      	cmp	r3, #32
 8005e5e:	d000      	beq.n	8005e62 <HAL_UART_Transmit+0x1a>
 8005e60:	e095      	b.n	8005f8e <HAL_UART_Transmit+0x146>
  {
    if ((pData == NULL) || (Size == 0U))
 8005e62:	68bb      	ldr	r3, [r7, #8]
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	d003      	beq.n	8005e70 <HAL_UART_Transmit+0x28>
 8005e68:	1dbb      	adds	r3, r7, #6
 8005e6a:	881b      	ldrh	r3, [r3, #0]
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	d101      	bne.n	8005e74 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8005e70:	2301      	movs	r3, #1
 8005e72:	e08d      	b.n	8005f90 <HAL_UART_Transmit+0x148>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	689a      	ldr	r2, [r3, #8]
 8005e78:	2380      	movs	r3, #128	; 0x80
 8005e7a:	015b      	lsls	r3, r3, #5
 8005e7c:	429a      	cmp	r2, r3
 8005e7e:	d109      	bne.n	8005e94 <HAL_UART_Transmit+0x4c>
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	691b      	ldr	r3, [r3, #16]
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	d105      	bne.n	8005e94 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8005e88:	68bb      	ldr	r3, [r7, #8]
 8005e8a:	2201      	movs	r2, #1
 8005e8c:	4013      	ands	r3, r2
 8005e8e:	d001      	beq.n	8005e94 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8005e90:	2301      	movs	r3, #1
 8005e92:	e07d      	b.n	8005f90 <HAL_UART_Transmit+0x148>
      }
    }

    __HAL_LOCK(huart);
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	2274      	movs	r2, #116	; 0x74
 8005e98:	5c9b      	ldrb	r3, [r3, r2]
 8005e9a:	2b01      	cmp	r3, #1
 8005e9c:	d101      	bne.n	8005ea2 <HAL_UART_Transmit+0x5a>
 8005e9e:	2302      	movs	r3, #2
 8005ea0:	e076      	b.n	8005f90 <HAL_UART_Transmit+0x148>
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	2274      	movs	r2, #116	; 0x74
 8005ea6:	2101      	movs	r1, #1
 8005ea8:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	2280      	movs	r2, #128	; 0x80
 8005eae:	2100      	movs	r1, #0
 8005eb0:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	2221      	movs	r2, #33	; 0x21
 8005eb6:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005eb8:	f7fc ff6e 	bl	8002d98 <HAL_GetTick>
 8005ebc:	0003      	movs	r3, r0
 8005ebe:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	1dba      	adds	r2, r7, #6
 8005ec4:	2150      	movs	r1, #80	; 0x50
 8005ec6:	8812      	ldrh	r2, [r2, #0]
 8005ec8:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	1dba      	adds	r2, r7, #6
 8005ece:	2152      	movs	r1, #82	; 0x52
 8005ed0:	8812      	ldrh	r2, [r2, #0]
 8005ed2:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	689a      	ldr	r2, [r3, #8]
 8005ed8:	2380      	movs	r3, #128	; 0x80
 8005eda:	015b      	lsls	r3, r3, #5
 8005edc:	429a      	cmp	r2, r3
 8005ede:	d108      	bne.n	8005ef2 <HAL_UART_Transmit+0xaa>
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	691b      	ldr	r3, [r3, #16]
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	d104      	bne.n	8005ef2 <HAL_UART_Transmit+0xaa>
    {
      pdata8bits  = NULL;
 8005ee8:	2300      	movs	r3, #0
 8005eea:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005eec:	68bb      	ldr	r3, [r7, #8]
 8005eee:	61bb      	str	r3, [r7, #24]
 8005ef0:	e003      	b.n	8005efa <HAL_UART_Transmit+0xb2>
    }
    else
    {
      pdata8bits  = pData;
 8005ef2:	68bb      	ldr	r3, [r7, #8]
 8005ef4:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005ef6:	2300      	movs	r3, #0
 8005ef8:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	2274      	movs	r2, #116	; 0x74
 8005efe:	2100      	movs	r1, #0
 8005f00:	5499      	strb	r1, [r3, r2]

    while (huart->TxXferCount > 0U)
 8005f02:	e02c      	b.n	8005f5e <HAL_UART_Transmit+0x116>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005f04:	697a      	ldr	r2, [r7, #20]
 8005f06:	68f8      	ldr	r0, [r7, #12]
 8005f08:	683b      	ldr	r3, [r7, #0]
 8005f0a:	9300      	str	r3, [sp, #0]
 8005f0c:	0013      	movs	r3, r2
 8005f0e:	2200      	movs	r2, #0
 8005f10:	2180      	movs	r1, #128	; 0x80
 8005f12:	f000 fb9f 	bl	8006654 <UART_WaitOnFlagUntilTimeout>
 8005f16:	1e03      	subs	r3, r0, #0
 8005f18:	d001      	beq.n	8005f1e <HAL_UART_Transmit+0xd6>
      {
        return HAL_TIMEOUT;
 8005f1a:	2303      	movs	r3, #3
 8005f1c:	e038      	b.n	8005f90 <HAL_UART_Transmit+0x148>
      }
      if (pdata8bits == NULL)
 8005f1e:	69fb      	ldr	r3, [r7, #28]
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	d10b      	bne.n	8005f3c <HAL_UART_Transmit+0xf4>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005f24:	69bb      	ldr	r3, [r7, #24]
 8005f26:	881b      	ldrh	r3, [r3, #0]
 8005f28:	001a      	movs	r2, r3
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	05d2      	lsls	r2, r2, #23
 8005f30:	0dd2      	lsrs	r2, r2, #23
 8005f32:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8005f34:	69bb      	ldr	r3, [r7, #24]
 8005f36:	3302      	adds	r3, #2
 8005f38:	61bb      	str	r3, [r7, #24]
 8005f3a:	e007      	b.n	8005f4c <HAL_UART_Transmit+0x104>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005f3c:	69fb      	ldr	r3, [r7, #28]
 8005f3e:	781a      	ldrb	r2, [r3, #0]
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8005f46:	69fb      	ldr	r3, [r7, #28]
 8005f48:	3301      	adds	r3, #1
 8005f4a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	2252      	movs	r2, #82	; 0x52
 8005f50:	5a9b      	ldrh	r3, [r3, r2]
 8005f52:	b29b      	uxth	r3, r3
 8005f54:	3b01      	subs	r3, #1
 8005f56:	b299      	uxth	r1, r3
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	2252      	movs	r2, #82	; 0x52
 8005f5c:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	2252      	movs	r2, #82	; 0x52
 8005f62:	5a9b      	ldrh	r3, [r3, r2]
 8005f64:	b29b      	uxth	r3, r3
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	d1cc      	bne.n	8005f04 <HAL_UART_Transmit+0xbc>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005f6a:	697a      	ldr	r2, [r7, #20]
 8005f6c:	68f8      	ldr	r0, [r7, #12]
 8005f6e:	683b      	ldr	r3, [r7, #0]
 8005f70:	9300      	str	r3, [sp, #0]
 8005f72:	0013      	movs	r3, r2
 8005f74:	2200      	movs	r2, #0
 8005f76:	2140      	movs	r1, #64	; 0x40
 8005f78:	f000 fb6c 	bl	8006654 <UART_WaitOnFlagUntilTimeout>
 8005f7c:	1e03      	subs	r3, r0, #0
 8005f7e:	d001      	beq.n	8005f84 <HAL_UART_Transmit+0x13c>
    {
      return HAL_TIMEOUT;
 8005f80:	2303      	movs	r3, #3
 8005f82:	e005      	b.n	8005f90 <HAL_UART_Transmit+0x148>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	2220      	movs	r2, #32
 8005f88:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8005f8a:	2300      	movs	r3, #0
 8005f8c:	e000      	b.n	8005f90 <HAL_UART_Transmit+0x148>
  }
  else
  {
    return HAL_BUSY;
 8005f8e:	2302      	movs	r3, #2
  }
}
 8005f90:	0018      	movs	r0, r3
 8005f92:	46bd      	mov	sp, r7
 8005f94:	b008      	add	sp, #32
 8005f96:	bd80      	pop	{r7, pc}

08005f98 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005f98:	b5b0      	push	{r4, r5, r7, lr}
 8005f9a:	b08e      	sub	sp, #56	; 0x38
 8005f9c:	af00      	add	r7, sp, #0
 8005f9e:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005fa0:	231a      	movs	r3, #26
 8005fa2:	2218      	movs	r2, #24
 8005fa4:	4694      	mov	ip, r2
 8005fa6:	44bc      	add	ip, r7
 8005fa8:	4463      	add	r3, ip
 8005faa:	2200      	movs	r2, #0
 8005fac:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005fae:	69fb      	ldr	r3, [r7, #28]
 8005fb0:	689a      	ldr	r2, [r3, #8]
 8005fb2:	69fb      	ldr	r3, [r7, #28]
 8005fb4:	691b      	ldr	r3, [r3, #16]
 8005fb6:	431a      	orrs	r2, r3
 8005fb8:	69fb      	ldr	r3, [r7, #28]
 8005fba:	695b      	ldr	r3, [r3, #20]
 8005fbc:	431a      	orrs	r2, r3
 8005fbe:	69fb      	ldr	r3, [r7, #28]
 8005fc0:	69db      	ldr	r3, [r3, #28]
 8005fc2:	4313      	orrs	r3, r2
 8005fc4:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005fc6:	69fb      	ldr	r3, [r7, #28]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	4abc      	ldr	r2, [pc, #752]	; (80062c0 <UART_SetConfig+0x328>)
 8005fce:	4013      	ands	r3, r2
 8005fd0:	0019      	movs	r1, r3
 8005fd2:	69fb      	ldr	r3, [r7, #28]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005fd8:	430a      	orrs	r2, r1
 8005fda:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005fdc:	69fb      	ldr	r3, [r7, #28]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	685b      	ldr	r3, [r3, #4]
 8005fe2:	4ab8      	ldr	r2, [pc, #736]	; (80062c4 <UART_SetConfig+0x32c>)
 8005fe4:	4013      	ands	r3, r2
 8005fe6:	0019      	movs	r1, r3
 8005fe8:	69fb      	ldr	r3, [r7, #28]
 8005fea:	68da      	ldr	r2, [r3, #12]
 8005fec:	69fb      	ldr	r3, [r7, #28]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	430a      	orrs	r2, r1
 8005ff2:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005ff4:	69fb      	ldr	r3, [r7, #28]
 8005ff6:	699b      	ldr	r3, [r3, #24]
 8005ff8:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005ffa:	69fb      	ldr	r3, [r7, #28]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	4ab2      	ldr	r2, [pc, #712]	; (80062c8 <UART_SetConfig+0x330>)
 8006000:	4293      	cmp	r3, r2
 8006002:	d004      	beq.n	800600e <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006004:	69fb      	ldr	r3, [r7, #28]
 8006006:	6a1b      	ldr	r3, [r3, #32]
 8006008:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800600a:	4313      	orrs	r3, r2
 800600c:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800600e:	69fb      	ldr	r3, [r7, #28]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	689b      	ldr	r3, [r3, #8]
 8006014:	4aad      	ldr	r2, [pc, #692]	; (80062cc <UART_SetConfig+0x334>)
 8006016:	4013      	ands	r3, r2
 8006018:	0019      	movs	r1, r3
 800601a:	69fb      	ldr	r3, [r7, #28]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006020:	430a      	orrs	r2, r1
 8006022:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006024:	69fb      	ldr	r3, [r7, #28]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	4aa9      	ldr	r2, [pc, #676]	; (80062d0 <UART_SetConfig+0x338>)
 800602a:	4293      	cmp	r3, r2
 800602c:	d136      	bne.n	800609c <UART_SetConfig+0x104>
 800602e:	4ba9      	ldr	r3, [pc, #676]	; (80062d4 <UART_SetConfig+0x33c>)
 8006030:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006032:	220c      	movs	r2, #12
 8006034:	4013      	ands	r3, r2
 8006036:	2b0c      	cmp	r3, #12
 8006038:	d020      	beq.n	800607c <UART_SetConfig+0xe4>
 800603a:	d827      	bhi.n	800608c <UART_SetConfig+0xf4>
 800603c:	2b08      	cmp	r3, #8
 800603e:	d00d      	beq.n	800605c <UART_SetConfig+0xc4>
 8006040:	d824      	bhi.n	800608c <UART_SetConfig+0xf4>
 8006042:	2b00      	cmp	r3, #0
 8006044:	d002      	beq.n	800604c <UART_SetConfig+0xb4>
 8006046:	2b04      	cmp	r3, #4
 8006048:	d010      	beq.n	800606c <UART_SetConfig+0xd4>
 800604a:	e01f      	b.n	800608c <UART_SetConfig+0xf4>
 800604c:	231b      	movs	r3, #27
 800604e:	2218      	movs	r2, #24
 8006050:	4694      	mov	ip, r2
 8006052:	44bc      	add	ip, r7
 8006054:	4463      	add	r3, ip
 8006056:	2200      	movs	r2, #0
 8006058:	701a      	strb	r2, [r3, #0]
 800605a:	e06f      	b.n	800613c <UART_SetConfig+0x1a4>
 800605c:	231b      	movs	r3, #27
 800605e:	2218      	movs	r2, #24
 8006060:	4694      	mov	ip, r2
 8006062:	44bc      	add	ip, r7
 8006064:	4463      	add	r3, ip
 8006066:	2202      	movs	r2, #2
 8006068:	701a      	strb	r2, [r3, #0]
 800606a:	e067      	b.n	800613c <UART_SetConfig+0x1a4>
 800606c:	231b      	movs	r3, #27
 800606e:	2218      	movs	r2, #24
 8006070:	4694      	mov	ip, r2
 8006072:	44bc      	add	ip, r7
 8006074:	4463      	add	r3, ip
 8006076:	2204      	movs	r2, #4
 8006078:	701a      	strb	r2, [r3, #0]
 800607a:	e05f      	b.n	800613c <UART_SetConfig+0x1a4>
 800607c:	231b      	movs	r3, #27
 800607e:	2218      	movs	r2, #24
 8006080:	4694      	mov	ip, r2
 8006082:	44bc      	add	ip, r7
 8006084:	4463      	add	r3, ip
 8006086:	2208      	movs	r2, #8
 8006088:	701a      	strb	r2, [r3, #0]
 800608a:	e057      	b.n	800613c <UART_SetConfig+0x1a4>
 800608c:	231b      	movs	r3, #27
 800608e:	2218      	movs	r2, #24
 8006090:	4694      	mov	ip, r2
 8006092:	44bc      	add	ip, r7
 8006094:	4463      	add	r3, ip
 8006096:	2210      	movs	r2, #16
 8006098:	701a      	strb	r2, [r3, #0]
 800609a:	e04f      	b.n	800613c <UART_SetConfig+0x1a4>
 800609c:	69fb      	ldr	r3, [r7, #28]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	4a89      	ldr	r2, [pc, #548]	; (80062c8 <UART_SetConfig+0x330>)
 80060a2:	4293      	cmp	r3, r2
 80060a4:	d143      	bne.n	800612e <UART_SetConfig+0x196>
 80060a6:	4b8b      	ldr	r3, [pc, #556]	; (80062d4 <UART_SetConfig+0x33c>)
 80060a8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80060aa:	23c0      	movs	r3, #192	; 0xc0
 80060ac:	011b      	lsls	r3, r3, #4
 80060ae:	4013      	ands	r3, r2
 80060b0:	22c0      	movs	r2, #192	; 0xc0
 80060b2:	0112      	lsls	r2, r2, #4
 80060b4:	4293      	cmp	r3, r2
 80060b6:	d02a      	beq.n	800610e <UART_SetConfig+0x176>
 80060b8:	22c0      	movs	r2, #192	; 0xc0
 80060ba:	0112      	lsls	r2, r2, #4
 80060bc:	4293      	cmp	r3, r2
 80060be:	d82e      	bhi.n	800611e <UART_SetConfig+0x186>
 80060c0:	2280      	movs	r2, #128	; 0x80
 80060c2:	0112      	lsls	r2, r2, #4
 80060c4:	4293      	cmp	r3, r2
 80060c6:	d012      	beq.n	80060ee <UART_SetConfig+0x156>
 80060c8:	2280      	movs	r2, #128	; 0x80
 80060ca:	0112      	lsls	r2, r2, #4
 80060cc:	4293      	cmp	r3, r2
 80060ce:	d826      	bhi.n	800611e <UART_SetConfig+0x186>
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	d004      	beq.n	80060de <UART_SetConfig+0x146>
 80060d4:	2280      	movs	r2, #128	; 0x80
 80060d6:	00d2      	lsls	r2, r2, #3
 80060d8:	4293      	cmp	r3, r2
 80060da:	d010      	beq.n	80060fe <UART_SetConfig+0x166>
 80060dc:	e01f      	b.n	800611e <UART_SetConfig+0x186>
 80060de:	231b      	movs	r3, #27
 80060e0:	2218      	movs	r2, #24
 80060e2:	4694      	mov	ip, r2
 80060e4:	44bc      	add	ip, r7
 80060e6:	4463      	add	r3, ip
 80060e8:	2200      	movs	r2, #0
 80060ea:	701a      	strb	r2, [r3, #0]
 80060ec:	e026      	b.n	800613c <UART_SetConfig+0x1a4>
 80060ee:	231b      	movs	r3, #27
 80060f0:	2218      	movs	r2, #24
 80060f2:	4694      	mov	ip, r2
 80060f4:	44bc      	add	ip, r7
 80060f6:	4463      	add	r3, ip
 80060f8:	2202      	movs	r2, #2
 80060fa:	701a      	strb	r2, [r3, #0]
 80060fc:	e01e      	b.n	800613c <UART_SetConfig+0x1a4>
 80060fe:	231b      	movs	r3, #27
 8006100:	2218      	movs	r2, #24
 8006102:	4694      	mov	ip, r2
 8006104:	44bc      	add	ip, r7
 8006106:	4463      	add	r3, ip
 8006108:	2204      	movs	r2, #4
 800610a:	701a      	strb	r2, [r3, #0]
 800610c:	e016      	b.n	800613c <UART_SetConfig+0x1a4>
 800610e:	231b      	movs	r3, #27
 8006110:	2218      	movs	r2, #24
 8006112:	4694      	mov	ip, r2
 8006114:	44bc      	add	ip, r7
 8006116:	4463      	add	r3, ip
 8006118:	2208      	movs	r2, #8
 800611a:	701a      	strb	r2, [r3, #0]
 800611c:	e00e      	b.n	800613c <UART_SetConfig+0x1a4>
 800611e:	231b      	movs	r3, #27
 8006120:	2218      	movs	r2, #24
 8006122:	4694      	mov	ip, r2
 8006124:	44bc      	add	ip, r7
 8006126:	4463      	add	r3, ip
 8006128:	2210      	movs	r2, #16
 800612a:	701a      	strb	r2, [r3, #0]
 800612c:	e006      	b.n	800613c <UART_SetConfig+0x1a4>
 800612e:	231b      	movs	r3, #27
 8006130:	2218      	movs	r2, #24
 8006132:	4694      	mov	ip, r2
 8006134:	44bc      	add	ip, r7
 8006136:	4463      	add	r3, ip
 8006138:	2210      	movs	r2, #16
 800613a:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800613c:	69fb      	ldr	r3, [r7, #28]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	4a61      	ldr	r2, [pc, #388]	; (80062c8 <UART_SetConfig+0x330>)
 8006142:	4293      	cmp	r3, r2
 8006144:	d000      	beq.n	8006148 <UART_SetConfig+0x1b0>
 8006146:	e088      	b.n	800625a <UART_SetConfig+0x2c2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006148:	231b      	movs	r3, #27
 800614a:	2218      	movs	r2, #24
 800614c:	4694      	mov	ip, r2
 800614e:	44bc      	add	ip, r7
 8006150:	4463      	add	r3, ip
 8006152:	781b      	ldrb	r3, [r3, #0]
 8006154:	2b08      	cmp	r3, #8
 8006156:	d01d      	beq.n	8006194 <UART_SetConfig+0x1fc>
 8006158:	dc20      	bgt.n	800619c <UART_SetConfig+0x204>
 800615a:	2b04      	cmp	r3, #4
 800615c:	d015      	beq.n	800618a <UART_SetConfig+0x1f2>
 800615e:	dc1d      	bgt.n	800619c <UART_SetConfig+0x204>
 8006160:	2b00      	cmp	r3, #0
 8006162:	d002      	beq.n	800616a <UART_SetConfig+0x1d2>
 8006164:	2b02      	cmp	r3, #2
 8006166:	d005      	beq.n	8006174 <UART_SetConfig+0x1dc>
 8006168:	e018      	b.n	800619c <UART_SetConfig+0x204>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800616a:	f7ff fa43 	bl	80055f4 <HAL_RCC_GetPCLK1Freq>
 800616e:	0003      	movs	r3, r0
 8006170:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006172:	e01d      	b.n	80061b0 <UART_SetConfig+0x218>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006174:	4b57      	ldr	r3, [pc, #348]	; (80062d4 <UART_SetConfig+0x33c>)
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	2210      	movs	r2, #16
 800617a:	4013      	ands	r3, r2
 800617c:	d002      	beq.n	8006184 <UART_SetConfig+0x1ec>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 800617e:	4b56      	ldr	r3, [pc, #344]	; (80062d8 <UART_SetConfig+0x340>)
 8006180:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8006182:	e015      	b.n	80061b0 <UART_SetConfig+0x218>
          pclk = (uint32_t) HSI_VALUE;
 8006184:	4b55      	ldr	r3, [pc, #340]	; (80062dc <UART_SetConfig+0x344>)
 8006186:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006188:	e012      	b.n	80061b0 <UART_SetConfig+0x218>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800618a:	f7ff f983 	bl	8005494 <HAL_RCC_GetSysClockFreq>
 800618e:	0003      	movs	r3, r0
 8006190:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006192:	e00d      	b.n	80061b0 <UART_SetConfig+0x218>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006194:	2380      	movs	r3, #128	; 0x80
 8006196:	021b      	lsls	r3, r3, #8
 8006198:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800619a:	e009      	b.n	80061b0 <UART_SetConfig+0x218>
      default:
        pclk = 0U;
 800619c:	2300      	movs	r3, #0
 800619e:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 80061a0:	231a      	movs	r3, #26
 80061a2:	2218      	movs	r2, #24
 80061a4:	4694      	mov	ip, r2
 80061a6:	44bc      	add	ip, r7
 80061a8:	4463      	add	r3, ip
 80061aa:	2201      	movs	r2, #1
 80061ac:	701a      	strb	r2, [r3, #0]
        break;
 80061ae:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80061b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d100      	bne.n	80061b8 <UART_SetConfig+0x220>
 80061b6:	e139      	b.n	800642c <UART_SetConfig+0x494>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80061b8:	69fb      	ldr	r3, [r7, #28]
 80061ba:	685a      	ldr	r2, [r3, #4]
 80061bc:	0013      	movs	r3, r2
 80061be:	005b      	lsls	r3, r3, #1
 80061c0:	189b      	adds	r3, r3, r2
 80061c2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80061c4:	429a      	cmp	r2, r3
 80061c6:	d305      	bcc.n	80061d4 <UART_SetConfig+0x23c>
          (pclk > (4096U * huart->Init.BaudRate)))
 80061c8:	69fb      	ldr	r3, [r7, #28]
 80061ca:	685b      	ldr	r3, [r3, #4]
 80061cc:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80061ce:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80061d0:	429a      	cmp	r2, r3
 80061d2:	d907      	bls.n	80061e4 <UART_SetConfig+0x24c>
      {
        ret = HAL_ERROR;
 80061d4:	231a      	movs	r3, #26
 80061d6:	2218      	movs	r2, #24
 80061d8:	4694      	mov	ip, r2
 80061da:	44bc      	add	ip, r7
 80061dc:	4463      	add	r3, ip
 80061de:	2201      	movs	r2, #1
 80061e0:	701a      	strb	r2, [r3, #0]
 80061e2:	e123      	b.n	800642c <UART_SetConfig+0x494>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80061e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80061e6:	613b      	str	r3, [r7, #16]
 80061e8:	2300      	movs	r3, #0
 80061ea:	617b      	str	r3, [r7, #20]
 80061ec:	6939      	ldr	r1, [r7, #16]
 80061ee:	697a      	ldr	r2, [r7, #20]
 80061f0:	000b      	movs	r3, r1
 80061f2:	0e1b      	lsrs	r3, r3, #24
 80061f4:	0010      	movs	r0, r2
 80061f6:	0205      	lsls	r5, r0, #8
 80061f8:	431d      	orrs	r5, r3
 80061fa:	000b      	movs	r3, r1
 80061fc:	021c      	lsls	r4, r3, #8
 80061fe:	69fb      	ldr	r3, [r7, #28]
 8006200:	685b      	ldr	r3, [r3, #4]
 8006202:	085b      	lsrs	r3, r3, #1
 8006204:	60bb      	str	r3, [r7, #8]
 8006206:	2300      	movs	r3, #0
 8006208:	60fb      	str	r3, [r7, #12]
 800620a:	68b8      	ldr	r0, [r7, #8]
 800620c:	68f9      	ldr	r1, [r7, #12]
 800620e:	1900      	adds	r0, r0, r4
 8006210:	4169      	adcs	r1, r5
 8006212:	69fb      	ldr	r3, [r7, #28]
 8006214:	685b      	ldr	r3, [r3, #4]
 8006216:	603b      	str	r3, [r7, #0]
 8006218:	2300      	movs	r3, #0
 800621a:	607b      	str	r3, [r7, #4]
 800621c:	683a      	ldr	r2, [r7, #0]
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	f7fa f8fa 	bl	8000418 <__aeabi_uldivmod>
 8006224:	0002      	movs	r2, r0
 8006226:	000b      	movs	r3, r1
 8006228:	0013      	movs	r3, r2
 800622a:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800622c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800622e:	23c0      	movs	r3, #192	; 0xc0
 8006230:	009b      	lsls	r3, r3, #2
 8006232:	429a      	cmp	r2, r3
 8006234:	d309      	bcc.n	800624a <UART_SetConfig+0x2b2>
 8006236:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006238:	2380      	movs	r3, #128	; 0x80
 800623a:	035b      	lsls	r3, r3, #13
 800623c:	429a      	cmp	r2, r3
 800623e:	d204      	bcs.n	800624a <UART_SetConfig+0x2b2>
        {
          huart->Instance->BRR = usartdiv;
 8006240:	69fb      	ldr	r3, [r7, #28]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006246:	60da      	str	r2, [r3, #12]
 8006248:	e0f0      	b.n	800642c <UART_SetConfig+0x494>
        }
        else
        {
          ret = HAL_ERROR;
 800624a:	231a      	movs	r3, #26
 800624c:	2218      	movs	r2, #24
 800624e:	4694      	mov	ip, r2
 8006250:	44bc      	add	ip, r7
 8006252:	4463      	add	r3, ip
 8006254:	2201      	movs	r2, #1
 8006256:	701a      	strb	r2, [r3, #0]
 8006258:	e0e8      	b.n	800642c <UART_SetConfig+0x494>
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800625a:	69fb      	ldr	r3, [r7, #28]
 800625c:	69da      	ldr	r2, [r3, #28]
 800625e:	2380      	movs	r3, #128	; 0x80
 8006260:	021b      	lsls	r3, r3, #8
 8006262:	429a      	cmp	r2, r3
 8006264:	d000      	beq.n	8006268 <UART_SetConfig+0x2d0>
 8006266:	e087      	b.n	8006378 <UART_SetConfig+0x3e0>
  {
    switch (clocksource)
 8006268:	231b      	movs	r3, #27
 800626a:	2218      	movs	r2, #24
 800626c:	4694      	mov	ip, r2
 800626e:	44bc      	add	ip, r7
 8006270:	4463      	add	r3, ip
 8006272:	781b      	ldrb	r3, [r3, #0]
 8006274:	2b08      	cmp	r3, #8
 8006276:	d835      	bhi.n	80062e4 <UART_SetConfig+0x34c>
 8006278:	009a      	lsls	r2, r3, #2
 800627a:	4b19      	ldr	r3, [pc, #100]	; (80062e0 <UART_SetConfig+0x348>)
 800627c:	18d3      	adds	r3, r2, r3
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006282:	f7ff f9b7 	bl	80055f4 <HAL_RCC_GetPCLK1Freq>
 8006286:	0003      	movs	r3, r0
 8006288:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800628a:	e035      	b.n	80062f8 <UART_SetConfig+0x360>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800628c:	f7ff f9c8 	bl	8005620 <HAL_RCC_GetPCLK2Freq>
 8006290:	0003      	movs	r3, r0
 8006292:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006294:	e030      	b.n	80062f8 <UART_SetConfig+0x360>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006296:	4b0f      	ldr	r3, [pc, #60]	; (80062d4 <UART_SetConfig+0x33c>)
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	2210      	movs	r2, #16
 800629c:	4013      	ands	r3, r2
 800629e:	d002      	beq.n	80062a6 <UART_SetConfig+0x30e>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 80062a0:	4b0d      	ldr	r3, [pc, #52]	; (80062d8 <UART_SetConfig+0x340>)
 80062a2:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80062a4:	e028      	b.n	80062f8 <UART_SetConfig+0x360>
          pclk = (uint32_t) HSI_VALUE;
 80062a6:	4b0d      	ldr	r3, [pc, #52]	; (80062dc <UART_SetConfig+0x344>)
 80062a8:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80062aa:	e025      	b.n	80062f8 <UART_SetConfig+0x360>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80062ac:	f7ff f8f2 	bl	8005494 <HAL_RCC_GetSysClockFreq>
 80062b0:	0003      	movs	r3, r0
 80062b2:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80062b4:	e020      	b.n	80062f8 <UART_SetConfig+0x360>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80062b6:	2380      	movs	r3, #128	; 0x80
 80062b8:	021b      	lsls	r3, r3, #8
 80062ba:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80062bc:	e01c      	b.n	80062f8 <UART_SetConfig+0x360>
 80062be:	46c0      	nop			; (mov r8, r8)
 80062c0:	efff69f3 	.word	0xefff69f3
 80062c4:	ffffcfff 	.word	0xffffcfff
 80062c8:	40004800 	.word	0x40004800
 80062cc:	fffff4ff 	.word	0xfffff4ff
 80062d0:	40004400 	.word	0x40004400
 80062d4:	40021000 	.word	0x40021000
 80062d8:	003d0900 	.word	0x003d0900
 80062dc:	00f42400 	.word	0x00f42400
 80062e0:	08007290 	.word	0x08007290
      default:
        pclk = 0U;
 80062e4:	2300      	movs	r3, #0
 80062e6:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 80062e8:	231a      	movs	r3, #26
 80062ea:	2218      	movs	r2, #24
 80062ec:	4694      	mov	ip, r2
 80062ee:	44bc      	add	ip, r7
 80062f0:	4463      	add	r3, ip
 80062f2:	2201      	movs	r2, #1
 80062f4:	701a      	strb	r2, [r3, #0]
        break;
 80062f6:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80062f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d100      	bne.n	8006300 <UART_SetConfig+0x368>
 80062fe:	e095      	b.n	800642c <UART_SetConfig+0x494>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006300:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006302:	005a      	lsls	r2, r3, #1
 8006304:	69fb      	ldr	r3, [r7, #28]
 8006306:	685b      	ldr	r3, [r3, #4]
 8006308:	085b      	lsrs	r3, r3, #1
 800630a:	18d2      	adds	r2, r2, r3
 800630c:	69fb      	ldr	r3, [r7, #28]
 800630e:	685b      	ldr	r3, [r3, #4]
 8006310:	0019      	movs	r1, r3
 8006312:	0010      	movs	r0, r2
 8006314:	f7f9 ff0a 	bl	800012c <__udivsi3>
 8006318:	0003      	movs	r3, r0
 800631a:	b29b      	uxth	r3, r3
 800631c:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800631e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006320:	2b0f      	cmp	r3, #15
 8006322:	d921      	bls.n	8006368 <UART_SetConfig+0x3d0>
 8006324:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006326:	2380      	movs	r3, #128	; 0x80
 8006328:	025b      	lsls	r3, r3, #9
 800632a:	429a      	cmp	r2, r3
 800632c:	d21c      	bcs.n	8006368 <UART_SetConfig+0x3d0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800632e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006330:	b29a      	uxth	r2, r3
 8006332:	200e      	movs	r0, #14
 8006334:	2418      	movs	r4, #24
 8006336:	193b      	adds	r3, r7, r4
 8006338:	181b      	adds	r3, r3, r0
 800633a:	210f      	movs	r1, #15
 800633c:	438a      	bics	r2, r1
 800633e:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006340:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006342:	085b      	lsrs	r3, r3, #1
 8006344:	b29b      	uxth	r3, r3
 8006346:	2207      	movs	r2, #7
 8006348:	4013      	ands	r3, r2
 800634a:	b299      	uxth	r1, r3
 800634c:	193b      	adds	r3, r7, r4
 800634e:	181b      	adds	r3, r3, r0
 8006350:	193a      	adds	r2, r7, r4
 8006352:	1812      	adds	r2, r2, r0
 8006354:	8812      	ldrh	r2, [r2, #0]
 8006356:	430a      	orrs	r2, r1
 8006358:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 800635a:	69fb      	ldr	r3, [r7, #28]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	193a      	adds	r2, r7, r4
 8006360:	1812      	adds	r2, r2, r0
 8006362:	8812      	ldrh	r2, [r2, #0]
 8006364:	60da      	str	r2, [r3, #12]
 8006366:	e061      	b.n	800642c <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 8006368:	231a      	movs	r3, #26
 800636a:	2218      	movs	r2, #24
 800636c:	4694      	mov	ip, r2
 800636e:	44bc      	add	ip, r7
 8006370:	4463      	add	r3, ip
 8006372:	2201      	movs	r2, #1
 8006374:	701a      	strb	r2, [r3, #0]
 8006376:	e059      	b.n	800642c <UART_SetConfig+0x494>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006378:	231b      	movs	r3, #27
 800637a:	2218      	movs	r2, #24
 800637c:	4694      	mov	ip, r2
 800637e:	44bc      	add	ip, r7
 8006380:	4463      	add	r3, ip
 8006382:	781b      	ldrb	r3, [r3, #0]
 8006384:	2b08      	cmp	r3, #8
 8006386:	d822      	bhi.n	80063ce <UART_SetConfig+0x436>
 8006388:	009a      	lsls	r2, r3, #2
 800638a:	4b30      	ldr	r3, [pc, #192]	; (800644c <UART_SetConfig+0x4b4>)
 800638c:	18d3      	adds	r3, r2, r3
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006392:	f7ff f92f 	bl	80055f4 <HAL_RCC_GetPCLK1Freq>
 8006396:	0003      	movs	r3, r0
 8006398:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800639a:	e022      	b.n	80063e2 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800639c:	f7ff f940 	bl	8005620 <HAL_RCC_GetPCLK2Freq>
 80063a0:	0003      	movs	r3, r0
 80063a2:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80063a4:	e01d      	b.n	80063e2 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80063a6:	4b2a      	ldr	r3, [pc, #168]	; (8006450 <UART_SetConfig+0x4b8>)
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	2210      	movs	r2, #16
 80063ac:	4013      	ands	r3, r2
 80063ae:	d002      	beq.n	80063b6 <UART_SetConfig+0x41e>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 80063b0:	4b28      	ldr	r3, [pc, #160]	; (8006454 <UART_SetConfig+0x4bc>)
 80063b2:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80063b4:	e015      	b.n	80063e2 <UART_SetConfig+0x44a>
          pclk = (uint32_t) HSI_VALUE;
 80063b6:	4b28      	ldr	r3, [pc, #160]	; (8006458 <UART_SetConfig+0x4c0>)
 80063b8:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80063ba:	e012      	b.n	80063e2 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80063bc:	f7ff f86a 	bl	8005494 <HAL_RCC_GetSysClockFreq>
 80063c0:	0003      	movs	r3, r0
 80063c2:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80063c4:	e00d      	b.n	80063e2 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80063c6:	2380      	movs	r3, #128	; 0x80
 80063c8:	021b      	lsls	r3, r3, #8
 80063ca:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80063cc:	e009      	b.n	80063e2 <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 80063ce:	2300      	movs	r3, #0
 80063d0:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 80063d2:	231a      	movs	r3, #26
 80063d4:	2218      	movs	r2, #24
 80063d6:	4694      	mov	ip, r2
 80063d8:	44bc      	add	ip, r7
 80063da:	4463      	add	r3, ip
 80063dc:	2201      	movs	r2, #1
 80063de:	701a      	strb	r2, [r3, #0]
        break;
 80063e0:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 80063e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	d021      	beq.n	800642c <UART_SetConfig+0x494>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80063e8:	69fb      	ldr	r3, [r7, #28]
 80063ea:	685b      	ldr	r3, [r3, #4]
 80063ec:	085a      	lsrs	r2, r3, #1
 80063ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80063f0:	18d2      	adds	r2, r2, r3
 80063f2:	69fb      	ldr	r3, [r7, #28]
 80063f4:	685b      	ldr	r3, [r3, #4]
 80063f6:	0019      	movs	r1, r3
 80063f8:	0010      	movs	r0, r2
 80063fa:	f7f9 fe97 	bl	800012c <__udivsi3>
 80063fe:	0003      	movs	r3, r0
 8006400:	b29b      	uxth	r3, r3
 8006402:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006404:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006406:	2b0f      	cmp	r3, #15
 8006408:	d909      	bls.n	800641e <UART_SetConfig+0x486>
 800640a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800640c:	2380      	movs	r3, #128	; 0x80
 800640e:	025b      	lsls	r3, r3, #9
 8006410:	429a      	cmp	r2, r3
 8006412:	d204      	bcs.n	800641e <UART_SetConfig+0x486>
      {
        huart->Instance->BRR = usartdiv;
 8006414:	69fb      	ldr	r3, [r7, #28]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800641a:	60da      	str	r2, [r3, #12]
 800641c:	e006      	b.n	800642c <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 800641e:	231a      	movs	r3, #26
 8006420:	2218      	movs	r2, #24
 8006422:	4694      	mov	ip, r2
 8006424:	44bc      	add	ip, r7
 8006426:	4463      	add	r3, ip
 8006428:	2201      	movs	r2, #1
 800642a:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800642c:	69fb      	ldr	r3, [r7, #28]
 800642e:	2200      	movs	r2, #0
 8006430:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8006432:	69fb      	ldr	r3, [r7, #28]
 8006434:	2200      	movs	r2, #0
 8006436:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8006438:	231a      	movs	r3, #26
 800643a:	2218      	movs	r2, #24
 800643c:	4694      	mov	ip, r2
 800643e:	44bc      	add	ip, r7
 8006440:	4463      	add	r3, ip
 8006442:	781b      	ldrb	r3, [r3, #0]
}
 8006444:	0018      	movs	r0, r3
 8006446:	46bd      	mov	sp, r7
 8006448:	b00e      	add	sp, #56	; 0x38
 800644a:	bdb0      	pop	{r4, r5, r7, pc}
 800644c:	080072b4 	.word	0x080072b4
 8006450:	40021000 	.word	0x40021000
 8006454:	003d0900 	.word	0x003d0900
 8006458:	00f42400 	.word	0x00f42400

0800645c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800645c:	b580      	push	{r7, lr}
 800645e:	b082      	sub	sp, #8
 8006460:	af00      	add	r7, sp, #0
 8006462:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006468:	2201      	movs	r2, #1
 800646a:	4013      	ands	r3, r2
 800646c:	d00b      	beq.n	8006486 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	685b      	ldr	r3, [r3, #4]
 8006474:	4a4a      	ldr	r2, [pc, #296]	; (80065a0 <UART_AdvFeatureConfig+0x144>)
 8006476:	4013      	ands	r3, r2
 8006478:	0019      	movs	r1, r3
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	430a      	orrs	r2, r1
 8006484:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800648a:	2202      	movs	r2, #2
 800648c:	4013      	ands	r3, r2
 800648e:	d00b      	beq.n	80064a8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	685b      	ldr	r3, [r3, #4]
 8006496:	4a43      	ldr	r2, [pc, #268]	; (80065a4 <UART_AdvFeatureConfig+0x148>)
 8006498:	4013      	ands	r3, r2
 800649a:	0019      	movs	r1, r3
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	430a      	orrs	r2, r1
 80064a6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064ac:	2204      	movs	r2, #4
 80064ae:	4013      	ands	r3, r2
 80064b0:	d00b      	beq.n	80064ca <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	685b      	ldr	r3, [r3, #4]
 80064b8:	4a3b      	ldr	r2, [pc, #236]	; (80065a8 <UART_AdvFeatureConfig+0x14c>)
 80064ba:	4013      	ands	r3, r2
 80064bc:	0019      	movs	r1, r3
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	430a      	orrs	r2, r1
 80064c8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064ce:	2208      	movs	r2, #8
 80064d0:	4013      	ands	r3, r2
 80064d2:	d00b      	beq.n	80064ec <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	685b      	ldr	r3, [r3, #4]
 80064da:	4a34      	ldr	r2, [pc, #208]	; (80065ac <UART_AdvFeatureConfig+0x150>)
 80064dc:	4013      	ands	r3, r2
 80064de:	0019      	movs	r1, r3
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	430a      	orrs	r2, r1
 80064ea:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064f0:	2210      	movs	r2, #16
 80064f2:	4013      	ands	r3, r2
 80064f4:	d00b      	beq.n	800650e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	689b      	ldr	r3, [r3, #8]
 80064fc:	4a2c      	ldr	r2, [pc, #176]	; (80065b0 <UART_AdvFeatureConfig+0x154>)
 80064fe:	4013      	ands	r3, r2
 8006500:	0019      	movs	r1, r3
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	430a      	orrs	r2, r1
 800650c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006512:	2220      	movs	r2, #32
 8006514:	4013      	ands	r3, r2
 8006516:	d00b      	beq.n	8006530 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	689b      	ldr	r3, [r3, #8]
 800651e:	4a25      	ldr	r2, [pc, #148]	; (80065b4 <UART_AdvFeatureConfig+0x158>)
 8006520:	4013      	ands	r3, r2
 8006522:	0019      	movs	r1, r3
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	430a      	orrs	r2, r1
 800652e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006534:	2240      	movs	r2, #64	; 0x40
 8006536:	4013      	ands	r3, r2
 8006538:	d01d      	beq.n	8006576 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	685b      	ldr	r3, [r3, #4]
 8006540:	4a1d      	ldr	r2, [pc, #116]	; (80065b8 <UART_AdvFeatureConfig+0x15c>)
 8006542:	4013      	ands	r3, r2
 8006544:	0019      	movs	r1, r3
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	430a      	orrs	r2, r1
 8006550:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006556:	2380      	movs	r3, #128	; 0x80
 8006558:	035b      	lsls	r3, r3, #13
 800655a:	429a      	cmp	r2, r3
 800655c:	d10b      	bne.n	8006576 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	685b      	ldr	r3, [r3, #4]
 8006564:	4a15      	ldr	r2, [pc, #84]	; (80065bc <UART_AdvFeatureConfig+0x160>)
 8006566:	4013      	ands	r3, r2
 8006568:	0019      	movs	r1, r3
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	430a      	orrs	r2, r1
 8006574:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800657a:	2280      	movs	r2, #128	; 0x80
 800657c:	4013      	ands	r3, r2
 800657e:	d00b      	beq.n	8006598 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	685b      	ldr	r3, [r3, #4]
 8006586:	4a0e      	ldr	r2, [pc, #56]	; (80065c0 <UART_AdvFeatureConfig+0x164>)
 8006588:	4013      	ands	r3, r2
 800658a:	0019      	movs	r1, r3
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	430a      	orrs	r2, r1
 8006596:	605a      	str	r2, [r3, #4]
  }
}
 8006598:	46c0      	nop			; (mov r8, r8)
 800659a:	46bd      	mov	sp, r7
 800659c:	b002      	add	sp, #8
 800659e:	bd80      	pop	{r7, pc}
 80065a0:	fffdffff 	.word	0xfffdffff
 80065a4:	fffeffff 	.word	0xfffeffff
 80065a8:	fffbffff 	.word	0xfffbffff
 80065ac:	ffff7fff 	.word	0xffff7fff
 80065b0:	ffffefff 	.word	0xffffefff
 80065b4:	ffffdfff 	.word	0xffffdfff
 80065b8:	ffefffff 	.word	0xffefffff
 80065bc:	ff9fffff 	.word	0xff9fffff
 80065c0:	fff7ffff 	.word	0xfff7ffff

080065c4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80065c4:	b580      	push	{r7, lr}
 80065c6:	b086      	sub	sp, #24
 80065c8:	af02      	add	r7, sp, #8
 80065ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	2280      	movs	r2, #128	; 0x80
 80065d0:	2100      	movs	r1, #0
 80065d2:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80065d4:	f7fc fbe0 	bl	8002d98 <HAL_GetTick>
 80065d8:	0003      	movs	r3, r0
 80065da:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	2208      	movs	r2, #8
 80065e4:	4013      	ands	r3, r2
 80065e6:	2b08      	cmp	r3, #8
 80065e8:	d10c      	bne.n	8006604 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	2280      	movs	r2, #128	; 0x80
 80065ee:	0391      	lsls	r1, r2, #14
 80065f0:	6878      	ldr	r0, [r7, #4]
 80065f2:	4a17      	ldr	r2, [pc, #92]	; (8006650 <UART_CheckIdleState+0x8c>)
 80065f4:	9200      	str	r2, [sp, #0]
 80065f6:	2200      	movs	r2, #0
 80065f8:	f000 f82c 	bl	8006654 <UART_WaitOnFlagUntilTimeout>
 80065fc:	1e03      	subs	r3, r0, #0
 80065fe:	d001      	beq.n	8006604 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006600:	2303      	movs	r3, #3
 8006602:	e021      	b.n	8006648 <UART_CheckIdleState+0x84>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	2204      	movs	r2, #4
 800660c:	4013      	ands	r3, r2
 800660e:	2b04      	cmp	r3, #4
 8006610:	d10c      	bne.n	800662c <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	2280      	movs	r2, #128	; 0x80
 8006616:	03d1      	lsls	r1, r2, #15
 8006618:	6878      	ldr	r0, [r7, #4]
 800661a:	4a0d      	ldr	r2, [pc, #52]	; (8006650 <UART_CheckIdleState+0x8c>)
 800661c:	9200      	str	r2, [sp, #0]
 800661e:	2200      	movs	r2, #0
 8006620:	f000 f818 	bl	8006654 <UART_WaitOnFlagUntilTimeout>
 8006624:	1e03      	subs	r3, r0, #0
 8006626:	d001      	beq.n	800662c <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006628:	2303      	movs	r3, #3
 800662a:	e00d      	b.n	8006648 <UART_CheckIdleState+0x84>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	2220      	movs	r2, #32
 8006630:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	2220      	movs	r2, #32
 8006636:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	2200      	movs	r2, #0
 800663c:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	2274      	movs	r2, #116	; 0x74
 8006642:	2100      	movs	r1, #0
 8006644:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006646:	2300      	movs	r3, #0
}
 8006648:	0018      	movs	r0, r3
 800664a:	46bd      	mov	sp, r7
 800664c:	b004      	add	sp, #16
 800664e:	bd80      	pop	{r7, pc}
 8006650:	01ffffff 	.word	0x01ffffff

08006654 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006654:	b580      	push	{r7, lr}
 8006656:	b094      	sub	sp, #80	; 0x50
 8006658:	af00      	add	r7, sp, #0
 800665a:	60f8      	str	r0, [r7, #12]
 800665c:	60b9      	str	r1, [r7, #8]
 800665e:	603b      	str	r3, [r7, #0]
 8006660:	1dfb      	adds	r3, r7, #7
 8006662:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006664:	e0a3      	b.n	80067ae <UART_WaitOnFlagUntilTimeout+0x15a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006666:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006668:	3301      	adds	r3, #1
 800666a:	d100      	bne.n	800666e <UART_WaitOnFlagUntilTimeout+0x1a>
 800666c:	e09f      	b.n	80067ae <UART_WaitOnFlagUntilTimeout+0x15a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800666e:	f7fc fb93 	bl	8002d98 <HAL_GetTick>
 8006672:	0002      	movs	r2, r0
 8006674:	683b      	ldr	r3, [r7, #0]
 8006676:	1ad3      	subs	r3, r2, r3
 8006678:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800667a:	429a      	cmp	r2, r3
 800667c:	d302      	bcc.n	8006684 <UART_WaitOnFlagUntilTimeout+0x30>
 800667e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006680:	2b00      	cmp	r3, #0
 8006682:	d13d      	bne.n	8006700 <UART_WaitOnFlagUntilTimeout+0xac>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006684:	f3ef 8310 	mrs	r3, PRIMASK
 8006688:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 800668a:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800668c:	647b      	str	r3, [r7, #68]	; 0x44
 800668e:	2301      	movs	r3, #1
 8006690:	62fb      	str	r3, [r7, #44]	; 0x2c
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006692:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006694:	f383 8810 	msr	PRIMASK, r3
}
 8006698:	46c0      	nop			; (mov r8, r8)
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	681a      	ldr	r2, [r3, #0]
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	494c      	ldr	r1, [pc, #304]	; (80067d8 <UART_WaitOnFlagUntilTimeout+0x184>)
 80066a6:	400a      	ands	r2, r1
 80066a8:	601a      	str	r2, [r3, #0]
 80066aa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80066ac:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80066ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066b0:	f383 8810 	msr	PRIMASK, r3
}
 80066b4:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80066b6:	f3ef 8310 	mrs	r3, PRIMASK
 80066ba:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 80066bc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80066be:	643b      	str	r3, [r7, #64]	; 0x40
 80066c0:	2301      	movs	r3, #1
 80066c2:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80066c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80066c6:	f383 8810 	msr	PRIMASK, r3
}
 80066ca:	46c0      	nop			; (mov r8, r8)
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	689a      	ldr	r2, [r3, #8]
 80066d2:	68fb      	ldr	r3, [r7, #12]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	2101      	movs	r1, #1
 80066d8:	438a      	bics	r2, r1
 80066da:	609a      	str	r2, [r3, #8]
 80066dc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80066de:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80066e0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80066e2:	f383 8810 	msr	PRIMASK, r3
}
 80066e6:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	2220      	movs	r2, #32
 80066ec:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	2220      	movs	r2, #32
 80066f2:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	2274      	movs	r2, #116	; 0x74
 80066f8:	2100      	movs	r1, #0
 80066fa:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80066fc:	2303      	movs	r3, #3
 80066fe:	e067      	b.n	80067d0 <UART_WaitOnFlagUntilTimeout+0x17c>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	2204      	movs	r2, #4
 8006708:	4013      	ands	r3, r2
 800670a:	d050      	beq.n	80067ae <UART_WaitOnFlagUntilTimeout+0x15a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	69da      	ldr	r2, [r3, #28]
 8006712:	2380      	movs	r3, #128	; 0x80
 8006714:	011b      	lsls	r3, r3, #4
 8006716:	401a      	ands	r2, r3
 8006718:	2380      	movs	r3, #128	; 0x80
 800671a:	011b      	lsls	r3, r3, #4
 800671c:	429a      	cmp	r2, r3
 800671e:	d146      	bne.n	80067ae <UART_WaitOnFlagUntilTimeout+0x15a>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	2280      	movs	r2, #128	; 0x80
 8006726:	0112      	lsls	r2, r2, #4
 8006728:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800672a:	f3ef 8310 	mrs	r3, PRIMASK
 800672e:	613b      	str	r3, [r7, #16]
  return(result);
 8006730:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006732:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006734:	2301      	movs	r3, #1
 8006736:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006738:	697b      	ldr	r3, [r7, #20]
 800673a:	f383 8810 	msr	PRIMASK, r3
}
 800673e:	46c0      	nop			; (mov r8, r8)
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	681a      	ldr	r2, [r3, #0]
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	4923      	ldr	r1, [pc, #140]	; (80067d8 <UART_WaitOnFlagUntilTimeout+0x184>)
 800674c:	400a      	ands	r2, r1
 800674e:	601a      	str	r2, [r3, #0]
 8006750:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006752:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006754:	69bb      	ldr	r3, [r7, #24]
 8006756:	f383 8810 	msr	PRIMASK, r3
}
 800675a:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800675c:	f3ef 8310 	mrs	r3, PRIMASK
 8006760:	61fb      	str	r3, [r7, #28]
  return(result);
 8006762:	69fb      	ldr	r3, [r7, #28]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006764:	64bb      	str	r3, [r7, #72]	; 0x48
 8006766:	2301      	movs	r3, #1
 8006768:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800676a:	6a3b      	ldr	r3, [r7, #32]
 800676c:	f383 8810 	msr	PRIMASK, r3
}
 8006770:	46c0      	nop			; (mov r8, r8)
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	689a      	ldr	r2, [r3, #8]
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	2101      	movs	r1, #1
 800677e:	438a      	bics	r2, r1
 8006780:	609a      	str	r2, [r3, #8]
 8006782:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006784:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006786:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006788:	f383 8810 	msr	PRIMASK, r3
}
 800678c:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	2220      	movs	r2, #32
 8006792:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	2220      	movs	r2, #32
 8006798:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	2280      	movs	r2, #128	; 0x80
 800679e:	2120      	movs	r1, #32
 80067a0:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80067a2:	68fb      	ldr	r3, [r7, #12]
 80067a4:	2274      	movs	r2, #116	; 0x74
 80067a6:	2100      	movs	r1, #0
 80067a8:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80067aa:	2303      	movs	r3, #3
 80067ac:	e010      	b.n	80067d0 <UART_WaitOnFlagUntilTimeout+0x17c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80067ae:	68fb      	ldr	r3, [r7, #12]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	69db      	ldr	r3, [r3, #28]
 80067b4:	68ba      	ldr	r2, [r7, #8]
 80067b6:	4013      	ands	r3, r2
 80067b8:	68ba      	ldr	r2, [r7, #8]
 80067ba:	1ad3      	subs	r3, r2, r3
 80067bc:	425a      	negs	r2, r3
 80067be:	4153      	adcs	r3, r2
 80067c0:	b2db      	uxtb	r3, r3
 80067c2:	001a      	movs	r2, r3
 80067c4:	1dfb      	adds	r3, r7, #7
 80067c6:	781b      	ldrb	r3, [r3, #0]
 80067c8:	429a      	cmp	r2, r3
 80067ca:	d100      	bne.n	80067ce <UART_WaitOnFlagUntilTimeout+0x17a>
 80067cc:	e74b      	b.n	8006666 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80067ce:	2300      	movs	r3, #0
}
 80067d0:	0018      	movs	r0, r3
 80067d2:	46bd      	mov	sp, r7
 80067d4:	b014      	add	sp, #80	; 0x50
 80067d6:	bd80      	pop	{r7, pc}
 80067d8:	fffffe5f 	.word	0xfffffe5f

080067dc <__errno>:
 80067dc:	4b01      	ldr	r3, [pc, #4]	; (80067e4 <__errno+0x8>)
 80067de:	6818      	ldr	r0, [r3, #0]
 80067e0:	4770      	bx	lr
 80067e2:	46c0      	nop			; (mov r8, r8)
 80067e4:	20000190 	.word	0x20000190

080067e8 <__libc_init_array>:
 80067e8:	b570      	push	{r4, r5, r6, lr}
 80067ea:	2600      	movs	r6, #0
 80067ec:	4d0c      	ldr	r5, [pc, #48]	; (8006820 <__libc_init_array+0x38>)
 80067ee:	4c0d      	ldr	r4, [pc, #52]	; (8006824 <__libc_init_array+0x3c>)
 80067f0:	1b64      	subs	r4, r4, r5
 80067f2:	10a4      	asrs	r4, r4, #2
 80067f4:	42a6      	cmp	r6, r4
 80067f6:	d109      	bne.n	800680c <__libc_init_array+0x24>
 80067f8:	2600      	movs	r6, #0
 80067fa:	f000 fc5d 	bl	80070b8 <_init>
 80067fe:	4d0a      	ldr	r5, [pc, #40]	; (8006828 <__libc_init_array+0x40>)
 8006800:	4c0a      	ldr	r4, [pc, #40]	; (800682c <__libc_init_array+0x44>)
 8006802:	1b64      	subs	r4, r4, r5
 8006804:	10a4      	asrs	r4, r4, #2
 8006806:	42a6      	cmp	r6, r4
 8006808:	d105      	bne.n	8006816 <__libc_init_array+0x2e>
 800680a:	bd70      	pop	{r4, r5, r6, pc}
 800680c:	00b3      	lsls	r3, r6, #2
 800680e:	58eb      	ldr	r3, [r5, r3]
 8006810:	4798      	blx	r3
 8006812:	3601      	adds	r6, #1
 8006814:	e7ee      	b.n	80067f4 <__libc_init_array+0xc>
 8006816:	00b3      	lsls	r3, r6, #2
 8006818:	58eb      	ldr	r3, [r5, r3]
 800681a:	4798      	blx	r3
 800681c:	3601      	adds	r6, #1
 800681e:	e7f2      	b.n	8006806 <__libc_init_array+0x1e>
 8006820:	08007314 	.word	0x08007314
 8006824:	08007314 	.word	0x08007314
 8006828:	08007314 	.word	0x08007314
 800682c:	08007318 	.word	0x08007318

08006830 <memcpy>:
 8006830:	2300      	movs	r3, #0
 8006832:	b510      	push	{r4, lr}
 8006834:	429a      	cmp	r2, r3
 8006836:	d100      	bne.n	800683a <memcpy+0xa>
 8006838:	bd10      	pop	{r4, pc}
 800683a:	5ccc      	ldrb	r4, [r1, r3]
 800683c:	54c4      	strb	r4, [r0, r3]
 800683e:	3301      	adds	r3, #1
 8006840:	e7f8      	b.n	8006834 <memcpy+0x4>

08006842 <memset>:
 8006842:	0003      	movs	r3, r0
 8006844:	1882      	adds	r2, r0, r2
 8006846:	4293      	cmp	r3, r2
 8006848:	d100      	bne.n	800684c <memset+0xa>
 800684a:	4770      	bx	lr
 800684c:	7019      	strb	r1, [r3, #0]
 800684e:	3301      	adds	r3, #1
 8006850:	e7f9      	b.n	8006846 <memset+0x4>
	...

08006854 <siprintf>:
 8006854:	b40e      	push	{r1, r2, r3}
 8006856:	b500      	push	{lr}
 8006858:	490b      	ldr	r1, [pc, #44]	; (8006888 <siprintf+0x34>)
 800685a:	b09c      	sub	sp, #112	; 0x70
 800685c:	ab1d      	add	r3, sp, #116	; 0x74
 800685e:	9002      	str	r0, [sp, #8]
 8006860:	9006      	str	r0, [sp, #24]
 8006862:	9107      	str	r1, [sp, #28]
 8006864:	9104      	str	r1, [sp, #16]
 8006866:	4809      	ldr	r0, [pc, #36]	; (800688c <siprintf+0x38>)
 8006868:	4909      	ldr	r1, [pc, #36]	; (8006890 <siprintf+0x3c>)
 800686a:	cb04      	ldmia	r3!, {r2}
 800686c:	9105      	str	r1, [sp, #20]
 800686e:	6800      	ldr	r0, [r0, #0]
 8006870:	a902      	add	r1, sp, #8
 8006872:	9301      	str	r3, [sp, #4]
 8006874:	f000 f886 	bl	8006984 <_svfiprintf_r>
 8006878:	2300      	movs	r3, #0
 800687a:	9a02      	ldr	r2, [sp, #8]
 800687c:	7013      	strb	r3, [r2, #0]
 800687e:	b01c      	add	sp, #112	; 0x70
 8006880:	bc08      	pop	{r3}
 8006882:	b003      	add	sp, #12
 8006884:	4718      	bx	r3
 8006886:	46c0      	nop			; (mov r8, r8)
 8006888:	7fffffff 	.word	0x7fffffff
 800688c:	20000190 	.word	0x20000190
 8006890:	ffff0208 	.word	0xffff0208

08006894 <strncat>:
 8006894:	0003      	movs	r3, r0
 8006896:	b530      	push	{r4, r5, lr}
 8006898:	781c      	ldrb	r4, [r3, #0]
 800689a:	2c00      	cmp	r4, #0
 800689c:	d108      	bne.n	80068b0 <strncat+0x1c>
 800689e:	1889      	adds	r1, r1, r2
 80068a0:	2a00      	cmp	r2, #0
 80068a2:	d004      	beq.n	80068ae <strncat+0x1a>
 80068a4:	4255      	negs	r5, r2
 80068a6:	5d4d      	ldrb	r5, [r1, r5]
 80068a8:	701d      	strb	r5, [r3, #0]
 80068aa:	2d00      	cmp	r5, #0
 80068ac:	d102      	bne.n	80068b4 <strncat+0x20>
 80068ae:	bd30      	pop	{r4, r5, pc}
 80068b0:	3301      	adds	r3, #1
 80068b2:	e7f1      	b.n	8006898 <strncat+0x4>
 80068b4:	2a01      	cmp	r2, #1
 80068b6:	d100      	bne.n	80068ba <strncat+0x26>
 80068b8:	705c      	strb	r4, [r3, #1]
 80068ba:	3301      	adds	r3, #1
 80068bc:	3a01      	subs	r2, #1
 80068be:	e7ef      	b.n	80068a0 <strncat+0xc>

080068c0 <__ssputs_r>:
 80068c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80068c2:	688e      	ldr	r6, [r1, #8]
 80068c4:	b085      	sub	sp, #20
 80068c6:	0007      	movs	r7, r0
 80068c8:	000c      	movs	r4, r1
 80068ca:	9203      	str	r2, [sp, #12]
 80068cc:	9301      	str	r3, [sp, #4]
 80068ce:	429e      	cmp	r6, r3
 80068d0:	d83c      	bhi.n	800694c <__ssputs_r+0x8c>
 80068d2:	2390      	movs	r3, #144	; 0x90
 80068d4:	898a      	ldrh	r2, [r1, #12]
 80068d6:	00db      	lsls	r3, r3, #3
 80068d8:	421a      	tst	r2, r3
 80068da:	d034      	beq.n	8006946 <__ssputs_r+0x86>
 80068dc:	2503      	movs	r5, #3
 80068de:	6909      	ldr	r1, [r1, #16]
 80068e0:	6823      	ldr	r3, [r4, #0]
 80068e2:	1a5b      	subs	r3, r3, r1
 80068e4:	9302      	str	r3, [sp, #8]
 80068e6:	6963      	ldr	r3, [r4, #20]
 80068e8:	9802      	ldr	r0, [sp, #8]
 80068ea:	435d      	muls	r5, r3
 80068ec:	0feb      	lsrs	r3, r5, #31
 80068ee:	195d      	adds	r5, r3, r5
 80068f0:	9b01      	ldr	r3, [sp, #4]
 80068f2:	106d      	asrs	r5, r5, #1
 80068f4:	3301      	adds	r3, #1
 80068f6:	181b      	adds	r3, r3, r0
 80068f8:	42ab      	cmp	r3, r5
 80068fa:	d900      	bls.n	80068fe <__ssputs_r+0x3e>
 80068fc:	001d      	movs	r5, r3
 80068fe:	0553      	lsls	r3, r2, #21
 8006900:	d532      	bpl.n	8006968 <__ssputs_r+0xa8>
 8006902:	0029      	movs	r1, r5
 8006904:	0038      	movs	r0, r7
 8006906:	f000 fb27 	bl	8006f58 <_malloc_r>
 800690a:	1e06      	subs	r6, r0, #0
 800690c:	d109      	bne.n	8006922 <__ssputs_r+0x62>
 800690e:	230c      	movs	r3, #12
 8006910:	603b      	str	r3, [r7, #0]
 8006912:	2340      	movs	r3, #64	; 0x40
 8006914:	2001      	movs	r0, #1
 8006916:	89a2      	ldrh	r2, [r4, #12]
 8006918:	4240      	negs	r0, r0
 800691a:	4313      	orrs	r3, r2
 800691c:	81a3      	strh	r3, [r4, #12]
 800691e:	b005      	add	sp, #20
 8006920:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006922:	9a02      	ldr	r2, [sp, #8]
 8006924:	6921      	ldr	r1, [r4, #16]
 8006926:	f7ff ff83 	bl	8006830 <memcpy>
 800692a:	89a3      	ldrh	r3, [r4, #12]
 800692c:	4a14      	ldr	r2, [pc, #80]	; (8006980 <__ssputs_r+0xc0>)
 800692e:	401a      	ands	r2, r3
 8006930:	2380      	movs	r3, #128	; 0x80
 8006932:	4313      	orrs	r3, r2
 8006934:	81a3      	strh	r3, [r4, #12]
 8006936:	9b02      	ldr	r3, [sp, #8]
 8006938:	6126      	str	r6, [r4, #16]
 800693a:	18f6      	adds	r6, r6, r3
 800693c:	6026      	str	r6, [r4, #0]
 800693e:	6165      	str	r5, [r4, #20]
 8006940:	9e01      	ldr	r6, [sp, #4]
 8006942:	1aed      	subs	r5, r5, r3
 8006944:	60a5      	str	r5, [r4, #8]
 8006946:	9b01      	ldr	r3, [sp, #4]
 8006948:	429e      	cmp	r6, r3
 800694a:	d900      	bls.n	800694e <__ssputs_r+0x8e>
 800694c:	9e01      	ldr	r6, [sp, #4]
 800694e:	0032      	movs	r2, r6
 8006950:	9903      	ldr	r1, [sp, #12]
 8006952:	6820      	ldr	r0, [r4, #0]
 8006954:	f000 faa3 	bl	8006e9e <memmove>
 8006958:	68a3      	ldr	r3, [r4, #8]
 800695a:	2000      	movs	r0, #0
 800695c:	1b9b      	subs	r3, r3, r6
 800695e:	60a3      	str	r3, [r4, #8]
 8006960:	6823      	ldr	r3, [r4, #0]
 8006962:	199e      	adds	r6, r3, r6
 8006964:	6026      	str	r6, [r4, #0]
 8006966:	e7da      	b.n	800691e <__ssputs_r+0x5e>
 8006968:	002a      	movs	r2, r5
 800696a:	0038      	movs	r0, r7
 800696c:	f000 fb52 	bl	8007014 <_realloc_r>
 8006970:	1e06      	subs	r6, r0, #0
 8006972:	d1e0      	bne.n	8006936 <__ssputs_r+0x76>
 8006974:	0038      	movs	r0, r7
 8006976:	6921      	ldr	r1, [r4, #16]
 8006978:	f000 faa4 	bl	8006ec4 <_free_r>
 800697c:	e7c7      	b.n	800690e <__ssputs_r+0x4e>
 800697e:	46c0      	nop			; (mov r8, r8)
 8006980:	fffffb7f 	.word	0xfffffb7f

08006984 <_svfiprintf_r>:
 8006984:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006986:	b0a1      	sub	sp, #132	; 0x84
 8006988:	9003      	str	r0, [sp, #12]
 800698a:	001d      	movs	r5, r3
 800698c:	898b      	ldrh	r3, [r1, #12]
 800698e:	000f      	movs	r7, r1
 8006990:	0016      	movs	r6, r2
 8006992:	061b      	lsls	r3, r3, #24
 8006994:	d511      	bpl.n	80069ba <_svfiprintf_r+0x36>
 8006996:	690b      	ldr	r3, [r1, #16]
 8006998:	2b00      	cmp	r3, #0
 800699a:	d10e      	bne.n	80069ba <_svfiprintf_r+0x36>
 800699c:	2140      	movs	r1, #64	; 0x40
 800699e:	f000 fadb 	bl	8006f58 <_malloc_r>
 80069a2:	6038      	str	r0, [r7, #0]
 80069a4:	6138      	str	r0, [r7, #16]
 80069a6:	2800      	cmp	r0, #0
 80069a8:	d105      	bne.n	80069b6 <_svfiprintf_r+0x32>
 80069aa:	230c      	movs	r3, #12
 80069ac:	9a03      	ldr	r2, [sp, #12]
 80069ae:	3801      	subs	r0, #1
 80069b0:	6013      	str	r3, [r2, #0]
 80069b2:	b021      	add	sp, #132	; 0x84
 80069b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80069b6:	2340      	movs	r3, #64	; 0x40
 80069b8:	617b      	str	r3, [r7, #20]
 80069ba:	2300      	movs	r3, #0
 80069bc:	ac08      	add	r4, sp, #32
 80069be:	6163      	str	r3, [r4, #20]
 80069c0:	3320      	adds	r3, #32
 80069c2:	7663      	strb	r3, [r4, #25]
 80069c4:	3310      	adds	r3, #16
 80069c6:	76a3      	strb	r3, [r4, #26]
 80069c8:	9507      	str	r5, [sp, #28]
 80069ca:	0035      	movs	r5, r6
 80069cc:	782b      	ldrb	r3, [r5, #0]
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	d001      	beq.n	80069d6 <_svfiprintf_r+0x52>
 80069d2:	2b25      	cmp	r3, #37	; 0x25
 80069d4:	d147      	bne.n	8006a66 <_svfiprintf_r+0xe2>
 80069d6:	1bab      	subs	r3, r5, r6
 80069d8:	9305      	str	r3, [sp, #20]
 80069da:	42b5      	cmp	r5, r6
 80069dc:	d00c      	beq.n	80069f8 <_svfiprintf_r+0x74>
 80069de:	0032      	movs	r2, r6
 80069e0:	0039      	movs	r1, r7
 80069e2:	9803      	ldr	r0, [sp, #12]
 80069e4:	f7ff ff6c 	bl	80068c0 <__ssputs_r>
 80069e8:	1c43      	adds	r3, r0, #1
 80069ea:	d100      	bne.n	80069ee <_svfiprintf_r+0x6a>
 80069ec:	e0ae      	b.n	8006b4c <_svfiprintf_r+0x1c8>
 80069ee:	6962      	ldr	r2, [r4, #20]
 80069f0:	9b05      	ldr	r3, [sp, #20]
 80069f2:	4694      	mov	ip, r2
 80069f4:	4463      	add	r3, ip
 80069f6:	6163      	str	r3, [r4, #20]
 80069f8:	782b      	ldrb	r3, [r5, #0]
 80069fa:	2b00      	cmp	r3, #0
 80069fc:	d100      	bne.n	8006a00 <_svfiprintf_r+0x7c>
 80069fe:	e0a5      	b.n	8006b4c <_svfiprintf_r+0x1c8>
 8006a00:	2201      	movs	r2, #1
 8006a02:	2300      	movs	r3, #0
 8006a04:	4252      	negs	r2, r2
 8006a06:	6062      	str	r2, [r4, #4]
 8006a08:	a904      	add	r1, sp, #16
 8006a0a:	3254      	adds	r2, #84	; 0x54
 8006a0c:	1852      	adds	r2, r2, r1
 8006a0e:	1c6e      	adds	r6, r5, #1
 8006a10:	6023      	str	r3, [r4, #0]
 8006a12:	60e3      	str	r3, [r4, #12]
 8006a14:	60a3      	str	r3, [r4, #8]
 8006a16:	7013      	strb	r3, [r2, #0]
 8006a18:	65a3      	str	r3, [r4, #88]	; 0x58
 8006a1a:	2205      	movs	r2, #5
 8006a1c:	7831      	ldrb	r1, [r6, #0]
 8006a1e:	4854      	ldr	r0, [pc, #336]	; (8006b70 <_svfiprintf_r+0x1ec>)
 8006a20:	f000 fa32 	bl	8006e88 <memchr>
 8006a24:	1c75      	adds	r5, r6, #1
 8006a26:	2800      	cmp	r0, #0
 8006a28:	d11f      	bne.n	8006a6a <_svfiprintf_r+0xe6>
 8006a2a:	6822      	ldr	r2, [r4, #0]
 8006a2c:	06d3      	lsls	r3, r2, #27
 8006a2e:	d504      	bpl.n	8006a3a <_svfiprintf_r+0xb6>
 8006a30:	2353      	movs	r3, #83	; 0x53
 8006a32:	a904      	add	r1, sp, #16
 8006a34:	185b      	adds	r3, r3, r1
 8006a36:	2120      	movs	r1, #32
 8006a38:	7019      	strb	r1, [r3, #0]
 8006a3a:	0713      	lsls	r3, r2, #28
 8006a3c:	d504      	bpl.n	8006a48 <_svfiprintf_r+0xc4>
 8006a3e:	2353      	movs	r3, #83	; 0x53
 8006a40:	a904      	add	r1, sp, #16
 8006a42:	185b      	adds	r3, r3, r1
 8006a44:	212b      	movs	r1, #43	; 0x2b
 8006a46:	7019      	strb	r1, [r3, #0]
 8006a48:	7833      	ldrb	r3, [r6, #0]
 8006a4a:	2b2a      	cmp	r3, #42	; 0x2a
 8006a4c:	d016      	beq.n	8006a7c <_svfiprintf_r+0xf8>
 8006a4e:	0035      	movs	r5, r6
 8006a50:	2100      	movs	r1, #0
 8006a52:	200a      	movs	r0, #10
 8006a54:	68e3      	ldr	r3, [r4, #12]
 8006a56:	782a      	ldrb	r2, [r5, #0]
 8006a58:	1c6e      	adds	r6, r5, #1
 8006a5a:	3a30      	subs	r2, #48	; 0x30
 8006a5c:	2a09      	cmp	r2, #9
 8006a5e:	d94e      	bls.n	8006afe <_svfiprintf_r+0x17a>
 8006a60:	2900      	cmp	r1, #0
 8006a62:	d111      	bne.n	8006a88 <_svfiprintf_r+0x104>
 8006a64:	e017      	b.n	8006a96 <_svfiprintf_r+0x112>
 8006a66:	3501      	adds	r5, #1
 8006a68:	e7b0      	b.n	80069cc <_svfiprintf_r+0x48>
 8006a6a:	4b41      	ldr	r3, [pc, #260]	; (8006b70 <_svfiprintf_r+0x1ec>)
 8006a6c:	6822      	ldr	r2, [r4, #0]
 8006a6e:	1ac0      	subs	r0, r0, r3
 8006a70:	2301      	movs	r3, #1
 8006a72:	4083      	lsls	r3, r0
 8006a74:	4313      	orrs	r3, r2
 8006a76:	002e      	movs	r6, r5
 8006a78:	6023      	str	r3, [r4, #0]
 8006a7a:	e7ce      	b.n	8006a1a <_svfiprintf_r+0x96>
 8006a7c:	9b07      	ldr	r3, [sp, #28]
 8006a7e:	1d19      	adds	r1, r3, #4
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	9107      	str	r1, [sp, #28]
 8006a84:	2b00      	cmp	r3, #0
 8006a86:	db01      	blt.n	8006a8c <_svfiprintf_r+0x108>
 8006a88:	930b      	str	r3, [sp, #44]	; 0x2c
 8006a8a:	e004      	b.n	8006a96 <_svfiprintf_r+0x112>
 8006a8c:	425b      	negs	r3, r3
 8006a8e:	60e3      	str	r3, [r4, #12]
 8006a90:	2302      	movs	r3, #2
 8006a92:	4313      	orrs	r3, r2
 8006a94:	6023      	str	r3, [r4, #0]
 8006a96:	782b      	ldrb	r3, [r5, #0]
 8006a98:	2b2e      	cmp	r3, #46	; 0x2e
 8006a9a:	d10a      	bne.n	8006ab2 <_svfiprintf_r+0x12e>
 8006a9c:	786b      	ldrb	r3, [r5, #1]
 8006a9e:	2b2a      	cmp	r3, #42	; 0x2a
 8006aa0:	d135      	bne.n	8006b0e <_svfiprintf_r+0x18a>
 8006aa2:	9b07      	ldr	r3, [sp, #28]
 8006aa4:	3502      	adds	r5, #2
 8006aa6:	1d1a      	adds	r2, r3, #4
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	9207      	str	r2, [sp, #28]
 8006aac:	2b00      	cmp	r3, #0
 8006aae:	db2b      	blt.n	8006b08 <_svfiprintf_r+0x184>
 8006ab0:	9309      	str	r3, [sp, #36]	; 0x24
 8006ab2:	4e30      	ldr	r6, [pc, #192]	; (8006b74 <_svfiprintf_r+0x1f0>)
 8006ab4:	2203      	movs	r2, #3
 8006ab6:	0030      	movs	r0, r6
 8006ab8:	7829      	ldrb	r1, [r5, #0]
 8006aba:	f000 f9e5 	bl	8006e88 <memchr>
 8006abe:	2800      	cmp	r0, #0
 8006ac0:	d006      	beq.n	8006ad0 <_svfiprintf_r+0x14c>
 8006ac2:	2340      	movs	r3, #64	; 0x40
 8006ac4:	1b80      	subs	r0, r0, r6
 8006ac6:	4083      	lsls	r3, r0
 8006ac8:	6822      	ldr	r2, [r4, #0]
 8006aca:	3501      	adds	r5, #1
 8006acc:	4313      	orrs	r3, r2
 8006ace:	6023      	str	r3, [r4, #0]
 8006ad0:	7829      	ldrb	r1, [r5, #0]
 8006ad2:	2206      	movs	r2, #6
 8006ad4:	4828      	ldr	r0, [pc, #160]	; (8006b78 <_svfiprintf_r+0x1f4>)
 8006ad6:	1c6e      	adds	r6, r5, #1
 8006ad8:	7621      	strb	r1, [r4, #24]
 8006ada:	f000 f9d5 	bl	8006e88 <memchr>
 8006ade:	2800      	cmp	r0, #0
 8006ae0:	d03c      	beq.n	8006b5c <_svfiprintf_r+0x1d8>
 8006ae2:	4b26      	ldr	r3, [pc, #152]	; (8006b7c <_svfiprintf_r+0x1f8>)
 8006ae4:	2b00      	cmp	r3, #0
 8006ae6:	d125      	bne.n	8006b34 <_svfiprintf_r+0x1b0>
 8006ae8:	2207      	movs	r2, #7
 8006aea:	9b07      	ldr	r3, [sp, #28]
 8006aec:	3307      	adds	r3, #7
 8006aee:	4393      	bics	r3, r2
 8006af0:	3308      	adds	r3, #8
 8006af2:	9307      	str	r3, [sp, #28]
 8006af4:	6963      	ldr	r3, [r4, #20]
 8006af6:	9a04      	ldr	r2, [sp, #16]
 8006af8:	189b      	adds	r3, r3, r2
 8006afa:	6163      	str	r3, [r4, #20]
 8006afc:	e765      	b.n	80069ca <_svfiprintf_r+0x46>
 8006afe:	4343      	muls	r3, r0
 8006b00:	0035      	movs	r5, r6
 8006b02:	2101      	movs	r1, #1
 8006b04:	189b      	adds	r3, r3, r2
 8006b06:	e7a6      	b.n	8006a56 <_svfiprintf_r+0xd2>
 8006b08:	2301      	movs	r3, #1
 8006b0a:	425b      	negs	r3, r3
 8006b0c:	e7d0      	b.n	8006ab0 <_svfiprintf_r+0x12c>
 8006b0e:	2300      	movs	r3, #0
 8006b10:	200a      	movs	r0, #10
 8006b12:	001a      	movs	r2, r3
 8006b14:	3501      	adds	r5, #1
 8006b16:	6063      	str	r3, [r4, #4]
 8006b18:	7829      	ldrb	r1, [r5, #0]
 8006b1a:	1c6e      	adds	r6, r5, #1
 8006b1c:	3930      	subs	r1, #48	; 0x30
 8006b1e:	2909      	cmp	r1, #9
 8006b20:	d903      	bls.n	8006b2a <_svfiprintf_r+0x1a6>
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	d0c5      	beq.n	8006ab2 <_svfiprintf_r+0x12e>
 8006b26:	9209      	str	r2, [sp, #36]	; 0x24
 8006b28:	e7c3      	b.n	8006ab2 <_svfiprintf_r+0x12e>
 8006b2a:	4342      	muls	r2, r0
 8006b2c:	0035      	movs	r5, r6
 8006b2e:	2301      	movs	r3, #1
 8006b30:	1852      	adds	r2, r2, r1
 8006b32:	e7f1      	b.n	8006b18 <_svfiprintf_r+0x194>
 8006b34:	ab07      	add	r3, sp, #28
 8006b36:	9300      	str	r3, [sp, #0]
 8006b38:	003a      	movs	r2, r7
 8006b3a:	0021      	movs	r1, r4
 8006b3c:	4b10      	ldr	r3, [pc, #64]	; (8006b80 <_svfiprintf_r+0x1fc>)
 8006b3e:	9803      	ldr	r0, [sp, #12]
 8006b40:	e000      	b.n	8006b44 <_svfiprintf_r+0x1c0>
 8006b42:	bf00      	nop
 8006b44:	9004      	str	r0, [sp, #16]
 8006b46:	9b04      	ldr	r3, [sp, #16]
 8006b48:	3301      	adds	r3, #1
 8006b4a:	d1d3      	bne.n	8006af4 <_svfiprintf_r+0x170>
 8006b4c:	89bb      	ldrh	r3, [r7, #12]
 8006b4e:	980d      	ldr	r0, [sp, #52]	; 0x34
 8006b50:	065b      	lsls	r3, r3, #25
 8006b52:	d400      	bmi.n	8006b56 <_svfiprintf_r+0x1d2>
 8006b54:	e72d      	b.n	80069b2 <_svfiprintf_r+0x2e>
 8006b56:	2001      	movs	r0, #1
 8006b58:	4240      	negs	r0, r0
 8006b5a:	e72a      	b.n	80069b2 <_svfiprintf_r+0x2e>
 8006b5c:	ab07      	add	r3, sp, #28
 8006b5e:	9300      	str	r3, [sp, #0]
 8006b60:	003a      	movs	r2, r7
 8006b62:	0021      	movs	r1, r4
 8006b64:	4b06      	ldr	r3, [pc, #24]	; (8006b80 <_svfiprintf_r+0x1fc>)
 8006b66:	9803      	ldr	r0, [sp, #12]
 8006b68:	f000 f87c 	bl	8006c64 <_printf_i>
 8006b6c:	e7ea      	b.n	8006b44 <_svfiprintf_r+0x1c0>
 8006b6e:	46c0      	nop			; (mov r8, r8)
 8006b70:	080072d8 	.word	0x080072d8
 8006b74:	080072de 	.word	0x080072de
 8006b78:	080072e2 	.word	0x080072e2
 8006b7c:	00000000 	.word	0x00000000
 8006b80:	080068c1 	.word	0x080068c1

08006b84 <_printf_common>:
 8006b84:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006b86:	0015      	movs	r5, r2
 8006b88:	9301      	str	r3, [sp, #4]
 8006b8a:	688a      	ldr	r2, [r1, #8]
 8006b8c:	690b      	ldr	r3, [r1, #16]
 8006b8e:	000c      	movs	r4, r1
 8006b90:	9000      	str	r0, [sp, #0]
 8006b92:	4293      	cmp	r3, r2
 8006b94:	da00      	bge.n	8006b98 <_printf_common+0x14>
 8006b96:	0013      	movs	r3, r2
 8006b98:	0022      	movs	r2, r4
 8006b9a:	602b      	str	r3, [r5, #0]
 8006b9c:	3243      	adds	r2, #67	; 0x43
 8006b9e:	7812      	ldrb	r2, [r2, #0]
 8006ba0:	2a00      	cmp	r2, #0
 8006ba2:	d001      	beq.n	8006ba8 <_printf_common+0x24>
 8006ba4:	3301      	adds	r3, #1
 8006ba6:	602b      	str	r3, [r5, #0]
 8006ba8:	6823      	ldr	r3, [r4, #0]
 8006baa:	069b      	lsls	r3, r3, #26
 8006bac:	d502      	bpl.n	8006bb4 <_printf_common+0x30>
 8006bae:	682b      	ldr	r3, [r5, #0]
 8006bb0:	3302      	adds	r3, #2
 8006bb2:	602b      	str	r3, [r5, #0]
 8006bb4:	6822      	ldr	r2, [r4, #0]
 8006bb6:	2306      	movs	r3, #6
 8006bb8:	0017      	movs	r7, r2
 8006bba:	401f      	ands	r7, r3
 8006bbc:	421a      	tst	r2, r3
 8006bbe:	d027      	beq.n	8006c10 <_printf_common+0x8c>
 8006bc0:	0023      	movs	r3, r4
 8006bc2:	3343      	adds	r3, #67	; 0x43
 8006bc4:	781b      	ldrb	r3, [r3, #0]
 8006bc6:	1e5a      	subs	r2, r3, #1
 8006bc8:	4193      	sbcs	r3, r2
 8006bca:	6822      	ldr	r2, [r4, #0]
 8006bcc:	0692      	lsls	r2, r2, #26
 8006bce:	d430      	bmi.n	8006c32 <_printf_common+0xae>
 8006bd0:	0022      	movs	r2, r4
 8006bd2:	9901      	ldr	r1, [sp, #4]
 8006bd4:	9800      	ldr	r0, [sp, #0]
 8006bd6:	9e08      	ldr	r6, [sp, #32]
 8006bd8:	3243      	adds	r2, #67	; 0x43
 8006bda:	47b0      	blx	r6
 8006bdc:	1c43      	adds	r3, r0, #1
 8006bde:	d025      	beq.n	8006c2c <_printf_common+0xa8>
 8006be0:	2306      	movs	r3, #6
 8006be2:	6820      	ldr	r0, [r4, #0]
 8006be4:	682a      	ldr	r2, [r5, #0]
 8006be6:	68e1      	ldr	r1, [r4, #12]
 8006be8:	2500      	movs	r5, #0
 8006bea:	4003      	ands	r3, r0
 8006bec:	2b04      	cmp	r3, #4
 8006bee:	d103      	bne.n	8006bf8 <_printf_common+0x74>
 8006bf0:	1a8d      	subs	r5, r1, r2
 8006bf2:	43eb      	mvns	r3, r5
 8006bf4:	17db      	asrs	r3, r3, #31
 8006bf6:	401d      	ands	r5, r3
 8006bf8:	68a3      	ldr	r3, [r4, #8]
 8006bfa:	6922      	ldr	r2, [r4, #16]
 8006bfc:	4293      	cmp	r3, r2
 8006bfe:	dd01      	ble.n	8006c04 <_printf_common+0x80>
 8006c00:	1a9b      	subs	r3, r3, r2
 8006c02:	18ed      	adds	r5, r5, r3
 8006c04:	2700      	movs	r7, #0
 8006c06:	42bd      	cmp	r5, r7
 8006c08:	d120      	bne.n	8006c4c <_printf_common+0xc8>
 8006c0a:	2000      	movs	r0, #0
 8006c0c:	e010      	b.n	8006c30 <_printf_common+0xac>
 8006c0e:	3701      	adds	r7, #1
 8006c10:	68e3      	ldr	r3, [r4, #12]
 8006c12:	682a      	ldr	r2, [r5, #0]
 8006c14:	1a9b      	subs	r3, r3, r2
 8006c16:	42bb      	cmp	r3, r7
 8006c18:	ddd2      	ble.n	8006bc0 <_printf_common+0x3c>
 8006c1a:	0022      	movs	r2, r4
 8006c1c:	2301      	movs	r3, #1
 8006c1e:	9901      	ldr	r1, [sp, #4]
 8006c20:	9800      	ldr	r0, [sp, #0]
 8006c22:	9e08      	ldr	r6, [sp, #32]
 8006c24:	3219      	adds	r2, #25
 8006c26:	47b0      	blx	r6
 8006c28:	1c43      	adds	r3, r0, #1
 8006c2a:	d1f0      	bne.n	8006c0e <_printf_common+0x8a>
 8006c2c:	2001      	movs	r0, #1
 8006c2e:	4240      	negs	r0, r0
 8006c30:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006c32:	2030      	movs	r0, #48	; 0x30
 8006c34:	18e1      	adds	r1, r4, r3
 8006c36:	3143      	adds	r1, #67	; 0x43
 8006c38:	7008      	strb	r0, [r1, #0]
 8006c3a:	0021      	movs	r1, r4
 8006c3c:	1c5a      	adds	r2, r3, #1
 8006c3e:	3145      	adds	r1, #69	; 0x45
 8006c40:	7809      	ldrb	r1, [r1, #0]
 8006c42:	18a2      	adds	r2, r4, r2
 8006c44:	3243      	adds	r2, #67	; 0x43
 8006c46:	3302      	adds	r3, #2
 8006c48:	7011      	strb	r1, [r2, #0]
 8006c4a:	e7c1      	b.n	8006bd0 <_printf_common+0x4c>
 8006c4c:	0022      	movs	r2, r4
 8006c4e:	2301      	movs	r3, #1
 8006c50:	9901      	ldr	r1, [sp, #4]
 8006c52:	9800      	ldr	r0, [sp, #0]
 8006c54:	9e08      	ldr	r6, [sp, #32]
 8006c56:	321a      	adds	r2, #26
 8006c58:	47b0      	blx	r6
 8006c5a:	1c43      	adds	r3, r0, #1
 8006c5c:	d0e6      	beq.n	8006c2c <_printf_common+0xa8>
 8006c5e:	3701      	adds	r7, #1
 8006c60:	e7d1      	b.n	8006c06 <_printf_common+0x82>
	...

08006c64 <_printf_i>:
 8006c64:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006c66:	b08b      	sub	sp, #44	; 0x2c
 8006c68:	9206      	str	r2, [sp, #24]
 8006c6a:	000a      	movs	r2, r1
 8006c6c:	3243      	adds	r2, #67	; 0x43
 8006c6e:	9307      	str	r3, [sp, #28]
 8006c70:	9005      	str	r0, [sp, #20]
 8006c72:	9204      	str	r2, [sp, #16]
 8006c74:	7e0a      	ldrb	r2, [r1, #24]
 8006c76:	000c      	movs	r4, r1
 8006c78:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006c7a:	2a78      	cmp	r2, #120	; 0x78
 8006c7c:	d806      	bhi.n	8006c8c <_printf_i+0x28>
 8006c7e:	2a62      	cmp	r2, #98	; 0x62
 8006c80:	d808      	bhi.n	8006c94 <_printf_i+0x30>
 8006c82:	2a00      	cmp	r2, #0
 8006c84:	d100      	bne.n	8006c88 <_printf_i+0x24>
 8006c86:	e0c0      	b.n	8006e0a <_printf_i+0x1a6>
 8006c88:	2a58      	cmp	r2, #88	; 0x58
 8006c8a:	d052      	beq.n	8006d32 <_printf_i+0xce>
 8006c8c:	0026      	movs	r6, r4
 8006c8e:	3642      	adds	r6, #66	; 0x42
 8006c90:	7032      	strb	r2, [r6, #0]
 8006c92:	e022      	b.n	8006cda <_printf_i+0x76>
 8006c94:	0010      	movs	r0, r2
 8006c96:	3863      	subs	r0, #99	; 0x63
 8006c98:	2815      	cmp	r0, #21
 8006c9a:	d8f7      	bhi.n	8006c8c <_printf_i+0x28>
 8006c9c:	f7f9 fa3c 	bl	8000118 <__gnu_thumb1_case_shi>
 8006ca0:	001f0016 	.word	0x001f0016
 8006ca4:	fff6fff6 	.word	0xfff6fff6
 8006ca8:	fff6fff6 	.word	0xfff6fff6
 8006cac:	fff6001f 	.word	0xfff6001f
 8006cb0:	fff6fff6 	.word	0xfff6fff6
 8006cb4:	00a8fff6 	.word	0x00a8fff6
 8006cb8:	009a0036 	.word	0x009a0036
 8006cbc:	fff6fff6 	.word	0xfff6fff6
 8006cc0:	fff600b9 	.word	0xfff600b9
 8006cc4:	fff60036 	.word	0xfff60036
 8006cc8:	009efff6 	.word	0x009efff6
 8006ccc:	0026      	movs	r6, r4
 8006cce:	681a      	ldr	r2, [r3, #0]
 8006cd0:	3642      	adds	r6, #66	; 0x42
 8006cd2:	1d11      	adds	r1, r2, #4
 8006cd4:	6019      	str	r1, [r3, #0]
 8006cd6:	6813      	ldr	r3, [r2, #0]
 8006cd8:	7033      	strb	r3, [r6, #0]
 8006cda:	2301      	movs	r3, #1
 8006cdc:	e0a7      	b.n	8006e2e <_printf_i+0x1ca>
 8006cde:	6808      	ldr	r0, [r1, #0]
 8006ce0:	6819      	ldr	r1, [r3, #0]
 8006ce2:	1d0a      	adds	r2, r1, #4
 8006ce4:	0605      	lsls	r5, r0, #24
 8006ce6:	d50b      	bpl.n	8006d00 <_printf_i+0x9c>
 8006ce8:	680d      	ldr	r5, [r1, #0]
 8006cea:	601a      	str	r2, [r3, #0]
 8006cec:	2d00      	cmp	r5, #0
 8006cee:	da03      	bge.n	8006cf8 <_printf_i+0x94>
 8006cf0:	232d      	movs	r3, #45	; 0x2d
 8006cf2:	9a04      	ldr	r2, [sp, #16]
 8006cf4:	426d      	negs	r5, r5
 8006cf6:	7013      	strb	r3, [r2, #0]
 8006cf8:	4b61      	ldr	r3, [pc, #388]	; (8006e80 <_printf_i+0x21c>)
 8006cfa:	270a      	movs	r7, #10
 8006cfc:	9303      	str	r3, [sp, #12]
 8006cfe:	e032      	b.n	8006d66 <_printf_i+0x102>
 8006d00:	680d      	ldr	r5, [r1, #0]
 8006d02:	601a      	str	r2, [r3, #0]
 8006d04:	0641      	lsls	r1, r0, #25
 8006d06:	d5f1      	bpl.n	8006cec <_printf_i+0x88>
 8006d08:	b22d      	sxth	r5, r5
 8006d0a:	e7ef      	b.n	8006cec <_printf_i+0x88>
 8006d0c:	680d      	ldr	r5, [r1, #0]
 8006d0e:	6819      	ldr	r1, [r3, #0]
 8006d10:	1d08      	adds	r0, r1, #4
 8006d12:	6018      	str	r0, [r3, #0]
 8006d14:	062e      	lsls	r6, r5, #24
 8006d16:	d501      	bpl.n	8006d1c <_printf_i+0xb8>
 8006d18:	680d      	ldr	r5, [r1, #0]
 8006d1a:	e003      	b.n	8006d24 <_printf_i+0xc0>
 8006d1c:	066d      	lsls	r5, r5, #25
 8006d1e:	d5fb      	bpl.n	8006d18 <_printf_i+0xb4>
 8006d20:	680d      	ldr	r5, [r1, #0]
 8006d22:	b2ad      	uxth	r5, r5
 8006d24:	4b56      	ldr	r3, [pc, #344]	; (8006e80 <_printf_i+0x21c>)
 8006d26:	270a      	movs	r7, #10
 8006d28:	9303      	str	r3, [sp, #12]
 8006d2a:	2a6f      	cmp	r2, #111	; 0x6f
 8006d2c:	d117      	bne.n	8006d5e <_printf_i+0xfa>
 8006d2e:	2708      	movs	r7, #8
 8006d30:	e015      	b.n	8006d5e <_printf_i+0xfa>
 8006d32:	3145      	adds	r1, #69	; 0x45
 8006d34:	700a      	strb	r2, [r1, #0]
 8006d36:	4a52      	ldr	r2, [pc, #328]	; (8006e80 <_printf_i+0x21c>)
 8006d38:	9203      	str	r2, [sp, #12]
 8006d3a:	681a      	ldr	r2, [r3, #0]
 8006d3c:	6821      	ldr	r1, [r4, #0]
 8006d3e:	ca20      	ldmia	r2!, {r5}
 8006d40:	601a      	str	r2, [r3, #0]
 8006d42:	0608      	lsls	r0, r1, #24
 8006d44:	d550      	bpl.n	8006de8 <_printf_i+0x184>
 8006d46:	07cb      	lsls	r3, r1, #31
 8006d48:	d502      	bpl.n	8006d50 <_printf_i+0xec>
 8006d4a:	2320      	movs	r3, #32
 8006d4c:	4319      	orrs	r1, r3
 8006d4e:	6021      	str	r1, [r4, #0]
 8006d50:	2710      	movs	r7, #16
 8006d52:	2d00      	cmp	r5, #0
 8006d54:	d103      	bne.n	8006d5e <_printf_i+0xfa>
 8006d56:	2320      	movs	r3, #32
 8006d58:	6822      	ldr	r2, [r4, #0]
 8006d5a:	439a      	bics	r2, r3
 8006d5c:	6022      	str	r2, [r4, #0]
 8006d5e:	0023      	movs	r3, r4
 8006d60:	2200      	movs	r2, #0
 8006d62:	3343      	adds	r3, #67	; 0x43
 8006d64:	701a      	strb	r2, [r3, #0]
 8006d66:	6863      	ldr	r3, [r4, #4]
 8006d68:	60a3      	str	r3, [r4, #8]
 8006d6a:	2b00      	cmp	r3, #0
 8006d6c:	db03      	blt.n	8006d76 <_printf_i+0x112>
 8006d6e:	2204      	movs	r2, #4
 8006d70:	6821      	ldr	r1, [r4, #0]
 8006d72:	4391      	bics	r1, r2
 8006d74:	6021      	str	r1, [r4, #0]
 8006d76:	2d00      	cmp	r5, #0
 8006d78:	d102      	bne.n	8006d80 <_printf_i+0x11c>
 8006d7a:	9e04      	ldr	r6, [sp, #16]
 8006d7c:	2b00      	cmp	r3, #0
 8006d7e:	d00c      	beq.n	8006d9a <_printf_i+0x136>
 8006d80:	9e04      	ldr	r6, [sp, #16]
 8006d82:	0028      	movs	r0, r5
 8006d84:	0039      	movs	r1, r7
 8006d86:	f7f9 fa57 	bl	8000238 <__aeabi_uidivmod>
 8006d8a:	9b03      	ldr	r3, [sp, #12]
 8006d8c:	3e01      	subs	r6, #1
 8006d8e:	5c5b      	ldrb	r3, [r3, r1]
 8006d90:	7033      	strb	r3, [r6, #0]
 8006d92:	002b      	movs	r3, r5
 8006d94:	0005      	movs	r5, r0
 8006d96:	429f      	cmp	r7, r3
 8006d98:	d9f3      	bls.n	8006d82 <_printf_i+0x11e>
 8006d9a:	2f08      	cmp	r7, #8
 8006d9c:	d109      	bne.n	8006db2 <_printf_i+0x14e>
 8006d9e:	6823      	ldr	r3, [r4, #0]
 8006da0:	07db      	lsls	r3, r3, #31
 8006da2:	d506      	bpl.n	8006db2 <_printf_i+0x14e>
 8006da4:	6863      	ldr	r3, [r4, #4]
 8006da6:	6922      	ldr	r2, [r4, #16]
 8006da8:	4293      	cmp	r3, r2
 8006daa:	dc02      	bgt.n	8006db2 <_printf_i+0x14e>
 8006dac:	2330      	movs	r3, #48	; 0x30
 8006dae:	3e01      	subs	r6, #1
 8006db0:	7033      	strb	r3, [r6, #0]
 8006db2:	9b04      	ldr	r3, [sp, #16]
 8006db4:	1b9b      	subs	r3, r3, r6
 8006db6:	6123      	str	r3, [r4, #16]
 8006db8:	9b07      	ldr	r3, [sp, #28]
 8006dba:	0021      	movs	r1, r4
 8006dbc:	9300      	str	r3, [sp, #0]
 8006dbe:	9805      	ldr	r0, [sp, #20]
 8006dc0:	9b06      	ldr	r3, [sp, #24]
 8006dc2:	aa09      	add	r2, sp, #36	; 0x24
 8006dc4:	f7ff fede 	bl	8006b84 <_printf_common>
 8006dc8:	1c43      	adds	r3, r0, #1
 8006dca:	d135      	bne.n	8006e38 <_printf_i+0x1d4>
 8006dcc:	2001      	movs	r0, #1
 8006dce:	4240      	negs	r0, r0
 8006dd0:	b00b      	add	sp, #44	; 0x2c
 8006dd2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006dd4:	2220      	movs	r2, #32
 8006dd6:	6809      	ldr	r1, [r1, #0]
 8006dd8:	430a      	orrs	r2, r1
 8006dda:	6022      	str	r2, [r4, #0]
 8006ddc:	0022      	movs	r2, r4
 8006dde:	2178      	movs	r1, #120	; 0x78
 8006de0:	3245      	adds	r2, #69	; 0x45
 8006de2:	7011      	strb	r1, [r2, #0]
 8006de4:	4a27      	ldr	r2, [pc, #156]	; (8006e84 <_printf_i+0x220>)
 8006de6:	e7a7      	b.n	8006d38 <_printf_i+0xd4>
 8006de8:	0648      	lsls	r0, r1, #25
 8006dea:	d5ac      	bpl.n	8006d46 <_printf_i+0xe2>
 8006dec:	b2ad      	uxth	r5, r5
 8006dee:	e7aa      	b.n	8006d46 <_printf_i+0xe2>
 8006df0:	681a      	ldr	r2, [r3, #0]
 8006df2:	680d      	ldr	r5, [r1, #0]
 8006df4:	1d10      	adds	r0, r2, #4
 8006df6:	6949      	ldr	r1, [r1, #20]
 8006df8:	6018      	str	r0, [r3, #0]
 8006dfa:	6813      	ldr	r3, [r2, #0]
 8006dfc:	062e      	lsls	r6, r5, #24
 8006dfe:	d501      	bpl.n	8006e04 <_printf_i+0x1a0>
 8006e00:	6019      	str	r1, [r3, #0]
 8006e02:	e002      	b.n	8006e0a <_printf_i+0x1a6>
 8006e04:	066d      	lsls	r5, r5, #25
 8006e06:	d5fb      	bpl.n	8006e00 <_printf_i+0x19c>
 8006e08:	8019      	strh	r1, [r3, #0]
 8006e0a:	2300      	movs	r3, #0
 8006e0c:	9e04      	ldr	r6, [sp, #16]
 8006e0e:	6123      	str	r3, [r4, #16]
 8006e10:	e7d2      	b.n	8006db8 <_printf_i+0x154>
 8006e12:	681a      	ldr	r2, [r3, #0]
 8006e14:	1d11      	adds	r1, r2, #4
 8006e16:	6019      	str	r1, [r3, #0]
 8006e18:	6816      	ldr	r6, [r2, #0]
 8006e1a:	2100      	movs	r1, #0
 8006e1c:	0030      	movs	r0, r6
 8006e1e:	6862      	ldr	r2, [r4, #4]
 8006e20:	f000 f832 	bl	8006e88 <memchr>
 8006e24:	2800      	cmp	r0, #0
 8006e26:	d001      	beq.n	8006e2c <_printf_i+0x1c8>
 8006e28:	1b80      	subs	r0, r0, r6
 8006e2a:	6060      	str	r0, [r4, #4]
 8006e2c:	6863      	ldr	r3, [r4, #4]
 8006e2e:	6123      	str	r3, [r4, #16]
 8006e30:	2300      	movs	r3, #0
 8006e32:	9a04      	ldr	r2, [sp, #16]
 8006e34:	7013      	strb	r3, [r2, #0]
 8006e36:	e7bf      	b.n	8006db8 <_printf_i+0x154>
 8006e38:	6923      	ldr	r3, [r4, #16]
 8006e3a:	0032      	movs	r2, r6
 8006e3c:	9906      	ldr	r1, [sp, #24]
 8006e3e:	9805      	ldr	r0, [sp, #20]
 8006e40:	9d07      	ldr	r5, [sp, #28]
 8006e42:	47a8      	blx	r5
 8006e44:	1c43      	adds	r3, r0, #1
 8006e46:	d0c1      	beq.n	8006dcc <_printf_i+0x168>
 8006e48:	6823      	ldr	r3, [r4, #0]
 8006e4a:	079b      	lsls	r3, r3, #30
 8006e4c:	d415      	bmi.n	8006e7a <_printf_i+0x216>
 8006e4e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006e50:	68e0      	ldr	r0, [r4, #12]
 8006e52:	4298      	cmp	r0, r3
 8006e54:	dabc      	bge.n	8006dd0 <_printf_i+0x16c>
 8006e56:	0018      	movs	r0, r3
 8006e58:	e7ba      	b.n	8006dd0 <_printf_i+0x16c>
 8006e5a:	0022      	movs	r2, r4
 8006e5c:	2301      	movs	r3, #1
 8006e5e:	9906      	ldr	r1, [sp, #24]
 8006e60:	9805      	ldr	r0, [sp, #20]
 8006e62:	9e07      	ldr	r6, [sp, #28]
 8006e64:	3219      	adds	r2, #25
 8006e66:	47b0      	blx	r6
 8006e68:	1c43      	adds	r3, r0, #1
 8006e6a:	d0af      	beq.n	8006dcc <_printf_i+0x168>
 8006e6c:	3501      	adds	r5, #1
 8006e6e:	68e3      	ldr	r3, [r4, #12]
 8006e70:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006e72:	1a9b      	subs	r3, r3, r2
 8006e74:	42ab      	cmp	r3, r5
 8006e76:	dcf0      	bgt.n	8006e5a <_printf_i+0x1f6>
 8006e78:	e7e9      	b.n	8006e4e <_printf_i+0x1ea>
 8006e7a:	2500      	movs	r5, #0
 8006e7c:	e7f7      	b.n	8006e6e <_printf_i+0x20a>
 8006e7e:	46c0      	nop			; (mov r8, r8)
 8006e80:	080072e9 	.word	0x080072e9
 8006e84:	080072fa 	.word	0x080072fa

08006e88 <memchr>:
 8006e88:	b2c9      	uxtb	r1, r1
 8006e8a:	1882      	adds	r2, r0, r2
 8006e8c:	4290      	cmp	r0, r2
 8006e8e:	d101      	bne.n	8006e94 <memchr+0xc>
 8006e90:	2000      	movs	r0, #0
 8006e92:	4770      	bx	lr
 8006e94:	7803      	ldrb	r3, [r0, #0]
 8006e96:	428b      	cmp	r3, r1
 8006e98:	d0fb      	beq.n	8006e92 <memchr+0xa>
 8006e9a:	3001      	adds	r0, #1
 8006e9c:	e7f6      	b.n	8006e8c <memchr+0x4>

08006e9e <memmove>:
 8006e9e:	b510      	push	{r4, lr}
 8006ea0:	4288      	cmp	r0, r1
 8006ea2:	d902      	bls.n	8006eaa <memmove+0xc>
 8006ea4:	188b      	adds	r3, r1, r2
 8006ea6:	4298      	cmp	r0, r3
 8006ea8:	d303      	bcc.n	8006eb2 <memmove+0x14>
 8006eaa:	2300      	movs	r3, #0
 8006eac:	e007      	b.n	8006ebe <memmove+0x20>
 8006eae:	5c8b      	ldrb	r3, [r1, r2]
 8006eb0:	5483      	strb	r3, [r0, r2]
 8006eb2:	3a01      	subs	r2, #1
 8006eb4:	d2fb      	bcs.n	8006eae <memmove+0x10>
 8006eb6:	bd10      	pop	{r4, pc}
 8006eb8:	5ccc      	ldrb	r4, [r1, r3]
 8006eba:	54c4      	strb	r4, [r0, r3]
 8006ebc:	3301      	adds	r3, #1
 8006ebe:	429a      	cmp	r2, r3
 8006ec0:	d1fa      	bne.n	8006eb8 <memmove+0x1a>
 8006ec2:	e7f8      	b.n	8006eb6 <memmove+0x18>

08006ec4 <_free_r>:
 8006ec4:	b570      	push	{r4, r5, r6, lr}
 8006ec6:	0005      	movs	r5, r0
 8006ec8:	2900      	cmp	r1, #0
 8006eca:	d010      	beq.n	8006eee <_free_r+0x2a>
 8006ecc:	1f0c      	subs	r4, r1, #4
 8006ece:	6823      	ldr	r3, [r4, #0]
 8006ed0:	2b00      	cmp	r3, #0
 8006ed2:	da00      	bge.n	8006ed6 <_free_r+0x12>
 8006ed4:	18e4      	adds	r4, r4, r3
 8006ed6:	0028      	movs	r0, r5
 8006ed8:	f000 f8d4 	bl	8007084 <__malloc_lock>
 8006edc:	4a1d      	ldr	r2, [pc, #116]	; (8006f54 <_free_r+0x90>)
 8006ede:	6813      	ldr	r3, [r2, #0]
 8006ee0:	2b00      	cmp	r3, #0
 8006ee2:	d105      	bne.n	8006ef0 <_free_r+0x2c>
 8006ee4:	6063      	str	r3, [r4, #4]
 8006ee6:	6014      	str	r4, [r2, #0]
 8006ee8:	0028      	movs	r0, r5
 8006eea:	f000 f8d3 	bl	8007094 <__malloc_unlock>
 8006eee:	bd70      	pop	{r4, r5, r6, pc}
 8006ef0:	42a3      	cmp	r3, r4
 8006ef2:	d908      	bls.n	8006f06 <_free_r+0x42>
 8006ef4:	6821      	ldr	r1, [r4, #0]
 8006ef6:	1860      	adds	r0, r4, r1
 8006ef8:	4283      	cmp	r3, r0
 8006efa:	d1f3      	bne.n	8006ee4 <_free_r+0x20>
 8006efc:	6818      	ldr	r0, [r3, #0]
 8006efe:	685b      	ldr	r3, [r3, #4]
 8006f00:	1841      	adds	r1, r0, r1
 8006f02:	6021      	str	r1, [r4, #0]
 8006f04:	e7ee      	b.n	8006ee4 <_free_r+0x20>
 8006f06:	001a      	movs	r2, r3
 8006f08:	685b      	ldr	r3, [r3, #4]
 8006f0a:	2b00      	cmp	r3, #0
 8006f0c:	d001      	beq.n	8006f12 <_free_r+0x4e>
 8006f0e:	42a3      	cmp	r3, r4
 8006f10:	d9f9      	bls.n	8006f06 <_free_r+0x42>
 8006f12:	6811      	ldr	r1, [r2, #0]
 8006f14:	1850      	adds	r0, r2, r1
 8006f16:	42a0      	cmp	r0, r4
 8006f18:	d10b      	bne.n	8006f32 <_free_r+0x6e>
 8006f1a:	6820      	ldr	r0, [r4, #0]
 8006f1c:	1809      	adds	r1, r1, r0
 8006f1e:	1850      	adds	r0, r2, r1
 8006f20:	6011      	str	r1, [r2, #0]
 8006f22:	4283      	cmp	r3, r0
 8006f24:	d1e0      	bne.n	8006ee8 <_free_r+0x24>
 8006f26:	6818      	ldr	r0, [r3, #0]
 8006f28:	685b      	ldr	r3, [r3, #4]
 8006f2a:	1841      	adds	r1, r0, r1
 8006f2c:	6011      	str	r1, [r2, #0]
 8006f2e:	6053      	str	r3, [r2, #4]
 8006f30:	e7da      	b.n	8006ee8 <_free_r+0x24>
 8006f32:	42a0      	cmp	r0, r4
 8006f34:	d902      	bls.n	8006f3c <_free_r+0x78>
 8006f36:	230c      	movs	r3, #12
 8006f38:	602b      	str	r3, [r5, #0]
 8006f3a:	e7d5      	b.n	8006ee8 <_free_r+0x24>
 8006f3c:	6821      	ldr	r1, [r4, #0]
 8006f3e:	1860      	adds	r0, r4, r1
 8006f40:	4283      	cmp	r3, r0
 8006f42:	d103      	bne.n	8006f4c <_free_r+0x88>
 8006f44:	6818      	ldr	r0, [r3, #0]
 8006f46:	685b      	ldr	r3, [r3, #4]
 8006f48:	1841      	adds	r1, r0, r1
 8006f4a:	6021      	str	r1, [r4, #0]
 8006f4c:	6063      	str	r3, [r4, #4]
 8006f4e:	6054      	str	r4, [r2, #4]
 8006f50:	e7ca      	b.n	8006ee8 <_free_r+0x24>
 8006f52:	46c0      	nop			; (mov r8, r8)
 8006f54:	20000260 	.word	0x20000260

08006f58 <_malloc_r>:
 8006f58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006f5a:	2303      	movs	r3, #3
 8006f5c:	1ccd      	adds	r5, r1, #3
 8006f5e:	439d      	bics	r5, r3
 8006f60:	3508      	adds	r5, #8
 8006f62:	0006      	movs	r6, r0
 8006f64:	2d0c      	cmp	r5, #12
 8006f66:	d21f      	bcs.n	8006fa8 <_malloc_r+0x50>
 8006f68:	250c      	movs	r5, #12
 8006f6a:	42a9      	cmp	r1, r5
 8006f6c:	d81e      	bhi.n	8006fac <_malloc_r+0x54>
 8006f6e:	0030      	movs	r0, r6
 8006f70:	f000 f888 	bl	8007084 <__malloc_lock>
 8006f74:	4925      	ldr	r1, [pc, #148]	; (800700c <_malloc_r+0xb4>)
 8006f76:	680a      	ldr	r2, [r1, #0]
 8006f78:	0014      	movs	r4, r2
 8006f7a:	2c00      	cmp	r4, #0
 8006f7c:	d11a      	bne.n	8006fb4 <_malloc_r+0x5c>
 8006f7e:	4f24      	ldr	r7, [pc, #144]	; (8007010 <_malloc_r+0xb8>)
 8006f80:	683b      	ldr	r3, [r7, #0]
 8006f82:	2b00      	cmp	r3, #0
 8006f84:	d104      	bne.n	8006f90 <_malloc_r+0x38>
 8006f86:	0021      	movs	r1, r4
 8006f88:	0030      	movs	r0, r6
 8006f8a:	f000 f869 	bl	8007060 <_sbrk_r>
 8006f8e:	6038      	str	r0, [r7, #0]
 8006f90:	0029      	movs	r1, r5
 8006f92:	0030      	movs	r0, r6
 8006f94:	f000 f864 	bl	8007060 <_sbrk_r>
 8006f98:	1c43      	adds	r3, r0, #1
 8006f9a:	d12b      	bne.n	8006ff4 <_malloc_r+0x9c>
 8006f9c:	230c      	movs	r3, #12
 8006f9e:	0030      	movs	r0, r6
 8006fa0:	6033      	str	r3, [r6, #0]
 8006fa2:	f000 f877 	bl	8007094 <__malloc_unlock>
 8006fa6:	e003      	b.n	8006fb0 <_malloc_r+0x58>
 8006fa8:	2d00      	cmp	r5, #0
 8006faa:	dade      	bge.n	8006f6a <_malloc_r+0x12>
 8006fac:	230c      	movs	r3, #12
 8006fae:	6033      	str	r3, [r6, #0]
 8006fb0:	2000      	movs	r0, #0
 8006fb2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006fb4:	6823      	ldr	r3, [r4, #0]
 8006fb6:	1b5b      	subs	r3, r3, r5
 8006fb8:	d419      	bmi.n	8006fee <_malloc_r+0x96>
 8006fba:	2b0b      	cmp	r3, #11
 8006fbc:	d903      	bls.n	8006fc6 <_malloc_r+0x6e>
 8006fbe:	6023      	str	r3, [r4, #0]
 8006fc0:	18e4      	adds	r4, r4, r3
 8006fc2:	6025      	str	r5, [r4, #0]
 8006fc4:	e003      	b.n	8006fce <_malloc_r+0x76>
 8006fc6:	6863      	ldr	r3, [r4, #4]
 8006fc8:	42a2      	cmp	r2, r4
 8006fca:	d10e      	bne.n	8006fea <_malloc_r+0x92>
 8006fcc:	600b      	str	r3, [r1, #0]
 8006fce:	0030      	movs	r0, r6
 8006fd0:	f000 f860 	bl	8007094 <__malloc_unlock>
 8006fd4:	0020      	movs	r0, r4
 8006fd6:	2207      	movs	r2, #7
 8006fd8:	300b      	adds	r0, #11
 8006fda:	1d23      	adds	r3, r4, #4
 8006fdc:	4390      	bics	r0, r2
 8006fde:	1ac2      	subs	r2, r0, r3
 8006fe0:	4298      	cmp	r0, r3
 8006fe2:	d0e6      	beq.n	8006fb2 <_malloc_r+0x5a>
 8006fe4:	1a1b      	subs	r3, r3, r0
 8006fe6:	50a3      	str	r3, [r4, r2]
 8006fe8:	e7e3      	b.n	8006fb2 <_malloc_r+0x5a>
 8006fea:	6053      	str	r3, [r2, #4]
 8006fec:	e7ef      	b.n	8006fce <_malloc_r+0x76>
 8006fee:	0022      	movs	r2, r4
 8006ff0:	6864      	ldr	r4, [r4, #4]
 8006ff2:	e7c2      	b.n	8006f7a <_malloc_r+0x22>
 8006ff4:	2303      	movs	r3, #3
 8006ff6:	1cc4      	adds	r4, r0, #3
 8006ff8:	439c      	bics	r4, r3
 8006ffa:	42a0      	cmp	r0, r4
 8006ffc:	d0e1      	beq.n	8006fc2 <_malloc_r+0x6a>
 8006ffe:	1a21      	subs	r1, r4, r0
 8007000:	0030      	movs	r0, r6
 8007002:	f000 f82d 	bl	8007060 <_sbrk_r>
 8007006:	1c43      	adds	r3, r0, #1
 8007008:	d1db      	bne.n	8006fc2 <_malloc_r+0x6a>
 800700a:	e7c7      	b.n	8006f9c <_malloc_r+0x44>
 800700c:	20000260 	.word	0x20000260
 8007010:	20000264 	.word	0x20000264

08007014 <_realloc_r>:
 8007014:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007016:	0007      	movs	r7, r0
 8007018:	000d      	movs	r5, r1
 800701a:	0016      	movs	r6, r2
 800701c:	2900      	cmp	r1, #0
 800701e:	d105      	bne.n	800702c <_realloc_r+0x18>
 8007020:	0011      	movs	r1, r2
 8007022:	f7ff ff99 	bl	8006f58 <_malloc_r>
 8007026:	0004      	movs	r4, r0
 8007028:	0020      	movs	r0, r4
 800702a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800702c:	2a00      	cmp	r2, #0
 800702e:	d103      	bne.n	8007038 <_realloc_r+0x24>
 8007030:	f7ff ff48 	bl	8006ec4 <_free_r>
 8007034:	0034      	movs	r4, r6
 8007036:	e7f7      	b.n	8007028 <_realloc_r+0x14>
 8007038:	f000 f834 	bl	80070a4 <_malloc_usable_size_r>
 800703c:	002c      	movs	r4, r5
 800703e:	42b0      	cmp	r0, r6
 8007040:	d2f2      	bcs.n	8007028 <_realloc_r+0x14>
 8007042:	0031      	movs	r1, r6
 8007044:	0038      	movs	r0, r7
 8007046:	f7ff ff87 	bl	8006f58 <_malloc_r>
 800704a:	1e04      	subs	r4, r0, #0
 800704c:	d0ec      	beq.n	8007028 <_realloc_r+0x14>
 800704e:	0029      	movs	r1, r5
 8007050:	0032      	movs	r2, r6
 8007052:	f7ff fbed 	bl	8006830 <memcpy>
 8007056:	0029      	movs	r1, r5
 8007058:	0038      	movs	r0, r7
 800705a:	f7ff ff33 	bl	8006ec4 <_free_r>
 800705e:	e7e3      	b.n	8007028 <_realloc_r+0x14>

08007060 <_sbrk_r>:
 8007060:	2300      	movs	r3, #0
 8007062:	b570      	push	{r4, r5, r6, lr}
 8007064:	4d06      	ldr	r5, [pc, #24]	; (8007080 <_sbrk_r+0x20>)
 8007066:	0004      	movs	r4, r0
 8007068:	0008      	movs	r0, r1
 800706a:	602b      	str	r3, [r5, #0]
 800706c:	f7fb fdb0 	bl	8002bd0 <_sbrk>
 8007070:	1c43      	adds	r3, r0, #1
 8007072:	d103      	bne.n	800707c <_sbrk_r+0x1c>
 8007074:	682b      	ldr	r3, [r5, #0]
 8007076:	2b00      	cmp	r3, #0
 8007078:	d000      	beq.n	800707c <_sbrk_r+0x1c>
 800707a:	6023      	str	r3, [r4, #0]
 800707c:	bd70      	pop	{r4, r5, r6, pc}
 800707e:	46c0      	nop			; (mov r8, r8)
 8007080:	200004c8 	.word	0x200004c8

08007084 <__malloc_lock>:
 8007084:	b510      	push	{r4, lr}
 8007086:	4802      	ldr	r0, [pc, #8]	; (8007090 <__malloc_lock+0xc>)
 8007088:	f000 f814 	bl	80070b4 <__retarget_lock_acquire_recursive>
 800708c:	bd10      	pop	{r4, pc}
 800708e:	46c0      	nop			; (mov r8, r8)
 8007090:	200004d0 	.word	0x200004d0

08007094 <__malloc_unlock>:
 8007094:	b510      	push	{r4, lr}
 8007096:	4802      	ldr	r0, [pc, #8]	; (80070a0 <__malloc_unlock+0xc>)
 8007098:	f000 f80d 	bl	80070b6 <__retarget_lock_release_recursive>
 800709c:	bd10      	pop	{r4, pc}
 800709e:	46c0      	nop			; (mov r8, r8)
 80070a0:	200004d0 	.word	0x200004d0

080070a4 <_malloc_usable_size_r>:
 80070a4:	1f0b      	subs	r3, r1, #4
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	1f18      	subs	r0, r3, #4
 80070aa:	2b00      	cmp	r3, #0
 80070ac:	da01      	bge.n	80070b2 <_malloc_usable_size_r+0xe>
 80070ae:	580b      	ldr	r3, [r1, r0]
 80070b0:	18c0      	adds	r0, r0, r3
 80070b2:	4770      	bx	lr

080070b4 <__retarget_lock_acquire_recursive>:
 80070b4:	4770      	bx	lr

080070b6 <__retarget_lock_release_recursive>:
 80070b6:	4770      	bx	lr

080070b8 <_init>:
 80070b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80070ba:	46c0      	nop			; (mov r8, r8)
 80070bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80070be:	bc08      	pop	{r3}
 80070c0:	469e      	mov	lr, r3
 80070c2:	4770      	bx	lr

080070c4 <_fini>:
 80070c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80070c6:	46c0      	nop			; (mov r8, r8)
 80070c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80070ca:	bc08      	pop	{r3}
 80070cc:	469e      	mov	lr, r3
 80070ce:	4770      	bx	lr
