# HDL-Lab5-StackCalculator
The objective of this lab is to implement a stack calculator, get more familiar with block RAMs on an FPGA and understand memory interfacing, and understand how to model buses in Verilog.
