<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file rgbled_impl1.ncd.
Design name: RGBLED
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application trce from file 'xo2c4000.nph' in environment: D:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2</big></U></B>
Wed Oct 19 21:03:23 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o RGBLED_impl1.twr -gui RGBLED_impl1.ncd RGBLED_impl1.prf 
Design file:     rgbled_impl1.ncd
Preference file: rgbled_impl1.prf
Device,speed:    LCMXO2-4000HC,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>Default path enumeration(0 errors)</A></LI>            3 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_0_1' Target='right'>Default net enumeration(0 errors)</A></LI>            3 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: Default path enumeration
            3 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

Report:    8.693ns delay sw[0] to led[0]

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         M7.PAD to       M7.PADDI sw[0]
ROUTE         1     3.873       M7.PADDI to       M2.PADDO led_c_0_c
DOPAD_DEL   ---     3.448       M2.PADDO to         M2.PAD led[0]
                  --------
                    8.693   (55.4% logic, 44.6% route), 2 logic levels.

Report:    8.186ns delay sw[2] to led[2]

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         M9.PAD to       M9.PADDI sw[2]
ROUTE         1     3.366       M9.PADDI to       P2.PADDO led_c_2_c
DOPAD_DEL   ---     3.448       P2.PADDO to         P2.PAD led[2]
                  --------
                    8.186   (58.9% logic, 41.1% route), 2 logic levels.

Report:    8.156ns delay sw[1] to led[1]

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         M8.PAD to       M8.PADDI sw[1]
ROUTE         1     3.336       M8.PADDI to       N2.PADDO led_c_1_c
DOPAD_DEL   ---     3.448       N2.PADDO to         N2.PAD led[1]
                  --------
                    8.156   (59.1% logic, 40.9% route), 2 logic levels.

Report:    8.693ns is the maximum delay for this preference.


================================================================================
<A name="par_twr_pref_0_1"></A>Preference: Default net enumeration
            3 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

Report:    3.873ns maximum delay on led_c_0_c

           Delays             Connection(s)
           3.873ns         M7.PADDI to M2.PADDO        

Report:    3.366ns maximum delay on led_c_2_c

           Delays             Connection(s)
           3.366ns         M9.PADDI to P2.PADDO        

Report:    3.336ns maximum delay on led_c_1_c

           Delays             Connection(s)
           3.336ns         M8.PADDI to N2.PADDO        

Report:    3.873ns is the maximum delay for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
Default path enumeration                |     0.000 ns|     8.693 ns|   0  
                                        |             |             |
Default net enumeration                 |     0.000 ns|     3.873 ns|   0  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 0 clocks:


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 3 paths, 3 nets, and 3 connections (100.00% coverage)

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
