// Seed: 104725580
module module_0 (
    output uwire id_0,
    input wire id_1,
    output wand id_2,
    input supply0 id_3,
    input wire id_4,
    input tri0 id_5,
    output wand id_6,
    input wand id_7,
    output uwire id_8,
    output tri0 id_9,
    output wor id_10,
    input wand id_11,
    output uwire id_12,
    input supply1 id_13,
    input supply0 id_14,
    input wand id_15
);
endmodule
module module_1 (
    input  tri0  id_0,
    output uwire id_1
);
  wand id_3;
  assign id_3 = 1;
  assign id_1 = 1 && 1'd0;
  module_0(
      id_1, id_0, id_1, id_0, id_0, id_0, id_1, id_0, id_1, id_1, id_1, id_0, id_1, id_0, id_0, id_0
  );
endmodule
