design_1_fifo_generator_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_fifo_generator_0_0/sim/design_1_fifo_generator_0_0.v,
design_1_UART_RX_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_UART_RX_0_0/sim/design_1_UART_RX_0_0.vhd,
design_1_UART_FIFO_IO_cntl_pr_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_UART_FIFO_IO_cntl_pr_0_0/sim/design_1_UART_FIFO_IO_cntl_pr_0_0.vhd,
design_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/sim/design_1.vhd,
glbl.v,Verilog,xil_defaultlib,glbl.v
