

================================================================
== Vitis HLS Report for 'dataflow_in_loop_LOOP_S_OUTER'
================================================================
* Date:           Thu Jan 27 10:53:50 2022

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        Systolic_Array_PCNN_based
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 5.508 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |      176|      176| 1.760 us | 1.760 us |   60|   60| dataflow |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 7, States = { 1 2 3 4 5 6 7 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.45>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%wo_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %wo" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 8 'read' 'wo_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%ho_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %ho" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 9 'read' 'ho_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%so_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %so" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 10 'read' 'so_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%ro_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %ro" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 11 'read' 'ro_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%co_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %co" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 12 'read' 'co_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%ko_1_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %ko_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 13 'read' 'ko_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%param_read = read i1184 @_ssdm_op_Read.ap_auto.i1184, i1184 %param" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 14 'read' 'param_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%param_c12 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 15 'alloca' 'param_c12' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1120> <Depth = 2> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%so_c11 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 16 'alloca' 'so_c11' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%ro_c10 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 17 'alloca' 'ro_c10' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%co_c9 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 18 'alloca' 'co_c9' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%ko_1_c8 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 19 'alloca' 'ko_1_c8' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 3> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%param_c7 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 20 'alloca' 'param_c7' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1184> <Depth = 2> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%wo_c6 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 21 'alloca' 'wo_c6' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 4> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%wo_c = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 22 'alloca' 'wo_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%ho_c5 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 23 'alloca' 'ho_c5' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 4> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%ho_c = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 24 'alloca' 'ho_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%so_c4 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 25 'alloca' 'so_c4' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%so_c = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 26 'alloca' 'so_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%ro_c3 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 27 'alloca' 'ro_c3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%ro_c = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 28 'alloca' 'ro_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%co_c2 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 29 'alloca' 'co_c2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%co_c = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 30 'alloca' 'co_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%ko_1_c = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 31 'alloca' 'ko_1_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%param_c1 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 32 'alloca' 'param_c1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1120> <Depth = 2> <FIFO>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%param_c = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 33 'alloca' 'param_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1184> <Depth = 2> <FIFO>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%data_l1_0 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:379]   --->   Operation 34 'alloca' 'data_l1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%data_l1_1 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:379]   --->   Operation 35 'alloca' 'data_l1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%data_l1_2 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:379]   --->   Operation 36 'alloca' 'data_l1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%data_l1_3 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:379]   --->   Operation 37 'alloca' 'data_l1_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%output_l1_0 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:380]   --->   Operation 38 'alloca' 'output_l1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%output_l1_1 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:380]   --->   Operation 39 'alloca' 'output_l1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%output_l1_2 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:380]   --->   Operation 40 'alloca' 'output_l1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%output_l1_3 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:380]   --->   Operation 41 'alloca' 'output_l1_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (1.45ns)   --->   "%call_ln394 = call void @dataflow_in_loop_LOOP_S_OUTER.entry28, i1184 %param_read, i12 %ko_1_read, i32 %co_read, i32 %ro_read, i32 %so_read, i11 %ho_read, i11 %wo_read, i1184 %param_c, i1120 %param_c1, i12 %ko_1_c, i32 %co_c, i11 %co_c2, i32 %ro_c, i11 %ro_c3, i32 %so_c, i11 %so_c4, i11 %ho_c, i11 %ho_c5, i11 %wo_c, i11 %wo_c6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 42 'call' 'call_ln394' <Predicate = true> <Delay = 1.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 43 [2/2] (0.00ns)   --->   "%call_ret = call i128 @runWeight2Reg, i1184 %param_c, i12 %ko_1_c, i32 %co_c, i32 %ro_c, i32 %so_c, i8 %weight_l2_0, i8 %weight_l2_1, i8 %weight_l2_2, i8 %weight_l2_3, i1184 %param_c7, i11 %ko_1_c8, i32 %co_c9, i32 %ro_c10, i32 %so_c11, void %call_ln394, void %call_ln394" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388]   --->   Operation 43 'call' 'call_ret' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 44 [2/2] (0.00ns)   --->   "%call_ln389 = call void @runDataL2toL1, i8 %data_l1_0, i8 %data_l1_1, i8 %data_l1_2, i8 %data_l1_3, i1120 %param_c1, i11 %co_c2, i11 %ho_c, i11 %wo_c, i11 %ro_c3, i11 %so_c4, i8 %data_l2_0, i8 %data_l2_1, i8 %data_l2_2, i8 %data_l2_3, void %call_ln394" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:389]   --->   Operation 44 'call' 'call_ln389' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 45 [1/2] (0.00ns)   --->   "%call_ret = call i128 @runWeight2Reg, i1184 %param_c, i12 %ko_1_c, i32 %co_c, i32 %ro_c, i32 %so_c, i8 %weight_l2_0, i8 %weight_l2_1, i8 %weight_l2_2, i8 %weight_l2_3, i1184 %param_c7, i11 %ko_1_c8, i32 %co_c9, i32 %ro_c10, i32 %so_c11, void %call_ln394, void %call_ln394" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388]   --->   Operation 45 'call' 'call_ret' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%weight_regfile_0_0 = extractvalue i128 %call_ret" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388]   --->   Operation 46 'extractvalue' 'weight_regfile_0_0' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%weight_regfile_0_1 = extractvalue i128 %call_ret" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388]   --->   Operation 47 'extractvalue' 'weight_regfile_0_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%weight_regfile_0_2 = extractvalue i128 %call_ret" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388]   --->   Operation 48 'extractvalue' 'weight_regfile_0_2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%weight_regfile_0_3 = extractvalue i128 %call_ret" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388]   --->   Operation 49 'extractvalue' 'weight_regfile_0_3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%weight_regfile_1_0 = extractvalue i128 %call_ret" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388]   --->   Operation 50 'extractvalue' 'weight_regfile_1_0' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%weight_regfile_1_1 = extractvalue i128 %call_ret" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388]   --->   Operation 51 'extractvalue' 'weight_regfile_1_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%weight_regfile_1_2 = extractvalue i128 %call_ret" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388]   --->   Operation 52 'extractvalue' 'weight_regfile_1_2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%weight_regfile_1_3 = extractvalue i128 %call_ret" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388]   --->   Operation 53 'extractvalue' 'weight_regfile_1_3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%weight_regfile_2_0 = extractvalue i128 %call_ret" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388]   --->   Operation 54 'extractvalue' 'weight_regfile_2_0' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%weight_regfile_2_1 = extractvalue i128 %call_ret" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388]   --->   Operation 55 'extractvalue' 'weight_regfile_2_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%weight_regfile_2_2 = extractvalue i128 %call_ret" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388]   --->   Operation 56 'extractvalue' 'weight_regfile_2_2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%weight_regfile_2_3 = extractvalue i128 %call_ret" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388]   --->   Operation 57 'extractvalue' 'weight_regfile_2_3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%weight_regfile_3_0 = extractvalue i128 %call_ret" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388]   --->   Operation 58 'extractvalue' 'weight_regfile_3_0' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%weight_regfile_3_1 = extractvalue i128 %call_ret" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388]   --->   Operation 59 'extractvalue' 'weight_regfile_3_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%weight_regfile_3_2 = extractvalue i128 %call_ret" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388]   --->   Operation 60 'extractvalue' 'weight_regfile_3_2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%weight_regfile_3_3 = extractvalue i128 %call_ret" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388]   --->   Operation 61 'extractvalue' 'weight_regfile_3_3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_3 : Operation 62 [1/2] (0.00ns)   --->   "%call_ln389 = call void @runDataL2toL1, i8 %data_l1_0, i8 %data_l1_1, i8 %data_l1_2, i8 %data_l1_3, i1120 %param_c1, i11 %co_c2, i11 %ho_c, i11 %wo_c, i11 %ro_c3, i11 %so_c4, i8 %data_l2_0, i8 %data_l2_1, i8 %data_l2_2, i8 %data_l2_3, void %call_ln394" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:389]   --->   Operation 62 'call' 'call_ln389' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 63 [2/2] (0.00ns)   --->   "%call_ln390 = call void @runSysArr, i8 %weight_regfile_0_0, i8 %weight_regfile_0_1, i8 %weight_regfile_0_2, i8 %weight_regfile_0_3, i8 %weight_regfile_1_0, i8 %weight_regfile_1_1, i8 %weight_regfile_1_2, i8 %weight_regfile_1_3, i8 %weight_regfile_2_0, i8 %weight_regfile_2_1, i8 %weight_regfile_2_2, i8 %weight_regfile_2_3, i8 %weight_regfile_3_0, i8 %weight_regfile_3_1, i8 %weight_regfile_3_2, i8 %weight_regfile_3_3, i8 %data_l1_0, i8 %data_l1_1, i8 %data_l1_2, i8 %data_l1_3, i32 %output_l1_0, i32 %output_l1_1, i32 %output_l1_2, i32 %output_l1_3, i1184 %param_c7, i1120 %param_c12, void %call_ln389, i128 %call_ret, i128 %call_ret, i128 %call_ret" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390]   --->   Operation 63 'call' 'call_ln390' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 64 [1/2] (0.00ns)   --->   "%call_ln390 = call void @runSysArr, i8 %weight_regfile_0_0, i8 %weight_regfile_0_1, i8 %weight_regfile_0_2, i8 %weight_regfile_0_3, i8 %weight_regfile_1_0, i8 %weight_regfile_1_1, i8 %weight_regfile_1_2, i8 %weight_regfile_1_3, i8 %weight_regfile_2_0, i8 %weight_regfile_2_1, i8 %weight_regfile_2_2, i8 %weight_regfile_2_3, i8 %weight_regfile_3_0, i8 %weight_regfile_3_1, i8 %weight_regfile_3_2, i8 %weight_regfile_3_3, i8 %data_l1_0, i8 %data_l1_1, i8 %data_l1_2, i8 %data_l1_3, i32 %output_l1_0, i32 %output_l1_1, i32 %output_l1_2, i32 %output_l1_3, i1184 %param_c7, i1120 %param_c12, void %call_ln389, i128 %call_ret, i128 %call_ret, i128 %call_ret" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390]   --->   Operation 64 'call' 'call_ln390' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 65 [2/2] (0.00ns)   --->   "%call_ln394 = call void @runOutputL1toL2, i32 %output_l1_0, i32 %output_l1_1, i32 %output_l1_2, i32 %output_l1_3, i1120 %param_c12, i11 %ko_1_c8, i11 %ho_c5, i11 %wo_c6, i32 %ro_c10, i32 %co_c9, i32 %so_c11, i32 %output_l2_0, i32 %output_l2_1, i32 %output_l2_2, i32 %output_l2_3, i32 %output_l2_reduction_0, i32 %output_l2_reduction_1, i32 %output_l2_reduction_2, i32 %output_l2_reduction_3, void %call_ln390, void %call_ln390, void %call_ln390" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 65 'call' 'call_ln394' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln365 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32, i32, void @empty_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 66 'specdataflowpipeline' 'specdataflowpipeline_ln365' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @param_c_str, i32, void @p_str, void @p_str, i32, i32, i1184 %param_c, i1184 %param_c" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 67 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln394 = specinterface void @_ssdm_op_SpecInterface, i1184 %param_c, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 68 'specinterface' 'specinterface_ln394' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%empty_75 = specchannel i32 @_ssdm_op_SpecChannel, void @param_c1_str, i32, void @p_str, void @p_str, i32, i32, i1120 %param_c1, i1120 %param_c1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 69 'specchannel' 'empty_75' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln394 = specinterface void @_ssdm_op_SpecInterface, i1120 %param_c1, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 70 'specinterface' 'specinterface_ln394' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%empty_76 = specchannel i32 @_ssdm_op_SpecChannel, void @ko_OC_1_c_str, i32, void @p_str, void @p_str, i32, i32, i12 %ko_1_c, i12 %ko_1_c" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 71 'specchannel' 'empty_76' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln394 = specinterface void @_ssdm_op_SpecInterface, i12 %ko_1_c, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 72 'specinterface' 'specinterface_ln394' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%empty_77 = specchannel i32 @_ssdm_op_SpecChannel, void @co_c_str, i32, void @p_str, void @p_str, i32, i32, i32 %co_c, i32 %co_c" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 73 'specchannel' 'empty_77' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln394 = specinterface void @_ssdm_op_SpecInterface, i32 %co_c, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 74 'specinterface' 'specinterface_ln394' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%empty_78 = specchannel i32 @_ssdm_op_SpecChannel, void @co_c2_str, i32, void @p_str, void @p_str, i32, i32, i11 %co_c2, i11 %co_c2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 75 'specchannel' 'empty_78' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%specinterface_ln394 = specinterface void @_ssdm_op_SpecInterface, i11 %co_c2, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 76 'specinterface' 'specinterface_ln394' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%empty_79 = specchannel i32 @_ssdm_op_SpecChannel, void @ro_c_str, i32, void @p_str, void @p_str, i32, i32, i32 %ro_c, i32 %ro_c" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 77 'specchannel' 'empty_79' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln394 = specinterface void @_ssdm_op_SpecInterface, i32 %ro_c, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 78 'specinterface' 'specinterface_ln394' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%empty_80 = specchannel i32 @_ssdm_op_SpecChannel, void @ro_c3_str, i32, void @p_str, void @p_str, i32, i32, i11 %ro_c3, i11 %ro_c3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 79 'specchannel' 'empty_80' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%specinterface_ln394 = specinterface void @_ssdm_op_SpecInterface, i11 %ro_c3, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 80 'specinterface' 'specinterface_ln394' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%empty_81 = specchannel i32 @_ssdm_op_SpecChannel, void @so_c_str, i32, void @p_str, void @p_str, i32, i32, i32 %so_c, i32 %so_c" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 81 'specchannel' 'empty_81' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln394 = specinterface void @_ssdm_op_SpecInterface, i32 %so_c, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 82 'specinterface' 'specinterface_ln394' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%empty_82 = specchannel i32 @_ssdm_op_SpecChannel, void @so_c4_str, i32, void @p_str, void @p_str, i32, i32, i11 %so_c4, i11 %so_c4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 83 'specchannel' 'empty_82' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln394 = specinterface void @_ssdm_op_SpecInterface, i11 %so_c4, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 84 'specinterface' 'specinterface_ln394' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%empty_83 = specchannel i32 @_ssdm_op_SpecChannel, void @ho_c_str, i32, void @p_str, void @p_str, i32, i32, i11 %ho_c, i11 %ho_c" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 85 'specchannel' 'empty_83' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln394 = specinterface void @_ssdm_op_SpecInterface, i11 %ho_c, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 86 'specinterface' 'specinterface_ln394' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%empty_84 = specchannel i32 @_ssdm_op_SpecChannel, void @ho_c5_str, i32, void @p_str, void @p_str, i32, i32, i11 %ho_c5, i11 %ho_c5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 87 'specchannel' 'empty_84' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln394 = specinterface void @_ssdm_op_SpecInterface, i11 %ho_c5, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 88 'specinterface' 'specinterface_ln394' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%empty_85 = specchannel i32 @_ssdm_op_SpecChannel, void @wo_c_str, i32, void @p_str, void @p_str, i32, i32, i11 %wo_c, i11 %wo_c" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 89 'specchannel' 'empty_85' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln394 = specinterface void @_ssdm_op_SpecInterface, i11 %wo_c, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 90 'specinterface' 'specinterface_ln394' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%empty_86 = specchannel i32 @_ssdm_op_SpecChannel, void @wo_c6_str, i32, void @p_str, void @p_str, i32, i32, i11 %wo_c6, i11 %wo_c6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 91 'specchannel' 'empty_86' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%specinterface_ln394 = specinterface void @_ssdm_op_SpecInterface, i11 %wo_c6, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 92 'specinterface' 'specinterface_ln394' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%empty_87 = specchannel i32 @_ssdm_op_SpecChannel, void @param_c7_str, i32, void @p_str, void @p_str, i32, i32, i1184 %param_c7, i1184 %param_c7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 93 'specchannel' 'empty_87' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%specinterface_ln394 = specinterface void @_ssdm_op_SpecInterface, i1184 %param_c7, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 94 'specinterface' 'specinterface_ln394' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%empty_88 = specchannel i32 @_ssdm_op_SpecChannel, void @ko_OC_1_c8_str, i32, void @p_str, void @p_str, i32, i32, i11 %ko_1_c8, i11 %ko_1_c8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 95 'specchannel' 'empty_88' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%specinterface_ln394 = specinterface void @_ssdm_op_SpecInterface, i11 %ko_1_c8, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 96 'specinterface' 'specinterface_ln394' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%empty_89 = specchannel i32 @_ssdm_op_SpecChannel, void @co_c9_str, i32, void @p_str, void @p_str, i32, i32, i32 %co_c9, i32 %co_c9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 97 'specchannel' 'empty_89' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%specinterface_ln394 = specinterface void @_ssdm_op_SpecInterface, i32 %co_c9, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 98 'specinterface' 'specinterface_ln394' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%empty_90 = specchannel i32 @_ssdm_op_SpecChannel, void @ro_c10_str, i32, void @p_str, void @p_str, i32, i32, i32 %ro_c10, i32 %ro_c10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 99 'specchannel' 'empty_90' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%specinterface_ln394 = specinterface void @_ssdm_op_SpecInterface, i32 %ro_c10, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 100 'specinterface' 'specinterface_ln394' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%empty_91 = specchannel i32 @_ssdm_op_SpecChannel, void @so_c11_str, i32, void @p_str, void @p_str, i32, i32, i32 %so_c11, i32 %so_c11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 101 'specchannel' 'empty_91' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%specinterface_ln394 = specinterface void @_ssdm_op_SpecInterface, i32 %so_c11, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 102 'specinterface' 'specinterface_ln394' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%empty_92 = specchannel i32 @_ssdm_op_SpecChannel, void @param_c12_str, i32, void @p_str, void @p_str, i32, i32, i1120 %param_c12, i1120 %param_c12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 103 'specchannel' 'empty_92' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%specinterface_ln394 = specinterface void @_ssdm_op_SpecInterface, i1120 %param_c12, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 104 'specinterface' 'specinterface_ln394' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 105 [1/2] (0.00ns)   --->   "%call_ln394 = call void @runOutputL1toL2, i32 %output_l1_0, i32 %output_l1_1, i32 %output_l1_2, i32 %output_l1_3, i1120 %param_c12, i11 %ko_1_c8, i11 %ho_c5, i11 %wo_c6, i32 %ro_c10, i32 %co_c9, i32 %so_c11, i32 %output_l2_0, i32 %output_l2_1, i32 %output_l2_2, i32 %output_l2_3, i32 %output_l2_reduction_0, i32 %output_l2_reduction_1, i32 %output_l2_reduction_2, i32 %output_l2_reduction_3, void %call_ln390, void %call_ln390, void %call_ln390" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 105 'call' 'call_ln394' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%ret_ln365 = ret" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 106 'ret' 'ret_ln365' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.46ns
The critical path consists of the following:
	wire read on port 'wo' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394) [25]  (0 ns)
	'call' operation ('call_ln394', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394) to 'dataflow_in_loop_LOOP_S_OUTER.entry28' [86]  (1.46 ns)

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
