{"Source Block": ["oh/elink/hdl/erx_cfg.v@73:83@HdlIdDef", "   reg [31:0] \tmi_dout;\n\n   \n   //wires\n   wire \tecfg_read;\n   wire \tecfg_write;\n   wire \trx_cffg_write;\n   wire  \trx_offset_write;\n   wire  \trx_idelay0_write;\n   wire  \trx_idelay1_write;\n   wire         rx_testdata_write;\n"], "Clone Blocks": [["oh/elink/hdl/erx_cfg.v@78:88", "   wire \tecfg_write;\n   wire \trx_cffg_write;\n   wire  \trx_offset_write;\n   wire  \trx_idelay0_write;\n   wire  \trx_idelay1_write;\n   wire         rx_testdata_write;\n   wire \trx_status_write;\n   \n   /*****************************/\n   /*ADDRESS DECODE LOGIC       */\n   /*****************************/\n"], ["oh/elink/hdl/erx_cfg.v@77:87", "   wire \tecfg_read;\n   wire \tecfg_write;\n   wire \trx_cffg_write;\n   wire  \trx_offset_write;\n   wire  \trx_idelay0_write;\n   wire  \trx_idelay1_write;\n   wire         rx_testdata_write;\n   wire \trx_status_write;\n   \n   /*****************************/\n   /*ADDRESS DECODE LOGIC       */\n"], ["oh/elink/hdl/erx_cfg.v@76:86", "   //wires\n   wire \tecfg_read;\n   wire \tecfg_write;\n   wire \trx_cffg_write;\n   wire  \trx_offset_write;\n   wire  \trx_idelay0_write;\n   wire  \trx_idelay1_write;\n   wire         rx_testdata_write;\n   wire \trx_status_write;\n   \n   /*****************************/\n"], ["oh/elink/hdl/erx_cfg.v@72:82", "   reg \t\tload_taps;   \n   reg [31:0] \tmi_dout;\n\n   \n   //wires\n   wire \tecfg_read;\n   wire \tecfg_write;\n   wire \trx_cffg_write;\n   wire  \trx_offset_write;\n   wire  \trx_idelay0_write;\n   wire  \trx_idelay1_write;\n"], ["oh/elink/hdl/erx_cfg.v@75:85", "   \n   //wires\n   wire \tecfg_read;\n   wire \tecfg_write;\n   wire \trx_cffg_write;\n   wire  \trx_offset_write;\n   wire  \trx_idelay0_write;\n   wire  \trx_idelay1_write;\n   wire         rx_testdata_write;\n   wire \trx_status_write;\n   \n"], ["oh/elink/hdl/erx_cfg.v@74:84", "\n   \n   //wires\n   wire \tecfg_read;\n   wire \tecfg_write;\n   wire \trx_cffg_write;\n   wire  \trx_offset_write;\n   wire  \trx_idelay0_write;\n   wire  \trx_idelay1_write;\n   wire         rx_testdata_write;\n   wire \trx_status_write;\n"]], "Diff Content": {"Delete": [[78, "   wire \tecfg_write;\n"]], "Add": []}}