<?xml version="1.0"?>
<Checkpoint Version="18" Minor="0">
	<BUILD_NUMBER Name="3526262"/>
	<FULL_BUILD Name="SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022"/>
	<PRODUCT Name="Vivado v2022.1 (64-bit)"/>
	<Part Name="xc7a100tcsg324-1"/>
	<BoardPart Name="digilentinc.com:nexys4_ddr:part0:1.1"/>
	<Top Name="lab5_top"/>
	<DisableAutoIOBuffers Name="0"/>
	<OutOfContext Name="0"/>
	<RunGenerated Name="1"/>
	<HDPlatform Name="0"/>
	<File Type="VERILOG_STUB" Name="lab5_top_stub.v" ModTime="1658382921"/>
	<File Type="VHDL_STUB" Name="lab5_top_stub.vhdl" ModTime="1658382921"/>
	<File Type="SHAPE" Name="lab5_top.shape" ModTime="1658382921"/>
	<File Type="EDIF" Name="lab5_top.edf" ModTime="1658382921"/>
	<File Type="XN" Name="lab5_top.xn" ModTime="1658382921"/>
	<File Type="INCR" Name="lab5_top.incr" ModTime="1658382921"/>
	<File Type="RDA" Name="lab5_top.rda" ModTime="1658382921"/>
	<File Type="JSON_RDA" Name="lab5_top_rda.json" ModTime="1658382921"/>
	<File Type="WDF" Name="lab5_top.wdf" ModTime="1658382921"/>
	<File Type="SYNTH" Name="lab5_top.synth" ModTime="1658382921"/>
</Checkpoint>

