// Seed: 2253416098
module module_0 #(
    parameter id_1 = 32'd40,
    parameter id_4 = 32'd29
) (
    output id_2,
    output id_3,
    output logic _id_4
);
  assign id_3 = 1 * 1'b0 * id_4;
  generate
    assign id_4[id_4|1] = id_3;
    if (1 || id_4) logic id_5;
    else if (id_4) begin : id_6
      assign id_3 = 'b0;
      logic id_7;
      assign id_1[id_1] = 1 * 1 - id_6;
      always @(posedge (1'b0)) begin
        #1;
        #1;
      end
    end else logic id_8;
  endgenerate
endmodule
