VPR FPGA Placement and Routing.
Version: 8.1.0-dev+e1a876dba
Revision: v8.0.0-8134-ge1a876dba
Compiled: 2023-07-09T14:59:04
Compiler: GNU 11.3.0 on Linux-5.15.90.1-microsoft-standard-WSL2 x86_64
Build Info: release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/home/majx/vtr-verilog-to-routing/vpr/vpr /home/majx/vtr-verilog-to-routing/vtr_flow/arch/timing/EArch.xml blink --circuit_file blink.pre-vpr.blif --route_chan_width 100 --analysis --save_graphics on


Architecture file: /home/majx/vtr-verilog-to-routing/vtr_flow/arch/timing/EArch.xml
Circuit name: blink

# Loading Architecture Description
# Loading Architecture Description took 0.01 seconds (max_rss 17.2 MiB, delta_rss +2.4 MiB)

Timing analysis: ON
Circuit netlist file: blink.net
Circuit placement file: blink.place
Circuit routing file: blink.route
Circuit SDC file: blink.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 100
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.has_choking_spot: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 100
RouterOpts.check_route: FULL
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 50
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: NETLIST
AnalysisOpts.post_synth_netlist_unconn_input_handling: UNCONNECTED
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
Warning 1: io[0].clock[0] unconnected pin in architecture.
# Building complex block graph took 0.03 seconds (max_rss 25.0 MiB, delta_rss +7.8 MiB)
Circuit file: blink.pre-vpr.blif
# Load circuit
Found constant-one generator 'vcc'
Found constant-zero generator 'gnd'
Found constant-zero generator 'unconn'
# Load circuit took 0.00 seconds (max_rss 25.0 MiB, delta_rss +0.0 MiB)
# Clean circuit
Absorbed 0 LUT buffers
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    2 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 2
Swept block(s)      : 0
Constant Pins Marked: 2
# Clean circuit took 0.00 seconds (max_rss 25.0 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 25.0 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 25.0 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 22
    .input :       2
    .latch :       5
    .output:       1
    0-LUT  :       2
    6-LUT  :       6
    adder  :       6
  Nets  : 25
    Avg Fanout:     1.6
    Max Fanout:     5.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 64
  Timing Graph Edges: 89
  Timing Graph Levels: 16
# Build Timing Graph took 0.00 seconds (max_rss 25.0 MiB, delta_rss +0.0 MiB)
Netlist contains 1 clocks
  Netlist Clock 'blink^clk' Fanout: 5 pins (7.8%), 5 blocks (22.7%)
# Load Timing Constraints

SDC file 'blink.sdc' not found
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on netlist clock 'blink^clk'
   * optimize netlist clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'blink^clk' Source: 'blink^clk.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 25.0 MiB, delta_rss +0.0 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'blink.net'.
Detected 2 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.016114 seconds).
Warning 2: Treated 0 constant nets as global which will not be routed (to see net names increase packer verbosity).
# Load packing took 0.02 seconds (max_rss 63.4 MiB, delta_rss +38.4 MiB)
Warning 3: Netlist contains 0 global net to non-global architecture pin connections

Pb types usage...
  io               : 3
   inpad           : 2
   outpad          : 1
  clb              : 1
   fle             : 7
    lut5inter      : 7
     ble5          : 14
      flut5        : 8
       lut5        : 8
        lut        : 8
       ff          : 5
      arithmetic   : 6
       adder       : 6

# Create Device
## Build Device Grid
FPGA sized to 3 x 3: 9 grid tiles (auto)

Resource usage...
	Netlist
		3	blocks of type: io
	Architecture
		32	blocks of type: io
	Netlist
		1	blocks of type: clb
	Architecture
		1	blocks of type: clb
	Netlist
		0	blocks of type: mult_36
	Architecture
		0	blocks of type: mult_36
	Netlist
		0	blocks of type: memory
	Architecture
		0	blocks of type: memory

Device Utilization: 0.15 (target 1.00)
	Physical Tile io:
	Block Utilization: 0.09 Logical Block: io
	Physical Tile clb:
	Block Utilization: 1.00 Logical Block: clb

## Build Device Grid took 0.00 seconds (max_rss 63.5 MiB, delta_rss +0.0 MiB)
## Build routing resource graph
SOURCE->OPIN and IPIN->SINK edge count:171
OPIN->CHANX/CHANY edge count before creating direct connections: 520
OPIN->CHANX/CHANY edge count after creating direct connections: 520
CHAN->CHAN type edge count:1696
## Build routing resource graph took 0.00 seconds (max_rss 63.5 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 694
  RR Graph Edges: 2387
# Create Device took 0.00 seconds (max_rss 63.5 MiB, delta_rss +0.0 MiB)

# Load Placement
Reading blink.place.

Successfully read blink.place.

# Load Placement took 0.00 seconds (max_rss 63.5 MiB, delta_rss +0.0 MiB)

# Load Routing
Begin loading FPGA routing file.
Finished loading route file
# Load Routing took 0.00 seconds (max_rss 63.5 MiB, delta_rss +0.0 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.00 seconds (max_rss 63.5 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -10786
Circuit successfully routed with a channel width factor of 100.
# Synchronize the packed netlist to routing optimization
## Annotating rr_node with routed nets
## Annotating rr_node with routed nets took 0.00 seconds (max_rss 63.5 MiB, delta_rss +0.0 MiB)
Found 2 mismatches between routing and packing results.
Fixed 1 routing traces due to mismatch between routing and packing results.
# Synchronize the packed netlist to routing optimization took 0.00 seconds (max_rss 63.5 MiB, delta_rss +0.0 MiB)
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io          3                               0.333333                     0.666667   
       clb          1                                      2                            1   
   mult_36          0                                      0                            0   
    memory          0                                      0                            0   
Absorbed logical nets 22 out of 25 nets, 3 nets not absorbed.


Average number of bends per net: 1.00000  Maximum # of bends: 2

Number of global nets: 1
Number of routed nets (nonglobal): 2
Wire length results (in units of 1 clb segments)...
	Total wirelength: 4, average net length: 2.00000
	Maximum net length: 3

Wire length results in terms of physical segments...
	Total wiring segments used: 4, average wire segments per net: 2.00000
	Maximum segments used by a net: 3
	Total local nets with reserved CLB opins: 0
Total number of nets absorbed: 0

Routing channel utilization histogram:
[        1:      inf) 0 (  0.0%) |
[      0.9:        1) 0 (  0.0%) |
[      0.8:      0.9) 0 (  0.0%) |
[      0.7:      0.8) 0 (  0.0%) |
[      0.5:      0.6) 0 (  0.0%) |
[      0.4:      0.5) 0 (  0.0%) |
[      0.3:      0.4) 0 (  0.0%) |
[      0.2:      0.3) 0 (  0.0%) |
[      0.1:      0.2) 0 (  0.0%) |
[        0:      0.1) 8 (100.0%) |*************************************************
Maximum routing channel utilization:      0.01 at (1,0)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0       1   0.333      100
                         1       1   0.333      100
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0       1   0.333      100
                         1       1   0.333      100

Total tracks in x-direction: 200, in y-direction: 200

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 53894
	Total used logic block area: 53894

Routing area (in minimum width transistor areas)...
	Total routing area: 21226.3, per logic tile: 2358.48

Total Number of Wiring Segments by Direction: direction length number
                                              --------- ------ -------
                                                      X      4    200
                                                      Y      4    200

X - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                            4        0.01

Y - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                            4        0.01

Segment usage by type (index):              name type utilization
                               ----------------- ---- -----------
                               unnamed_segment_0    0        0.01

Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[  3.2e-10:  3.5e-10) 5 ( 83.3%) |*************************************************
[  3.5e-10:  3.9e-10) 0 (  0.0%) |
[  3.9e-10:  4.2e-10) 0 (  0.0%) |
[  4.2e-10:  4.6e-10) 0 (  0.0%) |
[  4.6e-10:  4.9e-10) 0 (  0.0%) |
[  4.9e-10:  5.2e-10) 0 (  0.0%) |
[  5.2e-10:  5.6e-10) 0 (  0.0%) |
[  5.6e-10:  5.9e-10) 0 (  0.0%) |
[  5.9e-10:  6.3e-10) 0 (  0.0%) |
[  6.3e-10:  6.6e-10) 1 ( 16.7%) |**********

Final critical path delay (least slack): 1.47 ns, Fmax: 680.272 MHz
Final setup Worst Negative Slack (sWNS): -1.47 ns
Final setup Total Negative Slack (sTNS): -7.82401 ns

Final setup slack histogram:
[ -1.5e-09: -1.4e-09) 4 ( 66.7%) |*************************************************
[ -1.4e-09: -1.3e-09) 0 (  0.0%) |
[ -1.3e-09: -1.3e-09) 0 (  0.0%) |
[ -1.3e-09: -1.2e-09) 0 (  0.0%) |
[ -1.2e-09: -1.2e-09) 0 (  0.0%) |
[ -1.2e-09: -1.1e-09) 1 ( 16.7%) |************
[ -1.1e-09:   -1e-09) 0 (  0.0%) |
[   -1e-09: -9.9e-10) 0 (  0.0%) |
[ -9.9e-10: -9.2e-10) 0 (  0.0%) |
[ -9.2e-10: -8.6e-10) 1 ( 16.7%) |************

Final geomean non-virtual intra-domain period: 1.47 ns (680.272 MHz)
Final fanout-weighted geomean non-virtual intra-domain period: 1.47 ns (680.272 MHz)

Incr Slack updates 1 in 4.016e-06 sec
Full Max Req/Worst Slack updates 1 in 2.367e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 2.214e-06 sec
Flow timing analysis took 0.000847901 seconds (0.000823141 STA, 2.476e-05 slack) (2 full updates: 0 setup, 0 hold, 2 combined).
VPR succeeded
The entire flow of VPR took 0.09 seconds (max_rss 63.5 MiB)
Incr Slack updates 1 in 3.413e-06 sec
Full Max Req/Worst Slack updates 1 in 1.836e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 2.461e-06 sec
