/*
 * Generated by Bluespec Compiler, version 2023.01-6-g034050db (build 034050db)
 * 
 * On Sat May  6 18:29:54 EDT 2023
 * 
 */

/* Generation options: */
#ifndef __mkCache_h__
#define __mkCache_h__

#include "bluesim_types.h"
#include "bs_module.h"
#include "bluesim_primitives.h"
#include "bs_vcd.h"


/* Class declaration for the mkCache module */
class MOD_mkCache : public Module {
 
 /* Clock handles */
 private:
  tClock __clk_handle_0;
 
 /* Clock gate handles */
 public:
  tUInt8 *clk_gate[0];
 
 /* Instantiation parameters */
 public:
 
 /* Module state */
 public:
  MOD_BRAM<tUInt32,tUWide,tUInt64> INST_cache_memory;
  MOD_Reg<tUInt8> INST_cache_serverAdapterA_cnt;
  MOD_Wire<tUInt8> INST_cache_serverAdapterA_cnt_1;
  MOD_Wire<tUInt8> INST_cache_serverAdapterA_cnt_2;
  MOD_Wire<tUInt8> INST_cache_serverAdapterA_cnt_3;
  MOD_Reg<tUInt8> INST_cache_serverAdapterA_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_cache_serverAdapterA_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_cache_serverAdapterA_outData_dequeueing;
  MOD_Wire<tUWide> INST_cache_serverAdapterA_outData_enqw;
  MOD_Fifo<tUWide> INST_cache_serverAdapterA_outData_ff;
  MOD_Reg<tUInt8> INST_cache_serverAdapterA_s1;
  MOD_Wire<tUInt8> INST_cache_serverAdapterA_s1_1;
  MOD_Wire<tUInt8> INST_cache_serverAdapterA_writeWithResp;
  MOD_Reg<tUInt8> INST_cache_serverAdapterB_cnt;
  MOD_Wire<tUInt8> INST_cache_serverAdapterB_cnt_1;
  MOD_Wire<tUInt8> INST_cache_serverAdapterB_cnt_2;
  MOD_Wire<tUInt8> INST_cache_serverAdapterB_cnt_3;
  MOD_Reg<tUInt8> INST_cache_serverAdapterB_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_cache_serverAdapterB_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_cache_serverAdapterB_outData_dequeueing;
  MOD_Wire<tUWide> INST_cache_serverAdapterB_outData_enqw;
  MOD_Fifo<tUWide> INST_cache_serverAdapterB_outData_ff;
  MOD_Reg<tUInt8> INST_cache_serverAdapterB_s1;
  MOD_Wire<tUInt8> INST_cache_serverAdapterB_s1_1;
  MOD_Wire<tUInt8> INST_cache_serverAdapterB_writeWithResp;
  MOD_CReg<tUWide> INST_dataQ_rv;
  MOD_Reg<tUInt8> INST_dirtyArray_0;
  MOD_Reg<tUInt8> INST_dirtyArray_1;
  MOD_Reg<tUInt8> INST_dirtyArray_10;
  MOD_Reg<tUInt8> INST_dirtyArray_100;
  MOD_Reg<tUInt8> INST_dirtyArray_101;
  MOD_Reg<tUInt8> INST_dirtyArray_102;
  MOD_Reg<tUInt8> INST_dirtyArray_103;
  MOD_Reg<tUInt8> INST_dirtyArray_104;
  MOD_Reg<tUInt8> INST_dirtyArray_105;
  MOD_Reg<tUInt8> INST_dirtyArray_106;
  MOD_Reg<tUInt8> INST_dirtyArray_107;
  MOD_Reg<tUInt8> INST_dirtyArray_108;
  MOD_Reg<tUInt8> INST_dirtyArray_109;
  MOD_Reg<tUInt8> INST_dirtyArray_11;
  MOD_Reg<tUInt8> INST_dirtyArray_110;
  MOD_Reg<tUInt8> INST_dirtyArray_111;
  MOD_Reg<tUInt8> INST_dirtyArray_112;
  MOD_Reg<tUInt8> INST_dirtyArray_113;
  MOD_Reg<tUInt8> INST_dirtyArray_114;
  MOD_Reg<tUInt8> INST_dirtyArray_115;
  MOD_Reg<tUInt8> INST_dirtyArray_116;
  MOD_Reg<tUInt8> INST_dirtyArray_117;
  MOD_Reg<tUInt8> INST_dirtyArray_118;
  MOD_Reg<tUInt8> INST_dirtyArray_119;
  MOD_Reg<tUInt8> INST_dirtyArray_12;
  MOD_Reg<tUInt8> INST_dirtyArray_120;
  MOD_Reg<tUInt8> INST_dirtyArray_121;
  MOD_Reg<tUInt8> INST_dirtyArray_122;
  MOD_Reg<tUInt8> INST_dirtyArray_123;
  MOD_Reg<tUInt8> INST_dirtyArray_124;
  MOD_Reg<tUInt8> INST_dirtyArray_125;
  MOD_Reg<tUInt8> INST_dirtyArray_126;
  MOD_Reg<tUInt8> INST_dirtyArray_127;
  MOD_Reg<tUInt8> INST_dirtyArray_13;
  MOD_Reg<tUInt8> INST_dirtyArray_14;
  MOD_Reg<tUInt8> INST_dirtyArray_15;
  MOD_Reg<tUInt8> INST_dirtyArray_16;
  MOD_Reg<tUInt8> INST_dirtyArray_17;
  MOD_Reg<tUInt8> INST_dirtyArray_18;
  MOD_Reg<tUInt8> INST_dirtyArray_19;
  MOD_Reg<tUInt8> INST_dirtyArray_2;
  MOD_Reg<tUInt8> INST_dirtyArray_20;
  MOD_Reg<tUInt8> INST_dirtyArray_21;
  MOD_Reg<tUInt8> INST_dirtyArray_22;
  MOD_Reg<tUInt8> INST_dirtyArray_23;
  MOD_Reg<tUInt8> INST_dirtyArray_24;
  MOD_Reg<tUInt8> INST_dirtyArray_25;
  MOD_Reg<tUInt8> INST_dirtyArray_26;
  MOD_Reg<tUInt8> INST_dirtyArray_27;
  MOD_Reg<tUInt8> INST_dirtyArray_28;
  MOD_Reg<tUInt8> INST_dirtyArray_29;
  MOD_Reg<tUInt8> INST_dirtyArray_3;
  MOD_Reg<tUInt8> INST_dirtyArray_30;
  MOD_Reg<tUInt8> INST_dirtyArray_31;
  MOD_Reg<tUInt8> INST_dirtyArray_32;
  MOD_Reg<tUInt8> INST_dirtyArray_33;
  MOD_Reg<tUInt8> INST_dirtyArray_34;
  MOD_Reg<tUInt8> INST_dirtyArray_35;
  MOD_Reg<tUInt8> INST_dirtyArray_36;
  MOD_Reg<tUInt8> INST_dirtyArray_37;
  MOD_Reg<tUInt8> INST_dirtyArray_38;
  MOD_Reg<tUInt8> INST_dirtyArray_39;
  MOD_Reg<tUInt8> INST_dirtyArray_4;
  MOD_Reg<tUInt8> INST_dirtyArray_40;
  MOD_Reg<tUInt8> INST_dirtyArray_41;
  MOD_Reg<tUInt8> INST_dirtyArray_42;
  MOD_Reg<tUInt8> INST_dirtyArray_43;
  MOD_Reg<tUInt8> INST_dirtyArray_44;
  MOD_Reg<tUInt8> INST_dirtyArray_45;
  MOD_Reg<tUInt8> INST_dirtyArray_46;
  MOD_Reg<tUInt8> INST_dirtyArray_47;
  MOD_Reg<tUInt8> INST_dirtyArray_48;
  MOD_Reg<tUInt8> INST_dirtyArray_49;
  MOD_Reg<tUInt8> INST_dirtyArray_5;
  MOD_Reg<tUInt8> INST_dirtyArray_50;
  MOD_Reg<tUInt8> INST_dirtyArray_51;
  MOD_Reg<tUInt8> INST_dirtyArray_52;
  MOD_Reg<tUInt8> INST_dirtyArray_53;
  MOD_Reg<tUInt8> INST_dirtyArray_54;
  MOD_Reg<tUInt8> INST_dirtyArray_55;
  MOD_Reg<tUInt8> INST_dirtyArray_56;
  MOD_Reg<tUInt8> INST_dirtyArray_57;
  MOD_Reg<tUInt8> INST_dirtyArray_58;
  MOD_Reg<tUInt8> INST_dirtyArray_59;
  MOD_Reg<tUInt8> INST_dirtyArray_6;
  MOD_Reg<tUInt8> INST_dirtyArray_60;
  MOD_Reg<tUInt8> INST_dirtyArray_61;
  MOD_Reg<tUInt8> INST_dirtyArray_62;
  MOD_Reg<tUInt8> INST_dirtyArray_63;
  MOD_Reg<tUInt8> INST_dirtyArray_64;
  MOD_Reg<tUInt8> INST_dirtyArray_65;
  MOD_Reg<tUInt8> INST_dirtyArray_66;
  MOD_Reg<tUInt8> INST_dirtyArray_67;
  MOD_Reg<tUInt8> INST_dirtyArray_68;
  MOD_Reg<tUInt8> INST_dirtyArray_69;
  MOD_Reg<tUInt8> INST_dirtyArray_7;
  MOD_Reg<tUInt8> INST_dirtyArray_70;
  MOD_Reg<tUInt8> INST_dirtyArray_71;
  MOD_Reg<tUInt8> INST_dirtyArray_72;
  MOD_Reg<tUInt8> INST_dirtyArray_73;
  MOD_Reg<tUInt8> INST_dirtyArray_74;
  MOD_Reg<tUInt8> INST_dirtyArray_75;
  MOD_Reg<tUInt8> INST_dirtyArray_76;
  MOD_Reg<tUInt8> INST_dirtyArray_77;
  MOD_Reg<tUInt8> INST_dirtyArray_78;
  MOD_Reg<tUInt8> INST_dirtyArray_79;
  MOD_Reg<tUInt8> INST_dirtyArray_8;
  MOD_Reg<tUInt8> INST_dirtyArray_80;
  MOD_Reg<tUInt8> INST_dirtyArray_81;
  MOD_Reg<tUInt8> INST_dirtyArray_82;
  MOD_Reg<tUInt8> INST_dirtyArray_83;
  MOD_Reg<tUInt8> INST_dirtyArray_84;
  MOD_Reg<tUInt8> INST_dirtyArray_85;
  MOD_Reg<tUInt8> INST_dirtyArray_86;
  MOD_Reg<tUInt8> INST_dirtyArray_87;
  MOD_Reg<tUInt8> INST_dirtyArray_88;
  MOD_Reg<tUInt8> INST_dirtyArray_89;
  MOD_Reg<tUInt8> INST_dirtyArray_9;
  MOD_Reg<tUInt8> INST_dirtyArray_90;
  MOD_Reg<tUInt8> INST_dirtyArray_91;
  MOD_Reg<tUInt8> INST_dirtyArray_92;
  MOD_Reg<tUInt8> INST_dirtyArray_93;
  MOD_Reg<tUInt8> INST_dirtyArray_94;
  MOD_Reg<tUInt8> INST_dirtyArray_95;
  MOD_Reg<tUInt8> INST_dirtyArray_96;
  MOD_Reg<tUInt8> INST_dirtyArray_97;
  MOD_Reg<tUInt8> INST_dirtyArray_98;
  MOD_Reg<tUInt8> INST_dirtyArray_99;
  MOD_CReg<tUInt64> INST_hitDataQ_rv;
  MOD_CReg<tUInt64> INST_hitInstQ_rv;
  MOD_Reg<tUWide> INST_hitReq;
  MOD_CReg<tUWide> INST_instQ_rv;
  MOD_Wire<tUInt8> INST_lockL1_port_0;
  MOD_Wire<tUInt8> INST_lockL1_port_1;
  MOD_Reg<tUInt8> INST_lockL1_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_lockL1_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_lockL1_register;
  MOD_Fifo<tUWide> INST_memReqQ;
  MOD_Fifo<tUWide> INST_memRespQ;
  MOD_Reg<tUWide> INST_missReq;
  MOD_Reg<tUInt8> INST_mshr;
  MOD_Reg<tUInt8> INST_reqType;
  MOD_Fifo<tUWide> INST_stb;
  MOD_Reg<tUInt32> INST_stbBypass;
  MOD_Reg<tUInt8> INST_stbType;
  MOD_Reg<tUInt32> INST_tagArray_0;
  MOD_Reg<tUInt32> INST_tagArray_1;
  MOD_Reg<tUInt32> INST_tagArray_10;
  MOD_Reg<tUInt32> INST_tagArray_100;
  MOD_Reg<tUInt32> INST_tagArray_101;
  MOD_Reg<tUInt32> INST_tagArray_102;
  MOD_Reg<tUInt32> INST_tagArray_103;
  MOD_Reg<tUInt32> INST_tagArray_104;
  MOD_Reg<tUInt32> INST_tagArray_105;
  MOD_Reg<tUInt32> INST_tagArray_106;
  MOD_Reg<tUInt32> INST_tagArray_107;
  MOD_Reg<tUInt32> INST_tagArray_108;
  MOD_Reg<tUInt32> INST_tagArray_109;
  MOD_Reg<tUInt32> INST_tagArray_11;
  MOD_Reg<tUInt32> INST_tagArray_110;
  MOD_Reg<tUInt32> INST_tagArray_111;
  MOD_Reg<tUInt32> INST_tagArray_112;
  MOD_Reg<tUInt32> INST_tagArray_113;
  MOD_Reg<tUInt32> INST_tagArray_114;
  MOD_Reg<tUInt32> INST_tagArray_115;
  MOD_Reg<tUInt32> INST_tagArray_116;
  MOD_Reg<tUInt32> INST_tagArray_117;
  MOD_Reg<tUInt32> INST_tagArray_118;
  MOD_Reg<tUInt32> INST_tagArray_119;
  MOD_Reg<tUInt32> INST_tagArray_12;
  MOD_Reg<tUInt32> INST_tagArray_120;
  MOD_Reg<tUInt32> INST_tagArray_121;
  MOD_Reg<tUInt32> INST_tagArray_122;
  MOD_Reg<tUInt32> INST_tagArray_123;
  MOD_Reg<tUInt32> INST_tagArray_124;
  MOD_Reg<tUInt32> INST_tagArray_125;
  MOD_Reg<tUInt32> INST_tagArray_126;
  MOD_Reg<tUInt32> INST_tagArray_127;
  MOD_Reg<tUInt32> INST_tagArray_13;
  MOD_Reg<tUInt32> INST_tagArray_14;
  MOD_Reg<tUInt32> INST_tagArray_15;
  MOD_Reg<tUInt32> INST_tagArray_16;
  MOD_Reg<tUInt32> INST_tagArray_17;
  MOD_Reg<tUInt32> INST_tagArray_18;
  MOD_Reg<tUInt32> INST_tagArray_19;
  MOD_Reg<tUInt32> INST_tagArray_2;
  MOD_Reg<tUInt32> INST_tagArray_20;
  MOD_Reg<tUInt32> INST_tagArray_21;
  MOD_Reg<tUInt32> INST_tagArray_22;
  MOD_Reg<tUInt32> INST_tagArray_23;
  MOD_Reg<tUInt32> INST_tagArray_24;
  MOD_Reg<tUInt32> INST_tagArray_25;
  MOD_Reg<tUInt32> INST_tagArray_26;
  MOD_Reg<tUInt32> INST_tagArray_27;
  MOD_Reg<tUInt32> INST_tagArray_28;
  MOD_Reg<tUInt32> INST_tagArray_29;
  MOD_Reg<tUInt32> INST_tagArray_3;
  MOD_Reg<tUInt32> INST_tagArray_30;
  MOD_Reg<tUInt32> INST_tagArray_31;
  MOD_Reg<tUInt32> INST_tagArray_32;
  MOD_Reg<tUInt32> INST_tagArray_33;
  MOD_Reg<tUInt32> INST_tagArray_34;
  MOD_Reg<tUInt32> INST_tagArray_35;
  MOD_Reg<tUInt32> INST_tagArray_36;
  MOD_Reg<tUInt32> INST_tagArray_37;
  MOD_Reg<tUInt32> INST_tagArray_38;
  MOD_Reg<tUInt32> INST_tagArray_39;
  MOD_Reg<tUInt32> INST_tagArray_4;
  MOD_Reg<tUInt32> INST_tagArray_40;
  MOD_Reg<tUInt32> INST_tagArray_41;
  MOD_Reg<tUInt32> INST_tagArray_42;
  MOD_Reg<tUInt32> INST_tagArray_43;
  MOD_Reg<tUInt32> INST_tagArray_44;
  MOD_Reg<tUInt32> INST_tagArray_45;
  MOD_Reg<tUInt32> INST_tagArray_46;
  MOD_Reg<tUInt32> INST_tagArray_47;
  MOD_Reg<tUInt32> INST_tagArray_48;
  MOD_Reg<tUInt32> INST_tagArray_49;
  MOD_Reg<tUInt32> INST_tagArray_5;
  MOD_Reg<tUInt32> INST_tagArray_50;
  MOD_Reg<tUInt32> INST_tagArray_51;
  MOD_Reg<tUInt32> INST_tagArray_52;
  MOD_Reg<tUInt32> INST_tagArray_53;
  MOD_Reg<tUInt32> INST_tagArray_54;
  MOD_Reg<tUInt32> INST_tagArray_55;
  MOD_Reg<tUInt32> INST_tagArray_56;
  MOD_Reg<tUInt32> INST_tagArray_57;
  MOD_Reg<tUInt32> INST_tagArray_58;
  MOD_Reg<tUInt32> INST_tagArray_59;
  MOD_Reg<tUInt32> INST_tagArray_6;
  MOD_Reg<tUInt32> INST_tagArray_60;
  MOD_Reg<tUInt32> INST_tagArray_61;
  MOD_Reg<tUInt32> INST_tagArray_62;
  MOD_Reg<tUInt32> INST_tagArray_63;
  MOD_Reg<tUInt32> INST_tagArray_64;
  MOD_Reg<tUInt32> INST_tagArray_65;
  MOD_Reg<tUInt32> INST_tagArray_66;
  MOD_Reg<tUInt32> INST_tagArray_67;
  MOD_Reg<tUInt32> INST_tagArray_68;
  MOD_Reg<tUInt32> INST_tagArray_69;
  MOD_Reg<tUInt32> INST_tagArray_7;
  MOD_Reg<tUInt32> INST_tagArray_70;
  MOD_Reg<tUInt32> INST_tagArray_71;
  MOD_Reg<tUInt32> INST_tagArray_72;
  MOD_Reg<tUInt32> INST_tagArray_73;
  MOD_Reg<tUInt32> INST_tagArray_74;
  MOD_Reg<tUInt32> INST_tagArray_75;
  MOD_Reg<tUInt32> INST_tagArray_76;
  MOD_Reg<tUInt32> INST_tagArray_77;
  MOD_Reg<tUInt32> INST_tagArray_78;
  MOD_Reg<tUInt32> INST_tagArray_79;
  MOD_Reg<tUInt32> INST_tagArray_8;
  MOD_Reg<tUInt32> INST_tagArray_80;
  MOD_Reg<tUInt32> INST_tagArray_81;
  MOD_Reg<tUInt32> INST_tagArray_82;
  MOD_Reg<tUInt32> INST_tagArray_83;
  MOD_Reg<tUInt32> INST_tagArray_84;
  MOD_Reg<tUInt32> INST_tagArray_85;
  MOD_Reg<tUInt32> INST_tagArray_86;
  MOD_Reg<tUInt32> INST_tagArray_87;
  MOD_Reg<tUInt32> INST_tagArray_88;
  MOD_Reg<tUInt32> INST_tagArray_89;
  MOD_Reg<tUInt32> INST_tagArray_9;
  MOD_Reg<tUInt32> INST_tagArray_90;
  MOD_Reg<tUInt32> INST_tagArray_91;
  MOD_Reg<tUInt32> INST_tagArray_92;
  MOD_Reg<tUInt32> INST_tagArray_93;
  MOD_Reg<tUInt32> INST_tagArray_94;
  MOD_Reg<tUInt32> INST_tagArray_95;
  MOD_Reg<tUInt32> INST_tagArray_96;
  MOD_Reg<tUInt32> INST_tagArray_97;
  MOD_Reg<tUInt32> INST_tagArray_98;
  MOD_Reg<tUInt32> INST_tagArray_99;
 
 /* Constructor */
 public:
  MOD_mkCache(tSimStateHdl simHdl, char const *name, Module *parent);
 
 /* Symbol init methods */
 private:
  void init_symbols_0();
 
 /* Reset signal definitions */
 private:
  tUInt8 PORT_RST_N;
 
 /* Port definitions */
 public:
  tUInt8 PORT_EN_putFromMem;
  tUInt8 PORT_EN_getToMem;
  tUInt8 PORT_EN_getToProcInst;
  tUInt8 PORT_EN_getToProcData;
  tUInt8 PORT_EN_putFromProcInst;
  tUInt8 PORT_EN_putFromProcData;
  tUWide PORT_putFromMem_e;
  tUWide PORT_putFromProcInst_e;
  tUWide PORT_putFromProcData_e;
  tUWide PORT_getToMem;
 
 /* Publicly accessible definitions */
 public:
  tUInt8 DEF_WILL_FIRE_putFromMem;
  tUInt8 DEF_WILL_FIRE_getToMem;
  tUInt8 DEF_WILL_FIRE_getToProcInst;
  tUInt8 DEF_WILL_FIRE_getToProcData;
  tUInt8 DEF_WILL_FIRE_putFromProcInst;
  tUInt8 DEF_WILL_FIRE_putFromProcData;
  tUInt8 DEF_stb_notEmpty____d1150;
  tUInt8 DEF_stb_first__39_BITS_61_TO_36_40_EQ_IF_reqType_9_ETC___d1158;
  tUInt8 DEF_stb_notEmpty__150_AND_stb_first__39_BITS_61_TO_ETC___d1159;
  tUInt8 DEF_x__h41785;
  tUInt8 DEF_reqType__h41397;
  tUInt8 DEF__read_byte_en__h20330;
  tUWide DEF_dataQ_rv_port1__read____d1139;
  tUWide DEF_dataQ_rv_port0__read____d1495;
  tUWide DEF_instQ_rv_port1__read____d1142;
  tUWide DEF_instQ_rv_port0__read____d1498;
  tUWide DEF_stb_first____d839;
  tUWide DEF_missReq___d236;
  tUInt64 DEF_hitDataQ_rv_port1__read____d1501;
  tUInt64 DEF_hitInstQ_rv_port1__read____d1504;
  tUInt32 DEF__read__h10239;
  tUInt32 DEF__read__h10208;
  tUInt32 DEF__read__h10177;
  tUInt32 DEF__read__h10146;
  tUInt32 DEF__read__h10115;
  tUInt32 DEF__read__h10084;
  tUInt32 DEF__read__h10053;
  tUInt32 DEF__read__h10022;
  tUInt32 DEF__read__h9991;
  tUInt32 DEF__read__h9960;
  tUInt32 DEF__read__h9929;
  tUInt32 DEF__read__h9898;
  tUInt32 DEF__read__h9867;
  tUInt32 DEF__read__h9836;
  tUInt32 DEF__read__h9805;
  tUInt32 DEF__read__h9774;
  tUInt32 DEF__read__h9743;
  tUInt32 DEF__read__h9712;
  tUInt32 DEF__read__h9681;
  tUInt32 DEF__read__h9650;
  tUInt32 DEF__read__h9619;
  tUInt32 DEF__read__h9588;
  tUInt32 DEF__read__h9557;
  tUInt32 DEF__read__h9526;
  tUInt32 DEF__read__h9495;
  tUInt32 DEF__read__h9464;
  tUInt32 DEF__read__h9433;
  tUInt32 DEF__read__h9402;
  tUInt32 DEF__read__h9371;
  tUInt32 DEF__read__h9340;
  tUInt32 DEF__read__h9309;
  tUInt32 DEF__read__h9278;
  tUInt32 DEF__read__h9247;
  tUInt32 DEF__read__h9216;
  tUInt32 DEF__read__h9185;
  tUInt32 DEF__read__h9154;
  tUInt32 DEF__read__h9123;
  tUInt32 DEF__read__h9092;
  tUInt32 DEF__read__h9061;
  tUInt32 DEF__read__h9030;
  tUInt32 DEF__read__h8999;
  tUInt32 DEF__read__h8968;
  tUInt32 DEF__read__h8937;
  tUInt32 DEF__read__h8906;
  tUInt32 DEF__read__h8875;
  tUInt32 DEF__read__h8844;
  tUInt32 DEF__read__h8813;
  tUInt32 DEF__read__h8782;
  tUInt32 DEF__read__h8751;
  tUInt32 DEF__read__h8720;
  tUInt32 DEF__read__h8689;
  tUInt32 DEF__read__h8658;
  tUInt32 DEF__read__h8627;
  tUInt32 DEF__read__h8596;
  tUInt32 DEF__read__h8565;
  tUInt32 DEF__read__h8534;
  tUInt32 DEF__read__h8503;
  tUInt32 DEF__read__h8472;
  tUInt32 DEF__read__h8441;
  tUInt32 DEF__read__h8410;
  tUInt32 DEF__read__h8379;
  tUInt32 DEF__read__h8348;
  tUInt32 DEF__read__h8317;
  tUInt32 DEF__read__h8286;
  tUInt32 DEF__read__h8255;
  tUInt32 DEF__read__h8224;
  tUInt32 DEF__read__h8193;
  tUInt32 DEF__read__h8162;
  tUInt32 DEF__read__h8131;
  tUInt32 DEF__read__h8100;
  tUInt32 DEF__read__h8069;
  tUInt32 DEF__read__h8038;
  tUInt32 DEF__read__h8007;
  tUInt32 DEF__read__h7976;
  tUInt32 DEF__read__h7945;
  tUInt32 DEF__read__h7914;
  tUInt32 DEF__read__h7883;
  tUInt32 DEF__read__h7852;
  tUInt32 DEF__read__h7821;
  tUInt32 DEF__read__h7790;
  tUInt32 DEF__read__h7759;
  tUInt32 DEF__read__h7728;
  tUInt32 DEF__read__h7697;
  tUInt32 DEF__read__h7666;
  tUInt32 DEF__read__h7635;
  tUInt32 DEF__read__h7604;
  tUInt32 DEF__read__h7573;
  tUInt32 DEF__read__h7542;
  tUInt32 DEF__read__h7511;
  tUInt32 DEF__read__h7480;
  tUInt32 DEF__read__h7449;
  tUInt32 DEF__read__h7418;
  tUInt32 DEF__read__h7387;
  tUInt32 DEF__read__h7356;
  tUInt32 DEF__read__h7325;
  tUInt32 DEF__read__h7294;
  tUInt32 DEF__read__h7263;
  tUInt32 DEF__read__h7232;
  tUInt32 DEF__read__h7201;
  tUInt32 DEF__read__h7170;
  tUInt32 DEF__read__h7139;
  tUInt32 DEF__read__h7108;
  tUInt32 DEF__read__h7077;
  tUInt32 DEF__read__h7046;
  tUInt32 DEF__read__h7015;
  tUInt32 DEF__read__h6984;
  tUInt32 DEF__read__h6953;
  tUInt32 DEF__read__h6922;
  tUInt32 DEF__read__h6891;
  tUInt32 DEF__read__h6860;
  tUInt32 DEF__read__h6829;
  tUInt32 DEF__read__h6798;
  tUInt32 DEF__read__h6767;
  tUInt32 DEF__read__h6736;
  tUInt32 DEF__read__h6705;
  tUInt32 DEF__read__h6674;
  tUInt32 DEF__read__h6643;
  tUInt32 DEF__read__h6612;
  tUInt32 DEF__read__h6581;
  tUInt32 DEF__read__h6550;
  tUInt32 DEF__read__h6519;
  tUInt32 DEF__read__h6488;
  tUInt32 DEF__read__h6457;
  tUInt32 DEF__read__h6426;
  tUInt32 DEF__read__h6395;
  tUInt32 DEF__read__h6364;
  tUInt32 DEF__read__h6333;
  tUInt32 DEF__read__h6302;
  tUInt8 DEF_b__h914;
  tUInt8 DEF_cache_serverAdapterB_s1___d84;
  tUInt8 DEF_cache_serverAdapterA_s1___d35;
  tUInt8 DEF_lockL1_register__h37536;
  tUInt8 DEF_lockL1_port_0_whas____d102;
  tUInt8 DEF_lockL1_port_0_wget____d103;
  tUInt8 DEF_dirtyArray_127__h28459;
  tUInt8 DEF_dirtyArray_126__h28457;
  tUInt8 DEF_dirtyArray_125__h28455;
  tUInt8 DEF_dirtyArray_124__h28453;
  tUInt8 DEF_dirtyArray_123__h28451;
  tUInt8 DEF_dirtyArray_122__h28449;
  tUInt8 DEF_dirtyArray_121__h28447;
  tUInt8 DEF_dirtyArray_120__h28445;
  tUInt8 DEF_dirtyArray_119__h28443;
  tUInt8 DEF_dirtyArray_118__h28441;
  tUInt8 DEF_dirtyArray_117__h28439;
  tUInt8 DEF_dirtyArray_116__h28437;
  tUInt8 DEF_dirtyArray_115__h28435;
  tUInt8 DEF_dirtyArray_114__h28433;
  tUInt8 DEF_dirtyArray_113__h28431;
  tUInt8 DEF_dirtyArray_112__h28429;
  tUInt8 DEF_dirtyArray_111__h28427;
  tUInt8 DEF_dirtyArray_110__h28425;
  tUInt8 DEF_dirtyArray_109__h28423;
  tUInt8 DEF_dirtyArray_108__h28421;
  tUInt8 DEF_dirtyArray_107__h28419;
  tUInt8 DEF_dirtyArray_106__h28417;
  tUInt8 DEF_dirtyArray_105__h28415;
  tUInt8 DEF_dirtyArray_104__h28413;
  tUInt8 DEF_dirtyArray_103__h28411;
  tUInt8 DEF_dirtyArray_102__h28409;
  tUInt8 DEF_dirtyArray_101__h28407;
  tUInt8 DEF_dirtyArray_100__h28405;
  tUInt8 DEF_dirtyArray_99__h28403;
  tUInt8 DEF_dirtyArray_98__h28401;
  tUInt8 DEF_dirtyArray_97__h28399;
  tUInt8 DEF_dirtyArray_96__h28397;
  tUInt8 DEF_dirtyArray_95__h28395;
  tUInt8 DEF_dirtyArray_94__h28393;
  tUInt8 DEF_dirtyArray_93__h28391;
  tUInt8 DEF_dirtyArray_92__h28389;
  tUInt8 DEF_dirtyArray_91__h28387;
  tUInt8 DEF_dirtyArray_90__h28385;
  tUInt8 DEF_dirtyArray_89__h28383;
  tUInt8 DEF_dirtyArray_88__h28381;
  tUInt8 DEF_dirtyArray_87__h28379;
  tUInt8 DEF_dirtyArray_86__h28377;
  tUInt8 DEF_dirtyArray_85__h28375;
  tUInt8 DEF_dirtyArray_84__h28373;
  tUInt8 DEF_dirtyArray_83__h28371;
  tUInt8 DEF_dirtyArray_82__h28369;
  tUInt8 DEF_dirtyArray_81__h28367;
  tUInt8 DEF_dirtyArray_80__h28365;
  tUInt8 DEF_dirtyArray_79__h28363;
  tUInt8 DEF_dirtyArray_78__h28361;
  tUInt8 DEF_dirtyArray_77__h28359;
  tUInt8 DEF_dirtyArray_76__h28357;
  tUInt8 DEF_dirtyArray_75__h28355;
  tUInt8 DEF_dirtyArray_74__h28353;
  tUInt8 DEF_dirtyArray_73__h28351;
  tUInt8 DEF_dirtyArray_72__h28349;
  tUInt8 DEF_dirtyArray_71__h28347;
  tUInt8 DEF_dirtyArray_70__h28345;
  tUInt8 DEF_dirtyArray_69__h28343;
  tUInt8 DEF_dirtyArray_68__h28341;
  tUInt8 DEF_dirtyArray_67__h28339;
  tUInt8 DEF_dirtyArray_66__h28337;
  tUInt8 DEF_dirtyArray_65__h28335;
  tUInt8 DEF_dirtyArray_64__h28333;
  tUInt8 DEF_dirtyArray_63__h28331;
  tUInt8 DEF_dirtyArray_62__h28329;
  tUInt8 DEF_dirtyArray_61__h28327;
  tUInt8 DEF_dirtyArray_60__h28325;
  tUInt8 DEF_dirtyArray_59__h28323;
  tUInt8 DEF_dirtyArray_58__h28321;
  tUInt8 DEF_dirtyArray_57__h28319;
  tUInt8 DEF_dirtyArray_56__h28317;
  tUInt8 DEF_dirtyArray_55__h28315;
  tUInt8 DEF_dirtyArray_54__h28313;
  tUInt8 DEF_dirtyArray_53__h28311;
  tUInt8 DEF_dirtyArray_52__h28309;
  tUInt8 DEF_dirtyArray_51__h28307;
  tUInt8 DEF_dirtyArray_50__h28305;
  tUInt8 DEF_dirtyArray_49__h28303;
  tUInt8 DEF_dirtyArray_48__h28301;
  tUInt8 DEF_dirtyArray_47__h28299;
  tUInt8 DEF_dirtyArray_46__h28297;
  tUInt8 DEF_dirtyArray_45__h28295;
  tUInt8 DEF_dirtyArray_44__h28293;
  tUInt8 DEF_dirtyArray_43__h28291;
  tUInt8 DEF_dirtyArray_42__h28289;
  tUInt8 DEF_dirtyArray_41__h28287;
  tUInt8 DEF_dirtyArray_40__h28285;
  tUInt8 DEF_dirtyArray_39__h28283;
  tUInt8 DEF_dirtyArray_38__h28281;
  tUInt8 DEF_dirtyArray_37__h28279;
  tUInt8 DEF_dirtyArray_36__h28277;
  tUInt8 DEF_dirtyArray_35__h28275;
  tUInt8 DEF_dirtyArray_34__h28273;
  tUInt8 DEF_dirtyArray_33__h28271;
  tUInt8 DEF_dirtyArray_32__h28269;
  tUInt8 DEF_dirtyArray_31__h28267;
  tUInt8 DEF_dirtyArray_30__h28265;
  tUInt8 DEF_dirtyArray_29__h28263;
  tUInt8 DEF_dirtyArray_28__h28261;
  tUInt8 DEF_dirtyArray_27__h28259;
  tUInt8 DEF_dirtyArray_26__h28257;
  tUInt8 DEF_dirtyArray_25__h28255;
  tUInt8 DEF_dirtyArray_24__h28253;
  tUInt8 DEF_dirtyArray_23__h28251;
  tUInt8 DEF_dirtyArray_22__h28249;
  tUInt8 DEF_dirtyArray_21__h28247;
  tUInt8 DEF_dirtyArray_20__h28245;
  tUInt8 DEF_dirtyArray_19__h28243;
  tUInt8 DEF_dirtyArray_18__h28241;
  tUInt8 DEF_dirtyArray_17__h28239;
  tUInt8 DEF_dirtyArray_16__h28237;
  tUInt8 DEF_dirtyArray_15__h28235;
  tUInt8 DEF_dirtyArray_14__h28233;
  tUInt8 DEF_dirtyArray_13__h28231;
  tUInt8 DEF_dirtyArray_12__h28229;
  tUInt8 DEF_dirtyArray_11__h28227;
  tUInt8 DEF_dirtyArray_10__h28225;
  tUInt8 DEF_dirtyArray_9__h28223;
  tUInt8 DEF_dirtyArray_8__h28221;
  tUInt8 DEF_dirtyArray_7__h28219;
  tUInt8 DEF_dirtyArray_6__h28217;
  tUInt8 DEF_dirtyArray_5__h28215;
  tUInt8 DEF_dirtyArray_4__h28213;
  tUInt8 DEF_dirtyArray_3__h28211;
  tUInt8 DEF_dirtyArray_2__h28209;
  tUInt8 DEF_dirtyArray_1__h28207;
  tUInt8 DEF_dirtyArray_0__h28205;
  tUInt8 DEF_cache_serverAdapterB_cnt_3_whas____d63;
  tUInt8 DEF_cache_serverAdapterB_cnt_2_whas____d61;
  tUInt8 DEF_cache_serverAdapterB_cnt_1_whas____d60;
  tUInt8 DEF_cache_serverAdapterA_cnt_3_whas____d13;
  tUInt8 DEF_cache_serverAdapterA_cnt_2_whas____d11;
  tUInt8 DEF_cache_serverAdapterA_cnt_1_whas____d10;
  tUInt8 DEF_cache_serverAdapterA_outData_ff_i_notEmpty____d4;
  tUInt32 DEF_x_first_addr__h41555;
  tUInt32 DEF_x_first_addr__h41385;
  tUInt32 DEF_stb_first__39_BITS_61_TO_36___d840;
  tUInt32 DEF_addr__h41583;
  tUInt32 DEF_IF_reqType_95_THEN_IF_reqType_95_THEN_dataQ_rv_ETC___d1156;
  tUInt8 DEF_x_first_byte_en__h41554;
  tUInt8 DEF_x_first_byte_en__h41384;
  tUInt8 DEF_x_first_byte_en__h37612;
  tUInt8 DEF_cache_serverAdapterB_s1_4_BIT_0___d85;
  tUInt8 DEF_cache_serverAdapterA_s1_5_BIT_0___d36;
  tUInt32 DEF_y__h41839;
  tUInt32 DEF__0_CONCAT_IF_reqType_95_THEN_IF_reqType_95_THEN_ETC___d1165;
  tUInt32 DEF_x__h40364;
  tUInt32 DEF__0_CONCAT_stb_first__39_BITS_42_TO_36_41___d842;
  tUInt32 DEF_tag__h20296;
  tUInt32 DEF_x__h20344;
  tUInt8 DEF_SEL_ARR_dirtyArray_0_41_dirtyArray_1_42_dirtyA_ETC___d1172;
  tUInt8 DEF_SEL_ARR_dirtyArray_0_41_dirtyArray_1_42_dirtyA_ETC___d846;
  tUInt8 DEF_SEL_ARR_dirtyArray_0_41_dirtyArray_1_42_dirtyA_ETC___d370;
  tUInt8 DEF_missReq_36_BITS_65_TO_62_92_EQ_0___d393;
  tUInt8 DEF_IF_reqType_95_THEN_IF_reqType_95_THEN_dataQ_rv_ETC___d1167;
  tUInt8 DEF_stb_first__39_BITS_61_TO_36_40_EQ_SEL_ARR_tagA_ETC___d844;
  tUInt32 DEF_x1_avValue_addr__h41568;
  tUInt8 DEF_x__h41587;
  tUInt8 DEF_x1_avValue_byte_en__h41567;
  tUInt8 DEF_IF_stb_notEmpty__150_THEN_stb_first__39_BITS_6_ETC___d1163;
  tUInt8 DEF_IF_reqType_95_THEN_IF_reqType_95_THEN_dataQ_rv_ETC___d1149;
  tUInt8 DEF_SEL_ARR_tagArray_0_07_tagArray_1_08_tagArray_2_ETC___d1171;
  tUInt8 DEF_SEL_ARR_tagArray_0_07_tagArray_1_08_tagArray_2_ETC___d845;
  tUInt8 DEF_SEL_ARR_tagArray_0_07_tagArray_1_08_tagArray_2_ETC___d240;
  tUInt8 DEF_NOT_stb_notEmpty__150___d1151;
  tUInt8 DEF_NOT_missReq_36_BITS_65_TO_62_92_EQ_0_93___d394;
 
 /* Local definitions */
 private:
  tUWide DEF_x_wget__h1768;
  tUWide DEF_x_wget__h420;
  tUWide DEF_x_first__h305;
  tUWide DEF_v__h2829;
  tUWide DEF_v__h1489;
  tUWide DEF_x3__h36916;
  tUWide DEF_hitReq___d825;
  tUWide DEF_dataQ_rv_port1__read__139_BITS_65_TO_0___d1222;
  tUWide DEF_instQ_rv_port1__read__142_BITS_65_TO_0___d1223;
  tUInt32 DEF__read_data__h20332;
  tUWide DEF_v__h28479;
  tUWide DEF_IF_stb_notEmpty__150_AND_stb_first__39_BITS_61_ETC___d1211;
  tUWide DEF_IF_IF_reqType_95_THEN_IF_reqType_95_THEN_dataQ_ETC___d1210;
  tUWide DEF_x3__h45564;
  tUWide DEF_IF_stb_first__39_BITS_61_TO_36_40_EQ_SEL_ARR_t_ETC___d870;
  tUWide DEF_x3__h40749;
  tUWide DEF_IF_missReq_36_BITS_65_TO_62_92_EQ_0_93_THEN_me_ETC___d547;
  tUWide DEF_new_data__h36387;
  tUWide DEF_x__h518;
  tUWide DEF_x__h1866;
  tUWide DEF_IF_stb_notEmpty__150_AND_stb_first__39_BITS_61_ETC___d1231;
  tUWide DEF_IF_reqType_95_THEN_dataQ_rv_port1__read__139_B_ETC___d1224;
  tUInt8 DEF__0_CONCAT_DONTCARE___d26;
  tUInt8 DEF_IF_lockL1_port_0_whas__02_THEN_lockL1_port_0_w_ETC___d105;
  tUInt8 DEF_NOT_reqType_95___d692;
  tUWide DEF_new_data__h36353;
  tUInt64 DEF_byte_en__h36352;
  tUWide DEF__1_CONCAT_SEL_ARR_tagArray_0_07_tagArray_1_08_t_ETC___d385;
  tUWide DEF__0_CONCAT_missReq_36_BITS_61_TO_0_88_CONCAT_DON_ETC___d389;
  tUWide DEF__1_CONCAT_putFromProcInst_e___d1497;
  tUWide DEF__1_CONCAT_putFromProcData_e___d1494;
  tUWide DEF__0_CONCAT_DONTCARE___d1186;
  tUInt64 DEF__0_CONCAT_DONTCARE___d1500;
  tUWide DEF_getToMem__avValue1;
 
 /* Rules */
 public:
  void RL_cache_serverAdapterA_outData_enqueue();
  void RL_cache_serverAdapterA_outData_dequeue();
  void RL_cache_serverAdapterA_cnt_finalAdd();
  void RL_cache_serverAdapterA_s1__dreg_update();
  void RL_cache_serverAdapterA_stageReadResponseAlways();
  void RL_cache_serverAdapterA_moveToOutFIFO();
  void RL_cache_serverAdapterA_overRun();
  void RL_cache_serverAdapterB_outData_enqueue();
  void RL_cache_serverAdapterB_outData_dequeue();
  void RL_cache_serverAdapterB_cnt_finalAdd();
  void RL_cache_serverAdapterB_s1__dreg_update();
  void RL_cache_serverAdapterB_stageReadResponseAlways();
  void RL_cache_serverAdapterB_moveToOutFIFO();
  void RL_cache_serverAdapterB_overRun();
  void RL_lockL1_canonicalize();
  void RL_startMiss();
  void RL_sendFillReq();
  void RL_waitFillResp();
  void RL_read();
  void RL_mvStbToL1();
  void RL_clearL1Lock();
  void RL_stbRead();
  void RL_putFromProc();
 
 /* Methods */
 public:
  void METH_putFromProcData(tUWide ARG_putFromProcData_e);
  tUInt8 METH_RDY_putFromProcData();
  void METH_putFromProcInst(tUWide ARG_putFromProcInst_e);
  tUInt8 METH_RDY_putFromProcInst();
  tUInt32 METH_getToProcData();
  tUInt8 METH_RDY_getToProcData();
  tUInt32 METH_getToProcInst();
  tUInt8 METH_RDY_getToProcInst();
  tUWide METH_getToMem();
  tUInt8 METH_RDY_getToMem();
  void METH_putFromMem(tUWide ARG_putFromMem_e);
  tUInt8 METH_RDY_putFromMem();
 
 /* Reset routines */
 public:
  void reset_RST_N(tUInt8 ARG_rst_in);
 
 /* Static handles to reset routines */
 public:
 
 /* Pointers to reset fns in parent module for asserting output resets */
 private:
 
 /* Functions for the parent module to register its reset fns */
 public:
 
 /* Functions to set the elaborated clock id */
 public:
  void set_clk_0(char const *s);
 
 /* State dumping routine */
 public:
  void dump_state(unsigned int indent);
 
 /* VCD dumping routines */
 public:
  unsigned int dump_VCD_defs(unsigned int levels);
  void dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkCache &backing);
  void vcd_defs(tVCDDumpType dt, MOD_mkCache &backing);
  void vcd_prims(tVCDDumpType dt, MOD_mkCache &backing);
};

#endif /* ifndef __mkCache_h__ */
