# Davis In-Order (DINO) CPU models

This repository contains chisel implementations of the CPU models from Patterson and Hennessy's Computer Organization and Design primarily following structure from UC Davis's Computer Architecture course (ECS 154B).

Upcoming plans include a redesign in Systemverilog.
