

================================================================
== Vitis HLS Report for 'blockmatmul'
================================================================
* Date:           Wed Apr 12 06:50:51 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        LabB
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    18185|    18706|  0.182 ms|  0.187 ms|  18186|  18707|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------+--------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                             |                                                  |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                           Instance                          |                      Module                      |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------------------------------------+--------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_blockmatmul_Pipeline_1_fu_146                            |blockmatmul_Pipeline_1                            |      258|      258|  2.580 us|  2.580 us|  258|  258|       no|
        |grp_blockmatmul_Pipeline_loadA_fu_152                        |blockmatmul_Pipeline_loadA                        |      520|      520|  5.200 us|  5.200 us|  520|  520|       no|
        |grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_160  |blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2  |      259|      259|  2.590 us|  2.590 us|  259|  259|       no|
        |grp_blockmatmul_Pipeline_ps_i_fu_167                         |blockmatmul_Pipeline_ps_i                         |      273|      273|  2.730 us|  2.730 us|  273|  273|       no|
        +-------------------------------------------------------------+--------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- partialsum  |    17664|    17664|       276|          -|          -|    64|        no|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     33|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   48|    4483|   2556|    -|
|Memory           |        4|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|    216|    -|
|Register         |        -|    -|     537|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        4|   48|    5020|   2805|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|   21|       4|      5|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------+--------------------------------------------------+---------+----+------+------+-----+
    |                           Instance                          |                      Module                      | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------------------------------------------+--------------------------------------------------+---------+----+------+------+-----+
    |grp_blockmatmul_Pipeline_1_fu_146                            |blockmatmul_Pipeline_1                            |        0|   0|    11|    52|    0|
    |grp_blockmatmul_Pipeline_loadA_fu_152                        |blockmatmul_Pipeline_loadA                        |        0|   0|   511|   382|    0|
    |grp_blockmatmul_Pipeline_ps_i_fu_167                         |blockmatmul_Pipeline_ps_i                         |        0|  48|  3921|  1962|    0|
    |grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_160  |blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2  |        0|   0|    40|   160|    0|
    +-------------------------------------------------------------+--------------------------------------------------+---------+----+------+------+-----+
    |Total                                                        |                                                  |        0|  48|  4483|  2556|    0|
    +-------------------------------------------------------------+--------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------+------------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory|      Module      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+------------------+---------+---+----+-----+------+-----+------+-------------+
    |AB_U   |AB_RAM_AUTO_1R1W  |        2|  0|   0|    0|   256|   32|     1|         8192|
    |A_U    |A_RAM_AUTO_1R1W   |        2|  0|   0|    0|  1024|   32|     1|        32768|
    +-------+------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total  |                  |        4|  0|   0|    0|  1280|   64|     2|        40960|
    +-------+------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln23_fu_215_p2   |         +|   0|  0|  14|           7|           1|
    |icmp_ln13_fu_195_p2  |      icmp|   0|  0|   8|           2|           1|
    |icmp_ln23_fu_209_p2  |      icmp|   0|  0|  11|           7|           8|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  33|          16|          10|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |AB_address0  |  20|          4|    8|         32|
    |AB_ce0       |  20|          4|    1|          4|
    |AB_ce1       |   9|          2|    1|          2|
    |AB_d0        |  14|          3|   32|         96|
    |AB_we0       |  14|          3|    1|          3|
    |AB_we1       |   9|          2|    1|          2|
    |A_address0   |  14|          3|   10|         30|
    |A_ce0        |  14|          3|    1|          3|
    |A_ce1        |   9|          2|    1|          2|
    |A_we0        |   9|          2|    1|          2|
    |A_we1        |   9|          2|    1|          2|
    |Arows_read   |   9|          2|    1|          2|
    |Bcols_blk_n  |   9|          2|    1|          2|
    |ap_NS_fsm    |  48|          9|    1|          9|
    |k_fu_130     |   9|          2|    7|         14|
    +-------------+----+-----------+-----+-----------+
    |Total        | 216|         45|   68|        205|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------+----+----+-----+-----------+
    |                                   Name                                   | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                 |   8|   0|    8|          0|
    |grp_blockmatmul_Pipeline_1_fu_146_ap_start_reg                            |   1|   0|    1|          0|
    |grp_blockmatmul_Pipeline_loadA_fu_152_ap_start_reg                        |   1|   0|    1|          0|
    |grp_blockmatmul_Pipeline_ps_i_fu_167_ap_start_reg                         |   1|   0|    1|          0|
    |grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_160_ap_start_reg  |   1|   0|    1|          0|
    |k_fu_130                                                                  |   7|   0|    7|          0|
    |tmp_a_0_reg_419                                                           |  32|   0|   32|          0|
    |tmp_a_10_reg_484                                                          |  32|   0|   32|          0|
    |tmp_a_11_reg_489                                                          |  32|   0|   32|          0|
    |tmp_a_12_reg_494                                                          |  32|   0|   32|          0|
    |tmp_a_13_reg_439                                                          |  32|   0|   32|          0|
    |tmp_a_14_reg_444                                                          |  32|   0|   32|          0|
    |tmp_a_15_reg_449                                                          |  32|   0|   32|          0|
    |tmp_a_1_reg_454                                                           |  32|   0|   32|          0|
    |tmp_a_2_reg_459                                                           |  32|   0|   32|          0|
    |tmp_a_3_reg_424                                                           |  32|   0|   32|          0|
    |tmp_a_4_reg_429                                                           |  32|   0|   32|          0|
    |tmp_a_5_reg_434                                                           |  32|   0|   32|          0|
    |tmp_a_6_reg_464                                                           |  32|   0|   32|          0|
    |tmp_a_7_reg_469                                                           |  32|   0|   32|          0|
    |tmp_a_8_reg_474                                                           |  32|   0|   32|          0|
    |tmp_a_9_reg_479                                                           |  32|   0|   32|          0|
    |trunc_ln24_reg_414                                                        |   6|   0|    6|          0|
    +--------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                     | 537|   0|  537|          0|
    +--------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|   blockmatmul|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|   blockmatmul|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|   blockmatmul|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|   blockmatmul|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|   blockmatmul|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|   blockmatmul|  return value|
|Arows_dout          |   in|  512|     ap_fifo|         Arows|       pointer|
|Arows_empty_n       |   in|    1|     ap_fifo|         Arows|       pointer|
|Arows_read          |  out|    1|     ap_fifo|         Arows|       pointer|
|Bcols_dout          |   in|  512|     ap_fifo|         Bcols|       pointer|
|Bcols_empty_n       |   in|    1|     ap_fifo|         Bcols|       pointer|
|Bcols_read          |  out|    1|     ap_fifo|         Bcols|       pointer|
|ABpartial_address0  |  out|    8|   ap_memory|     ABpartial|         array|
|ABpartial_ce0       |  out|    1|   ap_memory|     ABpartial|         array|
|ABpartial_we0       |  out|    1|   ap_memory|     ABpartial|         array|
|ABpartial_d0        |  out|   32|   ap_memory|     ABpartial|         array|
|it                  |   in|   32|     ap_none|            it|        scalar|
+--------------------+-----+-----+------------+--------------+--------------+

