{
    "DESIGN_NAME": "highlight",
    "VERILOG_FILES": ["dir::highlight.sv"],
    "CLOCK_PERIOD": 100,
    "CLOCK_PORT": "clk",
    "FP_SIZING": "absolute",
    "DIE_AREA": "0 0 2500 2500",
    "SYNTH_STRATEGY": "DELAY 0",

    "pdk::sky130A": {
      "scl::sky130_fd_sc_hd": {
        "CLOCK_PERIOD": 10.0
      }
    }
  }