
Test_ICM-20602.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000053b8  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000300  08005588  08005588  00015588  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005888  08005888  000201d4  2**0
                  CONTENTS
  4 .ARM          00000008  08005888  08005888  00015888  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005890  08005890  000201d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005890  08005890  00015890  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005894  08005894  00015894  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d4  20000000  08005898  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000040  200001d8  08005a6c  000201d8  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000218  08005a6c  00020218  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000201d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009bd1  00000000  00000000  00020202  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001ec7  00000000  00000000  00029dd3  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000938  00000000  00000000  0002bca0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000830  00000000  00000000  0002c5d8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00021757  00000000  00000000  0002ce08  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00007596  00000000  00000000  0004e55f  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000a9235  00000000  00000000  00055af5  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000fed2a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003244  00000000  00000000  000feda8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001d8 	.word	0x200001d8
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08005570 	.word	0x08005570

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001dc 	.word	0x200001dc
 800020c:	08005570 	.word	0x08005570

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003fe:	f1a4 0401 	sub.w	r4, r4, #1
 8000402:	d1e9      	bne.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_uldivmod>:
 8000be8:	b953      	cbnz	r3, 8000c00 <__aeabi_uldivmod+0x18>
 8000bea:	b94a      	cbnz	r2, 8000c00 <__aeabi_uldivmod+0x18>
 8000bec:	2900      	cmp	r1, #0
 8000bee:	bf08      	it	eq
 8000bf0:	2800      	cmpeq	r0, #0
 8000bf2:	bf1c      	itt	ne
 8000bf4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000bf8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000bfc:	f000 b972 	b.w	8000ee4 <__aeabi_idiv0>
 8000c00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c08:	f000 f806 	bl	8000c18 <__udivmoddi4>
 8000c0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c14:	b004      	add	sp, #16
 8000c16:	4770      	bx	lr

08000c18 <__udivmoddi4>:
 8000c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c1c:	9e08      	ldr	r6, [sp, #32]
 8000c1e:	4604      	mov	r4, r0
 8000c20:	4688      	mov	r8, r1
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	d14b      	bne.n	8000cbe <__udivmoddi4+0xa6>
 8000c26:	428a      	cmp	r2, r1
 8000c28:	4615      	mov	r5, r2
 8000c2a:	d967      	bls.n	8000cfc <__udivmoddi4+0xe4>
 8000c2c:	fab2 f282 	clz	r2, r2
 8000c30:	b14a      	cbz	r2, 8000c46 <__udivmoddi4+0x2e>
 8000c32:	f1c2 0720 	rsb	r7, r2, #32
 8000c36:	fa01 f302 	lsl.w	r3, r1, r2
 8000c3a:	fa20 f707 	lsr.w	r7, r0, r7
 8000c3e:	4095      	lsls	r5, r2
 8000c40:	ea47 0803 	orr.w	r8, r7, r3
 8000c44:	4094      	lsls	r4, r2
 8000c46:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000c4a:	0c23      	lsrs	r3, r4, #16
 8000c4c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000c50:	fa1f fc85 	uxth.w	ip, r5
 8000c54:	fb0e 8817 	mls	r8, lr, r7, r8
 8000c58:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c5c:	fb07 f10c 	mul.w	r1, r7, ip
 8000c60:	4299      	cmp	r1, r3
 8000c62:	d909      	bls.n	8000c78 <__udivmoddi4+0x60>
 8000c64:	18eb      	adds	r3, r5, r3
 8000c66:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 8000c6a:	f080 811b 	bcs.w	8000ea4 <__udivmoddi4+0x28c>
 8000c6e:	4299      	cmp	r1, r3
 8000c70:	f240 8118 	bls.w	8000ea4 <__udivmoddi4+0x28c>
 8000c74:	3f02      	subs	r7, #2
 8000c76:	442b      	add	r3, r5
 8000c78:	1a5b      	subs	r3, r3, r1
 8000c7a:	b2a4      	uxth	r4, r4
 8000c7c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000c80:	fb0e 3310 	mls	r3, lr, r0, r3
 8000c84:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c88:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c8c:	45a4      	cmp	ip, r4
 8000c8e:	d909      	bls.n	8000ca4 <__udivmoddi4+0x8c>
 8000c90:	192c      	adds	r4, r5, r4
 8000c92:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000c96:	f080 8107 	bcs.w	8000ea8 <__udivmoddi4+0x290>
 8000c9a:	45a4      	cmp	ip, r4
 8000c9c:	f240 8104 	bls.w	8000ea8 <__udivmoddi4+0x290>
 8000ca0:	3802      	subs	r0, #2
 8000ca2:	442c      	add	r4, r5
 8000ca4:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000ca8:	eba4 040c 	sub.w	r4, r4, ip
 8000cac:	2700      	movs	r7, #0
 8000cae:	b11e      	cbz	r6, 8000cb8 <__udivmoddi4+0xa0>
 8000cb0:	40d4      	lsrs	r4, r2
 8000cb2:	2300      	movs	r3, #0
 8000cb4:	e9c6 4300 	strd	r4, r3, [r6]
 8000cb8:	4639      	mov	r1, r7
 8000cba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cbe:	428b      	cmp	r3, r1
 8000cc0:	d909      	bls.n	8000cd6 <__udivmoddi4+0xbe>
 8000cc2:	2e00      	cmp	r6, #0
 8000cc4:	f000 80eb 	beq.w	8000e9e <__udivmoddi4+0x286>
 8000cc8:	2700      	movs	r7, #0
 8000cca:	e9c6 0100 	strd	r0, r1, [r6]
 8000cce:	4638      	mov	r0, r7
 8000cd0:	4639      	mov	r1, r7
 8000cd2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cd6:	fab3 f783 	clz	r7, r3
 8000cda:	2f00      	cmp	r7, #0
 8000cdc:	d147      	bne.n	8000d6e <__udivmoddi4+0x156>
 8000cde:	428b      	cmp	r3, r1
 8000ce0:	d302      	bcc.n	8000ce8 <__udivmoddi4+0xd0>
 8000ce2:	4282      	cmp	r2, r0
 8000ce4:	f200 80fa 	bhi.w	8000edc <__udivmoddi4+0x2c4>
 8000ce8:	1a84      	subs	r4, r0, r2
 8000cea:	eb61 0303 	sbc.w	r3, r1, r3
 8000cee:	2001      	movs	r0, #1
 8000cf0:	4698      	mov	r8, r3
 8000cf2:	2e00      	cmp	r6, #0
 8000cf4:	d0e0      	beq.n	8000cb8 <__udivmoddi4+0xa0>
 8000cf6:	e9c6 4800 	strd	r4, r8, [r6]
 8000cfa:	e7dd      	b.n	8000cb8 <__udivmoddi4+0xa0>
 8000cfc:	b902      	cbnz	r2, 8000d00 <__udivmoddi4+0xe8>
 8000cfe:	deff      	udf	#255	; 0xff
 8000d00:	fab2 f282 	clz	r2, r2
 8000d04:	2a00      	cmp	r2, #0
 8000d06:	f040 808f 	bne.w	8000e28 <__udivmoddi4+0x210>
 8000d0a:	1b49      	subs	r1, r1, r5
 8000d0c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d10:	fa1f f885 	uxth.w	r8, r5
 8000d14:	2701      	movs	r7, #1
 8000d16:	fbb1 fcfe 	udiv	ip, r1, lr
 8000d1a:	0c23      	lsrs	r3, r4, #16
 8000d1c:	fb0e 111c 	mls	r1, lr, ip, r1
 8000d20:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d24:	fb08 f10c 	mul.w	r1, r8, ip
 8000d28:	4299      	cmp	r1, r3
 8000d2a:	d907      	bls.n	8000d3c <__udivmoddi4+0x124>
 8000d2c:	18eb      	adds	r3, r5, r3
 8000d2e:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000d32:	d202      	bcs.n	8000d3a <__udivmoddi4+0x122>
 8000d34:	4299      	cmp	r1, r3
 8000d36:	f200 80cd 	bhi.w	8000ed4 <__udivmoddi4+0x2bc>
 8000d3a:	4684      	mov	ip, r0
 8000d3c:	1a59      	subs	r1, r3, r1
 8000d3e:	b2a3      	uxth	r3, r4
 8000d40:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d44:	fb0e 1410 	mls	r4, lr, r0, r1
 8000d48:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000d4c:	fb08 f800 	mul.w	r8, r8, r0
 8000d50:	45a0      	cmp	r8, r4
 8000d52:	d907      	bls.n	8000d64 <__udivmoddi4+0x14c>
 8000d54:	192c      	adds	r4, r5, r4
 8000d56:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000d5a:	d202      	bcs.n	8000d62 <__udivmoddi4+0x14a>
 8000d5c:	45a0      	cmp	r8, r4
 8000d5e:	f200 80b6 	bhi.w	8000ece <__udivmoddi4+0x2b6>
 8000d62:	4618      	mov	r0, r3
 8000d64:	eba4 0408 	sub.w	r4, r4, r8
 8000d68:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d6c:	e79f      	b.n	8000cae <__udivmoddi4+0x96>
 8000d6e:	f1c7 0c20 	rsb	ip, r7, #32
 8000d72:	40bb      	lsls	r3, r7
 8000d74:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000d78:	ea4e 0e03 	orr.w	lr, lr, r3
 8000d7c:	fa01 f407 	lsl.w	r4, r1, r7
 8000d80:	fa20 f50c 	lsr.w	r5, r0, ip
 8000d84:	fa21 f30c 	lsr.w	r3, r1, ip
 8000d88:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000d8c:	4325      	orrs	r5, r4
 8000d8e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000d92:	0c2c      	lsrs	r4, r5, #16
 8000d94:	fb08 3319 	mls	r3, r8, r9, r3
 8000d98:	fa1f fa8e 	uxth.w	sl, lr
 8000d9c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000da0:	fb09 f40a 	mul.w	r4, r9, sl
 8000da4:	429c      	cmp	r4, r3
 8000da6:	fa02 f207 	lsl.w	r2, r2, r7
 8000daa:	fa00 f107 	lsl.w	r1, r0, r7
 8000dae:	d90b      	bls.n	8000dc8 <__udivmoddi4+0x1b0>
 8000db0:	eb1e 0303 	adds.w	r3, lr, r3
 8000db4:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000db8:	f080 8087 	bcs.w	8000eca <__udivmoddi4+0x2b2>
 8000dbc:	429c      	cmp	r4, r3
 8000dbe:	f240 8084 	bls.w	8000eca <__udivmoddi4+0x2b2>
 8000dc2:	f1a9 0902 	sub.w	r9, r9, #2
 8000dc6:	4473      	add	r3, lr
 8000dc8:	1b1b      	subs	r3, r3, r4
 8000dca:	b2ad      	uxth	r5, r5
 8000dcc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000dd0:	fb08 3310 	mls	r3, r8, r0, r3
 8000dd4:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000dd8:	fb00 fa0a 	mul.w	sl, r0, sl
 8000ddc:	45a2      	cmp	sl, r4
 8000dde:	d908      	bls.n	8000df2 <__udivmoddi4+0x1da>
 8000de0:	eb1e 0404 	adds.w	r4, lr, r4
 8000de4:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000de8:	d26b      	bcs.n	8000ec2 <__udivmoddi4+0x2aa>
 8000dea:	45a2      	cmp	sl, r4
 8000dec:	d969      	bls.n	8000ec2 <__udivmoddi4+0x2aa>
 8000dee:	3802      	subs	r0, #2
 8000df0:	4474      	add	r4, lr
 8000df2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000df6:	fba0 8902 	umull	r8, r9, r0, r2
 8000dfa:	eba4 040a 	sub.w	r4, r4, sl
 8000dfe:	454c      	cmp	r4, r9
 8000e00:	46c2      	mov	sl, r8
 8000e02:	464b      	mov	r3, r9
 8000e04:	d354      	bcc.n	8000eb0 <__udivmoddi4+0x298>
 8000e06:	d051      	beq.n	8000eac <__udivmoddi4+0x294>
 8000e08:	2e00      	cmp	r6, #0
 8000e0a:	d069      	beq.n	8000ee0 <__udivmoddi4+0x2c8>
 8000e0c:	ebb1 050a 	subs.w	r5, r1, sl
 8000e10:	eb64 0403 	sbc.w	r4, r4, r3
 8000e14:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000e18:	40fd      	lsrs	r5, r7
 8000e1a:	40fc      	lsrs	r4, r7
 8000e1c:	ea4c 0505 	orr.w	r5, ip, r5
 8000e20:	e9c6 5400 	strd	r5, r4, [r6]
 8000e24:	2700      	movs	r7, #0
 8000e26:	e747      	b.n	8000cb8 <__udivmoddi4+0xa0>
 8000e28:	f1c2 0320 	rsb	r3, r2, #32
 8000e2c:	fa20 f703 	lsr.w	r7, r0, r3
 8000e30:	4095      	lsls	r5, r2
 8000e32:	fa01 f002 	lsl.w	r0, r1, r2
 8000e36:	fa21 f303 	lsr.w	r3, r1, r3
 8000e3a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000e3e:	4338      	orrs	r0, r7
 8000e40:	0c01      	lsrs	r1, r0, #16
 8000e42:	fbb3 f7fe 	udiv	r7, r3, lr
 8000e46:	fa1f f885 	uxth.w	r8, r5
 8000e4a:	fb0e 3317 	mls	r3, lr, r7, r3
 8000e4e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e52:	fb07 f308 	mul.w	r3, r7, r8
 8000e56:	428b      	cmp	r3, r1
 8000e58:	fa04 f402 	lsl.w	r4, r4, r2
 8000e5c:	d907      	bls.n	8000e6e <__udivmoddi4+0x256>
 8000e5e:	1869      	adds	r1, r5, r1
 8000e60:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 8000e64:	d22f      	bcs.n	8000ec6 <__udivmoddi4+0x2ae>
 8000e66:	428b      	cmp	r3, r1
 8000e68:	d92d      	bls.n	8000ec6 <__udivmoddi4+0x2ae>
 8000e6a:	3f02      	subs	r7, #2
 8000e6c:	4429      	add	r1, r5
 8000e6e:	1acb      	subs	r3, r1, r3
 8000e70:	b281      	uxth	r1, r0
 8000e72:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e76:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e7a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e7e:	fb00 f308 	mul.w	r3, r0, r8
 8000e82:	428b      	cmp	r3, r1
 8000e84:	d907      	bls.n	8000e96 <__udivmoddi4+0x27e>
 8000e86:	1869      	adds	r1, r5, r1
 8000e88:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000e8c:	d217      	bcs.n	8000ebe <__udivmoddi4+0x2a6>
 8000e8e:	428b      	cmp	r3, r1
 8000e90:	d915      	bls.n	8000ebe <__udivmoddi4+0x2a6>
 8000e92:	3802      	subs	r0, #2
 8000e94:	4429      	add	r1, r5
 8000e96:	1ac9      	subs	r1, r1, r3
 8000e98:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000e9c:	e73b      	b.n	8000d16 <__udivmoddi4+0xfe>
 8000e9e:	4637      	mov	r7, r6
 8000ea0:	4630      	mov	r0, r6
 8000ea2:	e709      	b.n	8000cb8 <__udivmoddi4+0xa0>
 8000ea4:	4607      	mov	r7, r0
 8000ea6:	e6e7      	b.n	8000c78 <__udivmoddi4+0x60>
 8000ea8:	4618      	mov	r0, r3
 8000eaa:	e6fb      	b.n	8000ca4 <__udivmoddi4+0x8c>
 8000eac:	4541      	cmp	r1, r8
 8000eae:	d2ab      	bcs.n	8000e08 <__udivmoddi4+0x1f0>
 8000eb0:	ebb8 0a02 	subs.w	sl, r8, r2
 8000eb4:	eb69 020e 	sbc.w	r2, r9, lr
 8000eb8:	3801      	subs	r0, #1
 8000eba:	4613      	mov	r3, r2
 8000ebc:	e7a4      	b.n	8000e08 <__udivmoddi4+0x1f0>
 8000ebe:	4660      	mov	r0, ip
 8000ec0:	e7e9      	b.n	8000e96 <__udivmoddi4+0x27e>
 8000ec2:	4618      	mov	r0, r3
 8000ec4:	e795      	b.n	8000df2 <__udivmoddi4+0x1da>
 8000ec6:	4667      	mov	r7, ip
 8000ec8:	e7d1      	b.n	8000e6e <__udivmoddi4+0x256>
 8000eca:	4681      	mov	r9, r0
 8000ecc:	e77c      	b.n	8000dc8 <__udivmoddi4+0x1b0>
 8000ece:	3802      	subs	r0, #2
 8000ed0:	442c      	add	r4, r5
 8000ed2:	e747      	b.n	8000d64 <__udivmoddi4+0x14c>
 8000ed4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ed8:	442b      	add	r3, r5
 8000eda:	e72f      	b.n	8000d3c <__udivmoddi4+0x124>
 8000edc:	4638      	mov	r0, r7
 8000ede:	e708      	b.n	8000cf2 <__udivmoddi4+0xda>
 8000ee0:	4637      	mov	r7, r6
 8000ee2:	e6e9      	b.n	8000cb8 <__udivmoddi4+0xa0>

08000ee4 <__aeabi_idiv0>:
 8000ee4:	4770      	bx	lr
 8000ee6:	bf00      	nop

08000ee8 <LL_GPIO_SetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8000ee8:	b480      	push	{r7}
 8000eea:	b083      	sub	sp, #12
 8000eec:	af00      	add	r7, sp, #0
 8000eee:	6078      	str	r0, [r7, #4]
 8000ef0:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8000ef2:	683a      	ldr	r2, [r7, #0]
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	619a      	str	r2, [r3, #24]
}
 8000ef8:	bf00      	nop
 8000efa:	370c      	adds	r7, #12
 8000efc:	46bd      	mov	sp, r7
 8000efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f02:	4770      	bx	lr

08000f04 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8000f04:	b480      	push	{r7}
 8000f06:	b083      	sub	sp, #12
 8000f08:	af00      	add	r7, sp, #0
 8000f0a:	6078      	str	r0, [r7, #4]
 8000f0c:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 8000f0e:	683b      	ldr	r3, [r7, #0]
 8000f10:	041a      	lsls	r2, r3, #16
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	619a      	str	r2, [r3, #24]
}
 8000f16:	bf00      	nop
 8000f18:	370c      	adds	r7, #12
 8000f1a:	46bd      	mov	sp, r7
 8000f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f20:	4770      	bx	lr

08000f22 <LL_SPI_Enable>:
  * @rmtoll CR1          SPE           LL_SPI_Enable
  * @param  SPIx SPI Instance
  * @retval None
  */
__STATIC_INLINE void LL_SPI_Enable(SPI_TypeDef *SPIx)
{
 8000f22:	b480      	push	{r7}
 8000f24:	b083      	sub	sp, #12
 8000f26:	af00      	add	r7, sp, #0
 8000f28:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR1, SPI_CR1_SPE);
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	681b      	ldr	r3, [r3, #0]
 8000f2e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	601a      	str	r2, [r3, #0]
}
 8000f36:	bf00      	nop
 8000f38:	370c      	adds	r7, #12
 8000f3a:	46bd      	mov	sp, r7
 8000f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f40:	4770      	bx	lr

08000f42 <LL_SPI_Disable>:
  * @rmtoll CR1          SPE           LL_SPI_Disable
  * @param  SPIx SPI Instance
  * @retval None
  */
__STATIC_INLINE void LL_SPI_Disable(SPI_TypeDef *SPIx)
{
 8000f42:	b480      	push	{r7}
 8000f44:	b083      	sub	sp, #12
 8000f46:	af00      	add	r7, sp, #0
 8000f48:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(SPIx->CR1, SPI_CR1_SPE);
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	681b      	ldr	r3, [r3, #0]
 8000f4e:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	601a      	str	r2, [r3, #0]
}
 8000f56:	bf00      	nop
 8000f58:	370c      	adds	r7, #12
 8000f5a:	46bd      	mov	sp, r7
 8000f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f60:	4770      	bx	lr

08000f62 <LL_SPI_IsActiveFlag_RXNE>:
  * @rmtoll SR           RXNE          LL_SPI_IsActiveFlag_RXNE
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_RXNE(SPI_TypeDef *SPIx)
{
 8000f62:	b480      	push	{r7}
 8000f64:	b083      	sub	sp, #12
 8000f66:	af00      	add	r7, sp, #0
 8000f68:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	689b      	ldr	r3, [r3, #8]
 8000f6e:	f003 0301 	and.w	r3, r3, #1
 8000f72:	2b01      	cmp	r3, #1
 8000f74:	d101      	bne.n	8000f7a <LL_SPI_IsActiveFlag_RXNE+0x18>
 8000f76:	2301      	movs	r3, #1
 8000f78:	e000      	b.n	8000f7c <LL_SPI_IsActiveFlag_RXNE+0x1a>
 8000f7a:	2300      	movs	r3, #0
}
 8000f7c:	4618      	mov	r0, r3
 8000f7e:	370c      	adds	r7, #12
 8000f80:	46bd      	mov	sp, r7
 8000f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f86:	4770      	bx	lr

08000f88 <LL_SPI_IsActiveFlag_TXE>:
  * @rmtoll SR           TXE           LL_SPI_IsActiveFlag_TXE
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_TXE(SPI_TypeDef *SPIx)
{
 8000f88:	b480      	push	{r7}
 8000f8a:	b083      	sub	sp, #12
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	689b      	ldr	r3, [r3, #8]
 8000f94:	f003 0302 	and.w	r3, r3, #2
 8000f98:	2b02      	cmp	r3, #2
 8000f9a:	d101      	bne.n	8000fa0 <LL_SPI_IsActiveFlag_TXE+0x18>
 8000f9c:	2301      	movs	r3, #1
 8000f9e:	e000      	b.n	8000fa2 <LL_SPI_IsActiveFlag_TXE+0x1a>
 8000fa0:	2300      	movs	r3, #0
}
 8000fa2:	4618      	mov	r0, r3
 8000fa4:	370c      	adds	r7, #12
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fac:	4770      	bx	lr

08000fae <LL_SPI_ReceiveData8>:
  * @rmtoll DR           DR            LL_SPI_ReceiveData8
  * @param  SPIx SPI Instance
  * @retval RxData Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_SPI_ReceiveData8(SPI_TypeDef *SPIx)
{
 8000fae:	b480      	push	{r7}
 8000fb0:	b083      	sub	sp, #12
 8000fb2:	af00      	add	r7, sp, #0
 8000fb4:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_REG(SPIx->DR));
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	68db      	ldr	r3, [r3, #12]
 8000fba:	b2db      	uxtb	r3, r3
}
 8000fbc:	4618      	mov	r0, r3
 8000fbe:	370c      	adds	r7, #12
 8000fc0:	46bd      	mov	sp, r7
 8000fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc6:	4770      	bx	lr

08000fc8 <LL_SPI_TransmitData8>:
  * @param  SPIx SPI Instance
  * @param  TxData Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_SPI_TransmitData8(SPI_TypeDef *SPIx, uint8_t TxData)
{
 8000fc8:	b480      	push	{r7}
 8000fca:	b085      	sub	sp, #20
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	6078      	str	r0, [r7, #4]
 8000fd0:	460b      	mov	r3, r1
 8000fd2:	70fb      	strb	r3, [r7, #3]
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SPIx->DR);
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	330c      	adds	r3, #12
 8000fd8:	60fb      	str	r3, [r7, #12]
  *spidr = TxData;
 8000fda:	68fb      	ldr	r3, [r7, #12]
 8000fdc:	78fa      	ldrb	r2, [r7, #3]
 8000fde:	701a      	strb	r2, [r3, #0]
#else
  *((__IO uint8_t *)&SPIx->DR) = TxData;
#endif /* __GNUC__ */
}
 8000fe0:	bf00      	nop
 8000fe2:	3714      	adds	r7, #20
 8000fe4:	46bd      	mov	sp, r7
 8000fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fea:	4770      	bx	lr

08000fec <_ZN9ICM_20602C1ENS_10CommMode_tE>:
/*
 * Public member function
 */

//Constructor
ICM_20602::ICM_20602(ICM_20602::CommMode_t enCommMode)
 8000fec:	b480      	push	{r7}
 8000fee:	b083      	sub	sp, #12
 8000ff0:	af00      	add	r7, sp, #0
 8000ff2:	6078      	str	r0, [r7, #4]
 8000ff4:	460b      	mov	r3, r1
 8000ff6:	70fb      	strb	r3, [r7, #3]
{
	this->enCommMode = enCommMode;
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	78fa      	ldrb	r2, [r7, #3]
 8000ffc:	701a      	strb	r2, [r3, #0]
}
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	4618      	mov	r0, r3
 8001002:	370c      	adds	r7, #12
 8001004:	46bd      	mov	sp, r7
 8001006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800100a:	4770      	bx	lr

0800100c <_ZN9ICM_2060210SetSPIPortEP11SPI_TypeDefP12GPIO_TypeDefm>:
{
	//do nothing
}

bool ICM_20602::SetSPIPort(SPI_TypeDef *pSPIx, GPIO_TypeDef *pSPI_CS_GPIOx, uint32_t SPI_CS_PINx)
{
 800100c:	b580      	push	{r7, lr}
 800100e:	b084      	sub	sp, #16
 8001010:	af00      	add	r7, sp, #0
 8001012:	60f8      	str	r0, [r7, #12]
 8001014:	60b9      	str	r1, [r7, #8]
 8001016:	607a      	str	r2, [r7, #4]
 8001018:	603b      	str	r3, [r7, #0]
	if(ICM_20602::EN_COMM_MODE_SPI != enCommMode){
 800101a:	68fb      	ldr	r3, [r7, #12]
 800101c:	781b      	ldrb	r3, [r3, #0]
 800101e:	2b00      	cmp	r3, #0
 8001020:	d001      	beq.n	8001026 <_ZN9ICM_2060210SetSPIPortEP11SPI_TypeDefP12GPIO_TypeDefm+0x1a>
		return false;
 8001022:	2300      	movs	r3, #0
 8001024:	e01e      	b.n	8001064 <_ZN9ICM_2060210SetSPIPortEP11SPI_TypeDefP12GPIO_TypeDefm+0x58>
	}

	if(NULL == pSPIx){
 8001026:	68bb      	ldr	r3, [r7, #8]
 8001028:	2b00      	cmp	r3, #0
 800102a:	d101      	bne.n	8001030 <_ZN9ICM_2060210SetSPIPortEP11SPI_TypeDefP12GPIO_TypeDefm+0x24>
		return false;
 800102c:	2300      	movs	r3, #0
 800102e:	e019      	b.n	8001064 <_ZN9ICM_2060210SetSPIPortEP11SPI_TypeDefP12GPIO_TypeDefm+0x58>
	}
	this->pSPIx = pSPIx;
 8001030:	68fb      	ldr	r3, [r7, #12]
 8001032:	68ba      	ldr	r2, [r7, #8]
 8001034:	605a      	str	r2, [r3, #4]

	if(NULL == pSPI_CS_GPIOx){
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	2b00      	cmp	r3, #0
 800103a:	d101      	bne.n	8001040 <_ZN9ICM_2060210SetSPIPortEP11SPI_TypeDefP12GPIO_TypeDefm+0x34>
		return false;
 800103c:	2300      	movs	r3, #0
 800103e:	e011      	b.n	8001064 <_ZN9ICM_2060210SetSPIPortEP11SPI_TypeDefP12GPIO_TypeDefm+0x58>
	}
	this->pSPI_CS_GPIOx = pSPI_CS_GPIOx;
 8001040:	68fb      	ldr	r3, [r7, #12]
 8001042:	687a      	ldr	r2, [r7, #4]
 8001044:	609a      	str	r2, [r3, #8]
	this->SPI_CS_PINx = SPI_CS_PINx;
 8001046:	68fb      	ldr	r3, [r7, #12]
 8001048:	683a      	ldr	r2, [r7, #0]
 800104a:	60da      	str	r2, [r3, #12]

	LL_GPIO_SetOutputPin(this->pSPI_CS_GPIOx, this->SPI_CS_PINx);
 800104c:	68fb      	ldr	r3, [r7, #12]
 800104e:	689a      	ldr	r2, [r3, #8]
 8001050:	68fb      	ldr	r3, [r7, #12]
 8001052:	68db      	ldr	r3, [r3, #12]
 8001054:	4619      	mov	r1, r3
 8001056:	4610      	mov	r0, r2
 8001058:	f7ff ff46 	bl	8000ee8 <LL_GPIO_SetOutputPin>
	LL_SPI_Disable(pSPIx);
 800105c:	68b8      	ldr	r0, [r7, #8]
 800105e:	f7ff ff70 	bl	8000f42 <LL_SPI_Disable>

	return true;
 8001062:	2301      	movs	r3, #1
}
 8001064:	4618      	mov	r0, r3
 8001066:	3710      	adds	r7, #16
 8001068:	46bd      	mov	sp, r7
 800106a:	bd80      	pop	{r7, pc}

0800106c <_ZN9ICM_206025SetupEv>:
{
	return true;
}

void ICM_20602::Setup()
{
 800106c:	b580      	push	{r7, lr}
 800106e:	b082      	sub	sp, #8
 8001070:	af00      	add	r7, sp, #0
 8001072:	6078      	str	r0, [r7, #4]
	SystickTimer_DelayMS(500);
 8001074:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001078:	f000 f982 	bl	8001380 <SystickTimer_DelayMS>
	LL_SPI_Enable(pSPIx);
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	685b      	ldr	r3, [r3, #4]
 8001080:	4618      	mov	r0, r3
 8001082:	f7ff ff4e 	bl	8000f22 <LL_SPI_Enable>

#ifdef DEBUG
	printf("Who am I : 0x%x\n", ReadRegister(EN_REG_ADDR_WHO_AM_I));
 8001086:	2175      	movs	r1, #117	; 0x75
 8001088:	6878      	ldr	r0, [r7, #4]
 800108a:	f000 f875 	bl	8001178 <_ZN9ICM_2060212ReadRegisterENS_17RegisterAddress_tE>
 800108e:	4603      	mov	r3, r0
 8001090:	4619      	mov	r1, r3
 8001092:	4815      	ldr	r0, [pc, #84]	; (80010e8 <_ZN9ICM_206025SetupEv+0x7c>)
 8001094:	f002 fb9c 	bl	80037d0 <iprintf>

#endif
	WriteRegister(EN_REG_ADDR_PWR_MGMT_1, 0x80);	//b10000000 = Device Reset
 8001098:	2280      	movs	r2, #128	; 0x80
 800109a:	216b      	movs	r1, #107	; 0x6b
 800109c:	6878      	ldr	r0, [r7, #4]
 800109e:	f000 f83f 	bl	8001120 <_ZN9ICM_2060213WriteRegisterENS_17RegisterAddress_tEh>
	SystickTimer_DelayMS(50);
 80010a2:	2032      	movs	r0, #50	; 0x32
 80010a4:	f000 f96c 	bl	8001380 <SystickTimer_DelayMS>

	WriteRegister(EN_REG_ADDR_PWR_MGMT_1, 0x01);
 80010a8:	2201      	movs	r2, #1
 80010aa:	216b      	movs	r1, #107	; 0x6b
 80010ac:	6878      	ldr	r0, [r7, #4]
 80010ae:	f000 f837 	bl	8001120 <_ZN9ICM_2060213WriteRegisterENS_17RegisterAddress_tEh>
	SystickTimer_DelayMS(50);
 80010b2:	2032      	movs	r0, #50	; 0x32
 80010b4:	f000 f964 	bl	8001380 <SystickTimer_DelayMS>

	WriteRegister(EN_REG_ADDR_PWR_MGMT_2, 0x00);
 80010b8:	2200      	movs	r2, #0
 80010ba:	216c      	movs	r1, #108	; 0x6c
 80010bc:	6878      	ldr	r0, [r7, #4]
 80010be:	f000 f82f 	bl	8001120 <_ZN9ICM_2060213WriteRegisterENS_17RegisterAddress_tEh>
	SystickTimer_DelayMS(50);
 80010c2:	2032      	movs	r0, #50	; 0x32
 80010c4:	f000 f95c 	bl	8001380 <SystickTimer_DelayMS>

	WriteRegister(EN_REG_ADDR_I2C_IF, 0x40);
 80010c8:	2240      	movs	r2, #64	; 0x40
 80010ca:	2170      	movs	r1, #112	; 0x70
 80010cc:	6878      	ldr	r0, [r7, #4]
 80010ce:	f000 f827 	bl	8001120 <_ZN9ICM_2060213WriteRegisterENS_17RegisterAddress_tEh>
	SystickTimer_DelayMS(50);
 80010d2:	2032      	movs	r0, #50	; 0x32
 80010d4:	f000 f954 	bl	8001380 <SystickTimer_DelayMS>

	//printf("Device Reset : 0x%x\n", ReadRegister(EN_REG_ADDR_PWR_MGMT_1));
	SystickTimer_DelayMS(500);
 80010d8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80010dc:	f000 f950 	bl	8001380 <SystickTimer_DelayMS>
}
 80010e0:	bf00      	nop
 80010e2:	3708      	adds	r7, #8
 80010e4:	46bd      	mov	sp, r7
 80010e6:	bd80      	pop	{r7, pc}
 80010e8:	08005588 	.word	0x08005588

080010ec <_ZN9ICM_206026UpdateEv>:
bool ICM_20602::IsConnected()
{
	return true;
}
void ICM_20602::Update()
{
 80010ec:	b590      	push	{r4, r7, lr}
 80010ee:	b083      	sub	sp, #12
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	6078      	str	r0, [r7, #4]
#ifdef DEBUG
	//printf("Who am I : 0x%x\n", ReadRegister(EN_REG_ADDR_WHO_AM_I));
	printf("GyroZ:0x%x, 0x%x\n", ReadRegister(EN_REG_ADDR_GYRO_ZOUT_H), ReadRegister(EN_REG_ADDR_GYRO_ZOUT_L));
 80010f4:	2147      	movs	r1, #71	; 0x47
 80010f6:	6878      	ldr	r0, [r7, #4]
 80010f8:	f000 f83e 	bl	8001178 <_ZN9ICM_2060212ReadRegisterENS_17RegisterAddress_tE>
 80010fc:	4603      	mov	r3, r0
 80010fe:	461c      	mov	r4, r3
 8001100:	2148      	movs	r1, #72	; 0x48
 8001102:	6878      	ldr	r0, [r7, #4]
 8001104:	f000 f838 	bl	8001178 <_ZN9ICM_2060212ReadRegisterENS_17RegisterAddress_tE>
 8001108:	4603      	mov	r3, r0
 800110a:	461a      	mov	r2, r3
 800110c:	4621      	mov	r1, r4
 800110e:	4803      	ldr	r0, [pc, #12]	; (800111c <_ZN9ICM_206026UpdateEv+0x30>)
 8001110:	f002 fb5e 	bl	80037d0 <iprintf>
	//printf("Cycle : %d,", (u8ReadData & 0x20) >> 5);
	//printf("Gyro_standby : %d,", (u8ReadData & 0x10) >> 4);
	//printf("Temp_dis : %d,", (u8ReadData & 0x08) >> 3);
	//printf("clksel : %d\n,", (u8ReadData & 0x07));
#endif
}
 8001114:	bf00      	nop
 8001116:	370c      	adds	r7, #12
 8001118:	46bd      	mov	sp, r7
 800111a:	bd90      	pop	{r4, r7, pc}
 800111c:	0800559c 	.word	0x0800559c

08001120 <_ZN9ICM_2060213WriteRegisterENS_17RegisterAddress_tEh>:

//Private member function
void ICM_20602::WriteRegister(ICM_20602::RegisterAddress_t enAddr, uint8_t u8WriteData)
{
 8001120:	b580      	push	{r7, lr}
 8001122:	b084      	sub	sp, #16
 8001124:	af00      	add	r7, sp, #0
 8001126:	6078      	str	r0, [r7, #4]
 8001128:	460b      	mov	r3, r1
 800112a:	70fb      	strb	r3, [r7, #3]
 800112c:	4613      	mov	r3, r2
 800112e:	70bb      	strb	r3, [r7, #2]
	//SPI Mode
	uint8_t u8TxData[2] = {0x00, 0x00};
 8001130:	2300      	movs	r3, #0
 8001132:	733b      	strb	r3, [r7, #12]
 8001134:	2300      	movs	r3, #0
 8001136:	737b      	strb	r3, [r7, #13]
	uint8_t u8RxData[2] = {0x00, 0x00};
 8001138:	2300      	movs	r3, #0
 800113a:	723b      	strb	r3, [r7, #8]
 800113c:	2300      	movs	r3, #0
 800113e:	727b      	strb	r3, [r7, #9]

	switch(enCommMode){
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	781b      	ldrb	r3, [r3, #0]
 8001144:	2b00      	cmp	r3, #0
 8001146:	d002      	beq.n	800114e <_ZN9ICM_2060213WriteRegisterENS_17RegisterAddress_tEh+0x2e>
 8001148:	2b01      	cmp	r3, #1
 800114a:	d010      	beq.n	800116e <_ZN9ICM_2060213WriteRegisterENS_17RegisterAddress_tEh+0x4e>
		//TODO : 
		//CommunicateI2CMode(...);
		break;
	default:
		//do nothing
		break;
 800114c:	e010      	b.n	8001170 <_ZN9ICM_2060213WriteRegisterENS_17RegisterAddress_tEh+0x50>
		u8TxData[0] = (uint8_t)enAddr & 0x7F;	//7bit0
 800114e:	78fb      	ldrb	r3, [r7, #3]
 8001150:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001154:	b2db      	uxtb	r3, r3
 8001156:	733b      	strb	r3, [r7, #12]
		u8TxData[1] = u8WriteData;		//
 8001158:	78bb      	ldrb	r3, [r7, #2]
 800115a:	737b      	strb	r3, [r7, #13]
		CommunicateSPIMode(u8TxData, u8RxData, sizeof(u8TxData)/sizeof(uint8_t));
 800115c:	f107 0208 	add.w	r2, r7, #8
 8001160:	f107 010c 	add.w	r1, r7, #12
 8001164:	2302      	movs	r3, #2
 8001166:	6878      	ldr	r0, [r7, #4]
 8001168:	f000 f833 	bl	80011d2 <_ZN9ICM_2060218CommunicateSPIModeEPhS0_t>
		break;
 800116c:	e000      	b.n	8001170 <_ZN9ICM_2060213WriteRegisterENS_17RegisterAddress_tEh+0x50>
		break;
 800116e:	bf00      	nop
	}
}
 8001170:	bf00      	nop
 8001172:	3710      	adds	r7, #16
 8001174:	46bd      	mov	sp, r7
 8001176:	bd80      	pop	{r7, pc}

08001178 <_ZN9ICM_2060212ReadRegisterENS_17RegisterAddress_tE>:

uint8_t ICM_20602::ReadRegister(ICM_20602::RegisterAddress_t enAddr)
{
 8001178:	b580      	push	{r7, lr}
 800117a:	b084      	sub	sp, #16
 800117c:	af00      	add	r7, sp, #0
 800117e:	6078      	str	r0, [r7, #4]
 8001180:	460b      	mov	r3, r1
 8001182:	70fb      	strb	r3, [r7, #3]
	uint8_t u8ReadData = 0x00;
 8001184:	2300      	movs	r3, #0
 8001186:	73fb      	strb	r3, [r7, #15]
	uint8_t u8TxData[2] = {0x00, 0x00};
 8001188:	2300      	movs	r3, #0
 800118a:	733b      	strb	r3, [r7, #12]
 800118c:	2300      	movs	r3, #0
 800118e:	737b      	strb	r3, [r7, #13]
	uint8_t u8RxData[2] = {0x00, 0x00};
 8001190:	2300      	movs	r3, #0
 8001192:	723b      	strb	r3, [r7, #8]
 8001194:	2300      	movs	r3, #0
 8001196:	727b      	strb	r3, [r7, #9]

	switch(enCommMode){
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	781b      	ldrb	r3, [r3, #0]
 800119c:	2b00      	cmp	r3, #0
 800119e:	d002      	beq.n	80011a6 <_ZN9ICM_2060212ReadRegisterENS_17RegisterAddress_tE+0x2e>
 80011a0:	2b01      	cmp	r3, #1
 80011a2:	d010      	beq.n	80011c6 <_ZN9ICM_2060212ReadRegisterENS_17RegisterAddress_tE+0x4e>
		//TODO : 
		//CommunicateI2CMode(...);
		break;
	default:
		//do nothing
		break;
 80011a4:	e010      	b.n	80011c8 <_ZN9ICM_2060212ReadRegisterENS_17RegisterAddress_tE+0x50>
		u8TxData[0] = (uint8_t)enAddr | 0x80;	//7bit1
 80011a6:	78fb      	ldrb	r3, [r7, #3]
 80011a8:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80011ac:	b2db      	uxtb	r3, r3
 80011ae:	733b      	strb	r3, [r7, #12]
		CommunicateSPIMode(u8TxData, u8RxData, 2);
 80011b0:	f107 0208 	add.w	r2, r7, #8
 80011b4:	f107 010c 	add.w	r1, r7, #12
 80011b8:	2302      	movs	r3, #2
 80011ba:	6878      	ldr	r0, [r7, #4]
 80011bc:	f000 f809 	bl	80011d2 <_ZN9ICM_2060218CommunicateSPIModeEPhS0_t>
		u8ReadData = u8RxData[1];
 80011c0:	7a7b      	ldrb	r3, [r7, #9]
 80011c2:	73fb      	strb	r3, [r7, #15]
		break;
 80011c4:	e000      	b.n	80011c8 <_ZN9ICM_2060212ReadRegisterENS_17RegisterAddress_tE+0x50>
		break;
 80011c6:	bf00      	nop
	}

	return u8ReadData;
 80011c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80011ca:	4618      	mov	r0, r3
 80011cc:	3710      	adds	r7, #16
 80011ce:	46bd      	mov	sp, r7
 80011d0:	bd80      	pop	{r7, pc}

080011d2 <_ZN9ICM_2060218CommunicateSPIModeEPhS0_t>:


//
//ref : https://garberas.com/archives/1542
void ICM_20602::CommunicateSPIMode(uint8_t *pTxData, uint8_t *pRxData, uint16_t u16DataLength)
{
 80011d2:	b590      	push	{r4, r7, lr}
 80011d4:	b087      	sub	sp, #28
 80011d6:	af00      	add	r7, sp, #0
 80011d8:	60f8      	str	r0, [r7, #12]
 80011da:	60b9      	str	r1, [r7, #8]
 80011dc:	607a      	str	r2, [r7, #4]
 80011de:	807b      	strh	r3, [r7, #2]
	uint16_t u16Count = u16DataLength;
 80011e0:	887b      	ldrh	r3, [r7, #2]
 80011e2:	82fb      	strh	r3, [r7, #22]

	LL_GPIO_ResetOutputPin(pSPI_CS_GPIOx, SPI_CS_PINx);
 80011e4:	68fb      	ldr	r3, [r7, #12]
 80011e6:	689a      	ldr	r2, [r3, #8]
 80011e8:	68fb      	ldr	r3, [r7, #12]
 80011ea:	68db      	ldr	r3, [r3, #12]
 80011ec:	4619      	mov	r1, r3
 80011ee:	4610      	mov	r0, r2
 80011f0:	f7ff fe88 	bl	8000f04 <LL_GPIO_ResetOutputPin>


	//if ( LL_SPI_IsActiveFlag_RXNE(pSPIx) == SET ) LL_SPI_ReceiveData8(pSPIx);
	//if ( LL_SPI_IsEnabled(pSPIx) == RESET ) LL_SPI_Enable(pSPIx);

	while(0 < u16Count){
 80011f4:	8afb      	ldrh	r3, [r7, #22]
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d032      	beq.n	8001260 <_ZN9ICM_2060218CommunicateSPIModeEPhS0_t+0x8e>
		//__disable_irq();
		//
		LL_SPI_TransmitData8(pSPIx, *pTxData++);
 80011fa:	68fb      	ldr	r3, [r7, #12]
 80011fc:	6858      	ldr	r0, [r3, #4]
 80011fe:	68bb      	ldr	r3, [r7, #8]
 8001200:	1c5a      	adds	r2, r3, #1
 8001202:	60ba      	str	r2, [r7, #8]
 8001204:	781b      	ldrb	r3, [r3, #0]
 8001206:	4619      	mov	r1, r3
 8001208:	f7ff fede 	bl	8000fc8 <LL_SPI_TransmitData8>
		while(RESET == LL_SPI_IsActiveFlag_TXE(pSPIx)){
 800120c:	68fb      	ldr	r3, [r7, #12]
 800120e:	685b      	ldr	r3, [r3, #4]
 8001210:	4618      	mov	r0, r3
 8001212:	f7ff feb9 	bl	8000f88 <LL_SPI_IsActiveFlag_TXE>
 8001216:	4603      	mov	r3, r0
 8001218:	2b00      	cmp	r3, #0
 800121a:	bf0c      	ite	eq
 800121c:	2301      	moveq	r3, #1
 800121e:	2300      	movne	r3, #0
 8001220:	b2db      	uxtb	r3, r3
 8001222:	2b00      	cmp	r3, #0
 8001224:	d000      	beq.n	8001228 <_ZN9ICM_2060218CommunicateSPIModeEPhS0_t+0x56>
 8001226:	e7f1      	b.n	800120c <_ZN9ICM_2060218CommunicateSPIModeEPhS0_t+0x3a>
			//Timeout
		}

		while(RESET == LL_SPI_IsActiveFlag_RXNE(pSPIx)){
 8001228:	68fb      	ldr	r3, [r7, #12]
 800122a:	685b      	ldr	r3, [r3, #4]
 800122c:	4618      	mov	r0, r3
 800122e:	f7ff fe98 	bl	8000f62 <LL_SPI_IsActiveFlag_RXNE>
 8001232:	4603      	mov	r3, r0
 8001234:	2b00      	cmp	r3, #0
 8001236:	bf0c      	ite	eq
 8001238:	2301      	moveq	r3, #1
 800123a:	2300      	movne	r3, #0
 800123c:	b2db      	uxtb	r3, r3
 800123e:	2b00      	cmp	r3, #0
 8001240:	d000      	beq.n	8001244 <_ZN9ICM_2060218CommunicateSPIModeEPhS0_t+0x72>
 8001242:	e7f1      	b.n	8001228 <_ZN9ICM_2060218CommunicateSPIModeEPhS0_t+0x56>
			//Timeout
		}
		//
		*pRxData++ = LL_SPI_ReceiveData8(pSPIx);
 8001244:	68fb      	ldr	r3, [r7, #12]
 8001246:	685a      	ldr	r2, [r3, #4]
 8001248:	687c      	ldr	r4, [r7, #4]
 800124a:	1c63      	adds	r3, r4, #1
 800124c:	607b      	str	r3, [r7, #4]
 800124e:	4610      	mov	r0, r2
 8001250:	f7ff fead 	bl	8000fae <LL_SPI_ReceiveData8>
 8001254:	4603      	mov	r3, r0
 8001256:	7023      	strb	r3, [r4, #0]
		//__enable_irq();
		u16Count --;
 8001258:	8afb      	ldrh	r3, [r7, #22]
 800125a:	3b01      	subs	r3, #1
 800125c:	82fb      	strh	r3, [r7, #22]
	while(0 < u16Count){
 800125e:	e7c9      	b.n	80011f4 <_ZN9ICM_2060218CommunicateSPIModeEPhS0_t+0x22>
	}

	LL_GPIO_SetOutputPin(pSPI_CS_GPIOx, SPI_CS_PINx);
 8001260:	68fb      	ldr	r3, [r7, #12]
 8001262:	689a      	ldr	r2, [r3, #8]
 8001264:	68fb      	ldr	r3, [r7, #12]
 8001266:	68db      	ldr	r3, [r3, #12]
 8001268:	4619      	mov	r1, r3
 800126a:	4610      	mov	r0, r2
 800126c:	f7ff fe3c 	bl	8000ee8 <LL_GPIO_SetOutputPin>
	//LL_GPIO_SetOutputPin(SPI2_CS_GPIO_Port, SPI2_CS_Pin);
}
 8001270:	bf00      	nop
 8001272:	371c      	adds	r7, #28
 8001274:	46bd      	mov	sp, r7
 8001276:	bd90      	pop	{r4, r7, pc}

08001278 <LL_SYSTICK_EnableIT>:
  * @brief  Enable SysTick exception request
  * @rmtoll STK_CTRL     TICKINT       LL_SYSTICK_EnableIT
  * @retval None
  */
__STATIC_INLINE void LL_SYSTICK_EnableIT(void)
{
 8001278:	b480      	push	{r7}
 800127a:	af00      	add	r7, sp, #0
  SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 800127c:	4b05      	ldr	r3, [pc, #20]	; (8001294 <LL_SYSTICK_EnableIT+0x1c>)
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	4a04      	ldr	r2, [pc, #16]	; (8001294 <LL_SYSTICK_EnableIT+0x1c>)
 8001282:	f043 0302 	orr.w	r3, r3, #2
 8001286:	6013      	str	r3, [r2, #0]
}
 8001288:	bf00      	nop
 800128a:	46bd      	mov	sp, r7
 800128c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001290:	4770      	bx	lr
 8001292:	bf00      	nop
 8001294:	e000e010 	.word	0xe000e010

08001298 <SystickTimer_Interrupt>:

#define SYSTICKTIMER_MS_PER_COUNT	(1)		//1Countmsec(1ms)

//
void SystickTimer_Interrupt(void)
{
 8001298:	b490      	push	{r4, r7}
 800129a:	af00      	add	r7, sp, #0
	__u64SystickTimeCount += SYSTICKTIMER_MS_PER_COUNT;
 800129c:	4b06      	ldr	r3, [pc, #24]	; (80012b8 <SystickTimer_Interrupt+0x20>)
 800129e:	e9d3 1200 	ldrd	r1, r2, [r3]
 80012a2:	1c4b      	adds	r3, r1, #1
 80012a4:	f142 0400 	adc.w	r4, r2, #0
 80012a8:	4a03      	ldr	r2, [pc, #12]	; (80012b8 <SystickTimer_Interrupt+0x20>)
 80012aa:	e9c2 3400 	strd	r3, r4, [r2]
}
 80012ae:	bf00      	nop
 80012b0:	46bd      	mov	sp, r7
 80012b2:	bc90      	pop	{r4, r7}
 80012b4:	4770      	bx	lr
 80012b6:	bf00      	nop
 80012b8:	200001f8 	.word	0x200001f8

080012bc <SystickTimer_EnableInterrupt>:

//
void SystickTimer_EnableInterrupt(void)
{
 80012bc:	b580      	push	{r7, lr}
 80012be:	af00      	add	r7, sp, #0
	LL_SYSTICK_EnableIT();
 80012c0:	f7ff ffda 	bl	8001278 <LL_SYSTICK_EnableIT>
}
 80012c4:	bf00      	nop
 80012c6:	bd80      	pop	{r7, pc}

080012c8 <SystickTimer_SetSamplingTime>:
	LL_SYSTICK_DisableIT();
}

//
void SystickTimer_SetSamplingTime(uint16_t u16SamplingTimeMs)
{
 80012c8:	b480      	push	{r7}
 80012ca:	b083      	sub	sp, #12
 80012cc:	af00      	add	r7, sp, #0
 80012ce:	4603      	mov	r3, r0
 80012d0:	80fb      	strh	r3, [r7, #6]
	if(0u == u16SamplingTimeMs){
 80012d2:	88fb      	ldrh	r3, [r7, #6]
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d103      	bne.n	80012e0 <SystickTimer_SetSamplingTime+0x18>
		//0
		__u16SamplingTimeMs = SYSTICKTIMER_DEFAULT_SAMPLING_TIME_MS;
 80012d8:	4b06      	ldr	r3, [pc, #24]	; (80012f4 <SystickTimer_SetSamplingTime+0x2c>)
 80012da:	2201      	movs	r2, #1
 80012dc:	801a      	strh	r2, [r3, #0]
	}else{
		__u16SamplingTimeMs = u16SamplingTimeMs;
	}
}
 80012de:	e002      	b.n	80012e6 <SystickTimer_SetSamplingTime+0x1e>
		__u16SamplingTimeMs = u16SamplingTimeMs;
 80012e0:	4a04      	ldr	r2, [pc, #16]	; (80012f4 <SystickTimer_SetSamplingTime+0x2c>)
 80012e2:	88fb      	ldrh	r3, [r7, #6]
 80012e4:	8013      	strh	r3, [r2, #0]
}
 80012e6:	bf00      	nop
 80012e8:	370c      	adds	r7, #12
 80012ea:	46bd      	mov	sp, r7
 80012ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f0:	4770      	bx	lr
 80012f2:	bf00      	nop
 80012f4:	200001f4 	.word	0x200001f4

080012f8 <SystickTimer_IsSamplingTimeElapsed>:
//
bool SystickTimer_IsSamplingTimeElapsed(void)
{
 80012f8:	e92d 08f0 	stmdb	sp!, {r4, r5, r6, r7, fp}
 80012fc:	b083      	sub	sp, #12
 80012fe:	af00      	add	r7, sp, #0
	//0FalseReturn
	if(__u64SystickTimeCount <= 0u){
 8001300:	4b16      	ldr	r3, [pc, #88]	; (800135c <SystickTimer_IsSamplingTimeElapsed+0x64>)
 8001302:	e9d3 3400 	ldrd	r3, r4, [r3]
 8001306:	4323      	orrs	r3, r4
 8001308:	d101      	bne.n	800130e <SystickTimer_IsSamplingTimeElapsed+0x16>
		return false;
 800130a:	2300      	movs	r3, #0
 800130c:	e020      	b.n	8001350 <SystickTimer_IsSamplingTimeElapsed+0x58>
	}
	static uint64_t u64LastTimeMs = 0;
	uint64_t u64CurrentTimeMs = __u64SystickTimeCount;
 800130e:	4b13      	ldr	r3, [pc, #76]	; (800135c <SystickTimer_IsSamplingTimeElapsed+0x64>)
 8001310:	e9d3 3400 	ldrd	r3, r4, [r3]
 8001314:	e9c7 3400 	strd	r3, r4, [r7]

	if(__u16SamplingTimeMs <= u64CurrentTimeMs - u64LastTimeMs){
 8001318:	4b11      	ldr	r3, [pc, #68]	; (8001360 <SystickTimer_IsSamplingTimeElapsed+0x68>)
 800131a:	881b      	ldrh	r3, [r3, #0]
 800131c:	b29b      	uxth	r3, r3
 800131e:	f04f 0400 	mov.w	r4, #0
 8001322:	4a10      	ldr	r2, [pc, #64]	; (8001364 <SystickTimer_IsSamplingTimeElapsed+0x6c>)
 8001324:	e9d2 bc00 	ldrd	fp, ip, [r2]
 8001328:	e9d7 5600 	ldrd	r5, r6, [r7]
 800132c:	4629      	mov	r1, r5
 800132e:	4632      	mov	r2, r6
 8001330:	ebb1 010b 	subs.w	r1, r1, fp
 8001334:	eb62 020c 	sbc.w	r2, r2, ip
 8001338:	42a2      	cmp	r2, r4
 800133a:	bf08      	it	eq
 800133c:	4299      	cmpeq	r1, r3
 800133e:	d306      	bcc.n	800134e <SystickTimer_IsSamplingTimeElapsed+0x56>
		u64LastTimeMs = u64CurrentTimeMs;
 8001340:	4a08      	ldr	r2, [pc, #32]	; (8001364 <SystickTimer_IsSamplingTimeElapsed+0x6c>)
 8001342:	e9d7 3400 	ldrd	r3, r4, [r7]
 8001346:	e9c2 3400 	strd	r3, r4, [r2]
		return true;
 800134a:	2301      	movs	r3, #1
 800134c:	e000      	b.n	8001350 <SystickTimer_IsSamplingTimeElapsed+0x58>
	}
	return false;
 800134e:	2300      	movs	r3, #0
}
 8001350:	4618      	mov	r0, r3
 8001352:	370c      	adds	r7, #12
 8001354:	46bd      	mov	sp, r7
 8001356:	e8bd 08f0 	ldmia.w	sp!, {r4, r5, r6, r7, fp}
 800135a:	4770      	bx	lr
 800135c:	200001f8 	.word	0x200001f8
 8001360:	200001f4 	.word	0x200001f4
 8001364:	20000200 	.word	0x20000200

08001368 <SystickTimer_GetTimeMS>:

// [ms]
uint64_t SystickTimer_GetTimeMS(void)
{
 8001368:	b490      	push	{r4, r7}
 800136a:	af00      	add	r7, sp, #0
	return __u64SystickTimeCount;
 800136c:	4b03      	ldr	r3, [pc, #12]	; (800137c <SystickTimer_GetTimeMS+0x14>)
 800136e:	e9d3 3400 	ldrd	r3, r4, [r3]
}
 8001372:	4618      	mov	r0, r3
 8001374:	4621      	mov	r1, r4
 8001376:	46bd      	mov	sp, r7
 8001378:	bc90      	pop	{r4, r7}
 800137a:	4770      	bx	lr
 800137c:	200001f8 	.word	0x200001f8

08001380 <SystickTimer_DelayMS>:

// [ms]
void SystickTimer_DelayMS(uint32_t u32DelayMs)
{
 8001380:	b580      	push	{r7, lr}
 8001382:	b082      	sub	sp, #8
 8001384:	af00      	add	r7, sp, #0
 8001386:	6078      	str	r0, [r7, #4]
	LL_mDelay(u32DelayMs);
 8001388:	6878      	ldr	r0, [r7, #4]
 800138a:	f001 fd5b 	bl	8002e44 <LL_mDelay>
}
 800138e:	bf00      	nop
 8001390:	3708      	adds	r7, #8
 8001392:	46bd      	mov	sp, r7
 8001394:	bd80      	pop	{r7, pc}

08001396 <SystickTimer_IsTimeElapsed>:

//
bool SystickTimer_IsTimeElapsed(uint64_t u64StartTimeMs ,uint32_t u32IntervalMs)
{
 8001396:	e92d 48b0 	stmdb	sp!, {r4, r5, r7, fp, lr}
 800139a:	b085      	sub	sp, #20
 800139c:	af00      	add	r7, sp, #0
 800139e:	e9c7 0102 	strd	r0, r1, [r7, #8]
 80013a2:	607a      	str	r2, [r7, #4]
	if((uint64_t)u32IntervalMs <= SystickTimer_GetTimeMS() - u64StartTimeMs){
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	461c      	mov	r4, r3
 80013a8:	f04f 0500 	mov.w	r5, #0
 80013ac:	f7ff ffdc 	bl	8001368 <SystickTimer_GetTimeMS>
 80013b0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80013b4:	1a80      	subs	r0, r0, r2
 80013b6:	eb61 0103 	sbc.w	r1, r1, r3
 80013ba:	4683      	mov	fp, r0
 80013bc:	468c      	mov	ip, r1
 80013be:	45ac      	cmp	ip, r5
 80013c0:	bf08      	it	eq
 80013c2:	45a3      	cmpeq	fp, r4
 80013c4:	d301      	bcc.n	80013ca <SystickTimer_IsTimeElapsed+0x34>
		return true;
 80013c6:	2301      	movs	r3, #1
 80013c8:	e000      	b.n	80013cc <SystickTimer_IsTimeElapsed+0x36>
	}
	return false;
 80013ca:	2300      	movs	r3, #0
}
 80013cc:	4618      	mov	r0, r3
 80013ce:	3714      	adds	r7, #20
 80013d0:	46bd      	mov	sp, r7
 80013d2:	e8bd 88b0 	ldmia.w	sp!, {r4, r5, r7, fp, pc}
	...

080013d8 <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 80013d8:	b480      	push	{r7}
 80013da:	b085      	sub	sp, #20
 80013dc:	af00      	add	r7, sp, #0
 80013de:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 80013e0:	4b08      	ldr	r3, [pc, #32]	; (8001404 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80013e2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80013e4:	4907      	ldr	r1, [pc, #28]	; (8001404 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	4313      	orrs	r3, r2
 80013ea:	630b      	str	r3, [r1, #48]	; 0x30
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 80013ec:	4b05      	ldr	r3, [pc, #20]	; (8001404 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80013ee:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	4013      	ands	r3, r2
 80013f4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80013f6:	68fb      	ldr	r3, [r7, #12]
}
 80013f8:	bf00      	nop
 80013fa:	3714      	adds	r7, #20
 80013fc:	46bd      	mov	sp, r7
 80013fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001402:	4770      	bx	lr
 8001404:	40023800 	.word	0x40023800

08001408 <LL_SYSCFG_SetEXTISource>:
  *         @arg @ref LL_SYSCFG_EXTI_LINE14
  *         @arg @ref LL_SYSCFG_EXTI_LINE15
  * @retval None
  */
__STATIC_INLINE void LL_SYSCFG_SetEXTISource(uint32_t Port, uint32_t Line)
{
 8001408:	b480      	push	{r7}
 800140a:	b085      	sub	sp, #20
 800140c:	af00      	add	r7, sp, #0
 800140e:	6078      	str	r0, [r7, #4]
 8001410:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SYSCFG->EXTICR[Line & 0xFF], (Line >> 16), Port << POSITION_VAL((Line >> 16)));
 8001412:	4a13      	ldr	r2, [pc, #76]	; (8001460 <LL_SYSCFG_SetEXTISource+0x58>)
 8001414:	683b      	ldr	r3, [r7, #0]
 8001416:	b2db      	uxtb	r3, r3
 8001418:	3302      	adds	r3, #2
 800141a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800141e:	683b      	ldr	r3, [r7, #0]
 8001420:	0c1b      	lsrs	r3, r3, #16
 8001422:	43db      	mvns	r3, r3
 8001424:	ea02 0103 	and.w	r1, r2, r3
 8001428:	683b      	ldr	r3, [r7, #0]
 800142a:	0c1b      	lsrs	r3, r3, #16
 800142c:	60fb      	str	r3, [r7, #12]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800142e:	68fb      	ldr	r3, [r7, #12]
 8001430:	fa93 f3a3 	rbit	r3, r3
 8001434:	60bb      	str	r3, [r7, #8]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001436:	68bb      	ldr	r3, [r7, #8]
 8001438:	fab3 f383 	clz	r3, r3
 800143c:	b2db      	uxtb	r3, r3
 800143e:	461a      	mov	r2, r3
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	fa03 f202 	lsl.w	r2, r3, r2
 8001446:	4806      	ldr	r0, [pc, #24]	; (8001460 <LL_SYSCFG_SetEXTISource+0x58>)
 8001448:	683b      	ldr	r3, [r7, #0]
 800144a:	b2db      	uxtb	r3, r3
 800144c:	430a      	orrs	r2, r1
 800144e:	3302      	adds	r3, #2
 8001450:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 8001454:	bf00      	nop
 8001456:	3714      	adds	r7, #20
 8001458:	46bd      	mov	sp, r7
 800145a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800145e:	4770      	bx	lr
 8001460:	40013800 	.word	0x40013800

08001464 <LL_GPIO_SetPinMode>:
{
 8001464:	b480      	push	{r7}
 8001466:	b089      	sub	sp, #36	; 0x24
 8001468:	af00      	add	r7, sp, #0
 800146a:	60f8      	str	r0, [r7, #12]
 800146c:	60b9      	str	r1, [r7, #8]
 800146e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8001470:	68fb      	ldr	r3, [r7, #12]
 8001472:	681a      	ldr	r2, [r3, #0]
 8001474:	68bb      	ldr	r3, [r7, #8]
 8001476:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001478:	697b      	ldr	r3, [r7, #20]
 800147a:	fa93 f3a3 	rbit	r3, r3
 800147e:	613b      	str	r3, [r7, #16]
  return result;
 8001480:	693b      	ldr	r3, [r7, #16]
 8001482:	fab3 f383 	clz	r3, r3
 8001486:	b2db      	uxtb	r3, r3
 8001488:	005b      	lsls	r3, r3, #1
 800148a:	2103      	movs	r1, #3
 800148c:	fa01 f303 	lsl.w	r3, r1, r3
 8001490:	43db      	mvns	r3, r3
 8001492:	401a      	ands	r2, r3
 8001494:	68bb      	ldr	r3, [r7, #8]
 8001496:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001498:	69fb      	ldr	r3, [r7, #28]
 800149a:	fa93 f3a3 	rbit	r3, r3
 800149e:	61bb      	str	r3, [r7, #24]
  return result;
 80014a0:	69bb      	ldr	r3, [r7, #24]
 80014a2:	fab3 f383 	clz	r3, r3
 80014a6:	b2db      	uxtb	r3, r3
 80014a8:	005b      	lsls	r3, r3, #1
 80014aa:	6879      	ldr	r1, [r7, #4]
 80014ac:	fa01 f303 	lsl.w	r3, r1, r3
 80014b0:	431a      	orrs	r2, r3
 80014b2:	68fb      	ldr	r3, [r7, #12]
 80014b4:	601a      	str	r2, [r3, #0]
}
 80014b6:	bf00      	nop
 80014b8:	3724      	adds	r7, #36	; 0x24
 80014ba:	46bd      	mov	sp, r7
 80014bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c0:	4770      	bx	lr

080014c2 <LL_GPIO_SetPinPull>:
{
 80014c2:	b480      	push	{r7}
 80014c4:	b089      	sub	sp, #36	; 0x24
 80014c6:	af00      	add	r7, sp, #0
 80014c8:	60f8      	str	r0, [r7, #12]
 80014ca:	60b9      	str	r1, [r7, #8]
 80014cc:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 80014ce:	68fb      	ldr	r3, [r7, #12]
 80014d0:	68da      	ldr	r2, [r3, #12]
 80014d2:	68bb      	ldr	r3, [r7, #8]
 80014d4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014d6:	697b      	ldr	r3, [r7, #20]
 80014d8:	fa93 f3a3 	rbit	r3, r3
 80014dc:	613b      	str	r3, [r7, #16]
  return result;
 80014de:	693b      	ldr	r3, [r7, #16]
 80014e0:	fab3 f383 	clz	r3, r3
 80014e4:	b2db      	uxtb	r3, r3
 80014e6:	005b      	lsls	r3, r3, #1
 80014e8:	2103      	movs	r1, #3
 80014ea:	fa01 f303 	lsl.w	r3, r1, r3
 80014ee:	43db      	mvns	r3, r3
 80014f0:	401a      	ands	r2, r3
 80014f2:	68bb      	ldr	r3, [r7, #8]
 80014f4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014f6:	69fb      	ldr	r3, [r7, #28]
 80014f8:	fa93 f3a3 	rbit	r3, r3
 80014fc:	61bb      	str	r3, [r7, #24]
  return result;
 80014fe:	69bb      	ldr	r3, [r7, #24]
 8001500:	fab3 f383 	clz	r3, r3
 8001504:	b2db      	uxtb	r3, r3
 8001506:	005b      	lsls	r3, r3, #1
 8001508:	6879      	ldr	r1, [r7, #4]
 800150a:	fa01 f303 	lsl.w	r3, r1, r3
 800150e:	431a      	orrs	r2, r3
 8001510:	68fb      	ldr	r3, [r7, #12]
 8001512:	60da      	str	r2, [r3, #12]
}
 8001514:	bf00      	nop
 8001516:	3724      	adds	r7, #36	; 0x24
 8001518:	46bd      	mov	sp, r7
 800151a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800151e:	4770      	bx	lr

08001520 <LL_GPIO_ResetOutputPin>:
{
 8001520:	b480      	push	{r7}
 8001522:	b083      	sub	sp, #12
 8001524:	af00      	add	r7, sp, #0
 8001526:	6078      	str	r0, [r7, #4]
 8001528:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 800152a:	683b      	ldr	r3, [r7, #0]
 800152c:	041a      	lsls	r2, r3, #16
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	619a      	str	r2, [r3, #24]
}
 8001532:	bf00      	nop
 8001534:	370c      	adds	r7, #12
 8001536:	46bd      	mov	sp, r7
 8001538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800153c:	4770      	bx	lr
	...

08001540 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001540:	b580      	push	{r7, lr}
 8001542:	b088      	sub	sp, #32
 8001544:	af00      	add	r7, sp, #0

  LL_EXTI_InitTypeDef EXTI_InitStruct = {0};
 8001546:	f107 0318 	add.w	r3, r7, #24
 800154a:	2200      	movs	r2, #0
 800154c:	601a      	str	r2, [r3, #0]
 800154e:	605a      	str	r2, [r3, #4]
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001550:	463b      	mov	r3, r7
 8001552:	2200      	movs	r2, #0
 8001554:	601a      	str	r2, [r3, #0]
 8001556:	605a      	str	r2, [r3, #4]
 8001558:	609a      	str	r2, [r3, #8]
 800155a:	60da      	str	r2, [r3, #12]
 800155c:	611a      	str	r2, [r3, #16]
 800155e:	615a      	str	r2, [r3, #20]

  /* GPIO Ports Clock Enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8001560:	2004      	movs	r0, #4
 8001562:	f7ff ff39 	bl	80013d8 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOH);
 8001566:	2080      	movs	r0, #128	; 0x80
 8001568:	f7ff ff36 	bl	80013d8 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 800156c:	2001      	movs	r0, #1
 800156e:	f7ff ff33 	bl	80013d8 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8001572:	2002      	movs	r0, #2
 8001574:	f7ff ff30 	bl	80013d8 <LL_AHB1_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(SPI2_CS_GPIO_Port, SPI2_CS_Pin);
 8001578:	2101      	movs	r1, #1
 800157a:	4823      	ldr	r0, [pc, #140]	; (8001608 <MX_GPIO_Init+0xc8>)
 800157c:	f7ff ffd0 	bl	8001520 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(LD2_GPIO_Port, LD2_Pin);
 8001580:	2120      	movs	r1, #32
 8001582:	4822      	ldr	r0, [pc, #136]	; (800160c <MX_GPIO_Init+0xcc>)
 8001584:	f7ff ffcc 	bl	8001520 <LL_GPIO_ResetOutputPin>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTC, LL_SYSCFG_EXTI_LINE13);
 8001588:	4921      	ldr	r1, [pc, #132]	; (8001610 <MX_GPIO_Init+0xd0>)
 800158a:	2002      	movs	r0, #2
 800158c:	f7ff ff3c 	bl	8001408 <LL_SYSCFG_SetEXTISource>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_13;
 8001590:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001594:	61bb      	str	r3, [r7, #24]
  EXTI_InitStruct.LineCommand = ENABLE;
 8001596:	2301      	movs	r3, #1
 8001598:	773b      	strb	r3, [r7, #28]
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 800159a:	2300      	movs	r3, #0
 800159c:	777b      	strb	r3, [r7, #29]
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 800159e:	2302      	movs	r3, #2
 80015a0:	77bb      	strb	r3, [r7, #30]
  LL_EXTI_Init(&EXTI_InitStruct);
 80015a2:	f107 0318 	add.w	r3, r7, #24
 80015a6:	4618      	mov	r0, r3
 80015a8:	f000 fde2 	bl	8002170 <LL_EXTI_Init>

  /**/
  LL_GPIO_SetPinPull(B1_GPIO_Port, B1_Pin, LL_GPIO_PULL_NO);
 80015ac:	2200      	movs	r2, #0
 80015ae:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80015b2:	4815      	ldr	r0, [pc, #84]	; (8001608 <MX_GPIO_Init+0xc8>)
 80015b4:	f7ff ff85 	bl	80014c2 <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinMode(B1_GPIO_Port, B1_Pin, LL_GPIO_MODE_INPUT);
 80015b8:	2200      	movs	r2, #0
 80015ba:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80015be:	4812      	ldr	r0, [pc, #72]	; (8001608 <MX_GPIO_Init+0xc8>)
 80015c0:	f7ff ff50 	bl	8001464 <LL_GPIO_SetPinMode>

  /**/
  GPIO_InitStruct.Pin = SPI2_CS_Pin;
 80015c4:	2301      	movs	r3, #1
 80015c6:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80015c8:	2301      	movs	r3, #1
 80015ca:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80015cc:	2300      	movs	r3, #0
 80015ce:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80015d0:	2300      	movs	r3, #0
 80015d2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80015d4:	2300      	movs	r3, #0
 80015d6:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(SPI2_CS_GPIO_Port, &GPIO_InitStruct);
 80015d8:	463b      	mov	r3, r7
 80015da:	4619      	mov	r1, r3
 80015dc:	480a      	ldr	r0, [pc, #40]	; (8001608 <MX_GPIO_Init+0xc8>)
 80015de:	f000 ff48 	bl	8002472 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LD2_Pin;
 80015e2:	2320      	movs	r3, #32
 80015e4:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80015e6:	2301      	movs	r3, #1
 80015e8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80015ea:	2300      	movs	r3, #0
 80015ec:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80015ee:	2300      	movs	r3, #0
 80015f0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80015f2:	2300      	movs	r3, #0
 80015f4:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80015f6:	463b      	mov	r3, r7
 80015f8:	4619      	mov	r1, r3
 80015fa:	4804      	ldr	r0, [pc, #16]	; (800160c <MX_GPIO_Init+0xcc>)
 80015fc:	f000 ff39 	bl	8002472 <LL_GPIO_Init>

}
 8001600:	bf00      	nop
 8001602:	3720      	adds	r7, #32
 8001604:	46bd      	mov	sp, r7
 8001606:	bd80      	pop	{r7, pc}
 8001608:	40020800 	.word	0x40020800
 800160c:	40020000 	.word	0x40020000
 8001610:	00f00003 	.word	0x00f00003

08001614 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001614:	b480      	push	{r7}
 8001616:	b085      	sub	sp, #20
 8001618:	af00      	add	r7, sp, #0
 800161a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	f003 0307 	and.w	r3, r3, #7
 8001622:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001624:	4b0c      	ldr	r3, [pc, #48]	; (8001658 <__NVIC_SetPriorityGrouping+0x44>)
 8001626:	68db      	ldr	r3, [r3, #12]
 8001628:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800162a:	68ba      	ldr	r2, [r7, #8]
 800162c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001630:	4013      	ands	r3, r2
 8001632:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001634:	68fb      	ldr	r3, [r7, #12]
 8001636:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001638:	68bb      	ldr	r3, [r7, #8]
 800163a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800163c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001640:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001644:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001646:	4a04      	ldr	r2, [pc, #16]	; (8001658 <__NVIC_SetPriorityGrouping+0x44>)
 8001648:	68bb      	ldr	r3, [r7, #8]
 800164a:	60d3      	str	r3, [r2, #12]
}
 800164c:	bf00      	nop
 800164e:	3714      	adds	r7, #20
 8001650:	46bd      	mov	sp, r7
 8001652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001656:	4770      	bx	lr
 8001658:	e000ed00 	.word	0xe000ed00

0800165c <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
 800165c:	b480      	push	{r7}
 800165e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8001660:	4b05      	ldr	r3, [pc, #20]	; (8001678 <LL_RCC_HSI_Enable+0x1c>)
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	4a04      	ldr	r2, [pc, #16]	; (8001678 <LL_RCC_HSI_Enable+0x1c>)
 8001666:	f043 0301 	orr.w	r3, r3, #1
 800166a:	6013      	str	r3, [r2, #0]
}
 800166c:	bf00      	nop
 800166e:	46bd      	mov	sp, r7
 8001670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001674:	4770      	bx	lr
 8001676:	bf00      	nop
 8001678:	40023800 	.word	0x40023800

0800167c <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 800167c:	b480      	push	{r7}
 800167e:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
 8001680:	4b06      	ldr	r3, [pc, #24]	; (800169c <LL_RCC_HSI_IsReady+0x20>)
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	f003 0302 	and.w	r3, r3, #2
 8001688:	2b02      	cmp	r3, #2
 800168a:	bf0c      	ite	eq
 800168c:	2301      	moveq	r3, #1
 800168e:	2300      	movne	r3, #0
 8001690:	b2db      	uxtb	r3, r3
}
 8001692:	4618      	mov	r0, r3
 8001694:	46bd      	mov	sp, r7
 8001696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800169a:	4770      	bx	lr
 800169c:	40023800 	.word	0x40023800

080016a0 <LL_RCC_HSI_SetCalibTrimming>:
  * @rmtoll CR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 31
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
 80016a0:	b480      	push	{r7}
 80016a2:	b083      	sub	sp, #12
 80016a4:	af00      	add	r7, sp, #0
 80016a6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, Value << RCC_CR_HSITRIM_Pos);
 80016a8:	4b07      	ldr	r3, [pc, #28]	; (80016c8 <LL_RCC_HSI_SetCalibTrimming+0x28>)
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	00db      	lsls	r3, r3, #3
 80016b4:	4904      	ldr	r1, [pc, #16]	; (80016c8 <LL_RCC_HSI_SetCalibTrimming+0x28>)
 80016b6:	4313      	orrs	r3, r2
 80016b8:	600b      	str	r3, [r1, #0]
}
 80016ba:	bf00      	nop
 80016bc:	370c      	adds	r7, #12
 80016be:	46bd      	mov	sp, r7
 80016c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c4:	4770      	bx	lr
 80016c6:	bf00      	nop
 80016c8:	40023800 	.word	0x40023800

080016cc <LL_RCC_SetSysClkSource>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 80016cc:	b480      	push	{r7}
 80016ce:	b083      	sub	sp, #12
 80016d0:	af00      	add	r7, sp, #0
 80016d2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 80016d4:	4b06      	ldr	r3, [pc, #24]	; (80016f0 <LL_RCC_SetSysClkSource+0x24>)
 80016d6:	689b      	ldr	r3, [r3, #8]
 80016d8:	f023 0203 	bic.w	r2, r3, #3
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	4904      	ldr	r1, [pc, #16]	; (80016f0 <LL_RCC_SetSysClkSource+0x24>)
 80016e0:	4313      	orrs	r3, r2
 80016e2:	608b      	str	r3, [r1, #8]
}
 80016e4:	bf00      	nop
 80016e6:	370c      	adds	r7, #12
 80016e8:	46bd      	mov	sp, r7
 80016ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ee:	4770      	bx	lr
 80016f0:	40023800 	.word	0x40023800

080016f4 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLLR (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 80016f4:	b480      	push	{r7}
 80016f6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80016f8:	4b04      	ldr	r3, [pc, #16]	; (800170c <LL_RCC_GetSysClkSource+0x18>)
 80016fa:	689b      	ldr	r3, [r3, #8]
 80016fc:	f003 030c 	and.w	r3, r3, #12
}
 8001700:	4618      	mov	r0, r3
 8001702:	46bd      	mov	sp, r7
 8001704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001708:	4770      	bx	lr
 800170a:	bf00      	nop
 800170c:	40023800 	.word	0x40023800

08001710 <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8001710:	b480      	push	{r7}
 8001712:	b083      	sub	sp, #12
 8001714:	af00      	add	r7, sp, #0
 8001716:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8001718:	4b06      	ldr	r3, [pc, #24]	; (8001734 <LL_RCC_SetAHBPrescaler+0x24>)
 800171a:	689b      	ldr	r3, [r3, #8]
 800171c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	4904      	ldr	r1, [pc, #16]	; (8001734 <LL_RCC_SetAHBPrescaler+0x24>)
 8001724:	4313      	orrs	r3, r2
 8001726:	608b      	str	r3, [r1, #8]
}
 8001728:	bf00      	nop
 800172a:	370c      	adds	r7, #12
 800172c:	46bd      	mov	sp, r7
 800172e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001732:	4770      	bx	lr
 8001734:	40023800 	.word	0x40023800

08001738 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 8001738:	b480      	push	{r7}
 800173a:	b083      	sub	sp, #12
 800173c:	af00      	add	r7, sp, #0
 800173e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8001740:	4b06      	ldr	r3, [pc, #24]	; (800175c <LL_RCC_SetAPB1Prescaler+0x24>)
 8001742:	689b      	ldr	r3, [r3, #8]
 8001744:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	4904      	ldr	r1, [pc, #16]	; (800175c <LL_RCC_SetAPB1Prescaler+0x24>)
 800174c:	4313      	orrs	r3, r2
 800174e:	608b      	str	r3, [r1, #8]
}
 8001750:	bf00      	nop
 8001752:	370c      	adds	r7, #12
 8001754:	46bd      	mov	sp, r7
 8001756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800175a:	4770      	bx	lr
 800175c:	40023800 	.word	0x40023800

08001760 <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 8001760:	b480      	push	{r7}
 8001762:	b083      	sub	sp, #12
 8001764:	af00      	add	r7, sp, #0
 8001766:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8001768:	4b06      	ldr	r3, [pc, #24]	; (8001784 <LL_RCC_SetAPB2Prescaler+0x24>)
 800176a:	689b      	ldr	r3, [r3, #8]
 800176c:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	4904      	ldr	r1, [pc, #16]	; (8001784 <LL_RCC_SetAPB2Prescaler+0x24>)
 8001774:	4313      	orrs	r3, r2
 8001776:	608b      	str	r3, [r1, #8]
}
 8001778:	bf00      	nop
 800177a:	370c      	adds	r7, #12
 800177c:	46bd      	mov	sp, r7
 800177e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001782:	4770      	bx	lr
 8001784:	40023800 	.word	0x40023800

08001788 <LL_RCC_SetTIMPrescaler>:
  *         @arg @ref LL_RCC_TIM_PRESCALER_TWICE
  *         @arg @ref LL_RCC_TIM_PRESCALER_FOUR_TIMES
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetTIMPrescaler(uint32_t Prescaler)
{
 8001788:	b480      	push	{r7}
 800178a:	b083      	sub	sp, #12
 800178c:	af00      	add	r7, sp, #0
 800178e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->DCKCFGR, RCC_DCKCFGR_TIMPRE, Prescaler);
 8001790:	4b07      	ldr	r3, [pc, #28]	; (80017b0 <LL_RCC_SetTIMPrescaler+0x28>)
 8001792:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001796:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	4904      	ldr	r1, [pc, #16]	; (80017b0 <LL_RCC_SetTIMPrescaler+0x28>)
 800179e:	4313      	orrs	r3, r2
 80017a0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
}
 80017a4:	bf00      	nop
 80017a6:	370c      	adds	r7, #12
 80017a8:	46bd      	mov	sp, r7
 80017aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ae:	4770      	bx	lr
 80017b0:	40023800 	.word	0x40023800

080017b4 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 80017b4:	b480      	push	{r7}
 80017b6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 80017b8:	4b05      	ldr	r3, [pc, #20]	; (80017d0 <LL_RCC_PLL_Enable+0x1c>)
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	4a04      	ldr	r2, [pc, #16]	; (80017d0 <LL_RCC_PLL_Enable+0x1c>)
 80017be:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80017c2:	6013      	str	r3, [r2, #0]
}
 80017c4:	bf00      	nop
 80017c6:	46bd      	mov	sp, r7
 80017c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017cc:	4770      	bx	lr
 80017ce:	bf00      	nop
 80017d0:	40023800 	.word	0x40023800

080017d4 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 80017d4:	b480      	push	{r7}
 80017d6:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY));
 80017d8:	4b07      	ldr	r3, [pc, #28]	; (80017f8 <LL_RCC_PLL_IsReady+0x24>)
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80017e0:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80017e4:	bf0c      	ite	eq
 80017e6:	2301      	moveq	r3, #1
 80017e8:	2300      	movne	r3, #0
 80017ea:	b2db      	uxtb	r3, r3
}
 80017ec:	4618      	mov	r0, r3
 80017ee:	46bd      	mov	sp, r7
 80017f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f4:	4770      	bx	lr
 80017f6:	bf00      	nop
 80017f8:	40023800 	.word	0x40023800

080017fc <LL_RCC_PLL_ConfigDomain_SYS>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP_R)
{
 80017fc:	b480      	push	{r7}
 80017fe:	b085      	sub	sp, #20
 8001800:	af00      	add	r7, sp, #0
 8001802:	60f8      	str	r0, [r7, #12]
 8001804:	60b9      	str	r1, [r7, #8]
 8001806:	607a      	str	r2, [r7, #4]
 8001808:	603b      	str	r3, [r7, #0]
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN,
 800180a:	4b11      	ldr	r3, [pc, #68]	; (8001850 <LL_RCC_PLL_ConfigDomain_SYS+0x54>)
 800180c:	685a      	ldr	r2, [r3, #4]
 800180e:	4b11      	ldr	r3, [pc, #68]	; (8001854 <LL_RCC_PLL_ConfigDomain_SYS+0x58>)
 8001810:	4013      	ands	r3, r2
 8001812:	68f9      	ldr	r1, [r7, #12]
 8001814:	68ba      	ldr	r2, [r7, #8]
 8001816:	4311      	orrs	r1, r2
 8001818:	687a      	ldr	r2, [r7, #4]
 800181a:	0192      	lsls	r2, r2, #6
 800181c:	430a      	orrs	r2, r1
 800181e:	490c      	ldr	r1, [pc, #48]	; (8001850 <LL_RCC_PLL_ConfigDomain_SYS+0x54>)
 8001820:	4313      	orrs	r3, r2
 8001822:	604b      	str	r3, [r1, #4]
             Source | PLLM | PLLN << RCC_PLLCFGR_PLLN_Pos);
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLP, PLLP_R);
 8001824:	4b0a      	ldr	r3, [pc, #40]	; (8001850 <LL_RCC_PLL_ConfigDomain_SYS+0x54>)
 8001826:	685b      	ldr	r3, [r3, #4]
 8001828:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800182c:	683b      	ldr	r3, [r7, #0]
 800182e:	4908      	ldr	r1, [pc, #32]	; (8001850 <LL_RCC_PLL_ConfigDomain_SYS+0x54>)
 8001830:	4313      	orrs	r3, r2
 8001832:	604b      	str	r3, [r1, #4]
#if defined(RCC_PLLR_SYSCLK_SUPPORT)
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLR, PLLP_R);
 8001834:	4b06      	ldr	r3, [pc, #24]	; (8001850 <LL_RCC_PLL_ConfigDomain_SYS+0x54>)
 8001836:	685b      	ldr	r3, [r3, #4]
 8001838:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 800183c:	683b      	ldr	r3, [r7, #0]
 800183e:	4904      	ldr	r1, [pc, #16]	; (8001850 <LL_RCC_PLL_ConfigDomain_SYS+0x54>)
 8001840:	4313      	orrs	r3, r2
 8001842:	604b      	str	r3, [r1, #4]
#endif /* RCC_PLLR_SYSCLK_SUPPORT */
}
 8001844:	bf00      	nop
 8001846:	3714      	adds	r7, #20
 8001848:	46bd      	mov	sp, r7
 800184a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800184e:	4770      	bx	lr
 8001850:	40023800 	.word	0x40023800
 8001854:	ffbf8000 	.word	0xffbf8000

08001858 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8001858:	b480      	push	{r7}
 800185a:	b085      	sub	sp, #20
 800185c:	af00      	add	r7, sp, #0
 800185e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 8001860:	4b08      	ldr	r3, [pc, #32]	; (8001884 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001862:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	4907      	ldr	r1, [pc, #28]	; (8001884 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001868:	4313      	orrs	r3, r2
 800186a:	640b      	str	r3, [r1, #64]	; 0x40
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 800186c:	4b05      	ldr	r3, [pc, #20]	; (8001884 <LL_APB1_GRP1_EnableClock+0x2c>)
 800186e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	4013      	ands	r3, r2
 8001874:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001876:	68fb      	ldr	r3, [r7, #12]
}
 8001878:	bf00      	nop
 800187a:	3714      	adds	r7, #20
 800187c:	46bd      	mov	sp, r7
 800187e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001882:	4770      	bx	lr
 8001884:	40023800 	.word	0x40023800

08001888 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8001888:	b480      	push	{r7}
 800188a:	b085      	sub	sp, #20
 800188c:	af00      	add	r7, sp, #0
 800188e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8001890:	4b08      	ldr	r3, [pc, #32]	; (80018b4 <LL_APB2_GRP1_EnableClock+0x2c>)
 8001892:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	4907      	ldr	r1, [pc, #28]	; (80018b4 <LL_APB2_GRP1_EnableClock+0x2c>)
 8001898:	4313      	orrs	r3, r2
 800189a:	644b      	str	r3, [r1, #68]	; 0x44
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 800189c:	4b05      	ldr	r3, [pc, #20]	; (80018b4 <LL_APB2_GRP1_EnableClock+0x2c>)
 800189e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	4013      	ands	r3, r2
 80018a4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80018a6:	68fb      	ldr	r3, [r7, #12]
}
 80018a8:	bf00      	nop
 80018aa:	3714      	adds	r7, #20
 80018ac:	46bd      	mov	sp, r7
 80018ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b2:	4770      	bx	lr
 80018b4:	40023800 	.word	0x40023800

080018b8 <LL_FLASH_SetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_14
  *         @arg @ref LL_FLASH_LATENCY_15
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 80018b8:	b480      	push	{r7}
 80018ba:	b083      	sub	sp, #12
 80018bc:	af00      	add	r7, sp, #0
 80018be:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 80018c0:	4b06      	ldr	r3, [pc, #24]	; (80018dc <LL_FLASH_SetLatency+0x24>)
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	f023 020f 	bic.w	r2, r3, #15
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	4904      	ldr	r1, [pc, #16]	; (80018dc <LL_FLASH_SetLatency+0x24>)
 80018cc:	4313      	orrs	r3, r2
 80018ce:	600b      	str	r3, [r1, #0]
}
 80018d0:	bf00      	nop
 80018d2:	370c      	adds	r7, #12
 80018d4:	46bd      	mov	sp, r7
 80018d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018da:	4770      	bx	lr
 80018dc:	40023c00 	.word	0x40023c00

080018e0 <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_13
  *         @arg @ref LL_FLASH_LATENCY_14
  *         @arg @ref LL_FLASH_LATENCY_15
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 80018e0:	b480      	push	{r7}
 80018e2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 80018e4:	4b04      	ldr	r3, [pc, #16]	; (80018f8 <LL_FLASH_GetLatency+0x18>)
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	f003 030f 	and.w	r3, r3, #15
}
 80018ec:	4618      	mov	r0, r3
 80018ee:	46bd      	mov	sp, r7
 80018f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f4:	4770      	bx	lr
 80018f6:	bf00      	nop
 80018f8:	40023c00 	.word	0x40023c00

080018fc <LL_PWR_EnableOverDriveMode>:
  * @brief  Enable Over drive Mode
  * @rmtoll CR    ODEN       LL_PWR_EnableOverDriveMode
  * @retval None
  */
__STATIC_INLINE void LL_PWR_EnableOverDriveMode(void)
{
 80018fc:	b480      	push	{r7}
 80018fe:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR, PWR_CR_ODEN);
 8001900:	4b05      	ldr	r3, [pc, #20]	; (8001918 <LL_PWR_EnableOverDriveMode+0x1c>)
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	4a04      	ldr	r2, [pc, #16]	; (8001918 <LL_PWR_EnableOverDriveMode+0x1c>)
 8001906:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800190a:	6013      	str	r3, [r2, #0]
}
 800190c:	bf00      	nop
 800190e:	46bd      	mov	sp, r7
 8001910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001914:	4770      	bx	lr
 8001916:	bf00      	nop
 8001918:	40007000 	.word	0x40007000

0800191c <LL_PWR_SetRegulVoltageScaling>:
  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE3
  *         (*) LL_PWR_REGU_VOLTAGE_SCALE1 is not available for STM32F401xx devices
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SetRegulVoltageScaling(uint32_t VoltageScaling)
{
 800191c:	b480      	push	{r7}
 800191e:	b083      	sub	sp, #12
 8001920:	af00      	add	r7, sp, #0
 8001922:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR, PWR_CR_VOS, VoltageScaling);
 8001924:	4b06      	ldr	r3, [pc, #24]	; (8001940 <LL_PWR_SetRegulVoltageScaling+0x24>)
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	4904      	ldr	r1, [pc, #16]	; (8001940 <LL_PWR_SetRegulVoltageScaling+0x24>)
 8001930:	4313      	orrs	r3, r2
 8001932:	600b      	str	r3, [r1, #0]
}
 8001934:	bf00      	nop
 8001936:	370c      	adds	r7, #12
 8001938:	46bd      	mov	sp, r7
 800193a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800193e:	4770      	bx	lr
 8001940:	40007000 	.word	0x40007000

08001944 <LL_GPIO_TogglePin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8001944:	b480      	push	{r7}
 8001946:	b083      	sub	sp, #12
 8001948:	af00      	add	r7, sp, #0
 800194a:	6078      	str	r0, [r7, #4]
 800194c:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->ODR, READ_REG(GPIOx->ODR) ^ PinMask);
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	695a      	ldr	r2, [r3, #20]
 8001952:	683b      	ldr	r3, [r7, #0]
 8001954:	405a      	eors	r2, r3
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	615a      	str	r2, [r3, #20]
}
 800195a:	bf00      	nop
 800195c:	370c      	adds	r7, #12
 800195e:	46bd      	mov	sp, r7
 8001960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001964:	4770      	bx	lr
	...

08001968 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001968:	b580      	push	{r7, lr}
 800196a:	b08a      	sub	sp, #40	; 0x28
 800196c:	af00      	add	r7, sp, #0

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */

  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 800196e:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8001972:	f7ff ff89 	bl	8001888 <LL_APB2_GRP1_EnableClock>
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 8001976:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 800197a:	f7ff ff6d 	bl	8001858 <LL_APB1_GRP1_EnableClock>

  NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800197e:	2007      	movs	r0, #7
 8001980:	f7ff fe48 	bl	8001614 <__NVIC_SetPriorityGrouping>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001984:	f000 f842 	bl	8001a0c <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001988:	f7ff fdda 	bl	8001540 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800198c:	f000 fac8 	bl	8001f20 <MX_USART2_UART_Init>
  MX_SPI2_Init();
 8001990:	f000 f8f0 	bl	8001b74 <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */
  SystickTimer_EnableInterrupt();
 8001994:	f7ff fc92 	bl	80012bc <SystickTimer_EnableInterrupt>
  SystickTimer_SetSamplingTime(5u);
 8001998:	2005      	movs	r0, #5
 800199a:	f7ff fc95 	bl	80012c8 <SystickTimer_SetSamplingTime>

  ICM_20602 ICM20602(ICM_20602::EN_COMM_MODE_SPI);
 800199e:	463b      	mov	r3, r7
 80019a0:	2100      	movs	r1, #0
 80019a2:	4618      	mov	r0, r3
 80019a4:	f7ff fb22 	bl	8000fec <_ZN9ICM_20602C1ENS_10CommMode_tE>
  ICM20602.SetSPIPort(SPI2, SPI2_CS_GPIO_Port, SPI2_CS_Pin);
 80019a8:	4638      	mov	r0, r7
 80019aa:	2301      	movs	r3, #1
 80019ac:	4a14      	ldr	r2, [pc, #80]	; (8001a00 <main+0x98>)
 80019ae:	4915      	ldr	r1, [pc, #84]	; (8001a04 <main+0x9c>)
 80019b0:	f7ff fb2c 	bl	800100c <_ZN9ICM_2060210SetSPIPortEP11SPI_TypeDefP12GPIO_TypeDefm>
  ICM20602.Setup();
 80019b4:	463b      	mov	r3, r7
 80019b6:	4618      	mov	r0, r3
 80019b8:	f7ff fb58 	bl	800106c <_ZN9ICM_206025SetupEv>

  uint64_t u64StartTimeMs = SystickTimer_GetTimeMS();
 80019bc:	f7ff fcd4 	bl	8001368 <SystickTimer_GetTimeMS>
 80019c0:	e9c7 0108 	strd	r0, r1, [r7, #32]
  float fTimer = 0.0;
 80019c4:	f04f 0300 	mov.w	r3, #0
 80019c8:	61fb      	str	r3, [r7, #28]
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  if(SystickTimer_IsSamplingTimeElapsed()){
 80019ca:	f7ff fc95 	bl	80012f8 <SystickTimer_IsSamplingTimeElapsed>
 80019ce:	4603      	mov	r3, r0
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d0fa      	beq.n	80019ca <main+0x62>
		  if(SystickTimer_IsTimeElapsed(u64StartTimeMs, 50)){
 80019d4:	2232      	movs	r2, #50	; 0x32
 80019d6:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80019da:	f7ff fcdc 	bl	8001396 <SystickTimer_IsTimeElapsed>
 80019de:	4603      	mov	r3, r0
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	d0f2      	beq.n	80019ca <main+0x62>
			  u64StartTimeMs = SystickTimer_GetTimeMS();
 80019e4:	f7ff fcc0 	bl	8001368 <SystickTimer_GetTimeMS>
 80019e8:	e9c7 0108 	strd	r0, r1, [r7, #32]

			  //fTimer = (float)(SystickTimer_GetTimeMS())/1000.0f;
			  //printf("t:%.3f,sin:%.3f\n", fTimer, arm_sin_f32(fTimer/M_2_PI));
			  LL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 80019ec:	2120      	movs	r1, #32
 80019ee:	4806      	ldr	r0, [pc, #24]	; (8001a08 <main+0xa0>)
 80019f0:	f7ff ffa8 	bl	8001944 <LL_GPIO_TogglePin>
			  ICM20602.Update();
 80019f4:	463b      	mov	r3, r7
 80019f6:	4618      	mov	r0, r3
 80019f8:	f7ff fb78 	bl	80010ec <_ZN9ICM_206026UpdateEv>
	  if(SystickTimer_IsSamplingTimeElapsed()){
 80019fc:	e7e5      	b.n	80019ca <main+0x62>
 80019fe:	bf00      	nop
 8001a00:	40020800 	.word	0x40020800
 8001a04:	40003800 	.word	0x40003800
 8001a08:	40020000 	.word	0x40020000

08001a0c <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_5);
 8001a10:	2005      	movs	r0, #5
 8001a12:	f7ff ff51 	bl	80018b8 <LL_FLASH_SetLatency>
  while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_5)
 8001a16:	f7ff ff63 	bl	80018e0 <LL_FLASH_GetLatency>
 8001a1a:	4603      	mov	r3, r0
 8001a1c:	2b05      	cmp	r3, #5
 8001a1e:	bf14      	ite	ne
 8001a20:	2301      	movne	r3, #1
 8001a22:	2300      	moveq	r3, #0
 8001a24:	b2db      	uxtb	r3, r3
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d000      	beq.n	8001a2c <_Z18SystemClock_Configv+0x20>
 8001a2a:	e7f4      	b.n	8001a16 <_Z18SystemClock_Configv+0xa>
  {
  }
  LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE1);
 8001a2c:	f44f 4040 	mov.w	r0, #49152	; 0xc000
 8001a30:	f7ff ff74 	bl	800191c <LL_PWR_SetRegulVoltageScaling>
  LL_PWR_EnableOverDriveMode();
 8001a34:	f7ff ff62 	bl	80018fc <LL_PWR_EnableOverDriveMode>
  LL_RCC_HSI_SetCalibTrimming(16);
 8001a38:	2010      	movs	r0, #16
 8001a3a:	f7ff fe31 	bl	80016a0 <LL_RCC_HSI_SetCalibTrimming>
  LL_RCC_HSI_Enable();
 8001a3e:	f7ff fe0d 	bl	800165c <LL_RCC_HSI_Enable>

   /* Wait till HSI is ready */
  while(LL_RCC_HSI_IsReady() != 1)
 8001a42:	f7ff fe1b 	bl	800167c <LL_RCC_HSI_IsReady>
 8001a46:	4603      	mov	r3, r0
 8001a48:	2b01      	cmp	r3, #1
 8001a4a:	bf14      	ite	ne
 8001a4c:	2301      	movne	r3, #1
 8001a4e:	2300      	moveq	r3, #0
 8001a50:	b2db      	uxtb	r3, r3
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d000      	beq.n	8001a58 <_Z18SystemClock_Configv+0x4c>
 8001a56:	e7f4      	b.n	8001a42 <_Z18SystemClock_Configv+0x36>
  {

  }
  LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSI, LL_RCC_PLLM_DIV_8, 180, LL_RCC_PLLP_DIV_2);
 8001a58:	2300      	movs	r3, #0
 8001a5a:	22b4      	movs	r2, #180	; 0xb4
 8001a5c:	2108      	movs	r1, #8
 8001a5e:	2000      	movs	r0, #0
 8001a60:	f7ff fecc 	bl	80017fc <LL_RCC_PLL_ConfigDomain_SYS>
  LL_RCC_PLL_Enable();
 8001a64:	f7ff fea6 	bl	80017b4 <LL_RCC_PLL_Enable>

   /* Wait till PLL is ready */
  while(LL_RCC_PLL_IsReady() != 1)
 8001a68:	f7ff feb4 	bl	80017d4 <LL_RCC_PLL_IsReady>
 8001a6c:	4603      	mov	r3, r0
 8001a6e:	2b01      	cmp	r3, #1
 8001a70:	bf14      	ite	ne
 8001a72:	2301      	movne	r3, #1
 8001a74:	2300      	moveq	r3, #0
 8001a76:	b2db      	uxtb	r3, r3
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d000      	beq.n	8001a7e <_Z18SystemClock_Configv+0x72>
 8001a7c:	e7f4      	b.n	8001a68 <_Z18SystemClock_Configv+0x5c>
  {

  }
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 8001a7e:	2000      	movs	r0, #0
 8001a80:	f7ff fe46 	bl	8001710 <LL_RCC_SetAHBPrescaler>
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_4);
 8001a84:	f44f 50a0 	mov.w	r0, #5120	; 0x1400
 8001a88:	f7ff fe56 	bl	8001738 <LL_RCC_SetAPB1Prescaler>
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_2);
 8001a8c:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8001a90:	f7ff fe66 	bl	8001760 <LL_RCC_SetAPB2Prescaler>
  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 8001a94:	2002      	movs	r0, #2
 8001a96:	f7ff fe19 	bl	80016cc <LL_RCC_SetSysClkSource>

   /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 8001a9a:	f7ff fe2b 	bl	80016f4 <LL_RCC_GetSysClkSource>
 8001a9e:	4603      	mov	r3, r0
 8001aa0:	2b08      	cmp	r3, #8
 8001aa2:	bf14      	ite	ne
 8001aa4:	2301      	movne	r3, #1
 8001aa6:	2300      	moveq	r3, #0
 8001aa8:	b2db      	uxtb	r3, r3
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d000      	beq.n	8001ab0 <_Z18SystemClock_Configv+0xa4>
 8001aae:	e7f4      	b.n	8001a9a <_Z18SystemClock_Configv+0x8e>
  {

  }
  LL_Init1msTick(180000000);
 8001ab0:	4805      	ldr	r0, [pc, #20]	; (8001ac8 <_Z18SystemClock_Configv+0xbc>)
 8001ab2:	f001 f9b9 	bl	8002e28 <LL_Init1msTick>
  LL_SetSystemCoreClock(180000000);
 8001ab6:	4804      	ldr	r0, [pc, #16]	; (8001ac8 <_Z18SystemClock_Configv+0xbc>)
 8001ab8:	f001 f9e8 	bl	8002e8c <LL_SetSystemCoreClock>
  LL_RCC_SetTIMPrescaler(LL_RCC_TIM_PRESCALER_TWICE);
 8001abc:	2000      	movs	r0, #0
 8001abe:	f7ff fe63 	bl	8001788 <LL_RCC_SetTIMPrescaler>
}
 8001ac2:	bf00      	nop
 8001ac4:	bd80      	pop	{r7, pc}
 8001ac6:	bf00      	nop
 8001ac8:	0aba9500 	.word	0x0aba9500

08001acc <__io_putchar>:

/* USER CODE BEGIN 4 */
void __io_putchar(uint8_t u8WriteData)
{
 8001acc:	b580      	push	{r7, lr}
 8001ace:	b082      	sub	sp, #8
 8001ad0:	af00      	add	r7, sp, #0
 8001ad2:	4603      	mov	r3, r0
 8001ad4:	71fb      	strb	r3, [r7, #7]
	USART_TransmitByte(DEBUG_PRINTF_USART_TYPEDEF, u8WriteData);
 8001ad6:	79fb      	ldrb	r3, [r7, #7]
 8001ad8:	4619      	mov	r1, r3
 8001ada:	4803      	ldr	r0, [pc, #12]	; (8001ae8 <__io_putchar+0x1c>)
 8001adc:	f000 fa70 	bl	8001fc0 <USART_TransmitByte>
}
 8001ae0:	bf00      	nop
 8001ae2:	3708      	adds	r7, #8
 8001ae4:	46bd      	mov	sp, r7
 8001ae6:	bd80      	pop	{r7, pc}
 8001ae8:	40004400 	.word	0x40004400

08001aec <LL_AHB1_GRP1_EnableClock>:
{
 8001aec:	b480      	push	{r7}
 8001aee:	b085      	sub	sp, #20
 8001af0:	af00      	add	r7, sp, #0
 8001af2:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8001af4:	4b08      	ldr	r3, [pc, #32]	; (8001b18 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001af6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001af8:	4907      	ldr	r1, [pc, #28]	; (8001b18 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	4313      	orrs	r3, r2
 8001afe:	630b      	str	r3, [r1, #48]	; 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8001b00:	4b05      	ldr	r3, [pc, #20]	; (8001b18 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001b02:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	4013      	ands	r3, r2
 8001b08:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001b0a:	68fb      	ldr	r3, [r7, #12]
}
 8001b0c:	bf00      	nop
 8001b0e:	3714      	adds	r7, #20
 8001b10:	46bd      	mov	sp, r7
 8001b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b16:	4770      	bx	lr
 8001b18:	40023800 	.word	0x40023800

08001b1c <LL_APB1_GRP1_EnableClock>:
{
 8001b1c:	b480      	push	{r7}
 8001b1e:	b085      	sub	sp, #20
 8001b20:	af00      	add	r7, sp, #0
 8001b22:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 8001b24:	4b08      	ldr	r3, [pc, #32]	; (8001b48 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001b26:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001b28:	4907      	ldr	r1, [pc, #28]	; (8001b48 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	4313      	orrs	r3, r2
 8001b2e:	640b      	str	r3, [r1, #64]	; 0x40
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8001b30:	4b05      	ldr	r3, [pc, #20]	; (8001b48 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001b32:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	4013      	ands	r3, r2
 8001b38:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001b3a:	68fb      	ldr	r3, [r7, #12]
}
 8001b3c:	bf00      	nop
 8001b3e:	3714      	adds	r7, #20
 8001b40:	46bd      	mov	sp, r7
 8001b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b46:	4770      	bx	lr
 8001b48:	40023800 	.word	0x40023800

08001b4c <LL_SPI_SetStandard>:
{
 8001b4c:	b480      	push	{r7}
 8001b4e:	b083      	sub	sp, #12
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	6078      	str	r0, [r7, #4]
 8001b54:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	685b      	ldr	r3, [r3, #4]
 8001b5a:	f023 0210 	bic.w	r2, r3, #16
 8001b5e:	683b      	ldr	r3, [r7, #0]
 8001b60:	431a      	orrs	r2, r3
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	605a      	str	r2, [r3, #4]
}
 8001b66:	bf00      	nop
 8001b68:	370c      	adds	r7, #12
 8001b6a:	46bd      	mov	sp, r7
 8001b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b70:	4770      	bx	lr
	...

08001b74 <MX_SPI2_Init>:

/* USER CODE END 0 */

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8001b74:	b580      	push	{r7, lr}
 8001b76:	b090      	sub	sp, #64	; 0x40
 8001b78:	af00      	add	r7, sp, #0
  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 8001b7a:	f107 0318 	add.w	r3, r7, #24
 8001b7e:	2228      	movs	r2, #40	; 0x28
 8001b80:	2100      	movs	r1, #0
 8001b82:	4618      	mov	r0, r3
 8001b84:	f001 f9bc 	bl	8002f00 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b88:	463b      	mov	r3, r7
 8001b8a:	2200      	movs	r2, #0
 8001b8c:	601a      	str	r2, [r3, #0]
 8001b8e:	605a      	str	r2, [r3, #4]
 8001b90:	609a      	str	r2, [r3, #8]
 8001b92:	60da      	str	r2, [r3, #12]
 8001b94:	611a      	str	r2, [r3, #16]
 8001b96:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_SPI2);
 8001b98:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8001b9c:	f7ff ffbe 	bl	8001b1c <LL_APB1_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8001ba0:	2004      	movs	r0, #4
 8001ba2:	f7ff ffa3 	bl	8001aec <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8001ba6:	2002      	movs	r0, #2
 8001ba8:	f7ff ffa0 	bl	8001aec <LL_AHB1_GRP1_EnableClock>
  /**SPI2 GPIO Configuration
  PC1   ------> SPI2_MOSI
  PC2   ------> SPI2_MISO
  PB10   ------> SPI2_SCK
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_1;
 8001bac:	2302      	movs	r3, #2
 8001bae:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001bb0:	2302      	movs	r3, #2
 8001bb2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001bb4:	2303      	movs	r3, #3
 8001bb6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001bb8:	2300      	movs	r3, #0
 8001bba:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001bbc:	2300      	movs	r3, #0
 8001bbe:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 8001bc0:	2307      	movs	r3, #7
 8001bc2:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001bc4:	463b      	mov	r3, r7
 8001bc6:	4619      	mov	r1, r3
 8001bc8:	4824      	ldr	r0, [pc, #144]	; (8001c5c <MX_SPI2_Init+0xe8>)
 8001bca:	f000 fc52 	bl	8002472 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_2;
 8001bce:	2304      	movs	r3, #4
 8001bd0:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001bd2:	2302      	movs	r3, #2
 8001bd4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001bd6:	2303      	movs	r3, #3
 8001bd8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001bda:	2300      	movs	r3, #0
 8001bdc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001bde:	2300      	movs	r3, #0
 8001be0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8001be2:	2305      	movs	r3, #5
 8001be4:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001be6:	463b      	mov	r3, r7
 8001be8:	4619      	mov	r1, r3
 8001bea:	481c      	ldr	r0, [pc, #112]	; (8001c5c <MX_SPI2_Init+0xe8>)
 8001bec:	f000 fc41 	bl	8002472 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_10;
 8001bf0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001bf4:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001bf6:	2302      	movs	r3, #2
 8001bf8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001bfa:	2303      	movs	r3, #3
 8001bfc:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001bfe:	2300      	movs	r3, #0
 8001c00:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001c02:	2300      	movs	r3, #0
 8001c04:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8001c06:	2305      	movs	r3, #5
 8001c08:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c0a:	463b      	mov	r3, r7
 8001c0c:	4619      	mov	r1, r3
 8001c0e:	4814      	ldr	r0, [pc, #80]	; (8001c60 <MX_SPI2_Init+0xec>)
 8001c10:	f000 fc2f 	bl	8002472 <LL_GPIO_Init>

  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 8001c14:	2300      	movs	r3, #0
 8001c16:	61bb      	str	r3, [r7, #24]
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 8001c18:	f44f 7382 	mov.w	r3, #260	; 0x104
 8001c1c:	61fb      	str	r3, [r7, #28]
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 8001c1e:	2300      	movs	r3, #0
 8001c20:	623b      	str	r3, [r7, #32]
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH;
 8001c22:	2302      	movs	r3, #2
 8001c24:	627b      	str	r3, [r7, #36]	; 0x24
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 8001c26:	2301      	movs	r3, #1
 8001c28:	62bb      	str	r3, [r7, #40]	; 0x28
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 8001c2a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001c2e:	62fb      	str	r3, [r7, #44]	; 0x2c
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV64;
 8001c30:	2328      	movs	r3, #40	; 0x28
 8001c32:	633b      	str	r3, [r7, #48]	; 0x30
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 8001c34:	2300      	movs	r3, #0
 8001c36:	637b      	str	r3, [r7, #52]	; 0x34
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 8001c38:	2300      	movs	r3, #0
 8001c3a:	63bb      	str	r3, [r7, #56]	; 0x38
  SPI_InitStruct.CRCPoly = 10;
 8001c3c:	230a      	movs	r3, #10
 8001c3e:	63fb      	str	r3, [r7, #60]	; 0x3c
  LL_SPI_Init(SPI2, &SPI_InitStruct);
 8001c40:	f107 0318 	add.w	r3, r7, #24
 8001c44:	4619      	mov	r1, r3
 8001c46:	4807      	ldr	r0, [pc, #28]	; (8001c64 <MX_SPI2_Init+0xf0>)
 8001c48:	f000 fe1f 	bl	800288a <LL_SPI_Init>
  LL_SPI_SetStandard(SPI2, LL_SPI_PROTOCOL_MOTOROLA);
 8001c4c:	2100      	movs	r1, #0
 8001c4e:	4805      	ldr	r0, [pc, #20]	; (8001c64 <MX_SPI2_Init+0xf0>)
 8001c50:	f7ff ff7c 	bl	8001b4c <LL_SPI_SetStandard>

}
 8001c54:	bf00      	nop
 8001c56:	3740      	adds	r7, #64	; 0x40
 8001c58:	46bd      	mov	sp, r7
 8001c5a:	bd80      	pop	{r7, pc}
 8001c5c:	40020800 	.word	0x40020800
 8001c60:	40020400 	.word	0x40020400
 8001c64:	40003800 	.word	0x40003800

08001c68 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c68:	b480      	push	{r7}
 8001c6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001c6c:	e7fe      	b.n	8001c6c <NMI_Handler+0x4>

08001c6e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c6e:	b480      	push	{r7}
 8001c70:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c72:	e7fe      	b.n	8001c72 <HardFault_Handler+0x4>

08001c74 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c74:	b480      	push	{r7}
 8001c76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c78:	e7fe      	b.n	8001c78 <MemManage_Handler+0x4>

08001c7a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c7a:	b480      	push	{r7}
 8001c7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c7e:	e7fe      	b.n	8001c7e <BusFault_Handler+0x4>

08001c80 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c80:	b480      	push	{r7}
 8001c82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c84:	e7fe      	b.n	8001c84 <UsageFault_Handler+0x4>

08001c86 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001c86:	b480      	push	{r7}
 8001c88:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001c8a:	bf00      	nop
 8001c8c:	46bd      	mov	sp, r7
 8001c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c92:	4770      	bx	lr

08001c94 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c94:	b480      	push	{r7}
 8001c96:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c98:	bf00      	nop
 8001c9a:	46bd      	mov	sp, r7
 8001c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca0:	4770      	bx	lr

08001ca2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001ca2:	b480      	push	{r7}
 8001ca4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001ca6:	bf00      	nop
 8001ca8:	46bd      	mov	sp, r7
 8001caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cae:	4770      	bx	lr

08001cb0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
	SystickTimer_Interrupt();
 8001cb4:	f7ff faf0 	bl	8001298 <SystickTimer_Interrupt>
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001cb8:	bf00      	nop
 8001cba:	bd80      	pop	{r7, pc}

08001cbc <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001cbc:	b580      	push	{r7, lr}
 8001cbe:	b086      	sub	sp, #24
 8001cc0:	af00      	add	r7, sp, #0
 8001cc2:	60f8      	str	r0, [r7, #12]
 8001cc4:	60b9      	str	r1, [r7, #8]
 8001cc6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cc8:	2300      	movs	r3, #0
 8001cca:	617b      	str	r3, [r7, #20]
 8001ccc:	e00a      	b.n	8001ce4 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001cce:	f3af 8000 	nop.w
 8001cd2:	4601      	mov	r1, r0
 8001cd4:	68bb      	ldr	r3, [r7, #8]
 8001cd6:	1c5a      	adds	r2, r3, #1
 8001cd8:	60ba      	str	r2, [r7, #8]
 8001cda:	b2ca      	uxtb	r2, r1
 8001cdc:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cde:	697b      	ldr	r3, [r7, #20]
 8001ce0:	3301      	adds	r3, #1
 8001ce2:	617b      	str	r3, [r7, #20]
 8001ce4:	697a      	ldr	r2, [r7, #20]
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	429a      	cmp	r2, r3
 8001cea:	dbf0      	blt.n	8001cce <_read+0x12>
	}

return len;
 8001cec:	687b      	ldr	r3, [r7, #4]
}
 8001cee:	4618      	mov	r0, r3
 8001cf0:	3718      	adds	r7, #24
 8001cf2:	46bd      	mov	sp, r7
 8001cf4:	bd80      	pop	{r7, pc}

08001cf6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001cf6:	b580      	push	{r7, lr}
 8001cf8:	b086      	sub	sp, #24
 8001cfa:	af00      	add	r7, sp, #0
 8001cfc:	60f8      	str	r0, [r7, #12]
 8001cfe:	60b9      	str	r1, [r7, #8]
 8001d00:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d02:	2300      	movs	r3, #0
 8001d04:	617b      	str	r3, [r7, #20]
 8001d06:	e009      	b.n	8001d1c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001d08:	68bb      	ldr	r3, [r7, #8]
 8001d0a:	1c5a      	adds	r2, r3, #1
 8001d0c:	60ba      	str	r2, [r7, #8]
 8001d0e:	781b      	ldrb	r3, [r3, #0]
 8001d10:	4618      	mov	r0, r3
 8001d12:	f7ff fedb 	bl	8001acc <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d16:	697b      	ldr	r3, [r7, #20]
 8001d18:	3301      	adds	r3, #1
 8001d1a:	617b      	str	r3, [r7, #20]
 8001d1c:	697a      	ldr	r2, [r7, #20]
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	429a      	cmp	r2, r3
 8001d22:	dbf1      	blt.n	8001d08 <_write+0x12>
	}
	return len;
 8001d24:	687b      	ldr	r3, [r7, #4]
}
 8001d26:	4618      	mov	r0, r3
 8001d28:	3718      	adds	r7, #24
 8001d2a:	46bd      	mov	sp, r7
 8001d2c:	bd80      	pop	{r7, pc}

08001d2e <_close>:

int _close(int file)
{
 8001d2e:	b480      	push	{r7}
 8001d30:	b083      	sub	sp, #12
 8001d32:	af00      	add	r7, sp, #0
 8001d34:	6078      	str	r0, [r7, #4]
	return -1;
 8001d36:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001d3a:	4618      	mov	r0, r3
 8001d3c:	370c      	adds	r7, #12
 8001d3e:	46bd      	mov	sp, r7
 8001d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d44:	4770      	bx	lr

08001d46 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001d46:	b480      	push	{r7}
 8001d48:	b083      	sub	sp, #12
 8001d4a:	af00      	add	r7, sp, #0
 8001d4c:	6078      	str	r0, [r7, #4]
 8001d4e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001d50:	683b      	ldr	r3, [r7, #0]
 8001d52:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001d56:	605a      	str	r2, [r3, #4]
	return 0;
 8001d58:	2300      	movs	r3, #0
}
 8001d5a:	4618      	mov	r0, r3
 8001d5c:	370c      	adds	r7, #12
 8001d5e:	46bd      	mov	sp, r7
 8001d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d64:	4770      	bx	lr

08001d66 <_isatty>:

int _isatty(int file)
{
 8001d66:	b480      	push	{r7}
 8001d68:	b083      	sub	sp, #12
 8001d6a:	af00      	add	r7, sp, #0
 8001d6c:	6078      	str	r0, [r7, #4]
	return 1;
 8001d6e:	2301      	movs	r3, #1
}
 8001d70:	4618      	mov	r0, r3
 8001d72:	370c      	adds	r7, #12
 8001d74:	46bd      	mov	sp, r7
 8001d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d7a:	4770      	bx	lr

08001d7c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001d7c:	b480      	push	{r7}
 8001d7e:	b085      	sub	sp, #20
 8001d80:	af00      	add	r7, sp, #0
 8001d82:	60f8      	str	r0, [r7, #12]
 8001d84:	60b9      	str	r1, [r7, #8]
 8001d86:	607a      	str	r2, [r7, #4]
	return 0;
 8001d88:	2300      	movs	r3, #0
}
 8001d8a:	4618      	mov	r0, r3
 8001d8c:	3714      	adds	r7, #20
 8001d8e:	46bd      	mov	sp, r7
 8001d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d94:	4770      	bx	lr
	...

08001d98 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001d98:	b580      	push	{r7, lr}
 8001d9a:	b086      	sub	sp, #24
 8001d9c:	af00      	add	r7, sp, #0
 8001d9e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001da0:	4a14      	ldr	r2, [pc, #80]	; (8001df4 <_sbrk+0x5c>)
 8001da2:	4b15      	ldr	r3, [pc, #84]	; (8001df8 <_sbrk+0x60>)
 8001da4:	1ad3      	subs	r3, r2, r3
 8001da6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001da8:	697b      	ldr	r3, [r7, #20]
 8001daa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001dac:	4b13      	ldr	r3, [pc, #76]	; (8001dfc <_sbrk+0x64>)
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d102      	bne.n	8001dba <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001db4:	4b11      	ldr	r3, [pc, #68]	; (8001dfc <_sbrk+0x64>)
 8001db6:	4a12      	ldr	r2, [pc, #72]	; (8001e00 <_sbrk+0x68>)
 8001db8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001dba:	4b10      	ldr	r3, [pc, #64]	; (8001dfc <_sbrk+0x64>)
 8001dbc:	681a      	ldr	r2, [r3, #0]
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	4413      	add	r3, r2
 8001dc2:	693a      	ldr	r2, [r7, #16]
 8001dc4:	429a      	cmp	r2, r3
 8001dc6:	d207      	bcs.n	8001dd8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001dc8:	f001 f870 	bl	8002eac <__errno>
 8001dcc:	4602      	mov	r2, r0
 8001dce:	230c      	movs	r3, #12
 8001dd0:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8001dd2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001dd6:	e009      	b.n	8001dec <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001dd8:	4b08      	ldr	r3, [pc, #32]	; (8001dfc <_sbrk+0x64>)
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001dde:	4b07      	ldr	r3, [pc, #28]	; (8001dfc <_sbrk+0x64>)
 8001de0:	681a      	ldr	r2, [r3, #0]
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	4413      	add	r3, r2
 8001de6:	4a05      	ldr	r2, [pc, #20]	; (8001dfc <_sbrk+0x64>)
 8001de8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001dea:	68fb      	ldr	r3, [r7, #12]
}
 8001dec:	4618      	mov	r0, r3
 8001dee:	3718      	adds	r7, #24
 8001df0:	46bd      	mov	sp, r7
 8001df2:	bd80      	pop	{r7, pc}
 8001df4:	20020000 	.word	0x20020000
 8001df8:	00000400 	.word	0x00000400
 8001dfc:	20000208 	.word	0x20000208
 8001e00:	20000218 	.word	0x20000218

08001e04 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001e04:	b480      	push	{r7}
 8001e06:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001e08:	4b08      	ldr	r3, [pc, #32]	; (8001e2c <SystemInit+0x28>)
 8001e0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001e0e:	4a07      	ldr	r2, [pc, #28]	; (8001e2c <SystemInit+0x28>)
 8001e10:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001e14:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001e18:	4b04      	ldr	r3, [pc, #16]	; (8001e2c <SystemInit+0x28>)
 8001e1a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001e1e:	609a      	str	r2, [r3, #8]
#endif
}
 8001e20:	bf00      	nop
 8001e22:	46bd      	mov	sp, r7
 8001e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e28:	4770      	bx	lr
 8001e2a:	bf00      	nop
 8001e2c:	e000ed00 	.word	0xe000ed00

08001e30 <LL_AHB1_GRP1_EnableClock>:
{
 8001e30:	b480      	push	{r7}
 8001e32:	b085      	sub	sp, #20
 8001e34:	af00      	add	r7, sp, #0
 8001e36:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8001e38:	4b08      	ldr	r3, [pc, #32]	; (8001e5c <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001e3a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001e3c:	4907      	ldr	r1, [pc, #28]	; (8001e5c <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	4313      	orrs	r3, r2
 8001e42:	630b      	str	r3, [r1, #48]	; 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8001e44:	4b05      	ldr	r3, [pc, #20]	; (8001e5c <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001e46:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	4013      	ands	r3, r2
 8001e4c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001e4e:	68fb      	ldr	r3, [r7, #12]
}
 8001e50:	bf00      	nop
 8001e52:	3714      	adds	r7, #20
 8001e54:	46bd      	mov	sp, r7
 8001e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e5a:	4770      	bx	lr
 8001e5c:	40023800 	.word	0x40023800

08001e60 <LL_APB1_GRP1_EnableClock>:
{
 8001e60:	b480      	push	{r7}
 8001e62:	b085      	sub	sp, #20
 8001e64:	af00      	add	r7, sp, #0
 8001e66:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 8001e68:	4b08      	ldr	r3, [pc, #32]	; (8001e8c <LL_APB1_GRP1_EnableClock+0x2c>)
 8001e6a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001e6c:	4907      	ldr	r1, [pc, #28]	; (8001e8c <LL_APB1_GRP1_EnableClock+0x2c>)
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	4313      	orrs	r3, r2
 8001e72:	640b      	str	r3, [r1, #64]	; 0x40
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8001e74:	4b05      	ldr	r3, [pc, #20]	; (8001e8c <LL_APB1_GRP1_EnableClock+0x2c>)
 8001e76:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	4013      	ands	r3, r2
 8001e7c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001e7e:	68fb      	ldr	r3, [r7, #12]
}
 8001e80:	bf00      	nop
 8001e82:	3714      	adds	r7, #20
 8001e84:	46bd      	mov	sp, r7
 8001e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e8a:	4770      	bx	lr
 8001e8c:	40023800 	.word	0x40023800

08001e90 <LL_USART_Enable>:
  * @rmtoll CR1          UE            LL_USART_Enable
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_Enable(USART_TypeDef *USARTx)
{
 8001e90:	b480      	push	{r7}
 8001e92:	b083      	sub	sp, #12
 8001e94:	af00      	add	r7, sp, #0
 8001e96:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	68db      	ldr	r3, [r3, #12]
 8001e9c:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	60da      	str	r2, [r3, #12]
}
 8001ea4:	bf00      	nop
 8001ea6:	370c      	adds	r7, #12
 8001ea8:	46bd      	mov	sp, r7
 8001eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eae:	4770      	bx	lr

08001eb0 <LL_USART_ConfigAsyncMode>:
  *         CR3          HDSEL         LL_USART_ConfigAsyncMode
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx)
{
 8001eb0:	b480      	push	{r7}
 8001eb2:	b083      	sub	sp, #12
 8001eb4:	af00      	add	r7, sp, #0
 8001eb6:	6078      	str	r0, [r7, #4]
  /* In Asynchronous mode, the following bits must be kept cleared:
  - LINEN, CLKEN bits in the USART_CR2 register,
  - SCEN, IREN and HDSEL bits in the USART_CR3 register.*/
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	691b      	ldr	r3, [r3, #16]
 8001ebc:	f423 4290 	bic.w	r2, r3, #18432	; 0x4800
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	695b      	ldr	r3, [r3, #20]
 8001ec8:	f023 022a 	bic.w	r2, r3, #42	; 0x2a
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	615a      	str	r2, [r3, #20]
}
 8001ed0:	bf00      	nop
 8001ed2:	370c      	adds	r7, #12
 8001ed4:	46bd      	mov	sp, r7
 8001ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eda:	4770      	bx	lr

08001edc <LL_USART_IsActiveFlag_TXE>:
  * @rmtoll SR           TXE           LL_USART_IsActiveFlag_TXE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TXE(USART_TypeDef *USARTx)
{
 8001edc:	b480      	push	{r7}
 8001ede:	b083      	sub	sp, #12
 8001ee0:	af00      	add	r7, sp, #0
 8001ee2:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_TXE) == (USART_SR_TXE));
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001eec:	2b80      	cmp	r3, #128	; 0x80
 8001eee:	bf0c      	ite	eq
 8001ef0:	2301      	moveq	r3, #1
 8001ef2:	2300      	movne	r3, #0
 8001ef4:	b2db      	uxtb	r3, r3
}
 8001ef6:	4618      	mov	r0, r3
 8001ef8:	370c      	adds	r7, #12
 8001efa:	46bd      	mov	sp, r7
 8001efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f00:	4770      	bx	lr

08001f02 <LL_USART_TransmitData8>:
  * @param  USARTx USART Instance
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
 8001f02:	b480      	push	{r7}
 8001f04:	b083      	sub	sp, #12
 8001f06:	af00      	add	r7, sp, #0
 8001f08:	6078      	str	r0, [r7, #4]
 8001f0a:	460b      	mov	r3, r1
 8001f0c:	70fb      	strb	r3, [r7, #3]
  USARTx->DR = Value;
 8001f0e:	78fa      	ldrb	r2, [r7, #3]
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	605a      	str	r2, [r3, #4]
}
 8001f14:	bf00      	nop
 8001f16:	370c      	adds	r7, #12
 8001f18:	46bd      	mov	sp, r7
 8001f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f1e:	4770      	bx	lr

08001f20 <MX_USART2_UART_Init>:
/* USER CODE END 0 */

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001f20:	b580      	push	{r7, lr}
 8001f22:	b08e      	sub	sp, #56	; 0x38
 8001f24:	af00      	add	r7, sp, #0
  LL_USART_InitTypeDef USART_InitStruct = {0};
 8001f26:	f107 031c 	add.w	r3, r7, #28
 8001f2a:	2200      	movs	r2, #0
 8001f2c:	601a      	str	r2, [r3, #0]
 8001f2e:	605a      	str	r2, [r3, #4]
 8001f30:	609a      	str	r2, [r3, #8]
 8001f32:	60da      	str	r2, [r3, #12]
 8001f34:	611a      	str	r2, [r3, #16]
 8001f36:	615a      	str	r2, [r3, #20]
 8001f38:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f3a:	1d3b      	adds	r3, r7, #4
 8001f3c:	2200      	movs	r2, #0
 8001f3e:	601a      	str	r2, [r3, #0]
 8001f40:	605a      	str	r2, [r3, #4]
 8001f42:	609a      	str	r2, [r3, #8]
 8001f44:	60da      	str	r2, [r3, #12]
 8001f46:	611a      	str	r2, [r3, #16]
 8001f48:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART2);
 8001f4a:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8001f4e:	f7ff ff87 	bl	8001e60 <LL_APB1_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8001f52:	2001      	movs	r0, #1
 8001f54:	f7ff ff6c 	bl	8001e30 <LL_AHB1_GRP1_EnableClock>
  /**USART2 GPIO Configuration
  PA2   ------> USART2_TX
  PA3   ------> USART2_RX
  */
  GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001f58:	230c      	movs	r3, #12
 8001f5a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001f5c:	2302      	movs	r3, #2
 8001f5e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001f60:	2303      	movs	r3, #3
 8001f62:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001f64:	2300      	movs	r3, #0
 8001f66:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001f68:	2300      	movs	r3, #0
 8001f6a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 8001f6c:	2307      	movs	r3, #7
 8001f6e:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f70:	1d3b      	adds	r3, r7, #4
 8001f72:	4619      	mov	r1, r3
 8001f74:	4810      	ldr	r0, [pc, #64]	; (8001fb8 <MX_USART2_UART_Init+0x98>)
 8001f76:	f000 fa7c 	bl	8002472 <LL_GPIO_Init>

  USART_InitStruct.BaudRate = 115200;
 8001f7a:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8001f7e:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8001f80:	2300      	movs	r3, #0
 8001f82:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8001f84:	2300      	movs	r3, #0
 8001f86:	627b      	str	r3, [r7, #36]	; 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8001f88:	2300      	movs	r3, #0
 8001f8a:	62bb      	str	r3, [r7, #40]	; 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8001f8c:	230c      	movs	r3, #12
 8001f8e:	62fb      	str	r3, [r7, #44]	; 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8001f90:	2300      	movs	r3, #0
 8001f92:	633b      	str	r3, [r7, #48]	; 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8001f94:	2300      	movs	r3, #0
 8001f96:	637b      	str	r3, [r7, #52]	; 0x34
  LL_USART_Init(USART2, &USART_InitStruct);
 8001f98:	f107 031c 	add.w	r3, r7, #28
 8001f9c:	4619      	mov	r1, r3
 8001f9e:	4807      	ldr	r0, [pc, #28]	; (8001fbc <MX_USART2_UART_Init+0x9c>)
 8001fa0:	f000 fea8 	bl	8002cf4 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART2);
 8001fa4:	4805      	ldr	r0, [pc, #20]	; (8001fbc <MX_USART2_UART_Init+0x9c>)
 8001fa6:	f7ff ff83 	bl	8001eb0 <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART2);
 8001faa:	4804      	ldr	r0, [pc, #16]	; (8001fbc <MX_USART2_UART_Init+0x9c>)
 8001fac:	f7ff ff70 	bl	8001e90 <LL_USART_Enable>

}
 8001fb0:	bf00      	nop
 8001fb2:	3738      	adds	r7, #56	; 0x38
 8001fb4:	46bd      	mov	sp, r7
 8001fb6:	bd80      	pop	{r7, pc}
 8001fb8:	40020000 	.word	0x40020000
 8001fbc:	40004400 	.word	0x40004400

08001fc0 <USART_TransmitByte>:

/* USER CODE BEGIN 1 */
void USART_TransmitByte(USART_TypeDef *pUSARTx, uint8_t u8WriteData)
{
 8001fc0:	b580      	push	{r7, lr}
 8001fc2:	b082      	sub	sp, #8
 8001fc4:	af00      	add	r7, sp, #0
 8001fc6:	6078      	str	r0, [r7, #4]
 8001fc8:	460b      	mov	r3, r1
 8001fca:	70fb      	strb	r3, [r7, #3]
	LL_USART_TransmitData8(pUSARTx, u8WriteData);
 8001fcc:	78fb      	ldrb	r3, [r7, #3]
 8001fce:	4619      	mov	r1, r3
 8001fd0:	6878      	ldr	r0, [r7, #4]
 8001fd2:	f7ff ff96 	bl	8001f02 <LL_USART_TransmitData8>
	while(0 == LL_USART_IsActiveFlag_TXE(pUSARTx));
 8001fd6:	bf00      	nop
 8001fd8:	6878      	ldr	r0, [r7, #4]
 8001fda:	f7ff ff7f 	bl	8001edc <LL_USART_IsActiveFlag_TXE>
 8001fde:	4603      	mov	r3, r0
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d0f9      	beq.n	8001fd8 <USART_TransmitByte+0x18>
}
 8001fe4:	bf00      	nop
 8001fe6:	3708      	adds	r7, #8
 8001fe8:	46bd      	mov	sp, r7
 8001fea:	bd80      	pop	{r7, pc}

08001fec <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001fec:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002024 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001ff0:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001ff2:	e003      	b.n	8001ffc <LoopCopyDataInit>

08001ff4 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001ff4:	4b0c      	ldr	r3, [pc, #48]	; (8002028 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8001ff6:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001ff8:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001ffa:	3104      	adds	r1, #4

08001ffc <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001ffc:	480b      	ldr	r0, [pc, #44]	; (800202c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8001ffe:	4b0c      	ldr	r3, [pc, #48]	; (8002030 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8002000:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8002002:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8002004:	d3f6      	bcc.n	8001ff4 <CopyDataInit>
  ldr  r2, =_sbss
 8002006:	4a0b      	ldr	r2, [pc, #44]	; (8002034 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8002008:	e002      	b.n	8002010 <LoopFillZerobss>

0800200a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800200a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800200c:	f842 3b04 	str.w	r3, [r2], #4

08002010 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8002010:	4b09      	ldr	r3, [pc, #36]	; (8002038 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8002012:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8002014:	d3f9      	bcc.n	800200a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002016:	f7ff fef5 	bl	8001e04 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800201a:	f000 ff4d 	bl	8002eb8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800201e:	f7ff fca3 	bl	8001968 <main>
  bx  lr    
 8002022:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002024:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8002028:	08005898 	.word	0x08005898
  ldr  r0, =_sdata
 800202c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8002030:	200001d4 	.word	0x200001d4
  ldr  r2, =_sbss
 8002034:	200001d8 	.word	0x200001d8
  ldr  r3, = _ebss
 8002038:	20000218 	.word	0x20000218

0800203c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800203c:	e7fe      	b.n	800203c <ADC_IRQHandler>
	...

08002040 <LL_EXTI_EnableIT_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 8002040:	b480      	push	{r7}
 8002042:	b083      	sub	sp, #12
 8002044:	af00      	add	r7, sp, #0
 8002046:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR, ExtiLine);
 8002048:	4b05      	ldr	r3, [pc, #20]	; (8002060 <LL_EXTI_EnableIT_0_31+0x20>)
 800204a:	681a      	ldr	r2, [r3, #0]
 800204c:	4904      	ldr	r1, [pc, #16]	; (8002060 <LL_EXTI_EnableIT_0_31+0x20>)
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	4313      	orrs	r3, r2
 8002052:	600b      	str	r3, [r1, #0]
}
 8002054:	bf00      	nop
 8002056:	370c      	adds	r7, #12
 8002058:	46bd      	mov	sp, r7
 800205a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800205e:	4770      	bx	lr
 8002060:	40013c00 	.word	0x40013c00

08002064 <LL_EXTI_DisableIT_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_0_31(uint32_t ExtiLine)
{
 8002064:	b480      	push	{r7}
 8002066:	b083      	sub	sp, #12
 8002068:	af00      	add	r7, sp, #0
 800206a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR, ExtiLine);
 800206c:	4b06      	ldr	r3, [pc, #24]	; (8002088 <LL_EXTI_DisableIT_0_31+0x24>)
 800206e:	681a      	ldr	r2, [r3, #0]
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	43db      	mvns	r3, r3
 8002074:	4904      	ldr	r1, [pc, #16]	; (8002088 <LL_EXTI_DisableIT_0_31+0x24>)
 8002076:	4013      	ands	r3, r2
 8002078:	600b      	str	r3, [r1, #0]
}
 800207a:	bf00      	nop
 800207c:	370c      	adds	r7, #12
 800207e:	46bd      	mov	sp, r7
 8002080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002084:	4770      	bx	lr
 8002086:	bf00      	nop
 8002088:	40013c00 	.word	0x40013c00

0800208c <LL_EXTI_EnableEvent_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableEvent_0_31(uint32_t ExtiLine)
{
 800208c:	b480      	push	{r7}
 800208e:	b083      	sub	sp, #12
 8002090:	af00      	add	r7, sp, #0
 8002092:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR, ExtiLine);
 8002094:	4b05      	ldr	r3, [pc, #20]	; (80020ac <LL_EXTI_EnableEvent_0_31+0x20>)
 8002096:	685a      	ldr	r2, [r3, #4]
 8002098:	4904      	ldr	r1, [pc, #16]	; (80020ac <LL_EXTI_EnableEvent_0_31+0x20>)
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	4313      	orrs	r3, r2
 800209e:	604b      	str	r3, [r1, #4]

}
 80020a0:	bf00      	nop
 80020a2:	370c      	adds	r7, #12
 80020a4:	46bd      	mov	sp, r7
 80020a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020aa:	4770      	bx	lr
 80020ac:	40013c00 	.word	0x40013c00

080020b0 <LL_EXTI_DisableEvent_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableEvent_0_31(uint32_t ExtiLine)
{
 80020b0:	b480      	push	{r7}
 80020b2:	b083      	sub	sp, #12
 80020b4:	af00      	add	r7, sp, #0
 80020b6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR, ExtiLine);
 80020b8:	4b06      	ldr	r3, [pc, #24]	; (80020d4 <LL_EXTI_DisableEvent_0_31+0x24>)
 80020ba:	685a      	ldr	r2, [r3, #4]
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	43db      	mvns	r3, r3
 80020c0:	4904      	ldr	r1, [pc, #16]	; (80020d4 <LL_EXTI_DisableEvent_0_31+0x24>)
 80020c2:	4013      	ands	r3, r2
 80020c4:	604b      	str	r3, [r1, #4]
}
 80020c6:	bf00      	nop
 80020c8:	370c      	adds	r7, #12
 80020ca:	46bd      	mov	sp, r7
 80020cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d0:	4770      	bx	lr
 80020d2:	bf00      	nop
 80020d4:	40013c00 	.word	0x40013c00

080020d8 <LL_EXTI_EnableRisingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 80020d8:	b480      	push	{r7}
 80020da:	b083      	sub	sp, #12
 80020dc:	af00      	add	r7, sp, #0
 80020de:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR, ExtiLine);
 80020e0:	4b05      	ldr	r3, [pc, #20]	; (80020f8 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 80020e2:	689a      	ldr	r2, [r3, #8]
 80020e4:	4904      	ldr	r1, [pc, #16]	; (80020f8 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	4313      	orrs	r3, r2
 80020ea:	608b      	str	r3, [r1, #8]

}
 80020ec:	bf00      	nop
 80020ee:	370c      	adds	r7, #12
 80020f0:	46bd      	mov	sp, r7
 80020f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f6:	4770      	bx	lr
 80020f8:	40013c00 	.word	0x40013c00

080020fc <LL_EXTI_DisableRisingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_0_31(uint32_t ExtiLine)
{
 80020fc:	b480      	push	{r7}
 80020fe:	b083      	sub	sp, #12
 8002100:	af00      	add	r7, sp, #0
 8002102:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR, ExtiLine);
 8002104:	4b06      	ldr	r3, [pc, #24]	; (8002120 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8002106:	689a      	ldr	r2, [r3, #8]
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	43db      	mvns	r3, r3
 800210c:	4904      	ldr	r1, [pc, #16]	; (8002120 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 800210e:	4013      	ands	r3, r2
 8002110:	608b      	str	r3, [r1, #8]

}
 8002112:	bf00      	nop
 8002114:	370c      	adds	r7, #12
 8002116:	46bd      	mov	sp, r7
 8002118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800211c:	4770      	bx	lr
 800211e:	bf00      	nop
 8002120:	40013c00 	.word	0x40013c00

08002124 <LL_EXTI_EnableFallingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_0_31(uint32_t ExtiLine)
{
 8002124:	b480      	push	{r7}
 8002126:	b083      	sub	sp, #12
 8002128:	af00      	add	r7, sp, #0
 800212a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR, ExtiLine);
 800212c:	4b05      	ldr	r3, [pc, #20]	; (8002144 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 800212e:	68da      	ldr	r2, [r3, #12]
 8002130:	4904      	ldr	r1, [pc, #16]	; (8002144 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	4313      	orrs	r3, r2
 8002136:	60cb      	str	r3, [r1, #12]
}
 8002138:	bf00      	nop
 800213a:	370c      	adds	r7, #12
 800213c:	46bd      	mov	sp, r7
 800213e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002142:	4770      	bx	lr
 8002144:	40013c00 	.word	0x40013c00

08002148 <LL_EXTI_DisableFallingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_0_31(uint32_t ExtiLine)
{
 8002148:	b480      	push	{r7}
 800214a:	b083      	sub	sp, #12
 800214c:	af00      	add	r7, sp, #0
 800214e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR, ExtiLine);
 8002150:	4b06      	ldr	r3, [pc, #24]	; (800216c <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8002152:	68da      	ldr	r2, [r3, #12]
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	43db      	mvns	r3, r3
 8002158:	4904      	ldr	r1, [pc, #16]	; (800216c <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 800215a:	4013      	ands	r3, r2
 800215c:	60cb      	str	r3, [r1, #12]
}
 800215e:	bf00      	nop
 8002160:	370c      	adds	r7, #12
 8002162:	46bd      	mov	sp, r7
 8002164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002168:	4770      	bx	lr
 800216a:	bf00      	nop
 800216c:	40013c00 	.word	0x40013c00

08002170 <LL_EXTI_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: EXTI registers are initialized
  *          - ERROR: not applicable
  */
uint32_t LL_EXTI_Init(LL_EXTI_InitTypeDef *EXTI_InitStruct)
{
 8002170:	b580      	push	{r7, lr}
 8002172:	b084      	sub	sp, #16
 8002174:	af00      	add	r7, sp, #0
 8002176:	6078      	str	r0, [r7, #4]
  ErrorStatus status = SUCCESS;
 8002178:	2300      	movs	r3, #0
 800217a:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_EXTI_LINE_0_31(EXTI_InitStruct->Line_0_31));
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->LineCommand));
  assert_param(IS_LL_EXTI_MODE(EXTI_InitStruct->Mode));

  /* ENABLE LineCommand */
  if (EXTI_InitStruct->LineCommand != DISABLE)
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	791b      	ldrb	r3, [r3, #4]
 8002180:	2b00      	cmp	r3, #0
 8002182:	d060      	beq.n	8002246 <LL_EXTI_Init+0xd6>
  {
    assert_param(IS_LL_EXTI_TRIGGER(EXTI_InitStruct->Trigger));

    /* Configure EXTI Lines in range from 0 to 31 */
    if (EXTI_InitStruct->Line_0_31 != LL_EXTI_LINE_NONE)
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	2b00      	cmp	r3, #0
 800218a:	d067      	beq.n	800225c <LL_EXTI_Init+0xec>
    {
      switch (EXTI_InitStruct->Mode)
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	795b      	ldrb	r3, [r3, #5]
 8002190:	2b01      	cmp	r3, #1
 8002192:	d00e      	beq.n	80021b2 <LL_EXTI_Init+0x42>
 8002194:	2b02      	cmp	r3, #2
 8002196:	d017      	beq.n	80021c8 <LL_EXTI_Init+0x58>
 8002198:	2b00      	cmp	r3, #0
 800219a:	d120      	bne.n	80021de <LL_EXTI_Init+0x6e>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	4618      	mov	r0, r3
 80021a2:	f7ff ff85 	bl	80020b0 <LL_EXTI_DisableEvent_0_31>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	4618      	mov	r0, r3
 80021ac:	f7ff ff48 	bl	8002040 <LL_EXTI_EnableIT_0_31>
          break;
 80021b0:	e018      	b.n	80021e4 <LL_EXTI_Init+0x74>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	4618      	mov	r0, r3
 80021b8:	f7ff ff54 	bl	8002064 <LL_EXTI_DisableIT_0_31>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	4618      	mov	r0, r3
 80021c2:	f7ff ff63 	bl	800208c <LL_EXTI_EnableEvent_0_31>
          break;
 80021c6:	e00d      	b.n	80021e4 <LL_EXTI_Init+0x74>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT & Event on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	4618      	mov	r0, r3
 80021ce:	f7ff ff37 	bl	8002040 <LL_EXTI_EnableIT_0_31>
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	4618      	mov	r0, r3
 80021d8:	f7ff ff58 	bl	800208c <LL_EXTI_EnableEvent_0_31>
          break;
 80021dc:	e002      	b.n	80021e4 <LL_EXTI_Init+0x74>
        default:
          status = ERROR;
 80021de:	2301      	movs	r3, #1
 80021e0:	73fb      	strb	r3, [r7, #15]
          break;
 80021e2:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	799b      	ldrb	r3, [r3, #6]
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d037      	beq.n	800225c <LL_EXTI_Init+0xec>
      {
        switch (EXTI_InitStruct->Trigger)
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	799b      	ldrb	r3, [r3, #6]
 80021f0:	2b02      	cmp	r3, #2
 80021f2:	d00e      	beq.n	8002212 <LL_EXTI_Init+0xa2>
 80021f4:	2b03      	cmp	r3, #3
 80021f6:	d017      	beq.n	8002228 <LL_EXTI_Init+0xb8>
 80021f8:	2b01      	cmp	r3, #1
 80021fa:	d120      	bne.n	800223e <LL_EXTI_Init+0xce>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	4618      	mov	r0, r3
 8002202:	f7ff ffa1 	bl	8002148 <LL_EXTI_DisableFallingTrig_0_31>
            /* Then Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	4618      	mov	r0, r3
 800220c:	f7ff ff64 	bl	80020d8 <LL_EXTI_EnableRisingTrig_0_31>
            break;
 8002210:	e025      	b.n	800225e <LL_EXTI_Init+0xee>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	4618      	mov	r0, r3
 8002218:	f7ff ff70 	bl	80020fc <LL_EXTI_DisableRisingTrig_0_31>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	4618      	mov	r0, r3
 8002222:	f7ff ff7f 	bl	8002124 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 8002226:	e01a      	b.n	800225e <LL_EXTI_Init+0xee>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	4618      	mov	r0, r3
 800222e:	f7ff ff53 	bl	80020d8 <LL_EXTI_EnableRisingTrig_0_31>
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	4618      	mov	r0, r3
 8002238:	f7ff ff74 	bl	8002124 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 800223c:	e00f      	b.n	800225e <LL_EXTI_Init+0xee>
          default:
            status = ERROR;
 800223e:	2301      	movs	r3, #1
 8002240:	73fb      	strb	r3, [r7, #15]
            break;
 8002242:	bf00      	nop
 8002244:	e00b      	b.n	800225e <LL_EXTI_Init+0xee>
  }
  /* DISABLE LineCommand */
  else
  {
    /* De-configure EXTI Lines in range from 0 to 31 */
    LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	4618      	mov	r0, r3
 800224c:	f7ff ff0a 	bl	8002064 <LL_EXTI_DisableIT_0_31>
    LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	4618      	mov	r0, r3
 8002256:	f7ff ff2b 	bl	80020b0 <LL_EXTI_DisableEvent_0_31>
 800225a:	e000      	b.n	800225e <LL_EXTI_Init+0xee>
      }
 800225c:	bf00      	nop
  }
  return status;
 800225e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002260:	4618      	mov	r0, r3
 8002262:	3710      	adds	r7, #16
 8002264:	46bd      	mov	sp, r7
 8002266:	bd80      	pop	{r7, pc}

08002268 <LL_GPIO_SetPinMode>:
{
 8002268:	b480      	push	{r7}
 800226a:	b089      	sub	sp, #36	; 0x24
 800226c:	af00      	add	r7, sp, #0
 800226e:	60f8      	str	r0, [r7, #12]
 8002270:	60b9      	str	r1, [r7, #8]
 8002272:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	681a      	ldr	r2, [r3, #0]
 8002278:	68bb      	ldr	r3, [r7, #8]
 800227a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800227c:	697b      	ldr	r3, [r7, #20]
 800227e:	fa93 f3a3 	rbit	r3, r3
 8002282:	613b      	str	r3, [r7, #16]
  return result;
 8002284:	693b      	ldr	r3, [r7, #16]
 8002286:	fab3 f383 	clz	r3, r3
 800228a:	b2db      	uxtb	r3, r3
 800228c:	005b      	lsls	r3, r3, #1
 800228e:	2103      	movs	r1, #3
 8002290:	fa01 f303 	lsl.w	r3, r1, r3
 8002294:	43db      	mvns	r3, r3
 8002296:	401a      	ands	r2, r3
 8002298:	68bb      	ldr	r3, [r7, #8]
 800229a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800229c:	69fb      	ldr	r3, [r7, #28]
 800229e:	fa93 f3a3 	rbit	r3, r3
 80022a2:	61bb      	str	r3, [r7, #24]
  return result;
 80022a4:	69bb      	ldr	r3, [r7, #24]
 80022a6:	fab3 f383 	clz	r3, r3
 80022aa:	b2db      	uxtb	r3, r3
 80022ac:	005b      	lsls	r3, r3, #1
 80022ae:	6879      	ldr	r1, [r7, #4]
 80022b0:	fa01 f303 	lsl.w	r3, r1, r3
 80022b4:	431a      	orrs	r2, r3
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	601a      	str	r2, [r3, #0]
}
 80022ba:	bf00      	nop
 80022bc:	3724      	adds	r7, #36	; 0x24
 80022be:	46bd      	mov	sp, r7
 80022c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c4:	4770      	bx	lr

080022c6 <LL_GPIO_SetPinOutputType>:
{
 80022c6:	b480      	push	{r7}
 80022c8:	b085      	sub	sp, #20
 80022ca:	af00      	add	r7, sp, #0
 80022cc:	60f8      	str	r0, [r7, #12]
 80022ce:	60b9      	str	r1, [r7, #8]
 80022d0:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	685a      	ldr	r2, [r3, #4]
 80022d6:	68bb      	ldr	r3, [r7, #8]
 80022d8:	43db      	mvns	r3, r3
 80022da:	401a      	ands	r2, r3
 80022dc:	68bb      	ldr	r3, [r7, #8]
 80022de:	6879      	ldr	r1, [r7, #4]
 80022e0:	fb01 f303 	mul.w	r3, r1, r3
 80022e4:	431a      	orrs	r2, r3
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	605a      	str	r2, [r3, #4]
}
 80022ea:	bf00      	nop
 80022ec:	3714      	adds	r7, #20
 80022ee:	46bd      	mov	sp, r7
 80022f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f4:	4770      	bx	lr

080022f6 <LL_GPIO_SetPinSpeed>:
{
 80022f6:	b480      	push	{r7}
 80022f8:	b089      	sub	sp, #36	; 0x24
 80022fa:	af00      	add	r7, sp, #0
 80022fc:	60f8      	str	r0, [r7, #12]
 80022fe:	60b9      	str	r1, [r7, #8]
 8002300:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	689a      	ldr	r2, [r3, #8]
 8002306:	68bb      	ldr	r3, [r7, #8]
 8002308:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800230a:	697b      	ldr	r3, [r7, #20]
 800230c:	fa93 f3a3 	rbit	r3, r3
 8002310:	613b      	str	r3, [r7, #16]
  return result;
 8002312:	693b      	ldr	r3, [r7, #16]
 8002314:	fab3 f383 	clz	r3, r3
 8002318:	b2db      	uxtb	r3, r3
 800231a:	005b      	lsls	r3, r3, #1
 800231c:	2103      	movs	r1, #3
 800231e:	fa01 f303 	lsl.w	r3, r1, r3
 8002322:	43db      	mvns	r3, r3
 8002324:	401a      	ands	r2, r3
 8002326:	68bb      	ldr	r3, [r7, #8]
 8002328:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800232a:	69fb      	ldr	r3, [r7, #28]
 800232c:	fa93 f3a3 	rbit	r3, r3
 8002330:	61bb      	str	r3, [r7, #24]
  return result;
 8002332:	69bb      	ldr	r3, [r7, #24]
 8002334:	fab3 f383 	clz	r3, r3
 8002338:	b2db      	uxtb	r3, r3
 800233a:	005b      	lsls	r3, r3, #1
 800233c:	6879      	ldr	r1, [r7, #4]
 800233e:	fa01 f303 	lsl.w	r3, r1, r3
 8002342:	431a      	orrs	r2, r3
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	609a      	str	r2, [r3, #8]
}
 8002348:	bf00      	nop
 800234a:	3724      	adds	r7, #36	; 0x24
 800234c:	46bd      	mov	sp, r7
 800234e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002352:	4770      	bx	lr

08002354 <LL_GPIO_SetPinPull>:
{
 8002354:	b480      	push	{r7}
 8002356:	b089      	sub	sp, #36	; 0x24
 8002358:	af00      	add	r7, sp, #0
 800235a:	60f8      	str	r0, [r7, #12]
 800235c:	60b9      	str	r1, [r7, #8]
 800235e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	68da      	ldr	r2, [r3, #12]
 8002364:	68bb      	ldr	r3, [r7, #8]
 8002366:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002368:	697b      	ldr	r3, [r7, #20]
 800236a:	fa93 f3a3 	rbit	r3, r3
 800236e:	613b      	str	r3, [r7, #16]
  return result;
 8002370:	693b      	ldr	r3, [r7, #16]
 8002372:	fab3 f383 	clz	r3, r3
 8002376:	b2db      	uxtb	r3, r3
 8002378:	005b      	lsls	r3, r3, #1
 800237a:	2103      	movs	r1, #3
 800237c:	fa01 f303 	lsl.w	r3, r1, r3
 8002380:	43db      	mvns	r3, r3
 8002382:	401a      	ands	r2, r3
 8002384:	68bb      	ldr	r3, [r7, #8]
 8002386:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002388:	69fb      	ldr	r3, [r7, #28]
 800238a:	fa93 f3a3 	rbit	r3, r3
 800238e:	61bb      	str	r3, [r7, #24]
  return result;
 8002390:	69bb      	ldr	r3, [r7, #24]
 8002392:	fab3 f383 	clz	r3, r3
 8002396:	b2db      	uxtb	r3, r3
 8002398:	005b      	lsls	r3, r3, #1
 800239a:	6879      	ldr	r1, [r7, #4]
 800239c:	fa01 f303 	lsl.w	r3, r1, r3
 80023a0:	431a      	orrs	r2, r3
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	60da      	str	r2, [r3, #12]
}
 80023a6:	bf00      	nop
 80023a8:	3724      	adds	r7, #36	; 0x24
 80023aa:	46bd      	mov	sp, r7
 80023ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b0:	4770      	bx	lr

080023b2 <LL_GPIO_SetAFPin_0_7>:
{
 80023b2:	b480      	push	{r7}
 80023b4:	b089      	sub	sp, #36	; 0x24
 80023b6:	af00      	add	r7, sp, #0
 80023b8:	60f8      	str	r0, [r7, #12]
 80023ba:	60b9      	str	r1, [r7, #8]
 80023bc:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	6a1a      	ldr	r2, [r3, #32]
 80023c2:	68bb      	ldr	r3, [r7, #8]
 80023c4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023c6:	697b      	ldr	r3, [r7, #20]
 80023c8:	fa93 f3a3 	rbit	r3, r3
 80023cc:	613b      	str	r3, [r7, #16]
  return result;
 80023ce:	693b      	ldr	r3, [r7, #16]
 80023d0:	fab3 f383 	clz	r3, r3
 80023d4:	b2db      	uxtb	r3, r3
 80023d6:	009b      	lsls	r3, r3, #2
 80023d8:	210f      	movs	r1, #15
 80023da:	fa01 f303 	lsl.w	r3, r1, r3
 80023de:	43db      	mvns	r3, r3
 80023e0:	401a      	ands	r2, r3
 80023e2:	68bb      	ldr	r3, [r7, #8]
 80023e4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023e6:	69fb      	ldr	r3, [r7, #28]
 80023e8:	fa93 f3a3 	rbit	r3, r3
 80023ec:	61bb      	str	r3, [r7, #24]
  return result;
 80023ee:	69bb      	ldr	r3, [r7, #24]
 80023f0:	fab3 f383 	clz	r3, r3
 80023f4:	b2db      	uxtb	r3, r3
 80023f6:	009b      	lsls	r3, r3, #2
 80023f8:	6879      	ldr	r1, [r7, #4]
 80023fa:	fa01 f303 	lsl.w	r3, r1, r3
 80023fe:	431a      	orrs	r2, r3
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	621a      	str	r2, [r3, #32]
}
 8002404:	bf00      	nop
 8002406:	3724      	adds	r7, #36	; 0x24
 8002408:	46bd      	mov	sp, r7
 800240a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800240e:	4770      	bx	lr

08002410 <LL_GPIO_SetAFPin_8_15>:
{
 8002410:	b480      	push	{r7}
 8002412:	b089      	sub	sp, #36	; 0x24
 8002414:	af00      	add	r7, sp, #0
 8002416:	60f8      	str	r0, [r7, #12]
 8002418:	60b9      	str	r1, [r7, #8]
 800241a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002420:	68bb      	ldr	r3, [r7, #8]
 8002422:	0a1b      	lsrs	r3, r3, #8
 8002424:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002426:	697b      	ldr	r3, [r7, #20]
 8002428:	fa93 f3a3 	rbit	r3, r3
 800242c:	613b      	str	r3, [r7, #16]
  return result;
 800242e:	693b      	ldr	r3, [r7, #16]
 8002430:	fab3 f383 	clz	r3, r3
 8002434:	b2db      	uxtb	r3, r3
 8002436:	009b      	lsls	r3, r3, #2
 8002438:	210f      	movs	r1, #15
 800243a:	fa01 f303 	lsl.w	r3, r1, r3
 800243e:	43db      	mvns	r3, r3
 8002440:	401a      	ands	r2, r3
 8002442:	68bb      	ldr	r3, [r7, #8]
 8002444:	0a1b      	lsrs	r3, r3, #8
 8002446:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002448:	69fb      	ldr	r3, [r7, #28]
 800244a:	fa93 f3a3 	rbit	r3, r3
 800244e:	61bb      	str	r3, [r7, #24]
  return result;
 8002450:	69bb      	ldr	r3, [r7, #24]
 8002452:	fab3 f383 	clz	r3, r3
 8002456:	b2db      	uxtb	r3, r3
 8002458:	009b      	lsls	r3, r3, #2
 800245a:	6879      	ldr	r1, [r7, #4]
 800245c:	fa01 f303 	lsl.w	r3, r1, r3
 8002460:	431a      	orrs	r2, r3
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	625a      	str	r2, [r3, #36]	; 0x24
}
 8002466:	bf00      	nop
 8002468:	3724      	adds	r7, #36	; 0x24
 800246a:	46bd      	mov	sp, r7
 800246c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002470:	4770      	bx	lr

08002472 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8002472:	b580      	push	{r7, lr}
 8002474:	b088      	sub	sp, #32
 8002476:	af00      	add	r7, sp, #0
 8002478:	6078      	str	r0, [r7, #4]
 800247a:	6039      	str	r1, [r7, #0]
  uint32_t pinpos     = 0x00000000U;
 800247c:	2300      	movs	r3, #0
 800247e:	61fb      	str	r3, [r7, #28]
  uint32_t currentpin = 0x00000000U;
 8002480:	2300      	movs	r3, #0
 8002482:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 8002484:	683b      	ldr	r3, [r7, #0]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800248a:	697b      	ldr	r3, [r7, #20]
 800248c:	fa93 f3a3 	rbit	r3, r3
 8002490:	613b      	str	r3, [r7, #16]
  return result;
 8002492:	693b      	ldr	r3, [r7, #16]
 8002494:	fab3 f383 	clz	r3, r3
 8002498:	b2db      	uxtb	r3, r3
 800249a:	61fb      	str	r3, [r7, #28]
  
  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 800249c:	e050      	b.n	8002540 <LL_GPIO_Init+0xce>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 800249e:	683b      	ldr	r3, [r7, #0]
 80024a0:	681a      	ldr	r2, [r3, #0]
 80024a2:	2101      	movs	r1, #1
 80024a4:	69fb      	ldr	r3, [r7, #28]
 80024a6:	fa01 f303 	lsl.w	r3, r1, r3
 80024aa:	4013      	ands	r3, r2
 80024ac:	61bb      	str	r3, [r7, #24]
    
    if (currentpin)
 80024ae:	69bb      	ldr	r3, [r7, #24]
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d042      	beq.n	800253a <LL_GPIO_Init+0xc8>
    {
      
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 80024b4:	683b      	ldr	r3, [r7, #0]
 80024b6:	685b      	ldr	r3, [r3, #4]
 80024b8:	2b01      	cmp	r3, #1
 80024ba:	d003      	beq.n	80024c4 <LL_GPIO_Init+0x52>
 80024bc:	683b      	ldr	r3, [r7, #0]
 80024be:	685b      	ldr	r3, [r3, #4]
 80024c0:	2b02      	cmp	r3, #2
 80024c2:	d10d      	bne.n	80024e0 <LL_GPIO_Init+0x6e>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));
        
        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 80024c4:	683b      	ldr	r3, [r7, #0]
 80024c6:	689b      	ldr	r3, [r3, #8]
 80024c8:	461a      	mov	r2, r3
 80024ca:	69b9      	ldr	r1, [r7, #24]
 80024cc:	6878      	ldr	r0, [r7, #4]
 80024ce:	f7ff ff12 	bl	80022f6 <LL_GPIO_SetPinSpeed>
        
        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));
        
        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 80024d2:	683b      	ldr	r3, [r7, #0]
 80024d4:	68db      	ldr	r3, [r3, #12]
 80024d6:	461a      	mov	r2, r3
 80024d8:	69b9      	ldr	r1, [r7, #24]
 80024da:	6878      	ldr	r0, [r7, #4]
 80024dc:	f7ff fef3 	bl	80022c6 <LL_GPIO_SetPinOutputType>
      }
      
      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 80024e0:	683b      	ldr	r3, [r7, #0]
 80024e2:	691b      	ldr	r3, [r3, #16]
 80024e4:	461a      	mov	r2, r3
 80024e6:	69b9      	ldr	r1, [r7, #24]
 80024e8:	6878      	ldr	r0, [r7, #4]
 80024ea:	f7ff ff33 	bl	8002354 <LL_GPIO_SetPinPull>
      
      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 80024ee:	683b      	ldr	r3, [r7, #0]
 80024f0:	685b      	ldr	r3, [r3, #4]
 80024f2:	2b02      	cmp	r3, #2
 80024f4:	d11a      	bne.n	800252c <LL_GPIO_Init+0xba>
 80024f6:	69bb      	ldr	r3, [r7, #24]
 80024f8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	fa93 f3a3 	rbit	r3, r3
 8002500:	60bb      	str	r3, [r7, #8]
  return result;
 8002502:	68bb      	ldr	r3, [r7, #8]
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));
        
        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U)
 8002504:	fab3 f383 	clz	r3, r3
 8002508:	b2db      	uxtb	r3, r3
 800250a:	2b07      	cmp	r3, #7
 800250c:	d807      	bhi.n	800251e <LL_GPIO_Init+0xac>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800250e:	683b      	ldr	r3, [r7, #0]
 8002510:	695b      	ldr	r3, [r3, #20]
 8002512:	461a      	mov	r2, r3
 8002514:	69b9      	ldr	r1, [r7, #24]
 8002516:	6878      	ldr	r0, [r7, #4]
 8002518:	f7ff ff4b 	bl	80023b2 <LL_GPIO_SetAFPin_0_7>
 800251c:	e006      	b.n	800252c <LL_GPIO_Init+0xba>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800251e:	683b      	ldr	r3, [r7, #0]
 8002520:	695b      	ldr	r3, [r3, #20]
 8002522:	461a      	mov	r2, r3
 8002524:	69b9      	ldr	r1, [r7, #24]
 8002526:	6878      	ldr	r0, [r7, #4]
 8002528:	f7ff ff72 	bl	8002410 <LL_GPIO_SetAFPin_8_15>
        }
      }
      
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 800252c:	683b      	ldr	r3, [r7, #0]
 800252e:	685b      	ldr	r3, [r3, #4]
 8002530:	461a      	mov	r2, r3
 8002532:	69b9      	ldr	r1, [r7, #24]
 8002534:	6878      	ldr	r0, [r7, #4]
 8002536:	f7ff fe97 	bl	8002268 <LL_GPIO_SetPinMode>
    }
    pinpos++;
 800253a:	69fb      	ldr	r3, [r7, #28]
 800253c:	3301      	adds	r3, #1
 800253e:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8002540:	683b      	ldr	r3, [r7, #0]
 8002542:	681a      	ldr	r2, [r3, #0]
 8002544:	69fb      	ldr	r3, [r7, #28]
 8002546:	fa22 f303 	lsr.w	r3, r2, r3
 800254a:	2b00      	cmp	r3, #0
 800254c:	d1a7      	bne.n	800249e <LL_GPIO_Init+0x2c>
  }

  return (SUCCESS);
 800254e:	2300      	movs	r3, #0
}
 8002550:	4618      	mov	r0, r3
 8002552:	3720      	adds	r7, #32
 8002554:	46bd      	mov	sp, r7
 8002556:	bd80      	pop	{r7, pc}

08002558 <LL_RCC_GetSysClkSource>:
{
 8002558:	b480      	push	{r7}
 800255a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 800255c:	4b04      	ldr	r3, [pc, #16]	; (8002570 <LL_RCC_GetSysClkSource+0x18>)
 800255e:	689b      	ldr	r3, [r3, #8]
 8002560:	f003 030c 	and.w	r3, r3, #12
}
 8002564:	4618      	mov	r0, r3
 8002566:	46bd      	mov	sp, r7
 8002568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800256c:	4770      	bx	lr
 800256e:	bf00      	nop
 8002570:	40023800 	.word	0x40023800

08002574 <LL_RCC_GetAHBPrescaler>:
{
 8002574:	b480      	push	{r7}
 8002576:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8002578:	4b04      	ldr	r3, [pc, #16]	; (800258c <LL_RCC_GetAHBPrescaler+0x18>)
 800257a:	689b      	ldr	r3, [r3, #8]
 800257c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8002580:	4618      	mov	r0, r3
 8002582:	46bd      	mov	sp, r7
 8002584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002588:	4770      	bx	lr
 800258a:	bf00      	nop
 800258c:	40023800 	.word	0x40023800

08002590 <LL_RCC_GetAPB1Prescaler>:
{
 8002590:	b480      	push	{r7}
 8002592:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8002594:	4b04      	ldr	r3, [pc, #16]	; (80025a8 <LL_RCC_GetAPB1Prescaler+0x18>)
 8002596:	689b      	ldr	r3, [r3, #8]
 8002598:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
}
 800259c:	4618      	mov	r0, r3
 800259e:	46bd      	mov	sp, r7
 80025a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a4:	4770      	bx	lr
 80025a6:	bf00      	nop
 80025a8:	40023800 	.word	0x40023800

080025ac <LL_RCC_GetAPB2Prescaler>:
{
 80025ac:	b480      	push	{r7}
 80025ae:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 80025b0:	4b04      	ldr	r3, [pc, #16]	; (80025c4 <LL_RCC_GetAPB2Prescaler+0x18>)
 80025b2:	689b      	ldr	r3, [r3, #8]
 80025b4:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 80025b8:	4618      	mov	r0, r3
 80025ba:	46bd      	mov	sp, r7
 80025bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c0:	4770      	bx	lr
 80025c2:	bf00      	nop
 80025c4:	40023800 	.word	0x40023800

080025c8 <LL_RCC_PLL_GetMainSource>:
  * @retval Returned value can be one of the following values:
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 80025c8:	b480      	push	{r7}
 80025ca:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 80025cc:	4b04      	ldr	r3, [pc, #16]	; (80025e0 <LL_RCC_PLL_GetMainSource+0x18>)
 80025ce:	685b      	ldr	r3, [r3, #4]
 80025d0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
}
 80025d4:	4618      	mov	r0, r3
 80025d6:	46bd      	mov	sp, r7
 80025d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025dc:	4770      	bx	lr
 80025de:	bf00      	nop
 80025e0:	40023800 	.word	0x40023800

080025e4 <LL_RCC_PLL_GetN>:
  * @retval Between 50/192(*) and 432
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 80025e4:	b480      	push	{r7}
 80025e6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 80025e8:	4b04      	ldr	r3, [pc, #16]	; (80025fc <LL_RCC_PLL_GetN+0x18>)
 80025ea:	685b      	ldr	r3, [r3, #4]
 80025ec:	099b      	lsrs	r3, r3, #6
 80025ee:	f3c3 0308 	ubfx	r3, r3, #0, #9
}
 80025f2:	4618      	mov	r0, r3
 80025f4:	46bd      	mov	sp, r7
 80025f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025fa:	4770      	bx	lr
 80025fc:	40023800 	.word	0x40023800

08002600 <LL_RCC_PLL_GetP>:
  *         @arg @ref LL_RCC_PLLP_DIV_4
  *         @arg @ref LL_RCC_PLLP_DIV_6
  *         @arg @ref LL_RCC_PLLP_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetP(void)
{
 8002600:	b480      	push	{r7}
 8002602:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP));
 8002604:	4b04      	ldr	r3, [pc, #16]	; (8002618 <LL_RCC_PLL_GetP+0x18>)
 8002606:	685b      	ldr	r3, [r3, #4]
 8002608:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
}
 800260c:	4618      	mov	r0, r3
 800260e:	46bd      	mov	sp, r7
 8002610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002614:	4770      	bx	lr
 8002616:	bf00      	nop
 8002618:	40023800 	.word	0x40023800

0800261c <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_5
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 800261c:	b480      	push	{r7}
 800261e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8002620:	4b04      	ldr	r3, [pc, #16]	; (8002634 <LL_RCC_PLL_GetR+0x18>)
 8002622:	685b      	ldr	r3, [r3, #4]
 8002624:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
}
 8002628:	4618      	mov	r0, r3
 800262a:	46bd      	mov	sp, r7
 800262c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002630:	4770      	bx	lr
 8002632:	bf00      	nop
 8002634:	40023800 	.word	0x40023800

08002638 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_61
  *         @arg @ref LL_RCC_PLLM_DIV_62
  *         @arg @ref LL_RCC_PLLM_DIV_63
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8002638:	b480      	push	{r7}
 800263a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 800263c:	4b04      	ldr	r3, [pc, #16]	; (8002650 <LL_RCC_PLL_GetDivider+0x18>)
 800263e:	685b      	ldr	r3, [r3, #4]
 8002640:	f003 033f 	and.w	r3, r3, #63	; 0x3f
}
 8002644:	4618      	mov	r0, r3
 8002646:	46bd      	mov	sp, r7
 8002648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800264c:	4770      	bx	lr
 800264e:	bf00      	nop
 8002650:	40023800 	.word	0x40023800

08002654 <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 8002654:	b580      	push	{r7, lr}
 8002656:	b082      	sub	sp, #8
 8002658:	af00      	add	r7, sp, #0
 800265a:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 800265c:	f000 f820 	bl	80026a0 <RCC_GetSystemClockFreq>
 8002660:	4602      	mov	r2, r0
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	4618      	mov	r0, r3
 800266c:	f000 f85c 	bl	8002728 <RCC_GetHCLKClockFreq>
 8002670:	4602      	mov	r2, r0
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	685b      	ldr	r3, [r3, #4]
 800267a:	4618      	mov	r0, r3
 800267c:	f000 f86a 	bl	8002754 <RCC_GetPCLK1ClockFreq>
 8002680:	4602      	mov	r2, r0
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	609a      	str	r2, [r3, #8]

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency  = RCC_GetPCLK2ClockFreq(RCC_Clocks->HCLK_Frequency);
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	685b      	ldr	r3, [r3, #4]
 800268a:	4618      	mov	r0, r3
 800268c:	f000 f876 	bl	800277c <RCC_GetPCLK2ClockFreq>
 8002690:	4602      	mov	r2, r0
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	60da      	str	r2, [r3, #12]
}
 8002696:	bf00      	nop
 8002698:	3708      	adds	r7, #8
 800269a:	46bd      	mov	sp, r7
 800269c:	bd80      	pop	{r7, pc}
	...

080026a0 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 80026a0:	b580      	push	{r7, lr}
 80026a2:	b082      	sub	sp, #8
 80026a4:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 80026a6:	2300      	movs	r3, #0
 80026a8:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 80026aa:	f7ff ff55 	bl	8002558 <LL_RCC_GetSysClkSource>
 80026ae:	4603      	mov	r3, r0
 80026b0:	2b0c      	cmp	r3, #12
 80026b2:	d82d      	bhi.n	8002710 <RCC_GetSystemClockFreq+0x70>
 80026b4:	a201      	add	r2, pc, #4	; (adr r2, 80026bc <RCC_GetSystemClockFreq+0x1c>)
 80026b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80026ba:	bf00      	nop
 80026bc:	080026f1 	.word	0x080026f1
 80026c0:	08002711 	.word	0x08002711
 80026c4:	08002711 	.word	0x08002711
 80026c8:	08002711 	.word	0x08002711
 80026cc:	080026f7 	.word	0x080026f7
 80026d0:	08002711 	.word	0x08002711
 80026d4:	08002711 	.word	0x08002711
 80026d8:	08002711 	.word	0x08002711
 80026dc:	080026fd 	.word	0x080026fd
 80026e0:	08002711 	.word	0x08002711
 80026e4:	08002711 	.word	0x08002711
 80026e8:	08002711 	.word	0x08002711
 80026ec:	08002707 	.word	0x08002707
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 80026f0:	4b0b      	ldr	r3, [pc, #44]	; (8002720 <RCC_GetSystemClockFreq+0x80>)
 80026f2:	607b      	str	r3, [r7, #4]
      break;
 80026f4:	e00f      	b.n	8002716 <RCC_GetSystemClockFreq+0x76>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 80026f6:	4b0b      	ldr	r3, [pc, #44]	; (8002724 <RCC_GetSystemClockFreq+0x84>)
 80026f8:	607b      	str	r3, [r7, #4]
      break;
 80026fa:	e00c      	b.n	8002716 <RCC_GetSystemClockFreq+0x76>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLL);
 80026fc:	2008      	movs	r0, #8
 80026fe:	f000 f851 	bl	80027a4 <RCC_PLL_GetFreqDomain_SYS>
 8002702:	6078      	str	r0, [r7, #4]
      break;
 8002704:	e007      	b.n	8002716 <RCC_GetSystemClockFreq+0x76>

#if defined(RCC_PLLR_SYSCLK_SUPPORT)
    case LL_RCC_SYS_CLKSOURCE_STATUS_PLLR: /* PLLR used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLLR);
 8002706:	200c      	movs	r0, #12
 8002708:	f000 f84c 	bl	80027a4 <RCC_PLL_GetFreqDomain_SYS>
 800270c:	6078      	str	r0, [r7, #4]
      break;
 800270e:	e002      	b.n	8002716 <RCC_GetSystemClockFreq+0x76>
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

    default:
      frequency = HSI_VALUE;
 8002710:	4b03      	ldr	r3, [pc, #12]	; (8002720 <RCC_GetSystemClockFreq+0x80>)
 8002712:	607b      	str	r3, [r7, #4]
      break;
 8002714:	bf00      	nop
  }

  return frequency;
 8002716:	687b      	ldr	r3, [r7, #4]
}
 8002718:	4618      	mov	r0, r3
 800271a:	3708      	adds	r7, #8
 800271c:	46bd      	mov	sp, r7
 800271e:	bd80      	pop	{r7, pc}
 8002720:	00f42400 	.word	0x00f42400
 8002724:	007a1200 	.word	0x007a1200

08002728 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 8002728:	b580      	push	{r7, lr}
 800272a:	b082      	sub	sp, #8
 800272c:	af00      	add	r7, sp, #0
 800272e:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8002730:	f7ff ff20 	bl	8002574 <LL_RCC_GetAHBPrescaler>
 8002734:	4603      	mov	r3, r0
 8002736:	091b      	lsrs	r3, r3, #4
 8002738:	f003 030f 	and.w	r3, r3, #15
 800273c:	4a04      	ldr	r2, [pc, #16]	; (8002750 <RCC_GetHCLKClockFreq+0x28>)
 800273e:	5cd3      	ldrb	r3, [r2, r3]
 8002740:	461a      	mov	r2, r3
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	40d3      	lsrs	r3, r2
}
 8002746:	4618      	mov	r0, r3
 8002748:	3708      	adds	r7, #8
 800274a:	46bd      	mov	sp, r7
 800274c:	bd80      	pop	{r7, pc}
 800274e:	bf00      	nop
 8002750:	080055b0 	.word	0x080055b0

08002754 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 8002754:	b580      	push	{r7, lr}
 8002756:	b082      	sub	sp, #8
 8002758:	af00      	add	r7, sp, #0
 800275a:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 800275c:	f7ff ff18 	bl	8002590 <LL_RCC_GetAPB1Prescaler>
 8002760:	4603      	mov	r3, r0
 8002762:	0a9b      	lsrs	r3, r3, #10
 8002764:	4a04      	ldr	r2, [pc, #16]	; (8002778 <RCC_GetPCLK1ClockFreq+0x24>)
 8002766:	5cd3      	ldrb	r3, [r2, r3]
 8002768:	461a      	mov	r2, r3
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	40d3      	lsrs	r3, r2
}
 800276e:	4618      	mov	r0, r3
 8002770:	3708      	adds	r7, #8
 8002772:	46bd      	mov	sp, r7
 8002774:	bd80      	pop	{r7, pc}
 8002776:	bf00      	nop
 8002778:	080055c0 	.word	0x080055c0

0800277c <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 800277c:	b580      	push	{r7, lr}
 800277e:	b082      	sub	sp, #8
 8002780:	af00      	add	r7, sp, #0
 8002782:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 8002784:	f7ff ff12 	bl	80025ac <LL_RCC_GetAPB2Prescaler>
 8002788:	4603      	mov	r3, r0
 800278a:	0b5b      	lsrs	r3, r3, #13
 800278c:	4a04      	ldr	r2, [pc, #16]	; (80027a0 <RCC_GetPCLK2ClockFreq+0x24>)
 800278e:	5cd3      	ldrb	r3, [r2, r3]
 8002790:	461a      	mov	r2, r3
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	40d3      	lsrs	r3, r2
}
 8002796:	4618      	mov	r0, r3
 8002798:	3708      	adds	r7, #8
 800279a:	46bd      	mov	sp, r7
 800279c:	bd80      	pop	{r7, pc}
 800279e:	bf00      	nop
 80027a0:	080055c0 	.word	0x080055c0

080027a4 <RCC_PLL_GetFreqDomain_SYS>:
  * @brief  Return PLL clock frequency used for system domain
  * @param  SYSCLK_Source System clock source
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(uint32_t SYSCLK_Source)
{
 80027a4:	b590      	push	{r4, r7, lr}
 80027a6:	b087      	sub	sp, #28
 80027a8:	af00      	add	r7, sp, #0
 80027aa:	6078      	str	r0, [r7, #4]
  uint32_t pllinputfreq = 0U, pllsource = 0U, plloutputfreq = 0U;
 80027ac:	2300      	movs	r3, #0
 80027ae:	617b      	str	r3, [r7, #20]
 80027b0:	2300      	movs	r3, #0
 80027b2:	60fb      	str	r3, [r7, #12]
 80027b4:	2300      	movs	r3, #0
 80027b6:	613b      	str	r3, [r7, #16]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
     SYSCLK = PLL_VCO / (PLLP or PLLR)
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 80027b8:	f7ff ff06 	bl	80025c8 <LL_RCC_PLL_GetMainSource>
 80027bc:	60f8      	str	r0, [r7, #12]

  switch (pllsource)
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d003      	beq.n	80027cc <RCC_PLL_GetFreqDomain_SYS+0x28>
 80027c4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80027c8:	d003      	beq.n	80027d2 <RCC_PLL_GetFreqDomain_SYS+0x2e>
 80027ca:	e005      	b.n	80027d8 <RCC_PLL_GetFreqDomain_SYS+0x34>
  {
    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 80027cc:	4b1b      	ldr	r3, [pc, #108]	; (800283c <RCC_PLL_GetFreqDomain_SYS+0x98>)
 80027ce:	617b      	str	r3, [r7, #20]
      break;
 80027d0:	e005      	b.n	80027de <RCC_PLL_GetFreqDomain_SYS+0x3a>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 80027d2:	4b1b      	ldr	r3, [pc, #108]	; (8002840 <RCC_PLL_GetFreqDomain_SYS+0x9c>)
 80027d4:	617b      	str	r3, [r7, #20]
      break;
 80027d6:	e002      	b.n	80027de <RCC_PLL_GetFreqDomain_SYS+0x3a>

    default:
      pllinputfreq = HSI_VALUE;
 80027d8:	4b18      	ldr	r3, [pc, #96]	; (800283c <RCC_PLL_GetFreqDomain_SYS+0x98>)
 80027da:	617b      	str	r3, [r7, #20]
      break;
 80027dc:	bf00      	nop
  }

  if (SYSCLK_Source == LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	2b08      	cmp	r3, #8
 80027e2:	d114      	bne.n	800280e <RCC_PLL_GetFreqDomain_SYS+0x6a>
  {
    plloutputfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 80027e4:	f7ff ff28 	bl	8002638 <LL_RCC_PLL_GetDivider>
 80027e8:	4602      	mov	r2, r0
 80027ea:	697b      	ldr	r3, [r7, #20]
 80027ec:	fbb3 f4f2 	udiv	r4, r3, r2
 80027f0:	f7ff fef8 	bl	80025e4 <LL_RCC_PLL_GetN>
 80027f4:	4603      	mov	r3, r0
 80027f6:	fb03 f404 	mul.w	r4, r3, r4
 80027fa:	f7ff ff01 	bl	8002600 <LL_RCC_PLL_GetP>
 80027fe:	4603      	mov	r3, r0
 8002800:	0c1b      	lsrs	r3, r3, #16
 8002802:	3301      	adds	r3, #1
 8002804:	005b      	lsls	r3, r3, #1
 8002806:	fbb4 f3f3 	udiv	r3, r4, r3
 800280a:	613b      	str	r3, [r7, #16]
 800280c:	e011      	b.n	8002832 <RCC_PLL_GetFreqDomain_SYS+0x8e>
                                        LL_RCC_PLL_GetN(), LL_RCC_PLL_GetP());
  }
#if defined(RCC_PLLR_SYSCLK_SUPPORT)
  else
  {
    plloutputfreq = __LL_RCC_CALC_PLLRCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 800280e:	f7ff ff13 	bl	8002638 <LL_RCC_PLL_GetDivider>
 8002812:	4602      	mov	r2, r0
 8002814:	697b      	ldr	r3, [r7, #20]
 8002816:	fbb3 f4f2 	udiv	r4, r3, r2
 800281a:	f7ff fee3 	bl	80025e4 <LL_RCC_PLL_GetN>
 800281e:	4603      	mov	r3, r0
 8002820:	fb03 f404 	mul.w	r4, r3, r4
 8002824:	f7ff fefa 	bl	800261c <LL_RCC_PLL_GetR>
 8002828:	4603      	mov	r3, r0
 800282a:	0f1b      	lsrs	r3, r3, #28
 800282c:	fbb4 f3f3 	udiv	r3, r4, r3
 8002830:	613b      	str	r3, [r7, #16]
                                        LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

  return plloutputfreq;
 8002832:	693b      	ldr	r3, [r7, #16]
}
 8002834:	4618      	mov	r0, r3
 8002836:	371c      	adds	r7, #28
 8002838:	46bd      	mov	sp, r7
 800283a:	bd90      	pop	{r4, r7, pc}
 800283c:	00f42400 	.word	0x00f42400
 8002840:	007a1200 	.word	0x007a1200

08002844 <LL_SPI_IsEnabled>:
{
 8002844:	b480      	push	{r7}
 8002846:	b083      	sub	sp, #12
 8002848:	af00      	add	r7, sp, #0
 800284a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->CR1, SPI_CR1_SPE) == (SPI_CR1_SPE)) ? 1UL : 0UL);
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002854:	2b40      	cmp	r3, #64	; 0x40
 8002856:	d101      	bne.n	800285c <LL_SPI_IsEnabled+0x18>
 8002858:	2301      	movs	r3, #1
 800285a:	e000      	b.n	800285e <LL_SPI_IsEnabled+0x1a>
 800285c:	2300      	movs	r3, #0
}
 800285e:	4618      	mov	r0, r3
 8002860:	370c      	adds	r7, #12
 8002862:	46bd      	mov	sp, r7
 8002864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002868:	4770      	bx	lr

0800286a <LL_SPI_SetCRCPolynomial>:
{
 800286a:	b480      	push	{r7}
 800286c:	b083      	sub	sp, #12
 800286e:	af00      	add	r7, sp, #0
 8002870:	6078      	str	r0, [r7, #4]
 8002872:	6039      	str	r1, [r7, #0]
  WRITE_REG(SPIx->CRCPR, (uint16_t)CRCPoly);
 8002874:	683b      	ldr	r3, [r7, #0]
 8002876:	b29b      	uxth	r3, r3
 8002878:	461a      	mov	r2, r3
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	611a      	str	r2, [r3, #16]
}
 800287e:	bf00      	nop
 8002880:	370c      	adds	r7, #12
 8002882:	46bd      	mov	sp, r7
 8002884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002888:	4770      	bx	lr

0800288a <LL_SPI_Init>:
  * @param  SPIx SPI Instance
  * @param  SPI_InitStruct pointer to a @ref LL_SPI_InitTypeDef structure
  * @retval An ErrorStatus enumeration value. (Return always SUCCESS)
  */
ErrorStatus LL_SPI_Init(SPI_TypeDef *SPIx, LL_SPI_InitTypeDef *SPI_InitStruct)
{
 800288a:	b580      	push	{r7, lr}
 800288c:	b084      	sub	sp, #16
 800288e:	af00      	add	r7, sp, #0
 8002890:	6078      	str	r0, [r7, #4]
 8002892:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8002894:	2301      	movs	r3, #1
 8002896:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_SPI_NSS(SPI_InitStruct->NSS));
  assert_param(IS_LL_SPI_BAUDRATE(SPI_InitStruct->BaudRate));
  assert_param(IS_LL_SPI_BITORDER(SPI_InitStruct->BitOrder));
  assert_param(IS_LL_SPI_CRCCALCULATION(SPI_InitStruct->CRCCalculation));

  if (LL_SPI_IsEnabled(SPIx) == 0x00000000U)
 8002898:	6878      	ldr	r0, [r7, #4]
 800289a:	f7ff ffd3 	bl	8002844 <LL_SPI_IsEnabled>
 800289e:	4603      	mov	r3, r0
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d139      	bne.n	8002918 <LL_SPI_Init+0x8e>
     * - NSS management:     SPI_CR1_SSM bit
     * - BaudRate prescaler: SPI_CR1_BR[2:0] bits
     * - BitOrder:           SPI_CR1_LSBFIRST bit
     * - CRCCalculation:     SPI_CR1_CRCEN bit
     */
    MODIFY_REG(SPIx->CR1,
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80028ac:	f023 03bf 	bic.w	r3, r3, #191	; 0xbf
 80028b0:	683a      	ldr	r2, [r7, #0]
 80028b2:	6811      	ldr	r1, [r2, #0]
 80028b4:	683a      	ldr	r2, [r7, #0]
 80028b6:	6852      	ldr	r2, [r2, #4]
 80028b8:	4311      	orrs	r1, r2
 80028ba:	683a      	ldr	r2, [r7, #0]
 80028bc:	6892      	ldr	r2, [r2, #8]
 80028be:	4311      	orrs	r1, r2
 80028c0:	683a      	ldr	r2, [r7, #0]
 80028c2:	68d2      	ldr	r2, [r2, #12]
 80028c4:	4311      	orrs	r1, r2
 80028c6:	683a      	ldr	r2, [r7, #0]
 80028c8:	6912      	ldr	r2, [r2, #16]
 80028ca:	4311      	orrs	r1, r2
 80028cc:	683a      	ldr	r2, [r7, #0]
 80028ce:	6952      	ldr	r2, [r2, #20]
 80028d0:	4311      	orrs	r1, r2
 80028d2:	683a      	ldr	r2, [r7, #0]
 80028d4:	6992      	ldr	r2, [r2, #24]
 80028d6:	4311      	orrs	r1, r2
 80028d8:	683a      	ldr	r2, [r7, #0]
 80028da:	69d2      	ldr	r2, [r2, #28]
 80028dc:	4311      	orrs	r1, r2
 80028de:	683a      	ldr	r2, [r7, #0]
 80028e0:	6a12      	ldr	r2, [r2, #32]
 80028e2:	430a      	orrs	r2, r1
 80028e4:	431a      	orrs	r2, r3
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	601a      	str	r2, [r3, #0]

    /*---------------------------- SPIx CR2 Configuration ------------------------
     * Configure SPIx CR2 with parameters:
     * - NSS management:     SSOE bit
     */
    MODIFY_REG(SPIx->CR2, SPI_CR2_SSOE, (SPI_InitStruct->NSS >> 16U));
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	685b      	ldr	r3, [r3, #4]
 80028ee:	f023 0204 	bic.w	r2, r3, #4
 80028f2:	683b      	ldr	r3, [r7, #0]
 80028f4:	695b      	ldr	r3, [r3, #20]
 80028f6:	0c1b      	lsrs	r3, r3, #16
 80028f8:	431a      	orrs	r2, r3
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	605a      	str	r2, [r3, #4]

    /*---------------------------- SPIx CRCPR Configuration ----------------------
     * Configure SPIx CRCPR with parameters:
     * - CRCPoly:            CRCPOLY[15:0] bits
     */
    if (SPI_InitStruct->CRCCalculation == LL_SPI_CRCCALCULATION_ENABLE)
 80028fe:	683b      	ldr	r3, [r7, #0]
 8002900:	6a1b      	ldr	r3, [r3, #32]
 8002902:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002906:	d105      	bne.n	8002914 <LL_SPI_Init+0x8a>
    {
      assert_param(IS_LL_SPI_CRC_POLYNOMIAL(SPI_InitStruct->CRCPoly));
      LL_SPI_SetCRCPolynomial(SPIx, SPI_InitStruct->CRCPoly);
 8002908:	683b      	ldr	r3, [r7, #0]
 800290a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800290c:	4619      	mov	r1, r3
 800290e:	6878      	ldr	r0, [r7, #4]
 8002910:	f7ff ffab 	bl	800286a <LL_SPI_SetCRCPolynomial>
    }
    status = SUCCESS;
 8002914:	2300      	movs	r3, #0
 8002916:	73fb      	strb	r3, [r7, #15]
  }

  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  CLEAR_BIT(SPIx->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	69db      	ldr	r3, [r3, #28]
 800291c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	61da      	str	r2, [r3, #28]
  return status;
 8002924:	7bfb      	ldrb	r3, [r7, #15]
}
 8002926:	4618      	mov	r0, r3
 8002928:	3710      	adds	r7, #16
 800292a:	46bd      	mov	sp, r7
 800292c:	bd80      	pop	{r7, pc}

0800292e <LL_USART_IsEnabled>:
{
 800292e:	b480      	push	{r7}
 8002930:	b083      	sub	sp, #12
 8002932:	af00      	add	r7, sp, #0
 8002934:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE));
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	68db      	ldr	r3, [r3, #12]
 800293a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800293e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002942:	bf0c      	ite	eq
 8002944:	2301      	moveq	r3, #1
 8002946:	2300      	movne	r3, #0
 8002948:	b2db      	uxtb	r3, r3
}
 800294a:	4618      	mov	r0, r3
 800294c:	370c      	adds	r7, #12
 800294e:	46bd      	mov	sp, r7
 8002950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002954:	4770      	bx	lr

08002956 <LL_USART_SetStopBitsLength>:
{
 8002956:	b480      	push	{r7}
 8002958:	b083      	sub	sp, #12
 800295a:	af00      	add	r7, sp, #0
 800295c:	6078      	str	r0, [r7, #4]
 800295e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	691b      	ldr	r3, [r3, #16]
 8002964:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002968:	683b      	ldr	r3, [r7, #0]
 800296a:	431a      	orrs	r2, r3
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	611a      	str	r2, [r3, #16]
}
 8002970:	bf00      	nop
 8002972:	370c      	adds	r7, #12
 8002974:	46bd      	mov	sp, r7
 8002976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800297a:	4770      	bx	lr

0800297c <LL_USART_SetHWFlowCtrl>:
{
 800297c:	b480      	push	{r7}
 800297e:	b083      	sub	sp, #12
 8002980:	af00      	add	r7, sp, #0
 8002982:	6078      	str	r0, [r7, #4]
 8002984:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	695b      	ldr	r3, [r3, #20]
 800298a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800298e:	683b      	ldr	r3, [r7, #0]
 8002990:	431a      	orrs	r2, r3
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	615a      	str	r2, [r3, #20]
}
 8002996:	bf00      	nop
 8002998:	370c      	adds	r7, #12
 800299a:	46bd      	mov	sp, r7
 800299c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a0:	4770      	bx	lr
	...

080029a4 <LL_USART_SetBaudRate>:
{
 80029a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80029a8:	b085      	sub	sp, #20
 80029aa:	af00      	add	r7, sp, #0
 80029ac:	60f8      	str	r0, [r7, #12]
 80029ae:	60b9      	str	r1, [r7, #8]
 80029b0:	607a      	str	r2, [r7, #4]
 80029b2:	603b      	str	r3, [r7, #0]
  if (OverSampling == LL_USART_OVERSAMPLING_8)
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80029ba:	f040 80c1 	bne.w	8002b40 <LL_USART_SetBaudRate+0x19c>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 80029be:	68bb      	ldr	r3, [r7, #8]
 80029c0:	461d      	mov	r5, r3
 80029c2:	f04f 0600 	mov.w	r6, #0
 80029c6:	46a8      	mov	r8, r5
 80029c8:	46b1      	mov	r9, r6
 80029ca:	eb18 0308 	adds.w	r3, r8, r8
 80029ce:	eb49 0409 	adc.w	r4, r9, r9
 80029d2:	4698      	mov	r8, r3
 80029d4:	46a1      	mov	r9, r4
 80029d6:	eb18 0805 	adds.w	r8, r8, r5
 80029da:	eb49 0906 	adc.w	r9, r9, r6
 80029de:	f04f 0100 	mov.w	r1, #0
 80029e2:	f04f 0200 	mov.w	r2, #0
 80029e6:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80029ea:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80029ee:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80029f2:	4688      	mov	r8, r1
 80029f4:	4691      	mov	r9, r2
 80029f6:	eb18 0005 	adds.w	r0, r8, r5
 80029fa:	eb49 0106 	adc.w	r1, r9, r6
 80029fe:	683b      	ldr	r3, [r7, #0]
 8002a00:	461d      	mov	r5, r3
 8002a02:	f04f 0600 	mov.w	r6, #0
 8002a06:	196b      	adds	r3, r5, r5
 8002a08:	eb46 0406 	adc.w	r4, r6, r6
 8002a0c:	461a      	mov	r2, r3
 8002a0e:	4623      	mov	r3, r4
 8002a10:	f7fe f8ea 	bl	8000be8 <__aeabi_uldivmod>
 8002a14:	4603      	mov	r3, r0
 8002a16:	460c      	mov	r4, r1
 8002a18:	461a      	mov	r2, r3
 8002a1a:	4bb5      	ldr	r3, [pc, #724]	; (8002cf0 <LL_USART_SetBaudRate+0x34c>)
 8002a1c:	fba3 2302 	umull	r2, r3, r3, r2
 8002a20:	095b      	lsrs	r3, r3, #5
 8002a22:	b29b      	uxth	r3, r3
 8002a24:	011b      	lsls	r3, r3, #4
 8002a26:	fa1f f883 	uxth.w	r8, r3
 8002a2a:	68bb      	ldr	r3, [r7, #8]
 8002a2c:	461d      	mov	r5, r3
 8002a2e:	f04f 0600 	mov.w	r6, #0
 8002a32:	46a9      	mov	r9, r5
 8002a34:	46b2      	mov	sl, r6
 8002a36:	eb19 0309 	adds.w	r3, r9, r9
 8002a3a:	eb4a 040a 	adc.w	r4, sl, sl
 8002a3e:	4699      	mov	r9, r3
 8002a40:	46a2      	mov	sl, r4
 8002a42:	eb19 0905 	adds.w	r9, r9, r5
 8002a46:	eb4a 0a06 	adc.w	sl, sl, r6
 8002a4a:	f04f 0100 	mov.w	r1, #0
 8002a4e:	f04f 0200 	mov.w	r2, #0
 8002a52:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002a56:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002a5a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002a5e:	4689      	mov	r9, r1
 8002a60:	4692      	mov	sl, r2
 8002a62:	eb19 0005 	adds.w	r0, r9, r5
 8002a66:	eb4a 0106 	adc.w	r1, sl, r6
 8002a6a:	683b      	ldr	r3, [r7, #0]
 8002a6c:	461d      	mov	r5, r3
 8002a6e:	f04f 0600 	mov.w	r6, #0
 8002a72:	196b      	adds	r3, r5, r5
 8002a74:	eb46 0406 	adc.w	r4, r6, r6
 8002a78:	461a      	mov	r2, r3
 8002a7a:	4623      	mov	r3, r4
 8002a7c:	f7fe f8b4 	bl	8000be8 <__aeabi_uldivmod>
 8002a80:	4603      	mov	r3, r0
 8002a82:	460c      	mov	r4, r1
 8002a84:	461a      	mov	r2, r3
 8002a86:	4b9a      	ldr	r3, [pc, #616]	; (8002cf0 <LL_USART_SetBaudRate+0x34c>)
 8002a88:	fba3 1302 	umull	r1, r3, r3, r2
 8002a8c:	095b      	lsrs	r3, r3, #5
 8002a8e:	2164      	movs	r1, #100	; 0x64
 8002a90:	fb01 f303 	mul.w	r3, r1, r3
 8002a94:	1ad3      	subs	r3, r2, r3
 8002a96:	00db      	lsls	r3, r3, #3
 8002a98:	3332      	adds	r3, #50	; 0x32
 8002a9a:	4a95      	ldr	r2, [pc, #596]	; (8002cf0 <LL_USART_SetBaudRate+0x34c>)
 8002a9c:	fba2 2303 	umull	r2, r3, r2, r3
 8002aa0:	095b      	lsrs	r3, r3, #5
 8002aa2:	b29b      	uxth	r3, r3
 8002aa4:	005b      	lsls	r3, r3, #1
 8002aa6:	b29b      	uxth	r3, r3
 8002aa8:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002aac:	b29b      	uxth	r3, r3
 8002aae:	4443      	add	r3, r8
 8002ab0:	fa1f f883 	uxth.w	r8, r3
 8002ab4:	68bb      	ldr	r3, [r7, #8]
 8002ab6:	461d      	mov	r5, r3
 8002ab8:	f04f 0600 	mov.w	r6, #0
 8002abc:	46a9      	mov	r9, r5
 8002abe:	46b2      	mov	sl, r6
 8002ac0:	eb19 0309 	adds.w	r3, r9, r9
 8002ac4:	eb4a 040a 	adc.w	r4, sl, sl
 8002ac8:	4699      	mov	r9, r3
 8002aca:	46a2      	mov	sl, r4
 8002acc:	eb19 0905 	adds.w	r9, r9, r5
 8002ad0:	eb4a 0a06 	adc.w	sl, sl, r6
 8002ad4:	f04f 0100 	mov.w	r1, #0
 8002ad8:	f04f 0200 	mov.w	r2, #0
 8002adc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002ae0:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002ae4:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002ae8:	4689      	mov	r9, r1
 8002aea:	4692      	mov	sl, r2
 8002aec:	eb19 0005 	adds.w	r0, r9, r5
 8002af0:	eb4a 0106 	adc.w	r1, sl, r6
 8002af4:	683b      	ldr	r3, [r7, #0]
 8002af6:	461d      	mov	r5, r3
 8002af8:	f04f 0600 	mov.w	r6, #0
 8002afc:	196b      	adds	r3, r5, r5
 8002afe:	eb46 0406 	adc.w	r4, r6, r6
 8002b02:	461a      	mov	r2, r3
 8002b04:	4623      	mov	r3, r4
 8002b06:	f7fe f86f 	bl	8000be8 <__aeabi_uldivmod>
 8002b0a:	4603      	mov	r3, r0
 8002b0c:	460c      	mov	r4, r1
 8002b0e:	461a      	mov	r2, r3
 8002b10:	4b77      	ldr	r3, [pc, #476]	; (8002cf0 <LL_USART_SetBaudRate+0x34c>)
 8002b12:	fba3 1302 	umull	r1, r3, r3, r2
 8002b16:	095b      	lsrs	r3, r3, #5
 8002b18:	2164      	movs	r1, #100	; 0x64
 8002b1a:	fb01 f303 	mul.w	r3, r1, r3
 8002b1e:	1ad3      	subs	r3, r2, r3
 8002b20:	00db      	lsls	r3, r3, #3
 8002b22:	3332      	adds	r3, #50	; 0x32
 8002b24:	4a72      	ldr	r2, [pc, #456]	; (8002cf0 <LL_USART_SetBaudRate+0x34c>)
 8002b26:	fba2 2303 	umull	r2, r3, r2, r3
 8002b2a:	095b      	lsrs	r3, r3, #5
 8002b2c:	b29b      	uxth	r3, r3
 8002b2e:	f003 0307 	and.w	r3, r3, #7
 8002b32:	b29b      	uxth	r3, r3
 8002b34:	4443      	add	r3, r8
 8002b36:	b29b      	uxth	r3, r3
 8002b38:	461a      	mov	r2, r3
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	609a      	str	r2, [r3, #8]
}
 8002b3e:	e0d2      	b.n	8002ce6 <LL_USART_SetBaudRate+0x342>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 8002b40:	68bb      	ldr	r3, [r7, #8]
 8002b42:	469a      	mov	sl, r3
 8002b44:	f04f 0b00 	mov.w	fp, #0
 8002b48:	46d0      	mov	r8, sl
 8002b4a:	46d9      	mov	r9, fp
 8002b4c:	eb18 0308 	adds.w	r3, r8, r8
 8002b50:	eb49 0409 	adc.w	r4, r9, r9
 8002b54:	4698      	mov	r8, r3
 8002b56:	46a1      	mov	r9, r4
 8002b58:	eb18 080a 	adds.w	r8, r8, sl
 8002b5c:	eb49 090b 	adc.w	r9, r9, fp
 8002b60:	f04f 0100 	mov.w	r1, #0
 8002b64:	f04f 0200 	mov.w	r2, #0
 8002b68:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8002b6c:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8002b70:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8002b74:	4688      	mov	r8, r1
 8002b76:	4691      	mov	r9, r2
 8002b78:	eb1a 0508 	adds.w	r5, sl, r8
 8002b7c:	eb4b 0609 	adc.w	r6, fp, r9
 8002b80:	683b      	ldr	r3, [r7, #0]
 8002b82:	4619      	mov	r1, r3
 8002b84:	f04f 0200 	mov.w	r2, #0
 8002b88:	f04f 0300 	mov.w	r3, #0
 8002b8c:	f04f 0400 	mov.w	r4, #0
 8002b90:	0094      	lsls	r4, r2, #2
 8002b92:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8002b96:	008b      	lsls	r3, r1, #2
 8002b98:	461a      	mov	r2, r3
 8002b9a:	4623      	mov	r3, r4
 8002b9c:	4628      	mov	r0, r5
 8002b9e:	4631      	mov	r1, r6
 8002ba0:	f7fe f822 	bl	8000be8 <__aeabi_uldivmod>
 8002ba4:	4603      	mov	r3, r0
 8002ba6:	460c      	mov	r4, r1
 8002ba8:	461a      	mov	r2, r3
 8002baa:	4b51      	ldr	r3, [pc, #324]	; (8002cf0 <LL_USART_SetBaudRate+0x34c>)
 8002bac:	fba3 2302 	umull	r2, r3, r3, r2
 8002bb0:	095b      	lsrs	r3, r3, #5
 8002bb2:	b29b      	uxth	r3, r3
 8002bb4:	011b      	lsls	r3, r3, #4
 8002bb6:	fa1f f883 	uxth.w	r8, r3
 8002bba:	68bb      	ldr	r3, [r7, #8]
 8002bbc:	469b      	mov	fp, r3
 8002bbe:	f04f 0c00 	mov.w	ip, #0
 8002bc2:	46d9      	mov	r9, fp
 8002bc4:	46e2      	mov	sl, ip
 8002bc6:	eb19 0309 	adds.w	r3, r9, r9
 8002bca:	eb4a 040a 	adc.w	r4, sl, sl
 8002bce:	4699      	mov	r9, r3
 8002bd0:	46a2      	mov	sl, r4
 8002bd2:	eb19 090b 	adds.w	r9, r9, fp
 8002bd6:	eb4a 0a0c 	adc.w	sl, sl, ip
 8002bda:	f04f 0100 	mov.w	r1, #0
 8002bde:	f04f 0200 	mov.w	r2, #0
 8002be2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002be6:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002bea:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002bee:	4689      	mov	r9, r1
 8002bf0:	4692      	mov	sl, r2
 8002bf2:	eb1b 0509 	adds.w	r5, fp, r9
 8002bf6:	eb4c 060a 	adc.w	r6, ip, sl
 8002bfa:	683b      	ldr	r3, [r7, #0]
 8002bfc:	4619      	mov	r1, r3
 8002bfe:	f04f 0200 	mov.w	r2, #0
 8002c02:	f04f 0300 	mov.w	r3, #0
 8002c06:	f04f 0400 	mov.w	r4, #0
 8002c0a:	0094      	lsls	r4, r2, #2
 8002c0c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8002c10:	008b      	lsls	r3, r1, #2
 8002c12:	461a      	mov	r2, r3
 8002c14:	4623      	mov	r3, r4
 8002c16:	4628      	mov	r0, r5
 8002c18:	4631      	mov	r1, r6
 8002c1a:	f7fd ffe5 	bl	8000be8 <__aeabi_uldivmod>
 8002c1e:	4603      	mov	r3, r0
 8002c20:	460c      	mov	r4, r1
 8002c22:	461a      	mov	r2, r3
 8002c24:	4b32      	ldr	r3, [pc, #200]	; (8002cf0 <LL_USART_SetBaudRate+0x34c>)
 8002c26:	fba3 1302 	umull	r1, r3, r3, r2
 8002c2a:	095b      	lsrs	r3, r3, #5
 8002c2c:	2164      	movs	r1, #100	; 0x64
 8002c2e:	fb01 f303 	mul.w	r3, r1, r3
 8002c32:	1ad3      	subs	r3, r2, r3
 8002c34:	011b      	lsls	r3, r3, #4
 8002c36:	3332      	adds	r3, #50	; 0x32
 8002c38:	4a2d      	ldr	r2, [pc, #180]	; (8002cf0 <LL_USART_SetBaudRate+0x34c>)
 8002c3a:	fba2 2303 	umull	r2, r3, r2, r3
 8002c3e:	095b      	lsrs	r3, r3, #5
 8002c40:	b29b      	uxth	r3, r3
 8002c42:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002c46:	b29b      	uxth	r3, r3
 8002c48:	4443      	add	r3, r8
 8002c4a:	fa1f f883 	uxth.w	r8, r3
 8002c4e:	68bb      	ldr	r3, [r7, #8]
 8002c50:	469b      	mov	fp, r3
 8002c52:	f04f 0c00 	mov.w	ip, #0
 8002c56:	46d9      	mov	r9, fp
 8002c58:	46e2      	mov	sl, ip
 8002c5a:	eb19 0309 	adds.w	r3, r9, r9
 8002c5e:	eb4a 040a 	adc.w	r4, sl, sl
 8002c62:	4699      	mov	r9, r3
 8002c64:	46a2      	mov	sl, r4
 8002c66:	eb19 090b 	adds.w	r9, r9, fp
 8002c6a:	eb4a 0a0c 	adc.w	sl, sl, ip
 8002c6e:	f04f 0100 	mov.w	r1, #0
 8002c72:	f04f 0200 	mov.w	r2, #0
 8002c76:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002c7a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002c7e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002c82:	4689      	mov	r9, r1
 8002c84:	4692      	mov	sl, r2
 8002c86:	eb1b 0509 	adds.w	r5, fp, r9
 8002c8a:	eb4c 060a 	adc.w	r6, ip, sl
 8002c8e:	683b      	ldr	r3, [r7, #0]
 8002c90:	4619      	mov	r1, r3
 8002c92:	f04f 0200 	mov.w	r2, #0
 8002c96:	f04f 0300 	mov.w	r3, #0
 8002c9a:	f04f 0400 	mov.w	r4, #0
 8002c9e:	0094      	lsls	r4, r2, #2
 8002ca0:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8002ca4:	008b      	lsls	r3, r1, #2
 8002ca6:	461a      	mov	r2, r3
 8002ca8:	4623      	mov	r3, r4
 8002caa:	4628      	mov	r0, r5
 8002cac:	4631      	mov	r1, r6
 8002cae:	f7fd ff9b 	bl	8000be8 <__aeabi_uldivmod>
 8002cb2:	4603      	mov	r3, r0
 8002cb4:	460c      	mov	r4, r1
 8002cb6:	461a      	mov	r2, r3
 8002cb8:	4b0d      	ldr	r3, [pc, #52]	; (8002cf0 <LL_USART_SetBaudRate+0x34c>)
 8002cba:	fba3 1302 	umull	r1, r3, r3, r2
 8002cbe:	095b      	lsrs	r3, r3, #5
 8002cc0:	2164      	movs	r1, #100	; 0x64
 8002cc2:	fb01 f303 	mul.w	r3, r1, r3
 8002cc6:	1ad3      	subs	r3, r2, r3
 8002cc8:	011b      	lsls	r3, r3, #4
 8002cca:	3332      	adds	r3, #50	; 0x32
 8002ccc:	4a08      	ldr	r2, [pc, #32]	; (8002cf0 <LL_USART_SetBaudRate+0x34c>)
 8002cce:	fba2 2303 	umull	r2, r3, r2, r3
 8002cd2:	095b      	lsrs	r3, r3, #5
 8002cd4:	b29b      	uxth	r3, r3
 8002cd6:	f003 030f 	and.w	r3, r3, #15
 8002cda:	b29b      	uxth	r3, r3
 8002cdc:	4443      	add	r3, r8
 8002cde:	b29b      	uxth	r3, r3
 8002ce0:	461a      	mov	r2, r3
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	609a      	str	r2, [r3, #8]
}
 8002ce6:	bf00      	nop
 8002ce8:	3714      	adds	r7, #20
 8002cea:	46bd      	mov	sp, r7
 8002cec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002cf0:	51eb851f 	.word	0x51eb851f

08002cf4 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct)
{
 8002cf4:	b580      	push	{r7, lr}
 8002cf6:	b088      	sub	sp, #32
 8002cf8:	af00      	add	r7, sp, #0
 8002cfa:	6078      	str	r0, [r7, #4]
 8002cfc:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8002cfe:	2301      	movs	r3, #1
 8002d00:	77fb      	strb	r3, [r7, #31]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 8002d02:	2300      	movs	r3, #0
 8002d04:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 8002d06:	6878      	ldr	r0, [r7, #4]
 8002d08:	f7ff fe11 	bl	800292e <LL_USART_IsEnabled>
 8002d0c:	4603      	mov	r3, r0
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d15e      	bne.n	8002dd0 <LL_USART_Init+0xdc>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	68db      	ldr	r3, [r3, #12]
 8002d16:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8002d1a:	f023 030c 	bic.w	r3, r3, #12
 8002d1e:	683a      	ldr	r2, [r7, #0]
 8002d20:	6851      	ldr	r1, [r2, #4]
 8002d22:	683a      	ldr	r2, [r7, #0]
 8002d24:	68d2      	ldr	r2, [r2, #12]
 8002d26:	4311      	orrs	r1, r2
 8002d28:	683a      	ldr	r2, [r7, #0]
 8002d2a:	6912      	ldr	r2, [r2, #16]
 8002d2c:	4311      	orrs	r1, r2
 8002d2e:	683a      	ldr	r2, [r7, #0]
 8002d30:	6992      	ldr	r2, [r2, #24]
 8002d32:	430a      	orrs	r2, r1
 8002d34:	431a      	orrs	r2, r3
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	60da      	str	r2, [r3, #12]
    /*---------------------------- USART CR2 Configuration -----------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 8002d3a:	683b      	ldr	r3, [r7, #0]
 8002d3c:	689b      	ldr	r3, [r3, #8]
 8002d3e:	4619      	mov	r1, r3
 8002d40:	6878      	ldr	r0, [r7, #4]
 8002d42:	f7ff fe08 	bl	8002956 <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration -----------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 8002d46:	683b      	ldr	r3, [r7, #0]
 8002d48:	695b      	ldr	r3, [r3, #20]
 8002d4a:	4619      	mov	r1, r3
 8002d4c:	6878      	ldr	r0, [r7, #4]
 8002d4e:	f7ff fe15 	bl	800297c <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration -----------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    LL_RCC_GetSystemClocksFreq(&rcc_clocks);
 8002d52:	f107 0308 	add.w	r3, r7, #8
 8002d56:	4618      	mov	r0, r3
 8002d58:	f7ff fc7c 	bl	8002654 <LL_RCC_GetSystemClocksFreq>
    if (USARTx == USART1)
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	4a1f      	ldr	r2, [pc, #124]	; (8002ddc <LL_USART_Init+0xe8>)
 8002d60:	4293      	cmp	r3, r2
 8002d62:	d102      	bne.n	8002d6a <LL_USART_Init+0x76>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 8002d64:	697b      	ldr	r3, [r7, #20]
 8002d66:	61bb      	str	r3, [r7, #24]
 8002d68:	e021      	b.n	8002dae <LL_USART_Init+0xba>
    }
    else if (USARTx == USART2)
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	4a1c      	ldr	r2, [pc, #112]	; (8002de0 <LL_USART_Init+0xec>)
 8002d6e:	4293      	cmp	r3, r2
 8002d70:	d102      	bne.n	8002d78 <LL_USART_Init+0x84>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8002d72:	693b      	ldr	r3, [r7, #16]
 8002d74:	61bb      	str	r3, [r7, #24]
 8002d76:	e01a      	b.n	8002dae <LL_USART_Init+0xba>
    }
#if defined(USART3)
    else if (USARTx == USART3)
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	4a1a      	ldr	r2, [pc, #104]	; (8002de4 <LL_USART_Init+0xf0>)
 8002d7c:	4293      	cmp	r3, r2
 8002d7e:	d102      	bne.n	8002d86 <LL_USART_Init+0x92>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8002d80:	693b      	ldr	r3, [r7, #16]
 8002d82:	61bb      	str	r3, [r7, #24]
 8002d84:	e013      	b.n	8002dae <LL_USART_Init+0xba>
    }
#endif /* USART3 */
#if defined(USART6)
    else if (USARTx == USART6)
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	4a17      	ldr	r2, [pc, #92]	; (8002de8 <LL_USART_Init+0xf4>)
 8002d8a:	4293      	cmp	r3, r2
 8002d8c:	d102      	bne.n	8002d94 <LL_USART_Init+0xa0>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 8002d8e:	697b      	ldr	r3, [r7, #20]
 8002d90:	61bb      	str	r3, [r7, #24]
 8002d92:	e00c      	b.n	8002dae <LL_USART_Init+0xba>
    }
#endif /* USART6 */
#if defined(UART4)
    else if (USARTx == UART4)
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	4a15      	ldr	r2, [pc, #84]	; (8002dec <LL_USART_Init+0xf8>)
 8002d98:	4293      	cmp	r3, r2
 8002d9a:	d102      	bne.n	8002da2 <LL_USART_Init+0xae>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8002d9c:	693b      	ldr	r3, [r7, #16]
 8002d9e:	61bb      	str	r3, [r7, #24]
 8002da0:	e005      	b.n	8002dae <LL_USART_Init+0xba>
    }
#endif /* UART4 */
#if defined(UART5)
    else if (USARTx == UART5)
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	4a12      	ldr	r2, [pc, #72]	; (8002df0 <LL_USART_Init+0xfc>)
 8002da6:	4293      	cmp	r3, r2
 8002da8:	d101      	bne.n	8002dae <LL_USART_Init+0xba>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8002daa:	693b      	ldr	r3, [r7, #16]
 8002dac:	61bb      	str	r3, [r7, #24]

    /* Configure the USART Baud Rate :
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 8002dae:	69bb      	ldr	r3, [r7, #24]
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d00d      	beq.n	8002dd0 <LL_USART_Init+0xdc>
        && (USART_InitStruct->BaudRate != 0U))
 8002db4:	683b      	ldr	r3, [r7, #0]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d009      	beq.n	8002dd0 <LL_USART_Init+0xdc>
    {
      status = SUCCESS;
 8002dbc:	2300      	movs	r3, #0
 8002dbe:	77fb      	strb	r3, [r7, #31]
      LL_USART_SetBaudRate(USARTx,
 8002dc0:	683b      	ldr	r3, [r7, #0]
 8002dc2:	699a      	ldr	r2, [r3, #24]
 8002dc4:	683b      	ldr	r3, [r7, #0]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	69b9      	ldr	r1, [r7, #24]
 8002dca:	6878      	ldr	r0, [r7, #4]
 8002dcc:	f7ff fdea 	bl	80029a4 <LL_USART_SetBaudRate>
      assert_param(IS_LL_USART_BRR_MAX(USARTx->BRR));
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 8002dd0:	7ffb      	ldrb	r3, [r7, #31]
}
 8002dd2:	4618      	mov	r0, r3
 8002dd4:	3720      	adds	r7, #32
 8002dd6:	46bd      	mov	sp, r7
 8002dd8:	bd80      	pop	{r7, pc}
 8002dda:	bf00      	nop
 8002ddc:	40011000 	.word	0x40011000
 8002de0:	40004400 	.word	0x40004400
 8002de4:	40004800 	.word	0x40004800
 8002de8:	40011400 	.word	0x40011400
 8002dec:	40004c00 	.word	0x40004c00
 8002df0:	40005000 	.word	0x40005000

08002df4 <LL_InitTick>:
  *         configuration by calling this function, for a delay use rather osDelay RTOS service.
  * @param  Ticks Number of ticks
  * @retval None
  */
__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks)
{
 8002df4:	b480      	push	{r7}
 8002df6:	b083      	sub	sp, #12
 8002df8:	af00      	add	r7, sp, #0
 8002dfa:	6078      	str	r0, [r7, #4]
 8002dfc:	6039      	str	r1, [r7, #0]
  /* Configure the SysTick to have interrupt in 1ms time base */
  SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 8002dfe:	687a      	ldr	r2, [r7, #4]
 8002e00:	683b      	ldr	r3, [r7, #0]
 8002e02:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e06:	4a07      	ldr	r2, [pc, #28]	; (8002e24 <LL_InitTick+0x30>)
 8002e08:	3b01      	subs	r3, #1
 8002e0a:	6053      	str	r3, [r2, #4]
  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 8002e0c:	4b05      	ldr	r3, [pc, #20]	; (8002e24 <LL_InitTick+0x30>)
 8002e0e:	2200      	movs	r2, #0
 8002e10:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002e12:	4b04      	ldr	r3, [pc, #16]	; (8002e24 <LL_InitTick+0x30>)
 8002e14:	2205      	movs	r2, #5
 8002e16:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_ENABLE_Msk;                   /* Enable the Systick Timer */
}
 8002e18:	bf00      	nop
 8002e1a:	370c      	adds	r7, #12
 8002e1c:	46bd      	mov	sp, r7
 8002e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e22:	4770      	bx	lr
 8002e24:	e000e010 	.word	0xe000e010

08002e28 <LL_Init1msTick>:
  * @param  HCLKFrequency HCLK frequency in Hz
  * @note   HCLK frequency can be calculated thanks to RCC helper macro or function @ref LL_RCC_GetSystemClocksFreq
  * @retval None
  */
void LL_Init1msTick(uint32_t HCLKFrequency)
{
 8002e28:	b580      	push	{r7, lr}
 8002e2a:	b082      	sub	sp, #8
 8002e2c:	af00      	add	r7, sp, #0
 8002e2e:	6078      	str	r0, [r7, #4]
  /* Use frequency provided in argument */
  LL_InitTick(HCLKFrequency, 1000U);
 8002e30:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8002e34:	6878      	ldr	r0, [r7, #4]
 8002e36:	f7ff ffdd 	bl	8002df4 <LL_InitTick>
}
 8002e3a:	bf00      	nop
 8002e3c:	3708      	adds	r7, #8
 8002e3e:	46bd      	mov	sp, r7
 8002e40:	bd80      	pop	{r7, pc}
	...

08002e44 <LL_mDelay>:
  *         will configure Systick to 1ms
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
void LL_mDelay(uint32_t Delay)
{
 8002e44:	b480      	push	{r7}
 8002e46:	b085      	sub	sp, #20
 8002e48:	af00      	add	r7, sp, #0
 8002e4a:	6078      	str	r0, [r7, #4]
  __IO uint32_t  tmp = SysTick->CTRL;  /* Clear the COUNTFLAG first */
 8002e4c:	4b0e      	ldr	r3, [pc, #56]	; (8002e88 <LL_mDelay+0x44>)
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	60fb      	str	r3, [r7, #12]
  /* Add this code to indicate that local variable is not used */
  ((void)tmp);
 8002e52:	68fb      	ldr	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if(Delay < LL_MAX_DELAY)
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002e5a:	d00c      	beq.n	8002e76 <LL_mDelay+0x32>
  {
    Delay++;
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	3301      	adds	r3, #1
 8002e60:	607b      	str	r3, [r7, #4]
  }

  while (Delay)
 8002e62:	e008      	b.n	8002e76 <LL_mDelay+0x32>
  {
    if((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) != 0U)
 8002e64:	4b08      	ldr	r3, [pc, #32]	; (8002e88 <LL_mDelay+0x44>)
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d002      	beq.n	8002e76 <LL_mDelay+0x32>
    {
      Delay--;
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	3b01      	subs	r3, #1
 8002e74:	607b      	str	r3, [r7, #4]
  while (Delay)
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d1f3      	bne.n	8002e64 <LL_mDelay+0x20>
    }
  }
}
 8002e7c:	bf00      	nop
 8002e7e:	3714      	adds	r7, #20
 8002e80:	46bd      	mov	sp, r7
 8002e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e86:	4770      	bx	lr
 8002e88:	e000e010 	.word	0xe000e010

08002e8c <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 8002e8c:	b480      	push	{r7}
 8002e8e:	b083      	sub	sp, #12
 8002e90:	af00      	add	r7, sp, #0
 8002e92:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 8002e94:	4a04      	ldr	r2, [pc, #16]	; (8002ea8 <LL_SetSystemCoreClock+0x1c>)
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	6013      	str	r3, [r2, #0]
}
 8002e9a:	bf00      	nop
 8002e9c:	370c      	adds	r7, #12
 8002e9e:	46bd      	mov	sp, r7
 8002ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea4:	4770      	bx	lr
 8002ea6:	bf00      	nop
 8002ea8:	20000000 	.word	0x20000000

08002eac <__errno>:
 8002eac:	4b01      	ldr	r3, [pc, #4]	; (8002eb4 <__errno+0x8>)
 8002eae:	6818      	ldr	r0, [r3, #0]
 8002eb0:	4770      	bx	lr
 8002eb2:	bf00      	nop
 8002eb4:	20000004 	.word	0x20000004

08002eb8 <__libc_init_array>:
 8002eb8:	b570      	push	{r4, r5, r6, lr}
 8002eba:	4e0d      	ldr	r6, [pc, #52]	; (8002ef0 <__libc_init_array+0x38>)
 8002ebc:	4c0d      	ldr	r4, [pc, #52]	; (8002ef4 <__libc_init_array+0x3c>)
 8002ebe:	1ba4      	subs	r4, r4, r6
 8002ec0:	10a4      	asrs	r4, r4, #2
 8002ec2:	2500      	movs	r5, #0
 8002ec4:	42a5      	cmp	r5, r4
 8002ec6:	d109      	bne.n	8002edc <__libc_init_array+0x24>
 8002ec8:	4e0b      	ldr	r6, [pc, #44]	; (8002ef8 <__libc_init_array+0x40>)
 8002eca:	4c0c      	ldr	r4, [pc, #48]	; (8002efc <__libc_init_array+0x44>)
 8002ecc:	f002 fb50 	bl	8005570 <_init>
 8002ed0:	1ba4      	subs	r4, r4, r6
 8002ed2:	10a4      	asrs	r4, r4, #2
 8002ed4:	2500      	movs	r5, #0
 8002ed6:	42a5      	cmp	r5, r4
 8002ed8:	d105      	bne.n	8002ee6 <__libc_init_array+0x2e>
 8002eda:	bd70      	pop	{r4, r5, r6, pc}
 8002edc:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002ee0:	4798      	blx	r3
 8002ee2:	3501      	adds	r5, #1
 8002ee4:	e7ee      	b.n	8002ec4 <__libc_init_array+0xc>
 8002ee6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002eea:	4798      	blx	r3
 8002eec:	3501      	adds	r5, #1
 8002eee:	e7f2      	b.n	8002ed6 <__libc_init_array+0x1e>
 8002ef0:	08005890 	.word	0x08005890
 8002ef4:	08005890 	.word	0x08005890
 8002ef8:	08005890 	.word	0x08005890
 8002efc:	08005894 	.word	0x08005894

08002f00 <memset>:
 8002f00:	4402      	add	r2, r0
 8002f02:	4603      	mov	r3, r0
 8002f04:	4293      	cmp	r3, r2
 8002f06:	d100      	bne.n	8002f0a <memset+0xa>
 8002f08:	4770      	bx	lr
 8002f0a:	f803 1b01 	strb.w	r1, [r3], #1
 8002f0e:	e7f9      	b.n	8002f04 <memset+0x4>

08002f10 <__cvt>:
 8002f10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002f14:	b088      	sub	sp, #32
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8002f1a:	9e10      	ldr	r6, [sp, #64]	; 0x40
 8002f1c:	e9dd 1a12 	ldrd	r1, sl, [sp, #72]	; 0x48
 8002f20:	461d      	mov	r5, r3
 8002f22:	f027 0720 	bic.w	r7, r7, #32
 8002f26:	bfbb      	ittet	lt
 8002f28:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8002f2c:	461d      	movlt	r5, r3
 8002f2e:	2300      	movge	r3, #0
 8002f30:	232d      	movlt	r3, #45	; 0x2d
 8002f32:	4614      	mov	r4, r2
 8002f34:	bfb8      	it	lt
 8002f36:	4614      	movlt	r4, r2
 8002f38:	2f46      	cmp	r7, #70	; 0x46
 8002f3a:	700b      	strb	r3, [r1, #0]
 8002f3c:	d004      	beq.n	8002f48 <__cvt+0x38>
 8002f3e:	2f45      	cmp	r7, #69	; 0x45
 8002f40:	d100      	bne.n	8002f44 <__cvt+0x34>
 8002f42:	3601      	adds	r6, #1
 8002f44:	2302      	movs	r3, #2
 8002f46:	e000      	b.n	8002f4a <__cvt+0x3a>
 8002f48:	2303      	movs	r3, #3
 8002f4a:	aa07      	add	r2, sp, #28
 8002f4c:	9204      	str	r2, [sp, #16]
 8002f4e:	aa06      	add	r2, sp, #24
 8002f50:	e9cd a202 	strd	sl, r2, [sp, #8]
 8002f54:	e9cd 3600 	strd	r3, r6, [sp]
 8002f58:	4622      	mov	r2, r4
 8002f5a:	462b      	mov	r3, r5
 8002f5c:	f000 fcdc 	bl	8003918 <_dtoa_r>
 8002f60:	2f47      	cmp	r7, #71	; 0x47
 8002f62:	4680      	mov	r8, r0
 8002f64:	d102      	bne.n	8002f6c <__cvt+0x5c>
 8002f66:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8002f68:	07db      	lsls	r3, r3, #31
 8002f6a:	d526      	bpl.n	8002fba <__cvt+0xaa>
 8002f6c:	2f46      	cmp	r7, #70	; 0x46
 8002f6e:	eb08 0906 	add.w	r9, r8, r6
 8002f72:	d111      	bne.n	8002f98 <__cvt+0x88>
 8002f74:	f898 3000 	ldrb.w	r3, [r8]
 8002f78:	2b30      	cmp	r3, #48	; 0x30
 8002f7a:	d10a      	bne.n	8002f92 <__cvt+0x82>
 8002f7c:	2200      	movs	r2, #0
 8002f7e:	2300      	movs	r3, #0
 8002f80:	4620      	mov	r0, r4
 8002f82:	4629      	mov	r1, r5
 8002f84:	f7fd fdc0 	bl	8000b08 <__aeabi_dcmpeq>
 8002f88:	b918      	cbnz	r0, 8002f92 <__cvt+0x82>
 8002f8a:	f1c6 0601 	rsb	r6, r6, #1
 8002f8e:	f8ca 6000 	str.w	r6, [sl]
 8002f92:	f8da 3000 	ldr.w	r3, [sl]
 8002f96:	4499      	add	r9, r3
 8002f98:	2200      	movs	r2, #0
 8002f9a:	2300      	movs	r3, #0
 8002f9c:	4620      	mov	r0, r4
 8002f9e:	4629      	mov	r1, r5
 8002fa0:	f7fd fdb2 	bl	8000b08 <__aeabi_dcmpeq>
 8002fa4:	b938      	cbnz	r0, 8002fb6 <__cvt+0xa6>
 8002fa6:	2230      	movs	r2, #48	; 0x30
 8002fa8:	9b07      	ldr	r3, [sp, #28]
 8002faa:	454b      	cmp	r3, r9
 8002fac:	d205      	bcs.n	8002fba <__cvt+0xaa>
 8002fae:	1c59      	adds	r1, r3, #1
 8002fb0:	9107      	str	r1, [sp, #28]
 8002fb2:	701a      	strb	r2, [r3, #0]
 8002fb4:	e7f8      	b.n	8002fa8 <__cvt+0x98>
 8002fb6:	f8cd 901c 	str.w	r9, [sp, #28]
 8002fba:	9b07      	ldr	r3, [sp, #28]
 8002fbc:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8002fbe:	eba3 0308 	sub.w	r3, r3, r8
 8002fc2:	4640      	mov	r0, r8
 8002fc4:	6013      	str	r3, [r2, #0]
 8002fc6:	b008      	add	sp, #32
 8002fc8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08002fcc <__exponent>:
 8002fcc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002fce:	2900      	cmp	r1, #0
 8002fd0:	4604      	mov	r4, r0
 8002fd2:	bfba      	itte	lt
 8002fd4:	4249      	neglt	r1, r1
 8002fd6:	232d      	movlt	r3, #45	; 0x2d
 8002fd8:	232b      	movge	r3, #43	; 0x2b
 8002fda:	2909      	cmp	r1, #9
 8002fdc:	f804 2b02 	strb.w	r2, [r4], #2
 8002fe0:	7043      	strb	r3, [r0, #1]
 8002fe2:	dd20      	ble.n	8003026 <__exponent+0x5a>
 8002fe4:	f10d 0307 	add.w	r3, sp, #7
 8002fe8:	461f      	mov	r7, r3
 8002fea:	260a      	movs	r6, #10
 8002fec:	fb91 f5f6 	sdiv	r5, r1, r6
 8002ff0:	fb06 1115 	mls	r1, r6, r5, r1
 8002ff4:	3130      	adds	r1, #48	; 0x30
 8002ff6:	2d09      	cmp	r5, #9
 8002ff8:	f803 1c01 	strb.w	r1, [r3, #-1]
 8002ffc:	f103 32ff 	add.w	r2, r3, #4294967295	; 0xffffffff
 8003000:	4629      	mov	r1, r5
 8003002:	dc09      	bgt.n	8003018 <__exponent+0x4c>
 8003004:	3130      	adds	r1, #48	; 0x30
 8003006:	3b02      	subs	r3, #2
 8003008:	f802 1c01 	strb.w	r1, [r2, #-1]
 800300c:	42bb      	cmp	r3, r7
 800300e:	4622      	mov	r2, r4
 8003010:	d304      	bcc.n	800301c <__exponent+0x50>
 8003012:	1a10      	subs	r0, r2, r0
 8003014:	b003      	add	sp, #12
 8003016:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003018:	4613      	mov	r3, r2
 800301a:	e7e7      	b.n	8002fec <__exponent+0x20>
 800301c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003020:	f804 2b01 	strb.w	r2, [r4], #1
 8003024:	e7f2      	b.n	800300c <__exponent+0x40>
 8003026:	2330      	movs	r3, #48	; 0x30
 8003028:	4419      	add	r1, r3
 800302a:	7083      	strb	r3, [r0, #2]
 800302c:	1d02      	adds	r2, r0, #4
 800302e:	70c1      	strb	r1, [r0, #3]
 8003030:	e7ef      	b.n	8003012 <__exponent+0x46>
	...

08003034 <_printf_float>:
 8003034:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003038:	b091      	sub	sp, #68	; 0x44
 800303a:	460c      	mov	r4, r1
 800303c:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8003040:	4616      	mov	r6, r2
 8003042:	461f      	mov	r7, r3
 8003044:	4605      	mov	r5, r0
 8003046:	f001 faef 	bl	8004628 <_localeconv_r>
 800304a:	6803      	ldr	r3, [r0, #0]
 800304c:	9308      	str	r3, [sp, #32]
 800304e:	4618      	mov	r0, r3
 8003050:	f7fd f8de 	bl	8000210 <strlen>
 8003054:	2300      	movs	r3, #0
 8003056:	930e      	str	r3, [sp, #56]	; 0x38
 8003058:	f8d8 3000 	ldr.w	r3, [r8]
 800305c:	9009      	str	r0, [sp, #36]	; 0x24
 800305e:	3307      	adds	r3, #7
 8003060:	f023 0307 	bic.w	r3, r3, #7
 8003064:	f103 0208 	add.w	r2, r3, #8
 8003068:	f894 a018 	ldrb.w	sl, [r4, #24]
 800306c:	f8d4 b000 	ldr.w	fp, [r4]
 8003070:	f8c8 2000 	str.w	r2, [r8]
 8003074:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003078:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800307c:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8003080:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8003084:	930b      	str	r3, [sp, #44]	; 0x2c
 8003086:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
 800308a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800308e:	4ba9      	ldr	r3, [pc, #676]	; (8003334 <_printf_float+0x300>)
 8003090:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8003094:	f7fd fd6a 	bl	8000b6c <__aeabi_dcmpun>
 8003098:	bb70      	cbnz	r0, 80030f8 <_printf_float+0xc4>
 800309a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800309e:	4ba5      	ldr	r3, [pc, #660]	; (8003334 <_printf_float+0x300>)
 80030a0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80030a4:	f7fd fd44 	bl	8000b30 <__aeabi_dcmple>
 80030a8:	bb30      	cbnz	r0, 80030f8 <_printf_float+0xc4>
 80030aa:	2200      	movs	r2, #0
 80030ac:	2300      	movs	r3, #0
 80030ae:	4640      	mov	r0, r8
 80030b0:	4649      	mov	r1, r9
 80030b2:	f7fd fd33 	bl	8000b1c <__aeabi_dcmplt>
 80030b6:	b110      	cbz	r0, 80030be <_printf_float+0x8a>
 80030b8:	232d      	movs	r3, #45	; 0x2d
 80030ba:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80030be:	4a9e      	ldr	r2, [pc, #632]	; (8003338 <_printf_float+0x304>)
 80030c0:	4b9e      	ldr	r3, [pc, #632]	; (800333c <_printf_float+0x308>)
 80030c2:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 80030c6:	bf8c      	ite	hi
 80030c8:	4690      	movhi	r8, r2
 80030ca:	4698      	movls	r8, r3
 80030cc:	2303      	movs	r3, #3
 80030ce:	6123      	str	r3, [r4, #16]
 80030d0:	f02b 0304 	bic.w	r3, fp, #4
 80030d4:	6023      	str	r3, [r4, #0]
 80030d6:	f04f 0900 	mov.w	r9, #0
 80030da:	9700      	str	r7, [sp, #0]
 80030dc:	4633      	mov	r3, r6
 80030de:	aa0f      	add	r2, sp, #60	; 0x3c
 80030e0:	4621      	mov	r1, r4
 80030e2:	4628      	mov	r0, r5
 80030e4:	f000 f9ec 	bl	80034c0 <_printf_common>
 80030e8:	3001      	adds	r0, #1
 80030ea:	f040 8090 	bne.w	800320e <_printf_float+0x1da>
 80030ee:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80030f2:	b011      	add	sp, #68	; 0x44
 80030f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80030f8:	4642      	mov	r2, r8
 80030fa:	464b      	mov	r3, r9
 80030fc:	4640      	mov	r0, r8
 80030fe:	4649      	mov	r1, r9
 8003100:	f7fd fd34 	bl	8000b6c <__aeabi_dcmpun>
 8003104:	b110      	cbz	r0, 800310c <_printf_float+0xd8>
 8003106:	4a8e      	ldr	r2, [pc, #568]	; (8003340 <_printf_float+0x30c>)
 8003108:	4b8e      	ldr	r3, [pc, #568]	; (8003344 <_printf_float+0x310>)
 800310a:	e7da      	b.n	80030c2 <_printf_float+0x8e>
 800310c:	6863      	ldr	r3, [r4, #4]
 800310e:	1c59      	adds	r1, r3, #1
 8003110:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8003114:	a90e      	add	r1, sp, #56	; 0x38
 8003116:	a80d      	add	r0, sp, #52	; 0x34
 8003118:	d140      	bne.n	800319c <_printf_float+0x168>
 800311a:	2306      	movs	r3, #6
 800311c:	6063      	str	r3, [r4, #4]
 800311e:	f10d 0333 	add.w	r3, sp, #51	; 0x33
 8003122:	e9cd 2301 	strd	r2, r3, [sp, #4]
 8003126:	f04f 0c00 	mov.w	ip, #0
 800312a:	6863      	ldr	r3, [r4, #4]
 800312c:	6022      	str	r2, [r4, #0]
 800312e:	e9cd 0a03 	strd	r0, sl, [sp, #12]
 8003132:	9300      	str	r3, [sp, #0]
 8003134:	4642      	mov	r2, r8
 8003136:	464b      	mov	r3, r9
 8003138:	e9cd 1c05 	strd	r1, ip, [sp, #20]
 800313c:	4628      	mov	r0, r5
 800313e:	f7ff fee7 	bl	8002f10 <__cvt>
 8003142:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 8003146:	2b47      	cmp	r3, #71	; 0x47
 8003148:	4680      	mov	r8, r0
 800314a:	d109      	bne.n	8003160 <_printf_float+0x12c>
 800314c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800314e:	1cd8      	adds	r0, r3, #3
 8003150:	db02      	blt.n	8003158 <_printf_float+0x124>
 8003152:	6862      	ldr	r2, [r4, #4]
 8003154:	4293      	cmp	r3, r2
 8003156:	dd47      	ble.n	80031e8 <_printf_float+0x1b4>
 8003158:	f1aa 0a02 	sub.w	sl, sl, #2
 800315c:	fa5f fa8a 	uxtb.w	sl, sl
 8003160:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8003164:	990d      	ldr	r1, [sp, #52]	; 0x34
 8003166:	d824      	bhi.n	80031b2 <_printf_float+0x17e>
 8003168:	3901      	subs	r1, #1
 800316a:	4652      	mov	r2, sl
 800316c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8003170:	910d      	str	r1, [sp, #52]	; 0x34
 8003172:	f7ff ff2b 	bl	8002fcc <__exponent>
 8003176:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003178:	1813      	adds	r3, r2, r0
 800317a:	2a01      	cmp	r2, #1
 800317c:	4681      	mov	r9, r0
 800317e:	6123      	str	r3, [r4, #16]
 8003180:	dc02      	bgt.n	8003188 <_printf_float+0x154>
 8003182:	6822      	ldr	r2, [r4, #0]
 8003184:	07d1      	lsls	r1, r2, #31
 8003186:	d501      	bpl.n	800318c <_printf_float+0x158>
 8003188:	3301      	adds	r3, #1
 800318a:	6123      	str	r3, [r4, #16]
 800318c:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8003190:	2b00      	cmp	r3, #0
 8003192:	d0a2      	beq.n	80030da <_printf_float+0xa6>
 8003194:	232d      	movs	r3, #45	; 0x2d
 8003196:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800319a:	e79e      	b.n	80030da <_printf_float+0xa6>
 800319c:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 80031a0:	f000 8178 	beq.w	8003494 <_printf_float+0x460>
 80031a4:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 80031a8:	d1b9      	bne.n	800311e <_printf_float+0xea>
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d1b7      	bne.n	800311e <_printf_float+0xea>
 80031ae:	2301      	movs	r3, #1
 80031b0:	e7b4      	b.n	800311c <_printf_float+0xe8>
 80031b2:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 80031b6:	d119      	bne.n	80031ec <_printf_float+0x1b8>
 80031b8:	2900      	cmp	r1, #0
 80031ba:	6863      	ldr	r3, [r4, #4]
 80031bc:	dd0c      	ble.n	80031d8 <_printf_float+0x1a4>
 80031be:	6121      	str	r1, [r4, #16]
 80031c0:	b913      	cbnz	r3, 80031c8 <_printf_float+0x194>
 80031c2:	6822      	ldr	r2, [r4, #0]
 80031c4:	07d2      	lsls	r2, r2, #31
 80031c6:	d502      	bpl.n	80031ce <_printf_float+0x19a>
 80031c8:	3301      	adds	r3, #1
 80031ca:	440b      	add	r3, r1
 80031cc:	6123      	str	r3, [r4, #16]
 80031ce:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80031d0:	65a3      	str	r3, [r4, #88]	; 0x58
 80031d2:	f04f 0900 	mov.w	r9, #0
 80031d6:	e7d9      	b.n	800318c <_printf_float+0x158>
 80031d8:	b913      	cbnz	r3, 80031e0 <_printf_float+0x1ac>
 80031da:	6822      	ldr	r2, [r4, #0]
 80031dc:	07d0      	lsls	r0, r2, #31
 80031de:	d501      	bpl.n	80031e4 <_printf_float+0x1b0>
 80031e0:	3302      	adds	r3, #2
 80031e2:	e7f3      	b.n	80031cc <_printf_float+0x198>
 80031e4:	2301      	movs	r3, #1
 80031e6:	e7f1      	b.n	80031cc <_printf_float+0x198>
 80031e8:	f04f 0a67 	mov.w	sl, #103	; 0x67
 80031ec:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 80031f0:	4293      	cmp	r3, r2
 80031f2:	db05      	blt.n	8003200 <_printf_float+0x1cc>
 80031f4:	6822      	ldr	r2, [r4, #0]
 80031f6:	6123      	str	r3, [r4, #16]
 80031f8:	07d1      	lsls	r1, r2, #31
 80031fa:	d5e8      	bpl.n	80031ce <_printf_float+0x19a>
 80031fc:	3301      	adds	r3, #1
 80031fe:	e7e5      	b.n	80031cc <_printf_float+0x198>
 8003200:	2b00      	cmp	r3, #0
 8003202:	bfd4      	ite	le
 8003204:	f1c3 0302 	rsble	r3, r3, #2
 8003208:	2301      	movgt	r3, #1
 800320a:	4413      	add	r3, r2
 800320c:	e7de      	b.n	80031cc <_printf_float+0x198>
 800320e:	6823      	ldr	r3, [r4, #0]
 8003210:	055a      	lsls	r2, r3, #21
 8003212:	d407      	bmi.n	8003224 <_printf_float+0x1f0>
 8003214:	6923      	ldr	r3, [r4, #16]
 8003216:	4642      	mov	r2, r8
 8003218:	4631      	mov	r1, r6
 800321a:	4628      	mov	r0, r5
 800321c:	47b8      	blx	r7
 800321e:	3001      	adds	r0, #1
 8003220:	d12b      	bne.n	800327a <_printf_float+0x246>
 8003222:	e764      	b.n	80030ee <_printf_float+0xba>
 8003224:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8003228:	f240 80dd 	bls.w	80033e6 <_printf_float+0x3b2>
 800322c:	2200      	movs	r2, #0
 800322e:	2300      	movs	r3, #0
 8003230:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8003234:	f7fd fc68 	bl	8000b08 <__aeabi_dcmpeq>
 8003238:	2800      	cmp	r0, #0
 800323a:	d033      	beq.n	80032a4 <_printf_float+0x270>
 800323c:	2301      	movs	r3, #1
 800323e:	4a42      	ldr	r2, [pc, #264]	; (8003348 <_printf_float+0x314>)
 8003240:	4631      	mov	r1, r6
 8003242:	4628      	mov	r0, r5
 8003244:	47b8      	blx	r7
 8003246:	3001      	adds	r0, #1
 8003248:	f43f af51 	beq.w	80030ee <_printf_float+0xba>
 800324c:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8003250:	429a      	cmp	r2, r3
 8003252:	db02      	blt.n	800325a <_printf_float+0x226>
 8003254:	6823      	ldr	r3, [r4, #0]
 8003256:	07d8      	lsls	r0, r3, #31
 8003258:	d50f      	bpl.n	800327a <_printf_float+0x246>
 800325a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800325e:	4631      	mov	r1, r6
 8003260:	4628      	mov	r0, r5
 8003262:	47b8      	blx	r7
 8003264:	3001      	adds	r0, #1
 8003266:	f43f af42 	beq.w	80030ee <_printf_float+0xba>
 800326a:	f04f 0800 	mov.w	r8, #0
 800326e:	f104 091a 	add.w	r9, r4, #26
 8003272:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003274:	3b01      	subs	r3, #1
 8003276:	4543      	cmp	r3, r8
 8003278:	dc09      	bgt.n	800328e <_printf_float+0x25a>
 800327a:	6823      	ldr	r3, [r4, #0]
 800327c:	079b      	lsls	r3, r3, #30
 800327e:	f100 8104 	bmi.w	800348a <_printf_float+0x456>
 8003282:	68e0      	ldr	r0, [r4, #12]
 8003284:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8003286:	4298      	cmp	r0, r3
 8003288:	bfb8      	it	lt
 800328a:	4618      	movlt	r0, r3
 800328c:	e731      	b.n	80030f2 <_printf_float+0xbe>
 800328e:	2301      	movs	r3, #1
 8003290:	464a      	mov	r2, r9
 8003292:	4631      	mov	r1, r6
 8003294:	4628      	mov	r0, r5
 8003296:	47b8      	blx	r7
 8003298:	3001      	adds	r0, #1
 800329a:	f43f af28 	beq.w	80030ee <_printf_float+0xba>
 800329e:	f108 0801 	add.w	r8, r8, #1
 80032a2:	e7e6      	b.n	8003272 <_printf_float+0x23e>
 80032a4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	dc2b      	bgt.n	8003302 <_printf_float+0x2ce>
 80032aa:	2301      	movs	r3, #1
 80032ac:	4a26      	ldr	r2, [pc, #152]	; (8003348 <_printf_float+0x314>)
 80032ae:	4631      	mov	r1, r6
 80032b0:	4628      	mov	r0, r5
 80032b2:	47b8      	blx	r7
 80032b4:	3001      	adds	r0, #1
 80032b6:	f43f af1a 	beq.w	80030ee <_printf_float+0xba>
 80032ba:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80032bc:	b923      	cbnz	r3, 80032c8 <_printf_float+0x294>
 80032be:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80032c0:	b913      	cbnz	r3, 80032c8 <_printf_float+0x294>
 80032c2:	6823      	ldr	r3, [r4, #0]
 80032c4:	07d9      	lsls	r1, r3, #31
 80032c6:	d5d8      	bpl.n	800327a <_printf_float+0x246>
 80032c8:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80032cc:	4631      	mov	r1, r6
 80032ce:	4628      	mov	r0, r5
 80032d0:	47b8      	blx	r7
 80032d2:	3001      	adds	r0, #1
 80032d4:	f43f af0b 	beq.w	80030ee <_printf_float+0xba>
 80032d8:	f04f 0900 	mov.w	r9, #0
 80032dc:	f104 0a1a 	add.w	sl, r4, #26
 80032e0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80032e2:	425b      	negs	r3, r3
 80032e4:	454b      	cmp	r3, r9
 80032e6:	dc01      	bgt.n	80032ec <_printf_float+0x2b8>
 80032e8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80032ea:	e794      	b.n	8003216 <_printf_float+0x1e2>
 80032ec:	2301      	movs	r3, #1
 80032ee:	4652      	mov	r2, sl
 80032f0:	4631      	mov	r1, r6
 80032f2:	4628      	mov	r0, r5
 80032f4:	47b8      	blx	r7
 80032f6:	3001      	adds	r0, #1
 80032f8:	f43f aef9 	beq.w	80030ee <_printf_float+0xba>
 80032fc:	f109 0901 	add.w	r9, r9, #1
 8003300:	e7ee      	b.n	80032e0 <_printf_float+0x2ac>
 8003302:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003304:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003306:	429a      	cmp	r2, r3
 8003308:	bfa8      	it	ge
 800330a:	461a      	movge	r2, r3
 800330c:	2a00      	cmp	r2, #0
 800330e:	4691      	mov	r9, r2
 8003310:	dd07      	ble.n	8003322 <_printf_float+0x2ee>
 8003312:	4613      	mov	r3, r2
 8003314:	4631      	mov	r1, r6
 8003316:	4642      	mov	r2, r8
 8003318:	4628      	mov	r0, r5
 800331a:	47b8      	blx	r7
 800331c:	3001      	adds	r0, #1
 800331e:	f43f aee6 	beq.w	80030ee <_printf_float+0xba>
 8003322:	f104 031a 	add.w	r3, r4, #26
 8003326:	f04f 0b00 	mov.w	fp, #0
 800332a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800332e:	930a      	str	r3, [sp, #40]	; 0x28
 8003330:	e016      	b.n	8003360 <_printf_float+0x32c>
 8003332:	bf00      	nop
 8003334:	7fefffff 	.word	0x7fefffff
 8003338:	080055d0 	.word	0x080055d0
 800333c:	080055cc 	.word	0x080055cc
 8003340:	080055d8 	.word	0x080055d8
 8003344:	080055d4 	.word	0x080055d4
 8003348:	080055dc 	.word	0x080055dc
 800334c:	2301      	movs	r3, #1
 800334e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8003350:	4631      	mov	r1, r6
 8003352:	4628      	mov	r0, r5
 8003354:	47b8      	blx	r7
 8003356:	3001      	adds	r0, #1
 8003358:	f43f aec9 	beq.w	80030ee <_printf_float+0xba>
 800335c:	f10b 0b01 	add.w	fp, fp, #1
 8003360:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8003364:	ebaa 0309 	sub.w	r3, sl, r9
 8003368:	455b      	cmp	r3, fp
 800336a:	dcef      	bgt.n	800334c <_printf_float+0x318>
 800336c:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8003370:	429a      	cmp	r2, r3
 8003372:	44d0      	add	r8, sl
 8003374:	db15      	blt.n	80033a2 <_printf_float+0x36e>
 8003376:	6823      	ldr	r3, [r4, #0]
 8003378:	07da      	lsls	r2, r3, #31
 800337a:	d412      	bmi.n	80033a2 <_printf_float+0x36e>
 800337c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800337e:	990d      	ldr	r1, [sp, #52]	; 0x34
 8003380:	eba3 020a 	sub.w	r2, r3, sl
 8003384:	eba3 0a01 	sub.w	sl, r3, r1
 8003388:	4592      	cmp	sl, r2
 800338a:	bfa8      	it	ge
 800338c:	4692      	movge	sl, r2
 800338e:	f1ba 0f00 	cmp.w	sl, #0
 8003392:	dc0e      	bgt.n	80033b2 <_printf_float+0x37e>
 8003394:	f04f 0800 	mov.w	r8, #0
 8003398:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800339c:	f104 091a 	add.w	r9, r4, #26
 80033a0:	e019      	b.n	80033d6 <_printf_float+0x3a2>
 80033a2:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80033a6:	4631      	mov	r1, r6
 80033a8:	4628      	mov	r0, r5
 80033aa:	47b8      	blx	r7
 80033ac:	3001      	adds	r0, #1
 80033ae:	d1e5      	bne.n	800337c <_printf_float+0x348>
 80033b0:	e69d      	b.n	80030ee <_printf_float+0xba>
 80033b2:	4653      	mov	r3, sl
 80033b4:	4642      	mov	r2, r8
 80033b6:	4631      	mov	r1, r6
 80033b8:	4628      	mov	r0, r5
 80033ba:	47b8      	blx	r7
 80033bc:	3001      	adds	r0, #1
 80033be:	d1e9      	bne.n	8003394 <_printf_float+0x360>
 80033c0:	e695      	b.n	80030ee <_printf_float+0xba>
 80033c2:	2301      	movs	r3, #1
 80033c4:	464a      	mov	r2, r9
 80033c6:	4631      	mov	r1, r6
 80033c8:	4628      	mov	r0, r5
 80033ca:	47b8      	blx	r7
 80033cc:	3001      	adds	r0, #1
 80033ce:	f43f ae8e 	beq.w	80030ee <_printf_float+0xba>
 80033d2:	f108 0801 	add.w	r8, r8, #1
 80033d6:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80033da:	1a9b      	subs	r3, r3, r2
 80033dc:	eba3 030a 	sub.w	r3, r3, sl
 80033e0:	4543      	cmp	r3, r8
 80033e2:	dcee      	bgt.n	80033c2 <_printf_float+0x38e>
 80033e4:	e749      	b.n	800327a <_printf_float+0x246>
 80033e6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80033e8:	2a01      	cmp	r2, #1
 80033ea:	dc01      	bgt.n	80033f0 <_printf_float+0x3bc>
 80033ec:	07db      	lsls	r3, r3, #31
 80033ee:	d53a      	bpl.n	8003466 <_printf_float+0x432>
 80033f0:	2301      	movs	r3, #1
 80033f2:	4642      	mov	r2, r8
 80033f4:	4631      	mov	r1, r6
 80033f6:	4628      	mov	r0, r5
 80033f8:	47b8      	blx	r7
 80033fa:	3001      	adds	r0, #1
 80033fc:	f43f ae77 	beq.w	80030ee <_printf_float+0xba>
 8003400:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8003404:	4631      	mov	r1, r6
 8003406:	4628      	mov	r0, r5
 8003408:	47b8      	blx	r7
 800340a:	3001      	adds	r0, #1
 800340c:	f108 0801 	add.w	r8, r8, #1
 8003410:	f43f ae6d 	beq.w	80030ee <_printf_float+0xba>
 8003414:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003416:	2200      	movs	r2, #0
 8003418:	f103 3aff 	add.w	sl, r3, #4294967295	; 0xffffffff
 800341c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8003420:	2300      	movs	r3, #0
 8003422:	f7fd fb71 	bl	8000b08 <__aeabi_dcmpeq>
 8003426:	b9c8      	cbnz	r0, 800345c <_printf_float+0x428>
 8003428:	4653      	mov	r3, sl
 800342a:	4642      	mov	r2, r8
 800342c:	4631      	mov	r1, r6
 800342e:	4628      	mov	r0, r5
 8003430:	47b8      	blx	r7
 8003432:	3001      	adds	r0, #1
 8003434:	d10e      	bne.n	8003454 <_printf_float+0x420>
 8003436:	e65a      	b.n	80030ee <_printf_float+0xba>
 8003438:	2301      	movs	r3, #1
 800343a:	4652      	mov	r2, sl
 800343c:	4631      	mov	r1, r6
 800343e:	4628      	mov	r0, r5
 8003440:	47b8      	blx	r7
 8003442:	3001      	adds	r0, #1
 8003444:	f43f ae53 	beq.w	80030ee <_printf_float+0xba>
 8003448:	f108 0801 	add.w	r8, r8, #1
 800344c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800344e:	3b01      	subs	r3, #1
 8003450:	4543      	cmp	r3, r8
 8003452:	dcf1      	bgt.n	8003438 <_printf_float+0x404>
 8003454:	464b      	mov	r3, r9
 8003456:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800345a:	e6dd      	b.n	8003218 <_printf_float+0x1e4>
 800345c:	f04f 0800 	mov.w	r8, #0
 8003460:	f104 0a1a 	add.w	sl, r4, #26
 8003464:	e7f2      	b.n	800344c <_printf_float+0x418>
 8003466:	2301      	movs	r3, #1
 8003468:	e7df      	b.n	800342a <_printf_float+0x3f6>
 800346a:	2301      	movs	r3, #1
 800346c:	464a      	mov	r2, r9
 800346e:	4631      	mov	r1, r6
 8003470:	4628      	mov	r0, r5
 8003472:	47b8      	blx	r7
 8003474:	3001      	adds	r0, #1
 8003476:	f43f ae3a 	beq.w	80030ee <_printf_float+0xba>
 800347a:	f108 0801 	add.w	r8, r8, #1
 800347e:	68e3      	ldr	r3, [r4, #12]
 8003480:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8003482:	1a9b      	subs	r3, r3, r2
 8003484:	4543      	cmp	r3, r8
 8003486:	dcf0      	bgt.n	800346a <_printf_float+0x436>
 8003488:	e6fb      	b.n	8003282 <_printf_float+0x24e>
 800348a:	f04f 0800 	mov.w	r8, #0
 800348e:	f104 0919 	add.w	r9, r4, #25
 8003492:	e7f4      	b.n	800347e <_printf_float+0x44a>
 8003494:	2b00      	cmp	r3, #0
 8003496:	f43f ae8a 	beq.w	80031ae <_printf_float+0x17a>
 800349a:	f04f 0c00 	mov.w	ip, #0
 800349e:	e9cd 1c05 	strd	r1, ip, [sp, #20]
 80034a2:	f10d 0133 	add.w	r1, sp, #51	; 0x33
 80034a6:	6022      	str	r2, [r4, #0]
 80034a8:	e9cd 0a03 	strd	r0, sl, [sp, #12]
 80034ac:	e9cd 2101 	strd	r2, r1, [sp, #4]
 80034b0:	9300      	str	r3, [sp, #0]
 80034b2:	4642      	mov	r2, r8
 80034b4:	464b      	mov	r3, r9
 80034b6:	4628      	mov	r0, r5
 80034b8:	f7ff fd2a 	bl	8002f10 <__cvt>
 80034bc:	4680      	mov	r8, r0
 80034be:	e645      	b.n	800314c <_printf_float+0x118>

080034c0 <_printf_common>:
 80034c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80034c4:	4691      	mov	r9, r2
 80034c6:	461f      	mov	r7, r3
 80034c8:	688a      	ldr	r2, [r1, #8]
 80034ca:	690b      	ldr	r3, [r1, #16]
 80034cc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80034d0:	4293      	cmp	r3, r2
 80034d2:	bfb8      	it	lt
 80034d4:	4613      	movlt	r3, r2
 80034d6:	f8c9 3000 	str.w	r3, [r9]
 80034da:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80034de:	4606      	mov	r6, r0
 80034e0:	460c      	mov	r4, r1
 80034e2:	b112      	cbz	r2, 80034ea <_printf_common+0x2a>
 80034e4:	3301      	adds	r3, #1
 80034e6:	f8c9 3000 	str.w	r3, [r9]
 80034ea:	6823      	ldr	r3, [r4, #0]
 80034ec:	0699      	lsls	r1, r3, #26
 80034ee:	bf42      	ittt	mi
 80034f0:	f8d9 3000 	ldrmi.w	r3, [r9]
 80034f4:	3302      	addmi	r3, #2
 80034f6:	f8c9 3000 	strmi.w	r3, [r9]
 80034fa:	6825      	ldr	r5, [r4, #0]
 80034fc:	f015 0506 	ands.w	r5, r5, #6
 8003500:	d107      	bne.n	8003512 <_printf_common+0x52>
 8003502:	f104 0a19 	add.w	sl, r4, #25
 8003506:	68e3      	ldr	r3, [r4, #12]
 8003508:	f8d9 2000 	ldr.w	r2, [r9]
 800350c:	1a9b      	subs	r3, r3, r2
 800350e:	42ab      	cmp	r3, r5
 8003510:	dc28      	bgt.n	8003564 <_printf_common+0xa4>
 8003512:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8003516:	6822      	ldr	r2, [r4, #0]
 8003518:	3300      	adds	r3, #0
 800351a:	bf18      	it	ne
 800351c:	2301      	movne	r3, #1
 800351e:	0692      	lsls	r2, r2, #26
 8003520:	d42d      	bmi.n	800357e <_printf_common+0xbe>
 8003522:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003526:	4639      	mov	r1, r7
 8003528:	4630      	mov	r0, r6
 800352a:	47c0      	blx	r8
 800352c:	3001      	adds	r0, #1
 800352e:	d020      	beq.n	8003572 <_printf_common+0xb2>
 8003530:	6823      	ldr	r3, [r4, #0]
 8003532:	68e5      	ldr	r5, [r4, #12]
 8003534:	f8d9 2000 	ldr.w	r2, [r9]
 8003538:	f003 0306 	and.w	r3, r3, #6
 800353c:	2b04      	cmp	r3, #4
 800353e:	bf08      	it	eq
 8003540:	1aad      	subeq	r5, r5, r2
 8003542:	68a3      	ldr	r3, [r4, #8]
 8003544:	6922      	ldr	r2, [r4, #16]
 8003546:	bf0c      	ite	eq
 8003548:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800354c:	2500      	movne	r5, #0
 800354e:	4293      	cmp	r3, r2
 8003550:	bfc4      	itt	gt
 8003552:	1a9b      	subgt	r3, r3, r2
 8003554:	18ed      	addgt	r5, r5, r3
 8003556:	f04f 0900 	mov.w	r9, #0
 800355a:	341a      	adds	r4, #26
 800355c:	454d      	cmp	r5, r9
 800355e:	d11a      	bne.n	8003596 <_printf_common+0xd6>
 8003560:	2000      	movs	r0, #0
 8003562:	e008      	b.n	8003576 <_printf_common+0xb6>
 8003564:	2301      	movs	r3, #1
 8003566:	4652      	mov	r2, sl
 8003568:	4639      	mov	r1, r7
 800356a:	4630      	mov	r0, r6
 800356c:	47c0      	blx	r8
 800356e:	3001      	adds	r0, #1
 8003570:	d103      	bne.n	800357a <_printf_common+0xba>
 8003572:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003576:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800357a:	3501      	adds	r5, #1
 800357c:	e7c3      	b.n	8003506 <_printf_common+0x46>
 800357e:	18e1      	adds	r1, r4, r3
 8003580:	1c5a      	adds	r2, r3, #1
 8003582:	2030      	movs	r0, #48	; 0x30
 8003584:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003588:	4422      	add	r2, r4
 800358a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800358e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003592:	3302      	adds	r3, #2
 8003594:	e7c5      	b.n	8003522 <_printf_common+0x62>
 8003596:	2301      	movs	r3, #1
 8003598:	4622      	mov	r2, r4
 800359a:	4639      	mov	r1, r7
 800359c:	4630      	mov	r0, r6
 800359e:	47c0      	blx	r8
 80035a0:	3001      	adds	r0, #1
 80035a2:	d0e6      	beq.n	8003572 <_printf_common+0xb2>
 80035a4:	f109 0901 	add.w	r9, r9, #1
 80035a8:	e7d8      	b.n	800355c <_printf_common+0x9c>
	...

080035ac <_printf_i>:
 80035ac:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80035b0:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 80035b4:	460c      	mov	r4, r1
 80035b6:	7e09      	ldrb	r1, [r1, #24]
 80035b8:	b085      	sub	sp, #20
 80035ba:	296e      	cmp	r1, #110	; 0x6e
 80035bc:	4617      	mov	r7, r2
 80035be:	4606      	mov	r6, r0
 80035c0:	4698      	mov	r8, r3
 80035c2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80035c4:	f000 80b3 	beq.w	800372e <_printf_i+0x182>
 80035c8:	d822      	bhi.n	8003610 <_printf_i+0x64>
 80035ca:	2963      	cmp	r1, #99	; 0x63
 80035cc:	d036      	beq.n	800363c <_printf_i+0x90>
 80035ce:	d80a      	bhi.n	80035e6 <_printf_i+0x3a>
 80035d0:	2900      	cmp	r1, #0
 80035d2:	f000 80b9 	beq.w	8003748 <_printf_i+0x19c>
 80035d6:	2958      	cmp	r1, #88	; 0x58
 80035d8:	f000 8083 	beq.w	80036e2 <_printf_i+0x136>
 80035dc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80035e0:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 80035e4:	e032      	b.n	800364c <_printf_i+0xa0>
 80035e6:	2964      	cmp	r1, #100	; 0x64
 80035e8:	d001      	beq.n	80035ee <_printf_i+0x42>
 80035ea:	2969      	cmp	r1, #105	; 0x69
 80035ec:	d1f6      	bne.n	80035dc <_printf_i+0x30>
 80035ee:	6820      	ldr	r0, [r4, #0]
 80035f0:	6813      	ldr	r3, [r2, #0]
 80035f2:	0605      	lsls	r5, r0, #24
 80035f4:	f103 0104 	add.w	r1, r3, #4
 80035f8:	d52a      	bpl.n	8003650 <_printf_i+0xa4>
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	6011      	str	r1, [r2, #0]
 80035fe:	2b00      	cmp	r3, #0
 8003600:	da03      	bge.n	800360a <_printf_i+0x5e>
 8003602:	222d      	movs	r2, #45	; 0x2d
 8003604:	425b      	negs	r3, r3
 8003606:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800360a:	486f      	ldr	r0, [pc, #444]	; (80037c8 <_printf_i+0x21c>)
 800360c:	220a      	movs	r2, #10
 800360e:	e039      	b.n	8003684 <_printf_i+0xd8>
 8003610:	2973      	cmp	r1, #115	; 0x73
 8003612:	f000 809d 	beq.w	8003750 <_printf_i+0x1a4>
 8003616:	d808      	bhi.n	800362a <_printf_i+0x7e>
 8003618:	296f      	cmp	r1, #111	; 0x6f
 800361a:	d020      	beq.n	800365e <_printf_i+0xb2>
 800361c:	2970      	cmp	r1, #112	; 0x70
 800361e:	d1dd      	bne.n	80035dc <_printf_i+0x30>
 8003620:	6823      	ldr	r3, [r4, #0]
 8003622:	f043 0320 	orr.w	r3, r3, #32
 8003626:	6023      	str	r3, [r4, #0]
 8003628:	e003      	b.n	8003632 <_printf_i+0x86>
 800362a:	2975      	cmp	r1, #117	; 0x75
 800362c:	d017      	beq.n	800365e <_printf_i+0xb2>
 800362e:	2978      	cmp	r1, #120	; 0x78
 8003630:	d1d4      	bne.n	80035dc <_printf_i+0x30>
 8003632:	2378      	movs	r3, #120	; 0x78
 8003634:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003638:	4864      	ldr	r0, [pc, #400]	; (80037cc <_printf_i+0x220>)
 800363a:	e055      	b.n	80036e8 <_printf_i+0x13c>
 800363c:	6813      	ldr	r3, [r2, #0]
 800363e:	1d19      	adds	r1, r3, #4
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	6011      	str	r1, [r2, #0]
 8003644:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003648:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800364c:	2301      	movs	r3, #1
 800364e:	e08c      	b.n	800376a <_printf_i+0x1be>
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	6011      	str	r1, [r2, #0]
 8003654:	f010 0f40 	tst.w	r0, #64	; 0x40
 8003658:	bf18      	it	ne
 800365a:	b21b      	sxthne	r3, r3
 800365c:	e7cf      	b.n	80035fe <_printf_i+0x52>
 800365e:	6813      	ldr	r3, [r2, #0]
 8003660:	6825      	ldr	r5, [r4, #0]
 8003662:	1d18      	adds	r0, r3, #4
 8003664:	6010      	str	r0, [r2, #0]
 8003666:	0628      	lsls	r0, r5, #24
 8003668:	d501      	bpl.n	800366e <_printf_i+0xc2>
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	e002      	b.n	8003674 <_printf_i+0xc8>
 800366e:	0668      	lsls	r0, r5, #25
 8003670:	d5fb      	bpl.n	800366a <_printf_i+0xbe>
 8003672:	881b      	ldrh	r3, [r3, #0]
 8003674:	4854      	ldr	r0, [pc, #336]	; (80037c8 <_printf_i+0x21c>)
 8003676:	296f      	cmp	r1, #111	; 0x6f
 8003678:	bf14      	ite	ne
 800367a:	220a      	movne	r2, #10
 800367c:	2208      	moveq	r2, #8
 800367e:	2100      	movs	r1, #0
 8003680:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003684:	6865      	ldr	r5, [r4, #4]
 8003686:	60a5      	str	r5, [r4, #8]
 8003688:	2d00      	cmp	r5, #0
 800368a:	f2c0 8095 	blt.w	80037b8 <_printf_i+0x20c>
 800368e:	6821      	ldr	r1, [r4, #0]
 8003690:	f021 0104 	bic.w	r1, r1, #4
 8003694:	6021      	str	r1, [r4, #0]
 8003696:	2b00      	cmp	r3, #0
 8003698:	d13d      	bne.n	8003716 <_printf_i+0x16a>
 800369a:	2d00      	cmp	r5, #0
 800369c:	f040 808e 	bne.w	80037bc <_printf_i+0x210>
 80036a0:	4665      	mov	r5, ip
 80036a2:	2a08      	cmp	r2, #8
 80036a4:	d10b      	bne.n	80036be <_printf_i+0x112>
 80036a6:	6823      	ldr	r3, [r4, #0]
 80036a8:	07db      	lsls	r3, r3, #31
 80036aa:	d508      	bpl.n	80036be <_printf_i+0x112>
 80036ac:	6923      	ldr	r3, [r4, #16]
 80036ae:	6862      	ldr	r2, [r4, #4]
 80036b0:	429a      	cmp	r2, r3
 80036b2:	bfde      	ittt	le
 80036b4:	2330      	movle	r3, #48	; 0x30
 80036b6:	f805 3c01 	strble.w	r3, [r5, #-1]
 80036ba:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 80036be:	ebac 0305 	sub.w	r3, ip, r5
 80036c2:	6123      	str	r3, [r4, #16]
 80036c4:	f8cd 8000 	str.w	r8, [sp]
 80036c8:	463b      	mov	r3, r7
 80036ca:	aa03      	add	r2, sp, #12
 80036cc:	4621      	mov	r1, r4
 80036ce:	4630      	mov	r0, r6
 80036d0:	f7ff fef6 	bl	80034c0 <_printf_common>
 80036d4:	3001      	adds	r0, #1
 80036d6:	d14d      	bne.n	8003774 <_printf_i+0x1c8>
 80036d8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80036dc:	b005      	add	sp, #20
 80036de:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80036e2:	4839      	ldr	r0, [pc, #228]	; (80037c8 <_printf_i+0x21c>)
 80036e4:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 80036e8:	6813      	ldr	r3, [r2, #0]
 80036ea:	6821      	ldr	r1, [r4, #0]
 80036ec:	1d1d      	adds	r5, r3, #4
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	6015      	str	r5, [r2, #0]
 80036f2:	060a      	lsls	r2, r1, #24
 80036f4:	d50b      	bpl.n	800370e <_printf_i+0x162>
 80036f6:	07ca      	lsls	r2, r1, #31
 80036f8:	bf44      	itt	mi
 80036fa:	f041 0120 	orrmi.w	r1, r1, #32
 80036fe:	6021      	strmi	r1, [r4, #0]
 8003700:	b91b      	cbnz	r3, 800370a <_printf_i+0x15e>
 8003702:	6822      	ldr	r2, [r4, #0]
 8003704:	f022 0220 	bic.w	r2, r2, #32
 8003708:	6022      	str	r2, [r4, #0]
 800370a:	2210      	movs	r2, #16
 800370c:	e7b7      	b.n	800367e <_printf_i+0xd2>
 800370e:	064d      	lsls	r5, r1, #25
 8003710:	bf48      	it	mi
 8003712:	b29b      	uxthmi	r3, r3
 8003714:	e7ef      	b.n	80036f6 <_printf_i+0x14a>
 8003716:	4665      	mov	r5, ip
 8003718:	fbb3 f1f2 	udiv	r1, r3, r2
 800371c:	fb02 3311 	mls	r3, r2, r1, r3
 8003720:	5cc3      	ldrb	r3, [r0, r3]
 8003722:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8003726:	460b      	mov	r3, r1
 8003728:	2900      	cmp	r1, #0
 800372a:	d1f5      	bne.n	8003718 <_printf_i+0x16c>
 800372c:	e7b9      	b.n	80036a2 <_printf_i+0xf6>
 800372e:	6813      	ldr	r3, [r2, #0]
 8003730:	6825      	ldr	r5, [r4, #0]
 8003732:	6961      	ldr	r1, [r4, #20]
 8003734:	1d18      	adds	r0, r3, #4
 8003736:	6010      	str	r0, [r2, #0]
 8003738:	0628      	lsls	r0, r5, #24
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	d501      	bpl.n	8003742 <_printf_i+0x196>
 800373e:	6019      	str	r1, [r3, #0]
 8003740:	e002      	b.n	8003748 <_printf_i+0x19c>
 8003742:	066a      	lsls	r2, r5, #25
 8003744:	d5fb      	bpl.n	800373e <_printf_i+0x192>
 8003746:	8019      	strh	r1, [r3, #0]
 8003748:	2300      	movs	r3, #0
 800374a:	6123      	str	r3, [r4, #16]
 800374c:	4665      	mov	r5, ip
 800374e:	e7b9      	b.n	80036c4 <_printf_i+0x118>
 8003750:	6813      	ldr	r3, [r2, #0]
 8003752:	1d19      	adds	r1, r3, #4
 8003754:	6011      	str	r1, [r2, #0]
 8003756:	681d      	ldr	r5, [r3, #0]
 8003758:	6862      	ldr	r2, [r4, #4]
 800375a:	2100      	movs	r1, #0
 800375c:	4628      	mov	r0, r5
 800375e:	f7fc fd5f 	bl	8000220 <memchr>
 8003762:	b108      	cbz	r0, 8003768 <_printf_i+0x1bc>
 8003764:	1b40      	subs	r0, r0, r5
 8003766:	6060      	str	r0, [r4, #4]
 8003768:	6863      	ldr	r3, [r4, #4]
 800376a:	6123      	str	r3, [r4, #16]
 800376c:	2300      	movs	r3, #0
 800376e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003772:	e7a7      	b.n	80036c4 <_printf_i+0x118>
 8003774:	6923      	ldr	r3, [r4, #16]
 8003776:	462a      	mov	r2, r5
 8003778:	4639      	mov	r1, r7
 800377a:	4630      	mov	r0, r6
 800377c:	47c0      	blx	r8
 800377e:	3001      	adds	r0, #1
 8003780:	d0aa      	beq.n	80036d8 <_printf_i+0x12c>
 8003782:	6823      	ldr	r3, [r4, #0]
 8003784:	079b      	lsls	r3, r3, #30
 8003786:	d413      	bmi.n	80037b0 <_printf_i+0x204>
 8003788:	68e0      	ldr	r0, [r4, #12]
 800378a:	9b03      	ldr	r3, [sp, #12]
 800378c:	4298      	cmp	r0, r3
 800378e:	bfb8      	it	lt
 8003790:	4618      	movlt	r0, r3
 8003792:	e7a3      	b.n	80036dc <_printf_i+0x130>
 8003794:	2301      	movs	r3, #1
 8003796:	464a      	mov	r2, r9
 8003798:	4639      	mov	r1, r7
 800379a:	4630      	mov	r0, r6
 800379c:	47c0      	blx	r8
 800379e:	3001      	adds	r0, #1
 80037a0:	d09a      	beq.n	80036d8 <_printf_i+0x12c>
 80037a2:	3501      	adds	r5, #1
 80037a4:	68e3      	ldr	r3, [r4, #12]
 80037a6:	9a03      	ldr	r2, [sp, #12]
 80037a8:	1a9b      	subs	r3, r3, r2
 80037aa:	42ab      	cmp	r3, r5
 80037ac:	dcf2      	bgt.n	8003794 <_printf_i+0x1e8>
 80037ae:	e7eb      	b.n	8003788 <_printf_i+0x1dc>
 80037b0:	2500      	movs	r5, #0
 80037b2:	f104 0919 	add.w	r9, r4, #25
 80037b6:	e7f5      	b.n	80037a4 <_printf_i+0x1f8>
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d1ac      	bne.n	8003716 <_printf_i+0x16a>
 80037bc:	7803      	ldrb	r3, [r0, #0]
 80037be:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80037c2:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80037c6:	e76c      	b.n	80036a2 <_printf_i+0xf6>
 80037c8:	080055de 	.word	0x080055de
 80037cc:	080055ef 	.word	0x080055ef

080037d0 <iprintf>:
 80037d0:	b40f      	push	{r0, r1, r2, r3}
 80037d2:	4b0a      	ldr	r3, [pc, #40]	; (80037fc <iprintf+0x2c>)
 80037d4:	b513      	push	{r0, r1, r4, lr}
 80037d6:	681c      	ldr	r4, [r3, #0]
 80037d8:	b124      	cbz	r4, 80037e4 <iprintf+0x14>
 80037da:	69a3      	ldr	r3, [r4, #24]
 80037dc:	b913      	cbnz	r3, 80037e4 <iprintf+0x14>
 80037de:	4620      	mov	r0, r4
 80037e0:	f000 fe98 	bl	8004514 <__sinit>
 80037e4:	ab05      	add	r3, sp, #20
 80037e6:	9a04      	ldr	r2, [sp, #16]
 80037e8:	68a1      	ldr	r1, [r4, #8]
 80037ea:	9301      	str	r3, [sp, #4]
 80037ec:	4620      	mov	r0, r4
 80037ee:	f001 faf7 	bl	8004de0 <_vfiprintf_r>
 80037f2:	b002      	add	sp, #8
 80037f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80037f8:	b004      	add	sp, #16
 80037fa:	4770      	bx	lr
 80037fc:	20000004 	.word	0x20000004

08003800 <quorem>:
 8003800:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003804:	6903      	ldr	r3, [r0, #16]
 8003806:	690c      	ldr	r4, [r1, #16]
 8003808:	42a3      	cmp	r3, r4
 800380a:	4680      	mov	r8, r0
 800380c:	f2c0 8082 	blt.w	8003914 <quorem+0x114>
 8003810:	3c01      	subs	r4, #1
 8003812:	f101 0714 	add.w	r7, r1, #20
 8003816:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 800381a:	f100 0614 	add.w	r6, r0, #20
 800381e:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8003822:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8003826:	eb06 030c 	add.w	r3, r6, ip
 800382a:	3501      	adds	r5, #1
 800382c:	eb07 090c 	add.w	r9, r7, ip
 8003830:	9301      	str	r3, [sp, #4]
 8003832:	fbb0 f5f5 	udiv	r5, r0, r5
 8003836:	b395      	cbz	r5, 800389e <quorem+0x9e>
 8003838:	f04f 0a00 	mov.w	sl, #0
 800383c:	4638      	mov	r0, r7
 800383e:	46b6      	mov	lr, r6
 8003840:	46d3      	mov	fp, sl
 8003842:	f850 2b04 	ldr.w	r2, [r0], #4
 8003846:	b293      	uxth	r3, r2
 8003848:	fb05 a303 	mla	r3, r5, r3, sl
 800384c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8003850:	b29b      	uxth	r3, r3
 8003852:	ebab 0303 	sub.w	r3, fp, r3
 8003856:	0c12      	lsrs	r2, r2, #16
 8003858:	f8de b000 	ldr.w	fp, [lr]
 800385c:	fb05 a202 	mla	r2, r5, r2, sl
 8003860:	fa13 f38b 	uxtah	r3, r3, fp
 8003864:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8003868:	fa1f fb82 	uxth.w	fp, r2
 800386c:	f8de 2000 	ldr.w	r2, [lr]
 8003870:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8003874:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8003878:	b29b      	uxth	r3, r3
 800387a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800387e:	4581      	cmp	r9, r0
 8003880:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8003884:	f84e 3b04 	str.w	r3, [lr], #4
 8003888:	d2db      	bcs.n	8003842 <quorem+0x42>
 800388a:	f856 300c 	ldr.w	r3, [r6, ip]
 800388e:	b933      	cbnz	r3, 800389e <quorem+0x9e>
 8003890:	9b01      	ldr	r3, [sp, #4]
 8003892:	3b04      	subs	r3, #4
 8003894:	429e      	cmp	r6, r3
 8003896:	461a      	mov	r2, r3
 8003898:	d330      	bcc.n	80038fc <quorem+0xfc>
 800389a:	f8c8 4010 	str.w	r4, [r8, #16]
 800389e:	4640      	mov	r0, r8
 80038a0:	f001 f8f8 	bl	8004a94 <__mcmp>
 80038a4:	2800      	cmp	r0, #0
 80038a6:	db25      	blt.n	80038f4 <quorem+0xf4>
 80038a8:	3501      	adds	r5, #1
 80038aa:	4630      	mov	r0, r6
 80038ac:	f04f 0c00 	mov.w	ip, #0
 80038b0:	f857 2b04 	ldr.w	r2, [r7], #4
 80038b4:	f8d0 e000 	ldr.w	lr, [r0]
 80038b8:	b293      	uxth	r3, r2
 80038ba:	ebac 0303 	sub.w	r3, ip, r3
 80038be:	0c12      	lsrs	r2, r2, #16
 80038c0:	fa13 f38e 	uxtah	r3, r3, lr
 80038c4:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80038c8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80038cc:	b29b      	uxth	r3, r3
 80038ce:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80038d2:	45b9      	cmp	r9, r7
 80038d4:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80038d8:	f840 3b04 	str.w	r3, [r0], #4
 80038dc:	d2e8      	bcs.n	80038b0 <quorem+0xb0>
 80038de:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 80038e2:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 80038e6:	b92a      	cbnz	r2, 80038f4 <quorem+0xf4>
 80038e8:	3b04      	subs	r3, #4
 80038ea:	429e      	cmp	r6, r3
 80038ec:	461a      	mov	r2, r3
 80038ee:	d30b      	bcc.n	8003908 <quorem+0x108>
 80038f0:	f8c8 4010 	str.w	r4, [r8, #16]
 80038f4:	4628      	mov	r0, r5
 80038f6:	b003      	add	sp, #12
 80038f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80038fc:	6812      	ldr	r2, [r2, #0]
 80038fe:	3b04      	subs	r3, #4
 8003900:	2a00      	cmp	r2, #0
 8003902:	d1ca      	bne.n	800389a <quorem+0x9a>
 8003904:	3c01      	subs	r4, #1
 8003906:	e7c5      	b.n	8003894 <quorem+0x94>
 8003908:	6812      	ldr	r2, [r2, #0]
 800390a:	3b04      	subs	r3, #4
 800390c:	2a00      	cmp	r2, #0
 800390e:	d1ef      	bne.n	80038f0 <quorem+0xf0>
 8003910:	3c01      	subs	r4, #1
 8003912:	e7ea      	b.n	80038ea <quorem+0xea>
 8003914:	2000      	movs	r0, #0
 8003916:	e7ee      	b.n	80038f6 <quorem+0xf6>

08003918 <_dtoa_r>:
 8003918:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800391c:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800391e:	b097      	sub	sp, #92	; 0x5c
 8003920:	4616      	mov	r6, r2
 8003922:	461f      	mov	r7, r3
 8003924:	4604      	mov	r4, r0
 8003926:	f8dd 808c 	ldr.w	r8, [sp, #140]	; 0x8c
 800392a:	e9cd 6702 	strd	r6, r7, [sp, #8]
 800392e:	b93d      	cbnz	r5, 8003940 <_dtoa_r+0x28>
 8003930:	2010      	movs	r0, #16
 8003932:	f000 fe87 	bl	8004644 <malloc>
 8003936:	6260      	str	r0, [r4, #36]	; 0x24
 8003938:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800393c:	6005      	str	r5, [r0, #0]
 800393e:	60c5      	str	r5, [r0, #12]
 8003940:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003942:	6819      	ldr	r1, [r3, #0]
 8003944:	b151      	cbz	r1, 800395c <_dtoa_r+0x44>
 8003946:	685a      	ldr	r2, [r3, #4]
 8003948:	604a      	str	r2, [r1, #4]
 800394a:	2301      	movs	r3, #1
 800394c:	4093      	lsls	r3, r2
 800394e:	608b      	str	r3, [r1, #8]
 8003950:	4620      	mov	r0, r4
 8003952:	f000 febe 	bl	80046d2 <_Bfree>
 8003956:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003958:	2200      	movs	r2, #0
 800395a:	601a      	str	r2, [r3, #0]
 800395c:	1e3b      	subs	r3, r7, #0
 800395e:	bfbb      	ittet	lt
 8003960:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8003964:	9303      	strlt	r3, [sp, #12]
 8003966:	2300      	movge	r3, #0
 8003968:	2201      	movlt	r2, #1
 800396a:	bfac      	ite	ge
 800396c:	f8c8 3000 	strge.w	r3, [r8]
 8003970:	f8c8 2000 	strlt.w	r2, [r8]
 8003974:	4bb2      	ldr	r3, [pc, #712]	; (8003c40 <_dtoa_r+0x328>)
 8003976:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800397a:	ea33 0308 	bics.w	r3, r3, r8
 800397e:	d11b      	bne.n	80039b8 <_dtoa_r+0xa0>
 8003980:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8003982:	f242 730f 	movw	r3, #9999	; 0x270f
 8003986:	6013      	str	r3, [r2, #0]
 8003988:	9b02      	ldr	r3, [sp, #8]
 800398a:	b923      	cbnz	r3, 8003996 <_dtoa_r+0x7e>
 800398c:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8003990:	2800      	cmp	r0, #0
 8003992:	f000 854f 	beq.w	8004434 <_dtoa_r+0xb1c>
 8003996:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8003998:	b953      	cbnz	r3, 80039b0 <_dtoa_r+0x98>
 800399a:	4baa      	ldr	r3, [pc, #680]	; (8003c44 <_dtoa_r+0x32c>)
 800399c:	e021      	b.n	80039e2 <_dtoa_r+0xca>
 800399e:	4baa      	ldr	r3, [pc, #680]	; (8003c48 <_dtoa_r+0x330>)
 80039a0:	9305      	str	r3, [sp, #20]
 80039a2:	3308      	adds	r3, #8
 80039a4:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80039a6:	6013      	str	r3, [r2, #0]
 80039a8:	9805      	ldr	r0, [sp, #20]
 80039aa:	b017      	add	sp, #92	; 0x5c
 80039ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80039b0:	4ba4      	ldr	r3, [pc, #656]	; (8003c44 <_dtoa_r+0x32c>)
 80039b2:	9305      	str	r3, [sp, #20]
 80039b4:	3303      	adds	r3, #3
 80039b6:	e7f5      	b.n	80039a4 <_dtoa_r+0x8c>
 80039b8:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80039bc:	2200      	movs	r2, #0
 80039be:	2300      	movs	r3, #0
 80039c0:	4630      	mov	r0, r6
 80039c2:	4639      	mov	r1, r7
 80039c4:	f7fd f8a0 	bl	8000b08 <__aeabi_dcmpeq>
 80039c8:	4682      	mov	sl, r0
 80039ca:	b160      	cbz	r0, 80039e6 <_dtoa_r+0xce>
 80039cc:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80039ce:	2301      	movs	r3, #1
 80039d0:	6013      	str	r3, [r2, #0]
 80039d2:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	f000 852a 	beq.w	800442e <_dtoa_r+0xb16>
 80039da:	4b9c      	ldr	r3, [pc, #624]	; (8003c4c <_dtoa_r+0x334>)
 80039dc:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80039de:	6013      	str	r3, [r2, #0]
 80039e0:	3b01      	subs	r3, #1
 80039e2:	9305      	str	r3, [sp, #20]
 80039e4:	e7e0      	b.n	80039a8 <_dtoa_r+0x90>
 80039e6:	ab14      	add	r3, sp, #80	; 0x50
 80039e8:	9301      	str	r3, [sp, #4]
 80039ea:	ab15      	add	r3, sp, #84	; 0x54
 80039ec:	9300      	str	r3, [sp, #0]
 80039ee:	4632      	mov	r2, r6
 80039f0:	463b      	mov	r3, r7
 80039f2:	4620      	mov	r0, r4
 80039f4:	f001 f8c5 	bl	8004b82 <__d2b>
 80039f8:	f3c8 550a 	ubfx	r5, r8, #20, #11
 80039fc:	4683      	mov	fp, r0
 80039fe:	2d00      	cmp	r5, #0
 8003a00:	d07c      	beq.n	8003afc <_dtoa_r+0x1e4>
 8003a02:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8003a06:	f043 597f 	orr.w	r9, r3, #1069547520	; 0x3fc00000
 8003a0a:	46b0      	mov	r8, r6
 8003a0c:	f449 1940 	orr.w	r9, r9, #3145728	; 0x300000
 8003a10:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8003a14:	f8cd a04c 	str.w	sl, [sp, #76]	; 0x4c
 8003a18:	2200      	movs	r2, #0
 8003a1a:	4b8d      	ldr	r3, [pc, #564]	; (8003c50 <_dtoa_r+0x338>)
 8003a1c:	4640      	mov	r0, r8
 8003a1e:	4649      	mov	r1, r9
 8003a20:	f7fc fc52 	bl	80002c8 <__aeabi_dsub>
 8003a24:	a380      	add	r3, pc, #512	; (adr r3, 8003c28 <_dtoa_r+0x310>)
 8003a26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a2a:	f7fc fe05 	bl	8000638 <__aeabi_dmul>
 8003a2e:	a380      	add	r3, pc, #512	; (adr r3, 8003c30 <_dtoa_r+0x318>)
 8003a30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a34:	f7fc fc4a 	bl	80002cc <__adddf3>
 8003a38:	4606      	mov	r6, r0
 8003a3a:	4628      	mov	r0, r5
 8003a3c:	460f      	mov	r7, r1
 8003a3e:	f7fc fd91 	bl	8000564 <__aeabi_i2d>
 8003a42:	a37d      	add	r3, pc, #500	; (adr r3, 8003c38 <_dtoa_r+0x320>)
 8003a44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a48:	f7fc fdf6 	bl	8000638 <__aeabi_dmul>
 8003a4c:	4602      	mov	r2, r0
 8003a4e:	460b      	mov	r3, r1
 8003a50:	4630      	mov	r0, r6
 8003a52:	4639      	mov	r1, r7
 8003a54:	f7fc fc3a 	bl	80002cc <__adddf3>
 8003a58:	4606      	mov	r6, r0
 8003a5a:	460f      	mov	r7, r1
 8003a5c:	f7fd f89c 	bl	8000b98 <__aeabi_d2iz>
 8003a60:	2200      	movs	r2, #0
 8003a62:	4682      	mov	sl, r0
 8003a64:	2300      	movs	r3, #0
 8003a66:	4630      	mov	r0, r6
 8003a68:	4639      	mov	r1, r7
 8003a6a:	f7fd f857 	bl	8000b1c <__aeabi_dcmplt>
 8003a6e:	b148      	cbz	r0, 8003a84 <_dtoa_r+0x16c>
 8003a70:	4650      	mov	r0, sl
 8003a72:	f7fc fd77 	bl	8000564 <__aeabi_i2d>
 8003a76:	4632      	mov	r2, r6
 8003a78:	463b      	mov	r3, r7
 8003a7a:	f7fd f845 	bl	8000b08 <__aeabi_dcmpeq>
 8003a7e:	b908      	cbnz	r0, 8003a84 <_dtoa_r+0x16c>
 8003a80:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8003a84:	f1ba 0f16 	cmp.w	sl, #22
 8003a88:	d859      	bhi.n	8003b3e <_dtoa_r+0x226>
 8003a8a:	4972      	ldr	r1, [pc, #456]	; (8003c54 <_dtoa_r+0x33c>)
 8003a8c:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8003a90:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8003a94:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003a98:	f7fd f85e 	bl	8000b58 <__aeabi_dcmpgt>
 8003a9c:	2800      	cmp	r0, #0
 8003a9e:	d050      	beq.n	8003b42 <_dtoa_r+0x22a>
 8003aa0:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8003aa4:	2300      	movs	r3, #0
 8003aa6:	9312      	str	r3, [sp, #72]	; 0x48
 8003aa8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8003aaa:	1b5d      	subs	r5, r3, r5
 8003aac:	f1b5 0801 	subs.w	r8, r5, #1
 8003ab0:	bf49      	itett	mi
 8003ab2:	f1c5 0301 	rsbmi	r3, r5, #1
 8003ab6:	2300      	movpl	r3, #0
 8003ab8:	9308      	strmi	r3, [sp, #32]
 8003aba:	f04f 0800 	movmi.w	r8, #0
 8003abe:	bf58      	it	pl
 8003ac0:	9308      	strpl	r3, [sp, #32]
 8003ac2:	f1ba 0f00 	cmp.w	sl, #0
 8003ac6:	db3e      	blt.n	8003b46 <_dtoa_r+0x22e>
 8003ac8:	2300      	movs	r3, #0
 8003aca:	44d0      	add	r8, sl
 8003acc:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8003ad0:	9309      	str	r3, [sp, #36]	; 0x24
 8003ad2:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003ad4:	2b09      	cmp	r3, #9
 8003ad6:	f200 8090 	bhi.w	8003bfa <_dtoa_r+0x2e2>
 8003ada:	2b05      	cmp	r3, #5
 8003adc:	bfc4      	itt	gt
 8003ade:	3b04      	subgt	r3, #4
 8003ae0:	9320      	strgt	r3, [sp, #128]	; 0x80
 8003ae2:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003ae4:	f1a3 0302 	sub.w	r3, r3, #2
 8003ae8:	bfcc      	ite	gt
 8003aea:	2500      	movgt	r5, #0
 8003aec:	2501      	movle	r5, #1
 8003aee:	2b03      	cmp	r3, #3
 8003af0:	f200 808f 	bhi.w	8003c12 <_dtoa_r+0x2fa>
 8003af4:	e8df f003 	tbb	[pc, r3]
 8003af8:	71317f7d 	.word	0x71317f7d
 8003afc:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 8003b00:	441d      	add	r5, r3
 8003b02:	f205 4032 	addw	r0, r5, #1074	; 0x432
 8003b06:	2820      	cmp	r0, #32
 8003b08:	dd13      	ble.n	8003b32 <_dtoa_r+0x21a>
 8003b0a:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8003b0e:	9b02      	ldr	r3, [sp, #8]
 8003b10:	fa08 f800 	lsl.w	r8, r8, r0
 8003b14:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8003b18:	fa23 f000 	lsr.w	r0, r3, r0
 8003b1c:	ea48 0000 	orr.w	r0, r8, r0
 8003b20:	f7fc fd10 	bl	8000544 <__aeabi_ui2d>
 8003b24:	2301      	movs	r3, #1
 8003b26:	4680      	mov	r8, r0
 8003b28:	f1a1 79f8 	sub.w	r9, r1, #32505856	; 0x1f00000
 8003b2c:	3d01      	subs	r5, #1
 8003b2e:	9313      	str	r3, [sp, #76]	; 0x4c
 8003b30:	e772      	b.n	8003a18 <_dtoa_r+0x100>
 8003b32:	9b02      	ldr	r3, [sp, #8]
 8003b34:	f1c0 0020 	rsb	r0, r0, #32
 8003b38:	fa03 f000 	lsl.w	r0, r3, r0
 8003b3c:	e7f0      	b.n	8003b20 <_dtoa_r+0x208>
 8003b3e:	2301      	movs	r3, #1
 8003b40:	e7b1      	b.n	8003aa6 <_dtoa_r+0x18e>
 8003b42:	9012      	str	r0, [sp, #72]	; 0x48
 8003b44:	e7b0      	b.n	8003aa8 <_dtoa_r+0x190>
 8003b46:	9b08      	ldr	r3, [sp, #32]
 8003b48:	eba3 030a 	sub.w	r3, r3, sl
 8003b4c:	9308      	str	r3, [sp, #32]
 8003b4e:	f1ca 0300 	rsb	r3, sl, #0
 8003b52:	9309      	str	r3, [sp, #36]	; 0x24
 8003b54:	2300      	movs	r3, #0
 8003b56:	930d      	str	r3, [sp, #52]	; 0x34
 8003b58:	e7bb      	b.n	8003ad2 <_dtoa_r+0x1ba>
 8003b5a:	2301      	movs	r3, #1
 8003b5c:	930c      	str	r3, [sp, #48]	; 0x30
 8003b5e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	dd59      	ble.n	8003c18 <_dtoa_r+0x300>
 8003b64:	9306      	str	r3, [sp, #24]
 8003b66:	4699      	mov	r9, r3
 8003b68:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8003b6a:	2200      	movs	r2, #0
 8003b6c:	6072      	str	r2, [r6, #4]
 8003b6e:	2204      	movs	r2, #4
 8003b70:	f102 0014 	add.w	r0, r2, #20
 8003b74:	4298      	cmp	r0, r3
 8003b76:	6871      	ldr	r1, [r6, #4]
 8003b78:	d970      	bls.n	8003c5c <_dtoa_r+0x344>
 8003b7a:	4620      	mov	r0, r4
 8003b7c:	f000 fd75 	bl	800466a <_Balloc>
 8003b80:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003b82:	6030      	str	r0, [r6, #0]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	9305      	str	r3, [sp, #20]
 8003b88:	f1b9 0f0e 	cmp.w	r9, #14
 8003b8c:	f200 80eb 	bhi.w	8003d66 <_dtoa_r+0x44e>
 8003b90:	2d00      	cmp	r5, #0
 8003b92:	f000 80e8 	beq.w	8003d66 <_dtoa_r+0x44e>
 8003b96:	ed9d 7b02 	vldr	d7, [sp, #8]
 8003b9a:	f1ba 0f00 	cmp.w	sl, #0
 8003b9e:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8003ba2:	dd79      	ble.n	8003c98 <_dtoa_r+0x380>
 8003ba4:	4a2b      	ldr	r2, [pc, #172]	; (8003c54 <_dtoa_r+0x33c>)
 8003ba6:	f00a 030f 	and.w	r3, sl, #15
 8003baa:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8003bae:	ed93 7b00 	vldr	d7, [r3]
 8003bb2:	ea4f 162a 	mov.w	r6, sl, asr #4
 8003bb6:	06f0      	lsls	r0, r6, #27
 8003bb8:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8003bbc:	d56a      	bpl.n	8003c94 <_dtoa_r+0x37c>
 8003bbe:	4b26      	ldr	r3, [pc, #152]	; (8003c58 <_dtoa_r+0x340>)
 8003bc0:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8003bc4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8003bc8:	f7fc fe60 	bl	800088c <__aeabi_ddiv>
 8003bcc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003bd0:	f006 060f 	and.w	r6, r6, #15
 8003bd4:	2503      	movs	r5, #3
 8003bd6:	4f20      	ldr	r7, [pc, #128]	; (8003c58 <_dtoa_r+0x340>)
 8003bd8:	e051      	b.n	8003c7e <_dtoa_r+0x366>
 8003bda:	2301      	movs	r3, #1
 8003bdc:	930c      	str	r3, [sp, #48]	; 0x30
 8003bde:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003be0:	4453      	add	r3, sl
 8003be2:	f103 0901 	add.w	r9, r3, #1
 8003be6:	9306      	str	r3, [sp, #24]
 8003be8:	464b      	mov	r3, r9
 8003bea:	2b01      	cmp	r3, #1
 8003bec:	bfb8      	it	lt
 8003bee:	2301      	movlt	r3, #1
 8003bf0:	e7ba      	b.n	8003b68 <_dtoa_r+0x250>
 8003bf2:	2300      	movs	r3, #0
 8003bf4:	e7b2      	b.n	8003b5c <_dtoa_r+0x244>
 8003bf6:	2300      	movs	r3, #0
 8003bf8:	e7f0      	b.n	8003bdc <_dtoa_r+0x2c4>
 8003bfa:	2501      	movs	r5, #1
 8003bfc:	2300      	movs	r3, #0
 8003bfe:	9320      	str	r3, [sp, #128]	; 0x80
 8003c00:	950c      	str	r5, [sp, #48]	; 0x30
 8003c02:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003c06:	9306      	str	r3, [sp, #24]
 8003c08:	4699      	mov	r9, r3
 8003c0a:	2200      	movs	r2, #0
 8003c0c:	2312      	movs	r3, #18
 8003c0e:	9221      	str	r2, [sp, #132]	; 0x84
 8003c10:	e7aa      	b.n	8003b68 <_dtoa_r+0x250>
 8003c12:	2301      	movs	r3, #1
 8003c14:	930c      	str	r3, [sp, #48]	; 0x30
 8003c16:	e7f4      	b.n	8003c02 <_dtoa_r+0x2ea>
 8003c18:	2301      	movs	r3, #1
 8003c1a:	9306      	str	r3, [sp, #24]
 8003c1c:	4699      	mov	r9, r3
 8003c1e:	461a      	mov	r2, r3
 8003c20:	e7f5      	b.n	8003c0e <_dtoa_r+0x2f6>
 8003c22:	bf00      	nop
 8003c24:	f3af 8000 	nop.w
 8003c28:	636f4361 	.word	0x636f4361
 8003c2c:	3fd287a7 	.word	0x3fd287a7
 8003c30:	8b60c8b3 	.word	0x8b60c8b3
 8003c34:	3fc68a28 	.word	0x3fc68a28
 8003c38:	509f79fb 	.word	0x509f79fb
 8003c3c:	3fd34413 	.word	0x3fd34413
 8003c40:	7ff00000 	.word	0x7ff00000
 8003c44:	08005609 	.word	0x08005609
 8003c48:	08005600 	.word	0x08005600
 8003c4c:	080055dd 	.word	0x080055dd
 8003c50:	3ff80000 	.word	0x3ff80000
 8003c54:	08005698 	.word	0x08005698
 8003c58:	08005670 	.word	0x08005670
 8003c5c:	3101      	adds	r1, #1
 8003c5e:	6071      	str	r1, [r6, #4]
 8003c60:	0052      	lsls	r2, r2, #1
 8003c62:	e785      	b.n	8003b70 <_dtoa_r+0x258>
 8003c64:	07f1      	lsls	r1, r6, #31
 8003c66:	d508      	bpl.n	8003c7a <_dtoa_r+0x362>
 8003c68:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8003c6c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003c70:	f7fc fce2 	bl	8000638 <__aeabi_dmul>
 8003c74:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8003c78:	3501      	adds	r5, #1
 8003c7a:	1076      	asrs	r6, r6, #1
 8003c7c:	3708      	adds	r7, #8
 8003c7e:	2e00      	cmp	r6, #0
 8003c80:	d1f0      	bne.n	8003c64 <_dtoa_r+0x34c>
 8003c82:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8003c86:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003c8a:	f7fc fdff 	bl	800088c <__aeabi_ddiv>
 8003c8e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003c92:	e01a      	b.n	8003cca <_dtoa_r+0x3b2>
 8003c94:	2502      	movs	r5, #2
 8003c96:	e79e      	b.n	8003bd6 <_dtoa_r+0x2be>
 8003c98:	f000 80a0 	beq.w	8003ddc <_dtoa_r+0x4c4>
 8003c9c:	f1ca 0600 	rsb	r6, sl, #0
 8003ca0:	4b9f      	ldr	r3, [pc, #636]	; (8003f20 <_dtoa_r+0x608>)
 8003ca2:	4fa0      	ldr	r7, [pc, #640]	; (8003f24 <_dtoa_r+0x60c>)
 8003ca4:	f006 020f 	and.w	r2, r6, #15
 8003ca8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8003cac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cb0:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8003cb4:	f7fc fcc0 	bl	8000638 <__aeabi_dmul>
 8003cb8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003cbc:	1136      	asrs	r6, r6, #4
 8003cbe:	2300      	movs	r3, #0
 8003cc0:	2502      	movs	r5, #2
 8003cc2:	2e00      	cmp	r6, #0
 8003cc4:	d17f      	bne.n	8003dc6 <_dtoa_r+0x4ae>
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d1e1      	bne.n	8003c8e <_dtoa_r+0x376>
 8003cca:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	f000 8087 	beq.w	8003de0 <_dtoa_r+0x4c8>
 8003cd2:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8003cd6:	2200      	movs	r2, #0
 8003cd8:	4b93      	ldr	r3, [pc, #588]	; (8003f28 <_dtoa_r+0x610>)
 8003cda:	4630      	mov	r0, r6
 8003cdc:	4639      	mov	r1, r7
 8003cde:	f7fc ff1d 	bl	8000b1c <__aeabi_dcmplt>
 8003ce2:	2800      	cmp	r0, #0
 8003ce4:	d07c      	beq.n	8003de0 <_dtoa_r+0x4c8>
 8003ce6:	f1b9 0f00 	cmp.w	r9, #0
 8003cea:	d079      	beq.n	8003de0 <_dtoa_r+0x4c8>
 8003cec:	9b06      	ldr	r3, [sp, #24]
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	dd35      	ble.n	8003d5e <_dtoa_r+0x446>
 8003cf2:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 8003cf6:	930a      	str	r3, [sp, #40]	; 0x28
 8003cf8:	4639      	mov	r1, r7
 8003cfa:	2200      	movs	r2, #0
 8003cfc:	4b8b      	ldr	r3, [pc, #556]	; (8003f2c <_dtoa_r+0x614>)
 8003cfe:	4630      	mov	r0, r6
 8003d00:	f7fc fc9a 	bl	8000638 <__aeabi_dmul>
 8003d04:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003d08:	9f06      	ldr	r7, [sp, #24]
 8003d0a:	3501      	adds	r5, #1
 8003d0c:	4628      	mov	r0, r5
 8003d0e:	f7fc fc29 	bl	8000564 <__aeabi_i2d>
 8003d12:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8003d16:	f7fc fc8f 	bl	8000638 <__aeabi_dmul>
 8003d1a:	2200      	movs	r2, #0
 8003d1c:	4b84      	ldr	r3, [pc, #528]	; (8003f30 <_dtoa_r+0x618>)
 8003d1e:	f7fc fad5 	bl	80002cc <__adddf3>
 8003d22:	4605      	mov	r5, r0
 8003d24:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8003d28:	2f00      	cmp	r7, #0
 8003d2a:	d15d      	bne.n	8003de8 <_dtoa_r+0x4d0>
 8003d2c:	2200      	movs	r2, #0
 8003d2e:	4b81      	ldr	r3, [pc, #516]	; (8003f34 <_dtoa_r+0x61c>)
 8003d30:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003d34:	f7fc fac8 	bl	80002c8 <__aeabi_dsub>
 8003d38:	462a      	mov	r2, r5
 8003d3a:	4633      	mov	r3, r6
 8003d3c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003d40:	f7fc ff0a 	bl	8000b58 <__aeabi_dcmpgt>
 8003d44:	2800      	cmp	r0, #0
 8003d46:	f040 8288 	bne.w	800425a <_dtoa_r+0x942>
 8003d4a:	462a      	mov	r2, r5
 8003d4c:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8003d50:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003d54:	f7fc fee2 	bl	8000b1c <__aeabi_dcmplt>
 8003d58:	2800      	cmp	r0, #0
 8003d5a:	f040 827c 	bne.w	8004256 <_dtoa_r+0x93e>
 8003d5e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8003d62:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003d66:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	f2c0 8150 	blt.w	800400e <_dtoa_r+0x6f6>
 8003d6e:	f1ba 0f0e 	cmp.w	sl, #14
 8003d72:	f300 814c 	bgt.w	800400e <_dtoa_r+0x6f6>
 8003d76:	4b6a      	ldr	r3, [pc, #424]	; (8003f20 <_dtoa_r+0x608>)
 8003d78:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8003d7c:	ed93 7b00 	vldr	d7, [r3]
 8003d80:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	ed8d 7b06 	vstr	d7, [sp, #24]
 8003d88:	f280 80d8 	bge.w	8003f3c <_dtoa_r+0x624>
 8003d8c:	f1b9 0f00 	cmp.w	r9, #0
 8003d90:	f300 80d4 	bgt.w	8003f3c <_dtoa_r+0x624>
 8003d94:	f040 825e 	bne.w	8004254 <_dtoa_r+0x93c>
 8003d98:	2200      	movs	r2, #0
 8003d9a:	4b66      	ldr	r3, [pc, #408]	; (8003f34 <_dtoa_r+0x61c>)
 8003d9c:	ec51 0b17 	vmov	r0, r1, d7
 8003da0:	f7fc fc4a 	bl	8000638 <__aeabi_dmul>
 8003da4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8003da8:	f7fc fecc 	bl	8000b44 <__aeabi_dcmpge>
 8003dac:	464f      	mov	r7, r9
 8003dae:	464e      	mov	r6, r9
 8003db0:	2800      	cmp	r0, #0
 8003db2:	f040 8234 	bne.w	800421e <_dtoa_r+0x906>
 8003db6:	9b05      	ldr	r3, [sp, #20]
 8003db8:	9a05      	ldr	r2, [sp, #20]
 8003dba:	1c5d      	adds	r5, r3, #1
 8003dbc:	2331      	movs	r3, #49	; 0x31
 8003dbe:	7013      	strb	r3, [r2, #0]
 8003dc0:	f10a 0a01 	add.w	sl, sl, #1
 8003dc4:	e22f      	b.n	8004226 <_dtoa_r+0x90e>
 8003dc6:	07f2      	lsls	r2, r6, #31
 8003dc8:	d505      	bpl.n	8003dd6 <_dtoa_r+0x4be>
 8003dca:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003dce:	f7fc fc33 	bl	8000638 <__aeabi_dmul>
 8003dd2:	3501      	adds	r5, #1
 8003dd4:	2301      	movs	r3, #1
 8003dd6:	1076      	asrs	r6, r6, #1
 8003dd8:	3708      	adds	r7, #8
 8003dda:	e772      	b.n	8003cc2 <_dtoa_r+0x3aa>
 8003ddc:	2502      	movs	r5, #2
 8003dde:	e774      	b.n	8003cca <_dtoa_r+0x3b2>
 8003de0:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
 8003de4:	464f      	mov	r7, r9
 8003de6:	e791      	b.n	8003d0c <_dtoa_r+0x3f4>
 8003de8:	4b4d      	ldr	r3, [pc, #308]	; (8003f20 <_dtoa_r+0x608>)
 8003dea:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8003dee:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8003df2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d047      	beq.n	8003e88 <_dtoa_r+0x570>
 8003df8:	4602      	mov	r2, r0
 8003dfa:	460b      	mov	r3, r1
 8003dfc:	2000      	movs	r0, #0
 8003dfe:	494e      	ldr	r1, [pc, #312]	; (8003f38 <_dtoa_r+0x620>)
 8003e00:	f7fc fd44 	bl	800088c <__aeabi_ddiv>
 8003e04:	462a      	mov	r2, r5
 8003e06:	4633      	mov	r3, r6
 8003e08:	f7fc fa5e 	bl	80002c8 <__aeabi_dsub>
 8003e0c:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8003e10:	9d05      	ldr	r5, [sp, #20]
 8003e12:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003e16:	f7fc febf 	bl	8000b98 <__aeabi_d2iz>
 8003e1a:	4606      	mov	r6, r0
 8003e1c:	f7fc fba2 	bl	8000564 <__aeabi_i2d>
 8003e20:	4602      	mov	r2, r0
 8003e22:	460b      	mov	r3, r1
 8003e24:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003e28:	f7fc fa4e 	bl	80002c8 <__aeabi_dsub>
 8003e2c:	3630      	adds	r6, #48	; 0x30
 8003e2e:	f805 6b01 	strb.w	r6, [r5], #1
 8003e32:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8003e36:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003e3a:	f7fc fe6f 	bl	8000b1c <__aeabi_dcmplt>
 8003e3e:	2800      	cmp	r0, #0
 8003e40:	d163      	bne.n	8003f0a <_dtoa_r+0x5f2>
 8003e42:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8003e46:	2000      	movs	r0, #0
 8003e48:	4937      	ldr	r1, [pc, #220]	; (8003f28 <_dtoa_r+0x610>)
 8003e4a:	f7fc fa3d 	bl	80002c8 <__aeabi_dsub>
 8003e4e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8003e52:	f7fc fe63 	bl	8000b1c <__aeabi_dcmplt>
 8003e56:	2800      	cmp	r0, #0
 8003e58:	f040 80b7 	bne.w	8003fca <_dtoa_r+0x6b2>
 8003e5c:	9b05      	ldr	r3, [sp, #20]
 8003e5e:	1aeb      	subs	r3, r5, r3
 8003e60:	429f      	cmp	r7, r3
 8003e62:	f77f af7c 	ble.w	8003d5e <_dtoa_r+0x446>
 8003e66:	2200      	movs	r2, #0
 8003e68:	4b30      	ldr	r3, [pc, #192]	; (8003f2c <_dtoa_r+0x614>)
 8003e6a:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8003e6e:	f7fc fbe3 	bl	8000638 <__aeabi_dmul>
 8003e72:	2200      	movs	r2, #0
 8003e74:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8003e78:	4b2c      	ldr	r3, [pc, #176]	; (8003f2c <_dtoa_r+0x614>)
 8003e7a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003e7e:	f7fc fbdb 	bl	8000638 <__aeabi_dmul>
 8003e82:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003e86:	e7c4      	b.n	8003e12 <_dtoa_r+0x4fa>
 8003e88:	4633      	mov	r3, r6
 8003e8a:	462a      	mov	r2, r5
 8003e8c:	f7fc fbd4 	bl	8000638 <__aeabi_dmul>
 8003e90:	9b05      	ldr	r3, [sp, #20]
 8003e92:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8003e96:	19dd      	adds	r5, r3, r7
 8003e98:	461e      	mov	r6, r3
 8003e9a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003e9e:	f7fc fe7b 	bl	8000b98 <__aeabi_d2iz>
 8003ea2:	4607      	mov	r7, r0
 8003ea4:	f7fc fb5e 	bl	8000564 <__aeabi_i2d>
 8003ea8:	3730      	adds	r7, #48	; 0x30
 8003eaa:	4602      	mov	r2, r0
 8003eac:	460b      	mov	r3, r1
 8003eae:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003eb2:	f7fc fa09 	bl	80002c8 <__aeabi_dsub>
 8003eb6:	f806 7b01 	strb.w	r7, [r6], #1
 8003eba:	42ae      	cmp	r6, r5
 8003ebc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003ec0:	f04f 0200 	mov.w	r2, #0
 8003ec4:	d126      	bne.n	8003f14 <_dtoa_r+0x5fc>
 8003ec6:	4b1c      	ldr	r3, [pc, #112]	; (8003f38 <_dtoa_r+0x620>)
 8003ec8:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8003ecc:	f7fc f9fe 	bl	80002cc <__adddf3>
 8003ed0:	4602      	mov	r2, r0
 8003ed2:	460b      	mov	r3, r1
 8003ed4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003ed8:	f7fc fe3e 	bl	8000b58 <__aeabi_dcmpgt>
 8003edc:	2800      	cmp	r0, #0
 8003ede:	d174      	bne.n	8003fca <_dtoa_r+0x6b2>
 8003ee0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8003ee4:	2000      	movs	r0, #0
 8003ee6:	4914      	ldr	r1, [pc, #80]	; (8003f38 <_dtoa_r+0x620>)
 8003ee8:	f7fc f9ee 	bl	80002c8 <__aeabi_dsub>
 8003eec:	4602      	mov	r2, r0
 8003eee:	460b      	mov	r3, r1
 8003ef0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003ef4:	f7fc fe12 	bl	8000b1c <__aeabi_dcmplt>
 8003ef8:	2800      	cmp	r0, #0
 8003efa:	f43f af30 	beq.w	8003d5e <_dtoa_r+0x446>
 8003efe:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8003f02:	2b30      	cmp	r3, #48	; 0x30
 8003f04:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 8003f08:	d002      	beq.n	8003f10 <_dtoa_r+0x5f8>
 8003f0a:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8003f0e:	e04a      	b.n	8003fa6 <_dtoa_r+0x68e>
 8003f10:	4615      	mov	r5, r2
 8003f12:	e7f4      	b.n	8003efe <_dtoa_r+0x5e6>
 8003f14:	4b05      	ldr	r3, [pc, #20]	; (8003f2c <_dtoa_r+0x614>)
 8003f16:	f7fc fb8f 	bl	8000638 <__aeabi_dmul>
 8003f1a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003f1e:	e7bc      	b.n	8003e9a <_dtoa_r+0x582>
 8003f20:	08005698 	.word	0x08005698
 8003f24:	08005670 	.word	0x08005670
 8003f28:	3ff00000 	.word	0x3ff00000
 8003f2c:	40240000 	.word	0x40240000
 8003f30:	401c0000 	.word	0x401c0000
 8003f34:	40140000 	.word	0x40140000
 8003f38:	3fe00000 	.word	0x3fe00000
 8003f3c:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8003f40:	9d05      	ldr	r5, [sp, #20]
 8003f42:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8003f46:	4630      	mov	r0, r6
 8003f48:	4639      	mov	r1, r7
 8003f4a:	f7fc fc9f 	bl	800088c <__aeabi_ddiv>
 8003f4e:	f7fc fe23 	bl	8000b98 <__aeabi_d2iz>
 8003f52:	4680      	mov	r8, r0
 8003f54:	f7fc fb06 	bl	8000564 <__aeabi_i2d>
 8003f58:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8003f5c:	f7fc fb6c 	bl	8000638 <__aeabi_dmul>
 8003f60:	4602      	mov	r2, r0
 8003f62:	460b      	mov	r3, r1
 8003f64:	4630      	mov	r0, r6
 8003f66:	4639      	mov	r1, r7
 8003f68:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8003f6c:	f7fc f9ac 	bl	80002c8 <__aeabi_dsub>
 8003f70:	f805 6b01 	strb.w	r6, [r5], #1
 8003f74:	9e05      	ldr	r6, [sp, #20]
 8003f76:	1bae      	subs	r6, r5, r6
 8003f78:	45b1      	cmp	r9, r6
 8003f7a:	4602      	mov	r2, r0
 8003f7c:	460b      	mov	r3, r1
 8003f7e:	d139      	bne.n	8003ff4 <_dtoa_r+0x6dc>
 8003f80:	f7fc f9a4 	bl	80002cc <__adddf3>
 8003f84:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8003f88:	4606      	mov	r6, r0
 8003f8a:	460f      	mov	r7, r1
 8003f8c:	f7fc fde4 	bl	8000b58 <__aeabi_dcmpgt>
 8003f90:	b9c8      	cbnz	r0, 8003fc6 <_dtoa_r+0x6ae>
 8003f92:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8003f96:	4630      	mov	r0, r6
 8003f98:	4639      	mov	r1, r7
 8003f9a:	f7fc fdb5 	bl	8000b08 <__aeabi_dcmpeq>
 8003f9e:	b110      	cbz	r0, 8003fa6 <_dtoa_r+0x68e>
 8003fa0:	f018 0f01 	tst.w	r8, #1
 8003fa4:	d10f      	bne.n	8003fc6 <_dtoa_r+0x6ae>
 8003fa6:	4659      	mov	r1, fp
 8003fa8:	4620      	mov	r0, r4
 8003faa:	f000 fb92 	bl	80046d2 <_Bfree>
 8003fae:	2300      	movs	r3, #0
 8003fb0:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8003fb2:	702b      	strb	r3, [r5, #0]
 8003fb4:	f10a 0301 	add.w	r3, sl, #1
 8003fb8:	6013      	str	r3, [r2, #0]
 8003fba:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	f43f acf3 	beq.w	80039a8 <_dtoa_r+0x90>
 8003fc2:	601d      	str	r5, [r3, #0]
 8003fc4:	e4f0      	b.n	80039a8 <_dtoa_r+0x90>
 8003fc6:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
 8003fca:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8003fce:	2a39      	cmp	r2, #57	; 0x39
 8003fd0:	f105 33ff 	add.w	r3, r5, #4294967295	; 0xffffffff
 8003fd4:	d108      	bne.n	8003fe8 <_dtoa_r+0x6d0>
 8003fd6:	9a05      	ldr	r2, [sp, #20]
 8003fd8:	429a      	cmp	r2, r3
 8003fda:	d109      	bne.n	8003ff0 <_dtoa_r+0x6d8>
 8003fdc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003fde:	3301      	adds	r3, #1
 8003fe0:	930a      	str	r3, [sp, #40]	; 0x28
 8003fe2:	2330      	movs	r3, #48	; 0x30
 8003fe4:	7013      	strb	r3, [r2, #0]
 8003fe6:	4613      	mov	r3, r2
 8003fe8:	781a      	ldrb	r2, [r3, #0]
 8003fea:	3201      	adds	r2, #1
 8003fec:	701a      	strb	r2, [r3, #0]
 8003fee:	e78c      	b.n	8003f0a <_dtoa_r+0x5f2>
 8003ff0:	461d      	mov	r5, r3
 8003ff2:	e7ea      	b.n	8003fca <_dtoa_r+0x6b2>
 8003ff4:	2200      	movs	r2, #0
 8003ff6:	4b9b      	ldr	r3, [pc, #620]	; (8004264 <_dtoa_r+0x94c>)
 8003ff8:	f7fc fb1e 	bl	8000638 <__aeabi_dmul>
 8003ffc:	2200      	movs	r2, #0
 8003ffe:	2300      	movs	r3, #0
 8004000:	4606      	mov	r6, r0
 8004002:	460f      	mov	r7, r1
 8004004:	f7fc fd80 	bl	8000b08 <__aeabi_dcmpeq>
 8004008:	2800      	cmp	r0, #0
 800400a:	d09a      	beq.n	8003f42 <_dtoa_r+0x62a>
 800400c:	e7cb      	b.n	8003fa6 <_dtoa_r+0x68e>
 800400e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004010:	2a00      	cmp	r2, #0
 8004012:	f000 808b 	beq.w	800412c <_dtoa_r+0x814>
 8004016:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8004018:	2a01      	cmp	r2, #1
 800401a:	dc6e      	bgt.n	80040fa <_dtoa_r+0x7e2>
 800401c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800401e:	2a00      	cmp	r2, #0
 8004020:	d067      	beq.n	80040f2 <_dtoa_r+0x7da>
 8004022:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8004026:	e9dd 5708 	ldrd	r5, r7, [sp, #32]
 800402a:	9a08      	ldr	r2, [sp, #32]
 800402c:	2101      	movs	r1, #1
 800402e:	441a      	add	r2, r3
 8004030:	4620      	mov	r0, r4
 8004032:	9208      	str	r2, [sp, #32]
 8004034:	4498      	add	r8, r3
 8004036:	f000 fbec 	bl	8004812 <__i2b>
 800403a:	4606      	mov	r6, r0
 800403c:	2d00      	cmp	r5, #0
 800403e:	dd0c      	ble.n	800405a <_dtoa_r+0x742>
 8004040:	f1b8 0f00 	cmp.w	r8, #0
 8004044:	dd09      	ble.n	800405a <_dtoa_r+0x742>
 8004046:	4545      	cmp	r5, r8
 8004048:	9a08      	ldr	r2, [sp, #32]
 800404a:	462b      	mov	r3, r5
 800404c:	bfa8      	it	ge
 800404e:	4643      	movge	r3, r8
 8004050:	1ad2      	subs	r2, r2, r3
 8004052:	9208      	str	r2, [sp, #32]
 8004054:	1aed      	subs	r5, r5, r3
 8004056:	eba8 0803 	sub.w	r8, r8, r3
 800405a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800405c:	b1eb      	cbz	r3, 800409a <_dtoa_r+0x782>
 800405e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004060:	2b00      	cmp	r3, #0
 8004062:	d067      	beq.n	8004134 <_dtoa_r+0x81c>
 8004064:	b18f      	cbz	r7, 800408a <_dtoa_r+0x772>
 8004066:	4631      	mov	r1, r6
 8004068:	463a      	mov	r2, r7
 800406a:	4620      	mov	r0, r4
 800406c:	f000 fc70 	bl	8004950 <__pow5mult>
 8004070:	465a      	mov	r2, fp
 8004072:	4601      	mov	r1, r0
 8004074:	4606      	mov	r6, r0
 8004076:	4620      	mov	r0, r4
 8004078:	f000 fbd4 	bl	8004824 <__multiply>
 800407c:	4659      	mov	r1, fp
 800407e:	900a      	str	r0, [sp, #40]	; 0x28
 8004080:	4620      	mov	r0, r4
 8004082:	f000 fb26 	bl	80046d2 <_Bfree>
 8004086:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004088:	469b      	mov	fp, r3
 800408a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800408c:	1bda      	subs	r2, r3, r7
 800408e:	d004      	beq.n	800409a <_dtoa_r+0x782>
 8004090:	4659      	mov	r1, fp
 8004092:	4620      	mov	r0, r4
 8004094:	f000 fc5c 	bl	8004950 <__pow5mult>
 8004098:	4683      	mov	fp, r0
 800409a:	2101      	movs	r1, #1
 800409c:	4620      	mov	r0, r4
 800409e:	f000 fbb8 	bl	8004812 <__i2b>
 80040a2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80040a4:	4607      	mov	r7, r0
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	f000 81cb 	beq.w	8004442 <_dtoa_r+0xb2a>
 80040ac:	461a      	mov	r2, r3
 80040ae:	4601      	mov	r1, r0
 80040b0:	4620      	mov	r0, r4
 80040b2:	f000 fc4d 	bl	8004950 <__pow5mult>
 80040b6:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80040b8:	2b01      	cmp	r3, #1
 80040ba:	4607      	mov	r7, r0
 80040bc:	dc40      	bgt.n	8004140 <_dtoa_r+0x828>
 80040be:	9b02      	ldr	r3, [sp, #8]
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d139      	bne.n	8004138 <_dtoa_r+0x820>
 80040c4:	9b03      	ldr	r3, [sp, #12]
 80040c6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d136      	bne.n	800413c <_dtoa_r+0x824>
 80040ce:	9b03      	ldr	r3, [sp, #12]
 80040d0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80040d4:	0d1b      	lsrs	r3, r3, #20
 80040d6:	051b      	lsls	r3, r3, #20
 80040d8:	b12b      	cbz	r3, 80040e6 <_dtoa_r+0x7ce>
 80040da:	9b08      	ldr	r3, [sp, #32]
 80040dc:	3301      	adds	r3, #1
 80040de:	9308      	str	r3, [sp, #32]
 80040e0:	f108 0801 	add.w	r8, r8, #1
 80040e4:	2301      	movs	r3, #1
 80040e6:	9309      	str	r3, [sp, #36]	; 0x24
 80040e8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d12a      	bne.n	8004144 <_dtoa_r+0x82c>
 80040ee:	2001      	movs	r0, #1
 80040f0:	e030      	b.n	8004154 <_dtoa_r+0x83c>
 80040f2:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80040f4:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80040f8:	e795      	b.n	8004026 <_dtoa_r+0x70e>
 80040fa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80040fc:	f109 37ff 	add.w	r7, r9, #4294967295	; 0xffffffff
 8004100:	42bb      	cmp	r3, r7
 8004102:	bfbf      	itttt	lt
 8004104:	9b09      	ldrlt	r3, [sp, #36]	; 0x24
 8004106:	9709      	strlt	r7, [sp, #36]	; 0x24
 8004108:	1afa      	sublt	r2, r7, r3
 800410a:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 800410c:	bfbb      	ittet	lt
 800410e:	189b      	addlt	r3, r3, r2
 8004110:	930d      	strlt	r3, [sp, #52]	; 0x34
 8004112:	1bdf      	subge	r7, r3, r7
 8004114:	2700      	movlt	r7, #0
 8004116:	f1b9 0f00 	cmp.w	r9, #0
 800411a:	bfb5      	itete	lt
 800411c:	9b08      	ldrlt	r3, [sp, #32]
 800411e:	9d08      	ldrge	r5, [sp, #32]
 8004120:	eba3 0509 	sublt.w	r5, r3, r9
 8004124:	464b      	movge	r3, r9
 8004126:	bfb8      	it	lt
 8004128:	2300      	movlt	r3, #0
 800412a:	e77e      	b.n	800402a <_dtoa_r+0x712>
 800412c:	e9dd 5708 	ldrd	r5, r7, [sp, #32]
 8004130:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8004132:	e783      	b.n	800403c <_dtoa_r+0x724>
 8004134:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004136:	e7ab      	b.n	8004090 <_dtoa_r+0x778>
 8004138:	2300      	movs	r3, #0
 800413a:	e7d4      	b.n	80040e6 <_dtoa_r+0x7ce>
 800413c:	9b02      	ldr	r3, [sp, #8]
 800413e:	e7d2      	b.n	80040e6 <_dtoa_r+0x7ce>
 8004140:	2300      	movs	r3, #0
 8004142:	9309      	str	r3, [sp, #36]	; 0x24
 8004144:	693b      	ldr	r3, [r7, #16]
 8004146:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 800414a:	6918      	ldr	r0, [r3, #16]
 800414c:	f000 fb13 	bl	8004776 <__hi0bits>
 8004150:	f1c0 0020 	rsb	r0, r0, #32
 8004154:	4440      	add	r0, r8
 8004156:	f010 001f 	ands.w	r0, r0, #31
 800415a:	d047      	beq.n	80041ec <_dtoa_r+0x8d4>
 800415c:	f1c0 0320 	rsb	r3, r0, #32
 8004160:	2b04      	cmp	r3, #4
 8004162:	dd3b      	ble.n	80041dc <_dtoa_r+0x8c4>
 8004164:	9b08      	ldr	r3, [sp, #32]
 8004166:	f1c0 001c 	rsb	r0, r0, #28
 800416a:	4403      	add	r3, r0
 800416c:	9308      	str	r3, [sp, #32]
 800416e:	4405      	add	r5, r0
 8004170:	4480      	add	r8, r0
 8004172:	9b08      	ldr	r3, [sp, #32]
 8004174:	2b00      	cmp	r3, #0
 8004176:	dd05      	ble.n	8004184 <_dtoa_r+0x86c>
 8004178:	4659      	mov	r1, fp
 800417a:	461a      	mov	r2, r3
 800417c:	4620      	mov	r0, r4
 800417e:	f000 fc35 	bl	80049ec <__lshift>
 8004182:	4683      	mov	fp, r0
 8004184:	f1b8 0f00 	cmp.w	r8, #0
 8004188:	dd05      	ble.n	8004196 <_dtoa_r+0x87e>
 800418a:	4639      	mov	r1, r7
 800418c:	4642      	mov	r2, r8
 800418e:	4620      	mov	r0, r4
 8004190:	f000 fc2c 	bl	80049ec <__lshift>
 8004194:	4607      	mov	r7, r0
 8004196:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8004198:	b353      	cbz	r3, 80041f0 <_dtoa_r+0x8d8>
 800419a:	4639      	mov	r1, r7
 800419c:	4658      	mov	r0, fp
 800419e:	f000 fc79 	bl	8004a94 <__mcmp>
 80041a2:	2800      	cmp	r0, #0
 80041a4:	da24      	bge.n	80041f0 <_dtoa_r+0x8d8>
 80041a6:	2300      	movs	r3, #0
 80041a8:	4659      	mov	r1, fp
 80041aa:	220a      	movs	r2, #10
 80041ac:	4620      	mov	r0, r4
 80041ae:	f000 faa7 	bl	8004700 <__multadd>
 80041b2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80041b4:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 80041b8:	4683      	mov	fp, r0
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	f000 8148 	beq.w	8004450 <_dtoa_r+0xb38>
 80041c0:	2300      	movs	r3, #0
 80041c2:	4631      	mov	r1, r6
 80041c4:	220a      	movs	r2, #10
 80041c6:	4620      	mov	r0, r4
 80041c8:	f000 fa9a 	bl	8004700 <__multadd>
 80041cc:	9b06      	ldr	r3, [sp, #24]
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	4606      	mov	r6, r0
 80041d2:	dc4f      	bgt.n	8004274 <_dtoa_r+0x95c>
 80041d4:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80041d6:	2b02      	cmp	r3, #2
 80041d8:	dd4c      	ble.n	8004274 <_dtoa_r+0x95c>
 80041da:	e011      	b.n	8004200 <_dtoa_r+0x8e8>
 80041dc:	d0c9      	beq.n	8004172 <_dtoa_r+0x85a>
 80041de:	9a08      	ldr	r2, [sp, #32]
 80041e0:	331c      	adds	r3, #28
 80041e2:	441a      	add	r2, r3
 80041e4:	9208      	str	r2, [sp, #32]
 80041e6:	441d      	add	r5, r3
 80041e8:	4498      	add	r8, r3
 80041ea:	e7c2      	b.n	8004172 <_dtoa_r+0x85a>
 80041ec:	4603      	mov	r3, r0
 80041ee:	e7f6      	b.n	80041de <_dtoa_r+0x8c6>
 80041f0:	f1b9 0f00 	cmp.w	r9, #0
 80041f4:	dc38      	bgt.n	8004268 <_dtoa_r+0x950>
 80041f6:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80041f8:	2b02      	cmp	r3, #2
 80041fa:	dd35      	ble.n	8004268 <_dtoa_r+0x950>
 80041fc:	f8cd 9018 	str.w	r9, [sp, #24]
 8004200:	9b06      	ldr	r3, [sp, #24]
 8004202:	b963      	cbnz	r3, 800421e <_dtoa_r+0x906>
 8004204:	4639      	mov	r1, r7
 8004206:	2205      	movs	r2, #5
 8004208:	4620      	mov	r0, r4
 800420a:	f000 fa79 	bl	8004700 <__multadd>
 800420e:	4601      	mov	r1, r0
 8004210:	4607      	mov	r7, r0
 8004212:	4658      	mov	r0, fp
 8004214:	f000 fc3e 	bl	8004a94 <__mcmp>
 8004218:	2800      	cmp	r0, #0
 800421a:	f73f adcc 	bgt.w	8003db6 <_dtoa_r+0x49e>
 800421e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004220:	9d05      	ldr	r5, [sp, #20]
 8004222:	ea6f 0a03 	mvn.w	sl, r3
 8004226:	f04f 0900 	mov.w	r9, #0
 800422a:	4639      	mov	r1, r7
 800422c:	4620      	mov	r0, r4
 800422e:	f000 fa50 	bl	80046d2 <_Bfree>
 8004232:	2e00      	cmp	r6, #0
 8004234:	f43f aeb7 	beq.w	8003fa6 <_dtoa_r+0x68e>
 8004238:	f1b9 0f00 	cmp.w	r9, #0
 800423c:	d005      	beq.n	800424a <_dtoa_r+0x932>
 800423e:	45b1      	cmp	r9, r6
 8004240:	d003      	beq.n	800424a <_dtoa_r+0x932>
 8004242:	4649      	mov	r1, r9
 8004244:	4620      	mov	r0, r4
 8004246:	f000 fa44 	bl	80046d2 <_Bfree>
 800424a:	4631      	mov	r1, r6
 800424c:	4620      	mov	r0, r4
 800424e:	f000 fa40 	bl	80046d2 <_Bfree>
 8004252:	e6a8      	b.n	8003fa6 <_dtoa_r+0x68e>
 8004254:	2700      	movs	r7, #0
 8004256:	463e      	mov	r6, r7
 8004258:	e7e1      	b.n	800421e <_dtoa_r+0x906>
 800425a:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 800425e:	463e      	mov	r6, r7
 8004260:	e5a9      	b.n	8003db6 <_dtoa_r+0x49e>
 8004262:	bf00      	nop
 8004264:	40240000 	.word	0x40240000
 8004268:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800426a:	f8cd 9018 	str.w	r9, [sp, #24]
 800426e:	2b00      	cmp	r3, #0
 8004270:	f000 80f5 	beq.w	800445e <_dtoa_r+0xb46>
 8004274:	2d00      	cmp	r5, #0
 8004276:	dd05      	ble.n	8004284 <_dtoa_r+0x96c>
 8004278:	4631      	mov	r1, r6
 800427a:	462a      	mov	r2, r5
 800427c:	4620      	mov	r0, r4
 800427e:	f000 fbb5 	bl	80049ec <__lshift>
 8004282:	4606      	mov	r6, r0
 8004284:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004286:	2b00      	cmp	r3, #0
 8004288:	d04c      	beq.n	8004324 <_dtoa_r+0xa0c>
 800428a:	6871      	ldr	r1, [r6, #4]
 800428c:	4620      	mov	r0, r4
 800428e:	f000 f9ec 	bl	800466a <_Balloc>
 8004292:	6932      	ldr	r2, [r6, #16]
 8004294:	3202      	adds	r2, #2
 8004296:	4605      	mov	r5, r0
 8004298:	0092      	lsls	r2, r2, #2
 800429a:	f106 010c 	add.w	r1, r6, #12
 800429e:	300c      	adds	r0, #12
 80042a0:	f000 f9d8 	bl	8004654 <memcpy>
 80042a4:	2201      	movs	r2, #1
 80042a6:	4629      	mov	r1, r5
 80042a8:	4620      	mov	r0, r4
 80042aa:	f000 fb9f 	bl	80049ec <__lshift>
 80042ae:	9b05      	ldr	r3, [sp, #20]
 80042b0:	9308      	str	r3, [sp, #32]
 80042b2:	9b02      	ldr	r3, [sp, #8]
 80042b4:	f003 0301 	and.w	r3, r3, #1
 80042b8:	46b1      	mov	r9, r6
 80042ba:	9309      	str	r3, [sp, #36]	; 0x24
 80042bc:	4606      	mov	r6, r0
 80042be:	4639      	mov	r1, r7
 80042c0:	4658      	mov	r0, fp
 80042c2:	f7ff fa9d 	bl	8003800 <quorem>
 80042c6:	4649      	mov	r1, r9
 80042c8:	4605      	mov	r5, r0
 80042ca:	f100 0830 	add.w	r8, r0, #48	; 0x30
 80042ce:	4658      	mov	r0, fp
 80042d0:	f000 fbe0 	bl	8004a94 <__mcmp>
 80042d4:	4632      	mov	r2, r6
 80042d6:	9002      	str	r0, [sp, #8]
 80042d8:	4639      	mov	r1, r7
 80042da:	4620      	mov	r0, r4
 80042dc:	f000 fbf4 	bl	8004ac8 <__mdiff>
 80042e0:	68c3      	ldr	r3, [r0, #12]
 80042e2:	4602      	mov	r2, r0
 80042e4:	bb03      	cbnz	r3, 8004328 <_dtoa_r+0xa10>
 80042e6:	4601      	mov	r1, r0
 80042e8:	900a      	str	r0, [sp, #40]	; 0x28
 80042ea:	4658      	mov	r0, fp
 80042ec:	f000 fbd2 	bl	8004a94 <__mcmp>
 80042f0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80042f2:	4603      	mov	r3, r0
 80042f4:	4611      	mov	r1, r2
 80042f6:	4620      	mov	r0, r4
 80042f8:	930a      	str	r3, [sp, #40]	; 0x28
 80042fa:	f000 f9ea 	bl	80046d2 <_Bfree>
 80042fe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004300:	b9a3      	cbnz	r3, 800432c <_dtoa_r+0xa14>
 8004302:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8004304:	b992      	cbnz	r2, 800432c <_dtoa_r+0xa14>
 8004306:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004308:	b982      	cbnz	r2, 800432c <_dtoa_r+0xa14>
 800430a:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800430e:	d029      	beq.n	8004364 <_dtoa_r+0xa4c>
 8004310:	9b02      	ldr	r3, [sp, #8]
 8004312:	2b00      	cmp	r3, #0
 8004314:	dd01      	ble.n	800431a <_dtoa_r+0xa02>
 8004316:	f105 0831 	add.w	r8, r5, #49	; 0x31
 800431a:	9b08      	ldr	r3, [sp, #32]
 800431c:	1c5d      	adds	r5, r3, #1
 800431e:	f883 8000 	strb.w	r8, [r3]
 8004322:	e782      	b.n	800422a <_dtoa_r+0x912>
 8004324:	4630      	mov	r0, r6
 8004326:	e7c2      	b.n	80042ae <_dtoa_r+0x996>
 8004328:	2301      	movs	r3, #1
 800432a:	e7e3      	b.n	80042f4 <_dtoa_r+0x9dc>
 800432c:	9a02      	ldr	r2, [sp, #8]
 800432e:	2a00      	cmp	r2, #0
 8004330:	db04      	blt.n	800433c <_dtoa_r+0xa24>
 8004332:	d124      	bne.n	800437e <_dtoa_r+0xa66>
 8004334:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8004336:	bb12      	cbnz	r2, 800437e <_dtoa_r+0xa66>
 8004338:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800433a:	bb02      	cbnz	r2, 800437e <_dtoa_r+0xa66>
 800433c:	2b00      	cmp	r3, #0
 800433e:	ddec      	ble.n	800431a <_dtoa_r+0xa02>
 8004340:	4659      	mov	r1, fp
 8004342:	2201      	movs	r2, #1
 8004344:	4620      	mov	r0, r4
 8004346:	f000 fb51 	bl	80049ec <__lshift>
 800434a:	4639      	mov	r1, r7
 800434c:	4683      	mov	fp, r0
 800434e:	f000 fba1 	bl	8004a94 <__mcmp>
 8004352:	2800      	cmp	r0, #0
 8004354:	dc03      	bgt.n	800435e <_dtoa_r+0xa46>
 8004356:	d1e0      	bne.n	800431a <_dtoa_r+0xa02>
 8004358:	f018 0f01 	tst.w	r8, #1
 800435c:	d0dd      	beq.n	800431a <_dtoa_r+0xa02>
 800435e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8004362:	d1d8      	bne.n	8004316 <_dtoa_r+0x9fe>
 8004364:	9b08      	ldr	r3, [sp, #32]
 8004366:	9a08      	ldr	r2, [sp, #32]
 8004368:	1c5d      	adds	r5, r3, #1
 800436a:	2339      	movs	r3, #57	; 0x39
 800436c:	7013      	strb	r3, [r2, #0]
 800436e:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8004372:	2b39      	cmp	r3, #57	; 0x39
 8004374:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 8004378:	d04e      	beq.n	8004418 <_dtoa_r+0xb00>
 800437a:	3301      	adds	r3, #1
 800437c:	e053      	b.n	8004426 <_dtoa_r+0xb0e>
 800437e:	9a08      	ldr	r2, [sp, #32]
 8004380:	2b00      	cmp	r3, #0
 8004382:	f102 0501 	add.w	r5, r2, #1
 8004386:	dd06      	ble.n	8004396 <_dtoa_r+0xa7e>
 8004388:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800438c:	d0ea      	beq.n	8004364 <_dtoa_r+0xa4c>
 800438e:	f108 0801 	add.w	r8, r8, #1
 8004392:	9b08      	ldr	r3, [sp, #32]
 8004394:	e7c3      	b.n	800431e <_dtoa_r+0xa06>
 8004396:	9b05      	ldr	r3, [sp, #20]
 8004398:	9a06      	ldr	r2, [sp, #24]
 800439a:	f805 8c01 	strb.w	r8, [r5, #-1]
 800439e:	1aeb      	subs	r3, r5, r3
 80043a0:	4293      	cmp	r3, r2
 80043a2:	d021      	beq.n	80043e8 <_dtoa_r+0xad0>
 80043a4:	4659      	mov	r1, fp
 80043a6:	2300      	movs	r3, #0
 80043a8:	220a      	movs	r2, #10
 80043aa:	4620      	mov	r0, r4
 80043ac:	f000 f9a8 	bl	8004700 <__multadd>
 80043b0:	45b1      	cmp	r9, r6
 80043b2:	4683      	mov	fp, r0
 80043b4:	f04f 0300 	mov.w	r3, #0
 80043b8:	f04f 020a 	mov.w	r2, #10
 80043bc:	4649      	mov	r1, r9
 80043be:	4620      	mov	r0, r4
 80043c0:	d105      	bne.n	80043ce <_dtoa_r+0xab6>
 80043c2:	f000 f99d 	bl	8004700 <__multadd>
 80043c6:	4681      	mov	r9, r0
 80043c8:	4606      	mov	r6, r0
 80043ca:	9508      	str	r5, [sp, #32]
 80043cc:	e777      	b.n	80042be <_dtoa_r+0x9a6>
 80043ce:	f000 f997 	bl	8004700 <__multadd>
 80043d2:	4631      	mov	r1, r6
 80043d4:	4681      	mov	r9, r0
 80043d6:	2300      	movs	r3, #0
 80043d8:	220a      	movs	r2, #10
 80043da:	4620      	mov	r0, r4
 80043dc:	f000 f990 	bl	8004700 <__multadd>
 80043e0:	4606      	mov	r6, r0
 80043e2:	e7f2      	b.n	80043ca <_dtoa_r+0xab2>
 80043e4:	f04f 0900 	mov.w	r9, #0
 80043e8:	4659      	mov	r1, fp
 80043ea:	2201      	movs	r2, #1
 80043ec:	4620      	mov	r0, r4
 80043ee:	f000 fafd 	bl	80049ec <__lshift>
 80043f2:	4639      	mov	r1, r7
 80043f4:	4683      	mov	fp, r0
 80043f6:	f000 fb4d 	bl	8004a94 <__mcmp>
 80043fa:	2800      	cmp	r0, #0
 80043fc:	dcb7      	bgt.n	800436e <_dtoa_r+0xa56>
 80043fe:	d102      	bne.n	8004406 <_dtoa_r+0xaee>
 8004400:	f018 0f01 	tst.w	r8, #1
 8004404:	d1b3      	bne.n	800436e <_dtoa_r+0xa56>
 8004406:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800440a:	2b30      	cmp	r3, #48	; 0x30
 800440c:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 8004410:	f47f af0b 	bne.w	800422a <_dtoa_r+0x912>
 8004414:	4615      	mov	r5, r2
 8004416:	e7f6      	b.n	8004406 <_dtoa_r+0xaee>
 8004418:	9b05      	ldr	r3, [sp, #20]
 800441a:	4293      	cmp	r3, r2
 800441c:	d105      	bne.n	800442a <_dtoa_r+0xb12>
 800441e:	9a05      	ldr	r2, [sp, #20]
 8004420:	f10a 0a01 	add.w	sl, sl, #1
 8004424:	2331      	movs	r3, #49	; 0x31
 8004426:	7013      	strb	r3, [r2, #0]
 8004428:	e6ff      	b.n	800422a <_dtoa_r+0x912>
 800442a:	4615      	mov	r5, r2
 800442c:	e79f      	b.n	800436e <_dtoa_r+0xa56>
 800442e:	4b17      	ldr	r3, [pc, #92]	; (800448c <_dtoa_r+0xb74>)
 8004430:	f7ff bad7 	b.w	80039e2 <_dtoa_r+0xca>
 8004434:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8004436:	2b00      	cmp	r3, #0
 8004438:	f47f aab1 	bne.w	800399e <_dtoa_r+0x86>
 800443c:	4b14      	ldr	r3, [pc, #80]	; (8004490 <_dtoa_r+0xb78>)
 800443e:	f7ff bad0 	b.w	80039e2 <_dtoa_r+0xca>
 8004442:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8004444:	2b01      	cmp	r3, #1
 8004446:	f77f ae3a 	ble.w	80040be <_dtoa_r+0x7a6>
 800444a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800444c:	9309      	str	r3, [sp, #36]	; 0x24
 800444e:	e64e      	b.n	80040ee <_dtoa_r+0x7d6>
 8004450:	9b06      	ldr	r3, [sp, #24]
 8004452:	2b00      	cmp	r3, #0
 8004454:	dc03      	bgt.n	800445e <_dtoa_r+0xb46>
 8004456:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8004458:	2b02      	cmp	r3, #2
 800445a:	f73f aed1 	bgt.w	8004200 <_dtoa_r+0x8e8>
 800445e:	9d05      	ldr	r5, [sp, #20]
 8004460:	4639      	mov	r1, r7
 8004462:	4658      	mov	r0, fp
 8004464:	f7ff f9cc 	bl	8003800 <quorem>
 8004468:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800446c:	f805 8b01 	strb.w	r8, [r5], #1
 8004470:	9b05      	ldr	r3, [sp, #20]
 8004472:	9a06      	ldr	r2, [sp, #24]
 8004474:	1aeb      	subs	r3, r5, r3
 8004476:	429a      	cmp	r2, r3
 8004478:	ddb4      	ble.n	80043e4 <_dtoa_r+0xacc>
 800447a:	4659      	mov	r1, fp
 800447c:	2300      	movs	r3, #0
 800447e:	220a      	movs	r2, #10
 8004480:	4620      	mov	r0, r4
 8004482:	f000 f93d 	bl	8004700 <__multadd>
 8004486:	4683      	mov	fp, r0
 8004488:	e7ea      	b.n	8004460 <_dtoa_r+0xb48>
 800448a:	bf00      	nop
 800448c:	080055dc 	.word	0x080055dc
 8004490:	08005600 	.word	0x08005600

08004494 <std>:
 8004494:	2300      	movs	r3, #0
 8004496:	b510      	push	{r4, lr}
 8004498:	4604      	mov	r4, r0
 800449a:	e9c0 3300 	strd	r3, r3, [r0]
 800449e:	6083      	str	r3, [r0, #8]
 80044a0:	8181      	strh	r1, [r0, #12]
 80044a2:	6643      	str	r3, [r0, #100]	; 0x64
 80044a4:	81c2      	strh	r2, [r0, #14]
 80044a6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80044aa:	6183      	str	r3, [r0, #24]
 80044ac:	4619      	mov	r1, r3
 80044ae:	2208      	movs	r2, #8
 80044b0:	305c      	adds	r0, #92	; 0x5c
 80044b2:	f7fe fd25 	bl	8002f00 <memset>
 80044b6:	4b05      	ldr	r3, [pc, #20]	; (80044cc <std+0x38>)
 80044b8:	6263      	str	r3, [r4, #36]	; 0x24
 80044ba:	4b05      	ldr	r3, [pc, #20]	; (80044d0 <std+0x3c>)
 80044bc:	62a3      	str	r3, [r4, #40]	; 0x28
 80044be:	4b05      	ldr	r3, [pc, #20]	; (80044d4 <std+0x40>)
 80044c0:	62e3      	str	r3, [r4, #44]	; 0x2c
 80044c2:	4b05      	ldr	r3, [pc, #20]	; (80044d8 <std+0x44>)
 80044c4:	6224      	str	r4, [r4, #32]
 80044c6:	6323      	str	r3, [r4, #48]	; 0x30
 80044c8:	bd10      	pop	{r4, pc}
 80044ca:	bf00      	nop
 80044cc:	0800502d 	.word	0x0800502d
 80044d0:	0800504f 	.word	0x0800504f
 80044d4:	08005087 	.word	0x08005087
 80044d8:	080050ab 	.word	0x080050ab

080044dc <_cleanup_r>:
 80044dc:	4901      	ldr	r1, [pc, #4]	; (80044e4 <_cleanup_r+0x8>)
 80044de:	f000 b885 	b.w	80045ec <_fwalk_reent>
 80044e2:	bf00      	nop
 80044e4:	08005385 	.word	0x08005385

080044e8 <__sfmoreglue>:
 80044e8:	b570      	push	{r4, r5, r6, lr}
 80044ea:	1e4a      	subs	r2, r1, #1
 80044ec:	2568      	movs	r5, #104	; 0x68
 80044ee:	4355      	muls	r5, r2
 80044f0:	460e      	mov	r6, r1
 80044f2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80044f6:	f000 fbef 	bl	8004cd8 <_malloc_r>
 80044fa:	4604      	mov	r4, r0
 80044fc:	b140      	cbz	r0, 8004510 <__sfmoreglue+0x28>
 80044fe:	2100      	movs	r1, #0
 8004500:	e9c0 1600 	strd	r1, r6, [r0]
 8004504:	300c      	adds	r0, #12
 8004506:	60a0      	str	r0, [r4, #8]
 8004508:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800450c:	f7fe fcf8 	bl	8002f00 <memset>
 8004510:	4620      	mov	r0, r4
 8004512:	bd70      	pop	{r4, r5, r6, pc}

08004514 <__sinit>:
 8004514:	6983      	ldr	r3, [r0, #24]
 8004516:	b510      	push	{r4, lr}
 8004518:	4604      	mov	r4, r0
 800451a:	bb33      	cbnz	r3, 800456a <__sinit+0x56>
 800451c:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8004520:	6503      	str	r3, [r0, #80]	; 0x50
 8004522:	4b12      	ldr	r3, [pc, #72]	; (800456c <__sinit+0x58>)
 8004524:	4a12      	ldr	r2, [pc, #72]	; (8004570 <__sinit+0x5c>)
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	6282      	str	r2, [r0, #40]	; 0x28
 800452a:	4298      	cmp	r0, r3
 800452c:	bf04      	itt	eq
 800452e:	2301      	moveq	r3, #1
 8004530:	6183      	streq	r3, [r0, #24]
 8004532:	f000 f81f 	bl	8004574 <__sfp>
 8004536:	6060      	str	r0, [r4, #4]
 8004538:	4620      	mov	r0, r4
 800453a:	f000 f81b 	bl	8004574 <__sfp>
 800453e:	60a0      	str	r0, [r4, #8]
 8004540:	4620      	mov	r0, r4
 8004542:	f000 f817 	bl	8004574 <__sfp>
 8004546:	2200      	movs	r2, #0
 8004548:	60e0      	str	r0, [r4, #12]
 800454a:	2104      	movs	r1, #4
 800454c:	6860      	ldr	r0, [r4, #4]
 800454e:	f7ff ffa1 	bl	8004494 <std>
 8004552:	2201      	movs	r2, #1
 8004554:	2109      	movs	r1, #9
 8004556:	68a0      	ldr	r0, [r4, #8]
 8004558:	f7ff ff9c 	bl	8004494 <std>
 800455c:	2202      	movs	r2, #2
 800455e:	2112      	movs	r1, #18
 8004560:	68e0      	ldr	r0, [r4, #12]
 8004562:	f7ff ff97 	bl	8004494 <std>
 8004566:	2301      	movs	r3, #1
 8004568:	61a3      	str	r3, [r4, #24]
 800456a:	bd10      	pop	{r4, pc}
 800456c:	080055c8 	.word	0x080055c8
 8004570:	080044dd 	.word	0x080044dd

08004574 <__sfp>:
 8004574:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004576:	4b1b      	ldr	r3, [pc, #108]	; (80045e4 <__sfp+0x70>)
 8004578:	681e      	ldr	r6, [r3, #0]
 800457a:	69b3      	ldr	r3, [r6, #24]
 800457c:	4607      	mov	r7, r0
 800457e:	b913      	cbnz	r3, 8004586 <__sfp+0x12>
 8004580:	4630      	mov	r0, r6
 8004582:	f7ff ffc7 	bl	8004514 <__sinit>
 8004586:	3648      	adds	r6, #72	; 0x48
 8004588:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800458c:	3b01      	subs	r3, #1
 800458e:	d503      	bpl.n	8004598 <__sfp+0x24>
 8004590:	6833      	ldr	r3, [r6, #0]
 8004592:	b133      	cbz	r3, 80045a2 <__sfp+0x2e>
 8004594:	6836      	ldr	r6, [r6, #0]
 8004596:	e7f7      	b.n	8004588 <__sfp+0x14>
 8004598:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800459c:	b16d      	cbz	r5, 80045ba <__sfp+0x46>
 800459e:	3468      	adds	r4, #104	; 0x68
 80045a0:	e7f4      	b.n	800458c <__sfp+0x18>
 80045a2:	2104      	movs	r1, #4
 80045a4:	4638      	mov	r0, r7
 80045a6:	f7ff ff9f 	bl	80044e8 <__sfmoreglue>
 80045aa:	6030      	str	r0, [r6, #0]
 80045ac:	2800      	cmp	r0, #0
 80045ae:	d1f1      	bne.n	8004594 <__sfp+0x20>
 80045b0:	230c      	movs	r3, #12
 80045b2:	603b      	str	r3, [r7, #0]
 80045b4:	4604      	mov	r4, r0
 80045b6:	4620      	mov	r0, r4
 80045b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80045ba:	4b0b      	ldr	r3, [pc, #44]	; (80045e8 <__sfp+0x74>)
 80045bc:	6665      	str	r5, [r4, #100]	; 0x64
 80045be:	e9c4 5500 	strd	r5, r5, [r4]
 80045c2:	60a5      	str	r5, [r4, #8]
 80045c4:	e9c4 3503 	strd	r3, r5, [r4, #12]
 80045c8:	e9c4 5505 	strd	r5, r5, [r4, #20]
 80045cc:	2208      	movs	r2, #8
 80045ce:	4629      	mov	r1, r5
 80045d0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80045d4:	f7fe fc94 	bl	8002f00 <memset>
 80045d8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80045dc:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80045e0:	e7e9      	b.n	80045b6 <__sfp+0x42>
 80045e2:	bf00      	nop
 80045e4:	080055c8 	.word	0x080055c8
 80045e8:	ffff0001 	.word	0xffff0001

080045ec <_fwalk_reent>:
 80045ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80045f0:	4680      	mov	r8, r0
 80045f2:	4689      	mov	r9, r1
 80045f4:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80045f8:	2600      	movs	r6, #0
 80045fa:	b914      	cbnz	r4, 8004602 <_fwalk_reent+0x16>
 80045fc:	4630      	mov	r0, r6
 80045fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004602:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8004606:	3f01      	subs	r7, #1
 8004608:	d501      	bpl.n	800460e <_fwalk_reent+0x22>
 800460a:	6824      	ldr	r4, [r4, #0]
 800460c:	e7f5      	b.n	80045fa <_fwalk_reent+0xe>
 800460e:	89ab      	ldrh	r3, [r5, #12]
 8004610:	2b01      	cmp	r3, #1
 8004612:	d907      	bls.n	8004624 <_fwalk_reent+0x38>
 8004614:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004618:	3301      	adds	r3, #1
 800461a:	d003      	beq.n	8004624 <_fwalk_reent+0x38>
 800461c:	4629      	mov	r1, r5
 800461e:	4640      	mov	r0, r8
 8004620:	47c8      	blx	r9
 8004622:	4306      	orrs	r6, r0
 8004624:	3568      	adds	r5, #104	; 0x68
 8004626:	e7ee      	b.n	8004606 <_fwalk_reent+0x1a>

08004628 <_localeconv_r>:
 8004628:	4b04      	ldr	r3, [pc, #16]	; (800463c <_localeconv_r+0x14>)
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	6a18      	ldr	r0, [r3, #32]
 800462e:	4b04      	ldr	r3, [pc, #16]	; (8004640 <_localeconv_r+0x18>)
 8004630:	2800      	cmp	r0, #0
 8004632:	bf08      	it	eq
 8004634:	4618      	moveq	r0, r3
 8004636:	30f0      	adds	r0, #240	; 0xf0
 8004638:	4770      	bx	lr
 800463a:	bf00      	nop
 800463c:	20000004 	.word	0x20000004
 8004640:	20000068 	.word	0x20000068

08004644 <malloc>:
 8004644:	4b02      	ldr	r3, [pc, #8]	; (8004650 <malloc+0xc>)
 8004646:	4601      	mov	r1, r0
 8004648:	6818      	ldr	r0, [r3, #0]
 800464a:	f000 bb45 	b.w	8004cd8 <_malloc_r>
 800464e:	bf00      	nop
 8004650:	20000004 	.word	0x20000004

08004654 <memcpy>:
 8004654:	b510      	push	{r4, lr}
 8004656:	1e43      	subs	r3, r0, #1
 8004658:	440a      	add	r2, r1
 800465a:	4291      	cmp	r1, r2
 800465c:	d100      	bne.n	8004660 <memcpy+0xc>
 800465e:	bd10      	pop	{r4, pc}
 8004660:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004664:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004668:	e7f7      	b.n	800465a <memcpy+0x6>

0800466a <_Balloc>:
 800466a:	b570      	push	{r4, r5, r6, lr}
 800466c:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800466e:	4604      	mov	r4, r0
 8004670:	460e      	mov	r6, r1
 8004672:	b93d      	cbnz	r5, 8004684 <_Balloc+0x1a>
 8004674:	2010      	movs	r0, #16
 8004676:	f7ff ffe5 	bl	8004644 <malloc>
 800467a:	6260      	str	r0, [r4, #36]	; 0x24
 800467c:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8004680:	6005      	str	r5, [r0, #0]
 8004682:	60c5      	str	r5, [r0, #12]
 8004684:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8004686:	68eb      	ldr	r3, [r5, #12]
 8004688:	b183      	cbz	r3, 80046ac <_Balloc+0x42>
 800468a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800468c:	68db      	ldr	r3, [r3, #12]
 800468e:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8004692:	b9b8      	cbnz	r0, 80046c4 <_Balloc+0x5a>
 8004694:	2101      	movs	r1, #1
 8004696:	fa01 f506 	lsl.w	r5, r1, r6
 800469a:	1d6a      	adds	r2, r5, #5
 800469c:	0092      	lsls	r2, r2, #2
 800469e:	4620      	mov	r0, r4
 80046a0:	f000 fabe 	bl	8004c20 <_calloc_r>
 80046a4:	b160      	cbz	r0, 80046c0 <_Balloc+0x56>
 80046a6:	e9c0 6501 	strd	r6, r5, [r0, #4]
 80046aa:	e00e      	b.n	80046ca <_Balloc+0x60>
 80046ac:	2221      	movs	r2, #33	; 0x21
 80046ae:	2104      	movs	r1, #4
 80046b0:	4620      	mov	r0, r4
 80046b2:	f000 fab5 	bl	8004c20 <_calloc_r>
 80046b6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80046b8:	60e8      	str	r0, [r5, #12]
 80046ba:	68db      	ldr	r3, [r3, #12]
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d1e4      	bne.n	800468a <_Balloc+0x20>
 80046c0:	2000      	movs	r0, #0
 80046c2:	bd70      	pop	{r4, r5, r6, pc}
 80046c4:	6802      	ldr	r2, [r0, #0]
 80046c6:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 80046ca:	2300      	movs	r3, #0
 80046cc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80046d0:	e7f7      	b.n	80046c2 <_Balloc+0x58>

080046d2 <_Bfree>:
 80046d2:	b570      	push	{r4, r5, r6, lr}
 80046d4:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80046d6:	4606      	mov	r6, r0
 80046d8:	460d      	mov	r5, r1
 80046da:	b93c      	cbnz	r4, 80046ec <_Bfree+0x1a>
 80046dc:	2010      	movs	r0, #16
 80046de:	f7ff ffb1 	bl	8004644 <malloc>
 80046e2:	6270      	str	r0, [r6, #36]	; 0x24
 80046e4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80046e8:	6004      	str	r4, [r0, #0]
 80046ea:	60c4      	str	r4, [r0, #12]
 80046ec:	b13d      	cbz	r5, 80046fe <_Bfree+0x2c>
 80046ee:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80046f0:	686a      	ldr	r2, [r5, #4]
 80046f2:	68db      	ldr	r3, [r3, #12]
 80046f4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80046f8:	6029      	str	r1, [r5, #0]
 80046fa:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 80046fe:	bd70      	pop	{r4, r5, r6, pc}

08004700 <__multadd>:
 8004700:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004704:	690d      	ldr	r5, [r1, #16]
 8004706:	461f      	mov	r7, r3
 8004708:	4606      	mov	r6, r0
 800470a:	460c      	mov	r4, r1
 800470c:	f101 0c14 	add.w	ip, r1, #20
 8004710:	2300      	movs	r3, #0
 8004712:	f8dc 0000 	ldr.w	r0, [ip]
 8004716:	b281      	uxth	r1, r0
 8004718:	fb02 7101 	mla	r1, r2, r1, r7
 800471c:	0c0f      	lsrs	r7, r1, #16
 800471e:	0c00      	lsrs	r0, r0, #16
 8004720:	fb02 7000 	mla	r0, r2, r0, r7
 8004724:	b289      	uxth	r1, r1
 8004726:	3301      	adds	r3, #1
 8004728:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800472c:	429d      	cmp	r5, r3
 800472e:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8004732:	f84c 1b04 	str.w	r1, [ip], #4
 8004736:	dcec      	bgt.n	8004712 <__multadd+0x12>
 8004738:	b1d7      	cbz	r7, 8004770 <__multadd+0x70>
 800473a:	68a3      	ldr	r3, [r4, #8]
 800473c:	42ab      	cmp	r3, r5
 800473e:	dc12      	bgt.n	8004766 <__multadd+0x66>
 8004740:	6861      	ldr	r1, [r4, #4]
 8004742:	4630      	mov	r0, r6
 8004744:	3101      	adds	r1, #1
 8004746:	f7ff ff90 	bl	800466a <_Balloc>
 800474a:	6922      	ldr	r2, [r4, #16]
 800474c:	3202      	adds	r2, #2
 800474e:	f104 010c 	add.w	r1, r4, #12
 8004752:	4680      	mov	r8, r0
 8004754:	0092      	lsls	r2, r2, #2
 8004756:	300c      	adds	r0, #12
 8004758:	f7ff ff7c 	bl	8004654 <memcpy>
 800475c:	4621      	mov	r1, r4
 800475e:	4630      	mov	r0, r6
 8004760:	f7ff ffb7 	bl	80046d2 <_Bfree>
 8004764:	4644      	mov	r4, r8
 8004766:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800476a:	3501      	adds	r5, #1
 800476c:	615f      	str	r7, [r3, #20]
 800476e:	6125      	str	r5, [r4, #16]
 8004770:	4620      	mov	r0, r4
 8004772:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08004776 <__hi0bits>:
 8004776:	0c02      	lsrs	r2, r0, #16
 8004778:	0412      	lsls	r2, r2, #16
 800477a:	4603      	mov	r3, r0
 800477c:	b9b2      	cbnz	r2, 80047ac <__hi0bits+0x36>
 800477e:	0403      	lsls	r3, r0, #16
 8004780:	2010      	movs	r0, #16
 8004782:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8004786:	bf04      	itt	eq
 8004788:	021b      	lsleq	r3, r3, #8
 800478a:	3008      	addeq	r0, #8
 800478c:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8004790:	bf04      	itt	eq
 8004792:	011b      	lsleq	r3, r3, #4
 8004794:	3004      	addeq	r0, #4
 8004796:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800479a:	bf04      	itt	eq
 800479c:	009b      	lsleq	r3, r3, #2
 800479e:	3002      	addeq	r0, #2
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	db06      	blt.n	80047b2 <__hi0bits+0x3c>
 80047a4:	005b      	lsls	r3, r3, #1
 80047a6:	d503      	bpl.n	80047b0 <__hi0bits+0x3a>
 80047a8:	3001      	adds	r0, #1
 80047aa:	4770      	bx	lr
 80047ac:	2000      	movs	r0, #0
 80047ae:	e7e8      	b.n	8004782 <__hi0bits+0xc>
 80047b0:	2020      	movs	r0, #32
 80047b2:	4770      	bx	lr

080047b4 <__lo0bits>:
 80047b4:	6803      	ldr	r3, [r0, #0]
 80047b6:	f013 0207 	ands.w	r2, r3, #7
 80047ba:	4601      	mov	r1, r0
 80047bc:	d00b      	beq.n	80047d6 <__lo0bits+0x22>
 80047be:	07da      	lsls	r2, r3, #31
 80047c0:	d423      	bmi.n	800480a <__lo0bits+0x56>
 80047c2:	0798      	lsls	r0, r3, #30
 80047c4:	bf49      	itett	mi
 80047c6:	085b      	lsrmi	r3, r3, #1
 80047c8:	089b      	lsrpl	r3, r3, #2
 80047ca:	2001      	movmi	r0, #1
 80047cc:	600b      	strmi	r3, [r1, #0]
 80047ce:	bf5c      	itt	pl
 80047d0:	600b      	strpl	r3, [r1, #0]
 80047d2:	2002      	movpl	r0, #2
 80047d4:	4770      	bx	lr
 80047d6:	b298      	uxth	r0, r3
 80047d8:	b9a8      	cbnz	r0, 8004806 <__lo0bits+0x52>
 80047da:	0c1b      	lsrs	r3, r3, #16
 80047dc:	2010      	movs	r0, #16
 80047de:	f013 0fff 	tst.w	r3, #255	; 0xff
 80047e2:	bf04      	itt	eq
 80047e4:	0a1b      	lsreq	r3, r3, #8
 80047e6:	3008      	addeq	r0, #8
 80047e8:	071a      	lsls	r2, r3, #28
 80047ea:	bf04      	itt	eq
 80047ec:	091b      	lsreq	r3, r3, #4
 80047ee:	3004      	addeq	r0, #4
 80047f0:	079a      	lsls	r2, r3, #30
 80047f2:	bf04      	itt	eq
 80047f4:	089b      	lsreq	r3, r3, #2
 80047f6:	3002      	addeq	r0, #2
 80047f8:	07da      	lsls	r2, r3, #31
 80047fa:	d402      	bmi.n	8004802 <__lo0bits+0x4e>
 80047fc:	085b      	lsrs	r3, r3, #1
 80047fe:	d006      	beq.n	800480e <__lo0bits+0x5a>
 8004800:	3001      	adds	r0, #1
 8004802:	600b      	str	r3, [r1, #0]
 8004804:	4770      	bx	lr
 8004806:	4610      	mov	r0, r2
 8004808:	e7e9      	b.n	80047de <__lo0bits+0x2a>
 800480a:	2000      	movs	r0, #0
 800480c:	4770      	bx	lr
 800480e:	2020      	movs	r0, #32
 8004810:	4770      	bx	lr

08004812 <__i2b>:
 8004812:	b510      	push	{r4, lr}
 8004814:	460c      	mov	r4, r1
 8004816:	2101      	movs	r1, #1
 8004818:	f7ff ff27 	bl	800466a <_Balloc>
 800481c:	2201      	movs	r2, #1
 800481e:	6144      	str	r4, [r0, #20]
 8004820:	6102      	str	r2, [r0, #16]
 8004822:	bd10      	pop	{r4, pc}

08004824 <__multiply>:
 8004824:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004828:	4614      	mov	r4, r2
 800482a:	690a      	ldr	r2, [r1, #16]
 800482c:	6923      	ldr	r3, [r4, #16]
 800482e:	429a      	cmp	r2, r3
 8004830:	bfb8      	it	lt
 8004832:	460b      	movlt	r3, r1
 8004834:	4688      	mov	r8, r1
 8004836:	bfbc      	itt	lt
 8004838:	46a0      	movlt	r8, r4
 800483a:	461c      	movlt	r4, r3
 800483c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8004840:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8004844:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8004848:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800484c:	eb07 0609 	add.w	r6, r7, r9
 8004850:	42b3      	cmp	r3, r6
 8004852:	bfb8      	it	lt
 8004854:	3101      	addlt	r1, #1
 8004856:	f7ff ff08 	bl	800466a <_Balloc>
 800485a:	f100 0514 	add.w	r5, r0, #20
 800485e:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8004862:	462b      	mov	r3, r5
 8004864:	2200      	movs	r2, #0
 8004866:	4573      	cmp	r3, lr
 8004868:	d316      	bcc.n	8004898 <__multiply+0x74>
 800486a:	f104 0214 	add.w	r2, r4, #20
 800486e:	f108 0114 	add.w	r1, r8, #20
 8004872:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8004876:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800487a:	9300      	str	r3, [sp, #0]
 800487c:	9b00      	ldr	r3, [sp, #0]
 800487e:	9201      	str	r2, [sp, #4]
 8004880:	4293      	cmp	r3, r2
 8004882:	d80c      	bhi.n	800489e <__multiply+0x7a>
 8004884:	2e00      	cmp	r6, #0
 8004886:	dd03      	ble.n	8004890 <__multiply+0x6c>
 8004888:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800488c:	2b00      	cmp	r3, #0
 800488e:	d05d      	beq.n	800494c <__multiply+0x128>
 8004890:	6106      	str	r6, [r0, #16]
 8004892:	b003      	add	sp, #12
 8004894:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004898:	f843 2b04 	str.w	r2, [r3], #4
 800489c:	e7e3      	b.n	8004866 <__multiply+0x42>
 800489e:	f8b2 b000 	ldrh.w	fp, [r2]
 80048a2:	f1bb 0f00 	cmp.w	fp, #0
 80048a6:	d023      	beq.n	80048f0 <__multiply+0xcc>
 80048a8:	4689      	mov	r9, r1
 80048aa:	46ac      	mov	ip, r5
 80048ac:	f04f 0800 	mov.w	r8, #0
 80048b0:	f859 4b04 	ldr.w	r4, [r9], #4
 80048b4:	f8dc a000 	ldr.w	sl, [ip]
 80048b8:	b2a3      	uxth	r3, r4
 80048ba:	fa1f fa8a 	uxth.w	sl, sl
 80048be:	fb0b a303 	mla	r3, fp, r3, sl
 80048c2:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 80048c6:	f8dc 4000 	ldr.w	r4, [ip]
 80048ca:	4443      	add	r3, r8
 80048cc:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80048d0:	fb0b 840a 	mla	r4, fp, sl, r8
 80048d4:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 80048d8:	46e2      	mov	sl, ip
 80048da:	b29b      	uxth	r3, r3
 80048dc:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80048e0:	454f      	cmp	r7, r9
 80048e2:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80048e6:	f84a 3b04 	str.w	r3, [sl], #4
 80048ea:	d82b      	bhi.n	8004944 <__multiply+0x120>
 80048ec:	f8cc 8004 	str.w	r8, [ip, #4]
 80048f0:	9b01      	ldr	r3, [sp, #4]
 80048f2:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 80048f6:	3204      	adds	r2, #4
 80048f8:	f1ba 0f00 	cmp.w	sl, #0
 80048fc:	d020      	beq.n	8004940 <__multiply+0x11c>
 80048fe:	682b      	ldr	r3, [r5, #0]
 8004900:	4689      	mov	r9, r1
 8004902:	46a8      	mov	r8, r5
 8004904:	f04f 0b00 	mov.w	fp, #0
 8004908:	f8b9 c000 	ldrh.w	ip, [r9]
 800490c:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8004910:	fb0a 440c 	mla	r4, sl, ip, r4
 8004914:	445c      	add	r4, fp
 8004916:	46c4      	mov	ip, r8
 8004918:	b29b      	uxth	r3, r3
 800491a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800491e:	f84c 3b04 	str.w	r3, [ip], #4
 8004922:	f859 3b04 	ldr.w	r3, [r9], #4
 8004926:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800492a:	0c1b      	lsrs	r3, r3, #16
 800492c:	fb0a b303 	mla	r3, sl, r3, fp
 8004930:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8004934:	454f      	cmp	r7, r9
 8004936:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800493a:	d805      	bhi.n	8004948 <__multiply+0x124>
 800493c:	f8c8 3004 	str.w	r3, [r8, #4]
 8004940:	3504      	adds	r5, #4
 8004942:	e79b      	b.n	800487c <__multiply+0x58>
 8004944:	46d4      	mov	ip, sl
 8004946:	e7b3      	b.n	80048b0 <__multiply+0x8c>
 8004948:	46e0      	mov	r8, ip
 800494a:	e7dd      	b.n	8004908 <__multiply+0xe4>
 800494c:	3e01      	subs	r6, #1
 800494e:	e799      	b.n	8004884 <__multiply+0x60>

08004950 <__pow5mult>:
 8004950:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004954:	4615      	mov	r5, r2
 8004956:	f012 0203 	ands.w	r2, r2, #3
 800495a:	4606      	mov	r6, r0
 800495c:	460f      	mov	r7, r1
 800495e:	d007      	beq.n	8004970 <__pow5mult+0x20>
 8004960:	3a01      	subs	r2, #1
 8004962:	4c21      	ldr	r4, [pc, #132]	; (80049e8 <__pow5mult+0x98>)
 8004964:	2300      	movs	r3, #0
 8004966:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800496a:	f7ff fec9 	bl	8004700 <__multadd>
 800496e:	4607      	mov	r7, r0
 8004970:	10ad      	asrs	r5, r5, #2
 8004972:	d035      	beq.n	80049e0 <__pow5mult+0x90>
 8004974:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8004976:	b93c      	cbnz	r4, 8004988 <__pow5mult+0x38>
 8004978:	2010      	movs	r0, #16
 800497a:	f7ff fe63 	bl	8004644 <malloc>
 800497e:	6270      	str	r0, [r6, #36]	; 0x24
 8004980:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8004984:	6004      	str	r4, [r0, #0]
 8004986:	60c4      	str	r4, [r0, #12]
 8004988:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800498c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8004990:	b94c      	cbnz	r4, 80049a6 <__pow5mult+0x56>
 8004992:	f240 2171 	movw	r1, #625	; 0x271
 8004996:	4630      	mov	r0, r6
 8004998:	f7ff ff3b 	bl	8004812 <__i2b>
 800499c:	2300      	movs	r3, #0
 800499e:	f8c8 0008 	str.w	r0, [r8, #8]
 80049a2:	4604      	mov	r4, r0
 80049a4:	6003      	str	r3, [r0, #0]
 80049a6:	f04f 0800 	mov.w	r8, #0
 80049aa:	07eb      	lsls	r3, r5, #31
 80049ac:	d50a      	bpl.n	80049c4 <__pow5mult+0x74>
 80049ae:	4639      	mov	r1, r7
 80049b0:	4622      	mov	r2, r4
 80049b2:	4630      	mov	r0, r6
 80049b4:	f7ff ff36 	bl	8004824 <__multiply>
 80049b8:	4639      	mov	r1, r7
 80049ba:	4681      	mov	r9, r0
 80049bc:	4630      	mov	r0, r6
 80049be:	f7ff fe88 	bl	80046d2 <_Bfree>
 80049c2:	464f      	mov	r7, r9
 80049c4:	106d      	asrs	r5, r5, #1
 80049c6:	d00b      	beq.n	80049e0 <__pow5mult+0x90>
 80049c8:	6820      	ldr	r0, [r4, #0]
 80049ca:	b938      	cbnz	r0, 80049dc <__pow5mult+0x8c>
 80049cc:	4622      	mov	r2, r4
 80049ce:	4621      	mov	r1, r4
 80049d0:	4630      	mov	r0, r6
 80049d2:	f7ff ff27 	bl	8004824 <__multiply>
 80049d6:	6020      	str	r0, [r4, #0]
 80049d8:	f8c0 8000 	str.w	r8, [r0]
 80049dc:	4604      	mov	r4, r0
 80049de:	e7e4      	b.n	80049aa <__pow5mult+0x5a>
 80049e0:	4638      	mov	r0, r7
 80049e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80049e6:	bf00      	nop
 80049e8:	08005760 	.word	0x08005760

080049ec <__lshift>:
 80049ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80049f0:	460c      	mov	r4, r1
 80049f2:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80049f6:	6923      	ldr	r3, [r4, #16]
 80049f8:	6849      	ldr	r1, [r1, #4]
 80049fa:	eb0a 0903 	add.w	r9, sl, r3
 80049fe:	68a3      	ldr	r3, [r4, #8]
 8004a00:	4607      	mov	r7, r0
 8004a02:	4616      	mov	r6, r2
 8004a04:	f109 0501 	add.w	r5, r9, #1
 8004a08:	42ab      	cmp	r3, r5
 8004a0a:	db32      	blt.n	8004a72 <__lshift+0x86>
 8004a0c:	4638      	mov	r0, r7
 8004a0e:	f7ff fe2c 	bl	800466a <_Balloc>
 8004a12:	2300      	movs	r3, #0
 8004a14:	4680      	mov	r8, r0
 8004a16:	f100 0114 	add.w	r1, r0, #20
 8004a1a:	461a      	mov	r2, r3
 8004a1c:	4553      	cmp	r3, sl
 8004a1e:	db2b      	blt.n	8004a78 <__lshift+0x8c>
 8004a20:	6920      	ldr	r0, [r4, #16]
 8004a22:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8004a26:	f104 0314 	add.w	r3, r4, #20
 8004a2a:	f016 021f 	ands.w	r2, r6, #31
 8004a2e:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8004a32:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8004a36:	d025      	beq.n	8004a84 <__lshift+0x98>
 8004a38:	f1c2 0e20 	rsb	lr, r2, #32
 8004a3c:	2000      	movs	r0, #0
 8004a3e:	681e      	ldr	r6, [r3, #0]
 8004a40:	468a      	mov	sl, r1
 8004a42:	4096      	lsls	r6, r2
 8004a44:	4330      	orrs	r0, r6
 8004a46:	f84a 0b04 	str.w	r0, [sl], #4
 8004a4a:	f853 0b04 	ldr.w	r0, [r3], #4
 8004a4e:	459c      	cmp	ip, r3
 8004a50:	fa20 f00e 	lsr.w	r0, r0, lr
 8004a54:	d814      	bhi.n	8004a80 <__lshift+0x94>
 8004a56:	6048      	str	r0, [r1, #4]
 8004a58:	b108      	cbz	r0, 8004a5e <__lshift+0x72>
 8004a5a:	f109 0502 	add.w	r5, r9, #2
 8004a5e:	3d01      	subs	r5, #1
 8004a60:	4638      	mov	r0, r7
 8004a62:	f8c8 5010 	str.w	r5, [r8, #16]
 8004a66:	4621      	mov	r1, r4
 8004a68:	f7ff fe33 	bl	80046d2 <_Bfree>
 8004a6c:	4640      	mov	r0, r8
 8004a6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004a72:	3101      	adds	r1, #1
 8004a74:	005b      	lsls	r3, r3, #1
 8004a76:	e7c7      	b.n	8004a08 <__lshift+0x1c>
 8004a78:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8004a7c:	3301      	adds	r3, #1
 8004a7e:	e7cd      	b.n	8004a1c <__lshift+0x30>
 8004a80:	4651      	mov	r1, sl
 8004a82:	e7dc      	b.n	8004a3e <__lshift+0x52>
 8004a84:	3904      	subs	r1, #4
 8004a86:	f853 2b04 	ldr.w	r2, [r3], #4
 8004a8a:	f841 2f04 	str.w	r2, [r1, #4]!
 8004a8e:	459c      	cmp	ip, r3
 8004a90:	d8f9      	bhi.n	8004a86 <__lshift+0x9a>
 8004a92:	e7e4      	b.n	8004a5e <__lshift+0x72>

08004a94 <__mcmp>:
 8004a94:	6903      	ldr	r3, [r0, #16]
 8004a96:	690a      	ldr	r2, [r1, #16]
 8004a98:	1a9b      	subs	r3, r3, r2
 8004a9a:	b530      	push	{r4, r5, lr}
 8004a9c:	d10c      	bne.n	8004ab8 <__mcmp+0x24>
 8004a9e:	0092      	lsls	r2, r2, #2
 8004aa0:	3014      	adds	r0, #20
 8004aa2:	3114      	adds	r1, #20
 8004aa4:	1884      	adds	r4, r0, r2
 8004aa6:	4411      	add	r1, r2
 8004aa8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8004aac:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8004ab0:	4295      	cmp	r5, r2
 8004ab2:	d003      	beq.n	8004abc <__mcmp+0x28>
 8004ab4:	d305      	bcc.n	8004ac2 <__mcmp+0x2e>
 8004ab6:	2301      	movs	r3, #1
 8004ab8:	4618      	mov	r0, r3
 8004aba:	bd30      	pop	{r4, r5, pc}
 8004abc:	42a0      	cmp	r0, r4
 8004abe:	d3f3      	bcc.n	8004aa8 <__mcmp+0x14>
 8004ac0:	e7fa      	b.n	8004ab8 <__mcmp+0x24>
 8004ac2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004ac6:	e7f7      	b.n	8004ab8 <__mcmp+0x24>

08004ac8 <__mdiff>:
 8004ac8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004acc:	460d      	mov	r5, r1
 8004ace:	4607      	mov	r7, r0
 8004ad0:	4611      	mov	r1, r2
 8004ad2:	4628      	mov	r0, r5
 8004ad4:	4614      	mov	r4, r2
 8004ad6:	f7ff ffdd 	bl	8004a94 <__mcmp>
 8004ada:	1e06      	subs	r6, r0, #0
 8004adc:	d108      	bne.n	8004af0 <__mdiff+0x28>
 8004ade:	4631      	mov	r1, r6
 8004ae0:	4638      	mov	r0, r7
 8004ae2:	f7ff fdc2 	bl	800466a <_Balloc>
 8004ae6:	2301      	movs	r3, #1
 8004ae8:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8004aec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004af0:	bfa4      	itt	ge
 8004af2:	4623      	movge	r3, r4
 8004af4:	462c      	movge	r4, r5
 8004af6:	4638      	mov	r0, r7
 8004af8:	6861      	ldr	r1, [r4, #4]
 8004afa:	bfa6      	itte	ge
 8004afc:	461d      	movge	r5, r3
 8004afe:	2600      	movge	r6, #0
 8004b00:	2601      	movlt	r6, #1
 8004b02:	f7ff fdb2 	bl	800466a <_Balloc>
 8004b06:	692b      	ldr	r3, [r5, #16]
 8004b08:	60c6      	str	r6, [r0, #12]
 8004b0a:	6926      	ldr	r6, [r4, #16]
 8004b0c:	f105 0914 	add.w	r9, r5, #20
 8004b10:	f104 0214 	add.w	r2, r4, #20
 8004b14:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8004b18:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8004b1c:	f100 0514 	add.w	r5, r0, #20
 8004b20:	f04f 0e00 	mov.w	lr, #0
 8004b24:	f852 ab04 	ldr.w	sl, [r2], #4
 8004b28:	f859 4b04 	ldr.w	r4, [r9], #4
 8004b2c:	fa1e f18a 	uxtah	r1, lr, sl
 8004b30:	b2a3      	uxth	r3, r4
 8004b32:	1ac9      	subs	r1, r1, r3
 8004b34:	0c23      	lsrs	r3, r4, #16
 8004b36:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8004b3a:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8004b3e:	b289      	uxth	r1, r1
 8004b40:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8004b44:	45c8      	cmp	r8, r9
 8004b46:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8004b4a:	4694      	mov	ip, r2
 8004b4c:	f845 3b04 	str.w	r3, [r5], #4
 8004b50:	d8e8      	bhi.n	8004b24 <__mdiff+0x5c>
 8004b52:	45bc      	cmp	ip, r7
 8004b54:	d304      	bcc.n	8004b60 <__mdiff+0x98>
 8004b56:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8004b5a:	b183      	cbz	r3, 8004b7e <__mdiff+0xb6>
 8004b5c:	6106      	str	r6, [r0, #16]
 8004b5e:	e7c5      	b.n	8004aec <__mdiff+0x24>
 8004b60:	f85c 1b04 	ldr.w	r1, [ip], #4
 8004b64:	fa1e f381 	uxtah	r3, lr, r1
 8004b68:	141a      	asrs	r2, r3, #16
 8004b6a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8004b6e:	b29b      	uxth	r3, r3
 8004b70:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004b74:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8004b78:	f845 3b04 	str.w	r3, [r5], #4
 8004b7c:	e7e9      	b.n	8004b52 <__mdiff+0x8a>
 8004b7e:	3e01      	subs	r6, #1
 8004b80:	e7e9      	b.n	8004b56 <__mdiff+0x8e>

08004b82 <__d2b>:
 8004b82:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8004b86:	2101      	movs	r1, #1
 8004b88:	4699      	mov	r9, r3
 8004b8a:	4690      	mov	r8, r2
 8004b8c:	e9dd 650a 	ldrd	r6, r5, [sp, #40]	; 0x28
 8004b90:	f7ff fd6b 	bl	800466a <_Balloc>
 8004b94:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8004b98:	4607      	mov	r7, r0
 8004b9a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8004b9e:	bb34      	cbnz	r4, 8004bee <__d2b+0x6c>
 8004ba0:	f1b8 0200 	subs.w	r2, r8, #0
 8004ba4:	9301      	str	r3, [sp, #4]
 8004ba6:	d027      	beq.n	8004bf8 <__d2b+0x76>
 8004ba8:	a802      	add	r0, sp, #8
 8004baa:	f840 2d08 	str.w	r2, [r0, #-8]!
 8004bae:	f7ff fe01 	bl	80047b4 <__lo0bits>
 8004bb2:	9900      	ldr	r1, [sp, #0]
 8004bb4:	b1f0      	cbz	r0, 8004bf4 <__d2b+0x72>
 8004bb6:	9a01      	ldr	r2, [sp, #4]
 8004bb8:	f1c0 0320 	rsb	r3, r0, #32
 8004bbc:	fa02 f303 	lsl.w	r3, r2, r3
 8004bc0:	430b      	orrs	r3, r1
 8004bc2:	40c2      	lsrs	r2, r0
 8004bc4:	617b      	str	r3, [r7, #20]
 8004bc6:	9201      	str	r2, [sp, #4]
 8004bc8:	9b01      	ldr	r3, [sp, #4]
 8004bca:	61bb      	str	r3, [r7, #24]
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	bf14      	ite	ne
 8004bd0:	2102      	movne	r1, #2
 8004bd2:	2101      	moveq	r1, #1
 8004bd4:	6139      	str	r1, [r7, #16]
 8004bd6:	b1c4      	cbz	r4, 8004c0a <__d2b+0x88>
 8004bd8:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8004bdc:	4404      	add	r4, r0
 8004bde:	6034      	str	r4, [r6, #0]
 8004be0:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8004be4:	6028      	str	r0, [r5, #0]
 8004be6:	4638      	mov	r0, r7
 8004be8:	b003      	add	sp, #12
 8004bea:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004bee:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004bf2:	e7d5      	b.n	8004ba0 <__d2b+0x1e>
 8004bf4:	6179      	str	r1, [r7, #20]
 8004bf6:	e7e7      	b.n	8004bc8 <__d2b+0x46>
 8004bf8:	a801      	add	r0, sp, #4
 8004bfa:	f7ff fddb 	bl	80047b4 <__lo0bits>
 8004bfe:	9b01      	ldr	r3, [sp, #4]
 8004c00:	617b      	str	r3, [r7, #20]
 8004c02:	2101      	movs	r1, #1
 8004c04:	6139      	str	r1, [r7, #16]
 8004c06:	3020      	adds	r0, #32
 8004c08:	e7e5      	b.n	8004bd6 <__d2b+0x54>
 8004c0a:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8004c0e:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8004c12:	6030      	str	r0, [r6, #0]
 8004c14:	6918      	ldr	r0, [r3, #16]
 8004c16:	f7ff fdae 	bl	8004776 <__hi0bits>
 8004c1a:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8004c1e:	e7e1      	b.n	8004be4 <__d2b+0x62>

08004c20 <_calloc_r>:
 8004c20:	b538      	push	{r3, r4, r5, lr}
 8004c22:	fb02 f401 	mul.w	r4, r2, r1
 8004c26:	4621      	mov	r1, r4
 8004c28:	f000 f856 	bl	8004cd8 <_malloc_r>
 8004c2c:	4605      	mov	r5, r0
 8004c2e:	b118      	cbz	r0, 8004c38 <_calloc_r+0x18>
 8004c30:	4622      	mov	r2, r4
 8004c32:	2100      	movs	r1, #0
 8004c34:	f7fe f964 	bl	8002f00 <memset>
 8004c38:	4628      	mov	r0, r5
 8004c3a:	bd38      	pop	{r3, r4, r5, pc}

08004c3c <_free_r>:
 8004c3c:	b538      	push	{r3, r4, r5, lr}
 8004c3e:	4605      	mov	r5, r0
 8004c40:	2900      	cmp	r1, #0
 8004c42:	d045      	beq.n	8004cd0 <_free_r+0x94>
 8004c44:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004c48:	1f0c      	subs	r4, r1, #4
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	bfb8      	it	lt
 8004c4e:	18e4      	addlt	r4, r4, r3
 8004c50:	f000 fc4a 	bl	80054e8 <__malloc_lock>
 8004c54:	4a1f      	ldr	r2, [pc, #124]	; (8004cd4 <_free_r+0x98>)
 8004c56:	6813      	ldr	r3, [r2, #0]
 8004c58:	4610      	mov	r0, r2
 8004c5a:	b933      	cbnz	r3, 8004c6a <_free_r+0x2e>
 8004c5c:	6063      	str	r3, [r4, #4]
 8004c5e:	6014      	str	r4, [r2, #0]
 8004c60:	4628      	mov	r0, r5
 8004c62:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004c66:	f000 bc40 	b.w	80054ea <__malloc_unlock>
 8004c6a:	42a3      	cmp	r3, r4
 8004c6c:	d90c      	bls.n	8004c88 <_free_r+0x4c>
 8004c6e:	6821      	ldr	r1, [r4, #0]
 8004c70:	1862      	adds	r2, r4, r1
 8004c72:	4293      	cmp	r3, r2
 8004c74:	bf04      	itt	eq
 8004c76:	681a      	ldreq	r2, [r3, #0]
 8004c78:	685b      	ldreq	r3, [r3, #4]
 8004c7a:	6063      	str	r3, [r4, #4]
 8004c7c:	bf04      	itt	eq
 8004c7e:	1852      	addeq	r2, r2, r1
 8004c80:	6022      	streq	r2, [r4, #0]
 8004c82:	6004      	str	r4, [r0, #0]
 8004c84:	e7ec      	b.n	8004c60 <_free_r+0x24>
 8004c86:	4613      	mov	r3, r2
 8004c88:	685a      	ldr	r2, [r3, #4]
 8004c8a:	b10a      	cbz	r2, 8004c90 <_free_r+0x54>
 8004c8c:	42a2      	cmp	r2, r4
 8004c8e:	d9fa      	bls.n	8004c86 <_free_r+0x4a>
 8004c90:	6819      	ldr	r1, [r3, #0]
 8004c92:	1858      	adds	r0, r3, r1
 8004c94:	42a0      	cmp	r0, r4
 8004c96:	d10b      	bne.n	8004cb0 <_free_r+0x74>
 8004c98:	6820      	ldr	r0, [r4, #0]
 8004c9a:	4401      	add	r1, r0
 8004c9c:	1858      	adds	r0, r3, r1
 8004c9e:	4282      	cmp	r2, r0
 8004ca0:	6019      	str	r1, [r3, #0]
 8004ca2:	d1dd      	bne.n	8004c60 <_free_r+0x24>
 8004ca4:	6810      	ldr	r0, [r2, #0]
 8004ca6:	6852      	ldr	r2, [r2, #4]
 8004ca8:	605a      	str	r2, [r3, #4]
 8004caa:	4401      	add	r1, r0
 8004cac:	6019      	str	r1, [r3, #0]
 8004cae:	e7d7      	b.n	8004c60 <_free_r+0x24>
 8004cb0:	d902      	bls.n	8004cb8 <_free_r+0x7c>
 8004cb2:	230c      	movs	r3, #12
 8004cb4:	602b      	str	r3, [r5, #0]
 8004cb6:	e7d3      	b.n	8004c60 <_free_r+0x24>
 8004cb8:	6820      	ldr	r0, [r4, #0]
 8004cba:	1821      	adds	r1, r4, r0
 8004cbc:	428a      	cmp	r2, r1
 8004cbe:	bf04      	itt	eq
 8004cc0:	6811      	ldreq	r1, [r2, #0]
 8004cc2:	6852      	ldreq	r2, [r2, #4]
 8004cc4:	6062      	str	r2, [r4, #4]
 8004cc6:	bf04      	itt	eq
 8004cc8:	1809      	addeq	r1, r1, r0
 8004cca:	6021      	streq	r1, [r4, #0]
 8004ccc:	605c      	str	r4, [r3, #4]
 8004cce:	e7c7      	b.n	8004c60 <_free_r+0x24>
 8004cd0:	bd38      	pop	{r3, r4, r5, pc}
 8004cd2:	bf00      	nop
 8004cd4:	2000020c 	.word	0x2000020c

08004cd8 <_malloc_r>:
 8004cd8:	b570      	push	{r4, r5, r6, lr}
 8004cda:	1ccd      	adds	r5, r1, #3
 8004cdc:	f025 0503 	bic.w	r5, r5, #3
 8004ce0:	3508      	adds	r5, #8
 8004ce2:	2d0c      	cmp	r5, #12
 8004ce4:	bf38      	it	cc
 8004ce6:	250c      	movcc	r5, #12
 8004ce8:	2d00      	cmp	r5, #0
 8004cea:	4606      	mov	r6, r0
 8004cec:	db01      	blt.n	8004cf2 <_malloc_r+0x1a>
 8004cee:	42a9      	cmp	r1, r5
 8004cf0:	d903      	bls.n	8004cfa <_malloc_r+0x22>
 8004cf2:	230c      	movs	r3, #12
 8004cf4:	6033      	str	r3, [r6, #0]
 8004cf6:	2000      	movs	r0, #0
 8004cf8:	bd70      	pop	{r4, r5, r6, pc}
 8004cfa:	f000 fbf5 	bl	80054e8 <__malloc_lock>
 8004cfe:	4a21      	ldr	r2, [pc, #132]	; (8004d84 <_malloc_r+0xac>)
 8004d00:	6814      	ldr	r4, [r2, #0]
 8004d02:	4621      	mov	r1, r4
 8004d04:	b991      	cbnz	r1, 8004d2c <_malloc_r+0x54>
 8004d06:	4c20      	ldr	r4, [pc, #128]	; (8004d88 <_malloc_r+0xb0>)
 8004d08:	6823      	ldr	r3, [r4, #0]
 8004d0a:	b91b      	cbnz	r3, 8004d14 <_malloc_r+0x3c>
 8004d0c:	4630      	mov	r0, r6
 8004d0e:	f000 f97d 	bl	800500c <_sbrk_r>
 8004d12:	6020      	str	r0, [r4, #0]
 8004d14:	4629      	mov	r1, r5
 8004d16:	4630      	mov	r0, r6
 8004d18:	f000 f978 	bl	800500c <_sbrk_r>
 8004d1c:	1c43      	adds	r3, r0, #1
 8004d1e:	d124      	bne.n	8004d6a <_malloc_r+0x92>
 8004d20:	230c      	movs	r3, #12
 8004d22:	6033      	str	r3, [r6, #0]
 8004d24:	4630      	mov	r0, r6
 8004d26:	f000 fbe0 	bl	80054ea <__malloc_unlock>
 8004d2a:	e7e4      	b.n	8004cf6 <_malloc_r+0x1e>
 8004d2c:	680b      	ldr	r3, [r1, #0]
 8004d2e:	1b5b      	subs	r3, r3, r5
 8004d30:	d418      	bmi.n	8004d64 <_malloc_r+0x8c>
 8004d32:	2b0b      	cmp	r3, #11
 8004d34:	d90f      	bls.n	8004d56 <_malloc_r+0x7e>
 8004d36:	600b      	str	r3, [r1, #0]
 8004d38:	50cd      	str	r5, [r1, r3]
 8004d3a:	18cc      	adds	r4, r1, r3
 8004d3c:	4630      	mov	r0, r6
 8004d3e:	f000 fbd4 	bl	80054ea <__malloc_unlock>
 8004d42:	f104 000b 	add.w	r0, r4, #11
 8004d46:	1d23      	adds	r3, r4, #4
 8004d48:	f020 0007 	bic.w	r0, r0, #7
 8004d4c:	1ac3      	subs	r3, r0, r3
 8004d4e:	d0d3      	beq.n	8004cf8 <_malloc_r+0x20>
 8004d50:	425a      	negs	r2, r3
 8004d52:	50e2      	str	r2, [r4, r3]
 8004d54:	e7d0      	b.n	8004cf8 <_malloc_r+0x20>
 8004d56:	428c      	cmp	r4, r1
 8004d58:	684b      	ldr	r3, [r1, #4]
 8004d5a:	bf16      	itet	ne
 8004d5c:	6063      	strne	r3, [r4, #4]
 8004d5e:	6013      	streq	r3, [r2, #0]
 8004d60:	460c      	movne	r4, r1
 8004d62:	e7eb      	b.n	8004d3c <_malloc_r+0x64>
 8004d64:	460c      	mov	r4, r1
 8004d66:	6849      	ldr	r1, [r1, #4]
 8004d68:	e7cc      	b.n	8004d04 <_malloc_r+0x2c>
 8004d6a:	1cc4      	adds	r4, r0, #3
 8004d6c:	f024 0403 	bic.w	r4, r4, #3
 8004d70:	42a0      	cmp	r0, r4
 8004d72:	d005      	beq.n	8004d80 <_malloc_r+0xa8>
 8004d74:	1a21      	subs	r1, r4, r0
 8004d76:	4630      	mov	r0, r6
 8004d78:	f000 f948 	bl	800500c <_sbrk_r>
 8004d7c:	3001      	adds	r0, #1
 8004d7e:	d0cf      	beq.n	8004d20 <_malloc_r+0x48>
 8004d80:	6025      	str	r5, [r4, #0]
 8004d82:	e7db      	b.n	8004d3c <_malloc_r+0x64>
 8004d84:	2000020c 	.word	0x2000020c
 8004d88:	20000210 	.word	0x20000210

08004d8c <__sfputc_r>:
 8004d8c:	6893      	ldr	r3, [r2, #8]
 8004d8e:	3b01      	subs	r3, #1
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	b410      	push	{r4}
 8004d94:	6093      	str	r3, [r2, #8]
 8004d96:	da08      	bge.n	8004daa <__sfputc_r+0x1e>
 8004d98:	6994      	ldr	r4, [r2, #24]
 8004d9a:	42a3      	cmp	r3, r4
 8004d9c:	db01      	blt.n	8004da2 <__sfputc_r+0x16>
 8004d9e:	290a      	cmp	r1, #10
 8004da0:	d103      	bne.n	8004daa <__sfputc_r+0x1e>
 8004da2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004da6:	f000 b985 	b.w	80050b4 <__swbuf_r>
 8004daa:	6813      	ldr	r3, [r2, #0]
 8004dac:	1c58      	adds	r0, r3, #1
 8004dae:	6010      	str	r0, [r2, #0]
 8004db0:	7019      	strb	r1, [r3, #0]
 8004db2:	4608      	mov	r0, r1
 8004db4:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004db8:	4770      	bx	lr

08004dba <__sfputs_r>:
 8004dba:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004dbc:	4606      	mov	r6, r0
 8004dbe:	460f      	mov	r7, r1
 8004dc0:	4614      	mov	r4, r2
 8004dc2:	18d5      	adds	r5, r2, r3
 8004dc4:	42ac      	cmp	r4, r5
 8004dc6:	d101      	bne.n	8004dcc <__sfputs_r+0x12>
 8004dc8:	2000      	movs	r0, #0
 8004dca:	e007      	b.n	8004ddc <__sfputs_r+0x22>
 8004dcc:	463a      	mov	r2, r7
 8004dce:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004dd2:	4630      	mov	r0, r6
 8004dd4:	f7ff ffda 	bl	8004d8c <__sfputc_r>
 8004dd8:	1c43      	adds	r3, r0, #1
 8004dda:	d1f3      	bne.n	8004dc4 <__sfputs_r+0xa>
 8004ddc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004de0 <_vfiprintf_r>:
 8004de0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004de4:	460c      	mov	r4, r1
 8004de6:	b09d      	sub	sp, #116	; 0x74
 8004de8:	4617      	mov	r7, r2
 8004dea:	461d      	mov	r5, r3
 8004dec:	4606      	mov	r6, r0
 8004dee:	b118      	cbz	r0, 8004df8 <_vfiprintf_r+0x18>
 8004df0:	6983      	ldr	r3, [r0, #24]
 8004df2:	b90b      	cbnz	r3, 8004df8 <_vfiprintf_r+0x18>
 8004df4:	f7ff fb8e 	bl	8004514 <__sinit>
 8004df8:	4b7c      	ldr	r3, [pc, #496]	; (8004fec <_vfiprintf_r+0x20c>)
 8004dfa:	429c      	cmp	r4, r3
 8004dfc:	d158      	bne.n	8004eb0 <_vfiprintf_r+0xd0>
 8004dfe:	6874      	ldr	r4, [r6, #4]
 8004e00:	89a3      	ldrh	r3, [r4, #12]
 8004e02:	0718      	lsls	r0, r3, #28
 8004e04:	d55e      	bpl.n	8004ec4 <_vfiprintf_r+0xe4>
 8004e06:	6923      	ldr	r3, [r4, #16]
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d05b      	beq.n	8004ec4 <_vfiprintf_r+0xe4>
 8004e0c:	2300      	movs	r3, #0
 8004e0e:	9309      	str	r3, [sp, #36]	; 0x24
 8004e10:	2320      	movs	r3, #32
 8004e12:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004e16:	2330      	movs	r3, #48	; 0x30
 8004e18:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004e1c:	9503      	str	r5, [sp, #12]
 8004e1e:	f04f 0b01 	mov.w	fp, #1
 8004e22:	46b8      	mov	r8, r7
 8004e24:	4645      	mov	r5, r8
 8004e26:	f815 3b01 	ldrb.w	r3, [r5], #1
 8004e2a:	b10b      	cbz	r3, 8004e30 <_vfiprintf_r+0x50>
 8004e2c:	2b25      	cmp	r3, #37	; 0x25
 8004e2e:	d154      	bne.n	8004eda <_vfiprintf_r+0xfa>
 8004e30:	ebb8 0a07 	subs.w	sl, r8, r7
 8004e34:	d00b      	beq.n	8004e4e <_vfiprintf_r+0x6e>
 8004e36:	4653      	mov	r3, sl
 8004e38:	463a      	mov	r2, r7
 8004e3a:	4621      	mov	r1, r4
 8004e3c:	4630      	mov	r0, r6
 8004e3e:	f7ff ffbc 	bl	8004dba <__sfputs_r>
 8004e42:	3001      	adds	r0, #1
 8004e44:	f000 80c2 	beq.w	8004fcc <_vfiprintf_r+0x1ec>
 8004e48:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004e4a:	4453      	add	r3, sl
 8004e4c:	9309      	str	r3, [sp, #36]	; 0x24
 8004e4e:	f898 3000 	ldrb.w	r3, [r8]
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	f000 80ba 	beq.w	8004fcc <_vfiprintf_r+0x1ec>
 8004e58:	2300      	movs	r3, #0
 8004e5a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004e5e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004e62:	9304      	str	r3, [sp, #16]
 8004e64:	9307      	str	r3, [sp, #28]
 8004e66:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004e6a:	931a      	str	r3, [sp, #104]	; 0x68
 8004e6c:	46a8      	mov	r8, r5
 8004e6e:	2205      	movs	r2, #5
 8004e70:	f818 1b01 	ldrb.w	r1, [r8], #1
 8004e74:	485e      	ldr	r0, [pc, #376]	; (8004ff0 <_vfiprintf_r+0x210>)
 8004e76:	f7fb f9d3 	bl	8000220 <memchr>
 8004e7a:	9b04      	ldr	r3, [sp, #16]
 8004e7c:	bb78      	cbnz	r0, 8004ede <_vfiprintf_r+0xfe>
 8004e7e:	06d9      	lsls	r1, r3, #27
 8004e80:	bf44      	itt	mi
 8004e82:	2220      	movmi	r2, #32
 8004e84:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8004e88:	071a      	lsls	r2, r3, #28
 8004e8a:	bf44      	itt	mi
 8004e8c:	222b      	movmi	r2, #43	; 0x2b
 8004e8e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8004e92:	782a      	ldrb	r2, [r5, #0]
 8004e94:	2a2a      	cmp	r2, #42	; 0x2a
 8004e96:	d02a      	beq.n	8004eee <_vfiprintf_r+0x10e>
 8004e98:	9a07      	ldr	r2, [sp, #28]
 8004e9a:	46a8      	mov	r8, r5
 8004e9c:	2000      	movs	r0, #0
 8004e9e:	250a      	movs	r5, #10
 8004ea0:	4641      	mov	r1, r8
 8004ea2:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004ea6:	3b30      	subs	r3, #48	; 0x30
 8004ea8:	2b09      	cmp	r3, #9
 8004eaa:	d969      	bls.n	8004f80 <_vfiprintf_r+0x1a0>
 8004eac:	b360      	cbz	r0, 8004f08 <_vfiprintf_r+0x128>
 8004eae:	e024      	b.n	8004efa <_vfiprintf_r+0x11a>
 8004eb0:	4b50      	ldr	r3, [pc, #320]	; (8004ff4 <_vfiprintf_r+0x214>)
 8004eb2:	429c      	cmp	r4, r3
 8004eb4:	d101      	bne.n	8004eba <_vfiprintf_r+0xda>
 8004eb6:	68b4      	ldr	r4, [r6, #8]
 8004eb8:	e7a2      	b.n	8004e00 <_vfiprintf_r+0x20>
 8004eba:	4b4f      	ldr	r3, [pc, #316]	; (8004ff8 <_vfiprintf_r+0x218>)
 8004ebc:	429c      	cmp	r4, r3
 8004ebe:	bf08      	it	eq
 8004ec0:	68f4      	ldreq	r4, [r6, #12]
 8004ec2:	e79d      	b.n	8004e00 <_vfiprintf_r+0x20>
 8004ec4:	4621      	mov	r1, r4
 8004ec6:	4630      	mov	r0, r6
 8004ec8:	f000 f958 	bl	800517c <__swsetup_r>
 8004ecc:	2800      	cmp	r0, #0
 8004ece:	d09d      	beq.n	8004e0c <_vfiprintf_r+0x2c>
 8004ed0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004ed4:	b01d      	add	sp, #116	; 0x74
 8004ed6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004eda:	46a8      	mov	r8, r5
 8004edc:	e7a2      	b.n	8004e24 <_vfiprintf_r+0x44>
 8004ede:	4a44      	ldr	r2, [pc, #272]	; (8004ff0 <_vfiprintf_r+0x210>)
 8004ee0:	1a80      	subs	r0, r0, r2
 8004ee2:	fa0b f000 	lsl.w	r0, fp, r0
 8004ee6:	4318      	orrs	r0, r3
 8004ee8:	9004      	str	r0, [sp, #16]
 8004eea:	4645      	mov	r5, r8
 8004eec:	e7be      	b.n	8004e6c <_vfiprintf_r+0x8c>
 8004eee:	9a03      	ldr	r2, [sp, #12]
 8004ef0:	1d11      	adds	r1, r2, #4
 8004ef2:	6812      	ldr	r2, [r2, #0]
 8004ef4:	9103      	str	r1, [sp, #12]
 8004ef6:	2a00      	cmp	r2, #0
 8004ef8:	db01      	blt.n	8004efe <_vfiprintf_r+0x11e>
 8004efa:	9207      	str	r2, [sp, #28]
 8004efc:	e004      	b.n	8004f08 <_vfiprintf_r+0x128>
 8004efe:	4252      	negs	r2, r2
 8004f00:	f043 0302 	orr.w	r3, r3, #2
 8004f04:	9207      	str	r2, [sp, #28]
 8004f06:	9304      	str	r3, [sp, #16]
 8004f08:	f898 3000 	ldrb.w	r3, [r8]
 8004f0c:	2b2e      	cmp	r3, #46	; 0x2e
 8004f0e:	d10e      	bne.n	8004f2e <_vfiprintf_r+0x14e>
 8004f10:	f898 3001 	ldrb.w	r3, [r8, #1]
 8004f14:	2b2a      	cmp	r3, #42	; 0x2a
 8004f16:	d138      	bne.n	8004f8a <_vfiprintf_r+0x1aa>
 8004f18:	9b03      	ldr	r3, [sp, #12]
 8004f1a:	1d1a      	adds	r2, r3, #4
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	9203      	str	r2, [sp, #12]
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	bfb8      	it	lt
 8004f24:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8004f28:	f108 0802 	add.w	r8, r8, #2
 8004f2c:	9305      	str	r3, [sp, #20]
 8004f2e:	4d33      	ldr	r5, [pc, #204]	; (8004ffc <_vfiprintf_r+0x21c>)
 8004f30:	f898 1000 	ldrb.w	r1, [r8]
 8004f34:	2203      	movs	r2, #3
 8004f36:	4628      	mov	r0, r5
 8004f38:	f7fb f972 	bl	8000220 <memchr>
 8004f3c:	b140      	cbz	r0, 8004f50 <_vfiprintf_r+0x170>
 8004f3e:	2340      	movs	r3, #64	; 0x40
 8004f40:	1b40      	subs	r0, r0, r5
 8004f42:	fa03 f000 	lsl.w	r0, r3, r0
 8004f46:	9b04      	ldr	r3, [sp, #16]
 8004f48:	4303      	orrs	r3, r0
 8004f4a:	f108 0801 	add.w	r8, r8, #1
 8004f4e:	9304      	str	r3, [sp, #16]
 8004f50:	f898 1000 	ldrb.w	r1, [r8]
 8004f54:	482a      	ldr	r0, [pc, #168]	; (8005000 <_vfiprintf_r+0x220>)
 8004f56:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004f5a:	2206      	movs	r2, #6
 8004f5c:	f108 0701 	add.w	r7, r8, #1
 8004f60:	f7fb f95e 	bl	8000220 <memchr>
 8004f64:	2800      	cmp	r0, #0
 8004f66:	d037      	beq.n	8004fd8 <_vfiprintf_r+0x1f8>
 8004f68:	4b26      	ldr	r3, [pc, #152]	; (8005004 <_vfiprintf_r+0x224>)
 8004f6a:	bb1b      	cbnz	r3, 8004fb4 <_vfiprintf_r+0x1d4>
 8004f6c:	9b03      	ldr	r3, [sp, #12]
 8004f6e:	3307      	adds	r3, #7
 8004f70:	f023 0307 	bic.w	r3, r3, #7
 8004f74:	3308      	adds	r3, #8
 8004f76:	9303      	str	r3, [sp, #12]
 8004f78:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004f7a:	444b      	add	r3, r9
 8004f7c:	9309      	str	r3, [sp, #36]	; 0x24
 8004f7e:	e750      	b.n	8004e22 <_vfiprintf_r+0x42>
 8004f80:	fb05 3202 	mla	r2, r5, r2, r3
 8004f84:	2001      	movs	r0, #1
 8004f86:	4688      	mov	r8, r1
 8004f88:	e78a      	b.n	8004ea0 <_vfiprintf_r+0xc0>
 8004f8a:	2300      	movs	r3, #0
 8004f8c:	f108 0801 	add.w	r8, r8, #1
 8004f90:	9305      	str	r3, [sp, #20]
 8004f92:	4619      	mov	r1, r3
 8004f94:	250a      	movs	r5, #10
 8004f96:	4640      	mov	r0, r8
 8004f98:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004f9c:	3a30      	subs	r2, #48	; 0x30
 8004f9e:	2a09      	cmp	r2, #9
 8004fa0:	d903      	bls.n	8004faa <_vfiprintf_r+0x1ca>
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d0c3      	beq.n	8004f2e <_vfiprintf_r+0x14e>
 8004fa6:	9105      	str	r1, [sp, #20]
 8004fa8:	e7c1      	b.n	8004f2e <_vfiprintf_r+0x14e>
 8004faa:	fb05 2101 	mla	r1, r5, r1, r2
 8004fae:	2301      	movs	r3, #1
 8004fb0:	4680      	mov	r8, r0
 8004fb2:	e7f0      	b.n	8004f96 <_vfiprintf_r+0x1b6>
 8004fb4:	ab03      	add	r3, sp, #12
 8004fb6:	9300      	str	r3, [sp, #0]
 8004fb8:	4622      	mov	r2, r4
 8004fba:	4b13      	ldr	r3, [pc, #76]	; (8005008 <_vfiprintf_r+0x228>)
 8004fbc:	a904      	add	r1, sp, #16
 8004fbe:	4630      	mov	r0, r6
 8004fc0:	f7fe f838 	bl	8003034 <_printf_float>
 8004fc4:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8004fc8:	4681      	mov	r9, r0
 8004fca:	d1d5      	bne.n	8004f78 <_vfiprintf_r+0x198>
 8004fcc:	89a3      	ldrh	r3, [r4, #12]
 8004fce:	065b      	lsls	r3, r3, #25
 8004fd0:	f53f af7e 	bmi.w	8004ed0 <_vfiprintf_r+0xf0>
 8004fd4:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004fd6:	e77d      	b.n	8004ed4 <_vfiprintf_r+0xf4>
 8004fd8:	ab03      	add	r3, sp, #12
 8004fda:	9300      	str	r3, [sp, #0]
 8004fdc:	4622      	mov	r2, r4
 8004fde:	4b0a      	ldr	r3, [pc, #40]	; (8005008 <_vfiprintf_r+0x228>)
 8004fe0:	a904      	add	r1, sp, #16
 8004fe2:	4630      	mov	r0, r6
 8004fe4:	f7fe fae2 	bl	80035ac <_printf_i>
 8004fe8:	e7ec      	b.n	8004fc4 <_vfiprintf_r+0x1e4>
 8004fea:	bf00      	nop
 8004fec:	08005630 	.word	0x08005630
 8004ff0:	0800576c 	.word	0x0800576c
 8004ff4:	08005650 	.word	0x08005650
 8004ff8:	08005610 	.word	0x08005610
 8004ffc:	08005772 	.word	0x08005772
 8005000:	08005776 	.word	0x08005776
 8005004:	08003035 	.word	0x08003035
 8005008:	08004dbb 	.word	0x08004dbb

0800500c <_sbrk_r>:
 800500c:	b538      	push	{r3, r4, r5, lr}
 800500e:	4c06      	ldr	r4, [pc, #24]	; (8005028 <_sbrk_r+0x1c>)
 8005010:	2300      	movs	r3, #0
 8005012:	4605      	mov	r5, r0
 8005014:	4608      	mov	r0, r1
 8005016:	6023      	str	r3, [r4, #0]
 8005018:	f7fc febe 	bl	8001d98 <_sbrk>
 800501c:	1c43      	adds	r3, r0, #1
 800501e:	d102      	bne.n	8005026 <_sbrk_r+0x1a>
 8005020:	6823      	ldr	r3, [r4, #0]
 8005022:	b103      	cbz	r3, 8005026 <_sbrk_r+0x1a>
 8005024:	602b      	str	r3, [r5, #0]
 8005026:	bd38      	pop	{r3, r4, r5, pc}
 8005028:	20000214 	.word	0x20000214

0800502c <__sread>:
 800502c:	b510      	push	{r4, lr}
 800502e:	460c      	mov	r4, r1
 8005030:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005034:	f000 fa5a 	bl	80054ec <_read_r>
 8005038:	2800      	cmp	r0, #0
 800503a:	bfab      	itete	ge
 800503c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800503e:	89a3      	ldrhlt	r3, [r4, #12]
 8005040:	181b      	addge	r3, r3, r0
 8005042:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8005046:	bfac      	ite	ge
 8005048:	6563      	strge	r3, [r4, #84]	; 0x54
 800504a:	81a3      	strhlt	r3, [r4, #12]
 800504c:	bd10      	pop	{r4, pc}

0800504e <__swrite>:
 800504e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005052:	461f      	mov	r7, r3
 8005054:	898b      	ldrh	r3, [r1, #12]
 8005056:	05db      	lsls	r3, r3, #23
 8005058:	4605      	mov	r5, r0
 800505a:	460c      	mov	r4, r1
 800505c:	4616      	mov	r6, r2
 800505e:	d505      	bpl.n	800506c <__swrite+0x1e>
 8005060:	2302      	movs	r3, #2
 8005062:	2200      	movs	r2, #0
 8005064:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005068:	f000 f9b6 	bl	80053d8 <_lseek_r>
 800506c:	89a3      	ldrh	r3, [r4, #12]
 800506e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005072:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005076:	81a3      	strh	r3, [r4, #12]
 8005078:	4632      	mov	r2, r6
 800507a:	463b      	mov	r3, r7
 800507c:	4628      	mov	r0, r5
 800507e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005082:	f000 b869 	b.w	8005158 <_write_r>

08005086 <__sseek>:
 8005086:	b510      	push	{r4, lr}
 8005088:	460c      	mov	r4, r1
 800508a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800508e:	f000 f9a3 	bl	80053d8 <_lseek_r>
 8005092:	1c43      	adds	r3, r0, #1
 8005094:	89a3      	ldrh	r3, [r4, #12]
 8005096:	bf15      	itete	ne
 8005098:	6560      	strne	r0, [r4, #84]	; 0x54
 800509a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800509e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80050a2:	81a3      	strheq	r3, [r4, #12]
 80050a4:	bf18      	it	ne
 80050a6:	81a3      	strhne	r3, [r4, #12]
 80050a8:	bd10      	pop	{r4, pc}

080050aa <__sclose>:
 80050aa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80050ae:	f000 b8d3 	b.w	8005258 <_close_r>
	...

080050b4 <__swbuf_r>:
 80050b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80050b6:	460e      	mov	r6, r1
 80050b8:	4614      	mov	r4, r2
 80050ba:	4605      	mov	r5, r0
 80050bc:	b118      	cbz	r0, 80050c6 <__swbuf_r+0x12>
 80050be:	6983      	ldr	r3, [r0, #24]
 80050c0:	b90b      	cbnz	r3, 80050c6 <__swbuf_r+0x12>
 80050c2:	f7ff fa27 	bl	8004514 <__sinit>
 80050c6:	4b21      	ldr	r3, [pc, #132]	; (800514c <__swbuf_r+0x98>)
 80050c8:	429c      	cmp	r4, r3
 80050ca:	d12a      	bne.n	8005122 <__swbuf_r+0x6e>
 80050cc:	686c      	ldr	r4, [r5, #4]
 80050ce:	69a3      	ldr	r3, [r4, #24]
 80050d0:	60a3      	str	r3, [r4, #8]
 80050d2:	89a3      	ldrh	r3, [r4, #12]
 80050d4:	071a      	lsls	r2, r3, #28
 80050d6:	d52e      	bpl.n	8005136 <__swbuf_r+0x82>
 80050d8:	6923      	ldr	r3, [r4, #16]
 80050da:	b363      	cbz	r3, 8005136 <__swbuf_r+0x82>
 80050dc:	6923      	ldr	r3, [r4, #16]
 80050de:	6820      	ldr	r0, [r4, #0]
 80050e0:	1ac0      	subs	r0, r0, r3
 80050e2:	6963      	ldr	r3, [r4, #20]
 80050e4:	b2f6      	uxtb	r6, r6
 80050e6:	4283      	cmp	r3, r0
 80050e8:	4637      	mov	r7, r6
 80050ea:	dc04      	bgt.n	80050f6 <__swbuf_r+0x42>
 80050ec:	4621      	mov	r1, r4
 80050ee:	4628      	mov	r0, r5
 80050f0:	f000 f948 	bl	8005384 <_fflush_r>
 80050f4:	bb28      	cbnz	r0, 8005142 <__swbuf_r+0x8e>
 80050f6:	68a3      	ldr	r3, [r4, #8]
 80050f8:	3b01      	subs	r3, #1
 80050fa:	60a3      	str	r3, [r4, #8]
 80050fc:	6823      	ldr	r3, [r4, #0]
 80050fe:	1c5a      	adds	r2, r3, #1
 8005100:	6022      	str	r2, [r4, #0]
 8005102:	701e      	strb	r6, [r3, #0]
 8005104:	6963      	ldr	r3, [r4, #20]
 8005106:	3001      	adds	r0, #1
 8005108:	4283      	cmp	r3, r0
 800510a:	d004      	beq.n	8005116 <__swbuf_r+0x62>
 800510c:	89a3      	ldrh	r3, [r4, #12]
 800510e:	07db      	lsls	r3, r3, #31
 8005110:	d519      	bpl.n	8005146 <__swbuf_r+0x92>
 8005112:	2e0a      	cmp	r6, #10
 8005114:	d117      	bne.n	8005146 <__swbuf_r+0x92>
 8005116:	4621      	mov	r1, r4
 8005118:	4628      	mov	r0, r5
 800511a:	f000 f933 	bl	8005384 <_fflush_r>
 800511e:	b190      	cbz	r0, 8005146 <__swbuf_r+0x92>
 8005120:	e00f      	b.n	8005142 <__swbuf_r+0x8e>
 8005122:	4b0b      	ldr	r3, [pc, #44]	; (8005150 <__swbuf_r+0x9c>)
 8005124:	429c      	cmp	r4, r3
 8005126:	d101      	bne.n	800512c <__swbuf_r+0x78>
 8005128:	68ac      	ldr	r4, [r5, #8]
 800512a:	e7d0      	b.n	80050ce <__swbuf_r+0x1a>
 800512c:	4b09      	ldr	r3, [pc, #36]	; (8005154 <__swbuf_r+0xa0>)
 800512e:	429c      	cmp	r4, r3
 8005130:	bf08      	it	eq
 8005132:	68ec      	ldreq	r4, [r5, #12]
 8005134:	e7cb      	b.n	80050ce <__swbuf_r+0x1a>
 8005136:	4621      	mov	r1, r4
 8005138:	4628      	mov	r0, r5
 800513a:	f000 f81f 	bl	800517c <__swsetup_r>
 800513e:	2800      	cmp	r0, #0
 8005140:	d0cc      	beq.n	80050dc <__swbuf_r+0x28>
 8005142:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8005146:	4638      	mov	r0, r7
 8005148:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800514a:	bf00      	nop
 800514c:	08005630 	.word	0x08005630
 8005150:	08005650 	.word	0x08005650
 8005154:	08005610 	.word	0x08005610

08005158 <_write_r>:
 8005158:	b538      	push	{r3, r4, r5, lr}
 800515a:	4c07      	ldr	r4, [pc, #28]	; (8005178 <_write_r+0x20>)
 800515c:	4605      	mov	r5, r0
 800515e:	4608      	mov	r0, r1
 8005160:	4611      	mov	r1, r2
 8005162:	2200      	movs	r2, #0
 8005164:	6022      	str	r2, [r4, #0]
 8005166:	461a      	mov	r2, r3
 8005168:	f7fc fdc5 	bl	8001cf6 <_write>
 800516c:	1c43      	adds	r3, r0, #1
 800516e:	d102      	bne.n	8005176 <_write_r+0x1e>
 8005170:	6823      	ldr	r3, [r4, #0]
 8005172:	b103      	cbz	r3, 8005176 <_write_r+0x1e>
 8005174:	602b      	str	r3, [r5, #0]
 8005176:	bd38      	pop	{r3, r4, r5, pc}
 8005178:	20000214 	.word	0x20000214

0800517c <__swsetup_r>:
 800517c:	4b32      	ldr	r3, [pc, #200]	; (8005248 <__swsetup_r+0xcc>)
 800517e:	b570      	push	{r4, r5, r6, lr}
 8005180:	681d      	ldr	r5, [r3, #0]
 8005182:	4606      	mov	r6, r0
 8005184:	460c      	mov	r4, r1
 8005186:	b125      	cbz	r5, 8005192 <__swsetup_r+0x16>
 8005188:	69ab      	ldr	r3, [r5, #24]
 800518a:	b913      	cbnz	r3, 8005192 <__swsetup_r+0x16>
 800518c:	4628      	mov	r0, r5
 800518e:	f7ff f9c1 	bl	8004514 <__sinit>
 8005192:	4b2e      	ldr	r3, [pc, #184]	; (800524c <__swsetup_r+0xd0>)
 8005194:	429c      	cmp	r4, r3
 8005196:	d10f      	bne.n	80051b8 <__swsetup_r+0x3c>
 8005198:	686c      	ldr	r4, [r5, #4]
 800519a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800519e:	b29a      	uxth	r2, r3
 80051a0:	0715      	lsls	r5, r2, #28
 80051a2:	d42c      	bmi.n	80051fe <__swsetup_r+0x82>
 80051a4:	06d0      	lsls	r0, r2, #27
 80051a6:	d411      	bmi.n	80051cc <__swsetup_r+0x50>
 80051a8:	2209      	movs	r2, #9
 80051aa:	6032      	str	r2, [r6, #0]
 80051ac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80051b0:	81a3      	strh	r3, [r4, #12]
 80051b2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80051b6:	e03e      	b.n	8005236 <__swsetup_r+0xba>
 80051b8:	4b25      	ldr	r3, [pc, #148]	; (8005250 <__swsetup_r+0xd4>)
 80051ba:	429c      	cmp	r4, r3
 80051bc:	d101      	bne.n	80051c2 <__swsetup_r+0x46>
 80051be:	68ac      	ldr	r4, [r5, #8]
 80051c0:	e7eb      	b.n	800519a <__swsetup_r+0x1e>
 80051c2:	4b24      	ldr	r3, [pc, #144]	; (8005254 <__swsetup_r+0xd8>)
 80051c4:	429c      	cmp	r4, r3
 80051c6:	bf08      	it	eq
 80051c8:	68ec      	ldreq	r4, [r5, #12]
 80051ca:	e7e6      	b.n	800519a <__swsetup_r+0x1e>
 80051cc:	0751      	lsls	r1, r2, #29
 80051ce:	d512      	bpl.n	80051f6 <__swsetup_r+0x7a>
 80051d0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80051d2:	b141      	cbz	r1, 80051e6 <__swsetup_r+0x6a>
 80051d4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80051d8:	4299      	cmp	r1, r3
 80051da:	d002      	beq.n	80051e2 <__swsetup_r+0x66>
 80051dc:	4630      	mov	r0, r6
 80051de:	f7ff fd2d 	bl	8004c3c <_free_r>
 80051e2:	2300      	movs	r3, #0
 80051e4:	6363      	str	r3, [r4, #52]	; 0x34
 80051e6:	89a3      	ldrh	r3, [r4, #12]
 80051e8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80051ec:	81a3      	strh	r3, [r4, #12]
 80051ee:	2300      	movs	r3, #0
 80051f0:	6063      	str	r3, [r4, #4]
 80051f2:	6923      	ldr	r3, [r4, #16]
 80051f4:	6023      	str	r3, [r4, #0]
 80051f6:	89a3      	ldrh	r3, [r4, #12]
 80051f8:	f043 0308 	orr.w	r3, r3, #8
 80051fc:	81a3      	strh	r3, [r4, #12]
 80051fe:	6923      	ldr	r3, [r4, #16]
 8005200:	b94b      	cbnz	r3, 8005216 <__swsetup_r+0x9a>
 8005202:	89a3      	ldrh	r3, [r4, #12]
 8005204:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005208:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800520c:	d003      	beq.n	8005216 <__swsetup_r+0x9a>
 800520e:	4621      	mov	r1, r4
 8005210:	4630      	mov	r0, r6
 8005212:	f000 f917 	bl	8005444 <__smakebuf_r>
 8005216:	89a2      	ldrh	r2, [r4, #12]
 8005218:	f012 0301 	ands.w	r3, r2, #1
 800521c:	d00c      	beq.n	8005238 <__swsetup_r+0xbc>
 800521e:	2300      	movs	r3, #0
 8005220:	60a3      	str	r3, [r4, #8]
 8005222:	6963      	ldr	r3, [r4, #20]
 8005224:	425b      	negs	r3, r3
 8005226:	61a3      	str	r3, [r4, #24]
 8005228:	6923      	ldr	r3, [r4, #16]
 800522a:	b953      	cbnz	r3, 8005242 <__swsetup_r+0xc6>
 800522c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005230:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8005234:	d1ba      	bne.n	80051ac <__swsetup_r+0x30>
 8005236:	bd70      	pop	{r4, r5, r6, pc}
 8005238:	0792      	lsls	r2, r2, #30
 800523a:	bf58      	it	pl
 800523c:	6963      	ldrpl	r3, [r4, #20]
 800523e:	60a3      	str	r3, [r4, #8]
 8005240:	e7f2      	b.n	8005228 <__swsetup_r+0xac>
 8005242:	2000      	movs	r0, #0
 8005244:	e7f7      	b.n	8005236 <__swsetup_r+0xba>
 8005246:	bf00      	nop
 8005248:	20000004 	.word	0x20000004
 800524c:	08005630 	.word	0x08005630
 8005250:	08005650 	.word	0x08005650
 8005254:	08005610 	.word	0x08005610

08005258 <_close_r>:
 8005258:	b538      	push	{r3, r4, r5, lr}
 800525a:	4c06      	ldr	r4, [pc, #24]	; (8005274 <_close_r+0x1c>)
 800525c:	2300      	movs	r3, #0
 800525e:	4605      	mov	r5, r0
 8005260:	4608      	mov	r0, r1
 8005262:	6023      	str	r3, [r4, #0]
 8005264:	f7fc fd63 	bl	8001d2e <_close>
 8005268:	1c43      	adds	r3, r0, #1
 800526a:	d102      	bne.n	8005272 <_close_r+0x1a>
 800526c:	6823      	ldr	r3, [r4, #0]
 800526e:	b103      	cbz	r3, 8005272 <_close_r+0x1a>
 8005270:	602b      	str	r3, [r5, #0]
 8005272:	bd38      	pop	{r3, r4, r5, pc}
 8005274:	20000214 	.word	0x20000214

08005278 <__sflush_r>:
 8005278:	898a      	ldrh	r2, [r1, #12]
 800527a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800527e:	4605      	mov	r5, r0
 8005280:	0710      	lsls	r0, r2, #28
 8005282:	460c      	mov	r4, r1
 8005284:	d458      	bmi.n	8005338 <__sflush_r+0xc0>
 8005286:	684b      	ldr	r3, [r1, #4]
 8005288:	2b00      	cmp	r3, #0
 800528a:	dc05      	bgt.n	8005298 <__sflush_r+0x20>
 800528c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800528e:	2b00      	cmp	r3, #0
 8005290:	dc02      	bgt.n	8005298 <__sflush_r+0x20>
 8005292:	2000      	movs	r0, #0
 8005294:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005298:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800529a:	2e00      	cmp	r6, #0
 800529c:	d0f9      	beq.n	8005292 <__sflush_r+0x1a>
 800529e:	2300      	movs	r3, #0
 80052a0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80052a4:	682f      	ldr	r7, [r5, #0]
 80052a6:	6a21      	ldr	r1, [r4, #32]
 80052a8:	602b      	str	r3, [r5, #0]
 80052aa:	d032      	beq.n	8005312 <__sflush_r+0x9a>
 80052ac:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80052ae:	89a3      	ldrh	r3, [r4, #12]
 80052b0:	075a      	lsls	r2, r3, #29
 80052b2:	d505      	bpl.n	80052c0 <__sflush_r+0x48>
 80052b4:	6863      	ldr	r3, [r4, #4]
 80052b6:	1ac0      	subs	r0, r0, r3
 80052b8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80052ba:	b10b      	cbz	r3, 80052c0 <__sflush_r+0x48>
 80052bc:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80052be:	1ac0      	subs	r0, r0, r3
 80052c0:	2300      	movs	r3, #0
 80052c2:	4602      	mov	r2, r0
 80052c4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80052c6:	6a21      	ldr	r1, [r4, #32]
 80052c8:	4628      	mov	r0, r5
 80052ca:	47b0      	blx	r6
 80052cc:	1c43      	adds	r3, r0, #1
 80052ce:	89a3      	ldrh	r3, [r4, #12]
 80052d0:	d106      	bne.n	80052e0 <__sflush_r+0x68>
 80052d2:	6829      	ldr	r1, [r5, #0]
 80052d4:	291d      	cmp	r1, #29
 80052d6:	d848      	bhi.n	800536a <__sflush_r+0xf2>
 80052d8:	4a29      	ldr	r2, [pc, #164]	; (8005380 <__sflush_r+0x108>)
 80052da:	40ca      	lsrs	r2, r1
 80052dc:	07d6      	lsls	r6, r2, #31
 80052de:	d544      	bpl.n	800536a <__sflush_r+0xf2>
 80052e0:	2200      	movs	r2, #0
 80052e2:	6062      	str	r2, [r4, #4]
 80052e4:	04d9      	lsls	r1, r3, #19
 80052e6:	6922      	ldr	r2, [r4, #16]
 80052e8:	6022      	str	r2, [r4, #0]
 80052ea:	d504      	bpl.n	80052f6 <__sflush_r+0x7e>
 80052ec:	1c42      	adds	r2, r0, #1
 80052ee:	d101      	bne.n	80052f4 <__sflush_r+0x7c>
 80052f0:	682b      	ldr	r3, [r5, #0]
 80052f2:	b903      	cbnz	r3, 80052f6 <__sflush_r+0x7e>
 80052f4:	6560      	str	r0, [r4, #84]	; 0x54
 80052f6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80052f8:	602f      	str	r7, [r5, #0]
 80052fa:	2900      	cmp	r1, #0
 80052fc:	d0c9      	beq.n	8005292 <__sflush_r+0x1a>
 80052fe:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005302:	4299      	cmp	r1, r3
 8005304:	d002      	beq.n	800530c <__sflush_r+0x94>
 8005306:	4628      	mov	r0, r5
 8005308:	f7ff fc98 	bl	8004c3c <_free_r>
 800530c:	2000      	movs	r0, #0
 800530e:	6360      	str	r0, [r4, #52]	; 0x34
 8005310:	e7c0      	b.n	8005294 <__sflush_r+0x1c>
 8005312:	2301      	movs	r3, #1
 8005314:	4628      	mov	r0, r5
 8005316:	47b0      	blx	r6
 8005318:	1c41      	adds	r1, r0, #1
 800531a:	d1c8      	bne.n	80052ae <__sflush_r+0x36>
 800531c:	682b      	ldr	r3, [r5, #0]
 800531e:	2b00      	cmp	r3, #0
 8005320:	d0c5      	beq.n	80052ae <__sflush_r+0x36>
 8005322:	2b1d      	cmp	r3, #29
 8005324:	d001      	beq.n	800532a <__sflush_r+0xb2>
 8005326:	2b16      	cmp	r3, #22
 8005328:	d101      	bne.n	800532e <__sflush_r+0xb6>
 800532a:	602f      	str	r7, [r5, #0]
 800532c:	e7b1      	b.n	8005292 <__sflush_r+0x1a>
 800532e:	89a3      	ldrh	r3, [r4, #12]
 8005330:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005334:	81a3      	strh	r3, [r4, #12]
 8005336:	e7ad      	b.n	8005294 <__sflush_r+0x1c>
 8005338:	690f      	ldr	r7, [r1, #16]
 800533a:	2f00      	cmp	r7, #0
 800533c:	d0a9      	beq.n	8005292 <__sflush_r+0x1a>
 800533e:	0793      	lsls	r3, r2, #30
 8005340:	680e      	ldr	r6, [r1, #0]
 8005342:	bf08      	it	eq
 8005344:	694b      	ldreq	r3, [r1, #20]
 8005346:	600f      	str	r7, [r1, #0]
 8005348:	bf18      	it	ne
 800534a:	2300      	movne	r3, #0
 800534c:	eba6 0807 	sub.w	r8, r6, r7
 8005350:	608b      	str	r3, [r1, #8]
 8005352:	f1b8 0f00 	cmp.w	r8, #0
 8005356:	dd9c      	ble.n	8005292 <__sflush_r+0x1a>
 8005358:	4643      	mov	r3, r8
 800535a:	463a      	mov	r2, r7
 800535c:	6a21      	ldr	r1, [r4, #32]
 800535e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8005360:	4628      	mov	r0, r5
 8005362:	47b0      	blx	r6
 8005364:	2800      	cmp	r0, #0
 8005366:	dc06      	bgt.n	8005376 <__sflush_r+0xfe>
 8005368:	89a3      	ldrh	r3, [r4, #12]
 800536a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800536e:	81a3      	strh	r3, [r4, #12]
 8005370:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005374:	e78e      	b.n	8005294 <__sflush_r+0x1c>
 8005376:	4407      	add	r7, r0
 8005378:	eba8 0800 	sub.w	r8, r8, r0
 800537c:	e7e9      	b.n	8005352 <__sflush_r+0xda>
 800537e:	bf00      	nop
 8005380:	20400001 	.word	0x20400001

08005384 <_fflush_r>:
 8005384:	b538      	push	{r3, r4, r5, lr}
 8005386:	690b      	ldr	r3, [r1, #16]
 8005388:	4605      	mov	r5, r0
 800538a:	460c      	mov	r4, r1
 800538c:	b1db      	cbz	r3, 80053c6 <_fflush_r+0x42>
 800538e:	b118      	cbz	r0, 8005398 <_fflush_r+0x14>
 8005390:	6983      	ldr	r3, [r0, #24]
 8005392:	b90b      	cbnz	r3, 8005398 <_fflush_r+0x14>
 8005394:	f7ff f8be 	bl	8004514 <__sinit>
 8005398:	4b0c      	ldr	r3, [pc, #48]	; (80053cc <_fflush_r+0x48>)
 800539a:	429c      	cmp	r4, r3
 800539c:	d109      	bne.n	80053b2 <_fflush_r+0x2e>
 800539e:	686c      	ldr	r4, [r5, #4]
 80053a0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80053a4:	b17b      	cbz	r3, 80053c6 <_fflush_r+0x42>
 80053a6:	4621      	mov	r1, r4
 80053a8:	4628      	mov	r0, r5
 80053aa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80053ae:	f7ff bf63 	b.w	8005278 <__sflush_r>
 80053b2:	4b07      	ldr	r3, [pc, #28]	; (80053d0 <_fflush_r+0x4c>)
 80053b4:	429c      	cmp	r4, r3
 80053b6:	d101      	bne.n	80053bc <_fflush_r+0x38>
 80053b8:	68ac      	ldr	r4, [r5, #8]
 80053ba:	e7f1      	b.n	80053a0 <_fflush_r+0x1c>
 80053bc:	4b05      	ldr	r3, [pc, #20]	; (80053d4 <_fflush_r+0x50>)
 80053be:	429c      	cmp	r4, r3
 80053c0:	bf08      	it	eq
 80053c2:	68ec      	ldreq	r4, [r5, #12]
 80053c4:	e7ec      	b.n	80053a0 <_fflush_r+0x1c>
 80053c6:	2000      	movs	r0, #0
 80053c8:	bd38      	pop	{r3, r4, r5, pc}
 80053ca:	bf00      	nop
 80053cc:	08005630 	.word	0x08005630
 80053d0:	08005650 	.word	0x08005650
 80053d4:	08005610 	.word	0x08005610

080053d8 <_lseek_r>:
 80053d8:	b538      	push	{r3, r4, r5, lr}
 80053da:	4c07      	ldr	r4, [pc, #28]	; (80053f8 <_lseek_r+0x20>)
 80053dc:	4605      	mov	r5, r0
 80053de:	4608      	mov	r0, r1
 80053e0:	4611      	mov	r1, r2
 80053e2:	2200      	movs	r2, #0
 80053e4:	6022      	str	r2, [r4, #0]
 80053e6:	461a      	mov	r2, r3
 80053e8:	f7fc fcc8 	bl	8001d7c <_lseek>
 80053ec:	1c43      	adds	r3, r0, #1
 80053ee:	d102      	bne.n	80053f6 <_lseek_r+0x1e>
 80053f0:	6823      	ldr	r3, [r4, #0]
 80053f2:	b103      	cbz	r3, 80053f6 <_lseek_r+0x1e>
 80053f4:	602b      	str	r3, [r5, #0]
 80053f6:	bd38      	pop	{r3, r4, r5, pc}
 80053f8:	20000214 	.word	0x20000214

080053fc <__swhatbuf_r>:
 80053fc:	b570      	push	{r4, r5, r6, lr}
 80053fe:	460e      	mov	r6, r1
 8005400:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005404:	2900      	cmp	r1, #0
 8005406:	b096      	sub	sp, #88	; 0x58
 8005408:	4614      	mov	r4, r2
 800540a:	461d      	mov	r5, r3
 800540c:	da07      	bge.n	800541e <__swhatbuf_r+0x22>
 800540e:	2300      	movs	r3, #0
 8005410:	602b      	str	r3, [r5, #0]
 8005412:	89b3      	ldrh	r3, [r6, #12]
 8005414:	061a      	lsls	r2, r3, #24
 8005416:	d410      	bmi.n	800543a <__swhatbuf_r+0x3e>
 8005418:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800541c:	e00e      	b.n	800543c <__swhatbuf_r+0x40>
 800541e:	466a      	mov	r2, sp
 8005420:	f000 f884 	bl	800552c <_fstat_r>
 8005424:	2800      	cmp	r0, #0
 8005426:	dbf2      	blt.n	800540e <__swhatbuf_r+0x12>
 8005428:	9a01      	ldr	r2, [sp, #4]
 800542a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800542e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8005432:	425a      	negs	r2, r3
 8005434:	415a      	adcs	r2, r3
 8005436:	602a      	str	r2, [r5, #0]
 8005438:	e7ee      	b.n	8005418 <__swhatbuf_r+0x1c>
 800543a:	2340      	movs	r3, #64	; 0x40
 800543c:	2000      	movs	r0, #0
 800543e:	6023      	str	r3, [r4, #0]
 8005440:	b016      	add	sp, #88	; 0x58
 8005442:	bd70      	pop	{r4, r5, r6, pc}

08005444 <__smakebuf_r>:
 8005444:	898b      	ldrh	r3, [r1, #12]
 8005446:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005448:	079d      	lsls	r5, r3, #30
 800544a:	4606      	mov	r6, r0
 800544c:	460c      	mov	r4, r1
 800544e:	d507      	bpl.n	8005460 <__smakebuf_r+0x1c>
 8005450:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8005454:	6023      	str	r3, [r4, #0]
 8005456:	6123      	str	r3, [r4, #16]
 8005458:	2301      	movs	r3, #1
 800545a:	6163      	str	r3, [r4, #20]
 800545c:	b002      	add	sp, #8
 800545e:	bd70      	pop	{r4, r5, r6, pc}
 8005460:	ab01      	add	r3, sp, #4
 8005462:	466a      	mov	r2, sp
 8005464:	f7ff ffca 	bl	80053fc <__swhatbuf_r>
 8005468:	9900      	ldr	r1, [sp, #0]
 800546a:	4605      	mov	r5, r0
 800546c:	4630      	mov	r0, r6
 800546e:	f7ff fc33 	bl	8004cd8 <_malloc_r>
 8005472:	b948      	cbnz	r0, 8005488 <__smakebuf_r+0x44>
 8005474:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005478:	059a      	lsls	r2, r3, #22
 800547a:	d4ef      	bmi.n	800545c <__smakebuf_r+0x18>
 800547c:	f023 0303 	bic.w	r3, r3, #3
 8005480:	f043 0302 	orr.w	r3, r3, #2
 8005484:	81a3      	strh	r3, [r4, #12]
 8005486:	e7e3      	b.n	8005450 <__smakebuf_r+0xc>
 8005488:	4b0d      	ldr	r3, [pc, #52]	; (80054c0 <__smakebuf_r+0x7c>)
 800548a:	62b3      	str	r3, [r6, #40]	; 0x28
 800548c:	89a3      	ldrh	r3, [r4, #12]
 800548e:	6020      	str	r0, [r4, #0]
 8005490:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005494:	81a3      	strh	r3, [r4, #12]
 8005496:	9b00      	ldr	r3, [sp, #0]
 8005498:	6163      	str	r3, [r4, #20]
 800549a:	9b01      	ldr	r3, [sp, #4]
 800549c:	6120      	str	r0, [r4, #16]
 800549e:	b15b      	cbz	r3, 80054b8 <__smakebuf_r+0x74>
 80054a0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80054a4:	4630      	mov	r0, r6
 80054a6:	f000 f853 	bl	8005550 <_isatty_r>
 80054aa:	b128      	cbz	r0, 80054b8 <__smakebuf_r+0x74>
 80054ac:	89a3      	ldrh	r3, [r4, #12]
 80054ae:	f023 0303 	bic.w	r3, r3, #3
 80054b2:	f043 0301 	orr.w	r3, r3, #1
 80054b6:	81a3      	strh	r3, [r4, #12]
 80054b8:	89a3      	ldrh	r3, [r4, #12]
 80054ba:	431d      	orrs	r5, r3
 80054bc:	81a5      	strh	r5, [r4, #12]
 80054be:	e7cd      	b.n	800545c <__smakebuf_r+0x18>
 80054c0:	080044dd 	.word	0x080044dd

080054c4 <__ascii_mbtowc>:
 80054c4:	b082      	sub	sp, #8
 80054c6:	b901      	cbnz	r1, 80054ca <__ascii_mbtowc+0x6>
 80054c8:	a901      	add	r1, sp, #4
 80054ca:	b142      	cbz	r2, 80054de <__ascii_mbtowc+0x1a>
 80054cc:	b14b      	cbz	r3, 80054e2 <__ascii_mbtowc+0x1e>
 80054ce:	7813      	ldrb	r3, [r2, #0]
 80054d0:	600b      	str	r3, [r1, #0]
 80054d2:	7812      	ldrb	r2, [r2, #0]
 80054d4:	1c10      	adds	r0, r2, #0
 80054d6:	bf18      	it	ne
 80054d8:	2001      	movne	r0, #1
 80054da:	b002      	add	sp, #8
 80054dc:	4770      	bx	lr
 80054de:	4610      	mov	r0, r2
 80054e0:	e7fb      	b.n	80054da <__ascii_mbtowc+0x16>
 80054e2:	f06f 0001 	mvn.w	r0, #1
 80054e6:	e7f8      	b.n	80054da <__ascii_mbtowc+0x16>

080054e8 <__malloc_lock>:
 80054e8:	4770      	bx	lr

080054ea <__malloc_unlock>:
 80054ea:	4770      	bx	lr

080054ec <_read_r>:
 80054ec:	b538      	push	{r3, r4, r5, lr}
 80054ee:	4c07      	ldr	r4, [pc, #28]	; (800550c <_read_r+0x20>)
 80054f0:	4605      	mov	r5, r0
 80054f2:	4608      	mov	r0, r1
 80054f4:	4611      	mov	r1, r2
 80054f6:	2200      	movs	r2, #0
 80054f8:	6022      	str	r2, [r4, #0]
 80054fa:	461a      	mov	r2, r3
 80054fc:	f7fc fbde 	bl	8001cbc <_read>
 8005500:	1c43      	adds	r3, r0, #1
 8005502:	d102      	bne.n	800550a <_read_r+0x1e>
 8005504:	6823      	ldr	r3, [r4, #0]
 8005506:	b103      	cbz	r3, 800550a <_read_r+0x1e>
 8005508:	602b      	str	r3, [r5, #0]
 800550a:	bd38      	pop	{r3, r4, r5, pc}
 800550c:	20000214 	.word	0x20000214

08005510 <__ascii_wctomb>:
 8005510:	b149      	cbz	r1, 8005526 <__ascii_wctomb+0x16>
 8005512:	2aff      	cmp	r2, #255	; 0xff
 8005514:	bf85      	ittet	hi
 8005516:	238a      	movhi	r3, #138	; 0x8a
 8005518:	6003      	strhi	r3, [r0, #0]
 800551a:	700a      	strbls	r2, [r1, #0]
 800551c:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 8005520:	bf98      	it	ls
 8005522:	2001      	movls	r0, #1
 8005524:	4770      	bx	lr
 8005526:	4608      	mov	r0, r1
 8005528:	4770      	bx	lr
	...

0800552c <_fstat_r>:
 800552c:	b538      	push	{r3, r4, r5, lr}
 800552e:	4c07      	ldr	r4, [pc, #28]	; (800554c <_fstat_r+0x20>)
 8005530:	2300      	movs	r3, #0
 8005532:	4605      	mov	r5, r0
 8005534:	4608      	mov	r0, r1
 8005536:	4611      	mov	r1, r2
 8005538:	6023      	str	r3, [r4, #0]
 800553a:	f7fc fc04 	bl	8001d46 <_fstat>
 800553e:	1c43      	adds	r3, r0, #1
 8005540:	d102      	bne.n	8005548 <_fstat_r+0x1c>
 8005542:	6823      	ldr	r3, [r4, #0]
 8005544:	b103      	cbz	r3, 8005548 <_fstat_r+0x1c>
 8005546:	602b      	str	r3, [r5, #0]
 8005548:	bd38      	pop	{r3, r4, r5, pc}
 800554a:	bf00      	nop
 800554c:	20000214 	.word	0x20000214

08005550 <_isatty_r>:
 8005550:	b538      	push	{r3, r4, r5, lr}
 8005552:	4c06      	ldr	r4, [pc, #24]	; (800556c <_isatty_r+0x1c>)
 8005554:	2300      	movs	r3, #0
 8005556:	4605      	mov	r5, r0
 8005558:	4608      	mov	r0, r1
 800555a:	6023      	str	r3, [r4, #0]
 800555c:	f7fc fc03 	bl	8001d66 <_isatty>
 8005560:	1c43      	adds	r3, r0, #1
 8005562:	d102      	bne.n	800556a <_isatty_r+0x1a>
 8005564:	6823      	ldr	r3, [r4, #0]
 8005566:	b103      	cbz	r3, 800556a <_isatty_r+0x1a>
 8005568:	602b      	str	r3, [r5, #0]
 800556a:	bd38      	pop	{r3, r4, r5, pc}
 800556c:	20000214 	.word	0x20000214

08005570 <_init>:
 8005570:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005572:	bf00      	nop
 8005574:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005576:	bc08      	pop	{r3}
 8005578:	469e      	mov	lr, r3
 800557a:	4770      	bx	lr

0800557c <_fini>:
 800557c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800557e:	bf00      	nop
 8005580:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005582:	bc08      	pop	{r3}
 8005584:	469e      	mov	lr, r3
 8005586:	4770      	bx	lr
