Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: core.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "core.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "core"
Output Format                      : NGC
Target Device                      : xc6slx9-2-tqg144

---- Source Options
Top Module Name                    : core
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\holge\OneDrive\AAU - Elektronik og IT\4. semester\Digital Design\digital-design\papilio-pro-projects\core\core_constants.vhd" into library work
Parsing package <core_constants>.
Parsing package body <core_constants>.
Parsing VHDL file "C:\Users\holge\OneDrive\AAU - Elektronik og IT\4. semester\Digital Design\digital-design\papilio-pro-projects\register_32x8\register_32x8.vhd" into library work
Parsing entity <register_32x8>.
Parsing architecture <Behavioral> of entity <register_32x8>.
Parsing VHDL file "C:\Users\holge\OneDrive\AAU - Elektronik og IT\4. semester\Digital Design\digital-design\papilio-pro-projects\program_memory\program_memory.vhd" into library work
Parsing entity <program_memory>.
Parsing architecture <Behavioral> of entity <program_memory>.
Parsing VHDL file "C:\Users\holge\OneDrive\AAU - Elektronik og IT\4. semester\Digital Design\digital-design\papilio-pro-projects\program_counter\program_counter.vhd" into library work
Parsing entity <program_counter>.
Parsing architecture <Behavioral> of entity <program_counter>.
Parsing VHDL file "C:\Users\holge\OneDrive\AAU - Elektronik og IT\4. semester\Digital Design\digital-design\papilio-pro-projects\my_ALU\my_ALU.vhd" into library work
Parsing entity <my_ALU>.
Parsing architecture <Behavioral> of entity <my_alu>.
Parsing VHDL file "C:\Users\holge\OneDrive\AAU - Elektronik og IT\4. semester\Digital Design\digital-design\papilio-pro-projects\memory_controller\memory_controller.vhd" into library work
Parsing entity <memory_controller>.
Parsing architecture <Behavioral> of entity <memory_controller>.
Parsing VHDL file "C:\Users\holge\OneDrive\AAU - Elektronik og IT\4. semester\Digital Design\digital-design\papilio-pro-projects\instruction_memory\instruction_memory.vhd" into library work
Parsing entity <instruction_memory>.
Parsing architecture <Behavioral> of entity <instruction_memory>.
Parsing VHDL file "C:\Users\holge\OneDrive\AAU - Elektronik og IT\4. semester\Digital Design\digital-design\papilio-pro-projects\instruction_decoder\instruction_decoder.vhd" into library work
Parsing entity <instruction_decoder>.
Parsing architecture <Behavioral> of entity <instruction_decoder>.
Parsing VHDL file "C:\Users\holge\OneDrive\AAU - Elektronik og IT\4. semester\Digital Design\digital-design\papilio-pro-projects\control_unit\control_unit.vhd" into library work
Parsing entity <control_unit>.
Parsing architecture <Behavioral> of entity <control_unit>.
Parsing VHDL file "C:\Users\holge\OneDrive\AAU - Elektronik og IT\4. semester\Digital Design\digital-design\papilio-pro-projects\branch_control\branch_control.vhd" into library work
Parsing entity <branch_control>.
Parsing architecture <Behavioral> of entity <branch_control>.
Parsing VHDL file "C:\Users\holge\OneDrive\AAU - Elektronik og IT\4. semester\Digital Design\digital-design\papilio-pro-projects\core\core.vhd" into library work
Parsing entity <core>.
Parsing architecture <Behavioral> of entity <core>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <core> (architecture <Behavioral>) from library <work>.

Elaborating entity <program_counter> (architecture <Behavioral>) from library <work>.

Elaborating entity <program_memory> (architecture <Behavioral>) from library <work>.

Elaborating entity <instruction_memory> (architecture <Behavioral>) from library <work>.

Elaborating entity <instruction_decoder> (architecture <Behavioral>) from library <work>.

Elaborating entity <control_unit> (architecture <Behavioral>) from library <work>.

Elaborating entity <register_32x8> (architecture <Behavioral>) from library <work>.

Elaborating entity <memory_controller> (architecture <Behavioral>) from library <work>.

Elaborating entity <branch_control> (architecture <Behavioral>) from library <work>.

Elaborating entity <my_ALU> (architecture <Behavioral>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "C:\Users\holge\OneDrive\AAU - Elektronik og IT\4. semester\Digital Design\digital-design\papilio-pro-projects\core\core.vhd" Line 370: Assignment to en_memory ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\holge\OneDrive\AAU - Elektronik og IT\4. semester\Digital Design\digital-design\papilio-pro-projects\core\core.vhd" Line 371: Assignment to en_regwrite ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\holge\OneDrive\AAU - Elektronik og IT\4. semester\Digital Design\digital-design\papilio-pro-projects\core\core.vhd" Line 373: Assignment to en_stall ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "C:\Users\holge\OneDrive\AAU - Elektronik og IT\4. semester\Digital Design\digital-design\papilio-pro-projects\core\core.vhd" Line 223: Net <w_MEMCTRL_data_write_enable> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\holge\OneDrive\AAU - Elektronik og IT\4. semester\Digital Design\digital-design\papilio-pro-projects\core\core.vhd" Line 239: Net <w_DATA_BUS_out[7]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <core>.
    Related source file is "C:\Users\holge\OneDrive\AAU - Elektronik og IT\4. semester\Digital Design\digital-design\papilio-pro-projects\core\core.vhd".
WARNING:Xst:647 - Input <i_HALT> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\holge\OneDrive\AAU - Elektronik og IT\4. semester\Digital Design\digital-design\papilio-pro-projects\core\core.vhd" line 274: Output port <o_Signed> of the instance <Inst_instruction_decoder> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\holge\OneDrive\AAU - Elektronik og IT\4. semester\Digital Design\digital-design\papilio-pro-projects\core\core.vhd" line 274: Output port <o_IMM_enable> of the instance <Inst_instruction_decoder> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\holge\OneDrive\AAU - Elektronik og IT\4. semester\Digital Design\digital-design\papilio-pro-projects\core\core.vhd" line 274: Output port <o_SAVE_op> of the instance <Inst_instruction_decoder> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\holge\OneDrive\AAU - Elektronik og IT\4. semester\Digital Design\digital-design\papilio-pro-projects\core\core.vhd" line 313: Output port <o_DATA> of the instance <Inst_memory_controller> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\holge\OneDrive\AAU - Elektronik og IT\4. semester\Digital Design\digital-design\papilio-pro-projects\core\core.vhd" line 344: Output port <o_ALU_out> of the instance <Inst_my_ALU> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <w_DATA_BUS_out> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <w_MEMCTRL_data_write_enable> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <core> synthesized.

Synthesizing Unit <program_counter>.
    Related source file is "C:\Users\holge\OneDrive\AAU - Elektronik og IT\4. semester\Digital Design\digital-design\papilio-pro-projects\program_counter\program_counter.vhd".
    Found 10-bit register for signal <o_DATA>.
    Found 10-bit register for signal <r_PROG_COUNT>.
    Found 10-bit adder for signal <r_PROG_COUNT[9]_GND_6_o_add_0_OUT> created at line 1241.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <program_counter> synthesized.

Synthesizing Unit <program_memory>.
    Related source file is "C:\Users\holge\OneDrive\AAU - Elektronik og IT\4. semester\Digital Design\digital-design\papilio-pro-projects\program_memory\program_memory.vhd".
WARNING:Xst:2999 - Signal 'PROG_MEM', unconnected in block 'program_memory', is tied to its initial value.
    Found 1024x32-bit single-port Read Only RAM <Mram_PROG_MEM> for signal <PROG_MEM>.
    Found 32-bit register for signal <o_READ_DATA>.
    Summary:
	inferred   1 RAM(s).
	inferred  32 D-type flip-flop(s).
Unit <program_memory> synthesized.

Synthesizing Unit <instruction_memory>.
    Related source file is "C:\Users\holge\OneDrive\AAU - Elektronik og IT\4. semester\Digital Design\digital-design\papilio-pro-projects\instruction_memory\instruction_memory.vhd".
    Found 32-bit register for signal <r_INST_MEM>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <instruction_memory> synthesized.

Synthesizing Unit <instruction_decoder>.
    Related source file is "C:\Users\holge\OneDrive\AAU - Elektronik og IT\4. semester\Digital Design\digital-design\papilio-pro-projects\instruction_decoder\instruction_decoder.vhd".
WARNING:Xst:647 - Input <i_INSTRUCTION<22:20>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 5-bit register for signal <o_REGISTER_A>.
    Found 5-bit register for signal <o_REGISTER_B>.
    Found 5-bit register for signal <o_REGISTER_C>.
    Found 8-bit register for signal <o_DATA_IMM>.
    Found 1-bit register for signal <o_Signed>.
    Found 10-bit register for signal <o_Address_PROG>.
    Found 16-bit register for signal <o_Address_MEM>.
    Found 1-bit register for signal <o_IMM_enable>.
    Found 1-bit register for signal <o_SAVE_op>.
    Found 1-bit register for signal <o_REGISTER_C_WRITE_ENABLE>.
    Found 3-bit register for signal <o_BRANCH_CONTROL>.
    Found 4-bit register for signal <o_ALU_OP_SEL>.
    Found 16x1-bit Read Only RAM for signal <i_INSTRUCTION[31]_PWR_9_o_Mux_0_o>
    Summary:
	inferred   1 RAM(s).
	inferred  60 D-type flip-flop(s).
Unit <instruction_decoder> synthesized.

Synthesizing Unit <control_unit>.
    Related source file is "C:\Users\holge\OneDrive\AAU - Elektronik og IT\4. semester\Digital Design\digital-design\papilio-pro-projects\control_unit\control_unit.vhd".
    Found 32-bit register for signal <r_mem_cycles>.
    Found 1-bit register for signal <r_mem_execute>.
    Found 7-bit register for signal <r_s_state>.
    Found finite state machine <FSM_1> for signal <r_mem_cycles>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 21                                             |
    | Inputs             | 11                                             |
    | Outputs            | 2                                              |
    | Clock              | i_CLK (rising_edge)                            |
    | Reset              | i_RESET (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000000000000000000000000000000               |
    | Power Up State     | 00000000000000000000000000000000               |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_0> for signal <r_s_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 22                                             |
    | Inputs             | 8                                              |
    | Outputs            | 12                                             |
    | Clock              | i_CLK (rising_edge)                            |
    | Reset              | i_RESET (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000001                                        |
    | Power Up State     | 0000001                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <control_unit> synthesized.

Synthesizing Unit <register_32x8>.
    Related source file is "C:\Users\holge\OneDrive\AAU - Elektronik og IT\4. semester\Digital Design\digital-design\papilio-pro-projects\register_32x8\register_32x8.vhd".
    Found 8-bit register for signal <o_OUT_B>.
    Found 8-bit register for signal <o_OUT_A>.
    Found 32x8-bit dual-port RAM <Mram_r_REGISTER> for signal <r_REGISTER>.
    Summary:
	inferred   2 RAM(s).
	inferred  16 D-type flip-flop(s).
Unit <register_32x8> synthesized.

Synthesizing Unit <memory_controller>.
    Related source file is "C:\Users\holge\OneDrive\AAU - Elektronik og IT\4. semester\Digital Design\digital-design\papilio-pro-projects\memory_controller\memory_controller.vhd".
    Found 1-bit register for signal <r_CMD>.
    Found 32-bit register for signal <r_STATE>.
    Found 16-bit register for signal <r_ADDRESS>.
    Found 8-bit register for signal <r_DATA_in>.
    Found 1-bit register for signal <o_DATA_ready>.
    Found 1-bit register for signal <r_WRITE_enable>.
    Found finite state machine <FSM_2> for signal <r_STATE>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 4                                              |
    | Outputs            | 4                                              |
    | Clock              | i_CLK (rising_edge)                            |
    | Reset              | i_RESET (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000000000000000000000000000000               |
    | Power Up State     | 00000000000000000000000000000000               |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred  26 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <memory_controller> synthesized.

Synthesizing Unit <branch_control>.
    Related source file is "C:\Users\holge\OneDrive\AAU - Elektronik og IT\4. semester\Digital Design\digital-design\papilio-pro-projects\branch_control\branch_control.vhd".
    Found 10-bit register for signal <o_ADDRESS>.
    Found 1-bit register for signal <o_PC_LOAD>.
    Found 1-bit 7-to-1 multiplexer for signal <i_BRANCH_CONTROL[2]_GND_13_o_Mux_0_o> created at line 56.
    Summary:
	inferred  11 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <branch_control> synthesized.

Synthesizing Unit <my_ALU>.
    Related source file is "C:\Users\holge\OneDrive\AAU - Elektronik og IT\4. semester\Digital Design\digital-design\papilio-pro-projects\my_ALU\my_ALU.vhd".
        N = 1
    Found 1-bit register for signal <o_ALU_overflow_flag>.
    Found 1-bit register for signal <o_ALU_negative_flag>.
    Found 1-bit register for signal <o_ALU_zero_flag>.
    Found 8-bit register for signal <ALU_Result>.
    Found 8-bit adder for signal <i_A[7]_i_B[7]_add_14_OUT> created at line 117.
    Found 9-bit adder for signal <tmp> created at line 136.
    Found 8-bit subtractor for signal <GND_16_o_GND_16_o_sub_2_OUT<7:0>> created at line 74.
    Found 8-bit comparator greater for signal <i_B[7]_i_A[7]_LessThan_10_o> created at line 101
    Found 8-bit comparator greater for signal <GND_16_o_ALU_Result[7]_LessThan_18_o> created at line 121
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  11 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  11 Multiplexer(s).
Unit <my_ALU> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 1024x32-bit single-port Read Only RAM                 : 1
 16x1-bit single-port Read Only RAM                    : 1
 32x8-bit dual-port RAM                                : 2
# Adders/Subtractors                                   : 4
 10-bit adder                                          : 1
 8-bit adder                                           : 1
 8-bit subtractor                                      : 1
 9-bit adder                                           : 1
# Registers                                            : 29
 1-bit register                                        : 11
 10-bit register                                       : 4
 16-bit register                                       : 2
 3-bit register                                        : 1
 32-bit register                                       : 2
 4-bit register                                        : 1
 5-bit register                                        : 3
 8-bit register                                        : 5
# Comparators                                          : 2
 8-bit comparator greater                              : 2
# Multiplexers                                         : 18
 1-bit 2-to-1 multiplexer                              : 5
 1-bit 7-to-1 multiplexer                              : 1
 10-bit 2-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 11
# FSMs                                                 : 3
# Xors                                                 : 3
 1-bit xor2                                            : 2
 8-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <o_Address_PROG_0> in Unit <Inst_instruction_decoder> is equivalent to the following FF/Latch, which will be removed : <o_Address_MEM_0> 
INFO:Xst:2261 - The FF/Latch <o_Address_PROG_1> in Unit <Inst_instruction_decoder> is equivalent to the following FF/Latch, which will be removed : <o_Address_MEM_1> 
INFO:Xst:2261 - The FF/Latch <o_DATA_IMM_0> in Unit <Inst_instruction_decoder> is equivalent to the following 2 FFs/Latches, which will be removed : <o_Address_PROG_2> <o_Address_MEM_2> 
INFO:Xst:2261 - The FF/Latch <o_DATA_IMM_1> in Unit <Inst_instruction_decoder> is equivalent to the following 2 FFs/Latches, which will be removed : <o_Address_PROG_3> <o_Address_MEM_3> 
INFO:Xst:2261 - The FF/Latch <o_DATA_IMM_2> in Unit <Inst_instruction_decoder> is equivalent to the following 2 FFs/Latches, which will be removed : <o_Address_PROG_4> <o_Address_MEM_4> 
INFO:Xst:2261 - The FF/Latch <o_DATA_IMM_3> in Unit <Inst_instruction_decoder> is equivalent to the following 2 FFs/Latches, which will be removed : <o_Address_PROG_5> <o_Address_MEM_5> 
INFO:Xst:2261 - The FF/Latch <o_DATA_IMM_4> in Unit <Inst_instruction_decoder> is equivalent to the following 2 FFs/Latches, which will be removed : <o_Address_PROG_6> <o_Address_MEM_6> 
INFO:Xst:2261 - The FF/Latch <o_DATA_IMM_5> in Unit <Inst_instruction_decoder> is equivalent to the following 2 FFs/Latches, which will be removed : <o_Address_PROG_7> <o_Address_MEM_7> 
INFO:Xst:2261 - The FF/Latch <o_DATA_IMM_6> in Unit <Inst_instruction_decoder> is equivalent to the following 2 FFs/Latches, which will be removed : <o_Address_PROG_8> <o_Address_MEM_8> 
INFO:Xst:2261 - The FF/Latch <o_DATA_IMM_7> in Unit <Inst_instruction_decoder> is equivalent to the following 2 FFs/Latches, which will be removed : <o_Address_PROG_9> <o_Address_MEM_9> 
INFO:Xst:2261 - The FF/Latch <o_REGISTER_B_0> in Unit <Inst_instruction_decoder> is equivalent to the following FF/Latch, which will be removed : <o_Address_MEM_10> 
INFO:Xst:2261 - The FF/Latch <o_REGISTER_B_1> in Unit <Inst_instruction_decoder> is equivalent to the following FF/Latch, which will be removed : <o_Address_MEM_11> 
INFO:Xst:2261 - The FF/Latch <o_REGISTER_B_2> in Unit <Inst_instruction_decoder> is equivalent to the following FF/Latch, which will be removed : <o_Address_MEM_12> 
INFO:Xst:2261 - The FF/Latch <o_REGISTER_B_3> in Unit <Inst_instruction_decoder> is equivalent to the following FF/Latch, which will be removed : <o_Address_MEM_13> 
INFO:Xst:2261 - The FF/Latch <o_REGISTER_B_4> in Unit <Inst_instruction_decoder> is equivalent to the following FF/Latch, which will be removed : <o_Address_MEM_14> 
INFO:Xst:2261 - The FF/Latch <o_REGISTER_A_0> in Unit <Inst_instruction_decoder> is equivalent to the following FF/Latch, which will be removed : <o_Address_MEM_15> 
WARNING:Xst:1293 - FF/Latch <r_DATA_in_0> has a constant value of 0 in block <Inst_memory_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_DATA_in_1> has a constant value of 0 in block <Inst_memory_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_DATA_in_2> has a constant value of 0 in block <Inst_memory_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_DATA_in_3> has a constant value of 0 in block <Inst_memory_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_DATA_in_4> has a constant value of 0 in block <Inst_memory_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_DATA_in_5> has a constant value of 0 in block <Inst_memory_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_DATA_in_6> has a constant value of 0 in block <Inst_memory_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_DATA_in_7> has a constant value of 0 in block <Inst_memory_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <o_READ_DATA_20> of sequential type is unconnected in block <Inst_program_memory>.
WARNING:Xst:2677 - Node <o_READ_DATA_21> of sequential type is unconnected in block <Inst_program_memory>.
WARNING:Xst:2677 - Node <o_READ_DATA_22> of sequential type is unconnected in block <Inst_program_memory>.
WARNING:Xst:2677 - Node <r_INST_MEM_20> of sequential type is unconnected in block <Inst_instruction_memory>.
WARNING:Xst:2677 - Node <r_INST_MEM_21> of sequential type is unconnected in block <Inst_instruction_memory>.
WARNING:Xst:2677 - Node <r_INST_MEM_22> of sequential type is unconnected in block <Inst_instruction_memory>.

Synthesizing (advanced) Unit <core>.
INFO:Xst:3226 - The RAM <Inst_program_memory/Mram_PROG_MEM> will be implemented as a BLOCK RAM, absorbing the following register(s): <Inst_program_memory/o_READ_DATA>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <i_CORE_CLK>    | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <w_PC_OUT>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <w_PROG_MEM_OUT> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <core> synthesized (advanced).

Synthesizing (advanced) Unit <instruction_decoder>.
INFO:Xst:3231 - The small RAM <Mram_i_INSTRUCTION[31]_PWR_9_o_Mux_0_o> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 1-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <i_INSTRUCTION<31:28>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <instruction_decoder> synthesized (advanced).

Synthesizing (advanced) Unit <program_counter>.
The following registers are absorbed into counter <r_PROG_COUNT>: 1 register on signal <r_PROG_COUNT>.
Unit <program_counter> synthesized (advanced).

Synthesizing (advanced) Unit <register_32x8>.
INFO:Xst:3231 - The small RAM <Mram_r_REGISTER> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 8-bit                     |          |
    |     clkA           | connected to signal <i_CLK>         | rise     |
    |     weA            | connected to signal <i_WRITE_ENABLE_0> | high     |
    |     addrA          | connected to signal <i_WRITE_ADDRESS> |          |
    |     diA            | connected to signal <i_DATA_IN>     |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 8-bit                     |          |
    |     addrB          | connected to signal <i_ADDRESS_A>   |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_r_REGISTER1> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 8-bit                     |          |
    |     clkA           | connected to signal <i_CLK>         | rise     |
    |     weA            | connected to signal <i_WRITE_ENABLE_1> | high     |
    |     addrA          | connected to signal <i_WRITE_ADDRESS> |          |
    |     diA            | connected to signal <i_DATA_IN>     |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 8-bit                     |          |
    |     addrB          | connected to signal <i_ADDRESS_B>   |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <register_32x8> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 1024x32-bit single-port block Read Only RAM           : 1
 16x1-bit single-port distributed Read Only RAM        : 1
 32x8-bit dual-port distributed RAM                    : 2
# Adders/Subtractors                                   : 3
 8-bit adder                                           : 1
 8-bit subtractor                                      : 1
 9-bit adder                                           : 1
# Counters                                             : 1
 10-bit up counter                                     : 1
# Registers                                            : 167
 Flip-Flops                                            : 167
# Comparators                                          : 2
 8-bit comparator greater                              : 2
# Multiplexers                                         : 16
 1-bit 2-to-1 multiplexer                              : 4
 1-bit 7-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 11
# FSMs                                                 : 3
# Xors                                                 : 3
 1-bit xor2                                            : 2
 8-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <r_DATA_in_0> has a constant value of 0 in block <memory_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_DATA_in_1> has a constant value of 0 in block <memory_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_DATA_in_2> has a constant value of 0 in block <memory_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_DATA_in_3> has a constant value of 0 in block <memory_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_DATA_in_4> has a constant value of 0 in block <memory_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_DATA_in_5> has a constant value of 0 in block <memory_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_DATA_in_6> has a constant value of 0 in block <memory_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_DATA_in_7> has a constant value of 0 in block <memory_controller>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <o_Address_MEM_0> in Unit <instruction_decoder> is equivalent to the following 3 FFs/Latches, which will be removed : <o_Address_PROG_0> <o_IMM_enable> <o_SAVE_op> 
INFO:Xst:2261 - The FF/Latch <o_Address_MEM_1> in Unit <instruction_decoder> is equivalent to the following 2 FFs/Latches, which will be removed : <o_Signed> <o_Address_PROG_1> 
INFO:Xst:2261 - The FF/Latch <o_DATA_IMM_0> in Unit <instruction_decoder> is equivalent to the following 2 FFs/Latches, which will be removed : <o_Address_MEM_2> <o_Address_PROG_2> 
INFO:Xst:2261 - The FF/Latch <o_DATA_IMM_1> in Unit <instruction_decoder> is equivalent to the following 2 FFs/Latches, which will be removed : <o_Address_MEM_3> <o_Address_PROG_3> 
INFO:Xst:2261 - The FF/Latch <o_DATA_IMM_2> in Unit <instruction_decoder> is equivalent to the following 2 FFs/Latches, which will be removed : <o_Address_MEM_4> <o_Address_PROG_4> 
INFO:Xst:2261 - The FF/Latch <o_DATA_IMM_3> in Unit <instruction_decoder> is equivalent to the following 2 FFs/Latches, which will be removed : <o_Address_MEM_5> <o_Address_PROG_5> 
INFO:Xst:2261 - The FF/Latch <o_DATA_IMM_4> in Unit <instruction_decoder> is equivalent to the following 2 FFs/Latches, which will be removed : <o_Address_MEM_6> <o_Address_PROG_6> 
INFO:Xst:2261 - The FF/Latch <o_DATA_IMM_5> in Unit <instruction_decoder> is equivalent to the following 2 FFs/Latches, which will be removed : <o_Address_MEM_7> <o_Address_PROG_7> 
INFO:Xst:2261 - The FF/Latch <o_DATA_IMM_6> in Unit <instruction_decoder> is equivalent to the following 2 FFs/Latches, which will be removed : <o_Address_MEM_8> <o_Address_PROG_8> 
INFO:Xst:2261 - The FF/Latch <o_DATA_IMM_7> in Unit <instruction_decoder> is equivalent to the following 2 FFs/Latches, which will be removed : <o_Address_MEM_9> <o_Address_PROG_9> 
INFO:Xst:2261 - The FF/Latch <o_REGISTER_B_0> in Unit <instruction_decoder> is equivalent to the following FF/Latch, which will be removed : <o_Address_MEM_10> 
INFO:Xst:2261 - The FF/Latch <o_REGISTER_B_1> in Unit <instruction_decoder> is equivalent to the following FF/Latch, which will be removed : <o_Address_MEM_11> 
INFO:Xst:2261 - The FF/Latch <o_REGISTER_B_2> in Unit <instruction_decoder> is equivalent to the following FF/Latch, which will be removed : <o_Address_MEM_12> 
INFO:Xst:2261 - The FF/Latch <o_REGISTER_B_3> in Unit <instruction_decoder> is equivalent to the following FF/Latch, which will be removed : <o_Address_MEM_13> 
INFO:Xst:2261 - The FF/Latch <o_REGISTER_B_4> in Unit <instruction_decoder> is equivalent to the following FF/Latch, which will be removed : <o_Address_MEM_14> 
INFO:Xst:2261 - The FF/Latch <o_REGISTER_A_0> in Unit <instruction_decoder> is equivalent to the following FF/Latch, which will be removed : <o_Address_MEM_15> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Inst_memory_controller/FSM_2> on signal <r_STATE[1:2]> with sequential encoding.
----------------------------------------------
 State                            | Encoding
----------------------------------------------
 00000000000000000000000000000000 | 00
 00000000000000000000000000000010 | 01
 00000000000000000000000000000001 | 10
----------------------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Inst_control_unit/FSM_0> on signal <r_s_state[1:3]> with sequential encoding.
---------------------
 State   | Encoding
---------------------
 0000001 | 000
 0000010 | 001
 0000100 | 010
 0001000 | 011
 0010000 | 100
 0100000 | 101
---------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Inst_control_unit/FSM_1> on signal <r_mem_cycles[1:1]> with sequential encoding.
----------------------------------------------
 State                            | Encoding
----------------------------------------------
 00000000000000000000000000000000 | 0
 00000000000000000000000000000001 | 1
----------------------------------------------

Optimizing unit <core> ...

Optimizing unit <memory_controller> ...

Optimizing unit <instruction_decoder> ...

Optimizing unit <control_unit> ...

Optimizing unit <register_32x8> ...

Optimizing unit <branch_control> ...

Optimizing unit <my_ALU> ...
WARNING:Xst:2677 - Node <Inst_instruction_memory/r_INST_MEM_20> of sequential type is unconnected in block <core>.
WARNING:Xst:2677 - Node <Inst_instruction_memory/r_INST_MEM_21> of sequential type is unconnected in block <core>.
WARNING:Xst:2677 - Node <Inst_instruction_memory/r_INST_MEM_22> of sequential type is unconnected in block <core>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block core, actual ratio is 4.
FlipFlop Inst_instruction_decoder/o_ALU_OP_SEL_1 has been replicated 1 time(s)
FlipFlop Inst_instruction_decoder/o_ALU_OP_SEL_2 has been replicated 1 time(s)
FlipFlop Inst_instruction_decoder/o_ALU_OP_SEL_3 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 148
 Flip-Flops                                            : 148

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : core.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 171
#      GND                         : 1
#      INV                         : 1
#      LUT2                        : 30
#      LUT3                        : 19
#      LUT4                        : 7
#      LUT5                        : 7
#      LUT6                        : 38
#      MUXCY                       : 33
#      MUXF7                       : 8
#      VCC                         : 1
#      XORCY                       : 26
# FlipFlops/Latches                : 148
#      FD                          : 15
#      FDE                         : 124
#      FDR                         : 6
#      FDRE                        : 3
# RAMS                             : 8
#      RAM32M                      : 2
#      RAM32X1D                    : 4
#      RAMB16BWER                  : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 29
#      IBUF                        : 3
#      OBUF                        : 26

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:             148  out of  11440     1%  
 Number of Slice LUTs:                  118  out of   5720     2%  
    Number used as Logic:               102  out of   5720     1%  
    Number used as Memory:               16  out of   1440     1%  
       Number used as RAM:               16

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    222
   Number with an unused Flip Flop:      74  out of    222    33%  
   Number with an unused LUT:           104  out of    222    46%  
   Number of fully used LUT-FF pairs:    44  out of    222    19%  
   Number of unique control sets:         9

IO Utilization: 
 Number of IOs:                          39
 Number of bonded IOBs:                  30  out of    102    29%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                2  out of     32     6%  
    Number using Block RAM only:          2
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
i_CORE_CLK                         | BUFGP                  | 156   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 4.504ns (Maximum Frequency: 222.025MHz)
   Minimum input arrival time before clock: 4.756ns
   Maximum output required time after clock: 4.162ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'i_CORE_CLK'
  Clock period: 4.504ns (frequency: 222.025MHz)
  Total number of paths / destination ports: 1295 / 370
-------------------------------------------------------------------------
Delay:               4.504ns (Levels of Logic = 4)
  Source:            Inst_register_32x8/o_OUT_B_3 (FF)
  Destination:       Inst_my_ALU/ALU_Result_0 (FF)
  Source Clock:      i_CORE_CLK rising
  Destination Clock: i_CORE_CLK rising

  Data Path: Inst_register_32x8/o_OUT_B_3 to Inst_my_ALU/ALU_Result_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              7   0.525   1.186  Inst_register_32x8/o_OUT_B_3 (Inst_register_32x8/o_OUT_B_3)
     LUT4:I0->O            1   0.254   1.112  Inst_my_ALU/i_B[7]_i_A[7]_LessThan_10_o1_SW0 (N6)
     LUT6:I1->O            1   0.254   0.682  Inst_my_ALU/Mmux_i_ALU_sel[3]_i_A[7]_wide_mux_15_OUT36 (Inst_my_ALU/Mmux_i_ALU_sel[3]_i_A[7]_wide_mux_15_OUT35)
     LUT6:I5->O            1   0.254   0.000  Inst_my_ALU/Mmux_i_ALU_sel[3]_i_A[7]_wide_mux_15_OUT37_F (N21)
     MUXF7:I0->O           1   0.163   0.000  Inst_my_ALU/Mmux_i_ALU_sel[3]_i_A[7]_wide_mux_15_OUT37 (Inst_my_ALU/i_ALU_sel[3]_i_A[7]_wide_mux_15_OUT<0>)
     FDE:D                     0.074          Inst_my_ALU/ALU_Result_0
    ----------------------------------------
    Total                      4.504ns (1.524ns logic, 2.980ns route)
                                       (33.8% logic, 66.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'i_CORE_CLK'
  Total number of paths / destination ports: 50 / 28
-------------------------------------------------------------------------
Offset:              4.756ns (Levels of Logic = 4)
  Source:            MEM_i_READY (PAD)
  Destination:       Inst_control_unit/r_mem_execute (FF)
  Destination Clock: i_CORE_CLK rising

  Data Path: MEM_i_READY to Inst_control_unit/r_mem_execute
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.328   1.080  MEM_i_READY_IBUF (MEM_i_READY_IBUF)
     LUT4:I0->O            2   0.254   0.834  Inst_memory_controller/Mmux_o_READY11 (w_MEMCTRL_ready)
     LUT6:I4->O            1   0.250   0.682  Inst_control_unit/GND_10_o_r_mem_execute_Select_33_o (Inst_control_unit/GND_10_o_r_mem_execute_Select_33_o)
     LUT3:I2->O            1   0.254   0.000  Inst_control_unit/r_mem_execute_rstpot (Inst_control_unit/r_mem_execute_rstpot)
     FD:D                      0.074          Inst_control_unit/r_mem_execute
    ----------------------------------------
    Total                      4.756ns (2.160ns logic, 2.596ns route)
                                       (45.4% logic, 54.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'i_CORE_CLK'
  Total number of paths / destination ports: 17 / 17
-------------------------------------------------------------------------
Offset:              4.162ns (Levels of Logic = 1)
  Source:            Inst_memory_controller/r_CMD (FF)
  Destination:       MEM_o_CMD (PAD)
  Source Clock:      i_CORE_CLK rising

  Data Path: Inst_memory_controller/r_CMD to MEM_o_CMD
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.525   0.725  Inst_memory_controller/r_CMD (Inst_memory_controller/r_CMD)
     OBUF:I->O                 2.912          MEM_o_CMD_OBUF (MEM_o_CMD)
    ----------------------------------------
    Total                      4.162ns (3.437ns logic, 0.725ns route)
                                       (82.6% logic, 17.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock i_CORE_CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
i_CORE_CLK     |    4.504|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.68 secs
 
--> 

Total memory usage is 4524360 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   35 (   0 filtered)
Number of infos    :   41 (   0 filtered)

