<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="pt">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RP2040 OLED SSD1306: Componentes membro</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">RP2040 OLED SSD1306
   </div>
   <div id="projectbrief">Driver/Exemplos para display OLED SSD1306 no RP2040</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Gerado por Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Localizar');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('functions_c.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Carregando...</div>
<div class="SRStatus" id="Searching">Procurando...</div>
<div class="SRStatus" id="NoMatches">Nenhuma entrada encontrada</div>
</div>
</div>
</div>
</div>

<div class="contents">
<div class="textblock">Lista de todas as classes membro com referÃªncia para as classes a que pertencem:</div>

<h3><a id="index_c" name="index_c"></a>- c -</h3><ul>
<li>C&#160;:&#160;<a class="el" href="group__CMSIS__Core__SysTickFunctions.html#ga86e2c5b891ecef1ab55b1edac0da79a6">APSR_Type</a></li>
<li>c&#160;:&#160;<a class="el" href="unioncpsr.html#afcc47d6fbb9baff7ea57b9bf725ed7b8">cpsr</a></li>
<li>C&#160;:&#160;<a class="el" href="group__CMSIS__Core__SysTickFunctions.html#ga40213a6b5620410cac83b0d89564609d">xPSR_Type</a></li>
<li>c_sdk_output()&#160;:&#160;<a class="el" href="structc__sdk__output.html#a2a73d0bcdbbc9b882bc10c0575c2cd19">c_sdk_output</a></li>
<li>cache&#160;:&#160;<a class="el" href="structpico__sha256__state.html#a397f97ecde43999d384e2587f9281de4">pico_sha256_state</a></li>
<li>cache_used&#160;:&#160;<a class="el" href="structpico__sha256__state.html#ab172a6ba42982ffe231bea1aa21486a7">pico_sha256_state</a></li>
<li>calib&#160;:&#160;<a class="el" href="structsystick__hw__t.html#a662a421cd2fa0308d5d6ce4ad50c2b31">systick_hw_t</a></li>
<li>CALIB&#160;:&#160;<a class="el" href="group__CMSIS__Core__SysTickFunctions.html#gafcadb0c6d35b21cdc0018658a13942de">SysTick_Type</a></li>
<li>callback&#160;:&#160;<a class="el" href="structalarm__pool__entry.html#adb7225ea39c245bc7b3a4576ec0d1da1">alarm_pool_entry</a>, <a class="el" href="structrepeating__timer.html#ae3a0d529f15347303d455d9fd5b5b719">repeating_timer</a></li>
<li>cc&#160;:&#160;<a class="el" href="structpwm__slice__hw__t.html#a5e87ba0e6e6962046b8489235fb1ebd0">pwm_slice_hw_t</a></li>
<li>ccr&#160;:&#160;<a class="el" href="structarmv8m__scb__hw__t.html#ad0c50fa6556774135f3a1158800de5d5">armv8m_scb_hw_t</a>, <a class="el" href="structm0plus__hw__t.html#ae23c87b1ad841f83e4e592df7a405be2">m0plus_hw_t</a>, <a class="el" href="structm33__hw__t.html#ad0b2cdd0c14b11eea4e7bf9286545d7f">m33_hw_t</a></li>
<li>CCR&#160;:&#160;<a class="el" href="structPPB__Type.html#ac6464e77a06443da5a941da09a11615a">PPB_Type</a>, <a class="el" href="group__CMSIS__Core__SysTickFunctions.html#ga2d6653b0b70faac936046a02809b577f">SCB_Type</a></li>
<li>CCSIDR&#160;:&#160;<a class="el" href="group__CMSIS__core__DebugFunctions.html#gafd063c9297a1a3b67e6d1d5e179e6a0e">SCB_Type</a></li>
<li>cfgreset&#160;:&#160;<a class="el" href="structaccessctrl__hw__t.html#a1564fafc1817cecda4b0728ca3aaac6d">accessctrl_hw_t</a></li>
<li>CFGRESET&#160;:&#160;<a class="el" href="structACCESSCTRL__Type.html#aa866b27c2be36290b0c64e102de65dae">ACCESSCTRL_Type</a></li>
<li>cfsr&#160;:&#160;<a class="el" href="structarmv8m__scb__hw__t.html#af839269193963d31dde0e847edb75a76">armv8m_scb_hw_t</a>, <a class="el" href="structm33__hw__t.html#aeefd0733acf5e8cad81df4274ef5faac">m33_hw_t</a></li>
<li>CFSR&#160;:&#160;<a class="el" href="structPPB__Type.html#a6710af5843bc1f932e4cadbc57353bc4">PPB_Type</a>, <a class="el" href="group__CMSIS__core__DebugFunctions.html#ga0cda9e061b42373383418663092ad19a">SCB_Type</a></li>
<li>ch&#160;:&#160;<a class="el" href="structdma__debug__hw__t.html#a1af7c443e5011fdcf1da0c388a52b13f">dma_debug_hw_t</a>, <a class="el" href="structdma__hw__t.html#a5a4bcde999961287c307e485c3e3848f">dma_hw_t</a></li>
<li>CH0_AL1_CTRL&#160;:&#160;<a class="el" href="structDMA__Type.html#a4c991adee65bc64b5616e44eda95c6fb">DMA_Type</a></li>
<li>CH0_AL1_READ_ADDR&#160;:&#160;<a class="el" href="structDMA__Type.html#a5242f05d50e921e2717b4708bd8ed16d">DMA_Type</a></li>
<li>CH0_AL1_TRANS_COUNT_TRIG&#160;:&#160;<a class="el" href="structDMA__Type.html#a4bd21918f3e8bb2ad5a6aea2525b9fc4">DMA_Type</a></li>
<li>CH0_AL1_WRITE_ADDR&#160;:&#160;<a class="el" href="structDMA__Type.html#a96c8f19f6f5c2722615b085a18b93493">DMA_Type</a></li>
<li>CH0_AL2_CTRL&#160;:&#160;<a class="el" href="structDMA__Type.html#ac06a83ec6e3abcee3507afecd3c7875a">DMA_Type</a></li>
<li>CH0_AL2_READ_ADDR&#160;:&#160;<a class="el" href="structDMA__Type.html#a6906709f18acae028fbfe3982fd1d97b">DMA_Type</a></li>
<li>CH0_AL2_TRANS_COUNT&#160;:&#160;<a class="el" href="structDMA__Type.html#aafd77f11b60f22b134240d1197605bde">DMA_Type</a></li>
<li>CH0_AL2_WRITE_ADDR_TRIG&#160;:&#160;<a class="el" href="structDMA__Type.html#ad8d6029852977a728ca5f7b40f8c282e">DMA_Type</a></li>
<li>CH0_AL3_CTRL&#160;:&#160;<a class="el" href="structDMA__Type.html#a6e623e66812b232ace25e68b71a54ff6">DMA_Type</a></li>
<li>CH0_AL3_READ_ADDR_TRIG&#160;:&#160;<a class="el" href="structDMA__Type.html#a365886cd0fa07117e23b20bae16737e2">DMA_Type</a></li>
<li>CH0_AL3_TRANS_COUNT&#160;:&#160;<a class="el" href="structDMA__Type.html#a078ec01063df4d00f72aa5edf4caf5c6">DMA_Type</a></li>
<li>CH0_AL3_WRITE_ADDR&#160;:&#160;<a class="el" href="structDMA__Type.html#acdf6662165bc7649896c910dfee1b615">DMA_Type</a></li>
<li>CH0_CC&#160;:&#160;<a class="el" href="structPWM__Type.html#a740057ced1e151e5c85a11d2788ad0f0">PWM_Type</a></li>
<li>CH0_CSR&#160;:&#160;<a class="el" href="structPWM__Type.html#a16b98fea138a782851f5c641731841b7">PWM_Type</a></li>
<li>CH0_CTR&#160;:&#160;<a class="el" href="structPWM__Type.html#a030fda72364817caaa09ddefc3d50575">PWM_Type</a></li>
<li>CH0_CTRL_TRIG&#160;:&#160;<a class="el" href="structDMA__Type.html#ab78c13fe1c1a2da7136576ba42051ca2">DMA_Type</a></li>
<li>CH0_DBG_CTDREQ&#160;:&#160;<a class="el" href="structDMA__Type.html#a8e8c869fdd26ba49ffc53fbdf4a9f5d6">DMA_Type</a></li>
<li>CH0_DBG_TCR&#160;:&#160;<a class="el" href="structDMA__Type.html#a534694d162feed24ec911350797650a2">DMA_Type</a></li>
<li>CH0_DIV&#160;:&#160;<a class="el" href="structPWM__Type.html#a9e592b9f617c0ec3167a45c7329166ae">PWM_Type</a></li>
<li>CH0_READ_ADDR&#160;:&#160;<a class="el" href="structDMA__Type.html#a52bd9d6bdeaf955773e200fa6278acf3">DMA_Type</a></li>
<li>CH0_TOP&#160;:&#160;<a class="el" href="structPWM__Type.html#a717119b5a9f3206dbdc501510e49e59c">PWM_Type</a></li>
<li>CH0_TRANS_COUNT&#160;:&#160;<a class="el" href="structDMA__Type.html#ae3356a24595fa96703ad80d1ead29177">DMA_Type</a></li>
<li>CH0_WRITE_ADDR&#160;:&#160;<a class="el" href="structDMA__Type.html#a2bf876a97f97c941bd860d62bada3f73">DMA_Type</a></li>
<li>CH10_AL1_CTRL&#160;:&#160;<a class="el" href="structDMA__Type.html#a46bbc85bb54061f31abe2e9795fa1374">DMA_Type</a></li>
<li>CH10_AL1_READ_ADDR&#160;:&#160;<a class="el" href="structDMA__Type.html#aaeb0c2886438e6b1778c30462dd3e011">DMA_Type</a></li>
<li>CH10_AL1_TRANS_COUNT_TRIG&#160;:&#160;<a class="el" href="structDMA__Type.html#ad077af6d0f10a7518b1ba7703162c812">DMA_Type</a></li>
<li>CH10_AL1_WRITE_ADDR&#160;:&#160;<a class="el" href="structDMA__Type.html#aeeec15f9c0b4c899f26f196bd930fcf9">DMA_Type</a></li>
<li>CH10_AL2_CTRL&#160;:&#160;<a class="el" href="structDMA__Type.html#a10497a46a26fdcb6a09a49f965567d06">DMA_Type</a></li>
<li>CH10_AL2_READ_ADDR&#160;:&#160;<a class="el" href="structDMA__Type.html#a6789ecee7a7b0d1e64d7d16994255555">DMA_Type</a></li>
<li>CH10_AL2_TRANS_COUNT&#160;:&#160;<a class="el" href="structDMA__Type.html#a3afc3ccf3ff7237a0ccd0eed96c4a8a3">DMA_Type</a></li>
<li>CH10_AL2_WRITE_ADDR_TRIG&#160;:&#160;<a class="el" href="structDMA__Type.html#a83bea903055e5ec0aabba0ec47e5cfbc">DMA_Type</a></li>
<li>CH10_AL3_CTRL&#160;:&#160;<a class="el" href="structDMA__Type.html#a0212845b4e325453844f8d8ee92c4260">DMA_Type</a></li>
<li>CH10_AL3_READ_ADDR_TRIG&#160;:&#160;<a class="el" href="structDMA__Type.html#aade20c559d506881e614b54edabb2178">DMA_Type</a></li>
<li>CH10_AL3_TRANS_COUNT&#160;:&#160;<a class="el" href="structDMA__Type.html#a7253922988e96e1088f6d5195369044b">DMA_Type</a></li>
<li>CH10_AL3_WRITE_ADDR&#160;:&#160;<a class="el" href="structDMA__Type.html#aeb533f98f76c855dc387916dff6a81c4">DMA_Type</a></li>
<li>CH10_CC&#160;:&#160;<a class="el" href="structPWM__Type.html#a538a249bbf1af085c0b003f3249e6f66">PWM_Type</a></li>
<li>CH10_CSR&#160;:&#160;<a class="el" href="structPWM__Type.html#ac3c79e8eb6dcc73d16776db3df32d33c">PWM_Type</a></li>
<li>CH10_CTR&#160;:&#160;<a class="el" href="structPWM__Type.html#abd0ddb3cd61952b6cde242fdac4bd6ea">PWM_Type</a></li>
<li>CH10_CTRL_TRIG&#160;:&#160;<a class="el" href="structDMA__Type.html#a9fb3306a40730647326be3681c3914cd">DMA_Type</a></li>
<li>CH10_DBG_CTDREQ&#160;:&#160;<a class="el" href="structDMA__Type.html#a9ed2fd46f6101c735ad76977cf3a9e10">DMA_Type</a></li>
<li>CH10_DBG_TCR&#160;:&#160;<a class="el" href="structDMA__Type.html#a562791af43fe14da383bdc2015d0b8ee">DMA_Type</a></li>
<li>CH10_DIV&#160;:&#160;<a class="el" href="structPWM__Type.html#abf0991b8862d60a5957860fba49ac22a">PWM_Type</a></li>
<li>CH10_READ_ADDR&#160;:&#160;<a class="el" href="structDMA__Type.html#a971eb476fe790a55db5a16b68fea374a">DMA_Type</a></li>
<li>CH10_TOP&#160;:&#160;<a class="el" href="structPWM__Type.html#a809fb7fcad961b29ea872c35b7f5f28e">PWM_Type</a></li>
<li>CH10_TRANS_COUNT&#160;:&#160;<a class="el" href="structDMA__Type.html#acd92a492ee6329b2c44e3548542ab484">DMA_Type</a></li>
<li>CH10_WRITE_ADDR&#160;:&#160;<a class="el" href="structDMA__Type.html#aa216fbe9e881b71711982cd3c8620323">DMA_Type</a></li>
<li>CH11_AL1_CTRL&#160;:&#160;<a class="el" href="structDMA__Type.html#a1a97e1341b506e0a06ee85487733be5e">DMA_Type</a></li>
<li>CH11_AL1_READ_ADDR&#160;:&#160;<a class="el" href="structDMA__Type.html#adde0b053ff53e411778d1d206d481eb1">DMA_Type</a></li>
<li>CH11_AL1_TRANS_COUNT_TRIG&#160;:&#160;<a class="el" href="structDMA__Type.html#a29c6bd16d6208e1a4db7772f02435eda">DMA_Type</a></li>
<li>CH11_AL1_WRITE_ADDR&#160;:&#160;<a class="el" href="structDMA__Type.html#a7801912e8d348e3fbcd79364249b6f03">DMA_Type</a></li>
<li>CH11_AL2_CTRL&#160;:&#160;<a class="el" href="structDMA__Type.html#ac5e7680419749aa941f36c7a876b462d">DMA_Type</a></li>
<li>CH11_AL2_READ_ADDR&#160;:&#160;<a class="el" href="structDMA__Type.html#a121d4a18bf402b2689186a80085c534c">DMA_Type</a></li>
<li>CH11_AL2_TRANS_COUNT&#160;:&#160;<a class="el" href="structDMA__Type.html#ab84c9a70a2c5331066470fbf0a05f9e4">DMA_Type</a></li>
<li>CH11_AL2_WRITE_ADDR_TRIG&#160;:&#160;<a class="el" href="structDMA__Type.html#a05ab14700a246ce147845837689ca384">DMA_Type</a></li>
<li>CH11_AL3_CTRL&#160;:&#160;<a class="el" href="structDMA__Type.html#a468d65b51583c4a146e4c0aab3db1e7e">DMA_Type</a></li>
<li>CH11_AL3_READ_ADDR_TRIG&#160;:&#160;<a class="el" href="structDMA__Type.html#acec1c569a4501a35218de25b142cedfc">DMA_Type</a></li>
<li>CH11_AL3_TRANS_COUNT&#160;:&#160;<a class="el" href="structDMA__Type.html#a7d5a9d0290d3e98c641099efa4511505">DMA_Type</a></li>
<li>CH11_AL3_WRITE_ADDR&#160;:&#160;<a class="el" href="structDMA__Type.html#af3cc1eef8a0166033ef7a8fa7befda7f">DMA_Type</a></li>
<li>CH11_CC&#160;:&#160;<a class="el" href="structPWM__Type.html#a2c9fd7126d7ca353d96b7284d614b351">PWM_Type</a></li>
<li>CH11_CSR&#160;:&#160;<a class="el" href="structPWM__Type.html#ae24ed84a28fd41469af64c472b67a559">PWM_Type</a></li>
<li>CH11_CTR&#160;:&#160;<a class="el" href="structPWM__Type.html#aa1ec55b25b22164fdc4a6d4594f4e5a1">PWM_Type</a></li>
<li>CH11_CTRL_TRIG&#160;:&#160;<a class="el" href="structDMA__Type.html#ac329a4e558a5c2e0019d74f72a24d957">DMA_Type</a></li>
<li>CH11_DBG_CTDREQ&#160;:&#160;<a class="el" href="structDMA__Type.html#adcd6a809f618d0affb222c9bbdeee324">DMA_Type</a></li>
<li>CH11_DBG_TCR&#160;:&#160;<a class="el" href="structDMA__Type.html#a8c45b355ad92bdbafb716af53428ca68">DMA_Type</a></li>
<li>CH11_DIV&#160;:&#160;<a class="el" href="structPWM__Type.html#a242f6765d4ab56b9a700f10b8fd4ceae">PWM_Type</a></li>
<li>CH11_READ_ADDR&#160;:&#160;<a class="el" href="structDMA__Type.html#a8284c4995947105f55bee770b2f2b72d">DMA_Type</a></li>
<li>CH11_TOP&#160;:&#160;<a class="el" href="structPWM__Type.html#a7523c6ed449b0601d596b8ed0553cae8">PWM_Type</a></li>
<li>CH11_TRANS_COUNT&#160;:&#160;<a class="el" href="structDMA__Type.html#a2ea4895e6172e758bee60a78c0c31cbb">DMA_Type</a></li>
<li>CH11_WRITE_ADDR&#160;:&#160;<a class="el" href="structDMA__Type.html#afa6154dce183948fd6bea51e5f82f8b6">DMA_Type</a></li>
<li>CH12_AL1_CTRL&#160;:&#160;<a class="el" href="structDMA__Type.html#a24cf3af5333a7331d3d4973374f7cfbc">DMA_Type</a></li>
<li>CH12_AL1_READ_ADDR&#160;:&#160;<a class="el" href="structDMA__Type.html#a8f92e82bcb992015f6dbe9d2a0706eca">DMA_Type</a></li>
<li>CH12_AL1_TRANS_COUNT_TRIG&#160;:&#160;<a class="el" href="structDMA__Type.html#a5e9dff2b57f034c6bfdb0adca1ee1cb0">DMA_Type</a></li>
<li>CH12_AL1_WRITE_ADDR&#160;:&#160;<a class="el" href="structDMA__Type.html#aace2d1c713d8c47b20ed707eb4efea6c">DMA_Type</a></li>
<li>CH12_AL2_CTRL&#160;:&#160;<a class="el" href="structDMA__Type.html#a3b59047b05bf194aedbe2e93d363c84b">DMA_Type</a></li>
<li>CH12_AL2_READ_ADDR&#160;:&#160;<a class="el" href="structDMA__Type.html#af0626368cd9544d2efa694d848e174ab">DMA_Type</a></li>
<li>CH12_AL2_TRANS_COUNT&#160;:&#160;<a class="el" href="structDMA__Type.html#a0d284ba728b5af3857c905f0f4614c29">DMA_Type</a></li>
<li>CH12_AL2_WRITE_ADDR_TRIG&#160;:&#160;<a class="el" href="structDMA__Type.html#ada9fca36aa8471a3283bafad91bfd7f3">DMA_Type</a></li>
<li>CH12_AL3_CTRL&#160;:&#160;<a class="el" href="structDMA__Type.html#aae67d9b46f52b1af3fee4706d6fc9b9f">DMA_Type</a></li>
<li>CH12_AL3_READ_ADDR_TRIG&#160;:&#160;<a class="el" href="structDMA__Type.html#a5e44168af9102f5b02683b4fd24108c4">DMA_Type</a></li>
<li>CH12_AL3_TRANS_COUNT&#160;:&#160;<a class="el" href="structDMA__Type.html#a64b8b652af22e778f28b640d72f7b0ec">DMA_Type</a></li>
<li>CH12_AL3_WRITE_ADDR&#160;:&#160;<a class="el" href="structDMA__Type.html#a839cc7c62c59247d32f222dcb5c49e69">DMA_Type</a></li>
<li>CH12_CTRL_TRIG&#160;:&#160;<a class="el" href="structDMA__Type.html#a100a353efb79c1d3b14ba93e3321884f">DMA_Type</a></li>
<li>CH12_DBG_CTDREQ&#160;:&#160;<a class="el" href="structDMA__Type.html#ae4ac9dd20ec2b6e710f4f2be83ff9fc9">DMA_Type</a></li>
<li>CH12_DBG_TCR&#160;:&#160;<a class="el" href="structDMA__Type.html#aefaf0a9ff5e861d316a38a9fcb90911f">DMA_Type</a></li>
<li>CH12_READ_ADDR&#160;:&#160;<a class="el" href="structDMA__Type.html#a6c981edcad620289e14bd035ad8ae105">DMA_Type</a></li>
<li>CH12_TRANS_COUNT&#160;:&#160;<a class="el" href="structDMA__Type.html#ac5adc0fbb76dd11ffb9c238e20737660">DMA_Type</a></li>
<li>CH12_WRITE_ADDR&#160;:&#160;<a class="el" href="structDMA__Type.html#a085f5a77494eeb4c102b29d0b51f9549">DMA_Type</a></li>
<li>CH13_AL1_CTRL&#160;:&#160;<a class="el" href="structDMA__Type.html#ab39cbdeaed8bd607dd2d342917426eda">DMA_Type</a></li>
<li>CH13_AL1_READ_ADDR&#160;:&#160;<a class="el" href="structDMA__Type.html#a122a8167464a93cabee1143168970f29">DMA_Type</a></li>
<li>CH13_AL1_TRANS_COUNT_TRIG&#160;:&#160;<a class="el" href="structDMA__Type.html#a1703986815888454e223471fa5869eb7">DMA_Type</a></li>
<li>CH13_AL1_WRITE_ADDR&#160;:&#160;<a class="el" href="structDMA__Type.html#aa19dbc60f70506d696eb7addcf584503">DMA_Type</a></li>
<li>CH13_AL2_CTRL&#160;:&#160;<a class="el" href="structDMA__Type.html#a1860c9ceed9a357b8859e28a79ac109a">DMA_Type</a></li>
<li>CH13_AL2_READ_ADDR&#160;:&#160;<a class="el" href="structDMA__Type.html#a928d220a3c0f8a49bc4a1dfa80f57dbc">DMA_Type</a></li>
<li>CH13_AL2_TRANS_COUNT&#160;:&#160;<a class="el" href="structDMA__Type.html#a34545fd64ebebe19a13b9ba741751191">DMA_Type</a></li>
<li>CH13_AL2_WRITE_ADDR_TRIG&#160;:&#160;<a class="el" href="structDMA__Type.html#ad7cf0ea84ee3558f960d4bfd3bf030ab">DMA_Type</a></li>
<li>CH13_AL3_CTRL&#160;:&#160;<a class="el" href="structDMA__Type.html#a12ebe0204d42cd0b42ae1cb24969b1f5">DMA_Type</a></li>
<li>CH13_AL3_READ_ADDR_TRIG&#160;:&#160;<a class="el" href="structDMA__Type.html#aa1d0d0f3d4c62edd746b09c93f2bdf36">DMA_Type</a></li>
<li>CH13_AL3_TRANS_COUNT&#160;:&#160;<a class="el" href="structDMA__Type.html#ad2bb4f26f6cf2547f13b2ff90fd54dc1">DMA_Type</a></li>
<li>CH13_AL3_WRITE_ADDR&#160;:&#160;<a class="el" href="structDMA__Type.html#afd6e43ef2e4cc74f868267175e77373f">DMA_Type</a></li>
<li>CH13_CTRL_TRIG&#160;:&#160;<a class="el" href="structDMA__Type.html#a647cd106930473664155d7ca1f8ef159">DMA_Type</a></li>
<li>CH13_DBG_CTDREQ&#160;:&#160;<a class="el" href="structDMA__Type.html#a2f9f37d324f0ff727399f4a52dbcf694">DMA_Type</a></li>
<li>CH13_DBG_TCR&#160;:&#160;<a class="el" href="structDMA__Type.html#a1a8d9d47f63794a85c80a7532bd137f0">DMA_Type</a></li>
<li>CH13_READ_ADDR&#160;:&#160;<a class="el" href="structDMA__Type.html#a8f148694642d2043233244aa97ba16d6">DMA_Type</a></li>
<li>CH13_TRANS_COUNT&#160;:&#160;<a class="el" href="structDMA__Type.html#a7af78c6460324e6002e7d2ad1675b385">DMA_Type</a></li>
<li>CH13_WRITE_ADDR&#160;:&#160;<a class="el" href="structDMA__Type.html#a17e4ab1c3ff0241d98b7405351152371">DMA_Type</a></li>
<li>CH14_AL1_CTRL&#160;:&#160;<a class="el" href="structDMA__Type.html#a8c69395d8a418a51d235a928b68427fd">DMA_Type</a></li>
<li>CH14_AL1_READ_ADDR&#160;:&#160;<a class="el" href="structDMA__Type.html#ad3cee5509be74aeedc8ec6586ea58ef9">DMA_Type</a></li>
<li>CH14_AL1_TRANS_COUNT_TRIG&#160;:&#160;<a class="el" href="structDMA__Type.html#aae363d03816d7cc6bf763bf78d6dce67">DMA_Type</a></li>
<li>CH14_AL1_WRITE_ADDR&#160;:&#160;<a class="el" href="structDMA__Type.html#aefe0c5149f32b953343c01ae5ecd960c">DMA_Type</a></li>
<li>CH14_AL2_CTRL&#160;:&#160;<a class="el" href="structDMA__Type.html#a59feeac81a4977d81cef61853680f7cb">DMA_Type</a></li>
<li>CH14_AL2_READ_ADDR&#160;:&#160;<a class="el" href="structDMA__Type.html#a8ab52cff3550f602ce20022119104607">DMA_Type</a></li>
<li>CH14_AL2_TRANS_COUNT&#160;:&#160;<a class="el" href="structDMA__Type.html#a18e8ff2b55126c2834d10141ae090961">DMA_Type</a></li>
<li>CH14_AL2_WRITE_ADDR_TRIG&#160;:&#160;<a class="el" href="structDMA__Type.html#acf810aefb92b2ce3433a5106baa0eee4">DMA_Type</a></li>
<li>CH14_AL3_CTRL&#160;:&#160;<a class="el" href="structDMA__Type.html#aeee2b72ed5782c7c4bbb2f7e69b86318">DMA_Type</a></li>
<li>CH14_AL3_READ_ADDR_TRIG&#160;:&#160;<a class="el" href="structDMA__Type.html#a68f56cd1554689fd53c046cebeb3d7c4">DMA_Type</a></li>
<li>CH14_AL3_TRANS_COUNT&#160;:&#160;<a class="el" href="structDMA__Type.html#a90d422e3b03c967c58edf174bcd15c91">DMA_Type</a></li>
<li>CH14_AL3_WRITE_ADDR&#160;:&#160;<a class="el" href="structDMA__Type.html#a6e9b2ba14bbb85a13de49c782980710b">DMA_Type</a></li>
<li>CH14_CTRL_TRIG&#160;:&#160;<a class="el" href="structDMA__Type.html#afb84ab8cef20b8791bd945913525c402">DMA_Type</a></li>
<li>CH14_DBG_CTDREQ&#160;:&#160;<a class="el" href="structDMA__Type.html#ae4032d1d3a0b5970bc7565c3fd4b12bc">DMA_Type</a></li>
<li>CH14_DBG_TCR&#160;:&#160;<a class="el" href="structDMA__Type.html#adb5c7eb6e637cfb9e432de79c0381311">DMA_Type</a></li>
<li>CH14_READ_ADDR&#160;:&#160;<a class="el" href="structDMA__Type.html#a14dcbafd4e4f4b867bdc473dbc4e0d1b">DMA_Type</a></li>
<li>CH14_TRANS_COUNT&#160;:&#160;<a class="el" href="structDMA__Type.html#a1a64d43b8d3f7b2a3fa8aa9065558b85">DMA_Type</a></li>
<li>CH14_WRITE_ADDR&#160;:&#160;<a class="el" href="structDMA__Type.html#a07105ef1931d2d828f237fcff75d4c0c">DMA_Type</a></li>
<li>CH15_AL1_CTRL&#160;:&#160;<a class="el" href="structDMA__Type.html#ab5ac2d0efa5f61ca93314a41f0bd34a9">DMA_Type</a></li>
<li>CH15_AL1_READ_ADDR&#160;:&#160;<a class="el" href="structDMA__Type.html#a74e852ea7828d8c97b01909f5df1d400">DMA_Type</a></li>
<li>CH15_AL1_TRANS_COUNT_TRIG&#160;:&#160;<a class="el" href="structDMA__Type.html#a791e06f104ab54067e7eb37e9264fd07">DMA_Type</a></li>
<li>CH15_AL1_WRITE_ADDR&#160;:&#160;<a class="el" href="structDMA__Type.html#abe495fa661d55a9b3dcba593b516ba7c">DMA_Type</a></li>
<li>CH15_AL2_CTRL&#160;:&#160;<a class="el" href="structDMA__Type.html#a91afb85cb79949afabf3245a4898547d">DMA_Type</a></li>
<li>CH15_AL2_READ_ADDR&#160;:&#160;<a class="el" href="structDMA__Type.html#a0f68a775bad86bcae64f7f9e6eeeec4f">DMA_Type</a></li>
<li>CH15_AL2_TRANS_COUNT&#160;:&#160;<a class="el" href="structDMA__Type.html#a5a40a4916a0cd55013b154e8d232b392">DMA_Type</a></li>
<li>CH15_AL2_WRITE_ADDR_TRIG&#160;:&#160;<a class="el" href="structDMA__Type.html#a581c1193c9e3743dbd0f02bf83f81159">DMA_Type</a></li>
<li>CH15_AL3_CTRL&#160;:&#160;<a class="el" href="structDMA__Type.html#a86b349d94128d121524689e9bf73b971">DMA_Type</a></li>
<li>CH15_AL3_READ_ADDR_TRIG&#160;:&#160;<a class="el" href="structDMA__Type.html#af125ce5d3dc83cf5d4663ebb87b11136">DMA_Type</a></li>
<li>CH15_AL3_TRANS_COUNT&#160;:&#160;<a class="el" href="structDMA__Type.html#a5bed6fbab55dfe277bf9769022457c15">DMA_Type</a></li>
<li>CH15_AL3_WRITE_ADDR&#160;:&#160;<a class="el" href="structDMA__Type.html#a8cbedb78d5737a939a5d19e6ae3c2011">DMA_Type</a></li>
<li>CH15_CTRL_TRIG&#160;:&#160;<a class="el" href="structDMA__Type.html#a02f5315352f66264dc760d18e97ae5b2">DMA_Type</a></li>
<li>CH15_DBG_CTDREQ&#160;:&#160;<a class="el" href="structDMA__Type.html#ac4f1fc605c56e26b067dce44e53ec246">DMA_Type</a></li>
<li>CH15_DBG_TCR&#160;:&#160;<a class="el" href="structDMA__Type.html#a5ddc900cca81a908c29959b8a923ce93">DMA_Type</a></li>
<li>CH15_READ_ADDR&#160;:&#160;<a class="el" href="structDMA__Type.html#ae69c6b43775c160a31e8088f7d9ebeea">DMA_Type</a></li>
<li>CH15_TRANS_COUNT&#160;:&#160;<a class="el" href="structDMA__Type.html#a27f5af8d97b8a23cbd60ae570eb3d102">DMA_Type</a></li>
<li>CH15_WRITE_ADDR&#160;:&#160;<a class="el" href="structDMA__Type.html#a6865ff189667aadb3c65717b3e14eccf">DMA_Type</a></li>
<li>CH1_AL1_CTRL&#160;:&#160;<a class="el" href="structDMA__Type.html#a296c030f1f27667c3efca0aaf1ec08fa">DMA_Type</a></li>
<li>CH1_AL1_READ_ADDR&#160;:&#160;<a class="el" href="structDMA__Type.html#a58917940c99a56e70571af89a9281557">DMA_Type</a></li>
<li>CH1_AL1_TRANS_COUNT_TRIG&#160;:&#160;<a class="el" href="structDMA__Type.html#aa7512e44ddf44cb51a6034d7701ef851">DMA_Type</a></li>
<li>CH1_AL1_WRITE_ADDR&#160;:&#160;<a class="el" href="structDMA__Type.html#ad60246d29b2ddd566195c9d370871383">DMA_Type</a></li>
<li>CH1_AL2_CTRL&#160;:&#160;<a class="el" href="structDMA__Type.html#ae1ece5fdddba63e766bc7904951b5b1d">DMA_Type</a></li>
<li>CH1_AL2_READ_ADDR&#160;:&#160;<a class="el" href="structDMA__Type.html#a52e3740fd7bced52aada10279633a88c">DMA_Type</a></li>
<li>CH1_AL2_TRANS_COUNT&#160;:&#160;<a class="el" href="structDMA__Type.html#a913d4191350ef43ed22fae00d3ff0b23">DMA_Type</a></li>
<li>CH1_AL2_WRITE_ADDR_TRIG&#160;:&#160;<a class="el" href="structDMA__Type.html#ae4b07b17ca34a1073bf825473ebb57cd">DMA_Type</a></li>
<li>CH1_AL3_CTRL&#160;:&#160;<a class="el" href="structDMA__Type.html#a44c111460ca997c843b4a9a8ba8b993b">DMA_Type</a></li>
<li>CH1_AL3_READ_ADDR_TRIG&#160;:&#160;<a class="el" href="structDMA__Type.html#acc208e965101e5f04ee1ef3fdde260ad">DMA_Type</a></li>
<li>CH1_AL3_TRANS_COUNT&#160;:&#160;<a class="el" href="structDMA__Type.html#a5caa4a3aa28348c651018dc9931f76db">DMA_Type</a></li>
<li>CH1_AL3_WRITE_ADDR&#160;:&#160;<a class="el" href="structDMA__Type.html#a31e31978969c6936163c9ab5e9ab2ba4">DMA_Type</a></li>
<li>CH1_CC&#160;:&#160;<a class="el" href="structPWM__Type.html#a4abead61bbbc1341192a3d39b152bd7a">PWM_Type</a></li>
<li>CH1_CSR&#160;:&#160;<a class="el" href="structPWM__Type.html#aa8fc187cfcc642752f8cc90ca6c2a23b">PWM_Type</a></li>
<li>CH1_CTR&#160;:&#160;<a class="el" href="structPWM__Type.html#a4e0154e7f4edd1bbdfae9caf316716d0">PWM_Type</a></li>
<li>CH1_CTRL_TRIG&#160;:&#160;<a class="el" href="structDMA__Type.html#a1eb1a27c650168fb8f2e75a318dcf533">DMA_Type</a></li>
<li>CH1_DBG_CTDREQ&#160;:&#160;<a class="el" href="structDMA__Type.html#a2fa6f0131e26d26743deed1dfb6cccba">DMA_Type</a></li>
<li>CH1_DBG_TCR&#160;:&#160;<a class="el" href="structDMA__Type.html#a3cbd9d35594de4cd65e7dae8e2d2f8bd">DMA_Type</a></li>
<li>CH1_DIV&#160;:&#160;<a class="el" href="structPWM__Type.html#aa3302002d632e600cd732a20c2eb04be">PWM_Type</a></li>
<li>CH1_READ_ADDR&#160;:&#160;<a class="el" href="structDMA__Type.html#a1aee92d7a2b81aa8b46ef48460971eb7">DMA_Type</a></li>
<li>CH1_TOP&#160;:&#160;<a class="el" href="structPWM__Type.html#a0193821b36d0628a6b35797d7dddc54d">PWM_Type</a></li>
<li>CH1_TRANS_COUNT&#160;:&#160;<a class="el" href="structDMA__Type.html#a10bf260733c097030a1f1e2b31f4e17e">DMA_Type</a></li>
<li>CH1_WRITE_ADDR&#160;:&#160;<a class="el" href="structDMA__Type.html#a4536fa91b3380419177187048fec7fe7">DMA_Type</a></li>
<li>CH2_AL1_CTRL&#160;:&#160;<a class="el" href="structDMA__Type.html#a2ddc237ea185be1a15276071279c3661">DMA_Type</a></li>
<li>CH2_AL1_READ_ADDR&#160;:&#160;<a class="el" href="structDMA__Type.html#a501b16e471e2be6e5008c052fa49925b">DMA_Type</a></li>
<li>CH2_AL1_TRANS_COUNT_TRIG&#160;:&#160;<a class="el" href="structDMA__Type.html#a5ff8c5939b66c52974fefe6d9174cb44">DMA_Type</a></li>
<li>CH2_AL1_WRITE_ADDR&#160;:&#160;<a class="el" href="structDMA__Type.html#a660398ba394ff457c29bb301b6039926">DMA_Type</a></li>
<li>CH2_AL2_CTRL&#160;:&#160;<a class="el" href="structDMA__Type.html#a8727e58c942474fedf6aa30df6581733">DMA_Type</a></li>
<li>CH2_AL2_READ_ADDR&#160;:&#160;<a class="el" href="structDMA__Type.html#af42b06304f9ce4465b618ada71d50aa0">DMA_Type</a></li>
<li>CH2_AL2_TRANS_COUNT&#160;:&#160;<a class="el" href="structDMA__Type.html#a6c5de4ab5bb927e3f00eb39d60a6891e">DMA_Type</a></li>
<li>CH2_AL2_WRITE_ADDR_TRIG&#160;:&#160;<a class="el" href="structDMA__Type.html#a0600a9eb4c4336a789965df5007089a6">DMA_Type</a></li>
<li>CH2_AL3_CTRL&#160;:&#160;<a class="el" href="structDMA__Type.html#a0330382e5a0e9cf6eae502b0a9923fe0">DMA_Type</a></li>
<li>CH2_AL3_READ_ADDR_TRIG&#160;:&#160;<a class="el" href="structDMA__Type.html#a1e22787d8629c7ee7d7498d7671def07">DMA_Type</a></li>
<li>CH2_AL3_TRANS_COUNT&#160;:&#160;<a class="el" href="structDMA__Type.html#a10c300ea0d10ec9473b6a63f27e2fdfd">DMA_Type</a></li>
<li>CH2_AL3_WRITE_ADDR&#160;:&#160;<a class="el" href="structDMA__Type.html#a864e9db32a550278cfb00c4554d99fc9">DMA_Type</a></li>
<li>CH2_CC&#160;:&#160;<a class="el" href="structPWM__Type.html#a4924db1cf5ce0b1b47376cd9ba778e64">PWM_Type</a></li>
<li>CH2_CSR&#160;:&#160;<a class="el" href="structPWM__Type.html#a93349fdc1920c090cdff8a1854215f84">PWM_Type</a></li>
<li>CH2_CTR&#160;:&#160;<a class="el" href="structPWM__Type.html#acc0da74b4489981f89a8a6cd99079221">PWM_Type</a></li>
<li>CH2_CTRL_TRIG&#160;:&#160;<a class="el" href="structDMA__Type.html#a95cfa9ca92bdbd1041ea5e7f3477bbe0">DMA_Type</a></li>
<li>CH2_DBG_CTDREQ&#160;:&#160;<a class="el" href="structDMA__Type.html#a03d702d3f4d145646ade488dcfe1bbe7">DMA_Type</a></li>
<li>CH2_DBG_TCR&#160;:&#160;<a class="el" href="structDMA__Type.html#a6c31327219fcabe17e26e4884c777863">DMA_Type</a></li>
<li>CH2_DIV&#160;:&#160;<a class="el" href="structPWM__Type.html#ad8eb957578428e72310d06639e7db6da">PWM_Type</a></li>
<li>CH2_READ_ADDR&#160;:&#160;<a class="el" href="structDMA__Type.html#a18f561d16b73e9c87e37a8b535166abb">DMA_Type</a></li>
<li>CH2_TOP&#160;:&#160;<a class="el" href="structPWM__Type.html#ab2d0f65a603ccedc5deba3ec080d5703">PWM_Type</a></li>
<li>CH2_TRANS_COUNT&#160;:&#160;<a class="el" href="structDMA__Type.html#a579f9857828773592882e993f76f2a88">DMA_Type</a></li>
<li>CH2_WRITE_ADDR&#160;:&#160;<a class="el" href="structDMA__Type.html#a3d9f280fddb4c8189f199cb7e22c92c6">DMA_Type</a></li>
<li>CH3_AL1_CTRL&#160;:&#160;<a class="el" href="structDMA__Type.html#aa1fff80c111a0b462aae4832757463ac">DMA_Type</a></li>
<li>CH3_AL1_READ_ADDR&#160;:&#160;<a class="el" href="structDMA__Type.html#a2a7d45383e798d2a48e6880e766240fb">DMA_Type</a></li>
<li>CH3_AL1_TRANS_COUNT_TRIG&#160;:&#160;<a class="el" href="structDMA__Type.html#a1f2149cb69f543be36632f8114e2653b">DMA_Type</a></li>
<li>CH3_AL1_WRITE_ADDR&#160;:&#160;<a class="el" href="structDMA__Type.html#a53f8b0a783eaf9329b94c2bc68bb6a6e">DMA_Type</a></li>
<li>CH3_AL2_CTRL&#160;:&#160;<a class="el" href="structDMA__Type.html#ac4cb68e718a737e2be4b08314b20a436">DMA_Type</a></li>
<li>CH3_AL2_READ_ADDR&#160;:&#160;<a class="el" href="structDMA__Type.html#a6a006243b26c0e8136115495c1d3603f">DMA_Type</a></li>
<li>CH3_AL2_TRANS_COUNT&#160;:&#160;<a class="el" href="structDMA__Type.html#aea10348411eece7eefad2d7ebdf310c5">DMA_Type</a></li>
<li>CH3_AL2_WRITE_ADDR_TRIG&#160;:&#160;<a class="el" href="structDMA__Type.html#a21440997d289fe1b63588e8ae9419206">DMA_Type</a></li>
<li>CH3_AL3_CTRL&#160;:&#160;<a class="el" href="structDMA__Type.html#ae58a9b6344240eb4d9ed02ae1900b9d7">DMA_Type</a></li>
<li>CH3_AL3_READ_ADDR_TRIG&#160;:&#160;<a class="el" href="structDMA__Type.html#a92bf5697279400ea05a9b4249e653cc2">DMA_Type</a></li>
<li>CH3_AL3_TRANS_COUNT&#160;:&#160;<a class="el" href="structDMA__Type.html#a9212873c84ef101fbffb1543e086bc83">DMA_Type</a></li>
<li>CH3_AL3_WRITE_ADDR&#160;:&#160;<a class="el" href="structDMA__Type.html#a60681987661fc82b82967867f9f40f35">DMA_Type</a></li>
<li>CH3_CC&#160;:&#160;<a class="el" href="structPWM__Type.html#a4c8513e512b85ad26181b1184f0ba370">PWM_Type</a></li>
<li>CH3_CSR&#160;:&#160;<a class="el" href="structPWM__Type.html#a172edae06482f87b5aef2b23e31e175d">PWM_Type</a></li>
<li>CH3_CTR&#160;:&#160;<a class="el" href="structPWM__Type.html#a32a5ebd810f5399a37aa77d83e1e537e">PWM_Type</a></li>
<li>CH3_CTRL_TRIG&#160;:&#160;<a class="el" href="structDMA__Type.html#af7903b680198e4aa28e190f713c007f1">DMA_Type</a></li>
<li>CH3_DBG_CTDREQ&#160;:&#160;<a class="el" href="structDMA__Type.html#aaff539eac4b60d80b06393860ea0370a">DMA_Type</a></li>
<li>CH3_DBG_TCR&#160;:&#160;<a class="el" href="structDMA__Type.html#ac1467685ffdfe0e6832978a13701d9e2">DMA_Type</a></li>
<li>CH3_DIV&#160;:&#160;<a class="el" href="structPWM__Type.html#a13ceedf89d943ba9ad1c70c587695a2c">PWM_Type</a></li>
<li>CH3_READ_ADDR&#160;:&#160;<a class="el" href="structDMA__Type.html#abf2ab247e1223ad7cc9ca22f4c660fd5">DMA_Type</a></li>
<li>CH3_TOP&#160;:&#160;<a class="el" href="structPWM__Type.html#a2089d1438f4bb20e1bd99e6546d68950">PWM_Type</a></li>
<li>CH3_TRANS_COUNT&#160;:&#160;<a class="el" href="structDMA__Type.html#ab4da15a8505fc4d5f8950fc525b1cc9f">DMA_Type</a></li>
<li>CH3_WRITE_ADDR&#160;:&#160;<a class="el" href="structDMA__Type.html#a208c9bb0aaf0f76a63c0e2a18ba44745">DMA_Type</a></li>
<li>CH4_AL1_CTRL&#160;:&#160;<a class="el" href="structDMA__Type.html#a0f38b9b71d02304e9999e9888eb55f04">DMA_Type</a></li>
<li>CH4_AL1_READ_ADDR&#160;:&#160;<a class="el" href="structDMA__Type.html#a25b0329e1c1ae084edfd66673eadbbcf">DMA_Type</a></li>
<li>CH4_AL1_TRANS_COUNT_TRIG&#160;:&#160;<a class="el" href="structDMA__Type.html#aed6f708c55d6bbafe948838041c2d58d">DMA_Type</a></li>
<li>CH4_AL1_WRITE_ADDR&#160;:&#160;<a class="el" href="structDMA__Type.html#ab0b5e8dc8e1e4aa285767e35edd8b800">DMA_Type</a></li>
<li>CH4_AL2_CTRL&#160;:&#160;<a class="el" href="structDMA__Type.html#a1fb0d467eeff561bc096d414d0d18b75">DMA_Type</a></li>
<li>CH4_AL2_READ_ADDR&#160;:&#160;<a class="el" href="structDMA__Type.html#aaa56560e40749d3ed278bf9af31d82b2">DMA_Type</a></li>
<li>CH4_AL2_TRANS_COUNT&#160;:&#160;<a class="el" href="structDMA__Type.html#a77e4b898aa47837dfc0d7e5314bad8ad">DMA_Type</a></li>
<li>CH4_AL2_WRITE_ADDR_TRIG&#160;:&#160;<a class="el" href="structDMA__Type.html#a5aae041968bd0eb618246411698e7290">DMA_Type</a></li>
<li>CH4_AL3_CTRL&#160;:&#160;<a class="el" href="structDMA__Type.html#a968b30694231d719a854920c6e43f281">DMA_Type</a></li>
<li>CH4_AL3_READ_ADDR_TRIG&#160;:&#160;<a class="el" href="structDMA__Type.html#a1988b9ff8d7547c4fff21064ed5443db">DMA_Type</a></li>
<li>CH4_AL3_TRANS_COUNT&#160;:&#160;<a class="el" href="structDMA__Type.html#a5ea9ef2316c33a2c27225a7b51d10efc">DMA_Type</a></li>
<li>CH4_AL3_WRITE_ADDR&#160;:&#160;<a class="el" href="structDMA__Type.html#afa0934d974f008763b748eebc6056668">DMA_Type</a></li>
<li>CH4_CC&#160;:&#160;<a class="el" href="structPWM__Type.html#a1ba7605a9c2449b7a938b748066fb40a">PWM_Type</a></li>
<li>CH4_CSR&#160;:&#160;<a class="el" href="structPWM__Type.html#a40873ff0f9feab764da27bd5fcbf3915">PWM_Type</a></li>
<li>CH4_CTR&#160;:&#160;<a class="el" href="structPWM__Type.html#a03eb96bc6130d979be854f6b49e8767b">PWM_Type</a></li>
<li>CH4_CTRL_TRIG&#160;:&#160;<a class="el" href="structDMA__Type.html#a180727b325e2512c00ab067199712713">DMA_Type</a></li>
<li>CH4_DBG_CTDREQ&#160;:&#160;<a class="el" href="structDMA__Type.html#a3b415cce8acf834b95c1b75ec9dc9dcd">DMA_Type</a></li>
<li>CH4_DBG_TCR&#160;:&#160;<a class="el" href="structDMA__Type.html#a5ce8e8e8c41df20e3aa16fa3b9559bce">DMA_Type</a></li>
<li>CH4_DIV&#160;:&#160;<a class="el" href="structPWM__Type.html#a72091cb6b2791e725fd4449e90861d33">PWM_Type</a></li>
<li>CH4_READ_ADDR&#160;:&#160;<a class="el" href="structDMA__Type.html#a9e969a911b3e066305f07038ba6cbf88">DMA_Type</a></li>
<li>CH4_TOP&#160;:&#160;<a class="el" href="structPWM__Type.html#aef64b8a8aaaa8c92fc55a6dc3a0d8932">PWM_Type</a></li>
<li>CH4_TRANS_COUNT&#160;:&#160;<a class="el" href="structDMA__Type.html#add4612571f60733044d1aa2160c2cd30">DMA_Type</a></li>
<li>CH4_WRITE_ADDR&#160;:&#160;<a class="el" href="structDMA__Type.html#afb2d9f2a25b5d781e7c0100cb8d377bc">DMA_Type</a></li>
<li>CH5_AL1_CTRL&#160;:&#160;<a class="el" href="structDMA__Type.html#a6de9bd245011ece3e304f1141e51eac5">DMA_Type</a></li>
<li>CH5_AL1_READ_ADDR&#160;:&#160;<a class="el" href="structDMA__Type.html#a54757afbdbc304b2d563680375d4ee59">DMA_Type</a></li>
<li>CH5_AL1_TRANS_COUNT_TRIG&#160;:&#160;<a class="el" href="structDMA__Type.html#ae8d3bf8ee6e5b80b8face9725036846f">DMA_Type</a></li>
<li>CH5_AL1_WRITE_ADDR&#160;:&#160;<a class="el" href="structDMA__Type.html#aea5016ac2ebff03cc2d97b3d72162c1b">DMA_Type</a></li>
<li>CH5_AL2_CTRL&#160;:&#160;<a class="el" href="structDMA__Type.html#adea645bd6d21607a46652ca46617c4f7">DMA_Type</a></li>
<li>CH5_AL2_READ_ADDR&#160;:&#160;<a class="el" href="structDMA__Type.html#a0de1e6d23edaf6f095c1ec33252e1d09">DMA_Type</a></li>
<li>CH5_AL2_TRANS_COUNT&#160;:&#160;<a class="el" href="structDMA__Type.html#a019b495bf3365b7ce1ccf59eb14416a7">DMA_Type</a></li>
<li>CH5_AL2_WRITE_ADDR_TRIG&#160;:&#160;<a class="el" href="structDMA__Type.html#a927b220f60f7f452e043bd3238a069f9">DMA_Type</a></li>
<li>CH5_AL3_CTRL&#160;:&#160;<a class="el" href="structDMA__Type.html#a4c40814d58416a91e296290c603d9986">DMA_Type</a></li>
<li>CH5_AL3_READ_ADDR_TRIG&#160;:&#160;<a class="el" href="structDMA__Type.html#aa7d1f94bb4e46b8cb27fdcf96f4d02b6">DMA_Type</a></li>
<li>CH5_AL3_TRANS_COUNT&#160;:&#160;<a class="el" href="structDMA__Type.html#a87fa8b98a9eab358244f8bec5076bfe5">DMA_Type</a></li>
<li>CH5_AL3_WRITE_ADDR&#160;:&#160;<a class="el" href="structDMA__Type.html#a324c775f81cb54a7adeb18f03eca65a6">DMA_Type</a></li>
<li>CH5_CC&#160;:&#160;<a class="el" href="structPWM__Type.html#af482015e4ee76d6bb6cee912610c0f5d">PWM_Type</a></li>
<li>CH5_CSR&#160;:&#160;<a class="el" href="structPWM__Type.html#ae646ce91a9afef8b1fde6f99133d07a9">PWM_Type</a></li>
<li>CH5_CTR&#160;:&#160;<a class="el" href="structPWM__Type.html#adeab9c2041bfc094a415a19cece5f45b">PWM_Type</a></li>
<li>CH5_CTRL_TRIG&#160;:&#160;<a class="el" href="structDMA__Type.html#a3eb576234ce762a7f353fa1a9befd244">DMA_Type</a></li>
<li>CH5_DBG_CTDREQ&#160;:&#160;<a class="el" href="structDMA__Type.html#a9c74e0111a18038976776a8be5395edc">DMA_Type</a></li>
<li>CH5_DBG_TCR&#160;:&#160;<a class="el" href="structDMA__Type.html#a81bfe68ba1df6faff87d4574ec42b699">DMA_Type</a></li>
<li>CH5_DIV&#160;:&#160;<a class="el" href="structPWM__Type.html#a1fbf69f09bf77805bccd1f70efa2e029">PWM_Type</a></li>
<li>CH5_READ_ADDR&#160;:&#160;<a class="el" href="structDMA__Type.html#a5f9744543d177a2cc90650dc1791688e">DMA_Type</a></li>
<li>CH5_TOP&#160;:&#160;<a class="el" href="structPWM__Type.html#a0a8a3980a1205cf4fb20a2e0a86ee9e7">PWM_Type</a></li>
<li>CH5_TRANS_COUNT&#160;:&#160;<a class="el" href="structDMA__Type.html#adbc8e72004efd1b077b459a50310a00e">DMA_Type</a></li>
<li>CH5_WRITE_ADDR&#160;:&#160;<a class="el" href="structDMA__Type.html#ab42b5c4bfa8a2046499d76b21025914e">DMA_Type</a></li>
<li>CH6_AL1_CTRL&#160;:&#160;<a class="el" href="structDMA__Type.html#a6a62baf0a53e7cfd2362f583f086d8f1">DMA_Type</a></li>
<li>CH6_AL1_READ_ADDR&#160;:&#160;<a class="el" href="structDMA__Type.html#a47840543ca9a14a62ef10a9ff07d82e0">DMA_Type</a></li>
<li>CH6_AL1_TRANS_COUNT_TRIG&#160;:&#160;<a class="el" href="structDMA__Type.html#a6715c0d4140ab1fd2339bb4da1c6f999">DMA_Type</a></li>
<li>CH6_AL1_WRITE_ADDR&#160;:&#160;<a class="el" href="structDMA__Type.html#acd3ede47bbfbd423d229002c35887aa7">DMA_Type</a></li>
<li>CH6_AL2_CTRL&#160;:&#160;<a class="el" href="structDMA__Type.html#a176a1c776c205dcbc1cd432d346b5fe0">DMA_Type</a></li>
<li>CH6_AL2_READ_ADDR&#160;:&#160;<a class="el" href="structDMA__Type.html#a1ad3c848f33d26a36b2273866d0e01b8">DMA_Type</a></li>
<li>CH6_AL2_TRANS_COUNT&#160;:&#160;<a class="el" href="structDMA__Type.html#a02e7f1fff22bf998b0f87b07f8d01ce3">DMA_Type</a></li>
<li>CH6_AL2_WRITE_ADDR_TRIG&#160;:&#160;<a class="el" href="structDMA__Type.html#a6430f8059934e4ce6d3d89daf65a5235">DMA_Type</a></li>
<li>CH6_AL3_CTRL&#160;:&#160;<a class="el" href="structDMA__Type.html#a5c2c56c52cc1efd31bec51af2d1c3909">DMA_Type</a></li>
<li>CH6_AL3_READ_ADDR_TRIG&#160;:&#160;<a class="el" href="structDMA__Type.html#a0d7852273b6dc4af3693b2879a0abfc2">DMA_Type</a></li>
<li>CH6_AL3_TRANS_COUNT&#160;:&#160;<a class="el" href="structDMA__Type.html#a4bbacbcf89287d8a675c7a8167724ed2">DMA_Type</a></li>
<li>CH6_AL3_WRITE_ADDR&#160;:&#160;<a class="el" href="structDMA__Type.html#a96ca6120eba5765add05588ebdc2f484">DMA_Type</a></li>
<li>CH6_CC&#160;:&#160;<a class="el" href="structPWM__Type.html#aaff6e9a71957c1065cbb757e78d7ddc2">PWM_Type</a></li>
<li>CH6_CSR&#160;:&#160;<a class="el" href="structPWM__Type.html#a8d9fff871c1121b5383f35c363784a86">PWM_Type</a></li>
<li>CH6_CTR&#160;:&#160;<a class="el" href="structPWM__Type.html#aeaeb7af521d8c1f1028a09f484282e8c">PWM_Type</a></li>
<li>CH6_CTRL_TRIG&#160;:&#160;<a class="el" href="structDMA__Type.html#ae379c66122436bb4a8af94828d251518">DMA_Type</a></li>
<li>CH6_DBG_CTDREQ&#160;:&#160;<a class="el" href="structDMA__Type.html#afb31cb808ebae8872b82e0936aebb380">DMA_Type</a></li>
<li>CH6_DBG_TCR&#160;:&#160;<a class="el" href="structDMA__Type.html#a503ff58a2a6dd0840738f8947a7453dd">DMA_Type</a></li>
<li>CH6_DIV&#160;:&#160;<a class="el" href="structPWM__Type.html#af0616f0d0f8300d549fed77483988fef">PWM_Type</a></li>
<li>CH6_READ_ADDR&#160;:&#160;<a class="el" href="structDMA__Type.html#a2c67a945cb12a5dfa5f9504ea1be5b15">DMA_Type</a></li>
<li>CH6_TOP&#160;:&#160;<a class="el" href="structPWM__Type.html#a8d3fac4291999cd4de997ed99c6ca9fd">PWM_Type</a></li>
<li>CH6_TRANS_COUNT&#160;:&#160;<a class="el" href="structDMA__Type.html#a3e465ef77846e2c86a6576bc5507e91d">DMA_Type</a></li>
<li>CH6_WRITE_ADDR&#160;:&#160;<a class="el" href="structDMA__Type.html#a219c7c8fd4fba20eb8fb84bd85984311">DMA_Type</a></li>
<li>CH7_AL1_CTRL&#160;:&#160;<a class="el" href="structDMA__Type.html#a7929a6e2a137052a90131f4286a41984">DMA_Type</a></li>
<li>CH7_AL1_READ_ADDR&#160;:&#160;<a class="el" href="structDMA__Type.html#aae7e500161bd242fce6505382452da6f">DMA_Type</a></li>
<li>CH7_AL1_TRANS_COUNT_TRIG&#160;:&#160;<a class="el" href="structDMA__Type.html#a9ee46822bf7141b302ad212cf1220c2c">DMA_Type</a></li>
<li>CH7_AL1_WRITE_ADDR&#160;:&#160;<a class="el" href="structDMA__Type.html#a114de8e84d490e665fb0797ca8dd2790">DMA_Type</a></li>
<li>CH7_AL2_CTRL&#160;:&#160;<a class="el" href="structDMA__Type.html#ae39d8cf6157b210deabec8aa444db206">DMA_Type</a></li>
<li>CH7_AL2_READ_ADDR&#160;:&#160;<a class="el" href="structDMA__Type.html#a051fcba4338861f7f231f8ee05030c18">DMA_Type</a></li>
<li>CH7_AL2_TRANS_COUNT&#160;:&#160;<a class="el" href="structDMA__Type.html#a8a12e3e43d5039dc99b4a0567752c0e0">DMA_Type</a></li>
<li>CH7_AL2_WRITE_ADDR_TRIG&#160;:&#160;<a class="el" href="structDMA__Type.html#a8df0c7fb1e00795543e098b39efa7b1d">DMA_Type</a></li>
<li>CH7_AL3_CTRL&#160;:&#160;<a class="el" href="structDMA__Type.html#a4f81ab17aa78f920bf4cc6b85cb182b5">DMA_Type</a></li>
<li>CH7_AL3_READ_ADDR_TRIG&#160;:&#160;<a class="el" href="structDMA__Type.html#a07c95fcd1cfd93b9bb887483b12fef72">DMA_Type</a></li>
<li>CH7_AL3_TRANS_COUNT&#160;:&#160;<a class="el" href="structDMA__Type.html#a4972d322170a2f90bc9be3a541173cb1">DMA_Type</a></li>
<li>CH7_AL3_WRITE_ADDR&#160;:&#160;<a class="el" href="structDMA__Type.html#afe2b98130e35bdbae279f8cf4530ac63">DMA_Type</a></li>
<li>CH7_CC&#160;:&#160;<a class="el" href="structPWM__Type.html#a5f148d2decdc401e8589e9eb1851ecc7">PWM_Type</a></li>
<li>CH7_CSR&#160;:&#160;<a class="el" href="structPWM__Type.html#a0f921ccbc62f3f990820a6f01f878f0c">PWM_Type</a></li>
<li>CH7_CTR&#160;:&#160;<a class="el" href="structPWM__Type.html#a7c0904344f16b2e871845a117d064b52">PWM_Type</a></li>
<li>CH7_CTRL_TRIG&#160;:&#160;<a class="el" href="structDMA__Type.html#a30ddd39866f2bfe07b204944736206f9">DMA_Type</a></li>
<li>CH7_DBG_CTDREQ&#160;:&#160;<a class="el" href="structDMA__Type.html#a77cae810c8c2ed7e1217f28ecb95a2e3">DMA_Type</a></li>
<li>CH7_DBG_TCR&#160;:&#160;<a class="el" href="structDMA__Type.html#a8240961da497b05181a368d0ca46e8e4">DMA_Type</a></li>
<li>CH7_DIV&#160;:&#160;<a class="el" href="structPWM__Type.html#a27c63177a44aa92686ddbabe7c789a73">PWM_Type</a></li>
<li>CH7_READ_ADDR&#160;:&#160;<a class="el" href="structDMA__Type.html#ab51b817d98a767df5394d9e6e875c0a0">DMA_Type</a></li>
<li>CH7_TOP&#160;:&#160;<a class="el" href="structPWM__Type.html#aef036d25a503842c4fa7e9aea7698769">PWM_Type</a></li>
<li>CH7_TRANS_COUNT&#160;:&#160;<a class="el" href="structDMA__Type.html#a392a96ac5b14b14619196bb3ee816c87">DMA_Type</a></li>
<li>CH7_WRITE_ADDR&#160;:&#160;<a class="el" href="structDMA__Type.html#ac82945f6598af377205f33d6c0c546cb">DMA_Type</a></li>
<li>CH8_AL1_CTRL&#160;:&#160;<a class="el" href="structDMA__Type.html#ae41daf092edad4d56a5f627bc6287c51">DMA_Type</a></li>
<li>CH8_AL1_READ_ADDR&#160;:&#160;<a class="el" href="structDMA__Type.html#a0d3bdd8f4d9f24b6088586e3ad2c5767">DMA_Type</a></li>
<li>CH8_AL1_TRANS_COUNT_TRIG&#160;:&#160;<a class="el" href="structDMA__Type.html#aeeb05df359627a3e6108efe022f35edb">DMA_Type</a></li>
<li>CH8_AL1_WRITE_ADDR&#160;:&#160;<a class="el" href="structDMA__Type.html#a37ac4b2e2d96f5d7f552d1e08c437f57">DMA_Type</a></li>
<li>CH8_AL2_CTRL&#160;:&#160;<a class="el" href="structDMA__Type.html#a43dd4df1b0465d29e04f168fac90eb81">DMA_Type</a></li>
<li>CH8_AL2_READ_ADDR&#160;:&#160;<a class="el" href="structDMA__Type.html#a67a4458a1ac6bbb6ac862a28c6baa87a">DMA_Type</a></li>
<li>CH8_AL2_TRANS_COUNT&#160;:&#160;<a class="el" href="structDMA__Type.html#af22226168be9ea47b13a3109d769c5cb">DMA_Type</a></li>
<li>CH8_AL2_WRITE_ADDR_TRIG&#160;:&#160;<a class="el" href="structDMA__Type.html#adef358c6fcfeb50ec33889a64ed8ee57">DMA_Type</a></li>
<li>CH8_AL3_CTRL&#160;:&#160;<a class="el" href="structDMA__Type.html#af1f1c29ed9e2c846477de9fdee38cce4">DMA_Type</a></li>
<li>CH8_AL3_READ_ADDR_TRIG&#160;:&#160;<a class="el" href="structDMA__Type.html#a8e3d67bd172c382bdd1d883ff54b1b60">DMA_Type</a></li>
<li>CH8_AL3_TRANS_COUNT&#160;:&#160;<a class="el" href="structDMA__Type.html#a43c29cb32942ddb49e25d6123d6e141c">DMA_Type</a></li>
<li>CH8_AL3_WRITE_ADDR&#160;:&#160;<a class="el" href="structDMA__Type.html#aa6a42e9ef0d4b77c93aa64c97b9a620e">DMA_Type</a></li>
<li>CH8_CC&#160;:&#160;<a class="el" href="structPWM__Type.html#ad528f98ae4e538c0693b1f71c89fce09">PWM_Type</a></li>
<li>CH8_CSR&#160;:&#160;<a class="el" href="structPWM__Type.html#a1c00588cfab1e88193b37c0cb5b13168">PWM_Type</a></li>
<li>CH8_CTR&#160;:&#160;<a class="el" href="structPWM__Type.html#ad2fb1484d48e6bbe6c2a699d7be35789">PWM_Type</a></li>
<li>CH8_CTRL_TRIG&#160;:&#160;<a class="el" href="structDMA__Type.html#adca438536961a6758e27b677e0b85bda">DMA_Type</a></li>
<li>CH8_DBG_CTDREQ&#160;:&#160;<a class="el" href="structDMA__Type.html#a1fba88541d03ac556ecd5d27b396123c">DMA_Type</a></li>
<li>CH8_DBG_TCR&#160;:&#160;<a class="el" href="structDMA__Type.html#a0729ebe2ff06e3bafc87c4a417ed6926">DMA_Type</a></li>
<li>CH8_DIV&#160;:&#160;<a class="el" href="structPWM__Type.html#a99883ff9f1a18275c79c740b16903d8a">PWM_Type</a></li>
<li>CH8_READ_ADDR&#160;:&#160;<a class="el" href="structDMA__Type.html#a969f77d9e25a954ac09bc063ccaa740d">DMA_Type</a></li>
<li>CH8_TOP&#160;:&#160;<a class="el" href="structPWM__Type.html#a3b773e518dc6cad7b6aa3a7bf2177007">PWM_Type</a></li>
<li>CH8_TRANS_COUNT&#160;:&#160;<a class="el" href="structDMA__Type.html#a37d972a3e77270f8b8fb38dae3845a54">DMA_Type</a></li>
<li>CH8_WRITE_ADDR&#160;:&#160;<a class="el" href="structDMA__Type.html#a6852a5eececbd3f58d7550cb8d78ffef">DMA_Type</a></li>
<li>CH9_AL1_CTRL&#160;:&#160;<a class="el" href="structDMA__Type.html#a6dd8472b4b44b64673924197ac29522a">DMA_Type</a></li>
<li>CH9_AL1_READ_ADDR&#160;:&#160;<a class="el" href="structDMA__Type.html#a03523868f671c34f4a554d5e5050f896">DMA_Type</a></li>
<li>CH9_AL1_TRANS_COUNT_TRIG&#160;:&#160;<a class="el" href="structDMA__Type.html#a5591e12e93261a4d7514d5554014b857">DMA_Type</a></li>
<li>CH9_AL1_WRITE_ADDR&#160;:&#160;<a class="el" href="structDMA__Type.html#ac129f8c14d169b48d191235290c9032b">DMA_Type</a></li>
<li>CH9_AL2_CTRL&#160;:&#160;<a class="el" href="structDMA__Type.html#af03857706c949584168ad5de72930284">DMA_Type</a></li>
<li>CH9_AL2_READ_ADDR&#160;:&#160;<a class="el" href="structDMA__Type.html#aad68118a9155920c8a8b0952a44379ee">DMA_Type</a></li>
<li>CH9_AL2_TRANS_COUNT&#160;:&#160;<a class="el" href="structDMA__Type.html#af6bbe44e63d7fdd4470a4d7fe212e9b3">DMA_Type</a></li>
<li>CH9_AL2_WRITE_ADDR_TRIG&#160;:&#160;<a class="el" href="structDMA__Type.html#a1ee3685c7c9b2c879c28ee4a6ee9ae34">DMA_Type</a></li>
<li>CH9_AL3_CTRL&#160;:&#160;<a class="el" href="structDMA__Type.html#a59423c5a347dbb5252d83d602daa1433">DMA_Type</a></li>
<li>CH9_AL3_READ_ADDR_TRIG&#160;:&#160;<a class="el" href="structDMA__Type.html#aa600a3887492386bbc745ba28072e925">DMA_Type</a></li>
<li>CH9_AL3_TRANS_COUNT&#160;:&#160;<a class="el" href="structDMA__Type.html#afce578ac985baac4bd1048707421daeb">DMA_Type</a></li>
<li>CH9_AL3_WRITE_ADDR&#160;:&#160;<a class="el" href="structDMA__Type.html#ad4b56cc08e02b8c92fdb8ccb91f2f1f7">DMA_Type</a></li>
<li>CH9_CC&#160;:&#160;<a class="el" href="structPWM__Type.html#afac8c23dc8dfff13f2548804ba144e9f">PWM_Type</a></li>
<li>CH9_CSR&#160;:&#160;<a class="el" href="structPWM__Type.html#a3405aa842ff0415b9d398ee56594457d">PWM_Type</a></li>
<li>CH9_CTR&#160;:&#160;<a class="el" href="structPWM__Type.html#a0634be5240a93af3c37ebf77c27a216d">PWM_Type</a></li>
<li>CH9_CTRL_TRIG&#160;:&#160;<a class="el" href="structDMA__Type.html#a59b09891a8b3f914fb019dbdc4e23510">DMA_Type</a></li>
<li>CH9_DBG_CTDREQ&#160;:&#160;<a class="el" href="structDMA__Type.html#a89dead700a397fb67fda623f90ba057b">DMA_Type</a></li>
<li>CH9_DBG_TCR&#160;:&#160;<a class="el" href="structDMA__Type.html#a8da1a0242587c9c0e8a6e5a031ef68d3">DMA_Type</a></li>
<li>CH9_DIV&#160;:&#160;<a class="el" href="structPWM__Type.html#ad4addab8a6da2ce0d67d33be6d18847b">PWM_Type</a></li>
<li>CH9_READ_ADDR&#160;:&#160;<a class="el" href="structDMA__Type.html#ace55e1f3295a001d9b0367945e1e595d">DMA_Type</a></li>
<li>CH9_TOP&#160;:&#160;<a class="el" href="structPWM__Type.html#a03c44ffe6ad2ae3538b8bc66d320b570">PWM_Type</a></li>
<li>CH9_TRANS_COUNT&#160;:&#160;<a class="el" href="structDMA__Type.html#a6cc60b4c8ed3deb1fdad160fd5498eeb">DMA_Type</a></li>
<li>CH9_WRITE_ADDR&#160;:&#160;<a class="el" href="structDMA__Type.html#a5f454efc600b72247808eea283babb5a">DMA_Type</a></li>
<li>CHAN_ABORT&#160;:&#160;<a class="el" href="structDMA__Type.html#a84e5ccd169113d2ca5692e0b3447da10">DMA_Type</a></li>
<li>channel&#160;:&#160;<a class="el" href="structpico__sha256__state.html#a5849c32c106e8bff78e63729cd5e4492">pico_sha256_state</a></li>
<li>check&#160;:&#160;<a class="el" href="structtest.html#a077bc6d0185acd39fb66aec43a60102b">test</a></li>
<li>check_version()&#160;:&#160;<a class="el" href="structpio__assembler.html#ae73e14c077c6121a02da297b9030a004">pio_assembler</a></li>
<li>child&#160;:&#160;<a class="el" href="structpheap__node.html#ad50edeb7b6ae2f1c4cab75cf54e28c65">pheap_node</a></li>
<li>chip_id&#160;:&#160;<a class="el" href="structsysinfo__hw__t.html#a99c0c8a096232f2bd291ffa76e4776c6">sysinfo_hw_t</a></li>
<li>CHIP_ID&#160;:&#160;<a class="el" href="structSYSINFO__Type.html#afade89e84cf878f698cd7714be70fc34">SYSINFO_Type</a></li>
<li>chip_reset&#160;:&#160;<a class="el" href="structpowman__hw__t.html#a2e6b044a209125123c35aab931242805">powman_hw_t</a></li>
<li>CHIP_RESET&#160;:&#160;<a class="el" href="structPOWMAN__Type.html#acc664d882e84e51e8e8dd8c4d519e2d5">POWMAN_Type</a></li>
<li>chip_reset&#160;:&#160;<a class="el" href="structvreg__and__chip__reset__hw__t.html#a2fc8d833f744820284447713f54d6000">vreg_and_chip_reset_hw_t</a></li>
<li>CHIP_RESET&#160;:&#160;<a class="el" href="structVREG__AND__CHIP__RESET__Type.html#a86e03dffeebd4826ad98dabf2001c0f0">VREG_AND_CHIP_RESET_Type</a></li>
<li>CHIPID0&#160;:&#160;<a class="el" href="structOTP__DATA__RAW__Type.html#affbf27ad393aceb24327f083bd93e244">OTP_DATA_RAW_Type</a>, <a class="el" href="structOTP__DATA__Type.html#aaef6b062fafe4d2aa648b93caf18a2d3">OTP_DATA_Type</a></li>
<li>CHIPID1&#160;:&#160;<a class="el" href="structOTP__DATA__RAW__Type.html#a9dd374335d8dacd8166477a5a551de0c">OTP_DATA_RAW_Type</a>, <a class="el" href="structOTP__DATA__Type.html#aa7cdd7e8fa7c5cbbcc3aff58496ac357">OTP_DATA_Type</a></li>
<li>CHIPID2&#160;:&#160;<a class="el" href="structOTP__DATA__RAW__Type.html#aab37899e5ab1c97560f94f4c4f4c998b">OTP_DATA_RAW_Type</a>, <a class="el" href="structOTP__DATA__Type.html#a384505c1cb7cc0cdf17263fe6fe410e7">OTP_DATA_Type</a></li>
<li>CHIPID3&#160;:&#160;<a class="el" href="structOTP__DATA__RAW__Type.html#ac56d718142aa84033f1f4ce24d4062c4">OTP_DATA_RAW_Type</a>, <a class="el" href="structOTP__DATA__Type.html#af7661a8dd9e1c0418c96716ea86fb03b">OTP_DATA_Type</a></li>
<li>cidr&#160;:&#160;<a class="el" href="structm33__hw__t.html#a8f301f412996dfd94d243028d5c7be97">m33_hw_t</a></li>
<li>CIDR0&#160;:&#160;<a class="el" href="structPPB__Type.html#a1c41e699cbc3238686871805f16125eb">PPB_Type</a></li>
<li>CIDR1&#160;:&#160;<a class="el" href="structPPB__Type.html#a2d522c49c6bb5e72ce76e64bd3ba4595">PPB_Type</a></li>
<li>CIDR2&#160;:&#160;<a class="el" href="structPPB__Type.html#a2368318bd36451f642fb7cd05e162a3b">PPB_Type</a></li>
<li>CIDR3&#160;:&#160;<a class="el" href="structPPB__Type.html#a23fc64f36c7107f323504c1cb8fb6f78">PPB_Type</a></li>
<li>CLAIMCLR&#160;:&#160;<a class="el" href="group__CMSIS__core__DebugFunctions.html#ga65a5db46df2d49e4b7d0cb2a91f362fc">TPIU_Type</a></li>
<li>CLAIMSET&#160;:&#160;<a class="el" href="group__CMSIS__core__DebugFunctions.html#gacc42ffa5fe661df6339dc3e9a61f57d7">TPIU_Type</a></li>
<li>clear()&#160;:&#160;<a class="el" href="structyy_1_1parser_1_1basic__symbol.html#a62ab4591bdf153f5177c778fffe4f36e">yy::parser::basic_symbol&lt; Base &gt;</a>, <a class="el" href="structyy_1_1parser_1_1by__kind.html#adf86fff525b436e3f001bca9167e20fc">yy::parser::by_kind</a></li>
<li>CLIDR&#160;:&#160;<a class="el" href="group__CMSIS__core__DebugFunctions.html#gad9899f5775251cf5ef0cb0845527afc2">SCB_Type</a></li>
<li>clk&#160;:&#160;<a class="el" href="structclocks__hw__t.html#a3c94d70912c8e06f9b84cf3e2ad8b48b">clocks_hw_t</a></li>
<li>CLK_ADC_CTRL&#160;:&#160;<a class="el" href="structCLOCKS__Type.html#a8176c9bf1d47abed69bbd32cb81b0fa0">CLOCKS_Type</a></li>
<li>CLK_ADC_DIV&#160;:&#160;<a class="el" href="structCLOCKS__Type.html#ab1a6e46fa929669dea7834853ec9d47c">CLOCKS_Type</a></li>
<li>CLK_ADC_SELECTED&#160;:&#160;<a class="el" href="structCLOCKS__Type.html#addcb3eb969fff23b4ebf23bb248b28ad">CLOCKS_Type</a></li>
<li>CLK_GPOUT0_CTRL&#160;:&#160;<a class="el" href="structCLOCKS__Type.html#a455a18571eea49076b41d838e144f7cf">CLOCKS_Type</a></li>
<li>CLK_GPOUT0_DIV&#160;:&#160;<a class="el" href="structCLOCKS__Type.html#af7ebbe9747f5d03239369f170b4fdcdb">CLOCKS_Type</a></li>
<li>CLK_GPOUT0_SELECTED&#160;:&#160;<a class="el" href="structCLOCKS__Type.html#abf657673b48db6a879b755da3e3b530a">CLOCKS_Type</a></li>
<li>CLK_GPOUT1_CTRL&#160;:&#160;<a class="el" href="structCLOCKS__Type.html#a01ebb8f5812462a48306a1e57b882337">CLOCKS_Type</a></li>
<li>CLK_GPOUT1_DIV&#160;:&#160;<a class="el" href="structCLOCKS__Type.html#a0c17123b4d409cf0173a298e1b4ca50c">CLOCKS_Type</a></li>
<li>CLK_GPOUT1_SELECTED&#160;:&#160;<a class="el" href="structCLOCKS__Type.html#ae6fbcf688e246a26abde546718d8d0b5">CLOCKS_Type</a></li>
<li>CLK_GPOUT2_CTRL&#160;:&#160;<a class="el" href="structCLOCKS__Type.html#a6b33894f91e8094620707545cfbbf217">CLOCKS_Type</a></li>
<li>CLK_GPOUT2_DIV&#160;:&#160;<a class="el" href="structCLOCKS__Type.html#a05a373a1901dc18a8cfa98c6d60c4525">CLOCKS_Type</a></li>
<li>CLK_GPOUT2_SELECTED&#160;:&#160;<a class="el" href="structCLOCKS__Type.html#a0454f7505818bce2d92c99085e760f16">CLOCKS_Type</a></li>
<li>CLK_GPOUT3_CTRL&#160;:&#160;<a class="el" href="structCLOCKS__Type.html#aab5bcd361a5db25d446578e4d454129d">CLOCKS_Type</a></li>
<li>CLK_GPOUT3_DIV&#160;:&#160;<a class="el" href="structCLOCKS__Type.html#a4388ab2e6f1a5a06414b56cc1bc48d07">CLOCKS_Type</a></li>
<li>CLK_GPOUT3_SELECTED&#160;:&#160;<a class="el" href="structCLOCKS__Type.html#a780255cdee5b0cb039f4ae05ee131819">CLOCKS_Type</a></li>
<li>CLK_HSTX_CTRL&#160;:&#160;<a class="el" href="structCLOCKS__Type.html#ad6ac838e713937a0e0f43bef279187c1">CLOCKS_Type</a></li>
<li>CLK_HSTX_DIV&#160;:&#160;<a class="el" href="structCLOCKS__Type.html#a554af7ed2c94100c577ce1124a2ccce1">CLOCKS_Type</a></li>
<li>CLK_HSTX_SELECTED&#160;:&#160;<a class="el" href="structCLOCKS__Type.html#a945883c74b226870fd00aa3353914344">CLOCKS_Type</a></li>
<li>CLK_PERI_CTRL&#160;:&#160;<a class="el" href="structCLOCKS__Type.html#a60abb73bb1e34174b69f474defd5693b">CLOCKS_Type</a></li>
<li>CLK_PERI_DIV&#160;:&#160;<a class="el" href="structCLOCKS__Type.html#a103955a9fc19192437a92749793e72f9">CLOCKS_Type</a></li>
<li>CLK_PERI_SELECTED&#160;:&#160;<a class="el" href="structCLOCKS__Type.html#ad55e9942c4a6e463f81c790ff749e56f">CLOCKS_Type</a></li>
<li>CLK_REF_CTRL&#160;:&#160;<a class="el" href="structCLOCKS__Type.html#af75ec81673295797b7a94dfa018e4cea">CLOCKS_Type</a></li>
<li>CLK_REF_DIV&#160;:&#160;<a class="el" href="structCLOCKS__Type.html#abe769cca1e94b8b2163093b5992a7c18">CLOCKS_Type</a></li>
<li>CLK_REF_SELECTED&#160;:&#160;<a class="el" href="structCLOCKS__Type.html#a8d34b4908c0e95c8e4fa7efd1de28258">CLOCKS_Type</a></li>
<li>CLK_RTC_CTRL&#160;:&#160;<a class="el" href="structCLOCKS__Type.html#a4532ca779d0bf3c16331103f6cc6f6f4">CLOCKS_Type</a></li>
<li>CLK_RTC_DIV&#160;:&#160;<a class="el" href="structCLOCKS__Type.html#afe6519b29a14c5276d1f08815c759af4">CLOCKS_Type</a></li>
<li>CLK_RTC_SELECTED&#160;:&#160;<a class="el" href="structCLOCKS__Type.html#a59d76b745e657730bcf3af914f6b3661">CLOCKS_Type</a></li>
<li>CLK_SYS_CTRL&#160;:&#160;<a class="el" href="structCLOCKS__Type.html#ab42ee5390797cb59ecf1244481775aca">CLOCKS_Type</a></li>
<li>CLK_SYS_DIV&#160;:&#160;<a class="el" href="structCLOCKS__Type.html#a080660b88f4b9190be517fc00055e74f">CLOCKS_Type</a></li>
<li>CLK_SYS_RESUS_CTRL&#160;:&#160;<a class="el" href="structCLOCKS__Type.html#af8c80acf9248bf79982f52b74cd6336b">CLOCKS_Type</a></li>
<li>CLK_SYS_RESUS_STATUS&#160;:&#160;<a class="el" href="structCLOCKS__Type.html#a14d57816be9457cd57de4726fd5310dc">CLOCKS_Type</a></li>
<li>CLK_SYS_SELECTED&#160;:&#160;<a class="el" href="structCLOCKS__Type.html#ae9823b61316c2571aaaaaafcfed17154">CLOCKS_Type</a></li>
<li>CLK_USB_CTRL&#160;:&#160;<a class="el" href="structCLOCKS__Type.html#a8729e2a33e0b4abe6f5df16eab977af1">CLOCKS_Type</a></li>
<li>CLK_USB_DIV&#160;:&#160;<a class="el" href="structCLOCKS__Type.html#a2c26951260420bae0e4203b005079dad">CLOCKS_Type</a></li>
<li>CLK_USB_SELECTED&#160;:&#160;<a class="el" href="structCLOCKS__Type.html#a0b7e067f49dc30d3f923d9823724b6b6">CLOCKS_Type</a></li>
<li>clkdiv&#160;:&#160;<a class="el" href="structpio__sm__config.html#aa8baa7b2781b2b62baedccea26d8a117">pio_sm_config</a>, <a class="el" href="structpio__sm__hw__t.html#a90465eb0469c8346a6ec5a11cf52199f">pio_sm_hw_t</a></li>
<li>clkdiv_m1&#160;:&#160;<a class="el" href="structrtc__hw__t.html#a589870bb8ed029e84cfb7ee3a1f98fd7">rtc_hw_t</a></li>
<li>CLKDIV_M1&#160;:&#160;<a class="el" href="structRTC__Type.html#a2d56d9fc8866e3e49641f67d0ac10185">RTC_Type</a></li>
<li>clock_div_frac&#160;:&#160;<a class="el" href="structcompiled__source_1_1program.html#af986e2508c1084ab9297a8c2d5a8f2c0">compiled_source::program</a>, <a class="el" href="structprogram.html#a91b81272e586475d0532c3350e22765c">program</a></li>
<li>clock_div_int&#160;:&#160;<a class="el" href="structcompiled__source_1_1program.html#a90687fb25526c514d19589d55a6e1134">compiled_source::program</a>, <a class="el" href="structprogram.html#a9f539d9846421ada553b02e22a5ca107">program</a></li>
<li>clocks&#160;:&#160;<a class="el" href="structaccessctrl__hw__t.html#a6392bcf38ee01e1470d9a7484f9f4fa9">accessctrl_hw_t</a></li>
<li>CLOCKS&#160;:&#160;<a class="el" href="structACCESSCTRL__Type.html#ab26499dd8ef8c91b09dd06c0d44a0fe7">ACCESSCTRL_Type</a></li>
<li>clr_activity&#160;:&#160;<a class="el" href="structi2c__hw__t.html#a8635ed381e73ac41f84846af1e2ef1c8">i2c_hw_t</a></li>
<li>clr_gen_call&#160;:&#160;<a class="el" href="structi2c__hw__t.html#ab8bb36dba1192d462c422fbc6ddb53cf">i2c_hw_t</a></li>
<li>clr_intr&#160;:&#160;<a class="el" href="structi2c__hw__t.html#a214d5b75e88582e577b98c642ea588e3">i2c_hw_t</a></li>
<li>clr_rd_req&#160;:&#160;<a class="el" href="structi2c__hw__t.html#abc52f9151d929d0b97215655063179c4">i2c_hw_t</a></li>
<li>clr_restart_det&#160;:&#160;<a class="el" href="structi2c__hw__t.html#a54372a8349af0dea1238755a4041f2e6">i2c_hw_t</a></li>
<li>clr_rx_done&#160;:&#160;<a class="el" href="structi2c__hw__t.html#af9d7e32567c3753ac77e3704ef78862d">i2c_hw_t</a></li>
<li>clr_rx_over&#160;:&#160;<a class="el" href="structi2c__hw__t.html#aef03e99068b0bd4fc09fb2ce8f33484a">i2c_hw_t</a></li>
<li>clr_rx_under&#160;:&#160;<a class="el" href="structi2c__hw__t.html#adc22f1237407d48e0b4cd211c61ae8d4">i2c_hw_t</a></li>
<li>clr_start_det&#160;:&#160;<a class="el" href="structi2c__hw__t.html#a105d80a6f1fd207571b01a1a1625d2bc">i2c_hw_t</a></li>
<li>clr_stop_det&#160;:&#160;<a class="el" href="structi2c__hw__t.html#a7c691cde3d0aa37f3804010b633d8cad">i2c_hw_t</a></li>
<li>clr_tx_abrt&#160;:&#160;<a class="el" href="structi2c__hw__t.html#a37d523fdf35fd82d2eb3743a093cabe3">i2c_hw_t</a></li>
<li>clr_tx_over&#160;:&#160;<a class="el" href="structi2c__hw__t.html#a3c328d03f4a9ddd21deb8b834e7d82c5">i2c_hw_t</a></li>
<li>code_block()&#160;:&#160;<a class="el" href="structcode__block.html#abc11eb90adab6bb8d1bf4dd53332ff9c">code_block</a></li>
<li>code_blocks&#160;:&#160;<a class="el" href="structcompiled__source_1_1program.html#a66e93c0653a332f861af33bb9c3a2a73">compiled_source::program</a>, <a class="el" href="structprogram.html#ae62e9b4bbb38b69b0590a0f3c2eb0576">program</a></li>
<li>column&#160;:&#160;<a class="el" href="classyy_1_1position.html#a6c55884c6d5fb8d3fc7158ad13deaff2">yy::position</a></li>
<li>columns()&#160;:&#160;<a class="el" href="classyy_1_1location.html#ac7cd04f903980f32182f0aa65bbf5d84">yy::location</a>, <a class="el" href="classyy_1_1position.html#ae37ef65518f43d6a0f64072e64199620">yy::position</a></li>
<li>COMP0&#160;:&#160;<a class="el" href="group__CMSIS__core__DebugFunctions.html#ga61c2965af5bc0643f9af65620b0e67c9">DWT_Type</a></li>
<li>COMP1&#160;:&#160;<a class="el" href="group__CMSIS__core__DebugFunctions.html#ga38714af6b7fa7c64d68f5e1efbe7a931">DWT_Type</a></li>
<li>COMP2&#160;:&#160;<a class="el" href="group__CMSIS__core__DebugFunctions.html#ga5ae6dde39989f27bae90afc2347deb46">DWT_Type</a></li>
<li>COMP3&#160;:&#160;<a class="el" href="group__CMSIS__core__DebugFunctions.html#ga85eb73d1848ac3f82d39d6c3e8910847">DWT_Type</a></li>
<li>comp_param_1&#160;:&#160;<a class="el" href="structi2c__hw__t.html#a931da75dfc65258c08e6181dfb52a339">i2c_hw_t</a></li>
<li>comp_type&#160;:&#160;<a class="el" href="structi2c__hw__t.html#af94958f5e70e32e83d762d108b118b49">i2c_hw_t</a></li>
<li>comp_version&#160;:&#160;<a class="el" href="structi2c__hw__t.html#a54d6a6395b8901f7b49928553348e090">i2c_hw_t</a></li>
<li>comparator&#160;:&#160;<a class="el" href="structpheap.html#a3aa169ae7cf984d90cfa57a557417ec6">pheap</a></li>
<li>con&#160;:&#160;<a class="el" href="structi2c__hw__t.html#a1f948293d38ad2d03e9e28979c53ee86">i2c_hw_t</a></li>
<li>cond&#160;:&#160;<a class="el" href="structinstr__jmp.html#adeb4a6e5324fb7729efbb2be0c76edd3">instr_jmp</a></li>
<li>config&#160;:&#160;<a class="el" href="structpico__sha256__state.html#a3021d5a85b9bbdb7a76c2ea5e63e5f11">pico_sha256_state</a></li>
<li>contents&#160;:&#160;<a class="el" href="structcode__block.html#a911f377bb3d70b9f62850ee0805bbc73">code_block</a></li>
<li>context()&#160;:&#160;<a class="el" href="classyy_1_1parser_1_1context.html#aff3bb541711c0f891fcd1d90f2d4b275">yy::parser::context</a></li>
<li>copy()&#160;:&#160;<a class="el" href="classyy_1_1parser_1_1semantic__type.html#a0a246a489f0c9bec8589080171c7481a">yy::parser::semantic_type</a></li>
<li>core&#160;:&#160;<a class="el" href="struct__binary__info__block__device.html#a200b6971a17ea5e5eac5c824dcf4df87">_binary_info_block_device</a>, <a class="el" href="struct__binary__info__id__and__int.html#a464fe4c793fb258d0d4416c1c05e4ab2">_binary_info_id_and_int</a>, <a class="el" href="struct__binary__info__id__and__string.html#afbfb9296367e55cc5727f9f51fd7db05">_binary_info_id_and_string</a>, <a class="el" href="struct__binary__info__list__zero__terminated.html#afb1b00c015a7eaa3a139424ecb942163">_binary_info_list_zero_terminated</a>, <a class="el" href="struct__binary__info__named__group.html#af2fb51f6651843f7dcb14b1212e64e41">_binary_info_named_group</a>, <a class="el" href="struct__binary__info__pins64__with__func.html#a2c86a2611a80a3217ccb7a14484d8cb8">_binary_info_pins64_with_func</a>, <a class="el" href="struct__binary__info__pins64__with__name.html#abaebe0859fa0e719b5e36e695bba9a19">_binary_info_pins64_with_name</a>, <a class="el" href="struct__binary__info__pins__with__func.html#a45280c250c7089e4d084ff87daa71097">_binary_info_pins_with_func</a>, <a class="el" href="struct__binary__info__pins__with__name.html#a1310efcb6497bade2758b642201f32d4">_binary_info_pins_with_name</a>, <a class="el" href="struct__binary__info__ptr__int32__with__name.html#ad068d646097008aec0b9c3275d71f408">_binary_info_ptr_int32_with_name</a>, <a class="el" href="struct__binary__info__ptr__string__with__name.html#aa1eb70ea913293837edac41a3a403bc2">_binary_info_ptr_string_with_name</a>, <a class="el" href="struct__binary__info__raw__data.html#adf44f5aef5510be00b5b71438995128b">_binary_info_raw_data</a>, <a class="el" href="struct__binary__info__sized__data.html#a174066b9257f42ef7af54cf7a872dfab">_binary_info_sized_data</a>, <a class="el" href="structasync__context__freertos.html#acd5977007c2489086027e1719d5a7890">async_context_freertos</a>, <a class="el" href="structasync__context__poll.html#a5616b7a0e38fedd0ba0b9df33d9a2781">async_context_poll</a>, <a class="el" href="structasync__context__threadsafe__background.html#a2567fed8d24995c016260d0e511135bd">async_context_threadsafe_background</a>, <a class="el" href="structmutex.html#a565cec67c5756833fbb6d4980da56c3f">mutex</a>, <a class="el" href="structqueue__t.html#a29e35cf7c8963fba825a7766b8f78e97">queue_t</a>, <a class="el" href="structrecursive__mutex__t.html#a198df3efb758b19989cf7815b04bfdac">recursive_mutex_t</a>, <a class="el" href="structsemaphore.html#a7c8ea95853a91becd173955224f400e6">semaphore</a></li>
<li>core_init_deinit&#160;:&#160;<a class="el" href="structflash__safety__helper__t.html#a5e40db457290aaae872e830c5c953a43">flash_safety_helper_t</a></li>
<li>core_num&#160;:&#160;<a class="el" href="structalarm__pool.html#ab8e202b1b782bf9a85a13b6b65251d57">alarm_pool</a>, <a class="el" href="structasync__context.html#af8029335723cd09263cf64335d5fe836">async_context</a></li>
<li>coresight_periph&#160;:&#160;<a class="el" href="structaccessctrl__hw__t.html#ac3e111e2882e57d2ab239a04450e8798">accessctrl_hw_t</a></li>
<li>CORESIGHT_PERIPH&#160;:&#160;<a class="el" href="structACCESSCTRL__Type.html#afeb83bf94041c086aaac8b8f466584ed">ACCESSCTRL_Type</a></li>
<li>coresight_trace&#160;:&#160;<a class="el" href="structaccessctrl__hw__t.html#a981d782efe5426754da7422b2b3cf86d">accessctrl_hw_t</a></li>
<li>CORESIGHT_TRACE&#160;:&#160;<a class="el" href="structACCESSCTRL__Type.html#aa9aff82664e9653ed9af58924a3e7914">ACCESSCTRL_Type</a></li>
<li>count&#160;:&#160;<a class="el" href="structinterrupt__state.html#ad581c7126f1ccf6a90afb0e7985771fb">interrupt_state</a>, <a class="el" href="structrosc__hw__t.html#abc40c6412e69d44d104816c89be07877">rosc_hw_t</a></li>
<li>COUNT&#160;:&#160;<a class="el" href="structROSC__Type.html#a97b3a64e80f7252580f57e6d412aa168">ROSC_Type</a></li>
<li>count&#160;:&#160;<a class="el" href="structticks__slice__hw__t.html#a930a8bc3e5191c939205a101b1868c13">ticks_slice_hw_t</a>, <a class="el" href="structxosc__hw__t.html#abd50c0eaacaa8d342e16733ccd28b1e4">xosc_hw_t</a></li>
<li>COUNT&#160;:&#160;<a class="el" href="structXOSC__Type.html#a9a22caf625c10436f9ce31eef8a22823">XOSC_Type</a></li>
<li>counter&#160;:&#160;<a class="el" href="structbusctrl__hw__t.html#a15262d05ea053f4029ba1c43a50442b5">busctrl_hw_t</a></li>
<li>counter_type&#160;:&#160;<a class="el" href="classyy_1_1location.html#a4319905d047c834d9513474feb7f61e5">yy::location</a>, <a class="el" href="classyy_1_1position.html#a268dbee9411e246a6a2aca1a2c81d6a7">yy::position</a></li>
<li>cpacr&#160;:&#160;<a class="el" href="structarmv8m__scb__hw__t.html#a2e9f3e2fe33afb689fd5ffb07237691b">armv8m_scb_hw_t</a>, <a class="el" href="structm33__hw__t.html#a2057771185f9e188301733b6be86eed6">m33_hw_t</a></li>
<li>CPACR&#160;:&#160;<a class="el" href="structPPB__Type.html#a5236873c4482d4059d719c431b35a136">PPB_Type</a>, <a class="el" href="group__CMSIS__core__DebugFunctions.html#gac6a860c1b8d8154a1f00d99d23b67764">SCB_Type</a></li>
<li>CPICNT&#160;:&#160;<a class="el" href="group__CMSIS__core__DebugFunctions.html#ga2c08096c82abe245c0fa97badc458154">DWT_Type</a></li>
<li>CPPWR&#160;:&#160;<a class="el" href="group__CMSIS__core__DebugFunctions.html#ga356efebfcbdaecaf1176e6cd86a60bf1">SCnSCB_Type</a></li>
<li>cpsr&#160;:&#160;<a class="el" href="structspi__hw__t.html#ae93c0e58db22e7895b5b73d7eb3b628e">spi_hw_t</a></li>
<li>cpuid&#160;:&#160;<a class="el" href="structarmv6m__scb__hw__t.html#ae931eb45d52d89702bd8dde4bfab8936">armv6m_scb_hw_t</a>, <a class="el" href="structarmv8m__scb__hw__t.html#a4983723c4e61bfe666e4394995fe8930">armv8m_scb_hw_t</a>, <a class="el" href="structm0plus__hw__t.html#ad17c8002c0c5198201775f0139d7d0cb">m0plus_hw_t</a>, <a class="el" href="structm33__hw__t.html#ad2b1ef92c3b2d68211e55fb43a7217d9">m33_hw_t</a></li>
<li>CPUID&#160;:&#160;<a class="el" href="structPPB__Type.html#ac6f70d8841dcfc5685c31a256dc761aa">PPB_Type</a>, <a class="el" href="group__CMSIS__Core__SysTickFunctions.html#ga21e08d546d8b641bee298a459ea73e46">SCB_Type</a></li>
<li>cpuid&#160;:&#160;<a class="el" href="structsio__hw__t.html#ac02588a627542d444800ec8c84032713">sio_hw_t</a></li>
<li>CPUID&#160;:&#160;<a class="el" href="structSIO__Type.html#aeb692e1c4217d833569f3bc5eda2baac">SIO_Type</a></li>
<li>cr&#160;:&#160;<a class="el" href="structuart__hw__t.html#ad80eec6824199104b6f5c84a68eeba2a">uart_hw_t</a></li>
<li>cr0&#160;:&#160;<a class="el" href="structspi__hw__t.html#a0bee0fda86b742afc9ea79d308e1a674">spi_hw_t</a></li>
<li>cr1&#160;:&#160;<a class="el" href="structspi__hw__t.html#a7fd15a30aa2b68b6dee0e9499d41ec49">spi_hw_t</a></li>
<li>CRIT0&#160;:&#160;<a class="el" href="structOTP__DATA__RAW__Type.html#a740a9cf918de17ed2985bc5dd5c8cb0a">OTP_DATA_RAW_Type</a></li>
<li>CRIT0_R1&#160;:&#160;<a class="el" href="structOTP__DATA__RAW__Type.html#a610913047eefc8bbd5f2739e9dfc49e5">OTP_DATA_RAW_Type</a></li>
<li>CRIT0_R2&#160;:&#160;<a class="el" href="structOTP__DATA__RAW__Type.html#a0a4a012fe0a6ed9e15a9a8d6dd8424c7">OTP_DATA_RAW_Type</a></li>
<li>CRIT0_R3&#160;:&#160;<a class="el" href="structOTP__DATA__RAW__Type.html#a9cf524cf844fb45c3f03b2fe410a43cc">OTP_DATA_RAW_Type</a></li>
<li>CRIT0_R4&#160;:&#160;<a class="el" href="structOTP__DATA__RAW__Type.html#a8aea47eabc61e4d5e4e5f627aa473b41">OTP_DATA_RAW_Type</a></li>
<li>CRIT0_R5&#160;:&#160;<a class="el" href="structOTP__DATA__RAW__Type.html#a540205980a0eb0512232d49566981079">OTP_DATA_RAW_Type</a></li>
<li>CRIT0_R6&#160;:&#160;<a class="el" href="structOTP__DATA__RAW__Type.html#a304cfebe06b70eebcee81821dcb042a4">OTP_DATA_RAW_Type</a></li>
<li>CRIT0_R7&#160;:&#160;<a class="el" href="structOTP__DATA__RAW__Type.html#a6f65ca360842e0794cdc43325ef502f9">OTP_DATA_RAW_Type</a></li>
<li>CRIT1&#160;:&#160;<a class="el" href="structOTP__DATA__RAW__Type.html#a8e4bed538686e005c2edaf59eed686da">OTP_DATA_RAW_Type</a></li>
<li>CRIT1_R1&#160;:&#160;<a class="el" href="structOTP__DATA__RAW__Type.html#a3e53c893ef567c2b9cd4e1b99c4616e2">OTP_DATA_RAW_Type</a></li>
<li>CRIT1_R2&#160;:&#160;<a class="el" href="structOTP__DATA__RAW__Type.html#a33b155060132f4811afb62878d9e5ddc">OTP_DATA_RAW_Type</a></li>
<li>CRIT1_R3&#160;:&#160;<a class="el" href="structOTP__DATA__RAW__Type.html#a55614f80631f7b8b61c4f8e79315bed6">OTP_DATA_RAW_Type</a></li>
<li>CRIT1_R4&#160;:&#160;<a class="el" href="structOTP__DATA__RAW__Type.html#ae640b22546b74387eeed552520316fc2">OTP_DATA_RAW_Type</a></li>
<li>CRIT1_R5&#160;:&#160;<a class="el" href="structOTP__DATA__RAW__Type.html#afefbae13be06c74be00b1acdd5e4e89a">OTP_DATA_RAW_Type</a></li>
<li>CRIT1_R6&#160;:&#160;<a class="el" href="structOTP__DATA__RAW__Type.html#acc19b24d5345e3999fe34a6b059819b3">OTP_DATA_RAW_Type</a></li>
<li>CRIT1_R7&#160;:&#160;<a class="el" href="structOTP__DATA__RAW__Type.html#a0782f85c7c3a47b7365e3b29ad449cd8">OTP_DATA_RAW_Type</a></li>
<li>critical&#160;:&#160;<a class="el" href="structotp__hw__t.html#a09c8d68bbe4fcd16d0215f99998bf865">otp_hw_t</a></li>
<li>CRITICAL&#160;:&#160;<a class="el" href="structOTP__Type.html#a301190ac6dd675e9769bfe1c2624df83">OTP_Type</a></li>
<li>crt_key_w&#160;:&#160;<a class="el" href="structotp__hw__t.html#a314040e5458e3589cbed413bf7f8847a">otp_hw_t</a></li>
<li>CRT_KEY_W0&#160;:&#160;<a class="el" href="structOTP__Type.html#a861a41255c98beff93cd052639bccf64">OTP_Type</a></li>
<li>CRT_KEY_W1&#160;:&#160;<a class="el" href="structOTP__Type.html#a0ee7c9d9cf96762842e96cd83d94ec17">OTP_Type</a></li>
<li>CRT_KEY_W2&#160;:&#160;<a class="el" href="structOTP__Type.html#a622eb9968a478e65c27121f85552bce2">OTP_Type</a></li>
<li>CRT_KEY_W3&#160;:&#160;<a class="el" href="structOTP__Type.html#a1996a10f99492d979ac696c77c2edfee">OTP_Type</a></li>
<li>cs&#160;:&#160;<a class="el" href="structadc__hw__t.html#ae3c10fb708b95e64280c737f06e48063">adc_hw_t</a></li>
<li>CS&#160;:&#160;<a class="el" href="structADC__Type.html#a67de2898bf8db94e3c39d7346ed812d1">ADC_Type</a></li>
<li>cs&#160;:&#160;<a class="el" href="structpll__hw__t.html#acffe82d3f731d3762ca3c547133e85bf">pll_hw_t</a></li>
<li>CS&#160;:&#160;<a class="el" href="structPLL__SYS__Type.html#a7a536fa4bf2607094fbf1d82aed98f27">PLL_SYS_Type</a></li>
<li>CSPSR&#160;:&#160;<a class="el" href="group__CMSIS__core__DebugFunctions.html#ga6362b723d89dd97aa71d72e3ce94465b">TPIU_Type</a></li>
<li>csr&#160;:&#160;<a class="el" href="structhstx__ctrl__hw__t.html#adc4b89455e87d2b44c3da8485b839636">hstx_ctrl_hw_t</a></li>
<li>CSR&#160;:&#160;<a class="el" href="structHSTX__CTRL__Type.html#aeed703b8360604d771aeedf4e16bee07">HSTX_CTRL_Type</a></li>
<li>csr&#160;:&#160;<a class="el" href="structpwm__config.html#af33db96dff3a325bfb8b22308fbf3f27">pwm_config</a>, <a class="el" href="structpwm__slice__hw__t.html#ab30ce816fbd685811759bd6cee599d33">pwm_slice_hw_t</a>, <a class="el" href="structsha256__hw__t.html#a998c125d253ad64900d104cc6bc9a7ca">sha256_hw_t</a></li>
<li>CSR&#160;:&#160;<a class="el" href="structSHA256__Type.html#a2973cd29cf7b1c766f7987fe9aa7f332">SHA256_Type</a></li>
<li>csr&#160;:&#160;<a class="el" href="structsystick__hw__t.html#a791a168e0b6e7e7c1d0754198f0a8954">systick_hw_t</a></li>
<li>CSSELR&#160;:&#160;<a class="el" href="group__CMSIS__core__DebugFunctions.html#gad3884e8b6504ec63c1eaa8742e94df3d">SCB_Type</a></li>
<li>ctiappclear&#160;:&#160;<a class="el" href="structm33__hw__t.html#ac2330ca02448d02d75cd810759545c81">m33_hw_t</a></li>
<li>CTIAPPCLEAR&#160;:&#160;<a class="el" href="structPPB__Type.html#acab0d261cadc1ca3df3b755b0b648749">PPB_Type</a></li>
<li>ctiapppulse&#160;:&#160;<a class="el" href="structm33__hw__t.html#a55ea167b9dc0778fb271c9f840e5da09">m33_hw_t</a></li>
<li>CTIAPPPULSE&#160;:&#160;<a class="el" href="structPPB__Type.html#a94955e03d5d94735d9dd24a185529f98">PPB_Type</a></li>
<li>ctiappset&#160;:&#160;<a class="el" href="structm33__hw__t.html#a65afe8768cdeab0a44ef380c14df13dd">m33_hw_t</a></li>
<li>CTIAPPSET&#160;:&#160;<a class="el" href="structPPB__Type.html#a71c9e95155149d064be5aa2b4ec7a11a">PPB_Type</a></li>
<li>ctichinstatus&#160;:&#160;<a class="el" href="structm33__hw__t.html#afed4665cc69dd0c153060e923b17f63e">m33_hw_t</a></li>
<li>CTICHINSTATUS&#160;:&#160;<a class="el" href="structPPB__Type.html#a8390863fdc360ed3cbb2e009955d77c2">PPB_Type</a></li>
<li>cticontrol&#160;:&#160;<a class="el" href="structm33__hw__t.html#a0b062121f2eec0d962003e3667619391">m33_hw_t</a></li>
<li>CTICONTROL&#160;:&#160;<a class="el" href="structPPB__Type.html#a831c4207becf7a3d51236a0fcc54fbc4">PPB_Type</a></li>
<li>ctigate&#160;:&#160;<a class="el" href="structm33__hw__t.html#afa2f335f0a0e69d186387bfa1cb7db47">m33_hw_t</a></li>
<li>CTIGATE&#160;:&#160;<a class="el" href="structPPB__Type.html#a517f7cf4425b13112ceb4187e687ef04">PPB_Type</a></li>
<li>ctiinen&#160;:&#160;<a class="el" href="structm33__hw__t.html#a060c9fccbadac1898e9aa9a84f3b2d46">m33_hw_t</a></li>
<li>CTIINEN0&#160;:&#160;<a class="el" href="structPPB__Type.html#aa57d51b7701258a95ad8d2f9cfbe456c">PPB_Type</a></li>
<li>CTIINEN1&#160;:&#160;<a class="el" href="structPPB__Type.html#a78e5e92da6963439c215de9fa733088b">PPB_Type</a></li>
<li>CTIINEN2&#160;:&#160;<a class="el" href="structPPB__Type.html#a20614066081adcf6deedf6da3c95a19e">PPB_Type</a></li>
<li>CTIINEN3&#160;:&#160;<a class="el" href="structPPB__Type.html#a6b488e55a9990e537b451a098c40254f">PPB_Type</a></li>
<li>CTIINEN4&#160;:&#160;<a class="el" href="structPPB__Type.html#a3f71c98b88f23814bc18618dca74fff2">PPB_Type</a></li>
<li>CTIINEN5&#160;:&#160;<a class="el" href="structPPB__Type.html#a5128dcdb5b063ca12c8bc4126dbbfa3e">PPB_Type</a></li>
<li>CTIINEN6&#160;:&#160;<a class="el" href="structPPB__Type.html#ab3af97f64badab3e241e5726f8845390">PPB_Type</a></li>
<li>CTIINEN7&#160;:&#160;<a class="el" href="structPPB__Type.html#a30e95c4a197f477c91fcdc100f223e45">PPB_Type</a></li>
<li>ctiintack&#160;:&#160;<a class="el" href="structm33__hw__t.html#ab19df65e9ed5bed770fb1284a9953f00">m33_hw_t</a></li>
<li>CTIINTACK&#160;:&#160;<a class="el" href="structPPB__Type.html#adf31b81321f0b071dc06d344dfd6dd27">PPB_Type</a></li>
<li>ctiouten&#160;:&#160;<a class="el" href="structm33__hw__t.html#a1744b376212e97eb1ebbac17354a06a1">m33_hw_t</a></li>
<li>CTIOUTEN0&#160;:&#160;<a class="el" href="structPPB__Type.html#aab573619f6892fc15587ab427fbf4ec9">PPB_Type</a></li>
<li>CTIOUTEN1&#160;:&#160;<a class="el" href="structPPB__Type.html#a4c3b1b0ce2e72ba706b71f2e4d4e507e">PPB_Type</a></li>
<li>CTIOUTEN2&#160;:&#160;<a class="el" href="structPPB__Type.html#ab8f1e841b3206d05452b937141a3a91a">PPB_Type</a></li>
<li>CTIOUTEN3&#160;:&#160;<a class="el" href="structPPB__Type.html#ad26b363aee07ae8d2c24178463276b67">PPB_Type</a></li>
<li>CTIOUTEN4&#160;:&#160;<a class="el" href="structPPB__Type.html#a33f6e3758a4314924b4f485604f9c853">PPB_Type</a></li>
<li>CTIOUTEN5&#160;:&#160;<a class="el" href="structPPB__Type.html#a5a9bdbd4f488065bcb61b05b42ae6c7e">PPB_Type</a></li>
<li>CTIOUTEN6&#160;:&#160;<a class="el" href="structPPB__Type.html#ae580a038cf7a4052ea491adf8660ee47">PPB_Type</a></li>
<li>CTIOUTEN7&#160;:&#160;<a class="el" href="structPPB__Type.html#aad5a6b1cde7397ecf13d0397b7dbf3ad">PPB_Type</a></li>
<li>ctitriginstatus&#160;:&#160;<a class="el" href="structm33__hw__t.html#adba6479230fa3810ab4394d35895a81f">m33_hw_t</a></li>
<li>CTITRIGINSTATUS&#160;:&#160;<a class="el" href="structPPB__Type.html#a775dfbf97e4238cca0b79b769be382c7">PPB_Type</a></li>
<li>ctitrigoutstatus&#160;:&#160;<a class="el" href="structm33__hw__t.html#a526373ddbe680bae6831065ef2447d2e">m33_hw_t</a></li>
<li>CTITRIGOUTSTATUS&#160;:&#160;<a class="el" href="structPPB__Type.html#a745b9304e9803c6490a2d1e0986234b2">PPB_Type</a></li>
<li>ctr&#160;:&#160;<a class="el" href="structarmv8m__scb__hw__t.html#acf6ec2e4865279eabf85fd7be1e933e6">armv8m_scb_hw_t</a>, <a class="el" href="structm33__hw__t.html#aaaf1dc2c03fe174159c2bda177f41272">m33_hw_t</a></li>
<li>CTR&#160;:&#160;<a class="el" href="structPPB__Type.html#aa512e1e1f29df72c23335c0219ee3468">PPB_Type</a></li>
<li>ctr&#160;:&#160;<a class="el" href="structpwm__slice__hw__t.html#ac26c113d16e220890318df08c4122752">pwm_slice_hw_t</a></li>
<li>CTR&#160;:&#160;<a class="el" href="group__CMSIS__core__DebugFunctions.html#gaf3fe705fef8762763b6d61dbdf0ccc3d">SCB_Type</a></li>
<li>ctr_acc&#160;:&#160;<a class="el" href="structxip__ctrl__hw__t.html#addcb41db24d32ca694fb3aa01f2e9084">xip_ctrl_hw_t</a></li>
<li>CTR_ACC&#160;:&#160;<a class="el" href="structXIP__CTRL__Type.html#a0a72237167558f6124360c99226f2421">XIP_CTRL_Type</a></li>
<li>ctr_hit&#160;:&#160;<a class="el" href="structxip__ctrl__hw__t.html#a6ba0fceea1c3341db284972fcc7f3764">xip_ctrl_hw_t</a></li>
<li>CTR_HIT&#160;:&#160;<a class="el" href="structXIP__CTRL__Type.html#a0bb52acf4a6081f46fab968270592623">XIP_CTRL_Type</a></li>
<li>ctrl&#160;:&#160;<a class="el" href="structarmv8m__sau__hw__t.html#acc12abfa59744ad7758ed68409fedb60">armv8m_sau_hw_t</a>, <a class="el" href="structclock__hw__t.html#adf97e62bb28c4703f042fe2b768e2637">clock_hw_t</a>, <a class="el" href="structclock__resus__hw__t.html#a0c77369bede4306dba4b4bb1d46a945c">clock_resus_hw_t</a>, <a class="el" href="structdma__channel__config__t.html#a7b6eb78000750cc521bb82833c903e39">dma_channel_config_t</a></li>
<li>CTRL&#160;:&#160;<a class="el" href="group__CMSIS__core__DebugFunctions.html#gadd790c53410023b3b581919bb681fe2a">DWT_Type</a></li>
<li>ctrl&#160;:&#160;<a class="el" href="structinterp__config.html#a484da11fb4b697eb3a87f4ccee584404">interp_config</a>, <a class="el" href="structinterp__hw__save__t.html#a8fbeb726143a614a369e981fefff75e3">interp_hw_save_t</a>, <a class="el" href="structinterp__hw__t.html#a3e66f6be23e7edfd1729a189b40cb368">interp_hw_t</a>, <a class="el" href="structio__bank0__status__ctrl__hw__t.html#a40b1c2223700588bc94ef2eb610009f2">io_bank0_status_ctrl_hw_t</a>, <a class="el" href="structio__qspi__status__ctrl__hw__t.html#a0fdc4d1b02f126000fd002961a5b3a72">io_qspi_status_ctrl_hw_t</a>, <a class="el" href="structmpu__hw__t.html#a88ac712a403242407394e22e0d2bef27">mpu_hw_t</a></li>
<li>CTRL&#160;:&#160;<a class="el" href="structPIO0__Type.html#aa472618079acd01501d3493004a48ec8">PIO0_Type</a></li>
<li>ctrl&#160;:&#160;<a class="el" href="structpio__hw__t.html#a4685250a77ae6fa7da4a7cd5a8a8dd5a">pio_hw_t</a>, <a class="el" href="structrosc__hw__t.html#acdaec860e6de0597bb907944e3a1bf6f">rosc_hw_t</a></li>
<li>CTRL&#160;:&#160;<a class="el" href="structROSC__Type.html#a3fc19220947c123a3c886a784c2af7f0">ROSC_Type</a></li>
<li>ctrl&#160;:&#160;<a class="el" href="structrtc__hw__t.html#a4c42d127fa7c25b47ee3b560b4fb8390">rtc_hw_t</a></li>
<li>CTRL&#160;:&#160;<a class="el" href="structRTC__Type.html#ac15a68c210789f7fe08dbc93f319932c">RTC_Type</a>, <a class="el" href="group__CMSIS__Core__SysTickFunctions.html#ga875e7afa5c4fd43997fb544a4ac6e37e">SysTick_Type</a></li>
<li>ctrl&#160;:&#160;<a class="el" href="structticks__slice__hw__t.html#a64a98f2d78a7f220c776bbb4fe66f998">ticks_slice_hw_t</a>, <a class="el" href="structusb__host__dpram__t_1_1usb__host__dpram__ep__buf__ctrl.html#a8deff57f3ff4f3ebad4fd10aace178a3">usb_host_dpram_t::usb_host_dpram_ep_buf_ctrl</a>, <a class="el" href="structusb__host__dpram__t_1_1usb__host__dpram__ep__ctrl.html#a094559cb96dd3d9ec542819cad8cf2dc">usb_host_dpram_t::usb_host_dpram_ep_ctrl</a>, <a class="el" href="structwatchdog__hw__t.html#a1eefc32a240cf34492dc89f1ea879869">watchdog_hw_t</a></li>
<li>CTRL&#160;:&#160;<a class="el" href="structWATCHDOG__Type.html#a78578d454afbf2681c6984577535013f">WATCHDOG_Type</a></li>
<li>ctrl&#160;:&#160;<a class="el" href="structxip__ctrl__hw__t.html#abc08a27cecab0d02cb3fe4d7b2b86ba4">xip_ctrl_hw_t</a></li>
<li>CTRL&#160;:&#160;<a class="el" href="structXIP__CTRL__Type.html#af60426a768a072b1bafcb20629ca37da">XIP_CTRL_Type</a></li>
<li>ctrl&#160;:&#160;<a class="el" href="structxosc__hw__t.html#a6954d610707009a702909d3cb2300d8b">xosc_hw_t</a></li>
<li>CTRL&#160;:&#160;<a class="el" href="structXOSC__Type.html#a25b06672a6c6bc958899858a8b6c3415">XOSC_Type</a></li>
<li>ctrl_status&#160;:&#160;<a class="el" href="structcoresight__trace__hw__t.html#a5a20b885f26b50cf9438a66e2d2b30d6">coresight_trace_hw_t</a></li>
<li>CTRL_STATUS&#160;:&#160;<a class="el" href="structCORESIGHT__TRACE__Type.html#afa2c6db014f10c19e7174c5a82e58db3">CORESIGHT_TRACE_Type</a></li>
<li>ctrl_trig&#160;:&#160;<a class="el" href="structdma__channel__hw__t.html#ab4ac190b8909662e59e4726a6909f439">dma_channel_hw_t</a></li>
<li>ctrlr0&#160;:&#160;<a class="el" href="structssi__hw__t.html#a72d3c28453b22dc1a48c8b74cc3c3b6b">ssi_hw_t</a></li>
<li>CTRLR0&#160;:&#160;<a class="el" href="structSSI__Type.html#a145d5e9225184f6b5d7d4c3768e9d6ec">SSI_Type</a></li>
<li>ctrlr1&#160;:&#160;<a class="el" href="structssi__hw__t.html#a3fbfc8c1d883f46056ef3794d8c2281a">ssi_hw_t</a></li>
<li>CTRLR1&#160;:&#160;<a class="el" href="structSSI__Type.html#a5cb45910a192d0221768b0d111d5a85c">SSI_Type</a></li>
<li>current_pwrup_req&#160;:&#160;<a class="el" href="structpowman__hw__t.html#a59e3104f3bbbba125aaa6e1acfdfd3ca">powman_hw_t</a></li>
<li>CURRENT_PWRUP_REQ&#160;:&#160;<a class="el" href="structPOWMAN__Type.html#aa9c0b1b507ea30fd0e4f3f51827d76d8">POWMAN_Type</a></li>
<li>custom_alarm_pool&#160;:&#160;<a class="el" href="structasync__context__threadsafe__background__config.html#a8776bae13027752f07a4f3170b2c47b2">async_context_threadsafe_background_config</a></li>
<li>cvr&#160;:&#160;<a class="el" href="structsystick__hw__t.html#a4af5bc33af2798817024519952308d81">systick_hw_t</a></li>
<li>CYCCNT&#160;:&#160;<a class="el" href="group__CMSIS__core__DebugFunctions.html#ga102eaa529d9098242851cb57c52b42d9">DWT_Type</a></li>
<li>cycles&#160;:&#160;<a class="el" href="structticks__slice__hw__t.html#a5ce68f9a1e09e110c15b8a63bff7239c">ticks_slice_hw_t</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Gerado por <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8 </li>
  </ul>
</div>
</body>
</html>
