#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xaace20 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xaacfb0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0xaa3a10 .functor NOT 1, L_0xadbc20, C4<0>, C4<0>, C4<0>;
L_0xadb980 .functor XOR 1, L_0xadb840, L_0xadb8e0, C4<0>, C4<0>;
L_0xadbb10 .functor XOR 1, L_0xadb980, L_0xadba40, C4<0>, C4<0>;
v0xad9360_0 .net *"_ivl_10", 0 0, L_0xadba40;  1 drivers
v0xad9460_0 .net *"_ivl_12", 0 0, L_0xadbb10;  1 drivers
v0xad9540_0 .net *"_ivl_2", 0 0, L_0xadb7a0;  1 drivers
v0xad9600_0 .net *"_ivl_4", 0 0, L_0xadb840;  1 drivers
v0xad96e0_0 .net *"_ivl_6", 0 0, L_0xadb8e0;  1 drivers
v0xad9810_0 .net *"_ivl_8", 0 0, L_0xadb980;  1 drivers
v0xad98f0_0 .net "a", 0 0, v0xad74f0_0;  1 drivers
v0xad9990_0 .net "b", 0 0, v0xad7590_0;  1 drivers
v0xad9a30_0 .net "c", 0 0, v0xad7630_0;  1 drivers
v0xad9ad0_0 .var "clk", 0 0;
v0xad9b70_0 .net "d", 0 0, v0xad7770_0;  1 drivers
v0xad9c10_0 .net "q_dut", 0 0, L_0xadb690;  1 drivers
v0xad9cb0_0 .net "q_ref", 0 0, L_0xada460;  1 drivers
v0xad9d50_0 .var/2u "stats1", 159 0;
v0xad9df0_0 .var/2u "strobe", 0 0;
v0xad9e90_0 .net "tb_match", 0 0, L_0xadbc20;  1 drivers
v0xad9f50_0 .net "tb_mismatch", 0 0, L_0xaa3a10;  1 drivers
v0xada120_0 .net "wavedrom_enable", 0 0, v0xad7860_0;  1 drivers
v0xada1c0_0 .net "wavedrom_title", 511 0, v0xad7900_0;  1 drivers
L_0xadb7a0 .concat [ 1 0 0 0], L_0xada460;
L_0xadb840 .concat [ 1 0 0 0], L_0xada460;
L_0xadb8e0 .concat [ 1 0 0 0], L_0xadb690;
L_0xadba40 .concat [ 1 0 0 0], L_0xada460;
L_0xadbc20 .cmp/eeq 1, L_0xadb7a0, L_0xadbb10;
S_0xaad140 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0xaacfb0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0xa99ea0 .functor NOT 1, v0xad74f0_0, C4<0>, C4<0>, C4<0>;
L_0xaad8a0 .functor XOR 1, L_0xa99ea0, v0xad7590_0, C4<0>, C4<0>;
L_0xaa3a80 .functor XOR 1, L_0xaad8a0, v0xad7630_0, C4<0>, C4<0>;
L_0xada460 .functor XOR 1, L_0xaa3a80, v0xad7770_0, C4<0>, C4<0>;
v0xaa3c80_0 .net *"_ivl_0", 0 0, L_0xa99ea0;  1 drivers
v0xaa3d20_0 .net *"_ivl_2", 0 0, L_0xaad8a0;  1 drivers
v0xa99ff0_0 .net *"_ivl_4", 0 0, L_0xaa3a80;  1 drivers
v0xa9a090_0 .net "a", 0 0, v0xad74f0_0;  alias, 1 drivers
v0xad68b0_0 .net "b", 0 0, v0xad7590_0;  alias, 1 drivers
v0xad69c0_0 .net "c", 0 0, v0xad7630_0;  alias, 1 drivers
v0xad6a80_0 .net "d", 0 0, v0xad7770_0;  alias, 1 drivers
v0xad6b40_0 .net "q", 0 0, L_0xada460;  alias, 1 drivers
S_0xad6ca0 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0xaacfb0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0xad74f0_0 .var "a", 0 0;
v0xad7590_0 .var "b", 0 0;
v0xad7630_0 .var "c", 0 0;
v0xad76d0_0 .net "clk", 0 0, v0xad9ad0_0;  1 drivers
v0xad7770_0 .var "d", 0 0;
v0xad7860_0 .var "wavedrom_enable", 0 0;
v0xad7900_0 .var "wavedrom_title", 511 0;
E_0xaa7d80/0 .event negedge, v0xad76d0_0;
E_0xaa7d80/1 .event posedge, v0xad76d0_0;
E_0xaa7d80 .event/or E_0xaa7d80/0, E_0xaa7d80/1;
E_0xaa7fd0 .event posedge, v0xad76d0_0;
E_0xa929f0 .event negedge, v0xad76d0_0;
S_0xad6ff0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0xad6ca0;
 .timescale -12 -12;
v0xad71f0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xad72f0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0xad6ca0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xad7a60 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0xaacfb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0xada6d0 .functor AND 1, L_0xada590, L_0xada630, C4<1>, C4<1>;
L_0xada830 .functor AND 1, L_0xada6d0, L_0xada790, C4<1>, C4<1>;
L_0xadaa10 .functor AND 1, L_0xada830, L_0xada940, C4<1>, C4<1>;
L_0xadabc0 .functor AND 1, v0xad7630_0, L_0xadab20, C4<1>, C4<1>;
L_0xadacb0 .functor OR 1, L_0xadaa10, L_0xadabc0, C4<0>, C4<0>;
L_0xadaea0 .functor AND 1, v0xad7590_0, L_0xadadc0, C4<1>, C4<1>;
L_0xadafa0 .functor OR 1, L_0xadacb0, L_0xadaea0, C4<0>, C4<0>;
L_0xadb0b0 .functor AND 1, v0xad74f0_0, v0xad7590_0, C4<1>, C4<1>;
L_0xadb210 .functor AND 1, L_0xadb0b0, L_0xadb170, C4<1>, C4<1>;
L_0xadb520 .functor AND 1, L_0xadb210, L_0xadb320, C4<1>, C4<1>;
L_0xadb690 .functor OR 1, L_0xadafa0, L_0xadb520, C4<0>, C4<0>;
v0xad7d50_0 .net *"_ivl_1", 0 0, L_0xada590;  1 drivers
v0xad7e10_0 .net *"_ivl_11", 0 0, L_0xada940;  1 drivers
v0xad7ed0_0 .net *"_ivl_12", 0 0, L_0xadaa10;  1 drivers
v0xad7fc0_0 .net *"_ivl_15", 0 0, L_0xadab20;  1 drivers
v0xad8080_0 .net *"_ivl_16", 0 0, L_0xadabc0;  1 drivers
v0xad81b0_0 .net *"_ivl_18", 0 0, L_0xadacb0;  1 drivers
v0xad8290_0 .net *"_ivl_21", 0 0, L_0xadadc0;  1 drivers
v0xad8350_0 .net *"_ivl_22", 0 0, L_0xadaea0;  1 drivers
v0xad8430_0 .net *"_ivl_24", 0 0, L_0xadafa0;  1 drivers
v0xad8510_0 .net *"_ivl_26", 0 0, L_0xadb0b0;  1 drivers
v0xad85f0_0 .net *"_ivl_29", 0 0, L_0xadb170;  1 drivers
v0xad86b0_0 .net *"_ivl_3", 0 0, L_0xada630;  1 drivers
v0xad8770_0 .net *"_ivl_30", 0 0, L_0xadb210;  1 drivers
v0xad8850_0 .net *"_ivl_33", 0 0, L_0xadb320;  1 drivers
v0xad8910_0 .net *"_ivl_34", 0 0, L_0xadb520;  1 drivers
v0xad89f0_0 .net *"_ivl_4", 0 0, L_0xada6d0;  1 drivers
v0xad8ad0_0 .net *"_ivl_7", 0 0, L_0xada790;  1 drivers
v0xad8b90_0 .net *"_ivl_8", 0 0, L_0xada830;  1 drivers
v0xad8c70_0 .net "a", 0 0, v0xad74f0_0;  alias, 1 drivers
v0xad8d10_0 .net "b", 0 0, v0xad7590_0;  alias, 1 drivers
v0xad8e00_0 .net "c", 0 0, v0xad7630_0;  alias, 1 drivers
v0xad8ef0_0 .net "d", 0 0, v0xad7770_0;  alias, 1 drivers
v0xad8fe0_0 .net "q", 0 0, L_0xadb690;  alias, 1 drivers
L_0xada590 .reduce/nor v0xad74f0_0;
L_0xada630 .reduce/nor v0xad7590_0;
L_0xada790 .reduce/nor v0xad7630_0;
L_0xada940 .reduce/nor v0xad7770_0;
L_0xadab20 .reduce/nor v0xad7770_0;
L_0xadadc0 .reduce/nor v0xad7770_0;
L_0xadb170 .reduce/nor v0xad7630_0;
L_0xadb320 .reduce/nor v0xad7770_0;
S_0xad9140 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0xaacfb0;
 .timescale -12 -12;
E_0xaa7b20 .event anyedge, v0xad9df0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xad9df0_0;
    %nor/r;
    %assign/vec4 v0xad9df0_0, 0;
    %wait E_0xaa7b20;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xad6ca0;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xad7770_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xad7630_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xad7590_0, 0;
    %assign/vec4 v0xad74f0_0, 0;
    %wait E_0xa929f0;
    %wait E_0xaa7fd0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xad7770_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xad7630_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xad7590_0, 0;
    %assign/vec4 v0xad74f0_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xaa7d80;
    %load/vec4 v0xad74f0_0;
    %load/vec4 v0xad7590_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xad7630_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xad7770_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xad7770_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xad7630_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xad7590_0, 0;
    %assign/vec4 v0xad74f0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0xad72f0;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xaa7d80;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0xad7770_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xad7630_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xad7590_0, 0;
    %assign/vec4 v0xad74f0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0xaacfb0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xad9ad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xad9df0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0xaacfb0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0xad9ad0_0;
    %inv;
    %store/vec4 v0xad9ad0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0xaacfb0;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0xad76d0_0, v0xad9f50_0, v0xad98f0_0, v0xad9990_0, v0xad9a30_0, v0xad9b70_0, v0xad9cb0_0, v0xad9c10_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0xaacfb0;
T_7 ;
    %load/vec4 v0xad9d50_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0xad9d50_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xad9d50_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0xad9d50_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xad9d50_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xad9d50_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xad9d50_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0xaacfb0;
T_8 ;
    %wait E_0xaa7d80;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xad9d50_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xad9d50_0, 4, 32;
    %load/vec4 v0xad9e90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0xad9d50_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xad9d50_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xad9d50_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xad9d50_0, 4, 32;
T_8.0 ;
    %load/vec4 v0xad9cb0_0;
    %load/vec4 v0xad9cb0_0;
    %load/vec4 v0xad9c10_0;
    %xor;
    %load/vec4 v0xad9cb0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0xad9d50_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xad9d50_0, 4, 32;
T_8.6 ;
    %load/vec4 v0xad9d50_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xad9d50_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit2/circuit2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth5/human/circuit2/iter3/response2/top_module.sv";
