Analysis & Synthesis report for minilab1
Tue Feb  4 16:43:08 2025
Quartus Prime Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |minilab1|state
 12. State Machine - |minilab1|mem_wrapper:memory|state
 13. Registers Removed During Synthesis
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for mem_wrapper:memory|rom:memory|altsyncram:altsyncram_component|altsyncram_tdg1:auto_generated
 18. Source assignments for fifo:A_fifo_gen[0].A_fifo|dcfifo:dcfifo_component
 19. Source assignments for fifo:A_fifo_gen[0].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated
 20. Source assignments for fifo:A_fifo_gen[0].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_au6:rdptr_g1p
 21. Source assignments for fifo:A_fifo_gen[0].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_6cc:wrptr_g1p
 22. Source assignments for fifo:A_fifo_gen[0].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram
 23. Source assignments for fifo:A_fifo_gen[0].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_088:rs_dgwp
 24. Source assignments for fifo:A_fifo_gen[0].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_088:rs_dgwp|dffpipe_bd9:dffpipe6
 25. Source assignments for fifo:A_fifo_gen[0].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_hc8:ws_dgrp
 26. Source assignments for fifo:A_fifo_gen[0].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_hc8:ws_dgrp|dffpipe_bd9:dffpipe8
 27. Source assignments for fifo:A_fifo_gen[1].A_fifo|dcfifo:dcfifo_component
 28. Source assignments for fifo:A_fifo_gen[1].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated
 29. Source assignments for fifo:A_fifo_gen[1].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_au6:rdptr_g1p
 30. Source assignments for fifo:A_fifo_gen[1].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_6cc:wrptr_g1p
 31. Source assignments for fifo:A_fifo_gen[1].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram
 32. Source assignments for fifo:A_fifo_gen[1].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_088:rs_dgwp
 33. Source assignments for fifo:A_fifo_gen[1].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_088:rs_dgwp|dffpipe_bd9:dffpipe6
 34. Source assignments for fifo:A_fifo_gen[1].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_hc8:ws_dgrp
 35. Source assignments for fifo:A_fifo_gen[1].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_hc8:ws_dgrp|dffpipe_bd9:dffpipe8
 36. Source assignments for fifo:A_fifo_gen[2].A_fifo|dcfifo:dcfifo_component
 37. Source assignments for fifo:A_fifo_gen[2].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated
 38. Source assignments for fifo:A_fifo_gen[2].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_au6:rdptr_g1p
 39. Source assignments for fifo:A_fifo_gen[2].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_6cc:wrptr_g1p
 40. Source assignments for fifo:A_fifo_gen[2].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram
 41. Source assignments for fifo:A_fifo_gen[2].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_088:rs_dgwp
 42. Source assignments for fifo:A_fifo_gen[2].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_088:rs_dgwp|dffpipe_bd9:dffpipe6
 43. Source assignments for fifo:A_fifo_gen[2].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_hc8:ws_dgrp
 44. Source assignments for fifo:A_fifo_gen[2].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_hc8:ws_dgrp|dffpipe_bd9:dffpipe8
 45. Source assignments for fifo:A_fifo_gen[3].A_fifo|dcfifo:dcfifo_component
 46. Source assignments for fifo:A_fifo_gen[3].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated
 47. Source assignments for fifo:A_fifo_gen[3].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_au6:rdptr_g1p
 48. Source assignments for fifo:A_fifo_gen[3].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_6cc:wrptr_g1p
 49. Source assignments for fifo:A_fifo_gen[3].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram
 50. Source assignments for fifo:A_fifo_gen[3].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_088:rs_dgwp
 51. Source assignments for fifo:A_fifo_gen[3].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_088:rs_dgwp|dffpipe_bd9:dffpipe6
 52. Source assignments for fifo:A_fifo_gen[3].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_hc8:ws_dgrp
 53. Source assignments for fifo:A_fifo_gen[3].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_hc8:ws_dgrp|dffpipe_bd9:dffpipe8
 54. Source assignments for fifo:A_fifo_gen[4].A_fifo|dcfifo:dcfifo_component
 55. Source assignments for fifo:A_fifo_gen[4].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated
 56. Source assignments for fifo:A_fifo_gen[4].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_au6:rdptr_g1p
 57. Source assignments for fifo:A_fifo_gen[4].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_6cc:wrptr_g1p
 58. Source assignments for fifo:A_fifo_gen[4].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram
 59. Source assignments for fifo:A_fifo_gen[4].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_088:rs_dgwp
 60. Source assignments for fifo:A_fifo_gen[4].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_088:rs_dgwp|dffpipe_bd9:dffpipe6
 61. Source assignments for fifo:A_fifo_gen[4].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_hc8:ws_dgrp
 62. Source assignments for fifo:A_fifo_gen[4].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_hc8:ws_dgrp|dffpipe_bd9:dffpipe8
 63. Source assignments for fifo:A_fifo_gen[5].A_fifo|dcfifo:dcfifo_component
 64. Source assignments for fifo:A_fifo_gen[5].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated
 65. Source assignments for fifo:A_fifo_gen[5].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_au6:rdptr_g1p
 66. Source assignments for fifo:A_fifo_gen[5].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_6cc:wrptr_g1p
 67. Source assignments for fifo:A_fifo_gen[5].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram
 68. Source assignments for fifo:A_fifo_gen[5].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_088:rs_dgwp
 69. Source assignments for fifo:A_fifo_gen[5].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_088:rs_dgwp|dffpipe_bd9:dffpipe6
 70. Source assignments for fifo:A_fifo_gen[5].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_hc8:ws_dgrp
 71. Source assignments for fifo:A_fifo_gen[5].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_hc8:ws_dgrp|dffpipe_bd9:dffpipe8
 72. Source assignments for fifo:A_fifo_gen[6].A_fifo|dcfifo:dcfifo_component
 73. Source assignments for fifo:A_fifo_gen[6].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated
 74. Source assignments for fifo:A_fifo_gen[6].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_au6:rdptr_g1p
 75. Source assignments for fifo:A_fifo_gen[6].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_6cc:wrptr_g1p
 76. Source assignments for fifo:A_fifo_gen[6].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram
 77. Source assignments for fifo:A_fifo_gen[6].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_088:rs_dgwp
 78. Source assignments for fifo:A_fifo_gen[6].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_088:rs_dgwp|dffpipe_bd9:dffpipe6
 79. Source assignments for fifo:A_fifo_gen[6].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_hc8:ws_dgrp
 80. Source assignments for fifo:A_fifo_gen[6].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_hc8:ws_dgrp|dffpipe_bd9:dffpipe8
 81. Source assignments for fifo:A_fifo_gen[7].A_fifo|dcfifo:dcfifo_component
 82. Source assignments for fifo:A_fifo_gen[7].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated
 83. Source assignments for fifo:A_fifo_gen[7].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_au6:rdptr_g1p
 84. Source assignments for fifo:A_fifo_gen[7].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_6cc:wrptr_g1p
 85. Source assignments for fifo:A_fifo_gen[7].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram
 86. Source assignments for fifo:A_fifo_gen[7].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_088:rs_dgwp
 87. Source assignments for fifo:A_fifo_gen[7].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_088:rs_dgwp|dffpipe_bd9:dffpipe6
 88. Source assignments for fifo:A_fifo_gen[7].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_hc8:ws_dgrp
 89. Source assignments for fifo:A_fifo_gen[7].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_hc8:ws_dgrp|dffpipe_bd9:dffpipe8
 90. Source assignments for fifo:B_fifo_gen.B_fifo|dcfifo:dcfifo_component
 91. Source assignments for fifo:B_fifo_gen.B_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated
 92. Source assignments for fifo:B_fifo_gen.B_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_au6:rdptr_g1p
 93. Source assignments for fifo:B_fifo_gen.B_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_6cc:wrptr_g1p
 94. Source assignments for fifo:B_fifo_gen.B_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram
 95. Source assignments for fifo:B_fifo_gen.B_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_088:rs_dgwp
 96. Source assignments for fifo:B_fifo_gen.B_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_088:rs_dgwp|dffpipe_bd9:dffpipe6
 97. Source assignments for fifo:B_fifo_gen.B_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_hc8:ws_dgrp
 98. Source assignments for fifo:B_fifo_gen.B_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_hc8:ws_dgrp|dffpipe_bd9:dffpipe8
 99. Parameter Settings for User Entity Instance: Top-level Entity: |minilab1
100. Parameter Settings for User Entity Instance: mac:mac|LPM_MULT_ip:mult|lpm_mult:lpm_mult_component
101. Parameter Settings for User Entity Instance: mac:mac|LPM_ADD_SUB_ip:accum|lpm_add_sub:LPM_ADD_SUB_component
102. Parameter Settings for User Entity Instance: mem_wrapper:memory|rom:memory|altsyncram:altsyncram_component
103. Parameter Settings for User Entity Instance: fifo:A_fifo_gen[0].A_fifo|dcfifo:dcfifo_component
104. Parameter Settings for User Entity Instance: fifo:A_fifo_gen[1].A_fifo|dcfifo:dcfifo_component
105. Parameter Settings for User Entity Instance: fifo:A_fifo_gen[2].A_fifo|dcfifo:dcfifo_component
106. Parameter Settings for User Entity Instance: fifo:A_fifo_gen[3].A_fifo|dcfifo:dcfifo_component
107. Parameter Settings for User Entity Instance: fifo:A_fifo_gen[4].A_fifo|dcfifo:dcfifo_component
108. Parameter Settings for User Entity Instance: fifo:A_fifo_gen[5].A_fifo|dcfifo:dcfifo_component
109. Parameter Settings for User Entity Instance: fifo:A_fifo_gen[6].A_fifo|dcfifo:dcfifo_component
110. Parameter Settings for User Entity Instance: fifo:A_fifo_gen[7].A_fifo|dcfifo:dcfifo_component
111. Parameter Settings for User Entity Instance: fifo:B_fifo_gen.B_fifo|dcfifo:dcfifo_component
112. lpm_mult Parameter Settings by Entity Instance
113. altsyncram Parameter Settings by Entity Instance
114. dcfifo Parameter Settings by Entity Instance
115. Port Connectivity Checks: "mem_wrapper:memory|rom:memory"
116. Post-Synthesis Netlist Statistics for Top Partition
117. Elapsed Time Per Partition
118. Analysis & Synthesis Messages
119. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+---------------------------------+------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Feb  4 16:43:07 2025          ;
; Quartus Prime Version           ; 23.1std.0 Build 991 11/28/2023 SC Lite Edition ;
; Revision Name                   ; minilab1                                       ;
; Top-level Entity Name           ; minilab1                                       ;
; Family                          ; Cyclone V                                      ;
; Logic utilization (in ALMs)     ; N/A                                            ;
; Total registers                 ; 531                                            ;
; Total pins                      ; 70                                             ;
; Total virtual pins              ; 0                                              ;
; Total block memory bits         ; 1,152                                          ;
; Total DSP Blocks                ; 1                                              ;
; Total HSSI RX PCSs              ; 0                                              ;
; Total HSSI PMA RX Deserializers ; 0                                              ;
; Total HSSI TX PCSs              ; 0                                              ;
; Total HSSI PMA TX Serializers   ; 0                                              ;
; Total PLLs                      ; 0                                              ;
; Total DLLs                      ; 0                                              ;
+---------------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; minilab1           ; minilab1           ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 14          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 14          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processors 8-14        ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                    ;
+----------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                      ; Library ;
+----------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------+---------+
; ../rom.v                         ; yes             ; User Wizard-Generated File             ; I:/ece554/ECE554_Minilab1/rom.v                                                   ;         ;
; ../minilab1.sv                   ; yes             ; User SystemVerilog HDL File            ; I:/ece554/ECE554_Minilab1/minilab1.sv                                             ;         ;
; ../memory.v                      ; yes             ; User Verilog HDL File                  ; I:/ece554/ECE554_Minilab1/memory.v                                                ;         ;
; ../mac.sv                        ; yes             ; User SystemVerilog HDL File            ; I:/ece554/ECE554_Minilab1/mac.sv                                                  ;         ;
; ../LPM_MULT_ip.v                 ; yes             ; User Wizard-Generated File             ; I:/ece554/ECE554_Minilab1/LPM_MULT_ip.v                                           ;         ;
; ../LPM_ADD_SUB_ip.v              ; yes             ; User Wizard-Generated File             ; I:/ece554/ECE554_Minilab1/LPM_ADD_SUB_ip.v                                        ;         ;
; ../fifo.v                        ; yes             ; User Wizard-Generated File             ; I:/ece554/ECE554_Minilab1/fifo.v                                                  ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf            ;         ;
; aglobal231.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/aglobal231.inc          ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                           ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_add_sub.inc         ;         ;
; multcore.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/multcore.inc            ;         ;
; bypassff.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/bypassff.inc            ;         ;
; altshift.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altshift.inc            ;         ;
; db/mult_d5n.v                    ; yes             ; Auto-Generated Megafunction            ; I:/ece554/ECE554_Minilab1/quartus_project/db/mult_d5n.v                           ;         ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                           ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_add_sub.tdf         ;         ;
; addcore.inc                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/addcore.inc             ;         ;
; look_add.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/look_add.inc            ;         ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                           ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/alt_stratix_add_sub.inc ;         ;
; db/add_sub_uih.tdf               ; yes             ; Auto-Generated Megafunction            ; I:/ece554/ECE554_Minilab1/quartus_project/db/add_sub_uih.tdf                      ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf          ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/stratix_ram_block.inc   ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mux.inc             ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_decode.inc          ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/a_rdenreg.inc           ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altrom.inc              ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altram.inc              ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altdpram.inc            ;         ;
; db/altsyncram_tdg1.tdf           ; yes             ; Auto-Generated Megafunction            ; I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_tdg1.tdf                  ;         ;
; ../input_mem.mif                 ; yes             ; Auto-Found Memory Initialization File  ; I:/ece554/ECE554_Minilab1/input_mem.mif                                           ;         ;
; dcfifo.tdf                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/dcfifo.tdf              ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                           ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_counter.inc         ;         ;
; a_graycounter.inc                ; yes             ; Megafunction                           ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/a_graycounter.inc       ;         ;
; a_fefifo.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/a_fefifo.inc            ;         ;
; a_gray2bin.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/a_gray2bin.inc          ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/dffpipe.inc             ;         ;
; alt_sync_fifo.inc                ; yes             ; Megafunction                           ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/alt_sync_fifo.inc       ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                           ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_compare.inc         ;         ;
; altsyncram_fifo.inc              ; yes             ; Megafunction                           ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram_fifo.inc     ;         ;
; db/dcfifo_e0q1.tdf               ; yes             ; Auto-Generated Megafunction            ; I:/ece554/ECE554_Minilab1/quartus_project/db/dcfifo_e0q1.tdf                      ;         ;
; db/a_graycounter_au6.tdf         ; yes             ; Auto-Generated Megafunction            ; I:/ece554/ECE554_Minilab1/quartus_project/db/a_graycounter_au6.tdf                ;         ;
; db/a_graycounter_6cc.tdf         ; yes             ; Auto-Generated Megafunction            ; I:/ece554/ECE554_Minilab1/quartus_project/db/a_graycounter_6cc.tdf                ;         ;
; db/altsyncram_u2d1.tdf           ; yes             ; Auto-Generated Megafunction            ; I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_u2d1.tdf                  ;         ;
; db/alt_synch_pipe_088.tdf        ; yes             ; Auto-Generated Megafunction            ; I:/ece554/ECE554_Minilab1/quartus_project/db/alt_synch_pipe_088.tdf               ;         ;
; db/dffpipe_bd9.tdf               ; yes             ; Auto-Generated Megafunction            ; I:/ece554/ECE554_Minilab1/quartus_project/db/dffpipe_bd9.tdf                      ;         ;
; db/alt_synch_pipe_hc8.tdf        ; yes             ; Auto-Generated Megafunction            ; I:/ece554/ECE554_Minilab1/quartus_project/db/alt_synch_pipe_hc8.tdf               ;         ;
; db/cmpr_qu5.tdf                  ; yes             ; Auto-Generated Megafunction            ; I:/ece554/ECE554_Minilab1/quartus_project/db/cmpr_qu5.tdf                         ;         ;
; db/mux_5r7.tdf                   ; yes             ; Auto-Generated Megafunction            ; I:/ece554/ECE554_Minilab1/quartus_project/db/mux_5r7.tdf                          ;         ;
+----------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 356            ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 468            ;
;     -- 7 input functions                    ; 39             ;
;     -- 6 input functions                    ; 98             ;
;     -- 5 input functions                    ; 51             ;
;     -- 4 input functions                    ; 55             ;
;     -- <=3 input functions                  ; 225            ;
;                                             ;                ;
; Dedicated logic registers                   ; 531            ;
;                                             ;                ;
; I/O pins                                    ; 70             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 1152           ;
;                                             ;                ;
; Total DSP Blocks                            ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 667            ;
; Total fan-out                               ; 4973           ;
; Average fan-out                             ; 3.90           ;
+---------------------------------------------+----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                              ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------+-------------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                   ; Entity Name       ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------+-------------------+--------------+
; |minilab1                                    ; 468 (226)           ; 531 (180)                 ; 1152              ; 1          ; 70   ; 0            ; |minilab1                                                                                                             ; minilab1          ; work         ;
;    |fifo:A_fifo_gen[0].A_fifo|               ; 23 (0)              ; 26 (0)                    ; 64                ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[0].A_fifo                                                                                   ; fifo              ; work         ;
;       |dcfifo:dcfifo_component|              ; 23 (0)              ; 26 (0)                    ; 64                ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[0].A_fifo|dcfifo:dcfifo_component                                                           ; dcfifo            ; work         ;
;          |dcfifo_e0q1:auto_generated|        ; 23 (7)              ; 26 (16)                   ; 64                ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[0].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated                                ; dcfifo_e0q1       ; work         ;
;             |a_graycounter_6cc:wrptr_g1p|    ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[0].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_6cc:wrptr_g1p    ; a_graycounter_6cc ; work         ;
;             |a_graycounter_au6:rdptr_g1p|    ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[0].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_au6:rdptr_g1p    ; a_graycounter_au6 ; work         ;
;             |altsyncram_u2d1:fifo_ram|       ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[0].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram       ; altsyncram_u2d1   ; work         ;
;             |mux_5r7:rdemp_eq_comp_lsb_mux|  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[0].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux  ; mux_5r7           ; work         ;
;             |mux_5r7:rdemp_eq_comp_msb_mux|  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[0].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux  ; mux_5r7           ; work         ;
;             |mux_5r7:wrfull_eq_comp_lsb_mux| ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[0].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|mux_5r7:wrfull_eq_comp_lsb_mux ; mux_5r7           ; work         ;
;             |mux_5r7:wrfull_eq_comp_msb_mux| ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[0].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|mux_5r7:wrfull_eq_comp_msb_mux ; mux_5r7           ; work         ;
;    |fifo:A_fifo_gen[1].A_fifo|               ; 23 (0)              ; 26 (0)                    ; 64                ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[1].A_fifo                                                                                   ; fifo              ; work         ;
;       |dcfifo:dcfifo_component|              ; 23 (0)              ; 26 (0)                    ; 64                ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[1].A_fifo|dcfifo:dcfifo_component                                                           ; dcfifo            ; work         ;
;          |dcfifo_e0q1:auto_generated|        ; 23 (7)              ; 26 (16)                   ; 64                ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[1].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated                                ; dcfifo_e0q1       ; work         ;
;             |a_graycounter_6cc:wrptr_g1p|    ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[1].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_6cc:wrptr_g1p    ; a_graycounter_6cc ; work         ;
;             |a_graycounter_au6:rdptr_g1p|    ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[1].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_au6:rdptr_g1p    ; a_graycounter_au6 ; work         ;
;             |altsyncram_u2d1:fifo_ram|       ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[1].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram       ; altsyncram_u2d1   ; work         ;
;             |mux_5r7:rdemp_eq_comp_lsb_mux|  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[1].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux  ; mux_5r7           ; work         ;
;             |mux_5r7:rdemp_eq_comp_msb_mux|  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[1].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux  ; mux_5r7           ; work         ;
;             |mux_5r7:wrfull_eq_comp_lsb_mux| ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[1].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|mux_5r7:wrfull_eq_comp_lsb_mux ; mux_5r7           ; work         ;
;             |mux_5r7:wrfull_eq_comp_msb_mux| ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[1].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|mux_5r7:wrfull_eq_comp_msb_mux ; mux_5r7           ; work         ;
;    |fifo:A_fifo_gen[2].A_fifo|               ; 23 (0)              ; 26 (0)                    ; 64                ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[2].A_fifo                                                                                   ; fifo              ; work         ;
;       |dcfifo:dcfifo_component|              ; 23 (0)              ; 26 (0)                    ; 64                ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[2].A_fifo|dcfifo:dcfifo_component                                                           ; dcfifo            ; work         ;
;          |dcfifo_e0q1:auto_generated|        ; 23 (7)              ; 26 (16)                   ; 64                ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[2].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated                                ; dcfifo_e0q1       ; work         ;
;             |a_graycounter_6cc:wrptr_g1p|    ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[2].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_6cc:wrptr_g1p    ; a_graycounter_6cc ; work         ;
;             |a_graycounter_au6:rdptr_g1p|    ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[2].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_au6:rdptr_g1p    ; a_graycounter_au6 ; work         ;
;             |altsyncram_u2d1:fifo_ram|       ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[2].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram       ; altsyncram_u2d1   ; work         ;
;             |mux_5r7:rdemp_eq_comp_lsb_mux|  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[2].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux  ; mux_5r7           ; work         ;
;             |mux_5r7:rdemp_eq_comp_msb_mux|  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[2].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux  ; mux_5r7           ; work         ;
;             |mux_5r7:wrfull_eq_comp_lsb_mux| ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[2].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|mux_5r7:wrfull_eq_comp_lsb_mux ; mux_5r7           ; work         ;
;             |mux_5r7:wrfull_eq_comp_msb_mux| ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[2].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|mux_5r7:wrfull_eq_comp_msb_mux ; mux_5r7           ; work         ;
;    |fifo:A_fifo_gen[3].A_fifo|               ; 23 (0)              ; 26 (0)                    ; 64                ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[3].A_fifo                                                                                   ; fifo              ; work         ;
;       |dcfifo:dcfifo_component|              ; 23 (0)              ; 26 (0)                    ; 64                ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[3].A_fifo|dcfifo:dcfifo_component                                                           ; dcfifo            ; work         ;
;          |dcfifo_e0q1:auto_generated|        ; 23 (7)              ; 26 (16)                   ; 64                ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[3].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated                                ; dcfifo_e0q1       ; work         ;
;             |a_graycounter_6cc:wrptr_g1p|    ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[3].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_6cc:wrptr_g1p    ; a_graycounter_6cc ; work         ;
;             |a_graycounter_au6:rdptr_g1p|    ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[3].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_au6:rdptr_g1p    ; a_graycounter_au6 ; work         ;
;             |altsyncram_u2d1:fifo_ram|       ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[3].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram       ; altsyncram_u2d1   ; work         ;
;             |mux_5r7:rdemp_eq_comp_lsb_mux|  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[3].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux  ; mux_5r7           ; work         ;
;             |mux_5r7:rdemp_eq_comp_msb_mux|  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[3].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux  ; mux_5r7           ; work         ;
;             |mux_5r7:wrfull_eq_comp_lsb_mux| ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[3].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|mux_5r7:wrfull_eq_comp_lsb_mux ; mux_5r7           ; work         ;
;             |mux_5r7:wrfull_eq_comp_msb_mux| ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[3].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|mux_5r7:wrfull_eq_comp_msb_mux ; mux_5r7           ; work         ;
;    |fifo:A_fifo_gen[4].A_fifo|               ; 23 (0)              ; 26 (0)                    ; 64                ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[4].A_fifo                                                                                   ; fifo              ; work         ;
;       |dcfifo:dcfifo_component|              ; 23 (0)              ; 26 (0)                    ; 64                ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[4].A_fifo|dcfifo:dcfifo_component                                                           ; dcfifo            ; work         ;
;          |dcfifo_e0q1:auto_generated|        ; 23 (7)              ; 26 (16)                   ; 64                ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[4].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated                                ; dcfifo_e0q1       ; work         ;
;             |a_graycounter_6cc:wrptr_g1p|    ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[4].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_6cc:wrptr_g1p    ; a_graycounter_6cc ; work         ;
;             |a_graycounter_au6:rdptr_g1p|    ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[4].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_au6:rdptr_g1p    ; a_graycounter_au6 ; work         ;
;             |altsyncram_u2d1:fifo_ram|       ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[4].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram       ; altsyncram_u2d1   ; work         ;
;             |mux_5r7:rdemp_eq_comp_lsb_mux|  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[4].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux  ; mux_5r7           ; work         ;
;             |mux_5r7:rdemp_eq_comp_msb_mux|  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[4].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux  ; mux_5r7           ; work         ;
;             |mux_5r7:wrfull_eq_comp_lsb_mux| ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[4].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|mux_5r7:wrfull_eq_comp_lsb_mux ; mux_5r7           ; work         ;
;             |mux_5r7:wrfull_eq_comp_msb_mux| ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[4].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|mux_5r7:wrfull_eq_comp_msb_mux ; mux_5r7           ; work         ;
;    |fifo:A_fifo_gen[5].A_fifo|               ; 23 (0)              ; 26 (0)                    ; 64                ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[5].A_fifo                                                                                   ; fifo              ; work         ;
;       |dcfifo:dcfifo_component|              ; 23 (0)              ; 26 (0)                    ; 64                ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[5].A_fifo|dcfifo:dcfifo_component                                                           ; dcfifo            ; work         ;
;          |dcfifo_e0q1:auto_generated|        ; 23 (7)              ; 26 (16)                   ; 64                ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[5].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated                                ; dcfifo_e0q1       ; work         ;
;             |a_graycounter_6cc:wrptr_g1p|    ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[5].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_6cc:wrptr_g1p    ; a_graycounter_6cc ; work         ;
;             |a_graycounter_au6:rdptr_g1p|    ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[5].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_au6:rdptr_g1p    ; a_graycounter_au6 ; work         ;
;             |altsyncram_u2d1:fifo_ram|       ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[5].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram       ; altsyncram_u2d1   ; work         ;
;             |mux_5r7:rdemp_eq_comp_lsb_mux|  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[5].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux  ; mux_5r7           ; work         ;
;             |mux_5r7:rdemp_eq_comp_msb_mux|  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[5].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux  ; mux_5r7           ; work         ;
;             |mux_5r7:wrfull_eq_comp_lsb_mux| ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[5].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|mux_5r7:wrfull_eq_comp_lsb_mux ; mux_5r7           ; work         ;
;             |mux_5r7:wrfull_eq_comp_msb_mux| ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[5].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|mux_5r7:wrfull_eq_comp_msb_mux ; mux_5r7           ; work         ;
;    |fifo:A_fifo_gen[6].A_fifo|               ; 23 (0)              ; 26 (0)                    ; 64                ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[6].A_fifo                                                                                   ; fifo              ; work         ;
;       |dcfifo:dcfifo_component|              ; 23 (0)              ; 26 (0)                    ; 64                ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[6].A_fifo|dcfifo:dcfifo_component                                                           ; dcfifo            ; work         ;
;          |dcfifo_e0q1:auto_generated|        ; 23 (7)              ; 26 (16)                   ; 64                ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[6].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated                                ; dcfifo_e0q1       ; work         ;
;             |a_graycounter_6cc:wrptr_g1p|    ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[6].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_6cc:wrptr_g1p    ; a_graycounter_6cc ; work         ;
;             |a_graycounter_au6:rdptr_g1p|    ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[6].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_au6:rdptr_g1p    ; a_graycounter_au6 ; work         ;
;             |altsyncram_u2d1:fifo_ram|       ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[6].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram       ; altsyncram_u2d1   ; work         ;
;             |mux_5r7:rdemp_eq_comp_lsb_mux|  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[6].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux  ; mux_5r7           ; work         ;
;             |mux_5r7:rdemp_eq_comp_msb_mux|  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[6].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux  ; mux_5r7           ; work         ;
;             |mux_5r7:wrfull_eq_comp_lsb_mux| ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[6].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|mux_5r7:wrfull_eq_comp_lsb_mux ; mux_5r7           ; work         ;
;             |mux_5r7:wrfull_eq_comp_msb_mux| ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[6].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|mux_5r7:wrfull_eq_comp_msb_mux ; mux_5r7           ; work         ;
;    |fifo:A_fifo_gen[7].A_fifo|               ; 23 (0)              ; 26 (0)                    ; 64                ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[7].A_fifo                                                                                   ; fifo              ; work         ;
;       |dcfifo:dcfifo_component|              ; 23 (0)              ; 26 (0)                    ; 64                ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[7].A_fifo|dcfifo:dcfifo_component                                                           ; dcfifo            ; work         ;
;          |dcfifo_e0q1:auto_generated|        ; 23 (7)              ; 26 (16)                   ; 64                ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[7].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated                                ; dcfifo_e0q1       ; work         ;
;             |a_graycounter_6cc:wrptr_g1p|    ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[7].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_6cc:wrptr_g1p    ; a_graycounter_6cc ; work         ;
;             |a_graycounter_au6:rdptr_g1p|    ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[7].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_au6:rdptr_g1p    ; a_graycounter_au6 ; work         ;
;             |altsyncram_u2d1:fifo_ram|       ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[7].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram       ; altsyncram_u2d1   ; work         ;
;             |mux_5r7:rdemp_eq_comp_lsb_mux|  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[7].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux  ; mux_5r7           ; work         ;
;             |mux_5r7:rdemp_eq_comp_msb_mux|  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[7].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux  ; mux_5r7           ; work         ;
;             |mux_5r7:wrfull_eq_comp_lsb_mux| ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[7].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|mux_5r7:wrfull_eq_comp_lsb_mux ; mux_5r7           ; work         ;
;             |mux_5r7:wrfull_eq_comp_msb_mux| ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[7].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|mux_5r7:wrfull_eq_comp_msb_mux ; mux_5r7           ; work         ;
;    |fifo:B_fifo_gen.B_fifo|                  ; 22 (0)              ; 26 (0)                    ; 64                ; 0          ; 0    ; 0            ; |minilab1|fifo:B_fifo_gen.B_fifo                                                                                      ; fifo              ; work         ;
;       |dcfifo:dcfifo_component|              ; 22 (0)              ; 26 (0)                    ; 64                ; 0          ; 0    ; 0            ; |minilab1|fifo:B_fifo_gen.B_fifo|dcfifo:dcfifo_component                                                              ; dcfifo            ; work         ;
;          |dcfifo_e0q1:auto_generated|        ; 22 (6)              ; 26 (16)                   ; 64                ; 0          ; 0    ; 0            ; |minilab1|fifo:B_fifo_gen.B_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated                                   ; dcfifo_e0q1       ; work         ;
;             |a_graycounter_6cc:wrptr_g1p|    ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1|fifo:B_fifo_gen.B_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_6cc:wrptr_g1p       ; a_graycounter_6cc ; work         ;
;             |a_graycounter_au6:rdptr_g1p|    ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1|fifo:B_fifo_gen.B_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_au6:rdptr_g1p       ; a_graycounter_au6 ; work         ;
;             |altsyncram_u2d1:fifo_ram|       ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |minilab1|fifo:B_fifo_gen.B_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram          ; altsyncram_u2d1   ; work         ;
;             |mux_5r7:rdemp_eq_comp_lsb_mux|  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1|fifo:B_fifo_gen.B_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux     ; mux_5r7           ; work         ;
;             |mux_5r7:rdemp_eq_comp_msb_mux|  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1|fifo:B_fifo_gen.B_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux     ; mux_5r7           ; work         ;
;             |mux_5r7:wrfull_eq_comp_lsb_mux| ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1|fifo:B_fifo_gen.B_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|mux_5r7:wrfull_eq_comp_lsb_mux    ; mux_5r7           ; work         ;
;             |mux_5r7:wrfull_eq_comp_msb_mux| ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1|fifo:B_fifo_gen.B_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|mux_5r7:wrfull_eq_comp_msb_mux    ; mux_5r7           ; work         ;
;    |mac:mac|                                 ; 25 (1)              ; 40 (40)                   ; 0                 ; 1          ; 0    ; 0            ; |minilab1|mac:mac                                                                                                     ; mac               ; work         ;
;       |LPM_ADD_SUB_ip:accum|                 ; 24 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1|mac:mac|LPM_ADD_SUB_ip:accum                                                                                ; LPM_ADD_SUB_ip    ; work         ;
;          |lpm_add_sub:LPM_ADD_SUB_component| ; 24 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1|mac:mac|LPM_ADD_SUB_ip:accum|lpm_add_sub:LPM_ADD_SUB_component                                              ; lpm_add_sub       ; work         ;
;             |add_sub_uih:auto_generated|     ; 24 (24)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1|mac:mac|LPM_ADD_SUB_ip:accum|lpm_add_sub:LPM_ADD_SUB_component|add_sub_uih:auto_generated                   ; add_sub_uih       ; work         ;
;       |LPM_MULT_ip:mult|                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |minilab1|mac:mac|LPM_MULT_ip:mult                                                                                    ; LPM_MULT_ip       ; work         ;
;          |lpm_mult:lpm_mult_component|       ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |minilab1|mac:mac|LPM_MULT_ip:mult|lpm_mult:lpm_mult_component                                                        ; lpm_mult          ; work         ;
;             |mult_d5n:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |minilab1|mac:mac|LPM_MULT_ip:mult|lpm_mult:lpm_mult_component|mult_d5n:auto_generated                                ; mult_d5n          ; work         ;
;    |mem_wrapper:memory|                      ; 11 (11)             ; 77 (77)                   ; 576               ; 0          ; 0    ; 0            ; |minilab1|mem_wrapper:memory                                                                                          ; mem_wrapper       ; work         ;
;       |rom:memory|                           ; 0 (0)               ; 0 (0)                     ; 576               ; 0          ; 0    ; 0            ; |minilab1|mem_wrapper:memory|rom:memory                                                                               ; rom               ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 576               ; 0          ; 0    ; 0            ; |minilab1|mem_wrapper:memory|rom:memory|altsyncram:altsyncram_component                                               ; altsyncram        ; work         ;
;             |altsyncram_tdg1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 576               ; 0          ; 0    ; 0            ; |minilab1|mem_wrapper:memory|rom:memory|altsyncram:altsyncram_component|altsyncram_tdg1:auto_generated                ; altsyncram_tdg1   ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------+-------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+---------------+
; Name                                                                                                             ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF           ;
+------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+---------------+
; fifo:A_fifo_gen[0].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 8            ; 8            ; 8            ; 8            ; 64   ; None          ;
; fifo:A_fifo_gen[1].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 8            ; 8            ; 8            ; 8            ; 64   ; None          ;
; fifo:A_fifo_gen[2].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 8            ; 8            ; 8            ; 8            ; 64   ; None          ;
; fifo:A_fifo_gen[3].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 8            ; 8            ; 8            ; 8            ; 64   ; None          ;
; fifo:A_fifo_gen[4].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 8            ; 8            ; 8            ; 8            ; 64   ; None          ;
; fifo:A_fifo_gen[5].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 8            ; 8            ; 8            ; 8            ; 64   ; None          ;
; fifo:A_fifo_gen[6].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 8            ; 8            ; 8            ; 8            ; 64   ; None          ;
; fifo:A_fifo_gen[7].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 8            ; 8            ; 8            ; 8            ; 64   ; None          ;
; fifo:B_fifo_gen.B_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram|ALTSYNCRAM    ; AUTO ; Simple Dual Port ; 8            ; 8            ; 8            ; 8            ; 64   ; None          ;
; mem_wrapper:memory|rom:memory|altsyncram:altsyncram_component|altsyncram_tdg1:auto_generated|ALTSYNCRAM          ; AUTO ; ROM              ; 9            ; 64           ; --           ; --           ; 576  ; input_mem.mif ;
+------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+---------------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Independent 9x9                 ; 1           ;
; Total number of DSP blocks      ; 1           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 1           ;
+---------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                         ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------+---------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                         ; IP Include File     ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------+---------------------+
; Altera ; FIFO         ; 23.1    ; N/A          ; N/A          ; |minilab1|fifo:A_fifo_gen[0].A_fifo     ; ../fifo.v           ;
; Altera ; FIFO         ; 23.1    ; N/A          ; N/A          ; |minilab1|fifo:A_fifo_gen[1].A_fifo     ; ../fifo.v           ;
; Altera ; FIFO         ; 23.1    ; N/A          ; N/A          ; |minilab1|fifo:A_fifo_gen[2].A_fifo     ; ../fifo.v           ;
; Altera ; FIFO         ; 23.1    ; N/A          ; N/A          ; |minilab1|fifo:A_fifo_gen[3].A_fifo     ; ../fifo.v           ;
; Altera ; FIFO         ; 23.1    ; N/A          ; N/A          ; |minilab1|fifo:A_fifo_gen[4].A_fifo     ; ../fifo.v           ;
; Altera ; FIFO         ; 23.1    ; N/A          ; N/A          ; |minilab1|fifo:A_fifo_gen[5].A_fifo     ; ../fifo.v           ;
; Altera ; FIFO         ; 23.1    ; N/A          ; N/A          ; |minilab1|fifo:A_fifo_gen[6].A_fifo     ; ../fifo.v           ;
; Altera ; FIFO         ; 23.1    ; N/A          ; N/A          ; |minilab1|fifo:A_fifo_gen[7].A_fifo     ; ../fifo.v           ;
; Altera ; FIFO         ; 23.1    ; N/A          ; N/A          ; |minilab1|fifo:B_fifo_gen.B_fifo        ; ../fifo.v           ;
; Altera ; LPM_ADD_SUB  ; 23.1    ; N/A          ; N/A          ; |minilab1|mac:mac|LPM_ADD_SUB_ip:accum  ; ../LPM_ADD_SUB_ip.v ;
; Altera ; LPM_MULT     ; 23.1    ; N/A          ; N/A          ; |minilab1|mac:mac|LPM_MULT_ip:mult      ; ../LPM_MULT_ip.v    ;
; Altera ; ROM: 1-PORT  ; 23.1    ; N/A          ; N/A          ; |minilab1|mem_wrapper:memory|rom:memory ; ../rom.v            ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------+---------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------+
; State Machine - |minilab1|state                                                                          ;
+-------------+------------+------------+------------+-------------+-------------+------------+------------+
; Name        ; state.DONE ; state.EXEC ; state.WAIT ; state.FILLB ; state.FILLA ; state.READ ; state.IDLE ;
+-------------+------------+------------+------------+-------------+-------------+------------+------------+
; state.IDLE  ; 0          ; 0          ; 0          ; 0           ; 0           ; 0          ; 0          ;
; state.READ  ; 0          ; 0          ; 0          ; 0           ; 0           ; 1          ; 1          ;
; state.FILLA ; 0          ; 0          ; 0          ; 0           ; 1           ; 0          ; 1          ;
; state.FILLB ; 0          ; 0          ; 0          ; 1           ; 0           ; 0          ; 1          ;
; state.WAIT  ; 0          ; 0          ; 1          ; 0           ; 0           ; 0          ; 1          ;
; state.EXEC  ; 0          ; 1          ; 0          ; 0           ; 0           ; 0          ; 1          ;
; state.DONE  ; 1          ; 0          ; 0          ; 0           ; 0           ; 0          ; 1          ;
+-------------+------------+------------+------------+-------------+-------------+------------+------------+


Encoding Type:  One-Hot
+---------------------------------------------------------+
; State Machine - |minilab1|mem_wrapper:memory|state      ;
+---------------+------------+---------------+------------+
; Name          ; state.IDLE ; state.RESPOND ; state.WAIT ;
+---------------+------------+---------------+------------+
; state.IDLE    ; 0          ; 0             ; 0          ;
; state.WAIT    ; 1          ; 0             ; 1          ;
; state.RESPOND ; 1          ; 1             ; 0          ;
+---------------+------------+---------------+------------+


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; mac:mac|mult_res_ff[16..23]            ; Stuck at GND due to stuck port data_in ;
; mac:mac|accum_res[23]                  ; Merged with mac:mac|Cout[23]           ;
; mac:mac|accum_res[22]                  ; Merged with mac:mac|Cout[22]           ;
; mac:mac|accum_res[21]                  ; Merged with mac:mac|Cout[21]           ;
; mac:mac|accum_res[20]                  ; Merged with mac:mac|Cout[20]           ;
; mac:mac|accum_res[19]                  ; Merged with mac:mac|Cout[19]           ;
; mac:mac|accum_res[18]                  ; Merged with mac:mac|Cout[18]           ;
; mac:mac|accum_res[17]                  ; Merged with mac:mac|Cout[17]           ;
; mac:mac|accum_res[16]                  ; Merged with mac:mac|Cout[16]           ;
; mac:mac|accum_res[15]                  ; Merged with mac:mac|Cout[15]           ;
; mac:mac|accum_res[14]                  ; Merged with mac:mac|Cout[14]           ;
; mac:mac|accum_res[13]                  ; Merged with mac:mac|Cout[13]           ;
; mac:mac|accum_res[12]                  ; Merged with mac:mac|Cout[12]           ;
; mac:mac|accum_res[11]                  ; Merged with mac:mac|Cout[11]           ;
; mac:mac|accum_res[10]                  ; Merged with mac:mac|Cout[10]           ;
; mac:mac|accum_res[9]                   ; Merged with mac:mac|Cout[9]            ;
; mac:mac|accum_res[8]                   ; Merged with mac:mac|Cout[8]            ;
; mac:mac|accum_res[7]                   ; Merged with mac:mac|Cout[7]            ;
; mac:mac|accum_res[6]                   ; Merged with mac:mac|Cout[6]            ;
; mac:mac|accum_res[5]                   ; Merged with mac:mac|Cout[5]            ;
; mac:mac|accum_res[4]                   ; Merged with mac:mac|Cout[4]            ;
; mac:mac|accum_res[3]                   ; Merged with mac:mac|Cout[3]            ;
; mac:mac|accum_res[2]                   ; Merged with mac:mac|Cout[2]            ;
; mac:mac|accum_res[1]                   ; Merged with mac:mac|Cout[1]            ;
; mac:mac|accum_res[0]                   ; Merged with mac:mac|Cout[0]            ;
; state~4                                ; Lost fanout                            ;
; state~5                                ; Lost fanout                            ;
; state~6                                ; Lost fanout                            ;
; state.WAIT                             ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 36 ;                                        ;
+----------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 531   ;
; Number of registers using Synchronous Clear  ; 72    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 527   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 241   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                   ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------+---------+
; fifo:A_fifo_gen[6].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; 2       ;
; fifo:A_fifo_gen[6].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|rdemp_eq_comp_msb_aeb                  ; 2       ;
; fifo:A_fifo_gen[7].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; 2       ;
; fifo:A_fifo_gen[7].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|rdemp_eq_comp_msb_aeb                  ; 2       ;
; fifo:A_fifo_gen[0].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; 2       ;
; fifo:A_fifo_gen[0].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|rdemp_eq_comp_msb_aeb                  ; 2       ;
; fifo:A_fifo_gen[1].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; 2       ;
; fifo:A_fifo_gen[1].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|rdemp_eq_comp_msb_aeb                  ; 2       ;
; fifo:A_fifo_gen[2].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; 2       ;
; fifo:A_fifo_gen[2].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|rdemp_eq_comp_msb_aeb                  ; 2       ;
; fifo:A_fifo_gen[3].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; 2       ;
; fifo:A_fifo_gen[3].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|rdemp_eq_comp_msb_aeb                  ; 2       ;
; fifo:A_fifo_gen[4].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; 2       ;
; fifo:A_fifo_gen[4].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|rdemp_eq_comp_msb_aeb                  ; 2       ;
; fifo:A_fifo_gen[5].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; 2       ;
; fifo:A_fifo_gen[5].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|rdemp_eq_comp_msb_aeb                  ; 2       ;
; fifo:B_fifo_gen.B_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|rdemp_eq_comp_lsb_aeb                     ; 3       ;
; fifo:B_fifo_gen.B_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|rdemp_eq_comp_msb_aeb                     ; 3       ;
; fifo:A_fifo_gen[6].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_au6:rdptr_g1p|counter1a0 ; 8       ;
; fifo:A_fifo_gen[7].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_au6:rdptr_g1p|counter1a0 ; 8       ;
; fifo:A_fifo_gen[0].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_au6:rdptr_g1p|counter1a0 ; 8       ;
; fifo:A_fifo_gen[1].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_au6:rdptr_g1p|counter1a0 ; 8       ;
; fifo:A_fifo_gen[2].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_au6:rdptr_g1p|counter1a0 ; 8       ;
; fifo:A_fifo_gen[3].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_au6:rdptr_g1p|counter1a0 ; 8       ;
; fifo:A_fifo_gen[4].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_au6:rdptr_g1p|counter1a0 ; 8       ;
; fifo:A_fifo_gen[5].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_au6:rdptr_g1p|counter1a0 ; 8       ;
; Clr                                                                                                                 ; 27      ;
; fifo:A_fifo_gen[6].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_6cc:wrptr_g1p|counter3a0 ; 7       ;
; fifo:A_fifo_gen[7].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_6cc:wrptr_g1p|counter3a0 ; 7       ;
; fifo:A_fifo_gen[0].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_6cc:wrptr_g1p|counter3a0 ; 7       ;
; fifo:A_fifo_gen[1].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_6cc:wrptr_g1p|counter3a0 ; 7       ;
; fifo:A_fifo_gen[2].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_6cc:wrptr_g1p|counter3a0 ; 7       ;
; fifo:A_fifo_gen[3].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_6cc:wrptr_g1p|counter3a0 ; 7       ;
; fifo:A_fifo_gen[4].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_6cc:wrptr_g1p|counter3a0 ; 7       ;
; fifo:A_fifo_gen[5].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_6cc:wrptr_g1p|counter3a0 ; 7       ;
; fifo:B_fifo_gen.B_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_6cc:wrptr_g1p|counter3a0    ; 7       ;
; fifo:B_fifo_gen.B_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_au6:rdptr_g1p|counter1a0    ; 8       ;
; Total number of inverted registers = 37                                                                             ;         ;
+---------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |minilab1|Bin_ff[0]                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |minilab1|rdenA_ff[7]                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |minilab1|rdenA_ff[2]                         ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |minilab1|address[0]                          ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |minilab1|mac:mac|Cout[22]                    ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |minilab1|column[2]                           ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |minilab1|mem_wrapper:memory|delay_counter[2] ;
; 10:1               ; 8 bits    ; 48 LEs        ; 40 LEs               ; 8 LEs                  ; Yes        ; |minilab1|Ain_ff[2]                           ;
; 7:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |minilab1|wrenA_ff[4]                         ;
; 7:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |minilab1|wrenA_ff[3]                         ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |minilab1|Mux7                                ;
; 12:1               ; 4 bits    ; 32 LEs        ; 20 LEs               ; 12 LEs                 ; No         ; |minilab1|Selector0                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for mem_wrapper:memory|rom:memory|altsyncram:altsyncram_component|altsyncram_tdg1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+--------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[0].A_fifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-------------------------+
; Assignment                      ; Value ; From ; To                      ;
+---------------------------------+-------+------+-------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                       ;
+---------------------------------+-------+------+-------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[0].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated ;
+---------------------------------------+-------+------+----------------------------------------------+
; Assignment                            ; Value ; From ; To                                           ;
+---------------------------------------+-------+------+----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                            ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                            ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                            ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 1     ; -    ; -                                            ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                        ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                        ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                      ;
+---------------------------------------+-------+------+----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[0].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_au6:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                              ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter1a0                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity2                                                                                         ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[0].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_6cc:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                              ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter3a0                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity4                                                                                         ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[0].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[0].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_088:rs_dgwp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                      ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                       ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[0].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_088:rs_dgwp|dffpipe_bd9:dffpipe6 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[0].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_hc8:ws_dgrp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                      ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                       ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[0].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_hc8:ws_dgrp|dffpipe_bd9:dffpipe8 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[1].A_fifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-------------------------+
; Assignment                      ; Value ; From ; To                      ;
+---------------------------------+-------+------+-------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                       ;
+---------------------------------+-------+------+-------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[1].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated ;
+---------------------------------------+-------+------+----------------------------------------------+
; Assignment                            ; Value ; From ; To                                           ;
+---------------------------------------+-------+------+----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                            ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                            ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                            ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 1     ; -    ; -                                            ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                        ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                        ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                      ;
+---------------------------------------+-------+------+----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[1].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_au6:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                              ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter1a0                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity2                                                                                         ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[1].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_6cc:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                              ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter3a0                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity4                                                                                         ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[1].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[1].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_088:rs_dgwp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                      ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                       ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[1].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_088:rs_dgwp|dffpipe_bd9:dffpipe6 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[1].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_hc8:ws_dgrp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                      ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                       ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[1].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_hc8:ws_dgrp|dffpipe_bd9:dffpipe8 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[2].A_fifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-------------------------+
; Assignment                      ; Value ; From ; To                      ;
+---------------------------------+-------+------+-------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                       ;
+---------------------------------+-------+------+-------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[2].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated ;
+---------------------------------------+-------+------+----------------------------------------------+
; Assignment                            ; Value ; From ; To                                           ;
+---------------------------------------+-------+------+----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                            ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                            ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                            ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 1     ; -    ; -                                            ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                        ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                        ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                      ;
+---------------------------------------+-------+------+----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[2].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_au6:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                              ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter1a0                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity2                                                                                         ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[2].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_6cc:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                              ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter3a0                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity4                                                                                         ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[2].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[2].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_088:rs_dgwp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                      ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                       ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[2].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_088:rs_dgwp|dffpipe_bd9:dffpipe6 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[2].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_hc8:ws_dgrp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                      ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                       ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[2].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_hc8:ws_dgrp|dffpipe_bd9:dffpipe8 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[3].A_fifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-------------------------+
; Assignment                      ; Value ; From ; To                      ;
+---------------------------------+-------+------+-------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                       ;
+---------------------------------+-------+------+-------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[3].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated ;
+---------------------------------------+-------+------+----------------------------------------------+
; Assignment                            ; Value ; From ; To                                           ;
+---------------------------------------+-------+------+----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                            ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                            ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                            ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 1     ; -    ; -                                            ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                        ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                        ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                      ;
+---------------------------------------+-------+------+----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[3].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_au6:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                              ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter1a0                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity2                                                                                         ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[3].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_6cc:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                              ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter3a0                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity4                                                                                         ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[3].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[3].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_088:rs_dgwp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                      ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                       ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[3].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_088:rs_dgwp|dffpipe_bd9:dffpipe6 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[3].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_hc8:ws_dgrp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                      ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                       ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[3].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_hc8:ws_dgrp|dffpipe_bd9:dffpipe8 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[4].A_fifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-------------------------+
; Assignment                      ; Value ; From ; To                      ;
+---------------------------------+-------+------+-------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                       ;
+---------------------------------+-------+------+-------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[4].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated ;
+---------------------------------------+-------+------+----------------------------------------------+
; Assignment                            ; Value ; From ; To                                           ;
+---------------------------------------+-------+------+----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                            ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                            ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                            ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 1     ; -    ; -                                            ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                        ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                        ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                      ;
+---------------------------------------+-------+------+----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[4].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_au6:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                              ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter1a0                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity2                                                                                         ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[4].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_6cc:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                              ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter3a0                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity4                                                                                         ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[4].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[4].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_088:rs_dgwp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                      ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                       ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[4].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_088:rs_dgwp|dffpipe_bd9:dffpipe6 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[4].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_hc8:ws_dgrp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                      ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                       ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[4].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_hc8:ws_dgrp|dffpipe_bd9:dffpipe8 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[5].A_fifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-------------------------+
; Assignment                      ; Value ; From ; To                      ;
+---------------------------------+-------+------+-------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                       ;
+---------------------------------+-------+------+-------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[5].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated ;
+---------------------------------------+-------+------+----------------------------------------------+
; Assignment                            ; Value ; From ; To                                           ;
+---------------------------------------+-------+------+----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                            ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                            ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                            ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 1     ; -    ; -                                            ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                        ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                        ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                      ;
+---------------------------------------+-------+------+----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[5].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_au6:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                              ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter1a0                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity2                                                                                         ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[5].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_6cc:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                              ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter3a0                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity4                                                                                         ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[5].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[5].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_088:rs_dgwp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                      ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                       ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[5].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_088:rs_dgwp|dffpipe_bd9:dffpipe6 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[5].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_hc8:ws_dgrp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                      ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                       ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[5].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_hc8:ws_dgrp|dffpipe_bd9:dffpipe8 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[6].A_fifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-------------------------+
; Assignment                      ; Value ; From ; To                      ;
+---------------------------------+-------+------+-------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                       ;
+---------------------------------+-------+------+-------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[6].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated ;
+---------------------------------------+-------+------+----------------------------------------------+
; Assignment                            ; Value ; From ; To                                           ;
+---------------------------------------+-------+------+----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                            ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                            ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                            ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 1     ; -    ; -                                            ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                        ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                        ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                      ;
+---------------------------------------+-------+------+----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[6].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_au6:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                              ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter1a0                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity2                                                                                         ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[6].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_6cc:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                              ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter3a0                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity4                                                                                         ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[6].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[6].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_088:rs_dgwp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                      ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                       ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[6].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_088:rs_dgwp|dffpipe_bd9:dffpipe6 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[6].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_hc8:ws_dgrp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                      ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                       ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[6].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_hc8:ws_dgrp|dffpipe_bd9:dffpipe8 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[7].A_fifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-------------------------+
; Assignment                      ; Value ; From ; To                      ;
+---------------------------------+-------+------+-------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                       ;
+---------------------------------+-------+------+-------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[7].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated ;
+---------------------------------------+-------+------+----------------------------------------------+
; Assignment                            ; Value ; From ; To                                           ;
+---------------------------------------+-------+------+----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                            ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                            ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                            ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 1     ; -    ; -                                            ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                        ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                        ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                      ;
+---------------------------------------+-------+------+----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[7].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_au6:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                              ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter1a0                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity2                                                                                         ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[7].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_6cc:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                              ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter3a0                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity4                                                                                         ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[7].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[7].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_088:rs_dgwp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                      ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                       ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[7].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_088:rs_dgwp|dffpipe_bd9:dffpipe6 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[7].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_hc8:ws_dgrp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                      ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                       ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[7].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_hc8:ws_dgrp|dffpipe_bd9:dffpipe8 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Source assignments for fifo:B_fifo_gen.B_fifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+----------------------+
; Assignment                      ; Value ; From ; To                   ;
+---------------------------------+-------+------+----------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                    ;
+---------------------------------+-------+------+----------------------+


+--------------------------------------------------------------------------------------------------+
; Source assignments for fifo:B_fifo_gen.B_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated ;
+---------------------------------------+-------+------+-------------------------------------------+
; Assignment                            ; Value ; From ; To                                        ;
+---------------------------------------+-------+------+-------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                         ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                         ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                         ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 1     ; -    ; -                                         ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                     ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                     ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                   ;
+---------------------------------------+-------+------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:B_fifo_gen.B_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_au6:rdptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                           ;
+----------------+-------+------+----------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter1a0                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity2                                                                                      ;
+----------------+-------+------+----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:B_fifo_gen.B_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_6cc:wrptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                           ;
+----------------+-------+------+----------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter3a0                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity4                                                                                      ;
+----------------+-------+------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:B_fifo_gen.B_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:B_fifo_gen.B_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_088:rs_dgwp ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                   ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                    ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:B_fifo_gen.B_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_088:rs_dgwp|dffpipe_bd9:dffpipe6 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:B_fifo_gen.B_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_hc8:ws_dgrp ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                   ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                    ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:B_fifo_gen.B_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_hc8:ws_dgrp|dffpipe_bd9:dffpipe8 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |minilab1 ;
+----------------+---------+-----------------------------------------------+
; Parameter Name ; Value   ; Type                                          ;
+----------------+---------+-----------------------------------------------+
; HEX_0          ; 1000000 ; Unsigned Binary                               ;
; HEX_1          ; 1111001 ; Unsigned Binary                               ;
; HEX_2          ; 0100100 ; Unsigned Binary                               ;
; HEX_3          ; 0110000 ; Unsigned Binary                               ;
; HEX_4          ; 0011001 ; Unsigned Binary                               ;
; HEX_5          ; 0010010 ; Unsigned Binary                               ;
; HEX_6          ; 0000010 ; Unsigned Binary                               ;
; HEX_7          ; 1111000 ; Unsigned Binary                               ;
; HEX_8          ; 0000000 ; Unsigned Binary                               ;
; HEX_9          ; 0011000 ; Unsigned Binary                               ;
; HEX_10         ; 0001000 ; Unsigned Binary                               ;
; HEX_11         ; 0000011 ; Unsigned Binary                               ;
; HEX_12         ; 1000110 ; Unsigned Binary                               ;
; HEX_13         ; 0100001 ; Unsigned Binary                               ;
; HEX_14         ; 0000110 ; Unsigned Binary                               ;
; HEX_15         ; 0001110 ; Unsigned Binary                               ;
; OFF            ; 1111111 ; Unsigned Binary                               ;
+----------------+---------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mac:mac|LPM_MULT_ip:mult|lpm_mult:lpm_mult_component ;
+------------------------------------------------+-----------+--------------------------------------+
; Parameter Name                                 ; Value     ; Type                                 ;
+------------------------------------------------+-----------+--------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON        ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF       ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS                            ; ON        ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF       ; IGNORE_CASCADE                       ;
; LPM_WIDTHA                                     ; 8         ; Signed Integer                       ;
; LPM_WIDTHB                                     ; 8         ; Signed Integer                       ;
; LPM_WIDTHP                                     ; 24        ; Signed Integer                       ;
; LPM_WIDTHR                                     ; 0         ; Untyped                              ;
; LPM_WIDTHS                                     ; 1         ; Untyped                              ;
; LPM_REPRESENTATION                             ; UNSIGNED  ; Untyped                              ;
; LPM_PIPELINE                                   ; 0         ; Untyped                              ;
; LATENCY                                        ; 0         ; Untyped                              ;
; INPUT_A_IS_CONSTANT                            ; NO        ; Untyped                              ;
; INPUT_B_IS_CONSTANT                            ; NO        ; Untyped                              ;
; USE_EAB                                        ; OFF       ; Untyped                              ;
; MAXIMIZE_SPEED                                 ; 5         ; Untyped                              ;
; DEVICE_FAMILY                                  ; Cyclone V ; Untyped                              ;
; CARRY_CHAIN                                    ; MANUAL    ; Untyped                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT       ; TECH_MAPPER_APEX20K                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO      ; Untyped                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0         ; Untyped                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0         ; Untyped                              ;
; CBXI_PARAMETER                                 ; mult_d5n  ; Untyped                              ;
; INPUT_A_FIXED_VALUE                            ; Bx        ; Untyped                              ;
; INPUT_B_FIXED_VALUE                            ; Bx        ; Untyped                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF       ; Untyped                              ;
+------------------------------------------------+-----------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mac:mac|LPM_ADD_SUB_ip:accum|lpm_add_sub:LPM_ADD_SUB_component ;
+------------------------+-------------+----------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                 ;
+------------------------+-------------+----------------------------------------------------------------------+
; LPM_WIDTH              ; 24          ; Signed Integer                                                       ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                              ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                              ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                              ;
; LPM_PIPELINE           ; 0           ; Untyped                                                              ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                              ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                              ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                              ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                              ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                              ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                   ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                              ;
; USE_WYS                ; OFF         ; Untyped                                                              ;
; STYLE                  ; FAST        ; Untyped                                                              ;
; CBXI_PARAMETER         ; add_sub_uih ; Untyped                                                              ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                       ;
+------------------------+-------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mem_wrapper:memory|rom:memory|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                           ;
+------------------------------------+----------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                        ;
; WIDTH_A                            ; 64                   ; Signed Integer                                 ;
; WIDTHAD_A                          ; 4                    ; Signed Integer                                 ;
; NUMWORDS_A                         ; 9                    ; Signed Integer                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; INIT_FILE                          ; input_mem.mif        ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_tdg1      ; Untyped                                        ;
+------------------------------------+----------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo:A_fifo_gen[0].A_fifo|dcfifo:dcfifo_component ;
+-------------------------+-------------+--------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                   ;
+-------------------------+-------------+--------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                         ;
; LPM_WIDTH               ; 8           ; Signed Integer                                         ;
; LPM_NUMWORDS            ; 8           ; Signed Integer                                         ;
; LPM_WIDTHU              ; 3           ; Signed Integer                                         ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                ;
; USE_EAB                 ; ON          ; Untyped                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                ;
; RDSYNC_DELAYPIPE        ; 3           ; Signed Integer                                         ;
; WRSYNC_DELAYPIPE        ; 3           ; Signed Integer                                         ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                ;
; CBXI_PARAMETER          ; dcfifo_e0q1 ; Untyped                                                ;
+-------------------------+-------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo:A_fifo_gen[1].A_fifo|dcfifo:dcfifo_component ;
+-------------------------+-------------+--------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                   ;
+-------------------------+-------------+--------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                         ;
; LPM_WIDTH               ; 8           ; Signed Integer                                         ;
; LPM_NUMWORDS            ; 8           ; Signed Integer                                         ;
; LPM_WIDTHU              ; 3           ; Signed Integer                                         ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                ;
; USE_EAB                 ; ON          ; Untyped                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                ;
; RDSYNC_DELAYPIPE        ; 3           ; Signed Integer                                         ;
; WRSYNC_DELAYPIPE        ; 3           ; Signed Integer                                         ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                ;
; CBXI_PARAMETER          ; dcfifo_e0q1 ; Untyped                                                ;
+-------------------------+-------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo:A_fifo_gen[2].A_fifo|dcfifo:dcfifo_component ;
+-------------------------+-------------+--------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                   ;
+-------------------------+-------------+--------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                         ;
; LPM_WIDTH               ; 8           ; Signed Integer                                         ;
; LPM_NUMWORDS            ; 8           ; Signed Integer                                         ;
; LPM_WIDTHU              ; 3           ; Signed Integer                                         ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                ;
; USE_EAB                 ; ON          ; Untyped                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                ;
; RDSYNC_DELAYPIPE        ; 3           ; Signed Integer                                         ;
; WRSYNC_DELAYPIPE        ; 3           ; Signed Integer                                         ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                ;
; CBXI_PARAMETER          ; dcfifo_e0q1 ; Untyped                                                ;
+-------------------------+-------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo:A_fifo_gen[3].A_fifo|dcfifo:dcfifo_component ;
+-------------------------+-------------+--------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                   ;
+-------------------------+-------------+--------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                         ;
; LPM_WIDTH               ; 8           ; Signed Integer                                         ;
; LPM_NUMWORDS            ; 8           ; Signed Integer                                         ;
; LPM_WIDTHU              ; 3           ; Signed Integer                                         ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                ;
; USE_EAB                 ; ON          ; Untyped                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                ;
; RDSYNC_DELAYPIPE        ; 3           ; Signed Integer                                         ;
; WRSYNC_DELAYPIPE        ; 3           ; Signed Integer                                         ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                ;
; CBXI_PARAMETER          ; dcfifo_e0q1 ; Untyped                                                ;
+-------------------------+-------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo:A_fifo_gen[4].A_fifo|dcfifo:dcfifo_component ;
+-------------------------+-------------+--------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                   ;
+-------------------------+-------------+--------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                         ;
; LPM_WIDTH               ; 8           ; Signed Integer                                         ;
; LPM_NUMWORDS            ; 8           ; Signed Integer                                         ;
; LPM_WIDTHU              ; 3           ; Signed Integer                                         ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                ;
; USE_EAB                 ; ON          ; Untyped                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                ;
; RDSYNC_DELAYPIPE        ; 3           ; Signed Integer                                         ;
; WRSYNC_DELAYPIPE        ; 3           ; Signed Integer                                         ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                ;
; CBXI_PARAMETER          ; dcfifo_e0q1 ; Untyped                                                ;
+-------------------------+-------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo:A_fifo_gen[5].A_fifo|dcfifo:dcfifo_component ;
+-------------------------+-------------+--------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                   ;
+-------------------------+-------------+--------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                         ;
; LPM_WIDTH               ; 8           ; Signed Integer                                         ;
; LPM_NUMWORDS            ; 8           ; Signed Integer                                         ;
; LPM_WIDTHU              ; 3           ; Signed Integer                                         ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                ;
; USE_EAB                 ; ON          ; Untyped                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                ;
; RDSYNC_DELAYPIPE        ; 3           ; Signed Integer                                         ;
; WRSYNC_DELAYPIPE        ; 3           ; Signed Integer                                         ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                ;
; CBXI_PARAMETER          ; dcfifo_e0q1 ; Untyped                                                ;
+-------------------------+-------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo:A_fifo_gen[6].A_fifo|dcfifo:dcfifo_component ;
+-------------------------+-------------+--------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                   ;
+-------------------------+-------------+--------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                         ;
; LPM_WIDTH               ; 8           ; Signed Integer                                         ;
; LPM_NUMWORDS            ; 8           ; Signed Integer                                         ;
; LPM_WIDTHU              ; 3           ; Signed Integer                                         ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                ;
; USE_EAB                 ; ON          ; Untyped                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                ;
; RDSYNC_DELAYPIPE        ; 3           ; Signed Integer                                         ;
; WRSYNC_DELAYPIPE        ; 3           ; Signed Integer                                         ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                ;
; CBXI_PARAMETER          ; dcfifo_e0q1 ; Untyped                                                ;
+-------------------------+-------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo:A_fifo_gen[7].A_fifo|dcfifo:dcfifo_component ;
+-------------------------+-------------+--------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                   ;
+-------------------------+-------------+--------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                         ;
; LPM_WIDTH               ; 8           ; Signed Integer                                         ;
; LPM_NUMWORDS            ; 8           ; Signed Integer                                         ;
; LPM_WIDTHU              ; 3           ; Signed Integer                                         ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                ;
; USE_EAB                 ; ON          ; Untyped                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                ;
; RDSYNC_DELAYPIPE        ; 3           ; Signed Integer                                         ;
; WRSYNC_DELAYPIPE        ; 3           ; Signed Integer                                         ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                ;
; CBXI_PARAMETER          ; dcfifo_e0q1 ; Untyped                                                ;
+-------------------------+-------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo:B_fifo_gen.B_fifo|dcfifo:dcfifo_component ;
+-------------------------+-------------+-----------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                ;
+-------------------------+-------------+-----------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                             ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                      ;
; LPM_WIDTH               ; 8           ; Signed Integer                                      ;
; LPM_NUMWORDS            ; 8           ; Signed Integer                                      ;
; LPM_WIDTHU              ; 3           ; Signed Integer                                      ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                             ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                             ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                             ;
; USE_EAB                 ; ON          ; Untyped                                             ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                             ;
; ENABLE_ECC              ; FALSE       ; Untyped                                             ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                             ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                             ;
; RDSYNC_DELAYPIPE        ; 3           ; Signed Integer                                      ;
; WRSYNC_DELAYPIPE        ; 3           ; Signed Integer                                      ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                             ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                             ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                             ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                             ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                             ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                             ;
; CBXI_PARAMETER          ; dcfifo_e0q1 ; Untyped                                             ;
+-------------------------+-------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                               ;
+---------------------------------------+------------------------------------------------------+
; Name                                  ; Value                                                ;
+---------------------------------------+------------------------------------------------------+
; Number of entity instances            ; 1                                                    ;
; Entity Instance                       ; mac:mac|LPM_MULT_ip:mult|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 8                                                    ;
;     -- LPM_WIDTHB                     ; 8                                                    ;
;     -- LPM_WIDTHP                     ; 24                                                   ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                   ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                   ;
;     -- USE_EAB                        ; OFF                                                  ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                 ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                   ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                   ;
+---------------------------------------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                          ;
+-------------------------------------------+---------------------------------------------------------------+
; Name                                      ; Value                                                         ;
+-------------------------------------------+---------------------------------------------------------------+
; Number of entity instances                ; 1                                                             ;
; Entity Instance                           ; mem_wrapper:memory|rom:memory|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                           ;
;     -- WIDTH_A                            ; 64                                                            ;
;     -- NUMWORDS_A                         ; 9                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                  ;
;     -- WIDTH_B                            ; 1                                                             ;
;     -- NUMWORDS_B                         ; 1                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                     ;
+-------------------------------------------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                   ;
+----------------------------+---------------------------------------------------+
; Name                       ; Value                                             ;
+----------------------------+---------------------------------------------------+
; Number of entity instances ; 9                                                 ;
; Entity Instance            ; fifo:A_fifo_gen[0].A_fifo|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                        ;
;     -- LPM_WIDTH           ; 8                                                 ;
;     -- LPM_NUMWORDS        ; 8                                                 ;
;     -- LPM_SHOWAHEAD       ; OFF                                               ;
;     -- USE_EAB             ; ON                                                ;
; Entity Instance            ; fifo:A_fifo_gen[1].A_fifo|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                        ;
;     -- LPM_WIDTH           ; 8                                                 ;
;     -- LPM_NUMWORDS        ; 8                                                 ;
;     -- LPM_SHOWAHEAD       ; OFF                                               ;
;     -- USE_EAB             ; ON                                                ;
; Entity Instance            ; fifo:A_fifo_gen[2].A_fifo|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                        ;
;     -- LPM_WIDTH           ; 8                                                 ;
;     -- LPM_NUMWORDS        ; 8                                                 ;
;     -- LPM_SHOWAHEAD       ; OFF                                               ;
;     -- USE_EAB             ; ON                                                ;
; Entity Instance            ; fifo:A_fifo_gen[3].A_fifo|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                        ;
;     -- LPM_WIDTH           ; 8                                                 ;
;     -- LPM_NUMWORDS        ; 8                                                 ;
;     -- LPM_SHOWAHEAD       ; OFF                                               ;
;     -- USE_EAB             ; ON                                                ;
; Entity Instance            ; fifo:A_fifo_gen[4].A_fifo|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                        ;
;     -- LPM_WIDTH           ; 8                                                 ;
;     -- LPM_NUMWORDS        ; 8                                                 ;
;     -- LPM_SHOWAHEAD       ; OFF                                               ;
;     -- USE_EAB             ; ON                                                ;
; Entity Instance            ; fifo:A_fifo_gen[5].A_fifo|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                        ;
;     -- LPM_WIDTH           ; 8                                                 ;
;     -- LPM_NUMWORDS        ; 8                                                 ;
;     -- LPM_SHOWAHEAD       ; OFF                                               ;
;     -- USE_EAB             ; ON                                                ;
; Entity Instance            ; fifo:A_fifo_gen[6].A_fifo|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                        ;
;     -- LPM_WIDTH           ; 8                                                 ;
;     -- LPM_NUMWORDS        ; 8                                                 ;
;     -- LPM_SHOWAHEAD       ; OFF                                               ;
;     -- USE_EAB             ; ON                                                ;
; Entity Instance            ; fifo:A_fifo_gen[7].A_fifo|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                        ;
;     -- LPM_WIDTH           ; 8                                                 ;
;     -- LPM_NUMWORDS        ; 8                                                 ;
;     -- LPM_SHOWAHEAD       ; OFF                                               ;
;     -- USE_EAB             ; ON                                                ;
; Entity Instance            ; fifo:B_fifo_gen.B_fifo|dcfifo:dcfifo_component    ;
;     -- FIFO Type           ; Dual Clock                                        ;
;     -- LPM_WIDTH           ; 8                                                 ;
;     -- LPM_NUMWORDS        ; 8                                                 ;
;     -- LPM_SHOWAHEAD       ; OFF                                               ;
;     -- USE_EAB             ; ON                                                ;
+----------------------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mem_wrapper:memory|rom:memory"                                                                                                                                                     ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                          ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (5 bits) is wider than the input port (4 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 531                         ;
;     CLR               ; 274                         ;
;     CLR SCLR          ; 16                          ;
;     ENA               ; 4                           ;
;     ENA CLR           ; 181                         ;
;     ENA CLR SCLR      ; 56                          ;
; arriav_lcell_comb     ; 469                         ;
;     arith             ; 88                          ;
;         1 data inputs ; 72                          ;
;         2 data inputs ; 16                          ;
;     extend            ; 39                          ;
;         7 data inputs ; 39                          ;
;     normal            ; 342                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 36                          ;
;         2 data inputs ; 32                          ;
;         3 data inputs ; 69                          ;
;         4 data inputs ; 55                          ;
;         5 data inputs ; 51                          ;
;         6 data inputs ; 98                          ;
; arriav_mac            ; 1                           ;
; boundary_port         ; 70                          ;
; stratixv_ram_block    ; 136                         ;
;                       ;                             ;
; Max LUT depth         ; 6.60                        ;
; Average LUT depth     ; 2.11                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition
    Info: Processing started: Tue Feb  4 16:42:52 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off minilab1 -c minilab1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 14 of the 14 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /ece554/ece554_minilab1/rom.v
    Info (12023): Found entity 1: rom File: I:/ece554/ECE554_Minilab1/rom.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /ece554/ece554_minilab1/minilab1.sv
    Info (12023): Found entity 1: minilab1 File: I:/ece554/ECE554_Minilab1/minilab1.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /ece554/ece554_minilab1/memory.v
    Info (12023): Found entity 1: mem_wrapper File: I:/ece554/ECE554_Minilab1/memory.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /ece554/ece554_minilab1/mac.sv
    Info (12023): Found entity 1: mac File: I:/ece554/ECE554_Minilab1/mac.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /ece554/ece554_minilab1/lpm_mult_ip.v
    Info (12023): Found entity 1: LPM_MULT_ip File: I:/ece554/ECE554_Minilab1/LPM_MULT_ip.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /ece554/ece554_minilab1/lpm_add_sub_ip.v
    Info (12023): Found entity 1: LPM_ADD_SUB_ip File: I:/ece554/ECE554_Minilab1/LPM_ADD_SUB_ip.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /ece554/ece554_minilab1/fifo.v
    Info (12023): Found entity 1: fifo File: I:/ece554/ECE554_Minilab1/fifo.v Line: 40
Info (12127): Elaborating entity "minilab1" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at minilab1.sv(88): object "cout_reg_01" assigned a value but never read File: I:/ece554/ECE554_Minilab1/minilab1.sv Line: 88
Warning (10036): Verilog HDL or VHDL warning at minilab1.sv(89): object "cout_reg_02" assigned a value but never read File: I:/ece554/ECE554_Minilab1/minilab1.sv Line: 89
Warning (10036): Verilog HDL or VHDL warning at minilab1.sv(90): object "cout_reg_03" assigned a value but never read File: I:/ece554/ECE554_Minilab1/minilab1.sv Line: 90
Warning (10036): Verilog HDL or VHDL warning at minilab1.sv(91): object "cout_reg_04" assigned a value but never read File: I:/ece554/ECE554_Minilab1/minilab1.sv Line: 91
Warning (10036): Verilog HDL or VHDL warning at minilab1.sv(92): object "cout_reg_05" assigned a value but never read File: I:/ece554/ECE554_Minilab1/minilab1.sv Line: 92
Warning (10036): Verilog HDL or VHDL warning at minilab1.sv(93): object "cout_reg_06" assigned a value but never read File: I:/ece554/ECE554_Minilab1/minilab1.sv Line: 93
Warning (10036): Verilog HDL or VHDL warning at minilab1.sv(94): object "cout_reg_07" assigned a value but never read File: I:/ece554/ECE554_Minilab1/minilab1.sv Line: 94
Warning (10230): Verilog HDL assignment warning at minilab1.sv(228): truncated value with size 32 to match size of target (3) File: I:/ece554/ECE554_Minilab1/minilab1.sv Line: 228
Warning (10230): Verilog HDL assignment warning at minilab1.sv(254): truncated value with size 32 to match size of target (3) File: I:/ece554/ECE554_Minilab1/minilab1.sv Line: 254
Warning (10230): Verilog HDL assignment warning at minilab1.sv(359): truncated value with size 32 to match size of target (8) File: I:/ece554/ECE554_Minilab1/minilab1.sv Line: 359
Warning (10230): Verilog HDL assignment warning at minilab1.sv(393): truncated value with size 32 to match size of target (8) File: I:/ece554/ECE554_Minilab1/minilab1.sv Line: 393
Info (10264): Verilog HDL Case Statement information at minilab1.sv(312): all case item expressions in this case statement are onehot File: I:/ece554/ECE554_Minilab1/minilab1.sv Line: 312
Warning (10034): Output port "LEDR" at minilab1.sv(17) has no driver File: I:/ece554/ECE554_Minilab1/minilab1.sv Line: 17
Info (12128): Elaborating entity "mac" for hierarchy "mac:mac" File: I:/ece554/ECE554_Minilab1/minilab1.sv Line: 135
Info (12128): Elaborating entity "LPM_MULT_ip" for hierarchy "mac:mac|LPM_MULT_ip:mult" File: I:/ece554/ECE554_Minilab1/mac.sv Line: 15
Info (12128): Elaborating entity "lpm_mult" for hierarchy "mac:mac|LPM_MULT_ip:mult|lpm_mult:lpm_mult_component" File: I:/ece554/ECE554_Minilab1/LPM_MULT_ip.v Line: 60
Info (12130): Elaborated megafunction instantiation "mac:mac|LPM_MULT_ip:mult|lpm_mult:lpm_mult_component" File: I:/ece554/ECE554_Minilab1/LPM_MULT_ip.v Line: 60
Info (12133): Instantiated megafunction "mac:mac|LPM_MULT_ip:mult|lpm_mult:lpm_mult_component" with the following parameter: File: I:/ece554/ECE554_Minilab1/LPM_MULT_ip.v Line: 60
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=5"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_MULT"
    Info (12134): Parameter "lpm_widtha" = "8"
    Info (12134): Parameter "lpm_widthb" = "8"
    Info (12134): Parameter "lpm_widthp" = "24"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_d5n.v
    Info (12023): Found entity 1: mult_d5n File: I:/ece554/ECE554_Minilab1/quartus_project/db/mult_d5n.v Line: 29
Info (12128): Elaborating entity "mult_d5n" for hierarchy "mac:mac|LPM_MULT_ip:mult|lpm_mult:lpm_mult_component|mult_d5n:auto_generated" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf Line: 377
Info (12128): Elaborating entity "LPM_ADD_SUB_ip" for hierarchy "mac:mac|LPM_ADD_SUB_ip:accum" File: I:/ece554/ECE554_Minilab1/mac.sv Line: 20
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "mac:mac|LPM_ADD_SUB_ip:accum|lpm_add_sub:LPM_ADD_SUB_component" File: I:/ece554/ECE554_Minilab1/LPM_ADD_SUB_ip.v Line: 66
Info (12130): Elaborated megafunction instantiation "mac:mac|LPM_ADD_SUB_ip:accum|lpm_add_sub:LPM_ADD_SUB_component" File: I:/ece554/ECE554_Minilab1/LPM_ADD_SUB_ip.v Line: 66
Info (12133): Instantiated megafunction "mac:mac|LPM_ADD_SUB_ip:accum|lpm_add_sub:LPM_ADD_SUB_component" with the following parameter: File: I:/ece554/ECE554_Minilab1/LPM_ADD_SUB_ip.v Line: 66
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_ADD_SUB"
    Info (12134): Parameter "lpm_width" = "24"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_uih.tdf
    Info (12023): Found entity 1: add_sub_uih File: I:/ece554/ECE554_Minilab1/quartus_project/db/add_sub_uih.tdf Line: 23
Info (12128): Elaborating entity "add_sub_uih" for hierarchy "mac:mac|LPM_ADD_SUB_ip:accum|lpm_add_sub:LPM_ADD_SUB_component|add_sub_uih:auto_generated" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "mem_wrapper" for hierarchy "mem_wrapper:memory" File: I:/ece554/ECE554_Minilab1/minilab1.sv Line: 147
Warning (10230): Verilog HDL assignment warning at memory.v(44): truncated value with size 32 to match size of target (5) File: I:/ece554/ECE554_Minilab1/memory.v Line: 44
Warning (10230): Verilog HDL assignment warning at memory.v(52): truncated value with size 32 to match size of target (4) File: I:/ece554/ECE554_Minilab1/memory.v Line: 52
Info (12128): Elaborating entity "rom" for hierarchy "mem_wrapper:memory|rom:memory" File: I:/ece554/ECE554_Minilab1/memory.v Line: 28
Info (12128): Elaborating entity "altsyncram" for hierarchy "mem_wrapper:memory|rom:memory|altsyncram:altsyncram_component" File: I:/ece554/ECE554_Minilab1/rom.v Line: 82
Info (12130): Elaborated megafunction instantiation "mem_wrapper:memory|rom:memory|altsyncram:altsyncram_component" File: I:/ece554/ECE554_Minilab1/rom.v Line: 82
Info (12133): Instantiated megafunction "mem_wrapper:memory|rom:memory|altsyncram:altsyncram_component" with the following parameter: File: I:/ece554/ECE554_Minilab1/rom.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "input_mem.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "9"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "4"
    Info (12134): Parameter "width_a" = "64"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tdg1.tdf
    Info (12023): Found entity 1: altsyncram_tdg1 File: I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_tdg1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_tdg1" for hierarchy "mem_wrapper:memory|rom:memory|altsyncram:altsyncram_component|altsyncram_tdg1:auto_generated" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "fifo" for hierarchy "fifo:A_fifo_gen[0].A_fifo" File: I:/ece554/ECE554_Minilab1/minilab1.sv Line: 180
Info (12128): Elaborating entity "dcfifo" for hierarchy "fifo:A_fifo_gen[0].A_fifo|dcfifo:dcfifo_component" File: I:/ece554/ECE554_Minilab1/fifo.v Line: 89
Info (12130): Elaborated megafunction instantiation "fifo:A_fifo_gen[0].A_fifo|dcfifo:dcfifo_component" File: I:/ece554/ECE554_Minilab1/fifo.v Line: 89
Info (12133): Instantiated megafunction "fifo:A_fifo_gen[0].A_fifo|dcfifo:dcfifo_component" with the following parameter: File: I:/ece554/ECE554_Minilab1/fifo.v Line: 89
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "8"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "3"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "3"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_e0q1.tdf
    Info (12023): Found entity 1: dcfifo_e0q1 File: I:/ece554/ECE554_Minilab1/quartus_project/db/dcfifo_e0q1.tdf Line: 39
Info (12128): Elaborating entity "dcfifo_e0q1" for hierarchy "fifo:A_fifo_gen[0].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_au6.tdf
    Info (12023): Found entity 1: a_graycounter_au6 File: I:/ece554/ECE554_Minilab1/quartus_project/db/a_graycounter_au6.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_au6" for hierarchy "fifo:A_fifo_gen[0].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_au6:rdptr_g1p" File: I:/ece554/ECE554_Minilab1/quartus_project/db/dcfifo_e0q1.tdf Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_6cc.tdf
    Info (12023): Found entity 1: a_graycounter_6cc File: I:/ece554/ECE554_Minilab1/quartus_project/db/a_graycounter_6cc.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_6cc" for hierarchy "fifo:A_fifo_gen[0].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_6cc:wrptr_g1p" File: I:/ece554/ECE554_Minilab1/quartus_project/db/dcfifo_e0q1.tdf Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_u2d1.tdf
    Info (12023): Found entity 1: altsyncram_u2d1 File: I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_u2d1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_u2d1" for hierarchy "fifo:A_fifo_gen[0].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram" File: I:/ece554/ECE554_Minilab1/quartus_project/db/dcfifo_e0q1.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_088.tdf
    Info (12023): Found entity 1: alt_synch_pipe_088 File: I:/ece554/ECE554_Minilab1/quartus_project/db/alt_synch_pipe_088.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_088" for hierarchy "fifo:A_fifo_gen[0].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_088:rs_dgwp" File: I:/ece554/ECE554_Minilab1/quartus_project/db/dcfifo_e0q1.tdf Line: 71
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_bd9.tdf
    Info (12023): Found entity 1: dffpipe_bd9 File: I:/ece554/ECE554_Minilab1/quartus_project/db/dffpipe_bd9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_bd9" for hierarchy "fifo:A_fifo_gen[0].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_088:rs_dgwp|dffpipe_bd9:dffpipe6" File: I:/ece554/ECE554_Minilab1/quartus_project/db/alt_synch_pipe_088.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_hc8.tdf
    Info (12023): Found entity 1: alt_synch_pipe_hc8 File: I:/ece554/ECE554_Minilab1/quartus_project/db/alt_synch_pipe_hc8.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_hc8" for hierarchy "fifo:A_fifo_gen[0].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_hc8:ws_dgrp" File: I:/ece554/ECE554_Minilab1/quartus_project/db/dcfifo_e0q1.tdf Line: 72
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_qu5.tdf
    Info (12023): Found entity 1: cmpr_qu5 File: I:/ece554/ECE554_Minilab1/quartus_project/db/cmpr_qu5.tdf Line: 23
Info (12128): Elaborating entity "cmpr_qu5" for hierarchy "fifo:A_fifo_gen[0].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|cmpr_qu5:rdempty_eq_comp1_lsb" File: I:/ece554/ECE554_Minilab1/quartus_project/db/dcfifo_e0q1.tdf Line: 73
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_5r7.tdf
    Info (12023): Found entity 1: mux_5r7 File: I:/ece554/ECE554_Minilab1/quartus_project/db/mux_5r7.tdf Line: 23
Info (12128): Elaborating entity "mux_5r7" for hierarchy "fifo:A_fifo_gen[0].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux" File: I:/ece554/ECE554_Minilab1/quartus_project/db/dcfifo_e0q1.tdf Line: 81
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: I:/ece554/ECE554_Minilab1/minilab1.sv Line: 17
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: I:/ece554/ECE554_Minilab1/minilab1.sv Line: 17
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: I:/ece554/ECE554_Minilab1/minilab1.sv Line: 17
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: I:/ece554/ECE554_Minilab1/minilab1.sv Line: 17
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: I:/ece554/ECE554_Minilab1/minilab1.sv Line: 17
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: I:/ece554/ECE554_Minilab1/minilab1.sv Line: 17
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: I:/ece554/ECE554_Minilab1/minilab1.sv Line: 17
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: I:/ece554/ECE554_Minilab1/minilab1.sv Line: 17
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: I:/ece554/ECE554_Minilab1/minilab1.sv Line: 17
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: I:/ece554/ECE554_Minilab1/minilab1.sv Line: 17
Info (286030): Timing-Driven Synthesis is running
Info (17049): 3 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file I:/ece554/ECE554_Minilab1/quartus_project/minilab1.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 15 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK2_50" File: I:/ece554/ECE554_Minilab1/minilab1.sv Line: 3
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: I:/ece554/ECE554_Minilab1/minilab1.sv Line: 4
    Warning (15610): No output dependent on input pin "CLOCK4_50" File: I:/ece554/ECE554_Minilab1/minilab1.sv Line: 5
    Warning (15610): No output dependent on input pin "KEY[1]" File: I:/ece554/ECE554_Minilab1/minilab1.sv Line: 20
    Warning (15610): No output dependent on input pin "KEY[2]" File: I:/ece554/ECE554_Minilab1/minilab1.sv Line: 20
    Warning (15610): No output dependent on input pin "KEY[3]" File: I:/ece554/ECE554_Minilab1/minilab1.sv Line: 20
    Warning (15610): No output dependent on input pin "SW[1]" File: I:/ece554/ECE554_Minilab1/minilab1.sv Line: 24
    Warning (15610): No output dependent on input pin "SW[2]" File: I:/ece554/ECE554_Minilab1/minilab1.sv Line: 24
    Warning (15610): No output dependent on input pin "SW[3]" File: I:/ece554/ECE554_Minilab1/minilab1.sv Line: 24
    Warning (15610): No output dependent on input pin "SW[4]" File: I:/ece554/ECE554_Minilab1/minilab1.sv Line: 24
    Warning (15610): No output dependent on input pin "SW[5]" File: I:/ece554/ECE554_Minilab1/minilab1.sv Line: 24
    Warning (15610): No output dependent on input pin "SW[6]" File: I:/ece554/ECE554_Minilab1/minilab1.sv Line: 24
    Warning (15610): No output dependent on input pin "SW[7]" File: I:/ece554/ECE554_Minilab1/minilab1.sv Line: 24
    Warning (15610): No output dependent on input pin "SW[8]" File: I:/ece554/ECE554_Minilab1/minilab1.sv Line: 24
    Warning (15610): No output dependent on input pin "SW[9]" File: I:/ece554/ECE554_Minilab1/minilab1.sv Line: 24
Info (21057): Implemented 953 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 18 input pins
    Info (21059): Implemented 52 output pins
    Info (21061): Implemented 746 logic cells
    Info (21064): Implemented 136 RAM segments
    Info (21062): Implemented 1 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 43 warnings
    Info: Peak virtual memory: 4898 megabytes
    Info: Processing ended: Tue Feb  4 16:43:08 2025
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:18


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in I:/ece554/ECE554_Minilab1/quartus_project/minilab1.map.smsg.


