LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY circuito IS
PORT (
	a, b, c, d: IN STD_LOGIC;
	x: OUT STD_LOGIC
);
END circuito;

ARCHITECTURE ESTRUTURAL OF CIRCUITO IS
COMPONENT AND2 IS
PORT (
		A1,B1 : IN STD_LOGIC;
		S1 : OUT STD_LOGIC;
);

BEGIN

END ESTRUTURAL; 