
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={12,rS,rD,UIMM}                        Premise(F2)

IF	S3= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S4= PC.Out=addr                                             PC-Out(S1)
	S5= ALUOut_MEM.Out=>ALUOut_DMMU1.In                         Premise(F3)
	S6= ALUOut_DMMU2.Out=>ALUOut_WB.In                          Premise(F4)
	S7= ALUOut_MEM.Out=>ALUOut_WB.In                            Premise(F5)
	S8= FU.OutID1=>A_EX.In                                      Premise(F6)
	S9= A_MEM.Out=>A_WB.In                                      Premise(F7)
	S10= LIMMEXT.Out=>B_EX.In                                   Premise(F8)
	S11= B_MEM.Out=>B_WB.In                                     Premise(F9)
	S12= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit                Premise(F10)
	S13= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                    Premise(F11)
	S14= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                    Premise(F12)
	S15= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                        Premise(F13)
	S16= FU.Bub_ID=>CU_ID.Bub                                   Premise(F14)
	S17= FU.Halt_ID=>CU_ID.Halt                                 Premise(F15)
	S18= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F16)
	S19= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F17)
	S20= FU.Bub_IF=>CU_IF.Bub                                   Premise(F18)
	S21= FU.Halt_IF=>CU_IF.Halt                                 Premise(F19)
	S22= ICache.Hit=>CU_IF.ICacheHit                            Premise(F20)
	S23= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F21)
	S24= FU.Bub_IMMU=>CU_IMMU.Bub                               Premise(F22)
	S25= FU.Halt_IMMU=>CU_IMMU.Halt                             Premise(F23)
	S26= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F24)
	S27= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F25)
	S28= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F26)
	S29= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F27)
	S30= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F28)
	S31= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                   Premise(F29)
	S32= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F30)
	S33= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                       Premise(F31)
	S34= ICache.Hit=>FU.ICacheHit                               Premise(F32)
	S35= IR_DMMU2.Out=>FU.IR_DMMU2                              Premise(F33)
	S36= IR_ID.Out=>FU.IR_ID                                    Premise(F34)
	S37= IR_IMMU.Out=>FU.IR_IMMU                                Premise(F35)
	S38= IR_MEM.Out=>FU.IR_MEM                                  Premise(F36)
	S39= IR_WB.Out=>FU.IR_WB                                    Premise(F37)
	S40= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                     Premise(F38)
	S41= ALUOut_DMMU2.Out=>FU.InDMMU2                           Premise(F39)
	S42= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                     Premise(F40)
	S43= IR_EX.Out20_16=>FU.InEX_WReg                           Premise(F41)
	S44= GPR.Rdata1=>FU.InID1                                   Premise(F42)
	S45= IR_ID.Out25_21=>FU.InID1_RReg                          Premise(F43)
	S46= ALUOut_MEM.Out=>FU.InMEM                               Premise(F44)
	S47= IR_MEM.Out20_16=>FU.InMEM_WReg                         Premise(F45)
	S48= ALUOut_WB.Out=>FU.InWB                                 Premise(F46)
	S49= IR_WB.Out20_16=>FU.InWB_WReg                           Premise(F47)
	S50= IR_ID.Out25_21=>GPR.RReg1                              Premise(F48)
	S51= ALUOut_WB.Out=>GPR.WData                               Premise(F49)
	S52= IR_WB.Out20_16=>GPR.WReg                               Premise(F50)
	S53= IMMU.Addr=>IAddrReg.In                                 Premise(F51)
	S54= PC.Out=>ICache.IEA                                     Premise(F52)
	S55= ICache.IEA=addr                                        Path(S4,S54)
	S56= ICache.Hit=ICacheHit(addr)                             ICache-Search(S55)
	S57= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S56,S22)
	S58= FU.ICacheHit=ICacheHit(addr)                           Path(S56,S34)
	S59= PC.Out=>ICache.IEA                                     Premise(F53)
	S60= IMem.MEM8WordOut=>ICache.WData                         Premise(F54)
	S61= ICache.Out=>ICacheReg.In                               Premise(F55)
	S62= PC.Out=>IMMU.IEA                                       Premise(F56)
	S63= IMMU.IEA=addr                                          Path(S4,S62)
	S64= CP0.ASID=>IMMU.PID                                     Premise(F57)
	S65= IMMU.PID=pid                                           Path(S3,S64)
	S66= IMMU.Addr={pid,addr}                                   IMMU-Search(S65,S63)
	S67= IAddrReg.In={pid,addr}                                 Path(S66,S53)
	S68= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S65,S63)
	S69= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S68,S23)
	S70= IAddrReg.Out=>IMem.RAddr                               Premise(F58)
	S71= ICacheReg.Out=>IRMux.CacheData                         Premise(F59)
	S72= CU_IMMU.ICacheHit=>IRMux.CacheSel                      Premise(F60)
	S73= IMem.Out=>IRMux.MemData                                Premise(F61)
	S74= CU_IMMU.IMMUHit=>IRMux.MemSel                          Premise(F62)
	S75= IR_MEM.Out=>IR_DMMU1.In                                Premise(F63)
	S76= IR_ID.Out=>IR_EX.In                                    Premise(F64)
	S77= ICache.Out=>IR_ID.In                                   Premise(F65)
	S78= IRMux.Out=>IR_ID.In                                    Premise(F66)
	S79= ICache.Out=>IR_IMMU.In                                 Premise(F67)
	S80= IR_DMMU2.Out=>IR_WB.In                                 Premise(F68)
	S81= IR_MEM.Out=>IR_WB.In                                   Premise(F69)
	S82= IR_ID.Out15_0=>LIMMEXT.In                              Premise(F70)
	S83= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                    Premise(F71)
	S84= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                    Premise(F72)
	S85= IR_DMMU1.Out31_26=>CU_DMMU1.Op                         Premise(F73)
	S86= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                       Premise(F74)
	S87= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                    Premise(F75)
	S88= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                    Premise(F76)
	S89= IR_DMMU2.Out31_26=>CU_DMMU2.Op                         Premise(F77)
	S90= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                       Premise(F78)
	S91= IR_EX.Out20_16=>CU_EX.IRFunc1                          Premise(F79)
	S92= IR_EX.Out25_21=>CU_EX.IRFunc2                          Premise(F80)
	S93= IR_EX.Out31_26=>CU_EX.Op                               Premise(F81)
	S94= IR_EX.Out5_0=>CU_EX.IRFunc                             Premise(F82)
	S95= IR_ID.Out20_16=>CU_ID.IRFunc1                          Premise(F83)
	S96= IR_ID.Out25_21=>CU_ID.IRFunc2                          Premise(F84)
	S97= IR_ID.Out31_26=>CU_ID.Op                               Premise(F85)
	S98= IR_ID.Out5_0=>CU_ID.IRFunc                             Premise(F86)
	S99= IR_MEM.Out20_16=>CU_MEM.IRFunc1                        Premise(F87)
	S100= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F88)
	S101= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F89)
	S102= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F90)
	S103= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F91)
	S104= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F92)
	S105= IR_WB.Out31_26=>CU_WB.Op                              Premise(F93)
	S106= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F94)
	S107= CtrlA_EX=0                                            Premise(F95)
	S108= CtrlB_EX=0                                            Premise(F96)
	S109= CtrlALUOut_MEM=0                                      Premise(F97)
	S110= CtrlALUOut_DMMU1=0                                    Premise(F98)
	S111= CtrlALUOut_DMMU2=0                                    Premise(F99)
	S112= CtrlALUOut_WB=0                                       Premise(F100)
	S113= CtrlA_MEM=0                                           Premise(F101)
	S114= CtrlA_WB=0                                            Premise(F102)
	S115= CtrlB_MEM=0                                           Premise(F103)
	S116= CtrlB_WB=0                                            Premise(F104)
	S117= CtrlICache=0                                          Premise(F105)
	S118= CtrlIMMU=0                                            Premise(F106)
	S119= CtrlIR_DMMU1=0                                        Premise(F107)
	S120= CtrlIR_DMMU2=0                                        Premise(F108)
	S121= CtrlIR_EX=0                                           Premise(F109)
	S122= CtrlIR_ID=0                                           Premise(F110)
	S123= CtrlIR_IMMU=1                                         Premise(F111)
	S124= CtrlIR_MEM=0                                          Premise(F112)
	S125= CtrlIR_WB=0                                           Premise(F113)
	S126= CtrlGPR=0                                             Premise(F114)
	S127= CtrlIAddrReg=1                                        Premise(F115)
	S128= [IAddrReg]={pid,addr}                                 IAddrReg-Write(S67,S127)
	S129= CtrlPC=0                                              Premise(F116)
	S130= CtrlPCInc=0                                           Premise(F117)
	S131= PC[Out]=addr                                          PC-Hold(S1,S129,S130)
	S132= CtrlIMem=0                                            Premise(F118)
	S133= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S2,S132)
	S134= CtrlICacheReg=1                                       Premise(F119)
	S135= CtrlASIDIn=0                                          Premise(F120)
	S136= CtrlCP0=0                                             Premise(F121)
	S137= CP0[ASID]=pid                                         CP0-Hold(S0,S136)
	S138= CtrlEPCIn=0                                           Premise(F122)
	S139= CtrlExCodeIn=0                                        Premise(F123)
	S140= CtrlIRMux=0                                           Premise(F124)
	S141= GPR[rS]=a                                             Premise(F125)

IMMU	S142= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S128)
	S143= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S128)
	S144= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S128)
	S145= PC.Out=addr                                           PC-Out(S131)
	S146= CP0.ASID=pid                                          CP0-Read-ASID(S137)
	S147= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F126)
	S148= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F127)
	S149= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F128)
	S150= FU.OutID1=>A_EX.In                                    Premise(F129)
	S151= A_MEM.Out=>A_WB.In                                    Premise(F130)
	S152= LIMMEXT.Out=>B_EX.In                                  Premise(F131)
	S153= B_MEM.Out=>B_WB.In                                    Premise(F132)
	S154= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F133)
	S155= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F134)
	S156= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F135)
	S157= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F136)
	S158= FU.Bub_ID=>CU_ID.Bub                                  Premise(F137)
	S159= FU.Halt_ID=>CU_ID.Halt                                Premise(F138)
	S160= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F139)
	S161= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F140)
	S162= FU.Bub_IF=>CU_IF.Bub                                  Premise(F141)
	S163= FU.Halt_IF=>CU_IF.Halt                                Premise(F142)
	S164= ICache.Hit=>CU_IF.ICacheHit                           Premise(F143)
	S165= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F144)
	S166= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F145)
	S167= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F146)
	S168= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F147)
	S169= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F148)
	S170= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F149)
	S171= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F150)
	S172= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F151)
	S173= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F152)
	S174= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F153)
	S175= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F154)
	S176= ICache.Hit=>FU.ICacheHit                              Premise(F155)
	S177= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F156)
	S178= IR_ID.Out=>FU.IR_ID                                   Premise(F157)
	S179= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F158)
	S180= IR_MEM.Out=>FU.IR_MEM                                 Premise(F159)
	S181= IR_WB.Out=>FU.IR_WB                                   Premise(F160)
	S182= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F161)
	S183= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F162)
	S184= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F163)
	S185= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F164)
	S186= GPR.Rdata1=>FU.InID1                                  Premise(F165)
	S187= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F166)
	S188= ALUOut_MEM.Out=>FU.InMEM                              Premise(F167)
	S189= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F168)
	S190= ALUOut_WB.Out=>FU.InWB                                Premise(F169)
	S191= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F170)
	S192= IR_ID.Out25_21=>GPR.RReg1                             Premise(F171)
	S193= ALUOut_WB.Out=>GPR.WData                              Premise(F172)
	S194= IR_WB.Out20_16=>GPR.WReg                              Premise(F173)
	S195= IMMU.Addr=>IAddrReg.In                                Premise(F174)
	S196= PC.Out=>ICache.IEA                                    Premise(F175)
	S197= ICache.IEA=addr                                       Path(S145,S196)
	S198= ICache.Hit=ICacheHit(addr)                            ICache-Search(S197)
	S199= CU_IF.ICacheHit=ICacheHit(addr)                       Path(S198,S164)
	S200= FU.ICacheHit=ICacheHit(addr)                          Path(S198,S176)
	S201= PC.Out=>ICache.IEA                                    Premise(F176)
	S202= IMem.MEM8WordOut=>ICache.WData                        Premise(F177)
	S203= ICache.Out=>ICacheReg.In                              Premise(F178)
	S204= PC.Out=>IMMU.IEA                                      Premise(F179)
	S205= IMMU.IEA=addr                                         Path(S145,S204)
	S206= CP0.ASID=>IMMU.PID                                    Premise(F180)
	S207= IMMU.PID=pid                                          Path(S146,S206)
	S208= IMMU.Addr={pid,addr}                                  IMMU-Search(S207,S205)
	S209= IAddrReg.In={pid,addr}                                Path(S208,S195)
	S210= IMMU.Hit=IMMUHit(pid,addr)                            IMMU-Search(S207,S205)
	S211= CU_IF.IMMUHit=IMMUHit(pid,addr)                       Path(S210,S165)
	S212= IAddrReg.Out=>IMem.RAddr                              Premise(F181)
	S213= IMem.RAddr={pid,addr}                                 Path(S142,S212)
	S214= IMem.Out={12,rS,rD,UIMM}                              IMem-Read(S213,S133)
	S215= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S213,S133)
	S216= ICache.WData=IMemGet8Word({pid,addr})                 Path(S215,S202)
	S217= ICacheReg.Out=>IRMux.CacheData                        Premise(F182)
	S218= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F183)
	S219= IMem.Out=>IRMux.MemData                               Premise(F184)
	S220= IRMux.MemData={12,rS,rD,UIMM}                         Path(S214,S219)
	S221= IRMux.Out={12,rS,rD,UIMM}                             IRMux-Select2(S220)
	S222= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F185)
	S223= IR_MEM.Out=>IR_DMMU1.In                               Premise(F186)
	S224= IR_ID.Out=>IR_EX.In                                   Premise(F187)
	S225= ICache.Out=>IR_ID.In                                  Premise(F188)
	S226= IRMux.Out=>IR_ID.In                                   Premise(F189)
	S227= IR_ID.In={12,rS,rD,UIMM}                              Path(S221,S226)
	S228= ICache.Out=>IR_IMMU.In                                Premise(F190)
	S229= IR_DMMU2.Out=>IR_WB.In                                Premise(F191)
	S230= IR_MEM.Out=>IR_WB.In                                  Premise(F192)
	S231= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F193)
	S232= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F194)
	S233= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F195)
	S234= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F196)
	S235= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F197)
	S236= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F198)
	S237= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F199)
	S238= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F200)
	S239= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F201)
	S240= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F202)
	S241= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F203)
	S242= IR_EX.Out31_26=>CU_EX.Op                              Premise(F204)
	S243= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F205)
	S244= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F206)
	S245= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F207)
	S246= IR_ID.Out31_26=>CU_ID.Op                              Premise(F208)
	S247= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F209)
	S248= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F210)
	S249= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F211)
	S250= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F212)
	S251= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F213)
	S252= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F214)
	S253= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F215)
	S254= IR_WB.Out31_26=>CU_WB.Op                              Premise(F216)
	S255= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F217)
	S256= CtrlA_EX=0                                            Premise(F218)
	S257= CtrlB_EX=0                                            Premise(F219)
	S258= CtrlALUOut_MEM=0                                      Premise(F220)
	S259= CtrlALUOut_DMMU1=0                                    Premise(F221)
	S260= CtrlALUOut_DMMU2=0                                    Premise(F222)
	S261= CtrlALUOut_WB=0                                       Premise(F223)
	S262= CtrlA_MEM=0                                           Premise(F224)
	S263= CtrlA_WB=0                                            Premise(F225)
	S264= CtrlB_MEM=0                                           Premise(F226)
	S265= CtrlB_WB=0                                            Premise(F227)
	S266= CtrlICache=1                                          Premise(F228)
	S267= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Write(S197,S216,S266)
	S268= CtrlIMMU=0                                            Premise(F229)
	S269= CtrlIR_DMMU1=0                                        Premise(F230)
	S270= CtrlIR_DMMU2=0                                        Premise(F231)
	S271= CtrlIR_EX=0                                           Premise(F232)
	S272= CtrlIR_ID=1                                           Premise(F233)
	S273= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Write(S227,S272)
	S274= CtrlIR_IMMU=0                                         Premise(F234)
	S275= CtrlIR_MEM=0                                          Premise(F235)
	S276= CtrlIR_WB=0                                           Premise(F236)
	S277= CtrlGPR=0                                             Premise(F237)
	S278= GPR[rS]=a                                             GPR-Hold(S141,S277)
	S279= CtrlIAddrReg=0                                        Premise(F238)
	S280= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S128,S279)
	S281= CtrlPC=0                                              Premise(F239)
	S282= CtrlPCInc=1                                           Premise(F240)
	S283= PC[Out]=addr+4                                        PC-Inc(S131,S281,S282)
	S284= PC[CIA]=addr                                          PC-Inc(S131,S281,S282)
	S285= CtrlIMem=0                                            Premise(F241)
	S286= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S133,S285)
	S287= CtrlICacheReg=0                                       Premise(F242)
	S288= CtrlASIDIn=0                                          Premise(F243)
	S289= CtrlCP0=0                                             Premise(F244)
	S290= CP0[ASID]=pid                                         CP0-Hold(S137,S289)
	S291= CtrlEPCIn=0                                           Premise(F245)
	S292= CtrlExCodeIn=0                                        Premise(F246)
	S293= CtrlIRMux=0                                           Premise(F247)

ID	S294= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S273)
	S295= IR_ID.Out31_26=12                                     IR-Out(S273)
	S296= IR_ID.Out25_21=rS                                     IR-Out(S273)
	S297= IR_ID.Out20_16=rD                                     IR-Out(S273)
	S298= IR_ID.Out15_0=UIMM                                    IR-Out(S273)
	S299= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S280)
	S300= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S280)
	S301= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S280)
	S302= PC.Out=addr+4                                         PC-Out(S283)
	S303= PC.CIA=addr                                           PC-Out(S284)
	S304= PC.CIA31_28=addr[31:28]                               PC-Out(S284)
	S305= CP0.ASID=pid                                          CP0-Read-ASID(S290)
	S306= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F248)
	S307= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F249)
	S308= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F250)
	S309= FU.OutID1=>A_EX.In                                    Premise(F251)
	S310= A_MEM.Out=>A_WB.In                                    Premise(F252)
	S311= LIMMEXT.Out=>B_EX.In                                  Premise(F253)
	S312= B_MEM.Out=>B_WB.In                                    Premise(F254)
	S313= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F255)
	S314= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F256)
	S315= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F257)
	S316= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F258)
	S317= FU.Bub_ID=>CU_ID.Bub                                  Premise(F259)
	S318= FU.Halt_ID=>CU_ID.Halt                                Premise(F260)
	S319= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F261)
	S320= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F262)
	S321= FU.Bub_IF=>CU_IF.Bub                                  Premise(F263)
	S322= FU.Halt_IF=>CU_IF.Halt                                Premise(F264)
	S323= ICache.Hit=>CU_IF.ICacheHit                           Premise(F265)
	S324= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F266)
	S325= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F267)
	S326= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F268)
	S327= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F269)
	S328= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F270)
	S329= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F271)
	S330= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F272)
	S331= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F273)
	S332= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F274)
	S333= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F275)
	S334= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F276)
	S335= ICache.Hit=>FU.ICacheHit                              Premise(F277)
	S336= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F278)
	S337= IR_ID.Out=>FU.IR_ID                                   Premise(F279)
	S338= FU.IR_ID={12,rS,rD,UIMM}                              Path(S294,S337)
	S339= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F280)
	S340= IR_MEM.Out=>FU.IR_MEM                                 Premise(F281)
	S341= IR_WB.Out=>FU.IR_WB                                   Premise(F282)
	S342= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F283)
	S343= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F284)
	S344= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F285)
	S345= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F286)
	S346= GPR.Rdata1=>FU.InID1                                  Premise(F287)
	S347= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F288)
	S348= FU.InID1_RReg=rS                                      Path(S296,S347)
	S349= FU.InID2_RReg=5'b00000                                Premise(F289)
	S350= ALUOut_MEM.Out=>FU.InMEM                              Premise(F290)
	S351= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F291)
	S352= ALUOut_WB.Out=>FU.InWB                                Premise(F292)
	S353= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F293)
	S354= IR_ID.Out25_21=>GPR.RReg1                             Premise(F294)
	S355= GPR.RReg1=rS                                          Path(S296,S354)
	S356= GPR.Rdata1=a                                          GPR-Read(S355,S278)
	S357= FU.InID1=a                                            Path(S356,S346)
	S358= FU.OutID1=FU(a)                                       FU-Forward(S357)
	S359= A_EX.In=FU(a)                                         Path(S358,S309)
	S360= ALUOut_WB.Out=>GPR.WData                              Premise(F295)
	S361= IR_WB.Out20_16=>GPR.WReg                              Premise(F296)
	S362= IMMU.Addr=>IAddrReg.In                                Premise(F297)
	S363= PC.Out=>ICache.IEA                                    Premise(F298)
	S364= ICache.IEA=addr+4                                     Path(S302,S363)
	S365= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S364)
	S366= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S365,S323)
	S367= FU.ICacheHit=ICacheHit(addr+4)                        Path(S365,S335)
	S368= PC.Out=>ICache.IEA                                    Premise(F299)
	S369= IMem.MEM8WordOut=>ICache.WData                        Premise(F300)
	S370= ICache.Out=>ICacheReg.In                              Premise(F301)
	S371= PC.Out=>IMMU.IEA                                      Premise(F302)
	S372= IMMU.IEA=addr+4                                       Path(S302,S371)
	S373= CP0.ASID=>IMMU.PID                                    Premise(F303)
	S374= IMMU.PID=pid                                          Path(S305,S373)
	S375= IMMU.Addr={pid,addr+4}                                IMMU-Search(S374,S372)
	S376= IAddrReg.In={pid,addr+4}                              Path(S375,S362)
	S377= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S374,S372)
	S378= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S377,S324)
	S379= IAddrReg.Out=>IMem.RAddr                              Premise(F304)
	S380= IMem.RAddr={pid,addr}                                 Path(S299,S379)
	S381= IMem.Out={12,rS,rD,UIMM}                              IMem-Read(S380,S286)
	S382= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S380,S286)
	S383= ICache.WData=IMemGet8Word({pid,addr})                 Path(S382,S369)
	S384= ICacheReg.Out=>IRMux.CacheData                        Premise(F305)
	S385= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F306)
	S386= IMem.Out=>IRMux.MemData                               Premise(F307)
	S387= IRMux.MemData={12,rS,rD,UIMM}                         Path(S381,S386)
	S388= IRMux.Out={12,rS,rD,UIMM}                             IRMux-Select2(S387)
	S389= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F308)
	S390= IR_MEM.Out=>IR_DMMU1.In                               Premise(F309)
	S391= IR_ID.Out=>IR_EX.In                                   Premise(F310)
	S392= IR_EX.In={12,rS,rD,UIMM}                              Path(S294,S391)
	S393= ICache.Out=>IR_ID.In                                  Premise(F311)
	S394= IRMux.Out=>IR_ID.In                                   Premise(F312)
	S395= IR_ID.In={12,rS,rD,UIMM}                              Path(S388,S394)
	S396= ICache.Out=>IR_IMMU.In                                Premise(F313)
	S397= IR_DMMU2.Out=>IR_WB.In                                Premise(F314)
	S398= IR_MEM.Out=>IR_WB.In                                  Premise(F315)
	S399= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F316)
	S400= LIMMEXT.In=UIMM                                       Path(S298,S399)
	S401= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S400)
	S402= B_EX.In={16{0},UIMM}                                  Path(S401,S311)
	S403= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F317)
	S404= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F318)
	S405= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F319)
	S406= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F320)
	S407= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F321)
	S408= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F322)
	S409= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F323)
	S410= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F324)
	S411= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F325)
	S412= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F326)
	S413= IR_EX.Out31_26=>CU_EX.Op                              Premise(F327)
	S414= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F328)
	S415= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F329)
	S416= CU_ID.IRFunc1=rD                                      Path(S297,S415)
	S417= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F330)
	S418= CU_ID.IRFunc2=rS                                      Path(S296,S417)
	S419= IR_ID.Out31_26=>CU_ID.Op                              Premise(F331)
	S420= CU_ID.Op=12                                           Path(S295,S419)
	S421= CU_ID.Func=alu_add                                    CU_ID(S420)
	S422= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F332)
	S423= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F333)
	S424= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F334)
	S425= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F335)
	S426= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F336)
	S427= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F337)
	S428= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F338)
	S429= IR_WB.Out31_26=>CU_WB.Op                              Premise(F339)
	S430= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F340)
	S431= CtrlA_EX=1                                            Premise(F341)
	S432= [A_EX]=FU(a)                                          A_EX-Write(S359,S431)
	S433= CtrlB_EX=1                                            Premise(F342)
	S434= [B_EX]={16{0},UIMM}                                   B_EX-Write(S402,S433)
	S435= CtrlALUOut_MEM=0                                      Premise(F343)
	S436= CtrlALUOut_DMMU1=0                                    Premise(F344)
	S437= CtrlALUOut_DMMU2=0                                    Premise(F345)
	S438= CtrlALUOut_WB=0                                       Premise(F346)
	S439= CtrlA_MEM=0                                           Premise(F347)
	S440= CtrlA_WB=0                                            Premise(F348)
	S441= CtrlB_MEM=0                                           Premise(F349)
	S442= CtrlB_WB=0                                            Premise(F350)
	S443= CtrlICache=0                                          Premise(F351)
	S444= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S267,S443)
	S445= CtrlIMMU=0                                            Premise(F352)
	S446= CtrlIR_DMMU1=0                                        Premise(F353)
	S447= CtrlIR_DMMU2=0                                        Premise(F354)
	S448= CtrlIR_EX=1                                           Premise(F355)
	S449= [IR_EX]={12,rS,rD,UIMM}                               IR_EX-Write(S392,S448)
	S450= CtrlIR_ID=0                                           Premise(F356)
	S451= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S273,S450)
	S452= CtrlIR_IMMU=0                                         Premise(F357)
	S453= CtrlIR_MEM=0                                          Premise(F358)
	S454= CtrlIR_WB=0                                           Premise(F359)
	S455= CtrlGPR=0                                             Premise(F360)
	S456= GPR[rS]=a                                             GPR-Hold(S278,S455)
	S457= CtrlIAddrReg=0                                        Premise(F361)
	S458= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S280,S457)
	S459= CtrlPC=0                                              Premise(F362)
	S460= CtrlPCInc=0                                           Premise(F363)
	S461= PC[CIA]=addr                                          PC-Hold(S284,S460)
	S462= PC[Out]=addr+4                                        PC-Hold(S283,S459,S460)
	S463= CtrlIMem=0                                            Premise(F364)
	S464= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S286,S463)
	S465= CtrlICacheReg=0                                       Premise(F365)
	S466= CtrlASIDIn=0                                          Premise(F366)
	S467= CtrlCP0=0                                             Premise(F367)
	S468= CP0[ASID]=pid                                         CP0-Hold(S290,S467)
	S469= CtrlEPCIn=0                                           Premise(F368)
	S470= CtrlExCodeIn=0                                        Premise(F369)
	S471= CtrlIRMux=0                                           Premise(F370)

EX	S472= A_EX.Out=FU(a)                                        A_EX-Out(S432)
	S473= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S432)
	S474= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S432)
	S475= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S434)
	S476= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S434)
	S477= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S434)
	S478= IR_EX.Out={12,rS,rD,UIMM}                             IR_EX-Out(S449)
	S479= IR_EX.Out31_26=12                                     IR_EX-Out(S449)
	S480= IR_EX.Out25_21=rS                                     IR_EX-Out(S449)
	S481= IR_EX.Out20_16=rD                                     IR_EX-Out(S449)
	S482= IR_EX.Out15_0=UIMM                                    IR_EX-Out(S449)
	S483= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S451)
	S484= IR_ID.Out31_26=12                                     IR-Out(S451)
	S485= IR_ID.Out25_21=rS                                     IR-Out(S451)
	S486= IR_ID.Out20_16=rD                                     IR-Out(S451)
	S487= IR_ID.Out15_0=UIMM                                    IR-Out(S451)
	S488= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S458)
	S489= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S458)
	S490= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S458)
	S491= PC.CIA=addr                                           PC-Out(S461)
	S492= PC.CIA31_28=addr[31:28]                               PC-Out(S461)
	S493= PC.Out=addr+4                                         PC-Out(S462)
	S494= CP0.ASID=pid                                          CP0-Read-ASID(S468)
	S495= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F371)
	S496= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F372)
	S497= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F373)
	S498= FU.OutID1=>A_EX.In                                    Premise(F374)
	S499= A_MEM.Out=>A_WB.In                                    Premise(F375)
	S500= LIMMEXT.Out=>B_EX.In                                  Premise(F376)
	S501= B_MEM.Out=>B_WB.In                                    Premise(F377)
	S502= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F378)
	S503= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F379)
	S504= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F380)
	S505= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F381)
	S506= FU.Bub_ID=>CU_ID.Bub                                  Premise(F382)
	S507= FU.Halt_ID=>CU_ID.Halt                                Premise(F383)
	S508= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F384)
	S509= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F385)
	S510= FU.Bub_IF=>CU_IF.Bub                                  Premise(F386)
	S511= FU.Halt_IF=>CU_IF.Halt                                Premise(F387)
	S512= ICache.Hit=>CU_IF.ICacheHit                           Premise(F388)
	S513= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F389)
	S514= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F390)
	S515= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F391)
	S516= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F392)
	S517= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F393)
	S518= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F394)
	S519= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F395)
	S520= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F396)
	S521= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F397)
	S522= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F398)
	S523= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F399)
	S524= ICache.Hit=>FU.ICacheHit                              Premise(F400)
	S525= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F401)
	S526= IR_ID.Out=>FU.IR_ID                                   Premise(F402)
	S527= FU.IR_ID={12,rS,rD,UIMM}                              Path(S483,S526)
	S528= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F403)
	S529= IR_MEM.Out=>FU.IR_MEM                                 Premise(F404)
	S530= IR_WB.Out=>FU.IR_WB                                   Premise(F405)
	S531= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F406)
	S532= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F407)
	S533= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F408)
	S534= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F409)
	S535= FU.InEX_WReg=rD                                       Path(S481,S534)
	S536= GPR.Rdata1=>FU.InID1                                  Premise(F410)
	S537= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F411)
	S538= FU.InID1_RReg=rS                                      Path(S485,S537)
	S539= ALUOut_MEM.Out=>FU.InMEM                              Premise(F412)
	S540= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F413)
	S541= ALUOut_WB.Out=>FU.InWB                                Premise(F414)
	S542= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F415)
	S543= IR_ID.Out25_21=>GPR.RReg1                             Premise(F416)
	S544= GPR.RReg1=rS                                          Path(S485,S543)
	S545= GPR.Rdata1=a                                          GPR-Read(S544,S456)
	S546= FU.InID1=a                                            Path(S545,S536)
	S547= FU.OutID1=FU(a)                                       FU-Forward(S546)
	S548= A_EX.In=FU(a)                                         Path(S547,S498)
	S549= ALUOut_WB.Out=>GPR.WData                              Premise(F417)
	S550= IR_WB.Out20_16=>GPR.WReg                              Premise(F418)
	S551= IMMU.Addr=>IAddrReg.In                                Premise(F419)
	S552= PC.Out=>ICache.IEA                                    Premise(F420)
	S553= ICache.IEA=addr+4                                     Path(S493,S552)
	S554= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S553)
	S555= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S554,S512)
	S556= FU.ICacheHit=ICacheHit(addr+4)                        Path(S554,S524)
	S557= PC.Out=>ICache.IEA                                    Premise(F421)
	S558= IMem.MEM8WordOut=>ICache.WData                        Premise(F422)
	S559= ICache.Out=>ICacheReg.In                              Premise(F423)
	S560= PC.Out=>IMMU.IEA                                      Premise(F424)
	S561= IMMU.IEA=addr+4                                       Path(S493,S560)
	S562= CP0.ASID=>IMMU.PID                                    Premise(F425)
	S563= IMMU.PID=pid                                          Path(S494,S562)
	S564= IMMU.Addr={pid,addr+4}                                IMMU-Search(S563,S561)
	S565= IAddrReg.In={pid,addr+4}                              Path(S564,S551)
	S566= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S563,S561)
	S567= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S566,S513)
	S568= IAddrReg.Out=>IMem.RAddr                              Premise(F426)
	S569= IMem.RAddr={pid,addr}                                 Path(S488,S568)
	S570= IMem.Out={12,rS,rD,UIMM}                              IMem-Read(S569,S464)
	S571= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S569,S464)
	S572= ICache.WData=IMemGet8Word({pid,addr})                 Path(S571,S558)
	S573= ICacheReg.Out=>IRMux.CacheData                        Premise(F427)
	S574= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F428)
	S575= IMem.Out=>IRMux.MemData                               Premise(F429)
	S576= IRMux.MemData={12,rS,rD,UIMM}                         Path(S570,S575)
	S577= IRMux.Out={12,rS,rD,UIMM}                             IRMux-Select2(S576)
	S578= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F430)
	S579= IR_MEM.Out=>IR_DMMU1.In                               Premise(F431)
	S580= IR_ID.Out=>IR_EX.In                                   Premise(F432)
	S581= IR_EX.In={12,rS,rD,UIMM}                              Path(S483,S580)
	S582= ICache.Out=>IR_ID.In                                  Premise(F433)
	S583= IRMux.Out=>IR_ID.In                                   Premise(F434)
	S584= IR_ID.In={12,rS,rD,UIMM}                              Path(S577,S583)
	S585= ICache.Out=>IR_IMMU.In                                Premise(F435)
	S586= IR_DMMU2.Out=>IR_WB.In                                Premise(F436)
	S587= IR_MEM.Out=>IR_WB.In                                  Premise(F437)
	S588= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F438)
	S589= LIMMEXT.In=UIMM                                       Path(S487,S588)
	S590= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S589)
	S591= B_EX.In={16{0},UIMM}                                  Path(S590,S500)
	S592= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F439)
	S593= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F440)
	S594= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F441)
	S595= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F442)
	S596= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F443)
	S597= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F444)
	S598= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F445)
	S599= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F446)
	S600= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F447)
	S601= CU_EX.IRFunc1=rD                                      Path(S481,S600)
	S602= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F448)
	S603= CU_EX.IRFunc2=rS                                      Path(S480,S602)
	S604= IR_EX.Out31_26=>CU_EX.Op                              Premise(F449)
	S605= CU_EX.Op=12                                           Path(S479,S604)
	S606= CU_EX.Func=alu_add                                    CU_EX(S605)
	S607= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F450)
	S608= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F451)
	S609= CU_ID.IRFunc1=rD                                      Path(S486,S608)
	S610= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F452)
	S611= CU_ID.IRFunc2=rS                                      Path(S485,S610)
	S612= IR_ID.Out31_26=>CU_ID.Op                              Premise(F453)
	S613= CU_ID.Op=12                                           Path(S484,S612)
	S614= CU_ID.Func=alu_add                                    CU_ID(S613)
	S615= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F454)
	S616= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F455)
	S617= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F456)
	S618= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F457)
	S619= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F458)
	S620= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F459)
	S621= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F460)
	S622= IR_WB.Out31_26=>CU_WB.Op                              Premise(F461)
	S623= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F462)
	S624= CtrlA_EX=0                                            Premise(F463)
	S625= [A_EX]=FU(a)                                          A_EX-Hold(S432,S624)
	S626= CtrlB_EX=0                                            Premise(F464)
	S627= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S434,S626)
	S628= CtrlALUOut_MEM=1                                      Premise(F465)
	S629= CtrlALUOut_DMMU1=0                                    Premise(F466)
	S630= CtrlALUOut_DMMU2=0                                    Premise(F467)
	S631= CtrlALUOut_WB=0                                       Premise(F468)
	S632= CtrlA_MEM=0                                           Premise(F469)
	S633= CtrlA_WB=0                                            Premise(F470)
	S634= CtrlB_MEM=0                                           Premise(F471)
	S635= CtrlB_WB=0                                            Premise(F472)
	S636= CtrlICache=0                                          Premise(F473)
	S637= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S444,S636)
	S638= CtrlIMMU=0                                            Premise(F474)
	S639= CtrlIR_DMMU1=0                                        Premise(F475)
	S640= CtrlIR_DMMU2=0                                        Premise(F476)
	S641= CtrlIR_EX=0                                           Premise(F477)
	S642= [IR_EX]={12,rS,rD,UIMM}                               IR_EX-Hold(S449,S641)
	S643= CtrlIR_ID=0                                           Premise(F478)
	S644= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S451,S643)
	S645= CtrlIR_IMMU=0                                         Premise(F479)
	S646= CtrlIR_MEM=1                                          Premise(F480)
	S647= CtrlIR_WB=0                                           Premise(F481)
	S648= CtrlGPR=0                                             Premise(F482)
	S649= GPR[rS]=a                                             GPR-Hold(S456,S648)
	S650= CtrlIAddrReg=0                                        Premise(F483)
	S651= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S458,S650)
	S652= CtrlPC=0                                              Premise(F484)
	S653= CtrlPCInc=0                                           Premise(F485)
	S654= PC[CIA]=addr                                          PC-Hold(S461,S653)
	S655= PC[Out]=addr+4                                        PC-Hold(S462,S652,S653)
	S656= CtrlIMem=0                                            Premise(F486)
	S657= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S464,S656)
	S658= CtrlICacheReg=0                                       Premise(F487)
	S659= CtrlASIDIn=0                                          Premise(F488)
	S660= CtrlCP0=0                                             Premise(F489)
	S661= CP0[ASID]=pid                                         CP0-Hold(S468,S660)
	S662= CtrlEPCIn=0                                           Premise(F490)
	S663= CtrlExCodeIn=0                                        Premise(F491)
	S664= CtrlIRMux=0                                           Premise(F492)

MEM	S665= A_EX.Out=FU(a)                                        A_EX-Out(S625)
	S666= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S625)
	S667= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S625)
	S668= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S627)
	S669= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S627)
	S670= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S627)
	S671= IR_EX.Out={12,rS,rD,UIMM}                             IR_EX-Out(S642)
	S672= IR_EX.Out31_26=12                                     IR_EX-Out(S642)
	S673= IR_EX.Out25_21=rS                                     IR_EX-Out(S642)
	S674= IR_EX.Out20_16=rD                                     IR_EX-Out(S642)
	S675= IR_EX.Out15_0=UIMM                                    IR_EX-Out(S642)
	S676= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S644)
	S677= IR_ID.Out31_26=12                                     IR-Out(S644)
	S678= IR_ID.Out25_21=rS                                     IR-Out(S644)
	S679= IR_ID.Out20_16=rD                                     IR-Out(S644)
	S680= IR_ID.Out15_0=UIMM                                    IR-Out(S644)
	S681= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S651)
	S682= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S651)
	S683= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S651)
	S684= PC.CIA=addr                                           PC-Out(S654)
	S685= PC.CIA31_28=addr[31:28]                               PC-Out(S654)
	S686= PC.Out=addr+4                                         PC-Out(S655)
	S687= CP0.ASID=pid                                          CP0-Read-ASID(S661)
	S688= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F493)
	S689= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F494)
	S690= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F495)
	S691= FU.OutID1=>A_EX.In                                    Premise(F496)
	S692= A_MEM.Out=>A_WB.In                                    Premise(F497)
	S693= LIMMEXT.Out=>B_EX.In                                  Premise(F498)
	S694= B_MEM.Out=>B_WB.In                                    Premise(F499)
	S695= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F500)
	S696= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F501)
	S697= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F502)
	S698= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F503)
	S699= FU.Bub_ID=>CU_ID.Bub                                  Premise(F504)
	S700= FU.Halt_ID=>CU_ID.Halt                                Premise(F505)
	S701= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F506)
	S702= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F507)
	S703= FU.Bub_IF=>CU_IF.Bub                                  Premise(F508)
	S704= FU.Halt_IF=>CU_IF.Halt                                Premise(F509)
	S705= ICache.Hit=>CU_IF.ICacheHit                           Premise(F510)
	S706= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F511)
	S707= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F512)
	S708= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F513)
	S709= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F514)
	S710= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F515)
	S711= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F516)
	S712= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F517)
	S713= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F518)
	S714= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F519)
	S715= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F520)
	S716= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F521)
	S717= ICache.Hit=>FU.ICacheHit                              Premise(F522)
	S718= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F523)
	S719= IR_ID.Out=>FU.IR_ID                                   Premise(F524)
	S720= FU.IR_ID={12,rS,rD,UIMM}                              Path(S676,S719)
	S721= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F525)
	S722= IR_MEM.Out=>FU.IR_MEM                                 Premise(F526)
	S723= IR_WB.Out=>FU.IR_WB                                   Premise(F527)
	S724= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F528)
	S725= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F529)
	S726= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F530)
	S727= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F531)
	S728= FU.InEX_WReg=rD                                       Path(S674,S727)
	S729= GPR.Rdata1=>FU.InID1                                  Premise(F532)
	S730= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F533)
	S731= FU.InID1_RReg=rS                                      Path(S678,S730)
	S732= ALUOut_MEM.Out=>FU.InMEM                              Premise(F534)
	S733= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F535)
	S734= ALUOut_WB.Out=>FU.InWB                                Premise(F536)
	S735= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F537)
	S736= IR_ID.Out25_21=>GPR.RReg1                             Premise(F538)
	S737= GPR.RReg1=rS                                          Path(S678,S736)
	S738= GPR.Rdata1=a                                          GPR-Read(S737,S649)
	S739= FU.InID1=a                                            Path(S738,S729)
	S740= FU.OutID1=FU(a)                                       FU-Forward(S739)
	S741= A_EX.In=FU(a)                                         Path(S740,S691)
	S742= ALUOut_WB.Out=>GPR.WData                              Premise(F539)
	S743= IR_WB.Out20_16=>GPR.WReg                              Premise(F540)
	S744= IMMU.Addr=>IAddrReg.In                                Premise(F541)
	S745= PC.Out=>ICache.IEA                                    Premise(F542)
	S746= ICache.IEA=addr+4                                     Path(S686,S745)
	S747= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S746)
	S748= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S747,S705)
	S749= FU.ICacheHit=ICacheHit(addr+4)                        Path(S747,S717)
	S750= PC.Out=>ICache.IEA                                    Premise(F543)
	S751= IMem.MEM8WordOut=>ICache.WData                        Premise(F544)
	S752= ICache.Out=>ICacheReg.In                              Premise(F545)
	S753= PC.Out=>IMMU.IEA                                      Premise(F546)
	S754= IMMU.IEA=addr+4                                       Path(S686,S753)
	S755= CP0.ASID=>IMMU.PID                                    Premise(F547)
	S756= IMMU.PID=pid                                          Path(S687,S755)
	S757= IMMU.Addr={pid,addr+4}                                IMMU-Search(S756,S754)
	S758= IAddrReg.In={pid,addr+4}                              Path(S757,S744)
	S759= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S756,S754)
	S760= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S759,S706)
	S761= IAddrReg.Out=>IMem.RAddr                              Premise(F548)
	S762= IMem.RAddr={pid,addr}                                 Path(S681,S761)
	S763= IMem.Out={12,rS,rD,UIMM}                              IMem-Read(S762,S657)
	S764= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S762,S657)
	S765= ICache.WData=IMemGet8Word({pid,addr})                 Path(S764,S751)
	S766= ICacheReg.Out=>IRMux.CacheData                        Premise(F549)
	S767= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F550)
	S768= IMem.Out=>IRMux.MemData                               Premise(F551)
	S769= IRMux.MemData={12,rS,rD,UIMM}                         Path(S763,S768)
	S770= IRMux.Out={12,rS,rD,UIMM}                             IRMux-Select2(S769)
	S771= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F552)
	S772= IR_MEM.Out=>IR_DMMU1.In                               Premise(F553)
	S773= IR_ID.Out=>IR_EX.In                                   Premise(F554)
	S774= IR_EX.In={12,rS,rD,UIMM}                              Path(S676,S773)
	S775= ICache.Out=>IR_ID.In                                  Premise(F555)
	S776= IRMux.Out=>IR_ID.In                                   Premise(F556)
	S777= IR_ID.In={12,rS,rD,UIMM}                              Path(S770,S776)
	S778= ICache.Out=>IR_IMMU.In                                Premise(F557)
	S779= IR_DMMU2.Out=>IR_WB.In                                Premise(F558)
	S780= IR_MEM.Out=>IR_WB.In                                  Premise(F559)
	S781= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F560)
	S782= LIMMEXT.In=UIMM                                       Path(S680,S781)
	S783= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S782)
	S784= B_EX.In={16{0},UIMM}                                  Path(S783,S693)
	S785= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F561)
	S786= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F562)
	S787= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F563)
	S788= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F564)
	S789= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F565)
	S790= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F566)
	S791= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F567)
	S792= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F568)
	S793= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F569)
	S794= CU_EX.IRFunc1=rD                                      Path(S674,S793)
	S795= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F570)
	S796= CU_EX.IRFunc2=rS                                      Path(S673,S795)
	S797= IR_EX.Out31_26=>CU_EX.Op                              Premise(F571)
	S798= CU_EX.Op=12                                           Path(S672,S797)
	S799= CU_EX.Func=alu_add                                    CU_EX(S798)
	S800= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F572)
	S801= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F573)
	S802= CU_ID.IRFunc1=rD                                      Path(S679,S801)
	S803= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F574)
	S804= CU_ID.IRFunc2=rS                                      Path(S678,S803)
	S805= IR_ID.Out31_26=>CU_ID.Op                              Premise(F575)
	S806= CU_ID.Op=12                                           Path(S677,S805)
	S807= CU_ID.Func=alu_add                                    CU_ID(S806)
	S808= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F576)
	S809= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F577)
	S810= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F578)
	S811= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F579)
	S812= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F580)
	S813= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F581)
	S814= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F582)
	S815= IR_WB.Out31_26=>CU_WB.Op                              Premise(F583)
	S816= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F584)
	S817= CtrlA_EX=0                                            Premise(F585)
	S818= [A_EX]=FU(a)                                          A_EX-Hold(S625,S817)
	S819= CtrlB_EX=0                                            Premise(F586)
	S820= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S627,S819)
	S821= CtrlALUOut_MEM=0                                      Premise(F587)
	S822= CtrlALUOut_DMMU1=1                                    Premise(F588)
	S823= CtrlALUOut_DMMU2=0                                    Premise(F589)
	S824= CtrlALUOut_WB=1                                       Premise(F590)
	S825= CtrlA_MEM=0                                           Premise(F591)
	S826= CtrlA_WB=1                                            Premise(F592)
	S827= CtrlB_MEM=0                                           Premise(F593)
	S828= CtrlB_WB=1                                            Premise(F594)
	S829= CtrlICache=0                                          Premise(F595)
	S830= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S637,S829)
	S831= CtrlIMMU=0                                            Premise(F596)
	S832= CtrlIR_DMMU1=1                                        Premise(F597)
	S833= CtrlIR_DMMU2=0                                        Premise(F598)
	S834= CtrlIR_EX=0                                           Premise(F599)
	S835= [IR_EX]={12,rS,rD,UIMM}                               IR_EX-Hold(S642,S834)
	S836= CtrlIR_ID=0                                           Premise(F600)
	S837= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S644,S836)
	S838= CtrlIR_IMMU=0                                         Premise(F601)
	S839= CtrlIR_MEM=0                                          Premise(F602)
	S840= CtrlIR_WB=1                                           Premise(F603)
	S841= CtrlGPR=0                                             Premise(F604)
	S842= GPR[rS]=a                                             GPR-Hold(S649,S841)
	S843= CtrlIAddrReg=0                                        Premise(F605)
	S844= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S651,S843)
	S845= CtrlPC=0                                              Premise(F606)
	S846= CtrlPCInc=0                                           Premise(F607)
	S847= PC[CIA]=addr                                          PC-Hold(S654,S846)
	S848= PC[Out]=addr+4                                        PC-Hold(S655,S845,S846)
	S849= CtrlIMem=0                                            Premise(F608)
	S850= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S657,S849)
	S851= CtrlICacheReg=0                                       Premise(F609)
	S852= CtrlASIDIn=0                                          Premise(F610)
	S853= CtrlCP0=0                                             Premise(F611)
	S854= CP0[ASID]=pid                                         CP0-Hold(S661,S853)
	S855= CtrlEPCIn=0                                           Premise(F612)
	S856= CtrlExCodeIn=0                                        Premise(F613)
	S857= CtrlIRMux=0                                           Premise(F614)

WB	S858= A_EX.Out=FU(a)                                        A_EX-Out(S818)
	S859= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S818)
	S860= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S818)
	S861= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S820)
	S862= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S820)
	S863= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S820)
	S864= IR_EX.Out={12,rS,rD,UIMM}                             IR_EX-Out(S835)
	S865= IR_EX.Out31_26=12                                     IR_EX-Out(S835)
	S866= IR_EX.Out25_21=rS                                     IR_EX-Out(S835)
	S867= IR_EX.Out20_16=rD                                     IR_EX-Out(S835)
	S868= IR_EX.Out15_0=UIMM                                    IR_EX-Out(S835)
	S869= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S837)
	S870= IR_ID.Out31_26=12                                     IR-Out(S837)
	S871= IR_ID.Out25_21=rS                                     IR-Out(S837)
	S872= IR_ID.Out20_16=rD                                     IR-Out(S837)
	S873= IR_ID.Out15_0=UIMM                                    IR-Out(S837)
	S874= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S844)
	S875= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S844)
	S876= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S844)
	S877= PC.CIA=addr                                           PC-Out(S847)
	S878= PC.CIA31_28=addr[31:28]                               PC-Out(S847)
	S879= PC.Out=addr+4                                         PC-Out(S848)
	S880= CP0.ASID=pid                                          CP0-Read-ASID(S854)
	S881= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F859)
	S882= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F860)
	S883= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F861)
	S884= FU.OutID1=>A_EX.In                                    Premise(F862)
	S885= A_MEM.Out=>A_WB.In                                    Premise(F863)
	S886= LIMMEXT.Out=>B_EX.In                                  Premise(F864)
	S887= B_MEM.Out=>B_WB.In                                    Premise(F865)
	S888= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F866)
	S889= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F867)
	S890= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F868)
	S891= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F869)
	S892= FU.Bub_ID=>CU_ID.Bub                                  Premise(F870)
	S893= FU.Halt_ID=>CU_ID.Halt                                Premise(F871)
	S894= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F872)
	S895= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F873)
	S896= FU.Bub_IF=>CU_IF.Bub                                  Premise(F874)
	S897= FU.Halt_IF=>CU_IF.Halt                                Premise(F875)
	S898= ICache.Hit=>CU_IF.ICacheHit                           Premise(F876)
	S899= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F877)
	S900= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F878)
	S901= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F879)
	S902= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F880)
	S903= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F881)
	S904= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F882)
	S905= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F883)
	S906= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F884)
	S907= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F885)
	S908= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F886)
	S909= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F887)
	S910= ICache.Hit=>FU.ICacheHit                              Premise(F888)
	S911= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F889)
	S912= IR_ID.Out=>FU.IR_ID                                   Premise(F890)
	S913= FU.IR_ID={12,rS,rD,UIMM}                              Path(S869,S912)
	S914= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F891)
	S915= IR_MEM.Out=>FU.IR_MEM                                 Premise(F892)
	S916= IR_WB.Out=>FU.IR_WB                                   Premise(F893)
	S917= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F894)
	S918= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F895)
	S919= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F896)
	S920= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F897)
	S921= FU.InEX_WReg=rD                                       Path(S867,S920)
	S922= GPR.Rdata1=>FU.InID1                                  Premise(F898)
	S923= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F899)
	S924= FU.InID1_RReg=rS                                      Path(S871,S923)
	S925= ALUOut_MEM.Out=>FU.InMEM                              Premise(F900)
	S926= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F901)
	S927= ALUOut_WB.Out=>FU.InWB                                Premise(F902)
	S928= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F903)
	S929= IR_ID.Out25_21=>GPR.RReg1                             Premise(F904)
	S930= GPR.RReg1=rS                                          Path(S871,S929)
	S931= GPR.Rdata1=a                                          GPR-Read(S930,S842)
	S932= FU.InID1=a                                            Path(S931,S922)
	S933= FU.OutID1=FU(a)                                       FU-Forward(S932)
	S934= A_EX.In=FU(a)                                         Path(S933,S884)
	S935= ALUOut_WB.Out=>GPR.WData                              Premise(F905)
	S936= IR_WB.Out20_16=>GPR.WReg                              Premise(F906)
	S937= IMMU.Addr=>IAddrReg.In                                Premise(F907)
	S938= PC.Out=>ICache.IEA                                    Premise(F908)
	S939= ICache.IEA=addr+4                                     Path(S879,S938)
	S940= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S939)
	S941= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S940,S898)
	S942= FU.ICacheHit=ICacheHit(addr+4)                        Path(S940,S910)
	S943= PC.Out=>ICache.IEA                                    Premise(F909)
	S944= IMem.MEM8WordOut=>ICache.WData                        Premise(F910)
	S945= ICache.Out=>ICacheReg.In                              Premise(F911)
	S946= PC.Out=>IMMU.IEA                                      Premise(F912)
	S947= IMMU.IEA=addr+4                                       Path(S879,S946)
	S948= CP0.ASID=>IMMU.PID                                    Premise(F913)
	S949= IMMU.PID=pid                                          Path(S880,S948)
	S950= IMMU.Addr={pid,addr+4}                                IMMU-Search(S949,S947)
	S951= IAddrReg.In={pid,addr+4}                              Path(S950,S937)
	S952= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S949,S947)
	S953= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S952,S899)
	S954= IAddrReg.Out=>IMem.RAddr                              Premise(F914)
	S955= IMem.RAddr={pid,addr}                                 Path(S874,S954)
	S956= IMem.Out={12,rS,rD,UIMM}                              IMem-Read(S955,S850)
	S957= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S955,S850)
	S958= ICache.WData=IMemGet8Word({pid,addr})                 Path(S957,S944)
	S959= ICacheReg.Out=>IRMux.CacheData                        Premise(F915)
	S960= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F916)
	S961= IMem.Out=>IRMux.MemData                               Premise(F917)
	S962= IRMux.MemData={12,rS,rD,UIMM}                         Path(S956,S961)
	S963= IRMux.Out={12,rS,rD,UIMM}                             IRMux-Select2(S962)
	S964= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F918)
	S965= IR_MEM.Out=>IR_DMMU1.In                               Premise(F919)
	S966= IR_ID.Out=>IR_EX.In                                   Premise(F920)
	S967= IR_EX.In={12,rS,rD,UIMM}                              Path(S869,S966)
	S968= ICache.Out=>IR_ID.In                                  Premise(F921)
	S969= IRMux.Out=>IR_ID.In                                   Premise(F922)
	S970= IR_ID.In={12,rS,rD,UIMM}                              Path(S963,S969)
	S971= ICache.Out=>IR_IMMU.In                                Premise(F923)
	S972= IR_DMMU2.Out=>IR_WB.In                                Premise(F924)
	S973= IR_MEM.Out=>IR_WB.In                                  Premise(F925)
	S974= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F926)
	S975= LIMMEXT.In=UIMM                                       Path(S873,S974)
	S976= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S975)
	S977= B_EX.In={16{0},UIMM}                                  Path(S976,S886)
	S978= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F927)
	S979= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F928)
	S980= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F929)
	S981= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F930)
	S982= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F931)
	S983= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F932)
	S984= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F933)
	S985= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F934)
	S986= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F935)
	S987= CU_EX.IRFunc1=rD                                      Path(S867,S986)
	S988= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F936)
	S989= CU_EX.IRFunc2=rS                                      Path(S866,S988)
	S990= IR_EX.Out31_26=>CU_EX.Op                              Premise(F937)
	S991= CU_EX.Op=12                                           Path(S865,S990)
	S992= CU_EX.Func=alu_add                                    CU_EX(S991)
	S993= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F938)
	S994= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F939)
	S995= CU_ID.IRFunc1=rD                                      Path(S872,S994)
	S996= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F940)
	S997= CU_ID.IRFunc2=rS                                      Path(S871,S996)
	S998= IR_ID.Out31_26=>CU_ID.Op                              Premise(F941)
	S999= CU_ID.Op=12                                           Path(S870,S998)
	S1000= CU_ID.Func=alu_add                                   CU_ID(S999)
	S1001= IR_ID.Out5_0=>CU_ID.IRFunc                           Premise(F942)
	S1002= IR_MEM.Out20_16=>CU_MEM.IRFunc1                      Premise(F943)
	S1003= IR_MEM.Out25_21=>CU_MEM.IRFunc2                      Premise(F944)
	S1004= IR_MEM.Out31_26=>CU_MEM.Op                           Premise(F945)
	S1005= IR_MEM.Out5_0=>CU_MEM.IRFunc                         Premise(F946)
	S1006= IR_WB.Out20_16=>CU_WB.IRFunc1                        Premise(F947)
	S1007= IR_WB.Out25_21=>CU_WB.IRFunc2                        Premise(F948)
	S1008= IR_WB.Out31_26=>CU_WB.Op                             Premise(F949)
	S1009= IR_WB.Out5_0=>CU_WB.IRFunc                           Premise(F950)
	S1010= CtrlA_EX=0                                           Premise(F951)
	S1011= [A_EX]=FU(a)                                         A_EX-Hold(S818,S1010)
	S1012= CtrlB_EX=0                                           Premise(F952)
	S1013= [B_EX]={16{0},UIMM}                                  B_EX-Hold(S820,S1012)
	S1014= CtrlALUOut_MEM=0                                     Premise(F953)
	S1015= CtrlALUOut_DMMU1=0                                   Premise(F954)
	S1016= CtrlALUOut_DMMU2=0                                   Premise(F955)
	S1017= CtrlALUOut_WB=0                                      Premise(F956)
	S1018= CtrlA_MEM=0                                          Premise(F957)
	S1019= CtrlA_WB=0                                           Premise(F958)
	S1020= CtrlB_MEM=0                                          Premise(F959)
	S1021= CtrlB_WB=0                                           Premise(F960)
	S1022= CtrlICache=0                                         Premise(F961)
	S1023= ICache[line_addr]=IMemGet8Word({pid,addr})           ICache-Hold(S830,S1022)
	S1024= CtrlIMMU=0                                           Premise(F962)
	S1025= CtrlIR_DMMU1=0                                       Premise(F963)
	S1026= CtrlIR_DMMU2=0                                       Premise(F964)
	S1027= CtrlIR_EX=0                                          Premise(F965)
	S1028= [IR_EX]={12,rS,rD,UIMM}                              IR_EX-Hold(S835,S1027)
	S1029= CtrlIR_ID=0                                          Premise(F966)
	S1030= [IR_ID]={12,rS,rD,UIMM}                              IR_ID-Hold(S837,S1029)
	S1031= CtrlIR_IMMU=0                                        Premise(F967)
	S1032= CtrlIR_MEM=0                                         Premise(F968)
	S1033= CtrlIR_WB=0                                          Premise(F969)
	S1034= CtrlGPR=1                                            Premise(F970)
	S1035= CtrlIAddrReg=0                                       Premise(F971)
	S1036= [IAddrReg]={pid,addr}                                IAddrReg-Hold(S844,S1035)
	S1037= CtrlPC=0                                             Premise(F972)
	S1038= CtrlPCInc=0                                          Premise(F973)
	S1039= PC[CIA]=addr                                         PC-Hold(S847,S1038)
	S1040= PC[Out]=addr+4                                       PC-Hold(S848,S1037,S1038)
	S1041= CtrlIMem=0                                           Premise(F974)
	S1042= IMem[{pid,addr}]={12,rS,rD,UIMM}                     IMem-Hold(S850,S1041)
	S1043= CtrlICacheReg=0                                      Premise(F975)
	S1044= CtrlASIDIn=0                                         Premise(F976)
	S1045= CtrlCP0=0                                            Premise(F977)
	S1046= CP0[ASID]=pid                                        CP0-Hold(S854,S1045)
	S1047= CtrlEPCIn=0                                          Premise(F978)
	S1048= CtrlExCodeIn=0                                       Premise(F979)
	S1049= CtrlIRMux=0                                          Premise(F980)

POST	S1011= [A_EX]=FU(a)                                         A_EX-Hold(S818,S1010)
	S1013= [B_EX]={16{0},UIMM}                                  B_EX-Hold(S820,S1012)
	S1023= ICache[line_addr]=IMemGet8Word({pid,addr})           ICache-Hold(S830,S1022)
	S1028= [IR_EX]={12,rS,rD,UIMM}                              IR_EX-Hold(S835,S1027)
	S1030= [IR_ID]={12,rS,rD,UIMM}                              IR_ID-Hold(S837,S1029)
	S1036= [IAddrReg]={pid,addr}                                IAddrReg-Hold(S844,S1035)
	S1039= PC[CIA]=addr                                         PC-Hold(S847,S1038)
	S1040= PC[Out]=addr+4                                       PC-Hold(S848,S1037,S1038)
	S1042= IMem[{pid,addr}]={12,rS,rD,UIMM}                     IMem-Hold(S850,S1041)
	S1046= CP0[ASID]=pid                                        CP0-Hold(S854,S1045)

