$comment
	File created using the following command:
		vcd file and_not_or.msim.vcd -direction
$end
$date
	Sun Dec 19 21:16:56 2021
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module and_not_or_vlg_vec_tst $end
$var reg 1 ! A $end
$var reg 1 " B $end
$var reg 1 # C $end
$var wire 1 $ D $end
$var wire 1 % E $end
$var wire 1 & sampler $end
$scope module i1 $end
$var wire 1 ' gnd $end
$var wire 1 ( vcc $end
$var wire 1 ) unknown $end
$var wire 1 * C~dataout $end
$var wire 1 + C~1_dataout $end
$var wire 1 , A~dataout $end
$var wire 1 - B~dataout $end
$var wire 1 . G3~1_dataout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
1$
1%
x&
0'
1(
x)
0*
1+
0,
0-
1.
$end
#25000
1!
1,
0&
#50000
1"
0!
1-
0,
1&
#75000
1#
1!
1*
1,
0&
0+
0%
#100000
0"
0!
0-
0,
1&
0.
0$
#125000
1!
1,
0&
#150000
0#
1"
0!
0*
1-
0,
1&
1.
1+
1$
1%
#175000
1!
1,
0&
#200000
0"
0!
0-
0,
1&
#225000
1#
1!
1*
1,
0&
0.
0+
0$
0%
#250000
1"
0!
1-
0,
1&
#275000
1!
1,
0&
1.
1$
#300000
0#
0"
0!
0*
0-
0,
1&
1+
1%
#325000
1!
1,
0&
#350000
1"
0!
1-
0,
1&
#375000
1#
1!
1*
1,
0&
0+
0%
#400000
0"
0!
0-
0,
1&
0.
0$
#425000
1!
1,
0&
#450000
0#
1"
0!
0*
1-
0,
1&
1.
1+
1$
1%
#475000
1!
1,
0&
#500000
0"
0!
0-
0,
1&
#525000
1#
1!
1*
1,
0&
0.
0+
0$
0%
#550000
1"
0!
1-
0,
1&
#575000
1!
1,
0&
1.
1$
#600000
0#
0"
0!
0*
0-
0,
1&
1+
1%
#625000
1!
1,
0&
#650000
1"
0!
1-
0,
1&
#675000
1#
1!
1*
1,
0&
0+
0%
#700000
0"
0!
0-
0,
1&
0.
0$
#725000
1!
1,
0&
#750000
0#
1"
0!
0*
1-
0,
1&
1.
1+
1$
1%
#775000
1!
1,
0&
#800000
0"
0!
0-
0,
1&
#825000
1#
1!
1*
1,
0&
0.
0+
0$
0%
#850000
1"
0!
1-
0,
1&
#875000
1!
1,
0&
1.
1$
#900000
0#
0"
0!
0*
0-
0,
1&
1+
1%
#925000
1!
1,
0&
#950000
1"
0!
1-
0,
1&
#975000
1#
1!
1*
1,
0&
0+
0%
#1000000
