# Pipelined_CPU
This is a simple pipelined CPU written in Verilog.
This repository includes main modules of the pipelined CPU. However, it does not include RAM and ROM modules. You can write it on your own or generaate IP core to complete them.
