# do sim.do
# Model Technology ModelSim DE-64 vcom 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:36:53 on Apr 24,2018
# vcom -reportprogress 300 -93 -work work ../../ADSR.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity ADSR
# -- Compiling architecture rtl of ADSR
# End time: 14:36:53 on Apr 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim DE-64 vcom 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:36:53 on Apr 24,2018
# vcom -reportprogress 300 -93 -work work ../../FSM_ADSR.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FSM_ADSR
# -- Compiling architecture Behave of FSM_ADSR
# End time: 14:36:53 on Apr 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim DE-64 vcom 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:36:53 on Apr 24,2018
# vcom -reportprogress 300 -93 -work work ../../mult.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mult
# -- Compiling architecture SYN of mult
# End time: 14:36:53 on Apr 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim DE-64 vcom 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:36:53 on Apr 24,2018
# vcom -reportprogress 300 -93 -work work ../../Generic_Counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity generic_counter
# -- Compiling architecture beh of generic_counter
# End time: 14:36:53 on Apr 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim DE-64 vcom 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:36:53 on Apr 24,2018
# vcom -reportprogress 300 -93 -work work ../src/ADSR_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ADSR_tb
# -- Compiling architecture arch of ADSR_tb
# ** Warning: ../src/ADSR_tb.vhd(35): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/ADSR_tb.vhd(36): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/ADSR_tb.vhd(77): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 14:36:53 on Apr 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# vsim -novopt ADSR_tb 
# Start time: 14:36:53 on Apr 24,2018
# //  ModelSim DE-64 10.6c Jul 26 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.adsr_tb(arch)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading work.adsr(rtl)
# Loading work.fsm_adsr(behave)
# Loading work.mult(syn)
# Loading lpm.lpm_components
# Loading lpm.lpm_hint_evaluation(body)
# Loading lpm.lpm_mult(lpm_syn)
# Loading ieee.std_logic_unsigned(body)
# Loading work.generic_counter(beh)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: zxc5408  Hostname: ECTET-1360-07  ProcessID: 10900
#           Attempting to use alternate WLF file "./wlftagifwn".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftagifwn
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /adsr_tb/uut/mult_inst/lpm_mult_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /adsr_tb/uut/mult_inst/lpm_mult_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /adsr_tb/uut/mult_inst/lpm_mult_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /adsr_tb/uut/mult_inst/lpm_mult_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /adsr_tb/uut/mult_inst/lpm_mult_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /adsr_tb/uut/counter_inst
write format wave -window .main_pane.wave.interior.cs.body.pw.wf S:/EEET-461/Drum_Synth/source/IP/DrumProjectHDL/ADSR/sim/script/wave.do
# End time: 14:39:24 on Apr 24,2018, Elapsed time: 0:02:31
# Errors: 0, Warnings: 14
