--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx9,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_GCLK1 = PERIOD TIMEGRP "GCLK1" 100 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3986 paths analyzed, 375 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.026ns.
--------------------------------------------------------------------------------

Paths for end point dead (SLICE_X18Y33.A4), 224 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.974ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sq_a_anim/x_4 (FF)
  Destination:          dead (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.978ns (Levels of Logic = 4)
  Clock Path Skew:      -0.013ns (0.605 - 0.618)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sq_a_anim/x_4 to dead
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y24.AQ      Tcko                  0.391   sq_a_anim/x<7>
                                                       sq_a_anim/x_4
    SLICE_X11Y28.B3      net (fanout=12)       1.606   sq_a_anim/x<4>
    SLICE_X11Y28.B       Tilo                  0.259   sq_a_x2<8>
                                                       sq_a_anim/Madd_o_x2_xor<8>111
    SLICE_X14Y26.D4      net (fanout=3)        0.926   sq_a_anim/Madd_o_x2_xor<8>11
    SLICE_X14Y26.D       Tilo                  0.205   sq_a_anim/x<9>
                                                       sq_a_anim/Madd_o_x2_xor<9>11
    SLICE_X10Y13.A2      net (fanout=3)        1.706   sq_a_x2<9>
    SLICE_X10Y13.BMUX    Topab                 0.476   Mcompar_frog_x2[11]_sq_a_x2[11]_LessThan_32_o_cy<5>
                                                       Mcompar_frog_x2[11]_sq_a_x2[11]_LessThan_32_o_lutdi4
                                                       Mcompar_frog_x2[11]_sq_a_x2[11]_LessThan_32_o_cy<5>
    SLICE_X18Y33.A4      net (fanout=1)        2.068   Mcompar_frog_x2[11]_sq_a_x2[11]_LessThan_32_o_cy<5>
    SLICE_X18Y33.CLK     Tas                   0.341   dead
                                                       sq_a_x1[11]_frog_x2[11]_OR_35_o1
                                                       dead
    -------------------------------------------------  ---------------------------
    Total                                      7.978ns (1.672ns logic, 6.306ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.981ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sq_a_anim/x_4 (FF)
  Destination:          dead (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.971ns (Levels of Logic = 4)
  Clock Path Skew:      -0.013ns (0.605 - 0.618)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sq_a_anim/x_4 to dead
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y24.AQ      Tcko                  0.391   sq_a_anim/x<7>
                                                       sq_a_anim/x_4
    SLICE_X11Y28.B3      net (fanout=12)       1.606   sq_a_anim/x<4>
    SLICE_X11Y28.B       Tilo                  0.259   sq_a_x2<8>
                                                       sq_a_anim/Madd_o_x2_xor<8>111
    SLICE_X14Y26.D4      net (fanout=3)        0.926   sq_a_anim/Madd_o_x2_xor<8>11
    SLICE_X14Y26.D       Tilo                  0.205   sq_a_anim/x<9>
                                                       sq_a_anim/Madd_o_x2_xor<9>11
    SLICE_X10Y13.A2      net (fanout=3)        1.706   sq_a_x2<9>
    SLICE_X10Y13.BMUX    Topab                 0.469   Mcompar_frog_x2[11]_sq_a_x2[11]_LessThan_32_o_cy<5>
                                                       Mcompar_frog_x2[11]_sq_a_x2[11]_LessThan_32_o_lut<4>
                                                       Mcompar_frog_x2[11]_sq_a_x2[11]_LessThan_32_o_cy<5>
    SLICE_X18Y33.A4      net (fanout=1)        2.068   Mcompar_frog_x2[11]_sq_a_x2[11]_LessThan_32_o_cy<5>
    SLICE_X18Y33.CLK     Tas                   0.341   dead
                                                       sq_a_x1[11]_frog_x2[11]_OR_35_o1
                                                       dead
    -------------------------------------------------  ---------------------------
    Total                                      7.971ns (1.665ns logic, 6.306ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sq_a_anim/x_3 (FF)
  Destination:          dead (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.891ns (Levels of Logic = 4)
  Clock Path Skew:      -0.014ns (0.605 - 0.619)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sq_a_anim/x_3 to dead
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y22.DQ      Tcko                  0.391   sq_a_anim/x<3>
                                                       sq_a_anim/x_3
    SLICE_X11Y28.B2      net (fanout=13)       1.519   sq_a_anim/x<3>
    SLICE_X11Y28.B       Tilo                  0.259   sq_a_x2<8>
                                                       sq_a_anim/Madd_o_x2_xor<8>111
    SLICE_X14Y26.D4      net (fanout=3)        0.926   sq_a_anim/Madd_o_x2_xor<8>11
    SLICE_X14Y26.D       Tilo                  0.205   sq_a_anim/x<9>
                                                       sq_a_anim/Madd_o_x2_xor<9>11
    SLICE_X10Y13.A2      net (fanout=3)        1.706   sq_a_x2<9>
    SLICE_X10Y13.BMUX    Topab                 0.476   Mcompar_frog_x2[11]_sq_a_x2[11]_LessThan_32_o_cy<5>
                                                       Mcompar_frog_x2[11]_sq_a_x2[11]_LessThan_32_o_lutdi4
                                                       Mcompar_frog_x2[11]_sq_a_x2[11]_LessThan_32_o_cy<5>
    SLICE_X18Y33.A4      net (fanout=1)        2.068   Mcompar_frog_x2[11]_sq_a_x2[11]_LessThan_32_o_cy<5>
    SLICE_X18Y33.CLK     Tas                   0.341   dead
                                                       sq_a_x1[11]_frog_x2[11]_OR_35_o1
                                                       dead
    -------------------------------------------------  ---------------------------
    Total                                      7.891ns (1.672ns logic, 6.219ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------

Paths for end point sq_b_anim/x_6 (SLICE_X0Y42.B3), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.691ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/v_count_0 (FF)
  Destination:          sq_b_anim/x_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.278ns (Levels of Logic = 3)
  Clock Path Skew:      0.004ns (0.279 - 0.275)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/v_count_0 to sq_b_anim/x_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y41.CMUX     Tshcko                0.461   display/_n0087_inv
                                                       display/v_count_0
    SLICE_X14Y49.A4      net (fanout=7)        1.219   display/v_count<0>
    SLICE_X14Y49.A       Tilo                  0.205   display/v_count<6>
                                                       display/Mmux_v_count[9]_v_count[9]_mux_28_OUT4111
    SLICE_X21Y33.C2      net (fanout=8)        1.917   display/Mmux_v_count[9]_v_count[9]_mux_28_OUT411
    SLICE_X21Y33.C       Tilo                  0.259   frog_anim/y<11>
                                                       display/o_animate
    SLICE_X0Y42.B3       net (fanout=49)       2.928   animate
    SLICE_X0Y42.CLK      Tas                   0.289   sq_b_anim/x<8>
                                                       sq_b_anim/x_6_rstpot
                                                       sq_b_anim/x_6
    -------------------------------------------------  ---------------------------
    Total                                      7.278ns (1.214ns logic, 6.064ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.047ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/v_count_5 (FF)
  Destination:          sq_b_anim/x_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.875ns (Levels of Logic = 3)
  Clock Path Skew:      -0.043ns (0.554 - 0.597)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/v_count_5 to sq_b_anim/x_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y49.BQ      Tcko                  0.408   display/v_count<6>
                                                       display/v_count_5
    SLICE_X13Y47.D5      net (fanout=20)       1.014   display/v_count<5>
    SLICE_X13Y47.D       Tilo                  0.259   display/v_count<9>
                                                       display/o_animate_SW0
    SLICE_X21Y33.C4      net (fanout=2)        1.718   N13
    SLICE_X21Y33.C       Tilo                  0.259   frog_anim/y<11>
                                                       display/o_animate
    SLICE_X0Y42.B3       net (fanout=49)       2.928   animate
    SLICE_X0Y42.CLK      Tas                   0.289   sq_b_anim/x<8>
                                                       sq_b_anim/x_6_rstpot
                                                       sq_b_anim/x_6
    -------------------------------------------------  ---------------------------
    Total                                      6.875ns (1.215ns logic, 5.660ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.053ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/h_count_5 (FF)
  Destination:          sq_b_anim/x_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.918ns (Levels of Logic = 4)
  Clock Path Skew:      0.006ns (0.279 - 0.273)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/h_count_5 to sq_b_anim/x_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y40.BQ       Tcko                  0.447   display/h_count<7>
                                                       display/h_count_5
    SLICE_X9Y41.B1       net (fanout=11)       0.631   display/h_count<5>
    SLICE_X9Y41.B        Tilo                  0.259   display/_n0087_inv
                                                       display/GND_2_o_GND_2_o_equal_15_o<9>_SW0
    SLICE_X9Y41.A5       net (fanout=1)        0.187   N15
    SLICE_X9Y41.A        Tilo                  0.259   display/_n0087_inv
                                                       display/GND_2_o_GND_2_o_equal_15_o<9>
    SLICE_X21Y33.C5      net (fanout=13)       1.659   display/GND_2_o_GND_2_o_equal_15_o
    SLICE_X21Y33.C       Tilo                  0.259   frog_anim/y<11>
                                                       display/o_animate
    SLICE_X0Y42.B3       net (fanout=49)       2.928   animate
    SLICE_X0Y42.CLK      Tas                   0.289   sq_b_anim/x<8>
                                                       sq_b_anim/x_6_rstpot
                                                       sq_b_anim/x_6
    -------------------------------------------------  ---------------------------
    Total                                      6.918ns (1.513ns logic, 5.405ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------

Paths for end point sq_c_anim/x_7 (SLICE_X3Y17.B2), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.705ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/v_count_0 (FF)
  Destination:          sq_c_anim/x_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.260ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/v_count_0 to sq_c_anim/x_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y41.CMUX     Tshcko                0.461   display/_n0087_inv
                                                       display/v_count_0
    SLICE_X14Y49.A4      net (fanout=7)        1.219   display/v_count<0>
    SLICE_X14Y49.A       Tilo                  0.205   display/v_count<6>
                                                       display/Mmux_v_count[9]_v_count[9]_mux_28_OUT4111
    SLICE_X21Y33.C2      net (fanout=8)        1.917   display/Mmux_v_count[9]_v_count[9]_mux_28_OUT411
    SLICE_X21Y33.C       Tilo                  0.259   frog_anim/y<11>
                                                       display/o_animate
    SLICE_X3Y17.B2       net (fanout=49)       2.877   animate
    SLICE_X3Y17.CLK      Tas                   0.322   sq_c_anim/x<9>
                                                       sq_c_anim/x_7_rstpot
                                                       sq_c_anim/x_7
    -------------------------------------------------  ---------------------------
    Total                                      7.260ns (1.247ns logic, 6.013ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.066ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/v_count_5 (FF)
  Destination:          sq_c_anim/x_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.857ns (Levels of Logic = 3)
  Clock Path Skew:      -0.042ns (0.648 - 0.690)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/v_count_5 to sq_c_anim/x_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y49.BQ      Tcko                  0.408   display/v_count<6>
                                                       display/v_count_5
    SLICE_X13Y47.D5      net (fanout=20)       1.014   display/v_count<5>
    SLICE_X13Y47.D       Tilo                  0.259   display/v_count<9>
                                                       display/o_animate_SW0
    SLICE_X21Y33.C4      net (fanout=2)        1.718   N13
    SLICE_X21Y33.C       Tilo                  0.259   frog_anim/y<11>
                                                       display/o_animate
    SLICE_X3Y17.B2       net (fanout=49)       2.877   animate
    SLICE_X3Y17.CLK      Tas                   0.322   sq_c_anim/x<9>
                                                       sq_c_anim/x_7_rstpot
                                                       sq_c_anim/x_7
    -------------------------------------------------  ---------------------------
    Total                                      6.857ns (1.248ns logic, 5.609ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.067ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/h_count_5 (FF)
  Destination:          sq_c_anim/x_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.900ns (Levels of Logic = 4)
  Clock Path Skew:      0.002ns (0.648 - 0.646)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/h_count_5 to sq_c_anim/x_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y40.BQ       Tcko                  0.447   display/h_count<7>
                                                       display/h_count_5
    SLICE_X9Y41.B1       net (fanout=11)       0.631   display/h_count<5>
    SLICE_X9Y41.B        Tilo                  0.259   display/_n0087_inv
                                                       display/GND_2_o_GND_2_o_equal_15_o<9>_SW0
    SLICE_X9Y41.A5       net (fanout=1)        0.187   N15
    SLICE_X9Y41.A        Tilo                  0.259   display/_n0087_inv
                                                       display/GND_2_o_GND_2_o_equal_15_o<9>
    SLICE_X21Y33.C5      net (fanout=13)       1.659   display/GND_2_o_GND_2_o_equal_15_o
    SLICE_X21Y33.C       Tilo                  0.259   frog_anim/y<11>
                                                       display/o_animate
    SLICE_X3Y17.B2       net (fanout=49)       2.877   animate
    SLICE_X3Y17.CLK      Tas                   0.322   sq_c_anim/x<9>
                                                       sq_c_anim/x_7_rstpot
                                                       sq_c_anim/x_7
    -------------------------------------------------  ---------------------------
    Total                                      6.900ns (1.546ns logic, 5.354ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GCLK1 = PERIOD TIMEGRP "GCLK1" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point cnt_13 (SLICE_X15Y49.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.436ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cnt_13 (FF)
  Destination:          cnt_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.436ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cnt_13 to cnt_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y49.AQ      Tcko                  0.198   cnt_15
                                                       cnt_13
    SLICE_X15Y49.A6      net (fanout=2)        0.023   cnt_13
    SLICE_X15Y49.CLK     Tah         (-Th)    -0.215   cnt_15
                                                       Madd_n0101_xor<14>11_INV_0
                                                       cnt_13
    -------------------------------------------------  ---------------------------
    Total                                      0.436ns (0.413ns logic, 0.023ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Paths for end point frog_anim/x_4 (SLICE_X15Y9.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.440ns (requirement - (clock path skew + uncertainty - data path))
  Source:               frog_anim/x_4 (FF)
  Destination:          frog_anim/x_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.440ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: frog_anim/x_4 to frog_anim/x_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y9.DQ       Tcko                  0.198   frog_anim/x<4>
                                                       frog_anim/x_4
    SLICE_X15Y9.D6       net (fanout=5)        0.027   frog_anim/x<4>
    SLICE_X15Y9.CLK      Tah         (-Th)    -0.215   frog_anim/x<4>
                                                       frog_anim/x_4_rstpot
                                                       frog_anim/x_4
    -------------------------------------------------  ---------------------------
    Total                                      0.440ns (0.413ns logic, 0.027ns route)
                                                       (93.9% logic, 6.1% route)

--------------------------------------------------------------------------------

Paths for end point frog_anim/x_8 (SLICE_X15Y10.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.440ns (requirement - (clock path skew + uncertainty - data path))
  Source:               frog_anim/x_8 (FF)
  Destination:          frog_anim/x_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.440ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: frog_anim/x_8 to frog_anim/x_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y10.DQ      Tcko                  0.198   frog_anim/x<8>
                                                       frog_anim/x_8
    SLICE_X15Y10.D6      net (fanout=5)        0.027   frog_anim/x<8>
    SLICE_X15Y10.CLK     Tah         (-Th)    -0.215   frog_anim/x<8>
                                                       frog_anim/x_8_rstpot
                                                       frog_anim/x_8
    -------------------------------------------------  ---------------------------
    Total                                      0.440ns (0.413ns logic, 0.027ns route)
                                                       (93.9% logic, 6.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GCLK1 = PERIOD TIMEGRP "GCLK1" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: CLK_BUFGP/BUFG/I0
  Logical resource: CLK_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: CLK_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: sq_a_anim/x<9>/CLK
  Logical resource: sq_a_anim/x_8/CK
  Location pin: SLICE_X14Y26.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: sq_a_anim/x<9>/CLK
  Logical resource: sq_a_anim/x_9/CK
  Location pin: SLICE_X14Y26.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    8.026|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3986 paths, 0 nets, and 923 connections

Design statistics:
   Minimum period:   8.026ns{1}   (Maximum frequency: 124.595MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Nov 21 16:11:39 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 394 MB



