instruction: DECOD
syntax: DECOD Dest, {#}Src
encoding:
- "EEEE 1001110 00I DDDDDDDDD SSSSSSSSS                  D                 \u2014                  \u2014\
  \                   2"
- "EEEE 1001110 000 DDDDDDDDD DDDDDDDDD                  D                 \u2014                  \u2014\
  \                   2"
- EEEE 1101011 CZL DDDDDDDDD 001000010                DIRx       Orig DIRx base bit Orig DIRx base bit           2
- EEEE 1101011 CZL DDDDDDDDD 001000011                DIRx       Orig DIRx base bit Orig DIRx base bit           2
- EEEE 1101011 CZL DDDDDDDDD 001000001                 DIRx       Orig DIRx base bit Orig DIRx base bit           2
- EEEE 1101011 CZL DDDDDDDDD 001000000                 DIRx       Orig DIRx base bit Orig DIRx base bit           2
timing:
  cycles: 2
  type: fixed
group: "Bit Operation Instruction - Decode value (0\u201431) into single-high-bit long."
description: "DECOD generates a 32-bit value with just one bit high, corresponding to the Src, or Dest,\
  \ value (0\u201431) and stores Result: A 32-bit value, with the bit position corresponding to Src, or\
  \ Dest, value (0\u201431) set high, is stored in Dest.\n\nDECOD generates a 32-bit value with just one\
  \ bit high, corresponding to the Src, or Dest, value (0\u201431) and stores\n\nthat result in Dest.\n\
  \nIn effect, Dest becomes %1 << value via the DECOD instruction; where value is Src[4:0] or Dest[4:0].\n\
  \n\u25CF   A value of 0 generates %00000000_00000000_00000000_00000001.\n\n\u25CF   A value of 5 generates\
  \ %00000000_00000000_00000000_00100000.\n\n\u25CF   A value of 15 generates %00000000_00000000_10000000_00000000.\n\
  \nDECOD is the complement of ENCOD.\n\nDIRC / DIRNC\n\nDirection C or not C\n\nI/O Pin Instruction -\
  \ Set pin(s) direction to input/output according to C or !C.\n\nDIRC    {#}Dest {WCZ}\n\nDIRNC {#}Dest\
  \ {WCZ}\n\nResult: The I/O pin direction bit(s), described by Dest, are set to output/input according\
  \ to C or !C; the rest are left\n\nas-is.\n\n\u25CF   Dest is the register, 9-bit literal, or 11-bit\
  \ augmented literal whose value identi\uFB01es the I/O pin(s) to set to\n\noutput or input.\n\n\u25CF\
  \   WCZ is an optional effect to update \uFB02ags.\n\nCOND INSTR        FX     DEST          SRC   \
  \        Write            C Flag             Z Flag             Clocks\n\nEEEE 1101011 CZL DDDDDDDDD\
  \ 001000010                DIRx       Orig DIRx base bit Orig DIRx base bit           2\n\nEEEE 1101011\
  \ CZL DDDDDDDDD 001000011                DIRx       Orig DIRx base bit Orig DIRx base bit          \
  \ 2\n\nRelated: DIRZ, DIRNZ, DIRL, DIRH, DIRNOT, and DIRRND\n\nDIRC or DIRNC alters the direction register's\
  \ bit(s) designated by Dest to equal the state, or inverse state, of the C\n\n\uFB02ag; i.e. set pin\
  \ to the output (1) or input (0) direction. All other bits (pins) are left unchanged. Each of these\n\
  \ninstructions, DIRC and DIRNC, can affect one or more of the bits within the DIRA or DIRB registers.\n\
  \nDest[5:0] indicates the pin number (0\u201363). For a range of pins, Dest[5:0] indicates the base\
  \ pin number (0\u201363)\n\nand Dest[10:6] indicates how many contiguous pins beyond the base should\
  \ be affected (1\u201331).\n\nA 9-bit literal Dest is enough to express the base pin (Dest[5:0]) and\
  \ a range of up to 8 contiguous pins (Dest[8:6]).\n\nIf needed, use the augmented literal feature (##Dest)\
  \ to augment Dest to an 11-bit literal value\u2014 this inserts an\n\nAUGD instruction prior.\n\nWhen\
  \ Dest is a register, the register's value bits [10:0] are used as-is to form the 11-bit ID range, unless\
  \ a SETQ\n\ninstruction immediately precedes the DIRC / DIRNC instruction; substituting SETQ's Dest[4:0]\
  \ in place of value\n\nbits[10:6], for DIRC / DIRNC's use.\n\nThe range calculation (from Dest[5:0]\
  \ up to Dest[5:0]+Dest[10:6]) will wrap within the same 32-pin group (DIRA or\n\nDIRB); it will not\
  \ cross the port boundary.\n\nIf the WCZ effect is speci\uFB01ed, the C and Z \uFB02ags are updated\
  \ to the original state of DIRA / DIRB's base bit,\n\nidenti\uFB01ed by Dest.\n\nDIRH / DIRL\n\nDirection\
  \ high or low\n\nI/O Pin Instruction - Set pin(s) direction to output (high; 1) or input (low; 0).\n\
  \nDIRH {#}Dest {WCZ}\n\nDIRL {#}Dest {WCZ}\n\nResult: The I/O pin direction bit(s), described by Dest,\
  \ are set high (1; output) or low (0; input); the rest are left\n\nas-is.\n\n\u25CF   Dest is the register,\
  \ 9-bit literal, or 11-bit augmented literal whose value identi\uFB01es the I/O pin(s) to set to\n\n\
  output or input.\n\n\u25CF   WCZ is an optional effect to update \uFB02ags.\n\nCOND INSTR         FX\
  \     DEST         SRC            Write            C Flag             Z Flag             Clocks\n\n\
  EEEE 1101011 CZL DDDDDDDDD 001000001                 DIRx       Orig DIRx base bit Orig DIRx base bit\
  \           2\n\nEEEE 1101011 CZL DDDDDDDDD 001000000                 DIRx       Orig DIRx base bit\
  \ Orig DIRx base bit           2\n\nRelated: DIRC, DIRNC, DIRZ, DIRNZ, DIRNOT, and DIRRND\n\nDIRH or\
  \ DIRL alters the direction register's bit(s) designated by Dest to be high (1) or low (0); i.e. set\
  \ to the output\n\nor input direction. All other bits (pins) are left unchanged. Each of these instructions,\
  \ DIRH and DIRL, can affect\n\none or more of the bits within the DIRA or DIRB registers.\n\nDest[5:0]\
  \ indicates the pin number (0\u201363). For a range of pins, Dest[5:0] indicates the base pin number\
  \ (0\u201363)\n\nand Dest[10:6] indicates how many contiguous pins beyond the base should be affected\
  \ (1\u201331).\n\nA 9-bit literal Dest is enough to express the base pin (Dest[5:0]) and a range of\
  \ up to 8 contiguous pins (Dest[8:6]).\n\nIf needed, use the augmented literal feature (##Dest) to augment\
  \ Dest to an 11-bit literal value\u2014 this inserts an\n\nAUGD instruction prior.\n\nWhen Dest is a\
  \ register, the register's value bits [10:0] are used as-is to form the 11-bit ID range, unless a SETQ\n\
  \ninstruction immediately precedes the DIRH / DIRL instruction; substituting SETQ's Dest[4:0] in place\
  \ of value\n\nbits[10:6], for DIRH / DIRL's use.\n\nThe range calculation (from Dest[5:0] up to Dest[5:0]+Dest[10:6])\
  \ will wrap within the same 32-pin group (DIRA or\n\nDIRB); it will not cross the port boundary.\n\n\
  If the WCZ effect is speci\uFB01ed, the C and Z \uFB02ags are updated to the original state of DIRA\
  \ / DIRB's base bit,\n\nidenti\uFB01ed by Dest."
flags_affected:
  C:
    when: D
parameters:
- Dest is the register in which to store the decoded value and optionally begins by containing the 5-bit
  bit position value it is requesting (syntax 2).
- Src is an optional register or 5-bit literal whose value is the bit position to set high in the decoded
  value.
- A value of 0 generates %00000000_00000000_00000000_00000001.
- A value of 5 generates %00000000_00000000_00000000_00100000.
- A value of 15 generates %00000000_00000000_10000000_00000000.
- "Dest is the register, 9-bit literal, or 11-bit augmented literal whose value identi\uFB01es the I/O\
  \ pin(s) to set to output or input."
- "WCZ is an optional effect to update \uFB02ags."
- "Dest is the register, 9-bit literal, or 11-bit augmented literal whose value identi\uFB01es the I/O\
  \ pin(s) to set to output or input."
- "WCZ is an optional effect to update \uFB02ags."
related:
- DIRC
- DIRNC
- DIRZ
- DIRNZ
- DIRNOT
- DIRRND
documentation_source: PASM2 Manual 2022/11/01 Pages 31-147
documentation_level: comprehensive
compiler_operand_format:
  name: operand_du
  pattern: D{,S/#}
  description: Destination register, optional Source register or immediate (unary/binary)
  valueType: 3
compiler_encoding:
  operandFormat: 3
enhancement_source: PNUT_TS_v2.0_complete_operand_integration_2025-09-13
last_updated: '2025-09-19'
brief_description: Decode
category: "Bit Operation Instruction - Decode value (0\u201431) into single-high-bit long."
result: The I/O pin direction bit(s), described by Dest, are set high (1; output) or low (0; input); the
  rest are left
syntax_variants:
- DECOD Dest, {#}Src
- DECOD Dest
- "DECOD generates a 32-bit value with just one bit high, corresponding to the Src, or Dest, value (0\u2014\
  31) and stores"
- In effect, Dest becomes %1 << value via the DECOD instruction; where value is Src[4:0] or Dest[4:0].
manual_extraction_date: '2025-01-19'
