//
// Generated by Microsoft (R) D3D Shader Disassembler
//
//   using 3Dmigoto v1.3.16 on Thu Jun 29 22:53:55 2023
//
//
// Input signature:
//
// Name                 Index   Mask Register SysValue  Format   Used
// -------------------- ----- ------ -------- -------- ------- ------
// no Input
//
// Output signature:
//
// Name                 Index   Mask Register SysValue  Format   Used
// -------------------- ----- ------ -------- -------- ------- ------
// no Output
cs_5_0
dcl_globalFlags refactoringAllowed
dcl_constantbuffer cb0[100], immediateIndexed
dcl_constantbuffer cb9[64], dynamicIndexed
dcl_constantbuffer cb10[2], immediateIndexed
dcl_uav_typed_buffer (float,float,float,float) u0
dcl_input vThreadID.x
dcl_temps 7
dcl_thread_group 64, 1, 1
add r0.x, l(0.500000), cb0[89].x
ftou r0.x, r0.x
ult r0.x, vThreadID.x, r0.x
if_nz r0.x
  ftou r0.x, cb0[99].x
  add r0.y, l(0.250000), cb10[1].x
  ftoi r0.y, r0.y
  ftoi r0.z, cb0[23].x
  iadd r0.y, r0.z, r0.y
  add r0.z, l(0.250000), cb10[0].x
  lt r0.w, cb0[23].x, cb0[24].x
  and r0.w, r0.w, cb0[23].x
  ftoi r0.zw, r0.zzzw
  iadd r0.z, r0.w, r0.z
  utof r0.w, vThreadID.x
  add r1.y, r0.w, cb0[19].x
  add r0.w, r1.y, cb0[21].x
  ftou r0.w, r0.w
  xor r2.x, r0.w, l(61)
  ushr r0.w, r0.w, l(16)
  xor r0.w, r0.w, r2.x
  imul null, r0.w, r0.w, l(9)
  ushr r2.x, r0.w, l(4)
  xor r0.w, r0.w, r2.x
  imul null, r0.w, r0.w, l(0x27d4eb2d)
  ushr r2.x, r0.w, l(15)
  xor r0.w, r0.w, r2.x
  imad r0.w, r0.w, l(0x0019660d), l(0x3c6ef35f)
  utof r2.x, r0.w
  mul r1.w, r2.x, l(2.328306437E-010)
  mad r2.x, r2.x, l(3.798815984E-010), l(-0.631579)
  mul r2.y, r1.w, r1.w
  mul r2.x, r2.y, r2.x
  max r2.x, r2.x, l(0.000000)
  mad r1.z, r2.x, l(0.800000), l(0.200000)
  imad r0.w, r0.w, l(0x0019660d), l(0x3c6ef35f)
  utof r2.x, r0.w
  mul r2.x, r2.x, l(1.462918120E-009)
  imad r0.w, r0.w, l(0x0019660d), l(0x3c6ef35f)
  utof r0.w, r0.w
  mul r0.w, r0.w, l(8.127325896E-011)
  sincos r3.x, r4.x, r0.w
  sincos r2.x, r5.x, r2.x
  mul r2.z, r3.x, r2.x
  mul r2.x, r3.x, r5.x
  mov r2.y, r4.x
  mul r3.xyz, cb9[r0.z + 0].zxyz, cb9[r0.z + 32].yzxy
  mad r3.xyz, cb9[r0.z + 0].yzxy, cb9[r0.z + 32].zxyz, -r3.xyzx
  dp3 r0.w, cb9[r0.z + 0].xyzx, cb9[r0.z + 32].xyzx
  mov r3.w, -r0.w
  mov r4.xyz, cb9[r0.z + 0].xyzx
  mov r4.w, l(0)
  mad r3.xyzw, cb9[r0.z + 32].wwww, r4.xyzw, r3.xyzw
  mul r4.xyz, r3.yzxy, -cb9[r0.z + 32].zxyz
  mad r4.xyz, -cb9[r0.z + 32].yzxy, r3.zxyz, -r4.xyzx
  mad r3.xyz, cb9[r0.z + 32].wwww, r3.xyzx, r4.xyzx
  mad r3.xyz, r3.wwww, -cb9[r0.z + 32].xyzx, r3.xyzx
  mul r4.xyz, cb9[r0.y + 32].yzxy, -cb9[r0.z + 32].zxyz
  mad r4.xyz, -cb9[r0.z + 32].yzxy, cb9[r0.y + 32].zxyz, -r4.xyzx
  dp3 r0.w, -cb9[r0.z + 32].xyzx, cb9[r0.y + 32].xyzx
  mov r5.w, -r0.w
  mad r5.xyz, cb9[r0.z + 32].wwww, cb9[r0.y + 32].xyzx, r4.xyzx
  mul r4.xyzw, l(-1.000000, -1.000000, -1.000000, 1.000000), cb9[r0.z + 32].xyzw
  mad r4.xyzw, cb9[r0.y + 32].wwww, r4.xyzw, r5.xyzw
  mul r5.xyz, cb9[r0.y + 0].zxyz, cb9[r0.z + 32].yzxy
  mad r5.xyz, cb9[r0.y + 0].yzxy, cb9[r0.z + 32].zxyz, -r5.xyzx
  dp3 r0.w, cb9[r0.y + 0].xyzx, cb9[r0.z + 32].xyzx
  mov r5.w, -r0.w
  mov r6.xyz, cb9[r0.y + 0].xyzx
  mov r6.w, l(0)
  mad r5.xyzw, cb9[r0.z + 32].wwww, r6.xyzw, r5.xyzw
  mul r6.xyz, r5.yzxy, -cb9[r0.z + 32].zxyz
  mad r6.xyz, -cb9[r0.z + 32].yzxy, r5.zxyz, -r6.xyzx
  mad r5.xyz, cb9[r0.z + 32].wwww, r5.xyzx, r6.xyzx
  mad r0.yzw, r5.wwww, -cb9[r0.z + 32].xxyz, r5.xxyz
  add r3.xyz, r0.yzwy, -r3.xyzx
  mul r0.yzw, r2.xxyz, r4.yyzx
  mad r5.xyz, r2.zxyz, r4.zxyz, -r0.yzwy
  dp3 r0.y, -r2.yzxy, -r4.xyzx
  mov r5.w, -r0.y
  mul r2.xyz, -r2.yzxy, r4.wwww
  mov r2.w, l(0)
  add r2.xyzw, r2.xyzw, r5.xyzw
  mul r0.yzw, r2.yyzx, r4.zzxy
  mad r0.yzw, r4.yyzx, r2.zzxy, -r0.yyzw
  mad r0.yzw, r4.wwww, r2.xxyz, r0.yyzw
  mad r2.xyz, r2.wwww, r4.xyzx, r0.yzwy
  imad r0.x, l(3), vThreadID.x, r0.x
  mov r2.w, l(0)
  store_uav_typed u0.xyzw, r0.xxxx, r2.xyzw
  iadd r0.yz, r0.xxxx, l(0, 1, 2, 0)
  mov r3.w, l(0)
  store_uav_typed u0.xyzw, r0.yyyy, r3.xyzw
  mov r1.x, l(0)
  store_uav_typed u0.xyzw, r0.zzzz, r1.xyzw
endif
ret
// Approximately 0 instruction slots used
