

================================================================
== Synthesis Summary Report of 'atax'
================================================================
+ General Information: 
    * Date:           Thu Apr  3 18:31:28 2025
    * Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
    * Project:        atax
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcu55c-fsvh2892-2L-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----------+-------------+------------+-----+
    |              Modules             | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |      |          |             |            |     |
    |              & Loops             | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |    DSP   |      FF     |     LUT    | URAM|
    +----------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----------+-------------+------------+-----+
    |+ atax                            |     -|  0.40|     4755|  2.378e+04|         -|     4756|     -|        no|     -|  10 (~0%)|  19280 (~0%)|  9390 (~0%)|    -|
    | + atax_Pipeline_VITIS_LOOP_5_1   |     -|  0.40|     2344|  1.172e+04|         -|     2344|     -|        no|     -|         -|   6122 (~0%)|  4036 (~0%)|    -|
    |  o VITIS_LOOP_5_1                |    II|  3.65|     2342|  1.171e+04|       327|       32|    64|       yes|     -|         -|            -|           -|    -|
    | + atax_Pipeline_VITIS_LOOP_15_1  |     -|  0.40|     2344|  1.172e+04|         -|     2344|     -|        no|     -|         -|   6280 (~0%)|  3562 (~0%)|    -|
    |  o VITIS_LOOP_15_1               |    II|  3.65|     2342|  1.171e+04|       327|       32|    64|       yes|     -|         -|            -|           -|    -|
    +----------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----------+-------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+----------------+----------+
| Interface      | Bitwidth |
+----------------+----------+
| A_address0     | 12       |
| A_address1     | 12       |
| A_q0           | 32       |
| A_q1           | 32       |
| x_address0     | 6        |
| x_address1     | 6        |
| x_q0           | 32       |
| x_q1           | 32       |
| y_out_address0 | 6        |
| y_out_d0       | 32       |
+----------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| A        | in        | float*   |
| x        | in        | float*   |
| y_out    | out       | float*   |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+----------------+---------+----------+
| Argument | HW Interface   | HW Type | HW Usage |
+----------+----------------+---------+----------+
| A        | A_address0     | port    | offset   |
| A        | A_ce0          | port    |          |
| A        | A_q0           | port    |          |
| A        | A_address1     | port    | offset   |
| A        | A_ce1          | port    |          |
| A        | A_q1           | port    |          |
| x        | x_address0     | port    | offset   |
| x        | x_ce0          | port    |          |
| x        | x_q0           | port    |          |
| x        | x_address1     | port    | offset   |
| x        | x_ce1          | port    |          |
| x        | x_q1           | port    |          |
| y_out    | y_out_address0 | port    | offset   |
| y_out    | y_out_ce0      | port    |          |
| y_out    | y_out_we0      | port    |          |
| y_out    | y_out_d0       | port    |          |
+----------+----------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+----------------------------------+-----+--------+-------------+-----+--------+---------+
| Name                             | DSP | Pragma | Variable    | Op  | Impl   | Latency |
+----------------------------------+-----+--------+-------------+-----+--------+---------+
| + atax                           | 10  |        |             |     |        |         |
|  + atax_Pipeline_VITIS_LOOP_5_1  | 0   |        |             |     |        |         |
|    add_ln5_fu_1320_p2            | -   |        | add_ln5     | add | fabric | 0       |
|  + atax_Pipeline_VITIS_LOOP_15_1 | 0   |        |             |     |        |         |
|    add_ln15_fu_1257_p2           | -   |        | add_ln15    | add | fabric | 0       |
|    add_ln18_fu_1319_p2           | -   |        | add_ln18    | add | fabric | 0       |
|    add_ln18_1_fu_1381_p2         | -   |        | add_ln18_1  | add | fabric | 0       |
|    add_ln18_2_fu_1414_p2         | -   |        | add_ln18_2  | add | fabric | 0       |
|    add_ln18_3_fu_1501_p2         | -   |        | add_ln18_3  | add | fabric | 0       |
|    add_ln18_4_fu_1534_p2         | -   |        | add_ln18_4  | add | fabric | 0       |
|    add_ln18_5_fu_1566_p2         | -   |        | add_ln18_5  | add | fabric | 0       |
|    add_ln18_6_fu_1598_p2         | -   |        | add_ln18_6  | add | fabric | 0       |
|    add_ln18_7_fu_1737_p2         | -   |        | add_ln18_7  | add | fabric | 0       |
|    add_ln18_8_fu_1770_p2         | -   |        | add_ln18_8  | add | fabric | 0       |
|    add_ln18_9_fu_1802_p2         | -   |        | add_ln18_9  | add | fabric | 0       |
|    add_ln18_10_fu_1834_p2        | -   |        | add_ln18_10 | add | fabric | 0       |
|    add_ln18_11_fu_1866_p2        | -   |        | add_ln18_11 | add | fabric | 0       |
|    add_ln18_12_fu_1898_p2        | -   |        | add_ln18_12 | add | fabric | 0       |
|    add_ln18_13_fu_1930_p2        | -   |        | add_ln18_13 | add | fabric | 0       |
|    add_ln18_14_fu_1962_p2        | -   |        | add_ln18_14 | add | fabric | 0       |
+----------------------------------+-----+--------+-------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+----------+------+------+--------+----------+---------+------+---------+
| Name     | BRAM | URAM | Pragma | Variable | Storage | Impl | Latency |
+----------+------+------+--------+----------+---------+------+---------+
| + atax   | 0    | 0    |        |          |         |      |         |
|   tmp1_U | -    | -    |        | tmp1     | ram_s2p | auto | 1       |
+----------+------+------+--------+----------+---------+------+---------+


================================================================
== Pragma Report
================================================================
  No pragmas found

