// Seed: 3544842474
module module_0 #(
    parameter id_2 = 32'd29,
    parameter id_4 = 32'd76,
    parameter id_5 = 32'd4
) (
    id_1,
    _id_2,
    id_3,
    _id_4
);
  inout wire _id_4;
  input wire id_3;
  inout wire _id_2;
  output logic [7:0] id_1;
  wire _id_5;
  wire [1 'b0 : id_4] module_0;
  assign id_1[-1+:{1}] = id_3;
  wire ["" : id_5  -  id_4] id_6;
  logic [1 : id_2] id_7 = id_7;
  logic id_8;
endmodule
module module_1 #(
    parameter id_10 = 32'd18,
    parameter id_2  = 32'd70,
    parameter id_3  = 32'd85,
    parameter id_6  = 32'd92,
    parameter id_7  = 32'd80
) (
    id_1,
    _id_2,
    _id_3,
    id_4,
    id_5,
    _id_6,
    _id_7,
    id_8,
    id_9,
    _id_10
);
  output wire _id_10;
  output wire id_9;
  inout reg id_8;
  input wire _id_7;
  inout wire _id_6;
  inout wire id_5;
  input wire id_4;
  inout wire _id_3;
  inout wire _id_2;
  inout logic [7:0] id_1;
  assign id_3 = id_6;
  wire [-1 : id_3  <=  1] id_11;
  logic [-1 'b0 !=?  id_7 : id_10] id_12;
  logic id_13;
  ;
  wire id_14[1 : id_7];
  supply1 id_15 = -1;
  logic [7:0] id_16;
  wire [-1 : id_6] id_17;
  parameter id_18 = -1;
  assign id_12 = id_8;
  wire id_19;
  module_0 modCall_1 (
      id_1,
      id_3,
      id_19,
      id_3
  );
  wire id_20;
  supply0 id_21, id_22;
  logic id_23;
  ;
  always @((id_23)) begin : LABEL_0
    if (-1 - id_18) begin : LABEL_1
      if (id_18) begin : LABEL_2
        $unsigned(id_3);
        ;
      end
    end else begin : LABEL_3
      SystemTFIdentifier(-1 + id_3, -1, 1 & id_14, (1 ? 1 : -1'b0), id_1 & 1, -1);
      id_8 = 1;
    end
  end
  assign id_1[1] = id_18;
  assign id_22   = id_20 ? id_1 == id_21 : -1'b0;
  real [-1 'b0 : id_7] id_24;
  ;
  wire [-1 : id_2] id_25;
  assign id_16[1] = {-1'b0{id_23}};
endmodule
