// Seed: 2310383398
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_4;
endmodule
module module_1 (
    input supply1 id_0,
    output tri1 id_1,
    input uwire id_2,
    input wor id_3,
    input wor id_4,
    input supply0 id_5,
    input tri id_6,
    input wor id_7,
    input wor id_8
);
  logic id_10 = 1'b0;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10
  );
  wire id_11;
  assign id_1 = $clog2(11);
  ;
endmodule
