bsc -verilog -g example src/example.bs && bsc -o example -e example src/example.v && ./example