Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1.1 (win64) Build 2960000 Wed Aug  5 22:57:20 MDT 2020
| Date         : Wed Oct 28 13:43:37 2020
| Host         : JAMES-LENOVO running 64-bit major release  (build 9200)
| Command      : report_utilization -file top_level_wrapper_utilization_placed.rpt -pb top_level_wrapper_utilization_placed.pb
| Design       : top_level_wrapper
| Device       : xczu29drffvf1760-2
| Design State : Fully Placed
-------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs                   | 37518 |     0 |    425280 |  8.82 |
|   LUT as Logic             | 33161 |     0 |    425280 |  7.80 |
|   LUT as Memory            |  4357 |     0 |    213600 |  2.04 |
|     LUT as Distributed RAM |  1060 |     0 |           |       |
|     LUT as Shift Register  |  3297 |     0 |           |       |
| CLB Registers              | 43036 |     0 |    850560 |  5.06 |
|   Register as Flip Flop    | 42999 |     0 |    850560 |  5.06 |
|   Register as Latch        |    37 |     0 |    850560 | <0.01 |
| CARRY8                     |   395 |     0 |     53160 |  0.74 |
| F7 Muxes                   |   206 |     0 |    212640 |  0.10 |
| F8 Muxes                   |    30 |     0 |    106320 |  0.03 |
| F9 Muxes                   |     0 |     0 |     53160 |  0.00 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 163   |          Yes |           - |          Set |
| 8174  |          Yes |           - |        Reset |
| 819   |          Yes |         Set |            - |
| 33880 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Available | Util% |
+--------------------------------------------+-------+-------+-----------+-------+
| CLB                                        | 10327 |     0 |     53160 | 19.43 |
|   CLBL                                     |  5012 |     0 |           |       |
|   CLBM                                     |  5315 |     0 |           |       |
| LUT as Logic                               | 33161 |     0 |    425280 |  7.80 |
|   using O5 output only                     |   641 |       |           |       |
|   using O6 output only                     | 25082 |       |           |       |
|   using O5 and O6                          |  7438 |       |           |       |
| LUT as Memory                              |  4357 |     0 |    213600 |  2.04 |
|   LUT as Distributed RAM                   |  1060 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |     4 |       |           |       |
|     using O5 and O6                        |  1056 |       |           |       |
|   LUT as Shift Register                    |  3297 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |  2775 |       |           |       |
|     using O5 and O6                        |   522 |       |           |       |
| CLB Registers                              | 43036 |     0 |    850560 |  5.06 |
|   Register driven from within the CLB      | 18256 |       |           |       |
|   Register driven from outside the CLB     | 24780 |       |           |       |
|     LUT in front of the register is unused | 19941 |       |           |       |
|     LUT in front of the register is used   |  4839 |       |           |       |
| Unique Control Sets                        |  1647 |       |    106320 |  1.55 |
+--------------------------------------------+-------+-------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+-------+-------+-----------+-------+
|     Site Type     |  Used | Fixed | Available | Util% |
+-------------------+-------+-------+-----------+-------+
| Block RAM Tile    | 333.5 |     0 |      1080 | 30.88 |
|   RAMB36/FIFO*    |   325 |     0 |      1080 | 30.09 |
|     RAMB36E2 only |   325 |       |           |       |
|   RAMB18          |    17 |     0 |      2160 |  0.79 |
|     RAMB18E2 only |    17 |       |           |       |
| URAM              |     0 |     0 |        80 |  0.00 |
+-------------------+-------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      4272 |  0.00 |
+-----------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |    0 |     0 |       408 |  0.00 |
| HPIOB_M          |    0 |     0 |       144 |  0.00 |
| HPIOB_S          |    0 |     0 |       144 |  0.00 |
| HDIOB_M          |    0 |     0 |        48 |  0.00 |
| HDIOB_S          |    0 |     0 |        48 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |        24 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |       192 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |       192 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        72 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        64 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       416 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        64 |  0.00 |
| RIU_OR           |    0 |     0 |        32 |  0.00 |
| HS_ADC           |    0 |     0 |         4 |  0.00 |
| HS_DAC           |    0 |     0 |         4 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    5 |     0 |       696 |  0.72 |
|   BUFGCE             |    3 |     0 |       216 |  1.39 |
|   BUFGCE_DIV         |    0 |     0 |        32 |  0.00 |
|   BUFG_GT            |    1 |     0 |       312 |  0.32 |
|   BUFG_PS            |    1 |     0 |        72 |  1.39 |
|   BUFGCTRL*          |    0 |     0 |        64 |  0.00 |
| PLL                  |    0 |     0 |        16 |  0.00 |
| MMCM                 |    0 |     0 |         8 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+--------+
|    Site Type    | Used | Fixed | Available |  Util% |
+-----------------+------+-------+-----------+--------+
| CMACE4          |    0 |     0 |         2 |   0.00 |
| GTYE4_CHANNEL   |    0 |     0 |        16 |   0.00 |
| GTYE4_COMMON    |    0 |     0 |         4 |   0.00 |
| HSADC           |    4 |     4 |         4 | 100.00 |
| HSDAC           |    4 |     4 |         4 | 100.00 |
| ILKNE4          |    0 |     0 |         1 |   0.00 |
| OBUFDS_GTE4     |    0 |     0 |         8 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |         8 |   0.00 |
| PCIE40E4        |    0 |     0 |         2 |   0.00 |
| PS8             |    1 |     0 |         1 | 100.00 |
| SYSMONE4        |    0 |     0 |         1 |   0.00 |
+-----------------+------+-------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    1 |     0 |         4 | 25.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+--------------+-------+---------------------+
|   Ref Name   |  Used | Functional Category |
+--------------+-------+---------------------+
| FDRE         | 33880 |            Register |
| LUT6         | 13174 |                 CLB |
| LUT5         |  9192 |                 CLB |
| FDCE         |  8137 |            Register |
| LUT3         |  6918 |                 CLB |
| LUT4         |  4971 |                 CLB |
| LUT2         |  4801 |                 CLB |
| SRL16E       |  3446 |                 CLB |
| RAMD32       |  1852 |                 CLB |
| LUT1         |  1543 |                 CLB |
| FDSE         |   819 |            Register |
| CARRY8       |   395 |                 CLB |
| SRLC32E      |   369 |                 CLB |
| RAMB36E2     |   325 |           Block Ram |
| RAMS32       |   264 |                 CLB |
| MUXF7        |   206 |                 CLB |
| FDPE         |   163 |            Register |
| LDCE         |    37 |            Register |
| MUXF8        |    30 |                 CLB |
| RAMB18E2     |    17 |           Block Ram |
| SRLC16E      |     4 |                 CLB |
| HSDAC        |     4 |            Advanced |
| HSADC        |     4 |            Advanced |
| BUFGCE       |     3 |               Clock |
| PS8          |     1 |            Advanced |
| BUFG_PS      |     1 |               Clock |
| BUFG_GT_SYNC |     1 |               Clock |
| BUFG_GT      |     1 |               Clock |
| BSCANE2      |     1 |       Configuration |
+--------------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+-------------------------------------+------+
|               Ref Name              | Used |
+-------------------------------------+------+
| top_level_zynq_ultra_ps_e_0_0       |    1 |
| top_level_xbar_0                    |    1 |
| top_level_usp_rf_data_converter_0_0 |    1 |
| top_level_system_ila_1_0            |    1 |
| top_level_system_ila_0_0            |    1 |
| top_level_rst_ps8_0_100M_1          |    1 |
| top_level_rst_ps8_0_100M_0          |    1 |
| top_level_rfsoc_pl_ctrl_verilo_0_0  |    1 |
| top_level_gpio_buffer_0_0           |    1 |
| top_level_axis_data_fifo_1_1        |    1 |
| top_level_axis_data_fifo_1_0        |    1 |
| top_level_axis_data_fifo_0_0        |    1 |
| top_level_axi_smc_0                 |    1 |
| top_level_axi_gpio_0_0              |    1 |
| top_level_axi_dma_0_0               |    1 |
| top_level_auto_pc_0                 |    1 |
| top_level_auto_ds_0                 |    1 |
| dbg_hub                             |    1 |
+-------------------------------------+------+


