# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../prac4.srcs/sources_1/new/output_hold_mealy.vhd" \
"../../../../prac4.srcs/sim_1/new/test_output_hold_mealy.vhd" \

# Do not sort compile order
nosort
