Created 2023-10-05 11:14:25.937698

----------------------------------------------
  RUN OPTIONS:
----------------------------------------------

  Transistor sizing: on
  Optimization type: global
  Number of top combos to re-ERF: 1
  Area optimization weight: 1
  Delay optimization weight: 1
  Maximum number of sizing iterations: 6


-------------------------------------------------
  ARCHITECTURE PARAMETERS:
-------------------------------------------------

  Number of BLEs per cluster (N): 10
  LUT size (K): 6
  LUT fracturability level: 1
  Number of adder bits per ALM: 2
  Channel width (W): 320
  Wire segment length (L): 4
  Number of cluster inputs (I): 40
  Number of BLE outputs to general routing (Or): 2
  Number of BLE outputs to local routing (Ofb): 2
  Total number of cluster outputs (N*Or): 20
  Switch block flexibility (Fs): 3
  Cluster input flexibility (Fcin): 0.2
  Cluster output flexibility (Fcout): 0.025
  Local MUX population (Fclocal): 0.5
  LUT input for register selection MUX (Rsel): c
  LUT input(s) for register feedback MUX(es) (Rfb): c

-------------------------------------------------
  PROCESS TECHNOLOGY PARAMETERS:
-------------------------------------------------

  transistor_type = finfet
  switch_type = pass_transistor
  vdd = 0.7
  vsram = 0.8
  vsram_n = 0.0
  gate_length = 20
  min_tran_width = 7
  min_width_tran_area = 13122
  sram_cell_area = 6.0
  model_path = /autofs/fs1.ece/fs1.eecg.vaughn/morestep/rad_gen/COFFE/spice_models/7nm_TT_160803.l
  model_library = 7NM_FINFET_HP
  metal = [(0.1312, 0.00023), (0.0153, 0.00023)]


|------------------------------------------------------------------------------|
|   FPGA Implementation Details                                                |
|------------------------------------------------------------------------------|

  SWITCH BLOCK DETAILS:
  Style: two-level MUX
  Required MUX size: 10:1
  Implemented MUX size: 12:1
  Level 1 size = 4
  Level 2 size = 3
  Number of unused inputs = 2
  Number of MUXes per tile: 160
  Number of SRAM cells per MUX: 7

  CONNECTION BLOCK DETAILS:
  Style: two-level MUX
  Required MUX size: 64:1
  Implemented MUX size: 64:1
  Level 1 size = 8
  Level 2 size = 8
  Number of unused inputs = 0
  Number of MUXes per tile: 40
  Number of SRAM cells per MUX: 16

  LOCAL MUX DETAILS:
  Style: two-level MUX
  Required MUX size: 30:1
  Implemented MUX size: 30:1
  Level 1 size = 6
  Level 2 size = 5
  Number of unused inputs = 0
  Number of MUXes per tile: 60
  Number of SRAM cells per MUX: 11

  LUT DETAILS:
  Style: Fully encoded MUX tree
  Size: 6-LUT
  Internal buffering: 2-stage buffer betweens levels 3 and 4
  Isolation inverters between SRAM and LUT inputs

  LUT INPUT DRIVER DETAILS:
  LUT input a type: default
  LUT input b type: default
  LUT input c type: reg_fb_rsel
  LUT input d type: default
  LUT input e type: default
  LUT input f type: default

  CLUSTER OUTPUT LOAD DETAILS:
  Total number of SB inputs connected to cluster output: 8
  Number of 'on' SB MUXes (assumed): 1
  Number of 'partial' SB MUXes: 1
  Number of 'off' SB MUXes: 6

  ROUTING WIRE LOAD DETAILS:
  Number of SB inputs connected to routing wire = 9
  Wire: SB (on = 1, partial = 1, off = 7)
  Number of CB inputs connected to routing wire = 16
  Wire: CB (on = 1, partial = 1, off = 14)
  Tile 1: SB (on = 1, partial = 1, off = 1); CB (on = 1, partial = 1, off = 2)
  Tile 2: SB (on = 0, partial = 0, off = 2); CB (on = 0, partial = 0, off = 4)
  Tile 3: SB (on = 0, partial = 0, off = 2); CB (on = 0, partial = 0, off = 4)
  Tile 4: SB (on = 0, partial = 0, off = 2); CB (on = 0, partial = 0, off = 4)

  DETAILS OF HARD BLOCK: alu_ver
  Localmux:
  Style: two-level MUX
  Required MUX size: 26:1
  Implemented MUX size: 30:1
  Level 1 size = 6
  Level 2 size = 5
  Number of unused inputs = 4
  Number of MUXes per tile: 52
  Number of SRAM cells per MUX: 11

|------------------------------------------------------------------------------|


|--------------------------------------------------------------------------------------------------|
|    Area and Delay Report                                                                         |
|--------------------------------------------------------------------------------------------------|

  SUBCIRCUIT AREA, DELAY & POWER
  ------------------------------
  Subcircuit                     Area (um^2)  Delay (ps)   tfall (ps)   trise (ps)   Power at 250MHz (uW)  
  sb_mux                         0.647        93.26        92.8         93.26        10.55                 
  sb_mux(with_sram)              1.198        93.26        92.8         93.26        10.55                 
  cb_mux                         1.422        53.5         52.96        53.5         1.562
  cb_mux(with_sram)              2.682        53.5         52.96        53.5         1.562
  local_mux                      0.683        32.12        31.6         32.12        0.5771999999999999
  local_mux(with_sram)           1.549        32.12        31.6         32.12        0.5771999999999999
  local_ble_output(with_sram)    0.268        67.16        67.16        61.69        1.328
  general_ble_output(with_sram)  0.268        15.87        15.48        15.87        0.7646
  ff                             0.505        n/a          n/a          n/a          n/a
  lut(with_sram)                 11.555       61.92        61.43        61.92        n/a                   
  lut_a                          n/a          79.74        79.74        73.09        1.6580000000000001    
  lut_a_driver                   0.147        7.389        7.317        7.389        1.218                 
  lut_a_driver_not               0.211        8.908        8.863        8.908        1.0970000000000002    
  lut_b                          n/a          77.41        77.41        70.52        1.456                 
  lut_b_driver                   0.121        6.93         6.661        6.93         0.9837                
  lut_b_driver_not               0.203        7.974        7.484        7.974        0.8277000000000001    
  lut_c                          n/a          72.23        72.23        64.61        1.548                 
  lut_c_driver                   0.386        16.4         16.28        16.4         1.77                  
  lut_c_driver_not               0.129        20.21        20.21        20.18        0.4358                
  lut_d                          n/a          41.66        40.33        41.66        1.106                 
  lut_d_driver                   0.082        7.794        7.311        7.794        0.6757000000000001    
  lut_d_driver_not               0.116        10.99        10.05        10.99        0.7250000000000001    
  lut_e                          n/a          37.96        36.58        37.96        0.9304000000000001    
  lut_e_driver                   0.065        7.464        6.941        7.464        0.45890000000000003   
  lut_e_driver_not               0.104        10.71        9.622        10.71        0.4504                
  lut_f                          n/a          21.2         21.13        21.2         0.4504                
  lut_f_driver                   0.082        6.521        6.222        6.521        0.4559                
  lut_f_driver_not               0.111        10.95        9.895        10.95        0.5523                
  carry_chain                    0.367        11.9         11.83        11.9         n/a                   
  carry_chain_perf               0.041        23.35        21.7         23.35        n/a                   
  carry_chain_mux                0.49         23.52        23.52        22.3         n/a                   
  carry_chain_inter              0.142        14.65        14.52        14.65        n/a                   
  total_carry_chain_area         18.507       n/a          n/a          n/a          n/a                   
  xcarry_chain_and               0.126        19.97        18.5         19.97        n/a                   
  xcarry_chain_mux               0.179        40.78        40.4         40.78        n/a                   
  alu_ver_mux                    1.371        59.86        59.86        51.09        0.5953                


  General routing metal pitch  = 80.0 nm
  General routing metal layers  = 1
  Tile width  = 23757.136 nm
  Tile height = 22793.735 nm
  Width/Height needed by general routing metal = 25680.0 nm
  Tile area is LIMITED by metal!
  Tile area (Active) = 564.402 um^2
  Tile area (Metal) = 659.462 um^2
  
  TILE AREA CONTRIBUTIONS
  -----------------------
  Block             Total Area (um^2)   Fraction of total tile area
  Tile              659.462             100%
  LUT               133.129             20.188%
  FF                5.045               0.765%
  BLE output        10.73               1.627%
  Local mux         92.938              14.093%
  Connection block  107.288             16.269%
  Switch block      191.72              29.072%
  Non-active        95.061              14.415%

  HARDBLOCK INFORMATION
  ---------------------
  Name: alu_ver
  Core area: 130.14228
  Local mux area: 26.251240610617295
  Local mux area with sram: 71.28594461061729
  Total area: 201.4282246106173

  VPR DELAYS
  ----------
  Path                                            Delay (ps)           
  Tdel (routing switch)                           9.326e-11
  T_ipin_cblock (connection block mux)            5.35e-11
  CLB input -> BLE input (local CLB routing)      3.212e-11
  LUT output -> BLE input (local feedback)        6.716e-11
  LUT output -> CLB output (logic block output)   1.587e-11
  lut_a                                           8.864800000000001e-11
  lut_b                                           8.538399999999999e-11
  lut_c                                           9.244e-11
  lut_d                                           5.265e-11
  lut_e                                           4.867e-11
  lut_f                                           3.215e-11

  VPR AREAS
  ----------
  grid_logic_tile_area                            20225.12546030293
  ipin_mux_trans_size (connection block mux)      1.3241498402818777
  mux_trans_size (routing switch)                 1.8342
  buf_size (routing switch)                       21.129501203464006

  SUMMARY
  -------
  Tile Area                            659.46 um^2
  Representative Critical Path Delay   69.62 ps
  Cost (area^1 x delay^1)              0.04591

|--------------------------------------------------------------------------------------------------|

Number of HSPICE simulations performed: 372805
Total time elapsed: 21 hours 52 minutes 20 seconds


