// Seed: 2511769695
module module_0 (
    input tri0 id_0
    , id_8,
    input wire id_1,
    input wand id_2,
    input wand id_3,
    output tri0 id_4,
    input tri0 id_5,
    input supply1 id_6
);
  wire id_9;
  supply0 id_10;
  assign id_10 = id_1;
  uwire id_11, id_12, id_13 = id_8, id_14, id_15, id_16;
  wire id_17;
  wire id_18;
  wire id_19;
  assign module_1.type_22 = 0;
  always #id_20 id_16 = id_10;
endmodule
module module_1 (
    output tri0 id_0,
    input supply0 id_1,
    input tri1 id_2,
    input wire id_3,
    input wire id_4,
    input wire id_5,
    output wire id_6,
    input tri0 id_7,
    input wand id_8,
    inout uwire id_9,
    output tri0 id_10,
    input wor id_11,
    output supply1 id_12,
    output logic id_13,
    input wire id_14,
    input wor id_15,
    input supply0 id_16,
    input supply0 id_17
);
  always id_13 <= 1'd0;
  module_0 modCall_1 (
      id_4,
      id_16,
      id_17,
      id_2,
      id_9,
      id_3,
      id_4
  );
endmodule
