<stg><name>slot_boundary_timing</name>


<trans_list>

<trans id="43" from="1" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="44" from="1" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
<literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="45" from="1" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
<literal name="icmp_ln153" val="0"/>
<literal name="icmp_ln163" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="46" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
<literal name="icmp_ln153" val="0"/>
<literal name="icmp_ln163" val="0"/>
<literal name="icmp_ln179" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="47" from="1" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
<literal name="icmp_ln153" val="0"/>
<literal name="icmp_ln163" val="0"/>
<literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="49" from="2" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="51" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="sifs_timeout_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="52" from="3" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="sifs_timeout_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="53" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="55" from="6" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="57" from="7" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="sifs_timeout" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="58" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="sifs_timeout" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="59" from="8" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i2 %timing_mode) nounwind, !map !45

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i1* %idle_waiting) nounwind, !map !51

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i1* %medium_state) nounwind, !map !57

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecTopModule([21 x i8]* @slot_boundary_timing_1) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:4  %timing_mode_read = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %timing_mode) nounwind

]]></Node>
<StgValue><ssdm name="timing_mode_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:5  %icmp_ln137 = icmp eq i2 %timing_mode_read, 0

]]></Node>
<StgValue><ssdm name="icmp_ln137"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln137, label %1, label %3

]]></Node>
<StgValue><ssdm name="br_ln137"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0  %icmp_ln153 = icmp eq i2 %timing_mode_read, 1

]]></Node>
<StgValue><ssdm name="icmp_ln153"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln153, label %4, label %5

]]></Node>
<StgValue><ssdm name="br_ln153"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
<literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0  %icmp_ln163 = icmp eq i2 %timing_mode_read, -2

]]></Node>
<StgValue><ssdm name="icmp_ln163"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
<literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln163, label %6, label %8

]]></Node>
<StgValue><ssdm name="br_ln163"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
<literal name="icmp_ln153" val="0"/>
<literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0  %icmp_ln179 = icmp eq i2 %timing_mode_read, -1

]]></Node>
<StgValue><ssdm name="icmp_ln179"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
<literal name="icmp_ln153" val="0"/>
<literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln179, label %9, label %mergeST

]]></Node>
<StgValue><ssdm name="br_ln179"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
<literal name="icmp_ln153" val="0"/>
<literal name="icmp_ln163" val="0"/>
<literal name="icmp_ln179" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:0  %idle_timeout_3 = call fastcc i1 @start_timer(i1 true, i1* %medium_state)

]]></Node>
<StgValue><ssdm name="idle_timeout_3"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
<literal name="icmp_ln153" val="0"/>
<literal name="icmp_ln163" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:0  %sifs_timeout_1 = call fastcc i1 @start_timer(i1 false, i1* %medium_state)

]]></Node>
<StgValue><ssdm name="sifs_timeout_1"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
<literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:0  %idle_timeout_1 = call fastcc i1 @start_timer(i1 true, i1* %medium_state)

]]></Node>
<StgValue><ssdm name="idle_timeout_1"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:0  %sifs_timeout = call fastcc i1 @start_timer(i1 false, i1* %medium_state)

]]></Node>
<StgValue><ssdm name="sifs_timeout"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="26" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:0  %idle_timeout_3 = call fastcc i1 @start_timer(i1 true, i1* %medium_state)

]]></Node>
<StgValue><ssdm name="idle_timeout_3"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %mergeST

]]></Node>
<StgValue><ssdm name="br_ln182"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="28" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:0  %sifs_timeout_1 = call fastcc i1 @start_timer(i1 false, i1* %medium_state)

]]></Node>
<StgValue><ssdm name="sifs_timeout_1"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %sifs_timeout_1, label %7, label %mergeST

]]></Node>
<StgValue><ssdm name="br_ln167"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="30" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
:0  %idle_timeout_2 = call fastcc i1 @start_timer(i1 true, i1* %medium_state)

]]></Node>
<StgValue><ssdm name="idle_timeout_2"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="31" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
<literal name="icmp_ln153" val="0"/>
<literal name="icmp_ln163" val="1"/>
<literal name="sifs_timeout_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
:0  %idle_timeout_2 = call fastcc i1 @start_timer(i1 true, i1* %medium_state)

]]></Node>
<StgValue><ssdm name="idle_timeout_2"/></StgValue>
</operation>

<operation id="32" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
<literal name="icmp_ln153" val="0"/>
<literal name="icmp_ln163" val="1"/>
<literal name="sifs_timeout_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %mergeST

]]></Node>
<StgValue><ssdm name="br_ln169"/></StgValue>
</operation>

<operation id="33" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="1"/>
<literal name="sifs_timeout" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
:0  %idle_timeout = call fastcc i1 @start_timer(i1 true, i1* %medium_state)

]]></Node>
<StgValue><ssdm name="idle_timeout"/></StgValue>
</operation>

<operation id="34" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="1"/>
<literal name="sifs_timeout" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %mergeST

]]></Node>
<StgValue><ssdm name="br_ln143"/></StgValue>
</operation>

<operation id="35" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0">
<![CDATA[
mergeST:0  %idle_waiting_new_0 = phi i1 [ false, %1 ], [ false, %6 ], [ false, %8 ], [ %idle_timeout, %2 ], [ %idle_timeout_1, %4 ], [ %idle_timeout_2, %7 ], [ %idle_timeout_3, %9 ]

]]></Node>
<StgValue><ssdm name="idle_waiting_new_0"/></StgValue>
</operation>

<operation id="36" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
mergeST:1  call void @_ssdm_op_Write.ap_auto.i1P(i1* %idle_waiting, i1 %idle_waiting_new_0) nounwind

]]></Node>
<StgValue><ssdm name="write_ln134"/></StgValue>
</operation>

<operation id="37" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0">
<![CDATA[
mergeST:2  ret void

]]></Node>
<StgValue><ssdm name="ret_ln190"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="38" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:0  %idle_timeout_1 = call fastcc i1 @start_timer(i1 true, i1* %medium_state)

]]></Node>
<StgValue><ssdm name="idle_timeout_1"/></StgValue>
</operation>

<operation id="39" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %mergeST

]]></Node>
<StgValue><ssdm name="br_ln156"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="40" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:0  %sifs_timeout = call fastcc i1 @start_timer(i1 false, i1* %medium_state)

]]></Node>
<StgValue><ssdm name="sifs_timeout"/></StgValue>
</operation>

<operation id="41" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %sifs_timeout, label %2, label %mergeST

]]></Node>
<StgValue><ssdm name="br_ln141"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="42" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
:0  %idle_timeout = call fastcc i1 @start_timer(i1 true, i1* %medium_state)

]]></Node>
<StgValue><ssdm name="idle_timeout"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
