# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Esercizio4.srcs/sources_1/new/shift_beh.vhd" \
"../../../../Esercizio4.srcs/sources_1/new/shitf_beh_tb.vhd" \

# Do not sort compile order
nosort
