// Seed: 4058333466
module module_0 (
    id_1
);
  input wire id_1;
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    output uwire id_0
    , id_8,
    output tri1  id_1,
    input  tri0  id_2,
    output tri1  id_3,
    input  wor   id_4,
    input  tri   id_5,
    output tri1  id_6
    , id_9
);
  assign id_3 = id_4;
  xor primCall (id_0, id_2, id_9, id_8, id_4, id_10, id_5);
  wire id_10;
  wire id_11;
  always
    if (1)
      if (id_4 & id_8)
        if (id_5) $display(id_9, 1'b0);
        else begin : LABEL_0
          id_0 = 1;
        end
  module_0 modCall_1 (id_11);
endmodule
