<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<HTML>
 <HEAD>
   <TITLE> [openocd-svn] Main OpenOCD repository branch, master,	updated. v0.4.0-902-g5d9b7cd
   </TITLE>
   <LINK REL="Index" HREF="http://lists.berlios.de/pipermail/openocd-svn/2011-June/index.html" >
   <LINK REL="made" HREF="mailto:openocd-svn%40lists.berlios.de?Subject=Re%3A%20%5Bopenocd-svn%5D%20Main%20OpenOCD%20repository%20branch%2C%20master%2C%0A%09updated.%20v0.4.0-902-g5d9b7cd&In-Reply-To=%3Cmailman.100.1331736155.7625.openocd-svn%40lists.berlios.de%3E">
   <META NAME="robots" CONTENT="index,nofollow">
   <style type="text/css">
       pre {
           white-space: pre-wrap;       /* css-2.1, curent FF, Opera, Safari */
           }
   </style>
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="002614.html">
   <LINK REL="Next"  HREF="002616.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>[openocd-svn] Main OpenOCD repository branch, master,	updated. v0.4.0-902-g5d9b7cd</H1>
    <B>&#216;yvind Harboe</B> 
    <A HREF="mailto:openocd-svn%40lists.berlios.de?Subject=Re%3A%20%5Bopenocd-svn%5D%20Main%20OpenOCD%20repository%20branch%2C%20master%2C%0A%09updated.%20v0.4.0-902-g5d9b7cd&In-Reply-To=%3Cmailman.100.1331736155.7625.openocd-svn%40lists.berlios.de%3E"
       TITLE="[openocd-svn] Main OpenOCD repository branch, master,	updated. v0.4.0-902-g5d9b7cd">gowinex at users.sourceforge.net
       </A><BR>
    <I>Sun Jun  5 22:46:48 CEST 2011</I>
    <P><UL>
        <LI>Previous message: <A HREF="002614.html">[openocd-svn] Main OpenOCD repository branch, master,	updated. v0.4.0-901-gc989de0
</A></li>
        <LI>Next message: <A HREF="002616.html">[openocd-svn] Main OpenOCD repository branch, master,	updated. v0.4.0-903-g1cfb228
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#2615">[ date ]</a>
              <a href="thread.html#2615">[ thread ]</a>
              <a href="subject.html#2615">[ subject ]</a>
              <a href="author.html#2615">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>This is an automated email from the git hooks/post-receive script. It was
generated because a ref change was pushed to the repository containing
the project &quot;Main OpenOCD repository&quot;.

The branch, master has been updated
       via  5d9b7cdd2b2a4759740e35b23aade517b8b3a548 (commit)
      from  c989de0cea1dafa22b0a089f2d68a80190f560e1 (commit)

Those revisions listed above that are new to this repository have
not appeared on any other notification email; so we list those
revisions in full, below.

- Log -----------------------------------------------------------------
commit 5d9b7cdd2b2a4759740e35b23aade517b8b3a548
Author: Stefan Mahr &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/openocd-svn">stefan.mahr at sphairon.com</A>&gt;
Date:   Fri Jun 3 11:10:34 2011 +0200

    mips: add nor flash write from memory block

diff --git a/src/flash/nor/cfi.c b/src/flash/nor/cfi.c
index 954dbc2..3f1fbab 100644
--- a/src/flash/nor/cfi.c
+++ b/src/flash/nor/cfi.c
@@ -31,6 +31,7 @@
 #include &lt;target/arm.h&gt;
 #include &lt;target/arm7_9_common.h&gt;
 #include &lt;target/armv7m.h&gt;
+#include &lt;target/mips32.h&gt;
 #include &lt;helper/binarybuffer.h&gt;
 #include &lt;target/algorithm.h&gt;
 
@@ -1278,6 +1279,12 @@ static int cfi_intel_write_block(struct flash_bank *bank, uint8_t *buffer,
 	uint32_t target_code_size;
 	int retval = ERROR_OK;
 
+	/*  todo:  if ( (!is_armv7m(target_to_armv7m(target)) &amp;&amp; (!is_arm(target_to_arm(target)) ) */
+	if (strncmp(target_type_name(target),&quot;mips_m4k&quot;,8) == 0)
+	{
+		LOG_ERROR(&quot;Your target has no flash block write support yet.&quot;);
+		return ERROR_TARGET_RESOURCE_NOT_AVAILABLE;
+	}
 
 	cfi_intel_clear_status_register(bank);
 
@@ -1454,6 +1461,234 @@ cleanup:
 	return retval;
 }
 
+static int cfi_spansion_write_block_mips(struct flash_bank *bank, uint8_t *buffer,
+		uint32_t address, uint32_t count)
+{
+	struct cfi_flash_bank *cfi_info = bank-&gt;driver_priv;
+	struct cfi_spansion_pri_ext *pri_ext = cfi_info-&gt;pri_ext;
+	struct target *target = bank-&gt;target;
+	struct reg_param reg_params[10];
+	struct mips32_algorithm mips32_info;
+	struct working_area *source;
+	uint32_t buffer_size = 32768;
+	uint32_t status;
+	int retval = ERROR_OK;
+
+	/* input parameters - */
+	/*	4  A0 = source address */
+	/*	5  A1 = destination address */
+	/*	6  A2 = number of writes */
+	/*	7  A3 = flash write command */
+	/*	8  T0 = constant to mask DQ7 bits (also used for Dq5 with shift) */
+	/* output parameters - */
+	/*	9  T1 = 0x80 ok 0x00 bad */
+	/* temp registers - */
+	/*	10 T2 = value read from flash to test status */
+	/*	11 T3 = holding register */
+	/* unlock registers - */
+	/*  12 T4 = unlock1_addr */
+	/*  13 T5 = unlock1_cmd */
+	/*  14 T6 = unlock2_addr */
+	/*  15 T7 = unlock2_cmd */
+
+	static const uint32_t mips_word_16_code[] = {
+															/* start:	*/
+		MIPS32_LHU(9,0,4),		/* lhu $t1, ($a0)		; out = &amp;saddr				*/
+		MIPS32_ADDI(4,4,2),		/* addi $a0, $a0, 2		; saddr += 2				*/
+		MIPS32_SH(13,0,12),		/* sh $t5, ($t4)		; *fl_unl_addr1 = fl_unl_cmd1		*/
+		MIPS32_SH(15,0,14),		/* sh $t7, ($t6)		; *fl_unl_addr2 = fl_unl_cmd2		*/
+		MIPS32_SH(7,0,12),		/* sh $a3, ($t4)		; *fl_unl_addr1 = fl_write_cmd		*/
+		MIPS32_SH(9,0,5),		/* sh $t1, ($a1)		; *daddr = out				*/
+		MIPS32_NOP,			/* nop									*/
+															/* busy:	*/
+		MIPS32_LHU(10,0,5),		/* lhu $t2, ($a1)		; temp1 = *daddr			*/
+		MIPS32_XOR(11,9,10),		/* xor $t3, $a0, $t2		; temp2 = out ^ temp1;			*/
+		MIPS32_AND(11,8,11),		/* and $t3, $t0, $t3		; temp2 = temp2 &amp; DQ7mask		*/
+		MIPS32_BNE(11,8, 13),		/* bne $t3, $t0, cont		; if (temp2 != DQ7mask) goto cont	*/
+		MIPS32_NOP,			/* nop									*/
+
+		MIPS32_SRL(10,8,2),		/* srl $t2,$t0,2		; temp1 = DQ7mask &gt;&gt; 2			*/
+		MIPS32_AND(11,10,11),		/* and $t3, $t2, $t3		; temp2 = temp2 &amp; temp1			*/
+		MIPS32_BNE(11,10, NEG16(8)),	/* bne $t3, $t2, busy		; if (temp2 != temp1) goto busy		*/
+		MIPS32_NOP,			/* nop									*/
+
+		MIPS32_LHU(10,0,5),		/* lhu $t2, ($a1)		; temp1 = *daddr			*/
+		MIPS32_XOR(11,9,10),		/* xor $t3, $a0, $t2		; temp2 = out ^ temp1;			*/
+		MIPS32_AND(11,8,11),		/* and $t3, $t0, $t3		; temp2 = temp2 &amp; DQ7mask		*/
+		MIPS32_BNE(11,8, 4),		/* bne $t3, $t0, cont		; if (temp2 != DQ7mask) goto cont	*/
+		MIPS32_NOP,			/* nop									*/
+
+		MIPS32_XOR(9,9,9),		/* xor $t1, $t1, $t1		; out = 0				*/
+		MIPS32_BEQ(9,0, 11),		/* beq $t1, $zero, done		; if (out == 0) goto done		*/
+		MIPS32_NOP,			/* nop									*/
+															/* cont:	*/
+		MIPS32_ADDI(6,6,NEG16(1)),	/* addi, $a2, $a2, -1		; numwrites--				*/
+		MIPS32_BNE(6,0, 5),		/* bne $a2, $zero, cont2	; if (numwrite != 0) goto cont2		*/
+		MIPS32_NOP,			/* nop									*/
+		
+		MIPS32_LUI(9,0),		/* lui $t1, 0								*/
+		MIPS32_ORI(9,9,0x80),		/* ori $t1, $t1, 0x80		; out = 0x80				*/
+
+		MIPS32_B(4),			/* b done			; goto done				*/
+		MIPS32_NOP,			/* nop									*/
+															/* cont2:	*/
+		MIPS32_ADDI(5,5,2),		/* addi $a0, $a0, 2		; daddr += 2				*/
+		MIPS32_B(NEG16(33)),		/* b start			; goto start				*/
+		MIPS32_NOP,			/* nop									*/
+															/* done:	*/
+		/*MIPS32_B(NEG16(1)),	*/	/* b done			; goto done				*/
+		MIPS32_SDBBP,			/* sdbbp			; break();				*/
+		/*MIPS32_B(NEG16(33)),	*/	/* b start			; goto start				*/
+		/* MIPS32_NOP, */
+	};
+
+	mips32_info.common_magic = MIPS32_COMMON_MAGIC;
+	mips32_info.isa_mode = MIPS32_ISA_MIPS32;
+
+	int target_code_size = 0;
+	const uint32_t *target_code_src = NULL;
+
+	switch (bank-&gt;bus_width)
+	{
+	case 2 :
+		/* Check for DQ5 support */
+		if( cfi_info-&gt;status_poll_mask &amp; (1 &lt;&lt; 5) )
+		{
+			target_code_src = mips_word_16_code;
+			target_code_size = sizeof(mips_word_16_code);
+		}
+		else
+		{
+			LOG_ERROR(&quot;Need DQ5 support&quot;);
+			return ERROR_TARGET_RESOURCE_NOT_AVAILABLE;
+			//target_code_src = mips_word_16_code_dq7only;
+			//target_code_size = sizeof(mips_word_16_code_dq7only);
+		}
+		break;
+	default:
+		LOG_ERROR(&quot;Unsupported bank buswidth %d, can't do block memory writes&quot;, bank-&gt;bus_width);
+		return ERROR_TARGET_RESOURCE_NOT_AVAILABLE;
+	}
+
+	/* flash write code */
+	if (!cfi_info-&gt;write_algorithm)
+	{
+		uint8_t *target_code;
+
+		/* convert bus-width dependent algorithm code to correct endiannes */
+		target_code = malloc(target_code_size);
+		if (target_code == NULL)
+		{
+			LOG_ERROR(&quot;Out of memory&quot;);
+			return ERROR_FAIL;
+		}
+		cfi_fix_code_endian(target, target_code, target_code_src, target_code_size / 4);
+
+		/* allocate working area */
+		retval = target_alloc_working_area(target, target_code_size,
+				&amp;cfi_info-&gt;write_algorithm);
+		if (retval != ERROR_OK)
+		{
+			free(target_code);
+			return retval;
+		}
+
+		/* write algorithm code to working area */
+		if ((retval = target_write_buffer(target, cfi_info-&gt;write_algorithm-&gt;address,
+				target_code_size, target_code)) != ERROR_OK)
+		{
+			free(target_code);
+			return retval;
+		}
+
+		free(target_code);
+	}
+	/* the following code still assumes target code is fixed 24*4 bytes */
+
+	while (target_alloc_working_area_try(target, buffer_size, &amp;source) != ERROR_OK)
+	{
+		buffer_size /= 2;
+		if (buffer_size &lt;= 256)
+		{
+			/* if we already allocated the writing code, but failed to get a
+			 * buffer, free the algorithm */
+			if (cfi_info-&gt;write_algorithm)
+				target_free_working_area(target, cfi_info-&gt;write_algorithm);
+
+			LOG_WARNING(&quot;not enough working area available, can't do block memory writes&quot;);
+			return ERROR_TARGET_RESOURCE_NOT_AVAILABLE;
+		}
+	};
+
+	init_reg_param(&amp;reg_params[0], &quot;a0&quot;, 32, PARAM_OUT);
+	init_reg_param(&amp;reg_params[1], &quot;a1&quot;, 32, PARAM_OUT);
+	init_reg_param(&amp;reg_params[2], &quot;a2&quot;, 32, PARAM_OUT);
+	init_reg_param(&amp;reg_params[3], &quot;a3&quot;, 32, PARAM_OUT);
+	init_reg_param(&amp;reg_params[4], &quot;t0&quot;, 32, PARAM_OUT);
+	init_reg_param(&amp;reg_params[5], &quot;t1&quot;, 32, PARAM_IN);
+	init_reg_param(&amp;reg_params[6], &quot;t4&quot;, 32, PARAM_OUT);
+	init_reg_param(&amp;reg_params[7], &quot;t5&quot;, 32, PARAM_OUT);
+	init_reg_param(&amp;reg_params[8], &quot;t6&quot;, 32, PARAM_OUT);
+	init_reg_param(&amp;reg_params[9], &quot;t7&quot;, 32, PARAM_OUT);
+
+	while (count &gt; 0)
+	{
+		uint32_t thisrun_count = (count &gt; buffer_size) ? buffer_size : count;
+
+		retval = target_write_buffer(target, source-&gt;address, thisrun_count, buffer);
+		if (retval != ERROR_OK)
+		{
+			break;
+		}
+
+		buf_set_u32(reg_params[0].value, 0, 32, source-&gt;address);
+		buf_set_u32(reg_params[1].value, 0, 32, address);
+		buf_set_u32(reg_params[2].value, 0, 32, thisrun_count / bank-&gt;bus_width);
+		buf_set_u32(reg_params[3].value, 0, 32, cfi_command_val(bank, 0xA0));
+		buf_set_u32(reg_params[4].value, 0, 32, cfi_command_val(bank, 0x80));
+		buf_set_u32(reg_params[6].value, 0, 32, flash_address(bank, 0, pri_ext-&gt;_unlock1));
+		buf_set_u32(reg_params[7].value, 0, 32, 0xaaaaaaaa);
+		buf_set_u32(reg_params[8].value, 0, 32, flash_address(bank, 0, pri_ext-&gt;_unlock2));
+		buf_set_u32(reg_params[9].value, 0, 32, 0x55555555);
+
+		retval = target_run_algorithm(target, 0, NULL, 10, reg_params,
+				cfi_info-&gt;write_algorithm-&gt;address,
+				cfi_info-&gt;write_algorithm-&gt;address + ((target_code_size) - 4),
+				10000, &amp;mips32_info);
+		if (retval != ERROR_OK)
+		{
+			break;
+		}
+
+		status = buf_get_u32(reg_params[5].value, 0, 32);
+		if (status != 0x80)
+		{
+			LOG_ERROR(&quot;flash write block failed status: 0x%&quot; PRIx32 , status);
+			retval = ERROR_FLASH_OPERATION_FAILED;
+			break;
+		}
+
+		buffer += thisrun_count;
+		address += thisrun_count;
+		count -= thisrun_count;
+	}
+
+	target_free_all_working_areas(target);
+
+	destroy_reg_param(&amp;reg_params[0]);
+	destroy_reg_param(&amp;reg_params[1]);
+	destroy_reg_param(&amp;reg_params[2]);
+	destroy_reg_param(&amp;reg_params[3]);
+	destroy_reg_param(&amp;reg_params[4]);
+	destroy_reg_param(&amp;reg_params[5]);
+	destroy_reg_param(&amp;reg_params[6]);
+	destroy_reg_param(&amp;reg_params[7]);
+	destroy_reg_param(&amp;reg_params[8]);
+	destroy_reg_param(&amp;reg_params[9]);
+
+	return retval;
+}
+
 static int cfi_spansion_write_block(struct flash_bank *bank, uint8_t *buffer,
 		uint32_t address, uint32_t count)
 {
@@ -1637,6 +1872,11 @@ static int cfi_spansion_write_block(struct flash_bank *bank, uint8_t *buffer,
 		0xeafffffe		/* b	8204 &lt;sp_8_done&gt;		*/
 	};
 
+	if (strncmp(target_type_name(target),&quot;mips_m4k&quot;,8) == 0)
+	{
+		return cfi_spansion_write_block_mips(bank,buffer,address,count);
+	}
+
 	if (is_armv7m(target_to_armv7m(target))) /* Cortex-M3 target */
 	{
 		armv4_5_info.common_magic = ARMV7M_COMMON_MAGIC;
diff --git a/src/target/mips32.h b/src/target/mips32.h
index 0d544a4..4f0f0ef 100644
--- a/src/target/mips32.h
+++ b/src/target/mips32.h
@@ -110,6 +110,8 @@ struct mips32_algorithm
 #define MIPS32_OP_SH	0x29
 #define MIPS32_OP_SW	0x2B
 #define MIPS32_OP_ORI	0x0D
+#define MIPS32_OP_XOR	0x26
+#define MIPS32_OP_SRL	0x03
 
 #define MIPS32_COP0_MF	0x00
 #define MIPS32_COP0_MT	0x04
@@ -135,10 +137,12 @@ struct mips32_algorithm
 #define MIPS32_MFHI(reg)			MIPS32_R_INST(0, 0, 0, reg, 0, MIPS32_OP_MFHI)
 #define MIPS32_MTLO(reg)			MIPS32_R_INST(0, reg, 0, 0, 0, MIPS32_OP_MTLO)
 #define MIPS32_MTHI(reg)			MIPS32_R_INST(0, reg, 0, 0, 0, MIPS32_OP_MTHI)
-#define MIPS32_ORI(src, tar, val)	MIPS32_I_INST(MIPS32_OP_ORI, src, tar, val)
+#define MIPS32_ORI(tar, src, val)	MIPS32_I_INST(MIPS32_OP_ORI, src, tar, val)
 #define MIPS32_SB(reg, off, base)	MIPS32_I_INST(MIPS32_OP_SB, base, reg, off)
 #define MIPS32_SH(reg, off, base)	MIPS32_I_INST(MIPS32_OP_SH, base, reg, off)
 #define MIPS32_SW(reg, off, base)	MIPS32_I_INST(MIPS32_OP_SW, base, reg, off)
+#define MIPS32_XOR(reg, val1, val2)	MIPS32_R_INST(0, val1, val2, reg, 0, MIPS32_OP_XOR)
+#define MIPS32_SRL(reg, src, off)	MIPS32_R_INST(0, 0, src, reg, off, MIPS32_OP_SRL)
 
 /* ejtag specific instructions */
 #define MIPS32_DRET					0x4200001F

-----------------------------------------------------------------------

Summary of changes:
 src/flash/nor/cfi.c |  240 +++++++++++++++++++++++++++++++++++++++++++++++++++
 src/target/mips32.h |    6 +-
 2 files changed, 245 insertions(+), 1 deletions(-)


hooks/post-receive
-- 
Main OpenOCD repository

</PRE>

<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="002614.html">[openocd-svn] Main OpenOCD repository branch, master,	updated. v0.4.0-901-gc989de0
</A></li>
	<LI>Next message: <A HREF="002616.html">[openocd-svn] Main OpenOCD repository branch, master,	updated. v0.4.0-903-g1cfb228
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#2615">[ date ]</a>
              <a href="thread.html#2615">[ thread ]</a>
              <a href="subject.html#2615">[ subject ]</a>
              <a href="author.html#2615">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="https://lists.berlios.de/mailman/listinfo/openocd-svn">More information about the openocd-svn
mailing list</a><br>
</body></html>
