[p PRO_MODE GLOBOPT AUTOSTATIC RSC14 RSC14E SPACEOPT ]
[d version 1.1 ]
[d edition pro ]
[d chip FT64F0AX ]
[d frameptr 6 ]
"62 D:\IDE3.0.3_6C03\data\sources\common\float.c
[v ___ftpack __ftpack `(f  1 e 3 0 ]
"86 D:\IDE3.0.3_6C03\data\sources\common\ftadd.c
[v ___ftadd __ftadd `(f  1 e 3 0 ]
"40 D:\FMD demo 11-11总修改\C\FT64F0Ax\TEST_FT64F0AX_SPI\TEST_FT64F0AX_SPI.C
[v _POWER_INITIAL POWER_INITIAL `(v  1 e 1 0 ]
"78
[v _SPI_INITIAL SPI_INITIAL `(v  1 e 1 0 ]
"98
[v _SPI_RW SPI_RW `(uc  1 e 1 0 ]
"112
[v _WriteEnable WriteEnable `(v  1 e 1 0 ]
"122
[v _WriteDisable WriteDisable `(v  1 e 1 0 ]
"134
[v _SPI_ReadStatus SPI_ReadStatus `(uc  1 e 1 0 ]
"162
[v _SPI_Read SPI_Read `(uc  1 e 1 0 ]
"179
[v _SPI_Write SPI_Write `(v  1 e 1 0 ]
"199
[v _main main `(v  1 e 1 0 ]
"99 D:\IDE3.0.3_6C03\data\include\FT64F0AX.h
[v _INTCON INTCON `VEuc  1 e 1 @11 ]
"125
[v _PORTA PORTA `VEuc  1 e 1 @12 ]
"170
[v _PORTB PORTB `VEuc  1 e 1 @13 ]
"215
[v _PORTC PORTC `VEuc  1 e 1 @14 ]
"255
[v _SPIDATA SPIDATA `VEuc  1 e 1 @21 ]
"260
[v _SPICTRL SPICTRL `VEuc  1 e 1 @22 ]
"262
[v _SPIEN SPIEN `VEb  1 e 0 @176 ]
"264
[v _NSSM0 NSSM0 `VEb  1 e 0 @178 ]
"292
[v _SPICFG SPICFG `VEuc  1 e 1 @23 ]
"294
[v _RXBMT RXBMT `VEb  1 e 0 @184 ]
"317
[v _SPISCR SPISCR `VEuc  1 e 1 @24 ]
"324
[v _SPIRXCRC SPIRXCRC `VEuc  1 e 1 @26 ]
"327
[v _SPITXCRC SPITXCRC `VEuc  1 e 1 @27 ]
"331
[v _SPIIER SPIIER `VEuc  1 e 1 @28 ]
"349
[v _SPICTRL2 SPICTRL2 `VEuc  1 e 1 @29 ]
"375
[v _SPISTAT SPISTAT `VEuc  1 e 1 @30 ]
"381
[v _SBUSY SBUSY `VEb  1 e 0 @244 ]
"408
[v _TRISA TRISA `VEuc  1 e 1 @140 ]
"435
[v _TRISB TRISB `VEuc  1 e 1 @141 ]
"462
[v _TRISC TRISC `VEuc  1 e 1 @142 ]
"622
[v _OSCCON OSCCON `VEuc  1 e 1 @153 ]
"653
[v _PCKEN PCKEN `VEuc  1 e 1 @154 ]
"972
[v _PSRC0 PSRC0 `VEuc  1 e 1 @282 ]
"977
[v _PSRC1 PSRC1 `VEuc  1 e 1 @283 ]
"982
[v _PSRC2 PSRC2 `VEuc  1 e 1 @284 ]
"1021
[v _WPUA WPUA `VEuc  1 e 1 @396 ]
"1025
[v _WPUB WPUB `VEuc  1 e 1 @397 ]
"1029
[v _WPUC WPUC `VEuc  1 e 1 @398 ]
"1136
[v _ANSELA ANSELA `VEuc  1 e 1 @407 ]
"1174
[v _PSINK0 PSINK0 `VEuc  1 e 1 @410 ]
"1178
[v _PSINK1 PSINK1 `VEuc  1 e 1 @411 ]
"1181
[v _PSINK2 PSINK2 `VEuc  1 e 1 @412 ]
"1217
[v _WPDA WPDA `VEuc  1 e 1 @524 ]
"1244
[v _WPDB WPDB `VEuc  1 e 1 @525 ]
"1270
[v _WPDC WPDC `VEuc  1 e 1 @526 ]
"32 D:\FMD demo 11-11总修改\C\FT64F0Ax\TEST_FT64F0AX_SPI\TEST_FT64F0AX_SPI.C
[v _SPIReadData SPIReadData `VEuc  1 e 1 0 ]
"33
[v _SPIReadData1 SPIReadData1 `VEuc  1 e 1 0 ]
"199
[v _main main `(v  1 e 1 0 ]
{
"217
} 0
"179
[v _SPI_Write SPI_Write `(v  1 e 1 0 ]
{
[v SPI_Write@addr addr `ui  1 p 2 3 ]
[v SPI_Write@dat dat `uc  1 p 1 5 ]
"192
} 0
"112
[v _WriteEnable WriteEnable `(v  1 e 1 0 ]
{
"117
} 0
"122
[v _WriteDisable WriteDisable `(v  1 e 1 0 ]
{
"127
} 0
"162
[v _SPI_Read SPI_Read `(uc  1 e 1 0 ]
{
"164
[v SPI_Read@spidata spidata `uc  1 a 1 5 ]
"162
[v SPI_Read@addr addr `ui  1 p 2 3 ]
"173
} 0
"134
[v _SPI_ReadStatus SPI_ReadStatus `(uc  1 e 1 0 ]
{
"136
[v SPI_ReadStatus@status status `uc  1 a 1 2 ]
"142
} 0
"98
[v _SPI_RW SPI_RW `(uc  1 e 1 0 ]
{
[v SPI_RW@data data `uc  1 a 1 wreg ]
"100
[v SPI_RW@spiData spiData `uc  1 a 1 1 ]
"98
[v SPI_RW@data data `uc  1 a 1 wreg ]
[v SPI_RW@data data `uc  1 a 1 0 ]
"107
} 0
"78
[v _SPI_INITIAL SPI_INITIAL `(v  1 e 1 0 ]
{
"91
} 0
"40
[v _POWER_INITIAL POWER_INITIAL `(v  1 e 1 0 ]
{
"71
} 0
