<?xml version="1.0" encoding="UTF-8"?>
<!-- IMPORTANT: This is an internal file that has been generated
     by the Xilinx ISE software.  Any direct editing or
     changes made to this file may result in unpredictable
     behavior or data corruption.  It is strongly advised that
     users do not edit the contents of this file. -->
<messages>
<msg type="info" file="LIT" num="243" delta="old" >Logical network <arg fmt="%s" index="1">mem_ctrl_m0/ddr3_m0/memc3_infrastructure_inst/rst0_sync_r&lt;24&gt;</arg> has no load.
</msg>

<msg type="info" file="LIT" num="395" delta="old" >The above <arg fmt="%s" index="1">info</arg> message is repeated <arg fmt="%d" index="2">58</arg> more times for the following (max. 5 shown):
<arg fmt="%s" index="3">N461,
N465,
icon_control0&lt;35&gt;,
icon_control0&lt;34&gt;,
icon_control0&lt;33&gt;</arg>
To see the details of these <arg fmt="%s" index="4">info</arg> messages, please use the -detail switch.
</msg>

<msg type="info" file="MapLib" num="562" delta="old" >No environment variables are currently set.
</msg>

<msg type="info" file="Pack" num="1716" delta="old" >Initializing temperature to <arg fmt="%0.3f" index="1">85.000</arg> Celsius. (default - Range: <arg fmt="%0.3f" index="2">0.000</arg> to <arg fmt="%0.3f" index="3">85.000</arg> Celsius)
</msg>

<msg type="info" file="Pack" num="1720" delta="old" >Initializing voltage to <arg fmt="%0.3f" index="1">1.140</arg> Volts. (default - Range: <arg fmt="%0.3f" index="2">1.140</arg> to <arg fmt="%0.3f" index="3">1.260</arg> Volts)
</msg>

<msg type="warning" file="Timing" num="3175" delta="old" ><arg fmt="%s" index="1">e_gtxc</arg> does not clock data <arg fmt="%s" index="2">to</arg> <arg fmt="%s" index="3">e_txd&lt;7&gt;</arg></msg>

<msg type="warning" file="Timing" num="3225" delta="old" >Timing constraint <arg fmt="%s" index="1">COMP &quot;e_txd&lt;7&gt;&quot; OFFSET = OUT 1 ns BEFORE COMP &quot;e_gtxc&quot;</arg> ignored during timing analysis</msg>

<msg type="warning" file="Timing" num="3175" delta="old" ><arg fmt="%s" index="1">e_gtxc</arg> does not clock data <arg fmt="%s" index="2">to</arg> <arg fmt="%s" index="3">e_txd&lt;6&gt;</arg></msg>

<msg type="warning" file="Timing" num="3225" delta="old" >Timing constraint <arg fmt="%s" index="1">COMP &quot;e_txd&lt;6&gt;&quot; OFFSET = OUT 1 ns BEFORE COMP &quot;e_gtxc&quot;</arg> ignored during timing analysis</msg>

<msg type="warning" file="Timing" num="3175" delta="old" ><arg fmt="%s" index="1">e_gtxc</arg> does not clock data <arg fmt="%s" index="2">to</arg> <arg fmt="%s" index="3">e_txd&lt;5&gt;</arg></msg>

<msg type="warning" file="Timing" num="3225" delta="old" >Timing constraint <arg fmt="%s" index="1">COMP &quot;e_txd&lt;5&gt;&quot; OFFSET = OUT 1 ns BEFORE COMP &quot;e_gtxc&quot;</arg> ignored during timing analysis</msg>

<msg type="warning" file="Timing" num="3175" delta="old" ><arg fmt="%s" index="1">e_gtxc</arg> does not clock data <arg fmt="%s" index="2">to</arg> <arg fmt="%s" index="3">e_txd&lt;4&gt;</arg></msg>

<msg type="warning" file="Timing" num="3225" delta="old" >Timing constraint <arg fmt="%s" index="1">COMP &quot;e_txd&lt;4&gt;&quot; OFFSET = OUT 1 ns BEFORE COMP &quot;e_gtxc&quot;</arg> ignored during timing analysis</msg>

<msg type="warning" file="Timing" num="3175" delta="old" ><arg fmt="%s" index="1">e_gtxc</arg> does not clock data <arg fmt="%s" index="2">to</arg> <arg fmt="%s" index="3">e_txd&lt;3&gt;</arg></msg>

<msg type="warning" file="Timing" num="3225" delta="old" >Timing constraint <arg fmt="%s" index="1">COMP &quot;e_txd&lt;3&gt;&quot; OFFSET = OUT 1 ns BEFORE COMP &quot;e_gtxc&quot;</arg> ignored during timing analysis</msg>

<msg type="warning" file="Timing" num="3175" delta="old" ><arg fmt="%s" index="1">e_gtxc</arg> does not clock data <arg fmt="%s" index="2">to</arg> <arg fmt="%s" index="3">e_txd&lt;2&gt;</arg></msg>

<msg type="warning" file="Timing" num="3225" delta="old" >Timing constraint <arg fmt="%s" index="1">COMP &quot;e_txd&lt;2&gt;&quot; OFFSET = OUT 1 ns BEFORE COMP &quot;e_gtxc&quot;</arg> ignored during timing analysis</msg>

<msg type="warning" file="Timing" num="3175" delta="old" ><arg fmt="%s" index="1">e_gtxc</arg> does not clock data <arg fmt="%s" index="2">to</arg> <arg fmt="%s" index="3">e_txd&lt;1&gt;</arg></msg>

<msg type="warning" file="Timing" num="3225" delta="old" >Timing constraint <arg fmt="%s" index="1">COMP &quot;e_txd&lt;1&gt;&quot; OFFSET = OUT 1 ns BEFORE COMP &quot;e_gtxc&quot;</arg> ignored during timing analysis</msg>

<msg type="warning" file="Timing" num="3175" delta="old" ><arg fmt="%s" index="1">e_gtxc</arg> does not clock data <arg fmt="%s" index="2">to</arg> <arg fmt="%s" index="3">e_txd&lt;0&gt;</arg></msg>

<msg type="warning" file="Timing" num="3225" delta="old" >Timing constraint <arg fmt="%s" index="1">COMP &quot;e_txd&lt;0&gt;&quot; OFFSET = OUT 1 ns BEFORE COMP &quot;e_gtxc&quot;</arg> ignored during timing analysis</msg>

<msg type="warning" file="Timing" num="3175" delta="old" ><arg fmt="%s" index="1">e_gtxc</arg> does not clock data <arg fmt="%s" index="2">to</arg> <arg fmt="%s" index="3">e_txen</arg></msg>

<msg type="warning" file="Timing" num="3225" delta="old" >Timing constraint <arg fmt="%s" index="1">COMP &quot;e_txen&quot; OFFSET = OUT 1 ns BEFORE COMP &quot;e_gtxc&quot;</arg> ignored during timing analysis</msg>

<msg type="warning" file="Timing" num="3175" delta="old" ><arg fmt="%s" index="1">e_gtxc</arg> does not clock data <arg fmt="%s" index="2">to</arg> <arg fmt="%s" index="3">e_txer</arg></msg>

<msg type="warning" file="Timing" num="3225" delta="old" >Timing constraint <arg fmt="%s" index="1">COMP &quot;e_txer&quot; OFFSET = OUT 1 ns BEFORE COMP &quot;e_gtxc&quot;</arg> ignored during timing analysis</msg>

<msg type="info" file="Timing" num="3386" delta="old" >Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</msg>

<msg type="warning" file="Pack" num="1653" delta="old" >At least one timing constraint is impossible to meet because component delays alone exceed the constraint. A timing constraint summary below shows the failing constraints (preceded with an Asterisk (*)). Please use the Timing Analyzer (GUI) or TRCE (command line) with the Mapped NCD and PCF files to identify which constraints and paths are failing because of the component delays alone. If the failing path(s) is mapped to Xilinx components as expected, consider relaxing the constraint. If it is not mapped to components as expected, re-evaluate your HDL and how synthesis is optimizing the path. To allow the tools to bypass this error, set the environment variable XIL_TIMING_ALLOW_IMPOSSIBLE to 1.


For more information about the Timing Analyzer, consult the Xilinx Timing Analyzer Reference manual; for more information on TRCE, consult the Xilinx Command Line Tools User Guide &quot;TRACE&quot; chapter.
</msg>

<msg type="info" file="Timing" num="3284" delta="old" >This timing report was generated using estimated delay information.  For accurate numbers, please refer to the post Place and Route timing report.</msg>

<msg type="info" file="Timing" num="2761" delta="old" >N/A entries in the Constraints List may indicate that the constraint is not analyzed due to the following: No paths covered by this constraint; Other constraints intersect with this constraint; or This constraint was disabled by a Path Tracing Control. Please run the Timespec Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.</msg>

<msg type="info" file="Map" num="215" delta="old" >The Interim Design Summary has been generated in the MAP Report (.mrp).
</msg>

<msg type="info" file="Pack" num="1650" delta="old" >Map created a placed design.
</msg>

<msg type="warning" file="PhysDesignRules" num="372" delta="old" >Gated clock. Clock net <arg fmt="%s" index="1">icon_control0&lt;13&gt;</arg> is sourced by a combinatorial pin. This is not good design practice. Use the CE pin to control the loading of data into the flip-flop.
</msg>

<msg type="info" file="PhysDesignRules" num="1861" delta="old" >To achieve optimal frequency synthesis performance with the CLKFX and CLKFX180 outputs of the DCM comp <arg fmt="%s" index="1">pll_m0/dcm_sp_inst</arg>, consult the device Data Sheet.
</msg>

<msg type="warning" file="PhysDesignRules" num="2410" delta="old" >This design is using one or more 9K Block RAMs (RAMB8BWER).  9K Block RAM initialization data, both user defined and default, may be incorrect and should not be used.  For more information, please reference Xilinx Answer Record 39999.
</msg>

</messages>

