0.6
2019.1
May 24 2019
15:06:07
D:/SInglePhotons/Vivado Projects/SERDES/SDDR_ST/SDDR_ST.ip_user_files/bd/TEST/ip/TEST_SDDR_ST_0_0/sim/TEST_SDDR_ST_0_0.vhd,1578968510,vhdl,,,,test_sddr_st_0_0,,,,,,,,
D:/SInglePhotons/Vivado Projects/SERDES/SDDR_ST/SDDR_ST.ip_user_files/bd/TEST/ip/TEST_selectio_wiz_0_0/TEST_selectio_wiz_0_0.v,1578960993,verilog,,D:/SInglePhotons/Vivado Projects/SERDES/SDDR_ST/SDDR_ST.ip_user_files/bd/TEST/ip/TEST_util_vector_logic_0_0/sim/TEST_util_vector_logic_0_0.v,,TEST_selectio_wiz_0_0,,,,,,,,
D:/SInglePhotons/Vivado Projects/SERDES/SDDR_ST/SDDR_ST.ip_user_files/bd/TEST/ip/TEST_selectio_wiz_0_0/TEST_selectio_wiz_0_0_selectio_wiz.v,1578960993,verilog,,D:/SInglePhotons/Vivado Projects/SERDES/SDDR_ST/SDDR_ST.ip_user_files/bd/TEST/ip/TEST_selectio_wiz_0_0/TEST_selectio_wiz_0_0.v,,TEST_selectio_wiz_0_0_selectio_wiz,,,,,,,,
D:/SInglePhotons/Vivado Projects/SERDES/SDDR_ST/SDDR_ST.ip_user_files/bd/TEST/ip/TEST_util_vector_logic_0_0/sim/TEST_util_vector_logic_0_0.v,1578960993,verilog,,,,TEST_util_vector_logic_0_0,,,,,,,,
D:/SInglePhotons/Vivado Projects/SERDES/SDDR_ST/SDDR_ST.ip_user_files/bd/TEST/sim/TEST.vhd,1578968510,vhdl,,,,test,,,,,,,,
D:/SInglePhotons/Vivado Projects/SERDES/SDDR_ST/SDDR_ST.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
D:/SInglePhotons/Vivado Projects/SERDES/SDDR_ST/SDDR_ST.srcs/sim_1/new/TEST_tb.vhd,1578968654,vhdl,,,,cfg_tb_test_wrapper;tb_test_wrapper,,,,,,,,
D:/SInglePhotons/Vivado Projects/SERDES/SDDR_ST/SDDR_ST.srcs/sources_1/bd/TEST/hdl/TEST_wrapper.vhd,1578968510,vhdl,,,,test_wrapper,,,,,,,,
D:/SInglePhotons/Vivado Projects/SERDES/SDDR_ST/SDDR_ST.srcs/sources_1/ip/ST_TIMER/sim/ST_TIMER.vhd,1578968536,vhdl,,,,st_timer,,,,,,,,
D:/SInglePhotons/Vivado Projects/SERDES/SDDR_ST/SDDR_ST.srcs/sources_1/new/SDDR_ST.vhd,1578968481,vhdl,,,,sddr_st,,,,,,,,
