git clone --depth 1 --no-tags https://github.com/kibarra89/verilogp1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/222590460
git clone --depth 1 --no-tags https://github.com/tanshinjie/ComputationStructure_16bit-ALU-Mojo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/219721714
git clone --depth 1 --no-tags https://github.com/wngrahams/long-divider.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/220131523
git clone --depth 1 --no-tags https://github.com/furkan-kadioglu/Digital-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/220046486
git clone --depth 1 --no-tags https://github.com/RKJenamani/KGP-RISC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/220690913
git clone --depth 1 --no-tags https://github.com/leo-alvarenga/TP2-ISL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/221582031
git clone --depth 1 --no-tags https://github.com/Valhalla-Florestal/TP2-ISL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/221748765
git clone --depth 1 --no-tags https://github.com/davendramaharaj1/ece-241-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/221762090
git clone --depth 1 --no-tags https://github.com/udithhaputhanthri/UART_testbench.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223044832
git clone --depth 1 --no-tags https://github.com/unal-edigital1-2019-2/work01-ramdp-grupo-04.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/218165513
git clone --depth 1 --no-tags https://github.com/maplenet2/f18mipscpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/218170210
git clone --depth 1 --no-tags https://github.com/wnyoung/LogicDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/218215576
git clone --depth 1 --no-tags https://github.com/Beakyewon/logic-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/218235031
git clone --depth 1 --no-tags https://github.com/jsh5879/Logical_circuit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/219642688
git clone --depth 1 --no-tags https://github.com/jianshitansuantong233/Dance-Dance-Revolution.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/224941930
git clone --depth 1 --no-tags https://github.com/TerriPeng/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/218588404
git clone --depth 1 --no-tags https://github.com/ajosyula3/ece385.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/218643995
git clone --depth 1 --no-tags https://github.com/icaroVerilog/Shift-Register.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/218354488
git clone --depth 1 --no-tags https://github.com/koo9ithub/practice01.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/218449553
git clone --depth 1 --no-tags https://github.com/kavyagupta1107/Computer_Architecture-Labs-BITS-PILANI-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/218935243
git clone --depth 1 --no-tags https://github.com/doeunhye/LogicDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/218318043
git clone --depth 1 --no-tags https://github.com/rafatespindola/NIOS_Dlp2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/218376553
git clone --depth 1 --no-tags https://github.com/unal-edigital1-2019-2/work02-captura-datos-0v7670-grupo-05.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/219179203
git clone --depth 1 --no-tags https://github.com/pumpkinstay/FPGA-course-projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/219683572
git clone --depth 1 --no-tags https://github.com/joeljhanster/16-bit-ALU-Mojo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/219663666
git clone --depth 1 --no-tags https://github.com/MayBMore/LogicDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/219474846
git clone --depth 1 --no-tags https://github.com/vexingcodes/icebreaker-build.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/219322152
git clone --depth 1 --no-tags https://github.com/alnvnjr/VNN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/219831807
git clone --depth 1 --no-tags https://github.com/ChenkaiMao97/IsingSamplerAsicDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/219938063
git clone --depth 1 --no-tags https://github.com/stellaw1/211-Lab8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/219366497
git clone --depth 1 --no-tags https://github.com/luvifer03/Digital-Clock-nexys-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/219538231
git clone --depth 1 --no-tags https://github.com/SiwonHwang/LogicDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/217992921
git clone --depth 1 --no-tags https://github.com/MayBMore/Practice01.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/217993699
git clone --depth 1 --no-tags https://github.com/YZ775/Ethernet-FPGA-Direct.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223593930
git clone --depth 1 --no-tags https://github.com/CnOliver-1999/FPGA-NoC-Q-lerrning.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223711082
git clone --depth 1 --no-tags https://github.com/ninjaco1/ECE271-Final-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/224120250
git clone --depth 1 --no-tags https://github.com/karatalee/UAS-DSD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223096226
git clone --depth 1 --no-tags https://github.com/billma1998/Verilog_game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/224286270
git clone --depth 1 --no-tags https://github.com/h4midf/fpga-fifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/220509886
git clone --depth 1 --no-tags https://github.com/karthik-shanthakumar/playground.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/220529294
git clone --depth 1 --no-tags https://github.com/derrickkhuynh/ECE-M16.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223285006
git clone --depth 1 --no-tags https://github.com/oscarlock/5-Stage-CPU---Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223300543
git clone --depth 1 --no-tags https://github.com/bverwey/vLabs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223066881
git clone --depth 1 --no-tags https://github.com/blohmeier/ece_7387-labs-lab7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223365413
git clone --depth 1 --no-tags https://github.com/dchima/ping-pong.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223611544
git clone --depth 1 --no-tags https://github.com/iPogot/DES-cryptography.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223577647
git clone --depth 1 --no-tags https://github.com/itdreaman/zhenya.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223521122
git clone --depth 1 --no-tags https://github.com/StaringWhere/ThreeColorLight.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223616346
git clone --depth 1 --no-tags https://github.com/DrYerzinia/EDL_Final_FPGA_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/222056568
git clone --depth 1 --no-tags https://github.com/ZDHJ9EZW/BDIC3004J-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/221214240
git clone --depth 1 --no-tags https://github.com/Ahmedyousry22/PPI-8255A-Programmable-Peripheral-Interface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/222501947
git clone --depth 1 --no-tags https://github.com/bernard717/Computer_Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/222197789
git clone --depth 1 --no-tags https://github.com/Kriyszig/scompliment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/222518426
git clone --depth 1 --no-tags https://github.com/yulonglin/ecad.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/224929580
git clone --depth 1 --no-tags https://github.com/alifele/VHDL-and-verilog-for-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/225043473
git clone --depth 1 --no-tags https://github.com/HexDefenders/FullSystem.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/220874300
git clone --depth 1 --no-tags https://github.com/jasferriyo/Hack-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/220785430
git clone --depth 1 --no-tags https://github.com/uldrensov/475--MIPS_pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/220755395
git clone --depth 1 --no-tags https://github.com/shuyi-wang/ece241.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223486726
git clone --depth 1 --no-tags https://github.com/azamatsiddiqui/mri_fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223506199
git clone --depth 1 --no-tags https://github.com/Kantouzin/wallace-tree.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223342597
git clone --depth 1 --no-tags https://github.com/nekomona/blockystudio-billboard.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223705487
git clone --depth 1 --no-tags https://github.com/Senrli/MojoVGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223613093
git clone --depth 1 --no-tags https://github.com/itdreaman/fpgachina2019.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223639662
git clone --depth 1 --no-tags https://github.com/Hyacinth2333/PIC16C57.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/224768173
git clone --depth 1 --no-tags https://github.com/IAmRadium/Parallel_128_Bit_Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/218045123
git clone --depth 1 --no-tags https://github.com/Connorado9/FPGA-Reaction-Timer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/217938313
git clone --depth 1 --no-tags https://github.com/borjaguanchesicilia/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/219356121
git clone --depth 1 --no-tags https://github.com/Dharakverma/Image-Decompressor-AlteraDE2-Board.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/221521642
git clone --depth 1 --no-tags https://github.com/horiso0921/ComputerExperiment2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/221385119
git clone --depth 1 --no-tags https://github.com/gchebanov/fpga_pi_screen.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/221555505
git clone --depth 1 --no-tags https://github.com/arobinson8/dldclass.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/221583227
git clone --depth 1 --no-tags https://github.com/hannahbrooks/super-mario_ece241.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/221034290
git clone --depth 1 --no-tags https://github.com/1955036162/Tetris-on-MIPS-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/221126248
git clone --depth 1 --no-tags https://github.com/Stefan1027/MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/220959281
git clone --depth 1 --no-tags https://github.com/shilela/digital_clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/221912089
git clone --depth 1 --no-tags https://github.com/eecastillo/Tarea12.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223861900
git clone --depth 1 --no-tags https://github.com/SalmanHakim/SnakeGame.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/224317062
git clone --depth 1 --no-tags https://github.com/AliAnilKocak/verilog-fsm-parity-detect.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/218342222
git clone --depth 1 --no-tags https://github.com/Padmapriya-09/Pipelining-Simulation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/218770593
git clone --depth 1 --no-tags https://github.com/CyCTW/NCTU-Digital-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/224347224
git clone --depth 1 --no-tags https://github.com/Jmedici09/DSDII_FINAL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/224544369
git clone --depth 1 --no-tags https://github.com/LuciusSchoenbaum/EE543_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/224953204
git clone --depth 1 --no-tags https://github.com/qbaonguyen98/Risc-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/220417425
git clone --depth 1 --no-tags https://github.com/drinkerciku/ECE253_CourseRelatedCode.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/219222039
git clone --depth 1 --no-tags https://github.com/eugenetdr/ALU16b.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/219691386
git clone --depth 1 --no-tags https://github.com/rishi-tripathy/final-project-350.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/222534000
git clone --depth 1 --no-tags https://github.com/ptracton/wb_platform.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/222057204
git clone --depth 1 --no-tags https://github.com/misadrik/SV_Exercise.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/222210675
git clone --depth 1 --no-tags https://github.com/samuelon/Quartos.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/222327697
git clone --depth 1 --no-tags https://github.com/tarrinr/pong.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/222549501
git clone --depth 1 --no-tags https://github.com/NKAMLESHRAJ/FIFO-SYNC-ASYN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223136830
git clone --depth 1 --no-tags https://github.com/mahmoudabdelhadii/lab7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/218103837
git clone --depth 1 --no-tags https://github.com/nguyentrungduong/ahblite_interconnect.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/218179505
git clone --depth 1 --no-tags https://github.com/koo9ithub/practice02.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/219419903
git clone --depth 1 --no-tags https://github.com/pprabh2007/kgp-risc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/219421663
git clone --depth 1 --no-tags https://github.com/chaeyoungzz/LogicDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/219477430
git clone --depth 1 --no-tags https://github.com/tsarb0mba/COSE222-02-COMPUTER-ARCHITECTURE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223059968
git clone --depth 1 --no-tags https://github.com/wany16/paper15_DPV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223070377
