TimeQuest Timing Analyzer report for ROM
Fri May 27 01:32:55 2016
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'sclk_0|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Hold: 'sclk_0|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'sclk_0|altpll_component|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 0C Model Hold: 'sclk_0|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'sclk_0|altpll_component|auto_generated|pll1|clk[0]'
 30. Fast 1200mV 0C Model Hold: 'sclk_0|altpll_component|auto_generated|pll1|clk[0]'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; ROM                                                 ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------------------------------+-----------+------------+-----------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------------+-------------------------------------------------------------+
; Clock Name                                              ; Type      ; Period     ; Frequency ; Rise  ; Fall      ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                    ; Targets                                                     ;
+---------------------------------------------------------+-----------+------------+-----------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------------+-------------------------------------------------------------+
; clk                                                     ; Base      ; 20.000     ; 50.0 MHz  ; 0.000 ; 10.000    ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                           ; { clk }                                                     ;
; frame_rate0|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 100000.000 ; 0.01 MHz  ; 0.000 ; 50000.000 ; 50.00      ; 5000      ; 1           ;       ;        ;           ;            ; false    ; clk    ; frame_rate0|altpll_component|auto_generated|pll1|inclk[0] ; { frame_rate0|altpll_component|auto_generated|pll1|clk[1] } ;
; sclk_0|altpll_component|auto_generated|pll1|clk[0]      ; Generated ; 500.000    ; 2.0 MHz   ; 0.000 ; 250.000   ; 50.00      ; 25        ; 1           ;       ;        ;           ;            ; false    ; clk    ; sclk_0|altpll_component|auto_generated|pll1|inclk[0]      ; { sclk_0|altpll_component|auto_generated|pll1|clk[0] }      ;
+---------------------------------------------------------+-----------+------------+-----------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------------+-------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                 ;
+------------+-----------------+----------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                         ; Note                                           ;
+------------+-----------------+----------------------------------------------------+------------------------------------------------+
; 362.84 MHz ; 315.06 MHz      ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+----------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                          ;
+----------------------------------------------------+---------+---------------+
; Clock                                              ; Slack   ; End Point TNS ;
+----------------------------------------------------+---------+---------------+
; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 497.244 ; 0.000         ;
+----------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                         ;
+----------------------------------------------------+-------+---------------+
; Clock                                              ; Slack ; End Point TNS ;
+----------------------------------------------------+-------+---------------+
; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.293 ; 0.000         ;
+----------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                            ;
+----------------------------------------------------+---------+---------------+
; Clock                                              ; Slack   ; End Point TNS ;
+----------------------------------------------------+---------+---------------+
; clk                                                ; 9.835   ; 0.000         ;
; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 249.745 ; 0.000         ;
+----------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'sclk_0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                              ;
+---------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                               ; To Node                                                                                                 ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 497.244 ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a8~porta_address_reg0 ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|q_a[11]                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.069     ; 2.616      ;
; 497.244 ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a8~porta_address_reg0 ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|q_a[10]                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.069     ; 2.616      ;
; 497.244 ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a8~porta_address_reg0 ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|q_a[9]                          ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.069     ; 2.616      ;
; 497.244 ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a8~porta_address_reg0 ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|q_a[8]                          ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.069     ; 2.616      ;
; 497.244 ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a4~porta_address_reg0 ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|q_a[7]                          ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.069     ; 2.616      ;
; 497.244 ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a4~porta_address_reg0 ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|q_a[6]                          ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.069     ; 2.616      ;
; 497.244 ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a4~porta_address_reg0 ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|q_a[5]                          ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.069     ; 2.616      ;
; 497.244 ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a4~porta_address_reg0 ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|q_a[4]                          ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.069     ; 2.616      ;
; 497.244 ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a2~porta_address_reg0 ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|q_a[3]                          ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.069     ; 2.616      ;
; 497.244 ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a2~porta_address_reg0 ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|q_a[2]                          ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.069     ; 2.616      ;
; 497.660 ; count_posedge[3]                                                                                        ; d_out_buffer[2]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.060     ; 2.275      ;
; 497.660 ; count_posedge[3]                                                                                        ; d_out_buffer[3]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.060     ; 2.275      ;
; 497.668 ; count_posedge[3]                                                                                        ; d_out_buffer[4]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.064     ; 2.263      ;
; 497.668 ; count_posedge[3]                                                                                        ; d_out_buffer[5]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.064     ; 2.263      ;
; 497.691 ; count_posedge[3]                                                                                        ; d_out_buffer[8]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.064     ; 2.240      ;
; 497.691 ; count_posedge[3]                                                                                        ; d_out_buffer[9]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.064     ; 2.240      ;
; 497.768 ; count_posedge[0]                                                                                        ; d_out_buffer[10]                                                                                        ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.060     ; 2.167      ;
; 497.832 ; count_posedge[2]                                                                                        ; d_out_buffer[2]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.060     ; 2.103      ;
; 497.832 ; count_posedge[2]                                                                                        ; d_out_buffer[3]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.060     ; 2.103      ;
; 497.854 ; count_posedge[3]                                                                                        ; d_out_buffer[1]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.060     ; 2.081      ;
; 497.854 ; d_out_buffer[10]                                                                                        ; d_out_buffer[10]                                                                                        ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 2.079      ;
; 497.857 ; count_posedge[2]                                                                                        ; d_out_buffer[4]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.064     ; 2.074      ;
; 497.857 ; count_posedge[2]                                                                                        ; d_out_buffer[5]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.064     ; 2.074      ;
; 497.874 ; count_posedge[3]                                                                                        ; d_out_buffer[0]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.060     ; 2.061      ;
; 497.879 ; count_posedge[2]                                                                                        ; d_out_buffer[8]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.064     ; 2.052      ;
; 497.879 ; count_posedge[2]                                                                                        ; d_out_buffer[9]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.064     ; 2.052      ;
; 497.934 ; count_posedge[1]                                                                                        ; d_out_buffer[2]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.060     ; 2.001      ;
; 497.934 ; count_posedge[1]                                                                                        ; d_out_buffer[3]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.060     ; 2.001      ;
; 497.946 ; count_posedge[2]                                                                                        ; d_out_buffer[1]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.060     ; 1.989      ;
; 497.966 ; count_posedge[2]                                                                                        ; d_out_buffer[0]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.060     ; 1.969      ;
; 497.993 ; count_posedge[1]                                                                                        ; d_out_buffer[4]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.064     ; 1.938      ;
; 497.993 ; count_posedge[1]                                                                                        ; d_out_buffer[5]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.064     ; 1.938      ;
; 498.016 ; count_posedge[1]                                                                                        ; d_out_buffer[8]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.064     ; 1.915      ;
; 498.016 ; count_posedge[1]                                                                                        ; d_out_buffer[9]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.064     ; 1.915      ;
; 498.030 ; count_posedge[1]                                                                                        ; d_out_buffer[10]                                                                                        ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 1.903      ;
; 498.067 ; count_posedge[1]                                                                                        ; d_out_buffer[1]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.060     ; 1.868      ;
; 498.087 ; count_posedge[1]                                                                                        ; d_out_buffer[0]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.060     ; 1.848      ;
; 498.165 ; count_posedge[3]                                                                                        ; d_out_buffer[6]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 1.768      ;
; 498.165 ; count_posedge[3]                                                                                        ; d_out_buffer[7]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 1.768      ;
; 498.309 ; count_posedge[2]                                                                                        ; d_out_buffer[6]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 1.624      ;
; 498.309 ; count_posedge[2]                                                                                        ; d_out_buffer[7]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 1.624      ;
; 498.407 ; count_posedge[1]                                                                                        ; d_out_buffer[6]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 1.526      ;
; 498.407 ; count_posedge[1]                                                                                        ; d_out_buffer[7]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 1.526      ;
; 498.461 ; count_posedge[0]                                                                                        ; d_out_buffer[5]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 1.472      ;
; 498.463 ; count_posedge[0]                                                                                        ; d_out_buffer[4]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 1.470      ;
; 498.483 ; d_out_buffer[7]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a8~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.257      ; 1.802      ;
; 498.489 ; count_posedge[0]                                                                                        ; count_posedge[3]                                                                                        ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.060     ; 1.446      ;
; 498.500 ; d_out_buffer[7]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a4~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.255      ; 1.783      ;
; 498.716 ; d_out_buffer[9]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a2~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.255      ; 1.567      ;
; 498.728 ; count_posedge[0]                                                                                        ; d_out_buffer[6]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.060     ; 1.207      ;
; 498.729 ; count_posedge[0]                                                                                        ; count_posedge[1]                                                                                        ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.060     ; 1.206      ;
; 498.732 ; d_out_buffer[8]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a4~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.257      ; 1.553      ;
; 498.733 ; count_posedge[0]                                                                                        ; count_posedge[2]                                                                                        ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.060     ; 1.202      ;
; 498.733 ; count_posedge[0]                                                                                        ; d_out_buffer[7]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.060     ; 1.202      ;
; 498.759 ; count_posedge[0]                                                                                        ; d_out_buffer[2]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.058     ; 1.178      ;
; 498.759 ; count_posedge[0]                                                                                        ; d_out_buffer[1]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.058     ; 1.178      ;
; 498.762 ; count_posedge[0]                                                                                        ; d_out_buffer[3]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.058     ; 1.175      ;
; 498.762 ; count_posedge[0]                                                                                        ; d_out_buffer[0]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.058     ; 1.175      ;
; 498.763 ; d_out_buffer[3]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a8~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.255      ; 1.520      ;
; 498.780 ; d_out_buffer[9]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a4~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.257      ; 1.505      ;
; 498.796 ; d_out_buffer[3]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a4~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.253      ; 1.485      ;
; 498.868 ; count_posedge[1]                                                                                        ; count_posedge[2]                                                                                        ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 1.065      ;
; 498.870 ; count_posedge[2]                                                                                        ; d_out_buffer[10]                                                                                        ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 1.063      ;
; 498.884 ; count_posedge[2]                                                                                        ; count_posedge[3]                                                                                        ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 1.049      ;
; 498.887 ; count_posedge[3]                                                                                        ; d_out_buffer[10]                                                                                        ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 1.046      ;
; 499.008 ; d_out_buffer[3]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a2~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.251      ; 1.271      ;
; 499.014 ; d_out_buffer[10]                                                                                        ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a2~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.253      ; 1.267      ;
; 499.042 ; d_out_buffer[10]                                                                                        ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a8~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.257      ; 1.243      ;
; 499.045 ; d_out_buffer[9]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a8~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.259      ; 1.242      ;
; 499.048 ; d_out_buffer[6]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a8~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.257      ; 1.237      ;
; 499.057 ; d_out_buffer[6]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a4~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.255      ; 1.226      ;
; 499.059 ; d_out_buffer[8]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a8~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.259      ; 1.228      ;
; 499.062 ; d_out_buffer[7]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a2~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.253      ; 1.219      ;
; 499.065 ; d_out_buffer[4]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a4~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.258      ; 1.221      ;
; 499.114 ; count_posedge[1]                                                                                        ; count_posedge[3]                                                                                        ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 0.819      ;
; 499.211 ; count_posedge[0]                                                                                        ; d_out_buffer[9]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 0.722      ;
; 499.214 ; count_posedge[0]                                                                                        ; d_out_buffer[8]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 0.719      ;
; 499.263 ; d_out_buffer[10]                                                                                        ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a4~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.255      ; 1.020      ;
; 499.271 ; d_out_buffer[5]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a2~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.256      ; 1.013      ;
; 499.273 ; d_out_buffer[1]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a2~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.251      ; 1.006      ;
; 499.274 ; d_out_buffer[5]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a8~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.260      ; 1.014      ;
; 499.274 ; count_posedge[0]                                                                                        ; count_posedge[0]                                                                                        ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 0.659      ;
; 499.274 ; count_posedge[3]                                                                                        ; count_posedge[3]                                                                                        ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 0.659      ;
; 499.274 ; count_posedge[1]                                                                                        ; count_posedge[1]                                                                                        ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 0.659      ;
; 499.274 ; count_posedge[2]                                                                                        ; count_posedge[2]                                                                                        ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 0.659      ;
; 499.277 ; d_out_buffer[1]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a4~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.253      ; 1.004      ;
; 499.279 ; d_out_buffer[0]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a2~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.251      ; 1.000      ;
; 499.279 ; d_out_buffer[2]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a2~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.251      ; 1.000      ;
; 499.282 ; d_out_buffer[5]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a4~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.258      ; 1.004      ;
; 499.292 ; d_out_buffer[2]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a4~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.253      ; 0.989      ;
; 499.296 ; d_out_buffer[3]                                                                                         ; d_out_buffer[3]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 0.637      ;
; 499.296 ; d_out_buffer[2]                                                                                         ; d_out_buffer[2]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 0.637      ;
; 499.296 ; d_out_buffer[1]                                                                                         ; d_out_buffer[1]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 0.637      ;
; 499.296 ; d_out_buffer[0]                                                                                         ; d_out_buffer[0]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 0.637      ;
; 499.296 ; d_out_buffer[9]                                                                                         ; d_out_buffer[9]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 0.637      ;
; 499.296 ; d_out_buffer[8]                                                                                         ; d_out_buffer[8]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 0.637      ;
; 499.296 ; d_out_buffer[7]                                                                                         ; d_out_buffer[7]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 0.637      ;
; 499.296 ; d_out_buffer[6]                                                                                         ; d_out_buffer[6]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 0.637      ;
; 499.297 ; d_out_buffer[5]                                                                                         ; d_out_buffer[5]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.061     ; 0.637      ;
; 499.297 ; d_out_buffer[4]                                                                                         ; d_out_buffer[4]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.061     ; 0.637      ;
+---------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'sclk_0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                             ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                               ; To Node                                                                                                 ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.293 ; d_out_buffer[8]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a2~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.378      ; 0.858      ;
; 0.306 ; d_out_buffer[0]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a8~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.378      ; 0.871      ;
; 0.306 ; d_out_buffer[4]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a8~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.382      ; 0.875      ;
; 0.311 ; d_out_buffer[6]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a2~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.376      ; 0.874      ;
; 0.316 ; d_out_buffer[4]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a2~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.378      ; 0.881      ;
; 0.326 ; d_out_buffer[0]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a4~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.376      ; 0.889      ;
; 0.327 ; d_out_buffer[1]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a8~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.378      ; 0.892      ;
; 0.327 ; d_out_buffer[2]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a8~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.378      ; 0.892      ;
; 0.335 ; d_out_buffer[2]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a4~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.376      ; 0.898      ;
; 0.344 ; d_out_buffer[2]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a2~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.374      ; 0.905      ;
; 0.347 ; d_out_buffer[1]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a4~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.376      ; 0.910      ;
; 0.349 ; d_out_buffer[0]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a2~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.374      ; 0.910      ;
; 0.349 ; d_out_buffer[5]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a4~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 0.916      ;
; 0.352 ; d_out_buffer[5]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a8~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.382      ; 0.921      ;
; 0.355 ; d_out_buffer[5]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a2~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.378      ; 0.920      ;
; 0.355 ; d_out_buffer[10]                                                                                        ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a4~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.378      ; 0.920      ;
; 0.357 ; d_out_buffer[1]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a2~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.374      ; 0.918      ;
; 0.358 ; d_out_buffer[0]                                                                                         ; d_out_buffer[0]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; d_out_buffer[1]                                                                                         ; d_out_buffer[1]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; d_out_buffer[2]                                                                                         ; d_out_buffer[2]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; d_out_buffer[3]                                                                                         ; d_out_buffer[3]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; d_out_buffer[6]                                                                                         ; d_out_buffer[6]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; d_out_buffer[7]                                                                                         ; d_out_buffer[7]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; d_out_buffer[8]                                                                                         ; d_out_buffer[8]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; d_out_buffer[9]                                                                                         ; d_out_buffer[9]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; d_out_buffer[10]                                                                                        ; d_out_buffer[10]                                                                                        ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; count_posedge[3]                                                                                        ; count_posedge[3]                                                                                        ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; count_posedge[2]                                                                                        ; count_posedge[2]                                                                                        ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; count_posedge[1]                                                                                        ; count_posedge[1]                                                                                        ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; d_out_buffer[4]                                                                                         ; d_out_buffer[4]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; d_out_buffer[5]                                                                                         ; d_out_buffer[5]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.361 ; count_posedge[0]                                                                                        ; count_posedge[0]                                                                                        ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.580      ;
; 0.397 ; count_posedge[0]                                                                                        ; d_out_buffer[8]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.616      ;
; 0.398 ; count_posedge[0]                                                                                        ; d_out_buffer[9]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.617      ;
; 0.468 ; count_posedge[1]                                                                                        ; count_posedge[3]                                                                                        ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.687      ;
; 0.553 ; d_out_buffer[4]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a4~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 1.120      ;
; 0.557 ; d_out_buffer[7]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a2~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.376      ; 1.120      ;
; 0.561 ; d_out_buffer[8]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a8~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.382      ; 1.130      ;
; 0.569 ; d_out_buffer[6]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a4~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.378      ; 1.134      ;
; 0.571 ; d_out_buffer[6]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a8~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 1.138      ;
; 0.577 ; d_out_buffer[9]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a8~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.382      ; 1.146      ;
; 0.579 ; d_out_buffer[10]                                                                                        ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a8~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 1.146      ;
; 0.602 ; d_out_buffer[10]                                                                                        ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a2~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.376      ; 1.165      ;
; 0.614 ; d_out_buffer[3]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a2~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.374      ; 1.175      ;
; 0.630 ; count_posedge[3]                                                                                        ; d_out_buffer[10]                                                                                        ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.849      ;
; 0.637 ; count_posedge[2]                                                                                        ; count_posedge[3]                                                                                        ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.856      ;
; 0.649 ; count_posedge[2]                                                                                        ; d_out_buffer[10]                                                                                        ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.868      ;
; 0.652 ; count_posedge[1]                                                                                        ; count_posedge[2]                                                                                        ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.871      ;
; 0.827 ; d_out_buffer[3]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a4~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.376      ; 1.390      ;
; 0.829 ; count_posedge[0]                                                                                        ; d_out_buffer[1]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.052      ;
; 0.829 ; count_posedge[0]                                                                                        ; d_out_buffer[2]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.052      ;
; 0.829 ; count_posedge[0]                                                                                        ; d_out_buffer[3]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.052      ;
; 0.831 ; count_posedge[0]                                                                                        ; d_out_buffer[0]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.054      ;
; 0.838 ; d_out_buffer[9]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a4~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 1.405      ;
; 0.854 ; d_out_buffer[3]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a8~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.378      ; 1.419      ;
; 0.866 ; d_out_buffer[8]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a4~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 1.433      ;
; 0.866 ; count_posedge[0]                                                                                        ; count_posedge[2]                                                                                        ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.087      ;
; 0.866 ; count_posedge[0]                                                                                        ; count_posedge[1]                                                                                        ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.087      ;
; 0.867 ; count_posedge[0]                                                                                        ; d_out_buffer[7]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.088      ;
; 0.869 ; count_posedge[0]                                                                                        ; d_out_buffer[6]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.090      ;
; 0.896 ; d_out_buffer[9]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a2~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.378      ; 1.461      ;
; 0.977 ; count_posedge[1]                                                                                        ; d_out_buffer[7]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.196      ;
; 0.997 ; count_posedge[1]                                                                                        ; d_out_buffer[6]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.216      ;
; 1.061 ; count_posedge[0]                                                                                        ; count_posedge[3]                                                                                        ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.282      ;
; 1.067 ; count_posedge[2]                                                                                        ; d_out_buffer[7]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.286      ;
; 1.087 ; count_posedge[2]                                                                                        ; d_out_buffer[6]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.306      ;
; 1.101 ; d_out_buffer[7]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a4~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.378      ; 1.666      ;
; 1.109 ; d_out_buffer[7]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a8~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 1.676      ;
; 1.121 ; count_posedge[0]                                                                                        ; d_out_buffer[5]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.339      ;
; 1.122 ; count_posedge[0]                                                                                        ; d_out_buffer[4]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.340      ;
; 1.168 ; count_posedge[3]                                                                                        ; d_out_buffer[6]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.387      ;
; 1.172 ; count_posedge[3]                                                                                        ; d_out_buffer[7]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.391      ;
; 1.333 ; count_posedge[1]                                                                                        ; d_out_buffer[4]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.549      ;
; 1.334 ; count_posedge[1]                                                                                        ; d_out_buffer[5]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.550      ;
; 1.350 ; count_posedge[1]                                                                                        ; d_out_buffer[8]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.567      ;
; 1.351 ; count_posedge[1]                                                                                        ; d_out_buffer[9]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.568      ;
; 1.382 ; count_posedge[1]                                                                                        ; d_out_buffer[1]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.603      ;
; 1.383 ; count_posedge[1]                                                                                        ; d_out_buffer[0]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.604      ;
; 1.389 ; count_posedge[1]                                                                                        ; d_out_buffer[3]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.610      ;
; 1.416 ; count_posedge[1]                                                                                        ; d_out_buffer[2]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.637      ;
; 1.442 ; count_posedge[2]                                                                                        ; d_out_buffer[8]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.659      ;
; 1.443 ; count_posedge[2]                                                                                        ; d_out_buffer[9]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.660      ;
; 1.443 ; count_posedge[2]                                                                                        ; d_out_buffer[5]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.659      ;
; 1.463 ; count_posedge[2]                                                                                        ; d_out_buffer[1]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.684      ;
; 1.464 ; count_posedge[2]                                                                                        ; d_out_buffer[0]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.685      ;
; 1.466 ; count_posedge[2]                                                                                        ; d_out_buffer[4]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.682      ;
; 1.471 ; count_posedge[2]                                                                                        ; d_out_buffer[2]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.692      ;
; 1.472 ; count_posedge[2]                                                                                        ; d_out_buffer[3]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.693      ;
; 1.504 ; count_posedge[3]                                                                                        ; d_out_buffer[4]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.720      ;
; 1.505 ; count_posedge[3]                                                                                        ; d_out_buffer[5]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.721      ;
; 1.540 ; count_posedge[3]                                                                                        ; d_out_buffer[1]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.761      ;
; 1.541 ; count_posedge[3]                                                                                        ; d_out_buffer[0]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.762      ;
; 1.552 ; count_posedge[1]                                                                                        ; d_out_buffer[10]                                                                                        ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.771      ;
; 1.569 ; count_posedge[3]                                                                                        ; d_out_buffer[9]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.786      ;
; 1.580 ; count_posedge[3]                                                                                        ; d_out_buffer[2]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.801      ;
; 1.581 ; count_posedge[3]                                                                                        ; d_out_buffer[3]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.802      ;
; 1.591 ; count_posedge[3]                                                                                        ; d_out_buffer[8]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.808      ;
; 1.802 ; count_posedge[0]                                                                                        ; d_out_buffer[10]                                                                                        ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.023      ;
; 2.351 ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a8~porta_address_reg0 ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|q_a[11]                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.004      ; 2.514      ;
; 2.351 ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a8~porta_address_reg0 ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|q_a[10]                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.004      ; 2.514      ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                  ;
+------------+-----------------+----------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                         ; Note                                           ;
+------------+-----------------+----------------------------------------------------+------------------------------------------------+
; 402.58 MHz ; 315.06 MHz      ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+----------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                           ;
+----------------------------------------------------+---------+---------------+
; Clock                                              ; Slack   ; End Point TNS ;
+----------------------------------------------------+---------+---------------+
; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 497.516 ; 0.000         ;
+----------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                          ;
+----------------------------------------------------+-------+---------------+
; Clock                                              ; Slack ; End Point TNS ;
+----------------------------------------------------+-------+---------------+
; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.287 ; 0.000         ;
+----------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                             ;
+----------------------------------------------------+---------+---------------+
; Clock                                              ; Slack   ; End Point TNS ;
+----------------------------------------------------+---------+---------------+
; clk                                                ; 9.817   ; 0.000         ;
; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 249.744 ; 0.000         ;
+----------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'sclk_0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                               ;
+---------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                               ; To Node                                                                                                 ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 497.516 ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a8~porta_address_reg0 ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|q_a[11]                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.069     ; 2.353      ;
; 497.516 ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a8~porta_address_reg0 ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|q_a[10]                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.069     ; 2.353      ;
; 497.516 ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a8~porta_address_reg0 ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|q_a[9]                          ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.069     ; 2.353      ;
; 497.516 ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a8~porta_address_reg0 ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|q_a[8]                          ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.069     ; 2.353      ;
; 497.516 ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a4~porta_address_reg0 ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|q_a[7]                          ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.069     ; 2.353      ;
; 497.516 ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a4~porta_address_reg0 ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|q_a[6]                          ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.069     ; 2.353      ;
; 497.516 ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a4~porta_address_reg0 ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|q_a[5]                          ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.069     ; 2.353      ;
; 497.516 ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a4~porta_address_reg0 ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|q_a[4]                          ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.069     ; 2.353      ;
; 497.516 ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a2~porta_address_reg0 ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|q_a[3]                          ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.069     ; 2.353      ;
; 497.516 ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a2~porta_address_reg0 ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|q_a[2]                          ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.069     ; 2.353      ;
; 497.884 ; count_posedge[3]                                                                                        ; d_out_buffer[2]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 2.058      ;
; 497.884 ; count_posedge[3]                                                                                        ; d_out_buffer[3]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 2.058      ;
; 497.888 ; count_posedge[3]                                                                                        ; d_out_buffer[4]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.057     ; 2.050      ;
; 497.888 ; count_posedge[3]                                                                                        ; d_out_buffer[5]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.057     ; 2.050      ;
; 497.914 ; count_posedge[3]                                                                                        ; d_out_buffer[8]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.059     ; 2.022      ;
; 497.914 ; count_posedge[3]                                                                                        ; d_out_buffer[9]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.059     ; 2.022      ;
; 497.993 ; count_posedge[0]                                                                                        ; d_out_buffer[10]                                                                                        ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.050     ; 1.952      ;
; 498.050 ; count_posedge[2]                                                                                        ; d_out_buffer[2]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 1.892      ;
; 498.050 ; count_posedge[2]                                                                                        ; d_out_buffer[3]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 1.892      ;
; 498.050 ; d_out_buffer[10]                                                                                        ; d_out_buffer[10]                                                                                        ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.054     ; 1.891      ;
; 498.052 ; count_posedge[2]                                                                                        ; d_out_buffer[4]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.057     ; 1.886      ;
; 498.052 ; count_posedge[2]                                                                                        ; d_out_buffer[5]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.057     ; 1.886      ;
; 498.079 ; count_posedge[2]                                                                                        ; d_out_buffer[8]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.059     ; 1.857      ;
; 498.079 ; count_posedge[2]                                                                                        ; d_out_buffer[9]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.059     ; 1.857      ;
; 498.100 ; count_posedge[3]                                                                                        ; d_out_buffer[1]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 1.842      ;
; 498.117 ; count_posedge[3]                                                                                        ; d_out_buffer[0]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 1.825      ;
; 498.123 ; count_posedge[1]                                                                                        ; d_out_buffer[2]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 1.819      ;
; 498.123 ; count_posedge[1]                                                                                        ; d_out_buffer[3]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 1.819      ;
; 498.180 ; count_posedge[2]                                                                                        ; d_out_buffer[1]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 1.762      ;
; 498.187 ; count_posedge[1]                                                                                        ; d_out_buffer[4]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.057     ; 1.751      ;
; 498.187 ; count_posedge[1]                                                                                        ; d_out_buffer[5]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.057     ; 1.751      ;
; 498.197 ; count_posedge[2]                                                                                        ; d_out_buffer[0]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 1.745      ;
; 498.207 ; count_posedge[1]                                                                                        ; d_out_buffer[10]                                                                                        ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.054     ; 1.734      ;
; 498.214 ; count_posedge[1]                                                                                        ; d_out_buffer[8]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.059     ; 1.722      ;
; 498.214 ; count_posedge[1]                                                                                        ; d_out_buffer[9]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.059     ; 1.722      ;
; 498.286 ; count_posedge[1]                                                                                        ; d_out_buffer[1]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 1.656      ;
; 498.303 ; count_posedge[1]                                                                                        ; d_out_buffer[0]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 1.639      ;
; 498.353 ; count_posedge[3]                                                                                        ; d_out_buffer[6]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.054     ; 1.588      ;
; 498.353 ; count_posedge[3]                                                                                        ; d_out_buffer[7]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.054     ; 1.588      ;
; 498.477 ; count_posedge[2]                                                                                        ; d_out_buffer[6]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.054     ; 1.464      ;
; 498.477 ; count_posedge[2]                                                                                        ; d_out_buffer[7]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.054     ; 1.464      ;
; 498.563 ; count_posedge[1]                                                                                        ; d_out_buffer[6]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.054     ; 1.378      ;
; 498.563 ; count_posedge[1]                                                                                        ; d_out_buffer[7]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.054     ; 1.378      ;
; 498.634 ; count_posedge[0]                                                                                        ; d_out_buffer[5]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 1.308      ;
; 498.636 ; count_posedge[0]                                                                                        ; d_out_buffer[4]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 1.306      ;
; 498.641 ; d_out_buffer[7]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a8~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.224      ; 1.603      ;
; 498.650 ; d_out_buffer[7]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a4~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.222      ; 1.592      ;
; 498.650 ; count_posedge[0]                                                                                        ; count_posedge[3]                                                                                        ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.050     ; 1.295      ;
; 498.824 ; d_out_buffer[9]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a2~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.222      ; 1.418      ;
; 498.853 ; d_out_buffer[3]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a8~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.222      ; 1.389      ;
; 498.859 ; count_posedge[0]                                                                                        ; d_out_buffer[6]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.050     ; 1.086      ;
; 498.860 ; count_posedge[0]                                                                                        ; count_posedge[1]                                                                                        ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.050     ; 1.085      ;
; 498.863 ; d_out_buffer[8]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a4~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.226      ; 1.383      ;
; 498.864 ; count_posedge[0]                                                                                        ; count_posedge[2]                                                                                        ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.050     ; 1.081      ;
; 498.865 ; count_posedge[0]                                                                                        ; d_out_buffer[7]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.050     ; 1.080      ;
; 498.876 ; count_posedge[0]                                                                                        ; d_out_buffer[2]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.049     ; 1.070      ;
; 498.876 ; count_posedge[0]                                                                                        ; d_out_buffer[1]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.049     ; 1.070      ;
; 498.879 ; count_posedge[0]                                                                                        ; d_out_buffer[3]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.049     ; 1.067      ;
; 498.879 ; count_posedge[0]                                                                                        ; d_out_buffer[0]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.049     ; 1.067      ;
; 498.886 ; d_out_buffer[9]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a4~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.226      ; 1.360      ;
; 498.893 ; d_out_buffer[3]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a4~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.220      ; 1.347      ;
; 498.993 ; count_posedge[1]                                                                                        ; count_posedge[2]                                                                                        ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.054     ; 0.948      ;
; 499.007 ; count_posedge[3]                                                                                        ; d_out_buffer[10]                                                                                        ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.054     ; 0.934      ;
; 499.007 ; count_posedge[2]                                                                                        ; d_out_buffer[10]                                                                                        ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.054     ; 0.934      ;
; 499.014 ; count_posedge[2]                                                                                        ; count_posedge[3]                                                                                        ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.054     ; 0.927      ;
; 499.080 ; d_out_buffer[3]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a2~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.216      ; 1.156      ;
; 499.087 ; d_out_buffer[10]                                                                                        ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a2~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.218      ; 1.151      ;
; 499.116 ; d_out_buffer[6]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a8~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.224      ; 1.128      ;
; 499.124 ; d_out_buffer[9]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a8~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.228      ; 1.124      ;
; 499.128 ; d_out_buffer[10]                                                                                        ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a8~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.224      ; 1.116      ;
; 499.130 ; d_out_buffer[8]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a8~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.228      ; 1.118      ;
; 499.133 ; d_out_buffer[6]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a4~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.222      ; 1.109      ;
; 499.142 ; d_out_buffer[7]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a2~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.218      ; 1.096      ;
; 499.144 ; d_out_buffer[4]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a4~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.224      ; 1.100      ;
; 499.205 ; count_posedge[1]                                                                                        ; count_posedge[3]                                                                                        ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.054     ; 0.736      ;
; 499.292 ; count_posedge[0]                                                                                        ; d_out_buffer[9]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.055     ; 0.648      ;
; 499.294 ; count_posedge[0]                                                                                        ; d_out_buffer[8]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.055     ; 0.646      ;
; 499.316 ; d_out_buffer[1]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a2~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.216      ; 0.920      ;
; 499.324 ; d_out_buffer[0]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a2~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.216      ; 0.912      ;
; 499.325 ; d_out_buffer[2]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a2~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.216      ; 0.911      ;
; 499.325 ; d_out_buffer[10]                                                                                        ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a4~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.222      ; 0.917      ;
; 499.332 ; d_out_buffer[5]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a2~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.220      ; 0.908      ;
; 499.333 ; d_out_buffer[5]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a4~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.224      ; 0.911      ;
; 499.337 ; d_out_buffer[1]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a4~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.220      ; 0.903      ;
; 499.337 ; d_out_buffer[5]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a8~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.226      ; 0.909      ;
; 499.351 ; d_out_buffer[2]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a4~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.220      ; 0.889      ;
; 499.357 ; count_posedge[0]                                                                                        ; count_posedge[0]                                                                                        ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.055     ; 0.583      ;
; 499.358 ; count_posedge[3]                                                                                        ; count_posedge[3]                                                                                        ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.054     ; 0.583      ;
; 499.358 ; count_posedge[1]                                                                                        ; count_posedge[1]                                                                                        ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.054     ; 0.583      ;
; 499.358 ; count_posedge[2]                                                                                        ; count_posedge[2]                                                                                        ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.054     ; 0.583      ;
; 499.361 ; d_out_buffer[1]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a8~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.222      ; 0.881      ;
; 499.366 ; d_out_buffer[4]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a2~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.220      ; 0.874      ;
; 499.370 ; d_out_buffer[2]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a8~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.222      ; 0.872      ;
; 499.372 ; d_out_buffer[6]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a2~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.218      ; 0.866      ;
; 499.372 ; d_out_buffer[0]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a4~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.220      ; 0.868      ;
; 499.378 ; d_out_buffer[0]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a8~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.222      ; 0.864      ;
; 499.378 ; d_out_buffer[4]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a8~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.226      ; 0.868      ;
; 499.378 ; d_out_buffer[3]                                                                                         ; d_out_buffer[3]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.055     ; 0.562      ;
; 499.378 ; d_out_buffer[2]                                                                                         ; d_out_buffer[2]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.055     ; 0.562      ;
; 499.378 ; d_out_buffer[1]                                                                                         ; d_out_buffer[1]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.055     ; 0.562      ;
+---------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'sclk_0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                              ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                               ; To Node                                                                                                 ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.287 ; d_out_buffer[8]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a2~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.338      ; 0.794      ;
; 0.292 ; d_out_buffer[4]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a8~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.342      ; 0.803      ;
; 0.298 ; d_out_buffer[0]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a8~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.338      ; 0.805      ;
; 0.303 ; d_out_buffer[4]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a2~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.336      ; 0.808      ;
; 0.303 ; d_out_buffer[6]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a2~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.333      ; 0.805      ;
; 0.312 ; d_out_buffer[0]                                                                                         ; d_out_buffer[0]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; d_out_buffer[1]                                                                                         ; d_out_buffer[1]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; d_out_buffer[2]                                                                                         ; d_out_buffer[2]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; d_out_buffer[3]                                                                                         ; d_out_buffer[3]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; d_out_buffer[4]                                                                                         ; d_out_buffer[4]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; d_out_buffer[5]                                                                                         ; d_out_buffer[5]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; d_out_buffer[8]                                                                                         ; d_out_buffer[8]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; d_out_buffer[9]                                                                                         ; d_out_buffer[9]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; d_out_buffer[6]                                                                                         ; d_out_buffer[6]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; d_out_buffer[7]                                                                                         ; d_out_buffer[7]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; d_out_buffer[10]                                                                                        ; d_out_buffer[10]                                                                                        ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; count_posedge[3]                                                                                        ; count_posedge[3]                                                                                        ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; count_posedge[2]                                                                                        ; count_posedge[2]                                                                                        ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; count_posedge[1]                                                                                        ; count_posedge[1]                                                                                        ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.314 ; d_out_buffer[0]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a4~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.336      ; 0.819      ;
; 0.318 ; d_out_buffer[1]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a8~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.338      ; 0.825      ;
; 0.318 ; d_out_buffer[2]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a8~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.338      ; 0.825      ;
; 0.320 ; count_posedge[0]                                                                                        ; count_posedge[0]                                                                                        ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.519      ;
; 0.323 ; d_out_buffer[2]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a4~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.336      ; 0.828      ;
; 0.334 ; d_out_buffer[1]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a4~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.336      ; 0.839      ;
; 0.335 ; d_out_buffer[2]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a2~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.332      ; 0.836      ;
; 0.338 ; d_out_buffer[5]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a8~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.342      ; 0.849      ;
; 0.339 ; d_out_buffer[0]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a2~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.332      ; 0.840      ;
; 0.342 ; d_out_buffer[10]                                                                                        ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a4~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 0.848      ;
; 0.343 ; d_out_buffer[5]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a2~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.336      ; 0.848      ;
; 0.344 ; d_out_buffer[5]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a4~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.340      ; 0.853      ;
; 0.346 ; d_out_buffer[1]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a2~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.332      ; 0.847      ;
; 0.354 ; count_posedge[0]                                                                                        ; d_out_buffer[8]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.553      ;
; 0.355 ; count_posedge[0]                                                                                        ; d_out_buffer[9]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.554      ;
; 0.418 ; count_posedge[1]                                                                                        ; count_posedge[3]                                                                                        ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.616      ;
; 0.530 ; d_out_buffer[4]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a4~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.340      ; 1.039      ;
; 0.531 ; d_out_buffer[8]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a8~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.344      ; 1.044      ;
; 0.533 ; d_out_buffer[7]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a2~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.333      ; 1.035      ;
; 0.538 ; d_out_buffer[6]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a4~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 1.044      ;
; 0.541 ; d_out_buffer[6]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a8~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.339      ; 1.049      ;
; 0.549 ; d_out_buffer[9]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a8~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.344      ; 1.062      ;
; 0.550 ; d_out_buffer[10]                                                                                        ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a8~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.339      ; 1.058      ;
; 0.553 ; count_posedge[3]                                                                                        ; d_out_buffer[10]                                                                                        ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.751      ;
; 0.561 ; count_posedge[2]                                                                                        ; count_posedge[3]                                                                                        ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.759      ;
; 0.571 ; d_out_buffer[10]                                                                                        ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a2~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.333      ; 1.073      ;
; 0.575 ; count_posedge[2]                                                                                        ; d_out_buffer[10]                                                                                        ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.773      ;
; 0.588 ; d_out_buffer[3]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a2~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.332      ; 1.089      ;
; 0.588 ; count_posedge[1]                                                                                        ; count_posedge[2]                                                                                        ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.786      ;
; 0.759 ; count_posedge[0]                                                                                        ; d_out_buffer[3]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.964      ;
; 0.760 ; count_posedge[0]                                                                                        ; d_out_buffer[1]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.965      ;
; 0.760 ; count_posedge[0]                                                                                        ; d_out_buffer[2]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.965      ;
; 0.762 ; count_posedge[0]                                                                                        ; d_out_buffer[0]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.967      ;
; 0.779 ; d_out_buffer[3]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a4~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.336      ; 1.284      ;
; 0.786 ; d_out_buffer[9]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a4~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.342      ; 1.297      ;
; 0.787 ; count_posedge[0]                                                                                        ; count_posedge[1]                                                                                        ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 0.990      ;
; 0.788 ; count_posedge[0]                                                                                        ; d_out_buffer[7]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 0.991      ;
; 0.788 ; count_posedge[0]                                                                                        ; count_posedge[2]                                                                                        ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 0.991      ;
; 0.790 ; count_posedge[0]                                                                                        ; d_out_buffer[6]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 0.993      ;
; 0.805 ; d_out_buffer[3]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a8~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.338      ; 1.312      ;
; 0.812 ; d_out_buffer[8]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a4~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.342      ; 1.323      ;
; 0.844 ; d_out_buffer[9]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a2~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.338      ; 1.351      ;
; 0.870 ; count_posedge[1]                                                                                        ; d_out_buffer[7]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.068      ;
; 0.888 ; count_posedge[1]                                                                                        ; d_out_buffer[6]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.086      ;
; 0.947 ; count_posedge[2]                                                                                        ; d_out_buffer[7]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.145      ;
; 0.965 ; count_posedge[2]                                                                                        ; d_out_buffer[6]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.163      ;
; 0.970 ; count_posedge[0]                                                                                        ; count_posedge[3]                                                                                        ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.173      ;
; 1.018 ; count_posedge[0]                                                                                        ; d_out_buffer[5]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.219      ;
; 1.019 ; d_out_buffer[7]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a4~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 1.525      ;
; 1.019 ; count_posedge[0]                                                                                        ; d_out_buffer[4]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.220      ;
; 1.029 ; d_out_buffer[7]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a8~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.339      ; 1.537      ;
; 1.034 ; count_posedge[3]                                                                                        ; d_out_buffer[6]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.232      ;
; 1.037 ; count_posedge[3]                                                                                        ; d_out_buffer[7]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.235      ;
; 1.221 ; count_posedge[1]                                                                                        ; d_out_buffer[4]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.417      ;
; 1.222 ; count_posedge[1]                                                                                        ; d_out_buffer[5]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.418      ;
; 1.226 ; count_posedge[1]                                                                                        ; d_out_buffer[8]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.420      ;
; 1.228 ; count_posedge[1]                                                                                        ; d_out_buffer[9]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.422      ;
; 1.235 ; count_posedge[1]                                                                                        ; d_out_buffer[3]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.435      ;
; 1.256 ; count_posedge[1]                                                                                        ; d_out_buffer[1]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.456      ;
; 1.257 ; count_posedge[1]                                                                                        ; d_out_buffer[0]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.457      ;
; 1.260 ; count_posedge[1]                                                                                        ; d_out_buffer[2]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.460      ;
; 1.282 ; count_posedge[2]                                                                                        ; d_out_buffer[5]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.478      ;
; 1.303 ; count_posedge[2]                                                                                        ; d_out_buffer[4]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.499      ;
; 1.306 ; count_posedge[2]                                                                                        ; d_out_buffer[8]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.500      ;
; 1.308 ; count_posedge[2]                                                                                        ; d_out_buffer[9]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.502      ;
; 1.321 ; count_posedge[2]                                                                                        ; d_out_buffer[1]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.521      ;
; 1.322 ; count_posedge[2]                                                                                        ; d_out_buffer[0]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.522      ;
; 1.336 ; count_posedge[2]                                                                                        ; d_out_buffer[2]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.536      ;
; 1.337 ; count_posedge[2]                                                                                        ; d_out_buffer[3]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.537      ;
; 1.357 ; count_posedge[3]                                                                                        ; d_out_buffer[4]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.553      ;
; 1.358 ; count_posedge[3]                                                                                        ; d_out_buffer[5]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.554      ;
; 1.379 ; count_posedge[3]                                                                                        ; d_out_buffer[1]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.579      ;
; 1.380 ; count_posedge[3]                                                                                        ; d_out_buffer[0]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.580      ;
; 1.384 ; count_posedge[3]                                                                                        ; d_out_buffer[9]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.578      ;
; 1.405 ; count_posedge[3]                                                                                        ; d_out_buffer[8]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.599      ;
; 1.408 ; count_posedge[1]                                                                                        ; d_out_buffer[10]                                                                                        ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.606      ;
; 1.425 ; count_posedge[3]                                                                                        ; d_out_buffer[2]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.625      ;
; 1.426 ; count_posedge[3]                                                                                        ; d_out_buffer[3]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.626      ;
; 1.633 ; count_posedge[0]                                                                                        ; d_out_buffer[10]                                                                                        ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.836      ;
; 2.108 ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a8~porta_address_reg0 ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|q_a[11]                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.010      ; 2.260      ;
; 2.108 ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a8~porta_address_reg0 ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|q_a[10]                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.010      ; 2.260      ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                           ;
+----------------------------------------------------+---------+---------------+
; Clock                                              ; Slack   ; End Point TNS ;
+----------------------------------------------------+---------+---------------+
; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 498.676 ; 0.000         ;
+----------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                          ;
+----------------------------------------------------+-------+---------------+
; Clock                                              ; Slack ; End Point TNS ;
+----------------------------------------------------+-------+---------------+
; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.145 ; 0.000         ;
+----------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                             ;
+----------------------------------------------------+---------+---------------+
; Clock                                              ; Slack   ; End Point TNS ;
+----------------------------------------------------+---------+---------------+
; clk                                                ; 9.587   ; 0.000         ;
; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 249.751 ; 0.000         ;
+----------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'sclk_0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                               ;
+---------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                               ; To Node                                                                                                 ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 498.676 ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a8~porta_address_reg0 ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|q_a[11]                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.047     ; 1.232      ;
; 498.676 ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a8~porta_address_reg0 ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|q_a[10]                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.047     ; 1.232      ;
; 498.676 ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a8~porta_address_reg0 ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|q_a[9]                          ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.047     ; 1.232      ;
; 498.676 ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a8~porta_address_reg0 ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|q_a[8]                          ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.047     ; 1.232      ;
; 498.676 ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a4~porta_address_reg0 ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|q_a[7]                          ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.047     ; 1.232      ;
; 498.676 ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a4~porta_address_reg0 ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|q_a[6]                          ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.047     ; 1.232      ;
; 498.676 ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a4~porta_address_reg0 ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|q_a[5]                          ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.047     ; 1.232      ;
; 498.676 ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a4~porta_address_reg0 ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|q_a[4]                          ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.047     ; 1.232      ;
; 498.676 ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a2~porta_address_reg0 ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|q_a[3]                          ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.047     ; 1.232      ;
; 498.676 ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a2~porta_address_reg0 ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|q_a[2]                          ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.047     ; 1.232      ;
; 498.676 ; count_posedge[3]                                                                                        ; d_out_buffer[2]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.035     ; 1.276      ;
; 498.676 ; count_posedge[3]                                                                                        ; d_out_buffer[3]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.035     ; 1.276      ;
; 498.676 ; count_posedge[0]                                                                                        ; d_out_buffer[10]                                                                                        ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.034     ; 1.277      ;
; 498.703 ; count_posedge[3]                                                                                        ; d_out_buffer[4]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.041     ; 1.243      ;
; 498.703 ; count_posedge[3]                                                                                        ; d_out_buffer[5]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.041     ; 1.243      ;
; 498.718 ; count_posedge[3]                                                                                        ; d_out_buffer[8]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.040     ; 1.229      ;
; 498.718 ; count_posedge[3]                                                                                        ; d_out_buffer[9]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.040     ; 1.229      ;
; 498.753 ; count_posedge[2]                                                                                        ; d_out_buffer[2]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.035     ; 1.199      ;
; 498.753 ; count_posedge[2]                                                                                        ; d_out_buffer[3]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.035     ; 1.199      ;
; 498.764 ; count_posedge[3]                                                                                        ; d_out_buffer[1]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.035     ; 1.188      ;
; 498.771 ; d_out_buffer[10]                                                                                        ; d_out_buffer[10]                                                                                        ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.037     ; 1.179      ;
; 498.773 ; count_posedge[3]                                                                                        ; d_out_buffer[0]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.035     ; 1.179      ;
; 498.816 ; count_posedge[2]                                                                                        ; d_out_buffer[9]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.040     ; 1.131      ;
; 498.820 ; count_posedge[2]                                                                                        ; d_out_buffer[4]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.041     ; 1.126      ;
; 498.820 ; count_posedge[2]                                                                                        ; d_out_buffer[5]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.041     ; 1.126      ;
; 498.820 ; count_posedge[2]                                                                                        ; d_out_buffer[1]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.035     ; 1.132      ;
; 498.828 ; count_posedge[2]                                                                                        ; d_out_buffer[8]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.040     ; 1.119      ;
; 498.829 ; count_posedge[2]                                                                                        ; d_out_buffer[0]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.035     ; 1.123      ;
; 498.847 ; count_posedge[1]                                                                                        ; d_out_buffer[4]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.041     ; 1.099      ;
; 498.847 ; count_posedge[1]                                                                                        ; d_out_buffer[5]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.041     ; 1.099      ;
; 498.861 ; count_posedge[1]                                                                                        ; d_out_buffer[8]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.040     ; 1.086      ;
; 498.861 ; count_posedge[1]                                                                                        ; d_out_buffer[9]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.040     ; 1.086      ;
; 498.866 ; count_posedge[1]                                                                                        ; d_out_buffer[2]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.035     ; 1.086      ;
; 498.866 ; count_posedge[1]                                                                                        ; d_out_buffer[3]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.035     ; 1.086      ;
; 498.883 ; count_posedge[1]                                                                                        ; d_out_buffer[1]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.035     ; 1.069      ;
; 498.892 ; count_posedge[1]                                                                                        ; d_out_buffer[0]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.035     ; 1.060      ;
; 498.892 ; count_posedge[1]                                                                                        ; d_out_buffer[10]                                                                                        ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.037     ; 1.058      ;
; 498.971 ; count_posedge[3]                                                                                        ; d_out_buffer[6]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.037     ; 0.979      ;
; 498.971 ; count_posedge[3]                                                                                        ; d_out_buffer[7]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.037     ; 0.979      ;
; 499.061 ; count_posedge[2]                                                                                        ; d_out_buffer[6]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.037     ; 0.889      ;
; 499.061 ; count_posedge[2]                                                                                        ; d_out_buffer[7]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.037     ; 0.889      ;
; 499.071 ; d_out_buffer[7]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a8~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.140      ; 1.078      ;
; 499.080 ; d_out_buffer[7]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a4~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.138      ; 1.067      ;
; 499.087 ; count_posedge[0]                                                                                        ; d_out_buffer[5]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.038     ; 0.862      ;
; 499.088 ; count_posedge[0]                                                                                        ; d_out_buffer[4]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.038     ; 0.861      ;
; 499.114 ; count_posedge[0]                                                                                        ; count_posedge[3]                                                                                        ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.034     ; 0.839      ;
; 499.117 ; count_posedge[1]                                                                                        ; d_out_buffer[6]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.037     ; 0.833      ;
; 499.117 ; count_posedge[1]                                                                                        ; d_out_buffer[7]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.037     ; 0.833      ;
; 499.179 ; d_out_buffer[9]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a2~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.138      ; 0.968      ;
; 499.209 ; d_out_buffer[3]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a8~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.139      ; 0.939      ;
; 499.211 ; d_out_buffer[8]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a4~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.141      ; 0.939      ;
; 499.224 ; d_out_buffer[9]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a4~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.141      ; 0.926      ;
; 499.232 ; d_out_buffer[3]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a4~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.137      ; 0.914      ;
; 499.250 ; count_posedge[0]                                                                                        ; d_out_buffer[6]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.034     ; 0.703      ;
; 499.251 ; count_posedge[0]                                                                                        ; count_posedge[1]                                                                                        ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.034     ; 0.702      ;
; 499.254 ; count_posedge[0]                                                                                        ; count_posedge[2]                                                                                        ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.034     ; 0.699      ;
; 499.254 ; count_posedge[0]                                                                                        ; d_out_buffer[7]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.034     ; 0.699      ;
; 499.267 ; count_posedge[0]                                                                                        ; d_out_buffer[0]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.032     ; 0.688      ;
; 499.269 ; count_posedge[0]                                                                                        ; d_out_buffer[2]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.032     ; 0.686      ;
; 499.269 ; count_posedge[0]                                                                                        ; d_out_buffer[1]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.032     ; 0.686      ;
; 499.270 ; count_posedge[0]                                                                                        ; d_out_buffer[3]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.032     ; 0.685      ;
; 499.360 ; count_posedge[1]                                                                                        ; count_posedge[2]                                                                                        ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.037     ; 0.590      ;
; 499.361 ; count_posedge[2]                                                                                        ; d_out_buffer[10]                                                                                        ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.037     ; 0.589      ;
; 499.368 ; count_posedge[2]                                                                                        ; count_posedge[3]                                                                                        ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.037     ; 0.582      ;
; 499.371 ; d_out_buffer[3]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a2~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.134      ; 0.772      ;
; 499.372 ; count_posedge[3]                                                                                        ; d_out_buffer[10]                                                                                        ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.037     ; 0.578      ;
; 499.389 ; d_out_buffer[10]                                                                                        ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a2~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.135      ; 0.755      ;
; 499.399 ; d_out_buffer[9]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a8~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.143      ; 0.753      ;
; 499.404 ; d_out_buffer[6]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a8~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.140      ; 0.745      ;
; 499.404 ; d_out_buffer[10]                                                                                        ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a8~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.140      ; 0.745      ;
; 499.409 ; d_out_buffer[8]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a8~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.143      ; 0.743      ;
; 499.413 ; d_out_buffer[6]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a4~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.138      ; 0.734      ;
; 499.414 ; d_out_buffer[7]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a2~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.135      ; 0.730      ;
; 499.434 ; d_out_buffer[4]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a4~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.142      ; 0.717      ;
; 499.498 ; count_posedge[1]                                                                                        ; count_posedge[3]                                                                                        ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.037     ; 0.452      ;
; 499.538 ; d_out_buffer[1]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a2~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.134      ; 0.605      ;
; 499.543 ; d_out_buffer[0]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a2~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.134      ; 0.600      ;
; 499.549 ; d_out_buffer[2]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a2~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.134      ; 0.594      ;
; 499.550 ; d_out_buffer[10]                                                                                        ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a4~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.138      ; 0.597      ;
; 499.553 ; d_out_buffer[5]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a2~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.139      ; 0.595      ;
; 499.555 ; d_out_buffer[1]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a4~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.137      ; 0.591      ;
; 499.556 ; d_out_buffer[5]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a8~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.144      ; 0.597      ;
; 499.559 ; count_posedge[0]                                                                                        ; d_out_buffer[9]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.037     ; 0.391      ;
; 499.561 ; count_posedge[0]                                                                                        ; d_out_buffer[8]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.037     ; 0.389      ;
; 499.562 ; d_out_buffer[2]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a4~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.137      ; 0.584      ;
; 499.563 ; d_out_buffer[5]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a4~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.142      ; 0.588      ;
; 499.574 ; d_out_buffer[1]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a8~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.139      ; 0.574      ;
; 499.575 ; d_out_buffer[4]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a2~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.139      ; 0.573      ;
; 499.575 ; d_out_buffer[0]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a4~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.137      ; 0.571      ;
; 499.579 ; d_out_buffer[2]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a8~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.139      ; 0.569      ;
; 499.580 ; d_out_buffer[6]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a2~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.135      ; 0.564      ;
; 499.584 ; d_out_buffer[0]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a8~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.139      ; 0.564      ;
; 499.584 ; d_out_buffer[4]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a8~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.144      ; 0.569      ;
; 499.588 ; d_out_buffer[8]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a2~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.138      ; 0.559      ;
; 499.591 ; count_posedge[0]                                                                                        ; count_posedge[0]                                                                                        ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.037     ; 0.359      ;
; 499.591 ; count_posedge[3]                                                                                        ; count_posedge[3]                                                                                        ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.037     ; 0.359      ;
; 499.591 ; count_posedge[1]                                                                                        ; count_posedge[1]                                                                                        ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.037     ; 0.359      ;
; 499.591 ; count_posedge[2]                                                                                        ; count_posedge[2]                                                                                        ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.037     ; 0.359      ;
; 499.600 ; d_out_buffer[5]                                                                                         ; d_out_buffer[5]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.037     ; 0.350      ;
; 499.600 ; d_out_buffer[4]                                                                                         ; d_out_buffer[4]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.037     ; 0.350      ;
+---------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'sclk_0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                              ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                               ; To Node                                                                                                 ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.145 ; d_out_buffer[4]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a8~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.474      ;
; 0.147 ; d_out_buffer[8]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a2~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.470      ;
; 0.153 ; d_out_buffer[4]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a2~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.477      ;
; 0.154 ; d_out_buffer[0]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a8~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.477      ;
; 0.157 ; d_out_buffer[6]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a2~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.477      ;
; 0.161 ; d_out_buffer[1]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a8~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.484      ;
; 0.162 ; d_out_buffer[2]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a8~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.485      ;
; 0.163 ; d_out_buffer[0]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a4~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.484      ;
; 0.166 ; d_out_buffer[2]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a4~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.487      ;
; 0.168 ; d_out_buffer[5]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a4~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.495      ;
; 0.170 ; d_out_buffer[5]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a8~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.499      ;
; 0.172 ; d_out_buffer[1]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a4~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.493      ;
; 0.174 ; d_out_buffer[5]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a2~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.498      ;
; 0.177 ; d_out_buffer[10]                                                                                        ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a4~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.500      ;
; 0.178 ; d_out_buffer[2]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a2~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.214      ; 0.496      ;
; 0.183 ; d_out_buffer[0]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a2~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.214      ; 0.501      ;
; 0.186 ; d_out_buffer[4]                                                                                         ; d_out_buffer[4]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; d_out_buffer[5]                                                                                         ; d_out_buffer[5]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; d_out_buffer[6]                                                                                         ; d_out_buffer[6]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; d_out_buffer[7]                                                                                         ; d_out_buffer[7]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; d_out_buffer[8]                                                                                         ; d_out_buffer[8]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; d_out_buffer[9]                                                                                         ; d_out_buffer[9]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; d_out_buffer[10]                                                                                        ; d_out_buffer[10]                                                                                        ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; count_posedge[3]                                                                                        ; count_posedge[3]                                                                                        ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; count_posedge[2]                                                                                        ; count_posedge[2]                                                                                        ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; count_posedge[1]                                                                                        ; count_posedge[1]                                                                                        ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; d_out_buffer[1]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a2~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.214      ; 0.505      ;
; 0.187 ; d_out_buffer[0]                                                                                         ; d_out_buffer[0]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; d_out_buffer[1]                                                                                         ; d_out_buffer[1]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; d_out_buffer[2]                                                                                         ; d_out_buffer[2]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; d_out_buffer[3]                                                                                         ; d_out_buffer[3]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; count_posedge[0]                                                                                        ; count_posedge[0]                                                                                        ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.208 ; count_posedge[0]                                                                                        ; d_out_buffer[8]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.329      ;
; 0.208 ; count_posedge[0]                                                                                        ; d_out_buffer[9]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.329      ;
; 0.250 ; count_posedge[1]                                                                                        ; count_posedge[3]                                                                                        ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.371      ;
; 0.275 ; d_out_buffer[4]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a4~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.602      ;
; 0.297 ; d_out_buffer[7]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a2~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.617      ;
; 0.298 ; d_out_buffer[8]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a8~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.626      ;
; 0.300 ; d_out_buffer[6]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a4~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.623      ;
; 0.304 ; d_out_buffer[10]                                                                                        ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a8~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.629      ;
; 0.306 ; d_out_buffer[9]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a8~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.634      ;
; 0.308 ; d_out_buffer[6]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a8~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.633      ;
; 0.317 ; d_out_buffer[10]                                                                                        ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a2~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.637      ;
; 0.331 ; d_out_buffer[3]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a2~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.214      ; 0.649      ;
; 0.341 ; count_posedge[3]                                                                                        ; d_out_buffer[10]                                                                                        ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.462      ;
; 0.344 ; count_posedge[2]                                                                                        ; count_posedge[3]                                                                                        ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.465      ;
; 0.351 ; count_posedge[2]                                                                                        ; d_out_buffer[10]                                                                                        ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.472      ;
; 0.351 ; count_posedge[1]                                                                                        ; count_posedge[2]                                                                                        ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.472      ;
; 0.449 ; count_posedge[0]                                                                                        ; d_out_buffer[1]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.574      ;
; 0.449 ; count_posedge[0]                                                                                        ; d_out_buffer[2]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.574      ;
; 0.449 ; count_posedge[0]                                                                                        ; d_out_buffer[3]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.574      ;
; 0.451 ; count_posedge[0]                                                                                        ; d_out_buffer[0]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.576      ;
; 0.454 ; d_out_buffer[9]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a4~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.780      ;
; 0.456 ; d_out_buffer[3]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a4~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.777      ;
; 0.456 ; count_posedge[0]                                                                                        ; d_out_buffer[7]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.580      ;
; 0.457 ; count_posedge[0]                                                                                        ; count_posedge[2]                                                                                        ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.581      ;
; 0.459 ; count_posedge[0]                                                                                        ; count_posedge[1]                                                                                        ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.583      ;
; 0.460 ; count_posedge[0]                                                                                        ; d_out_buffer[6]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.584      ;
; 0.461 ; d_out_buffer[8]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a4~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.787      ;
; 0.472 ; d_out_buffer[3]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a8~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.795      ;
; 0.490 ; d_out_buffer[9]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a2~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.813      ;
; 0.536 ; count_posedge[1]                                                                                        ; d_out_buffer[7]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.657      ;
; 0.550 ; count_posedge[1]                                                                                        ; d_out_buffer[6]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.671      ;
; 0.564 ; count_posedge[0]                                                                                        ; count_posedge[3]                                                                                        ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.688      ;
; 0.579 ; d_out_buffer[7]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a4~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.902      ;
; 0.587 ; d_out_buffer[7]                                                                                         ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a8~porta_address_reg0 ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.912      ;
; 0.589 ; count_posedge[2]                                                                                        ; d_out_buffer[7]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.710      ;
; 0.603 ; count_posedge[0]                                                                                        ; d_out_buffer[4]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.723      ;
; 0.603 ; count_posedge[2]                                                                                        ; d_out_buffer[6]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.724      ;
; 0.605 ; count_posedge[0]                                                                                        ; d_out_buffer[5]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.725      ;
; 0.632 ; count_posedge[3]                                                                                        ; d_out_buffer[6]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.753      ;
; 0.635 ; count_posedge[3]                                                                                        ; d_out_buffer[7]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.756      ;
; 0.722 ; count_posedge[1]                                                                                        ; d_out_buffer[4]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.839      ;
; 0.723 ; count_posedge[1]                                                                                        ; d_out_buffer[5]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.840      ;
; 0.723 ; count_posedge[1]                                                                                        ; d_out_buffer[8]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.841      ;
; 0.725 ; count_posedge[1]                                                                                        ; d_out_buffer[9]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.843      ;
; 0.738 ; count_posedge[1]                                                                                        ; d_out_buffer[1]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.860      ;
; 0.739 ; count_posedge[1]                                                                                        ; d_out_buffer[0]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.861      ;
; 0.781 ; count_posedge[2]                                                                                        ; d_out_buffer[8]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.899      ;
; 0.783 ; count_posedge[2]                                                                                        ; d_out_buffer[9]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.901      ;
; 0.785 ; count_posedge[2]                                                                                        ; d_out_buffer[1]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.907      ;
; 0.786 ; count_posedge[2]                                                                                        ; d_out_buffer[0]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.908      ;
; 0.787 ; count_posedge[2]                                                                                        ; d_out_buffer[2]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.909      ;
; 0.789 ; count_posedge[2]                                                                                        ; d_out_buffer[3]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.911      ;
; 0.794 ; count_posedge[1]                                                                                        ; d_out_buffer[2]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.916      ;
; 0.796 ; count_posedge[1]                                                                                        ; d_out_buffer[3]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.918      ;
; 0.818 ; count_posedge[3]                                                                                        ; d_out_buffer[4]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.935      ;
; 0.819 ; count_posedge[3]                                                                                        ; d_out_buffer[5]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.936      ;
; 0.825 ; count_posedge[3]                                                                                        ; d_out_buffer[1]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.947      ;
; 0.825 ; count_posedge[2]                                                                                        ; d_out_buffer[5]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.942      ;
; 0.826 ; count_posedge[3]                                                                                        ; d_out_buffer[0]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.948      ;
; 0.829 ; count_posedge[2]                                                                                        ; d_out_buffer[4]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.946      ;
; 0.849 ; count_posedge[3]                                                                                        ; d_out_buffer[2]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.971      ;
; 0.851 ; count_posedge[3]                                                                                        ; d_out_buffer[3]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.973      ;
; 0.875 ; count_posedge[1]                                                                                        ; d_out_buffer[10]                                                                                        ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.996      ;
; 0.897 ; count_posedge[3]                                                                                        ; d_out_buffer[8]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.015      ;
; 0.898 ; count_posedge[3]                                                                                        ; d_out_buffer[9]                                                                                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.016      ;
; 0.964 ; count_posedge[0]                                                                                        ; d_out_buffer[10]                                                                                        ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.088      ;
; 1.049 ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a8~porta_address_reg0 ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|q_a[11]                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|ram_block1a8~porta_address_reg0 ; ADC:ADC0|altsyncram:altsyncram_component|altsyncram_e191:auto_generated|q_a[10]                         ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.151      ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                              ;
+-----------------------------------------------------+---------+-------+----------+---------+---------------------+
; Clock                                               ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                                    ; 497.244 ; 0.145 ; N/A      ; N/A     ; 9.587               ;
;  clk                                                ; N/A     ; N/A   ; N/A      ; N/A     ; 9.587               ;
;  sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 497.244 ; 0.145 ; N/A      ; N/A     ; 249.744             ;
; Design-wide TNS                                     ; 0.0     ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk                                                ; N/A     ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-----------------------------------------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; d_in          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; _sclk         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; segments[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; segments[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; segments[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; segments[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; segments[4]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; segments[5]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; segments[6]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dp            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; select[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; select[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; select[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; display_clk   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pwm           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; buttons[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; buttons[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; buttons[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; buttons[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; buttons[4]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; buttons[5]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; buttons[6]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; buttons[7]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; encoder0                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; encoder1                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; reset                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; d_out                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; d_in          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; _sclk         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; segments[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; segments[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; segments[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; segments[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; segments[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; segments[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; segments[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; dp            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; select[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; select[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; select[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; display_clk   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; pwm           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; d_in          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; _sclk         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; segments[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; segments[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; segments[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; segments[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; segments[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; segments[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; segments[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; dp            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; select[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; select[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; select[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; display_clk   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; pwm           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; d_in          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; _sclk         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; segments[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; segments[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; segments[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; segments[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; segments[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; segments[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; segments[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dp            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; select[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; select[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; select[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; display_clk   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pwm           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                     ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                         ; To Clock                                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 139      ; 0        ; 0        ; 0        ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                      ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                         ; To Clock                                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; sclk_0|altpll_component|auto_generated|pll1|clk[0] ; 139      ; 0        ; 0        ; 0        ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 11    ; 11   ;
; Unconstrained Output Ports      ; 9     ; 9    ;
; Unconstrained Output Port Paths ; 72    ; 72   ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                        ;
+---------------------------------------------------------+---------------------------------------------------------+-----------+-------------+
; Target                                                  ; Clock                                                   ; Type      ; Status      ;
+---------------------------------------------------------+---------------------------------------------------------+-----------+-------------+
; clk                                                     ; clk                                                     ; Base      ; Constrained ;
; frame_rate0|altpll_component|auto_generated|pll1|clk[1] ; frame_rate0|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
; sclk_0|altpll_component|auto_generated|pll1|clk[0]      ; sclk_0|altpll_component|auto_generated|pll1|clk[0]      ; Generated ; Constrained ;
+---------------------------------------------------------+---------------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; d_out      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; _sclk       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display_clk ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; segments[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; segments[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; segments[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; segments[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; segments[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; segments[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; segments[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; d_out      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; _sclk       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display_clk ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; segments[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; segments[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; segments[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; segments[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; segments[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; segments[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; segments[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Processing started: Fri May 27 01:32:53 2016
Info: Command: quartus_sta ROM -c ROM
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'ROM.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk clk
    Info (332110): create_generated_clock -source {sclk_0|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -duty_cycle 50.00 -name {sclk_0|altpll_component|auto_generated|pll1|clk[0]} {sclk_0|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {frame_rate0|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5000 -duty_cycle 50.00 -name {frame_rate0|altpll_component|auto_generated|pll1|clk[1]} {frame_rate0|altpll_component|auto_generated|pll1|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 497.244
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   497.244               0.000 sclk_0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.293
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.293               0.000 sclk_0|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.835
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.835               0.000 clk 
    Info (332119):   249.745               0.000 sclk_0|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 497.516
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   497.516               0.000 sclk_0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.287
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.287               0.000 sclk_0|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.817
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.817               0.000 clk 
    Info (332119):   249.744               0.000 sclk_0|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 498.676
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   498.676               0.000 sclk_0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.145
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.145               0.000 sclk_0|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.587
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.587               0.000 clk 
    Info (332119):   249.751               0.000 sclk_0|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 1044 megabytes
    Info: Processing ended: Fri May 27 01:32:55 2016
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


