$date
	Sat Oct 24 21:32:24 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 4 ! y [3:0] $end
$var reg 4 " a [3:0] $end
$var reg 4 # b [3:0] $end
$var reg 3 $ f [2:0] $end
$scope module m $end
$var wire 4 % a [3:0] $end
$var wire 4 & b [3:0] $end
$var wire 3 ' f [2:0] $end
$var reg 4 ( y [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 (
b0 '
b0 &
b0 %
b0 $
b0 #
b0 "
b0 !
$end
#1
b1 "
b1 %
#2
b1 !
b1 (
b1 #
b1 &
#3
b0 !
b0 (
b1 $
b1 '
b0 #
b0 &
b0 "
b0 %
#4
b1 !
b1 (
b1 #
b1 &
#5
b1 "
b1 %
#6
b1100 !
b1100 (
b10 $
b10 '
b100 #
b100 &
b1000 "
b1000 %
#7
b10 !
b10 (
b100 $
b100 '
b0 #
b0 &
b10 "
b10 %
#8
b1111 !
b1111 (
b101 $
b101 '
b0 "
b0 %
#9
b101 !
b101 (
b110 $
b110 '
b1 #
b1 &
b110 "
b110 %
#10
b0 !
b0 (
b111 $
b111 '
b0 #
b0 &
b100 "
b100 %
#11
b1 !
b1 (
b100 #
b100 &
b0 "
b0 %
#30
