library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity half_adder is
	port(
		a: in std_logic;
		b: in std_logic;
		sum: out std_logic;
		carry: out std_logic
	);
end half_adder;

architecture rtl of half_adder is

begin 
	sum<= (a and (not b)) or ((not a) and b);
	carry <= a and b;
end rtl;
 
