#See https://epsilon537.github.io/boxlambda/documentation/#bender-targets for a list of used Bender targets.

# Package metadata. Required.
package:
  # The name of the package. Required.
  name: ddr_test

dependencies:
  # Path dependency.
  wb_gpio: { path: "../../components/wb_gpio" }
  wbuart32: { path: "../../components/wbuart32" }
  ibex_wb_common: { path: "../../components/ibex_wb_common" }
  ibex_wb_core: { path: "../../components/ibex_wb_core" }
  riscv-dbg: { path: "../../components/riscv-dbg" }
  litedram: { path: "../../components/litedram" }
  
sources:
  - target: constraints
    files:
      - constrs/Arty-A7-35-Master.xdc
  - target: memory_sim
    files:
      - src/sim/spram.mem
  - target: memory_fpga
    files:
      - src/fpga/spram.mem      
  - target: verilator
    files:
      - sim/sim_main.cpp
      - ../../sub/wbuart32/bench/cpp/uartsim.cpp
      - ../../sub/riscv-dbg/tb/remote_bitbang/sim_jtag.c
      - ../../sub/riscv-dbg/tb/remote_bitbang/remote_bitbang.c
      - lint.vlt
      - ../../sub/riscv-dbg/tb/SimJTAG.sv
      - sim/sim_main.sv
  - target: any(vivado,verilator)
    defines:
      NO_MODPORT_EXPRESSIONS: ~
      DEBUG_MODULE_ACTIVE: ~
      DRAM: ~
    #spram and timer should be separate components, but since I won't use them
    #as Boxlambda components, I'm leaving them here in the hello world example
    files:
      - ../../sub/ibex_wb/soc/common/rtl/wb_interconnect_sharedbus.sv
      - ../../sub/ibex_wb/soc/fpga/arty-a7-35/rtl/spramx32.sv      
      - ../../sub/ibex_wb/soc/fpga/arty-a7-35/rtl/wb_spramx32.sv
      - ../../sub/ibex_wb/soc/fpga/arty-a7-35/rtl/wb_timer.sv
      - rtl/ddr_test_soc.sv
