{"Source Block": ["oh/ecfg/hdl/ecfg.v@196:206@HdlIdDef", "   wire \tecfg_regmux;\n   wire [31:0] \tecfg_reg_mux;\n   wire \tecfg_cfgtx_write;\n   wire \tecfg_cfgrx_write;\n   wire \tecfg_cfgclk_write;\n   wire \tecfg_coreid_write;\n   wire \tecfg_dataout_write;\n   wire \tecfg_rx_monitor_mode;\n   wire \tecfg_reset_write;\n   \n   /*****************************/\n"], "Clone Blocks": [["oh/ecfg/hdl/ecfg.v@190:200", "   reg [31:0] \tmi_dout;\n   \n   //wires\n   wire \tecfg_read;\n   wire \tecfg_write;\n   wire         ecfg_match;\n   wire \tecfg_regmux;\n   wire [31:0] \tecfg_reg_mux;\n   wire \tecfg_cfgtx_write;\n   wire \tecfg_cfgrx_write;\n   wire \tecfg_cfgclk_write;\n"], ["oh/ecfg/hdl/ecfg.v@192:202", "   //wires\n   wire \tecfg_read;\n   wire \tecfg_write;\n   wire         ecfg_match;\n   wire \tecfg_regmux;\n   wire [31:0] \tecfg_reg_mux;\n   wire \tecfg_cfgtx_write;\n   wire \tecfg_cfgrx_write;\n   wire \tecfg_cfgclk_write;\n   wire \tecfg_coreid_write;\n   wire \tecfg_dataout_write;\n"], ["oh/ecfg/hdl/ecfg.v@189:199", "   reg [10:0] \tecfg_dataout_reg;\n   reg [31:0] \tmi_dout;\n   \n   //wires\n   wire \tecfg_read;\n   wire \tecfg_write;\n   wire         ecfg_match;\n   wire \tecfg_regmux;\n   wire [31:0] \tecfg_reg_mux;\n   wire \tecfg_cfgtx_write;\n   wire \tecfg_cfgrx_write;\n"], ["oh/ecfg/hdl/ecfg.v@193:203", "   wire \tecfg_read;\n   wire \tecfg_write;\n   wire         ecfg_match;\n   wire \tecfg_regmux;\n   wire [31:0] \tecfg_reg_mux;\n   wire \tecfg_cfgtx_write;\n   wire \tecfg_cfgrx_write;\n   wire \tecfg_cfgclk_write;\n   wire \tecfg_coreid_write;\n   wire \tecfg_dataout_write;\n   wire \tecfg_rx_monitor_mode;\n"], ["oh/ecfg/hdl/ecfg.v@197:207", "   wire [31:0] \tecfg_reg_mux;\n   wire \tecfg_cfgtx_write;\n   wire \tecfg_cfgrx_write;\n   wire \tecfg_cfgclk_write;\n   wire \tecfg_coreid_write;\n   wire \tecfg_dataout_write;\n   wire \tecfg_rx_monitor_mode;\n   wire \tecfg_reset_write;\n   \n   /*****************************/\n   /*ADDRESS DECODE LOGIC       */\n"], ["oh/ecfg/hdl/ecfg.v@191:201", "   \n   //wires\n   wire \tecfg_read;\n   wire \tecfg_write;\n   wire         ecfg_match;\n   wire \tecfg_regmux;\n   wire [31:0] \tecfg_reg_mux;\n   wire \tecfg_cfgtx_write;\n   wire \tecfg_cfgrx_write;\n   wire \tecfg_cfgclk_write;\n   wire \tecfg_coreid_write;\n"], ["oh/ecfg/hdl/ecfg.v@198:208", "   wire \tecfg_cfgtx_write;\n   wire \tecfg_cfgrx_write;\n   wire \tecfg_cfgclk_write;\n   wire \tecfg_coreid_write;\n   wire \tecfg_dataout_write;\n   wire \tecfg_rx_monitor_mode;\n   wire \tecfg_reset_write;\n   \n   /*****************************/\n   /*ADDRESS DECODE LOGIC       */\n   /*****************************/\n"], ["oh/ecfg/hdl/ecfg.v@194:204", "   wire \tecfg_write;\n   wire         ecfg_match;\n   wire \tecfg_regmux;\n   wire [31:0] \tecfg_reg_mux;\n   wire \tecfg_cfgtx_write;\n   wire \tecfg_cfgrx_write;\n   wire \tecfg_cfgclk_write;\n   wire \tecfg_coreid_write;\n   wire \tecfg_dataout_write;\n   wire \tecfg_rx_monitor_mode;\n   wire \tecfg_reset_write;\n"], ["oh/ecfg/hdl/ecfg.v@195:205", "   wire         ecfg_match;\n   wire \tecfg_regmux;\n   wire [31:0] \tecfg_reg_mux;\n   wire \tecfg_cfgtx_write;\n   wire \tecfg_cfgrx_write;\n   wire \tecfg_cfgclk_write;\n   wire \tecfg_coreid_write;\n   wire \tecfg_dataout_write;\n   wire \tecfg_rx_monitor_mode;\n   wire \tecfg_reset_write;\n   \n"]], "Diff Content": {"Delete": [], "Add": [[201, "   wire \tecfg_version_write;\n"]]}}