Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Apr 10 20:18:24 2024
| Host         : LAPTOP-RCMTCCBQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file timer32_timing_summary_routed.rpt -pb timer32_timing_summary_routed.pb -rpx timer32_timing_summary_routed.rpx -warn_on_violation
| Design       : timer32
| Device       : 7a12ti-csg325
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     99          
LUTAR-1    Warning           LUT drives async reset alert    66          
TIMING-20  Warning           Non-clocked latch               64          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (259)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (327)
5. checking no_input_delay (37)
6. checking no_output_delay (32)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (259)
--------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: addr[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: addr[1] (HIGH)

 There are 99 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: din[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: din[10] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: din[11] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: din[12] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: din[13] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: din[14] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: din[15] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: din[16] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: din[17] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: din[18] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: din[19] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: din[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: din[20] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: din[21] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: din[22] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: din[23] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: din[24] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: din[25] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: din[26] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: din[27] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: din[28] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: din[29] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: din[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: din[30] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: din[31] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: din[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: din[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: din[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: din[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: din[7] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: din[8] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: din[9] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rden (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: reset (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (327)
--------------------------------------------------
 There are 327 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (37)
-------------------------------
 There are 37 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (32)
--------------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  359          inf        0.000                      0                  359           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           359 Endpoints
Min Delay           359 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 TMR_dout_reg[0]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            TMR_dout_reg[30]_P/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.054ns  (logic 1.935ns (21.372%)  route 7.119ns (78.628%))
  Logic Levels:           7  (CARRY4=3 FDPE=1 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y26          FDPE                         0.000     0.000 r  TMR_dout_reg[0]_P/C
    SLICE_X8Y26          FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  TMR_dout_reg[0]_P/Q
                         net (fo=2, routed)           0.821     1.339    TMR_dout_reg[0]_P_n_0
    SLICE_X8Y26          LUT3 (Prop_lut3_I0_O)        0.124     1.463 r  dout_reg[0]_i_2/O
                         net (fo=4, routed)           1.367     2.830    dout_reg[0]_i_2_n_0
    SLICE_X2Y29          LUT6 (Prop_lut6_I1_O)        0.124     2.954 r  TMR_dout[31]_P_i_27/O
                         net (fo=1, routed)           0.000     2.954    TMR_dout[31]_P_i_27_n_0
    SLICE_X2Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.467 r  TMR_dout_reg[31]_P_i_12/CO[3]
                         net (fo=1, routed)           0.000     3.467    TMR_dout_reg[31]_P_i_12_n_0
    SLICE_X2Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.584 r  TMR_dout_reg[31]_P_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.584    TMR_dout_reg[31]_P_i_5_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     3.813 r  TMR_dout_reg[31]_P_i_3/CO[2]
                         net (fo=67, routed)          3.161     6.974    timer_match
    SLICE_X6Y34          LUT5 (Prop_lut5_I0_O)        0.310     7.284 r  TMR_dout[31]_P_i_1/O
                         net (fo=32, routed)          1.770     9.054    TMR_dout[31]_P_i_1_n_0
    SLICE_X2Y33          FDPE                                         r  TMR_dout_reg[30]_P/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TMR_dout_reg[0]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            TMR_dout_reg[24]_P/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.889ns  (logic 1.935ns (21.769%)  route 6.954ns (78.231%))
  Logic Levels:           7  (CARRY4=3 FDPE=1 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y26          FDPE                         0.000     0.000 r  TMR_dout_reg[0]_P/C
    SLICE_X8Y26          FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  TMR_dout_reg[0]_P/Q
                         net (fo=2, routed)           0.821     1.339    TMR_dout_reg[0]_P_n_0
    SLICE_X8Y26          LUT3 (Prop_lut3_I0_O)        0.124     1.463 r  dout_reg[0]_i_2/O
                         net (fo=4, routed)           1.367     2.830    dout_reg[0]_i_2_n_0
    SLICE_X2Y29          LUT6 (Prop_lut6_I1_O)        0.124     2.954 r  TMR_dout[31]_P_i_27/O
                         net (fo=1, routed)           0.000     2.954    TMR_dout[31]_P_i_27_n_0
    SLICE_X2Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.467 r  TMR_dout_reg[31]_P_i_12/CO[3]
                         net (fo=1, routed)           0.000     3.467    TMR_dout_reg[31]_P_i_12_n_0
    SLICE_X2Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.584 r  TMR_dout_reg[31]_P_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.584    TMR_dout_reg[31]_P_i_5_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     3.813 r  TMR_dout_reg[31]_P_i_3/CO[2]
                         net (fo=67, routed)          3.161     6.974    timer_match
    SLICE_X6Y34          LUT5 (Prop_lut5_I0_O)        0.310     7.284 r  TMR_dout[31]_P_i_1/O
                         net (fo=32, routed)          1.605     8.889    TMR_dout[31]_P_i_1_n_0
    SLICE_X5Y36          FDPE                                         r  TMR_dout_reg[24]_P/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TMR_dout_reg[0]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            TMR_dout_reg[5]_P/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.828ns  (logic 1.935ns (21.918%)  route 6.893ns (78.082%))
  Logic Levels:           7  (CARRY4=3 FDPE=1 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y26          FDPE                         0.000     0.000 r  TMR_dout_reg[0]_P/C
    SLICE_X8Y26          FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  TMR_dout_reg[0]_P/Q
                         net (fo=2, routed)           0.821     1.339    TMR_dout_reg[0]_P_n_0
    SLICE_X8Y26          LUT3 (Prop_lut3_I0_O)        0.124     1.463 r  dout_reg[0]_i_2/O
                         net (fo=4, routed)           1.367     2.830    dout_reg[0]_i_2_n_0
    SLICE_X2Y29          LUT6 (Prop_lut6_I1_O)        0.124     2.954 r  TMR_dout[31]_P_i_27/O
                         net (fo=1, routed)           0.000     2.954    TMR_dout[31]_P_i_27_n_0
    SLICE_X2Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.467 r  TMR_dout_reg[31]_P_i_12/CO[3]
                         net (fo=1, routed)           0.000     3.467    TMR_dout_reg[31]_P_i_12_n_0
    SLICE_X2Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.584 r  TMR_dout_reg[31]_P_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.584    TMR_dout_reg[31]_P_i_5_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     3.813 r  TMR_dout_reg[31]_P_i_3/CO[2]
                         net (fo=67, routed)          3.161     6.974    timer_match
    SLICE_X6Y34          LUT5 (Prop_lut5_I0_O)        0.310     7.284 r  TMR_dout[31]_P_i_1/O
                         net (fo=32, routed)          1.544     8.828    TMR_dout[31]_P_i_1_n_0
    SLICE_X0Y26          FDPE                                         r  TMR_dout_reg[5]_P/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TMR_dout_reg[0]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            TMR_dout_reg[29]_P/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.764ns  (logic 1.935ns (22.079%)  route 6.829ns (77.921%))
  Logic Levels:           7  (CARRY4=3 FDPE=1 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y26          FDPE                         0.000     0.000 r  TMR_dout_reg[0]_P/C
    SLICE_X8Y26          FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  TMR_dout_reg[0]_P/Q
                         net (fo=2, routed)           0.821     1.339    TMR_dout_reg[0]_P_n_0
    SLICE_X8Y26          LUT3 (Prop_lut3_I0_O)        0.124     1.463 r  dout_reg[0]_i_2/O
                         net (fo=4, routed)           1.367     2.830    dout_reg[0]_i_2_n_0
    SLICE_X2Y29          LUT6 (Prop_lut6_I1_O)        0.124     2.954 r  TMR_dout[31]_P_i_27/O
                         net (fo=1, routed)           0.000     2.954    TMR_dout[31]_P_i_27_n_0
    SLICE_X2Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.467 r  TMR_dout_reg[31]_P_i_12/CO[3]
                         net (fo=1, routed)           0.000     3.467    TMR_dout_reg[31]_P_i_12_n_0
    SLICE_X2Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.584 r  TMR_dout_reg[31]_P_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.584    TMR_dout_reg[31]_P_i_5_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     3.813 r  TMR_dout_reg[31]_P_i_3/CO[2]
                         net (fo=67, routed)          3.161     6.974    timer_match
    SLICE_X6Y34          LUT5 (Prop_lut5_I0_O)        0.310     7.284 r  TMR_dout[31]_P_i_1/O
                         net (fo=32, routed)          1.480     8.764    TMR_dout[31]_P_i_1_n_0
    SLICE_X2Y35          FDPE                                         r  TMR_dout_reg[29]_P/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TMR_dout_reg[0]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            TMR_dout_reg[4]_P/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.691ns  (logic 1.935ns (22.265%)  route 6.756ns (77.735%))
  Logic Levels:           7  (CARRY4=3 FDPE=1 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y26          FDPE                         0.000     0.000 r  TMR_dout_reg[0]_P/C
    SLICE_X8Y26          FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  TMR_dout_reg[0]_P/Q
                         net (fo=2, routed)           0.821     1.339    TMR_dout_reg[0]_P_n_0
    SLICE_X8Y26          LUT3 (Prop_lut3_I0_O)        0.124     1.463 r  dout_reg[0]_i_2/O
                         net (fo=4, routed)           1.367     2.830    dout_reg[0]_i_2_n_0
    SLICE_X2Y29          LUT6 (Prop_lut6_I1_O)        0.124     2.954 r  TMR_dout[31]_P_i_27/O
                         net (fo=1, routed)           0.000     2.954    TMR_dout[31]_P_i_27_n_0
    SLICE_X2Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.467 r  TMR_dout_reg[31]_P_i_12/CO[3]
                         net (fo=1, routed)           0.000     3.467    TMR_dout_reg[31]_P_i_12_n_0
    SLICE_X2Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.584 r  TMR_dout_reg[31]_P_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.584    TMR_dout_reg[31]_P_i_5_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     3.813 r  TMR_dout_reg[31]_P_i_3/CO[2]
                         net (fo=67, routed)          3.161     6.974    timer_match
    SLICE_X6Y34          LUT5 (Prop_lut5_I0_O)        0.310     7.284 r  TMR_dout[31]_P_i_1/O
                         net (fo=32, routed)          1.407     8.691    TMR_dout[31]_P_i_1_n_0
    SLICE_X3Y25          FDPE                                         r  TMR_dout_reg[4]_P/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TMR_dout_reg[0]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            TMR_dout_reg[2]_P/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.657ns  (logic 1.935ns (22.353%)  route 6.722ns (77.647%))
  Logic Levels:           7  (CARRY4=3 FDPE=1 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y26          FDPE                         0.000     0.000 r  TMR_dout_reg[0]_P/C
    SLICE_X8Y26          FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  TMR_dout_reg[0]_P/Q
                         net (fo=2, routed)           0.821     1.339    TMR_dout_reg[0]_P_n_0
    SLICE_X8Y26          LUT3 (Prop_lut3_I0_O)        0.124     1.463 r  dout_reg[0]_i_2/O
                         net (fo=4, routed)           1.367     2.830    dout_reg[0]_i_2_n_0
    SLICE_X2Y29          LUT6 (Prop_lut6_I1_O)        0.124     2.954 r  TMR_dout[31]_P_i_27/O
                         net (fo=1, routed)           0.000     2.954    TMR_dout[31]_P_i_27_n_0
    SLICE_X2Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.467 r  TMR_dout_reg[31]_P_i_12/CO[3]
                         net (fo=1, routed)           0.000     3.467    TMR_dout_reg[31]_P_i_12_n_0
    SLICE_X2Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.584 r  TMR_dout_reg[31]_P_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.584    TMR_dout_reg[31]_P_i_5_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     3.813 r  TMR_dout_reg[31]_P_i_3/CO[2]
                         net (fo=67, routed)          3.161     6.974    timer_match
    SLICE_X6Y34          LUT5 (Prop_lut5_I0_O)        0.310     7.284 r  TMR_dout[31]_P_i_1/O
                         net (fo=32, routed)          1.372     8.657    TMR_dout[31]_P_i_1_n_0
    SLICE_X1Y24          FDPE                                         r  TMR_dout_reg[2]_P/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TMR_dout_reg[0]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            TMR_dout_reg[0]_P/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.525ns  (logic 1.935ns (22.698%)  route 6.590ns (77.302%))
  Logic Levels:           7  (CARRY4=3 FDPE=1 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y26          FDPE                         0.000     0.000 r  TMR_dout_reg[0]_P/C
    SLICE_X8Y26          FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  TMR_dout_reg[0]_P/Q
                         net (fo=2, routed)           0.821     1.339    TMR_dout_reg[0]_P_n_0
    SLICE_X8Y26          LUT3 (Prop_lut3_I0_O)        0.124     1.463 r  dout_reg[0]_i_2/O
                         net (fo=4, routed)           1.367     2.830    dout_reg[0]_i_2_n_0
    SLICE_X2Y29          LUT6 (Prop_lut6_I1_O)        0.124     2.954 r  TMR_dout[31]_P_i_27/O
                         net (fo=1, routed)           0.000     2.954    TMR_dout[31]_P_i_27_n_0
    SLICE_X2Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.467 r  TMR_dout_reg[31]_P_i_12/CO[3]
                         net (fo=1, routed)           0.000     3.467    TMR_dout_reg[31]_P_i_12_n_0
    SLICE_X2Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.584 r  TMR_dout_reg[31]_P_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.584    TMR_dout_reg[31]_P_i_5_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     3.813 r  TMR_dout_reg[31]_P_i_3/CO[2]
                         net (fo=67, routed)          3.161     6.974    timer_match
    SLICE_X6Y34          LUT5 (Prop_lut5_I0_O)        0.310     7.284 r  TMR_dout[31]_P_i_1/O
                         net (fo=32, routed)          1.241     8.525    TMR_dout[31]_P_i_1_n_0
    SLICE_X8Y26          FDPE                                         r  TMR_dout_reg[0]_P/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TMR_dout_reg[0]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            TMR_dout_reg[1]_P/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.495ns  (logic 1.935ns (22.779%)  route 6.560ns (77.221%))
  Logic Levels:           7  (CARRY4=3 FDPE=1 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y26          FDPE                         0.000     0.000 r  TMR_dout_reg[0]_P/C
    SLICE_X8Y26          FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  TMR_dout_reg[0]_P/Q
                         net (fo=2, routed)           0.821     1.339    TMR_dout_reg[0]_P_n_0
    SLICE_X8Y26          LUT3 (Prop_lut3_I0_O)        0.124     1.463 r  dout_reg[0]_i_2/O
                         net (fo=4, routed)           1.367     2.830    dout_reg[0]_i_2_n_0
    SLICE_X2Y29          LUT6 (Prop_lut6_I1_O)        0.124     2.954 r  TMR_dout[31]_P_i_27/O
                         net (fo=1, routed)           0.000     2.954    TMR_dout[31]_P_i_27_n_0
    SLICE_X2Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.467 r  TMR_dout_reg[31]_P_i_12/CO[3]
                         net (fo=1, routed)           0.000     3.467    TMR_dout_reg[31]_P_i_12_n_0
    SLICE_X2Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.584 r  TMR_dout_reg[31]_P_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.584    TMR_dout_reg[31]_P_i_5_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     3.813 r  TMR_dout_reg[31]_P_i_3/CO[2]
                         net (fo=67, routed)          3.161     6.974    timer_match
    SLICE_X6Y34          LUT5 (Prop_lut5_I0_O)        0.310     7.284 r  TMR_dout[31]_P_i_1/O
                         net (fo=32, routed)          1.210     8.495    TMR_dout[31]_P_i_1_n_0
    SLICE_X5Y24          FDPE                                         r  TMR_dout_reg[1]_P/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TMR_dout_reg[0]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            TMR_dout_reg[6]_P/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.495ns  (logic 1.935ns (22.779%)  route 6.560ns (77.221%))
  Logic Levels:           7  (CARRY4=3 FDPE=1 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y26          FDPE                         0.000     0.000 r  TMR_dout_reg[0]_P/C
    SLICE_X8Y26          FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  TMR_dout_reg[0]_P/Q
                         net (fo=2, routed)           0.821     1.339    TMR_dout_reg[0]_P_n_0
    SLICE_X8Y26          LUT3 (Prop_lut3_I0_O)        0.124     1.463 r  dout_reg[0]_i_2/O
                         net (fo=4, routed)           1.367     2.830    dout_reg[0]_i_2_n_0
    SLICE_X2Y29          LUT6 (Prop_lut6_I1_O)        0.124     2.954 r  TMR_dout[31]_P_i_27/O
                         net (fo=1, routed)           0.000     2.954    TMR_dout[31]_P_i_27_n_0
    SLICE_X2Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.467 r  TMR_dout_reg[31]_P_i_12/CO[3]
                         net (fo=1, routed)           0.000     3.467    TMR_dout_reg[31]_P_i_12_n_0
    SLICE_X2Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.584 r  TMR_dout_reg[31]_P_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.584    TMR_dout_reg[31]_P_i_5_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     3.813 r  TMR_dout_reg[31]_P_i_3/CO[2]
                         net (fo=67, routed)          3.161     6.974    timer_match
    SLICE_X6Y34          LUT5 (Prop_lut5_I0_O)        0.310     7.284 r  TMR_dout[31]_P_i_1/O
                         net (fo=32, routed)          1.210     8.495    TMR_dout[31]_P_i_1_n_0
    SLICE_X4Y24          FDPE                                         r  TMR_dout_reg[6]_P/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TMR_dout_reg[0]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            TMR_dout_reg[3]_P/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.463ns  (logic 1.935ns (22.863%)  route 6.528ns (77.137%))
  Logic Levels:           7  (CARRY4=3 FDPE=1 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y26          FDPE                         0.000     0.000 r  TMR_dout_reg[0]_P/C
    SLICE_X8Y26          FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  TMR_dout_reg[0]_P/Q
                         net (fo=2, routed)           0.821     1.339    TMR_dout_reg[0]_P_n_0
    SLICE_X8Y26          LUT3 (Prop_lut3_I0_O)        0.124     1.463 r  dout_reg[0]_i_2/O
                         net (fo=4, routed)           1.367     2.830    dout_reg[0]_i_2_n_0
    SLICE_X2Y29          LUT6 (Prop_lut6_I1_O)        0.124     2.954 r  TMR_dout[31]_P_i_27/O
                         net (fo=1, routed)           0.000     2.954    TMR_dout[31]_P_i_27_n_0
    SLICE_X2Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.467 r  TMR_dout_reg[31]_P_i_12/CO[3]
                         net (fo=1, routed)           0.000     3.467    TMR_dout_reg[31]_P_i_12_n_0
    SLICE_X2Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.584 r  TMR_dout_reg[31]_P_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.584    TMR_dout_reg[31]_P_i_5_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     3.813 r  TMR_dout_reg[31]_P_i_3/CO[2]
                         net (fo=67, routed)          3.161     6.974    timer_match
    SLICE_X6Y34          LUT5 (Prop_lut5_I0_O)        0.310     7.284 r  TMR_dout[31]_P_i_1/O
                         net (fo=32, routed)          1.179     8.463    TMR_dout[31]_P_i_1_n_0
    SLICE_X1Y25          FDPE                                         r  TMR_dout_reg[3]_P/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 timer_en_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            TMR_dout_reg[1]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.186ns (62.835%)  route 0.110ns (37.165%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDCE                         0.000     0.000 r  timer_en_reg/C
    SLICE_X4Y23          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  timer_en_reg/Q
                         net (fo=34, routed)          0.110     0.251    p_0_in[0]
    SLICE_X5Y23          LUT6 (Prop_lut6_I3_O)        0.045     0.296 r  TMR_dout[1]_C_i_1/O
                         net (fo=1, routed)           0.000     0.296    TMR_dout[1]_C_i_1_n_0
    SLICE_X5Y23          FDCE                                         r  TMR_dout_reg[1]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tmr_flag_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            tmr_flag_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.301ns  (logic 0.186ns (61.773%)  route 0.115ns (38.227%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDCE                         0.000     0.000 r  tmr_flag_reg/C
    SLICE_X3Y23          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  tmr_flag_reg/Q
                         net (fo=2, routed)           0.115     0.256    tmr_flag
    SLICE_X3Y23          LUT6 (Prop_lut6_I5_O)        0.045     0.301 r  tmr_flag_i_1/O
                         net (fo=1, routed)           0.000     0.301    tmr_flag_i_1_n_0
    SLICE_X3Y23          FDCE                                         r  tmr_flag_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TMR_dout_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            TMR_dout_reg[0]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.301ns  (logic 0.203ns (67.395%)  route 0.098ns (32.605%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          LDCE                         0.000     0.000 r  TMR_dout_reg[0]_LDC/G
    SLICE_X9Y26          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  TMR_dout_reg[0]_LDC/Q
                         net (fo=2, routed)           0.098     0.256    TMR_dout_reg[0]_LDC_n_0
    SLICE_X8Y26          LUT6 (Prop_lut6_I1_O)        0.045     0.301 r  TMR_dout[0]_P_i_1/O
                         net (fo=1, routed)           0.000     0.301    p_3_in[0]
    SLICE_X8Y26          FDPE                                         r  TMR_dout_reg[0]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TMR_dout_reg[12]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            TMR_dout_reg[12]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y27          FDCE                         0.000     0.000 r  TMR_dout_reg[12]_C/C
    SLICE_X5Y27          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  TMR_dout_reg[12]_C/Q
                         net (fo=4, routed)           0.168     0.309    TMR_dout_reg[12]_C_n_0
    SLICE_X5Y27          LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  TMR_dout[12]_C_i_1/O
                         net (fo=1, routed)           0.000     0.354    TMR_dout[12]_C_i_1_n_0
    SLICE_X5Y27          FDCE                                         r  TMR_dout_reg[12]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TMR_dout_reg[13]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            TMR_dout_reg[13]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y28          FDCE                         0.000     0.000 r  TMR_dout_reg[13]_C/C
    SLICE_X7Y28          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  TMR_dout_reg[13]_C/Q
                         net (fo=4, routed)           0.168     0.309    TMR_dout_reg[13]_C_n_0
    SLICE_X7Y28          LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  TMR_dout[13]_C_i_1/O
                         net (fo=1, routed)           0.000     0.354    TMR_dout[13]_C_i_1_n_0
    SLICE_X7Y28          FDCE                                         r  TMR_dout_reg[13]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TMR_dout_reg[19]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            TMR_dout_reg[19]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDCE                         0.000     0.000 r  TMR_dout_reg[19]_C/C
    SLICE_X1Y33          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  TMR_dout_reg[19]_C/Q
                         net (fo=4, routed)           0.168     0.309    TMR_dout_reg[19]_C_n_0
    SLICE_X1Y33          LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  TMR_dout[19]_C_i_1/O
                         net (fo=1, routed)           0.000     0.354    TMR_dout[19]_C_i_1_n_0
    SLICE_X1Y33          FDCE                                         r  TMR_dout_reg[19]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TMR_dout_reg[6]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            TMR_dout_reg[6]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          FDCE                         0.000     0.000 r  TMR_dout_reg[6]_C/C
    SLICE_X7Y26          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  TMR_dout_reg[6]_C/Q
                         net (fo=4, routed)           0.168     0.309    TMR_dout_reg[6]_C_n_0
    SLICE_X7Y26          LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  TMR_dout[6]_C_i_1/O
                         net (fo=1, routed)           0.000     0.354    TMR_dout[6]_C_i_1_n_0
    SLICE_X7Y26          FDCE                                         r  TMR_dout_reg[6]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TMR_dout_reg[9]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            TMR_dout_reg[9]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDCE                         0.000     0.000 r  TMR_dout_reg[9]_C/C
    SLICE_X5Y26          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  TMR_dout_reg[9]_C/Q
                         net (fo=4, routed)           0.168     0.309    TMR_dout_reg[9]_C_n_0
    SLICE_X5Y26          LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  TMR_dout[9]_C_i_1/O
                         net (fo=1, routed)           0.000     0.354    TMR_dout[9]_C_i_1_n_0
    SLICE_X5Y26          FDCE                                         r  TMR_dout_reg[9]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TMR_dout_reg[15]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            TMR_dout_reg[15]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (50.931%)  route 0.179ns (49.069%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y31          FDCE                         0.000     0.000 r  TMR_dout_reg[15]_C/C
    SLICE_X5Y31          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  TMR_dout_reg[15]_C/Q
                         net (fo=4, routed)           0.179     0.320    TMR_dout_reg[15]_C_n_0
    SLICE_X5Y31          LUT6 (Prop_lut6_I5_O)        0.045     0.365 r  TMR_dout[15]_C_i_1/O
                         net (fo=1, routed)           0.000     0.365    TMR_dout[15]_C_i_1_n_0
    SLICE_X5Y31          FDCE                                         r  TMR_dout_reg[15]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TMR_dout_reg[29]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            TMR_dout_reg[29]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (50.931%)  route 0.179ns (49.069%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDCE                         0.000     0.000 r  TMR_dout_reg[29]_C/C
    SLICE_X3Y35          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  TMR_dout_reg[29]_C/Q
                         net (fo=4, routed)           0.179     0.320    TMR_dout_reg[29]_C_n_0
    SLICE_X3Y35          LUT6 (Prop_lut6_I5_O)        0.045     0.365 r  TMR_dout[29]_C_i_1/O
                         net (fo=1, routed)           0.000     0.365    TMR_dout[29]_C_i_1_n_0
    SLICE_X3Y35          FDCE                                         r  TMR_dout_reg[29]_C/D
  -------------------------------------------------------------------    -------------------





