

================================================================
== Vitis HLS Report for 'compute_near_Pipeline_L2_VITIS_LOOP_41_2'
================================================================
* Date:           Mon May 12 15:50:00 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        compute_near
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.650 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  2097180|  2097180|  10.486 ms|  10.486 ms|  2097180|  2097180|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- L2_VITIS_LOOP_41_2  |  2097178|  2097178|        29|          2|          1|  1048576|       yes|
        +----------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       53|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     7|      553|      518|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      305|    -|
|Register             |        -|     -|      501|       64|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     7|     1054|      940|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance             |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_5_full_dsp_1_U5  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  220|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U6   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U4  |fsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  220|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                              |                                |        0|   7|  553|  518|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln38_fu_138_p2                 |         +|   0|  0|  28|          21|           1|
    |ap_block_state2_io                 |       and|   0|  0|   2|           1|           1|
    |icmp_ln38_fu_132_p2                |      icmp|   0|  0|  15|          21|          22|
    |ap_block_pp0_stage0_01001          |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001          |        or|   0|  0|   2|           1|           1|
    |ap_block_state10_pp0_stage1_iter4  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0|  53|          47|          29|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                              |  14|          3|    1|          3|
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter14               |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter10_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter11_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter12_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter13_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter5_reg       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter6_reg       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter7_reg       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter8_reg       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter9_reg       |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten6_load  |   9|          2|   21|         42|
    |gmem_blk_n_AR                          |   9|          2|    1|          2|
    |gmem_blk_n_R                           |   9|          2|    1|          2|
    |grp_fu_103_p0                          |  14|          3|   32|         96|
    |grp_fu_103_p1                          |  14|          3|   32|         96|
    |grp_fu_108_p0                          |  14|          3|   32|         96|
    |grp_fu_108_p1                          |  14|          3|   32|         96|
    |grp_fu_99_p0                           |  14|          3|   32|         96|
    |grp_fu_99_p1                           |  14|          3|   32|         96|
    |indvar_flatten6_fu_64                  |   9|          2|   21|         42|
    |resultStream_blk_n                     |   9|          2|    1|          2|
    |searchStream_blk_n                     |   9|          2|    1|          2|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 305|         67|  256|        705|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   2|   0|    2|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |feature_delta_1_reg_227            |  32|   0|   32|          0|
    |feature_delta_reg_221              |  32|   0|   32|          0|
    |icmp_ln38_reg_191                  |   1|   0|    1|          0|
    |indvar_flatten6_fu_64              |  21|   0|   21|          0|
    |mul_1_reg_238                      |  32|   0|   32|          0|
    |mul_reg_233                        |  32|   0|   32|          0|
    |reg_112                            |  32|   0|   32|          0|
    |reg_116                            |  32|   0|   32|          0|
    |sext_ln43_cast_reg_186             |  64|   0|   64|          0|
    |sum_1_1_reg_248                    |  32|   0|   32|          0|
    |sum_1_reg_243                      |  32|   0|   32|          0|
    |icmp_ln38_reg_191                  |  64|  32|    1|          0|
    |mul_1_reg_238                      |  64|  32|   32|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 501|  64|  406|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+----------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  compute_near_Pipeline_L2_VITIS_LOOP_41_2|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  compute_near_Pipeline_L2_VITIS_LOOP_41_2|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  compute_near_Pipeline_L2_VITIS_LOOP_41_2|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  compute_near_Pipeline_L2_VITIS_LOOP_41_2|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  compute_near_Pipeline_L2_VITIS_LOOP_41_2|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  compute_near_Pipeline_L2_VITIS_LOOP_41_2|  return value|
|m_axi_gmem_AWVALID    |  out|    1|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_AWREADY    |   in|    1|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_AWADDR     |  out|   64|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_AWID       |  out|    1|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_AWLEN      |  out|   32|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_AWSIZE     |  out|    3|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_AWBURST    |  out|    2|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_AWLOCK     |  out|    2|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_AWCACHE    |  out|    4|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_AWPROT     |  out|    3|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_AWQOS      |  out|    4|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_AWREGION   |  out|    4|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_AWUSER     |  out|    1|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_WVALID     |  out|    1|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_WREADY     |   in|    1|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_WDATA      |  out|   32|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_WSTRB      |  out|    4|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_WLAST      |  out|    1|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_WID        |  out|    1|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_WUSER      |  out|    1|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_ARVALID    |  out|    1|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_ARREADY    |   in|    1|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_ARADDR     |  out|   64|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_ARID       |  out|    1|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_ARLEN      |  out|   32|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_ARSIZE     |  out|    3|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_ARBURST    |  out|    2|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_ARLOCK     |  out|    2|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_ARCACHE    |  out|    4|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_ARPROT     |  out|    3|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_ARQOS      |  out|    4|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_ARREGION   |  out|    4|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_ARUSER     |  out|    1|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_RVALID     |   in|    1|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_RREADY     |  out|    1|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_RDATA      |   in|   32|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_RLAST      |   in|    1|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_RID        |   in|    1|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_RFIFONUM   |   in|    9|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_RUSER      |   in|    1|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_RRESP      |   in|    2|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_BVALID     |   in|    1|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_BREADY     |  out|    1|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_BRESP      |   in|    2|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_BID        |   in|    1|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_BUSER      |   in|    1|       m_axi|                                      gmem|       pointer|
|searchStream_dout     |   in|   32|     ap_fifo|                              searchStream|       pointer|
|searchStream_empty_n  |   in|    1|     ap_fifo|                              searchStream|       pointer|
|searchStream_read     |  out|    1|     ap_fifo|                              searchStream|       pointer|
|sext_ln43             |   in|   62|     ap_none|                                 sext_ln43|        scalar|
|resultStream_din      |  out|   32|     ap_fifo|                              resultStream|       pointer|
|resultStream_full_n   |   in|    1|     ap_fifo|                              resultStream|       pointer|
|resultStream_write    |  out|    1|     ap_fifo|                              resultStream|       pointer|
+----------------------+-----+-----+------------+------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 29


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 29
* Pipeline : 1
  Pipeline-0 : II = 2, D = 29, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.20>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%indvar_flatten6 = alloca i32 1"   --->   Operation 32 'alloca' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln43_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln43"   --->   Operation 33 'read' 'sext_ln43_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln43_cast = sext i62 %sext_ln43_read"   --->   Operation 34 'sext' 'sext_ln43_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %resultStream, void @empty_4, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %searchStream, void @empty_4, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_12, void @empty_9, void @empty_3, i32 16, i32 16, i32 16, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.38ns)   --->   "%store_ln0 = store i21 0, i21 %indvar_flatten6"   --->   Operation 38 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln0 = br void %L3"   --->   Operation 39 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%indvar_flatten6_load = load i21 %indvar_flatten6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:38]   --->   Operation 40 'load' 'indvar_flatten6_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.73ns)   --->   "%icmp_ln38 = icmp_eq  i21 %indvar_flatten6_load, i21 1048576" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:38]   --->   Operation 41 'icmp' 'icmp_ln38' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.81ns)   --->   "%add_ln38 = add i21 %indvar_flatten6_load, i21 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:38]   --->   Operation 42 'add' 'add_ln38' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln38 = br i1 %icmp_ln38, void %for.inc32, void %L4.exitStub" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:38]   --->   Operation 43 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.38ns)   --->   "%store_ln41 = store i21 %add_ln38, i21 %indvar_flatten6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:41]   --->   Operation 44 'store' 'store_ln41' <Predicate = (!icmp_ln38)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 3.65>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 45 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln43_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:43]   --->   Operation 46 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 47 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [7/7] (3.65ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:43]   --->   Operation 48 'readreq' 'empty_21' <Predicate = (!icmp_ln38)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 3.65>
ST_3 : Operation 49 [6/7] (3.65ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:43]   --->   Operation 49 'readreq' 'empty_21' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 3.65>
ST_4 : Operation 50 [5/7] (3.65ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:43]   --->   Operation 50 'readreq' 'empty_21' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 3.65>
ST_5 : Operation 51 [4/7] (3.65ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:43]   --->   Operation 51 'readreq' 'empty_21' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 3.65>
ST_6 : Operation 52 [3/7] (3.65ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:43]   --->   Operation 52 'readreq' 'empty_21' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 3.65>
ST_7 : Operation 53 [2/7] (3.65ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:43]   --->   Operation 53 'readreq' 'empty_21' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 3.65>
ST_8 : Operation 54 [1/7] (3.65ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:43]   --->   Operation 54 'readreq' 'empty_21' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 3.65>
ST_9 : Operation 55 [1/1] (1.39ns)   --->   "%searchStream_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %searchStream" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:44]   --->   Operation 55 'read' 'searchStream_read' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_9 : Operation 56 [1/1] (3.65ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %gmem_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:44]   --->   Operation 56 'read' 'gmem_addr_read' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 3.65>
ST_10 : Operation 57 [1/1] (0.00ns)   --->   "%bitcast_ln44 = bitcast i32 %searchStream_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:44]   --->   Operation 57 'bitcast' 'bitcast_ln44' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 58 [1/1] (0.00ns)   --->   "%bitcast_ln44_1 = bitcast i32 %gmem_addr_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:44]   --->   Operation 58 'bitcast' 'bitcast_ln44_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 59 [5/5] (2.97ns)   --->   "%feature_delta = fsub i32 %bitcast_ln44, i32 %bitcast_ln44_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:44]   --->   Operation 59 'fsub' 'feature_delta' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 60 [1/1] (1.39ns)   --->   "%searchStream_read_1 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %searchStream" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:44]   --->   Operation 60 'read' 'searchStream_read_1' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_10 : Operation 61 [1/1] (3.65ns)   --->   "%gmem_addr_read_1 = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %gmem_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:44]   --->   Operation 61 'read' 'gmem_addr_read_1' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 2.97>
ST_11 : Operation 62 [4/5] (2.97ns)   --->   "%feature_delta = fsub i32 %bitcast_ln44, i32 %bitcast_ln44_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:44]   --->   Operation 62 'fsub' 'feature_delta' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 63 [1/1] (0.00ns)   --->   "%bitcast_ln44_2 = bitcast i32 %searchStream_read_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:44]   --->   Operation 63 'bitcast' 'bitcast_ln44_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 64 [1/1] (0.00ns)   --->   "%bitcast_ln44_3 = bitcast i32 %gmem_addr_read_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:44]   --->   Operation 64 'bitcast' 'bitcast_ln44_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 65 [5/5] (2.97ns)   --->   "%feature_delta_1 = fsub i32 %bitcast_ln44_2, i32 %bitcast_ln44_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:44]   --->   Operation 65 'fsub' 'feature_delta_1' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.97>
ST_12 : Operation 66 [3/5] (2.97ns)   --->   "%feature_delta = fsub i32 %bitcast_ln44, i32 %bitcast_ln44_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:44]   --->   Operation 66 'fsub' 'feature_delta' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 67 [4/5] (2.97ns)   --->   "%feature_delta_1 = fsub i32 %bitcast_ln44_2, i32 %bitcast_ln44_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:44]   --->   Operation 67 'fsub' 'feature_delta_1' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.97>
ST_13 : Operation 68 [2/5] (2.97ns)   --->   "%feature_delta = fsub i32 %bitcast_ln44, i32 %bitcast_ln44_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:44]   --->   Operation 68 'fsub' 'feature_delta' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 69 [3/5] (2.97ns)   --->   "%feature_delta_1 = fsub i32 %bitcast_ln44_2, i32 %bitcast_ln44_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:44]   --->   Operation 69 'fsub' 'feature_delta_1' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.97>
ST_14 : Operation 70 [1/5] (2.97ns)   --->   "%feature_delta = fsub i32 %bitcast_ln44, i32 %bitcast_ln44_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:44]   --->   Operation 70 'fsub' 'feature_delta' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 71 [2/5] (2.97ns)   --->   "%feature_delta_1 = fsub i32 %bitcast_ln44_2, i32 %bitcast_ln44_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:44]   --->   Operation 71 'fsub' 'feature_delta_1' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.97>
ST_15 : Operation 72 [4/4] (2.32ns)   --->   "%mul = fmul i32 %feature_delta, i32 %feature_delta" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:45]   --->   Operation 72 'fmul' 'mul' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 73 [1/5] (2.97ns)   --->   "%feature_delta_1 = fsub i32 %bitcast_ln44_2, i32 %bitcast_ln44_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:44]   --->   Operation 73 'fsub' 'feature_delta_1' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.32>
ST_16 : Operation 74 [3/4] (2.32ns)   --->   "%mul = fmul i32 %feature_delta, i32 %feature_delta" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:45]   --->   Operation 74 'fmul' 'mul' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 75 [4/4] (2.32ns)   --->   "%mul_1 = fmul i32 %feature_delta_1, i32 %feature_delta_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:45]   --->   Operation 75 'fmul' 'mul_1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.32>
ST_17 : Operation 76 [2/4] (2.32ns)   --->   "%mul = fmul i32 %feature_delta, i32 %feature_delta" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:45]   --->   Operation 76 'fmul' 'mul' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 77 [3/4] (2.32ns)   --->   "%mul_1 = fmul i32 %feature_delta_1, i32 %feature_delta_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:45]   --->   Operation 77 'fmul' 'mul_1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 2.32>
ST_18 : Operation 78 [1/4] (2.32ns)   --->   "%mul = fmul i32 %feature_delta, i32 %feature_delta" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:45]   --->   Operation 78 'fmul' 'mul' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 79 [2/4] (2.32ns)   --->   "%mul_1 = fmul i32 %feature_delta_1, i32 %feature_delta_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:45]   --->   Operation 79 'fmul' 'mul_1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 2.97>
ST_19 : Operation 80 [5/5] (2.97ns)   --->   "%sum_1 = fadd i32 %mul, i32 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:45]   --->   Operation 80 'fadd' 'sum_1' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 81 [1/4] (2.32ns)   --->   "%mul_1 = fmul i32 %feature_delta_1, i32 %feature_delta_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:45]   --->   Operation 81 'fmul' 'mul_1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 2.97>
ST_20 : Operation 82 [4/5] (2.97ns)   --->   "%sum_1 = fadd i32 %mul, i32 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:45]   --->   Operation 82 'fadd' 'sum_1' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 2.97>
ST_21 : Operation 83 [3/5] (2.97ns)   --->   "%sum_1 = fadd i32 %mul, i32 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:45]   --->   Operation 83 'fadd' 'sum_1' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 2.97>
ST_22 : Operation 84 [2/5] (2.97ns)   --->   "%sum_1 = fadd i32 %mul, i32 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:45]   --->   Operation 84 'fadd' 'sum_1' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 2.97>
ST_23 : Operation 85 [1/5] (2.97ns)   --->   "%sum_1 = fadd i32 %mul, i32 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:45]   --->   Operation 85 'fadd' 'sum_1' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 2.97>
ST_24 : Operation 86 [5/5] (2.97ns)   --->   "%sum_1_1 = fadd i32 %sum_1, i32 %mul_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:45]   --->   Operation 86 'fadd' 'sum_1_1' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 2.97>
ST_25 : Operation 87 [4/5] (2.97ns)   --->   "%sum_1_1 = fadd i32 %sum_1, i32 %mul_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:45]   --->   Operation 87 'fadd' 'sum_1_1' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 2.97>
ST_26 : Operation 88 [3/5] (2.97ns)   --->   "%sum_1_1 = fadd i32 %sum_1, i32 %mul_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:45]   --->   Operation 88 'fadd' 'sum_1_1' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 2.97>
ST_27 : Operation 89 [2/5] (2.97ns)   --->   "%sum_1_1 = fadd i32 %sum_1, i32 %mul_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:45]   --->   Operation 89 'fadd' 'sum_1_1' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 98 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 98 'ret' 'ret_ln0' <Predicate = (icmp_ln38)> <Delay = 0.00>

State 28 <SV = 27> <Delay = 2.97>
ST_28 : Operation 90 [1/5] (2.97ns)   --->   "%sum_1_1 = fadd i32 %sum_1, i32 %mul_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:45]   --->   Operation 90 'fadd' 'sum_1_1' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 1.39>
ST_29 : Operation 91 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @L2_VITIS_LOOP_41_2_str"   --->   Operation 91 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 92 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1048576, i64 1048576, i64 1048576"   --->   Operation 92 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 93 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 93 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 94 [1/1] (0.00ns)   --->   "%specloopname_ln39 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:39]   --->   Operation 94 'specloopname' 'specloopname_ln39' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 95 [1/1] (0.00ns)   --->   "%bitcast_ln47 = bitcast i32 %sum_1_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:47]   --->   Operation 95 'bitcast' 'bitcast_ln47' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 96 [1/1] (1.39ns)   --->   "%write_ln47 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %resultStream, i32 %bitcast_ln47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:47]   --->   Operation 96 'write' 'write_ln47' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_29 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln41 = br void %L3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:41]   --->   Operation 97 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln43]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ searchStream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ resultStream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
indvar_flatten6      (alloca           ) [ 010000000000000000000000000000]
sext_ln43_read       (read             ) [ 000000000000000000000000000000]
sext_ln43_cast       (sext             ) [ 001000000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 000000000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 000000000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 000000000000000000000000000000]
store_ln0            (store            ) [ 000000000000000000000000000000]
br_ln0               (br               ) [ 000000000000000000000000000000]
indvar_flatten6_load (load             ) [ 000000000000000000000000000000]
icmp_ln38            (icmp             ) [ 011111111111111111111111111100]
add_ln38             (add              ) [ 000000000000000000000000000000]
br_ln38              (br               ) [ 000000000000000000000000000000]
store_ln41           (store            ) [ 000000000000000000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 000000000000000000000000000000]
gmem_addr            (getelementptr    ) [ 011111111110000000000000000000]
specpipeline_ln0     (specpipeline     ) [ 000000000000000000000000000000]
empty_21             (readreq          ) [ 000000000000000000000000000000]
searchStream_read    (read             ) [ 001000000010000000000000000000]
gmem_addr_read       (read             ) [ 001000000010000000000000000000]
bitcast_ln44         (bitcast          ) [ 011000000001111000000000000000]
bitcast_ln44_1       (bitcast          ) [ 011000000001111000000000000000]
searchStream_read_1  (read             ) [ 010000000001000000000000000000]
gmem_addr_read_1     (read             ) [ 010000000001000000000000000000]
bitcast_ln44_2       (bitcast          ) [ 011000000000111100000000000000]
bitcast_ln44_3       (bitcast          ) [ 011000000000111100000000000000]
feature_delta        (fsub             ) [ 011000000000000111100000000000]
feature_delta_1      (fsub             ) [ 011000000000000011110000000000]
mul                  (fmul             ) [ 011000000000000000011111000000]
mul_1                (fmul             ) [ 011000000000000000001111111110]
sum_1                (fadd             ) [ 011000000000000000000000111110]
sum_1_1              (fadd             ) [ 010000000000000000000000000001]
specloopname_ln0     (specloopname     ) [ 000000000000000000000000000000]
empty                (speclooptripcount) [ 000000000000000000000000000000]
specpipeline_ln0     (specpipeline     ) [ 000000000000000000000000000000]
specloopname_ln39    (specloopname     ) [ 000000000000000000000000000000]
bitcast_ln47         (bitcast          ) [ 000000000000000000000000000000]
write_ln47           (write            ) [ 000000000000000000000000000000]
br_ln41              (br               ) [ 000000000000000000000000000000]
ret_ln0              (ret              ) [ 000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln43">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln43"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="searchStream">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="searchStream"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="resultStream">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="resultStream"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="L2_VITIS_LOOP_41_2_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="indvar_flatten6_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten6/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="sext_ln43_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="62" slack="0"/>
<pin id="70" dir="0" index="1" bw="62" slack="0"/>
<pin id="71" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln43_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="grp_readreq_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="0" index="2" bw="3" slack="0"/>
<pin id="78" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_21/2 "/>
</bind>
</comp>

<comp id="81" class="1004" name="grp_read_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="32" slack="0"/>
<pin id="83" dir="0" index="1" bw="32" slack="0"/>
<pin id="84" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="searchStream_read/9 searchStream_read_1/10 "/>
</bind>
</comp>

<comp id="87" class="1004" name="grp_read_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="32" slack="0"/>
<pin id="89" dir="0" index="1" bw="32" slack="7"/>
<pin id="90" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/9 gmem_addr_read_1/10 "/>
</bind>
</comp>

<comp id="92" class="1004" name="write_ln47_write_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="0" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="0" index="2" bw="32" slack="0"/>
<pin id="96" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln47/29 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="0"/>
<pin id="101" dir="0" index="1" bw="32" slack="0"/>
<pin id="102" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="feature_delta/10 feature_delta_1/11 "/>
</bind>
</comp>

<comp id="103" class="1004" name="grp_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="32" slack="1"/>
<pin id="105" dir="0" index="1" bw="32" slack="0"/>
<pin id="106" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_1/19 sum_1_1/24 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="1"/>
<pin id="110" dir="0" index="1" bw="32" slack="1"/>
<pin id="111" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/15 mul_1/16 "/>
</bind>
</comp>

<comp id="112" class="1005" name="reg_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="1"/>
<pin id="114" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="searchStream_read searchStream_read_1 "/>
</bind>
</comp>

<comp id="116" class="1005" name="reg_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="1"/>
<pin id="118" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read gmem_addr_read_1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="sext_ln43_cast_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="62" slack="0"/>
<pin id="122" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln43_cast/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="store_ln0_store_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="0" index="1" bw="21" slack="0"/>
<pin id="127" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="indvar_flatten6_load_load_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="21" slack="0"/>
<pin id="131" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten6_load/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="icmp_ln38_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="21" slack="0"/>
<pin id="134" dir="0" index="1" bw="21" slack="0"/>
<pin id="135" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln38/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="add_ln38_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="21" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln38/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="store_ln41_store_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="21" slack="0"/>
<pin id="146" dir="0" index="1" bw="21" slack="0"/>
<pin id="147" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln41/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="gmem_addr_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="64" slack="0"/>
<pin id="151" dir="0" index="1" bw="64" slack="1"/>
<pin id="152" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="bitcast_ln44_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="1"/>
<pin id="157" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln44/10 "/>
</bind>
</comp>

<comp id="160" class="1004" name="bitcast_ln44_1_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="1"/>
<pin id="162" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln44_1/10 "/>
</bind>
</comp>

<comp id="165" class="1004" name="bitcast_ln44_2_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="1"/>
<pin id="167" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln44_2/11 "/>
</bind>
</comp>

<comp id="170" class="1004" name="bitcast_ln44_3_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="1"/>
<pin id="172" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln44_3/11 "/>
</bind>
</comp>

<comp id="175" class="1004" name="bitcast_ln47_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="1"/>
<pin id="177" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln47/29 "/>
</bind>
</comp>

<comp id="179" class="1005" name="indvar_flatten6_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="21" slack="0"/>
<pin id="181" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten6 "/>
</bind>
</comp>

<comp id="186" class="1005" name="sext_ln43_cast_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="64" slack="1"/>
<pin id="188" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln43_cast "/>
</bind>
</comp>

<comp id="191" class="1005" name="icmp_ln38_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="1"/>
<pin id="193" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln38 "/>
</bind>
</comp>

<comp id="195" class="1005" name="gmem_addr_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="1"/>
<pin id="197" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="201" class="1005" name="bitcast_ln44_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="1"/>
<pin id="203" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln44 "/>
</bind>
</comp>

<comp id="206" class="1005" name="bitcast_ln44_1_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="1"/>
<pin id="208" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln44_1 "/>
</bind>
</comp>

<comp id="211" class="1005" name="bitcast_ln44_2_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="1"/>
<pin id="213" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln44_2 "/>
</bind>
</comp>

<comp id="216" class="1005" name="bitcast_ln44_3_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="1"/>
<pin id="218" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln44_3 "/>
</bind>
</comp>

<comp id="221" class="1005" name="feature_delta_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="1"/>
<pin id="223" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="feature_delta "/>
</bind>
</comp>

<comp id="227" class="1005" name="feature_delta_1_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="1"/>
<pin id="229" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="feature_delta_1 "/>
</bind>
</comp>

<comp id="233" class="1005" name="mul_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="1"/>
<pin id="235" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="238" class="1005" name="mul_1_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="5"/>
<pin id="240" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="mul_1 "/>
</bind>
</comp>

<comp id="243" class="1005" name="sum_1_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="1"/>
<pin id="245" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_1 "/>
</bind>
</comp>

<comp id="248" class="1005" name="sum_1_1_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="1"/>
<pin id="250" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_1_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="67"><net_src comp="8" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="72"><net_src comp="10" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="2" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="79"><net_src comp="42" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="44" pin="0"/><net_sink comp="74" pin=2"/></net>

<net id="85"><net_src comp="46" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="86"><net_src comp="4" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="91"><net_src comp="48" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="97"><net_src comp="62" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="6" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="107"><net_src comp="50" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="115"><net_src comp="81" pin="2"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="87" pin="2"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="68" pin="2"/><net_sink comp="120" pin=0"/></net>

<net id="128"><net_src comp="30" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="136"><net_src comp="129" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="32" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="129" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="34" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="138" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="153"><net_src comp="0" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="149" pin="2"/><net_sink comp="74" pin=1"/></net>

<net id="158"><net_src comp="112" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="159"><net_src comp="155" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="163"><net_src comp="116" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="164"><net_src comp="160" pin="1"/><net_sink comp="99" pin=1"/></net>

<net id="168"><net_src comp="112" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="169"><net_src comp="165" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="173"><net_src comp="116" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="170" pin="1"/><net_sink comp="99" pin=1"/></net>

<net id="178"><net_src comp="175" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="182"><net_src comp="64" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="183"><net_src comp="179" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="184"><net_src comp="179" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="185"><net_src comp="179" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="189"><net_src comp="120" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="194"><net_src comp="132" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="198"><net_src comp="149" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="74" pin=1"/></net>

<net id="200"><net_src comp="195" pin="1"/><net_sink comp="87" pin=1"/></net>

<net id="204"><net_src comp="155" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="209"><net_src comp="160" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="99" pin=1"/></net>

<net id="214"><net_src comp="165" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="219"><net_src comp="170" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="99" pin=1"/></net>

<net id="224"><net_src comp="99" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="226"><net_src comp="221" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="230"><net_src comp="99" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="232"><net_src comp="227" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="236"><net_src comp="108" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="241"><net_src comp="108" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="246"><net_src comp="103" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="251"><net_src comp="103" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="175" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {}
	Port: resultStream | {29 }
 - Input state : 
	Port: compute_near_Pipeline_L2_VITIS_LOOP_41_2 : gmem | {2 3 4 5 6 7 8 9 10 }
	Port: compute_near_Pipeline_L2_VITIS_LOOP_41_2 : sext_ln43 | {1 }
	Port: compute_near_Pipeline_L2_VITIS_LOOP_41_2 : searchStream | {9 10 }
  - Chain level:
	State 1
		store_ln0 : 1
		indvar_flatten6_load : 1
		icmp_ln38 : 2
		add_ln38 : 2
		br_ln38 : 3
		store_ln41 : 3
	State 2
		empty_21 : 1
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		feature_delta : 1
	State 11
		feature_delta_1 : 1
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
		write_ln47 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|   fadd   |         grp_fu_99         |    2    |   205   |   220   |
|          |         grp_fu_103        |    2    |   205   |   220   |
|----------|---------------------------|---------|---------|---------|
|   fmul   |         grp_fu_108        |    3    |   143   |    78   |
|----------|---------------------------|---------|---------|---------|
|    add   |      add_ln38_fu_138      |    0    |    0    |    28   |
|----------|---------------------------|---------|---------|---------|
|   icmp   |      icmp_ln38_fu_132     |    0    |    0    |    15   |
|----------|---------------------------|---------|---------|---------|
|          | sext_ln43_read_read_fu_68 |    0    |    0    |    0    |
|   read   |       grp_read_fu_81      |    0    |    0    |    0    |
|          |       grp_read_fu_87      |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|  readreq |     grp_readreq_fu_74     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   write  |   write_ln47_write_fu_92  |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   sext   |   sext_ln43_cast_fu_120   |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |    7    |   553   |   561   |
|----------|---------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
| bitcast_ln44_1_reg_206|   32   |
| bitcast_ln44_2_reg_211|   32   |
| bitcast_ln44_3_reg_216|   32   |
|  bitcast_ln44_reg_201 |   32   |
|feature_delta_1_reg_227|   32   |
| feature_delta_reg_221 |   32   |
|   gmem_addr_reg_195   |   32   |
|   icmp_ln38_reg_191   |    1   |
|indvar_flatten6_reg_179|   21   |
|     mul_1_reg_238     |   32   |
|      mul_reg_233      |   32   |
|        reg_112        |   32   |
|        reg_116        |   32   |
| sext_ln43_cast_reg_186|   64   |
|    sum_1_1_reg_248    |   32   |
|     sum_1_reg_243     |   32   |
+-----------------------+--------+
|         Total         |   502  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_74 |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_99     |  p0  |   4  |  32  |   128  ||    20   |
|     grp_fu_99     |  p1  |   4  |  32  |   128  ||    20   |
|     grp_fu_103    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_103    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_108    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_108    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   576  || 2.84043 ||    85   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    7   |    -   |   553  |   561  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   85   |
|  Register |    -   |    -   |   502  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    7   |    2   |  1055  |   646  |
+-----------+--------+--------+--------+--------+
