{"Source Block": ["oh/elink/hdl/erx_io.v@69:79@HdlIdDef", "   reg \t\t burst;\n   reg [PW-1:0]  rx_packet_lclk;\n   reg \t\t rx_access;\n   reg [PW-1:0]  rx_packet;\n   reg \t\t rx_burst;\n   wire \t rx_lclk_iddr;\n   wire [8:0] \t rxi_delay_in;\n   wire [8:0] \t rxi_delay_out;\n   reg \t\t burst_detect;\n   \n    //#####################\n"], "Clone Blocks": [["oh/elink/hdl/erx_io.v@72:82", "   reg [PW-1:0]  rx_packet;\n   reg \t\t rx_burst;\n   wire \t rx_lclk_iddr;\n   wire [8:0] \t rxi_delay_in;\n   wire [8:0] \t rxi_delay_out;\n   reg \t\t burst_detect;\n   \n    //#####################\n   //#CREATE 112 BIT PACKET \n   //#####################\n   \n"], ["oh/elink/hdl/erx_io.v@65:75", "   wire  \t rx_frame;\n   reg [111:0]   rx_sample; \n   reg [6:0] \t rx_pointer;\n   reg \t\t access;  \n   reg \t\t burst;\n   reg [PW-1:0]  rx_packet_lclk;\n   reg \t\t rx_access;\n   reg [PW-1:0]  rx_packet;\n   reg \t\t rx_burst;\n   wire \t rx_lclk_iddr;\n   wire [8:0] \t rxi_delay_in;\n"], ["oh/elink/hdl/erx_io.v@71:81", "   reg \t\t rx_access;\n   reg [PW-1:0]  rx_packet;\n   reg \t\t rx_burst;\n   wire \t rx_lclk_iddr;\n   wire [8:0] \t rxi_delay_in;\n   wire [8:0] \t rxi_delay_out;\n   reg \t\t burst_detect;\n   \n    //#####################\n   //#CREATE 112 BIT PACKET \n   //#####################\n"], ["oh/elink/hdl/erx_io.v@70:80", "   reg [PW-1:0]  rx_packet_lclk;\n   reg \t\t rx_access;\n   reg [PW-1:0]  rx_packet;\n   reg \t\t rx_burst;\n   wire \t rx_lclk_iddr;\n   wire [8:0] \t rxi_delay_in;\n   wire [8:0] \t rxi_delay_out;\n   reg \t\t burst_detect;\n   \n    //#####################\n   //#CREATE 112 BIT PACKET \n"], ["oh/elink/hdl/erx_io.v@64:74", "   //############\n   wire  \t rx_frame;\n   reg [111:0]   rx_sample; \n   reg [6:0] \t rx_pointer;\n   reg \t\t access;  \n   reg \t\t burst;\n   reg [PW-1:0]  rx_packet_lclk;\n   reg \t\t rx_access;\n   reg [PW-1:0]  rx_packet;\n   reg \t\t rx_burst;\n   wire \t rx_lclk_iddr;\n"]], "Diff Content": {"Delete": [[74, "   wire \t rx_lclk_iddr;\n"]], "Add": []}}