// Seed: 2657148369
module module_0 (
    output wand id_0,
    input tri0 id_1,
    output tri id_2,
    output wand id_3,
    output supply0 id_4,
    input wire id_5,
    output tri1 id_6,
    input wand id_7,
    input uwire id_8,
    input tri0 id_9,
    input wor id_10,
    output uwire id_11,
    input tri id_12,
    inout tri0 id_13
);
  wire id_15;
endmodule
module module_1 (
    output logic id_0,
    output uwire id_1,
    input uwire id_2,
    output tri0 id_3,
    input wire id_4,
    output wor id_5,
    output wand id_6,
    input supply1 id_7,
    output supply1 id_8,
    input supply1 id_9,
    input wand id_10,
    inout tri0 id_11,
    input tri1 id_12,
    input wire id_13,
    output tri1 id_14,
    input tri0 id_15,
    input tri1 id_16,
    input uwire id_17,
    input uwire id_18
);
  wire id_20;
  assign id_3 = -1;
  always @(posedge id_4 == 1) begin : LABEL_0
    if (-1) id_0 = id_11;
  end
  module_0 modCall_1 (
      id_5,
      id_11,
      id_6,
      id_11,
      id_6,
      id_2,
      id_6,
      id_9,
      id_15,
      id_9,
      id_12,
      id_5,
      id_10,
      id_11
  );
  assign modCall_1.id_6 = 0;
  assign id_14 = -1 || id_11;
  wire id_21;
  assign id_8 = 1;
endmodule
