
# qhasm: int64 input_0

# qhasm: int64 input_1

# qhasm: int64 input_2

# qhasm: int64 input_3

# qhasm: int64 input_4

# qhasm: int64 input_5

# qhasm: stack64 input_6

# qhasm: stack64 input_7

# qhasm: int64 caller_r11

# qhasm: int64 caller_r12

# qhasm: int64 caller_r13

# qhasm: int64 caller_r14

# qhasm: int64 caller_r15

# qhasm: int64 caller_rbx

# qhasm: int64 caller_rbp

# qhasm: int64 m

# qhasm: int64 f

# qhasm: int64 g

# qhasm: int64 u

# qhasm: int64 v

# qhasm: int64 r

# qhasm: int64 s

# qhasm: int64 uvrs

# qhasm: int64 fuv

# qhasm: int64 grs

# qhasm: int64 mnew

# qhasm: int64 z

# qhasm: int64 loop

# qhasm: int64 rax

# qhasm: int64 rdx

# qhasm: int64 t0

# qhasm: int64 t1

# qhasm: int64 t2

# qhasm: int64 h

# qhasm: int64 oldg

# qhasm: int64 i

# qhasm: int64 j

# qhasm: int64 f0

# qhasm: int64 g0

# qhasm: int64 minv

# qhasm: stack64 stack_minv

# qhasm: int64 rtimesoldv

# qhasm: int64 stimesolds

# qhasm: stack64 stack_out

# qhasm: stack256 stack_m1

# qhasm: stack64 stack_m

# qhasm: stack256 stack_fxgx

# qhasm: stack256 stack_uuss

# qhasm: stack256 stack_vvrr

# qhasm: stack256 stack_fygy

# qhasm: stack64 stack_fuv

# qhasm: stack64 stack_f

# qhasm: reg256 carryy

# qhasm: reg256 minvx4

# qhasm: reg256 d0

# qhasm: reg256 d1

# qhasm: reg256 out0

# qhasm: int64 a0

# qhasm: reg256 mod0

# qhasm: stack256 stack_mod0

# qhasm: reg256 FVGS0

# qhasm: reg256 GSFV0

# qhasm: stack256 stack_FVGS0

# qhasm: reg256 out1

# qhasm: reg256 out1plus

# qhasm: reg256 out2plus2

# qhasm: int64 a1

# qhasm: reg256 mod1

# qhasm: stack256 stack_mod1

# qhasm: reg256 FVGS1

# qhasm: reg256 GSFV1

# qhasm: stack256 stack_FVGS1

# qhasm: reg256 out2

# qhasm: reg256 out2plus

# qhasm: reg256 out3plus2

# qhasm: int64 a2

# qhasm: reg256 mod2

# qhasm: stack256 stack_mod2

# qhasm: reg256 FVGS2

# qhasm: reg256 GSFV2

# qhasm: stack256 stack_FVGS2

# qhasm: reg256 out3

# qhasm: reg256 out3plus

# qhasm: reg256 out4plus2

# qhasm: int64 a3

# qhasm: reg256 mod3

# qhasm: stack256 stack_mod3

# qhasm: reg256 FVGS3

# qhasm: reg256 GSFV3

# qhasm: stack256 stack_FVGS3

# qhasm: reg256 out4

# qhasm: reg256 out4plus

# qhasm: reg256 out5plus2

# qhasm: int64 a4

# qhasm: reg256 mod4

# qhasm: stack256 stack_mod4

# qhasm: reg256 FVGS4

# qhasm: reg256 GSFV4

# qhasm: stack256 stack_FVGS4

# qhasm: reg256 out5

# qhasm: reg256 out5plus

# qhasm: reg256 out6plus2

# qhasm: int64 a5

# qhasm: reg256 mod5

# qhasm: stack256 stack_mod5

# qhasm: reg256 FVGS5

# qhasm: reg256 GSFV5

# qhasm: stack256 stack_FVGS5

# qhasm: reg256 out6

# qhasm: reg256 out6plus

# qhasm: reg256 out7plus2

# qhasm: int64 a6

# qhasm: reg256 mod6

# qhasm: stack256 stack_mod6

# qhasm: reg256 FVGS6

# qhasm: reg256 GSFV6

# qhasm: stack256 stack_FVGS6

# qhasm: reg256 out7

# qhasm: reg256 out7plus

# qhasm: reg256 out8plus2

# qhasm: int64 a7

# qhasm: reg256 mod7

# qhasm: stack256 stack_mod7

# qhasm: reg256 FVGS7

# qhasm: reg256 GSFV7

# qhasm: stack256 stack_FVGS7

# qhasm: reg256 out8

# qhasm: reg256 out8plus

# qhasm: int64 a8

# qhasm: reg256 mod8

# qhasm: stack256 stack_mod8

# qhasm: reg256 FVGS8

# qhasm: reg256 GSFV8

# qhasm: stack256 stack_FVGS8

# qhasm: reg256 out9

# qhasm: reg256 out9plus

# qhasm: reg256 out10

# qhasm: reg256 ta

# qhasm: reg256 tb

# qhasm: reg256 uuss

# qhasm: reg256 uuss0

# qhasm: reg256 uuss1

# qhasm: reg256 vvrr

# qhasm: reg256 vvrr0

# qhasm: reg256 vvrr1

# qhasm: int64            _m2p62

# qhasm: stack64     stack_m2p62

# qhasm: int64             _2p20

# qhasm: stack64      stack_2p20

# qhasm: int64            _m2p41

# qhasm: stack64     stack_m2p41

# qhasm: int64            _m2p20

# qhasm: stack64     stack_m2p20

# qhasm: int64        _2p20a2p41

# qhasm: stack64 stack_2p20a2p41

# qhasm: reg256 _2p30m1x4

# qhasm: reg256 _2p33x4

# qhasm: reg256 _2p63x4

# qhasm: reg256 _2p63m2p33x4

# qhasm: stack256 stack_2p30m1x4

# qhasm: stack256 stack_2p33x4

# qhasm: stack256 stack_2p63x4

# qhasm: stack256 stack_2p63m2p33x4

# qhasm: enter inverse_256
.p2align 5
.global _inverse_256
.global inverse_256
_inverse_256:
inverse_256:
mov %rsp,%r11
and $31,%r11
add $960,%r11
sub %r11,%rsp

# qhasm: new stack_m1

# qhasm: stack_out = input_1
# asm 1: movq <input_1=int64#2,>stack_out=stack64#1
# asm 2: movq <input_1=%rsi,>stack_out=832(%rsp)
movq %rsi,832(%rsp)

# qhasm: stack64 stack_r11

# qhasm: stack_r11 = caller_r11
# asm 1: movq <caller_r11=int64#9,>stack_r11=stack64#2
# asm 2: movq <caller_r11=%r11,>stack_r11=840(%rsp)
movq %r11,840(%rsp)

# qhasm: stack64 stack_r12

# qhasm: stack_r12 = caller_r12
# asm 1: movq <caller_r12=int64#10,>stack_r12=stack64#3
# asm 2: movq <caller_r12=%r12,>stack_r12=848(%rsp)
movq %r12,848(%rsp)

# qhasm: stack64 stack_r13

# qhasm: stack_r13 = caller_r13
# asm 1: movq <caller_r13=int64#11,>stack_r13=stack64#4
# asm 2: movq <caller_r13=%r13,>stack_r13=856(%rsp)
movq %r13,856(%rsp)

# qhasm: stack64 stack_r14

# qhasm: stack_r14 = caller_r14
# asm 1: movq <caller_r14=int64#12,>stack_r14=stack64#5
# asm 2: movq <caller_r14=%r14,>stack_r14=864(%rsp)
movq %r14,864(%rsp)

# qhasm: stack64 stack_r15

# qhasm: stack_r15 = caller_r15
# asm 1: movq <caller_r15=int64#13,>stack_r15=stack64#6
# asm 2: movq <caller_r15=%r15,>stack_r15=872(%rsp)
movq %r15,872(%rsp)

# qhasm: stack64 stack_rbx

# qhasm: stack_rbx = caller_rbx
# asm 1: movq <caller_rbx=int64#14,>stack_rbx=stack64#7
# asm 2: movq <caller_rbx=%rbx,>stack_rbx=880(%rsp)
movq %rbx,880(%rsp)

# qhasm: stack64 stack_rbp

# qhasm: stack_rbp = caller_rbp
# asm 1: movq <caller_rbp=int64#15,>stack_rbp=stack64#8
# asm 2: movq <caller_rbp=%rbp,>stack_rbp=888(%rsp)
movq %rbp,888(%rsp)

# qhasm: a0 = mem64[input_0 +  0]
# asm 1: movq   0(<input_0=int64#1),>a0=int64#2
# asm 2: movq   0(<input_0=%rdi),>a0=%rsi
movq   0(%rdi),%rsi

# qhasm: a1 = mem64[input_0 +  8]
# asm 1: movq   8(<input_0=int64#1),>a1=int64#4
# asm 2: movq   8(<input_0=%rdi),>a1=%rcx
movq   8(%rdi),%rcx

# qhasm: a2 = mem64[input_0 + 16]
# asm 1: movq   16(<input_0=int64#1),>a2=int64#5
# asm 2: movq   16(<input_0=%rdi),>a2=%r8
movq   16(%rdi),%r8

# qhasm: a3 = mem64[input_0 + 24]
# asm 1: movq   24(<input_0=int64#1),>a3=int64#1
# asm 2: movq   24(<input_0=%rdi),>a3=%rdi
movq   24(%rdi),%rdi

# qhasm: t0 = -1152921504606846976
# asm 1: mov  $-1152921504606846976,>t0=int64#6
# asm 2: mov  $-1152921504606846976,>t0=%r9
mov  $-1152921504606846976,%r9

# qhasm: g = a0 & ~ t0
# asm 1: andn  <a0=int64#2,<t0=int64#6,>g=int64#6
# asm 2: andn  <a0=%rsi,<t0=%r9,>g=%r9
andn  %rsi,%r9,%r9

# qhasm: d1 = mem256[ input_2 + 128 ]
# asm 1: vmovupd   128(<input_2=int64#3),>d1=reg256#1
# asm 2: vmovupd   128(<input_2=%rdx),>d1=%ymm0
vmovupd   128(%rdx),%ymm0

# qhasm: d0 = 4x d1[0]
# asm 1: vpbroadcastq <d1=reg256#1%128,>d0=reg256#2
# asm 2: vpbroadcastq <d1=%xmm0,>d0=%ymm1
vpbroadcastq %xmm0,%ymm1

# qhasm: stack_mod0 = d0
# asm 1: vmovapd <d0=reg256#2,>stack_mod0=stack256#2
# asm 2: vmovapd <d0=%ymm1,>stack_mod0=32(%rsp)
vmovapd %ymm1,32(%rsp)

# qhasm: stack_FVGS0 = d1
# asm 1: vmovapd <d1=reg256#1,>stack_FVGS0=stack256#3
# asm 2: vmovapd <d1=%ymm0,>stack_FVGS0=64(%rsp)
vmovapd %ymm0,64(%rsp)

# qhasm: t0 = a0
# asm 1: mov  <a0=int64#2,>t0=int64#7
# asm 2: mov  <a0=%rsi,>t0=%rax
mov  %rsi,%rax

# qhasm: t0 &= 1073741823
# asm 1: and  $1073741823,<t0=int64#7
# asm 2: and  $1073741823,<t0=%rax
and  $1073741823,%rax

# qhasm: inplace stack_FVGS0[2] = t0
# asm 1: movq <t0=int64#7,<stack_FVGS0=stack256#3
# asm 2: movq <t0=%rax,<stack_FVGS0=80(%rsp)
movq %rax,80(%rsp)

# qhasm: d1 = mem256[ input_2 + 160 ]
# asm 1: vmovupd   160(<input_2=int64#3),>d1=reg256#1
# asm 2: vmovupd   160(<input_2=%rdx),>d1=%ymm0
vmovupd   160(%rdx),%ymm0

# qhasm: d0 = 4x d1[0]
# asm 1: vpbroadcastq <d1=reg256#1%128,>d0=reg256#2
# asm 2: vpbroadcastq <d1=%xmm0,>d0=%ymm1
vpbroadcastq %xmm0,%ymm1

# qhasm: stack_mod1 = d0
# asm 1: vmovapd <d0=reg256#2,>stack_mod1=stack256#4
# asm 2: vmovapd <d0=%ymm1,>stack_mod1=96(%rsp)
vmovapd %ymm1,96(%rsp)

# qhasm: stack_FVGS1 = d1
# asm 1: vmovapd <d1=reg256#1,>stack_FVGS1=stack256#5
# asm 2: vmovapd <d1=%ymm0,>stack_FVGS1=128(%rsp)
vmovapd %ymm0,128(%rsp)

# qhasm: t0 = a0
# asm 1: mov  <a0=int64#2,>t0=int64#7
# asm 2: mov  <a0=%rsi,>t0=%rax
mov  %rsi,%rax

# qhasm: (uint64) t0 >>= 30
# asm 1: shr  $30,<t0=int64#7
# asm 2: shr  $30,<t0=%rax
shr  $30,%rax

# qhasm: t0 &= 1073741823
# asm 1: and  $1073741823,<t0=int64#7
# asm 2: and  $1073741823,<t0=%rax
and  $1073741823,%rax

# qhasm: inplace stack_FVGS1[2] = t0
# asm 1: movq <t0=int64#7,<stack_FVGS1=stack256#5
# asm 2: movq <t0=%rax,<stack_FVGS1=144(%rsp)
movq %rax,144(%rsp)

# qhasm: d1 = mem256[ input_2 + 192 ]
# asm 1: vmovupd   192(<input_2=int64#3),>d1=reg256#1
# asm 2: vmovupd   192(<input_2=%rdx),>d1=%ymm0
vmovupd   192(%rdx),%ymm0

# qhasm: d0 = 4x d1[0]
# asm 1: vpbroadcastq <d1=reg256#1%128,>d0=reg256#2
# asm 2: vpbroadcastq <d1=%xmm0,>d0=%ymm1
vpbroadcastq %xmm0,%ymm1

# qhasm: stack_mod2 = d0
# asm 1: vmovapd <d0=reg256#2,>stack_mod2=stack256#6
# asm 2: vmovapd <d0=%ymm1,>stack_mod2=160(%rsp)
vmovapd %ymm1,160(%rsp)

# qhasm: stack_FVGS2 = d1
# asm 1: vmovapd <d1=reg256#1,>stack_FVGS2=stack256#7
# asm 2: vmovapd <d1=%ymm0,>stack_FVGS2=192(%rsp)
vmovapd %ymm0,192(%rsp)

# qhasm: a0 = (a1 a0) >> 60
# asm 1: shrd $60,<a1=int64#4,<a0=int64#2
# asm 2: shrd $60,<a1=%rcx,<a0=%rsi
shrd $60,%rcx,%rsi

# qhasm: a0 &= 1073741823
# asm 1: and  $1073741823,<a0=int64#2
# asm 2: and  $1073741823,<a0=%rsi
and  $1073741823,%rsi

# qhasm: inplace stack_FVGS2[2] = a0
# asm 1: movq <a0=int64#2,<stack_FVGS2=stack256#7
# asm 2: movq <a0=%rsi,<stack_FVGS2=208(%rsp)
movq %rsi,208(%rsp)

# qhasm: d1 = mem256[ input_2 + 224 ]
# asm 1: vmovupd   224(<input_2=int64#3),>d1=reg256#1
# asm 2: vmovupd   224(<input_2=%rdx),>d1=%ymm0
vmovupd   224(%rdx),%ymm0

# qhasm: d0 = 4x d1[0]
# asm 1: vpbroadcastq <d1=reg256#1%128,>d0=reg256#2
# asm 2: vpbroadcastq <d1=%xmm0,>d0=%ymm1
vpbroadcastq %xmm0,%ymm1

# qhasm: stack_mod3 = d0
# asm 1: vmovapd <d0=reg256#2,>stack_mod3=stack256#8
# asm 2: vmovapd <d0=%ymm1,>stack_mod3=224(%rsp)
vmovapd %ymm1,224(%rsp)

# qhasm: stack_FVGS3 = d1
# asm 1: vmovapd <d1=reg256#1,>stack_FVGS3=stack256#9
# asm 2: vmovapd <d1=%ymm0,>stack_FVGS3=256(%rsp)
vmovapd %ymm0,256(%rsp)

# qhasm: t0 = a1
# asm 1: mov  <a1=int64#4,>t0=int64#2
# asm 2: mov  <a1=%rcx,>t0=%rsi
mov  %rcx,%rsi

# qhasm: (uint64) t0 >>= 26
# asm 1: shr  $26,<t0=int64#2
# asm 2: shr  $26,<t0=%rsi
shr  $26,%rsi

# qhasm: t0 &= 1073741823
# asm 1: and  $1073741823,<t0=int64#2
# asm 2: and  $1073741823,<t0=%rsi
and  $1073741823,%rsi

# qhasm: inplace stack_FVGS3[2] = t0
# asm 1: movq <t0=int64#2,<stack_FVGS3=stack256#9
# asm 2: movq <t0=%rsi,<stack_FVGS3=272(%rsp)
movq %rsi,272(%rsp)

# qhasm: d1 = mem256[ input_2 + 256 ]
# asm 1: vmovupd   256(<input_2=int64#3),>d1=reg256#1
# asm 2: vmovupd   256(<input_2=%rdx),>d1=%ymm0
vmovupd   256(%rdx),%ymm0

# qhasm: d0 = 4x d1[0]
# asm 1: vpbroadcastq <d1=reg256#1%128,>d0=reg256#2
# asm 2: vpbroadcastq <d1=%xmm0,>d0=%ymm1
vpbroadcastq %xmm0,%ymm1

# qhasm: stack_mod4 = d0
# asm 1: vmovapd <d0=reg256#2,>stack_mod4=stack256#10
# asm 2: vmovapd <d0=%ymm1,>stack_mod4=288(%rsp)
vmovapd %ymm1,288(%rsp)

# qhasm: stack_FVGS4 = d1
# asm 1: vmovapd <d1=reg256#1,>stack_FVGS4=stack256#11
# asm 2: vmovapd <d1=%ymm0,>stack_FVGS4=320(%rsp)
vmovapd %ymm0,320(%rsp)

# qhasm: a1 = (a2 a1) >> 56
# asm 1: shrd $56,<a2=int64#5,<a1=int64#4
# asm 2: shrd $56,<a2=%r8,<a1=%rcx
shrd $56,%r8,%rcx

# qhasm: a1 &= 1073741823
# asm 1: and  $1073741823,<a1=int64#4
# asm 2: and  $1073741823,<a1=%rcx
and  $1073741823,%rcx

# qhasm: inplace stack_FVGS4[2] = a1
# asm 1: movq <a1=int64#4,<stack_FVGS4=stack256#11
# asm 2: movq <a1=%rcx,<stack_FVGS4=336(%rsp)
movq %rcx,336(%rsp)

# qhasm: d1 = mem256[ input_2 + 288 ]
# asm 1: vmovupd   288(<input_2=int64#3),>d1=reg256#1
# asm 2: vmovupd   288(<input_2=%rdx),>d1=%ymm0
vmovupd   288(%rdx),%ymm0

# qhasm: d0 = 4x d1[0]
# asm 1: vpbroadcastq <d1=reg256#1%128,>d0=reg256#2
# asm 2: vpbroadcastq <d1=%xmm0,>d0=%ymm1
vpbroadcastq %xmm0,%ymm1

# qhasm: stack_mod5 = d0
# asm 1: vmovapd <d0=reg256#2,>stack_mod5=stack256#12
# asm 2: vmovapd <d0=%ymm1,>stack_mod5=352(%rsp)
vmovapd %ymm1,352(%rsp)

# qhasm: stack_FVGS5 = d1
# asm 1: vmovapd <d1=reg256#1,>stack_FVGS5=stack256#13
# asm 2: vmovapd <d1=%ymm0,>stack_FVGS5=384(%rsp)
vmovapd %ymm0,384(%rsp)

# qhasm: t0 = a2
# asm 1: mov  <a2=int64#5,>t0=int64#2
# asm 2: mov  <a2=%r8,>t0=%rsi
mov  %r8,%rsi

# qhasm: (uint64) t0 >>= 22
# asm 1: shr  $22,<t0=int64#2
# asm 2: shr  $22,<t0=%rsi
shr  $22,%rsi

# qhasm: t0 &= 1073741823
# asm 1: and  $1073741823,<t0=int64#2
# asm 2: and  $1073741823,<t0=%rsi
and  $1073741823,%rsi

# qhasm: inplace stack_FVGS5[2] = t0
# asm 1: movq <t0=int64#2,<stack_FVGS5=stack256#13
# asm 2: movq <t0=%rsi,<stack_FVGS5=400(%rsp)
movq %rsi,400(%rsp)

# qhasm: d1 = mem256[ input_2 + 320 ]
# asm 1: vmovupd   320(<input_2=int64#3),>d1=reg256#1
# asm 2: vmovupd   320(<input_2=%rdx),>d1=%ymm0
vmovupd   320(%rdx),%ymm0

# qhasm: d0 = 4x d1[0]
# asm 1: vpbroadcastq <d1=reg256#1%128,>d0=reg256#2
# asm 2: vpbroadcastq <d1=%xmm0,>d0=%ymm1
vpbroadcastq %xmm0,%ymm1

# qhasm: stack_mod6 = d0
# asm 1: vmovapd <d0=reg256#2,>stack_mod6=stack256#14
# asm 2: vmovapd <d0=%ymm1,>stack_mod6=416(%rsp)
vmovapd %ymm1,416(%rsp)

# qhasm: stack_FVGS6 = d1
# asm 1: vmovapd <d1=reg256#1,>stack_FVGS6=stack256#15
# asm 2: vmovapd <d1=%ymm0,>stack_FVGS6=448(%rsp)
vmovapd %ymm0,448(%rsp)

# qhasm: a2 = (a3 a2) >> 52
# asm 1: shrd $52,<a3=int64#1,<a2=int64#5
# asm 2: shrd $52,<a3=%rdi,<a2=%r8
shrd $52,%rdi,%r8

# qhasm: a2 &= 1073741823
# asm 1: and  $1073741823,<a2=int64#5
# asm 2: and  $1073741823,<a2=%r8
and  $1073741823,%r8

# qhasm: inplace stack_FVGS6[2] = a2
# asm 1: movq <a2=int64#5,<stack_FVGS6=stack256#15
# asm 2: movq <a2=%r8,<stack_FVGS6=464(%rsp)
movq %r8,464(%rsp)

# qhasm: d1 = mem256[ input_2 + 352 ]
# asm 1: vmovupd   352(<input_2=int64#3),>d1=reg256#1
# asm 2: vmovupd   352(<input_2=%rdx),>d1=%ymm0
vmovupd   352(%rdx),%ymm0

# qhasm: d0 = 4x d1[0]
# asm 1: vpbroadcastq <d1=reg256#1%128,>d0=reg256#2
# asm 2: vpbroadcastq <d1=%xmm0,>d0=%ymm1
vpbroadcastq %xmm0,%ymm1

# qhasm: stack_mod7 = d0
# asm 1: vmovapd <d0=reg256#2,>stack_mod7=stack256#16
# asm 2: vmovapd <d0=%ymm1,>stack_mod7=480(%rsp)
vmovapd %ymm1,480(%rsp)

# qhasm: stack_FVGS7 = d1
# asm 1: vmovapd <d1=reg256#1,>stack_FVGS7=stack256#17
# asm 2: vmovapd <d1=%ymm0,>stack_FVGS7=512(%rsp)
vmovapd %ymm0,512(%rsp)

# qhasm: t0 = a3
# asm 1: mov  <a3=int64#1,>t0=int64#2
# asm 2: mov  <a3=%rdi,>t0=%rsi
mov  %rdi,%rsi

# qhasm: (uint64) t0 >>= 18
# asm 1: shr  $18,<t0=int64#2
# asm 2: shr  $18,<t0=%rsi
shr  $18,%rsi

# qhasm: t0 &= 1073741823
# asm 1: and  $1073741823,<t0=int64#2
# asm 2: and  $1073741823,<t0=%rsi
and  $1073741823,%rsi

# qhasm: inplace stack_FVGS7[2] = t0
# asm 1: movq <t0=int64#2,<stack_FVGS7=stack256#17
# asm 2: movq <t0=%rsi,<stack_FVGS7=528(%rsp)
movq %rsi,528(%rsp)

# qhasm: d1 = mem256[ input_2 + 384]
# asm 1: vmovupd   384(<input_2=int64#3),>d1=reg256#1
# asm 2: vmovupd   384(<input_2=%rdx),>d1=%ymm0
vmovupd   384(%rdx),%ymm0

# qhasm: d0 = 4x d1[0]
# asm 1: vpbroadcastq <d1=reg256#1%128,>d0=reg256#2
# asm 2: vpbroadcastq <d1=%xmm0,>d0=%ymm1
vpbroadcastq %xmm0,%ymm1

# qhasm: stack_mod8 = d0
# asm 1: vmovapd <d0=reg256#2,>stack_mod8=stack256#18
# asm 2: vmovapd <d0=%ymm1,>stack_mod8=544(%rsp)
vmovapd %ymm1,544(%rsp)

# qhasm: stack_FVGS8 = d1
# asm 1: vmovapd <d1=reg256#1,>stack_FVGS8=stack256#19
# asm 2: vmovapd <d1=%ymm0,>stack_FVGS8=576(%rsp)
vmovapd %ymm0,576(%rsp)

# qhasm: (uint64) a3 >>= 48
# asm 1: shr  $48,<a3=int64#1
# asm 2: shr  $48,<a3=%rdi
shr  $48,%rdi

# qhasm: inplace stack_FVGS8[2] = a3
# asm 1: movq <a3=int64#1,<stack_FVGS8=stack256#19
# asm 2: movq <a3=%rdi,<stack_FVGS8=592(%rsp)
movq %rdi,592(%rsp)

# qhasm: minv = mem64[ input_2 + 416]
# asm 1: movq   416(<input_2=int64#3),>minv=int64#1
# asm 2: movq   416(<input_2=%rdx),>minv=%rdi
movq   416(%rdx),%rdi

# qhasm: stack_minv = minv
# asm 1: movq <minv=int64#1,>stack_minv=stack64#9
# asm 2: movq <minv=%rdi,>stack_minv=896(%rsp)
movq %rdi,896(%rsp)

# qhasm: f = stack_FVGS0[0]
# asm 1: movq <stack_FVGS0=stack256#3,>f=int64#1
# asm 2: movq <stack_FVGS0=64(%rsp),>f=%rdi
movq 64(%rsp),%rdi

# qhasm: f0 = stack_FVGS1[0]
# asm 1: movq <stack_FVGS1=stack256#5,>f0=int64#2
# asm 2: movq <stack_FVGS1=128(%rsp),>f0=%rsi
movq 128(%rsp),%rsi

# qhasm: f0 <<= 30
# asm 1: shl  $30,<f0=int64#2
# asm 2: shl  $30,<f0=%rsi
shl  $30,%rsi

# qhasm: f += f0 
# asm 1: add  <f0=int64#2,<f=int64#1
# asm 2: add  <f0=%rsi,<f=%rdi
add  %rsi,%rdi

# qhasm:                   m = 0
# asm 1: xor  >m=int64#4,>m=int64#4
# asm 2: xor  >m=%rcx,>m=%rcx
xor  %rcx,%rcx

# qhasm:                   z = -1
# asm 1: mov  $-1,>z=int64#5
# asm 2: mov  $-1,>z=%r8
mov  $-1,%r8

# qhasm: inplace stack_m1[0] = m
# asm 1: movq <m=int64#4,<stack_m1=stack256#1
# asm 2: movq <m=%rcx,<stack_m1=0(%rsp)
movq %rcx,0(%rsp)

# qhasm: inplace stack_m1[1] = z
# asm 1: movq <z=int64#5,<stack_m1=stack256#1
# asm 2: movq <z=%r8,<stack_m1=8(%rsp)
movq %r8,8(%rsp)

# qhasm:              _m2p62 = -4611686018427387904
# asm 1: mov  $-4611686018427387904,>_m2p62=int64#5
# asm 2: mov  $-4611686018427387904,>_m2p62=%r8
mov  $-4611686018427387904,%r8

# qhasm:         stack_m2p62 = _m2p62
# asm 1: movq <_m2p62=int64#5,>stack_m2p62=stack64#10
# asm 2: movq <_m2p62=%r8,>stack_m2p62=904(%rsp)
movq %r8,904(%rsp)

# qhasm:               _2p20 = 1048576
# asm 1: mov  $1048576,>_2p20=int64#5
# asm 2: mov  $1048576,>_2p20=%r8
mov  $1048576,%r8

# qhasm:          stack_2p20 = _2p20
# asm 1: movq <_2p20=int64#5,>stack_2p20=stack64#11
# asm 2: movq <_2p20=%r8,>stack_2p20=912(%rsp)
movq %r8,912(%rsp)

# qhasm:              _m2p41 = -2199023255552
# asm 1: mov  $-2199023255552,>_m2p41=int64#5
# asm 2: mov  $-2199023255552,>_m2p41=%r8
mov  $-2199023255552,%r8

# qhasm:         stack_m2p41 = _m2p41
# asm 1: movq <_m2p41=int64#5,>stack_m2p41=stack64#12
# asm 2: movq <_m2p41=%r8,>stack_m2p41=920(%rsp)
movq %r8,920(%rsp)

# qhasm:              _m2p20 = -1048576
# asm 1: mov  $-1048576,>_m2p20=int64#5
# asm 2: mov  $-1048576,>_m2p20=%r8
mov  $-1048576,%r8

# qhasm:         stack_m2p20 = _m2p20
# asm 1: movq <_m2p20=int64#5,>stack_m2p20=stack64#13
# asm 2: movq <_m2p20=%r8,>stack_m2p20=928(%rsp)
movq %r8,928(%rsp)

# qhasm:          _2p20a2p41 = 2199024304128
# asm 1: mov  $2199024304128,>_2p20a2p41=int64#7
# asm 2: mov  $2199024304128,>_2p20a2p41=%rax
mov  $2199024304128,%rax

# qhasm:     stack_2p20a2p41 = _2p20a2p41
# asm 1: movq <_2p20a2p41=int64#7,>stack_2p20a2p41=stack64#14
# asm 2: movq <_2p20a2p41=%rax,>stack_2p20a2p41=936(%rsp)
movq %rax,936(%rsp)

# qhasm:           _2p30m1x4 = mem256[ input_2 +   0 ]
# asm 1: vmovupd   0(<input_2=int64#3),>_2p30m1x4=reg256#1
# asm 2: vmovupd   0(<input_2=%rdx),>_2p30m1x4=%ymm0
vmovupd   0(%rdx),%ymm0

# qhasm:      stack_2p30m1x4 = _2p30m1x4
# asm 1: vmovapd <_2p30m1x4=reg256#1,>stack_2p30m1x4=stack256#1
# asm 2: vmovapd <_2p30m1x4=%ymm0,>stack_2p30m1x4=0(%rsp)
vmovapd %ymm0,0(%rsp)

# qhasm:             _2p33x4 = mem256[ input_2 +  32 ]
# asm 1: vmovupd   32(<input_2=int64#3),>_2p33x4=reg256#1
# asm 2: vmovupd   32(<input_2=%rdx),>_2p33x4=%ymm0
vmovupd   32(%rdx),%ymm0

# qhasm:        stack_2p33x4 = _2p33x4
# asm 1: vmovapd <_2p33x4=reg256#1,>stack_2p33x4=stack256#20
# asm 2: vmovapd <_2p33x4=%ymm0,>stack_2p33x4=608(%rsp)
vmovapd %ymm0,608(%rsp)

# qhasm:             _2p63x4 = mem256[ input_2 +  64 ]
# asm 1: vmovupd   64(<input_2=int64#3),>_2p63x4=reg256#1
# asm 2: vmovupd   64(<input_2=%rdx),>_2p63x4=%ymm0
vmovupd   64(%rdx),%ymm0

# qhasm:        stack_2p63x4 = _2p63x4
# asm 1: vmovapd <_2p63x4=reg256#1,>stack_2p63x4=stack256#21
# asm 2: vmovapd <_2p63x4=%ymm0,>stack_2p63x4=640(%rsp)
vmovapd %ymm0,640(%rsp)

# qhasm:        _2p63m2p33x4 = mem256[ input_2 +  96 ]
# asm 1: vmovupd   96(<input_2=int64#3),>_2p63m2p33x4=reg256#1
# asm 2: vmovupd   96(<input_2=%rdx),>_2p63m2p33x4=%ymm0
vmovupd   96(%rdx),%ymm0

# qhasm: i = 10
# asm 1: mov  $10,>i=int64#8
# asm 2: mov  $10,>i=%r10
mov  $10,%r10

# qhasm: u = 1152921504606846976
# asm 1: mov  $1152921504606846976,>u=int64#9
# asm 2: mov  $1152921504606846976,>u=%r11
mov  $1152921504606846976,%r11

# qhasm: v = 0
# asm 1: xor  >v=int64#10,>v=int64#10
# asm 2: xor  >v=%r12,>v=%r12
xor  %r12,%r12

# qhasm: s = u
# asm 1: mov  <u=int64#9,>s=int64#11
# asm 2: mov  <u=%r11,>s=%r13
mov  %r11,%r13

# qhasm: r = 0
# asm 1: xor  >r=int64#12,>r=int64#12
# asm 2: xor  >r=%r14,>r=%r14
xor  %r14,%r14

# qhasm: bigloop:
._bigloop:

# qhasm:       rax = g
# asm 1: mov  <g=int64#6,>rax=int64#7
# asm 2: mov  <g=%r9,>rax=%rax
mov  %r9,%rax

# qhasm:       (int128) rdx rax = rax * s
# asm 1: imul <s=int64#11
# asm 2: imul <s=%r13
imul %r13

# qhasm:       t2 = rax
# asm 1: mov  <rax=int64#7,>t2=int64#14
# asm 2: mov  <rax=%rax,>t2=%rbx
mov  %rax,%rbx

# qhasm:       t1 = rdx
# asm 1: mov  <rdx=int64#3,>t1=int64#15
# asm 2: mov  <rdx=%rdx,>t1=%rbp
mov  %rdx,%rbp

# qhasm:       rax = f
# asm 1: mov  <f=int64#1,>rax=int64#7
# asm 2: mov  <f=%rdi,>rax=%rax
mov  %rdi,%rax

# qhasm:       (int128) rdx rax = rax * r
# asm 1: imul <r=int64#12
# asm 2: imul <r=%r14
imul %r14

# qhasm:       carry? t2 += rax
# asm 1: add  <rax=int64#7,<t2=int64#14
# asm 2: add  <rax=%rax,<t2=%rbx
add  %rax,%rbx

# qhasm:              t1 += rdx + carry
# asm 1: adc <rdx=int64#3,<t1=int64#15
# asm 2: adc <rdx=%rdx,<t1=%rbp
adc %rdx,%rbp

# qhasm:       t2 = (t1 t2) >> 60	 
# asm 1: shrd $60,<t1=int64#15,<t2=int64#14
# asm 2: shrd $60,<t1=%rbp,<t2=%rbx
shrd $60,%rbp,%rbx

# qhasm:       rax = f
# asm 1: mov  <f=int64#1,>rax=int64#7
# asm 2: mov  <f=%rdi,>rax=%rax
mov  %rdi,%rax

# qhasm:       (int128) rdx rax = rax * u
# asm 1: imul <u=int64#9
# asm 2: imul <u=%r11
imul %r11

# qhasm:       f = rax
# asm 1: mov  <rax=int64#7,>f=int64#1
# asm 2: mov  <rax=%rax,>f=%rdi
mov  %rax,%rdi

# qhasm:       t0 = rdx
# asm 1: mov  <rdx=int64#3,>t0=int64#15
# asm 2: mov  <rdx=%rdx,>t0=%rbp
mov  %rdx,%rbp

# qhasm:       rax = g
# asm 1: mov  <g=int64#6,>rax=int64#7
# asm 2: mov  <g=%r9,>rax=%rax
mov  %r9,%rax

# qhasm:       (int128) rdx rax = rax * v
# asm 1: imul <v=int64#10
# asm 2: imul <v=%r12
imul %r12

# qhasm:       carry? f += rax
# asm 1: add  <rax=int64#7,<f=int64#1
# asm 2: add  <rax=%rax,<f=%rdi
add  %rax,%rdi

# qhasm:              t0 += rdx + carry
# asm 1: adc <rdx=int64#3,<t0=int64#15
# asm 2: adc <rdx=%rdx,<t0=%rbp
adc %rdx,%rbp

# qhasm:       f = (t0 f) >> 60
# asm 1: shrd $60,<t0=int64#15,<f=int64#1
# asm 2: shrd $60,<t0=%rbp,<f=%rdi
shrd $60,%rbp,%rdi

# qhasm: new vvrr

# qhasm: vvrr = v,vvrr[1],0,0
# asm 1: vpinsrq $0x0,<v=int64#10,<vvrr=reg256#1%128,<vvrr=reg256#1%128
# asm 2: vpinsrq $0x0,<v=%r12,<vvrr=%xmm0,<vvrr=%xmm0
vpinsrq $0x0,%r12,%xmm0,%xmm0

# qhasm: vvrr = vvrr[0],r,0,0
# asm 1: vpinsrq $0x1,<r=int64#12,<vvrr=reg256#1%128,<vvrr=reg256#1%128
# asm 2: vpinsrq $0x1,<r=%r14,<vvrr=%xmm0,<vvrr=%xmm0
vpinsrq $0x1,%r14,%xmm0,%xmm0

# qhasm:       v *= g0
# asm 1: imul  <g0=int64#13,<v=int64#10
# asm 2: imul  <g0=%r15,<v=%r12
imul  %r15,%r12

# qhasm:       g0 *= s
# asm 1: imul  <s=int64#11,<g0=int64#13
# asm 2: imul  <s=%r13,<g0=%r15
imul  %r13,%r15

# qhasm:       r *= f0
# asm 1: imul  <f0=int64#2,<r=int64#12
# asm 2: imul  <f0=%rsi,<r=%r14
imul  %rsi,%r14

# qhasm:       f0 *= u
# asm 1: imul  <u=int64#9,<f0=int64#2
# asm 2: imul  <u=%r11,<f0=%rsi
imul  %r11,%rsi

# qhasm:       f0 += v
# asm 1: add  <v=int64#10,<f0=int64#2
# asm 2: add  <v=%r12,<f0=%rsi
add  %r12,%rsi

# qhasm:       g0 += r
# asm 1: add  <r=int64#12,<g0=int64#13
# asm 2: add  <r=%r14,<g0=%r15
add  %r14,%r15

# qhasm:       f += f0
# asm 1: add  <f0=int64#2,<f=int64#1
# asm 2: add  <f0=%rsi,<f=%rdi
add  %rsi,%rdi

# qhasm:       g = t2+g0
# asm 1: lea  (<t2=int64#14,<g0=int64#13),>g=int64#2
# asm 2: lea  (<t2=%rbx,<g0=%r15),>g=%rsi
lea  (%rbx,%r15),%rsi

# qhasm: FVGS0 = stack_FVGS0
# asm 1: vmovapd <stack_FVGS0=stack256#3,>FVGS0=reg256#2
# asm 2: vmovapd <stack_FVGS0=64(%rsp),>FVGS0=%ymm1
vmovapd 64(%rsp),%ymm1

# qhasm: new uuss

# qhasm: uuss = u,uuss[1],0,0
# asm 1: vpinsrq $0x0,<u=int64#9,<uuss=reg256#3%128,<uuss=reg256#3%128
# asm 2: vpinsrq $0x0,<u=%r11,<uuss=%xmm2,<uuss=%xmm2
vpinsrq $0x0,%r11,%xmm2,%xmm2

# qhasm: uuss = uuss[0],s,0,0
# asm 1: vpinsrq $0x1,<s=int64#11,<uuss=reg256#3%128,<uuss=reg256#3%128
# asm 2: vpinsrq $0x1,<s=%r13,<uuss=%xmm2,<uuss=%xmm2
vpinsrq $0x1,%r13,%xmm2,%xmm2

# qhasm: GSFV0 = FVGS0[1,0]
# asm 1: vpermq $0x4e,<FVGS0=reg256#2,>GSFV0=reg256#4
# asm 2: vpermq $0x4e,<FVGS0=%ymm1,>GSFV0=%ymm3
vpermq $0x4e,%ymm1,%ymm3

# qhasm: uuss = uuss[0,0,1,1]
# asm 1: vpermq $0x50,<uuss=reg256#3,>uuss=reg256#3
# asm 2: vpermq $0x50,<uuss=%ymm2,>uuss=%ymm2
vpermq $0x50,%ymm2,%ymm2

# qhasm: vvrr = vvrr[0,0,1,1]
# asm 1: vpermq $0x50,<vvrr=reg256#1,>vvrr=reg256#1
# asm 2: vpermq $0x50,<vvrr=%ymm0,>vvrr=%ymm0
vpermq $0x50,%ymm0,%ymm0

# qhasm: _2p30m1x4 = stack_2p30m1x4
# asm 1: vmovapd <stack_2p30m1x4=stack256#1,>_2p30m1x4=reg256#5
# asm 2: vmovapd <stack_2p30m1x4=0(%rsp),>_2p30m1x4=%ymm4
vmovapd 0(%rsp),%ymm4

# qhasm: uuss0 = uuss & _2p30m1x4
# asm 1: vpand <uuss=reg256#3,<_2p30m1x4=reg256#5,>uuss0=reg256#6
# asm 2: vpand <uuss=%ymm2,<_2p30m1x4=%ymm4,>uuss0=%ymm5
vpand %ymm2,%ymm4,%ymm5

# qhasm: vvrr0 = vvrr & _2p30m1x4 
# asm 1: vpand <vvrr=reg256#1,<_2p30m1x4=reg256#5,>vvrr0=reg256#7
# asm 2: vpand <vvrr=%ymm0,<_2p30m1x4=%ymm4,>vvrr0=%ymm6
vpand %ymm0,%ymm4,%ymm6

# qhasm: _2p63x4 = stack_2p63x4
# asm 1: vmovapd <stack_2p63x4=stack256#21,>_2p63x4=reg256#8
# asm 2: vmovapd <stack_2p63x4=640(%rsp),>_2p63x4=%ymm7
vmovapd 640(%rsp),%ymm7

# qhasm: uuss1 = uuss ^ _2p63x4
# asm 1: vpxor <uuss=reg256#3,<_2p63x4=reg256#8,>uuss1=reg256#3
# asm 2: vpxor <uuss=%ymm2,<_2p63x4=%ymm7,>uuss1=%ymm2
vpxor %ymm2,%ymm7,%ymm2

# qhasm: vvrr1 = vvrr ^ _2p63x4
# asm 1: vpxor <vvrr=reg256#1,<_2p63x4=reg256#8,>vvrr1=reg256#1
# asm 2: vpxor <vvrr=%ymm0,<_2p63x4=%ymm7,>vvrr1=%ymm0
vpxor %ymm0,%ymm7,%ymm0

# qhasm: 4x uuss1 unsigned>>= 30
# asm 1: vpsrlq $30,<uuss1=reg256#3,<uuss1=reg256#3
# asm 2: vpsrlq $30,<uuss1=%ymm2,<uuss1=%ymm2
vpsrlq $30,%ymm2,%ymm2

# qhasm: 4x vvrr1 unsigned>>= 30
# asm 1: vpsrlq $30,<vvrr1=reg256#1,<vvrr1=reg256#1
# asm 2: vpsrlq $30,<vvrr1=%ymm0,<vvrr1=%ymm0
vpsrlq $30,%ymm0,%ymm0

# qhasm: _2p33x4 = stack_2p33x4
# asm 1: vmovapd <stack_2p33x4=stack256#20,>_2p33x4=reg256#9
# asm 2: vmovapd <stack_2p33x4=608(%rsp),>_2p33x4=%ymm8
vmovapd 608(%rsp),%ymm8

# qhasm: 4x uuss1 -= _2p33x4
# asm 1: vpsubq <_2p33x4=reg256#9,<uuss1=reg256#3,<uuss1=reg256#3
# asm 2: vpsubq <_2p33x4=%ymm8,<uuss1=%ymm2,<uuss1=%ymm2
vpsubq %ymm8,%ymm2,%ymm2

# qhasm: 4x vvrr1 -= _2p33x4
# asm 1: vpsubq <_2p33x4=reg256#9,<vvrr1=reg256#1,<vvrr1=reg256#1
# asm 2: vpsubq <_2p33x4=%ymm8,<vvrr1=%ymm0,<vvrr1=%ymm0
vpsubq %ymm8,%ymm0,%ymm0

# qhasm: 4x ta = int32 uuss0 * int32 FVGS0
# asm 1: vpmuldq <uuss0=reg256#6,<FVGS0=reg256#2,>ta=reg256#9
# asm 2: vpmuldq <uuss0=%ymm5,<FVGS0=%ymm1,>ta=%ymm8
vpmuldq %ymm5,%ymm1,%ymm8

# qhasm: 4x tb = int32 vvrr0 * int32 GSFV0
# asm 1: vpmuldq <vvrr0=reg256#7,<GSFV0=reg256#4,>tb=reg256#10
# asm 2: vpmuldq <vvrr0=%ymm6,<GSFV0=%ymm3,>tb=%ymm9
vpmuldq %ymm6,%ymm3,%ymm9

# qhasm: 4x out0 = ta + tb
# asm 1: vpaddq <tb=reg256#10,<ta=reg256#9,>out0=reg256#9
# asm 2: vpaddq <tb=%ymm9,<ta=%ymm8,>out0=%ymm8
vpaddq %ymm9,%ymm8,%ymm8

# qhasm: minvx4 = 4x stack_minv
# asm 1: vpbroadcastq <stack_minv=stack64#9,>minvx4=reg256#10
# asm 2: vpbroadcastq <stack_minv=896(%rsp),>minvx4=%ymm9
vpbroadcastq 896(%rsp),%ymm9

# qhasm: mod0 = stack_mod0
# asm 1: vmovapd <stack_mod0=stack256#2,>mod0=reg256#11
# asm 2: vmovapd <stack_mod0=32(%rsp),>mod0=%ymm10
vmovapd 32(%rsp),%ymm10

# qhasm: carry0:
._carry0:

# qhasm: 4x d0 = int32 minvx4 * int32 out0
# asm 1: vpmuldq <minvx4=reg256#10,<out0=reg256#9,>d0=reg256#12
# asm 2: vpmuldq <minvx4=%ymm9,<out0=%ymm8,>d0=%ymm11
vpmuldq %ymm9,%ymm8,%ymm11

# qhasm: d0 &= _2p30m1x4
# asm 1: vpand <d0=reg256#12,<_2p30m1x4=reg256#5,<d0=reg256#12
# asm 2: vpand <d0=%ymm11,<_2p30m1x4=%ymm4,<d0=%ymm11
vpand %ymm11,%ymm4,%ymm11

# qhasm: 4x ta = int32 mod0 * int32 d0
# asm 1: vpmuldq <mod0=reg256#11,<d0=reg256#12,>ta=reg256#13
# asm 2: vpmuldq <mod0=%ymm10,<d0=%ymm11,>ta=%ymm12
vpmuldq %ymm10,%ymm11,%ymm12

# qhasm: 4x out0 += ta
# asm 1: vpaddq <out0=reg256#9,<ta=reg256#13,<out0=reg256#9
# asm 2: vpaddq <out0=%ymm8,<ta=%ymm12,<out0=%ymm8
vpaddq %ymm8,%ymm12,%ymm8

# qhasm: 4x carryy = out0 +_2p63x4
# asm 1: vpaddq <_2p63x4=reg256#8,<out0=reg256#9,>carryy=reg256#8
# asm 2: vpaddq <_2p63x4=%ymm7,<out0=%ymm8,>carryy=%ymm7
vpaddq %ymm7,%ymm8,%ymm7

# qhasm: 4x carryy unsigned>>= 30
# asm 1: vpsrlq $30,<carryy=reg256#8,<carryy=reg256#8
# asm 2: vpsrlq $30,<carryy=%ymm7,<carryy=%ymm7
vpsrlq $30,%ymm7,%ymm7

# qhasm: FVGS1 = stack_FVGS1
# asm 1: vmovapd <stack_FVGS1=stack256#5,>FVGS1=reg256#9
# asm 2: vmovapd <stack_FVGS1=128(%rsp),>FVGS1=%ymm8
vmovapd 128(%rsp),%ymm8

# qhasm: GSFV1 = FVGS1[1,0]
# asm 1: vpermq $0x4e,<FVGS1=reg256#9,>GSFV1=reg256#13
# asm 2: vpermq $0x4e,<FVGS1=%ymm8,>GSFV1=%ymm12
vpermq $0x4e,%ymm8,%ymm12

# qhasm: mod1 = stack_mod1
# asm 1: vmovapd <stack_mod1=stack256#4,>mod1=reg256#14
# asm 2: vmovapd <stack_mod1=96(%rsp),>mod1=%ymm13
vmovapd 96(%rsp),%ymm13

# qhasm: 4x ta = int32 uuss1 * int32 FVGS0
# asm 1: vpmuldq <uuss1=reg256#3,<FVGS0=reg256#2,>ta=reg256#2
# asm 2: vpmuldq <uuss1=%ymm2,<FVGS0=%ymm1,>ta=%ymm1
vpmuldq %ymm2,%ymm1,%ymm1

# qhasm: 4x tb = int32 vvrr1 * int32 GSFV0
# asm 1: vpmuldq <vvrr1=reg256#1,<GSFV0=reg256#4,>tb=reg256#4
# asm 2: vpmuldq <vvrr1=%ymm0,<GSFV0=%ymm3,>tb=%ymm3
vpmuldq %ymm0,%ymm3,%ymm3

# qhasm: 4x out1plus = ta + tb
# asm 1: vpaddq <tb=reg256#4,<ta=reg256#2,>out1plus=reg256#2
# asm 2: vpaddq <tb=%ymm3,<ta=%ymm1,>out1plus=%ymm1
vpaddq %ymm3,%ymm1,%ymm1

# qhasm: 4x ta = int32 uuss0 * int32 FVGS1
# asm 1: vpmuldq <uuss0=reg256#6,<FVGS1=reg256#9,>ta=reg256#4
# asm 2: vpmuldq <uuss0=%ymm5,<FVGS1=%ymm8,>ta=%ymm3
vpmuldq %ymm5,%ymm8,%ymm3

# qhasm: 4x tb = int32 vvrr0 * int32 GSFV1
# asm 1: vpmuldq <vvrr0=reg256#7,<GSFV1=reg256#13,>tb=reg256#15
# asm 2: vpmuldq <vvrr0=%ymm6,<GSFV1=%ymm12,>tb=%ymm14
vpmuldq %ymm6,%ymm12,%ymm14

# qhasm: 4x out1 = ta + tb
# asm 1: vpaddq <tb=reg256#15,<ta=reg256#4,>out1=reg256#4
# asm 2: vpaddq <tb=%ymm14,<ta=%ymm3,>out1=%ymm3
vpaddq %ymm14,%ymm3,%ymm3

# qhasm: 4x out1 += out1plus
# asm 1: vpaddq <out1=reg256#4,<out1plus=reg256#2,<out1=reg256#4
# asm 2: vpaddq <out1=%ymm3,<out1plus=%ymm1,<out1=%ymm3
vpaddq %ymm3,%ymm1,%ymm3

# qhasm: 4x ta = int32 d0 * int32 mod1
# asm 1: vpmuldq <d0=reg256#12,<mod1=reg256#14,>ta=reg256#2
# asm 2: vpmuldq <d0=%ymm11,<mod1=%ymm13,>ta=%ymm1
vpmuldq %ymm11,%ymm13,%ymm1

# qhasm: 4x ta += carryy
# asm 1: vpaddq <ta=reg256#2,<carryy=reg256#8,<ta=reg256#2
# asm 2: vpaddq <ta=%ymm1,<carryy=%ymm7,<ta=%ymm1
vpaddq %ymm1,%ymm7,%ymm1

# qhasm: 4x out1 += ta
# asm 1: vpaddq <out1=reg256#4,<ta=reg256#2,<out1=reg256#4
# asm 2: vpaddq <out1=%ymm3,<ta=%ymm1,<out1=%ymm3
vpaddq %ymm3,%ymm1,%ymm3

# qhasm: carry1:
._carry1:

# qhasm: 4x d1 = int32 minvx4 * int32 out1
# asm 1: vpmuldq <minvx4=reg256#10,<out1=reg256#4,>d1=reg256#2
# asm 2: vpmuldq <minvx4=%ymm9,<out1=%ymm3,>d1=%ymm1
vpmuldq %ymm9,%ymm3,%ymm1

# qhasm: d1 &= _2p30m1x4
# asm 1: vpand <d1=reg256#2,<_2p30m1x4=reg256#5,<d1=reg256#2
# asm 2: vpand <d1=%ymm1,<_2p30m1x4=%ymm4,<d1=%ymm1
vpand %ymm1,%ymm4,%ymm1

# qhasm: 4x ta = int32 mod0 * int32 d1
# asm 1: vpmuldq <mod0=reg256#11,<d1=reg256#2,>ta=reg256#8
# asm 2: vpmuldq <mod0=%ymm10,<d1=%ymm1,>ta=%ymm7
vpmuldq %ymm10,%ymm1,%ymm7

# qhasm: 4x out1 += ta
# asm 1: vpaddq <out1=reg256#4,<ta=reg256#8,<out1=reg256#4
# asm 2: vpaddq <out1=%ymm3,<ta=%ymm7,<out1=%ymm3
vpaddq %ymm3,%ymm7,%ymm3

# qhasm: _2p63m2p33x4 = stack_2p63m2p33x4
# asm 1: vmovapd <stack_2p63m2p33x4=stack256#26,>_2p63m2p33x4=reg256#8
# asm 2: vmovapd <stack_2p63m2p33x4=800(%rsp),>_2p63m2p33x4=%ymm7
vmovapd 800(%rsp),%ymm7

# qhasm: 4x carryy = out1 + _2p63m2p33x4 
# asm 1: vpaddq <_2p63m2p33x4=reg256#8,<out1=reg256#4,>carryy=reg256#4
# asm 2: vpaddq <_2p63m2p33x4=%ymm7,<out1=%ymm3,>carryy=%ymm3
vpaddq %ymm7,%ymm3,%ymm3

# qhasm: 4x carryy unsigned>>= 30
# asm 1: vpsrlq $30,<carryy=reg256#4,<carryy=reg256#4
# asm 2: vpsrlq $30,<carryy=%ymm3,<carryy=%ymm3
vpsrlq $30,%ymm3,%ymm3

# qhasm: FVGS2 = stack_FVGS2
# asm 1: vmovapd <stack_FVGS2=stack256#7,>FVGS2=reg256#10
# asm 2: vmovapd <stack_FVGS2=192(%rsp),>FVGS2=%ymm9
vmovapd 192(%rsp),%ymm9

# qhasm: GSFV2 = FVGS2[1,0]
# asm 1: vpermq $0x4e,<FVGS2=reg256#10,>GSFV2=reg256#11
# asm 2: vpermq $0x4e,<FVGS2=%ymm9,>GSFV2=%ymm10
vpermq $0x4e,%ymm9,%ymm10

# qhasm: mod2 = stack_mod2
# asm 1: vmovapd <stack_mod2=stack256#6,>mod2=reg256#15
# asm 2: vmovapd <stack_mod2=160(%rsp),>mod2=%ymm14
vmovapd 160(%rsp),%ymm14

# qhasm: 4x ta = int32 uuss1 * int32 FVGS1
# asm 1: vpmuldq <uuss1=reg256#3,<FVGS1=reg256#9,>ta=reg256#9
# asm 2: vpmuldq <uuss1=%ymm2,<FVGS1=%ymm8,>ta=%ymm8
vpmuldq %ymm2,%ymm8,%ymm8

# qhasm: 4x tb = int32 vvrr1 * int32 GSFV1
# asm 1: vpmuldq <vvrr1=reg256#1,<GSFV1=reg256#13,>tb=reg256#13
# asm 2: vpmuldq <vvrr1=%ymm0,<GSFV1=%ymm12,>tb=%ymm12
vpmuldq %ymm0,%ymm12,%ymm12

# qhasm: 4x out2plus = ta + tb
# asm 1: vpaddq <tb=reg256#13,<ta=reg256#9,>out2plus=reg256#9
# asm 2: vpaddq <tb=%ymm12,<ta=%ymm8,>out2plus=%ymm8
vpaddq %ymm12,%ymm8,%ymm8

# qhasm: 4x ta = int32 uuss0 * int32 FVGS2
# asm 1: vpmuldq <uuss0=reg256#6,<FVGS2=reg256#10,>ta=reg256#13
# asm 2: vpmuldq <uuss0=%ymm5,<FVGS2=%ymm9,>ta=%ymm12
vpmuldq %ymm5,%ymm9,%ymm12

# qhasm: 4x tb = int32 vvrr0 * int32 GSFV2
# asm 1: vpmuldq <vvrr0=reg256#7,<GSFV2=reg256#11,>tb=reg256#16
# asm 2: vpmuldq <vvrr0=%ymm6,<GSFV2=%ymm10,>tb=%ymm15
vpmuldq %ymm6,%ymm10,%ymm15

# qhasm: 4x out2 = ta + tb
# asm 1: vpaddq <tb=reg256#16,<ta=reg256#13,>out2=reg256#13
# asm 2: vpaddq <tb=%ymm15,<ta=%ymm12,>out2=%ymm12
vpaddq %ymm15,%ymm12,%ymm12

# qhasm: 4x out2 += out2plus
# asm 1: vpaddq <out2=reg256#13,<out2plus=reg256#9,<out2=reg256#13
# asm 2: vpaddq <out2=%ymm12,<out2plus=%ymm8,<out2=%ymm12
vpaddq %ymm12,%ymm8,%ymm12

# qhasm: 4x ta = int32 d0 * int32 mod2
# asm 1: vpmuldq <d0=reg256#12,<mod2=reg256#15,>ta=reg256#9
# asm 2: vpmuldq <d0=%ymm11,<mod2=%ymm14,>ta=%ymm8
vpmuldq %ymm11,%ymm14,%ymm8

# qhasm: 4x tb = int32 d1 * int32 mod1
# asm 1: vpmuldq <d1=reg256#2,<mod1=reg256#14,>tb=reg256#14
# asm 2: vpmuldq <d1=%ymm1,<mod1=%ymm13,>tb=%ymm13
vpmuldq %ymm1,%ymm13,%ymm13

# qhasm: 4x out2plus2 = ta + tb
# asm 1: vpaddq <tb=reg256#14,<ta=reg256#9,>out2plus2=reg256#9
# asm 2: vpaddq <tb=%ymm13,<ta=%ymm8,>out2plus2=%ymm8
vpaddq %ymm13,%ymm8,%ymm8

# qhasm: 4x out2plus2 += carryy
# asm 1: vpaddq <out2plus2=reg256#9,<carryy=reg256#4,<out2plus2=reg256#9
# asm 2: vpaddq <out2plus2=%ymm8,<carryy=%ymm3,<out2plus2=%ymm8
vpaddq %ymm8,%ymm3,%ymm8

# qhasm: 4x out2 += out2plus2
# asm 1: vpaddq <out2=reg256#13,<out2plus2=reg256#9,<out2=reg256#13
# asm 2: vpaddq <out2=%ymm12,<out2plus2=%ymm8,<out2=%ymm12
vpaddq %ymm12,%ymm8,%ymm12

# qhasm: 4x carryy = out2 + _2p63m2p33x4 
# asm 1: vpaddq <_2p63m2p33x4=reg256#8,<out2=reg256#13,>carryy=reg256#4
# asm 2: vpaddq <_2p63m2p33x4=%ymm7,<out2=%ymm12,>carryy=%ymm3
vpaddq %ymm7,%ymm12,%ymm3

# qhasm: 4x carryy unsigned>>= 30
# asm 1: vpsrlq $30,<carryy=reg256#4,<carryy=reg256#4
# asm 2: vpsrlq $30,<carryy=%ymm3,<carryy=%ymm3
vpsrlq $30,%ymm3,%ymm3

# qhasm: out2 &= _2p30m1x4
# asm 1: vpand <out2=reg256#13,<_2p30m1x4=reg256#5,<out2=reg256#13
# asm 2: vpand <out2=%ymm12,<_2p30m1x4=%ymm4,<out2=%ymm12
vpand %ymm12,%ymm4,%ymm12

# qhasm: stack_FVGS0 = out2
# asm 1: vmovapd <out2=reg256#13,>stack_FVGS0=stack256#3
# asm 2: vmovapd <out2=%ymm12,>stack_FVGS0=64(%rsp)
vmovapd %ymm12,64(%rsp)

# qhasm: FVGS3 = stack_FVGS3
# asm 1: vmovapd <stack_FVGS3=stack256#9,>FVGS3=reg256#9
# asm 2: vmovapd <stack_FVGS3=256(%rsp),>FVGS3=%ymm8
vmovapd 256(%rsp),%ymm8

# qhasm: GSFV3 = FVGS3[1,0]
# asm 1: vpermq $0x4e,<FVGS3=reg256#9,>GSFV3=reg256#13
# asm 2: vpermq $0x4e,<FVGS3=%ymm8,>GSFV3=%ymm12
vpermq $0x4e,%ymm8,%ymm12

# qhasm: mod3 = stack_mod3
# asm 1: vmovapd <stack_mod3=stack256#8,>mod3=reg256#14
# asm 2: vmovapd <stack_mod3=224(%rsp),>mod3=%ymm13
vmovapd 224(%rsp),%ymm13

# qhasm: 4x ta = int32 uuss1 * int32 FVGS2
# asm 1: vpmuldq <uuss1=reg256#3,<FVGS2=reg256#10,>ta=reg256#10
# asm 2: vpmuldq <uuss1=%ymm2,<FVGS2=%ymm9,>ta=%ymm9
vpmuldq %ymm2,%ymm9,%ymm9

# qhasm: 4x tb = int32 vvrr1 * int32 GSFV2
# asm 1: vpmuldq <vvrr1=reg256#1,<GSFV2=reg256#11,>tb=reg256#11
# asm 2: vpmuldq <vvrr1=%ymm0,<GSFV2=%ymm10,>tb=%ymm10
vpmuldq %ymm0,%ymm10,%ymm10

# qhasm: 4x out3plus = ta + tb
# asm 1: vpaddq <tb=reg256#11,<ta=reg256#10,>out3plus=reg256#10
# asm 2: vpaddq <tb=%ymm10,<ta=%ymm9,>out3plus=%ymm9
vpaddq %ymm10,%ymm9,%ymm9

# qhasm: 4x ta = int32 uuss0 * int32 FVGS3
# asm 1: vpmuldq <uuss0=reg256#6,<FVGS3=reg256#9,>ta=reg256#11
# asm 2: vpmuldq <uuss0=%ymm5,<FVGS3=%ymm8,>ta=%ymm10
vpmuldq %ymm5,%ymm8,%ymm10

# qhasm: 4x tb = int32 vvrr0 * int32 GSFV3
# asm 1: vpmuldq <vvrr0=reg256#7,<GSFV3=reg256#13,>tb=reg256#16
# asm 2: vpmuldq <vvrr0=%ymm6,<GSFV3=%ymm12,>tb=%ymm15
vpmuldq %ymm6,%ymm12,%ymm15

# qhasm: 4x out3 = ta + tb
# asm 1: vpaddq <tb=reg256#16,<ta=reg256#11,>out3=reg256#11
# asm 2: vpaddq <tb=%ymm15,<ta=%ymm10,>out3=%ymm10
vpaddq %ymm15,%ymm10,%ymm10

# qhasm: 4x out3 += out3plus
# asm 1: vpaddq <out3=reg256#11,<out3plus=reg256#10,<out3=reg256#11
# asm 2: vpaddq <out3=%ymm10,<out3plus=%ymm9,<out3=%ymm10
vpaddq %ymm10,%ymm9,%ymm10

# qhasm: 4x ta = int32 d0 * int32 mod3
# asm 1: vpmuldq <d0=reg256#12,<mod3=reg256#14,>ta=reg256#10
# asm 2: vpmuldq <d0=%ymm11,<mod3=%ymm13,>ta=%ymm9
vpmuldq %ymm11,%ymm13,%ymm9

# qhasm: 4x tb = int32 d1 * int32 mod2
# asm 1: vpmuldq <d1=reg256#2,<mod2=reg256#15,>tb=reg256#15
# asm 2: vpmuldq <d1=%ymm1,<mod2=%ymm14,>tb=%ymm14
vpmuldq %ymm1,%ymm14,%ymm14

# qhasm: 4x out3plus2 = ta + tb
# asm 1: vpaddq <tb=reg256#15,<ta=reg256#10,>out3plus2=reg256#10
# asm 2: vpaddq <tb=%ymm14,<ta=%ymm9,>out3plus2=%ymm9
vpaddq %ymm14,%ymm9,%ymm9

# qhasm: 4x out3plus2 += carryy
# asm 1: vpaddq <out3plus2=reg256#10,<carryy=reg256#4,<out3plus2=reg256#10
# asm 2: vpaddq <out3plus2=%ymm9,<carryy=%ymm3,<out3plus2=%ymm9
vpaddq %ymm9,%ymm3,%ymm9

# qhasm: 4x out3 += out3plus2
# asm 1: vpaddq <out3=reg256#11,<out3plus2=reg256#10,<out3=reg256#11
# asm 2: vpaddq <out3=%ymm10,<out3plus2=%ymm9,<out3=%ymm10
vpaddq %ymm10,%ymm9,%ymm10

# qhasm: 4x carryy = out3 + _2p63m2p33x4 
# asm 1: vpaddq <_2p63m2p33x4=reg256#8,<out3=reg256#11,>carryy=reg256#4
# asm 2: vpaddq <_2p63m2p33x4=%ymm7,<out3=%ymm10,>carryy=%ymm3
vpaddq %ymm7,%ymm10,%ymm3

# qhasm: 4x carryy unsigned>>= 30
# asm 1: vpsrlq $30,<carryy=reg256#4,<carryy=reg256#4
# asm 2: vpsrlq $30,<carryy=%ymm3,<carryy=%ymm3
vpsrlq $30,%ymm3,%ymm3

# qhasm: out3 &= _2p30m1x4
# asm 1: vpand <out3=reg256#11,<_2p30m1x4=reg256#5,<out3=reg256#11
# asm 2: vpand <out3=%ymm10,<_2p30m1x4=%ymm4,<out3=%ymm10
vpand %ymm10,%ymm4,%ymm10

# qhasm: stack_FVGS1 = out3
# asm 1: vmovapd <out3=reg256#11,>stack_FVGS1=stack256#5
# asm 2: vmovapd <out3=%ymm10,>stack_FVGS1=128(%rsp)
vmovapd %ymm10,128(%rsp)

# qhasm: FVGS4 = stack_FVGS4
# asm 1: vmovapd <stack_FVGS4=stack256#11,>FVGS4=reg256#10
# asm 2: vmovapd <stack_FVGS4=320(%rsp),>FVGS4=%ymm9
vmovapd 320(%rsp),%ymm9

# qhasm: GSFV4 = FVGS4[1,0]
# asm 1: vpermq $0x4e,<FVGS4=reg256#10,>GSFV4=reg256#11
# asm 2: vpermq $0x4e,<FVGS4=%ymm9,>GSFV4=%ymm10
vpermq $0x4e,%ymm9,%ymm10

# qhasm: mod4 = stack_mod4
# asm 1: vmovapd <stack_mod4=stack256#10,>mod4=reg256#15
# asm 2: vmovapd <stack_mod4=288(%rsp),>mod4=%ymm14
vmovapd 288(%rsp),%ymm14

# qhasm: 4x ta = int32 uuss1 * int32 FVGS3
# asm 1: vpmuldq <uuss1=reg256#3,<FVGS3=reg256#9,>ta=reg256#9
# asm 2: vpmuldq <uuss1=%ymm2,<FVGS3=%ymm8,>ta=%ymm8
vpmuldq %ymm2,%ymm8,%ymm8

# qhasm: 4x tb = int32 vvrr1 * int32 GSFV3
# asm 1: vpmuldq <vvrr1=reg256#1,<GSFV3=reg256#13,>tb=reg256#13
# asm 2: vpmuldq <vvrr1=%ymm0,<GSFV3=%ymm12,>tb=%ymm12
vpmuldq %ymm0,%ymm12,%ymm12

# qhasm: 4x out4plus = ta + tb
# asm 1: vpaddq <tb=reg256#13,<ta=reg256#9,>out4plus=reg256#9
# asm 2: vpaddq <tb=%ymm12,<ta=%ymm8,>out4plus=%ymm8
vpaddq %ymm12,%ymm8,%ymm8

# qhasm: 4x ta = int32 uuss0 * int32 FVGS4
# asm 1: vpmuldq <uuss0=reg256#6,<FVGS4=reg256#10,>ta=reg256#13
# asm 2: vpmuldq <uuss0=%ymm5,<FVGS4=%ymm9,>ta=%ymm12
vpmuldq %ymm5,%ymm9,%ymm12

# qhasm: 4x tb = int32 vvrr0 * int32 GSFV4
# asm 1: vpmuldq <vvrr0=reg256#7,<GSFV4=reg256#11,>tb=reg256#16
# asm 2: vpmuldq <vvrr0=%ymm6,<GSFV4=%ymm10,>tb=%ymm15
vpmuldq %ymm6,%ymm10,%ymm15

# qhasm: 4x out4 = ta + tb
# asm 1: vpaddq <tb=reg256#16,<ta=reg256#13,>out4=reg256#13
# asm 2: vpaddq <tb=%ymm15,<ta=%ymm12,>out4=%ymm12
vpaddq %ymm15,%ymm12,%ymm12

# qhasm: 4x out4 += out4plus
# asm 1: vpaddq <out4=reg256#13,<out4plus=reg256#9,<out4=reg256#13
# asm 2: vpaddq <out4=%ymm12,<out4plus=%ymm8,<out4=%ymm12
vpaddq %ymm12,%ymm8,%ymm12

# qhasm: 4x ta = int32 d0 * int32 mod4
# asm 1: vpmuldq <d0=reg256#12,<mod4=reg256#15,>ta=reg256#9
# asm 2: vpmuldq <d0=%ymm11,<mod4=%ymm14,>ta=%ymm8
vpmuldq %ymm11,%ymm14,%ymm8

# qhasm: 4x tb = int32 d1 * int32 mod3
# asm 1: vpmuldq <d1=reg256#2,<mod3=reg256#14,>tb=reg256#14
# asm 2: vpmuldq <d1=%ymm1,<mod3=%ymm13,>tb=%ymm13
vpmuldq %ymm1,%ymm13,%ymm13

# qhasm: 4x out4plus2 = ta + tb
# asm 1: vpaddq <tb=reg256#14,<ta=reg256#9,>out4plus2=reg256#9
# asm 2: vpaddq <tb=%ymm13,<ta=%ymm8,>out4plus2=%ymm8
vpaddq %ymm13,%ymm8,%ymm8

# qhasm: 4x out4plus2 += carryy
# asm 1: vpaddq <out4plus2=reg256#9,<carryy=reg256#4,<out4plus2=reg256#9
# asm 2: vpaddq <out4plus2=%ymm8,<carryy=%ymm3,<out4plus2=%ymm8
vpaddq %ymm8,%ymm3,%ymm8

# qhasm: 4x out4 += out4plus2
# asm 1: vpaddq <out4=reg256#13,<out4plus2=reg256#9,<out4=reg256#13
# asm 2: vpaddq <out4=%ymm12,<out4plus2=%ymm8,<out4=%ymm12
vpaddq %ymm12,%ymm8,%ymm12

# qhasm: 4x carryy = out4 + _2p63m2p33x4 
# asm 1: vpaddq <_2p63m2p33x4=reg256#8,<out4=reg256#13,>carryy=reg256#4
# asm 2: vpaddq <_2p63m2p33x4=%ymm7,<out4=%ymm12,>carryy=%ymm3
vpaddq %ymm7,%ymm12,%ymm3

# qhasm: 4x carryy unsigned>>= 30
# asm 1: vpsrlq $30,<carryy=reg256#4,<carryy=reg256#4
# asm 2: vpsrlq $30,<carryy=%ymm3,<carryy=%ymm3
vpsrlq $30,%ymm3,%ymm3

# qhasm: out4 &= _2p30m1x4
# asm 1: vpand <out4=reg256#13,<_2p30m1x4=reg256#5,<out4=reg256#13
# asm 2: vpand <out4=%ymm12,<_2p30m1x4=%ymm4,<out4=%ymm12
vpand %ymm12,%ymm4,%ymm12

# qhasm: stack_FVGS2 = out4
# asm 1: vmovapd <out4=reg256#13,>stack_FVGS2=stack256#7
# asm 2: vmovapd <out4=%ymm12,>stack_FVGS2=192(%rsp)
vmovapd %ymm12,192(%rsp)

# qhasm: FVGS5 = stack_FVGS5
# asm 1: vmovapd <stack_FVGS5=stack256#13,>FVGS5=reg256#9
# asm 2: vmovapd <stack_FVGS5=384(%rsp),>FVGS5=%ymm8
vmovapd 384(%rsp),%ymm8

# qhasm: GSFV5 = FVGS5[1,0]
# asm 1: vpermq $0x4e,<FVGS5=reg256#9,>GSFV5=reg256#13
# asm 2: vpermq $0x4e,<FVGS5=%ymm8,>GSFV5=%ymm12
vpermq $0x4e,%ymm8,%ymm12

# qhasm: mod5 = stack_mod5
# asm 1: vmovapd <stack_mod5=stack256#12,>mod5=reg256#14
# asm 2: vmovapd <stack_mod5=352(%rsp),>mod5=%ymm13
vmovapd 352(%rsp),%ymm13

# qhasm: 4x ta = int32 uuss1 * int32 FVGS4
# asm 1: vpmuldq <uuss1=reg256#3,<FVGS4=reg256#10,>ta=reg256#10
# asm 2: vpmuldq <uuss1=%ymm2,<FVGS4=%ymm9,>ta=%ymm9
vpmuldq %ymm2,%ymm9,%ymm9

# qhasm: 4x tb = int32 vvrr1 * int32 GSFV4
# asm 1: vpmuldq <vvrr1=reg256#1,<GSFV4=reg256#11,>tb=reg256#11
# asm 2: vpmuldq <vvrr1=%ymm0,<GSFV4=%ymm10,>tb=%ymm10
vpmuldq %ymm0,%ymm10,%ymm10

# qhasm: 4x out5plus = ta + tb
# asm 1: vpaddq <tb=reg256#11,<ta=reg256#10,>out5plus=reg256#10
# asm 2: vpaddq <tb=%ymm10,<ta=%ymm9,>out5plus=%ymm9
vpaddq %ymm10,%ymm9,%ymm9

# qhasm: 4x ta = int32 uuss0 * int32 FVGS5
# asm 1: vpmuldq <uuss0=reg256#6,<FVGS5=reg256#9,>ta=reg256#11
# asm 2: vpmuldq <uuss0=%ymm5,<FVGS5=%ymm8,>ta=%ymm10
vpmuldq %ymm5,%ymm8,%ymm10

# qhasm: 4x tb = int32 vvrr0 * int32 GSFV5
# asm 1: vpmuldq <vvrr0=reg256#7,<GSFV5=reg256#13,>tb=reg256#16
# asm 2: vpmuldq <vvrr0=%ymm6,<GSFV5=%ymm12,>tb=%ymm15
vpmuldq %ymm6,%ymm12,%ymm15

# qhasm: 4x out5 = ta + tb
# asm 1: vpaddq <tb=reg256#16,<ta=reg256#11,>out5=reg256#11
# asm 2: vpaddq <tb=%ymm15,<ta=%ymm10,>out5=%ymm10
vpaddq %ymm15,%ymm10,%ymm10

# qhasm: 4x out5 += out5plus
# asm 1: vpaddq <out5=reg256#11,<out5plus=reg256#10,<out5=reg256#11
# asm 2: vpaddq <out5=%ymm10,<out5plus=%ymm9,<out5=%ymm10
vpaddq %ymm10,%ymm9,%ymm10

# qhasm: 4x ta = int32 d0 * int32 mod5
# asm 1: vpmuldq <d0=reg256#12,<mod5=reg256#14,>ta=reg256#10
# asm 2: vpmuldq <d0=%ymm11,<mod5=%ymm13,>ta=%ymm9
vpmuldq %ymm11,%ymm13,%ymm9

# qhasm: 4x tb = int32 d1 * int32 mod4
# asm 1: vpmuldq <d1=reg256#2,<mod4=reg256#15,>tb=reg256#15
# asm 2: vpmuldq <d1=%ymm1,<mod4=%ymm14,>tb=%ymm14
vpmuldq %ymm1,%ymm14,%ymm14

# qhasm: 4x out5plus2 = ta + tb
# asm 1: vpaddq <tb=reg256#15,<ta=reg256#10,>out5plus2=reg256#10
# asm 2: vpaddq <tb=%ymm14,<ta=%ymm9,>out5plus2=%ymm9
vpaddq %ymm14,%ymm9,%ymm9

# qhasm: 4x out5plus2 += carryy
# asm 1: vpaddq <out5plus2=reg256#10,<carryy=reg256#4,<out5plus2=reg256#10
# asm 2: vpaddq <out5plus2=%ymm9,<carryy=%ymm3,<out5plus2=%ymm9
vpaddq %ymm9,%ymm3,%ymm9

# qhasm: 4x out5 += out5plus2
# asm 1: vpaddq <out5=reg256#11,<out5plus2=reg256#10,<out5=reg256#11
# asm 2: vpaddq <out5=%ymm10,<out5plus2=%ymm9,<out5=%ymm10
vpaddq %ymm10,%ymm9,%ymm10

# qhasm: 4x carryy = out5 + _2p63m2p33x4 
# asm 1: vpaddq <_2p63m2p33x4=reg256#8,<out5=reg256#11,>carryy=reg256#4
# asm 2: vpaddq <_2p63m2p33x4=%ymm7,<out5=%ymm10,>carryy=%ymm3
vpaddq %ymm7,%ymm10,%ymm3

# qhasm: 4x carryy unsigned>>= 30
# asm 1: vpsrlq $30,<carryy=reg256#4,<carryy=reg256#4
# asm 2: vpsrlq $30,<carryy=%ymm3,<carryy=%ymm3
vpsrlq $30,%ymm3,%ymm3

# qhasm: out5 &= _2p30m1x4
# asm 1: vpand <out5=reg256#11,<_2p30m1x4=reg256#5,<out5=reg256#11
# asm 2: vpand <out5=%ymm10,<_2p30m1x4=%ymm4,<out5=%ymm10
vpand %ymm10,%ymm4,%ymm10

# qhasm: stack_FVGS3 = out5
# asm 1: vmovapd <out5=reg256#11,>stack_FVGS3=stack256#9
# asm 2: vmovapd <out5=%ymm10,>stack_FVGS3=256(%rsp)
vmovapd %ymm10,256(%rsp)

# qhasm: FVGS6 = stack_FVGS6
# asm 1: vmovapd <stack_FVGS6=stack256#15,>FVGS6=reg256#10
# asm 2: vmovapd <stack_FVGS6=448(%rsp),>FVGS6=%ymm9
vmovapd 448(%rsp),%ymm9

# qhasm: GSFV6 = FVGS6[1,0]
# asm 1: vpermq $0x4e,<FVGS6=reg256#10,>GSFV6=reg256#11
# asm 2: vpermq $0x4e,<FVGS6=%ymm9,>GSFV6=%ymm10
vpermq $0x4e,%ymm9,%ymm10

# qhasm: mod6 = stack_mod6
# asm 1: vmovapd <stack_mod6=stack256#14,>mod6=reg256#15
# asm 2: vmovapd <stack_mod6=416(%rsp),>mod6=%ymm14
vmovapd 416(%rsp),%ymm14

# qhasm: 4x ta = int32 uuss1 * int32 FVGS5
# asm 1: vpmuldq <uuss1=reg256#3,<FVGS5=reg256#9,>ta=reg256#9
# asm 2: vpmuldq <uuss1=%ymm2,<FVGS5=%ymm8,>ta=%ymm8
vpmuldq %ymm2,%ymm8,%ymm8

# qhasm: 4x tb = int32 vvrr1 * int32 GSFV5
# asm 1: vpmuldq <vvrr1=reg256#1,<GSFV5=reg256#13,>tb=reg256#13
# asm 2: vpmuldq <vvrr1=%ymm0,<GSFV5=%ymm12,>tb=%ymm12
vpmuldq %ymm0,%ymm12,%ymm12

# qhasm: 4x out6plus = ta + tb
# asm 1: vpaddq <tb=reg256#13,<ta=reg256#9,>out6plus=reg256#9
# asm 2: vpaddq <tb=%ymm12,<ta=%ymm8,>out6plus=%ymm8
vpaddq %ymm12,%ymm8,%ymm8

# qhasm: 4x ta = int32 uuss0 * int32 FVGS6
# asm 1: vpmuldq <uuss0=reg256#6,<FVGS6=reg256#10,>ta=reg256#13
# asm 2: vpmuldq <uuss0=%ymm5,<FVGS6=%ymm9,>ta=%ymm12
vpmuldq %ymm5,%ymm9,%ymm12

# qhasm: 4x tb = int32 vvrr0 * int32 GSFV6
# asm 1: vpmuldq <vvrr0=reg256#7,<GSFV6=reg256#11,>tb=reg256#16
# asm 2: vpmuldq <vvrr0=%ymm6,<GSFV6=%ymm10,>tb=%ymm15
vpmuldq %ymm6,%ymm10,%ymm15

# qhasm: 4x out6 = ta + tb
# asm 1: vpaddq <tb=reg256#16,<ta=reg256#13,>out6=reg256#13
# asm 2: vpaddq <tb=%ymm15,<ta=%ymm12,>out6=%ymm12
vpaddq %ymm15,%ymm12,%ymm12

# qhasm: 4x out6 += out6plus
# asm 1: vpaddq <out6=reg256#13,<out6plus=reg256#9,<out6=reg256#13
# asm 2: vpaddq <out6=%ymm12,<out6plus=%ymm8,<out6=%ymm12
vpaddq %ymm12,%ymm8,%ymm12

# qhasm: 4x ta = int32 d0 * int32 mod6
# asm 1: vpmuldq <d0=reg256#12,<mod6=reg256#15,>ta=reg256#9
# asm 2: vpmuldq <d0=%ymm11,<mod6=%ymm14,>ta=%ymm8
vpmuldq %ymm11,%ymm14,%ymm8

# qhasm: 4x tb = int32 d1 * int32 mod5
# asm 1: vpmuldq <d1=reg256#2,<mod5=reg256#14,>tb=reg256#14
# asm 2: vpmuldq <d1=%ymm1,<mod5=%ymm13,>tb=%ymm13
vpmuldq %ymm1,%ymm13,%ymm13

# qhasm: 4x out6plus2 = ta + tb
# asm 1: vpaddq <tb=reg256#14,<ta=reg256#9,>out6plus2=reg256#9
# asm 2: vpaddq <tb=%ymm13,<ta=%ymm8,>out6plus2=%ymm8
vpaddq %ymm13,%ymm8,%ymm8

# qhasm: 4x out6plus2 += carryy
# asm 1: vpaddq <out6plus2=reg256#9,<carryy=reg256#4,<out6plus2=reg256#9
# asm 2: vpaddq <out6plus2=%ymm8,<carryy=%ymm3,<out6plus2=%ymm8
vpaddq %ymm8,%ymm3,%ymm8

# qhasm: 4x out6 += out6plus2
# asm 1: vpaddq <out6=reg256#13,<out6plus2=reg256#9,<out6=reg256#13
# asm 2: vpaddq <out6=%ymm12,<out6plus2=%ymm8,<out6=%ymm12
vpaddq %ymm12,%ymm8,%ymm12

# qhasm: 4x carryy = out6 + _2p63m2p33x4 
# asm 1: vpaddq <_2p63m2p33x4=reg256#8,<out6=reg256#13,>carryy=reg256#4
# asm 2: vpaddq <_2p63m2p33x4=%ymm7,<out6=%ymm12,>carryy=%ymm3
vpaddq %ymm7,%ymm12,%ymm3

# qhasm: 4x carryy unsigned>>= 30
# asm 1: vpsrlq $30,<carryy=reg256#4,<carryy=reg256#4
# asm 2: vpsrlq $30,<carryy=%ymm3,<carryy=%ymm3
vpsrlq $30,%ymm3,%ymm3

# qhasm: out6 &= _2p30m1x4
# asm 1: vpand <out6=reg256#13,<_2p30m1x4=reg256#5,<out6=reg256#13
# asm 2: vpand <out6=%ymm12,<_2p30m1x4=%ymm4,<out6=%ymm12
vpand %ymm12,%ymm4,%ymm12

# qhasm: stack_FVGS4 = out6
# asm 1: vmovapd <out6=reg256#13,>stack_FVGS4=stack256#11
# asm 2: vmovapd <out6=%ymm12,>stack_FVGS4=320(%rsp)
vmovapd %ymm12,320(%rsp)

# qhasm: FVGS7 = stack_FVGS7
# asm 1: vmovapd <stack_FVGS7=stack256#17,>FVGS7=reg256#9
# asm 2: vmovapd <stack_FVGS7=512(%rsp),>FVGS7=%ymm8
vmovapd 512(%rsp),%ymm8

# qhasm: GSFV7 = FVGS7[1,0]
# asm 1: vpermq $0x4e,<FVGS7=reg256#9,>GSFV7=reg256#13
# asm 2: vpermq $0x4e,<FVGS7=%ymm8,>GSFV7=%ymm12
vpermq $0x4e,%ymm8,%ymm12

# qhasm: mod7 = stack_mod7
# asm 1: vmovapd <stack_mod7=stack256#16,>mod7=reg256#14
# asm 2: vmovapd <stack_mod7=480(%rsp),>mod7=%ymm13
vmovapd 480(%rsp),%ymm13

# qhasm: 4x ta = int32 uuss1 * int32 FVGS6
# asm 1: vpmuldq <uuss1=reg256#3,<FVGS6=reg256#10,>ta=reg256#10
# asm 2: vpmuldq <uuss1=%ymm2,<FVGS6=%ymm9,>ta=%ymm9
vpmuldq %ymm2,%ymm9,%ymm9

# qhasm: 4x tb = int32 vvrr1 * int32 GSFV6
# asm 1: vpmuldq <vvrr1=reg256#1,<GSFV6=reg256#11,>tb=reg256#11
# asm 2: vpmuldq <vvrr1=%ymm0,<GSFV6=%ymm10,>tb=%ymm10
vpmuldq %ymm0,%ymm10,%ymm10

# qhasm: 4x out7plus = ta + tb
# asm 1: vpaddq <tb=reg256#11,<ta=reg256#10,>out7plus=reg256#10
# asm 2: vpaddq <tb=%ymm10,<ta=%ymm9,>out7plus=%ymm9
vpaddq %ymm10,%ymm9,%ymm9

# qhasm: 4x ta = int32 uuss0 * int32 FVGS7
# asm 1: vpmuldq <uuss0=reg256#6,<FVGS7=reg256#9,>ta=reg256#11
# asm 2: vpmuldq <uuss0=%ymm5,<FVGS7=%ymm8,>ta=%ymm10
vpmuldq %ymm5,%ymm8,%ymm10

# qhasm: 4x tb = int32 vvrr0 * int32 GSFV7
# asm 1: vpmuldq <vvrr0=reg256#7,<GSFV7=reg256#13,>tb=reg256#16
# asm 2: vpmuldq <vvrr0=%ymm6,<GSFV7=%ymm12,>tb=%ymm15
vpmuldq %ymm6,%ymm12,%ymm15

# qhasm: 4x out7 = ta + tb
# asm 1: vpaddq <tb=reg256#16,<ta=reg256#11,>out7=reg256#11
# asm 2: vpaddq <tb=%ymm15,<ta=%ymm10,>out7=%ymm10
vpaddq %ymm15,%ymm10,%ymm10

# qhasm: 4x out7 += out7plus
# asm 1: vpaddq <out7=reg256#11,<out7plus=reg256#10,<out7=reg256#11
# asm 2: vpaddq <out7=%ymm10,<out7plus=%ymm9,<out7=%ymm10
vpaddq %ymm10,%ymm9,%ymm10

# qhasm: 4x ta = int32 d0 * int32 mod7
# asm 1: vpmuldq <d0=reg256#12,<mod7=reg256#14,>ta=reg256#10
# asm 2: vpmuldq <d0=%ymm11,<mod7=%ymm13,>ta=%ymm9
vpmuldq %ymm11,%ymm13,%ymm9

# qhasm: 4x tb = int32 d1 * int32 mod6
# asm 1: vpmuldq <d1=reg256#2,<mod6=reg256#15,>tb=reg256#15
# asm 2: vpmuldq <d1=%ymm1,<mod6=%ymm14,>tb=%ymm14
vpmuldq %ymm1,%ymm14,%ymm14

# qhasm: 4x out7plus2 = ta + tb
# asm 1: vpaddq <tb=reg256#15,<ta=reg256#10,>out7plus2=reg256#10
# asm 2: vpaddq <tb=%ymm14,<ta=%ymm9,>out7plus2=%ymm9
vpaddq %ymm14,%ymm9,%ymm9

# qhasm: 4x out7plus2 += carryy
# asm 1: vpaddq <out7plus2=reg256#10,<carryy=reg256#4,<out7plus2=reg256#10
# asm 2: vpaddq <out7plus2=%ymm9,<carryy=%ymm3,<out7plus2=%ymm9
vpaddq %ymm9,%ymm3,%ymm9

# qhasm: 4x out7 += out7plus2
# asm 1: vpaddq <out7=reg256#11,<out7plus2=reg256#10,<out7=reg256#11
# asm 2: vpaddq <out7=%ymm10,<out7plus2=%ymm9,<out7=%ymm10
vpaddq %ymm10,%ymm9,%ymm10

# qhasm: 4x carryy = out7 + _2p63m2p33x4 
# asm 1: vpaddq <_2p63m2p33x4=reg256#8,<out7=reg256#11,>carryy=reg256#4
# asm 2: vpaddq <_2p63m2p33x4=%ymm7,<out7=%ymm10,>carryy=%ymm3
vpaddq %ymm7,%ymm10,%ymm3

# qhasm: 4x carryy unsigned>>= 30
# asm 1: vpsrlq $30,<carryy=reg256#4,<carryy=reg256#4
# asm 2: vpsrlq $30,<carryy=%ymm3,<carryy=%ymm3
vpsrlq $30,%ymm3,%ymm3

# qhasm: out7 &= _2p30m1x4
# asm 1: vpand <out7=reg256#11,<_2p30m1x4=reg256#5,<out7=reg256#11
# asm 2: vpand <out7=%ymm10,<_2p30m1x4=%ymm4,<out7=%ymm10
vpand %ymm10,%ymm4,%ymm10

# qhasm: stack_FVGS5 = out7
# asm 1: vmovapd <out7=reg256#11,>stack_FVGS5=stack256#13
# asm 2: vmovapd <out7=%ymm10,>stack_FVGS5=384(%rsp)
vmovapd %ymm10,384(%rsp)

# qhasm: FVGS8 = stack_FVGS8
# asm 1: vmovapd <stack_FVGS8=stack256#19,>FVGS8=reg256#10
# asm 2: vmovapd <stack_FVGS8=576(%rsp),>FVGS8=%ymm9
vmovapd 576(%rsp),%ymm9

# qhasm: GSFV8 = FVGS8[1,0]
# asm 1: vpermq $0x4e,<FVGS8=reg256#10,>GSFV8=reg256#11
# asm 2: vpermq $0x4e,<FVGS8=%ymm9,>GSFV8=%ymm10
vpermq $0x4e,%ymm9,%ymm10

# qhasm: mod8 = stack_mod8
# asm 1: vmovapd <stack_mod8=stack256#18,>mod8=reg256#15
# asm 2: vmovapd <stack_mod8=544(%rsp),>mod8=%ymm14
vmovapd 544(%rsp),%ymm14

# qhasm: 4x ta = int32 uuss1 * int32 FVGS7
# asm 1: vpmuldq <uuss1=reg256#3,<FVGS7=reg256#9,>ta=reg256#9
# asm 2: vpmuldq <uuss1=%ymm2,<FVGS7=%ymm8,>ta=%ymm8
vpmuldq %ymm2,%ymm8,%ymm8

# qhasm: 4x tb = int32 vvrr1 * int32 GSFV7
# asm 1: vpmuldq <vvrr1=reg256#1,<GSFV7=reg256#13,>tb=reg256#13
# asm 2: vpmuldq <vvrr1=%ymm0,<GSFV7=%ymm12,>tb=%ymm12
vpmuldq %ymm0,%ymm12,%ymm12

# qhasm: 4x out8plus = ta + tb
# asm 1: vpaddq <tb=reg256#13,<ta=reg256#9,>out8plus=reg256#9
# asm 2: vpaddq <tb=%ymm12,<ta=%ymm8,>out8plus=%ymm8
vpaddq %ymm12,%ymm8,%ymm8

# qhasm: 4x ta = int32 uuss0 * int32 FVGS8
# asm 1: vpmuldq <uuss0=reg256#6,<FVGS8=reg256#10,>ta=reg256#6
# asm 2: vpmuldq <uuss0=%ymm5,<FVGS8=%ymm9,>ta=%ymm5
vpmuldq %ymm5,%ymm9,%ymm5

# qhasm: 4x tb = int32 vvrr0 * int32 GSFV8
# asm 1: vpmuldq <vvrr0=reg256#7,<GSFV8=reg256#11,>tb=reg256#7
# asm 2: vpmuldq <vvrr0=%ymm6,<GSFV8=%ymm10,>tb=%ymm6
vpmuldq %ymm6,%ymm10,%ymm6

# qhasm: 4x out8 = ta + tb
# asm 1: vpaddq <tb=reg256#7,<ta=reg256#6,>out8=reg256#6
# asm 2: vpaddq <tb=%ymm6,<ta=%ymm5,>out8=%ymm5
vpaddq %ymm6,%ymm5,%ymm5

# qhasm: 4x out8 += out8plus
# asm 1: vpaddq <out8=reg256#6,<out8plus=reg256#9,<out8=reg256#6
# asm 2: vpaddq <out8=%ymm5,<out8plus=%ymm8,<out8=%ymm5
vpaddq %ymm5,%ymm8,%ymm5

# qhasm: 4x ta = int32 d0 * int32 mod8
# asm 1: vpmuldq <d0=reg256#12,<mod8=reg256#15,>ta=reg256#7
# asm 2: vpmuldq <d0=%ymm11,<mod8=%ymm14,>ta=%ymm6
vpmuldq %ymm11,%ymm14,%ymm6

# qhasm: 4x tb = int32 d1 * int32 mod7
# asm 1: vpmuldq <d1=reg256#2,<mod7=reg256#14,>tb=reg256#9
# asm 2: vpmuldq <d1=%ymm1,<mod7=%ymm13,>tb=%ymm8
vpmuldq %ymm1,%ymm13,%ymm8

# qhasm: 4x out8plus2 = ta + tb
# asm 1: vpaddq <tb=reg256#9,<ta=reg256#7,>out8plus2=reg256#7
# asm 2: vpaddq <tb=%ymm8,<ta=%ymm6,>out8plus2=%ymm6
vpaddq %ymm8,%ymm6,%ymm6

# qhasm: 4x out8plus2 += carryy
# asm 1: vpaddq <out8plus2=reg256#7,<carryy=reg256#4,<out8plus2=reg256#7
# asm 2: vpaddq <out8plus2=%ymm6,<carryy=%ymm3,<out8plus2=%ymm6
vpaddq %ymm6,%ymm3,%ymm6

# qhasm: 4x out8 += out8plus2
# asm 1: vpaddq <out8=reg256#6,<out8plus2=reg256#7,<out8=reg256#6
# asm 2: vpaddq <out8=%ymm5,<out8plus2=%ymm6,<out8=%ymm5
vpaddq %ymm5,%ymm6,%ymm5

# qhasm: 4x carryy = out8 + _2p63m2p33x4 
# asm 1: vpaddq <_2p63m2p33x4=reg256#8,<out8=reg256#6,>carryy=reg256#4
# asm 2: vpaddq <_2p63m2p33x4=%ymm7,<out8=%ymm5,>carryy=%ymm3
vpaddq %ymm7,%ymm5,%ymm3

# qhasm: 4x carryy unsigned>>= 30
# asm 1: vpsrlq $30,<carryy=reg256#4,<carryy=reg256#4
# asm 2: vpsrlq $30,<carryy=%ymm3,<carryy=%ymm3
vpsrlq $30,%ymm3,%ymm3

# qhasm: out8 &= _2p30m1x4
# asm 1: vpand <out8=reg256#6,<_2p30m1x4=reg256#5,<out8=reg256#6
# asm 2: vpand <out8=%ymm5,<_2p30m1x4=%ymm4,<out8=%ymm5
vpand %ymm5,%ymm4,%ymm5

# qhasm: stack_FVGS6 = out8
# asm 1: vmovapd <out8=reg256#6,>stack_FVGS6=stack256#15
# asm 2: vmovapd <out8=%ymm5,>stack_FVGS6=448(%rsp)
vmovapd %ymm5,448(%rsp)

# qhasm: _2p33x4 = stack_2p33x4
# asm 1: vmovapd <stack_2p33x4=stack256#20,>_2p33x4=reg256#6
# asm 2: vmovapd <stack_2p33x4=608(%rsp),>_2p33x4=%ymm5
vmovapd 608(%rsp),%ymm5

# qhasm: 4x ta = int32 uuss1 * int32 FVGS8
# asm 1: vpmuldq <uuss1=reg256#3,<FVGS8=reg256#10,>ta=reg256#3
# asm 2: vpmuldq <uuss1=%ymm2,<FVGS8=%ymm9,>ta=%ymm2
vpmuldq %ymm2,%ymm9,%ymm2

# qhasm: 4x tb = int32 vvrr1 * int32 GSFV8
# asm 1: vpmuldq <vvrr1=reg256#1,<GSFV8=reg256#11,>tb=reg256#1
# asm 2: vpmuldq <vvrr1=%ymm0,<GSFV8=%ymm10,>tb=%ymm0
vpmuldq %ymm0,%ymm10,%ymm0

# qhasm: 4x out9plus = ta + tb
# asm 1: vpaddq <tb=reg256#1,<ta=reg256#3,>out9plus=reg256#1
# asm 2: vpaddq <tb=%ymm0,<ta=%ymm2,>out9plus=%ymm0
vpaddq %ymm0,%ymm2,%ymm0

# qhasm: 4x ta = int32 mod8 * int32 d1
# asm 1: vpmuldq <mod8=reg256#15,<d1=reg256#2,>ta=reg256#2
# asm 2: vpmuldq <mod8=%ymm14,<d1=%ymm1,>ta=%ymm1
vpmuldq %ymm14,%ymm1,%ymm1

# qhasm: 4x out9 = ta + carryy
# asm 1: vpaddq <carryy=reg256#4,<ta=reg256#2,>out9=reg256#2
# asm 2: vpaddq <carryy=%ymm3,<ta=%ymm1,>out9=%ymm1
vpaddq %ymm3,%ymm1,%ymm1

# qhasm: 4x out9 += out9plus
# asm 1: vpaddq <out9=reg256#2,<out9plus=reg256#1,<out9=reg256#2
# asm 2: vpaddq <out9=%ymm1,<out9plus=%ymm0,<out9=%ymm1
vpaddq %ymm1,%ymm0,%ymm1

# qhasm: 4x out10 = out9 + _2p63m2p33x4
# asm 1: vpaddq <_2p63m2p33x4=reg256#8,<out9=reg256#2,>out10=reg256#1
# asm 2: vpaddq <_2p63m2p33x4=%ymm7,<out9=%ymm1,>out10=%ymm0
vpaddq %ymm7,%ymm1,%ymm0

# qhasm: 4x out10 unsigned >>= 30
# asm 1: vpsrlq $30,<out10=reg256#1,<out10=reg256#1
# asm 2: vpsrlq $30,<out10=%ymm0,<out10=%ymm0
vpsrlq $30,%ymm0,%ymm0

# qhasm: 4x out10 -= _2p33x4
# asm 1: vpsubq <_2p33x4=reg256#6,<out10=reg256#1,<out10=reg256#1
# asm 2: vpsubq <_2p33x4=%ymm5,<out10=%ymm0,<out10=%ymm0
vpsubq %ymm5,%ymm0,%ymm0

# qhasm: out9 &= _2p30m1x4
# asm 1: vpand <out9=reg256#2,<_2p30m1x4=reg256#5,<out9=reg256#2
# asm 2: vpand <out9=%ymm1,<_2p30m1x4=%ymm4,<out9=%ymm1
vpand %ymm1,%ymm4,%ymm1

# qhasm: stack_FVGS7 = out9
# asm 1: vmovapd <out9=reg256#2,>stack_FVGS7=stack256#17
# asm 2: vmovapd <out9=%ymm1,>stack_FVGS7=512(%rsp)
vmovapd %ymm1,512(%rsp)

# qhasm: stack_FVGS8 = out10
# asm 1: vmovapd <out10=reg256#1,>stack_FVGS8=stack256#19
# asm 2: vmovapd <out10=%ymm0,>stack_FVGS8=576(%rsp)
vmovapd %ymm0,576(%rsp)

# qhasm: loop20_init:
._loop20_init:

# qhasm:   fuv = f & ~ _m2p20
# asm 1: andn  <f=int64#1,<_m2p20=int64#5,>fuv=int64#3
# asm 2: andn  <f=%rdi,<_m2p20=%r8,>fuv=%rdx
andn  %rdi,%r8,%rdx

# qhasm:   grs = g & ~ _m2p20
# asm 1: andn  <g=int64#2,<_m2p20=int64#5,>grs=int64#6
# asm 2: andn  <g=%rsi,<_m2p20=%r8,>grs=%r9
andn  %rsi,%r8,%r9

# qhasm:   fuv += stack_m2p41
# asm 1: addq <stack_m2p41=stack64#12,<fuv=int64#3
# asm 2: addq <stack_m2p41=920(%rsp),<fuv=%rdx
addq 920(%rsp),%rdx

# qhasm:   grs += stack_m2p62
# asm 1: addq <stack_m2p62=stack64#10,<grs=int64#6
# asm 2: addq <stack_m2p62=904(%rsp),<grs=%r9
addq 904(%rsp),%r9

# qhasm:   z = -1
# asm 1: mov  $-1,>z=int64#7
# asm 2: mov  $-1,>z=%rax
mov  $-1,%rax

# qhasm:   oldg = grs
# asm 1: mov  <grs=int64#6,>oldg=int64#9
# asm 2: mov  <grs=%r9,>oldg=%r11
mov  %r9,%r11

# qhasm:   h = grs + fuv
# asm 1: lea  (<grs=int64#6,<fuv=int64#3),>h=int64#10
# asm 2: lea  (<grs=%r9,<fuv=%rdx),>h=%r12
lea  (%r9,%rdx),%r12

# qhasm:               =? grs & 1
# asm 1: test  $1,<grs=int64#6
# asm 2: test  $1,<grs=%r9
test  $1,%r9

# qhasm:   z = m   if !=
# asm 1: cmovne <m=int64#4,<z=int64#7
# asm 2: cmovne <m=%rcx,<z=%rax
cmovne %rcx,%rax

# qhasm:   h = grs if  =
# asm 1: cmove <grs=int64#6,<h=int64#10
# asm 2: cmove <grs=%r9,<h=%r12
cmove %r9,%r12

# qhasm:   mnew = m + 1
# asm 1: lea  1(<m=int64#4),>mnew=int64#11
# asm 2: lea  1(<m=%rcx),>mnew=%r13
lea  1(%rcx),%r13

# qhasm:   grs -= fuv
# asm 1: sub  <fuv=int64#3,<grs=int64#6
# asm 2: sub  <fuv=%rdx,<grs=%r9
sub  %rdx,%r9

# qhasm:   (int64) grs >>= 1
# asm 1: sar  $1,<grs=int64#6
# asm 2: sar  $1,<grs=%r9
sar  $1,%r9

# qhasm:   (int64) h >>= 1
# asm 1: sar  $1,<h=int64#10
# asm 2: sar  $1,<h=%r12
sar  $1,%r12

# qhasm:   m = -m
# asm 1: neg  <m=int64#4
# asm 2: neg  <m=%rcx
neg  %rcx

# qhasm:                  signed<? z - 0
# asm 1: cmp  $0,<z=int64#7
# asm 2: cmp  $0,<z=%rax
cmp  $0,%rax

# qhasm:   fuv = oldg if !signed<
# asm 1: cmovge <oldg=int64#9,<fuv=int64#3
# asm 2: cmovge <oldg=%r11,<fuv=%rdx
cmovge %r11,%rdx

# qhasm:   grs = h    if  signed<
# asm 1: cmovl <h=int64#10,<grs=int64#6
# asm 2: cmovl <h=%r12,<grs=%r9
cmovl %r12,%r9

# qhasm:   m = mnew   if  signed<
# asm 1: cmovl <mnew=int64#11,<m=int64#4
# asm 2: cmovl <mnew=%r13,<m=%rcx
cmovl %r13,%rcx

# qhasm:   z = -1
# asm 1: mov  $-1,>z=int64#7
# asm 2: mov  $-1,>z=%rax
mov  $-1,%rax

# qhasm:   oldg = grs
# asm 1: mov  <grs=int64#6,>oldg=int64#9
# asm 2: mov  <grs=%r9,>oldg=%r11
mov  %r9,%r11

# qhasm:   h = grs + fuv
# asm 1: lea  (<grs=int64#6,<fuv=int64#3),>h=int64#10
# asm 2: lea  (<grs=%r9,<fuv=%rdx),>h=%r12
lea  (%r9,%rdx),%r12

# qhasm:               =? grs & 1
# asm 1: test  $1,<grs=int64#6
# asm 2: test  $1,<grs=%r9
test  $1,%r9

# qhasm:   z = m   if !=
# asm 1: cmovne <m=int64#4,<z=int64#7
# asm 2: cmovne <m=%rcx,<z=%rax
cmovne %rcx,%rax

# qhasm:   h = grs if  =
# asm 1: cmove <grs=int64#6,<h=int64#10
# asm 2: cmove <grs=%r9,<h=%r12
cmove %r9,%r12

# qhasm:   mnew = m + 1
# asm 1: lea  1(<m=int64#4),>mnew=int64#11
# asm 2: lea  1(<m=%rcx),>mnew=%r13
lea  1(%rcx),%r13

# qhasm:   grs -= fuv
# asm 1: sub  <fuv=int64#3,<grs=int64#6
# asm 2: sub  <fuv=%rdx,<grs=%r9
sub  %rdx,%r9

# qhasm:   (int64) grs >>= 1
# asm 1: sar  $1,<grs=int64#6
# asm 2: sar  $1,<grs=%r9
sar  $1,%r9

# qhasm:   (int64) h >>= 1
# asm 1: sar  $1,<h=int64#10
# asm 2: sar  $1,<h=%r12
sar  $1,%r12

# qhasm:   m = -m
# asm 1: neg  <m=int64#4
# asm 2: neg  <m=%rcx
neg  %rcx

# qhasm:                  signed<? z - 0
# asm 1: cmp  $0,<z=int64#7
# asm 2: cmp  $0,<z=%rax
cmp  $0,%rax

# qhasm:   fuv = oldg if !signed<
# asm 1: cmovge <oldg=int64#9,<fuv=int64#3
# asm 2: cmovge <oldg=%r11,<fuv=%rdx
cmovge %r11,%rdx

# qhasm:   grs = h    if  signed<
# asm 1: cmovl <h=int64#10,<grs=int64#6
# asm 2: cmovl <h=%r12,<grs=%r9
cmovl %r12,%r9

# qhasm:   m = mnew   if  signed<
# asm 1: cmovl <mnew=int64#11,<m=int64#4
# asm 2: cmovl <mnew=%r13,<m=%rcx
cmovl %r13,%rcx

# qhasm:   z = -1
# asm 1: mov  $-1,>z=int64#7
# asm 2: mov  $-1,>z=%rax
mov  $-1,%rax

# qhasm:   oldg = grs
# asm 1: mov  <grs=int64#6,>oldg=int64#9
# asm 2: mov  <grs=%r9,>oldg=%r11
mov  %r9,%r11

# qhasm:   h = grs + fuv
# asm 1: lea  (<grs=int64#6,<fuv=int64#3),>h=int64#10
# asm 2: lea  (<grs=%r9,<fuv=%rdx),>h=%r12
lea  (%r9,%rdx),%r12

# qhasm:               =? grs & 1
# asm 1: test  $1,<grs=int64#6
# asm 2: test  $1,<grs=%r9
test  $1,%r9

# qhasm:   z = m   if !=
# asm 1: cmovne <m=int64#4,<z=int64#7
# asm 2: cmovne <m=%rcx,<z=%rax
cmovne %rcx,%rax

# qhasm:   h = grs if  =
# asm 1: cmove <grs=int64#6,<h=int64#10
# asm 2: cmove <grs=%r9,<h=%r12
cmove %r9,%r12

# qhasm:   mnew = m + 1
# asm 1: lea  1(<m=int64#4),>mnew=int64#11
# asm 2: lea  1(<m=%rcx),>mnew=%r13
lea  1(%rcx),%r13

# qhasm:   grs -= fuv
# asm 1: sub  <fuv=int64#3,<grs=int64#6
# asm 2: sub  <fuv=%rdx,<grs=%r9
sub  %rdx,%r9

# qhasm:   (int64) grs >>= 1
# asm 1: sar  $1,<grs=int64#6
# asm 2: sar  $1,<grs=%r9
sar  $1,%r9

# qhasm:   (int64) h >>= 1
# asm 1: sar  $1,<h=int64#10
# asm 2: sar  $1,<h=%r12
sar  $1,%r12

# qhasm:   m = -m
# asm 1: neg  <m=int64#4
# asm 2: neg  <m=%rcx
neg  %rcx

# qhasm:                  signed<? z - 0
# asm 1: cmp  $0,<z=int64#7
# asm 2: cmp  $0,<z=%rax
cmp  $0,%rax

# qhasm:   fuv = oldg if !signed<
# asm 1: cmovge <oldg=int64#9,<fuv=int64#3
# asm 2: cmovge <oldg=%r11,<fuv=%rdx
cmovge %r11,%rdx

# qhasm:   grs = h    if  signed<
# asm 1: cmovl <h=int64#10,<grs=int64#6
# asm 2: cmovl <h=%r12,<grs=%r9
cmovl %r12,%r9

# qhasm:   m = mnew   if  signed<
# asm 1: cmovl <mnew=int64#11,<m=int64#4
# asm 2: cmovl <mnew=%r13,<m=%rcx
cmovl %r13,%rcx

# qhasm:   z = -1
# asm 1: mov  $-1,>z=int64#7
# asm 2: mov  $-1,>z=%rax
mov  $-1,%rax

# qhasm:   oldg = grs
# asm 1: mov  <grs=int64#6,>oldg=int64#9
# asm 2: mov  <grs=%r9,>oldg=%r11
mov  %r9,%r11

# qhasm:   h = grs + fuv
# asm 1: lea  (<grs=int64#6,<fuv=int64#3),>h=int64#10
# asm 2: lea  (<grs=%r9,<fuv=%rdx),>h=%r12
lea  (%r9,%rdx),%r12

# qhasm:               =? grs & 1
# asm 1: test  $1,<grs=int64#6
# asm 2: test  $1,<grs=%r9
test  $1,%r9

# qhasm:   z = m   if !=
# asm 1: cmovne <m=int64#4,<z=int64#7
# asm 2: cmovne <m=%rcx,<z=%rax
cmovne %rcx,%rax

# qhasm:   h = grs if  =
# asm 1: cmove <grs=int64#6,<h=int64#10
# asm 2: cmove <grs=%r9,<h=%r12
cmove %r9,%r12

# qhasm:   mnew = m + 1
# asm 1: lea  1(<m=int64#4),>mnew=int64#11
# asm 2: lea  1(<m=%rcx),>mnew=%r13
lea  1(%rcx),%r13

# qhasm:   grs -= fuv
# asm 1: sub  <fuv=int64#3,<grs=int64#6
# asm 2: sub  <fuv=%rdx,<grs=%r9
sub  %rdx,%r9

# qhasm:   (int64) grs >>= 1
# asm 1: sar  $1,<grs=int64#6
# asm 2: sar  $1,<grs=%r9
sar  $1,%r9

# qhasm:   (int64) h >>= 1
# asm 1: sar  $1,<h=int64#10
# asm 2: sar  $1,<h=%r12
sar  $1,%r12

# qhasm:   m = -m
# asm 1: neg  <m=int64#4
# asm 2: neg  <m=%rcx
neg  %rcx

# qhasm:                  signed<? z - 0
# asm 1: cmp  $0,<z=int64#7
# asm 2: cmp  $0,<z=%rax
cmp  $0,%rax

# qhasm:   fuv = oldg if !signed<
# asm 1: cmovge <oldg=int64#9,<fuv=int64#3
# asm 2: cmovge <oldg=%r11,<fuv=%rdx
cmovge %r11,%rdx

# qhasm:   grs = h    if  signed<
# asm 1: cmovl <h=int64#10,<grs=int64#6
# asm 2: cmovl <h=%r12,<grs=%r9
cmovl %r12,%r9

# qhasm:   m = mnew   if  signed<
# asm 1: cmovl <mnew=int64#11,<m=int64#4
# asm 2: cmovl <mnew=%r13,<m=%rcx
cmovl %r13,%rcx

# qhasm:   z = -1
# asm 1: mov  $-1,>z=int64#7
# asm 2: mov  $-1,>z=%rax
mov  $-1,%rax

# qhasm:   oldg = grs
# asm 1: mov  <grs=int64#6,>oldg=int64#9
# asm 2: mov  <grs=%r9,>oldg=%r11
mov  %r9,%r11

# qhasm:   h = grs + fuv
# asm 1: lea  (<grs=int64#6,<fuv=int64#3),>h=int64#10
# asm 2: lea  (<grs=%r9,<fuv=%rdx),>h=%r12
lea  (%r9,%rdx),%r12

# qhasm:               =? grs & 1
# asm 1: test  $1,<grs=int64#6
# asm 2: test  $1,<grs=%r9
test  $1,%r9

# qhasm:   z = m   if !=
# asm 1: cmovne <m=int64#4,<z=int64#7
# asm 2: cmovne <m=%rcx,<z=%rax
cmovne %rcx,%rax

# qhasm:   h = grs if  =
# asm 1: cmove <grs=int64#6,<h=int64#10
# asm 2: cmove <grs=%r9,<h=%r12
cmove %r9,%r12

# qhasm:   mnew = m + 1
# asm 1: lea  1(<m=int64#4),>mnew=int64#11
# asm 2: lea  1(<m=%rcx),>mnew=%r13
lea  1(%rcx),%r13

# qhasm:   grs -= fuv
# asm 1: sub  <fuv=int64#3,<grs=int64#6
# asm 2: sub  <fuv=%rdx,<grs=%r9
sub  %rdx,%r9

# qhasm:   (int64) grs >>= 1
# asm 1: sar  $1,<grs=int64#6
# asm 2: sar  $1,<grs=%r9
sar  $1,%r9

# qhasm:   (int64) h >>= 1
# asm 1: sar  $1,<h=int64#10
# asm 2: sar  $1,<h=%r12
sar  $1,%r12

# qhasm:   m = -m
# asm 1: neg  <m=int64#4
# asm 2: neg  <m=%rcx
neg  %rcx

# qhasm:                  signed<? z - 0
# asm 1: cmp  $0,<z=int64#7
# asm 2: cmp  $0,<z=%rax
cmp  $0,%rax

# qhasm:   fuv = oldg if !signed<
# asm 1: cmovge <oldg=int64#9,<fuv=int64#3
# asm 2: cmovge <oldg=%r11,<fuv=%rdx
cmovge %r11,%rdx

# qhasm:   grs = h    if  signed<
# asm 1: cmovl <h=int64#10,<grs=int64#6
# asm 2: cmovl <h=%r12,<grs=%r9
cmovl %r12,%r9

# qhasm:   m = mnew   if  signed<
# asm 1: cmovl <mnew=int64#11,<m=int64#4
# asm 2: cmovl <mnew=%r13,<m=%rcx
cmovl %r13,%rcx

# qhasm:   z = -1
# asm 1: mov  $-1,>z=int64#7
# asm 2: mov  $-1,>z=%rax
mov  $-1,%rax

# qhasm:   oldg = grs
# asm 1: mov  <grs=int64#6,>oldg=int64#9
# asm 2: mov  <grs=%r9,>oldg=%r11
mov  %r9,%r11

# qhasm:   h = grs + fuv
# asm 1: lea  (<grs=int64#6,<fuv=int64#3),>h=int64#10
# asm 2: lea  (<grs=%r9,<fuv=%rdx),>h=%r12
lea  (%r9,%rdx),%r12

# qhasm:               =? grs & 1
# asm 1: test  $1,<grs=int64#6
# asm 2: test  $1,<grs=%r9
test  $1,%r9

# qhasm:   z = m   if !=
# asm 1: cmovne <m=int64#4,<z=int64#7
# asm 2: cmovne <m=%rcx,<z=%rax
cmovne %rcx,%rax

# qhasm:   h = grs if  =
# asm 1: cmove <grs=int64#6,<h=int64#10
# asm 2: cmove <grs=%r9,<h=%r12
cmove %r9,%r12

# qhasm:   mnew = m + 1
# asm 1: lea  1(<m=int64#4),>mnew=int64#11
# asm 2: lea  1(<m=%rcx),>mnew=%r13
lea  1(%rcx),%r13

# qhasm:   grs -= fuv
# asm 1: sub  <fuv=int64#3,<grs=int64#6
# asm 2: sub  <fuv=%rdx,<grs=%r9
sub  %rdx,%r9

# qhasm:   (int64) grs >>= 1
# asm 1: sar  $1,<grs=int64#6
# asm 2: sar  $1,<grs=%r9
sar  $1,%r9

# qhasm:   (int64) h >>= 1
# asm 1: sar  $1,<h=int64#10
# asm 2: sar  $1,<h=%r12
sar  $1,%r12

# qhasm:   m = -m
# asm 1: neg  <m=int64#4
# asm 2: neg  <m=%rcx
neg  %rcx

# qhasm:                  signed<? z - 0
# asm 1: cmp  $0,<z=int64#7
# asm 2: cmp  $0,<z=%rax
cmp  $0,%rax

# qhasm:   fuv = oldg if !signed<
# asm 1: cmovge <oldg=int64#9,<fuv=int64#3
# asm 2: cmovge <oldg=%r11,<fuv=%rdx
cmovge %r11,%rdx

# qhasm:   grs = h    if  signed<
# asm 1: cmovl <h=int64#10,<grs=int64#6
# asm 2: cmovl <h=%r12,<grs=%r9
cmovl %r12,%r9

# qhasm:   m = mnew   if  signed<
# asm 1: cmovl <mnew=int64#11,<m=int64#4
# asm 2: cmovl <mnew=%r13,<m=%rcx
cmovl %r13,%rcx

# qhasm:   z = -1
# asm 1: mov  $-1,>z=int64#7
# asm 2: mov  $-1,>z=%rax
mov  $-1,%rax

# qhasm:   oldg = grs
# asm 1: mov  <grs=int64#6,>oldg=int64#9
# asm 2: mov  <grs=%r9,>oldg=%r11
mov  %r9,%r11

# qhasm:   h = grs + fuv
# asm 1: lea  (<grs=int64#6,<fuv=int64#3),>h=int64#10
# asm 2: lea  (<grs=%r9,<fuv=%rdx),>h=%r12
lea  (%r9,%rdx),%r12

# qhasm:               =? grs & 1
# asm 1: test  $1,<grs=int64#6
# asm 2: test  $1,<grs=%r9
test  $1,%r9

# qhasm:   z = m   if !=
# asm 1: cmovne <m=int64#4,<z=int64#7
# asm 2: cmovne <m=%rcx,<z=%rax
cmovne %rcx,%rax

# qhasm:   h = grs if  =
# asm 1: cmove <grs=int64#6,<h=int64#10
# asm 2: cmove <grs=%r9,<h=%r12
cmove %r9,%r12

# qhasm:   mnew = m + 1
# asm 1: lea  1(<m=int64#4),>mnew=int64#11
# asm 2: lea  1(<m=%rcx),>mnew=%r13
lea  1(%rcx),%r13

# qhasm:   grs -= fuv
# asm 1: sub  <fuv=int64#3,<grs=int64#6
# asm 2: sub  <fuv=%rdx,<grs=%r9
sub  %rdx,%r9

# qhasm:   (int64) grs >>= 1
# asm 1: sar  $1,<grs=int64#6
# asm 2: sar  $1,<grs=%r9
sar  $1,%r9

# qhasm:   (int64) h >>= 1
# asm 1: sar  $1,<h=int64#10
# asm 2: sar  $1,<h=%r12
sar  $1,%r12

# qhasm:   m = -m
# asm 1: neg  <m=int64#4
# asm 2: neg  <m=%rcx
neg  %rcx

# qhasm:                  signed<? z - 0
# asm 1: cmp  $0,<z=int64#7
# asm 2: cmp  $0,<z=%rax
cmp  $0,%rax

# qhasm:   fuv = oldg if !signed<
# asm 1: cmovge <oldg=int64#9,<fuv=int64#3
# asm 2: cmovge <oldg=%r11,<fuv=%rdx
cmovge %r11,%rdx

# qhasm:   grs = h    if  signed<
# asm 1: cmovl <h=int64#10,<grs=int64#6
# asm 2: cmovl <h=%r12,<grs=%r9
cmovl %r12,%r9

# qhasm:   m = mnew   if  signed<
# asm 1: cmovl <mnew=int64#11,<m=int64#4
# asm 2: cmovl <mnew=%r13,<m=%rcx
cmovl %r13,%rcx

# qhasm:   z = -1
# asm 1: mov  $-1,>z=int64#7
# asm 2: mov  $-1,>z=%rax
mov  $-1,%rax

# qhasm:   oldg = grs
# asm 1: mov  <grs=int64#6,>oldg=int64#9
# asm 2: mov  <grs=%r9,>oldg=%r11
mov  %r9,%r11

# qhasm:   h = grs + fuv
# asm 1: lea  (<grs=int64#6,<fuv=int64#3),>h=int64#10
# asm 2: lea  (<grs=%r9,<fuv=%rdx),>h=%r12
lea  (%r9,%rdx),%r12

# qhasm:               =? grs & 1
# asm 1: test  $1,<grs=int64#6
# asm 2: test  $1,<grs=%r9
test  $1,%r9

# qhasm:   z = m   if !=
# asm 1: cmovne <m=int64#4,<z=int64#7
# asm 2: cmovne <m=%rcx,<z=%rax
cmovne %rcx,%rax

# qhasm:   h = grs if  =
# asm 1: cmove <grs=int64#6,<h=int64#10
# asm 2: cmove <grs=%r9,<h=%r12
cmove %r9,%r12

# qhasm:   mnew = m + 1
# asm 1: lea  1(<m=int64#4),>mnew=int64#11
# asm 2: lea  1(<m=%rcx),>mnew=%r13
lea  1(%rcx),%r13

# qhasm:   grs -= fuv
# asm 1: sub  <fuv=int64#3,<grs=int64#6
# asm 2: sub  <fuv=%rdx,<grs=%r9
sub  %rdx,%r9

# qhasm:   (int64) grs >>= 1
# asm 1: sar  $1,<grs=int64#6
# asm 2: sar  $1,<grs=%r9
sar  $1,%r9

# qhasm:   (int64) h >>= 1
# asm 1: sar  $1,<h=int64#10
# asm 2: sar  $1,<h=%r12
sar  $1,%r12

# qhasm:   m = -m
# asm 1: neg  <m=int64#4
# asm 2: neg  <m=%rcx
neg  %rcx

# qhasm:                  signed<? z - 0
# asm 1: cmp  $0,<z=int64#7
# asm 2: cmp  $0,<z=%rax
cmp  $0,%rax

# qhasm:   fuv = oldg if !signed<
# asm 1: cmovge <oldg=int64#9,<fuv=int64#3
# asm 2: cmovge <oldg=%r11,<fuv=%rdx
cmovge %r11,%rdx

# qhasm:   grs = h    if  signed<
# asm 1: cmovl <h=int64#10,<grs=int64#6
# asm 2: cmovl <h=%r12,<grs=%r9
cmovl %r12,%r9

# qhasm:   m = mnew   if  signed<
# asm 1: cmovl <mnew=int64#11,<m=int64#4
# asm 2: cmovl <mnew=%r13,<m=%rcx
cmovl %r13,%rcx

# qhasm:   z = -1
# asm 1: mov  $-1,>z=int64#7
# asm 2: mov  $-1,>z=%rax
mov  $-1,%rax

# qhasm:   oldg = grs
# asm 1: mov  <grs=int64#6,>oldg=int64#9
# asm 2: mov  <grs=%r9,>oldg=%r11
mov  %r9,%r11

# qhasm:   h = grs + fuv
# asm 1: lea  (<grs=int64#6,<fuv=int64#3),>h=int64#10
# asm 2: lea  (<grs=%r9,<fuv=%rdx),>h=%r12
lea  (%r9,%rdx),%r12

# qhasm:               =? grs & 1
# asm 1: test  $1,<grs=int64#6
# asm 2: test  $1,<grs=%r9
test  $1,%r9

# qhasm:   z = m   if !=
# asm 1: cmovne <m=int64#4,<z=int64#7
# asm 2: cmovne <m=%rcx,<z=%rax
cmovne %rcx,%rax

# qhasm:   h = grs if  =
# asm 1: cmove <grs=int64#6,<h=int64#10
# asm 2: cmove <grs=%r9,<h=%r12
cmove %r9,%r12

# qhasm:   mnew = m + 1
# asm 1: lea  1(<m=int64#4),>mnew=int64#11
# asm 2: lea  1(<m=%rcx),>mnew=%r13
lea  1(%rcx),%r13

# qhasm:   grs -= fuv
# asm 1: sub  <fuv=int64#3,<grs=int64#6
# asm 2: sub  <fuv=%rdx,<grs=%r9
sub  %rdx,%r9

# qhasm:   (int64) grs >>= 1
# asm 1: sar  $1,<grs=int64#6
# asm 2: sar  $1,<grs=%r9
sar  $1,%r9

# qhasm:   (int64) h >>= 1
# asm 1: sar  $1,<h=int64#10
# asm 2: sar  $1,<h=%r12
sar  $1,%r12

# qhasm:   m = -m
# asm 1: neg  <m=int64#4
# asm 2: neg  <m=%rcx
neg  %rcx

# qhasm:                  signed<? z - 0
# asm 1: cmp  $0,<z=int64#7
# asm 2: cmp  $0,<z=%rax
cmp  $0,%rax

# qhasm:   fuv = oldg if !signed<
# asm 1: cmovge <oldg=int64#9,<fuv=int64#3
# asm 2: cmovge <oldg=%r11,<fuv=%rdx
cmovge %r11,%rdx

# qhasm:   grs = h    if  signed<
# asm 1: cmovl <h=int64#10,<grs=int64#6
# asm 2: cmovl <h=%r12,<grs=%r9
cmovl %r12,%r9

# qhasm:   m = mnew   if  signed<
# asm 1: cmovl <mnew=int64#11,<m=int64#4
# asm 2: cmovl <mnew=%r13,<m=%rcx
cmovl %r13,%rcx

# qhasm:   z = -1
# asm 1: mov  $-1,>z=int64#7
# asm 2: mov  $-1,>z=%rax
mov  $-1,%rax

# qhasm:   oldg = grs
# asm 1: mov  <grs=int64#6,>oldg=int64#9
# asm 2: mov  <grs=%r9,>oldg=%r11
mov  %r9,%r11

# qhasm:   h = grs + fuv
# asm 1: lea  (<grs=int64#6,<fuv=int64#3),>h=int64#10
# asm 2: lea  (<grs=%r9,<fuv=%rdx),>h=%r12
lea  (%r9,%rdx),%r12

# qhasm:               =? grs & 1
# asm 1: test  $1,<grs=int64#6
# asm 2: test  $1,<grs=%r9
test  $1,%r9

# qhasm:   z = m   if !=
# asm 1: cmovne <m=int64#4,<z=int64#7
# asm 2: cmovne <m=%rcx,<z=%rax
cmovne %rcx,%rax

# qhasm:   h = grs if  =
# asm 1: cmove <grs=int64#6,<h=int64#10
# asm 2: cmove <grs=%r9,<h=%r12
cmove %r9,%r12

# qhasm:   mnew = m + 1
# asm 1: lea  1(<m=int64#4),>mnew=int64#11
# asm 2: lea  1(<m=%rcx),>mnew=%r13
lea  1(%rcx),%r13

# qhasm:   grs -= fuv
# asm 1: sub  <fuv=int64#3,<grs=int64#6
# asm 2: sub  <fuv=%rdx,<grs=%r9
sub  %rdx,%r9

# qhasm:   (int64) grs >>= 1
# asm 1: sar  $1,<grs=int64#6
# asm 2: sar  $1,<grs=%r9
sar  $1,%r9

# qhasm:   (int64) h >>= 1
# asm 1: sar  $1,<h=int64#10
# asm 2: sar  $1,<h=%r12
sar  $1,%r12

# qhasm:   m = -m
# asm 1: neg  <m=int64#4
# asm 2: neg  <m=%rcx
neg  %rcx

# qhasm:                  signed<? z - 0
# asm 1: cmp  $0,<z=int64#7
# asm 2: cmp  $0,<z=%rax
cmp  $0,%rax

# qhasm:   fuv = oldg if !signed<
# asm 1: cmovge <oldg=int64#9,<fuv=int64#3
# asm 2: cmovge <oldg=%r11,<fuv=%rdx
cmovge %r11,%rdx

# qhasm:   grs = h    if  signed<
# asm 1: cmovl <h=int64#10,<grs=int64#6
# asm 2: cmovl <h=%r12,<grs=%r9
cmovl %r12,%r9

# qhasm:   m = mnew   if  signed<
# asm 1: cmovl <mnew=int64#11,<m=int64#4
# asm 2: cmovl <mnew=%r13,<m=%rcx
cmovl %r13,%rcx

# qhasm:   z = -1
# asm 1: mov  $-1,>z=int64#7
# asm 2: mov  $-1,>z=%rax
mov  $-1,%rax

# qhasm:   oldg = grs
# asm 1: mov  <grs=int64#6,>oldg=int64#9
# asm 2: mov  <grs=%r9,>oldg=%r11
mov  %r9,%r11

# qhasm:   h = grs + fuv
# asm 1: lea  (<grs=int64#6,<fuv=int64#3),>h=int64#10
# asm 2: lea  (<grs=%r9,<fuv=%rdx),>h=%r12
lea  (%r9,%rdx),%r12

# qhasm:               =? grs & 1
# asm 1: test  $1,<grs=int64#6
# asm 2: test  $1,<grs=%r9
test  $1,%r9

# qhasm:   z = m   if !=
# asm 1: cmovne <m=int64#4,<z=int64#7
# asm 2: cmovne <m=%rcx,<z=%rax
cmovne %rcx,%rax

# qhasm:   h = grs if  =
# asm 1: cmove <grs=int64#6,<h=int64#10
# asm 2: cmove <grs=%r9,<h=%r12
cmove %r9,%r12

# qhasm:   mnew = m + 1
# asm 1: lea  1(<m=int64#4),>mnew=int64#11
# asm 2: lea  1(<m=%rcx),>mnew=%r13
lea  1(%rcx),%r13

# qhasm:   grs -= fuv
# asm 1: sub  <fuv=int64#3,<grs=int64#6
# asm 2: sub  <fuv=%rdx,<grs=%r9
sub  %rdx,%r9

# qhasm:   (int64) grs >>= 1
# asm 1: sar  $1,<grs=int64#6
# asm 2: sar  $1,<grs=%r9
sar  $1,%r9

# qhasm:   (int64) h >>= 1
# asm 1: sar  $1,<h=int64#10
# asm 2: sar  $1,<h=%r12
sar  $1,%r12

# qhasm:   m = -m
# asm 1: neg  <m=int64#4
# asm 2: neg  <m=%rcx
neg  %rcx

# qhasm:                  signed<? z - 0
# asm 1: cmp  $0,<z=int64#7
# asm 2: cmp  $0,<z=%rax
cmp  $0,%rax

# qhasm:   fuv = oldg if !signed<
# asm 1: cmovge <oldg=int64#9,<fuv=int64#3
# asm 2: cmovge <oldg=%r11,<fuv=%rdx
cmovge %r11,%rdx

# qhasm:   grs = h    if  signed<
# asm 1: cmovl <h=int64#10,<grs=int64#6
# asm 2: cmovl <h=%r12,<grs=%r9
cmovl %r12,%r9

# qhasm:   m = mnew   if  signed<
# asm 1: cmovl <mnew=int64#11,<m=int64#4
# asm 2: cmovl <mnew=%r13,<m=%rcx
cmovl %r13,%rcx

# qhasm:   z = -1
# asm 1: mov  $-1,>z=int64#7
# asm 2: mov  $-1,>z=%rax
mov  $-1,%rax

# qhasm:   oldg = grs
# asm 1: mov  <grs=int64#6,>oldg=int64#9
# asm 2: mov  <grs=%r9,>oldg=%r11
mov  %r9,%r11

# qhasm:   h = grs + fuv
# asm 1: lea  (<grs=int64#6,<fuv=int64#3),>h=int64#10
# asm 2: lea  (<grs=%r9,<fuv=%rdx),>h=%r12
lea  (%r9,%rdx),%r12

# qhasm:               =? grs & 1
# asm 1: test  $1,<grs=int64#6
# asm 2: test  $1,<grs=%r9
test  $1,%r9

# qhasm:   z = m   if !=
# asm 1: cmovne <m=int64#4,<z=int64#7
# asm 2: cmovne <m=%rcx,<z=%rax
cmovne %rcx,%rax

# qhasm:   h = grs if  =
# asm 1: cmove <grs=int64#6,<h=int64#10
# asm 2: cmove <grs=%r9,<h=%r12
cmove %r9,%r12

# qhasm:   mnew = m + 1
# asm 1: lea  1(<m=int64#4),>mnew=int64#11
# asm 2: lea  1(<m=%rcx),>mnew=%r13
lea  1(%rcx),%r13

# qhasm:   grs -= fuv
# asm 1: sub  <fuv=int64#3,<grs=int64#6
# asm 2: sub  <fuv=%rdx,<grs=%r9
sub  %rdx,%r9

# qhasm:   (int64) grs >>= 1
# asm 1: sar  $1,<grs=int64#6
# asm 2: sar  $1,<grs=%r9
sar  $1,%r9

# qhasm:   (int64) h >>= 1
# asm 1: sar  $1,<h=int64#10
# asm 2: sar  $1,<h=%r12
sar  $1,%r12

# qhasm:   m = -m
# asm 1: neg  <m=int64#4
# asm 2: neg  <m=%rcx
neg  %rcx

# qhasm:                  signed<? z - 0
# asm 1: cmp  $0,<z=int64#7
# asm 2: cmp  $0,<z=%rax
cmp  $0,%rax

# qhasm:   fuv = oldg if !signed<
# asm 1: cmovge <oldg=int64#9,<fuv=int64#3
# asm 2: cmovge <oldg=%r11,<fuv=%rdx
cmovge %r11,%rdx

# qhasm:   grs = h    if  signed<
# asm 1: cmovl <h=int64#10,<grs=int64#6
# asm 2: cmovl <h=%r12,<grs=%r9
cmovl %r12,%r9

# qhasm:   m = mnew   if  signed<
# asm 1: cmovl <mnew=int64#11,<m=int64#4
# asm 2: cmovl <mnew=%r13,<m=%rcx
cmovl %r13,%rcx

# qhasm:   z = -1
# asm 1: mov  $-1,>z=int64#7
# asm 2: mov  $-1,>z=%rax
mov  $-1,%rax

# qhasm:   oldg = grs
# asm 1: mov  <grs=int64#6,>oldg=int64#9
# asm 2: mov  <grs=%r9,>oldg=%r11
mov  %r9,%r11

# qhasm:   h = grs + fuv
# asm 1: lea  (<grs=int64#6,<fuv=int64#3),>h=int64#10
# asm 2: lea  (<grs=%r9,<fuv=%rdx),>h=%r12
lea  (%r9,%rdx),%r12

# qhasm:               =? grs & 1
# asm 1: test  $1,<grs=int64#6
# asm 2: test  $1,<grs=%r9
test  $1,%r9

# qhasm:   z = m   if !=
# asm 1: cmovne <m=int64#4,<z=int64#7
# asm 2: cmovne <m=%rcx,<z=%rax
cmovne %rcx,%rax

# qhasm:   h = grs if  =
# asm 1: cmove <grs=int64#6,<h=int64#10
# asm 2: cmove <grs=%r9,<h=%r12
cmove %r9,%r12

# qhasm:   mnew = m + 1
# asm 1: lea  1(<m=int64#4),>mnew=int64#11
# asm 2: lea  1(<m=%rcx),>mnew=%r13
lea  1(%rcx),%r13

# qhasm:   grs -= fuv
# asm 1: sub  <fuv=int64#3,<grs=int64#6
# asm 2: sub  <fuv=%rdx,<grs=%r9
sub  %rdx,%r9

# qhasm:   (int64) grs >>= 1
# asm 1: sar  $1,<grs=int64#6
# asm 2: sar  $1,<grs=%r9
sar  $1,%r9

# qhasm:   (int64) h >>= 1
# asm 1: sar  $1,<h=int64#10
# asm 2: sar  $1,<h=%r12
sar  $1,%r12

# qhasm:   m = -m
# asm 1: neg  <m=int64#4
# asm 2: neg  <m=%rcx
neg  %rcx

# qhasm:                  signed<? z - 0
# asm 1: cmp  $0,<z=int64#7
# asm 2: cmp  $0,<z=%rax
cmp  $0,%rax

# qhasm:   fuv = oldg if !signed<
# asm 1: cmovge <oldg=int64#9,<fuv=int64#3
# asm 2: cmovge <oldg=%r11,<fuv=%rdx
cmovge %r11,%rdx

# qhasm:   grs = h    if  signed<
# asm 1: cmovl <h=int64#10,<grs=int64#6
# asm 2: cmovl <h=%r12,<grs=%r9
cmovl %r12,%r9

# qhasm:   m = mnew   if  signed<
# asm 1: cmovl <mnew=int64#11,<m=int64#4
# asm 2: cmovl <mnew=%r13,<m=%rcx
cmovl %r13,%rcx

# qhasm:   z = -1
# asm 1: mov  $-1,>z=int64#7
# asm 2: mov  $-1,>z=%rax
mov  $-1,%rax

# qhasm:   oldg = grs
# asm 1: mov  <grs=int64#6,>oldg=int64#9
# asm 2: mov  <grs=%r9,>oldg=%r11
mov  %r9,%r11

# qhasm:   h = grs + fuv
# asm 1: lea  (<grs=int64#6,<fuv=int64#3),>h=int64#10
# asm 2: lea  (<grs=%r9,<fuv=%rdx),>h=%r12
lea  (%r9,%rdx),%r12

# qhasm:               =? grs & 1
# asm 1: test  $1,<grs=int64#6
# asm 2: test  $1,<grs=%r9
test  $1,%r9

# qhasm:   z = m   if !=
# asm 1: cmovne <m=int64#4,<z=int64#7
# asm 2: cmovne <m=%rcx,<z=%rax
cmovne %rcx,%rax

# qhasm:   h = grs if  =
# asm 1: cmove <grs=int64#6,<h=int64#10
# asm 2: cmove <grs=%r9,<h=%r12
cmove %r9,%r12

# qhasm:   mnew = m + 1
# asm 1: lea  1(<m=int64#4),>mnew=int64#11
# asm 2: lea  1(<m=%rcx),>mnew=%r13
lea  1(%rcx),%r13

# qhasm:   grs -= fuv
# asm 1: sub  <fuv=int64#3,<grs=int64#6
# asm 2: sub  <fuv=%rdx,<grs=%r9
sub  %rdx,%r9

# qhasm:   (int64) grs >>= 1
# asm 1: sar  $1,<grs=int64#6
# asm 2: sar  $1,<grs=%r9
sar  $1,%r9

# qhasm:   (int64) h >>= 1
# asm 1: sar  $1,<h=int64#10
# asm 2: sar  $1,<h=%r12
sar  $1,%r12

# qhasm:   m = -m
# asm 1: neg  <m=int64#4
# asm 2: neg  <m=%rcx
neg  %rcx

# qhasm:                  signed<? z - 0
# asm 1: cmp  $0,<z=int64#7
# asm 2: cmp  $0,<z=%rax
cmp  $0,%rax

# qhasm:   fuv = oldg if !signed<
# asm 1: cmovge <oldg=int64#9,<fuv=int64#3
# asm 2: cmovge <oldg=%r11,<fuv=%rdx
cmovge %r11,%rdx

# qhasm:   grs = h    if  signed<
# asm 1: cmovl <h=int64#10,<grs=int64#6
# asm 2: cmovl <h=%r12,<grs=%r9
cmovl %r12,%r9

# qhasm:   m = mnew   if  signed<
# asm 1: cmovl <mnew=int64#11,<m=int64#4
# asm 2: cmovl <mnew=%r13,<m=%rcx
cmovl %r13,%rcx

# qhasm:   z = -1
# asm 1: mov  $-1,>z=int64#7
# asm 2: mov  $-1,>z=%rax
mov  $-1,%rax

# qhasm:   oldg = grs
# asm 1: mov  <grs=int64#6,>oldg=int64#9
# asm 2: mov  <grs=%r9,>oldg=%r11
mov  %r9,%r11

# qhasm:   h = grs + fuv
# asm 1: lea  (<grs=int64#6,<fuv=int64#3),>h=int64#10
# asm 2: lea  (<grs=%r9,<fuv=%rdx),>h=%r12
lea  (%r9,%rdx),%r12

# qhasm:               =? grs & 1
# asm 1: test  $1,<grs=int64#6
# asm 2: test  $1,<grs=%r9
test  $1,%r9

# qhasm:   z = m   if !=
# asm 1: cmovne <m=int64#4,<z=int64#7
# asm 2: cmovne <m=%rcx,<z=%rax
cmovne %rcx,%rax

# qhasm:   h = grs if  =
# asm 1: cmove <grs=int64#6,<h=int64#10
# asm 2: cmove <grs=%r9,<h=%r12
cmove %r9,%r12

# qhasm:   mnew = m + 1
# asm 1: lea  1(<m=int64#4),>mnew=int64#11
# asm 2: lea  1(<m=%rcx),>mnew=%r13
lea  1(%rcx),%r13

# qhasm:   grs -= fuv
# asm 1: sub  <fuv=int64#3,<grs=int64#6
# asm 2: sub  <fuv=%rdx,<grs=%r9
sub  %rdx,%r9

# qhasm:   (int64) grs >>= 1
# asm 1: sar  $1,<grs=int64#6
# asm 2: sar  $1,<grs=%r9
sar  $1,%r9

# qhasm:   (int64) h >>= 1
# asm 1: sar  $1,<h=int64#10
# asm 2: sar  $1,<h=%r12
sar  $1,%r12

# qhasm:   m = -m
# asm 1: neg  <m=int64#4
# asm 2: neg  <m=%rcx
neg  %rcx

# qhasm:                  signed<? z - 0
# asm 1: cmp  $0,<z=int64#7
# asm 2: cmp  $0,<z=%rax
cmp  $0,%rax

# qhasm:   fuv = oldg if !signed<
# asm 1: cmovge <oldg=int64#9,<fuv=int64#3
# asm 2: cmovge <oldg=%r11,<fuv=%rdx
cmovge %r11,%rdx

# qhasm:   grs = h    if  signed<
# asm 1: cmovl <h=int64#10,<grs=int64#6
# asm 2: cmovl <h=%r12,<grs=%r9
cmovl %r12,%r9

# qhasm:   m = mnew   if  signed<
# asm 1: cmovl <mnew=int64#11,<m=int64#4
# asm 2: cmovl <mnew=%r13,<m=%rcx
cmovl %r13,%rcx

# qhasm:   z = -1
# asm 1: mov  $-1,>z=int64#7
# asm 2: mov  $-1,>z=%rax
mov  $-1,%rax

# qhasm:   oldg = grs
# asm 1: mov  <grs=int64#6,>oldg=int64#9
# asm 2: mov  <grs=%r9,>oldg=%r11
mov  %r9,%r11

# qhasm:   h = grs + fuv
# asm 1: lea  (<grs=int64#6,<fuv=int64#3),>h=int64#10
# asm 2: lea  (<grs=%r9,<fuv=%rdx),>h=%r12
lea  (%r9,%rdx),%r12

# qhasm:               =? grs & 1
# asm 1: test  $1,<grs=int64#6
# asm 2: test  $1,<grs=%r9
test  $1,%r9

# qhasm:   z = m   if !=
# asm 1: cmovne <m=int64#4,<z=int64#7
# asm 2: cmovne <m=%rcx,<z=%rax
cmovne %rcx,%rax

# qhasm:   h = grs if  =
# asm 1: cmove <grs=int64#6,<h=int64#10
# asm 2: cmove <grs=%r9,<h=%r12
cmove %r9,%r12

# qhasm:   mnew = m + 1
# asm 1: lea  1(<m=int64#4),>mnew=int64#11
# asm 2: lea  1(<m=%rcx),>mnew=%r13
lea  1(%rcx),%r13

# qhasm:   grs -= fuv
# asm 1: sub  <fuv=int64#3,<grs=int64#6
# asm 2: sub  <fuv=%rdx,<grs=%r9
sub  %rdx,%r9

# qhasm:   (int64) grs >>= 1
# asm 1: sar  $1,<grs=int64#6
# asm 2: sar  $1,<grs=%r9
sar  $1,%r9

# qhasm:   (int64) h >>= 1
# asm 1: sar  $1,<h=int64#10
# asm 2: sar  $1,<h=%r12
sar  $1,%r12

# qhasm:   m = -m
# asm 1: neg  <m=int64#4
# asm 2: neg  <m=%rcx
neg  %rcx

# qhasm:                  signed<? z - 0
# asm 1: cmp  $0,<z=int64#7
# asm 2: cmp  $0,<z=%rax
cmp  $0,%rax

# qhasm:   fuv = oldg if !signed<
# asm 1: cmovge <oldg=int64#9,<fuv=int64#3
# asm 2: cmovge <oldg=%r11,<fuv=%rdx
cmovge %r11,%rdx

# qhasm:   grs = h    if  signed<
# asm 1: cmovl <h=int64#10,<grs=int64#6
# asm 2: cmovl <h=%r12,<grs=%r9
cmovl %r12,%r9

# qhasm:   m = mnew   if  signed<
# asm 1: cmovl <mnew=int64#11,<m=int64#4
# asm 2: cmovl <mnew=%r13,<m=%rcx
cmovl %r13,%rcx

# qhasm:   z = -1
# asm 1: mov  $-1,>z=int64#7
# asm 2: mov  $-1,>z=%rax
mov  $-1,%rax

# qhasm:   oldg = grs
# asm 1: mov  <grs=int64#6,>oldg=int64#9
# asm 2: mov  <grs=%r9,>oldg=%r11
mov  %r9,%r11

# qhasm:   h = grs + fuv
# asm 1: lea  (<grs=int64#6,<fuv=int64#3),>h=int64#10
# asm 2: lea  (<grs=%r9,<fuv=%rdx),>h=%r12
lea  (%r9,%rdx),%r12

# qhasm:               =? grs & 1
# asm 1: test  $1,<grs=int64#6
# asm 2: test  $1,<grs=%r9
test  $1,%r9

# qhasm:   z = m   if !=
# asm 1: cmovne <m=int64#4,<z=int64#7
# asm 2: cmovne <m=%rcx,<z=%rax
cmovne %rcx,%rax

# qhasm:   h = grs if  =
# asm 1: cmove <grs=int64#6,<h=int64#10
# asm 2: cmove <grs=%r9,<h=%r12
cmove %r9,%r12

# qhasm:   mnew = m + 1
# asm 1: lea  1(<m=int64#4),>mnew=int64#11
# asm 2: lea  1(<m=%rcx),>mnew=%r13
lea  1(%rcx),%r13

# qhasm:   grs -= fuv
# asm 1: sub  <fuv=int64#3,<grs=int64#6
# asm 2: sub  <fuv=%rdx,<grs=%r9
sub  %rdx,%r9

# qhasm:   (int64) grs >>= 1
# asm 1: sar  $1,<grs=int64#6
# asm 2: sar  $1,<grs=%r9
sar  $1,%r9

# qhasm:   (int64) h >>= 1
# asm 1: sar  $1,<h=int64#10
# asm 2: sar  $1,<h=%r12
sar  $1,%r12

# qhasm:   m = -m
# asm 1: neg  <m=int64#4
# asm 2: neg  <m=%rcx
neg  %rcx

# qhasm:                  signed<? z - 0
# asm 1: cmp  $0,<z=int64#7
# asm 2: cmp  $0,<z=%rax
cmp  $0,%rax

# qhasm:   fuv = oldg if !signed<
# asm 1: cmovge <oldg=int64#9,<fuv=int64#3
# asm 2: cmovge <oldg=%r11,<fuv=%rdx
cmovge %r11,%rdx

# qhasm:   grs = h    if  signed<
# asm 1: cmovl <h=int64#10,<grs=int64#6
# asm 2: cmovl <h=%r12,<grs=%r9
cmovl %r12,%r9

# qhasm:   m = mnew   if  signed<
# asm 1: cmovl <mnew=int64#11,<m=int64#4
# asm 2: cmovl <mnew=%r13,<m=%rcx
cmovl %r13,%rcx

# qhasm:   z = -1
# asm 1: mov  $-1,>z=int64#7
# asm 2: mov  $-1,>z=%rax
mov  $-1,%rax

# qhasm:   oldg = grs
# asm 1: mov  <grs=int64#6,>oldg=int64#9
# asm 2: mov  <grs=%r9,>oldg=%r11
mov  %r9,%r11

# qhasm:   h = grs + fuv
# asm 1: lea  (<grs=int64#6,<fuv=int64#3),>h=int64#10
# asm 2: lea  (<grs=%r9,<fuv=%rdx),>h=%r12
lea  (%r9,%rdx),%r12

# qhasm:               =? grs & 1
# asm 1: test  $1,<grs=int64#6
# asm 2: test  $1,<grs=%r9
test  $1,%r9

# qhasm:   z = m   if !=
# asm 1: cmovne <m=int64#4,<z=int64#7
# asm 2: cmovne <m=%rcx,<z=%rax
cmovne %rcx,%rax

# qhasm:   h = grs if  =
# asm 1: cmove <grs=int64#6,<h=int64#10
# asm 2: cmove <grs=%r9,<h=%r12
cmove %r9,%r12

# qhasm:   mnew = m + 1
# asm 1: lea  1(<m=int64#4),>mnew=int64#11
# asm 2: lea  1(<m=%rcx),>mnew=%r13
lea  1(%rcx),%r13

# qhasm:   grs -= fuv
# asm 1: sub  <fuv=int64#3,<grs=int64#6
# asm 2: sub  <fuv=%rdx,<grs=%r9
sub  %rdx,%r9

# qhasm:   (int64) grs >>= 1
# asm 1: sar  $1,<grs=int64#6
# asm 2: sar  $1,<grs=%r9
sar  $1,%r9

# qhasm:   (int64) h >>= 1
# asm 1: sar  $1,<h=int64#10
# asm 2: sar  $1,<h=%r12
sar  $1,%r12

# qhasm:   m = -m
# asm 1: neg  <m=int64#4
# asm 2: neg  <m=%rcx
neg  %rcx

# qhasm:                  signed<? z - 0
# asm 1: cmp  $0,<z=int64#7
# asm 2: cmp  $0,<z=%rax
cmp  $0,%rax

# qhasm:   fuv = oldg if !signed<
# asm 1: cmovge <oldg=int64#9,<fuv=int64#3
# asm 2: cmovge <oldg=%r11,<fuv=%rdx
cmovge %r11,%rdx

# qhasm:   grs = h    if  signed<
# asm 1: cmovl <h=int64#10,<grs=int64#6
# asm 2: cmovl <h=%r12,<grs=%r9
cmovl %r12,%r9

# qhasm:   m = mnew   if  signed<
# asm 1: cmovl <mnew=int64#11,<m=int64#4
# asm 2: cmovl <mnew=%r13,<m=%rcx
cmovl %r13,%rcx

# qhasm:   z = -1
# asm 1: mov  $-1,>z=int64#7
# asm 2: mov  $-1,>z=%rax
mov  $-1,%rax

# qhasm:   oldg = grs
# asm 1: mov  <grs=int64#6,>oldg=int64#9
# asm 2: mov  <grs=%r9,>oldg=%r11
mov  %r9,%r11

# qhasm:   h = grs + fuv
# asm 1: lea  (<grs=int64#6,<fuv=int64#3),>h=int64#10
# asm 2: lea  (<grs=%r9,<fuv=%rdx),>h=%r12
lea  (%r9,%rdx),%r12

# qhasm:               =? grs & 1
# asm 1: test  $1,<grs=int64#6
# asm 2: test  $1,<grs=%r9
test  $1,%r9

# qhasm:   z = m   if !=
# asm 1: cmovne <m=int64#4,<z=int64#7
# asm 2: cmovne <m=%rcx,<z=%rax
cmovne %rcx,%rax

# qhasm:   h = grs if  =
# asm 1: cmove <grs=int64#6,<h=int64#10
# asm 2: cmove <grs=%r9,<h=%r12
cmove %r9,%r12

# qhasm:   mnew = m + 1
# asm 1: lea  1(<m=int64#4),>mnew=int64#11
# asm 2: lea  1(<m=%rcx),>mnew=%r13
lea  1(%rcx),%r13

# qhasm:   grs -= fuv
# asm 1: sub  <fuv=int64#3,<grs=int64#6
# asm 2: sub  <fuv=%rdx,<grs=%r9
sub  %rdx,%r9

# qhasm:   (int64) grs >>= 1
# asm 1: sar  $1,<grs=int64#6
# asm 2: sar  $1,<grs=%r9
sar  $1,%r9

# qhasm:   (int64) h >>= 1
# asm 1: sar  $1,<h=int64#10
# asm 2: sar  $1,<h=%r12
sar  $1,%r12

# qhasm:   m = -m
# asm 1: neg  <m=int64#4
# asm 2: neg  <m=%rcx
neg  %rcx

# qhasm:                  signed<? z - 0
# asm 1: cmp  $0,<z=int64#7
# asm 2: cmp  $0,<z=%rax
cmp  $0,%rax

# qhasm:   fuv = oldg if !signed<
# asm 1: cmovge <oldg=int64#9,<fuv=int64#3
# asm 2: cmovge <oldg=%r11,<fuv=%rdx
cmovge %r11,%rdx

# qhasm:   grs = h    if  signed<
# asm 1: cmovl <h=int64#10,<grs=int64#6
# asm 2: cmovl <h=%r12,<grs=%r9
cmovl %r12,%r9

# qhasm:   m = mnew   if  signed<
# asm 1: cmovl <mnew=int64#11,<m=int64#4
# asm 2: cmovl <mnew=%r13,<m=%rcx
cmovl %r13,%rcx

# qhasm:   z = -1
# asm 1: mov  $-1,>z=int64#7
# asm 2: mov  $-1,>z=%rax
mov  $-1,%rax

# qhasm:   oldg = grs
# asm 1: mov  <grs=int64#6,>oldg=int64#9
# asm 2: mov  <grs=%r9,>oldg=%r11
mov  %r9,%r11

# qhasm:   h = grs + fuv
# asm 1: lea  (<grs=int64#6,<fuv=int64#3),>h=int64#10
# asm 2: lea  (<grs=%r9,<fuv=%rdx),>h=%r12
lea  (%r9,%rdx),%r12

# qhasm:               =? grs & 1
# asm 1: test  $1,<grs=int64#6
# asm 2: test  $1,<grs=%r9
test  $1,%r9

# qhasm:   z = m   if !=
# asm 1: cmovne <m=int64#4,<z=int64#7
# asm 2: cmovne <m=%rcx,<z=%rax
cmovne %rcx,%rax

# qhasm:   h = grs if  =
# asm 1: cmove <grs=int64#6,<h=int64#10
# asm 2: cmove <grs=%r9,<h=%r12
cmove %r9,%r12

# qhasm:   mnew = m + 1
# asm 1: lea  1(<m=int64#4),>mnew=int64#11
# asm 2: lea  1(<m=%rcx),>mnew=%r13
lea  1(%rcx),%r13

# qhasm:   grs -= fuv
# asm 1: sub  <fuv=int64#3,<grs=int64#6
# asm 2: sub  <fuv=%rdx,<grs=%r9
sub  %rdx,%r9

# qhasm:   (int64) grs >>= 1
# asm 1: sar  $1,<grs=int64#6
# asm 2: sar  $1,<grs=%r9
sar  $1,%r9

# qhasm:   (int64) h >>= 1
# asm 1: sar  $1,<h=int64#10
# asm 2: sar  $1,<h=%r12
sar  $1,%r12

# qhasm:   m = -m
# asm 1: neg  <m=int64#4
# asm 2: neg  <m=%rcx
neg  %rcx

# qhasm:                  signed<? z - 0
# asm 1: cmp  $0,<z=int64#7
# asm 2: cmp  $0,<z=%rax
cmp  $0,%rax

# qhasm:   fuv = oldg if !signed<
# asm 1: cmovge <oldg=int64#9,<fuv=int64#3
# asm 2: cmovge <oldg=%r11,<fuv=%rdx
cmovge %r11,%rdx

# qhasm:   grs = h    if  signed<
# asm 1: cmovl <h=int64#10,<grs=int64#6
# asm 2: cmovl <h=%r12,<grs=%r9
cmovl %r12,%r9

# qhasm:   m = mnew   if  signed<
# asm 1: cmovl <mnew=int64#11,<m=int64#4
# asm 2: cmovl <mnew=%r13,<m=%rcx
cmovl %r13,%rcx

# qhasm: extract_init:
._extract_init:

# qhasm:   _2p20a2p41 = stack_2p20a2p41
# asm 1: movq <stack_2p20a2p41=stack64#14,>_2p20a2p41=int64#7
# asm 2: movq <stack_2p20a2p41=936(%rsp),>_2p20a2p41=%rax
movq 936(%rsp),%rax

# qhasm:   s = grs + _2p20a2p41
# asm 1: lea  (<grs=int64#6,<_2p20a2p41=int64#7),>s=int64#9
# asm 2: lea  (<grs=%r9,<_2p20a2p41=%rax),>s=%r11
lea  (%r9,%rax),%r11

# qhasm:   (int64) s >>= 42
# asm 1: sar  $42,<s=int64#9
# asm 2: sar  $42,<s=%r11
sar  $42,%r11

# qhasm:   t2 = g
# asm 1: mov  <g=int64#2,>t2=int64#10
# asm 2: mov  <g=%rsi,>t2=%r12
mov  %rsi,%r12

# qhasm:   g *= s  
# asm 1: imul  <s=int64#9,<g=int64#2
# asm 2: imul  <s=%r11,<g=%rsi
imul  %r11,%rsi

# qhasm:   v = fuv + _2p20a2p41
# asm 1: lea  (<fuv=int64#3,<_2p20a2p41=int64#7),>v=int64#7
# asm 2: lea  (<fuv=%rdx,<_2p20a2p41=%rax),>v=%rax
lea  (%rdx,%rax),%rax

# qhasm:   (int64) v >>= 42
# asm 1: sar  $42,<v=int64#7
# asm 2: sar  $42,<v=%rax
sar  $42,%rax

# qhasm:   t2 *= v
# asm 1: imul  <v=int64#7,<t2=int64#10
# asm 2: imul  <v=%rax,<t2=%r12
imul  %rax,%r12

# qhasm:   _2p20 = stack_2p20
# asm 1: movq <stack_2p20=stack64#11,>_2p20=int64#11
# asm 2: movq <stack_2p20=912(%rsp),>_2p20=%r13
movq 912(%rsp),%r13

# qhasm:   r = grs + _2p20
# asm 1: lea  (<grs=int64#6,<_2p20=int64#11),>r=int64#6
# asm 2: lea  (<grs=%r9,<_2p20=%r13),>r=%r9
lea  (%r9,%r13),%r9

# qhasm:   r <<= 22
# asm 1: shl  $22,<r=int64#6
# asm 2: shl  $22,<r=%r9
shl  $22,%r9

# qhasm:   (int64) r >>= 43
# asm 1: sar  $43,<r=int64#6
# asm 2: sar  $43,<r=%r9
sar  $43,%r9

# qhasm:       rax = f
# asm 1: mov  <f=int64#1,>rax=int64#12
# asm 2: mov  <f=%rdi,>rax=%r14
mov  %rdi,%r14

# qhasm:       rax *= r
# asm 1: imul  <r=int64#6,<rax=int64#12
# asm 2: imul  <r=%r9,<rax=%r14
imul  %r9,%r14

# qhasm:   u = fuv + _2p20
# asm 1: lea  (<fuv=int64#3,<_2p20=int64#11),>u=int64#3
# asm 2: lea  (<fuv=%rdx,<_2p20=%r13),>u=%rdx
lea  (%rdx,%r13),%rdx

# qhasm:   u <<= 22
# asm 1: shl  $22,<u=int64#3
# asm 2: shl  $22,<u=%rdx
shl  $22,%rdx

# qhasm:   (int64) u >>= 43
# asm 1: sar  $43,<u=int64#3
# asm 2: sar  $43,<u=%rdx
sar  $43,%rdx

# qhasm:        f *= u
# asm 1: imul  <u=int64#3,<f=int64#1
# asm 2: imul  <u=%rdx,<f=%rdi
imul  %rdx,%rdi

# qhasm:        f += t2
# asm 1: add  <t2=int64#10,<f=int64#1
# asm 2: add  <t2=%r12,<f=%rdi
add  %r12,%rdi

# qhasm:        g += rax
# asm 1: add  <rax=int64#12,<g=int64#2
# asm 2: add  <rax=%r14,<g=%rsi
add  %r14,%rsi

# qhasm:   (int64) f >>= 20
# asm 1: sar  $20,<f=int64#1
# asm 2: sar  $20,<f=%rdi
sar  $20,%rdi

# qhasm:   (int64) g >>= 20
# asm 1: sar  $20,<g=int64#2
# asm 2: sar  $20,<g=%rsi
sar  $20,%rsi

# qhasm:   inplace stack_vvrr[0] = v
# asm 1: movq <v=int64#7,<stack_vvrr=stack256#25
# asm 2: movq <v=%rax,<stack_vvrr=768(%rsp)
movq %rax,768(%rsp)

# qhasm:   inplace stack_uuss[0] = u
# asm 1: movq <u=int64#3,<stack_uuss=stack256#24
# asm 2: movq <u=%rdx,<stack_uuss=736(%rsp)
movq %rdx,736(%rsp)

# qhasm:   inplace stack_uuss[2] = s
# asm 1: movq <s=int64#9,<stack_uuss=stack256#24
# asm 2: movq <s=%r11,<stack_uuss=752(%rsp)
movq %r11,752(%rsp)

# qhasm:   inplace stack_vvrr[2] = r
# asm 1: movq <r=int64#6,<stack_vvrr=stack256#25
# asm 2: movq <r=%r9,<stack_vvrr=784(%rsp)
movq %r9,784(%rsp)

# qhasm:   loop = 2
# asm 1: mov  $2,>loop=int64#3
# asm 2: mov  $2,>loop=%rdx
mov  $2,%rdx

# qhasm: loop20:
._loop20:

# qhasm:   fuv = f & ~ _m2p20
# asm 1: andn  <f=int64#1,<_m2p20=int64#5,>fuv=int64#7
# asm 2: andn  <f=%rdi,<_m2p20=%r8,>fuv=%rax
andn  %rdi,%r8,%rax

# qhasm:   grs = g & ~ _m2p20
# asm 1: andn  <g=int64#2,<_m2p20=int64#5,>grs=int64#6
# asm 2: andn  <g=%rsi,<_m2p20=%r8,>grs=%r9
andn  %rsi,%r8,%r9

# qhasm:   fuv += stack_m2p41
# asm 1: addq <stack_m2p41=stack64#12,<fuv=int64#7
# asm 2: addq <stack_m2p41=920(%rsp),<fuv=%rax
addq 920(%rsp),%rax

# qhasm:   grs += stack_m2p62
# asm 1: addq <stack_m2p62=stack64#10,<grs=int64#6
# asm 2: addq <stack_m2p62=904(%rsp),<grs=%r9
addq 904(%rsp),%r9

# qhasm: j = 2
# asm 1: mov  $2,>j=int64#9
# asm 2: mov  $2,>j=%r11
mov  $2,%r11

# qhasm: loop2:
._loop2:

# qhasm:   z = -1
# asm 1: mov  $-1,>z=int64#10
# asm 2: mov  $-1,>z=%r12
mov  $-1,%r12

# qhasm:   oldg = grs
# asm 1: mov  <grs=int64#6,>oldg=int64#11
# asm 2: mov  <grs=%r9,>oldg=%r13
mov  %r9,%r13

# qhasm:   h = grs + fuv
# asm 1: lea  (<grs=int64#6,<fuv=int64#7),>h=int64#12
# asm 2: lea  (<grs=%r9,<fuv=%rax),>h=%r14
lea  (%r9,%rax),%r14

# qhasm:               =? grs & 1
# asm 1: test  $1,<grs=int64#6
# asm 2: test  $1,<grs=%r9
test  $1,%r9

# qhasm:   z = m   if !=
# asm 1: cmovne <m=int64#4,<z=int64#10
# asm 2: cmovne <m=%rcx,<z=%r12
cmovne %rcx,%r12

# qhasm:   h = grs if  =
# asm 1: cmove <grs=int64#6,<h=int64#12
# asm 2: cmove <grs=%r9,<h=%r14
cmove %r9,%r14

# qhasm:   mnew = m + 1
# asm 1: lea  1(<m=int64#4),>mnew=int64#13
# asm 2: lea  1(<m=%rcx),>mnew=%r15
lea  1(%rcx),%r15

# qhasm:   grs -= fuv
# asm 1: sub  <fuv=int64#7,<grs=int64#6
# asm 2: sub  <fuv=%rax,<grs=%r9
sub  %rax,%r9

# qhasm:   (int64) grs >>= 1
# asm 1: sar  $1,<grs=int64#6
# asm 2: sar  $1,<grs=%r9
sar  $1,%r9

# qhasm:   (int64) h >>= 1
# asm 1: sar  $1,<h=int64#12
# asm 2: sar  $1,<h=%r14
sar  $1,%r14

# qhasm:   m = -m
# asm 1: neg  <m=int64#4
# asm 2: neg  <m=%rcx
neg  %rcx

# qhasm:                  signed<? z - 0
# asm 1: cmp  $0,<z=int64#10
# asm 2: cmp  $0,<z=%r12
cmp  $0,%r12

# qhasm:   fuv = oldg if !signed<
# asm 1: cmovge <oldg=int64#11,<fuv=int64#7
# asm 2: cmovge <oldg=%r13,<fuv=%rax
cmovge %r13,%rax

# qhasm:   grs = h    if  signed<
# asm 1: cmovl <h=int64#12,<grs=int64#6
# asm 2: cmovl <h=%r14,<grs=%r9
cmovl %r14,%r9

# qhasm:   m = mnew   if  signed<
# asm 1: cmovl <mnew=int64#13,<m=int64#4
# asm 2: cmovl <mnew=%r15,<m=%rcx
cmovl %r15,%rcx

# qhasm:   z = -1
# asm 1: mov  $-1,>z=int64#10
# asm 2: mov  $-1,>z=%r12
mov  $-1,%r12

# qhasm:   oldg = grs
# asm 1: mov  <grs=int64#6,>oldg=int64#11
# asm 2: mov  <grs=%r9,>oldg=%r13
mov  %r9,%r13

# qhasm:   h = grs + fuv
# asm 1: lea  (<grs=int64#6,<fuv=int64#7),>h=int64#12
# asm 2: lea  (<grs=%r9,<fuv=%rax),>h=%r14
lea  (%r9,%rax),%r14

# qhasm:               =? grs & 1
# asm 1: test  $1,<grs=int64#6
# asm 2: test  $1,<grs=%r9
test  $1,%r9

# qhasm:   z = m   if !=
# asm 1: cmovne <m=int64#4,<z=int64#10
# asm 2: cmovne <m=%rcx,<z=%r12
cmovne %rcx,%r12

# qhasm:   h = grs if  =
# asm 1: cmove <grs=int64#6,<h=int64#12
# asm 2: cmove <grs=%r9,<h=%r14
cmove %r9,%r14

# qhasm:   mnew = m + 1
# asm 1: lea  1(<m=int64#4),>mnew=int64#13
# asm 2: lea  1(<m=%rcx),>mnew=%r15
lea  1(%rcx),%r15

# qhasm:   grs -= fuv
# asm 1: sub  <fuv=int64#7,<grs=int64#6
# asm 2: sub  <fuv=%rax,<grs=%r9
sub  %rax,%r9

# qhasm:   (int64) grs >>= 1
# asm 1: sar  $1,<grs=int64#6
# asm 2: sar  $1,<grs=%r9
sar  $1,%r9

# qhasm:   (int64) h >>= 1
# asm 1: sar  $1,<h=int64#12
# asm 2: sar  $1,<h=%r14
sar  $1,%r14

# qhasm:   m = -m
# asm 1: neg  <m=int64#4
# asm 2: neg  <m=%rcx
neg  %rcx

# qhasm:                  signed<? z - 0
# asm 1: cmp  $0,<z=int64#10
# asm 2: cmp  $0,<z=%r12
cmp  $0,%r12

# qhasm:   fuv = oldg if !signed<
# asm 1: cmovge <oldg=int64#11,<fuv=int64#7
# asm 2: cmovge <oldg=%r13,<fuv=%rax
cmovge %r13,%rax

# qhasm:   grs = h    if  signed<
# asm 1: cmovl <h=int64#12,<grs=int64#6
# asm 2: cmovl <h=%r14,<grs=%r9
cmovl %r14,%r9

# qhasm:   m = mnew   if  signed<
# asm 1: cmovl <mnew=int64#13,<m=int64#4
# asm 2: cmovl <mnew=%r15,<m=%rcx
cmovl %r15,%rcx

# qhasm:   z = -1
# asm 1: mov  $-1,>z=int64#10
# asm 2: mov  $-1,>z=%r12
mov  $-1,%r12

# qhasm:   oldg = grs
# asm 1: mov  <grs=int64#6,>oldg=int64#11
# asm 2: mov  <grs=%r9,>oldg=%r13
mov  %r9,%r13

# qhasm:   h = grs + fuv
# asm 1: lea  (<grs=int64#6,<fuv=int64#7),>h=int64#12
# asm 2: lea  (<grs=%r9,<fuv=%rax),>h=%r14
lea  (%r9,%rax),%r14

# qhasm:               =? grs & 1
# asm 1: test  $1,<grs=int64#6
# asm 2: test  $1,<grs=%r9
test  $1,%r9

# qhasm:   z = m   if !=
# asm 1: cmovne <m=int64#4,<z=int64#10
# asm 2: cmovne <m=%rcx,<z=%r12
cmovne %rcx,%r12

# qhasm:   h = grs if  =
# asm 1: cmove <grs=int64#6,<h=int64#12
# asm 2: cmove <grs=%r9,<h=%r14
cmove %r9,%r14

# qhasm:   mnew = m + 1
# asm 1: lea  1(<m=int64#4),>mnew=int64#13
# asm 2: lea  1(<m=%rcx),>mnew=%r15
lea  1(%rcx),%r15

# qhasm:   grs -= fuv
# asm 1: sub  <fuv=int64#7,<grs=int64#6
# asm 2: sub  <fuv=%rax,<grs=%r9
sub  %rax,%r9

# qhasm:   (int64) grs >>= 1
# asm 1: sar  $1,<grs=int64#6
# asm 2: sar  $1,<grs=%r9
sar  $1,%r9

# qhasm:   (int64) h >>= 1
# asm 1: sar  $1,<h=int64#12
# asm 2: sar  $1,<h=%r14
sar  $1,%r14

# qhasm:   m = -m
# asm 1: neg  <m=int64#4
# asm 2: neg  <m=%rcx
neg  %rcx

# qhasm:                  signed<? z - 0
# asm 1: cmp  $0,<z=int64#10
# asm 2: cmp  $0,<z=%r12
cmp  $0,%r12

# qhasm:   fuv = oldg if !signed<
# asm 1: cmovge <oldg=int64#11,<fuv=int64#7
# asm 2: cmovge <oldg=%r13,<fuv=%rax
cmovge %r13,%rax

# qhasm:   grs = h    if  signed<
# asm 1: cmovl <h=int64#12,<grs=int64#6
# asm 2: cmovl <h=%r14,<grs=%r9
cmovl %r14,%r9

# qhasm:   m = mnew   if  signed<
# asm 1: cmovl <mnew=int64#13,<m=int64#4
# asm 2: cmovl <mnew=%r15,<m=%rcx
cmovl %r15,%rcx

# qhasm:   z = -1
# asm 1: mov  $-1,>z=int64#10
# asm 2: mov  $-1,>z=%r12
mov  $-1,%r12

# qhasm:   oldg = grs
# asm 1: mov  <grs=int64#6,>oldg=int64#11
# asm 2: mov  <grs=%r9,>oldg=%r13
mov  %r9,%r13

# qhasm:   h = grs + fuv
# asm 1: lea  (<grs=int64#6,<fuv=int64#7),>h=int64#12
# asm 2: lea  (<grs=%r9,<fuv=%rax),>h=%r14
lea  (%r9,%rax),%r14

# qhasm:               =? grs & 1
# asm 1: test  $1,<grs=int64#6
# asm 2: test  $1,<grs=%r9
test  $1,%r9

# qhasm:   z = m   if !=
# asm 1: cmovne <m=int64#4,<z=int64#10
# asm 2: cmovne <m=%rcx,<z=%r12
cmovne %rcx,%r12

# qhasm:   h = grs if  =
# asm 1: cmove <grs=int64#6,<h=int64#12
# asm 2: cmove <grs=%r9,<h=%r14
cmove %r9,%r14

# qhasm:   mnew = m + 1
# asm 1: lea  1(<m=int64#4),>mnew=int64#13
# asm 2: lea  1(<m=%rcx),>mnew=%r15
lea  1(%rcx),%r15

# qhasm:   grs -= fuv
# asm 1: sub  <fuv=int64#7,<grs=int64#6
# asm 2: sub  <fuv=%rax,<grs=%r9
sub  %rax,%r9

# qhasm:   (int64) grs >>= 1
# asm 1: sar  $1,<grs=int64#6
# asm 2: sar  $1,<grs=%r9
sar  $1,%r9

# qhasm:   (int64) h >>= 1
# asm 1: sar  $1,<h=int64#12
# asm 2: sar  $1,<h=%r14
sar  $1,%r14

# qhasm:   m = -m
# asm 1: neg  <m=int64#4
# asm 2: neg  <m=%rcx
neg  %rcx

# qhasm:                  signed<? z - 0
# asm 1: cmp  $0,<z=int64#10
# asm 2: cmp  $0,<z=%r12
cmp  $0,%r12

# qhasm:   fuv = oldg if !signed<
# asm 1: cmovge <oldg=int64#11,<fuv=int64#7
# asm 2: cmovge <oldg=%r13,<fuv=%rax
cmovge %r13,%rax

# qhasm:   grs = h    if  signed<
# asm 1: cmovl <h=int64#12,<grs=int64#6
# asm 2: cmovl <h=%r14,<grs=%r9
cmovl %r14,%r9

# qhasm:   m = mnew   if  signed<
# asm 1: cmovl <mnew=int64#13,<m=int64#4
# asm 2: cmovl <mnew=%r15,<m=%rcx
cmovl %r15,%rcx

# qhasm:   z = -1
# asm 1: mov  $-1,>z=int64#10
# asm 2: mov  $-1,>z=%r12
mov  $-1,%r12

# qhasm:   oldg = grs
# asm 1: mov  <grs=int64#6,>oldg=int64#11
# asm 2: mov  <grs=%r9,>oldg=%r13
mov  %r9,%r13

# qhasm:   h = grs + fuv
# asm 1: lea  (<grs=int64#6,<fuv=int64#7),>h=int64#12
# asm 2: lea  (<grs=%r9,<fuv=%rax),>h=%r14
lea  (%r9,%rax),%r14

# qhasm:               =? grs & 1
# asm 1: test  $1,<grs=int64#6
# asm 2: test  $1,<grs=%r9
test  $1,%r9

# qhasm:   z = m   if !=
# asm 1: cmovne <m=int64#4,<z=int64#10
# asm 2: cmovne <m=%rcx,<z=%r12
cmovne %rcx,%r12

# qhasm:   h = grs if  =
# asm 1: cmove <grs=int64#6,<h=int64#12
# asm 2: cmove <grs=%r9,<h=%r14
cmove %r9,%r14

# qhasm:   mnew = m + 1
# asm 1: lea  1(<m=int64#4),>mnew=int64#13
# asm 2: lea  1(<m=%rcx),>mnew=%r15
lea  1(%rcx),%r15

# qhasm:   grs -= fuv
# asm 1: sub  <fuv=int64#7,<grs=int64#6
# asm 2: sub  <fuv=%rax,<grs=%r9
sub  %rax,%r9

# qhasm:   (int64) grs >>= 1
# asm 1: sar  $1,<grs=int64#6
# asm 2: sar  $1,<grs=%r9
sar  $1,%r9

# qhasm:   (int64) h >>= 1
# asm 1: sar  $1,<h=int64#12
# asm 2: sar  $1,<h=%r14
sar  $1,%r14

# qhasm:   m = -m
# asm 1: neg  <m=int64#4
# asm 2: neg  <m=%rcx
neg  %rcx

# qhasm:                  signed<? z - 0
# asm 1: cmp  $0,<z=int64#10
# asm 2: cmp  $0,<z=%r12
cmp  $0,%r12

# qhasm:   fuv = oldg if !signed<
# asm 1: cmovge <oldg=int64#11,<fuv=int64#7
# asm 2: cmovge <oldg=%r13,<fuv=%rax
cmovge %r13,%rax

# qhasm:   grs = h    if  signed<
# asm 1: cmovl <h=int64#12,<grs=int64#6
# asm 2: cmovl <h=%r14,<grs=%r9
cmovl %r14,%r9

# qhasm:   m = mnew   if  signed<
# asm 1: cmovl <mnew=int64#13,<m=int64#4
# asm 2: cmovl <mnew=%r15,<m=%rcx
cmovl %r15,%rcx

# qhasm:   z = -1
# asm 1: mov  $-1,>z=int64#10
# asm 2: mov  $-1,>z=%r12
mov  $-1,%r12

# qhasm:   oldg = grs
# asm 1: mov  <grs=int64#6,>oldg=int64#11
# asm 2: mov  <grs=%r9,>oldg=%r13
mov  %r9,%r13

# qhasm:   h = grs + fuv
# asm 1: lea  (<grs=int64#6,<fuv=int64#7),>h=int64#12
# asm 2: lea  (<grs=%r9,<fuv=%rax),>h=%r14
lea  (%r9,%rax),%r14

# qhasm:               =? grs & 1
# asm 1: test  $1,<grs=int64#6
# asm 2: test  $1,<grs=%r9
test  $1,%r9

# qhasm:   z = m   if !=
# asm 1: cmovne <m=int64#4,<z=int64#10
# asm 2: cmovne <m=%rcx,<z=%r12
cmovne %rcx,%r12

# qhasm:   h = grs if  =
# asm 1: cmove <grs=int64#6,<h=int64#12
# asm 2: cmove <grs=%r9,<h=%r14
cmove %r9,%r14

# qhasm:   mnew = m + 1
# asm 1: lea  1(<m=int64#4),>mnew=int64#13
# asm 2: lea  1(<m=%rcx),>mnew=%r15
lea  1(%rcx),%r15

# qhasm:   grs -= fuv
# asm 1: sub  <fuv=int64#7,<grs=int64#6
# asm 2: sub  <fuv=%rax,<grs=%r9
sub  %rax,%r9

# qhasm:   (int64) grs >>= 1
# asm 1: sar  $1,<grs=int64#6
# asm 2: sar  $1,<grs=%r9
sar  $1,%r9

# qhasm:   (int64) h >>= 1
# asm 1: sar  $1,<h=int64#12
# asm 2: sar  $1,<h=%r14
sar  $1,%r14

# qhasm:   m = -m
# asm 1: neg  <m=int64#4
# asm 2: neg  <m=%rcx
neg  %rcx

# qhasm:                  signed<? z - 0
# asm 1: cmp  $0,<z=int64#10
# asm 2: cmp  $0,<z=%r12
cmp  $0,%r12

# qhasm:   fuv = oldg if !signed<
# asm 1: cmovge <oldg=int64#11,<fuv=int64#7
# asm 2: cmovge <oldg=%r13,<fuv=%rax
cmovge %r13,%rax

# qhasm:   grs = h    if  signed<
# asm 1: cmovl <h=int64#12,<grs=int64#6
# asm 2: cmovl <h=%r14,<grs=%r9
cmovl %r14,%r9

# qhasm:   m = mnew   if  signed<
# asm 1: cmovl <mnew=int64#13,<m=int64#4
# asm 2: cmovl <mnew=%r15,<m=%rcx
cmovl %r15,%rcx

# qhasm:   z = -1
# asm 1: mov  $-1,>z=int64#10
# asm 2: mov  $-1,>z=%r12
mov  $-1,%r12

# qhasm:   oldg = grs
# asm 1: mov  <grs=int64#6,>oldg=int64#11
# asm 2: mov  <grs=%r9,>oldg=%r13
mov  %r9,%r13

# qhasm:   h = grs + fuv
# asm 1: lea  (<grs=int64#6,<fuv=int64#7),>h=int64#12
# asm 2: lea  (<grs=%r9,<fuv=%rax),>h=%r14
lea  (%r9,%rax),%r14

# qhasm:               =? grs & 1
# asm 1: test  $1,<grs=int64#6
# asm 2: test  $1,<grs=%r9
test  $1,%r9

# qhasm:   z = m   if !=
# asm 1: cmovne <m=int64#4,<z=int64#10
# asm 2: cmovne <m=%rcx,<z=%r12
cmovne %rcx,%r12

# qhasm:   h = grs if  =
# asm 1: cmove <grs=int64#6,<h=int64#12
# asm 2: cmove <grs=%r9,<h=%r14
cmove %r9,%r14

# qhasm:   mnew = m + 1
# asm 1: lea  1(<m=int64#4),>mnew=int64#13
# asm 2: lea  1(<m=%rcx),>mnew=%r15
lea  1(%rcx),%r15

# qhasm:   grs -= fuv
# asm 1: sub  <fuv=int64#7,<grs=int64#6
# asm 2: sub  <fuv=%rax,<grs=%r9
sub  %rax,%r9

# qhasm:   (int64) grs >>= 1
# asm 1: sar  $1,<grs=int64#6
# asm 2: sar  $1,<grs=%r9
sar  $1,%r9

# qhasm:   (int64) h >>= 1
# asm 1: sar  $1,<h=int64#12
# asm 2: sar  $1,<h=%r14
sar  $1,%r14

# qhasm:   m = -m
# asm 1: neg  <m=int64#4
# asm 2: neg  <m=%rcx
neg  %rcx

# qhasm:                  signed<? z - 0
# asm 1: cmp  $0,<z=int64#10
# asm 2: cmp  $0,<z=%r12
cmp  $0,%r12

# qhasm:   fuv = oldg if !signed<
# asm 1: cmovge <oldg=int64#11,<fuv=int64#7
# asm 2: cmovge <oldg=%r13,<fuv=%rax
cmovge %r13,%rax

# qhasm:   grs = h    if  signed<
# asm 1: cmovl <h=int64#12,<grs=int64#6
# asm 2: cmovl <h=%r14,<grs=%r9
cmovl %r14,%r9

# qhasm:   m = mnew   if  signed<
# asm 1: cmovl <mnew=int64#13,<m=int64#4
# asm 2: cmovl <mnew=%r15,<m=%rcx
cmovl %r15,%rcx

# qhasm:   z = -1
# asm 1: mov  $-1,>z=int64#10
# asm 2: mov  $-1,>z=%r12
mov  $-1,%r12

# qhasm:   oldg = grs
# asm 1: mov  <grs=int64#6,>oldg=int64#11
# asm 2: mov  <grs=%r9,>oldg=%r13
mov  %r9,%r13

# qhasm:   h = grs + fuv
# asm 1: lea  (<grs=int64#6,<fuv=int64#7),>h=int64#12
# asm 2: lea  (<grs=%r9,<fuv=%rax),>h=%r14
lea  (%r9,%rax),%r14

# qhasm:               =? grs & 1
# asm 1: test  $1,<grs=int64#6
# asm 2: test  $1,<grs=%r9
test  $1,%r9

# qhasm:   z = m   if !=
# asm 1: cmovne <m=int64#4,<z=int64#10
# asm 2: cmovne <m=%rcx,<z=%r12
cmovne %rcx,%r12

# qhasm:   h = grs if  =
# asm 1: cmove <grs=int64#6,<h=int64#12
# asm 2: cmove <grs=%r9,<h=%r14
cmove %r9,%r14

# qhasm:   mnew = m + 1
# asm 1: lea  1(<m=int64#4),>mnew=int64#13
# asm 2: lea  1(<m=%rcx),>mnew=%r15
lea  1(%rcx),%r15

# qhasm:   grs -= fuv
# asm 1: sub  <fuv=int64#7,<grs=int64#6
# asm 2: sub  <fuv=%rax,<grs=%r9
sub  %rax,%r9

# qhasm:   (int64) grs >>= 1
# asm 1: sar  $1,<grs=int64#6
# asm 2: sar  $1,<grs=%r9
sar  $1,%r9

# qhasm:   (int64) h >>= 1
# asm 1: sar  $1,<h=int64#12
# asm 2: sar  $1,<h=%r14
sar  $1,%r14

# qhasm:   m = -m
# asm 1: neg  <m=int64#4
# asm 2: neg  <m=%rcx
neg  %rcx

# qhasm:                  signed<? z - 0
# asm 1: cmp  $0,<z=int64#10
# asm 2: cmp  $0,<z=%r12
cmp  $0,%r12

# qhasm:   fuv = oldg if !signed<
# asm 1: cmovge <oldg=int64#11,<fuv=int64#7
# asm 2: cmovge <oldg=%r13,<fuv=%rax
cmovge %r13,%rax

# qhasm:   grs = h    if  signed<
# asm 1: cmovl <h=int64#12,<grs=int64#6
# asm 2: cmovl <h=%r14,<grs=%r9
cmovl %r14,%r9

# qhasm:   m = mnew   if  signed<
# asm 1: cmovl <mnew=int64#13,<m=int64#4
# asm 2: cmovl <mnew=%r15,<m=%rcx
cmovl %r15,%rcx

# qhasm:   z = -1
# asm 1: mov  $-1,>z=int64#10
# asm 2: mov  $-1,>z=%r12
mov  $-1,%r12

# qhasm:   oldg = grs
# asm 1: mov  <grs=int64#6,>oldg=int64#11
# asm 2: mov  <grs=%r9,>oldg=%r13
mov  %r9,%r13

# qhasm:   h = grs + fuv
# asm 1: lea  (<grs=int64#6,<fuv=int64#7),>h=int64#12
# asm 2: lea  (<grs=%r9,<fuv=%rax),>h=%r14
lea  (%r9,%rax),%r14

# qhasm:               =? grs & 1
# asm 1: test  $1,<grs=int64#6
# asm 2: test  $1,<grs=%r9
test  $1,%r9

# qhasm:   z = m   if !=
# asm 1: cmovne <m=int64#4,<z=int64#10
# asm 2: cmovne <m=%rcx,<z=%r12
cmovne %rcx,%r12

# qhasm:   h = grs if  =
# asm 1: cmove <grs=int64#6,<h=int64#12
# asm 2: cmove <grs=%r9,<h=%r14
cmove %r9,%r14

# qhasm:   mnew = m + 1
# asm 1: lea  1(<m=int64#4),>mnew=int64#13
# asm 2: lea  1(<m=%rcx),>mnew=%r15
lea  1(%rcx),%r15

# qhasm:   grs -= fuv
# asm 1: sub  <fuv=int64#7,<grs=int64#6
# asm 2: sub  <fuv=%rax,<grs=%r9
sub  %rax,%r9

# qhasm:   (int64) grs >>= 1
# asm 1: sar  $1,<grs=int64#6
# asm 2: sar  $1,<grs=%r9
sar  $1,%r9

# qhasm:   (int64) h >>= 1
# asm 1: sar  $1,<h=int64#12
# asm 2: sar  $1,<h=%r14
sar  $1,%r14

# qhasm:   m = -m
# asm 1: neg  <m=int64#4
# asm 2: neg  <m=%rcx
neg  %rcx

# qhasm:                  signed<? z - 0
# asm 1: cmp  $0,<z=int64#10
# asm 2: cmp  $0,<z=%r12
cmp  $0,%r12

# qhasm:   fuv = oldg if !signed<
# asm 1: cmovge <oldg=int64#11,<fuv=int64#7
# asm 2: cmovge <oldg=%r13,<fuv=%rax
cmovge %r13,%rax

# qhasm:   grs = h    if  signed<
# asm 1: cmovl <h=int64#12,<grs=int64#6
# asm 2: cmovl <h=%r14,<grs=%r9
cmovl %r14,%r9

# qhasm:   m = mnew   if  signed<
# asm 1: cmovl <mnew=int64#13,<m=int64#4
# asm 2: cmovl <mnew=%r15,<m=%rcx
cmovl %r15,%rcx

# qhasm:   z = -1
# asm 1: mov  $-1,>z=int64#10
# asm 2: mov  $-1,>z=%r12
mov  $-1,%r12

# qhasm:   oldg = grs
# asm 1: mov  <grs=int64#6,>oldg=int64#11
# asm 2: mov  <grs=%r9,>oldg=%r13
mov  %r9,%r13

# qhasm:   h = grs + fuv
# asm 1: lea  (<grs=int64#6,<fuv=int64#7),>h=int64#12
# asm 2: lea  (<grs=%r9,<fuv=%rax),>h=%r14
lea  (%r9,%rax),%r14

# qhasm:               =? grs & 1
# asm 1: test  $1,<grs=int64#6
# asm 2: test  $1,<grs=%r9
test  $1,%r9

# qhasm:   z = m   if !=
# asm 1: cmovne <m=int64#4,<z=int64#10
# asm 2: cmovne <m=%rcx,<z=%r12
cmovne %rcx,%r12

# qhasm:   h = grs if  =
# asm 1: cmove <grs=int64#6,<h=int64#12
# asm 2: cmove <grs=%r9,<h=%r14
cmove %r9,%r14

# qhasm:   mnew = m + 1
# asm 1: lea  1(<m=int64#4),>mnew=int64#13
# asm 2: lea  1(<m=%rcx),>mnew=%r15
lea  1(%rcx),%r15

# qhasm:   grs -= fuv
# asm 1: sub  <fuv=int64#7,<grs=int64#6
# asm 2: sub  <fuv=%rax,<grs=%r9
sub  %rax,%r9

# qhasm:   (int64) grs >>= 1
# asm 1: sar  $1,<grs=int64#6
# asm 2: sar  $1,<grs=%r9
sar  $1,%r9

# qhasm:   (int64) h >>= 1
# asm 1: sar  $1,<h=int64#12
# asm 2: sar  $1,<h=%r14
sar  $1,%r14

# qhasm:   m = -m
# asm 1: neg  <m=int64#4
# asm 2: neg  <m=%rcx
neg  %rcx

# qhasm:                  signed<? z - 0
# asm 1: cmp  $0,<z=int64#10
# asm 2: cmp  $0,<z=%r12
cmp  $0,%r12

# qhasm:   fuv = oldg if !signed<
# asm 1: cmovge <oldg=int64#11,<fuv=int64#7
# asm 2: cmovge <oldg=%r13,<fuv=%rax
cmovge %r13,%rax

# qhasm:   grs = h    if  signed<
# asm 1: cmovl <h=int64#12,<grs=int64#6
# asm 2: cmovl <h=%r14,<grs=%r9
cmovl %r14,%r9

# qhasm:   m = mnew   if  signed<
# asm 1: cmovl <mnew=int64#13,<m=int64#4
# asm 2: cmovl <mnew=%r15,<m=%rcx
cmovl %r15,%rcx

# qhasm:  =? j -= 1
# asm 1: dec <j=int64#9
# asm 2: dec <j=%r11
dec %r11
# comment:fp stack unchanged by jump

# qhasm: goto loop2 if !=
jne ._loop2

# qhasm:   =? loop -= 1		
# asm 1: dec <loop=int64#3
# asm 2: dec <loop=%rdx
dec %rdx
# comment:fp stack unchanged by jump

# qhasm: goto lastloop if =
je ._lastloop

# qhasm: extract:
._extract:

# qhasm:   _2p20a2p41 = stack_2p20a2p41
# asm 1: movq <stack_2p20a2p41=stack64#14,>_2p20a2p41=int64#9
# asm 2: movq <stack_2p20a2p41=936(%rsp),>_2p20a2p41=%r11
movq 936(%rsp),%r11

# qhasm:   s = grs + _2p20a2p41
# asm 1: lea  (<grs=int64#6,<_2p20a2p41=int64#9),>s=int64#10
# asm 2: lea  (<grs=%r9,<_2p20a2p41=%r11),>s=%r12
lea  (%r9,%r11),%r12

# qhasm:   (int64) s >>= 42
# asm 1: sar  $42,<s=int64#10
# asm 2: sar  $42,<s=%r12
sar  $42,%r12

# qhasm:   t2 = g
# asm 1: mov  <g=int64#2,>t2=int64#11
# asm 2: mov  <g=%rsi,>t2=%r13
mov  %rsi,%r13

# qhasm:   g *= s  
# asm 1: imul  <s=int64#10,<g=int64#2
# asm 2: imul  <s=%r12,<g=%rsi
imul  %r12,%rsi

# qhasm:   v = fuv + _2p20a2p41
# asm 1: lea  (<fuv=int64#7,<_2p20a2p41=int64#9),>v=int64#9
# asm 2: lea  (<fuv=%rax,<_2p20a2p41=%r11),>v=%r11
lea  (%rax,%r11),%r11

# qhasm:   (int64) v >>= 42
# asm 1: sar  $42,<v=int64#9
# asm 2: sar  $42,<v=%r11
sar  $42,%r11

# qhasm:   t2 *= v
# asm 1: imul  <v=int64#9,<t2=int64#11
# asm 2: imul  <v=%r11,<t2=%r13
imul  %r11,%r13

# qhasm:   _2p20 = stack_2p20
# asm 1: movq <stack_2p20=stack64#11,>_2p20=int64#12
# asm 2: movq <stack_2p20=912(%rsp),>_2p20=%r14
movq 912(%rsp),%r14

# qhasm:   r = grs + _2p20
# asm 1: lea  (<grs=int64#6,<_2p20=int64#12),>r=int64#6
# asm 2: lea  (<grs=%r9,<_2p20=%r14),>r=%r9
lea  (%r9,%r14),%r9

# qhasm:   r <<= 22
# asm 1: shl  $22,<r=int64#6
# asm 2: shl  $22,<r=%r9
shl  $22,%r9

# qhasm:   (int64) r >>= 43
# asm 1: sar  $43,<r=int64#6
# asm 2: sar  $43,<r=%r9
sar  $43,%r9

# qhasm:       rax = f
# asm 1: mov  <f=int64#1,>rax=int64#13
# asm 2: mov  <f=%rdi,>rax=%r15
mov  %rdi,%r15

# qhasm:       rax *= r
# asm 1: imul  <r=int64#6,<rax=int64#13
# asm 2: imul  <r=%r9,<rax=%r15
imul  %r9,%r15

# qhasm:   u = fuv + _2p20
# asm 1: lea  (<fuv=int64#7,<_2p20=int64#12),>u=int64#7
# asm 2: lea  (<fuv=%rax,<_2p20=%r14),>u=%rax
lea  (%rax,%r14),%rax

# qhasm:   u <<= 22
# asm 1: shl  $22,<u=int64#7
# asm 2: shl  $22,<u=%rax
shl  $22,%rax

# qhasm:   (int64) u >>= 43
# asm 1: sar  $43,<u=int64#7
# asm 2: sar  $43,<u=%rax
sar  $43,%rax

# qhasm:        f *= u
# asm 1: imul  <u=int64#7,<f=int64#1
# asm 2: imul  <u=%rax,<f=%rdi
imul  %rax,%rdi

# qhasm:        f += t2
# asm 1: add  <t2=int64#11,<f=int64#1
# asm 2: add  <t2=%r13,<f=%rdi
add  %r13,%rdi

# qhasm:        g += rax
# asm 1: add  <rax=int64#13,<g=int64#2
# asm 2: add  <rax=%r15,<g=%rsi
add  %r15,%rsi

# qhasm:   (int64) f >>= 20
# asm 1: sar  $20,<f=int64#1
# asm 2: sar  $20,<f=%rdi
sar  $20,%rdi

# qhasm:   (int64) g >>= 20
# asm 1: sar  $20,<g=int64#2
# asm 2: sar  $20,<g=%rsi
sar  $20,%rsi

# qhasm:   t0 = stack_uuss[0]
# asm 1: movq <stack_uuss=stack256#24,>t0=int64#11
# asm 2: movq <stack_uuss=736(%rsp),>t0=%r13
movq 736(%rsp),%r13

# qhasm:   t0 *= u
# asm 1: imul  <u=int64#7,<t0=int64#11
# asm 2: imul  <u=%rax,<t0=%r13
imul  %rax,%r13

# qhasm:   t1 = stack_vvrr[2]
# asm 1: movq <stack_vvrr=stack256#25,>t1=int64#12
# asm 2: movq <stack_vvrr=784(%rsp),>t1=%r14
movq 784(%rsp),%r14

# qhasm:   t1 *= v
# asm 1: imul  <v=int64#9,<t1=int64#12
# asm 2: imul  <v=%r11,<t1=%r14
imul  %r11,%r14

# qhasm:   rtimesoldv = stack_vvrr[0]
# asm 1: movq <stack_vvrr=stack256#25,>rtimesoldv=int64#13
# asm 2: movq <stack_vvrr=768(%rsp),>rtimesoldv=%r15
movq 768(%rsp),%r15

# qhasm:   u *= rtimesoldv
# asm 1: imul  <rtimesoldv=int64#13,<u=int64#7
# asm 2: imul  <rtimesoldv=%r15,<u=%rax
imul  %r15,%rax

# qhasm:   stimesolds = stack_uuss[2]
# asm 1: movq <stack_uuss=stack256#24,>stimesolds=int64#14
# asm 2: movq <stack_uuss=752(%rsp),>stimesolds=%rbx
movq 752(%rsp),%rbx

# qhasm:   v *= stimesolds
# asm 1: imul  <stimesolds=int64#14,<v=int64#9
# asm 2: imul  <stimesolds=%rbx,<v=%r11
imul  %rbx,%r11

# qhasm:   rtimesoldv *= r
# asm 1: imul  <r=int64#6,<rtimesoldv=int64#13
# asm 2: imul  <r=%r9,<rtimesoldv=%r15
imul  %r9,%r15

# qhasm:   stimesolds *= s
# asm 1: imul  <s=int64#10,<stimesolds=int64#14
# asm 2: imul  <s=%r12,<stimesolds=%rbx
imul  %r12,%rbx

# qhasm:   r *= stack_uuss[0]
# asm 1: imulq <stack_uuss=stack256#24,<r=int64#6
# asm 2: imulq <stack_uuss=736(%rsp),<r=%r9
imulq 736(%rsp),%r9

# qhasm:   s *= stack_vvrr[2]
# asm 1: imulq <stack_vvrr=stack256#25,<s=int64#10
# asm 2: imulq <stack_vvrr=784(%rsp),<s=%r12
imulq 784(%rsp),%r12

# qhasm:   v += u
# asm 1: add  <u=int64#7,<v=int64#9
# asm 2: add  <u=%rax,<v=%r11
add  %rax,%r11

# qhasm:   u = t0 + t1
# asm 1: lea  (<t0=int64#11,<t1=int64#12),>u=int64#7
# asm 2: lea  (<t0=%r13,<t1=%r14),>u=%rax
lea  (%r13,%r14),%rax

# qhasm:   r += s
# asm 1: add  <s=int64#10,<r=int64#6
# asm 2: add  <s=%r12,<r=%r9
add  %r12,%r9

# qhasm:   s = rtimesoldv + stimesolds
# asm 1: lea  (<rtimesoldv=int64#13,<stimesolds=int64#14),>s=int64#10
# asm 2: lea  (<rtimesoldv=%r15,<stimesolds=%rbx),>s=%r12
lea  (%r15,%rbx),%r12

# qhasm: first_loop:
._first_loop:

# qhasm:   inplace stack_vvrr[0] = v
# asm 1: movq <v=int64#9,<stack_vvrr=stack256#25
# asm 2: movq <v=%r11,<stack_vvrr=768(%rsp)
movq %r11,768(%rsp)

# qhasm:   inplace stack_uuss[0] = u
# asm 1: movq <u=int64#7,<stack_uuss=stack256#24
# asm 2: movq <u=%rax,<stack_uuss=736(%rsp)
movq %rax,736(%rsp)

# qhasm:   inplace stack_uuss[2] = s
# asm 1: movq <s=int64#10,<stack_uuss=stack256#24
# asm 2: movq <s=%r12,<stack_uuss=752(%rsp)
movq %r12,752(%rsp)

# qhasm:   inplace stack_vvrr[2] = r
# asm 1: movq <r=int64#6,<stack_vvrr=stack256#25
# asm 2: movq <r=%r9,<stack_vvrr=784(%rsp)
movq %r9,784(%rsp)
# comment:fp stack unchanged by jump

# qhasm: goto loop20 
jmp ._loop20

# qhasm: lastloop:
._lastloop:

# qhasm:   _2p20a2p41 = stack_2p20a2p41
# asm 1: movq <stack_2p20a2p41=stack64#14,>_2p20a2p41=int64#1
# asm 2: movq <stack_2p20a2p41=936(%rsp),>_2p20a2p41=%rdi
movq 936(%rsp),%rdi

# qhasm:   s = grs + _2p20a2p41
# asm 1: lea  (<grs=int64#6,<_2p20a2p41=int64#1),>s=int64#2
# asm 2: lea  (<grs=%r9,<_2p20a2p41=%rdi),>s=%rsi
lea  (%r9,%rdi),%rsi

# qhasm:   (int64) s >>= 42
# asm 1: sar  $42,<s=int64#2
# asm 2: sar  $42,<s=%rsi
sar  $42,%rsi

# qhasm:   v = fuv + _2p20a2p41
# asm 1: lea  (<fuv=int64#7,<_2p20a2p41=int64#1),>v=int64#10
# asm 2: lea  (<fuv=%rax,<_2p20a2p41=%rdi),>v=%r12
lea  (%rax,%rdi),%r12

# qhasm:   (int64) v >>= 42
# asm 1: sar  $42,<v=int64#10
# asm 2: sar  $42,<v=%r12
sar  $42,%r12

# qhasm:   t1 = stack_vvrr[2]
# asm 1: movq <stack_vvrr=stack256#25,>t1=int64#1
# asm 2: movq <stack_vvrr=784(%rsp),>t1=%rdi
movq 784(%rsp),%rdi

# qhasm:   t1 *= v
# asm 1: imul  <v=int64#10,<t1=int64#1
# asm 2: imul  <v=%r12,<t1=%rdi
imul  %r12,%rdi

# qhasm:   stimesolds = stack_uuss[2]
# asm 1: movq <stack_uuss=stack256#24,>stimesolds=int64#3
# asm 2: movq <stack_uuss=752(%rsp),>stimesolds=%rdx
movq 752(%rsp),%rdx

# qhasm:   v *= stimesolds
# asm 1: imul  <stimesolds=int64#3,<v=int64#10
# asm 2: imul  <stimesolds=%rdx,<v=%r12
imul  %rdx,%r12

# qhasm:   stimesolds *= s
# asm 1: imul  <s=int64#2,<stimesolds=int64#3
# asm 2: imul  <s=%rsi,<stimesolds=%rdx
imul  %rsi,%rdx

# qhasm:   _2p20 = stack_2p20
# asm 1: movq <stack_2p20=stack64#11,>_2p20=int64#9
# asm 2: movq <stack_2p20=912(%rsp),>_2p20=%r11
movq 912(%rsp),%r11

# qhasm:   r = grs + _2p20
# asm 1: lea  (<grs=int64#6,<_2p20=int64#9),>r=int64#12
# asm 2: lea  (<grs=%r9,<_2p20=%r11),>r=%r14
lea  (%r9,%r11),%r14

# qhasm:   r <<= 22
# asm 1: shl  $22,<r=int64#12
# asm 2: shl  $22,<r=%r14
shl  $22,%r14

# qhasm:   (int64) r >>= 43
# asm 1: sar  $43,<r=int64#12
# asm 2: sar  $43,<r=%r14
sar  $43,%r14

# qhasm:   u = fuv + _2p20
# asm 1: lea  (<fuv=int64#7,<_2p20=int64#9),>u=int64#6
# asm 2: lea  (<fuv=%rax,<_2p20=%r11),>u=%r9
lea  (%rax,%r11),%r9

# qhasm:   u <<= 22
# asm 1: shl  $22,<u=int64#6
# asm 2: shl  $22,<u=%r9
shl  $22,%r9

# qhasm:   (int64) u >>= 43
# asm 1: sar  $43,<u=int64#6
# asm 2: sar  $43,<u=%r9
sar  $43,%r9

# qhasm:   t0 = stack_uuss[0]
# asm 1: movq <stack_uuss=stack256#24,>t0=int64#9
# asm 2: movq <stack_uuss=736(%rsp),>t0=%r11
movq 736(%rsp),%r11

# qhasm:   t0 *= u
# asm 1: imul  <u=int64#6,<t0=int64#9
# asm 2: imul  <u=%r9,<t0=%r11
imul  %r9,%r11

# qhasm:   rtimesoldv = stack_vvrr[0]
# asm 1: movq <stack_vvrr=stack256#25,>rtimesoldv=int64#11
# asm 2: movq <stack_vvrr=768(%rsp),>rtimesoldv=%r13
movq 768(%rsp),%r13

# qhasm:   u *= rtimesoldv
# asm 1: imul  <rtimesoldv=int64#11,<u=int64#6
# asm 2: imul  <rtimesoldv=%r13,<u=%r9
imul  %r13,%r9

# qhasm:   rtimesoldv *= r
# asm 1: imul  <r=int64#12,<rtimesoldv=int64#11
# asm 2: imul  <r=%r14,<rtimesoldv=%r13
imul  %r14,%r13

# qhasm:   s *= stack_vvrr[2]
# asm 1: imulq <stack_vvrr=stack256#25,<s=int64#2
# asm 2: imulq <stack_vvrr=784(%rsp),<s=%rsi
imulq 784(%rsp),%rsi

# qhasm:   r *= stack_uuss[0]
# asm 1: imulq <stack_uuss=stack256#24,<r=int64#12
# asm 2: imulq <stack_uuss=736(%rsp),<r=%r14
imulq 736(%rsp),%r14

# qhasm:   v += u
# asm 1: add  <u=int64#6,<v=int64#10
# asm 2: add  <u=%r9,<v=%r12
add  %r9,%r12

# qhasm:   u = t0 + t1
# asm 1: lea  (<t0=int64#9,<t1=int64#1),>u=int64#9
# asm 2: lea  (<t0=%r11,<t1=%rdi),>u=%r11
lea  (%r11,%rdi),%r11

# qhasm:   r += s
# asm 1: add  <s=int64#2,<r=int64#12
# asm 2: add  <s=%rsi,<r=%r14
add  %rsi,%r14

# qhasm:   s = rtimesoldv + stimesolds
# asm 1: lea  (<rtimesoldv=int64#11,<stimesolds=int64#3),>s=int64#11
# asm 2: lea  (<rtimesoldv=%r13,<stimesolds=%rdx),>s=%r13
lea  (%r13,%rdx),%r13

# qhasm:   f = stack_fxgx[0]
# asm 1: movq <stack_fxgx=stack256#22,>f=int64#1
# asm 2: movq <stack_fxgx=672(%rsp),>f=%rdi
movq 672(%rsp),%rdi

# qhasm:   g = stack_fxgx[2]
# asm 1: movq <stack_fxgx=stack256#22,>g=int64#6
# asm 2: movq <stack_fxgx=688(%rsp),>g=%r9
movq 688(%rsp),%r9

# qhasm:   f0 = stack_fygy[0]
# asm 1: movq <stack_fygy=stack256#23,>f0=int64#2
# asm 2: movq <stack_fygy=704(%rsp),>f0=%rsi
movq 704(%rsp),%rsi

# qhasm:   g0 = stack_fygy[2]
# asm 1: movq <stack_fygy=stack256#23,>g0=int64#13
# asm 2: movq <stack_fygy=720(%rsp),>g0=%r15
movq 720(%rsp),%r15

# qhasm: =? i -= 1
# asm 1: dec <i=int64#8
# asm 2: dec <i=%r10
dec %r10
# comment:fp stack unchanged by jump

# qhasm: goto bigloop if !=
jne ._bigloop

# qhasm: last_transition:
._last_transition:

# qhasm: fuv &= 2
# asm 1: and  $2,<fuv=int64#7
# asm 2: and  $2,<fuv=%rax
and  $2,%rax

# qhasm: t0 = fuv - 1
# asm 1: lea  -1(<fuv=int64#7),>t0=int64#1
# asm 2: lea  -1(<fuv=%rax),>t0=%rdi
lea  -1(%rax),%rdi

# qhasm: u *= t0
# asm 1: imul  <t0=int64#1,<u=int64#9
# asm 2: imul  <t0=%rdi,<u=%r11
imul  %rdi,%r11

# qhasm: v *= t0
# asm 1: imul  <t0=int64#1,<v=int64#10
# asm 2: imul  <t0=%rdi,<v=%r12
imul  %rdi,%r12

# qhasm: new vvrr

# qhasm: vvrr = v,vvrr[1],0,0
# asm 1: vpinsrq $0x0,<v=int64#10,<vvrr=reg256#1%128,<vvrr=reg256#1%128
# asm 2: vpinsrq $0x0,<v=%r12,<vvrr=%xmm0,<vvrr=%xmm0
vpinsrq $0x0,%r12,%xmm0,%xmm0

# qhasm: vvrr = vvrr[0],r,0,0
# asm 1: vpinsrq $0x1,<r=int64#12,<vvrr=reg256#1%128,<vvrr=reg256#1%128
# asm 2: vpinsrq $0x1,<r=%r14,<vvrr=%xmm0,<vvrr=%xmm0
vpinsrq $0x1,%r14,%xmm0,%xmm0

# qhasm: FVGS0 = stack_FVGS0
# asm 1: vmovapd <stack_FVGS0=stack256#3,>FVGS0=reg256#2
# asm 2: vmovapd <stack_FVGS0=64(%rsp),>FVGS0=%ymm1
vmovapd 64(%rsp),%ymm1

# qhasm: new uuss

# qhasm: uuss = u,uuss[1],0,0
# asm 1: vpinsrq $0x0,<u=int64#9,<uuss=reg256#3%128,<uuss=reg256#3%128
# asm 2: vpinsrq $0x0,<u=%r11,<uuss=%xmm2,<uuss=%xmm2
vpinsrq $0x0,%r11,%xmm2,%xmm2

# qhasm: uuss = uuss[0],s,0,0
# asm 1: vpinsrq $0x1,<s=int64#11,<uuss=reg256#3%128,<uuss=reg256#3%128
# asm 2: vpinsrq $0x1,<s=%r13,<uuss=%xmm2,<uuss=%xmm2
vpinsrq $0x1,%r13,%xmm2,%xmm2

# qhasm: GSFV0 = FVGS0[1,0]
# asm 1: vpermq $0x4e,<FVGS0=reg256#2,>GSFV0=reg256#4
# asm 2: vpermq $0x4e,<FVGS0=%ymm1,>GSFV0=%ymm3
vpermq $0x4e,%ymm1,%ymm3

# qhasm: uuss = uuss[0,0,1,1]
# asm 1: vpermq $0x50,<uuss=reg256#3,>uuss=reg256#3
# asm 2: vpermq $0x50,<uuss=%ymm2,>uuss=%ymm2
vpermq $0x50,%ymm2,%ymm2

# qhasm: vvrr = vvrr[0,0,1,1]
# asm 1: vpermq $0x50,<vvrr=reg256#1,>vvrr=reg256#1
# asm 2: vpermq $0x50,<vvrr=%ymm0,>vvrr=%ymm0
vpermq $0x50,%ymm0,%ymm0

# qhasm: _2p30m1x4 = stack_2p30m1x4
# asm 1: vmovapd <stack_2p30m1x4=stack256#1,>_2p30m1x4=reg256#5
# asm 2: vmovapd <stack_2p30m1x4=0(%rsp),>_2p30m1x4=%ymm4
vmovapd 0(%rsp),%ymm4

# qhasm: uuss0 = uuss & _2p30m1x4
# asm 1: vpand <uuss=reg256#3,<_2p30m1x4=reg256#5,>uuss0=reg256#6
# asm 2: vpand <uuss=%ymm2,<_2p30m1x4=%ymm4,>uuss0=%ymm5
vpand %ymm2,%ymm4,%ymm5

# qhasm: vvrr0 = vvrr & _2p30m1x4 
# asm 1: vpand <vvrr=reg256#1,<_2p30m1x4=reg256#5,>vvrr0=reg256#7
# asm 2: vpand <vvrr=%ymm0,<_2p30m1x4=%ymm4,>vvrr0=%ymm6
vpand %ymm0,%ymm4,%ymm6

# qhasm: _2p63x4 = stack_2p63x4
# asm 1: vmovapd <stack_2p63x4=stack256#21,>_2p63x4=reg256#8
# asm 2: vmovapd <stack_2p63x4=640(%rsp),>_2p63x4=%ymm7
vmovapd 640(%rsp),%ymm7

# qhasm: uuss1 = uuss ^ _2p63x4
# asm 1: vpxor <uuss=reg256#3,<_2p63x4=reg256#8,>uuss1=reg256#3
# asm 2: vpxor <uuss=%ymm2,<_2p63x4=%ymm7,>uuss1=%ymm2
vpxor %ymm2,%ymm7,%ymm2

# qhasm: vvrr1 = vvrr ^ _2p63x4
# asm 1: vpxor <vvrr=reg256#1,<_2p63x4=reg256#8,>vvrr1=reg256#1
# asm 2: vpxor <vvrr=%ymm0,<_2p63x4=%ymm7,>vvrr1=%ymm0
vpxor %ymm0,%ymm7,%ymm0

# qhasm: 4x uuss1 unsigned>>= 30
# asm 1: vpsrlq $30,<uuss1=reg256#3,<uuss1=reg256#3
# asm 2: vpsrlq $30,<uuss1=%ymm2,<uuss1=%ymm2
vpsrlq $30,%ymm2,%ymm2

# qhasm: 4x vvrr1 unsigned>>= 30
# asm 1: vpsrlq $30,<vvrr1=reg256#1,<vvrr1=reg256#1
# asm 2: vpsrlq $30,<vvrr1=%ymm0,<vvrr1=%ymm0
vpsrlq $30,%ymm0,%ymm0

# qhasm: _2p33x4 = stack_2p33x4
# asm 1: vmovapd <stack_2p33x4=stack256#20,>_2p33x4=reg256#9
# asm 2: vmovapd <stack_2p33x4=608(%rsp),>_2p33x4=%ymm8
vmovapd 608(%rsp),%ymm8

# qhasm: 4x uuss1 -= _2p33x4
# asm 1: vpsubq <_2p33x4=reg256#9,<uuss1=reg256#3,<uuss1=reg256#3
# asm 2: vpsubq <_2p33x4=%ymm8,<uuss1=%ymm2,<uuss1=%ymm2
vpsubq %ymm8,%ymm2,%ymm2

# qhasm: 4x vvrr1 -= _2p33x4
# asm 1: vpsubq <_2p33x4=reg256#9,<vvrr1=reg256#1,<vvrr1=reg256#1
# asm 2: vpsubq <_2p33x4=%ymm8,<vvrr1=%ymm0,<vvrr1=%ymm0
vpsubq %ymm8,%ymm0,%ymm0

# qhasm: 4x ta = int32 uuss0 * int32 FVGS0
# asm 1: vpmuldq <uuss0=reg256#6,<FVGS0=reg256#2,>ta=reg256#9
# asm 2: vpmuldq <uuss0=%ymm5,<FVGS0=%ymm1,>ta=%ymm8
vpmuldq %ymm5,%ymm1,%ymm8

# qhasm: 4x tb = int32 vvrr0 * int32 GSFV0
# asm 1: vpmuldq <vvrr0=reg256#7,<GSFV0=reg256#4,>tb=reg256#10
# asm 2: vpmuldq <vvrr0=%ymm6,<GSFV0=%ymm3,>tb=%ymm9
vpmuldq %ymm6,%ymm3,%ymm9

# qhasm: 4x out0 = ta + tb
# asm 1: vpaddq <tb=reg256#10,<ta=reg256#9,>out0=reg256#9
# asm 2: vpaddq <tb=%ymm9,<ta=%ymm8,>out0=%ymm8
vpaddq %ymm9,%ymm8,%ymm8

# qhasm: minvx4 = 4x stack_minv
# asm 1: vpbroadcastq <stack_minv=stack64#9,>minvx4=reg256#10
# asm 2: vpbroadcastq <stack_minv=896(%rsp),>minvx4=%ymm9
vpbroadcastq 896(%rsp),%ymm9

# qhasm: mod0 = stack_mod0
# asm 1: vmovapd <stack_mod0=stack256#2,>mod0=reg256#11
# asm 2: vmovapd <stack_mod0=32(%rsp),>mod0=%ymm10
vmovapd 32(%rsp),%ymm10

# qhasm: carry0:
._carry0:

# qhasm: 4x d0 = int32 minvx4 * int32 out0
# asm 1: vpmuldq <minvx4=reg256#10,<out0=reg256#9,>d0=reg256#12
# asm 2: vpmuldq <minvx4=%ymm9,<out0=%ymm8,>d0=%ymm11
vpmuldq %ymm9,%ymm8,%ymm11

# qhasm: d0 &= _2p30m1x4
# asm 1: vpand <d0=reg256#12,<_2p30m1x4=reg256#5,<d0=reg256#12
# asm 2: vpand <d0=%ymm11,<_2p30m1x4=%ymm4,<d0=%ymm11
vpand %ymm11,%ymm4,%ymm11

# qhasm: 4x ta = int32 mod0 * int32 d0
# asm 1: vpmuldq <mod0=reg256#11,<d0=reg256#12,>ta=reg256#13
# asm 2: vpmuldq <mod0=%ymm10,<d0=%ymm11,>ta=%ymm12
vpmuldq %ymm10,%ymm11,%ymm12

# qhasm: 4x out0 += ta
# asm 1: vpaddq <out0=reg256#9,<ta=reg256#13,<out0=reg256#9
# asm 2: vpaddq <out0=%ymm8,<ta=%ymm12,<out0=%ymm8
vpaddq %ymm8,%ymm12,%ymm8

# qhasm: 4x carryy = out0 +_2p63x4
# asm 1: vpaddq <_2p63x4=reg256#8,<out0=reg256#9,>carryy=reg256#8
# asm 2: vpaddq <_2p63x4=%ymm7,<out0=%ymm8,>carryy=%ymm7
vpaddq %ymm7,%ymm8,%ymm7

# qhasm: 4x carryy unsigned>>= 30
# asm 1: vpsrlq $30,<carryy=reg256#8,<carryy=reg256#8
# asm 2: vpsrlq $30,<carryy=%ymm7,<carryy=%ymm7
vpsrlq $30,%ymm7,%ymm7

# qhasm: FVGS1 = stack_FVGS1
# asm 1: vmovapd <stack_FVGS1=stack256#5,>FVGS1=reg256#9
# asm 2: vmovapd <stack_FVGS1=128(%rsp),>FVGS1=%ymm8
vmovapd 128(%rsp),%ymm8

# qhasm: GSFV1 = FVGS1[1,0]
# asm 1: vpermq $0x4e,<FVGS1=reg256#9,>GSFV1=reg256#13
# asm 2: vpermq $0x4e,<FVGS1=%ymm8,>GSFV1=%ymm12
vpermq $0x4e,%ymm8,%ymm12

# qhasm: mod1 = stack_mod1
# asm 1: vmovapd <stack_mod1=stack256#4,>mod1=reg256#14
# asm 2: vmovapd <stack_mod1=96(%rsp),>mod1=%ymm13
vmovapd 96(%rsp),%ymm13

# qhasm: 4x ta = int32 uuss1 * int32 FVGS0
# asm 1: vpmuldq <uuss1=reg256#3,<FVGS0=reg256#2,>ta=reg256#2
# asm 2: vpmuldq <uuss1=%ymm2,<FVGS0=%ymm1,>ta=%ymm1
vpmuldq %ymm2,%ymm1,%ymm1

# qhasm: 4x tb = int32 vvrr1 * int32 GSFV0
# asm 1: vpmuldq <vvrr1=reg256#1,<GSFV0=reg256#4,>tb=reg256#4
# asm 2: vpmuldq <vvrr1=%ymm0,<GSFV0=%ymm3,>tb=%ymm3
vpmuldq %ymm0,%ymm3,%ymm3

# qhasm: 4x out1plus = ta + tb
# asm 1: vpaddq <tb=reg256#4,<ta=reg256#2,>out1plus=reg256#2
# asm 2: vpaddq <tb=%ymm3,<ta=%ymm1,>out1plus=%ymm1
vpaddq %ymm3,%ymm1,%ymm1

# qhasm: 4x ta = int32 uuss0 * int32 FVGS1
# asm 1: vpmuldq <uuss0=reg256#6,<FVGS1=reg256#9,>ta=reg256#4
# asm 2: vpmuldq <uuss0=%ymm5,<FVGS1=%ymm8,>ta=%ymm3
vpmuldq %ymm5,%ymm8,%ymm3

# qhasm: 4x tb = int32 vvrr0 * int32 GSFV1
# asm 1: vpmuldq <vvrr0=reg256#7,<GSFV1=reg256#13,>tb=reg256#15
# asm 2: vpmuldq <vvrr0=%ymm6,<GSFV1=%ymm12,>tb=%ymm14
vpmuldq %ymm6,%ymm12,%ymm14

# qhasm: 4x out1 = ta + tb
# asm 1: vpaddq <tb=reg256#15,<ta=reg256#4,>out1=reg256#4
# asm 2: vpaddq <tb=%ymm14,<ta=%ymm3,>out1=%ymm3
vpaddq %ymm14,%ymm3,%ymm3

# qhasm: 4x out1 += out1plus
# asm 1: vpaddq <out1=reg256#4,<out1plus=reg256#2,<out1=reg256#4
# asm 2: vpaddq <out1=%ymm3,<out1plus=%ymm1,<out1=%ymm3
vpaddq %ymm3,%ymm1,%ymm3

# qhasm: 4x ta = int32 d0 * int32 mod1
# asm 1: vpmuldq <d0=reg256#12,<mod1=reg256#14,>ta=reg256#2
# asm 2: vpmuldq <d0=%ymm11,<mod1=%ymm13,>ta=%ymm1
vpmuldq %ymm11,%ymm13,%ymm1

# qhasm: 4x ta += carryy
# asm 1: vpaddq <ta=reg256#2,<carryy=reg256#8,<ta=reg256#2
# asm 2: vpaddq <ta=%ymm1,<carryy=%ymm7,<ta=%ymm1
vpaddq %ymm1,%ymm7,%ymm1

# qhasm: 4x out1 += ta
# asm 1: vpaddq <out1=reg256#4,<ta=reg256#2,<out1=reg256#4
# asm 2: vpaddq <out1=%ymm3,<ta=%ymm1,<out1=%ymm3
vpaddq %ymm3,%ymm1,%ymm3

# qhasm: carry1:
._carry1:

# qhasm: 4x d1 = int32 minvx4 * int32 out1
# asm 1: vpmuldq <minvx4=reg256#10,<out1=reg256#4,>d1=reg256#2
# asm 2: vpmuldq <minvx4=%ymm9,<out1=%ymm3,>d1=%ymm1
vpmuldq %ymm9,%ymm3,%ymm1

# qhasm: d1 &= _2p30m1x4
# asm 1: vpand <d1=reg256#2,<_2p30m1x4=reg256#5,<d1=reg256#2
# asm 2: vpand <d1=%ymm1,<_2p30m1x4=%ymm4,<d1=%ymm1
vpand %ymm1,%ymm4,%ymm1

# qhasm: 4x ta = int32 mod0 * int32 d1
# asm 1: vpmuldq <mod0=reg256#11,<d1=reg256#2,>ta=reg256#8
# asm 2: vpmuldq <mod0=%ymm10,<d1=%ymm1,>ta=%ymm7
vpmuldq %ymm10,%ymm1,%ymm7

# qhasm: 4x out1 += ta
# asm 1: vpaddq <out1=reg256#4,<ta=reg256#8,<out1=reg256#4
# asm 2: vpaddq <out1=%ymm3,<ta=%ymm7,<out1=%ymm3
vpaddq %ymm3,%ymm7,%ymm3

# qhasm: _2p63m2p33x4 = stack_2p63m2p33x4
# asm 1: vmovapd <stack_2p63m2p33x4=stack256#26,>_2p63m2p33x4=reg256#8
# asm 2: vmovapd <stack_2p63m2p33x4=800(%rsp),>_2p63m2p33x4=%ymm7
vmovapd 800(%rsp),%ymm7

# qhasm: 4x carryy = out1 + _2p63m2p33x4 
# asm 1: vpaddq <_2p63m2p33x4=reg256#8,<out1=reg256#4,>carryy=reg256#4
# asm 2: vpaddq <_2p63m2p33x4=%ymm7,<out1=%ymm3,>carryy=%ymm3
vpaddq %ymm7,%ymm3,%ymm3

# qhasm: 4x carryy unsigned>>= 30
# asm 1: vpsrlq $30,<carryy=reg256#4,<carryy=reg256#4
# asm 2: vpsrlq $30,<carryy=%ymm3,<carryy=%ymm3
vpsrlq $30,%ymm3,%ymm3

# qhasm: FVGS2 = stack_FVGS2
# asm 1: vmovapd <stack_FVGS2=stack256#7,>FVGS2=reg256#10
# asm 2: vmovapd <stack_FVGS2=192(%rsp),>FVGS2=%ymm9
vmovapd 192(%rsp),%ymm9

# qhasm: GSFV2 = FVGS2[1,0]
# asm 1: vpermq $0x4e,<FVGS2=reg256#10,>GSFV2=reg256#11
# asm 2: vpermq $0x4e,<FVGS2=%ymm9,>GSFV2=%ymm10
vpermq $0x4e,%ymm9,%ymm10

# qhasm: mod2 = stack_mod2
# asm 1: vmovapd <stack_mod2=stack256#6,>mod2=reg256#15
# asm 2: vmovapd <stack_mod2=160(%rsp),>mod2=%ymm14
vmovapd 160(%rsp),%ymm14

# qhasm: 4x ta = int32 uuss1 * int32 FVGS1
# asm 1: vpmuldq <uuss1=reg256#3,<FVGS1=reg256#9,>ta=reg256#9
# asm 2: vpmuldq <uuss1=%ymm2,<FVGS1=%ymm8,>ta=%ymm8
vpmuldq %ymm2,%ymm8,%ymm8

# qhasm: 4x tb = int32 vvrr1 * int32 GSFV1
# asm 1: vpmuldq <vvrr1=reg256#1,<GSFV1=reg256#13,>tb=reg256#13
# asm 2: vpmuldq <vvrr1=%ymm0,<GSFV1=%ymm12,>tb=%ymm12
vpmuldq %ymm0,%ymm12,%ymm12

# qhasm: 4x out2plus = ta + tb
# asm 1: vpaddq <tb=reg256#13,<ta=reg256#9,>out2plus=reg256#9
# asm 2: vpaddq <tb=%ymm12,<ta=%ymm8,>out2plus=%ymm8
vpaddq %ymm12,%ymm8,%ymm8

# qhasm: 4x ta = int32 uuss0 * int32 FVGS2
# asm 1: vpmuldq <uuss0=reg256#6,<FVGS2=reg256#10,>ta=reg256#13
# asm 2: vpmuldq <uuss0=%ymm5,<FVGS2=%ymm9,>ta=%ymm12
vpmuldq %ymm5,%ymm9,%ymm12

# qhasm: 4x tb = int32 vvrr0 * int32 GSFV2
# asm 1: vpmuldq <vvrr0=reg256#7,<GSFV2=reg256#11,>tb=reg256#16
# asm 2: vpmuldq <vvrr0=%ymm6,<GSFV2=%ymm10,>tb=%ymm15
vpmuldq %ymm6,%ymm10,%ymm15

# qhasm: 4x out2 = ta + tb
# asm 1: vpaddq <tb=reg256#16,<ta=reg256#13,>out2=reg256#13
# asm 2: vpaddq <tb=%ymm15,<ta=%ymm12,>out2=%ymm12
vpaddq %ymm15,%ymm12,%ymm12

# qhasm: 4x out2 += out2plus
# asm 1: vpaddq <out2=reg256#13,<out2plus=reg256#9,<out2=reg256#13
# asm 2: vpaddq <out2=%ymm12,<out2plus=%ymm8,<out2=%ymm12
vpaddq %ymm12,%ymm8,%ymm12

# qhasm: 4x ta = int32 d0 * int32 mod2
# asm 1: vpmuldq <d0=reg256#12,<mod2=reg256#15,>ta=reg256#9
# asm 2: vpmuldq <d0=%ymm11,<mod2=%ymm14,>ta=%ymm8
vpmuldq %ymm11,%ymm14,%ymm8

# qhasm: 4x tb = int32 d1 * int32 mod1
# asm 1: vpmuldq <d1=reg256#2,<mod1=reg256#14,>tb=reg256#14
# asm 2: vpmuldq <d1=%ymm1,<mod1=%ymm13,>tb=%ymm13
vpmuldq %ymm1,%ymm13,%ymm13

# qhasm: 4x out2plus2 = ta + tb
# asm 1: vpaddq <tb=reg256#14,<ta=reg256#9,>out2plus2=reg256#9
# asm 2: vpaddq <tb=%ymm13,<ta=%ymm8,>out2plus2=%ymm8
vpaddq %ymm13,%ymm8,%ymm8

# qhasm: 4x out2plus2 += carryy
# asm 1: vpaddq <out2plus2=reg256#9,<carryy=reg256#4,<out2plus2=reg256#9
# asm 2: vpaddq <out2plus2=%ymm8,<carryy=%ymm3,<out2plus2=%ymm8
vpaddq %ymm8,%ymm3,%ymm8

# qhasm: 4x out2 += out2plus2
# asm 1: vpaddq <out2=reg256#13,<out2plus2=reg256#9,<out2=reg256#13
# asm 2: vpaddq <out2=%ymm12,<out2plus2=%ymm8,<out2=%ymm12
vpaddq %ymm12,%ymm8,%ymm12

# qhasm: 4x carryy = out2 + _2p63m2p33x4 
# asm 1: vpaddq <_2p63m2p33x4=reg256#8,<out2=reg256#13,>carryy=reg256#4
# asm 2: vpaddq <_2p63m2p33x4=%ymm7,<out2=%ymm12,>carryy=%ymm3
vpaddq %ymm7,%ymm12,%ymm3

# qhasm: 4x carryy unsigned>>= 30
# asm 1: vpsrlq $30,<carryy=reg256#4,<carryy=reg256#4
# asm 2: vpsrlq $30,<carryy=%ymm3,<carryy=%ymm3
vpsrlq $30,%ymm3,%ymm3

# qhasm: out2 &= _2p30m1x4
# asm 1: vpand <out2=reg256#13,<_2p30m1x4=reg256#5,<out2=reg256#13
# asm 2: vpand <out2=%ymm12,<_2p30m1x4=%ymm4,<out2=%ymm12
vpand %ymm12,%ymm4,%ymm12

# qhasm: stack_FVGS0 = out2
# asm 1: vmovapd <out2=reg256#13,>stack_FVGS0=stack256#1
# asm 2: vmovapd <out2=%ymm12,>stack_FVGS0=0(%rsp)
vmovapd %ymm12,0(%rsp)

# qhasm: FVGS3 = stack_FVGS3
# asm 1: vmovapd <stack_FVGS3=stack256#9,>FVGS3=reg256#9
# asm 2: vmovapd <stack_FVGS3=256(%rsp),>FVGS3=%ymm8
vmovapd 256(%rsp),%ymm8

# qhasm: GSFV3 = FVGS3[1,0]
# asm 1: vpermq $0x4e,<FVGS3=reg256#9,>GSFV3=reg256#13
# asm 2: vpermq $0x4e,<FVGS3=%ymm8,>GSFV3=%ymm12
vpermq $0x4e,%ymm8,%ymm12

# qhasm: mod3 = stack_mod3
# asm 1: vmovapd <stack_mod3=stack256#8,>mod3=reg256#14
# asm 2: vmovapd <stack_mod3=224(%rsp),>mod3=%ymm13
vmovapd 224(%rsp),%ymm13

# qhasm: 4x ta = int32 uuss1 * int32 FVGS2
# asm 1: vpmuldq <uuss1=reg256#3,<FVGS2=reg256#10,>ta=reg256#10
# asm 2: vpmuldq <uuss1=%ymm2,<FVGS2=%ymm9,>ta=%ymm9
vpmuldq %ymm2,%ymm9,%ymm9

# qhasm: 4x tb = int32 vvrr1 * int32 GSFV2
# asm 1: vpmuldq <vvrr1=reg256#1,<GSFV2=reg256#11,>tb=reg256#11
# asm 2: vpmuldq <vvrr1=%ymm0,<GSFV2=%ymm10,>tb=%ymm10
vpmuldq %ymm0,%ymm10,%ymm10

# qhasm: 4x out3plus = ta + tb
# asm 1: vpaddq <tb=reg256#11,<ta=reg256#10,>out3plus=reg256#10
# asm 2: vpaddq <tb=%ymm10,<ta=%ymm9,>out3plus=%ymm9
vpaddq %ymm10,%ymm9,%ymm9

# qhasm: 4x ta = int32 uuss0 * int32 FVGS3
# asm 1: vpmuldq <uuss0=reg256#6,<FVGS3=reg256#9,>ta=reg256#11
# asm 2: vpmuldq <uuss0=%ymm5,<FVGS3=%ymm8,>ta=%ymm10
vpmuldq %ymm5,%ymm8,%ymm10

# qhasm: 4x tb = int32 vvrr0 * int32 GSFV3
# asm 1: vpmuldq <vvrr0=reg256#7,<GSFV3=reg256#13,>tb=reg256#16
# asm 2: vpmuldq <vvrr0=%ymm6,<GSFV3=%ymm12,>tb=%ymm15
vpmuldq %ymm6,%ymm12,%ymm15

# qhasm: 4x out3 = ta + tb
# asm 1: vpaddq <tb=reg256#16,<ta=reg256#11,>out3=reg256#11
# asm 2: vpaddq <tb=%ymm15,<ta=%ymm10,>out3=%ymm10
vpaddq %ymm15,%ymm10,%ymm10

# qhasm: 4x out3 += out3plus
# asm 1: vpaddq <out3=reg256#11,<out3plus=reg256#10,<out3=reg256#11
# asm 2: vpaddq <out3=%ymm10,<out3plus=%ymm9,<out3=%ymm10
vpaddq %ymm10,%ymm9,%ymm10

# qhasm: 4x ta = int32 d0 * int32 mod3
# asm 1: vpmuldq <d0=reg256#12,<mod3=reg256#14,>ta=reg256#10
# asm 2: vpmuldq <d0=%ymm11,<mod3=%ymm13,>ta=%ymm9
vpmuldq %ymm11,%ymm13,%ymm9

# qhasm: 4x tb = int32 d1 * int32 mod2
# asm 1: vpmuldq <d1=reg256#2,<mod2=reg256#15,>tb=reg256#15
# asm 2: vpmuldq <d1=%ymm1,<mod2=%ymm14,>tb=%ymm14
vpmuldq %ymm1,%ymm14,%ymm14

# qhasm: 4x out3plus2 = ta + tb
# asm 1: vpaddq <tb=reg256#15,<ta=reg256#10,>out3plus2=reg256#10
# asm 2: vpaddq <tb=%ymm14,<ta=%ymm9,>out3plus2=%ymm9
vpaddq %ymm14,%ymm9,%ymm9

# qhasm: 4x out3plus2 += carryy
# asm 1: vpaddq <out3plus2=reg256#10,<carryy=reg256#4,<out3plus2=reg256#10
# asm 2: vpaddq <out3plus2=%ymm9,<carryy=%ymm3,<out3plus2=%ymm9
vpaddq %ymm9,%ymm3,%ymm9

# qhasm: 4x out3 += out3plus2
# asm 1: vpaddq <out3=reg256#11,<out3plus2=reg256#10,<out3=reg256#11
# asm 2: vpaddq <out3=%ymm10,<out3plus2=%ymm9,<out3=%ymm10
vpaddq %ymm10,%ymm9,%ymm10

# qhasm: 4x carryy = out3 + _2p63m2p33x4 
# asm 1: vpaddq <_2p63m2p33x4=reg256#8,<out3=reg256#11,>carryy=reg256#4
# asm 2: vpaddq <_2p63m2p33x4=%ymm7,<out3=%ymm10,>carryy=%ymm3
vpaddq %ymm7,%ymm10,%ymm3

# qhasm: 4x carryy unsigned>>= 30
# asm 1: vpsrlq $30,<carryy=reg256#4,<carryy=reg256#4
# asm 2: vpsrlq $30,<carryy=%ymm3,<carryy=%ymm3
vpsrlq $30,%ymm3,%ymm3

# qhasm: out3 &= _2p30m1x4
# asm 1: vpand <out3=reg256#11,<_2p30m1x4=reg256#5,<out3=reg256#11
# asm 2: vpand <out3=%ymm10,<_2p30m1x4=%ymm4,<out3=%ymm10
vpand %ymm10,%ymm4,%ymm10

# qhasm: stack_FVGS1 = out3
# asm 1: vmovapd <out3=reg256#11,>stack_FVGS1=stack256#2
# asm 2: vmovapd <out3=%ymm10,>stack_FVGS1=32(%rsp)
vmovapd %ymm10,32(%rsp)

# qhasm: FVGS4 = stack_FVGS4
# asm 1: vmovapd <stack_FVGS4=stack256#11,>FVGS4=reg256#10
# asm 2: vmovapd <stack_FVGS4=320(%rsp),>FVGS4=%ymm9
vmovapd 320(%rsp),%ymm9

# qhasm: GSFV4 = FVGS4[1,0]
# asm 1: vpermq $0x4e,<FVGS4=reg256#10,>GSFV4=reg256#11
# asm 2: vpermq $0x4e,<FVGS4=%ymm9,>GSFV4=%ymm10
vpermq $0x4e,%ymm9,%ymm10

# qhasm: mod4 = stack_mod4
# asm 1: vmovapd <stack_mod4=stack256#10,>mod4=reg256#15
# asm 2: vmovapd <stack_mod4=288(%rsp),>mod4=%ymm14
vmovapd 288(%rsp),%ymm14

# qhasm: 4x ta = int32 uuss1 * int32 FVGS3
# asm 1: vpmuldq <uuss1=reg256#3,<FVGS3=reg256#9,>ta=reg256#9
# asm 2: vpmuldq <uuss1=%ymm2,<FVGS3=%ymm8,>ta=%ymm8
vpmuldq %ymm2,%ymm8,%ymm8

# qhasm: 4x tb = int32 vvrr1 * int32 GSFV3
# asm 1: vpmuldq <vvrr1=reg256#1,<GSFV3=reg256#13,>tb=reg256#13
# asm 2: vpmuldq <vvrr1=%ymm0,<GSFV3=%ymm12,>tb=%ymm12
vpmuldq %ymm0,%ymm12,%ymm12

# qhasm: 4x out4plus = ta + tb
# asm 1: vpaddq <tb=reg256#13,<ta=reg256#9,>out4plus=reg256#9
# asm 2: vpaddq <tb=%ymm12,<ta=%ymm8,>out4plus=%ymm8
vpaddq %ymm12,%ymm8,%ymm8

# qhasm: 4x ta = int32 uuss0 * int32 FVGS4
# asm 1: vpmuldq <uuss0=reg256#6,<FVGS4=reg256#10,>ta=reg256#13
# asm 2: vpmuldq <uuss0=%ymm5,<FVGS4=%ymm9,>ta=%ymm12
vpmuldq %ymm5,%ymm9,%ymm12

# qhasm: 4x tb = int32 vvrr0 * int32 GSFV4
# asm 1: vpmuldq <vvrr0=reg256#7,<GSFV4=reg256#11,>tb=reg256#16
# asm 2: vpmuldq <vvrr0=%ymm6,<GSFV4=%ymm10,>tb=%ymm15
vpmuldq %ymm6,%ymm10,%ymm15

# qhasm: 4x out4 = ta + tb
# asm 1: vpaddq <tb=reg256#16,<ta=reg256#13,>out4=reg256#13
# asm 2: vpaddq <tb=%ymm15,<ta=%ymm12,>out4=%ymm12
vpaddq %ymm15,%ymm12,%ymm12

# qhasm: 4x out4 += out4plus
# asm 1: vpaddq <out4=reg256#13,<out4plus=reg256#9,<out4=reg256#13
# asm 2: vpaddq <out4=%ymm12,<out4plus=%ymm8,<out4=%ymm12
vpaddq %ymm12,%ymm8,%ymm12

# qhasm: 4x ta = int32 d0 * int32 mod4
# asm 1: vpmuldq <d0=reg256#12,<mod4=reg256#15,>ta=reg256#9
# asm 2: vpmuldq <d0=%ymm11,<mod4=%ymm14,>ta=%ymm8
vpmuldq %ymm11,%ymm14,%ymm8

# qhasm: 4x tb = int32 d1 * int32 mod3
# asm 1: vpmuldq <d1=reg256#2,<mod3=reg256#14,>tb=reg256#14
# asm 2: vpmuldq <d1=%ymm1,<mod3=%ymm13,>tb=%ymm13
vpmuldq %ymm1,%ymm13,%ymm13

# qhasm: 4x out4plus2 = ta + tb
# asm 1: vpaddq <tb=reg256#14,<ta=reg256#9,>out4plus2=reg256#9
# asm 2: vpaddq <tb=%ymm13,<ta=%ymm8,>out4plus2=%ymm8
vpaddq %ymm13,%ymm8,%ymm8

# qhasm: 4x out4plus2 += carryy
# asm 1: vpaddq <out4plus2=reg256#9,<carryy=reg256#4,<out4plus2=reg256#9
# asm 2: vpaddq <out4plus2=%ymm8,<carryy=%ymm3,<out4plus2=%ymm8
vpaddq %ymm8,%ymm3,%ymm8

# qhasm: 4x out4 += out4plus2
# asm 1: vpaddq <out4=reg256#13,<out4plus2=reg256#9,<out4=reg256#13
# asm 2: vpaddq <out4=%ymm12,<out4plus2=%ymm8,<out4=%ymm12
vpaddq %ymm12,%ymm8,%ymm12

# qhasm: 4x carryy = out4 + _2p63m2p33x4 
# asm 1: vpaddq <_2p63m2p33x4=reg256#8,<out4=reg256#13,>carryy=reg256#4
# asm 2: vpaddq <_2p63m2p33x4=%ymm7,<out4=%ymm12,>carryy=%ymm3
vpaddq %ymm7,%ymm12,%ymm3

# qhasm: 4x carryy unsigned>>= 30
# asm 1: vpsrlq $30,<carryy=reg256#4,<carryy=reg256#4
# asm 2: vpsrlq $30,<carryy=%ymm3,<carryy=%ymm3
vpsrlq $30,%ymm3,%ymm3

# qhasm: out4 &= _2p30m1x4
# asm 1: vpand <out4=reg256#13,<_2p30m1x4=reg256#5,<out4=reg256#13
# asm 2: vpand <out4=%ymm12,<_2p30m1x4=%ymm4,<out4=%ymm12
vpand %ymm12,%ymm4,%ymm12

# qhasm: stack_FVGS2 = out4
# asm 1: vmovapd <out4=reg256#13,>stack_FVGS2=stack256#3
# asm 2: vmovapd <out4=%ymm12,>stack_FVGS2=64(%rsp)
vmovapd %ymm12,64(%rsp)

# qhasm: FVGS5 = stack_FVGS5
# asm 1: vmovapd <stack_FVGS5=stack256#13,>FVGS5=reg256#9
# asm 2: vmovapd <stack_FVGS5=384(%rsp),>FVGS5=%ymm8
vmovapd 384(%rsp),%ymm8

# qhasm: GSFV5 = FVGS5[1,0]
# asm 1: vpermq $0x4e,<FVGS5=reg256#9,>GSFV5=reg256#13
# asm 2: vpermq $0x4e,<FVGS5=%ymm8,>GSFV5=%ymm12
vpermq $0x4e,%ymm8,%ymm12

# qhasm: mod5 = stack_mod5
# asm 1: vmovapd <stack_mod5=stack256#12,>mod5=reg256#14
# asm 2: vmovapd <stack_mod5=352(%rsp),>mod5=%ymm13
vmovapd 352(%rsp),%ymm13

# qhasm: 4x ta = int32 uuss1 * int32 FVGS4
# asm 1: vpmuldq <uuss1=reg256#3,<FVGS4=reg256#10,>ta=reg256#10
# asm 2: vpmuldq <uuss1=%ymm2,<FVGS4=%ymm9,>ta=%ymm9
vpmuldq %ymm2,%ymm9,%ymm9

# qhasm: 4x tb = int32 vvrr1 * int32 GSFV4
# asm 1: vpmuldq <vvrr1=reg256#1,<GSFV4=reg256#11,>tb=reg256#11
# asm 2: vpmuldq <vvrr1=%ymm0,<GSFV4=%ymm10,>tb=%ymm10
vpmuldq %ymm0,%ymm10,%ymm10

# qhasm: 4x out5plus = ta + tb
# asm 1: vpaddq <tb=reg256#11,<ta=reg256#10,>out5plus=reg256#10
# asm 2: vpaddq <tb=%ymm10,<ta=%ymm9,>out5plus=%ymm9
vpaddq %ymm10,%ymm9,%ymm9

# qhasm: 4x ta = int32 uuss0 * int32 FVGS5
# asm 1: vpmuldq <uuss0=reg256#6,<FVGS5=reg256#9,>ta=reg256#11
# asm 2: vpmuldq <uuss0=%ymm5,<FVGS5=%ymm8,>ta=%ymm10
vpmuldq %ymm5,%ymm8,%ymm10

# qhasm: 4x tb = int32 vvrr0 * int32 GSFV5
# asm 1: vpmuldq <vvrr0=reg256#7,<GSFV5=reg256#13,>tb=reg256#16
# asm 2: vpmuldq <vvrr0=%ymm6,<GSFV5=%ymm12,>tb=%ymm15
vpmuldq %ymm6,%ymm12,%ymm15

# qhasm: 4x out5 = ta + tb
# asm 1: vpaddq <tb=reg256#16,<ta=reg256#11,>out5=reg256#11
# asm 2: vpaddq <tb=%ymm15,<ta=%ymm10,>out5=%ymm10
vpaddq %ymm15,%ymm10,%ymm10

# qhasm: 4x out5 += out5plus
# asm 1: vpaddq <out5=reg256#11,<out5plus=reg256#10,<out5=reg256#11
# asm 2: vpaddq <out5=%ymm10,<out5plus=%ymm9,<out5=%ymm10
vpaddq %ymm10,%ymm9,%ymm10

# qhasm: 4x ta = int32 d0 * int32 mod5
# asm 1: vpmuldq <d0=reg256#12,<mod5=reg256#14,>ta=reg256#10
# asm 2: vpmuldq <d0=%ymm11,<mod5=%ymm13,>ta=%ymm9
vpmuldq %ymm11,%ymm13,%ymm9

# qhasm: 4x tb = int32 d1 * int32 mod4
# asm 1: vpmuldq <d1=reg256#2,<mod4=reg256#15,>tb=reg256#15
# asm 2: vpmuldq <d1=%ymm1,<mod4=%ymm14,>tb=%ymm14
vpmuldq %ymm1,%ymm14,%ymm14

# qhasm: 4x out5plus2 = ta + tb
# asm 1: vpaddq <tb=reg256#15,<ta=reg256#10,>out5plus2=reg256#10
# asm 2: vpaddq <tb=%ymm14,<ta=%ymm9,>out5plus2=%ymm9
vpaddq %ymm14,%ymm9,%ymm9

# qhasm: 4x out5plus2 += carryy
# asm 1: vpaddq <out5plus2=reg256#10,<carryy=reg256#4,<out5plus2=reg256#10
# asm 2: vpaddq <out5plus2=%ymm9,<carryy=%ymm3,<out5plus2=%ymm9
vpaddq %ymm9,%ymm3,%ymm9

# qhasm: 4x out5 += out5plus2
# asm 1: vpaddq <out5=reg256#11,<out5plus2=reg256#10,<out5=reg256#11
# asm 2: vpaddq <out5=%ymm10,<out5plus2=%ymm9,<out5=%ymm10
vpaddq %ymm10,%ymm9,%ymm10

# qhasm: 4x carryy = out5 + _2p63m2p33x4 
# asm 1: vpaddq <_2p63m2p33x4=reg256#8,<out5=reg256#11,>carryy=reg256#4
# asm 2: vpaddq <_2p63m2p33x4=%ymm7,<out5=%ymm10,>carryy=%ymm3
vpaddq %ymm7,%ymm10,%ymm3

# qhasm: 4x carryy unsigned>>= 30
# asm 1: vpsrlq $30,<carryy=reg256#4,<carryy=reg256#4
# asm 2: vpsrlq $30,<carryy=%ymm3,<carryy=%ymm3
vpsrlq $30,%ymm3,%ymm3

# qhasm: out5 &= _2p30m1x4
# asm 1: vpand <out5=reg256#11,<_2p30m1x4=reg256#5,<out5=reg256#11
# asm 2: vpand <out5=%ymm10,<_2p30m1x4=%ymm4,<out5=%ymm10
vpand %ymm10,%ymm4,%ymm10

# qhasm: stack_FVGS3 = out5
# asm 1: vmovapd <out5=reg256#11,>stack_FVGS3=stack256#4
# asm 2: vmovapd <out5=%ymm10,>stack_FVGS3=96(%rsp)
vmovapd %ymm10,96(%rsp)

# qhasm: FVGS6 = stack_FVGS6
# asm 1: vmovapd <stack_FVGS6=stack256#15,>FVGS6=reg256#10
# asm 2: vmovapd <stack_FVGS6=448(%rsp),>FVGS6=%ymm9
vmovapd 448(%rsp),%ymm9

# qhasm: GSFV6 = FVGS6[1,0]
# asm 1: vpermq $0x4e,<FVGS6=reg256#10,>GSFV6=reg256#11
# asm 2: vpermq $0x4e,<FVGS6=%ymm9,>GSFV6=%ymm10
vpermq $0x4e,%ymm9,%ymm10

# qhasm: mod6 = stack_mod6
# asm 1: vmovapd <stack_mod6=stack256#14,>mod6=reg256#15
# asm 2: vmovapd <stack_mod6=416(%rsp),>mod6=%ymm14
vmovapd 416(%rsp),%ymm14

# qhasm: 4x ta = int32 uuss1 * int32 FVGS5
# asm 1: vpmuldq <uuss1=reg256#3,<FVGS5=reg256#9,>ta=reg256#9
# asm 2: vpmuldq <uuss1=%ymm2,<FVGS5=%ymm8,>ta=%ymm8
vpmuldq %ymm2,%ymm8,%ymm8

# qhasm: 4x tb = int32 vvrr1 * int32 GSFV5
# asm 1: vpmuldq <vvrr1=reg256#1,<GSFV5=reg256#13,>tb=reg256#13
# asm 2: vpmuldq <vvrr1=%ymm0,<GSFV5=%ymm12,>tb=%ymm12
vpmuldq %ymm0,%ymm12,%ymm12

# qhasm: 4x out6plus = ta + tb
# asm 1: vpaddq <tb=reg256#13,<ta=reg256#9,>out6plus=reg256#9
# asm 2: vpaddq <tb=%ymm12,<ta=%ymm8,>out6plus=%ymm8
vpaddq %ymm12,%ymm8,%ymm8

# qhasm: 4x ta = int32 uuss0 * int32 FVGS6
# asm 1: vpmuldq <uuss0=reg256#6,<FVGS6=reg256#10,>ta=reg256#13
# asm 2: vpmuldq <uuss0=%ymm5,<FVGS6=%ymm9,>ta=%ymm12
vpmuldq %ymm5,%ymm9,%ymm12

# qhasm: 4x tb = int32 vvrr0 * int32 GSFV6
# asm 1: vpmuldq <vvrr0=reg256#7,<GSFV6=reg256#11,>tb=reg256#16
# asm 2: vpmuldq <vvrr0=%ymm6,<GSFV6=%ymm10,>tb=%ymm15
vpmuldq %ymm6,%ymm10,%ymm15

# qhasm: 4x out6 = ta + tb
# asm 1: vpaddq <tb=reg256#16,<ta=reg256#13,>out6=reg256#13
# asm 2: vpaddq <tb=%ymm15,<ta=%ymm12,>out6=%ymm12
vpaddq %ymm15,%ymm12,%ymm12

# qhasm: 4x out6 += out6plus
# asm 1: vpaddq <out6=reg256#13,<out6plus=reg256#9,<out6=reg256#13
# asm 2: vpaddq <out6=%ymm12,<out6plus=%ymm8,<out6=%ymm12
vpaddq %ymm12,%ymm8,%ymm12

# qhasm: 4x ta = int32 d0 * int32 mod6
# asm 1: vpmuldq <d0=reg256#12,<mod6=reg256#15,>ta=reg256#9
# asm 2: vpmuldq <d0=%ymm11,<mod6=%ymm14,>ta=%ymm8
vpmuldq %ymm11,%ymm14,%ymm8

# qhasm: 4x tb = int32 d1 * int32 mod5
# asm 1: vpmuldq <d1=reg256#2,<mod5=reg256#14,>tb=reg256#14
# asm 2: vpmuldq <d1=%ymm1,<mod5=%ymm13,>tb=%ymm13
vpmuldq %ymm1,%ymm13,%ymm13

# qhasm: 4x out6plus2 = ta + tb
# asm 1: vpaddq <tb=reg256#14,<ta=reg256#9,>out6plus2=reg256#9
# asm 2: vpaddq <tb=%ymm13,<ta=%ymm8,>out6plus2=%ymm8
vpaddq %ymm13,%ymm8,%ymm8

# qhasm: 4x out6plus2 += carryy
# asm 1: vpaddq <out6plus2=reg256#9,<carryy=reg256#4,<out6plus2=reg256#9
# asm 2: vpaddq <out6plus2=%ymm8,<carryy=%ymm3,<out6plus2=%ymm8
vpaddq %ymm8,%ymm3,%ymm8

# qhasm: 4x out6 += out6plus2
# asm 1: vpaddq <out6=reg256#13,<out6plus2=reg256#9,<out6=reg256#13
# asm 2: vpaddq <out6=%ymm12,<out6plus2=%ymm8,<out6=%ymm12
vpaddq %ymm12,%ymm8,%ymm12

# qhasm: 4x carryy = out6 + _2p63m2p33x4 
# asm 1: vpaddq <_2p63m2p33x4=reg256#8,<out6=reg256#13,>carryy=reg256#4
# asm 2: vpaddq <_2p63m2p33x4=%ymm7,<out6=%ymm12,>carryy=%ymm3
vpaddq %ymm7,%ymm12,%ymm3

# qhasm: 4x carryy unsigned>>= 30
# asm 1: vpsrlq $30,<carryy=reg256#4,<carryy=reg256#4
# asm 2: vpsrlq $30,<carryy=%ymm3,<carryy=%ymm3
vpsrlq $30,%ymm3,%ymm3

# qhasm: out6 &= _2p30m1x4
# asm 1: vpand <out6=reg256#13,<_2p30m1x4=reg256#5,<out6=reg256#13
# asm 2: vpand <out6=%ymm12,<_2p30m1x4=%ymm4,<out6=%ymm12
vpand %ymm12,%ymm4,%ymm12

# qhasm: stack_FVGS4 = out6
# asm 1: vmovapd <out6=reg256#13,>stack_FVGS4=stack256#5
# asm 2: vmovapd <out6=%ymm12,>stack_FVGS4=128(%rsp)
vmovapd %ymm12,128(%rsp)

# qhasm: FVGS7 = stack_FVGS7
# asm 1: vmovapd <stack_FVGS7=stack256#17,>FVGS7=reg256#9
# asm 2: vmovapd <stack_FVGS7=512(%rsp),>FVGS7=%ymm8
vmovapd 512(%rsp),%ymm8

# qhasm: GSFV7 = FVGS7[1,0]
# asm 1: vpermq $0x4e,<FVGS7=reg256#9,>GSFV7=reg256#13
# asm 2: vpermq $0x4e,<FVGS7=%ymm8,>GSFV7=%ymm12
vpermq $0x4e,%ymm8,%ymm12

# qhasm: mod7 = stack_mod7
# asm 1: vmovapd <stack_mod7=stack256#16,>mod7=reg256#14
# asm 2: vmovapd <stack_mod7=480(%rsp),>mod7=%ymm13
vmovapd 480(%rsp),%ymm13

# qhasm: 4x ta = int32 uuss1 * int32 FVGS6
# asm 1: vpmuldq <uuss1=reg256#3,<FVGS6=reg256#10,>ta=reg256#10
# asm 2: vpmuldq <uuss1=%ymm2,<FVGS6=%ymm9,>ta=%ymm9
vpmuldq %ymm2,%ymm9,%ymm9

# qhasm: 4x tb = int32 vvrr1 * int32 GSFV6
# asm 1: vpmuldq <vvrr1=reg256#1,<GSFV6=reg256#11,>tb=reg256#11
# asm 2: vpmuldq <vvrr1=%ymm0,<GSFV6=%ymm10,>tb=%ymm10
vpmuldq %ymm0,%ymm10,%ymm10

# qhasm: 4x out7plus = ta + tb
# asm 1: vpaddq <tb=reg256#11,<ta=reg256#10,>out7plus=reg256#10
# asm 2: vpaddq <tb=%ymm10,<ta=%ymm9,>out7plus=%ymm9
vpaddq %ymm10,%ymm9,%ymm9

# qhasm: 4x ta = int32 uuss0 * int32 FVGS7
# asm 1: vpmuldq <uuss0=reg256#6,<FVGS7=reg256#9,>ta=reg256#11
# asm 2: vpmuldq <uuss0=%ymm5,<FVGS7=%ymm8,>ta=%ymm10
vpmuldq %ymm5,%ymm8,%ymm10

# qhasm: 4x tb = int32 vvrr0 * int32 GSFV7
# asm 1: vpmuldq <vvrr0=reg256#7,<GSFV7=reg256#13,>tb=reg256#16
# asm 2: vpmuldq <vvrr0=%ymm6,<GSFV7=%ymm12,>tb=%ymm15
vpmuldq %ymm6,%ymm12,%ymm15

# qhasm: 4x out7 = ta + tb
# asm 1: vpaddq <tb=reg256#16,<ta=reg256#11,>out7=reg256#11
# asm 2: vpaddq <tb=%ymm15,<ta=%ymm10,>out7=%ymm10
vpaddq %ymm15,%ymm10,%ymm10

# qhasm: 4x out7 += out7plus
# asm 1: vpaddq <out7=reg256#11,<out7plus=reg256#10,<out7=reg256#11
# asm 2: vpaddq <out7=%ymm10,<out7plus=%ymm9,<out7=%ymm10
vpaddq %ymm10,%ymm9,%ymm10

# qhasm: 4x ta = int32 d0 * int32 mod7
# asm 1: vpmuldq <d0=reg256#12,<mod7=reg256#14,>ta=reg256#10
# asm 2: vpmuldq <d0=%ymm11,<mod7=%ymm13,>ta=%ymm9
vpmuldq %ymm11,%ymm13,%ymm9

# qhasm: 4x tb = int32 d1 * int32 mod6
# asm 1: vpmuldq <d1=reg256#2,<mod6=reg256#15,>tb=reg256#15
# asm 2: vpmuldq <d1=%ymm1,<mod6=%ymm14,>tb=%ymm14
vpmuldq %ymm1,%ymm14,%ymm14

# qhasm: 4x out7plus2 = ta + tb
# asm 1: vpaddq <tb=reg256#15,<ta=reg256#10,>out7plus2=reg256#10
# asm 2: vpaddq <tb=%ymm14,<ta=%ymm9,>out7plus2=%ymm9
vpaddq %ymm14,%ymm9,%ymm9

# qhasm: 4x out7plus2 += carryy
# asm 1: vpaddq <out7plus2=reg256#10,<carryy=reg256#4,<out7plus2=reg256#10
# asm 2: vpaddq <out7plus2=%ymm9,<carryy=%ymm3,<out7plus2=%ymm9
vpaddq %ymm9,%ymm3,%ymm9

# qhasm: 4x out7 += out7plus2
# asm 1: vpaddq <out7=reg256#11,<out7plus2=reg256#10,<out7=reg256#11
# asm 2: vpaddq <out7=%ymm10,<out7plus2=%ymm9,<out7=%ymm10
vpaddq %ymm10,%ymm9,%ymm10

# qhasm: 4x carryy = out7 + _2p63m2p33x4 
# asm 1: vpaddq <_2p63m2p33x4=reg256#8,<out7=reg256#11,>carryy=reg256#4
# asm 2: vpaddq <_2p63m2p33x4=%ymm7,<out7=%ymm10,>carryy=%ymm3
vpaddq %ymm7,%ymm10,%ymm3

# qhasm: 4x carryy unsigned>>= 30
# asm 1: vpsrlq $30,<carryy=reg256#4,<carryy=reg256#4
# asm 2: vpsrlq $30,<carryy=%ymm3,<carryy=%ymm3
vpsrlq $30,%ymm3,%ymm3

# qhasm: out7 &= _2p30m1x4
# asm 1: vpand <out7=reg256#11,<_2p30m1x4=reg256#5,<out7=reg256#11
# asm 2: vpand <out7=%ymm10,<_2p30m1x4=%ymm4,<out7=%ymm10
vpand %ymm10,%ymm4,%ymm10

# qhasm: stack_FVGS5 = out7
# asm 1: vmovapd <out7=reg256#11,>stack_FVGS5=stack256#6
# asm 2: vmovapd <out7=%ymm10,>stack_FVGS5=160(%rsp)
vmovapd %ymm10,160(%rsp)

# qhasm: FVGS8 = stack_FVGS8
# asm 1: vmovapd <stack_FVGS8=stack256#19,>FVGS8=reg256#10
# asm 2: vmovapd <stack_FVGS8=576(%rsp),>FVGS8=%ymm9
vmovapd 576(%rsp),%ymm9

# qhasm: GSFV8 = FVGS8[1,0]
# asm 1: vpermq $0x4e,<FVGS8=reg256#10,>GSFV8=reg256#11
# asm 2: vpermq $0x4e,<FVGS8=%ymm9,>GSFV8=%ymm10
vpermq $0x4e,%ymm9,%ymm10

# qhasm: mod8 = stack_mod8
# asm 1: vmovapd <stack_mod8=stack256#18,>mod8=reg256#15
# asm 2: vmovapd <stack_mod8=544(%rsp),>mod8=%ymm14
vmovapd 544(%rsp),%ymm14

# qhasm: 4x ta = int32 uuss1 * int32 FVGS7
# asm 1: vpmuldq <uuss1=reg256#3,<FVGS7=reg256#9,>ta=reg256#9
# asm 2: vpmuldq <uuss1=%ymm2,<FVGS7=%ymm8,>ta=%ymm8
vpmuldq %ymm2,%ymm8,%ymm8

# qhasm: 4x tb = int32 vvrr1 * int32 GSFV7
# asm 1: vpmuldq <vvrr1=reg256#1,<GSFV7=reg256#13,>tb=reg256#13
# asm 2: vpmuldq <vvrr1=%ymm0,<GSFV7=%ymm12,>tb=%ymm12
vpmuldq %ymm0,%ymm12,%ymm12

# qhasm: 4x out8plus = ta + tb
# asm 1: vpaddq <tb=reg256#13,<ta=reg256#9,>out8plus=reg256#9
# asm 2: vpaddq <tb=%ymm12,<ta=%ymm8,>out8plus=%ymm8
vpaddq %ymm12,%ymm8,%ymm8

# qhasm: 4x ta = int32 uuss0 * int32 FVGS8
# asm 1: vpmuldq <uuss0=reg256#6,<FVGS8=reg256#10,>ta=reg256#6
# asm 2: vpmuldq <uuss0=%ymm5,<FVGS8=%ymm9,>ta=%ymm5
vpmuldq %ymm5,%ymm9,%ymm5

# qhasm: 4x tb = int32 vvrr0 * int32 GSFV8
# asm 1: vpmuldq <vvrr0=reg256#7,<GSFV8=reg256#11,>tb=reg256#7
# asm 2: vpmuldq <vvrr0=%ymm6,<GSFV8=%ymm10,>tb=%ymm6
vpmuldq %ymm6,%ymm10,%ymm6

# qhasm: 4x out8 = ta + tb
# asm 1: vpaddq <tb=reg256#7,<ta=reg256#6,>out8=reg256#6
# asm 2: vpaddq <tb=%ymm6,<ta=%ymm5,>out8=%ymm5
vpaddq %ymm6,%ymm5,%ymm5

# qhasm: 4x out8 += out8plus
# asm 1: vpaddq <out8=reg256#6,<out8plus=reg256#9,<out8=reg256#6
# asm 2: vpaddq <out8=%ymm5,<out8plus=%ymm8,<out8=%ymm5
vpaddq %ymm5,%ymm8,%ymm5

# qhasm: 4x ta = int32 d0 * int32 mod8
# asm 1: vpmuldq <d0=reg256#12,<mod8=reg256#15,>ta=reg256#7
# asm 2: vpmuldq <d0=%ymm11,<mod8=%ymm14,>ta=%ymm6
vpmuldq %ymm11,%ymm14,%ymm6

# qhasm: 4x tb = int32 d1 * int32 mod7
# asm 1: vpmuldq <d1=reg256#2,<mod7=reg256#14,>tb=reg256#9
# asm 2: vpmuldq <d1=%ymm1,<mod7=%ymm13,>tb=%ymm8
vpmuldq %ymm1,%ymm13,%ymm8

# qhasm: 4x out8plus2 = ta + tb
# asm 1: vpaddq <tb=reg256#9,<ta=reg256#7,>out8plus2=reg256#7
# asm 2: vpaddq <tb=%ymm8,<ta=%ymm6,>out8plus2=%ymm6
vpaddq %ymm8,%ymm6,%ymm6

# qhasm: 4x out8plus2 += carryy
# asm 1: vpaddq <out8plus2=reg256#7,<carryy=reg256#4,<out8plus2=reg256#7
# asm 2: vpaddq <out8plus2=%ymm6,<carryy=%ymm3,<out8plus2=%ymm6
vpaddq %ymm6,%ymm3,%ymm6

# qhasm: 4x out8 += out8plus2
# asm 1: vpaddq <out8=reg256#6,<out8plus2=reg256#7,<out8=reg256#6
# asm 2: vpaddq <out8=%ymm5,<out8plus2=%ymm6,<out8=%ymm5
vpaddq %ymm5,%ymm6,%ymm5

# qhasm: 4x carryy = out8 + _2p63m2p33x4 
# asm 1: vpaddq <_2p63m2p33x4=reg256#8,<out8=reg256#6,>carryy=reg256#4
# asm 2: vpaddq <_2p63m2p33x4=%ymm7,<out8=%ymm5,>carryy=%ymm3
vpaddq %ymm7,%ymm5,%ymm3

# qhasm: 4x carryy unsigned>>= 30
# asm 1: vpsrlq $30,<carryy=reg256#4,<carryy=reg256#4
# asm 2: vpsrlq $30,<carryy=%ymm3,<carryy=%ymm3
vpsrlq $30,%ymm3,%ymm3

# qhasm: out8 &= _2p30m1x4
# asm 1: vpand <out8=reg256#6,<_2p30m1x4=reg256#5,<out8=reg256#6
# asm 2: vpand <out8=%ymm5,<_2p30m1x4=%ymm4,<out8=%ymm5
vpand %ymm5,%ymm4,%ymm5

# qhasm: stack_FVGS6 = out8
# asm 1: vmovapd <out8=reg256#6,>stack_FVGS6=stack256#7
# asm 2: vmovapd <out8=%ymm5,>stack_FVGS6=192(%rsp)
vmovapd %ymm5,192(%rsp)

# qhasm: _2p33x4 = stack_2p33x4
# asm 1: vmovapd <stack_2p33x4=stack256#20,>_2p33x4=reg256#6
# asm 2: vmovapd <stack_2p33x4=608(%rsp),>_2p33x4=%ymm5
vmovapd 608(%rsp),%ymm5

# qhasm: 4x ta = int32 uuss1 * int32 FVGS8
# asm 1: vpmuldq <uuss1=reg256#3,<FVGS8=reg256#10,>ta=reg256#3
# asm 2: vpmuldq <uuss1=%ymm2,<FVGS8=%ymm9,>ta=%ymm2
vpmuldq %ymm2,%ymm9,%ymm2

# qhasm: 4x tb = int32 vvrr1 * int32 GSFV8
# asm 1: vpmuldq <vvrr1=reg256#1,<GSFV8=reg256#11,>tb=reg256#1
# asm 2: vpmuldq <vvrr1=%ymm0,<GSFV8=%ymm10,>tb=%ymm0
vpmuldq %ymm0,%ymm10,%ymm0

# qhasm: 4x out9plus = ta + tb
# asm 1: vpaddq <tb=reg256#1,<ta=reg256#3,>out9plus=reg256#1
# asm 2: vpaddq <tb=%ymm0,<ta=%ymm2,>out9plus=%ymm0
vpaddq %ymm0,%ymm2,%ymm0

# qhasm: 4x ta = int32 mod8 * int32 d1
# asm 1: vpmuldq <mod8=reg256#15,<d1=reg256#2,>ta=reg256#2
# asm 2: vpmuldq <mod8=%ymm14,<d1=%ymm1,>ta=%ymm1
vpmuldq %ymm14,%ymm1,%ymm1

# qhasm: 4x out9 = ta + carryy
# asm 1: vpaddq <carryy=reg256#4,<ta=reg256#2,>out9=reg256#2
# asm 2: vpaddq <carryy=%ymm3,<ta=%ymm1,>out9=%ymm1
vpaddq %ymm3,%ymm1,%ymm1

# qhasm: 4x out9 += out9plus
# asm 1: vpaddq <out9=reg256#2,<out9plus=reg256#1,<out9=reg256#2
# asm 2: vpaddq <out9=%ymm1,<out9plus=%ymm0,<out9=%ymm1
vpaddq %ymm1,%ymm0,%ymm1

# qhasm: 4x out10 = out9 + _2p63m2p33x4
# asm 1: vpaddq <_2p63m2p33x4=reg256#8,<out9=reg256#2,>out10=reg256#1
# asm 2: vpaddq <_2p63m2p33x4=%ymm7,<out9=%ymm1,>out10=%ymm0
vpaddq %ymm7,%ymm1,%ymm0

# qhasm: 4x out10 unsigned >>= 30
# asm 1: vpsrlq $30,<out10=reg256#1,<out10=reg256#1
# asm 2: vpsrlq $30,<out10=%ymm0,<out10=%ymm0
vpsrlq $30,%ymm0,%ymm0

# qhasm: 4x out10 -= _2p33x4
# asm 1: vpsubq <_2p33x4=reg256#6,<out10=reg256#1,<out10=reg256#1
# asm 2: vpsubq <_2p33x4=%ymm5,<out10=%ymm0,<out10=%ymm0
vpsubq %ymm5,%ymm0,%ymm0

# qhasm: out9 &= _2p30m1x4
# asm 1: vpand <out9=reg256#2,<_2p30m1x4=reg256#5,<out9=reg256#2
# asm 2: vpand <out9=%ymm1,<_2p30m1x4=%ymm4,<out9=%ymm1
vpand %ymm1,%ymm4,%ymm1

# qhasm: stack_FVGS7 = out9
# asm 1: vmovapd <out9=reg256#2,>stack_FVGS7=stack256#8
# asm 2: vmovapd <out9=%ymm1,>stack_FVGS7=224(%rsp)
vmovapd %ymm1,224(%rsp)

# qhasm: stack_FVGS8 = out10
# asm 1: vmovapd <out10=reg256#1,>stack_FVGS8=stack256#9
# asm 2: vmovapd <out10=%ymm0,>stack_FVGS8=256(%rsp)
vmovapd %ymm0,256(%rsp)

# qhasm: t2 = stack_out
# asm 1: movq <stack_out=stack64#1,>t2=int64#1
# asm 2: movq <stack_out=832(%rsp),>t2=%rdi
movq 832(%rsp),%rdi

# qhasm: a0 = stack_FVGS0[1]
# asm 1: movq <stack_FVGS0=stack256#1,>a0=int64#2
# asm 2: movq <stack_FVGS0=8(%rsp),>a0=%rsi
movq 8(%rsp),%rsi

# qhasm: mem64[t2 +  0] = a0
# asm 1: movq   <a0=int64#2,0(<t2=int64#1)
# asm 2: movq   <a0=%rsi,0(<t2=%rdi)
movq   %rsi,0(%rdi)

# qhasm: a1 = stack_FVGS1[1]
# asm 1: movq <stack_FVGS1=stack256#2,>a1=int64#2
# asm 2: movq <stack_FVGS1=40(%rsp),>a1=%rsi
movq 40(%rsp),%rsi

# qhasm: mem64[t2 +  8] = a1
# asm 1: movq   <a1=int64#2,8(<t2=int64#1)
# asm 2: movq   <a1=%rsi,8(<t2=%rdi)
movq   %rsi,8(%rdi)

# qhasm: a2 = stack_FVGS2[1]
# asm 1: movq <stack_FVGS2=stack256#3,>a2=int64#2
# asm 2: movq <stack_FVGS2=72(%rsp),>a2=%rsi
movq 72(%rsp),%rsi

# qhasm: mem64[t2 + 16] = a2
# asm 1: movq   <a2=int64#2,16(<t2=int64#1)
# asm 2: movq   <a2=%rsi,16(<t2=%rdi)
movq   %rsi,16(%rdi)

# qhasm: a3 = stack_FVGS3[1]
# asm 1: movq <stack_FVGS3=stack256#4,>a3=int64#2
# asm 2: movq <stack_FVGS3=104(%rsp),>a3=%rsi
movq 104(%rsp),%rsi

# qhasm: mem64[t2 + 24] = a3
# asm 1: movq   <a3=int64#2,24(<t2=int64#1)
# asm 2: movq   <a3=%rsi,24(<t2=%rdi)
movq   %rsi,24(%rdi)

# qhasm: a4 = stack_FVGS4[1]
# asm 1: movq <stack_FVGS4=stack256#5,>a4=int64#2
# asm 2: movq <stack_FVGS4=136(%rsp),>a4=%rsi
movq 136(%rsp),%rsi

# qhasm: mem64[t2 + 32] = a4
# asm 1: movq   <a4=int64#2,32(<t2=int64#1)
# asm 2: movq   <a4=%rsi,32(<t2=%rdi)
movq   %rsi,32(%rdi)

# qhasm: a5 = stack_FVGS5[1]
# asm 1: movq <stack_FVGS5=stack256#6,>a5=int64#2
# asm 2: movq <stack_FVGS5=168(%rsp),>a5=%rsi
movq 168(%rsp),%rsi

# qhasm: mem64[t2 + 40] = a5
# asm 1: movq   <a5=int64#2,40(<t2=int64#1)
# asm 2: movq   <a5=%rsi,40(<t2=%rdi)
movq   %rsi,40(%rdi)

# qhasm: a6 = stack_FVGS6[1]
# asm 1: movq <stack_FVGS6=stack256#7,>a6=int64#2
# asm 2: movq <stack_FVGS6=200(%rsp),>a6=%rsi
movq 200(%rsp),%rsi

# qhasm: mem64[t2 + 48] = a6
# asm 1: movq   <a6=int64#2,48(<t2=int64#1)
# asm 2: movq   <a6=%rsi,48(<t2=%rdi)
movq   %rsi,48(%rdi)

# qhasm: a7 = stack_FVGS7[1]
# asm 1: movq <stack_FVGS7=stack256#8,>a7=int64#2
# asm 2: movq <stack_FVGS7=232(%rsp),>a7=%rsi
movq 232(%rsp),%rsi

# qhasm: mem64[t2 + 56] = a7
# asm 1: movq   <a7=int64#2,56(<t2=int64#1)
# asm 2: movq   <a7=%rsi,56(<t2=%rdi)
movq   %rsi,56(%rdi)

# qhasm: a8 = stack_FVGS8[1]
# asm 1: movq <stack_FVGS8=stack256#9,>a8=int64#2
# asm 2: movq <stack_FVGS8=264(%rsp),>a8=%rsi
movq 264(%rsp),%rsi

# qhasm: mem64[t2 + 64] = a8
# asm 1: movq   <a8=int64#2,64(<t2=int64#1)
# asm 2: movq   <a8=%rsi,64(<t2=%rdi)
movq   %rsi,64(%rdi)

# qhasm: caller_r11 = stack_r11
# asm 1: movq <stack_r11=stack64#2,>caller_r11=int64#9
# asm 2: movq <stack_r11=840(%rsp),>caller_r11=%r11
movq 840(%rsp),%r11

# qhasm: caller_r12 = stack_r12
# asm 1: movq <stack_r12=stack64#3,>caller_r12=int64#10
# asm 2: movq <stack_r12=848(%rsp),>caller_r12=%r12
movq 848(%rsp),%r12

# qhasm: caller_r13 = stack_r13
# asm 1: movq <stack_r13=stack64#4,>caller_r13=int64#11
# asm 2: movq <stack_r13=856(%rsp),>caller_r13=%r13
movq 856(%rsp),%r13

# qhasm: caller_r14 = stack_r14
# asm 1: movq <stack_r14=stack64#5,>caller_r14=int64#12
# asm 2: movq <stack_r14=864(%rsp),>caller_r14=%r14
movq 864(%rsp),%r14

# qhasm: caller_r15 = stack_r15
# asm 1: movq <stack_r15=stack64#6,>caller_r15=int64#13
# asm 2: movq <stack_r15=872(%rsp),>caller_r15=%r15
movq 872(%rsp),%r15

# qhasm: caller_rbx = stack_rbx
# asm 1: movq <stack_rbx=stack64#7,>caller_rbx=int64#14
# asm 2: movq <stack_rbx=880(%rsp),>caller_rbx=%rbx
movq 880(%rsp),%rbx

# qhasm: caller_rbp = stack_rbp
# asm 1: movq <stack_rbp=stack64#8,>caller_rbp=int64#15
# asm 2: movq <stack_rbp=888(%rsp),>caller_rbp=%rbp
movq 888(%rsp),%rbp

# qhasm: return
add %r11,%rsp
ret
