Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/SoftWares/Vivado/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'waddr' [E:/Projects/Architecture_Learn/Vivado_exercise/mips_cpu/Lab3 simpleMIPS_NoPipe/lab_3.srcs/sources_1/new/datapath.v:71]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wea' [E:/Projects/Architecture_Learn/Vivado_exercise/mips_cpu/Lab3 simpleMIPS_NoPipe/lab_3.srcs/sources_1/new/top.v:26]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 11 for port 'addra' [E:/Projects/Architecture_Learn/Vivado_exercise/mips_cpu/Lab3 simpleMIPS_NoPipe/lab_3.srcs/sources_1/new/top.v:27]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'A' [E:/Projects/Architecture_Learn/Vivado_exercise/mips_cpu/Lab3 simpleMIPS_NoPipe/lab_3.srcs/sources_1/new/datapath.v:59]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'B' [E:/Projects/Architecture_Learn/Vivado_exercise/mips_cpu/Lab3 simpleMIPS_NoPipe/lab_3.srcs/sources_1/new/datapath.v:60]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 32 for port 'res' [E:/Projects/Architecture_Learn/Vivado_exercise/mips_cpu/Lab3 simpleMIPS_NoPipe/lab_3.srcs/sources_1/new/datapath.v:62]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
