Metric,Value
design__instance__count,122601
design__instance__area,2.8943E+6
design__instance_unmapped__count,0
synthesis__check_error__count,317
design__max_slew_violation__count__corner:nom_tt_025C_1v80,1112
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,621
design__max_cap_violation__count__corner:nom_tt_025C_1v80,47
power__internal__total,63952824.0
power__switching__total,0.007903127931058407
power__leakage__total,0.00013645885337609798
power__total,63952824.0
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-3.0154586348097783
clock__skew__worst_setup__corner:nom_tt_025C_1v80,1.0334982051578965
timing__hold__ws__corner:nom_tt_025C_1v80,1.0306209510859037
timing__setup__ws__corner:nom_tt_025C_1v80,0.9424497005117796
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,1.694330
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,4.668010
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,1779
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,621
design__max_cap_violation__count__corner:nom_ss_100C_1v60,128
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-3.837390069876329
clock__skew__worst_setup__corner:nom_ss_100C_1v60,1.7425652525274506
timing__hold__ws__corner:nom_ss_100C_1v60,1.6226345171234697
timing__setup__ws__corner:nom_ss_100C_1v60,-5.682455555828177
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,-269.428377012654
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,-5.682455555828177
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,2.333264
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,148
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,-3.114494
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,116
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,988
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,621
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,21
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-2.657282469278185
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.9338130533143545
timing__hold__ws__corner:nom_ff_n40C_1v95,0.8017391422128011
timing__setup__ws__corner:nom_ff_n40C_1v95,2.569667218410518
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,1.073639
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,7.080981
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,716
design__max_fanout_violation__count__corner:min_tt_025C_1v80,621
design__max_cap_violation__count__corner:min_tt_025C_1v80,37
clock__skew__worst_hold__corner:min_tt_025C_1v80,-2.9599163957629893
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.9841518989421684
timing__hold__ws__corner:min_tt_025C_1v80,1.0784875520125623
timing__setup__ws__corner:min_tt_025C_1v80,1.488899712330104
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,1.675356
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,5.117531
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,1303
design__max_fanout_violation__count__corner:min_ss_100C_1v60,621
design__max_cap_violation__count__corner:min_ss_100C_1v60,109
clock__skew__worst_hold__corner:min_ss_100C_1v60,-3.750179384290277
clock__skew__worst_setup__corner:min_ss_100C_1v60,1.662794837773652
timing__hold__ws__corner:min_ss_100C_1v60,1.690278187480925
timing__setup__ws__corner:min_ss_100C_1v60,-4.360625761682406
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,-156.28851188921217
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,-4.360625761682406
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,2.243898
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,107
timing__setup_r2r__ws__corner:min_ss_100C_1v60,-2.366758
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,75
design__max_slew_violation__count__corner:min_ff_n40C_1v95,597
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,621
design__max_cap_violation__count__corner:min_ff_n40C_1v95,19
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-2.6237999182653784
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.8566392282439858
timing__hold__ws__corner:min_ff_n40C_1v95,0.8494232224690494
timing__setup__ws__corner:min_ff_n40C_1v95,3.1456207418088575
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,1.058345
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,7.294930
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,1473
design__max_fanout_violation__count__corner:max_tt_025C_1v80,621
design__max_cap_violation__count__corner:max_tt_025C_1v80,53
clock__skew__worst_hold__corner:max_tt_025C_1v80,-3.0865693097265865
clock__skew__worst_setup__corner:max_tt_025C_1v80,1.073376085062626
timing__hold__ws__corner:max_tt_025C_1v80,0.9702425804070721
timing__setup__ws__corner:max_tt_025C_1v80,0.4441585003284595
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,1.710537
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,4.322264
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,2177
design__max_fanout_violation__count__corner:max_ss_100C_1v60,621
design__max_cap_violation__count__corner:max_ss_100C_1v60,143
clock__skew__worst_hold__corner:max_ss_100C_1v60,-3.9640833959591655
clock__skew__worst_setup__corner:max_ss_100C_1v60,1.8208306489065025
timing__hold__ws__corner:max_ss_100C_1v60,1.552976458053164
timing__setup__ws__corner:max_ss_100C_1v60,-6.920924473856967
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,-411.87963716578264
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,-6.920924473856967
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,2.416281
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,219
timing__setup_r2r__ws__corner:max_ss_100C_1v60,-4.228341
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,187
design__max_slew_violation__count__corner:max_ff_n40C_1v95,1327
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,621
design__max_cap_violation__count__corner:max_ff_n40C_1v95,21
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-2.706524414526647
clock__skew__worst_setup__corner:max_ff_n40C_1v95,1.026329716929758
timing__hold__ws__corner:max_ff_n40C_1v95,0.762890217036395
timing__setup__ws__corner:max_ff_n40C_1v95,1.8643984661602346
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,1.077246
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,6.781919
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
design__max_slew_violation__count,2177
design__max_fanout_violation__count,621
design__max_cap_violation__count,143
clock__skew__worst_hold,-2.6237999182653784
clock__skew__worst_setup,0.8566392282439858
timing__hold__ws,0.762890217036395
timing__setup__ws,-6.920924473856967
timing__hold__tns,0.0
timing__setup__tns,-411.87963716578264
timing__hold__wns,0
timing__setup__wns,-6.920924473856967
timing__hold_vio__count,0
timing__hold_r2r__ws,1.058345
timing__hold_r2r_vio__count,0
timing__setup_vio__count,474
timing__setup_r2r__ws,-4.228341
timing__setup_r2r_vio__count,378
design__die__bbox,0.0 0.0 2920.0 3520.0
design__core__bbox,5.52 10.88 2914.1 3508.8
design__io,645
design__die__area,1.02784E+7
design__core__area,1.0174E+7
design__instance__count__stdcell,122592
design__instance__area__stdcell,226047
design__instance__count__macros,9
design__instance__area__macros,2.66826E+6
design__instance__utilization,0.284481
design__instance__utilization__stdcell,0.0301166
design__instance__count__class:macro,9
design__instance__count__class:inverter,326
design__instance__count__class:sequential_cell,240
design__instance__count__class:multi_input_combinational_cell,2797
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,636208
design__instance__count__class:tap_cell,104904
design__power_grid_violation__count__net:vssd2,0
design__power_grid_violation__count__net:vssa1,0
design__power_grid_violation__count__net:vccd1,0
design__power_grid_violation__count__net:vdda2,0
design__power_grid_violation__count__net:vssa2,0
design__power_grid_violation__count__net:vccd2,0
design__power_grid_violation__count__net:vdda1,0
design__power_grid_violation__count__net:vssd1,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,768.16
design__instance__displacement__mean,0.005
design__instance__displacement__max,29.5
route__wirelength__estimated,3.01161E+6
design__violations,0
design__instance__count__class:timing_repair_buffer,2300
design__instance__count__class:clock_buffer,106
design__instance__count__class:clock_inverter,11
design__instance__count__setup_buffer,1
design__instance__count__hold_buffer,9
antenna__violating__nets,137
antenna__violating__pins,153
route__antenna_violation__count,137
design__instance__count__class:antenna_cell,11908
antenna_diodes_count,655
route__net,7104
route__net__special,8
route__drc_errors__iter:1,2307
route__wirelength__iter:1,3322770
route__drc_errors__iter:2,440
route__wirelength__iter:2,3321440
route__drc_errors__iter:3,186
route__wirelength__iter:3,3321456
route__drc_errors__iter:4,0
route__wirelength__iter:4,3321521
route__drc_errors,0
route__wirelength,3321521
route__vias,74080
route__vias__singlecut,74080
route__vias__multicut,0
design__disconnected_pin__count,232
design__critical_disconnected_pin__count,0
route__wirelength__max,8275.74
timing__unannotated_net__count__corner:nom_tt_025C_1v80,371
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,371
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,371
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,371
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,371
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,371
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,371
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,371
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,371
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,371
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:vccd1__corner:nom_tt_025C_1v80,-1.62855E+7
design_powergrid__drop__average__net:vccd1__corner:nom_tt_025C_1v80,-130.827
design_powergrid__drop__worst__net:vccd1__corner:nom_tt_025C_1v80,1.62855E+7
design_powergrid__voltage__worst__net:vccd2__corner:nom_tt_025C_1v80,0
design_powergrid__drop__average__net:vccd2__corner:nom_tt_025C_1v80,0
design_powergrid__drop__worst__net:vccd2__corner:nom_tt_025C_1v80,0
design_powergrid__voltage__worst__net:vdda1__corner:nom_tt_025C_1v80,0
design_powergrid__drop__average__net:vdda1__corner:nom_tt_025C_1v80,0
design_powergrid__drop__worst__net:vdda1__corner:nom_tt_025C_1v80,0
design_powergrid__voltage__worst__net:vdda2__corner:nom_tt_025C_1v80,0
design_powergrid__drop__average__net:vdda2__corner:nom_tt_025C_1v80,0
design_powergrid__drop__worst__net:vdda2__corner:nom_tt_025C_1v80,0
design_powergrid__voltage__worst__net:vssd1__corner:nom_tt_025C_1v80,1.05442E+7
design_powergrid__drop__average__net:vssd1__corner:nom_tt_025C_1v80,90.01
design_powergrid__drop__worst__net:vssd1__corner:nom_tt_025C_1v80,1.05442E+7
design_powergrid__voltage__worst__net:vssd2__corner:nom_tt_025C_1v80,0
design_powergrid__drop__average__net:vssd2__corner:nom_tt_025C_1v80,0
design_powergrid__drop__worst__net:vssd2__corner:nom_tt_025C_1v80,0
design_powergrid__voltage__worst__net:vssa1__corner:nom_tt_025C_1v80,0
design_powergrid__drop__average__net:vssa1__corner:nom_tt_025C_1v80,0
design_powergrid__drop__worst__net:vssa1__corner:nom_tt_025C_1v80,0
design_powergrid__voltage__worst__net:vssa2__corner:nom_tt_025C_1v80,0
design_powergrid__drop__average__net:vssa2__corner:nom_tt_025C_1v80,0
design_powergrid__drop__worst__net:vssa2__corner:nom_tt_025C_1v80,0
design_powergrid__voltage__worst,-1.62855E+7
design_powergrid__voltage__worst__net:vccd1,-1.62855E+7
design_powergrid__drop__worst,1.62855E+7
design_powergrid__drop__worst__net:vccd1,1.62855E+7
design_powergrid__voltage__worst__net:vccd2,0
design_powergrid__drop__worst__net:vccd2,0
design_powergrid__voltage__worst__net:vdda1,0
design_powergrid__drop__worst__net:vdda1,0
design_powergrid__voltage__worst__net:vdda2,0
design_powergrid__drop__worst__net:vdda2,0
design_powergrid__voltage__worst__net:vssd1,1.05442E+7
design_powergrid__drop__worst__net:vssd1,1.05442E+7
design_powergrid__voltage__worst__net:vssd2,0
design_powergrid__drop__worst__net:vssd2,0
design_powergrid__voltage__worst__net:vssa1,0
design_powergrid__drop__worst__net:vssa1,0
design_powergrid__voltage__worst__net:vssa2,0
design_powergrid__drop__worst__net:vssa2,0
ir__voltage__worst,-16300000
ir__drop__avg,133
ir__drop__worst,16300000
design__xor_difference__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
