-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj\hdlsrc\zynqRadioHWSWLTEMIBDetectorRFSoC2x2\ltehdlDownlinkSyncDemod\LTE_MIB_H_ip_src_ltehdlDownlinkSyncDemod_Output_Interfacing.vhd
-- Created: 2022-05-23 17:26:44
-- 
-- Generated by MATLAB 9.12 and HDL Coder 3.20
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: LTE_MIB_H_ip_src_ltehdlDownlinkSyncDemod_Output_Interfacing
-- Source Path: ltehdlDownlinkSyncDemod/Sync Signal Search/Output Interfacing
-- Hierarchy Level: 4
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;
LIBRARY work_ltehdlDownlinkSyncDemod;

ENTITY LTE_MIB_H_ip_src_ltehdlDownlinkSyncDemod_Output_Interfacing IS
  PORT( clk                               :   IN    std_logic;
        reset_x                           :   IN    std_logic;
        enb                               :   IN    std_logic;
        reset                             :   IN    std_logic;
        PSSDone                           :   IN    std_logic;
        PSSSuccess                        :   IN    std_logic;
        SSSDone                           :   IN    std_logic;
        SSSSuccess                        :   IN    std_logic;
        NCellIDIn                         :   IN    std_logic_vector(8 DOWNTO 0);  -- ufix9
        TDDModeIn                         :   IN    std_logic;
        timingOffsetIn                    :   IN    std_logic_vector(14 DOWNTO 0);  -- ufix15
        NCellIDOut                        :   OUT   std_logic_vector(8 DOWNTO 0);  -- ufix9
        TDDModeOut                        :   OUT   std_logic;
        timingOffsetOut                   :   OUT   std_logic_vector(14 DOWNTO 0);  -- ufix15
        cellDetected                      :   OUT   std_logic;
        cellsearchDone                    :   OUT   std_logic
        );
END LTE_MIB_H_ip_src_ltehdlDownlinkSyncDemod_Output_Interfacing;


ARCHITECTURE rtl OF LTE_MIB_H_ip_src_ltehdlDownlinkSyncDemod_Output_Interfacing IS

  -- Component Declarations
  COMPONENT LTE_MIB_H_ip_src_ltehdlDownlinkSyncDemod_Detection_Status
    PORT( PSSDone                         :   IN    std_logic;
          PSSSuccess                      :   IN    std_logic;
          SSSDone                         :   IN    std_logic;
          SSSSuccess                      :   IN    std_logic;
          cellDetectedStb                 :   OUT   std_logic;
          cellSearchDoneStb               :   OUT   std_logic
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : LTE_MIB_H_ip_src_ltehdlDownlinkSyncDemod_Detection_Status
    USE ENTITY work_ltehdlDownlinkSyncDemod.LTE_MIB_H_ip_src_ltehdlDownlinkSyncDemod_Detection_Status(rtl);

  -- Signals
  SIGNAL cellDetectedStb                  : std_logic;
  SIGNAL cellSearchDoneStb                : std_logic;
  SIGNAL NCellIDIn_unsigned               : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL Unit_Delay_Enabled_Resettable_Synchronous_iv : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL Unit_Delay_Enabled_Resettable_Synchronous_out1 : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL Unit_Delay_Enabled_Resettable_Synchronous_ectrl : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL Unit_Delay_Enabled_Resettable_Synchronous_toDelay : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL Unit_Delay_Enabled_Resettable_Synchronous1_iv : std_logic;
  SIGNAL Unit_Delay_Enabled_Resettable_Synchronous1_out1 : std_logic;
  SIGNAL Unit_Delay_Enabled_Resettable_Synchronous1_ectrl : std_logic;
  SIGNAL Unit_Delay_Enabled_Resettable_Synchronous1_toDelay : std_logic;
  SIGNAL timingOffsetIn_unsigned          : unsigned(14 DOWNTO 0);  -- ufix15
  SIGNAL Unit_Delay_Enabled_Resettable_Synchronous2_iv : unsigned(14 DOWNTO 0);  -- ufix15
  SIGNAL Unit_Delay_Enabled_Resettable_Synchronous2_out1 : unsigned(14 DOWNTO 0);  -- ufix15
  SIGNAL Unit_Delay_Enabled_Resettable_Synchronous2_ectrl : unsigned(14 DOWNTO 0);  -- ufix15
  SIGNAL Unit_Delay_Enabled_Resettable_Synchronous2_toDelay : unsigned(14 DOWNTO 0);  -- ufix15
  SIGNAL Unit_Delay_Enabled_Resettable_Synchronous4_iv : std_logic;
  SIGNAL Unit_Delay_Enabled_Resettable_Synchronous4_out1 : std_logic;
  SIGNAL Unit_Delay_Enabled_Resettable_Synchronous4_ectrl : std_logic;
  SIGNAL Unit_Delay_Enabled_Resettable_Synchronous4_toDelay : std_logic;
  SIGNAL Unit_Delay_Enabled_Resettable_Synchronous3_iv : std_logic;
  SIGNAL Unit_Delay_Enabled_Resettable_Synchronous3_out1 : std_logic;
  SIGNAL Unit_Delay_Enabled_Resettable_Synchronous3_ectrl : std_logic;
  SIGNAL Unit_Delay_Enabled_Resettable_Synchronous3_toDelay : std_logic;

BEGIN
  u_Detection_Status : LTE_MIB_H_ip_src_ltehdlDownlinkSyncDemod_Detection_Status
    PORT MAP( PSSDone => PSSDone,
              PSSSuccess => PSSSuccess,
              SSSDone => SSSDone,
              SSSSuccess => SSSSuccess,
              cellDetectedStb => cellDetectedStb,
              cellSearchDoneStb => cellSearchDoneStb
              );

  NCellIDIn_unsigned <= unsigned(NCellIDIn);

  Unit_Delay_Enabled_Resettable_Synchronous_iv <= to_unsigned(16#000#, 9);

  
  Unit_Delay_Enabled_Resettable_Synchronous_ectrl <= Unit_Delay_Enabled_Resettable_Synchronous_out1 WHEN cellDetectedStb = '0' ELSE
      NCellIDIn_unsigned;

  
  Unit_Delay_Enabled_Resettable_Synchronous_toDelay <= Unit_Delay_Enabled_Resettable_Synchronous_ectrl WHEN reset = '0' ELSE
      Unit_Delay_Enabled_Resettable_Synchronous_iv;

  Unit_Delay_Enabled_Resettable_Synchronous_lowered_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        Unit_Delay_Enabled_Resettable_Synchronous_out1 <= to_unsigned(16#000#, 9);
      ELSIF enb = '1' THEN
        Unit_Delay_Enabled_Resettable_Synchronous_out1 <= Unit_Delay_Enabled_Resettable_Synchronous_toDelay;
      END IF;
    END IF;
  END PROCESS Unit_Delay_Enabled_Resettable_Synchronous_lowered_process;


  NCellIDOut <= std_logic_vector(Unit_Delay_Enabled_Resettable_Synchronous_out1);

  Unit_Delay_Enabled_Resettable_Synchronous1_iv <= '0';

  
  Unit_Delay_Enabled_Resettable_Synchronous1_ectrl <= Unit_Delay_Enabled_Resettable_Synchronous1_out1 WHEN cellDetectedStb = '0' ELSE
      TDDModeIn;

  
  Unit_Delay_Enabled_Resettable_Synchronous1_toDelay <= Unit_Delay_Enabled_Resettable_Synchronous1_ectrl WHEN reset = '0' ELSE
      Unit_Delay_Enabled_Resettable_Synchronous1_iv;

  Unit_Delay_Enabled_Resettable_Synchronous1_lowered_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        Unit_Delay_Enabled_Resettable_Synchronous1_out1 <= '0';
      ELSIF enb = '1' THEN
        Unit_Delay_Enabled_Resettable_Synchronous1_out1 <= Unit_Delay_Enabled_Resettable_Synchronous1_toDelay;
      END IF;
    END IF;
  END PROCESS Unit_Delay_Enabled_Resettable_Synchronous1_lowered_process;


  timingOffsetIn_unsigned <= unsigned(timingOffsetIn);

  Unit_Delay_Enabled_Resettable_Synchronous2_iv <= to_unsigned(16#0000#, 15);

  
  Unit_Delay_Enabled_Resettable_Synchronous2_ectrl <= Unit_Delay_Enabled_Resettable_Synchronous2_out1 WHEN cellDetectedStb = '0' ELSE
      timingOffsetIn_unsigned;

  
  Unit_Delay_Enabled_Resettable_Synchronous2_toDelay <= Unit_Delay_Enabled_Resettable_Synchronous2_ectrl WHEN reset = '0' ELSE
      Unit_Delay_Enabled_Resettable_Synchronous2_iv;

  Unit_Delay_Enabled_Resettable_Synchronous2_lowered_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        Unit_Delay_Enabled_Resettable_Synchronous2_out1 <= to_unsigned(16#0000#, 15);
      ELSIF enb = '1' THEN
        Unit_Delay_Enabled_Resettable_Synchronous2_out1 <= Unit_Delay_Enabled_Resettable_Synchronous2_toDelay;
      END IF;
    END IF;
  END PROCESS Unit_Delay_Enabled_Resettable_Synchronous2_lowered_process;


  timingOffsetOut <= std_logic_vector(Unit_Delay_Enabled_Resettable_Synchronous2_out1);

  Unit_Delay_Enabled_Resettable_Synchronous4_iv <= '0';

  
  Unit_Delay_Enabled_Resettable_Synchronous4_ectrl <= Unit_Delay_Enabled_Resettable_Synchronous4_out1 WHEN cellDetectedStb = '0' ELSE
      cellDetectedStb;

  
  Unit_Delay_Enabled_Resettable_Synchronous4_toDelay <= Unit_Delay_Enabled_Resettable_Synchronous4_ectrl WHEN reset = '0' ELSE
      Unit_Delay_Enabled_Resettable_Synchronous4_iv;

  Unit_Delay_Enabled_Resettable_Synchronous4_lowered_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        Unit_Delay_Enabled_Resettable_Synchronous4_out1 <= '0';
      ELSIF enb = '1' THEN
        Unit_Delay_Enabled_Resettable_Synchronous4_out1 <= Unit_Delay_Enabled_Resettable_Synchronous4_toDelay;
      END IF;
    END IF;
  END PROCESS Unit_Delay_Enabled_Resettable_Synchronous4_lowered_process;


  Unit_Delay_Enabled_Resettable_Synchronous3_iv <= '0';

  
  Unit_Delay_Enabled_Resettable_Synchronous3_ectrl <= Unit_Delay_Enabled_Resettable_Synchronous3_out1 WHEN cellSearchDoneStb = '0' ELSE
      cellSearchDoneStb;

  
  Unit_Delay_Enabled_Resettable_Synchronous3_toDelay <= Unit_Delay_Enabled_Resettable_Synchronous3_ectrl WHEN reset = '0' ELSE
      Unit_Delay_Enabled_Resettable_Synchronous3_iv;

  Unit_Delay_Enabled_Resettable_Synchronous3_lowered_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        Unit_Delay_Enabled_Resettable_Synchronous3_out1 <= '0';
      ELSIF enb = '1' THEN
        Unit_Delay_Enabled_Resettable_Synchronous3_out1 <= Unit_Delay_Enabled_Resettable_Synchronous3_toDelay;
      END IF;
    END IF;
  END PROCESS Unit_Delay_Enabled_Resettable_Synchronous3_lowered_process;


  TDDModeOut <= Unit_Delay_Enabled_Resettable_Synchronous1_out1;

  cellDetected <= Unit_Delay_Enabled_Resettable_Synchronous4_out1;

  cellsearchDone <= Unit_Delay_Enabled_Resettable_Synchronous3_out1;

END rtl;

