# Format: clock  timeReq  slackR/slackF  setupR/setupF  instName/pinName   # cycle(s)
REF_CLK(R)->ALU_CLK(R)	19.421   */2.268         */0.379         ALU_UNIT/\ALU_OUT_reg[0] /D    1
REF_CLK(R)->ALU_CLK(R)	19.421   */5.261         */0.379         ALU_UNIT/\ALU_OUT_reg[1] /D    1
REF_CLK(R)->ALU_CLK(R)	19.420   */7.951         */0.380         ALU_UNIT/\ALU_OUT_reg[2] /D    1
REF_CLK(R)->ALU_CLK(R)	19.424   */10.413        */0.376         ALU_UNIT/\ALU_OUT_reg[3] /D    1
REF_CLK(R)->ALU_CLK(R)	19.423   */11.796        */0.377         ALU_UNIT/\ALU_OUT_reg[15] /D    1
REF_CLK(R)->ALU_CLK(R)	19.425   */12.062        */0.375         ALU_UNIT/\ALU_OUT_reg[14] /D    1
REF_CLK(R)->ALU_CLK(R)	19.423   */12.443        */0.377         ALU_UNIT/\ALU_OUT_reg[13] /D    1
REF_CLK(R)->ALU_CLK(R)	19.424   */12.622        */0.376         ALU_UNIT/\ALU_OUT_reg[4] /D    1
REF_CLK(R)->ALU_CLK(R)	19.421   */12.811        */0.379         ALU_UNIT/\ALU_OUT_reg[12] /D    1
REF_CLK(R)->ALU_CLK(R)	19.422   */13.141        */0.378         ALU_UNIT/\ALU_OUT_reg[11] /D    1
REF_CLK(R)->ALU_CLK(R)	19.424   */13.374        */0.376         ALU_UNIT/\ALU_OUT_reg[10] /D    1
REF_CLK(R)->ALU_CLK(R)	19.423   */13.662        */0.377         ALU_UNIT/\ALU_OUT_reg[9] /D    1
REF_CLK(R)->ALU_CLK(R)	19.420   */13.827        */0.380         ALU_UNIT/\ALU_OUT_reg[8] /D    1
REF_CLK(R)->ALU_CLK(R)	19.424   */13.882        */0.376         ALU_UNIT/\ALU_OUT_reg[7] /D    1
REF_CLK(R)->ALU_CLK(R)	19.419   */14.286        */0.381         ALU_UNIT/\ALU_OUT_reg[5] /D    1
REF_CLK(R)->ALU_CLK(R)	19.423   */14.326        */0.377         ALU_UNIT/\ALU_OUT_reg[6] /D    1
REF_CLK(R)->ALU_CLK(R)	19.424   */16.449        */0.375         ALU_UNIT/OUT_VALID_reg/D    1
REF_CLK(R)->REF_CLK(R)	19.436   */16.452        */0.364         REGISTER_FILE/\RdData_reg[4] /D    1
REF_CLK(R)->REF_CLK(R)	19.436   */16.456        */0.364         REGISTER_FILE/\RdData_reg[5] /D    1
REF_CLK(R)->REF_CLK(R)	19.435   */16.486        */0.365         REGISTER_FILE/\RdData_reg[7] /D    1
REF_CLK(R)->REF_CLK(R)	19.436   */16.490        */0.364         REGISTER_FILE/\RdData_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	19.436   */16.490        */0.364         REGISTER_FILE/\RdData_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	19.436   */16.490        */0.364         REGISTER_FILE/\RdData_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	19.437   */16.495        */0.363         REGISTER_FILE/\RdData_reg[6] /D    1
REF_CLK(R)->REF_CLK(R)	19.437   */16.497        */0.363         REGISTER_FILE/\RdData_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	19.397   */16.526        */0.403         CONTROL_UNIT/\TX_P_DATA_reg[7] /D    1
REF_CLK(R)->REF_CLK(R)	19.399   */16.538        */0.401         CONTROL_UNIT/\TX_P_DATA_reg[5] /D    1
REF_CLK(R)->REF_CLK(R)	19.397   */16.542        */0.403         CONTROL_UNIT/\TX_P_DATA_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	19.397   */16.544        */0.403         CONTROL_UNIT/\TX_P_DATA_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	19.399   */16.554        */0.401         CONTROL_UNIT/\TX_P_DATA_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	19.398   */16.559        */0.402         CONTROL_UNIT/\TX_P_DATA_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	19.397   */16.566        */0.403         CONTROL_UNIT/\TX_P_DATA_reg[4] /D    1
REF_CLK(R)->REF_CLK(R)	19.397   */16.571        */0.403         CONTROL_UNIT/\TX_P_DATA_reg[6] /D    1
REF_CLK(R)->REF_CLK(R)	19.393   */16.684        */0.407         CONTROL_UNIT/TX_D_VLD_reg/D    1
REF_CLK(R)->REF_CLK(R)	19.423   */17.113        */0.377         REGISTER_FILE/\Reg_File_reg[15][3] /D    1
REF_CLK(R)->REF_CLK(R)	19.423   */17.117        */0.377         REGISTER_FILE/\Reg_File_reg[15][7] /D    1
REF_CLK(R)->REF_CLK(R)	19.424   */17.118        */0.376         REGISTER_FILE/\Reg_File_reg[15][1] /D    1
REF_CLK(R)->REF_CLK(R)	19.424   */17.120        */0.376         REGISTER_FILE/\Reg_File_reg[15][4] /D    1
REF_CLK(R)->REF_CLK(R)	19.424   */17.121        */0.376         REGISTER_FILE/\Reg_File_reg[15][0] /D    1
REF_CLK(R)->REF_CLK(R)	19.423   */17.121        */0.377         REGISTER_FILE/\Reg_File_reg[15][5] /D    1
REF_CLK(R)->REF_CLK(R)	19.424   */17.124        */0.376         REGISTER_FILE/\Reg_File_reg[15][6] /D    1
REF_CLK(R)->REF_CLK(R)	19.426   */17.128        */0.374         REGISTER_FILE/\Reg_File_reg[15][2] /D    1
REF_CLK(R)->REF_CLK(R)	19.425   */17.151        */0.375         ASYN_FIFO/link_Memory/\RAM_reg[3][7] /D    1
REF_CLK(R)->REF_CLK(R)	19.427   */17.156        */0.373         ASYN_FIFO/link_Memory/\RAM_reg[3][5] /D    1
REF_CLK(R)->REF_CLK(R)	19.427   */17.158        */0.373         ASYN_FIFO/link_Memory/\RAM_reg[3][2] /D    1
REF_CLK(R)->REF_CLK(R)	19.428   */17.161        */0.372         ASYN_FIFO/link_Memory/\RAM_reg[3][1] /D    1
REF_CLK(R)->REF_CLK(R)	19.429   */17.166        */0.371         ASYN_FIFO/link_Memory/\RAM_reg[3][6] /D    1
REF_CLK(R)->REF_CLK(R)	19.429   */17.168        */0.371         ASYN_FIFO/link_Memory/\RAM_reg[3][0] /D    1
REF_CLK(R)->REF_CLK(R)	19.429   */17.169        */0.371         ASYN_FIFO/link_Memory/\RAM_reg[3][3] /D    1
REF_CLK(R)->REF_CLK(R)	19.430   */17.169        */0.370         ASYN_FIFO/link_Memory/\RAM_reg[3][4] /D    1
REF_CLK(R)->REF_CLK(R)	19.427   */17.174        */0.373         ASYN_FIFO/link_Memory/\RAM_reg[0][7] /D    1
REF_CLK(R)->REF_CLK(R)	19.428   */17.177        */0.372         ASYN_FIFO/link_Memory/\RAM_reg[0][1] /D    1
REF_CLK(R)->REF_CLK(R)	19.428   */17.177        */0.372         ASYN_FIFO/link_Memory/\RAM_reg[0][2] /D    1
REF_CLK(R)->REF_CLK(R)	19.426   */17.178        */0.374         ASYN_FIFO/link_Memory/\RAM_reg[1][7] /D    1
REF_CLK(R)->REF_CLK(R)	19.429   */17.178        */0.371         ASYN_FIFO/link_Memory/\RAM_reg[0][4] /D    1
REF_CLK(R)->REF_CLK(R)	19.426   */17.180        */0.374         ASYN_FIFO/link_Memory/\RAM_reg[1][0] /D    1
REF_CLK(R)->REF_CLK(R)	19.429   */17.182        */0.371         ASYN_FIFO/link_Memory/\RAM_reg[0][3] /D    1
REF_CLK(R)->REF_CLK(R)	19.428   */17.183        */0.372         ASYN_FIFO/link_Memory/\RAM_reg[1][2] /D    1
REF_CLK(R)->REF_CLK(R)	19.430   */17.184        */0.370         ASYN_FIFO/link_Memory/\RAM_reg[0][5] /D    1
REF_CLK(R)->REF_CLK(R)	19.430   */17.184        */0.370         ASYN_FIFO/link_Memory/\RAM_reg[0][6] /D    1
REF_CLK(R)->REF_CLK(R)	19.428   */17.186        */0.372         ASYN_FIFO/link_Memory/\RAM_reg[1][4] /D    1
REF_CLK(R)->REF_CLK(R)	19.430   */17.186        */0.370         ASYN_FIFO/link_Memory/\RAM_reg[0][0] /D    1
REF_CLK(R)->REF_CLK(R)	19.428   */17.187        */0.372         ASYN_FIFO/link_Memory/\RAM_reg[1][3] /D    1
REF_CLK(R)->REF_CLK(R)	19.429   */17.191        */0.371         ASYN_FIFO/link_Memory/\RAM_reg[1][5] /D    1
REF_CLK(R)->REF_CLK(R)	19.429   */17.191        */0.371         ASYN_FIFO/link_Memory/\RAM_reg[1][1] /D    1
REF_CLK(R)->REF_CLK(R)	19.430   */17.193        */0.370         ASYN_FIFO/link_Memory/\RAM_reg[1][6] /D    1
REF_CLK(R)->REF_CLK(R)	19.380   */17.195        */0.420         REGISTER_FILE/\Reg_File_reg[14][2] /D    1
REF_CLK(R)->REF_CLK(R)	19.379   */17.197        */0.420         REGISTER_FILE/\Reg_File_reg[14][1] /D    1
REF_CLK(R)->REF_CLK(R)	19.372   */17.205        */0.428         REGISTER_FILE/\Reg_File_reg[11][0] /D    1
REF_CLK(R)->REF_CLK(R)	19.381   */17.210        */0.419         REGISTER_FILE/\Reg_File_reg[13][6] /D    1
REF_CLK(R)->REF_CLK(R)	19.381   */17.210        */0.419         REGISTER_FILE/\Reg_File_reg[5][1] /D    1
REF_CLK(R)->REF_CLK(R)	19.381   */17.210        */0.419         REGISTER_FILE/\Reg_File_reg[14][6] /D    1
REF_CLK(R)->REF_CLK(R)	19.383   */17.213        */0.417         REGISTER_FILE/\Reg_File_reg[13][2] /D    1
REF_CLK(R)->REF_CLK(R)	19.382   */17.214        */0.418         REGISTER_FILE/\Reg_File_reg[14][7] /D    1
REF_CLK(R)->REF_CLK(R)	19.382   */17.217        */0.418         REGISTER_FILE/\Reg_File_reg[5][7] /D    1
REF_CLK(R)->REF_CLK(R)	19.383   */17.219        */0.417         REGISTER_FILE/\Reg_File_reg[14][5] /D    1
REF_CLK(R)->REF_CLK(R)	19.385   */17.221        */0.415         REGISTER_FILE/\Reg_File_reg[14][0] /D    1
REF_CLK(R)->REF_CLK(R)	19.385   */17.222        */0.415         REGISTER_FILE/\Reg_File_reg[13][1] /D    1
REF_CLK(R)->REF_CLK(R)	19.384   */17.222        */0.416         REGISTER_FILE/\Reg_File_reg[1][2] /D    1
REF_CLK(R)->REF_CLK(R)	19.384   */17.222        */0.416         REGISTER_FILE/\Reg_File_reg[5][4] /D    1
REF_CLK(R)->REF_CLK(R)	19.385   */17.222        */0.415         REGISTER_FILE/\Reg_File_reg[1][3] /D    1
REF_CLK(R)->REF_CLK(R)	19.384   */17.223        */0.416         REGISTER_FILE/\Reg_File_reg[5][2] /D    1
REF_CLK(R)->REF_CLK(R)	19.383   */17.223        */0.417         REGISTER_FILE/\Reg_File_reg[5][5] /D    1
REF_CLK(R)->REF_CLK(R)	19.385   */17.224        */0.415         REGISTER_FILE/\Reg_File_reg[1][1] /D    1
REF_CLK(R)->REF_CLK(R)	19.385   */17.224        */0.415         REGISTER_FILE/\Reg_File_reg[13][4] /D    1
REF_CLK(R)->REF_CLK(R)	19.385   */17.224        */0.415         REGISTER_FILE/\Reg_File_reg[1][0] /D    1
REF_CLK(R)->REF_CLK(R)	19.385   */17.225        */0.415         REGISTER_FILE/\Reg_File_reg[1][4] /D    1
REF_CLK(R)->REF_CLK(R)	19.384   */17.226        */0.416         REGISTER_FILE/\Reg_File_reg[1][5] /D    1
REF_CLK(R)->REF_CLK(R)	19.387   */17.226        */0.413         REGISTER_FILE/\Reg_File_reg[14][3] /D    1
REF_CLK(R)->REF_CLK(R)	19.384   */17.228        */0.416         REGISTER_FILE/\Reg_File_reg[1][6] /D    1
REF_CLK(R)->REF_CLK(R)	19.387   */17.229        */0.413         REGISTER_FILE/\Reg_File_reg[13][3] /D    1
REF_CLK(R)->REF_CLK(R)	19.387   */17.229        */0.413         REGISTER_FILE/\Reg_File_reg[14][4] /D    1
REF_CLK(R)->REF_CLK(R)	19.385   */17.230        */0.415         REGISTER_FILE/\Reg_File_reg[13][7] /D    1
REF_CLK(R)->REF_CLK(R)	19.385   */17.230        */0.415         REGISTER_FILE/\Reg_File_reg[13][5] /D    1
REF_CLK(R)->REF_CLK(R)	19.386   */17.230        */0.414         REGISTER_FILE/\Reg_File_reg[13][0] /D    1
REF_CLK(R)->REF_CLK(R)	19.377   */17.232        */0.423         REGISTER_FILE/\Reg_File_reg[10][7] /D    1
REF_CLK(R)->REF_CLK(R)	19.387   */17.232        */0.413         REGISTER_FILE/\Reg_File_reg[5][3] /D    1
REF_CLK(R)->REF_CLK(R)	19.385   */17.232        */0.415         REGISTER_FILE/\Reg_File_reg[5][6] /D    1
REF_CLK(R)->REF_CLK(R)	19.385   */17.232        */0.414         REGISTER_FILE/\Reg_File_reg[1][7] /D    1
REF_CLK(R)->REF_CLK(R)	19.418   17.236/*        0.382/*         ASYN_FIFO/link_FIFO_Write/\wptr_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	19.418   17.236/*        0.382/*         ASYN_FIFO/link_FIFO_Write/\wptr_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	19.418   17.236/*        0.382/*         ASYN_FIFO/link_FIFO_Write/\waddr_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.418   17.237/*        0.382/*         ASYN_FIFO/link_FIFO_Write/\waddr_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	19.387   */17.237        */0.413         REGISTER_FILE/\Reg_File_reg[5][0] /D    1
REF_CLK(R)->REF_CLK(R)	19.418   17.237/*        0.382/*         CONTROL_UNIT/\TX_P_DATA_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	19.418   17.237/*        0.382/*         CONTROL_UNIT/\TX_P_DATA_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	19.418   17.237/*        0.382/*         CONTROL_UNIT/\TX_P_DATA_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.418   17.237/*        0.382/*         CONTROL_UNIT/\TX_P_DATA_reg[4] /RN    1
REF_CLK(R)->REF_CLK(R)	19.418   17.237/*        0.382/*         CONTROL_UNIT/\TX_P_DATA_reg[7] /RN    1
REF_CLK(R)->REF_CLK(R)	19.418   17.237/*        0.382/*         ASYN_FIFO/link_FIFO_Write/\wptr_bin_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.418   17.237/*        0.382/*         CONTROL_UNIT/\TX_P_DATA_reg[5] /RN    1
REF_CLK(R)->REF_CLK(R)	19.418   17.237/*        0.382/*         CONTROL_UNIT/\TX_P_DATA_reg[6] /RN    1
REF_CLK(R)->REF_CLK(R)	19.418   17.239/*        0.382/*         CONTROL_UNIT/\TX_P_DATA_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.418   17.240/*        0.382/*         ASYN_FIFO/link_FIFO_Write/\wptr_bin_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.382   */17.240        */0.418         REGISTER_FILE/\Reg_File_reg[7][2] /D    1
REF_CLK(R)->REF_CLK(R)	19.418   17.240/*        0.382/*         ASYN_FIFO/link_FIFO_Write/\wptr_bin_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	19.382   */17.241        */0.418         REGISTER_FILE/\Reg_File_reg[7][1] /D    1
REF_CLK(R)->REF_CLK(R)	19.418   17.241/*        0.382/*         ASYN_FIFO/link_FIFO_Write/\wptr_bin_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	19.418   17.242/*        0.382/*         CONTROL_UNIT/TX_D_VLD_reg/RN    1
REF_CLK(R)->REF_CLK(R)	19.418   17.244/*        0.382/*         ASYN_FIFO/link_FIFO_Write/\wptr_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.355   */17.244        */0.445         REGISTER_FILE/\Reg_File_reg[3][5] /D    1
REF_CLK(R)->REF_CLK(R)	19.418   17.244/*        0.382/*         ASYN_FIFO/link_synchronizer_write/\q2_ptr_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	19.419   17.245/*        0.381/*         ASYN_FIFO/link_FIFO_Write/\wptr_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.419   17.245/*        0.381/*         ASYN_FIFO/link_FIFO_Write/\waddr_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.419   17.245/*        0.381/*         ASYN_FIFO/link_synchronizer_write/\q2_ptr_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	19.419   17.245/*        0.381/*         ASYN_FIFO/link_synchronizer_write/\ff1_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.419   17.245/*        0.381/*         ASYN_FIFO/link_synchronizer_write/\ff1_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.419   17.245/*        0.381/*         ASYN_FIFO/link_synchronizer_write/\ff1_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	19.419   17.245/*        0.381/*         ASYN_FIFO/link_synchronizer_write/\q2_ptr_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.419   17.245/*        0.381/*         ASYN_FIFO/link_synchronizer_write/\q2_ptr_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.383   */17.246        */0.417         REGISTER_FILE/\Reg_File_reg[9][1] /D    1
REF_CLK(R)->REF_CLK(R)	19.419   17.246/*        0.381/*         CONTROL_UNIT/RdEn_reg/RN    1
REF_CLK(R)->REF_CLK(R)	19.419   17.246/*        0.381/*         ASYN_FIFO/link_synchronizer_write/\ff1_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	19.383   */17.246        */0.417         REGISTER_FILE/\Reg_File_reg[7][4] /D    1
REF_CLK(R)->REF_CLK(R)	19.384   */17.247        */0.416         REGISTER_FILE/\Reg_File_reg[10][2] /D    1
REF_CLK(R)->REF_CLK(R)	19.419   17.247/*        0.381/*         CONTROL_UNIT/\state_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.419   17.248/*        0.381/*         CONTROL_UNIT/\state_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	19.385   */17.248        */0.415         REGISTER_FILE/\Reg_File_reg[10][3] /D    1
REF_CLK(R)->REF_CLK(R)	19.430   */17.248        */0.370         ASYN_FIFO/link_Memory/\RAM_reg[2][7] /D    1
REF_CLK(R)->REF_CLK(R)	19.424   */17.249        */0.376         ASYN_FIFO/link_Memory/\RAM_reg[7][3] /D    1
REF_CLK(R)->REF_CLK(R)	19.383   */17.250        */0.417         REGISTER_FILE/\Reg_File_reg[10][5] /D    1
REF_CLK(R)->REF_CLK(R)	19.382   */17.250        */0.418         REGISTER_FILE/\Reg_File_reg[9][6] /D    1
REF_CLK(R)->REF_CLK(R)	19.419   17.250/*        0.381/*         DATA_SYNC/\ff_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.382   */17.250        */0.417         REGISTER_FILE/\Reg_File_reg[12][2] /D    1
REF_CLK(R)->REF_CLK(R)	19.382   */17.251        */0.418         REGISTER_FILE/\Reg_File_reg[12][6] /D    1
REF_CLK(R)->REF_CLK(R)	19.384   */17.251        */0.416         REGISTER_FILE/\Reg_File_reg[9][2] /D    1
REF_CLK(R)->REF_CLK(R)	19.382   */17.252        */0.418         REGISTER_FILE/\Reg_File_reg[11][1] /D    1
REF_CLK(R)->REF_CLK(R)	19.419   17.252/*        0.381/*         DATA_SYNC/enable_pulse_reg/RN    1
REF_CLK(R)->REF_CLK(R)	19.419   17.252/*        0.381/*         DATA_SYNC/\ff_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.384   */17.252        */0.416         REGISTER_FILE/\Reg_File_reg[7][0] /D    1
REF_CLK(R)->REF_CLK(R)	19.384   */17.253        */0.416         REGISTER_FILE/\Reg_File_reg[7][6] /D    1
REF_CLK(R)->REF_CLK(R)	19.419   17.254/*        0.381/*         DATA_SYNC/\sync_bus_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.383   */17.254        */0.417         REGISTER_FILE/\Reg_File_reg[12][0] /D    1
REF_CLK(R)->REF_CLK(R)	19.385   */17.254        */0.414         REGISTER_FILE/\Reg_File_reg[10][0] /D    1
REF_CLK(R)->REF_CLK(R)	19.419   17.254/*        0.381/*         DATA_SYNC/Pulse_Gen_reg/RN    1
REF_CLK(R)->REF_CLK(R)	19.431   */17.254        */0.369         ASYN_FIFO/link_Memory/\RAM_reg[2][2] /D    1
REF_CLK(R)->REF_CLK(R)	19.419   17.254/*        0.381/*         DATA_SYNC/\sync_bus_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	19.431   */17.255        */0.369         ASYN_FIFO/link_Memory/\RAM_reg[2][6] /D    1
REF_CLK(R)->REF_CLK(R)	19.431   */17.255        */0.369         ASYN_FIFO/link_Memory/\RAM_reg[2][1] /D    1
REF_CLK(R)->REF_CLK(R)	19.384   */17.255        */0.416         REGISTER_FILE/\Reg_File_reg[10][6] /D    1
REF_CLK(R)->REF_CLK(R)	19.382   */17.256        */0.418         REGISTER_FILE/\Reg_File_reg[11][5] /D    1
REF_CLK(R)->REF_CLK(R)	19.383   */17.256        */0.417         REGISTER_FILE/\Reg_File_reg[9][7] /D    1
REF_CLK(R)->REF_CLK(R)	19.419   17.256/*        0.381/*         DATA_SYNC/\sync_bus_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.385   */17.256        */0.415         REGISTER_FILE/\Reg_File_reg[7][7] /D    1
REF_CLK(R)->REF_CLK(R)	19.419   17.257/*        0.381/*         DATA_SYNC/\sync_bus_reg[4] /RN    1
REF_CLK(R)->REF_CLK(R)	19.431   */17.257        */0.369         ASYN_FIFO/link_Memory/\RAM_reg[2][3] /D    1
REF_CLK(R)->REF_CLK(R)	19.386   */17.257        */0.414         REGISTER_FILE/\Reg_File_reg[10][4] /D    1
REF_CLK(R)->REF_CLK(R)	19.383   */17.258        */0.417         REGISTER_FILE/\Reg_File_reg[12][5] /D    1
REF_CLK(R)->REF_CLK(R)	19.384   */17.258        */0.416         REGISTER_FILE/\Reg_File_reg[9][5] /D    1
REF_CLK(R)->REF_CLK(R)	19.386   */17.258        */0.413         REGISTER_FILE/\Reg_File_reg[7][3] /D    1
REF_CLK(R)->REF_CLK(R)	19.385   */17.259        */0.415         REGISTER_FILE/\Reg_File_reg[7][5] /D    1
REF_CLK(R)->REF_CLK(R)	19.385   */17.259        */0.415         REGISTER_FILE/\Reg_File_reg[12][4] /D    1
REF_CLK(R)->REF_CLK(R)	19.432   */17.259        */0.368         ASYN_FIFO/link_Memory/\RAM_reg[2][5] /D    1
REF_CLK(R)->REF_CLK(R)	19.387   */17.260        */0.413         REGISTER_FILE/\Reg_File_reg[10][1] /D    1
REF_CLK(R)->REF_CLK(R)	19.385   */17.260        */0.415         REGISTER_FILE/\Reg_File_reg[9][4] /D    1
REF_CLK(R)->REF_CLK(R)	19.432   */17.260        */0.368         ASYN_FIFO/link_Memory/\RAM_reg[2][4] /D    1
REF_CLK(R)->REF_CLK(R)	19.419   17.260/*        0.381/*         DATA_SYNC/\sync_bus_reg[7] /RN    1
REF_CLK(R)->REF_CLK(R)	19.419   17.260/*        0.381/*         DATA_SYNC/\sync_bus_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	19.419   17.261/*        0.381/*         DATA_SYNC/\sync_bus_reg[6] /RN    1
REF_CLK(R)->REF_CLK(R)	19.432   */17.261        */0.368         ASYN_FIFO/link_Memory/\RAM_reg[2][0] /D    1
REF_CLK(R)->REF_CLK(R)	19.419   17.261/*        0.381/*         DATA_SYNC/\sync_bus_reg[5] /RN    1
REF_CLK(R)->REF_CLK(R)	19.387   */17.263        */0.413         REGISTER_FILE/\Reg_File_reg[9][3] /D    1
REF_CLK(R)->REF_CLK(R)	19.386   */17.263        */0.414         REGISTER_FILE/\Reg_File_reg[12][3] /D    1
REF_CLK(R)->REF_CLK(R)	19.385   */17.263        */0.415         REGISTER_FILE/\Reg_File_reg[11][4] /D    1
REF_CLK(R)->REF_CLK(R)	19.383   */17.264        */0.417         REGISTER_FILE/\Reg_File_reg[11][6] /D    1
REF_CLK(R)->REF_CLK(R)	19.419   17.266/*        0.381/*         CONTROL_UNIT/\WrData_reg[7] /RN    1
REF_CLK(R)->REF_CLK(R)	19.386   */17.266        */0.414         REGISTER_FILE/\Reg_File_reg[11][3] /D    1
REF_CLK(R)->REF_CLK(R)	19.387   */17.267        */0.413         REGISTER_FILE/\Reg_File_reg[9][0] /D    1
REF_CLK(R)->REF_CLK(R)	19.419   17.267/*        0.381/*         CONTROL_UNIT/EN_reg/RN    1
REF_CLK(R)->REF_CLK(R)	19.419   17.267/*        0.381/*         CONTROL_UNIT/WrEn_reg/RN    1
REF_CLK(R)->REF_CLK(R)	19.419   17.267/*        0.381/*         CONTROL_UNIT/CLK_EN_reg/RN    1
REF_CLK(R)->REF_CLK(R)	19.419   17.267/*        0.381/*         CONTROL_UNIT/ALU_Part1_Done_reg/RN    1
REF_CLK(R)->REF_CLK(R)	19.419   17.267/*        0.381/*         CONTROL_UNIT/\ALU_FUN_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	19.419   17.267/*        0.381/*         CONTROL_UNIT/\ALU_FUN_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	19.419   17.268/*        0.381/*         CONTROL_UNIT/\Address_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	19.419   17.268/*        0.381/*         CONTROL_UNIT/\Address_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	19.385   */17.268        */0.414         REGISTER_FILE/\Reg_File_reg[12][7] /D    1
REF_CLK(R)->REF_CLK(R)	19.419   17.268/*        0.381/*         CONTROL_UNIT/\Address_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.419   17.268/*        0.381/*         CONTROL_UNIT/\ALU_FUN_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.419   17.268/*        0.381/*         CONTROL_UNIT/\ALU_FUN_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.419   17.268/*        0.381/*         CONTROL_UNIT/\Address_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.419   17.268/*        0.381/*         CONTROL_UNIT/\WrData_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.419   17.268/*        0.381/*         CONTROL_UNIT/\WrData_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.419   17.268/*        0.381/*         CONTROL_UNIT/\state_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.380   */17.269        */0.420         REGISTER_FILE/\Reg_File_reg[8][5] /D    1
REF_CLK(R)->REF_CLK(R)	19.419   17.269/*        0.381/*         REGISTER_FILE/RdData_Valid_reg/RN    1
REF_CLK(R)->REF_CLK(R)	19.385   */17.270        */0.415         REGISTER_FILE/\Reg_File_reg[11][7] /D    1
REF_CLK(R)->REF_CLK(R)	19.387   */17.271        */0.413         REGISTER_FILE/\Reg_File_reg[12][1] /D    1
REF_CLK(R)->REF_CLK(R)	19.382   */17.272        */0.417         REGISTER_FILE/\Reg_File_reg[8][0] /D    1
REF_CLK(R)->REF_CLK(R)	19.387   */17.272        */0.413         REGISTER_FILE/\Reg_File_reg[11][2] /D    1
REF_CLK(R)->REF_CLK(R)	19.429   */17.274        */0.371         ASYN_FIFO/link_Memory/\RAM_reg[7][4] /D    1
REF_CLK(R)->REF_CLK(R)	19.383   */17.274        */0.417         REGISTER_FILE/\Reg_File_reg[8][1] /D    1
REF_CLK(R)->REF_CLK(R)	19.419   17.275/*        0.381/*         CONTROL_UNIT/\WrData_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	19.419   17.275/*        0.381/*         REGISTER_FILE/\Reg_File_reg[2][1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.419   17.276/*        0.381/*         CONTROL_UNIT/\WrData_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	19.382   */17.276        */0.418         REGISTER_FILE/\Reg_File_reg[3][7] /D    1
REF_CLK(R)->REF_CLK(R)	19.419   17.277/*        0.381/*         CONTROL_UNIT/\WrData_reg[6] /RN    1
REF_CLK(R)->REF_CLK(R)	19.419   17.277/*        0.381/*         CONTROL_UNIT/\WrData_reg[5] /RN    1
REF_CLK(R)->REF_CLK(R)	19.419   17.277/*        0.381/*         CONTROL_UNIT/\WrData_reg[4] /RN    1
REF_CLK(R)->REF_CLK(R)	19.384   */17.278        */0.416         REGISTER_FILE/\Reg_File_reg[8][2] /D    1
REF_CLK(R)->REF_CLK(R)	19.429   */17.278        */0.371         ASYN_FIFO/link_Memory/\RAM_reg[7][2] /D    1
REF_CLK(R)->REF_CLK(R)	19.383   */17.279        */0.417         REGISTER_FILE/\Reg_File_reg[8][7] /D    1
REF_CLK(R)->REF_CLK(R)	19.430   */17.279        */0.370         ASYN_FIFO/link_Memory/\RAM_reg[7][6] /D    1
REF_CLK(R)->REF_CLK(R)	19.419   17.279/*        0.381/*         REGISTER_FILE/\Reg_File_reg[3][0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.430   */17.280        */0.370         ASYN_FIFO/link_Memory/\RAM_reg[7][7] /D    1
REF_CLK(R)->REF_CLK(R)	19.383   */17.282        */0.417         REGISTER_FILE/\Reg_File_reg[3][6] /D    1
REF_CLK(R)->REF_CLK(R)	19.385   */17.282        */0.415         REGISTER_FILE/\Reg_File_reg[8][4] /D    1
REF_CLK(R)->REF_CLK(R)	19.385   */17.285        */0.415         REGISTER_FILE/\Reg_File_reg[3][4] /D    1
REF_CLK(R)->REF_CLK(R)	19.384   */17.286        */0.416         REGISTER_FILE/\Reg_File_reg[8][6] /D    1
REF_CLK(R)->REF_CLK(R)	19.419   17.286/*        0.381/*         REGISTER_FILE/\Reg_File_reg[3][1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.419   17.287/*        0.381/*         REGISTER_FILE/\Reg_File_reg[2][2] /RN    1
REF_CLK(R)->REF_CLK(R)	19.432   */17.288        */0.368         ASYN_FIFO/link_Memory/\RAM_reg[7][5] /D    1
REF_CLK(R)->REF_CLK(R)	19.386   */17.288        */0.414         REGISTER_FILE/\Reg_File_reg[3][0] /D    1
REF_CLK(R)->REF_CLK(R)	19.387   */17.288        */0.413         REGISTER_FILE/\Reg_File_reg[8][3] /D    1
REF_CLK(R)->REF_CLK(R)	19.419   17.289/*        0.381/*         REGISTER_FILE/\Reg_File_reg[3][6] /RN    1
REF_CLK(R)->REF_CLK(R)	19.432   */17.291        */0.368         ASYN_FIFO/link_Memory/\RAM_reg[7][0] /D    1
REF_CLK(R)->REF_CLK(R)	19.387   */17.292        */0.413         REGISTER_FILE/\Reg_File_reg[3][3] /D    1
REF_CLK(R)->REF_CLK(R)	19.387   */17.294        */0.413         REGISTER_FILE/\Reg_File_reg[3][2] /D    1
REF_CLK(R)->REF_CLK(R)	19.387   */17.294        */0.413         REGISTER_FILE/\Reg_File_reg[3][1] /D    1
REF_CLK(R)->REF_CLK(R)	19.433   */17.295        */0.367         ASYN_FIFO/link_Memory/\RAM_reg[7][1] /D    1
REF_CLK(R)->REF_CLK(R)	19.399   */17.298        */0.401         CONTROL_UNIT/CLK_EN_reg/D    1
REF_CLK(R)->REF_CLK(R)	19.425   */17.303        */0.375         ASYN_FIFO/link_Memory/\RAM_reg[6][3] /D    1
REF_CLK(R)->REF_CLK(R)	19.401   */17.306        */0.399         CONTROL_UNIT/EN_reg/D    1
REF_CLK(R)->REF_CLK(R)	19.427   */17.312        */0.373         ASYN_FIFO/link_Memory/\RAM_reg[4][2] /D    1
REF_CLK(R)->REF_CLK(R)	19.427   */17.313        */0.373         ASYN_FIFO/link_Memory/\RAM_reg[6][0] /D    1
REF_CLK(R)->REF_CLK(R)	19.428   */17.314        */0.372         ASYN_FIFO/link_Memory/\RAM_reg[6][5] /D    1
REF_CLK(R)->REF_CLK(R)	19.429   */17.318        */0.371         ASYN_FIFO/link_Memory/\RAM_reg[6][6] /D    1
REF_CLK(R)->REF_CLK(R)	19.429   */17.319        */0.371         ASYN_FIFO/link_Memory/\RAM_reg[6][4] /D    1
REF_CLK(R)->REF_CLK(R)	19.429   */17.320        */0.371         ASYN_FIFO/link_Memory/\RAM_reg[6][2] /D    1
REF_CLK(R)->REF_CLK(R)	19.429   */17.322        */0.371         ASYN_FIFO/link_Memory/\RAM_reg[4][3] /D    1
REF_CLK(R)->REF_CLK(R)	19.427   */17.323        */0.373         ASYN_FIFO/link_Memory/\RAM_reg[5][3] /D    1
REF_CLK(R)->REF_CLK(R)	19.427   */17.323        */0.373         ASYN_FIFO/link_Memory/\RAM_reg[5][7] /D    1
REF_CLK(R)->REF_CLK(R)	19.429   */17.324        */0.371         ASYN_FIFO/link_Memory/\RAM_reg[6][1] /D    1
REF_CLK(R)->REF_CLK(R)	19.427   */17.326        */0.372         ASYN_FIFO/link_Memory/\RAM_reg[5][1] /D    1
REF_CLK(R)->REF_CLK(R)	19.430   */17.326        */0.370         ASYN_FIFO/link_Memory/\RAM_reg[6][7] /D    1
REF_CLK(R)->REF_CLK(R)	19.430   */17.328        */0.370         ASYN_FIFO/link_Memory/\RAM_reg[4][7] /D    1
REF_CLK(R)->REF_CLK(R)	19.430   */17.329        */0.370         ASYN_FIFO/link_Memory/\RAM_reg[4][5] /D    1
REF_CLK(R)->REF_CLK(R)	19.430   */17.330        */0.370         ASYN_FIFO/link_Memory/\RAM_reg[4][4] /D    1
REF_CLK(R)->REF_CLK(R)	19.431   */17.330        */0.369         ASYN_FIFO/link_Memory/\RAM_reg[4][1] /D    1
REF_CLK(R)->REF_CLK(R)	19.429   */17.330        */0.371         ASYN_FIFO/link_Memory/\RAM_reg[5][6] /D    1
REF_CLK(R)->REF_CLK(R)	19.428   */17.331        */0.372         ASYN_FIFO/link_Memory/\RAM_reg[5][0] /D    1
REF_CLK(R)->REF_CLK(R)	19.430   */17.331        */0.370         ASYN_FIFO/link_Memory/\RAM_reg[4][0] /D    1
REF_CLK(R)->REF_CLK(R)	19.382   */17.332        */0.417         REGISTER_FILE/\Reg_File_reg[4][2] /D    1
REF_CLK(R)->REF_CLK(R)	19.429   */17.333        */0.371         ASYN_FIFO/link_Memory/\RAM_reg[5][2] /D    1
REF_CLK(R)->REF_CLK(R)	19.431   */17.334        */0.369         ASYN_FIFO/link_Memory/\RAM_reg[4][6] /D    1
REF_CLK(R)->REF_CLK(R)	19.430   */17.336        */0.370         ASYN_FIFO/link_Memory/\RAM_reg[5][5] /D    1
REF_CLK(R)->REF_CLK(R)	19.356   */17.336        */0.444         REGISTER_FILE/\Reg_File_reg[2][7] /D    1
REF_CLK(R)->REF_CLK(R)	19.431   */17.340        */0.369         ASYN_FIFO/link_Memory/\RAM_reg[5][4] /D    1
REF_CLK(R)->REF_CLK(R)	19.383   */17.341        */0.417         REGISTER_FILE/\Reg_File_reg[4][5] /D    1
REF_CLK(R)->REF_CLK(R)	19.358   */17.341        */0.442         REGISTER_FILE/\Reg_File_reg[2][0] /D    1
REF_CLK(R)->REF_CLK(R)	19.384   */17.342        */0.416         REGISTER_FILE/\Reg_File_reg[4][6] /D    1
REF_CLK(R)->REF_CLK(R)	19.384   */17.344        */0.416         REGISTER_FILE/\Reg_File_reg[4][7] /D    1
REF_CLK(R)->REF_CLK(R)	19.385   */17.345        */0.415         REGISTER_FILE/\Reg_File_reg[4][4] /D    1
REF_CLK(R)->REF_CLK(R)	19.385   */17.345        */0.415         REGISTER_FILE/\Reg_File_reg[4][0] /D    1
REF_CLK(R)->REF_CLK(R)	19.386   */17.346        */0.414         REGISTER_FILE/\Reg_File_reg[4][3] /D    1
REF_CLK(R)->REF_CLK(R)	19.386   */17.349        */0.414         REGISTER_FILE/\Reg_File_reg[4][1] /D    1
REF_CLK(R)->REF_CLK(R)	19.381   */17.354        */0.419         REGISTER_FILE/\Reg_File_reg[2][3] /D    1
REF_CLK(R)->REF_CLK(R)	19.383   */17.357        */0.417         REGISTER_FILE/\Reg_File_reg[6][1] /D    1
REF_CLK(R)->REF_CLK(R)	19.383   */17.364        */0.417         REGISTER_FILE/\Reg_File_reg[2][2] /D    1
REF_CLK(R)->REF_CLK(R)	19.385   */17.368        */0.415         REGISTER_FILE/\Reg_File_reg[6][4] /D    1
REF_CLK(R)->REF_CLK(R)	19.385   */17.368        */0.415         REGISTER_FILE/\Reg_File_reg[6][0] /D    1
REF_CLK(R)->REF_CLK(R)	19.380   */17.370        */0.420         REGISTER_FILE/\Reg_File_reg[0][0] /D    1
REF_CLK(R)->REF_CLK(R)	19.383   */17.371        */0.417         REGISTER_FILE/\Reg_File_reg[2][5] /D    1
REF_CLK(R)->REF_CLK(R)	19.385   */17.372        */0.415         REGISTER_FILE/\Reg_File_reg[6][6] /D    1
REF_CLK(R)->REF_CLK(R)	19.385   */17.373        */0.415         REGISTER_FILE/\Reg_File_reg[6][7] /D    1
REF_CLK(R)->REF_CLK(R)	19.385   */17.374        */0.415         REGISTER_FILE/\Reg_File_reg[6][5] /D    1
REF_CLK(R)->REF_CLK(R)	19.387   */17.377        */0.413         REGISTER_FILE/\Reg_File_reg[6][2] /D    1
REF_CLK(R)->REF_CLK(R)	19.387   */17.377        */0.413         REGISTER_FILE/\Reg_File_reg[6][3] /D    1
REF_CLK(R)->REF_CLK(R)	19.385   */17.380        */0.415         REGISTER_FILE/\Reg_File_reg[2][6] /D    1
REF_CLK(R)->REF_CLK(R)	19.387   */17.381        */0.413         REGISTER_FILE/\Reg_File_reg[2][1] /D    1
REF_CLK(R)->REF_CLK(R)	19.381   */17.381        */0.419         REGISTER_FILE/\Reg_File_reg[0][7] /D    1
REF_CLK(R)->REF_CLK(R)	19.387   */17.383        */0.413         REGISTER_FILE/\Reg_File_reg[2][4] /D    1
REF_CLK(R)->REF_CLK(R)	19.383   */17.391        */0.417         REGISTER_FILE/\Reg_File_reg[0][5] /D    1
REF_CLK(R)->REF_CLK(R)	19.384   */17.395        */0.416         REGISTER_FILE/\Reg_File_reg[0][6] /D    1
REF_CLK(R)->REF_CLK(R)	19.385   */17.396        */0.415         REGISTER_FILE/\Reg_File_reg[0][4] /D    1
REF_CLK(R)->REF_CLK(R)	19.386   */17.396        */0.414         REGISTER_FILE/\Reg_File_reg[0][2] /D    1
REF_CLK(R)->REF_CLK(R)	19.387   */17.402        */0.413         REGISTER_FILE/\Reg_File_reg[0][1] /D    1
REF_CLK(R)->REF_CLK(R)	19.387   */17.403        */0.413         REGISTER_FILE/\Reg_File_reg[0][3] /D    1
REF_CLK(R)->REF_CLK(R)	19.473   17.459/*        0.327/*         CONTROL_UNIT/\state_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	19.476   17.460/*        0.324/*         CONTROL_UNIT/\state_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	19.488   17.499/*        0.312/*         CONTROL_UNIT/\state_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	19.431   17.512/*        0.369/*         REGISTER_FILE/\Reg_File_reg[1][0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.431   17.512/*        0.369/*         REGISTER_FILE/\Reg_File_reg[0][0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.431   17.512/*        0.369/*         REGISTER_FILE/\Reg_File_reg[0][6] /RN    1
REF_CLK(R)->REF_CLK(R)	19.431   17.512/*        0.369/*         REGISTER_FILE/\Reg_File_reg[0][1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.431   17.512/*        0.369/*         REGISTER_FILE/\Reg_File_reg[0][7] /RN    1
REF_CLK(R)->REF_CLK(R)	19.431   17.512/*        0.369/*         REGISTER_FILE/\Reg_File_reg[0][5] /RN    1
REF_CLK(R)->REF_CLK(R)	19.431   17.513/*        0.369/*         REGISTER_FILE/\Reg_File_reg[0][2] /RN    1
REF_CLK(R)->REF_CLK(R)	19.431   17.513/*        0.369/*         REGISTER_FILE/\Reg_File_reg[1][7] /RN    1
REF_CLK(R)->REF_CLK(R)	19.431   17.513/*        0.369/*         REGISTER_FILE/\Reg_File_reg[1][6] /RN    1
REF_CLK(R)->REF_CLK(R)	19.431   17.513/*        0.369/*         REGISTER_FILE/\Reg_File_reg[10][0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.431   17.513/*        0.369/*         REGISTER_FILE/\Reg_File_reg[1][1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.431   17.513/*        0.369/*         REGISTER_FILE/\Reg_File_reg[10][1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.431   17.513/*        0.369/*         REGISTER_FILE/\Reg_File_reg[1][5] /RN    1
REF_CLK(R)->REF_CLK(R)	19.431   17.513/*        0.369/*         REGISTER_FILE/\Reg_File_reg[1][4] /RN    1
REF_CLK(R)->REF_CLK(R)	19.431   17.513/*        0.369/*         REGISTER_FILE/\Reg_File_reg[10][2] /RN    1
REF_CLK(R)->REF_CLK(R)	19.431   17.514/*        0.369/*         REGISTER_FILE/\Reg_File_reg[10][4] /RN    1
REF_CLK(R)->REF_CLK(R)	19.431   17.514/*        0.369/*         REGISTER_FILE/\Reg_File_reg[10][3] /RN    1
REF_CLK(R)->REF_CLK(R)	19.431   17.514/*        0.369/*         REGISTER_FILE/\Reg_File_reg[1][3] /RN    1
REF_CLK(R)->REF_CLK(R)	19.431   17.514/*        0.369/*         REGISTER_FILE/\Reg_File_reg[1][2] /RN    1
REF_CLK(R)->REF_CLK(R)	19.431   17.514/*        0.369/*         REGISTER_FILE/\Reg_File_reg[10][5] /RN    1
REF_CLK(R)->REF_CLK(R)	19.431   17.515/*        0.369/*         REGISTER_FILE/\Reg_File_reg[0][4] /RN    1
REF_CLK(R)->REF_CLK(R)	19.431   17.517/*        0.369/*         REGISTER_FILE/\Reg_File_reg[9][7] /RN    1
REF_CLK(R)->REF_CLK(R)	19.431   17.518/*        0.369/*         REGISTER_FILE/\Reg_File_reg[10][6] /RN    1
REF_CLK(R)->REF_CLK(R)	19.431   17.519/*        0.369/*         REGISTER_FILE/\Reg_File_reg[0][3] /RN    1
REF_CLK(R)->REF_CLK(R)	19.431   17.519/*        0.369/*         REGISTER_FILE/\Reg_File_reg[10][7] /RN    1
REF_CLK(R)->REF_CLK(R)	19.431   17.521/*        0.369/*         REGISTER_FILE/\Reg_File_reg[8][7] /RN    1
REF_CLK(R)->REF_CLK(R)	19.431   17.521/*        0.369/*         REGISTER_FILE/\Reg_File_reg[8][6] /RN    1
REF_CLK(R)->REF_CLK(R)	19.431   17.523/*        0.369/*         REGISTER_FILE/\Reg_File_reg[9][6] /RN    1
REF_CLK(R)->REF_CLK(R)	19.431   17.523/*        0.369/*         REGISTER_FILE/\Reg_File_reg[11][6] /RN    1
REF_CLK(R)->REF_CLK(R)	19.431   17.523/*        0.369/*         REGISTER_FILE/\Reg_File_reg[11][5] /RN    1
REF_CLK(R)->REF_CLK(R)	19.431   17.524/*        0.369/*         REGISTER_FILE/\Reg_File_reg[9][5] /RN    1
REF_CLK(R)->REF_CLK(R)	19.431   17.528/*        0.369/*         REGISTER_FILE/\Reg_File_reg[9][4] /RN    1
REF_CLK(R)->REF_CLK(R)	19.431   17.530/*        0.368/*         REGISTER_FILE/\Reg_File_reg[9][3] /RN    1
REF_CLK(R)->REF_CLK(R)	19.431   17.531/*        0.368/*         REGISTER_FILE/\Reg_File_reg[8][3] /RN    1
REF_CLK(R)->REF_CLK(R)	19.432   17.532/*        0.368/*         REGISTER_FILE/\Reg_File_reg[9][2] /RN    1
REF_CLK(R)->REF_CLK(R)	19.432   17.534/*        0.368/*         REGISTER_FILE/\Reg_File_reg[5][2] /RN    1
REF_CLK(R)->REF_CLK(R)	19.432   17.534/*        0.368/*         REGISTER_FILE/\Reg_File_reg[4][4] /RN    1
REF_CLK(R)->REF_CLK(R)	19.432   17.534/*        0.368/*         REGISTER_FILE/\Reg_File_reg[7][3] /RN    1
REF_CLK(R)->REF_CLK(R)	19.432   17.534/*        0.368/*         REGISTER_FILE/\Reg_File_reg[6][4] /RN    1
REF_CLK(R)->REF_CLK(R)	19.432   17.534/*        0.368/*         REGISTER_FILE/\Reg_File_reg[7][4] /RN    1
REF_CLK(R)->REF_CLK(R)	19.432   17.534/*        0.368/*         REGISTER_FILE/\Reg_File_reg[7][2] /RN    1
REF_CLK(R)->REF_CLK(R)	19.432   17.534/*        0.368/*         REGISTER_FILE/\Reg_File_reg[8][2] /RN    1
REF_CLK(R)->REF_CLK(R)	19.432   17.534/*        0.368/*         REGISTER_FILE/\Reg_File_reg[6][5] /RN    1
REF_CLK(R)->REF_CLK(R)	19.432   17.535/*        0.368/*         REGISTER_FILE/\Reg_File_reg[5][4] /RN    1
REF_CLK(R)->REF_CLK(R)	19.432   17.535/*        0.368/*         REGISTER_FILE/\Reg_File_reg[5][5] /RN    1
REF_CLK(R)->REF_CLK(R)	19.432   17.535/*        0.368/*         REGISTER_FILE/\Reg_File_reg[6][7] /RN    1
REF_CLK(R)->REF_CLK(R)	19.432   17.535/*        0.368/*         REGISTER_FILE/\Reg_File_reg[6][6] /RN    1
REF_CLK(R)->REF_CLK(R)	19.432   17.536/*        0.368/*         REGISTER_FILE/\Reg_File_reg[5][6] /RN    1
REF_CLK(R)->REF_CLK(R)	19.432   17.536/*        0.368/*         REGISTER_FILE/\Reg_File_reg[4][5] /RN    1
REF_CLK(R)->REF_CLK(R)	19.432   17.537/*        0.368/*         REGISTER_FILE/\Reg_File_reg[4][6] /RN    1
REF_CLK(R)->REF_CLK(R)	19.432   17.537/*        0.368/*         REGISTER_FILE/\Reg_File_reg[7][5] /RN    1
REF_CLK(R)->REF_CLK(R)	19.432   17.537/*        0.368/*         REGISTER_FILE/\Reg_File_reg[11][0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.432   17.537/*        0.368/*         REGISTER_FILE/\Reg_File_reg[9][0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.432   17.537/*        0.368/*         REGISTER_FILE/\Reg_File_reg[9][1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.432   17.538/*        0.368/*         REGISTER_FILE/\Reg_File_reg[4][7] /RN    1
REF_CLK(R)->REF_CLK(R)	19.432   17.539/*        0.368/*         REGISTER_FILE/\Reg_File_reg[7][6] /RN    1
REF_CLK(R)->REF_CLK(R)	19.432   17.539/*        0.368/*         REGISTER_FILE/\Reg_File_reg[8][1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.432   17.540/*        0.368/*         REGISTER_FILE/\Reg_File_reg[7][7] /RN    1
REF_CLK(R)->REF_CLK(R)	19.432   17.541/*        0.368/*         REGISTER_FILE/\Reg_File_reg[11][1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.432   17.545/*        0.368/*         REGISTER_FILE/\Reg_File_reg[8][0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.432   17.546/*        0.368/*         REGISTER_FILE/\Reg_File_reg[11][2] /RN    1
REF_CLK(R)->REF_CLK(R)	19.433   17.548/*        0.367/*         REGISTER_FILE/\Reg_File_reg[5][7] /RN    1
REF_CLK(R)->REF_CLK(R)	19.433   17.549/*        0.367/*         REGISTER_FILE/\Reg_File_reg[11][3] /RN    1
REF_CLK(R)->REF_CLK(R)	19.433   17.554/*        0.367/*         REGISTER_FILE/\Reg_File_reg[11][4] /RN    1
REF_CLK(R)->REF_CLK(R)	19.433   17.554/*        0.367/*         REGISTER_FILE/\Reg_File_reg[8][4] /RN    1
REF_CLK(R)->REF_CLK(R)	19.433   17.557/*        0.367/*         REGISTER_FILE/\Reg_File_reg[5][0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.434   17.562/*        0.366/*         REGISTER_FILE/\Reg_File_reg[8][5] /RN    1
REF_CLK(R)->REF_CLK(R)	19.434   17.566/*        0.366/*         REGISTER_FILE/\Reg_File_reg[7][0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.434   17.566/*        0.366/*         REGISTER_FILE/\Reg_File_reg[7][1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.434   17.571/*        0.365/*         REGISTER_FILE/\Reg_File_reg[6][0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.435   17.575/*        0.365/*         REGISTER_FILE/\Reg_File_reg[5][1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.398   */17.575        */0.402         CONTROL_UNIT/\WrData_reg[4] /D    1
REF_CLK(R)->REF_CLK(R)	19.398   */17.576        */0.402         CONTROL_UNIT/\WrData_reg[7] /D    1
REF_CLK(R)->REF_CLK(R)	19.436   17.585/*        0.364/*         REGISTER_FILE/\Reg_File_reg[6][1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.436   17.589/*        0.364/*         REGISTER_FILE/\Reg_File_reg[4][1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.436   17.596/*        0.364/*         REGISTER_FILE/\Reg_File_reg[4][2] /RN    1
REF_CLK(R)->REF_CLK(R)	19.735   17.599/*        0.065/*         REGISTER_FILE/\Reg_File_reg[3][5] /SN    1
REF_CLK(R)->REF_CLK(R)	19.735   17.603/*        0.065/*         REGISTER_FILE/\Reg_File_reg[2][0] /SN    1
REF_CLK(R)->REF_CLK(R)	19.392   */17.627        */0.408         CONTROL_UNIT/\Address_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	19.377   */17.638        */0.423         CONTROL_UNIT/WrEn_reg/D    1
REF_CLK(R)->REF_CLK(R)	19.393   */17.648        */0.407         ASYN_FIFO/link_FIFO_Write/\wptr_bin_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	19.393   */17.653        */0.406         ASYN_FIFO/link_FIFO_Write/\waddr_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	19.400   */17.660        */0.400         ASYN_FIFO/link_FIFO_Write/\wptr_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	19.515   17.666/*        0.285/*         CONTROL_UNIT/ALU_Part1_Done_reg/D    1
REF_CLK(R)->REF_CLK(R)	19.401   */17.672        */0.399         ASYN_FIFO/link_FIFO_Write/\wptr_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	19.388   */17.701        */0.412         CONTROL_UNIT/RdEn_reg/D    1
REF_CLK(R)->REF_CLK(R)	19.383   */17.714        */0.417         CONTROL_UNIT/\ALU_FUN_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	19.399   */17.736        */0.401         ASYN_FIFO/link_FIFO_Write/\wptr_bin_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	19.372   */17.736        */0.428         CONTROL_UNIT/\WrData_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	19.373   */17.740        */0.427         CONTROL_UNIT/\WrData_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	19.373   */17.741        */0.427         CONTROL_UNIT/\WrData_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	19.399   */17.745        */0.401         ASYN_FIFO/link_FIFO_Write/\wptr_bin_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	19.374   */17.746        */0.426         CONTROL_UNIT/\WrData_reg[6] /D    1
REF_CLK(R)->REF_CLK(R)	19.374   */17.747        */0.426         CONTROL_UNIT/\WrData_reg[5] /D    1
REF_CLK(R)->REF_CLK(R)	19.374   */17.747        */0.426         CONTROL_UNIT/\WrData_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	19.391   */17.748        */0.409         CONTROL_UNIT/\ALU_FUN_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	19.394   */17.760        */0.406         CONTROL_UNIT/\ALU_FUN_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	19.395   */17.765        */0.405         CONTROL_UNIT/\ALU_FUN_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	19.382   */17.854        */0.418         ASYN_FIFO/link_FIFO_Write/\waddr_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	19.387   */17.866        */0.413         ASYN_FIFO/link_FIFO_Write/\wptr_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	19.388   */17.873        */0.412         ASYN_FIFO/link_FIFO_Write/\wptr_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	19.388   */17.883        */0.412         ASYN_FIFO/link_FIFO_Write/\waddr_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	19.390   */17.899        */0.410         CONTROL_UNIT/\Address_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	19.391   */17.905        */0.409         CONTROL_UNIT/\Address_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	19.387   */17.909        */0.413         ASYN_FIFO/link_FIFO_Write/\wptr_bin_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	19.393   */17.910        */0.407         CONTROL_UNIT/\Address_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	19.418   18.203/*        0.382/*         REGISTER_FILE/\Reg_File_reg[14][7] /RN    1
REF_CLK(R)->REF_CLK(R)	19.418   18.204/*        0.382/*         REGISTER_FILE/\Reg_File_reg[12][7] /RN    1
REF_CLK(R)->REF_CLK(R)	19.418   18.204/*        0.382/*         REGISTER_FILE/\Reg_File_reg[13][7] /RN    1
REF_CLK(R)->REF_CLK(R)	19.418   18.204/*        0.382/*         REGISTER_FILE/\Reg_File_reg[2][5] /RN    1
REF_CLK(R)->REF_CLK(R)	19.418   18.204/*        0.382/*         REGISTER_FILE/\Reg_File_reg[3][4] /RN    1
REF_CLK(R)->REF_CLK(R)	19.418   18.204/*        0.382/*         REGISTER_FILE/\Reg_File_reg[3][7] /RN    1
REF_CLK(R)->REF_CLK(R)	19.418   18.204/*        0.382/*         REGISTER_FILE/\Reg_File_reg[14][0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.418   18.204/*        0.382/*         REGISTER_FILE/\Reg_File_reg[3][3] /RN    1
REF_CLK(R)->REF_CLK(R)	19.418   18.204/*        0.382/*         REGISTER_FILE/\Reg_File_reg[3][2] /RN    1
REF_CLK(R)->REF_CLK(R)	19.418   18.204/*        0.382/*         REGISTER_FILE/\Reg_File_reg[2][3] /RN    1
REF_CLK(R)->REF_CLK(R)	19.418   18.204/*        0.382/*         REGISTER_FILE/\Reg_File_reg[2][4] /RN    1
REF_CLK(R)->REF_CLK(R)	19.418   18.205/*        0.382/*         REGISTER_FILE/\Reg_File_reg[2][6] /RN    1
REF_CLK(R)->REF_CLK(R)	19.418   18.206/*        0.382/*         REGISTER_FILE/\Reg_File_reg[14][1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.418   18.207/*        0.382/*         REGISTER_FILE/\Reg_File_reg[11][7] /RN    1
REF_CLK(R)->REF_CLK(R)	19.418   18.207/*        0.382/*         REGISTER_FILE/\Reg_File_reg[6][2] /RN    1
REF_CLK(R)->REF_CLK(R)	19.418   18.207/*        0.382/*         REGISTER_FILE/\Reg_File_reg[4][0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.418   18.207/*        0.382/*         REGISTER_FILE/\Reg_File_reg[12][0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.418   18.208/*        0.382/*         REGISTER_FILE/\Reg_File_reg[12][1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.418   18.208/*        0.382/*         REGISTER_FILE/\Reg_File_reg[12][2] /RN    1
REF_CLK(R)->REF_CLK(R)	19.418   18.208/*        0.382/*         REGISTER_FILE/\Reg_File_reg[13][1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.418   18.209/*        0.382/*         REGISTER_FILE/\Reg_File_reg[13][2] /RN    1
REF_CLK(R)->REF_CLK(R)	19.418   18.210/*        0.382/*         REGISTER_FILE/\Reg_File_reg[5][3] /RN    1
REF_CLK(R)->REF_CLK(R)	19.418   18.211/*        0.382/*         REGISTER_FILE/\Reg_File_reg[6][3] /RN    1
REF_CLK(R)->REF_CLK(R)	19.418   18.211/*        0.382/*         REGISTER_FILE/\Reg_File_reg[4][3] /RN    1
REF_CLK(R)->REF_CLK(R)	19.418   18.211/*        0.382/*         REGISTER_FILE/\Reg_File_reg[12][3] /RN    1
REF_CLK(R)->REF_CLK(R)	19.418   18.211/*        0.382/*         REGISTER_FILE/\Reg_File_reg[13][3] /RN    1
REF_CLK(R)->REF_CLK(R)	19.418   18.211/*        0.382/*         REGISTER_FILE/\Reg_File_reg[14][3] /RN    1
REF_CLK(R)->REF_CLK(R)	19.418   18.214/*        0.382/*         REGISTER_FILE/\Reg_File_reg[14][2] /RN    1
REF_CLK(R)->REF_CLK(R)	19.418   18.215/*        0.382/*         REGISTER_FILE/\Reg_File_reg[13][4] /RN    1
REF_CLK(R)->REF_CLK(R)	19.418   18.216/*        0.382/*         REGISTER_FILE/\Reg_File_reg[12][4] /RN    1
REF_CLK(R)->REF_CLK(R)	19.418   18.219/*        0.382/*         REGISTER_FILE/\Reg_File_reg[13][0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.390   */18.220        */0.410         DATA_SYNC/\sync_bus_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	19.418   18.220/*        0.382/*         REGISTER_FILE/\Reg_File_reg[12][5] /RN    1
REF_CLK(R)->REF_CLK(R)	19.418   18.222/*        0.382/*         REGISTER_FILE/\Reg_File_reg[14][4] /RN    1
REF_CLK(R)->REF_CLK(R)	19.418   18.223/*        0.382/*         REGISTER_FILE/\Reg_File_reg[12][6] /RN    1
REF_CLK(R)->REF_CLK(R)	19.418   18.226/*        0.382/*         REGISTER_FILE/\Reg_File_reg[13][5] /RN    1
REF_CLK(R)->REF_CLK(R)	19.418   18.227/*        0.382/*         REGISTER_FILE/\Reg_File_reg[14][5] /RN    1
REF_CLK(R)->REF_CLK(R)	19.391   */18.228        */0.409         DATA_SYNC/\sync_bus_reg[7] /D    1
REF_CLK(R)->REF_CLK(R)	19.418   18.229/*        0.382/*         REGISTER_FILE/\Reg_File_reg[13][6] /RN    1
REF_CLK(R)->REF_CLK(R)	19.418   18.229/*        0.382/*         REGISTER_FILE/\Reg_File_reg[14][6] /RN    1
REF_CLK(R)->REF_CLK(R)	19.392   */18.233        */0.408         DATA_SYNC/\sync_bus_reg[5] /D    1
REF_CLK(R)->REF_CLK(R)	19.392   */18.235        */0.407         DATA_SYNC/\sync_bus_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	19.392   */18.235        */0.407         DATA_SYNC/\sync_bus_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	19.393   */18.236        */0.407         DATA_SYNC/\sync_bus_reg[4] /D    1
REF_CLK(R)->REF_CLK(R)	19.393   */18.239        */0.407         DATA_SYNC/\sync_bus_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	19.394   */18.242        */0.406         DATA_SYNC/\sync_bus_reg[6] /D    1
REF_CLK(R)->REF_CLK(R)	19.734   18.519/*        0.066/*         REGISTER_FILE/\Reg_File_reg[2][7] /SN    1
REF_CLK(R)->REF_CLK(R)	19.387   */18.596        */0.413         DATA_SYNC/enable_pulse_reg/D    1
REF_CLK(R)->REF_CLK(R)	19.400   */18.735        */0.400         REGISTER_FILE/RdData_Valid_reg/D    1
ALU_CLK(R)->ALU_CLK(R)	19.194   */18.827        */0.606         ALU_UNIT/OUT_VALID_reg/SI    1
ALU_CLK(R)->ALU_CLK(R)	19.191   */18.828        */0.609         ALU_UNIT/\ALU_OUT_reg[12] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.191   */18.830        */0.609         ALU_UNIT/\ALU_OUT_reg[14] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.191   */18.831        */0.608         ALU_UNIT/\ALU_OUT_reg[13] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.192   */18.834        */0.608         ALU_UNIT/\ALU_OUT_reg[9] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.193   */18.841        */0.607         ALU_UNIT/\ALU_OUT_reg[15] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.193   */18.841        */0.607         ALU_UNIT/\ALU_OUT_reg[1] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.193   */18.844        */0.607         ALU_UNIT/\ALU_OUT_reg[7] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.194   */18.847        */0.606         ALU_UNIT/\ALU_OUT_reg[4] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.194   */18.847        */0.606         ALU_UNIT/\ALU_OUT_reg[11] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.194   */18.848        */0.606         ALU_UNIT/\ALU_OUT_reg[3] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.194   */18.849        */0.606         ALU_UNIT/\ALU_OUT_reg[6] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.194   */18.850        */0.606         ALU_UNIT/\ALU_OUT_reg[5] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.194   */18.851        */0.606         ALU_UNIT/\ALU_OUT_reg[10] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.195   */18.854        */0.605         ALU_UNIT/\ALU_OUT_reg[8] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.195   */18.855        */0.605         ALU_UNIT/\ALU_OUT_reg[2] /SI    1
REF_CLK(R)->REF_CLK(R)	19.395   */18.938        */0.405         DATA_SYNC/Pulse_Gen_reg/D    1
REF_CLK(R)->REF_CLK(R)	19.398   */18.955        */0.402         ASYN_FIFO/link_synchronizer_write/\q2_ptr_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	19.398   */18.955        */0.402         ASYN_FIFO/link_synchronizer_write/\q2_ptr_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	19.399   */18.962        */0.401         ASYN_FIFO/link_synchronizer_write/\q2_ptr_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	19.399   */18.962        */0.401         ASYN_FIFO/link_synchronizer_write/\q2_ptr_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	19.400   */18.969        */0.400         DATA_SYNC/\ff_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	19.400   */18.970        */0.400         RST_SYN_REF/\ff_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	19.767   */19.099        */0.033         CLOCK_GATING/U0_TLATNCAX12M/E    1
@(R)->REF_CLK(R)	19.481   19.251/*        0.319/*         RST_SYN_REF/\ff_reg[1] /RN    1
@(R)->REF_CLK(R)	19.489   19.259/*        0.311/*         RST_SYN_REF/\ff_reg[0] /RN    1
scan_clk(R)->scan_clk(R)	79.800   78.464/*        20.000/*        SO[0]    1
scan_clk(R)->scan_clk(R)	79.800   78.859/*        20.000/*        SO[2]    1
scan_clk(R)->scan_clk(R)	79.800   78.934/*        20.000/*        SO[3]    1
scan_clk(R)->scan_clk(R)	79.800   79.098/*        20.000/*        SO[1]    1
scan_clk(R)->scan_clk(R)	99.200   */79.105        */0.600         ASYN_FIFO/link_Memory/\RAM_reg[6][7] /SI    1
scan_clk(R)->scan_clk(R)	99.210   */79.152        */0.590         REGISTER_FILE/\RdData_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	99.296   */79.283        */0.504         REGISTER_FILE/\Reg_File_reg[11][0] /SI    1
scan_clk(R)->scan_clk(R)	99.391   */95.141        */0.409         CLK_DIV_RX/\count_reg[6] /D    1
scan_clk(R)->scan_clk(R)	99.391   */95.142        */0.409         CLK_DIV_RX/\count_reg[0] /D    1
scan_clk(R)->scan_clk(R)	99.392   */95.144        */0.409         CLK_DIV_RX/\count_reg[5] /D    1
scan_clk(R)->scan_clk(R)	99.392   */95.145        */0.408         CLK_DIV_RX/\count_reg[4] /D    1
scan_clk(R)->scan_clk(R)	99.393   */95.156        */0.407         CLK_DIV_RX/\count_reg[1] /D    1
scan_clk(R)->scan_clk(R)	99.394   */95.158        */0.406         CLK_DIV_RX/\count_reg[3] /D    1
scan_clk(R)->scan_clk(R)	99.394   */95.158        */0.406         CLK_DIV_RX/\count_reg[2] /D    1
scan_clk(R)->scan_clk(R)	99.388   */95.198        */0.412         UART/UART_Rx/FSM_block/\state_reg[2] /D    1
scan_clk(R)->scan_clk(R)	99.501   95.222/*        0.299/*         UART/UART_Rx/FSM_block/\state_reg[0] /D    1
scan_clk(R)->scan_clk(R)	99.502   95.224/*        0.298/*         UART/UART_Rx/FSM_block/\state_reg[1] /D    1
scan_clk(R)->scan_clk(R)	99.392   */95.361        */0.408         UART/UART_Rx/FSM_block/deser_en_reg/D    1
scan_clk(R)->scan_clk(R)	99.397   */95.431        */0.403         UART/UART_Rx/edge_bit_counter_block/\bit_cnt_reg[1] /D    1
scan_clk(R)->scan_clk(R)	99.360   */95.470        */0.440         UART/UART_Rx/edge_bit_counter_block/\bit_cnt_reg[3] /D    1
scan_clk(R)->scan_clk(R)	99.398   */95.479        */0.402         CLK_DIV_RX/div_clk_reg/D    1
scan_clk(R)->scan_clk(R)	99.364   */95.482        */0.436         CLK_DIV_RX/odd_edge_tog_reg/D    1
scan_clk(R)->scan_clk(R)	99.402   */95.506        */0.398         UART/UART_Rx/FSM_block/data_valid_reg/D    1
scan_clk(R)->scan_clk(R)	99.397   */95.643        */0.403         UART/UART_Rx/FSM_block/dat_samp_en_reg/D    1
scan_clk(R)->scan_clk(R)	99.398   */95.650        */0.402         UART/UART_Rx/FSM_block/enable_reg/D    1
scan_clk(R)->scan_clk(R)	99.496   95.672/*        0.304/*         UART/UART_Rx/edge_bit_counter_block/\bit_cnt_reg[0] /D    1
scan_clk(R)->scan_clk(R)	99.390   */95.699        */0.410         CLK_DIV_TX/\count_reg[4] /D    1
scan_clk(R)->scan_clk(R)	99.391   */95.706        */0.409         CLK_DIV_TX/\count_reg[3] /D    1
scan_clk(R)->scan_clk(R)	99.392   */95.712        */0.408         CLK_DIV_TX/\count_reg[5] /D    1
scan_clk(R)->scan_clk(R)	99.392   */95.715        */0.408         CLK_DIV_TX/\count_reg[1] /D    1
scan_clk(R)->scan_clk(R)	99.393   */95.719        */0.407         CLK_DIV_TX/\count_reg[6] /D    1
scan_clk(R)->scan_clk(R)	99.394   */95.722        */0.407         CLK_DIV_TX/\count_reg[0] /D    1
scan_clk(R)->scan_clk(R)	99.394   */95.723        */0.406         CLK_DIV_TX/\count_reg[2] /D    1
scan_clk(R)->scan_clk(R)	99.392   */95.811        */0.408         UART/UART_Rx/edge_bit_counter_block/\edge_cnt_reg[0] /D    1
scan_clk(R)->scan_clk(R)	99.397   */95.817        */0.403         UART/UART_Rx/edge_bit_counter_block/\edge_cnt_reg[3] /D    1
scan_clk(R)->scan_clk(R)	99.398   */95.821        */0.402         UART/UART_Rx/edge_bit_counter_block/\edge_cnt_reg[4] /D    1
scan_clk(R)->scan_clk(R)	99.398   */95.822        */0.402         UART/UART_Rx/edge_bit_counter_block/\edge_cnt_reg[1] /D    1
scan_clk(R)->scan_clk(R)	99.398   */95.822        */0.402         UART/UART_Rx/edge_bit_counter_block/\edge_cnt_reg[2] /D    1
scan_clk(R)->scan_clk(R)	99.399   */96.036        */0.401         CLK_DIV_TX/div_clk_reg/D    1
scan_clk(R)->scan_clk(R)	99.367   */96.048        */0.434         CLK_DIV_TX/odd_edge_tog_reg/D    1
scan_clk(R)->scan_clk(R)	99.391   */96.296        */0.409         UART/UART_Rx/FSM_block/strt_chk_en_reg/D    1
scan_clk(R)->scan_clk(R)	99.406   */96.305        */0.394         UART/UART_Rx/edge_bit_counter_block/\bit_cnt_reg[2] /D    1
scan_clk(R)->scan_clk(R)	99.392   */96.353        */0.408         UART/UART_Rx/FSM_block/par_chk_en_reg/D    1
scan_clk(R)->scan_clk(R)	99.433   */96.415        */0.367         UART/UART_Rx/deserializer_block/\P_DATA_reg[5] /D    1
scan_clk(R)->scan_clk(R)	99.433   */96.416        */0.367         UART/UART_Rx/deserializer_block/\P_DATA_reg[4] /D    1
scan_clk(R)->scan_clk(R)	99.437   */96.441        */0.363         UART/UART_Rx/deserializer_block/\P_DATA_reg[6] /D    1
scan_clk(R)->scan_clk(R)	99.436   */96.446        */0.364         UART/UART_Rx/deserializer_block/\P_DATA_reg[3] /D    1
scan_clk(R)->scan_clk(R)	99.393   */96.448        */0.407         UART/UART_Rx/FSM_block/stp_chk_en_reg/D    1
scan_clk(R)->scan_clk(R)	99.436   */96.490        */0.364         UART/UART_Rx/deserializer_block/\P_DATA_reg[2] /D    1
scan_clk(R)->scan_clk(R)	99.437   */96.500        */0.363         UART/UART_Rx/deserializer_block/\P_DATA_reg[1] /D    1
scan_clk(R)->scan_clk(R)	99.435   */96.614        */0.365         UART/UART_Rx/deserializer_block/\P_DATA_reg[0] /D    1
scan_clk(R)->scan_clk(R)	99.430   */96.662        */0.370         UART/UART_Rx/data_sampling_block/sampled_bit_reg/D    1
scan_clk(R)->scan_clk(R)	99.434   */96.713        */0.366         UART/UART_Rx/data_sampling_block/\saving_reg[0] /D    1
scan_clk(R)->scan_clk(R)	99.435   */96.863        */0.366         UART/UART_Rx/deserializer_block/\P_DATA_reg[7] /D    1
scan_clk(R)->scan_clk(R)	99.392   */97.032        */0.408         UART/UART_Tx/linkserializer/\P_DATA_save_reg[3] /D    1
scan_clk(R)->scan_clk(R)	99.392   */97.055        */0.408         UART/UART_Tx/linkserializer/\P_DATA_save_reg[1] /D    1
scan_clk(R)->scan_clk(R)	99.394   */97.057        */0.407         UART/UART_Tx/linkserializer/\P_DATA_save_reg[4] /D    1
scan_clk(R)->scan_clk(R)	99.392   */97.068        */0.408         UART/UART_Tx/linkserializer/\P_DATA_save_reg[5] /D    1
scan_clk(R)->scan_clk(R)	99.393   */97.069        */0.407         UART/UART_Tx/linkserializer/\P_DATA_save_reg[2] /D    1
scan_clk(R)->scan_clk(R)	99.392   */97.075        */0.408         UART/UART_Tx/linkserializer/\P_DATA_save_reg[0] /D    1
scan_clk(R)->scan_clk(R)	99.394   */97.093        */0.406         UART/UART_Tx/linkserializer/\P_DATA_save_reg[6] /D    1
scan_clk(R)->scan_clk(R)	99.370   */97.191        */0.430         UART/UART_Tx/linkserializer/\P_DATA_save_reg[7] /D    1
scan_clk(R)->scan_clk(R)	99.436   */97.334        */0.364         UART/UART_Rx/data_sampling_block/\saving_reg[1] /D    1
scan_clk(R)->scan_clk(R)	99.392   */97.656        */0.408         UART/UART_Tx/linkFSM/\mux_sel_reg[1] /D    1
scan_clk(R)->scan_clk(R)	99.398   */97.695        */0.402         UART/UART_Tx/linkserializer/ser_data_reg/D    1
scan_clk(R)->scan_clk(R)	99.469   97.701/*        0.331/*         UART/UART_Tx/linkserializer/\count_reg[1] /D    1
scan_clk(R)->scan_clk(R)	99.390   */97.739        */0.410         UART/UART_Tx/linkFSM/ser_en_reg/D    1
scan_clk(R)->scan_clk(R)	99.360   */97.753        */0.440         UART/UART_Tx/linkFSM/\mux_sel_reg[0] /D    1
scan_clk(R)->scan_clk(R)	99.514   97.770/*        0.286/*         UART/UART_Tx/linkserializer/\count_reg[0] /D    1
scan_clk(R)->scan_clk(R)	99.389   */97.791        */0.411         UART/UART_Tx/linkFSM/busy_reg/D    1
scan_clk(R)->scan_clk(R)	99.352   */97.935        */0.448         UART/UART_Tx/linkserializer/ser_done_reg/D    1
scan_clk(R)->scan_clk(R)	99.383   */97.936        */0.417         UART/UART_Tx/linkserializer/\count_reg[2] /D    1
@(R)->scan_clk(R)	99.413   97.967/*        0.387/*         UART/UART_Tx/linkserializer/ser_done_reg/RN    1
@(R)->scan_clk(R)	99.423   97.973/*        0.377/*         UART/UART_Tx/linkserializer/\P_DATA_save_reg[4] /RN    1
@(R)->scan_clk(R)	99.423   97.973/*        0.377/*         UART/UART_Tx/linkserializer/\P_DATA_save_reg[6] /RN    1
@(R)->scan_clk(R)	99.423   97.973/*        0.377/*         UART/UART_Tx/linkserializer/\P_DATA_save_reg[5] /RN    1
@(R)->scan_clk(R)	99.423   97.973/*        0.377/*         UART/UART_Tx/linkserializer/\count_reg[1] /RN    1
@(R)->scan_clk(R)	99.423   97.973/*        0.377/*         UART/UART_Tx/linkserializer/\P_DATA_save_reg[7] /RN    1
@(R)->scan_clk(R)	99.423   97.973/*        0.377/*         UART/UART_Tx/linkserializer/\count_reg[0] /RN    1
@(R)->scan_clk(R)	99.423   97.974/*        0.377/*         UART/UART_Tx/linkserializer/\P_DATA_save_reg[3] /RN    1
@(R)->scan_clk(R)	99.423   97.974/*        0.377/*         UART/UART_Tx/linkserializer/\P_DATA_save_reg[2] /RN    1
@(R)->scan_clk(R)	99.423   97.975/*        0.377/*         UART/UART_Tx/linkserializer/\P_DATA_save_reg[1] /RN    1
@(R)->scan_clk(R)	99.423   97.976/*        0.377/*         UART/UART_Tx/linkserializer/\count_reg[2] /RN    1
@(R)->scan_clk(R)	99.423   97.976/*        0.377/*         UART/UART_Tx/linkserializer/\P_DATA_save_reg[0] /RN    1
@(R)->scan_clk(R)	99.423   97.977/*        0.377/*         ASYN_FIFO/link_FIFO_Read/\rptr_bin_reg[0] /RN    1
@(R)->scan_clk(R)	99.423   97.977/*        0.377/*         ASYN_FIFO/link_FIFO_Read/\raddr_reg[2] /RN    1
@(R)->scan_clk(R)	99.423   97.978/*        0.377/*         UART/UART_Tx/linkserializer/ser_data_reg/RN    1
@(R)->scan_clk(R)	99.423   97.978/*        0.377/*         UART/UART_Tx/linkFSM/ser_en_reg/RN    1
@(R)->scan_clk(R)	99.423   97.980/*        0.377/*         UART/UART_Tx/linkFSM/\mux_sel_reg[1] /RN    1
@(R)->scan_clk(R)	99.423   97.981/*        0.377/*         ASYN_FIFO/link_FIFO_Read/\rptr_bin_reg[2] /RN    1
@(R)->scan_clk(R)	99.423   97.982/*        0.377/*         ASYN_FIFO/link_FIFO_Read/\rptr_bin_reg[1] /RN    1
@(R)->scan_clk(R)	99.423   97.984/*        0.377/*         ASYN_FIFO/link_FIFO_Read/\raddr_reg[1] /RN    1
@(R)->scan_clk(R)	99.423   97.984/*        0.377/*         ASYN_FIFO/link_FIFO_Read/\raddr_reg[0] /RN    1
@(R)->scan_clk(R)	99.423   97.987/*        0.377/*         ASYN_FIFO/link_FIFO_Read/\rptr_reg[1] /RN    1
@(R)->scan_clk(R)	99.423   97.988/*        0.377/*         ASYN_FIFO/link_synchronizer_read/\q2_ptr_reg[2] /RN    1
@(R)->scan_clk(R)	99.423   97.989/*        0.377/*         ASYN_FIFO/link_synchronizer_read/\q2_ptr_reg[1] /RN    1
@(R)->scan_clk(R)	99.423   97.991/*        0.377/*         ASYN_FIFO/link_synchronizer_read/\ff1_reg[0] /RN    1
@(R)->scan_clk(R)	99.423   97.991/*        0.377/*         ASYN_FIFO/link_synchronizer_read/\ff1_reg[1] /RN    1
@(R)->scan_clk(R)	99.423   97.992/*        0.377/*         ASYN_FIFO/link_synchronizer_read/\ff1_reg[3] /RN    1
@(R)->scan_clk(R)	99.423   97.992/*        0.377/*         ASYN_FIFO/link_synchronizer_read/\ff1_reg[2] /RN    1
@(R)->scan_clk(R)	99.423   97.993/*        0.377/*         ASYN_FIFO/link_synchronizer_read/\q2_ptr_reg[3] /RN    1
@(R)->scan_clk(R)	99.423   97.993/*        0.377/*         ASYN_FIFO/link_synchronizer_read/\q2_ptr_reg[0] /RN    1
@(R)->scan_clk(R)	99.423   97.997/*        0.377/*         ASYN_FIFO/link_FIFO_Read/\rptr_reg[0] /RN    1
@(R)->scan_clk(R)	99.424   97.999/*        0.377/*         ASYN_FIFO/link_FIFO_Read/\rptr_bin_reg[3] /RN    1
@(R)->scan_clk(R)	99.424   98.001/*        0.377/*         UART/UART_Tx/linkFSM/\state_reg[2] /RN    1
@(R)->scan_clk(R)	99.424   98.001/*        0.377/*         UART/UART_Tx/linkFSM/\state_reg[0] /RN    1
@(R)->scan_clk(R)	99.424   98.002/*        0.377/*         UART/UART_Tx/linkFSM/\state_reg[1] /RN    1
@(R)->scan_clk(R)	99.424   98.002/*        0.377/*         UART/UART_Tx/linkFSM/busy_reg/RN    1
@(R)->scan_clk(R)	99.424   98.002/*        0.377/*         UART/UART_Rx/FSM_block/\state_reg[1] /RN    1
@(R)->scan_clk(R)	99.424   98.003/*        0.377/*         UART/UART_Rx/FSM_block/\state_reg[0] /RN    1
@(R)->scan_clk(R)	99.424   98.005/*        0.377/*         ASYN_FIFO/link_FIFO_Read/\rptr_reg[3] /RN    1
@(R)->scan_clk(R)	99.424   98.008/*        0.377/*         UART/UART_Rx/FSM_block/par_chk_en_reg/RN    1
@(R)->scan_clk(R)	99.424   98.010/*        0.377/*         ASYN_FIFO/link_FIFO_Read/\rptr_reg[2] /RN    1
@(R)->scan_clk(R)	99.424   98.011/*        0.377/*         PULSE_GENERATOR/PULSE_SIG_reg/RN    1
@(R)->scan_clk(R)	99.424   98.014/*        0.377/*         UART/UART_Rx/FSM_block/data_valid_reg/RN    1
@(R)->scan_clk(R)	99.424   98.015/*        0.377/*         PULSE_GENERATOR/pulse_done_reg/RN    1
@(R)->scan_clk(R)	99.424   98.015/*        0.377/*         UART/UART_Rx/FSM_block/enable_reg/RN    1
@(R)->scan_clk(R)	99.424   98.018/*        0.377/*         UART/UART_Rx/FSM_block/deser_en_reg/RN    1
scan_clk(R)->scan_clk(R)	99.394   */98.021        */0.407         ASYN_FIFO/link_FIFO_Read/\rptr_reg[0] /D    1
@(R)->scan_clk(R)	99.424   98.024/*        0.377/*         UART/UART_Rx/FSM_block/dat_samp_en_reg/RN    1
@(R)->scan_clk(R)	99.424   98.036/*        0.376/*         UART/UART_Rx/edge_bit_counter_block/\bit_cnt_reg[0] /RN    1
@(R)->scan_clk(R)	99.413   98.036/*        0.387/*         UART/UART_Rx/edge_bit_counter_block/\bit_cnt_reg[3] /RN    1
@(R)->scan_clk(R)	99.424   98.042/*        0.376/*         UART/UART_Rx/edge_bit_counter_block/\bit_cnt_reg[2] /RN    1
scan_clk(R)->scan_clk(R)	99.391   */98.043        */0.409         ASYN_FIFO/link_FIFO_Read/\rptr_reg[1] /D    1
@(R)->scan_clk(R)	99.424   98.044/*        0.376/*         UART/UART_Rx/FSM_block/\state_reg[2] /RN    1
@(R)->scan_clk(R)	99.424   98.044/*        0.376/*         UART/UART_Rx/FSM_block/stp_chk_en_reg/RN    1
@(R)->scan_clk(R)	99.424   98.045/*        0.376/*         UART/UART_Rx/FSM_block/strt_chk_en_reg/RN    1
@(R)->scan_clk(R)	99.424   98.048/*        0.376/*         UART/UART_Rx/edge_bit_counter_block/\bit_cnt_reg[1] /RN    1
@(R)->scan_clk(R)	99.424   98.052/*        0.376/*         UART/UART_Rx/edge_bit_counter_block/\edge_cnt_reg[2] /RN    1
@(R)->scan_clk(R)	99.424   98.052/*        0.376/*         UART/UART_Rx/edge_bit_counter_block/\edge_cnt_reg[1] /RN    1
@(R)->scan_clk(R)	99.424   98.057/*        0.376/*         UART/UART_Rx/edge_bit_counter_block/\edge_cnt_reg[3] /RN    1
@(R)->scan_clk(R)	99.424   98.058/*        0.376/*         UART/UART_Rx/edge_bit_counter_block/\edge_cnt_reg[0] /RN    1
@(R)->scan_clk(R)	99.424   98.059/*        0.376/*         UART/UART_Rx/edge_bit_counter_block/\edge_cnt_reg[4] /RN    1
@(R)->scan_clk(R)	99.424   98.071/*        0.376/*         CLK_DIV_TX/\count_reg[5] /RN    1
@(R)->scan_clk(R)	99.424   98.071/*        0.376/*         CLK_DIV_TX/div_clk_reg/RN    1
@(R)->scan_clk(R)	99.424   98.078/*        0.376/*         CLK_DIV_TX/\count_reg[6] /RN    1
scan_clk(R)->scan_clk(R)	99.382   */98.080        */0.418         ASYN_FIFO/link_FIFO_Read/\raddr_reg[0] /D    1
@(R)->scan_clk(R)	99.424   98.083/*        0.376/*         CLK_DIV_TX/\count_reg[3] /RN    1
@(R)->scan_clk(R)	99.424   98.085/*        0.376/*         CLK_DIV_TX/\count_reg[4] /RN    1
scan_clk(R)->scan_clk(R)	99.388   */98.087        */0.412         ASYN_FIFO/link_FIFO_Read/\rptr_bin_reg[2] /D    1
scan_clk(R)->scan_clk(R)	99.389   */98.105        */0.411         ASYN_FIFO/link_FIFO_Read/\rptr_bin_reg[3] /D    1
scan_clk(R)->scan_clk(R)	99.393   */98.108        */0.407         ASYN_FIFO/link_FIFO_Read/\rptr_reg[3] /D    1
scan_clk(R)->scan_clk(R)	99.392   */98.113        */0.408         ASYN_FIFO/link_FIFO_Read/\raddr_reg[1] /D    1
scan_clk(R)->scan_clk(R)	99.392   */98.118        */0.408         ASYN_FIFO/link_FIFO_Read/\rptr_bin_reg[1] /D    1
scan_clk(R)->scan_clk(R)	99.392   */98.119        */0.408         ASYN_FIFO/link_FIFO_Read/\rptr_reg[2] /D    1
scan_clk(R)->scan_clk(R)	99.392   */98.128        */0.408         ASYN_FIFO/link_FIFO_Read/\raddr_reg[2] /D    1
scan_clk(R)->scan_clk(R)	99.393   */98.156        */0.407         ASYN_FIFO/link_FIFO_Read/\rptr_bin_reg[0] /D    1
scan_clk(R)->scan_clk(R)	99.402   */98.196        */0.398         PULSE_GENERATOR/PULSE_SIG_reg/D    1
@(R)->scan_clk(R)	99.737   98.316/*        0.063/*         UART/UART_Tx/linkFSM/\mux_sel_reg[0] /SN    1
scan_clk(R)->scan_clk(R)	99.502   98.328/*        0.298/*         UART/UART_Tx/linkFSM/\state_reg[1] /D    1
@(R)->scan_clk(R)	99.742   98.389/*        0.058/*         CLK_DIV_TX/odd_edge_tog_reg/SN    1
scan_clk(R)->scan_clk(R)	99.396   */98.400        */0.404         UART/UART_Tx/linkFSM/\state_reg[2] /D    1
scan_clk(R)->scan_clk(R)	99.516   98.402/*        0.284/*         UART/UART_Tx/linkFSM/\state_reg[0] /D    1
scan_clk(R)->scan_clk(R)	99.403   */98.404        */0.397         PULSE_GENERATOR/pulse_done_reg/D    1
scan_clk(R)->scan_clk(R)	99.198   */98.439        */0.602         CONTROL_UNIT/CLK_EN_reg/SI    1
scan_clk(R)->scan_clk(R)	99.268   */98.532        */0.533         DATA_SYNC/Pulse_Gen_reg/SI    1
scan_clk(R)->scan_clk(R)	99.229   */98.544        */0.572         REGISTER_FILE/\Reg_File_reg[3][0] /SI    1
scan_clk(R)->scan_clk(R)	99.210   */98.551        */0.590         REGISTER_FILE/\Reg_File_reg[2][7] /SI    1
scan_clk(R)->scan_clk(R)	99.213   */98.558        */0.587         REGISTER_FILE/\Reg_File_reg[2][0] /SI    1
scan_clk(R)->scan_clk(R)	99.235   */98.584        */0.565         REGISTER_FILE/\Reg_File_reg[0][5] /SI    1
scan_clk(R)->scan_clk(R)	99.235   */98.586        */0.565         REGISTER_FILE/\Reg_File_reg[2][5] /SI    1
scan_clk(R)->scan_clk(R)	99.236   */98.587        */0.564         REGISTER_FILE/\Reg_File_reg[2][4] /SI    1
scan_clk(R)->scan_clk(R)	99.237   */98.587        */0.563         REGISTER_FILE/\Reg_File_reg[0][6] /SI    1
scan_clk(R)->scan_clk(R)	99.237   */98.591        */0.563         REGISTER_FILE/\Reg_File_reg[1][7] /SI    1
scan_clk(R)->scan_clk(R)	99.237   */98.591        */0.563         REGISTER_FILE/\Reg_File_reg[2][6] /SI    1
scan_clk(R)->scan_clk(R)	99.238   */98.594        */0.562         REGISTER_FILE/\Reg_File_reg[0][3] /SI    1
scan_clk(R)->scan_clk(R)	99.239   */98.595        */0.561         REGISTER_FILE/\Reg_File_reg[0][7] /SI    1
scan_clk(R)->scan_clk(R)	99.238   */98.596        */0.562         REGISTER_FILE/\Reg_File_reg[0][4] /SI    1
scan_clk(R)->scan_clk(R)	99.239   */98.602        */0.561         CONTROL_UNIT/\Address_reg[3] /SI    1
scan_clk(R)->scan_clk(R)	99.240   */98.602        */0.560         REGISTER_FILE/\Reg_File_reg[0][2] /SI    1
scan_clk(R)->scan_clk(R)	99.243   */98.614        */0.557         REGISTER_FILE/\Reg_File_reg[0][1] /SI    1
scan_clk(R)->scan_clk(R)	99.244   */98.618        */0.556         UART/UART_Rx/edge_bit_counter_block/\edge_cnt_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	99.244   */98.623        */0.556         REGISTER_FILE/\Reg_File_reg[1][0] /SI    1
scan_clk(R)->scan_clk(R)	99.245   */98.623        */0.555         UART/UART_Rx/edge_bit_counter_block/\edge_cnt_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	99.245   */98.625        */0.555         REGISTER_FILE/\Reg_File_reg[1][6] /SI    1
scan_clk(R)->scan_clk(R)	99.246   */98.629        */0.554         REGISTER_FILE/\Reg_File_reg[1][5] /SI    1
scan_clk(R)->scan_clk(R)	99.249   */98.640        */0.551         REGISTER_FILE/\Reg_File_reg[1][1] /SI    1
scan_clk(R)->scan_clk(R)	99.249   */98.641        */0.551         UART/UART_Rx/edge_bit_counter_block/\bit_cnt_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	99.253   */98.646        */0.547         REGISTER_FILE/\Reg_File_reg[2][1] /SI    1
scan_clk(R)->scan_clk(R)	99.252   */98.653        */0.548         REGISTER_FILE/\Reg_File_reg[1][2] /SI    1
scan_clk(R)->scan_clk(R)	99.277   */98.654        */0.523         CONTROL_UNIT/\state_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	99.253   */98.656        */0.547         REGISTER_FILE/\Reg_File_reg[1][4] /SI    1
scan_clk(R)->scan_clk(R)	99.253   */98.658        */0.547         UART/UART_Tx/linkFSM/busy_reg/SI    1
scan_clk(R)->scan_clk(R)	99.255   */98.666        */0.545         REGISTER_FILE/\Reg_File_reg[1][3] /SI    1
scan_clk(R)->scan_clk(R)	99.257   */98.675        */0.543         UART/UART_Rx/edge_bit_counter_block/\bit_cnt_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	99.258   */98.682        */0.542         UART/UART_Rx/edge_bit_counter_block/\edge_cnt_reg[4] /SI    1
scan_clk(R)->scan_clk(R)	99.278   */98.684        */0.522         CONTROL_UNIT/\state_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	99.257   */98.687        */0.543         UART/UART_Rx/edge_bit_counter_block/\edge_cnt_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	99.260   */98.688        */0.540         UART/UART_Rx/edge_bit_counter_block/\edge_cnt_reg[3] /SI    1
scan_clk(R)->scan_clk(R)	99.260   */98.689        */0.540         REGISTER_FILE/\Reg_File_reg[2][3] /SI    1
scan_clk(R)->scan_clk(R)	99.230   */98.694        */0.570         UART/UART_Rx/edge_bit_counter_block/\bit_cnt_reg[3] /SI    1
scan_clk(R)->scan_clk(R)	99.262   */98.700        */0.538         UART/UART_Tx/linkserializer/\count_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	99.202   */98.704        */0.598         REGISTER_FILE/\RdData_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	99.263   */98.706        */0.537         CONTROL_UNIT/\ALU_FUN_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	99.264   */98.712        */0.536         REGISTER_FILE/\Reg_File_reg[2][2] /SI    1
scan_clk(R)->scan_clk(R)	99.210   */98.716        */0.590         DELAY_ONE_PERIOD/Signal_delayed_reg/SI    1
scan_clk(R)->scan_clk(R)	99.266   */98.722        */0.534         CONTROL_UNIT/\ALU_FUN_reg[3] /SI    1
scan_clk(R)->scan_clk(R)	99.269   */98.731        */0.532         REGISTER_FILE/\Reg_File_reg[3][2] /SI    1
scan_clk(R)->scan_clk(R)	99.207   */98.732        */0.593         ASYN_FIFO/link_Memory/\RAM_reg[0][0] /SI    1
scan_clk(R)->scan_clk(R)	99.287   */98.736        */0.513         UART/UART_Rx/FSM_block/\state_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	99.270   */98.738        */0.530         REGISTER_FILE/\Reg_File_reg[4][0] /SI    1
scan_clk(R)->scan_clk(R)	99.254   */98.739        */0.546         REGISTER_FILE/\Reg_File_reg[3][5] /SI    1
scan_clk(R)->scan_clk(R)	99.270   */98.741        */0.530         REGISTER_FILE/\Reg_File_reg[3][3] /SI    1
scan_clk(R)->scan_clk(R)	99.271   */98.744        */0.529         REGISTER_FILE/\Reg_File_reg[3][4] /SI    1
scan_clk(R)->scan_clk(R)	99.271   */98.744        */0.529         ASYN_FIFO/link_FIFO_Write/\waddr_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	99.209   */98.745        */0.591         REGISTER_FILE/\Reg_File_reg[15][0] /SI    1
scan_clk(R)->scan_clk(R)	99.291   */98.745        */0.509         ASYN_FIFO/link_FIFO_Write/\wptr_bin_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	99.271   */98.746        */0.529         ASYN_FIFO/link_FIFO_Write/\waddr_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	99.192   */98.750        */0.608         UART/UART_Rx/data_sampling_block/\saving_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	99.276   */98.750        */0.524         REGISTER_FILE/\Reg_File_reg[3][6] /SI    1
scan_clk(R)->scan_clk(R)	99.273   */98.753        */0.527         UART/UART_Tx/linkserializer/\count_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	99.210   */98.754        */0.590         UART/UART_Rx/data_sampling_block/sampled_bit_reg/SI    1
scan_clk(R)->scan_clk(R)	99.274   */98.757        */0.526         REGISTER_FILE/\Reg_File_reg[3][1] /SI    1
scan_clk(R)->scan_clk(R)	99.274   */98.758        */0.526         CONTROL_UNIT/\ALU_FUN_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	99.275   */98.758        */0.525         CLK_DIV_TX/\count_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	99.274   */98.759        */0.526         DATA_SYNC/\sync_bus_reg[7] /SI    1
scan_clk(R)->scan_clk(R)	99.286   */98.760        */0.514         UART/UART_Rx/FSM_block/stp_chk_en_reg/SI    1
scan_clk(R)->scan_clk(R)	99.274   */98.760        */0.526         REGISTER_FILE/\Reg_File_reg[3][7] /SI    1
scan_clk(R)->scan_clk(R)	99.274   */98.761        */0.526         UART/UART_Rx/FSM_block/data_valid_reg/SI    1
scan_clk(R)->scan_clk(R)	99.275   */98.764        */0.525         DATA_SYNC/\ff_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	99.275   */98.766        */0.525         DATA_SYNC/\sync_bus_reg[3] /SI    1
scan_clk(R)->scan_clk(R)	99.272   */98.766        */0.528         UART/UART_Rx/FSM_block/dat_samp_en_reg/SI    1
scan_clk(R)->scan_clk(R)	99.276   */98.766        */0.524         CLK_DIV_RX/\count_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	99.278   */98.771        */0.522         UART/UART_Tx/linkFSM/\mux_sel_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	99.244   */98.772        */0.556         UART/UART_Tx/linkserializer/ser_done_reg/SI    1
scan_clk(R)->scan_clk(R)	99.277   */98.773        */0.523         ASYN_FIFO/link_FIFO_Write/\wptr_bin_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	99.277   */98.774        */0.523         UART/UART_Tx/linkFSM/\state_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	99.277   */98.775        */0.523         DATA_SYNC/\sync_bus_reg[5] /SI    1
scan_clk(R)->scan_clk(R)	99.277   */98.777        */0.523         CLK_DIV_TX/\count_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	99.278   */98.778        */0.522         ASYN_FIFO/link_FIFO_Read/\rptr_bin_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	99.278   */98.779        */0.522         ASYN_FIFO/link_FIFO_Read/\raddr_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	99.278   */98.780        */0.522         CONTROL_UNIT/\WrData_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	99.285   */98.780        */0.515         UART/UART_Rx/FSM_block/\state_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	99.278   */98.781        */0.522         CLK_DIV_RX/\count_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	99.278   */98.781        */0.522         UART/UART_Tx/linkserializer/ser_data_reg/SI    1
scan_clk(R)->scan_clk(R)	99.278   */98.781        */0.522         UART/UART_Tx/linkFSM/\state_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	99.278   */98.782        */0.522         CLK_DIV_RX/\count_reg[5] /SI    1
scan_clk(R)->scan_clk(R)	99.278   */98.783        */0.522         CLK_DIV_TX/\count_reg[5] /SI    1
scan_clk(R)->scan_clk(R)	99.279   */98.785        */0.521         CLK_DIV_TX/\count_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	99.279   */98.785        */0.521         PULSE_GENERATOR/pulse_done_reg/SI    1
scan_clk(R)->scan_clk(R)	99.279   */98.787        */0.521         CLK_DIV_RX/\count_reg[6] /SI    1
scan_clk(R)->scan_clk(R)	99.279   */98.787        */0.521         CONTROL_UNIT/ALU_Part1_Done_reg/SI    1
scan_clk(R)->scan_clk(R)	99.279   */98.789        */0.521         CLK_DIV_TX/\count_reg[3] /SI    1
scan_clk(R)->scan_clk(R)	99.283   */98.789        */0.517         CONTROL_UNIT/\ALU_FUN_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	99.280   */98.790        */0.521         CLK_DIV_RX/\count_reg[4] /SI    1
scan_clk(R)->scan_clk(R)	99.280   */98.790        */0.520         CONTROL_UNIT/TX_D_VLD_reg/SI    1
scan_clk(R)->scan_clk(R)	99.199   */98.791        */0.601         REGISTER_FILE/\RdData_reg[7] /SI    1
scan_clk(R)->scan_clk(R)	99.280   */98.791        */0.520         CLK_DIV_RX/div_clk_reg/SI    1
scan_clk(R)->scan_clk(R)	99.264   */98.791        */0.536         UART/UART_Tx/linkFSM/\mux_sel_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	99.280   */98.792        */0.520         CLK_DIV_TX/\count_reg[6] /SI    1
scan_clk(R)->scan_clk(R)	99.280   */98.792        */0.520         CLK_DIV_TX/\count_reg[4] /SI    1
scan_clk(R)->scan_clk(R)	99.280   */98.793        */0.520         CLK_DIV_TX/div_clk_reg/SI    1
scan_clk(R)->scan_clk(R)	99.280   */98.793        */0.520         CLK_DIV_RX/\count_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	99.280   */98.793        */0.520         CLK_DIV_RX/\count_reg[3] /SI    1
scan_clk(R)->scan_clk(R)	99.280   */98.794        */0.520         DATA_SYNC/\sync_bus_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	99.200   */98.795        */0.600         REGISTER_FILE/\RdData_reg[6] /SI    1
scan_clk(R)->scan_clk(R)	99.281   */98.796        */0.519         DATA_SYNC/\sync_bus_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	99.281   */98.796        */0.519         UART/UART_Rx/FSM_block/par_chk_en_reg/SI    1
scan_clk(R)->scan_clk(R)	99.281   */98.796        */0.519         CONTROL_UNIT/\TX_P_DATA_reg[6] /SI    1
scan_clk(R)->scan_clk(R)	99.281   */98.798        */0.519         UART/UART_Tx/linkserializer/\P_DATA_save_reg[5] /SI    1
scan_clk(R)->scan_clk(R)	99.281   */98.799        */0.519         REGISTER_FILE/RdData_Valid_reg/SI    1
scan_clk(R)->scan_clk(R)	99.281   */98.799        */0.519         ASYN_FIFO/link_FIFO_Read/\rptr_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	99.292   */98.799        */0.508         UART/UART_Tx/linkserializer/\count_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	99.281   */98.799        */0.519         DATA_SYNC/\sync_bus_reg[4] /SI    1
scan_clk(R)->scan_clk(R)	99.281   */98.800        */0.519         CONTROL_UNIT/\TX_P_DATA_reg[4] /SI    1
scan_clk(R)->scan_clk(R)	99.200   */98.800        */0.600         REGISTER_FILE/\RdData_reg[3] /SI    1
scan_clk(R)->scan_clk(R)	99.282   */98.800        */0.519         ASYN_FIFO/link_FIFO_Write/\waddr_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	99.282   */98.801        */0.518         REGISTER_FILE/\Reg_File_reg[9][0] /SI    1
scan_clk(R)->scan_clk(R)	99.201   */98.802        */0.599         REGISTER_FILE/\RdData_reg[4] /SI    1
scan_clk(R)->scan_clk(R)	99.282   */98.802        */0.518         UART/UART_Tx/linkFSM/ser_en_reg/SI    1
scan_clk(R)->scan_clk(R)	99.282   */98.803        */0.518         CONTROL_UNIT/\state_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	99.282   */98.803        */0.518         ASYN_FIFO/link_FIFO_Read/\raddr_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	99.282   */98.804        */0.518         UART/UART_Tx/linkserializer/\P_DATA_save_reg[7] /SI    1
scan_clk(R)->scan_clk(R)	99.282   */98.804        */0.518         ASYN_FIFO/link_FIFO_Write/\wptr_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	99.282   */98.804        */0.518         ASYN_FIFO/link_FIFO_Read/\rptr_reg[3] /SI    1
scan_clk(R)->scan_clk(R)	99.282   */98.804        */0.518         UART/UART_Tx/linkserializer/\P_DATA_save_reg[4] /SI    1
scan_clk(R)->scan_clk(R)	99.282   */98.805        */0.518         ASYN_FIFO/link_FIFO_Read/\rptr_bin_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	99.282   */98.805        */0.518         CONTROL_UNIT/\TX_P_DATA_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	99.282   */98.805        */0.518         REGISTER_FILE/\Reg_File_reg[12][0] /SI    1
scan_clk(R)->scan_clk(R)	99.282   */98.806        */0.518         ASYN_FIFO/link_FIFO_Write/\wptr_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	99.283   */98.806        */0.518         DATA_SYNC/\sync_bus_reg[6] /SI    1
scan_clk(R)->scan_clk(R)	99.283   */98.806        */0.518         REGISTER_FILE/\Reg_File_reg[12][4] /SI    1
scan_clk(R)->scan_clk(R)	99.283   */98.806        */0.518         REGISTER_FILE/\Reg_File_reg[10][6] /SI    1
scan_clk(R)->scan_clk(R)	99.283   */98.807        */0.517         REGISTER_FILE/\Reg_File_reg[10][0] /SI    1
scan_clk(R)->scan_clk(R)	99.283   */98.807        */0.517         UART/UART_Tx/linkserializer/\P_DATA_save_reg[3] /SI    1
scan_clk(R)->scan_clk(R)	99.283   */98.807        */0.517         UART/UART_Tx/linkserializer/\P_DATA_save_reg[6] /SI    1
scan_clk(R)->scan_clk(R)	99.283   */98.808        */0.517         CONTROL_UNIT/RdEn_reg/SI    1
scan_clk(R)->scan_clk(R)	99.283   */98.808        */0.517         REGISTER_FILE/\Reg_File_reg[11][1] /SI    1
scan_clk(R)->scan_clk(R)	99.283   */98.809        */0.517         UART/UART_Rx/FSM_block/deser_en_reg/SI    1
scan_clk(R)->scan_clk(R)	99.283   */98.809        */0.517         CONTROL_UNIT/\TX_P_DATA_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	99.283   */98.809        */0.517         REGISTER_FILE/\Reg_File_reg[4][4] /SI    1
scan_clk(R)->scan_clk(R)	99.283   */98.809        */0.517         ASYN_FIFO/link_FIFO_Write/\wptr_reg[3] /SI    1
scan_clk(R)->scan_clk(R)	99.283   */98.810        */0.517         REGISTER_FILE/\Reg_File_reg[14][1] /SI    1
scan_clk(R)->scan_clk(R)	99.283   */98.811        */0.517         REGISTER_FILE/\Reg_File_reg[5][4] /SI    1
scan_clk(R)->scan_clk(R)	99.283   */98.811        */0.517         ASYN_FIFO/link_FIFO_Read/\rptr_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	99.202   */98.812        */0.598         REGISTER_FILE/\Reg_File_reg[15][3] /SI    1
scan_clk(R)->scan_clk(R)	99.284   */98.812        */0.516         REGISTER_FILE/\Reg_File_reg[14][4] /SI    1
scan_clk(R)->scan_clk(R)	99.284   */98.812        */0.516         REGISTER_FILE/\Reg_File_reg[4][5] /SI    1
scan_clk(R)->scan_clk(R)	99.284   */98.812        */0.516         UART/UART_Tx/linkserializer/\P_DATA_save_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	99.284   */98.813        */0.516         REGISTER_FILE/\Reg_File_reg[11][4] /SI    1
scan_clk(R)->scan_clk(R)	99.284   */98.813        */0.516         ASYN_FIFO/link_FIFO_Write/\wptr_bin_reg[3] /SI    1
scan_clk(R)->scan_clk(R)	99.284   */98.813        */0.516         ASYN_FIFO/link_FIFO_Write/\wptr_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	99.284   */98.814        */0.516         REGISTER_FILE/\Reg_File_reg[13][1] /SI    1
scan_clk(R)->scan_clk(R)	99.284   */98.814        */0.516         UART/UART_Tx/linkFSM/\state_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	99.284   */98.815        */0.516         REGISTER_FILE/\Reg_File_reg[6][4] /SI    1
scan_clk(R)->scan_clk(R)	99.284   */98.815        */0.516         CONTROL_UNIT/\TX_P_DATA_reg[3] /SI    1
scan_clk(R)->scan_clk(R)	99.284   */98.815        */0.516         UART/UART_Tx/linkserializer/\P_DATA_save_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	99.284   */98.815        */0.516         REGISTER_FILE/\Reg_File_reg[14][5] /SI    1
scan_clk(R)->scan_clk(R)	99.284   */98.815        */0.516         REGISTER_FILE/\Reg_File_reg[13][4] /SI    1
scan_clk(R)->scan_clk(R)	99.284   */98.816        */0.516         ASYN_FIFO/link_FIFO_Write/\wptr_bin_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	99.284   */98.816        */0.516         CONTROL_UNIT/WrEn_reg/SI    1
scan_clk(R)->scan_clk(R)	99.203   */98.816        */0.597         REGISTER_FILE/\RdData_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	99.284   */98.816        */0.516         CONTROL_UNIT/\TX_P_DATA_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	99.284   */98.816        */0.516         REGISTER_FILE/\Reg_File_reg[4][7] /SI    1
scan_clk(R)->scan_clk(R)	99.284   */98.817        */0.516         REGISTER_FILE/\Reg_File_reg[11][7] /SI    1
scan_clk(R)->scan_clk(R)	99.284   */98.817        */0.516         UART/UART_Rx/FSM_block/\state_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	99.284   */98.817        */0.516         REGISTER_FILE/\Reg_File_reg[10][5] /SI    1
scan_clk(R)->scan_clk(R)	99.285   */98.818        */0.516         REGISTER_FILE/\Reg_File_reg[6][0] /SI    1
scan_clk(R)->scan_clk(R)	99.285   */98.818        */0.516         ASYN_FIFO/link_FIFO_Read/\rptr_bin_reg[3] /SI    1
scan_clk(R)->scan_clk(R)	99.203   */98.818        */0.597         UART/UART_Rx/deserializer_block/\P_DATA_reg[6] /SI    1
scan_clk(R)->scan_clk(R)	99.285   */98.818        */0.516         REGISTER_FILE/\Reg_File_reg[7][5] /SI    1
scan_clk(R)->scan_clk(R)	99.285   */98.818        */0.516         REGISTER_FILE/\Reg_File_reg[7][4] /SI    1
scan_clk(R)->scan_clk(R)	99.203   */98.818        */0.597         REGISTER_FILE/\RdData_reg[5] /SI    1
scan_clk(R)->scan_clk(R)	99.285   */98.818        */0.515         REGISTER_FILE/\Reg_File_reg[13][5] /SI    1
scan_clk(R)->scan_clk(R)	99.285   */98.818        */0.515         REGISTER_FILE/\Reg_File_reg[5][2] /SI    1
scan_clk(R)->scan_clk(R)	99.285   */98.819        */0.515         REGISTER_FILE/\Reg_File_reg[8][6] /SI    1
scan_clk(R)->scan_clk(R)	99.285   */98.819        */0.515         REGISTER_FILE/\Reg_File_reg[8][0] /SI    1
scan_clk(R)->scan_clk(R)	99.285   */98.819        */0.515         CONTROL_UNIT/\TX_P_DATA_reg[7] /SI    1
scan_clk(R)->scan_clk(R)	99.285   */98.819        */0.515         REGISTER_FILE/\Reg_File_reg[13][0] /SI    1
scan_clk(R)->scan_clk(R)	99.285   */98.819        */0.515         CONTROL_UNIT/\WrData_reg[5] /SI    1
scan_clk(R)->scan_clk(R)	99.285   */98.820        */0.515         REGISTER_FILE/\Reg_File_reg[5][1] /SI    1
scan_clk(R)->scan_clk(R)	99.285   */98.820        */0.515         REGISTER_FILE/\Reg_File_reg[10][1] /SI    1
scan_clk(R)->scan_clk(R)	99.285   */98.820        */0.515         ASYN_FIFO/link_FIFO_Read/\rptr_bin_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	99.285   */98.820        */0.515         REGISTER_FILE/\Reg_File_reg[11][2] /SI    1
scan_clk(R)->scan_clk(R)	99.285   */98.820        */0.515         REGISTER_FILE/\Reg_File_reg[8][2] /SI    1
scan_clk(R)->scan_clk(R)	99.285   */98.820        */0.515         UART/UART_Rx/FSM_block/strt_chk_en_reg/SI    1
scan_clk(R)->scan_clk(R)	99.285   */98.821        */0.515         REGISTER_FILE/\Reg_File_reg[4][6] /SI    1
scan_clk(R)->scan_clk(R)	99.203   */98.821        */0.597         UART/UART_Rx/deserializer_block/\P_DATA_reg[7] /SI    1
scan_clk(R)->scan_clk(R)	99.285   */98.821        */0.515         REGISTER_FILE/\Reg_File_reg[6][3] /SI    1
scan_clk(R)->scan_clk(R)	99.285   */98.821        */0.515         CONTROL_UNIT/\Address_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	99.285   */98.821        */0.515         REGISTER_FILE/\Reg_File_reg[12][1] /SI    1
scan_clk(R)->scan_clk(R)	99.285   */98.821        */0.515         REGISTER_FILE/\Reg_File_reg[14][2] /SI    1
scan_clk(R)->scan_clk(R)	99.285   */98.822        */0.515         REGISTER_FILE/\Reg_File_reg[14][7] /SI    1
scan_clk(R)->scan_clk(R)	99.285   */98.822        */0.515         REGISTER_FILE/\Reg_File_reg[5][0] /SI    1
scan_clk(R)->scan_clk(R)	99.285   */98.822        */0.515         CONTROL_UNIT/\TX_P_DATA_reg[5] /SI    1
scan_clk(R)->scan_clk(R)	99.285   */98.822        */0.515         REGISTER_FILE/\Reg_File_reg[12][7] /SI    1
scan_clk(R)->scan_clk(R)	99.285   */98.822        */0.515         CONTROL_UNIT/\WrData_reg[7] /SI    1
scan_clk(R)->scan_clk(R)	99.204   */98.823        */0.596         ASYN_FIFO/link_Memory/\RAM_reg[4][1] /SI    1
scan_clk(R)->scan_clk(R)	99.204   */98.823        */0.596         ASYN_FIFO/link_Memory/\RAM_reg[1][2] /SI    1
scan_clk(R)->scan_clk(R)	99.204   */98.823        */0.596         UART/UART_Rx/deserializer_block/\P_DATA_reg[3] /SI    1
scan_clk(R)->scan_clk(R)	99.285   */98.823        */0.515         REGISTER_FILE/\Reg_File_reg[7][1] /SI    1
scan_clk(R)->scan_clk(R)	99.285   */98.823        */0.515         REGISTER_FILE/\Reg_File_reg[7][3] /SI    1
scan_clk(R)->scan_clk(R)	99.285   */98.824        */0.515         CONTROL_UNIT/\WrData_reg[3] /SI    1
scan_clk(R)->scan_clk(R)	99.285   */98.824        */0.515         CONTROL_UNIT/\WrData_reg[6] /SI    1
scan_clk(R)->scan_clk(R)	99.285   */98.824        */0.515         REGISTER_FILE/\Reg_File_reg[6][7] /SI    1
scan_clk(R)->scan_clk(R)	99.285   */98.824        */0.515         REGISTER_FILE/\Reg_File_reg[4][2] /SI    1
scan_clk(R)->scan_clk(R)	99.285   */98.824        */0.515         REGISTER_FILE/\Reg_File_reg[11][3] /SI    1
scan_clk(R)->scan_clk(R)	99.204   */98.824        */0.596         UART/UART_Rx/deserializer_block/\P_DATA_reg[5] /SI    1
scan_clk(R)->scan_clk(R)	99.285   */98.824        */0.515         REGISTER_FILE/\Reg_File_reg[7][6] /SI    1
scan_clk(R)->scan_clk(R)	99.285   */98.824        */0.515         REGISTER_FILE/\Reg_File_reg[14][0] /SI    1
scan_clk(R)->scan_clk(R)	99.285   */98.824        */0.515         REGISTER_FILE/\Reg_File_reg[9][6] /SI    1
scan_clk(R)->scan_clk(R)	99.285   */98.824        */0.515         REGISTER_FILE/\Reg_File_reg[6][6] /SI    1
scan_clk(R)->scan_clk(R)	99.286   */98.825        */0.514         REGISTER_FILE/\Reg_File_reg[13][6] /SI    1
scan_clk(R)->scan_clk(R)	99.286   */98.825        */0.514         REGISTER_FILE/\Reg_File_reg[10][3] /SI    1
scan_clk(R)->scan_clk(R)	99.286   */98.825        */0.514         REGISTER_FILE/\Reg_File_reg[10][2] /SI    1
scan_clk(R)->scan_clk(R)	99.286   */98.825        */0.514         REGISTER_FILE/\Reg_File_reg[12][2] /SI    1
scan_clk(R)->scan_clk(R)	99.286   */98.825        */0.514         ASYN_FIFO/link_synchronizer_write/\q2_ptr_reg[3] /SI    1
scan_clk(R)->scan_clk(R)	99.286   */98.825        */0.514         REGISTER_FILE/\Reg_File_reg[7][2] /SI    1
scan_clk(R)->scan_clk(R)	99.204   */98.825        */0.596         ASYN_FIFO/link_Memory/\RAM_reg[2][6] /SI    1
scan_clk(R)->scan_clk(R)	99.286   */98.826        */0.514         REGISTER_FILE/\Reg_File_reg[14][6] /SI    1
scan_clk(R)->scan_clk(R)	99.286   */98.826        */0.514         ASYN_FIFO/link_FIFO_Read/\rptr_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	99.204   */98.826        */0.596         UART/UART_Rx/deserializer_block/\P_DATA_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	99.204   */98.826        */0.596         ASYN_FIFO/link_Memory/\RAM_reg[0][7] /SI    1
scan_clk(R)->scan_clk(R)	99.286   */98.826        */0.514         REGISTER_FILE/\Reg_File_reg[11][5] /SI    1
scan_clk(R)->scan_clk(R)	99.286   */98.826        */0.514         REGISTER_FILE/\Reg_File_reg[5][7] /SI    1
scan_clk(R)->scan_clk(R)	99.286   */98.826        */0.514         REGISTER_FILE/\Reg_File_reg[6][1] /SI    1
scan_clk(R)->scan_clk(R)	99.286   */98.826        */0.514         UART/UART_Rx/FSM_block/enable_reg/SI    1
scan_clk(R)->scan_clk(R)	99.204   */98.827        */0.596         UART/UART_Rx/deserializer_block/\P_DATA_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	99.286   */98.827        */0.514         REGISTER_FILE/\Reg_File_reg[12][3] /SI    1
scan_clk(R)->scan_clk(R)	99.286   */98.827        */0.514         REGISTER_FILE/\Reg_File_reg[8][7] /SI    1
scan_clk(R)->scan_clk(R)	99.285   */98.827        */0.515         CONTROL_UNIT/\Address_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	99.286   */98.827        */0.514         REGISTER_FILE/\Reg_File_reg[8][4] /SI    1
scan_clk(R)->scan_clk(R)	99.286   */98.827        */0.514         CONTROL_UNIT/\Address_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	99.286   */98.827        */0.514         CONTROL_UNIT/\WrData_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	99.204   */98.827        */0.596         ASYN_FIFO/link_Memory/\RAM_reg[5][2] /SI    1
scan_clk(R)->scan_clk(R)	99.286   */98.827        */0.514         REGISTER_FILE/\Reg_File_reg[5][3] /SI    1
scan_clk(R)->scan_clk(R)	99.286   */98.827        */0.514         REGISTER_FILE/\Reg_File_reg[4][1] /SI    1
scan_clk(R)->scan_clk(R)	99.204   */98.828        */0.596         ASYN_FIFO/link_Memory/\RAM_reg[7][6] /SI    1
scan_clk(R)->scan_clk(R)	99.204   */98.828        */0.596         UART/UART_Rx/deserializer_block/\P_DATA_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	99.286   */98.828        */0.514         REGISTER_FILE/\Reg_File_reg[9][7] /SI    1
scan_clk(R)->scan_clk(R)	99.286   */98.828        */0.514         REGISTER_FILE/\Reg_File_reg[5][6] /SI    1
scan_clk(R)->scan_clk(R)	99.286   */98.828        */0.514         REGISTER_FILE/\Reg_File_reg[9][1] /SI    1
scan_clk(R)->scan_clk(R)	99.286   */98.828        */0.514         REGISTER_FILE/\Reg_File_reg[8][5] /SI    1
scan_clk(R)->scan_clk(R)	99.205   */98.828        */0.595         ASYN_FIFO/link_Memory/\RAM_reg[6][3] /SI    1
scan_clk(R)->scan_clk(R)	99.286   */98.828        */0.514         REGISTER_FILE/\Reg_File_reg[8][3] /SI    1
scan_clk(R)->scan_clk(R)	99.286   */98.829        */0.514         REGISTER_FILE/\Reg_File_reg[7][0] /SI    1
scan_clk(R)->scan_clk(R)	99.286   */98.829        */0.514         REGISTER_FILE/\Reg_File_reg[4][3] /SI    1
scan_clk(R)->scan_clk(R)	99.286   */98.829        */0.514         CONTROL_UNIT/\WrData_reg[4] /SI    1
scan_clk(R)->scan_clk(R)	99.292   */98.829        */0.508         UART/UART_Tx/linkserializer/\P_DATA_save_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	99.286   */98.829        */0.514         REGISTER_FILE/\Reg_File_reg[9][4] /SI    1
scan_clk(R)->scan_clk(R)	99.205   */98.829        */0.595         ASYN_FIFO/link_Memory/\RAM_reg[7][7] /SI    1
scan_clk(R)->scan_clk(R)	99.286   */98.830        */0.514         REGISTER_FILE/\Reg_File_reg[12][6] /SI    1
scan_clk(R)->scan_clk(R)	99.284   */98.830        */0.516         RST_SYN_UART/\ff_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	99.286   */98.830        */0.514         DATA_SYNC/\sync_bus_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	99.286   */98.830        */0.514         REGISTER_FILE/\Reg_File_reg[12][5] /SI    1
scan_clk(R)->scan_clk(R)	99.286   */98.830        */0.514         REGISTER_FILE/\Reg_File_reg[10][4] /SI    1
scan_clk(R)->scan_clk(R)	99.286   */98.830        */0.514         REGISTER_FILE/\Reg_File_reg[5][5] /SI    1
scan_clk(R)->scan_clk(R)	99.205   */98.830        */0.595         UART/UART_Rx/deserializer_block/\P_DATA_reg[4] /SI    1
scan_clk(R)->scan_clk(R)	99.205   */98.830        */0.595         ASYN_FIFO/link_Memory/\RAM_reg[2][3] /SI    1
scan_clk(R)->scan_clk(R)	99.287   */98.830        */0.513         REGISTER_FILE/\Reg_File_reg[13][2] /SI    1
scan_clk(R)->scan_clk(R)	99.287   */98.831        */0.513         REGISTER_FILE/\Reg_File_reg[13][3] /SI    1
scan_clk(R)->scan_clk(R)	99.287   */98.831        */0.513         REGISTER_FILE/\Reg_File_reg[13][7] /SI    1
scan_clk(R)->scan_clk(R)	99.205   */98.831        */0.595         ASYN_FIFO/link_Memory/\RAM_reg[4][5] /SI    1
scan_clk(R)->scan_clk(R)	99.287   */98.831        */0.513         REGISTER_FILE/\Reg_File_reg[7][7] /SI    1
scan_clk(R)->scan_clk(R)	99.287   */98.831        */0.513         ASYN_FIFO/link_synchronizer_read/\q2_ptr_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	99.205   */98.832        */0.595         ASYN_FIFO/link_Memory/\RAM_reg[5][5] /SI    1
scan_clk(R)->scan_clk(R)	99.287   */98.832        */0.513         REGISTER_FILE/\Reg_File_reg[9][3] /SI    1
scan_clk(R)->scan_clk(R)	99.205   */98.832        */0.595         UART/UART_Rx/data_sampling_block/\saving_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	99.205   */98.833        */0.595         ASYN_FIFO/link_Memory/\RAM_reg[0][3] /SI    1
scan_clk(R)->scan_clk(R)	99.205   */98.833        */0.595         ASYN_FIFO/link_Memory/\RAM_reg[3][7] /SI    1
scan_clk(R)->scan_clk(R)	99.287   */98.833        */0.513         REGISTER_FILE/\Reg_File_reg[6][5] /SI    1
scan_clk(R)->scan_clk(R)	99.205   */98.833        */0.595         ASYN_FIFO/link_Memory/\RAM_reg[4][0] /SI    1
scan_clk(R)->scan_clk(R)	99.287   */98.833        */0.513         CONTROL_UNIT/\WrData_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	99.287   */98.834        */0.513         REGISTER_FILE/\Reg_File_reg[9][5] /SI    1
scan_clk(R)->scan_clk(R)	99.287   */98.834        */0.513         REGISTER_FILE/\Reg_File_reg[9][2] /SI    1
scan_clk(R)->scan_clk(R)	99.287   */98.834        */0.513         ASYN_FIFO/link_synchronizer_read/\q2_ptr_reg[3] /SI    1
scan_clk(R)->scan_clk(R)	99.205   */98.834        */0.595         ASYN_FIFO/link_Memory/\RAM_reg[2][1] /SI    1
scan_clk(R)->scan_clk(R)	99.287   */98.834        */0.513         REGISTER_FILE/\Reg_File_reg[8][1] /SI    1
scan_clk(R)->scan_clk(R)	99.287   */98.835        */0.513         REGISTER_FILE/\Reg_File_reg[6][2] /SI    1
scan_clk(R)->scan_clk(R)	99.206   */98.835        */0.594         REGISTER_FILE/\Reg_File_reg[15][5] /SI    1
scan_clk(R)->scan_clk(R)	99.206   */98.835        */0.594         ASYN_FIFO/link_Memory/\RAM_reg[6][5] /SI    1
scan_clk(R)->scan_clk(R)	99.206   */98.836        */0.594         REGISTER_FILE/\Reg_File_reg[15][6] /SI    1
scan_clk(R)->scan_clk(R)	99.206   */98.836        */0.594         REGISTER_FILE/\Reg_File_reg[15][2] /SI    1
scan_clk(R)->scan_clk(R)	99.287   */98.836        */0.513         REGISTER_FILE/\Reg_File_reg[11][6] /SI    1
scan_clk(R)->scan_clk(R)	99.206   */98.836        */0.594         ASYN_FIFO/link_Memory/\RAM_reg[0][5] /SI    1
scan_clk(R)->scan_clk(R)	99.206   */98.837        */0.594         ASYN_FIFO/link_Memory/\RAM_reg[3][5] /SI    1
scan_clk(R)->scan_clk(R)	99.287   */98.837        */0.513         ASYN_FIFO/link_synchronizer_read/\q2_ptr_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	99.288   */98.837        */0.512         REGISTER_FILE/\Reg_File_reg[14][3] /SI    1
scan_clk(R)->scan_clk(R)	99.288   */98.837        */0.512         CONTROL_UNIT/EN_reg/SI    1
scan_clk(R)->scan_clk(R)	99.272   */98.837        */0.528         PULSE_GENERATOR/PULSE_SIG_reg/SI    1
scan_clk(R)->scan_clk(R)	99.206   */98.837        */0.594         ASYN_FIFO/link_Memory/\RAM_reg[7][0] /SI    1
scan_clk(R)->scan_clk(R)	99.206   */98.837        */0.594         ASYN_FIFO/link_Memory/\RAM_reg[4][6] /SI    1
scan_clk(R)->scan_clk(R)	99.290   */98.837        */0.510         REGISTER_FILE/\Reg_File_reg[10][7] /SI    1
scan_clk(R)->scan_clk(R)	99.206   */98.837        */0.594         ASYN_FIFO/link_Memory/\RAM_reg[7][2] /SI    1
scan_clk(R)->scan_clk(R)	99.206   */98.838        */0.594         ASYN_FIFO/link_Memory/\RAM_reg[3][2] /SI    1
scan_clk(R)->scan_clk(R)	99.206   */98.838        */0.594         ASYN_FIFO/link_Memory/\RAM_reg[1][7] /SI    1
scan_clk(R)->scan_clk(R)	99.206   */98.838        */0.594         ASYN_FIFO/link_Memory/\RAM_reg[0][4] /SI    1
scan_clk(R)->scan_clk(R)	99.206   */98.838        */0.594         REGISTER_FILE/\Reg_File_reg[15][7] /SI    1
scan_clk(R)->scan_clk(R)	99.206   */98.838        */0.594         ASYN_FIFO/link_Memory/\RAM_reg[3][4] /SI    1
scan_clk(R)->scan_clk(R)	99.288   */98.838        */0.512         ASYN_FIFO/link_synchronizer_write/\q2_ptr_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	99.206   */98.839        */0.594         ASYN_FIFO/link_Memory/\RAM_reg[7][5] /SI    1
scan_clk(R)->scan_clk(R)	99.206   */98.839        */0.594         ASYN_FIFO/link_Memory/\RAM_reg[7][3] /SI    1
scan_clk(R)->scan_clk(R)	99.206   */98.839        */0.594         ASYN_FIFO/link_Memory/\RAM_reg[3][1] /SI    1
scan_clk(R)->scan_clk(R)	99.206   */98.839        */0.594         ASYN_FIFO/link_Memory/\RAM_reg[0][6] /SI    1
scan_clk(R)->scan_clk(R)	99.206   */98.839        */0.594         ASYN_FIFO/link_Memory/\RAM_reg[6][0] /SI    1
scan_clk(R)->scan_clk(R)	99.288   */98.840        */0.512         DATA_SYNC/enable_pulse_reg/SI    1
scan_clk(R)->scan_clk(R)	99.206   */98.840        */0.594         ASYN_FIFO/link_Memory/\RAM_reg[5][4] /SI    1
scan_clk(R)->scan_clk(R)	99.206   */98.840        */0.594         ASYN_FIFO/link_Memory/\RAM_reg[7][4] /SI    1
scan_clk(R)->scan_clk(R)	99.206   */98.841        */0.594         ASYN_FIFO/link_Memory/\RAM_reg[4][3] /SI    1
scan_clk(R)->scan_clk(R)	99.206   */98.841        */0.594         ASYN_FIFO/link_Memory/\RAM_reg[6][6] /SI    1
scan_clk(R)->scan_clk(R)	99.206   */98.841        */0.594         ASYN_FIFO/link_Memory/\RAM_reg[1][6] /SI    1
scan_clk(R)->scan_clk(R)	99.206   */98.841        */0.594         ASYN_FIFO/link_Memory/\RAM_reg[3][0] /SI    1
scan_clk(R)->scan_clk(R)	99.206   */98.841        */0.594         ASYN_FIFO/link_Memory/\RAM_reg[5][6] /SI    1
scan_clk(R)->scan_clk(R)	99.206   */98.842        */0.594         ASYN_FIFO/link_Memory/\RAM_reg[1][3] /SI    1
scan_clk(R)->scan_clk(R)	99.206   */98.842        */0.594         ASYN_FIFO/link_Memory/\RAM_reg[1][5] /SI    1
scan_clk(R)->scan_clk(R)	99.206   */98.842        */0.594         ASYN_FIFO/link_Memory/\RAM_reg[1][0] /SI    1
scan_clk(R)->scan_clk(R)	99.206   */98.842        */0.594         ASYN_FIFO/link_Memory/\RAM_reg[1][4] /SI    1
scan_clk(R)->scan_clk(R)	99.207   */98.843        */0.593         ASYN_FIFO/link_Memory/\RAM_reg[4][2] /SI    1
scan_clk(R)->scan_clk(R)	99.207   */98.843        */0.593         ASYN_FIFO/link_Memory/\RAM_reg[5][7] /SI    1
scan_clk(R)->scan_clk(R)	99.207   */98.843        */0.593         ASYN_FIFO/link_Memory/\RAM_reg[4][4] /SI    1
scan_clk(R)->scan_clk(R)	99.207   */98.843        */0.593         ASYN_FIFO/link_Memory/\RAM_reg[3][6] /SI    1
scan_clk(R)->scan_clk(R)	99.207   */98.843        */0.593         ASYN_FIFO/link_Memory/\RAM_reg[6][1] /SI    1
scan_clk(R)->scan_clk(R)	99.207   */98.843        */0.593         ASYN_FIFO/link_Memory/\RAM_reg[1][1] /SI    1
scan_clk(R)->scan_clk(R)	99.289   */98.844        */0.511         ASYN_FIFO/link_synchronizer_write/\q2_ptr_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	99.207   */98.844        */0.593         ASYN_FIFO/link_Memory/\RAM_reg[2][5] /SI    1
scan_clk(R)->scan_clk(R)	99.207   */98.844        */0.593         ASYN_FIFO/link_Memory/\RAM_reg[2][7] /SI    1
scan_clk(R)->scan_clk(R)	99.207   */98.844        */0.593         ASYN_FIFO/link_Memory/\RAM_reg[4][7] /SI    1
scan_clk(R)->scan_clk(R)	99.207   */98.845        */0.593         ASYN_FIFO/link_Memory/\RAM_reg[3][3] /SI    1
scan_clk(R)->scan_clk(R)	99.207   */98.845        */0.593         ASYN_FIFO/link_Memory/\RAM_reg[5][1] /SI    1
scan_clk(R)->scan_clk(R)	99.289   */98.845        */0.511         ASYN_FIFO/link_synchronizer_write/\ff1_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	99.207   */98.845        */0.593         ASYN_FIFO/link_Memory/\RAM_reg[0][1] /SI    1
scan_clk(R)->scan_clk(R)	99.207   */98.846        */0.593         ASYN_FIFO/link_Memory/\RAM_reg[0][2] /SI    1
scan_clk(R)->scan_clk(R)	99.289   */98.846        */0.511         ASYN_FIFO/link_synchronizer_write/\ff1_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	99.289   */98.846        */0.511         ASYN_FIFO/link_synchronizer_read/\ff1_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	99.207   */98.846        */0.593         ASYN_FIFO/link_Memory/\RAM_reg[2][4] /SI    1
scan_clk(R)->scan_clk(R)	99.207   */98.846        */0.593         ASYN_FIFO/link_Memory/\RAM_reg[5][3] /SI    1
scan_clk(R)->scan_clk(R)	99.289   */98.846        */0.511         ASYN_FIFO/link_synchronizer_write/\q2_ptr_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	99.207   */98.847        */0.593         ASYN_FIFO/link_Memory/\RAM_reg[7][1] /SI    1
scan_clk(R)->scan_clk(R)	99.289   */98.848        */0.511         ASYN_FIFO/link_synchronizer_read/\ff1_reg[3] /SI    1
scan_clk(R)->scan_clk(R)	99.207   */98.849        */0.593         ASYN_FIFO/link_Memory/\RAM_reg[6][4] /SI    1
scan_clk(R)->scan_clk(R)	99.207   */98.849        */0.593         ASYN_FIFO/link_Memory/\RAM_reg[2][2] /SI    1
scan_clk(R)->scan_clk(R)	99.208   */98.850        */0.592         REGISTER_FILE/\Reg_File_reg[15][1] /SI    1
scan_clk(R)->scan_clk(R)	99.208   */98.850        */0.592         ASYN_FIFO/link_Memory/\RAM_reg[6][2] /SI    1
scan_clk(R)->scan_clk(R)	99.208   */98.851        */0.592         ASYN_FIFO/link_Memory/\RAM_reg[2][0] /SI    1
scan_clk(R)->scan_clk(R)	99.208   */98.851        */0.592         ASYN_FIFO/link_Memory/\RAM_reg[5][0] /SI    1
scan_clk(R)->scan_clk(R)	99.208   */98.853        */0.592         REGISTER_FILE/\Reg_File_reg[15][4] /SI    1
scan_clk(R)->scan_clk(R)	99.290   */98.853        */0.510         ASYN_FIFO/link_synchronizer_write/\ff1_reg[3] /SI    1
scan_clk(R)->scan_clk(R)	99.290   */98.853        */0.510         ASYN_FIFO/link_synchronizer_write/\ff1_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	99.290   */98.856        */0.510         ASYN_FIFO/link_synchronizer_read/\ff1_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	99.291   */98.860        */0.509         DATA_SYNC/\ff_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	99.291   */98.860        */0.509         ASYN_FIFO/link_synchronizer_read/\q2_ptr_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	99.275   */98.862        */0.525         CLK_DIV_RX/odd_edge_tog_reg/SI    1
scan_clk(R)->scan_clk(R)	99.275   */98.862        */0.525         CLK_DIV_TX/odd_edge_tog_reg/SI    1
scan_clk(R)->scan_clk(R)	99.295   */98.865        */0.505         RST_SYN_REF/\ff_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	99.295   */98.866        */0.505         RST_SYN_UART/\ff_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	99.277   */98.885        */0.523         ASYN_FIFO/link_synchronizer_read/\ff1_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	99.277   */98.885        */0.523         REGISTER_FILE/\Reg_File_reg[0][0] /SI    1
scan_clk(R)->scan_clk(R)	99.279   */98.898        */0.521         UART/UART_Rx/edge_bit_counter_block/\bit_cnt_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	99.280   */98.905        */0.520         RST_SYN_REF/\ff_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	99.390   */98.907        */0.410         ASYN_FIFO/link_synchronizer_write/\ff1_reg[1] /D    1
scan_clk(R)->scan_clk(R)	99.390   */98.909        */0.410         ASYN_FIFO/link_synchronizer_write/\ff1_reg[3] /D    1
scan_clk(R)->scan_clk(R)	99.391   */98.912        */0.410         ASYN_FIFO/link_synchronizer_read/\ff1_reg[0] /D    1
scan_clk(R)->scan_clk(R)	99.391   */98.913        */0.410         ASYN_FIFO/link_synchronizer_write/\ff1_reg[2] /D    1
scan_clk(R)->scan_clk(R)	99.391   */98.914        */0.409         ASYN_FIFO/link_synchronizer_read/\ff1_reg[1] /D    1
@(R)->scan_clk(R)	99.449   98.914/*        0.351/*         CLK_DIV_RX/\count_reg[3] /RN    1
@(R)->scan_clk(R)	99.449   98.914/*        0.351/*         CLK_DIV_RX/\count_reg[4] /RN    1
@(R)->scan_clk(R)	99.449   98.914/*        0.351/*         CLK_DIV_RX/\count_reg[6] /RN    1
@(R)->scan_clk(R)	99.449   98.914/*        0.351/*         CLK_DIV_RX/\count_reg[5] /RN    1
@(R)->scan_clk(R)	99.449   98.914/*        0.351/*         CLK_DIV_RX/\count_reg[2] /RN    1
@(R)->scan_clk(R)	99.449   98.915/*        0.351/*         CLK_DIV_RX/\count_reg[1] /RN    1
@(R)->scan_clk(R)	99.449   98.915/*        0.351/*         CLK_DIV_RX/div_clk_reg/RN    1
@(R)->scan_clk(R)	99.449   98.915/*        0.351/*         CLK_DIV_RX/\count_reg[0] /RN    1
@(R)->scan_clk(R)	99.449   98.915/*        0.351/*         CLK_DIV_TX/\count_reg[2] /RN    1
@(R)->scan_clk(R)	99.449   98.916/*        0.351/*         CLK_DIV_TX/\count_reg[1] /RN    1
@(R)->scan_clk(R)	99.449   98.916/*        0.351/*         CLK_DIV_TX/\count_reg[0] /RN    1
scan_clk(R)->scan_clk(R)	99.391   */98.916        */0.409         ASYN_FIFO/link_synchronizer_read/\ff1_reg[3] /D    1
scan_clk(R)->scan_clk(R)	99.392   */98.917        */0.409         DATA_SYNC/\ff_reg[0] /D    1
scan_clk(R)->scan_clk(R)	99.392   */98.918        */0.409         ASYN_FIFO/link_synchronizer_read/\ff1_reg[2] /D    1
scan_clk(R)->scan_clk(R)	99.392   */98.920        */0.408         ASYN_FIFO/link_synchronizer_write/\ff1_reg[0] /D    1
scan_clk(R)->scan_clk(R)	99.435   */98.942        */0.365         DELAY_ONE_PERIOD/Signal_delayed_reg/D    1
scan_clk(R)->scan_clk(R)	99.398   */98.955        */0.402         ASYN_FIFO/link_synchronizer_read/\q2_ptr_reg[0] /D    1
scan_clk(R)->scan_clk(R)	99.398   */98.956        */0.402         ASYN_FIFO/link_synchronizer_read/\q2_ptr_reg[2] /D    1
scan_clk(R)->scan_clk(R)	99.399   */98.965        */0.401         ASYN_FIFO/link_synchronizer_read/\q2_ptr_reg[1] /D    1
scan_clk(R)->scan_clk(R)	99.400   */98.969        */0.400         ASYN_FIFO/link_synchronizer_read/\q2_ptr_reg[3] /D    1
scan_clk(R)->scan_clk(R)	99.400   */98.970        */0.400         RST_SYN_UART/\ff_reg[1] /D    1
@(R)->scan_clk(R)	99.480   99.211/*        0.320/*         RST_SYN_UART/\ff_reg[1] /RN    1
@(R)->scan_clk(R)	99.488   99.219/*        0.312/*         RST_SYN_UART/\ff_reg[0] /RN    1
@(R)->scan_clk(R)	99.771   99.237/*        0.029/*         CLK_DIV_RX/odd_edge_tog_reg/SN    1
UART_CLK(R)->RX_CLK(R)	216.813  214.261/*       54.254/*        parity_error    1
UART_CLK(R)->RX_CLK(R)	216.813  214.279/*       54.254/*        framing_error    1
TX_CLK(R)->TX_CLK(R)	6944.234 6942.085/*      1736.110/*      UART_TX_O    1
