// Seed: 1604881788
module module_0 (
    input uwire id_0
);
  wire id_2;
  assign module_1.id_0 = 0;
  assign id_2 = id_0;
  wire [-1 'b0 : 1] id_3;
endmodule
module module_1 (
    input  tri1  id_0,
    output logic id_1
);
  assign id_1 = id_0;
  not primCall (id_1, id_0);
  always id_1 = -1;
  module_0 modCall_1 (id_0);
endmodule
module module_2 (
    output uwire id_0
);
  logic id_2;
  assign module_3.id_23 = 0;
endmodule
module module_3 (
    input wor id_0,
    output uwire id_1,
    input uwire id_2,
    input uwire id_3,
    output supply0 id_4,
    input uwire id_5,
    input supply0 id_6,
    output wire id_7,
    output supply0 id_8,
    input uwire id_9
    , id_53,
    input supply0 id_10,
    input wand id_11,
    input tri id_12,
    output wand id_13,
    input tri1 id_14,
    output wand id_15,
    output supply1 id_16,
    output tri1 id_17,
    input tri1 id_18,
    input wor id_19,
    output tri1 id_20,
    output supply0 id_21,
    input wand id_22,
    output uwire id_23
    , id_54,
    input tri0 id_24,
    output wor id_25,
    input wand id_26,
    output tri0 id_27,
    output supply1 id_28,
    input supply1 id_29,
    input supply1 id_30,
    input uwire id_31,
    output tri0 id_32,
    input tri0 id_33
    , id_55,
    output tri0 id_34,
    output wand id_35,
    input tri1 id_36,
    input uwire id_37,
    input tri0 id_38,
    input tri0 id_39,
    output tri1 id_40,
    input wire id_41,
    input wire id_42,
    input tri0 id_43,
    output tri id_44,
    input tri id_45,
    input uwire id_46,
    input wor id_47,
    input tri id_48,
    input tri1 id_49,
    input supply1 id_50,
    input supply0 id_51
);
  assign id_20 = 1;
  wire id_56;
  wire id_57;
  module_2 modCall_1 (id_40);
  wire id_58;
endmodule
