// Seed: 2304686566
module module_0 (
    input supply1 id_0,
    input supply1 id_1,
    input supply0 id_2,
    input uwire id_3,
    input tri id_4,
    output uwire id_5,
    input tri id_6,
    input tri0 id_7,
    input supply0 id_8,
    input wor id_9,
    output wire id_10,
    input supply1 id_11,
    input wor id_12,
    input tri0 id_13,
    output uwire id_14,
    input wire id_15,
    output wand id_16,
    input tri1 id_17
    , id_24,
    output tri1 id_18,
    input tri0 id_19,
    output tri0 id_20,
    output supply1 id_21,
    output supply0 id_22
);
  wire id_25 = id_11;
  wire id_26;
  parameter id_27 = -1;
endmodule
module module_1 #(
    parameter id_22 = 32'd10
) (
    input tri0 id_0,
    output wor id_1,
    output uwire id_2,
    output uwire id_3,
    input tri0 id_4,
    output tri1 id_5,
    output supply0 id_6,
    input wire id_7,
    output wand id_8,
    input supply0 id_9,
    output logic id_10,
    input supply1 id_11,
    input uwire id_12,
    input wand id_13,
    output wor id_14,
    input tri0 id_15,
    output wand id_16,
    output tri id_17,
    input tri0 id_18,
    output wire id_19,
    input supply0 id_20,
    output uwire id_21,
    input wand _id_22,
    input supply0 id_23,
    input tri1 id_24,
    input tri id_25,
    output wor id_26,
    input tri1 id_27,
    input supply1 id_28,
    output tri1 id_29
);
  assign id_26 = id_27;
  assign id_2  = -1;
  for (id_31 = "" || 1; id_4; id_10 = "") begin : LABEL_0
    assign id_1 = id_25;
  end
  logic id_32;
  ;
  wire [1 : id_22] id_33;
  module_0 modCall_1 (
      id_4,
      id_24,
      id_28,
      id_4,
      id_9,
      id_5,
      id_20,
      id_13,
      id_7,
      id_12,
      id_14,
      id_9,
      id_0,
      id_7,
      id_8,
      id_20,
      id_5,
      id_27,
      id_29,
      id_11,
      id_2,
      id_5,
      id_2
  );
  assign modCall_1.id_11 = 0;
  assign id_8 = -1;
endmodule
