[2025-09-17 05:29:28] START suite=qualcomm_srv trace=srv303_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv303_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000003 cycles: 2582136 heartbeat IPC: 3.873 cumulative IPC: 3.873 (Simulation time: 00 hr 00 min 36 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 5001663 cumulative IPC: 3.999 (Simulation time: 00 hr 01 min 12 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 5001663 cumulative IPC: 3.999 (Simulation time: 00 hr 01 min 12 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 5001664 heartbeat IPC: 4.133 cumulative IPC: 5 (Simulation time: 00 hr 01 min 12 sec)
Heartbeat CPU 0 instructions: 30000009 cycles: 13235364 heartbeat IPC: 1.215 cumulative IPC: 1.215 (Simulation time: 00 hr 02 min 12 sec)
Heartbeat CPU 0 instructions: 40000010 cycles: 21405482 heartbeat IPC: 1.224 cumulative IPC: 1.219 (Simulation time: 00 hr 03 min 12 sec)
Heartbeat CPU 0 instructions: 50000012 cycles: 29552102 heartbeat IPC: 1.228 cumulative IPC: 1.222 (Simulation time: 00 hr 04 min 16 sec)
Heartbeat CPU 0 instructions: 60000015 cycles: 37679965 heartbeat IPC: 1.23 cumulative IPC: 1.224 (Simulation time: 00 hr 05 min 24 sec)
Heartbeat CPU 0 instructions: 70000016 cycles: 45790524 heartbeat IPC: 1.233 cumulative IPC: 1.226 (Simulation time: 00 hr 06 min 31 sec)
Heartbeat CPU 0 instructions: 80000016 cycles: 53899370 heartbeat IPC: 1.233 cumulative IPC: 1.227 (Simulation time: 00 hr 07 min 36 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv303_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000017 cycles: 62168575 heartbeat IPC: 1.209 cumulative IPC: 1.224 (Simulation time: 00 hr 08 min 36 sec)
Heartbeat CPU 0 instructions: 100000018 cycles: 70426635 heartbeat IPC: 1.211 cumulative IPC: 1.223 (Simulation time: 00 hr 09 min 44 sec)
Heartbeat CPU 0 instructions: 110000020 cycles: 78657481 heartbeat IPC: 1.215 cumulative IPC: 1.222 (Simulation time: 00 hr 10 min 51 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 81867739 cumulative IPC: 1.221 (Simulation time: 00 hr 11 min 59 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 81867739 cumulative IPC: 1.221 (Simulation time: 00 hr 11 min 59 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv303_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.221 instructions: 100000000 cycles: 81867739
CPU 0 Branch Prediction Accuracy: 92.55% MPKI: 13.24 Average ROB Occupancy at Mispredict: 28
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.08526
BRANCH_INDIRECT: 0.369
BRANCH_CONDITIONAL: 11.41
BRANCH_DIRECT_CALL: 0.4196
BRANCH_INDIRECT_CALL: 0.543
BRANCH_RETURN: 0.4049


====Backend Stall Breakdown====
ROB_STALL: 7083
LQ_STALL: 0
SQ_STALL: 43725


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 354.5
REPLAY_LOAD: 117
NON_REPLAY_LOAD: 9.460709

== Total ==
ADDR_TRANS: 709
REPLAY_LOAD: 234
NON_REPLAY_LOAD: 6140

== Counts ==
ADDR_TRANS: 2
REPLAY_LOAD: 2
NON_REPLAY_LOAD: 649

cpu0->cpu0_STLB TOTAL        ACCESS:    2108154 HIT:    2107429 MISS:        725 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2108154 HIT:    2107429 MISS:        725 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 124.4 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9415196 HIT:    8750030 MISS:     665166 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7694971 HIT:    7130014 MISS:     564957 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     578755 HIT:     512389 MISS:      66366 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1140172 HIT:    1107137 MISS:      33035 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       1298 HIT:        490 MISS:        808 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 30.19 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15867908 HIT:    7785223 MISS:    8082685 MSHR_MERGE:    2007596
cpu0->cpu0_L1I LOAD         ACCESS:   15867908 HIT:    7785223 MISS:    8082685 MSHR_MERGE:    2007596
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 13.29 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30572764 HIT:   26698653 MISS:    3874111 MSHR_MERGE:    1674174
cpu0->cpu0_L1D LOAD         ACCESS:   16718650 HIT:   14612927 MISS:    2105723 MSHR_MERGE:     485841
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13852649 HIT:   12085593 MISS:    1767056 MSHR_MERGE:    1188299
cpu0->cpu0_L1D TRANSLATION  ACCESS:       1465 HIT:        133 MISS:       1332 MSHR_MERGE:         34
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 15.59 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   13012731 HIT:   10732950 MISS:    2279781 MSHR_MERGE:    1153605
cpu0->cpu0_ITLB LOAD         ACCESS:   13012731 HIT:   10732950 MISS:    2279781 MSHR_MERGE:    1153605
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.017 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   29057904 HIT:   27758960 MISS:    1298944 MSHR_MERGE:     316966
cpu0->cpu0_DTLB LOAD         ACCESS:   29057904 HIT:   27758960 MISS:    1298944 MSHR_MERGE:     316966
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.088 cycles
cpu0->LLC TOTAL        ACCESS:     750384 HIT:     740510 MISS:       9874 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     564954 HIT:     555361 MISS:       9593 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      66366 HIT:      66334 MISS:         32 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     118256 HIT:     118251 MISS:          5 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        808 HIT:        564 MISS:        244 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 115 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         73
  ROW_BUFFER_MISS:       9796
  AVG DBUS CONGESTED CYCLE: 2.994
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          8
  FULL:          0
Channel 0 REFRESHES ISSUED:       6823

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       536328       533268        54984          689
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            5           67           38           22
  STLB miss resolved @ L2C                0           38          355          154           35
  STLB miss resolved @ LLC                0           35          266          296           46
  STLB miss resolved @ MEM                0            2           88          109          115

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             195316        51999      1560923       102666           12
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            3            8           10
  STLB miss resolved @ L2C                0            4            1            4            5
  STLB miss resolved @ LLC                0            7           13           39            5
  STLB miss resolved @ MEM                0            0            6           25           20
[2025-09-17 05:41:28] END   suite=qualcomm_srv trace=srv303_ap (rc=0)
