<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="BAI_303_GIAIMA2_24H.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="GIAIMA2_24H.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="GIAIMA2_24H.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="GIAIMA2_24H.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="GIAIMA2_24H.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="GIAIMA2_24H.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="GIAIMA2_24H.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="GIAIMA2_24H.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="GIAIMA2_24H.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="GIAIMA2_24H.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="GIAIMA2_24H.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="GIAIMA2_24H.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="GIAIMA2_24H.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="GIAIMA2_24H.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="GIAIMA2_24H.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="GIAIMA2_24H.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="GIAIMA2_24H.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="GIAIMA2_24H.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="GIAIMA2_24HE.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="GIAIMA2_24HE.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="GIAIMA2_24HE.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="GIAIMA2_24HE.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="GIAIMA2_24HE.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="GIAIMA2_24HE.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="GIAIMA2_24HE.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="GIAIMA2_24HE.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="GIAIMA2_24HE.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="GIAIMA2_24HE.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="GIAIMA2_24HE.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="GIAIMA2_24HE.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="GIAIMA2_24HE.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="GIAIMA2_24HE.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="GIAIMA2_24HE.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="GIAIMA2_24HE.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="GIAIMA2_24HE.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="GIAIMA2_24HE.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="GIAIMA2_24HE.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="GIAIMA2_24HE.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="GIAIMA2_24HE_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="GIAIMA2_24HE_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="GIAIMA2_24HE_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="GIAIMA2_24HE_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="GIAIMA2_24HE_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="GIAIMA2_24HE_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="GIAIMA2_24HE_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="GIAIMA2_24HE_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="GIAIMA2_24HE_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="GIAIMA2_24HE_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="GIAIMA2_24HE_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="GIAIMA2_24HE_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="GIAIMA2_24HE_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="GIAIMA2_24HE_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="GIAIMA2_24HE_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="GIAIMA2_24HE_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="GIAIMA2_24H_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="GIAIMA2_24H_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="GIAIMA2_24H_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="GIAIMA2_24H_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="GIAIMA2_24H_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="GIAIMA2_24H_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="GIAIMA2_24H_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="GIAIMA2_24H_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="GIAIMA2_24H_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="GIAIMA2_24H_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="GIAIMA2_24H_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="GIAIMA_CONDITIONAL_INS.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="GIAIMA_CONDITIONAL_INS.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="GIAIMA_CONDITIONAL_INS.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="GIAIMA_SELECT_INS.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="GIAIMA_SELECT_INS.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="GIAIMA_SELECT_INS.xst"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="giaima2_24h.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="giaima2_24h.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="giaima2_24h.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="giaima2_24he.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="giaima2_24he.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="giaima2_24he.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_2"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1535602097" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1535602097">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1536201094" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-7339382602794795717" xil_pn:start_ts="1536201094">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1536201094" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-6877415771363080197" xil_pn:start_ts="1536201094">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1535602097" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1535602097">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1536201094" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-2863067979962414919" xil_pn:start_ts="1536201094">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1535602097" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297145852409" xil_pn:start_ts="1535602097">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1536201094" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="7957869010197753669" xil_pn:start_ts="1536201094">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1536203362" xil_pn:in_ck="-2229595565517631509" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-8307169664103021042" xil_pn:start_ts="1536203348">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="GIAIMA2_24H.ngr"/>
      <outfile xil_pn:name="GIAIMA2_24HE.lso"/>
      <outfile xil_pn:name="GIAIMA2_24HE.ngc"/>
      <outfile xil_pn:name="GIAIMA2_24HE.ngr"/>
      <outfile xil_pn:name="GIAIMA2_24HE.prj"/>
      <outfile xil_pn:name="GIAIMA2_24HE.stx"/>
      <outfile xil_pn:name="GIAIMA2_24HE.syr"/>
      <outfile xil_pn:name="GIAIMA2_24HE.xst"/>
      <outfile xil_pn:name="GIAIMA2_24HE_vhdl.prj"/>
      <outfile xil_pn:name="GIAIMA2_24HE_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1536202867" xil_pn:in_ck="-3539828631153765261" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-5813995927891117596" xil_pn:start_ts="1536202867">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1536203383" xil_pn:in_ck="-5719049153852577070" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="508833393795930974" xil_pn:start_ts="1536203377">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="GIAIMA2_24HE.bld"/>
      <outfile xil_pn:name="GIAIMA2_24HE.ngd"/>
      <outfile xil_pn:name="GIAIMA2_24HE_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1536203388" xil_pn:in_ck="1594945579278742196" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="5880003210255087717" xil_pn:start_ts="1536203383">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="GIAIMA2_24HE.pcf"/>
      <outfile xil_pn:name="GIAIMA2_24HE_map.map"/>
      <outfile xil_pn:name="GIAIMA2_24HE_map.mrp"/>
      <outfile xil_pn:name="GIAIMA2_24HE_map.ncd"/>
      <outfile xil_pn:name="GIAIMA2_24HE_map.ngm"/>
      <outfile xil_pn:name="GIAIMA2_24HE_map.xrpt"/>
      <outfile xil_pn:name="GIAIMA2_24HE_summary.xml"/>
      <outfile xil_pn:name="GIAIMA2_24HE_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1536203401" xil_pn:in_ck="4708516725406316102" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-5563652517805085498" xil_pn:start_ts="1536203388">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="GIAIMA2_24HE.ncd"/>
      <outfile xil_pn:name="GIAIMA2_24HE.pad"/>
      <outfile xil_pn:name="GIAIMA2_24HE.par"/>
      <outfile xil_pn:name="GIAIMA2_24HE.ptwx"/>
      <outfile xil_pn:name="GIAIMA2_24HE.unroutes"/>
      <outfile xil_pn:name="GIAIMA2_24HE.xpi"/>
      <outfile xil_pn:name="GIAIMA2_24HE_pad.csv"/>
      <outfile xil_pn:name="GIAIMA2_24HE_pad.txt"/>
      <outfile xil_pn:name="GIAIMA2_24HE_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1536203423" xil_pn:in_ck="-2533547128244068103" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="-7817169320884990698" xil_pn:start_ts="1536203404">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="GIAIMA2_24HE.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="giaima2_24he.bgn"/>
      <outfile xil_pn:name="giaima2_24he.bit"/>
      <outfile xil_pn:name="giaima2_24he.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1536203434" xil_pn:in_ck="8486003015009154329" xil_pn:name="TRAN_genImpactFile" xil_pn:prop_ck="7121392639749839438" xil_pn:start_ts="1536203430">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1536203401" xil_pn:in_ck="-4621667361158716884" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1536203397">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="GIAIMA2_24HE.twr"/>
      <outfile xil_pn:name="GIAIMA2_24HE.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
