$date
	Sun Oct 23 07:51:06 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#121075
b10101 !
1"
#121078
b10101 &
b10101 %
1$
#121079
0"
#121082
b1000000 &
b1000000 %
#121086
b100000 &
b100000 %
#121090
b10000 &
b10000 %
#121094
b1000 &
b1000 %
#121098
b100 &
b100 %
#121102
b10 &
b10 %
#121106
b1 &
b1 %
1#
#121110
b0 &
0#
b0 %
0$
#1125038
b1100 &
b1100 %
1$
b1100 !
1"
#1125039
0"
#1125042
b110 &
b110 %
#1125046
b11 &
b11 %
#1125050
b1010 &
b1010 %
#1125054
b101 &
b101 %
#1125058
b10000 &
b10000 %
#1125062
b1000 &
b1000 %
#1125066
b100 &
b100 %
#1125070
b10 &
b10 %
#1125074
b1 &
b1 %
1#
#1125078
b0 &
0#
b0 %
0$
#2113913
b11110 !
1"
#2113914
b11110 &
b11110 %
1$
#2113915
0"
#2113918
b1111 &
b1111 %
#2113922
b101110 &
b101110 %
#2113926
b10111 &
b10111 %
#2113930
b1000110 &
b1000110 %
#2113934
b100011 &
b100011 %
#2113938
b1101010 &
b1101010 %
#2113942
b110101 &
b110101 %
#2113946
b10100000 &
b10100000 %
#2113950
b1010000 &
b1010000 %
#2113954
b101000 &
b101000 %
#2113958
b10100 &
b10100 %
#2113962
b1010 &
b1010 %
#2113966
b101 &
b101 %
#2113970
b10000 &
b10000 %
#2113974
b1000 &
b1000 %
#2113978
b100 &
b100 %
#2113982
b10 &
b10 %
#2113986
b1 &
b1 %
1#
#2113990
b0 &
0#
b0 %
0$
#4500012
