Release 7.1.04i - xst H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to __projnav
CPU : 0.00 / 0.33 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.33 s | Elapsed : 0.00 / 0.00 s
 
--> Reading design: context_manager.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) HDL Analysis
  4) HDL Synthesis
  5) Advanced HDL Synthesis
     5.1) HDL Synthesis Report
  6) Low Level Synthesis
  7) Final Report
     7.1) Device utilization summary
     7.2) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "context_manager.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "context_manager"
Output Format                      : NGC
Target Device                      : xc2v250-6-cs144

---- Source Options
Top Module Name                    : context_manager
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
ROM Style                          : Auto
Mux Extraction                     : YES
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Resource Sharing                   : YES
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Equivalent register Removal        : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : NO
Global Optimization                : AllClockNets
RTL Output                         : Yes
Write Timing Constraints           : NO
Hierarchy Separator                : _
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
Slice Utilization Ratio Delta      : 5

---- Other Options
lso                                : context_manager.lso
Read Cores                         : YES
cross_clock_analysis               : NO
verilog2001                        : YES
safe_implementation                : No
Optimize Instantiated Primitives   : NO
tristate2logic                     : Yes
use_clock_enable                   : Yes
use_sync_set                       : Yes
use_sync_reset                     : Yes
enable_auto_floorplanning          : No

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Xilinx/bin/ArithmeticDecoder/../ArithmeticCoder/Divider.vhd" in Library work.
Architecture rtl of Entity divider is up to date.
Compiling vhdl file "C:/Xilinx/bin/ArithmeticDecoder/../ArithmeticCoder/UPDATER.vhd" in Library work.
Architecture rtl of Entity updater is up to date.
Compiling vhdl file "C:/Xilinx/bin/ArithmeticDecoder/HALVING_MANAGER.vhd" in Library work.
Architecture rtl of Entity halving_manager is up to date.
Compiling vhdl file "C:/Xilinx/bin/ArithmeticDecoder/../ArithmeticCoder/CONTEXT_MANAGER.vhd" in Library work.
Architecture rtl of Entity context_manager is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <context_manager> (Architecture <rtl>).
WARNING:Xst:790 - "C:/Xilinx/bin/ArithmeticDecoder/../ArithmeticCoder/CONTEXT_MANAGER.vhd" line 133: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "C:/Xilinx/bin/ArithmeticDecoder/../ArithmeticCoder/CONTEXT_MANAGER.vhd" line 137: Index value(s) does not match array range, simulation mismatch.
Entity <context_manager> analyzed. Unit <context_manager> generated.

Analyzing Entity <DIVIDER> (Architecture <rtl>).
WARNING:Xst:790 - "C:/Xilinx/bin/ArithmeticDecoder/../ArithmeticCoder/Divider.vhd" line 1079: Index value(s) does not match array range, simulation mismatch.
Entity <DIVIDER> analyzed. Unit <DIVIDER> generated.

Analyzing Entity <UPDATER> (Architecture <rtl>).
Entity <UPDATER> analyzed. Unit <UPDATER> generated.

Analyzing Entity <HALVING_MANAGER> (Architecture <rtl>).
WARNING:Xst:790 - "C:/Xilinx/bin/ArithmeticDecoder/HALVING_MANAGER.vhd" line 71: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "C:/Xilinx/bin/ArithmeticDecoder/HALVING_MANAGER.vhd" line 71: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "C:/Xilinx/bin/ArithmeticDecoder/HALVING_MANAGER.vhd" line 73: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "C:/Xilinx/bin/ArithmeticDecoder/HALVING_MANAGER.vhd" line 108: Index value(s) does not match array range, simulation mismatch.
Entity <HALVING_MANAGER> analyzed. Unit <HALVING_MANAGER> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <HALVING_MANAGER>.
    Related source file is "C:/Xilinx/bin/ArithmeticDecoder/HALVING_MANAGER.vhd".
    Found 3-bit 46-to-1 multiplexer for signal <$n0002> created at line 108.
    Found 3-bit 4-to-1 multiplexer for signal <$n0050>.
    Found 3-bit 4-to-1 multiplexer for signal <$n0051>.
    Found 3-bit 4-to-1 multiplexer for signal <$n0052>.
    Found 3-bit 4-to-1 multiplexer for signal <$n0053>.
    Found 3-bit 4-to-1 multiplexer for signal <$n0054>.
    Found 3-bit 4-to-1 multiplexer for signal <$n0055>.
    Found 3-bit 4-to-1 multiplexer for signal <$n0056>.
    Found 3-bit 4-to-1 multiplexer for signal <$n0057>.
    Found 3-bit 4-to-1 multiplexer for signal <$n0058>.
    Found 3-bit 4-to-1 multiplexer for signal <$n0059>.
    Found 3-bit 4-to-1 multiplexer for signal <$n0060>.
    Found 3-bit 4-to-1 multiplexer for signal <$n0061>.
    Found 3-bit 4-to-1 multiplexer for signal <$n0062>.
    Found 3-bit 4-to-1 multiplexer for signal <$n0063>.
    Found 3-bit 4-to-1 multiplexer for signal <$n0064>.
    Found 3-bit 4-to-1 multiplexer for signal <$n0065>.
    Found 3-bit 4-to-1 multiplexer for signal <$n0066>.
    Found 3-bit 4-to-1 multiplexer for signal <$n0067>.
    Found 3-bit 4-to-1 multiplexer for signal <$n0068>.
    Found 3-bit 4-to-1 multiplexer for signal <$n0069>.
    Found 3-bit 4-to-1 multiplexer for signal <$n0070>.
    Found 3-bit 4-to-1 multiplexer for signal <$n0071>.
    Found 3-bit 4-to-1 multiplexer for signal <$n0072>.
    Found 3-bit 4-to-1 multiplexer for signal <$n0073>.
    Found 3-bit 4-to-1 multiplexer for signal <$n0074>.
    Found 3-bit 4-to-1 multiplexer for signal <$n0075>.
    Found 3-bit 4-to-1 multiplexer for signal <$n0076>.
    Found 3-bit 4-to-1 multiplexer for signal <$n0077>.
    Found 3-bit 4-to-1 multiplexer for signal <$n0078>.
    Found 3-bit 4-to-1 multiplexer for signal <$n0079>.
    Found 3-bit 4-to-1 multiplexer for signal <$n0080>.
    Found 3-bit 4-to-1 multiplexer for signal <$n0081>.
    Found 3-bit 4-to-1 multiplexer for signal <$n0082>.
    Found 3-bit 4-to-1 multiplexer for signal <$n0084>.
    Found 3-bit 4-to-1 multiplexer for signal <$n0085>.
    Found 3-bit 4-to-1 multiplexer for signal <$n0087>.
    Found 3-bit 4-to-1 multiplexer for signal <$n0088>.
    Found 3-bit 4-to-1 multiplexer for signal <$n0089>.
    Found 3-bit 4-to-1 multiplexer for signal <$n0090>.
    Found 3-bit 4-to-1 multiplexer for signal <$n0091>.
    Found 3-bit 4-to-1 multiplexer for signal <$n0092>.
    Found 3-bit 4-to-1 multiplexer for signal <$n0093>.
    Found 3-bit 4-to-1 multiplexer for signal <$n0094>.
    Found 3-bit 4-to-1 multiplexer for signal <$n0095>.
    Found 3-bit 4-to-1 multiplexer for signal <$n0096>.
    Found 3-bit 4-to-1 multiplexer for signal <$n0097>.
    Found 3-bit addsub for signal <$n0098>.
    Found 3-bit addsub for signal <$n0100>.
    Found 3-bit addsub for signal <$n0101>.
    Found 3-bit addsub for signal <$n0102>.
    Found 3-bit addsub for signal <$n0103>.
    Found 3-bit addsub for signal <$n0104>.
    Found 3-bit addsub for signal <$n0105>.
    Found 3-bit addsub for signal <$n0106>.
    Found 3-bit addsub for signal <$n0107>.
    Found 3-bit addsub for signal <$n0108>.
    Found 3-bit addsub for signal <$n0109>.
    Found 3-bit addsub for signal <$n0110>.
    Found 3-bit addsub for signal <$n0111>.
    Found 3-bit addsub for signal <$n0112>.
    Found 3-bit addsub for signal <$n0113>.
    Found 3-bit addsub for signal <$n0114>.
    Found 3-bit addsub for signal <$n0115>.
    Found 3-bit addsub for signal <$n0116>.
    Found 3-bit addsub for signal <$n0117>.
    Found 3-bit addsub for signal <$n0118>.
    Found 3-bit addsub for signal <$n0119>.
    Found 3-bit addsub for signal <$n0120>.
    Found 3-bit addsub for signal <$n0121>.
    Found 3-bit addsub for signal <$n0122>.
    Found 3-bit addsub for signal <$n0123>.
    Found 3-bit addsub for signal <$n0124>.
    Found 3-bit addsub for signal <$n0125>.
    Found 3-bit addsub for signal <$n0126>.
    Found 3-bit addsub for signal <$n0127>.
    Found 3-bit addsub for signal <$n0128>.
    Found 3-bit addsub for signal <$n0129>.
    Found 3-bit addsub for signal <$n0130>.
    Found 3-bit addsub for signal <$n0131>.
    Found 3-bit addsub for signal <$n0132>.
    Found 3-bit addsub for signal <$n0133>.
    Found 3-bit addsub for signal <$n0134>.
    Found 3-bit addsub for signal <$n0135>.
    Found 3-bit addsub for signal <$n0136>.
    Found 3-bit addsub for signal <$n0137>.
    Found 3-bit addsub for signal <$n0138>.
    Found 3-bit addsub for signal <$n0139>.
    Found 3-bit addsub for signal <$n0140>.
    Found 3-bit addsub for signal <$n0141>.
    Found 3-bit addsub for signal <$n0142>.
    Found 3-bit addsub for signal <$n0143>.
    Found 3-bit addsub for signal <$n0144>.
    Found 10-bit comparator greater for signal <$n0147> created at line 99.
    Found 3-bit comparator greater for signal <$n0241> created at line 108.
    Found 1-bit register for signal <AFTER_TRIGGER>.
    Found 10-bit register for signal <DENOMINATOR>.
    Found 10-bit adder for signal <DENOMINATOR2>.
    Found 10-bit register for signal <NUMERATOR>.
    Found 10-bit adder for signal <NUMERATOR2>.
    Found 138-bit register for signal <SHIFTS>.
    Summary:
	inferred 139 D-type flip-flop(s).
	inferred  48 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred 141 Multiplexer(s).
Unit <HALVING_MANAGER> synthesized.


Synthesizing Unit <UPDATER>.
    Related source file is "C:/Xilinx/bin/ArithmeticDecoder/../ArithmeticCoder/UPDATER.vhd".
WARNING:Xst:1780 - Signal <HALVING_ALLOWED> is never used or assigned.
    Found 1-bit register for signal <UPDATE>.
    Found 10-bit 4-to-1 multiplexer for signal <DENOMINATOR_OUT>.
    Found 10-bit 4-to-1 multiplexer for signal <NUMERATOR_OUT>.
    Found 10-bit adder for signal <$n0009> created at line 51.
    Found 10-bit adder for signal <$n0011> created at line 73.
    Found 10-bit adder for signal <$n0012> created at line 84.
    Found 10-bit adder for signal <$n0013> created at line 62.
    Found 10-bit register for signal <DENOMINATOR2>.
    Found 10-bit register for signal <NUMERATOR1>.
    Found 10-bit register for signal <NUMERATOR2>.
    Found 10-bit register for signal <NUMERATOR3>.
    Found 10-bit register for signal <NUMERATOR4>.
    Found 1-bit xor2 for signal <UPDATE_SWITCH>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
	inferred  20 Multiplexer(s).
Unit <UPDATER> synthesized.


Synthesizing Unit <DIVIDER>.
    Related source file is "C:/Xilinx/bin/ArithmeticDecoder/../ArithmeticCoder/Divider.vhd".
WARNING:Xst:646 - Signal <TOTAL<41:32>> is assigned but never used.
WARNING:Xst:646 - Signal <TOTAL<21:0>> is assigned but never used.
    Found 1022x32-bit ROM for signal <$n0002> created at line 1079.
    Found 16x10-bit multiplier for signal <$n0003> created at line 1086.
    Found 16x10-bit multiplier for signal <$n0004> created at line 1093.
    Found 10-bit subtractor for signal <INDEX>.
    Found 10-bit register for signal <NUMERATOR2>.
    Found 26-bit register for signal <PRODUCT1>.
    Found 26-bit register for signal <PRODUCT2>.
    Found 32-bit register for signal <RECIPROCAL>.
    Found 42-bit adder for signal <TOTAL>.
    Summary:
	inferred   1 ROM(s).
	inferred  84 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   2 Multiplier(s).
Unit <DIVIDER> synthesized.


Synthesizing Unit <context_manager>.
    Related source file is "C:/Xilinx/bin/ArithmeticDecoder/../ArithmeticCoder/CONTEXT_MANAGER.vhd".
    Found 46x20-bit dual-port block RAM for signal <PROBABILITY>.
    -----------------------------------------------------------------------
    | mode               | write-first                         |          |
    | aspect ratio       | 46-word x 20-bit                    |          |
    | clock              | connected to signal <CLOCK>         | rise     |
    | dual clock         | connected to signal <CLOCK>         | rise     |
    | dual enable        | connected to signal <SET>           | high     |
    | write enable       | connected to signal <LOAD_DATA>     | high     |
    | address            | connected to signal <OLD_CONTEXT>   |          |
    | dual address       | connected to signal <CONTEXT_NUMBER> |          |
    | data in            | connected to signal <NEWPROB>       |          |
    | data out           | not connected                       |          |
    | dual data out      | connected to signal <RATIO>         |          |
    | ram_style          | Auto                                |          |
    -----------------------------------------------------------------------
    Found 1-bit 64-to-1 multiplexer for signal <$n0003> created at line 141.
    Found 1-bit register for signal <CONTEXT_VALID>.
    Found 2-bit register for signal <DATA_READY>.
    Found 6-bit register for signal <OLD_CONTEXT>.
    Found 6-bit register for signal <READ_ADDRESS>.
    Found 64-bit register for signal <RESET_FLAGS>.
    Summary:
	inferred   1 RAM(s).
	inferred  79 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <context_manager> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
INFO:Xst:1647 - Data output of ROM <Mrom__n0002> in block <DIVIDER> is tied to register <RECIPROCAL> in block <DIVIDER>.
INFO:Xst:1650 - The register is removed and the ROM is implemented as read-only block RAM.
Advanced multiplier inference ...
    Found registered multiplier on signal <_n0003>:
	- 1 register level(s) found in a register connected to the multiplier macro ouput.
	  Pushing register(s) into the multiplier macro.
    Found registered multiplier on signal <_n0004>:
	- 1 register level(s) found in a register connected to the multiplier macro ouput.
	  Pushing register(s) into the multiplier macro.
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Block RAMs                       : 2
 1022x32-bit single-port block RAM : 1
 46x20-bit dual-port block RAM     : 1
# Multipliers                      : 2
 16x10-bit registered multiplier   : 2
# Adders/Subtractors               : 54
 10-bit adder                      : 6
 10-bit subtractor                 : 1
 3-bit addsub                      : 46
 42-bit adder                      : 1
# Registers                        : 125
 1-bit register                    : 69
 10-bit register                   : 8
 3-bit register                    : 46
 6-bit register                    : 2
# Comparators                      : 2
 10-bit comparator greater         : 1
 3-bit comparator greater          : 1
# Multiplexers                     : 50
 1-bit 64-to-1 multiplexer         : 1
 10-bit 4-to-1 multiplexer         : 2
 3-bit 4-to-1 multiplexer          : 46
 3-bit 46-to-1 multiplexer         : 1
# Xors                             : 1
 1-bit xor2                        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <context_manager> ...

Optimizing unit <HALVING_MANAGER> ...

Optimizing unit <UPDATER> ...

Optimizing unit <DIVIDER> ...
Loading device for application Rf_Device from file '2v250.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Register <PROBUPDATE_UPDATE> equivalent to <DATA_READY_0> has been removed
Register <DIVISION_NUMERATOR2_7> equivalent to <PROBUPDATE_NUMERATOR1_7> has been removed
Register <DIVISION_NUMERATOR2_9> equivalent to <PROBUPDATE_NUMERATOR1_9> has been removed
Register <DIVISION_NUMERATOR2_8> equivalent to <PROBUPDATE_NUMERATOR1_8> has been removed
Register <DIVISION_NUMERATOR2_0> equivalent to <PROBUPDATE_NUMERATOR1_0> has been removed
Register <DIVISION_NUMERATOR2_1> equivalent to <PROBUPDATE_NUMERATOR1_1> has been removed
Register <DIVISION_NUMERATOR2_2> equivalent to <PROBUPDATE_NUMERATOR1_2> has been removed
Register <DIVISION_NUMERATOR2_3> equivalent to <PROBUPDATE_NUMERATOR1_3> has been removed
Register <DIVISION_NUMERATOR2_4> equivalent to <PROBUPDATE_NUMERATOR1_4> has been removed
Register <DIVISION_NUMERATOR2_5> equivalent to <PROBUPDATE_NUMERATOR1_5> has been removed
Register <DIVISION_NUMERATOR2_6> equivalent to <PROBUPDATE_NUMERATOR1_6> has been removed
Found area constraint ratio of 100 (+ 5) on block context_manager, actual ratio is 24.
FlipFlop READ_ADDRESS_0 has been replicated 3 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : context_manager.ngr
Top Level Output File Name         : context_manager
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 23

Macro Statistics :
# RAM                              : 2
#      1022x32-bit single-port block RAM: 1
#      46x20-bit dual-port block RAM: 1
# Registers                        : 197
#      1-bit register              : 149
#      3-bit register              : 46
#      6-bit register              : 2
# Multiplexers                     : 50
#      1-bit 64-to-1 multiplexer   : 1
#      10-bit 4-to-1 multiplexer   : 2
#      3-bit 4-to-1 multiplexer    : 46
#      3-bit 46-to-1 multiplexer   : 1
# Adders/Subtractors               : 8
#      10-bit adder                : 6
#      10-bit subtractor           : 1
#      42-bit adder                : 1
# Multipliers                      : 2
#      16x10-bit registered multiplier: 2
# Comparators                      : 2
#      10-bit comparator greater   : 1
#      3-bit comparator greater    : 1
# Xors                             : 92
#      1-bit xor3                  : 92

Cell Usage :
# BELS                             : 960
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 20
#      LUT1_L                      : 9
#      LUT2                        : 33
#      LUT3                        : 89
#      LUT3_D                      : 4
#      LUT3_L                      : 151
#      LUT4                        : 319
#      LUT4_D                      : 24
#      LUT4_L                      : 16
#      MUXCY                       : 77
#      MUXF5                       : 107
#      MUXF6                       : 23
#      MUXF7                       : 10
#      MUXF8                       : 5
#      VCC                         : 1
#      XORCY                       : 70
# FlipFlops/Latches                : 291
#      FD                          : 6
#      FDE                         : 9
#      FDR                         : 48
#      FDRE                        : 156
#      FDRSE                       : 1
#      FDS                         : 5
#      FDSE                        : 66
# RAMS                             : 3
#      RAMB16_S18                  : 2
#      RAMB16_S36_S36              : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 22
#      IBUF                        : 11
#      OBUF                        : 11
# MULTs                            : 2
#      MULT18X18S                  : 2
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2v250cs144-6 

 Number of Slices:                     359  out of   1536    23%  
 Number of Slice Flip Flops:           291  out of   3072     9%  
 Number of 4 input LUTs:               665  out of   3072    21%  
 Number of bonded IOBs:                 23  out of     92    25%  
 Number of BRAMs:                        3  out of     24    12%  
 Number of MULT18X18s:                   2  out of     24     8%  
 Number of GCLKs:                        1  out of     16     6%  


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLOCK                              | BUFGP                  | 294   |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 9.680ns (Maximum Frequency: 103.303MHz)
   Minimum input arrival time before clock: 10.225ns
   Maximum output required time after clock: 8.362ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLOCK'
  Clock period: 9.680ns (frequency: 103.303MHz)
  Total number of paths / destination ports: 223210 / 475
-------------------------------------------------------------------------
Delay:               9.680ns (Levels of Logic = 12)
  Source:            REFRESH_SHIFTS_0_1 (FF)
  Destination:       Mram_PROBABILITY_inst_ramb_0 (RAM)
  Source Clock:      CLOCK rising
  Destination Clock: CLOCK rising

  Data Path: REFRESH_SHIFTS_0_1 to Mram_PROBABILITY_inst_ramb_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             5   0.449   0.734  REFRESH_SHIFTS_0_1 (REFRESH_SHIFTS_0_1)
     LUT3_L:I1->LO         1   0.347   0.000  REFRESH_CONTEXT<4>31 (REFRESH_MUX_BLOCK_N38)
     MUXF5:I0->O           1   0.345   0.000  REFRESH_CONTEXT<1>_rn_14 (REFRESH_MUX_BLOCK_CONTEXT<1>_MUXF515)
     MUXF6:I0->O           1   0.354   0.000  REFRESH_CONTEXT<0>_rn_9 (REFRESH_MUX_BLOCK_CONTEXT<0>_MUXF67)
     MUXF7:I0->O           1   0.354   0.000  REFRESH_CONTEXT<2>_rn_3 (REFRESH_MUX_BLOCK_CONTEXT<2>_MUXF73)
     MUXF8:I0->O           1   0.354   0.608  REFRESH_CONTEXT<3>_rn_0 (REFRESH_MUX_BLOCK_CONTEXT<3>_MUXF81)
     LUT3_L:I0->LO         1   0.347   0.000  REFRESH__n0241109_F (N797)
     MUXF5:I0->O          15   0.345   0.763  REFRESH__n0241109 (REFRESH__n0241)
     LUT4_D:I3->O          7   0.347   0.630  REFRESH__n0145_1 (REFRESH__n01451)
     LUT3:I2->O            1   0.347   0.548  REFRESH_DENOMINATOR_OUT<3>1 (FRACTION2<3>)
     LUT4:I1->O            1   0.347   0.409  PROBUPDATE__n00144 (CHOICE11)
     LUT4:I2->O           20   0.347   0.769  PROBUPDATE__n001417 (PROBUPDATE_HALVE_VALUES)
     MUXF5:S->O            1   0.553   0.382  PROBUPDATE_DENOMINATOR_OUT<0>_DENOMINATOR_OUT<0>_rn_6111 (NEWPROB<17>)
     RAMB16_S36_S36:DIA17        0.000          Mram_PROBABILITY_inst_ramb_0
    ----------------------------------------
    Total                      9.680ns (4.836ns logic, 4.844ns route)
                                       (50.0% logic, 50.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLOCK'
  Total number of paths / destination ports: 124256 / 757
-------------------------------------------------------------------------
Offset:              10.225ns (Levels of Logic = 13)
  Source:            CONTEXT_NUMBER<4> (PAD)
  Destination:       Mram_PROBABILITY_inst_ramb_0 (RAM)
  Destination Clock: CLOCK rising

  Data Path: CONTEXT_NUMBER<4> to Mram_PROBABILITY_inst_ramb_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            56   0.653   1.075  CONTEXT_NUMBER_4_IBUF (CONTEXT_NUMBER_4_IBUF)
     LUT3_L:I0->LO         1   0.347   0.000  REFRESH_CONTEXT<4>19 (REFRESH_MUX_BLOCK_N26)
     MUXF5:I0->O           1   0.345   0.000  REFRESH_CONTEXT<1>_rn_8 (REFRESH_MUX_BLOCK_CONTEXT<1>_MUXF59)
     MUXF6:I0->O           1   0.354   0.000  REFRESH_CONTEXT<0>_rn_6 (REFRESH_MUX_BLOCK_CONTEXT<0>_MUXF64)
     MUXF7:I1->O           1   0.354   0.000  REFRESH_CONTEXT<2>_rn_2 (REFRESH_MUX_BLOCK_CONTEXT<2>_MUXF72)
     MUXF8:I1->O           1   0.354   0.608  REFRESH_CONTEXT<3>_rn_0 (REFRESH_MUX_BLOCK_CONTEXT<3>_MUXF81)
     LUT3_L:I0->LO         1   0.347   0.000  REFRESH__n0241109_F (N797)
     MUXF5:I0->O          15   0.345   0.763  REFRESH__n0241109 (REFRESH__n0241)
     LUT4_D:I3->O          7   0.347   0.630  REFRESH__n0145_1 (REFRESH__n01451)
     LUT3:I2->O            1   0.347   0.548  REFRESH_DENOMINATOR_OUT<3>1 (FRACTION2<3>)
     LUT4:I1->O            1   0.347   0.409  PROBUPDATE__n00144 (CHOICE11)
     LUT4:I2->O           20   0.347   0.769  PROBUPDATE__n001417 (PROBUPDATE_HALVE_VALUES)
     MUXF5:S->O            1   0.553   0.382  PROBUPDATE_DENOMINATOR_OUT<0>_DENOMINATOR_OUT<0>_rn_6111 (NEWPROB<17>)
     RAMB16_S36_S36:DIA17        0.000          Mram_PROBABILITY_inst_ramb_0
    ----------------------------------------
    Total                     10.225ns (5.040ns logic, 5.185ns route)
                                       (49.3% logic, 50.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLOCK'
  Total number of paths / destination ports: 301 / 11
-------------------------------------------------------------------------
Offset:              8.362ns (Levels of Logic = 9)
  Source:            DIVISION_Mmult__n00041_inst_mult_0 (MULT)
  Destination:       PROB<9> (PAD)
  Source Clock:      CLOCK rising

  Data Path: DIVISION_Mmult__n00041_inst_mult_0 to PROB<9>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     MULT18X18S:C->P25     1   2.073   0.548  DIVISION_Mmult__n00041_inst_mult_0 (DIVISION_PRODUCT2<25>)
     LUT2:I1->O            1   0.347   0.000  DIVISION_DIVIDER_QUOTIENT<3>lut (DIVISION_N23)
     MUXCY:S->O            1   0.235   0.000  DIVISION_DIVIDER_QUOTIENT<3>cy (DIVISION_DIVIDER_QUOTIENT<3>_cyo)
     MUXCY:CI->O           1   0.042   0.000  DIVISION_DIVIDER_QUOTIENT<4>cy (DIVISION_DIVIDER_QUOTIENT<4>_cyo)
     MUXCY:CI->O           1   0.042   0.000  DIVISION_DIVIDER_QUOTIENT<5>cy (DIVISION_DIVIDER_QUOTIENT<5>_cyo)
     MUXCY:CI->O           1   0.042   0.000  DIVISION_DIVIDER_QUOTIENT<6>cy (DIVISION_DIVIDER_QUOTIENT<6>_cyo)
     MUXCY:CI->O           1   0.042   0.000  DIVISION_DIVIDER_QUOTIENT<7>cy (DIVISION_DIVIDER_QUOTIENT<7>_cyo)
     MUXCY:CI->O           0   0.042   0.000  DIVISION_DIVIDER_QUOTIENT<8>cy (DIVISION_DIVIDER_QUOTIENT<8>_cyo)
     XORCY:CI->O           1   0.824   0.383  DIVISION_DIVIDER_QUOTIENT<9>_xor (PROB_9_OBUF)
     OBUF:I->O                 3.743          PROB_9_OBUF (PROB<9>)
    ----------------------------------------
    Total                      8.362ns (7.432ns logic, 0.930ns route)
                                       (88.9% logic, 11.1% route)

=========================================================================
CPU : 18.47 / 18.83 s | Elapsed : 18.00 / 18.00 s
 
--> 

Total memory usage is 106748 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   10 (   0 filtered)
Number of infos    :    3 (   0 filtered)

