
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 40000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 4293914624 num_ppages: 1048319
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs ../../../../ICS/traces//MIS_21250M.champsim.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Heartbeat CPU 0 instructions: 10000002 cycles: 2941290 heartbeat IPC: 3.39987 cumulative IPC: 3.39987 (Simulation time: 0 hr 1 min 7 sec) 
Heartbeat CPU 0 instructions: 20000002 cycles: 5882462 heartbeat IPC: 3.40001 cumulative IPC: 3.39994 (Simulation time: 0 hr 2 min 5 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 8823636 heartbeat IPC: 3.4 cumulative IPC: 3.39996 (Simulation time: 0 hr 2 min 55 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 11764812 heartbeat IPC: 3.4 cumulative IPC: 3.39997 (Simulation time: 0 hr 3 min 47 sec) 

Warmup complete CPU 0 instructions: 40000005 cycles: 11764813 (Simulation time: 0 hr 3 min 47 sec) 

Heartbeat CPU 0 instructions: 50000001 cycles: 81462737 heartbeat IPC: 0.143476 cumulative IPC: 0.143476 (Simulation time: 0 hr 9 min 44 sec) 
Heartbeat CPU 0 instructions: 60000003 cycles: 93129838 heartbeat IPC: 0.857111 cumulative IPC: 0.245806 (Simulation time: 0 hr 10 min 46 sec) 
Heartbeat CPU 0 instructions: 70000002 cycles: 100855265 heartbeat IPC: 1.29443 cumulative IPC: 0.336736 (Simulation time: 0 hr 11 min 48 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 108846878 heartbeat IPC: 1.25131 cumulative IPC: 0.412023 (Simulation time: 0 hr 12 min 43 sec) 
Heartbeat CPU 0 instructions: 90000003 cycles: 117417847 heartbeat IPC: 1.16673 cumulative IPC: 0.473247 (Simulation time: 0 hr 13 min 40 sec) 
Heartbeat CPU 0 instructions: 100000001 cycles: 126534363 heartbeat IPC: 1.09691 cumulative IPC: 0.522787 (Simulation time: 0 hr 14 min 21 sec) 
Heartbeat CPU 0 instructions: 110000002 cycles: 137205110 heartbeat IPC: 0.937142 cumulative IPC: 0.558034 (Simulation time: 0 hr 14 min 56 sec) 
Heartbeat CPU 0 instructions: 120000001 cycles: 151201303 heartbeat IPC: 0.71448 cumulative IPC: 0.573738 (Simulation time: 0 hr 15 min 31 sec) 
Heartbeat CPU 0 instructions: 130000000 cycles: 163833641 heartbeat IPC: 0.791619 cumulative IPC: 0.591837 (Simulation time: 0 hr 16 min 5 sec) 
Heartbeat CPU 0 instructions: 140000001 cycles: 177341020 heartbeat IPC: 0.740336 cumulative IPC: 0.603952 (Simulation time: 0 hr 16 min 44 sec) 
Finished CPU 0 instructions: 100000000 cycles: 165576208 cumulative IPC: 0.603952 (Simulation time: 0 hr 16 min 44 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.603952 instructions: 100000000 cycles: 165576208
cpu0_DTLB TOTAL     ACCESS:   24495779  HIT:   24418712  MISS:      77067
cpu0_DTLB LOAD      ACCESS:   24273182  HIT:   24196761  MISS:      76421
cpu0_DTLB RFO       ACCESS:     222597  HIT:     221951  MISS:        646
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 43.7455 cycles
cpu0_DTLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 119031
cpu0_ITLB TOTAL     ACCESS:    6653888  HIT:    6653880  MISS:          8
cpu0_ITLB LOAD      ACCESS:    6653888  HIT:    6653880  MISS:          8
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 289.875 cycles
cpu0_ITLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_L1I TOTAL     ACCESS:        198  HIT:        106  MISS:         92
cpu0_L1I LOAD      ACCESS:        198  HIT:        106  MISS:         92
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 175.609 cycles
cpu0_L1I MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_STLB TOTAL     ACCESS:      77075  HIT:      62101  MISS:      14974
cpu0_STLB LOAD      ACCESS:      76429  HIT:      62101  MISS:      14328
cpu0_STLB RFO       ACCESS:        646  HIT:          0  MISS:        646
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 179.957 cycles
cpu0_STLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_L1D TOTAL     ACCESS:   16127411  HIT:   13829480  MISS:    2297931
cpu0_L1D LOAD      ACCESS:   16046437  HIT:   13792659  MISS:    2253778
cpu0_L1D RFO       ACCESS:      65997  HIT:      24781  MISS:      41216
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:      14977  HIT:      12040  MISS:       2937
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 98.3026 cycles
cpu0_L1D MSHR FULL EVENTS: 2766254 MSHR MERGE EVENTS: 2623320
cpu0_L2C TOTAL     ACCESS:    2339651  HIT:    1372028  MISS:     967622
cpu0_L2C LOAD      ACCESS:    2253870  HIT:    1327503  MISS:     926367
cpu0_L2C RFO       ACCESS:      41216  HIT:          0  MISS:      41216
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:      41628  HIT:      41627  MISS:          1
cpu0_L2C TRANSLATION ACCESS:       2937  HIT:       2898  MISS:         39
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 208.27 cycles
cpu0_L2C MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
LLC TOTAL     ACCESS:    1935248  HIT:      16823  MISS:     950800
LLC LOAD      ACCESS:     926368  HIT:      16803  MISS:     909565
LLC RFO       ACCESS:      41216  HIT:          4  MISS:      41212
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     967625  HIT:          0  MISS:     967625
LLC TRANSLATION ACCESS:         39  HIT:         16  MISS:         23
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 191.583 cycles
LLC MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
blocks bypassed = 0
blocks filled to llc = 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:     275425  ROW_BUFFER_MISS:     675375
 DBUS AVG_CONGESTED_CYCLE:    3.94472
 WQ ROW_BUFFER_HIT:      79155  ROW_BUFFER_MISS:      97166  FULL:          0


CPU 0 Branch Prediction Accuracy: 98.802% MPKI: 3.81062 Average ROB Occupancy at Mispredict: 153.75
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0002
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 3.81025
BRANCH_DIRECT_CALL: 9e-05
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 8e-05

