add_input_file {"C:/Users/Owner/Desktop/Past\ Classes/ECE\ 4435/HDS/Modic_Pipeline/Modic_Pipeline_lib/hdl/easy_RAM_behavior.vhd"} -format {VHDL} -work Modic_Pipeline_lib
setup_design -design easy_RAM_simu
setup_design -architecture behavior
