{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574195438358 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574195438367 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 19 17:30:38 2019 " "Processing started: Tue Nov 19 17:30:38 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574195438367 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574195438367 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off circuit4 -c circuit4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off circuit4 -c circuit4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574195438368 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1574195439480 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1574195439480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuit4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file circuit4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 circuit4-arch_1 " "Found design unit 1: circuit4-arch_1" {  } { { "circuit4.vhd" "" { Text "C:/Users/eduar/Desktop/Univali/4_Semestre/ProjetosSistemasDigitais/M1/Vhdl_Projects_M1/circuit4/circuit4.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574195455885 ""} { "Info" "ISGN_ENTITY_NAME" "1 circuit4 " "Found entity 1: circuit4" {  } { { "circuit4.vhd" "" { Text "C:/Users/eduar/Desktop/Univali/4_Semestre/ProjetosSistemasDigitais/M1/Vhdl_Projects_M1/circuit4/circuit4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574195455885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574195455885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuit4_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file circuit4_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 circuit4_tb-arch_1 " "Found design unit 1: circuit4_tb-arch_1" {  } { { "circuit4_tb.vhd" "" { Text "C:/Users/eduar/Desktop/Univali/4_Semestre/ProjetosSistemasDigitais/M1/Vhdl_Projects_M1/circuit4/circuit4_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574195455895 ""} { "Info" "ISGN_ENTITY_NAME" "1 circuit4_tb " "Found entity 1: circuit4_tb" {  } { { "circuit4_tb.vhd" "" { Text "C:/Users/eduar/Desktop/Univali/4_Semestre/ProjetosSistemasDigitais/M1/Vhdl_Projects_M1/circuit4/circuit4_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574195455895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574195455895 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "circuit4_tb " "Elaborating entity \"circuit4_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1574195455955 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_S0 circuit4_tb.vhd(26) " "Verilog HDL or VHDL warning at circuit4_tb.vhd(26): object \"w_S0\" assigned a value but never read" {  } { { "circuit4_tb.vhd" "" { Text "C:/Users/eduar/Desktop/Univali/4_Semestre/ProjetosSistemasDigitais/M1/Vhdl_Projects_M1/circuit4/circuit4_tb.vhd" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574195455956 "|circuit4_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_S1 circuit4_tb.vhd(27) " "Verilog HDL or VHDL warning at circuit4_tb.vhd(27): object \"w_S1\" assigned a value but never read" {  } { { "circuit4_tb.vhd" "" { Text "C:/Users/eduar/Desktop/Univali/4_Semestre/ProjetosSistemasDigitais/M1/Vhdl_Projects_M1/circuit4/circuit4_tb.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574195455956 "|circuit4_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_S2 circuit4_tb.vhd(28) " "Verilog HDL or VHDL warning at circuit4_tb.vhd(28): object \"w_S2\" assigned a value but never read" {  } { { "circuit4_tb.vhd" "" { Text "C:/Users/eduar/Desktop/Univali/4_Semestre/ProjetosSistemasDigitais/M1/Vhdl_Projects_M1/circuit4/circuit4_tb.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574195455956 "|circuit4_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_S3 circuit4_tb.vhd(29) " "Verilog HDL or VHDL warning at circuit4_tb.vhd(29): object \"w_S3\" assigned a value but never read" {  } { { "circuit4_tb.vhd" "" { Text "C:/Users/eduar/Desktop/Univali/4_Semestre/ProjetosSistemasDigitais/M1/Vhdl_Projects_M1/circuit4/circuit4_tb.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574195455956 "|circuit4_tb"}
{ "Error" "EVRFX_VHDL_WAIT_W_O_UNTIL" "circuit4_tb.vhd(49) " "VHDL Wait Statement error at circuit4_tb.vhd(49): Wait Statement must contain condition clause with UNTIL keyword" {  } { { "circuit4_tb.vhd" "" { Text "C:/Users/eduar/Desktop/Univali/4_Semestre/ProjetosSistemasDigitais/M1/Vhdl_Projects_M1/circuit4/circuit4_tb.vhd" 49 0 0 } }  } 0 10533 "VHDL Wait Statement error at %1!s!: Wait Statement must contain condition clause with UNTIL keyword" 0 0 "Analysis & Synthesis" 0 -1 1574195455956 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1574195455956 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4846 " "Peak virtual memory: 4846 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574195456329 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 19 17:30:56 2019 " "Processing ended: Tue Nov 19 17:30:56 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574195456329 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574195456329 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574195456329 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1574195456329 ""}
