
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.972833                       # Number of seconds simulated
sim_ticks                                1972833264000                       # Number of ticks simulated
final_tick                               1972833264000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 871815                       # Simulator instruction rate (inst/s)
host_op_rate                                  1396495                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1846069441                       # Simulator tick rate (ticks/s)
host_mem_usage                                 663656                       # Number of bytes of host memory used
host_seconds                                  1068.67                       # Real time elapsed on the host
sim_insts                                   931679922                       # Number of instructions simulated
sim_ops                                    1492387812                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1972833264000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           22720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         1094464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1117184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        22720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        44288                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           44288                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              355                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            17101                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               17456                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks           692                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                692                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              11516                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data             554768                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                566284                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         11516                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            11516                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks           22449                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                22449                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks           22449                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             11516                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data            554768                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total               588733                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 1972833264000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1972833264000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   382684115                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    56342499                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                       7936442                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           272                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 1972833264000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1972833264000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                  1449455658                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            35                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1972833264000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       3945666528                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   931679922                       # Number of instructions committed
system.cpu.committedOps                    1492387812                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses            1491881098                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   1975                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                     1080242                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     29571460                       # number of instructions that are conditional controls
system.cpu.num_int_insts                   1491881098                       # number of integer instructions
system.cpu.num_fp_insts                          1975                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads          2934935126                       # number of times the integer registers were read
system.cpu.num_int_register_writes         1545692954                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3787                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1492                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            159199331                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           523310542                       # number of times the CC registers were written
system.cpu.num_mem_refs                     439026611                       # number of memory refs
system.cpu.num_load_insts                   382684113                       # Number of load instructions
system.cpu.num_store_insts                   56342498                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 3945666528                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          30742412                       # Number of branches fetched
system.cpu.op_class::No_OpClass                505293      0.03%      0.03% # Class of executed instruction
system.cpu.op_class::IntAlu                 915024162     61.31%     61.35% # Class of executed instruction
system.cpu.op_class::IntMult                135270004      9.06%     70.41% # Class of executed instruction
system.cpu.op_class::IntDiv                   2560782      0.17%     70.58% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAlu                       68      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdCvt                      108      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMisc                     214      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::MemRead                382684045     25.64%     96.22% # Class of executed instruction
system.cpu.op_class::MemWrite                56342063      3.78%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  68      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                435      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                 1492387812                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1972833264000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.895311                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           439026614                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3126823                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            140.406609                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            765000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.895311                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999796                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999796                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           49                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          451                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         881180051                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        881180051                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1972833264000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    379577561                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       379577561                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     56322230                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       56322230                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     435899791                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        435899791                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    435899791                       # number of overall hits
system.cpu.dcache.overall_hits::total       435899791                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      3106554                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3106554                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        20269                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        20269                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      3126823                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3126823                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      3126823                       # number of overall misses
system.cpu.dcache.overall_misses::total       3126823                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  86132966000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  86132966000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   1278487000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1278487000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  87411453000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  87411453000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  87411453000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  87411453000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    382684115                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    382684115                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     56342499                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     56342499                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    439026614                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    439026614                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    439026614                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    439026614                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.008118                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008118                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000360                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000360                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.007122                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.007122                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.007122                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.007122                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 27726.209169                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 27726.209169                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 63075.978095                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63075.978095                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 27955.356923                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 27955.356923                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 27955.356923                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 27955.356923                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      1433305                       # number of writebacks
system.cpu.dcache.writebacks::total           1433305                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      3106554                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3106554                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        20269                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        20269                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      3126823                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3126823                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      3126823                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3126823                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  83026412000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  83026412000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1258218000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1258218000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  84284630000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  84284630000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  84284630000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  84284630000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.008118                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008118                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000360                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000360                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.007122                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007122                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.007122                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007122                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 26726.209169                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 26726.209169                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 62075.978095                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 62075.978095                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 26955.356923                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 26955.356923                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 26955.356923                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 26955.356923                       # average overall mshr miss latency
system.cpu.dcache.replacements                3126311                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1972833264000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1972833264000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1972833264000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           280.958863                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1449455658                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               355                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          4082973.684507                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            445000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   280.958863                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.548748                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.548748                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          307                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          268                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.599609                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        2898911671                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       2898911671                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1972833264000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst   1449455303                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1449455303                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst    1449455303                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1449455303                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst   1449455303                       # number of overall hits
system.cpu.icache.overall_hits::total      1449455303                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          355                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           355                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          355                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            355                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          355                       # number of overall misses
system.cpu.icache.overall_misses::total           355                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     66720000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     66720000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     66720000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     66720000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     66720000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     66720000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst   1449455658                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1449455658                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst   1449455658                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1449455658                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst   1449455658                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1449455658                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 187943.661972                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 187943.661972                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 187943.661972                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 187943.661972                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 187943.661972                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 187943.661972                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          355                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          355                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          355                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          355                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          355                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          355                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     66365000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     66365000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     66365000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     66365000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     66365000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     66365000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 186943.661972                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 186943.661972                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 186943.661972                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 186943.661972                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 186943.661972                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 186943.661972                       # average overall mshr miss latency
system.cpu.icache.replacements                     48                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1972833264000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1972833264000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1972833264000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2046.632244                       # Cycle average of tags in use
system.l2.tags.total_refs                     6253523                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1710853                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.655208                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    434500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        0.006076                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          0.511595                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2046.114573                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000250                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.999079                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999332                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           66                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          803                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1156                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  51739149                       # Number of tag accesses
system.l2.tags.data_accesses                 51739149                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1972833264000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      1433305                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1433305                       # number of WritebackDirty hits
system.l2.ReadExReq_hits::cpu.data               3274                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3274                       # number of ReadExReq hits
system.l2.ReadSharedReq_hits::cpu.data        1413058                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1413058                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.data               1416332                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1416332                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data              1416332                       # number of overall hits
system.l2.overall_hits::total                 1416332                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data            16995                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               16995                       # number of ReadExReq misses
system.l2.ReadSharedReq_misses::cpu.inst          355                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu.data      1693496                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1693851                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 355                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             1710491                       # number of demand (read+write) misses
system.l2.demand_misses::total                1710846                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                355                       # number of overall misses
system.l2.overall_misses::cpu.data            1710491                       # number of overall misses
system.l2.overall_misses::total               1710846                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data   1193437500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1193437500                       # number of ReadExReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.inst     65832000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  63529472000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  63595304000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      65832000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   64722909500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      64788741500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     65832000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  64722909500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     64788741500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      1433305                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1433305                       # number of WritebackDirty accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          20269                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             20269                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.inst          355                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      3106554                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       3106909                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               355                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           3126823                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3127178                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              355                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          3126823                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3127178                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.838473                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.838473                       # miss rate for ReadExReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.545137                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.545188                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.547038                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.547089                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.547038                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.547089                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 70222.859665                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 70222.859665                       # average ReadExReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.inst 185442.253521                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 37513.801036                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 37544.804118                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 185442.253521                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 37838.789856                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 37869.417528                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 185442.253521                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 37838.789856                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 37869.417528                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks              1708418                       # number of writebacks
system.l2.writebacks::total                   1708418                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks           14                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            14                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data        16995                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          16995                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.inst          355                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      1693496                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1693851                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            355                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        1710491                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1710846                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           355                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       1710491                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1710846                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data   1023487500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1023487500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.inst     62282000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  46594512000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  46656794000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     62282000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  47617999500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  47680281500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     62282000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  47617999500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  47680281500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.838473                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.838473                       # mshr miss rate for ReadExReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.545137                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.545188                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.547038                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.547089                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.547038                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.547089                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 60222.859665                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 60222.859665                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 175442.253521                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 27513.801036                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 27544.804118                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 175442.253521                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 27838.789856                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 27869.417528                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 175442.253521                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 27838.789856                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 27869.417528                       # average overall mshr miss latency
system.l2.replacements                        1708805                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 1972833264000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                 14221.375043                       # Cycle average of tags in use
system.l3.tags.total_refs                     3419362                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                     17456                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                    195.884624                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::cpu.inst        140.472510                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data      14080.902534                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::cpu.inst         0.008574                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.859430                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.868004                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           41                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        16292                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                  13694952                       # Number of tag accesses
system.l3.tags.data_accesses                 13694952                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 1972833264000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks      1708418                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total          1708418                       # number of WritebackDirty hits
system.l3.ReadExReq_hits::cpu.data                  1                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                     1                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.data        1693389                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total           1693389                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data               1693390                       # number of demand (read+write) hits
system.l3.demand_hits::total                  1693390                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data              1693390                       # number of overall hits
system.l3.overall_hits::total                 1693390                       # number of overall hits
system.l3.ReadExReq_misses::cpu.data            16994                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               16994                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          355                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data          107                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total             462                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 355                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data               17101                       # number of demand (read+write) misses
system.l3.demand_misses::total                  17456                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                355                       # number of overall misses
system.l3.overall_misses::cpu.data              17101                       # number of overall misses
system.l3.overall_misses::total                 17456                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data    836526000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total     836526000                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     58377000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data     25137500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total     83514500                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      58377000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data     861663500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total        920040500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     58377000                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data    861663500                       # number of overall miss cycles
system.l3.overall_miss_latency::total       920040500                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks      1708418                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total      1708418                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data          16995                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             16995                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          355                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data      1693496                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total       1693851                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               355                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data           1710491                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              1710846                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              355                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data          1710491                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             1710846                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.999941                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.999941                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.000063                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.000273                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.009998                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.010203                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.009998                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.010203                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 49224.785218                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 49224.785218                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 164442.253521                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 234929.906542                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 180767.316017                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 164442.253521                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 50386.731770                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 52706.261457                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 164442.253521                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 50386.731770                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 52706.261457                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks                  692                       # number of writebacks
system.l3.writebacks::total                       692                       # number of writebacks
system.l3.CleanEvict_mshr_misses::writebacks           12                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total            12                       # number of CleanEvict MSHR misses
system.l3.ReadExReq_mshr_misses::cpu.data        16994                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          16994                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          355                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data          107                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total          462                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            355                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data          17101                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total             17456                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           355                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data         17101                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total            17456                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data    564622000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total    564622000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     52697000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data     23425500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total     76122500                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     52697000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data    588047500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total    640744500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     52697000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data    588047500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total    640744500                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.999941                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.999941                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.000063                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.000273                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.009998                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.010203                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.009998                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.010203                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 33224.785218                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 33224.785218                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 148442.253521                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 218929.906542                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 164767.316017                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 148442.253521                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 34386.731770                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 36706.261457                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 148442.253521                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 34386.731770                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 36706.261457                       # average overall mshr miss latency
system.l3.replacements                           1072                       # number of replacements
system.membus.snoop_filter.tot_requests         18258                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests          802                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1972833264000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                462                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          692                       # Transaction distribution
system.membus.trans_dist::CleanEvict              110                       # Transaction distribution
system.membus.trans_dist::ReadExReq             16994                       # Transaction distribution
system.membus.trans_dist::ReadExResp            16994                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           462                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port        35714                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total        35714                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  35714                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port      1161472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total      1161472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1161472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             17456                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   17456    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               17456                       # Request fanout histogram
system.membus.reqLayer2.occupancy            21026500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           87280500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      6253537                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      3126359                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            572                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          572                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1972833264000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3106909                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      3142415                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1693821                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            20269                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           20269                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      3106909                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          758                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      9379957                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9380715                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        22720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    291848192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              291870912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1709877                       # Total snoops (count)
system.tol2bus.snoopTraffic                 109383040                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4837055                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000118                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.010874                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4836483     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    572      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4837055                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4560073500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            532500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4690234500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 1972833264000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp           1693851                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty      1709110                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict             490                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            16995                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           16995                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq      1693851                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side      5130220                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side    218832896                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                            1072                       # Total snoops (count)
system.tol3bus.snoopTraffic                     44288                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          3420446                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.000313                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.017701                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                3419374     99.97%     99.97% # Request fanout histogram
system.tol3bus.snoop_fanout::1                   1072      0.03%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            3420446                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         3418105000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        2566269000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------