\section{DSP codec code}\label{sec:codecsetup}

This sections shows the code used to setup the codec.

The file containing the code  \path{CD://Appendix P - Third octave filter ...}

\subsection{Raw Code:}

The code describes registers and their associated values. To change the sampling frequency, the value of \verb|ADCFs| should be changed. This value can be changed to either 48, 96 or 192. The values of each register is determined by look-up in \path{TLV320AIC3204 Reference guide.pdf}.


\begin{lstlisting}[caption=DSP code.]
// Initializing the codec
Int16 AIC3204_Init(void)
{	
/* Configure AIC3204 */
AIC3204_rset( 0, 0 );           // Select page 0
AIC3204_rset( 1, 1 );           // Reset codec
AIC3204_rset( 0, 1 );           // Select page 1
AIC3204_rset( 1, 8 );           // Disable crude AVDD generation from DVDD
AIC3204_rset( 2, 1 );           // Enable Analog Blocks, use LDO power
AIC3204_rset( 0, 0 );           // Select page 0
/* PLL and Clocks config and Power Up  */
AIC3204_rset( 27, BCLK );       // BCLK and WCLK is set as o/p to AIC3204(Master)
AIC3204_rset( 28, 0x00 );       // Data ofset = 0
AIC3204_rset( 4, 3 );           // PLL setting: PLLCLK <- MCLK, CODEC_CLKIN <-PLL CLK
AIC3204_rset( 6, J );           // PLL setting: J=7
AIC3204_rset( 7, Dhigh );       // PLL setting: HI_BYTE(D=1680)
AIC3204_rset( 8, Dlow );        // PLL setting: LO_BYTE(D=1680)
AIC3204_rset( 30, BCLKN );      // For 32 bit clocks per frame in Master mode ONLY
// BCLK=DAC_CLK/N =(12288000/8) = 1.536MHz = 32*fs
AIC3204_rset( 5, PandR );        // PLL setting: Power up PLL, P=1 and R=1
AIC3204_rset( 13, 0 );          // Hi_Byte(DOSR) for DOSR = 128 decimal or 0x0080 DAC oversamppling
AIC3204_rset( 14, Reg14 );      // Lo_Byte(DOSR) for DOSR = 128 decimal or 0x0080
AIC3204_rset( 20, Reg20 );      // AOSR for AOSR = 128 decimal or 0x0080 for decimation filters 1 to 6
AIC3204_rset( 11, Reg11 );      // Power up NDAC and set NDAC value to 2 (0x82)
AIC3204_rset( 12, Reg12 );      // Power up MDAC and set MDAC value to 7
AIC3204_rset( 18, Reg18 );      // Power up NADC and set NADC value to 7
AIC3204_rset( 19, Reg19 );      // Power up MADC and set MADC value to 2 (0x82)


/* DAC ROUTING and Power Up */
AIC3204_rset(  0, 0x01 );      // Select page 1
AIC3204_rset( 12, 0x08 );      // LDAC AFIR routed to HPL
AIC3204_rset( 13, 0x08 );      // RDAC AFIR routed to HPR
AIC3204_rset(  0, 0x00 );      // Select page 0
AIC3204_rset( 64, 0x02 );      // Left vol=right vol
AIC3204_rset( 65, 0x00 );      // Left DAC gain to 0dB VOL; Right tracks Left
AIC3204_rset( 63, 0xd4 );      // Power up left,right data paths and set channel
AIC3204_rset(  0, 0x01 );      // Select page 1
AIC3204_rset( 16, 0x0000 );    // Unmute HPL , 0dB gain
AIC3204_rset( 17, 0x0000 );    // Unmute HPR , 0dB gain
AIC3204_rset(  9, 0x30 );      // Power up HPL,HPR
AIC3204_rset(  0, 0x00 );      // Select page 0
USBSTK5515_wait( 500 );        // Wait

/* ADC ROUTING and Power Up */
AIC3204_rset( 0, 1 );          // Select page 1
AIC3204_rset( 0x34, 0x30 );    // STEREO 1 Jack
// IN2_L to LADC_P through 40 kohm
AIC3204_rset( 0x37, 0x30 );    // IN2_R to RADC_P through 40 kohmm
AIC3204_rset( 0x36, 3 );       // CM_1 (common mode) to LADC_M through 40 kohm
AIC3204_rset( 0x39, 0xc0 );    // CM_1 (common mode) to RADC_M through 40 kohm
AIC3204_rset( 0x3b, 0 );       // MIC_PGA_L unmute
AIC3204_rset( 0x3c, 0 );       // MIC_PGA_R unmute
AIC3204_rset( 0, 0 );          // Select page 0
AIC3204_rset( 0x51, 0xc0 );    // Powerup Left and Right ADC
AIC3204_rset( 0x52, 0 );       // Unmute Left and Right ADC

AIC3204_rset( 0, 0 );    
USBSTK5515_wait( 200 );        // Wait
/* I2S settings */
I2S0_SRGR = 0x0;
I2S0_CR = 0x8010;    // 16-bit word, slave, enable I2C
I2S0_ICMR = 0x3f;    // Enable interrupts

return 0;
}

// Initialize the codec with parameters

#define Res	16
#define DACFs	0
#define ADCFs	192

void codec_init(void){


if 		(Res == 16){BCLK = 0x0d;}
else if (Res == 24){BCLK = 0x2d;}
else if (Res == 32){BCLK = 0x3d;}
else {BCLK = 0x0d;}

if 		(ADCFs == 48) {J = 0x07; Dlow = 0x90; Dhigh =0x06; BCLKN = 0x88;
Reg11 = 0x82; Reg12 = 0x87; Reg13 = 0; Reg14 = 0x80; 	
Reg18 = 0x87; Reg19 = 0x82; Reg20 = 0x80; PandR = 0x91;
}
else if	(ADCFs == 96) {J = 0x0e; Dlow = 0x20; Dhigh =0x0d; BCLKN = 0x84;
Reg11 = 0x82; Reg12 = 0x87; Reg13 = 0; Reg14 = 0x80;
Reg18 = 0x87; Reg19 = 0x82; Reg20 = 0x80; PandR = 0x91;
}

else if (ADCFs == 192){J = 0x08; Dlow = 0x80; Dhigh =0x7; BCLKN = 0x87; 
Reg11 = 0x82; Reg12 = 0x84; Reg13 = 0x0; Reg14 = 64; 	
Reg18 = 0x82; Reg19 = 0x84; Reg20 = 64; PandR = 0x91;
}	

else 	{J = 0x07; Dlow = 0x90; Dhigh =0x06; BCLKN = 0x88;
Reg11 = 0x82; Reg12 = 0x87; Reg13 = 0; Reg14 = 0x80; 	
Reg18 = 0x87; Reg19 = 0x82; Reg20 = 0x80; PandR = 0x91;
}
AIC3204_Init();
}
\end{lstlisting}