vhdl xil_defaultlib  \
"../../../../FEB_test.gen/sources_1/ip/Trigger_ila/sim/Trigger_ila.vhd" \

# Do not sort compile order
nosort
