;**********************************************************
NAME=82430LX/NX/FX; (Mercury/Neptun/Triton)
;**********************************************************
ConfigAccess=1
MACRO OPEN =0CFBh:xxxxxxx1,0CFAh:00000000
MACRO CLOSE=0CFBh:xxxxxxx0
MODE=INDEX32                       ;; alle Zugriffe 32-Bittig
INDEXPORT=0CF8h                    ;; CONFADDR
DATENPORT=0CFCh                    ;; CONFDATA
BASEADR=80000000h

*IF 0:<>$8086

 WRITELN "CONFIGAccess 1 nicht implementiert"
 MODE=DIRECT
 ConfigAccess=0
 MACRO OPEN=0CF8h:1111xxxx,0CFAh:00000000
 MACRO CLOSE=0CF8h:0000xxxx,0CFAh:00000000
 BASEADR=C000h

 *IF 0:<>$8086
   WRITELN "CONFIGAccess 0 nicht implementiert"
   EXIT "Abbruch, kein PCI-Zugriff m”glich"
 *ELSE
   WRITELN "CONFIGAccess 0 implementiert"
 *ENDIF
*ELSE
    WRITELN "CONFIGAccess 1 implementiert"
*ENDIF

;; Konditionen fr IF-Abfragen (VerANDed)
MACRO INTEL  = 0:==$8086
MACRO Mercury= INTEL, 2:==$04A3, 8:==0000xxxx
MACRO Neptun = INTEL, 2:==$04A3, 8:==0001xxxx
MACRO Triton = INTEL, 2:==$122D

*IF Mercury *OR Neptun *OR Triton
 *IF Mercury
    WRITELN "Intel Mercury 82434LX"
  *ELSEIF Neptun
    WRITELN "Intel Neptun 82434NX"
  *ELSEIF Triton
    WRITELN "Intel Triton"
  *ENDIF
*ELSE
 EXIT "**** Abbruch, Chipsatz unbekannt ****"
*ENDIF

*IF Mercury *OR Neptun
 MACRO FREEZE= FLUSH,50h:xxxxx0xx
 MACRO CacheOFF = Freeze, WBINVD
 MACRO CacheON  = FLUSH,50h:xxxxx1xx, FLUSH,50h:xxxxx1xx
 MACRO L1OFF = Cacheoff, CDNW:=11, WBINVD,    CacheON
 MACRO L1ON  = Cacheoff, CDNW:=00, WBINVD,    CacheON
 MACRO L2OFF = Cacheoff, FLUSH, 52h:xxxxxxx0, CacheON
 MACRO L2ON  = Cacheoff, FLUSH, 52h:xxxxxxx1, CacheON
 *IF Mercury
 MACRO L2WB  = Cacheoff, FLUSH, 52h:xxxxxx11, CacheON
      ;; Immer WB bei Neptun
 MACRO L2WT  = Cacheoff, FLUSH, 52h:xxxxxx01, CacheON
 *ENDIF
*ELSEIF Triton
MACRO FREEZE   = FLUSH,52h:xxxxxx00
MACRO xFLUSH   = FLUSH,52h:xxxxxx10
MACRO CacheOFF = xFLUSH, Freeze, WBINVD
MACRO CacheON  = xFLUSH, FLUSH, 52h:xxxxxx01
MACRO L1OFF = Cacheoff, CDNW:=11, WBINVD,    CacheON
MACRO L1ON  = Cacheoff, CDNW:=00, WBINVD,    CacheON
MACRO L2OFF = Cacheoff, FLUSH, 52h:00xxxx1x
MACRO L256ON= Cacheoff, FLUSH, 52h:01xxxx0x, CacheON
MACRO L512ON= Cacheoff, FLUSH, 52h:10xxxx0x, CacheON
*ENDIF

Let rwc   = x111     ;; read write Cacheable
Let rwn   = x011     ;; read write not Cacheable
Let won   = x010     ;; Write only not Cacheable
Let roc   = x101     ;; Read only, cacheable
Let ron   = x001     ;; Read only not Cacheable
Let bus   = x000     ;; Read/Write to PCI Bus

MACRO SF0  = Cacheoff, 59h:#1#xxxx, Cacheon

MACRO sC0  = Cacheoff, 5Ah:xxxx#1#, Cacheon
MACRO sC4  = Cacheoff, 5Ah:#1#xxxx, Cacheon
MACRO sC8  = Cacheoff, 5Bh:xxxx#1#, Cacheon
MACRO sCC  = Cacheoff, 5Bh:#1#xxxx, Cacheon

MACRO sD0  = Cacheoff, 5Ch:xxxx#1#, Cacheon
MACRO sD4  = Cacheoff, 5Ch:#1#xxxx, Cacheon
MACRO sD8  = Cacheoff, 5Dh:xxxx#1#, Cacheon
MACRO sDC  = Cacheoff, 5Dh:#1#xxxx, Cacheon

MACRO sE0  = Cacheoff, 5Eh:xxxx#1#, Cacheon
MACRO sE4  = Cacheoff, 5Eh:#1#xxxx, Cacheon
MACRO sE8  = Cacheoff, 5Fh:xxxx#1#, Cacheon
MACRO sEC  = Cacheoff, 5Fh:#1#xxxx, Cacheon

;; Allgemeiner PCI-Konfigurations-Bereich

;**********************************************************
CR0        ; Prozessor Controll Register 0
;**********************************************************
BIT=30,29   ; L1-Cache CD, NW
            00=Normal
            01=Invalid (=> Protection Exception)
            10=Cache freeze coherent
            11=Cache freeze incoherent
BIT=18     ;0/1 Alignment-Check
BIT=16     ;0/1 Write Protect

;**********************************************************
INDEX16=0  ; VID  PCI Vendor Identification r/o
;**********************************************************
BIT=15..00 ; Vendor Identification
           $8086=     INTEL
           else =     other Vendor

;**********************************************************
INDEX16=2  ;DID   PCI Divice Identification r/o
;**********************************************************
BIT=15..00 ; Device Identification
           $04A3=    Mercury/Neptun
           $122D=    Triton
           else=     unknown

;**********************************************************
INDEX16=4  ; PCICMD PCI Command Register r/w
;**********************************************************
BIT=15..09 ; Reserved
BIT=09     ;0/1 Fast Back-to-Back      (=>0)
BIT=08     ;0/1 SERRE                  (=>0)
BIT=07     ;0/1 Adress/Data Stepping   (=>0)
BIT=06     ;0/1 Parity Error (Master Enable)
BIT=02     ;0/1 Bus Master Operations  (=>1)
BIT=01     ;0/1 Memory Access          (=>1)
BIT=00     ;0/1 I/O-Access             (=>0)

;**********************************************************
INDEX16=6h ; PCISTS PCI Status Register (r/w)
;**********************************************************
BIT=15     ;reserved
BIT=14     ;Signaled System Error
BIT=13     ;Received Master Abort Status
BIT=12     ;Received Target Abort Status
BIT=11     ;reserved
BIT=10,09  ;DevSel
            00=FAST
            01=Medium
            10=SLOW
            11=reserved
BIT=08     ;Data Parity
            0= not detected
            1= detected
BIT=07     ;0/1 Fast Back-to-Back

;**********************************************************
INDEX=8    ;RID Revision IDentification Register r/o
;**********************************************************
BIT=7..0   ;PCI Cache/Memory-Controller
           *If Mercury *OR Neptun
           0000xxxx= Mercury 82434LX
           0001xxxx= Neptun  82434NX
           xxxx0001= A1-Step
           xxxx0010= A2-Step
           xxxx0011= A3-Step
           *ELSE
           xxxxxxxx= Revision-ID
           *ENDIF
;**********************************************************
INDEX=9    ;RLPI Register-Level Programming Interface r/o
;**********************************************************
BIT=7..0
           00=no register-level Programming Interface
;**********************************************************
INDEX=0Ah  ;SUBC Sub-Class-Code r/o
;**********************************************************
BIT=7..0
           00=PCMC is host Bridge

;**********************************************************
INDEX=0Bh  ;BASEC Base Class Code r/o
;**********************************************************
BIT=7..0
           $06=PCMC is Bridge Device

;**********************************************************
INDEX=0Dh  ; MLT Master Latency Timer Register r/w
;**********************************************************
BIT=7654   ;Master Latency Timer, bus clocks = 16 x this value

;**********************************************************
INDEX=0Fh  ;BIST BIST-Register r/o
;**********************************************************
BIT=7      ;0/1 BIST (ro), not supported by 82434LX/NX
BIT=6      ;Start BIST (r/w), not supported by 82434LX/NX
BIT=3..0   ;Completion Code (ro)


;;  Triton-Register-Bereich 50h..58h
*IF Triton

;**********************************************************
INDEX=50h  ;PCI Control  ;;Triton
;**********************************************************
BIT=765    ; CPU Inactivity Timer
           xxx= ^dez (x+1) PCI-Clocks
BIT=3      ;0/1 Peer Concurrency
BIT=2      ;1/0 CPU-to-PCI Write Burst
BIT=1      ;1/0 PCI Streaming
BIT=0      ;1/0 Bus Concurrency Disable

;**********************************************************
INDEX=51h  ;Reserved ;;Triton
;**********************************************************

;**********************************************************
INDEX=52h  ;L2-Cache Control Register          ;;Triton
;**********************************************************

BIT=76     ;L2-Cachesize
           00=No L2-Cache or disabled
           01=256 KBytes
           10=512 KBytes
           11=reserved

BIT=54     ;SRAM Type
           00= Pipelined Burst
           01= Burst
           10= Standard Async
           11= Pipeline Burst for 512K/Dual Bank
               (3-1-1-1-2-1-1-1-Burst)

BIT=7610   ;Cache-enable/ Force misses
           00x0=L1-Cache freeze
           00x1=L1-Enable
           x100=L1/L2 freeze
           x101=L1/L2 enabled
           x110=L1 freeze, L2 force miss on read
           x111=L1 enabled, L2 force miss on read/write (incoherent!)
           1x00=L1/L2 freeze
           1x01=L1/L2 enabled
           1x10=L1 freeze, L2 force miss on read
           1x11=L1 enabled, L2 force miss on read/write (incoherent!)

;**********************************************************
INDEX=53h  ;Reserved ;;Triton
INDEX=54h  ;Reserved ;;Triton
INDEX=55h  ;Reserved ;;Triton
INDEX=56h  ;Reserved ;;Triton
;**********************************************************

;**********************************************************
INDEX=57h ;DRAM Control Register              ;;Triton
;**********************************************************

BIT=76     ; Hole Enable
           00 = None
           01 = 512-640 KByte
           10 = 15-16 MByte
           11 = Reserved
BIT=54     ;Reserved
BIT=3      ;0/1 EDO Detect
BIT=210    ;DRAM Refresh Rate
           000=refresh disabled
           001=50 MHz
           010=66 MHz
           011=66 MHz
           1XX=reserved

;**********************************************************
INDEX=58h  ; DRAM Timing Register             ;;Triton
;**********************************************************

BIT=650   ; DRAM Read Burst Timing
            000=8-4-4-4
            001=7-4-4-4
            010=8-3-3-3 (EDO), 8-4-4-4 (Page Mode)
            011=7-3-3-3 (EDO), 7-4-4-4 (Page Mode)
            100=7-2-2-2 (EDO), 7-3-3-3 (Page Mode)
            101=8-2-2-2 (EDO), 8-3-3-3 (Page Mode)
            11x=reserved
BIT=430   ; DRAM Write Burst Timing
            000=6-4-4-4
            001=7-4-4-4
            010=6-3-3-3
            011=7-3-3-3
            100=6-2-2-2  (should not progr. at 66 MHz)
            101=7-2-2-2  (should not progr. at 66 MHz)
            11x=reserved
BIT=2      ; RAS to CAS Delay
           0= 3 Clocks
           1= 2 Clocks
BIT=1      ;RAS# Precharge
           0 = 3 Clocks
           1=  4 Clocks


*ENDIF    ;; Triton

*IF Mercury *Or Neptun

;; Reg 50..57h fr Mercury und Neptun

;**********************************************************
INDEX=50h  ;HCS HOST CPU Selection Register r/o, r/w  M/N
;**********************************************************
BIT=765    ;Host CPU Type
           100=Pentium r/o
           ELSE= Unknown

BIT=2      ;0/1 L1-Cache Freeze, L2-Cache off
BIT=10     ;Host Operating Frequency
           x1= 66 MHz
           x0= 60 MHz

;**********************************************************
INDEX=51h  ;DFC Deturbo Frequency Control Register  r/w M/N
;**********************************************************
BIT=76     ;Deturbo Mode Frequency Adjustment Value

;**********************************************************
INDEX=52h  ;SCC L2-Cache Control Register  r/w          M/N
;**********************************************************
BIT=76     ;L2-Cachesize
           00=No Cache
           01=reserved
           10=256 KBytes
           11=512 KBytes
BIT=5      ;SRAM Type
           0= Standard Async SRAM
           1= Burst SRAM
BIT=4      ;Secondary Cache Allocation
           0=/Cache-Signal required for L2-caching
           1=/Cache-Signal ignored for L2-caching
BIT=3      ;Cache Byte Control (for asynchron SRAMs)
           0=use write enable
           1=use byte select
*IF Neptun
BIT=2      ;SRAM Connectivity
           0=82434LX compatible
           *IF 52h:==xx0xxxxx     ; Standard SRAM?
            0=Disable Deselection of Async SRAM
            1=Enable  Deselection of Async SRAM
           *ELSE
            0=No external Address Latch
            1=external Address Latch present
           *ENDIF
*ENDIF

*IF Mercury
BIT=1      ;L2 Write Policy
           0=Write Through
           1=Write Back
*ENDIF

BIT=0      ;0/1 L2-Cache

;**********************************************************
INDEX=53h  ;HBC Host Read/Write Buffer Control r/w      M/N
;**********************************************************
BIT=7..4   ;Reserved
BIT=3      ;0/1 Read around Write
BIT=2      ;Reserved
BIT=1      ;0/1 Host-to-PCI Posting
BIT=0      ;0/1 Host-to-Memory Posting

;**********************************************************
INDEX=54h  ;PBC PCI Read/Write Buffer Control Register  M/N
;**********************************************************
BIT=2      ; LBXs connected to TRDY#
           0= not internal connected, => CPU-to-PCI-Writes 2-2-2-2
           1= internal connected => CPU-to PCI-Writes 2-1-1-1

BIT=1      ;0/1 PCI Burst Write
BIT=0      ;0/1 PCI Memory Posting

*IF Neptun
;**********************************************************
INDEX=55h  ;SCCE L2 Cache Control Extension Register r/w M/N
;**********************************************************
BIT=0      ; Zero Waits State
            0= read Hit  (Burst-SRAM):2-1-1-1, (Standard):2-2-2-2
            0= Write Hit (Burst-SRAM):2-1-1-1, (Standard):3-2-2-2
            1= read Hit  (Burst-SRAM):3-1-1-1, (Standard):3-2-2-2
            1= Write Hit (Burst-SRAM):3-1-1-1, (Standard):4-2-2-2
*ENDIF

;**********************************************************
INDEX=57h ;DRAMC DRAM Control Register r/w              M/N
;**********************************************************

*IF  Neptun
BIT=76     ;DRAM Burst Timing
           00=X-4-4-4 Read/Write Timing (60/66 MHz)
           01=X-4-4-4 Read, X-3-3-3 Write timing
           10=reserved
           11=X-3-3-3 Read/Write timing (50 MHz)
*ENDIF

BIT=5      ;0/1 Parity Error Mask
BIT=4      ;0/1 0-Active RAS Mode
BIT=3      ;0/1 SMRAM Enable
BIT=2      ;0/1 Burst of Four Refresh
BIT=1      ;Refresh Type
            0=RAS Only
            1=Ras before CAS
BIT=0      ;0/1 Refresh Enable

;**********************************************************
INDEX=58h  ;DRAMT DRAM Timing Register r/w              M/N
;**********************************************************

*IF Neptun
BIT=1      ;0/1 RAS# Wait-State
*ENDIF
BIT=0      ;0/1 CAS# Wait State

*ENDIF     ;; Mercury/Neptun

;**********************************************************
INDEX=59h  ;PAM0 Programmable Attribute Register 0 r/w
;**********************************************************
BIT=7654   ; F0000h..FFFFFh,  64 KB
            xx00= DRAM Disabled, Accesses directed to PCI
            x001= Read Only DRAM Write Protected, Non-Cacheable
            x101= Read Only, DRAM Write Protected, Cacheable for Code
            x010= Write Only
            x011= Read/write,Non-Cacheable
            x111= Read/write,Cacheable
BIT=3210   ; 80000h..9FFFFh, 128 KB
            xx00= DRAM Disabled, Accesses directed to PCI
            x001= Read Only DRAM Write Protected, Non-Cacheable
            x101= Read Only, DRAM Write Protected, Cacheable for Code
            x010= Write Only
            x011= Read/write,Non-Cacheable
            x111= Read/write,Cacheable

;**********************************************************
INDEX=5Ah  ;PAM1 Programmable Attribute Register 1 r/w
;**********************************************************

BIT=7654   ; C4000h..C7FFFh, 16 KB
            xx00= DRAM Disabled, Accesses directed to PCI
            x001= Read Only DRAM Write Protected, Non-Cacheable
            x101= Read Only, DRAM Write Protected, Cacheable for Code
            x010= Write Only
            x011= Read/write,Non-Cacheable
            x111= Read/write,Cacheable
BIT=3210   ; C0000h..C3FFFh, 16 KB
            xx00= DRAM Disabled, Accesses directed to PCI
            x001= Read Only DRAM Write Protected, Non-Cacheable
            x101= Read Only, DRAM Write Protected, Cacheable for Code
            x010= Write Only
            x011= Read/write,Non-Cacheable
            x111= Read/write,Cacheable

;**********************************************************
INDEX=5Bh  ;PAM2 Programmable Attribute Register 2 r/w
;**********************************************************
BIT=7654   ; CC000h..CFFFFh, 16 KB
            xx00= DRAM Disabled, Accesses directed to PCI
            x001= Read Only DRAM Write Protected, Non-Cacheable
            x101= Read Only, DRAM Write Protected, Cacheable for Code
            x010= Write Only
            x011= Read/write,Non-Cacheable
            x111= Read/write,Cacheable
BIT=3210   ; C8000h..CBFFFh, 16 KB
            xx00= DRAM Disabled, Accesses directed to PCI
            x001= Read Only DRAM Write Protected, Non-Cacheable
            x101= Read Only, DRAM Write Protected, Cacheable for Code
            x010= Write Only
            x011= Read/write,Non-Cacheable
            x111= Read/write,Cacheable

;**********************************************************
INDEX=5Ch  ;PAM3 Programmable Attribute Register 3 r/w
;**********************************************************
BIT=7654   ; D4000h..D7FFFh, 16 KB
            xx00= DRAM Disabled, Accesses directed to PCI
            x001= Read Only DRAM Write Protected, Non-Cacheable
            x101= Read Only, DRAM Write Protected, Cacheable for Code
            x010= Write Only
            x011= Read/write,Non-Cacheable
            x111= Read/write,Cacheable
BIT=3210   ; D0000h..D3FFFh, 16 KB
            xx00= DRAM Disabled, Accesses directed to PCI
            x001= Read Only DRAM Write Protected, Non-Cacheable
            x101= Read Only, DRAM Write Protected, Cacheable for Code
            x010= Write Only
            x011= Read/write,Non-Cacheable
            x111= Read/write,Cacheable

;**********************************************************
INDEX=5Dh  ;PAM4 Programmable Attribute Register 4 r/w
;**********************************************************
BIT=7654   ; DC000h..DFFFFh, 16 KB
            xx00= DRAM Disabled, Accesses directed to PCI
            x001= Read Only DRAM Write Protected, Non-Cacheable
            x101= Read Only, DRAM Write Protected, Cacheable for Code
            x010= Write Only
            x011= Read/write,Non-Cacheable
            x111= Read/write,Cacheable
BIT=3210   ; D8000h..DBFFFh, 16 KB
            xx00= DRAM Disabled, Accesses directed to PCI
            x001= Read Only DRAM Write Protected, Non-Cacheable
            x101= Read Only, DRAM Write Protected, Cacheable for Code
            x010= Write Only
            x011= Read/write,Non-Cacheable
            x111= Read/write,Cacheable

;**********************************************************
INDEX=5Eh  ;PAM5 Programmable Attribute Register 5 r/w
;**********************************************************
BIT=7654   ; E4000h..E7FFFh, 16 KB
            xx00= DRAM Disabled, Accesses directed to PCI
            x001= Read Only DRAM Write Protected, Non-Cacheable
            x101= Read Only, DRAM Write Protected, Cacheable for Code
            x010= Write Only
            x011= Read/write,Non-Cacheable
            x111= Read/write,Cacheable
BIT=3210   ; E0000h..E3FFFh, 16 KB
            xx00= DRAM Disabled, Accesses directed to PCI
            x001= Read Only DRAM Write Protected, Non-Cacheable
            x101= Read Only, DRAM Write Protected, Cacheable for Code
            x010= Write Only
            x011= Read/write,Non-Cacheable
            x111= Read/write,Cacheable

;**********************************************************
INDEX=5Fh  ;PAM6 Programmable Attribute Register 6   r/w
;**********************************************************
BIT=7654   ; EC000h..EFFFFh, 16 KB
            xx00= DRAM Disabled, Accesses directed to PCI
            x001= Read Only DRAM Write Protected, Non-Cacheable
            x101= Read Only, DRAM Write Protected, Cacheable for Code
            x010= Write Only
            x011= Read/write,Non-Cacheable
            x111= Read/write,Cacheable
BIT=3210   ; E8000h..EBFFFh, 16 KB
            xx00= DRAM Disabled, Accesses directed to PCI
            x001= Read Only DRAM Write Protected, Non-Cacheable
            x101= Read Only, DRAM Write Protected, Cacheable for Code
            x010= Write Only
            x011= Read/write,Non-Cacheable
            x111= Read/write,Cacheable

;**********************************************************
*IF TRITON
 WRITELN  folgende DRAM Boundary Werte … 4 MByte
*ELSE
 WRITELN  folgende DRAM Boundary Werte … 1 MByte
*ENDIF
INDEX=60h  ; DRB0, DRAM Row Boundary                   r/w
INDEX=61h  ; DRB1, DRAM Row Boundary                   r/w
INDEX=62h  ; DRB2, DRAM Row Boundary                   r/w
INDEX=63h  ; DRB3, DRAM Row Boundary                   r/w
INDEX=64h  ; DRB4, DRAM Row Boundary                   r/w
*IF Neptun *or Mercury
INDEX=65h  ; DRB5, DRAM Row Boundary                   r/w
*ENDIF
*IF Neptun
INDEX=66h  ; DRB6, DRAM Row Boundary                   r/w
INDEX=67h  ; DRB7, DRAM Row Boundary                   r/w
*ENDIF

;**********************************************************
INDEX=70h   ;ERRCMD Error Command Register, r/w
;**********************************************************
BIT=7       ;0/1 SERR# on Received Target Abort
BIT=6       ;0/1 SERR# on Transmitted PCI Data Parity Error
BIT=5       ;0/1 SERR# on Received PCI Data Parity Error
BIT=4       ;0/1 SERR# on PCI Address Parity Error
BIT=3       ;0/1 PERR# on Receving a Data Parity Error
BIT=2       ;0/1 L2 Cache Parity
BIT=1       ;0/1 SERR on DRAM/L2 Cache Data Parity Error
BIT=0       ;0/1 MCHK on DRAM/L2 Cache Data Parity Error

;**********************************************************
INDEX=71h   ;ERRSTS Error Status Register R/clear
;**********************************************************

;**********************************************************
INDEX=72h   ;SMRS SMRAM Space Register r/w
;**********************************************************
BIT=54       ;SMRAM Space
            0x=All accesses directed to PCI-Bus
            10=All accesses directed to SMRAM
            11=Code access to SMRAM, Data access to PCI
BIT=3       ;Lock Bit for SRAM Space (Bit 5)
            0=ok, bit is not locked
            1=oh dear!, Bit is locked, no chance for Unlock
            1=only per power-on reset

BIT=210     ;SMM Base Segment
            000=Top of Main Memory
            010=A000h-AFFFFh
            011=B000h-BFFFFh
            else reserved

;**********************************************************
INDEX16=78h ;MSG Memory Space Gap Register r/w
;**********************************************************
BIT=15      ;0/1 Memory Space Gap
BIT=14..12  ;Memory Space Gap
            000= 1 MByte
            001= 2 MByte
            011= 4 MByte
            111= 8 MByte
BIT=07..04  ; Memory Space Gap Starting Address
            xxxx= ^dez(x) MByte

;**********************************************************
INDEX32=7Ch ;FBR Frame Buffer Range Register r/w
;**********************************************************
BIT=31..20  ; Frame Buffer Offset … 1MB ab
              x= ^dez(x) MByte
BIT=13      ; 0/1 Byte Merging CPU to PCI
BIT=12      ; 0/1 128K VGA Range Attribute
BIT=09      ; 0/1 No Lock Request
BIT=08      ; 0/1 CPU-to-PCI-Prefetch
BIT=07      ; 0/1 Transparent Buffer Writes
BIT=03..00  ; Buffer Range
            0000= 1 MB
            0001= 2 MB
            0011= 4 MB
            0111= 8 MB
            1111=16 MB
            Else reserved
