## ğŸš€ ë°˜ë„ì²´ ì„¤ê³„ ë° ê²€ì¦ ê°œë°œì | SoC Design & Verification

ì•ˆë…•í•˜ì„¸ìš”!  
ë°˜ë„ì²´ ì„¤ê³„ ë° ê²€ì¦ì— ê´€ì‹¬ì´ ë§ìœ¼ë©°, í˜„ì¬ **HARMAN Semicon Academy**ì—ì„œ  
ASIC ë° FPGA ì„¤ê³„, ê²€ì¦ ê´€ë ¨ ê¸°ìˆ ì„ í•™ìŠµ ì¤‘ì…ë‹ˆë‹¤.  
Pythonì„ í™œìš©í•œ ìë™í™” ìŠ¤í¬ë¦½íŠ¸ì™€ Verilog/SystemVerilog ê¸°ë°˜ì˜ ê²€ì¦ í™˜ê²½ êµ¬ì¶•ì„ ëª©í‘œë¡œ í•˜ê³  ìˆìŠµë‹ˆë‹¤.

---

### ğŸ› ï¸ **ê¸°ìˆ  ìŠ¤íƒ**
![Verilog](https://img.shields.io/badge/-Verilog-000?&logo=verilog)
![SystemVerilog](https://img.shields.io/badge/-SystemVerilog-000?&logo=systemverilog)
![Python](https://img.shields.io/badge/-Python-3776AB?&logo=python&logoColor=white)
![C](https://img.shields.io/badge/-C-00599C?&logo=c&logoColor=white)

---

### ğŸ“š **í•™ìŠµ ë° í”„ë¡œì íŠ¸**
- âœ… VerilogHDL ë° SystemVerilog ê¸°ë°˜ ì„¤ê³„ ë° ê²€ì¦
- âœ… **[Project] CPU Design and Verification**
- âœ… **[Project] SoC AXI Peripheral Design with UVM**
- âœ… Cortex-M ARM Architecture ë° System Programming
- âœ… Python ìë™í™” ìŠ¤í¬ë¦½íŠ¸ ê°œë°œ  
- âœ… UVM (Universal Verification Methodology)

---

### ğŸ“« **ì—°ë½ ë° ì†Œì…œ ë¯¸ë””ì–´**
[![Email](https://img.shields.io/badge/Email-D14836?logo=gmail&logoColor=white)](mailto:ujinmo0342@naver.com)

---

ğŸ”¥ **ìµœì¢… ëª©í‘œ**: í•™ë¶€ ì‹œì ˆ ì¶•ì í•œ ì´ë¡ ê³¼ ê²½í—˜ì„ ë°”íƒ•ìœ¼ë¡œ â€˜í•˜ë§Œ ì„¸ë¯¸ì½˜ ì•„ì¹´ë°ë¯¸ ë°˜ë„ì²´ ì„¤ê³„/ê²€ì¦â€™ ê³¼ì •ì„ í†µí•´ ì‹¬í™”ëœ ì „ë¬¸ ì§€ì‹ì„ ìŠµë“í•˜ê³ , ì‹¤ì œ í”„ë¡œì íŠ¸ë¥¼ ì„±ê³µì ìœ¼ë¡œ ìˆ˜í–‰í•˜ì—¬ ê²½ë ¥í˜• ì‹ ì…ìœ¼ë¡œ ë¹ ë¥´ê²Œ ì‹¤ë¬´ì— ì ì‘í•  ìˆ˜ ìˆëŠ” ì¸ì¬ê°€ ë˜ê² ìŠµë‹ˆë‹¤.
