<?xml version="1.0" encoding="UTF-8"?>
<RadiantProject version="4.2" title="AlarmModule" device="iCE40UP5K-SG48I" performance_grade="High-Performance_1.2V" default_implementation="Alarm">
    <Options/>
    <Implementation title="Alarm" dir="Alarm" description="Alarm" synthesis="lse" default_strategy="Strategy1">
        <Options def_top="MainModule" top="MainModule"/>
        <Source name="source/Alarm/MainModule.v" type="Verilog" type_short="Verilog">
            <Options top_module="MainModule"/>
        </Source>
        <Source name="source/Alarm/easySerialOut.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="source/Alarm/serialOut.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="source/Alarm/codeCheck.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="source/Alarm/timer.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="source/Alarm.xcf" type="Programming Project File" type_short="Programming">
            <Options/>
        </Source>
        <Source name="source/Alarm/Alarm.pdc" type="Physical Constraints File" type_short="PDC">
            <Options/>
        </Source>
        <Source name="source/Alarm/Alarm.sdc" type="Pre-Synthesis Constraints File" type_short="SDC">
            <Options/>
        </Source>
    </Implementation>
    <Strategy name="Strategy1" file="AlarmModule1.sty"/>
</RadiantProject>
