onerror {resume}
quietly WaveActivateNextPane {} 0
add wave -noupdate -expand -group VC0 -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/vc0/cfg_io_bas
add wave -noupdate -expand -group VC0 -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/vc0/cfg_np_bas
add wave -noupdate -expand -group VC0 -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/vc0/cfg_pr_bas
add wave -noupdate -expand -group VC0 -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/vc0/clk_in
add wave -noupdate -expand -group VC0 -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/vc0/clr_pndg
add wave -noupdate -expand -group VC0 -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/vc0/exp_compl_bcount
add wave -noupdate -expand -group VC0 -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/vc0/exp_compl_tag
add wave -noupdate -expand -group VC0 -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/vc0/rstn
add wave -noupdate -expand -group VC0 -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/vc0/rx_abort
add wave -noupdate -expand -group VC0 -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/vc0/rx_ack
add wave -noupdate -expand -group VC0 -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/vc0/rx_ack_int
add wave -noupdate -expand -group VC0 -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/vc0/rx_be
add wave -noupdate -expand -group VC0 -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/vc0/rx_data
add wave -noupdate -expand -group VC0 -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/vc0/rx_desc
add wave -noupdate -expand -group VC0 -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/vc0/rx_dfr
add wave -noupdate -expand -group VC0 -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/vc0/rx_dv
add wave -noupdate -expand -group VC0 -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/vc0/rx_dv_last
add wave -noupdate -expand -group VC0 -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/vc0/rx_mask
add wave -noupdate -expand -group VC0 -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/vc0/rx_pkts
add wave -noupdate -expand -group VC0 -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/vc0/rx_qwords
add wave -noupdate -expand -group VC0 -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/vc0/rx_req
add wave -noupdate -expand -group VC0 -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/vc0/rx_retry
add wave -noupdate -expand -group VC0 -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/vc0/rx_state
add wave -noupdate -expand -group VC0 -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/vc0/rx_tx_bcount
add wave -noupdate -expand -group VC0 -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/vc0/rx_tx_byte_enb
add wave -noupdate -expand -group VC0 -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/vc0/rx_tx_desc
add wave -noupdate -expand -group VC0 -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/vc0/rx_tx_req
add wave -noupdate -expand -group VC0 -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/vc0/rx_tx_shmem_addr
add wave -noupdate -expand -group VC0 -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/vc0/rx_ws
add wave -noupdate -expand -group VC0 -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/vc0/rx_ws_int
add wave -noupdate -expand -group VC0 -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/vc0/tx_ack
add wave -noupdate -expand -group VC0 -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/vc0/tx_cred
add wave -noupdate -expand -group VC0 -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/vc0/tx_data
add wave -noupdate -expand -group VC0 -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/vc0/tx_desc
add wave -noupdate -expand -group VC0 -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/vc0/tx_dfr
add wave -noupdate -expand -group VC0 -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/vc0/tx_dv
add wave -noupdate -expand -group VC0 -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/vc0/tx_dv_last
add wave -noupdate -expand -group VC0 -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/vc0/tx_err
add wave -noupdate -expand -group VC0 -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/vc0/tx_pkts
add wave -noupdate -expand -group VC0 -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/vc0/tx_qwords
add wave -noupdate -expand -group VC0 -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/vc0/tx_req
add wave -noupdate -expand -group VC0 -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/vc0/tx_req_int
add wave -noupdate -expand -group VC0 -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/vc0/tx_rx_ack
add wave -noupdate -expand -group VC0 -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/vc0/tx_state
add wave -noupdate -expand -group VC0 -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/vc0/tx_ws
add wave -noupdate -group VC1 -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/vc1/cfg_io_bas
add wave -noupdate -group VC1 -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/vc1/cfg_np_bas
add wave -noupdate -group VC1 -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/vc1/cfg_pr_bas
add wave -noupdate -group VC1 -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/vc1/clk_in
add wave -noupdate -group VC1 -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/vc1/clr_pndg
add wave -noupdate -group VC1 -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/vc1/exp_compl_bcount
add wave -noupdate -group VC1 -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/vc1/exp_compl_tag
add wave -noupdate -group VC1 -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/vc1/rstn
add wave -noupdate -group VC1 -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/vc1/rx_abort
add wave -noupdate -group VC1 -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/vc1/rx_ack
add wave -noupdate -group VC1 -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/vc1/rx_ack_int
add wave -noupdate -group VC1 -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/vc1/rx_be
add wave -noupdate -group VC1 -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/vc1/rx_data
add wave -noupdate -group VC1 -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/vc1/rx_desc
add wave -noupdate -group VC1 -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/vc1/rx_dfr
add wave -noupdate -group VC1 -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/vc1/rx_dv
add wave -noupdate -group VC1 -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/vc1/rx_dv_last
add wave -noupdate -group VC1 -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/vc1/rx_mask
add wave -noupdate -group VC1 -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/vc1/rx_pkts
add wave -noupdate -group VC1 -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/vc1/rx_qwords
add wave -noupdate -group VC1 -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/vc1/rx_req
add wave -noupdate -group VC1 -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/vc1/rx_retry
add wave -noupdate -group VC1 -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/vc1/rx_state
add wave -noupdate -group VC1 -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/vc1/rx_tx_bcount
add wave -noupdate -group VC1 -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/vc1/rx_tx_byte_enb
add wave -noupdate -group VC1 -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/vc1/rx_tx_desc
add wave -noupdate -group VC1 -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/vc1/rx_tx_req
add wave -noupdate -group VC1 -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/vc1/rx_tx_shmem_addr
add wave -noupdate -group VC1 -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/vc1/rx_ws
add wave -noupdate -group VC1 -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/vc1/rx_ws_int
add wave -noupdate -group VC1 -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/vc1/tx_ack
add wave -noupdate -group VC1 -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/vc1/tx_cred
add wave -noupdate -group VC1 -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/vc1/tx_data
add wave -noupdate -group VC1 -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/vc1/tx_desc
add wave -noupdate -group VC1 -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/vc1/tx_dfr
add wave -noupdate -group VC1 -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/vc1/tx_dv
add wave -noupdate -group VC1 -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/vc1/tx_dv_last
add wave -noupdate -group VC1 -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/vc1/tx_err
add wave -noupdate -group VC1 -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/vc1/tx_pkts
add wave -noupdate -group VC1 -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/vc1/tx_qwords
add wave -noupdate -group VC1 -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/vc1/tx_req
add wave -noupdate -group VC1 -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/vc1/tx_req_int
add wave -noupdate -group VC1 -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/vc1/tx_rx_ack
add wave -noupdate -group VC1 -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/vc1/tx_state
add wave -noupdate -group VC1 -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/vc1/tx_ws
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/app_int_sts
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/app_msi_ack
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/app_msi_req
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/app_msi_tc
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/cfg_busdev
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/cfg_devcsr
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/cfg_io_bas
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/cfg_io_lim
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/cfg_linkcsr
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/cfg_msicsr
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/cfg_np_bas
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/cfg_np_lim
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/cfg_pmcsr
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/cfg_pr_bas
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/cfg_pr_lim
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/cfg_prmcsr
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/cfg_rootcsr
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/cfg_secbus
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/cfg_seccsr
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/cfg_slotcsr
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/cfg_subbus
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/cfg_tcvcmap
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/clk250_in
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/clk500_in
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/clk_in
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/coreclk_out
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/cpl_err
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/cpl_pending
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/crst
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/dlup_exit
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/hotrst_exit
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/l2_exit
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/local_rstn
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/npor
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/pcie_rstn
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/pipe_mode
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/pm_auxpwr
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/pme_to_cr
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/pme_to_sr
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/rate_ext
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/rsnt_cnt
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/rstn
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/rx_abort0
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/rx_abort1
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/rx_abort2
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/rx_abort3
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/rx_ack0
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/rx_ack1
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/rx_ack2
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/rx_ack3
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/rx_be0
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/rx_be1
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/rx_be2
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/rx_be3
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/rx_data0
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/rx_data1
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/rx_data2
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/rx_data3
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/rx_desc0
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/rx_desc1
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/rx_desc2
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/rx_desc3
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/rx_dfr0
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/rx_dfr1
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/rx_dfr2
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/rx_dfr3
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/rx_dv0
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/rx_dv1
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/rx_dv2
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/rx_dv3
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/rx_in0
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/rx_in1
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/rx_in2
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/rx_in3
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/rx_in4
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/rx_in5
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/rx_in6
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/rx_in7
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/rx_mask0
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/rx_mask1
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/rx_mask2
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/rx_mask3
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/rx_req0
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/rx_req1
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/rx_req2
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/rx_req3
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/rx_retry0
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/rx_retry1
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/rx_retry2
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/rx_retry3
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/rx_ws0
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/rx_ws1
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/rx_ws2
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/rx_ws3
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/serr_out
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/slotcap_in
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/slotnum_in
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/srst
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/swdn_out
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/test_in
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/test_out
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/tx_ack0
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/tx_ack1
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/tx_ack2
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/tx_ack3
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/tx_cred0
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/tx_cred1
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/tx_cred2
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/tx_cred3
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/tx_data0
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/tx_data1
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/tx_data2
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/tx_data3
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/tx_desc0
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/tx_desc1
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/tx_desc2
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/tx_desc3
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/tx_dfr0
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/tx_dfr1
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/tx_dfr2
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/tx_dfr3
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/tx_dv0
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/tx_dv1
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/tx_dv2
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/tx_dv3
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/tx_err0
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/tx_err1
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/tx_err2
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/tx_err3
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/tx_out0
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/tx_out1
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/tx_out2
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/tx_out3
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/tx_out4
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/tx_out5
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/tx_out6
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/tx_out7
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/tx_req0
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/tx_req1
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/tx_req2
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/tx_req3
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/tx_ws0
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/tx_ws1
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/tx_ws2
add wave -noupdate -group {Root Port} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/rp/tx_ws3
add wave -noupdate -group {App 0} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/aer_msi_num
add wave -noupdate -group {App 0} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/app_int_ack
add wave -noupdate -group {App 0} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/app_int_sts
add wave -noupdate -group {App 0} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/app_msi_ack
add wave -noupdate -group {App 0} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/app_msi_ack_dd
add wave -noupdate -group {App 0} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/app_msi_ack_int
add wave -noupdate -group {App 0} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/app_msi_ack_reg
add wave -noupdate -group {App 0} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/app_msi_num
add wave -noupdate -group {App 0} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/app_msi_num_int
add wave -noupdate -group {App 0} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/app_msi_req
add wave -noupdate -group {App 0} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/app_msi_req_int
add wave -noupdate -group {App 0} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/app_msi_req_synced
add wave -noupdate -group {App 0} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/app_msi_req_synced_n
add wave -noupdate -group {App 0} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/app_msi_tc
add wave -noupdate -group {App 0} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/app_msi_tc_int
add wave -noupdate -group {App 0} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/cfg_busdev
add wave -noupdate -group {App 0} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/cfg_devcsr
add wave -noupdate -group {App 0} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/cfg_linkcsr
add wave -noupdate -group {App 0} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/cfg_msicsr
add wave -noupdate -group {App 0} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/cfg_prmcsr
add wave -noupdate -group {App 0} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/cfg_tcvcmap
add wave -noupdate -group {App 0} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/clk_in
add wave -noupdate -group {App 0} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/cpl_err
add wave -noupdate -group {App 0} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/cpl_pending
add wave -noupdate -group {App 0} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/cpld_rx_buffer_ready
add wave -noupdate -group {App 0} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/err_desc
add wave -noupdate -group {App 0} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/ko_cpl_spc_vc0
add wave -noupdate -group {App 0} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/msi_req_state
add wave -noupdate -group {App 0} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/msi_req_state_n
add wave -noupdate -group {App 0} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/msi_stream_data0
add wave -noupdate -group {App 0} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/msi_stream_ready0
add wave -noupdate -group {App 0} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/msi_stream_valid0
add wave -noupdate -group {App 0} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/open_rx_be0
add wave -noupdate -group {App 0} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/open_rx_mask0
add wave -noupdate -group {App 0} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/open_rx_retry0
add wave -noupdate -group {App 0} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/pex_msi_num
add wave -noupdate -group {App 0} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/pm_data
add wave -noupdate -group {App 0} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/pma_rx_ready
add wave -noupdate -group {App 0} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/pma_tx_ready
add wave -noupdate -group {App 0} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/reset_nios
add wave -noupdate -group {App 0} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/rstn
add wave -noupdate -group {App 0} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/rx_ack0
add wave -noupdate -group {App 0} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/rx_be0
add wave -noupdate -group {App 0} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/rx_buffer_cpl_max_dw
add wave -noupdate -group {App 0} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/rx_data0
add wave -noupdate -group {App 0} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/rx_desc0
add wave -noupdate -group {App 0} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/rx_dfr0
add wave -noupdate -group {App 0} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/rx_dv0
add wave -noupdate -group {App 0} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/rx_ecrc_bad_cnt
add wave -noupdate -group {App 0} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/rx_req0
add wave -noupdate -group {App 0} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/rx_stream_data0_0
add wave -noupdate -group {App 0} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/rx_stream_data0_0_reg
add wave -noupdate -group {App 0} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/rx_stream_data0_0_reg2
add wave -noupdate -group {App 0} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/rx_stream_data0_1
add wave -noupdate -group {App 0} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/rx_stream_data0_1_reg
add wave -noupdate -group {App 0} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/rx_stream_data0_1_reg2
add wave -noupdate -group {App 0} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/rx_stream_mask0
add wave -noupdate -group {App 0} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/rx_stream_ready0
add wave -noupdate -group {App 0} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/rx_stream_valid0
add wave -noupdate -group {App 0} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/rx_stream_valid0_reg
add wave -noupdate -group {App 0} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/rx_stream_valid0_reg2
add wave -noupdate -group {App 0} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/rx_ws0
add wave -noupdate -group {App 0} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/set_lpbk
add wave -noupdate -group {App 0} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/srst
add wave -noupdate -group {App 0} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/test_sim
add wave -noupdate -group {App 0} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/tx_ack0
add wave -noupdate -group {App 0} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/tx_data0
add wave -noupdate -group {App 0} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/tx_desc0
add wave -noupdate -group {App 0} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/tx_dfr0
add wave -noupdate -group {App 0} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/tx_dv0
add wave -noupdate -group {App 0} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/tx_err0
add wave -noupdate -group {App 0} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/tx_fifo_empty_timer
add wave -noupdate -group {App 0} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/tx_fifo_empty_timer_n
add wave -noupdate -group {App 0} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/tx_local_fifo_empty
add wave -noupdate -group {App 0} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/tx_mask0
add wave -noupdate -group {App 0} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/tx_req0
add wave -noupdate -group {App 0} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/tx_stream_cred0
add wave -noupdate -group {App 0} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/tx_stream_data0_0
add wave -noupdate -group {App 0} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/tx_stream_data0_1
add wave -noupdate -group {App 0} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/tx_stream_fifo_empty0
add wave -noupdate -group {App 0} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/tx_stream_mask0
add wave -noupdate -group {App 0} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/tx_stream_ready0
add wave -noupdate -group {App 0} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/tx_stream_ready0_reg
add wave -noupdate -group {App 0} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/tx_stream_valid0
add wave -noupdate -group {App 0} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/tx_ws0
add wave -noupdate -group {App 1} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/aer_msi_num
add wave -noupdate -group {App 1} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/app_int_ack
add wave -noupdate -group {App 1} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/app_int_sts
add wave -noupdate -group {App 1} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/app_msi_ack
add wave -noupdate -group {App 1} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/app_msi_ack_dd
add wave -noupdate -group {App 1} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/app_msi_ack_int
add wave -noupdate -group {App 1} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/app_msi_ack_reg
add wave -noupdate -group {App 1} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/app_msi_num
add wave -noupdate -group {App 1} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/app_msi_num_int
add wave -noupdate -group {App 1} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/app_msi_req
add wave -noupdate -group {App 1} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/app_msi_req_int
add wave -noupdate -group {App 1} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/app_msi_req_synced
add wave -noupdate -group {App 1} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/app_msi_req_synced_n
add wave -noupdate -group {App 1} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/app_msi_tc
add wave -noupdate -group {App 1} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/app_msi_tc_int
add wave -noupdate -group {App 1} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/cfg_busdev
add wave -noupdate -group {App 1} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/cfg_devcsr
add wave -noupdate -group {App 1} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/cfg_linkcsr
add wave -noupdate -group {App 1} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/cfg_msicsr
add wave -noupdate -group {App 1} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/cfg_prmcsr
add wave -noupdate -group {App 1} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/cfg_tcvcmap
add wave -noupdate -group {App 1} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/clk_in
add wave -noupdate -group {App 1} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/cpl_err
add wave -noupdate -group {App 1} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/cpl_pending
add wave -noupdate -group {App 1} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/cpld_rx_buffer_ready
add wave -noupdate -group {App 1} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/err_desc
add wave -noupdate -group {App 1} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/ko_cpl_spc_vc0
add wave -noupdate -group {App 1} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/msi_req_state
add wave -noupdate -group {App 1} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/msi_req_state_n
add wave -noupdate -group {App 1} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/msi_stream_data0
add wave -noupdate -group {App 1} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/msi_stream_ready0
add wave -noupdate -group {App 1} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/msi_stream_valid0
add wave -noupdate -group {App 1} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/open_rx_be0
add wave -noupdate -group {App 1} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/open_rx_mask0
add wave -noupdate -group {App 1} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/open_rx_retry0
add wave -noupdate -group {App 1} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/pex_msi_num
add wave -noupdate -group {App 1} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/pm_data
add wave -noupdate -group {App 1} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/pma_rx_ready
add wave -noupdate -group {App 1} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/pma_tx_ready
add wave -noupdate -group {App 1} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/reset_nios
add wave -noupdate -group {App 1} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/rstn
add wave -noupdate -group {App 1} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/rx_ack0
add wave -noupdate -group {App 1} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/rx_be0
add wave -noupdate -group {App 1} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/rx_buffer_cpl_max_dw
add wave -noupdate -group {App 1} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/rx_data0
add wave -noupdate -group {App 1} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/rx_desc0
add wave -noupdate -group {App 1} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/rx_dfr0
add wave -noupdate -group {App 1} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/rx_dv0
add wave -noupdate -group {App 1} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/rx_ecrc_bad_cnt
add wave -noupdate -group {App 1} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/rx_req0
add wave -noupdate -group {App 1} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/rx_stream_data0_0
add wave -noupdate -group {App 1} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/rx_stream_data0_1
add wave -noupdate -group {App 1} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/rx_stream_mask0
add wave -noupdate -group {App 1} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/rx_stream_ready0
add wave -noupdate -group {App 1} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/rx_stream_valid0
add wave -noupdate -group {App 1} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/rx_ws0
add wave -noupdate -group {App 1} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/set_lpbk
add wave -noupdate -group {App 1} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/srst
add wave -noupdate -group {App 1} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/test_sim
add wave -noupdate -group {App 1} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/tx_ack0
add wave -noupdate -group {App 1} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/tx_data0
add wave -noupdate -group {App 1} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/tx_desc0
add wave -noupdate -group {App 1} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/tx_dfr0
add wave -noupdate -group {App 1} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/tx_dv0
add wave -noupdate -group {App 1} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/tx_err0
add wave -noupdate -group {App 1} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/tx_fifo_empty_timer
add wave -noupdate -group {App 1} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/tx_fifo_empty_timer_n
add wave -noupdate -group {App 1} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/tx_local_fifo_empty
add wave -noupdate -group {App 1} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/tx_mask0
add wave -noupdate -group {App 1} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/tx_req0
add wave -noupdate -group {App 1} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/tx_stream_cred0
add wave -noupdate -group {App 1} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/tx_stream_data0_0
add wave -noupdate -group {App 1} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/tx_stream_data0_1
add wave -noupdate -group {App 1} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/tx_stream_fifo_empty0
add wave -noupdate -group {App 1} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/tx_stream_mask0
add wave -noupdate -group {App 1} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/tx_stream_ready0
add wave -noupdate -group {App 1} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/tx_stream_ready0_reg
add wave -noupdate -group {App 1} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/tx_stream_valid0
add wave -noupdate -group {App 1} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/tx_ws0
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app_int_ack_icm
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app_int_sts_icm
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app_msi_ack
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app_msi_num
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app_msi_req
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app_msi_req0
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app_msi_req1
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app_msi_tc
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/cfg_busdev_icm
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/cfg_devcsr_icm
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/cfg_io_bas
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/cfg_linkcsr_icm
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/cfg_msicsr
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/cfg_np_bas
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/cfg_pr_bas
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/cfg_prmcsr_icm
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/cfg_tcvcmap
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/clk250_out
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/clk500_out
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/core_clk_out
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/cpl_err_icm
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/cpl_err_in
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/cpl_pending_icm
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/cpl_pending_icm0
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/cpl_pending_icm1
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/dl_ltssm
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/err_desc
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/fixedclk_serdes
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/free_100MHz
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/gen2_speed
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/gnd_msi_stream_ready0
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/gnd_msi_stream_ready1
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/gnd_pm_data
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/gnd_tx_stream_mask0
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/gnd_tx_stream_mask1
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/ko_cpl_spc_vc0
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/lane_act
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/lane_width_code
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/lmi_ack
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/lmi_addr
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/lmi_din
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/lmi_dout
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/lmi_rden
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/lmi_wren
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/local_rstn
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/open_aer_msi_num0
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/open_aer_msi_num1
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/open_app_int_sts
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/open_app_msi_num
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/open_app_msi_tc
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/open_cfg_tcvcmap
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/open_cpl_err
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/open_cplerr_lmi_busy
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/open_err_desc
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/open_msi_stream_data0
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/open_msi_stream_valid0
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/open_pex_msi_num
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/open_pm_data
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/open_rx_st_err0
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/open_rx_st_err1
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/otb0
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/otb1
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/pcie_reconfig_busy
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/pcie_rstn
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/pclk_in
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/pex_msi_num_icm
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/phy_sel_code
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/phystatus_ext
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/pipe_mode
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/pld_clk
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/pma_rx_ready
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/pma_tx_ready
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/pme_to_sr
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/powerdown_ext
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/rate_ext
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/rc_pll_locked
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/reconfig_clk
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/reconfig_clk_locked
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/ref_clk_sel_code
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/refclk
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/reset_nios
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/rx_in0
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/rx_in1
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/rx_in2
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/rx_in3
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/rx_in4
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/rx_in5
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/rx_in6
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/rx_in7
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/rx_mask0
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/rx_st_be0
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/rx_st_bardec0
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/rx_st_data0
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/rx_st_empty0
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/rx_st_eop0
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/rx_st_sop0
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/rx_stream_data0
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/rx_stream_data0_1
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/rx_stream_ready0
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/rx_stream_valid0
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/rx_mask1
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/rx_st_be1
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/rx_st_bardec1
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/rx_ready1
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/rx_st_data1
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/rx_st_eop1
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/rx_st_sop1
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/rx_stream_data1
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/rx_stream_data1_1
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/rx_stream_ready1
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/rx_stream_valid1
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/set_lpbk
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/srstn
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/test_in
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/test_out_icm
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/test_out_int
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/tl_cfg_add
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/tl_cfg_ctl
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/tl_cfg_ctl_wr
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/tl_cfg_sts
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/tl_cfg_sts_wr
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/tx_fifo_empty0
add wave -noupdate -group {End Point} /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/tx_fifo_empty1
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/tx_out0
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/tx_out1
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/tx_out2
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/tx_out3
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/tx_out4
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/tx_out5
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/tx_out6
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/tx_out7
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/tx_st_data0
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/tx_st_empty0
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/tx_st_sop0
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/tx_st_eop0
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/tx_st_err0
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/tx_stream_cred0
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/tx_stream_data0
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/tx_stream_data0_1
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/tx_stream_ready0
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/tx_stream_valid0
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/tx_st_data1
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/tx_st_empty1
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/tx_st_sop1
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/tx_st_eop1
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/tx_st_err1
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/tx_stream_cred1
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/tx_stream_data1
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/tx_stream_data1_1
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/tx_stream_ready1
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/tx_stream_valid1
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/unset_lpbk
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/xcvr_rx_clkout
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/xcvr_rx_dataout
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/xcvr_tx_clkout
add wave -noupdate -group {End Point} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/xcvr_tx_datain
add wave -noupdate -group {DMA REGs} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/dma_read/dma_prg/prg_reg_DW0
add wave -noupdate -group {DMA REGs} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/dma_read/dma_prg/prg_reg_DW1
add wave -noupdate -group {DMA REGs} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/dma_read/dma_prg/prg_reg_DW1_is_zero
add wave -noupdate -group {DMA REGs} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/dma_read/dma_prg/prg_reg_DW2
add wave -noupdate -group {DMA REGs} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/dma_read/dma_prg/prg_reg_DW3
add wave -noupdate -group {DMA REGs} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/dma_write/dma_prg/prg_reg_DW0
add wave -noupdate -group {DMA REGs} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/dma_write/dma_prg/prg_reg_DW1
add wave -noupdate -group {DMA REGs} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/dma_write/dma_prg/prg_reg_DW1_is_zero
add wave -noupdate -group {DMA REGs} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/dma_write/dma_prg/prg_reg_DW2
add wave -noupdate -group {DMA REGs} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/dma_write/dma_prg/prg_reg_DW3
add wave -noupdate -group {DMA REGs} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/dma_read/dma_prg/prg_reg_DW0
add wave -noupdate -group {DMA REGs} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/dma_read/dma_prg/prg_reg_DW1
add wave -noupdate -group {DMA REGs} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/dma_read/dma_prg/prg_reg_DW1_is_zero
add wave -noupdate -group {DMA REGs} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/dma_read/dma_prg/prg_reg_DW2
add wave -noupdate -group {DMA REGs} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/dma_read/dma_prg/prg_reg_DW3
add wave -noupdate -group {DMA REGs} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/dma_write/dma_prg/prg_reg_DW0
add wave -noupdate -group {DMA REGs} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/dma_write/dma_prg/prg_reg_DW1
add wave -noupdate -group {DMA REGs} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/dma_write/dma_prg/prg_reg_DW1_is_zero
add wave -noupdate -group {DMA REGs} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/dma_write/dma_prg/prg_reg_DW2
add wave -noupdate -group {DMA REGs} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/dma_write/dma_prg/prg_reg_DW3
add wave -noupdate -group {Port 0 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/cfg_busdev
add wave -noupdate -group {Port 0 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/cfg_busdev_reg
add wave -noupdate -group {Port 0 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/clk_in
add wave -noupdate -group {Port 0 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/cstate_rx
add wave -noupdate -group {Port 0 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/cstate_tx
add wave -noupdate -group {Port 0 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/fifo_almost_full
add wave -noupdate -group {Port 0 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/fifo_data_in
add wave -noupdate -group {Port 0 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/fifo_data_out
add wave -noupdate -group {Port 0 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/fifo_empty
add wave -noupdate -group {Port 0 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/fifo_prefetch
add wave -noupdate -group {Port 0 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/fifo_rd
add wave -noupdate -group {Port 0 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/fifo_rd_count
add wave -noupdate -group {Port 0 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/fifo_wr
add wave -noupdate -group {Port 0 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/mem_num_to_read
add wave -noupdate -group {Port 0 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/mem_num_to_read_minus_one
add wave -noupdate -group {Port 0 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/mem_rd_addr
add wave -noupdate -group {Port 0 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/mem_rd_data
add wave -noupdate -group {Port 0 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/mem_rd_data_valid
add wave -noupdate -group {Port 0 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/mem_rd_ena
add wave -noupdate -group {Port 0 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/mem_read_count
add wave -noupdate -group {Port 0 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/mem_wr_addr
add wave -noupdate -group {Port 0 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/mem_wr_be
add wave -noupdate -group {Port 0 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/mem_wr_data
add wave -noupdate -group {Port 0 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/mem_wr_ena
add wave -noupdate -group {Port 0 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/num_dw_to_read
add wave -noupdate -group {Port 0 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/reg_rd_addr
add wave -noupdate -group {Port 0 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/reg_rd_data
add wave -noupdate -group {Port 0 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/reg_rd_data_valid
add wave -noupdate -group {Port 0 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/reg_wr_addr
add wave -noupdate -group {Port 0 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/reg_wr_data
add wave -noupdate -group {Port 0 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/rstn
add wave -noupdate -group {Port 0 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/rx_ack
add wave -noupdate -group {Port 0 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/rx_bar_hit_n
add wave -noupdate -group {Port 0 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/rx_be
add wave -noupdate -group {Port 0 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/rx_data
add wave -noupdate -group {Port 0 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/rx_desc
add wave -noupdate -group {Port 0 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/rx_dfr
add wave -noupdate -group {Port 0 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/rx_do_cpl
add wave -noupdate -group {Port 0 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/rx_dv
add wave -noupdate -group {Port 0 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/rx_hold_addr
add wave -noupdate -group {Port 0 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/rx_hold_length
add wave -noupdate -group {Port 0 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/rx_hold_reqid
add wave -noupdate -group {Port 0 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/rx_hold_tag
add wave -noupdate -group {Port 0 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/rx_is_downstream_req_n
add wave -noupdate -group {Port 0 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/rx_is_msg_n
add wave -noupdate -group {Port 0 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/rx_is_rdreq
add wave -noupdate -group {Port 0 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/rx_is_rdreq_n
add wave -noupdate -group {Port 0 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/rx_is_wrreq
add wave -noupdate -group {Port 0 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/rx_is_wrreq_n
add wave -noupdate -group {Port 0 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/rx_req
add wave -noupdate -group {Port 0 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/rx_sel_epmem
add wave -noupdate -group {Port 0 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/rx_start_read
add wave -noupdate -group {Port 0 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/rx_start_write
add wave -noupdate -group {Port 0 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/rx_ws
add wave -noupdate -group {Port 0 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/sel_ctl_sts
add wave -noupdate -group {Port 0 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/sel_epmem
add wave -noupdate -group {Port 0 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/start_tx
add wave -noupdate -group {Port 0 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/tx_ack
add wave -noupdate -group {Port 0 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/tx_arb_granted
add wave -noupdate -group {Port 0 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/tx_busy
add wave -noupdate -group {Port 0 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/tx_data
add wave -noupdate -group {Port 0 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/tx_desc
add wave -noupdate -group {Port 0 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/tx_desc_addr
add wave -noupdate -group {Port 0 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/tx_desc_lbe
add wave -noupdate -group {Port 0 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/tx_desc_length
add wave -noupdate -group {Port 0 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/tx_desc_req_id
add wave -noupdate -group {Port 0 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/tx_desc_tag
add wave -noupdate -group {Port 0 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/tx_dfr
add wave -noupdate -group {Port 0 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/tx_dv
add wave -noupdate -group {Port 0 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/tx_ready
add wave -noupdate -group {Port 0 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/tx_ready_del
add wave -noupdate -group {Port 0 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/tx_req
add wave -noupdate -group {Port 0 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/tx_sel
add wave -noupdate -group {Port 0 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/tx_ws
add wave -noupdate -group {Port 1 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/clk_in
add wave -noupdate -group {Port 1 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/rstn
add wave -noupdate -group {Port 1 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/cfg_busdev
add wave -noupdate -group {Port 1 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/rx_req
add wave -noupdate -group {Port 1 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/rx_desc
add wave -noupdate -group {Port 1 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/rx_data
add wave -noupdate -group {Port 1 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/rx_be
add wave -noupdate -group {Port 1 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/rx_dv
add wave -noupdate -group {Port 1 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/rx_dfr
add wave -noupdate -group {Port 1 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/rx_ack
add wave -noupdate -group {Port 1 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/rx_ws
add wave -noupdate -group {Port 1 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/tx_ws
add wave -noupdate -group {Port 1 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/tx_ack
add wave -noupdate -group {Port 1 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/tx_sel
add wave -noupdate -group {Port 1 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/tx_desc
add wave -noupdate -group {Port 1 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/tx_data
add wave -noupdate -group {Port 1 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/tx_dfr
add wave -noupdate -group {Port 1 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/tx_dv
add wave -noupdate -group {Port 1 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/tx_req
add wave -noupdate -group {Port 1 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/tx_ready
add wave -noupdate -group {Port 1 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/tx_busy
add wave -noupdate -group {Port 1 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/sel_epmem
add wave -noupdate -group {Port 1 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/sel_ctl_sts
add wave -noupdate -group {Port 1 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/mem_rd_data_valid
add wave -noupdate -group {Port 1 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/mem_rd_addr
add wave -noupdate -group {Port 1 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/mem_rd_data
add wave -noupdate -group {Port 1 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/mem_rd_ena
add wave -noupdate -group {Port 1 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/mem_wr_ena
add wave -noupdate -group {Port 1 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/mem_wr_addr
add wave -noupdate -group {Port 1 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/mem_wr_data
add wave -noupdate -group {Port 1 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/mem_wr_be
add wave -noupdate -group {Port 1 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/reg_rd_data
add wave -noupdate -group {Port 1 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/reg_rd_data_valid
add wave -noupdate -group {Port 1 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/reg_wr_addr
add wave -noupdate -group {Port 1 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/reg_rd_addr
add wave -noupdate -group {Port 1 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/reg_wr_data
add wave -noupdate -group {Port 1 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/cstate_rx
add wave -noupdate -group {Port 1 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/cstate_tx
add wave -noupdate -group {Port 1 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/rx_bar_hit_n
add wave -noupdate -group {Port 1 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/rx_is_rdreq
add wave -noupdate -group {Port 1 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/rx_is_wrreq
add wave -noupdate -group {Port 1 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/cfg_busdev_reg
add wave -noupdate -group {Port 1 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/rx_hold_tag
add wave -noupdate -group {Port 1 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/rx_hold_reqid
add wave -noupdate -group {Port 1 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/rx_hold_addr
add wave -noupdate -group {Port 1 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/rx_hold_length
add wave -noupdate -group {Port 1 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/tx_desc_tag
add wave -noupdate -group {Port 1 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/tx_desc_req_id
add wave -noupdate -group {Port 1 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/tx_desc_addr
add wave -noupdate -group {Port 1 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/tx_desc_lbe
add wave -noupdate -group {Port 1 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/tx_desc_length
add wave -noupdate -group {Port 1 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/rx_start_write
add wave -noupdate -group {Port 1 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/num_dw_to_read
add wave -noupdate -group {Port 1 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/mem_num_to_read
add wave -noupdate -group {Port 1 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/mem_num_to_read_minus_one
add wave -noupdate -group {Port 1 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/fifo_rd_count
add wave -noupdate -group {Port 1 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/mem_read_count
add wave -noupdate -group {Port 1 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/rx_start_read
add wave -noupdate -group {Port 1 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/tx_ready_del
add wave -noupdate -group {Port 1 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/tx_arb_granted
add wave -noupdate -group {Port 1 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/rx_sel_epmem
add wave -noupdate -group {Port 1 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/start_tx
add wave -noupdate -group {Port 1 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/fifo_rd
add wave -noupdate -group {Port 1 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/fifo_almost_full
add wave -noupdate -group {Port 1 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/fifo_empty
add wave -noupdate -group {Port 1 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/rx_is_downstream_req_n
add wave -noupdate -group {Port 1 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/rx_is_rdreq_n
add wave -noupdate -group {Port 1 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/rx_is_wrreq_n
add wave -noupdate -group {Port 1 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/rx_is_msg_n
add wave -noupdate -group {Port 1 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/fifo_prefetch
add wave -noupdate -group {Port 1 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/rx_do_cpl
add wave -noupdate -group {Port 1 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/fifo_data_out
add wave -noupdate -group {Port 1 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/fifo_wr
add wave -noupdate -group {Port 1 Downstream INTF} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_rc_slave/sonic_rxtx_mem_intf/fifo_data_in
add wave -noupdate -group {Port 1 Reg access} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_rc_slave/bar_reg_access/clk_in
add wave -noupdate -group {Port 1 Reg access} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_rc_slave/bar_reg_access/rstn
add wave -noupdate -group {Port 1 Reg access} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_rc_slave/bar_reg_access/sel_ep_reg
add wave -noupdate -group {Port 1 Reg access} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_rc_slave/bar_reg_access/reg_wr_ena
add wave -noupdate -group {Port 1 Reg access} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_rc_slave/bar_reg_access/reg_rd_ena
add wave -noupdate -group {Port 1 Reg access} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_rc_slave/bar_reg_access/reg_rd_addr
add wave -noupdate -group {Port 1 Reg access} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_rc_slave/bar_reg_access/reg_wr_addr
add wave -noupdate -group {Port 1 Reg access} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_rc_slave/bar_reg_access/reg_wr_data
add wave -noupdate -group {Port 1 Reg access} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_rc_slave/bar_reg_access/dma_rd_prg_rddata
add wave -noupdate -group {Port 1 Reg access} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_rc_slave/bar_reg_access/dma_wr_prg_rddata
add wave -noupdate -group {Port 1 Reg access} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_rc_slave/bar_reg_access/irq_prg_rddata
add wave -noupdate -group {Port 1 Reg access} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_rc_slave/bar_reg_access/cmd_prg_rddata
add wave -noupdate -group {Port 1 Reg access} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_rc_slave/bar_reg_access/rx_ecrc_bad_cnt
add wave -noupdate -group {Port 1 Reg access} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_rc_slave/bar_reg_access/read_dma_status
add wave -noupdate -group {Port 1 Reg access} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_rc_slave/bar_reg_access/write_dma_status
add wave -noupdate -group {Port 1 Reg access} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_rc_slave/bar_reg_access/prg_wrdata
add wave -noupdate -group {Port 1 Reg access} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_rc_slave/bar_reg_access/prg_addr
add wave -noupdate -group {Port 1 Reg access} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_rc_slave/bar_reg_access/reg_rd_data
add wave -noupdate -group {Port 1 Reg access} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_rc_slave/bar_reg_access/reg_rd_data_valid
add wave -noupdate -group {Port 1 Reg access} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_rc_slave/bar_reg_access/dma_rd_prg_wrena
add wave -noupdate -group {Port 1 Reg access} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_rc_slave/bar_reg_access/dma_wr_prg_wrena
add wave -noupdate -group {Port 1 Reg access} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_rc_slave/bar_reg_access/irq_prg_wrena
add wave -noupdate -group {Port 1 Reg access} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_rc_slave/bar_reg_access/cmd_prg_wrena
add wave -noupdate -group {Port 1 Reg access} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_rc_slave/bar_reg_access/err_status_reg
add wave -noupdate -group {Port 1 Reg access} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_rc_slave/bar_reg_access/read_dma_status_reg
add wave -noupdate -group {Port 1 Reg access} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_rc_slave/bar_reg_access/write_dma_status_reg
add wave -noupdate -group {Port 1 Reg access} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_rc_slave/bar_reg_access/dma_rd_prg_rddata_reg
add wave -noupdate -group {Port 1 Reg access} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_rc_slave/bar_reg_access/dma_wr_prg_rddata_reg
add wave -noupdate -group {Port 1 Reg access} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_rc_slave/bar_reg_access/irq_prg_rddata_reg
add wave -noupdate -group {Port 1 Reg access} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_rc_slave/bar_reg_access/cmd_prg_rddata_reg
add wave -noupdate -group {Port 1 Reg access} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_rc_slave/bar_reg_access/reg_wr_ena_reg
add wave -noupdate -group {Port 1 Reg access} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_rc_slave/bar_reg_access/reg_rd_ena_reg
add wave -noupdate -group {Port 1 Reg access} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_rc_slave/bar_reg_access/reg_rd_addr_reg
add wave -noupdate -group {Port 1 Reg access} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_rc_slave/bar_reg_access/reg_wr_addr_reg
add wave -noupdate -group {Port 1 Reg access} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_rc_slave/bar_reg_access/reg_wr_data_reg
add wave -noupdate -group {Port 1 Reg access} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_rc_slave/bar_reg_access/sel_ep_reg_reg
add wave -noupdate -group {Port 1 Reg access} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_rc_slave/bar_reg_access/reg_rd_ena_reg2
add wave -noupdate -group {Port 1 Reg access} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_rc_slave/bar_reg_access/reg_rd_ena_reg3
add wave -noupdate -group {App1 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/dma_read/descriptor/dt_rc_last
add wave -noupdate -group {App1 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/dma_read/descriptor/dt_rc_last_sync
add wave -noupdate -group {App1 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/dma_read/descriptor/dt_size
add wave -noupdate -group {App1 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/dma_read/descriptor/dt_base_rc
add wave -noupdate -group {App1 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/dma_read/descriptor/dt_3dw_rcadd
add wave -noupdate -group {App1 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/dma_read/descriptor/dt_fifo_rdreq
add wave -noupdate -group {App1 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/dma_read/descriptor/dt_fifo_empty
add wave -noupdate -group {App1 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/dma_read/descriptor/dt_fifo_q
add wave -noupdate -group {App1 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/dma_read/descriptor/dt_fifo_q_4K_bound
add wave -noupdate -group {App1 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/dma_read/descriptor/cfg_maxrdreq_dw
add wave -noupdate -group {App1 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/dma_read/descriptor/tx_sel
add wave -noupdate -group {App1 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/dma_read/descriptor/tx_ready
add wave -noupdate -group {App1 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/dma_read/descriptor/tx_busy
add wave -noupdate -group {App1 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/dma_read/descriptor/tx_cred
add wave -noupdate -group {App1 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/dma_read/descriptor/tx_have_creds
add wave -noupdate -group {App1 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/dma_read/descriptor/tx_req
add wave -noupdate -group {App1 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/dma_read/descriptor/tx_ack
add wave -noupdate -group {App1 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/dma_read/descriptor/tx_desc
add wave -noupdate -group {App1 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/dma_read/descriptor/tx_ws
add wave -noupdate -group {App1 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/dma_read/descriptor/rx_buffer_cpl_max_dw
add wave -noupdate -group {App1 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/dma_read/descriptor/rx_req
add wave -noupdate -group {App1 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/dma_read/descriptor/rx_ack
add wave -noupdate -group {App1 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/dma_read/descriptor/rx_desc
add wave -noupdate -group {App1 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/dma_read/descriptor/rx_data
add wave -noupdate -group {App1 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/dma_read/descriptor/rx_dv
add wave -noupdate -group {App1 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/dma_read/descriptor/rx_dfr
add wave -noupdate -group {App1 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/dma_read/descriptor/init
add wave -noupdate -group {App1 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/dma_read/descriptor/descriptor_mrd_cycle
add wave -noupdate -group {App1 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/dma_read/descriptor/dma_sm
add wave -noupdate -group {App1 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/dma_read/descriptor/cpl_pending
add wave -noupdate -group {App1 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/dma_read/descriptor/clk_in
add wave -noupdate -group {App1 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/dma_read/descriptor/rstn
add wave -noupdate -group {App1 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/dma_read/descriptor/cstate
add wave -noupdate -group {App1 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/dma_read/descriptor/nstate
add wave -noupdate -group {App1 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/dma_read/descriptor/descr_tag
add wave -noupdate -group {App1 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/dma_read/descriptor/dt_addr_offset
add wave -noupdate -group {App1 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/dma_read/descriptor/dt_addr_offset_dw_ext
add wave -noupdate -group {App1 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/dma_read/descriptor/dt_addr_offset_qw_ext
add wave -noupdate -group {App1 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/dma_read/descriptor/tx_desc_addr_pipe
add wave -noupdate -group {App1 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/dma_read/descriptor/addrval_32b
add wave -noupdate -group {App1 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/dma_read/descriptor/dt_fifo_q_int
add wave -noupdate -group {App1 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/dma_read/descriptor/dt_fifo_sclr
add wave -noupdate -group {App1 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/dma_read/descriptor/dt_fifo_full
add wave -noupdate -group {App1 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/dma_read/descriptor/dt_fifo_tx_ready
add wave -noupdate -group {App1 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/dma_read/descriptor/rx_buffer_cpl_ready
add wave -noupdate -group {App1 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/dma_read/descriptor/scfifo_empty
add wave -noupdate -group {App1 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/dma_read/descriptor/dt_fifo_usedw
add wave -noupdate -group {App1 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/dma_read/descriptor/dt_fifo_data
add wave -noupdate -group {App1 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/dma_read/descriptor/dt_fifo_data_int
add wave -noupdate -group {App1 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/dma_read/descriptor/dt_fifo_wrreq
add wave -noupdate -group {App1 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/dma_read/descriptor/tx_lbe_d
add wave -noupdate -group {App1 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/dma_read/descriptor/tx_fbe_d
add wave -noupdate -group {App1 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/dma_read/descriptor/tlp_rx_type
add wave -noupdate -group {App1 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/dma_read/descriptor/tlp_rx_fmt
add wave -noupdate -group {App1 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/dma_read/descriptor/tx_tag_descriptor_wire
add wave -noupdate -group {App1 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/dma_read/descriptor/tx_desc_addr
add wave -noupdate -group {App1 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/dma_read/descriptor/tx_desc_addr_3dw_pipe
add wave -noupdate -group {App1 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/dma_read/descriptor/dt_fifo_cnt
add wave -noupdate -group {App1 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/dma_read/descriptor/dt_fifo_cnt_eq_zero
add wave -noupdate -group {App1 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/dma_read/descriptor/tx_length_dw
add wave -noupdate -group {App1 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/dma_read/descriptor/tx_length_dw_ext16
add wave -noupdate -group {App1 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/dma_read/descriptor/tx_length_dw_md
add wave -noupdate -group {App1 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/dma_read/descriptor/tx_length_dw_max
add wave -noupdate -group {App1 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/dma_read/descriptor/tx_length_byte
add wave -noupdate -group {App1 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/dma_read/descriptor/cfg_maxrdreq_dw_fifo_size
add wave -noupdate -group {App1 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/dma_read/descriptor/dt_rc_last_size_dw
add wave -noupdate -group {App1 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/dma_read/descriptor/loop_dma
add wave -noupdate -group {App1 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/dma_read/descriptor/rx_ack_descrpt_ena
add wave -noupdate -group {App1 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/dma_read/descriptor/rx_ack_descrpt_ena_p0
add wave -noupdate -group {App1 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/dma_read/descriptor/valid_rx_dv_descriptor_cpld
add wave -noupdate -group {App1 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/dma_read/descriptor/rx_ack_pipe
add wave -noupdate -group {App1 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/dma_read/descriptor/rx_cpld_data_on_rx_req_p0
add wave -noupdate -group {App1 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/dma_read/descriptor/rx_req_reg
add wave -noupdate -group {App1 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/dma_read/descriptor/rx_req_p1
add wave -noupdate -group {App1 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/dma_read/descriptor/rx_req_p0
add wave -noupdate -group {App1 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/dma_read/descriptor/descr_tag_reg
add wave -noupdate -group {App1 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/dma_read/descriptor/tx_cred_non_posted_header_valid
add wave -noupdate -group {App1 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/dma_read/descriptor/dt_rc_last_size_dw_gt_cfg_maxrdreq_dw_fifo_size
add wave -noupdate -group {App1 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/dma_read/descriptor/dt_rc_last_size_dw_minus_cfg_maxrdreq_dw_fifo_size
add wave -noupdate -group {App0 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/dma_read/descriptor/dt_rc_last
add wave -noupdate -group {App0 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/dma_read/descriptor/dt_rc_last_sync
add wave -noupdate -group {App0 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/dma_read/descriptor/dt_size
add wave -noupdate -group {App0 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/dma_read/descriptor/dt_base_rc
add wave -noupdate -group {App0 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/dma_read/descriptor/dt_3dw_rcadd
add wave -noupdate -group {App0 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/dma_read/descriptor/dt_fifo_rdreq
add wave -noupdate -group {App0 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/dma_read/descriptor/dt_fifo_empty
add wave -noupdate -group {App0 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/dma_read/descriptor/dt_fifo_q
add wave -noupdate -group {App0 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/dma_read/descriptor/dt_fifo_q_4K_bound
add wave -noupdate -group {App0 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/dma_read/descriptor/cfg_maxrdreq_dw
add wave -noupdate -group {App0 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/dma_read/descriptor/tx_sel
add wave -noupdate -group {App0 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/dma_read/descriptor/tx_ready
add wave -noupdate -group {App0 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/dma_read/descriptor/tx_busy
add wave -noupdate -group {App0 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/dma_read/descriptor/tx_cred
add wave -noupdate -group {App0 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/dma_read/descriptor/tx_have_creds
add wave -noupdate -group {App0 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/dma_read/descriptor/tx_req
add wave -noupdate -group {App0 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/dma_read/descriptor/tx_ack
add wave -noupdate -group {App0 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/dma_read/descriptor/tx_desc
add wave -noupdate -group {App0 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/dma_read/descriptor/tx_ws
add wave -noupdate -group {App0 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/dma_read/descriptor/rx_buffer_cpl_max_dw
add wave -noupdate -group {App0 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/dma_read/descriptor/rx_req
add wave -noupdate -group {App0 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/dma_read/descriptor/rx_ack
add wave -noupdate -group {App0 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/dma_read/descriptor/rx_desc
add wave -noupdate -group {App0 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/dma_read/descriptor/rx_data
add wave -noupdate -group {App0 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/dma_read/descriptor/rx_dv
add wave -noupdate -group {App0 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/dma_read/descriptor/rx_dfr
add wave -noupdate -group {App0 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/dma_read/descriptor/init
add wave -noupdate -group {App0 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/dma_read/descriptor/descriptor_mrd_cycle
add wave -noupdate -group {App0 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/dma_read/descriptor/dma_sm
add wave -noupdate -group {App0 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/dma_read/descriptor/cpl_pending
add wave -noupdate -group {App0 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/dma_read/descriptor/clk_in
add wave -noupdate -group {App0 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/dma_read/descriptor/rstn
add wave -noupdate -group {App0 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/dma_read/descriptor/cstate
add wave -noupdate -group {App0 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/dma_read/descriptor/nstate
add wave -noupdate -group {App0 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/dma_read/descriptor/descr_tag
add wave -noupdate -group {App0 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/dma_read/descriptor/dt_addr_offset
add wave -noupdate -group {App0 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/dma_read/descriptor/dt_addr_offset_dw_ext
add wave -noupdate -group {App0 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/dma_read/descriptor/dt_addr_offset_qw_ext
add wave -noupdate -group {App0 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/dma_read/descriptor/tx_desc_addr_pipe
add wave -noupdate -group {App0 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/dma_read/descriptor/addrval_32b
add wave -noupdate -group {App0 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/dma_read/descriptor/dt_fifo_q_int
add wave -noupdate -group {App0 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/dma_read/descriptor/dt_fifo_sclr
add wave -noupdate -group {App0 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/dma_read/descriptor/dt_fifo_full
add wave -noupdate -group {App0 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/dma_read/descriptor/dt_fifo_tx_ready
add wave -noupdate -group {App0 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/dma_read/descriptor/rx_buffer_cpl_ready
add wave -noupdate -group {App0 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/dma_read/descriptor/scfifo_empty
add wave -noupdate -group {App0 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/dma_read/descriptor/dt_fifo_usedw
add wave -noupdate -group {App0 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/dma_read/descriptor/dt_fifo_data
add wave -noupdate -group {App0 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/dma_read/descriptor/dt_fifo_data_int
add wave -noupdate -group {App0 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/dma_read/descriptor/dt_fifo_wrreq
add wave -noupdate -group {App0 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/dma_read/descriptor/tx_lbe_d
add wave -noupdate -group {App0 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/dma_read/descriptor/tx_fbe_d
add wave -noupdate -group {App0 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/dma_read/descriptor/tlp_rx_type
add wave -noupdate -group {App0 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/dma_read/descriptor/tlp_rx_fmt
add wave -noupdate -group {App0 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/dma_read/descriptor/tx_tag_descriptor_wire
add wave -noupdate -group {App0 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/dma_read/descriptor/tx_desc_addr
add wave -noupdate -group {App0 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/dma_read/descriptor/tx_desc_addr_3dw_pipe
add wave -noupdate -group {App0 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/dma_read/descriptor/dt_fifo_cnt
add wave -noupdate -group {App0 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/dma_read/descriptor/dt_fifo_cnt_eq_zero
add wave -noupdate -group {App0 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/dma_read/descriptor/tx_length_dw
add wave -noupdate -group {App0 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/dma_read/descriptor/tx_length_dw_ext16
add wave -noupdate -group {App0 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/dma_read/descriptor/tx_length_dw_md
add wave -noupdate -group {App0 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/dma_read/descriptor/tx_length_dw_max
add wave -noupdate -group {App0 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/dma_read/descriptor/tx_length_byte
add wave -noupdate -group {App0 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/dma_read/descriptor/cfg_maxrdreq_dw_fifo_size
add wave -noupdate -group {App0 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/dma_read/descriptor/dt_rc_last_size_dw
add wave -noupdate -group {App0 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/dma_read/descriptor/loop_dma
add wave -noupdate -group {App0 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/dma_read/descriptor/rx_ack_descrpt_ena
add wave -noupdate -group {App0 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/dma_read/descriptor/rx_ack_descrpt_ena_p0
add wave -noupdate -group {App0 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/dma_read/descriptor/valid_rx_dv_descriptor_cpld
add wave -noupdate -group {App0 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/dma_read/descriptor/rx_ack_pipe
add wave -noupdate -group {App0 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/dma_read/descriptor/rx_cpld_data_on_rx_req_p0
add wave -noupdate -group {App0 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/dma_read/descriptor/rx_req_reg
add wave -noupdate -group {App0 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/dma_read/descriptor/rx_req_p1
add wave -noupdate -group {App0 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/dma_read/descriptor/rx_req_p0
add wave -noupdate -group {App0 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/dma_read/descriptor/descr_tag_reg
add wave -noupdate -group {App0 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/dma_read/descriptor/tx_cred_non_posted_header_valid
add wave -noupdate -group {App0 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/dma_read/descriptor/dt_rc_last_size_dw_gt_cfg_maxrdreq_dw_fifo_size
add wave -noupdate -group {App0 Descriptor} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/dma_read/descriptor/dt_rc_last_size_dw_minus_cfg_maxrdreq_dw_fifo_size
add wave -noupdate -group {XCVR interface} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/unset_lpbk
add wave -noupdate -group {XCVR interface} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/xcvr_rx_clkout
add wave -noupdate -group {XCVR interface} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/xcvr_rx_dataout
add wave -noupdate -group {XCVR interface} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/xcvr_tx_clkout
add wave -noupdate -group {XCVR interface} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/xcvr_tx_datain
add wave -noupdate -group {XCVR interface} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/unset_lpbk
add wave -noupdate -group {XCVR interface} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/xcvr_rx_clkout
add wave -noupdate -group {XCVR interface} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/xcvr_rx_dataout
add wave -noupdate -group {XCVR interface} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/xcvr_tx_clkout
add wave -noupdate -group {XCVR interface} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/xcvr_tx_datain
add wave -noupdate -group {XCVR interface} /sim_top/tb/sonic_blocksync_sim_inst_clk_bfm/clk
add wave -noupdate -group {XCVR interface} /sim_top/tb/sonic_blocksync_sim_inst_clk_bfm/run_state
add wave -noupdate -group {XCVR interface} /sim_top/tb/sonic_blocksync_sim_inst_reset_bfm/clk
add wave -noupdate -group {XCVR interface} /sim_top/tb/sonic_blocksync_sim_inst_reset_bfm/reset
add wave -noupdate -group {Chan0 Rx Buf} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_rx_buf/data_in
add wave -noupdate -group {Chan0 Rx Buf} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_rx_buf/rd_clock
add wave -noupdate -group {Chan0 Rx Buf} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_rx_buf/wr_clock
add wave -noupdate -group {Chan0 Rx Buf} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_rx_buf/reset
add wave -noupdate -group {Chan0 Rx Buf} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_rx_buf/rd_address
add wave -noupdate -group {Chan0 Rx Buf} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_rx_buf/enable_sfp
add wave -noupdate -group {Chan0 Rx Buf} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_rx_buf/xcvr_rx_ready
add wave -noupdate -group {Chan0 Rx Buf} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_rx_buf/dma_rdreq
add wave -noupdate -group {Chan0 Rx Buf} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_rx_buf/data_out
add wave -noupdate -group {Chan0 Rx Buf} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_rx_buf/rx_ring_wptr
add wave -noupdate -group {Chan0 Rx Buf} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_rx_buf/gearbox_data_out
add wave -noupdate -group {Chan0 Rx Buf} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_rx_buf/blocksync_data_out
add wave -noupdate -group {Chan0 Rx Buf} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_rx_buf/gearbox_valid
add wave -noupdate -group {Chan0 Rx Buf} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_rx_buf/blocksync_lock
add wave -noupdate -group {Chan0 Rx Buf} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_rx_buf/rx_cbuf_rdena
add wave -noupdate -group {Chan0 Rx Buf} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_rx_buf/rx_cbuf_rdreq
add wave -noupdate -group {Chan0 Rx Buf} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_rx_buf/rx_cbuf_wrena
add wave -noupdate -group {Chan0 Rx Buf} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_rx_buf/rx_cbuf_wrreq
add wave -noupdate -group {Chan0 Tx Buf} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_tx_buf/data_in
add wave -noupdate -group {Chan0 Tx Buf} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_tx_buf/data_out
add wave -noupdate -group {Chan0 Tx Buf} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_tx_buf/rd_clock
add wave -noupdate -group {Chan0 Tx Buf} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_tx_buf/wr_clock
add wave -noupdate -group {Chan0 Tx Buf} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_tx_buf/reset
add wave -noupdate -group {Chan0 Tx Buf} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_tx_buf/wr_address
add wave -noupdate -group {Chan0 Tx Buf} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_tx_buf/wrreq
add wave -noupdate -group {Chan0 Tx Buf} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_tx_buf/enable_sfp
add wave -noupdate -group {Chan0 Tx Buf} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_tx_buf/xcvr_tx_ready
add wave -noupdate -group {Chan0 Tx Buf} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_tx_buf/tag_cpl
add wave -noupdate -group {Chan0 Tx Buf} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_tx_buf/tx_ring_rptr
add wave -noupdate -group {Chan0 Tx Buf} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_tx_buf/gearbox_rdreq
add wave -noupdate -group {Chan0 Tx Buf} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_tx_buf/tx_cbuf_data_out
add wave -noupdate -group {Chan0 Tx Buf} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_tx_buf/tx_cbuf_wrena
add wave -noupdate -group {Chan0 Tx Buf} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_tx_buf/tx_cbuf_wrreq
add wave -noupdate -group {Chan0 Tx Buf} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_tx_buf/tx_cbuf_rdreq
add wave -noupdate -group {Chan0 Tx Buf} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_tx_buf/tx_cbuf_rdena
add wave -noupdate -group {Chan0 Tx Buf} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_tx_buf/gearbox_ena
add wave -noupdate -group {Chan0 IRQ} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_irq/PORT_NUM
add wave -noupdate -group {Chan0 IRQ} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_irq/clk_in
add wave -noupdate -group {Chan0 IRQ} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_irq/reset
add wave -noupdate -group {Chan0 IRQ} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_irq/tx_req
add wave -noupdate -group {Chan0 IRQ} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_irq/tx_ack
add wave -noupdate -group {Chan0 IRQ} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_irq/tx_desc
add wave -noupdate -group {Chan0 IRQ} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_irq/tx_ws
add wave -noupdate -group {Chan0 IRQ} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_irq/tx_dfr
add wave -noupdate -group {Chan0 IRQ} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_irq/tx_dv
add wave -noupdate -group {Chan0 IRQ} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_irq/tx_data
add wave -noupdate -group {Chan0 IRQ} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_irq/tx_err
add wave -noupdate -group {Chan0 IRQ} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_irq/tx_sel
add wave -noupdate -group {Chan0 IRQ} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_irq/tx_busy
add wave -noupdate -group {Chan0 IRQ} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_irq/tx_ready
add wave -noupdate -group {Chan0 IRQ} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_irq/tx_ready_others
add wave -noupdate -group {Chan0 IRQ} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_irq/app_msi_ack
add wave -noupdate -group {Chan0 IRQ} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_irq/app_msi_req
add wave -noupdate -group {Chan0 IRQ} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_irq/app_msi_tc
add wave -noupdate -group {Chan0 IRQ} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_irq/app_msi_num
add wave -noupdate -group {Chan0 IRQ} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_irq/msi_sel
add wave -noupdate -group {Chan0 IRQ} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_irq/msi_ready
add wave -noupdate -group {Chan0 IRQ} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_irq/msi_busy
add wave -noupdate -group {Chan0 IRQ} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_irq/enable_sfp
add wave -noupdate -group {Chan0 IRQ} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_irq/rd_req
add wave -noupdate -group {Chan0 IRQ} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_irq/tx_ring_rptr
add wave -noupdate -group {Chan0 IRQ} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_irq/rx_ring_wptr
add wave -noupdate -group {Chan0 IRQ} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_irq/rx_block_size
add wave -noupdate -group {Chan0 IRQ} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_irq/force_flush_rc
add wave -noupdate -group {Chan0 IRQ} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_irq/irq_prg_wrena
add wave -noupdate -group {Chan0 IRQ} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_irq/irq_prg_wrdata
add wave -noupdate -group {Chan0 IRQ} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_irq/irq_prg_addr
add wave -noupdate -group {Chan0 IRQ} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_irq/irq_prg_rddata
add wave -noupdate -group {Chan0 IRQ} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_irq/irq_base_rc
add wave -noupdate -group {Chan0 IRQ} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_irq/irq_msi_enable
add wave -noupdate -group {Chan0 IRQ} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_irq/irq_init
add wave -noupdate -group {Chan0 IRQ} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_irq/rx_ring_size
add wave -noupdate -group {Chan1 Rx Buf} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_rx_buf/data_in
add wave -noupdate -group {Chan1 Rx Buf} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_rx_buf/rd_clock
add wave -noupdate -group {Chan1 Rx Buf} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_rx_buf/wr_clock
add wave -noupdate -group {Chan1 Rx Buf} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_rx_buf/reset
add wave -noupdate -group {Chan1 Rx Buf} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_rx_buf/rd_address
add wave -noupdate -group {Chan1 Rx Buf} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_rx_buf/enable_sfp
add wave -noupdate -group {Chan1 Rx Buf} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_rx_buf/xcvr_rx_ready
add wave -noupdate -group {Chan1 Rx Buf} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_rx_buf/dma_rdreq
add wave -noupdate -group {Chan1 Rx Buf} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_rx_buf/data_out
add wave -noupdate -group {Chan1 Rx Buf} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_rx_buf/rx_ring_wptr
add wave -noupdate -group {Chan1 Rx Buf} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_rx_buf/gearbox_data_out
add wave -noupdate -group {Chan1 Rx Buf} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_rx_buf/blocksync_data_out
add wave -noupdate -group {Chan1 Rx Buf} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_rx_buf/gearbox_valid
add wave -noupdate -group {Chan1 Rx Buf} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_rx_buf/blocksync_lock
add wave -noupdate -group {Chan1 Rx Buf} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_rx_buf/rx_cbuf_rdena
add wave -noupdate -group {Chan1 Rx Buf} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_rx_buf/rx_cbuf_rdreq
add wave -noupdate -group {Chan1 Rx Buf} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_rx_buf/rx_cbuf_wrena
add wave -noupdate -group {Chan1 Rx Buf} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_rx_buf/rx_cbuf_wrreq
add wave -noupdate -group {Chan1 Tx Buf} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_tx_buf/data_in
add wave -noupdate -group {Chan1 Tx Buf} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_tx_buf/data_out
add wave -noupdate -group {Chan1 Tx Buf} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_tx_buf/rd_clock
add wave -noupdate -group {Chan1 Tx Buf} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_tx_buf/wr_clock
add wave -noupdate -group {Chan1 Tx Buf} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_tx_buf/reset
add wave -noupdate -group {Chan1 Tx Buf} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_tx_buf/wr_address
add wave -noupdate -group {Chan1 Tx Buf} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_tx_buf/wrreq
add wave -noupdate -group {Chan1 Tx Buf} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_tx_buf/enable_sfp
add wave -noupdate -group {Chan1 Tx Buf} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_tx_buf/xcvr_tx_ready
add wave -noupdate -group {Chan1 Tx Buf} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_tx_buf/tag_cpl
add wave -noupdate -group {Chan1 Tx Buf} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_tx_buf/tx_ring_rptr
add wave -noupdate -group {Chan1 Tx Buf} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_tx_buf/gearbox_rdreq
add wave -noupdate -group {Chan1 Tx Buf} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_tx_buf/tx_cbuf_data_out
add wave -noupdate -group {Chan1 Tx Buf} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_tx_buf/tx_cbuf_wrena
add wave -noupdate -group {Chan1 Tx Buf} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_tx_buf/tx_cbuf_wrreq
add wave -noupdate -group {Chan1 Tx Buf} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_tx_buf/tx_cbuf_rdreq
add wave -noupdate -group {Chan1 Tx Buf} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_tx_buf/tx_cbuf_rdena
add wave -noupdate -group {Chan1 Tx Buf} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_tx_buf/gearbox_ena
add wave -noupdate -group {Chan1 IRQ} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_irq/PORT_NUM
add wave -noupdate -group {Chan1 IRQ} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_irq/clk_in
add wave -noupdate -group {Chan1 IRQ} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_irq/reset
add wave -noupdate -group {Chan1 IRQ} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_irq/tx_req
add wave -noupdate -group {Chan1 IRQ} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_irq/tx_ack
add wave -noupdate -group {Chan1 IRQ} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_irq/tx_desc
add wave -noupdate -group {Chan1 IRQ} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_irq/tx_ws
add wave -noupdate -group {Chan1 IRQ} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_irq/tx_dfr
add wave -noupdate -group {Chan1 IRQ} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_irq/tx_dv
add wave -noupdate -group {Chan1 IRQ} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_irq/tx_data
add wave -noupdate -group {Chan1 IRQ} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_irq/tx_err
add wave -noupdate -group {Chan1 IRQ} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_irq/tx_sel
add wave -noupdate -group {Chan1 IRQ} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_irq/tx_busy
add wave -noupdate -group {Chan1 IRQ} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_irq/tx_ready
add wave -noupdate -group {Chan1 IRQ} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_irq/tx_ready_others
add wave -noupdate -group {Chan1 IRQ} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_irq/app_msi_ack
add wave -noupdate -group {Chan1 IRQ} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_irq/app_msi_req
add wave -noupdate -group {Chan1 IRQ} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_irq/app_msi_tc
add wave -noupdate -group {Chan1 IRQ} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_irq/app_msi_num
add wave -noupdate -group {Chan1 IRQ} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_irq/msi_sel
add wave -noupdate -group {Chan1 IRQ} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_irq/msi_ready
add wave -noupdate -group {Chan1 IRQ} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_irq/msi_busy
add wave -noupdate -group {Chan1 IRQ} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_irq/enable_sfp
add wave -noupdate -group {Chan1 IRQ} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_irq/rd_req
add wave -noupdate -group {Chan1 IRQ} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_irq/tx_ring_rptr
add wave -noupdate -group {Chan1 IRQ} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_irq/rx_ring_wptr
add wave -noupdate -group {Chan1 IRQ} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_irq/rx_block_size
add wave -noupdate -group {Chan1 IRQ} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_irq/force_flush_rc
add wave -noupdate -group {Chan1 IRQ} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_irq/irq_prg_wrena
add wave -noupdate -group {Chan1 IRQ} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_irq/irq_prg_wrdata
add wave -noupdate -group {Chan1 IRQ} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_irq/irq_prg_addr
add wave -noupdate -group {Chan1 IRQ} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_irq/irq_prg_rddata
add wave -noupdate -group {Chan1 IRQ} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_irq/irq_base_rc
add wave -noupdate -group {Chan1 IRQ} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_irq/irq_msi_enable
add wave -noupdate -group {Chan1 IRQ} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_irq/irq_init
add wave -noupdate -group {Chan1 IRQ} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app1/chaining_dma_arb/sonic_irq/rx_ring_size
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/clk_in
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/hw_rstn
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/cfg_busdev
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/cfg_devcsr
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/cfg_prmcsr
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/cfg_tcvcmap
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/cfg_linkcsr
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/cfg_msicsr
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/ko_cpl_spc_vc0
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/cpl_pending
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/cpl_err
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/err_desc
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/app_msi_ack
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/app_msi_req
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/app_msi_tc
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/app_msi_num
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/app_int_sts
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/app_int_ack
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/xcvr_rx_clkout
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/xcvr_tx_clkout
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/xcvr_rx_dataout
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/xcvr_tx_datain
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/pma_tx_ready
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/pma_rx_ready
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/reset_nios
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/set_lpbk
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/unset_lpbk
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/rx_ack0
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/rx_mask0
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/rx_ws0
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/rx_req0
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/rx_desc0
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/rx_data0
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/rx_be0
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/rx_dv0
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/rx_dfr0
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/rx_ecrc_bad_cnt
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/tx_req0
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/tx_ack0
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/tx_desc0
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/tx_dv0
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/tx_dfr0
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/tx_ws0
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/tx_data0
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/tx_err0
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/tx_mask0
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/cpld_rx_buffer_ready
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/tx_cred0
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/rx_buffer_cpl_max_dw
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/tx_stream_ready0
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/g_rstn
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sw_rstn
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/app_int_req
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/app_int_ack_reg
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/interrupt_ack_int
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/msi_enable
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/int_deassert
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/writedata_dmard
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/address_dmard
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/write_dmard
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/waitrequest_dmard
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/write_byteena_dmard
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/open_read_data
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/readdata_dmawr
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/address_dmawr
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/read_dmawr
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/waitrequest_dmawr
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/write_byteena_dmawr
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/ctl_wr_req
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/ctl_wr_data
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/ctl_addr
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/cfg_maxpload_dw
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/cfg_maxrdreq_dw
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/cfg_maxrdreq_rxbuffer
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/koh_cfg_maxrdreq
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/kod_cfg_maxrdreq
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/cfg_maxrdreq
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/cfg_maxpload
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/cfg_link_negociated
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/cfg_busdev_reg
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/cfg_msicsr_reg
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/tx_cred0_reg
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/tx_mask_reg
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/tx_stream_ready0_reg
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/dma_rd_prg_wrena
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/dma_wr_prg_wrena
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/cpl_pending_dmawr
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/cpl_pending_dmard
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/read_dma_status
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/write_dma_status
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/dma_wr_prg_rddata
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/dma_rd_prg_rddata
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/rc_slave_irq_prg_rddata
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/rc_slave_tx_prg_rddata
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/rc_slave_prg_wrdata
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/rc_slave_prg_addr
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/rc_slave_irq_prg_wrena
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/rc_slave_tx_prg_wrena
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/cst_one
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/cst_zero
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/cst_std_logic_vector_type_one
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/cst_std_logic_vector_type_zero
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/rx_req_reg
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/rx_req_p1
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/rx_req_p0
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/pci_bus_master_enable
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/pci_mem_addr_space_decoder_enable
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/koh_cfg_compare
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/kod_cfg_compare
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/rx_ack_dmawr
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/rx_ws_dmawr
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/tx_req_dmawr
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/tx_desc_dmawr
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/tx_err_dmawr
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/tx_dv_dmawr
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/tx_dfr_dmawr
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/tx_data_dmawr
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/tx_sel_descriptor_dmawr
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/tx_busy_descriptor_dmawr
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/tx_ready_descriptor_dmawr
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/tx_ready_descriptor_dmawr_r
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/tx_sel_requester_dmawr
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/tx_busy_requester_dmawr
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/tx_ready_requester_dmawr
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/tx_ready_requester_dmawr_r
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/tx_sel_dmawr
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/tx_ready_dmawr
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/tx_sel_dmard
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/tx_ready_dmard
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/tx_stop_dma_write
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/requester_mrdmwr_cycle_dmawr
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/descriptor_mrd_cycle_dmawr
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/init_dmawr
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sm_dmawr
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/app_msi_req_dmawr
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/app_msi_tc_dmawr
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/app_msi_num_dmawr
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/msi_ready_dmawr
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/msi_busy_dmawr
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/msi_sel_dmawr
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/tx_rdy_descriptor_dmawr
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/tx_rdy_requester_dmawr
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/tx_rdy_descriptor_dmard
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/tx_rdy_requester_dmard
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/tx_rdy_interrupt
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/tx_rdy_command
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/rx_ring_wptr
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/tx_ring_rptr
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/dma_fifo_wrreq
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/tx_req_command
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/tx_desc_command
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/tx_dfr_command
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/tx_dv_command
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/tx_data_command
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/tx_err_command
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/tx_sel_command
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/tx_busy_command
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/tx_ready_command
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/tx_ready_command_r
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/tx_ready_command_others
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/tx_req_interrupt
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/tx_desc_interrupt
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/tx_dfr_interrupt
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/tx_dv_interrupt
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/tx_data_interrupt
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/tx_err_interrupt
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/tx_sel_interrupt
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/tx_busy_interrupt
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/tx_ready_interrupt
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/tx_ready_interrupt_r
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/tx_ready_interrupt_others
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/app_msi_req_interrupt
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/app_msi_tc_interrupt
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/app_msi_num_interrupt
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/msi_sel_interrupt
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/msi_ready_interrupt
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/msi_busy_interrupt
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/cmd_prg_rddata
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/cmd_prg_wrena
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/cmd_ctl_irq_prg_wrdata
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/cmd_ctl_irq_prg_wrena
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/cmd_ctl_irq_prg_addr
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/rx_block_size
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/enable_sfp1
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/rx_ctl_irq_prg_wrena
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/rx_ctl_irq_prg_wrdata
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/rx_ctl_irq_prg_addr
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/rx_ctl_reset
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/tag_cpl
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/tx_ctl_reset
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/rx_ack_dmard
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/rx_ws_dmard
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/tx_req_dmard
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/tx_desc_dmard
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/tx_err_dmard
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/tx_dv_dmard
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/tx_dfr_dmard
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/tx_data_dmard
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/tx_sel_descriptor_dmard
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/tx_busy_descriptor_dmard
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/tx_ready_descriptor_dmard
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/tx_ready_descriptor_dmard_r
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/tx_sel_requester_dmard
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/tx_busy_requester_dmard
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/tx_ready_requester_dmard
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/tx_ready_requester_dmard_r
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/app_msi_req_dmard
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/app_msi_tc_dmard
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/app_msi_num_dmard
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/msi_ready_dmard
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/msi_busy_dmard
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/msi_sel_dmard
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/requester_mrdmwr_cycle_dmard
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/descriptor_mrd_cycle_dmard
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/init_dmard
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sm_dmard
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/tx_req_dmard_reg
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/tx_req_dmawr_reg
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/rx_req_pcnt
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/rx_ack_pcnt
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/rx_desc_pcnt
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/rx_data_pcnt
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/rx_ws_pcnt
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/rx_dv_pcnt
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/rx_dfr_pcnt
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/tx_req_pcnt
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/tx_ack_pcnt
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/tx_desc_pcnt
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/tx_ws_pcnt
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/tx_err_pcnt
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/tx_dv_pcnt
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/tx_dfr_pcnt
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/tx_data_pcnt
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/tx_sel_pcnt
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/tx_busy_pcnt
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/tx_ready_pcnt
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/tx_dv_dmard_mux
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/tx_dfr_dmard_mux
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/tx_req_dmard_mux
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/tx_err_dmard_mux
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/tx_desc_dmard_mux
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/tx_data_dmard_mux
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/tx_sel_slave
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/dma_tx_idle
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/dma_tx_idle_p0_tx_sel
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/write_priority_over_read
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/tx_sel_descriptor_dmawr_p0
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/tx_sel_descriptor_dmard_p0
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/tx_sel_requester_dmawr_p0
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/tx_sel_requester_dmard_p0
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/tx_sel_pcnt_p0
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/tx_sel_interrupt_p0
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/tx_sel_command_p0
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/tx_sel_reg_descriptor_dmawr
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/tx_sel_reg_descriptor_dmard
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/tx_sel_reg_requester_dmawr
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/tx_sel_reg_requester_dmard
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/tx_sel_reg_pcnt
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/tx_sel_reg_interrupt
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/tx_sel_reg_command
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/rx_ecrc_failure
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/app_msi_req_reg
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/app_msi_num_reg
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/app_msi_tc_reg
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/cpl_cnt_50ms
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/tx_mrd
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/tx_desc_fmt_type
add wave -noupdate -group {Port0 Arbitration} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/cpl_err0_r
add wave -noupdate -group {Chan0 CircBuf} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_rx_buf/rx_cbuf/rx_cbuf/data_in
add wave -noupdate -group {Chan0 CircBuf} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_rx_buf/rx_cbuf/rx_cbuf/rd_address
add wave -noupdate -group {Chan0 CircBuf} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_rx_buf/rx_cbuf/rx_cbuf/rd_clk
add wave -noupdate -group {Chan0 CircBuf} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_rx_buf/rx_cbuf/rx_cbuf/reset
add wave -noupdate -group {Chan0 CircBuf} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_rx_buf/rx_cbuf/rx_cbuf/wr_clk
add wave -noupdate -group {Chan0 CircBuf} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_rx_buf/rx_cbuf/rx_cbuf/wrena
add wave -noupdate -group {Chan0 CircBuf} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_rx_buf/rx_cbuf/rx_cbuf/wrreq
add wave -noupdate -group {Chan0 CircBuf} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_rx_buf/rx_cbuf/rx_cbuf/data_out
add wave -noupdate -group {Chan0 CircBuf} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_rx_buf/rx_cbuf/rx_cbuf/sync_ring_data_out
add wave -noupdate -group {Chan0 CircBuf} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_rx_buf/rx_cbuf/rx_cbuf/data_ring_data_out
add wave -noupdate -group {Chan0 CircBuf} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_rx_buf/rx_cbuf/rx_cbuf/sync_ring_rd_address
add wave -noupdate -group {Chan0 CircBuf} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_rx_buf/rx_cbuf/rx_cbuf/data_out_sel
add wave -noupdate -group {Chan0 CircBuf} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_rx_buf/rx_cbuf/rx_cbuf/wr_address
add wave -noupdate -group {Chan0 CircBuf} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_rx_buf/rx_cbuf/rx_cbuf/data_in_r
add wave -noupdate -group {Chan0 CircBuf} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_rx_buf/rx_cbuf/rx_cbuf/data_in_rr
add wave -noupdate -group {Chan0 CircBuf} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_rx_buf/rx_cbuf/rx_cbuf/data_in_rrr
add wave -noupdate -group {Chan0 CircBuf} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_rx_buf/rx_cbuf/rx_cbuf/wrreq_r
add wave -noupdate -group {Chan0 CircBuf} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_rx_buf/rx_cbuf/rx_cbuf/wrreq_rr
add wave -noupdate -group {Chan0 CircBuf} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_rx_buf/rx_cbuf/rx_cbuf/data_out_sel_r
add wave -noupdate -group {Chan0 CircBuf} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_rx_buf/rx_cbuf/rx_cbuf/data_out_sel_rr
add wave -noupdate -group {Chan0 Usedw} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_rx_buf/rx_cbuf/usedw_calc/rdclock
add wave -noupdate -group {Chan0 Usedw} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_rx_buf/rx_cbuf/usedw_calc/rdena
add wave -noupdate -group {Chan0 Usedw} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_rx_buf/rx_cbuf/usedw_calc/wrclock
add wave -noupdate -group {Chan0 Usedw} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_rx_buf/rx_cbuf/usedw_calc/wrena
add wave -noupdate -group {Chan0 Usedw} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_rx_buf/rx_cbuf/usedw_calc/reset
add wave -noupdate -group {Chan0 Usedw} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_rx_buf/rx_cbuf/usedw_calc/wrreq
add wave -noupdate -group {Chan0 Usedw} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_rx_buf/rx_cbuf/usedw_calc/rdreq
add wave -noupdate -group {Chan0 Usedw} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_rx_buf/rx_cbuf/usedw_calc/wrusedqwords
add wave -noupdate -group {Chan0 Usedw} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_rx_buf/rx_cbuf/usedw_calc/full
add wave -noupdate -group {Chan0 Usedw} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_rx_buf/rx_cbuf/usedw_calc/almost_full
add wave -noupdate -group {Chan0 Usedw} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_rx_buf/rx_cbuf/usedw_calc/rdusedqwords
add wave -noupdate -group {Chan0 Usedw} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_rx_buf/rx_cbuf/usedw_calc/clock_crossed_rptr
add wave -noupdate -group {Chan0 Usedw} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_rx_buf/rx_cbuf/usedw_calc/empty
add wave -noupdate -group {Chan0 Usedw} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_rx_buf/rx_cbuf/usedw_calc/almost_empty
add wave -noupdate -group {Chan0 Usedw} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_rx_buf/rx_cbuf/usedw_calc/rdusedqwords_reg
add wave -noupdate -group {Chan0 Usedw} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_rx_buf/rx_cbuf/usedw_calc/wrusedqwords_reg
add wave -noupdate -group {Chan0 Usedw} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_rx_buf/rx_cbuf/usedw_calc/full_reg
add wave -noupdate -group {Chan0 Usedw} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_rx_buf/rx_cbuf/usedw_calc/almost_full_reg
add wave -noupdate -group {Chan0 Usedw} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_rx_buf/rx_cbuf/usedw_calc/empty_reg
add wave -noupdate -group {Chan0 Usedw} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_rx_buf/rx_cbuf/usedw_calc/almost_empty_reg
add wave -noupdate -group {Chan0 Usedw} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_rx_buf/rx_cbuf/usedw_calc/wrcounter
add wave -noupdate -group {Chan0 Usedw} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_rx_buf/rx_cbuf/usedw_calc/rdcounter
add wave -noupdate -radix hexadecimal -childformat {{{/sim_top/pgm/chan0_driver/read_data[31]} -radix hexadecimal} {{/sim_top/pgm/chan0_driver/read_data[30]} -radix hexadecimal} {{/sim_top/pgm/chan0_driver/read_data[29]} -radix hexadecimal} {{/sim_top/pgm/chan0_driver/read_data[28]} -radix hexadecimal} {{/sim_top/pgm/chan0_driver/read_data[27]} -radix hexadecimal} {{/sim_top/pgm/chan0_driver/read_data[26]} -radix hexadecimal} {{/sim_top/pgm/chan0_driver/read_data[25]} -radix hexadecimal} {{/sim_top/pgm/chan0_driver/read_data[24]} -radix hexadecimal} {{/sim_top/pgm/chan0_driver/read_data[23]} -radix hexadecimal} {{/sim_top/pgm/chan0_driver/read_data[22]} -radix hexadecimal} {{/sim_top/pgm/chan0_driver/read_data[21]} -radix hexadecimal} {{/sim_top/pgm/chan0_driver/read_data[20]} -radix hexadecimal} {{/sim_top/pgm/chan0_driver/read_data[19]} -radix hexadecimal} {{/sim_top/pgm/chan0_driver/read_data[18]} -radix hexadecimal} {{/sim_top/pgm/chan0_driver/read_data[17]} -radix hexadecimal} {{/sim_top/pgm/chan0_driver/read_data[16]} -radix hexadecimal} {{/sim_top/pgm/chan0_driver/read_data[15]} -radix hexadecimal} {{/sim_top/pgm/chan0_driver/read_data[14]} -radix hexadecimal} {{/sim_top/pgm/chan0_driver/read_data[13]} -radix hexadecimal} {{/sim_top/pgm/chan0_driver/read_data[12]} -radix hexadecimal} {{/sim_top/pgm/chan0_driver/read_data[11]} -radix hexadecimal} {{/sim_top/pgm/chan0_driver/read_data[10]} -radix hexadecimal} {{/sim_top/pgm/chan0_driver/read_data[9]} -radix hexadecimal} {{/sim_top/pgm/chan0_driver/read_data[8]} -radix hexadecimal} {{/sim_top/pgm/chan0_driver/read_data[7]} -radix hexadecimal} {{/sim_top/pgm/chan0_driver/read_data[6]} -radix hexadecimal} {{/sim_top/pgm/chan0_driver/read_data[5]} -radix hexadecimal} {{/sim_top/pgm/chan0_driver/read_data[4]} -radix hexadecimal} {{/sim_top/pgm/chan0_driver/read_data[3]} -radix hexadecimal} {{/sim_top/pgm/chan0_driver/read_data[2]} -radix hexadecimal} {{/sim_top/pgm/chan0_driver/read_data[1]} -radix hexadecimal} {{/sim_top/pgm/chan0_driver/read_data[0]} -radix hexadecimal}} -subitemconfig {{/sim_top/pgm/chan0_driver/read_data[31]} {-radix hexadecimal} {/sim_top/pgm/chan0_driver/read_data[30]} {-radix hexadecimal} {/sim_top/pgm/chan0_driver/read_data[29]} {-radix hexadecimal} {/sim_top/pgm/chan0_driver/read_data[28]} {-radix hexadecimal} {/sim_top/pgm/chan0_driver/read_data[27]} {-radix hexadecimal} {/sim_top/pgm/chan0_driver/read_data[26]} {-radix hexadecimal} {/sim_top/pgm/chan0_driver/read_data[25]} {-radix hexadecimal} {/sim_top/pgm/chan0_driver/read_data[24]} {-radix hexadecimal} {/sim_top/pgm/chan0_driver/read_data[23]} {-radix hexadecimal} {/sim_top/pgm/chan0_driver/read_data[22]} {-radix hexadecimal} {/sim_top/pgm/chan0_driver/read_data[21]} {-radix hexadecimal} {/sim_top/pgm/chan0_driver/read_data[20]} {-radix hexadecimal} {/sim_top/pgm/chan0_driver/read_data[19]} {-radix hexadecimal} {/sim_top/pgm/chan0_driver/read_data[18]} {-radix hexadecimal} {/sim_top/pgm/chan0_driver/read_data[17]} {-radix hexadecimal} {/sim_top/pgm/chan0_driver/read_data[16]} {-radix hexadecimal} {/sim_top/pgm/chan0_driver/read_data[15]} {-radix hexadecimal} {/sim_top/pgm/chan0_driver/read_data[14]} {-radix hexadecimal} {/sim_top/pgm/chan0_driver/read_data[13]} {-radix hexadecimal} {/sim_top/pgm/chan0_driver/read_data[12]} {-radix hexadecimal} {/sim_top/pgm/chan0_driver/read_data[11]} {-radix hexadecimal} {/sim_top/pgm/chan0_driver/read_data[10]} {-radix hexadecimal} {/sim_top/pgm/chan0_driver/read_data[9]} {-radix hexadecimal} {/sim_top/pgm/chan0_driver/read_data[8]} {-radix hexadecimal} {/sim_top/pgm/chan0_driver/read_data[7]} {-radix hexadecimal} {/sim_top/pgm/chan0_driver/read_data[6]} {-radix hexadecimal} {/sim_top/pgm/chan0_driver/read_data[5]} {-radix hexadecimal} {/sim_top/pgm/chan0_driver/read_data[4]} {-radix hexadecimal} {/sim_top/pgm/chan0_driver/read_data[3]} {-radix hexadecimal} {/sim_top/pgm/chan0_driver/read_data[2]} {-radix hexadecimal} {/sim_top/pgm/chan0_driver/read_data[1]} {-radix hexadecimal} {/sim_top/pgm/chan0_driver/read_data[0]} {-radix hexadecimal}} /sim_top/pgm/chan0_driver/read_data
add wave -noupdate -height 18 -group {App0 RC Update} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_irq/irq_gen/rc_update/clk_in
add wave -noupdate -height 18 -group {App0 RC Update} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_irq/irq_gen/rc_update/rstn
add wave -noupdate -height 18 -group {App0 RC Update} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_irq/irq_gen/rc_update/init
add wave -noupdate -height 18 -group {App0 RC Update} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_irq/irq_gen/rc_update/tx_req
add wave -noupdate -height 18 -group {App0 RC Update} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_irq/irq_gen/rc_update/tx_ack
add wave -noupdate -height 18 -group {App0 RC Update} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_irq/irq_gen/rc_update/tx_desc
add wave -noupdate -height 18 -group {App0 RC Update} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_irq/irq_gen/rc_update/tx_ws
add wave -noupdate -height 18 -group {App0 RC Update} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_irq/irq_gen/rc_update/tx_dv
add wave -noupdate -height 18 -group {App0 RC Update} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_irq/irq_gen/rc_update/tx_dfr
add wave -noupdate -height 18 -group {App0 RC Update} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_irq/irq_gen/rc_update/tx_data
add wave -noupdate -height 18 -group {App0 RC Update} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_irq/irq_gen/rc_update/tx_err
add wave -noupdate -height 18 -group {App0 RC Update} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_irq/irq_gen/rc_update/tx_sel
add wave -noupdate -height 18 -group {App0 RC Update} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_irq/irq_gen/rc_update/tx_busy
add wave -noupdate -height 18 -group {App0 RC Update} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_irq/irq_gen/rc_update/tx_ready
add wave -noupdate -height 18 -group {App0 RC Update} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_irq/irq_gen/rc_update/tx_ready_others
add wave -noupdate -height 18 -group {App0 RC Update} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_irq/irq_gen/rc_update/cstate
add wave -noupdate -height 18 -group {App0 RC Update} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_irq/irq_gen/rc_update/nstate
add wave -noupdate -height 18 -group {App0 RC Update} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_irq/irq_gen/rc_update/base_rc
add wave -noupdate -height 18 -group {App0 RC Update} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_irq/irq_gen/rc_update/cmd_response
add wave -noupdate -height 18 -group {App0 RC Update} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_irq/irq_gen/rc_update/cmd_error_code
add wave -noupdate -height 18 -group {App0 RC Update} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_irq/irq_gen/rc_update/sfp1_on
add wave -noupdate -height 18 -group {App0 RC Update} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_irq/irq_gen/rc_update/sfp2_on
add wave -noupdate -height 18 -group {App0 RC Update} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_irq/irq_gen/rc_update/byte_ready
add wave -noupdate -height 18 -group {App0 RC Update} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_irq/irq_gen/rc_update/byte_sent
add wave -noupdate -height 18 -group {App0 RC Update} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_irq/irq_gen/rc_update/byte_dropped_tx
add wave -noupdate -height 18 -group {App0 RC Update} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_irq/irq_gen/rc_update/byte_dropped_rx
add wave -noupdate -height 18 -group {App0 RC Update} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_irq/irq_gen/rc_update/rx_ring_wptr
add wave -noupdate -height 18 -group {App0 RC Update} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_irq/irq_gen/rc_update/tx_ring_rptr
add wave -noupdate -height 18 -group {App0 RC Update} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_irq/irq_gen/rc_update/reset
add wave -noupdate -height 18 -group {App0 RC Update} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_irq/irq_gen/rc_update/intr_data_upd_cycle
add wave -noupdate -height 18 -group {App0 RC Update} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_irq/irq_gen/rc_update/tx_dfr_complete
add wave -noupdate -height 18 -group {App0 RC Update} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_irq/irq_gen/rc_update/tx_dfr_p0
add wave -noupdate -height 18 -group {App0 RC Update} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_irq/irq_gen/rc_update/tx_ws_val
add wave -noupdate -height 18 -group {App0 RC Update} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_irq/irq_gen/rc_update/tx_dfr_ow_counter
add wave -noupdate -height 18 -group {App0 RC Update} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_irq/irq_gen/rc_update/tx_desc_addr
add wave -noupdate -height 18 -group {App0 RC Update} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_irq/irq_gen/rc_update/addrval_32b_rc
add wave -noupdate -height 18 -group {App0 RC Update} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_irq/irq_gen/rc_update/tx_tag
add wave -noupdate -height 18 -group {App0 RC Update} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_irq/irq_gen/rc_update/tx_lbe_d
add wave -noupdate -height 18 -group {App0 RC Update} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_irq/irq_gen/rc_update/tx_fbe_d
add wave -noupdate -height 18 -group {App0 RC Update} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_irq/irq_gen/rc_update/tx_req_reg
add wave -noupdate -height 18 -group {App0 RC Update} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_irq/irq_gen/rc_update/tx_req_pulse
add wave -noupdate -height 18 -group {App0 RC Update} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_irq/irq_gen/rc_update/tx_req_delay
add wave -noupdate -height 18 -group {App0 RC Update} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_irq/irq_gen/rc_update/tx_req_p0
add wave -noupdate -height 18 -group {App0 RC Update} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_irq/irq_gen/rc_update/tx_req_p1
add wave -noupdate -height 18 -group {App0 RC Update} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_irq/irq_gen/rc_update/tx_data_reg
add wave -noupdate -height 18 -group {Chan0 IRQGEN} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_irq/irq_gen/app_msi_ack
add wave -noupdate -height 18 -group {Chan0 IRQGEN} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_irq/irq_gen/app_msi_req
add wave -noupdate -height 18 -group {Chan0 IRQGEN} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_irq/irq_gen/msi_sel
add wave -noupdate -height 18 -group {Chan0 IRQGEN} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_irq/irq_gen/msi_ready
add wave -noupdate -height 18 -group {Chan0 IRQGEN} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_irq/irq_gen/msi_busy
add wave -noupdate -height 18 -group {Chan0 IRQGEN} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_irq/irq_gen/rx_block_size
add wave -noupdate -height 18 -group {Chan0 IRQGEN} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_irq/irq_gen/rx_ring_size
add wave -noupdate -height 18 -group {Chan0 IRQGEN} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_irq/irq_gen/rx_ring_wptr
add wave -noupdate -height 18 -group {Chan0 IRQGEN} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_irq/irq_gen/rdreq
add wave -noupdate -height 18 -group {Chan0 IRQGEN} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_irq/irq_gen/tx_ring_rptr
add wave -noupdate -height 18 -group {Chan0 IRQGEN} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_irq/irq_gen/irq_base_rc
add wave -noupdate -height 18 -group {Chan0 IRQGEN} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_irq/irq_gen/enable_sfp
add wave -noupdate -height 18 -group {Chan0 IRQGEN} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_irq/irq_gen/irq_msi_enable
add wave -noupdate -height 18 -group {Chan0 IRQGEN} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_irq/irq_gen/force_flush_rc
add wave -noupdate -height 18 -group {Chan0 IRQGEN} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_irq/irq_gen/cstate
add wave -noupdate -height 18 -group {Chan0 IRQGEN} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_irq/irq_gen/nstate
add wave -noupdate -height 18 -group {Chan0 IRQGEN} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_irq/irq_gen/rx_rc_update_req
add wave -noupdate -height 18 -group {Chan0 IRQGEN} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_irq/irq_gen/irq_generated_count
add wave -noupdate -height 18 -group {Chan0 IRQGEN} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_irq/irq_gen/msi_ptr
add wave -noupdate -height 18 -group {Chan0 IRQGEN} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_irq/irq_gen/msi_offset
add wave -noupdate -height 18 -group {Chan0 IRQGEN} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_irq/irq_gen/temp
add wave -noupdate -height 18 -group {Chan0 IRQGEN} -radix hexadecimal /sim_top/tb/sonic_blocksync_sim_inst/sonic_blocksync_sim_top_0/ep/app0/chaining_dma_arb/sonic_irq/irq_gen/rx_block_size_reg
TreeUpdate [SetDefaultTree]
WaveRestoreCursors {{Cursor 1} {72567598 ps} 0}
configure wave -namecolwidth 488
configure wave -valuecolwidth 246
configure wave -justifyvalue left
configure wave -signalnamewidth 0
configure wave -snapdistance 10
configure wave -datasetprefix 0
configure wave -rowmargin 4
configure wave -childrowmargin 2
configure wave -gridoffset 0
configure wave -gridperiod 1
configure wave -griddelta 40
configure wave -timeline 0
configure wave -timelineunits ps
update
WaveRestoreZoom {0 ps} {109700850 ps}
