Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 432a081a7f2746308b1d16bca6f10504 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rgb2gray
Compiling module xil_defaultlib.line_buffer
Compiling module xil_defaultlib.line_buffer_controller
Compiling module xil_defaultlib.pipe_stage_MAC_sharp
Compiling module xil_defaultlib.pipe_stage_conv_sharp
Compiling module xil_defaultlib.sharpen_filter
Compiling module xil_defaultlib.neighborhood_processing(filterTy...
Compiling module xil_defaultlib.image_processing_top(filterType=...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
