
Line_follower_NITK.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ab78  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000460  0800ad18  0800ad18  0000bd18  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b178  0800b178  0000d224  2**0
                  CONTENTS
  4 .ARM          00000008  0800b178  0800b178  0000c178  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b180  0800b180  0000d224  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b180  0800b180  0000c180  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b184  0800b184  0000c184  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000224  20000000  0800b188  0000d000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000414  20000228  0800b3ac  0000d228  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  2000063c  0800b3ac  0000d63c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d224  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000fd1d  00000000  00000000  0000d254  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002475  00000000  00000000  0001cf71  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ed0  00000000  00000000  0001f3e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000b97  00000000  00000000  000202b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000187f5  00000000  00000000  00020e4f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000115ee  00000000  00000000  00039644  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009c076  00000000  00000000  0004ac32  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e6ca8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000053dc  00000000  00000000  000e6cec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000051  00000000  00000000  000ec0c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000228 	.word	0x20000228
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800ad00 	.word	0x0800ad00

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000022c 	.word	0x2000022c
 80001dc:	0800ad00 	.word	0x0800ad00

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b9a0 	b.w	8000ff0 <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f83c 	bl	8000d34 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__aeabi_d2lz>:
 8000cc8:	b538      	push	{r3, r4, r5, lr}
 8000cca:	2200      	movs	r2, #0
 8000ccc:	2300      	movs	r3, #0
 8000cce:	4604      	mov	r4, r0
 8000cd0:	460d      	mov	r5, r1
 8000cd2:	f7ff ff0b 	bl	8000aec <__aeabi_dcmplt>
 8000cd6:	b928      	cbnz	r0, 8000ce4 <__aeabi_d2lz+0x1c>
 8000cd8:	4620      	mov	r0, r4
 8000cda:	4629      	mov	r1, r5
 8000cdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ce0:	f000 b80a 	b.w	8000cf8 <__aeabi_d2ulz>
 8000ce4:	4620      	mov	r0, r4
 8000ce6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cea:	f000 f805 	bl	8000cf8 <__aeabi_d2ulz>
 8000cee:	4240      	negs	r0, r0
 8000cf0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf4:	bd38      	pop	{r3, r4, r5, pc}
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_d2ulz>:
 8000cf8:	b5d0      	push	{r4, r6, r7, lr}
 8000cfa:	4b0c      	ldr	r3, [pc, #48]	@ (8000d2c <__aeabi_d2ulz+0x34>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	4606      	mov	r6, r0
 8000d00:	460f      	mov	r7, r1
 8000d02:	f7ff fc81 	bl	8000608 <__aeabi_dmul>
 8000d06:	f7ff ff57 	bl	8000bb8 <__aeabi_d2uiz>
 8000d0a:	4604      	mov	r4, r0
 8000d0c:	f7ff fc02 	bl	8000514 <__aeabi_ui2d>
 8000d10:	4b07      	ldr	r3, [pc, #28]	@ (8000d30 <__aeabi_d2ulz+0x38>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	f7ff fc78 	bl	8000608 <__aeabi_dmul>
 8000d18:	4602      	mov	r2, r0
 8000d1a:	460b      	mov	r3, r1
 8000d1c:	4630      	mov	r0, r6
 8000d1e:	4639      	mov	r1, r7
 8000d20:	f7ff faba 	bl	8000298 <__aeabi_dsub>
 8000d24:	f7ff ff48 	bl	8000bb8 <__aeabi_d2uiz>
 8000d28:	4621      	mov	r1, r4
 8000d2a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d2c:	3df00000 	.word	0x3df00000
 8000d30:	41f00000 	.word	0x41f00000

08000d34 <__udivmoddi4>:
 8000d34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d38:	9d08      	ldr	r5, [sp, #32]
 8000d3a:	460c      	mov	r4, r1
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	d14e      	bne.n	8000dde <__udivmoddi4+0xaa>
 8000d40:	4694      	mov	ip, r2
 8000d42:	458c      	cmp	ip, r1
 8000d44:	4686      	mov	lr, r0
 8000d46:	fab2 f282 	clz	r2, r2
 8000d4a:	d962      	bls.n	8000e12 <__udivmoddi4+0xde>
 8000d4c:	b14a      	cbz	r2, 8000d62 <__udivmoddi4+0x2e>
 8000d4e:	f1c2 0320 	rsb	r3, r2, #32
 8000d52:	4091      	lsls	r1, r2
 8000d54:	fa20 f303 	lsr.w	r3, r0, r3
 8000d58:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d5c:	4319      	orrs	r1, r3
 8000d5e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d62:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d66:	fa1f f68c 	uxth.w	r6, ip
 8000d6a:	fbb1 f4f7 	udiv	r4, r1, r7
 8000d6e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d72:	fb07 1114 	mls	r1, r7, r4, r1
 8000d76:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d7a:	fb04 f106 	mul.w	r1, r4, r6
 8000d7e:	4299      	cmp	r1, r3
 8000d80:	d90a      	bls.n	8000d98 <__udivmoddi4+0x64>
 8000d82:	eb1c 0303 	adds.w	r3, ip, r3
 8000d86:	f104 30ff 	add.w	r0, r4, #4294967295
 8000d8a:	f080 8112 	bcs.w	8000fb2 <__udivmoddi4+0x27e>
 8000d8e:	4299      	cmp	r1, r3
 8000d90:	f240 810f 	bls.w	8000fb2 <__udivmoddi4+0x27e>
 8000d94:	3c02      	subs	r4, #2
 8000d96:	4463      	add	r3, ip
 8000d98:	1a59      	subs	r1, r3, r1
 8000d9a:	fa1f f38e 	uxth.w	r3, lr
 8000d9e:	fbb1 f0f7 	udiv	r0, r1, r7
 8000da2:	fb07 1110 	mls	r1, r7, r0, r1
 8000da6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000daa:	fb00 f606 	mul.w	r6, r0, r6
 8000dae:	429e      	cmp	r6, r3
 8000db0:	d90a      	bls.n	8000dc8 <__udivmoddi4+0x94>
 8000db2:	eb1c 0303 	adds.w	r3, ip, r3
 8000db6:	f100 31ff 	add.w	r1, r0, #4294967295
 8000dba:	f080 80fc 	bcs.w	8000fb6 <__udivmoddi4+0x282>
 8000dbe:	429e      	cmp	r6, r3
 8000dc0:	f240 80f9 	bls.w	8000fb6 <__udivmoddi4+0x282>
 8000dc4:	4463      	add	r3, ip
 8000dc6:	3802      	subs	r0, #2
 8000dc8:	1b9b      	subs	r3, r3, r6
 8000dca:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000dce:	2100      	movs	r1, #0
 8000dd0:	b11d      	cbz	r5, 8000dda <__udivmoddi4+0xa6>
 8000dd2:	40d3      	lsrs	r3, r2
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	e9c5 3200 	strd	r3, r2, [r5]
 8000dda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dde:	428b      	cmp	r3, r1
 8000de0:	d905      	bls.n	8000dee <__udivmoddi4+0xba>
 8000de2:	b10d      	cbz	r5, 8000de8 <__udivmoddi4+0xb4>
 8000de4:	e9c5 0100 	strd	r0, r1, [r5]
 8000de8:	2100      	movs	r1, #0
 8000dea:	4608      	mov	r0, r1
 8000dec:	e7f5      	b.n	8000dda <__udivmoddi4+0xa6>
 8000dee:	fab3 f183 	clz	r1, r3
 8000df2:	2900      	cmp	r1, #0
 8000df4:	d146      	bne.n	8000e84 <__udivmoddi4+0x150>
 8000df6:	42a3      	cmp	r3, r4
 8000df8:	d302      	bcc.n	8000e00 <__udivmoddi4+0xcc>
 8000dfa:	4290      	cmp	r0, r2
 8000dfc:	f0c0 80f0 	bcc.w	8000fe0 <__udivmoddi4+0x2ac>
 8000e00:	1a86      	subs	r6, r0, r2
 8000e02:	eb64 0303 	sbc.w	r3, r4, r3
 8000e06:	2001      	movs	r0, #1
 8000e08:	2d00      	cmp	r5, #0
 8000e0a:	d0e6      	beq.n	8000dda <__udivmoddi4+0xa6>
 8000e0c:	e9c5 6300 	strd	r6, r3, [r5]
 8000e10:	e7e3      	b.n	8000dda <__udivmoddi4+0xa6>
 8000e12:	2a00      	cmp	r2, #0
 8000e14:	f040 8090 	bne.w	8000f38 <__udivmoddi4+0x204>
 8000e18:	eba1 040c 	sub.w	r4, r1, ip
 8000e1c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e20:	fa1f f78c 	uxth.w	r7, ip
 8000e24:	2101      	movs	r1, #1
 8000e26:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e2a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e2e:	fb08 4416 	mls	r4, r8, r6, r4
 8000e32:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e36:	fb07 f006 	mul.w	r0, r7, r6
 8000e3a:	4298      	cmp	r0, r3
 8000e3c:	d908      	bls.n	8000e50 <__udivmoddi4+0x11c>
 8000e3e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e42:	f106 34ff 	add.w	r4, r6, #4294967295
 8000e46:	d202      	bcs.n	8000e4e <__udivmoddi4+0x11a>
 8000e48:	4298      	cmp	r0, r3
 8000e4a:	f200 80cd 	bhi.w	8000fe8 <__udivmoddi4+0x2b4>
 8000e4e:	4626      	mov	r6, r4
 8000e50:	1a1c      	subs	r4, r3, r0
 8000e52:	fa1f f38e 	uxth.w	r3, lr
 8000e56:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e5a:	fb08 4410 	mls	r4, r8, r0, r4
 8000e5e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e62:	fb00 f707 	mul.w	r7, r0, r7
 8000e66:	429f      	cmp	r7, r3
 8000e68:	d908      	bls.n	8000e7c <__udivmoddi4+0x148>
 8000e6a:	eb1c 0303 	adds.w	r3, ip, r3
 8000e6e:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e72:	d202      	bcs.n	8000e7a <__udivmoddi4+0x146>
 8000e74:	429f      	cmp	r7, r3
 8000e76:	f200 80b0 	bhi.w	8000fda <__udivmoddi4+0x2a6>
 8000e7a:	4620      	mov	r0, r4
 8000e7c:	1bdb      	subs	r3, r3, r7
 8000e7e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e82:	e7a5      	b.n	8000dd0 <__udivmoddi4+0x9c>
 8000e84:	f1c1 0620 	rsb	r6, r1, #32
 8000e88:	408b      	lsls	r3, r1
 8000e8a:	fa22 f706 	lsr.w	r7, r2, r6
 8000e8e:	431f      	orrs	r7, r3
 8000e90:	fa20 fc06 	lsr.w	ip, r0, r6
 8000e94:	fa04 f301 	lsl.w	r3, r4, r1
 8000e98:	ea43 030c 	orr.w	r3, r3, ip
 8000e9c:	40f4      	lsrs	r4, r6
 8000e9e:	fa00 f801 	lsl.w	r8, r0, r1
 8000ea2:	0c38      	lsrs	r0, r7, #16
 8000ea4:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000ea8:	fbb4 fef0 	udiv	lr, r4, r0
 8000eac:	fa1f fc87 	uxth.w	ip, r7
 8000eb0:	fb00 441e 	mls	r4, r0, lr, r4
 8000eb4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000eb8:	fb0e f90c 	mul.w	r9, lr, ip
 8000ebc:	45a1      	cmp	r9, r4
 8000ebe:	fa02 f201 	lsl.w	r2, r2, r1
 8000ec2:	d90a      	bls.n	8000eda <__udivmoddi4+0x1a6>
 8000ec4:	193c      	adds	r4, r7, r4
 8000ec6:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000eca:	f080 8084 	bcs.w	8000fd6 <__udivmoddi4+0x2a2>
 8000ece:	45a1      	cmp	r9, r4
 8000ed0:	f240 8081 	bls.w	8000fd6 <__udivmoddi4+0x2a2>
 8000ed4:	f1ae 0e02 	sub.w	lr, lr, #2
 8000ed8:	443c      	add	r4, r7
 8000eda:	eba4 0409 	sub.w	r4, r4, r9
 8000ede:	fa1f f983 	uxth.w	r9, r3
 8000ee2:	fbb4 f3f0 	udiv	r3, r4, r0
 8000ee6:	fb00 4413 	mls	r4, r0, r3, r4
 8000eea:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000eee:	fb03 fc0c 	mul.w	ip, r3, ip
 8000ef2:	45a4      	cmp	ip, r4
 8000ef4:	d907      	bls.n	8000f06 <__udivmoddi4+0x1d2>
 8000ef6:	193c      	adds	r4, r7, r4
 8000ef8:	f103 30ff 	add.w	r0, r3, #4294967295
 8000efc:	d267      	bcs.n	8000fce <__udivmoddi4+0x29a>
 8000efe:	45a4      	cmp	ip, r4
 8000f00:	d965      	bls.n	8000fce <__udivmoddi4+0x29a>
 8000f02:	3b02      	subs	r3, #2
 8000f04:	443c      	add	r4, r7
 8000f06:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000f0a:	fba0 9302 	umull	r9, r3, r0, r2
 8000f0e:	eba4 040c 	sub.w	r4, r4, ip
 8000f12:	429c      	cmp	r4, r3
 8000f14:	46ce      	mov	lr, r9
 8000f16:	469c      	mov	ip, r3
 8000f18:	d351      	bcc.n	8000fbe <__udivmoddi4+0x28a>
 8000f1a:	d04e      	beq.n	8000fba <__udivmoddi4+0x286>
 8000f1c:	b155      	cbz	r5, 8000f34 <__udivmoddi4+0x200>
 8000f1e:	ebb8 030e 	subs.w	r3, r8, lr
 8000f22:	eb64 040c 	sbc.w	r4, r4, ip
 8000f26:	fa04 f606 	lsl.w	r6, r4, r6
 8000f2a:	40cb      	lsrs	r3, r1
 8000f2c:	431e      	orrs	r6, r3
 8000f2e:	40cc      	lsrs	r4, r1
 8000f30:	e9c5 6400 	strd	r6, r4, [r5]
 8000f34:	2100      	movs	r1, #0
 8000f36:	e750      	b.n	8000dda <__udivmoddi4+0xa6>
 8000f38:	f1c2 0320 	rsb	r3, r2, #32
 8000f3c:	fa20 f103 	lsr.w	r1, r0, r3
 8000f40:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f44:	fa24 f303 	lsr.w	r3, r4, r3
 8000f48:	4094      	lsls	r4, r2
 8000f4a:	430c      	orrs	r4, r1
 8000f4c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f50:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f54:	fa1f f78c 	uxth.w	r7, ip
 8000f58:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f5c:	fb08 3110 	mls	r1, r8, r0, r3
 8000f60:	0c23      	lsrs	r3, r4, #16
 8000f62:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f66:	fb00 f107 	mul.w	r1, r0, r7
 8000f6a:	4299      	cmp	r1, r3
 8000f6c:	d908      	bls.n	8000f80 <__udivmoddi4+0x24c>
 8000f6e:	eb1c 0303 	adds.w	r3, ip, r3
 8000f72:	f100 36ff 	add.w	r6, r0, #4294967295
 8000f76:	d22c      	bcs.n	8000fd2 <__udivmoddi4+0x29e>
 8000f78:	4299      	cmp	r1, r3
 8000f7a:	d92a      	bls.n	8000fd2 <__udivmoddi4+0x29e>
 8000f7c:	3802      	subs	r0, #2
 8000f7e:	4463      	add	r3, ip
 8000f80:	1a5b      	subs	r3, r3, r1
 8000f82:	b2a4      	uxth	r4, r4
 8000f84:	fbb3 f1f8 	udiv	r1, r3, r8
 8000f88:	fb08 3311 	mls	r3, r8, r1, r3
 8000f8c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f90:	fb01 f307 	mul.w	r3, r1, r7
 8000f94:	42a3      	cmp	r3, r4
 8000f96:	d908      	bls.n	8000faa <__udivmoddi4+0x276>
 8000f98:	eb1c 0404 	adds.w	r4, ip, r4
 8000f9c:	f101 36ff 	add.w	r6, r1, #4294967295
 8000fa0:	d213      	bcs.n	8000fca <__udivmoddi4+0x296>
 8000fa2:	42a3      	cmp	r3, r4
 8000fa4:	d911      	bls.n	8000fca <__udivmoddi4+0x296>
 8000fa6:	3902      	subs	r1, #2
 8000fa8:	4464      	add	r4, ip
 8000faa:	1ae4      	subs	r4, r4, r3
 8000fac:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000fb0:	e739      	b.n	8000e26 <__udivmoddi4+0xf2>
 8000fb2:	4604      	mov	r4, r0
 8000fb4:	e6f0      	b.n	8000d98 <__udivmoddi4+0x64>
 8000fb6:	4608      	mov	r0, r1
 8000fb8:	e706      	b.n	8000dc8 <__udivmoddi4+0x94>
 8000fba:	45c8      	cmp	r8, r9
 8000fbc:	d2ae      	bcs.n	8000f1c <__udivmoddi4+0x1e8>
 8000fbe:	ebb9 0e02 	subs.w	lr, r9, r2
 8000fc2:	eb63 0c07 	sbc.w	ip, r3, r7
 8000fc6:	3801      	subs	r0, #1
 8000fc8:	e7a8      	b.n	8000f1c <__udivmoddi4+0x1e8>
 8000fca:	4631      	mov	r1, r6
 8000fcc:	e7ed      	b.n	8000faa <__udivmoddi4+0x276>
 8000fce:	4603      	mov	r3, r0
 8000fd0:	e799      	b.n	8000f06 <__udivmoddi4+0x1d2>
 8000fd2:	4630      	mov	r0, r6
 8000fd4:	e7d4      	b.n	8000f80 <__udivmoddi4+0x24c>
 8000fd6:	46d6      	mov	lr, sl
 8000fd8:	e77f      	b.n	8000eda <__udivmoddi4+0x1a6>
 8000fda:	4463      	add	r3, ip
 8000fdc:	3802      	subs	r0, #2
 8000fde:	e74d      	b.n	8000e7c <__udivmoddi4+0x148>
 8000fe0:	4606      	mov	r6, r0
 8000fe2:	4623      	mov	r3, r4
 8000fe4:	4608      	mov	r0, r1
 8000fe6:	e70f      	b.n	8000e08 <__udivmoddi4+0xd4>
 8000fe8:	3e02      	subs	r6, #2
 8000fea:	4463      	add	r3, ip
 8000fec:	e730      	b.n	8000e50 <__udivmoddi4+0x11c>
 8000fee:	bf00      	nop

08000ff0 <__aeabi_idiv0>:
 8000ff0:	4770      	bx	lr
 8000ff2:	bf00      	nop

08000ff4 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8000ff4:	b480      	push	{r7}
 8000ff6:	b083      	sub	sp, #12
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000ffc:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8001000:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 8001004:	f003 0301 	and.w	r3, r3, #1
 8001008:	2b00      	cmp	r3, #0
 800100a:	d013      	beq.n	8001034 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 800100c:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8001010:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 8001014:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8001018:	2b00      	cmp	r3, #0
 800101a:	d00b      	beq.n	8001034 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 800101c:	e000      	b.n	8001020 <ITM_SendChar+0x2c>
    {
      __NOP();
 800101e:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8001020:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8001024:	681b      	ldr	r3, [r3, #0]
 8001026:	2b00      	cmp	r3, #0
 8001028:	d0f9      	beq.n	800101e <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 800102a:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 800102e:	687a      	ldr	r2, [r7, #4]
 8001030:	b2d2      	uxtb	r2, r2
 8001032:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8001034:	687b      	ldr	r3, [r7, #4]
}
 8001036:	4618      	mov	r0, r3
 8001038:	370c      	adds	r7, #12
 800103a:	46bd      	mov	sp, r7
 800103c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001040:	4770      	bx	lr

08001042 <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

int _write(int file, char *ptr, int len) {
 8001042:	b580      	push	{r7, lr}
 8001044:	b086      	sub	sp, #24
 8001046:	af00      	add	r7, sp, #0
 8001048:	60f8      	str	r0, [r7, #12]
 800104a:	60b9      	str	r1, [r7, #8]
 800104c:	607a      	str	r2, [r7, #4]
	int DataIdx;
	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 800104e:	2300      	movs	r3, #0
 8001050:	617b      	str	r3, [r7, #20]
 8001052:	e009      	b.n	8001068 <_write+0x26>
		ITM_SendChar(*ptr++);
 8001054:	68bb      	ldr	r3, [r7, #8]
 8001056:	1c5a      	adds	r2, r3, #1
 8001058:	60ba      	str	r2, [r7, #8]
 800105a:	781b      	ldrb	r3, [r3, #0]
 800105c:	4618      	mov	r0, r3
 800105e:	f7ff ffc9 	bl	8000ff4 <ITM_SendChar>
	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8001062:	697b      	ldr	r3, [r7, #20]
 8001064:	3301      	adds	r3, #1
 8001066:	617b      	str	r3, [r7, #20]
 8001068:	697a      	ldr	r2, [r7, #20]
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	429a      	cmp	r2, r3
 800106e:	dbf1      	blt.n	8001054 <_write+0x12>
	}
	return len;
 8001070:	687b      	ldr	r3, [r7, #4]
}
 8001072:	4618      	mov	r0, r3
 8001074:	3718      	adds	r7, #24
 8001076:	46bd      	mov	sp, r7
 8001078:	bd80      	pop	{r7, pc}
	...

0800107c <setMotorSpeed>:
void setMotorSpeed(uint8_t motor, int32_t speed) {
 800107c:	b480      	push	{r7}
 800107e:	b085      	sub	sp, #20
 8001080:	af00      	add	r7, sp, #0
 8001082:	4603      	mov	r3, r0
 8001084:	6039      	str	r1, [r7, #0]
 8001086:	71fb      	strb	r3, [r7, #7]
	uint16_t pwm = abs(speed);
 8001088:	683b      	ldr	r3, [r7, #0]
 800108a:	2b00      	cmp	r3, #0
 800108c:	bfb8      	it	lt
 800108e:	425b      	neglt	r3, r3
 8001090:	81fb      	strh	r3, [r7, #14]
	if (pwm > 200)
 8001092:	89fb      	ldrh	r3, [r7, #14]
 8001094:	2bc8      	cmp	r3, #200	@ 0xc8
 8001096:	d901      	bls.n	800109c <setMotorSpeed+0x20>
		pwm = 200;
 8001098:	23c8      	movs	r3, #200	@ 0xc8
 800109a:	81fb      	strh	r3, [r7, #14]

	if (motor == 0) { // Motor 1
 800109c:	79fb      	ldrb	r3, [r7, #7]
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d110      	bne.n	80010c4 <setMotorSpeed+0x48>
		if (speed > 0) {
 80010a2:	683b      	ldr	r3, [r7, #0]
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	dd06      	ble.n	80010b6 <setMotorSpeed+0x3a>
			TIM1->CCR1 = pwm;  // Set PWM duty cycle for channel 1
 80010a8:	4a14      	ldr	r2, [pc, #80]	@ (80010fc <setMotorSpeed+0x80>)
 80010aa:	89fb      	ldrh	r3, [r7, #14]
 80010ac:	6353      	str	r3, [r2, #52]	@ 0x34
			TIM1->CCR2 = 0;          // Set PWM duty cycle for channel 2
 80010ae:	4b13      	ldr	r3, [pc, #76]	@ (80010fc <setMotorSpeed+0x80>)
 80010b0:	2200      	movs	r2, #0
 80010b2:	639a      	str	r2, [r3, #56]	@ 0x38
			TIM2->CCR1 = 0;          // Set PWM duty cycle for channel 3
			TIM3->CCR1 = pwm;  // Set PWM duty cycle for channel 4
		}
	}

}
 80010b4:	e01b      	b.n	80010ee <setMotorSpeed+0x72>
			TIM1->CCR1 = 0;          // Set PWM duty cycle for channel 1
 80010b6:	4b11      	ldr	r3, [pc, #68]	@ (80010fc <setMotorSpeed+0x80>)
 80010b8:	2200      	movs	r2, #0
 80010ba:	635a      	str	r2, [r3, #52]	@ 0x34
			TIM1->CCR2 = pwm;  // Set PWM duty cycle for channel 2
 80010bc:	4a0f      	ldr	r2, [pc, #60]	@ (80010fc <setMotorSpeed+0x80>)
 80010be:	89fb      	ldrh	r3, [r7, #14]
 80010c0:	6393      	str	r3, [r2, #56]	@ 0x38
}
 80010c2:	e014      	b.n	80010ee <setMotorSpeed+0x72>
	} else if (motor == 1) { // Motor 2
 80010c4:	79fb      	ldrb	r3, [r7, #7]
 80010c6:	2b01      	cmp	r3, #1
 80010c8:	d111      	bne.n	80010ee <setMotorSpeed+0x72>
		if (speed > 0) {
 80010ca:	683b      	ldr	r3, [r7, #0]
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	dd07      	ble.n	80010e0 <setMotorSpeed+0x64>
			TIM2->CCR1 = pwm;  // Set PWM duty cycle for channel 3
 80010d0:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80010d4:	89fb      	ldrh	r3, [r7, #14]
 80010d6:	6353      	str	r3, [r2, #52]	@ 0x34
			TIM3->CCR1 = 0;          // Set PWM duty cycle for channel 4
 80010d8:	4b09      	ldr	r3, [pc, #36]	@ (8001100 <setMotorSpeed+0x84>)
 80010da:	2200      	movs	r2, #0
 80010dc:	635a      	str	r2, [r3, #52]	@ 0x34
}
 80010de:	e006      	b.n	80010ee <setMotorSpeed+0x72>
			TIM2->CCR1 = 0;          // Set PWM duty cycle for channel 3
 80010e0:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80010e4:	2200      	movs	r2, #0
 80010e6:	635a      	str	r2, [r3, #52]	@ 0x34
			TIM3->CCR1 = pwm;  // Set PWM duty cycle for channel 4
 80010e8:	4a05      	ldr	r2, [pc, #20]	@ (8001100 <setMotorSpeed+0x84>)
 80010ea:	89fb      	ldrh	r3, [r7, #14]
 80010ec:	6353      	str	r3, [r2, #52]	@ 0x34
}
 80010ee:	bf00      	nop
 80010f0:	3714      	adds	r7, #20
 80010f2:	46bd      	mov	sp, r7
 80010f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f8:	4770      	bx	lr
 80010fa:	bf00      	nop
 80010fc:	40010000 	.word	0x40010000
 8001100:	40000400 	.word	0x40000400

08001104 <setPIDParameter>:

void setPIDParameter(char *input) {
 8001104:	b580      	push	{r7, lr}
 8001106:	b08a      	sub	sp, #40	@ 0x28
 8001108:	af00      	add	r7, sp, #0
 800110a:	6078      	str	r0, [r7, #4]
    char *ptr = input;
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	627b      	str	r3, [r7, #36]	@ 0x24

    while (*ptr != '\0') {
 8001110:	e0c9      	b.n	80012a6 <setPIDParameter+0x1a2>
        char type = *ptr;
 8001112:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001114:	781b      	ldrb	r3, [r3, #0]
 8001116:	77fb      	strb	r3, [r7, #31]
        ptr++;
 8001118:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800111a:	3301      	adds	r3, #1
 800111c:	627b      	str	r3, [r7, #36]	@ 0x24

        char valueStr[10] = {0};
 800111e:	2300      	movs	r3, #0
 8001120:	60fb      	str	r3, [r7, #12]
 8001122:	f107 0310 	add.w	r3, r7, #16
 8001126:	2200      	movs	r2, #0
 8001128:	601a      	str	r2, [r3, #0]
 800112a:	809a      	strh	r2, [r3, #4]
        int i = 0;
 800112c:	2300      	movs	r3, #0
 800112e:	623b      	str	r3, [r7, #32]

        while (*ptr != 'P' && *ptr != 'p' && *ptr != 'I' && *ptr != 'i' && *ptr != 'D' && *ptr != 'd' && *ptr != 'T' && *ptr != 't' && *ptr != '\0') {
 8001130:	e00a      	b.n	8001148 <setPIDParameter+0x44>
            valueStr[i++] = *ptr++;
 8001132:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001134:	1c53      	adds	r3, r2, #1
 8001136:	627b      	str	r3, [r7, #36]	@ 0x24
 8001138:	6a3b      	ldr	r3, [r7, #32]
 800113a:	1c59      	adds	r1, r3, #1
 800113c:	6239      	str	r1, [r7, #32]
 800113e:	7812      	ldrb	r2, [r2, #0]
 8001140:	3328      	adds	r3, #40	@ 0x28
 8001142:	443b      	add	r3, r7
 8001144:	f803 2c1c 	strb.w	r2, [r3, #-28]
        while (*ptr != 'P' && *ptr != 'p' && *ptr != 'I' && *ptr != 'i' && *ptr != 'D' && *ptr != 'd' && *ptr != 'T' && *ptr != 't' && *ptr != '\0') {
 8001148:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800114a:	781b      	ldrb	r3, [r3, #0]
 800114c:	2b50      	cmp	r3, #80	@ 0x50
 800114e:	d01f      	beq.n	8001190 <setPIDParameter+0x8c>
 8001150:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001152:	781b      	ldrb	r3, [r3, #0]
 8001154:	2b70      	cmp	r3, #112	@ 0x70
 8001156:	d01b      	beq.n	8001190 <setPIDParameter+0x8c>
 8001158:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800115a:	781b      	ldrb	r3, [r3, #0]
 800115c:	2b49      	cmp	r3, #73	@ 0x49
 800115e:	d017      	beq.n	8001190 <setPIDParameter+0x8c>
 8001160:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001162:	781b      	ldrb	r3, [r3, #0]
 8001164:	2b69      	cmp	r3, #105	@ 0x69
 8001166:	d013      	beq.n	8001190 <setPIDParameter+0x8c>
 8001168:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800116a:	781b      	ldrb	r3, [r3, #0]
 800116c:	2b44      	cmp	r3, #68	@ 0x44
 800116e:	d00f      	beq.n	8001190 <setPIDParameter+0x8c>
 8001170:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001172:	781b      	ldrb	r3, [r3, #0]
 8001174:	2b64      	cmp	r3, #100	@ 0x64
 8001176:	d00b      	beq.n	8001190 <setPIDParameter+0x8c>
 8001178:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800117a:	781b      	ldrb	r3, [r3, #0]
 800117c:	2b54      	cmp	r3, #84	@ 0x54
 800117e:	d007      	beq.n	8001190 <setPIDParameter+0x8c>
 8001180:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001182:	781b      	ldrb	r3, [r3, #0]
 8001184:	2b74      	cmp	r3, #116	@ 0x74
 8001186:	d003      	beq.n	8001190 <setPIDParameter+0x8c>
 8001188:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800118a:	781b      	ldrb	r3, [r3, #0]
 800118c:	2b00      	cmp	r3, #0
 800118e:	d1d0      	bne.n	8001132 <setPIDParameter+0x2e>
        }

        float value = atof(valueStr);
 8001190:	f107 030c 	add.w	r3, r7, #12
 8001194:	4618      	mov	r0, r3
 8001196:	f005 f9bb 	bl	8006510 <atof>
 800119a:	ec53 2b10 	vmov	r2, r3, d0
 800119e:	4610      	mov	r0, r2
 80011a0:	4619      	mov	r1, r3
 80011a2:	f7ff fd29 	bl	8000bf8 <__aeabi_d2f>
 80011a6:	4603      	mov	r3, r0
 80011a8:	61bb      	str	r3, [r7, #24]

        switch (type) {
 80011aa:	7ffb      	ldrb	r3, [r7, #31]
 80011ac:	3b44      	subs	r3, #68	@ 0x44
 80011ae:	2b30      	cmp	r3, #48	@ 0x30
 80011b0:	d879      	bhi.n	80012a6 <setPIDParameter+0x1a2>
 80011b2:	a201      	add	r2, pc, #4	@ (adr r2, 80011b8 <setPIDParameter+0xb4>)
 80011b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80011b8:	0800128d 	.word	0x0800128d
 80011bc:	080012a7 	.word	0x080012a7
 80011c0:	080012a7 	.word	0x080012a7
 80011c4:	080012a7 	.word	0x080012a7
 80011c8:	080012a7 	.word	0x080012a7
 80011cc:	08001285 	.word	0x08001285
 80011d0:	080012a7 	.word	0x080012a7
 80011d4:	080012a7 	.word	0x080012a7
 80011d8:	080012a7 	.word	0x080012a7
 80011dc:	080012a7 	.word	0x080012a7
 80011e0:	080012a7 	.word	0x080012a7
 80011e4:	080012a7 	.word	0x080012a7
 80011e8:	0800127d 	.word	0x0800127d
 80011ec:	080012a7 	.word	0x080012a7
 80011f0:	080012a7 	.word	0x080012a7
 80011f4:	080012a7 	.word	0x080012a7
 80011f8:	08001295 	.word	0x08001295
 80011fc:	080012a7 	.word	0x080012a7
 8001200:	080012a7 	.word	0x080012a7
 8001204:	080012a7 	.word	0x080012a7
 8001208:	080012a7 	.word	0x080012a7
 800120c:	080012a7 	.word	0x080012a7
 8001210:	080012a7 	.word	0x080012a7
 8001214:	080012a7 	.word	0x080012a7
 8001218:	080012a7 	.word	0x080012a7
 800121c:	080012a7 	.word	0x080012a7
 8001220:	080012a7 	.word	0x080012a7
 8001224:	080012a7 	.word	0x080012a7
 8001228:	080012a7 	.word	0x080012a7
 800122c:	080012a7 	.word	0x080012a7
 8001230:	080012a7 	.word	0x080012a7
 8001234:	080012a7 	.word	0x080012a7
 8001238:	0800128d 	.word	0x0800128d
 800123c:	080012a7 	.word	0x080012a7
 8001240:	080012a7 	.word	0x080012a7
 8001244:	080012a7 	.word	0x080012a7
 8001248:	080012a7 	.word	0x080012a7
 800124c:	08001285 	.word	0x08001285
 8001250:	080012a7 	.word	0x080012a7
 8001254:	080012a7 	.word	0x080012a7
 8001258:	080012a7 	.word	0x080012a7
 800125c:	080012a7 	.word	0x080012a7
 8001260:	080012a7 	.word	0x080012a7
 8001264:	080012a7 	.word	0x080012a7
 8001268:	0800127d 	.word	0x0800127d
 800126c:	080012a7 	.word	0x080012a7
 8001270:	080012a7 	.word	0x080012a7
 8001274:	080012a7 	.word	0x080012a7
 8001278:	08001295 	.word	0x08001295
            case 'P': case 'p':
                Kp = value;
 800127c:	4a0f      	ldr	r2, [pc, #60]	@ (80012bc <setPIDParameter+0x1b8>)
 800127e:	69bb      	ldr	r3, [r7, #24]
 8001280:	6013      	str	r3, [r2, #0]
                break;
 8001282:	e010      	b.n	80012a6 <setPIDParameter+0x1a2>
            case 'I': case 'i':
                Ki = value;
 8001284:	4a0e      	ldr	r2, [pc, #56]	@ (80012c0 <setPIDParameter+0x1bc>)
 8001286:	69bb      	ldr	r3, [r7, #24]
 8001288:	6013      	str	r3, [r2, #0]
                break;
 800128a:	e00c      	b.n	80012a6 <setPIDParameter+0x1a2>
            case 'D': case 'd':
                Kd = value;
 800128c:	4a0d      	ldr	r2, [pc, #52]	@ (80012c4 <setPIDParameter+0x1c0>)
 800128e:	69bb      	ldr	r3, [r7, #24]
 8001290:	6013      	str	r3, [r2, #0]
                break;
 8001292:	e008      	b.n	80012a6 <setPIDParameter+0x1a2>
            case 'T': case 't':
            	thresh = value;
 8001294:	edd7 7a06 	vldr	s15, [r7, #24]
 8001298:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800129c:	ee17 2a90 	vmov	r2, s15
 80012a0:	4b09      	ldr	r3, [pc, #36]	@ (80012c8 <setPIDParameter+0x1c4>)
 80012a2:	601a      	str	r2, [r3, #0]
                break;
 80012a4:	bf00      	nop
    while (*ptr != '\0') {
 80012a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80012a8:	781b      	ldrb	r3, [r3, #0]
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	f47f af31 	bne.w	8001112 <setPIDParameter+0xe>
        }

    }
}
 80012b0:	bf00      	nop
 80012b2:	bf00      	nop
 80012b4:	3728      	adds	r7, #40	@ 0x28
 80012b6:	46bd      	mov	sp, r7
 80012b8:	bd80      	pop	{r7, pc}
 80012ba:	bf00      	nop
 80012bc:	20000020 	.word	0x20000020
 80012c0:	20000028 	.word	0x20000028
 80012c4:	20000024 	.word	0x20000024
 80012c8:	2000002c 	.word	0x2000002c

080012cc <HAL_UARTEx_RxEventCallback>:

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size){
 80012cc:	b580      	push	{r7, lr}
 80012ce:	b082      	sub	sp, #8
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	6078      	str	r0, [r7, #4]
 80012d4:	460b      	mov	r3, r1
 80012d6:	807b      	strh	r3, [r7, #2]

	if (huart->Instance == USART6){
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	4a13      	ldr	r2, [pc, #76]	@ (800132c <HAL_UARTEx_RxEventCallback+0x60>)
 80012de:	4293      	cmp	r3, r2
 80012e0:	d11f      	bne.n	8001322 <HAL_UARTEx_RxEventCallback+0x56>
		memset(main_buffer , '\0' , 16);
 80012e2:	2210      	movs	r2, #16
 80012e4:	2100      	movs	r1, #0
 80012e6:	4812      	ldr	r0, [pc, #72]	@ (8001330 <HAL_UARTEx_RxEventCallback+0x64>)
 80012e8:	f006 febd 	bl	8008066 <memset>
		memcpy(main_buffer , rx_buffer , Size);
 80012ec:	887b      	ldrh	r3, [r7, #2]
 80012ee:	461a      	mov	r2, r3
 80012f0:	4910      	ldr	r1, [pc, #64]	@ (8001334 <HAL_UARTEx_RxEventCallback+0x68>)
 80012f2:	480f      	ldr	r0, [pc, #60]	@ (8001330 <HAL_UARTEx_RxEventCallback+0x64>)
 80012f4:	f006 ff49 	bl	800818a <memcpy>
		memset(rx_buffer , '\0' , 16);
 80012f8:	2210      	movs	r2, #16
 80012fa:	2100      	movs	r1, #0
 80012fc:	480d      	ldr	r0, [pc, #52]	@ (8001334 <HAL_UARTEx_RxEventCallback+0x68>)
 80012fe:	f006 feb2 	bl	8008066 <memset>
		HAL_UARTEx_ReceiveToIdle_DMA(&huart6, rx_buffer, 16);
 8001302:	2210      	movs	r2, #16
 8001304:	490b      	ldr	r1, [pc, #44]	@ (8001334 <HAL_UARTEx_RxEventCallback+0x68>)
 8001306:	480c      	ldr	r0, [pc, #48]	@ (8001338 <HAL_UARTEx_RxEventCallback+0x6c>)
 8001308:	f003 ffbf 	bl	800528a <HAL_UARTEx_ReceiveToIdle_DMA>
		__HAL_DMA_DISABLE_IT(&hdma_usart6_rx , DMA_IT_HT);
 800130c:	4b0b      	ldr	r3, [pc, #44]	@ (800133c <HAL_UARTEx_RxEventCallback+0x70>)
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	681a      	ldr	r2, [r3, #0]
 8001312:	4b0a      	ldr	r3, [pc, #40]	@ (800133c <HAL_UARTEx_RxEventCallback+0x70>)
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	f022 0208 	bic.w	r2, r2, #8
 800131a:	601a      	str	r2, [r3, #0]
		setPIDParameter((uint8_t*) main_buffer);
 800131c:	4804      	ldr	r0, [pc, #16]	@ (8001330 <HAL_UARTEx_RxEventCallback+0x64>)
 800131e:	f7ff fef1 	bl	8001104 <setPIDParameter>
	}
}
 8001322:	bf00      	nop
 8001324:	3708      	adds	r7, #8
 8001326:	46bd      	mov	sp, r7
 8001328:	bd80      	pop	{r7, pc}
 800132a:	bf00      	nop
 800132c:	40011400 	.word	0x40011400
 8001330:	2000049c 	.word	0x2000049c
 8001334:	2000048c 	.word	0x2000048c
 8001338:	200003c4 	.word	0x200003c4
 800133c:	2000040c 	.word	0x2000040c

08001340 <line_data>:
////    if (sensorArray[i]) onLine = 1;
//  }
//
//}

int line_data() {
 8001340:	b480      	push	{r7}
 8001342:	b087      	sub	sp, #28
 8001344:	af00      	add	r7, sp, #0
    int sum = 0;
 8001346:	2300      	movs	r3, #0
 8001348:	617b      	str	r3, [r7, #20]
    int weighted_sum = 0;
 800134a:	2300      	movs	r3, #0
 800134c:	613b      	str	r3, [r7, #16]
    int onLine = 0;
 800134e:	2300      	movs	r3, #0
 8001350:	60fb      	str	r3, [r7, #12]

    for (int i = 0; i < 8; i++) {
 8001352:	2300      	movs	r3, #0
 8001354:	60bb      	str	r3, [r7, #8]
 8001356:	e016      	b.n	8001386 <line_data+0x46>
        if (adc_buffer[i]  > thresh) {
 8001358:	4a15      	ldr	r2, [pc, #84]	@ (80013b0 <line_data+0x70>)
 800135a:	68bb      	ldr	r3, [r7, #8]
 800135c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001360:	4a14      	ldr	r2, [pc, #80]	@ (80013b4 <line_data+0x74>)
 8001362:	6812      	ldr	r2, [r2, #0]
 8001364:	4293      	cmp	r3, r2
 8001366:	d90b      	bls.n	8001380 <line_data+0x40>
            weighted_sum += sensorWeight[i];
 8001368:	4a13      	ldr	r2, [pc, #76]	@ (80013b8 <line_data+0x78>)
 800136a:	68bb      	ldr	r3, [r7, #8]
 800136c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001370:	693a      	ldr	r2, [r7, #16]
 8001372:	4413      	add	r3, r2
 8001374:	613b      	str	r3, [r7, #16]
            sum += 1;
 8001376:	697b      	ldr	r3, [r7, #20]
 8001378:	3301      	adds	r3, #1
 800137a:	617b      	str	r3, [r7, #20]
            onLine = 1;
 800137c:	2301      	movs	r3, #1
 800137e:	60fb      	str	r3, [r7, #12]
    for (int i = 0; i < 8; i++) {
 8001380:	68bb      	ldr	r3, [r7, #8]
 8001382:	3301      	adds	r3, #1
 8001384:	60bb      	str	r3, [r7, #8]
 8001386:	68bb      	ldr	r3, [r7, #8]
 8001388:	2b07      	cmp	r3, #7
 800138a:	dde5      	ble.n	8001358 <line_data+0x18>
        }

    }

    if (!onLine) {
 800138c:	68fb      	ldr	r3, [r7, #12]
 800138e:	2b00      	cmp	r3, #0
 8001390:	d101      	bne.n	8001396 <line_data+0x56>
        return 255;
 8001392:	23ff      	movs	r3, #255	@ 0xff
 8001394:	e005      	b.n	80013a2 <line_data+0x62>
    }

    int position = weighted_sum / sum;
 8001396:	693a      	ldr	r2, [r7, #16]
 8001398:	697b      	ldr	r3, [r7, #20]
 800139a:	fb92 f3f3 	sdiv	r3, r2, r3
 800139e:	607b      	str	r3, [r7, #4]
    return position;
 80013a0:	687b      	ldr	r3, [r7, #4]
}
 80013a2:	4618      	mov	r0, r3
 80013a4:	371c      	adds	r7, #28
 80013a6:	46bd      	mov	sp, r7
 80013a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ac:	4770      	bx	lr
 80013ae:	bf00      	nop
 80013b0:	2000046c 	.word	0x2000046c
 80013b4:	2000002c 	.word	0x2000002c
 80013b8:	20000000 	.word	0x20000000

080013bc <computePID>:

void computePID(double error, int32_t input) {
 80013bc:	b5b0      	push	{r4, r5, r7, lr}
 80013be:	b086      	sub	sp, #24
 80013c0:	af00      	add	r7, sp, #0
 80013c2:	ed87 0b02 	vstr	d0, [r7, #8]
 80013c6:	6078      	str	r0, [r7, #4]

	double timeChange = (double) (HAL_GetTick() - lastTime);
 80013c8:	f001 f8ca 	bl	8002560 <HAL_GetTick>
 80013cc:	4602      	mov	r2, r0
 80013ce:	4b6c      	ldr	r3, [pc, #432]	@ (8001580 <computePID+0x1c4>)
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	1ad3      	subs	r3, r2, r3
 80013d4:	4618      	mov	r0, r3
 80013d6:	f7ff f89d 	bl	8000514 <__aeabi_ui2d>
 80013da:	4602      	mov	r2, r0
 80013dc:	460b      	mov	r3, r1
 80013de:	e9c7 2304 	strd	r2, r3, [r7, #16]
//	printf("Inside compute pid error = %f\n", error);
	P = Kp * error;
 80013e2:	4b68      	ldr	r3, [pc, #416]	@ (8001584 <computePID+0x1c8>)
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	4618      	mov	r0, r3
 80013e8:	f7ff f8b6 	bl	8000558 <__aeabi_f2d>
 80013ec:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80013f0:	f7ff f90a 	bl	8000608 <__aeabi_dmul>
 80013f4:	4602      	mov	r2, r0
 80013f6:	460b      	mov	r3, r1
 80013f8:	4963      	ldr	r1, [pc, #396]	@ (8001588 <computePID+0x1cc>)
 80013fa:	e9c1 2300 	strd	r2, r3, [r1]
	I += Ki * error * timeChange;
 80013fe:	4b63      	ldr	r3, [pc, #396]	@ (800158c <computePID+0x1d0>)
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	4618      	mov	r0, r3
 8001404:	f7ff f8a8 	bl	8000558 <__aeabi_f2d>
 8001408:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800140c:	f7ff f8fc 	bl	8000608 <__aeabi_dmul>
 8001410:	4602      	mov	r2, r0
 8001412:	460b      	mov	r3, r1
 8001414:	4610      	mov	r0, r2
 8001416:	4619      	mov	r1, r3
 8001418:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800141c:	f7ff f8f4 	bl	8000608 <__aeabi_dmul>
 8001420:	4602      	mov	r2, r0
 8001422:	460b      	mov	r3, r1
 8001424:	4610      	mov	r0, r2
 8001426:	4619      	mov	r1, r3
 8001428:	4b59      	ldr	r3, [pc, #356]	@ (8001590 <computePID+0x1d4>)
 800142a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800142e:	f7fe ff35 	bl	800029c <__adddf3>
 8001432:	4602      	mov	r2, r0
 8001434:	460b      	mov	r3, r1
 8001436:	4956      	ldr	r1, [pc, #344]	@ (8001590 <computePID+0x1d4>)
 8001438:	e9c1 2300 	strd	r2, r3, [r1]
	if (I > integralMax) I = integralMax;
 800143c:	4b54      	ldr	r3, [pc, #336]	@ (8001590 <computePID+0x1d4>)
 800143e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001442:	4b54      	ldr	r3, [pc, #336]	@ (8001594 <computePID+0x1d8>)
 8001444:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001448:	f7ff fb6e 	bl	8000b28 <__aeabi_dcmpgt>
 800144c:	4603      	mov	r3, r0
 800144e:	2b00      	cmp	r3, #0
 8001450:	d005      	beq.n	800145e <computePID+0xa2>
 8001452:	4b50      	ldr	r3, [pc, #320]	@ (8001594 <computePID+0x1d8>)
 8001454:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001458:	494d      	ldr	r1, [pc, #308]	@ (8001590 <computePID+0x1d4>)
 800145a:	e9c1 2300 	strd	r2, r3, [r1]
	if (I < integralMin) I = integralMin;
 800145e:	4b4c      	ldr	r3, [pc, #304]	@ (8001590 <computePID+0x1d4>)
 8001460:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001464:	4b4c      	ldr	r3, [pc, #304]	@ (8001598 <computePID+0x1dc>)
 8001466:	e9d3 2300 	ldrd	r2, r3, [r3]
 800146a:	f7ff fb3f 	bl	8000aec <__aeabi_dcmplt>
 800146e:	4603      	mov	r3, r0
 8001470:	2b00      	cmp	r3, #0
 8001472:	d005      	beq.n	8001480 <computePID+0xc4>
 8001474:	4b48      	ldr	r3, [pc, #288]	@ (8001598 <computePID+0x1dc>)
 8001476:	e9d3 2300 	ldrd	r2, r3, [r3]
 800147a:	4945      	ldr	r1, [pc, #276]	@ (8001590 <computePID+0x1d4>)
 800147c:	e9c1 2300 	strd	r2, r3, [r1]
	D = Kd * (input - lastInput) / timeChange;
 8001480:	4b46      	ldr	r3, [pc, #280]	@ (800159c <computePID+0x1e0>)
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	4618      	mov	r0, r3
 8001486:	f7ff f867 	bl	8000558 <__aeabi_f2d>
 800148a:	4604      	mov	r4, r0
 800148c:	460d      	mov	r5, r1
 800148e:	6878      	ldr	r0, [r7, #4]
 8001490:	f7ff f850 	bl	8000534 <__aeabi_i2d>
 8001494:	4b42      	ldr	r3, [pc, #264]	@ (80015a0 <computePID+0x1e4>)
 8001496:	e9d3 2300 	ldrd	r2, r3, [r3]
 800149a:	f7fe fefd 	bl	8000298 <__aeabi_dsub>
 800149e:	4602      	mov	r2, r0
 80014a0:	460b      	mov	r3, r1
 80014a2:	4620      	mov	r0, r4
 80014a4:	4629      	mov	r1, r5
 80014a6:	f7ff f8af 	bl	8000608 <__aeabi_dmul>
 80014aa:	4602      	mov	r2, r0
 80014ac:	460b      	mov	r3, r1
 80014ae:	4610      	mov	r0, r2
 80014b0:	4619      	mov	r1, r3
 80014b2:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80014b6:	f7ff f9d1 	bl	800085c <__aeabi_ddiv>
 80014ba:	4602      	mov	r2, r0
 80014bc:	460b      	mov	r3, r1
 80014be:	4939      	ldr	r1, [pc, #228]	@ (80015a4 <computePID+0x1e8>)
 80014c0:	e9c1 2300 	strd	r2, r3, [r1]

	correction = P + I + D;
 80014c4:	4b30      	ldr	r3, [pc, #192]	@ (8001588 <computePID+0x1cc>)
 80014c6:	e9d3 0100 	ldrd	r0, r1, [r3]
 80014ca:	4b31      	ldr	r3, [pc, #196]	@ (8001590 <computePID+0x1d4>)
 80014cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014d0:	f7fe fee4 	bl	800029c <__adddf3>
 80014d4:	4602      	mov	r2, r0
 80014d6:	460b      	mov	r3, r1
 80014d8:	4610      	mov	r0, r2
 80014da:	4619      	mov	r1, r3
 80014dc:	4b31      	ldr	r3, [pc, #196]	@ (80015a4 <computePID+0x1e8>)
 80014de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014e2:	f7fe fedb 	bl	800029c <__adddf3>
 80014e6:	4602      	mov	r2, r0
 80014e8:	460b      	mov	r3, r1
 80014ea:	492f      	ldr	r1, [pc, #188]	@ (80015a8 <computePID+0x1ec>)
 80014ec:	e9c1 2300 	strd	r2, r3, [r1]
	lastInput = input;
 80014f0:	6878      	ldr	r0, [r7, #4]
 80014f2:	f7ff f81f 	bl	8000534 <__aeabi_i2d>
 80014f6:	4602      	mov	r2, r0
 80014f8:	460b      	mov	r3, r1
 80014fa:	4929      	ldr	r1, [pc, #164]	@ (80015a0 <computePID+0x1e4>)
 80014fc:	e9c1 2300 	strd	r2, r3, [r1]
	lastTime = HAL_GetTick();
 8001500:	f001 f82e 	bl	8002560 <HAL_GetTick>
 8001504:	4603      	mov	r3, r0
 8001506:	4a1e      	ldr	r2, [pc, #120]	@ (8001580 <computePID+0x1c4>)
 8001508:	6013      	str	r3, [r2, #0]
	correction = floor(correction);
 800150a:	4b27      	ldr	r3, [pc, #156]	@ (80015a8 <computePID+0x1ec>)
 800150c:	ed93 7b00 	vldr	d7, [r3]
 8001510:	eeb0 0a47 	vmov.f32	s0, s14
 8001514:	eef0 0a67 	vmov.f32	s1, s15
 8001518:	f009 fb76 	bl	800ac08 <floor>
 800151c:	eeb0 7a40 	vmov.f32	s14, s0
 8001520:	eef0 7a60 	vmov.f32	s15, s1
 8001524:	4b20      	ldr	r3, [pc, #128]	@ (80015a8 <computePID+0x1ec>)
 8001526:	ed83 7b00 	vstr	d7, [r3]
////	printf("motor0: %f, motor1:%f\n" ,base_speed_left,base_speed_right);
////	setMotorSpeed(0, base_speed_left);
////	setMotorSpeed(1, base_speed_right);
//	printf("motor0: %f, motor1:%f\n", base_speed + correction,
//			base_speed - correction);
	setMotorSpeed(0, base_speed - correction);
 800152a:	4b20      	ldr	r3, [pc, #128]	@ (80015ac <computePID+0x1f0>)
 800152c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001530:	4b1d      	ldr	r3, [pc, #116]	@ (80015a8 <computePID+0x1ec>)
 8001532:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001536:	f7fe feaf 	bl	8000298 <__aeabi_dsub>
 800153a:	4602      	mov	r2, r0
 800153c:	460b      	mov	r3, r1
 800153e:	4610      	mov	r0, r2
 8001540:	4619      	mov	r1, r3
 8001542:	f7ff fb11 	bl	8000b68 <__aeabi_d2iz>
 8001546:	4603      	mov	r3, r0
 8001548:	4619      	mov	r1, r3
 800154a:	2000      	movs	r0, #0
 800154c:	f7ff fd96 	bl	800107c <setMotorSpeed>
	setMotorSpeed(1, base_speed + correction);
 8001550:	4b16      	ldr	r3, [pc, #88]	@ (80015ac <computePID+0x1f0>)
 8001552:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001556:	4b14      	ldr	r3, [pc, #80]	@ (80015a8 <computePID+0x1ec>)
 8001558:	e9d3 2300 	ldrd	r2, r3, [r3]
 800155c:	f7fe fe9e 	bl	800029c <__adddf3>
 8001560:	4602      	mov	r2, r0
 8001562:	460b      	mov	r3, r1
 8001564:	4610      	mov	r0, r2
 8001566:	4619      	mov	r1, r3
 8001568:	f7ff fafe 	bl	8000b68 <__aeabi_d2iz>
 800156c:	4603      	mov	r3, r0
 800156e:	4619      	mov	r1, r3
 8001570:	2001      	movs	r0, #1
 8001572:	f7ff fd83 	bl	800107c <setMotorSpeed>

}
 8001576:	bf00      	nop
 8001578:	3718      	adds	r7, #24
 800157a:	46bd      	mov	sp, r7
 800157c:	bdb0      	pop	{r4, r5, r7, pc}
 800157e:	bf00      	nop
 8001580:	200004d8 	.word	0x200004d8
 8001584:	20000020 	.word	0x20000020
 8001588:	200004b0 	.word	0x200004b0
 800158c:	20000028 	.word	0x20000028
 8001590:	200004b8 	.word	0x200004b8
 8001594:	20000040 	.word	0x20000040
 8001598:	20000038 	.word	0x20000038
 800159c:	20000024 	.word	0x20000024
 80015a0:	200004d0 	.word	0x200004d0
 80015a4:	200004c0 	.word	0x200004c0
 80015a8:	200004c8 	.word	0x200004c8
 80015ac:	20000048 	.word	0x20000048

080015b0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80015b0:	b580      	push	{r7, lr}
 80015b2:	b084      	sub	sp, #16
 80015b4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80015b6:	f000 ff6d 	bl	8002494 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80015ba:	f000 f8fb 	bl	80017b4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80015be:	f000 fbb7 	bl	8001d30 <MX_GPIO_Init>
  MX_DMA_Init();
 80015c2:	f000 fb8d 	bl	8001ce0 <MX_DMA_Init>
  MX_ADC1_Init();
 80015c6:	f000 f969 	bl	800189c <MX_ADC1_Init>
  MX_TIM1_Init();
 80015ca:	f000 fa1d 	bl	8001a08 <MX_TIM1_Init>
  MX_TIM2_Init();
 80015ce:	f000 faab 	bl	8001b28 <MX_TIM2_Init>
  MX_TIM3_Init();
 80015d2:	f000 fb01 	bl	8001bd8 <MX_TIM3_Init>
  MX_USART6_UART_Init();
 80015d6:	f000 fb59 	bl	8001c8c <MX_USART6_UART_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 80015da:	f000 f953 	bl	8001884 <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */
	HAL_ADC_Start_IT(&hadc1);
 80015de:	4867      	ldr	r0, [pc, #412]	@ (800177c <main+0x1cc>)
 80015e0:	f001 f80e 	bl	8002600 <HAL_ADC_Start_IT>
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*) adc_buffer, 8);
 80015e4:	2208      	movs	r2, #8
 80015e6:	4966      	ldr	r1, [pc, #408]	@ (8001780 <main+0x1d0>)
 80015e8:	4864      	ldr	r0, [pc, #400]	@ (800177c <main+0x1cc>)
 80015ea:	f001 f9d7 	bl	800299c <HAL_ADC_Start_DMA>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80015ee:	2100      	movs	r1, #0
 80015f0:	4864      	ldr	r0, [pc, #400]	@ (8001784 <main+0x1d4>)
 80015f2:	f003 f8ff 	bl	80047f4 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 80015f6:	2104      	movs	r1, #4
 80015f8:	4862      	ldr	r0, [pc, #392]	@ (8001784 <main+0x1d4>)
 80015fa:	f003 f8fb 	bl	80047f4 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 80015fe:	2100      	movs	r1, #0
 8001600:	4861      	ldr	r0, [pc, #388]	@ (8001788 <main+0x1d8>)
 8001602:	f003 f8f7 	bl	80047f4 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8001606:	2100      	movs	r1, #0
 8001608:	4860      	ldr	r0, [pc, #384]	@ (800178c <main+0x1dc>)
 800160a:	f003 f8f3 	bl	80047f4 <HAL_TIM_PWM_Start>
	HAL_UARTEx_ReceiveToIdle_DMA(&huart6, rx_buffer, 16);
 800160e:	2210      	movs	r2, #16
 8001610:	495f      	ldr	r1, [pc, #380]	@ (8001790 <main+0x1e0>)
 8001612:	4860      	ldr	r0, [pc, #384]	@ (8001794 <main+0x1e4>)
 8001614:	f003 fe39 	bl	800528a <HAL_UARTEx_ReceiveToIdle_DMA>
	__HAL_DMA_DISABLE_IT(&hdma_usart6_rx , DMA_IT_HT);
 8001618:	4b5f      	ldr	r3, [pc, #380]	@ (8001798 <main+0x1e8>)
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	681a      	ldr	r2, [r3, #0]
 800161e:	4b5e      	ldr	r3, [pc, #376]	@ (8001798 <main+0x1e8>)
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	f022 0208 	bic.w	r2, r2, #8
 8001626:	601a      	str	r2, [r3, #0]
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
		for (int i = 0; i < 8; i++) {
 8001628:	2300      	movs	r3, #0
 800162a:	60fb      	str	r3, [r7, #12]
 800162c:	e018      	b.n	8001660 <main+0xb0>
			if (adc_buffer[i] > 500){
 800162e:	4a54      	ldr	r2, [pc, #336]	@ (8001780 <main+0x1d0>)
 8001630:	68fb      	ldr	r3, [r7, #12]
 8001632:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001636:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800163a:	d907      	bls.n	800164c <main+0x9c>
				//printf(" | ");
				HAL_UART_Transmit(&huart6," | " , 3, HAL_MAX_DELAY);
 800163c:	f04f 33ff 	mov.w	r3, #4294967295
 8001640:	2203      	movs	r2, #3
 8001642:	4956      	ldr	r1, [pc, #344]	@ (800179c <main+0x1ec>)
 8001644:	4853      	ldr	r0, [pc, #332]	@ (8001794 <main+0x1e4>)
 8001646:	f003 fd95 	bl	8005174 <HAL_UART_Transmit>
 800164a:	e006      	b.n	800165a <main+0xaa>
			}
			else{
				//printf(" 0 ");
				HAL_UART_Transmit(&huart6," 0 " , 3, HAL_MAX_DELAY);
 800164c:	f04f 33ff 	mov.w	r3, #4294967295
 8001650:	2203      	movs	r2, #3
 8001652:	4953      	ldr	r1, [pc, #332]	@ (80017a0 <main+0x1f0>)
 8001654:	484f      	ldr	r0, [pc, #316]	@ (8001794 <main+0x1e4>)
 8001656:	f003 fd8d 	bl	8005174 <HAL_UART_Transmit>
		for (int i = 0; i < 8; i++) {
 800165a:	68fb      	ldr	r3, [r7, #12]
 800165c:	3301      	adds	r3, #1
 800165e:	60fb      	str	r3, [r7, #12]
 8001660:	68fb      	ldr	r3, [r7, #12]
 8001662:	2b07      	cmp	r3, #7
 8001664:	dde3      	ble.n	800162e <main+0x7e>
//			printf("%d  ", adc_buffer[i]);
		}
		//printf("\n");
//		HAL_UART_Transmit(&huart6," \n " , 3, HAL_MAX_DELAY);
//		HAL_ADC_Start_DMA(&hadc1, (uint32_t*) adc_buffer, 8);
	 int input = line_data();
 8001666:	f7ff fe6b 	bl	8001340 <line_data>
 800166a:	60b8      	str	r0, [r7, #8]

	    turn = (input > 50 && input <= 70) ? -1 : (input < 20) ? -1 : turn;
 800166c:	68bb      	ldr	r3, [r7, #8]
 800166e:	2b32      	cmp	r3, #50	@ 0x32
 8001670:	dd02      	ble.n	8001678 <main+0xc8>
 8001672:	68bb      	ldr	r3, [r7, #8]
 8001674:	2b46      	cmp	r3, #70	@ 0x46
 8001676:	dd08      	ble.n	800168a <main+0xda>
 8001678:	68bb      	ldr	r3, [r7, #8]
 800167a:	2b13      	cmp	r3, #19
 800167c:	dd02      	ble.n	8001684 <main+0xd4>
 800167e:	4b49      	ldr	r3, [pc, #292]	@ (80017a4 <main+0x1f4>)
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	e004      	b.n	800168e <main+0xde>
 8001684:	f04f 33ff 	mov.w	r3, #4294967295
 8001688:	e001      	b.n	800168e <main+0xde>
 800168a:	f04f 33ff 	mov.w	r3, #4294967295
 800168e:	4a45      	ldr	r2, [pc, #276]	@ (80017a4 <main+0x1f4>)
 8001690:	6013      	str	r3, [r2, #0]

	    if (turn) {
 8001692:	4b44      	ldr	r3, [pc, #272]	@ (80017a4 <main+0x1f4>)
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	2b00      	cmp	r3, #0
 8001698:	d02f      	beq.n	80016fa <main+0x14a>
	        while (input == 255) {
 800169a:	e023      	b.n	80016e4 <main+0x134>

	            if (turn == 1) {
 800169c:	4b41      	ldr	r3, [pc, #260]	@ (80017a4 <main+0x1f4>)
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	2b01      	cmp	r3, #1
 80016a2:	d109      	bne.n	80016b8 <main+0x108>
	                setMotorSpeed(0, 150);
 80016a4:	2196      	movs	r1, #150	@ 0x96
 80016a6:	2000      	movs	r0, #0
 80016a8:	f7ff fce8 	bl	800107c <setMotorSpeed>
	                setMotorSpeed(1, -150);
 80016ac:	f06f 0195 	mvn.w	r1, #149	@ 0x95
 80016b0:	2001      	movs	r0, #1
 80016b2:	f7ff fce3 	bl	800107c <setMotorSpeed>
 80016b6:	e00d      	b.n	80016d4 <main+0x124>
	            } else if (turn == -1) {
 80016b8:	4b3a      	ldr	r3, [pc, #232]	@ (80017a4 <main+0x1f4>)
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80016c0:	d108      	bne.n	80016d4 <main+0x124>
	                setMotorSpeed(0, -150);
 80016c2:	f06f 0195 	mvn.w	r1, #149	@ 0x95
 80016c6:	2000      	movs	r0, #0
 80016c8:	f7ff fcd8 	bl	800107c <setMotorSpeed>
	                setMotorSpeed(1, 150);
 80016cc:	2196      	movs	r1, #150	@ 0x96
 80016ce:	2001      	movs	r0, #1
 80016d0:	f7ff fcd4 	bl	800107c <setMotorSpeed>
	            }
	    		HAL_ADC_Start_DMA(&hadc1, (uint32_t*) adc_buffer, 8);
 80016d4:	2208      	movs	r2, #8
 80016d6:	492a      	ldr	r1, [pc, #168]	@ (8001780 <main+0x1d0>)
 80016d8:	4828      	ldr	r0, [pc, #160]	@ (800177c <main+0x1cc>)
 80016da:	f001 f95f 	bl	800299c <HAL_ADC_Start_DMA>
	            input = line_data();
 80016de:	f7ff fe2f 	bl	8001340 <line_data>
 80016e2:	60b8      	str	r0, [r7, #8]
	        while (input == 255) {
 80016e4:	68bb      	ldr	r3, [r7, #8]
 80016e6:	2bff      	cmp	r3, #255	@ 0xff
 80016e8:	d0d8      	beq.n	800169c <main+0xec>

	        }
			HAL_ADC_Start_DMA(&hadc1, (uint32_t*) adc_buffer, 8);
 80016ea:	2208      	movs	r2, #8
 80016ec:	4924      	ldr	r1, [pc, #144]	@ (8001780 <main+0x1d0>)
 80016ee:	4823      	ldr	r0, [pc, #140]	@ (800177c <main+0x1cc>)
 80016f0:	f001 f954 	bl	800299c <HAL_ADC_Start_DMA>
	        input = line_data();
 80016f4:	f7ff fe24 	bl	8001340 <line_data>
 80016f8:	60b8      	str	r0, [r7, #8]
	    }


	    turn = (input > 52 && input <= 70) ? -1 : (input < 20) ? 1 : turn;
 80016fa:	68bb      	ldr	r3, [r7, #8]
 80016fc:	2b34      	cmp	r3, #52	@ 0x34
 80016fe:	dd02      	ble.n	8001706 <main+0x156>
 8001700:	68bb      	ldr	r3, [r7, #8]
 8001702:	2b46      	cmp	r3, #70	@ 0x46
 8001704:	dd07      	ble.n	8001716 <main+0x166>
 8001706:	68bb      	ldr	r3, [r7, #8]
 8001708:	2b13      	cmp	r3, #19
 800170a:	dd02      	ble.n	8001712 <main+0x162>
 800170c:	4b25      	ldr	r3, [pc, #148]	@ (80017a4 <main+0x1f4>)
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	e003      	b.n	800171a <main+0x16a>
 8001712:	2301      	movs	r3, #1
 8001714:	e001      	b.n	800171a <main+0x16a>
 8001716:	f04f 33ff 	mov.w	r3, #4294967295
 800171a:	4a22      	ldr	r2, [pc, #136]	@ (80017a4 <main+0x1f4>)
 800171c:	6013      	str	r3, [r2, #0]

	    if (input == 255) {
 800171e:	68bb      	ldr	r3, [r7, #8]
 8001720:	2bff      	cmp	r3, #255	@ 0xff
 8001722:	d028      	beq.n	8001776 <main+0x1c6>
	        continue;
	    }
	    sprintf(message , " %d\n ", line_data());
 8001724:	f7ff fe0c 	bl	8001340 <line_data>
 8001728:	4603      	mov	r3, r0
 800172a:	461a      	mov	r2, r3
 800172c:	491e      	ldr	r1, [pc, #120]	@ (80017a8 <main+0x1f8>)
 800172e:	481f      	ldr	r0, [pc, #124]	@ (80017ac <main+0x1fc>)
 8001730:	f006 fc36 	bl	8007fa0 <siprintf>
	    HAL_UART_Transmit(&huart6, (uint8_t *)message,  strlen(message), HAL_MAX_DELAY);
 8001734:	481d      	ldr	r0, [pc, #116]	@ (80017ac <main+0x1fc>)
 8001736:	f7fe fda3 	bl	8000280 <strlen>
 800173a:	4603      	mov	r3, r0
 800173c:	b29a      	uxth	r2, r3
 800173e:	f04f 33ff 	mov.w	r3, #4294967295
 8001742:	491a      	ldr	r1, [pc, #104]	@ (80017ac <main+0x1fc>)
 8001744:	4813      	ldr	r0, [pc, #76]	@ (8001794 <main+0x1e4>)
 8001746:	f003 fd15 	bl	8005174 <HAL_UART_Transmit>


	    double error = input - setpoint;
 800174a:	4b19      	ldr	r3, [pc, #100]	@ (80017b0 <main+0x200>)
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	68ba      	ldr	r2, [r7, #8]
 8001750:	1ad3      	subs	r3, r2, r3
 8001752:	4618      	mov	r0, r3
 8001754:	f7fe feee 	bl	8000534 <__aeabi_i2d>
 8001758:	4602      	mov	r2, r0
 800175a:	460b      	mov	r3, r1
 800175c:	e9c7 2300 	strd	r2, r3, [r7]
	    computePID(error, input);
 8001760:	68b8      	ldr	r0, [r7, #8]
 8001762:	ed97 0b00 	vldr	d0, [r7]
 8001766:	f7ff fe29 	bl	80013bc <computePID>
//		    sprintf(message , " %d\n ", i);
//			 HAL_UART_Transmit(&huart6, (uint8_t *)message,  strlen(message), HAL_MAX_DELAY);
//			HAL_Delay(500);
//		}

		HAL_ADC_Start_DMA(&hadc1, (uint32_t*) adc_buffer, 8);
 800176a:	2208      	movs	r2, #8
 800176c:	4904      	ldr	r1, [pc, #16]	@ (8001780 <main+0x1d0>)
 800176e:	4803      	ldr	r0, [pc, #12]	@ (800177c <main+0x1cc>)
 8001770:	f001 f914 	bl	800299c <HAL_ADC_Start_DMA>
 8001774:	e758      	b.n	8001628 <main+0x78>
	        continue;
 8001776:	bf00      	nop
  {
 8001778:	e756      	b.n	8001628 <main+0x78>
 800177a:	bf00      	nop
 800177c:	20000244 	.word	0x20000244
 8001780:	2000046c 	.word	0x2000046c
 8001784:	200002ec 	.word	0x200002ec
 8001788:	2000037c 	.word	0x2000037c
 800178c:	20000334 	.word	0x20000334
 8001790:	2000048c 	.word	0x2000048c
 8001794:	200003c4 	.word	0x200003c4
 8001798:	2000040c 	.word	0x2000040c
 800179c:	0800ad18 	.word	0x0800ad18
 80017a0:	0800ad1c 	.word	0x0800ad1c
 80017a4:	200004dc 	.word	0x200004dc
 80017a8:	0800ad20 	.word	0x0800ad20
 80017ac:	200004e0 	.word	0x200004e0
 80017b0:	20000030 	.word	0x20000030

080017b4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80017b4:	b580      	push	{r7, lr}
 80017b6:	b094      	sub	sp, #80	@ 0x50
 80017b8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80017ba:	f107 0320 	add.w	r3, r7, #32
 80017be:	2230      	movs	r2, #48	@ 0x30
 80017c0:	2100      	movs	r1, #0
 80017c2:	4618      	mov	r0, r3
 80017c4:	f006 fc4f 	bl	8008066 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80017c8:	f107 030c 	add.w	r3, r7, #12
 80017cc:	2200      	movs	r2, #0
 80017ce:	601a      	str	r2, [r3, #0]
 80017d0:	605a      	str	r2, [r3, #4]
 80017d2:	609a      	str	r2, [r3, #8]
 80017d4:	60da      	str	r2, [r3, #12]
 80017d6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80017d8:	2300      	movs	r3, #0
 80017da:	60bb      	str	r3, [r7, #8]
 80017dc:	4b27      	ldr	r3, [pc, #156]	@ (800187c <SystemClock_Config+0xc8>)
 80017de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017e0:	4a26      	ldr	r2, [pc, #152]	@ (800187c <SystemClock_Config+0xc8>)
 80017e2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80017e6:	6413      	str	r3, [r2, #64]	@ 0x40
 80017e8:	4b24      	ldr	r3, [pc, #144]	@ (800187c <SystemClock_Config+0xc8>)
 80017ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017ec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80017f0:	60bb      	str	r3, [r7, #8]
 80017f2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80017f4:	2300      	movs	r3, #0
 80017f6:	607b      	str	r3, [r7, #4]
 80017f8:	4b21      	ldr	r3, [pc, #132]	@ (8001880 <SystemClock_Config+0xcc>)
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	4a20      	ldr	r2, [pc, #128]	@ (8001880 <SystemClock_Config+0xcc>)
 80017fe:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001802:	6013      	str	r3, [r2, #0]
 8001804:	4b1e      	ldr	r3, [pc, #120]	@ (8001880 <SystemClock_Config+0xcc>)
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800180c:	607b      	str	r3, [r7, #4]
 800180e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001810:	2302      	movs	r3, #2
 8001812:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001814:	2301      	movs	r3, #1
 8001816:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001818:	2310      	movs	r3, #16
 800181a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800181c:	2302      	movs	r3, #2
 800181e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001820:	2300      	movs	r3, #0
 8001822:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001824:	2308      	movs	r3, #8
 8001826:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 8001828:	2364      	movs	r3, #100	@ 0x64
 800182a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800182c:	2302      	movs	r3, #2
 800182e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001830:	2304      	movs	r3, #4
 8001832:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001834:	f107 0320 	add.w	r3, r7, #32
 8001838:	4618      	mov	r0, r3
 800183a:	f002 fb33 	bl	8003ea4 <HAL_RCC_OscConfig>
 800183e:	4603      	mov	r3, r0
 8001840:	2b00      	cmp	r3, #0
 8001842:	d001      	beq.n	8001848 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001844:	f000 faec 	bl	8001e20 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001848:	230f      	movs	r3, #15
 800184a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800184c:	2302      	movs	r3, #2
 800184e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001850:	2300      	movs	r3, #0
 8001852:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001854:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001858:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800185a:	2300      	movs	r3, #0
 800185c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800185e:	f107 030c 	add.w	r3, r7, #12
 8001862:	2103      	movs	r1, #3
 8001864:	4618      	mov	r0, r3
 8001866:	f002 fd95 	bl	8004394 <HAL_RCC_ClockConfig>
 800186a:	4603      	mov	r3, r0
 800186c:	2b00      	cmp	r3, #0
 800186e:	d001      	beq.n	8001874 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001870:	f000 fad6 	bl	8001e20 <Error_Handler>
  }
}
 8001874:	bf00      	nop
 8001876:	3750      	adds	r7, #80	@ 0x50
 8001878:	46bd      	mov	sp, r7
 800187a:	bd80      	pop	{r7, pc}
 800187c:	40023800 	.word	0x40023800
 8001880:	40007000 	.word	0x40007000

08001884 <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 8001884:	b580      	push	{r7, lr}
 8001886:	af00      	add	r7, sp, #0
  /* ADC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8001888:	2200      	movs	r2, #0
 800188a:	2100      	movs	r1, #0
 800188c:	2012      	movs	r0, #18
 800188e:	f001 fd32 	bl	80032f6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(ADC_IRQn);
 8001892:	2012      	movs	r0, #18
 8001894:	f001 fd4b 	bl	800332e <HAL_NVIC_EnableIRQ>
}
 8001898:	bf00      	nop
 800189a:	bd80      	pop	{r7, pc}

0800189c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800189c:	b580      	push	{r7, lr}
 800189e:	b084      	sub	sp, #16
 80018a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80018a2:	463b      	mov	r3, r7
 80018a4:	2200      	movs	r2, #0
 80018a6:	601a      	str	r2, [r3, #0]
 80018a8:	605a      	str	r2, [r3, #4]
 80018aa:	609a      	str	r2, [r3, #8]
 80018ac:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80018ae:	4b53      	ldr	r3, [pc, #332]	@ (80019fc <MX_ADC1_Init+0x160>)
 80018b0:	4a53      	ldr	r2, [pc, #332]	@ (8001a00 <MX_ADC1_Init+0x164>)
 80018b2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80018b4:	4b51      	ldr	r3, [pc, #324]	@ (80019fc <MX_ADC1_Init+0x160>)
 80018b6:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80018ba:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_10B;
 80018bc:	4b4f      	ldr	r3, [pc, #316]	@ (80019fc <MX_ADC1_Init+0x160>)
 80018be:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80018c2:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 80018c4:	4b4d      	ldr	r3, [pc, #308]	@ (80019fc <MX_ADC1_Init+0x160>)
 80018c6:	2201      	movs	r2, #1
 80018c8:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80018ca:	4b4c      	ldr	r3, [pc, #304]	@ (80019fc <MX_ADC1_Init+0x160>)
 80018cc:	2200      	movs	r2, #0
 80018ce:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80018d0:	4b4a      	ldr	r3, [pc, #296]	@ (80019fc <MX_ADC1_Init+0x160>)
 80018d2:	2200      	movs	r2, #0
 80018d4:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80018d8:	4b48      	ldr	r3, [pc, #288]	@ (80019fc <MX_ADC1_Init+0x160>)
 80018da:	2200      	movs	r2, #0
 80018dc:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80018de:	4b47      	ldr	r3, [pc, #284]	@ (80019fc <MX_ADC1_Init+0x160>)
 80018e0:	4a48      	ldr	r2, [pc, #288]	@ (8001a04 <MX_ADC1_Init+0x168>)
 80018e2:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80018e4:	4b45      	ldr	r3, [pc, #276]	@ (80019fc <MX_ADC1_Init+0x160>)
 80018e6:	2200      	movs	r2, #0
 80018e8:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 8;
 80018ea:	4b44      	ldr	r3, [pc, #272]	@ (80019fc <MX_ADC1_Init+0x160>)
 80018ec:	2208      	movs	r2, #8
 80018ee:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80018f0:	4b42      	ldr	r3, [pc, #264]	@ (80019fc <MX_ADC1_Init+0x160>)
 80018f2:	2201      	movs	r2, #1
 80018f4:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 80018f8:	4b40      	ldr	r3, [pc, #256]	@ (80019fc <MX_ADC1_Init+0x160>)
 80018fa:	2200      	movs	r2, #0
 80018fc:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80018fe:	483f      	ldr	r0, [pc, #252]	@ (80019fc <MX_ADC1_Init+0x160>)
 8001900:	f000 fe3a 	bl	8002578 <HAL_ADC_Init>
 8001904:	4603      	mov	r3, r0
 8001906:	2b00      	cmp	r3, #0
 8001908:	d001      	beq.n	800190e <MX_ADC1_Init+0x72>
  {
    Error_Handler();
 800190a:	f000 fa89 	bl	8001e20 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 800190e:	2300      	movs	r3, #0
 8001910:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001912:	2301      	movs	r3, #1
 8001914:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_84CYCLES;
 8001916:	2304      	movs	r3, #4
 8001918:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800191a:	463b      	mov	r3, r7
 800191c:	4619      	mov	r1, r3
 800191e:	4837      	ldr	r0, [pc, #220]	@ (80019fc <MX_ADC1_Init+0x160>)
 8001920:	f001 f954 	bl	8002bcc <HAL_ADC_ConfigChannel>
 8001924:	4603      	mov	r3, r0
 8001926:	2b00      	cmp	r3, #0
 8001928:	d001      	beq.n	800192e <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 800192a:	f000 fa79 	bl	8001e20 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800192e:	2301      	movs	r3, #1
 8001930:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8001932:	2302      	movs	r3, #2
 8001934:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001936:	463b      	mov	r3, r7
 8001938:	4619      	mov	r1, r3
 800193a:	4830      	ldr	r0, [pc, #192]	@ (80019fc <MX_ADC1_Init+0x160>)
 800193c:	f001 f946 	bl	8002bcc <HAL_ADC_ConfigChannel>
 8001940:	4603      	mov	r3, r0
 8001942:	2b00      	cmp	r3, #0
 8001944:	d001      	beq.n	800194a <MX_ADC1_Init+0xae>
  {
    Error_Handler();
 8001946:	f000 fa6b 	bl	8001e20 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 800194a:	2302      	movs	r3, #2
 800194c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 800194e:	2303      	movs	r3, #3
 8001950:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001952:	463b      	mov	r3, r7
 8001954:	4619      	mov	r1, r3
 8001956:	4829      	ldr	r0, [pc, #164]	@ (80019fc <MX_ADC1_Init+0x160>)
 8001958:	f001 f938 	bl	8002bcc <HAL_ADC_ConfigChannel>
 800195c:	4603      	mov	r3, r0
 800195e:	2b00      	cmp	r3, #0
 8001960:	d001      	beq.n	8001966 <MX_ADC1_Init+0xca>
  {
    Error_Handler();
 8001962:	f000 fa5d 	bl	8001e20 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8001966:	2303      	movs	r3, #3
 8001968:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 800196a:	2304      	movs	r3, #4
 800196c:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800196e:	463b      	mov	r3, r7
 8001970:	4619      	mov	r1, r3
 8001972:	4822      	ldr	r0, [pc, #136]	@ (80019fc <MX_ADC1_Init+0x160>)
 8001974:	f001 f92a 	bl	8002bcc <HAL_ADC_ConfigChannel>
 8001978:	4603      	mov	r3, r0
 800197a:	2b00      	cmp	r3, #0
 800197c:	d001      	beq.n	8001982 <MX_ADC1_Init+0xe6>
  {
    Error_Handler();
 800197e:	f000 fa4f 	bl	8001e20 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8001982:	2304      	movs	r3, #4
 8001984:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 8001986:	2305      	movs	r3, #5
 8001988:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800198a:	463b      	mov	r3, r7
 800198c:	4619      	mov	r1, r3
 800198e:	481b      	ldr	r0, [pc, #108]	@ (80019fc <MX_ADC1_Init+0x160>)
 8001990:	f001 f91c 	bl	8002bcc <HAL_ADC_ConfigChannel>
 8001994:	4603      	mov	r3, r0
 8001996:	2b00      	cmp	r3, #0
 8001998:	d001      	beq.n	800199e <MX_ADC1_Init+0x102>
  {
    Error_Handler();
 800199a:	f000 fa41 	bl	8001e20 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 800199e:	2305      	movs	r3, #5
 80019a0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 6;
 80019a2:	2306      	movs	r3, #6
 80019a4:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80019a6:	463b      	mov	r3, r7
 80019a8:	4619      	mov	r1, r3
 80019aa:	4814      	ldr	r0, [pc, #80]	@ (80019fc <MX_ADC1_Init+0x160>)
 80019ac:	f001 f90e 	bl	8002bcc <HAL_ADC_ConfigChannel>
 80019b0:	4603      	mov	r3, r0
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d001      	beq.n	80019ba <MX_ADC1_Init+0x11e>
  {
    Error_Handler();
 80019b6:	f000 fa33 	bl	8001e20 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 80019ba:	2306      	movs	r3, #6
 80019bc:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 7;
 80019be:	2307      	movs	r3, #7
 80019c0:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80019c2:	463b      	mov	r3, r7
 80019c4:	4619      	mov	r1, r3
 80019c6:	480d      	ldr	r0, [pc, #52]	@ (80019fc <MX_ADC1_Init+0x160>)
 80019c8:	f001 f900 	bl	8002bcc <HAL_ADC_ConfigChannel>
 80019cc:	4603      	mov	r3, r0
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d001      	beq.n	80019d6 <MX_ADC1_Init+0x13a>
  {
    Error_Handler();
 80019d2:	f000 fa25 	bl	8001e20 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_7;
 80019d6:	2307      	movs	r3, #7
 80019d8:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 8;
 80019da:	2308      	movs	r3, #8
 80019dc:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80019de:	463b      	mov	r3, r7
 80019e0:	4619      	mov	r1, r3
 80019e2:	4806      	ldr	r0, [pc, #24]	@ (80019fc <MX_ADC1_Init+0x160>)
 80019e4:	f001 f8f2 	bl	8002bcc <HAL_ADC_ConfigChannel>
 80019e8:	4603      	mov	r3, r0
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d001      	beq.n	80019f2 <MX_ADC1_Init+0x156>
  {
    Error_Handler();
 80019ee:	f000 fa17 	bl	8001e20 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80019f2:	bf00      	nop
 80019f4:	3710      	adds	r7, #16
 80019f6:	46bd      	mov	sp, r7
 80019f8:	bd80      	pop	{r7, pc}
 80019fa:	bf00      	nop
 80019fc:	20000244 	.word	0x20000244
 8001a00:	40012000 	.word	0x40012000
 8001a04:	0f000001 	.word	0x0f000001

08001a08 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	b092      	sub	sp, #72	@ 0x48
 8001a0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a0e:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001a12:	2200      	movs	r2, #0
 8001a14:	601a      	str	r2, [r3, #0]
 8001a16:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001a18:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001a1c:	2200      	movs	r2, #0
 8001a1e:	601a      	str	r2, [r3, #0]
 8001a20:	605a      	str	r2, [r3, #4]
 8001a22:	609a      	str	r2, [r3, #8]
 8001a24:	60da      	str	r2, [r3, #12]
 8001a26:	611a      	str	r2, [r3, #16]
 8001a28:	615a      	str	r2, [r3, #20]
 8001a2a:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001a2c:	1d3b      	adds	r3, r7, #4
 8001a2e:	2220      	movs	r2, #32
 8001a30:	2100      	movs	r1, #0
 8001a32:	4618      	mov	r0, r3
 8001a34:	f006 fb17 	bl	8008066 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001a38:	4b39      	ldr	r3, [pc, #228]	@ (8001b20 <MX_TIM1_Init+0x118>)
 8001a3a:	4a3a      	ldr	r2, [pc, #232]	@ (8001b24 <MX_TIM1_Init+0x11c>)
 8001a3c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 1000-1;
 8001a3e:	4b38      	ldr	r3, [pc, #224]	@ (8001b20 <MX_TIM1_Init+0x118>)
 8001a40:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001a44:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a46:	4b36      	ldr	r3, [pc, #216]	@ (8001b20 <MX_TIM1_Init+0x118>)
 8001a48:	2200      	movs	r2, #0
 8001a4a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 200;
 8001a4c:	4b34      	ldr	r3, [pc, #208]	@ (8001b20 <MX_TIM1_Init+0x118>)
 8001a4e:	22c8      	movs	r2, #200	@ 0xc8
 8001a50:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a52:	4b33      	ldr	r3, [pc, #204]	@ (8001b20 <MX_TIM1_Init+0x118>)
 8001a54:	2200      	movs	r2, #0
 8001a56:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001a58:	4b31      	ldr	r3, [pc, #196]	@ (8001b20 <MX_TIM1_Init+0x118>)
 8001a5a:	2200      	movs	r2, #0
 8001a5c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a5e:	4b30      	ldr	r3, [pc, #192]	@ (8001b20 <MX_TIM1_Init+0x118>)
 8001a60:	2200      	movs	r2, #0
 8001a62:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001a64:	482e      	ldr	r0, [pc, #184]	@ (8001b20 <MX_TIM1_Init+0x118>)
 8001a66:	f002 fe75 	bl	8004754 <HAL_TIM_PWM_Init>
 8001a6a:	4603      	mov	r3, r0
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d001      	beq.n	8001a74 <MX_TIM1_Init+0x6c>
  {
    Error_Handler();
 8001a70:	f000 f9d6 	bl	8001e20 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a74:	2300      	movs	r3, #0
 8001a76:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a78:	2300      	movs	r3, #0
 8001a7a:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001a7c:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001a80:	4619      	mov	r1, r3
 8001a82:	4827      	ldr	r0, [pc, #156]	@ (8001b20 <MX_TIM1_Init+0x118>)
 8001a84:	f003 fa66 	bl	8004f54 <HAL_TIMEx_MasterConfigSynchronization>
 8001a88:	4603      	mov	r3, r0
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d001      	beq.n	8001a92 <MX_TIM1_Init+0x8a>
  {
    Error_Handler();
 8001a8e:	f000 f9c7 	bl	8001e20 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001a92:	2360      	movs	r3, #96	@ 0x60
 8001a94:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8001a96:	2300      	movs	r3, #0
 8001a98:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001a9a:	2300      	movs	r3, #0
 8001a9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001a9e:	2300      	movs	r3, #0
 8001aa0:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001aa6:	2300      	movs	r3, #0
 8001aa8:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001aaa:	2300      	movs	r3, #0
 8001aac:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001aae:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001ab2:	2200      	movs	r2, #0
 8001ab4:	4619      	mov	r1, r3
 8001ab6:	481a      	ldr	r0, [pc, #104]	@ (8001b20 <MX_TIM1_Init+0x118>)
 8001ab8:	f002 ff4c 	bl	8004954 <HAL_TIM_PWM_ConfigChannel>
 8001abc:	4603      	mov	r3, r0
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d001      	beq.n	8001ac6 <MX_TIM1_Init+0xbe>
  {
    Error_Handler();
 8001ac2:	f000 f9ad 	bl	8001e20 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001ac6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001aca:	2204      	movs	r2, #4
 8001acc:	4619      	mov	r1, r3
 8001ace:	4814      	ldr	r0, [pc, #80]	@ (8001b20 <MX_TIM1_Init+0x118>)
 8001ad0:	f002 ff40 	bl	8004954 <HAL_TIM_PWM_ConfigChannel>
 8001ad4:	4603      	mov	r3, r0
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d001      	beq.n	8001ade <MX_TIM1_Init+0xd6>
  {
    Error_Handler();
 8001ada:	f000 f9a1 	bl	8001e20 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001ade:	2300      	movs	r3, #0
 8001ae0:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001ae6:	2300      	movs	r3, #0
 8001ae8:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001aea:	2300      	movs	r3, #0
 8001aec:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001aee:	2300      	movs	r3, #0
 8001af0:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001af2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001af6:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001af8:	2300      	movs	r3, #0
 8001afa:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001afc:	1d3b      	adds	r3, r7, #4
 8001afe:	4619      	mov	r1, r3
 8001b00:	4807      	ldr	r0, [pc, #28]	@ (8001b20 <MX_TIM1_Init+0x118>)
 8001b02:	f003 fa95 	bl	8005030 <HAL_TIMEx_ConfigBreakDeadTime>
 8001b06:	4603      	mov	r3, r0
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	d001      	beq.n	8001b10 <MX_TIM1_Init+0x108>
  {
    Error_Handler();
 8001b0c:	f000 f988 	bl	8001e20 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001b10:	4803      	ldr	r0, [pc, #12]	@ (8001b20 <MX_TIM1_Init+0x118>)
 8001b12:	f000 fa77 	bl	8002004 <HAL_TIM_MspPostInit>

}
 8001b16:	bf00      	nop
 8001b18:	3748      	adds	r7, #72	@ 0x48
 8001b1a:	46bd      	mov	sp, r7
 8001b1c:	bd80      	pop	{r7, pc}
 8001b1e:	bf00      	nop
 8001b20:	200002ec 	.word	0x200002ec
 8001b24:	40010000 	.word	0x40010000

08001b28 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	b08a      	sub	sp, #40	@ 0x28
 8001b2c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b2e:	f107 0320 	add.w	r3, r7, #32
 8001b32:	2200      	movs	r2, #0
 8001b34:	601a      	str	r2, [r3, #0]
 8001b36:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001b38:	1d3b      	adds	r3, r7, #4
 8001b3a:	2200      	movs	r2, #0
 8001b3c:	601a      	str	r2, [r3, #0]
 8001b3e:	605a      	str	r2, [r3, #4]
 8001b40:	609a      	str	r2, [r3, #8]
 8001b42:	60da      	str	r2, [r3, #12]
 8001b44:	611a      	str	r2, [r3, #16]
 8001b46:	615a      	str	r2, [r3, #20]
 8001b48:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001b4a:	4b22      	ldr	r3, [pc, #136]	@ (8001bd4 <MX_TIM2_Init+0xac>)
 8001b4c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001b50:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 1000-1;
 8001b52:	4b20      	ldr	r3, [pc, #128]	@ (8001bd4 <MX_TIM2_Init+0xac>)
 8001b54:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001b58:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b5a:	4b1e      	ldr	r3, [pc, #120]	@ (8001bd4 <MX_TIM2_Init+0xac>)
 8001b5c:	2200      	movs	r2, #0
 8001b5e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 200;
 8001b60:	4b1c      	ldr	r3, [pc, #112]	@ (8001bd4 <MX_TIM2_Init+0xac>)
 8001b62:	22c8      	movs	r2, #200	@ 0xc8
 8001b64:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b66:	4b1b      	ldr	r3, [pc, #108]	@ (8001bd4 <MX_TIM2_Init+0xac>)
 8001b68:	2200      	movs	r2, #0
 8001b6a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b6c:	4b19      	ldr	r3, [pc, #100]	@ (8001bd4 <MX_TIM2_Init+0xac>)
 8001b6e:	2200      	movs	r2, #0
 8001b70:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001b72:	4818      	ldr	r0, [pc, #96]	@ (8001bd4 <MX_TIM2_Init+0xac>)
 8001b74:	f002 fdee 	bl	8004754 <HAL_TIM_PWM_Init>
 8001b78:	4603      	mov	r3, r0
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d001      	beq.n	8001b82 <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 8001b7e:	f000 f94f 	bl	8001e20 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b82:	2300      	movs	r3, #0
 8001b84:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b86:	2300      	movs	r3, #0
 8001b88:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001b8a:	f107 0320 	add.w	r3, r7, #32
 8001b8e:	4619      	mov	r1, r3
 8001b90:	4810      	ldr	r0, [pc, #64]	@ (8001bd4 <MX_TIM2_Init+0xac>)
 8001b92:	f003 f9df 	bl	8004f54 <HAL_TIMEx_MasterConfigSynchronization>
 8001b96:	4603      	mov	r3, r0
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d001      	beq.n	8001ba0 <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8001b9c:	f000 f940 	bl	8001e20 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001ba0:	2360      	movs	r3, #96	@ 0x60
 8001ba2:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001ba4:	2300      	movs	r3, #0
 8001ba6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001ba8:	2300      	movs	r3, #0
 8001baa:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001bac:	2300      	movs	r3, #0
 8001bae:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001bb0:	1d3b      	adds	r3, r7, #4
 8001bb2:	2200      	movs	r2, #0
 8001bb4:	4619      	mov	r1, r3
 8001bb6:	4807      	ldr	r0, [pc, #28]	@ (8001bd4 <MX_TIM2_Init+0xac>)
 8001bb8:	f002 fecc 	bl	8004954 <HAL_TIM_PWM_ConfigChannel>
 8001bbc:	4603      	mov	r3, r0
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d001      	beq.n	8001bc6 <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 8001bc2:	f000 f92d 	bl	8001e20 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001bc6:	4803      	ldr	r0, [pc, #12]	@ (8001bd4 <MX_TIM2_Init+0xac>)
 8001bc8:	f000 fa1c 	bl	8002004 <HAL_TIM_MspPostInit>

}
 8001bcc:	bf00      	nop
 8001bce:	3728      	adds	r7, #40	@ 0x28
 8001bd0:	46bd      	mov	sp, r7
 8001bd2:	bd80      	pop	{r7, pc}
 8001bd4:	20000334 	.word	0x20000334

08001bd8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001bd8:	b580      	push	{r7, lr}
 8001bda:	b08a      	sub	sp, #40	@ 0x28
 8001bdc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001bde:	f107 0320 	add.w	r3, r7, #32
 8001be2:	2200      	movs	r2, #0
 8001be4:	601a      	str	r2, [r3, #0]
 8001be6:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001be8:	1d3b      	adds	r3, r7, #4
 8001bea:	2200      	movs	r2, #0
 8001bec:	601a      	str	r2, [r3, #0]
 8001bee:	605a      	str	r2, [r3, #4]
 8001bf0:	609a      	str	r2, [r3, #8]
 8001bf2:	60da      	str	r2, [r3, #12]
 8001bf4:	611a      	str	r2, [r3, #16]
 8001bf6:	615a      	str	r2, [r3, #20]
 8001bf8:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001bfa:	4b22      	ldr	r3, [pc, #136]	@ (8001c84 <MX_TIM3_Init+0xac>)
 8001bfc:	4a22      	ldr	r2, [pc, #136]	@ (8001c88 <MX_TIM3_Init+0xb0>)
 8001bfe:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 1000-1;
 8001c00:	4b20      	ldr	r3, [pc, #128]	@ (8001c84 <MX_TIM3_Init+0xac>)
 8001c02:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001c06:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c08:	4b1e      	ldr	r3, [pc, #120]	@ (8001c84 <MX_TIM3_Init+0xac>)
 8001c0a:	2200      	movs	r2, #0
 8001c0c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 100;
 8001c0e:	4b1d      	ldr	r3, [pc, #116]	@ (8001c84 <MX_TIM3_Init+0xac>)
 8001c10:	2264      	movs	r2, #100	@ 0x64
 8001c12:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c14:	4b1b      	ldr	r3, [pc, #108]	@ (8001c84 <MX_TIM3_Init+0xac>)
 8001c16:	2200      	movs	r2, #0
 8001c18:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c1a:	4b1a      	ldr	r3, [pc, #104]	@ (8001c84 <MX_TIM3_Init+0xac>)
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001c20:	4818      	ldr	r0, [pc, #96]	@ (8001c84 <MX_TIM3_Init+0xac>)
 8001c22:	f002 fd97 	bl	8004754 <HAL_TIM_PWM_Init>
 8001c26:	4603      	mov	r3, r0
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d001      	beq.n	8001c30 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8001c2c:	f000 f8f8 	bl	8001e20 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c30:	2300      	movs	r3, #0
 8001c32:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c34:	2300      	movs	r3, #0
 8001c36:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001c38:	f107 0320 	add.w	r3, r7, #32
 8001c3c:	4619      	mov	r1, r3
 8001c3e:	4811      	ldr	r0, [pc, #68]	@ (8001c84 <MX_TIM3_Init+0xac>)
 8001c40:	f003 f988 	bl	8004f54 <HAL_TIMEx_MasterConfigSynchronization>
 8001c44:	4603      	mov	r3, r0
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d001      	beq.n	8001c4e <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8001c4a:	f000 f8e9 	bl	8001e20 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001c4e:	2360      	movs	r3, #96	@ 0x60
 8001c50:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001c52:	2300      	movs	r3, #0
 8001c54:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001c56:	2300      	movs	r3, #0
 8001c58:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001c5a:	2300      	movs	r3, #0
 8001c5c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001c5e:	1d3b      	adds	r3, r7, #4
 8001c60:	2200      	movs	r2, #0
 8001c62:	4619      	mov	r1, r3
 8001c64:	4807      	ldr	r0, [pc, #28]	@ (8001c84 <MX_TIM3_Init+0xac>)
 8001c66:	f002 fe75 	bl	8004954 <HAL_TIM_PWM_ConfigChannel>
 8001c6a:	4603      	mov	r3, r0
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d001      	beq.n	8001c74 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 8001c70:	f000 f8d6 	bl	8001e20 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001c74:	4803      	ldr	r0, [pc, #12]	@ (8001c84 <MX_TIM3_Init+0xac>)
 8001c76:	f000 f9c5 	bl	8002004 <HAL_TIM_MspPostInit>

}
 8001c7a:	bf00      	nop
 8001c7c:	3728      	adds	r7, #40	@ 0x28
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	bd80      	pop	{r7, pc}
 8001c82:	bf00      	nop
 8001c84:	2000037c 	.word	0x2000037c
 8001c88:	40000400 	.word	0x40000400

08001c8c <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8001c90:	4b11      	ldr	r3, [pc, #68]	@ (8001cd8 <MX_USART6_UART_Init+0x4c>)
 8001c92:	4a12      	ldr	r2, [pc, #72]	@ (8001cdc <MX_USART6_UART_Init+0x50>)
 8001c94:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 8001c96:	4b10      	ldr	r3, [pc, #64]	@ (8001cd8 <MX_USART6_UART_Init+0x4c>)
 8001c98:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001c9c:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8001c9e:	4b0e      	ldr	r3, [pc, #56]	@ (8001cd8 <MX_USART6_UART_Init+0x4c>)
 8001ca0:	2200      	movs	r2, #0
 8001ca2:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8001ca4:	4b0c      	ldr	r3, [pc, #48]	@ (8001cd8 <MX_USART6_UART_Init+0x4c>)
 8001ca6:	2200      	movs	r2, #0
 8001ca8:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8001caa:	4b0b      	ldr	r3, [pc, #44]	@ (8001cd8 <MX_USART6_UART_Init+0x4c>)
 8001cac:	2200      	movs	r2, #0
 8001cae:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8001cb0:	4b09      	ldr	r3, [pc, #36]	@ (8001cd8 <MX_USART6_UART_Init+0x4c>)
 8001cb2:	220c      	movs	r2, #12
 8001cb4:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001cb6:	4b08      	ldr	r3, [pc, #32]	@ (8001cd8 <MX_USART6_UART_Init+0x4c>)
 8001cb8:	2200      	movs	r2, #0
 8001cba:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8001cbc:	4b06      	ldr	r3, [pc, #24]	@ (8001cd8 <MX_USART6_UART_Init+0x4c>)
 8001cbe:	2200      	movs	r2, #0
 8001cc0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8001cc2:	4805      	ldr	r0, [pc, #20]	@ (8001cd8 <MX_USART6_UART_Init+0x4c>)
 8001cc4:	f003 fa06 	bl	80050d4 <HAL_UART_Init>
 8001cc8:	4603      	mov	r3, r0
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d001      	beq.n	8001cd2 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8001cce:	f000 f8a7 	bl	8001e20 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8001cd2:	bf00      	nop
 8001cd4:	bd80      	pop	{r7, pc}
 8001cd6:	bf00      	nop
 8001cd8:	200003c4 	.word	0x200003c4
 8001cdc:	40011400 	.word	0x40011400

08001ce0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001ce0:	b580      	push	{r7, lr}
 8001ce2:	b082      	sub	sp, #8
 8001ce4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001ce6:	2300      	movs	r3, #0
 8001ce8:	607b      	str	r3, [r7, #4]
 8001cea:	4b10      	ldr	r3, [pc, #64]	@ (8001d2c <MX_DMA_Init+0x4c>)
 8001cec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cee:	4a0f      	ldr	r2, [pc, #60]	@ (8001d2c <MX_DMA_Init+0x4c>)
 8001cf0:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001cf4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001cf6:	4b0d      	ldr	r3, [pc, #52]	@ (8001d2c <MX_DMA_Init+0x4c>)
 8001cf8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cfa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001cfe:	607b      	str	r3, [r7, #4]
 8001d00:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8001d02:	2200      	movs	r2, #0
 8001d04:	2100      	movs	r1, #0
 8001d06:	2038      	movs	r0, #56	@ 0x38
 8001d08:	f001 faf5 	bl	80032f6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001d0c:	2038      	movs	r0, #56	@ 0x38
 8001d0e:	f001 fb0e 	bl	800332e <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 8001d12:	2200      	movs	r2, #0
 8001d14:	2100      	movs	r1, #0
 8001d16:	2039      	movs	r0, #57	@ 0x39
 8001d18:	f001 faed 	bl	80032f6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8001d1c:	2039      	movs	r0, #57	@ 0x39
 8001d1e:	f001 fb06 	bl	800332e <HAL_NVIC_EnableIRQ>

}
 8001d22:	bf00      	nop
 8001d24:	3708      	adds	r7, #8
 8001d26:	46bd      	mov	sp, r7
 8001d28:	bd80      	pop	{r7, pc}
 8001d2a:	bf00      	nop
 8001d2c:	40023800 	.word	0x40023800

08001d30 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001d30:	b580      	push	{r7, lr}
 8001d32:	b08a      	sub	sp, #40	@ 0x28
 8001d34:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d36:	f107 0314 	add.w	r3, r7, #20
 8001d3a:	2200      	movs	r2, #0
 8001d3c:	601a      	str	r2, [r3, #0]
 8001d3e:	605a      	str	r2, [r3, #4]
 8001d40:	609a      	str	r2, [r3, #8]
 8001d42:	60da      	str	r2, [r3, #12]
 8001d44:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d46:	2300      	movs	r3, #0
 8001d48:	613b      	str	r3, [r7, #16]
 8001d4a:	4b32      	ldr	r3, [pc, #200]	@ (8001e14 <MX_GPIO_Init+0xe4>)
 8001d4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d4e:	4a31      	ldr	r2, [pc, #196]	@ (8001e14 <MX_GPIO_Init+0xe4>)
 8001d50:	f043 0304 	orr.w	r3, r3, #4
 8001d54:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d56:	4b2f      	ldr	r3, [pc, #188]	@ (8001e14 <MX_GPIO_Init+0xe4>)
 8001d58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d5a:	f003 0304 	and.w	r3, r3, #4
 8001d5e:	613b      	str	r3, [r7, #16]
 8001d60:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001d62:	2300      	movs	r3, #0
 8001d64:	60fb      	str	r3, [r7, #12]
 8001d66:	4b2b      	ldr	r3, [pc, #172]	@ (8001e14 <MX_GPIO_Init+0xe4>)
 8001d68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d6a:	4a2a      	ldr	r2, [pc, #168]	@ (8001e14 <MX_GPIO_Init+0xe4>)
 8001d6c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001d70:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d72:	4b28      	ldr	r3, [pc, #160]	@ (8001e14 <MX_GPIO_Init+0xe4>)
 8001d74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d76:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001d7a:	60fb      	str	r3, [r7, #12]
 8001d7c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d7e:	2300      	movs	r3, #0
 8001d80:	60bb      	str	r3, [r7, #8]
 8001d82:	4b24      	ldr	r3, [pc, #144]	@ (8001e14 <MX_GPIO_Init+0xe4>)
 8001d84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d86:	4a23      	ldr	r2, [pc, #140]	@ (8001e14 <MX_GPIO_Init+0xe4>)
 8001d88:	f043 0301 	orr.w	r3, r3, #1
 8001d8c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d8e:	4b21      	ldr	r3, [pc, #132]	@ (8001e14 <MX_GPIO_Init+0xe4>)
 8001d90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d92:	f003 0301 	and.w	r3, r3, #1
 8001d96:	60bb      	str	r3, [r7, #8]
 8001d98:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d9a:	2300      	movs	r3, #0
 8001d9c:	607b      	str	r3, [r7, #4]
 8001d9e:	4b1d      	ldr	r3, [pc, #116]	@ (8001e14 <MX_GPIO_Init+0xe4>)
 8001da0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001da2:	4a1c      	ldr	r2, [pc, #112]	@ (8001e14 <MX_GPIO_Init+0xe4>)
 8001da4:	f043 0302 	orr.w	r3, r3, #2
 8001da8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001daa:	4b1a      	ldr	r3, [pc, #104]	@ (8001e14 <MX_GPIO_Init+0xe4>)
 8001dac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dae:	f003 0302 	and.w	r3, r3, #2
 8001db2:	607b      	str	r3, [r7, #4]
 8001db4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001db6:	2200      	movs	r2, #0
 8001db8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001dbc:	4816      	ldr	r0, [pc, #88]	@ (8001e18 <MX_GPIO_Init+0xe8>)
 8001dbe:	f002 f857 	bl	8003e70 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 8001dc2:	2200      	movs	r2, #0
 8001dc4:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001dc8:	4814      	ldr	r0, [pc, #80]	@ (8001e1c <MX_GPIO_Init+0xec>)
 8001dca:	f002 f851 	bl	8003e70 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001dce:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001dd2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001dd4:	2301      	movs	r3, #1
 8001dd6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dd8:	2300      	movs	r3, #0
 8001dda:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ddc:	2300      	movs	r3, #0
 8001dde:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001de0:	f107 0314 	add.w	r3, r7, #20
 8001de4:	4619      	mov	r1, r3
 8001de6:	480c      	ldr	r0, [pc, #48]	@ (8001e18 <MX_GPIO_Init+0xe8>)
 8001de8:	f001 febe 	bl	8003b68 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001dec:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001df0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001df2:	2301      	movs	r3, #1
 8001df4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001df6:	2302      	movs	r3, #2
 8001df8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dfa:	2300      	movs	r3, #0
 8001dfc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001dfe:	f107 0314 	add.w	r3, r7, #20
 8001e02:	4619      	mov	r1, r3
 8001e04:	4805      	ldr	r0, [pc, #20]	@ (8001e1c <MX_GPIO_Init+0xec>)
 8001e06:	f001 feaf 	bl	8003b68 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001e0a:	bf00      	nop
 8001e0c:	3728      	adds	r7, #40	@ 0x28
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	bd80      	pop	{r7, pc}
 8001e12:	bf00      	nop
 8001e14:	40023800 	.word	0x40023800
 8001e18:	40020800 	.word	0x40020800
 8001e1c:	40020000 	.word	0x40020000

08001e20 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001e20:	b480      	push	{r7}
 8001e22:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001e24:	b672      	cpsid	i
}
 8001e26:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001e28:	bf00      	nop
 8001e2a:	e7fd      	b.n	8001e28 <Error_Handler+0x8>

08001e2c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001e2c:	b480      	push	{r7}
 8001e2e:	b083      	sub	sp, #12
 8001e30:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e32:	2300      	movs	r3, #0
 8001e34:	607b      	str	r3, [r7, #4]
 8001e36:	4b10      	ldr	r3, [pc, #64]	@ (8001e78 <HAL_MspInit+0x4c>)
 8001e38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e3a:	4a0f      	ldr	r2, [pc, #60]	@ (8001e78 <HAL_MspInit+0x4c>)
 8001e3c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001e40:	6453      	str	r3, [r2, #68]	@ 0x44
 8001e42:	4b0d      	ldr	r3, [pc, #52]	@ (8001e78 <HAL_MspInit+0x4c>)
 8001e44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e46:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001e4a:	607b      	str	r3, [r7, #4]
 8001e4c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e4e:	2300      	movs	r3, #0
 8001e50:	603b      	str	r3, [r7, #0]
 8001e52:	4b09      	ldr	r3, [pc, #36]	@ (8001e78 <HAL_MspInit+0x4c>)
 8001e54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e56:	4a08      	ldr	r2, [pc, #32]	@ (8001e78 <HAL_MspInit+0x4c>)
 8001e58:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001e5c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001e5e:	4b06      	ldr	r3, [pc, #24]	@ (8001e78 <HAL_MspInit+0x4c>)
 8001e60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e62:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e66:	603b      	str	r3, [r7, #0]
 8001e68:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001e6a:	bf00      	nop
 8001e6c:	370c      	adds	r7, #12
 8001e6e:	46bd      	mov	sp, r7
 8001e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e74:	4770      	bx	lr
 8001e76:	bf00      	nop
 8001e78:	40023800 	.word	0x40023800

08001e7c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	b08a      	sub	sp, #40	@ 0x28
 8001e80:	af00      	add	r7, sp, #0
 8001e82:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e84:	f107 0314 	add.w	r3, r7, #20
 8001e88:	2200      	movs	r2, #0
 8001e8a:	601a      	str	r2, [r3, #0]
 8001e8c:	605a      	str	r2, [r3, #4]
 8001e8e:	609a      	str	r2, [r3, #8]
 8001e90:	60da      	str	r2, [r3, #12]
 8001e92:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	4a2f      	ldr	r2, [pc, #188]	@ (8001f58 <HAL_ADC_MspInit+0xdc>)
 8001e9a:	4293      	cmp	r3, r2
 8001e9c:	d157      	bne.n	8001f4e <HAL_ADC_MspInit+0xd2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001e9e:	2300      	movs	r3, #0
 8001ea0:	613b      	str	r3, [r7, #16]
 8001ea2:	4b2e      	ldr	r3, [pc, #184]	@ (8001f5c <HAL_ADC_MspInit+0xe0>)
 8001ea4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ea6:	4a2d      	ldr	r2, [pc, #180]	@ (8001f5c <HAL_ADC_MspInit+0xe0>)
 8001ea8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001eac:	6453      	str	r3, [r2, #68]	@ 0x44
 8001eae:	4b2b      	ldr	r3, [pc, #172]	@ (8001f5c <HAL_ADC_MspInit+0xe0>)
 8001eb0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001eb2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001eb6:	613b      	str	r3, [r7, #16]
 8001eb8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001eba:	2300      	movs	r3, #0
 8001ebc:	60fb      	str	r3, [r7, #12]
 8001ebe:	4b27      	ldr	r3, [pc, #156]	@ (8001f5c <HAL_ADC_MspInit+0xe0>)
 8001ec0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ec2:	4a26      	ldr	r2, [pc, #152]	@ (8001f5c <HAL_ADC_MspInit+0xe0>)
 8001ec4:	f043 0301 	orr.w	r3, r3, #1
 8001ec8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001eca:	4b24      	ldr	r3, [pc, #144]	@ (8001f5c <HAL_ADC_MspInit+0xe0>)
 8001ecc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ece:	f003 0301 	and.w	r3, r3, #1
 8001ed2:	60fb      	str	r3, [r7, #12]
 8001ed4:	68fb      	ldr	r3, [r7, #12]
    PA4     ------> ADC1_IN4
    PA5     ------> ADC1_IN5
    PA6     ------> ADC1_IN6
    PA7     ------> ADC1_IN7
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8001ed6:	23ff      	movs	r3, #255	@ 0xff
 8001ed8:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001eda:	2303      	movs	r3, #3
 8001edc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ede:	2300      	movs	r3, #0
 8001ee0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ee2:	f107 0314 	add.w	r3, r7, #20
 8001ee6:	4619      	mov	r1, r3
 8001ee8:	481d      	ldr	r0, [pc, #116]	@ (8001f60 <HAL_ADC_MspInit+0xe4>)
 8001eea:	f001 fe3d 	bl	8003b68 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8001eee:	4b1d      	ldr	r3, [pc, #116]	@ (8001f64 <HAL_ADC_MspInit+0xe8>)
 8001ef0:	4a1d      	ldr	r2, [pc, #116]	@ (8001f68 <HAL_ADC_MspInit+0xec>)
 8001ef2:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001ef4:	4b1b      	ldr	r3, [pc, #108]	@ (8001f64 <HAL_ADC_MspInit+0xe8>)
 8001ef6:	2200      	movs	r2, #0
 8001ef8:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001efa:	4b1a      	ldr	r3, [pc, #104]	@ (8001f64 <HAL_ADC_MspInit+0xe8>)
 8001efc:	2200      	movs	r2, #0
 8001efe:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001f00:	4b18      	ldr	r3, [pc, #96]	@ (8001f64 <HAL_ADC_MspInit+0xe8>)
 8001f02:	2200      	movs	r2, #0
 8001f04:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001f06:	4b17      	ldr	r3, [pc, #92]	@ (8001f64 <HAL_ADC_MspInit+0xe8>)
 8001f08:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001f0c:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001f0e:	4b15      	ldr	r3, [pc, #84]	@ (8001f64 <HAL_ADC_MspInit+0xe8>)
 8001f10:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001f14:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001f16:	4b13      	ldr	r3, [pc, #76]	@ (8001f64 <HAL_ADC_MspInit+0xe8>)
 8001f18:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001f1c:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8001f1e:	4b11      	ldr	r3, [pc, #68]	@ (8001f64 <HAL_ADC_MspInit+0xe8>)
 8001f20:	2200      	movs	r2, #0
 8001f22:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8001f24:	4b0f      	ldr	r3, [pc, #60]	@ (8001f64 <HAL_ADC_MspInit+0xe8>)
 8001f26:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8001f2a:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001f2c:	4b0d      	ldr	r3, [pc, #52]	@ (8001f64 <HAL_ADC_MspInit+0xe8>)
 8001f2e:	2200      	movs	r2, #0
 8001f30:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001f32:	480c      	ldr	r0, [pc, #48]	@ (8001f64 <HAL_ADC_MspInit+0xe8>)
 8001f34:	f001 fa16 	bl	8003364 <HAL_DMA_Init>
 8001f38:	4603      	mov	r3, r0
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d001      	beq.n	8001f42 <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 8001f3e:	f7ff ff6f 	bl	8001e20 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	4a07      	ldr	r2, [pc, #28]	@ (8001f64 <HAL_ADC_MspInit+0xe8>)
 8001f46:	639a      	str	r2, [r3, #56]	@ 0x38
 8001f48:	4a06      	ldr	r2, [pc, #24]	@ (8001f64 <HAL_ADC_MspInit+0xe8>)
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	6393      	str	r3, [r2, #56]	@ 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001f4e:	bf00      	nop
 8001f50:	3728      	adds	r7, #40	@ 0x28
 8001f52:	46bd      	mov	sp, r7
 8001f54:	bd80      	pop	{r7, pc}
 8001f56:	bf00      	nop
 8001f58:	40012000 	.word	0x40012000
 8001f5c:	40023800 	.word	0x40023800
 8001f60:	40020000 	.word	0x40020000
 8001f64:	2000028c 	.word	0x2000028c
 8001f68:	40026410 	.word	0x40026410

08001f6c <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001f6c:	b480      	push	{r7}
 8001f6e:	b087      	sub	sp, #28
 8001f70:	af00      	add	r7, sp, #0
 8001f72:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	4a1f      	ldr	r2, [pc, #124]	@ (8001ff8 <HAL_TIM_PWM_MspInit+0x8c>)
 8001f7a:	4293      	cmp	r3, r2
 8001f7c:	d10e      	bne.n	8001f9c <HAL_TIM_PWM_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001f7e:	2300      	movs	r3, #0
 8001f80:	617b      	str	r3, [r7, #20]
 8001f82:	4b1e      	ldr	r3, [pc, #120]	@ (8001ffc <HAL_TIM_PWM_MspInit+0x90>)
 8001f84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f86:	4a1d      	ldr	r2, [pc, #116]	@ (8001ffc <HAL_TIM_PWM_MspInit+0x90>)
 8001f88:	f043 0301 	orr.w	r3, r3, #1
 8001f8c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001f8e:	4b1b      	ldr	r3, [pc, #108]	@ (8001ffc <HAL_TIM_PWM_MspInit+0x90>)
 8001f90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f92:	f003 0301 	and.w	r3, r3, #1
 8001f96:	617b      	str	r3, [r7, #20]
 8001f98:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001f9a:	e026      	b.n	8001fea <HAL_TIM_PWM_MspInit+0x7e>
  else if(htim_pwm->Instance==TIM2)
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001fa4:	d10e      	bne.n	8001fc4 <HAL_TIM_PWM_MspInit+0x58>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001fa6:	2300      	movs	r3, #0
 8001fa8:	613b      	str	r3, [r7, #16]
 8001faa:	4b14      	ldr	r3, [pc, #80]	@ (8001ffc <HAL_TIM_PWM_MspInit+0x90>)
 8001fac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fae:	4a13      	ldr	r2, [pc, #76]	@ (8001ffc <HAL_TIM_PWM_MspInit+0x90>)
 8001fb0:	f043 0301 	orr.w	r3, r3, #1
 8001fb4:	6413      	str	r3, [r2, #64]	@ 0x40
 8001fb6:	4b11      	ldr	r3, [pc, #68]	@ (8001ffc <HAL_TIM_PWM_MspInit+0x90>)
 8001fb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fba:	f003 0301 	and.w	r3, r3, #1
 8001fbe:	613b      	str	r3, [r7, #16]
 8001fc0:	693b      	ldr	r3, [r7, #16]
}
 8001fc2:	e012      	b.n	8001fea <HAL_TIM_PWM_MspInit+0x7e>
  else if(htim_pwm->Instance==TIM3)
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	4a0d      	ldr	r2, [pc, #52]	@ (8002000 <HAL_TIM_PWM_MspInit+0x94>)
 8001fca:	4293      	cmp	r3, r2
 8001fcc:	d10d      	bne.n	8001fea <HAL_TIM_PWM_MspInit+0x7e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001fce:	2300      	movs	r3, #0
 8001fd0:	60fb      	str	r3, [r7, #12]
 8001fd2:	4b0a      	ldr	r3, [pc, #40]	@ (8001ffc <HAL_TIM_PWM_MspInit+0x90>)
 8001fd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fd6:	4a09      	ldr	r2, [pc, #36]	@ (8001ffc <HAL_TIM_PWM_MspInit+0x90>)
 8001fd8:	f043 0302 	orr.w	r3, r3, #2
 8001fdc:	6413      	str	r3, [r2, #64]	@ 0x40
 8001fde:	4b07      	ldr	r3, [pc, #28]	@ (8001ffc <HAL_TIM_PWM_MspInit+0x90>)
 8001fe0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fe2:	f003 0302 	and.w	r3, r3, #2
 8001fe6:	60fb      	str	r3, [r7, #12]
 8001fe8:	68fb      	ldr	r3, [r7, #12]
}
 8001fea:	bf00      	nop
 8001fec:	371c      	adds	r7, #28
 8001fee:	46bd      	mov	sp, r7
 8001ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff4:	4770      	bx	lr
 8001ff6:	bf00      	nop
 8001ff8:	40010000 	.word	0x40010000
 8001ffc:	40023800 	.word	0x40023800
 8002000:	40000400 	.word	0x40000400

08002004 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002004:	b580      	push	{r7, lr}
 8002006:	b08a      	sub	sp, #40	@ 0x28
 8002008:	af00      	add	r7, sp, #0
 800200a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800200c:	f107 0314 	add.w	r3, r7, #20
 8002010:	2200      	movs	r2, #0
 8002012:	601a      	str	r2, [r3, #0]
 8002014:	605a      	str	r2, [r3, #4]
 8002016:	609a      	str	r2, [r3, #8]
 8002018:	60da      	str	r2, [r3, #12]
 800201a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	4a37      	ldr	r2, [pc, #220]	@ (8002100 <HAL_TIM_MspPostInit+0xfc>)
 8002022:	4293      	cmp	r3, r2
 8002024:	d11f      	bne.n	8002066 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002026:	2300      	movs	r3, #0
 8002028:	613b      	str	r3, [r7, #16]
 800202a:	4b36      	ldr	r3, [pc, #216]	@ (8002104 <HAL_TIM_MspPostInit+0x100>)
 800202c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800202e:	4a35      	ldr	r2, [pc, #212]	@ (8002104 <HAL_TIM_MspPostInit+0x100>)
 8002030:	f043 0301 	orr.w	r3, r3, #1
 8002034:	6313      	str	r3, [r2, #48]	@ 0x30
 8002036:	4b33      	ldr	r3, [pc, #204]	@ (8002104 <HAL_TIM_MspPostInit+0x100>)
 8002038:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800203a:	f003 0301 	and.w	r3, r3, #1
 800203e:	613b      	str	r3, [r7, #16]
 8002040:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002042:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002046:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002048:	2302      	movs	r3, #2
 800204a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800204c:	2300      	movs	r3, #0
 800204e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002050:	2300      	movs	r3, #0
 8002052:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002054:	2301      	movs	r3, #1
 8002056:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002058:	f107 0314 	add.w	r3, r7, #20
 800205c:	4619      	mov	r1, r3
 800205e:	482a      	ldr	r0, [pc, #168]	@ (8002108 <HAL_TIM_MspPostInit+0x104>)
 8002060:	f001 fd82 	bl	8003b68 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8002064:	e047      	b.n	80020f6 <HAL_TIM_MspPostInit+0xf2>
  else if(htim->Instance==TIM2)
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800206e:	d11f      	bne.n	80020b0 <HAL_TIM_MspPostInit+0xac>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002070:	2300      	movs	r3, #0
 8002072:	60fb      	str	r3, [r7, #12]
 8002074:	4b23      	ldr	r3, [pc, #140]	@ (8002104 <HAL_TIM_MspPostInit+0x100>)
 8002076:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002078:	4a22      	ldr	r2, [pc, #136]	@ (8002104 <HAL_TIM_MspPostInit+0x100>)
 800207a:	f043 0301 	orr.w	r3, r3, #1
 800207e:	6313      	str	r3, [r2, #48]	@ 0x30
 8002080:	4b20      	ldr	r3, [pc, #128]	@ (8002104 <HAL_TIM_MspPostInit+0x100>)
 8002082:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002084:	f003 0301 	and.w	r3, r3, #1
 8002088:	60fb      	str	r3, [r7, #12]
 800208a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 800208c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002090:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002092:	2302      	movs	r3, #2
 8002094:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002096:	2300      	movs	r3, #0
 8002098:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800209a:	2300      	movs	r3, #0
 800209c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800209e:	2301      	movs	r3, #1
 80020a0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020a2:	f107 0314 	add.w	r3, r7, #20
 80020a6:	4619      	mov	r1, r3
 80020a8:	4817      	ldr	r0, [pc, #92]	@ (8002108 <HAL_TIM_MspPostInit+0x104>)
 80020aa:	f001 fd5d 	bl	8003b68 <HAL_GPIO_Init>
}
 80020ae:	e022      	b.n	80020f6 <HAL_TIM_MspPostInit+0xf2>
  else if(htim->Instance==TIM3)
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	4a15      	ldr	r2, [pc, #84]	@ (800210c <HAL_TIM_MspPostInit+0x108>)
 80020b6:	4293      	cmp	r3, r2
 80020b8:	d11d      	bne.n	80020f6 <HAL_TIM_MspPostInit+0xf2>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80020ba:	2300      	movs	r3, #0
 80020bc:	60bb      	str	r3, [r7, #8]
 80020be:	4b11      	ldr	r3, [pc, #68]	@ (8002104 <HAL_TIM_MspPostInit+0x100>)
 80020c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020c2:	4a10      	ldr	r2, [pc, #64]	@ (8002104 <HAL_TIM_MspPostInit+0x100>)
 80020c4:	f043 0302 	orr.w	r3, r3, #2
 80020c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80020ca:	4b0e      	ldr	r3, [pc, #56]	@ (8002104 <HAL_TIM_MspPostInit+0x100>)
 80020cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020ce:	f003 0302 	and.w	r3, r3, #2
 80020d2:	60bb      	str	r3, [r7, #8]
 80020d4:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80020d6:	2310      	movs	r3, #16
 80020d8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020da:	2302      	movs	r3, #2
 80020dc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020de:	2300      	movs	r3, #0
 80020e0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020e2:	2300      	movs	r3, #0
 80020e4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80020e6:	2302      	movs	r3, #2
 80020e8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020ea:	f107 0314 	add.w	r3, r7, #20
 80020ee:	4619      	mov	r1, r3
 80020f0:	4807      	ldr	r0, [pc, #28]	@ (8002110 <HAL_TIM_MspPostInit+0x10c>)
 80020f2:	f001 fd39 	bl	8003b68 <HAL_GPIO_Init>
}
 80020f6:	bf00      	nop
 80020f8:	3728      	adds	r7, #40	@ 0x28
 80020fa:	46bd      	mov	sp, r7
 80020fc:	bd80      	pop	{r7, pc}
 80020fe:	bf00      	nop
 8002100:	40010000 	.word	0x40010000
 8002104:	40023800 	.word	0x40023800
 8002108:	40020000 	.word	0x40020000
 800210c:	40000400 	.word	0x40000400
 8002110:	40020400 	.word	0x40020400

08002114 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002114:	b580      	push	{r7, lr}
 8002116:	b08a      	sub	sp, #40	@ 0x28
 8002118:	af00      	add	r7, sp, #0
 800211a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800211c:	f107 0314 	add.w	r3, r7, #20
 8002120:	2200      	movs	r2, #0
 8002122:	601a      	str	r2, [r3, #0]
 8002124:	605a      	str	r2, [r3, #4]
 8002126:	609a      	str	r2, [r3, #8]
 8002128:	60da      	str	r2, [r3, #12]
 800212a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART6)
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	4a34      	ldr	r2, [pc, #208]	@ (8002204 <HAL_UART_MspInit+0xf0>)
 8002132:	4293      	cmp	r3, r2
 8002134:	d162      	bne.n	80021fc <HAL_UART_MspInit+0xe8>
  {
  /* USER CODE BEGIN USART6_MspInit 0 */

  /* USER CODE END USART6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART6_CLK_ENABLE();
 8002136:	2300      	movs	r3, #0
 8002138:	613b      	str	r3, [r7, #16]
 800213a:	4b33      	ldr	r3, [pc, #204]	@ (8002208 <HAL_UART_MspInit+0xf4>)
 800213c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800213e:	4a32      	ldr	r2, [pc, #200]	@ (8002208 <HAL_UART_MspInit+0xf4>)
 8002140:	f043 0320 	orr.w	r3, r3, #32
 8002144:	6453      	str	r3, [r2, #68]	@ 0x44
 8002146:	4b30      	ldr	r3, [pc, #192]	@ (8002208 <HAL_UART_MspInit+0xf4>)
 8002148:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800214a:	f003 0320 	and.w	r3, r3, #32
 800214e:	613b      	str	r3, [r7, #16]
 8002150:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002152:	2300      	movs	r3, #0
 8002154:	60fb      	str	r3, [r7, #12]
 8002156:	4b2c      	ldr	r3, [pc, #176]	@ (8002208 <HAL_UART_MspInit+0xf4>)
 8002158:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800215a:	4a2b      	ldr	r2, [pc, #172]	@ (8002208 <HAL_UART_MspInit+0xf4>)
 800215c:	f043 0301 	orr.w	r3, r3, #1
 8002160:	6313      	str	r3, [r2, #48]	@ 0x30
 8002162:	4b29      	ldr	r3, [pc, #164]	@ (8002208 <HAL_UART_MspInit+0xf4>)
 8002164:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002166:	f003 0301 	and.w	r3, r3, #1
 800216a:	60fb      	str	r3, [r7, #12]
 800216c:	68fb      	ldr	r3, [r7, #12]
    /**USART6 GPIO Configuration
    PA11     ------> USART6_TX
    PA12     ------> USART6_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800216e:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8002172:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002174:	2302      	movs	r3, #2
 8002176:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002178:	2300      	movs	r3, #0
 800217a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800217c:	2303      	movs	r3, #3
 800217e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8002180:	2308      	movs	r3, #8
 8002182:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002184:	f107 0314 	add.w	r3, r7, #20
 8002188:	4619      	mov	r1, r3
 800218a:	4820      	ldr	r0, [pc, #128]	@ (800220c <HAL_UART_MspInit+0xf8>)
 800218c:	f001 fcec 	bl	8003b68 <HAL_GPIO_Init>

    /* USART6 DMA Init */
    /* USART6_RX Init */
    hdma_usart6_rx.Instance = DMA2_Stream1;
 8002190:	4b1f      	ldr	r3, [pc, #124]	@ (8002210 <HAL_UART_MspInit+0xfc>)
 8002192:	4a20      	ldr	r2, [pc, #128]	@ (8002214 <HAL_UART_MspInit+0x100>)
 8002194:	601a      	str	r2, [r3, #0]
    hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 8002196:	4b1e      	ldr	r3, [pc, #120]	@ (8002210 <HAL_UART_MspInit+0xfc>)
 8002198:	f04f 6220 	mov.w	r2, #167772160	@ 0xa000000
 800219c:	605a      	str	r2, [r3, #4]
    hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800219e:	4b1c      	ldr	r3, [pc, #112]	@ (8002210 <HAL_UART_MspInit+0xfc>)
 80021a0:	2200      	movs	r2, #0
 80021a2:	609a      	str	r2, [r3, #8]
    hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80021a4:	4b1a      	ldr	r3, [pc, #104]	@ (8002210 <HAL_UART_MspInit+0xfc>)
 80021a6:	2200      	movs	r2, #0
 80021a8:	60da      	str	r2, [r3, #12]
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 80021aa:	4b19      	ldr	r3, [pc, #100]	@ (8002210 <HAL_UART_MspInit+0xfc>)
 80021ac:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80021b0:	611a      	str	r2, [r3, #16]
    hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80021b2:	4b17      	ldr	r3, [pc, #92]	@ (8002210 <HAL_UART_MspInit+0xfc>)
 80021b4:	2200      	movs	r2, #0
 80021b6:	615a      	str	r2, [r3, #20]
    hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80021b8:	4b15      	ldr	r3, [pc, #84]	@ (8002210 <HAL_UART_MspInit+0xfc>)
 80021ba:	2200      	movs	r2, #0
 80021bc:	619a      	str	r2, [r3, #24]
    hdma_usart6_rx.Init.Mode = DMA_NORMAL;
 80021be:	4b14      	ldr	r3, [pc, #80]	@ (8002210 <HAL_UART_MspInit+0xfc>)
 80021c0:	2200      	movs	r2, #0
 80021c2:	61da      	str	r2, [r3, #28]
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_LOW;
 80021c4:	4b12      	ldr	r3, [pc, #72]	@ (8002210 <HAL_UART_MspInit+0xfc>)
 80021c6:	2200      	movs	r2, #0
 80021c8:	621a      	str	r2, [r3, #32]
    hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80021ca:	4b11      	ldr	r3, [pc, #68]	@ (8002210 <HAL_UART_MspInit+0xfc>)
 80021cc:	2200      	movs	r2, #0
 80021ce:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 80021d0:	480f      	ldr	r0, [pc, #60]	@ (8002210 <HAL_UART_MspInit+0xfc>)
 80021d2:	f001 f8c7 	bl	8003364 <HAL_DMA_Init>
 80021d6:	4603      	mov	r3, r0
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d001      	beq.n	80021e0 <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 80021dc:	f7ff fe20 	bl	8001e20 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart6_rx);
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	4a0b      	ldr	r2, [pc, #44]	@ (8002210 <HAL_UART_MspInit+0xfc>)
 80021e4:	63da      	str	r2, [r3, #60]	@ 0x3c
 80021e6:	4a0a      	ldr	r2, [pc, #40]	@ (8002210 <HAL_UART_MspInit+0xfc>)
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART6 interrupt Init */
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 80021ec:	2200      	movs	r2, #0
 80021ee:	2100      	movs	r1, #0
 80021f0:	2047      	movs	r0, #71	@ 0x47
 80021f2:	f001 f880 	bl	80032f6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 80021f6:	2047      	movs	r0, #71	@ 0x47
 80021f8:	f001 f899 	bl	800332e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 80021fc:	bf00      	nop
 80021fe:	3728      	adds	r7, #40	@ 0x28
 8002200:	46bd      	mov	sp, r7
 8002202:	bd80      	pop	{r7, pc}
 8002204:	40011400 	.word	0x40011400
 8002208:	40023800 	.word	0x40023800
 800220c:	40020000 	.word	0x40020000
 8002210:	2000040c 	.word	0x2000040c
 8002214:	40026428 	.word	0x40026428

08002218 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002218:	b480      	push	{r7}
 800221a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800221c:	bf00      	nop
 800221e:	e7fd      	b.n	800221c <NMI_Handler+0x4>

08002220 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002220:	b480      	push	{r7}
 8002222:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002224:	bf00      	nop
 8002226:	e7fd      	b.n	8002224 <HardFault_Handler+0x4>

08002228 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002228:	b480      	push	{r7}
 800222a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800222c:	bf00      	nop
 800222e:	e7fd      	b.n	800222c <MemManage_Handler+0x4>

08002230 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002230:	b480      	push	{r7}
 8002232:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002234:	bf00      	nop
 8002236:	e7fd      	b.n	8002234 <BusFault_Handler+0x4>

08002238 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002238:	b480      	push	{r7}
 800223a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800223c:	bf00      	nop
 800223e:	e7fd      	b.n	800223c <UsageFault_Handler+0x4>

08002240 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002240:	b480      	push	{r7}
 8002242:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002244:	bf00      	nop
 8002246:	46bd      	mov	sp, r7
 8002248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800224c:	4770      	bx	lr

0800224e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800224e:	b480      	push	{r7}
 8002250:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002252:	bf00      	nop
 8002254:	46bd      	mov	sp, r7
 8002256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800225a:	4770      	bx	lr

0800225c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800225c:	b480      	push	{r7}
 800225e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002260:	bf00      	nop
 8002262:	46bd      	mov	sp, r7
 8002264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002268:	4770      	bx	lr

0800226a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800226a:	b580      	push	{r7, lr}
 800226c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800226e:	f000 f963 	bl	8002538 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002272:	bf00      	nop
 8002274:	bd80      	pop	{r7, pc}
	...

08002278 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC_IRQHandler(void)
{
 8002278:	b580      	push	{r7, lr}
 800227a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 800227c:	4802      	ldr	r0, [pc, #8]	@ (8002288 <ADC_IRQHandler+0x10>)
 800227e:	f000 fa7d 	bl	800277c <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8002282:	bf00      	nop
 8002284:	bd80      	pop	{r7, pc}
 8002286:	bf00      	nop
 8002288:	20000244 	.word	0x20000244

0800228c <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 800228c:	b580      	push	{r7, lr}
 800228e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002290:	4802      	ldr	r0, [pc, #8]	@ (800229c <DMA2_Stream0_IRQHandler+0x10>)
 8002292:	f001 f9ff 	bl	8003694 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8002296:	bf00      	nop
 8002298:	bd80      	pop	{r7, pc}
 800229a:	bf00      	nop
 800229c:	2000028c 	.word	0x2000028c

080022a0 <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 80022a0:	b580      	push	{r7, lr}
 80022a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_rx);
 80022a4:	4802      	ldr	r0, [pc, #8]	@ (80022b0 <DMA2_Stream1_IRQHandler+0x10>)
 80022a6:	f001 f9f5 	bl	8003694 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 80022aa:	bf00      	nop
 80022ac:	bd80      	pop	{r7, pc}
 80022ae:	bf00      	nop
 80022b0:	2000040c 	.word	0x2000040c

080022b4 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 80022b4:	b580      	push	{r7, lr}
 80022b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 80022b8:	4802      	ldr	r0, [pc, #8]	@ (80022c4 <USART6_IRQHandler+0x10>)
 80022ba:	f003 f843 	bl	8005344 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 80022be:	bf00      	nop
 80022c0:	bd80      	pop	{r7, pc}
 80022c2:	bf00      	nop
 80022c4:	200003c4 	.word	0x200003c4

080022c8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80022c8:	b480      	push	{r7}
 80022ca:	af00      	add	r7, sp, #0
  return 1;
 80022cc:	2301      	movs	r3, #1
}
 80022ce:	4618      	mov	r0, r3
 80022d0:	46bd      	mov	sp, r7
 80022d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d6:	4770      	bx	lr

080022d8 <_kill>:

int _kill(int pid, int sig)
{
 80022d8:	b580      	push	{r7, lr}
 80022da:	b082      	sub	sp, #8
 80022dc:	af00      	add	r7, sp, #0
 80022de:	6078      	str	r0, [r7, #4]
 80022e0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80022e2:	f005 ff25 	bl	8008130 <__errno>
 80022e6:	4603      	mov	r3, r0
 80022e8:	2216      	movs	r2, #22
 80022ea:	601a      	str	r2, [r3, #0]
  return -1;
 80022ec:	f04f 33ff 	mov.w	r3, #4294967295
}
 80022f0:	4618      	mov	r0, r3
 80022f2:	3708      	adds	r7, #8
 80022f4:	46bd      	mov	sp, r7
 80022f6:	bd80      	pop	{r7, pc}

080022f8 <_exit>:

void _exit (int status)
{
 80022f8:	b580      	push	{r7, lr}
 80022fa:	b082      	sub	sp, #8
 80022fc:	af00      	add	r7, sp, #0
 80022fe:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002300:	f04f 31ff 	mov.w	r1, #4294967295
 8002304:	6878      	ldr	r0, [r7, #4]
 8002306:	f7ff ffe7 	bl	80022d8 <_kill>
  while (1) {}    /* Make sure we hang here */
 800230a:	bf00      	nop
 800230c:	e7fd      	b.n	800230a <_exit+0x12>

0800230e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800230e:	b580      	push	{r7, lr}
 8002310:	b086      	sub	sp, #24
 8002312:	af00      	add	r7, sp, #0
 8002314:	60f8      	str	r0, [r7, #12]
 8002316:	60b9      	str	r1, [r7, #8]
 8002318:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800231a:	2300      	movs	r3, #0
 800231c:	617b      	str	r3, [r7, #20]
 800231e:	e00a      	b.n	8002336 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002320:	f3af 8000 	nop.w
 8002324:	4601      	mov	r1, r0
 8002326:	68bb      	ldr	r3, [r7, #8]
 8002328:	1c5a      	adds	r2, r3, #1
 800232a:	60ba      	str	r2, [r7, #8]
 800232c:	b2ca      	uxtb	r2, r1
 800232e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002330:	697b      	ldr	r3, [r7, #20]
 8002332:	3301      	adds	r3, #1
 8002334:	617b      	str	r3, [r7, #20]
 8002336:	697a      	ldr	r2, [r7, #20]
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	429a      	cmp	r2, r3
 800233c:	dbf0      	blt.n	8002320 <_read+0x12>
  }

  return len;
 800233e:	687b      	ldr	r3, [r7, #4]
}
 8002340:	4618      	mov	r0, r3
 8002342:	3718      	adds	r7, #24
 8002344:	46bd      	mov	sp, r7
 8002346:	bd80      	pop	{r7, pc}

08002348 <_close>:
  }
  return len;
}

int _close(int file)
{
 8002348:	b480      	push	{r7}
 800234a:	b083      	sub	sp, #12
 800234c:	af00      	add	r7, sp, #0
 800234e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002350:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002354:	4618      	mov	r0, r3
 8002356:	370c      	adds	r7, #12
 8002358:	46bd      	mov	sp, r7
 800235a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800235e:	4770      	bx	lr

08002360 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002360:	b480      	push	{r7}
 8002362:	b083      	sub	sp, #12
 8002364:	af00      	add	r7, sp, #0
 8002366:	6078      	str	r0, [r7, #4]
 8002368:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800236a:	683b      	ldr	r3, [r7, #0]
 800236c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002370:	605a      	str	r2, [r3, #4]
  return 0;
 8002372:	2300      	movs	r3, #0
}
 8002374:	4618      	mov	r0, r3
 8002376:	370c      	adds	r7, #12
 8002378:	46bd      	mov	sp, r7
 800237a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800237e:	4770      	bx	lr

08002380 <_isatty>:

int _isatty(int file)
{
 8002380:	b480      	push	{r7}
 8002382:	b083      	sub	sp, #12
 8002384:	af00      	add	r7, sp, #0
 8002386:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002388:	2301      	movs	r3, #1
}
 800238a:	4618      	mov	r0, r3
 800238c:	370c      	adds	r7, #12
 800238e:	46bd      	mov	sp, r7
 8002390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002394:	4770      	bx	lr

08002396 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002396:	b480      	push	{r7}
 8002398:	b085      	sub	sp, #20
 800239a:	af00      	add	r7, sp, #0
 800239c:	60f8      	str	r0, [r7, #12]
 800239e:	60b9      	str	r1, [r7, #8]
 80023a0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80023a2:	2300      	movs	r3, #0
}
 80023a4:	4618      	mov	r0, r3
 80023a6:	3714      	adds	r7, #20
 80023a8:	46bd      	mov	sp, r7
 80023aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ae:	4770      	bx	lr

080023b0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80023b0:	b580      	push	{r7, lr}
 80023b2:	b086      	sub	sp, #24
 80023b4:	af00      	add	r7, sp, #0
 80023b6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80023b8:	4a14      	ldr	r2, [pc, #80]	@ (800240c <_sbrk+0x5c>)
 80023ba:	4b15      	ldr	r3, [pc, #84]	@ (8002410 <_sbrk+0x60>)
 80023bc:	1ad3      	subs	r3, r2, r3
 80023be:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80023c0:	697b      	ldr	r3, [r7, #20]
 80023c2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80023c4:	4b13      	ldr	r3, [pc, #76]	@ (8002414 <_sbrk+0x64>)
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d102      	bne.n	80023d2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80023cc:	4b11      	ldr	r3, [pc, #68]	@ (8002414 <_sbrk+0x64>)
 80023ce:	4a12      	ldr	r2, [pc, #72]	@ (8002418 <_sbrk+0x68>)
 80023d0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80023d2:	4b10      	ldr	r3, [pc, #64]	@ (8002414 <_sbrk+0x64>)
 80023d4:	681a      	ldr	r2, [r3, #0]
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	4413      	add	r3, r2
 80023da:	693a      	ldr	r2, [r7, #16]
 80023dc:	429a      	cmp	r2, r3
 80023de:	d207      	bcs.n	80023f0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80023e0:	f005 fea6 	bl	8008130 <__errno>
 80023e4:	4603      	mov	r3, r0
 80023e6:	220c      	movs	r2, #12
 80023e8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80023ea:	f04f 33ff 	mov.w	r3, #4294967295
 80023ee:	e009      	b.n	8002404 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80023f0:	4b08      	ldr	r3, [pc, #32]	@ (8002414 <_sbrk+0x64>)
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80023f6:	4b07      	ldr	r3, [pc, #28]	@ (8002414 <_sbrk+0x64>)
 80023f8:	681a      	ldr	r2, [r3, #0]
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	4413      	add	r3, r2
 80023fe:	4a05      	ldr	r2, [pc, #20]	@ (8002414 <_sbrk+0x64>)
 8002400:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002402:	68fb      	ldr	r3, [r7, #12]
}
 8002404:	4618      	mov	r0, r3
 8002406:	3718      	adds	r7, #24
 8002408:	46bd      	mov	sp, r7
 800240a:	bd80      	pop	{r7, pc}
 800240c:	20020000 	.word	0x20020000
 8002410:	00000400 	.word	0x00000400
 8002414:	200004e8 	.word	0x200004e8
 8002418:	20000640 	.word	0x20000640

0800241c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800241c:	b480      	push	{r7}
 800241e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002420:	4b06      	ldr	r3, [pc, #24]	@ (800243c <SystemInit+0x20>)
 8002422:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002426:	4a05      	ldr	r2, [pc, #20]	@ (800243c <SystemInit+0x20>)
 8002428:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800242c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002430:	bf00      	nop
 8002432:	46bd      	mov	sp, r7
 8002434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002438:	4770      	bx	lr
 800243a:	bf00      	nop
 800243c:	e000ed00 	.word	0xe000ed00

08002440 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002440:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002478 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002444:	f7ff ffea 	bl	800241c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002448:	480c      	ldr	r0, [pc, #48]	@ (800247c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800244a:	490d      	ldr	r1, [pc, #52]	@ (8002480 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800244c:	4a0d      	ldr	r2, [pc, #52]	@ (8002484 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800244e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002450:	e002      	b.n	8002458 <LoopCopyDataInit>

08002452 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002452:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002454:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002456:	3304      	adds	r3, #4

08002458 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002458:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800245a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800245c:	d3f9      	bcc.n	8002452 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800245e:	4a0a      	ldr	r2, [pc, #40]	@ (8002488 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002460:	4c0a      	ldr	r4, [pc, #40]	@ (800248c <LoopFillZerobss+0x22>)
  movs r3, #0
 8002462:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002464:	e001      	b.n	800246a <LoopFillZerobss>

08002466 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002466:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002468:	3204      	adds	r2, #4

0800246a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800246a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800246c:	d3fb      	bcc.n	8002466 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800246e:	f005 fe65 	bl	800813c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002472:	f7ff f89d 	bl	80015b0 <main>
  bx  lr    
 8002476:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002478:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800247c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002480:	20000224 	.word	0x20000224
  ldr r2, =_sidata
 8002484:	0800b188 	.word	0x0800b188
  ldr r2, =_sbss
 8002488:	20000228 	.word	0x20000228
  ldr r4, =_ebss
 800248c:	2000063c 	.word	0x2000063c

08002490 <DMA1_Stream0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002490:	e7fe      	b.n	8002490 <DMA1_Stream0_IRQHandler>
	...

08002494 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002494:	b580      	push	{r7, lr}
 8002496:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002498:	4b0e      	ldr	r3, [pc, #56]	@ (80024d4 <HAL_Init+0x40>)
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	4a0d      	ldr	r2, [pc, #52]	@ (80024d4 <HAL_Init+0x40>)
 800249e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80024a2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80024a4:	4b0b      	ldr	r3, [pc, #44]	@ (80024d4 <HAL_Init+0x40>)
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	4a0a      	ldr	r2, [pc, #40]	@ (80024d4 <HAL_Init+0x40>)
 80024aa:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80024ae:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80024b0:	4b08      	ldr	r3, [pc, #32]	@ (80024d4 <HAL_Init+0x40>)
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	4a07      	ldr	r2, [pc, #28]	@ (80024d4 <HAL_Init+0x40>)
 80024b6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80024ba:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80024bc:	2003      	movs	r0, #3
 80024be:	f000 ff0f 	bl	80032e0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80024c2:	200f      	movs	r0, #15
 80024c4:	f000 f808 	bl	80024d8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80024c8:	f7ff fcb0 	bl	8001e2c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80024cc:	2300      	movs	r3, #0
}
 80024ce:	4618      	mov	r0, r3
 80024d0:	bd80      	pop	{r7, pc}
 80024d2:	bf00      	nop
 80024d4:	40023c00 	.word	0x40023c00

080024d8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80024d8:	b580      	push	{r7, lr}
 80024da:	b082      	sub	sp, #8
 80024dc:	af00      	add	r7, sp, #0
 80024de:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80024e0:	4b12      	ldr	r3, [pc, #72]	@ (800252c <HAL_InitTick+0x54>)
 80024e2:	681a      	ldr	r2, [r3, #0]
 80024e4:	4b12      	ldr	r3, [pc, #72]	@ (8002530 <HAL_InitTick+0x58>)
 80024e6:	781b      	ldrb	r3, [r3, #0]
 80024e8:	4619      	mov	r1, r3
 80024ea:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80024ee:	fbb3 f3f1 	udiv	r3, r3, r1
 80024f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80024f6:	4618      	mov	r0, r3
 80024f8:	f000 ff27 	bl	800334a <HAL_SYSTICK_Config>
 80024fc:	4603      	mov	r3, r0
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d001      	beq.n	8002506 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002502:	2301      	movs	r3, #1
 8002504:	e00e      	b.n	8002524 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	2b0f      	cmp	r3, #15
 800250a:	d80a      	bhi.n	8002522 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800250c:	2200      	movs	r2, #0
 800250e:	6879      	ldr	r1, [r7, #4]
 8002510:	f04f 30ff 	mov.w	r0, #4294967295
 8002514:	f000 feef 	bl	80032f6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002518:	4a06      	ldr	r2, [pc, #24]	@ (8002534 <HAL_InitTick+0x5c>)
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800251e:	2300      	movs	r3, #0
 8002520:	e000      	b.n	8002524 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002522:	2301      	movs	r3, #1
}
 8002524:	4618      	mov	r0, r3
 8002526:	3708      	adds	r7, #8
 8002528:	46bd      	mov	sp, r7
 800252a:	bd80      	pop	{r7, pc}
 800252c:	20000050 	.word	0x20000050
 8002530:	20000058 	.word	0x20000058
 8002534:	20000054 	.word	0x20000054

08002538 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002538:	b480      	push	{r7}
 800253a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800253c:	4b06      	ldr	r3, [pc, #24]	@ (8002558 <HAL_IncTick+0x20>)
 800253e:	781b      	ldrb	r3, [r3, #0]
 8002540:	461a      	mov	r2, r3
 8002542:	4b06      	ldr	r3, [pc, #24]	@ (800255c <HAL_IncTick+0x24>)
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	4413      	add	r3, r2
 8002548:	4a04      	ldr	r2, [pc, #16]	@ (800255c <HAL_IncTick+0x24>)
 800254a:	6013      	str	r3, [r2, #0]
}
 800254c:	bf00      	nop
 800254e:	46bd      	mov	sp, r7
 8002550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002554:	4770      	bx	lr
 8002556:	bf00      	nop
 8002558:	20000058 	.word	0x20000058
 800255c:	200004ec 	.word	0x200004ec

08002560 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002560:	b480      	push	{r7}
 8002562:	af00      	add	r7, sp, #0
  return uwTick;
 8002564:	4b03      	ldr	r3, [pc, #12]	@ (8002574 <HAL_GetTick+0x14>)
 8002566:	681b      	ldr	r3, [r3, #0]
}
 8002568:	4618      	mov	r0, r3
 800256a:	46bd      	mov	sp, r7
 800256c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002570:	4770      	bx	lr
 8002572:	bf00      	nop
 8002574:	200004ec 	.word	0x200004ec

08002578 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002578:	b580      	push	{r7, lr}
 800257a:	b084      	sub	sp, #16
 800257c:	af00      	add	r7, sp, #0
 800257e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002580:	2300      	movs	r3, #0
 8002582:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	2b00      	cmp	r3, #0
 8002588:	d101      	bne.n	800258e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800258a:	2301      	movs	r3, #1
 800258c:	e033      	b.n	80025f6 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002592:	2b00      	cmp	r3, #0
 8002594:	d109      	bne.n	80025aa <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002596:	6878      	ldr	r0, [r7, #4]
 8002598:	f7ff fc70 	bl	8001e7c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	2200      	movs	r2, #0
 80025a0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	2200      	movs	r2, #0
 80025a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025ae:	f003 0310 	and.w	r3, r3, #16
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d118      	bne.n	80025e8 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025ba:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80025be:	f023 0302 	bic.w	r3, r3, #2
 80025c2:	f043 0202 	orr.w	r2, r3, #2
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 80025ca:	6878      	ldr	r0, [r7, #4]
 80025cc:	f000 fc30 	bl	8002e30 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	2200      	movs	r2, #0
 80025d4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025da:	f023 0303 	bic.w	r3, r3, #3
 80025de:	f043 0201 	orr.w	r2, r3, #1
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	641a      	str	r2, [r3, #64]	@ 0x40
 80025e6:	e001      	b.n	80025ec <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80025e8:	2301      	movs	r3, #1
 80025ea:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	2200      	movs	r2, #0
 80025f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 80025f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80025f6:	4618      	mov	r0, r3
 80025f8:	3710      	adds	r7, #16
 80025fa:	46bd      	mov	sp, r7
 80025fc:	bd80      	pop	{r7, pc}
	...

08002600 <HAL_ADC_Start_IT>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef *hadc)
{
 8002600:	b480      	push	{r7}
 8002602:	b085      	sub	sp, #20
 8002604:	af00      	add	r7, sp, #0
 8002606:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8002608:	2300      	movs	r3, #0
 800260a:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002612:	2b01      	cmp	r3, #1
 8002614:	d101      	bne.n	800261a <HAL_ADC_Start_IT+0x1a>
 8002616:	2302      	movs	r3, #2
 8002618:	e0a1      	b.n	800275e <HAL_ADC_Start_IT+0x15e>
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	2201      	movs	r2, #1
 800261e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	689b      	ldr	r3, [r3, #8]
 8002628:	f003 0301 	and.w	r3, r3, #1
 800262c:	2b01      	cmp	r3, #1
 800262e:	d018      	beq.n	8002662 <HAL_ADC_Start_IT+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	689a      	ldr	r2, [r3, #8]
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	f042 0201 	orr.w	r2, r2, #1
 800263e:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002640:	4b4a      	ldr	r3, [pc, #296]	@ (800276c <HAL_ADC_Start_IT+0x16c>)
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	4a4a      	ldr	r2, [pc, #296]	@ (8002770 <HAL_ADC_Start_IT+0x170>)
 8002646:	fba2 2303 	umull	r2, r3, r2, r3
 800264a:	0c9a      	lsrs	r2, r3, #18
 800264c:	4613      	mov	r3, r2
 800264e:	005b      	lsls	r3, r3, #1
 8002650:	4413      	add	r3, r2
 8002652:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8002654:	e002      	b.n	800265c <HAL_ADC_Start_IT+0x5c>
    {
      counter--;
 8002656:	68bb      	ldr	r3, [r7, #8]
 8002658:	3b01      	subs	r3, #1
 800265a:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 800265c:	68bb      	ldr	r3, [r7, #8]
 800265e:	2b00      	cmp	r3, #0
 8002660:	d1f9      	bne.n	8002656 <HAL_ADC_Start_IT+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	689b      	ldr	r3, [r3, #8]
 8002668:	f003 0301 	and.w	r3, r3, #1
 800266c:	2b01      	cmp	r3, #1
 800266e:	d169      	bne.n	8002744 <HAL_ADC_Start_IT+0x144>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002674:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8002678:	f023 0301 	bic.w	r3, r3, #1
 800267c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	685b      	ldr	r3, [r3, #4]
 800268a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800268e:	2b00      	cmp	r3, #0
 8002690:	d007      	beq.n	80026a2 <HAL_ADC_Start_IT+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002696:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800269a:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026a6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80026aa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80026ae:	d106      	bne.n	80026be <HAL_ADC_Start_IT+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026b4:	f023 0206 	bic.w	r2, r3, #6
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	645a      	str	r2, [r3, #68]	@ 0x44
 80026bc:	e002      	b.n	80026c4 <HAL_ADC_Start_IT+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	2200      	movs	r2, #0
 80026c2:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	2200      	movs	r2, #0
 80026c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80026cc:	4b29      	ldr	r3, [pc, #164]	@ (8002774 <HAL_ADC_Start_IT+0x174>)
 80026ce:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 80026d8:	601a      	str	r2, [r3, #0]

    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_OVR));
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	685b      	ldr	r3, [r3, #4]
 80026e0:	687a      	ldr	r2, [r7, #4]
 80026e2:	6812      	ldr	r2, [r2, #0]
 80026e4:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80026e8:	f043 0320 	orr.w	r3, r3, #32
 80026ec:	6053      	str	r3, [r2, #4]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	685b      	ldr	r3, [r3, #4]
 80026f2:	f003 031f 	and.w	r3, r3, #31
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d10f      	bne.n	800271a <HAL_ADC_Start_IT+0x11a>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	689b      	ldr	r3, [r3, #8]
 8002700:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002704:	2b00      	cmp	r3, #0
 8002706:	d129      	bne.n	800275c <HAL_ADC_Start_IT+0x15c>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	689a      	ldr	r2, [r3, #8]
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002716:	609a      	str	r2, [r3, #8]
 8002718:	e020      	b.n	800275c <HAL_ADC_Start_IT+0x15c>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	4a16      	ldr	r2, [pc, #88]	@ (8002778 <HAL_ADC_Start_IT+0x178>)
 8002720:	4293      	cmp	r3, r2
 8002722:	d11b      	bne.n	800275c <HAL_ADC_Start_IT+0x15c>
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	689b      	ldr	r3, [r3, #8]
 800272a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800272e:	2b00      	cmp	r3, #0
 8002730:	d114      	bne.n	800275c <HAL_ADC_Start_IT+0x15c>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	689a      	ldr	r2, [r3, #8]
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002740:	609a      	str	r2, [r3, #8]
 8002742:	e00b      	b.n	800275c <HAL_ADC_Start_IT+0x15c>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002748:	f043 0210 	orr.w	r2, r3, #16
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002754:	f043 0201 	orr.w	r2, r3, #1
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 800275c:	2300      	movs	r3, #0
}
 800275e:	4618      	mov	r0, r3
 8002760:	3714      	adds	r7, #20
 8002762:	46bd      	mov	sp, r7
 8002764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002768:	4770      	bx	lr
 800276a:	bf00      	nop
 800276c:	20000050 	.word	0x20000050
 8002770:	431bde83 	.word	0x431bde83
 8002774:	40012300 	.word	0x40012300
 8002778:	40012000 	.word	0x40012000

0800277c <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 800277c:	b580      	push	{r7, lr}
 800277e:	b086      	sub	sp, #24
 8002780:	af00      	add	r7, sp, #0
 8002782:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8002784:	2300      	movs	r3, #0
 8002786:	617b      	str	r3, [r7, #20]
 8002788:	2300      	movs	r3, #0
 800278a:	613b      	str	r3, [r7, #16]

  uint32_t tmp_sr = hadc->Instance->SR;
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	685b      	ldr	r3, [r3, #4]
 800279a:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));

  tmp1 = tmp_sr & ADC_FLAG_EOC;
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	f003 0302 	and.w	r3, r3, #2
 80027a2:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 80027a4:	68bb      	ldr	r3, [r7, #8]
 80027a6:	f003 0320 	and.w	r3, r3, #32
 80027aa:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if (tmp1 && tmp2)
 80027ac:	697b      	ldr	r3, [r7, #20]
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d049      	beq.n	8002846 <HAL_ADC_IRQHandler+0xca>
 80027b2:	693b      	ldr	r3, [r7, #16]
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d046      	beq.n	8002846 <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027bc:	f003 0310 	and.w	r3, r3, #16
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d105      	bne.n	80027d0 <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027c8:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	689b      	ldr	r3, [r3, #8]
 80027d6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d12b      	bne.n	8002836 <HAL_ADC_IRQHandler+0xba>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d127      	bne.n	8002836 <HAL_ADC_IRQHandler+0xba>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027ec:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d006      	beq.n	8002802 <HAL_ADC_IRQHandler+0x86>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	689b      	ldr	r3, [r3, #8]
 80027fa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d119      	bne.n	8002836 <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	685a      	ldr	r2, [r3, #4]
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	f022 0220 	bic.w	r2, r2, #32
 8002810:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002816:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002822:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002826:	2b00      	cmp	r3, #0
 8002828:	d105      	bne.n	8002836 <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800282e:	f043 0201 	orr.w	r2, r3, #1
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002836:	6878      	ldr	r0, [r7, #4]
 8002838:	f000 f9a0 	bl	8002b7c <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	f06f 0212 	mvn.w	r2, #18
 8002844:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	f003 0304 	and.w	r3, r3, #4
 800284c:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 800284e:	68bb      	ldr	r3, [r7, #8]
 8002850:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002854:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if (tmp1 && tmp2)
 8002856:	697b      	ldr	r3, [r7, #20]
 8002858:	2b00      	cmp	r3, #0
 800285a:	d057      	beq.n	800290c <HAL_ADC_IRQHandler+0x190>
 800285c:	693b      	ldr	r3, [r7, #16]
 800285e:	2b00      	cmp	r3, #0
 8002860:	d054      	beq.n	800290c <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002866:	f003 0310 	and.w	r3, r3, #16
 800286a:	2b00      	cmp	r3, #0
 800286c:	d105      	bne.n	800287a <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002872:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	689b      	ldr	r3, [r3, #8]
 8002880:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8002884:	2b00      	cmp	r3, #0
 8002886:	d139      	bne.n	80028fc <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800288e:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8002892:	2b00      	cmp	r3, #0
 8002894:	d006      	beq.n	80028a4 <HAL_ADC_IRQHandler+0x128>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	689b      	ldr	r3, [r3, #8]
 800289c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d12b      	bne.n	80028fc <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	685b      	ldr	r3, [r3, #4]
 80028aa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d124      	bne.n	80028fc <HAL_ADC_IRQHandler+0x180>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	689b      	ldr	r3, [r3, #8]
 80028b8:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d11d      	bne.n	80028fc <HAL_ADC_IRQHandler+0x180>
          (hadc->Init.ContinuousConvMode == DISABLE))))
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	7e1b      	ldrb	r3, [r3, #24]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d119      	bne.n	80028fc <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	685a      	ldr	r2, [r3, #4]
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80028d6:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028dc:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028e8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d105      	bne.n	80028fc <HAL_ADC_IRQHandler+0x180>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028f4:	f043 0201 	orr.w	r2, r3, #1
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Conversion complete callback */
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80028fc:	6878      	ldr	r0, [r7, #4]
 80028fe:	f000 fc15 	bl	800312c <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	f06f 020c 	mvn.w	r2, #12
 800290a:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_AWD;
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	f003 0301 	and.w	r3, r3, #1
 8002912:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 8002914:	68bb      	ldr	r3, [r7, #8]
 8002916:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800291a:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if (tmp1 && tmp2)
 800291c:	697b      	ldr	r3, [r7, #20]
 800291e:	2b00      	cmp	r3, #0
 8002920:	d017      	beq.n	8002952 <HAL_ADC_IRQHandler+0x1d6>
 8002922:	693b      	ldr	r3, [r7, #16]
 8002924:	2b00      	cmp	r3, #0
 8002926:	d014      	beq.n	8002952 <HAL_ADC_IRQHandler+0x1d6>
  {
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	f003 0301 	and.w	r3, r3, #1
 8002932:	2b01      	cmp	r3, #1
 8002934:	d10d      	bne.n	8002952 <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800293a:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002942:	6878      	ldr	r0, [r7, #4]
 8002944:	f000 f92e 	bl	8002ba4 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	f06f 0201 	mvn.w	r2, #1
 8002950:	601a      	str	r2, [r3, #0]
    }
  }

  tmp1 = tmp_sr & ADC_FLAG_OVR;
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	f003 0320 	and.w	r3, r3, #32
 8002958:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 800295a:	68bb      	ldr	r3, [r7, #8]
 800295c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002960:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if (tmp1 && tmp2)
 8002962:	697b      	ldr	r3, [r7, #20]
 8002964:	2b00      	cmp	r3, #0
 8002966:	d015      	beq.n	8002994 <HAL_ADC_IRQHandler+0x218>
 8002968:	693b      	ldr	r3, [r7, #16]
 800296a:	2b00      	cmp	r3, #0
 800296c:	d012      	beq.n	8002994 <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */

    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002972:	f043 0202 	orr.w	r2, r3, #2
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	f06f 0220 	mvn.w	r2, #32
 8002982:	601a      	str	r2, [r3, #0]

    /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ErrorCallback(hadc);
#else
    HAL_ADC_ErrorCallback(hadc);
 8002984:	6878      	ldr	r0, [r7, #4]
 8002986:	f000 f917 	bl	8002bb8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	f06f 0220 	mvn.w	r2, #32
 8002992:	601a      	str	r2, [r3, #0]
  }
}
 8002994:	bf00      	nop
 8002996:	3718      	adds	r7, #24
 8002998:	46bd      	mov	sp, r7
 800299a:	bd80      	pop	{r7, pc}

0800299c <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 800299c:	b580      	push	{r7, lr}
 800299e:	b086      	sub	sp, #24
 80029a0:	af00      	add	r7, sp, #0
 80029a2:	60f8      	str	r0, [r7, #12]
 80029a4:	60b9      	str	r1, [r7, #8]
 80029a6:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 80029a8:	2300      	movs	r3, #0
 80029aa:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80029b2:	2b01      	cmp	r3, #1
 80029b4:	d101      	bne.n	80029ba <HAL_ADC_Start_DMA+0x1e>
 80029b6:	2302      	movs	r3, #2
 80029b8:	e0ce      	b.n	8002b58 <HAL_ADC_Start_DMA+0x1bc>
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	2201      	movs	r2, #1
 80029be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	689b      	ldr	r3, [r3, #8]
 80029c8:	f003 0301 	and.w	r3, r3, #1
 80029cc:	2b01      	cmp	r3, #1
 80029ce:	d018      	beq.n	8002a02 <HAL_ADC_Start_DMA+0x66>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	689a      	ldr	r2, [r3, #8]
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	f042 0201 	orr.w	r2, r2, #1
 80029de:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80029e0:	4b5f      	ldr	r3, [pc, #380]	@ (8002b60 <HAL_ADC_Start_DMA+0x1c4>)
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	4a5f      	ldr	r2, [pc, #380]	@ (8002b64 <HAL_ADC_Start_DMA+0x1c8>)
 80029e6:	fba2 2303 	umull	r2, r3, r2, r3
 80029ea:	0c9a      	lsrs	r2, r3, #18
 80029ec:	4613      	mov	r3, r2
 80029ee:	005b      	lsls	r3, r3, #1
 80029f0:	4413      	add	r3, r2
 80029f2:	613b      	str	r3, [r7, #16]
    while (counter != 0U)
 80029f4:	e002      	b.n	80029fc <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 80029f6:	693b      	ldr	r3, [r7, #16]
 80029f8:	3b01      	subs	r3, #1
 80029fa:	613b      	str	r3, [r7, #16]
    while (counter != 0U)
 80029fc:	693b      	ldr	r3, [r7, #16]
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d1f9      	bne.n	80029f6 <HAL_ADC_Start_DMA+0x5a>
    }
  }

  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	689b      	ldr	r3, [r3, #8]
 8002a08:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a0c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002a10:	d107      	bne.n	8002a22 <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	689a      	ldr	r2, [r3, #8]
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002a20:	609a      	str	r2, [r3, #8]
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	689b      	ldr	r3, [r3, #8]
 8002a28:	f003 0301 	and.w	r3, r3, #1
 8002a2c:	2b01      	cmp	r3, #1
 8002a2e:	f040 8086 	bne.w	8002b3e <HAL_ADC_Start_DMA+0x1a2>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a36:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8002a3a:	f023 0301 	bic.w	r3, r3, #1
 8002a3e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	685b      	ldr	r3, [r3, #4]
 8002a4c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d007      	beq.n	8002a64 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a58:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002a5c:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a68:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002a6c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002a70:	d106      	bne.n	8002a80 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a76:	f023 0206 	bic.w	r2, r3, #6
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	645a      	str	r2, [r3, #68]	@ 0x44
 8002a7e:	e002      	b.n	8002a86 <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	2200      	movs	r2, #0
 8002a84:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	2200      	movs	r2, #0
 8002a8a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002a8e:	4b36      	ldr	r3, [pc, #216]	@ (8002b68 <HAL_ADC_Start_DMA+0x1cc>)
 8002a90:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002a96:	4a35      	ldr	r2, [pc, #212]	@ (8002b6c <HAL_ADC_Start_DMA+0x1d0>)
 8002a98:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002a9e:	4a34      	ldr	r2, [pc, #208]	@ (8002b70 <HAL_ADC_Start_DMA+0x1d4>)
 8002aa0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002aa6:	4a33      	ldr	r2, [pc, #204]	@ (8002b74 <HAL_ADC_Start_DMA+0x1d8>)
 8002aa8:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8002ab2:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	685a      	ldr	r2, [r3, #4]
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 8002ac2:	605a      	str	r2, [r3, #4]

    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	689a      	ldr	r2, [r3, #8]
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002ad2:	609a      	str	r2, [r3, #8]

    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	334c      	adds	r3, #76	@ 0x4c
 8002ade:	4619      	mov	r1, r3
 8002ae0:	68ba      	ldr	r2, [r7, #8]
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	f000 fcec 	bl	80034c0 <HAL_DMA_Start_IT>

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002ae8:	697b      	ldr	r3, [r7, #20]
 8002aea:	685b      	ldr	r3, [r3, #4]
 8002aec:	f003 031f 	and.w	r3, r3, #31
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d10f      	bne.n	8002b14 <HAL_ADC_Start_DMA+0x178>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	689b      	ldr	r3, [r3, #8]
 8002afa:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d129      	bne.n	8002b56 <HAL_ADC_Start_DMA+0x1ba>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	689a      	ldr	r2, [r3, #8]
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002b10:	609a      	str	r2, [r3, #8]
 8002b12:	e020      	b.n	8002b56 <HAL_ADC_Start_DMA+0x1ba>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	4a17      	ldr	r2, [pc, #92]	@ (8002b78 <HAL_ADC_Start_DMA+0x1dc>)
 8002b1a:	4293      	cmp	r3, r2
 8002b1c:	d11b      	bne.n	8002b56 <HAL_ADC_Start_DMA+0x1ba>
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	689b      	ldr	r3, [r3, #8]
 8002b24:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d114      	bne.n	8002b56 <HAL_ADC_Start_DMA+0x1ba>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	689a      	ldr	r2, [r3, #8]
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002b3a:	609a      	str	r2, [r3, #8]
 8002b3c:	e00b      	b.n	8002b56 <HAL_ADC_Start_DMA+0x1ba>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b42:	f043 0210 	orr.w	r2, r3, #16
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b4e:	f043 0201 	orr.w	r2, r3, #1
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8002b56:	2300      	movs	r3, #0
}
 8002b58:	4618      	mov	r0, r3
 8002b5a:	3718      	adds	r7, #24
 8002b5c:	46bd      	mov	sp, r7
 8002b5e:	bd80      	pop	{r7, pc}
 8002b60:	20000050 	.word	0x20000050
 8002b64:	431bde83 	.word	0x431bde83
 8002b68:	40012300 	.word	0x40012300
 8002b6c:	08003029 	.word	0x08003029
 8002b70:	080030e3 	.word	0x080030e3
 8002b74:	080030ff 	.word	0x080030ff
 8002b78:	40012000 	.word	0x40012000

08002b7c <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002b7c:	b480      	push	{r7}
 8002b7e:	b083      	sub	sp, #12
 8002b80:	af00      	add	r7, sp, #0
 8002b82:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8002b84:	bf00      	nop
 8002b86:	370c      	adds	r7, #12
 8002b88:	46bd      	mov	sp, r7
 8002b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b8e:	4770      	bx	lr

08002b90 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002b90:	b480      	push	{r7}
 8002b92:	b083      	sub	sp, #12
 8002b94:	af00      	add	r7, sp, #0
 8002b96:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8002b98:	bf00      	nop
 8002b9a:	370c      	adds	r7, #12
 8002b9c:	46bd      	mov	sp, r7
 8002b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba2:	4770      	bx	lr

08002ba4 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8002ba4:	b480      	push	{r7}
 8002ba6:	b083      	sub	sp, #12
 8002ba8:	af00      	add	r7, sp, #0
 8002baa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8002bac:	bf00      	nop
 8002bae:	370c      	adds	r7, #12
 8002bb0:	46bd      	mov	sp, r7
 8002bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb6:	4770      	bx	lr

08002bb8 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002bb8:	b480      	push	{r7}
 8002bba:	b083      	sub	sp, #12
 8002bbc:	af00      	add	r7, sp, #0
 8002bbe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8002bc0:	bf00      	nop
 8002bc2:	370c      	adds	r7, #12
 8002bc4:	46bd      	mov	sp, r7
 8002bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bca:	4770      	bx	lr

08002bcc <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002bcc:	b480      	push	{r7}
 8002bce:	b085      	sub	sp, #20
 8002bd0:	af00      	add	r7, sp, #0
 8002bd2:	6078      	str	r0, [r7, #4]
 8002bd4:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002bd6:	2300      	movs	r3, #0
 8002bd8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002be0:	2b01      	cmp	r3, #1
 8002be2:	d101      	bne.n	8002be8 <HAL_ADC_ConfigChannel+0x1c>
 8002be4:	2302      	movs	r3, #2
 8002be6:	e113      	b.n	8002e10 <HAL_ADC_ConfigChannel+0x244>
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	2201      	movs	r2, #1
 8002bec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002bf0:	683b      	ldr	r3, [r7, #0]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	2b09      	cmp	r3, #9
 8002bf6:	d925      	bls.n	8002c44 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	68d9      	ldr	r1, [r3, #12]
 8002bfe:	683b      	ldr	r3, [r7, #0]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	b29b      	uxth	r3, r3
 8002c04:	461a      	mov	r2, r3
 8002c06:	4613      	mov	r3, r2
 8002c08:	005b      	lsls	r3, r3, #1
 8002c0a:	4413      	add	r3, r2
 8002c0c:	3b1e      	subs	r3, #30
 8002c0e:	2207      	movs	r2, #7
 8002c10:	fa02 f303 	lsl.w	r3, r2, r3
 8002c14:	43da      	mvns	r2, r3
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	400a      	ands	r2, r1
 8002c1c:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	68d9      	ldr	r1, [r3, #12]
 8002c24:	683b      	ldr	r3, [r7, #0]
 8002c26:	689a      	ldr	r2, [r3, #8]
 8002c28:	683b      	ldr	r3, [r7, #0]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	b29b      	uxth	r3, r3
 8002c2e:	4618      	mov	r0, r3
 8002c30:	4603      	mov	r3, r0
 8002c32:	005b      	lsls	r3, r3, #1
 8002c34:	4403      	add	r3, r0
 8002c36:	3b1e      	subs	r3, #30
 8002c38:	409a      	lsls	r2, r3
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	430a      	orrs	r2, r1
 8002c40:	60da      	str	r2, [r3, #12]
 8002c42:	e022      	b.n	8002c8a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	6919      	ldr	r1, [r3, #16]
 8002c4a:	683b      	ldr	r3, [r7, #0]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	b29b      	uxth	r3, r3
 8002c50:	461a      	mov	r2, r3
 8002c52:	4613      	mov	r3, r2
 8002c54:	005b      	lsls	r3, r3, #1
 8002c56:	4413      	add	r3, r2
 8002c58:	2207      	movs	r2, #7
 8002c5a:	fa02 f303 	lsl.w	r3, r2, r3
 8002c5e:	43da      	mvns	r2, r3
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	400a      	ands	r2, r1
 8002c66:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	6919      	ldr	r1, [r3, #16]
 8002c6e:	683b      	ldr	r3, [r7, #0]
 8002c70:	689a      	ldr	r2, [r3, #8]
 8002c72:	683b      	ldr	r3, [r7, #0]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	b29b      	uxth	r3, r3
 8002c78:	4618      	mov	r0, r3
 8002c7a:	4603      	mov	r3, r0
 8002c7c:	005b      	lsls	r3, r3, #1
 8002c7e:	4403      	add	r3, r0
 8002c80:	409a      	lsls	r2, r3
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	430a      	orrs	r2, r1
 8002c88:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002c8a:	683b      	ldr	r3, [r7, #0]
 8002c8c:	685b      	ldr	r3, [r3, #4]
 8002c8e:	2b06      	cmp	r3, #6
 8002c90:	d824      	bhi.n	8002cdc <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002c98:	683b      	ldr	r3, [r7, #0]
 8002c9a:	685a      	ldr	r2, [r3, #4]
 8002c9c:	4613      	mov	r3, r2
 8002c9e:	009b      	lsls	r3, r3, #2
 8002ca0:	4413      	add	r3, r2
 8002ca2:	3b05      	subs	r3, #5
 8002ca4:	221f      	movs	r2, #31
 8002ca6:	fa02 f303 	lsl.w	r3, r2, r3
 8002caa:	43da      	mvns	r2, r3
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	400a      	ands	r2, r1
 8002cb2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002cba:	683b      	ldr	r3, [r7, #0]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	b29b      	uxth	r3, r3
 8002cc0:	4618      	mov	r0, r3
 8002cc2:	683b      	ldr	r3, [r7, #0]
 8002cc4:	685a      	ldr	r2, [r3, #4]
 8002cc6:	4613      	mov	r3, r2
 8002cc8:	009b      	lsls	r3, r3, #2
 8002cca:	4413      	add	r3, r2
 8002ccc:	3b05      	subs	r3, #5
 8002cce:	fa00 f203 	lsl.w	r2, r0, r3
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	430a      	orrs	r2, r1
 8002cd8:	635a      	str	r2, [r3, #52]	@ 0x34
 8002cda:	e04c      	b.n	8002d76 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002cdc:	683b      	ldr	r3, [r7, #0]
 8002cde:	685b      	ldr	r3, [r3, #4]
 8002ce0:	2b0c      	cmp	r3, #12
 8002ce2:	d824      	bhi.n	8002d2e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002cea:	683b      	ldr	r3, [r7, #0]
 8002cec:	685a      	ldr	r2, [r3, #4]
 8002cee:	4613      	mov	r3, r2
 8002cf0:	009b      	lsls	r3, r3, #2
 8002cf2:	4413      	add	r3, r2
 8002cf4:	3b23      	subs	r3, #35	@ 0x23
 8002cf6:	221f      	movs	r2, #31
 8002cf8:	fa02 f303 	lsl.w	r3, r2, r3
 8002cfc:	43da      	mvns	r2, r3
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	400a      	ands	r2, r1
 8002d04:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002d0c:	683b      	ldr	r3, [r7, #0]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	b29b      	uxth	r3, r3
 8002d12:	4618      	mov	r0, r3
 8002d14:	683b      	ldr	r3, [r7, #0]
 8002d16:	685a      	ldr	r2, [r3, #4]
 8002d18:	4613      	mov	r3, r2
 8002d1a:	009b      	lsls	r3, r3, #2
 8002d1c:	4413      	add	r3, r2
 8002d1e:	3b23      	subs	r3, #35	@ 0x23
 8002d20:	fa00 f203 	lsl.w	r2, r0, r3
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	430a      	orrs	r2, r1
 8002d2a:	631a      	str	r2, [r3, #48]	@ 0x30
 8002d2c:	e023      	b.n	8002d76 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002d34:	683b      	ldr	r3, [r7, #0]
 8002d36:	685a      	ldr	r2, [r3, #4]
 8002d38:	4613      	mov	r3, r2
 8002d3a:	009b      	lsls	r3, r3, #2
 8002d3c:	4413      	add	r3, r2
 8002d3e:	3b41      	subs	r3, #65	@ 0x41
 8002d40:	221f      	movs	r2, #31
 8002d42:	fa02 f303 	lsl.w	r3, r2, r3
 8002d46:	43da      	mvns	r2, r3
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	400a      	ands	r2, r1
 8002d4e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002d56:	683b      	ldr	r3, [r7, #0]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	b29b      	uxth	r3, r3
 8002d5c:	4618      	mov	r0, r3
 8002d5e:	683b      	ldr	r3, [r7, #0]
 8002d60:	685a      	ldr	r2, [r3, #4]
 8002d62:	4613      	mov	r3, r2
 8002d64:	009b      	lsls	r3, r3, #2
 8002d66:	4413      	add	r3, r2
 8002d68:	3b41      	subs	r3, #65	@ 0x41
 8002d6a:	fa00 f203 	lsl.w	r2, r0, r3
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	430a      	orrs	r2, r1
 8002d74:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002d76:	4b29      	ldr	r3, [pc, #164]	@ (8002e1c <HAL_ADC_ConfigChannel+0x250>)
 8002d78:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	4a28      	ldr	r2, [pc, #160]	@ (8002e20 <HAL_ADC_ConfigChannel+0x254>)
 8002d80:	4293      	cmp	r3, r2
 8002d82:	d10f      	bne.n	8002da4 <HAL_ADC_ConfigChannel+0x1d8>
 8002d84:	683b      	ldr	r3, [r7, #0]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	2b12      	cmp	r3, #18
 8002d8a:	d10b      	bne.n	8002da4 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	685b      	ldr	r3, [r3, #4]
 8002d90:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	685b      	ldr	r3, [r3, #4]
 8002d9c:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	4a1d      	ldr	r2, [pc, #116]	@ (8002e20 <HAL_ADC_ConfigChannel+0x254>)
 8002daa:	4293      	cmp	r3, r2
 8002dac:	d12b      	bne.n	8002e06 <HAL_ADC_ConfigChannel+0x23a>
 8002dae:	683b      	ldr	r3, [r7, #0]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	4a1c      	ldr	r2, [pc, #112]	@ (8002e24 <HAL_ADC_ConfigChannel+0x258>)
 8002db4:	4293      	cmp	r3, r2
 8002db6:	d003      	beq.n	8002dc0 <HAL_ADC_ConfigChannel+0x1f4>
 8002db8:	683b      	ldr	r3, [r7, #0]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	2b11      	cmp	r3, #17
 8002dbe:	d122      	bne.n	8002e06 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	685b      	ldr	r3, [r3, #4]
 8002dc4:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	685b      	ldr	r3, [r3, #4]
 8002dd0:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002dd8:	683b      	ldr	r3, [r7, #0]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	4a11      	ldr	r2, [pc, #68]	@ (8002e24 <HAL_ADC_ConfigChannel+0x258>)
 8002dde:	4293      	cmp	r3, r2
 8002de0:	d111      	bne.n	8002e06 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002de2:	4b11      	ldr	r3, [pc, #68]	@ (8002e28 <HAL_ADC_ConfigChannel+0x25c>)
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	4a11      	ldr	r2, [pc, #68]	@ (8002e2c <HAL_ADC_ConfigChannel+0x260>)
 8002de8:	fba2 2303 	umull	r2, r3, r2, r3
 8002dec:	0c9a      	lsrs	r2, r3, #18
 8002dee:	4613      	mov	r3, r2
 8002df0:	009b      	lsls	r3, r3, #2
 8002df2:	4413      	add	r3, r2
 8002df4:	005b      	lsls	r3, r3, #1
 8002df6:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002df8:	e002      	b.n	8002e00 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8002dfa:	68bb      	ldr	r3, [r7, #8]
 8002dfc:	3b01      	subs	r3, #1
 8002dfe:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002e00:	68bb      	ldr	r3, [r7, #8]
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d1f9      	bne.n	8002dfa <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	2200      	movs	r2, #0
 8002e0a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8002e0e:	2300      	movs	r3, #0
}
 8002e10:	4618      	mov	r0, r3
 8002e12:	3714      	adds	r7, #20
 8002e14:	46bd      	mov	sp, r7
 8002e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e1a:	4770      	bx	lr
 8002e1c:	40012300 	.word	0x40012300
 8002e20:	40012000 	.word	0x40012000
 8002e24:	10000012 	.word	0x10000012
 8002e28:	20000050 	.word	0x20000050
 8002e2c:	431bde83 	.word	0x431bde83

08002e30 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002e30:	b480      	push	{r7}
 8002e32:	b085      	sub	sp, #20
 8002e34:	af00      	add	r7, sp, #0
 8002e36:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002e38:	4b79      	ldr	r3, [pc, #484]	@ (8003020 <ADC_Init+0x1f0>)
 8002e3a:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	685b      	ldr	r3, [r3, #4]
 8002e40:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	685a      	ldr	r2, [r3, #4]
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	685b      	ldr	r3, [r3, #4]
 8002e50:	431a      	orrs	r2, r3
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	685a      	ldr	r2, [r3, #4]
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002e64:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	6859      	ldr	r1, [r3, #4]
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	691b      	ldr	r3, [r3, #16]
 8002e70:	021a      	lsls	r2, r3, #8
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	430a      	orrs	r2, r1
 8002e78:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	685a      	ldr	r2, [r3, #4]
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002e88:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	6859      	ldr	r1, [r3, #4]
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	689a      	ldr	r2, [r3, #8]
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	430a      	orrs	r2, r1
 8002e9a:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	689a      	ldr	r2, [r3, #8]
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002eaa:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	6899      	ldr	r1, [r3, #8]
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	68da      	ldr	r2, [r3, #12]
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	430a      	orrs	r2, r1
 8002ebc:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ec2:	4a58      	ldr	r2, [pc, #352]	@ (8003024 <ADC_Init+0x1f4>)
 8002ec4:	4293      	cmp	r3, r2
 8002ec6:	d022      	beq.n	8002f0e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	689a      	ldr	r2, [r3, #8]
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002ed6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	6899      	ldr	r1, [r3, #8]
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	430a      	orrs	r2, r1
 8002ee8:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	689a      	ldr	r2, [r3, #8]
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002ef8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	6899      	ldr	r1, [r3, #8]
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	430a      	orrs	r2, r1
 8002f0a:	609a      	str	r2, [r3, #8]
 8002f0c:	e00f      	b.n	8002f2e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	689a      	ldr	r2, [r3, #8]
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002f1c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	689a      	ldr	r2, [r3, #8]
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002f2c:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	689a      	ldr	r2, [r3, #8]
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	f022 0202 	bic.w	r2, r2, #2
 8002f3c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	6899      	ldr	r1, [r3, #8]
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	7e1b      	ldrb	r3, [r3, #24]
 8002f48:	005a      	lsls	r2, r3, #1
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	430a      	orrs	r2, r1
 8002f50:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d01b      	beq.n	8002f94 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	685a      	ldr	r2, [r3, #4]
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002f6a:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	685a      	ldr	r2, [r3, #4]
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8002f7a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	6859      	ldr	r1, [r3, #4]
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f86:	3b01      	subs	r3, #1
 8002f88:	035a      	lsls	r2, r3, #13
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	430a      	orrs	r2, r1
 8002f90:	605a      	str	r2, [r3, #4]
 8002f92:	e007      	b.n	8002fa4 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	685a      	ldr	r2, [r3, #4]
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002fa2:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8002fb2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	69db      	ldr	r3, [r3, #28]
 8002fbe:	3b01      	subs	r3, #1
 8002fc0:	051a      	lsls	r2, r3, #20
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	430a      	orrs	r2, r1
 8002fc8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	689a      	ldr	r2, [r3, #8]
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002fd8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	6899      	ldr	r1, [r3, #8]
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002fe6:	025a      	lsls	r2, r3, #9
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	430a      	orrs	r2, r1
 8002fee:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	689a      	ldr	r2, [r3, #8]
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002ffe:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	6899      	ldr	r1, [r3, #8]
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	695b      	ldr	r3, [r3, #20]
 800300a:	029a      	lsls	r2, r3, #10
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	430a      	orrs	r2, r1
 8003012:	609a      	str	r2, [r3, #8]
}
 8003014:	bf00      	nop
 8003016:	3714      	adds	r7, #20
 8003018:	46bd      	mov	sp, r7
 800301a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800301e:	4770      	bx	lr
 8003020:	40012300 	.word	0x40012300
 8003024:	0f000001 	.word	0x0f000001

08003028 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8003028:	b580      	push	{r7, lr}
 800302a:	b084      	sub	sp, #16
 800302c:	af00      	add	r7, sp, #0
 800302e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003034:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800303a:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800303e:	2b00      	cmp	r3, #0
 8003040:	d13c      	bne.n	80030bc <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003046:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	689b      	ldr	r3, [r3, #8]
 8003054:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003058:	2b00      	cmp	r3, #0
 800305a:	d12b      	bne.n	80030b4 <ADC_DMAConvCplt+0x8c>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003060:	2b00      	cmp	r3, #0
 8003062:	d127      	bne.n	80030b4 <ADC_DMAConvCplt+0x8c>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800306a:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800306e:	2b00      	cmp	r3, #0
 8003070:	d006      	beq.n	8003080 <ADC_DMAConvCplt+0x58>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	689b      	ldr	r3, [r3, #8]
 8003078:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800307c:	2b00      	cmp	r3, #0
 800307e:	d119      	bne.n	80030b4 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	685a      	ldr	r2, [r3, #4]
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	f022 0220 	bic.w	r2, r2, #32
 800308e:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003094:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030a0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d105      	bne.n	80030b4 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030ac:	f043 0201 	orr.w	r2, r3, #1
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80030b4:	68f8      	ldr	r0, [r7, #12]
 80030b6:	f7ff fd61 	bl	8002b7c <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80030ba:	e00e      	b.n	80030da <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030c0:	f003 0310 	and.w	r3, r3, #16
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d003      	beq.n	80030d0 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 80030c8:	68f8      	ldr	r0, [r7, #12]
 80030ca:	f7ff fd75 	bl	8002bb8 <HAL_ADC_ErrorCallback>
}
 80030ce:	e004      	b.n	80030da <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80030d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80030d6:	6878      	ldr	r0, [r7, #4]
 80030d8:	4798      	blx	r3
}
 80030da:	bf00      	nop
 80030dc:	3710      	adds	r7, #16
 80030de:	46bd      	mov	sp, r7
 80030e0:	bd80      	pop	{r7, pc}

080030e2 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80030e2:	b580      	push	{r7, lr}
 80030e4:	b084      	sub	sp, #16
 80030e6:	af00      	add	r7, sp, #0
 80030e8:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80030ee:	60fb      	str	r3, [r7, #12]
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80030f0:	68f8      	ldr	r0, [r7, #12]
 80030f2:	f7ff fd4d 	bl	8002b90 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80030f6:	bf00      	nop
 80030f8:	3710      	adds	r7, #16
 80030fa:	46bd      	mov	sp, r7
 80030fc:	bd80      	pop	{r7, pc}

080030fe <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 80030fe:	b580      	push	{r7, lr}
 8003100:	b084      	sub	sp, #16
 8003102:	af00      	add	r7, sp, #0
 8003104:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800310a:	60fb      	str	r3, [r7, #12]
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	2240      	movs	r2, #64	@ 0x40
 8003110:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003116:	f043 0204 	orr.w	r2, r3, #4
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800311e:	68f8      	ldr	r0, [r7, #12]
 8003120:	f7ff fd4a 	bl	8002bb8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003124:	bf00      	nop
 8003126:	3710      	adds	r7, #16
 8003128:	46bd      	mov	sp, r7
 800312a:	bd80      	pop	{r7, pc}

0800312c <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 800312c:	b480      	push	{r7}
 800312e:	b083      	sub	sp, #12
 8003130:	af00      	add	r7, sp, #0
 8003132:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8003134:	bf00      	nop
 8003136:	370c      	adds	r7, #12
 8003138:	46bd      	mov	sp, r7
 800313a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800313e:	4770      	bx	lr

08003140 <__NVIC_SetPriorityGrouping>:
{
 8003140:	b480      	push	{r7}
 8003142:	b085      	sub	sp, #20
 8003144:	af00      	add	r7, sp, #0
 8003146:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	f003 0307 	and.w	r3, r3, #7
 800314e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003150:	4b0c      	ldr	r3, [pc, #48]	@ (8003184 <__NVIC_SetPriorityGrouping+0x44>)
 8003152:	68db      	ldr	r3, [r3, #12]
 8003154:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003156:	68ba      	ldr	r2, [r7, #8]
 8003158:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800315c:	4013      	ands	r3, r2
 800315e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003164:	68bb      	ldr	r3, [r7, #8]
 8003166:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003168:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800316c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003170:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003172:	4a04      	ldr	r2, [pc, #16]	@ (8003184 <__NVIC_SetPriorityGrouping+0x44>)
 8003174:	68bb      	ldr	r3, [r7, #8]
 8003176:	60d3      	str	r3, [r2, #12]
}
 8003178:	bf00      	nop
 800317a:	3714      	adds	r7, #20
 800317c:	46bd      	mov	sp, r7
 800317e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003182:	4770      	bx	lr
 8003184:	e000ed00 	.word	0xe000ed00

08003188 <__NVIC_GetPriorityGrouping>:
{
 8003188:	b480      	push	{r7}
 800318a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800318c:	4b04      	ldr	r3, [pc, #16]	@ (80031a0 <__NVIC_GetPriorityGrouping+0x18>)
 800318e:	68db      	ldr	r3, [r3, #12]
 8003190:	0a1b      	lsrs	r3, r3, #8
 8003192:	f003 0307 	and.w	r3, r3, #7
}
 8003196:	4618      	mov	r0, r3
 8003198:	46bd      	mov	sp, r7
 800319a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800319e:	4770      	bx	lr
 80031a0:	e000ed00 	.word	0xe000ed00

080031a4 <__NVIC_EnableIRQ>:
{
 80031a4:	b480      	push	{r7}
 80031a6:	b083      	sub	sp, #12
 80031a8:	af00      	add	r7, sp, #0
 80031aa:	4603      	mov	r3, r0
 80031ac:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80031ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	db0b      	blt.n	80031ce <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80031b6:	79fb      	ldrb	r3, [r7, #7]
 80031b8:	f003 021f 	and.w	r2, r3, #31
 80031bc:	4907      	ldr	r1, [pc, #28]	@ (80031dc <__NVIC_EnableIRQ+0x38>)
 80031be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031c2:	095b      	lsrs	r3, r3, #5
 80031c4:	2001      	movs	r0, #1
 80031c6:	fa00 f202 	lsl.w	r2, r0, r2
 80031ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80031ce:	bf00      	nop
 80031d0:	370c      	adds	r7, #12
 80031d2:	46bd      	mov	sp, r7
 80031d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031d8:	4770      	bx	lr
 80031da:	bf00      	nop
 80031dc:	e000e100 	.word	0xe000e100

080031e0 <__NVIC_SetPriority>:
{
 80031e0:	b480      	push	{r7}
 80031e2:	b083      	sub	sp, #12
 80031e4:	af00      	add	r7, sp, #0
 80031e6:	4603      	mov	r3, r0
 80031e8:	6039      	str	r1, [r7, #0]
 80031ea:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80031ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	db0a      	blt.n	800320a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80031f4:	683b      	ldr	r3, [r7, #0]
 80031f6:	b2da      	uxtb	r2, r3
 80031f8:	490c      	ldr	r1, [pc, #48]	@ (800322c <__NVIC_SetPriority+0x4c>)
 80031fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031fe:	0112      	lsls	r2, r2, #4
 8003200:	b2d2      	uxtb	r2, r2
 8003202:	440b      	add	r3, r1
 8003204:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8003208:	e00a      	b.n	8003220 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800320a:	683b      	ldr	r3, [r7, #0]
 800320c:	b2da      	uxtb	r2, r3
 800320e:	4908      	ldr	r1, [pc, #32]	@ (8003230 <__NVIC_SetPriority+0x50>)
 8003210:	79fb      	ldrb	r3, [r7, #7]
 8003212:	f003 030f 	and.w	r3, r3, #15
 8003216:	3b04      	subs	r3, #4
 8003218:	0112      	lsls	r2, r2, #4
 800321a:	b2d2      	uxtb	r2, r2
 800321c:	440b      	add	r3, r1
 800321e:	761a      	strb	r2, [r3, #24]
}
 8003220:	bf00      	nop
 8003222:	370c      	adds	r7, #12
 8003224:	46bd      	mov	sp, r7
 8003226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800322a:	4770      	bx	lr
 800322c:	e000e100 	.word	0xe000e100
 8003230:	e000ed00 	.word	0xe000ed00

08003234 <NVIC_EncodePriority>:
{
 8003234:	b480      	push	{r7}
 8003236:	b089      	sub	sp, #36	@ 0x24
 8003238:	af00      	add	r7, sp, #0
 800323a:	60f8      	str	r0, [r7, #12]
 800323c:	60b9      	str	r1, [r7, #8]
 800323e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	f003 0307 	and.w	r3, r3, #7
 8003246:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003248:	69fb      	ldr	r3, [r7, #28]
 800324a:	f1c3 0307 	rsb	r3, r3, #7
 800324e:	2b04      	cmp	r3, #4
 8003250:	bf28      	it	cs
 8003252:	2304      	movcs	r3, #4
 8003254:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003256:	69fb      	ldr	r3, [r7, #28]
 8003258:	3304      	adds	r3, #4
 800325a:	2b06      	cmp	r3, #6
 800325c:	d902      	bls.n	8003264 <NVIC_EncodePriority+0x30>
 800325e:	69fb      	ldr	r3, [r7, #28]
 8003260:	3b03      	subs	r3, #3
 8003262:	e000      	b.n	8003266 <NVIC_EncodePriority+0x32>
 8003264:	2300      	movs	r3, #0
 8003266:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003268:	f04f 32ff 	mov.w	r2, #4294967295
 800326c:	69bb      	ldr	r3, [r7, #24]
 800326e:	fa02 f303 	lsl.w	r3, r2, r3
 8003272:	43da      	mvns	r2, r3
 8003274:	68bb      	ldr	r3, [r7, #8]
 8003276:	401a      	ands	r2, r3
 8003278:	697b      	ldr	r3, [r7, #20]
 800327a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800327c:	f04f 31ff 	mov.w	r1, #4294967295
 8003280:	697b      	ldr	r3, [r7, #20]
 8003282:	fa01 f303 	lsl.w	r3, r1, r3
 8003286:	43d9      	mvns	r1, r3
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800328c:	4313      	orrs	r3, r2
}
 800328e:	4618      	mov	r0, r3
 8003290:	3724      	adds	r7, #36	@ 0x24
 8003292:	46bd      	mov	sp, r7
 8003294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003298:	4770      	bx	lr
	...

0800329c <SysTick_Config>:
{
 800329c:	b580      	push	{r7, lr}
 800329e:	b082      	sub	sp, #8
 80032a0:	af00      	add	r7, sp, #0
 80032a2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	3b01      	subs	r3, #1
 80032a8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80032ac:	d301      	bcc.n	80032b2 <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 80032ae:	2301      	movs	r3, #1
 80032b0:	e00f      	b.n	80032d2 <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80032b2:	4a0a      	ldr	r2, [pc, #40]	@ (80032dc <SysTick_Config+0x40>)
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	3b01      	subs	r3, #1
 80032b8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80032ba:	210f      	movs	r1, #15
 80032bc:	f04f 30ff 	mov.w	r0, #4294967295
 80032c0:	f7ff ff8e 	bl	80031e0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80032c4:	4b05      	ldr	r3, [pc, #20]	@ (80032dc <SysTick_Config+0x40>)
 80032c6:	2200      	movs	r2, #0
 80032c8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80032ca:	4b04      	ldr	r3, [pc, #16]	@ (80032dc <SysTick_Config+0x40>)
 80032cc:	2207      	movs	r2, #7
 80032ce:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 80032d0:	2300      	movs	r3, #0
}
 80032d2:	4618      	mov	r0, r3
 80032d4:	3708      	adds	r7, #8
 80032d6:	46bd      	mov	sp, r7
 80032d8:	bd80      	pop	{r7, pc}
 80032da:	bf00      	nop
 80032dc:	e000e010 	.word	0xe000e010

080032e0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80032e0:	b580      	push	{r7, lr}
 80032e2:	b082      	sub	sp, #8
 80032e4:	af00      	add	r7, sp, #0
 80032e6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80032e8:	6878      	ldr	r0, [r7, #4]
 80032ea:	f7ff ff29 	bl	8003140 <__NVIC_SetPriorityGrouping>
}
 80032ee:	bf00      	nop
 80032f0:	3708      	adds	r7, #8
 80032f2:	46bd      	mov	sp, r7
 80032f4:	bd80      	pop	{r7, pc}

080032f6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80032f6:	b580      	push	{r7, lr}
 80032f8:	b086      	sub	sp, #24
 80032fa:	af00      	add	r7, sp, #0
 80032fc:	4603      	mov	r3, r0
 80032fe:	60b9      	str	r1, [r7, #8]
 8003300:	607a      	str	r2, [r7, #4]
 8003302:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003304:	2300      	movs	r3, #0
 8003306:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003308:	f7ff ff3e 	bl	8003188 <__NVIC_GetPriorityGrouping>
 800330c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800330e:	687a      	ldr	r2, [r7, #4]
 8003310:	68b9      	ldr	r1, [r7, #8]
 8003312:	6978      	ldr	r0, [r7, #20]
 8003314:	f7ff ff8e 	bl	8003234 <NVIC_EncodePriority>
 8003318:	4602      	mov	r2, r0
 800331a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800331e:	4611      	mov	r1, r2
 8003320:	4618      	mov	r0, r3
 8003322:	f7ff ff5d 	bl	80031e0 <__NVIC_SetPriority>
}
 8003326:	bf00      	nop
 8003328:	3718      	adds	r7, #24
 800332a:	46bd      	mov	sp, r7
 800332c:	bd80      	pop	{r7, pc}

0800332e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800332e:	b580      	push	{r7, lr}
 8003330:	b082      	sub	sp, #8
 8003332:	af00      	add	r7, sp, #0
 8003334:	4603      	mov	r3, r0
 8003336:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003338:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800333c:	4618      	mov	r0, r3
 800333e:	f7ff ff31 	bl	80031a4 <__NVIC_EnableIRQ>
}
 8003342:	bf00      	nop
 8003344:	3708      	adds	r7, #8
 8003346:	46bd      	mov	sp, r7
 8003348:	bd80      	pop	{r7, pc}

0800334a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800334a:	b580      	push	{r7, lr}
 800334c:	b082      	sub	sp, #8
 800334e:	af00      	add	r7, sp, #0
 8003350:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003352:	6878      	ldr	r0, [r7, #4]
 8003354:	f7ff ffa2 	bl	800329c <SysTick_Config>
 8003358:	4603      	mov	r3, r0
}
 800335a:	4618      	mov	r0, r3
 800335c:	3708      	adds	r7, #8
 800335e:	46bd      	mov	sp, r7
 8003360:	bd80      	pop	{r7, pc}
	...

08003364 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003364:	b580      	push	{r7, lr}
 8003366:	b086      	sub	sp, #24
 8003368:	af00      	add	r7, sp, #0
 800336a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800336c:	2300      	movs	r3, #0
 800336e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003370:	f7ff f8f6 	bl	8002560 <HAL_GetTick>
 8003374:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	2b00      	cmp	r3, #0
 800337a:	d101      	bne.n	8003380 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800337c:	2301      	movs	r3, #1
 800337e:	e099      	b.n	80034b4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	2202      	movs	r2, #2
 8003384:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	2200      	movs	r2, #0
 800338c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	681a      	ldr	r2, [r3, #0]
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	f022 0201 	bic.w	r2, r2, #1
 800339e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80033a0:	e00f      	b.n	80033c2 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80033a2:	f7ff f8dd 	bl	8002560 <HAL_GetTick>
 80033a6:	4602      	mov	r2, r0
 80033a8:	693b      	ldr	r3, [r7, #16]
 80033aa:	1ad3      	subs	r3, r2, r3
 80033ac:	2b05      	cmp	r3, #5
 80033ae:	d908      	bls.n	80033c2 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	2220      	movs	r2, #32
 80033b4:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	2203      	movs	r2, #3
 80033ba:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80033be:	2303      	movs	r3, #3
 80033c0:	e078      	b.n	80034b4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	f003 0301 	and.w	r3, r3, #1
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d1e8      	bne.n	80033a2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80033d8:	697a      	ldr	r2, [r7, #20]
 80033da:	4b38      	ldr	r3, [pc, #224]	@ (80034bc <HAL_DMA_Init+0x158>)
 80033dc:	4013      	ands	r3, r2
 80033de:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	685a      	ldr	r2, [r3, #4]
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	689b      	ldr	r3, [r3, #8]
 80033e8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80033ee:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	691b      	ldr	r3, [r3, #16]
 80033f4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80033fa:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	699b      	ldr	r3, [r3, #24]
 8003400:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003406:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	6a1b      	ldr	r3, [r3, #32]
 800340c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800340e:	697a      	ldr	r2, [r7, #20]
 8003410:	4313      	orrs	r3, r2
 8003412:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003418:	2b04      	cmp	r3, #4
 800341a:	d107      	bne.n	800342c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003424:	4313      	orrs	r3, r2
 8003426:	697a      	ldr	r2, [r7, #20]
 8003428:	4313      	orrs	r3, r2
 800342a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	697a      	ldr	r2, [r7, #20]
 8003432:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	695b      	ldr	r3, [r3, #20]
 800343a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800343c:	697b      	ldr	r3, [r7, #20]
 800343e:	f023 0307 	bic.w	r3, r3, #7
 8003442:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003448:	697a      	ldr	r2, [r7, #20]
 800344a:	4313      	orrs	r3, r2
 800344c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003452:	2b04      	cmp	r3, #4
 8003454:	d117      	bne.n	8003486 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800345a:	697a      	ldr	r2, [r7, #20]
 800345c:	4313      	orrs	r3, r2
 800345e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003464:	2b00      	cmp	r3, #0
 8003466:	d00e      	beq.n	8003486 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003468:	6878      	ldr	r0, [r7, #4]
 800346a:	f000 fb01 	bl	8003a70 <DMA_CheckFifoParam>
 800346e:	4603      	mov	r3, r0
 8003470:	2b00      	cmp	r3, #0
 8003472:	d008      	beq.n	8003486 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	2240      	movs	r2, #64	@ 0x40
 8003478:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	2201      	movs	r2, #1
 800347e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8003482:	2301      	movs	r3, #1
 8003484:	e016      	b.n	80034b4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	697a      	ldr	r2, [r7, #20]
 800348c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800348e:	6878      	ldr	r0, [r7, #4]
 8003490:	f000 fab8 	bl	8003a04 <DMA_CalcBaseAndBitshift>
 8003494:	4603      	mov	r3, r0
 8003496:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800349c:	223f      	movs	r2, #63	@ 0x3f
 800349e:	409a      	lsls	r2, r3
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	2200      	movs	r2, #0
 80034a8:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	2201      	movs	r2, #1
 80034ae:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80034b2:	2300      	movs	r3, #0
}
 80034b4:	4618      	mov	r0, r3
 80034b6:	3718      	adds	r7, #24
 80034b8:	46bd      	mov	sp, r7
 80034ba:	bd80      	pop	{r7, pc}
 80034bc:	f010803f 	.word	0xf010803f

080034c0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80034c0:	b580      	push	{r7, lr}
 80034c2:	b086      	sub	sp, #24
 80034c4:	af00      	add	r7, sp, #0
 80034c6:	60f8      	str	r0, [r7, #12]
 80034c8:	60b9      	str	r1, [r7, #8]
 80034ca:	607a      	str	r2, [r7, #4]
 80034cc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80034ce:	2300      	movs	r3, #0
 80034d0:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034d6:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80034de:	2b01      	cmp	r3, #1
 80034e0:	d101      	bne.n	80034e6 <HAL_DMA_Start_IT+0x26>
 80034e2:	2302      	movs	r3, #2
 80034e4:	e040      	b.n	8003568 <HAL_DMA_Start_IT+0xa8>
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	2201      	movs	r2, #1
 80034ea:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80034f4:	b2db      	uxtb	r3, r3
 80034f6:	2b01      	cmp	r3, #1
 80034f8:	d12f      	bne.n	800355a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	2202      	movs	r2, #2
 80034fe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	2200      	movs	r2, #0
 8003506:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003508:	683b      	ldr	r3, [r7, #0]
 800350a:	687a      	ldr	r2, [r7, #4]
 800350c:	68b9      	ldr	r1, [r7, #8]
 800350e:	68f8      	ldr	r0, [r7, #12]
 8003510:	f000 fa4a 	bl	80039a8 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003518:	223f      	movs	r2, #63	@ 0x3f
 800351a:	409a      	lsls	r2, r3
 800351c:	693b      	ldr	r3, [r7, #16]
 800351e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	681a      	ldr	r2, [r3, #0]
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	f042 0216 	orr.w	r2, r2, #22
 800352e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003534:	2b00      	cmp	r3, #0
 8003536:	d007      	beq.n	8003548 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	681a      	ldr	r2, [r3, #0]
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	f042 0208 	orr.w	r2, r2, #8
 8003546:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	681a      	ldr	r2, [r3, #0]
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	f042 0201 	orr.w	r2, r2, #1
 8003556:	601a      	str	r2, [r3, #0]
 8003558:	e005      	b.n	8003566 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	2200      	movs	r2, #0
 800355e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003562:	2302      	movs	r3, #2
 8003564:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003566:	7dfb      	ldrb	r3, [r7, #23]
}
 8003568:	4618      	mov	r0, r3
 800356a:	3718      	adds	r7, #24
 800356c:	46bd      	mov	sp, r7
 800356e:	bd80      	pop	{r7, pc}

08003570 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003570:	b580      	push	{r7, lr}
 8003572:	b084      	sub	sp, #16
 8003574:	af00      	add	r7, sp, #0
 8003576:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800357c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800357e:	f7fe ffef 	bl	8002560 <HAL_GetTick>
 8003582:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800358a:	b2db      	uxtb	r3, r3
 800358c:	2b02      	cmp	r3, #2
 800358e:	d008      	beq.n	80035a2 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	2280      	movs	r2, #128	@ 0x80
 8003594:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	2200      	movs	r2, #0
 800359a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 800359e:	2301      	movs	r3, #1
 80035a0:	e052      	b.n	8003648 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	681a      	ldr	r2, [r3, #0]
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	f022 0216 	bic.w	r2, r2, #22
 80035b0:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	695a      	ldr	r2, [r3, #20]
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80035c0:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d103      	bne.n	80035d2 <HAL_DMA_Abort+0x62>
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d007      	beq.n	80035e2 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	681a      	ldr	r2, [r3, #0]
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	f022 0208 	bic.w	r2, r2, #8
 80035e0:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	681a      	ldr	r2, [r3, #0]
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	f022 0201 	bic.w	r2, r2, #1
 80035f0:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80035f2:	e013      	b.n	800361c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80035f4:	f7fe ffb4 	bl	8002560 <HAL_GetTick>
 80035f8:	4602      	mov	r2, r0
 80035fa:	68bb      	ldr	r3, [r7, #8]
 80035fc:	1ad3      	subs	r3, r2, r3
 80035fe:	2b05      	cmp	r3, #5
 8003600:	d90c      	bls.n	800361c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	2220      	movs	r2, #32
 8003606:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	2203      	movs	r2, #3
 800360c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	2200      	movs	r2, #0
 8003614:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8003618:	2303      	movs	r3, #3
 800361a:	e015      	b.n	8003648 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	f003 0301 	and.w	r3, r3, #1
 8003626:	2b00      	cmp	r3, #0
 8003628:	d1e4      	bne.n	80035f4 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800362e:	223f      	movs	r2, #63	@ 0x3f
 8003630:	409a      	lsls	r2, r3
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	2201      	movs	r2, #1
 800363a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	2200      	movs	r2, #0
 8003642:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8003646:	2300      	movs	r3, #0
}
 8003648:	4618      	mov	r0, r3
 800364a:	3710      	adds	r7, #16
 800364c:	46bd      	mov	sp, r7
 800364e:	bd80      	pop	{r7, pc}

08003650 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003650:	b480      	push	{r7}
 8003652:	b083      	sub	sp, #12
 8003654:	af00      	add	r7, sp, #0
 8003656:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800365e:	b2db      	uxtb	r3, r3
 8003660:	2b02      	cmp	r3, #2
 8003662:	d004      	beq.n	800366e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	2280      	movs	r2, #128	@ 0x80
 8003668:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800366a:	2301      	movs	r3, #1
 800366c:	e00c      	b.n	8003688 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	2205      	movs	r2, #5
 8003672:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	681a      	ldr	r2, [r3, #0]
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	f022 0201 	bic.w	r2, r2, #1
 8003684:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003686:	2300      	movs	r3, #0
}
 8003688:	4618      	mov	r0, r3
 800368a:	370c      	adds	r7, #12
 800368c:	46bd      	mov	sp, r7
 800368e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003692:	4770      	bx	lr

08003694 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003694:	b580      	push	{r7, lr}
 8003696:	b086      	sub	sp, #24
 8003698:	af00      	add	r7, sp, #0
 800369a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800369c:	2300      	movs	r3, #0
 800369e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80036a0:	4b8e      	ldr	r3, [pc, #568]	@ (80038dc <HAL_DMA_IRQHandler+0x248>)
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	4a8e      	ldr	r2, [pc, #568]	@ (80038e0 <HAL_DMA_IRQHandler+0x24c>)
 80036a6:	fba2 2303 	umull	r2, r3, r2, r3
 80036aa:	0a9b      	lsrs	r3, r3, #10
 80036ac:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036b2:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80036b4:	693b      	ldr	r3, [r7, #16]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80036be:	2208      	movs	r2, #8
 80036c0:	409a      	lsls	r2, r3
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	4013      	ands	r3, r2
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d01a      	beq.n	8003700 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	f003 0304 	and.w	r3, r3, #4
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d013      	beq.n	8003700 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	681a      	ldr	r2, [r3, #0]
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	f022 0204 	bic.w	r2, r2, #4
 80036e6:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80036ec:	2208      	movs	r2, #8
 80036ee:	409a      	lsls	r2, r3
 80036f0:	693b      	ldr	r3, [r7, #16]
 80036f2:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80036f8:	f043 0201 	orr.w	r2, r3, #1
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003704:	2201      	movs	r2, #1
 8003706:	409a      	lsls	r2, r3
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	4013      	ands	r3, r2
 800370c:	2b00      	cmp	r3, #0
 800370e:	d012      	beq.n	8003736 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	695b      	ldr	r3, [r3, #20]
 8003716:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800371a:	2b00      	cmp	r3, #0
 800371c:	d00b      	beq.n	8003736 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003722:	2201      	movs	r2, #1
 8003724:	409a      	lsls	r2, r3
 8003726:	693b      	ldr	r3, [r7, #16]
 8003728:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800372e:	f043 0202 	orr.w	r2, r3, #2
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800373a:	2204      	movs	r2, #4
 800373c:	409a      	lsls	r2, r3
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	4013      	ands	r3, r2
 8003742:	2b00      	cmp	r3, #0
 8003744:	d012      	beq.n	800376c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	f003 0302 	and.w	r3, r3, #2
 8003750:	2b00      	cmp	r3, #0
 8003752:	d00b      	beq.n	800376c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003758:	2204      	movs	r2, #4
 800375a:	409a      	lsls	r2, r3
 800375c:	693b      	ldr	r3, [r7, #16]
 800375e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003764:	f043 0204 	orr.w	r2, r3, #4
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003770:	2210      	movs	r2, #16
 8003772:	409a      	lsls	r2, r3
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	4013      	ands	r3, r2
 8003778:	2b00      	cmp	r3, #0
 800377a:	d043      	beq.n	8003804 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	f003 0308 	and.w	r3, r3, #8
 8003786:	2b00      	cmp	r3, #0
 8003788:	d03c      	beq.n	8003804 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800378e:	2210      	movs	r2, #16
 8003790:	409a      	lsls	r2, r3
 8003792:	693b      	ldr	r3, [r7, #16]
 8003794:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d018      	beq.n	80037d6 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d108      	bne.n	80037c4 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d024      	beq.n	8003804 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037be:	6878      	ldr	r0, [r7, #4]
 80037c0:	4798      	blx	r3
 80037c2:	e01f      	b.n	8003804 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d01b      	beq.n	8003804 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80037d0:	6878      	ldr	r0, [r7, #4]
 80037d2:	4798      	blx	r3
 80037d4:	e016      	b.n	8003804 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d107      	bne.n	80037f4 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	681a      	ldr	r2, [r3, #0]
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	f022 0208 	bic.w	r2, r2, #8
 80037f2:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d003      	beq.n	8003804 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003800:	6878      	ldr	r0, [r7, #4]
 8003802:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003808:	2220      	movs	r2, #32
 800380a:	409a      	lsls	r2, r3
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	4013      	ands	r3, r2
 8003810:	2b00      	cmp	r3, #0
 8003812:	f000 808f 	beq.w	8003934 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	f003 0310 	and.w	r3, r3, #16
 8003820:	2b00      	cmp	r3, #0
 8003822:	f000 8087 	beq.w	8003934 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800382a:	2220      	movs	r2, #32
 800382c:	409a      	lsls	r2, r3
 800382e:	693b      	ldr	r3, [r7, #16]
 8003830:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003838:	b2db      	uxtb	r3, r3
 800383a:	2b05      	cmp	r3, #5
 800383c:	d136      	bne.n	80038ac <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	681a      	ldr	r2, [r3, #0]
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	f022 0216 	bic.w	r2, r2, #22
 800384c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	695a      	ldr	r2, [r3, #20]
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800385c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003862:	2b00      	cmp	r3, #0
 8003864:	d103      	bne.n	800386e <HAL_DMA_IRQHandler+0x1da>
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800386a:	2b00      	cmp	r3, #0
 800386c:	d007      	beq.n	800387e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	681a      	ldr	r2, [r3, #0]
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	f022 0208 	bic.w	r2, r2, #8
 800387c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003882:	223f      	movs	r2, #63	@ 0x3f
 8003884:	409a      	lsls	r2, r3
 8003886:	693b      	ldr	r3, [r7, #16]
 8003888:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	2201      	movs	r2, #1
 800388e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	2200      	movs	r2, #0
 8003896:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d07e      	beq.n	80039a0 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80038a6:	6878      	ldr	r0, [r7, #4]
 80038a8:	4798      	blx	r3
        }
        return;
 80038aa:	e079      	b.n	80039a0 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d01d      	beq.n	80038f6 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d10d      	bne.n	80038e4 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d031      	beq.n	8003934 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80038d4:	6878      	ldr	r0, [r7, #4]
 80038d6:	4798      	blx	r3
 80038d8:	e02c      	b.n	8003934 <HAL_DMA_IRQHandler+0x2a0>
 80038da:	bf00      	nop
 80038dc:	20000050 	.word	0x20000050
 80038e0:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d023      	beq.n	8003934 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80038f0:	6878      	ldr	r0, [r7, #4]
 80038f2:	4798      	blx	r3
 80038f4:	e01e      	b.n	8003934 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003900:	2b00      	cmp	r3, #0
 8003902:	d10f      	bne.n	8003924 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	681a      	ldr	r2, [r3, #0]
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	f022 0210 	bic.w	r2, r2, #16
 8003912:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	2201      	movs	r2, #1
 8003918:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	2200      	movs	r2, #0
 8003920:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003928:	2b00      	cmp	r3, #0
 800392a:	d003      	beq.n	8003934 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003930:	6878      	ldr	r0, [r7, #4]
 8003932:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003938:	2b00      	cmp	r3, #0
 800393a:	d032      	beq.n	80039a2 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003940:	f003 0301 	and.w	r3, r3, #1
 8003944:	2b00      	cmp	r3, #0
 8003946:	d022      	beq.n	800398e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	2205      	movs	r2, #5
 800394c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	681a      	ldr	r2, [r3, #0]
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	f022 0201 	bic.w	r2, r2, #1
 800395e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003960:	68bb      	ldr	r3, [r7, #8]
 8003962:	3301      	adds	r3, #1
 8003964:	60bb      	str	r3, [r7, #8]
 8003966:	697a      	ldr	r2, [r7, #20]
 8003968:	429a      	cmp	r2, r3
 800396a:	d307      	bcc.n	800397c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	f003 0301 	and.w	r3, r3, #1
 8003976:	2b00      	cmp	r3, #0
 8003978:	d1f2      	bne.n	8003960 <HAL_DMA_IRQHandler+0x2cc>
 800397a:	e000      	b.n	800397e <HAL_DMA_IRQHandler+0x2ea>
          break;
 800397c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	2201      	movs	r2, #1
 8003982:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	2200      	movs	r2, #0
 800398a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003992:	2b00      	cmp	r3, #0
 8003994:	d005      	beq.n	80039a2 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800399a:	6878      	ldr	r0, [r7, #4]
 800399c:	4798      	blx	r3
 800399e:	e000      	b.n	80039a2 <HAL_DMA_IRQHandler+0x30e>
        return;
 80039a0:	bf00      	nop
    }
  }
}
 80039a2:	3718      	adds	r7, #24
 80039a4:	46bd      	mov	sp, r7
 80039a6:	bd80      	pop	{r7, pc}

080039a8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80039a8:	b480      	push	{r7}
 80039aa:	b085      	sub	sp, #20
 80039ac:	af00      	add	r7, sp, #0
 80039ae:	60f8      	str	r0, [r7, #12]
 80039b0:	60b9      	str	r1, [r7, #8]
 80039b2:	607a      	str	r2, [r7, #4]
 80039b4:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	681a      	ldr	r2, [r3, #0]
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80039c4:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	683a      	ldr	r2, [r7, #0]
 80039cc:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	689b      	ldr	r3, [r3, #8]
 80039d2:	2b40      	cmp	r3, #64	@ 0x40
 80039d4:	d108      	bne.n	80039e8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	687a      	ldr	r2, [r7, #4]
 80039dc:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	68ba      	ldr	r2, [r7, #8]
 80039e4:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80039e6:	e007      	b.n	80039f8 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	68ba      	ldr	r2, [r7, #8]
 80039ee:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	687a      	ldr	r2, [r7, #4]
 80039f6:	60da      	str	r2, [r3, #12]
}
 80039f8:	bf00      	nop
 80039fa:	3714      	adds	r7, #20
 80039fc:	46bd      	mov	sp, r7
 80039fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a02:	4770      	bx	lr

08003a04 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003a04:	b480      	push	{r7}
 8003a06:	b085      	sub	sp, #20
 8003a08:	af00      	add	r7, sp, #0
 8003a0a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	b2db      	uxtb	r3, r3
 8003a12:	3b10      	subs	r3, #16
 8003a14:	4a14      	ldr	r2, [pc, #80]	@ (8003a68 <DMA_CalcBaseAndBitshift+0x64>)
 8003a16:	fba2 2303 	umull	r2, r3, r2, r3
 8003a1a:	091b      	lsrs	r3, r3, #4
 8003a1c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003a1e:	4a13      	ldr	r2, [pc, #76]	@ (8003a6c <DMA_CalcBaseAndBitshift+0x68>)
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	4413      	add	r3, r2
 8003a24:	781b      	ldrb	r3, [r3, #0]
 8003a26:	461a      	mov	r2, r3
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	2b03      	cmp	r3, #3
 8003a30:	d909      	bls.n	8003a46 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003a3a:	f023 0303 	bic.w	r3, r3, #3
 8003a3e:	1d1a      	adds	r2, r3, #4
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	659a      	str	r2, [r3, #88]	@ 0x58
 8003a44:	e007      	b.n	8003a56 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003a4e:	f023 0303 	bic.w	r3, r3, #3
 8003a52:	687a      	ldr	r2, [r7, #4]
 8003a54:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8003a5a:	4618      	mov	r0, r3
 8003a5c:	3714      	adds	r7, #20
 8003a5e:	46bd      	mov	sp, r7
 8003a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a64:	4770      	bx	lr
 8003a66:	bf00      	nop
 8003a68:	aaaaaaab 	.word	0xaaaaaaab
 8003a6c:	0800ad40 	.word	0x0800ad40

08003a70 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003a70:	b480      	push	{r7}
 8003a72:	b085      	sub	sp, #20
 8003a74:	af00      	add	r7, sp, #0
 8003a76:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003a78:	2300      	movs	r3, #0
 8003a7a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a80:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	699b      	ldr	r3, [r3, #24]
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d11f      	bne.n	8003aca <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003a8a:	68bb      	ldr	r3, [r7, #8]
 8003a8c:	2b03      	cmp	r3, #3
 8003a8e:	d856      	bhi.n	8003b3e <DMA_CheckFifoParam+0xce>
 8003a90:	a201      	add	r2, pc, #4	@ (adr r2, 8003a98 <DMA_CheckFifoParam+0x28>)
 8003a92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a96:	bf00      	nop
 8003a98:	08003aa9 	.word	0x08003aa9
 8003a9c:	08003abb 	.word	0x08003abb
 8003aa0:	08003aa9 	.word	0x08003aa9
 8003aa4:	08003b3f 	.word	0x08003b3f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003aac:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d046      	beq.n	8003b42 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003ab4:	2301      	movs	r3, #1
 8003ab6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003ab8:	e043      	b.n	8003b42 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003abe:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003ac2:	d140      	bne.n	8003b46 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003ac4:	2301      	movs	r3, #1
 8003ac6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003ac8:	e03d      	b.n	8003b46 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	699b      	ldr	r3, [r3, #24]
 8003ace:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003ad2:	d121      	bne.n	8003b18 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003ad4:	68bb      	ldr	r3, [r7, #8]
 8003ad6:	2b03      	cmp	r3, #3
 8003ad8:	d837      	bhi.n	8003b4a <DMA_CheckFifoParam+0xda>
 8003ada:	a201      	add	r2, pc, #4	@ (adr r2, 8003ae0 <DMA_CheckFifoParam+0x70>)
 8003adc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ae0:	08003af1 	.word	0x08003af1
 8003ae4:	08003af7 	.word	0x08003af7
 8003ae8:	08003af1 	.word	0x08003af1
 8003aec:	08003b09 	.word	0x08003b09
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003af0:	2301      	movs	r3, #1
 8003af2:	73fb      	strb	r3, [r7, #15]
      break;
 8003af4:	e030      	b.n	8003b58 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003afa:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d025      	beq.n	8003b4e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003b02:	2301      	movs	r3, #1
 8003b04:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003b06:	e022      	b.n	8003b4e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b0c:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003b10:	d11f      	bne.n	8003b52 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003b12:	2301      	movs	r3, #1
 8003b14:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003b16:	e01c      	b.n	8003b52 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003b18:	68bb      	ldr	r3, [r7, #8]
 8003b1a:	2b02      	cmp	r3, #2
 8003b1c:	d903      	bls.n	8003b26 <DMA_CheckFifoParam+0xb6>
 8003b1e:	68bb      	ldr	r3, [r7, #8]
 8003b20:	2b03      	cmp	r3, #3
 8003b22:	d003      	beq.n	8003b2c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003b24:	e018      	b.n	8003b58 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003b26:	2301      	movs	r3, #1
 8003b28:	73fb      	strb	r3, [r7, #15]
      break;
 8003b2a:	e015      	b.n	8003b58 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b30:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d00e      	beq.n	8003b56 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003b38:	2301      	movs	r3, #1
 8003b3a:	73fb      	strb	r3, [r7, #15]
      break;
 8003b3c:	e00b      	b.n	8003b56 <DMA_CheckFifoParam+0xe6>
      break;
 8003b3e:	bf00      	nop
 8003b40:	e00a      	b.n	8003b58 <DMA_CheckFifoParam+0xe8>
      break;
 8003b42:	bf00      	nop
 8003b44:	e008      	b.n	8003b58 <DMA_CheckFifoParam+0xe8>
      break;
 8003b46:	bf00      	nop
 8003b48:	e006      	b.n	8003b58 <DMA_CheckFifoParam+0xe8>
      break;
 8003b4a:	bf00      	nop
 8003b4c:	e004      	b.n	8003b58 <DMA_CheckFifoParam+0xe8>
      break;
 8003b4e:	bf00      	nop
 8003b50:	e002      	b.n	8003b58 <DMA_CheckFifoParam+0xe8>
      break;   
 8003b52:	bf00      	nop
 8003b54:	e000      	b.n	8003b58 <DMA_CheckFifoParam+0xe8>
      break;
 8003b56:	bf00      	nop
    }
  } 
  
  return status; 
 8003b58:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b5a:	4618      	mov	r0, r3
 8003b5c:	3714      	adds	r7, #20
 8003b5e:	46bd      	mov	sp, r7
 8003b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b64:	4770      	bx	lr
 8003b66:	bf00      	nop

08003b68 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003b68:	b480      	push	{r7}
 8003b6a:	b089      	sub	sp, #36	@ 0x24
 8003b6c:	af00      	add	r7, sp, #0
 8003b6e:	6078      	str	r0, [r7, #4]
 8003b70:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003b72:	2300      	movs	r3, #0
 8003b74:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003b76:	2300      	movs	r3, #0
 8003b78:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003b7a:	2300      	movs	r3, #0
 8003b7c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003b7e:	2300      	movs	r3, #0
 8003b80:	61fb      	str	r3, [r7, #28]
 8003b82:	e159      	b.n	8003e38 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003b84:	2201      	movs	r2, #1
 8003b86:	69fb      	ldr	r3, [r7, #28]
 8003b88:	fa02 f303 	lsl.w	r3, r2, r3
 8003b8c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003b8e:	683b      	ldr	r3, [r7, #0]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	697a      	ldr	r2, [r7, #20]
 8003b94:	4013      	ands	r3, r2
 8003b96:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003b98:	693a      	ldr	r2, [r7, #16]
 8003b9a:	697b      	ldr	r3, [r7, #20]
 8003b9c:	429a      	cmp	r2, r3
 8003b9e:	f040 8148 	bne.w	8003e32 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003ba2:	683b      	ldr	r3, [r7, #0]
 8003ba4:	685b      	ldr	r3, [r3, #4]
 8003ba6:	f003 0303 	and.w	r3, r3, #3
 8003baa:	2b01      	cmp	r3, #1
 8003bac:	d005      	beq.n	8003bba <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003bae:	683b      	ldr	r3, [r7, #0]
 8003bb0:	685b      	ldr	r3, [r3, #4]
 8003bb2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003bb6:	2b02      	cmp	r3, #2
 8003bb8:	d130      	bne.n	8003c1c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	689b      	ldr	r3, [r3, #8]
 8003bbe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003bc0:	69fb      	ldr	r3, [r7, #28]
 8003bc2:	005b      	lsls	r3, r3, #1
 8003bc4:	2203      	movs	r2, #3
 8003bc6:	fa02 f303 	lsl.w	r3, r2, r3
 8003bca:	43db      	mvns	r3, r3
 8003bcc:	69ba      	ldr	r2, [r7, #24]
 8003bce:	4013      	ands	r3, r2
 8003bd0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003bd2:	683b      	ldr	r3, [r7, #0]
 8003bd4:	68da      	ldr	r2, [r3, #12]
 8003bd6:	69fb      	ldr	r3, [r7, #28]
 8003bd8:	005b      	lsls	r3, r3, #1
 8003bda:	fa02 f303 	lsl.w	r3, r2, r3
 8003bde:	69ba      	ldr	r2, [r7, #24]
 8003be0:	4313      	orrs	r3, r2
 8003be2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	69ba      	ldr	r2, [r7, #24]
 8003be8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	685b      	ldr	r3, [r3, #4]
 8003bee:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003bf0:	2201      	movs	r2, #1
 8003bf2:	69fb      	ldr	r3, [r7, #28]
 8003bf4:	fa02 f303 	lsl.w	r3, r2, r3
 8003bf8:	43db      	mvns	r3, r3
 8003bfa:	69ba      	ldr	r2, [r7, #24]
 8003bfc:	4013      	ands	r3, r2
 8003bfe:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003c00:	683b      	ldr	r3, [r7, #0]
 8003c02:	685b      	ldr	r3, [r3, #4]
 8003c04:	091b      	lsrs	r3, r3, #4
 8003c06:	f003 0201 	and.w	r2, r3, #1
 8003c0a:	69fb      	ldr	r3, [r7, #28]
 8003c0c:	fa02 f303 	lsl.w	r3, r2, r3
 8003c10:	69ba      	ldr	r2, [r7, #24]
 8003c12:	4313      	orrs	r3, r2
 8003c14:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	69ba      	ldr	r2, [r7, #24]
 8003c1a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003c1c:	683b      	ldr	r3, [r7, #0]
 8003c1e:	685b      	ldr	r3, [r3, #4]
 8003c20:	f003 0303 	and.w	r3, r3, #3
 8003c24:	2b03      	cmp	r3, #3
 8003c26:	d017      	beq.n	8003c58 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	68db      	ldr	r3, [r3, #12]
 8003c2c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003c2e:	69fb      	ldr	r3, [r7, #28]
 8003c30:	005b      	lsls	r3, r3, #1
 8003c32:	2203      	movs	r2, #3
 8003c34:	fa02 f303 	lsl.w	r3, r2, r3
 8003c38:	43db      	mvns	r3, r3
 8003c3a:	69ba      	ldr	r2, [r7, #24]
 8003c3c:	4013      	ands	r3, r2
 8003c3e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003c40:	683b      	ldr	r3, [r7, #0]
 8003c42:	689a      	ldr	r2, [r3, #8]
 8003c44:	69fb      	ldr	r3, [r7, #28]
 8003c46:	005b      	lsls	r3, r3, #1
 8003c48:	fa02 f303 	lsl.w	r3, r2, r3
 8003c4c:	69ba      	ldr	r2, [r7, #24]
 8003c4e:	4313      	orrs	r3, r2
 8003c50:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	69ba      	ldr	r2, [r7, #24]
 8003c56:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003c58:	683b      	ldr	r3, [r7, #0]
 8003c5a:	685b      	ldr	r3, [r3, #4]
 8003c5c:	f003 0303 	and.w	r3, r3, #3
 8003c60:	2b02      	cmp	r3, #2
 8003c62:	d123      	bne.n	8003cac <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003c64:	69fb      	ldr	r3, [r7, #28]
 8003c66:	08da      	lsrs	r2, r3, #3
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	3208      	adds	r2, #8
 8003c6c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003c70:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003c72:	69fb      	ldr	r3, [r7, #28]
 8003c74:	f003 0307 	and.w	r3, r3, #7
 8003c78:	009b      	lsls	r3, r3, #2
 8003c7a:	220f      	movs	r2, #15
 8003c7c:	fa02 f303 	lsl.w	r3, r2, r3
 8003c80:	43db      	mvns	r3, r3
 8003c82:	69ba      	ldr	r2, [r7, #24]
 8003c84:	4013      	ands	r3, r2
 8003c86:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003c88:	683b      	ldr	r3, [r7, #0]
 8003c8a:	691a      	ldr	r2, [r3, #16]
 8003c8c:	69fb      	ldr	r3, [r7, #28]
 8003c8e:	f003 0307 	and.w	r3, r3, #7
 8003c92:	009b      	lsls	r3, r3, #2
 8003c94:	fa02 f303 	lsl.w	r3, r2, r3
 8003c98:	69ba      	ldr	r2, [r7, #24]
 8003c9a:	4313      	orrs	r3, r2
 8003c9c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003c9e:	69fb      	ldr	r3, [r7, #28]
 8003ca0:	08da      	lsrs	r2, r3, #3
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	3208      	adds	r2, #8
 8003ca6:	69b9      	ldr	r1, [r7, #24]
 8003ca8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003cb2:	69fb      	ldr	r3, [r7, #28]
 8003cb4:	005b      	lsls	r3, r3, #1
 8003cb6:	2203      	movs	r2, #3
 8003cb8:	fa02 f303 	lsl.w	r3, r2, r3
 8003cbc:	43db      	mvns	r3, r3
 8003cbe:	69ba      	ldr	r2, [r7, #24]
 8003cc0:	4013      	ands	r3, r2
 8003cc2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003cc4:	683b      	ldr	r3, [r7, #0]
 8003cc6:	685b      	ldr	r3, [r3, #4]
 8003cc8:	f003 0203 	and.w	r2, r3, #3
 8003ccc:	69fb      	ldr	r3, [r7, #28]
 8003cce:	005b      	lsls	r3, r3, #1
 8003cd0:	fa02 f303 	lsl.w	r3, r2, r3
 8003cd4:	69ba      	ldr	r2, [r7, #24]
 8003cd6:	4313      	orrs	r3, r2
 8003cd8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	69ba      	ldr	r2, [r7, #24]
 8003cde:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003ce0:	683b      	ldr	r3, [r7, #0]
 8003ce2:	685b      	ldr	r3, [r3, #4]
 8003ce4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	f000 80a2 	beq.w	8003e32 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003cee:	2300      	movs	r3, #0
 8003cf0:	60fb      	str	r3, [r7, #12]
 8003cf2:	4b57      	ldr	r3, [pc, #348]	@ (8003e50 <HAL_GPIO_Init+0x2e8>)
 8003cf4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003cf6:	4a56      	ldr	r2, [pc, #344]	@ (8003e50 <HAL_GPIO_Init+0x2e8>)
 8003cf8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003cfc:	6453      	str	r3, [r2, #68]	@ 0x44
 8003cfe:	4b54      	ldr	r3, [pc, #336]	@ (8003e50 <HAL_GPIO_Init+0x2e8>)
 8003d00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d02:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003d06:	60fb      	str	r3, [r7, #12]
 8003d08:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003d0a:	4a52      	ldr	r2, [pc, #328]	@ (8003e54 <HAL_GPIO_Init+0x2ec>)
 8003d0c:	69fb      	ldr	r3, [r7, #28]
 8003d0e:	089b      	lsrs	r3, r3, #2
 8003d10:	3302      	adds	r3, #2
 8003d12:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003d16:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003d18:	69fb      	ldr	r3, [r7, #28]
 8003d1a:	f003 0303 	and.w	r3, r3, #3
 8003d1e:	009b      	lsls	r3, r3, #2
 8003d20:	220f      	movs	r2, #15
 8003d22:	fa02 f303 	lsl.w	r3, r2, r3
 8003d26:	43db      	mvns	r3, r3
 8003d28:	69ba      	ldr	r2, [r7, #24]
 8003d2a:	4013      	ands	r3, r2
 8003d2c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	4a49      	ldr	r2, [pc, #292]	@ (8003e58 <HAL_GPIO_Init+0x2f0>)
 8003d32:	4293      	cmp	r3, r2
 8003d34:	d019      	beq.n	8003d6a <HAL_GPIO_Init+0x202>
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	4a48      	ldr	r2, [pc, #288]	@ (8003e5c <HAL_GPIO_Init+0x2f4>)
 8003d3a:	4293      	cmp	r3, r2
 8003d3c:	d013      	beq.n	8003d66 <HAL_GPIO_Init+0x1fe>
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	4a47      	ldr	r2, [pc, #284]	@ (8003e60 <HAL_GPIO_Init+0x2f8>)
 8003d42:	4293      	cmp	r3, r2
 8003d44:	d00d      	beq.n	8003d62 <HAL_GPIO_Init+0x1fa>
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	4a46      	ldr	r2, [pc, #280]	@ (8003e64 <HAL_GPIO_Init+0x2fc>)
 8003d4a:	4293      	cmp	r3, r2
 8003d4c:	d007      	beq.n	8003d5e <HAL_GPIO_Init+0x1f6>
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	4a45      	ldr	r2, [pc, #276]	@ (8003e68 <HAL_GPIO_Init+0x300>)
 8003d52:	4293      	cmp	r3, r2
 8003d54:	d101      	bne.n	8003d5a <HAL_GPIO_Init+0x1f2>
 8003d56:	2304      	movs	r3, #4
 8003d58:	e008      	b.n	8003d6c <HAL_GPIO_Init+0x204>
 8003d5a:	2307      	movs	r3, #7
 8003d5c:	e006      	b.n	8003d6c <HAL_GPIO_Init+0x204>
 8003d5e:	2303      	movs	r3, #3
 8003d60:	e004      	b.n	8003d6c <HAL_GPIO_Init+0x204>
 8003d62:	2302      	movs	r3, #2
 8003d64:	e002      	b.n	8003d6c <HAL_GPIO_Init+0x204>
 8003d66:	2301      	movs	r3, #1
 8003d68:	e000      	b.n	8003d6c <HAL_GPIO_Init+0x204>
 8003d6a:	2300      	movs	r3, #0
 8003d6c:	69fa      	ldr	r2, [r7, #28]
 8003d6e:	f002 0203 	and.w	r2, r2, #3
 8003d72:	0092      	lsls	r2, r2, #2
 8003d74:	4093      	lsls	r3, r2
 8003d76:	69ba      	ldr	r2, [r7, #24]
 8003d78:	4313      	orrs	r3, r2
 8003d7a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003d7c:	4935      	ldr	r1, [pc, #212]	@ (8003e54 <HAL_GPIO_Init+0x2ec>)
 8003d7e:	69fb      	ldr	r3, [r7, #28]
 8003d80:	089b      	lsrs	r3, r3, #2
 8003d82:	3302      	adds	r3, #2
 8003d84:	69ba      	ldr	r2, [r7, #24]
 8003d86:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003d8a:	4b38      	ldr	r3, [pc, #224]	@ (8003e6c <HAL_GPIO_Init+0x304>)
 8003d8c:	689b      	ldr	r3, [r3, #8]
 8003d8e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003d90:	693b      	ldr	r3, [r7, #16]
 8003d92:	43db      	mvns	r3, r3
 8003d94:	69ba      	ldr	r2, [r7, #24]
 8003d96:	4013      	ands	r3, r2
 8003d98:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003d9a:	683b      	ldr	r3, [r7, #0]
 8003d9c:	685b      	ldr	r3, [r3, #4]
 8003d9e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d003      	beq.n	8003dae <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8003da6:	69ba      	ldr	r2, [r7, #24]
 8003da8:	693b      	ldr	r3, [r7, #16]
 8003daa:	4313      	orrs	r3, r2
 8003dac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003dae:	4a2f      	ldr	r2, [pc, #188]	@ (8003e6c <HAL_GPIO_Init+0x304>)
 8003db0:	69bb      	ldr	r3, [r7, #24]
 8003db2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003db4:	4b2d      	ldr	r3, [pc, #180]	@ (8003e6c <HAL_GPIO_Init+0x304>)
 8003db6:	68db      	ldr	r3, [r3, #12]
 8003db8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003dba:	693b      	ldr	r3, [r7, #16]
 8003dbc:	43db      	mvns	r3, r3
 8003dbe:	69ba      	ldr	r2, [r7, #24]
 8003dc0:	4013      	ands	r3, r2
 8003dc2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003dc4:	683b      	ldr	r3, [r7, #0]
 8003dc6:	685b      	ldr	r3, [r3, #4]
 8003dc8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d003      	beq.n	8003dd8 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003dd0:	69ba      	ldr	r2, [r7, #24]
 8003dd2:	693b      	ldr	r3, [r7, #16]
 8003dd4:	4313      	orrs	r3, r2
 8003dd6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003dd8:	4a24      	ldr	r2, [pc, #144]	@ (8003e6c <HAL_GPIO_Init+0x304>)
 8003dda:	69bb      	ldr	r3, [r7, #24]
 8003ddc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003dde:	4b23      	ldr	r3, [pc, #140]	@ (8003e6c <HAL_GPIO_Init+0x304>)
 8003de0:	685b      	ldr	r3, [r3, #4]
 8003de2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003de4:	693b      	ldr	r3, [r7, #16]
 8003de6:	43db      	mvns	r3, r3
 8003de8:	69ba      	ldr	r2, [r7, #24]
 8003dea:	4013      	ands	r3, r2
 8003dec:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003dee:	683b      	ldr	r3, [r7, #0]
 8003df0:	685b      	ldr	r3, [r3, #4]
 8003df2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d003      	beq.n	8003e02 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003dfa:	69ba      	ldr	r2, [r7, #24]
 8003dfc:	693b      	ldr	r3, [r7, #16]
 8003dfe:	4313      	orrs	r3, r2
 8003e00:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003e02:	4a1a      	ldr	r2, [pc, #104]	@ (8003e6c <HAL_GPIO_Init+0x304>)
 8003e04:	69bb      	ldr	r3, [r7, #24]
 8003e06:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003e08:	4b18      	ldr	r3, [pc, #96]	@ (8003e6c <HAL_GPIO_Init+0x304>)
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003e0e:	693b      	ldr	r3, [r7, #16]
 8003e10:	43db      	mvns	r3, r3
 8003e12:	69ba      	ldr	r2, [r7, #24]
 8003e14:	4013      	ands	r3, r2
 8003e16:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003e18:	683b      	ldr	r3, [r7, #0]
 8003e1a:	685b      	ldr	r3, [r3, #4]
 8003e1c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d003      	beq.n	8003e2c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003e24:	69ba      	ldr	r2, [r7, #24]
 8003e26:	693b      	ldr	r3, [r7, #16]
 8003e28:	4313      	orrs	r3, r2
 8003e2a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003e2c:	4a0f      	ldr	r2, [pc, #60]	@ (8003e6c <HAL_GPIO_Init+0x304>)
 8003e2e:	69bb      	ldr	r3, [r7, #24]
 8003e30:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003e32:	69fb      	ldr	r3, [r7, #28]
 8003e34:	3301      	adds	r3, #1
 8003e36:	61fb      	str	r3, [r7, #28]
 8003e38:	69fb      	ldr	r3, [r7, #28]
 8003e3a:	2b0f      	cmp	r3, #15
 8003e3c:	f67f aea2 	bls.w	8003b84 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003e40:	bf00      	nop
 8003e42:	bf00      	nop
 8003e44:	3724      	adds	r7, #36	@ 0x24
 8003e46:	46bd      	mov	sp, r7
 8003e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e4c:	4770      	bx	lr
 8003e4e:	bf00      	nop
 8003e50:	40023800 	.word	0x40023800
 8003e54:	40013800 	.word	0x40013800
 8003e58:	40020000 	.word	0x40020000
 8003e5c:	40020400 	.word	0x40020400
 8003e60:	40020800 	.word	0x40020800
 8003e64:	40020c00 	.word	0x40020c00
 8003e68:	40021000 	.word	0x40021000
 8003e6c:	40013c00 	.word	0x40013c00

08003e70 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003e70:	b480      	push	{r7}
 8003e72:	b083      	sub	sp, #12
 8003e74:	af00      	add	r7, sp, #0
 8003e76:	6078      	str	r0, [r7, #4]
 8003e78:	460b      	mov	r3, r1
 8003e7a:	807b      	strh	r3, [r7, #2]
 8003e7c:	4613      	mov	r3, r2
 8003e7e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003e80:	787b      	ldrb	r3, [r7, #1]
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d003      	beq.n	8003e8e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003e86:	887a      	ldrh	r2, [r7, #2]
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003e8c:	e003      	b.n	8003e96 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003e8e:	887b      	ldrh	r3, [r7, #2]
 8003e90:	041a      	lsls	r2, r3, #16
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	619a      	str	r2, [r3, #24]
}
 8003e96:	bf00      	nop
 8003e98:	370c      	adds	r7, #12
 8003e9a:	46bd      	mov	sp, r7
 8003e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ea0:	4770      	bx	lr
	...

08003ea4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003ea4:	b580      	push	{r7, lr}
 8003ea6:	b086      	sub	sp, #24
 8003ea8:	af00      	add	r7, sp, #0
 8003eaa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d101      	bne.n	8003eb6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003eb2:	2301      	movs	r3, #1
 8003eb4:	e267      	b.n	8004386 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	f003 0301 	and.w	r3, r3, #1
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d075      	beq.n	8003fae <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003ec2:	4b88      	ldr	r3, [pc, #544]	@ (80040e4 <HAL_RCC_OscConfig+0x240>)
 8003ec4:	689b      	ldr	r3, [r3, #8]
 8003ec6:	f003 030c 	and.w	r3, r3, #12
 8003eca:	2b04      	cmp	r3, #4
 8003ecc:	d00c      	beq.n	8003ee8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003ece:	4b85      	ldr	r3, [pc, #532]	@ (80040e4 <HAL_RCC_OscConfig+0x240>)
 8003ed0:	689b      	ldr	r3, [r3, #8]
 8003ed2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003ed6:	2b08      	cmp	r3, #8
 8003ed8:	d112      	bne.n	8003f00 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003eda:	4b82      	ldr	r3, [pc, #520]	@ (80040e4 <HAL_RCC_OscConfig+0x240>)
 8003edc:	685b      	ldr	r3, [r3, #4]
 8003ede:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003ee2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003ee6:	d10b      	bne.n	8003f00 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003ee8:	4b7e      	ldr	r3, [pc, #504]	@ (80040e4 <HAL_RCC_OscConfig+0x240>)
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d05b      	beq.n	8003fac <HAL_RCC_OscConfig+0x108>
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	685b      	ldr	r3, [r3, #4]
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d157      	bne.n	8003fac <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003efc:	2301      	movs	r3, #1
 8003efe:	e242      	b.n	8004386 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	685b      	ldr	r3, [r3, #4]
 8003f04:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003f08:	d106      	bne.n	8003f18 <HAL_RCC_OscConfig+0x74>
 8003f0a:	4b76      	ldr	r3, [pc, #472]	@ (80040e4 <HAL_RCC_OscConfig+0x240>)
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	4a75      	ldr	r2, [pc, #468]	@ (80040e4 <HAL_RCC_OscConfig+0x240>)
 8003f10:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003f14:	6013      	str	r3, [r2, #0]
 8003f16:	e01d      	b.n	8003f54 <HAL_RCC_OscConfig+0xb0>
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	685b      	ldr	r3, [r3, #4]
 8003f1c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003f20:	d10c      	bne.n	8003f3c <HAL_RCC_OscConfig+0x98>
 8003f22:	4b70      	ldr	r3, [pc, #448]	@ (80040e4 <HAL_RCC_OscConfig+0x240>)
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	4a6f      	ldr	r2, [pc, #444]	@ (80040e4 <HAL_RCC_OscConfig+0x240>)
 8003f28:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003f2c:	6013      	str	r3, [r2, #0]
 8003f2e:	4b6d      	ldr	r3, [pc, #436]	@ (80040e4 <HAL_RCC_OscConfig+0x240>)
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	4a6c      	ldr	r2, [pc, #432]	@ (80040e4 <HAL_RCC_OscConfig+0x240>)
 8003f34:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003f38:	6013      	str	r3, [r2, #0]
 8003f3a:	e00b      	b.n	8003f54 <HAL_RCC_OscConfig+0xb0>
 8003f3c:	4b69      	ldr	r3, [pc, #420]	@ (80040e4 <HAL_RCC_OscConfig+0x240>)
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	4a68      	ldr	r2, [pc, #416]	@ (80040e4 <HAL_RCC_OscConfig+0x240>)
 8003f42:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003f46:	6013      	str	r3, [r2, #0]
 8003f48:	4b66      	ldr	r3, [pc, #408]	@ (80040e4 <HAL_RCC_OscConfig+0x240>)
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	4a65      	ldr	r2, [pc, #404]	@ (80040e4 <HAL_RCC_OscConfig+0x240>)
 8003f4e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003f52:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	685b      	ldr	r3, [r3, #4]
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d013      	beq.n	8003f84 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f5c:	f7fe fb00 	bl	8002560 <HAL_GetTick>
 8003f60:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f62:	e008      	b.n	8003f76 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003f64:	f7fe fafc 	bl	8002560 <HAL_GetTick>
 8003f68:	4602      	mov	r2, r0
 8003f6a:	693b      	ldr	r3, [r7, #16]
 8003f6c:	1ad3      	subs	r3, r2, r3
 8003f6e:	2b64      	cmp	r3, #100	@ 0x64
 8003f70:	d901      	bls.n	8003f76 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003f72:	2303      	movs	r3, #3
 8003f74:	e207      	b.n	8004386 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f76:	4b5b      	ldr	r3, [pc, #364]	@ (80040e4 <HAL_RCC_OscConfig+0x240>)
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d0f0      	beq.n	8003f64 <HAL_RCC_OscConfig+0xc0>
 8003f82:	e014      	b.n	8003fae <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f84:	f7fe faec 	bl	8002560 <HAL_GetTick>
 8003f88:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003f8a:	e008      	b.n	8003f9e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003f8c:	f7fe fae8 	bl	8002560 <HAL_GetTick>
 8003f90:	4602      	mov	r2, r0
 8003f92:	693b      	ldr	r3, [r7, #16]
 8003f94:	1ad3      	subs	r3, r2, r3
 8003f96:	2b64      	cmp	r3, #100	@ 0x64
 8003f98:	d901      	bls.n	8003f9e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003f9a:	2303      	movs	r3, #3
 8003f9c:	e1f3      	b.n	8004386 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003f9e:	4b51      	ldr	r3, [pc, #324]	@ (80040e4 <HAL_RCC_OscConfig+0x240>)
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d1f0      	bne.n	8003f8c <HAL_RCC_OscConfig+0xe8>
 8003faa:	e000      	b.n	8003fae <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003fac:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	f003 0302 	and.w	r3, r3, #2
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d063      	beq.n	8004082 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003fba:	4b4a      	ldr	r3, [pc, #296]	@ (80040e4 <HAL_RCC_OscConfig+0x240>)
 8003fbc:	689b      	ldr	r3, [r3, #8]
 8003fbe:	f003 030c 	and.w	r3, r3, #12
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d00b      	beq.n	8003fde <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003fc6:	4b47      	ldr	r3, [pc, #284]	@ (80040e4 <HAL_RCC_OscConfig+0x240>)
 8003fc8:	689b      	ldr	r3, [r3, #8]
 8003fca:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003fce:	2b08      	cmp	r3, #8
 8003fd0:	d11c      	bne.n	800400c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003fd2:	4b44      	ldr	r3, [pc, #272]	@ (80040e4 <HAL_RCC_OscConfig+0x240>)
 8003fd4:	685b      	ldr	r3, [r3, #4]
 8003fd6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d116      	bne.n	800400c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003fde:	4b41      	ldr	r3, [pc, #260]	@ (80040e4 <HAL_RCC_OscConfig+0x240>)
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	f003 0302 	and.w	r3, r3, #2
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d005      	beq.n	8003ff6 <HAL_RCC_OscConfig+0x152>
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	68db      	ldr	r3, [r3, #12]
 8003fee:	2b01      	cmp	r3, #1
 8003ff0:	d001      	beq.n	8003ff6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003ff2:	2301      	movs	r3, #1
 8003ff4:	e1c7      	b.n	8004386 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ff6:	4b3b      	ldr	r3, [pc, #236]	@ (80040e4 <HAL_RCC_OscConfig+0x240>)
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	691b      	ldr	r3, [r3, #16]
 8004002:	00db      	lsls	r3, r3, #3
 8004004:	4937      	ldr	r1, [pc, #220]	@ (80040e4 <HAL_RCC_OscConfig+0x240>)
 8004006:	4313      	orrs	r3, r2
 8004008:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800400a:	e03a      	b.n	8004082 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	68db      	ldr	r3, [r3, #12]
 8004010:	2b00      	cmp	r3, #0
 8004012:	d020      	beq.n	8004056 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004014:	4b34      	ldr	r3, [pc, #208]	@ (80040e8 <HAL_RCC_OscConfig+0x244>)
 8004016:	2201      	movs	r2, #1
 8004018:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800401a:	f7fe faa1 	bl	8002560 <HAL_GetTick>
 800401e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004020:	e008      	b.n	8004034 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004022:	f7fe fa9d 	bl	8002560 <HAL_GetTick>
 8004026:	4602      	mov	r2, r0
 8004028:	693b      	ldr	r3, [r7, #16]
 800402a:	1ad3      	subs	r3, r2, r3
 800402c:	2b02      	cmp	r3, #2
 800402e:	d901      	bls.n	8004034 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004030:	2303      	movs	r3, #3
 8004032:	e1a8      	b.n	8004386 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004034:	4b2b      	ldr	r3, [pc, #172]	@ (80040e4 <HAL_RCC_OscConfig+0x240>)
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	f003 0302 	and.w	r3, r3, #2
 800403c:	2b00      	cmp	r3, #0
 800403e:	d0f0      	beq.n	8004022 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004040:	4b28      	ldr	r3, [pc, #160]	@ (80040e4 <HAL_RCC_OscConfig+0x240>)
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	691b      	ldr	r3, [r3, #16]
 800404c:	00db      	lsls	r3, r3, #3
 800404e:	4925      	ldr	r1, [pc, #148]	@ (80040e4 <HAL_RCC_OscConfig+0x240>)
 8004050:	4313      	orrs	r3, r2
 8004052:	600b      	str	r3, [r1, #0]
 8004054:	e015      	b.n	8004082 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004056:	4b24      	ldr	r3, [pc, #144]	@ (80040e8 <HAL_RCC_OscConfig+0x244>)
 8004058:	2200      	movs	r2, #0
 800405a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800405c:	f7fe fa80 	bl	8002560 <HAL_GetTick>
 8004060:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004062:	e008      	b.n	8004076 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004064:	f7fe fa7c 	bl	8002560 <HAL_GetTick>
 8004068:	4602      	mov	r2, r0
 800406a:	693b      	ldr	r3, [r7, #16]
 800406c:	1ad3      	subs	r3, r2, r3
 800406e:	2b02      	cmp	r3, #2
 8004070:	d901      	bls.n	8004076 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004072:	2303      	movs	r3, #3
 8004074:	e187      	b.n	8004386 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004076:	4b1b      	ldr	r3, [pc, #108]	@ (80040e4 <HAL_RCC_OscConfig+0x240>)
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	f003 0302 	and.w	r3, r3, #2
 800407e:	2b00      	cmp	r3, #0
 8004080:	d1f0      	bne.n	8004064 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	f003 0308 	and.w	r3, r3, #8
 800408a:	2b00      	cmp	r3, #0
 800408c:	d036      	beq.n	80040fc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	695b      	ldr	r3, [r3, #20]
 8004092:	2b00      	cmp	r3, #0
 8004094:	d016      	beq.n	80040c4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004096:	4b15      	ldr	r3, [pc, #84]	@ (80040ec <HAL_RCC_OscConfig+0x248>)
 8004098:	2201      	movs	r2, #1
 800409a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800409c:	f7fe fa60 	bl	8002560 <HAL_GetTick>
 80040a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80040a2:	e008      	b.n	80040b6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80040a4:	f7fe fa5c 	bl	8002560 <HAL_GetTick>
 80040a8:	4602      	mov	r2, r0
 80040aa:	693b      	ldr	r3, [r7, #16]
 80040ac:	1ad3      	subs	r3, r2, r3
 80040ae:	2b02      	cmp	r3, #2
 80040b0:	d901      	bls.n	80040b6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80040b2:	2303      	movs	r3, #3
 80040b4:	e167      	b.n	8004386 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80040b6:	4b0b      	ldr	r3, [pc, #44]	@ (80040e4 <HAL_RCC_OscConfig+0x240>)
 80040b8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80040ba:	f003 0302 	and.w	r3, r3, #2
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d0f0      	beq.n	80040a4 <HAL_RCC_OscConfig+0x200>
 80040c2:	e01b      	b.n	80040fc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80040c4:	4b09      	ldr	r3, [pc, #36]	@ (80040ec <HAL_RCC_OscConfig+0x248>)
 80040c6:	2200      	movs	r2, #0
 80040c8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80040ca:	f7fe fa49 	bl	8002560 <HAL_GetTick>
 80040ce:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80040d0:	e00e      	b.n	80040f0 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80040d2:	f7fe fa45 	bl	8002560 <HAL_GetTick>
 80040d6:	4602      	mov	r2, r0
 80040d8:	693b      	ldr	r3, [r7, #16]
 80040da:	1ad3      	subs	r3, r2, r3
 80040dc:	2b02      	cmp	r3, #2
 80040de:	d907      	bls.n	80040f0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80040e0:	2303      	movs	r3, #3
 80040e2:	e150      	b.n	8004386 <HAL_RCC_OscConfig+0x4e2>
 80040e4:	40023800 	.word	0x40023800
 80040e8:	42470000 	.word	0x42470000
 80040ec:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80040f0:	4b88      	ldr	r3, [pc, #544]	@ (8004314 <HAL_RCC_OscConfig+0x470>)
 80040f2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80040f4:	f003 0302 	and.w	r3, r3, #2
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d1ea      	bne.n	80040d2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	f003 0304 	and.w	r3, r3, #4
 8004104:	2b00      	cmp	r3, #0
 8004106:	f000 8097 	beq.w	8004238 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800410a:	2300      	movs	r3, #0
 800410c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800410e:	4b81      	ldr	r3, [pc, #516]	@ (8004314 <HAL_RCC_OscConfig+0x470>)
 8004110:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004112:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004116:	2b00      	cmp	r3, #0
 8004118:	d10f      	bne.n	800413a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800411a:	2300      	movs	r3, #0
 800411c:	60bb      	str	r3, [r7, #8]
 800411e:	4b7d      	ldr	r3, [pc, #500]	@ (8004314 <HAL_RCC_OscConfig+0x470>)
 8004120:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004122:	4a7c      	ldr	r2, [pc, #496]	@ (8004314 <HAL_RCC_OscConfig+0x470>)
 8004124:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004128:	6413      	str	r3, [r2, #64]	@ 0x40
 800412a:	4b7a      	ldr	r3, [pc, #488]	@ (8004314 <HAL_RCC_OscConfig+0x470>)
 800412c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800412e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004132:	60bb      	str	r3, [r7, #8]
 8004134:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004136:	2301      	movs	r3, #1
 8004138:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800413a:	4b77      	ldr	r3, [pc, #476]	@ (8004318 <HAL_RCC_OscConfig+0x474>)
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004142:	2b00      	cmp	r3, #0
 8004144:	d118      	bne.n	8004178 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004146:	4b74      	ldr	r3, [pc, #464]	@ (8004318 <HAL_RCC_OscConfig+0x474>)
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	4a73      	ldr	r2, [pc, #460]	@ (8004318 <HAL_RCC_OscConfig+0x474>)
 800414c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004150:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004152:	f7fe fa05 	bl	8002560 <HAL_GetTick>
 8004156:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004158:	e008      	b.n	800416c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800415a:	f7fe fa01 	bl	8002560 <HAL_GetTick>
 800415e:	4602      	mov	r2, r0
 8004160:	693b      	ldr	r3, [r7, #16]
 8004162:	1ad3      	subs	r3, r2, r3
 8004164:	2b02      	cmp	r3, #2
 8004166:	d901      	bls.n	800416c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004168:	2303      	movs	r3, #3
 800416a:	e10c      	b.n	8004386 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800416c:	4b6a      	ldr	r3, [pc, #424]	@ (8004318 <HAL_RCC_OscConfig+0x474>)
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004174:	2b00      	cmp	r3, #0
 8004176:	d0f0      	beq.n	800415a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	689b      	ldr	r3, [r3, #8]
 800417c:	2b01      	cmp	r3, #1
 800417e:	d106      	bne.n	800418e <HAL_RCC_OscConfig+0x2ea>
 8004180:	4b64      	ldr	r3, [pc, #400]	@ (8004314 <HAL_RCC_OscConfig+0x470>)
 8004182:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004184:	4a63      	ldr	r2, [pc, #396]	@ (8004314 <HAL_RCC_OscConfig+0x470>)
 8004186:	f043 0301 	orr.w	r3, r3, #1
 800418a:	6713      	str	r3, [r2, #112]	@ 0x70
 800418c:	e01c      	b.n	80041c8 <HAL_RCC_OscConfig+0x324>
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	689b      	ldr	r3, [r3, #8]
 8004192:	2b05      	cmp	r3, #5
 8004194:	d10c      	bne.n	80041b0 <HAL_RCC_OscConfig+0x30c>
 8004196:	4b5f      	ldr	r3, [pc, #380]	@ (8004314 <HAL_RCC_OscConfig+0x470>)
 8004198:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800419a:	4a5e      	ldr	r2, [pc, #376]	@ (8004314 <HAL_RCC_OscConfig+0x470>)
 800419c:	f043 0304 	orr.w	r3, r3, #4
 80041a0:	6713      	str	r3, [r2, #112]	@ 0x70
 80041a2:	4b5c      	ldr	r3, [pc, #368]	@ (8004314 <HAL_RCC_OscConfig+0x470>)
 80041a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80041a6:	4a5b      	ldr	r2, [pc, #364]	@ (8004314 <HAL_RCC_OscConfig+0x470>)
 80041a8:	f043 0301 	orr.w	r3, r3, #1
 80041ac:	6713      	str	r3, [r2, #112]	@ 0x70
 80041ae:	e00b      	b.n	80041c8 <HAL_RCC_OscConfig+0x324>
 80041b0:	4b58      	ldr	r3, [pc, #352]	@ (8004314 <HAL_RCC_OscConfig+0x470>)
 80041b2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80041b4:	4a57      	ldr	r2, [pc, #348]	@ (8004314 <HAL_RCC_OscConfig+0x470>)
 80041b6:	f023 0301 	bic.w	r3, r3, #1
 80041ba:	6713      	str	r3, [r2, #112]	@ 0x70
 80041bc:	4b55      	ldr	r3, [pc, #340]	@ (8004314 <HAL_RCC_OscConfig+0x470>)
 80041be:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80041c0:	4a54      	ldr	r2, [pc, #336]	@ (8004314 <HAL_RCC_OscConfig+0x470>)
 80041c2:	f023 0304 	bic.w	r3, r3, #4
 80041c6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	689b      	ldr	r3, [r3, #8]
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d015      	beq.n	80041fc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80041d0:	f7fe f9c6 	bl	8002560 <HAL_GetTick>
 80041d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80041d6:	e00a      	b.n	80041ee <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80041d8:	f7fe f9c2 	bl	8002560 <HAL_GetTick>
 80041dc:	4602      	mov	r2, r0
 80041de:	693b      	ldr	r3, [r7, #16]
 80041e0:	1ad3      	subs	r3, r2, r3
 80041e2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80041e6:	4293      	cmp	r3, r2
 80041e8:	d901      	bls.n	80041ee <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80041ea:	2303      	movs	r3, #3
 80041ec:	e0cb      	b.n	8004386 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80041ee:	4b49      	ldr	r3, [pc, #292]	@ (8004314 <HAL_RCC_OscConfig+0x470>)
 80041f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80041f2:	f003 0302 	and.w	r3, r3, #2
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d0ee      	beq.n	80041d8 <HAL_RCC_OscConfig+0x334>
 80041fa:	e014      	b.n	8004226 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80041fc:	f7fe f9b0 	bl	8002560 <HAL_GetTick>
 8004200:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004202:	e00a      	b.n	800421a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004204:	f7fe f9ac 	bl	8002560 <HAL_GetTick>
 8004208:	4602      	mov	r2, r0
 800420a:	693b      	ldr	r3, [r7, #16]
 800420c:	1ad3      	subs	r3, r2, r3
 800420e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004212:	4293      	cmp	r3, r2
 8004214:	d901      	bls.n	800421a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004216:	2303      	movs	r3, #3
 8004218:	e0b5      	b.n	8004386 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800421a:	4b3e      	ldr	r3, [pc, #248]	@ (8004314 <HAL_RCC_OscConfig+0x470>)
 800421c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800421e:	f003 0302 	and.w	r3, r3, #2
 8004222:	2b00      	cmp	r3, #0
 8004224:	d1ee      	bne.n	8004204 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004226:	7dfb      	ldrb	r3, [r7, #23]
 8004228:	2b01      	cmp	r3, #1
 800422a:	d105      	bne.n	8004238 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800422c:	4b39      	ldr	r3, [pc, #228]	@ (8004314 <HAL_RCC_OscConfig+0x470>)
 800422e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004230:	4a38      	ldr	r2, [pc, #224]	@ (8004314 <HAL_RCC_OscConfig+0x470>)
 8004232:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004236:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	699b      	ldr	r3, [r3, #24]
 800423c:	2b00      	cmp	r3, #0
 800423e:	f000 80a1 	beq.w	8004384 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004242:	4b34      	ldr	r3, [pc, #208]	@ (8004314 <HAL_RCC_OscConfig+0x470>)
 8004244:	689b      	ldr	r3, [r3, #8]
 8004246:	f003 030c 	and.w	r3, r3, #12
 800424a:	2b08      	cmp	r3, #8
 800424c:	d05c      	beq.n	8004308 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	699b      	ldr	r3, [r3, #24]
 8004252:	2b02      	cmp	r3, #2
 8004254:	d141      	bne.n	80042da <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004256:	4b31      	ldr	r3, [pc, #196]	@ (800431c <HAL_RCC_OscConfig+0x478>)
 8004258:	2200      	movs	r2, #0
 800425a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800425c:	f7fe f980 	bl	8002560 <HAL_GetTick>
 8004260:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004262:	e008      	b.n	8004276 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004264:	f7fe f97c 	bl	8002560 <HAL_GetTick>
 8004268:	4602      	mov	r2, r0
 800426a:	693b      	ldr	r3, [r7, #16]
 800426c:	1ad3      	subs	r3, r2, r3
 800426e:	2b02      	cmp	r3, #2
 8004270:	d901      	bls.n	8004276 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004272:	2303      	movs	r3, #3
 8004274:	e087      	b.n	8004386 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004276:	4b27      	ldr	r3, [pc, #156]	@ (8004314 <HAL_RCC_OscConfig+0x470>)
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800427e:	2b00      	cmp	r3, #0
 8004280:	d1f0      	bne.n	8004264 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	69da      	ldr	r2, [r3, #28]
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	6a1b      	ldr	r3, [r3, #32]
 800428a:	431a      	orrs	r2, r3
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004290:	019b      	lsls	r3, r3, #6
 8004292:	431a      	orrs	r2, r3
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004298:	085b      	lsrs	r3, r3, #1
 800429a:	3b01      	subs	r3, #1
 800429c:	041b      	lsls	r3, r3, #16
 800429e:	431a      	orrs	r2, r3
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042a4:	061b      	lsls	r3, r3, #24
 80042a6:	491b      	ldr	r1, [pc, #108]	@ (8004314 <HAL_RCC_OscConfig+0x470>)
 80042a8:	4313      	orrs	r3, r2
 80042aa:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80042ac:	4b1b      	ldr	r3, [pc, #108]	@ (800431c <HAL_RCC_OscConfig+0x478>)
 80042ae:	2201      	movs	r2, #1
 80042b0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80042b2:	f7fe f955 	bl	8002560 <HAL_GetTick>
 80042b6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80042b8:	e008      	b.n	80042cc <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80042ba:	f7fe f951 	bl	8002560 <HAL_GetTick>
 80042be:	4602      	mov	r2, r0
 80042c0:	693b      	ldr	r3, [r7, #16]
 80042c2:	1ad3      	subs	r3, r2, r3
 80042c4:	2b02      	cmp	r3, #2
 80042c6:	d901      	bls.n	80042cc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80042c8:	2303      	movs	r3, #3
 80042ca:	e05c      	b.n	8004386 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80042cc:	4b11      	ldr	r3, [pc, #68]	@ (8004314 <HAL_RCC_OscConfig+0x470>)
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d0f0      	beq.n	80042ba <HAL_RCC_OscConfig+0x416>
 80042d8:	e054      	b.n	8004384 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80042da:	4b10      	ldr	r3, [pc, #64]	@ (800431c <HAL_RCC_OscConfig+0x478>)
 80042dc:	2200      	movs	r2, #0
 80042de:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80042e0:	f7fe f93e 	bl	8002560 <HAL_GetTick>
 80042e4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80042e6:	e008      	b.n	80042fa <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80042e8:	f7fe f93a 	bl	8002560 <HAL_GetTick>
 80042ec:	4602      	mov	r2, r0
 80042ee:	693b      	ldr	r3, [r7, #16]
 80042f0:	1ad3      	subs	r3, r2, r3
 80042f2:	2b02      	cmp	r3, #2
 80042f4:	d901      	bls.n	80042fa <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80042f6:	2303      	movs	r3, #3
 80042f8:	e045      	b.n	8004386 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80042fa:	4b06      	ldr	r3, [pc, #24]	@ (8004314 <HAL_RCC_OscConfig+0x470>)
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004302:	2b00      	cmp	r3, #0
 8004304:	d1f0      	bne.n	80042e8 <HAL_RCC_OscConfig+0x444>
 8004306:	e03d      	b.n	8004384 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	699b      	ldr	r3, [r3, #24]
 800430c:	2b01      	cmp	r3, #1
 800430e:	d107      	bne.n	8004320 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004310:	2301      	movs	r3, #1
 8004312:	e038      	b.n	8004386 <HAL_RCC_OscConfig+0x4e2>
 8004314:	40023800 	.word	0x40023800
 8004318:	40007000 	.word	0x40007000
 800431c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004320:	4b1b      	ldr	r3, [pc, #108]	@ (8004390 <HAL_RCC_OscConfig+0x4ec>)
 8004322:	685b      	ldr	r3, [r3, #4]
 8004324:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	699b      	ldr	r3, [r3, #24]
 800432a:	2b01      	cmp	r3, #1
 800432c:	d028      	beq.n	8004380 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004338:	429a      	cmp	r2, r3
 800433a:	d121      	bne.n	8004380 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004346:	429a      	cmp	r2, r3
 8004348:	d11a      	bne.n	8004380 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800434a:	68fa      	ldr	r2, [r7, #12]
 800434c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004350:	4013      	ands	r3, r2
 8004352:	687a      	ldr	r2, [r7, #4]
 8004354:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004356:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004358:	4293      	cmp	r3, r2
 800435a:	d111      	bne.n	8004380 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004366:	085b      	lsrs	r3, r3, #1
 8004368:	3b01      	subs	r3, #1
 800436a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800436c:	429a      	cmp	r2, r3
 800436e:	d107      	bne.n	8004380 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800437a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800437c:	429a      	cmp	r2, r3
 800437e:	d001      	beq.n	8004384 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8004380:	2301      	movs	r3, #1
 8004382:	e000      	b.n	8004386 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004384:	2300      	movs	r3, #0
}
 8004386:	4618      	mov	r0, r3
 8004388:	3718      	adds	r7, #24
 800438a:	46bd      	mov	sp, r7
 800438c:	bd80      	pop	{r7, pc}
 800438e:	bf00      	nop
 8004390:	40023800 	.word	0x40023800

08004394 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004394:	b580      	push	{r7, lr}
 8004396:	b084      	sub	sp, #16
 8004398:	af00      	add	r7, sp, #0
 800439a:	6078      	str	r0, [r7, #4]
 800439c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d101      	bne.n	80043a8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80043a4:	2301      	movs	r3, #1
 80043a6:	e0cc      	b.n	8004542 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80043a8:	4b68      	ldr	r3, [pc, #416]	@ (800454c <HAL_RCC_ClockConfig+0x1b8>)
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	f003 0307 	and.w	r3, r3, #7
 80043b0:	683a      	ldr	r2, [r7, #0]
 80043b2:	429a      	cmp	r2, r3
 80043b4:	d90c      	bls.n	80043d0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80043b6:	4b65      	ldr	r3, [pc, #404]	@ (800454c <HAL_RCC_ClockConfig+0x1b8>)
 80043b8:	683a      	ldr	r2, [r7, #0]
 80043ba:	b2d2      	uxtb	r2, r2
 80043bc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80043be:	4b63      	ldr	r3, [pc, #396]	@ (800454c <HAL_RCC_ClockConfig+0x1b8>)
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	f003 0307 	and.w	r3, r3, #7
 80043c6:	683a      	ldr	r2, [r7, #0]
 80043c8:	429a      	cmp	r2, r3
 80043ca:	d001      	beq.n	80043d0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80043cc:	2301      	movs	r3, #1
 80043ce:	e0b8      	b.n	8004542 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	f003 0302 	and.w	r3, r3, #2
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d020      	beq.n	800441e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	f003 0304 	and.w	r3, r3, #4
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d005      	beq.n	80043f4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80043e8:	4b59      	ldr	r3, [pc, #356]	@ (8004550 <HAL_RCC_ClockConfig+0x1bc>)
 80043ea:	689b      	ldr	r3, [r3, #8]
 80043ec:	4a58      	ldr	r2, [pc, #352]	@ (8004550 <HAL_RCC_ClockConfig+0x1bc>)
 80043ee:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80043f2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	f003 0308 	and.w	r3, r3, #8
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d005      	beq.n	800440c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004400:	4b53      	ldr	r3, [pc, #332]	@ (8004550 <HAL_RCC_ClockConfig+0x1bc>)
 8004402:	689b      	ldr	r3, [r3, #8]
 8004404:	4a52      	ldr	r2, [pc, #328]	@ (8004550 <HAL_RCC_ClockConfig+0x1bc>)
 8004406:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800440a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800440c:	4b50      	ldr	r3, [pc, #320]	@ (8004550 <HAL_RCC_ClockConfig+0x1bc>)
 800440e:	689b      	ldr	r3, [r3, #8]
 8004410:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	689b      	ldr	r3, [r3, #8]
 8004418:	494d      	ldr	r1, [pc, #308]	@ (8004550 <HAL_RCC_ClockConfig+0x1bc>)
 800441a:	4313      	orrs	r3, r2
 800441c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	f003 0301 	and.w	r3, r3, #1
 8004426:	2b00      	cmp	r3, #0
 8004428:	d044      	beq.n	80044b4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	685b      	ldr	r3, [r3, #4]
 800442e:	2b01      	cmp	r3, #1
 8004430:	d107      	bne.n	8004442 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004432:	4b47      	ldr	r3, [pc, #284]	@ (8004550 <HAL_RCC_ClockConfig+0x1bc>)
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800443a:	2b00      	cmp	r3, #0
 800443c:	d119      	bne.n	8004472 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800443e:	2301      	movs	r3, #1
 8004440:	e07f      	b.n	8004542 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	685b      	ldr	r3, [r3, #4]
 8004446:	2b02      	cmp	r3, #2
 8004448:	d003      	beq.n	8004452 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800444e:	2b03      	cmp	r3, #3
 8004450:	d107      	bne.n	8004462 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004452:	4b3f      	ldr	r3, [pc, #252]	@ (8004550 <HAL_RCC_ClockConfig+0x1bc>)
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800445a:	2b00      	cmp	r3, #0
 800445c:	d109      	bne.n	8004472 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800445e:	2301      	movs	r3, #1
 8004460:	e06f      	b.n	8004542 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004462:	4b3b      	ldr	r3, [pc, #236]	@ (8004550 <HAL_RCC_ClockConfig+0x1bc>)
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	f003 0302 	and.w	r3, r3, #2
 800446a:	2b00      	cmp	r3, #0
 800446c:	d101      	bne.n	8004472 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800446e:	2301      	movs	r3, #1
 8004470:	e067      	b.n	8004542 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004472:	4b37      	ldr	r3, [pc, #220]	@ (8004550 <HAL_RCC_ClockConfig+0x1bc>)
 8004474:	689b      	ldr	r3, [r3, #8]
 8004476:	f023 0203 	bic.w	r2, r3, #3
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	685b      	ldr	r3, [r3, #4]
 800447e:	4934      	ldr	r1, [pc, #208]	@ (8004550 <HAL_RCC_ClockConfig+0x1bc>)
 8004480:	4313      	orrs	r3, r2
 8004482:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004484:	f7fe f86c 	bl	8002560 <HAL_GetTick>
 8004488:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800448a:	e00a      	b.n	80044a2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800448c:	f7fe f868 	bl	8002560 <HAL_GetTick>
 8004490:	4602      	mov	r2, r0
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	1ad3      	subs	r3, r2, r3
 8004496:	f241 3288 	movw	r2, #5000	@ 0x1388
 800449a:	4293      	cmp	r3, r2
 800449c:	d901      	bls.n	80044a2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800449e:	2303      	movs	r3, #3
 80044a0:	e04f      	b.n	8004542 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80044a2:	4b2b      	ldr	r3, [pc, #172]	@ (8004550 <HAL_RCC_ClockConfig+0x1bc>)
 80044a4:	689b      	ldr	r3, [r3, #8]
 80044a6:	f003 020c 	and.w	r2, r3, #12
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	685b      	ldr	r3, [r3, #4]
 80044ae:	009b      	lsls	r3, r3, #2
 80044b0:	429a      	cmp	r2, r3
 80044b2:	d1eb      	bne.n	800448c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80044b4:	4b25      	ldr	r3, [pc, #148]	@ (800454c <HAL_RCC_ClockConfig+0x1b8>)
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	f003 0307 	and.w	r3, r3, #7
 80044bc:	683a      	ldr	r2, [r7, #0]
 80044be:	429a      	cmp	r2, r3
 80044c0:	d20c      	bcs.n	80044dc <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80044c2:	4b22      	ldr	r3, [pc, #136]	@ (800454c <HAL_RCC_ClockConfig+0x1b8>)
 80044c4:	683a      	ldr	r2, [r7, #0]
 80044c6:	b2d2      	uxtb	r2, r2
 80044c8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80044ca:	4b20      	ldr	r3, [pc, #128]	@ (800454c <HAL_RCC_ClockConfig+0x1b8>)
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	f003 0307 	and.w	r3, r3, #7
 80044d2:	683a      	ldr	r2, [r7, #0]
 80044d4:	429a      	cmp	r2, r3
 80044d6:	d001      	beq.n	80044dc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80044d8:	2301      	movs	r3, #1
 80044da:	e032      	b.n	8004542 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	f003 0304 	and.w	r3, r3, #4
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d008      	beq.n	80044fa <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80044e8:	4b19      	ldr	r3, [pc, #100]	@ (8004550 <HAL_RCC_ClockConfig+0x1bc>)
 80044ea:	689b      	ldr	r3, [r3, #8]
 80044ec:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	68db      	ldr	r3, [r3, #12]
 80044f4:	4916      	ldr	r1, [pc, #88]	@ (8004550 <HAL_RCC_ClockConfig+0x1bc>)
 80044f6:	4313      	orrs	r3, r2
 80044f8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	f003 0308 	and.w	r3, r3, #8
 8004502:	2b00      	cmp	r3, #0
 8004504:	d009      	beq.n	800451a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004506:	4b12      	ldr	r3, [pc, #72]	@ (8004550 <HAL_RCC_ClockConfig+0x1bc>)
 8004508:	689b      	ldr	r3, [r3, #8]
 800450a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	691b      	ldr	r3, [r3, #16]
 8004512:	00db      	lsls	r3, r3, #3
 8004514:	490e      	ldr	r1, [pc, #56]	@ (8004550 <HAL_RCC_ClockConfig+0x1bc>)
 8004516:	4313      	orrs	r3, r2
 8004518:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800451a:	f000 f821 	bl	8004560 <HAL_RCC_GetSysClockFreq>
 800451e:	4602      	mov	r2, r0
 8004520:	4b0b      	ldr	r3, [pc, #44]	@ (8004550 <HAL_RCC_ClockConfig+0x1bc>)
 8004522:	689b      	ldr	r3, [r3, #8]
 8004524:	091b      	lsrs	r3, r3, #4
 8004526:	f003 030f 	and.w	r3, r3, #15
 800452a:	490a      	ldr	r1, [pc, #40]	@ (8004554 <HAL_RCC_ClockConfig+0x1c0>)
 800452c:	5ccb      	ldrb	r3, [r1, r3]
 800452e:	fa22 f303 	lsr.w	r3, r2, r3
 8004532:	4a09      	ldr	r2, [pc, #36]	@ (8004558 <HAL_RCC_ClockConfig+0x1c4>)
 8004534:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004536:	4b09      	ldr	r3, [pc, #36]	@ (800455c <HAL_RCC_ClockConfig+0x1c8>)
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	4618      	mov	r0, r3
 800453c:	f7fd ffcc 	bl	80024d8 <HAL_InitTick>

  return HAL_OK;
 8004540:	2300      	movs	r3, #0
}
 8004542:	4618      	mov	r0, r3
 8004544:	3710      	adds	r7, #16
 8004546:	46bd      	mov	sp, r7
 8004548:	bd80      	pop	{r7, pc}
 800454a:	bf00      	nop
 800454c:	40023c00 	.word	0x40023c00
 8004550:	40023800 	.word	0x40023800
 8004554:	0800ad28 	.word	0x0800ad28
 8004558:	20000050 	.word	0x20000050
 800455c:	20000054 	.word	0x20000054

08004560 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004560:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004564:	b090      	sub	sp, #64	@ 0x40
 8004566:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004568:	2300      	movs	r3, #0
 800456a:	637b      	str	r3, [r7, #52]	@ 0x34
 800456c:	2300      	movs	r3, #0
 800456e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004570:	2300      	movs	r3, #0
 8004572:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8004574:	2300      	movs	r3, #0
 8004576:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004578:	4b59      	ldr	r3, [pc, #356]	@ (80046e0 <HAL_RCC_GetSysClockFreq+0x180>)
 800457a:	689b      	ldr	r3, [r3, #8]
 800457c:	f003 030c 	and.w	r3, r3, #12
 8004580:	2b08      	cmp	r3, #8
 8004582:	d00d      	beq.n	80045a0 <HAL_RCC_GetSysClockFreq+0x40>
 8004584:	2b08      	cmp	r3, #8
 8004586:	f200 80a1 	bhi.w	80046cc <HAL_RCC_GetSysClockFreq+0x16c>
 800458a:	2b00      	cmp	r3, #0
 800458c:	d002      	beq.n	8004594 <HAL_RCC_GetSysClockFreq+0x34>
 800458e:	2b04      	cmp	r3, #4
 8004590:	d003      	beq.n	800459a <HAL_RCC_GetSysClockFreq+0x3a>
 8004592:	e09b      	b.n	80046cc <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004594:	4b53      	ldr	r3, [pc, #332]	@ (80046e4 <HAL_RCC_GetSysClockFreq+0x184>)
 8004596:	63bb      	str	r3, [r7, #56]	@ 0x38
       break;
 8004598:	e09b      	b.n	80046d2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800459a:	4b53      	ldr	r3, [pc, #332]	@ (80046e8 <HAL_RCC_GetSysClockFreq+0x188>)
 800459c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800459e:	e098      	b.n	80046d2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80045a0:	4b4f      	ldr	r3, [pc, #316]	@ (80046e0 <HAL_RCC_GetSysClockFreq+0x180>)
 80045a2:	685b      	ldr	r3, [r3, #4]
 80045a4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80045a8:	637b      	str	r3, [r7, #52]	@ 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80045aa:	4b4d      	ldr	r3, [pc, #308]	@ (80046e0 <HAL_RCC_GetSysClockFreq+0x180>)
 80045ac:	685b      	ldr	r3, [r3, #4]
 80045ae:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d028      	beq.n	8004608 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80045b6:	4b4a      	ldr	r3, [pc, #296]	@ (80046e0 <HAL_RCC_GetSysClockFreq+0x180>)
 80045b8:	685b      	ldr	r3, [r3, #4]
 80045ba:	099b      	lsrs	r3, r3, #6
 80045bc:	2200      	movs	r2, #0
 80045be:	623b      	str	r3, [r7, #32]
 80045c0:	627a      	str	r2, [r7, #36]	@ 0x24
 80045c2:	6a3b      	ldr	r3, [r7, #32]
 80045c4:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80045c8:	2100      	movs	r1, #0
 80045ca:	4b47      	ldr	r3, [pc, #284]	@ (80046e8 <HAL_RCC_GetSysClockFreq+0x188>)
 80045cc:	fb03 f201 	mul.w	r2, r3, r1
 80045d0:	2300      	movs	r3, #0
 80045d2:	fb00 f303 	mul.w	r3, r0, r3
 80045d6:	4413      	add	r3, r2
 80045d8:	4a43      	ldr	r2, [pc, #268]	@ (80046e8 <HAL_RCC_GetSysClockFreq+0x188>)
 80045da:	fba0 1202 	umull	r1, r2, r0, r2
 80045de:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80045e0:	460a      	mov	r2, r1
 80045e2:	62ba      	str	r2, [r7, #40]	@ 0x28
 80045e4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80045e6:	4413      	add	r3, r2
 80045e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80045ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80045ec:	2200      	movs	r2, #0
 80045ee:	61bb      	str	r3, [r7, #24]
 80045f0:	61fa      	str	r2, [r7, #28]
 80045f2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80045f6:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80045fa:	f7fc fb4d 	bl	8000c98 <__aeabi_uldivmod>
 80045fe:	4602      	mov	r2, r0
 8004600:	460b      	mov	r3, r1
 8004602:	4613      	mov	r3, r2
 8004604:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004606:	e053      	b.n	80046b0 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004608:	4b35      	ldr	r3, [pc, #212]	@ (80046e0 <HAL_RCC_GetSysClockFreq+0x180>)
 800460a:	685b      	ldr	r3, [r3, #4]
 800460c:	099b      	lsrs	r3, r3, #6
 800460e:	2200      	movs	r2, #0
 8004610:	613b      	str	r3, [r7, #16]
 8004612:	617a      	str	r2, [r7, #20]
 8004614:	693b      	ldr	r3, [r7, #16]
 8004616:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800461a:	f04f 0b00 	mov.w	fp, #0
 800461e:	4652      	mov	r2, sl
 8004620:	465b      	mov	r3, fp
 8004622:	f04f 0000 	mov.w	r0, #0
 8004626:	f04f 0100 	mov.w	r1, #0
 800462a:	0159      	lsls	r1, r3, #5
 800462c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004630:	0150      	lsls	r0, r2, #5
 8004632:	4602      	mov	r2, r0
 8004634:	460b      	mov	r3, r1
 8004636:	ebb2 080a 	subs.w	r8, r2, sl
 800463a:	eb63 090b 	sbc.w	r9, r3, fp
 800463e:	f04f 0200 	mov.w	r2, #0
 8004642:	f04f 0300 	mov.w	r3, #0
 8004646:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800464a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800464e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8004652:	ebb2 0408 	subs.w	r4, r2, r8
 8004656:	eb63 0509 	sbc.w	r5, r3, r9
 800465a:	f04f 0200 	mov.w	r2, #0
 800465e:	f04f 0300 	mov.w	r3, #0
 8004662:	00eb      	lsls	r3, r5, #3
 8004664:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004668:	00e2      	lsls	r2, r4, #3
 800466a:	4614      	mov	r4, r2
 800466c:	461d      	mov	r5, r3
 800466e:	eb14 030a 	adds.w	r3, r4, sl
 8004672:	603b      	str	r3, [r7, #0]
 8004674:	eb45 030b 	adc.w	r3, r5, fp
 8004678:	607b      	str	r3, [r7, #4]
 800467a:	f04f 0200 	mov.w	r2, #0
 800467e:	f04f 0300 	mov.w	r3, #0
 8004682:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004686:	4629      	mov	r1, r5
 8004688:	028b      	lsls	r3, r1, #10
 800468a:	4621      	mov	r1, r4
 800468c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004690:	4621      	mov	r1, r4
 8004692:	028a      	lsls	r2, r1, #10
 8004694:	4610      	mov	r0, r2
 8004696:	4619      	mov	r1, r3
 8004698:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800469a:	2200      	movs	r2, #0
 800469c:	60bb      	str	r3, [r7, #8]
 800469e:	60fa      	str	r2, [r7, #12]
 80046a0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80046a4:	f7fc faf8 	bl	8000c98 <__aeabi_uldivmod>
 80046a8:	4602      	mov	r2, r0
 80046aa:	460b      	mov	r3, r1
 80046ac:	4613      	mov	r3, r2
 80046ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80046b0:	4b0b      	ldr	r3, [pc, #44]	@ (80046e0 <HAL_RCC_GetSysClockFreq+0x180>)
 80046b2:	685b      	ldr	r3, [r3, #4]
 80046b4:	0c1b      	lsrs	r3, r3, #16
 80046b6:	f003 0303 	and.w	r3, r3, #3
 80046ba:	3301      	adds	r3, #1
 80046bc:	005b      	lsls	r3, r3, #1
 80046be:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco/pllp;
 80046c0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80046c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80046c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80046c8:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80046ca:	e002      	b.n	80046d2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80046cc:	4b05      	ldr	r3, [pc, #20]	@ (80046e4 <HAL_RCC_GetSysClockFreq+0x184>)
 80046ce:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80046d0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80046d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 80046d4:	4618      	mov	r0, r3
 80046d6:	3740      	adds	r7, #64	@ 0x40
 80046d8:	46bd      	mov	sp, r7
 80046da:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80046de:	bf00      	nop
 80046e0:	40023800 	.word	0x40023800
 80046e4:	00f42400 	.word	0x00f42400
 80046e8:	017d7840 	.word	0x017d7840

080046ec <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80046ec:	b480      	push	{r7}
 80046ee:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80046f0:	4b03      	ldr	r3, [pc, #12]	@ (8004700 <HAL_RCC_GetHCLKFreq+0x14>)
 80046f2:	681b      	ldr	r3, [r3, #0]
}
 80046f4:	4618      	mov	r0, r3
 80046f6:	46bd      	mov	sp, r7
 80046f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046fc:	4770      	bx	lr
 80046fe:	bf00      	nop
 8004700:	20000050 	.word	0x20000050

08004704 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004704:	b580      	push	{r7, lr}
 8004706:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004708:	f7ff fff0 	bl	80046ec <HAL_RCC_GetHCLKFreq>
 800470c:	4602      	mov	r2, r0
 800470e:	4b05      	ldr	r3, [pc, #20]	@ (8004724 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004710:	689b      	ldr	r3, [r3, #8]
 8004712:	0a9b      	lsrs	r3, r3, #10
 8004714:	f003 0307 	and.w	r3, r3, #7
 8004718:	4903      	ldr	r1, [pc, #12]	@ (8004728 <HAL_RCC_GetPCLK1Freq+0x24>)
 800471a:	5ccb      	ldrb	r3, [r1, r3]
 800471c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004720:	4618      	mov	r0, r3
 8004722:	bd80      	pop	{r7, pc}
 8004724:	40023800 	.word	0x40023800
 8004728:	0800ad38 	.word	0x0800ad38

0800472c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800472c:	b580      	push	{r7, lr}
 800472e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004730:	f7ff ffdc 	bl	80046ec <HAL_RCC_GetHCLKFreq>
 8004734:	4602      	mov	r2, r0
 8004736:	4b05      	ldr	r3, [pc, #20]	@ (800474c <HAL_RCC_GetPCLK2Freq+0x20>)
 8004738:	689b      	ldr	r3, [r3, #8]
 800473a:	0b5b      	lsrs	r3, r3, #13
 800473c:	f003 0307 	and.w	r3, r3, #7
 8004740:	4903      	ldr	r1, [pc, #12]	@ (8004750 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004742:	5ccb      	ldrb	r3, [r1, r3]
 8004744:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004748:	4618      	mov	r0, r3
 800474a:	bd80      	pop	{r7, pc}
 800474c:	40023800 	.word	0x40023800
 8004750:	0800ad38 	.word	0x0800ad38

08004754 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004754:	b580      	push	{r7, lr}
 8004756:	b082      	sub	sp, #8
 8004758:	af00      	add	r7, sp, #0
 800475a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	2b00      	cmp	r3, #0
 8004760:	d101      	bne.n	8004766 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004762:	2301      	movs	r3, #1
 8004764:	e041      	b.n	80047ea <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800476c:	b2db      	uxtb	r3, r3
 800476e:	2b00      	cmp	r3, #0
 8004770:	d106      	bne.n	8004780 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	2200      	movs	r2, #0
 8004776:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800477a:	6878      	ldr	r0, [r7, #4]
 800477c:	f7fd fbf6 	bl	8001f6c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	2202      	movs	r2, #2
 8004784:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681a      	ldr	r2, [r3, #0]
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	3304      	adds	r3, #4
 8004790:	4619      	mov	r1, r3
 8004792:	4610      	mov	r0, r2
 8004794:	f000 f9a0 	bl	8004ad8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	2201      	movs	r2, #1
 800479c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	2201      	movs	r2, #1
 80047a4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	2201      	movs	r2, #1
 80047ac:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	2201      	movs	r2, #1
 80047b4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	2201      	movs	r2, #1
 80047bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	2201      	movs	r2, #1
 80047c4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	2201      	movs	r2, #1
 80047cc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	2201      	movs	r2, #1
 80047d4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	2201      	movs	r2, #1
 80047dc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	2201      	movs	r2, #1
 80047e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80047e8:	2300      	movs	r3, #0
}
 80047ea:	4618      	mov	r0, r3
 80047ec:	3708      	adds	r7, #8
 80047ee:	46bd      	mov	sp, r7
 80047f0:	bd80      	pop	{r7, pc}
	...

080047f4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80047f4:	b580      	push	{r7, lr}
 80047f6:	b084      	sub	sp, #16
 80047f8:	af00      	add	r7, sp, #0
 80047fa:	6078      	str	r0, [r7, #4]
 80047fc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80047fe:	683b      	ldr	r3, [r7, #0]
 8004800:	2b00      	cmp	r3, #0
 8004802:	d109      	bne.n	8004818 <HAL_TIM_PWM_Start+0x24>
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800480a:	b2db      	uxtb	r3, r3
 800480c:	2b01      	cmp	r3, #1
 800480e:	bf14      	ite	ne
 8004810:	2301      	movne	r3, #1
 8004812:	2300      	moveq	r3, #0
 8004814:	b2db      	uxtb	r3, r3
 8004816:	e022      	b.n	800485e <HAL_TIM_PWM_Start+0x6a>
 8004818:	683b      	ldr	r3, [r7, #0]
 800481a:	2b04      	cmp	r3, #4
 800481c:	d109      	bne.n	8004832 <HAL_TIM_PWM_Start+0x3e>
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004824:	b2db      	uxtb	r3, r3
 8004826:	2b01      	cmp	r3, #1
 8004828:	bf14      	ite	ne
 800482a:	2301      	movne	r3, #1
 800482c:	2300      	moveq	r3, #0
 800482e:	b2db      	uxtb	r3, r3
 8004830:	e015      	b.n	800485e <HAL_TIM_PWM_Start+0x6a>
 8004832:	683b      	ldr	r3, [r7, #0]
 8004834:	2b08      	cmp	r3, #8
 8004836:	d109      	bne.n	800484c <HAL_TIM_PWM_Start+0x58>
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800483e:	b2db      	uxtb	r3, r3
 8004840:	2b01      	cmp	r3, #1
 8004842:	bf14      	ite	ne
 8004844:	2301      	movne	r3, #1
 8004846:	2300      	moveq	r3, #0
 8004848:	b2db      	uxtb	r3, r3
 800484a:	e008      	b.n	800485e <HAL_TIM_PWM_Start+0x6a>
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004852:	b2db      	uxtb	r3, r3
 8004854:	2b01      	cmp	r3, #1
 8004856:	bf14      	ite	ne
 8004858:	2301      	movne	r3, #1
 800485a:	2300      	moveq	r3, #0
 800485c:	b2db      	uxtb	r3, r3
 800485e:	2b00      	cmp	r3, #0
 8004860:	d001      	beq.n	8004866 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8004862:	2301      	movs	r3, #1
 8004864:	e068      	b.n	8004938 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004866:	683b      	ldr	r3, [r7, #0]
 8004868:	2b00      	cmp	r3, #0
 800486a:	d104      	bne.n	8004876 <HAL_TIM_PWM_Start+0x82>
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	2202      	movs	r2, #2
 8004870:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004874:	e013      	b.n	800489e <HAL_TIM_PWM_Start+0xaa>
 8004876:	683b      	ldr	r3, [r7, #0]
 8004878:	2b04      	cmp	r3, #4
 800487a:	d104      	bne.n	8004886 <HAL_TIM_PWM_Start+0x92>
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	2202      	movs	r2, #2
 8004880:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004884:	e00b      	b.n	800489e <HAL_TIM_PWM_Start+0xaa>
 8004886:	683b      	ldr	r3, [r7, #0]
 8004888:	2b08      	cmp	r3, #8
 800488a:	d104      	bne.n	8004896 <HAL_TIM_PWM_Start+0xa2>
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	2202      	movs	r2, #2
 8004890:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004894:	e003      	b.n	800489e <HAL_TIM_PWM_Start+0xaa>
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	2202      	movs	r2, #2
 800489a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	2201      	movs	r2, #1
 80048a4:	6839      	ldr	r1, [r7, #0]
 80048a6:	4618      	mov	r0, r3
 80048a8:	f000 fb2e 	bl	8004f08 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	4a23      	ldr	r2, [pc, #140]	@ (8004940 <HAL_TIM_PWM_Start+0x14c>)
 80048b2:	4293      	cmp	r3, r2
 80048b4:	d107      	bne.n	80048c6 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80048c4:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	4a1d      	ldr	r2, [pc, #116]	@ (8004940 <HAL_TIM_PWM_Start+0x14c>)
 80048cc:	4293      	cmp	r3, r2
 80048ce:	d018      	beq.n	8004902 <HAL_TIM_PWM_Start+0x10e>
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80048d8:	d013      	beq.n	8004902 <HAL_TIM_PWM_Start+0x10e>
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	4a19      	ldr	r2, [pc, #100]	@ (8004944 <HAL_TIM_PWM_Start+0x150>)
 80048e0:	4293      	cmp	r3, r2
 80048e2:	d00e      	beq.n	8004902 <HAL_TIM_PWM_Start+0x10e>
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	4a17      	ldr	r2, [pc, #92]	@ (8004948 <HAL_TIM_PWM_Start+0x154>)
 80048ea:	4293      	cmp	r3, r2
 80048ec:	d009      	beq.n	8004902 <HAL_TIM_PWM_Start+0x10e>
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	4a16      	ldr	r2, [pc, #88]	@ (800494c <HAL_TIM_PWM_Start+0x158>)
 80048f4:	4293      	cmp	r3, r2
 80048f6:	d004      	beq.n	8004902 <HAL_TIM_PWM_Start+0x10e>
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	4a14      	ldr	r2, [pc, #80]	@ (8004950 <HAL_TIM_PWM_Start+0x15c>)
 80048fe:	4293      	cmp	r3, r2
 8004900:	d111      	bne.n	8004926 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	689b      	ldr	r3, [r3, #8]
 8004908:	f003 0307 	and.w	r3, r3, #7
 800490c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	2b06      	cmp	r3, #6
 8004912:	d010      	beq.n	8004936 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	681a      	ldr	r2, [r3, #0]
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	f042 0201 	orr.w	r2, r2, #1
 8004922:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004924:	e007      	b.n	8004936 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	681a      	ldr	r2, [r3, #0]
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	f042 0201 	orr.w	r2, r2, #1
 8004934:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004936:	2300      	movs	r3, #0
}
 8004938:	4618      	mov	r0, r3
 800493a:	3710      	adds	r7, #16
 800493c:	46bd      	mov	sp, r7
 800493e:	bd80      	pop	{r7, pc}
 8004940:	40010000 	.word	0x40010000
 8004944:	40000400 	.word	0x40000400
 8004948:	40000800 	.word	0x40000800
 800494c:	40000c00 	.word	0x40000c00
 8004950:	40014000 	.word	0x40014000

08004954 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004954:	b580      	push	{r7, lr}
 8004956:	b086      	sub	sp, #24
 8004958:	af00      	add	r7, sp, #0
 800495a:	60f8      	str	r0, [r7, #12]
 800495c:	60b9      	str	r1, [r7, #8]
 800495e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004960:	2300      	movs	r3, #0
 8004962:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800496a:	2b01      	cmp	r3, #1
 800496c:	d101      	bne.n	8004972 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800496e:	2302      	movs	r3, #2
 8004970:	e0ae      	b.n	8004ad0 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	2201      	movs	r2, #1
 8004976:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	2b0c      	cmp	r3, #12
 800497e:	f200 809f 	bhi.w	8004ac0 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8004982:	a201      	add	r2, pc, #4	@ (adr r2, 8004988 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004984:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004988:	080049bd 	.word	0x080049bd
 800498c:	08004ac1 	.word	0x08004ac1
 8004990:	08004ac1 	.word	0x08004ac1
 8004994:	08004ac1 	.word	0x08004ac1
 8004998:	080049fd 	.word	0x080049fd
 800499c:	08004ac1 	.word	0x08004ac1
 80049a0:	08004ac1 	.word	0x08004ac1
 80049a4:	08004ac1 	.word	0x08004ac1
 80049a8:	08004a3f 	.word	0x08004a3f
 80049ac:	08004ac1 	.word	0x08004ac1
 80049b0:	08004ac1 	.word	0x08004ac1
 80049b4:	08004ac1 	.word	0x08004ac1
 80049b8:	08004a7f 	.word	0x08004a7f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	68b9      	ldr	r1, [r7, #8]
 80049c2:	4618      	mov	r0, r3
 80049c4:	f000 f914 	bl	8004bf0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	699a      	ldr	r2, [r3, #24]
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	f042 0208 	orr.w	r2, r2, #8
 80049d6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	699a      	ldr	r2, [r3, #24]
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	f022 0204 	bic.w	r2, r2, #4
 80049e6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	6999      	ldr	r1, [r3, #24]
 80049ee:	68bb      	ldr	r3, [r7, #8]
 80049f0:	691a      	ldr	r2, [r3, #16]
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	430a      	orrs	r2, r1
 80049f8:	619a      	str	r2, [r3, #24]
      break;
 80049fa:	e064      	b.n	8004ac6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	68b9      	ldr	r1, [r7, #8]
 8004a02:	4618      	mov	r0, r3
 8004a04:	f000 f95a 	bl	8004cbc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	699a      	ldr	r2, [r3, #24]
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004a16:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	699a      	ldr	r2, [r3, #24]
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004a26:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	6999      	ldr	r1, [r3, #24]
 8004a2e:	68bb      	ldr	r3, [r7, #8]
 8004a30:	691b      	ldr	r3, [r3, #16]
 8004a32:	021a      	lsls	r2, r3, #8
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	430a      	orrs	r2, r1
 8004a3a:	619a      	str	r2, [r3, #24]
      break;
 8004a3c:	e043      	b.n	8004ac6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	68b9      	ldr	r1, [r7, #8]
 8004a44:	4618      	mov	r0, r3
 8004a46:	f000 f9a5 	bl	8004d94 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	69da      	ldr	r2, [r3, #28]
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	f042 0208 	orr.w	r2, r2, #8
 8004a58:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	69da      	ldr	r2, [r3, #28]
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	f022 0204 	bic.w	r2, r2, #4
 8004a68:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	69d9      	ldr	r1, [r3, #28]
 8004a70:	68bb      	ldr	r3, [r7, #8]
 8004a72:	691a      	ldr	r2, [r3, #16]
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	430a      	orrs	r2, r1
 8004a7a:	61da      	str	r2, [r3, #28]
      break;
 8004a7c:	e023      	b.n	8004ac6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	68b9      	ldr	r1, [r7, #8]
 8004a84:	4618      	mov	r0, r3
 8004a86:	f000 f9ef 	bl	8004e68 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	69da      	ldr	r2, [r3, #28]
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004a98:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	69da      	ldr	r2, [r3, #28]
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004aa8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	69d9      	ldr	r1, [r3, #28]
 8004ab0:	68bb      	ldr	r3, [r7, #8]
 8004ab2:	691b      	ldr	r3, [r3, #16]
 8004ab4:	021a      	lsls	r2, r3, #8
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	430a      	orrs	r2, r1
 8004abc:	61da      	str	r2, [r3, #28]
      break;
 8004abe:	e002      	b.n	8004ac6 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004ac0:	2301      	movs	r3, #1
 8004ac2:	75fb      	strb	r3, [r7, #23]
      break;
 8004ac4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	2200      	movs	r2, #0
 8004aca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004ace:	7dfb      	ldrb	r3, [r7, #23]
}
 8004ad0:	4618      	mov	r0, r3
 8004ad2:	3718      	adds	r7, #24
 8004ad4:	46bd      	mov	sp, r7
 8004ad6:	bd80      	pop	{r7, pc}

08004ad8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004ad8:	b480      	push	{r7}
 8004ada:	b085      	sub	sp, #20
 8004adc:	af00      	add	r7, sp, #0
 8004ade:	6078      	str	r0, [r7, #4]
 8004ae0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	4a3a      	ldr	r2, [pc, #232]	@ (8004bd4 <TIM_Base_SetConfig+0xfc>)
 8004aec:	4293      	cmp	r3, r2
 8004aee:	d00f      	beq.n	8004b10 <TIM_Base_SetConfig+0x38>
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004af6:	d00b      	beq.n	8004b10 <TIM_Base_SetConfig+0x38>
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	4a37      	ldr	r2, [pc, #220]	@ (8004bd8 <TIM_Base_SetConfig+0x100>)
 8004afc:	4293      	cmp	r3, r2
 8004afe:	d007      	beq.n	8004b10 <TIM_Base_SetConfig+0x38>
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	4a36      	ldr	r2, [pc, #216]	@ (8004bdc <TIM_Base_SetConfig+0x104>)
 8004b04:	4293      	cmp	r3, r2
 8004b06:	d003      	beq.n	8004b10 <TIM_Base_SetConfig+0x38>
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	4a35      	ldr	r2, [pc, #212]	@ (8004be0 <TIM_Base_SetConfig+0x108>)
 8004b0c:	4293      	cmp	r3, r2
 8004b0e:	d108      	bne.n	8004b22 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004b16:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004b18:	683b      	ldr	r3, [r7, #0]
 8004b1a:	685b      	ldr	r3, [r3, #4]
 8004b1c:	68fa      	ldr	r2, [r7, #12]
 8004b1e:	4313      	orrs	r3, r2
 8004b20:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	4a2b      	ldr	r2, [pc, #172]	@ (8004bd4 <TIM_Base_SetConfig+0xfc>)
 8004b26:	4293      	cmp	r3, r2
 8004b28:	d01b      	beq.n	8004b62 <TIM_Base_SetConfig+0x8a>
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004b30:	d017      	beq.n	8004b62 <TIM_Base_SetConfig+0x8a>
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	4a28      	ldr	r2, [pc, #160]	@ (8004bd8 <TIM_Base_SetConfig+0x100>)
 8004b36:	4293      	cmp	r3, r2
 8004b38:	d013      	beq.n	8004b62 <TIM_Base_SetConfig+0x8a>
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	4a27      	ldr	r2, [pc, #156]	@ (8004bdc <TIM_Base_SetConfig+0x104>)
 8004b3e:	4293      	cmp	r3, r2
 8004b40:	d00f      	beq.n	8004b62 <TIM_Base_SetConfig+0x8a>
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	4a26      	ldr	r2, [pc, #152]	@ (8004be0 <TIM_Base_SetConfig+0x108>)
 8004b46:	4293      	cmp	r3, r2
 8004b48:	d00b      	beq.n	8004b62 <TIM_Base_SetConfig+0x8a>
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	4a25      	ldr	r2, [pc, #148]	@ (8004be4 <TIM_Base_SetConfig+0x10c>)
 8004b4e:	4293      	cmp	r3, r2
 8004b50:	d007      	beq.n	8004b62 <TIM_Base_SetConfig+0x8a>
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	4a24      	ldr	r2, [pc, #144]	@ (8004be8 <TIM_Base_SetConfig+0x110>)
 8004b56:	4293      	cmp	r3, r2
 8004b58:	d003      	beq.n	8004b62 <TIM_Base_SetConfig+0x8a>
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	4a23      	ldr	r2, [pc, #140]	@ (8004bec <TIM_Base_SetConfig+0x114>)
 8004b5e:	4293      	cmp	r3, r2
 8004b60:	d108      	bne.n	8004b74 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004b68:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004b6a:	683b      	ldr	r3, [r7, #0]
 8004b6c:	68db      	ldr	r3, [r3, #12]
 8004b6e:	68fa      	ldr	r2, [r7, #12]
 8004b70:	4313      	orrs	r3, r2
 8004b72:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004b7a:	683b      	ldr	r3, [r7, #0]
 8004b7c:	695b      	ldr	r3, [r3, #20]
 8004b7e:	4313      	orrs	r3, r2
 8004b80:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	68fa      	ldr	r2, [r7, #12]
 8004b86:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004b88:	683b      	ldr	r3, [r7, #0]
 8004b8a:	689a      	ldr	r2, [r3, #8]
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004b90:	683b      	ldr	r3, [r7, #0]
 8004b92:	681a      	ldr	r2, [r3, #0]
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	4a0e      	ldr	r2, [pc, #56]	@ (8004bd4 <TIM_Base_SetConfig+0xfc>)
 8004b9c:	4293      	cmp	r3, r2
 8004b9e:	d103      	bne.n	8004ba8 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004ba0:	683b      	ldr	r3, [r7, #0]
 8004ba2:	691a      	ldr	r2, [r3, #16]
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	2201      	movs	r2, #1
 8004bac:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	691b      	ldr	r3, [r3, #16]
 8004bb2:	f003 0301 	and.w	r3, r3, #1
 8004bb6:	2b01      	cmp	r3, #1
 8004bb8:	d105      	bne.n	8004bc6 <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	691b      	ldr	r3, [r3, #16]
 8004bbe:	f023 0201 	bic.w	r2, r3, #1
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	611a      	str	r2, [r3, #16]
  }
}
 8004bc6:	bf00      	nop
 8004bc8:	3714      	adds	r7, #20
 8004bca:	46bd      	mov	sp, r7
 8004bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bd0:	4770      	bx	lr
 8004bd2:	bf00      	nop
 8004bd4:	40010000 	.word	0x40010000
 8004bd8:	40000400 	.word	0x40000400
 8004bdc:	40000800 	.word	0x40000800
 8004be0:	40000c00 	.word	0x40000c00
 8004be4:	40014000 	.word	0x40014000
 8004be8:	40014400 	.word	0x40014400
 8004bec:	40014800 	.word	0x40014800

08004bf0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004bf0:	b480      	push	{r7}
 8004bf2:	b087      	sub	sp, #28
 8004bf4:	af00      	add	r7, sp, #0
 8004bf6:	6078      	str	r0, [r7, #4]
 8004bf8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	6a1b      	ldr	r3, [r3, #32]
 8004bfe:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	6a1b      	ldr	r3, [r3, #32]
 8004c04:	f023 0201 	bic.w	r2, r3, #1
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	685b      	ldr	r3, [r3, #4]
 8004c10:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	699b      	ldr	r3, [r3, #24]
 8004c16:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004c1e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	f023 0303 	bic.w	r3, r3, #3
 8004c26:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004c28:	683b      	ldr	r3, [r7, #0]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	68fa      	ldr	r2, [r7, #12]
 8004c2e:	4313      	orrs	r3, r2
 8004c30:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004c32:	697b      	ldr	r3, [r7, #20]
 8004c34:	f023 0302 	bic.w	r3, r3, #2
 8004c38:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004c3a:	683b      	ldr	r3, [r7, #0]
 8004c3c:	689b      	ldr	r3, [r3, #8]
 8004c3e:	697a      	ldr	r2, [r7, #20]
 8004c40:	4313      	orrs	r3, r2
 8004c42:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	4a1c      	ldr	r2, [pc, #112]	@ (8004cb8 <TIM_OC1_SetConfig+0xc8>)
 8004c48:	4293      	cmp	r3, r2
 8004c4a:	d10c      	bne.n	8004c66 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004c4c:	697b      	ldr	r3, [r7, #20]
 8004c4e:	f023 0308 	bic.w	r3, r3, #8
 8004c52:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004c54:	683b      	ldr	r3, [r7, #0]
 8004c56:	68db      	ldr	r3, [r3, #12]
 8004c58:	697a      	ldr	r2, [r7, #20]
 8004c5a:	4313      	orrs	r3, r2
 8004c5c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004c5e:	697b      	ldr	r3, [r7, #20]
 8004c60:	f023 0304 	bic.w	r3, r3, #4
 8004c64:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	4a13      	ldr	r2, [pc, #76]	@ (8004cb8 <TIM_OC1_SetConfig+0xc8>)
 8004c6a:	4293      	cmp	r3, r2
 8004c6c:	d111      	bne.n	8004c92 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004c6e:	693b      	ldr	r3, [r7, #16]
 8004c70:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004c74:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004c76:	693b      	ldr	r3, [r7, #16]
 8004c78:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004c7c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004c7e:	683b      	ldr	r3, [r7, #0]
 8004c80:	695b      	ldr	r3, [r3, #20]
 8004c82:	693a      	ldr	r2, [r7, #16]
 8004c84:	4313      	orrs	r3, r2
 8004c86:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004c88:	683b      	ldr	r3, [r7, #0]
 8004c8a:	699b      	ldr	r3, [r3, #24]
 8004c8c:	693a      	ldr	r2, [r7, #16]
 8004c8e:	4313      	orrs	r3, r2
 8004c90:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	693a      	ldr	r2, [r7, #16]
 8004c96:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	68fa      	ldr	r2, [r7, #12]
 8004c9c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004c9e:	683b      	ldr	r3, [r7, #0]
 8004ca0:	685a      	ldr	r2, [r3, #4]
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	697a      	ldr	r2, [r7, #20]
 8004caa:	621a      	str	r2, [r3, #32]
}
 8004cac:	bf00      	nop
 8004cae:	371c      	adds	r7, #28
 8004cb0:	46bd      	mov	sp, r7
 8004cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cb6:	4770      	bx	lr
 8004cb8:	40010000 	.word	0x40010000

08004cbc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004cbc:	b480      	push	{r7}
 8004cbe:	b087      	sub	sp, #28
 8004cc0:	af00      	add	r7, sp, #0
 8004cc2:	6078      	str	r0, [r7, #4]
 8004cc4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	6a1b      	ldr	r3, [r3, #32]
 8004cca:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	6a1b      	ldr	r3, [r3, #32]
 8004cd0:	f023 0210 	bic.w	r2, r3, #16
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	685b      	ldr	r3, [r3, #4]
 8004cdc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	699b      	ldr	r3, [r3, #24]
 8004ce2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004cea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004cf2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004cf4:	683b      	ldr	r3, [r7, #0]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	021b      	lsls	r3, r3, #8
 8004cfa:	68fa      	ldr	r2, [r7, #12]
 8004cfc:	4313      	orrs	r3, r2
 8004cfe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004d00:	697b      	ldr	r3, [r7, #20]
 8004d02:	f023 0320 	bic.w	r3, r3, #32
 8004d06:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004d08:	683b      	ldr	r3, [r7, #0]
 8004d0a:	689b      	ldr	r3, [r3, #8]
 8004d0c:	011b      	lsls	r3, r3, #4
 8004d0e:	697a      	ldr	r2, [r7, #20]
 8004d10:	4313      	orrs	r3, r2
 8004d12:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	4a1e      	ldr	r2, [pc, #120]	@ (8004d90 <TIM_OC2_SetConfig+0xd4>)
 8004d18:	4293      	cmp	r3, r2
 8004d1a:	d10d      	bne.n	8004d38 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004d1c:	697b      	ldr	r3, [r7, #20]
 8004d1e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004d22:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004d24:	683b      	ldr	r3, [r7, #0]
 8004d26:	68db      	ldr	r3, [r3, #12]
 8004d28:	011b      	lsls	r3, r3, #4
 8004d2a:	697a      	ldr	r2, [r7, #20]
 8004d2c:	4313      	orrs	r3, r2
 8004d2e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004d30:	697b      	ldr	r3, [r7, #20]
 8004d32:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004d36:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	4a15      	ldr	r2, [pc, #84]	@ (8004d90 <TIM_OC2_SetConfig+0xd4>)
 8004d3c:	4293      	cmp	r3, r2
 8004d3e:	d113      	bne.n	8004d68 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004d40:	693b      	ldr	r3, [r7, #16]
 8004d42:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004d46:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004d48:	693b      	ldr	r3, [r7, #16]
 8004d4a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004d4e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004d50:	683b      	ldr	r3, [r7, #0]
 8004d52:	695b      	ldr	r3, [r3, #20]
 8004d54:	009b      	lsls	r3, r3, #2
 8004d56:	693a      	ldr	r2, [r7, #16]
 8004d58:	4313      	orrs	r3, r2
 8004d5a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004d5c:	683b      	ldr	r3, [r7, #0]
 8004d5e:	699b      	ldr	r3, [r3, #24]
 8004d60:	009b      	lsls	r3, r3, #2
 8004d62:	693a      	ldr	r2, [r7, #16]
 8004d64:	4313      	orrs	r3, r2
 8004d66:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	693a      	ldr	r2, [r7, #16]
 8004d6c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	68fa      	ldr	r2, [r7, #12]
 8004d72:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004d74:	683b      	ldr	r3, [r7, #0]
 8004d76:	685a      	ldr	r2, [r3, #4]
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	697a      	ldr	r2, [r7, #20]
 8004d80:	621a      	str	r2, [r3, #32]
}
 8004d82:	bf00      	nop
 8004d84:	371c      	adds	r7, #28
 8004d86:	46bd      	mov	sp, r7
 8004d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d8c:	4770      	bx	lr
 8004d8e:	bf00      	nop
 8004d90:	40010000 	.word	0x40010000

08004d94 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004d94:	b480      	push	{r7}
 8004d96:	b087      	sub	sp, #28
 8004d98:	af00      	add	r7, sp, #0
 8004d9a:	6078      	str	r0, [r7, #4]
 8004d9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	6a1b      	ldr	r3, [r3, #32]
 8004da2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	6a1b      	ldr	r3, [r3, #32]
 8004da8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	685b      	ldr	r3, [r3, #4]
 8004db4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	69db      	ldr	r3, [r3, #28]
 8004dba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004dc2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	f023 0303 	bic.w	r3, r3, #3
 8004dca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004dcc:	683b      	ldr	r3, [r7, #0]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	68fa      	ldr	r2, [r7, #12]
 8004dd2:	4313      	orrs	r3, r2
 8004dd4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004dd6:	697b      	ldr	r3, [r7, #20]
 8004dd8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004ddc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004dde:	683b      	ldr	r3, [r7, #0]
 8004de0:	689b      	ldr	r3, [r3, #8]
 8004de2:	021b      	lsls	r3, r3, #8
 8004de4:	697a      	ldr	r2, [r7, #20]
 8004de6:	4313      	orrs	r3, r2
 8004de8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	4a1d      	ldr	r2, [pc, #116]	@ (8004e64 <TIM_OC3_SetConfig+0xd0>)
 8004dee:	4293      	cmp	r3, r2
 8004df0:	d10d      	bne.n	8004e0e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004df2:	697b      	ldr	r3, [r7, #20]
 8004df4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004df8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004dfa:	683b      	ldr	r3, [r7, #0]
 8004dfc:	68db      	ldr	r3, [r3, #12]
 8004dfe:	021b      	lsls	r3, r3, #8
 8004e00:	697a      	ldr	r2, [r7, #20]
 8004e02:	4313      	orrs	r3, r2
 8004e04:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004e06:	697b      	ldr	r3, [r7, #20]
 8004e08:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004e0c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	4a14      	ldr	r2, [pc, #80]	@ (8004e64 <TIM_OC3_SetConfig+0xd0>)
 8004e12:	4293      	cmp	r3, r2
 8004e14:	d113      	bne.n	8004e3e <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004e16:	693b      	ldr	r3, [r7, #16]
 8004e18:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004e1c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004e1e:	693b      	ldr	r3, [r7, #16]
 8004e20:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004e24:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004e26:	683b      	ldr	r3, [r7, #0]
 8004e28:	695b      	ldr	r3, [r3, #20]
 8004e2a:	011b      	lsls	r3, r3, #4
 8004e2c:	693a      	ldr	r2, [r7, #16]
 8004e2e:	4313      	orrs	r3, r2
 8004e30:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004e32:	683b      	ldr	r3, [r7, #0]
 8004e34:	699b      	ldr	r3, [r3, #24]
 8004e36:	011b      	lsls	r3, r3, #4
 8004e38:	693a      	ldr	r2, [r7, #16]
 8004e3a:	4313      	orrs	r3, r2
 8004e3c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	693a      	ldr	r2, [r7, #16]
 8004e42:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	68fa      	ldr	r2, [r7, #12]
 8004e48:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004e4a:	683b      	ldr	r3, [r7, #0]
 8004e4c:	685a      	ldr	r2, [r3, #4]
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	697a      	ldr	r2, [r7, #20]
 8004e56:	621a      	str	r2, [r3, #32]
}
 8004e58:	bf00      	nop
 8004e5a:	371c      	adds	r7, #28
 8004e5c:	46bd      	mov	sp, r7
 8004e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e62:	4770      	bx	lr
 8004e64:	40010000 	.word	0x40010000

08004e68 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004e68:	b480      	push	{r7}
 8004e6a:	b087      	sub	sp, #28
 8004e6c:	af00      	add	r7, sp, #0
 8004e6e:	6078      	str	r0, [r7, #4]
 8004e70:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	6a1b      	ldr	r3, [r3, #32]
 8004e76:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	6a1b      	ldr	r3, [r3, #32]
 8004e7c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	685b      	ldr	r3, [r3, #4]
 8004e88:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	69db      	ldr	r3, [r3, #28]
 8004e8e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004e96:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004e9e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004ea0:	683b      	ldr	r3, [r7, #0]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	021b      	lsls	r3, r3, #8
 8004ea6:	68fa      	ldr	r2, [r7, #12]
 8004ea8:	4313      	orrs	r3, r2
 8004eaa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004eac:	693b      	ldr	r3, [r7, #16]
 8004eae:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004eb2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004eb4:	683b      	ldr	r3, [r7, #0]
 8004eb6:	689b      	ldr	r3, [r3, #8]
 8004eb8:	031b      	lsls	r3, r3, #12
 8004eba:	693a      	ldr	r2, [r7, #16]
 8004ebc:	4313      	orrs	r3, r2
 8004ebe:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	4a10      	ldr	r2, [pc, #64]	@ (8004f04 <TIM_OC4_SetConfig+0x9c>)
 8004ec4:	4293      	cmp	r3, r2
 8004ec6:	d109      	bne.n	8004edc <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004ec8:	697b      	ldr	r3, [r7, #20]
 8004eca:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004ece:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004ed0:	683b      	ldr	r3, [r7, #0]
 8004ed2:	695b      	ldr	r3, [r3, #20]
 8004ed4:	019b      	lsls	r3, r3, #6
 8004ed6:	697a      	ldr	r2, [r7, #20]
 8004ed8:	4313      	orrs	r3, r2
 8004eda:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	697a      	ldr	r2, [r7, #20]
 8004ee0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	68fa      	ldr	r2, [r7, #12]
 8004ee6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004ee8:	683b      	ldr	r3, [r7, #0]
 8004eea:	685a      	ldr	r2, [r3, #4]
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	693a      	ldr	r2, [r7, #16]
 8004ef4:	621a      	str	r2, [r3, #32]
}
 8004ef6:	bf00      	nop
 8004ef8:	371c      	adds	r7, #28
 8004efa:	46bd      	mov	sp, r7
 8004efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f00:	4770      	bx	lr
 8004f02:	bf00      	nop
 8004f04:	40010000 	.word	0x40010000

08004f08 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004f08:	b480      	push	{r7}
 8004f0a:	b087      	sub	sp, #28
 8004f0c:	af00      	add	r7, sp, #0
 8004f0e:	60f8      	str	r0, [r7, #12]
 8004f10:	60b9      	str	r1, [r7, #8]
 8004f12:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004f14:	68bb      	ldr	r3, [r7, #8]
 8004f16:	f003 031f 	and.w	r3, r3, #31
 8004f1a:	2201      	movs	r2, #1
 8004f1c:	fa02 f303 	lsl.w	r3, r2, r3
 8004f20:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	6a1a      	ldr	r2, [r3, #32]
 8004f26:	697b      	ldr	r3, [r7, #20]
 8004f28:	43db      	mvns	r3, r3
 8004f2a:	401a      	ands	r2, r3
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	6a1a      	ldr	r2, [r3, #32]
 8004f34:	68bb      	ldr	r3, [r7, #8]
 8004f36:	f003 031f 	and.w	r3, r3, #31
 8004f3a:	6879      	ldr	r1, [r7, #4]
 8004f3c:	fa01 f303 	lsl.w	r3, r1, r3
 8004f40:	431a      	orrs	r2, r3
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	621a      	str	r2, [r3, #32]
}
 8004f46:	bf00      	nop
 8004f48:	371c      	adds	r7, #28
 8004f4a:	46bd      	mov	sp, r7
 8004f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f50:	4770      	bx	lr
	...

08004f54 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004f54:	b480      	push	{r7}
 8004f56:	b085      	sub	sp, #20
 8004f58:	af00      	add	r7, sp, #0
 8004f5a:	6078      	str	r0, [r7, #4]
 8004f5c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004f64:	2b01      	cmp	r3, #1
 8004f66:	d101      	bne.n	8004f6c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004f68:	2302      	movs	r3, #2
 8004f6a:	e050      	b.n	800500e <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	2201      	movs	r2, #1
 8004f70:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	2202      	movs	r2, #2
 8004f78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	685b      	ldr	r3, [r3, #4]
 8004f82:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	689b      	ldr	r3, [r3, #8]
 8004f8a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004f92:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004f94:	683b      	ldr	r3, [r7, #0]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	68fa      	ldr	r2, [r7, #12]
 8004f9a:	4313      	orrs	r3, r2
 8004f9c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	68fa      	ldr	r2, [r7, #12]
 8004fa4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	4a1c      	ldr	r2, [pc, #112]	@ (800501c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8004fac:	4293      	cmp	r3, r2
 8004fae:	d018      	beq.n	8004fe2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004fb8:	d013      	beq.n	8004fe2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	4a18      	ldr	r2, [pc, #96]	@ (8005020 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8004fc0:	4293      	cmp	r3, r2
 8004fc2:	d00e      	beq.n	8004fe2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	4a16      	ldr	r2, [pc, #88]	@ (8005024 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8004fca:	4293      	cmp	r3, r2
 8004fcc:	d009      	beq.n	8004fe2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	4a15      	ldr	r2, [pc, #84]	@ (8005028 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8004fd4:	4293      	cmp	r3, r2
 8004fd6:	d004      	beq.n	8004fe2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	4a13      	ldr	r2, [pc, #76]	@ (800502c <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8004fde:	4293      	cmp	r3, r2
 8004fe0:	d10c      	bne.n	8004ffc <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004fe2:	68bb      	ldr	r3, [r7, #8]
 8004fe4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004fe8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004fea:	683b      	ldr	r3, [r7, #0]
 8004fec:	685b      	ldr	r3, [r3, #4]
 8004fee:	68ba      	ldr	r2, [r7, #8]
 8004ff0:	4313      	orrs	r3, r2
 8004ff2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	68ba      	ldr	r2, [r7, #8]
 8004ffa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	2201      	movs	r2, #1
 8005000:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	2200      	movs	r2, #0
 8005008:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800500c:	2300      	movs	r3, #0
}
 800500e:	4618      	mov	r0, r3
 8005010:	3714      	adds	r7, #20
 8005012:	46bd      	mov	sp, r7
 8005014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005018:	4770      	bx	lr
 800501a:	bf00      	nop
 800501c:	40010000 	.word	0x40010000
 8005020:	40000400 	.word	0x40000400
 8005024:	40000800 	.word	0x40000800
 8005028:	40000c00 	.word	0x40000c00
 800502c:	40014000 	.word	0x40014000

08005030 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005030:	b480      	push	{r7}
 8005032:	b085      	sub	sp, #20
 8005034:	af00      	add	r7, sp, #0
 8005036:	6078      	str	r0, [r7, #4]
 8005038:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800503a:	2300      	movs	r3, #0
 800503c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005044:	2b01      	cmp	r3, #1
 8005046:	d101      	bne.n	800504c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005048:	2302      	movs	r3, #2
 800504a:	e03d      	b.n	80050c8 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	2201      	movs	r2, #1
 8005050:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800505a:	683b      	ldr	r3, [r7, #0]
 800505c:	68db      	ldr	r3, [r3, #12]
 800505e:	4313      	orrs	r3, r2
 8005060:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005068:	683b      	ldr	r3, [r7, #0]
 800506a:	689b      	ldr	r3, [r3, #8]
 800506c:	4313      	orrs	r3, r2
 800506e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8005076:	683b      	ldr	r3, [r7, #0]
 8005078:	685b      	ldr	r3, [r3, #4]
 800507a:	4313      	orrs	r3, r2
 800507c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8005084:	683b      	ldr	r3, [r7, #0]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	4313      	orrs	r3, r2
 800508a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005092:	683b      	ldr	r3, [r7, #0]
 8005094:	691b      	ldr	r3, [r3, #16]
 8005096:	4313      	orrs	r3, r2
 8005098:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80050a0:	683b      	ldr	r3, [r7, #0]
 80050a2:	695b      	ldr	r3, [r3, #20]
 80050a4:	4313      	orrs	r3, r2
 80050a6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 80050ae:	683b      	ldr	r3, [r7, #0]
 80050b0:	69db      	ldr	r3, [r3, #28]
 80050b2:	4313      	orrs	r3, r2
 80050b4:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	68fa      	ldr	r2, [r7, #12]
 80050bc:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	2200      	movs	r2, #0
 80050c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80050c6:	2300      	movs	r3, #0
}
 80050c8:	4618      	mov	r0, r3
 80050ca:	3714      	adds	r7, #20
 80050cc:	46bd      	mov	sp, r7
 80050ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050d2:	4770      	bx	lr

080050d4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80050d4:	b580      	push	{r7, lr}
 80050d6:	b082      	sub	sp, #8
 80050d8:	af00      	add	r7, sp, #0
 80050da:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d101      	bne.n	80050e6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80050e2:	2301      	movs	r3, #1
 80050e4:	e042      	b.n	800516c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80050ec:	b2db      	uxtb	r3, r3
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d106      	bne.n	8005100 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	2200      	movs	r2, #0
 80050f6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80050fa:	6878      	ldr	r0, [r7, #4]
 80050fc:	f7fd f80a 	bl	8002114 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	2224      	movs	r2, #36	@ 0x24
 8005104:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	68da      	ldr	r2, [r3, #12]
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005116:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005118:	6878      	ldr	r0, [r7, #4]
 800511a:	f000 ff85 	bl	8006028 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	691a      	ldr	r2, [r3, #16]
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800512c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	695a      	ldr	r2, [r3, #20]
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800513c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	68da      	ldr	r2, [r3, #12]
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800514c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	2200      	movs	r2, #0
 8005152:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	2220      	movs	r2, #32
 8005158:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	2220      	movs	r2, #32
 8005160:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	2200      	movs	r2, #0
 8005168:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800516a:	2300      	movs	r3, #0
}
 800516c:	4618      	mov	r0, r3
 800516e:	3708      	adds	r7, #8
 8005170:	46bd      	mov	sp, r7
 8005172:	bd80      	pop	{r7, pc}

08005174 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005174:	b580      	push	{r7, lr}
 8005176:	b08a      	sub	sp, #40	@ 0x28
 8005178:	af02      	add	r7, sp, #8
 800517a:	60f8      	str	r0, [r7, #12]
 800517c:	60b9      	str	r1, [r7, #8]
 800517e:	603b      	str	r3, [r7, #0]
 8005180:	4613      	mov	r3, r2
 8005182:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005184:	2300      	movs	r3, #0
 8005186:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800518e:	b2db      	uxtb	r3, r3
 8005190:	2b20      	cmp	r3, #32
 8005192:	d175      	bne.n	8005280 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005194:	68bb      	ldr	r3, [r7, #8]
 8005196:	2b00      	cmp	r3, #0
 8005198:	d002      	beq.n	80051a0 <HAL_UART_Transmit+0x2c>
 800519a:	88fb      	ldrh	r3, [r7, #6]
 800519c:	2b00      	cmp	r3, #0
 800519e:	d101      	bne.n	80051a4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80051a0:	2301      	movs	r3, #1
 80051a2:	e06e      	b.n	8005282 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	2200      	movs	r2, #0
 80051a8:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	2221      	movs	r2, #33	@ 0x21
 80051ae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80051b2:	f7fd f9d5 	bl	8002560 <HAL_GetTick>
 80051b6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	88fa      	ldrh	r2, [r7, #6]
 80051bc:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	88fa      	ldrh	r2, [r7, #6]
 80051c2:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	689b      	ldr	r3, [r3, #8]
 80051c8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80051cc:	d108      	bne.n	80051e0 <HAL_UART_Transmit+0x6c>
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	691b      	ldr	r3, [r3, #16]
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d104      	bne.n	80051e0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80051d6:	2300      	movs	r3, #0
 80051d8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80051da:	68bb      	ldr	r3, [r7, #8]
 80051dc:	61bb      	str	r3, [r7, #24]
 80051de:	e003      	b.n	80051e8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80051e0:	68bb      	ldr	r3, [r7, #8]
 80051e2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80051e4:	2300      	movs	r3, #0
 80051e6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80051e8:	e02e      	b.n	8005248 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80051ea:	683b      	ldr	r3, [r7, #0]
 80051ec:	9300      	str	r3, [sp, #0]
 80051ee:	697b      	ldr	r3, [r7, #20]
 80051f0:	2200      	movs	r2, #0
 80051f2:	2180      	movs	r1, #128	@ 0x80
 80051f4:	68f8      	ldr	r0, [r7, #12]
 80051f6:	f000 fc5d 	bl	8005ab4 <UART_WaitOnFlagUntilTimeout>
 80051fa:	4603      	mov	r3, r0
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d005      	beq.n	800520c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	2220      	movs	r2, #32
 8005204:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8005208:	2303      	movs	r3, #3
 800520a:	e03a      	b.n	8005282 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800520c:	69fb      	ldr	r3, [r7, #28]
 800520e:	2b00      	cmp	r3, #0
 8005210:	d10b      	bne.n	800522a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005212:	69bb      	ldr	r3, [r7, #24]
 8005214:	881b      	ldrh	r3, [r3, #0]
 8005216:	461a      	mov	r2, r3
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005220:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005222:	69bb      	ldr	r3, [r7, #24]
 8005224:	3302      	adds	r3, #2
 8005226:	61bb      	str	r3, [r7, #24]
 8005228:	e007      	b.n	800523a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800522a:	69fb      	ldr	r3, [r7, #28]
 800522c:	781a      	ldrb	r2, [r3, #0]
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005234:	69fb      	ldr	r3, [r7, #28]
 8005236:	3301      	adds	r3, #1
 8005238:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800523e:	b29b      	uxth	r3, r3
 8005240:	3b01      	subs	r3, #1
 8005242:	b29a      	uxth	r2, r3
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800524c:	b29b      	uxth	r3, r3
 800524e:	2b00      	cmp	r3, #0
 8005250:	d1cb      	bne.n	80051ea <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005252:	683b      	ldr	r3, [r7, #0]
 8005254:	9300      	str	r3, [sp, #0]
 8005256:	697b      	ldr	r3, [r7, #20]
 8005258:	2200      	movs	r2, #0
 800525a:	2140      	movs	r1, #64	@ 0x40
 800525c:	68f8      	ldr	r0, [r7, #12]
 800525e:	f000 fc29 	bl	8005ab4 <UART_WaitOnFlagUntilTimeout>
 8005262:	4603      	mov	r3, r0
 8005264:	2b00      	cmp	r3, #0
 8005266:	d005      	beq.n	8005274 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	2220      	movs	r2, #32
 800526c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8005270:	2303      	movs	r3, #3
 8005272:	e006      	b.n	8005282 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	2220      	movs	r2, #32
 8005278:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800527c:	2300      	movs	r3, #0
 800527e:	e000      	b.n	8005282 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8005280:	2302      	movs	r3, #2
  }
}
 8005282:	4618      	mov	r0, r3
 8005284:	3720      	adds	r7, #32
 8005286:	46bd      	mov	sp, r7
 8005288:	bd80      	pop	{r7, pc}

0800528a <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800528a:	b580      	push	{r7, lr}
 800528c:	b08c      	sub	sp, #48	@ 0x30
 800528e:	af00      	add	r7, sp, #0
 8005290:	60f8      	str	r0, [r7, #12]
 8005292:	60b9      	str	r1, [r7, #8]
 8005294:	4613      	mov	r3, r2
 8005296:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800529e:	b2db      	uxtb	r3, r3
 80052a0:	2b20      	cmp	r3, #32
 80052a2:	d14a      	bne.n	800533a <HAL_UARTEx_ReceiveToIdle_DMA+0xb0>
  {
    if ((pData == NULL) || (Size == 0U))
 80052a4:	68bb      	ldr	r3, [r7, #8]
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d002      	beq.n	80052b0 <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 80052aa:	88fb      	ldrh	r3, [r7, #6]
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	d101      	bne.n	80052b4 <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 80052b0:	2301      	movs	r3, #1
 80052b2:	e043      	b.n	800533c <HAL_UARTEx_ReceiveToIdle_DMA+0xb2>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	2201      	movs	r2, #1
 80052b8:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	2200      	movs	r2, #0
 80052be:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 80052c0:	88fb      	ldrh	r3, [r7, #6]
 80052c2:	461a      	mov	r2, r3
 80052c4:	68b9      	ldr	r1, [r7, #8]
 80052c6:	68f8      	ldr	r0, [r7, #12]
 80052c8:	f000 fc4e 	bl	8005b68 <UART_Start_Receive_DMA>
 80052cc:	4603      	mov	r3, r0
 80052ce:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 80052d2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d12c      	bne.n	8005334 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80052de:	2b01      	cmp	r3, #1
 80052e0:	d125      	bne.n	800532e <HAL_UARTEx_ReceiveToIdle_DMA+0xa4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 80052e2:	2300      	movs	r3, #0
 80052e4:	613b      	str	r3, [r7, #16]
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	613b      	str	r3, [r7, #16]
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	685b      	ldr	r3, [r3, #4]
 80052f4:	613b      	str	r3, [r7, #16]
 80052f6:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	330c      	adds	r3, #12
 80052fe:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005300:	69bb      	ldr	r3, [r7, #24]
 8005302:	e853 3f00 	ldrex	r3, [r3]
 8005306:	617b      	str	r3, [r7, #20]
   return(result);
 8005308:	697b      	ldr	r3, [r7, #20]
 800530a:	f043 0310 	orr.w	r3, r3, #16
 800530e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	330c      	adds	r3, #12
 8005316:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005318:	627a      	str	r2, [r7, #36]	@ 0x24
 800531a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800531c:	6a39      	ldr	r1, [r7, #32]
 800531e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005320:	e841 2300 	strex	r3, r2, [r1]
 8005324:	61fb      	str	r3, [r7, #28]
   return(result);
 8005326:	69fb      	ldr	r3, [r7, #28]
 8005328:	2b00      	cmp	r3, #0
 800532a:	d1e5      	bne.n	80052f8 <HAL_UARTEx_ReceiveToIdle_DMA+0x6e>
 800532c:	e002      	b.n	8005334 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 800532e:	2301      	movs	r3, #1
 8005330:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 8005334:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005338:	e000      	b.n	800533c <HAL_UARTEx_ReceiveToIdle_DMA+0xb2>
  }
  else
  {
    return HAL_BUSY;
 800533a:	2302      	movs	r3, #2
  }
}
 800533c:	4618      	mov	r0, r3
 800533e:	3730      	adds	r7, #48	@ 0x30
 8005340:	46bd      	mov	sp, r7
 8005342:	bd80      	pop	{r7, pc}

08005344 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005344:	b580      	push	{r7, lr}
 8005346:	b0ba      	sub	sp, #232	@ 0xe8
 8005348:	af00      	add	r7, sp, #0
 800534a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	68db      	ldr	r3, [r3, #12]
 800535c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	695b      	ldr	r3, [r3, #20]
 8005366:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800536a:	2300      	movs	r3, #0
 800536c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8005370:	2300      	movs	r3, #0
 8005372:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005376:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800537a:	f003 030f 	and.w	r3, r3, #15
 800537e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8005382:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005386:	2b00      	cmp	r3, #0
 8005388:	d10f      	bne.n	80053aa <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800538a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800538e:	f003 0320 	and.w	r3, r3, #32
 8005392:	2b00      	cmp	r3, #0
 8005394:	d009      	beq.n	80053aa <HAL_UART_IRQHandler+0x66>
 8005396:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800539a:	f003 0320 	and.w	r3, r3, #32
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d003      	beq.n	80053aa <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80053a2:	6878      	ldr	r0, [r7, #4]
 80053a4:	f000 fd81 	bl	8005eaa <UART_Receive_IT>
      return;
 80053a8:	e25b      	b.n	8005862 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80053aa:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	f000 80de 	beq.w	8005570 <HAL_UART_IRQHandler+0x22c>
 80053b4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80053b8:	f003 0301 	and.w	r3, r3, #1
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d106      	bne.n	80053ce <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80053c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80053c4:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	f000 80d1 	beq.w	8005570 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80053ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80053d2:	f003 0301 	and.w	r3, r3, #1
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d00b      	beq.n	80053f2 <HAL_UART_IRQHandler+0xae>
 80053da:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80053de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d005      	beq.n	80053f2 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80053ea:	f043 0201 	orr.w	r2, r3, #1
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80053f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80053f6:	f003 0304 	and.w	r3, r3, #4
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d00b      	beq.n	8005416 <HAL_UART_IRQHandler+0xd2>
 80053fe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005402:	f003 0301 	and.w	r3, r3, #1
 8005406:	2b00      	cmp	r3, #0
 8005408:	d005      	beq.n	8005416 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800540e:	f043 0202 	orr.w	r2, r3, #2
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005416:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800541a:	f003 0302 	and.w	r3, r3, #2
 800541e:	2b00      	cmp	r3, #0
 8005420:	d00b      	beq.n	800543a <HAL_UART_IRQHandler+0xf6>
 8005422:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005426:	f003 0301 	and.w	r3, r3, #1
 800542a:	2b00      	cmp	r3, #0
 800542c:	d005      	beq.n	800543a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005432:	f043 0204 	orr.w	r2, r3, #4
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800543a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800543e:	f003 0308 	and.w	r3, r3, #8
 8005442:	2b00      	cmp	r3, #0
 8005444:	d011      	beq.n	800546a <HAL_UART_IRQHandler+0x126>
 8005446:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800544a:	f003 0320 	and.w	r3, r3, #32
 800544e:	2b00      	cmp	r3, #0
 8005450:	d105      	bne.n	800545e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8005452:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005456:	f003 0301 	and.w	r3, r3, #1
 800545a:	2b00      	cmp	r3, #0
 800545c:	d005      	beq.n	800546a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005462:	f043 0208 	orr.w	r2, r3, #8
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800546e:	2b00      	cmp	r3, #0
 8005470:	f000 81f2 	beq.w	8005858 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005474:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005478:	f003 0320 	and.w	r3, r3, #32
 800547c:	2b00      	cmp	r3, #0
 800547e:	d008      	beq.n	8005492 <HAL_UART_IRQHandler+0x14e>
 8005480:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005484:	f003 0320 	and.w	r3, r3, #32
 8005488:	2b00      	cmp	r3, #0
 800548a:	d002      	beq.n	8005492 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800548c:	6878      	ldr	r0, [r7, #4]
 800548e:	f000 fd0c 	bl	8005eaa <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	695b      	ldr	r3, [r3, #20]
 8005498:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800549c:	2b40      	cmp	r3, #64	@ 0x40
 800549e:	bf0c      	ite	eq
 80054a0:	2301      	moveq	r3, #1
 80054a2:	2300      	movne	r3, #0
 80054a4:	b2db      	uxtb	r3, r3
 80054a6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80054ae:	f003 0308 	and.w	r3, r3, #8
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d103      	bne.n	80054be <HAL_UART_IRQHandler+0x17a>
 80054b6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	d04f      	beq.n	800555e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80054be:	6878      	ldr	r0, [r7, #4]
 80054c0:	f000 fc14 	bl	8005cec <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	695b      	ldr	r3, [r3, #20]
 80054ca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80054ce:	2b40      	cmp	r3, #64	@ 0x40
 80054d0:	d141      	bne.n	8005556 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	3314      	adds	r3, #20
 80054d8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054dc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80054e0:	e853 3f00 	ldrex	r3, [r3]
 80054e4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80054e8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80054ec:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80054f0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	3314      	adds	r3, #20
 80054fa:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80054fe:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8005502:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005506:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800550a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800550e:	e841 2300 	strex	r3, r2, [r1]
 8005512:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8005516:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800551a:	2b00      	cmp	r3, #0
 800551c:	d1d9      	bne.n	80054d2 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005522:	2b00      	cmp	r3, #0
 8005524:	d013      	beq.n	800554e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800552a:	4a7e      	ldr	r2, [pc, #504]	@ (8005724 <HAL_UART_IRQHandler+0x3e0>)
 800552c:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005532:	4618      	mov	r0, r3
 8005534:	f7fe f88c 	bl	8003650 <HAL_DMA_Abort_IT>
 8005538:	4603      	mov	r3, r0
 800553a:	2b00      	cmp	r3, #0
 800553c:	d016      	beq.n	800556c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005542:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005544:	687a      	ldr	r2, [r7, #4]
 8005546:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8005548:	4610      	mov	r0, r2
 800554a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800554c:	e00e      	b.n	800556c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800554e:	6878      	ldr	r0, [r7, #4]
 8005550:	f000 f9a8 	bl	80058a4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005554:	e00a      	b.n	800556c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005556:	6878      	ldr	r0, [r7, #4]
 8005558:	f000 f9a4 	bl	80058a4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800555c:	e006      	b.n	800556c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800555e:	6878      	ldr	r0, [r7, #4]
 8005560:	f000 f9a0 	bl	80058a4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	2200      	movs	r2, #0
 8005568:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800556a:	e175      	b.n	8005858 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800556c:	bf00      	nop
    return;
 800556e:	e173      	b.n	8005858 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005574:	2b01      	cmp	r3, #1
 8005576:	f040 814f 	bne.w	8005818 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800557a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800557e:	f003 0310 	and.w	r3, r3, #16
 8005582:	2b00      	cmp	r3, #0
 8005584:	f000 8148 	beq.w	8005818 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8005588:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800558c:	f003 0310 	and.w	r3, r3, #16
 8005590:	2b00      	cmp	r3, #0
 8005592:	f000 8141 	beq.w	8005818 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005596:	2300      	movs	r3, #0
 8005598:	60bb      	str	r3, [r7, #8]
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	60bb      	str	r3, [r7, #8]
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	685b      	ldr	r3, [r3, #4]
 80055a8:	60bb      	str	r3, [r7, #8]
 80055aa:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	695b      	ldr	r3, [r3, #20]
 80055b2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80055b6:	2b40      	cmp	r3, #64	@ 0x40
 80055b8:	f040 80b6 	bne.w	8005728 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	685b      	ldr	r3, [r3, #4]
 80055c4:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80055c8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	f000 8145 	beq.w	800585c <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80055d6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80055da:	429a      	cmp	r2, r3
 80055dc:	f080 813e 	bcs.w	800585c <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80055e6:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80055ec:	69db      	ldr	r3, [r3, #28]
 80055ee:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80055f2:	f000 8088 	beq.w	8005706 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	330c      	adds	r3, #12
 80055fc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005600:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005604:	e853 3f00 	ldrex	r3, [r3]
 8005608:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800560c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005610:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005614:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	330c      	adds	r3, #12
 800561e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8005622:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005626:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800562a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800562e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8005632:	e841 2300 	strex	r3, r2, [r1]
 8005636:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800563a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800563e:	2b00      	cmp	r3, #0
 8005640:	d1d9      	bne.n	80055f6 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	3314      	adds	r3, #20
 8005648:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800564a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800564c:	e853 3f00 	ldrex	r3, [r3]
 8005650:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8005652:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005654:	f023 0301 	bic.w	r3, r3, #1
 8005658:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	3314      	adds	r3, #20
 8005662:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005666:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800566a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800566c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800566e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8005672:	e841 2300 	strex	r3, r2, [r1]
 8005676:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005678:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800567a:	2b00      	cmp	r3, #0
 800567c:	d1e1      	bne.n	8005642 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	3314      	adds	r3, #20
 8005684:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005686:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005688:	e853 3f00 	ldrex	r3, [r3]
 800568c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800568e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005690:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005694:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	3314      	adds	r3, #20
 800569e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80056a2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80056a4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056a6:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80056a8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80056aa:	e841 2300 	strex	r3, r2, [r1]
 80056ae:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80056b0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d1e3      	bne.n	800567e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	2220      	movs	r2, #32
 80056ba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	2200      	movs	r2, #0
 80056c2:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	330c      	adds	r3, #12
 80056ca:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056cc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80056ce:	e853 3f00 	ldrex	r3, [r3]
 80056d2:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80056d4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80056d6:	f023 0310 	bic.w	r3, r3, #16
 80056da:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	330c      	adds	r3, #12
 80056e4:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80056e8:	65ba      	str	r2, [r7, #88]	@ 0x58
 80056ea:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056ec:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80056ee:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80056f0:	e841 2300 	strex	r3, r2, [r1]
 80056f4:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80056f6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	d1e3      	bne.n	80056c4 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005700:	4618      	mov	r0, r3
 8005702:	f7fd ff35 	bl	8003570 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	2202      	movs	r2, #2
 800570a:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005714:	b29b      	uxth	r3, r3
 8005716:	1ad3      	subs	r3, r2, r3
 8005718:	b29b      	uxth	r3, r3
 800571a:	4619      	mov	r1, r3
 800571c:	6878      	ldr	r0, [r7, #4]
 800571e:	f7fb fdd5 	bl	80012cc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005722:	e09b      	b.n	800585c <HAL_UART_IRQHandler+0x518>
 8005724:	08005db3 	.word	0x08005db3
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005730:	b29b      	uxth	r3, r3
 8005732:	1ad3      	subs	r3, r2, r3
 8005734:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800573c:	b29b      	uxth	r3, r3
 800573e:	2b00      	cmp	r3, #0
 8005740:	f000 808e 	beq.w	8005860 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8005744:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005748:	2b00      	cmp	r3, #0
 800574a:	f000 8089 	beq.w	8005860 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	330c      	adds	r3, #12
 8005754:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005756:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005758:	e853 3f00 	ldrex	r3, [r3]
 800575c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800575e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005760:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005764:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	330c      	adds	r3, #12
 800576e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8005772:	647a      	str	r2, [r7, #68]	@ 0x44
 8005774:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005776:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005778:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800577a:	e841 2300 	strex	r3, r2, [r1]
 800577e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005780:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005782:	2b00      	cmp	r3, #0
 8005784:	d1e3      	bne.n	800574e <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	3314      	adds	r3, #20
 800578c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800578e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005790:	e853 3f00 	ldrex	r3, [r3]
 8005794:	623b      	str	r3, [r7, #32]
   return(result);
 8005796:	6a3b      	ldr	r3, [r7, #32]
 8005798:	f023 0301 	bic.w	r3, r3, #1
 800579c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	3314      	adds	r3, #20
 80057a6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80057aa:	633a      	str	r2, [r7, #48]	@ 0x30
 80057ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057ae:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80057b0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80057b2:	e841 2300 	strex	r3, r2, [r1]
 80057b6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80057b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d1e3      	bne.n	8005786 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	2220      	movs	r2, #32
 80057c2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	2200      	movs	r2, #0
 80057ca:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	330c      	adds	r3, #12
 80057d2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057d4:	693b      	ldr	r3, [r7, #16]
 80057d6:	e853 3f00 	ldrex	r3, [r3]
 80057da:	60fb      	str	r3, [r7, #12]
   return(result);
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	f023 0310 	bic.w	r3, r3, #16
 80057e2:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	330c      	adds	r3, #12
 80057ec:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80057f0:	61fa      	str	r2, [r7, #28]
 80057f2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057f4:	69b9      	ldr	r1, [r7, #24]
 80057f6:	69fa      	ldr	r2, [r7, #28]
 80057f8:	e841 2300 	strex	r3, r2, [r1]
 80057fc:	617b      	str	r3, [r7, #20]
   return(result);
 80057fe:	697b      	ldr	r3, [r7, #20]
 8005800:	2b00      	cmp	r3, #0
 8005802:	d1e3      	bne.n	80057cc <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	2202      	movs	r2, #2
 8005808:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800580a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800580e:	4619      	mov	r1, r3
 8005810:	6878      	ldr	r0, [r7, #4]
 8005812:	f7fb fd5b 	bl	80012cc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005816:	e023      	b.n	8005860 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005818:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800581c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005820:	2b00      	cmp	r3, #0
 8005822:	d009      	beq.n	8005838 <HAL_UART_IRQHandler+0x4f4>
 8005824:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005828:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800582c:	2b00      	cmp	r3, #0
 800582e:	d003      	beq.n	8005838 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8005830:	6878      	ldr	r0, [r7, #4]
 8005832:	f000 fad2 	bl	8005dda <UART_Transmit_IT>
    return;
 8005836:	e014      	b.n	8005862 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005838:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800583c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005840:	2b00      	cmp	r3, #0
 8005842:	d00e      	beq.n	8005862 <HAL_UART_IRQHandler+0x51e>
 8005844:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005848:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800584c:	2b00      	cmp	r3, #0
 800584e:	d008      	beq.n	8005862 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8005850:	6878      	ldr	r0, [r7, #4]
 8005852:	f000 fb12 	bl	8005e7a <UART_EndTransmit_IT>
    return;
 8005856:	e004      	b.n	8005862 <HAL_UART_IRQHandler+0x51e>
    return;
 8005858:	bf00      	nop
 800585a:	e002      	b.n	8005862 <HAL_UART_IRQHandler+0x51e>
      return;
 800585c:	bf00      	nop
 800585e:	e000      	b.n	8005862 <HAL_UART_IRQHandler+0x51e>
      return;
 8005860:	bf00      	nop
  }
}
 8005862:	37e8      	adds	r7, #232	@ 0xe8
 8005864:	46bd      	mov	sp, r7
 8005866:	bd80      	pop	{r7, pc}

08005868 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005868:	b480      	push	{r7}
 800586a:	b083      	sub	sp, #12
 800586c:	af00      	add	r7, sp, #0
 800586e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005870:	bf00      	nop
 8005872:	370c      	adds	r7, #12
 8005874:	46bd      	mov	sp, r7
 8005876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800587a:	4770      	bx	lr

0800587c <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800587c:	b480      	push	{r7}
 800587e:	b083      	sub	sp, #12
 8005880:	af00      	add	r7, sp, #0
 8005882:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8005884:	bf00      	nop
 8005886:	370c      	adds	r7, #12
 8005888:	46bd      	mov	sp, r7
 800588a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800588e:	4770      	bx	lr

08005890 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8005890:	b480      	push	{r7}
 8005892:	b083      	sub	sp, #12
 8005894:	af00      	add	r7, sp, #0
 8005896:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8005898:	bf00      	nop
 800589a:	370c      	adds	r7, #12
 800589c:	46bd      	mov	sp, r7
 800589e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058a2:	4770      	bx	lr

080058a4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80058a4:	b480      	push	{r7}
 80058a6:	b083      	sub	sp, #12
 80058a8:	af00      	add	r7, sp, #0
 80058aa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80058ac:	bf00      	nop
 80058ae:	370c      	adds	r7, #12
 80058b0:	46bd      	mov	sp, r7
 80058b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058b6:	4770      	bx	lr

080058b8 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80058b8:	b580      	push	{r7, lr}
 80058ba:	b09c      	sub	sp, #112	@ 0x70
 80058bc:	af00      	add	r7, sp, #0
 80058be:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80058c4:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	d172      	bne.n	80059ba <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 80058d4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80058d6:	2200      	movs	r2, #0
 80058d8:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80058da:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	330c      	adds	r3, #12
 80058e0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058e2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80058e4:	e853 3f00 	ldrex	r3, [r3]
 80058e8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80058ea:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80058ec:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80058f0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80058f2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	330c      	adds	r3, #12
 80058f8:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80058fa:	65ba      	str	r2, [r7, #88]	@ 0x58
 80058fc:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058fe:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005900:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005902:	e841 2300 	strex	r3, r2, [r1]
 8005906:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005908:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800590a:	2b00      	cmp	r3, #0
 800590c:	d1e5      	bne.n	80058da <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800590e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	3314      	adds	r3, #20
 8005914:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005916:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005918:	e853 3f00 	ldrex	r3, [r3]
 800591c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800591e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005920:	f023 0301 	bic.w	r3, r3, #1
 8005924:	667b      	str	r3, [r7, #100]	@ 0x64
 8005926:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	3314      	adds	r3, #20
 800592c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800592e:	647a      	str	r2, [r7, #68]	@ 0x44
 8005930:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005932:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005934:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005936:	e841 2300 	strex	r3, r2, [r1]
 800593a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800593c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800593e:	2b00      	cmp	r3, #0
 8005940:	d1e5      	bne.n	800590e <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005942:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	3314      	adds	r3, #20
 8005948:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800594a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800594c:	e853 3f00 	ldrex	r3, [r3]
 8005950:	623b      	str	r3, [r7, #32]
   return(result);
 8005952:	6a3b      	ldr	r3, [r7, #32]
 8005954:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005958:	663b      	str	r3, [r7, #96]	@ 0x60
 800595a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	3314      	adds	r3, #20
 8005960:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8005962:	633a      	str	r2, [r7, #48]	@ 0x30
 8005964:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005966:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005968:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800596a:	e841 2300 	strex	r3, r2, [r1]
 800596e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005970:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005972:	2b00      	cmp	r3, #0
 8005974:	d1e5      	bne.n	8005942 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005976:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005978:	2220      	movs	r2, #32
 800597a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800597e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005980:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005982:	2b01      	cmp	r3, #1
 8005984:	d119      	bne.n	80059ba <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005986:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	330c      	adds	r3, #12
 800598c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800598e:	693b      	ldr	r3, [r7, #16]
 8005990:	e853 3f00 	ldrex	r3, [r3]
 8005994:	60fb      	str	r3, [r7, #12]
   return(result);
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	f023 0310 	bic.w	r3, r3, #16
 800599c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800599e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	330c      	adds	r3, #12
 80059a4:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80059a6:	61fa      	str	r2, [r7, #28]
 80059a8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059aa:	69b9      	ldr	r1, [r7, #24]
 80059ac:	69fa      	ldr	r2, [r7, #28]
 80059ae:	e841 2300 	strex	r3, r2, [r1]
 80059b2:	617b      	str	r3, [r7, #20]
   return(result);
 80059b4:	697b      	ldr	r3, [r7, #20]
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d1e5      	bne.n	8005986 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80059ba:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80059bc:	2200      	movs	r2, #0
 80059be:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80059c0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80059c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80059c4:	2b01      	cmp	r3, #1
 80059c6:	d106      	bne.n	80059d6 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80059c8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80059ca:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80059cc:	4619      	mov	r1, r3
 80059ce:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80059d0:	f7fb fc7c 	bl	80012cc <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80059d4:	e002      	b.n	80059dc <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 80059d6:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80059d8:	f7ff ff50 	bl	800587c <HAL_UART_RxCpltCallback>
}
 80059dc:	bf00      	nop
 80059de:	3770      	adds	r7, #112	@ 0x70
 80059e0:	46bd      	mov	sp, r7
 80059e2:	bd80      	pop	{r7, pc}

080059e4 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80059e4:	b580      	push	{r7, lr}
 80059e6:	b084      	sub	sp, #16
 80059e8:	af00      	add	r7, sp, #0
 80059ea:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80059f0:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	2201      	movs	r2, #1
 80059f6:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80059fc:	2b01      	cmp	r3, #1
 80059fe:	d108      	bne.n	8005a12 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005a04:	085b      	lsrs	r3, r3, #1
 8005a06:	b29b      	uxth	r3, r3
 8005a08:	4619      	mov	r1, r3
 8005a0a:	68f8      	ldr	r0, [r7, #12]
 8005a0c:	f7fb fc5e 	bl	80012cc <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005a10:	e002      	b.n	8005a18 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8005a12:	68f8      	ldr	r0, [r7, #12]
 8005a14:	f7ff ff3c 	bl	8005890 <HAL_UART_RxHalfCpltCallback>
}
 8005a18:	bf00      	nop
 8005a1a:	3710      	adds	r7, #16
 8005a1c:	46bd      	mov	sp, r7
 8005a1e:	bd80      	pop	{r7, pc}

08005a20 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8005a20:	b580      	push	{r7, lr}
 8005a22:	b084      	sub	sp, #16
 8005a24:	af00      	add	r7, sp, #0
 8005a26:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8005a28:	2300      	movs	r3, #0
 8005a2a:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a30:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8005a32:	68bb      	ldr	r3, [r7, #8]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	695b      	ldr	r3, [r3, #20]
 8005a38:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005a3c:	2b80      	cmp	r3, #128	@ 0x80
 8005a3e:	bf0c      	ite	eq
 8005a40:	2301      	moveq	r3, #1
 8005a42:	2300      	movne	r3, #0
 8005a44:	b2db      	uxtb	r3, r3
 8005a46:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8005a48:	68bb      	ldr	r3, [r7, #8]
 8005a4a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005a4e:	b2db      	uxtb	r3, r3
 8005a50:	2b21      	cmp	r3, #33	@ 0x21
 8005a52:	d108      	bne.n	8005a66 <UART_DMAError+0x46>
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d005      	beq.n	8005a66 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8005a5a:	68bb      	ldr	r3, [r7, #8]
 8005a5c:	2200      	movs	r2, #0
 8005a5e:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8005a60:	68b8      	ldr	r0, [r7, #8]
 8005a62:	f000 f91b 	bl	8005c9c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005a66:	68bb      	ldr	r3, [r7, #8]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	695b      	ldr	r3, [r3, #20]
 8005a6c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005a70:	2b40      	cmp	r3, #64	@ 0x40
 8005a72:	bf0c      	ite	eq
 8005a74:	2301      	moveq	r3, #1
 8005a76:	2300      	movne	r3, #0
 8005a78:	b2db      	uxtb	r3, r3
 8005a7a:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8005a7c:	68bb      	ldr	r3, [r7, #8]
 8005a7e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005a82:	b2db      	uxtb	r3, r3
 8005a84:	2b22      	cmp	r3, #34	@ 0x22
 8005a86:	d108      	bne.n	8005a9a <UART_DMAError+0x7a>
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d005      	beq.n	8005a9a <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8005a8e:	68bb      	ldr	r3, [r7, #8]
 8005a90:	2200      	movs	r2, #0
 8005a92:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8005a94:	68b8      	ldr	r0, [r7, #8]
 8005a96:	f000 f929 	bl	8005cec <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8005a9a:	68bb      	ldr	r3, [r7, #8]
 8005a9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005a9e:	f043 0210 	orr.w	r2, r3, #16
 8005aa2:	68bb      	ldr	r3, [r7, #8]
 8005aa4:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005aa6:	68b8      	ldr	r0, [r7, #8]
 8005aa8:	f7ff fefc 	bl	80058a4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005aac:	bf00      	nop
 8005aae:	3710      	adds	r7, #16
 8005ab0:	46bd      	mov	sp, r7
 8005ab2:	bd80      	pop	{r7, pc}

08005ab4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005ab4:	b580      	push	{r7, lr}
 8005ab6:	b086      	sub	sp, #24
 8005ab8:	af00      	add	r7, sp, #0
 8005aba:	60f8      	str	r0, [r7, #12]
 8005abc:	60b9      	str	r1, [r7, #8]
 8005abe:	603b      	str	r3, [r7, #0]
 8005ac0:	4613      	mov	r3, r2
 8005ac2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005ac4:	e03b      	b.n	8005b3e <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005ac6:	6a3b      	ldr	r3, [r7, #32]
 8005ac8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005acc:	d037      	beq.n	8005b3e <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005ace:	f7fc fd47 	bl	8002560 <HAL_GetTick>
 8005ad2:	4602      	mov	r2, r0
 8005ad4:	683b      	ldr	r3, [r7, #0]
 8005ad6:	1ad3      	subs	r3, r2, r3
 8005ad8:	6a3a      	ldr	r2, [r7, #32]
 8005ada:	429a      	cmp	r2, r3
 8005adc:	d302      	bcc.n	8005ae4 <UART_WaitOnFlagUntilTimeout+0x30>
 8005ade:	6a3b      	ldr	r3, [r7, #32]
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	d101      	bne.n	8005ae8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005ae4:	2303      	movs	r3, #3
 8005ae6:	e03a      	b.n	8005b5e <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	68db      	ldr	r3, [r3, #12]
 8005aee:	f003 0304 	and.w	r3, r3, #4
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d023      	beq.n	8005b3e <UART_WaitOnFlagUntilTimeout+0x8a>
 8005af6:	68bb      	ldr	r3, [r7, #8]
 8005af8:	2b80      	cmp	r3, #128	@ 0x80
 8005afa:	d020      	beq.n	8005b3e <UART_WaitOnFlagUntilTimeout+0x8a>
 8005afc:	68bb      	ldr	r3, [r7, #8]
 8005afe:	2b40      	cmp	r3, #64	@ 0x40
 8005b00:	d01d      	beq.n	8005b3e <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	f003 0308 	and.w	r3, r3, #8
 8005b0c:	2b08      	cmp	r3, #8
 8005b0e:	d116      	bne.n	8005b3e <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005b10:	2300      	movs	r3, #0
 8005b12:	617b      	str	r3, [r7, #20]
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	617b      	str	r3, [r7, #20]
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	685b      	ldr	r3, [r3, #4]
 8005b22:	617b      	str	r3, [r7, #20]
 8005b24:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005b26:	68f8      	ldr	r0, [r7, #12]
 8005b28:	f000 f8e0 	bl	8005cec <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	2208      	movs	r2, #8
 8005b30:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	2200      	movs	r2, #0
 8005b36:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005b3a:	2301      	movs	r3, #1
 8005b3c:	e00f      	b.n	8005b5e <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	681a      	ldr	r2, [r3, #0]
 8005b44:	68bb      	ldr	r3, [r7, #8]
 8005b46:	4013      	ands	r3, r2
 8005b48:	68ba      	ldr	r2, [r7, #8]
 8005b4a:	429a      	cmp	r2, r3
 8005b4c:	bf0c      	ite	eq
 8005b4e:	2301      	moveq	r3, #1
 8005b50:	2300      	movne	r3, #0
 8005b52:	b2db      	uxtb	r3, r3
 8005b54:	461a      	mov	r2, r3
 8005b56:	79fb      	ldrb	r3, [r7, #7]
 8005b58:	429a      	cmp	r2, r3
 8005b5a:	d0b4      	beq.n	8005ac6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005b5c:	2300      	movs	r3, #0
}
 8005b5e:	4618      	mov	r0, r3
 8005b60:	3718      	adds	r7, #24
 8005b62:	46bd      	mov	sp, r7
 8005b64:	bd80      	pop	{r7, pc}
	...

08005b68 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005b68:	b580      	push	{r7, lr}
 8005b6a:	b098      	sub	sp, #96	@ 0x60
 8005b6c:	af00      	add	r7, sp, #0
 8005b6e:	60f8      	str	r0, [r7, #12]
 8005b70:	60b9      	str	r1, [r7, #8]
 8005b72:	4613      	mov	r3, r2
 8005b74:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8005b76:	68ba      	ldr	r2, [r7, #8]
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	88fa      	ldrh	r2, [r7, #6]
 8005b80:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	2200      	movs	r2, #0
 8005b86:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	2222      	movs	r2, #34	@ 0x22
 8005b8c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005b94:	4a3e      	ldr	r2, [pc, #248]	@ (8005c90 <UART_Start_Receive_DMA+0x128>)
 8005b96:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005b9c:	4a3d      	ldr	r2, [pc, #244]	@ (8005c94 <UART_Start_Receive_DMA+0x12c>)
 8005b9e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ba4:	4a3c      	ldr	r2, [pc, #240]	@ (8005c98 <UART_Start_Receive_DMA+0x130>)
 8005ba6:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005bac:	2200      	movs	r2, #0
 8005bae:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8005bb0:	f107 0308 	add.w	r3, r7, #8
 8005bb4:	65fb      	str	r3, [r7, #92]	@ 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	3304      	adds	r3, #4
 8005bc0:	4619      	mov	r1, r3
 8005bc2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005bc4:	681a      	ldr	r2, [r3, #0]
 8005bc6:	88fb      	ldrh	r3, [r7, #6]
 8005bc8:	f7fd fc7a 	bl	80034c0 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8005bcc:	2300      	movs	r3, #0
 8005bce:	613b      	str	r3, [r7, #16]
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	613b      	str	r3, [r7, #16]
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	685b      	ldr	r3, [r3, #4]
 8005bde:	613b      	str	r3, [r7, #16]
 8005be0:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	691b      	ldr	r3, [r3, #16]
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d019      	beq.n	8005c1e <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	330c      	adds	r3, #12
 8005bf0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bf2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005bf4:	e853 3f00 	ldrex	r3, [r3]
 8005bf8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005bfa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005bfc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005c00:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	330c      	adds	r3, #12
 8005c08:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005c0a:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8005c0c:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c0e:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8005c10:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005c12:	e841 2300 	strex	r3, r2, [r1]
 8005c16:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8005c18:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d1e5      	bne.n	8005bea <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	3314      	adds	r3, #20
 8005c24:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c28:	e853 3f00 	ldrex	r3, [r3]
 8005c2c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005c2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c30:	f043 0301 	orr.w	r3, r3, #1
 8005c34:	657b      	str	r3, [r7, #84]	@ 0x54
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	3314      	adds	r3, #20
 8005c3c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8005c3e:	63ba      	str	r2, [r7, #56]	@ 0x38
 8005c40:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c42:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8005c44:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005c46:	e841 2300 	strex	r3, r2, [r1]
 8005c4a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005c4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	d1e5      	bne.n	8005c1e <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	3314      	adds	r3, #20
 8005c58:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c5a:	69bb      	ldr	r3, [r7, #24]
 8005c5c:	e853 3f00 	ldrex	r3, [r3]
 8005c60:	617b      	str	r3, [r7, #20]
   return(result);
 8005c62:	697b      	ldr	r3, [r7, #20]
 8005c64:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005c68:	653b      	str	r3, [r7, #80]	@ 0x50
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	3314      	adds	r3, #20
 8005c70:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8005c72:	627a      	str	r2, [r7, #36]	@ 0x24
 8005c74:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c76:	6a39      	ldr	r1, [r7, #32]
 8005c78:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005c7a:	e841 2300 	strex	r3, r2, [r1]
 8005c7e:	61fb      	str	r3, [r7, #28]
   return(result);
 8005c80:	69fb      	ldr	r3, [r7, #28]
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d1e5      	bne.n	8005c52 <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 8005c86:	2300      	movs	r3, #0
}
 8005c88:	4618      	mov	r0, r3
 8005c8a:	3760      	adds	r7, #96	@ 0x60
 8005c8c:	46bd      	mov	sp, r7
 8005c8e:	bd80      	pop	{r7, pc}
 8005c90:	080058b9 	.word	0x080058b9
 8005c94:	080059e5 	.word	0x080059e5
 8005c98:	08005a21 	.word	0x08005a21

08005c9c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8005c9c:	b480      	push	{r7}
 8005c9e:	b089      	sub	sp, #36	@ 0x24
 8005ca0:	af00      	add	r7, sp, #0
 8005ca2:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	330c      	adds	r3, #12
 8005caa:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	e853 3f00 	ldrex	r3, [r3]
 8005cb2:	60bb      	str	r3, [r7, #8]
   return(result);
 8005cb4:	68bb      	ldr	r3, [r7, #8]
 8005cb6:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8005cba:	61fb      	str	r3, [r7, #28]
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	330c      	adds	r3, #12
 8005cc2:	69fa      	ldr	r2, [r7, #28]
 8005cc4:	61ba      	str	r2, [r7, #24]
 8005cc6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cc8:	6979      	ldr	r1, [r7, #20]
 8005cca:	69ba      	ldr	r2, [r7, #24]
 8005ccc:	e841 2300 	strex	r3, r2, [r1]
 8005cd0:	613b      	str	r3, [r7, #16]
   return(result);
 8005cd2:	693b      	ldr	r3, [r7, #16]
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d1e5      	bne.n	8005ca4 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	2220      	movs	r2, #32
 8005cdc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8005ce0:	bf00      	nop
 8005ce2:	3724      	adds	r7, #36	@ 0x24
 8005ce4:	46bd      	mov	sp, r7
 8005ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cea:	4770      	bx	lr

08005cec <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005cec:	b480      	push	{r7}
 8005cee:	b095      	sub	sp, #84	@ 0x54
 8005cf0:	af00      	add	r7, sp, #0
 8005cf2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	330c      	adds	r3, #12
 8005cfa:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cfc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005cfe:	e853 3f00 	ldrex	r3, [r3]
 8005d02:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005d04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d06:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005d0a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	330c      	adds	r3, #12
 8005d12:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005d14:	643a      	str	r2, [r7, #64]	@ 0x40
 8005d16:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d18:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005d1a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005d1c:	e841 2300 	strex	r3, r2, [r1]
 8005d20:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005d22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d24:	2b00      	cmp	r3, #0
 8005d26:	d1e5      	bne.n	8005cf4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	3314      	adds	r3, #20
 8005d2e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d30:	6a3b      	ldr	r3, [r7, #32]
 8005d32:	e853 3f00 	ldrex	r3, [r3]
 8005d36:	61fb      	str	r3, [r7, #28]
   return(result);
 8005d38:	69fb      	ldr	r3, [r7, #28]
 8005d3a:	f023 0301 	bic.w	r3, r3, #1
 8005d3e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	3314      	adds	r3, #20
 8005d46:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005d48:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005d4a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d4c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005d4e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005d50:	e841 2300 	strex	r3, r2, [r1]
 8005d54:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005d56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d58:	2b00      	cmp	r3, #0
 8005d5a:	d1e5      	bne.n	8005d28 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d60:	2b01      	cmp	r3, #1
 8005d62:	d119      	bne.n	8005d98 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	330c      	adds	r3, #12
 8005d6a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	e853 3f00 	ldrex	r3, [r3]
 8005d72:	60bb      	str	r3, [r7, #8]
   return(result);
 8005d74:	68bb      	ldr	r3, [r7, #8]
 8005d76:	f023 0310 	bic.w	r3, r3, #16
 8005d7a:	647b      	str	r3, [r7, #68]	@ 0x44
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	330c      	adds	r3, #12
 8005d82:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005d84:	61ba      	str	r2, [r7, #24]
 8005d86:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d88:	6979      	ldr	r1, [r7, #20]
 8005d8a:	69ba      	ldr	r2, [r7, #24]
 8005d8c:	e841 2300 	strex	r3, r2, [r1]
 8005d90:	613b      	str	r3, [r7, #16]
   return(result);
 8005d92:	693b      	ldr	r3, [r7, #16]
 8005d94:	2b00      	cmp	r3, #0
 8005d96:	d1e5      	bne.n	8005d64 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	2220      	movs	r2, #32
 8005d9c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	2200      	movs	r2, #0
 8005da4:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005da6:	bf00      	nop
 8005da8:	3754      	adds	r7, #84	@ 0x54
 8005daa:	46bd      	mov	sp, r7
 8005dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005db0:	4770      	bx	lr

08005db2 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005db2:	b580      	push	{r7, lr}
 8005db4:	b084      	sub	sp, #16
 8005db6:	af00      	add	r7, sp, #0
 8005db8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005dbe:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	2200      	movs	r2, #0
 8005dc4:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	2200      	movs	r2, #0
 8005dca:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005dcc:	68f8      	ldr	r0, [r7, #12]
 8005dce:	f7ff fd69 	bl	80058a4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005dd2:	bf00      	nop
 8005dd4:	3710      	adds	r7, #16
 8005dd6:	46bd      	mov	sp, r7
 8005dd8:	bd80      	pop	{r7, pc}

08005dda <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005dda:	b480      	push	{r7}
 8005ddc:	b085      	sub	sp, #20
 8005dde:	af00      	add	r7, sp, #0
 8005de0:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005de8:	b2db      	uxtb	r3, r3
 8005dea:	2b21      	cmp	r3, #33	@ 0x21
 8005dec:	d13e      	bne.n	8005e6c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	689b      	ldr	r3, [r3, #8]
 8005df2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005df6:	d114      	bne.n	8005e22 <UART_Transmit_IT+0x48>
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	691b      	ldr	r3, [r3, #16]
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	d110      	bne.n	8005e22 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	6a1b      	ldr	r3, [r3, #32]
 8005e04:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	881b      	ldrh	r3, [r3, #0]
 8005e0a:	461a      	mov	r2, r3
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005e14:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	6a1b      	ldr	r3, [r3, #32]
 8005e1a:	1c9a      	adds	r2, r3, #2
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	621a      	str	r2, [r3, #32]
 8005e20:	e008      	b.n	8005e34 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	6a1b      	ldr	r3, [r3, #32]
 8005e26:	1c59      	adds	r1, r3, #1
 8005e28:	687a      	ldr	r2, [r7, #4]
 8005e2a:	6211      	str	r1, [r2, #32]
 8005e2c:	781a      	ldrb	r2, [r3, #0]
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005e38:	b29b      	uxth	r3, r3
 8005e3a:	3b01      	subs	r3, #1
 8005e3c:	b29b      	uxth	r3, r3
 8005e3e:	687a      	ldr	r2, [r7, #4]
 8005e40:	4619      	mov	r1, r3
 8005e42:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	d10f      	bne.n	8005e68 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	68da      	ldr	r2, [r3, #12]
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005e56:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	68da      	ldr	r2, [r3, #12]
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005e66:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005e68:	2300      	movs	r3, #0
 8005e6a:	e000      	b.n	8005e6e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005e6c:	2302      	movs	r3, #2
  }
}
 8005e6e:	4618      	mov	r0, r3
 8005e70:	3714      	adds	r7, #20
 8005e72:	46bd      	mov	sp, r7
 8005e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e78:	4770      	bx	lr

08005e7a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005e7a:	b580      	push	{r7, lr}
 8005e7c:	b082      	sub	sp, #8
 8005e7e:	af00      	add	r7, sp, #0
 8005e80:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	68da      	ldr	r2, [r3, #12]
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005e90:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	2220      	movs	r2, #32
 8005e96:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005e9a:	6878      	ldr	r0, [r7, #4]
 8005e9c:	f7ff fce4 	bl	8005868 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005ea0:	2300      	movs	r3, #0
}
 8005ea2:	4618      	mov	r0, r3
 8005ea4:	3708      	adds	r7, #8
 8005ea6:	46bd      	mov	sp, r7
 8005ea8:	bd80      	pop	{r7, pc}

08005eaa <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005eaa:	b580      	push	{r7, lr}
 8005eac:	b08c      	sub	sp, #48	@ 0x30
 8005eae:	af00      	add	r7, sp, #0
 8005eb0:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005eb8:	b2db      	uxtb	r3, r3
 8005eba:	2b22      	cmp	r3, #34	@ 0x22
 8005ebc:	f040 80ae 	bne.w	800601c <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	689b      	ldr	r3, [r3, #8]
 8005ec4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005ec8:	d117      	bne.n	8005efa <UART_Receive_IT+0x50>
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	691b      	ldr	r3, [r3, #16]
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d113      	bne.n	8005efa <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005ed2:	2300      	movs	r3, #0
 8005ed4:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005eda:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	685b      	ldr	r3, [r3, #4]
 8005ee2:	b29b      	uxth	r3, r3
 8005ee4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005ee8:	b29a      	uxth	r2, r3
 8005eea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005eec:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ef2:	1c9a      	adds	r2, r3, #2
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	629a      	str	r2, [r3, #40]	@ 0x28
 8005ef8:	e026      	b.n	8005f48 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005efe:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8005f00:	2300      	movs	r3, #0
 8005f02:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	689b      	ldr	r3, [r3, #8]
 8005f08:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005f0c:	d007      	beq.n	8005f1e <UART_Receive_IT+0x74>
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	689b      	ldr	r3, [r3, #8]
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	d10a      	bne.n	8005f2c <UART_Receive_IT+0x82>
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	691b      	ldr	r3, [r3, #16]
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	d106      	bne.n	8005f2c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	685b      	ldr	r3, [r3, #4]
 8005f24:	b2da      	uxtb	r2, r3
 8005f26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f28:	701a      	strb	r2, [r3, #0]
 8005f2a:	e008      	b.n	8005f3e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	685b      	ldr	r3, [r3, #4]
 8005f32:	b2db      	uxtb	r3, r3
 8005f34:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005f38:	b2da      	uxtb	r2, r3
 8005f3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f3c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f42:	1c5a      	adds	r2, r3, #1
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005f4c:	b29b      	uxth	r3, r3
 8005f4e:	3b01      	subs	r3, #1
 8005f50:	b29b      	uxth	r3, r3
 8005f52:	687a      	ldr	r2, [r7, #4]
 8005f54:	4619      	mov	r1, r3
 8005f56:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8005f58:	2b00      	cmp	r3, #0
 8005f5a:	d15d      	bne.n	8006018 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	68da      	ldr	r2, [r3, #12]
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	f022 0220 	bic.w	r2, r2, #32
 8005f6a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	68da      	ldr	r2, [r3, #12]
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005f7a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	695a      	ldr	r2, [r3, #20]
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	f022 0201 	bic.w	r2, r2, #1
 8005f8a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	2220      	movs	r2, #32
 8005f90:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	2200      	movs	r2, #0
 8005f98:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f9e:	2b01      	cmp	r3, #1
 8005fa0:	d135      	bne.n	800600e <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	2200      	movs	r2, #0
 8005fa6:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	330c      	adds	r3, #12
 8005fae:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fb0:	697b      	ldr	r3, [r7, #20]
 8005fb2:	e853 3f00 	ldrex	r3, [r3]
 8005fb6:	613b      	str	r3, [r7, #16]
   return(result);
 8005fb8:	693b      	ldr	r3, [r7, #16]
 8005fba:	f023 0310 	bic.w	r3, r3, #16
 8005fbe:	627b      	str	r3, [r7, #36]	@ 0x24
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	330c      	adds	r3, #12
 8005fc6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005fc8:	623a      	str	r2, [r7, #32]
 8005fca:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fcc:	69f9      	ldr	r1, [r7, #28]
 8005fce:	6a3a      	ldr	r2, [r7, #32]
 8005fd0:	e841 2300 	strex	r3, r2, [r1]
 8005fd4:	61bb      	str	r3, [r7, #24]
   return(result);
 8005fd6:	69bb      	ldr	r3, [r7, #24]
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	d1e5      	bne.n	8005fa8 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	f003 0310 	and.w	r3, r3, #16
 8005fe6:	2b10      	cmp	r3, #16
 8005fe8:	d10a      	bne.n	8006000 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005fea:	2300      	movs	r3, #0
 8005fec:	60fb      	str	r3, [r7, #12]
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	60fb      	str	r3, [r7, #12]
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	685b      	ldr	r3, [r3, #4]
 8005ffc:	60fb      	str	r3, [r7, #12]
 8005ffe:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006004:	4619      	mov	r1, r3
 8006006:	6878      	ldr	r0, [r7, #4]
 8006008:	f7fb f960 	bl	80012cc <HAL_UARTEx_RxEventCallback>
 800600c:	e002      	b.n	8006014 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800600e:	6878      	ldr	r0, [r7, #4]
 8006010:	f7ff fc34 	bl	800587c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006014:	2300      	movs	r3, #0
 8006016:	e002      	b.n	800601e <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8006018:	2300      	movs	r3, #0
 800601a:	e000      	b.n	800601e <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800601c:	2302      	movs	r3, #2
  }
}
 800601e:	4618      	mov	r0, r3
 8006020:	3730      	adds	r7, #48	@ 0x30
 8006022:	46bd      	mov	sp, r7
 8006024:	bd80      	pop	{r7, pc}
	...

08006028 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006028:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800602c:	b0c0      	sub	sp, #256	@ 0x100
 800602e:	af00      	add	r7, sp, #0
 8006030:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006034:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	691b      	ldr	r3, [r3, #16]
 800603c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8006040:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006044:	68d9      	ldr	r1, [r3, #12]
 8006046:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800604a:	681a      	ldr	r2, [r3, #0]
 800604c:	ea40 0301 	orr.w	r3, r0, r1
 8006050:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006052:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006056:	689a      	ldr	r2, [r3, #8]
 8006058:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800605c:	691b      	ldr	r3, [r3, #16]
 800605e:	431a      	orrs	r2, r3
 8006060:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006064:	695b      	ldr	r3, [r3, #20]
 8006066:	431a      	orrs	r2, r3
 8006068:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800606c:	69db      	ldr	r3, [r3, #28]
 800606e:	4313      	orrs	r3, r2
 8006070:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006074:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	68db      	ldr	r3, [r3, #12]
 800607c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8006080:	f021 010c 	bic.w	r1, r1, #12
 8006084:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006088:	681a      	ldr	r2, [r3, #0]
 800608a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800608e:	430b      	orrs	r3, r1
 8006090:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006092:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	695b      	ldr	r3, [r3, #20]
 800609a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800609e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80060a2:	6999      	ldr	r1, [r3, #24]
 80060a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80060a8:	681a      	ldr	r2, [r3, #0]
 80060aa:	ea40 0301 	orr.w	r3, r0, r1
 80060ae:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80060b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80060b4:	681a      	ldr	r2, [r3, #0]
 80060b6:	4b8f      	ldr	r3, [pc, #572]	@ (80062f4 <UART_SetConfig+0x2cc>)
 80060b8:	429a      	cmp	r2, r3
 80060ba:	d005      	beq.n	80060c8 <UART_SetConfig+0xa0>
 80060bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80060c0:	681a      	ldr	r2, [r3, #0]
 80060c2:	4b8d      	ldr	r3, [pc, #564]	@ (80062f8 <UART_SetConfig+0x2d0>)
 80060c4:	429a      	cmp	r2, r3
 80060c6:	d104      	bne.n	80060d2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80060c8:	f7fe fb30 	bl	800472c <HAL_RCC_GetPCLK2Freq>
 80060cc:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80060d0:	e003      	b.n	80060da <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80060d2:	f7fe fb17 	bl	8004704 <HAL_RCC_GetPCLK1Freq>
 80060d6:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80060da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80060de:	69db      	ldr	r3, [r3, #28]
 80060e0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80060e4:	f040 810c 	bne.w	8006300 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80060e8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80060ec:	2200      	movs	r2, #0
 80060ee:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80060f2:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80060f6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80060fa:	4622      	mov	r2, r4
 80060fc:	462b      	mov	r3, r5
 80060fe:	1891      	adds	r1, r2, r2
 8006100:	65b9      	str	r1, [r7, #88]	@ 0x58
 8006102:	415b      	adcs	r3, r3
 8006104:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006106:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800610a:	4621      	mov	r1, r4
 800610c:	eb12 0801 	adds.w	r8, r2, r1
 8006110:	4629      	mov	r1, r5
 8006112:	eb43 0901 	adc.w	r9, r3, r1
 8006116:	f04f 0200 	mov.w	r2, #0
 800611a:	f04f 0300 	mov.w	r3, #0
 800611e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006122:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006126:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800612a:	4690      	mov	r8, r2
 800612c:	4699      	mov	r9, r3
 800612e:	4623      	mov	r3, r4
 8006130:	eb18 0303 	adds.w	r3, r8, r3
 8006134:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006138:	462b      	mov	r3, r5
 800613a:	eb49 0303 	adc.w	r3, r9, r3
 800613e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006142:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006146:	685b      	ldr	r3, [r3, #4]
 8006148:	2200      	movs	r2, #0
 800614a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800614e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8006152:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8006156:	460b      	mov	r3, r1
 8006158:	18db      	adds	r3, r3, r3
 800615a:	653b      	str	r3, [r7, #80]	@ 0x50
 800615c:	4613      	mov	r3, r2
 800615e:	eb42 0303 	adc.w	r3, r2, r3
 8006162:	657b      	str	r3, [r7, #84]	@ 0x54
 8006164:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8006168:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800616c:	f7fa fd94 	bl	8000c98 <__aeabi_uldivmod>
 8006170:	4602      	mov	r2, r0
 8006172:	460b      	mov	r3, r1
 8006174:	4b61      	ldr	r3, [pc, #388]	@ (80062fc <UART_SetConfig+0x2d4>)
 8006176:	fba3 2302 	umull	r2, r3, r3, r2
 800617a:	095b      	lsrs	r3, r3, #5
 800617c:	011c      	lsls	r4, r3, #4
 800617e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006182:	2200      	movs	r2, #0
 8006184:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006188:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800618c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8006190:	4642      	mov	r2, r8
 8006192:	464b      	mov	r3, r9
 8006194:	1891      	adds	r1, r2, r2
 8006196:	64b9      	str	r1, [r7, #72]	@ 0x48
 8006198:	415b      	adcs	r3, r3
 800619a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800619c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80061a0:	4641      	mov	r1, r8
 80061a2:	eb12 0a01 	adds.w	sl, r2, r1
 80061a6:	4649      	mov	r1, r9
 80061a8:	eb43 0b01 	adc.w	fp, r3, r1
 80061ac:	f04f 0200 	mov.w	r2, #0
 80061b0:	f04f 0300 	mov.w	r3, #0
 80061b4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80061b8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80061bc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80061c0:	4692      	mov	sl, r2
 80061c2:	469b      	mov	fp, r3
 80061c4:	4643      	mov	r3, r8
 80061c6:	eb1a 0303 	adds.w	r3, sl, r3
 80061ca:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80061ce:	464b      	mov	r3, r9
 80061d0:	eb4b 0303 	adc.w	r3, fp, r3
 80061d4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80061d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80061dc:	685b      	ldr	r3, [r3, #4]
 80061de:	2200      	movs	r2, #0
 80061e0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80061e4:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80061e8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80061ec:	460b      	mov	r3, r1
 80061ee:	18db      	adds	r3, r3, r3
 80061f0:	643b      	str	r3, [r7, #64]	@ 0x40
 80061f2:	4613      	mov	r3, r2
 80061f4:	eb42 0303 	adc.w	r3, r2, r3
 80061f8:	647b      	str	r3, [r7, #68]	@ 0x44
 80061fa:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80061fe:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8006202:	f7fa fd49 	bl	8000c98 <__aeabi_uldivmod>
 8006206:	4602      	mov	r2, r0
 8006208:	460b      	mov	r3, r1
 800620a:	4611      	mov	r1, r2
 800620c:	4b3b      	ldr	r3, [pc, #236]	@ (80062fc <UART_SetConfig+0x2d4>)
 800620e:	fba3 2301 	umull	r2, r3, r3, r1
 8006212:	095b      	lsrs	r3, r3, #5
 8006214:	2264      	movs	r2, #100	@ 0x64
 8006216:	fb02 f303 	mul.w	r3, r2, r3
 800621a:	1acb      	subs	r3, r1, r3
 800621c:	00db      	lsls	r3, r3, #3
 800621e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8006222:	4b36      	ldr	r3, [pc, #216]	@ (80062fc <UART_SetConfig+0x2d4>)
 8006224:	fba3 2302 	umull	r2, r3, r3, r2
 8006228:	095b      	lsrs	r3, r3, #5
 800622a:	005b      	lsls	r3, r3, #1
 800622c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8006230:	441c      	add	r4, r3
 8006232:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006236:	2200      	movs	r2, #0
 8006238:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800623c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8006240:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8006244:	4642      	mov	r2, r8
 8006246:	464b      	mov	r3, r9
 8006248:	1891      	adds	r1, r2, r2
 800624a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800624c:	415b      	adcs	r3, r3
 800624e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006250:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8006254:	4641      	mov	r1, r8
 8006256:	1851      	adds	r1, r2, r1
 8006258:	6339      	str	r1, [r7, #48]	@ 0x30
 800625a:	4649      	mov	r1, r9
 800625c:	414b      	adcs	r3, r1
 800625e:	637b      	str	r3, [r7, #52]	@ 0x34
 8006260:	f04f 0200 	mov.w	r2, #0
 8006264:	f04f 0300 	mov.w	r3, #0
 8006268:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800626c:	4659      	mov	r1, fp
 800626e:	00cb      	lsls	r3, r1, #3
 8006270:	4651      	mov	r1, sl
 8006272:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006276:	4651      	mov	r1, sl
 8006278:	00ca      	lsls	r2, r1, #3
 800627a:	4610      	mov	r0, r2
 800627c:	4619      	mov	r1, r3
 800627e:	4603      	mov	r3, r0
 8006280:	4642      	mov	r2, r8
 8006282:	189b      	adds	r3, r3, r2
 8006284:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006288:	464b      	mov	r3, r9
 800628a:	460a      	mov	r2, r1
 800628c:	eb42 0303 	adc.w	r3, r2, r3
 8006290:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006294:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006298:	685b      	ldr	r3, [r3, #4]
 800629a:	2200      	movs	r2, #0
 800629c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80062a0:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80062a4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80062a8:	460b      	mov	r3, r1
 80062aa:	18db      	adds	r3, r3, r3
 80062ac:	62bb      	str	r3, [r7, #40]	@ 0x28
 80062ae:	4613      	mov	r3, r2
 80062b0:	eb42 0303 	adc.w	r3, r2, r3
 80062b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80062b6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80062ba:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80062be:	f7fa fceb 	bl	8000c98 <__aeabi_uldivmod>
 80062c2:	4602      	mov	r2, r0
 80062c4:	460b      	mov	r3, r1
 80062c6:	4b0d      	ldr	r3, [pc, #52]	@ (80062fc <UART_SetConfig+0x2d4>)
 80062c8:	fba3 1302 	umull	r1, r3, r3, r2
 80062cc:	095b      	lsrs	r3, r3, #5
 80062ce:	2164      	movs	r1, #100	@ 0x64
 80062d0:	fb01 f303 	mul.w	r3, r1, r3
 80062d4:	1ad3      	subs	r3, r2, r3
 80062d6:	00db      	lsls	r3, r3, #3
 80062d8:	3332      	adds	r3, #50	@ 0x32
 80062da:	4a08      	ldr	r2, [pc, #32]	@ (80062fc <UART_SetConfig+0x2d4>)
 80062dc:	fba2 2303 	umull	r2, r3, r2, r3
 80062e0:	095b      	lsrs	r3, r3, #5
 80062e2:	f003 0207 	and.w	r2, r3, #7
 80062e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	4422      	add	r2, r4
 80062ee:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80062f0:	e106      	b.n	8006500 <UART_SetConfig+0x4d8>
 80062f2:	bf00      	nop
 80062f4:	40011000 	.word	0x40011000
 80062f8:	40011400 	.word	0x40011400
 80062fc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006300:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006304:	2200      	movs	r2, #0
 8006306:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800630a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800630e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8006312:	4642      	mov	r2, r8
 8006314:	464b      	mov	r3, r9
 8006316:	1891      	adds	r1, r2, r2
 8006318:	6239      	str	r1, [r7, #32]
 800631a:	415b      	adcs	r3, r3
 800631c:	627b      	str	r3, [r7, #36]	@ 0x24
 800631e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006322:	4641      	mov	r1, r8
 8006324:	1854      	adds	r4, r2, r1
 8006326:	4649      	mov	r1, r9
 8006328:	eb43 0501 	adc.w	r5, r3, r1
 800632c:	f04f 0200 	mov.w	r2, #0
 8006330:	f04f 0300 	mov.w	r3, #0
 8006334:	00eb      	lsls	r3, r5, #3
 8006336:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800633a:	00e2      	lsls	r2, r4, #3
 800633c:	4614      	mov	r4, r2
 800633e:	461d      	mov	r5, r3
 8006340:	4643      	mov	r3, r8
 8006342:	18e3      	adds	r3, r4, r3
 8006344:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006348:	464b      	mov	r3, r9
 800634a:	eb45 0303 	adc.w	r3, r5, r3
 800634e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006352:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006356:	685b      	ldr	r3, [r3, #4]
 8006358:	2200      	movs	r2, #0
 800635a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800635e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8006362:	f04f 0200 	mov.w	r2, #0
 8006366:	f04f 0300 	mov.w	r3, #0
 800636a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800636e:	4629      	mov	r1, r5
 8006370:	008b      	lsls	r3, r1, #2
 8006372:	4621      	mov	r1, r4
 8006374:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006378:	4621      	mov	r1, r4
 800637a:	008a      	lsls	r2, r1, #2
 800637c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8006380:	f7fa fc8a 	bl	8000c98 <__aeabi_uldivmod>
 8006384:	4602      	mov	r2, r0
 8006386:	460b      	mov	r3, r1
 8006388:	4b60      	ldr	r3, [pc, #384]	@ (800650c <UART_SetConfig+0x4e4>)
 800638a:	fba3 2302 	umull	r2, r3, r3, r2
 800638e:	095b      	lsrs	r3, r3, #5
 8006390:	011c      	lsls	r4, r3, #4
 8006392:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006396:	2200      	movs	r2, #0
 8006398:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800639c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80063a0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80063a4:	4642      	mov	r2, r8
 80063a6:	464b      	mov	r3, r9
 80063a8:	1891      	adds	r1, r2, r2
 80063aa:	61b9      	str	r1, [r7, #24]
 80063ac:	415b      	adcs	r3, r3
 80063ae:	61fb      	str	r3, [r7, #28]
 80063b0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80063b4:	4641      	mov	r1, r8
 80063b6:	1851      	adds	r1, r2, r1
 80063b8:	6139      	str	r1, [r7, #16]
 80063ba:	4649      	mov	r1, r9
 80063bc:	414b      	adcs	r3, r1
 80063be:	617b      	str	r3, [r7, #20]
 80063c0:	f04f 0200 	mov.w	r2, #0
 80063c4:	f04f 0300 	mov.w	r3, #0
 80063c8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80063cc:	4659      	mov	r1, fp
 80063ce:	00cb      	lsls	r3, r1, #3
 80063d0:	4651      	mov	r1, sl
 80063d2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80063d6:	4651      	mov	r1, sl
 80063d8:	00ca      	lsls	r2, r1, #3
 80063da:	4610      	mov	r0, r2
 80063dc:	4619      	mov	r1, r3
 80063de:	4603      	mov	r3, r0
 80063e0:	4642      	mov	r2, r8
 80063e2:	189b      	adds	r3, r3, r2
 80063e4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80063e8:	464b      	mov	r3, r9
 80063ea:	460a      	mov	r2, r1
 80063ec:	eb42 0303 	adc.w	r3, r2, r3
 80063f0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80063f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80063f8:	685b      	ldr	r3, [r3, #4]
 80063fa:	2200      	movs	r2, #0
 80063fc:	67bb      	str	r3, [r7, #120]	@ 0x78
 80063fe:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8006400:	f04f 0200 	mov.w	r2, #0
 8006404:	f04f 0300 	mov.w	r3, #0
 8006408:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800640c:	4649      	mov	r1, r9
 800640e:	008b      	lsls	r3, r1, #2
 8006410:	4641      	mov	r1, r8
 8006412:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006416:	4641      	mov	r1, r8
 8006418:	008a      	lsls	r2, r1, #2
 800641a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800641e:	f7fa fc3b 	bl	8000c98 <__aeabi_uldivmod>
 8006422:	4602      	mov	r2, r0
 8006424:	460b      	mov	r3, r1
 8006426:	4611      	mov	r1, r2
 8006428:	4b38      	ldr	r3, [pc, #224]	@ (800650c <UART_SetConfig+0x4e4>)
 800642a:	fba3 2301 	umull	r2, r3, r3, r1
 800642e:	095b      	lsrs	r3, r3, #5
 8006430:	2264      	movs	r2, #100	@ 0x64
 8006432:	fb02 f303 	mul.w	r3, r2, r3
 8006436:	1acb      	subs	r3, r1, r3
 8006438:	011b      	lsls	r3, r3, #4
 800643a:	3332      	adds	r3, #50	@ 0x32
 800643c:	4a33      	ldr	r2, [pc, #204]	@ (800650c <UART_SetConfig+0x4e4>)
 800643e:	fba2 2303 	umull	r2, r3, r2, r3
 8006442:	095b      	lsrs	r3, r3, #5
 8006444:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006448:	441c      	add	r4, r3
 800644a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800644e:	2200      	movs	r2, #0
 8006450:	673b      	str	r3, [r7, #112]	@ 0x70
 8006452:	677a      	str	r2, [r7, #116]	@ 0x74
 8006454:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8006458:	4642      	mov	r2, r8
 800645a:	464b      	mov	r3, r9
 800645c:	1891      	adds	r1, r2, r2
 800645e:	60b9      	str	r1, [r7, #8]
 8006460:	415b      	adcs	r3, r3
 8006462:	60fb      	str	r3, [r7, #12]
 8006464:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006468:	4641      	mov	r1, r8
 800646a:	1851      	adds	r1, r2, r1
 800646c:	6039      	str	r1, [r7, #0]
 800646e:	4649      	mov	r1, r9
 8006470:	414b      	adcs	r3, r1
 8006472:	607b      	str	r3, [r7, #4]
 8006474:	f04f 0200 	mov.w	r2, #0
 8006478:	f04f 0300 	mov.w	r3, #0
 800647c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006480:	4659      	mov	r1, fp
 8006482:	00cb      	lsls	r3, r1, #3
 8006484:	4651      	mov	r1, sl
 8006486:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800648a:	4651      	mov	r1, sl
 800648c:	00ca      	lsls	r2, r1, #3
 800648e:	4610      	mov	r0, r2
 8006490:	4619      	mov	r1, r3
 8006492:	4603      	mov	r3, r0
 8006494:	4642      	mov	r2, r8
 8006496:	189b      	adds	r3, r3, r2
 8006498:	66bb      	str	r3, [r7, #104]	@ 0x68
 800649a:	464b      	mov	r3, r9
 800649c:	460a      	mov	r2, r1
 800649e:	eb42 0303 	adc.w	r3, r2, r3
 80064a2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80064a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80064a8:	685b      	ldr	r3, [r3, #4]
 80064aa:	2200      	movs	r2, #0
 80064ac:	663b      	str	r3, [r7, #96]	@ 0x60
 80064ae:	667a      	str	r2, [r7, #100]	@ 0x64
 80064b0:	f04f 0200 	mov.w	r2, #0
 80064b4:	f04f 0300 	mov.w	r3, #0
 80064b8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80064bc:	4649      	mov	r1, r9
 80064be:	008b      	lsls	r3, r1, #2
 80064c0:	4641      	mov	r1, r8
 80064c2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80064c6:	4641      	mov	r1, r8
 80064c8:	008a      	lsls	r2, r1, #2
 80064ca:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80064ce:	f7fa fbe3 	bl	8000c98 <__aeabi_uldivmod>
 80064d2:	4602      	mov	r2, r0
 80064d4:	460b      	mov	r3, r1
 80064d6:	4b0d      	ldr	r3, [pc, #52]	@ (800650c <UART_SetConfig+0x4e4>)
 80064d8:	fba3 1302 	umull	r1, r3, r3, r2
 80064dc:	095b      	lsrs	r3, r3, #5
 80064de:	2164      	movs	r1, #100	@ 0x64
 80064e0:	fb01 f303 	mul.w	r3, r1, r3
 80064e4:	1ad3      	subs	r3, r2, r3
 80064e6:	011b      	lsls	r3, r3, #4
 80064e8:	3332      	adds	r3, #50	@ 0x32
 80064ea:	4a08      	ldr	r2, [pc, #32]	@ (800650c <UART_SetConfig+0x4e4>)
 80064ec:	fba2 2303 	umull	r2, r3, r2, r3
 80064f0:	095b      	lsrs	r3, r3, #5
 80064f2:	f003 020f 	and.w	r2, r3, #15
 80064f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	4422      	add	r2, r4
 80064fe:	609a      	str	r2, [r3, #8]
}
 8006500:	bf00      	nop
 8006502:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8006506:	46bd      	mov	sp, r7
 8006508:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800650c:	51eb851f 	.word	0x51eb851f

08006510 <atof>:
 8006510:	2100      	movs	r1, #0
 8006512:	f000 be0b 	b.w	800712c <strtod>

08006516 <sulp>:
 8006516:	b570      	push	{r4, r5, r6, lr}
 8006518:	4604      	mov	r4, r0
 800651a:	460d      	mov	r5, r1
 800651c:	ec45 4b10 	vmov	d0, r4, r5
 8006520:	4616      	mov	r6, r2
 8006522:	f003 fc5d 	bl	8009de0 <__ulp>
 8006526:	ec51 0b10 	vmov	r0, r1, d0
 800652a:	b17e      	cbz	r6, 800654c <sulp+0x36>
 800652c:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8006530:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8006534:	2b00      	cmp	r3, #0
 8006536:	dd09      	ble.n	800654c <sulp+0x36>
 8006538:	051b      	lsls	r3, r3, #20
 800653a:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800653e:	2400      	movs	r4, #0
 8006540:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8006544:	4622      	mov	r2, r4
 8006546:	462b      	mov	r3, r5
 8006548:	f7fa f85e 	bl	8000608 <__aeabi_dmul>
 800654c:	ec41 0b10 	vmov	d0, r0, r1
 8006550:	bd70      	pop	{r4, r5, r6, pc}
 8006552:	0000      	movs	r0, r0
 8006554:	0000      	movs	r0, r0
	...

08006558 <_strtod_l>:
 8006558:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800655c:	b09f      	sub	sp, #124	@ 0x7c
 800655e:	460c      	mov	r4, r1
 8006560:	9217      	str	r2, [sp, #92]	@ 0x5c
 8006562:	2200      	movs	r2, #0
 8006564:	921a      	str	r2, [sp, #104]	@ 0x68
 8006566:	9005      	str	r0, [sp, #20]
 8006568:	f04f 0a00 	mov.w	sl, #0
 800656c:	f04f 0b00 	mov.w	fp, #0
 8006570:	460a      	mov	r2, r1
 8006572:	9219      	str	r2, [sp, #100]	@ 0x64
 8006574:	7811      	ldrb	r1, [r2, #0]
 8006576:	292b      	cmp	r1, #43	@ 0x2b
 8006578:	d04a      	beq.n	8006610 <_strtod_l+0xb8>
 800657a:	d838      	bhi.n	80065ee <_strtod_l+0x96>
 800657c:	290d      	cmp	r1, #13
 800657e:	d832      	bhi.n	80065e6 <_strtod_l+0x8e>
 8006580:	2908      	cmp	r1, #8
 8006582:	d832      	bhi.n	80065ea <_strtod_l+0x92>
 8006584:	2900      	cmp	r1, #0
 8006586:	d03b      	beq.n	8006600 <_strtod_l+0xa8>
 8006588:	2200      	movs	r2, #0
 800658a:	920b      	str	r2, [sp, #44]	@ 0x2c
 800658c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800658e:	782a      	ldrb	r2, [r5, #0]
 8006590:	2a30      	cmp	r2, #48	@ 0x30
 8006592:	f040 80b3 	bne.w	80066fc <_strtod_l+0x1a4>
 8006596:	786a      	ldrb	r2, [r5, #1]
 8006598:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800659c:	2a58      	cmp	r2, #88	@ 0x58
 800659e:	d16e      	bne.n	800667e <_strtod_l+0x126>
 80065a0:	9302      	str	r3, [sp, #8]
 80065a2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80065a4:	9301      	str	r3, [sp, #4]
 80065a6:	ab1a      	add	r3, sp, #104	@ 0x68
 80065a8:	9300      	str	r3, [sp, #0]
 80065aa:	4a8e      	ldr	r2, [pc, #568]	@ (80067e4 <_strtod_l+0x28c>)
 80065ac:	9805      	ldr	r0, [sp, #20]
 80065ae:	ab1b      	add	r3, sp, #108	@ 0x6c
 80065b0:	a919      	add	r1, sp, #100	@ 0x64
 80065b2:	f002 fd07 	bl	8008fc4 <__gethex>
 80065b6:	f010 060f 	ands.w	r6, r0, #15
 80065ba:	4604      	mov	r4, r0
 80065bc:	d005      	beq.n	80065ca <_strtod_l+0x72>
 80065be:	2e06      	cmp	r6, #6
 80065c0:	d128      	bne.n	8006614 <_strtod_l+0xbc>
 80065c2:	3501      	adds	r5, #1
 80065c4:	2300      	movs	r3, #0
 80065c6:	9519      	str	r5, [sp, #100]	@ 0x64
 80065c8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80065ca:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80065cc:	2b00      	cmp	r3, #0
 80065ce:	f040 858e 	bne.w	80070ee <_strtod_l+0xb96>
 80065d2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80065d4:	b1cb      	cbz	r3, 800660a <_strtod_l+0xb2>
 80065d6:	4652      	mov	r2, sl
 80065d8:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 80065dc:	ec43 2b10 	vmov	d0, r2, r3
 80065e0:	b01f      	add	sp, #124	@ 0x7c
 80065e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80065e6:	2920      	cmp	r1, #32
 80065e8:	d1ce      	bne.n	8006588 <_strtod_l+0x30>
 80065ea:	3201      	adds	r2, #1
 80065ec:	e7c1      	b.n	8006572 <_strtod_l+0x1a>
 80065ee:	292d      	cmp	r1, #45	@ 0x2d
 80065f0:	d1ca      	bne.n	8006588 <_strtod_l+0x30>
 80065f2:	2101      	movs	r1, #1
 80065f4:	910b      	str	r1, [sp, #44]	@ 0x2c
 80065f6:	1c51      	adds	r1, r2, #1
 80065f8:	9119      	str	r1, [sp, #100]	@ 0x64
 80065fa:	7852      	ldrb	r2, [r2, #1]
 80065fc:	2a00      	cmp	r2, #0
 80065fe:	d1c5      	bne.n	800658c <_strtod_l+0x34>
 8006600:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8006602:	9419      	str	r4, [sp, #100]	@ 0x64
 8006604:	2b00      	cmp	r3, #0
 8006606:	f040 8570 	bne.w	80070ea <_strtod_l+0xb92>
 800660a:	4652      	mov	r2, sl
 800660c:	465b      	mov	r3, fp
 800660e:	e7e5      	b.n	80065dc <_strtod_l+0x84>
 8006610:	2100      	movs	r1, #0
 8006612:	e7ef      	b.n	80065f4 <_strtod_l+0x9c>
 8006614:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8006616:	b13a      	cbz	r2, 8006628 <_strtod_l+0xd0>
 8006618:	2135      	movs	r1, #53	@ 0x35
 800661a:	a81c      	add	r0, sp, #112	@ 0x70
 800661c:	f003 fcda 	bl	8009fd4 <__copybits>
 8006620:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006622:	9805      	ldr	r0, [sp, #20]
 8006624:	f003 f8a8 	bl	8009778 <_Bfree>
 8006628:	3e01      	subs	r6, #1
 800662a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800662c:	2e04      	cmp	r6, #4
 800662e:	d806      	bhi.n	800663e <_strtod_l+0xe6>
 8006630:	e8df f006 	tbb	[pc, r6]
 8006634:	201d0314 	.word	0x201d0314
 8006638:	14          	.byte	0x14
 8006639:	00          	.byte	0x00
 800663a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800663e:	05e1      	lsls	r1, r4, #23
 8006640:	bf48      	it	mi
 8006642:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8006646:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800664a:	0d1b      	lsrs	r3, r3, #20
 800664c:	051b      	lsls	r3, r3, #20
 800664e:	2b00      	cmp	r3, #0
 8006650:	d1bb      	bne.n	80065ca <_strtod_l+0x72>
 8006652:	f001 fd6d 	bl	8008130 <__errno>
 8006656:	2322      	movs	r3, #34	@ 0x22
 8006658:	6003      	str	r3, [r0, #0]
 800665a:	e7b6      	b.n	80065ca <_strtod_l+0x72>
 800665c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8006660:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8006664:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8006668:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800666c:	e7e7      	b.n	800663e <_strtod_l+0xe6>
 800666e:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 80067ec <_strtod_l+0x294>
 8006672:	e7e4      	b.n	800663e <_strtod_l+0xe6>
 8006674:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8006678:	f04f 3aff 	mov.w	sl, #4294967295
 800667c:	e7df      	b.n	800663e <_strtod_l+0xe6>
 800667e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006680:	1c5a      	adds	r2, r3, #1
 8006682:	9219      	str	r2, [sp, #100]	@ 0x64
 8006684:	785b      	ldrb	r3, [r3, #1]
 8006686:	2b30      	cmp	r3, #48	@ 0x30
 8006688:	d0f9      	beq.n	800667e <_strtod_l+0x126>
 800668a:	2b00      	cmp	r3, #0
 800668c:	d09d      	beq.n	80065ca <_strtod_l+0x72>
 800668e:	2301      	movs	r3, #1
 8006690:	9309      	str	r3, [sp, #36]	@ 0x24
 8006692:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006694:	930c      	str	r3, [sp, #48]	@ 0x30
 8006696:	2300      	movs	r3, #0
 8006698:	9308      	str	r3, [sp, #32]
 800669a:	930a      	str	r3, [sp, #40]	@ 0x28
 800669c:	461f      	mov	r7, r3
 800669e:	220a      	movs	r2, #10
 80066a0:	9819      	ldr	r0, [sp, #100]	@ 0x64
 80066a2:	7805      	ldrb	r5, [r0, #0]
 80066a4:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 80066a8:	b2d9      	uxtb	r1, r3
 80066aa:	2909      	cmp	r1, #9
 80066ac:	d928      	bls.n	8006700 <_strtod_l+0x1a8>
 80066ae:	494e      	ldr	r1, [pc, #312]	@ (80067e8 <_strtod_l+0x290>)
 80066b0:	2201      	movs	r2, #1
 80066b2:	f001 fce0 	bl	8008076 <strncmp>
 80066b6:	2800      	cmp	r0, #0
 80066b8:	d032      	beq.n	8006720 <_strtod_l+0x1c8>
 80066ba:	2000      	movs	r0, #0
 80066bc:	462a      	mov	r2, r5
 80066be:	4681      	mov	r9, r0
 80066c0:	463d      	mov	r5, r7
 80066c2:	4603      	mov	r3, r0
 80066c4:	2a65      	cmp	r2, #101	@ 0x65
 80066c6:	d001      	beq.n	80066cc <_strtod_l+0x174>
 80066c8:	2a45      	cmp	r2, #69	@ 0x45
 80066ca:	d114      	bne.n	80066f6 <_strtod_l+0x19e>
 80066cc:	b91d      	cbnz	r5, 80066d6 <_strtod_l+0x17e>
 80066ce:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80066d0:	4302      	orrs	r2, r0
 80066d2:	d095      	beq.n	8006600 <_strtod_l+0xa8>
 80066d4:	2500      	movs	r5, #0
 80066d6:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 80066d8:	1c62      	adds	r2, r4, #1
 80066da:	9219      	str	r2, [sp, #100]	@ 0x64
 80066dc:	7862      	ldrb	r2, [r4, #1]
 80066de:	2a2b      	cmp	r2, #43	@ 0x2b
 80066e0:	d077      	beq.n	80067d2 <_strtod_l+0x27a>
 80066e2:	2a2d      	cmp	r2, #45	@ 0x2d
 80066e4:	d07b      	beq.n	80067de <_strtod_l+0x286>
 80066e6:	f04f 0c00 	mov.w	ip, #0
 80066ea:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 80066ee:	2909      	cmp	r1, #9
 80066f0:	f240 8082 	bls.w	80067f8 <_strtod_l+0x2a0>
 80066f4:	9419      	str	r4, [sp, #100]	@ 0x64
 80066f6:	f04f 0800 	mov.w	r8, #0
 80066fa:	e0a2      	b.n	8006842 <_strtod_l+0x2ea>
 80066fc:	2300      	movs	r3, #0
 80066fe:	e7c7      	b.n	8006690 <_strtod_l+0x138>
 8006700:	2f08      	cmp	r7, #8
 8006702:	bfd5      	itete	le
 8006704:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 8006706:	9908      	ldrgt	r1, [sp, #32]
 8006708:	fb02 3301 	mlale	r3, r2, r1, r3
 800670c:	fb02 3301 	mlagt	r3, r2, r1, r3
 8006710:	f100 0001 	add.w	r0, r0, #1
 8006714:	bfd4      	ite	le
 8006716:	930a      	strle	r3, [sp, #40]	@ 0x28
 8006718:	9308      	strgt	r3, [sp, #32]
 800671a:	3701      	adds	r7, #1
 800671c:	9019      	str	r0, [sp, #100]	@ 0x64
 800671e:	e7bf      	b.n	80066a0 <_strtod_l+0x148>
 8006720:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006722:	1c5a      	adds	r2, r3, #1
 8006724:	9219      	str	r2, [sp, #100]	@ 0x64
 8006726:	785a      	ldrb	r2, [r3, #1]
 8006728:	b37f      	cbz	r7, 800678a <_strtod_l+0x232>
 800672a:	4681      	mov	r9, r0
 800672c:	463d      	mov	r5, r7
 800672e:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8006732:	2b09      	cmp	r3, #9
 8006734:	d912      	bls.n	800675c <_strtod_l+0x204>
 8006736:	2301      	movs	r3, #1
 8006738:	e7c4      	b.n	80066c4 <_strtod_l+0x16c>
 800673a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800673c:	1c5a      	adds	r2, r3, #1
 800673e:	9219      	str	r2, [sp, #100]	@ 0x64
 8006740:	785a      	ldrb	r2, [r3, #1]
 8006742:	3001      	adds	r0, #1
 8006744:	2a30      	cmp	r2, #48	@ 0x30
 8006746:	d0f8      	beq.n	800673a <_strtod_l+0x1e2>
 8006748:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800674c:	2b08      	cmp	r3, #8
 800674e:	f200 84d3 	bhi.w	80070f8 <_strtod_l+0xba0>
 8006752:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006754:	930c      	str	r3, [sp, #48]	@ 0x30
 8006756:	4681      	mov	r9, r0
 8006758:	2000      	movs	r0, #0
 800675a:	4605      	mov	r5, r0
 800675c:	3a30      	subs	r2, #48	@ 0x30
 800675e:	f100 0301 	add.w	r3, r0, #1
 8006762:	d02a      	beq.n	80067ba <_strtod_l+0x262>
 8006764:	4499      	add	r9, r3
 8006766:	eb00 0c05 	add.w	ip, r0, r5
 800676a:	462b      	mov	r3, r5
 800676c:	210a      	movs	r1, #10
 800676e:	4563      	cmp	r3, ip
 8006770:	d10d      	bne.n	800678e <_strtod_l+0x236>
 8006772:	1c69      	adds	r1, r5, #1
 8006774:	4401      	add	r1, r0
 8006776:	4428      	add	r0, r5
 8006778:	2808      	cmp	r0, #8
 800677a:	dc16      	bgt.n	80067aa <_strtod_l+0x252>
 800677c:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800677e:	230a      	movs	r3, #10
 8006780:	fb03 2300 	mla	r3, r3, r0, r2
 8006784:	930a      	str	r3, [sp, #40]	@ 0x28
 8006786:	2300      	movs	r3, #0
 8006788:	e018      	b.n	80067bc <_strtod_l+0x264>
 800678a:	4638      	mov	r0, r7
 800678c:	e7da      	b.n	8006744 <_strtod_l+0x1ec>
 800678e:	2b08      	cmp	r3, #8
 8006790:	f103 0301 	add.w	r3, r3, #1
 8006794:	dc03      	bgt.n	800679e <_strtod_l+0x246>
 8006796:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8006798:	434e      	muls	r6, r1
 800679a:	960a      	str	r6, [sp, #40]	@ 0x28
 800679c:	e7e7      	b.n	800676e <_strtod_l+0x216>
 800679e:	2b10      	cmp	r3, #16
 80067a0:	bfde      	ittt	le
 80067a2:	9e08      	ldrle	r6, [sp, #32]
 80067a4:	434e      	mulle	r6, r1
 80067a6:	9608      	strle	r6, [sp, #32]
 80067a8:	e7e1      	b.n	800676e <_strtod_l+0x216>
 80067aa:	280f      	cmp	r0, #15
 80067ac:	dceb      	bgt.n	8006786 <_strtod_l+0x22e>
 80067ae:	9808      	ldr	r0, [sp, #32]
 80067b0:	230a      	movs	r3, #10
 80067b2:	fb03 2300 	mla	r3, r3, r0, r2
 80067b6:	9308      	str	r3, [sp, #32]
 80067b8:	e7e5      	b.n	8006786 <_strtod_l+0x22e>
 80067ba:	4629      	mov	r1, r5
 80067bc:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80067be:	1c50      	adds	r0, r2, #1
 80067c0:	9019      	str	r0, [sp, #100]	@ 0x64
 80067c2:	7852      	ldrb	r2, [r2, #1]
 80067c4:	4618      	mov	r0, r3
 80067c6:	460d      	mov	r5, r1
 80067c8:	e7b1      	b.n	800672e <_strtod_l+0x1d6>
 80067ca:	f04f 0900 	mov.w	r9, #0
 80067ce:	2301      	movs	r3, #1
 80067d0:	e77d      	b.n	80066ce <_strtod_l+0x176>
 80067d2:	f04f 0c00 	mov.w	ip, #0
 80067d6:	1ca2      	adds	r2, r4, #2
 80067d8:	9219      	str	r2, [sp, #100]	@ 0x64
 80067da:	78a2      	ldrb	r2, [r4, #2]
 80067dc:	e785      	b.n	80066ea <_strtod_l+0x192>
 80067de:	f04f 0c01 	mov.w	ip, #1
 80067e2:	e7f8      	b.n	80067d6 <_strtod_l+0x27e>
 80067e4:	0800ad60 	.word	0x0800ad60
 80067e8:	0800ad48 	.word	0x0800ad48
 80067ec:	7ff00000 	.word	0x7ff00000
 80067f0:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80067f2:	1c51      	adds	r1, r2, #1
 80067f4:	9119      	str	r1, [sp, #100]	@ 0x64
 80067f6:	7852      	ldrb	r2, [r2, #1]
 80067f8:	2a30      	cmp	r2, #48	@ 0x30
 80067fa:	d0f9      	beq.n	80067f0 <_strtod_l+0x298>
 80067fc:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8006800:	2908      	cmp	r1, #8
 8006802:	f63f af78 	bhi.w	80066f6 <_strtod_l+0x19e>
 8006806:	3a30      	subs	r2, #48	@ 0x30
 8006808:	920e      	str	r2, [sp, #56]	@ 0x38
 800680a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800680c:	920f      	str	r2, [sp, #60]	@ 0x3c
 800680e:	f04f 080a 	mov.w	r8, #10
 8006812:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8006814:	1c56      	adds	r6, r2, #1
 8006816:	9619      	str	r6, [sp, #100]	@ 0x64
 8006818:	7852      	ldrb	r2, [r2, #1]
 800681a:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800681e:	f1be 0f09 	cmp.w	lr, #9
 8006822:	d939      	bls.n	8006898 <_strtod_l+0x340>
 8006824:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8006826:	1a76      	subs	r6, r6, r1
 8006828:	2e08      	cmp	r6, #8
 800682a:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800682e:	dc03      	bgt.n	8006838 <_strtod_l+0x2e0>
 8006830:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8006832:	4588      	cmp	r8, r1
 8006834:	bfa8      	it	ge
 8006836:	4688      	movge	r8, r1
 8006838:	f1bc 0f00 	cmp.w	ip, #0
 800683c:	d001      	beq.n	8006842 <_strtod_l+0x2ea>
 800683e:	f1c8 0800 	rsb	r8, r8, #0
 8006842:	2d00      	cmp	r5, #0
 8006844:	d14e      	bne.n	80068e4 <_strtod_l+0x38c>
 8006846:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006848:	4308      	orrs	r0, r1
 800684a:	f47f aebe 	bne.w	80065ca <_strtod_l+0x72>
 800684e:	2b00      	cmp	r3, #0
 8006850:	f47f aed6 	bne.w	8006600 <_strtod_l+0xa8>
 8006854:	2a69      	cmp	r2, #105	@ 0x69
 8006856:	d028      	beq.n	80068aa <_strtod_l+0x352>
 8006858:	dc25      	bgt.n	80068a6 <_strtod_l+0x34e>
 800685a:	2a49      	cmp	r2, #73	@ 0x49
 800685c:	d025      	beq.n	80068aa <_strtod_l+0x352>
 800685e:	2a4e      	cmp	r2, #78	@ 0x4e
 8006860:	f47f aece 	bne.w	8006600 <_strtod_l+0xa8>
 8006864:	499b      	ldr	r1, [pc, #620]	@ (8006ad4 <_strtod_l+0x57c>)
 8006866:	a819      	add	r0, sp, #100	@ 0x64
 8006868:	f002 fdce 	bl	8009408 <__match>
 800686c:	2800      	cmp	r0, #0
 800686e:	f43f aec7 	beq.w	8006600 <_strtod_l+0xa8>
 8006872:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006874:	781b      	ldrb	r3, [r3, #0]
 8006876:	2b28      	cmp	r3, #40	@ 0x28
 8006878:	d12e      	bne.n	80068d8 <_strtod_l+0x380>
 800687a:	4997      	ldr	r1, [pc, #604]	@ (8006ad8 <_strtod_l+0x580>)
 800687c:	aa1c      	add	r2, sp, #112	@ 0x70
 800687e:	a819      	add	r0, sp, #100	@ 0x64
 8006880:	f002 fdd6 	bl	8009430 <__hexnan>
 8006884:	2805      	cmp	r0, #5
 8006886:	d127      	bne.n	80068d8 <_strtod_l+0x380>
 8006888:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800688a:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800688e:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8006892:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8006896:	e698      	b.n	80065ca <_strtod_l+0x72>
 8006898:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800689a:	fb08 2101 	mla	r1, r8, r1, r2
 800689e:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 80068a2:	920e      	str	r2, [sp, #56]	@ 0x38
 80068a4:	e7b5      	b.n	8006812 <_strtod_l+0x2ba>
 80068a6:	2a6e      	cmp	r2, #110	@ 0x6e
 80068a8:	e7da      	b.n	8006860 <_strtod_l+0x308>
 80068aa:	498c      	ldr	r1, [pc, #560]	@ (8006adc <_strtod_l+0x584>)
 80068ac:	a819      	add	r0, sp, #100	@ 0x64
 80068ae:	f002 fdab 	bl	8009408 <__match>
 80068b2:	2800      	cmp	r0, #0
 80068b4:	f43f aea4 	beq.w	8006600 <_strtod_l+0xa8>
 80068b8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80068ba:	4989      	ldr	r1, [pc, #548]	@ (8006ae0 <_strtod_l+0x588>)
 80068bc:	3b01      	subs	r3, #1
 80068be:	a819      	add	r0, sp, #100	@ 0x64
 80068c0:	9319      	str	r3, [sp, #100]	@ 0x64
 80068c2:	f002 fda1 	bl	8009408 <__match>
 80068c6:	b910      	cbnz	r0, 80068ce <_strtod_l+0x376>
 80068c8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80068ca:	3301      	adds	r3, #1
 80068cc:	9319      	str	r3, [sp, #100]	@ 0x64
 80068ce:	f8df b220 	ldr.w	fp, [pc, #544]	@ 8006af0 <_strtod_l+0x598>
 80068d2:	f04f 0a00 	mov.w	sl, #0
 80068d6:	e678      	b.n	80065ca <_strtod_l+0x72>
 80068d8:	4882      	ldr	r0, [pc, #520]	@ (8006ae4 <_strtod_l+0x58c>)
 80068da:	f001 fc65 	bl	80081a8 <nan>
 80068de:	ec5b ab10 	vmov	sl, fp, d0
 80068e2:	e672      	b.n	80065ca <_strtod_l+0x72>
 80068e4:	eba8 0309 	sub.w	r3, r8, r9
 80068e8:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80068ea:	9309      	str	r3, [sp, #36]	@ 0x24
 80068ec:	2f00      	cmp	r7, #0
 80068ee:	bf08      	it	eq
 80068f0:	462f      	moveq	r7, r5
 80068f2:	2d10      	cmp	r5, #16
 80068f4:	462c      	mov	r4, r5
 80068f6:	bfa8      	it	ge
 80068f8:	2410      	movge	r4, #16
 80068fa:	f7f9 fe0b 	bl	8000514 <__aeabi_ui2d>
 80068fe:	2d09      	cmp	r5, #9
 8006900:	4682      	mov	sl, r0
 8006902:	468b      	mov	fp, r1
 8006904:	dc13      	bgt.n	800692e <_strtod_l+0x3d6>
 8006906:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006908:	2b00      	cmp	r3, #0
 800690a:	f43f ae5e 	beq.w	80065ca <_strtod_l+0x72>
 800690e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006910:	dd78      	ble.n	8006a04 <_strtod_l+0x4ac>
 8006912:	2b16      	cmp	r3, #22
 8006914:	dc5f      	bgt.n	80069d6 <_strtod_l+0x47e>
 8006916:	4974      	ldr	r1, [pc, #464]	@ (8006ae8 <_strtod_l+0x590>)
 8006918:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800691c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006920:	4652      	mov	r2, sl
 8006922:	465b      	mov	r3, fp
 8006924:	f7f9 fe70 	bl	8000608 <__aeabi_dmul>
 8006928:	4682      	mov	sl, r0
 800692a:	468b      	mov	fp, r1
 800692c:	e64d      	b.n	80065ca <_strtod_l+0x72>
 800692e:	4b6e      	ldr	r3, [pc, #440]	@ (8006ae8 <_strtod_l+0x590>)
 8006930:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006934:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8006938:	f7f9 fe66 	bl	8000608 <__aeabi_dmul>
 800693c:	4682      	mov	sl, r0
 800693e:	9808      	ldr	r0, [sp, #32]
 8006940:	468b      	mov	fp, r1
 8006942:	f7f9 fde7 	bl	8000514 <__aeabi_ui2d>
 8006946:	4602      	mov	r2, r0
 8006948:	460b      	mov	r3, r1
 800694a:	4650      	mov	r0, sl
 800694c:	4659      	mov	r1, fp
 800694e:	f7f9 fca5 	bl	800029c <__adddf3>
 8006952:	2d0f      	cmp	r5, #15
 8006954:	4682      	mov	sl, r0
 8006956:	468b      	mov	fp, r1
 8006958:	ddd5      	ble.n	8006906 <_strtod_l+0x3ae>
 800695a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800695c:	1b2c      	subs	r4, r5, r4
 800695e:	441c      	add	r4, r3
 8006960:	2c00      	cmp	r4, #0
 8006962:	f340 8096 	ble.w	8006a92 <_strtod_l+0x53a>
 8006966:	f014 030f 	ands.w	r3, r4, #15
 800696a:	d00a      	beq.n	8006982 <_strtod_l+0x42a>
 800696c:	495e      	ldr	r1, [pc, #376]	@ (8006ae8 <_strtod_l+0x590>)
 800696e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8006972:	4652      	mov	r2, sl
 8006974:	465b      	mov	r3, fp
 8006976:	e9d1 0100 	ldrd	r0, r1, [r1]
 800697a:	f7f9 fe45 	bl	8000608 <__aeabi_dmul>
 800697e:	4682      	mov	sl, r0
 8006980:	468b      	mov	fp, r1
 8006982:	f034 040f 	bics.w	r4, r4, #15
 8006986:	d073      	beq.n	8006a70 <_strtod_l+0x518>
 8006988:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800698c:	dd48      	ble.n	8006a20 <_strtod_l+0x4c8>
 800698e:	2400      	movs	r4, #0
 8006990:	46a0      	mov	r8, r4
 8006992:	940a      	str	r4, [sp, #40]	@ 0x28
 8006994:	46a1      	mov	r9, r4
 8006996:	9a05      	ldr	r2, [sp, #20]
 8006998:	f8df b154 	ldr.w	fp, [pc, #340]	@ 8006af0 <_strtod_l+0x598>
 800699c:	2322      	movs	r3, #34	@ 0x22
 800699e:	6013      	str	r3, [r2, #0]
 80069a0:	f04f 0a00 	mov.w	sl, #0
 80069a4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	f43f ae0f 	beq.w	80065ca <_strtod_l+0x72>
 80069ac:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80069ae:	9805      	ldr	r0, [sp, #20]
 80069b0:	f002 fee2 	bl	8009778 <_Bfree>
 80069b4:	9805      	ldr	r0, [sp, #20]
 80069b6:	4649      	mov	r1, r9
 80069b8:	f002 fede 	bl	8009778 <_Bfree>
 80069bc:	9805      	ldr	r0, [sp, #20]
 80069be:	4641      	mov	r1, r8
 80069c0:	f002 feda 	bl	8009778 <_Bfree>
 80069c4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80069c6:	9805      	ldr	r0, [sp, #20]
 80069c8:	f002 fed6 	bl	8009778 <_Bfree>
 80069cc:	9805      	ldr	r0, [sp, #20]
 80069ce:	4621      	mov	r1, r4
 80069d0:	f002 fed2 	bl	8009778 <_Bfree>
 80069d4:	e5f9      	b.n	80065ca <_strtod_l+0x72>
 80069d6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80069d8:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 80069dc:	4293      	cmp	r3, r2
 80069de:	dbbc      	blt.n	800695a <_strtod_l+0x402>
 80069e0:	4c41      	ldr	r4, [pc, #260]	@ (8006ae8 <_strtod_l+0x590>)
 80069e2:	f1c5 050f 	rsb	r5, r5, #15
 80069e6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 80069ea:	4652      	mov	r2, sl
 80069ec:	465b      	mov	r3, fp
 80069ee:	e9d1 0100 	ldrd	r0, r1, [r1]
 80069f2:	f7f9 fe09 	bl	8000608 <__aeabi_dmul>
 80069f6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80069f8:	1b5d      	subs	r5, r3, r5
 80069fa:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 80069fe:	e9d4 2300 	ldrd	r2, r3, [r4]
 8006a02:	e78f      	b.n	8006924 <_strtod_l+0x3cc>
 8006a04:	3316      	adds	r3, #22
 8006a06:	dba8      	blt.n	800695a <_strtod_l+0x402>
 8006a08:	4b37      	ldr	r3, [pc, #220]	@ (8006ae8 <_strtod_l+0x590>)
 8006a0a:	eba9 0808 	sub.w	r8, r9, r8
 8006a0e:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8006a12:	e9d8 2300 	ldrd	r2, r3, [r8]
 8006a16:	4650      	mov	r0, sl
 8006a18:	4659      	mov	r1, fp
 8006a1a:	f7f9 ff1f 	bl	800085c <__aeabi_ddiv>
 8006a1e:	e783      	b.n	8006928 <_strtod_l+0x3d0>
 8006a20:	4b32      	ldr	r3, [pc, #200]	@ (8006aec <_strtod_l+0x594>)
 8006a22:	9308      	str	r3, [sp, #32]
 8006a24:	2300      	movs	r3, #0
 8006a26:	1124      	asrs	r4, r4, #4
 8006a28:	4650      	mov	r0, sl
 8006a2a:	4659      	mov	r1, fp
 8006a2c:	461e      	mov	r6, r3
 8006a2e:	2c01      	cmp	r4, #1
 8006a30:	dc21      	bgt.n	8006a76 <_strtod_l+0x51e>
 8006a32:	b10b      	cbz	r3, 8006a38 <_strtod_l+0x4e0>
 8006a34:	4682      	mov	sl, r0
 8006a36:	468b      	mov	fp, r1
 8006a38:	492c      	ldr	r1, [pc, #176]	@ (8006aec <_strtod_l+0x594>)
 8006a3a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8006a3e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8006a42:	4652      	mov	r2, sl
 8006a44:	465b      	mov	r3, fp
 8006a46:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006a4a:	f7f9 fddd 	bl	8000608 <__aeabi_dmul>
 8006a4e:	4b28      	ldr	r3, [pc, #160]	@ (8006af0 <_strtod_l+0x598>)
 8006a50:	460a      	mov	r2, r1
 8006a52:	400b      	ands	r3, r1
 8006a54:	4927      	ldr	r1, [pc, #156]	@ (8006af4 <_strtod_l+0x59c>)
 8006a56:	428b      	cmp	r3, r1
 8006a58:	4682      	mov	sl, r0
 8006a5a:	d898      	bhi.n	800698e <_strtod_l+0x436>
 8006a5c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8006a60:	428b      	cmp	r3, r1
 8006a62:	bf86      	itte	hi
 8006a64:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 8006af8 <_strtod_l+0x5a0>
 8006a68:	f04f 3aff 	movhi.w	sl, #4294967295
 8006a6c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8006a70:	2300      	movs	r3, #0
 8006a72:	9308      	str	r3, [sp, #32]
 8006a74:	e07a      	b.n	8006b6c <_strtod_l+0x614>
 8006a76:	07e2      	lsls	r2, r4, #31
 8006a78:	d505      	bpl.n	8006a86 <_strtod_l+0x52e>
 8006a7a:	9b08      	ldr	r3, [sp, #32]
 8006a7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a80:	f7f9 fdc2 	bl	8000608 <__aeabi_dmul>
 8006a84:	2301      	movs	r3, #1
 8006a86:	9a08      	ldr	r2, [sp, #32]
 8006a88:	3208      	adds	r2, #8
 8006a8a:	3601      	adds	r6, #1
 8006a8c:	1064      	asrs	r4, r4, #1
 8006a8e:	9208      	str	r2, [sp, #32]
 8006a90:	e7cd      	b.n	8006a2e <_strtod_l+0x4d6>
 8006a92:	d0ed      	beq.n	8006a70 <_strtod_l+0x518>
 8006a94:	4264      	negs	r4, r4
 8006a96:	f014 020f 	ands.w	r2, r4, #15
 8006a9a:	d00a      	beq.n	8006ab2 <_strtod_l+0x55a>
 8006a9c:	4b12      	ldr	r3, [pc, #72]	@ (8006ae8 <_strtod_l+0x590>)
 8006a9e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006aa2:	4650      	mov	r0, sl
 8006aa4:	4659      	mov	r1, fp
 8006aa6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006aaa:	f7f9 fed7 	bl	800085c <__aeabi_ddiv>
 8006aae:	4682      	mov	sl, r0
 8006ab0:	468b      	mov	fp, r1
 8006ab2:	1124      	asrs	r4, r4, #4
 8006ab4:	d0dc      	beq.n	8006a70 <_strtod_l+0x518>
 8006ab6:	2c1f      	cmp	r4, #31
 8006ab8:	dd20      	ble.n	8006afc <_strtod_l+0x5a4>
 8006aba:	2400      	movs	r4, #0
 8006abc:	46a0      	mov	r8, r4
 8006abe:	940a      	str	r4, [sp, #40]	@ 0x28
 8006ac0:	46a1      	mov	r9, r4
 8006ac2:	9a05      	ldr	r2, [sp, #20]
 8006ac4:	2322      	movs	r3, #34	@ 0x22
 8006ac6:	f04f 0a00 	mov.w	sl, #0
 8006aca:	f04f 0b00 	mov.w	fp, #0
 8006ace:	6013      	str	r3, [r2, #0]
 8006ad0:	e768      	b.n	80069a4 <_strtod_l+0x44c>
 8006ad2:	bf00      	nop
 8006ad4:	0800adad 	.word	0x0800adad
 8006ad8:	0800ad4c 	.word	0x0800ad4c
 8006adc:	0800ada5 	.word	0x0800ada5
 8006ae0:	0800ade4 	.word	0x0800ade4
 8006ae4:	0800b175 	.word	0x0800b175
 8006ae8:	0800af60 	.word	0x0800af60
 8006aec:	0800af38 	.word	0x0800af38
 8006af0:	7ff00000 	.word	0x7ff00000
 8006af4:	7ca00000 	.word	0x7ca00000
 8006af8:	7fefffff 	.word	0x7fefffff
 8006afc:	f014 0310 	ands.w	r3, r4, #16
 8006b00:	bf18      	it	ne
 8006b02:	236a      	movne	r3, #106	@ 0x6a
 8006b04:	4ea9      	ldr	r6, [pc, #676]	@ (8006dac <_strtod_l+0x854>)
 8006b06:	9308      	str	r3, [sp, #32]
 8006b08:	4650      	mov	r0, sl
 8006b0a:	4659      	mov	r1, fp
 8006b0c:	2300      	movs	r3, #0
 8006b0e:	07e2      	lsls	r2, r4, #31
 8006b10:	d504      	bpl.n	8006b1c <_strtod_l+0x5c4>
 8006b12:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006b16:	f7f9 fd77 	bl	8000608 <__aeabi_dmul>
 8006b1a:	2301      	movs	r3, #1
 8006b1c:	1064      	asrs	r4, r4, #1
 8006b1e:	f106 0608 	add.w	r6, r6, #8
 8006b22:	d1f4      	bne.n	8006b0e <_strtod_l+0x5b6>
 8006b24:	b10b      	cbz	r3, 8006b2a <_strtod_l+0x5d2>
 8006b26:	4682      	mov	sl, r0
 8006b28:	468b      	mov	fp, r1
 8006b2a:	9b08      	ldr	r3, [sp, #32]
 8006b2c:	b1b3      	cbz	r3, 8006b5c <_strtod_l+0x604>
 8006b2e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8006b32:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	4659      	mov	r1, fp
 8006b3a:	dd0f      	ble.n	8006b5c <_strtod_l+0x604>
 8006b3c:	2b1f      	cmp	r3, #31
 8006b3e:	dd55      	ble.n	8006bec <_strtod_l+0x694>
 8006b40:	2b34      	cmp	r3, #52	@ 0x34
 8006b42:	bfde      	ittt	le
 8006b44:	f04f 33ff 	movle.w	r3, #4294967295
 8006b48:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8006b4c:	4093      	lslle	r3, r2
 8006b4e:	f04f 0a00 	mov.w	sl, #0
 8006b52:	bfcc      	ite	gt
 8006b54:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8006b58:	ea03 0b01 	andle.w	fp, r3, r1
 8006b5c:	2200      	movs	r2, #0
 8006b5e:	2300      	movs	r3, #0
 8006b60:	4650      	mov	r0, sl
 8006b62:	4659      	mov	r1, fp
 8006b64:	f7f9 ffb8 	bl	8000ad8 <__aeabi_dcmpeq>
 8006b68:	2800      	cmp	r0, #0
 8006b6a:	d1a6      	bne.n	8006aba <_strtod_l+0x562>
 8006b6c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006b6e:	9300      	str	r3, [sp, #0]
 8006b70:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8006b72:	9805      	ldr	r0, [sp, #20]
 8006b74:	462b      	mov	r3, r5
 8006b76:	463a      	mov	r2, r7
 8006b78:	f002 fe66 	bl	8009848 <__s2b>
 8006b7c:	900a      	str	r0, [sp, #40]	@ 0x28
 8006b7e:	2800      	cmp	r0, #0
 8006b80:	f43f af05 	beq.w	800698e <_strtod_l+0x436>
 8006b84:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006b86:	2a00      	cmp	r2, #0
 8006b88:	eba9 0308 	sub.w	r3, r9, r8
 8006b8c:	bfa8      	it	ge
 8006b8e:	2300      	movge	r3, #0
 8006b90:	9312      	str	r3, [sp, #72]	@ 0x48
 8006b92:	2400      	movs	r4, #0
 8006b94:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8006b98:	9316      	str	r3, [sp, #88]	@ 0x58
 8006b9a:	46a0      	mov	r8, r4
 8006b9c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006b9e:	9805      	ldr	r0, [sp, #20]
 8006ba0:	6859      	ldr	r1, [r3, #4]
 8006ba2:	f002 fda9 	bl	80096f8 <_Balloc>
 8006ba6:	4681      	mov	r9, r0
 8006ba8:	2800      	cmp	r0, #0
 8006baa:	f43f aef4 	beq.w	8006996 <_strtod_l+0x43e>
 8006bae:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006bb0:	691a      	ldr	r2, [r3, #16]
 8006bb2:	3202      	adds	r2, #2
 8006bb4:	f103 010c 	add.w	r1, r3, #12
 8006bb8:	0092      	lsls	r2, r2, #2
 8006bba:	300c      	adds	r0, #12
 8006bbc:	f001 fae5 	bl	800818a <memcpy>
 8006bc0:	ec4b ab10 	vmov	d0, sl, fp
 8006bc4:	9805      	ldr	r0, [sp, #20]
 8006bc6:	aa1c      	add	r2, sp, #112	@ 0x70
 8006bc8:	a91b      	add	r1, sp, #108	@ 0x6c
 8006bca:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8006bce:	f003 f977 	bl	8009ec0 <__d2b>
 8006bd2:	901a      	str	r0, [sp, #104]	@ 0x68
 8006bd4:	2800      	cmp	r0, #0
 8006bd6:	f43f aede 	beq.w	8006996 <_strtod_l+0x43e>
 8006bda:	9805      	ldr	r0, [sp, #20]
 8006bdc:	2101      	movs	r1, #1
 8006bde:	f002 fec9 	bl	8009974 <__i2b>
 8006be2:	4680      	mov	r8, r0
 8006be4:	b948      	cbnz	r0, 8006bfa <_strtod_l+0x6a2>
 8006be6:	f04f 0800 	mov.w	r8, #0
 8006bea:	e6d4      	b.n	8006996 <_strtod_l+0x43e>
 8006bec:	f04f 32ff 	mov.w	r2, #4294967295
 8006bf0:	fa02 f303 	lsl.w	r3, r2, r3
 8006bf4:	ea03 0a0a 	and.w	sl, r3, sl
 8006bf8:	e7b0      	b.n	8006b5c <_strtod_l+0x604>
 8006bfa:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8006bfc:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8006bfe:	2d00      	cmp	r5, #0
 8006c00:	bfab      	itete	ge
 8006c02:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8006c04:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8006c06:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8006c08:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8006c0a:	bfac      	ite	ge
 8006c0c:	18ef      	addge	r7, r5, r3
 8006c0e:	1b5e      	sublt	r6, r3, r5
 8006c10:	9b08      	ldr	r3, [sp, #32]
 8006c12:	1aed      	subs	r5, r5, r3
 8006c14:	4415      	add	r5, r2
 8006c16:	4b66      	ldr	r3, [pc, #408]	@ (8006db0 <_strtod_l+0x858>)
 8006c18:	3d01      	subs	r5, #1
 8006c1a:	429d      	cmp	r5, r3
 8006c1c:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8006c20:	da50      	bge.n	8006cc4 <_strtod_l+0x76c>
 8006c22:	1b5b      	subs	r3, r3, r5
 8006c24:	2b1f      	cmp	r3, #31
 8006c26:	eba2 0203 	sub.w	r2, r2, r3
 8006c2a:	f04f 0101 	mov.w	r1, #1
 8006c2e:	dc3d      	bgt.n	8006cac <_strtod_l+0x754>
 8006c30:	fa01 f303 	lsl.w	r3, r1, r3
 8006c34:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006c36:	2300      	movs	r3, #0
 8006c38:	9310      	str	r3, [sp, #64]	@ 0x40
 8006c3a:	18bd      	adds	r5, r7, r2
 8006c3c:	9b08      	ldr	r3, [sp, #32]
 8006c3e:	42af      	cmp	r7, r5
 8006c40:	4416      	add	r6, r2
 8006c42:	441e      	add	r6, r3
 8006c44:	463b      	mov	r3, r7
 8006c46:	bfa8      	it	ge
 8006c48:	462b      	movge	r3, r5
 8006c4a:	42b3      	cmp	r3, r6
 8006c4c:	bfa8      	it	ge
 8006c4e:	4633      	movge	r3, r6
 8006c50:	2b00      	cmp	r3, #0
 8006c52:	bfc2      	ittt	gt
 8006c54:	1aed      	subgt	r5, r5, r3
 8006c56:	1af6      	subgt	r6, r6, r3
 8006c58:	1aff      	subgt	r7, r7, r3
 8006c5a:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8006c5c:	2b00      	cmp	r3, #0
 8006c5e:	dd16      	ble.n	8006c8e <_strtod_l+0x736>
 8006c60:	4641      	mov	r1, r8
 8006c62:	9805      	ldr	r0, [sp, #20]
 8006c64:	461a      	mov	r2, r3
 8006c66:	f002 ff45 	bl	8009af4 <__pow5mult>
 8006c6a:	4680      	mov	r8, r0
 8006c6c:	2800      	cmp	r0, #0
 8006c6e:	d0ba      	beq.n	8006be6 <_strtod_l+0x68e>
 8006c70:	4601      	mov	r1, r0
 8006c72:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8006c74:	9805      	ldr	r0, [sp, #20]
 8006c76:	f002 fe93 	bl	80099a0 <__multiply>
 8006c7a:	900e      	str	r0, [sp, #56]	@ 0x38
 8006c7c:	2800      	cmp	r0, #0
 8006c7e:	f43f ae8a 	beq.w	8006996 <_strtod_l+0x43e>
 8006c82:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006c84:	9805      	ldr	r0, [sp, #20]
 8006c86:	f002 fd77 	bl	8009778 <_Bfree>
 8006c8a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006c8c:	931a      	str	r3, [sp, #104]	@ 0x68
 8006c8e:	2d00      	cmp	r5, #0
 8006c90:	dc1d      	bgt.n	8006cce <_strtod_l+0x776>
 8006c92:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	dd23      	ble.n	8006ce0 <_strtod_l+0x788>
 8006c98:	4649      	mov	r1, r9
 8006c9a:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8006c9c:	9805      	ldr	r0, [sp, #20]
 8006c9e:	f002 ff29 	bl	8009af4 <__pow5mult>
 8006ca2:	4681      	mov	r9, r0
 8006ca4:	b9e0      	cbnz	r0, 8006ce0 <_strtod_l+0x788>
 8006ca6:	f04f 0900 	mov.w	r9, #0
 8006caa:	e674      	b.n	8006996 <_strtod_l+0x43e>
 8006cac:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8006cb0:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8006cb4:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8006cb8:	35e2      	adds	r5, #226	@ 0xe2
 8006cba:	fa01 f305 	lsl.w	r3, r1, r5
 8006cbe:	9310      	str	r3, [sp, #64]	@ 0x40
 8006cc0:	9113      	str	r1, [sp, #76]	@ 0x4c
 8006cc2:	e7ba      	b.n	8006c3a <_strtod_l+0x6e2>
 8006cc4:	2300      	movs	r3, #0
 8006cc6:	9310      	str	r3, [sp, #64]	@ 0x40
 8006cc8:	2301      	movs	r3, #1
 8006cca:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006ccc:	e7b5      	b.n	8006c3a <_strtod_l+0x6e2>
 8006cce:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006cd0:	9805      	ldr	r0, [sp, #20]
 8006cd2:	462a      	mov	r2, r5
 8006cd4:	f002 ff68 	bl	8009ba8 <__lshift>
 8006cd8:	901a      	str	r0, [sp, #104]	@ 0x68
 8006cda:	2800      	cmp	r0, #0
 8006cdc:	d1d9      	bne.n	8006c92 <_strtod_l+0x73a>
 8006cde:	e65a      	b.n	8006996 <_strtod_l+0x43e>
 8006ce0:	2e00      	cmp	r6, #0
 8006ce2:	dd07      	ble.n	8006cf4 <_strtod_l+0x79c>
 8006ce4:	4649      	mov	r1, r9
 8006ce6:	9805      	ldr	r0, [sp, #20]
 8006ce8:	4632      	mov	r2, r6
 8006cea:	f002 ff5d 	bl	8009ba8 <__lshift>
 8006cee:	4681      	mov	r9, r0
 8006cf0:	2800      	cmp	r0, #0
 8006cf2:	d0d8      	beq.n	8006ca6 <_strtod_l+0x74e>
 8006cf4:	2f00      	cmp	r7, #0
 8006cf6:	dd08      	ble.n	8006d0a <_strtod_l+0x7b2>
 8006cf8:	4641      	mov	r1, r8
 8006cfa:	9805      	ldr	r0, [sp, #20]
 8006cfc:	463a      	mov	r2, r7
 8006cfe:	f002 ff53 	bl	8009ba8 <__lshift>
 8006d02:	4680      	mov	r8, r0
 8006d04:	2800      	cmp	r0, #0
 8006d06:	f43f ae46 	beq.w	8006996 <_strtod_l+0x43e>
 8006d0a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006d0c:	9805      	ldr	r0, [sp, #20]
 8006d0e:	464a      	mov	r2, r9
 8006d10:	f002 ffd2 	bl	8009cb8 <__mdiff>
 8006d14:	4604      	mov	r4, r0
 8006d16:	2800      	cmp	r0, #0
 8006d18:	f43f ae3d 	beq.w	8006996 <_strtod_l+0x43e>
 8006d1c:	68c3      	ldr	r3, [r0, #12]
 8006d1e:	930f      	str	r3, [sp, #60]	@ 0x3c
 8006d20:	2300      	movs	r3, #0
 8006d22:	60c3      	str	r3, [r0, #12]
 8006d24:	4641      	mov	r1, r8
 8006d26:	f002 ffab 	bl	8009c80 <__mcmp>
 8006d2a:	2800      	cmp	r0, #0
 8006d2c:	da46      	bge.n	8006dbc <_strtod_l+0x864>
 8006d2e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006d30:	ea53 030a 	orrs.w	r3, r3, sl
 8006d34:	d16c      	bne.n	8006e10 <_strtod_l+0x8b8>
 8006d36:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006d3a:	2b00      	cmp	r3, #0
 8006d3c:	d168      	bne.n	8006e10 <_strtod_l+0x8b8>
 8006d3e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8006d42:	0d1b      	lsrs	r3, r3, #20
 8006d44:	051b      	lsls	r3, r3, #20
 8006d46:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8006d4a:	d961      	bls.n	8006e10 <_strtod_l+0x8b8>
 8006d4c:	6963      	ldr	r3, [r4, #20]
 8006d4e:	b913      	cbnz	r3, 8006d56 <_strtod_l+0x7fe>
 8006d50:	6923      	ldr	r3, [r4, #16]
 8006d52:	2b01      	cmp	r3, #1
 8006d54:	dd5c      	ble.n	8006e10 <_strtod_l+0x8b8>
 8006d56:	4621      	mov	r1, r4
 8006d58:	2201      	movs	r2, #1
 8006d5a:	9805      	ldr	r0, [sp, #20]
 8006d5c:	f002 ff24 	bl	8009ba8 <__lshift>
 8006d60:	4641      	mov	r1, r8
 8006d62:	4604      	mov	r4, r0
 8006d64:	f002 ff8c 	bl	8009c80 <__mcmp>
 8006d68:	2800      	cmp	r0, #0
 8006d6a:	dd51      	ble.n	8006e10 <_strtod_l+0x8b8>
 8006d6c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8006d70:	9a08      	ldr	r2, [sp, #32]
 8006d72:	0d1b      	lsrs	r3, r3, #20
 8006d74:	051b      	lsls	r3, r3, #20
 8006d76:	2a00      	cmp	r2, #0
 8006d78:	d06b      	beq.n	8006e52 <_strtod_l+0x8fa>
 8006d7a:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8006d7e:	d868      	bhi.n	8006e52 <_strtod_l+0x8fa>
 8006d80:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8006d84:	f67f ae9d 	bls.w	8006ac2 <_strtod_l+0x56a>
 8006d88:	4b0a      	ldr	r3, [pc, #40]	@ (8006db4 <_strtod_l+0x85c>)
 8006d8a:	4650      	mov	r0, sl
 8006d8c:	4659      	mov	r1, fp
 8006d8e:	2200      	movs	r2, #0
 8006d90:	f7f9 fc3a 	bl	8000608 <__aeabi_dmul>
 8006d94:	4b08      	ldr	r3, [pc, #32]	@ (8006db8 <_strtod_l+0x860>)
 8006d96:	400b      	ands	r3, r1
 8006d98:	4682      	mov	sl, r0
 8006d9a:	468b      	mov	fp, r1
 8006d9c:	2b00      	cmp	r3, #0
 8006d9e:	f47f ae05 	bne.w	80069ac <_strtod_l+0x454>
 8006da2:	9a05      	ldr	r2, [sp, #20]
 8006da4:	2322      	movs	r3, #34	@ 0x22
 8006da6:	6013      	str	r3, [r2, #0]
 8006da8:	e600      	b.n	80069ac <_strtod_l+0x454>
 8006daa:	bf00      	nop
 8006dac:	0800ad78 	.word	0x0800ad78
 8006db0:	fffffc02 	.word	0xfffffc02
 8006db4:	39500000 	.word	0x39500000
 8006db8:	7ff00000 	.word	0x7ff00000
 8006dbc:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8006dc0:	d165      	bne.n	8006e8e <_strtod_l+0x936>
 8006dc2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8006dc4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006dc8:	b35a      	cbz	r2, 8006e22 <_strtod_l+0x8ca>
 8006dca:	4a9f      	ldr	r2, [pc, #636]	@ (8007048 <_strtod_l+0xaf0>)
 8006dcc:	4293      	cmp	r3, r2
 8006dce:	d12b      	bne.n	8006e28 <_strtod_l+0x8d0>
 8006dd0:	9b08      	ldr	r3, [sp, #32]
 8006dd2:	4651      	mov	r1, sl
 8006dd4:	b303      	cbz	r3, 8006e18 <_strtod_l+0x8c0>
 8006dd6:	4b9d      	ldr	r3, [pc, #628]	@ (800704c <_strtod_l+0xaf4>)
 8006dd8:	465a      	mov	r2, fp
 8006dda:	4013      	ands	r3, r2
 8006ddc:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8006de0:	f04f 32ff 	mov.w	r2, #4294967295
 8006de4:	d81b      	bhi.n	8006e1e <_strtod_l+0x8c6>
 8006de6:	0d1b      	lsrs	r3, r3, #20
 8006de8:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8006dec:	fa02 f303 	lsl.w	r3, r2, r3
 8006df0:	4299      	cmp	r1, r3
 8006df2:	d119      	bne.n	8006e28 <_strtod_l+0x8d0>
 8006df4:	4b96      	ldr	r3, [pc, #600]	@ (8007050 <_strtod_l+0xaf8>)
 8006df6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006df8:	429a      	cmp	r2, r3
 8006dfa:	d102      	bne.n	8006e02 <_strtod_l+0x8aa>
 8006dfc:	3101      	adds	r1, #1
 8006dfe:	f43f adca 	beq.w	8006996 <_strtod_l+0x43e>
 8006e02:	4b92      	ldr	r3, [pc, #584]	@ (800704c <_strtod_l+0xaf4>)
 8006e04:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006e06:	401a      	ands	r2, r3
 8006e08:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8006e0c:	f04f 0a00 	mov.w	sl, #0
 8006e10:	9b08      	ldr	r3, [sp, #32]
 8006e12:	2b00      	cmp	r3, #0
 8006e14:	d1b8      	bne.n	8006d88 <_strtod_l+0x830>
 8006e16:	e5c9      	b.n	80069ac <_strtod_l+0x454>
 8006e18:	f04f 33ff 	mov.w	r3, #4294967295
 8006e1c:	e7e8      	b.n	8006df0 <_strtod_l+0x898>
 8006e1e:	4613      	mov	r3, r2
 8006e20:	e7e6      	b.n	8006df0 <_strtod_l+0x898>
 8006e22:	ea53 030a 	orrs.w	r3, r3, sl
 8006e26:	d0a1      	beq.n	8006d6c <_strtod_l+0x814>
 8006e28:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006e2a:	b1db      	cbz	r3, 8006e64 <_strtod_l+0x90c>
 8006e2c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006e2e:	4213      	tst	r3, r2
 8006e30:	d0ee      	beq.n	8006e10 <_strtod_l+0x8b8>
 8006e32:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006e34:	9a08      	ldr	r2, [sp, #32]
 8006e36:	4650      	mov	r0, sl
 8006e38:	4659      	mov	r1, fp
 8006e3a:	b1bb      	cbz	r3, 8006e6c <_strtod_l+0x914>
 8006e3c:	f7ff fb6b 	bl	8006516 <sulp>
 8006e40:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006e44:	ec53 2b10 	vmov	r2, r3, d0
 8006e48:	f7f9 fa28 	bl	800029c <__adddf3>
 8006e4c:	4682      	mov	sl, r0
 8006e4e:	468b      	mov	fp, r1
 8006e50:	e7de      	b.n	8006e10 <_strtod_l+0x8b8>
 8006e52:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8006e56:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8006e5a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8006e5e:	f04f 3aff 	mov.w	sl, #4294967295
 8006e62:	e7d5      	b.n	8006e10 <_strtod_l+0x8b8>
 8006e64:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8006e66:	ea13 0f0a 	tst.w	r3, sl
 8006e6a:	e7e1      	b.n	8006e30 <_strtod_l+0x8d8>
 8006e6c:	f7ff fb53 	bl	8006516 <sulp>
 8006e70:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006e74:	ec53 2b10 	vmov	r2, r3, d0
 8006e78:	f7f9 fa0e 	bl	8000298 <__aeabi_dsub>
 8006e7c:	2200      	movs	r2, #0
 8006e7e:	2300      	movs	r3, #0
 8006e80:	4682      	mov	sl, r0
 8006e82:	468b      	mov	fp, r1
 8006e84:	f7f9 fe28 	bl	8000ad8 <__aeabi_dcmpeq>
 8006e88:	2800      	cmp	r0, #0
 8006e8a:	d0c1      	beq.n	8006e10 <_strtod_l+0x8b8>
 8006e8c:	e619      	b.n	8006ac2 <_strtod_l+0x56a>
 8006e8e:	4641      	mov	r1, r8
 8006e90:	4620      	mov	r0, r4
 8006e92:	f003 f86d 	bl	8009f70 <__ratio>
 8006e96:	ec57 6b10 	vmov	r6, r7, d0
 8006e9a:	2200      	movs	r2, #0
 8006e9c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8006ea0:	4630      	mov	r0, r6
 8006ea2:	4639      	mov	r1, r7
 8006ea4:	f7f9 fe2c 	bl	8000b00 <__aeabi_dcmple>
 8006ea8:	2800      	cmp	r0, #0
 8006eaa:	d06f      	beq.n	8006f8c <_strtod_l+0xa34>
 8006eac:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006eae:	2b00      	cmp	r3, #0
 8006eb0:	d17a      	bne.n	8006fa8 <_strtod_l+0xa50>
 8006eb2:	f1ba 0f00 	cmp.w	sl, #0
 8006eb6:	d158      	bne.n	8006f6a <_strtod_l+0xa12>
 8006eb8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006eba:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006ebe:	2b00      	cmp	r3, #0
 8006ec0:	d15a      	bne.n	8006f78 <_strtod_l+0xa20>
 8006ec2:	4b64      	ldr	r3, [pc, #400]	@ (8007054 <_strtod_l+0xafc>)
 8006ec4:	2200      	movs	r2, #0
 8006ec6:	4630      	mov	r0, r6
 8006ec8:	4639      	mov	r1, r7
 8006eca:	f7f9 fe0f 	bl	8000aec <__aeabi_dcmplt>
 8006ece:	2800      	cmp	r0, #0
 8006ed0:	d159      	bne.n	8006f86 <_strtod_l+0xa2e>
 8006ed2:	4630      	mov	r0, r6
 8006ed4:	4639      	mov	r1, r7
 8006ed6:	4b60      	ldr	r3, [pc, #384]	@ (8007058 <_strtod_l+0xb00>)
 8006ed8:	2200      	movs	r2, #0
 8006eda:	f7f9 fb95 	bl	8000608 <__aeabi_dmul>
 8006ede:	4606      	mov	r6, r0
 8006ee0:	460f      	mov	r7, r1
 8006ee2:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8006ee6:	9606      	str	r6, [sp, #24]
 8006ee8:	9307      	str	r3, [sp, #28]
 8006eea:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006eee:	4d57      	ldr	r5, [pc, #348]	@ (800704c <_strtod_l+0xaf4>)
 8006ef0:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8006ef4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006ef6:	401d      	ands	r5, r3
 8006ef8:	4b58      	ldr	r3, [pc, #352]	@ (800705c <_strtod_l+0xb04>)
 8006efa:	429d      	cmp	r5, r3
 8006efc:	f040 80b2 	bne.w	8007064 <_strtod_l+0xb0c>
 8006f00:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006f02:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8006f06:	ec4b ab10 	vmov	d0, sl, fp
 8006f0a:	f002 ff69 	bl	8009de0 <__ulp>
 8006f0e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006f12:	ec51 0b10 	vmov	r0, r1, d0
 8006f16:	f7f9 fb77 	bl	8000608 <__aeabi_dmul>
 8006f1a:	4652      	mov	r2, sl
 8006f1c:	465b      	mov	r3, fp
 8006f1e:	f7f9 f9bd 	bl	800029c <__adddf3>
 8006f22:	460b      	mov	r3, r1
 8006f24:	4949      	ldr	r1, [pc, #292]	@ (800704c <_strtod_l+0xaf4>)
 8006f26:	4a4e      	ldr	r2, [pc, #312]	@ (8007060 <_strtod_l+0xb08>)
 8006f28:	4019      	ands	r1, r3
 8006f2a:	4291      	cmp	r1, r2
 8006f2c:	4682      	mov	sl, r0
 8006f2e:	d942      	bls.n	8006fb6 <_strtod_l+0xa5e>
 8006f30:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8006f32:	4b47      	ldr	r3, [pc, #284]	@ (8007050 <_strtod_l+0xaf8>)
 8006f34:	429a      	cmp	r2, r3
 8006f36:	d103      	bne.n	8006f40 <_strtod_l+0x9e8>
 8006f38:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006f3a:	3301      	adds	r3, #1
 8006f3c:	f43f ad2b 	beq.w	8006996 <_strtod_l+0x43e>
 8006f40:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8007050 <_strtod_l+0xaf8>
 8006f44:	f04f 3aff 	mov.w	sl, #4294967295
 8006f48:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006f4a:	9805      	ldr	r0, [sp, #20]
 8006f4c:	f002 fc14 	bl	8009778 <_Bfree>
 8006f50:	9805      	ldr	r0, [sp, #20]
 8006f52:	4649      	mov	r1, r9
 8006f54:	f002 fc10 	bl	8009778 <_Bfree>
 8006f58:	9805      	ldr	r0, [sp, #20]
 8006f5a:	4641      	mov	r1, r8
 8006f5c:	f002 fc0c 	bl	8009778 <_Bfree>
 8006f60:	9805      	ldr	r0, [sp, #20]
 8006f62:	4621      	mov	r1, r4
 8006f64:	f002 fc08 	bl	8009778 <_Bfree>
 8006f68:	e618      	b.n	8006b9c <_strtod_l+0x644>
 8006f6a:	f1ba 0f01 	cmp.w	sl, #1
 8006f6e:	d103      	bne.n	8006f78 <_strtod_l+0xa20>
 8006f70:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006f72:	2b00      	cmp	r3, #0
 8006f74:	f43f ada5 	beq.w	8006ac2 <_strtod_l+0x56a>
 8006f78:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8007028 <_strtod_l+0xad0>
 8006f7c:	4f35      	ldr	r7, [pc, #212]	@ (8007054 <_strtod_l+0xafc>)
 8006f7e:	ed8d 7b06 	vstr	d7, [sp, #24]
 8006f82:	2600      	movs	r6, #0
 8006f84:	e7b1      	b.n	8006eea <_strtod_l+0x992>
 8006f86:	4f34      	ldr	r7, [pc, #208]	@ (8007058 <_strtod_l+0xb00>)
 8006f88:	2600      	movs	r6, #0
 8006f8a:	e7aa      	b.n	8006ee2 <_strtod_l+0x98a>
 8006f8c:	4b32      	ldr	r3, [pc, #200]	@ (8007058 <_strtod_l+0xb00>)
 8006f8e:	4630      	mov	r0, r6
 8006f90:	4639      	mov	r1, r7
 8006f92:	2200      	movs	r2, #0
 8006f94:	f7f9 fb38 	bl	8000608 <__aeabi_dmul>
 8006f98:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006f9a:	4606      	mov	r6, r0
 8006f9c:	460f      	mov	r7, r1
 8006f9e:	2b00      	cmp	r3, #0
 8006fa0:	d09f      	beq.n	8006ee2 <_strtod_l+0x98a>
 8006fa2:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8006fa6:	e7a0      	b.n	8006eea <_strtod_l+0x992>
 8006fa8:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8007030 <_strtod_l+0xad8>
 8006fac:	ed8d 7b06 	vstr	d7, [sp, #24]
 8006fb0:	ec57 6b17 	vmov	r6, r7, d7
 8006fb4:	e799      	b.n	8006eea <_strtod_l+0x992>
 8006fb6:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8006fba:	9b08      	ldr	r3, [sp, #32]
 8006fbc:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8006fc0:	2b00      	cmp	r3, #0
 8006fc2:	d1c1      	bne.n	8006f48 <_strtod_l+0x9f0>
 8006fc4:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8006fc8:	0d1b      	lsrs	r3, r3, #20
 8006fca:	051b      	lsls	r3, r3, #20
 8006fcc:	429d      	cmp	r5, r3
 8006fce:	d1bb      	bne.n	8006f48 <_strtod_l+0x9f0>
 8006fd0:	4630      	mov	r0, r6
 8006fd2:	4639      	mov	r1, r7
 8006fd4:	f7f9 fe78 	bl	8000cc8 <__aeabi_d2lz>
 8006fd8:	f7f9 fae8 	bl	80005ac <__aeabi_l2d>
 8006fdc:	4602      	mov	r2, r0
 8006fde:	460b      	mov	r3, r1
 8006fe0:	4630      	mov	r0, r6
 8006fe2:	4639      	mov	r1, r7
 8006fe4:	f7f9 f958 	bl	8000298 <__aeabi_dsub>
 8006fe8:	460b      	mov	r3, r1
 8006fea:	4602      	mov	r2, r0
 8006fec:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8006ff0:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8006ff4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006ff6:	ea46 060a 	orr.w	r6, r6, sl
 8006ffa:	431e      	orrs	r6, r3
 8006ffc:	d06f      	beq.n	80070de <_strtod_l+0xb86>
 8006ffe:	a30e      	add	r3, pc, #56	@ (adr r3, 8007038 <_strtod_l+0xae0>)
 8007000:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007004:	f7f9 fd72 	bl	8000aec <__aeabi_dcmplt>
 8007008:	2800      	cmp	r0, #0
 800700a:	f47f accf 	bne.w	80069ac <_strtod_l+0x454>
 800700e:	a30c      	add	r3, pc, #48	@ (adr r3, 8007040 <_strtod_l+0xae8>)
 8007010:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007014:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007018:	f7f9 fd86 	bl	8000b28 <__aeabi_dcmpgt>
 800701c:	2800      	cmp	r0, #0
 800701e:	d093      	beq.n	8006f48 <_strtod_l+0x9f0>
 8007020:	e4c4      	b.n	80069ac <_strtod_l+0x454>
 8007022:	bf00      	nop
 8007024:	f3af 8000 	nop.w
 8007028:	00000000 	.word	0x00000000
 800702c:	bff00000 	.word	0xbff00000
 8007030:	00000000 	.word	0x00000000
 8007034:	3ff00000 	.word	0x3ff00000
 8007038:	94a03595 	.word	0x94a03595
 800703c:	3fdfffff 	.word	0x3fdfffff
 8007040:	35afe535 	.word	0x35afe535
 8007044:	3fe00000 	.word	0x3fe00000
 8007048:	000fffff 	.word	0x000fffff
 800704c:	7ff00000 	.word	0x7ff00000
 8007050:	7fefffff 	.word	0x7fefffff
 8007054:	3ff00000 	.word	0x3ff00000
 8007058:	3fe00000 	.word	0x3fe00000
 800705c:	7fe00000 	.word	0x7fe00000
 8007060:	7c9fffff 	.word	0x7c9fffff
 8007064:	9b08      	ldr	r3, [sp, #32]
 8007066:	b323      	cbz	r3, 80070b2 <_strtod_l+0xb5a>
 8007068:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800706c:	d821      	bhi.n	80070b2 <_strtod_l+0xb5a>
 800706e:	a328      	add	r3, pc, #160	@ (adr r3, 8007110 <_strtod_l+0xbb8>)
 8007070:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007074:	4630      	mov	r0, r6
 8007076:	4639      	mov	r1, r7
 8007078:	f7f9 fd42 	bl	8000b00 <__aeabi_dcmple>
 800707c:	b1a0      	cbz	r0, 80070a8 <_strtod_l+0xb50>
 800707e:	4639      	mov	r1, r7
 8007080:	4630      	mov	r0, r6
 8007082:	f7f9 fd99 	bl	8000bb8 <__aeabi_d2uiz>
 8007086:	2801      	cmp	r0, #1
 8007088:	bf38      	it	cc
 800708a:	2001      	movcc	r0, #1
 800708c:	f7f9 fa42 	bl	8000514 <__aeabi_ui2d>
 8007090:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007092:	4606      	mov	r6, r0
 8007094:	460f      	mov	r7, r1
 8007096:	b9fb      	cbnz	r3, 80070d8 <_strtod_l+0xb80>
 8007098:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800709c:	9014      	str	r0, [sp, #80]	@ 0x50
 800709e:	9315      	str	r3, [sp, #84]	@ 0x54
 80070a0:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 80070a4:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80070a8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80070aa:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 80070ae:	1b5b      	subs	r3, r3, r5
 80070b0:	9311      	str	r3, [sp, #68]	@ 0x44
 80070b2:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80070b6:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 80070ba:	f002 fe91 	bl	8009de0 <__ulp>
 80070be:	4650      	mov	r0, sl
 80070c0:	ec53 2b10 	vmov	r2, r3, d0
 80070c4:	4659      	mov	r1, fp
 80070c6:	f7f9 fa9f 	bl	8000608 <__aeabi_dmul>
 80070ca:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80070ce:	f7f9 f8e5 	bl	800029c <__adddf3>
 80070d2:	4682      	mov	sl, r0
 80070d4:	468b      	mov	fp, r1
 80070d6:	e770      	b.n	8006fba <_strtod_l+0xa62>
 80070d8:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 80070dc:	e7e0      	b.n	80070a0 <_strtod_l+0xb48>
 80070de:	a30e      	add	r3, pc, #56	@ (adr r3, 8007118 <_strtod_l+0xbc0>)
 80070e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070e4:	f7f9 fd02 	bl	8000aec <__aeabi_dcmplt>
 80070e8:	e798      	b.n	800701c <_strtod_l+0xac4>
 80070ea:	2300      	movs	r3, #0
 80070ec:	930b      	str	r3, [sp, #44]	@ 0x2c
 80070ee:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 80070f0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80070f2:	6013      	str	r3, [r2, #0]
 80070f4:	f7ff ba6d 	b.w	80065d2 <_strtod_l+0x7a>
 80070f8:	2a65      	cmp	r2, #101	@ 0x65
 80070fa:	f43f ab66 	beq.w	80067ca <_strtod_l+0x272>
 80070fe:	2a45      	cmp	r2, #69	@ 0x45
 8007100:	f43f ab63 	beq.w	80067ca <_strtod_l+0x272>
 8007104:	2301      	movs	r3, #1
 8007106:	f7ff bb9e 	b.w	8006846 <_strtod_l+0x2ee>
 800710a:	bf00      	nop
 800710c:	f3af 8000 	nop.w
 8007110:	ffc00000 	.word	0xffc00000
 8007114:	41dfffff 	.word	0x41dfffff
 8007118:	94a03595 	.word	0x94a03595
 800711c:	3fcfffff 	.word	0x3fcfffff

08007120 <_strtod_r>:
 8007120:	4b01      	ldr	r3, [pc, #4]	@ (8007128 <_strtod_r+0x8>)
 8007122:	f7ff ba19 	b.w	8006558 <_strtod_l>
 8007126:	bf00      	nop
 8007128:	20000068 	.word	0x20000068

0800712c <strtod>:
 800712c:	460a      	mov	r2, r1
 800712e:	4601      	mov	r1, r0
 8007130:	4802      	ldr	r0, [pc, #8]	@ (800713c <strtod+0x10>)
 8007132:	4b03      	ldr	r3, [pc, #12]	@ (8007140 <strtod+0x14>)
 8007134:	6800      	ldr	r0, [r0, #0]
 8007136:	f7ff ba0f 	b.w	8006558 <_strtod_l>
 800713a:	bf00      	nop
 800713c:	200001d4 	.word	0x200001d4
 8007140:	20000068 	.word	0x20000068

08007144 <__cvt>:
 8007144:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007148:	ec57 6b10 	vmov	r6, r7, d0
 800714c:	2f00      	cmp	r7, #0
 800714e:	460c      	mov	r4, r1
 8007150:	4619      	mov	r1, r3
 8007152:	463b      	mov	r3, r7
 8007154:	bfbb      	ittet	lt
 8007156:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800715a:	461f      	movlt	r7, r3
 800715c:	2300      	movge	r3, #0
 800715e:	232d      	movlt	r3, #45	@ 0x2d
 8007160:	700b      	strb	r3, [r1, #0]
 8007162:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007164:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8007168:	4691      	mov	r9, r2
 800716a:	f023 0820 	bic.w	r8, r3, #32
 800716e:	bfbc      	itt	lt
 8007170:	4632      	movlt	r2, r6
 8007172:	4616      	movlt	r6, r2
 8007174:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007178:	d005      	beq.n	8007186 <__cvt+0x42>
 800717a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800717e:	d100      	bne.n	8007182 <__cvt+0x3e>
 8007180:	3401      	adds	r4, #1
 8007182:	2102      	movs	r1, #2
 8007184:	e000      	b.n	8007188 <__cvt+0x44>
 8007186:	2103      	movs	r1, #3
 8007188:	ab03      	add	r3, sp, #12
 800718a:	9301      	str	r3, [sp, #4]
 800718c:	ab02      	add	r3, sp, #8
 800718e:	9300      	str	r3, [sp, #0]
 8007190:	ec47 6b10 	vmov	d0, r6, r7
 8007194:	4653      	mov	r3, sl
 8007196:	4622      	mov	r2, r4
 8007198:	f001 f89e 	bl	80082d8 <_dtoa_r>
 800719c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80071a0:	4605      	mov	r5, r0
 80071a2:	d119      	bne.n	80071d8 <__cvt+0x94>
 80071a4:	f019 0f01 	tst.w	r9, #1
 80071a8:	d00e      	beq.n	80071c8 <__cvt+0x84>
 80071aa:	eb00 0904 	add.w	r9, r0, r4
 80071ae:	2200      	movs	r2, #0
 80071b0:	2300      	movs	r3, #0
 80071b2:	4630      	mov	r0, r6
 80071b4:	4639      	mov	r1, r7
 80071b6:	f7f9 fc8f 	bl	8000ad8 <__aeabi_dcmpeq>
 80071ba:	b108      	cbz	r0, 80071c0 <__cvt+0x7c>
 80071bc:	f8cd 900c 	str.w	r9, [sp, #12]
 80071c0:	2230      	movs	r2, #48	@ 0x30
 80071c2:	9b03      	ldr	r3, [sp, #12]
 80071c4:	454b      	cmp	r3, r9
 80071c6:	d31e      	bcc.n	8007206 <__cvt+0xc2>
 80071c8:	9b03      	ldr	r3, [sp, #12]
 80071ca:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80071cc:	1b5b      	subs	r3, r3, r5
 80071ce:	4628      	mov	r0, r5
 80071d0:	6013      	str	r3, [r2, #0]
 80071d2:	b004      	add	sp, #16
 80071d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80071d8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80071dc:	eb00 0904 	add.w	r9, r0, r4
 80071e0:	d1e5      	bne.n	80071ae <__cvt+0x6a>
 80071e2:	7803      	ldrb	r3, [r0, #0]
 80071e4:	2b30      	cmp	r3, #48	@ 0x30
 80071e6:	d10a      	bne.n	80071fe <__cvt+0xba>
 80071e8:	2200      	movs	r2, #0
 80071ea:	2300      	movs	r3, #0
 80071ec:	4630      	mov	r0, r6
 80071ee:	4639      	mov	r1, r7
 80071f0:	f7f9 fc72 	bl	8000ad8 <__aeabi_dcmpeq>
 80071f4:	b918      	cbnz	r0, 80071fe <__cvt+0xba>
 80071f6:	f1c4 0401 	rsb	r4, r4, #1
 80071fa:	f8ca 4000 	str.w	r4, [sl]
 80071fe:	f8da 3000 	ldr.w	r3, [sl]
 8007202:	4499      	add	r9, r3
 8007204:	e7d3      	b.n	80071ae <__cvt+0x6a>
 8007206:	1c59      	adds	r1, r3, #1
 8007208:	9103      	str	r1, [sp, #12]
 800720a:	701a      	strb	r2, [r3, #0]
 800720c:	e7d9      	b.n	80071c2 <__cvt+0x7e>

0800720e <__exponent>:
 800720e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007210:	2900      	cmp	r1, #0
 8007212:	bfba      	itte	lt
 8007214:	4249      	neglt	r1, r1
 8007216:	232d      	movlt	r3, #45	@ 0x2d
 8007218:	232b      	movge	r3, #43	@ 0x2b
 800721a:	2909      	cmp	r1, #9
 800721c:	7002      	strb	r2, [r0, #0]
 800721e:	7043      	strb	r3, [r0, #1]
 8007220:	dd29      	ble.n	8007276 <__exponent+0x68>
 8007222:	f10d 0307 	add.w	r3, sp, #7
 8007226:	461d      	mov	r5, r3
 8007228:	270a      	movs	r7, #10
 800722a:	461a      	mov	r2, r3
 800722c:	fbb1 f6f7 	udiv	r6, r1, r7
 8007230:	fb07 1416 	mls	r4, r7, r6, r1
 8007234:	3430      	adds	r4, #48	@ 0x30
 8007236:	f802 4c01 	strb.w	r4, [r2, #-1]
 800723a:	460c      	mov	r4, r1
 800723c:	2c63      	cmp	r4, #99	@ 0x63
 800723e:	f103 33ff 	add.w	r3, r3, #4294967295
 8007242:	4631      	mov	r1, r6
 8007244:	dcf1      	bgt.n	800722a <__exponent+0x1c>
 8007246:	3130      	adds	r1, #48	@ 0x30
 8007248:	1e94      	subs	r4, r2, #2
 800724a:	f803 1c01 	strb.w	r1, [r3, #-1]
 800724e:	1c41      	adds	r1, r0, #1
 8007250:	4623      	mov	r3, r4
 8007252:	42ab      	cmp	r3, r5
 8007254:	d30a      	bcc.n	800726c <__exponent+0x5e>
 8007256:	f10d 0309 	add.w	r3, sp, #9
 800725a:	1a9b      	subs	r3, r3, r2
 800725c:	42ac      	cmp	r4, r5
 800725e:	bf88      	it	hi
 8007260:	2300      	movhi	r3, #0
 8007262:	3302      	adds	r3, #2
 8007264:	4403      	add	r3, r0
 8007266:	1a18      	subs	r0, r3, r0
 8007268:	b003      	add	sp, #12
 800726a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800726c:	f813 6b01 	ldrb.w	r6, [r3], #1
 8007270:	f801 6f01 	strb.w	r6, [r1, #1]!
 8007274:	e7ed      	b.n	8007252 <__exponent+0x44>
 8007276:	2330      	movs	r3, #48	@ 0x30
 8007278:	3130      	adds	r1, #48	@ 0x30
 800727a:	7083      	strb	r3, [r0, #2]
 800727c:	70c1      	strb	r1, [r0, #3]
 800727e:	1d03      	adds	r3, r0, #4
 8007280:	e7f1      	b.n	8007266 <__exponent+0x58>
	...

08007284 <_printf_float>:
 8007284:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007288:	b08d      	sub	sp, #52	@ 0x34
 800728a:	460c      	mov	r4, r1
 800728c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8007290:	4616      	mov	r6, r2
 8007292:	461f      	mov	r7, r3
 8007294:	4605      	mov	r5, r0
 8007296:	f000 ff01 	bl	800809c <_localeconv_r>
 800729a:	6803      	ldr	r3, [r0, #0]
 800729c:	9304      	str	r3, [sp, #16]
 800729e:	4618      	mov	r0, r3
 80072a0:	f7f8 ffee 	bl	8000280 <strlen>
 80072a4:	2300      	movs	r3, #0
 80072a6:	930a      	str	r3, [sp, #40]	@ 0x28
 80072a8:	f8d8 3000 	ldr.w	r3, [r8]
 80072ac:	9005      	str	r0, [sp, #20]
 80072ae:	3307      	adds	r3, #7
 80072b0:	f023 0307 	bic.w	r3, r3, #7
 80072b4:	f103 0208 	add.w	r2, r3, #8
 80072b8:	f894 a018 	ldrb.w	sl, [r4, #24]
 80072bc:	f8d4 b000 	ldr.w	fp, [r4]
 80072c0:	f8c8 2000 	str.w	r2, [r8]
 80072c4:	e9d3 8900 	ldrd	r8, r9, [r3]
 80072c8:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80072cc:	9307      	str	r3, [sp, #28]
 80072ce:	f8cd 8018 	str.w	r8, [sp, #24]
 80072d2:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80072d6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80072da:	4b9c      	ldr	r3, [pc, #624]	@ (800754c <_printf_float+0x2c8>)
 80072dc:	f04f 32ff 	mov.w	r2, #4294967295
 80072e0:	f7f9 fc2c 	bl	8000b3c <__aeabi_dcmpun>
 80072e4:	bb70      	cbnz	r0, 8007344 <_printf_float+0xc0>
 80072e6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80072ea:	4b98      	ldr	r3, [pc, #608]	@ (800754c <_printf_float+0x2c8>)
 80072ec:	f04f 32ff 	mov.w	r2, #4294967295
 80072f0:	f7f9 fc06 	bl	8000b00 <__aeabi_dcmple>
 80072f4:	bb30      	cbnz	r0, 8007344 <_printf_float+0xc0>
 80072f6:	2200      	movs	r2, #0
 80072f8:	2300      	movs	r3, #0
 80072fa:	4640      	mov	r0, r8
 80072fc:	4649      	mov	r1, r9
 80072fe:	f7f9 fbf5 	bl	8000aec <__aeabi_dcmplt>
 8007302:	b110      	cbz	r0, 800730a <_printf_float+0x86>
 8007304:	232d      	movs	r3, #45	@ 0x2d
 8007306:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800730a:	4a91      	ldr	r2, [pc, #580]	@ (8007550 <_printf_float+0x2cc>)
 800730c:	4b91      	ldr	r3, [pc, #580]	@ (8007554 <_printf_float+0x2d0>)
 800730e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8007312:	bf94      	ite	ls
 8007314:	4690      	movls	r8, r2
 8007316:	4698      	movhi	r8, r3
 8007318:	2303      	movs	r3, #3
 800731a:	6123      	str	r3, [r4, #16]
 800731c:	f02b 0304 	bic.w	r3, fp, #4
 8007320:	6023      	str	r3, [r4, #0]
 8007322:	f04f 0900 	mov.w	r9, #0
 8007326:	9700      	str	r7, [sp, #0]
 8007328:	4633      	mov	r3, r6
 800732a:	aa0b      	add	r2, sp, #44	@ 0x2c
 800732c:	4621      	mov	r1, r4
 800732e:	4628      	mov	r0, r5
 8007330:	f000 f9d2 	bl	80076d8 <_printf_common>
 8007334:	3001      	adds	r0, #1
 8007336:	f040 808d 	bne.w	8007454 <_printf_float+0x1d0>
 800733a:	f04f 30ff 	mov.w	r0, #4294967295
 800733e:	b00d      	add	sp, #52	@ 0x34
 8007340:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007344:	4642      	mov	r2, r8
 8007346:	464b      	mov	r3, r9
 8007348:	4640      	mov	r0, r8
 800734a:	4649      	mov	r1, r9
 800734c:	f7f9 fbf6 	bl	8000b3c <__aeabi_dcmpun>
 8007350:	b140      	cbz	r0, 8007364 <_printf_float+0xe0>
 8007352:	464b      	mov	r3, r9
 8007354:	2b00      	cmp	r3, #0
 8007356:	bfbc      	itt	lt
 8007358:	232d      	movlt	r3, #45	@ 0x2d
 800735a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800735e:	4a7e      	ldr	r2, [pc, #504]	@ (8007558 <_printf_float+0x2d4>)
 8007360:	4b7e      	ldr	r3, [pc, #504]	@ (800755c <_printf_float+0x2d8>)
 8007362:	e7d4      	b.n	800730e <_printf_float+0x8a>
 8007364:	6863      	ldr	r3, [r4, #4]
 8007366:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800736a:	9206      	str	r2, [sp, #24]
 800736c:	1c5a      	adds	r2, r3, #1
 800736e:	d13b      	bne.n	80073e8 <_printf_float+0x164>
 8007370:	2306      	movs	r3, #6
 8007372:	6063      	str	r3, [r4, #4]
 8007374:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8007378:	2300      	movs	r3, #0
 800737a:	6022      	str	r2, [r4, #0]
 800737c:	9303      	str	r3, [sp, #12]
 800737e:	ab0a      	add	r3, sp, #40	@ 0x28
 8007380:	e9cd a301 	strd	sl, r3, [sp, #4]
 8007384:	ab09      	add	r3, sp, #36	@ 0x24
 8007386:	9300      	str	r3, [sp, #0]
 8007388:	6861      	ldr	r1, [r4, #4]
 800738a:	ec49 8b10 	vmov	d0, r8, r9
 800738e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8007392:	4628      	mov	r0, r5
 8007394:	f7ff fed6 	bl	8007144 <__cvt>
 8007398:	9b06      	ldr	r3, [sp, #24]
 800739a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800739c:	2b47      	cmp	r3, #71	@ 0x47
 800739e:	4680      	mov	r8, r0
 80073a0:	d129      	bne.n	80073f6 <_printf_float+0x172>
 80073a2:	1cc8      	adds	r0, r1, #3
 80073a4:	db02      	blt.n	80073ac <_printf_float+0x128>
 80073a6:	6863      	ldr	r3, [r4, #4]
 80073a8:	4299      	cmp	r1, r3
 80073aa:	dd41      	ble.n	8007430 <_printf_float+0x1ac>
 80073ac:	f1aa 0a02 	sub.w	sl, sl, #2
 80073b0:	fa5f fa8a 	uxtb.w	sl, sl
 80073b4:	3901      	subs	r1, #1
 80073b6:	4652      	mov	r2, sl
 80073b8:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80073bc:	9109      	str	r1, [sp, #36]	@ 0x24
 80073be:	f7ff ff26 	bl	800720e <__exponent>
 80073c2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80073c4:	1813      	adds	r3, r2, r0
 80073c6:	2a01      	cmp	r2, #1
 80073c8:	4681      	mov	r9, r0
 80073ca:	6123      	str	r3, [r4, #16]
 80073cc:	dc02      	bgt.n	80073d4 <_printf_float+0x150>
 80073ce:	6822      	ldr	r2, [r4, #0]
 80073d0:	07d2      	lsls	r2, r2, #31
 80073d2:	d501      	bpl.n	80073d8 <_printf_float+0x154>
 80073d4:	3301      	adds	r3, #1
 80073d6:	6123      	str	r3, [r4, #16]
 80073d8:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80073dc:	2b00      	cmp	r3, #0
 80073de:	d0a2      	beq.n	8007326 <_printf_float+0xa2>
 80073e0:	232d      	movs	r3, #45	@ 0x2d
 80073e2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80073e6:	e79e      	b.n	8007326 <_printf_float+0xa2>
 80073e8:	9a06      	ldr	r2, [sp, #24]
 80073ea:	2a47      	cmp	r2, #71	@ 0x47
 80073ec:	d1c2      	bne.n	8007374 <_printf_float+0xf0>
 80073ee:	2b00      	cmp	r3, #0
 80073f0:	d1c0      	bne.n	8007374 <_printf_float+0xf0>
 80073f2:	2301      	movs	r3, #1
 80073f4:	e7bd      	b.n	8007372 <_printf_float+0xee>
 80073f6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80073fa:	d9db      	bls.n	80073b4 <_printf_float+0x130>
 80073fc:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8007400:	d118      	bne.n	8007434 <_printf_float+0x1b0>
 8007402:	2900      	cmp	r1, #0
 8007404:	6863      	ldr	r3, [r4, #4]
 8007406:	dd0b      	ble.n	8007420 <_printf_float+0x19c>
 8007408:	6121      	str	r1, [r4, #16]
 800740a:	b913      	cbnz	r3, 8007412 <_printf_float+0x18e>
 800740c:	6822      	ldr	r2, [r4, #0]
 800740e:	07d0      	lsls	r0, r2, #31
 8007410:	d502      	bpl.n	8007418 <_printf_float+0x194>
 8007412:	3301      	adds	r3, #1
 8007414:	440b      	add	r3, r1
 8007416:	6123      	str	r3, [r4, #16]
 8007418:	65a1      	str	r1, [r4, #88]	@ 0x58
 800741a:	f04f 0900 	mov.w	r9, #0
 800741e:	e7db      	b.n	80073d8 <_printf_float+0x154>
 8007420:	b913      	cbnz	r3, 8007428 <_printf_float+0x1a4>
 8007422:	6822      	ldr	r2, [r4, #0]
 8007424:	07d2      	lsls	r2, r2, #31
 8007426:	d501      	bpl.n	800742c <_printf_float+0x1a8>
 8007428:	3302      	adds	r3, #2
 800742a:	e7f4      	b.n	8007416 <_printf_float+0x192>
 800742c:	2301      	movs	r3, #1
 800742e:	e7f2      	b.n	8007416 <_printf_float+0x192>
 8007430:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8007434:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007436:	4299      	cmp	r1, r3
 8007438:	db05      	blt.n	8007446 <_printf_float+0x1c2>
 800743a:	6823      	ldr	r3, [r4, #0]
 800743c:	6121      	str	r1, [r4, #16]
 800743e:	07d8      	lsls	r0, r3, #31
 8007440:	d5ea      	bpl.n	8007418 <_printf_float+0x194>
 8007442:	1c4b      	adds	r3, r1, #1
 8007444:	e7e7      	b.n	8007416 <_printf_float+0x192>
 8007446:	2900      	cmp	r1, #0
 8007448:	bfd4      	ite	le
 800744a:	f1c1 0202 	rsble	r2, r1, #2
 800744e:	2201      	movgt	r2, #1
 8007450:	4413      	add	r3, r2
 8007452:	e7e0      	b.n	8007416 <_printf_float+0x192>
 8007454:	6823      	ldr	r3, [r4, #0]
 8007456:	055a      	lsls	r2, r3, #21
 8007458:	d407      	bmi.n	800746a <_printf_float+0x1e6>
 800745a:	6923      	ldr	r3, [r4, #16]
 800745c:	4642      	mov	r2, r8
 800745e:	4631      	mov	r1, r6
 8007460:	4628      	mov	r0, r5
 8007462:	47b8      	blx	r7
 8007464:	3001      	adds	r0, #1
 8007466:	d12b      	bne.n	80074c0 <_printf_float+0x23c>
 8007468:	e767      	b.n	800733a <_printf_float+0xb6>
 800746a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800746e:	f240 80dd 	bls.w	800762c <_printf_float+0x3a8>
 8007472:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8007476:	2200      	movs	r2, #0
 8007478:	2300      	movs	r3, #0
 800747a:	f7f9 fb2d 	bl	8000ad8 <__aeabi_dcmpeq>
 800747e:	2800      	cmp	r0, #0
 8007480:	d033      	beq.n	80074ea <_printf_float+0x266>
 8007482:	4a37      	ldr	r2, [pc, #220]	@ (8007560 <_printf_float+0x2dc>)
 8007484:	2301      	movs	r3, #1
 8007486:	4631      	mov	r1, r6
 8007488:	4628      	mov	r0, r5
 800748a:	47b8      	blx	r7
 800748c:	3001      	adds	r0, #1
 800748e:	f43f af54 	beq.w	800733a <_printf_float+0xb6>
 8007492:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8007496:	4543      	cmp	r3, r8
 8007498:	db02      	blt.n	80074a0 <_printf_float+0x21c>
 800749a:	6823      	ldr	r3, [r4, #0]
 800749c:	07d8      	lsls	r0, r3, #31
 800749e:	d50f      	bpl.n	80074c0 <_printf_float+0x23c>
 80074a0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80074a4:	4631      	mov	r1, r6
 80074a6:	4628      	mov	r0, r5
 80074a8:	47b8      	blx	r7
 80074aa:	3001      	adds	r0, #1
 80074ac:	f43f af45 	beq.w	800733a <_printf_float+0xb6>
 80074b0:	f04f 0900 	mov.w	r9, #0
 80074b4:	f108 38ff 	add.w	r8, r8, #4294967295
 80074b8:	f104 0a1a 	add.w	sl, r4, #26
 80074bc:	45c8      	cmp	r8, r9
 80074be:	dc09      	bgt.n	80074d4 <_printf_float+0x250>
 80074c0:	6823      	ldr	r3, [r4, #0]
 80074c2:	079b      	lsls	r3, r3, #30
 80074c4:	f100 8103 	bmi.w	80076ce <_printf_float+0x44a>
 80074c8:	68e0      	ldr	r0, [r4, #12]
 80074ca:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80074cc:	4298      	cmp	r0, r3
 80074ce:	bfb8      	it	lt
 80074d0:	4618      	movlt	r0, r3
 80074d2:	e734      	b.n	800733e <_printf_float+0xba>
 80074d4:	2301      	movs	r3, #1
 80074d6:	4652      	mov	r2, sl
 80074d8:	4631      	mov	r1, r6
 80074da:	4628      	mov	r0, r5
 80074dc:	47b8      	blx	r7
 80074de:	3001      	adds	r0, #1
 80074e0:	f43f af2b 	beq.w	800733a <_printf_float+0xb6>
 80074e4:	f109 0901 	add.w	r9, r9, #1
 80074e8:	e7e8      	b.n	80074bc <_printf_float+0x238>
 80074ea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80074ec:	2b00      	cmp	r3, #0
 80074ee:	dc39      	bgt.n	8007564 <_printf_float+0x2e0>
 80074f0:	4a1b      	ldr	r2, [pc, #108]	@ (8007560 <_printf_float+0x2dc>)
 80074f2:	2301      	movs	r3, #1
 80074f4:	4631      	mov	r1, r6
 80074f6:	4628      	mov	r0, r5
 80074f8:	47b8      	blx	r7
 80074fa:	3001      	adds	r0, #1
 80074fc:	f43f af1d 	beq.w	800733a <_printf_float+0xb6>
 8007500:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8007504:	ea59 0303 	orrs.w	r3, r9, r3
 8007508:	d102      	bne.n	8007510 <_printf_float+0x28c>
 800750a:	6823      	ldr	r3, [r4, #0]
 800750c:	07d9      	lsls	r1, r3, #31
 800750e:	d5d7      	bpl.n	80074c0 <_printf_float+0x23c>
 8007510:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007514:	4631      	mov	r1, r6
 8007516:	4628      	mov	r0, r5
 8007518:	47b8      	blx	r7
 800751a:	3001      	adds	r0, #1
 800751c:	f43f af0d 	beq.w	800733a <_printf_float+0xb6>
 8007520:	f04f 0a00 	mov.w	sl, #0
 8007524:	f104 0b1a 	add.w	fp, r4, #26
 8007528:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800752a:	425b      	negs	r3, r3
 800752c:	4553      	cmp	r3, sl
 800752e:	dc01      	bgt.n	8007534 <_printf_float+0x2b0>
 8007530:	464b      	mov	r3, r9
 8007532:	e793      	b.n	800745c <_printf_float+0x1d8>
 8007534:	2301      	movs	r3, #1
 8007536:	465a      	mov	r2, fp
 8007538:	4631      	mov	r1, r6
 800753a:	4628      	mov	r0, r5
 800753c:	47b8      	blx	r7
 800753e:	3001      	adds	r0, #1
 8007540:	f43f aefb 	beq.w	800733a <_printf_float+0xb6>
 8007544:	f10a 0a01 	add.w	sl, sl, #1
 8007548:	e7ee      	b.n	8007528 <_printf_float+0x2a4>
 800754a:	bf00      	nop
 800754c:	7fefffff 	.word	0x7fefffff
 8007550:	0800ada0 	.word	0x0800ada0
 8007554:	0800ada4 	.word	0x0800ada4
 8007558:	0800ada8 	.word	0x0800ada8
 800755c:	0800adac 	.word	0x0800adac
 8007560:	0800adb0 	.word	0x0800adb0
 8007564:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007566:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800756a:	4553      	cmp	r3, sl
 800756c:	bfa8      	it	ge
 800756e:	4653      	movge	r3, sl
 8007570:	2b00      	cmp	r3, #0
 8007572:	4699      	mov	r9, r3
 8007574:	dc36      	bgt.n	80075e4 <_printf_float+0x360>
 8007576:	f04f 0b00 	mov.w	fp, #0
 800757a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800757e:	f104 021a 	add.w	r2, r4, #26
 8007582:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007584:	9306      	str	r3, [sp, #24]
 8007586:	eba3 0309 	sub.w	r3, r3, r9
 800758a:	455b      	cmp	r3, fp
 800758c:	dc31      	bgt.n	80075f2 <_printf_float+0x36e>
 800758e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007590:	459a      	cmp	sl, r3
 8007592:	dc3a      	bgt.n	800760a <_printf_float+0x386>
 8007594:	6823      	ldr	r3, [r4, #0]
 8007596:	07da      	lsls	r2, r3, #31
 8007598:	d437      	bmi.n	800760a <_printf_float+0x386>
 800759a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800759c:	ebaa 0903 	sub.w	r9, sl, r3
 80075a0:	9b06      	ldr	r3, [sp, #24]
 80075a2:	ebaa 0303 	sub.w	r3, sl, r3
 80075a6:	4599      	cmp	r9, r3
 80075a8:	bfa8      	it	ge
 80075aa:	4699      	movge	r9, r3
 80075ac:	f1b9 0f00 	cmp.w	r9, #0
 80075b0:	dc33      	bgt.n	800761a <_printf_float+0x396>
 80075b2:	f04f 0800 	mov.w	r8, #0
 80075b6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80075ba:	f104 0b1a 	add.w	fp, r4, #26
 80075be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80075c0:	ebaa 0303 	sub.w	r3, sl, r3
 80075c4:	eba3 0309 	sub.w	r3, r3, r9
 80075c8:	4543      	cmp	r3, r8
 80075ca:	f77f af79 	ble.w	80074c0 <_printf_float+0x23c>
 80075ce:	2301      	movs	r3, #1
 80075d0:	465a      	mov	r2, fp
 80075d2:	4631      	mov	r1, r6
 80075d4:	4628      	mov	r0, r5
 80075d6:	47b8      	blx	r7
 80075d8:	3001      	adds	r0, #1
 80075da:	f43f aeae 	beq.w	800733a <_printf_float+0xb6>
 80075de:	f108 0801 	add.w	r8, r8, #1
 80075e2:	e7ec      	b.n	80075be <_printf_float+0x33a>
 80075e4:	4642      	mov	r2, r8
 80075e6:	4631      	mov	r1, r6
 80075e8:	4628      	mov	r0, r5
 80075ea:	47b8      	blx	r7
 80075ec:	3001      	adds	r0, #1
 80075ee:	d1c2      	bne.n	8007576 <_printf_float+0x2f2>
 80075f0:	e6a3      	b.n	800733a <_printf_float+0xb6>
 80075f2:	2301      	movs	r3, #1
 80075f4:	4631      	mov	r1, r6
 80075f6:	4628      	mov	r0, r5
 80075f8:	9206      	str	r2, [sp, #24]
 80075fa:	47b8      	blx	r7
 80075fc:	3001      	adds	r0, #1
 80075fe:	f43f ae9c 	beq.w	800733a <_printf_float+0xb6>
 8007602:	9a06      	ldr	r2, [sp, #24]
 8007604:	f10b 0b01 	add.w	fp, fp, #1
 8007608:	e7bb      	b.n	8007582 <_printf_float+0x2fe>
 800760a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800760e:	4631      	mov	r1, r6
 8007610:	4628      	mov	r0, r5
 8007612:	47b8      	blx	r7
 8007614:	3001      	adds	r0, #1
 8007616:	d1c0      	bne.n	800759a <_printf_float+0x316>
 8007618:	e68f      	b.n	800733a <_printf_float+0xb6>
 800761a:	9a06      	ldr	r2, [sp, #24]
 800761c:	464b      	mov	r3, r9
 800761e:	4442      	add	r2, r8
 8007620:	4631      	mov	r1, r6
 8007622:	4628      	mov	r0, r5
 8007624:	47b8      	blx	r7
 8007626:	3001      	adds	r0, #1
 8007628:	d1c3      	bne.n	80075b2 <_printf_float+0x32e>
 800762a:	e686      	b.n	800733a <_printf_float+0xb6>
 800762c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8007630:	f1ba 0f01 	cmp.w	sl, #1
 8007634:	dc01      	bgt.n	800763a <_printf_float+0x3b6>
 8007636:	07db      	lsls	r3, r3, #31
 8007638:	d536      	bpl.n	80076a8 <_printf_float+0x424>
 800763a:	2301      	movs	r3, #1
 800763c:	4642      	mov	r2, r8
 800763e:	4631      	mov	r1, r6
 8007640:	4628      	mov	r0, r5
 8007642:	47b8      	blx	r7
 8007644:	3001      	adds	r0, #1
 8007646:	f43f ae78 	beq.w	800733a <_printf_float+0xb6>
 800764a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800764e:	4631      	mov	r1, r6
 8007650:	4628      	mov	r0, r5
 8007652:	47b8      	blx	r7
 8007654:	3001      	adds	r0, #1
 8007656:	f43f ae70 	beq.w	800733a <_printf_float+0xb6>
 800765a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800765e:	2200      	movs	r2, #0
 8007660:	2300      	movs	r3, #0
 8007662:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007666:	f7f9 fa37 	bl	8000ad8 <__aeabi_dcmpeq>
 800766a:	b9c0      	cbnz	r0, 800769e <_printf_float+0x41a>
 800766c:	4653      	mov	r3, sl
 800766e:	f108 0201 	add.w	r2, r8, #1
 8007672:	4631      	mov	r1, r6
 8007674:	4628      	mov	r0, r5
 8007676:	47b8      	blx	r7
 8007678:	3001      	adds	r0, #1
 800767a:	d10c      	bne.n	8007696 <_printf_float+0x412>
 800767c:	e65d      	b.n	800733a <_printf_float+0xb6>
 800767e:	2301      	movs	r3, #1
 8007680:	465a      	mov	r2, fp
 8007682:	4631      	mov	r1, r6
 8007684:	4628      	mov	r0, r5
 8007686:	47b8      	blx	r7
 8007688:	3001      	adds	r0, #1
 800768a:	f43f ae56 	beq.w	800733a <_printf_float+0xb6>
 800768e:	f108 0801 	add.w	r8, r8, #1
 8007692:	45d0      	cmp	r8, sl
 8007694:	dbf3      	blt.n	800767e <_printf_float+0x3fa>
 8007696:	464b      	mov	r3, r9
 8007698:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800769c:	e6df      	b.n	800745e <_printf_float+0x1da>
 800769e:	f04f 0800 	mov.w	r8, #0
 80076a2:	f104 0b1a 	add.w	fp, r4, #26
 80076a6:	e7f4      	b.n	8007692 <_printf_float+0x40e>
 80076a8:	2301      	movs	r3, #1
 80076aa:	4642      	mov	r2, r8
 80076ac:	e7e1      	b.n	8007672 <_printf_float+0x3ee>
 80076ae:	2301      	movs	r3, #1
 80076b0:	464a      	mov	r2, r9
 80076b2:	4631      	mov	r1, r6
 80076b4:	4628      	mov	r0, r5
 80076b6:	47b8      	blx	r7
 80076b8:	3001      	adds	r0, #1
 80076ba:	f43f ae3e 	beq.w	800733a <_printf_float+0xb6>
 80076be:	f108 0801 	add.w	r8, r8, #1
 80076c2:	68e3      	ldr	r3, [r4, #12]
 80076c4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80076c6:	1a5b      	subs	r3, r3, r1
 80076c8:	4543      	cmp	r3, r8
 80076ca:	dcf0      	bgt.n	80076ae <_printf_float+0x42a>
 80076cc:	e6fc      	b.n	80074c8 <_printf_float+0x244>
 80076ce:	f04f 0800 	mov.w	r8, #0
 80076d2:	f104 0919 	add.w	r9, r4, #25
 80076d6:	e7f4      	b.n	80076c2 <_printf_float+0x43e>

080076d8 <_printf_common>:
 80076d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80076dc:	4616      	mov	r6, r2
 80076de:	4698      	mov	r8, r3
 80076e0:	688a      	ldr	r2, [r1, #8]
 80076e2:	690b      	ldr	r3, [r1, #16]
 80076e4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80076e8:	4293      	cmp	r3, r2
 80076ea:	bfb8      	it	lt
 80076ec:	4613      	movlt	r3, r2
 80076ee:	6033      	str	r3, [r6, #0]
 80076f0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80076f4:	4607      	mov	r7, r0
 80076f6:	460c      	mov	r4, r1
 80076f8:	b10a      	cbz	r2, 80076fe <_printf_common+0x26>
 80076fa:	3301      	adds	r3, #1
 80076fc:	6033      	str	r3, [r6, #0]
 80076fe:	6823      	ldr	r3, [r4, #0]
 8007700:	0699      	lsls	r1, r3, #26
 8007702:	bf42      	ittt	mi
 8007704:	6833      	ldrmi	r3, [r6, #0]
 8007706:	3302      	addmi	r3, #2
 8007708:	6033      	strmi	r3, [r6, #0]
 800770a:	6825      	ldr	r5, [r4, #0]
 800770c:	f015 0506 	ands.w	r5, r5, #6
 8007710:	d106      	bne.n	8007720 <_printf_common+0x48>
 8007712:	f104 0a19 	add.w	sl, r4, #25
 8007716:	68e3      	ldr	r3, [r4, #12]
 8007718:	6832      	ldr	r2, [r6, #0]
 800771a:	1a9b      	subs	r3, r3, r2
 800771c:	42ab      	cmp	r3, r5
 800771e:	dc26      	bgt.n	800776e <_printf_common+0x96>
 8007720:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007724:	6822      	ldr	r2, [r4, #0]
 8007726:	3b00      	subs	r3, #0
 8007728:	bf18      	it	ne
 800772a:	2301      	movne	r3, #1
 800772c:	0692      	lsls	r2, r2, #26
 800772e:	d42b      	bmi.n	8007788 <_printf_common+0xb0>
 8007730:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007734:	4641      	mov	r1, r8
 8007736:	4638      	mov	r0, r7
 8007738:	47c8      	blx	r9
 800773a:	3001      	adds	r0, #1
 800773c:	d01e      	beq.n	800777c <_printf_common+0xa4>
 800773e:	6823      	ldr	r3, [r4, #0]
 8007740:	6922      	ldr	r2, [r4, #16]
 8007742:	f003 0306 	and.w	r3, r3, #6
 8007746:	2b04      	cmp	r3, #4
 8007748:	bf02      	ittt	eq
 800774a:	68e5      	ldreq	r5, [r4, #12]
 800774c:	6833      	ldreq	r3, [r6, #0]
 800774e:	1aed      	subeq	r5, r5, r3
 8007750:	68a3      	ldr	r3, [r4, #8]
 8007752:	bf0c      	ite	eq
 8007754:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007758:	2500      	movne	r5, #0
 800775a:	4293      	cmp	r3, r2
 800775c:	bfc4      	itt	gt
 800775e:	1a9b      	subgt	r3, r3, r2
 8007760:	18ed      	addgt	r5, r5, r3
 8007762:	2600      	movs	r6, #0
 8007764:	341a      	adds	r4, #26
 8007766:	42b5      	cmp	r5, r6
 8007768:	d11a      	bne.n	80077a0 <_printf_common+0xc8>
 800776a:	2000      	movs	r0, #0
 800776c:	e008      	b.n	8007780 <_printf_common+0xa8>
 800776e:	2301      	movs	r3, #1
 8007770:	4652      	mov	r2, sl
 8007772:	4641      	mov	r1, r8
 8007774:	4638      	mov	r0, r7
 8007776:	47c8      	blx	r9
 8007778:	3001      	adds	r0, #1
 800777a:	d103      	bne.n	8007784 <_printf_common+0xac>
 800777c:	f04f 30ff 	mov.w	r0, #4294967295
 8007780:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007784:	3501      	adds	r5, #1
 8007786:	e7c6      	b.n	8007716 <_printf_common+0x3e>
 8007788:	18e1      	adds	r1, r4, r3
 800778a:	1c5a      	adds	r2, r3, #1
 800778c:	2030      	movs	r0, #48	@ 0x30
 800778e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007792:	4422      	add	r2, r4
 8007794:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007798:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800779c:	3302      	adds	r3, #2
 800779e:	e7c7      	b.n	8007730 <_printf_common+0x58>
 80077a0:	2301      	movs	r3, #1
 80077a2:	4622      	mov	r2, r4
 80077a4:	4641      	mov	r1, r8
 80077a6:	4638      	mov	r0, r7
 80077a8:	47c8      	blx	r9
 80077aa:	3001      	adds	r0, #1
 80077ac:	d0e6      	beq.n	800777c <_printf_common+0xa4>
 80077ae:	3601      	adds	r6, #1
 80077b0:	e7d9      	b.n	8007766 <_printf_common+0x8e>
	...

080077b4 <_printf_i>:
 80077b4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80077b8:	7e0f      	ldrb	r7, [r1, #24]
 80077ba:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80077bc:	2f78      	cmp	r7, #120	@ 0x78
 80077be:	4691      	mov	r9, r2
 80077c0:	4680      	mov	r8, r0
 80077c2:	460c      	mov	r4, r1
 80077c4:	469a      	mov	sl, r3
 80077c6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80077ca:	d807      	bhi.n	80077dc <_printf_i+0x28>
 80077cc:	2f62      	cmp	r7, #98	@ 0x62
 80077ce:	d80a      	bhi.n	80077e6 <_printf_i+0x32>
 80077d0:	2f00      	cmp	r7, #0
 80077d2:	f000 80d2 	beq.w	800797a <_printf_i+0x1c6>
 80077d6:	2f58      	cmp	r7, #88	@ 0x58
 80077d8:	f000 80b9 	beq.w	800794e <_printf_i+0x19a>
 80077dc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80077e0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80077e4:	e03a      	b.n	800785c <_printf_i+0xa8>
 80077e6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80077ea:	2b15      	cmp	r3, #21
 80077ec:	d8f6      	bhi.n	80077dc <_printf_i+0x28>
 80077ee:	a101      	add	r1, pc, #4	@ (adr r1, 80077f4 <_printf_i+0x40>)
 80077f0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80077f4:	0800784d 	.word	0x0800784d
 80077f8:	08007861 	.word	0x08007861
 80077fc:	080077dd 	.word	0x080077dd
 8007800:	080077dd 	.word	0x080077dd
 8007804:	080077dd 	.word	0x080077dd
 8007808:	080077dd 	.word	0x080077dd
 800780c:	08007861 	.word	0x08007861
 8007810:	080077dd 	.word	0x080077dd
 8007814:	080077dd 	.word	0x080077dd
 8007818:	080077dd 	.word	0x080077dd
 800781c:	080077dd 	.word	0x080077dd
 8007820:	08007961 	.word	0x08007961
 8007824:	0800788b 	.word	0x0800788b
 8007828:	0800791b 	.word	0x0800791b
 800782c:	080077dd 	.word	0x080077dd
 8007830:	080077dd 	.word	0x080077dd
 8007834:	08007983 	.word	0x08007983
 8007838:	080077dd 	.word	0x080077dd
 800783c:	0800788b 	.word	0x0800788b
 8007840:	080077dd 	.word	0x080077dd
 8007844:	080077dd 	.word	0x080077dd
 8007848:	08007923 	.word	0x08007923
 800784c:	6833      	ldr	r3, [r6, #0]
 800784e:	1d1a      	adds	r2, r3, #4
 8007850:	681b      	ldr	r3, [r3, #0]
 8007852:	6032      	str	r2, [r6, #0]
 8007854:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007858:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800785c:	2301      	movs	r3, #1
 800785e:	e09d      	b.n	800799c <_printf_i+0x1e8>
 8007860:	6833      	ldr	r3, [r6, #0]
 8007862:	6820      	ldr	r0, [r4, #0]
 8007864:	1d19      	adds	r1, r3, #4
 8007866:	6031      	str	r1, [r6, #0]
 8007868:	0606      	lsls	r6, r0, #24
 800786a:	d501      	bpl.n	8007870 <_printf_i+0xbc>
 800786c:	681d      	ldr	r5, [r3, #0]
 800786e:	e003      	b.n	8007878 <_printf_i+0xc4>
 8007870:	0645      	lsls	r5, r0, #25
 8007872:	d5fb      	bpl.n	800786c <_printf_i+0xb8>
 8007874:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007878:	2d00      	cmp	r5, #0
 800787a:	da03      	bge.n	8007884 <_printf_i+0xd0>
 800787c:	232d      	movs	r3, #45	@ 0x2d
 800787e:	426d      	negs	r5, r5
 8007880:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007884:	4859      	ldr	r0, [pc, #356]	@ (80079ec <_printf_i+0x238>)
 8007886:	230a      	movs	r3, #10
 8007888:	e011      	b.n	80078ae <_printf_i+0xfa>
 800788a:	6821      	ldr	r1, [r4, #0]
 800788c:	6833      	ldr	r3, [r6, #0]
 800788e:	0608      	lsls	r0, r1, #24
 8007890:	f853 5b04 	ldr.w	r5, [r3], #4
 8007894:	d402      	bmi.n	800789c <_printf_i+0xe8>
 8007896:	0649      	lsls	r1, r1, #25
 8007898:	bf48      	it	mi
 800789a:	b2ad      	uxthmi	r5, r5
 800789c:	2f6f      	cmp	r7, #111	@ 0x6f
 800789e:	4853      	ldr	r0, [pc, #332]	@ (80079ec <_printf_i+0x238>)
 80078a0:	6033      	str	r3, [r6, #0]
 80078a2:	bf14      	ite	ne
 80078a4:	230a      	movne	r3, #10
 80078a6:	2308      	moveq	r3, #8
 80078a8:	2100      	movs	r1, #0
 80078aa:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80078ae:	6866      	ldr	r6, [r4, #4]
 80078b0:	60a6      	str	r6, [r4, #8]
 80078b2:	2e00      	cmp	r6, #0
 80078b4:	bfa2      	ittt	ge
 80078b6:	6821      	ldrge	r1, [r4, #0]
 80078b8:	f021 0104 	bicge.w	r1, r1, #4
 80078bc:	6021      	strge	r1, [r4, #0]
 80078be:	b90d      	cbnz	r5, 80078c4 <_printf_i+0x110>
 80078c0:	2e00      	cmp	r6, #0
 80078c2:	d04b      	beq.n	800795c <_printf_i+0x1a8>
 80078c4:	4616      	mov	r6, r2
 80078c6:	fbb5 f1f3 	udiv	r1, r5, r3
 80078ca:	fb03 5711 	mls	r7, r3, r1, r5
 80078ce:	5dc7      	ldrb	r7, [r0, r7]
 80078d0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80078d4:	462f      	mov	r7, r5
 80078d6:	42bb      	cmp	r3, r7
 80078d8:	460d      	mov	r5, r1
 80078da:	d9f4      	bls.n	80078c6 <_printf_i+0x112>
 80078dc:	2b08      	cmp	r3, #8
 80078de:	d10b      	bne.n	80078f8 <_printf_i+0x144>
 80078e0:	6823      	ldr	r3, [r4, #0]
 80078e2:	07df      	lsls	r7, r3, #31
 80078e4:	d508      	bpl.n	80078f8 <_printf_i+0x144>
 80078e6:	6923      	ldr	r3, [r4, #16]
 80078e8:	6861      	ldr	r1, [r4, #4]
 80078ea:	4299      	cmp	r1, r3
 80078ec:	bfde      	ittt	le
 80078ee:	2330      	movle	r3, #48	@ 0x30
 80078f0:	f806 3c01 	strble.w	r3, [r6, #-1]
 80078f4:	f106 36ff 	addle.w	r6, r6, #4294967295
 80078f8:	1b92      	subs	r2, r2, r6
 80078fa:	6122      	str	r2, [r4, #16]
 80078fc:	f8cd a000 	str.w	sl, [sp]
 8007900:	464b      	mov	r3, r9
 8007902:	aa03      	add	r2, sp, #12
 8007904:	4621      	mov	r1, r4
 8007906:	4640      	mov	r0, r8
 8007908:	f7ff fee6 	bl	80076d8 <_printf_common>
 800790c:	3001      	adds	r0, #1
 800790e:	d14a      	bne.n	80079a6 <_printf_i+0x1f2>
 8007910:	f04f 30ff 	mov.w	r0, #4294967295
 8007914:	b004      	add	sp, #16
 8007916:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800791a:	6823      	ldr	r3, [r4, #0]
 800791c:	f043 0320 	orr.w	r3, r3, #32
 8007920:	6023      	str	r3, [r4, #0]
 8007922:	4833      	ldr	r0, [pc, #204]	@ (80079f0 <_printf_i+0x23c>)
 8007924:	2778      	movs	r7, #120	@ 0x78
 8007926:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800792a:	6823      	ldr	r3, [r4, #0]
 800792c:	6831      	ldr	r1, [r6, #0]
 800792e:	061f      	lsls	r7, r3, #24
 8007930:	f851 5b04 	ldr.w	r5, [r1], #4
 8007934:	d402      	bmi.n	800793c <_printf_i+0x188>
 8007936:	065f      	lsls	r7, r3, #25
 8007938:	bf48      	it	mi
 800793a:	b2ad      	uxthmi	r5, r5
 800793c:	6031      	str	r1, [r6, #0]
 800793e:	07d9      	lsls	r1, r3, #31
 8007940:	bf44      	itt	mi
 8007942:	f043 0320 	orrmi.w	r3, r3, #32
 8007946:	6023      	strmi	r3, [r4, #0]
 8007948:	b11d      	cbz	r5, 8007952 <_printf_i+0x19e>
 800794a:	2310      	movs	r3, #16
 800794c:	e7ac      	b.n	80078a8 <_printf_i+0xf4>
 800794e:	4827      	ldr	r0, [pc, #156]	@ (80079ec <_printf_i+0x238>)
 8007950:	e7e9      	b.n	8007926 <_printf_i+0x172>
 8007952:	6823      	ldr	r3, [r4, #0]
 8007954:	f023 0320 	bic.w	r3, r3, #32
 8007958:	6023      	str	r3, [r4, #0]
 800795a:	e7f6      	b.n	800794a <_printf_i+0x196>
 800795c:	4616      	mov	r6, r2
 800795e:	e7bd      	b.n	80078dc <_printf_i+0x128>
 8007960:	6833      	ldr	r3, [r6, #0]
 8007962:	6825      	ldr	r5, [r4, #0]
 8007964:	6961      	ldr	r1, [r4, #20]
 8007966:	1d18      	adds	r0, r3, #4
 8007968:	6030      	str	r0, [r6, #0]
 800796a:	062e      	lsls	r6, r5, #24
 800796c:	681b      	ldr	r3, [r3, #0]
 800796e:	d501      	bpl.n	8007974 <_printf_i+0x1c0>
 8007970:	6019      	str	r1, [r3, #0]
 8007972:	e002      	b.n	800797a <_printf_i+0x1c6>
 8007974:	0668      	lsls	r0, r5, #25
 8007976:	d5fb      	bpl.n	8007970 <_printf_i+0x1bc>
 8007978:	8019      	strh	r1, [r3, #0]
 800797a:	2300      	movs	r3, #0
 800797c:	6123      	str	r3, [r4, #16]
 800797e:	4616      	mov	r6, r2
 8007980:	e7bc      	b.n	80078fc <_printf_i+0x148>
 8007982:	6833      	ldr	r3, [r6, #0]
 8007984:	1d1a      	adds	r2, r3, #4
 8007986:	6032      	str	r2, [r6, #0]
 8007988:	681e      	ldr	r6, [r3, #0]
 800798a:	6862      	ldr	r2, [r4, #4]
 800798c:	2100      	movs	r1, #0
 800798e:	4630      	mov	r0, r6
 8007990:	f7f8 fc26 	bl	80001e0 <memchr>
 8007994:	b108      	cbz	r0, 800799a <_printf_i+0x1e6>
 8007996:	1b80      	subs	r0, r0, r6
 8007998:	6060      	str	r0, [r4, #4]
 800799a:	6863      	ldr	r3, [r4, #4]
 800799c:	6123      	str	r3, [r4, #16]
 800799e:	2300      	movs	r3, #0
 80079a0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80079a4:	e7aa      	b.n	80078fc <_printf_i+0x148>
 80079a6:	6923      	ldr	r3, [r4, #16]
 80079a8:	4632      	mov	r2, r6
 80079aa:	4649      	mov	r1, r9
 80079ac:	4640      	mov	r0, r8
 80079ae:	47d0      	blx	sl
 80079b0:	3001      	adds	r0, #1
 80079b2:	d0ad      	beq.n	8007910 <_printf_i+0x15c>
 80079b4:	6823      	ldr	r3, [r4, #0]
 80079b6:	079b      	lsls	r3, r3, #30
 80079b8:	d413      	bmi.n	80079e2 <_printf_i+0x22e>
 80079ba:	68e0      	ldr	r0, [r4, #12]
 80079bc:	9b03      	ldr	r3, [sp, #12]
 80079be:	4298      	cmp	r0, r3
 80079c0:	bfb8      	it	lt
 80079c2:	4618      	movlt	r0, r3
 80079c4:	e7a6      	b.n	8007914 <_printf_i+0x160>
 80079c6:	2301      	movs	r3, #1
 80079c8:	4632      	mov	r2, r6
 80079ca:	4649      	mov	r1, r9
 80079cc:	4640      	mov	r0, r8
 80079ce:	47d0      	blx	sl
 80079d0:	3001      	adds	r0, #1
 80079d2:	d09d      	beq.n	8007910 <_printf_i+0x15c>
 80079d4:	3501      	adds	r5, #1
 80079d6:	68e3      	ldr	r3, [r4, #12]
 80079d8:	9903      	ldr	r1, [sp, #12]
 80079da:	1a5b      	subs	r3, r3, r1
 80079dc:	42ab      	cmp	r3, r5
 80079de:	dcf2      	bgt.n	80079c6 <_printf_i+0x212>
 80079e0:	e7eb      	b.n	80079ba <_printf_i+0x206>
 80079e2:	2500      	movs	r5, #0
 80079e4:	f104 0619 	add.w	r6, r4, #25
 80079e8:	e7f5      	b.n	80079d6 <_printf_i+0x222>
 80079ea:	bf00      	nop
 80079ec:	0800adb2 	.word	0x0800adb2
 80079f0:	0800adc3 	.word	0x0800adc3

080079f4 <_scanf_float>:
 80079f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80079f8:	b087      	sub	sp, #28
 80079fa:	4617      	mov	r7, r2
 80079fc:	9303      	str	r3, [sp, #12]
 80079fe:	688b      	ldr	r3, [r1, #8]
 8007a00:	1e5a      	subs	r2, r3, #1
 8007a02:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8007a06:	bf81      	itttt	hi
 8007a08:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8007a0c:	eb03 0b05 	addhi.w	fp, r3, r5
 8007a10:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8007a14:	608b      	strhi	r3, [r1, #8]
 8007a16:	680b      	ldr	r3, [r1, #0]
 8007a18:	460a      	mov	r2, r1
 8007a1a:	f04f 0500 	mov.w	r5, #0
 8007a1e:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8007a22:	f842 3b1c 	str.w	r3, [r2], #28
 8007a26:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8007a2a:	4680      	mov	r8, r0
 8007a2c:	460c      	mov	r4, r1
 8007a2e:	bf98      	it	ls
 8007a30:	f04f 0b00 	movls.w	fp, #0
 8007a34:	9201      	str	r2, [sp, #4]
 8007a36:	4616      	mov	r6, r2
 8007a38:	46aa      	mov	sl, r5
 8007a3a:	46a9      	mov	r9, r5
 8007a3c:	9502      	str	r5, [sp, #8]
 8007a3e:	68a2      	ldr	r2, [r4, #8]
 8007a40:	b152      	cbz	r2, 8007a58 <_scanf_float+0x64>
 8007a42:	683b      	ldr	r3, [r7, #0]
 8007a44:	781b      	ldrb	r3, [r3, #0]
 8007a46:	2b4e      	cmp	r3, #78	@ 0x4e
 8007a48:	d864      	bhi.n	8007b14 <_scanf_float+0x120>
 8007a4a:	2b40      	cmp	r3, #64	@ 0x40
 8007a4c:	d83c      	bhi.n	8007ac8 <_scanf_float+0xd4>
 8007a4e:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8007a52:	b2c8      	uxtb	r0, r1
 8007a54:	280e      	cmp	r0, #14
 8007a56:	d93a      	bls.n	8007ace <_scanf_float+0xda>
 8007a58:	f1b9 0f00 	cmp.w	r9, #0
 8007a5c:	d003      	beq.n	8007a66 <_scanf_float+0x72>
 8007a5e:	6823      	ldr	r3, [r4, #0]
 8007a60:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007a64:	6023      	str	r3, [r4, #0]
 8007a66:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007a6a:	f1ba 0f01 	cmp.w	sl, #1
 8007a6e:	f200 8117 	bhi.w	8007ca0 <_scanf_float+0x2ac>
 8007a72:	9b01      	ldr	r3, [sp, #4]
 8007a74:	429e      	cmp	r6, r3
 8007a76:	f200 8108 	bhi.w	8007c8a <_scanf_float+0x296>
 8007a7a:	2001      	movs	r0, #1
 8007a7c:	b007      	add	sp, #28
 8007a7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a82:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8007a86:	2a0d      	cmp	r2, #13
 8007a88:	d8e6      	bhi.n	8007a58 <_scanf_float+0x64>
 8007a8a:	a101      	add	r1, pc, #4	@ (adr r1, 8007a90 <_scanf_float+0x9c>)
 8007a8c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8007a90:	08007bd7 	.word	0x08007bd7
 8007a94:	08007a59 	.word	0x08007a59
 8007a98:	08007a59 	.word	0x08007a59
 8007a9c:	08007a59 	.word	0x08007a59
 8007aa0:	08007c37 	.word	0x08007c37
 8007aa4:	08007c0f 	.word	0x08007c0f
 8007aa8:	08007a59 	.word	0x08007a59
 8007aac:	08007a59 	.word	0x08007a59
 8007ab0:	08007be5 	.word	0x08007be5
 8007ab4:	08007a59 	.word	0x08007a59
 8007ab8:	08007a59 	.word	0x08007a59
 8007abc:	08007a59 	.word	0x08007a59
 8007ac0:	08007a59 	.word	0x08007a59
 8007ac4:	08007b9d 	.word	0x08007b9d
 8007ac8:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8007acc:	e7db      	b.n	8007a86 <_scanf_float+0x92>
 8007ace:	290e      	cmp	r1, #14
 8007ad0:	d8c2      	bhi.n	8007a58 <_scanf_float+0x64>
 8007ad2:	a001      	add	r0, pc, #4	@ (adr r0, 8007ad8 <_scanf_float+0xe4>)
 8007ad4:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8007ad8:	08007b8d 	.word	0x08007b8d
 8007adc:	08007a59 	.word	0x08007a59
 8007ae0:	08007b8d 	.word	0x08007b8d
 8007ae4:	08007c23 	.word	0x08007c23
 8007ae8:	08007a59 	.word	0x08007a59
 8007aec:	08007b35 	.word	0x08007b35
 8007af0:	08007b73 	.word	0x08007b73
 8007af4:	08007b73 	.word	0x08007b73
 8007af8:	08007b73 	.word	0x08007b73
 8007afc:	08007b73 	.word	0x08007b73
 8007b00:	08007b73 	.word	0x08007b73
 8007b04:	08007b73 	.word	0x08007b73
 8007b08:	08007b73 	.word	0x08007b73
 8007b0c:	08007b73 	.word	0x08007b73
 8007b10:	08007b73 	.word	0x08007b73
 8007b14:	2b6e      	cmp	r3, #110	@ 0x6e
 8007b16:	d809      	bhi.n	8007b2c <_scanf_float+0x138>
 8007b18:	2b60      	cmp	r3, #96	@ 0x60
 8007b1a:	d8b2      	bhi.n	8007a82 <_scanf_float+0x8e>
 8007b1c:	2b54      	cmp	r3, #84	@ 0x54
 8007b1e:	d07b      	beq.n	8007c18 <_scanf_float+0x224>
 8007b20:	2b59      	cmp	r3, #89	@ 0x59
 8007b22:	d199      	bne.n	8007a58 <_scanf_float+0x64>
 8007b24:	2d07      	cmp	r5, #7
 8007b26:	d197      	bne.n	8007a58 <_scanf_float+0x64>
 8007b28:	2508      	movs	r5, #8
 8007b2a:	e02c      	b.n	8007b86 <_scanf_float+0x192>
 8007b2c:	2b74      	cmp	r3, #116	@ 0x74
 8007b2e:	d073      	beq.n	8007c18 <_scanf_float+0x224>
 8007b30:	2b79      	cmp	r3, #121	@ 0x79
 8007b32:	e7f6      	b.n	8007b22 <_scanf_float+0x12e>
 8007b34:	6821      	ldr	r1, [r4, #0]
 8007b36:	05c8      	lsls	r0, r1, #23
 8007b38:	d51b      	bpl.n	8007b72 <_scanf_float+0x17e>
 8007b3a:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8007b3e:	6021      	str	r1, [r4, #0]
 8007b40:	f109 0901 	add.w	r9, r9, #1
 8007b44:	f1bb 0f00 	cmp.w	fp, #0
 8007b48:	d003      	beq.n	8007b52 <_scanf_float+0x15e>
 8007b4a:	3201      	adds	r2, #1
 8007b4c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007b50:	60a2      	str	r2, [r4, #8]
 8007b52:	68a3      	ldr	r3, [r4, #8]
 8007b54:	3b01      	subs	r3, #1
 8007b56:	60a3      	str	r3, [r4, #8]
 8007b58:	6923      	ldr	r3, [r4, #16]
 8007b5a:	3301      	adds	r3, #1
 8007b5c:	6123      	str	r3, [r4, #16]
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	3b01      	subs	r3, #1
 8007b62:	2b00      	cmp	r3, #0
 8007b64:	607b      	str	r3, [r7, #4]
 8007b66:	f340 8087 	ble.w	8007c78 <_scanf_float+0x284>
 8007b6a:	683b      	ldr	r3, [r7, #0]
 8007b6c:	3301      	adds	r3, #1
 8007b6e:	603b      	str	r3, [r7, #0]
 8007b70:	e765      	b.n	8007a3e <_scanf_float+0x4a>
 8007b72:	eb1a 0105 	adds.w	r1, sl, r5
 8007b76:	f47f af6f 	bne.w	8007a58 <_scanf_float+0x64>
 8007b7a:	6822      	ldr	r2, [r4, #0]
 8007b7c:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8007b80:	6022      	str	r2, [r4, #0]
 8007b82:	460d      	mov	r5, r1
 8007b84:	468a      	mov	sl, r1
 8007b86:	f806 3b01 	strb.w	r3, [r6], #1
 8007b8a:	e7e2      	b.n	8007b52 <_scanf_float+0x15e>
 8007b8c:	6822      	ldr	r2, [r4, #0]
 8007b8e:	0610      	lsls	r0, r2, #24
 8007b90:	f57f af62 	bpl.w	8007a58 <_scanf_float+0x64>
 8007b94:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007b98:	6022      	str	r2, [r4, #0]
 8007b9a:	e7f4      	b.n	8007b86 <_scanf_float+0x192>
 8007b9c:	f1ba 0f00 	cmp.w	sl, #0
 8007ba0:	d10e      	bne.n	8007bc0 <_scanf_float+0x1cc>
 8007ba2:	f1b9 0f00 	cmp.w	r9, #0
 8007ba6:	d10e      	bne.n	8007bc6 <_scanf_float+0x1d2>
 8007ba8:	6822      	ldr	r2, [r4, #0]
 8007baa:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8007bae:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8007bb2:	d108      	bne.n	8007bc6 <_scanf_float+0x1d2>
 8007bb4:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8007bb8:	6022      	str	r2, [r4, #0]
 8007bba:	f04f 0a01 	mov.w	sl, #1
 8007bbe:	e7e2      	b.n	8007b86 <_scanf_float+0x192>
 8007bc0:	f1ba 0f02 	cmp.w	sl, #2
 8007bc4:	d055      	beq.n	8007c72 <_scanf_float+0x27e>
 8007bc6:	2d01      	cmp	r5, #1
 8007bc8:	d002      	beq.n	8007bd0 <_scanf_float+0x1dc>
 8007bca:	2d04      	cmp	r5, #4
 8007bcc:	f47f af44 	bne.w	8007a58 <_scanf_float+0x64>
 8007bd0:	3501      	adds	r5, #1
 8007bd2:	b2ed      	uxtb	r5, r5
 8007bd4:	e7d7      	b.n	8007b86 <_scanf_float+0x192>
 8007bd6:	f1ba 0f01 	cmp.w	sl, #1
 8007bda:	f47f af3d 	bne.w	8007a58 <_scanf_float+0x64>
 8007bde:	f04f 0a02 	mov.w	sl, #2
 8007be2:	e7d0      	b.n	8007b86 <_scanf_float+0x192>
 8007be4:	b97d      	cbnz	r5, 8007c06 <_scanf_float+0x212>
 8007be6:	f1b9 0f00 	cmp.w	r9, #0
 8007bea:	f47f af38 	bne.w	8007a5e <_scanf_float+0x6a>
 8007bee:	6822      	ldr	r2, [r4, #0]
 8007bf0:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8007bf4:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8007bf8:	f040 8108 	bne.w	8007e0c <_scanf_float+0x418>
 8007bfc:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8007c00:	6022      	str	r2, [r4, #0]
 8007c02:	2501      	movs	r5, #1
 8007c04:	e7bf      	b.n	8007b86 <_scanf_float+0x192>
 8007c06:	2d03      	cmp	r5, #3
 8007c08:	d0e2      	beq.n	8007bd0 <_scanf_float+0x1dc>
 8007c0a:	2d05      	cmp	r5, #5
 8007c0c:	e7de      	b.n	8007bcc <_scanf_float+0x1d8>
 8007c0e:	2d02      	cmp	r5, #2
 8007c10:	f47f af22 	bne.w	8007a58 <_scanf_float+0x64>
 8007c14:	2503      	movs	r5, #3
 8007c16:	e7b6      	b.n	8007b86 <_scanf_float+0x192>
 8007c18:	2d06      	cmp	r5, #6
 8007c1a:	f47f af1d 	bne.w	8007a58 <_scanf_float+0x64>
 8007c1e:	2507      	movs	r5, #7
 8007c20:	e7b1      	b.n	8007b86 <_scanf_float+0x192>
 8007c22:	6822      	ldr	r2, [r4, #0]
 8007c24:	0591      	lsls	r1, r2, #22
 8007c26:	f57f af17 	bpl.w	8007a58 <_scanf_float+0x64>
 8007c2a:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8007c2e:	6022      	str	r2, [r4, #0]
 8007c30:	f8cd 9008 	str.w	r9, [sp, #8]
 8007c34:	e7a7      	b.n	8007b86 <_scanf_float+0x192>
 8007c36:	6822      	ldr	r2, [r4, #0]
 8007c38:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8007c3c:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8007c40:	d006      	beq.n	8007c50 <_scanf_float+0x25c>
 8007c42:	0550      	lsls	r0, r2, #21
 8007c44:	f57f af08 	bpl.w	8007a58 <_scanf_float+0x64>
 8007c48:	f1b9 0f00 	cmp.w	r9, #0
 8007c4c:	f000 80de 	beq.w	8007e0c <_scanf_float+0x418>
 8007c50:	0591      	lsls	r1, r2, #22
 8007c52:	bf58      	it	pl
 8007c54:	9902      	ldrpl	r1, [sp, #8]
 8007c56:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8007c5a:	bf58      	it	pl
 8007c5c:	eba9 0101 	subpl.w	r1, r9, r1
 8007c60:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8007c64:	bf58      	it	pl
 8007c66:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8007c6a:	6022      	str	r2, [r4, #0]
 8007c6c:	f04f 0900 	mov.w	r9, #0
 8007c70:	e789      	b.n	8007b86 <_scanf_float+0x192>
 8007c72:	f04f 0a03 	mov.w	sl, #3
 8007c76:	e786      	b.n	8007b86 <_scanf_float+0x192>
 8007c78:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8007c7c:	4639      	mov	r1, r7
 8007c7e:	4640      	mov	r0, r8
 8007c80:	4798      	blx	r3
 8007c82:	2800      	cmp	r0, #0
 8007c84:	f43f aedb 	beq.w	8007a3e <_scanf_float+0x4a>
 8007c88:	e6e6      	b.n	8007a58 <_scanf_float+0x64>
 8007c8a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007c8e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007c92:	463a      	mov	r2, r7
 8007c94:	4640      	mov	r0, r8
 8007c96:	4798      	blx	r3
 8007c98:	6923      	ldr	r3, [r4, #16]
 8007c9a:	3b01      	subs	r3, #1
 8007c9c:	6123      	str	r3, [r4, #16]
 8007c9e:	e6e8      	b.n	8007a72 <_scanf_float+0x7e>
 8007ca0:	1e6b      	subs	r3, r5, #1
 8007ca2:	2b06      	cmp	r3, #6
 8007ca4:	d824      	bhi.n	8007cf0 <_scanf_float+0x2fc>
 8007ca6:	2d02      	cmp	r5, #2
 8007ca8:	d836      	bhi.n	8007d18 <_scanf_float+0x324>
 8007caa:	9b01      	ldr	r3, [sp, #4]
 8007cac:	429e      	cmp	r6, r3
 8007cae:	f67f aee4 	bls.w	8007a7a <_scanf_float+0x86>
 8007cb2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007cb6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007cba:	463a      	mov	r2, r7
 8007cbc:	4640      	mov	r0, r8
 8007cbe:	4798      	blx	r3
 8007cc0:	6923      	ldr	r3, [r4, #16]
 8007cc2:	3b01      	subs	r3, #1
 8007cc4:	6123      	str	r3, [r4, #16]
 8007cc6:	e7f0      	b.n	8007caa <_scanf_float+0x2b6>
 8007cc8:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007ccc:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8007cd0:	463a      	mov	r2, r7
 8007cd2:	4640      	mov	r0, r8
 8007cd4:	4798      	blx	r3
 8007cd6:	6923      	ldr	r3, [r4, #16]
 8007cd8:	3b01      	subs	r3, #1
 8007cda:	6123      	str	r3, [r4, #16]
 8007cdc:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007ce0:	fa5f fa8a 	uxtb.w	sl, sl
 8007ce4:	f1ba 0f02 	cmp.w	sl, #2
 8007ce8:	d1ee      	bne.n	8007cc8 <_scanf_float+0x2d4>
 8007cea:	3d03      	subs	r5, #3
 8007cec:	b2ed      	uxtb	r5, r5
 8007cee:	1b76      	subs	r6, r6, r5
 8007cf0:	6823      	ldr	r3, [r4, #0]
 8007cf2:	05da      	lsls	r2, r3, #23
 8007cf4:	d530      	bpl.n	8007d58 <_scanf_float+0x364>
 8007cf6:	055b      	lsls	r3, r3, #21
 8007cf8:	d511      	bpl.n	8007d1e <_scanf_float+0x32a>
 8007cfa:	9b01      	ldr	r3, [sp, #4]
 8007cfc:	429e      	cmp	r6, r3
 8007cfe:	f67f aebc 	bls.w	8007a7a <_scanf_float+0x86>
 8007d02:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007d06:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007d0a:	463a      	mov	r2, r7
 8007d0c:	4640      	mov	r0, r8
 8007d0e:	4798      	blx	r3
 8007d10:	6923      	ldr	r3, [r4, #16]
 8007d12:	3b01      	subs	r3, #1
 8007d14:	6123      	str	r3, [r4, #16]
 8007d16:	e7f0      	b.n	8007cfa <_scanf_float+0x306>
 8007d18:	46aa      	mov	sl, r5
 8007d1a:	46b3      	mov	fp, r6
 8007d1c:	e7de      	b.n	8007cdc <_scanf_float+0x2e8>
 8007d1e:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8007d22:	6923      	ldr	r3, [r4, #16]
 8007d24:	2965      	cmp	r1, #101	@ 0x65
 8007d26:	f103 33ff 	add.w	r3, r3, #4294967295
 8007d2a:	f106 35ff 	add.w	r5, r6, #4294967295
 8007d2e:	6123      	str	r3, [r4, #16]
 8007d30:	d00c      	beq.n	8007d4c <_scanf_float+0x358>
 8007d32:	2945      	cmp	r1, #69	@ 0x45
 8007d34:	d00a      	beq.n	8007d4c <_scanf_float+0x358>
 8007d36:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007d3a:	463a      	mov	r2, r7
 8007d3c:	4640      	mov	r0, r8
 8007d3e:	4798      	blx	r3
 8007d40:	6923      	ldr	r3, [r4, #16]
 8007d42:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8007d46:	3b01      	subs	r3, #1
 8007d48:	1eb5      	subs	r5, r6, #2
 8007d4a:	6123      	str	r3, [r4, #16]
 8007d4c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007d50:	463a      	mov	r2, r7
 8007d52:	4640      	mov	r0, r8
 8007d54:	4798      	blx	r3
 8007d56:	462e      	mov	r6, r5
 8007d58:	6822      	ldr	r2, [r4, #0]
 8007d5a:	f012 0210 	ands.w	r2, r2, #16
 8007d5e:	d001      	beq.n	8007d64 <_scanf_float+0x370>
 8007d60:	2000      	movs	r0, #0
 8007d62:	e68b      	b.n	8007a7c <_scanf_float+0x88>
 8007d64:	7032      	strb	r2, [r6, #0]
 8007d66:	6823      	ldr	r3, [r4, #0]
 8007d68:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8007d6c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007d70:	d11c      	bne.n	8007dac <_scanf_float+0x3b8>
 8007d72:	9b02      	ldr	r3, [sp, #8]
 8007d74:	454b      	cmp	r3, r9
 8007d76:	eba3 0209 	sub.w	r2, r3, r9
 8007d7a:	d123      	bne.n	8007dc4 <_scanf_float+0x3d0>
 8007d7c:	9901      	ldr	r1, [sp, #4]
 8007d7e:	2200      	movs	r2, #0
 8007d80:	4640      	mov	r0, r8
 8007d82:	f7ff f9cd 	bl	8007120 <_strtod_r>
 8007d86:	9b03      	ldr	r3, [sp, #12]
 8007d88:	6821      	ldr	r1, [r4, #0]
 8007d8a:	681b      	ldr	r3, [r3, #0]
 8007d8c:	f011 0f02 	tst.w	r1, #2
 8007d90:	ec57 6b10 	vmov	r6, r7, d0
 8007d94:	f103 0204 	add.w	r2, r3, #4
 8007d98:	d01f      	beq.n	8007dda <_scanf_float+0x3e6>
 8007d9a:	9903      	ldr	r1, [sp, #12]
 8007d9c:	600a      	str	r2, [r1, #0]
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	e9c3 6700 	strd	r6, r7, [r3]
 8007da4:	68e3      	ldr	r3, [r4, #12]
 8007da6:	3301      	adds	r3, #1
 8007da8:	60e3      	str	r3, [r4, #12]
 8007daa:	e7d9      	b.n	8007d60 <_scanf_float+0x36c>
 8007dac:	9b04      	ldr	r3, [sp, #16]
 8007dae:	2b00      	cmp	r3, #0
 8007db0:	d0e4      	beq.n	8007d7c <_scanf_float+0x388>
 8007db2:	9905      	ldr	r1, [sp, #20]
 8007db4:	230a      	movs	r3, #10
 8007db6:	3101      	adds	r1, #1
 8007db8:	4640      	mov	r0, r8
 8007dba:	f002 f9c9 	bl	800a150 <_strtol_r>
 8007dbe:	9b04      	ldr	r3, [sp, #16]
 8007dc0:	9e05      	ldr	r6, [sp, #20]
 8007dc2:	1ac2      	subs	r2, r0, r3
 8007dc4:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8007dc8:	429e      	cmp	r6, r3
 8007dca:	bf28      	it	cs
 8007dcc:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8007dd0:	4910      	ldr	r1, [pc, #64]	@ (8007e14 <_scanf_float+0x420>)
 8007dd2:	4630      	mov	r0, r6
 8007dd4:	f000 f8e4 	bl	8007fa0 <siprintf>
 8007dd8:	e7d0      	b.n	8007d7c <_scanf_float+0x388>
 8007dda:	f011 0f04 	tst.w	r1, #4
 8007dde:	9903      	ldr	r1, [sp, #12]
 8007de0:	600a      	str	r2, [r1, #0]
 8007de2:	d1dc      	bne.n	8007d9e <_scanf_float+0x3aa>
 8007de4:	681d      	ldr	r5, [r3, #0]
 8007de6:	4632      	mov	r2, r6
 8007de8:	463b      	mov	r3, r7
 8007dea:	4630      	mov	r0, r6
 8007dec:	4639      	mov	r1, r7
 8007dee:	f7f8 fea5 	bl	8000b3c <__aeabi_dcmpun>
 8007df2:	b128      	cbz	r0, 8007e00 <_scanf_float+0x40c>
 8007df4:	4808      	ldr	r0, [pc, #32]	@ (8007e18 <_scanf_float+0x424>)
 8007df6:	f000 f9df 	bl	80081b8 <nanf>
 8007dfa:	ed85 0a00 	vstr	s0, [r5]
 8007dfe:	e7d1      	b.n	8007da4 <_scanf_float+0x3b0>
 8007e00:	4630      	mov	r0, r6
 8007e02:	4639      	mov	r1, r7
 8007e04:	f7f8 fef8 	bl	8000bf8 <__aeabi_d2f>
 8007e08:	6028      	str	r0, [r5, #0]
 8007e0a:	e7cb      	b.n	8007da4 <_scanf_float+0x3b0>
 8007e0c:	f04f 0900 	mov.w	r9, #0
 8007e10:	e629      	b.n	8007a66 <_scanf_float+0x72>
 8007e12:	bf00      	nop
 8007e14:	0800add4 	.word	0x0800add4
 8007e18:	0800b175 	.word	0x0800b175

08007e1c <std>:
 8007e1c:	2300      	movs	r3, #0
 8007e1e:	b510      	push	{r4, lr}
 8007e20:	4604      	mov	r4, r0
 8007e22:	e9c0 3300 	strd	r3, r3, [r0]
 8007e26:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007e2a:	6083      	str	r3, [r0, #8]
 8007e2c:	8181      	strh	r1, [r0, #12]
 8007e2e:	6643      	str	r3, [r0, #100]	@ 0x64
 8007e30:	81c2      	strh	r2, [r0, #14]
 8007e32:	6183      	str	r3, [r0, #24]
 8007e34:	4619      	mov	r1, r3
 8007e36:	2208      	movs	r2, #8
 8007e38:	305c      	adds	r0, #92	@ 0x5c
 8007e3a:	f000 f914 	bl	8008066 <memset>
 8007e3e:	4b0d      	ldr	r3, [pc, #52]	@ (8007e74 <std+0x58>)
 8007e40:	6263      	str	r3, [r4, #36]	@ 0x24
 8007e42:	4b0d      	ldr	r3, [pc, #52]	@ (8007e78 <std+0x5c>)
 8007e44:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007e46:	4b0d      	ldr	r3, [pc, #52]	@ (8007e7c <std+0x60>)
 8007e48:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007e4a:	4b0d      	ldr	r3, [pc, #52]	@ (8007e80 <std+0x64>)
 8007e4c:	6323      	str	r3, [r4, #48]	@ 0x30
 8007e4e:	4b0d      	ldr	r3, [pc, #52]	@ (8007e84 <std+0x68>)
 8007e50:	6224      	str	r4, [r4, #32]
 8007e52:	429c      	cmp	r4, r3
 8007e54:	d006      	beq.n	8007e64 <std+0x48>
 8007e56:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007e5a:	4294      	cmp	r4, r2
 8007e5c:	d002      	beq.n	8007e64 <std+0x48>
 8007e5e:	33d0      	adds	r3, #208	@ 0xd0
 8007e60:	429c      	cmp	r4, r3
 8007e62:	d105      	bne.n	8007e70 <std+0x54>
 8007e64:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007e68:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007e6c:	f000 b98a 	b.w	8008184 <__retarget_lock_init_recursive>
 8007e70:	bd10      	pop	{r4, pc}
 8007e72:	bf00      	nop
 8007e74:	08007fe1 	.word	0x08007fe1
 8007e78:	08008003 	.word	0x08008003
 8007e7c:	0800803b 	.word	0x0800803b
 8007e80:	0800805f 	.word	0x0800805f
 8007e84:	200004f0 	.word	0x200004f0

08007e88 <stdio_exit_handler>:
 8007e88:	4a02      	ldr	r2, [pc, #8]	@ (8007e94 <stdio_exit_handler+0xc>)
 8007e8a:	4903      	ldr	r1, [pc, #12]	@ (8007e98 <stdio_exit_handler+0x10>)
 8007e8c:	4803      	ldr	r0, [pc, #12]	@ (8007e9c <stdio_exit_handler+0x14>)
 8007e8e:	f000 b869 	b.w	8007f64 <_fwalk_sglue>
 8007e92:	bf00      	nop
 8007e94:	2000005c 	.word	0x2000005c
 8007e98:	0800a525 	.word	0x0800a525
 8007e9c:	200001d8 	.word	0x200001d8

08007ea0 <cleanup_stdio>:
 8007ea0:	6841      	ldr	r1, [r0, #4]
 8007ea2:	4b0c      	ldr	r3, [pc, #48]	@ (8007ed4 <cleanup_stdio+0x34>)
 8007ea4:	4299      	cmp	r1, r3
 8007ea6:	b510      	push	{r4, lr}
 8007ea8:	4604      	mov	r4, r0
 8007eaa:	d001      	beq.n	8007eb0 <cleanup_stdio+0x10>
 8007eac:	f002 fb3a 	bl	800a524 <_fflush_r>
 8007eb0:	68a1      	ldr	r1, [r4, #8]
 8007eb2:	4b09      	ldr	r3, [pc, #36]	@ (8007ed8 <cleanup_stdio+0x38>)
 8007eb4:	4299      	cmp	r1, r3
 8007eb6:	d002      	beq.n	8007ebe <cleanup_stdio+0x1e>
 8007eb8:	4620      	mov	r0, r4
 8007eba:	f002 fb33 	bl	800a524 <_fflush_r>
 8007ebe:	68e1      	ldr	r1, [r4, #12]
 8007ec0:	4b06      	ldr	r3, [pc, #24]	@ (8007edc <cleanup_stdio+0x3c>)
 8007ec2:	4299      	cmp	r1, r3
 8007ec4:	d004      	beq.n	8007ed0 <cleanup_stdio+0x30>
 8007ec6:	4620      	mov	r0, r4
 8007ec8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007ecc:	f002 bb2a 	b.w	800a524 <_fflush_r>
 8007ed0:	bd10      	pop	{r4, pc}
 8007ed2:	bf00      	nop
 8007ed4:	200004f0 	.word	0x200004f0
 8007ed8:	20000558 	.word	0x20000558
 8007edc:	200005c0 	.word	0x200005c0

08007ee0 <global_stdio_init.part.0>:
 8007ee0:	b510      	push	{r4, lr}
 8007ee2:	4b0b      	ldr	r3, [pc, #44]	@ (8007f10 <global_stdio_init.part.0+0x30>)
 8007ee4:	4c0b      	ldr	r4, [pc, #44]	@ (8007f14 <global_stdio_init.part.0+0x34>)
 8007ee6:	4a0c      	ldr	r2, [pc, #48]	@ (8007f18 <global_stdio_init.part.0+0x38>)
 8007ee8:	601a      	str	r2, [r3, #0]
 8007eea:	4620      	mov	r0, r4
 8007eec:	2200      	movs	r2, #0
 8007eee:	2104      	movs	r1, #4
 8007ef0:	f7ff ff94 	bl	8007e1c <std>
 8007ef4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007ef8:	2201      	movs	r2, #1
 8007efa:	2109      	movs	r1, #9
 8007efc:	f7ff ff8e 	bl	8007e1c <std>
 8007f00:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007f04:	2202      	movs	r2, #2
 8007f06:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007f0a:	2112      	movs	r1, #18
 8007f0c:	f7ff bf86 	b.w	8007e1c <std>
 8007f10:	20000628 	.word	0x20000628
 8007f14:	200004f0 	.word	0x200004f0
 8007f18:	08007e89 	.word	0x08007e89

08007f1c <__sfp_lock_acquire>:
 8007f1c:	4801      	ldr	r0, [pc, #4]	@ (8007f24 <__sfp_lock_acquire+0x8>)
 8007f1e:	f000 b932 	b.w	8008186 <__retarget_lock_acquire_recursive>
 8007f22:	bf00      	nop
 8007f24:	20000631 	.word	0x20000631

08007f28 <__sfp_lock_release>:
 8007f28:	4801      	ldr	r0, [pc, #4]	@ (8007f30 <__sfp_lock_release+0x8>)
 8007f2a:	f000 b92d 	b.w	8008188 <__retarget_lock_release_recursive>
 8007f2e:	bf00      	nop
 8007f30:	20000631 	.word	0x20000631

08007f34 <__sinit>:
 8007f34:	b510      	push	{r4, lr}
 8007f36:	4604      	mov	r4, r0
 8007f38:	f7ff fff0 	bl	8007f1c <__sfp_lock_acquire>
 8007f3c:	6a23      	ldr	r3, [r4, #32]
 8007f3e:	b11b      	cbz	r3, 8007f48 <__sinit+0x14>
 8007f40:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007f44:	f7ff bff0 	b.w	8007f28 <__sfp_lock_release>
 8007f48:	4b04      	ldr	r3, [pc, #16]	@ (8007f5c <__sinit+0x28>)
 8007f4a:	6223      	str	r3, [r4, #32]
 8007f4c:	4b04      	ldr	r3, [pc, #16]	@ (8007f60 <__sinit+0x2c>)
 8007f4e:	681b      	ldr	r3, [r3, #0]
 8007f50:	2b00      	cmp	r3, #0
 8007f52:	d1f5      	bne.n	8007f40 <__sinit+0xc>
 8007f54:	f7ff ffc4 	bl	8007ee0 <global_stdio_init.part.0>
 8007f58:	e7f2      	b.n	8007f40 <__sinit+0xc>
 8007f5a:	bf00      	nop
 8007f5c:	08007ea1 	.word	0x08007ea1
 8007f60:	20000628 	.word	0x20000628

08007f64 <_fwalk_sglue>:
 8007f64:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007f68:	4607      	mov	r7, r0
 8007f6a:	4688      	mov	r8, r1
 8007f6c:	4614      	mov	r4, r2
 8007f6e:	2600      	movs	r6, #0
 8007f70:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007f74:	f1b9 0901 	subs.w	r9, r9, #1
 8007f78:	d505      	bpl.n	8007f86 <_fwalk_sglue+0x22>
 8007f7a:	6824      	ldr	r4, [r4, #0]
 8007f7c:	2c00      	cmp	r4, #0
 8007f7e:	d1f7      	bne.n	8007f70 <_fwalk_sglue+0xc>
 8007f80:	4630      	mov	r0, r6
 8007f82:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007f86:	89ab      	ldrh	r3, [r5, #12]
 8007f88:	2b01      	cmp	r3, #1
 8007f8a:	d907      	bls.n	8007f9c <_fwalk_sglue+0x38>
 8007f8c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007f90:	3301      	adds	r3, #1
 8007f92:	d003      	beq.n	8007f9c <_fwalk_sglue+0x38>
 8007f94:	4629      	mov	r1, r5
 8007f96:	4638      	mov	r0, r7
 8007f98:	47c0      	blx	r8
 8007f9a:	4306      	orrs	r6, r0
 8007f9c:	3568      	adds	r5, #104	@ 0x68
 8007f9e:	e7e9      	b.n	8007f74 <_fwalk_sglue+0x10>

08007fa0 <siprintf>:
 8007fa0:	b40e      	push	{r1, r2, r3}
 8007fa2:	b500      	push	{lr}
 8007fa4:	b09c      	sub	sp, #112	@ 0x70
 8007fa6:	ab1d      	add	r3, sp, #116	@ 0x74
 8007fa8:	9002      	str	r0, [sp, #8]
 8007faa:	9006      	str	r0, [sp, #24]
 8007fac:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8007fb0:	4809      	ldr	r0, [pc, #36]	@ (8007fd8 <siprintf+0x38>)
 8007fb2:	9107      	str	r1, [sp, #28]
 8007fb4:	9104      	str	r1, [sp, #16]
 8007fb6:	4909      	ldr	r1, [pc, #36]	@ (8007fdc <siprintf+0x3c>)
 8007fb8:	f853 2b04 	ldr.w	r2, [r3], #4
 8007fbc:	9105      	str	r1, [sp, #20]
 8007fbe:	6800      	ldr	r0, [r0, #0]
 8007fc0:	9301      	str	r3, [sp, #4]
 8007fc2:	a902      	add	r1, sp, #8
 8007fc4:	f002 f92e 	bl	800a224 <_svfiprintf_r>
 8007fc8:	9b02      	ldr	r3, [sp, #8]
 8007fca:	2200      	movs	r2, #0
 8007fcc:	701a      	strb	r2, [r3, #0]
 8007fce:	b01c      	add	sp, #112	@ 0x70
 8007fd0:	f85d eb04 	ldr.w	lr, [sp], #4
 8007fd4:	b003      	add	sp, #12
 8007fd6:	4770      	bx	lr
 8007fd8:	200001d4 	.word	0x200001d4
 8007fdc:	ffff0208 	.word	0xffff0208

08007fe0 <__sread>:
 8007fe0:	b510      	push	{r4, lr}
 8007fe2:	460c      	mov	r4, r1
 8007fe4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007fe8:	f000 f87e 	bl	80080e8 <_read_r>
 8007fec:	2800      	cmp	r0, #0
 8007fee:	bfab      	itete	ge
 8007ff0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007ff2:	89a3      	ldrhlt	r3, [r4, #12]
 8007ff4:	181b      	addge	r3, r3, r0
 8007ff6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007ffa:	bfac      	ite	ge
 8007ffc:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007ffe:	81a3      	strhlt	r3, [r4, #12]
 8008000:	bd10      	pop	{r4, pc}

08008002 <__swrite>:
 8008002:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008006:	461f      	mov	r7, r3
 8008008:	898b      	ldrh	r3, [r1, #12]
 800800a:	05db      	lsls	r3, r3, #23
 800800c:	4605      	mov	r5, r0
 800800e:	460c      	mov	r4, r1
 8008010:	4616      	mov	r6, r2
 8008012:	d505      	bpl.n	8008020 <__swrite+0x1e>
 8008014:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008018:	2302      	movs	r3, #2
 800801a:	2200      	movs	r2, #0
 800801c:	f000 f852 	bl	80080c4 <_lseek_r>
 8008020:	89a3      	ldrh	r3, [r4, #12]
 8008022:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008026:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800802a:	81a3      	strh	r3, [r4, #12]
 800802c:	4632      	mov	r2, r6
 800802e:	463b      	mov	r3, r7
 8008030:	4628      	mov	r0, r5
 8008032:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008036:	f000 b869 	b.w	800810c <_write_r>

0800803a <__sseek>:
 800803a:	b510      	push	{r4, lr}
 800803c:	460c      	mov	r4, r1
 800803e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008042:	f000 f83f 	bl	80080c4 <_lseek_r>
 8008046:	1c43      	adds	r3, r0, #1
 8008048:	89a3      	ldrh	r3, [r4, #12]
 800804a:	bf15      	itete	ne
 800804c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800804e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8008052:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8008056:	81a3      	strheq	r3, [r4, #12]
 8008058:	bf18      	it	ne
 800805a:	81a3      	strhne	r3, [r4, #12]
 800805c:	bd10      	pop	{r4, pc}

0800805e <__sclose>:
 800805e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008062:	f000 b81f 	b.w	80080a4 <_close_r>

08008066 <memset>:
 8008066:	4402      	add	r2, r0
 8008068:	4603      	mov	r3, r0
 800806a:	4293      	cmp	r3, r2
 800806c:	d100      	bne.n	8008070 <memset+0xa>
 800806e:	4770      	bx	lr
 8008070:	f803 1b01 	strb.w	r1, [r3], #1
 8008074:	e7f9      	b.n	800806a <memset+0x4>

08008076 <strncmp>:
 8008076:	b510      	push	{r4, lr}
 8008078:	b16a      	cbz	r2, 8008096 <strncmp+0x20>
 800807a:	3901      	subs	r1, #1
 800807c:	1884      	adds	r4, r0, r2
 800807e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008082:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8008086:	429a      	cmp	r2, r3
 8008088:	d103      	bne.n	8008092 <strncmp+0x1c>
 800808a:	42a0      	cmp	r0, r4
 800808c:	d001      	beq.n	8008092 <strncmp+0x1c>
 800808e:	2a00      	cmp	r2, #0
 8008090:	d1f5      	bne.n	800807e <strncmp+0x8>
 8008092:	1ad0      	subs	r0, r2, r3
 8008094:	bd10      	pop	{r4, pc}
 8008096:	4610      	mov	r0, r2
 8008098:	e7fc      	b.n	8008094 <strncmp+0x1e>
	...

0800809c <_localeconv_r>:
 800809c:	4800      	ldr	r0, [pc, #0]	@ (80080a0 <_localeconv_r+0x4>)
 800809e:	4770      	bx	lr
 80080a0:	20000158 	.word	0x20000158

080080a4 <_close_r>:
 80080a4:	b538      	push	{r3, r4, r5, lr}
 80080a6:	4d06      	ldr	r5, [pc, #24]	@ (80080c0 <_close_r+0x1c>)
 80080a8:	2300      	movs	r3, #0
 80080aa:	4604      	mov	r4, r0
 80080ac:	4608      	mov	r0, r1
 80080ae:	602b      	str	r3, [r5, #0]
 80080b0:	f7fa f94a 	bl	8002348 <_close>
 80080b4:	1c43      	adds	r3, r0, #1
 80080b6:	d102      	bne.n	80080be <_close_r+0x1a>
 80080b8:	682b      	ldr	r3, [r5, #0]
 80080ba:	b103      	cbz	r3, 80080be <_close_r+0x1a>
 80080bc:	6023      	str	r3, [r4, #0]
 80080be:	bd38      	pop	{r3, r4, r5, pc}
 80080c0:	2000062c 	.word	0x2000062c

080080c4 <_lseek_r>:
 80080c4:	b538      	push	{r3, r4, r5, lr}
 80080c6:	4d07      	ldr	r5, [pc, #28]	@ (80080e4 <_lseek_r+0x20>)
 80080c8:	4604      	mov	r4, r0
 80080ca:	4608      	mov	r0, r1
 80080cc:	4611      	mov	r1, r2
 80080ce:	2200      	movs	r2, #0
 80080d0:	602a      	str	r2, [r5, #0]
 80080d2:	461a      	mov	r2, r3
 80080d4:	f7fa f95f 	bl	8002396 <_lseek>
 80080d8:	1c43      	adds	r3, r0, #1
 80080da:	d102      	bne.n	80080e2 <_lseek_r+0x1e>
 80080dc:	682b      	ldr	r3, [r5, #0]
 80080de:	b103      	cbz	r3, 80080e2 <_lseek_r+0x1e>
 80080e0:	6023      	str	r3, [r4, #0]
 80080e2:	bd38      	pop	{r3, r4, r5, pc}
 80080e4:	2000062c 	.word	0x2000062c

080080e8 <_read_r>:
 80080e8:	b538      	push	{r3, r4, r5, lr}
 80080ea:	4d07      	ldr	r5, [pc, #28]	@ (8008108 <_read_r+0x20>)
 80080ec:	4604      	mov	r4, r0
 80080ee:	4608      	mov	r0, r1
 80080f0:	4611      	mov	r1, r2
 80080f2:	2200      	movs	r2, #0
 80080f4:	602a      	str	r2, [r5, #0]
 80080f6:	461a      	mov	r2, r3
 80080f8:	f7fa f909 	bl	800230e <_read>
 80080fc:	1c43      	adds	r3, r0, #1
 80080fe:	d102      	bne.n	8008106 <_read_r+0x1e>
 8008100:	682b      	ldr	r3, [r5, #0]
 8008102:	b103      	cbz	r3, 8008106 <_read_r+0x1e>
 8008104:	6023      	str	r3, [r4, #0]
 8008106:	bd38      	pop	{r3, r4, r5, pc}
 8008108:	2000062c 	.word	0x2000062c

0800810c <_write_r>:
 800810c:	b538      	push	{r3, r4, r5, lr}
 800810e:	4d07      	ldr	r5, [pc, #28]	@ (800812c <_write_r+0x20>)
 8008110:	4604      	mov	r4, r0
 8008112:	4608      	mov	r0, r1
 8008114:	4611      	mov	r1, r2
 8008116:	2200      	movs	r2, #0
 8008118:	602a      	str	r2, [r5, #0]
 800811a:	461a      	mov	r2, r3
 800811c:	f7f8 ff91 	bl	8001042 <_write>
 8008120:	1c43      	adds	r3, r0, #1
 8008122:	d102      	bne.n	800812a <_write_r+0x1e>
 8008124:	682b      	ldr	r3, [r5, #0]
 8008126:	b103      	cbz	r3, 800812a <_write_r+0x1e>
 8008128:	6023      	str	r3, [r4, #0]
 800812a:	bd38      	pop	{r3, r4, r5, pc}
 800812c:	2000062c 	.word	0x2000062c

08008130 <__errno>:
 8008130:	4b01      	ldr	r3, [pc, #4]	@ (8008138 <__errno+0x8>)
 8008132:	6818      	ldr	r0, [r3, #0]
 8008134:	4770      	bx	lr
 8008136:	bf00      	nop
 8008138:	200001d4 	.word	0x200001d4

0800813c <__libc_init_array>:
 800813c:	b570      	push	{r4, r5, r6, lr}
 800813e:	4d0d      	ldr	r5, [pc, #52]	@ (8008174 <__libc_init_array+0x38>)
 8008140:	4c0d      	ldr	r4, [pc, #52]	@ (8008178 <__libc_init_array+0x3c>)
 8008142:	1b64      	subs	r4, r4, r5
 8008144:	10a4      	asrs	r4, r4, #2
 8008146:	2600      	movs	r6, #0
 8008148:	42a6      	cmp	r6, r4
 800814a:	d109      	bne.n	8008160 <__libc_init_array+0x24>
 800814c:	4d0b      	ldr	r5, [pc, #44]	@ (800817c <__libc_init_array+0x40>)
 800814e:	4c0c      	ldr	r4, [pc, #48]	@ (8008180 <__libc_init_array+0x44>)
 8008150:	f002 fdd6 	bl	800ad00 <_init>
 8008154:	1b64      	subs	r4, r4, r5
 8008156:	10a4      	asrs	r4, r4, #2
 8008158:	2600      	movs	r6, #0
 800815a:	42a6      	cmp	r6, r4
 800815c:	d105      	bne.n	800816a <__libc_init_array+0x2e>
 800815e:	bd70      	pop	{r4, r5, r6, pc}
 8008160:	f855 3b04 	ldr.w	r3, [r5], #4
 8008164:	4798      	blx	r3
 8008166:	3601      	adds	r6, #1
 8008168:	e7ee      	b.n	8008148 <__libc_init_array+0xc>
 800816a:	f855 3b04 	ldr.w	r3, [r5], #4
 800816e:	4798      	blx	r3
 8008170:	3601      	adds	r6, #1
 8008172:	e7f2      	b.n	800815a <__libc_init_array+0x1e>
 8008174:	0800b180 	.word	0x0800b180
 8008178:	0800b180 	.word	0x0800b180
 800817c:	0800b180 	.word	0x0800b180
 8008180:	0800b184 	.word	0x0800b184

08008184 <__retarget_lock_init_recursive>:
 8008184:	4770      	bx	lr

08008186 <__retarget_lock_acquire_recursive>:
 8008186:	4770      	bx	lr

08008188 <__retarget_lock_release_recursive>:
 8008188:	4770      	bx	lr

0800818a <memcpy>:
 800818a:	440a      	add	r2, r1
 800818c:	4291      	cmp	r1, r2
 800818e:	f100 33ff 	add.w	r3, r0, #4294967295
 8008192:	d100      	bne.n	8008196 <memcpy+0xc>
 8008194:	4770      	bx	lr
 8008196:	b510      	push	{r4, lr}
 8008198:	f811 4b01 	ldrb.w	r4, [r1], #1
 800819c:	f803 4f01 	strb.w	r4, [r3, #1]!
 80081a0:	4291      	cmp	r1, r2
 80081a2:	d1f9      	bne.n	8008198 <memcpy+0xe>
 80081a4:	bd10      	pop	{r4, pc}
	...

080081a8 <nan>:
 80081a8:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 80081b0 <nan+0x8>
 80081ac:	4770      	bx	lr
 80081ae:	bf00      	nop
 80081b0:	00000000 	.word	0x00000000
 80081b4:	7ff80000 	.word	0x7ff80000

080081b8 <nanf>:
 80081b8:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 80081c0 <nanf+0x8>
 80081bc:	4770      	bx	lr
 80081be:	bf00      	nop
 80081c0:	7fc00000 	.word	0x7fc00000

080081c4 <quorem>:
 80081c4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80081c8:	6903      	ldr	r3, [r0, #16]
 80081ca:	690c      	ldr	r4, [r1, #16]
 80081cc:	42a3      	cmp	r3, r4
 80081ce:	4607      	mov	r7, r0
 80081d0:	db7e      	blt.n	80082d0 <quorem+0x10c>
 80081d2:	3c01      	subs	r4, #1
 80081d4:	f101 0814 	add.w	r8, r1, #20
 80081d8:	00a3      	lsls	r3, r4, #2
 80081da:	f100 0514 	add.w	r5, r0, #20
 80081de:	9300      	str	r3, [sp, #0]
 80081e0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80081e4:	9301      	str	r3, [sp, #4]
 80081e6:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80081ea:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80081ee:	3301      	adds	r3, #1
 80081f0:	429a      	cmp	r2, r3
 80081f2:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80081f6:	fbb2 f6f3 	udiv	r6, r2, r3
 80081fa:	d32e      	bcc.n	800825a <quorem+0x96>
 80081fc:	f04f 0a00 	mov.w	sl, #0
 8008200:	46c4      	mov	ip, r8
 8008202:	46ae      	mov	lr, r5
 8008204:	46d3      	mov	fp, sl
 8008206:	f85c 3b04 	ldr.w	r3, [ip], #4
 800820a:	b298      	uxth	r0, r3
 800820c:	fb06 a000 	mla	r0, r6, r0, sl
 8008210:	0c02      	lsrs	r2, r0, #16
 8008212:	0c1b      	lsrs	r3, r3, #16
 8008214:	fb06 2303 	mla	r3, r6, r3, r2
 8008218:	f8de 2000 	ldr.w	r2, [lr]
 800821c:	b280      	uxth	r0, r0
 800821e:	b292      	uxth	r2, r2
 8008220:	1a12      	subs	r2, r2, r0
 8008222:	445a      	add	r2, fp
 8008224:	f8de 0000 	ldr.w	r0, [lr]
 8008228:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800822c:	b29b      	uxth	r3, r3
 800822e:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8008232:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8008236:	b292      	uxth	r2, r2
 8008238:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800823c:	45e1      	cmp	r9, ip
 800823e:	f84e 2b04 	str.w	r2, [lr], #4
 8008242:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8008246:	d2de      	bcs.n	8008206 <quorem+0x42>
 8008248:	9b00      	ldr	r3, [sp, #0]
 800824a:	58eb      	ldr	r3, [r5, r3]
 800824c:	b92b      	cbnz	r3, 800825a <quorem+0x96>
 800824e:	9b01      	ldr	r3, [sp, #4]
 8008250:	3b04      	subs	r3, #4
 8008252:	429d      	cmp	r5, r3
 8008254:	461a      	mov	r2, r3
 8008256:	d32f      	bcc.n	80082b8 <quorem+0xf4>
 8008258:	613c      	str	r4, [r7, #16]
 800825a:	4638      	mov	r0, r7
 800825c:	f001 fd10 	bl	8009c80 <__mcmp>
 8008260:	2800      	cmp	r0, #0
 8008262:	db25      	blt.n	80082b0 <quorem+0xec>
 8008264:	4629      	mov	r1, r5
 8008266:	2000      	movs	r0, #0
 8008268:	f858 2b04 	ldr.w	r2, [r8], #4
 800826c:	f8d1 c000 	ldr.w	ip, [r1]
 8008270:	fa1f fe82 	uxth.w	lr, r2
 8008274:	fa1f f38c 	uxth.w	r3, ip
 8008278:	eba3 030e 	sub.w	r3, r3, lr
 800827c:	4403      	add	r3, r0
 800827e:	0c12      	lsrs	r2, r2, #16
 8008280:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8008284:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8008288:	b29b      	uxth	r3, r3
 800828a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800828e:	45c1      	cmp	r9, r8
 8008290:	f841 3b04 	str.w	r3, [r1], #4
 8008294:	ea4f 4022 	mov.w	r0, r2, asr #16
 8008298:	d2e6      	bcs.n	8008268 <quorem+0xa4>
 800829a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800829e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80082a2:	b922      	cbnz	r2, 80082ae <quorem+0xea>
 80082a4:	3b04      	subs	r3, #4
 80082a6:	429d      	cmp	r5, r3
 80082a8:	461a      	mov	r2, r3
 80082aa:	d30b      	bcc.n	80082c4 <quorem+0x100>
 80082ac:	613c      	str	r4, [r7, #16]
 80082ae:	3601      	adds	r6, #1
 80082b0:	4630      	mov	r0, r6
 80082b2:	b003      	add	sp, #12
 80082b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80082b8:	6812      	ldr	r2, [r2, #0]
 80082ba:	3b04      	subs	r3, #4
 80082bc:	2a00      	cmp	r2, #0
 80082be:	d1cb      	bne.n	8008258 <quorem+0x94>
 80082c0:	3c01      	subs	r4, #1
 80082c2:	e7c6      	b.n	8008252 <quorem+0x8e>
 80082c4:	6812      	ldr	r2, [r2, #0]
 80082c6:	3b04      	subs	r3, #4
 80082c8:	2a00      	cmp	r2, #0
 80082ca:	d1ef      	bne.n	80082ac <quorem+0xe8>
 80082cc:	3c01      	subs	r4, #1
 80082ce:	e7ea      	b.n	80082a6 <quorem+0xe2>
 80082d0:	2000      	movs	r0, #0
 80082d2:	e7ee      	b.n	80082b2 <quorem+0xee>
 80082d4:	0000      	movs	r0, r0
	...

080082d8 <_dtoa_r>:
 80082d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80082dc:	69c7      	ldr	r7, [r0, #28]
 80082de:	b099      	sub	sp, #100	@ 0x64
 80082e0:	ed8d 0b02 	vstr	d0, [sp, #8]
 80082e4:	ec55 4b10 	vmov	r4, r5, d0
 80082e8:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 80082ea:	9109      	str	r1, [sp, #36]	@ 0x24
 80082ec:	4683      	mov	fp, r0
 80082ee:	920e      	str	r2, [sp, #56]	@ 0x38
 80082f0:	9313      	str	r3, [sp, #76]	@ 0x4c
 80082f2:	b97f      	cbnz	r7, 8008314 <_dtoa_r+0x3c>
 80082f4:	2010      	movs	r0, #16
 80082f6:	f001 f937 	bl	8009568 <malloc>
 80082fa:	4602      	mov	r2, r0
 80082fc:	f8cb 001c 	str.w	r0, [fp, #28]
 8008300:	b920      	cbnz	r0, 800830c <_dtoa_r+0x34>
 8008302:	4ba7      	ldr	r3, [pc, #668]	@ (80085a0 <_dtoa_r+0x2c8>)
 8008304:	21ef      	movs	r1, #239	@ 0xef
 8008306:	48a7      	ldr	r0, [pc, #668]	@ (80085a4 <_dtoa_r+0x2cc>)
 8008308:	f002 f95e 	bl	800a5c8 <__assert_func>
 800830c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8008310:	6007      	str	r7, [r0, #0]
 8008312:	60c7      	str	r7, [r0, #12]
 8008314:	f8db 301c 	ldr.w	r3, [fp, #28]
 8008318:	6819      	ldr	r1, [r3, #0]
 800831a:	b159      	cbz	r1, 8008334 <_dtoa_r+0x5c>
 800831c:	685a      	ldr	r2, [r3, #4]
 800831e:	604a      	str	r2, [r1, #4]
 8008320:	2301      	movs	r3, #1
 8008322:	4093      	lsls	r3, r2
 8008324:	608b      	str	r3, [r1, #8]
 8008326:	4658      	mov	r0, fp
 8008328:	f001 fa26 	bl	8009778 <_Bfree>
 800832c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8008330:	2200      	movs	r2, #0
 8008332:	601a      	str	r2, [r3, #0]
 8008334:	1e2b      	subs	r3, r5, #0
 8008336:	bfb9      	ittee	lt
 8008338:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800833c:	9303      	strlt	r3, [sp, #12]
 800833e:	2300      	movge	r3, #0
 8008340:	6033      	strge	r3, [r6, #0]
 8008342:	9f03      	ldr	r7, [sp, #12]
 8008344:	4b98      	ldr	r3, [pc, #608]	@ (80085a8 <_dtoa_r+0x2d0>)
 8008346:	bfbc      	itt	lt
 8008348:	2201      	movlt	r2, #1
 800834a:	6032      	strlt	r2, [r6, #0]
 800834c:	43bb      	bics	r3, r7
 800834e:	d112      	bne.n	8008376 <_dtoa_r+0x9e>
 8008350:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8008352:	f242 730f 	movw	r3, #9999	@ 0x270f
 8008356:	6013      	str	r3, [r2, #0]
 8008358:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800835c:	4323      	orrs	r3, r4
 800835e:	f000 854d 	beq.w	8008dfc <_dtoa_r+0xb24>
 8008362:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8008364:	f8df a254 	ldr.w	sl, [pc, #596]	@ 80085bc <_dtoa_r+0x2e4>
 8008368:	2b00      	cmp	r3, #0
 800836a:	f000 854f 	beq.w	8008e0c <_dtoa_r+0xb34>
 800836e:	f10a 0303 	add.w	r3, sl, #3
 8008372:	f000 bd49 	b.w	8008e08 <_dtoa_r+0xb30>
 8008376:	ed9d 7b02 	vldr	d7, [sp, #8]
 800837a:	2200      	movs	r2, #0
 800837c:	ec51 0b17 	vmov	r0, r1, d7
 8008380:	2300      	movs	r3, #0
 8008382:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8008386:	f7f8 fba7 	bl	8000ad8 <__aeabi_dcmpeq>
 800838a:	4680      	mov	r8, r0
 800838c:	b158      	cbz	r0, 80083a6 <_dtoa_r+0xce>
 800838e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8008390:	2301      	movs	r3, #1
 8008392:	6013      	str	r3, [r2, #0]
 8008394:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8008396:	b113      	cbz	r3, 800839e <_dtoa_r+0xc6>
 8008398:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800839a:	4b84      	ldr	r3, [pc, #528]	@ (80085ac <_dtoa_r+0x2d4>)
 800839c:	6013      	str	r3, [r2, #0]
 800839e:	f8df a220 	ldr.w	sl, [pc, #544]	@ 80085c0 <_dtoa_r+0x2e8>
 80083a2:	f000 bd33 	b.w	8008e0c <_dtoa_r+0xb34>
 80083a6:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80083aa:	aa16      	add	r2, sp, #88	@ 0x58
 80083ac:	a917      	add	r1, sp, #92	@ 0x5c
 80083ae:	4658      	mov	r0, fp
 80083b0:	f001 fd86 	bl	8009ec0 <__d2b>
 80083b4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80083b8:	4681      	mov	r9, r0
 80083ba:	2e00      	cmp	r6, #0
 80083bc:	d077      	beq.n	80084ae <_dtoa_r+0x1d6>
 80083be:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80083c0:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 80083c4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80083c8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80083cc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80083d0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80083d4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80083d8:	4619      	mov	r1, r3
 80083da:	2200      	movs	r2, #0
 80083dc:	4b74      	ldr	r3, [pc, #464]	@ (80085b0 <_dtoa_r+0x2d8>)
 80083de:	f7f7 ff5b 	bl	8000298 <__aeabi_dsub>
 80083e2:	a369      	add	r3, pc, #420	@ (adr r3, 8008588 <_dtoa_r+0x2b0>)
 80083e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083e8:	f7f8 f90e 	bl	8000608 <__aeabi_dmul>
 80083ec:	a368      	add	r3, pc, #416	@ (adr r3, 8008590 <_dtoa_r+0x2b8>)
 80083ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083f2:	f7f7 ff53 	bl	800029c <__adddf3>
 80083f6:	4604      	mov	r4, r0
 80083f8:	4630      	mov	r0, r6
 80083fa:	460d      	mov	r5, r1
 80083fc:	f7f8 f89a 	bl	8000534 <__aeabi_i2d>
 8008400:	a365      	add	r3, pc, #404	@ (adr r3, 8008598 <_dtoa_r+0x2c0>)
 8008402:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008406:	f7f8 f8ff 	bl	8000608 <__aeabi_dmul>
 800840a:	4602      	mov	r2, r0
 800840c:	460b      	mov	r3, r1
 800840e:	4620      	mov	r0, r4
 8008410:	4629      	mov	r1, r5
 8008412:	f7f7 ff43 	bl	800029c <__adddf3>
 8008416:	4604      	mov	r4, r0
 8008418:	460d      	mov	r5, r1
 800841a:	f7f8 fba5 	bl	8000b68 <__aeabi_d2iz>
 800841e:	2200      	movs	r2, #0
 8008420:	4607      	mov	r7, r0
 8008422:	2300      	movs	r3, #0
 8008424:	4620      	mov	r0, r4
 8008426:	4629      	mov	r1, r5
 8008428:	f7f8 fb60 	bl	8000aec <__aeabi_dcmplt>
 800842c:	b140      	cbz	r0, 8008440 <_dtoa_r+0x168>
 800842e:	4638      	mov	r0, r7
 8008430:	f7f8 f880 	bl	8000534 <__aeabi_i2d>
 8008434:	4622      	mov	r2, r4
 8008436:	462b      	mov	r3, r5
 8008438:	f7f8 fb4e 	bl	8000ad8 <__aeabi_dcmpeq>
 800843c:	b900      	cbnz	r0, 8008440 <_dtoa_r+0x168>
 800843e:	3f01      	subs	r7, #1
 8008440:	2f16      	cmp	r7, #22
 8008442:	d851      	bhi.n	80084e8 <_dtoa_r+0x210>
 8008444:	4b5b      	ldr	r3, [pc, #364]	@ (80085b4 <_dtoa_r+0x2dc>)
 8008446:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800844a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800844e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008452:	f7f8 fb4b 	bl	8000aec <__aeabi_dcmplt>
 8008456:	2800      	cmp	r0, #0
 8008458:	d048      	beq.n	80084ec <_dtoa_r+0x214>
 800845a:	3f01      	subs	r7, #1
 800845c:	2300      	movs	r3, #0
 800845e:	9312      	str	r3, [sp, #72]	@ 0x48
 8008460:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8008462:	1b9b      	subs	r3, r3, r6
 8008464:	1e5a      	subs	r2, r3, #1
 8008466:	bf44      	itt	mi
 8008468:	f1c3 0801 	rsbmi	r8, r3, #1
 800846c:	2300      	movmi	r3, #0
 800846e:	9208      	str	r2, [sp, #32]
 8008470:	bf54      	ite	pl
 8008472:	f04f 0800 	movpl.w	r8, #0
 8008476:	9308      	strmi	r3, [sp, #32]
 8008478:	2f00      	cmp	r7, #0
 800847a:	db39      	blt.n	80084f0 <_dtoa_r+0x218>
 800847c:	9b08      	ldr	r3, [sp, #32]
 800847e:	970f      	str	r7, [sp, #60]	@ 0x3c
 8008480:	443b      	add	r3, r7
 8008482:	9308      	str	r3, [sp, #32]
 8008484:	2300      	movs	r3, #0
 8008486:	930a      	str	r3, [sp, #40]	@ 0x28
 8008488:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800848a:	2b09      	cmp	r3, #9
 800848c:	d864      	bhi.n	8008558 <_dtoa_r+0x280>
 800848e:	2b05      	cmp	r3, #5
 8008490:	bfc4      	itt	gt
 8008492:	3b04      	subgt	r3, #4
 8008494:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8008496:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008498:	f1a3 0302 	sub.w	r3, r3, #2
 800849c:	bfcc      	ite	gt
 800849e:	2400      	movgt	r4, #0
 80084a0:	2401      	movle	r4, #1
 80084a2:	2b03      	cmp	r3, #3
 80084a4:	d863      	bhi.n	800856e <_dtoa_r+0x296>
 80084a6:	e8df f003 	tbb	[pc, r3]
 80084aa:	372a      	.short	0x372a
 80084ac:	5535      	.short	0x5535
 80084ae:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 80084b2:	441e      	add	r6, r3
 80084b4:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80084b8:	2b20      	cmp	r3, #32
 80084ba:	bfc1      	itttt	gt
 80084bc:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80084c0:	409f      	lslgt	r7, r3
 80084c2:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80084c6:	fa24 f303 	lsrgt.w	r3, r4, r3
 80084ca:	bfd6      	itet	le
 80084cc:	f1c3 0320 	rsble	r3, r3, #32
 80084d0:	ea47 0003 	orrgt.w	r0, r7, r3
 80084d4:	fa04 f003 	lslle.w	r0, r4, r3
 80084d8:	f7f8 f81c 	bl	8000514 <__aeabi_ui2d>
 80084dc:	2201      	movs	r2, #1
 80084de:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80084e2:	3e01      	subs	r6, #1
 80084e4:	9214      	str	r2, [sp, #80]	@ 0x50
 80084e6:	e777      	b.n	80083d8 <_dtoa_r+0x100>
 80084e8:	2301      	movs	r3, #1
 80084ea:	e7b8      	b.n	800845e <_dtoa_r+0x186>
 80084ec:	9012      	str	r0, [sp, #72]	@ 0x48
 80084ee:	e7b7      	b.n	8008460 <_dtoa_r+0x188>
 80084f0:	427b      	negs	r3, r7
 80084f2:	930a      	str	r3, [sp, #40]	@ 0x28
 80084f4:	2300      	movs	r3, #0
 80084f6:	eba8 0807 	sub.w	r8, r8, r7
 80084fa:	930f      	str	r3, [sp, #60]	@ 0x3c
 80084fc:	e7c4      	b.n	8008488 <_dtoa_r+0x1b0>
 80084fe:	2300      	movs	r3, #0
 8008500:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008502:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008504:	2b00      	cmp	r3, #0
 8008506:	dc35      	bgt.n	8008574 <_dtoa_r+0x29c>
 8008508:	2301      	movs	r3, #1
 800850a:	9300      	str	r3, [sp, #0]
 800850c:	9307      	str	r3, [sp, #28]
 800850e:	461a      	mov	r2, r3
 8008510:	920e      	str	r2, [sp, #56]	@ 0x38
 8008512:	e00b      	b.n	800852c <_dtoa_r+0x254>
 8008514:	2301      	movs	r3, #1
 8008516:	e7f3      	b.n	8008500 <_dtoa_r+0x228>
 8008518:	2300      	movs	r3, #0
 800851a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800851c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800851e:	18fb      	adds	r3, r7, r3
 8008520:	9300      	str	r3, [sp, #0]
 8008522:	3301      	adds	r3, #1
 8008524:	2b01      	cmp	r3, #1
 8008526:	9307      	str	r3, [sp, #28]
 8008528:	bfb8      	it	lt
 800852a:	2301      	movlt	r3, #1
 800852c:	f8db 001c 	ldr.w	r0, [fp, #28]
 8008530:	2100      	movs	r1, #0
 8008532:	2204      	movs	r2, #4
 8008534:	f102 0514 	add.w	r5, r2, #20
 8008538:	429d      	cmp	r5, r3
 800853a:	d91f      	bls.n	800857c <_dtoa_r+0x2a4>
 800853c:	6041      	str	r1, [r0, #4]
 800853e:	4658      	mov	r0, fp
 8008540:	f001 f8da 	bl	80096f8 <_Balloc>
 8008544:	4682      	mov	sl, r0
 8008546:	2800      	cmp	r0, #0
 8008548:	d13c      	bne.n	80085c4 <_dtoa_r+0x2ec>
 800854a:	4b1b      	ldr	r3, [pc, #108]	@ (80085b8 <_dtoa_r+0x2e0>)
 800854c:	4602      	mov	r2, r0
 800854e:	f240 11af 	movw	r1, #431	@ 0x1af
 8008552:	e6d8      	b.n	8008306 <_dtoa_r+0x2e>
 8008554:	2301      	movs	r3, #1
 8008556:	e7e0      	b.n	800851a <_dtoa_r+0x242>
 8008558:	2401      	movs	r4, #1
 800855a:	2300      	movs	r3, #0
 800855c:	9309      	str	r3, [sp, #36]	@ 0x24
 800855e:	940b      	str	r4, [sp, #44]	@ 0x2c
 8008560:	f04f 33ff 	mov.w	r3, #4294967295
 8008564:	9300      	str	r3, [sp, #0]
 8008566:	9307      	str	r3, [sp, #28]
 8008568:	2200      	movs	r2, #0
 800856a:	2312      	movs	r3, #18
 800856c:	e7d0      	b.n	8008510 <_dtoa_r+0x238>
 800856e:	2301      	movs	r3, #1
 8008570:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008572:	e7f5      	b.n	8008560 <_dtoa_r+0x288>
 8008574:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008576:	9300      	str	r3, [sp, #0]
 8008578:	9307      	str	r3, [sp, #28]
 800857a:	e7d7      	b.n	800852c <_dtoa_r+0x254>
 800857c:	3101      	adds	r1, #1
 800857e:	0052      	lsls	r2, r2, #1
 8008580:	e7d8      	b.n	8008534 <_dtoa_r+0x25c>
 8008582:	bf00      	nop
 8008584:	f3af 8000 	nop.w
 8008588:	636f4361 	.word	0x636f4361
 800858c:	3fd287a7 	.word	0x3fd287a7
 8008590:	8b60c8b3 	.word	0x8b60c8b3
 8008594:	3fc68a28 	.word	0x3fc68a28
 8008598:	509f79fb 	.word	0x509f79fb
 800859c:	3fd34413 	.word	0x3fd34413
 80085a0:	0800adee 	.word	0x0800adee
 80085a4:	0800ae05 	.word	0x0800ae05
 80085a8:	7ff00000 	.word	0x7ff00000
 80085ac:	0800adb1 	.word	0x0800adb1
 80085b0:	3ff80000 	.word	0x3ff80000
 80085b4:	0800af60 	.word	0x0800af60
 80085b8:	0800ae5d 	.word	0x0800ae5d
 80085bc:	0800adea 	.word	0x0800adea
 80085c0:	0800adb0 	.word	0x0800adb0
 80085c4:	f8db 301c 	ldr.w	r3, [fp, #28]
 80085c8:	6018      	str	r0, [r3, #0]
 80085ca:	9b07      	ldr	r3, [sp, #28]
 80085cc:	2b0e      	cmp	r3, #14
 80085ce:	f200 80a4 	bhi.w	800871a <_dtoa_r+0x442>
 80085d2:	2c00      	cmp	r4, #0
 80085d4:	f000 80a1 	beq.w	800871a <_dtoa_r+0x442>
 80085d8:	2f00      	cmp	r7, #0
 80085da:	dd33      	ble.n	8008644 <_dtoa_r+0x36c>
 80085dc:	4bad      	ldr	r3, [pc, #692]	@ (8008894 <_dtoa_r+0x5bc>)
 80085de:	f007 020f 	and.w	r2, r7, #15
 80085e2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80085e6:	ed93 7b00 	vldr	d7, [r3]
 80085ea:	05f8      	lsls	r0, r7, #23
 80085ec:	ed8d 7b04 	vstr	d7, [sp, #16]
 80085f0:	ea4f 1427 	mov.w	r4, r7, asr #4
 80085f4:	d516      	bpl.n	8008624 <_dtoa_r+0x34c>
 80085f6:	4ba8      	ldr	r3, [pc, #672]	@ (8008898 <_dtoa_r+0x5c0>)
 80085f8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80085fc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008600:	f7f8 f92c 	bl	800085c <__aeabi_ddiv>
 8008604:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008608:	f004 040f 	and.w	r4, r4, #15
 800860c:	2603      	movs	r6, #3
 800860e:	4da2      	ldr	r5, [pc, #648]	@ (8008898 <_dtoa_r+0x5c0>)
 8008610:	b954      	cbnz	r4, 8008628 <_dtoa_r+0x350>
 8008612:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008616:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800861a:	f7f8 f91f 	bl	800085c <__aeabi_ddiv>
 800861e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008622:	e028      	b.n	8008676 <_dtoa_r+0x39e>
 8008624:	2602      	movs	r6, #2
 8008626:	e7f2      	b.n	800860e <_dtoa_r+0x336>
 8008628:	07e1      	lsls	r1, r4, #31
 800862a:	d508      	bpl.n	800863e <_dtoa_r+0x366>
 800862c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008630:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008634:	f7f7 ffe8 	bl	8000608 <__aeabi_dmul>
 8008638:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800863c:	3601      	adds	r6, #1
 800863e:	1064      	asrs	r4, r4, #1
 8008640:	3508      	adds	r5, #8
 8008642:	e7e5      	b.n	8008610 <_dtoa_r+0x338>
 8008644:	f000 80d2 	beq.w	80087ec <_dtoa_r+0x514>
 8008648:	427c      	negs	r4, r7
 800864a:	4b92      	ldr	r3, [pc, #584]	@ (8008894 <_dtoa_r+0x5bc>)
 800864c:	4d92      	ldr	r5, [pc, #584]	@ (8008898 <_dtoa_r+0x5c0>)
 800864e:	f004 020f 	and.w	r2, r4, #15
 8008652:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008656:	e9d3 2300 	ldrd	r2, r3, [r3]
 800865a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800865e:	f7f7 ffd3 	bl	8000608 <__aeabi_dmul>
 8008662:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008666:	1124      	asrs	r4, r4, #4
 8008668:	2300      	movs	r3, #0
 800866a:	2602      	movs	r6, #2
 800866c:	2c00      	cmp	r4, #0
 800866e:	f040 80b2 	bne.w	80087d6 <_dtoa_r+0x4fe>
 8008672:	2b00      	cmp	r3, #0
 8008674:	d1d3      	bne.n	800861e <_dtoa_r+0x346>
 8008676:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8008678:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800867c:	2b00      	cmp	r3, #0
 800867e:	f000 80b7 	beq.w	80087f0 <_dtoa_r+0x518>
 8008682:	4b86      	ldr	r3, [pc, #536]	@ (800889c <_dtoa_r+0x5c4>)
 8008684:	2200      	movs	r2, #0
 8008686:	4620      	mov	r0, r4
 8008688:	4629      	mov	r1, r5
 800868a:	f7f8 fa2f 	bl	8000aec <__aeabi_dcmplt>
 800868e:	2800      	cmp	r0, #0
 8008690:	f000 80ae 	beq.w	80087f0 <_dtoa_r+0x518>
 8008694:	9b07      	ldr	r3, [sp, #28]
 8008696:	2b00      	cmp	r3, #0
 8008698:	f000 80aa 	beq.w	80087f0 <_dtoa_r+0x518>
 800869c:	9b00      	ldr	r3, [sp, #0]
 800869e:	2b00      	cmp	r3, #0
 80086a0:	dd37      	ble.n	8008712 <_dtoa_r+0x43a>
 80086a2:	1e7b      	subs	r3, r7, #1
 80086a4:	9304      	str	r3, [sp, #16]
 80086a6:	4620      	mov	r0, r4
 80086a8:	4b7d      	ldr	r3, [pc, #500]	@ (80088a0 <_dtoa_r+0x5c8>)
 80086aa:	2200      	movs	r2, #0
 80086ac:	4629      	mov	r1, r5
 80086ae:	f7f7 ffab 	bl	8000608 <__aeabi_dmul>
 80086b2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80086b6:	9c00      	ldr	r4, [sp, #0]
 80086b8:	3601      	adds	r6, #1
 80086ba:	4630      	mov	r0, r6
 80086bc:	f7f7 ff3a 	bl	8000534 <__aeabi_i2d>
 80086c0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80086c4:	f7f7 ffa0 	bl	8000608 <__aeabi_dmul>
 80086c8:	4b76      	ldr	r3, [pc, #472]	@ (80088a4 <_dtoa_r+0x5cc>)
 80086ca:	2200      	movs	r2, #0
 80086cc:	f7f7 fde6 	bl	800029c <__adddf3>
 80086d0:	4605      	mov	r5, r0
 80086d2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80086d6:	2c00      	cmp	r4, #0
 80086d8:	f040 808d 	bne.w	80087f6 <_dtoa_r+0x51e>
 80086dc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80086e0:	4b71      	ldr	r3, [pc, #452]	@ (80088a8 <_dtoa_r+0x5d0>)
 80086e2:	2200      	movs	r2, #0
 80086e4:	f7f7 fdd8 	bl	8000298 <__aeabi_dsub>
 80086e8:	4602      	mov	r2, r0
 80086ea:	460b      	mov	r3, r1
 80086ec:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80086f0:	462a      	mov	r2, r5
 80086f2:	4633      	mov	r3, r6
 80086f4:	f7f8 fa18 	bl	8000b28 <__aeabi_dcmpgt>
 80086f8:	2800      	cmp	r0, #0
 80086fa:	f040 828b 	bne.w	8008c14 <_dtoa_r+0x93c>
 80086fe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008702:	462a      	mov	r2, r5
 8008704:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8008708:	f7f8 f9f0 	bl	8000aec <__aeabi_dcmplt>
 800870c:	2800      	cmp	r0, #0
 800870e:	f040 8128 	bne.w	8008962 <_dtoa_r+0x68a>
 8008712:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8008716:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800871a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800871c:	2b00      	cmp	r3, #0
 800871e:	f2c0 815a 	blt.w	80089d6 <_dtoa_r+0x6fe>
 8008722:	2f0e      	cmp	r7, #14
 8008724:	f300 8157 	bgt.w	80089d6 <_dtoa_r+0x6fe>
 8008728:	4b5a      	ldr	r3, [pc, #360]	@ (8008894 <_dtoa_r+0x5bc>)
 800872a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800872e:	ed93 7b00 	vldr	d7, [r3]
 8008732:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008734:	2b00      	cmp	r3, #0
 8008736:	ed8d 7b00 	vstr	d7, [sp]
 800873a:	da03      	bge.n	8008744 <_dtoa_r+0x46c>
 800873c:	9b07      	ldr	r3, [sp, #28]
 800873e:	2b00      	cmp	r3, #0
 8008740:	f340 8101 	ble.w	8008946 <_dtoa_r+0x66e>
 8008744:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8008748:	4656      	mov	r6, sl
 800874a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800874e:	4620      	mov	r0, r4
 8008750:	4629      	mov	r1, r5
 8008752:	f7f8 f883 	bl	800085c <__aeabi_ddiv>
 8008756:	f7f8 fa07 	bl	8000b68 <__aeabi_d2iz>
 800875a:	4680      	mov	r8, r0
 800875c:	f7f7 feea 	bl	8000534 <__aeabi_i2d>
 8008760:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008764:	f7f7 ff50 	bl	8000608 <__aeabi_dmul>
 8008768:	4602      	mov	r2, r0
 800876a:	460b      	mov	r3, r1
 800876c:	4620      	mov	r0, r4
 800876e:	4629      	mov	r1, r5
 8008770:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8008774:	f7f7 fd90 	bl	8000298 <__aeabi_dsub>
 8008778:	f806 4b01 	strb.w	r4, [r6], #1
 800877c:	9d07      	ldr	r5, [sp, #28]
 800877e:	eba6 040a 	sub.w	r4, r6, sl
 8008782:	42a5      	cmp	r5, r4
 8008784:	4602      	mov	r2, r0
 8008786:	460b      	mov	r3, r1
 8008788:	f040 8117 	bne.w	80089ba <_dtoa_r+0x6e2>
 800878c:	f7f7 fd86 	bl	800029c <__adddf3>
 8008790:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008794:	4604      	mov	r4, r0
 8008796:	460d      	mov	r5, r1
 8008798:	f7f8 f9c6 	bl	8000b28 <__aeabi_dcmpgt>
 800879c:	2800      	cmp	r0, #0
 800879e:	f040 80f9 	bne.w	8008994 <_dtoa_r+0x6bc>
 80087a2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80087a6:	4620      	mov	r0, r4
 80087a8:	4629      	mov	r1, r5
 80087aa:	f7f8 f995 	bl	8000ad8 <__aeabi_dcmpeq>
 80087ae:	b118      	cbz	r0, 80087b8 <_dtoa_r+0x4e0>
 80087b0:	f018 0f01 	tst.w	r8, #1
 80087b4:	f040 80ee 	bne.w	8008994 <_dtoa_r+0x6bc>
 80087b8:	4649      	mov	r1, r9
 80087ba:	4658      	mov	r0, fp
 80087bc:	f000 ffdc 	bl	8009778 <_Bfree>
 80087c0:	2300      	movs	r3, #0
 80087c2:	7033      	strb	r3, [r6, #0]
 80087c4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80087c6:	3701      	adds	r7, #1
 80087c8:	601f      	str	r7, [r3, #0]
 80087ca:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80087cc:	2b00      	cmp	r3, #0
 80087ce:	f000 831d 	beq.w	8008e0c <_dtoa_r+0xb34>
 80087d2:	601e      	str	r6, [r3, #0]
 80087d4:	e31a      	b.n	8008e0c <_dtoa_r+0xb34>
 80087d6:	07e2      	lsls	r2, r4, #31
 80087d8:	d505      	bpl.n	80087e6 <_dtoa_r+0x50e>
 80087da:	e9d5 2300 	ldrd	r2, r3, [r5]
 80087de:	f7f7 ff13 	bl	8000608 <__aeabi_dmul>
 80087e2:	3601      	adds	r6, #1
 80087e4:	2301      	movs	r3, #1
 80087e6:	1064      	asrs	r4, r4, #1
 80087e8:	3508      	adds	r5, #8
 80087ea:	e73f      	b.n	800866c <_dtoa_r+0x394>
 80087ec:	2602      	movs	r6, #2
 80087ee:	e742      	b.n	8008676 <_dtoa_r+0x39e>
 80087f0:	9c07      	ldr	r4, [sp, #28]
 80087f2:	9704      	str	r7, [sp, #16]
 80087f4:	e761      	b.n	80086ba <_dtoa_r+0x3e2>
 80087f6:	4b27      	ldr	r3, [pc, #156]	@ (8008894 <_dtoa_r+0x5bc>)
 80087f8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80087fa:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80087fe:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008802:	4454      	add	r4, sl
 8008804:	2900      	cmp	r1, #0
 8008806:	d053      	beq.n	80088b0 <_dtoa_r+0x5d8>
 8008808:	4928      	ldr	r1, [pc, #160]	@ (80088ac <_dtoa_r+0x5d4>)
 800880a:	2000      	movs	r0, #0
 800880c:	f7f8 f826 	bl	800085c <__aeabi_ddiv>
 8008810:	4633      	mov	r3, r6
 8008812:	462a      	mov	r2, r5
 8008814:	f7f7 fd40 	bl	8000298 <__aeabi_dsub>
 8008818:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800881c:	4656      	mov	r6, sl
 800881e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008822:	f7f8 f9a1 	bl	8000b68 <__aeabi_d2iz>
 8008826:	4605      	mov	r5, r0
 8008828:	f7f7 fe84 	bl	8000534 <__aeabi_i2d>
 800882c:	4602      	mov	r2, r0
 800882e:	460b      	mov	r3, r1
 8008830:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008834:	f7f7 fd30 	bl	8000298 <__aeabi_dsub>
 8008838:	3530      	adds	r5, #48	@ 0x30
 800883a:	4602      	mov	r2, r0
 800883c:	460b      	mov	r3, r1
 800883e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008842:	f806 5b01 	strb.w	r5, [r6], #1
 8008846:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800884a:	f7f8 f94f 	bl	8000aec <__aeabi_dcmplt>
 800884e:	2800      	cmp	r0, #0
 8008850:	d171      	bne.n	8008936 <_dtoa_r+0x65e>
 8008852:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008856:	4911      	ldr	r1, [pc, #68]	@ (800889c <_dtoa_r+0x5c4>)
 8008858:	2000      	movs	r0, #0
 800885a:	f7f7 fd1d 	bl	8000298 <__aeabi_dsub>
 800885e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8008862:	f7f8 f943 	bl	8000aec <__aeabi_dcmplt>
 8008866:	2800      	cmp	r0, #0
 8008868:	f040 8095 	bne.w	8008996 <_dtoa_r+0x6be>
 800886c:	42a6      	cmp	r6, r4
 800886e:	f43f af50 	beq.w	8008712 <_dtoa_r+0x43a>
 8008872:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8008876:	4b0a      	ldr	r3, [pc, #40]	@ (80088a0 <_dtoa_r+0x5c8>)
 8008878:	2200      	movs	r2, #0
 800887a:	f7f7 fec5 	bl	8000608 <__aeabi_dmul>
 800887e:	4b08      	ldr	r3, [pc, #32]	@ (80088a0 <_dtoa_r+0x5c8>)
 8008880:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8008884:	2200      	movs	r2, #0
 8008886:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800888a:	f7f7 febd 	bl	8000608 <__aeabi_dmul>
 800888e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008892:	e7c4      	b.n	800881e <_dtoa_r+0x546>
 8008894:	0800af60 	.word	0x0800af60
 8008898:	0800af38 	.word	0x0800af38
 800889c:	3ff00000 	.word	0x3ff00000
 80088a0:	40240000 	.word	0x40240000
 80088a4:	401c0000 	.word	0x401c0000
 80088a8:	40140000 	.word	0x40140000
 80088ac:	3fe00000 	.word	0x3fe00000
 80088b0:	4631      	mov	r1, r6
 80088b2:	4628      	mov	r0, r5
 80088b4:	f7f7 fea8 	bl	8000608 <__aeabi_dmul>
 80088b8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80088bc:	9415      	str	r4, [sp, #84]	@ 0x54
 80088be:	4656      	mov	r6, sl
 80088c0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80088c4:	f7f8 f950 	bl	8000b68 <__aeabi_d2iz>
 80088c8:	4605      	mov	r5, r0
 80088ca:	f7f7 fe33 	bl	8000534 <__aeabi_i2d>
 80088ce:	4602      	mov	r2, r0
 80088d0:	460b      	mov	r3, r1
 80088d2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80088d6:	f7f7 fcdf 	bl	8000298 <__aeabi_dsub>
 80088da:	3530      	adds	r5, #48	@ 0x30
 80088dc:	f806 5b01 	strb.w	r5, [r6], #1
 80088e0:	4602      	mov	r2, r0
 80088e2:	460b      	mov	r3, r1
 80088e4:	42a6      	cmp	r6, r4
 80088e6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80088ea:	f04f 0200 	mov.w	r2, #0
 80088ee:	d124      	bne.n	800893a <_dtoa_r+0x662>
 80088f0:	4bac      	ldr	r3, [pc, #688]	@ (8008ba4 <_dtoa_r+0x8cc>)
 80088f2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80088f6:	f7f7 fcd1 	bl	800029c <__adddf3>
 80088fa:	4602      	mov	r2, r0
 80088fc:	460b      	mov	r3, r1
 80088fe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008902:	f7f8 f911 	bl	8000b28 <__aeabi_dcmpgt>
 8008906:	2800      	cmp	r0, #0
 8008908:	d145      	bne.n	8008996 <_dtoa_r+0x6be>
 800890a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800890e:	49a5      	ldr	r1, [pc, #660]	@ (8008ba4 <_dtoa_r+0x8cc>)
 8008910:	2000      	movs	r0, #0
 8008912:	f7f7 fcc1 	bl	8000298 <__aeabi_dsub>
 8008916:	4602      	mov	r2, r0
 8008918:	460b      	mov	r3, r1
 800891a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800891e:	f7f8 f8e5 	bl	8000aec <__aeabi_dcmplt>
 8008922:	2800      	cmp	r0, #0
 8008924:	f43f aef5 	beq.w	8008712 <_dtoa_r+0x43a>
 8008928:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800892a:	1e73      	subs	r3, r6, #1
 800892c:	9315      	str	r3, [sp, #84]	@ 0x54
 800892e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008932:	2b30      	cmp	r3, #48	@ 0x30
 8008934:	d0f8      	beq.n	8008928 <_dtoa_r+0x650>
 8008936:	9f04      	ldr	r7, [sp, #16]
 8008938:	e73e      	b.n	80087b8 <_dtoa_r+0x4e0>
 800893a:	4b9b      	ldr	r3, [pc, #620]	@ (8008ba8 <_dtoa_r+0x8d0>)
 800893c:	f7f7 fe64 	bl	8000608 <__aeabi_dmul>
 8008940:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008944:	e7bc      	b.n	80088c0 <_dtoa_r+0x5e8>
 8008946:	d10c      	bne.n	8008962 <_dtoa_r+0x68a>
 8008948:	4b98      	ldr	r3, [pc, #608]	@ (8008bac <_dtoa_r+0x8d4>)
 800894a:	2200      	movs	r2, #0
 800894c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008950:	f7f7 fe5a 	bl	8000608 <__aeabi_dmul>
 8008954:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008958:	f7f8 f8dc 	bl	8000b14 <__aeabi_dcmpge>
 800895c:	2800      	cmp	r0, #0
 800895e:	f000 8157 	beq.w	8008c10 <_dtoa_r+0x938>
 8008962:	2400      	movs	r4, #0
 8008964:	4625      	mov	r5, r4
 8008966:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008968:	43db      	mvns	r3, r3
 800896a:	9304      	str	r3, [sp, #16]
 800896c:	4656      	mov	r6, sl
 800896e:	2700      	movs	r7, #0
 8008970:	4621      	mov	r1, r4
 8008972:	4658      	mov	r0, fp
 8008974:	f000 ff00 	bl	8009778 <_Bfree>
 8008978:	2d00      	cmp	r5, #0
 800897a:	d0dc      	beq.n	8008936 <_dtoa_r+0x65e>
 800897c:	b12f      	cbz	r7, 800898a <_dtoa_r+0x6b2>
 800897e:	42af      	cmp	r7, r5
 8008980:	d003      	beq.n	800898a <_dtoa_r+0x6b2>
 8008982:	4639      	mov	r1, r7
 8008984:	4658      	mov	r0, fp
 8008986:	f000 fef7 	bl	8009778 <_Bfree>
 800898a:	4629      	mov	r1, r5
 800898c:	4658      	mov	r0, fp
 800898e:	f000 fef3 	bl	8009778 <_Bfree>
 8008992:	e7d0      	b.n	8008936 <_dtoa_r+0x65e>
 8008994:	9704      	str	r7, [sp, #16]
 8008996:	4633      	mov	r3, r6
 8008998:	461e      	mov	r6, r3
 800899a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800899e:	2a39      	cmp	r2, #57	@ 0x39
 80089a0:	d107      	bne.n	80089b2 <_dtoa_r+0x6da>
 80089a2:	459a      	cmp	sl, r3
 80089a4:	d1f8      	bne.n	8008998 <_dtoa_r+0x6c0>
 80089a6:	9a04      	ldr	r2, [sp, #16]
 80089a8:	3201      	adds	r2, #1
 80089aa:	9204      	str	r2, [sp, #16]
 80089ac:	2230      	movs	r2, #48	@ 0x30
 80089ae:	f88a 2000 	strb.w	r2, [sl]
 80089b2:	781a      	ldrb	r2, [r3, #0]
 80089b4:	3201      	adds	r2, #1
 80089b6:	701a      	strb	r2, [r3, #0]
 80089b8:	e7bd      	b.n	8008936 <_dtoa_r+0x65e>
 80089ba:	4b7b      	ldr	r3, [pc, #492]	@ (8008ba8 <_dtoa_r+0x8d0>)
 80089bc:	2200      	movs	r2, #0
 80089be:	f7f7 fe23 	bl	8000608 <__aeabi_dmul>
 80089c2:	2200      	movs	r2, #0
 80089c4:	2300      	movs	r3, #0
 80089c6:	4604      	mov	r4, r0
 80089c8:	460d      	mov	r5, r1
 80089ca:	f7f8 f885 	bl	8000ad8 <__aeabi_dcmpeq>
 80089ce:	2800      	cmp	r0, #0
 80089d0:	f43f aebb 	beq.w	800874a <_dtoa_r+0x472>
 80089d4:	e6f0      	b.n	80087b8 <_dtoa_r+0x4e0>
 80089d6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80089d8:	2a00      	cmp	r2, #0
 80089da:	f000 80db 	beq.w	8008b94 <_dtoa_r+0x8bc>
 80089de:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80089e0:	2a01      	cmp	r2, #1
 80089e2:	f300 80bf 	bgt.w	8008b64 <_dtoa_r+0x88c>
 80089e6:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 80089e8:	2a00      	cmp	r2, #0
 80089ea:	f000 80b7 	beq.w	8008b5c <_dtoa_r+0x884>
 80089ee:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80089f2:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80089f4:	4646      	mov	r6, r8
 80089f6:	9a08      	ldr	r2, [sp, #32]
 80089f8:	2101      	movs	r1, #1
 80089fa:	441a      	add	r2, r3
 80089fc:	4658      	mov	r0, fp
 80089fe:	4498      	add	r8, r3
 8008a00:	9208      	str	r2, [sp, #32]
 8008a02:	f000 ffb7 	bl	8009974 <__i2b>
 8008a06:	4605      	mov	r5, r0
 8008a08:	b15e      	cbz	r6, 8008a22 <_dtoa_r+0x74a>
 8008a0a:	9b08      	ldr	r3, [sp, #32]
 8008a0c:	2b00      	cmp	r3, #0
 8008a0e:	dd08      	ble.n	8008a22 <_dtoa_r+0x74a>
 8008a10:	42b3      	cmp	r3, r6
 8008a12:	9a08      	ldr	r2, [sp, #32]
 8008a14:	bfa8      	it	ge
 8008a16:	4633      	movge	r3, r6
 8008a18:	eba8 0803 	sub.w	r8, r8, r3
 8008a1c:	1af6      	subs	r6, r6, r3
 8008a1e:	1ad3      	subs	r3, r2, r3
 8008a20:	9308      	str	r3, [sp, #32]
 8008a22:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008a24:	b1f3      	cbz	r3, 8008a64 <_dtoa_r+0x78c>
 8008a26:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008a28:	2b00      	cmp	r3, #0
 8008a2a:	f000 80b7 	beq.w	8008b9c <_dtoa_r+0x8c4>
 8008a2e:	b18c      	cbz	r4, 8008a54 <_dtoa_r+0x77c>
 8008a30:	4629      	mov	r1, r5
 8008a32:	4622      	mov	r2, r4
 8008a34:	4658      	mov	r0, fp
 8008a36:	f001 f85d 	bl	8009af4 <__pow5mult>
 8008a3a:	464a      	mov	r2, r9
 8008a3c:	4601      	mov	r1, r0
 8008a3e:	4605      	mov	r5, r0
 8008a40:	4658      	mov	r0, fp
 8008a42:	f000 ffad 	bl	80099a0 <__multiply>
 8008a46:	4649      	mov	r1, r9
 8008a48:	9004      	str	r0, [sp, #16]
 8008a4a:	4658      	mov	r0, fp
 8008a4c:	f000 fe94 	bl	8009778 <_Bfree>
 8008a50:	9b04      	ldr	r3, [sp, #16]
 8008a52:	4699      	mov	r9, r3
 8008a54:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008a56:	1b1a      	subs	r2, r3, r4
 8008a58:	d004      	beq.n	8008a64 <_dtoa_r+0x78c>
 8008a5a:	4649      	mov	r1, r9
 8008a5c:	4658      	mov	r0, fp
 8008a5e:	f001 f849 	bl	8009af4 <__pow5mult>
 8008a62:	4681      	mov	r9, r0
 8008a64:	2101      	movs	r1, #1
 8008a66:	4658      	mov	r0, fp
 8008a68:	f000 ff84 	bl	8009974 <__i2b>
 8008a6c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008a6e:	4604      	mov	r4, r0
 8008a70:	2b00      	cmp	r3, #0
 8008a72:	f000 81cf 	beq.w	8008e14 <_dtoa_r+0xb3c>
 8008a76:	461a      	mov	r2, r3
 8008a78:	4601      	mov	r1, r0
 8008a7a:	4658      	mov	r0, fp
 8008a7c:	f001 f83a 	bl	8009af4 <__pow5mult>
 8008a80:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008a82:	2b01      	cmp	r3, #1
 8008a84:	4604      	mov	r4, r0
 8008a86:	f300 8095 	bgt.w	8008bb4 <_dtoa_r+0x8dc>
 8008a8a:	9b02      	ldr	r3, [sp, #8]
 8008a8c:	2b00      	cmp	r3, #0
 8008a8e:	f040 8087 	bne.w	8008ba0 <_dtoa_r+0x8c8>
 8008a92:	9b03      	ldr	r3, [sp, #12]
 8008a94:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008a98:	2b00      	cmp	r3, #0
 8008a9a:	f040 8089 	bne.w	8008bb0 <_dtoa_r+0x8d8>
 8008a9e:	9b03      	ldr	r3, [sp, #12]
 8008aa0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008aa4:	0d1b      	lsrs	r3, r3, #20
 8008aa6:	051b      	lsls	r3, r3, #20
 8008aa8:	b12b      	cbz	r3, 8008ab6 <_dtoa_r+0x7de>
 8008aaa:	9b08      	ldr	r3, [sp, #32]
 8008aac:	3301      	adds	r3, #1
 8008aae:	9308      	str	r3, [sp, #32]
 8008ab0:	f108 0801 	add.w	r8, r8, #1
 8008ab4:	2301      	movs	r3, #1
 8008ab6:	930a      	str	r3, [sp, #40]	@ 0x28
 8008ab8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008aba:	2b00      	cmp	r3, #0
 8008abc:	f000 81b0 	beq.w	8008e20 <_dtoa_r+0xb48>
 8008ac0:	6923      	ldr	r3, [r4, #16]
 8008ac2:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008ac6:	6918      	ldr	r0, [r3, #16]
 8008ac8:	f000 ff08 	bl	80098dc <__hi0bits>
 8008acc:	f1c0 0020 	rsb	r0, r0, #32
 8008ad0:	9b08      	ldr	r3, [sp, #32]
 8008ad2:	4418      	add	r0, r3
 8008ad4:	f010 001f 	ands.w	r0, r0, #31
 8008ad8:	d077      	beq.n	8008bca <_dtoa_r+0x8f2>
 8008ada:	f1c0 0320 	rsb	r3, r0, #32
 8008ade:	2b04      	cmp	r3, #4
 8008ae0:	dd6b      	ble.n	8008bba <_dtoa_r+0x8e2>
 8008ae2:	9b08      	ldr	r3, [sp, #32]
 8008ae4:	f1c0 001c 	rsb	r0, r0, #28
 8008ae8:	4403      	add	r3, r0
 8008aea:	4480      	add	r8, r0
 8008aec:	4406      	add	r6, r0
 8008aee:	9308      	str	r3, [sp, #32]
 8008af0:	f1b8 0f00 	cmp.w	r8, #0
 8008af4:	dd05      	ble.n	8008b02 <_dtoa_r+0x82a>
 8008af6:	4649      	mov	r1, r9
 8008af8:	4642      	mov	r2, r8
 8008afa:	4658      	mov	r0, fp
 8008afc:	f001 f854 	bl	8009ba8 <__lshift>
 8008b00:	4681      	mov	r9, r0
 8008b02:	9b08      	ldr	r3, [sp, #32]
 8008b04:	2b00      	cmp	r3, #0
 8008b06:	dd05      	ble.n	8008b14 <_dtoa_r+0x83c>
 8008b08:	4621      	mov	r1, r4
 8008b0a:	461a      	mov	r2, r3
 8008b0c:	4658      	mov	r0, fp
 8008b0e:	f001 f84b 	bl	8009ba8 <__lshift>
 8008b12:	4604      	mov	r4, r0
 8008b14:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8008b16:	2b00      	cmp	r3, #0
 8008b18:	d059      	beq.n	8008bce <_dtoa_r+0x8f6>
 8008b1a:	4621      	mov	r1, r4
 8008b1c:	4648      	mov	r0, r9
 8008b1e:	f001 f8af 	bl	8009c80 <__mcmp>
 8008b22:	2800      	cmp	r0, #0
 8008b24:	da53      	bge.n	8008bce <_dtoa_r+0x8f6>
 8008b26:	1e7b      	subs	r3, r7, #1
 8008b28:	9304      	str	r3, [sp, #16]
 8008b2a:	4649      	mov	r1, r9
 8008b2c:	2300      	movs	r3, #0
 8008b2e:	220a      	movs	r2, #10
 8008b30:	4658      	mov	r0, fp
 8008b32:	f000 fe43 	bl	80097bc <__multadd>
 8008b36:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008b38:	4681      	mov	r9, r0
 8008b3a:	2b00      	cmp	r3, #0
 8008b3c:	f000 8172 	beq.w	8008e24 <_dtoa_r+0xb4c>
 8008b40:	2300      	movs	r3, #0
 8008b42:	4629      	mov	r1, r5
 8008b44:	220a      	movs	r2, #10
 8008b46:	4658      	mov	r0, fp
 8008b48:	f000 fe38 	bl	80097bc <__multadd>
 8008b4c:	9b00      	ldr	r3, [sp, #0]
 8008b4e:	2b00      	cmp	r3, #0
 8008b50:	4605      	mov	r5, r0
 8008b52:	dc67      	bgt.n	8008c24 <_dtoa_r+0x94c>
 8008b54:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008b56:	2b02      	cmp	r3, #2
 8008b58:	dc41      	bgt.n	8008bde <_dtoa_r+0x906>
 8008b5a:	e063      	b.n	8008c24 <_dtoa_r+0x94c>
 8008b5c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8008b5e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8008b62:	e746      	b.n	80089f2 <_dtoa_r+0x71a>
 8008b64:	9b07      	ldr	r3, [sp, #28]
 8008b66:	1e5c      	subs	r4, r3, #1
 8008b68:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008b6a:	42a3      	cmp	r3, r4
 8008b6c:	bfbf      	itttt	lt
 8008b6e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8008b70:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8008b72:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8008b74:	1ae3      	sublt	r3, r4, r3
 8008b76:	bfb4      	ite	lt
 8008b78:	18d2      	addlt	r2, r2, r3
 8008b7a:	1b1c      	subge	r4, r3, r4
 8008b7c:	9b07      	ldr	r3, [sp, #28]
 8008b7e:	bfbc      	itt	lt
 8008b80:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8008b82:	2400      	movlt	r4, #0
 8008b84:	2b00      	cmp	r3, #0
 8008b86:	bfb5      	itete	lt
 8008b88:	eba8 0603 	sublt.w	r6, r8, r3
 8008b8c:	9b07      	ldrge	r3, [sp, #28]
 8008b8e:	2300      	movlt	r3, #0
 8008b90:	4646      	movge	r6, r8
 8008b92:	e730      	b.n	80089f6 <_dtoa_r+0x71e>
 8008b94:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8008b96:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8008b98:	4646      	mov	r6, r8
 8008b9a:	e735      	b.n	8008a08 <_dtoa_r+0x730>
 8008b9c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008b9e:	e75c      	b.n	8008a5a <_dtoa_r+0x782>
 8008ba0:	2300      	movs	r3, #0
 8008ba2:	e788      	b.n	8008ab6 <_dtoa_r+0x7de>
 8008ba4:	3fe00000 	.word	0x3fe00000
 8008ba8:	40240000 	.word	0x40240000
 8008bac:	40140000 	.word	0x40140000
 8008bb0:	9b02      	ldr	r3, [sp, #8]
 8008bb2:	e780      	b.n	8008ab6 <_dtoa_r+0x7de>
 8008bb4:	2300      	movs	r3, #0
 8008bb6:	930a      	str	r3, [sp, #40]	@ 0x28
 8008bb8:	e782      	b.n	8008ac0 <_dtoa_r+0x7e8>
 8008bba:	d099      	beq.n	8008af0 <_dtoa_r+0x818>
 8008bbc:	9a08      	ldr	r2, [sp, #32]
 8008bbe:	331c      	adds	r3, #28
 8008bc0:	441a      	add	r2, r3
 8008bc2:	4498      	add	r8, r3
 8008bc4:	441e      	add	r6, r3
 8008bc6:	9208      	str	r2, [sp, #32]
 8008bc8:	e792      	b.n	8008af0 <_dtoa_r+0x818>
 8008bca:	4603      	mov	r3, r0
 8008bcc:	e7f6      	b.n	8008bbc <_dtoa_r+0x8e4>
 8008bce:	9b07      	ldr	r3, [sp, #28]
 8008bd0:	9704      	str	r7, [sp, #16]
 8008bd2:	2b00      	cmp	r3, #0
 8008bd4:	dc20      	bgt.n	8008c18 <_dtoa_r+0x940>
 8008bd6:	9300      	str	r3, [sp, #0]
 8008bd8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008bda:	2b02      	cmp	r3, #2
 8008bdc:	dd1e      	ble.n	8008c1c <_dtoa_r+0x944>
 8008bde:	9b00      	ldr	r3, [sp, #0]
 8008be0:	2b00      	cmp	r3, #0
 8008be2:	f47f aec0 	bne.w	8008966 <_dtoa_r+0x68e>
 8008be6:	4621      	mov	r1, r4
 8008be8:	2205      	movs	r2, #5
 8008bea:	4658      	mov	r0, fp
 8008bec:	f000 fde6 	bl	80097bc <__multadd>
 8008bf0:	4601      	mov	r1, r0
 8008bf2:	4604      	mov	r4, r0
 8008bf4:	4648      	mov	r0, r9
 8008bf6:	f001 f843 	bl	8009c80 <__mcmp>
 8008bfa:	2800      	cmp	r0, #0
 8008bfc:	f77f aeb3 	ble.w	8008966 <_dtoa_r+0x68e>
 8008c00:	4656      	mov	r6, sl
 8008c02:	2331      	movs	r3, #49	@ 0x31
 8008c04:	f806 3b01 	strb.w	r3, [r6], #1
 8008c08:	9b04      	ldr	r3, [sp, #16]
 8008c0a:	3301      	adds	r3, #1
 8008c0c:	9304      	str	r3, [sp, #16]
 8008c0e:	e6ae      	b.n	800896e <_dtoa_r+0x696>
 8008c10:	9c07      	ldr	r4, [sp, #28]
 8008c12:	9704      	str	r7, [sp, #16]
 8008c14:	4625      	mov	r5, r4
 8008c16:	e7f3      	b.n	8008c00 <_dtoa_r+0x928>
 8008c18:	9b07      	ldr	r3, [sp, #28]
 8008c1a:	9300      	str	r3, [sp, #0]
 8008c1c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008c1e:	2b00      	cmp	r3, #0
 8008c20:	f000 8104 	beq.w	8008e2c <_dtoa_r+0xb54>
 8008c24:	2e00      	cmp	r6, #0
 8008c26:	dd05      	ble.n	8008c34 <_dtoa_r+0x95c>
 8008c28:	4629      	mov	r1, r5
 8008c2a:	4632      	mov	r2, r6
 8008c2c:	4658      	mov	r0, fp
 8008c2e:	f000 ffbb 	bl	8009ba8 <__lshift>
 8008c32:	4605      	mov	r5, r0
 8008c34:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008c36:	2b00      	cmp	r3, #0
 8008c38:	d05a      	beq.n	8008cf0 <_dtoa_r+0xa18>
 8008c3a:	6869      	ldr	r1, [r5, #4]
 8008c3c:	4658      	mov	r0, fp
 8008c3e:	f000 fd5b 	bl	80096f8 <_Balloc>
 8008c42:	4606      	mov	r6, r0
 8008c44:	b928      	cbnz	r0, 8008c52 <_dtoa_r+0x97a>
 8008c46:	4b84      	ldr	r3, [pc, #528]	@ (8008e58 <_dtoa_r+0xb80>)
 8008c48:	4602      	mov	r2, r0
 8008c4a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8008c4e:	f7ff bb5a 	b.w	8008306 <_dtoa_r+0x2e>
 8008c52:	692a      	ldr	r2, [r5, #16]
 8008c54:	3202      	adds	r2, #2
 8008c56:	0092      	lsls	r2, r2, #2
 8008c58:	f105 010c 	add.w	r1, r5, #12
 8008c5c:	300c      	adds	r0, #12
 8008c5e:	f7ff fa94 	bl	800818a <memcpy>
 8008c62:	2201      	movs	r2, #1
 8008c64:	4631      	mov	r1, r6
 8008c66:	4658      	mov	r0, fp
 8008c68:	f000 ff9e 	bl	8009ba8 <__lshift>
 8008c6c:	f10a 0301 	add.w	r3, sl, #1
 8008c70:	9307      	str	r3, [sp, #28]
 8008c72:	9b00      	ldr	r3, [sp, #0]
 8008c74:	4453      	add	r3, sl
 8008c76:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008c78:	9b02      	ldr	r3, [sp, #8]
 8008c7a:	f003 0301 	and.w	r3, r3, #1
 8008c7e:	462f      	mov	r7, r5
 8008c80:	930a      	str	r3, [sp, #40]	@ 0x28
 8008c82:	4605      	mov	r5, r0
 8008c84:	9b07      	ldr	r3, [sp, #28]
 8008c86:	4621      	mov	r1, r4
 8008c88:	3b01      	subs	r3, #1
 8008c8a:	4648      	mov	r0, r9
 8008c8c:	9300      	str	r3, [sp, #0]
 8008c8e:	f7ff fa99 	bl	80081c4 <quorem>
 8008c92:	4639      	mov	r1, r7
 8008c94:	9002      	str	r0, [sp, #8]
 8008c96:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8008c9a:	4648      	mov	r0, r9
 8008c9c:	f000 fff0 	bl	8009c80 <__mcmp>
 8008ca0:	462a      	mov	r2, r5
 8008ca2:	9008      	str	r0, [sp, #32]
 8008ca4:	4621      	mov	r1, r4
 8008ca6:	4658      	mov	r0, fp
 8008ca8:	f001 f806 	bl	8009cb8 <__mdiff>
 8008cac:	68c2      	ldr	r2, [r0, #12]
 8008cae:	4606      	mov	r6, r0
 8008cb0:	bb02      	cbnz	r2, 8008cf4 <_dtoa_r+0xa1c>
 8008cb2:	4601      	mov	r1, r0
 8008cb4:	4648      	mov	r0, r9
 8008cb6:	f000 ffe3 	bl	8009c80 <__mcmp>
 8008cba:	4602      	mov	r2, r0
 8008cbc:	4631      	mov	r1, r6
 8008cbe:	4658      	mov	r0, fp
 8008cc0:	920e      	str	r2, [sp, #56]	@ 0x38
 8008cc2:	f000 fd59 	bl	8009778 <_Bfree>
 8008cc6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008cc8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008cca:	9e07      	ldr	r6, [sp, #28]
 8008ccc:	ea43 0102 	orr.w	r1, r3, r2
 8008cd0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008cd2:	4319      	orrs	r1, r3
 8008cd4:	d110      	bne.n	8008cf8 <_dtoa_r+0xa20>
 8008cd6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8008cda:	d029      	beq.n	8008d30 <_dtoa_r+0xa58>
 8008cdc:	9b08      	ldr	r3, [sp, #32]
 8008cde:	2b00      	cmp	r3, #0
 8008ce0:	dd02      	ble.n	8008ce8 <_dtoa_r+0xa10>
 8008ce2:	9b02      	ldr	r3, [sp, #8]
 8008ce4:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8008ce8:	9b00      	ldr	r3, [sp, #0]
 8008cea:	f883 8000 	strb.w	r8, [r3]
 8008cee:	e63f      	b.n	8008970 <_dtoa_r+0x698>
 8008cf0:	4628      	mov	r0, r5
 8008cf2:	e7bb      	b.n	8008c6c <_dtoa_r+0x994>
 8008cf4:	2201      	movs	r2, #1
 8008cf6:	e7e1      	b.n	8008cbc <_dtoa_r+0x9e4>
 8008cf8:	9b08      	ldr	r3, [sp, #32]
 8008cfa:	2b00      	cmp	r3, #0
 8008cfc:	db04      	blt.n	8008d08 <_dtoa_r+0xa30>
 8008cfe:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008d00:	430b      	orrs	r3, r1
 8008d02:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008d04:	430b      	orrs	r3, r1
 8008d06:	d120      	bne.n	8008d4a <_dtoa_r+0xa72>
 8008d08:	2a00      	cmp	r2, #0
 8008d0a:	dded      	ble.n	8008ce8 <_dtoa_r+0xa10>
 8008d0c:	4649      	mov	r1, r9
 8008d0e:	2201      	movs	r2, #1
 8008d10:	4658      	mov	r0, fp
 8008d12:	f000 ff49 	bl	8009ba8 <__lshift>
 8008d16:	4621      	mov	r1, r4
 8008d18:	4681      	mov	r9, r0
 8008d1a:	f000 ffb1 	bl	8009c80 <__mcmp>
 8008d1e:	2800      	cmp	r0, #0
 8008d20:	dc03      	bgt.n	8008d2a <_dtoa_r+0xa52>
 8008d22:	d1e1      	bne.n	8008ce8 <_dtoa_r+0xa10>
 8008d24:	f018 0f01 	tst.w	r8, #1
 8008d28:	d0de      	beq.n	8008ce8 <_dtoa_r+0xa10>
 8008d2a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8008d2e:	d1d8      	bne.n	8008ce2 <_dtoa_r+0xa0a>
 8008d30:	9a00      	ldr	r2, [sp, #0]
 8008d32:	2339      	movs	r3, #57	@ 0x39
 8008d34:	7013      	strb	r3, [r2, #0]
 8008d36:	4633      	mov	r3, r6
 8008d38:	461e      	mov	r6, r3
 8008d3a:	3b01      	subs	r3, #1
 8008d3c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8008d40:	2a39      	cmp	r2, #57	@ 0x39
 8008d42:	d052      	beq.n	8008dea <_dtoa_r+0xb12>
 8008d44:	3201      	adds	r2, #1
 8008d46:	701a      	strb	r2, [r3, #0]
 8008d48:	e612      	b.n	8008970 <_dtoa_r+0x698>
 8008d4a:	2a00      	cmp	r2, #0
 8008d4c:	dd07      	ble.n	8008d5e <_dtoa_r+0xa86>
 8008d4e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8008d52:	d0ed      	beq.n	8008d30 <_dtoa_r+0xa58>
 8008d54:	9a00      	ldr	r2, [sp, #0]
 8008d56:	f108 0301 	add.w	r3, r8, #1
 8008d5a:	7013      	strb	r3, [r2, #0]
 8008d5c:	e608      	b.n	8008970 <_dtoa_r+0x698>
 8008d5e:	9b07      	ldr	r3, [sp, #28]
 8008d60:	9a07      	ldr	r2, [sp, #28]
 8008d62:	f803 8c01 	strb.w	r8, [r3, #-1]
 8008d66:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008d68:	4293      	cmp	r3, r2
 8008d6a:	d028      	beq.n	8008dbe <_dtoa_r+0xae6>
 8008d6c:	4649      	mov	r1, r9
 8008d6e:	2300      	movs	r3, #0
 8008d70:	220a      	movs	r2, #10
 8008d72:	4658      	mov	r0, fp
 8008d74:	f000 fd22 	bl	80097bc <__multadd>
 8008d78:	42af      	cmp	r7, r5
 8008d7a:	4681      	mov	r9, r0
 8008d7c:	f04f 0300 	mov.w	r3, #0
 8008d80:	f04f 020a 	mov.w	r2, #10
 8008d84:	4639      	mov	r1, r7
 8008d86:	4658      	mov	r0, fp
 8008d88:	d107      	bne.n	8008d9a <_dtoa_r+0xac2>
 8008d8a:	f000 fd17 	bl	80097bc <__multadd>
 8008d8e:	4607      	mov	r7, r0
 8008d90:	4605      	mov	r5, r0
 8008d92:	9b07      	ldr	r3, [sp, #28]
 8008d94:	3301      	adds	r3, #1
 8008d96:	9307      	str	r3, [sp, #28]
 8008d98:	e774      	b.n	8008c84 <_dtoa_r+0x9ac>
 8008d9a:	f000 fd0f 	bl	80097bc <__multadd>
 8008d9e:	4629      	mov	r1, r5
 8008da0:	4607      	mov	r7, r0
 8008da2:	2300      	movs	r3, #0
 8008da4:	220a      	movs	r2, #10
 8008da6:	4658      	mov	r0, fp
 8008da8:	f000 fd08 	bl	80097bc <__multadd>
 8008dac:	4605      	mov	r5, r0
 8008dae:	e7f0      	b.n	8008d92 <_dtoa_r+0xaba>
 8008db0:	9b00      	ldr	r3, [sp, #0]
 8008db2:	2b00      	cmp	r3, #0
 8008db4:	bfcc      	ite	gt
 8008db6:	461e      	movgt	r6, r3
 8008db8:	2601      	movle	r6, #1
 8008dba:	4456      	add	r6, sl
 8008dbc:	2700      	movs	r7, #0
 8008dbe:	4649      	mov	r1, r9
 8008dc0:	2201      	movs	r2, #1
 8008dc2:	4658      	mov	r0, fp
 8008dc4:	f000 fef0 	bl	8009ba8 <__lshift>
 8008dc8:	4621      	mov	r1, r4
 8008dca:	4681      	mov	r9, r0
 8008dcc:	f000 ff58 	bl	8009c80 <__mcmp>
 8008dd0:	2800      	cmp	r0, #0
 8008dd2:	dcb0      	bgt.n	8008d36 <_dtoa_r+0xa5e>
 8008dd4:	d102      	bne.n	8008ddc <_dtoa_r+0xb04>
 8008dd6:	f018 0f01 	tst.w	r8, #1
 8008dda:	d1ac      	bne.n	8008d36 <_dtoa_r+0xa5e>
 8008ddc:	4633      	mov	r3, r6
 8008dde:	461e      	mov	r6, r3
 8008de0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008de4:	2a30      	cmp	r2, #48	@ 0x30
 8008de6:	d0fa      	beq.n	8008dde <_dtoa_r+0xb06>
 8008de8:	e5c2      	b.n	8008970 <_dtoa_r+0x698>
 8008dea:	459a      	cmp	sl, r3
 8008dec:	d1a4      	bne.n	8008d38 <_dtoa_r+0xa60>
 8008dee:	9b04      	ldr	r3, [sp, #16]
 8008df0:	3301      	adds	r3, #1
 8008df2:	9304      	str	r3, [sp, #16]
 8008df4:	2331      	movs	r3, #49	@ 0x31
 8008df6:	f88a 3000 	strb.w	r3, [sl]
 8008dfa:	e5b9      	b.n	8008970 <_dtoa_r+0x698>
 8008dfc:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8008dfe:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8008e5c <_dtoa_r+0xb84>
 8008e02:	b11b      	cbz	r3, 8008e0c <_dtoa_r+0xb34>
 8008e04:	f10a 0308 	add.w	r3, sl, #8
 8008e08:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8008e0a:	6013      	str	r3, [r2, #0]
 8008e0c:	4650      	mov	r0, sl
 8008e0e:	b019      	add	sp, #100	@ 0x64
 8008e10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008e14:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008e16:	2b01      	cmp	r3, #1
 8008e18:	f77f ae37 	ble.w	8008a8a <_dtoa_r+0x7b2>
 8008e1c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008e1e:	930a      	str	r3, [sp, #40]	@ 0x28
 8008e20:	2001      	movs	r0, #1
 8008e22:	e655      	b.n	8008ad0 <_dtoa_r+0x7f8>
 8008e24:	9b00      	ldr	r3, [sp, #0]
 8008e26:	2b00      	cmp	r3, #0
 8008e28:	f77f aed6 	ble.w	8008bd8 <_dtoa_r+0x900>
 8008e2c:	4656      	mov	r6, sl
 8008e2e:	4621      	mov	r1, r4
 8008e30:	4648      	mov	r0, r9
 8008e32:	f7ff f9c7 	bl	80081c4 <quorem>
 8008e36:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8008e3a:	f806 8b01 	strb.w	r8, [r6], #1
 8008e3e:	9b00      	ldr	r3, [sp, #0]
 8008e40:	eba6 020a 	sub.w	r2, r6, sl
 8008e44:	4293      	cmp	r3, r2
 8008e46:	ddb3      	ble.n	8008db0 <_dtoa_r+0xad8>
 8008e48:	4649      	mov	r1, r9
 8008e4a:	2300      	movs	r3, #0
 8008e4c:	220a      	movs	r2, #10
 8008e4e:	4658      	mov	r0, fp
 8008e50:	f000 fcb4 	bl	80097bc <__multadd>
 8008e54:	4681      	mov	r9, r0
 8008e56:	e7ea      	b.n	8008e2e <_dtoa_r+0xb56>
 8008e58:	0800ae5d 	.word	0x0800ae5d
 8008e5c:	0800ade1 	.word	0x0800ade1

08008e60 <_free_r>:
 8008e60:	b538      	push	{r3, r4, r5, lr}
 8008e62:	4605      	mov	r5, r0
 8008e64:	2900      	cmp	r1, #0
 8008e66:	d041      	beq.n	8008eec <_free_r+0x8c>
 8008e68:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008e6c:	1f0c      	subs	r4, r1, #4
 8008e6e:	2b00      	cmp	r3, #0
 8008e70:	bfb8      	it	lt
 8008e72:	18e4      	addlt	r4, r4, r3
 8008e74:	f000 fc34 	bl	80096e0 <__malloc_lock>
 8008e78:	4a1d      	ldr	r2, [pc, #116]	@ (8008ef0 <_free_r+0x90>)
 8008e7a:	6813      	ldr	r3, [r2, #0]
 8008e7c:	b933      	cbnz	r3, 8008e8c <_free_r+0x2c>
 8008e7e:	6063      	str	r3, [r4, #4]
 8008e80:	6014      	str	r4, [r2, #0]
 8008e82:	4628      	mov	r0, r5
 8008e84:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008e88:	f000 bc30 	b.w	80096ec <__malloc_unlock>
 8008e8c:	42a3      	cmp	r3, r4
 8008e8e:	d908      	bls.n	8008ea2 <_free_r+0x42>
 8008e90:	6820      	ldr	r0, [r4, #0]
 8008e92:	1821      	adds	r1, r4, r0
 8008e94:	428b      	cmp	r3, r1
 8008e96:	bf01      	itttt	eq
 8008e98:	6819      	ldreq	r1, [r3, #0]
 8008e9a:	685b      	ldreq	r3, [r3, #4]
 8008e9c:	1809      	addeq	r1, r1, r0
 8008e9e:	6021      	streq	r1, [r4, #0]
 8008ea0:	e7ed      	b.n	8008e7e <_free_r+0x1e>
 8008ea2:	461a      	mov	r2, r3
 8008ea4:	685b      	ldr	r3, [r3, #4]
 8008ea6:	b10b      	cbz	r3, 8008eac <_free_r+0x4c>
 8008ea8:	42a3      	cmp	r3, r4
 8008eaa:	d9fa      	bls.n	8008ea2 <_free_r+0x42>
 8008eac:	6811      	ldr	r1, [r2, #0]
 8008eae:	1850      	adds	r0, r2, r1
 8008eb0:	42a0      	cmp	r0, r4
 8008eb2:	d10b      	bne.n	8008ecc <_free_r+0x6c>
 8008eb4:	6820      	ldr	r0, [r4, #0]
 8008eb6:	4401      	add	r1, r0
 8008eb8:	1850      	adds	r0, r2, r1
 8008eba:	4283      	cmp	r3, r0
 8008ebc:	6011      	str	r1, [r2, #0]
 8008ebe:	d1e0      	bne.n	8008e82 <_free_r+0x22>
 8008ec0:	6818      	ldr	r0, [r3, #0]
 8008ec2:	685b      	ldr	r3, [r3, #4]
 8008ec4:	6053      	str	r3, [r2, #4]
 8008ec6:	4408      	add	r0, r1
 8008ec8:	6010      	str	r0, [r2, #0]
 8008eca:	e7da      	b.n	8008e82 <_free_r+0x22>
 8008ecc:	d902      	bls.n	8008ed4 <_free_r+0x74>
 8008ece:	230c      	movs	r3, #12
 8008ed0:	602b      	str	r3, [r5, #0]
 8008ed2:	e7d6      	b.n	8008e82 <_free_r+0x22>
 8008ed4:	6820      	ldr	r0, [r4, #0]
 8008ed6:	1821      	adds	r1, r4, r0
 8008ed8:	428b      	cmp	r3, r1
 8008eda:	bf04      	itt	eq
 8008edc:	6819      	ldreq	r1, [r3, #0]
 8008ede:	685b      	ldreq	r3, [r3, #4]
 8008ee0:	6063      	str	r3, [r4, #4]
 8008ee2:	bf04      	itt	eq
 8008ee4:	1809      	addeq	r1, r1, r0
 8008ee6:	6021      	streq	r1, [r4, #0]
 8008ee8:	6054      	str	r4, [r2, #4]
 8008eea:	e7ca      	b.n	8008e82 <_free_r+0x22>
 8008eec:	bd38      	pop	{r3, r4, r5, pc}
 8008eee:	bf00      	nop
 8008ef0:	20000638 	.word	0x20000638

08008ef4 <rshift>:
 8008ef4:	6903      	ldr	r3, [r0, #16]
 8008ef6:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8008efa:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008efe:	ea4f 1261 	mov.w	r2, r1, asr #5
 8008f02:	f100 0414 	add.w	r4, r0, #20
 8008f06:	dd45      	ble.n	8008f94 <rshift+0xa0>
 8008f08:	f011 011f 	ands.w	r1, r1, #31
 8008f0c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8008f10:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8008f14:	d10c      	bne.n	8008f30 <rshift+0x3c>
 8008f16:	f100 0710 	add.w	r7, r0, #16
 8008f1a:	4629      	mov	r1, r5
 8008f1c:	42b1      	cmp	r1, r6
 8008f1e:	d334      	bcc.n	8008f8a <rshift+0x96>
 8008f20:	1a9b      	subs	r3, r3, r2
 8008f22:	009b      	lsls	r3, r3, #2
 8008f24:	1eea      	subs	r2, r5, #3
 8008f26:	4296      	cmp	r6, r2
 8008f28:	bf38      	it	cc
 8008f2a:	2300      	movcc	r3, #0
 8008f2c:	4423      	add	r3, r4
 8008f2e:	e015      	b.n	8008f5c <rshift+0x68>
 8008f30:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8008f34:	f1c1 0820 	rsb	r8, r1, #32
 8008f38:	40cf      	lsrs	r7, r1
 8008f3a:	f105 0e04 	add.w	lr, r5, #4
 8008f3e:	46a1      	mov	r9, r4
 8008f40:	4576      	cmp	r6, lr
 8008f42:	46f4      	mov	ip, lr
 8008f44:	d815      	bhi.n	8008f72 <rshift+0x7e>
 8008f46:	1a9a      	subs	r2, r3, r2
 8008f48:	0092      	lsls	r2, r2, #2
 8008f4a:	3a04      	subs	r2, #4
 8008f4c:	3501      	adds	r5, #1
 8008f4e:	42ae      	cmp	r6, r5
 8008f50:	bf38      	it	cc
 8008f52:	2200      	movcc	r2, #0
 8008f54:	18a3      	adds	r3, r4, r2
 8008f56:	50a7      	str	r7, [r4, r2]
 8008f58:	b107      	cbz	r7, 8008f5c <rshift+0x68>
 8008f5a:	3304      	adds	r3, #4
 8008f5c:	1b1a      	subs	r2, r3, r4
 8008f5e:	42a3      	cmp	r3, r4
 8008f60:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8008f64:	bf08      	it	eq
 8008f66:	2300      	moveq	r3, #0
 8008f68:	6102      	str	r2, [r0, #16]
 8008f6a:	bf08      	it	eq
 8008f6c:	6143      	streq	r3, [r0, #20]
 8008f6e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008f72:	f8dc c000 	ldr.w	ip, [ip]
 8008f76:	fa0c fc08 	lsl.w	ip, ip, r8
 8008f7a:	ea4c 0707 	orr.w	r7, ip, r7
 8008f7e:	f849 7b04 	str.w	r7, [r9], #4
 8008f82:	f85e 7b04 	ldr.w	r7, [lr], #4
 8008f86:	40cf      	lsrs	r7, r1
 8008f88:	e7da      	b.n	8008f40 <rshift+0x4c>
 8008f8a:	f851 cb04 	ldr.w	ip, [r1], #4
 8008f8e:	f847 cf04 	str.w	ip, [r7, #4]!
 8008f92:	e7c3      	b.n	8008f1c <rshift+0x28>
 8008f94:	4623      	mov	r3, r4
 8008f96:	e7e1      	b.n	8008f5c <rshift+0x68>

08008f98 <__hexdig_fun>:
 8008f98:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8008f9c:	2b09      	cmp	r3, #9
 8008f9e:	d802      	bhi.n	8008fa6 <__hexdig_fun+0xe>
 8008fa0:	3820      	subs	r0, #32
 8008fa2:	b2c0      	uxtb	r0, r0
 8008fa4:	4770      	bx	lr
 8008fa6:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8008faa:	2b05      	cmp	r3, #5
 8008fac:	d801      	bhi.n	8008fb2 <__hexdig_fun+0x1a>
 8008fae:	3847      	subs	r0, #71	@ 0x47
 8008fb0:	e7f7      	b.n	8008fa2 <__hexdig_fun+0xa>
 8008fb2:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8008fb6:	2b05      	cmp	r3, #5
 8008fb8:	d801      	bhi.n	8008fbe <__hexdig_fun+0x26>
 8008fba:	3827      	subs	r0, #39	@ 0x27
 8008fbc:	e7f1      	b.n	8008fa2 <__hexdig_fun+0xa>
 8008fbe:	2000      	movs	r0, #0
 8008fc0:	4770      	bx	lr
	...

08008fc4 <__gethex>:
 8008fc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008fc8:	b085      	sub	sp, #20
 8008fca:	468a      	mov	sl, r1
 8008fcc:	9302      	str	r3, [sp, #8]
 8008fce:	680b      	ldr	r3, [r1, #0]
 8008fd0:	9001      	str	r0, [sp, #4]
 8008fd2:	4690      	mov	r8, r2
 8008fd4:	1c9c      	adds	r4, r3, #2
 8008fd6:	46a1      	mov	r9, r4
 8008fd8:	f814 0b01 	ldrb.w	r0, [r4], #1
 8008fdc:	2830      	cmp	r0, #48	@ 0x30
 8008fde:	d0fa      	beq.n	8008fd6 <__gethex+0x12>
 8008fe0:	eba9 0303 	sub.w	r3, r9, r3
 8008fe4:	f1a3 0b02 	sub.w	fp, r3, #2
 8008fe8:	f7ff ffd6 	bl	8008f98 <__hexdig_fun>
 8008fec:	4605      	mov	r5, r0
 8008fee:	2800      	cmp	r0, #0
 8008ff0:	d168      	bne.n	80090c4 <__gethex+0x100>
 8008ff2:	49a0      	ldr	r1, [pc, #640]	@ (8009274 <__gethex+0x2b0>)
 8008ff4:	2201      	movs	r2, #1
 8008ff6:	4648      	mov	r0, r9
 8008ff8:	f7ff f83d 	bl	8008076 <strncmp>
 8008ffc:	4607      	mov	r7, r0
 8008ffe:	2800      	cmp	r0, #0
 8009000:	d167      	bne.n	80090d2 <__gethex+0x10e>
 8009002:	f899 0001 	ldrb.w	r0, [r9, #1]
 8009006:	4626      	mov	r6, r4
 8009008:	f7ff ffc6 	bl	8008f98 <__hexdig_fun>
 800900c:	2800      	cmp	r0, #0
 800900e:	d062      	beq.n	80090d6 <__gethex+0x112>
 8009010:	4623      	mov	r3, r4
 8009012:	7818      	ldrb	r0, [r3, #0]
 8009014:	2830      	cmp	r0, #48	@ 0x30
 8009016:	4699      	mov	r9, r3
 8009018:	f103 0301 	add.w	r3, r3, #1
 800901c:	d0f9      	beq.n	8009012 <__gethex+0x4e>
 800901e:	f7ff ffbb 	bl	8008f98 <__hexdig_fun>
 8009022:	fab0 f580 	clz	r5, r0
 8009026:	096d      	lsrs	r5, r5, #5
 8009028:	f04f 0b01 	mov.w	fp, #1
 800902c:	464a      	mov	r2, r9
 800902e:	4616      	mov	r6, r2
 8009030:	3201      	adds	r2, #1
 8009032:	7830      	ldrb	r0, [r6, #0]
 8009034:	f7ff ffb0 	bl	8008f98 <__hexdig_fun>
 8009038:	2800      	cmp	r0, #0
 800903a:	d1f8      	bne.n	800902e <__gethex+0x6a>
 800903c:	498d      	ldr	r1, [pc, #564]	@ (8009274 <__gethex+0x2b0>)
 800903e:	2201      	movs	r2, #1
 8009040:	4630      	mov	r0, r6
 8009042:	f7ff f818 	bl	8008076 <strncmp>
 8009046:	2800      	cmp	r0, #0
 8009048:	d13f      	bne.n	80090ca <__gethex+0x106>
 800904a:	b944      	cbnz	r4, 800905e <__gethex+0x9a>
 800904c:	1c74      	adds	r4, r6, #1
 800904e:	4622      	mov	r2, r4
 8009050:	4616      	mov	r6, r2
 8009052:	3201      	adds	r2, #1
 8009054:	7830      	ldrb	r0, [r6, #0]
 8009056:	f7ff ff9f 	bl	8008f98 <__hexdig_fun>
 800905a:	2800      	cmp	r0, #0
 800905c:	d1f8      	bne.n	8009050 <__gethex+0x8c>
 800905e:	1ba4      	subs	r4, r4, r6
 8009060:	00a7      	lsls	r7, r4, #2
 8009062:	7833      	ldrb	r3, [r6, #0]
 8009064:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8009068:	2b50      	cmp	r3, #80	@ 0x50
 800906a:	d13e      	bne.n	80090ea <__gethex+0x126>
 800906c:	7873      	ldrb	r3, [r6, #1]
 800906e:	2b2b      	cmp	r3, #43	@ 0x2b
 8009070:	d033      	beq.n	80090da <__gethex+0x116>
 8009072:	2b2d      	cmp	r3, #45	@ 0x2d
 8009074:	d034      	beq.n	80090e0 <__gethex+0x11c>
 8009076:	1c71      	adds	r1, r6, #1
 8009078:	2400      	movs	r4, #0
 800907a:	7808      	ldrb	r0, [r1, #0]
 800907c:	f7ff ff8c 	bl	8008f98 <__hexdig_fun>
 8009080:	1e43      	subs	r3, r0, #1
 8009082:	b2db      	uxtb	r3, r3
 8009084:	2b18      	cmp	r3, #24
 8009086:	d830      	bhi.n	80090ea <__gethex+0x126>
 8009088:	f1a0 0210 	sub.w	r2, r0, #16
 800908c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8009090:	f7ff ff82 	bl	8008f98 <__hexdig_fun>
 8009094:	f100 3cff 	add.w	ip, r0, #4294967295
 8009098:	fa5f fc8c 	uxtb.w	ip, ip
 800909c:	f1bc 0f18 	cmp.w	ip, #24
 80090a0:	f04f 030a 	mov.w	r3, #10
 80090a4:	d91e      	bls.n	80090e4 <__gethex+0x120>
 80090a6:	b104      	cbz	r4, 80090aa <__gethex+0xe6>
 80090a8:	4252      	negs	r2, r2
 80090aa:	4417      	add	r7, r2
 80090ac:	f8ca 1000 	str.w	r1, [sl]
 80090b0:	b1ed      	cbz	r5, 80090ee <__gethex+0x12a>
 80090b2:	f1bb 0f00 	cmp.w	fp, #0
 80090b6:	bf0c      	ite	eq
 80090b8:	2506      	moveq	r5, #6
 80090ba:	2500      	movne	r5, #0
 80090bc:	4628      	mov	r0, r5
 80090be:	b005      	add	sp, #20
 80090c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80090c4:	2500      	movs	r5, #0
 80090c6:	462c      	mov	r4, r5
 80090c8:	e7b0      	b.n	800902c <__gethex+0x68>
 80090ca:	2c00      	cmp	r4, #0
 80090cc:	d1c7      	bne.n	800905e <__gethex+0x9a>
 80090ce:	4627      	mov	r7, r4
 80090d0:	e7c7      	b.n	8009062 <__gethex+0x9e>
 80090d2:	464e      	mov	r6, r9
 80090d4:	462f      	mov	r7, r5
 80090d6:	2501      	movs	r5, #1
 80090d8:	e7c3      	b.n	8009062 <__gethex+0x9e>
 80090da:	2400      	movs	r4, #0
 80090dc:	1cb1      	adds	r1, r6, #2
 80090de:	e7cc      	b.n	800907a <__gethex+0xb6>
 80090e0:	2401      	movs	r4, #1
 80090e2:	e7fb      	b.n	80090dc <__gethex+0x118>
 80090e4:	fb03 0002 	mla	r0, r3, r2, r0
 80090e8:	e7ce      	b.n	8009088 <__gethex+0xc4>
 80090ea:	4631      	mov	r1, r6
 80090ec:	e7de      	b.n	80090ac <__gethex+0xe8>
 80090ee:	eba6 0309 	sub.w	r3, r6, r9
 80090f2:	3b01      	subs	r3, #1
 80090f4:	4629      	mov	r1, r5
 80090f6:	2b07      	cmp	r3, #7
 80090f8:	dc0a      	bgt.n	8009110 <__gethex+0x14c>
 80090fa:	9801      	ldr	r0, [sp, #4]
 80090fc:	f000 fafc 	bl	80096f8 <_Balloc>
 8009100:	4604      	mov	r4, r0
 8009102:	b940      	cbnz	r0, 8009116 <__gethex+0x152>
 8009104:	4b5c      	ldr	r3, [pc, #368]	@ (8009278 <__gethex+0x2b4>)
 8009106:	4602      	mov	r2, r0
 8009108:	21e4      	movs	r1, #228	@ 0xe4
 800910a:	485c      	ldr	r0, [pc, #368]	@ (800927c <__gethex+0x2b8>)
 800910c:	f001 fa5c 	bl	800a5c8 <__assert_func>
 8009110:	3101      	adds	r1, #1
 8009112:	105b      	asrs	r3, r3, #1
 8009114:	e7ef      	b.n	80090f6 <__gethex+0x132>
 8009116:	f100 0a14 	add.w	sl, r0, #20
 800911a:	2300      	movs	r3, #0
 800911c:	4655      	mov	r5, sl
 800911e:	469b      	mov	fp, r3
 8009120:	45b1      	cmp	r9, r6
 8009122:	d337      	bcc.n	8009194 <__gethex+0x1d0>
 8009124:	f845 bb04 	str.w	fp, [r5], #4
 8009128:	eba5 050a 	sub.w	r5, r5, sl
 800912c:	10ad      	asrs	r5, r5, #2
 800912e:	6125      	str	r5, [r4, #16]
 8009130:	4658      	mov	r0, fp
 8009132:	f000 fbd3 	bl	80098dc <__hi0bits>
 8009136:	016d      	lsls	r5, r5, #5
 8009138:	f8d8 6000 	ldr.w	r6, [r8]
 800913c:	1a2d      	subs	r5, r5, r0
 800913e:	42b5      	cmp	r5, r6
 8009140:	dd54      	ble.n	80091ec <__gethex+0x228>
 8009142:	1bad      	subs	r5, r5, r6
 8009144:	4629      	mov	r1, r5
 8009146:	4620      	mov	r0, r4
 8009148:	f000 ff67 	bl	800a01a <__any_on>
 800914c:	4681      	mov	r9, r0
 800914e:	b178      	cbz	r0, 8009170 <__gethex+0x1ac>
 8009150:	1e6b      	subs	r3, r5, #1
 8009152:	1159      	asrs	r1, r3, #5
 8009154:	f003 021f 	and.w	r2, r3, #31
 8009158:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800915c:	f04f 0901 	mov.w	r9, #1
 8009160:	fa09 f202 	lsl.w	r2, r9, r2
 8009164:	420a      	tst	r2, r1
 8009166:	d003      	beq.n	8009170 <__gethex+0x1ac>
 8009168:	454b      	cmp	r3, r9
 800916a:	dc36      	bgt.n	80091da <__gethex+0x216>
 800916c:	f04f 0902 	mov.w	r9, #2
 8009170:	4629      	mov	r1, r5
 8009172:	4620      	mov	r0, r4
 8009174:	f7ff febe 	bl	8008ef4 <rshift>
 8009178:	442f      	add	r7, r5
 800917a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800917e:	42bb      	cmp	r3, r7
 8009180:	da42      	bge.n	8009208 <__gethex+0x244>
 8009182:	9801      	ldr	r0, [sp, #4]
 8009184:	4621      	mov	r1, r4
 8009186:	f000 faf7 	bl	8009778 <_Bfree>
 800918a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800918c:	2300      	movs	r3, #0
 800918e:	6013      	str	r3, [r2, #0]
 8009190:	25a3      	movs	r5, #163	@ 0xa3
 8009192:	e793      	b.n	80090bc <__gethex+0xf8>
 8009194:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8009198:	2a2e      	cmp	r2, #46	@ 0x2e
 800919a:	d012      	beq.n	80091c2 <__gethex+0x1fe>
 800919c:	2b20      	cmp	r3, #32
 800919e:	d104      	bne.n	80091aa <__gethex+0x1e6>
 80091a0:	f845 bb04 	str.w	fp, [r5], #4
 80091a4:	f04f 0b00 	mov.w	fp, #0
 80091a8:	465b      	mov	r3, fp
 80091aa:	7830      	ldrb	r0, [r6, #0]
 80091ac:	9303      	str	r3, [sp, #12]
 80091ae:	f7ff fef3 	bl	8008f98 <__hexdig_fun>
 80091b2:	9b03      	ldr	r3, [sp, #12]
 80091b4:	f000 000f 	and.w	r0, r0, #15
 80091b8:	4098      	lsls	r0, r3
 80091ba:	ea4b 0b00 	orr.w	fp, fp, r0
 80091be:	3304      	adds	r3, #4
 80091c0:	e7ae      	b.n	8009120 <__gethex+0x15c>
 80091c2:	45b1      	cmp	r9, r6
 80091c4:	d8ea      	bhi.n	800919c <__gethex+0x1d8>
 80091c6:	492b      	ldr	r1, [pc, #172]	@ (8009274 <__gethex+0x2b0>)
 80091c8:	9303      	str	r3, [sp, #12]
 80091ca:	2201      	movs	r2, #1
 80091cc:	4630      	mov	r0, r6
 80091ce:	f7fe ff52 	bl	8008076 <strncmp>
 80091d2:	9b03      	ldr	r3, [sp, #12]
 80091d4:	2800      	cmp	r0, #0
 80091d6:	d1e1      	bne.n	800919c <__gethex+0x1d8>
 80091d8:	e7a2      	b.n	8009120 <__gethex+0x15c>
 80091da:	1ea9      	subs	r1, r5, #2
 80091dc:	4620      	mov	r0, r4
 80091de:	f000 ff1c 	bl	800a01a <__any_on>
 80091e2:	2800      	cmp	r0, #0
 80091e4:	d0c2      	beq.n	800916c <__gethex+0x1a8>
 80091e6:	f04f 0903 	mov.w	r9, #3
 80091ea:	e7c1      	b.n	8009170 <__gethex+0x1ac>
 80091ec:	da09      	bge.n	8009202 <__gethex+0x23e>
 80091ee:	1b75      	subs	r5, r6, r5
 80091f0:	4621      	mov	r1, r4
 80091f2:	9801      	ldr	r0, [sp, #4]
 80091f4:	462a      	mov	r2, r5
 80091f6:	f000 fcd7 	bl	8009ba8 <__lshift>
 80091fa:	1b7f      	subs	r7, r7, r5
 80091fc:	4604      	mov	r4, r0
 80091fe:	f100 0a14 	add.w	sl, r0, #20
 8009202:	f04f 0900 	mov.w	r9, #0
 8009206:	e7b8      	b.n	800917a <__gethex+0x1b6>
 8009208:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800920c:	42bd      	cmp	r5, r7
 800920e:	dd6f      	ble.n	80092f0 <__gethex+0x32c>
 8009210:	1bed      	subs	r5, r5, r7
 8009212:	42ae      	cmp	r6, r5
 8009214:	dc34      	bgt.n	8009280 <__gethex+0x2bc>
 8009216:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800921a:	2b02      	cmp	r3, #2
 800921c:	d022      	beq.n	8009264 <__gethex+0x2a0>
 800921e:	2b03      	cmp	r3, #3
 8009220:	d024      	beq.n	800926c <__gethex+0x2a8>
 8009222:	2b01      	cmp	r3, #1
 8009224:	d115      	bne.n	8009252 <__gethex+0x28e>
 8009226:	42ae      	cmp	r6, r5
 8009228:	d113      	bne.n	8009252 <__gethex+0x28e>
 800922a:	2e01      	cmp	r6, #1
 800922c:	d10b      	bne.n	8009246 <__gethex+0x282>
 800922e:	9a02      	ldr	r2, [sp, #8]
 8009230:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8009234:	6013      	str	r3, [r2, #0]
 8009236:	2301      	movs	r3, #1
 8009238:	6123      	str	r3, [r4, #16]
 800923a:	f8ca 3000 	str.w	r3, [sl]
 800923e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009240:	2562      	movs	r5, #98	@ 0x62
 8009242:	601c      	str	r4, [r3, #0]
 8009244:	e73a      	b.n	80090bc <__gethex+0xf8>
 8009246:	1e71      	subs	r1, r6, #1
 8009248:	4620      	mov	r0, r4
 800924a:	f000 fee6 	bl	800a01a <__any_on>
 800924e:	2800      	cmp	r0, #0
 8009250:	d1ed      	bne.n	800922e <__gethex+0x26a>
 8009252:	9801      	ldr	r0, [sp, #4]
 8009254:	4621      	mov	r1, r4
 8009256:	f000 fa8f 	bl	8009778 <_Bfree>
 800925a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800925c:	2300      	movs	r3, #0
 800925e:	6013      	str	r3, [r2, #0]
 8009260:	2550      	movs	r5, #80	@ 0x50
 8009262:	e72b      	b.n	80090bc <__gethex+0xf8>
 8009264:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009266:	2b00      	cmp	r3, #0
 8009268:	d1f3      	bne.n	8009252 <__gethex+0x28e>
 800926a:	e7e0      	b.n	800922e <__gethex+0x26a>
 800926c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800926e:	2b00      	cmp	r3, #0
 8009270:	d1dd      	bne.n	800922e <__gethex+0x26a>
 8009272:	e7ee      	b.n	8009252 <__gethex+0x28e>
 8009274:	0800ad48 	.word	0x0800ad48
 8009278:	0800ae5d 	.word	0x0800ae5d
 800927c:	0800ae6e 	.word	0x0800ae6e
 8009280:	1e6f      	subs	r7, r5, #1
 8009282:	f1b9 0f00 	cmp.w	r9, #0
 8009286:	d130      	bne.n	80092ea <__gethex+0x326>
 8009288:	b127      	cbz	r7, 8009294 <__gethex+0x2d0>
 800928a:	4639      	mov	r1, r7
 800928c:	4620      	mov	r0, r4
 800928e:	f000 fec4 	bl	800a01a <__any_on>
 8009292:	4681      	mov	r9, r0
 8009294:	117a      	asrs	r2, r7, #5
 8009296:	2301      	movs	r3, #1
 8009298:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800929c:	f007 071f 	and.w	r7, r7, #31
 80092a0:	40bb      	lsls	r3, r7
 80092a2:	4213      	tst	r3, r2
 80092a4:	4629      	mov	r1, r5
 80092a6:	4620      	mov	r0, r4
 80092a8:	bf18      	it	ne
 80092aa:	f049 0902 	orrne.w	r9, r9, #2
 80092ae:	f7ff fe21 	bl	8008ef4 <rshift>
 80092b2:	f8d8 7004 	ldr.w	r7, [r8, #4]
 80092b6:	1b76      	subs	r6, r6, r5
 80092b8:	2502      	movs	r5, #2
 80092ba:	f1b9 0f00 	cmp.w	r9, #0
 80092be:	d047      	beq.n	8009350 <__gethex+0x38c>
 80092c0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80092c4:	2b02      	cmp	r3, #2
 80092c6:	d015      	beq.n	80092f4 <__gethex+0x330>
 80092c8:	2b03      	cmp	r3, #3
 80092ca:	d017      	beq.n	80092fc <__gethex+0x338>
 80092cc:	2b01      	cmp	r3, #1
 80092ce:	d109      	bne.n	80092e4 <__gethex+0x320>
 80092d0:	f019 0f02 	tst.w	r9, #2
 80092d4:	d006      	beq.n	80092e4 <__gethex+0x320>
 80092d6:	f8da 3000 	ldr.w	r3, [sl]
 80092da:	ea49 0903 	orr.w	r9, r9, r3
 80092de:	f019 0f01 	tst.w	r9, #1
 80092e2:	d10e      	bne.n	8009302 <__gethex+0x33e>
 80092e4:	f045 0510 	orr.w	r5, r5, #16
 80092e8:	e032      	b.n	8009350 <__gethex+0x38c>
 80092ea:	f04f 0901 	mov.w	r9, #1
 80092ee:	e7d1      	b.n	8009294 <__gethex+0x2d0>
 80092f0:	2501      	movs	r5, #1
 80092f2:	e7e2      	b.n	80092ba <__gethex+0x2f6>
 80092f4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80092f6:	f1c3 0301 	rsb	r3, r3, #1
 80092fa:	930f      	str	r3, [sp, #60]	@ 0x3c
 80092fc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80092fe:	2b00      	cmp	r3, #0
 8009300:	d0f0      	beq.n	80092e4 <__gethex+0x320>
 8009302:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8009306:	f104 0314 	add.w	r3, r4, #20
 800930a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800930e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8009312:	f04f 0c00 	mov.w	ip, #0
 8009316:	4618      	mov	r0, r3
 8009318:	f853 2b04 	ldr.w	r2, [r3], #4
 800931c:	f1b2 3fff 	cmp.w	r2, #4294967295
 8009320:	d01b      	beq.n	800935a <__gethex+0x396>
 8009322:	3201      	adds	r2, #1
 8009324:	6002      	str	r2, [r0, #0]
 8009326:	2d02      	cmp	r5, #2
 8009328:	f104 0314 	add.w	r3, r4, #20
 800932c:	d13c      	bne.n	80093a8 <__gethex+0x3e4>
 800932e:	f8d8 2000 	ldr.w	r2, [r8]
 8009332:	3a01      	subs	r2, #1
 8009334:	42b2      	cmp	r2, r6
 8009336:	d109      	bne.n	800934c <__gethex+0x388>
 8009338:	1171      	asrs	r1, r6, #5
 800933a:	2201      	movs	r2, #1
 800933c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8009340:	f006 061f 	and.w	r6, r6, #31
 8009344:	fa02 f606 	lsl.w	r6, r2, r6
 8009348:	421e      	tst	r6, r3
 800934a:	d13a      	bne.n	80093c2 <__gethex+0x3fe>
 800934c:	f045 0520 	orr.w	r5, r5, #32
 8009350:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009352:	601c      	str	r4, [r3, #0]
 8009354:	9b02      	ldr	r3, [sp, #8]
 8009356:	601f      	str	r7, [r3, #0]
 8009358:	e6b0      	b.n	80090bc <__gethex+0xf8>
 800935a:	4299      	cmp	r1, r3
 800935c:	f843 cc04 	str.w	ip, [r3, #-4]
 8009360:	d8d9      	bhi.n	8009316 <__gethex+0x352>
 8009362:	68a3      	ldr	r3, [r4, #8]
 8009364:	459b      	cmp	fp, r3
 8009366:	db17      	blt.n	8009398 <__gethex+0x3d4>
 8009368:	6861      	ldr	r1, [r4, #4]
 800936a:	9801      	ldr	r0, [sp, #4]
 800936c:	3101      	adds	r1, #1
 800936e:	f000 f9c3 	bl	80096f8 <_Balloc>
 8009372:	4681      	mov	r9, r0
 8009374:	b918      	cbnz	r0, 800937e <__gethex+0x3ba>
 8009376:	4b1a      	ldr	r3, [pc, #104]	@ (80093e0 <__gethex+0x41c>)
 8009378:	4602      	mov	r2, r0
 800937a:	2184      	movs	r1, #132	@ 0x84
 800937c:	e6c5      	b.n	800910a <__gethex+0x146>
 800937e:	6922      	ldr	r2, [r4, #16]
 8009380:	3202      	adds	r2, #2
 8009382:	f104 010c 	add.w	r1, r4, #12
 8009386:	0092      	lsls	r2, r2, #2
 8009388:	300c      	adds	r0, #12
 800938a:	f7fe fefe 	bl	800818a <memcpy>
 800938e:	4621      	mov	r1, r4
 8009390:	9801      	ldr	r0, [sp, #4]
 8009392:	f000 f9f1 	bl	8009778 <_Bfree>
 8009396:	464c      	mov	r4, r9
 8009398:	6923      	ldr	r3, [r4, #16]
 800939a:	1c5a      	adds	r2, r3, #1
 800939c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80093a0:	6122      	str	r2, [r4, #16]
 80093a2:	2201      	movs	r2, #1
 80093a4:	615a      	str	r2, [r3, #20]
 80093a6:	e7be      	b.n	8009326 <__gethex+0x362>
 80093a8:	6922      	ldr	r2, [r4, #16]
 80093aa:	455a      	cmp	r2, fp
 80093ac:	dd0b      	ble.n	80093c6 <__gethex+0x402>
 80093ae:	2101      	movs	r1, #1
 80093b0:	4620      	mov	r0, r4
 80093b2:	f7ff fd9f 	bl	8008ef4 <rshift>
 80093b6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80093ba:	3701      	adds	r7, #1
 80093bc:	42bb      	cmp	r3, r7
 80093be:	f6ff aee0 	blt.w	8009182 <__gethex+0x1be>
 80093c2:	2501      	movs	r5, #1
 80093c4:	e7c2      	b.n	800934c <__gethex+0x388>
 80093c6:	f016 061f 	ands.w	r6, r6, #31
 80093ca:	d0fa      	beq.n	80093c2 <__gethex+0x3fe>
 80093cc:	4453      	add	r3, sl
 80093ce:	f1c6 0620 	rsb	r6, r6, #32
 80093d2:	f853 0c04 	ldr.w	r0, [r3, #-4]
 80093d6:	f000 fa81 	bl	80098dc <__hi0bits>
 80093da:	42b0      	cmp	r0, r6
 80093dc:	dbe7      	blt.n	80093ae <__gethex+0x3ea>
 80093de:	e7f0      	b.n	80093c2 <__gethex+0x3fe>
 80093e0:	0800ae5d 	.word	0x0800ae5d

080093e4 <L_shift>:
 80093e4:	f1c2 0208 	rsb	r2, r2, #8
 80093e8:	0092      	lsls	r2, r2, #2
 80093ea:	b570      	push	{r4, r5, r6, lr}
 80093ec:	f1c2 0620 	rsb	r6, r2, #32
 80093f0:	6843      	ldr	r3, [r0, #4]
 80093f2:	6804      	ldr	r4, [r0, #0]
 80093f4:	fa03 f506 	lsl.w	r5, r3, r6
 80093f8:	432c      	orrs	r4, r5
 80093fa:	40d3      	lsrs	r3, r2
 80093fc:	6004      	str	r4, [r0, #0]
 80093fe:	f840 3f04 	str.w	r3, [r0, #4]!
 8009402:	4288      	cmp	r0, r1
 8009404:	d3f4      	bcc.n	80093f0 <L_shift+0xc>
 8009406:	bd70      	pop	{r4, r5, r6, pc}

08009408 <__match>:
 8009408:	b530      	push	{r4, r5, lr}
 800940a:	6803      	ldr	r3, [r0, #0]
 800940c:	3301      	adds	r3, #1
 800940e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009412:	b914      	cbnz	r4, 800941a <__match+0x12>
 8009414:	6003      	str	r3, [r0, #0]
 8009416:	2001      	movs	r0, #1
 8009418:	bd30      	pop	{r4, r5, pc}
 800941a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800941e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8009422:	2d19      	cmp	r5, #25
 8009424:	bf98      	it	ls
 8009426:	3220      	addls	r2, #32
 8009428:	42a2      	cmp	r2, r4
 800942a:	d0f0      	beq.n	800940e <__match+0x6>
 800942c:	2000      	movs	r0, #0
 800942e:	e7f3      	b.n	8009418 <__match+0x10>

08009430 <__hexnan>:
 8009430:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009434:	680b      	ldr	r3, [r1, #0]
 8009436:	6801      	ldr	r1, [r0, #0]
 8009438:	115e      	asrs	r6, r3, #5
 800943a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800943e:	f013 031f 	ands.w	r3, r3, #31
 8009442:	b087      	sub	sp, #28
 8009444:	bf18      	it	ne
 8009446:	3604      	addne	r6, #4
 8009448:	2500      	movs	r5, #0
 800944a:	1f37      	subs	r7, r6, #4
 800944c:	4682      	mov	sl, r0
 800944e:	4690      	mov	r8, r2
 8009450:	9301      	str	r3, [sp, #4]
 8009452:	f846 5c04 	str.w	r5, [r6, #-4]
 8009456:	46b9      	mov	r9, r7
 8009458:	463c      	mov	r4, r7
 800945a:	9502      	str	r5, [sp, #8]
 800945c:	46ab      	mov	fp, r5
 800945e:	784a      	ldrb	r2, [r1, #1]
 8009460:	1c4b      	adds	r3, r1, #1
 8009462:	9303      	str	r3, [sp, #12]
 8009464:	b342      	cbz	r2, 80094b8 <__hexnan+0x88>
 8009466:	4610      	mov	r0, r2
 8009468:	9105      	str	r1, [sp, #20]
 800946a:	9204      	str	r2, [sp, #16]
 800946c:	f7ff fd94 	bl	8008f98 <__hexdig_fun>
 8009470:	2800      	cmp	r0, #0
 8009472:	d151      	bne.n	8009518 <__hexnan+0xe8>
 8009474:	9a04      	ldr	r2, [sp, #16]
 8009476:	9905      	ldr	r1, [sp, #20]
 8009478:	2a20      	cmp	r2, #32
 800947a:	d818      	bhi.n	80094ae <__hexnan+0x7e>
 800947c:	9b02      	ldr	r3, [sp, #8]
 800947e:	459b      	cmp	fp, r3
 8009480:	dd13      	ble.n	80094aa <__hexnan+0x7a>
 8009482:	454c      	cmp	r4, r9
 8009484:	d206      	bcs.n	8009494 <__hexnan+0x64>
 8009486:	2d07      	cmp	r5, #7
 8009488:	dc04      	bgt.n	8009494 <__hexnan+0x64>
 800948a:	462a      	mov	r2, r5
 800948c:	4649      	mov	r1, r9
 800948e:	4620      	mov	r0, r4
 8009490:	f7ff ffa8 	bl	80093e4 <L_shift>
 8009494:	4544      	cmp	r4, r8
 8009496:	d952      	bls.n	800953e <__hexnan+0x10e>
 8009498:	2300      	movs	r3, #0
 800949a:	f1a4 0904 	sub.w	r9, r4, #4
 800949e:	f844 3c04 	str.w	r3, [r4, #-4]
 80094a2:	f8cd b008 	str.w	fp, [sp, #8]
 80094a6:	464c      	mov	r4, r9
 80094a8:	461d      	mov	r5, r3
 80094aa:	9903      	ldr	r1, [sp, #12]
 80094ac:	e7d7      	b.n	800945e <__hexnan+0x2e>
 80094ae:	2a29      	cmp	r2, #41	@ 0x29
 80094b0:	d157      	bne.n	8009562 <__hexnan+0x132>
 80094b2:	3102      	adds	r1, #2
 80094b4:	f8ca 1000 	str.w	r1, [sl]
 80094b8:	f1bb 0f00 	cmp.w	fp, #0
 80094bc:	d051      	beq.n	8009562 <__hexnan+0x132>
 80094be:	454c      	cmp	r4, r9
 80094c0:	d206      	bcs.n	80094d0 <__hexnan+0xa0>
 80094c2:	2d07      	cmp	r5, #7
 80094c4:	dc04      	bgt.n	80094d0 <__hexnan+0xa0>
 80094c6:	462a      	mov	r2, r5
 80094c8:	4649      	mov	r1, r9
 80094ca:	4620      	mov	r0, r4
 80094cc:	f7ff ff8a 	bl	80093e4 <L_shift>
 80094d0:	4544      	cmp	r4, r8
 80094d2:	d936      	bls.n	8009542 <__hexnan+0x112>
 80094d4:	f1a8 0204 	sub.w	r2, r8, #4
 80094d8:	4623      	mov	r3, r4
 80094da:	f853 1b04 	ldr.w	r1, [r3], #4
 80094de:	f842 1f04 	str.w	r1, [r2, #4]!
 80094e2:	429f      	cmp	r7, r3
 80094e4:	d2f9      	bcs.n	80094da <__hexnan+0xaa>
 80094e6:	1b3b      	subs	r3, r7, r4
 80094e8:	f023 0303 	bic.w	r3, r3, #3
 80094ec:	3304      	adds	r3, #4
 80094ee:	3401      	adds	r4, #1
 80094f0:	3e03      	subs	r6, #3
 80094f2:	42b4      	cmp	r4, r6
 80094f4:	bf88      	it	hi
 80094f6:	2304      	movhi	r3, #4
 80094f8:	4443      	add	r3, r8
 80094fa:	2200      	movs	r2, #0
 80094fc:	f843 2b04 	str.w	r2, [r3], #4
 8009500:	429f      	cmp	r7, r3
 8009502:	d2fb      	bcs.n	80094fc <__hexnan+0xcc>
 8009504:	683b      	ldr	r3, [r7, #0]
 8009506:	b91b      	cbnz	r3, 8009510 <__hexnan+0xe0>
 8009508:	4547      	cmp	r7, r8
 800950a:	d128      	bne.n	800955e <__hexnan+0x12e>
 800950c:	2301      	movs	r3, #1
 800950e:	603b      	str	r3, [r7, #0]
 8009510:	2005      	movs	r0, #5
 8009512:	b007      	add	sp, #28
 8009514:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009518:	3501      	adds	r5, #1
 800951a:	2d08      	cmp	r5, #8
 800951c:	f10b 0b01 	add.w	fp, fp, #1
 8009520:	dd06      	ble.n	8009530 <__hexnan+0x100>
 8009522:	4544      	cmp	r4, r8
 8009524:	d9c1      	bls.n	80094aa <__hexnan+0x7a>
 8009526:	2300      	movs	r3, #0
 8009528:	f844 3c04 	str.w	r3, [r4, #-4]
 800952c:	2501      	movs	r5, #1
 800952e:	3c04      	subs	r4, #4
 8009530:	6822      	ldr	r2, [r4, #0]
 8009532:	f000 000f 	and.w	r0, r0, #15
 8009536:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800953a:	6020      	str	r0, [r4, #0]
 800953c:	e7b5      	b.n	80094aa <__hexnan+0x7a>
 800953e:	2508      	movs	r5, #8
 8009540:	e7b3      	b.n	80094aa <__hexnan+0x7a>
 8009542:	9b01      	ldr	r3, [sp, #4]
 8009544:	2b00      	cmp	r3, #0
 8009546:	d0dd      	beq.n	8009504 <__hexnan+0xd4>
 8009548:	f1c3 0320 	rsb	r3, r3, #32
 800954c:	f04f 32ff 	mov.w	r2, #4294967295
 8009550:	40da      	lsrs	r2, r3
 8009552:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8009556:	4013      	ands	r3, r2
 8009558:	f846 3c04 	str.w	r3, [r6, #-4]
 800955c:	e7d2      	b.n	8009504 <__hexnan+0xd4>
 800955e:	3f04      	subs	r7, #4
 8009560:	e7d0      	b.n	8009504 <__hexnan+0xd4>
 8009562:	2004      	movs	r0, #4
 8009564:	e7d5      	b.n	8009512 <__hexnan+0xe2>
	...

08009568 <malloc>:
 8009568:	4b02      	ldr	r3, [pc, #8]	@ (8009574 <malloc+0xc>)
 800956a:	4601      	mov	r1, r0
 800956c:	6818      	ldr	r0, [r3, #0]
 800956e:	f000 b825 	b.w	80095bc <_malloc_r>
 8009572:	bf00      	nop
 8009574:	200001d4 	.word	0x200001d4

08009578 <sbrk_aligned>:
 8009578:	b570      	push	{r4, r5, r6, lr}
 800957a:	4e0f      	ldr	r6, [pc, #60]	@ (80095b8 <sbrk_aligned+0x40>)
 800957c:	460c      	mov	r4, r1
 800957e:	6831      	ldr	r1, [r6, #0]
 8009580:	4605      	mov	r5, r0
 8009582:	b911      	cbnz	r1, 800958a <sbrk_aligned+0x12>
 8009584:	f001 f810 	bl	800a5a8 <_sbrk_r>
 8009588:	6030      	str	r0, [r6, #0]
 800958a:	4621      	mov	r1, r4
 800958c:	4628      	mov	r0, r5
 800958e:	f001 f80b 	bl	800a5a8 <_sbrk_r>
 8009592:	1c43      	adds	r3, r0, #1
 8009594:	d103      	bne.n	800959e <sbrk_aligned+0x26>
 8009596:	f04f 34ff 	mov.w	r4, #4294967295
 800959a:	4620      	mov	r0, r4
 800959c:	bd70      	pop	{r4, r5, r6, pc}
 800959e:	1cc4      	adds	r4, r0, #3
 80095a0:	f024 0403 	bic.w	r4, r4, #3
 80095a4:	42a0      	cmp	r0, r4
 80095a6:	d0f8      	beq.n	800959a <sbrk_aligned+0x22>
 80095a8:	1a21      	subs	r1, r4, r0
 80095aa:	4628      	mov	r0, r5
 80095ac:	f000 fffc 	bl	800a5a8 <_sbrk_r>
 80095b0:	3001      	adds	r0, #1
 80095b2:	d1f2      	bne.n	800959a <sbrk_aligned+0x22>
 80095b4:	e7ef      	b.n	8009596 <sbrk_aligned+0x1e>
 80095b6:	bf00      	nop
 80095b8:	20000634 	.word	0x20000634

080095bc <_malloc_r>:
 80095bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80095c0:	1ccd      	adds	r5, r1, #3
 80095c2:	f025 0503 	bic.w	r5, r5, #3
 80095c6:	3508      	adds	r5, #8
 80095c8:	2d0c      	cmp	r5, #12
 80095ca:	bf38      	it	cc
 80095cc:	250c      	movcc	r5, #12
 80095ce:	2d00      	cmp	r5, #0
 80095d0:	4606      	mov	r6, r0
 80095d2:	db01      	blt.n	80095d8 <_malloc_r+0x1c>
 80095d4:	42a9      	cmp	r1, r5
 80095d6:	d904      	bls.n	80095e2 <_malloc_r+0x26>
 80095d8:	230c      	movs	r3, #12
 80095da:	6033      	str	r3, [r6, #0]
 80095dc:	2000      	movs	r0, #0
 80095de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80095e2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80096b8 <_malloc_r+0xfc>
 80095e6:	f000 f87b 	bl	80096e0 <__malloc_lock>
 80095ea:	f8d8 3000 	ldr.w	r3, [r8]
 80095ee:	461c      	mov	r4, r3
 80095f0:	bb44      	cbnz	r4, 8009644 <_malloc_r+0x88>
 80095f2:	4629      	mov	r1, r5
 80095f4:	4630      	mov	r0, r6
 80095f6:	f7ff ffbf 	bl	8009578 <sbrk_aligned>
 80095fa:	1c43      	adds	r3, r0, #1
 80095fc:	4604      	mov	r4, r0
 80095fe:	d158      	bne.n	80096b2 <_malloc_r+0xf6>
 8009600:	f8d8 4000 	ldr.w	r4, [r8]
 8009604:	4627      	mov	r7, r4
 8009606:	2f00      	cmp	r7, #0
 8009608:	d143      	bne.n	8009692 <_malloc_r+0xd6>
 800960a:	2c00      	cmp	r4, #0
 800960c:	d04b      	beq.n	80096a6 <_malloc_r+0xea>
 800960e:	6823      	ldr	r3, [r4, #0]
 8009610:	4639      	mov	r1, r7
 8009612:	4630      	mov	r0, r6
 8009614:	eb04 0903 	add.w	r9, r4, r3
 8009618:	f000 ffc6 	bl	800a5a8 <_sbrk_r>
 800961c:	4581      	cmp	r9, r0
 800961e:	d142      	bne.n	80096a6 <_malloc_r+0xea>
 8009620:	6821      	ldr	r1, [r4, #0]
 8009622:	1a6d      	subs	r5, r5, r1
 8009624:	4629      	mov	r1, r5
 8009626:	4630      	mov	r0, r6
 8009628:	f7ff ffa6 	bl	8009578 <sbrk_aligned>
 800962c:	3001      	adds	r0, #1
 800962e:	d03a      	beq.n	80096a6 <_malloc_r+0xea>
 8009630:	6823      	ldr	r3, [r4, #0]
 8009632:	442b      	add	r3, r5
 8009634:	6023      	str	r3, [r4, #0]
 8009636:	f8d8 3000 	ldr.w	r3, [r8]
 800963a:	685a      	ldr	r2, [r3, #4]
 800963c:	bb62      	cbnz	r2, 8009698 <_malloc_r+0xdc>
 800963e:	f8c8 7000 	str.w	r7, [r8]
 8009642:	e00f      	b.n	8009664 <_malloc_r+0xa8>
 8009644:	6822      	ldr	r2, [r4, #0]
 8009646:	1b52      	subs	r2, r2, r5
 8009648:	d420      	bmi.n	800968c <_malloc_r+0xd0>
 800964a:	2a0b      	cmp	r2, #11
 800964c:	d917      	bls.n	800967e <_malloc_r+0xc2>
 800964e:	1961      	adds	r1, r4, r5
 8009650:	42a3      	cmp	r3, r4
 8009652:	6025      	str	r5, [r4, #0]
 8009654:	bf18      	it	ne
 8009656:	6059      	strne	r1, [r3, #4]
 8009658:	6863      	ldr	r3, [r4, #4]
 800965a:	bf08      	it	eq
 800965c:	f8c8 1000 	streq.w	r1, [r8]
 8009660:	5162      	str	r2, [r4, r5]
 8009662:	604b      	str	r3, [r1, #4]
 8009664:	4630      	mov	r0, r6
 8009666:	f000 f841 	bl	80096ec <__malloc_unlock>
 800966a:	f104 000b 	add.w	r0, r4, #11
 800966e:	1d23      	adds	r3, r4, #4
 8009670:	f020 0007 	bic.w	r0, r0, #7
 8009674:	1ac2      	subs	r2, r0, r3
 8009676:	bf1c      	itt	ne
 8009678:	1a1b      	subne	r3, r3, r0
 800967a:	50a3      	strne	r3, [r4, r2]
 800967c:	e7af      	b.n	80095de <_malloc_r+0x22>
 800967e:	6862      	ldr	r2, [r4, #4]
 8009680:	42a3      	cmp	r3, r4
 8009682:	bf0c      	ite	eq
 8009684:	f8c8 2000 	streq.w	r2, [r8]
 8009688:	605a      	strne	r2, [r3, #4]
 800968a:	e7eb      	b.n	8009664 <_malloc_r+0xa8>
 800968c:	4623      	mov	r3, r4
 800968e:	6864      	ldr	r4, [r4, #4]
 8009690:	e7ae      	b.n	80095f0 <_malloc_r+0x34>
 8009692:	463c      	mov	r4, r7
 8009694:	687f      	ldr	r7, [r7, #4]
 8009696:	e7b6      	b.n	8009606 <_malloc_r+0x4a>
 8009698:	461a      	mov	r2, r3
 800969a:	685b      	ldr	r3, [r3, #4]
 800969c:	42a3      	cmp	r3, r4
 800969e:	d1fb      	bne.n	8009698 <_malloc_r+0xdc>
 80096a0:	2300      	movs	r3, #0
 80096a2:	6053      	str	r3, [r2, #4]
 80096a4:	e7de      	b.n	8009664 <_malloc_r+0xa8>
 80096a6:	230c      	movs	r3, #12
 80096a8:	6033      	str	r3, [r6, #0]
 80096aa:	4630      	mov	r0, r6
 80096ac:	f000 f81e 	bl	80096ec <__malloc_unlock>
 80096b0:	e794      	b.n	80095dc <_malloc_r+0x20>
 80096b2:	6005      	str	r5, [r0, #0]
 80096b4:	e7d6      	b.n	8009664 <_malloc_r+0xa8>
 80096b6:	bf00      	nop
 80096b8:	20000638 	.word	0x20000638

080096bc <__ascii_mbtowc>:
 80096bc:	b082      	sub	sp, #8
 80096be:	b901      	cbnz	r1, 80096c2 <__ascii_mbtowc+0x6>
 80096c0:	a901      	add	r1, sp, #4
 80096c2:	b142      	cbz	r2, 80096d6 <__ascii_mbtowc+0x1a>
 80096c4:	b14b      	cbz	r3, 80096da <__ascii_mbtowc+0x1e>
 80096c6:	7813      	ldrb	r3, [r2, #0]
 80096c8:	600b      	str	r3, [r1, #0]
 80096ca:	7812      	ldrb	r2, [r2, #0]
 80096cc:	1e10      	subs	r0, r2, #0
 80096ce:	bf18      	it	ne
 80096d0:	2001      	movne	r0, #1
 80096d2:	b002      	add	sp, #8
 80096d4:	4770      	bx	lr
 80096d6:	4610      	mov	r0, r2
 80096d8:	e7fb      	b.n	80096d2 <__ascii_mbtowc+0x16>
 80096da:	f06f 0001 	mvn.w	r0, #1
 80096de:	e7f8      	b.n	80096d2 <__ascii_mbtowc+0x16>

080096e0 <__malloc_lock>:
 80096e0:	4801      	ldr	r0, [pc, #4]	@ (80096e8 <__malloc_lock+0x8>)
 80096e2:	f7fe bd50 	b.w	8008186 <__retarget_lock_acquire_recursive>
 80096e6:	bf00      	nop
 80096e8:	20000630 	.word	0x20000630

080096ec <__malloc_unlock>:
 80096ec:	4801      	ldr	r0, [pc, #4]	@ (80096f4 <__malloc_unlock+0x8>)
 80096ee:	f7fe bd4b 	b.w	8008188 <__retarget_lock_release_recursive>
 80096f2:	bf00      	nop
 80096f4:	20000630 	.word	0x20000630

080096f8 <_Balloc>:
 80096f8:	b570      	push	{r4, r5, r6, lr}
 80096fa:	69c6      	ldr	r6, [r0, #28]
 80096fc:	4604      	mov	r4, r0
 80096fe:	460d      	mov	r5, r1
 8009700:	b976      	cbnz	r6, 8009720 <_Balloc+0x28>
 8009702:	2010      	movs	r0, #16
 8009704:	f7ff ff30 	bl	8009568 <malloc>
 8009708:	4602      	mov	r2, r0
 800970a:	61e0      	str	r0, [r4, #28]
 800970c:	b920      	cbnz	r0, 8009718 <_Balloc+0x20>
 800970e:	4b18      	ldr	r3, [pc, #96]	@ (8009770 <_Balloc+0x78>)
 8009710:	4818      	ldr	r0, [pc, #96]	@ (8009774 <_Balloc+0x7c>)
 8009712:	216b      	movs	r1, #107	@ 0x6b
 8009714:	f000 ff58 	bl	800a5c8 <__assert_func>
 8009718:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800971c:	6006      	str	r6, [r0, #0]
 800971e:	60c6      	str	r6, [r0, #12]
 8009720:	69e6      	ldr	r6, [r4, #28]
 8009722:	68f3      	ldr	r3, [r6, #12]
 8009724:	b183      	cbz	r3, 8009748 <_Balloc+0x50>
 8009726:	69e3      	ldr	r3, [r4, #28]
 8009728:	68db      	ldr	r3, [r3, #12]
 800972a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800972e:	b9b8      	cbnz	r0, 8009760 <_Balloc+0x68>
 8009730:	2101      	movs	r1, #1
 8009732:	fa01 f605 	lsl.w	r6, r1, r5
 8009736:	1d72      	adds	r2, r6, #5
 8009738:	0092      	lsls	r2, r2, #2
 800973a:	4620      	mov	r0, r4
 800973c:	f000 ff62 	bl	800a604 <_calloc_r>
 8009740:	b160      	cbz	r0, 800975c <_Balloc+0x64>
 8009742:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009746:	e00e      	b.n	8009766 <_Balloc+0x6e>
 8009748:	2221      	movs	r2, #33	@ 0x21
 800974a:	2104      	movs	r1, #4
 800974c:	4620      	mov	r0, r4
 800974e:	f000 ff59 	bl	800a604 <_calloc_r>
 8009752:	69e3      	ldr	r3, [r4, #28]
 8009754:	60f0      	str	r0, [r6, #12]
 8009756:	68db      	ldr	r3, [r3, #12]
 8009758:	2b00      	cmp	r3, #0
 800975a:	d1e4      	bne.n	8009726 <_Balloc+0x2e>
 800975c:	2000      	movs	r0, #0
 800975e:	bd70      	pop	{r4, r5, r6, pc}
 8009760:	6802      	ldr	r2, [r0, #0]
 8009762:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009766:	2300      	movs	r3, #0
 8009768:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800976c:	e7f7      	b.n	800975e <_Balloc+0x66>
 800976e:	bf00      	nop
 8009770:	0800adee 	.word	0x0800adee
 8009774:	0800aece 	.word	0x0800aece

08009778 <_Bfree>:
 8009778:	b570      	push	{r4, r5, r6, lr}
 800977a:	69c6      	ldr	r6, [r0, #28]
 800977c:	4605      	mov	r5, r0
 800977e:	460c      	mov	r4, r1
 8009780:	b976      	cbnz	r6, 80097a0 <_Bfree+0x28>
 8009782:	2010      	movs	r0, #16
 8009784:	f7ff fef0 	bl	8009568 <malloc>
 8009788:	4602      	mov	r2, r0
 800978a:	61e8      	str	r0, [r5, #28]
 800978c:	b920      	cbnz	r0, 8009798 <_Bfree+0x20>
 800978e:	4b09      	ldr	r3, [pc, #36]	@ (80097b4 <_Bfree+0x3c>)
 8009790:	4809      	ldr	r0, [pc, #36]	@ (80097b8 <_Bfree+0x40>)
 8009792:	218f      	movs	r1, #143	@ 0x8f
 8009794:	f000 ff18 	bl	800a5c8 <__assert_func>
 8009798:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800979c:	6006      	str	r6, [r0, #0]
 800979e:	60c6      	str	r6, [r0, #12]
 80097a0:	b13c      	cbz	r4, 80097b2 <_Bfree+0x3a>
 80097a2:	69eb      	ldr	r3, [r5, #28]
 80097a4:	6862      	ldr	r2, [r4, #4]
 80097a6:	68db      	ldr	r3, [r3, #12]
 80097a8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80097ac:	6021      	str	r1, [r4, #0]
 80097ae:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80097b2:	bd70      	pop	{r4, r5, r6, pc}
 80097b4:	0800adee 	.word	0x0800adee
 80097b8:	0800aece 	.word	0x0800aece

080097bc <__multadd>:
 80097bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80097c0:	690d      	ldr	r5, [r1, #16]
 80097c2:	4607      	mov	r7, r0
 80097c4:	460c      	mov	r4, r1
 80097c6:	461e      	mov	r6, r3
 80097c8:	f101 0c14 	add.w	ip, r1, #20
 80097cc:	2000      	movs	r0, #0
 80097ce:	f8dc 3000 	ldr.w	r3, [ip]
 80097d2:	b299      	uxth	r1, r3
 80097d4:	fb02 6101 	mla	r1, r2, r1, r6
 80097d8:	0c1e      	lsrs	r6, r3, #16
 80097da:	0c0b      	lsrs	r3, r1, #16
 80097dc:	fb02 3306 	mla	r3, r2, r6, r3
 80097e0:	b289      	uxth	r1, r1
 80097e2:	3001      	adds	r0, #1
 80097e4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80097e8:	4285      	cmp	r5, r0
 80097ea:	f84c 1b04 	str.w	r1, [ip], #4
 80097ee:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80097f2:	dcec      	bgt.n	80097ce <__multadd+0x12>
 80097f4:	b30e      	cbz	r6, 800983a <__multadd+0x7e>
 80097f6:	68a3      	ldr	r3, [r4, #8]
 80097f8:	42ab      	cmp	r3, r5
 80097fa:	dc19      	bgt.n	8009830 <__multadd+0x74>
 80097fc:	6861      	ldr	r1, [r4, #4]
 80097fe:	4638      	mov	r0, r7
 8009800:	3101      	adds	r1, #1
 8009802:	f7ff ff79 	bl	80096f8 <_Balloc>
 8009806:	4680      	mov	r8, r0
 8009808:	b928      	cbnz	r0, 8009816 <__multadd+0x5a>
 800980a:	4602      	mov	r2, r0
 800980c:	4b0c      	ldr	r3, [pc, #48]	@ (8009840 <__multadd+0x84>)
 800980e:	480d      	ldr	r0, [pc, #52]	@ (8009844 <__multadd+0x88>)
 8009810:	21ba      	movs	r1, #186	@ 0xba
 8009812:	f000 fed9 	bl	800a5c8 <__assert_func>
 8009816:	6922      	ldr	r2, [r4, #16]
 8009818:	3202      	adds	r2, #2
 800981a:	f104 010c 	add.w	r1, r4, #12
 800981e:	0092      	lsls	r2, r2, #2
 8009820:	300c      	adds	r0, #12
 8009822:	f7fe fcb2 	bl	800818a <memcpy>
 8009826:	4621      	mov	r1, r4
 8009828:	4638      	mov	r0, r7
 800982a:	f7ff ffa5 	bl	8009778 <_Bfree>
 800982e:	4644      	mov	r4, r8
 8009830:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009834:	3501      	adds	r5, #1
 8009836:	615e      	str	r6, [r3, #20]
 8009838:	6125      	str	r5, [r4, #16]
 800983a:	4620      	mov	r0, r4
 800983c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009840:	0800ae5d 	.word	0x0800ae5d
 8009844:	0800aece 	.word	0x0800aece

08009848 <__s2b>:
 8009848:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800984c:	460c      	mov	r4, r1
 800984e:	4615      	mov	r5, r2
 8009850:	461f      	mov	r7, r3
 8009852:	2209      	movs	r2, #9
 8009854:	3308      	adds	r3, #8
 8009856:	4606      	mov	r6, r0
 8009858:	fb93 f3f2 	sdiv	r3, r3, r2
 800985c:	2100      	movs	r1, #0
 800985e:	2201      	movs	r2, #1
 8009860:	429a      	cmp	r2, r3
 8009862:	db09      	blt.n	8009878 <__s2b+0x30>
 8009864:	4630      	mov	r0, r6
 8009866:	f7ff ff47 	bl	80096f8 <_Balloc>
 800986a:	b940      	cbnz	r0, 800987e <__s2b+0x36>
 800986c:	4602      	mov	r2, r0
 800986e:	4b19      	ldr	r3, [pc, #100]	@ (80098d4 <__s2b+0x8c>)
 8009870:	4819      	ldr	r0, [pc, #100]	@ (80098d8 <__s2b+0x90>)
 8009872:	21d3      	movs	r1, #211	@ 0xd3
 8009874:	f000 fea8 	bl	800a5c8 <__assert_func>
 8009878:	0052      	lsls	r2, r2, #1
 800987a:	3101      	adds	r1, #1
 800987c:	e7f0      	b.n	8009860 <__s2b+0x18>
 800987e:	9b08      	ldr	r3, [sp, #32]
 8009880:	6143      	str	r3, [r0, #20]
 8009882:	2d09      	cmp	r5, #9
 8009884:	f04f 0301 	mov.w	r3, #1
 8009888:	6103      	str	r3, [r0, #16]
 800988a:	dd16      	ble.n	80098ba <__s2b+0x72>
 800988c:	f104 0909 	add.w	r9, r4, #9
 8009890:	46c8      	mov	r8, r9
 8009892:	442c      	add	r4, r5
 8009894:	f818 3b01 	ldrb.w	r3, [r8], #1
 8009898:	4601      	mov	r1, r0
 800989a:	3b30      	subs	r3, #48	@ 0x30
 800989c:	220a      	movs	r2, #10
 800989e:	4630      	mov	r0, r6
 80098a0:	f7ff ff8c 	bl	80097bc <__multadd>
 80098a4:	45a0      	cmp	r8, r4
 80098a6:	d1f5      	bne.n	8009894 <__s2b+0x4c>
 80098a8:	f1a5 0408 	sub.w	r4, r5, #8
 80098ac:	444c      	add	r4, r9
 80098ae:	1b2d      	subs	r5, r5, r4
 80098b0:	1963      	adds	r3, r4, r5
 80098b2:	42bb      	cmp	r3, r7
 80098b4:	db04      	blt.n	80098c0 <__s2b+0x78>
 80098b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80098ba:	340a      	adds	r4, #10
 80098bc:	2509      	movs	r5, #9
 80098be:	e7f6      	b.n	80098ae <__s2b+0x66>
 80098c0:	f814 3b01 	ldrb.w	r3, [r4], #1
 80098c4:	4601      	mov	r1, r0
 80098c6:	3b30      	subs	r3, #48	@ 0x30
 80098c8:	220a      	movs	r2, #10
 80098ca:	4630      	mov	r0, r6
 80098cc:	f7ff ff76 	bl	80097bc <__multadd>
 80098d0:	e7ee      	b.n	80098b0 <__s2b+0x68>
 80098d2:	bf00      	nop
 80098d4:	0800ae5d 	.word	0x0800ae5d
 80098d8:	0800aece 	.word	0x0800aece

080098dc <__hi0bits>:
 80098dc:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80098e0:	4603      	mov	r3, r0
 80098e2:	bf36      	itet	cc
 80098e4:	0403      	lslcc	r3, r0, #16
 80098e6:	2000      	movcs	r0, #0
 80098e8:	2010      	movcc	r0, #16
 80098ea:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80098ee:	bf3c      	itt	cc
 80098f0:	021b      	lslcc	r3, r3, #8
 80098f2:	3008      	addcc	r0, #8
 80098f4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80098f8:	bf3c      	itt	cc
 80098fa:	011b      	lslcc	r3, r3, #4
 80098fc:	3004      	addcc	r0, #4
 80098fe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009902:	bf3c      	itt	cc
 8009904:	009b      	lslcc	r3, r3, #2
 8009906:	3002      	addcc	r0, #2
 8009908:	2b00      	cmp	r3, #0
 800990a:	db05      	blt.n	8009918 <__hi0bits+0x3c>
 800990c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8009910:	f100 0001 	add.w	r0, r0, #1
 8009914:	bf08      	it	eq
 8009916:	2020      	moveq	r0, #32
 8009918:	4770      	bx	lr

0800991a <__lo0bits>:
 800991a:	6803      	ldr	r3, [r0, #0]
 800991c:	4602      	mov	r2, r0
 800991e:	f013 0007 	ands.w	r0, r3, #7
 8009922:	d00b      	beq.n	800993c <__lo0bits+0x22>
 8009924:	07d9      	lsls	r1, r3, #31
 8009926:	d421      	bmi.n	800996c <__lo0bits+0x52>
 8009928:	0798      	lsls	r0, r3, #30
 800992a:	bf49      	itett	mi
 800992c:	085b      	lsrmi	r3, r3, #1
 800992e:	089b      	lsrpl	r3, r3, #2
 8009930:	2001      	movmi	r0, #1
 8009932:	6013      	strmi	r3, [r2, #0]
 8009934:	bf5c      	itt	pl
 8009936:	6013      	strpl	r3, [r2, #0]
 8009938:	2002      	movpl	r0, #2
 800993a:	4770      	bx	lr
 800993c:	b299      	uxth	r1, r3
 800993e:	b909      	cbnz	r1, 8009944 <__lo0bits+0x2a>
 8009940:	0c1b      	lsrs	r3, r3, #16
 8009942:	2010      	movs	r0, #16
 8009944:	b2d9      	uxtb	r1, r3
 8009946:	b909      	cbnz	r1, 800994c <__lo0bits+0x32>
 8009948:	3008      	adds	r0, #8
 800994a:	0a1b      	lsrs	r3, r3, #8
 800994c:	0719      	lsls	r1, r3, #28
 800994e:	bf04      	itt	eq
 8009950:	091b      	lsreq	r3, r3, #4
 8009952:	3004      	addeq	r0, #4
 8009954:	0799      	lsls	r1, r3, #30
 8009956:	bf04      	itt	eq
 8009958:	089b      	lsreq	r3, r3, #2
 800995a:	3002      	addeq	r0, #2
 800995c:	07d9      	lsls	r1, r3, #31
 800995e:	d403      	bmi.n	8009968 <__lo0bits+0x4e>
 8009960:	085b      	lsrs	r3, r3, #1
 8009962:	f100 0001 	add.w	r0, r0, #1
 8009966:	d003      	beq.n	8009970 <__lo0bits+0x56>
 8009968:	6013      	str	r3, [r2, #0]
 800996a:	4770      	bx	lr
 800996c:	2000      	movs	r0, #0
 800996e:	4770      	bx	lr
 8009970:	2020      	movs	r0, #32
 8009972:	4770      	bx	lr

08009974 <__i2b>:
 8009974:	b510      	push	{r4, lr}
 8009976:	460c      	mov	r4, r1
 8009978:	2101      	movs	r1, #1
 800997a:	f7ff febd 	bl	80096f8 <_Balloc>
 800997e:	4602      	mov	r2, r0
 8009980:	b928      	cbnz	r0, 800998e <__i2b+0x1a>
 8009982:	4b05      	ldr	r3, [pc, #20]	@ (8009998 <__i2b+0x24>)
 8009984:	4805      	ldr	r0, [pc, #20]	@ (800999c <__i2b+0x28>)
 8009986:	f240 1145 	movw	r1, #325	@ 0x145
 800998a:	f000 fe1d 	bl	800a5c8 <__assert_func>
 800998e:	2301      	movs	r3, #1
 8009990:	6144      	str	r4, [r0, #20]
 8009992:	6103      	str	r3, [r0, #16]
 8009994:	bd10      	pop	{r4, pc}
 8009996:	bf00      	nop
 8009998:	0800ae5d 	.word	0x0800ae5d
 800999c:	0800aece 	.word	0x0800aece

080099a0 <__multiply>:
 80099a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80099a4:	4614      	mov	r4, r2
 80099a6:	690a      	ldr	r2, [r1, #16]
 80099a8:	6923      	ldr	r3, [r4, #16]
 80099aa:	429a      	cmp	r2, r3
 80099ac:	bfa8      	it	ge
 80099ae:	4623      	movge	r3, r4
 80099b0:	460f      	mov	r7, r1
 80099b2:	bfa4      	itt	ge
 80099b4:	460c      	movge	r4, r1
 80099b6:	461f      	movge	r7, r3
 80099b8:	f8d4 a010 	ldr.w	sl, [r4, #16]
 80099bc:	f8d7 9010 	ldr.w	r9, [r7, #16]
 80099c0:	68a3      	ldr	r3, [r4, #8]
 80099c2:	6861      	ldr	r1, [r4, #4]
 80099c4:	eb0a 0609 	add.w	r6, sl, r9
 80099c8:	42b3      	cmp	r3, r6
 80099ca:	b085      	sub	sp, #20
 80099cc:	bfb8      	it	lt
 80099ce:	3101      	addlt	r1, #1
 80099d0:	f7ff fe92 	bl	80096f8 <_Balloc>
 80099d4:	b930      	cbnz	r0, 80099e4 <__multiply+0x44>
 80099d6:	4602      	mov	r2, r0
 80099d8:	4b44      	ldr	r3, [pc, #272]	@ (8009aec <__multiply+0x14c>)
 80099da:	4845      	ldr	r0, [pc, #276]	@ (8009af0 <__multiply+0x150>)
 80099dc:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80099e0:	f000 fdf2 	bl	800a5c8 <__assert_func>
 80099e4:	f100 0514 	add.w	r5, r0, #20
 80099e8:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80099ec:	462b      	mov	r3, r5
 80099ee:	2200      	movs	r2, #0
 80099f0:	4543      	cmp	r3, r8
 80099f2:	d321      	bcc.n	8009a38 <__multiply+0x98>
 80099f4:	f107 0114 	add.w	r1, r7, #20
 80099f8:	f104 0214 	add.w	r2, r4, #20
 80099fc:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8009a00:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8009a04:	9302      	str	r3, [sp, #8]
 8009a06:	1b13      	subs	r3, r2, r4
 8009a08:	3b15      	subs	r3, #21
 8009a0a:	f023 0303 	bic.w	r3, r3, #3
 8009a0e:	3304      	adds	r3, #4
 8009a10:	f104 0715 	add.w	r7, r4, #21
 8009a14:	42ba      	cmp	r2, r7
 8009a16:	bf38      	it	cc
 8009a18:	2304      	movcc	r3, #4
 8009a1a:	9301      	str	r3, [sp, #4]
 8009a1c:	9b02      	ldr	r3, [sp, #8]
 8009a1e:	9103      	str	r1, [sp, #12]
 8009a20:	428b      	cmp	r3, r1
 8009a22:	d80c      	bhi.n	8009a3e <__multiply+0x9e>
 8009a24:	2e00      	cmp	r6, #0
 8009a26:	dd03      	ble.n	8009a30 <__multiply+0x90>
 8009a28:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8009a2c:	2b00      	cmp	r3, #0
 8009a2e:	d05b      	beq.n	8009ae8 <__multiply+0x148>
 8009a30:	6106      	str	r6, [r0, #16]
 8009a32:	b005      	add	sp, #20
 8009a34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a38:	f843 2b04 	str.w	r2, [r3], #4
 8009a3c:	e7d8      	b.n	80099f0 <__multiply+0x50>
 8009a3e:	f8b1 a000 	ldrh.w	sl, [r1]
 8009a42:	f1ba 0f00 	cmp.w	sl, #0
 8009a46:	d024      	beq.n	8009a92 <__multiply+0xf2>
 8009a48:	f104 0e14 	add.w	lr, r4, #20
 8009a4c:	46a9      	mov	r9, r5
 8009a4e:	f04f 0c00 	mov.w	ip, #0
 8009a52:	f85e 7b04 	ldr.w	r7, [lr], #4
 8009a56:	f8d9 3000 	ldr.w	r3, [r9]
 8009a5a:	fa1f fb87 	uxth.w	fp, r7
 8009a5e:	b29b      	uxth	r3, r3
 8009a60:	fb0a 330b 	mla	r3, sl, fp, r3
 8009a64:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8009a68:	f8d9 7000 	ldr.w	r7, [r9]
 8009a6c:	4463      	add	r3, ip
 8009a6e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8009a72:	fb0a c70b 	mla	r7, sl, fp, ip
 8009a76:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8009a7a:	b29b      	uxth	r3, r3
 8009a7c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8009a80:	4572      	cmp	r2, lr
 8009a82:	f849 3b04 	str.w	r3, [r9], #4
 8009a86:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8009a8a:	d8e2      	bhi.n	8009a52 <__multiply+0xb2>
 8009a8c:	9b01      	ldr	r3, [sp, #4]
 8009a8e:	f845 c003 	str.w	ip, [r5, r3]
 8009a92:	9b03      	ldr	r3, [sp, #12]
 8009a94:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8009a98:	3104      	adds	r1, #4
 8009a9a:	f1b9 0f00 	cmp.w	r9, #0
 8009a9e:	d021      	beq.n	8009ae4 <__multiply+0x144>
 8009aa0:	682b      	ldr	r3, [r5, #0]
 8009aa2:	f104 0c14 	add.w	ip, r4, #20
 8009aa6:	46ae      	mov	lr, r5
 8009aa8:	f04f 0a00 	mov.w	sl, #0
 8009aac:	f8bc b000 	ldrh.w	fp, [ip]
 8009ab0:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8009ab4:	fb09 770b 	mla	r7, r9, fp, r7
 8009ab8:	4457      	add	r7, sl
 8009aba:	b29b      	uxth	r3, r3
 8009abc:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8009ac0:	f84e 3b04 	str.w	r3, [lr], #4
 8009ac4:	f85c 3b04 	ldr.w	r3, [ip], #4
 8009ac8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009acc:	f8be 3000 	ldrh.w	r3, [lr]
 8009ad0:	fb09 330a 	mla	r3, r9, sl, r3
 8009ad4:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8009ad8:	4562      	cmp	r2, ip
 8009ada:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009ade:	d8e5      	bhi.n	8009aac <__multiply+0x10c>
 8009ae0:	9f01      	ldr	r7, [sp, #4]
 8009ae2:	51eb      	str	r3, [r5, r7]
 8009ae4:	3504      	adds	r5, #4
 8009ae6:	e799      	b.n	8009a1c <__multiply+0x7c>
 8009ae8:	3e01      	subs	r6, #1
 8009aea:	e79b      	b.n	8009a24 <__multiply+0x84>
 8009aec:	0800ae5d 	.word	0x0800ae5d
 8009af0:	0800aece 	.word	0x0800aece

08009af4 <__pow5mult>:
 8009af4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009af8:	4615      	mov	r5, r2
 8009afa:	f012 0203 	ands.w	r2, r2, #3
 8009afe:	4607      	mov	r7, r0
 8009b00:	460e      	mov	r6, r1
 8009b02:	d007      	beq.n	8009b14 <__pow5mult+0x20>
 8009b04:	4c25      	ldr	r4, [pc, #148]	@ (8009b9c <__pow5mult+0xa8>)
 8009b06:	3a01      	subs	r2, #1
 8009b08:	2300      	movs	r3, #0
 8009b0a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009b0e:	f7ff fe55 	bl	80097bc <__multadd>
 8009b12:	4606      	mov	r6, r0
 8009b14:	10ad      	asrs	r5, r5, #2
 8009b16:	d03d      	beq.n	8009b94 <__pow5mult+0xa0>
 8009b18:	69fc      	ldr	r4, [r7, #28]
 8009b1a:	b97c      	cbnz	r4, 8009b3c <__pow5mult+0x48>
 8009b1c:	2010      	movs	r0, #16
 8009b1e:	f7ff fd23 	bl	8009568 <malloc>
 8009b22:	4602      	mov	r2, r0
 8009b24:	61f8      	str	r0, [r7, #28]
 8009b26:	b928      	cbnz	r0, 8009b34 <__pow5mult+0x40>
 8009b28:	4b1d      	ldr	r3, [pc, #116]	@ (8009ba0 <__pow5mult+0xac>)
 8009b2a:	481e      	ldr	r0, [pc, #120]	@ (8009ba4 <__pow5mult+0xb0>)
 8009b2c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8009b30:	f000 fd4a 	bl	800a5c8 <__assert_func>
 8009b34:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009b38:	6004      	str	r4, [r0, #0]
 8009b3a:	60c4      	str	r4, [r0, #12]
 8009b3c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8009b40:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009b44:	b94c      	cbnz	r4, 8009b5a <__pow5mult+0x66>
 8009b46:	f240 2171 	movw	r1, #625	@ 0x271
 8009b4a:	4638      	mov	r0, r7
 8009b4c:	f7ff ff12 	bl	8009974 <__i2b>
 8009b50:	2300      	movs	r3, #0
 8009b52:	f8c8 0008 	str.w	r0, [r8, #8]
 8009b56:	4604      	mov	r4, r0
 8009b58:	6003      	str	r3, [r0, #0]
 8009b5a:	f04f 0900 	mov.w	r9, #0
 8009b5e:	07eb      	lsls	r3, r5, #31
 8009b60:	d50a      	bpl.n	8009b78 <__pow5mult+0x84>
 8009b62:	4631      	mov	r1, r6
 8009b64:	4622      	mov	r2, r4
 8009b66:	4638      	mov	r0, r7
 8009b68:	f7ff ff1a 	bl	80099a0 <__multiply>
 8009b6c:	4631      	mov	r1, r6
 8009b6e:	4680      	mov	r8, r0
 8009b70:	4638      	mov	r0, r7
 8009b72:	f7ff fe01 	bl	8009778 <_Bfree>
 8009b76:	4646      	mov	r6, r8
 8009b78:	106d      	asrs	r5, r5, #1
 8009b7a:	d00b      	beq.n	8009b94 <__pow5mult+0xa0>
 8009b7c:	6820      	ldr	r0, [r4, #0]
 8009b7e:	b938      	cbnz	r0, 8009b90 <__pow5mult+0x9c>
 8009b80:	4622      	mov	r2, r4
 8009b82:	4621      	mov	r1, r4
 8009b84:	4638      	mov	r0, r7
 8009b86:	f7ff ff0b 	bl	80099a0 <__multiply>
 8009b8a:	6020      	str	r0, [r4, #0]
 8009b8c:	f8c0 9000 	str.w	r9, [r0]
 8009b90:	4604      	mov	r4, r0
 8009b92:	e7e4      	b.n	8009b5e <__pow5mult+0x6a>
 8009b94:	4630      	mov	r0, r6
 8009b96:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009b9a:	bf00      	nop
 8009b9c:	0800af28 	.word	0x0800af28
 8009ba0:	0800adee 	.word	0x0800adee
 8009ba4:	0800aece 	.word	0x0800aece

08009ba8 <__lshift>:
 8009ba8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009bac:	460c      	mov	r4, r1
 8009bae:	6849      	ldr	r1, [r1, #4]
 8009bb0:	6923      	ldr	r3, [r4, #16]
 8009bb2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009bb6:	68a3      	ldr	r3, [r4, #8]
 8009bb8:	4607      	mov	r7, r0
 8009bba:	4691      	mov	r9, r2
 8009bbc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009bc0:	f108 0601 	add.w	r6, r8, #1
 8009bc4:	42b3      	cmp	r3, r6
 8009bc6:	db0b      	blt.n	8009be0 <__lshift+0x38>
 8009bc8:	4638      	mov	r0, r7
 8009bca:	f7ff fd95 	bl	80096f8 <_Balloc>
 8009bce:	4605      	mov	r5, r0
 8009bd0:	b948      	cbnz	r0, 8009be6 <__lshift+0x3e>
 8009bd2:	4602      	mov	r2, r0
 8009bd4:	4b28      	ldr	r3, [pc, #160]	@ (8009c78 <__lshift+0xd0>)
 8009bd6:	4829      	ldr	r0, [pc, #164]	@ (8009c7c <__lshift+0xd4>)
 8009bd8:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8009bdc:	f000 fcf4 	bl	800a5c8 <__assert_func>
 8009be0:	3101      	adds	r1, #1
 8009be2:	005b      	lsls	r3, r3, #1
 8009be4:	e7ee      	b.n	8009bc4 <__lshift+0x1c>
 8009be6:	2300      	movs	r3, #0
 8009be8:	f100 0114 	add.w	r1, r0, #20
 8009bec:	f100 0210 	add.w	r2, r0, #16
 8009bf0:	4618      	mov	r0, r3
 8009bf2:	4553      	cmp	r3, sl
 8009bf4:	db33      	blt.n	8009c5e <__lshift+0xb6>
 8009bf6:	6920      	ldr	r0, [r4, #16]
 8009bf8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009bfc:	f104 0314 	add.w	r3, r4, #20
 8009c00:	f019 091f 	ands.w	r9, r9, #31
 8009c04:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009c08:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009c0c:	d02b      	beq.n	8009c66 <__lshift+0xbe>
 8009c0e:	f1c9 0e20 	rsb	lr, r9, #32
 8009c12:	468a      	mov	sl, r1
 8009c14:	2200      	movs	r2, #0
 8009c16:	6818      	ldr	r0, [r3, #0]
 8009c18:	fa00 f009 	lsl.w	r0, r0, r9
 8009c1c:	4310      	orrs	r0, r2
 8009c1e:	f84a 0b04 	str.w	r0, [sl], #4
 8009c22:	f853 2b04 	ldr.w	r2, [r3], #4
 8009c26:	459c      	cmp	ip, r3
 8009c28:	fa22 f20e 	lsr.w	r2, r2, lr
 8009c2c:	d8f3      	bhi.n	8009c16 <__lshift+0x6e>
 8009c2e:	ebac 0304 	sub.w	r3, ip, r4
 8009c32:	3b15      	subs	r3, #21
 8009c34:	f023 0303 	bic.w	r3, r3, #3
 8009c38:	3304      	adds	r3, #4
 8009c3a:	f104 0015 	add.w	r0, r4, #21
 8009c3e:	4584      	cmp	ip, r0
 8009c40:	bf38      	it	cc
 8009c42:	2304      	movcc	r3, #4
 8009c44:	50ca      	str	r2, [r1, r3]
 8009c46:	b10a      	cbz	r2, 8009c4c <__lshift+0xa4>
 8009c48:	f108 0602 	add.w	r6, r8, #2
 8009c4c:	3e01      	subs	r6, #1
 8009c4e:	4638      	mov	r0, r7
 8009c50:	612e      	str	r6, [r5, #16]
 8009c52:	4621      	mov	r1, r4
 8009c54:	f7ff fd90 	bl	8009778 <_Bfree>
 8009c58:	4628      	mov	r0, r5
 8009c5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009c5e:	f842 0f04 	str.w	r0, [r2, #4]!
 8009c62:	3301      	adds	r3, #1
 8009c64:	e7c5      	b.n	8009bf2 <__lshift+0x4a>
 8009c66:	3904      	subs	r1, #4
 8009c68:	f853 2b04 	ldr.w	r2, [r3], #4
 8009c6c:	f841 2f04 	str.w	r2, [r1, #4]!
 8009c70:	459c      	cmp	ip, r3
 8009c72:	d8f9      	bhi.n	8009c68 <__lshift+0xc0>
 8009c74:	e7ea      	b.n	8009c4c <__lshift+0xa4>
 8009c76:	bf00      	nop
 8009c78:	0800ae5d 	.word	0x0800ae5d
 8009c7c:	0800aece 	.word	0x0800aece

08009c80 <__mcmp>:
 8009c80:	690a      	ldr	r2, [r1, #16]
 8009c82:	4603      	mov	r3, r0
 8009c84:	6900      	ldr	r0, [r0, #16]
 8009c86:	1a80      	subs	r0, r0, r2
 8009c88:	b530      	push	{r4, r5, lr}
 8009c8a:	d10e      	bne.n	8009caa <__mcmp+0x2a>
 8009c8c:	3314      	adds	r3, #20
 8009c8e:	3114      	adds	r1, #20
 8009c90:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8009c94:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8009c98:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009c9c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009ca0:	4295      	cmp	r5, r2
 8009ca2:	d003      	beq.n	8009cac <__mcmp+0x2c>
 8009ca4:	d205      	bcs.n	8009cb2 <__mcmp+0x32>
 8009ca6:	f04f 30ff 	mov.w	r0, #4294967295
 8009caa:	bd30      	pop	{r4, r5, pc}
 8009cac:	42a3      	cmp	r3, r4
 8009cae:	d3f3      	bcc.n	8009c98 <__mcmp+0x18>
 8009cb0:	e7fb      	b.n	8009caa <__mcmp+0x2a>
 8009cb2:	2001      	movs	r0, #1
 8009cb4:	e7f9      	b.n	8009caa <__mcmp+0x2a>
	...

08009cb8 <__mdiff>:
 8009cb8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009cbc:	4689      	mov	r9, r1
 8009cbe:	4606      	mov	r6, r0
 8009cc0:	4611      	mov	r1, r2
 8009cc2:	4648      	mov	r0, r9
 8009cc4:	4614      	mov	r4, r2
 8009cc6:	f7ff ffdb 	bl	8009c80 <__mcmp>
 8009cca:	1e05      	subs	r5, r0, #0
 8009ccc:	d112      	bne.n	8009cf4 <__mdiff+0x3c>
 8009cce:	4629      	mov	r1, r5
 8009cd0:	4630      	mov	r0, r6
 8009cd2:	f7ff fd11 	bl	80096f8 <_Balloc>
 8009cd6:	4602      	mov	r2, r0
 8009cd8:	b928      	cbnz	r0, 8009ce6 <__mdiff+0x2e>
 8009cda:	4b3f      	ldr	r3, [pc, #252]	@ (8009dd8 <__mdiff+0x120>)
 8009cdc:	f240 2137 	movw	r1, #567	@ 0x237
 8009ce0:	483e      	ldr	r0, [pc, #248]	@ (8009ddc <__mdiff+0x124>)
 8009ce2:	f000 fc71 	bl	800a5c8 <__assert_func>
 8009ce6:	2301      	movs	r3, #1
 8009ce8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009cec:	4610      	mov	r0, r2
 8009cee:	b003      	add	sp, #12
 8009cf0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009cf4:	bfbc      	itt	lt
 8009cf6:	464b      	movlt	r3, r9
 8009cf8:	46a1      	movlt	r9, r4
 8009cfa:	4630      	mov	r0, r6
 8009cfc:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8009d00:	bfba      	itte	lt
 8009d02:	461c      	movlt	r4, r3
 8009d04:	2501      	movlt	r5, #1
 8009d06:	2500      	movge	r5, #0
 8009d08:	f7ff fcf6 	bl	80096f8 <_Balloc>
 8009d0c:	4602      	mov	r2, r0
 8009d0e:	b918      	cbnz	r0, 8009d18 <__mdiff+0x60>
 8009d10:	4b31      	ldr	r3, [pc, #196]	@ (8009dd8 <__mdiff+0x120>)
 8009d12:	f240 2145 	movw	r1, #581	@ 0x245
 8009d16:	e7e3      	b.n	8009ce0 <__mdiff+0x28>
 8009d18:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8009d1c:	6926      	ldr	r6, [r4, #16]
 8009d1e:	60c5      	str	r5, [r0, #12]
 8009d20:	f109 0310 	add.w	r3, r9, #16
 8009d24:	f109 0514 	add.w	r5, r9, #20
 8009d28:	f104 0e14 	add.w	lr, r4, #20
 8009d2c:	f100 0b14 	add.w	fp, r0, #20
 8009d30:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8009d34:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8009d38:	9301      	str	r3, [sp, #4]
 8009d3a:	46d9      	mov	r9, fp
 8009d3c:	f04f 0c00 	mov.w	ip, #0
 8009d40:	9b01      	ldr	r3, [sp, #4]
 8009d42:	f85e 0b04 	ldr.w	r0, [lr], #4
 8009d46:	f853 af04 	ldr.w	sl, [r3, #4]!
 8009d4a:	9301      	str	r3, [sp, #4]
 8009d4c:	fa1f f38a 	uxth.w	r3, sl
 8009d50:	4619      	mov	r1, r3
 8009d52:	b283      	uxth	r3, r0
 8009d54:	1acb      	subs	r3, r1, r3
 8009d56:	0c00      	lsrs	r0, r0, #16
 8009d58:	4463      	add	r3, ip
 8009d5a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8009d5e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8009d62:	b29b      	uxth	r3, r3
 8009d64:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8009d68:	4576      	cmp	r6, lr
 8009d6a:	f849 3b04 	str.w	r3, [r9], #4
 8009d6e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009d72:	d8e5      	bhi.n	8009d40 <__mdiff+0x88>
 8009d74:	1b33      	subs	r3, r6, r4
 8009d76:	3b15      	subs	r3, #21
 8009d78:	f023 0303 	bic.w	r3, r3, #3
 8009d7c:	3415      	adds	r4, #21
 8009d7e:	3304      	adds	r3, #4
 8009d80:	42a6      	cmp	r6, r4
 8009d82:	bf38      	it	cc
 8009d84:	2304      	movcc	r3, #4
 8009d86:	441d      	add	r5, r3
 8009d88:	445b      	add	r3, fp
 8009d8a:	461e      	mov	r6, r3
 8009d8c:	462c      	mov	r4, r5
 8009d8e:	4544      	cmp	r4, r8
 8009d90:	d30e      	bcc.n	8009db0 <__mdiff+0xf8>
 8009d92:	f108 0103 	add.w	r1, r8, #3
 8009d96:	1b49      	subs	r1, r1, r5
 8009d98:	f021 0103 	bic.w	r1, r1, #3
 8009d9c:	3d03      	subs	r5, #3
 8009d9e:	45a8      	cmp	r8, r5
 8009da0:	bf38      	it	cc
 8009da2:	2100      	movcc	r1, #0
 8009da4:	440b      	add	r3, r1
 8009da6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009daa:	b191      	cbz	r1, 8009dd2 <__mdiff+0x11a>
 8009dac:	6117      	str	r7, [r2, #16]
 8009dae:	e79d      	b.n	8009cec <__mdiff+0x34>
 8009db0:	f854 1b04 	ldr.w	r1, [r4], #4
 8009db4:	46e6      	mov	lr, ip
 8009db6:	0c08      	lsrs	r0, r1, #16
 8009db8:	fa1c fc81 	uxtah	ip, ip, r1
 8009dbc:	4471      	add	r1, lr
 8009dbe:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8009dc2:	b289      	uxth	r1, r1
 8009dc4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8009dc8:	f846 1b04 	str.w	r1, [r6], #4
 8009dcc:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009dd0:	e7dd      	b.n	8009d8e <__mdiff+0xd6>
 8009dd2:	3f01      	subs	r7, #1
 8009dd4:	e7e7      	b.n	8009da6 <__mdiff+0xee>
 8009dd6:	bf00      	nop
 8009dd8:	0800ae5d 	.word	0x0800ae5d
 8009ddc:	0800aece 	.word	0x0800aece

08009de0 <__ulp>:
 8009de0:	b082      	sub	sp, #8
 8009de2:	ed8d 0b00 	vstr	d0, [sp]
 8009de6:	9a01      	ldr	r2, [sp, #4]
 8009de8:	4b0f      	ldr	r3, [pc, #60]	@ (8009e28 <__ulp+0x48>)
 8009dea:	4013      	ands	r3, r2
 8009dec:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8009df0:	2b00      	cmp	r3, #0
 8009df2:	dc08      	bgt.n	8009e06 <__ulp+0x26>
 8009df4:	425b      	negs	r3, r3
 8009df6:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8009dfa:	ea4f 5223 	mov.w	r2, r3, asr #20
 8009dfe:	da04      	bge.n	8009e0a <__ulp+0x2a>
 8009e00:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8009e04:	4113      	asrs	r3, r2
 8009e06:	2200      	movs	r2, #0
 8009e08:	e008      	b.n	8009e1c <__ulp+0x3c>
 8009e0a:	f1a2 0314 	sub.w	r3, r2, #20
 8009e0e:	2b1e      	cmp	r3, #30
 8009e10:	bfda      	itte	le
 8009e12:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8009e16:	40da      	lsrle	r2, r3
 8009e18:	2201      	movgt	r2, #1
 8009e1a:	2300      	movs	r3, #0
 8009e1c:	4619      	mov	r1, r3
 8009e1e:	4610      	mov	r0, r2
 8009e20:	ec41 0b10 	vmov	d0, r0, r1
 8009e24:	b002      	add	sp, #8
 8009e26:	4770      	bx	lr
 8009e28:	7ff00000 	.word	0x7ff00000

08009e2c <__b2d>:
 8009e2c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009e30:	6906      	ldr	r6, [r0, #16]
 8009e32:	f100 0814 	add.w	r8, r0, #20
 8009e36:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8009e3a:	1f37      	subs	r7, r6, #4
 8009e3c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8009e40:	4610      	mov	r0, r2
 8009e42:	f7ff fd4b 	bl	80098dc <__hi0bits>
 8009e46:	f1c0 0320 	rsb	r3, r0, #32
 8009e4a:	280a      	cmp	r0, #10
 8009e4c:	600b      	str	r3, [r1, #0]
 8009e4e:	491b      	ldr	r1, [pc, #108]	@ (8009ebc <__b2d+0x90>)
 8009e50:	dc15      	bgt.n	8009e7e <__b2d+0x52>
 8009e52:	f1c0 0c0b 	rsb	ip, r0, #11
 8009e56:	fa22 f30c 	lsr.w	r3, r2, ip
 8009e5a:	45b8      	cmp	r8, r7
 8009e5c:	ea43 0501 	orr.w	r5, r3, r1
 8009e60:	bf34      	ite	cc
 8009e62:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8009e66:	2300      	movcs	r3, #0
 8009e68:	3015      	adds	r0, #21
 8009e6a:	fa02 f000 	lsl.w	r0, r2, r0
 8009e6e:	fa23 f30c 	lsr.w	r3, r3, ip
 8009e72:	4303      	orrs	r3, r0
 8009e74:	461c      	mov	r4, r3
 8009e76:	ec45 4b10 	vmov	d0, r4, r5
 8009e7a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009e7e:	45b8      	cmp	r8, r7
 8009e80:	bf3a      	itte	cc
 8009e82:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8009e86:	f1a6 0708 	subcc.w	r7, r6, #8
 8009e8a:	2300      	movcs	r3, #0
 8009e8c:	380b      	subs	r0, #11
 8009e8e:	d012      	beq.n	8009eb6 <__b2d+0x8a>
 8009e90:	f1c0 0120 	rsb	r1, r0, #32
 8009e94:	fa23 f401 	lsr.w	r4, r3, r1
 8009e98:	4082      	lsls	r2, r0
 8009e9a:	4322      	orrs	r2, r4
 8009e9c:	4547      	cmp	r7, r8
 8009e9e:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 8009ea2:	bf8c      	ite	hi
 8009ea4:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8009ea8:	2200      	movls	r2, #0
 8009eaa:	4083      	lsls	r3, r0
 8009eac:	40ca      	lsrs	r2, r1
 8009eae:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8009eb2:	4313      	orrs	r3, r2
 8009eb4:	e7de      	b.n	8009e74 <__b2d+0x48>
 8009eb6:	ea42 0501 	orr.w	r5, r2, r1
 8009eba:	e7db      	b.n	8009e74 <__b2d+0x48>
 8009ebc:	3ff00000 	.word	0x3ff00000

08009ec0 <__d2b>:
 8009ec0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009ec4:	460f      	mov	r7, r1
 8009ec6:	2101      	movs	r1, #1
 8009ec8:	ec59 8b10 	vmov	r8, r9, d0
 8009ecc:	4616      	mov	r6, r2
 8009ece:	f7ff fc13 	bl	80096f8 <_Balloc>
 8009ed2:	4604      	mov	r4, r0
 8009ed4:	b930      	cbnz	r0, 8009ee4 <__d2b+0x24>
 8009ed6:	4602      	mov	r2, r0
 8009ed8:	4b23      	ldr	r3, [pc, #140]	@ (8009f68 <__d2b+0xa8>)
 8009eda:	4824      	ldr	r0, [pc, #144]	@ (8009f6c <__d2b+0xac>)
 8009edc:	f240 310f 	movw	r1, #783	@ 0x30f
 8009ee0:	f000 fb72 	bl	800a5c8 <__assert_func>
 8009ee4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8009ee8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009eec:	b10d      	cbz	r5, 8009ef2 <__d2b+0x32>
 8009eee:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009ef2:	9301      	str	r3, [sp, #4]
 8009ef4:	f1b8 0300 	subs.w	r3, r8, #0
 8009ef8:	d023      	beq.n	8009f42 <__d2b+0x82>
 8009efa:	4668      	mov	r0, sp
 8009efc:	9300      	str	r3, [sp, #0]
 8009efe:	f7ff fd0c 	bl	800991a <__lo0bits>
 8009f02:	e9dd 1200 	ldrd	r1, r2, [sp]
 8009f06:	b1d0      	cbz	r0, 8009f3e <__d2b+0x7e>
 8009f08:	f1c0 0320 	rsb	r3, r0, #32
 8009f0c:	fa02 f303 	lsl.w	r3, r2, r3
 8009f10:	430b      	orrs	r3, r1
 8009f12:	40c2      	lsrs	r2, r0
 8009f14:	6163      	str	r3, [r4, #20]
 8009f16:	9201      	str	r2, [sp, #4]
 8009f18:	9b01      	ldr	r3, [sp, #4]
 8009f1a:	61a3      	str	r3, [r4, #24]
 8009f1c:	2b00      	cmp	r3, #0
 8009f1e:	bf0c      	ite	eq
 8009f20:	2201      	moveq	r2, #1
 8009f22:	2202      	movne	r2, #2
 8009f24:	6122      	str	r2, [r4, #16]
 8009f26:	b1a5      	cbz	r5, 8009f52 <__d2b+0x92>
 8009f28:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8009f2c:	4405      	add	r5, r0
 8009f2e:	603d      	str	r5, [r7, #0]
 8009f30:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8009f34:	6030      	str	r0, [r6, #0]
 8009f36:	4620      	mov	r0, r4
 8009f38:	b003      	add	sp, #12
 8009f3a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009f3e:	6161      	str	r1, [r4, #20]
 8009f40:	e7ea      	b.n	8009f18 <__d2b+0x58>
 8009f42:	a801      	add	r0, sp, #4
 8009f44:	f7ff fce9 	bl	800991a <__lo0bits>
 8009f48:	9b01      	ldr	r3, [sp, #4]
 8009f4a:	6163      	str	r3, [r4, #20]
 8009f4c:	3020      	adds	r0, #32
 8009f4e:	2201      	movs	r2, #1
 8009f50:	e7e8      	b.n	8009f24 <__d2b+0x64>
 8009f52:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009f56:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8009f5a:	6038      	str	r0, [r7, #0]
 8009f5c:	6918      	ldr	r0, [r3, #16]
 8009f5e:	f7ff fcbd 	bl	80098dc <__hi0bits>
 8009f62:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009f66:	e7e5      	b.n	8009f34 <__d2b+0x74>
 8009f68:	0800ae5d 	.word	0x0800ae5d
 8009f6c:	0800aece 	.word	0x0800aece

08009f70 <__ratio>:
 8009f70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f74:	b085      	sub	sp, #20
 8009f76:	e9cd 1000 	strd	r1, r0, [sp]
 8009f7a:	a902      	add	r1, sp, #8
 8009f7c:	f7ff ff56 	bl	8009e2c <__b2d>
 8009f80:	9800      	ldr	r0, [sp, #0]
 8009f82:	a903      	add	r1, sp, #12
 8009f84:	ec55 4b10 	vmov	r4, r5, d0
 8009f88:	f7ff ff50 	bl	8009e2c <__b2d>
 8009f8c:	9b01      	ldr	r3, [sp, #4]
 8009f8e:	6919      	ldr	r1, [r3, #16]
 8009f90:	9b00      	ldr	r3, [sp, #0]
 8009f92:	691b      	ldr	r3, [r3, #16]
 8009f94:	1ac9      	subs	r1, r1, r3
 8009f96:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8009f9a:	1a9b      	subs	r3, r3, r2
 8009f9c:	ec5b ab10 	vmov	sl, fp, d0
 8009fa0:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8009fa4:	2b00      	cmp	r3, #0
 8009fa6:	bfce      	itee	gt
 8009fa8:	462a      	movgt	r2, r5
 8009faa:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8009fae:	465a      	movle	r2, fp
 8009fb0:	462f      	mov	r7, r5
 8009fb2:	46d9      	mov	r9, fp
 8009fb4:	bfcc      	ite	gt
 8009fb6:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8009fba:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8009fbe:	464b      	mov	r3, r9
 8009fc0:	4652      	mov	r2, sl
 8009fc2:	4620      	mov	r0, r4
 8009fc4:	4639      	mov	r1, r7
 8009fc6:	f7f6 fc49 	bl	800085c <__aeabi_ddiv>
 8009fca:	ec41 0b10 	vmov	d0, r0, r1
 8009fce:	b005      	add	sp, #20
 8009fd0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009fd4 <__copybits>:
 8009fd4:	3901      	subs	r1, #1
 8009fd6:	b570      	push	{r4, r5, r6, lr}
 8009fd8:	1149      	asrs	r1, r1, #5
 8009fda:	6914      	ldr	r4, [r2, #16]
 8009fdc:	3101      	adds	r1, #1
 8009fde:	f102 0314 	add.w	r3, r2, #20
 8009fe2:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8009fe6:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8009fea:	1f05      	subs	r5, r0, #4
 8009fec:	42a3      	cmp	r3, r4
 8009fee:	d30c      	bcc.n	800a00a <__copybits+0x36>
 8009ff0:	1aa3      	subs	r3, r4, r2
 8009ff2:	3b11      	subs	r3, #17
 8009ff4:	f023 0303 	bic.w	r3, r3, #3
 8009ff8:	3211      	adds	r2, #17
 8009ffa:	42a2      	cmp	r2, r4
 8009ffc:	bf88      	it	hi
 8009ffe:	2300      	movhi	r3, #0
 800a000:	4418      	add	r0, r3
 800a002:	2300      	movs	r3, #0
 800a004:	4288      	cmp	r0, r1
 800a006:	d305      	bcc.n	800a014 <__copybits+0x40>
 800a008:	bd70      	pop	{r4, r5, r6, pc}
 800a00a:	f853 6b04 	ldr.w	r6, [r3], #4
 800a00e:	f845 6f04 	str.w	r6, [r5, #4]!
 800a012:	e7eb      	b.n	8009fec <__copybits+0x18>
 800a014:	f840 3b04 	str.w	r3, [r0], #4
 800a018:	e7f4      	b.n	800a004 <__copybits+0x30>

0800a01a <__any_on>:
 800a01a:	f100 0214 	add.w	r2, r0, #20
 800a01e:	6900      	ldr	r0, [r0, #16]
 800a020:	114b      	asrs	r3, r1, #5
 800a022:	4298      	cmp	r0, r3
 800a024:	b510      	push	{r4, lr}
 800a026:	db11      	blt.n	800a04c <__any_on+0x32>
 800a028:	dd0a      	ble.n	800a040 <__any_on+0x26>
 800a02a:	f011 011f 	ands.w	r1, r1, #31
 800a02e:	d007      	beq.n	800a040 <__any_on+0x26>
 800a030:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800a034:	fa24 f001 	lsr.w	r0, r4, r1
 800a038:	fa00 f101 	lsl.w	r1, r0, r1
 800a03c:	428c      	cmp	r4, r1
 800a03e:	d10b      	bne.n	800a058 <__any_on+0x3e>
 800a040:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800a044:	4293      	cmp	r3, r2
 800a046:	d803      	bhi.n	800a050 <__any_on+0x36>
 800a048:	2000      	movs	r0, #0
 800a04a:	bd10      	pop	{r4, pc}
 800a04c:	4603      	mov	r3, r0
 800a04e:	e7f7      	b.n	800a040 <__any_on+0x26>
 800a050:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a054:	2900      	cmp	r1, #0
 800a056:	d0f5      	beq.n	800a044 <__any_on+0x2a>
 800a058:	2001      	movs	r0, #1
 800a05a:	e7f6      	b.n	800a04a <__any_on+0x30>

0800a05c <_strtol_l.constprop.0>:
 800a05c:	2b24      	cmp	r3, #36	@ 0x24
 800a05e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a062:	4686      	mov	lr, r0
 800a064:	4690      	mov	r8, r2
 800a066:	d801      	bhi.n	800a06c <_strtol_l.constprop.0+0x10>
 800a068:	2b01      	cmp	r3, #1
 800a06a:	d106      	bne.n	800a07a <_strtol_l.constprop.0+0x1e>
 800a06c:	f7fe f860 	bl	8008130 <__errno>
 800a070:	2316      	movs	r3, #22
 800a072:	6003      	str	r3, [r0, #0]
 800a074:	2000      	movs	r0, #0
 800a076:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a07a:	4834      	ldr	r0, [pc, #208]	@ (800a14c <_strtol_l.constprop.0+0xf0>)
 800a07c:	460d      	mov	r5, r1
 800a07e:	462a      	mov	r2, r5
 800a080:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a084:	5d06      	ldrb	r6, [r0, r4]
 800a086:	f016 0608 	ands.w	r6, r6, #8
 800a08a:	d1f8      	bne.n	800a07e <_strtol_l.constprop.0+0x22>
 800a08c:	2c2d      	cmp	r4, #45	@ 0x2d
 800a08e:	d12d      	bne.n	800a0ec <_strtol_l.constprop.0+0x90>
 800a090:	782c      	ldrb	r4, [r5, #0]
 800a092:	2601      	movs	r6, #1
 800a094:	1c95      	adds	r5, r2, #2
 800a096:	f033 0210 	bics.w	r2, r3, #16
 800a09a:	d109      	bne.n	800a0b0 <_strtol_l.constprop.0+0x54>
 800a09c:	2c30      	cmp	r4, #48	@ 0x30
 800a09e:	d12a      	bne.n	800a0f6 <_strtol_l.constprop.0+0x9a>
 800a0a0:	782a      	ldrb	r2, [r5, #0]
 800a0a2:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800a0a6:	2a58      	cmp	r2, #88	@ 0x58
 800a0a8:	d125      	bne.n	800a0f6 <_strtol_l.constprop.0+0x9a>
 800a0aa:	786c      	ldrb	r4, [r5, #1]
 800a0ac:	2310      	movs	r3, #16
 800a0ae:	3502      	adds	r5, #2
 800a0b0:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800a0b4:	f10c 3cff 	add.w	ip, ip, #4294967295
 800a0b8:	2200      	movs	r2, #0
 800a0ba:	fbbc f9f3 	udiv	r9, ip, r3
 800a0be:	4610      	mov	r0, r2
 800a0c0:	fb03 ca19 	mls	sl, r3, r9, ip
 800a0c4:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800a0c8:	2f09      	cmp	r7, #9
 800a0ca:	d81b      	bhi.n	800a104 <_strtol_l.constprop.0+0xa8>
 800a0cc:	463c      	mov	r4, r7
 800a0ce:	42a3      	cmp	r3, r4
 800a0d0:	dd27      	ble.n	800a122 <_strtol_l.constprop.0+0xc6>
 800a0d2:	1c57      	adds	r7, r2, #1
 800a0d4:	d007      	beq.n	800a0e6 <_strtol_l.constprop.0+0x8a>
 800a0d6:	4581      	cmp	r9, r0
 800a0d8:	d320      	bcc.n	800a11c <_strtol_l.constprop.0+0xc0>
 800a0da:	d101      	bne.n	800a0e0 <_strtol_l.constprop.0+0x84>
 800a0dc:	45a2      	cmp	sl, r4
 800a0de:	db1d      	blt.n	800a11c <_strtol_l.constprop.0+0xc0>
 800a0e0:	fb00 4003 	mla	r0, r0, r3, r4
 800a0e4:	2201      	movs	r2, #1
 800a0e6:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a0ea:	e7eb      	b.n	800a0c4 <_strtol_l.constprop.0+0x68>
 800a0ec:	2c2b      	cmp	r4, #43	@ 0x2b
 800a0ee:	bf04      	itt	eq
 800a0f0:	782c      	ldrbeq	r4, [r5, #0]
 800a0f2:	1c95      	addeq	r5, r2, #2
 800a0f4:	e7cf      	b.n	800a096 <_strtol_l.constprop.0+0x3a>
 800a0f6:	2b00      	cmp	r3, #0
 800a0f8:	d1da      	bne.n	800a0b0 <_strtol_l.constprop.0+0x54>
 800a0fa:	2c30      	cmp	r4, #48	@ 0x30
 800a0fc:	bf0c      	ite	eq
 800a0fe:	2308      	moveq	r3, #8
 800a100:	230a      	movne	r3, #10
 800a102:	e7d5      	b.n	800a0b0 <_strtol_l.constprop.0+0x54>
 800a104:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800a108:	2f19      	cmp	r7, #25
 800a10a:	d801      	bhi.n	800a110 <_strtol_l.constprop.0+0xb4>
 800a10c:	3c37      	subs	r4, #55	@ 0x37
 800a10e:	e7de      	b.n	800a0ce <_strtol_l.constprop.0+0x72>
 800a110:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800a114:	2f19      	cmp	r7, #25
 800a116:	d804      	bhi.n	800a122 <_strtol_l.constprop.0+0xc6>
 800a118:	3c57      	subs	r4, #87	@ 0x57
 800a11a:	e7d8      	b.n	800a0ce <_strtol_l.constprop.0+0x72>
 800a11c:	f04f 32ff 	mov.w	r2, #4294967295
 800a120:	e7e1      	b.n	800a0e6 <_strtol_l.constprop.0+0x8a>
 800a122:	1c53      	adds	r3, r2, #1
 800a124:	d108      	bne.n	800a138 <_strtol_l.constprop.0+0xdc>
 800a126:	2322      	movs	r3, #34	@ 0x22
 800a128:	f8ce 3000 	str.w	r3, [lr]
 800a12c:	4660      	mov	r0, ip
 800a12e:	f1b8 0f00 	cmp.w	r8, #0
 800a132:	d0a0      	beq.n	800a076 <_strtol_l.constprop.0+0x1a>
 800a134:	1e69      	subs	r1, r5, #1
 800a136:	e006      	b.n	800a146 <_strtol_l.constprop.0+0xea>
 800a138:	b106      	cbz	r6, 800a13c <_strtol_l.constprop.0+0xe0>
 800a13a:	4240      	negs	r0, r0
 800a13c:	f1b8 0f00 	cmp.w	r8, #0
 800a140:	d099      	beq.n	800a076 <_strtol_l.constprop.0+0x1a>
 800a142:	2a00      	cmp	r2, #0
 800a144:	d1f6      	bne.n	800a134 <_strtol_l.constprop.0+0xd8>
 800a146:	f8c8 1000 	str.w	r1, [r8]
 800a14a:	e794      	b.n	800a076 <_strtol_l.constprop.0+0x1a>
 800a14c:	0800b029 	.word	0x0800b029

0800a150 <_strtol_r>:
 800a150:	f7ff bf84 	b.w	800a05c <_strtol_l.constprop.0>

0800a154 <__ascii_wctomb>:
 800a154:	4603      	mov	r3, r0
 800a156:	4608      	mov	r0, r1
 800a158:	b141      	cbz	r1, 800a16c <__ascii_wctomb+0x18>
 800a15a:	2aff      	cmp	r2, #255	@ 0xff
 800a15c:	d904      	bls.n	800a168 <__ascii_wctomb+0x14>
 800a15e:	228a      	movs	r2, #138	@ 0x8a
 800a160:	601a      	str	r2, [r3, #0]
 800a162:	f04f 30ff 	mov.w	r0, #4294967295
 800a166:	4770      	bx	lr
 800a168:	700a      	strb	r2, [r1, #0]
 800a16a:	2001      	movs	r0, #1
 800a16c:	4770      	bx	lr

0800a16e <__ssputs_r>:
 800a16e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a172:	688e      	ldr	r6, [r1, #8]
 800a174:	461f      	mov	r7, r3
 800a176:	42be      	cmp	r6, r7
 800a178:	680b      	ldr	r3, [r1, #0]
 800a17a:	4682      	mov	sl, r0
 800a17c:	460c      	mov	r4, r1
 800a17e:	4690      	mov	r8, r2
 800a180:	d82d      	bhi.n	800a1de <__ssputs_r+0x70>
 800a182:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a186:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800a18a:	d026      	beq.n	800a1da <__ssputs_r+0x6c>
 800a18c:	6965      	ldr	r5, [r4, #20]
 800a18e:	6909      	ldr	r1, [r1, #16]
 800a190:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a194:	eba3 0901 	sub.w	r9, r3, r1
 800a198:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a19c:	1c7b      	adds	r3, r7, #1
 800a19e:	444b      	add	r3, r9
 800a1a0:	106d      	asrs	r5, r5, #1
 800a1a2:	429d      	cmp	r5, r3
 800a1a4:	bf38      	it	cc
 800a1a6:	461d      	movcc	r5, r3
 800a1a8:	0553      	lsls	r3, r2, #21
 800a1aa:	d527      	bpl.n	800a1fc <__ssputs_r+0x8e>
 800a1ac:	4629      	mov	r1, r5
 800a1ae:	f7ff fa05 	bl	80095bc <_malloc_r>
 800a1b2:	4606      	mov	r6, r0
 800a1b4:	b360      	cbz	r0, 800a210 <__ssputs_r+0xa2>
 800a1b6:	6921      	ldr	r1, [r4, #16]
 800a1b8:	464a      	mov	r2, r9
 800a1ba:	f7fd ffe6 	bl	800818a <memcpy>
 800a1be:	89a3      	ldrh	r3, [r4, #12]
 800a1c0:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800a1c4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a1c8:	81a3      	strh	r3, [r4, #12]
 800a1ca:	6126      	str	r6, [r4, #16]
 800a1cc:	6165      	str	r5, [r4, #20]
 800a1ce:	444e      	add	r6, r9
 800a1d0:	eba5 0509 	sub.w	r5, r5, r9
 800a1d4:	6026      	str	r6, [r4, #0]
 800a1d6:	60a5      	str	r5, [r4, #8]
 800a1d8:	463e      	mov	r6, r7
 800a1da:	42be      	cmp	r6, r7
 800a1dc:	d900      	bls.n	800a1e0 <__ssputs_r+0x72>
 800a1de:	463e      	mov	r6, r7
 800a1e0:	6820      	ldr	r0, [r4, #0]
 800a1e2:	4632      	mov	r2, r6
 800a1e4:	4641      	mov	r1, r8
 800a1e6:	f000 f9c5 	bl	800a574 <memmove>
 800a1ea:	68a3      	ldr	r3, [r4, #8]
 800a1ec:	1b9b      	subs	r3, r3, r6
 800a1ee:	60a3      	str	r3, [r4, #8]
 800a1f0:	6823      	ldr	r3, [r4, #0]
 800a1f2:	4433      	add	r3, r6
 800a1f4:	6023      	str	r3, [r4, #0]
 800a1f6:	2000      	movs	r0, #0
 800a1f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a1fc:	462a      	mov	r2, r5
 800a1fe:	f000 fa15 	bl	800a62c <_realloc_r>
 800a202:	4606      	mov	r6, r0
 800a204:	2800      	cmp	r0, #0
 800a206:	d1e0      	bne.n	800a1ca <__ssputs_r+0x5c>
 800a208:	6921      	ldr	r1, [r4, #16]
 800a20a:	4650      	mov	r0, sl
 800a20c:	f7fe fe28 	bl	8008e60 <_free_r>
 800a210:	230c      	movs	r3, #12
 800a212:	f8ca 3000 	str.w	r3, [sl]
 800a216:	89a3      	ldrh	r3, [r4, #12]
 800a218:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a21c:	81a3      	strh	r3, [r4, #12]
 800a21e:	f04f 30ff 	mov.w	r0, #4294967295
 800a222:	e7e9      	b.n	800a1f8 <__ssputs_r+0x8a>

0800a224 <_svfiprintf_r>:
 800a224:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a228:	4698      	mov	r8, r3
 800a22a:	898b      	ldrh	r3, [r1, #12]
 800a22c:	061b      	lsls	r3, r3, #24
 800a22e:	b09d      	sub	sp, #116	@ 0x74
 800a230:	4607      	mov	r7, r0
 800a232:	460d      	mov	r5, r1
 800a234:	4614      	mov	r4, r2
 800a236:	d510      	bpl.n	800a25a <_svfiprintf_r+0x36>
 800a238:	690b      	ldr	r3, [r1, #16]
 800a23a:	b973      	cbnz	r3, 800a25a <_svfiprintf_r+0x36>
 800a23c:	2140      	movs	r1, #64	@ 0x40
 800a23e:	f7ff f9bd 	bl	80095bc <_malloc_r>
 800a242:	6028      	str	r0, [r5, #0]
 800a244:	6128      	str	r0, [r5, #16]
 800a246:	b930      	cbnz	r0, 800a256 <_svfiprintf_r+0x32>
 800a248:	230c      	movs	r3, #12
 800a24a:	603b      	str	r3, [r7, #0]
 800a24c:	f04f 30ff 	mov.w	r0, #4294967295
 800a250:	b01d      	add	sp, #116	@ 0x74
 800a252:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a256:	2340      	movs	r3, #64	@ 0x40
 800a258:	616b      	str	r3, [r5, #20]
 800a25a:	2300      	movs	r3, #0
 800a25c:	9309      	str	r3, [sp, #36]	@ 0x24
 800a25e:	2320      	movs	r3, #32
 800a260:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a264:	f8cd 800c 	str.w	r8, [sp, #12]
 800a268:	2330      	movs	r3, #48	@ 0x30
 800a26a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800a408 <_svfiprintf_r+0x1e4>
 800a26e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a272:	f04f 0901 	mov.w	r9, #1
 800a276:	4623      	mov	r3, r4
 800a278:	469a      	mov	sl, r3
 800a27a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a27e:	b10a      	cbz	r2, 800a284 <_svfiprintf_r+0x60>
 800a280:	2a25      	cmp	r2, #37	@ 0x25
 800a282:	d1f9      	bne.n	800a278 <_svfiprintf_r+0x54>
 800a284:	ebba 0b04 	subs.w	fp, sl, r4
 800a288:	d00b      	beq.n	800a2a2 <_svfiprintf_r+0x7e>
 800a28a:	465b      	mov	r3, fp
 800a28c:	4622      	mov	r2, r4
 800a28e:	4629      	mov	r1, r5
 800a290:	4638      	mov	r0, r7
 800a292:	f7ff ff6c 	bl	800a16e <__ssputs_r>
 800a296:	3001      	adds	r0, #1
 800a298:	f000 80a7 	beq.w	800a3ea <_svfiprintf_r+0x1c6>
 800a29c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a29e:	445a      	add	r2, fp
 800a2a0:	9209      	str	r2, [sp, #36]	@ 0x24
 800a2a2:	f89a 3000 	ldrb.w	r3, [sl]
 800a2a6:	2b00      	cmp	r3, #0
 800a2a8:	f000 809f 	beq.w	800a3ea <_svfiprintf_r+0x1c6>
 800a2ac:	2300      	movs	r3, #0
 800a2ae:	f04f 32ff 	mov.w	r2, #4294967295
 800a2b2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a2b6:	f10a 0a01 	add.w	sl, sl, #1
 800a2ba:	9304      	str	r3, [sp, #16]
 800a2bc:	9307      	str	r3, [sp, #28]
 800a2be:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a2c2:	931a      	str	r3, [sp, #104]	@ 0x68
 800a2c4:	4654      	mov	r4, sl
 800a2c6:	2205      	movs	r2, #5
 800a2c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a2cc:	484e      	ldr	r0, [pc, #312]	@ (800a408 <_svfiprintf_r+0x1e4>)
 800a2ce:	f7f5 ff87 	bl	80001e0 <memchr>
 800a2d2:	9a04      	ldr	r2, [sp, #16]
 800a2d4:	b9d8      	cbnz	r0, 800a30e <_svfiprintf_r+0xea>
 800a2d6:	06d0      	lsls	r0, r2, #27
 800a2d8:	bf44      	itt	mi
 800a2da:	2320      	movmi	r3, #32
 800a2dc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a2e0:	0711      	lsls	r1, r2, #28
 800a2e2:	bf44      	itt	mi
 800a2e4:	232b      	movmi	r3, #43	@ 0x2b
 800a2e6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a2ea:	f89a 3000 	ldrb.w	r3, [sl]
 800a2ee:	2b2a      	cmp	r3, #42	@ 0x2a
 800a2f0:	d015      	beq.n	800a31e <_svfiprintf_r+0xfa>
 800a2f2:	9a07      	ldr	r2, [sp, #28]
 800a2f4:	4654      	mov	r4, sl
 800a2f6:	2000      	movs	r0, #0
 800a2f8:	f04f 0c0a 	mov.w	ip, #10
 800a2fc:	4621      	mov	r1, r4
 800a2fe:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a302:	3b30      	subs	r3, #48	@ 0x30
 800a304:	2b09      	cmp	r3, #9
 800a306:	d94b      	bls.n	800a3a0 <_svfiprintf_r+0x17c>
 800a308:	b1b0      	cbz	r0, 800a338 <_svfiprintf_r+0x114>
 800a30a:	9207      	str	r2, [sp, #28]
 800a30c:	e014      	b.n	800a338 <_svfiprintf_r+0x114>
 800a30e:	eba0 0308 	sub.w	r3, r0, r8
 800a312:	fa09 f303 	lsl.w	r3, r9, r3
 800a316:	4313      	orrs	r3, r2
 800a318:	9304      	str	r3, [sp, #16]
 800a31a:	46a2      	mov	sl, r4
 800a31c:	e7d2      	b.n	800a2c4 <_svfiprintf_r+0xa0>
 800a31e:	9b03      	ldr	r3, [sp, #12]
 800a320:	1d19      	adds	r1, r3, #4
 800a322:	681b      	ldr	r3, [r3, #0]
 800a324:	9103      	str	r1, [sp, #12]
 800a326:	2b00      	cmp	r3, #0
 800a328:	bfbb      	ittet	lt
 800a32a:	425b      	neglt	r3, r3
 800a32c:	f042 0202 	orrlt.w	r2, r2, #2
 800a330:	9307      	strge	r3, [sp, #28]
 800a332:	9307      	strlt	r3, [sp, #28]
 800a334:	bfb8      	it	lt
 800a336:	9204      	strlt	r2, [sp, #16]
 800a338:	7823      	ldrb	r3, [r4, #0]
 800a33a:	2b2e      	cmp	r3, #46	@ 0x2e
 800a33c:	d10a      	bne.n	800a354 <_svfiprintf_r+0x130>
 800a33e:	7863      	ldrb	r3, [r4, #1]
 800a340:	2b2a      	cmp	r3, #42	@ 0x2a
 800a342:	d132      	bne.n	800a3aa <_svfiprintf_r+0x186>
 800a344:	9b03      	ldr	r3, [sp, #12]
 800a346:	1d1a      	adds	r2, r3, #4
 800a348:	681b      	ldr	r3, [r3, #0]
 800a34a:	9203      	str	r2, [sp, #12]
 800a34c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a350:	3402      	adds	r4, #2
 800a352:	9305      	str	r3, [sp, #20]
 800a354:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800a418 <_svfiprintf_r+0x1f4>
 800a358:	7821      	ldrb	r1, [r4, #0]
 800a35a:	2203      	movs	r2, #3
 800a35c:	4650      	mov	r0, sl
 800a35e:	f7f5 ff3f 	bl	80001e0 <memchr>
 800a362:	b138      	cbz	r0, 800a374 <_svfiprintf_r+0x150>
 800a364:	9b04      	ldr	r3, [sp, #16]
 800a366:	eba0 000a 	sub.w	r0, r0, sl
 800a36a:	2240      	movs	r2, #64	@ 0x40
 800a36c:	4082      	lsls	r2, r0
 800a36e:	4313      	orrs	r3, r2
 800a370:	3401      	adds	r4, #1
 800a372:	9304      	str	r3, [sp, #16]
 800a374:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a378:	4824      	ldr	r0, [pc, #144]	@ (800a40c <_svfiprintf_r+0x1e8>)
 800a37a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a37e:	2206      	movs	r2, #6
 800a380:	f7f5 ff2e 	bl	80001e0 <memchr>
 800a384:	2800      	cmp	r0, #0
 800a386:	d036      	beq.n	800a3f6 <_svfiprintf_r+0x1d2>
 800a388:	4b21      	ldr	r3, [pc, #132]	@ (800a410 <_svfiprintf_r+0x1ec>)
 800a38a:	bb1b      	cbnz	r3, 800a3d4 <_svfiprintf_r+0x1b0>
 800a38c:	9b03      	ldr	r3, [sp, #12]
 800a38e:	3307      	adds	r3, #7
 800a390:	f023 0307 	bic.w	r3, r3, #7
 800a394:	3308      	adds	r3, #8
 800a396:	9303      	str	r3, [sp, #12]
 800a398:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a39a:	4433      	add	r3, r6
 800a39c:	9309      	str	r3, [sp, #36]	@ 0x24
 800a39e:	e76a      	b.n	800a276 <_svfiprintf_r+0x52>
 800a3a0:	fb0c 3202 	mla	r2, ip, r2, r3
 800a3a4:	460c      	mov	r4, r1
 800a3a6:	2001      	movs	r0, #1
 800a3a8:	e7a8      	b.n	800a2fc <_svfiprintf_r+0xd8>
 800a3aa:	2300      	movs	r3, #0
 800a3ac:	3401      	adds	r4, #1
 800a3ae:	9305      	str	r3, [sp, #20]
 800a3b0:	4619      	mov	r1, r3
 800a3b2:	f04f 0c0a 	mov.w	ip, #10
 800a3b6:	4620      	mov	r0, r4
 800a3b8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a3bc:	3a30      	subs	r2, #48	@ 0x30
 800a3be:	2a09      	cmp	r2, #9
 800a3c0:	d903      	bls.n	800a3ca <_svfiprintf_r+0x1a6>
 800a3c2:	2b00      	cmp	r3, #0
 800a3c4:	d0c6      	beq.n	800a354 <_svfiprintf_r+0x130>
 800a3c6:	9105      	str	r1, [sp, #20]
 800a3c8:	e7c4      	b.n	800a354 <_svfiprintf_r+0x130>
 800a3ca:	fb0c 2101 	mla	r1, ip, r1, r2
 800a3ce:	4604      	mov	r4, r0
 800a3d0:	2301      	movs	r3, #1
 800a3d2:	e7f0      	b.n	800a3b6 <_svfiprintf_r+0x192>
 800a3d4:	ab03      	add	r3, sp, #12
 800a3d6:	9300      	str	r3, [sp, #0]
 800a3d8:	462a      	mov	r2, r5
 800a3da:	4b0e      	ldr	r3, [pc, #56]	@ (800a414 <_svfiprintf_r+0x1f0>)
 800a3dc:	a904      	add	r1, sp, #16
 800a3de:	4638      	mov	r0, r7
 800a3e0:	f7fc ff50 	bl	8007284 <_printf_float>
 800a3e4:	1c42      	adds	r2, r0, #1
 800a3e6:	4606      	mov	r6, r0
 800a3e8:	d1d6      	bne.n	800a398 <_svfiprintf_r+0x174>
 800a3ea:	89ab      	ldrh	r3, [r5, #12]
 800a3ec:	065b      	lsls	r3, r3, #25
 800a3ee:	f53f af2d 	bmi.w	800a24c <_svfiprintf_r+0x28>
 800a3f2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a3f4:	e72c      	b.n	800a250 <_svfiprintf_r+0x2c>
 800a3f6:	ab03      	add	r3, sp, #12
 800a3f8:	9300      	str	r3, [sp, #0]
 800a3fa:	462a      	mov	r2, r5
 800a3fc:	4b05      	ldr	r3, [pc, #20]	@ (800a414 <_svfiprintf_r+0x1f0>)
 800a3fe:	a904      	add	r1, sp, #16
 800a400:	4638      	mov	r0, r7
 800a402:	f7fd f9d7 	bl	80077b4 <_printf_i>
 800a406:	e7ed      	b.n	800a3e4 <_svfiprintf_r+0x1c0>
 800a408:	0800b129 	.word	0x0800b129
 800a40c:	0800b133 	.word	0x0800b133
 800a410:	08007285 	.word	0x08007285
 800a414:	0800a16f 	.word	0x0800a16f
 800a418:	0800b12f 	.word	0x0800b12f

0800a41c <__sflush_r>:
 800a41c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a420:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a424:	0716      	lsls	r6, r2, #28
 800a426:	4605      	mov	r5, r0
 800a428:	460c      	mov	r4, r1
 800a42a:	d454      	bmi.n	800a4d6 <__sflush_r+0xba>
 800a42c:	684b      	ldr	r3, [r1, #4]
 800a42e:	2b00      	cmp	r3, #0
 800a430:	dc02      	bgt.n	800a438 <__sflush_r+0x1c>
 800a432:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800a434:	2b00      	cmp	r3, #0
 800a436:	dd48      	ble.n	800a4ca <__sflush_r+0xae>
 800a438:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a43a:	2e00      	cmp	r6, #0
 800a43c:	d045      	beq.n	800a4ca <__sflush_r+0xae>
 800a43e:	2300      	movs	r3, #0
 800a440:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800a444:	682f      	ldr	r7, [r5, #0]
 800a446:	6a21      	ldr	r1, [r4, #32]
 800a448:	602b      	str	r3, [r5, #0]
 800a44a:	d030      	beq.n	800a4ae <__sflush_r+0x92>
 800a44c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800a44e:	89a3      	ldrh	r3, [r4, #12]
 800a450:	0759      	lsls	r1, r3, #29
 800a452:	d505      	bpl.n	800a460 <__sflush_r+0x44>
 800a454:	6863      	ldr	r3, [r4, #4]
 800a456:	1ad2      	subs	r2, r2, r3
 800a458:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800a45a:	b10b      	cbz	r3, 800a460 <__sflush_r+0x44>
 800a45c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800a45e:	1ad2      	subs	r2, r2, r3
 800a460:	2300      	movs	r3, #0
 800a462:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a464:	6a21      	ldr	r1, [r4, #32]
 800a466:	4628      	mov	r0, r5
 800a468:	47b0      	blx	r6
 800a46a:	1c43      	adds	r3, r0, #1
 800a46c:	89a3      	ldrh	r3, [r4, #12]
 800a46e:	d106      	bne.n	800a47e <__sflush_r+0x62>
 800a470:	6829      	ldr	r1, [r5, #0]
 800a472:	291d      	cmp	r1, #29
 800a474:	d82b      	bhi.n	800a4ce <__sflush_r+0xb2>
 800a476:	4a2a      	ldr	r2, [pc, #168]	@ (800a520 <__sflush_r+0x104>)
 800a478:	410a      	asrs	r2, r1
 800a47a:	07d6      	lsls	r6, r2, #31
 800a47c:	d427      	bmi.n	800a4ce <__sflush_r+0xb2>
 800a47e:	2200      	movs	r2, #0
 800a480:	6062      	str	r2, [r4, #4]
 800a482:	04d9      	lsls	r1, r3, #19
 800a484:	6922      	ldr	r2, [r4, #16]
 800a486:	6022      	str	r2, [r4, #0]
 800a488:	d504      	bpl.n	800a494 <__sflush_r+0x78>
 800a48a:	1c42      	adds	r2, r0, #1
 800a48c:	d101      	bne.n	800a492 <__sflush_r+0x76>
 800a48e:	682b      	ldr	r3, [r5, #0]
 800a490:	b903      	cbnz	r3, 800a494 <__sflush_r+0x78>
 800a492:	6560      	str	r0, [r4, #84]	@ 0x54
 800a494:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a496:	602f      	str	r7, [r5, #0]
 800a498:	b1b9      	cbz	r1, 800a4ca <__sflush_r+0xae>
 800a49a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a49e:	4299      	cmp	r1, r3
 800a4a0:	d002      	beq.n	800a4a8 <__sflush_r+0x8c>
 800a4a2:	4628      	mov	r0, r5
 800a4a4:	f7fe fcdc 	bl	8008e60 <_free_r>
 800a4a8:	2300      	movs	r3, #0
 800a4aa:	6363      	str	r3, [r4, #52]	@ 0x34
 800a4ac:	e00d      	b.n	800a4ca <__sflush_r+0xae>
 800a4ae:	2301      	movs	r3, #1
 800a4b0:	4628      	mov	r0, r5
 800a4b2:	47b0      	blx	r6
 800a4b4:	4602      	mov	r2, r0
 800a4b6:	1c50      	adds	r0, r2, #1
 800a4b8:	d1c9      	bne.n	800a44e <__sflush_r+0x32>
 800a4ba:	682b      	ldr	r3, [r5, #0]
 800a4bc:	2b00      	cmp	r3, #0
 800a4be:	d0c6      	beq.n	800a44e <__sflush_r+0x32>
 800a4c0:	2b1d      	cmp	r3, #29
 800a4c2:	d001      	beq.n	800a4c8 <__sflush_r+0xac>
 800a4c4:	2b16      	cmp	r3, #22
 800a4c6:	d11e      	bne.n	800a506 <__sflush_r+0xea>
 800a4c8:	602f      	str	r7, [r5, #0]
 800a4ca:	2000      	movs	r0, #0
 800a4cc:	e022      	b.n	800a514 <__sflush_r+0xf8>
 800a4ce:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a4d2:	b21b      	sxth	r3, r3
 800a4d4:	e01b      	b.n	800a50e <__sflush_r+0xf2>
 800a4d6:	690f      	ldr	r7, [r1, #16]
 800a4d8:	2f00      	cmp	r7, #0
 800a4da:	d0f6      	beq.n	800a4ca <__sflush_r+0xae>
 800a4dc:	0793      	lsls	r3, r2, #30
 800a4de:	680e      	ldr	r6, [r1, #0]
 800a4e0:	bf08      	it	eq
 800a4e2:	694b      	ldreq	r3, [r1, #20]
 800a4e4:	600f      	str	r7, [r1, #0]
 800a4e6:	bf18      	it	ne
 800a4e8:	2300      	movne	r3, #0
 800a4ea:	eba6 0807 	sub.w	r8, r6, r7
 800a4ee:	608b      	str	r3, [r1, #8]
 800a4f0:	f1b8 0f00 	cmp.w	r8, #0
 800a4f4:	dde9      	ble.n	800a4ca <__sflush_r+0xae>
 800a4f6:	6a21      	ldr	r1, [r4, #32]
 800a4f8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800a4fa:	4643      	mov	r3, r8
 800a4fc:	463a      	mov	r2, r7
 800a4fe:	4628      	mov	r0, r5
 800a500:	47b0      	blx	r6
 800a502:	2800      	cmp	r0, #0
 800a504:	dc08      	bgt.n	800a518 <__sflush_r+0xfc>
 800a506:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a50a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a50e:	81a3      	strh	r3, [r4, #12]
 800a510:	f04f 30ff 	mov.w	r0, #4294967295
 800a514:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a518:	4407      	add	r7, r0
 800a51a:	eba8 0800 	sub.w	r8, r8, r0
 800a51e:	e7e7      	b.n	800a4f0 <__sflush_r+0xd4>
 800a520:	dfbffffe 	.word	0xdfbffffe

0800a524 <_fflush_r>:
 800a524:	b538      	push	{r3, r4, r5, lr}
 800a526:	690b      	ldr	r3, [r1, #16]
 800a528:	4605      	mov	r5, r0
 800a52a:	460c      	mov	r4, r1
 800a52c:	b913      	cbnz	r3, 800a534 <_fflush_r+0x10>
 800a52e:	2500      	movs	r5, #0
 800a530:	4628      	mov	r0, r5
 800a532:	bd38      	pop	{r3, r4, r5, pc}
 800a534:	b118      	cbz	r0, 800a53e <_fflush_r+0x1a>
 800a536:	6a03      	ldr	r3, [r0, #32]
 800a538:	b90b      	cbnz	r3, 800a53e <_fflush_r+0x1a>
 800a53a:	f7fd fcfb 	bl	8007f34 <__sinit>
 800a53e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a542:	2b00      	cmp	r3, #0
 800a544:	d0f3      	beq.n	800a52e <_fflush_r+0xa>
 800a546:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800a548:	07d0      	lsls	r0, r2, #31
 800a54a:	d404      	bmi.n	800a556 <_fflush_r+0x32>
 800a54c:	0599      	lsls	r1, r3, #22
 800a54e:	d402      	bmi.n	800a556 <_fflush_r+0x32>
 800a550:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a552:	f7fd fe18 	bl	8008186 <__retarget_lock_acquire_recursive>
 800a556:	4628      	mov	r0, r5
 800a558:	4621      	mov	r1, r4
 800a55a:	f7ff ff5f 	bl	800a41c <__sflush_r>
 800a55e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a560:	07da      	lsls	r2, r3, #31
 800a562:	4605      	mov	r5, r0
 800a564:	d4e4      	bmi.n	800a530 <_fflush_r+0xc>
 800a566:	89a3      	ldrh	r3, [r4, #12]
 800a568:	059b      	lsls	r3, r3, #22
 800a56a:	d4e1      	bmi.n	800a530 <_fflush_r+0xc>
 800a56c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a56e:	f7fd fe0b 	bl	8008188 <__retarget_lock_release_recursive>
 800a572:	e7dd      	b.n	800a530 <_fflush_r+0xc>

0800a574 <memmove>:
 800a574:	4288      	cmp	r0, r1
 800a576:	b510      	push	{r4, lr}
 800a578:	eb01 0402 	add.w	r4, r1, r2
 800a57c:	d902      	bls.n	800a584 <memmove+0x10>
 800a57e:	4284      	cmp	r4, r0
 800a580:	4623      	mov	r3, r4
 800a582:	d807      	bhi.n	800a594 <memmove+0x20>
 800a584:	1e43      	subs	r3, r0, #1
 800a586:	42a1      	cmp	r1, r4
 800a588:	d008      	beq.n	800a59c <memmove+0x28>
 800a58a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a58e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a592:	e7f8      	b.n	800a586 <memmove+0x12>
 800a594:	4402      	add	r2, r0
 800a596:	4601      	mov	r1, r0
 800a598:	428a      	cmp	r2, r1
 800a59a:	d100      	bne.n	800a59e <memmove+0x2a>
 800a59c:	bd10      	pop	{r4, pc}
 800a59e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a5a2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a5a6:	e7f7      	b.n	800a598 <memmove+0x24>

0800a5a8 <_sbrk_r>:
 800a5a8:	b538      	push	{r3, r4, r5, lr}
 800a5aa:	4d06      	ldr	r5, [pc, #24]	@ (800a5c4 <_sbrk_r+0x1c>)
 800a5ac:	2300      	movs	r3, #0
 800a5ae:	4604      	mov	r4, r0
 800a5b0:	4608      	mov	r0, r1
 800a5b2:	602b      	str	r3, [r5, #0]
 800a5b4:	f7f7 fefc 	bl	80023b0 <_sbrk>
 800a5b8:	1c43      	adds	r3, r0, #1
 800a5ba:	d102      	bne.n	800a5c2 <_sbrk_r+0x1a>
 800a5bc:	682b      	ldr	r3, [r5, #0]
 800a5be:	b103      	cbz	r3, 800a5c2 <_sbrk_r+0x1a>
 800a5c0:	6023      	str	r3, [r4, #0]
 800a5c2:	bd38      	pop	{r3, r4, r5, pc}
 800a5c4:	2000062c 	.word	0x2000062c

0800a5c8 <__assert_func>:
 800a5c8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a5ca:	4614      	mov	r4, r2
 800a5cc:	461a      	mov	r2, r3
 800a5ce:	4b09      	ldr	r3, [pc, #36]	@ (800a5f4 <__assert_func+0x2c>)
 800a5d0:	681b      	ldr	r3, [r3, #0]
 800a5d2:	4605      	mov	r5, r0
 800a5d4:	68d8      	ldr	r0, [r3, #12]
 800a5d6:	b954      	cbnz	r4, 800a5ee <__assert_func+0x26>
 800a5d8:	4b07      	ldr	r3, [pc, #28]	@ (800a5f8 <__assert_func+0x30>)
 800a5da:	461c      	mov	r4, r3
 800a5dc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a5e0:	9100      	str	r1, [sp, #0]
 800a5e2:	462b      	mov	r3, r5
 800a5e4:	4905      	ldr	r1, [pc, #20]	@ (800a5fc <__assert_func+0x34>)
 800a5e6:	f000 f84f 	bl	800a688 <fiprintf>
 800a5ea:	f000 f85f 	bl	800a6ac <abort>
 800a5ee:	4b04      	ldr	r3, [pc, #16]	@ (800a600 <__assert_func+0x38>)
 800a5f0:	e7f4      	b.n	800a5dc <__assert_func+0x14>
 800a5f2:	bf00      	nop
 800a5f4:	200001d4 	.word	0x200001d4
 800a5f8:	0800b175 	.word	0x0800b175
 800a5fc:	0800b147 	.word	0x0800b147
 800a600:	0800b13a 	.word	0x0800b13a

0800a604 <_calloc_r>:
 800a604:	b570      	push	{r4, r5, r6, lr}
 800a606:	fba1 5402 	umull	r5, r4, r1, r2
 800a60a:	b93c      	cbnz	r4, 800a61c <_calloc_r+0x18>
 800a60c:	4629      	mov	r1, r5
 800a60e:	f7fe ffd5 	bl	80095bc <_malloc_r>
 800a612:	4606      	mov	r6, r0
 800a614:	b928      	cbnz	r0, 800a622 <_calloc_r+0x1e>
 800a616:	2600      	movs	r6, #0
 800a618:	4630      	mov	r0, r6
 800a61a:	bd70      	pop	{r4, r5, r6, pc}
 800a61c:	220c      	movs	r2, #12
 800a61e:	6002      	str	r2, [r0, #0]
 800a620:	e7f9      	b.n	800a616 <_calloc_r+0x12>
 800a622:	462a      	mov	r2, r5
 800a624:	4621      	mov	r1, r4
 800a626:	f7fd fd1e 	bl	8008066 <memset>
 800a62a:	e7f5      	b.n	800a618 <_calloc_r+0x14>

0800a62c <_realloc_r>:
 800a62c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a630:	4680      	mov	r8, r0
 800a632:	4615      	mov	r5, r2
 800a634:	460c      	mov	r4, r1
 800a636:	b921      	cbnz	r1, 800a642 <_realloc_r+0x16>
 800a638:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a63c:	4611      	mov	r1, r2
 800a63e:	f7fe bfbd 	b.w	80095bc <_malloc_r>
 800a642:	b92a      	cbnz	r2, 800a650 <_realloc_r+0x24>
 800a644:	f7fe fc0c 	bl	8008e60 <_free_r>
 800a648:	2400      	movs	r4, #0
 800a64a:	4620      	mov	r0, r4
 800a64c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a650:	f000 f833 	bl	800a6ba <_malloc_usable_size_r>
 800a654:	4285      	cmp	r5, r0
 800a656:	4606      	mov	r6, r0
 800a658:	d802      	bhi.n	800a660 <_realloc_r+0x34>
 800a65a:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800a65e:	d8f4      	bhi.n	800a64a <_realloc_r+0x1e>
 800a660:	4629      	mov	r1, r5
 800a662:	4640      	mov	r0, r8
 800a664:	f7fe ffaa 	bl	80095bc <_malloc_r>
 800a668:	4607      	mov	r7, r0
 800a66a:	2800      	cmp	r0, #0
 800a66c:	d0ec      	beq.n	800a648 <_realloc_r+0x1c>
 800a66e:	42b5      	cmp	r5, r6
 800a670:	462a      	mov	r2, r5
 800a672:	4621      	mov	r1, r4
 800a674:	bf28      	it	cs
 800a676:	4632      	movcs	r2, r6
 800a678:	f7fd fd87 	bl	800818a <memcpy>
 800a67c:	4621      	mov	r1, r4
 800a67e:	4640      	mov	r0, r8
 800a680:	f7fe fbee 	bl	8008e60 <_free_r>
 800a684:	463c      	mov	r4, r7
 800a686:	e7e0      	b.n	800a64a <_realloc_r+0x1e>

0800a688 <fiprintf>:
 800a688:	b40e      	push	{r1, r2, r3}
 800a68a:	b503      	push	{r0, r1, lr}
 800a68c:	4601      	mov	r1, r0
 800a68e:	ab03      	add	r3, sp, #12
 800a690:	4805      	ldr	r0, [pc, #20]	@ (800a6a8 <fiprintf+0x20>)
 800a692:	f853 2b04 	ldr.w	r2, [r3], #4
 800a696:	6800      	ldr	r0, [r0, #0]
 800a698:	9301      	str	r3, [sp, #4]
 800a69a:	f000 f83f 	bl	800a71c <_vfiprintf_r>
 800a69e:	b002      	add	sp, #8
 800a6a0:	f85d eb04 	ldr.w	lr, [sp], #4
 800a6a4:	b003      	add	sp, #12
 800a6a6:	4770      	bx	lr
 800a6a8:	200001d4 	.word	0x200001d4

0800a6ac <abort>:
 800a6ac:	b508      	push	{r3, lr}
 800a6ae:	2006      	movs	r0, #6
 800a6b0:	f000 fa08 	bl	800aac4 <raise>
 800a6b4:	2001      	movs	r0, #1
 800a6b6:	f7f7 fe1f 	bl	80022f8 <_exit>

0800a6ba <_malloc_usable_size_r>:
 800a6ba:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a6be:	1f18      	subs	r0, r3, #4
 800a6c0:	2b00      	cmp	r3, #0
 800a6c2:	bfbc      	itt	lt
 800a6c4:	580b      	ldrlt	r3, [r1, r0]
 800a6c6:	18c0      	addlt	r0, r0, r3
 800a6c8:	4770      	bx	lr

0800a6ca <__sfputc_r>:
 800a6ca:	6893      	ldr	r3, [r2, #8]
 800a6cc:	3b01      	subs	r3, #1
 800a6ce:	2b00      	cmp	r3, #0
 800a6d0:	b410      	push	{r4}
 800a6d2:	6093      	str	r3, [r2, #8]
 800a6d4:	da08      	bge.n	800a6e8 <__sfputc_r+0x1e>
 800a6d6:	6994      	ldr	r4, [r2, #24]
 800a6d8:	42a3      	cmp	r3, r4
 800a6da:	db01      	blt.n	800a6e0 <__sfputc_r+0x16>
 800a6dc:	290a      	cmp	r1, #10
 800a6de:	d103      	bne.n	800a6e8 <__sfputc_r+0x1e>
 800a6e0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a6e4:	f000 b932 	b.w	800a94c <__swbuf_r>
 800a6e8:	6813      	ldr	r3, [r2, #0]
 800a6ea:	1c58      	adds	r0, r3, #1
 800a6ec:	6010      	str	r0, [r2, #0]
 800a6ee:	7019      	strb	r1, [r3, #0]
 800a6f0:	4608      	mov	r0, r1
 800a6f2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a6f6:	4770      	bx	lr

0800a6f8 <__sfputs_r>:
 800a6f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a6fa:	4606      	mov	r6, r0
 800a6fc:	460f      	mov	r7, r1
 800a6fe:	4614      	mov	r4, r2
 800a700:	18d5      	adds	r5, r2, r3
 800a702:	42ac      	cmp	r4, r5
 800a704:	d101      	bne.n	800a70a <__sfputs_r+0x12>
 800a706:	2000      	movs	r0, #0
 800a708:	e007      	b.n	800a71a <__sfputs_r+0x22>
 800a70a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a70e:	463a      	mov	r2, r7
 800a710:	4630      	mov	r0, r6
 800a712:	f7ff ffda 	bl	800a6ca <__sfputc_r>
 800a716:	1c43      	adds	r3, r0, #1
 800a718:	d1f3      	bne.n	800a702 <__sfputs_r+0xa>
 800a71a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800a71c <_vfiprintf_r>:
 800a71c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a720:	460d      	mov	r5, r1
 800a722:	b09d      	sub	sp, #116	@ 0x74
 800a724:	4614      	mov	r4, r2
 800a726:	4698      	mov	r8, r3
 800a728:	4606      	mov	r6, r0
 800a72a:	b118      	cbz	r0, 800a734 <_vfiprintf_r+0x18>
 800a72c:	6a03      	ldr	r3, [r0, #32]
 800a72e:	b90b      	cbnz	r3, 800a734 <_vfiprintf_r+0x18>
 800a730:	f7fd fc00 	bl	8007f34 <__sinit>
 800a734:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a736:	07d9      	lsls	r1, r3, #31
 800a738:	d405      	bmi.n	800a746 <_vfiprintf_r+0x2a>
 800a73a:	89ab      	ldrh	r3, [r5, #12]
 800a73c:	059a      	lsls	r2, r3, #22
 800a73e:	d402      	bmi.n	800a746 <_vfiprintf_r+0x2a>
 800a740:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a742:	f7fd fd20 	bl	8008186 <__retarget_lock_acquire_recursive>
 800a746:	89ab      	ldrh	r3, [r5, #12]
 800a748:	071b      	lsls	r3, r3, #28
 800a74a:	d501      	bpl.n	800a750 <_vfiprintf_r+0x34>
 800a74c:	692b      	ldr	r3, [r5, #16]
 800a74e:	b99b      	cbnz	r3, 800a778 <_vfiprintf_r+0x5c>
 800a750:	4629      	mov	r1, r5
 800a752:	4630      	mov	r0, r6
 800a754:	f000 f938 	bl	800a9c8 <__swsetup_r>
 800a758:	b170      	cbz	r0, 800a778 <_vfiprintf_r+0x5c>
 800a75a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a75c:	07dc      	lsls	r4, r3, #31
 800a75e:	d504      	bpl.n	800a76a <_vfiprintf_r+0x4e>
 800a760:	f04f 30ff 	mov.w	r0, #4294967295
 800a764:	b01d      	add	sp, #116	@ 0x74
 800a766:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a76a:	89ab      	ldrh	r3, [r5, #12]
 800a76c:	0598      	lsls	r0, r3, #22
 800a76e:	d4f7      	bmi.n	800a760 <_vfiprintf_r+0x44>
 800a770:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a772:	f7fd fd09 	bl	8008188 <__retarget_lock_release_recursive>
 800a776:	e7f3      	b.n	800a760 <_vfiprintf_r+0x44>
 800a778:	2300      	movs	r3, #0
 800a77a:	9309      	str	r3, [sp, #36]	@ 0x24
 800a77c:	2320      	movs	r3, #32
 800a77e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a782:	f8cd 800c 	str.w	r8, [sp, #12]
 800a786:	2330      	movs	r3, #48	@ 0x30
 800a788:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800a938 <_vfiprintf_r+0x21c>
 800a78c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a790:	f04f 0901 	mov.w	r9, #1
 800a794:	4623      	mov	r3, r4
 800a796:	469a      	mov	sl, r3
 800a798:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a79c:	b10a      	cbz	r2, 800a7a2 <_vfiprintf_r+0x86>
 800a79e:	2a25      	cmp	r2, #37	@ 0x25
 800a7a0:	d1f9      	bne.n	800a796 <_vfiprintf_r+0x7a>
 800a7a2:	ebba 0b04 	subs.w	fp, sl, r4
 800a7a6:	d00b      	beq.n	800a7c0 <_vfiprintf_r+0xa4>
 800a7a8:	465b      	mov	r3, fp
 800a7aa:	4622      	mov	r2, r4
 800a7ac:	4629      	mov	r1, r5
 800a7ae:	4630      	mov	r0, r6
 800a7b0:	f7ff ffa2 	bl	800a6f8 <__sfputs_r>
 800a7b4:	3001      	adds	r0, #1
 800a7b6:	f000 80a7 	beq.w	800a908 <_vfiprintf_r+0x1ec>
 800a7ba:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a7bc:	445a      	add	r2, fp
 800a7be:	9209      	str	r2, [sp, #36]	@ 0x24
 800a7c0:	f89a 3000 	ldrb.w	r3, [sl]
 800a7c4:	2b00      	cmp	r3, #0
 800a7c6:	f000 809f 	beq.w	800a908 <_vfiprintf_r+0x1ec>
 800a7ca:	2300      	movs	r3, #0
 800a7cc:	f04f 32ff 	mov.w	r2, #4294967295
 800a7d0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a7d4:	f10a 0a01 	add.w	sl, sl, #1
 800a7d8:	9304      	str	r3, [sp, #16]
 800a7da:	9307      	str	r3, [sp, #28]
 800a7dc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a7e0:	931a      	str	r3, [sp, #104]	@ 0x68
 800a7e2:	4654      	mov	r4, sl
 800a7e4:	2205      	movs	r2, #5
 800a7e6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a7ea:	4853      	ldr	r0, [pc, #332]	@ (800a938 <_vfiprintf_r+0x21c>)
 800a7ec:	f7f5 fcf8 	bl	80001e0 <memchr>
 800a7f0:	9a04      	ldr	r2, [sp, #16]
 800a7f2:	b9d8      	cbnz	r0, 800a82c <_vfiprintf_r+0x110>
 800a7f4:	06d1      	lsls	r1, r2, #27
 800a7f6:	bf44      	itt	mi
 800a7f8:	2320      	movmi	r3, #32
 800a7fa:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a7fe:	0713      	lsls	r3, r2, #28
 800a800:	bf44      	itt	mi
 800a802:	232b      	movmi	r3, #43	@ 0x2b
 800a804:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a808:	f89a 3000 	ldrb.w	r3, [sl]
 800a80c:	2b2a      	cmp	r3, #42	@ 0x2a
 800a80e:	d015      	beq.n	800a83c <_vfiprintf_r+0x120>
 800a810:	9a07      	ldr	r2, [sp, #28]
 800a812:	4654      	mov	r4, sl
 800a814:	2000      	movs	r0, #0
 800a816:	f04f 0c0a 	mov.w	ip, #10
 800a81a:	4621      	mov	r1, r4
 800a81c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a820:	3b30      	subs	r3, #48	@ 0x30
 800a822:	2b09      	cmp	r3, #9
 800a824:	d94b      	bls.n	800a8be <_vfiprintf_r+0x1a2>
 800a826:	b1b0      	cbz	r0, 800a856 <_vfiprintf_r+0x13a>
 800a828:	9207      	str	r2, [sp, #28]
 800a82a:	e014      	b.n	800a856 <_vfiprintf_r+0x13a>
 800a82c:	eba0 0308 	sub.w	r3, r0, r8
 800a830:	fa09 f303 	lsl.w	r3, r9, r3
 800a834:	4313      	orrs	r3, r2
 800a836:	9304      	str	r3, [sp, #16]
 800a838:	46a2      	mov	sl, r4
 800a83a:	e7d2      	b.n	800a7e2 <_vfiprintf_r+0xc6>
 800a83c:	9b03      	ldr	r3, [sp, #12]
 800a83e:	1d19      	adds	r1, r3, #4
 800a840:	681b      	ldr	r3, [r3, #0]
 800a842:	9103      	str	r1, [sp, #12]
 800a844:	2b00      	cmp	r3, #0
 800a846:	bfbb      	ittet	lt
 800a848:	425b      	neglt	r3, r3
 800a84a:	f042 0202 	orrlt.w	r2, r2, #2
 800a84e:	9307      	strge	r3, [sp, #28]
 800a850:	9307      	strlt	r3, [sp, #28]
 800a852:	bfb8      	it	lt
 800a854:	9204      	strlt	r2, [sp, #16]
 800a856:	7823      	ldrb	r3, [r4, #0]
 800a858:	2b2e      	cmp	r3, #46	@ 0x2e
 800a85a:	d10a      	bne.n	800a872 <_vfiprintf_r+0x156>
 800a85c:	7863      	ldrb	r3, [r4, #1]
 800a85e:	2b2a      	cmp	r3, #42	@ 0x2a
 800a860:	d132      	bne.n	800a8c8 <_vfiprintf_r+0x1ac>
 800a862:	9b03      	ldr	r3, [sp, #12]
 800a864:	1d1a      	adds	r2, r3, #4
 800a866:	681b      	ldr	r3, [r3, #0]
 800a868:	9203      	str	r2, [sp, #12]
 800a86a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a86e:	3402      	adds	r4, #2
 800a870:	9305      	str	r3, [sp, #20]
 800a872:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800a948 <_vfiprintf_r+0x22c>
 800a876:	7821      	ldrb	r1, [r4, #0]
 800a878:	2203      	movs	r2, #3
 800a87a:	4650      	mov	r0, sl
 800a87c:	f7f5 fcb0 	bl	80001e0 <memchr>
 800a880:	b138      	cbz	r0, 800a892 <_vfiprintf_r+0x176>
 800a882:	9b04      	ldr	r3, [sp, #16]
 800a884:	eba0 000a 	sub.w	r0, r0, sl
 800a888:	2240      	movs	r2, #64	@ 0x40
 800a88a:	4082      	lsls	r2, r0
 800a88c:	4313      	orrs	r3, r2
 800a88e:	3401      	adds	r4, #1
 800a890:	9304      	str	r3, [sp, #16]
 800a892:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a896:	4829      	ldr	r0, [pc, #164]	@ (800a93c <_vfiprintf_r+0x220>)
 800a898:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a89c:	2206      	movs	r2, #6
 800a89e:	f7f5 fc9f 	bl	80001e0 <memchr>
 800a8a2:	2800      	cmp	r0, #0
 800a8a4:	d03f      	beq.n	800a926 <_vfiprintf_r+0x20a>
 800a8a6:	4b26      	ldr	r3, [pc, #152]	@ (800a940 <_vfiprintf_r+0x224>)
 800a8a8:	bb1b      	cbnz	r3, 800a8f2 <_vfiprintf_r+0x1d6>
 800a8aa:	9b03      	ldr	r3, [sp, #12]
 800a8ac:	3307      	adds	r3, #7
 800a8ae:	f023 0307 	bic.w	r3, r3, #7
 800a8b2:	3308      	adds	r3, #8
 800a8b4:	9303      	str	r3, [sp, #12]
 800a8b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a8b8:	443b      	add	r3, r7
 800a8ba:	9309      	str	r3, [sp, #36]	@ 0x24
 800a8bc:	e76a      	b.n	800a794 <_vfiprintf_r+0x78>
 800a8be:	fb0c 3202 	mla	r2, ip, r2, r3
 800a8c2:	460c      	mov	r4, r1
 800a8c4:	2001      	movs	r0, #1
 800a8c6:	e7a8      	b.n	800a81a <_vfiprintf_r+0xfe>
 800a8c8:	2300      	movs	r3, #0
 800a8ca:	3401      	adds	r4, #1
 800a8cc:	9305      	str	r3, [sp, #20]
 800a8ce:	4619      	mov	r1, r3
 800a8d0:	f04f 0c0a 	mov.w	ip, #10
 800a8d4:	4620      	mov	r0, r4
 800a8d6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a8da:	3a30      	subs	r2, #48	@ 0x30
 800a8dc:	2a09      	cmp	r2, #9
 800a8de:	d903      	bls.n	800a8e8 <_vfiprintf_r+0x1cc>
 800a8e0:	2b00      	cmp	r3, #0
 800a8e2:	d0c6      	beq.n	800a872 <_vfiprintf_r+0x156>
 800a8e4:	9105      	str	r1, [sp, #20]
 800a8e6:	e7c4      	b.n	800a872 <_vfiprintf_r+0x156>
 800a8e8:	fb0c 2101 	mla	r1, ip, r1, r2
 800a8ec:	4604      	mov	r4, r0
 800a8ee:	2301      	movs	r3, #1
 800a8f0:	e7f0      	b.n	800a8d4 <_vfiprintf_r+0x1b8>
 800a8f2:	ab03      	add	r3, sp, #12
 800a8f4:	9300      	str	r3, [sp, #0]
 800a8f6:	462a      	mov	r2, r5
 800a8f8:	4b12      	ldr	r3, [pc, #72]	@ (800a944 <_vfiprintf_r+0x228>)
 800a8fa:	a904      	add	r1, sp, #16
 800a8fc:	4630      	mov	r0, r6
 800a8fe:	f7fc fcc1 	bl	8007284 <_printf_float>
 800a902:	4607      	mov	r7, r0
 800a904:	1c78      	adds	r0, r7, #1
 800a906:	d1d6      	bne.n	800a8b6 <_vfiprintf_r+0x19a>
 800a908:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a90a:	07d9      	lsls	r1, r3, #31
 800a90c:	d405      	bmi.n	800a91a <_vfiprintf_r+0x1fe>
 800a90e:	89ab      	ldrh	r3, [r5, #12]
 800a910:	059a      	lsls	r2, r3, #22
 800a912:	d402      	bmi.n	800a91a <_vfiprintf_r+0x1fe>
 800a914:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a916:	f7fd fc37 	bl	8008188 <__retarget_lock_release_recursive>
 800a91a:	89ab      	ldrh	r3, [r5, #12]
 800a91c:	065b      	lsls	r3, r3, #25
 800a91e:	f53f af1f 	bmi.w	800a760 <_vfiprintf_r+0x44>
 800a922:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a924:	e71e      	b.n	800a764 <_vfiprintf_r+0x48>
 800a926:	ab03      	add	r3, sp, #12
 800a928:	9300      	str	r3, [sp, #0]
 800a92a:	462a      	mov	r2, r5
 800a92c:	4b05      	ldr	r3, [pc, #20]	@ (800a944 <_vfiprintf_r+0x228>)
 800a92e:	a904      	add	r1, sp, #16
 800a930:	4630      	mov	r0, r6
 800a932:	f7fc ff3f 	bl	80077b4 <_printf_i>
 800a936:	e7e4      	b.n	800a902 <_vfiprintf_r+0x1e6>
 800a938:	0800b129 	.word	0x0800b129
 800a93c:	0800b133 	.word	0x0800b133
 800a940:	08007285 	.word	0x08007285
 800a944:	0800a6f9 	.word	0x0800a6f9
 800a948:	0800b12f 	.word	0x0800b12f

0800a94c <__swbuf_r>:
 800a94c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a94e:	460e      	mov	r6, r1
 800a950:	4614      	mov	r4, r2
 800a952:	4605      	mov	r5, r0
 800a954:	b118      	cbz	r0, 800a95e <__swbuf_r+0x12>
 800a956:	6a03      	ldr	r3, [r0, #32]
 800a958:	b90b      	cbnz	r3, 800a95e <__swbuf_r+0x12>
 800a95a:	f7fd faeb 	bl	8007f34 <__sinit>
 800a95e:	69a3      	ldr	r3, [r4, #24]
 800a960:	60a3      	str	r3, [r4, #8]
 800a962:	89a3      	ldrh	r3, [r4, #12]
 800a964:	071a      	lsls	r2, r3, #28
 800a966:	d501      	bpl.n	800a96c <__swbuf_r+0x20>
 800a968:	6923      	ldr	r3, [r4, #16]
 800a96a:	b943      	cbnz	r3, 800a97e <__swbuf_r+0x32>
 800a96c:	4621      	mov	r1, r4
 800a96e:	4628      	mov	r0, r5
 800a970:	f000 f82a 	bl	800a9c8 <__swsetup_r>
 800a974:	b118      	cbz	r0, 800a97e <__swbuf_r+0x32>
 800a976:	f04f 37ff 	mov.w	r7, #4294967295
 800a97a:	4638      	mov	r0, r7
 800a97c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a97e:	6823      	ldr	r3, [r4, #0]
 800a980:	6922      	ldr	r2, [r4, #16]
 800a982:	1a98      	subs	r0, r3, r2
 800a984:	6963      	ldr	r3, [r4, #20]
 800a986:	b2f6      	uxtb	r6, r6
 800a988:	4283      	cmp	r3, r0
 800a98a:	4637      	mov	r7, r6
 800a98c:	dc05      	bgt.n	800a99a <__swbuf_r+0x4e>
 800a98e:	4621      	mov	r1, r4
 800a990:	4628      	mov	r0, r5
 800a992:	f7ff fdc7 	bl	800a524 <_fflush_r>
 800a996:	2800      	cmp	r0, #0
 800a998:	d1ed      	bne.n	800a976 <__swbuf_r+0x2a>
 800a99a:	68a3      	ldr	r3, [r4, #8]
 800a99c:	3b01      	subs	r3, #1
 800a99e:	60a3      	str	r3, [r4, #8]
 800a9a0:	6823      	ldr	r3, [r4, #0]
 800a9a2:	1c5a      	adds	r2, r3, #1
 800a9a4:	6022      	str	r2, [r4, #0]
 800a9a6:	701e      	strb	r6, [r3, #0]
 800a9a8:	6962      	ldr	r2, [r4, #20]
 800a9aa:	1c43      	adds	r3, r0, #1
 800a9ac:	429a      	cmp	r2, r3
 800a9ae:	d004      	beq.n	800a9ba <__swbuf_r+0x6e>
 800a9b0:	89a3      	ldrh	r3, [r4, #12]
 800a9b2:	07db      	lsls	r3, r3, #31
 800a9b4:	d5e1      	bpl.n	800a97a <__swbuf_r+0x2e>
 800a9b6:	2e0a      	cmp	r6, #10
 800a9b8:	d1df      	bne.n	800a97a <__swbuf_r+0x2e>
 800a9ba:	4621      	mov	r1, r4
 800a9bc:	4628      	mov	r0, r5
 800a9be:	f7ff fdb1 	bl	800a524 <_fflush_r>
 800a9c2:	2800      	cmp	r0, #0
 800a9c4:	d0d9      	beq.n	800a97a <__swbuf_r+0x2e>
 800a9c6:	e7d6      	b.n	800a976 <__swbuf_r+0x2a>

0800a9c8 <__swsetup_r>:
 800a9c8:	b538      	push	{r3, r4, r5, lr}
 800a9ca:	4b29      	ldr	r3, [pc, #164]	@ (800aa70 <__swsetup_r+0xa8>)
 800a9cc:	4605      	mov	r5, r0
 800a9ce:	6818      	ldr	r0, [r3, #0]
 800a9d0:	460c      	mov	r4, r1
 800a9d2:	b118      	cbz	r0, 800a9dc <__swsetup_r+0x14>
 800a9d4:	6a03      	ldr	r3, [r0, #32]
 800a9d6:	b90b      	cbnz	r3, 800a9dc <__swsetup_r+0x14>
 800a9d8:	f7fd faac 	bl	8007f34 <__sinit>
 800a9dc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a9e0:	0719      	lsls	r1, r3, #28
 800a9e2:	d422      	bmi.n	800aa2a <__swsetup_r+0x62>
 800a9e4:	06da      	lsls	r2, r3, #27
 800a9e6:	d407      	bmi.n	800a9f8 <__swsetup_r+0x30>
 800a9e8:	2209      	movs	r2, #9
 800a9ea:	602a      	str	r2, [r5, #0]
 800a9ec:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a9f0:	81a3      	strh	r3, [r4, #12]
 800a9f2:	f04f 30ff 	mov.w	r0, #4294967295
 800a9f6:	e033      	b.n	800aa60 <__swsetup_r+0x98>
 800a9f8:	0758      	lsls	r0, r3, #29
 800a9fa:	d512      	bpl.n	800aa22 <__swsetup_r+0x5a>
 800a9fc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a9fe:	b141      	cbz	r1, 800aa12 <__swsetup_r+0x4a>
 800aa00:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800aa04:	4299      	cmp	r1, r3
 800aa06:	d002      	beq.n	800aa0e <__swsetup_r+0x46>
 800aa08:	4628      	mov	r0, r5
 800aa0a:	f7fe fa29 	bl	8008e60 <_free_r>
 800aa0e:	2300      	movs	r3, #0
 800aa10:	6363      	str	r3, [r4, #52]	@ 0x34
 800aa12:	89a3      	ldrh	r3, [r4, #12]
 800aa14:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800aa18:	81a3      	strh	r3, [r4, #12]
 800aa1a:	2300      	movs	r3, #0
 800aa1c:	6063      	str	r3, [r4, #4]
 800aa1e:	6923      	ldr	r3, [r4, #16]
 800aa20:	6023      	str	r3, [r4, #0]
 800aa22:	89a3      	ldrh	r3, [r4, #12]
 800aa24:	f043 0308 	orr.w	r3, r3, #8
 800aa28:	81a3      	strh	r3, [r4, #12]
 800aa2a:	6923      	ldr	r3, [r4, #16]
 800aa2c:	b94b      	cbnz	r3, 800aa42 <__swsetup_r+0x7a>
 800aa2e:	89a3      	ldrh	r3, [r4, #12]
 800aa30:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800aa34:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800aa38:	d003      	beq.n	800aa42 <__swsetup_r+0x7a>
 800aa3a:	4621      	mov	r1, r4
 800aa3c:	4628      	mov	r0, r5
 800aa3e:	f000 f883 	bl	800ab48 <__smakebuf_r>
 800aa42:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800aa46:	f013 0201 	ands.w	r2, r3, #1
 800aa4a:	d00a      	beq.n	800aa62 <__swsetup_r+0x9a>
 800aa4c:	2200      	movs	r2, #0
 800aa4e:	60a2      	str	r2, [r4, #8]
 800aa50:	6962      	ldr	r2, [r4, #20]
 800aa52:	4252      	negs	r2, r2
 800aa54:	61a2      	str	r2, [r4, #24]
 800aa56:	6922      	ldr	r2, [r4, #16]
 800aa58:	b942      	cbnz	r2, 800aa6c <__swsetup_r+0xa4>
 800aa5a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800aa5e:	d1c5      	bne.n	800a9ec <__swsetup_r+0x24>
 800aa60:	bd38      	pop	{r3, r4, r5, pc}
 800aa62:	0799      	lsls	r1, r3, #30
 800aa64:	bf58      	it	pl
 800aa66:	6962      	ldrpl	r2, [r4, #20]
 800aa68:	60a2      	str	r2, [r4, #8]
 800aa6a:	e7f4      	b.n	800aa56 <__swsetup_r+0x8e>
 800aa6c:	2000      	movs	r0, #0
 800aa6e:	e7f7      	b.n	800aa60 <__swsetup_r+0x98>
 800aa70:	200001d4 	.word	0x200001d4

0800aa74 <_raise_r>:
 800aa74:	291f      	cmp	r1, #31
 800aa76:	b538      	push	{r3, r4, r5, lr}
 800aa78:	4605      	mov	r5, r0
 800aa7a:	460c      	mov	r4, r1
 800aa7c:	d904      	bls.n	800aa88 <_raise_r+0x14>
 800aa7e:	2316      	movs	r3, #22
 800aa80:	6003      	str	r3, [r0, #0]
 800aa82:	f04f 30ff 	mov.w	r0, #4294967295
 800aa86:	bd38      	pop	{r3, r4, r5, pc}
 800aa88:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800aa8a:	b112      	cbz	r2, 800aa92 <_raise_r+0x1e>
 800aa8c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800aa90:	b94b      	cbnz	r3, 800aaa6 <_raise_r+0x32>
 800aa92:	4628      	mov	r0, r5
 800aa94:	f000 f830 	bl	800aaf8 <_getpid_r>
 800aa98:	4622      	mov	r2, r4
 800aa9a:	4601      	mov	r1, r0
 800aa9c:	4628      	mov	r0, r5
 800aa9e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800aaa2:	f000 b817 	b.w	800aad4 <_kill_r>
 800aaa6:	2b01      	cmp	r3, #1
 800aaa8:	d00a      	beq.n	800aac0 <_raise_r+0x4c>
 800aaaa:	1c59      	adds	r1, r3, #1
 800aaac:	d103      	bne.n	800aab6 <_raise_r+0x42>
 800aaae:	2316      	movs	r3, #22
 800aab0:	6003      	str	r3, [r0, #0]
 800aab2:	2001      	movs	r0, #1
 800aab4:	e7e7      	b.n	800aa86 <_raise_r+0x12>
 800aab6:	2100      	movs	r1, #0
 800aab8:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800aabc:	4620      	mov	r0, r4
 800aabe:	4798      	blx	r3
 800aac0:	2000      	movs	r0, #0
 800aac2:	e7e0      	b.n	800aa86 <_raise_r+0x12>

0800aac4 <raise>:
 800aac4:	4b02      	ldr	r3, [pc, #8]	@ (800aad0 <raise+0xc>)
 800aac6:	4601      	mov	r1, r0
 800aac8:	6818      	ldr	r0, [r3, #0]
 800aaca:	f7ff bfd3 	b.w	800aa74 <_raise_r>
 800aace:	bf00      	nop
 800aad0:	200001d4 	.word	0x200001d4

0800aad4 <_kill_r>:
 800aad4:	b538      	push	{r3, r4, r5, lr}
 800aad6:	4d07      	ldr	r5, [pc, #28]	@ (800aaf4 <_kill_r+0x20>)
 800aad8:	2300      	movs	r3, #0
 800aada:	4604      	mov	r4, r0
 800aadc:	4608      	mov	r0, r1
 800aade:	4611      	mov	r1, r2
 800aae0:	602b      	str	r3, [r5, #0]
 800aae2:	f7f7 fbf9 	bl	80022d8 <_kill>
 800aae6:	1c43      	adds	r3, r0, #1
 800aae8:	d102      	bne.n	800aaf0 <_kill_r+0x1c>
 800aaea:	682b      	ldr	r3, [r5, #0]
 800aaec:	b103      	cbz	r3, 800aaf0 <_kill_r+0x1c>
 800aaee:	6023      	str	r3, [r4, #0]
 800aaf0:	bd38      	pop	{r3, r4, r5, pc}
 800aaf2:	bf00      	nop
 800aaf4:	2000062c 	.word	0x2000062c

0800aaf8 <_getpid_r>:
 800aaf8:	f7f7 bbe6 	b.w	80022c8 <_getpid>

0800aafc <__swhatbuf_r>:
 800aafc:	b570      	push	{r4, r5, r6, lr}
 800aafe:	460c      	mov	r4, r1
 800ab00:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ab04:	2900      	cmp	r1, #0
 800ab06:	b096      	sub	sp, #88	@ 0x58
 800ab08:	4615      	mov	r5, r2
 800ab0a:	461e      	mov	r6, r3
 800ab0c:	da0d      	bge.n	800ab2a <__swhatbuf_r+0x2e>
 800ab0e:	89a3      	ldrh	r3, [r4, #12]
 800ab10:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800ab14:	f04f 0100 	mov.w	r1, #0
 800ab18:	bf14      	ite	ne
 800ab1a:	2340      	movne	r3, #64	@ 0x40
 800ab1c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800ab20:	2000      	movs	r0, #0
 800ab22:	6031      	str	r1, [r6, #0]
 800ab24:	602b      	str	r3, [r5, #0]
 800ab26:	b016      	add	sp, #88	@ 0x58
 800ab28:	bd70      	pop	{r4, r5, r6, pc}
 800ab2a:	466a      	mov	r2, sp
 800ab2c:	f000 f848 	bl	800abc0 <_fstat_r>
 800ab30:	2800      	cmp	r0, #0
 800ab32:	dbec      	blt.n	800ab0e <__swhatbuf_r+0x12>
 800ab34:	9901      	ldr	r1, [sp, #4]
 800ab36:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800ab3a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800ab3e:	4259      	negs	r1, r3
 800ab40:	4159      	adcs	r1, r3
 800ab42:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800ab46:	e7eb      	b.n	800ab20 <__swhatbuf_r+0x24>

0800ab48 <__smakebuf_r>:
 800ab48:	898b      	ldrh	r3, [r1, #12]
 800ab4a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ab4c:	079d      	lsls	r5, r3, #30
 800ab4e:	4606      	mov	r6, r0
 800ab50:	460c      	mov	r4, r1
 800ab52:	d507      	bpl.n	800ab64 <__smakebuf_r+0x1c>
 800ab54:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800ab58:	6023      	str	r3, [r4, #0]
 800ab5a:	6123      	str	r3, [r4, #16]
 800ab5c:	2301      	movs	r3, #1
 800ab5e:	6163      	str	r3, [r4, #20]
 800ab60:	b003      	add	sp, #12
 800ab62:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ab64:	ab01      	add	r3, sp, #4
 800ab66:	466a      	mov	r2, sp
 800ab68:	f7ff ffc8 	bl	800aafc <__swhatbuf_r>
 800ab6c:	9f00      	ldr	r7, [sp, #0]
 800ab6e:	4605      	mov	r5, r0
 800ab70:	4639      	mov	r1, r7
 800ab72:	4630      	mov	r0, r6
 800ab74:	f7fe fd22 	bl	80095bc <_malloc_r>
 800ab78:	b948      	cbnz	r0, 800ab8e <__smakebuf_r+0x46>
 800ab7a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ab7e:	059a      	lsls	r2, r3, #22
 800ab80:	d4ee      	bmi.n	800ab60 <__smakebuf_r+0x18>
 800ab82:	f023 0303 	bic.w	r3, r3, #3
 800ab86:	f043 0302 	orr.w	r3, r3, #2
 800ab8a:	81a3      	strh	r3, [r4, #12]
 800ab8c:	e7e2      	b.n	800ab54 <__smakebuf_r+0xc>
 800ab8e:	89a3      	ldrh	r3, [r4, #12]
 800ab90:	6020      	str	r0, [r4, #0]
 800ab92:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ab96:	81a3      	strh	r3, [r4, #12]
 800ab98:	9b01      	ldr	r3, [sp, #4]
 800ab9a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800ab9e:	b15b      	cbz	r3, 800abb8 <__smakebuf_r+0x70>
 800aba0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800aba4:	4630      	mov	r0, r6
 800aba6:	f000 f81d 	bl	800abe4 <_isatty_r>
 800abaa:	b128      	cbz	r0, 800abb8 <__smakebuf_r+0x70>
 800abac:	89a3      	ldrh	r3, [r4, #12]
 800abae:	f023 0303 	bic.w	r3, r3, #3
 800abb2:	f043 0301 	orr.w	r3, r3, #1
 800abb6:	81a3      	strh	r3, [r4, #12]
 800abb8:	89a3      	ldrh	r3, [r4, #12]
 800abba:	431d      	orrs	r5, r3
 800abbc:	81a5      	strh	r5, [r4, #12]
 800abbe:	e7cf      	b.n	800ab60 <__smakebuf_r+0x18>

0800abc0 <_fstat_r>:
 800abc0:	b538      	push	{r3, r4, r5, lr}
 800abc2:	4d07      	ldr	r5, [pc, #28]	@ (800abe0 <_fstat_r+0x20>)
 800abc4:	2300      	movs	r3, #0
 800abc6:	4604      	mov	r4, r0
 800abc8:	4608      	mov	r0, r1
 800abca:	4611      	mov	r1, r2
 800abcc:	602b      	str	r3, [r5, #0]
 800abce:	f7f7 fbc7 	bl	8002360 <_fstat>
 800abd2:	1c43      	adds	r3, r0, #1
 800abd4:	d102      	bne.n	800abdc <_fstat_r+0x1c>
 800abd6:	682b      	ldr	r3, [r5, #0]
 800abd8:	b103      	cbz	r3, 800abdc <_fstat_r+0x1c>
 800abda:	6023      	str	r3, [r4, #0]
 800abdc:	bd38      	pop	{r3, r4, r5, pc}
 800abde:	bf00      	nop
 800abe0:	2000062c 	.word	0x2000062c

0800abe4 <_isatty_r>:
 800abe4:	b538      	push	{r3, r4, r5, lr}
 800abe6:	4d06      	ldr	r5, [pc, #24]	@ (800ac00 <_isatty_r+0x1c>)
 800abe8:	2300      	movs	r3, #0
 800abea:	4604      	mov	r4, r0
 800abec:	4608      	mov	r0, r1
 800abee:	602b      	str	r3, [r5, #0]
 800abf0:	f7f7 fbc6 	bl	8002380 <_isatty>
 800abf4:	1c43      	adds	r3, r0, #1
 800abf6:	d102      	bne.n	800abfe <_isatty_r+0x1a>
 800abf8:	682b      	ldr	r3, [r5, #0]
 800abfa:	b103      	cbz	r3, 800abfe <_isatty_r+0x1a>
 800abfc:	6023      	str	r3, [r4, #0]
 800abfe:	bd38      	pop	{r3, r4, r5, pc}
 800ac00:	2000062c 	.word	0x2000062c
 800ac04:	00000000 	.word	0x00000000

0800ac08 <floor>:
 800ac08:	ec51 0b10 	vmov	r0, r1, d0
 800ac0c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800ac10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ac14:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 800ac18:	2e13      	cmp	r6, #19
 800ac1a:	460c      	mov	r4, r1
 800ac1c:	4605      	mov	r5, r0
 800ac1e:	4680      	mov	r8, r0
 800ac20:	dc34      	bgt.n	800ac8c <floor+0x84>
 800ac22:	2e00      	cmp	r6, #0
 800ac24:	da17      	bge.n	800ac56 <floor+0x4e>
 800ac26:	a332      	add	r3, pc, #200	@ (adr r3, 800acf0 <floor+0xe8>)
 800ac28:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac2c:	f7f5 fb36 	bl	800029c <__adddf3>
 800ac30:	2200      	movs	r2, #0
 800ac32:	2300      	movs	r3, #0
 800ac34:	f7f5 ff78 	bl	8000b28 <__aeabi_dcmpgt>
 800ac38:	b150      	cbz	r0, 800ac50 <floor+0x48>
 800ac3a:	2c00      	cmp	r4, #0
 800ac3c:	da55      	bge.n	800acea <floor+0xe2>
 800ac3e:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 800ac42:	432c      	orrs	r4, r5
 800ac44:	2500      	movs	r5, #0
 800ac46:	42ac      	cmp	r4, r5
 800ac48:	4c2b      	ldr	r4, [pc, #172]	@ (800acf8 <floor+0xf0>)
 800ac4a:	bf08      	it	eq
 800ac4c:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 800ac50:	4621      	mov	r1, r4
 800ac52:	4628      	mov	r0, r5
 800ac54:	e023      	b.n	800ac9e <floor+0x96>
 800ac56:	4f29      	ldr	r7, [pc, #164]	@ (800acfc <floor+0xf4>)
 800ac58:	4137      	asrs	r7, r6
 800ac5a:	ea01 0307 	and.w	r3, r1, r7
 800ac5e:	4303      	orrs	r3, r0
 800ac60:	d01d      	beq.n	800ac9e <floor+0x96>
 800ac62:	a323      	add	r3, pc, #140	@ (adr r3, 800acf0 <floor+0xe8>)
 800ac64:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac68:	f7f5 fb18 	bl	800029c <__adddf3>
 800ac6c:	2200      	movs	r2, #0
 800ac6e:	2300      	movs	r3, #0
 800ac70:	f7f5 ff5a 	bl	8000b28 <__aeabi_dcmpgt>
 800ac74:	2800      	cmp	r0, #0
 800ac76:	d0eb      	beq.n	800ac50 <floor+0x48>
 800ac78:	2c00      	cmp	r4, #0
 800ac7a:	bfbe      	ittt	lt
 800ac7c:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 800ac80:	4133      	asrlt	r3, r6
 800ac82:	18e4      	addlt	r4, r4, r3
 800ac84:	ea24 0407 	bic.w	r4, r4, r7
 800ac88:	2500      	movs	r5, #0
 800ac8a:	e7e1      	b.n	800ac50 <floor+0x48>
 800ac8c:	2e33      	cmp	r6, #51	@ 0x33
 800ac8e:	dd0a      	ble.n	800aca6 <floor+0x9e>
 800ac90:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 800ac94:	d103      	bne.n	800ac9e <floor+0x96>
 800ac96:	4602      	mov	r2, r0
 800ac98:	460b      	mov	r3, r1
 800ac9a:	f7f5 faff 	bl	800029c <__adddf3>
 800ac9e:	ec41 0b10 	vmov	d0, r0, r1
 800aca2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800aca6:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 800acaa:	f04f 37ff 	mov.w	r7, #4294967295
 800acae:	40df      	lsrs	r7, r3
 800acb0:	4207      	tst	r7, r0
 800acb2:	d0f4      	beq.n	800ac9e <floor+0x96>
 800acb4:	a30e      	add	r3, pc, #56	@ (adr r3, 800acf0 <floor+0xe8>)
 800acb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800acba:	f7f5 faef 	bl	800029c <__adddf3>
 800acbe:	2200      	movs	r2, #0
 800acc0:	2300      	movs	r3, #0
 800acc2:	f7f5 ff31 	bl	8000b28 <__aeabi_dcmpgt>
 800acc6:	2800      	cmp	r0, #0
 800acc8:	d0c2      	beq.n	800ac50 <floor+0x48>
 800acca:	2c00      	cmp	r4, #0
 800accc:	da0a      	bge.n	800ace4 <floor+0xdc>
 800acce:	2e14      	cmp	r6, #20
 800acd0:	d101      	bne.n	800acd6 <floor+0xce>
 800acd2:	3401      	adds	r4, #1
 800acd4:	e006      	b.n	800ace4 <floor+0xdc>
 800acd6:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 800acda:	2301      	movs	r3, #1
 800acdc:	40b3      	lsls	r3, r6
 800acde:	441d      	add	r5, r3
 800ace0:	4545      	cmp	r5, r8
 800ace2:	d3f6      	bcc.n	800acd2 <floor+0xca>
 800ace4:	ea25 0507 	bic.w	r5, r5, r7
 800ace8:	e7b2      	b.n	800ac50 <floor+0x48>
 800acea:	2500      	movs	r5, #0
 800acec:	462c      	mov	r4, r5
 800acee:	e7af      	b.n	800ac50 <floor+0x48>
 800acf0:	8800759c 	.word	0x8800759c
 800acf4:	7e37e43c 	.word	0x7e37e43c
 800acf8:	bff00000 	.word	0xbff00000
 800acfc:	000fffff 	.word	0x000fffff

0800ad00 <_init>:
 800ad00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ad02:	bf00      	nop
 800ad04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ad06:	bc08      	pop	{r3}
 800ad08:	469e      	mov	lr, r3
 800ad0a:	4770      	bx	lr

0800ad0c <_fini>:
 800ad0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ad0e:	bf00      	nop
 800ad10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ad12:	bc08      	pop	{r3}
 800ad14:	469e      	mov	lr, r3
 800ad16:	4770      	bx	lr
