Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Mon Nov 20 13:04:57 2023
| Host         : afonso-Modern-14-B10MW running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     176         
TIMING-20  Warning           Non-clocked latch               5           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (201)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1083)
5. checking no_input_delay (1)
6. checking no_output_delay (33)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (201)
--------------------------
 There are 176 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cpu/ctrl_unit/state_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cpu/ctrl_unit/state_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cpu/ctrl_unit/state_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cpu/ctrl_unit/state_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cpu/ctrl_unit/state_reg[4]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1083)
---------------------------------------------------
 There are 1083 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (33)
--------------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 1116          inf        0.000                      0                 1116           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1116 Endpoints
Min Delay          1116 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/ctrl_unit/state_reg[4]/C
                            (rising edge-triggered cell FDSE)
  Destination:            result[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.278ns  (logic 4.400ns (25.465%)  route 12.878ns (74.535%))
  Logic Levels:           5  (FDSE=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y50         FDSE                         0.000     0.000 r  cpu/ctrl_unit/state_reg[4]/C
    SLICE_X28Y50         FDSE (Prop_fdse_C_Q)         0.518     0.518 f  cpu/ctrl_unit/state_reg[4]/Q
                         net (fo=72, routed)          4.379     4.897    cpu/ctrl_unit/state[4]
    SLICE_X30Y63         LUT5 (Prop_lut5_I2_O)        0.124     5.021 r  cpu/ctrl_unit/memoryAf_i_i_1/O
                         net (fo=34, routed)          4.179     9.200    cpu/ctrl_unit/state_reg[2]_2
    SLICE_X35Y51         LUT6 (Prop_lut6_I1_O)        0.124     9.324 f  cpu/ctrl_unit/result_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.727    10.051    cpu/ctrl_unit/result_OBUF[3]_inst_i_3_n_0
    SLICE_X34Y51         LUT6 (Prop_lut6_I1_O)        0.124    10.175 r  cpu/ctrl_unit/result_OBUF[3]_inst_i_1/O
                         net (fo=7, routed)           3.593    13.768    result_OBUF[3]
    D18                  OBUF (Prop_obuf_I_O)         3.510    17.278 r  result_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.278    result[3]
    D18                                                               r  result[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/Instruction_Register/IR_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            result[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.271ns  (logic 5.849ns (33.863%)  route 11.423ns (66.137%))
  Logic Levels:           10  (CARRY4=3 FDRE=1 LUT2=2 LUT6=2 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y51         FDRE                         0.000     0.000 r  cpu/Instruction_Register/IR_reg[11]/C
    SLICE_X28Y51         FDRE (Prop_fdre_C_Q)         0.524     0.524 r  cpu/Instruction_Register/IR_reg[11]/Q
                         net (fo=37, routed)          3.743     4.267    cpu/register_bank/registerb_reg_0_31_22_23/ADDRA0
    SLICE_X30Y61         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     4.417 r  cpu/register_bank/registerb_reg_0_31_22_23/RAMA/O
                         net (fo=1, routed)           0.989     5.406    cpu/register_bank/operand20__4[22]
    SLICE_X31Y60         LUT2 (Prop_lut2_I0_O)        0.328     5.734 r  cpu/register_bank/result_OBUF[22]_inst_i_8/O
                         net (fo=4, routed)           1.506     7.240    cpu/ctrl_unit/operand2[22]
    SLICE_X37Y60         LUT2 (Prop_lut2_I1_O)        0.124     7.364 r  cpu/ctrl_unit/result_OBUF[23]_inst_i_14/O
                         net (fo=1, routed)           0.000     7.364    cpu/ctrl_unit/result_OBUF[23]_inst_i_14_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.762 r  cpu/ctrl_unit/result_OBUF[23]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.762    cpu/ctrl_unit/result_OBUF[23]_inst_i_6_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.876 r  cpu/ctrl_unit/result_OBUF[27]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.876    cpu/ctrl_unit/result_OBUF[27]_inst_i_9_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.115 r  cpu/ctrl_unit/result_OBUF[31]_inst_i_10/O[2]
                         net (fo=2, routed)           1.241     9.356    cpu/ctrl_unit/result_OBUF[31]_inst_i_10_n_5
    SLICE_X32Y61         LUT6 (Prop_lut6_I0_O)        0.302     9.658 f  cpu/ctrl_unit/result_OBUF[30]_inst_i_6/O
                         net (fo=1, routed)           0.322     9.980    cpu/ctrl_unit/result_OBUF[30]_inst_i_6_n_0
    SLICE_X31Y61         LUT6 (Prop_lut6_I5_O)        0.124    10.104 r  cpu/ctrl_unit/result_OBUF[30]_inst_i_1/O
                         net (fo=7, routed)           3.622    13.726    result_OBUF[30]
    J19                  OBUF (Prop_obuf_I_O)         3.546    17.271 r  result_OBUF[30]_inst/O
                         net (fo=0)                   0.000    17.271    result[30]
    J19                                                               r  result[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/Instruction_Register/IR_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            result[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.124ns  (logic 5.322ns (31.080%)  route 11.802ns (68.920%))
  Logic Levels:           8  (CARRY4=1 FDRE=1 LUT2=2 LUT6=2 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y51         FDRE                         0.000     0.000 r  cpu/Instruction_Register/IR_reg[11]/C
    SLICE_X28Y51         FDRE (Prop_fdre_C_Q)         0.524     0.524 r  cpu/Instruction_Register/IR_reg[11]/Q
                         net (fo=37, routed)          3.743     4.267    cpu/register_bank/registerb_reg_0_31_22_23/ADDRA0
    SLICE_X30Y61         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     4.417 r  cpu/register_bank/registerb_reg_0_31_22_23/RAMA/O
                         net (fo=1, routed)           0.989     5.406    cpu/register_bank/operand20__4[22]
    SLICE_X31Y60         LUT2 (Prop_lut2_I0_O)        0.328     5.734 r  cpu/register_bank/result_OBUF[22]_inst_i_8/O
                         net (fo=4, routed)           1.506     7.240    cpu/ctrl_unit/operand2[22]
    SLICE_X37Y60         LUT2 (Prop_lut2_I1_O)        0.124     7.364 r  cpu/ctrl_unit/result_OBUF[23]_inst_i_14/O
                         net (fo=1, routed)           0.000     7.364    cpu/ctrl_unit/result_OBUF[23]_inst_i_14_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     7.612 r  cpu/ctrl_unit/result_OBUF[23]_inst_i_6/O[2]
                         net (fo=2, routed)           1.358     8.970    cpu/ctrl_unit/result_OBUF[23]_inst_i_6_n_5
    SLICE_X30Y60         LUT6 (Prop_lut6_I0_O)        0.302     9.272 r  cpu/ctrl_unit/result_OBUF[22]_inst_i_4/O
                         net (fo=1, routed)           0.856    10.129    cpu/ctrl_unit/result_OBUF[22]_inst_i_4_n_0
    SLICE_X31Y60         LUT6 (Prop_lut6_I2_O)        0.124    10.253 r  cpu/ctrl_unit/result_OBUF[22]_inst_i_1/O
                         net (fo=7, routed)           3.349    13.602    result_OBUF[22]
    F19                  OBUF (Prop_obuf_I_O)         3.522    17.124 r  result_OBUF[22]_inst/O
                         net (fo=0)                   0.000    17.124    result[22]
    F19                                                               r  result[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ctrl_unit/state_reg[4]/C
                            (rising edge-triggered cell FDSE)
  Destination:            result[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.072ns  (logic 4.375ns (25.629%)  route 12.697ns (74.371%))
  Logic Levels:           5  (FDSE=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y50         FDSE                         0.000     0.000 r  cpu/ctrl_unit/state_reg[4]/C
    SLICE_X28Y50         FDSE (Prop_fdse_C_Q)         0.518     0.518 f  cpu/ctrl_unit/state_reg[4]/Q
                         net (fo=72, routed)          4.379     4.897    cpu/ctrl_unit/state[4]
    SLICE_X30Y63         LUT5 (Prop_lut5_I2_O)        0.124     5.021 r  cpu/ctrl_unit/memoryAf_i_i_1/O
                         net (fo=34, routed)          3.882     8.903    cpu/ctrl_unit/state_reg[2]_2
    SLICE_X35Y53         LUT6 (Prop_lut6_I1_O)        0.124     9.027 f  cpu/ctrl_unit/result_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.151     9.179    cpu/ctrl_unit/result_OBUF[2]_inst_i_3_n_0
    SLICE_X35Y53         LUT6 (Prop_lut6_I1_O)        0.124     9.303 r  cpu/ctrl_unit/result_OBUF[2]_inst_i_1/O
                         net (fo=7, routed)           4.284    13.587    result_OBUF[2]
    G14                  OBUF (Prop_obuf_I_O)         3.485    17.072 r  result_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.072    result[2]
    G14                                                               r  result[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/Instruction_Register/IR_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            result[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.910ns  (logic 5.916ns (34.985%)  route 10.994ns (65.015%))
  Logic Levels:           10  (CARRY4=3 FDRE=1 LUT2=2 LUT5=1 LUT6=1 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y51         FDRE                         0.000     0.000 r  cpu/Instruction_Register/IR_reg[11]/C
    SLICE_X28Y51         FDRE (Prop_fdre_C_Q)         0.524     0.524 r  cpu/Instruction_Register/IR_reg[11]/Q
                         net (fo=37, routed)          3.743     4.267    cpu/register_bank/registerb_reg_0_31_22_23/ADDRA0
    SLICE_X30Y61         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     4.417 r  cpu/register_bank/registerb_reg_0_31_22_23/RAMA/O
                         net (fo=1, routed)           0.989     5.406    cpu/register_bank/operand20__4[22]
    SLICE_X31Y60         LUT2 (Prop_lut2_I0_O)        0.328     5.734 r  cpu/register_bank/result_OBUF[22]_inst_i_8/O
                         net (fo=4, routed)           1.288     7.022    cpu/register_bank/operand2[22]
    SLICE_X36Y60         LUT2 (Prop_lut2_I0_O)        0.124     7.146 r  cpu/register_bank/result_OBUF[23]_inst_i_24/O
                         net (fo=1, routed)           0.000     7.146    cpu/register_bank/result_OBUF[23]_inst_i_24_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.544 r  cpu/register_bank/result_OBUF[23]_inst_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.544    cpu/register_bank/result_OBUF[23]_inst_i_11_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.658 r  cpu/register_bank/result_OBUF[27]_inst_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.658    cpu/register_bank/result_OBUF[27]_inst_i_11_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.971 r  cpu/register_bank/result_OBUF[31]_inst_i_9/O[3]
                         net (fo=2, routed)           1.327     9.297    cpu/Instruction_Register/result_OBUF[31]_inst_i_1_1[0]
    SLICE_X31Y62         LUT5 (Prop_lut5_I2_O)        0.306     9.603 r  cpu/Instruction_Register/result_OBUF[31]_inst_i_3/O
                         net (fo=1, routed)           0.302     9.905    cpu/ctrl_unit/result[31]
    SLICE_X29Y61         LUT6 (Prop_lut6_I2_O)        0.124    10.029 r  cpu/ctrl_unit/result_OBUF[31]_inst_i_1/O
                         net (fo=8, routed)           3.346    13.375    result_OBUF[31]
    B19                  OBUF (Prop_obuf_I_O)         3.535    16.910 r  result_OBUF[31]_inst/O
                         net (fo=0)                   0.000    16.910    result[31]
    B19                                                               r  result[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/Instruction_Register/IR_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            result[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.893ns  (logic 5.832ns (34.523%)  route 11.061ns (65.477%))
  Logic Levels:           10  (CARRY4=3 FDRE=1 LUT2=2 LUT6=2 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y51         FDRE                         0.000     0.000 r  cpu/Instruction_Register/IR_reg[11]/C
    SLICE_X28Y51         FDRE (Prop_fdre_C_Q)         0.524     0.524 r  cpu/Instruction_Register/IR_reg[11]/Q
                         net (fo=37, routed)          3.743     4.267    cpu/register_bank/registerb_reg_0_31_22_23/ADDRA0
    SLICE_X30Y61         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     4.417 r  cpu/register_bank/registerb_reg_0_31_22_23/RAMA/O
                         net (fo=1, routed)           0.989     5.406    cpu/register_bank/operand20__4[22]
    SLICE_X31Y60         LUT2 (Prop_lut2_I0_O)        0.328     5.734 r  cpu/register_bank/result_OBUF[22]_inst_i_8/O
                         net (fo=4, routed)           1.288     7.022    cpu/register_bank/operand2[22]
    SLICE_X36Y60         LUT2 (Prop_lut2_I0_O)        0.124     7.146 r  cpu/register_bank/result_OBUF[23]_inst_i_24/O
                         net (fo=1, routed)           0.000     7.146    cpu/register_bank/result_OBUF[23]_inst_i_24_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.544 r  cpu/register_bank/result_OBUF[23]_inst_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.544    cpu/register_bank/result_OBUF[23]_inst_i_11_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.658 r  cpu/register_bank/result_OBUF[27]_inst_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.658    cpu/register_bank/result_OBUF[27]_inst_i_11_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.880 r  cpu/register_bank/result_OBUF[31]_inst_i_9/O[0]
                         net (fo=1, routed)           0.906     8.786    cpu/ctrl_unit/N_reg_i_3_0[0]
    SLICE_X34Y61         LUT6 (Prop_lut6_I2_O)        0.299     9.085 f  cpu/ctrl_unit/result_OBUF[28]_inst_i_6/O
                         net (fo=1, routed)           0.680     9.765    cpu/ctrl_unit/result_OBUF[28]_inst_i_6_n_0
    SLICE_X34Y61         LUT6 (Prop_lut6_I5_O)        0.124     9.889 r  cpu/ctrl_unit/result_OBUF[28]_inst_i_1/O
                         net (fo=7, routed)           3.456    13.344    result_OBUF[28]
    L17                  OBUF (Prop_obuf_I_O)         3.549    16.893 r  result_OBUF[28]_inst/O
                         net (fo=0)                   0.000    16.893    result[28]
    L17                                                               r  result[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/Instruction_Register/IR_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            result[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.893ns  (logic 5.945ns (35.193%)  route 10.948ns (64.807%))
  Logic Levels:           10  (CARRY4=3 FDRE=1 LUT2=2 LUT6=2 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y51         FDRE                         0.000     0.000 r  cpu/Instruction_Register/IR_reg[11]/C
    SLICE_X28Y51         FDRE (Prop_fdre_C_Q)         0.524     0.524 r  cpu/Instruction_Register/IR_reg[11]/Q
                         net (fo=37, routed)          3.743     4.267    cpu/register_bank/registerb_reg_0_31_22_23/ADDRA0
    SLICE_X30Y61         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     4.417 r  cpu/register_bank/registerb_reg_0_31_22_23/RAMA/O
                         net (fo=1, routed)           0.989     5.406    cpu/register_bank/operand20__4[22]
    SLICE_X31Y60         LUT2 (Prop_lut2_I0_O)        0.328     5.734 r  cpu/register_bank/result_OBUF[22]_inst_i_8/O
                         net (fo=4, routed)           1.506     7.240    cpu/ctrl_unit/operand2[22]
    SLICE_X37Y60         LUT2 (Prop_lut2_I1_O)        0.124     7.364 r  cpu/ctrl_unit/result_OBUF[23]_inst_i_14/O
                         net (fo=1, routed)           0.000     7.364    cpu/ctrl_unit/result_OBUF[23]_inst_i_14_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.762 r  cpu/ctrl_unit/result_OBUF[23]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.762    cpu/ctrl_unit/result_OBUF[23]_inst_i_6_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.876 r  cpu/ctrl_unit/result_OBUF[27]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.876    cpu/ctrl_unit/result_OBUF[27]_inst_i_9_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.210 r  cpu/ctrl_unit/result_OBUF[31]_inst_i_10/O[1]
                         net (fo=2, routed)           1.045     9.255    cpu/ctrl_unit/result_OBUF[31]_inst_i_10_n_6
    SLICE_X35Y63         LUT6 (Prop_lut6_I0_O)        0.303     9.558 r  cpu/ctrl_unit/result_OBUF[29]_inst_i_4/O
                         net (fo=1, routed)           0.727    10.285    cpu/ctrl_unit/result_OBUF[29]_inst_i_4_n_0
    SLICE_X34Y63         LUT6 (Prop_lut6_I2_O)        0.124    10.409 r  cpu/ctrl_unit/result_OBUF[29]_inst_i_1/O
                         net (fo=7, routed)           2.937    13.347    result_OBUF[29]
    L16                  OBUF (Prop_obuf_I_O)         3.546    16.893 r  result_OBUF[29]_inst/O
                         net (fo=0)                   0.000    16.893    result[29]
    L16                                                               r  result[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/Instruction_Register/IR_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            result[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.389ns  (logic 5.438ns (33.181%)  route 10.951ns (66.819%))
  Logic Levels:           8  (CARRY4=1 FDRE=1 LUT2=2 LUT5=1 LUT6=1 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y51         FDRE                         0.000     0.000 r  cpu/Instruction_Register/IR_reg[11]/C
    SLICE_X28Y51         FDRE (Prop_fdre_C_Q)         0.524     0.524 r  cpu/Instruction_Register/IR_reg[11]/Q
                         net (fo=37, routed)          3.743     4.267    cpu/register_bank/registerb_reg_0_31_22_23/ADDRA0
    SLICE_X30Y61         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     4.417 r  cpu/register_bank/registerb_reg_0_31_22_23/RAMA/O
                         net (fo=1, routed)           0.989     5.406    cpu/register_bank/operand20__4[22]
    SLICE_X31Y60         LUT2 (Prop_lut2_I0_O)        0.328     5.734 r  cpu/register_bank/result_OBUF[22]_inst_i_8/O
                         net (fo=4, routed)           1.506     7.240    cpu/ctrl_unit/operand2[22]
    SLICE_X37Y60         LUT2 (Prop_lut2_I1_O)        0.124     7.364 r  cpu/ctrl_unit/result_OBUF[23]_inst_i_14/O
                         net (fo=1, routed)           0.000     7.364    cpu/ctrl_unit/result_OBUF[23]_inst_i_14_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     7.716 r  cpu/ctrl_unit/result_OBUF[23]_inst_i_6/O[3]
                         net (fo=2, routed)           1.209     8.925    cpu/ctrl_unit/result_OBUF[23]_inst_i_6_n_4
    SLICE_X32Y60         LUT6 (Prop_lut6_I1_O)        0.306     9.231 r  cpu/ctrl_unit/result_OBUF[23]_inst_i_2/O
                         net (fo=1, routed)           0.670     9.902    cpu/ctrl_unit/result_OBUF[23]_inst_i_2_n_0
    SLICE_X32Y60         LUT5 (Prop_lut5_I0_O)        0.124    10.026 r  cpu/ctrl_unit/result_OBUF[23]_inst_i_1/O
                         net (fo=7, routed)           2.833    12.859    result_OBUF[23]
    H18                  OBUF (Prop_obuf_I_O)         3.530    16.389 r  result_OBUF[23]_inst/O
                         net (fo=0)                   0.000    16.389    result[23]
    H18                                                               r  result[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/Instruction_Register/IR_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            result[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.222ns  (logic 5.811ns (35.819%)  route 10.411ns (64.181%))
  Logic Levels:           9  (CARRY4=2 FDRE=1 LUT2=2 LUT6=2 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y51         FDRE                         0.000     0.000 r  cpu/Instruction_Register/IR_reg[11]/C
    SLICE_X28Y51         FDRE (Prop_fdre_C_Q)         0.524     0.524 r  cpu/Instruction_Register/IR_reg[11]/Q
                         net (fo=37, routed)          3.743     4.267    cpu/register_bank/registerb_reg_0_31_22_23/ADDRA0
    SLICE_X30Y61         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     4.417 r  cpu/register_bank/registerb_reg_0_31_22_23/RAMA/O
                         net (fo=1, routed)           0.989     5.406    cpu/register_bank/operand20__4[22]
    SLICE_X31Y60         LUT2 (Prop_lut2_I0_O)        0.328     5.734 r  cpu/register_bank/result_OBUF[22]_inst_i_8/O
                         net (fo=4, routed)           1.506     7.240    cpu/ctrl_unit/operand2[22]
    SLICE_X37Y60         LUT2 (Prop_lut2_I1_O)        0.124     7.364 r  cpu/ctrl_unit/result_OBUF[23]_inst_i_14/O
                         net (fo=1, routed)           0.000     7.364    cpu/ctrl_unit/result_OBUF[23]_inst_i_14_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.762 r  cpu/ctrl_unit/result_OBUF[23]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.762    cpu/ctrl_unit/result_OBUF[23]_inst_i_6_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.075 r  cpu/ctrl_unit/result_OBUF[27]_inst_i_9/O[3]
                         net (fo=2, routed)           0.725     8.800    cpu/ctrl_unit/result_OBUF[27]_inst_i_9_n_4
    SLICE_X39Y61         LUT6 (Prop_lut6_I0_O)        0.306     9.106 f  cpu/ctrl_unit/result_OBUF[27]_inst_i_6/O
                         net (fo=1, routed)           1.083    10.189    cpu/ctrl_unit/result_OBUF[27]_inst_i_6_n_0
    SLICE_X41Y61         LUT6 (Prop_lut6_I5_O)        0.124    10.313 r  cpu/ctrl_unit/result_OBUF[27]_inst_i_1/O
                         net (fo=7, routed)           2.366    12.678    result_OBUF[27]
    K18                  OBUF (Prop_obuf_I_O)         3.544    16.222 r  result_OBUF[27]_inst/O
                         net (fo=0)                   0.000    16.222    result[27]
    K18                                                               r  result[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ctrl_unit/state_reg[4]/C
                            (rising edge-triggered cell FDSE)
  Destination:            result[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.218ns  (logic 4.411ns (27.200%)  route 11.807ns (72.800%))
  Logic Levels:           5  (FDSE=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y50         FDSE                         0.000     0.000 r  cpu/ctrl_unit/state_reg[4]/C
    SLICE_X28Y50         FDSE (Prop_fdse_C_Q)         0.518     0.518 f  cpu/ctrl_unit/state_reg[4]/Q
                         net (fo=72, routed)          4.379     4.897    cpu/ctrl_unit/state[4]
    SLICE_X30Y63         LUT5 (Prop_lut5_I2_O)        0.124     5.021 r  cpu/ctrl_unit/memoryAf_i_i_1/O
                         net (fo=34, routed)          4.294     9.315    cpu/ctrl_unit/state_reg[2]_2
    SLICE_X33Y51         LUT6 (Prop_lut6_I1_O)        0.124     9.439 f  cpu/ctrl_unit/result_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.670    10.109    cpu/ctrl_unit/result_OBUF[5]_inst_i_2_n_0
    SLICE_X33Y51         LUT5 (Prop_lut5_I0_O)        0.124    10.233 r  cpu/ctrl_unit/result_OBUF[5]_inst_i_1/O
                         net (fo=7, routed)           2.464    12.697    result_OBUF[5]
    J16                  OBUF (Prop_obuf_I_O)         3.521    16.218 r  result_OBUF[5]_inst/O
                         net (fo=0)                   0.000    16.218    result[5]
    J16                                                               r  result[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/ctrl_unit/state_reg[4]/C
                            (rising edge-triggered cell FDSE)
  Destination:            cpu/ctrl_unit/state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.209ns (59.467%)  route 0.142ns (40.533%))
  Logic Levels:           2  (FDSE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y50         FDSE                         0.000     0.000 r  cpu/ctrl_unit/state_reg[4]/C
    SLICE_X28Y50         FDSE (Prop_fdse_C_Q)         0.164     0.164 r  cpu/ctrl_unit/state_reg[4]/Q
                         net (fo=72, routed)          0.142     0.306    cpu/ctrl_unit/state[4]
    SLICE_X29Y52         LUT6 (Prop_lut6_I5_O)        0.045     0.351 r  cpu/ctrl_unit/state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.351    cpu/ctrl_unit/next_state[0]
    SLICE_X29Y52         FDSE                                         r  cpu/ctrl_unit/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ctrl_unit/state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/ctrl_unit/state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.209ns (56.599%)  route 0.160ns (43.401%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y50         FDRE                         0.000     0.000 r  cpu/ctrl_unit/state_reg[1]/C
    SLICE_X28Y50         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  cpu/ctrl_unit/state_reg[1]/Q
                         net (fo=72, routed)          0.160     0.324    cpu/ctrl_unit/state[1]
    SLICE_X28Y50         LUT6 (Prop_lut6_I2_O)        0.045     0.369 r  cpu/ctrl_unit/state[3]_i_1/O
                         net (fo=1, routed)           0.000     0.369    cpu/ctrl_unit/next_state[3]
    SLICE_X28Y50         FDRE                                         r  cpu/ctrl_unit/state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ctrl_unit/state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/ctrl_unit/state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.209ns (56.294%)  route 0.162ns (43.706%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y50         FDRE                         0.000     0.000 r  cpu/ctrl_unit/state_reg[1]/C
    SLICE_X28Y50         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  cpu/ctrl_unit/state_reg[1]/Q
                         net (fo=72, routed)          0.162     0.326    cpu/ctrl_unit/state[1]
    SLICE_X28Y50         LUT6 (Prop_lut6_I4_O)        0.045     0.371 r  cpu/ctrl_unit/state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.371    cpu/ctrl_unit/next_state[2]
    SLICE_X28Y50         FDRE                                         r  cpu/ctrl_unit/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ctrl_unit/state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/ctrl_unit/state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.209ns (54.956%)  route 0.171ns (45.044%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y50         FDRE                         0.000     0.000 r  cpu/ctrl_unit/state_reg[1]/C
    SLICE_X28Y50         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  cpu/ctrl_unit/state_reg[1]/Q
                         net (fo=72, routed)          0.171     0.335    cpu/ctrl_unit/state[1]
    SLICE_X28Y50         LUT6 (Prop_lut6_I2_O)        0.045     0.380 r  cpu/ctrl_unit/state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.380    cpu/ctrl_unit/next_state[1]
    SLICE_X28Y50         FDRE                                         r  cpu/ctrl_unit/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryAf_wrapper/memoryAf_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            cpu/Instruction_Register/IR_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.204ns (52.826%)  route 0.182ns (47.174%))
  Logic Levels:           1  (RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y20         RAMB18E1                     0.000     0.000 r  memoryAf_wrapper/memoryAf_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
    RAMB18_X1Y20         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[7])
                                                      0.204     0.204 r  memoryAf_wrapper/memoryAf_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[7]
                         net (fo=1, routed)           0.182     0.386    cpu/Instruction_Register/douta_0[18]
    SLICE_X27Y53         FDRE                                         r  cpu/Instruction_Register/IR_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryAf_wrapper/memoryAf_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            cpu/Instruction_Register/IR_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.387ns  (logic 0.204ns (52.689%)  route 0.183ns (47.311%))
  Logic Levels:           1  (RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y20         RAMB18E1                     0.000     0.000 r  memoryAf_wrapper/memoryAf_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
    RAMB18_X1Y20         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      0.204     0.204 r  memoryAf_wrapper/memoryAf_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[3]
                         net (fo=1, routed)           0.183     0.387    cpu/Instruction_Register/douta_0[3]
    SLICE_X26Y51         FDRE                                         r  cpu/Instruction_Register/IR_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryAf_wrapper/memoryAf_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            cpu/Instruction_Register/IR_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.389ns  (logic 0.204ns (52.450%)  route 0.185ns (47.550%))
  Logic Levels:           1  (RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y20         RAMB18E1                     0.000     0.000 r  memoryAf_wrapper/memoryAf_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
    RAMB18_X1Y20         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[15])
                                                      0.204     0.204 r  memoryAf_wrapper/memoryAf_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[15]
                         net (fo=1, routed)           0.185     0.389    cpu/Instruction_Register/douta_0[26]
    SLICE_X26Y52         FDRE                                         r  cpu/Instruction_Register/IR_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/Instruction_Register/IR_reg[25]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/register_bank/registerb_reg_0_31_4_5/RAMA/WADR3
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.389ns  (logic 0.133ns (34.165%)  route 0.256ns (65.835%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y52         FDRE                         0.000     0.000 r  cpu/Instruction_Register/IR_reg[25]/C
    SLICE_X26Y52         FDRE (Prop_fdre_C_Q)         0.133     0.133 r  cpu/Instruction_Register/IR_reg[25]/Q
                         net (fo=132, routed)         0.256     0.389    cpu/register_bank/registerb_reg_0_31_4_5/ADDRD3
    SLICE_X30Y54         RAMD32                                       r  cpu/register_bank/registerb_reg_0_31_4_5/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/Instruction_Register/IR_reg[25]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/register_bank/registerb_reg_0_31_4_5/RAMA_D1/WADR3
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.389ns  (logic 0.133ns (34.165%)  route 0.256ns (65.835%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y52         FDRE                         0.000     0.000 r  cpu/Instruction_Register/IR_reg[25]/C
    SLICE_X26Y52         FDRE (Prop_fdre_C_Q)         0.133     0.133 r  cpu/Instruction_Register/IR_reg[25]/Q
                         net (fo=132, routed)         0.256     0.389    cpu/register_bank/registerb_reg_0_31_4_5/ADDRD3
    SLICE_X30Y54         RAMD32                                       r  cpu/register_bank/registerb_reg_0_31_4_5/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/Instruction_Register/IR_reg[25]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/register_bank/registerb_reg_0_31_4_5/RAMB/WADR3
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.389ns  (logic 0.133ns (34.165%)  route 0.256ns (65.835%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y52         FDRE                         0.000     0.000 r  cpu/Instruction_Register/IR_reg[25]/C
    SLICE_X26Y52         FDRE (Prop_fdre_C_Q)         0.133     0.133 r  cpu/Instruction_Register/IR_reg[25]/Q
                         net (fo=132, routed)         0.256     0.389    cpu/register_bank/registerb_reg_0_31_4_5/ADDRD3
    SLICE_X30Y54         RAMD32                                       r  cpu/register_bank/registerb_reg_0_31_4_5/RAMB/WADR3
  -------------------------------------------------------------------    -------------------





