// =============================================================================
// FILE NAME	: poweron_sequence_sm.v
// DEPARTMENT	: EBOTS 
// AUTHOR		: Hung Lam
// DATE			: 
// =============================================================================
// DESCRIPTION	: Camera power On sequence (INCK_EN, XCLR)
// =============================================================================
// REVISION HISTORY	:
//	v1.0		: Initial version release
// =============================================================================
// PARAMETERS	:
// =============================================================================
// I/O PORTS	:
// =============================================================================

`timescale 1ps/1ps
`default_nettype none

module poweron_sequence_sm (
	input	wire								ctrl_clk_i,
	input	wire								ctrl_rst_n_i,
		
	output wire								inck_en_o,
	output wire								xclr_o
);

	localparam	STATE0 = 2'b00;
	localparam 	STATE1 = 2'b01;
	localparam 	STATE2 = 2'b10;
	localparam 	DISABLE = 2'b11;
	
	localparam	TIMEOUT_THRESHOLD = 32'd1000000;		// 100ms
	reg[31:0]	timeout_count_ff;
	wire			timeout_count_reset;
	wire			timeout_count_enable;

	reg[1:0]		current_state;
	reg[1:0]		next_state;
	
	reg			inck_en;
	reg			xclr;
	
	// ---------------------------------------------------------------------
	// PHY Control State machine
	// ---------------------------------------------------------------------
	always @(posedge ctrl_clk_i or negedge ctrl_rst_n_i) begin
		if ( !ctrl_rst_n_i ) begin
			current_state <= STATE0;
		end 
		else begin
			current_state <= next_state;
		end
	end
	
	always @( * ) begin
		case ( current_state ) 
		
			STATE0 :
				begin
					if ( timeout_count_ff >= TIMEOUT_THRESHOLD &  timeout_count_enable ) begin
						next_state <= STATE1;
					end
					else begin
						next_state <= STATE0;
					end	
				end
				
			STATE1 : 
				begin
					if ( timeout_count_ff >= TIMEOUT_THRESHOLD &  timeout_count_enable ) begin
						next_state <= STATE2;
					end
					else begin
						next_state <= STATE1;
					end
				end
				
			STATE2 : 
				begin
					next_state <= DISABLE;
				end
				
			default : 
				begin
					next_state <= DISABLE;
				end
				
		endcase
	end
	
	// inck_en_o
	always @(posedge ctrl_clk_i or negedge ctrl_rst_n_i) begin
		if ( !ctrl_rst_n_i ) begin
			inck_en <= 1'b0;
		end 
		else begin
			inck_en <= ( ( current_state == STATE1 ) | ( current_state == STATE2 ) );
		end
	end
	
	assign inck_en_o = inck_en;
	
	// xclr_o
	always @(posedge ctrl_clk_i or negedge ctrl_rst_n_i) begin
		if ( !ctrl_rst_n_i ) begin
			xclr <= 1'b0;
		end 
		else begin
			xclr <= ( current_state == STATE2 );
		end
	end
	
	assign xclr_o = xclr;
	
	// ---------------------------------------------------------------------
	// Timeout Counter
	// ---------------------------------------------------------------------
	
	always @(posedge ctrl_clk_i or negedge ctrl_rst_n_i) begin
		if (!ctrl_rst_n_i) begin
			timeout_count_ff <= 32'd0;
		end 
		else begin
			if (timeout_count_reset) begin
				timeout_count_ff <= 32'd0;
			end
			else if (timeout_count_enable) begin
					timeout_count_ff <= timeout_count_ff + 32'd1;
			end
		end
	end
	
	assign timeout_count_reset = ( ( ( current_state == STATE1 ) & ( next_state == STATE2 ) )
										|   ( ( current_state == STATE2 ) & ( next_state == DISABLE ) ) );
	
	assign timeout_count_enable = ( current_state != STATE2 );	// stop timeout counter
	
endmodule
`default_nettype wire