```verilog
module top_module (
    input clk,
    input [7:0] in,
    output reg [7:0] pedge
);

    reg [7:0] in_delay;

    always @(posedge clk) begin
        in_delay <= in;
        pedge <= in & ~in_delay;
    end

endmodule
```