// Seed: 2737867120
module module_0 (
    input tri id_0,
    input supply0 id_1,
    input tri1 id_2
);
  logic id_4;
  ;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    input wire id_1,
    input supply1 id_2,
    input wand id_3,
    input wor id_4,
    input uwire id_5,
    output logic id_6,
    input supply1 id_7,
    input tri1 id_8,
    input wor id_9,
    input wor id_10
);
  initial begin : LABEL_0
    do id_6 <= id_8; while ((id_8));
  end
  module_0 modCall_1 (
      id_2,
      id_7,
      id_1
  );
endmodule
