#! /opt/local/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7f7b78f140f0 .scope module, "ripple_carry_counter_5bits" "ripple_carry_counter_5bits" 2 6;
 .timescale 0 0;
    .port_info 0 /OUTPUT 5 "q"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
o0x7f7b70008008 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f7b79817370_0 .net "clk", 0 0, o0x7f7b70008008;  0 drivers
v0x7f7b79817450_0 .net "q", 4 0, L_0x7f7b79817d50;  1 drivers
o0x7f7b70008098 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f7b798174e0_0 .net "reset", 0 0, o0x7f7b70008098;  0 drivers
L_0x7f7b798177a0 .part L_0x7f7b79817d50, 0, 1;
L_0x7f7b79817970 .part L_0x7f7b79817d50, 1, 1;
L_0x7f7b79817b80 .part L_0x7f7b79817d50, 2, 1;
LS_0x7f7b79817d50_0_0 .concat8 [ 1 1 1 1], v0x7f7b798144d0_0, v0x7f7b79814f40_0, v0x7f7b798159b0_0, v0x7f7b79816430_0;
LS_0x7f7b79817d50_0_4 .concat8 [ 1 0 0 0], v0x7f7b79816e90_0;
L_0x7f7b79817d50 .concat8 [ 4 1 0 0], LS_0x7f7b79817d50_0_0, LS_0x7f7b79817d50_0_4;
L_0x7f7b79817ea0 .part L_0x7f7b79817d50, 3, 1;
S_0x7f7b78f07840 .scope module, "tff0" "T_FF" 2 11, 3 3 0, S_0x7f7b78f140f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
L_0x7f7b798175b0 .functor NOT 1, v0x7f7b798144d0_0, C4<0>, C4<0>, C4<0>;
v0x7f7b79814680_0 .net "clk", 0 0, o0x7f7b70008008;  alias, 0 drivers
v0x7f7b79814720_0 .net "d", 0 0, L_0x7f7b798175b0;  1 drivers
v0x7f7b798147d0_0 .net "q", 0 0, v0x7f7b798144d0_0;  1 drivers
v0x7f7b798148a0_0 .net "reset", 0 0, o0x7f7b70008098;  alias, 0 drivers
S_0x7f7b798040f0 .scope module, "dff0" "D_FF" 3 10, 4 1 0, S_0x7f7b78f07840;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset"
v0x7f7b79804380_0 .net "clk", 0 0, o0x7f7b70008008;  alias, 0 drivers
v0x7f7b79814430_0 .net "d", 0 0, L_0x7f7b798175b0;  alias, 1 drivers
v0x7f7b798144d0_0 .var "q", 0 0;
v0x7f7b79814580_0 .net "reset", 0 0, o0x7f7b70008098;  alias, 0 drivers
E_0x7f7b79804330/0 .event negedge, v0x7f7b79804380_0;
E_0x7f7b79804330/1 .event posedge, v0x7f7b79814580_0;
E_0x7f7b79804330 .event/or E_0x7f7b79804330/0, E_0x7f7b79804330/1;
S_0x7f7b79814970 .scope module, "tff1" "T_FF" 2 12, 3 3 0, S_0x7f7b78f140f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
L_0x7f7b798176b0 .functor NOT 1, v0x7f7b79814f40_0, C4<0>, C4<0>, C4<0>;
v0x7f7b79815100_0 .net "clk", 0 0, L_0x7f7b798177a0;  1 drivers
v0x7f7b798151a0_0 .net "d", 0 0, L_0x7f7b798176b0;  1 drivers
v0x7f7b79815250_0 .net "q", 0 0, v0x7f7b79814f40_0;  1 drivers
v0x7f7b79815320_0 .net "reset", 0 0, o0x7f7b70008098;  alias, 0 drivers
S_0x7f7b79814b70 .scope module, "dff0" "D_FF" 3 10, 4 1 0, S_0x7f7b79814970;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset"
v0x7f7b79814df0_0 .net "clk", 0 0, L_0x7f7b798177a0;  alias, 1 drivers
v0x7f7b79814ea0_0 .net "d", 0 0, L_0x7f7b798176b0;  alias, 1 drivers
v0x7f7b79814f40_0 .var "q", 0 0;
v0x7f7b79814ff0_0 .net "reset", 0 0, o0x7f7b70008098;  alias, 0 drivers
E_0x7f7b79814da0/0 .event negedge, v0x7f7b79814df0_0;
E_0x7f7b79814da0/1 .event posedge, v0x7f7b79814580_0;
E_0x7f7b79814da0 .event/or E_0x7f7b79814da0/0, E_0x7f7b79814da0/1;
S_0x7f7b798153c0 .scope module, "tff2" "T_FF" 2 13, 3 3 0, S_0x7f7b78f140f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
L_0x7f7b79817880 .functor NOT 1, v0x7f7b798159b0_0, C4<0>, C4<0>, C4<0>;
v0x7f7b79815bd0_0 .net "clk", 0 0, L_0x7f7b79817970;  1 drivers
v0x7f7b79815c60_0 .net "d", 0 0, L_0x7f7b79817880;  1 drivers
v0x7f7b79815cf0_0 .net "q", 0 0, v0x7f7b798159b0_0;  1 drivers
v0x7f7b79815dc0_0 .net "reset", 0 0, o0x7f7b70008098;  alias, 0 drivers
S_0x7f7b798155e0 .scope module, "dff0" "D_FF" 3 10, 4 1 0, S_0x7f7b798153c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset"
v0x7f7b79815860_0 .net "clk", 0 0, L_0x7f7b79817970;  alias, 1 drivers
v0x7f7b79815910_0 .net "d", 0 0, L_0x7f7b79817880;  alias, 1 drivers
v0x7f7b798159b0_0 .var "q", 0 0;
v0x7f7b79815a60_0 .net "reset", 0 0, o0x7f7b70008098;  alias, 0 drivers
E_0x7f7b79815810/0 .event negedge, v0x7f7b79815860_0;
E_0x7f7b79815810/1 .event posedge, v0x7f7b79814580_0;
E_0x7f7b79815810 .event/or E_0x7f7b79815810/0, E_0x7f7b79815810/1;
S_0x7f7b79815e50 .scope module, "tff3" "T_FF" 2 14, 3 3 0, S_0x7f7b78f140f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
L_0x7f7b79817a90 .functor NOT 1, v0x7f7b79816430_0, C4<0>, C4<0>, C4<0>;
v0x7f7b798165d0_0 .net "clk", 0 0, L_0x7f7b79817b80;  1 drivers
v0x7f7b79816670_0 .net "d", 0 0, L_0x7f7b79817a90;  1 drivers
v0x7f7b79816720_0 .net "q", 0 0, v0x7f7b79816430_0;  1 drivers
v0x7f7b798167f0_0 .net "reset", 0 0, o0x7f7b70008098;  alias, 0 drivers
S_0x7f7b79816050 .scope module, "dff0" "D_FF" 3 10, 4 1 0, S_0x7f7b79815e50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset"
v0x7f7b798162e0_0 .net "clk", 0 0, L_0x7f7b79817b80;  alias, 1 drivers
v0x7f7b79816390_0 .net "d", 0 0, L_0x7f7b79817a90;  alias, 1 drivers
v0x7f7b79816430_0 .var "q", 0 0;
v0x7f7b798164e0_0 .net "reset", 0 0, o0x7f7b70008098;  alias, 0 drivers
E_0x7f7b79816290/0 .event negedge, v0x7f7b798162e0_0;
E_0x7f7b79816290/1 .event posedge, v0x7f7b79814580_0;
E_0x7f7b79816290 .event/or E_0x7f7b79816290/0, E_0x7f7b79816290/1;
S_0x7f7b79816890 .scope module, "tff4" "T_FF" 2 15, 3 3 0, S_0x7f7b78f140f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
L_0x7f7b79817c60 .functor NOT 1, v0x7f7b79816e90_0, C4<0>, C4<0>, C4<0>;
v0x7f7b79817130_0 .net "clk", 0 0, L_0x7f7b79817ea0;  1 drivers
v0x7f7b798171c0_0 .net "d", 0 0, L_0x7f7b79817c60;  1 drivers
v0x7f7b79817250_0 .net "q", 0 0, v0x7f7b79816e90_0;  1 drivers
v0x7f7b798172e0_0 .net "reset", 0 0, o0x7f7b70008098;  alias, 0 drivers
S_0x7f7b79816ad0 .scope module, "dff0" "D_FF" 3 10, 4 1 0, S_0x7f7b79816890;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset"
v0x7f7b79816d40_0 .net "clk", 0 0, L_0x7f7b79817ea0;  alias, 1 drivers
v0x7f7b79816df0_0 .net "d", 0 0, L_0x7f7b79817c60;  alias, 1 drivers
v0x7f7b79816e90_0 .var "q", 0 0;
v0x7f7b79816f40_0 .net "reset", 0 0, o0x7f7b70008098;  alias, 0 drivers
E_0x7f7b79816d00/0 .event negedge, v0x7f7b79816d40_0;
E_0x7f7b79816d00/1 .event posedge, v0x7f7b79814580_0;
E_0x7f7b79816d00 .event/or E_0x7f7b79816d00/0, E_0x7f7b79816d00/1;
    .scope S_0x7f7b798040f0;
T_0 ;
    %wait E_0x7f7b79804330;
    %load/vec4 v0x7f7b79814580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f7b798144d0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7f7b79814430_0;
    %assign/vec4 v0x7f7b798144d0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7f7b79814b70;
T_1 ;
    %wait E_0x7f7b79814da0;
    %load/vec4 v0x7f7b79814ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f7b79814f40_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7f7b79814ea0_0;
    %assign/vec4 v0x7f7b79814f40_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7f7b798155e0;
T_2 ;
    %wait E_0x7f7b79815810;
    %load/vec4 v0x7f7b79815a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f7b798159b0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7f7b79815910_0;
    %assign/vec4 v0x7f7b798159b0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7f7b79816050;
T_3 ;
    %wait E_0x7f7b79816290;
    %load/vec4 v0x7f7b798164e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f7b79816430_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7f7b79816390_0;
    %assign/vec4 v0x7f7b79816430_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7f7b79816ad0;
T_4 ;
    %wait E_0x7f7b79816d00;
    %load/vec4 v0x7f7b79816f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f7b79816e90_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7f7b79816df0_0;
    %assign/vec4 v0x7f7b79816e90_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "ripple_carry_counter_5bits.v";
    "./T_FF.v";
    "./D_FF.v";
