INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/enriq/OneDrive - Kenpei/University 5th Year/Semester 1/Introduction to VLSI Design/Labs/Lab 3/VLSI_lab_3/VLSI_lab_3.srcs/sources_1/new/Syn_Mem_64Byte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module syn_Mem_64Byte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/enriq/OneDrive - Kenpei/University 5th Year/Semester 1/Introduction to VLSI Design/Labs/Lab 3/VLSI_lab_3/VLSI_lab_3.srcs/sim_1/new/Syn_Mem_64Byte_Testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Syn_Mem_64Byte_Testbench
