module bits_counter (
    input clk,rst,
    input [2:0] D,
    output reg [2:0]count
);
    always @(posedge clk) begin
        if (~rst) begin
            count<=3'b000;
        end else begin
            if (count==3'b111) begin
                count<=3'b000;
            end else begin
                count<=count+1;
            end
        end
    end
endmodule