****************************************
Report : qor
Design : top
Version: U-2022.12-SP6
Date   : Mon May 26 00:05:26 2025
****************************************


Scenario           'scenarioFF'
Timing Path Group  '**in2reg_default**'
----------------------------------------
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'scenarioFF'
Timing Path Group  '**reg2out_default**'
----------------------------------------
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'scenarioFF'
Timing Path Group  '**in2out_default**'
----------------------------------------
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'scenarioFF'
Timing Path Group  'SYS_CLK'
----------------------------------------
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'scenarioSS'
Timing Path Group  '**in2reg_default**'
----------------------------------------
Levels of Logic:                      4
Critical Path Length:              2.85
Critical Path Slack:               6.69
Critical Path Clk Period:         10.00
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------

Scenario           'scenarioSS'
Timing Path Group  '**reg2out_default**'
----------------------------------------
Levels of Logic:                      3
Critical Path Length:              1.01
Critical Path Slack:               7.69
Critical Path Clk Period:         10.00
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------

Scenario           'scenarioSS'
Timing Path Group  '**in2out_default**'
----------------------------------------
Levels of Logic:                      4
Critical Path Length:              1.40
Critical Path Slack:               7.30
Critical Path Clk Period:         10.00
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------

Scenario           'scenarioSS'
Timing Path Group  'SYS_CLK'
----------------------------------------
Levels of Logic:                     13
Critical Path Length:             11.19
Critical Path Slack:              -1.62
Critical Path Clk Period:         10.00
Total Negative Slack:           -551.79
No. of Violating Paths:             384
----------------------------------------


Cell Count
----------------------------------------
Hierarchical Cell Count:              7
Hierarchical Port Count:           2492
Leaf Cell Count:                   2730
Buf/Inv Cell Count:                 147
Buf Cell Count:                       0
Inv Cell Count:                     147
Combinational Cell Count:          2343
   Single-bit Isolation Cell Count:                        0
   Multi-bit Isolation Cell Count:                         0
   Isolation Cell Banking Ratio:                           0.00%
   Single-bit Level Shifter Cell Count:                    0
   Multi-bit Level Shifter Cell Count:                     0
   Level Shifter Cell Banking Ratio:                       0.00%
   Single-bit ELS Cell Count:                              0
   Multi-bit ELS Cell Count:                               0
   ELS Cell Banking Ratio:                                 0.00%
Sequential Cell Count:              387
   Integrated Clock-Gating Cell Count:                     3
   Sequential Macro Cell Count:                            0
   Single-bit Sequential Cell Count:                       384
   Multi-bit Sequential Cell Count:                        0
   Sequential Cell Banking Ratio:                          0.00%
   BitsPerflop:                                            1.00
Macro Count:                          0
----------------------------------------


Area
----------------------------------------
Combinational Area:             6496.80
Noncombinational Area:          4477.20
Buf/Inv Area:                    194.80
Total Buffer Area:                 0.00
Total Inverter Area:             194.80
Macro/Black Box Area:              0.00
Net Area:                             0
Net XLength:                   36575.33
Net YLength:                   32715.01
----------------------------------------
Cell Area (netlist):                          10974.00
Cell Area (netlist and physical only):        10974.00
Net Length:                    69290.34


Design Rules
----------------------------------------
Total Number of Nets:              2867
Nets with Violations:               404
Max Trans Violations:               404
Max Cap Violations:                  18
----------------------------------------

1
