
stm32f4-usart.elf:     file format elf32-littlearm


Disassembly of section .text:

08000188 <delay_ms>:
  * @brief  wait millisecond
  * @param  wait_time : time to wait in millisecond
  * @retval None
  */
void delay_ms(uint16_t waittime)
{
 8000188:	b510      	push	{r4, lr}
 800018a:	4604      	mov	r4, r0
  //Supply APB1 Clock
  RCC_APB1PeriphClockCmd(TIM_RCC , ENABLE);
 800018c:	2001      	movs	r0, #1
 800018e:	4601      	mov	r1, r0
 8000190:	f001 fc6c 	bl	8001a6c <RCC_APB1PeriphClockCmd>

  /* Time base configuration */
  TIM_TimeBaseStructureMili.TIM_Period = ((waittime+1) * 1)-1;
 8000194:	f240 0300 	movw	r3, #0
 8000198:	f2c2 0300 	movt	r3, #8192	; 0x2000
  TIM_TimeBaseInit(TIM_NUM, &TIM_TimeBaseStructureMili);
 800019c:	4619      	mov	r1, r3
{
  //Supply APB1 Clock
  RCC_APB1PeriphClockCmd(TIM_RCC , ENABLE);

  /* Time base configuration */
  TIM_TimeBaseStructureMili.TIM_Period = ((waittime+1) * 1)-1;
 800019e:	605c      	str	r4, [r3, #4]
  TIM_TimeBaseInit(TIM_NUM, &TIM_TimeBaseStructureMili);
 80001a0:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80001a4:	f001 fd86 	bl	8001cb4 <TIM_TimeBaseInit>

  TIM_SelectOnePulseMode(TIM_NUM, TIM_OPMode_Single);
 80001a8:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80001ac:	2108      	movs	r1, #8
 80001ae:	f001 fe41 	bl	8001e34 <TIM_SelectOnePulseMode>

  TIM_SetCounter(TIM_NUM,2);
 80001b2:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80001b6:	2102      	movs	r1, #2
 80001b8:	f001 fe02 	bl	8001dc0 <TIM_SetCounter>

  /* TIM enable counter */
  TIM_Cmd(TIM_NUM, ENABLE);
 80001bc:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80001c0:	2101      	movs	r1, #1
 80001c2:	f001 fe57 	bl	8001e74 <TIM_Cmd>

  while (TIM_GetCounter(TIM_NUM)){};
 80001c6:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80001ca:	f001 fdfd 	bl	8001dc8 <TIM_GetCounter>
 80001ce:	4601      	mov	r1, r0
 80001d0:	2800      	cmp	r0, #0
 80001d2:	d1f8      	bne.n	80001c6 <delay_ms+0x3e>

  /* TIM enable counter */
  TIM_Cmd(TIM_NUM, DISABLE);
 80001d4:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
}
 80001d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  TIM_Cmd(TIM_NUM, ENABLE);

  while (TIM_GetCounter(TIM_NUM)){};

  /* TIM enable counter */
  TIM_Cmd(TIM_NUM, DISABLE);
 80001dc:	f001 be4a 	b.w	8001e74 <TIM_Cmd>

080001e0 <delay_us>:
  * @brief  wait micro second
  * @param  wait_time : time to wait in micro second
  * @retval None
  */
void delay_us(uint16_t waittime)
{
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4604      	mov	r4, r0
  //Supply APB1 Clock
  RCC_APB1PeriphClockCmd(TIM_RCC , ENABLE);
 80001e4:	2001      	movs	r0, #1
 80001e6:	4601      	mov	r1, r0
 80001e8:	f001 fc40 	bl	8001a6c <RCC_APB1PeriphClockCmd>

  /* Time base configuration */
  TIM_TimeBaseStructureMicro.TIM_Period = ((waittime+1) * 1)-1;
 80001ec:	f240 0300 	movw	r3, #0
 80001f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
  TIM_TimeBaseInit(TIM_NUM, &TIM_TimeBaseStructureMicro);
 80001f4:	f103 010c 	add.w	r1, r3, #12
{
  //Supply APB1 Clock
  RCC_APB1PeriphClockCmd(TIM_RCC , ENABLE);

  /* Time base configuration */
  TIM_TimeBaseStructureMicro.TIM_Period = ((waittime+1) * 1)-1;
 80001f8:	611c      	str	r4, [r3, #16]
  TIM_TimeBaseInit(TIM_NUM, &TIM_TimeBaseStructureMicro);
 80001fa:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80001fe:	f001 fd59 	bl	8001cb4 <TIM_TimeBaseInit>

  TIM_SelectOnePulseMode(TIM_NUM, TIM_OPMode_Single);
 8000202:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000206:	2108      	movs	r1, #8
 8000208:	f001 fe14 	bl	8001e34 <TIM_SelectOnePulseMode>

  TIM_SetCounter(TIM_NUM,2);
 800020c:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000210:	2102      	movs	r1, #2
 8000212:	f001 fdd5 	bl	8001dc0 <TIM_SetCounter>

  /* TIM enable counter */
  TIM_Cmd(TIM_NUM, ENABLE);
 8000216:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800021a:	2101      	movs	r1, #1
 800021c:	f001 fe2a 	bl	8001e74 <TIM_Cmd>

  while (TIM_GetCounter(TIM_NUM)){};
 8000220:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000224:	f001 fdd0 	bl	8001dc8 <TIM_GetCounter>
 8000228:	4601      	mov	r1, r0
 800022a:	2800      	cmp	r0, #0
 800022c:	d1f8      	bne.n	8000220 <delay_us+0x40>

  /* TIM enable counter */
  TIM_Cmd(TIM_NUM, DISABLE);
 800022e:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000

}
 8000232:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  TIM_Cmd(TIM_NUM, ENABLE);

  while (TIM_GetCounter(TIM_NUM)){};

  /* TIM enable counter */
  TIM_Cmd(TIM_NUM, DISABLE);
 8000236:	f001 be1d 	b.w	8001e74 <TIM_Cmd>
 800023a:	bf00      	nop

0800023c <microsec>:
//  TIM_Cmd(TIM_NUM, DISABLE);
  micro_count = 0;
}

uint32_t microsec(void) {
	micro_count++;
 800023c:	f240 6334 	movw	r3, #1588	; 0x634
 8000240:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000244:	6819      	ldr	r1, [r3, #0]
	return TIM_GetCounter(TIM5);
 8000246:	f640 4000 	movw	r0, #3072	; 0xc00
//  TIM_Cmd(TIM_NUM, DISABLE);
  micro_count = 0;
}

uint32_t microsec(void) {
	micro_count++;
 800024a:	1c4a      	adds	r2, r1, #1
	return TIM_GetCounter(TIM5);
 800024c:	f2c4 0000 	movt	r0, #16384	; 0x4000
//  TIM_Cmd(TIM_NUM, DISABLE);
  micro_count = 0;
}

uint32_t microsec(void) {
	micro_count++;
 8000250:	601a      	str	r2, [r3, #0]
	return TIM_GetCounter(TIM5);
 8000252:	f001 bdb9 	b.w	8001dc8 <TIM_GetCounter>
 8000256:	bf00      	nop

08000258 <delay5_start>:
/**
  * @brief  micro second
  * @param  none
  * @retval None
  */
void delay5_start(void) {
 8000258:	b510      	push	{r4, lr}
  //Supply APB1 Clock
  RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM5 , ENABLE);
 800025a:	2008      	movs	r0, #8
 800025c:	2101      	movs	r1, #1
 800025e:	f001 fc05 	bl	8001a6c <RCC_APB1PeriphClockCmd>

  /* Time base configuration */
  TimeBaseStructureMicro.TIM_Period = ((1000+1) * 1)-1;
  TIM_TimeBaseInit(TIM5, &TimeBaseStructureMicro);
 8000262:	f640 4400 	movw	r4, #3072	; 0xc00
void delay5_start(void) {
  //Supply APB1 Clock
  RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM5 , ENABLE);

  /* Time base configuration */
  TimeBaseStructureMicro.TIM_Period = ((1000+1) * 1)-1;
 8000266:	f240 0318 	movw	r3, #24
 800026a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800026e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  TIM_TimeBaseInit(TIM5, &TimeBaseStructureMicro);
 8000272:	f2c4 0400 	movt	r4, #16384	; 0x4000
 8000276:	4619      	mov	r1, r3
void delay5_start(void) {
  //Supply APB1 Clock
  RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM5 , ENABLE);

  /* Time base configuration */
  TimeBaseStructureMicro.TIM_Period = ((1000+1) * 1)-1;
 8000278:	605a      	str	r2, [r3, #4]
  TIM_TimeBaseInit(TIM5, &TimeBaseStructureMicro);
 800027a:	4620      	mov	r0, r4
 800027c:	f001 fd1a 	bl	8001cb4 <TIM_TimeBaseInit>

//  TIM_SelectOnePulseMode(TIM5, TIM_OPMode_Single);

  TIM_SetCounter(TIM5,2);
 8000280:	4620      	mov	r0, r4
 8000282:	2102      	movs	r1, #2
 8000284:	f001 fd9c 	bl	8001dc0 <TIM_SetCounter>

  /* TIM enable counter */
  TIM_Cmd(TIM5, ENABLE);
 8000288:	4620      	mov	r0, r4
 800028a:	2101      	movs	r1, #1
 800028c:	f001 fdf2 	bl	8001e74 <TIM_Cmd>

//  while (TIM_GetCounter(TIM_NUM)){};

  /* TIM enable counter */
//  TIM_Cmd(TIM_NUM, DISABLE);
  micro_count = 0;
 8000290:	f240 6334 	movw	r3, #1588	; 0x634
 8000294:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000298:	2200      	movs	r2, #0
 800029a:	601a      	str	r2, [r3, #0]
}
 800029c:	bd10      	pop	{r4, pc}
 800029e:	bf00      	nop

080002a0 <PinPort>:
	if (mode == GPIO_Mode_OUT)
		return (GPIO_ReadOutputDataBit(port, PinBit(portpin)) ? SET : RESET);
	return (GPIO_ReadInputDataBit(port, PinBit(portpin)) ? SET : RESET);
}

GPIO_TypeDef * PinPort(GPIOPin portpin) {
 80002a0:	f240 0324 	movw	r3, #36	; 0x24
 80002a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80002a8:	f3c0 2003 	ubfx	r0, r0, #8, #4
	return Port[portpin >> 8 & 0x0f];
}
 80002ac:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 80002b0:	4770      	bx	lr
 80002b2:	bf00      	nop

080002b4 <PinBit>:

uint16_t PinBit(GPIOPin portpin) {
 80002b4:	f000 010f 	and.w	r1, r0, #15
 80002b8:	2301      	movs	r3, #1
 80002ba:	fa13 f001 	lsls.w	r0, r3, r1
	return ((uint16_t)1)<<(portpin &0x0f);
}
 80002be:	b280      	uxth	r0, r0
 80002c0:	4770      	bx	lr
 80002c2:	bf00      	nop

080002c4 <PinSource>:

uint8_t PinSource(GPIOPin portpin) {
	return portpin & 0x0f;
}
 80002c4:	f000 000f 	and.w	r0, r0, #15
 80002c8:	4770      	bx	lr
 80002ca:	bf00      	nop

080002cc <GPIOWrite>:
	GPIO_Init(port, &GPIO_InitStructure);
}


void GPIOWrite(GPIO_TypeDef * port, uint16_t bits) {
	GPIO_Write(port, bits);
 80002cc:	f001 b974 	b.w	80015b8 <GPIO_Write>

080002d0 <GPIOMode>:
uint8_t PinSource(GPIOPin portpin) {
	return portpin & 0x0f;
}

void GPIOMode(GPIO_TypeDef * port, uint16_t pinbit, GPIOMode_TypeDef mode,
              GPIOSpeed_TypeDef clk, GPIOOType_TypeDef otype, GPIOPuPd_TypeDef pupd) {
 80002d0:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
	if ( port == GPIOB ) {
 80002d4:	f240 4c00 	movw	ip, #1024	; 0x400
 80002d8:	f2c4 0c02 	movt	ip, #16386	; 0x4002
uint8_t PinSource(GPIOPin portpin) {
	return portpin & 0x0f;
}

void GPIOMode(GPIO_TypeDef * port, uint16_t pinbit, GPIOMode_TypeDef mode,
              GPIOSpeed_TypeDef clk, GPIOOType_TypeDef otype, GPIOPuPd_TypeDef pupd) {
 80002dc:	b083      	sub	sp, #12
	if ( port == GPIOB ) {
 80002de:	4560      	cmp	r0, ip
uint8_t PinSource(GPIOPin portpin) {
	return portpin & 0x0f;
}

void GPIOMode(GPIO_TypeDef * port, uint16_t pinbit, GPIOMode_TypeDef mode,
              GPIOSpeed_TypeDef clk, GPIOOType_TypeDef otype, GPIOPuPd_TypeDef pupd) {
 80002e0:	4604      	mov	r4, r0
 80002e2:	460d      	mov	r5, r1
 80002e4:	4616      	mov	r6, r2
 80002e6:	461f      	mov	r7, r3
 80002e8:	f89d a028 	ldrb.w	sl, [sp, #40]	; 0x28
 80002ec:	f89d 802c 	ldrb.w	r8, [sp, #44]	; 0x2c
	if ( port == GPIOB ) {
 80002f0:	d044      	beq.n	800037c <GPIOMode+0xac>
		RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOB, ENABLE);
	} else if ( port == GPIOC ) {
 80002f2:	f640 0300 	movw	r3, #2048	; 0x800
 80002f6:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80002fa:	4298      	cmp	r0, r3
 80002fc:	d043      	beq.n	8000386 <GPIOMode+0xb6>
		RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOC, ENABLE);
	} else if ( port == GPIOD ) {
 80002fe:	f640 4000 	movw	r0, #3072	; 0xc00
 8000302:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8000306:	4284      	cmp	r4, r0
 8000308:	d042      	beq.n	8000390 <GPIOMode+0xc0>
		RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOD, ENABLE);
	} else if ( port == GPIOE ) {
 800030a:	f241 0100 	movw	r1, #4096	; 0x1000
 800030e:	f2c4 0102 	movt	r1, #16386	; 0x4002
 8000312:	428c      	cmp	r4, r1
 8000314:	d041      	beq.n	800039a <GPIOMode+0xca>
		RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOE, ENABLE);
	} else if ( port == GPIOF ) {
 8000316:	f241 4200 	movw	r2, #5120	; 0x1400
 800031a:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800031e:	4294      	cmp	r4, r2
 8000320:	d040      	beq.n	80003a4 <GPIOMode+0xd4>
		RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOF, ENABLE);
	} else if ( port == GPIOG ) {
 8000322:	f641 0e00 	movw	lr, #6144	; 0x1800
 8000326:	f2c4 0e02 	movt	lr, #16386	; 0x4002
 800032a:	4574      	cmp	r4, lr
 800032c:	d03f      	beq.n	80003ae <GPIOMode+0xde>
		RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOG, ENABLE);
	} else if ( port == GPIOH ) {
 800032e:	f641 4c00 	movw	ip, #7168	; 0x1c00
 8000332:	f2c4 0c02 	movt	ip, #16386	; 0x4002
 8000336:	4564      	cmp	r4, ip
 8000338:	d03e      	beq.n	80003b8 <GPIOMode+0xe8>
		RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOH, ENABLE);
	} else if ( port == GPIOI ) {
 800033a:	f242 0300 	movw	r3, #8192	; 0x2000
 800033e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000342:	429c      	cmp	r4, r3
 8000344:	d03d      	beq.n	80003c2 <GPIOMode+0xf2>
		RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOI, ENABLE);
	} else if ( port == GPIOA ) {
 8000346:	f240 0000 	movw	r0, #0
 800034a:	f2c4 0002 	movt	r0, #16386	; 0x4002
 800034e:	4284      	cmp	r4, r0
 8000350:	d00f      	beq.n	8000372 <GPIOMode+0xa2>
	GPIO_InitStructure.GPIO_Mode = mode;
	GPIO_InitStructure.GPIO_OType = otype;
	GPIO_InitStructure.GPIO_PuPd = pupd;
	GPIO_InitStructure.GPIO_Speed = clk;
	//
	GPIO_Init(port, &GPIO_InitStructure);
 8000352:	4620      	mov	r0, r4
 8000354:	4669      	mov	r1, sp
	}
	// assumes port is already waked up.

	GPIO_InitTypeDef GPIO_InitStructure;
        
	GPIO_InitStructure.GPIO_Pin = pinbit;
 8000356:	9500      	str	r5, [sp, #0]
	GPIO_InitStructure.GPIO_Mode = mode;
 8000358:	f88d 6004 	strb.w	r6, [sp, #4]
	GPIO_InitStructure.GPIO_OType = otype;
 800035c:	f88d a006 	strb.w	sl, [sp, #6]
	GPIO_InitStructure.GPIO_PuPd = pupd;
 8000360:	f88d 8007 	strb.w	r8, [sp, #7]
	GPIO_InitStructure.GPIO_Speed = clk;
 8000364:	f88d 7005 	strb.w	r7, [sp, #5]
	//
	GPIO_Init(port, &GPIO_InitStructure);
 8000368:	f000 fd64 	bl	8000e34 <GPIO_Init>
}
 800036c:	b003      	add	sp, #12
 800036e:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
	} else if ( port == GPIOH ) {
		RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOH, ENABLE);
	} else if ( port == GPIOI ) {
		RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOI, ENABLE);
	} else if ( port == GPIOA ) {
		RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 8000372:	2001      	movs	r0, #1
 8000374:	4601      	mov	r1, r0
 8000376:	f001 fb43 	bl	8001a00 <RCC_AHB1PeriphClockCmd>
 800037a:	e7ea      	b.n	8000352 <GPIOMode+0x82>
}

void GPIOMode(GPIO_TypeDef * port, uint16_t pinbit, GPIOMode_TypeDef mode,
              GPIOSpeed_TypeDef clk, GPIOOType_TypeDef otype, GPIOPuPd_TypeDef pupd) {
	if ( port == GPIOB ) {
		RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOB, ENABLE);
 800037c:	2002      	movs	r0, #2
 800037e:	2101      	movs	r1, #1
 8000380:	f001 fb3e 	bl	8001a00 <RCC_AHB1PeriphClockCmd>
 8000384:	e7e5      	b.n	8000352 <GPIOMode+0x82>
	} else if ( port == GPIOC ) {
		RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOC, ENABLE);
 8000386:	2004      	movs	r0, #4
 8000388:	2101      	movs	r1, #1
 800038a:	f001 fb39 	bl	8001a00 <RCC_AHB1PeriphClockCmd>
 800038e:	e7e0      	b.n	8000352 <GPIOMode+0x82>
	} else if ( port == GPIOD ) {
		RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOD, ENABLE);
 8000390:	2008      	movs	r0, #8
 8000392:	2101      	movs	r1, #1
 8000394:	f001 fb34 	bl	8001a00 <RCC_AHB1PeriphClockCmd>
 8000398:	e7db      	b.n	8000352 <GPIOMode+0x82>
	} else if ( port == GPIOE ) {
		RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOE, ENABLE);
 800039a:	2010      	movs	r0, #16
 800039c:	2101      	movs	r1, #1
 800039e:	f001 fb2f 	bl	8001a00 <RCC_AHB1PeriphClockCmd>
 80003a2:	e7d6      	b.n	8000352 <GPIOMode+0x82>
	} else if ( port == GPIOF ) {
		RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOF, ENABLE);
 80003a4:	2020      	movs	r0, #32
 80003a6:	2101      	movs	r1, #1
 80003a8:	f001 fb2a 	bl	8001a00 <RCC_AHB1PeriphClockCmd>
 80003ac:	e7d1      	b.n	8000352 <GPIOMode+0x82>
	} else if ( port == GPIOG ) {
		RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOG, ENABLE);
 80003ae:	2040      	movs	r0, #64	; 0x40
 80003b0:	2101      	movs	r1, #1
 80003b2:	f001 fb25 	bl	8001a00 <RCC_AHB1PeriphClockCmd>
 80003b6:	e7cc      	b.n	8000352 <GPIOMode+0x82>
	} else if ( port == GPIOH ) {
		RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOH, ENABLE);
 80003b8:	2080      	movs	r0, #128	; 0x80
 80003ba:	2101      	movs	r1, #1
 80003bc:	f001 fb20 	bl	8001a00 <RCC_AHB1PeriphClockCmd>
 80003c0:	e7c7      	b.n	8000352 <GPIOMode+0x82>
	} else if ( port == GPIOI ) {
		RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOI, ENABLE);
 80003c2:	f44f 7080 	mov.w	r0, #256	; 0x100
 80003c6:	2101      	movs	r1, #1
 80003c8:	f001 fb1a 	bl	8001a00 <RCC_AHB1PeriphClockCmd>
 80003cc:	e7c1      	b.n	8000352 <GPIOMode+0x82>
 80003ce:	bf00      	nop

080003d0 <pinMode>:
	}
	return 16;
}
*/

void pinMode(GPIOPin portpin, GPIOMode_TypeDef mode) {
 80003d0:	b5f0      	push	{r4, r5, r6, r7, lr}

	GPIO_InitTypeDef GPIO_InitStructure;

	RCC_AHB1PeriphClockCmd(PortPeriph[portpin>>8 & 0x0f], ENABLE);
 80003d2:	f240 0424 	movw	r4, #36	; 0x24
 80003d6:	f3c0 2503 	ubfx	r5, r0, #8, #4
 80003da:	f2c2 0400 	movt	r4, #8192	; 0x2000
 80003de:	eb04 0385 	add.w	r3, r4, r5, lsl #2
	}
	return 16;
}
*/

void pinMode(GPIOPin portpin, GPIOMode_TypeDef mode) {
 80003e2:	b083      	sub	sp, #12
 80003e4:	4606      	mov	r6, r0
 80003e6:	460f      	mov	r7, r1

	GPIO_InitTypeDef GPIO_InitStructure;

	RCC_AHB1PeriphClockCmd(PortPeriph[portpin>>8 & 0x0f], ENABLE);
 80003e8:	6a98      	ldr	r0, [r3, #40]	; 0x28
 80003ea:	2101      	movs	r1, #1
 80003ec:	f001 fb08 	bl	8001a00 <RCC_AHB1PeriphClockCmd>

	GPIO_InitStructure.GPIO_Pin = PinBit(portpin);
 80003f0:	2101      	movs	r1, #1
 80003f2:	f006 000f 	and.w	r0, r6, #15
 80003f6:	fa11 f600 	lsls.w	r6, r1, r0
	GPIO_InitStructure.GPIO_Mode = mode;
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 80003fa:	2300      	movs	r3, #0

	GPIO_InitTypeDef GPIO_InitStructure;

	RCC_AHB1PeriphClockCmd(PortPeriph[portpin>>8 & 0x0f], ENABLE);

	GPIO_InitStructure.GPIO_Pin = PinBit(portpin);
 80003fc:	b2b6      	uxth	r6, r6
	GPIO_InitStructure.GPIO_Mode = mode;
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80003fe:	2202      	movs	r2, #2
	//
	GPIO_Init(Port[portpin>>8 & 0x0f], &GPIO_InitStructure);
 8000400:	f854 0025 	ldr.w	r0, [r4, r5, lsl #2]
 8000404:	4669      	mov	r1, sp

	GPIO_InitTypeDef GPIO_InitStructure;

	RCC_AHB1PeriphClockCmd(PortPeriph[portpin>>8 & 0x0f], ENABLE);

	GPIO_InitStructure.GPIO_Pin = PinBit(portpin);
 8000406:	9600      	str	r6, [sp, #0]
	GPIO_InitStructure.GPIO_Mode = mode;
 8000408:	f88d 7004 	strb.w	r7, [sp, #4]
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 800040c:	f88d 3007 	strb.w	r3, [sp, #7]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8000410:	f88d 2005 	strb.w	r2, [sp, #5]

	RCC_AHB1PeriphClockCmd(PortPeriph[portpin>>8 & 0x0f], ENABLE);

	GPIO_InitStructure.GPIO_Pin = PinBit(portpin);
	GPIO_InitStructure.GPIO_Mode = mode;
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8000414:	f88d 3006 	strb.w	r3, [sp, #6]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	//
	GPIO_Init(Port[portpin>>8 & 0x0f], &GPIO_InitStructure);
 8000418:	f000 fd0c 	bl	8000e34 <GPIO_Init>
}
 800041c:	b003      	add	sp, #12
 800041e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08000420 <digitalRead>:
GPIO_TypeDef * PinPort(GPIOPin portpin) {
	return Port[portpin >> 8 & 0x0f];
}

uint16_t PinBit(GPIOPin portpin) {
	return ((uint16_t)1)<<(portpin &0x0f);
 8000420:	2201      	movs	r2, #1
	} else {
		GPIO_ResetBits(Port[portpin >>8 & 0x0f], PinBit(portpin));
	}
}

uint8_t digitalRead(GPIOPin portpin) {
 8000422:	b508      	push	{r3, lr}
GPIO_TypeDef * PinPort(GPIOPin portpin) {
	return Port[portpin >> 8 & 0x0f];
}

uint16_t PinBit(GPIOPin portpin) {
	return ((uint16_t)1)<<(portpin &0x0f);
 8000424:	f000 030f 	and.w	r3, r0, #15
 8000428:	fa12 f103 	lsls.w	r1, r2, r3
		GPIO_ResetBits(Port[portpin >>8 & 0x0f], PinBit(portpin));
	}
}

uint8_t digitalRead(GPIOPin portpin) {
	GPIO_TypeDef * port = Port[portpin>>8 & 0x0f];
 800042c:	f240 0324 	movw	r3, #36	; 0x24
 8000430:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000434:	f3c0 2003 	ubfx	r0, r0, #8, #4
 8000438:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
GPIO_TypeDef * PinPort(GPIOPin portpin) {
	return Port[portpin >> 8 & 0x0f];
}

uint16_t PinBit(GPIOPin portpin) {
	return ((uint16_t)1)<<(portpin &0x0f);
 800043c:	b289      	uxth	r1, r1
	}
}

uint8_t digitalRead(GPIOPin portpin) {
	GPIO_TypeDef * port = Port[portpin>>8 & 0x0f];
	uint8_t mode = (port->MODER) >> (PinBit(portpin) * 2);
 800043e:	6802      	ldr	r2, [r0, #0]
	if (mode == GPIO_Mode_OUT)
 8000440:	004b      	lsls	r3, r1, #1
 8000442:	fa32 f303 	lsrs.w	r3, r2, r3
 8000446:	b2db      	uxtb	r3, r3
 8000448:	2b01      	cmp	r3, #1
 800044a:	d005      	beq.n	8000458 <digitalRead+0x38>
		return (GPIO_ReadOutputDataBit(port, PinBit(portpin)) ? SET : RESET);
	return (GPIO_ReadInputDataBit(port, PinBit(portpin)) ? SET : RESET);
 800044c:	f001 f896 	bl	800157c <GPIO_ReadInputDataBit>
 8000450:	3800      	subs	r0, #0
 8000452:	bf18      	it	ne
 8000454:	2001      	movne	r0, #1
}
 8000456:	bd08      	pop	{r3, pc}

uint8_t digitalRead(GPIOPin portpin) {
	GPIO_TypeDef * port = Port[portpin>>8 & 0x0f];
	uint8_t mode = (port->MODER) >> (PinBit(portpin) * 2);
	if (mode == GPIO_Mode_OUT)
		return (GPIO_ReadOutputDataBit(port, PinBit(portpin)) ? SET : RESET);
 8000458:	f001 f89a 	bl	8001590 <GPIO_ReadOutputDataBit>
 800045c:	3800      	subs	r0, #0
 800045e:	bf18      	it	ne
 8000460:	2001      	movne	r0, #1
 8000462:	bd08      	pop	{r3, pc}

08000464 <digitalWrite>:
	//
	GPIO_Init(Port[portpin>>8 & 0x0f], &GPIO_InitStructure);
}

void digitalWrite(GPIOPin portpin, uint8_t bit) {
	if (bit) {
 8000464:	b971      	cbnz	r1, 8000484 <digitalWrite+0x20>
		//? Bit_SET : Bit_RESET ));
		GPIO_SetBits(Port[portpin >>8 & 0x0f], PinBit(portpin));
	} else {
		GPIO_ResetBits(Port[portpin >>8 & 0x0f], PinBit(portpin));
 8000466:	f000 030f 	and.w	r3, r0, #15
 800046a:	2101      	movs	r1, #1
 800046c:	4099      	lsls	r1, r3
 800046e:	f240 0224 	movw	r2, #36	; 0x24
 8000472:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8000476:	f3c0 2c03 	ubfx	ip, r0, #8, #4
 800047a:	f852 002c 	ldr.w	r0, [r2, ip, lsl #2]
 800047e:	b289      	uxth	r1, r1
 8000480:	f001 b892 	b.w	80015a8 <GPIO_ResetBits>
}

void digitalWrite(GPIOPin portpin, uint8_t bit) {
	if (bit) {
		//? Bit_SET : Bit_RESET ));
		GPIO_SetBits(Port[portpin >>8 & 0x0f], PinBit(portpin));
 8000484:	f000 030f 	and.w	r3, r0, #15
 8000488:	2201      	movs	r2, #1
 800048a:	fa12 f103 	lsls.w	r1, r2, r3
 800048e:	f240 0324 	movw	r3, #36	; 0x24
 8000492:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000496:	f3c0 2003 	ubfx	r0, r0, #8, #4
 800049a:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 800049e:	b289      	uxth	r1, r1
 80004a0:	f001 b880 	b.w	80015a4 <GPIO_SetBits>

080004a4 <SysTick_Handler>:
#include "systick.h"

volatile uint32_t _systick_counter;

void SysTick_Handler(void) {
	_systick_counter++; /* increment timeTicks counter */
 80004a4:	f240 6338 	movw	r3, #1592	; 0x638
 80004a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80004ac:	6818      	ldr	r0, [r3, #0]
 80004ae:	1c42      	adds	r2, r0, #1
 80004b0:	601a      	str	r2, [r3, #0]
}
 80004b2:	4770      	bx	lr

080004b4 <SysTick_delay>:

void SysTick_delay(const uint32_t dlyTicks) {
	uint32_t currTicks = _systick_counter;
 80004b4:	f240 6338 	movw	r3, #1592	; 0x638
 80004b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80004bc:	681a      	ldr	r2, [r3, #0]

	while ((_systick_counter - currTicks) < dlyTicks)
 80004be:	6819      	ldr	r1, [r3, #0]
 80004c0:	1a89      	subs	r1, r1, r2
 80004c2:	4281      	cmp	r1, r0
 80004c4:	d3fb      	bcc.n	80004be <SysTick_delay+0xa>
		;
}
 80004c6:	4770      	bx	lr

080004c8 <SysTick_count>:
	}
*/
}

uint32_t SysTick_count() {
	return _systick_counter;
 80004c8:	f240 6338 	movw	r3, #1592	; 0x638
 80004cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80004d0:	6818      	ldr	r0, [r3, #0]
}
 80004d2:	4770      	bx	lr

080004d4 <SysTick_Start>:

	while ((_systick_counter - currTicks) < dlyTicks)
		;
}

void SysTick_Start(void) {
 80004d4:	b500      	push	{lr}
 80004d6:	b085      	sub	sp, #20
	RCC_ClocksTypeDef RCC_Clocks;
	  /* SysTick end of count event each 1ms */
	  RCC_GetClocksFreq(&RCC_Clocks);
 80004d8:	4668      	mov	r0, sp
 80004da:	f001 fa05 	bl	80018e8 <RCC_GetClocksFreq>
 */
static __INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */

  SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
 80004de:	9801      	ldr	r0, [sp, #4]
 80004e0:	f644 53d3 	movw	r3, #19923	; 0x4dd3
 80004e4:	f2c1 0362 	movt	r3, #4194	; 0x1062
 80004e8:	fba3 2c00 	umull	r2, ip, r3, r0
 80004ec:	f24e 0310 	movw	r3, #57360	; 0xe010
 80004f0:	f3cc 1197 	ubfx	r1, ip, #6, #24
    \param [in]  priority  Priority to set
 */
static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 80004f4:	f64e 5200 	movw	r2, #60672	; 0xed00
 */
static __INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */

  SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
 80004f8:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80004fc:	1e48      	subs	r0, r1, #1
    \param [in]  priority  Priority to set
 */
static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 80004fe:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8000502:	f06f 010f 	mvn.w	r1, #15
 */
static __INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */

  SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
 8000506:	6058      	str	r0, [r3, #4]
    \param [in]  priority  Priority to set
 */
static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 8000508:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
{
  if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */

  SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Cortex-M0 System Interrupts */
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 800050c:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800050e:	2207      	movs	r2, #7
{
  if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */

  SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Cortex-M0 System Interrupts */
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 8000510:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000512:	601a      	str	r2, [r3, #0]
		// Handle Error
		while (1)
			;
	}
*/
}
 8000514:	b005      	add	sp, #20
 8000516:	bd00      	pop	{pc}

08000518 <buffer_clear>:
};

USARTRing rxring[6], txring[6];

void buffer_clear(USARTRing * r) {
	r->head = 0;
 8000518:	2300      	movs	r3, #0
	r->tail = 0;
	r->count = 0;
 800051a:	f8a0 3104 	strh.w	r3, [r0, #260]	; 0x104
};

USARTRing rxring[6], txring[6];

void buffer_clear(USARTRing * r) {
	r->head = 0;
 800051e:	f8a0 3100 	strh.w	r3, [r0, #256]	; 0x100
	r->tail = 0;
 8000522:	f8a0 3102 	strh.w	r3, [r0, #258]	; 0x102
	r->count = 0;
}
 8000526:	4770      	bx	lr

08000528 <buffer_count>:

uint16_t buffer_count(USARTRing * r) {
	return r->count;
}
 8000528:	f8b0 0104 	ldrh.w	r0, [r0, #260]	; 0x104
 800052c:	4770      	bx	lr
 800052e:	bf00      	nop

08000530 <buffer_is_full>:

uint8_t buffer_is_full(USARTRing * r) {
	if ( (r->head == r->tail) && (r->count > 0) ) {
 8000530:	f9b0 2100 	ldrsh.w	r2, [r0, #256]	; 0x100
 8000534:	f9b0 3102 	ldrsh.w	r3, [r0, #258]	; 0x102
 8000538:	429a      	cmp	r2, r3
 800053a:	d001      	beq.n	8000540 <buffer_is_full+0x10>
 800053c:	2000      	movs	r0, #0
 800053e:	4770      	bx	lr
 8000540:	f8b0 0104 	ldrh.w	r0, [r0, #260]	; 0x104
 8000544:	3800      	subs	r0, #0
 8000546:	bf18      	it	ne
 8000548:	2001      	movne	r0, #1
		return 1;
	}
	return 0;
}
 800054a:	4770      	bx	lr

0800054c <buffer_enque>:
uint16_t buffer_count(USARTRing * r) {
	return r->count;
}

uint8_t buffer_is_full(USARTRing * r) {
	if ( (r->head == r->tail) && (r->count > 0) ) {
 800054c:	f8b0 c100 	ldrh.w	ip, [r0, #256]	; 0x100
		return 1;
	}
	return 0;
}

uint16_t buffer_enque(USARTRing * r, uint16_t w) {
 8000550:	b410      	push	{r4}
uint16_t buffer_count(USARTRing * r) {
	return r->count;
}

uint8_t buffer_is_full(USARTRing * r) {
	if ( (r->head == r->tail) && (r->count > 0) ) {
 8000552:	f9b0 4102 	ldrsh.w	r4, [r0, #258]	; 0x102
 8000556:	fa0f f28c 	sxth.w	r2, ip
 800055a:	4294      	cmp	r4, r2
		return 1;
	}
	return 0;
}

uint16_t buffer_enque(USARTRing * r, uint16_t w) {
 800055c:	4603      	mov	r3, r0
uint16_t buffer_count(USARTRing * r) {
	return r->count;
}

uint8_t buffer_is_full(USARTRing * r) {
	if ( (r->head == r->tail) && (r->count > 0) ) {
 800055e:	d017      	beq.n	8000590 <buffer_enque+0x44>
}

uint16_t buffer_enque(USARTRing * r, uint16_t w) {
	if ( buffer_is_full(r) )
		return 0xffff;
	r->buf[r->head++] = w;
 8000560:	f10c 0c01 	add.w	ip, ip, #1
	r->count++;
	r->head %= USART_BUFFER_SIZE;
 8000564:	fa0f f48c 	sxth.w	r4, ip
 8000568:	17e0      	asrs	r0, r4, #31
 800056a:	0e40      	lsrs	r0, r0, #25
 800056c:	eb04 0c00 	add.w	ip, r4, r0

uint16_t buffer_enque(USARTRing * r, uint16_t w) {
	if ( buffer_is_full(r) )
		return 0xffff;
	r->buf[r->head++] = w;
	r->count++;
 8000570:	f8b3 4104 	ldrh.w	r4, [r3, #260]	; 0x104
	r->head %= USART_BUFFER_SIZE;
 8000574:	f00c 0c7f 	and.w	ip, ip, #127	; 0x7f
 8000578:	ebc0 000c 	rsb	r0, r0, ip

uint16_t buffer_enque(USARTRing * r, uint16_t w) {
	if ( buffer_is_full(r) )
		return 0xffff;
	r->buf[r->head++] = w;
	r->count++;
 800057c:	3401      	adds	r4, #1
	r->head %= USART_BUFFER_SIZE;
 800057e:	f8a3 0100 	strh.w	r0, [r3, #256]	; 0x100
}

uint16_t buffer_enque(USARTRing * r, uint16_t w) {
	if ( buffer_is_full(r) )
		return 0xffff;
	r->buf[r->head++] = w;
 8000582:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	r->count++;
 8000586:	f8a3 4104 	strh.w	r4, [r3, #260]	; 0x104
	r->head %= USART_BUFFER_SIZE;
	return w;
}
 800058a:	4608      	mov	r0, r1
 800058c:	bc10      	pop	{r4}
 800058e:	4770      	bx	lr
uint16_t buffer_count(USARTRing * r) {
	return r->count;
}

uint8_t buffer_is_full(USARTRing * r) {
	if ( (r->head == r->tail) && (r->count > 0) ) {
 8000590:	f8b0 0104 	ldrh.w	r0, [r0, #260]	; 0x104
 8000594:	2800      	cmp	r0, #0
 8000596:	d0e3      	beq.n	8000560 <buffer_enque+0x14>
 8000598:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800059c:	e7f5      	b.n	800058a <buffer_enque+0x3e>
 800059e:	bf00      	nop

080005a0 <buffer_deque>:
	r->tail = 0;
	r->count = 0;
}

uint16_t buffer_count(USARTRing * r) {
	return r->count;
 80005a0:	f8b0 2104 	ldrh.w	r2, [r0, #260]	; 0x104
	r->count++;
	r->head %= USART_BUFFER_SIZE;
	return w;
}

uint16_t buffer_deque(USARTRing * r) {
 80005a4:	4603      	mov	r3, r0
	r->tail = 0;
	r->count = 0;
}

uint16_t buffer_count(USARTRing * r) {
	return r->count;
 80005a6:	b1b2      	cbz	r2, 80005d6 <buffer_deque+0x36>

uint16_t buffer_deque(USARTRing * r) {
	uint16_t w;
	if ( buffer_count(r) == 0 )
		return 0xffff;
	w = r->buf[r->tail++];
 80005a8:	f8b0 0102 	ldrh.w	r0, [r0, #258]	; 0x102
	r->count--;
 80005ac:	3a01      	subs	r2, #1

uint16_t buffer_deque(USARTRing * r) {
	uint16_t w;
	if ( buffer_count(r) == 0 )
		return 0xffff;
	w = r->buf[r->tail++];
 80005ae:	f100 0c01 	add.w	ip, r0, #1
	r->count--;
	r->tail %= USART_BUFFER_SIZE;
 80005b2:	fa0f fc8c 	sxth.w	ip, ip
 80005b6:	ea4f 71ec 	mov.w	r1, ip, asr #31
 80005ba:	0e49      	lsrs	r1, r1, #25
 80005bc:	448c      	add	ip, r1
 80005be:	f00c 0c7f 	and.w	ip, ip, #127	; 0x7f
 80005c2:	ebc1 010c 	rsb	r1, r1, ip

uint16_t buffer_deque(USARTRing * r) {
	uint16_t w;
	if ( buffer_count(r) == 0 )
		return 0xffff;
	w = r->buf[r->tail++];
 80005c6:	b200      	sxth	r0, r0
 80005c8:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
	r->count--;
	r->tail %= USART_BUFFER_SIZE;
 80005cc:	f8a3 1102 	strh.w	r1, [r3, #258]	; 0x102
uint16_t buffer_deque(USARTRing * r) {
	uint16_t w;
	if ( buffer_count(r) == 0 )
		return 0xffff;
	w = r->buf[r->tail++];
	r->count--;
 80005d0:	f8a3 2104 	strh.w	r2, [r3, #260]	; 0x104
	r->tail %= USART_BUFFER_SIZE;
	return w;
}
 80005d4:	4770      	bx	lr
	r->tail = 0;
	r->count = 0;
}

uint16_t buffer_count(USARTRing * r) {
	return r->count;
 80005d6:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80005da:	4770      	bx	lr

080005dc <usart_read>:
uint16_t usart_bare_read(USARTSerial usx) {
	return USART_ReceiveData(usartx[usx]);
}

uint16_t usart_read(USARTSerial usx) {
	uint16_t w = buffer_deque(&rxring[usx]);
 80005dc:	f640 4160 	movw	r1, #3168	; 0xc60
 80005e0:	f2c2 0100 	movt	r1, #8192	; 0x2000
 80005e4:	f44f 7283 	mov.w	r2, #262	; 0x106

uint16_t usart_bare_read(USARTSerial usx) {
	return USART_ReceiveData(usartx[usx]);
}

uint16_t usart_read(USARTSerial usx) {
 80005e8:	b508      	push	{r3, lr}
	uint16_t w = buffer_deque(&rxring[usx]);
 80005ea:	fb02 1000 	mla	r0, r2, r0, r1
 80005ee:	f7ff ffd7 	bl	80005a0 <buffer_deque>
	if ( w == 0xffff ) return 0; // buffer is empty
 80005f2:	f64f 73ff 	movw	r3, #65535	; 0xffff
	return w;
}
 80005f6:	4298      	cmp	r0, r3
 80005f8:	bf08      	it	eq
 80005fa:	2000      	moveq	r0, #0
 80005fc:	bd08      	pop	{r3, pc}
 80005fe:	bf00      	nop

08000600 <usart_peek>:
	r->tail = 0;
	r->count = 0;
}

uint16_t buffer_count(USARTRing * r) {
	return r->count;
 8000600:	f640 4360 	movw	r3, #3168	; 0xc60
 8000604:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000608:	f44f 7283 	mov.w	r2, #262	; 0x106
 800060c:	fb02 3200 	mla	r2, r2, r0, r3
 8000610:	f8b2 1104 	ldrh.w	r1, [r2, #260]	; 0x104
 8000614:	b149      	cbz	r1, 800062a <usart_peek+0x2a>
	buffer_clear(&txring[usx]);
}

uint16_t usart_peek(USARTSerial usx) {
	if ( ! buffer_count(&rxring[usx]) == 0 )
		return rxring[usx].buf[rxring[usx].tail];
 8000616:	f9b2 2102 	ldrsh.w	r2, [r2, #258]	; 0x102
 800061a:	eb00 1c80 	add.w	ip, r0, r0, lsl #6
 800061e:	eb00 004c 	add.w	r0, r0, ip, lsl #1
 8000622:	1880      	adds	r0, r0, r2
 8000624:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
	return 0xffff;
}
 8000628:	4770      	bx	lr
	r->tail = 0;
	r->count = 0;
}

uint16_t buffer_count(USARTRing * r) {
	return r->count;
 800062a:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800062e:	4770      	bx	lr

08000630 <usart_available>:
	if ( ! buffer_count(&rxring[usx]) == 0 )
		return rxring[usx].buf[rxring[usx].tail];
	return 0xffff;
}

uint16_t usart_available(USARTSerial usx) {
 8000630:	f640 4160 	movw	r1, #3168	; 0xc60
 8000634:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8000638:	f44f 7283 	mov.w	r2, #262	; 0x106
 800063c:	fb02 1300 	mla	r3, r2, r0, r1
	return buffer_count(&rxring[usx]);
}
 8000640:	f8b3 0104 	ldrh.w	r0, [r3, #260]	; 0x104
 8000644:	4770      	bx	lr
 8000646:	bf00      	nop

08000648 <usart_bare_read>:
	while (*s)
		usart_write(usx, (uint16_t) *s++);
}

uint16_t usart_bare_read(USARTSerial usx) {
	return USART_ReceiveData(usartx[usx]);
 8000648:	f240 0398 	movw	r3, #152	; 0x98
 800064c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000650:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 8000654:	f002 bbea 	b.w	8002e2c <USART_ReceiveData>

08000658 <USART6_IRQHandler>:
		}
	}
}

void USART6_IRQHandler(void) {
	if (USART_GetITStatus(USART6, USART_IT_RXNE )) {
 8000658:	f241 4000 	movw	r0, #5120	; 0x1400
			USART_SendData(UART5, buffer_deque(&txring[UART5Serial]));
		}
	}
}

void USART6_IRQHandler(void) {
 800065c:	b510      	push	{r4, lr}
	if (USART_GetITStatus(USART6, USART_IT_RXNE )) {
 800065e:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8000662:	f240 5125 	movw	r1, #1317	; 0x525
 8000666:	f002 fccb 	bl	8003000 <USART_GetITStatus>
 800066a:	2800      	cmp	r0, #0
 800066c:	d131      	bne.n	80006d2 <USART6_IRQHandler+0x7a>
		buffer_enque(&rxring[USART6Serial], USART_ReceiveData(USART6) );
	}

	if (USART_GetITStatus(USART6, USART_IT_TXE )) {
 800066e:	f241 4000 	movw	r0, #5120	; 0x1400
 8000672:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8000676:	f240 7127 	movw	r1, #1831	; 0x727
 800067a:	f002 fcc1 	bl	8003000 <USART_GetITStatus>
 800067e:	2800      	cmp	r0, #0
 8000680:	d026      	beq.n	80006d0 <USART6_IRQHandler+0x78>
		if (txring[USART6Serial].count == 0) {
 8000682:	f240 603c 	movw	r0, #1596	; 0x63c
 8000686:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800068a:	f8b0 2622 	ldrh.w	r2, [r0, #1570]	; 0x622
 800068e:	b16a      	cbz	r2, 80006ac <USART6_IRQHandler+0x54>
			USART_ITConfig(USART6, USART_IT_TXE, (FunctionalState) DISABLE);
			USART_ClearITPendingBit(USART6, USART_IT_TXE );
		} else {
			USART_SendData(USART6, buffer_deque(&txring[USART6Serial]));
 8000690:	f500 60a2 	add.w	r0, r0, #1296	; 0x510
 8000694:	300e      	adds	r0, #14
 8000696:	f7ff ff83 	bl	80005a0 <buffer_deque>
 800069a:	4601      	mov	r1, r0
 800069c:	f241 4000 	movw	r0, #5120	; 0x1400
 80006a0:	f2c4 0001 	movt	r0, #16385	; 0x4001
		}
	}
}
 80006a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	if (USART_GetITStatus(USART6, USART_IT_TXE )) {
		if (txring[USART6Serial].count == 0) {
			USART_ITConfig(USART6, USART_IT_TXE, (FunctionalState) DISABLE);
			USART_ClearITPendingBit(USART6, USART_IT_TXE );
		} else {
			USART_SendData(USART6, buffer_deque(&txring[USART6Serial]));
 80006a8:	f002 bbbc 	b.w	8002e24 <USART_SendData>
		buffer_enque(&rxring[USART6Serial], USART_ReceiveData(USART6) );
	}

	if (USART_GetITStatus(USART6, USART_IT_TXE )) {
		if (txring[USART6Serial].count == 0) {
			USART_ITConfig(USART6, USART_IT_TXE, (FunctionalState) DISABLE);
 80006ac:	f241 4000 	movw	r0, #5120	; 0x1400
 80006b0:	f2c4 0001 	movt	r0, #16385	; 0x4001
 80006b4:	f240 7127 	movw	r1, #1831	; 0x727
 80006b8:	f002 fc7c 	bl	8002fb4 <USART_ITConfig>
			USART_ClearITPendingBit(USART6, USART_IT_TXE );
 80006bc:	f241 4000 	movw	r0, #5120	; 0x1400
 80006c0:	f2c4 0001 	movt	r0, #16385	; 0x4001
 80006c4:	f240 7127 	movw	r1, #1831	; 0x727
		} else {
			USART_SendData(USART6, buffer_deque(&txring[USART6Serial]));
		}
	}
}
 80006c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	}

	if (USART_GetITStatus(USART6, USART_IT_TXE )) {
		if (txring[USART6Serial].count == 0) {
			USART_ITConfig(USART6, USART_IT_TXE, (FunctionalState) DISABLE);
			USART_ClearITPendingBit(USART6, USART_IT_TXE );
 80006cc:	f002 bcc2 	b.w	8003054 <USART_ClearITPendingBit>
 80006d0:	bd10      	pop	{r4, pc}
	}
}

void USART6_IRQHandler(void) {
	if (USART_GetITStatus(USART6, USART_IT_RXNE )) {
		buffer_enque(&rxring[USART6Serial], USART_ReceiveData(USART6) );
 80006d2:	f241 4000 	movw	r0, #5120	; 0x1400
 80006d6:	f2c4 0001 	movt	r0, #16385	; 0x4001
 80006da:	f002 fba7 	bl	8002e2c <USART_ReceiveData>
 80006de:	4601      	mov	r1, r0
 80006e0:	4801      	ldr	r0, [pc, #4]	; (80006e8 <USART6_IRQHandler+0x90>)
 80006e2:	f7ff ff33 	bl	800054c <buffer_enque>
 80006e6:	e7c2      	b.n	800066e <USART6_IRQHandler+0x16>
 80006e8:	2000117e 	.word	0x2000117e

080006ec <UART5_IRQHandler>:
		}
	}
}

void UART5_IRQHandler(void) {
	if (USART_GetITStatus(UART5, USART_IT_RXNE )) {
 80006ec:	f245 0000 	movw	r0, #20480	; 0x5000
			USART_SendData(UART4, buffer_deque(&txring[UART4Serial]));
		}
	}
}

void UART5_IRQHandler(void) {
 80006f0:	b510      	push	{r4, lr}
	if (USART_GetITStatus(UART5, USART_IT_RXNE )) {
 80006f2:	f2c4 0000 	movt	r0, #16384	; 0x4000
 80006f6:	f240 5125 	movw	r1, #1317	; 0x525
 80006fa:	f002 fc81 	bl	8003000 <USART_GetITStatus>
 80006fe:	2800      	cmp	r0, #0
 8000700:	d130      	bne.n	8000764 <UART5_IRQHandler+0x78>
		buffer_enque(&rxring[UART5Serial], USART_ReceiveData(UART5) );
	}

	if (USART_GetITStatus(USART3, USART_IT_TXE )) {
 8000702:	f644 0000 	movw	r0, #18432	; 0x4800
 8000706:	f2c4 0000 	movt	r0, #16384	; 0x4000
 800070a:	f240 7127 	movw	r1, #1831	; 0x727
 800070e:	f002 fc77 	bl	8003000 <USART_GetITStatus>
 8000712:	2800      	cmp	r0, #0
 8000714:	d025      	beq.n	8000762 <UART5_IRQHandler+0x76>
		if (txring[UART5Serial].count == 0) {
 8000716:	f240 603c 	movw	r0, #1596	; 0x63c
 800071a:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800071e:	f8b0 251c 	ldrh.w	r2, [r0, #1308]	; 0x51c
 8000722:	b162      	cbz	r2, 800073e <UART5_IRQHandler+0x52>
			USART_ITConfig(UART5, USART_IT_TXE, (FunctionalState) DISABLE);
			USART_ClearITPendingBit(UART5, USART_IT_TXE );
		} else {
			USART_SendData(UART5, buffer_deque(&txring[UART5Serial]));
 8000724:	f500 6083 	add.w	r0, r0, #1048	; 0x418
 8000728:	f7ff ff3a 	bl	80005a0 <buffer_deque>
 800072c:	4601      	mov	r1, r0
 800072e:	f245 0000 	movw	r0, #20480	; 0x5000
 8000732:	f2c4 0000 	movt	r0, #16384	; 0x4000
		}
	}
}
 8000736:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	if (USART_GetITStatus(USART3, USART_IT_TXE )) {
		if (txring[UART5Serial].count == 0) {
			USART_ITConfig(UART5, USART_IT_TXE, (FunctionalState) DISABLE);
			USART_ClearITPendingBit(UART5, USART_IT_TXE );
		} else {
			USART_SendData(UART5, buffer_deque(&txring[UART5Serial]));
 800073a:	f002 bb73 	b.w	8002e24 <USART_SendData>
		buffer_enque(&rxring[UART5Serial], USART_ReceiveData(UART5) );
	}

	if (USART_GetITStatus(USART3, USART_IT_TXE )) {
		if (txring[UART5Serial].count == 0) {
			USART_ITConfig(UART5, USART_IT_TXE, (FunctionalState) DISABLE);
 800073e:	f245 0000 	movw	r0, #20480	; 0x5000
 8000742:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8000746:	f240 7127 	movw	r1, #1831	; 0x727
 800074a:	f002 fc33 	bl	8002fb4 <USART_ITConfig>
			USART_ClearITPendingBit(UART5, USART_IT_TXE );
 800074e:	f245 0000 	movw	r0, #20480	; 0x5000
 8000752:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8000756:	f240 7127 	movw	r1, #1831	; 0x727
		} else {
			USART_SendData(UART5, buffer_deque(&txring[UART5Serial]));
		}
	}
}
 800075a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	}

	if (USART_GetITStatus(USART3, USART_IT_TXE )) {
		if (txring[UART5Serial].count == 0) {
			USART_ITConfig(UART5, USART_IT_TXE, (FunctionalState) DISABLE);
			USART_ClearITPendingBit(UART5, USART_IT_TXE );
 800075e:	f002 bc79 	b.w	8003054 <USART_ClearITPendingBit>
 8000762:	bd10      	pop	{r4, pc}
	}
}

void UART5_IRQHandler(void) {
	if (USART_GetITStatus(UART5, USART_IT_RXNE )) {
		buffer_enque(&rxring[UART5Serial], USART_ReceiveData(UART5) );
 8000764:	f245 0000 	movw	r0, #20480	; 0x5000
 8000768:	f2c4 0000 	movt	r0, #16384	; 0x4000
 800076c:	f002 fb5e 	bl	8002e2c <USART_ReceiveData>
 8000770:	4601      	mov	r1, r0
 8000772:	4802      	ldr	r0, [pc, #8]	; (800077c <UART5_IRQHandler+0x90>)
 8000774:	f7ff feea 	bl	800054c <buffer_enque>
 8000778:	e7c3      	b.n	8000702 <UART5_IRQHandler+0x16>
 800077a:	bf00      	nop
 800077c:	20001078 	.word	0x20001078

08000780 <UART4_IRQHandler>:
		}
	}
}

void UART4_IRQHandler(void) {
	if (USART_GetITStatus(UART4, USART_IT_RXNE )) {
 8000780:	f644 4000 	movw	r0, #19456	; 0x4c00
			USART_SendData(USART3, buffer_deque(&txring[USART3Serial]));
		}
	}
}

void UART4_IRQHandler(void) {
 8000784:	b510      	push	{r4, lr}
	if (USART_GetITStatus(UART4, USART_IT_RXNE )) {
 8000786:	f2c4 0000 	movt	r0, #16384	; 0x4000
 800078a:	f240 5125 	movw	r1, #1317	; 0x525
 800078e:	f002 fc37 	bl	8003000 <USART_GetITStatus>
 8000792:	2800      	cmp	r0, #0
 8000794:	d131      	bne.n	80007fa <UART4_IRQHandler+0x7a>
		buffer_enque(&rxring[UART4Serial], USART_ReceiveData(UART4) );
	}

	if (USART_GetITStatus(UART4, USART_IT_TXE )) {
 8000796:	f644 4000 	movw	r0, #19456	; 0x4c00
 800079a:	f2c4 0000 	movt	r0, #16384	; 0x4000
 800079e:	f240 7127 	movw	r1, #1831	; 0x727
 80007a2:	f002 fc2d 	bl	8003000 <USART_GetITStatus>
 80007a6:	2800      	cmp	r0, #0
 80007a8:	d026      	beq.n	80007f8 <UART4_IRQHandler+0x78>
		if (txring[UART4Serial].count == 0) {
 80007aa:	f240 603c 	movw	r0, #1596	; 0x63c
 80007ae:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80007b2:	f8b0 2416 	ldrh.w	r2, [r0, #1046]	; 0x416
 80007b6:	b16a      	cbz	r2, 80007d4 <UART4_IRQHandler+0x54>
			USART_ITConfig(UART4, USART_IT_TXE, (FunctionalState) DISABLE);
			USART_ClearITPendingBit(UART4, USART_IT_TXE );
		} else {
			USART_SendData(UART4, buffer_deque(&txring[UART4Serial]));
 80007b8:	f500 7044 	add.w	r0, r0, #784	; 0x310
 80007bc:	3002      	adds	r0, #2
 80007be:	f7ff feef 	bl	80005a0 <buffer_deque>
 80007c2:	4601      	mov	r1, r0
 80007c4:	f644 4000 	movw	r0, #19456	; 0x4c00
 80007c8:	f2c4 0000 	movt	r0, #16384	; 0x4000
		}
	}
}
 80007cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	if (USART_GetITStatus(UART4, USART_IT_TXE )) {
		if (txring[UART4Serial].count == 0) {
			USART_ITConfig(UART4, USART_IT_TXE, (FunctionalState) DISABLE);
			USART_ClearITPendingBit(UART4, USART_IT_TXE );
		} else {
			USART_SendData(UART4, buffer_deque(&txring[UART4Serial]));
 80007d0:	f002 bb28 	b.w	8002e24 <USART_SendData>
		buffer_enque(&rxring[UART4Serial], USART_ReceiveData(UART4) );
	}

	if (USART_GetITStatus(UART4, USART_IT_TXE )) {
		if (txring[UART4Serial].count == 0) {
			USART_ITConfig(UART4, USART_IT_TXE, (FunctionalState) DISABLE);
 80007d4:	f644 4000 	movw	r0, #19456	; 0x4c00
 80007d8:	f2c4 0000 	movt	r0, #16384	; 0x4000
 80007dc:	f240 7127 	movw	r1, #1831	; 0x727
 80007e0:	f002 fbe8 	bl	8002fb4 <USART_ITConfig>
			USART_ClearITPendingBit(UART4, USART_IT_TXE );
 80007e4:	f644 4000 	movw	r0, #19456	; 0x4c00
 80007e8:	f2c4 0000 	movt	r0, #16384	; 0x4000
 80007ec:	f240 7127 	movw	r1, #1831	; 0x727
		} else {
			USART_SendData(UART4, buffer_deque(&txring[UART4Serial]));
		}
	}
}
 80007f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	}

	if (USART_GetITStatus(UART4, USART_IT_TXE )) {
		if (txring[UART4Serial].count == 0) {
			USART_ITConfig(UART4, USART_IT_TXE, (FunctionalState) DISABLE);
			USART_ClearITPendingBit(UART4, USART_IT_TXE );
 80007f4:	f002 bc2e 	b.w	8003054 <USART_ClearITPendingBit>
 80007f8:	bd10      	pop	{r4, pc}
	}
}

void UART4_IRQHandler(void) {
	if (USART_GetITStatus(UART4, USART_IT_RXNE )) {
		buffer_enque(&rxring[UART4Serial], USART_ReceiveData(UART4) );
 80007fa:	f644 4000 	movw	r0, #19456	; 0x4c00
 80007fe:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8000802:	f002 fb13 	bl	8002e2c <USART_ReceiveData>
 8000806:	4601      	mov	r1, r0
 8000808:	4801      	ldr	r0, [pc, #4]	; (8000810 <UART4_IRQHandler+0x90>)
 800080a:	f7ff fe9f 	bl	800054c <buffer_enque>
 800080e:	e7c2      	b.n	8000796 <UART4_IRQHandler+0x16>
 8000810:	20000f72 	.word	0x20000f72

08000814 <USART3_IRQHandler>:
		}
	}
}

void USART3_IRQHandler(void) {
	if (USART_GetITStatus(USART3, USART_IT_RXNE )) {
 8000814:	f644 0000 	movw	r0, #18432	; 0x4800
			USART_SendData(USART2, buffer_deque(&txring[USART2Serial]));
		}
	}
}

void USART3_IRQHandler(void) {
 8000818:	b510      	push	{r4, lr}
	if (USART_GetITStatus(USART3, USART_IT_RXNE )) {
 800081a:	f2c4 0000 	movt	r0, #16384	; 0x4000
 800081e:	f240 5125 	movw	r1, #1317	; 0x525
 8000822:	f002 fbed 	bl	8003000 <USART_GetITStatus>
 8000826:	2800      	cmp	r0, #0
 8000828:	d130      	bne.n	800088c <USART3_IRQHandler+0x78>
		buffer_enque(&rxring[USART3Serial], USART_ReceiveData(USART3) );
	}

	if (USART_GetITStatus(USART3, USART_IT_TXE )) {
 800082a:	f644 0000 	movw	r0, #18432	; 0x4800
 800082e:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8000832:	f240 7127 	movw	r1, #1831	; 0x727
 8000836:	f002 fbe3 	bl	8003000 <USART_GetITStatus>
 800083a:	2800      	cmp	r0, #0
 800083c:	d025      	beq.n	800088a <USART3_IRQHandler+0x76>
		if (txring[USART3Serial].count == 0) {
 800083e:	f240 603c 	movw	r0, #1596	; 0x63c
 8000842:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8000846:	f8b0 2310 	ldrh.w	r2, [r0, #784]	; 0x310
 800084a:	b162      	cbz	r2, 8000866 <USART3_IRQHandler+0x52>
			USART_ITConfig(USART3, USART_IT_TXE, (FunctionalState) DISABLE);
			USART_ClearITPendingBit(USART3, USART_IT_TXE );
		} else {
			USART_SendData(USART3, buffer_deque(&txring[USART3Serial]));
 800084c:	f500 7003 	add.w	r0, r0, #524	; 0x20c
 8000850:	f7ff fea6 	bl	80005a0 <buffer_deque>
 8000854:	4601      	mov	r1, r0
 8000856:	f644 0000 	movw	r0, #18432	; 0x4800
 800085a:	f2c4 0000 	movt	r0, #16384	; 0x4000
		}
	}
}
 800085e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	if (USART_GetITStatus(USART3, USART_IT_TXE )) {
		if (txring[USART3Serial].count == 0) {
			USART_ITConfig(USART3, USART_IT_TXE, (FunctionalState) DISABLE);
			USART_ClearITPendingBit(USART3, USART_IT_TXE );
		} else {
			USART_SendData(USART3, buffer_deque(&txring[USART3Serial]));
 8000862:	f002 badf 	b.w	8002e24 <USART_SendData>
		buffer_enque(&rxring[USART3Serial], USART_ReceiveData(USART3) );
	}

	if (USART_GetITStatus(USART3, USART_IT_TXE )) {
		if (txring[USART3Serial].count == 0) {
			USART_ITConfig(USART3, USART_IT_TXE, (FunctionalState) DISABLE);
 8000866:	f644 0000 	movw	r0, #18432	; 0x4800
 800086a:	f2c4 0000 	movt	r0, #16384	; 0x4000
 800086e:	f240 7127 	movw	r1, #1831	; 0x727
 8000872:	f002 fb9f 	bl	8002fb4 <USART_ITConfig>
			USART_ClearITPendingBit(USART3, USART_IT_TXE );
 8000876:	f644 0000 	movw	r0, #18432	; 0x4800
 800087a:	f2c4 0000 	movt	r0, #16384	; 0x4000
 800087e:	f240 7127 	movw	r1, #1831	; 0x727
		} else {
			USART_SendData(USART3, buffer_deque(&txring[USART3Serial]));
		}
	}
}
 8000882:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	}

	if (USART_GetITStatus(USART3, USART_IT_TXE )) {
		if (txring[USART3Serial].count == 0) {
			USART_ITConfig(USART3, USART_IT_TXE, (FunctionalState) DISABLE);
			USART_ClearITPendingBit(USART3, USART_IT_TXE );
 8000886:	f002 bbe5 	b.w	8003054 <USART_ClearITPendingBit>
 800088a:	bd10      	pop	{r4, pc}
	}
}

void USART3_IRQHandler(void) {
	if (USART_GetITStatus(USART3, USART_IT_RXNE )) {
		buffer_enque(&rxring[USART3Serial], USART_ReceiveData(USART3) );
 800088c:	f644 0000 	movw	r0, #18432	; 0x4800
 8000890:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8000894:	f002 faca 	bl	8002e2c <USART_ReceiveData>
 8000898:	4601      	mov	r1, r0
 800089a:	4802      	ldr	r0, [pc, #8]	; (80008a4 <USART3_IRQHandler+0x90>)
 800089c:	f7ff fe56 	bl	800054c <buffer_enque>
 80008a0:	e7c3      	b.n	800082a <USART3_IRQHandler+0x16>
 80008a2:	bf00      	nop
 80008a4:	20000e6c 	.word	0x20000e6c

080008a8 <USART2_IRQHandler>:
		}
	}
}

void USART2_IRQHandler(void) {
	if (USART_GetITStatus(USART2, USART_IT_RXNE )) {
 80008a8:	f244 4000 	movw	r0, #17408	; 0x4400
			USART_SendData(USART1, buffer_deque(&txring[USART1Serial]));
		}
	}
}

void USART2_IRQHandler(void) {
 80008ac:	b510      	push	{r4, lr}
	if (USART_GetITStatus(USART2, USART_IT_RXNE )) {
 80008ae:	f2c4 0000 	movt	r0, #16384	; 0x4000
 80008b2:	f240 5125 	movw	r1, #1317	; 0x525
 80008b6:	f002 fba3 	bl	8003000 <USART_GetITStatus>
 80008ba:	2800      	cmp	r0, #0
 80008bc:	d130      	bne.n	8000920 <USART2_IRQHandler+0x78>
		buffer_enque(&rxring[USART2Serial], USART_ReceiveData(USART2) );
	}
	if (USART_GetITStatus(USART2, USART_IT_TXE )) {
 80008be:	f244 4000 	movw	r0, #17408	; 0x4400
 80008c2:	f2c4 0000 	movt	r0, #16384	; 0x4000
 80008c6:	f240 7127 	movw	r1, #1831	; 0x727
 80008ca:	f002 fb99 	bl	8003000 <USART_GetITStatus>
 80008ce:	2800      	cmp	r0, #0
 80008d0:	d025      	beq.n	800091e <USART2_IRQHandler+0x76>
		if (txring[USART2Serial].count == 0) {
 80008d2:	f240 603c 	movw	r0, #1596	; 0x63c
 80008d6:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80008da:	f8b0 220a 	ldrh.w	r2, [r0, #522]	; 0x20a
 80008de:	b162      	cbz	r2, 80008fa <USART2_IRQHandler+0x52>
			USART_ITConfig(USART2, USART_IT_TXE, (FunctionalState) DISABLE);
			USART_ClearITPendingBit(USART2, USART_IT_TXE );
		} else {
			USART_SendData(USART2, buffer_deque(&txring[USART2Serial]));
 80008e0:	f500 7083 	add.w	r0, r0, #262	; 0x106
 80008e4:	f7ff fe5c 	bl	80005a0 <buffer_deque>
 80008e8:	4601      	mov	r1, r0
 80008ea:	f244 4000 	movw	r0, #17408	; 0x4400
 80008ee:	f2c4 0000 	movt	r0, #16384	; 0x4000
		}
	}
}
 80008f2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	if (USART_GetITStatus(USART2, USART_IT_TXE )) {
		if (txring[USART2Serial].count == 0) {
			USART_ITConfig(USART2, USART_IT_TXE, (FunctionalState) DISABLE);
			USART_ClearITPendingBit(USART2, USART_IT_TXE );
		} else {
			USART_SendData(USART2, buffer_deque(&txring[USART2Serial]));
 80008f6:	f002 ba95 	b.w	8002e24 <USART_SendData>
	if (USART_GetITStatus(USART2, USART_IT_RXNE )) {
		buffer_enque(&rxring[USART2Serial], USART_ReceiveData(USART2) );
	}
	if (USART_GetITStatus(USART2, USART_IT_TXE )) {
		if (txring[USART2Serial].count == 0) {
			USART_ITConfig(USART2, USART_IT_TXE, (FunctionalState) DISABLE);
 80008fa:	f244 4000 	movw	r0, #17408	; 0x4400
 80008fe:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8000902:	f240 7127 	movw	r1, #1831	; 0x727
 8000906:	f002 fb55 	bl	8002fb4 <USART_ITConfig>
			USART_ClearITPendingBit(USART2, USART_IT_TXE );
 800090a:	f244 4000 	movw	r0, #17408	; 0x4400
 800090e:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8000912:	f240 7127 	movw	r1, #1831	; 0x727
		} else {
			USART_SendData(USART2, buffer_deque(&txring[USART2Serial]));
		}
	}
}
 8000916:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		buffer_enque(&rxring[USART2Serial], USART_ReceiveData(USART2) );
	}
	if (USART_GetITStatus(USART2, USART_IT_TXE )) {
		if (txring[USART2Serial].count == 0) {
			USART_ITConfig(USART2, USART_IT_TXE, (FunctionalState) DISABLE);
			USART_ClearITPendingBit(USART2, USART_IT_TXE );
 800091a:	f002 bb9b 	b.w	8003054 <USART_ClearITPendingBit>
 800091e:	bd10      	pop	{r4, pc}
	}
}

void USART2_IRQHandler(void) {
	if (USART_GetITStatus(USART2, USART_IT_RXNE )) {
		buffer_enque(&rxring[USART2Serial], USART_ReceiveData(USART2) );
 8000920:	f244 4000 	movw	r0, #17408	; 0x4400
 8000924:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8000928:	f002 fa80 	bl	8002e2c <USART_ReceiveData>
 800092c:	4601      	mov	r1, r0
 800092e:	4802      	ldr	r0, [pc, #8]	; (8000938 <USART2_IRQHandler+0x90>)
 8000930:	f7ff fe0c 	bl	800054c <buffer_enque>
 8000934:	e7c3      	b.n	80008be <USART2_IRQHandler+0x16>
 8000936:	bf00      	nop
 8000938:	20000d66 	.word	0x20000d66

0800093c <USART1_IRQHandler>:


// this is the interrupt request handler (IRQ) for ALL USART3 interrupts

void USART1_IRQHandler(void) {
	if (USART_GetITStatus(USART1, USART_IT_RXNE )) {
 800093c:	f241 0000 	movw	r0, #4096	; 0x1000
}


// this is the interrupt request handler (IRQ) for ALL USART3 interrupts

void USART1_IRQHandler(void) {
 8000940:	b510      	push	{r4, lr}
	if (USART_GetITStatus(USART1, USART_IT_RXNE )) {
 8000942:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8000946:	f240 5125 	movw	r1, #1317	; 0x525
 800094a:	f002 fb59 	bl	8003000 <USART_GetITStatus>
 800094e:	2800      	cmp	r0, #0
 8000950:	d12e      	bne.n	80009b0 <USART1_IRQHandler+0x74>
		buffer_enque(&rxring[USART1Serial], USART_ReceiveData(USART1) );
	}

	if (USART_GetITStatus(USART1, USART_IT_TXE )) {
 8000952:	f241 0000 	movw	r0, #4096	; 0x1000
 8000956:	f2c4 0001 	movt	r0, #16385	; 0x4001
 800095a:	f240 7127 	movw	r1, #1831	; 0x727
 800095e:	f002 fb4f 	bl	8003000 <USART_GetITStatus>
 8000962:	2800      	cmp	r0, #0
 8000964:	d023      	beq.n	80009ae <USART1_IRQHandler+0x72>
		if (txring[USART1Serial].count == 0) {
 8000966:	f240 603c 	movw	r0, #1596	; 0x63c
 800096a:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800096e:	f8b0 2104 	ldrh.w	r2, [r0, #260]	; 0x104
 8000972:	b152      	cbz	r2, 800098a <USART1_IRQHandler+0x4e>
			USART_ITConfig(USART1, USART_IT_TXE, (FunctionalState) DISABLE);
			USART_ClearITPendingBit(USART1, USART_IT_TXE );
		} else {
			USART_SendData(USART1, buffer_deque(&txring[USART1Serial]));
 8000974:	f7ff fe14 	bl	80005a0 <buffer_deque>
 8000978:	4601      	mov	r1, r0
 800097a:	f241 0000 	movw	r0, #4096	; 0x1000
 800097e:	f2c4 0001 	movt	r0, #16385	; 0x4001
		}
	}
}
 8000982:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	if (USART_GetITStatus(USART1, USART_IT_TXE )) {
		if (txring[USART1Serial].count == 0) {
			USART_ITConfig(USART1, USART_IT_TXE, (FunctionalState) DISABLE);
			USART_ClearITPendingBit(USART1, USART_IT_TXE );
		} else {
			USART_SendData(USART1, buffer_deque(&txring[USART1Serial]));
 8000986:	f002 ba4d 	b.w	8002e24 <USART_SendData>
		buffer_enque(&rxring[USART1Serial], USART_ReceiveData(USART1) );
	}

	if (USART_GetITStatus(USART1, USART_IT_TXE )) {
		if (txring[USART1Serial].count == 0) {
			USART_ITConfig(USART1, USART_IT_TXE, (FunctionalState) DISABLE);
 800098a:	f241 0000 	movw	r0, #4096	; 0x1000
 800098e:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8000992:	f240 7127 	movw	r1, #1831	; 0x727
 8000996:	f002 fb0d 	bl	8002fb4 <USART_ITConfig>
			USART_ClearITPendingBit(USART1, USART_IT_TXE );
 800099a:	f241 0000 	movw	r0, #4096	; 0x1000
 800099e:	f2c4 0001 	movt	r0, #16385	; 0x4001
 80009a2:	f240 7127 	movw	r1, #1831	; 0x727
		} else {
			USART_SendData(USART1, buffer_deque(&txring[USART1Serial]));
		}
	}
}
 80009a6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	}

	if (USART_GetITStatus(USART1, USART_IT_TXE )) {
		if (txring[USART1Serial].count == 0) {
			USART_ITConfig(USART1, USART_IT_TXE, (FunctionalState) DISABLE);
			USART_ClearITPendingBit(USART1, USART_IT_TXE );
 80009aa:	f002 bb53 	b.w	8003054 <USART_ClearITPendingBit>
 80009ae:	bd10      	pop	{r4, pc}

// this is the interrupt request handler (IRQ) for ALL USART3 interrupts

void USART1_IRQHandler(void) {
	if (USART_GetITStatus(USART1, USART_IT_RXNE )) {
		buffer_enque(&rxring[USART1Serial], USART_ReceiveData(USART1) );
 80009b0:	f241 0000 	movw	r0, #4096	; 0x1000
 80009b4:	f2c4 0001 	movt	r0, #16385	; 0x4001
 80009b8:	f002 fa38 	bl	8002e2c <USART_ReceiveData>
 80009bc:	4601      	mov	r1, r0
 80009be:	f640 4060 	movw	r0, #3168	; 0xc60
 80009c2:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80009c6:	f7ff fdc1 	bl	800054c <buffer_enque>
 80009ca:	e7c2      	b.n	8000952 <USART1_IRQHandler+0x16>

080009cc <usart_flush>:
	uint16_t w = buffer_deque(&rxring[usx]);
	if ( w == 0xffff ) return 0; // buffer is empty
	return w;
}

void usart_flush(USARTSerial usx) {
 80009cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	USART_ITConfig(usartx[usx], USART_IT_RXNE, DISABLE); // enable the USART3 receive interrupt
 80009d0:	f240 0598 	movw	r5, #152	; 0x98
 80009d4:	f2c2 0500 	movt	r5, #8192	; 0x2000
	uint16_t w = buffer_deque(&rxring[usx]);
	if ( w == 0xffff ) return 0; // buffer is empty
	return w;
}

void usart_flush(USARTSerial usx) {
 80009d8:	4604      	mov	r4, r0
	USART_ITConfig(usartx[usx], USART_IT_RXNE, DISABLE); // enable the USART3 receive interrupt
 80009da:	2200      	movs	r2, #0
 80009dc:	f855 0020 	ldr.w	r0, [r5, r0, lsl #2]
 80009e0:	f240 5125 	movw	r1, #1317	; 0x525
 80009e4:	f002 fae6 	bl	8002fb4 <USART_ITConfig>
	buffer_clear(&rxring[usx]);
 80009e8:	f44f 7183 	mov.w	r1, #262	; 0x106
 80009ec:	fb01 f604 	mul.w	r6, r1, r4
 80009f0:	f640 4060 	movw	r0, #3168	; 0xc60
 80009f4:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80009f8:	1987      	adds	r7, r0, r6
USARTRing rxring[6], txring[6];

void buffer_clear(USARTRing * r) {
	r->head = 0;
	r->tail = 0;
	r->count = 0;
 80009fa:	f04f 0200 	mov.w	r2, #0
 80009fe:	f8a7 2104 	strh.w	r2, [r7, #260]	; 0x104
};

USARTRing rxring[6], txring[6];

void buffer_clear(USARTRing * r) {
	r->head = 0;
 8000a02:	f8a7 2100 	strh.w	r2, [r7, #256]	; 0x100
	r->tail = 0;
 8000a06:	f8a7 2102 	strh.w	r2, [r7, #258]	; 0x102
}

void usart_flush(USARTSerial usx) {
	USART_ITConfig(usartx[usx], USART_IT_RXNE, DISABLE); // enable the USART3 receive interrupt
	buffer_clear(&rxring[usx]);
	USART_ClearITPendingBit(usartx[usx], USART_IT_RXNE );
 8000a0a:	f855 0024 	ldr.w	r0, [r5, r4, lsl #2]
 8000a0e:	f240 5125 	movw	r1, #1317	; 0x525
 8000a12:	f002 fb1f 	bl	8003054 <USART_ClearITPendingBit>
	USART_ITConfig(usartx[usx], USART_IT_RXNE, ENABLE); // enable the USART3 receive interrupt
 8000a16:	f855 0024 	ldr.w	r0, [r5, r4, lsl #2]
 8000a1a:	f240 5125 	movw	r1, #1317	; 0x525
 8000a1e:	2201      	movs	r2, #1
 8000a20:	f002 fac8 	bl	8002fb4 <USART_ITConfig>
	USART_ITConfig(usartx[usx], USART_IT_TXE, DISABLE);
 8000a24:	f855 0024 	ldr.w	r0, [r5, r4, lsl #2]
 8000a28:	f240 7127 	movw	r1, #1831	; 0x727
 8000a2c:	2200      	movs	r2, #0
 8000a2e:	f002 fac1 	bl	8002fb4 <USART_ITConfig>
 8000a32:	f240 633c 	movw	r3, #1596	; 0x63c
 8000a36:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000a3a:	199e      	adds	r6, r3, r6
	r->tail = 0;
	r->count = 0;
}

uint16_t buffer_count(USARTRing * r) {
	return r->count;
 8000a3c:	f8b6 7104 	ldrh.w	r7, [r6, #260]	; 0x104
	buffer_clear(&rxring[usx]);
	USART_ClearITPendingBit(usartx[usx], USART_IT_RXNE );
	USART_ITConfig(usartx[usx], USART_IT_RXNE, ENABLE); // enable the USART3 receive interrupt
	USART_ITConfig(usartx[usx], USART_IT_TXE, DISABLE);
	while ( buffer_count(&txring[usx]) > 0 ) {
		while (USART_GetFlagStatus(usartx[usx], USART_FLAG_TXE ) == RESET);
 8000a40:	46a8      	mov	r8, r5
	r->tail = 0;
	r->count = 0;
}

uint16_t buffer_count(USARTRing * r) {
	return r->count;
 8000a42:	b1d7      	cbz	r7, 8000a7a <usart_flush+0xae>
	buffer_clear(&rxring[usx]);
	USART_ClearITPendingBit(usartx[usx], USART_IT_RXNE );
	USART_ITConfig(usartx[usx], USART_IT_RXNE, ENABLE); // enable the USART3 receive interrupt
	USART_ITConfig(usartx[usx], USART_IT_TXE, DISABLE);
	while ( buffer_count(&txring[usx]) > 0 ) {
		while (USART_GetFlagStatus(usartx[usx], USART_FLAG_TXE ) == RESET);
 8000a44:	f855 0024 	ldr.w	r0, [r5, r4, lsl #2]
 8000a48:	2180      	movs	r1, #128	; 0x80
 8000a4a:	f002 facf 	bl	8002fec <USART_GetFlagStatus>
 8000a4e:	2800      	cmp	r0, #0
 8000a50:	d0f8      	beq.n	8000a44 <usart_flush+0x78>
		USART_SendData(usartx[usx], buffer_deque(&txring[usx]));
 8000a52:	4630      	mov	r0, r6
 8000a54:	f858 7024 	ldr.w	r7, [r8, r4, lsl #2]
 8000a58:	f7ff fda2 	bl	80005a0 <buffer_deque>
 8000a5c:	4601      	mov	r1, r0
 8000a5e:	4638      	mov	r0, r7
 8000a60:	f002 f9e0 	bl	8002e24 <USART_SendData>
		while (USART_GetFlagStatus(usartx[usx], USART_FLAG_TC ) == RESET);
 8000a64:	f855 0024 	ldr.w	r0, [r5, r4, lsl #2]
 8000a68:	2140      	movs	r1, #64	; 0x40
 8000a6a:	f002 fabf 	bl	8002fec <USART_GetFlagStatus>
 8000a6e:	2800      	cmp	r0, #0
 8000a70:	d0f8      	beq.n	8000a64 <usart_flush+0x98>
	r->tail = 0;
	r->count = 0;
}

uint16_t buffer_count(USARTRing * r) {
	return r->count;
 8000a72:	f8b6 7104 	ldrh.w	r7, [r6, #260]	; 0x104
 8000a76:	2f00      	cmp	r7, #0
 8000a78:	d1e4      	bne.n	8000a44 <usart_flush+0x78>
	while ( buffer_count(&txring[usx]) > 0 ) {
		while (USART_GetFlagStatus(usartx[usx], USART_FLAG_TXE ) == RESET);
		USART_SendData(usartx[usx], buffer_deque(&txring[usx]));
		while (USART_GetFlagStatus(usartx[usx], USART_FLAG_TC ) == RESET);
	}
	USART_ClearITPendingBit(usartx[usx], USART_IT_TXE );
 8000a7a:	f855 0024 	ldr.w	r0, [r5, r4, lsl #2]
 8000a7e:	f240 7127 	movw	r1, #1831	; 0x727
 8000a82:	f002 fae7 	bl	8003054 <USART_ClearITPendingBit>
USARTRing rxring[6], txring[6];

void buffer_clear(USARTRing * r) {
	r->head = 0;
	r->tail = 0;
	r->count = 0;
 8000a86:	f8a6 7104 	strh.w	r7, [r6, #260]	; 0x104
};

USARTRing rxring[6], txring[6];

void buffer_clear(USARTRing * r) {
	r->head = 0;
 8000a8a:	f8a6 7100 	strh.w	r7, [r6, #256]	; 0x100
	r->tail = 0;
 8000a8e:	f8a6 7102 	strh.w	r7, [r6, #258]	; 0x102
		USART_SendData(usartx[usx], buffer_deque(&txring[usx]));
		while (USART_GetFlagStatus(usartx[usx], USART_FLAG_TC ) == RESET);
	}
	USART_ClearITPendingBit(usartx[usx], USART_IT_TXE );
	buffer_clear(&txring[usx]);
}
 8000a92:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000a96:	bf00      	nop

08000a98 <usart_bare_write>:
	buffer_clear(&txring[usx]);
	// finally this enables the complete USART3 peripheral
	USART_Cmd(usartx[usx], ENABLE);
}

void usart_bare_write(USARTSerial usx, const uint16_t w) {
 8000a98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000a9c:	f240 0598 	movw	r5, #152	; 0x98
 8000aa0:	4606      	mov	r6, r0
 8000aa2:	460f      	mov	r7, r1
 8000aa4:	f2c2 0500 	movt	r5, #8192	; 0x2000
	while (USART_GetFlagStatus(usartx[usx], USART_FLAG_TXE ) == RESET) ;
 8000aa8:	f240 0498 	movw	r4, #152	; 0x98
 8000aac:	f855 0026 	ldr.w	r0, [r5, r6, lsl #2]
 8000ab0:	2180      	movs	r1, #128	; 0x80
 8000ab2:	f2c2 0400 	movt	r4, #8192	; 0x2000
 8000ab6:	f002 fa99 	bl	8002fec <USART_GetFlagStatus>
 8000aba:	2800      	cmp	r0, #0
 8000abc:	d0f4      	beq.n	8000aa8 <usart_bare_write+0x10>
	USART_SendData(usartx[usx], w) ;
 8000abe:	f854 0026 	ldr.w	r0, [r4, r6, lsl #2]
 8000ac2:	4639      	mov	r1, r7
//	while (USART_GetFlagStatus(USART3, USART_FLAG_TC ) == RESET) ;
}
 8000ac4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	USART_Cmd(usartx[usx], ENABLE);
}

void usart_bare_write(USARTSerial usx, const uint16_t w) {
	while (USART_GetFlagStatus(usartx[usx], USART_FLAG_TXE ) == RESET) ;
	USART_SendData(usartx[usx], w) ;
 8000ac8:	f002 b9ac 	b.w	8002e24 <USART_SendData>

08000acc <usart_write>:
//	while (USART_GetFlagStatus(USART3, USART_FLAG_TC ) == RESET) ;
}

void usart_write(USARTSerial usx, const uint16_t w) {
 8000acc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
//	uint16_t waitcount = 1000;
	if ( buffer_is_full(&txring[usx]) )
 8000ad0:	f240 643c 	movw	r4, #1596	; 0x63c
 8000ad4:	f2c2 0400 	movt	r4, #8192	; 0x2000
 8000ad8:	f44f 7583 	mov.w	r5, #262	; 0x106
 8000adc:	fb05 4500 	mla	r5, r5, r0, r4
uint16_t buffer_count(USARTRing * r) {
	return r->count;
}

uint8_t buffer_is_full(USARTRing * r) {
	if ( (r->head == r->tail) && (r->count > 0) ) {
 8000ae0:	f9b5 2100 	ldrsh.w	r2, [r5, #256]	; 0x100
 8000ae4:	f9b5 3102 	ldrsh.w	r3, [r5, #258]	; 0x102
	while (USART_GetFlagStatus(usartx[usx], USART_FLAG_TXE ) == RESET) ;
	USART_SendData(usartx[usx], w) ;
//	while (USART_GetFlagStatus(USART3, USART_FLAG_TC ) == RESET) ;
}

void usart_write(USARTSerial usx, const uint16_t w) {
 8000ae8:	4606      	mov	r6, r0
uint16_t buffer_count(USARTRing * r) {
	return r->count;
}

uint8_t buffer_is_full(USARTRing * r) {
	if ( (r->head == r->tail) && (r->count > 0) ) {
 8000aea:	429a      	cmp	r2, r3
	while (USART_GetFlagStatus(usartx[usx], USART_FLAG_TXE ) == RESET) ;
	USART_SendData(usartx[usx], w) ;
//	while (USART_GetFlagStatus(USART3, USART_FLAG_TC ) == RESET) ;
}

void usart_write(USARTSerial usx, const uint16_t w) {
 8000aec:	460f      	mov	r7, r1
uint16_t buffer_count(USARTRing * r) {
	return r->count;
}

uint8_t buffer_is_full(USARTRing * r) {
	if ( (r->head == r->tail) && (r->count > 0) ) {
 8000aee:	d017      	beq.n	8000b20 <usart_write+0x54>

void usart_write(USARTSerial usx, const uint16_t w) {
//	uint16_t waitcount = 1000;
	if ( buffer_is_full(&txring[usx]) )
		delay_us(833);
	USART_ITConfig(usartx[usx], USART_IT_TXE, DISABLE);
 8000af0:	f240 0498 	movw	r4, #152	; 0x98
 8000af4:	f2c2 0400 	movt	r4, #8192	; 0x2000
 8000af8:	2200      	movs	r2, #0
 8000afa:	f854 0026 	ldr.w	r0, [r4, r6, lsl #2]
 8000afe:	f240 7127 	movw	r1, #1831	; 0x727
 8000b02:	f002 fa57 	bl	8002fb4 <USART_ITConfig>
	buffer_enque(&txring[usx], w);
 8000b06:	4639      	mov	r1, r7
 8000b08:	4628      	mov	r0, r5
 8000b0a:	f7ff fd1f 	bl	800054c <buffer_enque>
	USART_ITConfig(usartx[usx], USART_IT_TXE, ENABLE);
 8000b0e:	f854 0026 	ldr.w	r0, [r4, r6, lsl #2]
 8000b12:	f240 7127 	movw	r1, #1831	; 0x727
 8000b16:	2201      	movs	r2, #1
}
 8000b18:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
//	uint16_t waitcount = 1000;
	if ( buffer_is_full(&txring[usx]) )
		delay_us(833);
	USART_ITConfig(usartx[usx], USART_IT_TXE, DISABLE);
	buffer_enque(&txring[usx], w);
	USART_ITConfig(usartx[usx], USART_IT_TXE, ENABLE);
 8000b1c:	f002 ba4a 	b.w	8002fb4 <USART_ITConfig>
uint16_t buffer_count(USARTRing * r) {
	return r->count;
}

uint8_t buffer_is_full(USARTRing * r) {
	if ( (r->head == r->tail) && (r->count > 0) ) {
 8000b20:	f8b5 0104 	ldrh.w	r0, [r5, #260]	; 0x104
 8000b24:	2800      	cmp	r0, #0
 8000b26:	d0e3      	beq.n	8000af0 <usart_write+0x24>
}

void usart_write(USARTSerial usx, const uint16_t w) {
//	uint16_t waitcount = 1000;
	if ( buffer_is_full(&txring[usx]) )
		delay_us(833);
 8000b28:	f240 3041 	movw	r0, #833	; 0x341
 8000b2c:	f7ff fb58 	bl	80001e0 <delay_us>
 8000b30:	e7de      	b.n	8000af0 <usart_write+0x24>
 8000b32:	bf00      	nop

08000b34 <usart_print>:
	USART_ITConfig(usartx[usx], USART_IT_TXE, DISABLE);
	buffer_enque(&txring[usx], w);
	USART_ITConfig(usartx[usx], USART_IT_TXE, ENABLE);
}

void usart_print(USARTSerial usx, const char * s) {
 8000b34:	b538      	push	{r3, r4, r5, lr}
 8000b36:	460c      	mov	r4, r1
	while (*s)
 8000b38:	7809      	ldrb	r1, [r1, #0]
	USART_ITConfig(usartx[usx], USART_IT_TXE, DISABLE);
	buffer_enque(&txring[usx], w);
	USART_ITConfig(usartx[usx], USART_IT_TXE, ENABLE);
}

void usart_print(USARTSerial usx, const char * s) {
 8000b3a:	4605      	mov	r5, r0
	while (*s)
 8000b3c:	b131      	cbz	r1, 8000b4c <usart_print+0x18>
		usart_write(usx, (uint16_t) *s++);
 8000b3e:	4628      	mov	r0, r5
 8000b40:	f7ff ffc4 	bl	8000acc <usart_write>
	buffer_enque(&txring[usx], w);
	USART_ITConfig(usartx[usx], USART_IT_TXE, ENABLE);
}

void usart_print(USARTSerial usx, const char * s) {
	while (*s)
 8000b44:	f814 1f01 	ldrb.w	r1, [r4, #1]!
 8000b48:	2900      	cmp	r1, #0
 8000b4a:	d1f8      	bne.n	8000b3e <usart_print+0xa>
 8000b4c:	bd38      	pop	{r3, r4, r5, pc}
 8000b4e:	bf00      	nop

08000b50 <usart_begin>:
	r->count--;
	r->tail %= USART_BUFFER_SIZE;
	return w;
}

void usart_begin(USARTSerial usx, GPIOPin rx, GPIOPin tx, uint32_t baud) {
 8000b50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000b54:	b08b      	sub	sp, #44	; 0x2c
 8000b56:	460e      	mov	r6, r1
 8000b58:	4615      	mov	r5, r2
 8000b5a:	9302      	str	r3, [sp, #8]
	NVIC_InitTypeDef NVIC_InitStructure; // this is used to configure the NVIC (nested vector interrupt controller)

	uint8_t af = GPIO_AF_USART1;
	IRQn_Type irq = USART1_IRQn;

	switch(usx) {
 8000b5c:	2804      	cmp	r0, #4
 8000b5e:	f200 8092 	bhi.w	8000c86 <usart_begin+0x136>
 8000b62:	e8df f010 	tbh	[pc, r0, lsl #1]
 8000b66:	009e      	.short	0x009e
 8000b68:	00bf00b0 	.word	0x00bf00b0
 8000b6c:	000500ce 	.word	0x000500ce
		RCC_APB1PeriphClockCmd(RCC_APB1Periph_UART4, ENABLE);
		af = GPIO_AF_UART4;
		irq = UART4_IRQn;
	break;
	case UART5Serial:
		RCC_APB1PeriphClockCmd(RCC_APB1Periph_UART5, ENABLE);
 8000b70:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000b74:	2101      	movs	r1, #1
 8000b76:	2435      	movs	r4, #53	; 0x35
 8000b78:	f8df a1a4 	ldr.w	sl, [pc, #420]	; 8000d20 <usart_begin+0x1d0>
 8000b7c:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8000d24 <usart_begin+0x1d4>
 8000b80:	f000 ff74 	bl	8001a6c <RCC_APB1PeriphClockCmd>
 8000b84:	2704      	movs	r7, #4
 8000b86:	9403      	str	r4, [sp, #12]
 8000b88:	f04f 0908 	mov.w	r9, #8
		RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART6, ENABLE);
		af = GPIO_AF_USART6;
		irq = USART6_IRQn;
		break;
	}
	GPIOMode(PinPort(rx), PinBit(rx), GPIO_Mode_AF, GPIO_Speed_50MHz, GPIO_OType_PP, GPIO_PuPd_NOPULL);
 8000b8c:	4630      	mov	r0, r6
 8000b8e:	f7ff fb87 	bl	80002a0 <PinPort>
 8000b92:	4604      	mov	r4, r0
 8000b94:	4630      	mov	r0, r6
 8000b96:	f7ff fb8d 	bl	80002b4 <PinBit>
 8000b9a:	2202      	movs	r2, #2
 8000b9c:	4601      	mov	r1, r0
 8000b9e:	4613      	mov	r3, r2
 8000ba0:	4620      	mov	r0, r4
 8000ba2:	2400      	movs	r4, #0
 8000ba4:	9400      	str	r4, [sp, #0]
 8000ba6:	9401      	str	r4, [sp, #4]
 8000ba8:	f7ff fb92 	bl	80002d0 <GPIOMode>
	GPIOMode(PinPort(tx), PinBit(tx), GPIO_Mode_AF, GPIO_Speed_50MHz, GPIO_OType_PP, GPIO_PuPd_NOPULL);
 8000bac:	4628      	mov	r0, r5
 8000bae:	f7ff fb77 	bl	80002a0 <PinPort>
 8000bb2:	4683      	mov	fp, r0
 8000bb4:	4628      	mov	r0, r5
 8000bb6:	f7ff fb7d 	bl	80002b4 <PinBit>
 8000bba:	2202      	movs	r2, #2
 8000bbc:	4613      	mov	r3, r2
 8000bbe:	4601      	mov	r1, r0
 8000bc0:	4658      	mov	r0, fp
 8000bc2:	9400      	str	r4, [sp, #0]
 8000bc4:	9401      	str	r4, [sp, #4]
 8000bc6:	f7ff fb83 	bl	80002d0 <GPIOMode>

	GPIO_PinAFConfig(PinPort(rx), PinSource(rx), af );
 8000bca:	4630      	mov	r0, r6
 8000bcc:	f7ff fb68 	bl	80002a0 <PinPort>
 8000bd0:	4683      	mov	fp, r0
 8000bd2:	4630      	mov	r0, r6
 8000bd4:	f7ff fb76 	bl	80002c4 <PinSource>
 8000bd8:	464a      	mov	r2, r9
 8000bda:	4601      	mov	r1, r0
 8000bdc:	4658      	mov	r0, fp
 8000bde:	f000 fcf3 	bl	80015c8 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(PinPort(tx), PinSource(tx), af );
 8000be2:	4628      	mov	r0, r5
 8000be4:	f7ff fb5c 	bl	80002a0 <PinPort>
 8000be8:	4683      	mov	fp, r0
 8000bea:	4628      	mov	r0, r5
 8000bec:	f7ff fb6a 	bl	80002c4 <PinSource>
	USART_InitStruct.USART_StopBits = USART_StopBits_1;	// we want 1 stop bit (standard)
	USART_InitStruct.USART_Parity = USART_Parity_No;// we don't want a parity bit (standard)
	USART_InitStruct.USART_HardwareFlowControl = USART_HardwareFlowControl_None; // we don't want flow control (standard)
	USART_InitStruct.USART_Mode = USART_Mode_Tx | USART_Mode_Rx; // we want to enable the transmitter and the receiver

	USART_Init(usartx[usx], &USART_InitStruct); // again all the properties are passed to the USART_Init function which takes care of all the bit setting
 8000bf0:	f240 0698 	movw	r6, #152	; 0x98
	}
	GPIOMode(PinPort(rx), PinBit(rx), GPIO_Mode_AF, GPIO_Speed_50MHz, GPIO_OType_PP, GPIO_PuPd_NOPULL);
	GPIOMode(PinPort(tx), PinBit(tx), GPIO_Mode_AF, GPIO_Speed_50MHz, GPIO_OType_PP, GPIO_PuPd_NOPULL);

	GPIO_PinAFConfig(PinPort(rx), PinSource(rx), af );
	GPIO_PinAFConfig(PinPort(tx), PinSource(tx), af );
 8000bf4:	4601      	mov	r1, r0
 8000bf6:	464a      	mov	r2, r9
 8000bf8:	4658      	mov	r0, fp
 8000bfa:	f000 fce5 	bl	80015c8 <GPIO_PinAFConfig>
	USART_InitStruct.USART_StopBits = USART_StopBits_1;	// we want 1 stop bit (standard)
	USART_InitStruct.USART_Parity = USART_Parity_No;// we don't want a parity bit (standard)
	USART_InitStruct.USART_HardwareFlowControl = USART_HardwareFlowControl_None; // we don't want flow control (standard)
	USART_InitStruct.USART_Mode = USART_Mode_Tx | USART_Mode_Rx; // we want to enable the transmitter and the receiver

	USART_Init(usartx[usx], &USART_InitStruct); // again all the properties are passed to the USART_Init function which takes care of all the bit setting
 8000bfe:	f2c2 0600 	movt	r6, #8192	; 0x2000
	GPIOMode(PinPort(tx), PinBit(tx), GPIO_Mode_AF, GPIO_Speed_50MHz, GPIO_OType_PP, GPIO_PuPd_NOPULL);

	GPIO_PinAFConfig(PinPort(rx), PinSource(rx), af );
	GPIO_PinAFConfig(PinPort(tx), PinSource(tx), af );

	USART_InitStruct.USART_BaudRate = baud;	// the baudrate is set to the value we passed into this init function
 8000c02:	9a02      	ldr	r2, [sp, #8]
	USART_InitStruct.USART_StopBits = USART_StopBits_1;	// we want 1 stop bit (standard)
	USART_InitStruct.USART_Parity = USART_Parity_No;// we don't want a parity bit (standard)
	USART_InitStruct.USART_HardwareFlowControl = USART_HardwareFlowControl_None; // we don't want flow control (standard)
	USART_InitStruct.USART_Mode = USART_Mode_Tx | USART_Mode_Rx; // we want to enable the transmitter and the receiver

	USART_Init(usartx[usx], &USART_InitStruct); // again all the properties are passed to the USART_Init function which takes care of all the bit setting
 8000c04:	f856 0027 	ldr.w	r0, [r6, r7, lsl #2]
 8000c08:	a905      	add	r1, sp, #20
	USART_InitStruct.USART_BaudRate = baud;	// the baudrate is set to the value we passed into this init function
	USART_InitStruct.USART_WordLength = USART_WordLength_8b;// we want the data frame size to be 8 bits (standard)
	USART_InitStruct.USART_StopBits = USART_StopBits_1;	// we want 1 stop bit (standard)
	USART_InitStruct.USART_Parity = USART_Parity_No;// we don't want a parity bit (standard)
	USART_InitStruct.USART_HardwareFlowControl = USART_HardwareFlowControl_None; // we don't want flow control (standard)
	USART_InitStruct.USART_Mode = USART_Mode_Tx | USART_Mode_Rx; // we want to enable the transmitter and the receiver
 8000c0a:	f04f 050c 	mov.w	r5, #12
	GPIOMode(PinPort(tx), PinBit(tx), GPIO_Mode_AF, GPIO_Speed_50MHz, GPIO_OType_PP, GPIO_PuPd_NOPULL);

	GPIO_PinAFConfig(PinPort(rx), PinSource(rx), af );
	GPIO_PinAFConfig(PinPort(tx), PinSource(tx), af );

	USART_InitStruct.USART_BaudRate = baud;	// the baudrate is set to the value we passed into this init function
 8000c0e:	9205      	str	r2, [sp, #20]
	USART_InitStruct.USART_WordLength = USART_WordLength_8b;// we want the data frame size to be 8 bits (standard)
	USART_InitStruct.USART_StopBits = USART_StopBits_1;	// we want 1 stop bit (standard)
	USART_InitStruct.USART_Parity = USART_Parity_No;// we don't want a parity bit (standard)
	USART_InitStruct.USART_HardwareFlowControl = USART_HardwareFlowControl_None; // we don't want flow control (standard)
	USART_InitStruct.USART_Mode = USART_Mode_Tx | USART_Mode_Rx; // we want to enable the transmitter and the receiver
 8000c10:	f8ad 501e 	strh.w	r5, [sp, #30]

	GPIO_PinAFConfig(PinPort(rx), PinSource(rx), af );
	GPIO_PinAFConfig(PinPort(tx), PinSource(tx), af );

	USART_InitStruct.USART_BaudRate = baud;	// the baudrate is set to the value we passed into this init function
	USART_InitStruct.USART_WordLength = USART_WordLength_8b;// we want the data frame size to be 8 bits (standard)
 8000c14:	f8ad 4018 	strh.w	r4, [sp, #24]
	USART_InitStruct.USART_StopBits = USART_StopBits_1;	// we want 1 stop bit (standard)
 8000c18:	f8ad 401a 	strh.w	r4, [sp, #26]
	USART_InitStruct.USART_Parity = USART_Parity_No;// we don't want a parity bit (standard)
 8000c1c:	f8ad 401c 	strh.w	r4, [sp, #28]
	USART_InitStruct.USART_HardwareFlowControl = USART_HardwareFlowControl_None; // we don't want flow control (standard)
 8000c20:	f8ad 4020 	strh.w	r4, [sp, #32]
	USART_InitStruct.USART_Mode = USART_Mode_Tx | USART_Mode_Rx; // we want to enable the transmitter and the receiver

	USART_Init(usartx[usx], &USART_InitStruct); // again all the properties are passed to the USART_Init function which takes care of all the bit setting
 8000c24:	f002 fa1e 	bl	8003064 <USART_Init>

	USART_ITConfig(usartx[usx], USART_IT_RXNE, ENABLE); // enable the USART3 receive interrupt
 8000c28:	f856 0027 	ldr.w	r0, [r6, r7, lsl #2]
 8000c2c:	2201      	movs	r2, #1
 8000c2e:	f240 5125 	movw	r1, #1317	; 0x525
 8000c32:	f002 f9bf 	bl	8002fb4 <USART_ITConfig>
	USART_ITConfig(usartx[usx], USART_IT_TXE, DISABLE);
 8000c36:	f240 7127 	movw	r1, #1831	; 0x727
 8000c3a:	f856 0027 	ldr.w	r0, [r6, r7, lsl #2]
 8000c3e:	4622      	mov	r2, r4
 8000c40:	f002 f9b8 	bl	8002fb4 <USART_ITConfig>

	NVIC_InitStructure.NVIC_IRQChannel = irq;
 8000c44:	9b03      	ldr	r3, [sp, #12]
	// we want to configure the USART3 interrupts
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0; // this sets the priority group of the USART3 interrupts
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0; // this sets the subpriority inside the group
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;	// the USART3 interrupts are globally enabled
 8000c46:	2501      	movs	r5, #1
	NVIC_Init(&NVIC_InitStructure);	// the properties are passed to the NVIC_Init function which takes care of the low level stuff
 8000c48:	a809      	add	r0, sp, #36	; 0x24
	USART_Init(usartx[usx], &USART_InitStruct); // again all the properties are passed to the USART_Init function which takes care of all the bit setting

	USART_ITConfig(usartx[usx], USART_IT_RXNE, ENABLE); // enable the USART3 receive interrupt
	USART_ITConfig(usartx[usx], USART_IT_TXE, DISABLE);

	NVIC_InitStructure.NVIC_IRQChannel = irq;
 8000c4a:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
	// we want to configure the USART3 interrupts
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0; // this sets the priority group of the USART3 interrupts
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0; // this sets the subpriority inside the group
 8000c4e:	f88d 4026 	strb.w	r4, [sp, #38]	; 0x26
	USART_ITConfig(usartx[usx], USART_IT_RXNE, ENABLE); // enable the USART3 receive interrupt
	USART_ITConfig(usartx[usx], USART_IT_TXE, DISABLE);

	NVIC_InitStructure.NVIC_IRQChannel = irq;
	// we want to configure the USART3 interrupts
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0; // this sets the priority group of the USART3 interrupts
 8000c52:	f88d 4025 	strb.w	r4, [sp, #37]	; 0x25
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0; // this sets the subpriority inside the group
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;	// the USART3 interrupts are globally enabled
 8000c56:	f88d 5027 	strb.w	r5, [sp, #39]	; 0x27
	NVIC_Init(&NVIC_InitStructure);	// the properties are passed to the NVIC_Init function which takes care of the low level stuff
 8000c5a:	f000 f87f 	bl	8000d5c <NVIC_Init>
	//
	buffer_clear(&rxring[usx]);
	buffer_clear(&txring[usx]);
	// finally this enables the complete USART3 peripheral
	USART_Cmd(usartx[usx], ENABLE);
 8000c5e:	f856 0027 	ldr.w	r0, [r6, r7, lsl #2]
 8000c62:	4629      	mov	r1, r5
USARTRing rxring[6], txring[6];

void buffer_clear(USARTRing * r) {
	r->head = 0;
	r->tail = 0;
	r->count = 0;
 8000c64:	f8aa 4104 	strh.w	r4, [sl, #260]	; 0x104
};

USARTRing rxring[6], txring[6];

void buffer_clear(USARTRing * r) {
	r->head = 0;
 8000c68:	f8a8 4104 	strh.w	r4, [r8, #260]	; 0x104
 8000c6c:	f8a8 4100 	strh.w	r4, [r8, #256]	; 0x100
	r->tail = 0;
 8000c70:	f8a8 4102 	strh.w	r4, [r8, #258]	; 0x102
};

USARTRing rxring[6], txring[6];

void buffer_clear(USARTRing * r) {
	r->head = 0;
 8000c74:	f8aa 4100 	strh.w	r4, [sl, #256]	; 0x100
	r->tail = 0;
 8000c78:	f8aa 4102 	strh.w	r4, [sl, #258]	; 0x102
	NVIC_Init(&NVIC_InitStructure);	// the properties are passed to the NVIC_Init function which takes care of the low level stuff
	//
	buffer_clear(&rxring[usx]);
	buffer_clear(&txring[usx]);
	// finally this enables the complete USART3 peripheral
	USART_Cmd(usartx[usx], ENABLE);
 8000c7c:	f002 f89a 	bl	8002db4 <USART_Cmd>
}
 8000c80:	b00b      	add	sp, #44	; 0x2c
 8000c82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		irq = UART5_IRQn;
		break;
	case USART6Serial:
	default:
		usx = USART6Serial;
		RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART6, ENABLE);
 8000c86:	2747      	movs	r7, #71	; 0x47
 8000c88:	2020      	movs	r0, #32
 8000c8a:	2101      	movs	r1, #1
 8000c8c:	f000 ff00 	bl	8001a90 <RCC_APB2PeriphClockCmd>
 8000c90:	f8df a094 	ldr.w	sl, [pc, #148]	; 8000d28 <usart_begin+0x1d8>
 8000c94:	9703      	str	r7, [sp, #12]
 8000c96:	f8df 8094 	ldr.w	r8, [pc, #148]	; 8000d2c <usart_begin+0x1dc>
 8000c9a:	2705      	movs	r7, #5
 8000c9c:	f04f 0908 	mov.w	r9, #8
 8000ca0:	e774      	b.n	8000b8c <usart_begin+0x3c>
	uint8_t af = GPIO_AF_USART1;
	IRQn_Type irq = USART1_IRQn;

	switch(usx) {
	case USART1Serial:
		RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART1, ENABLE);
 8000ca2:	2010      	movs	r0, #16
 8000ca4:	2101      	movs	r1, #1
 8000ca6:	f000 fef3 	bl	8001a90 <RCC_APB2PeriphClockCmd>
 8000caa:	f240 6a3c 	movw	sl, #1596	; 0x63c
 8000cae:	f640 4860 	movw	r8, #3168	; 0xc60
 8000cb2:	2325      	movs	r3, #37	; 0x25
 8000cb4:	f2c2 0a00 	movt	sl, #8192	; 0x2000
 8000cb8:	f2c2 0800 	movt	r8, #8192	; 0x2000
 8000cbc:	9303      	str	r3, [sp, #12]
 8000cbe:	2700      	movs	r7, #0
 8000cc0:	f04f 0907 	mov.w	r9, #7
		af = GPIO_AF_USART1;
		irq = USART1_IRQn;
	break;
 8000cc4:	e762      	b.n	8000b8c <usart_begin+0x3c>
	case USART2Serial:
		RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART2, ENABLE);
 8000cc6:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8000cca:	2101      	movs	r1, #1
 8000ccc:	f000 fece 	bl	8001a6c <RCC_APB1PeriphClockCmd>
 8000cd0:	2226      	movs	r2, #38	; 0x26
 8000cd2:	f8df a05c 	ldr.w	sl, [pc, #92]	; 8000d30 <usart_begin+0x1e0>
 8000cd6:	f8df 805c 	ldr.w	r8, [pc, #92]	; 8000d34 <usart_begin+0x1e4>
 8000cda:	9203      	str	r2, [sp, #12]
 8000cdc:	2701      	movs	r7, #1
 8000cde:	f04f 0907 	mov.w	r9, #7
		af = GPIO_AF_USART2;
		irq = USART2_IRQn;
	break;
 8000ce2:	e753      	b.n	8000b8c <usart_begin+0x3c>
	case USART3Serial:
		RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART3, ENABLE);
 8000ce4:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8000ce8:	2101      	movs	r1, #1
 8000cea:	f000 febf 	bl	8001a6c <RCC_APB1PeriphClockCmd>
 8000cee:	2027      	movs	r0, #39	; 0x27
 8000cf0:	f8df a044 	ldr.w	sl, [pc, #68]	; 8000d38 <usart_begin+0x1e8>
 8000cf4:	f8df 8044 	ldr.w	r8, [pc, #68]	; 8000d3c <usart_begin+0x1ec>
 8000cf8:	9003      	str	r0, [sp, #12]
 8000cfa:	2702      	movs	r7, #2
 8000cfc:	f04f 0907 	mov.w	r9, #7
		af = GPIO_AF_USART3;
		irq = USART3_IRQn;
	break;
 8000d00:	e744      	b.n	8000b8c <usart_begin+0x3c>
	case UART4Serial:
		RCC_APB1PeriphClockCmd(RCC_APB1Periph_UART4, ENABLE);
 8000d02:	2101      	movs	r1, #1
 8000d04:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8000d08:	f000 feb0 	bl	8001a6c <RCC_APB1PeriphClockCmd>
 8000d0c:	2134      	movs	r1, #52	; 0x34
 8000d0e:	f8df a030 	ldr.w	sl, [pc, #48]	; 8000d40 <usart_begin+0x1f0>
 8000d12:	f8df 8030 	ldr.w	r8, [pc, #48]	; 8000d44 <usart_begin+0x1f4>
 8000d16:	9103      	str	r1, [sp, #12]
 8000d18:	2703      	movs	r7, #3
 8000d1a:	f04f 0908 	mov.w	r9, #8
		af = GPIO_AF_UART4;
		irq = UART4_IRQn;
	break;
 8000d1e:	e735      	b.n	8000b8c <usart_begin+0x3c>
 8000d20:	20000a54 	.word	0x20000a54
 8000d24:	20001078 	.word	0x20001078
 8000d28:	20000b5a 	.word	0x20000b5a
 8000d2c:	2000117e 	.word	0x2000117e
 8000d30:	20000742 	.word	0x20000742
 8000d34:	20000d66 	.word	0x20000d66
 8000d38:	20000848 	.word	0x20000848
 8000d3c:	20000e6c 	.word	0x20000e6c
 8000d40:	2000094e 	.word	0x2000094e
 8000d44:	20000f72 	.word	0x20000f72

08000d48 <NVIC_PriorityGroupConfig>:
{
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
  SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
 8000d48:	f040 61be 	orr.w	r1, r0, #99614720	; 0x5f00000
 8000d4c:	f64e 5300 	movw	r3, #60672	; 0xed00
 8000d50:	f441 2020 	orr.w	r0, r1, #655360	; 0xa0000
 8000d54:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000d58:	60d8      	str	r0, [r3, #12]
}
 8000d5a:	4770      	bx	lr

08000d5c <NVIC_Init>:
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 8000d5c:	78c3      	ldrb	r3, [r0, #3]
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 8000d5e:	b410      	push	{r4}
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 8000d60:	b97b      	cbnz	r3, 8000d82 <NVIC_Init+0x26>
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000d62:	7803      	ldrb	r3, [r0, #0]
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000d64:	2101      	movs	r1, #1
 8000d66:	f003 021f 	and.w	r2, r3, #31
 8000d6a:	fa11 f002 	lsls.w	r0, r1, r2
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000d6e:	095a      	lsrs	r2, r3, #5
 8000d70:	f24e 1300 	movw	r3, #57600	; 0xe100
 8000d74:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000d78:	3220      	adds	r2, #32
 8000d7a:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 8000d7e:	bc10      	pop	{r4}
 8000d80:	4770      	bx	lr
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 8000d82:	f64e 5200 	movw	r2, #60672	; 0xed00
 8000d86:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8000d8a:	68d1      	ldr	r1, [r2, #12]
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8000d8c:	7844      	ldrb	r4, [r0, #1]
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 8000d8e:	43cb      	mvns	r3, r1
 8000d90:	f3c3 2302 	ubfx	r3, r3, #8, #3
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8000d94:	f1c3 0c04 	rsb	ip, r3, #4
 8000d98:	fa5f f28c 	uxtb.w	r2, ip
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 8000d9c:	210f      	movs	r1, #15
 8000d9e:	fa51 f303 	asrs.w	r3, r1, r3
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8000da2:	fa14 f202 	lsls.w	r2, r4, r2
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
        
    tmppriority = tmppriority << 0x04;
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8000da6:	7801      	ldrb	r1, [r0, #0]
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000da8:	2401      	movs	r4, #1
 8000daa:	f001 0c1f 	and.w	ip, r1, #31
 8000dae:	fa04 f40c 	lsl.w	r4, r4, ip
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 8000db2:	f890 c002 	ldrb.w	ip, [r0, #2]
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8000db6:	b2d2      	uxtb	r2, r2
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 8000db8:	ea03 000c 	and.w	r0, r3, ip
 8000dbc:	4310      	orrs	r0, r2
        
    tmppriority = tmppriority << 0x04;
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8000dbe:	f24e 1300 	movw	r3, #57600	; 0xe100
    tmpsub = tmpsub >> tmppriority;

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
        
    tmppriority = tmppriority << 0x04;
 8000dc2:	0102      	lsls	r2, r0, #4
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8000dc4:	f2ce 0300 	movt	r3, #57344	; 0xe000
    tmpsub = tmpsub >> tmppriority;

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
        
    tmppriority = tmppriority << 0x04;
 8000dc8:	b2d0      	uxtb	r0, r2
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8000dca:	461a      	mov	r2, r3
 8000dcc:	18cb      	adds	r3, r1, r3
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000dce:	0949      	lsrs	r1, r1, #5
    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
        
    tmppriority = tmppriority << 0x04;
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8000dd0:	f883 0300 	strb.w	r0, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000dd4:	f842 4021 	str.w	r4, [r2, r1, lsl #2]
 8000dd8:	e7d1      	b.n	8000d7e <NVIC_Init+0x22>
 8000dda:	bf00      	nop

08000ddc <NVIC_SetVectorTable>:
{ 
  /* Check the parameters */
  assert_param(IS_NVIC_VECTTAB(NVIC_VectTab));
  assert_param(IS_NVIC_OFFSET(Offset));  
   
  SCB->VTOR = NVIC_VectTab | (Offset & (uint32_t)0x1FFFFF80);
 8000ddc:	f021 4260 	bic.w	r2, r1, #3758096384	; 0xe0000000
 8000de0:	f022 017f 	bic.w	r1, r2, #127	; 0x7f
 8000de4:	f64e 5300 	movw	r3, #60672	; 0xed00
 8000de8:	4301      	orrs	r1, r0
 8000dea:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000dee:	6099      	str	r1, [r3, #8]
}
 8000df0:	4770      	bx	lr
 8000df2:	bf00      	nop

08000df4 <NVIC_SystemLPConfig>:
{
  /* Check the parameters */
  assert_param(IS_NVIC_LP(LowPowerMode));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  if (NewState != DISABLE)
 8000df4:	b941      	cbnz	r1, 8000e08 <NVIC_SystemLPConfig+0x14>
  {
    SCB->SCR |= LowPowerMode;
  }
  else
  {
    SCB->SCR &= (uint32_t)(~(uint32_t)LowPowerMode);
 8000df6:	f64e 5100 	movw	r1, #60672	; 0xed00
 8000dfa:	f2ce 0100 	movt	r1, #57344	; 0xe000
 8000dfe:	690b      	ldr	r3, [r1, #16]
 8000e00:	ea23 0000 	bic.w	r0, r3, r0
 8000e04:	6108      	str	r0, [r1, #16]
 8000e06:	4770      	bx	lr
  assert_param(IS_NVIC_LP(LowPowerMode));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  if (NewState != DISABLE)
  {
    SCB->SCR |= LowPowerMode;
 8000e08:	f64e 5300 	movw	r3, #60672	; 0xed00
 8000e0c:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000e10:	691a      	ldr	r2, [r3, #16]
 8000e12:	4310      	orrs	r0, r2
 8000e14:	6118      	str	r0, [r3, #16]
 8000e16:	4770      	bx	lr

08000e18 <SysTick_CLKSourceConfig>:
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(SysTick_CLKSource));
  if (SysTick_CLKSource == SysTick_CLKSource_HCLK)
  {
    SysTick->CTRL |= SysTick_CLKSource_HCLK;
 8000e18:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000e1c:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000e20:	681a      	ldr	r2, [r3, #0]
  */
void SysTick_CLKSourceConfig(uint32_t SysTick_CLKSource)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(SysTick_CLKSource));
  if (SysTick_CLKSource == SysTick_CLKSource_HCLK)
 8000e22:	2804      	cmp	r0, #4
  {
    SysTick->CTRL |= SysTick_CLKSource_HCLK;
 8000e24:	bf0c      	ite	eq
 8000e26:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= SysTick_CLKSource_HCLK_Div8;
 8000e2a:	f022 0204 	bicne.w	r2, r2, #4
 8000e2e:	601a      	str	r2, [r3, #0]
 8000e30:	4770      	bx	lr
 8000e32:	bf00      	nop

08000e34 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8000e34:	680b      	ldr	r3, [r1, #0]
 8000e36:	b410      	push	{r4}
  {
    pos = ((uint32_t)0x01) << pinpos;
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
 8000e38:	f013 0f01 	tst.w	r3, #1
 8000e3c:	d13b      	bne.n	8000eb6 <GPIO_Init+0x82>
 8000e3e:	f013 0f02 	tst.w	r3, #2
 8000e42:	d156      	bne.n	8000ef2 <GPIO_Init+0xbe>
 8000e44:	f013 0f04 	tst.w	r3, #4
 8000e48:	d171      	bne.n	8000f2e <GPIO_Init+0xfa>
 8000e4a:	f013 0f08 	tst.w	r3, #8
 8000e4e:	f040 808d 	bne.w	8000f6c <GPIO_Init+0x138>
 8000e52:	f013 0f10 	tst.w	r3, #16
 8000e56:	f040 80a8 	bne.w	8000faa <GPIO_Init+0x176>
 8000e5a:	f013 0f20 	tst.w	r3, #32
 8000e5e:	f040 80c3 	bne.w	8000fe8 <GPIO_Init+0x1b4>
 8000e62:	f013 0f40 	tst.w	r3, #64	; 0x40
 8000e66:	f040 80de 	bne.w	8001026 <GPIO_Init+0x1f2>
 8000e6a:	f013 0f80 	tst.w	r3, #128	; 0x80
 8000e6e:	f040 80f9 	bne.w	8001064 <GPIO_Init+0x230>
 8000e72:	f413 7f80 	tst.w	r3, #256	; 0x100
 8000e76:	f040 8114 	bne.w	80010a2 <GPIO_Init+0x26e>
 8000e7a:	f413 7f00 	tst.w	r3, #512	; 0x200
 8000e7e:	f040 812f 	bne.w	80010e0 <GPIO_Init+0x2ac>
 8000e82:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8000e86:	f040 814a 	bne.w	800111e <GPIO_Init+0x2ea>
 8000e8a:	f413 6f00 	tst.w	r3, #2048	; 0x800
 8000e8e:	f040 8165 	bne.w	800115c <GPIO_Init+0x328>
 8000e92:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 8000e96:	f040 8180 	bne.w	800119a <GPIO_Init+0x366>
 8000e9a:	f413 5f00 	tst.w	r3, #8192	; 0x2000
 8000e9e:	f040 819b 	bne.w	80011d8 <GPIO_Init+0x3a4>
 8000ea2:	f413 4f80 	tst.w	r3, #16384	; 0x4000
 8000ea6:	f040 81b6 	bne.w	8001216 <GPIO_Init+0x3e2>
 8000eaa:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 8000eae:	f040 81d1 	bne.w	8001254 <GPIO_Init+0x420>
      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
    }
  }
}
 8000eb2:	bc10      	pop	{r4}
 8000eb4:	4770      	bx	lr
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8000eb6:	6804      	ldr	r4, [r0, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000eb8:	790a      	ldrb	r2, [r1, #4]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8000eba:	f024 0403 	bic.w	r4, r4, #3
 8000ebe:	6004      	str	r4, [r0, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000ec0:	6804      	ldr	r4, [r0, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8000ec2:	f102 3cff 	add.w	ip, r2, #4294967295
 8000ec6:	fa5f fc8c 	uxtb.w	ip, ip
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000eca:	ea44 0202 	orr.w	r2, r4, r2

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8000ece:	f1bc 0f01 	cmp.w	ip, #1
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000ed2:	6002      	str	r2, [r0, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8000ed4:	f240 81d9 	bls.w	800128a <GPIO_Init+0x456>
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8000ed8:	68c2      	ldr	r2, [r0, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8000eda:	f891 c007 	ldrb.w	ip, [r1, #7]
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8000ede:	f022 0403 	bic.w	r4, r2, #3
 8000ee2:	60c4      	str	r4, [r0, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8000ee4:	68c4      	ldr	r4, [r0, #12]
  {
    pos = ((uint32_t)0x01) << pinpos;
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
 8000ee6:	f013 0f02 	tst.w	r3, #2
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8000eea:	ea44 020c 	orr.w	r2, r4, ip
 8000eee:	60c2      	str	r2, [r0, #12]
  {
    pos = ((uint32_t)0x01) << pinpos;
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
 8000ef0:	d0a8      	beq.n	8000e44 <GPIO_Init+0x10>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8000ef2:	6804      	ldr	r4, [r0, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000ef4:	790a      	ldrb	r2, [r1, #4]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8000ef6:	f024 040c 	bic.w	r4, r4, #12
 8000efa:	6004      	str	r4, [r0, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000efc:	6804      	ldr	r4, [r0, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8000efe:	f102 3cff 	add.w	ip, r2, #4294967295
 8000f02:	fa5f fc8c 	uxtb.w	ip, ip
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000f06:	ea44 0282 	orr.w	r2, r4, r2, lsl #2

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8000f0a:	f1bc 0f01 	cmp.w	ip, #1
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000f0e:	6002      	str	r2, [r0, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8000f10:	f240 81cf 	bls.w	80012b2 <GPIO_Init+0x47e>
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8000f14:	68c2      	ldr	r2, [r0, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8000f16:	f891 c007 	ldrb.w	ip, [r1, #7]
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8000f1a:	f022 020c 	bic.w	r2, r2, #12
 8000f1e:	60c2      	str	r2, [r0, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8000f20:	68c2      	ldr	r2, [r0, #12]
  {
    pos = ((uint32_t)0x01) << pinpos;
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
 8000f22:	f013 0f04 	tst.w	r3, #4
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8000f26:	ea42 028c 	orr.w	r2, r2, ip, lsl #2
 8000f2a:	60c2      	str	r2, [r0, #12]
  {
    pos = ((uint32_t)0x01) << pinpos;
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
 8000f2c:	d08d      	beq.n	8000e4a <GPIO_Init+0x16>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8000f2e:	6804      	ldr	r4, [r0, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000f30:	790a      	ldrb	r2, [r1, #4]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8000f32:	f024 0430 	bic.w	r4, r4, #48	; 0x30
 8000f36:	6004      	str	r4, [r0, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000f38:	6804      	ldr	r4, [r0, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8000f3a:	f102 3cff 	add.w	ip, r2, #4294967295
 8000f3e:	fa5f fc8c 	uxtb.w	ip, ip
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000f42:	ea44 1202 	orr.w	r2, r4, r2, lsl #4

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8000f46:	f1bc 0f01 	cmp.w	ip, #1
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000f4a:	6002      	str	r2, [r0, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8000f4c:	f240 81c5 	bls.w	80012da <GPIO_Init+0x4a6>
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8000f50:	68c2      	ldr	r2, [r0, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8000f52:	f891 c007 	ldrb.w	ip, [r1, #7]
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8000f56:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 8000f5a:	60c2      	str	r2, [r0, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8000f5c:	68c2      	ldr	r2, [r0, #12]
  {
    pos = ((uint32_t)0x01) << pinpos;
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
 8000f5e:	f013 0f08 	tst.w	r3, #8
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8000f62:	ea42 120c 	orr.w	r2, r2, ip, lsl #4
 8000f66:	60c2      	str	r2, [r0, #12]
  {
    pos = ((uint32_t)0x01) << pinpos;
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
 8000f68:	f43f af73 	beq.w	8000e52 <GPIO_Init+0x1e>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8000f6c:	6804      	ldr	r4, [r0, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000f6e:	790a      	ldrb	r2, [r1, #4]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8000f70:	f024 04c0 	bic.w	r4, r4, #192	; 0xc0
 8000f74:	6004      	str	r4, [r0, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000f76:	6804      	ldr	r4, [r0, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8000f78:	f102 3cff 	add.w	ip, r2, #4294967295
 8000f7c:	fa5f fc8c 	uxtb.w	ip, ip
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000f80:	ea44 1282 	orr.w	r2, r4, r2, lsl #6

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8000f84:	f1bc 0f01 	cmp.w	ip, #1
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000f88:	6002      	str	r2, [r0, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8000f8a:	f240 81ba 	bls.w	8001302 <GPIO_Init+0x4ce>
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8000f8e:	68c2      	ldr	r2, [r0, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8000f90:	f891 c007 	ldrb.w	ip, [r1, #7]
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8000f94:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8000f98:	60c2      	str	r2, [r0, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8000f9a:	68c2      	ldr	r2, [r0, #12]
  {
    pos = ((uint32_t)0x01) << pinpos;
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
 8000f9c:	f013 0f10 	tst.w	r3, #16
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8000fa0:	ea42 128c 	orr.w	r2, r2, ip, lsl #6
 8000fa4:	60c2      	str	r2, [r0, #12]
  {
    pos = ((uint32_t)0x01) << pinpos;
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
 8000fa6:	f43f af58 	beq.w	8000e5a <GPIO_Init+0x26>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8000faa:	6804      	ldr	r4, [r0, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000fac:	790a      	ldrb	r2, [r1, #4]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8000fae:	f424 7440 	bic.w	r4, r4, #768	; 0x300
 8000fb2:	6004      	str	r4, [r0, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000fb4:	6804      	ldr	r4, [r0, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8000fb6:	f102 3cff 	add.w	ip, r2, #4294967295
 8000fba:	fa5f fc8c 	uxtb.w	ip, ip
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000fbe:	ea44 2202 	orr.w	r2, r4, r2, lsl #8

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8000fc2:	f1bc 0f01 	cmp.w	ip, #1
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000fc6:	6002      	str	r2, [r0, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8000fc8:	f240 81af 	bls.w	800132a <GPIO_Init+0x4f6>
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8000fcc:	68c2      	ldr	r2, [r0, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8000fce:	f891 c007 	ldrb.w	ip, [r1, #7]
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8000fd2:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8000fd6:	60c2      	str	r2, [r0, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8000fd8:	68c2      	ldr	r2, [r0, #12]
  {
    pos = ((uint32_t)0x01) << pinpos;
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
 8000fda:	f013 0f20 	tst.w	r3, #32
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8000fde:	ea42 220c 	orr.w	r2, r2, ip, lsl #8
 8000fe2:	60c2      	str	r2, [r0, #12]
  {
    pos = ((uint32_t)0x01) << pinpos;
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
 8000fe4:	f43f af3d 	beq.w	8000e62 <GPIO_Init+0x2e>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8000fe8:	6804      	ldr	r4, [r0, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000fea:	790a      	ldrb	r2, [r1, #4]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8000fec:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
 8000ff0:	6004      	str	r4, [r0, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000ff2:	6804      	ldr	r4, [r0, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8000ff4:	f102 3cff 	add.w	ip, r2, #4294967295
 8000ff8:	fa5f fc8c 	uxtb.w	ip, ip
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000ffc:	ea44 2282 	orr.w	r2, r4, r2, lsl #10

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8001000:	f1bc 0f01 	cmp.w	ip, #1
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8001004:	6002      	str	r2, [r0, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8001006:	f240 81a4 	bls.w	8001352 <GPIO_Init+0x51e>
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 800100a:	68c2      	ldr	r2, [r0, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 800100c:	f891 c007 	ldrb.w	ip, [r1, #7]
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8001010:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8001014:	60c2      	str	r2, [r0, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8001016:	68c2      	ldr	r2, [r0, #12]
  {
    pos = ((uint32_t)0x01) << pinpos;
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
 8001018:	f013 0f40 	tst.w	r3, #64	; 0x40
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 800101c:	ea42 228c 	orr.w	r2, r2, ip, lsl #10
 8001020:	60c2      	str	r2, [r0, #12]
  {
    pos = ((uint32_t)0x01) << pinpos;
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
 8001022:	f43f af22 	beq.w	8000e6a <GPIO_Init+0x36>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8001026:	6804      	ldr	r4, [r0, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8001028:	790a      	ldrb	r2, [r1, #4]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 800102a:	f424 5440 	bic.w	r4, r4, #12288	; 0x3000
 800102e:	6004      	str	r4, [r0, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8001030:	6804      	ldr	r4, [r0, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8001032:	f102 3cff 	add.w	ip, r2, #4294967295
 8001036:	fa5f fc8c 	uxtb.w	ip, ip
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 800103a:	ea44 3202 	orr.w	r2, r4, r2, lsl #12

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 800103e:	f1bc 0f01 	cmp.w	ip, #1
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8001042:	6002      	str	r2, [r0, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8001044:	f240 8199 	bls.w	800137a <GPIO_Init+0x546>
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8001048:	68c2      	ldr	r2, [r0, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 800104a:	f891 c007 	ldrb.w	ip, [r1, #7]
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 800104e:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8001052:	60c2      	str	r2, [r0, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8001054:	68c2      	ldr	r2, [r0, #12]
  {
    pos = ((uint32_t)0x01) << pinpos;
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
 8001056:	f013 0f80 	tst.w	r3, #128	; 0x80
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 800105a:	ea42 320c 	orr.w	r2, r2, ip, lsl #12
 800105e:	60c2      	str	r2, [r0, #12]
  {
    pos = ((uint32_t)0x01) << pinpos;
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
 8001060:	f43f af07 	beq.w	8000e72 <GPIO_Init+0x3e>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8001064:	6804      	ldr	r4, [r0, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8001066:	790a      	ldrb	r2, [r1, #4]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8001068:	f424 4440 	bic.w	r4, r4, #49152	; 0xc000
 800106c:	6004      	str	r4, [r0, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 800106e:	6804      	ldr	r4, [r0, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8001070:	f102 3cff 	add.w	ip, r2, #4294967295
 8001074:	fa5f fc8c 	uxtb.w	ip, ip
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8001078:	ea44 3282 	orr.w	r2, r4, r2, lsl #14

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 800107c:	f1bc 0f01 	cmp.w	ip, #1
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8001080:	6002      	str	r2, [r0, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8001082:	f240 818e 	bls.w	80013a2 <GPIO_Init+0x56e>
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8001086:	68c2      	ldr	r2, [r0, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8001088:	f891 c007 	ldrb.w	ip, [r1, #7]
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 800108c:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 8001090:	60c2      	str	r2, [r0, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8001092:	68c2      	ldr	r2, [r0, #12]
  {
    pos = ((uint32_t)0x01) << pinpos;
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
 8001094:	f413 7f80 	tst.w	r3, #256	; 0x100
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8001098:	ea42 328c 	orr.w	r2, r2, ip, lsl #14
 800109c:	60c2      	str	r2, [r0, #12]
  {
    pos = ((uint32_t)0x01) << pinpos;
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
 800109e:	f43f aeec 	beq.w	8000e7a <GPIO_Init+0x46>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 80010a2:	6804      	ldr	r4, [r0, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 80010a4:	790a      	ldrb	r2, [r1, #4]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 80010a6:	f424 3440 	bic.w	r4, r4, #196608	; 0x30000
 80010aa:	6004      	str	r4, [r0, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 80010ac:	6804      	ldr	r4, [r0, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 80010ae:	f102 3cff 	add.w	ip, r2, #4294967295
 80010b2:	fa5f fc8c 	uxtb.w	ip, ip
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 80010b6:	ea44 4202 	orr.w	r2, r4, r2, lsl #16

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 80010ba:	f1bc 0f01 	cmp.w	ip, #1
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 80010be:	6002      	str	r2, [r0, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 80010c0:	f240 8183 	bls.w	80013ca <GPIO_Init+0x596>
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 80010c4:	68c2      	ldr	r2, [r0, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 80010c6:	f891 c007 	ldrb.w	ip, [r1, #7]
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 80010ca:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 80010ce:	60c2      	str	r2, [r0, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 80010d0:	68c2      	ldr	r2, [r0, #12]
  {
    pos = ((uint32_t)0x01) << pinpos;
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
 80010d2:	f413 7f00 	tst.w	r3, #512	; 0x200
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 80010d6:	ea42 420c 	orr.w	r2, r2, ip, lsl #16
 80010da:	60c2      	str	r2, [r0, #12]
  {
    pos = ((uint32_t)0x01) << pinpos;
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
 80010dc:	f43f aed1 	beq.w	8000e82 <GPIO_Init+0x4e>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 80010e0:	6804      	ldr	r4, [r0, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 80010e2:	790a      	ldrb	r2, [r1, #4]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 80010e4:	f424 2440 	bic.w	r4, r4, #786432	; 0xc0000
 80010e8:	6004      	str	r4, [r0, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 80010ea:	6804      	ldr	r4, [r0, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 80010ec:	f102 3cff 	add.w	ip, r2, #4294967295
 80010f0:	fa5f fc8c 	uxtb.w	ip, ip
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 80010f4:	ea44 4282 	orr.w	r2, r4, r2, lsl #18

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 80010f8:	f1bc 0f01 	cmp.w	ip, #1
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 80010fc:	6002      	str	r2, [r0, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 80010fe:	f240 8178 	bls.w	80013f2 <GPIO_Init+0x5be>
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8001102:	68c2      	ldr	r2, [r0, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8001104:	f891 c007 	ldrb.w	ip, [r1, #7]
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8001108:	f422 2240 	bic.w	r2, r2, #786432	; 0xc0000
 800110c:	60c2      	str	r2, [r0, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 800110e:	68c2      	ldr	r2, [r0, #12]
  {
    pos = ((uint32_t)0x01) << pinpos;
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
 8001110:	f413 6f80 	tst.w	r3, #1024	; 0x400
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8001114:	ea42 428c 	orr.w	r2, r2, ip, lsl #18
 8001118:	60c2      	str	r2, [r0, #12]
  {
    pos = ((uint32_t)0x01) << pinpos;
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
 800111a:	f43f aeb6 	beq.w	8000e8a <GPIO_Init+0x56>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 800111e:	6804      	ldr	r4, [r0, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8001120:	790a      	ldrb	r2, [r1, #4]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8001122:	f424 1440 	bic.w	r4, r4, #3145728	; 0x300000
 8001126:	6004      	str	r4, [r0, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8001128:	6804      	ldr	r4, [r0, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 800112a:	f102 3cff 	add.w	ip, r2, #4294967295
 800112e:	fa5f fc8c 	uxtb.w	ip, ip
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8001132:	ea44 5202 	orr.w	r2, r4, r2, lsl #20

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8001136:	f1bc 0f01 	cmp.w	ip, #1
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 800113a:	6002      	str	r2, [r0, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 800113c:	f240 8171 	bls.w	8001422 <GPIO_Init+0x5ee>
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8001140:	68c2      	ldr	r2, [r0, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8001142:	f891 c007 	ldrb.w	ip, [r1, #7]
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8001146:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 800114a:	60c2      	str	r2, [r0, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 800114c:	68c2      	ldr	r2, [r0, #12]
  {
    pos = ((uint32_t)0x01) << pinpos;
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
 800114e:	f413 6f00 	tst.w	r3, #2048	; 0x800
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8001152:	ea42 520c 	orr.w	r2, r2, ip, lsl #20
 8001156:	60c2      	str	r2, [r0, #12]
  {
    pos = ((uint32_t)0x01) << pinpos;
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
 8001158:	f43f ae9b 	beq.w	8000e92 <GPIO_Init+0x5e>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 800115c:	6804      	ldr	r4, [r0, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 800115e:	790a      	ldrb	r2, [r1, #4]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8001160:	f424 0440 	bic.w	r4, r4, #12582912	; 0xc00000
 8001164:	6004      	str	r4, [r0, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8001166:	6804      	ldr	r4, [r0, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8001168:	f102 3cff 	add.w	ip, r2, #4294967295
 800116c:	fa5f fc8c 	uxtb.w	ip, ip
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8001170:	ea44 5282 	orr.w	r2, r4, r2, lsl #22

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8001174:	f1bc 0f01 	cmp.w	ip, #1
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8001178:	6002      	str	r2, [r0, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 800117a:	f240 816a 	bls.w	8001452 <GPIO_Init+0x61e>
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 800117e:	68c2      	ldr	r2, [r0, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8001180:	f891 c007 	ldrb.w	ip, [r1, #7]
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8001184:	f422 0240 	bic.w	r2, r2, #12582912	; 0xc00000
 8001188:	60c2      	str	r2, [r0, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 800118a:	68c2      	ldr	r2, [r0, #12]
  {
    pos = ((uint32_t)0x01) << pinpos;
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
 800118c:	f413 5f80 	tst.w	r3, #4096	; 0x1000
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8001190:	ea42 528c 	orr.w	r2, r2, ip, lsl #22
 8001194:	60c2      	str	r2, [r0, #12]
  {
    pos = ((uint32_t)0x01) << pinpos;
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
 8001196:	f43f ae80 	beq.w	8000e9a <GPIO_Init+0x66>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 800119a:	6804      	ldr	r4, [r0, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 800119c:	790a      	ldrb	r2, [r1, #4]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 800119e:	f024 7440 	bic.w	r4, r4, #50331648	; 0x3000000
 80011a2:	6004      	str	r4, [r0, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 80011a4:	6804      	ldr	r4, [r0, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 80011a6:	f102 3cff 	add.w	ip, r2, #4294967295
 80011aa:	fa5f fc8c 	uxtb.w	ip, ip
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 80011ae:	ea44 6202 	orr.w	r2, r4, r2, lsl #24

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 80011b2:	f1bc 0f01 	cmp.w	ip, #1
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 80011b6:	6002      	str	r2, [r0, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 80011b8:	f240 8163 	bls.w	8001482 <GPIO_Init+0x64e>
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 80011bc:	68c2      	ldr	r2, [r0, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 80011be:	f891 c007 	ldrb.w	ip, [r1, #7]
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 80011c2:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80011c6:	60c2      	str	r2, [r0, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 80011c8:	68c2      	ldr	r2, [r0, #12]
  {
    pos = ((uint32_t)0x01) << pinpos;
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
 80011ca:	f413 5f00 	tst.w	r3, #8192	; 0x2000
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 80011ce:	ea42 620c 	orr.w	r2, r2, ip, lsl #24
 80011d2:	60c2      	str	r2, [r0, #12]
  {
    pos = ((uint32_t)0x01) << pinpos;
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
 80011d4:	f43f ae65 	beq.w	8000ea2 <GPIO_Init+0x6e>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 80011d8:	6804      	ldr	r4, [r0, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 80011da:	790a      	ldrb	r2, [r1, #4]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 80011dc:	f024 6440 	bic.w	r4, r4, #201326592	; 0xc000000
 80011e0:	6004      	str	r4, [r0, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 80011e2:	6804      	ldr	r4, [r0, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 80011e4:	f102 3cff 	add.w	ip, r2, #4294967295
 80011e8:	fa5f fc8c 	uxtb.w	ip, ip
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 80011ec:	ea44 6282 	orr.w	r2, r4, r2, lsl #26

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 80011f0:	f1bc 0f01 	cmp.w	ip, #1
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 80011f4:	6002      	str	r2, [r0, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 80011f6:	f240 815c 	bls.w	80014b2 <GPIO_Init+0x67e>
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 80011fa:	68c2      	ldr	r2, [r0, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 80011fc:	f891 c007 	ldrb.w	ip, [r1, #7]
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8001200:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 8001204:	60c2      	str	r2, [r0, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8001206:	68c2      	ldr	r2, [r0, #12]
  {
    pos = ((uint32_t)0x01) << pinpos;
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
 8001208:	f413 4f80 	tst.w	r3, #16384	; 0x4000
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 800120c:	ea42 628c 	orr.w	r2, r2, ip, lsl #26
 8001210:	60c2      	str	r2, [r0, #12]
  {
    pos = ((uint32_t)0x01) << pinpos;
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
 8001212:	f43f ae4a 	beq.w	8000eaa <GPIO_Init+0x76>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8001216:	6804      	ldr	r4, [r0, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8001218:	790a      	ldrb	r2, [r1, #4]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 800121a:	f024 5440 	bic.w	r4, r4, #805306368	; 0x30000000
 800121e:	6004      	str	r4, [r0, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8001220:	6804      	ldr	r4, [r0, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8001222:	f102 3cff 	add.w	ip, r2, #4294967295
 8001226:	fa5f fc8c 	uxtb.w	ip, ip
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 800122a:	ea44 7202 	orr.w	r2, r4, r2, lsl #28

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 800122e:	f1bc 0f01 	cmp.w	ip, #1
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8001232:	6002      	str	r2, [r0, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8001234:	f240 8155 	bls.w	80014e2 <GPIO_Init+0x6ae>
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8001238:	68c2      	ldr	r2, [r0, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 800123a:	f891 c007 	ldrb.w	ip, [r1, #7]
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 800123e:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001242:	60c2      	str	r2, [r0, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8001244:	68c2      	ldr	r2, [r0, #12]
  {
    pos = ((uint32_t)0x01) << pinpos;
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
 8001246:	f413 4f00 	tst.w	r3, #32768	; 0x8000
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 800124a:	ea42 720c 	orr.w	r2, r2, ip, lsl #28
 800124e:	60c2      	str	r2, [r0, #12]
  {
    pos = ((uint32_t)0x01) << pinpos;
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
 8001250:	f43f ae2f 	beq.w	8000eb2 <GPIO_Init+0x7e>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8001254:	6802      	ldr	r2, [r0, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8001256:	790b      	ldrb	r3, [r1, #4]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8001258:	f022 4440 	bic.w	r4, r2, #3221225472	; 0xc0000000
 800125c:	6004      	str	r4, [r0, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 800125e:	1e5a      	subs	r2, r3, #1
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8001260:	6804      	ldr	r4, [r0, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8001262:	fa5f fc82 	uxtb.w	ip, r2
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8001266:	ea44 7383 	orr.w	r3, r4, r3, lsl #30

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 800126a:	f1bc 0f01 	cmp.w	ip, #1
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 800126e:	6003      	str	r3, [r0, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8001270:	f240 814f 	bls.w	8001512 <GPIO_Init+0x6de>
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8001274:	68c3      	ldr	r3, [r0, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8001276:	f891 c007 	ldrb.w	ip, [r1, #7]
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 800127a:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 800127e:	60c2      	str	r2, [r0, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8001280:	68c3      	ldr	r3, [r0, #12]
 8001282:	ea43 718c 	orr.w	r1, r3, ip, lsl #30
 8001286:	60c1      	str	r1, [r0, #12]
 8001288:	e613      	b.n	8000eb2 <GPIO_Init+0x7e>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 800128a:	6884      	ldr	r4, [r0, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 800128c:	794a      	ldrb	r2, [r1, #5]
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 800128e:	f024 0403 	bic.w	r4, r4, #3
 8001292:	6084      	str	r4, [r0, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8001294:	6884      	ldr	r4, [r0, #8]
        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8001296:	f891 c006 	ldrb.w	ip, [r1, #6]
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 800129a:	ea44 0202 	orr.w	r2, r4, r2
 800129e:	6082      	str	r2, [r0, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 80012a0:	6842      	ldr	r2, [r0, #4]
 80012a2:	f022 0401 	bic.w	r4, r2, #1
 80012a6:	6044      	str	r4, [r0, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 80012a8:	6842      	ldr	r2, [r0, #4]
 80012aa:	ea4c 0402 	orr.w	r4, ip, r2
 80012ae:	6044      	str	r4, [r0, #4]
 80012b0:	e612      	b.n	8000ed8 <GPIO_Init+0xa4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 80012b2:	6882      	ldr	r2, [r0, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 80012b4:	794c      	ldrb	r4, [r1, #5]
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 80012b6:	f022 020c 	bic.w	r2, r2, #12
 80012ba:	6082      	str	r2, [r0, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 80012bc:	6882      	ldr	r2, [r0, #8]
        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 80012be:	f891 c006 	ldrb.w	ip, [r1, #6]
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 80012c2:	ea42 0284 	orr.w	r2, r2, r4, lsl #2
 80012c6:	6082      	str	r2, [r0, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 80012c8:	6842      	ldr	r2, [r0, #4]
 80012ca:	f022 0202 	bic.w	r2, r2, #2
 80012ce:	6042      	str	r2, [r0, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 80012d0:	6842      	ldr	r2, [r0, #4]
 80012d2:	ea42 024c 	orr.w	r2, r2, ip, lsl #1
 80012d6:	6042      	str	r2, [r0, #4]
 80012d8:	e61c      	b.n	8000f14 <GPIO_Init+0xe0>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 80012da:	6882      	ldr	r2, [r0, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 80012dc:	794c      	ldrb	r4, [r1, #5]
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 80012de:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 80012e2:	6082      	str	r2, [r0, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 80012e4:	6882      	ldr	r2, [r0, #8]
        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 80012e6:	f891 c006 	ldrb.w	ip, [r1, #6]
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 80012ea:	ea42 1204 	orr.w	r2, r2, r4, lsl #4
 80012ee:	6082      	str	r2, [r0, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 80012f0:	6842      	ldr	r2, [r0, #4]
 80012f2:	f022 0204 	bic.w	r2, r2, #4
 80012f6:	6042      	str	r2, [r0, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 80012f8:	6842      	ldr	r2, [r0, #4]
 80012fa:	ea42 028c 	orr.w	r2, r2, ip, lsl #2
 80012fe:	6042      	str	r2, [r0, #4]
 8001300:	e626      	b.n	8000f50 <GPIO_Init+0x11c>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8001302:	6882      	ldr	r2, [r0, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8001304:	794c      	ldrb	r4, [r1, #5]
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8001306:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 800130a:	6082      	str	r2, [r0, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 800130c:	6882      	ldr	r2, [r0, #8]
        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 800130e:	f891 c006 	ldrb.w	ip, [r1, #6]
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8001312:	ea42 1284 	orr.w	r2, r2, r4, lsl #6
 8001316:	6082      	str	r2, [r0, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 8001318:	6842      	ldr	r2, [r0, #4]
 800131a:	f022 0208 	bic.w	r2, r2, #8
 800131e:	6042      	str	r2, [r0, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8001320:	6842      	ldr	r2, [r0, #4]
 8001322:	ea42 02cc 	orr.w	r2, r2, ip, lsl #3
 8001326:	6042      	str	r2, [r0, #4]
 8001328:	e631      	b.n	8000f8e <GPIO_Init+0x15a>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 800132a:	6882      	ldr	r2, [r0, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 800132c:	794c      	ldrb	r4, [r1, #5]
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 800132e:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8001332:	6082      	str	r2, [r0, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8001334:	6882      	ldr	r2, [r0, #8]
        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8001336:	f891 c006 	ldrb.w	ip, [r1, #6]
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 800133a:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
 800133e:	6082      	str	r2, [r0, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 8001340:	6842      	ldr	r2, [r0, #4]
 8001342:	f022 0210 	bic.w	r2, r2, #16
 8001346:	6042      	str	r2, [r0, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8001348:	6842      	ldr	r2, [r0, #4]
 800134a:	ea42 120c 	orr.w	r2, r2, ip, lsl #4
 800134e:	6042      	str	r2, [r0, #4]
 8001350:	e63c      	b.n	8000fcc <GPIO_Init+0x198>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8001352:	6882      	ldr	r2, [r0, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8001354:	794c      	ldrb	r4, [r1, #5]
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8001356:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800135a:	6082      	str	r2, [r0, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 800135c:	6882      	ldr	r2, [r0, #8]
        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 800135e:	f891 c006 	ldrb.w	ip, [r1, #6]
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8001362:	ea42 2284 	orr.w	r2, r2, r4, lsl #10
 8001366:	6082      	str	r2, [r0, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 8001368:	6842      	ldr	r2, [r0, #4]
 800136a:	f022 0220 	bic.w	r2, r2, #32
 800136e:	6042      	str	r2, [r0, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8001370:	6842      	ldr	r2, [r0, #4]
 8001372:	ea42 124c 	orr.w	r2, r2, ip, lsl #5
 8001376:	6042      	str	r2, [r0, #4]
 8001378:	e647      	b.n	800100a <GPIO_Init+0x1d6>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 800137a:	6882      	ldr	r2, [r0, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 800137c:	794c      	ldrb	r4, [r1, #5]
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 800137e:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8001382:	6082      	str	r2, [r0, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8001384:	6882      	ldr	r2, [r0, #8]
        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8001386:	f891 c006 	ldrb.w	ip, [r1, #6]
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 800138a:	ea42 3204 	orr.w	r2, r2, r4, lsl #12
 800138e:	6082      	str	r2, [r0, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 8001390:	6842      	ldr	r2, [r0, #4]
 8001392:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001396:	6042      	str	r2, [r0, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8001398:	6842      	ldr	r2, [r0, #4]
 800139a:	ea42 128c 	orr.w	r2, r2, ip, lsl #6
 800139e:	6042      	str	r2, [r0, #4]
 80013a0:	e652      	b.n	8001048 <GPIO_Init+0x214>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 80013a2:	6882      	ldr	r2, [r0, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 80013a4:	794c      	ldrb	r4, [r1, #5]
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 80013a6:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 80013aa:	6082      	str	r2, [r0, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 80013ac:	6882      	ldr	r2, [r0, #8]
        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 80013ae:	f891 c006 	ldrb.w	ip, [r1, #6]
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 80013b2:	ea42 3284 	orr.w	r2, r2, r4, lsl #14
 80013b6:	6082      	str	r2, [r0, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 80013b8:	6842      	ldr	r2, [r0, #4]
 80013ba:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80013be:	6042      	str	r2, [r0, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 80013c0:	6842      	ldr	r2, [r0, #4]
 80013c2:	ea42 12cc 	orr.w	r2, r2, ip, lsl #7
 80013c6:	6042      	str	r2, [r0, #4]
 80013c8:	e65d      	b.n	8001086 <GPIO_Init+0x252>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 80013ca:	6882      	ldr	r2, [r0, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 80013cc:	794c      	ldrb	r4, [r1, #5]
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 80013ce:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 80013d2:	6082      	str	r2, [r0, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 80013d4:	6882      	ldr	r2, [r0, #8]
        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 80013d6:	f891 c006 	ldrb.w	ip, [r1, #6]
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 80013da:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80013de:	6082      	str	r2, [r0, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 80013e0:	6842      	ldr	r2, [r0, #4]
 80013e2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80013e6:	6042      	str	r2, [r0, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 80013e8:	6842      	ldr	r2, [r0, #4]
 80013ea:	ea42 220c 	orr.w	r2, r2, ip, lsl #8
 80013ee:	6042      	str	r2, [r0, #4]
 80013f0:	e668      	b.n	80010c4 <GPIO_Init+0x290>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 80013f2:	6882      	ldr	r2, [r0, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 80013f4:	794c      	ldrb	r4, [r1, #5]
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 80013f6:	f422 2240 	bic.w	r2, r2, #786432	; 0xc0000
 80013fa:	6082      	str	r2, [r0, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 80013fc:	6882      	ldr	r2, [r0, #8]
        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 80013fe:	f891 c006 	ldrb.w	ip, [r1, #6]
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8001402:	ea42 4284 	orr.w	r2, r2, r4, lsl #18
 8001406:	6082      	str	r2, [r0, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 8001408:	6842      	ldr	r2, [r0, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 800140a:	ea4f 2c4c 	mov.w	ip, ip, lsl #9

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 800140e:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8001412:	6042      	str	r2, [r0, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8001414:	6842      	ldr	r2, [r0, #4]
 8001416:	fa1f fc8c 	uxth.w	ip, ip
 800141a:	ea4c 0202 	orr.w	r2, ip, r2
 800141e:	6042      	str	r2, [r0, #4]
 8001420:	e66f      	b.n	8001102 <GPIO_Init+0x2ce>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8001422:	6882      	ldr	r2, [r0, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8001424:	794c      	ldrb	r4, [r1, #5]
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8001426:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 800142a:	6082      	str	r2, [r0, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 800142c:	6882      	ldr	r2, [r0, #8]
        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 800142e:	f891 c006 	ldrb.w	ip, [r1, #6]
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8001432:	ea42 5204 	orr.w	r2, r2, r4, lsl #20
 8001436:	6082      	str	r2, [r0, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 8001438:	6842      	ldr	r2, [r0, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 800143a:	ea4f 2c8c 	mov.w	ip, ip, lsl #10

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 800143e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001442:	6042      	str	r2, [r0, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8001444:	6842      	ldr	r2, [r0, #4]
 8001446:	fa1f fc8c 	uxth.w	ip, ip
 800144a:	ea4c 0202 	orr.w	r2, ip, r2
 800144e:	6042      	str	r2, [r0, #4]
 8001450:	e676      	b.n	8001140 <GPIO_Init+0x30c>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8001452:	6882      	ldr	r2, [r0, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8001454:	794c      	ldrb	r4, [r1, #5]
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8001456:	f422 0240 	bic.w	r2, r2, #12582912	; 0xc00000
 800145a:	6082      	str	r2, [r0, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 800145c:	6882      	ldr	r2, [r0, #8]
        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 800145e:	f891 c006 	ldrb.w	ip, [r1, #6]
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8001462:	ea42 5284 	orr.w	r2, r2, r4, lsl #22
 8001466:	6082      	str	r2, [r0, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 8001468:	6842      	ldr	r2, [r0, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 800146a:	ea4f 2ccc 	mov.w	ip, ip, lsl #11

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 800146e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001472:	6042      	str	r2, [r0, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8001474:	6842      	ldr	r2, [r0, #4]
 8001476:	fa1f fc8c 	uxth.w	ip, ip
 800147a:	ea4c 0202 	orr.w	r2, ip, r2
 800147e:	6042      	str	r2, [r0, #4]
 8001480:	e67d      	b.n	800117e <GPIO_Init+0x34a>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8001482:	6882      	ldr	r2, [r0, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8001484:	794c      	ldrb	r4, [r1, #5]
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8001486:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 800148a:	6082      	str	r2, [r0, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 800148c:	6882      	ldr	r2, [r0, #8]
        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 800148e:	f891 c006 	ldrb.w	ip, [r1, #6]
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8001492:	ea42 6204 	orr.w	r2, r2, r4, lsl #24
 8001496:	6082      	str	r2, [r0, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 8001498:	6842      	ldr	r2, [r0, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 800149a:	ea4f 3c0c 	mov.w	ip, ip, lsl #12

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 800149e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80014a2:	6042      	str	r2, [r0, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 80014a4:	6842      	ldr	r2, [r0, #4]
 80014a6:	fa1f fc8c 	uxth.w	ip, ip
 80014aa:	ea4c 0202 	orr.w	r2, ip, r2
 80014ae:	6042      	str	r2, [r0, #4]
 80014b0:	e684      	b.n	80011bc <GPIO_Init+0x388>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 80014b2:	6882      	ldr	r2, [r0, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 80014b4:	794c      	ldrb	r4, [r1, #5]
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 80014b6:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 80014ba:	6082      	str	r2, [r0, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 80014bc:	6882      	ldr	r2, [r0, #8]
        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 80014be:	f891 c006 	ldrb.w	ip, [r1, #6]
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 80014c2:	ea42 6284 	orr.w	r2, r2, r4, lsl #26
 80014c6:	6082      	str	r2, [r0, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 80014c8:	6842      	ldr	r2, [r0, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 80014ca:	ea4f 3c4c 	mov.w	ip, ip, lsl #13

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 80014ce:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80014d2:	6042      	str	r2, [r0, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 80014d4:	6842      	ldr	r2, [r0, #4]
 80014d6:	fa1f fc8c 	uxth.w	ip, ip
 80014da:	ea4c 0202 	orr.w	r2, ip, r2
 80014de:	6042      	str	r2, [r0, #4]
 80014e0:	e68b      	b.n	80011fa <GPIO_Init+0x3c6>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 80014e2:	6882      	ldr	r2, [r0, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 80014e4:	794c      	ldrb	r4, [r1, #5]
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 80014e6:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80014ea:	6082      	str	r2, [r0, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 80014ec:	6882      	ldr	r2, [r0, #8]
        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 80014ee:	f891 c006 	ldrb.w	ip, [r1, #6]
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 80014f2:	ea42 7204 	orr.w	r2, r2, r4, lsl #28
 80014f6:	6082      	str	r2, [r0, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 80014f8:	6842      	ldr	r2, [r0, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 80014fa:	ea4f 3c8c 	mov.w	ip, ip, lsl #14

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 80014fe:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8001502:	6042      	str	r2, [r0, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8001504:	6842      	ldr	r2, [r0, #4]
 8001506:	fa1f fc8c 	uxth.w	ip, ip
 800150a:	ea4c 0202 	orr.w	r2, ip, r2
 800150e:	6042      	str	r2, [r0, #4]
 8001510:	e692      	b.n	8001238 <GPIO_Init+0x404>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8001512:	6883      	ldr	r3, [r0, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8001514:	f891 c005 	ldrb.w	ip, [r1, #5]
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8001518:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 800151c:	6082      	str	r2, [r0, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 800151e:	6883      	ldr	r3, [r0, #8]
        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8001520:	798a      	ldrb	r2, [r1, #6]
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8001522:	ea43 738c 	orr.w	r3, r3, ip, lsl #30
 8001526:	6083      	str	r3, [r0, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 8001528:	6843      	ldr	r3, [r0, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 800152a:	03d2      	lsls	r2, r2, #15

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 800152c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8001530:	6043      	str	r3, [r0, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8001532:	6843      	ldr	r3, [r0, #4]
 8001534:	fa1f fc82 	uxth.w	ip, r2
 8001538:	ea4c 0303 	orr.w	r3, ip, r3
 800153c:	6043      	str	r3, [r0, #4]
 800153e:	e699      	b.n	8001274 <GPIO_Init+0x440>

08001540 <GPIO_StructInit>:
  */
void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct)
{
  /* Reset GPIO init structure parameters values */
  GPIO_InitStruct->GPIO_Pin  = GPIO_Pin_All;
  GPIO_InitStruct->GPIO_Mode = GPIO_Mode_IN;
 8001540:	2300      	movs	r3, #0
  * @retval None
  */
void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct)
{
  /* Reset GPIO init structure parameters values */
  GPIO_InitStruct->GPIO_Pin  = GPIO_Pin_All;
 8001542:	f64f 72ff 	movw	r2, #65535	; 0xffff
  GPIO_InitStruct->GPIO_Mode = GPIO_Mode_IN;
  GPIO_InitStruct->GPIO_Speed = GPIO_Speed_2MHz;
  GPIO_InitStruct->GPIO_OType = GPIO_OType_PP;
  GPIO_InitStruct->GPIO_PuPd = GPIO_PuPd_NOPULL;
 8001546:	71c3      	strb	r3, [r0, #7]
  * @retval None
  */
void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct)
{
  /* Reset GPIO init structure parameters values */
  GPIO_InitStruct->GPIO_Pin  = GPIO_Pin_All;
 8001548:	6002      	str	r2, [r0, #0]
  GPIO_InitStruct->GPIO_Mode = GPIO_Mode_IN;
 800154a:	7103      	strb	r3, [r0, #4]
  GPIO_InitStruct->GPIO_Speed = GPIO_Speed_2MHz;
 800154c:	7143      	strb	r3, [r0, #5]
  GPIO_InitStruct->GPIO_OType = GPIO_OType_PP;
 800154e:	7183      	strb	r3, [r0, #6]
  GPIO_InitStruct->GPIO_PuPd = GPIO_PuPd_NOPULL;
}
 8001550:	4770      	bx	lr
 8001552:	bf00      	nop

08001554 <GPIO_PinLockConfig>:
  * @param  GPIO_Pin: specifies the port bit to be locked.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_PinLockConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001554:	b082      	sub	sp, #8
  __IO uint32_t tmp = 0x00010000;
 8001556:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800155a:	9201      	str	r2, [sp, #4]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  tmp |= GPIO_Pin;
 800155c:	9b01      	ldr	r3, [sp, #4]
 800155e:	ea41 0203 	orr.w	r2, r1, r3
 8001562:	9201      	str	r2, [sp, #4]
  /* Set LCKK bit */
  GPIOx->LCKR = tmp;
 8001564:	9b01      	ldr	r3, [sp, #4]
 8001566:	61c3      	str	r3, [r0, #28]
  /* Reset LCKK bit */
  GPIOx->LCKR =  GPIO_Pin;
 8001568:	61c1      	str	r1, [r0, #28]
  /* Set LCKK bit */
  GPIOx->LCKR = tmp;
 800156a:	9a01      	ldr	r2, [sp, #4]
 800156c:	61c2      	str	r2, [r0, #28]
  /* Read LCKK bit*/
  tmp = GPIOx->LCKR;
 800156e:	69c1      	ldr	r1, [r0, #28]
 8001570:	9101      	str	r1, [sp, #4]
  /* Read LCKK bit*/
  tmp = GPIOx->LCKR;
 8001572:	69c3      	ldr	r3, [r0, #28]
 8001574:	9301      	str	r3, [sp, #4]
}
 8001576:	b002      	add	sp, #8
 8001578:	4770      	bx	lr
 800157a:	bf00      	nop

0800157c <GPIO_ReadInputDataBit>:

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)Bit_RESET)
 800157c:	6903      	ldr	r3, [r0, #16]
 800157e:	4219      	tst	r1, r3
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
  }
  return bitstatus;
}
 8001580:	bf0c      	ite	eq
 8001582:	2000      	moveq	r0, #0
 8001584:	2001      	movne	r0, #1
 8001586:	4770      	bx	lr

08001588 <GPIO_ReadInputData>:
uint16_t GPIO_ReadInputData(GPIO_TypeDef* GPIOx)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  return ((uint16_t)GPIOx->IDR);
 8001588:	6900      	ldr	r0, [r0, #16]
}
 800158a:	b280      	uxth	r0, r0
 800158c:	4770      	bx	lr
 800158e:	bf00      	nop

08001590 <GPIO_ReadOutputDataBit>:

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != (uint32_t)Bit_RESET)
 8001590:	6943      	ldr	r3, [r0, #20]
 8001592:	4219      	tst	r1, r3
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
  }
  return bitstatus;
}
 8001594:	bf0c      	ite	eq
 8001596:	2000      	moveq	r0, #0
 8001598:	2001      	movne	r0, #1
 800159a:	4770      	bx	lr

0800159c <GPIO_ReadOutputData>:
uint16_t GPIO_ReadOutputData(GPIO_TypeDef* GPIOx)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  return ((uint16_t)GPIOx->ODR);
 800159c:	6940      	ldr	r0, [r0, #20]
}
 800159e:	b280      	uxth	r0, r0
 80015a0:	4770      	bx	lr
 80015a2:	bf00      	nop

080015a4 <GPIO_SetBits>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRL = GPIO_Pin;
 80015a4:	8301      	strh	r1, [r0, #24]
}
 80015a6:	4770      	bx	lr

080015a8 <GPIO_ResetBits>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRH = GPIO_Pin;
 80015a8:	8341      	strh	r1, [r0, #26]
}
 80015aa:	4770      	bx	lr

080015ac <GPIO_WriteBit>:
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_BIT_ACTION(BitVal));

  if (BitVal != Bit_RESET)
 80015ac:	b90a      	cbnz	r2, 80015b2 <GPIO_WriteBit+0x6>
  {
    GPIOx->BSRRL = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRRH = GPIO_Pin ;
 80015ae:	8341      	strh	r1, [r0, #26]
 80015b0:	4770      	bx	lr
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_BIT_ACTION(BitVal));

  if (BitVal != Bit_RESET)
  {
    GPIOx->BSRRL = GPIO_Pin;
 80015b2:	8301      	strh	r1, [r0, #24]
 80015b4:	4770      	bx	lr
 80015b6:	bf00      	nop

080015b8 <GPIO_Write>:
void GPIO_Write(GPIO_TypeDef* GPIOx, uint16_t PortVal)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  GPIOx->ODR = PortVal;
 80015b8:	6141      	str	r1, [r0, #20]
}
 80015ba:	4770      	bx	lr

080015bc <GPIO_ToggleBits>:
void GPIO_ToggleBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  GPIOx->ODR ^= GPIO_Pin;
 80015bc:	6942      	ldr	r2, [r0, #20]
 80015be:	ea81 0302 	eor.w	r3, r1, r2
 80015c2:	6143      	str	r3, [r0, #20]
}
 80015c4:	4770      	bx	lr
 80015c6:	bf00      	nop

080015c8 <GPIO_PinAFConfig>:
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 80015c8:	f001 0307 	and.w	r3, r1, #7
 80015cc:	009b      	lsls	r3, r3, #2
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 80015ce:	f04f 0c0f 	mov.w	ip, #15
 80015d2:	fa0c fc03 	lsl.w	ip, ip, r3
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 80015d6:	fa12 f303 	lsls.w	r3, r2, r3
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 80015da:	08c9      	lsrs	r1, r1, #3
 80015dc:	3108      	adds	r1, #8
 80015de:	f850 2021 	ldr.w	r2, [r0, r1, lsl #2]
 80015e2:	ea22 020c 	bic.w	r2, r2, ip
 80015e6:	f840 2021 	str.w	r2, [r0, r1, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 80015ea:	f850 2021 	ldr.w	r2, [r0, r1, lsl #2]
 80015ee:	4313      	orrs	r3, r2
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 80015f0:	f840 3021 	str.w	r3, [r0, r1, lsl #2]
}
 80015f4:	4770      	bx	lr
 80015f6:	bf00      	nop

080015f8 <GPIO_DeInit>:
void GPIO_DeInit(GPIO_TypeDef* GPIOx)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  if (GPIOx == GPIOA)
 80015f8:	f240 0300 	movw	r3, #0
 80015fc:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001600:	4298      	cmp	r0, r3
  * @note   By default, The GPIO pins are configured in input floating mode (except JTAG pins).
  * @param  GPIOx: where x can be (A..I) to select the GPIO peripheral.
  * @retval None
  */
void GPIO_DeInit(GPIO_TypeDef* GPIOx)
{
 8001602:	b510      	push	{r4, lr}
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  if (GPIOx == GPIOA)
 8001604:	d03c      	beq.n	8001680 <GPIO_DeInit+0x88>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOA, ENABLE);
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOA, DISABLE);
  }
  else if (GPIOx == GPIOB)
 8001606:	f240 4100 	movw	r1, #1024	; 0x400
 800160a:	f2c4 0102 	movt	r1, #16386	; 0x4002
 800160e:	4288      	cmp	r0, r1
 8001610:	d040      	beq.n	8001694 <GPIO_DeInit+0x9c>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOB, ENABLE);
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOB, DISABLE);
  }
  else if (GPIOx == GPIOC)
 8001612:	f640 0200 	movw	r2, #2048	; 0x800
 8001616:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800161a:	4290      	cmp	r0, r2
 800161c:	d044      	beq.n	80016a8 <GPIO_DeInit+0xb0>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOC, ENABLE);
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOC, DISABLE);
  }
  else if (GPIOx == GPIOD)
 800161e:	f640 4c00 	movw	ip, #3072	; 0xc00
 8001622:	f2c4 0c02 	movt	ip, #16386	; 0x4002
 8001626:	4560      	cmp	r0, ip
 8001628:	d048      	beq.n	80016bc <GPIO_DeInit+0xc4>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOD, ENABLE);
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOD, DISABLE);
  }
  else if (GPIOx == GPIOE)
 800162a:	f241 0300 	movw	r3, #4096	; 0x1000
 800162e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001632:	4298      	cmp	r0, r3
 8001634:	d04c      	beq.n	80016d0 <GPIO_DeInit+0xd8>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOE, ENABLE);
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOE, DISABLE);
  }
  else if (GPIOx == GPIOF)
 8001636:	f241 4100 	movw	r1, #5120	; 0x1400
 800163a:	f2c4 0102 	movt	r1, #16386	; 0x4002
 800163e:	4288      	cmp	r0, r1
 8001640:	d050      	beq.n	80016e4 <GPIO_DeInit+0xec>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOF, ENABLE);
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOF, DISABLE);
  }
  else if (GPIOx == GPIOG)
 8001642:	f641 0200 	movw	r2, #6144	; 0x1800
 8001646:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800164a:	4290      	cmp	r0, r2
 800164c:	d054      	beq.n	80016f8 <GPIO_DeInit+0x100>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOG, ENABLE);
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOG, DISABLE);
  }
  else if (GPIOx == GPIOH)
 800164e:	f641 4c00 	movw	ip, #7168	; 0x1c00
 8001652:	f2c4 0c02 	movt	ip, #16386	; 0x4002
 8001656:	4560      	cmp	r0, ip
 8001658:	d058      	beq.n	800170c <GPIO_DeInit+0x114>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOH, ENABLE);
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOH, DISABLE);
  }
  else
  {
    if (GPIOx == GPIOI)
 800165a:	f242 0300 	movw	r3, #8192	; 0x2000
 800165e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001662:	4298      	cmp	r0, r3
 8001664:	d000      	beq.n	8001668 <GPIO_DeInit+0x70>
 8001666:	bd10      	pop	{r4, pc}
    {
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, ENABLE);
 8001668:	2101      	movs	r1, #1
 800166a:	f44f 7080 	mov.w	r0, #256	; 0x100
 800166e:	f000 fa21 	bl	8001ab4 <RCC_AHB1PeriphResetCmd>
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, DISABLE);
 8001672:	f44f 7080 	mov.w	r0, #256	; 0x100
 8001676:	2100      	movs	r1, #0
    }
  }
}
 8001678:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  else
  {
    if (GPIOx == GPIOI)
    {
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, ENABLE);
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, DISABLE);
 800167c:	f000 ba1a 	b.w	8001ab4 <RCC_AHB1PeriphResetCmd>
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  if (GPIOx == GPIOA)
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 8001680:	2001      	movs	r0, #1
 8001682:	4601      	mov	r1, r0
 8001684:	f000 fa16 	bl	8001ab4 <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOA, DISABLE);
 8001688:	2001      	movs	r0, #1
 800168a:	2100      	movs	r1, #0
    {
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, ENABLE);
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, DISABLE);
    }
  }
}
 800168c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  if (GPIOx == GPIOA)
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOA, ENABLE);
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOA, DISABLE);
 8001690:	f000 ba10 	b.w	8001ab4 <RCC_AHB1PeriphResetCmd>
  }
  else if (GPIOx == GPIOB)
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOB, ENABLE);
 8001694:	2002      	movs	r0, #2
 8001696:	2101      	movs	r1, #1
 8001698:	f000 fa0c 	bl	8001ab4 <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOB, DISABLE);
 800169c:	2002      	movs	r0, #2
 800169e:	2100      	movs	r1, #0
    {
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, ENABLE);
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, DISABLE);
    }
  }
}
 80016a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOA, DISABLE);
  }
  else if (GPIOx == GPIOB)
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOB, ENABLE);
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOB, DISABLE);
 80016a4:	f000 ba06 	b.w	8001ab4 <RCC_AHB1PeriphResetCmd>
  }
  else if (GPIOx == GPIOC)
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOC, ENABLE);
 80016a8:	2004      	movs	r0, #4
 80016aa:	2101      	movs	r1, #1
 80016ac:	f000 fa02 	bl	8001ab4 <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOC, DISABLE);
 80016b0:	2004      	movs	r0, #4
 80016b2:	2100      	movs	r1, #0
    {
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, ENABLE);
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, DISABLE);
    }
  }
}
 80016b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOB, DISABLE);
  }
  else if (GPIOx == GPIOC)
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOC, ENABLE);
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOC, DISABLE);
 80016b8:	f000 b9fc 	b.w	8001ab4 <RCC_AHB1PeriphResetCmd>
  }
  else if (GPIOx == GPIOD)
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOD, ENABLE);
 80016bc:	2008      	movs	r0, #8
 80016be:	2101      	movs	r1, #1
 80016c0:	f000 f9f8 	bl	8001ab4 <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOD, DISABLE);
 80016c4:	2008      	movs	r0, #8
 80016c6:	2100      	movs	r1, #0
    {
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, ENABLE);
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, DISABLE);
    }
  }
}
 80016c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOC, DISABLE);
  }
  else if (GPIOx == GPIOD)
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOD, ENABLE);
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOD, DISABLE);
 80016cc:	f000 b9f2 	b.w	8001ab4 <RCC_AHB1PeriphResetCmd>
  }
  else if (GPIOx == GPIOE)
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOE, ENABLE);
 80016d0:	2010      	movs	r0, #16
 80016d2:	2101      	movs	r1, #1
 80016d4:	f000 f9ee 	bl	8001ab4 <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOE, DISABLE);
 80016d8:	2010      	movs	r0, #16
 80016da:	2100      	movs	r1, #0
    {
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, ENABLE);
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, DISABLE);
    }
  }
}
 80016dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOD, DISABLE);
  }
  else if (GPIOx == GPIOE)
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOE, ENABLE);
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOE, DISABLE);
 80016e0:	f000 b9e8 	b.w	8001ab4 <RCC_AHB1PeriphResetCmd>
  }
  else if (GPIOx == GPIOF)
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOF, ENABLE);
 80016e4:	2020      	movs	r0, #32
 80016e6:	2101      	movs	r1, #1
 80016e8:	f000 f9e4 	bl	8001ab4 <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOF, DISABLE);
 80016ec:	2020      	movs	r0, #32
 80016ee:	2100      	movs	r1, #0
    {
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, ENABLE);
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, DISABLE);
    }
  }
}
 80016f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOE, DISABLE);
  }
  else if (GPIOx == GPIOF)
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOF, ENABLE);
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOF, DISABLE);
 80016f4:	f000 b9de 	b.w	8001ab4 <RCC_AHB1PeriphResetCmd>
  }
  else if (GPIOx == GPIOG)
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOG, ENABLE);
 80016f8:	2040      	movs	r0, #64	; 0x40
 80016fa:	2101      	movs	r1, #1
 80016fc:	f000 f9da 	bl	8001ab4 <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOG, DISABLE);
 8001700:	2040      	movs	r0, #64	; 0x40
 8001702:	2100      	movs	r1, #0
    {
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, ENABLE);
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, DISABLE);
    }
  }
}
 8001704:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOF, DISABLE);
  }
  else if (GPIOx == GPIOG)
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOG, ENABLE);
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOG, DISABLE);
 8001708:	f000 b9d4 	b.w	8001ab4 <RCC_AHB1PeriphResetCmd>
  }
  else if (GPIOx == GPIOH)
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOH, ENABLE);
 800170c:	2080      	movs	r0, #128	; 0x80
 800170e:	2101      	movs	r1, #1
 8001710:	f000 f9d0 	bl	8001ab4 <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOH, DISABLE);
 8001714:	2080      	movs	r0, #128	; 0x80
 8001716:	2100      	movs	r1, #0
    {
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, ENABLE);
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, DISABLE);
    }
  }
}
 8001718:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOG, DISABLE);
  }
  else if (GPIOx == GPIOH)
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOH, ENABLE);
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOH, DISABLE);
 800171c:	f000 b9ca 	b.w	8001ab4 <RCC_AHB1PeriphResetCmd>

08001720 <RCC_DeInit>:
  * @retval None
  */
void RCC_DeInit(void)
{
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8001720:	f643 0300 	movw	r3, #14336	; 0x3800
 8001724:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001728:	6819      	ldr	r1, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800172a:	2000      	movs	r0, #0
  * @retval None
  */
void RCC_DeInit(void)
{
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 800172c:	f041 0201 	orr.w	r2, r1, #1
 8001730:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001732:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8001734:	6819      	ldr	r1, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8001736:	f243 0210 	movw	r2, #12304	; 0x3010

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800173a:	f021 7c84 	bic.w	ip, r1, #17301504	; 0x1080000
 800173e:	f42c 3180 	bic.w	r1, ip, #65536	; 0x10000

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8001742:	f2c2 4200 	movt	r2, #9216	; 0x2400

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8001746:	6019      	str	r1, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8001748:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800174a:	6819      	ldr	r1, [r3, #0]
 800174c:	f421 2280 	bic.w	r2, r1, #262144	; 0x40000
 8001750:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8001752:	60d8      	str	r0, [r3, #12]
}
 8001754:	4770      	bx	lr
 8001756:	bf00      	nop

08001758 <RCC_HSEConfig>:
{
  /* Check the parameters */
  assert_param(IS_RCC_HSE(RCC_HSE));

  /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
  *(__IO uint8_t *) CR_BYTE3_ADDRESS = RCC_HSE_OFF;
 8001758:	f643 0302 	movw	r3, #14338	; 0x3802
 800175c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001760:	2200      	movs	r2, #0
 8001762:	701a      	strb	r2, [r3, #0]

  /* Set the new HSE configuration -------------------------------------------*/
  *(__IO uint8_t *) CR_BYTE3_ADDRESS = RCC_HSE;
 8001764:	7018      	strb	r0, [r3, #0]
}
 8001766:	4770      	bx	lr

08001768 <RCC_WaitForHSEStartUp>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: HSE oscillator is stable and ready to use
  *          - ERROR: HSE oscillator not yet ready
  */
ErrorStatus RCC_WaitForHSEStartUp(void)
{
 8001768:	b082      	sub	sp, #8

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
  if (tmp == 1)               /* The flag to check is in CR register */
  {
    statusreg = RCC->CR;
 800176a:	f643 0100 	movw	r1, #14336	; 0x3800
  *          - SUCCESS: HSE oscillator is stable and ready to use
  *          - ERROR: HSE oscillator not yet ready
  */
ErrorStatus RCC_WaitForHSEStartUp(void)
{
  __IO uint32_t startupcounter = 0;
 800176e:	2300      	movs	r3, #0
 8001770:	9301      	str	r3, [sp, #4]

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
  if (tmp == 1)               /* The flag to check is in CR register */
  {
    statusreg = RCC->CR;
 8001772:	f2c4 0102 	movt	r1, #16386	; 0x4002
 8001776:	680a      	ldr	r2, [r1, #0]
  FlagStatus hsestatus = RESET;
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    hsestatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
    startupcounter++;
 8001778:	9801      	ldr	r0, [sp, #4]
 800177a:	1c43      	adds	r3, r0, #1
 800177c:	9301      	str	r3, [sp, #4]
  } while((startupcounter != HSE_STARTUP_TIMEOUT) && (hsestatus == RESET));
 800177e:	9801      	ldr	r0, [sp, #4]
 8001780:	f5b0 6fa0 	cmp.w	r0, #1280	; 0x500
 8001784:	d002      	beq.n	800178c <RCC_WaitForHSEStartUp+0x24>
 8001786:	f412 3f00 	tst.w	r2, #131072	; 0x20000
 800178a:	d0f4      	beq.n	8001776 <RCC_WaitForHSEStartUp+0xe>

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
  if (tmp == 1)               /* The flag to check is in CR register */
  {
    statusreg = RCC->CR;
 800178c:	f643 0200 	movw	r2, #14336	; 0x3800
 8001790:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001794:	6811      	ldr	r1, [r2, #0]
  else
  {
    status = ERROR;
  }
  return (status);
}
 8001796:	f3c1 4040 	ubfx	r0, r1, #17, #1
 800179a:	b002      	add	sp, #8
 800179c:	4770      	bx	lr
 800179e:	bf00      	nop

080017a0 <RCC_AdjustHSICalibrationValue>:
{
  uint32_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_RCC_CALIBRATION_VALUE(HSICalibrationValue));

  tmpreg = RCC->CR;
 80017a0:	f643 0300 	movw	r3, #14336	; 0x3800
 80017a4:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80017a8:	681a      	ldr	r2, [r3, #0]

  /* Clear HSITRIM[4:0] bits */
  tmpreg &= ~RCC_CR_HSITRIM;
 80017aa:	f022 01f8 	bic.w	r1, r2, #248	; 0xf8

  /* Set the HSITRIM[4:0] bits according to HSICalibrationValue value */
  tmpreg |= (uint32_t)HSICalibrationValue << 3;
 80017ae:	ea41 02c0 	orr.w	r2, r1, r0, lsl #3

  /* Store the new value */
  RCC->CR = tmpreg;
 80017b2:	601a      	str	r2, [r3, #0]
}
 80017b4:	4770      	bx	lr
 80017b6:	bf00      	nop

080017b8 <RCC_HSICmd>:
void RCC_HSICmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) CR_HSION_BB = (uint32_t)NewState;
 80017b8:	f240 0300 	movw	r3, #0
 80017bc:	f2c4 2347 	movt	r3, #16967	; 0x4247
 80017c0:	6018      	str	r0, [r3, #0]
}
 80017c2:	4770      	bx	lr

080017c4 <RCC_LSEConfig>:
  /* Check the parameters */
  assert_param(IS_RCC_LSE(RCC_LSE));

  /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
  /* Reset LSEON bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 80017c4:	f643 0370 	movw	r3, #14448	; 0x3870
 80017c8:	2200      	movs	r2, #0
 80017ca:	f2c4 0302 	movt	r3, #16386	; 0x4002

  /* Reset LSEBYP bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;

  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch (RCC_LSE)
 80017ce:	2801      	cmp	r0, #1
  /* Check the parameters */
  assert_param(IS_RCC_LSE(RCC_LSE));

  /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
  /* Reset LSEON bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 80017d0:	701a      	strb	r2, [r3, #0]

  /* Reset LSEBYP bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 80017d2:	701a      	strb	r2, [r3, #0]

  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch (RCC_LSE)
 80017d4:	d004      	beq.n	80017e0 <RCC_LSEConfig+0x1c>
 80017d6:	2804      	cmp	r0, #4
 80017d8:	d101      	bne.n	80017de <RCC_LSEConfig+0x1a>
      /* Set LSEON bit */
      *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_ON;
      break;
    case RCC_LSE_Bypass:
      /* Set LSEBYP and LSEON bits */
      *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_Bypass | RCC_LSE_ON;
 80017da:	2005      	movs	r0, #5
 80017dc:	7018      	strb	r0, [r3, #0]
 80017de:	4770      	bx	lr
  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch (RCC_LSE)
  {
    case RCC_LSE_ON:
      /* Set LSEON bit */
      *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_ON;
 80017e0:	7018      	strb	r0, [r3, #0]
      break;
 80017e2:	4770      	bx	lr

080017e4 <RCC_LSICmd>:
void RCC_LSICmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) CSR_LSION_BB = (uint32_t)NewState;
 80017e4:	f640 6380 	movw	r3, #3712	; 0xe80
 80017e8:	f2c4 2347 	movt	r3, #16967	; 0x4247
 80017ec:	6018      	str	r0, [r3, #0]
}
 80017ee:	4770      	bx	lr

080017f0 <RCC_PLLConfig>:
  assert_param(IS_RCC_PLLM_VALUE(PLLM));
  assert_param(IS_RCC_PLLN_VALUE(PLLN));
  assert_param(IS_RCC_PLLP_VALUE(PLLP));
  assert_param(IS_RCC_PLLQ_VALUE(PLLQ));

  RCC->PLLCFGR = PLLM | (PLLN << 6) | (((PLLP >> 1) -1) << 16) | (RCC_PLLSource) |
 80017f0:	4301      	orrs	r1, r0
 80017f2:	ea41 1282 	orr.w	r2, r1, r2, lsl #6
 80017f6:	9900      	ldr	r1, [sp, #0]
 80017f8:	0858      	lsrs	r0, r3, #1
 80017fa:	1e43      	subs	r3, r0, #1
 80017fc:	ea42 6c01 	orr.w	ip, r2, r1, lsl #24
 8001800:	f643 0000 	movw	r0, #14336	; 0x3800
 8001804:	ea4c 4203 	orr.w	r2, ip, r3, lsl #16
 8001808:	f2c4 0002 	movt	r0, #16386	; 0x4002
 800180c:	6042      	str	r2, [r0, #4]
                 (PLLQ << 24);
}
 800180e:	4770      	bx	lr

08001810 <RCC_PLLCmd>:
  */
void RCC_PLLCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_PLLON_BB = (uint32_t)NewState;
 8001810:	f240 0360 	movw	r3, #96	; 0x60
 8001814:	f2c4 2347 	movt	r3, #16967	; 0x4247
 8001818:	6018      	str	r0, [r3, #0]
}
 800181a:	4770      	bx	lr

0800181c <RCC_PLLI2SConfig>:
{
  /* Check the parameters */
  assert_param(IS_RCC_PLLI2SN_VALUE(PLLI2SN));
  assert_param(IS_RCC_PLLI2SR_VALUE(PLLI2SR));

  RCC->PLLI2SCFGR = (PLLI2SN << 6) | (PLLI2SR << 28);
 800181c:	0180      	lsls	r0, r0, #6
 800181e:	f643 0300 	movw	r3, #14336	; 0x3800
 8001822:	ea40 7101 	orr.w	r1, r0, r1, lsl #28
 8001826:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800182a:	f8c3 1084 	str.w	r1, [r3, #132]	; 0x84
}
 800182e:	4770      	bx	lr

08001830 <RCC_PLLI2SCmd>:
  */
void RCC_PLLI2SCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_PLLI2SON_BB = (uint32_t)NewState;
 8001830:	f240 0368 	movw	r3, #104	; 0x68
 8001834:	f2c4 2347 	movt	r3, #16967	; 0x4247
 8001838:	6018      	str	r0, [r3, #0]
}
 800183a:	4770      	bx	lr

0800183c <RCC_ClockSecuritySystemCmd>:
  */
void RCC_ClockSecuritySystemCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_CSSON_BB = (uint32_t)NewState;
 800183c:	f240 034c 	movw	r3, #76	; 0x4c
 8001840:	f2c4 2347 	movt	r3, #16967	; 0x4247
 8001844:	6018      	str	r0, [r3, #0]
}
 8001846:	4770      	bx	lr

08001848 <RCC_MCO1Config>:
  
  /* Check the parameters */
  assert_param(IS_RCC_MCO1SOURCE(RCC_MCO1Source));
  assert_param(IS_RCC_MCO1DIV(RCC_MCO1Div));  

  tmpreg = RCC->CFGR;
 8001848:	f643 0300 	movw	r3, #14336	; 0x3800
 800184c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001850:	689a      	ldr	r2, [r3, #8]

  /* Clear MCO1[1:0] and MCO1PRE[2:0] bits */
  tmpreg &= CFGR_MCO1_RESET_MASK;

  /* Select MCO1 clock source and prescaler */
  tmpreg |= RCC_MCO1Source | RCC_MCO1Div;
 8001852:	f022 6cec 	bic.w	ip, r2, #123731968	; 0x7600000
 8001856:	ea40 020c 	orr.w	r2, r0, ip
 800185a:	430a      	orrs	r2, r1

  /* Store the new value */
  RCC->CFGR = tmpreg;  
 800185c:	609a      	str	r2, [r3, #8]
}
 800185e:	4770      	bx	lr

08001860 <RCC_MCO2Config>:
  
  /* Check the parameters */
  assert_param(IS_RCC_MCO2SOURCE(RCC_MCO2Source));
  assert_param(IS_RCC_MCO2DIV(RCC_MCO2Div));
  
  tmpreg = RCC->CFGR;
 8001860:	f643 0300 	movw	r3, #14336	; 0x3800
 8001864:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001868:	689a      	ldr	r2, [r3, #8]
  
  /* Clear MCO2 and MCO2PRE[2:0] bits */
  tmpreg &= CFGR_MCO2_RESET_MASK;

  /* Select MCO2 clock source and prescaler */
  tmpreg |= RCC_MCO2Source | RCC_MCO2Div;
 800186a:	f022 4c78 	bic.w	ip, r2, #4160749568	; 0xf8000000
 800186e:	ea40 020c 	orr.w	r2, r0, ip
 8001872:	430a      	orrs	r2, r1

  /* Store the new value */
  RCC->CFGR = tmpreg;  
 8001874:	609a      	str	r2, [r3, #8]
}
 8001876:	4770      	bx	lr

08001878 <RCC_SYSCLKConfig>:
  uint32_t tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_SYSCLK_SOURCE(RCC_SYSCLKSource));

  tmpreg = RCC->CFGR;
 8001878:	f643 0300 	movw	r3, #14336	; 0x3800
 800187c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001880:	689a      	ldr	r2, [r3, #8]

  /* Clear SW[1:0] bits */
  tmpreg &= ~RCC_CFGR_SW;
 8001882:	f022 0103 	bic.w	r1, r2, #3

  /* Set SW[1:0] bits according to RCC_SYSCLKSource value */
  tmpreg |= RCC_SYSCLKSource;
 8001886:	ea40 0201 	orr.w	r2, r0, r1

  /* Store the new value */
  RCC->CFGR = tmpreg;
 800188a:	609a      	str	r2, [r3, #8]
}
 800188c:	4770      	bx	lr
 800188e:	bf00      	nop

08001890 <RCC_GetSYSCLKSource>:
  *              - 0x04: HSE used as system clock
  *              - 0x08: PLL used as system clock
  */
uint8_t RCC_GetSYSCLKSource(void)
{
  return ((uint8_t)(RCC->CFGR & RCC_CFGR_SWS));
 8001890:	f643 0300 	movw	r3, #14336	; 0x3800
 8001894:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001898:	6898      	ldr	r0, [r3, #8]
}
 800189a:	f000 000c 	and.w	r0, r0, #12
 800189e:	4770      	bx	lr

080018a0 <RCC_HCLKConfig>:
  uint32_t tmpreg = 0;
  
  /* Check the parameters */
  assert_param(IS_RCC_HCLK(RCC_SYSCLK));

  tmpreg = RCC->CFGR;
 80018a0:	f643 0300 	movw	r3, #14336	; 0x3800
 80018a4:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80018a8:	689a      	ldr	r2, [r3, #8]

  /* Clear HPRE[3:0] bits */
  tmpreg &= ~RCC_CFGR_HPRE;
 80018aa:	f022 01f0 	bic.w	r1, r2, #240	; 0xf0

  /* Set HPRE[3:0] bits according to RCC_SYSCLK value */
  tmpreg |= RCC_SYSCLK;
 80018ae:	ea40 0201 	orr.w	r2, r0, r1

  /* Store the new value */
  RCC->CFGR = tmpreg;
 80018b2:	609a      	str	r2, [r3, #8]
}
 80018b4:	4770      	bx	lr
 80018b6:	bf00      	nop

080018b8 <RCC_PCLK1Config>:
  uint32_t tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));

  tmpreg = RCC->CFGR;
 80018b8:	f643 0300 	movw	r3, #14336	; 0x3800
 80018bc:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80018c0:	689a      	ldr	r2, [r3, #8]

  /* Clear PPRE1[2:0] bits */
  tmpreg &= ~RCC_CFGR_PPRE1;
 80018c2:	f422 51e0 	bic.w	r1, r2, #7168	; 0x1c00

  /* Set PPRE1[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK;
 80018c6:	ea40 0201 	orr.w	r2, r0, r1

  /* Store the new value */
  RCC->CFGR = tmpreg;
 80018ca:	609a      	str	r2, [r3, #8]
}
 80018cc:	4770      	bx	lr
 80018ce:	bf00      	nop

080018d0 <RCC_PCLK2Config>:
  uint32_t tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));

  tmpreg = RCC->CFGR;
 80018d0:	f643 0300 	movw	r3, #14336	; 0x3800
 80018d4:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80018d8:	689a      	ldr	r2, [r3, #8]

  /* Clear PPRE2[2:0] bits */
  tmpreg &= ~RCC_CFGR_PPRE2;
 80018da:	f422 4160 	bic.w	r1, r2, #57344	; 0xe000

  /* Set PPRE2[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK << 3;
 80018de:	ea41 02c0 	orr.w	r2, r1, r0, lsl #3

  /* Store the new value */
  RCC->CFGR = tmpreg;
 80018e2:	609a      	str	r2, [r3, #8]
}
 80018e4:	4770      	bx	lr
 80018e6:	bf00      	nop

080018e8 <RCC_GetClocksFreq>:
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
  uint32_t tmp = 0, presc = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 80018e8:	f643 0300 	movw	r3, #14336	; 0x3800
 80018ec:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80018f0:	689a      	ldr	r2, [r3, #8]
  *         configuration based on this function will be incorrect.
  *    
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 80018f2:	b410      	push	{r4}
  uint32_t tmp = 0, presc = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;

  switch (tmp)
 80018f4:	f002 020c 	and.w	r2, r2, #12
 80018f8:	2a04      	cmp	r2, #4
  {
    case 0x00:  /* HSI used as system clock source */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
      break;
    case 0x04:  /* HSE used as system clock  source */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 80018fa:	bf02      	ittt	eq
 80018fc:	f241 2100 	movweq	r1, #4608	; 0x1200
 8001900:	f2c0 017a 	movteq	r1, #122	; 0x7a
 8001904:	6001      	streq	r1, [r0, #0]
  uint32_t tmp = 0, presc = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;

  switch (tmp)
 8001906:	d006      	beq.n	8001916 <RCC_GetClocksFreq+0x2e>
 8001908:	2a08      	cmp	r2, #8
 800190a:	d026      	beq.n	800195a <RCC_GetClocksFreq+0x72>

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
      RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
      break;
    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 800190c:	f242 4100 	movw	r1, #9216	; 0x2400
 8001910:	f2c0 01f4 	movt	r1, #244	; 0xf4
 8001914:	6001      	str	r1, [r0, #0]
      break;
  }
  /* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/

  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 8001916:	f643 0200 	movw	r2, #14336	; 0x3800
 800191a:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800191e:	6894      	ldr	r4, [r2, #8]
  tmp = tmp >> 4;
  presc = APBAHBPrescTable[tmp];
 8001920:	f240 03b0 	movw	r3, #176	; 0xb0
 8001924:	f2c2 0300 	movt	r3, #8192	; 0x2000
  }
  /* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/

  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
  tmp = tmp >> 4;
 8001928:	f3c4 1c03 	ubfx	ip, r4, #4, #4
  presc = APBAHBPrescTable[tmp];
 800192c:	f813 c00c 	ldrb.w	ip, [r3, ip]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8001930:	fa21 f10c 	lsr.w	r1, r1, ip
 8001934:	6041      	str	r1, [r0, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 8001936:	6894      	ldr	r4, [r2, #8]
  tmp = tmp >> 10;
 8001938:	f3c4 2c82 	ubfx	ip, r4, #10, #3
  presc = APBAHBPrescTable[tmp];
 800193c:	f813 400c 	ldrb.w	r4, [r3, ip]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8001940:	fa31 f404 	lsrs.w	r4, r1, r4
 8001944:	6084      	str	r4, [r0, #8]

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 8001946:	6892      	ldr	r2, [r2, #8]
  tmp = tmp >> 13;
 8001948:	f3c2 3c42 	ubfx	ip, r2, #13, #3
  presc = APBAHBPrescTable[tmp];
 800194c:	f813 300c 	ldrb.w	r3, [r3, ip]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8001950:	fa31 f203 	lsrs.w	r2, r1, r3
 8001954:	60c2      	str	r2, [r0, #12]
}
 8001956:	bc10      	pop	{r4}
 8001958:	4770      	bx	lr
    case 0x08:  /* PLL used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
         SYSCLK = PLL_VCO / PLLP
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 800195a:	6859      	ldr	r1, [r3, #4]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800195c:	685c      	ldr	r4, [r3, #4]
      
      if (pllsource != 0)
 800195e:	f411 0f80 	tst.w	r1, #4194304	; 0x400000

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
         SYSCLK = PLL_VCO / PLLP
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001962:	f004 023f 	and.w	r2, r4, #63	; 0x3f
      
      if (pllsource != 0)
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8001966:	685c      	ldr	r4, [r3, #4]
 8001968:	bf14      	ite	ne
 800196a:	f241 2300 	movwne	r3, #4608	; 0x1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 800196e:	f242 4300 	movweq	r3, #9216	; 0x2400
 8001972:	f3c4 1c88 	ubfx	ip, r4, #6, #9
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8001976:	f643 0400 	movw	r4, #14336	; 0x3800
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
      
      if (pllsource != 0)
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 800197a:	bf14      	ite	ne
 800197c:	f2c0 037a 	movtne	r3, #122	; 0x7a
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 8001980:	f2c0 03f4 	movteq	r3, #244	; 0xf4
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8001984:	f2c4 0402 	movt	r4, #16386	; 0x4002
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 8001988:	fbb3 f1f2 	udiv	r1, r3, r2
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 800198c:	6863      	ldr	r3, [r4, #4]
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 800198e:	fb01 f10c 	mul.w	r1, r1, ip
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
      RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 8001992:	f3c3 4201 	ubfx	r2, r3, #16, #2
 8001996:	1c54      	adds	r4, r2, #1
 8001998:	0063      	lsls	r3, r4, #1
 800199a:	fbb1 f1f3 	udiv	r1, r1, r3
 800199e:	6001      	str	r1, [r0, #0]
      break;
 80019a0:	e7b9      	b.n	8001916 <RCC_GetClocksFreq+0x2e>
 80019a2:	bf00      	nop

080019a4 <RCC_RTCCLKConfig>:
  uint32_t tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_RTCCLK_SOURCE(RCC_RTCCLKSource));

  if ((RCC_RTCCLKSource & 0x00000300) == 0x00000300)
 80019a4:	f400 7340 	and.w	r3, r0, #768	; 0x300
 80019a8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80019ac:	d10c      	bne.n	80019c8 <RCC_RTCCLKConfig+0x24>
  { /* If HSE is selected as RTC clock source, configure HSE division factor for RTC clock */
    tmpreg = RCC->CFGR;
 80019ae:	f643 0300 	movw	r3, #14336	; 0x3800
 80019b2:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80019b6:	689a      	ldr	r2, [r3, #8]

    /* Clear RTCPRE[4:0] bits */
    tmpreg &= ~RCC_CFGR_RTCPRE;

    /* Configure HSE division factor for RTC clock */
    tmpreg |= (RCC_RTCCLKSource & 0xFFFFCFF);
 80019b8:	f020 4c70 	bic.w	ip, r0, #4026531840	; 0xf0000000
  if ((RCC_RTCCLKSource & 0x00000300) == 0x00000300)
  { /* If HSE is selected as RTC clock source, configure HSE division factor for RTC clock */
    tmpreg = RCC->CFGR;

    /* Clear RTCPRE[4:0] bits */
    tmpreg &= ~RCC_CFGR_RTCPRE;
 80019bc:	f422 11f8 	bic.w	r1, r2, #2031616	; 0x1f0000

    /* Configure HSE division factor for RTC clock */
    tmpreg |= (RCC_RTCCLKSource & 0xFFFFCFF);
 80019c0:	f42c 7240 	bic.w	r2, ip, #768	; 0x300
 80019c4:	430a      	orrs	r2, r1

    /* Store the new value */
    RCC->CFGR = tmpreg;
 80019c6:	609a      	str	r2, [r3, #8]
  }
    
  /* Select the RTC clock source */
  RCC->BDCR |= (RCC_RTCCLKSource & 0x00000FFF);
 80019c8:	f643 0300 	movw	r3, #14336	; 0x3800
 80019cc:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80019d0:	6f19      	ldr	r1, [r3, #112]	; 0x70
 80019d2:	0502      	lsls	r2, r0, #20
 80019d4:	0d10      	lsrs	r0, r2, #20
 80019d6:	4308      	orrs	r0, r1
 80019d8:	6718      	str	r0, [r3, #112]	; 0x70
}
 80019da:	4770      	bx	lr

080019dc <RCC_RTCCLKCmd>:
void RCC_RTCCLKCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) BDCR_RTCEN_BB = (uint32_t)NewState;
 80019dc:	f640 633c 	movw	r3, #3644	; 0xe3c
 80019e0:	f2c4 2347 	movt	r3, #16967	; 0x4247
 80019e4:	6018      	str	r0, [r3, #0]
}
 80019e6:	4770      	bx	lr

080019e8 <RCC_BackupResetCmd>:
  */
void RCC_BackupResetCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) BDCR_BDRST_BB = (uint32_t)NewState;
 80019e8:	f640 6340 	movw	r3, #3648	; 0xe40
 80019ec:	f2c4 2347 	movt	r3, #16967	; 0x4247
 80019f0:	6018      	str	r0, [r3, #0]
}
 80019f2:	4770      	bx	lr

080019f4 <RCC_I2SCLKConfig>:
void RCC_I2SCLKConfig(uint32_t RCC_I2SCLKSource)
{
  /* Check the parameters */
  assert_param(IS_RCC_I2SCLK_SOURCE(RCC_I2SCLKSource));

  *(__IO uint32_t *) CFGR_I2SSRC_BB = RCC_I2SCLKSource;
 80019f4:	f240 135c 	movw	r3, #348	; 0x15c
 80019f8:	f2c4 2347 	movt	r3, #16967	; 0x4247
 80019fc:	6018      	str	r0, [r3, #0]
}
 80019fe:	4770      	bx	lr

08001a00 <RCC_AHB1PeriphClockCmd>:
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001a00:	b941      	cbnz	r1, 8001a14 <RCC_AHB1PeriphClockCmd+0x14>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 8001a02:	f643 0100 	movw	r1, #14336	; 0x3800
 8001a06:	f2c4 0102 	movt	r1, #16386	; 0x4002
 8001a0a:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 8001a0c:	ea23 0000 	bic.w	r0, r3, r0
 8001a10:	6308      	str	r0, [r1, #48]	; 0x30
 8001a12:	4770      	bx	lr
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 8001a14:	f643 0300 	movw	r3, #14336	; 0x3800
 8001a18:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001a1c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001a1e:	4310      	orrs	r0, r2
 8001a20:	6318      	str	r0, [r3, #48]	; 0x30
 8001a22:	4770      	bx	lr

08001a24 <RCC_AHB2PeriphClockCmd>:
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001a24:	b941      	cbnz	r1, 8001a38 <RCC_AHB2PeriphClockCmd+0x14>
  {
    RCC->AHB2ENR |= RCC_AHB2Periph;
  }
  else
  {
    RCC->AHB2ENR &= ~RCC_AHB2Periph;
 8001a26:	f643 0100 	movw	r1, #14336	; 0x3800
 8001a2a:	f2c4 0102 	movt	r1, #16386	; 0x4002
 8001a2e:	6b4b      	ldr	r3, [r1, #52]	; 0x34
 8001a30:	ea23 0000 	bic.w	r0, r3, r0
 8001a34:	6348      	str	r0, [r1, #52]	; 0x34
 8001a36:	4770      	bx	lr
  assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->AHB2ENR |= RCC_AHB2Periph;
 8001a38:	f643 0300 	movw	r3, #14336	; 0x3800
 8001a3c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001a40:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001a42:	4310      	orrs	r0, r2
 8001a44:	6358      	str	r0, [r3, #52]	; 0x34
 8001a46:	4770      	bx	lr

08001a48 <RCC_AHB3PeriphClockCmd>:
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001a48:	b941      	cbnz	r1, 8001a5c <RCC_AHB3PeriphClockCmd+0x14>
  {
    RCC->AHB3ENR |= RCC_AHB3Periph;
  }
  else
  {
    RCC->AHB3ENR &= ~RCC_AHB3Periph;
 8001a4a:	f643 0100 	movw	r1, #14336	; 0x3800
 8001a4e:	f2c4 0102 	movt	r1, #16386	; 0x4002
 8001a52:	6b8b      	ldr	r3, [r1, #56]	; 0x38
 8001a54:	ea23 0000 	bic.w	r0, r3, r0
 8001a58:	6388      	str	r0, [r1, #56]	; 0x38
 8001a5a:	4770      	bx	lr
  assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->AHB3ENR |= RCC_AHB3Periph;
 8001a5c:	f643 0300 	movw	r3, #14336	; 0x3800
 8001a60:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001a64:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001a66:	4310      	orrs	r0, r2
 8001a68:	6398      	str	r0, [r3, #56]	; 0x38
 8001a6a:	4770      	bx	lr

08001a6c <RCC_APB1PeriphClockCmd>:
{
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001a6c:	b941      	cbnz	r1, 8001a80 <RCC_APB1PeriphClockCmd+0x14>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8001a6e:	f643 0100 	movw	r1, #14336	; 0x3800
 8001a72:	f2c4 0102 	movt	r1, #16386	; 0x4002
 8001a76:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8001a78:	ea23 0000 	bic.w	r0, r3, r0
 8001a7c:	6408      	str	r0, [r1, #64]	; 0x40
 8001a7e:	4770      	bx	lr
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8001a80:	f643 0300 	movw	r3, #14336	; 0x3800
 8001a84:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001a88:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001a8a:	4310      	orrs	r0, r2
 8001a8c:	6418      	str	r0, [r3, #64]	; 0x40
 8001a8e:	4770      	bx	lr

08001a90 <RCC_APB2PeriphClockCmd>:
{
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001a90:	b941      	cbnz	r1, 8001aa4 <RCC_APB2PeriphClockCmd+0x14>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8001a92:	f643 0100 	movw	r1, #14336	; 0x3800
 8001a96:	f2c4 0102 	movt	r1, #16386	; 0x4002
 8001a9a:	6c4b      	ldr	r3, [r1, #68]	; 0x44
 8001a9c:	ea23 0000 	bic.w	r0, r3, r0
 8001aa0:	6448      	str	r0, [r1, #68]	; 0x44
 8001aa2:	4770      	bx	lr
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8001aa4:	f643 0300 	movw	r3, #14336	; 0x3800
 8001aa8:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001aac:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001aae:	4310      	orrs	r0, r2
 8001ab0:	6458      	str	r0, [r3, #68]	; 0x44
 8001ab2:	4770      	bx	lr

08001ab4 <RCC_AHB1PeriphResetCmd>:
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_RESET_PERIPH(RCC_AHB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001ab4:	b941      	cbnz	r1, 8001ac8 <RCC_AHB1PeriphResetCmd+0x14>
  {
    RCC->AHB1RSTR |= RCC_AHB1Periph;
  }
  else
  {
    RCC->AHB1RSTR &= ~RCC_AHB1Periph;
 8001ab6:	f643 0100 	movw	r1, #14336	; 0x3800
 8001aba:	f2c4 0102 	movt	r1, #16386	; 0x4002
 8001abe:	690b      	ldr	r3, [r1, #16]
 8001ac0:	ea23 0000 	bic.w	r0, r3, r0
 8001ac4:	6108      	str	r0, [r1, #16]
 8001ac6:	4770      	bx	lr
  assert_param(IS_RCC_AHB1_RESET_PERIPH(RCC_AHB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->AHB1RSTR |= RCC_AHB1Periph;
 8001ac8:	f643 0300 	movw	r3, #14336	; 0x3800
 8001acc:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001ad0:	691a      	ldr	r2, [r3, #16]
 8001ad2:	4310      	orrs	r0, r2
 8001ad4:	6118      	str	r0, [r3, #16]
 8001ad6:	4770      	bx	lr

08001ad8 <RCC_AHB2PeriphResetCmd>:
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001ad8:	b941      	cbnz	r1, 8001aec <RCC_AHB2PeriphResetCmd+0x14>
  {
    RCC->AHB2RSTR |= RCC_AHB2Periph;
  }
  else
  {
    RCC->AHB2RSTR &= ~RCC_AHB2Periph;
 8001ada:	f643 0100 	movw	r1, #14336	; 0x3800
 8001ade:	f2c4 0102 	movt	r1, #16386	; 0x4002
 8001ae2:	694b      	ldr	r3, [r1, #20]
 8001ae4:	ea23 0000 	bic.w	r0, r3, r0
 8001ae8:	6148      	str	r0, [r1, #20]
 8001aea:	4770      	bx	lr
  assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->AHB2RSTR |= RCC_AHB2Periph;
 8001aec:	f643 0300 	movw	r3, #14336	; 0x3800
 8001af0:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001af4:	695a      	ldr	r2, [r3, #20]
 8001af6:	4310      	orrs	r0, r2
 8001af8:	6158      	str	r0, [r3, #20]
 8001afa:	4770      	bx	lr

08001afc <RCC_AHB3PeriphResetCmd>:
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001afc:	b941      	cbnz	r1, 8001b10 <RCC_AHB3PeriphResetCmd+0x14>
  {
    RCC->AHB3RSTR |= RCC_AHB3Periph;
  }
  else
  {
    RCC->AHB3RSTR &= ~RCC_AHB3Periph;
 8001afe:	f643 0100 	movw	r1, #14336	; 0x3800
 8001b02:	f2c4 0102 	movt	r1, #16386	; 0x4002
 8001b06:	698b      	ldr	r3, [r1, #24]
 8001b08:	ea23 0000 	bic.w	r0, r3, r0
 8001b0c:	6188      	str	r0, [r1, #24]
 8001b0e:	4770      	bx	lr
  assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->AHB3RSTR |= RCC_AHB3Periph;
 8001b10:	f643 0300 	movw	r3, #14336	; 0x3800
 8001b14:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001b18:	699a      	ldr	r2, [r3, #24]
 8001b1a:	4310      	orrs	r0, r2
 8001b1c:	6198      	str	r0, [r3, #24]
 8001b1e:	4770      	bx	lr

08001b20 <RCC_APB1PeriphResetCmd>:
void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001b20:	b941      	cbnz	r1, 8001b34 <RCC_APB1PeriphResetCmd+0x14>
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
  }
  else
  {
    RCC->APB1RSTR &= ~RCC_APB1Periph;
 8001b22:	f643 0100 	movw	r1, #14336	; 0x3800
 8001b26:	f2c4 0102 	movt	r1, #16386	; 0x4002
 8001b2a:	6a0b      	ldr	r3, [r1, #32]
 8001b2c:	ea23 0000 	bic.w	r0, r3, r0
 8001b30:	6208      	str	r0, [r1, #32]
 8001b32:	4770      	bx	lr
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
 8001b34:	f643 0300 	movw	r3, #14336	; 0x3800
 8001b38:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001b3c:	6a1a      	ldr	r2, [r3, #32]
 8001b3e:	4310      	orrs	r0, r2
 8001b40:	6218      	str	r0, [r3, #32]
 8001b42:	4770      	bx	lr

08001b44 <RCC_APB2PeriphResetCmd>:
void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_APB2_RESET_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001b44:	b941      	cbnz	r1, 8001b58 <RCC_APB2PeriphResetCmd+0x14>
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
  }
  else
  {
    RCC->APB2RSTR &= ~RCC_APB2Periph;
 8001b46:	f643 0100 	movw	r1, #14336	; 0x3800
 8001b4a:	f2c4 0102 	movt	r1, #16386	; 0x4002
 8001b4e:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 8001b50:	ea23 0000 	bic.w	r0, r3, r0
 8001b54:	6248      	str	r0, [r1, #36]	; 0x24
 8001b56:	4770      	bx	lr
  /* Check the parameters */
  assert_param(IS_RCC_APB2_RESET_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 8001b58:	f643 0300 	movw	r3, #14336	; 0x3800
 8001b5c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001b60:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001b62:	4310      	orrs	r0, r2
 8001b64:	6258      	str	r0, [r3, #36]	; 0x24
 8001b66:	4770      	bx	lr

08001b68 <RCC_AHB1PeriphClockLPModeCmd>:
void RCC_AHB1PeriphClockLPModeCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_LPMODE_PERIPH(RCC_AHB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001b68:	b941      	cbnz	r1, 8001b7c <RCC_AHB1PeriphClockLPModeCmd+0x14>
  {
    RCC->AHB1LPENR |= RCC_AHB1Periph;
  }
  else
  {
    RCC->AHB1LPENR &= ~RCC_AHB1Periph;
 8001b6a:	f643 0100 	movw	r1, #14336	; 0x3800
 8001b6e:	f2c4 0102 	movt	r1, #16386	; 0x4002
 8001b72:	6d0b      	ldr	r3, [r1, #80]	; 0x50
 8001b74:	ea23 0000 	bic.w	r0, r3, r0
 8001b78:	6508      	str	r0, [r1, #80]	; 0x50
 8001b7a:	4770      	bx	lr
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_LPMODE_PERIPH(RCC_AHB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->AHB1LPENR |= RCC_AHB1Periph;
 8001b7c:	f643 0300 	movw	r3, #14336	; 0x3800
 8001b80:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001b84:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001b86:	4310      	orrs	r0, r2
 8001b88:	6518      	str	r0, [r3, #80]	; 0x50
 8001b8a:	4770      	bx	lr

08001b8c <RCC_AHB2PeriphClockLPModeCmd>:
void RCC_AHB2PeriphClockLPModeCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001b8c:	b941      	cbnz	r1, 8001ba0 <RCC_AHB2PeriphClockLPModeCmd+0x14>
  {
    RCC->AHB2LPENR |= RCC_AHB2Periph;
  }
  else
  {
    RCC->AHB2LPENR &= ~RCC_AHB2Periph;
 8001b8e:	f643 0100 	movw	r1, #14336	; 0x3800
 8001b92:	f2c4 0102 	movt	r1, #16386	; 0x4002
 8001b96:	6d4b      	ldr	r3, [r1, #84]	; 0x54
 8001b98:	ea23 0000 	bic.w	r0, r3, r0
 8001b9c:	6548      	str	r0, [r1, #84]	; 0x54
 8001b9e:	4770      	bx	lr
  /* Check the parameters */
  assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->AHB2LPENR |= RCC_AHB2Periph;
 8001ba0:	f643 0300 	movw	r3, #14336	; 0x3800
 8001ba4:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001ba8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8001baa:	4310      	orrs	r0, r2
 8001bac:	6558      	str	r0, [r3, #84]	; 0x54
 8001bae:	4770      	bx	lr

08001bb0 <RCC_AHB3PeriphClockLPModeCmd>:
void RCC_AHB3PeriphClockLPModeCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001bb0:	b941      	cbnz	r1, 8001bc4 <RCC_AHB3PeriphClockLPModeCmd+0x14>
  {
    RCC->AHB3LPENR |= RCC_AHB3Periph;
  }
  else
  {
    RCC->AHB3LPENR &= ~RCC_AHB3Periph;
 8001bb2:	f643 0100 	movw	r1, #14336	; 0x3800
 8001bb6:	f2c4 0102 	movt	r1, #16386	; 0x4002
 8001bba:	6d8b      	ldr	r3, [r1, #88]	; 0x58
 8001bbc:	ea23 0000 	bic.w	r0, r3, r0
 8001bc0:	6588      	str	r0, [r1, #88]	; 0x58
 8001bc2:	4770      	bx	lr
  /* Check the parameters */
  assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->AHB3LPENR |= RCC_AHB3Periph;
 8001bc4:	f643 0300 	movw	r3, #14336	; 0x3800
 8001bc8:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001bcc:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001bce:	4310      	orrs	r0, r2
 8001bd0:	6598      	str	r0, [r3, #88]	; 0x58
 8001bd2:	4770      	bx	lr

08001bd4 <RCC_APB1PeriphClockLPModeCmd>:
void RCC_APB1PeriphClockLPModeCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001bd4:	b941      	cbnz	r1, 8001be8 <RCC_APB1PeriphClockLPModeCmd+0x14>
  {
    RCC->APB1LPENR |= RCC_APB1Periph;
  }
  else
  {
    RCC->APB1LPENR &= ~RCC_APB1Periph;
 8001bd6:	f643 0100 	movw	r1, #14336	; 0x3800
 8001bda:	f2c4 0102 	movt	r1, #16386	; 0x4002
 8001bde:	6e0b      	ldr	r3, [r1, #96]	; 0x60
 8001be0:	ea23 0000 	bic.w	r0, r3, r0
 8001be4:	6608      	str	r0, [r1, #96]	; 0x60
 8001be6:	4770      	bx	lr
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->APB1LPENR |= RCC_APB1Periph;
 8001be8:	f643 0300 	movw	r3, #14336	; 0x3800
 8001bec:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001bf0:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001bf2:	4310      	orrs	r0, r2
 8001bf4:	6618      	str	r0, [r3, #96]	; 0x60
 8001bf6:	4770      	bx	lr

08001bf8 <RCC_APB2PeriphClockLPModeCmd>:
void RCC_APB2PeriphClockLPModeCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001bf8:	b941      	cbnz	r1, 8001c0c <RCC_APB2PeriphClockLPModeCmd+0x14>
  {
    RCC->APB2LPENR |= RCC_APB2Periph;
  }
  else
  {
    RCC->APB2LPENR &= ~RCC_APB2Periph;
 8001bfa:	f643 0100 	movw	r1, #14336	; 0x3800
 8001bfe:	f2c4 0102 	movt	r1, #16386	; 0x4002
 8001c02:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 8001c04:	ea23 0000 	bic.w	r0, r3, r0
 8001c08:	6648      	str	r0, [r1, #100]	; 0x64
 8001c0a:	4770      	bx	lr
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->APB2LPENR |= RCC_APB2Periph;
 8001c0c:	f643 0300 	movw	r3, #14336	; 0x3800
 8001c10:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001c14:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8001c16:	4310      	orrs	r0, r2
 8001c18:	6658      	str	r0, [r3, #100]	; 0x64
 8001c1a:	4770      	bx	lr

08001c1c <RCC_ITConfig>:
void RCC_ITConfig(uint8_t RCC_IT, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_IT(RCC_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001c1c:	b949      	cbnz	r1, 8001c32 <RCC_ITConfig+0x16>
    *(__IO uint8_t *) CIR_BYTE2_ADDRESS |= RCC_IT;
  }
  else
  {
    /* Perform Byte access to RCC_CIR[14:8] bits to disable the selected interrupts */
    *(__IO uint8_t *) CIR_BYTE2_ADDRESS &= (uint8_t)~RCC_IT;
 8001c1e:	f643 010d 	movw	r1, #14349	; 0x380d
 8001c22:	f2c4 0102 	movt	r1, #16386	; 0x4002
 8001c26:	f891 c000 	ldrb.w	ip, [r1]
 8001c2a:	ea2c 0000 	bic.w	r0, ip, r0
 8001c2e:	7008      	strb	r0, [r1, #0]
 8001c30:	4770      	bx	lr
  assert_param(IS_RCC_IT(RCC_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Perform Byte access to RCC_CIR[14:8] bits to enable the selected interrupts */
    *(__IO uint8_t *) CIR_BYTE2_ADDRESS |= RCC_IT;
 8001c32:	f643 030d 	movw	r3, #14349	; 0x380d
 8001c36:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001c3a:	781a      	ldrb	r2, [r3, #0]
 8001c3c:	4310      	orrs	r0, r2
 8001c3e:	7018      	strb	r0, [r3, #0]
 8001c40:	4770      	bx	lr
 8001c42:	bf00      	nop

08001c44 <RCC_GetFlagStatus>:

  /* Check the parameters */
  assert_param(IS_RCC_FLAG(RCC_FLAG));

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
 8001c44:	0943      	lsrs	r3, r0, #5
  if (tmp == 1)               /* The flag to check is in CR register */
 8001c46:	2b01      	cmp	r3, #1
 8001c48:	d00e      	beq.n	8001c68 <RCC_GetFlagStatus+0x24>
  {
    statusreg = RCC->CR;
  }
  else if (tmp == 2)          /* The flag to check is in BDCR register */
 8001c4a:	2b02      	cmp	r3, #2
  {
    statusreg = RCC->BDCR;
 8001c4c:	f643 0300 	movw	r3, #14336	; 0x3800
 8001c50:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001c54:	bf0c      	ite	eq
 8001c56:	6f1b      	ldreq	r3, [r3, #112]	; 0x70
  }
  else                       /* The flag to check is in CSR register */
  {
    statusreg = RCC->CSR;
 8001c58:	6f5b      	ldrne	r3, [r3, #116]	; 0x74
 8001c5a:	f000 011f 	and.w	r1, r0, #31
 8001c5e:	fa33 f001 	lsrs.w	r0, r3, r1
  {
    bitstatus = RESET;
  }
  /* Return the flag status */
  return bitstatus;
}
 8001c62:	f000 0001 	and.w	r0, r0, #1
 8001c66:	4770      	bx	lr

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
  if (tmp == 1)               /* The flag to check is in CR register */
  {
    statusreg = RCC->CR;
 8001c68:	f643 0300 	movw	r3, #14336	; 0x3800
 8001c6c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001c70:	681b      	ldr	r3, [r3, #0]
  {
    statusreg = RCC->BDCR;
  }
  else                       /* The flag to check is in CSR register */
  {
    statusreg = RCC->CSR;
 8001c72:	f000 011f 	and.w	r1, r0, #31
 8001c76:	fa33 f001 	lsrs.w	r0, r3, r1
  {
    bitstatus = RESET;
  }
  /* Return the flag status */
  return bitstatus;
}
 8001c7a:	f000 0001 	and.w	r0, r0, #1
 8001c7e:	4770      	bx	lr

08001c80 <RCC_ClearFlag>:
  * @retval None
  */
void RCC_ClearFlag(void)
{
  /* Set RMVF bit to clear the reset flags */
  RCC->CSR |= RCC_CSR_RMVF;
 8001c80:	f643 0300 	movw	r3, #14336	; 0x3800
 8001c84:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001c88:	6f58      	ldr	r0, [r3, #116]	; 0x74
 8001c8a:	f040 7280 	orr.w	r2, r0, #16777216	; 0x1000000
 8001c8e:	675a      	str	r2, [r3, #116]	; 0x74
}
 8001c90:	4770      	bx	lr
 8001c92:	bf00      	nop

08001c94 <RCC_GetITStatus>:

  /* Check the parameters */
  assert_param(IS_RCC_GET_IT(RCC_IT));

  /* Check the status of the specified RCC interrupt */
  if ((RCC->CIR & RCC_IT) != (uint32_t)RESET)
 8001c94:	f643 0100 	movw	r1, #14336	; 0x3800
 8001c98:	f2c4 0102 	movt	r1, #16386	; 0x4002
 8001c9c:	68cb      	ldr	r3, [r1, #12]
 8001c9e:	4218      	tst	r0, r3
  {
    bitstatus = RESET;
  }
  /* Return the RCC_IT status */
  return  bitstatus;
}
 8001ca0:	bf0c      	ite	eq
 8001ca2:	2000      	moveq	r0, #0
 8001ca4:	2001      	movne	r0, #1
 8001ca6:	4770      	bx	lr

08001ca8 <RCC_ClearITPendingBit>:
  /* Check the parameters */
  assert_param(IS_RCC_CLEAR_IT(RCC_IT));

  /* Perform Byte access to RCC_CIR[23:16] bits to clear the selected interrupt
     pending bits */
  *(__IO uint8_t *) CIR_BYTE3_ADDRESS = RCC_IT;
 8001ca8:	f643 030e 	movw	r3, #14350	; 0x380e
 8001cac:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001cb0:	7018      	strb	r0, [r3, #0]
}
 8001cb2:	4770      	bx	lr

08001cb4 <TIM_TimeBaseInit>:
  * @param  TIM_TimeBaseInitStruct: pointer to a TIM_TimeBaseInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 8001cb4:	b410      	push	{r4}
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  

  if((TIMx == TIM1) || (TIMx == TIM8)||
 8001cb6:	f240 0400 	movw	r4, #0
 8001cba:	f2c4 0401 	movt	r4, #16385	; 0x4001
 8001cbe:	f240 4200 	movw	r2, #1024	; 0x400
 8001cc2:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8001cc6:	42a0      	cmp	r0, r4
 8001cc8:	bf14      	ite	ne
 8001cca:	2300      	movne	r3, #0
 8001ccc:	2301      	moveq	r3, #1
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 8001cce:	f8b0 c000 	ldrh.w	ip, [r0]

  if((TIMx == TIM1) || (TIMx == TIM8)||
 8001cd2:	4290      	cmp	r0, r2
 8001cd4:	bf14      	ite	ne
 8001cd6:	461a      	movne	r2, r3
 8001cd8:	f043 0201 	orreq.w	r2, r3, #1
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 8001cdc:	fa1f fc8c 	uxth.w	ip, ip

  if((TIMx == TIM1) || (TIMx == TIM8)||
 8001ce0:	b97a      	cbnz	r2, 8001d02 <TIM_TimeBaseInit+0x4e>
 8001ce2:	f240 4300 	movw	r3, #1024	; 0x400
 8001ce6:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8001cea:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001cee:	bf14      	ite	ne
 8001cf0:	2400      	movne	r4, #0
 8001cf2:	2401      	moveq	r4, #1
 8001cf4:	4298      	cmp	r0, r3
 8001cf6:	bf14      	ite	ne
 8001cf8:	4623      	movne	r3, r4
 8001cfa:	f044 0301 	orreq.w	r3, r4, #1
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d032      	beq.n	8001d68 <TIM_TimeBaseInit+0xb4>
     (TIMx == TIM2) || (TIMx == TIM3)||
     (TIMx == TIM4) || (TIMx == TIM5)) 
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~(TIM_CR1_DIR | TIM_CR1_CMS));
 8001d02:	f64f 738f 	movw	r3, #65423	; 0xff8f
 8001d06:	f2c0 0300 	movt	r3, #0
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 8001d0a:	884c      	ldrh	r4, [r1, #2]
  if((TIMx == TIM1) || (TIMx == TIM8)||
     (TIMx == TIM2) || (TIMx == TIM3)||
     (TIMx == TIM4) || (TIMx == TIM5)) 
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~(TIM_CR1_DIR | TIM_CR1_CMS));
 8001d0c:	ea0c 0303 	and.w	r3, ip, r3
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 8001d10:	ea43 0c04 	orr.w	ip, r3, r4
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
 8001d14:	f241 0400 	movw	r4, #4096	; 0x1000
 8001d18:	f2c4 0400 	movt	r4, #16384	; 0x4000
 8001d1c:	f241 4300 	movw	r3, #5120	; 0x1400
 8001d20:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8001d24:	1b04      	subs	r4, r0, r4
 8001d26:	bf18      	it	ne
 8001d28:	2401      	movne	r4, #1
 8001d2a:	4298      	cmp	r0, r3
 8001d2c:	bf0c      	ite	eq
 8001d2e:	2300      	moveq	r3, #0
 8001d30:	f004 0301 	andne.w	r3, r4, #1
 8001d34:	b143      	cbz	r3, 8001d48 <TIM_TimeBaseInit+0x94>
  {
    /* Set the clock division */
    tmpcr1 &=  (uint16_t)(~TIM_CR1_CKD);
 8001d36:	f64f 43ff 	movw	r3, #64767	; 0xfcff
 8001d3a:	f2c0 0300 	movt	r3, #0
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 8001d3e:	890c      	ldrh	r4, [r1, #8]
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
  {
    /* Set the clock division */
    tmpcr1 &=  (uint16_t)(~TIM_CR1_CKD);
 8001d40:	ea0c 0303 	and.w	r3, ip, r3
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 8001d44:	ea43 0c04 	orr.w	ip, r3, r4
  }

  TIMx->CR1 = tmpcr1;
 8001d48:	f8a0 c000 	strh.w	ip, [r0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 8001d4c:	684c      	ldr	r4, [r1, #4]
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 8001d4e:	f8b1 c000 	ldrh.w	ip, [r1]
  }

  TIMx->CR1 = tmpcr1;

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 8001d52:	62c4      	str	r4, [r0, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 8001d54:	f8a0 c028 	strh.w	ip, [r0, #40]	; 0x28
    
  if ((TIMx == TIM1) || (TIMx == TIM8))  
 8001d58:	b10a      	cbz	r2, 8001d5e <TIM_TimeBaseInit+0xaa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 8001d5a:	7a8a      	ldrb	r2, [r1, #10]
 8001d5c:	8602      	strh	r2, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;          
 8001d5e:	f04f 0101 	mov.w	r1, #1
 8001d62:	8281      	strh	r1, [r0, #20]
}
 8001d64:	bc10      	pop	{r4}
 8001d66:	4770      	bx	lr
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  

  if((TIMx == TIM1) || (TIMx == TIM8)||
 8001d68:	f640 0400 	movw	r4, #2048	; 0x800
 8001d6c:	f2c4 0400 	movt	r4, #16384	; 0x4000
 8001d70:	f640 4300 	movw	r3, #3072	; 0xc00
 8001d74:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8001d78:	42a0      	cmp	r0, r4
 8001d7a:	bf14      	ite	ne
 8001d7c:	2400      	movne	r4, #0
 8001d7e:	2401      	moveq	r4, #1
 8001d80:	4298      	cmp	r0, r3
 8001d82:	bf14      	ite	ne
 8001d84:	4623      	movne	r3, r4
 8001d86:	f044 0301 	orreq.w	r3, r4, #1
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d0c2      	beq.n	8001d14 <TIM_TimeBaseInit+0x60>
 8001d8e:	e7b8      	b.n	8001d02 <TIM_TimeBaseInit+0x4e>

08001d90 <TIM_TimeBaseStructInit>:
  */
void TIM_TimeBaseStructInit(TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
  /* Set the default configuration */
  TIM_TimeBaseInitStruct->TIM_Period = 0xFFFFFFFF;
  TIM_TimeBaseInitStruct->TIM_Prescaler = 0x0000;
 8001d90:	2300      	movs	r3, #0
  * @retval None
  */
void TIM_TimeBaseStructInit(TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
  /* Set the default configuration */
  TIM_TimeBaseInitStruct->TIM_Period = 0xFFFFFFFF;
 8001d92:	f04f 32ff 	mov.w	r2, #4294967295
  TIM_TimeBaseInitStruct->TIM_Prescaler = 0x0000;
  TIM_TimeBaseInitStruct->TIM_ClockDivision = TIM_CKD_DIV1;
  TIM_TimeBaseInitStruct->TIM_CounterMode = TIM_CounterMode_Up;
  TIM_TimeBaseInitStruct->TIM_RepetitionCounter = 0x0000;
 8001d96:	7283      	strb	r3, [r0, #10]
  * @retval None
  */
void TIM_TimeBaseStructInit(TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
  /* Set the default configuration */
  TIM_TimeBaseInitStruct->TIM_Period = 0xFFFFFFFF;
 8001d98:	6042      	str	r2, [r0, #4]
  TIM_TimeBaseInitStruct->TIM_Prescaler = 0x0000;
  TIM_TimeBaseInitStruct->TIM_ClockDivision = TIM_CKD_DIV1;
  TIM_TimeBaseInitStruct->TIM_CounterMode = TIM_CounterMode_Up;
 8001d9a:	8043      	strh	r3, [r0, #2]
  */
void TIM_TimeBaseStructInit(TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
  /* Set the default configuration */
  TIM_TimeBaseInitStruct->TIM_Period = 0xFFFFFFFF;
  TIM_TimeBaseInitStruct->TIM_Prescaler = 0x0000;
 8001d9c:	8003      	strh	r3, [r0, #0]
  TIM_TimeBaseInitStruct->TIM_ClockDivision = TIM_CKD_DIV1;
 8001d9e:	8103      	strh	r3, [r0, #8]
  TIM_TimeBaseInitStruct->TIM_CounterMode = TIM_CounterMode_Up;
  TIM_TimeBaseInitStruct->TIM_RepetitionCounter = 0x0000;
}
 8001da0:	4770      	bx	lr
 8001da2:	bf00      	nop

08001da4 <TIM_PrescalerConfig>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_PRESCALER_RELOAD(TIM_PSCReloadMode));
  /* Set the Prescaler value */
  TIMx->PSC = Prescaler;
 8001da4:	8501      	strh	r1, [r0, #40]	; 0x28
  /* Set or reset the UG Bit */
  TIMx->EGR = TIM_PSCReloadMode;
 8001da6:	8282      	strh	r2, [r0, #20]
}
 8001da8:	4770      	bx	lr
 8001daa:	bf00      	nop

08001dac <TIM_CounterModeConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_COUNTER_MODE(TIM_CounterMode));

  tmpcr1 = TIMx->CR1;
 8001dac:	f8b0 c000 	ldrh.w	ip, [r0]

  /* Reset the CMS and DIR Bits */
  tmpcr1 &= (uint16_t)~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001db0:	f02c 0270 	bic.w	r2, ip, #112	; 0x70
 8001db4:	0413      	lsls	r3, r2, #16
 8001db6:	0c1a      	lsrs	r2, r3, #16

  /* Set the Counter Mode */
  tmpcr1 |= TIM_CounterMode;
 8001db8:	ea41 0302 	orr.w	r3, r1, r2

  /* Write to TIMx CR1 register */
  TIMx->CR1 = tmpcr1;
 8001dbc:	8003      	strh	r3, [r0, #0]
}
 8001dbe:	4770      	bx	lr

08001dc0 <TIM_SetCounter>:
{
  /* Check the parameters */
   assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Set the Counter Register value */
  TIMx->CNT = Counter;
 8001dc0:	6241      	str	r1, [r0, #36]	; 0x24
}
 8001dc2:	4770      	bx	lr

08001dc4 <TIM_SetAutoreload>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  
  /* Set the Autoreload Register value */
  TIMx->ARR = Autoreload;
 8001dc4:	62c1      	str	r1, [r0, #44]	; 0x2c
}
 8001dc6:	4770      	bx	lr

08001dc8 <TIM_GetCounter>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Get the Counter Register value */
  return TIMx->CNT;
 8001dc8:	6a40      	ldr	r0, [r0, #36]	; 0x24
}
 8001dca:	4770      	bx	lr

08001dcc <TIM_GetPrescaler>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Get the Prescaler Register value */
  return TIMx->PSC;
 8001dcc:	8d00      	ldrh	r0, [r0, #40]	; 0x28
}
 8001dce:	b280      	uxth	r0, r0
 8001dd0:	4770      	bx	lr
 8001dd2:	bf00      	nop

08001dd4 <TIM_UpdateDisableConfig>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001dd4:	b939      	cbnz	r1, 8001de6 <TIM_UpdateDisableConfig+0x12>
    TIMx->CR1 |= TIM_CR1_UDIS;
  }
  else
  {
    /* Reset the Update Disable Bit */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_UDIS;
 8001dd6:	f8b0 c000 	ldrh.w	ip, [r0]
 8001dda:	f02c 0202 	bic.w	r2, ip, #2
 8001dde:	0411      	lsls	r1, r2, #16
 8001de0:	0c0b      	lsrs	r3, r1, #16
 8001de2:	8003      	strh	r3, [r0, #0]
 8001de4:	4770      	bx	lr
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Set the Update Disable Bit */
    TIMx->CR1 |= TIM_CR1_UDIS;
 8001de6:	8802      	ldrh	r2, [r0, #0]
 8001de8:	b291      	uxth	r1, r2
 8001dea:	f041 0302 	orr.w	r3, r1, #2
 8001dee:	8003      	strh	r3, [r0, #0]
 8001df0:	4770      	bx	lr
 8001df2:	bf00      	nop

08001df4 <TIM_UpdateRequestConfig>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_UPDATE_SOURCE(TIM_UpdateSource));

  if (TIM_UpdateSource != TIM_UpdateSource_Global)
 8001df4:	b939      	cbnz	r1, 8001e06 <TIM_UpdateRequestConfig+0x12>
    TIMx->CR1 |= TIM_CR1_URS;
  }
  else
  {
    /* Reset the URS Bit */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_URS;
 8001df6:	f8b0 c000 	ldrh.w	ip, [r0]
 8001dfa:	f02c 0204 	bic.w	r2, ip, #4
 8001dfe:	0411      	lsls	r1, r2, #16
 8001e00:	0c0b      	lsrs	r3, r1, #16
 8001e02:	8003      	strh	r3, [r0, #0]
 8001e04:	4770      	bx	lr
  assert_param(IS_TIM_UPDATE_SOURCE(TIM_UpdateSource));

  if (TIM_UpdateSource != TIM_UpdateSource_Global)
  {
    /* Set the URS Bit */
    TIMx->CR1 |= TIM_CR1_URS;
 8001e06:	8802      	ldrh	r2, [r0, #0]
 8001e08:	b291      	uxth	r1, r2
 8001e0a:	f041 0304 	orr.w	r3, r1, #4
 8001e0e:	8003      	strh	r3, [r0, #0]
 8001e10:	4770      	bx	lr
 8001e12:	bf00      	nop

08001e14 <TIM_ARRPreloadConfig>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001e14:	b939      	cbnz	r1, 8001e26 <TIM_ARRPreloadConfig+0x12>
    TIMx->CR1 |= TIM_CR1_ARPE;
  }
  else
  {
    /* Reset the ARR Preload Bit */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_ARPE;
 8001e16:	f8b0 c000 	ldrh.w	ip, [r0]
 8001e1a:	f02c 0280 	bic.w	r2, ip, #128	; 0x80
 8001e1e:	0411      	lsls	r1, r2, #16
 8001e20:	0c0b      	lsrs	r3, r1, #16
 8001e22:	8003      	strh	r3, [r0, #0]
 8001e24:	4770      	bx	lr
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Set the ARR Preload Bit */
    TIMx->CR1 |= TIM_CR1_ARPE;
 8001e26:	8802      	ldrh	r2, [r0, #0]
 8001e28:	b291      	uxth	r1, r2
 8001e2a:	f041 0380 	orr.w	r3, r1, #128	; 0x80
 8001e2e:	8003      	strh	r3, [r0, #0]
 8001e30:	4770      	bx	lr
 8001e32:	bf00      	nop

08001e34 <TIM_SelectOnePulseMode>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_OPM_MODE(TIM_OPMode));

  /* Reset the OPM Bit */
  TIMx->CR1 &= (uint16_t)~TIM_CR1_OPM;
 8001e34:	f8b0 c000 	ldrh.w	ip, [r0]
 8001e38:	f02c 0308 	bic.w	r3, ip, #8
 8001e3c:	041a      	lsls	r2, r3, #16
 8001e3e:	0c13      	lsrs	r3, r2, #16
 8001e40:	8003      	strh	r3, [r0, #0]

  /* Configure the OPM Mode */
  TIMx->CR1 |= TIM_OPMode;
 8001e42:	f8b0 c000 	ldrh.w	ip, [r0]
 8001e46:	fa1f f28c 	uxth.w	r2, ip
 8001e4a:	ea41 0302 	orr.w	r3, r1, r2
 8001e4e:	8003      	strh	r3, [r0, #0]
}
 8001e50:	4770      	bx	lr
 8001e52:	bf00      	nop

08001e54 <TIM_SetClockDivision>:
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_CKD_DIV(TIM_CKD));

  /* Reset the CKD Bits */
  TIMx->CR1 &= (uint16_t)(~TIM_CR1_CKD);
 8001e54:	f8b0 c000 	ldrh.w	ip, [r0]
 8001e58:	f42c 7340 	bic.w	r3, ip, #768	; 0x300
 8001e5c:	041a      	lsls	r2, r3, #16
 8001e5e:	0c13      	lsrs	r3, r2, #16
 8001e60:	8003      	strh	r3, [r0, #0]

  /* Set the CKD value */
  TIMx->CR1 |= TIM_CKD;
 8001e62:	f8b0 c000 	ldrh.w	ip, [r0]
 8001e66:	fa1f f28c 	uxth.w	r2, ip
 8001e6a:	ea41 0302 	orr.w	r3, r1, r2
 8001e6e:	8003      	strh	r3, [r0, #0]
}
 8001e70:	4770      	bx	lr
 8001e72:	bf00      	nop

08001e74 <TIM_Cmd>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8001e74:	b939      	cbnz	r1, 8001e86 <TIM_Cmd+0x12>
    TIMx->CR1 |= TIM_CR1_CEN;
  }
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
 8001e76:	f8b0 c000 	ldrh.w	ip, [r0]
 8001e7a:	f02c 0201 	bic.w	r2, ip, #1
 8001e7e:	0411      	lsls	r1, r2, #16
 8001e80:	0c0b      	lsrs	r3, r1, #16
 8001e82:	8003      	strh	r3, [r0, #0]
 8001e84:	4770      	bx	lr
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 8001e86:	8802      	ldrh	r2, [r0, #0]
 8001e88:	b291      	uxth	r1, r2
 8001e8a:	f041 0301 	orr.w	r3, r1, #1
 8001e8e:	8003      	strh	r3, [r0, #0]
 8001e90:	4770      	bx	lr
 8001e92:	bf00      	nop

08001e94 <TIM_OC1Init>:
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC1E;
 8001e94:	f8b0 c020 	ldrh.w	ip, [r0, #32]
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8001e98:	e92d 05f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl}
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC1E;
 8001e9c:	f02c 0301 	bic.w	r3, ip, #1
 8001ea0:	041f      	lsls	r7, r3, #16
 8001ea2:	0c3a      	lsrs	r2, r7, #16
 8001ea4:	8402      	strh	r2, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001ea6:	8c06      	ldrh	r6, [r0, #32]
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 8001ea8:	884d      	ldrh	r5, [r1, #2]
 8001eaa:	898c      	ldrh	r4, [r1, #12]
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 8001eac:	f240 0700 	movw	r7, #0
  tmpccmrx &= (uint16_t)~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC1P;
 8001eb0:	f026 0302 	bic.w	r3, r6, #2
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 8001eb4:	f2c4 0701 	movt	r7, #16385	; 0x4001
 8001eb8:	f240 4200 	movw	r2, #1024	; 0x400
 8001ebc:	42b8      	cmp	r0, r7
 8001ebe:	bf14      	ite	ne
 8001ec0:	f04f 0c00 	movne.w	ip, #0
 8001ec4:	f04f 0c01 	moveq.w	ip, #1
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 8001ec8:	ea45 0404 	orr.w	r4, r5, r4
  tmpccmrx &= (uint16_t)~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC1P;
 8001ecc:	041e      	lsls	r6, r3, #16
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC1E;
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001ece:	8885      	ldrh	r5, [r0, #4]
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 8001ed0:	f2c4 0201 	movt	r2, #16385	; 0x4001
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8001ed4:	8b07      	ldrh	r7, [r0, #24]
  tmpccmrx &= (uint16_t)~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC1P;
 8001ed6:	0c33      	lsrs	r3, r6, #16
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 8001ed8:	4290      	cmp	r0, r2
 8001eda:	bf14      	ite	ne
 8001edc:	4662      	movne	r2, ip
 8001ede:	f04c 0201 	orreq.w	r2, ip, #1
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 8001ee2:	fa1f fc84 	uxth.w	ip, r4
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 8001ee6:	ea4c 0c03 	orr.w	ip, ip, r3
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC1E;
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001eea:	b2ad      	uxth	r5, r5
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8001eec:	b2bf      	uxth	r7, r7
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR1_OC1M;
  tmpccmrx &= (uint16_t)~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8001eee:	880e      	ldrh	r6, [r1, #0]
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 8001ef0:	b302      	cbz	r2, 8001f34 <TIM_OC1Init+0xa0>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC1NP;
 8001ef2:	f64f 72f7 	movw	r2, #65527	; 0xfff7
 8001ef6:	f2c0 0200 	movt	r2, #0
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1;
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
 8001efa:	8a0b      	ldrh	r3, [r1, #16]
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 8001efc:	f8b1 a00e 	ldrh.w	sl, [r1, #14]
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1;
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
 8001f00:	f8b1 8012 	ldrh.w	r8, [r1, #18]
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC1NP;
 8001f04:	ea0c 0402 	and.w	r4, ip, r2
    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC1NE;
 8001f08:	f64f 7cfb 	movw	ip, #65531	; 0xfffb
    
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1;
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1N;
 8001f0c:	f64f 42ff 	movw	r2, #64767	; 0xfcff
    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
 8001f10:	ea48 0803 	orr.w	r8, r8, r3
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 8001f14:	ea44 040a 	orr.w	r4, r4, sl
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC1NE;
 8001f18:	f2c0 0c00 	movt	ip, #0
    
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1;
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1N;
 8001f1c:	f2c0 0200 	movt	r2, #0
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC1NE;
    
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 8001f20:	888b      	ldrh	r3, [r1, #4]
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1;
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1N;
 8001f22:	ea05 0202 	and.w	r2, r5, r2
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC1NE;
 8001f26:	ea04 0c0c 	and.w	ip, r4, ip
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1;
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
 8001f2a:	fa1f f588 	uxth.w	r5, r8
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC1NE;
    
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 8001f2e:	ea4c 0c03 	orr.w	ip, ip, r3
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1;
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
 8001f32:	4315      	orrs	r5, r2
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR1_OC1M;
  tmpccmrx &= (uint16_t)~TIM_CCMR1_CC1S;
 8001f34:	f64f 728c 	movw	r2, #65420	; 0xff8c
 8001f38:	f2c0 0200 	movt	r2, #0
 8001f3c:	ea07 0302 	and.w	r3, r7, r2
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
 8001f40:	688a      	ldr	r2, [r1, #8]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR1_OC1M;
  tmpccmrx &= (uint16_t)~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8001f42:	4333      	orrs	r3, r6
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001f44:	8085      	strh	r5, [r0, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8001f46:	8303      	strh	r3, [r0, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
 8001f48:	6342      	str	r2, [r0, #52]	; 0x34
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001f4a:	f8a0 c020 	strh.w	ip, [r0, #32]
}
 8001f4e:	e8bd 05f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl}
 8001f52:	4770      	bx	lr

08001f54 <TIM_OC2Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8001f54:	e92d 01f0 	stmdb	sp!, {r4, r5, r6, r7, r8}
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC2E;
 8001f58:	8c05      	ldrh	r5, [r0, #32]
 8001f5a:	f025 0710 	bic.w	r7, r5, #16
 8001f5e:	043a      	lsls	r2, r7, #16
 8001f60:	0c13      	lsrs	r3, r2, #16
 8001f62:	8403      	strh	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
 8001f64:	f8b0 c020 	ldrh.w	ip, [r0, #32]
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC2P;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 8001f68:	898d      	ldrh	r5, [r1, #12]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC2P;
 8001f6a:	f02c 0620 	bic.w	r6, ip, #32
 8001f6e:	0434      	lsls	r4, r6, #16
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 8001f70:	f240 0200 	movw	r2, #0
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC2P;
 8001f74:	0c27      	lsrs	r7, r4, #16
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 8001f76:	f2c4 0201 	movt	r2, #16385	; 0x4001
  tmpccer &= (uint16_t)~TIM_CCER_CC2P;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
 8001f7a:	884e      	ldrh	r6, [r1, #2]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 8001f7c:	f240 4400 	movw	r4, #1024	; 0x400
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC2P;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 8001f80:	ea47 1305 	orr.w	r3, r7, r5, lsl #4
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 8001f84:	4290      	cmp	r0, r2
 8001f86:	bf14      	ite	ne
 8001f88:	f04f 0c00 	movne.w	ip, #0
 8001f8c:	f04f 0c01 	moveq.w	ip, #1
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC2E;
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001f90:	8885      	ldrh	r5, [r0, #4]
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 8001f92:	f2c4 0401 	movt	r4, #16385	; 0x4001
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8001f96:	8b07      	ldrh	r7, [r0, #24]
  tmpccer &= (uint16_t)~TIM_CCER_CC2P;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
 8001f98:	ea43 1206 	orr.w	r2, r3, r6, lsl #4
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 8001f9c:	42a0      	cmp	r0, r4
 8001f9e:	bf14      	ite	ne
 8001fa0:	4664      	movne	r4, ip
 8001fa2:	f04c 0401 	orreq.w	r4, ip, #1
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8001fa6:	b2bf      	uxth	r7, r7
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC2E;
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001fa8:	fa1f fc85 	uxth.w	ip, r5
  tmpccer &= (uint16_t)~TIM_CCER_CC2P;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
 8001fac:	b292      	uxth	r2, r2
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR1_OC2M;
  tmpccmrx &= (uint16_t)~TIM_CCMR1_CC2S;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 8001fae:	880e      	ldrh	r6, [r1, #0]
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 8001fb0:	b314      	cbz	r4, 8001ff8 <TIM_OC2Init+0xa4>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC2NP;
 8001fb2:	f64f 787f 	movw	r8, #65407	; 0xff7f
 8001fb6:	f2c0 0800 	movt	r8, #0
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
 8001fba:	89cb      	ldrh	r3, [r1, #14]
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2;
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2N;
 8001fbc:	f24f 34ff 	movw	r4, #62463	; 0xf3ff
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC2NP;
 8001fc0:	ea02 0508 	and.w	r5, r2, r8
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2;
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2N;
 8001fc4:	f2c0 0400 	movt	r4, #0
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC2NP;
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC2NE;
 8001fc8:	f64f 72bf 	movw	r2, #65471	; 0xffbf
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2;
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2N;
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
 8001fcc:	f8b1 8010 	ldrh.w	r8, [r1, #16]
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2;
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2N;
 8001fd0:	ea0c 0404 	and.w	r4, ip, r4
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC2NP;
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
 8001fd4:	ea45 1503 	orr.w	r5, r5, r3, lsl #4
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC2NE;
 8001fd8:	f2c0 0200 	movt	r2, #0
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
 8001fdc:	888b      	ldrh	r3, [r1, #4]
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2;
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2N;
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
 8001fde:	f8b1 c012 	ldrh.w	ip, [r1, #18]
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC2NP;
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC2NE;
 8001fe2:	ea05 0202 	and.w	r2, r5, r2
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2;
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2N;
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
 8001fe6:	ea44 0488 	orr.w	r4, r4, r8, lsl #2
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC2NE;
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
 8001fea:	ea42 1203 	orr.w	r2, r2, r3, lsl #4
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2;
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2N;
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
 8001fee:	ea44 0c8c 	orr.w	ip, r4, ip, lsl #2
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC2NE;
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
 8001ff2:	b292      	uxth	r2, r2
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2;
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2N;
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
 8001ff4:	fa1f fc8c 	uxth.w	ip, ip
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR1_OC2M;
  tmpccmrx &= (uint16_t)~TIM_CCMR1_CC2S;
 8001ff8:	f648 43ff 	movw	r3, #36095	; 0x8cff
 8001ffc:	f2c0 0300 	movt	r3, #0
 8002000:	ea07 0303 	and.w	r3, r7, r3
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 8002004:	ea43 2306 	orr.w	r3, r3, r6, lsl #8
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
 8002008:	6889      	ldr	r1, [r1, #8]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR1_OC2M;
  tmpccmrx &= (uint16_t)~TIM_CCMR1_CC2S;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 800200a:	b29b      	uxth	r3, r3
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800200c:	f8a0 c004 	strh.w	ip, [r0, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002010:	8303      	strh	r3, [r0, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
 8002012:	6381      	str	r1, [r0, #56]	; 0x38
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002014:	8402      	strh	r2, [r0, #32]
}
 8002016:	e8bd 01f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8}
 800201a:	4770      	bx	lr

0800201c <TIM_OC3Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 800201c:	e92d 01f0 	stmdb	sp!, {r4, r5, r6, r7, r8}
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC3E;
 8002020:	8c05      	ldrh	r5, [r0, #32]
 8002022:	f425 7780 	bic.w	r7, r5, #256	; 0x100
 8002026:	043a      	lsls	r2, r7, #16
 8002028:	0c13      	lsrs	r3, r2, #16
 800202a:	8403      	strh	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800202c:	f8b0 c020 	ldrh.w	ip, [r0, #32]
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 8002030:	898d      	ldrh	r5, [r1, #12]
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC3S;  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC3P;
 8002032:	f42c 7600 	bic.w	r6, ip, #512	; 0x200
 8002036:	0434      	lsls	r4, r6, #16
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 8002038:	f240 0200 	movw	r2, #0
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC3S;  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC3P;
 800203c:	0c27      	lsrs	r7, r4, #16
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 800203e:	f2c4 0201 	movt	r2, #16385	; 0x4001
  tmpccer &= (uint16_t)~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
 8002042:	884e      	ldrh	r6, [r1, #2]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 8002044:	f240 4400 	movw	r4, #1024	; 0x400
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 8002048:	ea47 2305 	orr.w	r3, r7, r5, lsl #8
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 800204c:	4290      	cmp	r0, r2
 800204e:	bf14      	ite	ne
 8002050:	f04f 0c00 	movne.w	ip, #0
 8002054:	f04f 0c01 	moveq.w	ip, #1
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC3E;
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002058:	8885      	ldrh	r5, [r0, #4]
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 800205a:	f2c4 0401 	movt	r4, #16385	; 0x4001
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800205e:	8b87      	ldrh	r7, [r0, #28]
  tmpccer &= (uint16_t)~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
 8002060:	ea43 2206 	orr.w	r2, r3, r6, lsl #8
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 8002064:	42a0      	cmp	r0, r4
 8002066:	bf14      	ite	ne
 8002068:	4664      	movne	r4, ip
 800206a:	f04c 0401 	orreq.w	r4, ip, #1
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800206e:	b2bf      	uxth	r7, r7
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC3E;
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002070:	fa1f fc85 	uxth.w	ip, r5
  tmpccer &= (uint16_t)~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
 8002074:	b292      	uxth	r2, r2
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR2_OC3M;
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC3S;  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8002076:	880e      	ldrh	r6, [r1, #0]
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 8002078:	b314      	cbz	r4, 80020c0 <TIM_OC3Init+0xa4>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC3NP;
 800207a:	f24f 78ff 	movw	r8, #63487	; 0xf7ff
 800207e:	f2c0 0800 	movt	r8, #0
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
 8002082:	89cb      	ldrh	r3, [r1, #14]
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3;
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3N;
 8002084:	f64c 74ff 	movw	r4, #53247	; 0xcfff
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC3NP;
 8002088:	ea02 0508 	and.w	r5, r2, r8
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3;
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3N;
 800208c:	f2c0 0400 	movt	r4, #0
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC3NP;
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC3NE;
 8002090:	f64f 32ff 	movw	r2, #64511	; 0xfbff
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3;
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 8002094:	f8b1 8010 	ldrh.w	r8, [r1, #16]
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3;
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3N;
 8002098:	ea0c 0404 	and.w	r4, ip, r4
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC3NP;
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
 800209c:	ea45 2503 	orr.w	r5, r5, r3, lsl #8
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC3NE;
 80020a0:	f2c0 0200 	movt	r2, #0
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
 80020a4:	888b      	ldrh	r3, [r1, #4]
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3;
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 80020a6:	f8b1 c012 	ldrh.w	ip, [r1, #18]
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC3NP;
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC3NE;
 80020aa:	ea05 0202 	and.w	r2, r5, r2
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3;
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 80020ae:	ea44 1408 	orr.w	r4, r4, r8, lsl #4
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC3NE;
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
 80020b2:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3;
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 80020b6:	ea44 1c0c 	orr.w	ip, r4, ip, lsl #4
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC3NE;
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
 80020ba:	b292      	uxth	r2, r2
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3;
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 80020bc:	fa1f fc8c 	uxth.w	ip, ip
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR2_OC3M;
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC3S;  
 80020c0:	f64f 738c 	movw	r3, #65420	; 0xff8c
 80020c4:	f2c0 0300 	movt	r3, #0
 80020c8:	ea07 0303 	and.w	r3, r7, r3
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 80020cc:	6889      	ldr	r1, [r1, #8]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR2_OC3M;
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC3S;  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 80020ce:	4333      	orrs	r3, r6
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80020d0:	f8a0 c004 	strh.w	ip, [r0, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80020d4:	8383      	strh	r3, [r0, #28]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 80020d6:	63c1      	str	r1, [r0, #60]	; 0x3c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80020d8:	8402      	strh	r2, [r0, #32]
}
 80020da:	e8bd 01f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8}
 80020de:	4770      	bx	lr

080020e0 <TIM_OC4Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 80020e0:	e92d 05f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl}
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC4E;
 80020e4:	f8b0 a020 	ldrh.w	sl, [r0, #32]
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
  
  if((TIMx == TIM1) || (TIMx == TIM8))
 80020e8:	f240 0800 	movw	r8, #0
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC4E;
 80020ec:	f42a 5580 	bic.w	r5, sl, #4096	; 0x1000
 80020f0:	042c      	lsls	r4, r5, #16
 80020f2:	0c23      	lsrs	r3, r4, #16
 80020f4:	8403      	strh	r3, [r0, #32]
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
  
  if((TIMx == TIM1) || (TIMx == TIM8))
 80020f6:	f2c4 0801 	movt	r8, #16385	; 0x4001
 80020fa:	f240 4700 	movw	r7, #1024	; 0x400

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC4E;
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80020fe:	8c05      	ldrh	r5, [r0, #32]
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
  
  if((TIMx == TIM1) || (TIMx == TIM8))
 8002100:	f2c4 0701 	movt	r7, #16385	; 0x4001
 8002104:	4540      	cmp	r0, r8
 8002106:	bf14      	ite	ne
 8002108:	2200      	movne	r2, #0
 800210a:	2201      	moveq	r2, #1
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC4E;
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800210c:	8884      	ldrh	r4, [r0, #4]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800210e:	f8b0 c01c 	ldrh.w	ip, [r0, #28]
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
  
  if((TIMx == TIM1) || (TIMx == TIM8))
 8002112:	42b8      	cmp	r0, r7
 8002114:	bf14      	ite	ne
 8002116:	4613      	movne	r3, r2
 8002118:	f042 0301 	orreq.w	r3, r2, #1

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC4E;
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800211c:	b2ad      	uxth	r5, r5
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800211e:	b2a4      	uxth	r4, r4
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002120:	fa1f fc8c 	uxth.w	ip, ip
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR2_OC4M;
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC4S;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 8002124:	f8b1 8000 	ldrh.w	r8, [r1]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 8002128:	f8b1 a00c 	ldrh.w	sl, [r1, #12]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
 800212c:	884f      	ldrh	r7, [r1, #2]
  
  if((TIMx == TIM1) || (TIMx == TIM8))
 800212e:	b14b      	cbz	r3, 8002144 <TIM_OC4Init+0x64>
  {
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    /* Reset the Output Compare IDLE State */
    tmpcr2 &=(uint16_t) ~TIM_CR2_OIS4;
 8002130:	f64b 76ff 	movw	r6, #49151	; 0xbfff
 8002134:	f2c0 0600 	movt	r6, #0
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 6);
 8002138:	8a0b      	ldrh	r3, [r1, #16]
  
  if((TIMx == TIM1) || (TIMx == TIM8))
  {
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    /* Reset the Output Compare IDLE State */
    tmpcr2 &=(uint16_t) ~TIM_CR2_OIS4;
 800213a:	ea04 0606 	and.w	r6, r4, r6
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 6);
 800213e:	ea46 1283 	orr.w	r2, r6, r3, lsl #6
 8002142:	b294      	uxth	r4, r2
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC4P;
 8002144:	f64d 72ff 	movw	r2, #57343	; 0xdfff
 8002148:	f2c0 0200 	movt	r2, #0
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR2_OC4M;
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC4S;
 800214c:	f648 43ff 	movw	r3, #36095	; 0x8cff
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC4P;
 8002150:	ea05 0202 	and.w	r2, r5, r2
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR2_OC4M;
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC4S;
 8002154:	f2c0 0300 	movt	r3, #0
 8002158:	ea0c 0303 	and.w	r3, ip, r3
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 800215c:	ea42 320a 	orr.w	r2, r2, sl, lsl #12
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR2_OC4M;
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC4S;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 8002160:	ea43 2c08 	orr.w	ip, r3, r8, lsl #8
  tmpccer &= (uint16_t)~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
 8002164:	ea42 3207 	orr.w	r2, r2, r7, lsl #12
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
    
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
 8002168:	6889      	ldr	r1, [r1, #8]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR2_OC4M;
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC4S;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 800216a:	fa1f f38c 	uxth.w	r3, ip
  tmpccer &= (uint16_t)~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
 800216e:	fa1f fc82 	uxth.w	ip, r2
    tmpcr2 &=(uint16_t) ~TIM_CR2_OIS4;
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 6);
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002172:	8084      	strh	r4, [r0, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
 8002174:	8383      	strh	r3, [r0, #28]
    
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
 8002176:	6401      	str	r1, [r0, #64]	; 0x40
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002178:	f8a0 c020 	strh.w	ip, [r0, #32]
}
 800217c:	e8bd 05f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl}
 8002180:	4770      	bx	lr
 8002182:	bf00      	nop

08002184 <TIM_OCStructInit>:
  * @retval None
  */
void TIM_OCStructInit(TIM_OCInitTypeDef* TIM_OCInitStruct)
{
  /* Set the default configuration */
  TIM_OCInitStruct->TIM_OCMode = TIM_OCMode_Timing;
 8002184:	2300      	movs	r3, #0
  TIM_OCInitStruct->TIM_OutputNState = TIM_OutputNState_Disable;
  TIM_OCInitStruct->TIM_Pulse = 0x00000000;
  TIM_OCInitStruct->TIM_OCPolarity = TIM_OCPolarity_High;
  TIM_OCInitStruct->TIM_OCNPolarity = TIM_OCPolarity_High;
  TIM_OCInitStruct->TIM_OCIdleState = TIM_OCIdleState_Reset;
  TIM_OCInitStruct->TIM_OCNIdleState = TIM_OCNIdleState_Reset;
 8002186:	8243      	strh	r3, [r0, #18]
  * @retval None
  */
void TIM_OCStructInit(TIM_OCInitTypeDef* TIM_OCInitStruct)
{
  /* Set the default configuration */
  TIM_OCInitStruct->TIM_OCMode = TIM_OCMode_Timing;
 8002188:	8003      	strh	r3, [r0, #0]
  TIM_OCInitStruct->TIM_OutputState = TIM_OutputState_Disable;
 800218a:	8043      	strh	r3, [r0, #2]
  TIM_OCInitStruct->TIM_OutputNState = TIM_OutputNState_Disable;
 800218c:	8083      	strh	r3, [r0, #4]
  TIM_OCInitStruct->TIM_Pulse = 0x00000000;
 800218e:	6083      	str	r3, [r0, #8]
  TIM_OCInitStruct->TIM_OCPolarity = TIM_OCPolarity_High;
 8002190:	8183      	strh	r3, [r0, #12]
  TIM_OCInitStruct->TIM_OCNPolarity = TIM_OCPolarity_High;
 8002192:	81c3      	strh	r3, [r0, #14]
  TIM_OCInitStruct->TIM_OCIdleState = TIM_OCIdleState_Reset;
 8002194:	8203      	strh	r3, [r0, #16]
  TIM_OCInitStruct->TIM_OCNIdleState = TIM_OCNIdleState_Reset;
}
 8002196:	4770      	bx	lr

08002198 <TIM_SelectOCxM>:
  *            @arg TIM_ForcedAction_Active
  *            @arg TIM_ForcedAction_InActive
  * @retval None
  */
void TIM_SelectOCxM(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_OCMode)
{
 8002198:	b410      	push	{r4}
  tmp += CCMR_OFFSET;

  tmp1 = CCER_CCE_SET << (uint16_t)TIM_Channel;

  /* Disable the Channel: Reset the CCxE Bit */
  TIMx->CCER &= (uint16_t) ~tmp1;
 800219a:	2401      	movs	r4, #1
 800219c:	fa14 f301 	lsls.w	r3, r4, r1
 80021a0:	f8b0 c020 	ldrh.w	ip, [r0, #32]

  if((TIM_Channel == TIM_Channel_1) ||(TIM_Channel == TIM_Channel_3))
 80021a4:	f1d1 0401 	rsbs	r4, r1, #1
 80021a8:	bf38      	it	cc
 80021aa:	2400      	movcc	r4, #0
  tmp += CCMR_OFFSET;

  tmp1 = CCER_CCE_SET << (uint16_t)TIM_Channel;

  /* Disable the Channel: Reset the CCxE Bit */
  TIMx->CCER &= (uint16_t) ~tmp1;
 80021ac:	fa1f fc8c 	uxth.w	ip, ip
 80021b0:	ea2c 0303 	bic.w	r3, ip, r3

  if((TIM_Channel == TIM_Channel_1) ||(TIM_Channel == TIM_Channel_3))
 80021b4:	2908      	cmp	r1, #8
 80021b6:	bf08      	it	eq
 80021b8:	f044 0401 	orreq.w	r4, r4, #1
  tmp += CCMR_OFFSET;

  tmp1 = CCER_CCE_SET << (uint16_t)TIM_Channel;

  /* Disable the Channel: Reset the CCxE Bit */
  TIMx->CCER &= (uint16_t) ~tmp1;
 80021bc:	8403      	strh	r3, [r0, #32]
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_OCM(TIM_OCMode));

  tmp = (uint32_t) TIMx;
  tmp += CCMR_OFFSET;
 80021be:	3018      	adds	r0, #24
  tmp1 = CCER_CCE_SET << (uint16_t)TIM_Channel;

  /* Disable the Channel: Reset the CCxE Bit */
  TIMx->CCER &= (uint16_t) ~tmp1;

  if((TIM_Channel == TIM_Channel_1) ||(TIM_Channel == TIM_Channel_3))
 80021c0:	b99c      	cbnz	r4, 80021ea <TIM_SelectOCxM+0x52>
  else
  {
    tmp += (uint16_t)(TIM_Channel - (uint16_t)4)>> (uint16_t)1;

    /* Reset the OCxM bits in the CCMRx register */
    *(__IO uint32_t *) tmp &= CCMR_OC24M_MASK;
 80021c2:	1f0c      	subs	r4, r1, #4
 80021c4:	f3c4 014e 	ubfx	r1, r4, #1, #15
 80021c8:	580c      	ldr	r4, [r1, r0]
 80021ca:	f648 7cff 	movw	ip, #36863	; 0x8fff
 80021ce:	f2c0 0c00 	movt	ip, #0
 80021d2:	ea04 030c 	and.w	r3, r4, ip
 80021d6:	500b      	str	r3, [r1, r0]
    
    /* Configure the OCxM bits in the CCMRx register */
    *(__IO uint32_t *) tmp |= (uint16_t)(TIM_OCMode << 8);
 80021d8:	0212      	lsls	r2, r2, #8
 80021da:	580b      	ldr	r3, [r1, r0]
 80021dc:	fa1f fc82 	uxth.w	ip, r2
 80021e0:	ea43 020c 	orr.w	r2, r3, ip
 80021e4:	500a      	str	r2, [r1, r0]
  }
}
 80021e6:	bc10      	pop	{r4}
 80021e8:	4770      	bx	lr
  if((TIM_Channel == TIM_Channel_1) ||(TIM_Channel == TIM_Channel_3))
  {
    tmp += (TIM_Channel>>1);

    /* Reset the OCxM bits in the CCMRx register */
    *(__IO uint32_t *) tmp &= CCMR_OC13M_MASK;
 80021ea:	0849      	lsrs	r1, r1, #1
 80021ec:	580c      	ldr	r4, [r1, r0]
 80021ee:	f64f 7c8f 	movw	ip, #65423	; 0xff8f
 80021f2:	f2c0 0c00 	movt	ip, #0
 80021f6:	ea04 030c 	and.w	r3, r4, ip
 80021fa:	500b      	str	r3, [r1, r0]
   
    /* Configure the OCxM bits in the CCMRx register */
    *(__IO uint32_t *) tmp |= TIM_OCMode;
 80021fc:	580b      	ldr	r3, [r1, r0]
 80021fe:	ea43 0202 	orr.w	r2, r3, r2
 8002202:	500a      	str	r2, [r1, r0]
 8002204:	e7ef      	b.n	80021e6 <TIM_SelectOCxM+0x4e>
 8002206:	bf00      	nop

08002208 <TIM_SetCompare1>:
{
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));

  /* Set the Capture Compare1 Register value */
  TIMx->CCR1 = Compare1;
 8002208:	6341      	str	r1, [r0, #52]	; 0x34
}
 800220a:	4770      	bx	lr

0800220c <TIM_SetCompare2>:
{
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));

  /* Set the Capture Compare2 Register value */
  TIMx->CCR2 = Compare2;
 800220c:	6381      	str	r1, [r0, #56]	; 0x38
}
 800220e:	4770      	bx	lr

08002210 <TIM_SetCompare3>:
{
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));

  /* Set the Capture Compare3 Register value */
  TIMx->CCR3 = Compare3;
 8002210:	63c1      	str	r1, [r0, #60]	; 0x3c
}
 8002212:	4770      	bx	lr

08002214 <TIM_SetCompare4>:
{
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));

  /* Set the Capture Compare4 Register value */
  TIMx->CCR4 = Compare4;
 8002214:	6401      	str	r1, [r0, #64]	; 0x40
}
 8002216:	4770      	bx	lr

08002218 <TIM_ForcedOC1Config>:
  uint16_t tmpccmr1 = 0;

  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
  tmpccmr1 = TIMx->CCMR1;
 8002218:	f8b0 c018 	ldrh.w	ip, [r0, #24]

  /* Reset the OC1M Bits */
  tmpccmr1 &= (uint16_t)~TIM_CCMR1_OC1M;
 800221c:	f02c 0270 	bic.w	r2, ip, #112	; 0x70
 8002220:	0413      	lsls	r3, r2, #16
 8002222:	0c1a      	lsrs	r2, r3, #16

  /* Configure The Forced output Mode */
  tmpccmr1 |= TIM_ForcedAction;
 8002224:	ea41 0302 	orr.w	r3, r1, r2

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8002228:	8303      	strh	r3, [r0, #24]
}
 800222a:	4770      	bx	lr

0800222c <TIM_ForcedOC2Config>:
  uint16_t tmpccmr1 = 0;

  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
  tmpccmr1 = TIMx->CCMR1;
 800222c:	f8b0 c018 	ldrh.w	ip, [r0, #24]

  /* Reset the OC2M Bits */
  tmpccmr1 &= (uint16_t)~TIM_CCMR1_OC2M;
 8002230:	f42c 43e0 	bic.w	r3, ip, #28672	; 0x7000
 8002234:	041a      	lsls	r2, r3, #16
 8002236:	0c13      	lsrs	r3, r2, #16

  /* Configure The Forced output Mode */
  tmpccmr1 |= (uint16_t)(TIM_ForcedAction << 8);
 8002238:	ea43 2201 	orr.w	r2, r3, r1, lsl #8
 800223c:	b293      	uxth	r3, r2

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 800223e:	8303      	strh	r3, [r0, #24]
}
 8002240:	4770      	bx	lr
 8002242:	bf00      	nop

08002244 <TIM_ForcedOC3Config>:

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));

  tmpccmr2 = TIMx->CCMR2;
 8002244:	f8b0 c01c 	ldrh.w	ip, [r0, #28]

  /* Reset the OC1M Bits */
  tmpccmr2 &= (uint16_t)~TIM_CCMR2_OC3M;
 8002248:	f02c 0270 	bic.w	r2, ip, #112	; 0x70
 800224c:	0413      	lsls	r3, r2, #16
 800224e:	0c1a      	lsrs	r2, r3, #16

  /* Configure The Forced output Mode */
  tmpccmr2 |= TIM_ForcedAction;
 8002250:	ea41 0302 	orr.w	r3, r1, r2

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8002254:	8383      	strh	r3, [r0, #28]
}
 8002256:	4770      	bx	lr

08002258 <TIM_ForcedOC4Config>:
  uint16_t tmpccmr2 = 0;

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
  tmpccmr2 = TIMx->CCMR2;
 8002258:	f8b0 c01c 	ldrh.w	ip, [r0, #28]

  /* Reset the OC2M Bits */
  tmpccmr2 &= (uint16_t)~TIM_CCMR2_OC4M;
 800225c:	f42c 43e0 	bic.w	r3, ip, #28672	; 0x7000
 8002260:	041a      	lsls	r2, r3, #16
 8002262:	0c13      	lsrs	r3, r2, #16

  /* Configure The Forced output Mode */
  tmpccmr2 |= (uint16_t)(TIM_ForcedAction << 8);
 8002264:	ea43 2201 	orr.w	r2, r3, r1, lsl #8
 8002268:	b293      	uxth	r3, r2

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 800226a:	8383      	strh	r3, [r0, #28]
}
 800226c:	4770      	bx	lr
 800226e:	bf00      	nop

08002270 <TIM_OC1PreloadConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr1 = TIMx->CCMR1;
 8002270:	f8b0 c018 	ldrh.w	ip, [r0, #24]

  /* Reset the OC1PE Bit */
  tmpccmr1 &= (uint16_t)(~TIM_CCMR1_OC1PE);
 8002274:	f02c 0208 	bic.w	r2, ip, #8
 8002278:	0413      	lsls	r3, r2, #16
 800227a:	0c1a      	lsrs	r2, r3, #16

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= TIM_OCPreload;
 800227c:	ea41 0302 	orr.w	r3, r1, r2

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8002280:	8303      	strh	r3, [r0, #24]
}
 8002282:	4770      	bx	lr

08002284 <TIM_OC2PreloadConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr1 = TIMx->CCMR1;
 8002284:	f8b0 c018 	ldrh.w	ip, [r0, #24]

  /* Reset the OC2PE Bit */
  tmpccmr1 &= (uint16_t)(~TIM_CCMR1_OC2PE);
 8002288:	f42c 6300 	bic.w	r3, ip, #2048	; 0x800
 800228c:	041a      	lsls	r2, r3, #16
 800228e:	0c13      	lsrs	r3, r2, #16

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= (uint16_t)(TIM_OCPreload << 8);
 8002290:	ea43 2201 	orr.w	r2, r3, r1, lsl #8
 8002294:	b293      	uxth	r3, r2

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8002296:	8303      	strh	r3, [r0, #24]
}
 8002298:	4770      	bx	lr
 800229a:	bf00      	nop

0800229c <TIM_OC3PreloadConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr2 = TIMx->CCMR2;
 800229c:	f8b0 c01c 	ldrh.w	ip, [r0, #28]

  /* Reset the OC3PE Bit */
  tmpccmr2 &= (uint16_t)(~TIM_CCMR2_OC3PE);
 80022a0:	f02c 0208 	bic.w	r2, ip, #8
 80022a4:	0413      	lsls	r3, r2, #16
 80022a6:	0c1a      	lsrs	r2, r3, #16

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= TIM_OCPreload;
 80022a8:	ea41 0302 	orr.w	r3, r1, r2

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 80022ac:	8383      	strh	r3, [r0, #28]
}
 80022ae:	4770      	bx	lr

080022b0 <TIM_OC4PreloadConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr2 = TIMx->CCMR2;
 80022b0:	f8b0 c01c 	ldrh.w	ip, [r0, #28]

  /* Reset the OC4PE Bit */
  tmpccmr2 &= (uint16_t)(~TIM_CCMR2_OC4PE);
 80022b4:	f42c 6300 	bic.w	r3, ip, #2048	; 0x800
 80022b8:	041a      	lsls	r2, r3, #16
 80022ba:	0c13      	lsrs	r3, r2, #16

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= (uint16_t)(TIM_OCPreload << 8);
 80022bc:	ea43 2201 	orr.w	r2, r3, r1, lsl #8
 80022c0:	b293      	uxth	r3, r2

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 80022c2:	8383      	strh	r3, [r0, #28]
}
 80022c4:	4770      	bx	lr
 80022c6:	bf00      	nop

080022c8 <TIM_OC1FastConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 80022c8:	f8b0 c018 	ldrh.w	ip, [r0, #24]

  /* Reset the OC1FE Bit */
  tmpccmr1 &= (uint16_t)~TIM_CCMR1_OC1FE;
 80022cc:	f02c 0204 	bic.w	r2, ip, #4
 80022d0:	0413      	lsls	r3, r2, #16
 80022d2:	0c1a      	lsrs	r2, r3, #16

  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr1 |= TIM_OCFast;
 80022d4:	ea41 0302 	orr.w	r3, r1, r2

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
 80022d8:	8303      	strh	r3, [r0, #24]
}
 80022da:	4770      	bx	lr

080022dc <TIM_OC2FastConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 80022dc:	f8b0 c018 	ldrh.w	ip, [r0, #24]

  /* Reset the OC2FE Bit */
  tmpccmr1 &= (uint16_t)(~TIM_CCMR1_OC2FE);
 80022e0:	f42c 6380 	bic.w	r3, ip, #1024	; 0x400
 80022e4:	041a      	lsls	r2, r3, #16
 80022e6:	0c13      	lsrs	r3, r2, #16

  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr1 |= (uint16_t)(TIM_OCFast << 8);
 80022e8:	ea43 2201 	orr.w	r2, r3, r1, lsl #8
 80022ec:	b293      	uxth	r3, r2

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
 80022ee:	8303      	strh	r3, [r0, #24]
}
 80022f0:	4770      	bx	lr
 80022f2:	bf00      	nop

080022f4 <TIM_OC3FastConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = TIMx->CCMR2;
 80022f4:	f8b0 c01c 	ldrh.w	ip, [r0, #28]

  /* Reset the OC3FE Bit */
  tmpccmr2 &= (uint16_t)~TIM_CCMR2_OC3FE;
 80022f8:	f02c 0204 	bic.w	r2, ip, #4
 80022fc:	0413      	lsls	r3, r2, #16
 80022fe:	0c1a      	lsrs	r2, r3, #16

  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr2 |= TIM_OCFast;
 8002300:	ea41 0302 	orr.w	r3, r1, r2

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmr2;
 8002304:	8383      	strh	r3, [r0, #28]
}
 8002306:	4770      	bx	lr

08002308 <TIM_OC4FastConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = TIMx->CCMR2;
 8002308:	f8b0 c01c 	ldrh.w	ip, [r0, #28]

  /* Reset the OC4FE Bit */
  tmpccmr2 &= (uint16_t)(~TIM_CCMR2_OC4FE);
 800230c:	f42c 6380 	bic.w	r3, ip, #1024	; 0x400
 8002310:	041a      	lsls	r2, r3, #16
 8002312:	0c13      	lsrs	r3, r2, #16

  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr2 |= (uint16_t)(TIM_OCFast << 8);
 8002314:	ea43 2201 	orr.w	r2, r3, r1, lsl #8
 8002318:	b293      	uxth	r3, r2

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmr2;
 800231a:	8383      	strh	r3, [r0, #28]
}
 800231c:	4770      	bx	lr
 800231e:	bf00      	nop

08002320 <TIM_ClearOC1Ref>:

  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr1 = TIMx->CCMR1;
 8002320:	f8b0 c018 	ldrh.w	ip, [r0, #24]

  /* Reset the OC1CE Bit */
  tmpccmr1 &= (uint16_t)~TIM_CCMR1_OC1CE;
 8002324:	f02c 0280 	bic.w	r2, ip, #128	; 0x80
 8002328:	0413      	lsls	r3, r2, #16
 800232a:	0c1a      	lsrs	r2, r3, #16

  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr1 |= TIM_OCClear;
 800232c:	ea41 0302 	orr.w	r3, r1, r2

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8002330:	8303      	strh	r3, [r0, #24]
}
 8002332:	4770      	bx	lr

08002334 <TIM_ClearOC2Ref>:

  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr1 = TIMx->CCMR1;
 8002334:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC2CE Bit */
  tmpccmr1 &= (uint16_t)~TIM_CCMR1_OC2CE;
 8002336:	045a      	lsls	r2, r3, #17
 8002338:	0c53      	lsrs	r3, r2, #17

  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr1 |= (uint16_t)(TIM_OCClear << 8);
 800233a:	ea43 2201 	orr.w	r2, r3, r1, lsl #8
 800233e:	b293      	uxth	r3, r2

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8002340:	8303      	strh	r3, [r0, #24]
}
 8002342:	4770      	bx	lr

08002344 <TIM_ClearOC3Ref>:

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr2 = TIMx->CCMR2;
 8002344:	f8b0 c01c 	ldrh.w	ip, [r0, #28]

  /* Reset the OC3CE Bit */
  tmpccmr2 &= (uint16_t)~TIM_CCMR2_OC3CE;
 8002348:	f02c 0280 	bic.w	r2, ip, #128	; 0x80
 800234c:	0413      	lsls	r3, r2, #16
 800234e:	0c1a      	lsrs	r2, r3, #16

  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr2 |= TIM_OCClear;
 8002350:	ea41 0302 	orr.w	r3, r1, r2

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8002354:	8383      	strh	r3, [r0, #28]
}
 8002356:	4770      	bx	lr

08002358 <TIM_ClearOC4Ref>:

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr2 = TIMx->CCMR2;
 8002358:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC4CE Bit */
  tmpccmr2 &= (uint16_t)~TIM_CCMR2_OC4CE;
 800235a:	045a      	lsls	r2, r3, #17
 800235c:	0c53      	lsrs	r3, r2, #17

  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr2 |= (uint16_t)(TIM_OCClear << 8);
 800235e:	ea43 2201 	orr.w	r2, r3, r1, lsl #8
 8002362:	b293      	uxth	r3, r2

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8002364:	8383      	strh	r3, [r0, #28]
}
 8002366:	4770      	bx	lr

08002368 <TIM_OC1PolarityConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));

  tmpccer = TIMx->CCER;
 8002368:	f8b0 c020 	ldrh.w	ip, [r0, #32]

  /* Set or Reset the CC1P Bit */
  tmpccer &= (uint16_t)(~TIM_CCER_CC1P);
 800236c:	f02c 0202 	bic.w	r2, ip, #2
 8002370:	0413      	lsls	r3, r2, #16
 8002372:	0c1a      	lsrs	r2, r3, #16
  tmpccer |= TIM_OCPolarity;
 8002374:	ea41 0302 	orr.w	r3, r1, r2

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8002378:	8403      	strh	r3, [r0, #32]
}
 800237a:	4770      	bx	lr

0800237c <TIM_OC1NPolarityConfig>:
  uint16_t tmpccer = 0;
  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
   
  tmpccer = TIMx->CCER;
 800237c:	f8b0 c020 	ldrh.w	ip, [r0, #32]

  /* Set or Reset the CC1NP Bit */
  tmpccer &= (uint16_t)~TIM_CCER_CC1NP;
 8002380:	f02c 0208 	bic.w	r2, ip, #8
 8002384:	0413      	lsls	r3, r2, #16
 8002386:	0c1a      	lsrs	r2, r3, #16
  tmpccer |= TIM_OCNPolarity;
 8002388:	ea41 0302 	orr.w	r3, r1, r2

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 800238c:	8403      	strh	r3, [r0, #32]
}
 800238e:	4770      	bx	lr

08002390 <TIM_OC2PolarityConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));

  tmpccer = TIMx->CCER;
 8002390:	f8b0 c020 	ldrh.w	ip, [r0, #32]

  /* Set or Reset the CC2P Bit */
  tmpccer &= (uint16_t)(~TIM_CCER_CC2P);
 8002394:	f02c 0320 	bic.w	r3, ip, #32
 8002398:	041a      	lsls	r2, r3, #16
 800239a:	0c13      	lsrs	r3, r2, #16
  tmpccer |= (uint16_t)(TIM_OCPolarity << 4);
 800239c:	ea43 1201 	orr.w	r2, r3, r1, lsl #4
 80023a0:	b293      	uxth	r3, r2

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 80023a2:	8403      	strh	r3, [r0, #32]
}
 80023a4:	4770      	bx	lr
 80023a6:	bf00      	nop

080023a8 <TIM_OC2NPolarityConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
  
  tmpccer = TIMx->CCER;
 80023a8:	f8b0 c020 	ldrh.w	ip, [r0, #32]

  /* Set or Reset the CC2NP Bit */
  tmpccer &= (uint16_t)~TIM_CCER_CC2NP;
 80023ac:	f02c 0380 	bic.w	r3, ip, #128	; 0x80
 80023b0:	041a      	lsls	r2, r3, #16
 80023b2:	0c13      	lsrs	r3, r2, #16
  tmpccer |= (uint16_t)(TIM_OCNPolarity << 4);
 80023b4:	ea43 1201 	orr.w	r2, r3, r1, lsl #4
 80023b8:	b293      	uxth	r3, r2

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 80023ba:	8403      	strh	r3, [r0, #32]
}
 80023bc:	4770      	bx	lr
 80023be:	bf00      	nop

080023c0 <TIM_OC3PolarityConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));

  tmpccer = TIMx->CCER;
 80023c0:	f8b0 c020 	ldrh.w	ip, [r0, #32]

  /* Set or Reset the CC3P Bit */
  tmpccer &= (uint16_t)~TIM_CCER_CC3P;
 80023c4:	f42c 7300 	bic.w	r3, ip, #512	; 0x200
 80023c8:	041a      	lsls	r2, r3, #16
 80023ca:	0c13      	lsrs	r3, r2, #16
  tmpccer |= (uint16_t)(TIM_OCPolarity << 8);
 80023cc:	ea43 2201 	orr.w	r2, r3, r1, lsl #8
 80023d0:	b293      	uxth	r3, r2

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 80023d2:	8403      	strh	r3, [r0, #32]
}
 80023d4:	4770      	bx	lr
 80023d6:	bf00      	nop

080023d8 <TIM_OC3NPolarityConfig>:
 
  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
    
  tmpccer = TIMx->CCER;
 80023d8:	f8b0 c020 	ldrh.w	ip, [r0, #32]

  /* Set or Reset the CC3NP Bit */
  tmpccer &= (uint16_t)~TIM_CCER_CC3NP;
 80023dc:	f42c 6300 	bic.w	r3, ip, #2048	; 0x800
 80023e0:	041a      	lsls	r2, r3, #16
 80023e2:	0c13      	lsrs	r3, r2, #16
  tmpccer |= (uint16_t)(TIM_OCNPolarity << 8);
 80023e4:	ea43 2201 	orr.w	r2, r3, r1, lsl #8
 80023e8:	b293      	uxth	r3, r2

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 80023ea:	8403      	strh	r3, [r0, #32]
}
 80023ec:	4770      	bx	lr
 80023ee:	bf00      	nop

080023f0 <TIM_OC4PolarityConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));

  tmpccer = TIMx->CCER;
 80023f0:	f8b0 c020 	ldrh.w	ip, [r0, #32]

  /* Set or Reset the CC4P Bit */
  tmpccer &= (uint16_t)~TIM_CCER_CC4P;
 80023f4:	f42c 5300 	bic.w	r3, ip, #8192	; 0x2000
 80023f8:	041a      	lsls	r2, r3, #16
 80023fa:	0c13      	lsrs	r3, r2, #16
  tmpccer |= (uint16_t)(TIM_OCPolarity << 12);
 80023fc:	ea43 3201 	orr.w	r2, r3, r1, lsl #12
 8002400:	b293      	uxth	r3, r2

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8002402:	8403      	strh	r3, [r0, #32]
}
 8002404:	4770      	bx	lr
 8002406:	bf00      	nop

08002408 <TIM_CCxCmd>:
  assert_param(IS_TIM_CCX(TIM_CCx));

  tmp = CCER_CCE_SET << TIM_Channel;

  /* Reset the CCxE Bit */
  TIMx->CCER &= (uint16_t)~ tmp;
 8002408:	2301      	movs	r3, #1
 800240a:	408b      	lsls	r3, r1

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |=  (uint16_t)(TIM_CCx << TIM_Channel);
 800240c:	408a      	lsls	r2, r1
  assert_param(IS_TIM_CCX(TIM_CCx));

  tmp = CCER_CCE_SET << TIM_Channel;

  /* Reset the CCxE Bit */
  TIMx->CCER &= (uint16_t)~ tmp;
 800240e:	8c01      	ldrh	r1, [r0, #32]
 8002410:	fa1f fc81 	uxth.w	ip, r1
 8002414:	ea2c 0303 	bic.w	r3, ip, r3
 8002418:	8403      	strh	r3, [r0, #32]

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |=  (uint16_t)(TIM_CCx << TIM_Channel);
 800241a:	8c01      	ldrh	r1, [r0, #32]
 800241c:	430a      	orrs	r2, r1
 800241e:	b292      	uxth	r2, r2
 8002420:	8402      	strh	r2, [r0, #32]
}
 8002422:	4770      	bx	lr

08002424 <TIM_CCxNCmd>:
  assert_param(IS_TIM_CCXN(TIM_CCxN));

  tmp = CCER_CCNE_SET << TIM_Channel;

  /* Reset the CCxNE Bit */
  TIMx->CCER &= (uint16_t) ~tmp;
 8002424:	2304      	movs	r3, #4
 8002426:	408b      	lsls	r3, r1

  /* Set or reset the CCxNE Bit */ 
  TIMx->CCER |=  (uint16_t)(TIM_CCxN << TIM_Channel);
 8002428:	408a      	lsls	r2, r1
  assert_param(IS_TIM_CCXN(TIM_CCxN));

  tmp = CCER_CCNE_SET << TIM_Channel;

  /* Reset the CCxNE Bit */
  TIMx->CCER &= (uint16_t) ~tmp;
 800242a:	8c01      	ldrh	r1, [r0, #32]
 800242c:	fa1f fc81 	uxth.w	ip, r1
 8002430:	ea2c 0303 	bic.w	r3, ip, r3
 8002434:	8403      	strh	r3, [r0, #32]

  /* Set or reset the CCxNE Bit */ 
  TIMx->CCER |=  (uint16_t)(TIM_CCxN << TIM_Channel);
 8002436:	8c01      	ldrh	r1, [r0, #32]
 8002438:	430a      	orrs	r2, r1
 800243a:	b292      	uxth	r2, r2
 800243c:	8402      	strh	r2, [r0, #32]
}
 800243e:	4770      	bx	lr

08002440 <TIM_ICInit>:
  assert_param(IS_TIM_IC_POLARITY(TIM_ICInitStruct->TIM_ICPolarity));
  assert_param(IS_TIM_IC_SELECTION(TIM_ICInitStruct->TIM_ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICInitStruct->TIM_ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter));
  
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 8002440:	880b      	ldrh	r3, [r1, #0]
  * @param  TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_ICInit(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
{
 8002442:	b470      	push	{r4, r5, r6}
  assert_param(IS_TIM_IC_POLARITY(TIM_ICInitStruct->TIM_ICPolarity));
  assert_param(IS_TIM_IC_SELECTION(TIM_ICInitStruct->TIM_ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICInitStruct->TIM_ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter));
  
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 8002444:	2b00      	cmp	r3, #0
 8002446:	d037      	beq.n	80024b8 <TIM_ICInit+0x78>
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_2)
 8002448:	2b04      	cmp	r3, #4
 800244a:	d062      	beq.n	8002512 <TIM_ICInit+0xd2>
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_3)
 800244c:	2b08      	cmp	r3, #8
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC3E;
 800244e:	f8b0 c020 	ldrh.w	ip, [r0, #32]
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_3)
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_LIST3_PERIPH(TIMx));
    TI3_Config(TIMx,  TIM_ICInitStruct->TIM_ICPolarity,
 8002452:	884d      	ldrh	r5, [r1, #2]
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_3)
 8002454:	f000 8092 	beq.w	800257c <TIM_ICInit+0x13c>
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC4E;
 8002458:	f42c 5680 	bic.w	r6, ip, #4096	; 0x1000
 800245c:	0434      	lsls	r4, r6, #16
 800245e:	0c22      	lsrs	r2, r4, #16
  }
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_LIST3_PERIPH(TIMx));
    TI4_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 8002460:	888e      	ldrh	r6, [r1, #4]
 8002462:	890c      	ldrh	r4, [r1, #8]
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC4E;
 8002464:	8402      	strh	r2, [r0, #32]
  tmpccmr2 = TIMx->CCMR2;
 8002466:	8b83      	ldrh	r3, [r0, #28]
  tmpccer = TIMx->CCER;
 8002468:	f8b0 c020 	ldrh.w	ip, [r0, #32]
  tmp = (uint16_t)(TIM_ICPolarity << 12);

  /* Select the Input and set the filter */
  tmpccmr2 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
 800246c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
  tmpccmr2 |= (uint16_t)(TIM_ICSelection << 8);
  tmpccmr2 |= (uint16_t)(TIM_ICFilter << 12);

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
  tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC4E);
 8002470:	f42c 5300 	bic.w	r3, ip, #8192	; 0x2000
  tmpccmr2 = TIMx->CCMR2;
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 12);

  /* Select the Input and set the filter */
  tmpccmr2 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
 8002474:	0512      	lsls	r2, r2, #20
  tmpccmr2 |= (uint16_t)(TIM_ICSelection << 8);
  tmpccmr2 |= (uint16_t)(TIM_ICFilter << 12);

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
  tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC4E);
 8002476:	045b      	lsls	r3, r3, #17
  tmpccmr2 = TIMx->CCMR2;
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 12);

  /* Select the Input and set the filter */
  tmpccmr2 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
 8002478:	0d12      	lsrs	r2, r2, #20
  tmpccmr2 |= (uint16_t)(TIM_ICSelection << 8);
  tmpccmr2 |= (uint16_t)(TIM_ICFilter << 12);

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
  tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC4E);
 800247a:	0c5b      	lsrs	r3, r3, #17
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 12);

  /* Select the Input and set the filter */
  tmpccmr2 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
  tmpccmr2 |= (uint16_t)(TIM_ICSelection << 8);
 800247c:	ea42 2c06 	orr.w	ip, r2, r6, lsl #8
  tmpccmr2 |= (uint16_t)(TIM_ICFilter << 12);

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
  tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC4E);
 8002480:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
  tmp = (uint16_t)(TIM_ICPolarity << 12);

  /* Select the Input and set the filter */
  tmpccmr2 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
  tmpccmr2 |= (uint16_t)(TIM_ICSelection << 8);
  tmpccmr2 |= (uint16_t)(TIM_ICFilter << 12);
 8002484:	ea4c 3204 	orr.w	r2, ip, r4, lsl #12

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
  tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC4E);
 8002488:	fa1f fc83 	uxth.w	ip, r3
 800248c:	f44c 5380 	orr.w	r3, ip, #4096	; 0x1000
  tmp = (uint16_t)(TIM_ICPolarity << 12);

  /* Select the Input and set the filter */
  tmpccmr2 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
  tmpccmr2 |= (uint16_t)(TIM_ICSelection << 8);
  tmpccmr2 |= (uint16_t)(TIM_ICFilter << 12);
 8002490:	b292      	uxth	r2, r2
  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
  tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC4E);

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8002492:	8382      	strh	r2, [r0, #28]
  TIMx->CCER = tmpccer ;
 8002494:	8403      	strh	r3, [r0, #32]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC4PSC Bits */
  TIMx->CCMR2 &= (uint16_t)~TIM_CCMR2_IC4PSC;
 8002496:	f8b0 c01c 	ldrh.w	ip, [r0, #28]
    assert_param(IS_TIM_LIST3_PERIPH(TIMx));
    TI4_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 800249a:	88ca      	ldrh	r2, [r1, #6]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC4PSC Bits */
  TIMx->CCMR2 &= (uint16_t)~TIM_CCMR2_IC4PSC;
 800249c:	f42c 6340 	bic.w	r3, ip, #3072	; 0xc00
 80024a0:	0419      	lsls	r1, r3, #16
 80024a2:	0c0b      	lsrs	r3, r1, #16
 80024a4:	8383      	strh	r3, [r0, #28]

  /* Set the IC4PSC value */
  TIMx->CCMR2 |= (uint16_t)(TIM_ICPSC << 8);
 80024a6:	8b81      	ldrh	r1, [r0, #28]
 80024a8:	b28b      	uxth	r3, r1
 80024aa:	ea43 2c02 	orr.w	ip, r3, r2, lsl #8
 80024ae:	fa1f f18c 	uxth.w	r1, ip
 80024b2:	8381      	strh	r1, [r0, #28]
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
}
 80024b4:	bc70      	pop	{r4, r5, r6}
 80024b6:	4770      	bx	lr
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr1 = 0, tmpccer = 0;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC1E;
 80024b8:	8c02      	ldrh	r2, [r0, #32]
  assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter));
  
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
  {
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 80024ba:	884d      	ldrh	r5, [r1, #2]
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr1 = 0, tmpccer = 0;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC1E;
 80024bc:	f022 0601 	bic.w	r6, r2, #1
 80024c0:	0434      	lsls	r4, r6, #16
 80024c2:	ea4f 4c14 	mov.w	ip, r4, lsr #16
  assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter));
  
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
  {
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 80024c6:	890e      	ldrh	r6, [r1, #8]
 80024c8:	888c      	ldrh	r4, [r1, #4]
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr1 = 0, tmpccer = 0;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC1E;
 80024ca:	f8a0 c020 	strh.w	ip, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 80024ce:	8b03      	ldrh	r3, [r0, #24]
  tmpccer = TIMx->CCER;
 80024d0:	f8b0 c020 	ldrh.w	ip, [r0, #32]

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR1_IC1F);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 80024d4:	f023 02f3 	bic.w	r2, r3, #243	; 0xf3
 80024d8:	0413      	lsls	r3, r2, #16
 80024da:	0c1a      	lsrs	r2, r3, #16

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80024dc:	f02c 030a 	bic.w	r3, ip, #10
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR1_IC1F);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 80024e0:	ea42 1206 	orr.w	r2, r2, r6, lsl #4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80024e4:	041b      	lsls	r3, r3, #16
  tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC1E);
 80024e6:	f045 0c01 	orr.w	ip, r5, #1
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR1_IC1F);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 80024ea:	b292      	uxth	r2, r2

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80024ec:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC1E);
 80024ee:	ea43 030c 	orr.w	r3, r3, ip
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR1_IC1F);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 80024f2:	4322      	orrs	r2, r4
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
  tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC1E);

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80024f4:	8302      	strh	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 80024f6:	8403      	strh	r3, [r0, #32]
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= (uint16_t)~TIM_CCMR1_IC1PSC;
 80024f8:	f8b0 c018 	ldrh.w	ip, [r0, #24]
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 80024fc:	88ca      	ldrh	r2, [r1, #6]
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= (uint16_t)~TIM_CCMR1_IC1PSC;
 80024fe:	f02c 030c 	bic.w	r3, ip, #12
 8002502:	0419      	lsls	r1, r3, #16
 8002504:	0c0b      	lsrs	r3, r1, #16
 8002506:	8303      	strh	r3, [r0, #24]

  /* Set the IC1PSC value */
  TIMx->CCMR1 |= TIM_ICPSC;
 8002508:	8b01      	ldrh	r1, [r0, #24]
 800250a:	b28b      	uxth	r3, r1
 800250c:	4313      	orrs	r3, r2
 800250e:	8303      	strh	r3, [r0, #24]
 8002510:	e7d0      	b.n	80024b4 <TIM_ICInit+0x74>
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr1 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC2E;
 8002512:	8c03      	ldrh	r3, [r0, #32]
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_2)
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_LIST2_PERIPH(TIMx));
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 8002514:	884d      	ldrh	r5, [r1, #2]
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr1 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC2E;
 8002516:	f023 0610 	bic.w	r6, r3, #16
 800251a:	0434      	lsls	r4, r6, #16
 800251c:	ea4f 4c14 	mov.w	ip, r4, lsr #16
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_2)
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_LIST2_PERIPH(TIMx));
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 8002520:	890e      	ldrh	r6, [r1, #8]
 8002522:	888c      	ldrh	r4, [r1, #4]
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr1 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC2E;
 8002524:	f8a0 c020 	strh.w	ip, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002528:	8b02      	ldrh	r2, [r0, #24]
  tmpccer = TIMx->CCER;
 800252a:	f8b0 c020 	ldrh.w	ip, [r0, #32]
  tmp = (uint16_t)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
 800252e:	f422 7340 	bic.w	r3, r2, #768	; 0x300
 8002532:	051a      	lsls	r2, r3, #20
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
  tmpccer |=  (uint16_t)(tmp | (uint16_t)TIM_CCER_CC2E);
 8002534:	f02c 03a0 	bic.w	r3, ip, #160	; 0xa0
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
 8002538:	0d12      	lsrs	r2, r2, #20
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
  tmpccer |=  (uint16_t)(tmp | (uint16_t)TIM_CCER_CC2E);
 800253a:	041b      	lsls	r3, r3, #16
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
 800253c:	ea42 3206 	orr.w	r2, r2, r6, lsl #12
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
  tmpccer |=  (uint16_t)(tmp | (uint16_t)TIM_CCER_CC2E);
 8002540:	0c1b      	lsrs	r3, r3, #16
 8002542:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
 8002546:	fa1f fc82 	uxth.w	ip, r2
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
 800254a:	ea4c 2204 	orr.w	r2, ip, r4, lsl #8

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
  tmpccer |=  (uint16_t)(tmp | (uint16_t)TIM_CCER_CC2E);
 800254e:	fa1f fc83 	uxth.w	ip, r3
 8002552:	f04c 0310 	orr.w	r3, ip, #16
  tmp = (uint16_t)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
 8002556:	b292      	uxth	r2, r2
  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
  tmpccer |=  (uint16_t)(tmp | (uint16_t)TIM_CCER_CC2E);

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002558:	8302      	strh	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 800255a:	8403      	strh	r3, [r0, #32]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= (uint16_t)~TIM_CCMR1_IC2PSC;
 800255c:	f8b0 c018 	ldrh.w	ip, [r0, #24]
    assert_param(IS_TIM_LIST2_PERIPH(TIMx));
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8002560:	88ca      	ldrh	r2, [r1, #6]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= (uint16_t)~TIM_CCMR1_IC2PSC;
 8002562:	f42c 6340 	bic.w	r3, ip, #3072	; 0xc00
 8002566:	0419      	lsls	r1, r3, #16
 8002568:	0c0b      	lsrs	r3, r1, #16
 800256a:	8303      	strh	r3, [r0, #24]

  /* Set the IC2PSC value */
  TIMx->CCMR1 |= (uint16_t)(TIM_ICPSC << 8);
 800256c:	8b01      	ldrh	r1, [r0, #24]
 800256e:	fa1f fc81 	uxth.w	ip, r1
 8002572:	ea4c 2302 	orr.w	r3, ip, r2, lsl #8
 8002576:	b299      	uxth	r1, r3
 8002578:	8301      	strh	r1, [r0, #24]
 800257a:	e79b      	b.n	80024b4 <TIM_ICInit+0x74>
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC3E;
 800257c:	f42c 7680 	bic.w	r6, ip, #256	; 0x100
 8002580:	0434      	lsls	r4, r6, #16
 8002582:	0c22      	lsrs	r2, r4, #16
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_3)
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_LIST3_PERIPH(TIMx));
    TI3_Config(TIMx,  TIM_ICInitStruct->TIM_ICPolarity,
 8002584:	890e      	ldrh	r6, [r1, #8]
 8002586:	888c      	ldrh	r4, [r1, #4]
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC3E;
 8002588:	8402      	strh	r2, [r0, #32]
  tmpccmr2 = TIMx->CCMR2;
 800258a:	8b83      	ldrh	r3, [r0, #28]
  tmpccer = TIMx->CCER;
 800258c:	f8b0 c020 	ldrh.w	ip, [r0, #32]
  tmp = (uint16_t)(TIM_ICPolarity << 8);

  /* Select the Input and set the filter */
  tmpccmr2 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR2_IC3F);
  tmpccmr2 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 8002590:	f023 02f3 	bic.w	r2, r3, #243	; 0xf3

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
  tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC3E);
 8002594:	f42c 6320 	bic.w	r3, ip, #2560	; 0xa00
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 8);

  /* Select the Input and set the filter */
  tmpccmr2 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR2_IC3F);
  tmpccmr2 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 8002598:	0412      	lsls	r2, r2, #16

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
  tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC3E);
 800259a:	041b      	lsls	r3, r3, #16
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 8);

  /* Select the Input and set the filter */
  tmpccmr2 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR2_IC3F);
  tmpccmr2 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 800259c:	0c12      	lsrs	r2, r2, #16

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
  tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC3E);
 800259e:	0c1b      	lsrs	r3, r3, #16
 80025a0:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 8);

  /* Select the Input and set the filter */
  tmpccmr2 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR2_IC3F);
  tmpccmr2 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 80025a4:	ea42 1206 	orr.w	r2, r2, r6, lsl #4

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
  tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC3E);
 80025a8:	fa1f fc83 	uxth.w	ip, r3
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 8);

  /* Select the Input and set the filter */
  tmpccmr2 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR2_IC3F);
  tmpccmr2 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 80025ac:	b292      	uxth	r2, r2

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
  tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC3E);
 80025ae:	f44c 7380 	orr.w	r3, ip, #256	; 0x100
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 8);

  /* Select the Input and set the filter */
  tmpccmr2 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR2_IC3F);
  tmpccmr2 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 80025b2:	4322      	orrs	r2, r4
  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
  tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC3E);

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80025b4:	8382      	strh	r2, [r0, #28]
  TIMx->CCER = tmpccer;
 80025b6:	8403      	strh	r3, [r0, #32]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC3PSC Bits */
  TIMx->CCMR2 &= (uint16_t)~TIM_CCMR2_IC3PSC;
 80025b8:	f8b0 c01c 	ldrh.w	ip, [r0, #28]
    assert_param(IS_TIM_LIST3_PERIPH(TIMx));
    TI3_Config(TIMx,  TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC3Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 80025bc:	88ca      	ldrh	r2, [r1, #6]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC3PSC Bits */
  TIMx->CCMR2 &= (uint16_t)~TIM_CCMR2_IC3PSC;
 80025be:	f02c 030c 	bic.w	r3, ip, #12
 80025c2:	0419      	lsls	r1, r3, #16
 80025c4:	0c0b      	lsrs	r3, r1, #16
 80025c6:	8383      	strh	r3, [r0, #28]

  /* Set the IC3PSC value */
  TIMx->CCMR2 |= TIM_ICPSC;
 80025c8:	f8b0 c01c 	ldrh.w	ip, [r0, #28]
 80025cc:	fa1f f18c 	uxth.w	r1, ip
 80025d0:	4311      	orrs	r1, r2
 80025d2:	8381      	strh	r1, [r0, #28]
 80025d4:	e76e      	b.n	80024b4 <TIM_ICInit+0x74>
 80025d6:	bf00      	nop

080025d8 <TIM_ICStructInit>:
  * @retval None
  */
void TIM_ICStructInit(TIM_ICInitTypeDef* TIM_ICInitStruct)
{
  /* Set the default configuration */
  TIM_ICInitStruct->TIM_Channel = TIM_Channel_1;
 80025d8:	2300      	movs	r3, #0
  TIM_ICInitStruct->TIM_ICPolarity = TIM_ICPolarity_Rising;
  TIM_ICInitStruct->TIM_ICSelection = TIM_ICSelection_DirectTI;
 80025da:	f04f 0201 	mov.w	r2, #1
  TIM_ICInitStruct->TIM_ICPrescaler = TIM_ICPSC_DIV1;
  TIM_ICInitStruct->TIM_ICFilter = 0x00;
 80025de:	8103      	strh	r3, [r0, #8]
  * @retval None
  */
void TIM_ICStructInit(TIM_ICInitTypeDef* TIM_ICInitStruct)
{
  /* Set the default configuration */
  TIM_ICInitStruct->TIM_Channel = TIM_Channel_1;
 80025e0:	8003      	strh	r3, [r0, #0]
  TIM_ICInitStruct->TIM_ICPolarity = TIM_ICPolarity_Rising;
 80025e2:	8043      	strh	r3, [r0, #2]
  TIM_ICInitStruct->TIM_ICSelection = TIM_ICSelection_DirectTI;
 80025e4:	8082      	strh	r2, [r0, #4]
  TIM_ICInitStruct->TIM_ICPrescaler = TIM_ICPSC_DIV1;
 80025e6:	80c3      	strh	r3, [r0, #6]
  TIM_ICInitStruct->TIM_ICFilter = 0x00;
}
 80025e8:	4770      	bx	lr
 80025ea:	bf00      	nop

080025ec <TIM_PWMIConfig>:
  * @param  TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_PWMIConfig(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
{
 80025ec:	e92d 01f0 	stmdb	sp!, {r4, r5, r6, r7, r8}

  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));

  /* Select the Opposite Input Polarity */
  if (TIM_ICInitStruct->TIM_ICPolarity == TIM_ICPolarity_Rising)
 80025f0:	884a      	ldrh	r2, [r1, #2]
  else
  {
    icoppositepolarity = TIM_ICPolarity_Rising;
  }
  /* Select the Opposite Input */
  if (TIM_ICInitStruct->TIM_ICSelection == TIM_ICSelection_DirectTI)
 80025f2:	888b      	ldrh	r3, [r1, #4]
  }
  else
  {
    icoppositeselection = TIM_ICSelection_DirectTI;
  }
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 80025f4:	880c      	ldrh	r4, [r1, #0]

  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));

  /* Select the Opposite Input Polarity */
  if (TIM_ICInitStruct->TIM_ICPolarity == TIM_ICPolarity_Rising)
 80025f6:	2a00      	cmp	r2, #0
 80025f8:	bf0c      	ite	eq
 80025fa:	2502      	moveq	r5, #2
 80025fc:	2500      	movne	r5, #0
  else
  {
    icoppositepolarity = TIM_ICPolarity_Rising;
  }
  /* Select the Opposite Input */
  if (TIM_ICInitStruct->TIM_ICSelection == TIM_ICSelection_DirectTI)
 80025fe:	2b01      	cmp	r3, #1
 8002600:	bf0c      	ite	eq
 8002602:	2602      	moveq	r6, #2
 8002604:	2601      	movne	r6, #1
  }
  else
  {
    icoppositeselection = TIM_ICSelection_DirectTI;
  }
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 8002606:	2c00      	cmp	r4, #0
 8002608:	d05e      	beq.n	80026c8 <TIM_PWMIConfig+0xdc>
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr1 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC2E;
 800260a:	f8b0 8020 	ldrh.w	r8, [r0, #32]
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
  else
  { 
    /* TI2 Configuration */
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
 800260e:	890c      	ldrh	r4, [r1, #8]
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr1 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC2E;
 8002610:	f028 0710 	bic.w	r7, r8, #16
 8002614:	ea4f 4c07 	mov.w	ip, r7, lsl #16
 8002618:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800261c:	f8a0 8020 	strh.w	r8, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002620:	8b07      	ldrh	r7, [r0, #24]
  tmpccer = TIMx->CCER;
 8002622:	f8b0 c020 	ldrh.w	ip, [r0, #32]
  tmp = (uint16_t)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
 8002626:	46b8      	mov	r8, r7
 8002628:	f427 7740 	bic.w	r7, r7, #768	; 0x300
 800262c:	053f      	lsls	r7, r7, #20
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
  tmpccer |=  (uint16_t)(tmp | (uint16_t)TIM_CCER_CC2E);
 800262e:	f02c 0ca0 	bic.w	ip, ip, #160	; 0xa0
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
 8002632:	0d3f      	lsrs	r7, r7, #20
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
  tmpccer |=  (uint16_t)(tmp | (uint16_t)TIM_CCER_CC2E);
 8002634:	ea4f 4c0c 	mov.w	ip, ip, lsl #16
 8002638:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
 800263c:	ea47 3704 	orr.w	r7, r7, r4, lsl #12
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
  tmpccer |=  (uint16_t)(tmp | (uint16_t)TIM_CCER_CC2E);
 8002640:	ea4c 1202 	orr.w	r2, ip, r2, lsl #4
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
 8002644:	b2bf      	uxth	r7, r7
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
 8002646:	ea47 2c03 	orr.w	ip, r7, r3, lsl #8

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
  tmpccer |=  (uint16_t)(tmp | (uint16_t)TIM_CCER_CC2E);
 800264a:	b292      	uxth	r2, r2
  tmp = (uint16_t)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
 800264c:	fa1f f38c 	uxth.w	r3, ip

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
  tmpccer |=  (uint16_t)(tmp | (uint16_t)TIM_CCER_CC2E);
 8002650:	f042 0c10 	orr.w	ip, r2, #16

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002654:	8303      	strh	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8002656:	f8a0 c020 	strh.w	ip, [r0, #32]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= (uint16_t)~TIM_CCMR1_IC2PSC;
 800265a:	8b03      	ldrh	r3, [r0, #24]
  { 
    /* TI2 Configuration */
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 800265c:	f8b1 c006 	ldrh.w	ip, [r1, #6]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= (uint16_t)~TIM_CCMR1_IC2PSC;
 8002660:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8002664:	0411      	lsls	r1, r2, #16
 8002666:	0c0a      	lsrs	r2, r1, #16
 8002668:	8302      	strh	r2, [r0, #24]

  /* Set the IC2PSC value */
  TIMx->CCMR1 |= (uint16_t)(TIM_ICPSC << 8);
 800266a:	8b03      	ldrh	r3, [r0, #24]
 800266c:	b299      	uxth	r1, r3
 800266e:	ea41 220c 	orr.w	r2, r1, ip, lsl #8
 8002672:	b293      	uxth	r3, r2
 8002674:	8303      	strh	r3, [r0, #24]
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr1 = 0, tmpccer = 0;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC1E;
 8002676:	8c01      	ldrh	r1, [r0, #32]
 8002678:	f021 0201 	bic.w	r2, r1, #1
 800267c:	0413      	lsls	r3, r2, #16
 800267e:	0c19      	lsrs	r1, r3, #16
 8002680:	8401      	strh	r1, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002682:	8b02      	ldrh	r2, [r0, #24]
  tmpccer = TIMx->CCER;
 8002684:	8c01      	ldrh	r1, [r0, #32]

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR1_IC1F);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 8002686:	f022 03f3 	bic.w	r3, r2, #243	; 0xf3
 800268a:	041a      	lsls	r2, r3, #16

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
  tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC1E);
 800268c:	f021 030a 	bic.w	r3, r1, #10
 8002690:	041b      	lsls	r3, r3, #16
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR1_IC1F);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 8002692:	0c11      	lsrs	r1, r2, #16
 8002694:	ea41 1204 	orr.w	r2, r1, r4, lsl #4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
  tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC1E);
 8002698:	0c19      	lsrs	r1, r3, #16
 800269a:	f041 0301 	orr.w	r3, r1, #1
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR1_IC1F);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 800269e:	b292      	uxth	r2, r2
 80026a0:	ea42 0606 	orr.w	r6, r2, r6

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
  tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC1E);
 80026a4:	ea43 0505 	orr.w	r5, r3, r5

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80026a8:	8306      	strh	r6, [r0, #24]
  TIMx->CCER = tmpccer;
 80026aa:	8405      	strh	r5, [r0, #32]
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= (uint16_t)~TIM_CCMR1_IC1PSC;
 80026ac:	8b01      	ldrh	r1, [r0, #24]
 80026ae:	f021 020c 	bic.w	r2, r1, #12
 80026b2:	0413      	lsls	r3, r2, #16
 80026b4:	0c19      	lsrs	r1, r3, #16
 80026b6:	8301      	strh	r1, [r0, #24]

  /* Set the IC1PSC value */
  TIMx->CCMR1 |= TIM_ICPSC;
 80026b8:	8b02      	ldrh	r2, [r0, #24]
 80026ba:	b293      	uxth	r3, r2
 80026bc:	ea43 010c 	orr.w	r1, r3, ip
 80026c0:	8301      	strh	r1, [r0, #24]
    /* TI1 Configuration */
    TI1_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
}
 80026c2:	e8bd 01f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8}
 80026c6:	4770      	bx	lr
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr1 = 0, tmpccer = 0;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC1E;
 80026c8:	f8b0 8020 	ldrh.w	r8, [r0, #32]
    icoppositeselection = TIM_ICSelection_DirectTI;
  }
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
  {
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
 80026cc:	890c      	ldrh	r4, [r1, #8]
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr1 = 0, tmpccer = 0;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC1E;
 80026ce:	f028 0701 	bic.w	r7, r8, #1
 80026d2:	ea4f 4c07 	mov.w	ip, r7, lsl #16
 80026d6:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80026da:	f8a0 8020 	strh.w	r8, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 80026de:	8b07      	ldrh	r7, [r0, #24]
  tmpccer = TIMx->CCER;
 80026e0:	f8b0 c020 	ldrh.w	ip, [r0, #32]

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR1_IC1F);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 80026e4:	46b8      	mov	r8, r7
 80026e6:	f027 07f3 	bic.w	r7, r7, #243	; 0xf3
 80026ea:	043f      	lsls	r7, r7, #16
 80026ec:	0c3f      	lsrs	r7, r7, #16

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80026ee:	f02c 0c0a 	bic.w	ip, ip, #10
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR1_IC1F);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 80026f2:	ea47 1704 	orr.w	r7, r7, r4, lsl #4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80026f6:	ea4f 4c0c 	mov.w	ip, ip, lsl #16
  tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC1E);
 80026fa:	f042 0201 	orr.w	r2, r2, #1
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR1_IC1F);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 80026fe:	b2bf      	uxth	r7, r7

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002700:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
  tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC1E);
 8002704:	ea4c 0c02 	orr.w	ip, ip, r2
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR1_IC1F);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 8002708:	ea47 0303 	orr.w	r3, r7, r3
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
  tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC1E);

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800270c:	8303      	strh	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 800270e:	f8a0 c020 	strh.w	ip, [r0, #32]
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= (uint16_t)~TIM_CCMR1_IC1PSC;
 8002712:	f8b0 c018 	ldrh.w	ip, [r0, #24]
  {
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8002716:	88c9      	ldrh	r1, [r1, #6]
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= (uint16_t)~TIM_CCMR1_IC1PSC;
 8002718:	f02c 020c 	bic.w	r2, ip, #12
 800271c:	0413      	lsls	r3, r2, #16
 800271e:	0c1a      	lsrs	r2, r3, #16
 8002720:	8302      	strh	r2, [r0, #24]

  /* Set the IC1PSC value */
  TIMx->CCMR1 |= TIM_ICPSC;
 8002722:	8b03      	ldrh	r3, [r0, #24]
 8002724:	b29a      	uxth	r2, r3
 8002726:	430a      	orrs	r2, r1
 8002728:	8302      	strh	r2, [r0, #24]
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr1 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC2E;
 800272a:	f8b0 c020 	ldrh.w	ip, [r0, #32]
 800272e:	f02c 0310 	bic.w	r3, ip, #16
 8002732:	041a      	lsls	r2, r3, #16
 8002734:	0c13      	lsrs	r3, r2, #16
 8002736:	8403      	strh	r3, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002738:	8b02      	ldrh	r2, [r0, #24]
  tmpccer = TIMx->CCER;
 800273a:	f8b0 c020 	ldrh.w	ip, [r0, #32]
  tmp = (uint16_t)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
 800273e:	f422 7340 	bic.w	r3, r2, #768	; 0x300
 8002742:	051a      	lsls	r2, r3, #20
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
  tmpccer |=  (uint16_t)(tmp | (uint16_t)TIM_CCER_CC2E);
 8002744:	f02c 03a0 	bic.w	r3, ip, #160	; 0xa0
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
 8002748:	0d12      	lsrs	r2, r2, #20
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
  tmpccer |=  (uint16_t)(tmp | (uint16_t)TIM_CCER_CC2E);
 800274a:	041b      	lsls	r3, r3, #16
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
 800274c:	ea42 3c04 	orr.w	ip, r2, r4, lsl #12
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
  tmpccer |=  (uint16_t)(tmp | (uint16_t)TIM_CCER_CC2E);
 8002750:	0c1b      	lsrs	r3, r3, #16
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
 8002752:	fa1f f28c 	uxth.w	r2, ip
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
  tmpccer |=  (uint16_t)(tmp | (uint16_t)TIM_CCER_CC2E);
 8002756:	f043 0310 	orr.w	r3, r3, #16
  tmp = (uint16_t)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
 800275a:	ea42 2606 	orr.w	r6, r2, r6, lsl #8

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
  tmpccer |=  (uint16_t)(tmp | (uint16_t)TIM_CCER_CC2E);
 800275e:	ea43 1505 	orr.w	r5, r3, r5, lsl #4

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002762:	8306      	strh	r6, [r0, #24]
  TIMx->CCER = tmpccer;
 8002764:	8405      	strh	r5, [r0, #32]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= (uint16_t)~TIM_CCMR1_IC2PSC;
 8002766:	f8b0 c018 	ldrh.w	ip, [r0, #24]
 800276a:	f42c 6240 	bic.w	r2, ip, #3072	; 0xc00
 800276e:	0413      	lsls	r3, r2, #16
 8002770:	0c1a      	lsrs	r2, r3, #16
 8002772:	8302      	strh	r2, [r0, #24]

  /* Set the IC2PSC value */
  TIMx->CCMR1 |= (uint16_t)(TIM_ICPSC << 8);
 8002774:	f8b0 c018 	ldrh.w	ip, [r0, #24]
 8002778:	fa1f f38c 	uxth.w	r3, ip
 800277c:	ea43 2201 	orr.w	r2, r3, r1, lsl #8
 8002780:	b291      	uxth	r1, r2
 8002782:	8301      	strh	r1, [r0, #24]
 8002784:	e79d      	b.n	80026c2 <TIM_PWMIConfig+0xd6>
 8002786:	bf00      	nop

08002788 <TIM_GetCapture1>:
{
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));

  /* Get the Capture 1 Register value */
  return TIMx->CCR1;
 8002788:	6b40      	ldr	r0, [r0, #52]	; 0x34
}
 800278a:	4770      	bx	lr

0800278c <TIM_GetCapture2>:
{
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));

  /* Get the Capture 2 Register value */
  return TIMx->CCR2;
 800278c:	6b80      	ldr	r0, [r0, #56]	; 0x38
}
 800278e:	4770      	bx	lr

08002790 <TIM_GetCapture3>:
{
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx)); 

  /* Get the Capture 3 Register value */
  return TIMx->CCR3;
 8002790:	6bc0      	ldr	r0, [r0, #60]	; 0x3c
}
 8002792:	4770      	bx	lr

08002794 <TIM_GetCapture4>:
{
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));

  /* Get the Capture 4 Register value */
  return TIMx->CCR4;
 8002794:	6c00      	ldr	r0, [r0, #64]	; 0x40
}
 8002796:	4770      	bx	lr

08002798 <TIM_SetIC1Prescaler>:
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= (uint16_t)~TIM_CCMR1_IC1PSC;
 8002798:	f8b0 c018 	ldrh.w	ip, [r0, #24]
 800279c:	f02c 030c 	bic.w	r3, ip, #12
 80027a0:	041a      	lsls	r2, r3, #16
 80027a2:	0c13      	lsrs	r3, r2, #16
 80027a4:	8303      	strh	r3, [r0, #24]

  /* Set the IC1PSC value */
  TIMx->CCMR1 |= TIM_ICPSC;
 80027a6:	f8b0 c018 	ldrh.w	ip, [r0, #24]
 80027aa:	fa1f f28c 	uxth.w	r2, ip
 80027ae:	ea41 0302 	orr.w	r3, r1, r2
 80027b2:	8303      	strh	r3, [r0, #24]
}
 80027b4:	4770      	bx	lr
 80027b6:	bf00      	nop

080027b8 <TIM_SetIC2Prescaler>:
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= (uint16_t)~TIM_CCMR1_IC2PSC;
 80027b8:	f8b0 c018 	ldrh.w	ip, [r0, #24]
 80027bc:	f42c 6240 	bic.w	r2, ip, #3072	; 0xc00
 80027c0:	0413      	lsls	r3, r2, #16
 80027c2:	0c1a      	lsrs	r2, r3, #16
 80027c4:	8302      	strh	r2, [r0, #24]

  /* Set the IC2PSC value */
  TIMx->CCMR1 |= (uint16_t)(TIM_ICPSC << 8);
 80027c6:	8b03      	ldrh	r3, [r0, #24]
 80027c8:	fa1f fc83 	uxth.w	ip, r3
 80027cc:	ea4c 2201 	orr.w	r2, ip, r1, lsl #8
 80027d0:	b293      	uxth	r3, r2
 80027d2:	8303      	strh	r3, [r0, #24]
}
 80027d4:	4770      	bx	lr
 80027d6:	bf00      	nop

080027d8 <TIM_SetIC3Prescaler>:
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC3PSC Bits */
  TIMx->CCMR2 &= (uint16_t)~TIM_CCMR2_IC3PSC;
 80027d8:	f8b0 c01c 	ldrh.w	ip, [r0, #28]
 80027dc:	f02c 030c 	bic.w	r3, ip, #12
 80027e0:	041a      	lsls	r2, r3, #16
 80027e2:	0c13      	lsrs	r3, r2, #16
 80027e4:	8383      	strh	r3, [r0, #28]

  /* Set the IC3PSC value */
  TIMx->CCMR2 |= TIM_ICPSC;
 80027e6:	f8b0 c01c 	ldrh.w	ip, [r0, #28]
 80027ea:	fa1f f28c 	uxth.w	r2, ip
 80027ee:	ea41 0302 	orr.w	r3, r1, r2
 80027f2:	8383      	strh	r3, [r0, #28]
}
 80027f4:	4770      	bx	lr
 80027f6:	bf00      	nop

080027f8 <TIM_SetIC4Prescaler>:
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC4PSC Bits */
  TIMx->CCMR2 &= (uint16_t)~TIM_CCMR2_IC4PSC;
 80027f8:	f8b0 c01c 	ldrh.w	ip, [r0, #28]
 80027fc:	f42c 6240 	bic.w	r2, ip, #3072	; 0xc00
 8002800:	0413      	lsls	r3, r2, #16
 8002802:	0c1a      	lsrs	r2, r3, #16
 8002804:	8382      	strh	r2, [r0, #28]

  /* Set the IC4PSC value */
  TIMx->CCMR2 |= (uint16_t)(TIM_ICPSC << 8);
 8002806:	8b83      	ldrh	r3, [r0, #28]
 8002808:	fa1f fc83 	uxth.w	ip, r3
 800280c:	ea4c 2201 	orr.w	r2, ip, r1, lsl #8
 8002810:	b293      	uxth	r3, r2
 8002812:	8383      	strh	r3, [r0, #28]
}
 8002814:	4770      	bx	lr
 8002816:	bf00      	nop

08002818 <TIM_BDTRConfig>:
  assert_param(IS_TIM_BREAK_POLARITY(TIM_BDTRInitStruct->TIM_BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput));

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */
  TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 8002818:	f8b1 c002 	ldrh.w	ip, [r1, #2]
 800281c:	880b      	ldrh	r3, [r1, #0]
 800281e:	888a      	ldrh	r2, [r1, #4]
 8002820:	ea4c 0303 	orr.w	r3, ip, r3
 8002824:	f8b1 c006 	ldrh.w	ip, [r1, #6]
 8002828:	4313      	orrs	r3, r2
 800282a:	890a      	ldrh	r2, [r1, #8]
 800282c:	ea43 030c 	orr.w	r3, r3, ip
 8002830:	f8b1 c00a 	ldrh.w	ip, [r1, #10]
 8002834:	4313      	orrs	r3, r2
 8002836:	898a      	ldrh	r2, [r1, #12]
 8002838:	ea43 010c 	orr.w	r1, r3, ip
 800283c:	4311      	orrs	r1, r2
 800283e:	b28b      	uxth	r3, r1
 8002840:	f8a0 3044 	strh.w	r3, [r0, #68]	; 0x44
             TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
             TIM_BDTRInitStruct->TIM_Break | TIM_BDTRInitStruct->TIM_BreakPolarity |
             TIM_BDTRInitStruct->TIM_AutomaticOutput;
}
 8002844:	4770      	bx	lr
 8002846:	bf00      	nop

08002848 <TIM_BDTRStructInit>:
  * @retval None
  */
void TIM_BDTRStructInit(TIM_BDTRInitTypeDef* TIM_BDTRInitStruct)
{
  /* Set the default configuration */
  TIM_BDTRInitStruct->TIM_OSSRState = TIM_OSSRState_Disable;
 8002848:	2300      	movs	r3, #0
  TIM_BDTRInitStruct->TIM_OSSIState = TIM_OSSIState_Disable;
  TIM_BDTRInitStruct->TIM_LOCKLevel = TIM_LOCKLevel_OFF;
  TIM_BDTRInitStruct->TIM_DeadTime = 0x00;
  TIM_BDTRInitStruct->TIM_Break = TIM_Break_Disable;
  TIM_BDTRInitStruct->TIM_BreakPolarity = TIM_BreakPolarity_Low;
  TIM_BDTRInitStruct->TIM_AutomaticOutput = TIM_AutomaticOutput_Disable;
 800284a:	8183      	strh	r3, [r0, #12]
  * @retval None
  */
void TIM_BDTRStructInit(TIM_BDTRInitTypeDef* TIM_BDTRInitStruct)
{
  /* Set the default configuration */
  TIM_BDTRInitStruct->TIM_OSSRState = TIM_OSSRState_Disable;
 800284c:	8003      	strh	r3, [r0, #0]
  TIM_BDTRInitStruct->TIM_OSSIState = TIM_OSSIState_Disable;
 800284e:	8043      	strh	r3, [r0, #2]
  TIM_BDTRInitStruct->TIM_LOCKLevel = TIM_LOCKLevel_OFF;
 8002850:	8083      	strh	r3, [r0, #4]
  TIM_BDTRInitStruct->TIM_DeadTime = 0x00;
 8002852:	80c3      	strh	r3, [r0, #6]
  TIM_BDTRInitStruct->TIM_Break = TIM_Break_Disable;
 8002854:	8103      	strh	r3, [r0, #8]
  TIM_BDTRInitStruct->TIM_BreakPolarity = TIM_BreakPolarity_Low;
 8002856:	8143      	strh	r3, [r0, #10]
  TIM_BDTRInitStruct->TIM_AutomaticOutput = TIM_AutomaticOutput_Disable;
}
 8002858:	4770      	bx	lr
 800285a:	bf00      	nop

0800285c <TIM_CtrlPWMOutputs>:
{
  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800285c:	b931      	cbnz	r1, 800286c <TIM_CtrlPWMOutputs+0x10>
    TIMx->BDTR |= TIM_BDTR_MOE;
  }
  else
  {
    /* Disable the TIM Main Output */
    TIMx->BDTR &= (uint16_t)~TIM_BDTR_MOE;
 800285e:	f8b0 2044 	ldrh.w	r2, [r0, #68]	; 0x44
 8002862:	0451      	lsls	r1, r2, #17
 8002864:	0c4b      	lsrs	r3, r1, #17
 8002866:	f8a0 3044 	strh.w	r3, [r0, #68]	; 0x44
 800286a:	4770      	bx	lr
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the TIM Main Output */
    TIMx->BDTR |= TIM_BDTR_MOE;
 800286c:	f8b0 2044 	ldrh.w	r2, [r0, #68]	; 0x44
 8002870:	b291      	uxth	r1, r2
 8002872:	f441 4300 	orr.w	r3, r1, #32768	; 0x8000
 8002876:	f8a0 3044 	strh.w	r3, [r0, #68]	; 0x44
 800287a:	4770      	bx	lr

0800287c <TIM_SelectCOM>:
{
  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800287c:	b939      	cbnz	r1, 800288e <TIM_SelectCOM+0x12>
    TIMx->CR2 |= TIM_CR2_CCUS;
  }
  else
  {
    /* Reset the COM Bit */
    TIMx->CR2 &= (uint16_t)~TIM_CR2_CCUS;
 800287e:	f8b0 c004 	ldrh.w	ip, [r0, #4]
 8002882:	f02c 0204 	bic.w	r2, ip, #4
 8002886:	0411      	lsls	r1, r2, #16
 8002888:	0c0b      	lsrs	r3, r1, #16
 800288a:	8083      	strh	r3, [r0, #4]
 800288c:	4770      	bx	lr
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Set the COM Bit */
    TIMx->CR2 |= TIM_CR2_CCUS;
 800288e:	8882      	ldrh	r2, [r0, #4]
 8002890:	b291      	uxth	r1, r2
 8002892:	f041 0304 	orr.w	r3, r1, #4
 8002896:	8083      	strh	r3, [r0, #4]
 8002898:	4770      	bx	lr
 800289a:	bf00      	nop

0800289c <TIM_CCPreloadControl>:
void TIM_CCPreloadControl(TIM_TypeDef* TIMx, FunctionalState NewState)
{ 
  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800289c:	b939      	cbnz	r1, 80028ae <TIM_CCPreloadControl+0x12>
    TIMx->CR2 |= TIM_CR2_CCPC;
  }
  else
  {
    /* Reset the CCPC Bit */
    TIMx->CR2 &= (uint16_t)~TIM_CR2_CCPC;
 800289e:	f8b0 c004 	ldrh.w	ip, [r0, #4]
 80028a2:	f02c 0201 	bic.w	r2, ip, #1
 80028a6:	0411      	lsls	r1, r2, #16
 80028a8:	0c0b      	lsrs	r3, r1, #16
 80028aa:	8083      	strh	r3, [r0, #4]
 80028ac:	4770      	bx	lr
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Set the CCPC Bit */
    TIMx->CR2 |= TIM_CR2_CCPC;
 80028ae:	8882      	ldrh	r2, [r0, #4]
 80028b0:	b291      	uxth	r1, r2
 80028b2:	f041 0301 	orr.w	r3, r1, #1
 80028b6:	8083      	strh	r3, [r0, #4]
 80028b8:	4770      	bx	lr
 80028ba:	bf00      	nop

080028bc <TIM_ITConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80028bc:	b932      	cbnz	r2, 80028cc <TIM_ITConfig+0x10>
    TIMx->DIER |= TIM_IT;
  }
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (uint16_t)~TIM_IT;
 80028be:	8983      	ldrh	r3, [r0, #12]
 80028c0:	fa1f fc83 	uxth.w	ip, r3
 80028c4:	ea2c 0101 	bic.w	r1, ip, r1
 80028c8:	8181      	strh	r1, [r0, #12]
 80028ca:	4770      	bx	lr
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 80028cc:	8982      	ldrh	r2, [r0, #12]
 80028ce:	b293      	uxth	r3, r2
 80028d0:	4319      	orrs	r1, r3
 80028d2:	8181      	strh	r1, [r0, #12]
 80028d4:	4770      	bx	lr
 80028d6:	bf00      	nop

080028d8 <TIM_GenerateEvent>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_EVENT_SOURCE(TIM_EventSource));
 
  /* Set the event sources */
  TIMx->EGR = TIM_EventSource;
 80028d8:	8281      	strh	r1, [r0, #20]
}
 80028da:	4770      	bx	lr

080028dc <TIM_GetFlagStatus>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_FLAG(TIM_FLAG));

  
  if ((TIMx->SR & TIM_FLAG) != (uint16_t)RESET)
 80028dc:	8a03      	ldrh	r3, [r0, #16]
 80028de:	4219      	tst	r1, r3
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 80028e0:	bf0c      	ite	eq
 80028e2:	2000      	moveq	r0, #0
 80028e4:	2001      	movne	r0, #1
 80028e6:	4770      	bx	lr

080028e8 <TIM_ClearFlag>:
{  
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
   
  /* Clear the flags */
  TIMx->SR = (uint16_t)~TIM_FLAG;
 80028e8:	43ca      	mvns	r2, r1
 80028ea:	b291      	uxth	r1, r2
 80028ec:	8201      	strh	r1, [r0, #16]
}
 80028ee:	4770      	bx	lr

080028f0 <TIM_GetITStatus>:
  uint16_t itstatus = 0x0, itenable = 0x0;
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_IT(TIM_IT));
   
  itstatus = TIMx->SR & TIM_IT;
 80028f0:	8a03      	ldrh	r3, [r0, #16]
  
  itenable = TIMx->DIER & TIM_IT;
 80028f2:	8982      	ldrh	r2, [r0, #12]
 80028f4:	4211      	tst	r1, r2
 80028f6:	bf0c      	ite	eq
 80028f8:	2000      	moveq	r0, #0
 80028fa:	2001      	movne	r0, #1
 80028fc:	4219      	tst	r1, r3
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 80028fe:	bf0c      	ite	eq
 8002900:	2000      	moveq	r0, #0
 8002902:	f000 0001 	andne.w	r0, r0, #1
 8002906:	4770      	bx	lr

08002908 <TIM_ClearITPendingBit>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Clear the IT pending Bit */
  TIMx->SR = (uint16_t)~TIM_IT;
 8002908:	43ca      	mvns	r2, r1
 800290a:	b291      	uxth	r1, r2
 800290c:	8201      	strh	r1, [r0, #16]
}
 800290e:	4770      	bx	lr

08002910 <TIM_DMAConfig>:
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_DMA_BASE(TIM_DMABase)); 
  assert_param(IS_TIM_DMA_LENGTH(TIM_DMABurstLength));

  /* Set the DMA Base and the DMA Burst Length */
  TIMx->DCR = TIM_DMABase | TIM_DMABurstLength;
 8002910:	430a      	orrs	r2, r1
 8002912:	f8a0 2048 	strh.w	r2, [r0, #72]	; 0x48
}
 8002916:	4770      	bx	lr

08002918 <TIM_DMACmd>:
  /* Check the parameters */
  assert_param(IS_TIM_LIST5_PERIPH(TIMx)); 
  assert_param(IS_TIM_DMA_SOURCE(TIM_DMASource));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8002918:	b932      	cbnz	r2, 8002928 <TIM_DMACmd+0x10>
    TIMx->DIER |= TIM_DMASource; 
  }
  else
  {
    /* Disable the DMA sources */
    TIMx->DIER &= (uint16_t)~TIM_DMASource;
 800291a:	8983      	ldrh	r3, [r0, #12]
 800291c:	fa1f fc83 	uxth.w	ip, r3
 8002920:	ea2c 0101 	bic.w	r1, ip, r1
 8002924:	8181      	strh	r1, [r0, #12]
 8002926:	4770      	bx	lr
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the DMA sources */
    TIMx->DIER |= TIM_DMASource; 
 8002928:	8982      	ldrh	r2, [r0, #12]
 800292a:	b293      	uxth	r3, r2
 800292c:	4319      	orrs	r1, r3
 800292e:	8181      	strh	r1, [r0, #12]
 8002930:	4770      	bx	lr
 8002932:	bf00      	nop

08002934 <TIM_SelectCCDMA>:
{
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8002934:	b939      	cbnz	r1, 8002946 <TIM_SelectCCDMA+0x12>
    TIMx->CR2 |= TIM_CR2_CCDS;
  }
  else
  {
    /* Reset the CCDS Bit */
    TIMx->CR2 &= (uint16_t)~TIM_CR2_CCDS;
 8002936:	f8b0 c004 	ldrh.w	ip, [r0, #4]
 800293a:	f02c 0208 	bic.w	r2, ip, #8
 800293e:	0411      	lsls	r1, r2, #16
 8002940:	0c0b      	lsrs	r3, r1, #16
 8002942:	8083      	strh	r3, [r0, #4]
 8002944:	4770      	bx	lr
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Set the CCDS Bit */
    TIMx->CR2 |= TIM_CR2_CCDS;
 8002946:	8882      	ldrh	r2, [r0, #4]
 8002948:	b291      	uxth	r1, r2
 800294a:	f041 0308 	orr.w	r3, r1, #8
 800294e:	8083      	strh	r3, [r0, #4]
 8002950:	4770      	bx	lr
 8002952:	bf00      	nop

08002954 <TIM_InternalClockConfig>:
{
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));

  /* Disable slave mode to clock the prescaler directly with the internal clock */
  TIMx->SMCR &=  (uint16_t)~TIM_SMCR_SMS;
 8002954:	f8b0 c008 	ldrh.w	ip, [r0, #8]
 8002958:	f02c 0207 	bic.w	r2, ip, #7
 800295c:	0411      	lsls	r1, r2, #16
 800295e:	0c0b      	lsrs	r3, r1, #16
 8002960:	8103      	strh	r3, [r0, #8]
}
 8002962:	4770      	bx	lr

08002964 <TIM_ITRxExternalClockConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx)); 
  assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002964:	f8b0 c008 	ldrh.w	ip, [r0, #8]

  /* Reset the TS Bits */
  tmpsmcr &= (uint16_t)~TIM_SMCR_TS;
 8002968:	f02c 0370 	bic.w	r3, ip, #112	; 0x70
 800296c:	041a      	lsls	r2, r3, #16
 800296e:	0c13      	lsrs	r3, r2, #16

  /* Set the Input Trigger source */
  tmpsmcr |= TIM_InputTriggerSource;
 8002970:	ea41 0c03 	orr.w	ip, r1, r3

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002974:	f8a0 c008 	strh.w	ip, [r0, #8]

  /* Select the Internal Trigger */
  TIM_SelectInputTrigger(TIMx, TIM_InputTriggerSource);

  /* Select the External clock mode1 */
  TIMx->SMCR |= TIM_SlaveMode_External1;
 8002978:	8902      	ldrh	r2, [r0, #8]
 800297a:	b291      	uxth	r1, r2
 800297c:	f041 0307 	orr.w	r3, r1, #7
 8002980:	8103      	strh	r3, [r0, #8]
}
 8002982:	4770      	bx	lr

08002984 <TIM_TIxExternalClockConfig>:
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_IC_POLARITY(TIM_ICPolarity));
  assert_param(IS_TIM_IC_FILTER(ICFilter));

  /* Configure the Timer Input Clock Source */
  if (TIM_TIxExternalCLKSource == TIM_TIxExternalCLK1Source_TI2)
 8002984:	2960      	cmp	r1, #96	; 0x60
  *          This parameter must be a value between 0x0 and 0xF.
  * @retval None
  */
void TIM_TIxExternalClockConfig(TIM_TypeDef* TIMx, uint16_t TIM_TIxExternalCLKSource,
                                uint16_t TIM_ICPolarity, uint16_t ICFilter)
{
 8002986:	b410      	push	{r4}
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr1 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC2E;
 8002988:	f8b0 c020 	ldrh.w	ip, [r0, #32]
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_IC_POLARITY(TIM_ICPolarity));
  assert_param(IS_TIM_IC_FILTER(ICFilter));

  /* Configure the Timer Input Clock Source */
  if (TIM_TIxExternalCLKSource == TIM_TIxExternalCLK1Source_TI2)
 800298c:	d02e      	beq.n	80029ec <TIM_TIxExternalClockConfig+0x68>
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr1 = 0, tmpccer = 0;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC1E;
 800298e:	f02c 0c01 	bic.w	ip, ip, #1
 8002992:	ea4f 440c 	mov.w	r4, ip, lsl #16
 8002996:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 800299a:	f8a0 c020 	strh.w	ip, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 800299e:	8b04      	ldrh	r4, [r0, #24]
  tmpccer = TIMx->CCER;
 80029a0:	f8b0 c020 	ldrh.w	ip, [r0, #32]

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR1_IC1F);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 80029a4:	f024 04f3 	bic.w	r4, r4, #243	; 0xf3
 80029a8:	0424      	lsls	r4, r4, #16

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
  tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC1E);
 80029aa:	f02c 0c0a 	bic.w	ip, ip, #10
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR1_IC1F);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 80029ae:	0c24      	lsrs	r4, r4, #16

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
  tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC1E);
 80029b0:	ea4f 4c0c 	mov.w	ip, ip, lsl #16
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR1_IC1F);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 80029b4:	f044 0401 	orr.w	r4, r4, #1

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
  tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC1E);
 80029b8:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR1_IC1F);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 80029bc:	ea44 1303 	orr.w	r3, r4, r3, lsl #4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
  tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC1E);
 80029c0:	f04c 0c01 	orr.w	ip, ip, #1
 80029c4:	ea4c 0202 	orr.w	r2, ip, r2
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR1_IC1F);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 80029c8:	b29b      	uxth	r3, r3
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
  tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC1E);

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80029ca:	8303      	strh	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 80029cc:	8402      	strh	r2, [r0, #32]
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx)); 
  assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80029ce:	f8b0 c008 	ldrh.w	ip, [r0, #8]

  /* Reset the TS Bits */
  tmpsmcr &= (uint16_t)~TIM_SMCR_TS;
 80029d2:	f02c 0270 	bic.w	r2, ip, #112	; 0x70
 80029d6:	0413      	lsls	r3, r2, #16
 80029d8:	0c1a      	lsrs	r2, r3, #16

  /* Set the Input Trigger source */
  tmpsmcr |= TIM_InputTriggerSource;
 80029da:	4311      	orrs	r1, r2

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80029dc:	8101      	strh	r1, [r0, #8]
    TI1_Config(TIMx, TIM_ICPolarity, TIM_ICSelection_DirectTI, ICFilter);
  }
  /* Select the Trigger source */
  TIM_SelectInputTrigger(TIMx, TIM_TIxExternalCLKSource);
  /* Select the External clock mode1 */
  TIMx->SMCR |= TIM_SlaveMode_External1;
 80029de:	8903      	ldrh	r3, [r0, #8]
 80029e0:	b29a      	uxth	r2, r3
 80029e2:	f042 0107 	orr.w	r1, r2, #7
 80029e6:	8101      	strh	r1, [r0, #8]
}
 80029e8:	bc10      	pop	{r4}
 80029ea:	4770      	bx	lr
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr1 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC2E;
 80029ec:	f02c 0c10 	bic.w	ip, ip, #16
 80029f0:	ea4f 440c 	mov.w	r4, ip, lsl #16
 80029f4:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 80029f8:	f8a0 c020 	strh.w	ip, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 80029fc:	8b04      	ldrh	r4, [r0, #24]
  tmpccer = TIMx->CCER;
 80029fe:	f8b0 c020 	ldrh.w	ip, [r0, #32]
  tmp = (uint16_t)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
 8002a02:	f424 7440 	bic.w	r4, r4, #768	; 0x300
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
  tmpccer |=  (uint16_t)(tmp | (uint16_t)TIM_CCER_CC2E);
 8002a06:	f02c 0ca0 	bic.w	ip, ip, #160	; 0xa0
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
 8002a0a:	0524      	lsls	r4, r4, #20
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
  tmpccer |=  (uint16_t)(tmp | (uint16_t)TIM_CCER_CC2E);
 8002a0c:	ea4f 4c0c 	mov.w	ip, ip, lsl #16
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
 8002a10:	0d24      	lsrs	r4, r4, #20
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
  tmpccer |=  (uint16_t)(tmp | (uint16_t)TIM_CCER_CC2E);
 8002a12:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
 8002a16:	f444 7480 	orr.w	r4, r4, #256	; 0x100
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
  tmpccer |=  (uint16_t)(tmp | (uint16_t)TIM_CCER_CC2E);
 8002a1a:	f04c 0c10 	orr.w	ip, ip, #16
  tmp = (uint16_t)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
 8002a1e:	ea44 3303 	orr.w	r3, r4, r3, lsl #12

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
  tmpccer |=  (uint16_t)(tmp | (uint16_t)TIM_CCER_CC2E);
 8002a22:	ea4c 1202 	orr.w	r2, ip, r2, lsl #4
  tmp = (uint16_t)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
 8002a26:	b29b      	uxth	r3, r3

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
  tmpccer |=  (uint16_t)(tmp | (uint16_t)TIM_CCER_CC2E);
 8002a28:	b292      	uxth	r2, r2

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002a2a:	8303      	strh	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8002a2c:	8402      	strh	r2, [r0, #32]
 8002a2e:	e7ce      	b.n	80029ce <TIM_TIxExternalClockConfig+0x4a>

08002a30 <TIM_ETRClockMode1Config>:
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));

  tmpsmcr = TIMx->SMCR;
 8002a30:	f8b0 c008 	ldrh.w	ip, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= SMCR_ETR_MASK;

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint16_t)(TIM_ExtTRGPrescaler | (uint16_t)(TIM_ExtTRGPolarity | (uint16_t)(ExtTRGFilter << (uint16_t)8)));
 8002a34:	fa5f fc8c 	uxtb.w	ip, ip
 8002a38:	ea41 0c0c 	orr.w	ip, r1, ip
 8002a3c:	ea42 0c0c 	orr.w	ip, r2, ip
 8002a40:	ea4c 2203 	orr.w	r2, ip, r3, lsl #8
 8002a44:	b291      	uxth	r1, r2

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002a46:	8101      	strh	r1, [r0, #8]
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
  /* Configure the ETR Clock source */
  TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);
  
  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002a48:	f8b0 c008 	ldrh.w	ip, [r0, #8]

  /* Reset the SMS Bits */
  tmpsmcr &= (uint16_t)~TIM_SMCR_SMS;

  /* Select the External clock mode1 */
  tmpsmcr |= TIM_SlaveMode_External1;
 8002a4c:	f02c 0377 	bic.w	r3, ip, #119	; 0x77
 8002a50:	041a      	lsls	r2, r3, #16
 8002a52:	0c11      	lsrs	r1, r2, #16

  /* Select the Trigger selection : ETRF */
  tmpsmcr &= (uint16_t)~TIM_SMCR_TS;
  tmpsmcr |= TIM_TS_ETRF;
 8002a54:	f041 0377 	orr.w	r3, r1, #119	; 0x77

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002a58:	8103      	strh	r3, [r0, #8]
}
 8002a5a:	4770      	bx	lr

08002a5c <TIM_ETRClockMode2Config>:
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));

  tmpsmcr = TIMx->SMCR;
 8002a5c:	f8b0 c008 	ldrh.w	ip, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= SMCR_ETR_MASK;

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint16_t)(TIM_ExtTRGPrescaler | (uint16_t)(TIM_ExtTRGPolarity | (uint16_t)(ExtTRGFilter << (uint16_t)8)));
 8002a60:	fa5f fc8c 	uxtb.w	ip, ip
 8002a64:	ea41 0c0c 	orr.w	ip, r1, ip
 8002a68:	ea42 0c0c 	orr.w	ip, r2, ip
 8002a6c:	ea4c 2103 	orr.w	r1, ip, r3, lsl #8
 8002a70:	fa1f fc81 	uxth.w	ip, r1

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002a74:	f8a0 c008 	strh.w	ip, [r0, #8]

  /* Configure the ETR Clock source */
  TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);

  /* Enable the External clock mode2 */
  TIMx->SMCR |= TIM_SMCR_ECE;
 8002a78:	8902      	ldrh	r2, [r0, #8]
 8002a7a:	b291      	uxth	r1, r2
 8002a7c:	f441 4380 	orr.w	r3, r1, #16384	; 0x4000
 8002a80:	8103      	strh	r3, [r0, #8]
}
 8002a82:	4770      	bx	lr

08002a84 <TIM_SelectInputTrigger>:
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx)); 
  assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002a84:	f8b0 c008 	ldrh.w	ip, [r0, #8]

  /* Reset the TS Bits */
  tmpsmcr &= (uint16_t)~TIM_SMCR_TS;
 8002a88:	f02c 0270 	bic.w	r2, ip, #112	; 0x70
 8002a8c:	0413      	lsls	r3, r2, #16
 8002a8e:	0c1a      	lsrs	r2, r3, #16

  /* Set the Input Trigger source */
  tmpsmcr |= TIM_InputTriggerSource;
 8002a90:	ea41 0302 	orr.w	r3, r1, r2

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002a94:	8103      	strh	r3, [r0, #8]
}
 8002a96:	4770      	bx	lr

08002a98 <TIM_SelectOutputTrigger>:
  /* Check the parameters */
  assert_param(IS_TIM_LIST5_PERIPH(TIMx));
  assert_param(IS_TIM_TRGO_SOURCE(TIM_TRGOSource));

  /* Reset the MMS Bits */
  TIMx->CR2 &= (uint16_t)~TIM_CR2_MMS;
 8002a98:	f8b0 c004 	ldrh.w	ip, [r0, #4]
 8002a9c:	f02c 0370 	bic.w	r3, ip, #112	; 0x70
 8002aa0:	041a      	lsls	r2, r3, #16
 8002aa2:	0c13      	lsrs	r3, r2, #16
 8002aa4:	8083      	strh	r3, [r0, #4]
  /* Select the TRGO source */
  TIMx->CR2 |=  TIM_TRGOSource;
 8002aa6:	f8b0 c004 	ldrh.w	ip, [r0, #4]
 8002aaa:	fa1f f28c 	uxth.w	r2, ip
 8002aae:	ea41 0302 	orr.w	r3, r1, r2
 8002ab2:	8083      	strh	r3, [r0, #4]
}
 8002ab4:	4770      	bx	lr
 8002ab6:	bf00      	nop

08002ab8 <TIM_SelectSlaveMode>:
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_SLAVE_MODE(TIM_SlaveMode));

  /* Reset the SMS Bits */
  TIMx->SMCR &= (uint16_t)~TIM_SMCR_SMS;
 8002ab8:	f8b0 c008 	ldrh.w	ip, [r0, #8]
 8002abc:	f02c 0307 	bic.w	r3, ip, #7
 8002ac0:	041a      	lsls	r2, r3, #16
 8002ac2:	0c13      	lsrs	r3, r2, #16
 8002ac4:	8103      	strh	r3, [r0, #8]

  /* Select the Slave Mode */
  TIMx->SMCR |= TIM_SlaveMode;
 8002ac6:	f8b0 c008 	ldrh.w	ip, [r0, #8]
 8002aca:	fa1f f28c 	uxth.w	r2, ip
 8002ace:	ea41 0302 	orr.w	r3, r1, r2
 8002ad2:	8103      	strh	r3, [r0, #8]
}
 8002ad4:	4770      	bx	lr
 8002ad6:	bf00      	nop

08002ad8 <TIM_SelectMasterSlaveMode>:
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_MSM_STATE(TIM_MasterSlaveMode));

  /* Reset the MSM Bit */
  TIMx->SMCR &= (uint16_t)~TIM_SMCR_MSM;
 8002ad8:	f8b0 c008 	ldrh.w	ip, [r0, #8]
 8002adc:	f02c 0380 	bic.w	r3, ip, #128	; 0x80
 8002ae0:	041a      	lsls	r2, r3, #16
 8002ae2:	0c13      	lsrs	r3, r2, #16
 8002ae4:	8103      	strh	r3, [r0, #8]
  
  /* Set or Reset the MSM Bit */
  TIMx->SMCR |= TIM_MasterSlaveMode;
 8002ae6:	f8b0 c008 	ldrh.w	ip, [r0, #8]
 8002aea:	fa1f f28c 	uxth.w	r2, ip
 8002aee:	ea41 0302 	orr.w	r3, r1, r2
 8002af2:	8103      	strh	r3, [r0, #8]
}
 8002af4:	4770      	bx	lr
 8002af6:	bf00      	nop

08002af8 <TIM_ETRConfig>:
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));

  tmpsmcr = TIMx->SMCR;
 8002af8:	f8b0 c008 	ldrh.w	ip, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= SMCR_ETR_MASK;

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint16_t)(TIM_ExtTRGPrescaler | (uint16_t)(TIM_ExtTRGPolarity | (uint16_t)(ExtTRGFilter << (uint16_t)8)));
 8002afc:	fa5f fc8c 	uxtb.w	ip, ip
 8002b00:	ea41 0c0c 	orr.w	ip, r1, ip
 8002b04:	ea42 0c0c 	orr.w	ip, r2, ip
 8002b08:	ea4c 2103 	orr.w	r1, ip, r3, lsl #8
 8002b0c:	fa1f fc81 	uxth.w	ip, r1

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002b10:	f8a0 c008 	strh.w	ip, [r0, #8]
}
 8002b14:	4770      	bx	lr
 8002b16:	bf00      	nop

08002b18 <TIM_EncoderInterfaceConfig>:
  *            @arg TIM_ICPolarity_Rising: IC Rising edge.
  * @retval None
  */
void TIM_EncoderInterfaceConfig(TIM_TypeDef* TIMx, uint16_t TIM_EncoderMode,
                                uint16_t TIM_IC1Polarity, uint16_t TIM_IC2Polarity)
{
 8002b18:	b430      	push	{r4, r5}
  assert_param(IS_TIM_ENCODER_MODE(TIM_EncoderMode));
  assert_param(IS_TIM_IC_POLARITY(TIM_IC1Polarity));
  assert_param(IS_TIM_IC_POLARITY(TIM_IC2Polarity));

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002b1a:	8904      	ldrh	r4, [r0, #8]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 8002b1c:	f8b0 c018 	ldrh.w	ip, [r0, #24]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002b20:	8c05      	ldrh	r5, [r0, #32]
  /* Set the encoder Mode */
  tmpsmcr &= (uint16_t)~TIM_SMCR_SMS;
  tmpsmcr |= TIM_EncoderMode;

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR1_CC2S);
 8002b22:	f42c 7c40 	bic.w	ip, ip, #768	; 0x300
  tmpccmr1 |= TIM_CCMR1_CC1S_0 | TIM_CCMR1_CC2S_0;

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ((uint16_t)~TIM_CCER_CC1P) & ((uint16_t)~TIM_CCER_CC2P);
  tmpccer |= (uint16_t)(TIM_IC1Polarity | (uint16_t)(TIM_IC2Polarity << (uint16_t)4));
 8002b26:	f025 0522 	bic.w	r5, r5, #34	; 0x22
  /* Set the encoder Mode */
  tmpsmcr &= (uint16_t)~TIM_SMCR_SMS;
  tmpsmcr |= TIM_EncoderMode;

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR1_CC2S);
 8002b2a:	f02c 0c03 	bic.w	ip, ip, #3
  tmpccmr1 |= TIM_CCMR1_CC1S_0 | TIM_CCMR1_CC2S_0;

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ((uint16_t)~TIM_CCER_CC1P) & ((uint16_t)~TIM_CCER_CC2P);
  tmpccer |= (uint16_t)(TIM_IC1Polarity | (uint16_t)(TIM_IC2Polarity << (uint16_t)4));
 8002b2e:	042d      	lsls	r5, r5, #16

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Set the encoder Mode */
  tmpsmcr &= (uint16_t)~TIM_SMCR_SMS;
 8002b30:	f024 0407 	bic.w	r4, r4, #7
  tmpsmcr |= TIM_EncoderMode;

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR1_CC2S);
 8002b34:	ea4f 4c0c 	mov.w	ip, ip, lsl #16
  tmpccmr1 |= TIM_CCMR1_CC1S_0 | TIM_CCMR1_CC2S_0;

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ((uint16_t)~TIM_CCER_CC1P) & ((uint16_t)~TIM_CCER_CC2P);
  tmpccer |= (uint16_t)(TIM_IC1Polarity | (uint16_t)(TIM_IC2Polarity << (uint16_t)4));
 8002b38:	0c2d      	lsrs	r5, r5, #16
 8002b3a:	ea42 0505 	orr.w	r5, r2, r5
  /* Set the encoder Mode */
  tmpsmcr &= (uint16_t)~TIM_SMCR_SMS;
  tmpsmcr |= TIM_EncoderMode;

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR1_CC2S);
 8002b3e:	ea4f 4c1c 	mov.w	ip, ip, lsr #16

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Set the encoder Mode */
  tmpsmcr &= (uint16_t)~TIM_SMCR_SMS;
 8002b42:	0424      	lsls	r4, r4, #16
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR1_CC2S);
  tmpccmr1 |= TIM_CCMR1_CC1S_0 | TIM_CCMR1_CC2S_0;

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ((uint16_t)~TIM_CCER_CC1P) & ((uint16_t)~TIM_CCER_CC2P);
  tmpccer |= (uint16_t)(TIM_IC1Polarity | (uint16_t)(TIM_IC2Polarity << (uint16_t)4));
 8002b44:	ea45 1503 	orr.w	r5, r5, r3, lsl #4

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Set the encoder Mode */
  tmpsmcr &= (uint16_t)~TIM_SMCR_SMS;
 8002b48:	0c24      	lsrs	r4, r4, #16
  tmpsmcr |= TIM_EncoderMode;

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR1_CC2S);
  tmpccmr1 |= TIM_CCMR1_CC1S_0 | TIM_CCMR1_CC2S_0;
 8002b4a:	f44c 7280 	orr.w	r2, ip, #256	; 0x100
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Set the encoder Mode */
  tmpsmcr &= (uint16_t)~TIM_SMCR_SMS;
  tmpsmcr |= TIM_EncoderMode;
 8002b4e:	4321      	orrs	r1, r4

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR1_CC2S);
  tmpccmr1 |= TIM_CCMR1_CC1S_0 | TIM_CCMR1_CC2S_0;
 8002b50:	f042 0c01 	orr.w	ip, r2, #1

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ((uint16_t)~TIM_CCER_CC1P) & ((uint16_t)~TIM_CCER_CC2P);
  tmpccer |= (uint16_t)(TIM_IC1Polarity | (uint16_t)(TIM_IC2Polarity << (uint16_t)4));
 8002b54:	b2ad      	uxth	r5, r5

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002b56:	8101      	strh	r1, [r0, #8]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
 8002b58:	f8a0 c018 	strh.w	ip, [r0, #24]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002b5c:	8405      	strh	r5, [r0, #32]
}
 8002b5e:	bc30      	pop	{r4, r5}
 8002b60:	4770      	bx	lr
 8002b62:	bf00      	nop

08002b64 <TIM_SelectHallSensor>:
{
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8002b64:	b939      	cbnz	r1, 8002b76 <TIM_SelectHallSensor+0x12>
    TIMx->CR2 |= TIM_CR2_TI1S;
  }
  else
  {
    /* Reset the TI1S Bit */
    TIMx->CR2 &= (uint16_t)~TIM_CR2_TI1S;
 8002b66:	f8b0 c004 	ldrh.w	ip, [r0, #4]
 8002b6a:	f02c 0280 	bic.w	r2, ip, #128	; 0x80
 8002b6e:	0411      	lsls	r1, r2, #16
 8002b70:	0c0b      	lsrs	r3, r1, #16
 8002b72:	8083      	strh	r3, [r0, #4]
 8002b74:	4770      	bx	lr
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Set the TI1S Bit */
    TIMx->CR2 |= TIM_CR2_TI1S;
 8002b76:	8882      	ldrh	r2, [r0, #4]
 8002b78:	b291      	uxth	r1, r2
 8002b7a:	f041 0380 	orr.w	r3, r1, #128	; 0x80
 8002b7e:	8083      	strh	r3, [r0, #4]
 8002b80:	4770      	bx	lr
 8002b82:	bf00      	nop

08002b84 <TIM_RemapConfig>:
 /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_TIM_REMAP(TIM_Remap));

  /* Set the Timer remapping configuration */
  TIMx->OR =  TIM_Remap;
 8002b84:	f8a0 1050 	strh.w	r1, [r0, #80]	; 0x50
}
 8002b88:	4770      	bx	lr
 8002b8a:	bf00      	nop

08002b8c <TIM_DeInit>:
void TIM_DeInit(TIM_TypeDef* TIMx)
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 
  if (TIMx == TIM1)
 8002b8c:	f240 0300 	movw	r3, #0
 8002b90:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8002b94:	4298      	cmp	r0, r3
  * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
  * @retval None

  */
void TIM_DeInit(TIM_TypeDef* TIMx)
{
 8002b96:	b510      	push	{r4, lr}
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 
  if (TIMx == TIM1)
 8002b98:	d05b      	beq.n	8002c52 <TIM_DeInit+0xc6>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, ENABLE);
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, DISABLE);  
  } 
  else if (TIMx == TIM2) 
 8002b9a:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8002b9e:	d062      	beq.n	8002c66 <TIM_DeInit+0xda>
  {     
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
  }  
  else if (TIMx == TIM3)
 8002ba0:	f240 4100 	movw	r1, #1024	; 0x400
 8002ba4:	f2c4 0100 	movt	r1, #16384	; 0x4000
 8002ba8:	4288      	cmp	r0, r1
 8002baa:	d066      	beq.n	8002c7a <TIM_DeInit+0xee>
  { 
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, DISABLE);
  }  
  else if (TIMx == TIM4)
 8002bac:	f640 0200 	movw	r2, #2048	; 0x800
 8002bb0:	f2c4 0200 	movt	r2, #16384	; 0x4000
 8002bb4:	4290      	cmp	r0, r2
 8002bb6:	d06a      	beq.n	8002c8e <TIM_DeInit+0x102>
  { 
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, DISABLE);
  }  
  else if (TIMx == TIM5)
 8002bb8:	f640 4c00 	movw	ip, #3072	; 0xc00
 8002bbc:	f2c4 0c00 	movt	ip, #16384	; 0x4000
 8002bc0:	4560      	cmp	r0, ip
 8002bc2:	d06e      	beq.n	8002ca2 <TIM_DeInit+0x116>
  {      
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, DISABLE);
  }  
  else if (TIMx == TIM6)  
 8002bc4:	f241 0300 	movw	r3, #4096	; 0x1000
 8002bc8:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8002bcc:	4298      	cmp	r0, r3
 8002bce:	d072      	beq.n	8002cb6 <TIM_DeInit+0x12a>
  {    
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE);
  }  
  else if (TIMx == TIM7)
 8002bd0:	f241 4100 	movw	r1, #5120	; 0x1400
 8002bd4:	f2c4 0100 	movt	r1, #16384	; 0x4000
 8002bd8:	4288      	cmp	r0, r1
 8002bda:	d076      	beq.n	8002cca <TIM_DeInit+0x13e>
  {      
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
  }  
  else if (TIMx == TIM8)
 8002bdc:	f240 4200 	movw	r2, #1024	; 0x400
 8002be0:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8002be4:	4290      	cmp	r0, r2
 8002be6:	d07a      	beq.n	8002cde <TIM_DeInit+0x152>
  {      
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
  }  
  else if (TIMx == TIM9)
 8002be8:	f244 0c00 	movw	ip, #16384	; 0x4000
 8002bec:	f2c4 0c01 	movt	ip, #16385	; 0x4001
 8002bf0:	4560      	cmp	r0, ip
 8002bf2:	d07e      	beq.n	8002cf2 <TIM_DeInit+0x166>
  {      
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, ENABLE);
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, DISABLE);  
   }  
  else if (TIMx == TIM10)
 8002bf4:	f244 4300 	movw	r3, #17408	; 0x4400
 8002bf8:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8002bfc:	4298      	cmp	r0, r3
 8002bfe:	f000 8084 	beq.w	8002d0a <TIM_DeInit+0x17e>
  {      
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, ENABLE);
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, DISABLE);  
  }  
  else if (TIMx == TIM11) 
 8002c02:	f644 0100 	movw	r1, #18432	; 0x4800
 8002c06:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8002c0a:	4288      	cmp	r0, r1
 8002c0c:	f000 8089 	beq.w	8002d22 <TIM_DeInit+0x196>
  {     
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, ENABLE);
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, DISABLE);  
  }  
  else if (TIMx == TIM12)
 8002c10:	f641 0200 	movw	r2, #6144	; 0x1800
 8002c14:	f2c4 0200 	movt	r2, #16384	; 0x4000
 8002c18:	4290      	cmp	r0, r2
 8002c1a:	f000 808e 	beq.w	8002d3a <TIM_DeInit+0x1ae>
  {      
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, DISABLE);  
  }  
  else if (TIMx == TIM13) 
 8002c1e:	f641 4c00 	movw	ip, #7168	; 0x1c00
 8002c22:	f2c4 0c00 	movt	ip, #16384	; 0x4000
 8002c26:	4560      	cmp	r0, ip
 8002c28:	f000 8091 	beq.w	8002d4e <TIM_DeInit+0x1c2>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, DISABLE);  
  }  
  else
  { 
    if (TIMx == TIM14) 
 8002c2c:	f242 0300 	movw	r3, #8192	; 0x2000
 8002c30:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8002c34:	4298      	cmp	r0, r3
 8002c36:	d000      	beq.n	8002c3a <TIM_DeInit+0xae>
 8002c38:	bd10      	pop	{r4, pc}
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
 8002c3a:	2101      	movs	r1, #1
 8002c3c:	f44f 7080 	mov.w	r0, #256	; 0x100
 8002c40:	f7fe ff6e 	bl	8001b20 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
 8002c44:	f44f 7080 	mov.w	r0, #256	; 0x100
 8002c48:	2100      	movs	r1, #0
    }   
  }
}
 8002c4a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  else
  { 
    if (TIMx == TIM14) 
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
 8002c4e:	f7fe bf67 	b.w	8001b20 <RCC_APB1PeriphResetCmd>
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 
  if (TIMx == TIM1)
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, ENABLE);
 8002c52:	2001      	movs	r0, #1
 8002c54:	4601      	mov	r1, r0
 8002c56:	f7fe ff75 	bl	8001b44 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, DISABLE);  
 8002c5a:	2001      	movs	r0, #1
 8002c5c:	2100      	movs	r1, #0
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
    }   
  }
}
 8002c5e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 
  if (TIMx == TIM1)
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, ENABLE);
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, DISABLE);  
 8002c62:	f7fe bf6f 	b.w	8001b44 <RCC_APB2PeriphResetCmd>
  } 
  else if (TIMx == TIM2) 
  {     
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, ENABLE);
 8002c66:	2001      	movs	r0, #1
 8002c68:	4601      	mov	r1, r0
 8002c6a:	f7fe ff59 	bl	8001b20 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
 8002c6e:	2001      	movs	r0, #1
 8002c70:	2100      	movs	r1, #0
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
    }   
  }
}
 8002c72:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, DISABLE);  
  } 
  else if (TIMx == TIM2) 
  {     
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
 8002c76:	f7fe bf53 	b.w	8001b20 <RCC_APB1PeriphResetCmd>
  }  
  else if (TIMx == TIM3)
  { 
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, ENABLE);
 8002c7a:	2002      	movs	r0, #2
 8002c7c:	2101      	movs	r1, #1
 8002c7e:	f7fe ff4f 	bl	8001b20 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, DISABLE);
 8002c82:	2002      	movs	r0, #2
 8002c84:	2100      	movs	r1, #0
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
    }   
  }
}
 8002c86:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
  }  
  else if (TIMx == TIM3)
  { 
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, DISABLE);
 8002c8a:	f7fe bf49 	b.w	8001b20 <RCC_APB1PeriphResetCmd>
  }  
  else if (TIMx == TIM4)
  { 
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, ENABLE);
 8002c8e:	2004      	movs	r0, #4
 8002c90:	2101      	movs	r1, #1
 8002c92:	f7fe ff45 	bl	8001b20 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, DISABLE);
 8002c96:	2004      	movs	r0, #4
 8002c98:	2100      	movs	r1, #0
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
    }   
  }
}
 8002c9a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, DISABLE);
  }  
  else if (TIMx == TIM4)
  { 
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, DISABLE);
 8002c9e:	f7fe bf3f 	b.w	8001b20 <RCC_APB1PeriphResetCmd>
  }  
  else if (TIMx == TIM5)
  {      
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, ENABLE);
 8002ca2:	2008      	movs	r0, #8
 8002ca4:	2101      	movs	r1, #1
 8002ca6:	f7fe ff3b 	bl	8001b20 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, DISABLE);
 8002caa:	2008      	movs	r0, #8
 8002cac:	2100      	movs	r1, #0
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
    }   
  }
}
 8002cae:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, DISABLE);
  }  
  else if (TIMx == TIM5)
  {      
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, DISABLE);
 8002cb2:	f7fe bf35 	b.w	8001b20 <RCC_APB1PeriphResetCmd>
  }  
  else if (TIMx == TIM6)  
  {    
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, ENABLE);
 8002cb6:	2010      	movs	r0, #16
 8002cb8:	2101      	movs	r1, #1
 8002cba:	f7fe ff31 	bl	8001b20 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE);
 8002cbe:	2010      	movs	r0, #16
 8002cc0:	2100      	movs	r1, #0
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
    }   
  }
}
 8002cc2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, DISABLE);
  }  
  else if (TIMx == TIM6)  
  {    
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE);
 8002cc6:	f7fe bf2b 	b.w	8001b20 <RCC_APB1PeriphResetCmd>
  }  
  else if (TIMx == TIM7)
  {      
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
 8002cca:	2020      	movs	r0, #32
 8002ccc:	2101      	movs	r1, #1
 8002cce:	f7fe ff27 	bl	8001b20 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
 8002cd2:	2020      	movs	r0, #32
 8002cd4:	2100      	movs	r1, #0
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
    }   
  }
}
 8002cd6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE);
  }  
  else if (TIMx == TIM7)
  {      
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
 8002cda:	f7fe bf21 	b.w	8001b20 <RCC_APB1PeriphResetCmd>
  }  
  else if (TIMx == TIM8)
  {      
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
 8002cde:	2002      	movs	r0, #2
 8002ce0:	2101      	movs	r1, #1
 8002ce2:	f7fe ff2f 	bl	8001b44 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
 8002ce6:	2002      	movs	r0, #2
 8002ce8:	2100      	movs	r1, #0
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
    }   
  }
}
 8002cea:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
  }  
  else if (TIMx == TIM8)
  {      
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
 8002cee:	f7fe bf29 	b.w	8001b44 <RCC_APB2PeriphResetCmd>
  }  
  else if (TIMx == TIM9)
  {      
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, ENABLE);
 8002cf2:	2101      	movs	r1, #1
 8002cf4:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8002cf8:	f7fe ff24 	bl	8001b44 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, DISABLE);  
 8002cfc:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8002d00:	2100      	movs	r1, #0
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
    }   
  }
}
 8002d02:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
  }  
  else if (TIMx == TIM9)
  {      
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, ENABLE);
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, DISABLE);  
 8002d06:	f7fe bf1d 	b.w	8001b44 <RCC_APB2PeriphResetCmd>
   }  
  else if (TIMx == TIM10)
  {      
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, ENABLE);
 8002d0a:	2101      	movs	r1, #1
 8002d0c:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8002d10:	f7fe ff18 	bl	8001b44 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, DISABLE);  
 8002d14:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8002d18:	2100      	movs	r1, #0
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
    }   
  }
}
 8002d1a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, DISABLE);  
   }  
  else if (TIMx == TIM10)
  {      
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, ENABLE);
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, DISABLE);  
 8002d1e:	f7fe bf11 	b.w	8001b44 <RCC_APB2PeriphResetCmd>
  }  
  else if (TIMx == TIM11) 
  {     
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, ENABLE);
 8002d22:	2101      	movs	r1, #1
 8002d24:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8002d28:	f7fe ff0c 	bl	8001b44 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, DISABLE);  
 8002d2c:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8002d30:	2100      	movs	r1, #0
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
    }   
  }
}
 8002d32:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, DISABLE);  
  }  
  else if (TIMx == TIM11) 
  {     
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, ENABLE);
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, DISABLE);  
 8002d36:	f7fe bf05 	b.w	8001b44 <RCC_APB2PeriphResetCmd>
  }  
  else if (TIMx == TIM12)
  {      
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, ENABLE);
 8002d3a:	2040      	movs	r0, #64	; 0x40
 8002d3c:	2101      	movs	r1, #1
 8002d3e:	f7fe feef 	bl	8001b20 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, DISABLE);  
 8002d42:	2040      	movs	r0, #64	; 0x40
 8002d44:	2100      	movs	r1, #0
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
    }   
  }
}
 8002d46:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, DISABLE);  
  }  
  else if (TIMx == TIM12)
  {      
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, DISABLE);  
 8002d4a:	f7fe bee9 	b.w	8001b20 <RCC_APB1PeriphResetCmd>
  }  
  else if (TIMx == TIM13) 
  {       
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, ENABLE);
 8002d4e:	2080      	movs	r0, #128	; 0x80
 8002d50:	2101      	movs	r1, #1
 8002d52:	f7fe fee5 	bl	8001b20 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, DISABLE);  
 8002d56:	2080      	movs	r0, #128	; 0x80
 8002d58:	2100      	movs	r1, #0
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
    }   
  }
}
 8002d5a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, DISABLE);  
  }  
  else if (TIMx == TIM13) 
  {       
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, DISABLE);  
 8002d5e:	f7fe bedf 	b.w	8001b20 <RCC_APB1PeriphResetCmd>
 8002d62:	bf00      	nop

08002d64 <USART_StructInit>:
  */
void USART_StructInit(USART_InitTypeDef* USART_InitStruct)
{
  /* USART_InitStruct members default value */
  USART_InitStruct->USART_BaudRate = 9600;
  USART_InitStruct->USART_WordLength = USART_WordLength_8b;
 8002d64:	2100      	movs	r1, #0
  * @retval None
  */
void USART_StructInit(USART_InitTypeDef* USART_InitStruct)
{
  /* USART_InitStruct members default value */
  USART_InitStruct->USART_BaudRate = 9600;
 8002d66:	f44f 5216 	mov.w	r2, #9600	; 0x2580
  USART_InitStruct->USART_WordLength = USART_WordLength_8b;
  USART_InitStruct->USART_StopBits = USART_StopBits_1;
  USART_InitStruct->USART_Parity = USART_Parity_No ;
  USART_InitStruct->USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8002d6a:	f04f 030c 	mov.w	r3, #12
  USART_InitStruct->USART_HardwareFlowControl = USART_HardwareFlowControl_None;  
 8002d6e:	8181      	strh	r1, [r0, #12]
  * @retval None
  */
void USART_StructInit(USART_InitTypeDef* USART_InitStruct)
{
  /* USART_InitStruct members default value */
  USART_InitStruct->USART_BaudRate = 9600;
 8002d70:	6002      	str	r2, [r0, #0]
  USART_InitStruct->USART_WordLength = USART_WordLength_8b;
 8002d72:	8081      	strh	r1, [r0, #4]
  USART_InitStruct->USART_StopBits = USART_StopBits_1;
 8002d74:	80c1      	strh	r1, [r0, #6]
  USART_InitStruct->USART_Parity = USART_Parity_No ;
 8002d76:	8101      	strh	r1, [r0, #8]
  USART_InitStruct->USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8002d78:	8143      	strh	r3, [r0, #10]
  USART_InitStruct->USART_HardwareFlowControl = USART_HardwareFlowControl_None;  
}
 8002d7a:	4770      	bx	lr

08002d7c <USART_ClockInit>:
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (uint32_t)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 8002d7c:	880a      	ldrh	r2, [r1, #0]
  *         contains the configuration information for the specified  USART peripheral.
  * @note   The Smart Card and Synchronous modes are not available for UART4 and UART5.    
  * @retval None
  */
void USART_ClockInit(USART_TypeDef* USARTx, USART_ClockInitTypeDef* USART_ClockInitStruct)
{
 8002d7e:	b410      	push	{r4}
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (uint32_t)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 8002d80:	884c      	ldrh	r4, [r1, #2]
 8002d82:	f8b1 c004 	ldrh.w	ip, [r1, #4]
  assert_param(IS_USART_CPOL(USART_ClockInitStruct->USART_CPOL));
  assert_param(IS_USART_CPHA(USART_ClockInitStruct->USART_CPHA));
  assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit));
  
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8002d86:	8a03      	ldrh	r3, [r0, #16]
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (uint32_t)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 8002d88:	88c9      	ldrh	r1, [r1, #6]
 8002d8a:	ea44 0202 	orr.w	r2, r4, r2
 8002d8e:	ea42 020c 	orr.w	r2, r2, ip
  assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit));
  
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
  /* Clear CLKEN, CPOL, CPHA and LBCL bits */
  tmpreg &= (uint32_t)~((uint32_t)CR2_CLOCK_CLEAR_MASK);
 8002d92:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (uint32_t)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 8002d96:	430a      	orrs	r2, r1
  assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit));
  
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
  /* Clear CLKEN, CPOL, CPHA and LBCL bits */
  tmpreg &= (uint32_t)~((uint32_t)CR2_CLOCK_CLEAR_MASK);
 8002d98:	041b      	lsls	r3, r3, #16
 8002d9a:	0c19      	lsrs	r1, r3, #16
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (uint32_t)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 8002d9c:	b292      	uxth	r2, r2
 8002d9e:	ea42 0301 	orr.w	r3, r2, r1
 8002da2:	8203      	strh	r3, [r0, #16]
}
 8002da4:	bc10      	pop	{r4}
 8002da6:	4770      	bx	lr

08002da8 <USART_ClockStructInit>:
  * @retval None
  */
void USART_ClockStructInit(USART_ClockInitTypeDef* USART_ClockInitStruct)
{
  /* USART_ClockInitStruct members default value */
  USART_ClockInitStruct->USART_Clock = USART_Clock_Disable;
 8002da8:	2300      	movs	r3, #0
  USART_ClockInitStruct->USART_CPOL = USART_CPOL_Low;
  USART_ClockInitStruct->USART_CPHA = USART_CPHA_1Edge;
  USART_ClockInitStruct->USART_LastBit = USART_LastBit_Disable;
 8002daa:	80c3      	strh	r3, [r0, #6]
  * @retval None
  */
void USART_ClockStructInit(USART_ClockInitTypeDef* USART_ClockInitStruct)
{
  /* USART_ClockInitStruct members default value */
  USART_ClockInitStruct->USART_Clock = USART_Clock_Disable;
 8002dac:	8003      	strh	r3, [r0, #0]
  USART_ClockInitStruct->USART_CPOL = USART_CPOL_Low;
 8002dae:	8043      	strh	r3, [r0, #2]
  USART_ClockInitStruct->USART_CPHA = USART_CPHA_1Edge;
 8002db0:	8083      	strh	r3, [r0, #4]
  USART_ClockInitStruct->USART_LastBit = USART_LastBit_Disable;
}
 8002db2:	4770      	bx	lr

08002db4 <USART_Cmd>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8002db4:	b939      	cbnz	r1, 8002dc6 <USART_Cmd+0x12>
    USARTx->CR1 |= USART_CR1_UE;
  }
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
 8002db6:	f8b0 c00c 	ldrh.w	ip, [r0, #12]
 8002dba:	f42c 5200 	bic.w	r2, ip, #8192	; 0x2000
 8002dbe:	0411      	lsls	r1, r2, #16
 8002dc0:	0c0b      	lsrs	r3, r1, #16
 8002dc2:	8183      	strh	r3, [r0, #12]
 8002dc4:	4770      	bx	lr
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_UE;
 8002dc6:	8982      	ldrh	r2, [r0, #12]
 8002dc8:	b291      	uxth	r1, r2
 8002dca:	f441 5300 	orr.w	r3, r1, #8192	; 0x2000
 8002dce:	8183      	strh	r3, [r0, #12]
 8002dd0:	4770      	bx	lr
 8002dd2:	bf00      	nop

08002dd4 <USART_SetPrescaler>:
{ 
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Clear the USART prescaler */
  USARTx->GTPR &= USART_GTPR_GT;
 8002dd4:	8b02      	ldrh	r2, [r0, #24]
 8002dd6:	f402 437f 	and.w	r3, r2, #65280	; 0xff00
 8002dda:	8303      	strh	r3, [r0, #24]
  /* Set the USART prescaler */
  USARTx->GTPR |= USART_Prescaler;
 8002ddc:	f8b0 c018 	ldrh.w	ip, [r0, #24]
 8002de0:	fa1f f28c 	uxth.w	r2, ip
 8002de4:	ea41 0302 	orr.w	r3, r1, r2
 8002de8:	8303      	strh	r3, [r0, #24]
}
 8002dea:	4770      	bx	lr

08002dec <USART_OverSampling8Cmd>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8002dec:	b921      	cbnz	r1, 8002df8 <USART_OverSampling8Cmd+0xc>
    USARTx->CR1 |= USART_CR1_OVER8;
  }
  else
  {
    /* Disable the 8x Oversampling mode by clearing the OVER8 bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_OVER8);
 8002dee:	8982      	ldrh	r2, [r0, #12]
 8002df0:	0451      	lsls	r1, r2, #17
 8002df2:	0c4b      	lsrs	r3, r1, #17
 8002df4:	8183      	strh	r3, [r0, #12]
 8002df6:	4770      	bx	lr
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the 8x Oversampling mode by setting the OVER8 bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_OVER8;
 8002df8:	8982      	ldrh	r2, [r0, #12]
 8002dfa:	b291      	uxth	r1, r2
 8002dfc:	f441 4300 	orr.w	r3, r1, #32768	; 0x8000
 8002e00:	8183      	strh	r3, [r0, #12]
 8002e02:	4770      	bx	lr

08002e04 <USART_OneBitMethodCmd>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8002e04:	b939      	cbnz	r1, 8002e16 <USART_OneBitMethodCmd+0x12>
    USARTx->CR3 |= USART_CR3_ONEBIT;
  }
  else
  {
    /* Disable the one bit method by clearing the ONEBITE bit in the CR3 register */
    USARTx->CR3 &= (uint16_t)~((uint16_t)USART_CR3_ONEBIT);
 8002e06:	f8b0 c014 	ldrh.w	ip, [r0, #20]
 8002e0a:	f42c 6200 	bic.w	r2, ip, #2048	; 0x800
 8002e0e:	0411      	lsls	r1, r2, #16
 8002e10:	0c0b      	lsrs	r3, r1, #16
 8002e12:	8283      	strh	r3, [r0, #20]
 8002e14:	4770      	bx	lr
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the one bit method by setting the ONEBITE bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_ONEBIT;
 8002e16:	8a82      	ldrh	r2, [r0, #20]
 8002e18:	b291      	uxth	r1, r2
 8002e1a:	f441 6300 	orr.w	r3, r1, #2048	; 0x800
 8002e1e:	8283      	strh	r3, [r0, #20]
 8002e20:	4770      	bx	lr
 8002e22:	bf00      	nop

08002e24 <USART_SendData>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (uint16_t)0x01FF);
 8002e24:	05ca      	lsls	r2, r1, #23
 8002e26:	0dd1      	lsrs	r1, r2, #23
 8002e28:	8081      	strh	r1, [r0, #4]
}
 8002e2a:	4770      	bx	lr

08002e2c <USART_ReceiveData>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Receive Data */
  return (uint16_t)(USARTx->DR & (uint16_t)0x01FF);
 8002e2c:	8881      	ldrh	r1, [r0, #4]
}
 8002e2e:	05c8      	lsls	r0, r1, #23
 8002e30:	0dc0      	lsrs	r0, r0, #23
 8002e32:	4770      	bx	lr

08002e34 <USART_SetAddress>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_ADDRESS(USART_Address)); 
    
  /* Clear the USART address */
  USARTx->CR2 &= (uint16_t)~((uint16_t)USART_CR2_ADD);
 8002e34:	f8b0 c010 	ldrh.w	ip, [r0, #16]
 8002e38:	f02c 030f 	bic.w	r3, ip, #15
 8002e3c:	041a      	lsls	r2, r3, #16
 8002e3e:	0c13      	lsrs	r3, r2, #16
 8002e40:	8203      	strh	r3, [r0, #16]
  /* Set the USART address node */
  USARTx->CR2 |= USART_Address;
 8002e42:	f8b0 c010 	ldrh.w	ip, [r0, #16]
 8002e46:	fa1f f28c 	uxth.w	r2, ip
 8002e4a:	ea41 0302 	orr.w	r3, r1, r2
 8002e4e:	8203      	strh	r3, [r0, #16]
}
 8002e50:	4770      	bx	lr
 8002e52:	bf00      	nop

08002e54 <USART_ReceiverWakeUpCmd>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  
  if (NewState != DISABLE)
 8002e54:	b939      	cbnz	r1, 8002e66 <USART_ReceiverWakeUpCmd+0x12>
    USARTx->CR1 |= USART_CR1_RWU;
  }
  else
  {
    /* Disable the USART mute mode by clearing the RWU bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_RWU);
 8002e56:	f8b0 c00c 	ldrh.w	ip, [r0, #12]
 8002e5a:	f02c 0202 	bic.w	r2, ip, #2
 8002e5e:	0411      	lsls	r1, r2, #16
 8002e60:	0c0b      	lsrs	r3, r1, #16
 8002e62:	8183      	strh	r3, [r0, #12]
 8002e64:	4770      	bx	lr
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  
  if (NewState != DISABLE)
  {
    /* Enable the USART mute mode  by setting the RWU bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_RWU;
 8002e66:	8982      	ldrh	r2, [r0, #12]
 8002e68:	b291      	uxth	r1, r2
 8002e6a:	f041 0302 	orr.w	r3, r1, #2
 8002e6e:	8183      	strh	r3, [r0, #12]
 8002e70:	4770      	bx	lr
 8002e72:	bf00      	nop

08002e74 <USART_WakeUpConfig>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_WAKEUP(USART_WakeUp));
  
  USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_WAKE);
 8002e74:	f8b0 c00c 	ldrh.w	ip, [r0, #12]
 8002e78:	f42c 6300 	bic.w	r3, ip, #2048	; 0x800
 8002e7c:	041a      	lsls	r2, r3, #16
 8002e7e:	0c13      	lsrs	r3, r2, #16
 8002e80:	8183      	strh	r3, [r0, #12]
  USARTx->CR1 |= USART_WakeUp;
 8002e82:	f8b0 c00c 	ldrh.w	ip, [r0, #12]
 8002e86:	fa1f f28c 	uxth.w	r2, ip
 8002e8a:	ea41 0302 	orr.w	r3, r1, r2
 8002e8e:	8183      	strh	r3, [r0, #12]
}
 8002e90:	4770      	bx	lr
 8002e92:	bf00      	nop

08002e94 <USART_LINBreakDetectLengthConfig>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_LIN_BREAK_DETECT_LENGTH(USART_LINBreakDetectLength));
  
  USARTx->CR2 &= (uint16_t)~((uint16_t)USART_CR2_LBDL);
 8002e94:	f8b0 c010 	ldrh.w	ip, [r0, #16]
 8002e98:	f02c 0320 	bic.w	r3, ip, #32
 8002e9c:	041a      	lsls	r2, r3, #16
 8002e9e:	0c13      	lsrs	r3, r2, #16
 8002ea0:	8203      	strh	r3, [r0, #16]
  USARTx->CR2 |= USART_LINBreakDetectLength;  
 8002ea2:	f8b0 c010 	ldrh.w	ip, [r0, #16]
 8002ea6:	fa1f f28c 	uxth.w	r2, ip
 8002eaa:	ea41 0302 	orr.w	r3, r1, r2
 8002eae:	8203      	strh	r3, [r0, #16]
}
 8002eb0:	4770      	bx	lr
 8002eb2:	bf00      	nop

08002eb4 <USART_LINCmd>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8002eb4:	b939      	cbnz	r1, 8002ec6 <USART_LINCmd+0x12>
    USARTx->CR2 |= USART_CR2_LINEN;
  }
  else
  {
    /* Disable the LIN mode by clearing the LINEN bit in the CR2 register */
    USARTx->CR2 &= (uint16_t)~((uint16_t)USART_CR2_LINEN);
 8002eb6:	f8b0 c010 	ldrh.w	ip, [r0, #16]
 8002eba:	f42c 4280 	bic.w	r2, ip, #16384	; 0x4000
 8002ebe:	0411      	lsls	r1, r2, #16
 8002ec0:	0c0b      	lsrs	r3, r1, #16
 8002ec2:	8203      	strh	r3, [r0, #16]
 8002ec4:	4770      	bx	lr
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the LIN mode by setting the LINEN bit in the CR2 register */
    USARTx->CR2 |= USART_CR2_LINEN;
 8002ec6:	8a02      	ldrh	r2, [r0, #16]
 8002ec8:	b291      	uxth	r1, r2
 8002eca:	f441 4380 	orr.w	r3, r1, #16384	; 0x4000
 8002ece:	8203      	strh	r3, [r0, #16]
 8002ed0:	4770      	bx	lr
 8002ed2:	bf00      	nop

08002ed4 <USART_SendBreak>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Send break characters */
  USARTx->CR1 |= USART_CR1_SBK;
 8002ed4:	8982      	ldrh	r2, [r0, #12]
 8002ed6:	b291      	uxth	r1, r2
 8002ed8:	f041 0301 	orr.w	r3, r1, #1
 8002edc:	8183      	strh	r3, [r0, #12]
}
 8002ede:	4770      	bx	lr

08002ee0 <USART_HalfDuplexCmd>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8002ee0:	b939      	cbnz	r1, 8002ef2 <USART_HalfDuplexCmd+0x12>
    USARTx->CR3 |= USART_CR3_HDSEL;
  }
  else
  {
    /* Disable the Half-Duplex mode by clearing the HDSEL bit in the CR3 register */
    USARTx->CR3 &= (uint16_t)~((uint16_t)USART_CR3_HDSEL);
 8002ee2:	f8b0 c014 	ldrh.w	ip, [r0, #20]
 8002ee6:	f02c 0208 	bic.w	r2, ip, #8
 8002eea:	0411      	lsls	r1, r2, #16
 8002eec:	0c0b      	lsrs	r3, r1, #16
 8002eee:	8283      	strh	r3, [r0, #20]
 8002ef0:	4770      	bx	lr
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_HDSEL;
 8002ef2:	8a82      	ldrh	r2, [r0, #20]
 8002ef4:	b291      	uxth	r1, r2
 8002ef6:	f041 0308 	orr.w	r3, r1, #8
 8002efa:	8283      	strh	r3, [r0, #20]
 8002efc:	4770      	bx	lr
 8002efe:	bf00      	nop

08002f00 <USART_SetGuardTime>:
{    
  /* Check the parameters */
  assert_param(IS_USART_1236_PERIPH(USARTx));
  
  /* Clear the USART Guard time */
  USARTx->GTPR &= USART_GTPR_PSC;
 8002f00:	8b02      	ldrh	r2, [r0, #24]
 8002f02:	b2d3      	uxtb	r3, r2
 8002f04:	8303      	strh	r3, [r0, #24]
  /* Set the USART guard time */
  USARTx->GTPR |= (uint16_t)((uint16_t)USART_GuardTime << 0x08);
 8002f06:	f8b0 c018 	ldrh.w	ip, [r0, #24]
 8002f0a:	fa1f f28c 	uxth.w	r2, ip
 8002f0e:	ea42 2301 	orr.w	r3, r2, r1, lsl #8
 8002f12:	8303      	strh	r3, [r0, #24]
}
 8002f14:	4770      	bx	lr
 8002f16:	bf00      	nop

08002f18 <USART_SmartCardCmd>:
void USART_SmartCardCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_USART_1236_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8002f18:	b939      	cbnz	r1, 8002f2a <USART_SmartCardCmd+0x12>
    USARTx->CR3 |= USART_CR3_SCEN;
  }
  else
  {
    /* Disable the SC mode by clearing the SCEN bit in the CR3 register */
    USARTx->CR3 &= (uint16_t)~((uint16_t)USART_CR3_SCEN);
 8002f1a:	f8b0 c014 	ldrh.w	ip, [r0, #20]
 8002f1e:	f02c 0220 	bic.w	r2, ip, #32
 8002f22:	0411      	lsls	r1, r2, #16
 8002f24:	0c0b      	lsrs	r3, r1, #16
 8002f26:	8283      	strh	r3, [r0, #20]
 8002f28:	4770      	bx	lr
  assert_param(IS_USART_1236_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the SC mode by setting the SCEN bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_SCEN;
 8002f2a:	8a82      	ldrh	r2, [r0, #20]
 8002f2c:	b291      	uxth	r1, r2
 8002f2e:	f041 0320 	orr.w	r3, r1, #32
 8002f32:	8283      	strh	r3, [r0, #20]
 8002f34:	4770      	bx	lr
 8002f36:	bf00      	nop

08002f38 <USART_SmartCardNACKCmd>:
void USART_SmartCardNACKCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_USART_1236_PERIPH(USARTx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8002f38:	b939      	cbnz	r1, 8002f4a <USART_SmartCardNACKCmd+0x12>
    USARTx->CR3 |= USART_CR3_NACK;
  }
  else
  {
    /* Disable the NACK transmission by clearing the NACK bit in the CR3 register */
    USARTx->CR3 &= (uint16_t)~((uint16_t)USART_CR3_NACK);
 8002f3a:	f8b0 c014 	ldrh.w	ip, [r0, #20]
 8002f3e:	f02c 0210 	bic.w	r2, ip, #16
 8002f42:	0411      	lsls	r1, r2, #16
 8002f44:	0c0b      	lsrs	r3, r1, #16
 8002f46:	8283      	strh	r3, [r0, #20]
 8002f48:	4770      	bx	lr
  assert_param(IS_USART_1236_PERIPH(USARTx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the NACK transmission by setting the NACK bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_NACK;
 8002f4a:	8a82      	ldrh	r2, [r0, #20]
 8002f4c:	b291      	uxth	r1, r2
 8002f4e:	f041 0310 	orr.w	r3, r1, #16
 8002f52:	8283      	strh	r3, [r0, #20]
 8002f54:	4770      	bx	lr
 8002f56:	bf00      	nop

08002f58 <USART_IrDAConfig>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_IRDA_MODE(USART_IrDAMode));
    
  USARTx->CR3 &= (uint16_t)~((uint16_t)USART_CR3_IRLP);
 8002f58:	f8b0 c014 	ldrh.w	ip, [r0, #20]
 8002f5c:	f02c 0304 	bic.w	r3, ip, #4
 8002f60:	041a      	lsls	r2, r3, #16
 8002f62:	0c13      	lsrs	r3, r2, #16
 8002f64:	8283      	strh	r3, [r0, #20]
  USARTx->CR3 |= USART_IrDAMode;
 8002f66:	f8b0 c014 	ldrh.w	ip, [r0, #20]
 8002f6a:	fa1f f28c 	uxth.w	r2, ip
 8002f6e:	ea41 0302 	orr.w	r3, r1, r2
 8002f72:	8283      	strh	r3, [r0, #20]
}
 8002f74:	4770      	bx	lr
 8002f76:	bf00      	nop

08002f78 <USART_IrDACmd>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
    
  if (NewState != DISABLE)
 8002f78:	b939      	cbnz	r1, 8002f8a <USART_IrDACmd+0x12>
    USARTx->CR3 |= USART_CR3_IREN;
  }
  else
  {
    /* Disable the IrDA mode by clearing the IREN bit in the CR3 register */
    USARTx->CR3 &= (uint16_t)~((uint16_t)USART_CR3_IREN);
 8002f7a:	f8b0 c014 	ldrh.w	ip, [r0, #20]
 8002f7e:	f02c 0202 	bic.w	r2, ip, #2
 8002f82:	0411      	lsls	r1, r2, #16
 8002f84:	0c0b      	lsrs	r3, r1, #16
 8002f86:	8283      	strh	r3, [r0, #20]
 8002f88:	4770      	bx	lr
  assert_param(IS_FUNCTIONAL_STATE(NewState));
    
  if (NewState != DISABLE)
  {
    /* Enable the IrDA mode by setting the IREN bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_IREN;
 8002f8a:	8a82      	ldrh	r2, [r0, #20]
 8002f8c:	b291      	uxth	r1, r2
 8002f8e:	f041 0302 	orr.w	r3, r1, #2
 8002f92:	8283      	strh	r3, [r0, #20]
 8002f94:	4770      	bx	lr
 8002f96:	bf00      	nop

08002f98 <USART_DMACmd>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DMAREQ(USART_DMAReq));  
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 

  if (NewState != DISABLE)
 8002f98:	b932      	cbnz	r2, 8002fa8 <USART_DMACmd+0x10>
  }
  else
  {
    /* Disable the DMA transfer for selected requests by clearing the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 &= (uint16_t)~USART_DMAReq;
 8002f9a:	8a83      	ldrh	r3, [r0, #20]
 8002f9c:	fa1f fc83 	uxth.w	ip, r3
 8002fa0:	ea2c 0101 	bic.w	r1, ip, r1
 8002fa4:	8281      	strh	r1, [r0, #20]
 8002fa6:	4770      	bx	lr

  if (NewState != DISABLE)
  {
    /* Enable the DMA transfer for selected requests by setting the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 |= USART_DMAReq;
 8002fa8:	8a82      	ldrh	r2, [r0, #20]
 8002faa:	b293      	uxth	r3, r2
 8002fac:	4319      	orrs	r1, r3
 8002fae:	8281      	strh	r1, [r0, #20]
 8002fb0:	4770      	bx	lr
 8002fb2:	bf00      	nop

08002fb4 <USART_ITConfig>:
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);

  /* Get the interrupt position */
  itpos = USART_IT & IT_MASK;
  itmask = (((uint32_t)0x01) << itpos);
 8002fb4:	f001 031f 	and.w	r3, r1, #31
 8002fb8:	f04f 0c01 	mov.w	ip, #1
  } 
    
  usartxbase = (uint32_t)USARTx;

  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8002fbc:	f3c1 1142 	ubfx	r1, r1, #5, #3

  /* Get the interrupt position */
  itpos = USART_IT & IT_MASK;
  itmask = (((uint32_t)0x01) << itpos);
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 8002fc0:	4561      	cmp	r1, ip
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);

  /* Get the interrupt position */
  itpos = USART_IT & IT_MASK;
  itmask = (((uint32_t)0x01) << itpos);
 8002fc2:	fa0c f303 	lsl.w	r3, ip, r3
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 8002fc6:	d00d      	beq.n	8002fe4 <USART_ITConfig+0x30>
  {
    usartxbase += 0x0C;
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 8002fc8:	2902      	cmp	r1, #2
 8002fca:	d00d      	beq.n	8002fe8 <USART_ITConfig+0x34>
  {
    usartxbase += 0x10;
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
 8002fcc:	3014      	adds	r0, #20
  }
  if (NewState != DISABLE)
 8002fce:	b922      	cbnz	r2, 8002fda <USART_ITConfig+0x26>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
 8002fd0:	6801      	ldr	r1, [r0, #0]
 8002fd2:	ea21 0303 	bic.w	r3, r1, r3
 8002fd6:	6003      	str	r3, [r0, #0]
 8002fd8:	4770      	bx	lr
  {
    usartxbase += 0x14; 
  }
  if (NewState != DISABLE)
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 8002fda:	6802      	ldr	r2, [r0, #0]
 8002fdc:	ea42 0103 	orr.w	r1, r2, r3
 8002fe0:	6001      	str	r1, [r0, #0]
 8002fe2:	4770      	bx	lr
  itpos = USART_IT & IT_MASK;
  itmask = (((uint32_t)0x01) << itpos);
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
  {
    usartxbase += 0x0C;
 8002fe4:	300c      	adds	r0, #12
 8002fe6:	e7f2      	b.n	8002fce <USART_ITConfig+0x1a>
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
  {
    usartxbase += 0x10;
 8002fe8:	3010      	adds	r0, #16
 8002fea:	e7f0      	b.n	8002fce <USART_ITConfig+0x1a>

08002fec <USART_GetFlagStatus>:
  if (USART_FLAG == USART_FLAG_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  if ((USARTx->SR & USART_FLAG) != (uint16_t)RESET)
 8002fec:	8803      	ldrh	r3, [r0, #0]
 8002fee:	4219      	tst	r1, r3
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 8002ff0:	bf0c      	ite	eq
 8002ff2:	2000      	moveq	r0, #0
 8002ff4:	2001      	movne	r0, #1
 8002ff6:	4770      	bx	lr

08002ff8 <USART_ClearFlag>:
  if ((USART_FLAG & USART_FLAG_CTS) == USART_FLAG_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
       
  USARTx->SR = (uint16_t)~USART_FLAG;
 8002ff8:	43ca      	mvns	r2, r1
 8002ffa:	b291      	uxth	r1, r2
 8002ffc:	8001      	strh	r1, [r0, #0]
}
 8002ffe:	4770      	bx	lr

08003000 <USART_GetITStatus>:
    
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
  /* Get the interrupt position */
  itmask = USART_IT & IT_MASK;
  itmask = (uint32_t)0x01 << itmask;
 8003000:	f04f 0c01 	mov.w	ip, #1
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8003004:	f3c1 1342 	ubfx	r3, r1, #5, #3
  /* Get the interrupt position */
  itmask = USART_IT & IT_MASK;
  itmask = (uint32_t)0x01 << itmask;
 8003008:	f001 021f 	and.w	r2, r1, #31
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 800300c:	4563      	cmp	r3, ip
    
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
  /* Get the interrupt position */
  itmask = USART_IT & IT_MASK;
  itmask = (uint32_t)0x01 << itmask;
 800300e:	fa0c f202 	lsl.w	r2, ip, r2
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 8003012:	d019      	beq.n	8003048 <USART_GetITStatus+0x48>
  {
    itmask &= USARTx->CR1;
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 8003014:	2b02      	cmp	r3, #2
  {
    itmask &= USARTx->CR2;
 8003016:	bf0c      	ite	eq
 8003018:	f8b0 c010 	ldrheq.w	ip, [r0, #16]
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 800301c:	f8b0 c014 	ldrhne.w	ip, [r0, #20]
 8003020:	fa1f fc8c 	uxth.w	ip, ip
 8003024:	ea02 020c 	and.w	r2, r2, ip
  }
  
  bitpos = USART_IT >> 0x08;
  bitpos = (uint32_t)0x01 << bitpos;
 8003028:	2301      	movs	r3, #1
 800302a:	0a09      	lsrs	r1, r1, #8
 800302c:	fa13 f101 	lsls.w	r1, r3, r1
  bitpos &= USARTx->SR;
 8003030:	8803      	ldrh	r3, [r0, #0]
 8003032:	b298      	uxth	r0, r3
 8003034:	4201      	tst	r1, r0
 8003036:	bf0c      	ite	eq
 8003038:	2100      	moveq	r1, #0
 800303a:	2101      	movne	r1, #1
  {
    bitstatus = RESET;
  }
  
  return bitstatus;  
}
 800303c:	2a00      	cmp	r2, #0
 800303e:	bf0c      	ite	eq
 8003040:	2000      	moveq	r0, #0
 8003042:	f001 0001 	andne.w	r0, r1, #1
 8003046:	4770      	bx	lr
  itmask = USART_IT & IT_MASK;
  itmask = (uint32_t)0x01 << itmask;
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
  {
    itmask &= USARTx->CR1;
 8003048:	8983      	ldrh	r3, [r0, #12]
 800304a:	fa1f fc83 	uxth.w	ip, r3
 800304e:	ea02 020c 	and.w	r2, r2, ip
 8003052:	e7e9      	b.n	8003028 <USART_GetITStatus+0x28>

08003054 <USART_ClearITPendingBit>:
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  bitpos = USART_IT >> 0x08;
  itmask = ((uint16_t)0x01 << (uint16_t)bitpos);
  USARTx->SR = (uint16_t)~itmask;
 8003054:	0a09      	lsrs	r1, r1, #8
 8003056:	2301      	movs	r3, #1
 8003058:	fa13 f201 	lsls.w	r2, r3, r1
 800305c:	43d1      	mvns	r1, r2
 800305e:	b28b      	uxth	r3, r1
 8003060:	8003      	strh	r3, [r0, #0]
}
 8003062:	4770      	bx	lr

08003064 <USART_Init>:
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  }

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8003064:	f8b0 c010 	ldrh.w	ip, [r0, #16]
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure that contains
  *         the configuration information for the specified USART peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8003068:	b530      	push	{r4, r5, lr}

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 800306a:	f42c 5240 	bic.w	r2, ip, #12288	; 0x3000
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure that contains
  *         the configuration information for the specified USART peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 800306e:	4604      	mov	r4, r0
 8003070:	460d      	mov	r5, r1

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 8003072:	0410      	lsls	r0, r2, #16
  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit :
      Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 8003074:	88c9      	ldrh	r1, [r1, #6]

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 8003076:	0c03      	lsrs	r3, r0, #16
  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit :
      Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 8003078:	430b      	orrs	r3, r1
 800307a:	8223      	strh	r3, [r4, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 800307c:	89a2      	ldrh	r2, [r4, #12]
     Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
            USART_InitStruct->USART_Mode;

  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 800307e:	8928      	ldrh	r0, [r5, #8]
 8003080:	f8b5 e004 	ldrh.w	lr, [r5, #4]
 8003084:	8969      	ldrh	r1, [r5, #10]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR1_CLEAR_MASK);
 8003086:	f422 5cb0 	bic.w	ip, r2, #5632	; 0x1600
 800308a:	f02c 030c 	bic.w	r3, ip, #12
     Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
            USART_InitStruct->USART_Mode;

  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 800308e:	ea40 020e 	orr.w	r2, r0, lr
 8003092:	430a      	orrs	r2, r1

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR1_CLEAR_MASK);
 8003094:	0419      	lsls	r1, r3, #16
 8003096:	0c0b      	lsrs	r3, r1, #16
     Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
            USART_InitStruct->USART_Mode;

  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 8003098:	b290      	uxth	r0, r2
 800309a:	ea40 0e03 	orr.w	lr, r0, r3
 800309e:	f8a4 e00c 	strh.w	lr, [r4, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 80030a2:	f8b4 c014 	ldrh.w	ip, [r4, #20]
  /* Configure the USART HFC : 
      Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;

  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 80030a6:	89a8      	ldrh	r0, [r5, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;

  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR3_CLEAR_MASK);
 80030a8:	f42c 7140 	bic.w	r1, ip, #768	; 0x300
 80030ac:	040a      	lsls	r2, r1, #16
 80030ae:	0c13      	lsrs	r3, r2, #16
  /* Configure the USART HFC : 
      Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;

  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 80030b0:	4303      	orrs	r3, r0
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure that contains
  *         the configuration information for the specified USART peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 80030b2:	b085      	sub	sp, #20
  /* Configure the USART HFC : 
      Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;

  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 80030b4:	82a3      	strh	r3, [r4, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate */
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 80030b6:	4668      	mov	r0, sp
 80030b8:	f7fe fc16 	bl	80018e8 <RCC_GetClocksFreq>

  if ((USARTx == USART1) || (USARTx == USART6))
 80030bc:	f241 0100 	movw	r1, #4096	; 0x1000
 80030c0:	f2c4 0101 	movt	r1, #16385	; 0x4001
 80030c4:	f241 4000 	movw	r0, #5120	; 0x1400
 80030c8:	f2c4 0001 	movt	r0, #16385	; 0x4001
 80030cc:	428c      	cmp	r4, r1
 80030ce:	bf14      	ite	ne
 80030d0:	2200      	movne	r2, #0
 80030d2:	2201      	moveq	r2, #1
 80030d4:	4284      	cmp	r4, r0
 80030d6:	bf14      	ite	ne
 80030d8:	4613      	movne	r3, r2
 80030da:	f042 0301 	orreq.w	r3, r2, #1
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d02a      	beq.n	8003138 <USART_Init+0xd4>
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 80030e2:	89a0      	ldrh	r0, [r4, #12]
  /* Configure the USART Baud Rate */
  RCC_GetClocksFreq(&RCC_ClocksStatus);

  if ((USARTx == USART1) || (USARTx == USART6))
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 80030e4:	9b03      	ldr	r3, [sp, #12]
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 80030e6:	b201      	sxth	r1, r0
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 80030e8:	eb03 0e83 	add.w	lr, r3, r3, lsl #2
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 80030ec:	2900      	cmp	r1, #0
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 80030ee:	682a      	ldr	r2, [r5, #0]
 80030f0:	eb0e 038e 	add.w	r3, lr, lr, lsl #2
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 80030f4:	db2a      	blt.n	800314c <USART_Init+0xe8>
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 80030f6:	0090      	lsls	r0, r2, #2
 80030f8:	fbb3 f1f0 	udiv	r1, r3, r0
  }
  tmpreg = (integerdivider / 100) << 4;
 80030fc:	f248 531f 	movw	r3, #34079	; 0x851f
 8003100:	f2c5 13eb 	movt	r3, #20971	; 0x51eb
 8003104:	fba3 0201 	umull	r0, r2, r3, r1

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 8003108:	89a0      	ldrh	r0, [r4, #12]
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
  }
  tmpreg = (integerdivider / 100) << 4;
 800310a:	0952      	lsrs	r2, r2, #5

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 800310c:	fa0f fe80 	sxth.w	lr, r0
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
  }
  tmpreg = (integerdivider / 100) << 4;

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
 8003110:	f04f 0c64 	mov.w	ip, #100	; 0x64
 8003114:	fb02 111c 	mls	r1, r2, ip, r1
 8003118:	0112      	lsls	r2, r2, #4

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 800311a:	f1be 0f00 	cmp.w	lr, #0
 800311e:	db19      	blt.n	8003154 <USART_Init+0xf0>
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 8003120:	0109      	lsls	r1, r1, #4
 8003122:	3132      	adds	r1, #50	; 0x32
 8003124:	fba3 0301 	umull	r0, r3, r3, r1
 8003128:	f3c3 1c43 	ubfx	ip, r3, #5, #4
 800312c:	ea4c 0202 	orr.w	r2, ip, r2
  }
  
  /* Write to USART BRR register */
  USARTx->BRR = (uint16_t)tmpreg;
 8003130:	b290      	uxth	r0, r2
 8003132:	8120      	strh	r0, [r4, #8]
}
 8003134:	b005      	add	sp, #20
 8003136:	bd30      	pop	{r4, r5, pc}
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 8003138:	89a0      	ldrh	r0, [r4, #12]
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 800313a:	9b02      	ldr	r3, [sp, #8]
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 800313c:	b201      	sxth	r1, r0
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 800313e:	eb03 0e83 	add.w	lr, r3, r3, lsl #2
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 8003142:	2900      	cmp	r1, #0
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 8003144:	682a      	ldr	r2, [r5, #0]
 8003146:	eb0e 038e 	add.w	r3, lr, lr, lsl #2
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 800314a:	dad4      	bge.n	80030f6 <USART_Init+0x92>
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 800314c:	0052      	lsls	r2, r2, #1
 800314e:	fbb3 f1f2 	udiv	r1, r3, r2
 8003152:	e7d3      	b.n	80030fc <USART_Init+0x98>
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 8003154:	00c9      	lsls	r1, r1, #3
 8003156:	3132      	adds	r1, #50	; 0x32
 8003158:	fba3 0e01 	umull	r0, lr, r3, r1
 800315c:	f3ce 1342 	ubfx	r3, lr, #5, #3
 8003160:	ea43 0202 	orr.w	r2, r3, r2
 8003164:	e7e4      	b.n	8003130 <USART_Init+0xcc>
 8003166:	bf00      	nop

08003168 <USART_DeInit>:
void USART_DeInit(USART_TypeDef* USARTx)
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));

  if (USARTx == USART1)
 8003168:	f241 0300 	movw	r3, #4096	; 0x1000
 800316c:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8003170:	4298      	cmp	r0, r3
  * @param  USARTx: where x can be 1, 2, 3, 4, 5 or 6 to select the USART or 
  *         UART peripheral.
  * @retval None
  */
void USART_DeInit(USART_TypeDef* USARTx)
{
 8003172:	b510      	push	{r4, lr}
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));

  if (USARTx == USART1)
 8003174:	d028      	beq.n	80031c8 <USART_DeInit+0x60>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, ENABLE);
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, DISABLE);
  }
  else if (USARTx == USART2)
 8003176:	f244 4100 	movw	r1, #17408	; 0x4400
 800317a:	f2c4 0100 	movt	r1, #16384	; 0x4000
 800317e:	4288      	cmp	r0, r1
 8003180:	d02c      	beq.n	80031dc <USART_DeInit+0x74>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, DISABLE);
  }
  else if (USARTx == USART3)
 8003182:	f644 0200 	movw	r2, #18432	; 0x4800
 8003186:	f2c4 0200 	movt	r2, #16384	; 0x4000
 800318a:	4290      	cmp	r0, r2
 800318c:	d032      	beq.n	80031f4 <USART_DeInit+0x8c>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, DISABLE);
  }    
  else if (USARTx == UART4)
 800318e:	f644 4c00 	movw	ip, #19456	; 0x4c00
 8003192:	f2c4 0c00 	movt	ip, #16384	; 0x4000
 8003196:	4560      	cmp	r0, ip
 8003198:	d038      	beq.n	800320c <USART_DeInit+0xa4>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, DISABLE);
  }
  else if (USARTx == UART5)
 800319a:	f245 0300 	movw	r3, #20480	; 0x5000
 800319e:	f2c4 0300 	movt	r3, #16384	; 0x4000
 80031a2:	4298      	cmp	r0, r3
 80031a4:	d03e      	beq.n	8003224 <USART_DeInit+0xbc>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE);
  }     
  else
  {
    if (USARTx == USART6)
 80031a6:	f241 4100 	movw	r1, #5120	; 0x1400
 80031aa:	f2c4 0101 	movt	r1, #16385	; 0x4001
 80031ae:	4288      	cmp	r0, r1
 80031b0:	d000      	beq.n	80031b4 <USART_DeInit+0x4c>
 80031b2:	bd10      	pop	{r4, pc}
    { 
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART6, ENABLE);
 80031b4:	2020      	movs	r0, #32
 80031b6:	2101      	movs	r1, #1
 80031b8:	f7fe fcc4 	bl	8001b44 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART6, DISABLE);
 80031bc:	2020      	movs	r0, #32
 80031be:	2100      	movs	r1, #0
    }
  }
}
 80031c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  else
  {
    if (USARTx == USART6)
    { 
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART6, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART6, DISABLE);
 80031c4:	f7fe bcbe 	b.w	8001b44 <RCC_APB2PeriphResetCmd>
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));

  if (USARTx == USART1)
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, ENABLE);
 80031c8:	2010      	movs	r0, #16
 80031ca:	2101      	movs	r1, #1
 80031cc:	f7fe fcba 	bl	8001b44 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, DISABLE);
 80031d0:	2010      	movs	r0, #16
 80031d2:	2100      	movs	r1, #0
    { 
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART6, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART6, DISABLE);
    }
  }
}
 80031d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  assert_param(IS_USART_ALL_PERIPH(USARTx));

  if (USARTx == USART1)
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, ENABLE);
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, DISABLE);
 80031d8:	f7fe bcb4 	b.w	8001b44 <RCC_APB2PeriphResetCmd>
  }
  else if (USARTx == USART2)
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, ENABLE);
 80031dc:	2101      	movs	r1, #1
 80031de:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80031e2:	f7fe fc9d 	bl	8001b20 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, DISABLE);
 80031e6:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80031ea:	2100      	movs	r1, #0
    { 
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART6, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART6, DISABLE);
    }
  }
}
 80031ec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, DISABLE);
  }
  else if (USARTx == USART2)
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, DISABLE);
 80031f0:	f7fe bc96 	b.w	8001b20 <RCC_APB1PeriphResetCmd>
  }
  else if (USARTx == USART3)
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, ENABLE);
 80031f4:	2101      	movs	r1, #1
 80031f6:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 80031fa:	f7fe fc91 	bl	8001b20 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, DISABLE);
 80031fe:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8003202:	2100      	movs	r1, #0
    { 
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART6, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART6, DISABLE);
    }
  }
}
 8003204:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, DISABLE);
  }
  else if (USARTx == USART3)
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, DISABLE);
 8003208:	f7fe bc8a 	b.w	8001b20 <RCC_APB1PeriphResetCmd>
  }    
  else if (USARTx == UART4)
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, ENABLE);
 800320c:	2101      	movs	r1, #1
 800320e:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8003212:	f7fe fc85 	bl	8001b20 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, DISABLE);
 8003216:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 800321a:	2100      	movs	r1, #0
    { 
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART6, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART6, DISABLE);
    }
  }
}
 800321c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, DISABLE);
  }    
  else if (USARTx == UART4)
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, DISABLE);
 8003220:	f7fe bc7e 	b.w	8001b20 <RCC_APB1PeriphResetCmd>
  }
  else if (USARTx == UART5)
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, ENABLE);
 8003224:	2101      	movs	r1, #1
 8003226:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800322a:	f7fe fc79 	bl	8001b20 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE);
 800322e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8003232:	2100      	movs	r1, #0
    { 
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART6, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART6, DISABLE);
    }
  }
}
 8003234:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, DISABLE);
  }
  else if (USARTx == UART5)
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE);
 8003238:	f7fe bc72 	b.w	8001b20 <RCC_APB1PeriphResetCmd>

0800323c <main>:
#include "systick.h"
#include "delay5.h"
#include "delay.h"
#include "usart.h"

int main(void) {
 800323c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003240:	b09a      	sub	sp, #104	; 0x68
	uint16_t count = 0;
	uint32_t dval = 900;
	uint32_t intval = 24;
	char tmp[92];

	delay5_start();
 8003242:	f7fd f809 	bl	8000258 <delay5_start>
	SysTick_Start();
 8003246:	f7fd f945 	bl	80004d4 <SysTick_Start>

	usart_begin(USART2Serial, PA3, PA2, 19200);
 800324a:	f44f 7281 	mov.w	r2, #258	; 0x102
 800324e:	f44f 4396 	mov.w	r3, #19200	; 0x4b00
 8003252:	2001      	movs	r0, #1
 8003254:	f240 1103 	movw	r1, #259	; 0x103
 8003258:	f7fd fc7a 	bl	8000b50 <usart_begin>
	usart_print(USART2Serial, "Happy are those who know they are spiritually poor; \n");
 800325c:	f647 0130 	movw	r1, #30768	; 0x7830
 8003260:	f6c0 0100 	movt	r1, #2048	; 0x800
 8003264:	2001      	movs	r0, #1
 8003266:	f7fd fc65 	bl	8000b34 <usart_print>
	usart_print(USART2Serial, "The kingdom of heaven belongs to them!\n");
 800326a:	f647 0168 	movw	r1, #30824	; 0x7868
 800326e:	f6c0 0100 	movt	r1, #2048	; 0x800
 8003272:	2001      	movs	r0, #1
 8003274:	f7fd fc5e 	bl	8000b34 <usart_print>
//	sprintf(tmp, "port = %d\n", Serial3.port());
//	usart3_print(tmp);
	usart_print(USART2Serial, "How many eyes does Mississipi river have?\n");
 8003278:	f647 0190 	movw	r1, #30864	; 0x7890
 800327c:	f6c0 0100 	movt	r1, #2048	; 0x800
 8003280:	2001      	movs	r0, #1
 8003282:	f7fd fc57 	bl	8000b34 <usart_print>
	usart_print(USART2Serial, "Quick brown fox jumped over the lazy dog!\n");
 8003286:	f647 01bc 	movw	r1, #30908	; 0x78bc
 800328a:	f6c0 0100 	movt	r1, #2048	; 0x800
 800328e:	2001      	movs	r0, #1
 8003290:	f7fd fc50 	bl	8000b34 <usart_print>
	usart_flush(USART2Serial);
 8003294:	2001      	movs	r0, #1
 8003296:	f7fd fb99 	bl	80009cc <usart_flush>

	GPIOMode(GPIOD, (GPIO_Pin_12 | GPIO_Pin_13 | GPIO_Pin_14 | GPIO_Pin_15),
 800329a:	f640 4000 	movw	r0, #3072	; 0xc00
 800329e:	2400      	movs	r4, #0
 80032a0:	f2c4 0002 	movt	r0, #16386	; 0x4002
 80032a4:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 80032a8:	2201      	movs	r2, #1
 80032aa:	2302      	movs	r3, #2
 80032ac:	9400      	str	r4, [sp, #0]
 80032ae:	9401      	str	r4, [sp, #4]
 80032b0:	f7fd f80e 	bl	80002d0 <GPIOMode>
	| GPIO_Pin_13 | GPIO_Pin_14 | GPIO_Pin_15),
			GPIO_Mode_OUT, GPIO_Speed_50MHz, GPIO_OType_PP, GPIO_PuPd_NOPULL);
*/
	while (1) {
		digitalWrite(PD12, SET);
		digitalWrite(PD13, RESET);
 80032b4:	4625      	mov	r5, r4
 80032b6:	ac03      	add	r4, sp, #12
	pinMode(PD15, OUTPUT);
	| GPIO_Pin_13 | GPIO_Pin_14 | GPIO_Pin_15),
			GPIO_Mode_OUT, GPIO_Speed_50MHz, GPIO_OType_PP, GPIO_PuPd_NOPULL);
*/
	while (1) {
		digitalWrite(PD12, SET);
 80032b8:	2101      	movs	r1, #1
 80032ba:	f240 400c 	movw	r0, #1036	; 0x40c
 80032be:	f7fd f8d1 	bl	8000464 <digitalWrite>
		digitalWrite(PD13, RESET);
 80032c2:	2100      	movs	r1, #0
 80032c4:	f240 400d 	movw	r0, #1037	; 0x40d
 80032c8:	f7fd f8cc 	bl	8000464 <digitalWrite>
		digitalWrite(PD14, RESET);
 80032cc:	2100      	movs	r1, #0
 80032ce:	f240 400e 	movw	r0, #1038	; 0x40e
 80032d2:	f7fd f8c7 	bl	8000464 <digitalWrite>
		digitalWrite(PD15, RESET);
 80032d6:	2100      	movs	r1, #0
 80032d8:	f240 400f 	movw	r0, #1039	; 0x40f
 80032dc:	f7fd f8c2 	bl	8000464 <digitalWrite>
		SysTick_delay(intval);
 80032e0:	2018      	movs	r0, #24
 80032e2:	f7fd f8e7 	bl	80004b4 <SysTick_delay>
		digitalWrite(PD12, RESET);
 80032e6:	2100      	movs	r1, #0
 80032e8:	f240 400c 	movw	r0, #1036	; 0x40c
 80032ec:	f7fd f8ba 	bl	8000464 <digitalWrite>
		digitalWrite(PD13, SET);
 80032f0:	2101      	movs	r1, #1
 80032f2:	f240 400d 	movw	r0, #1037	; 0x40d
 80032f6:	f7fd f8b5 	bl	8000464 <digitalWrite>
		digitalWrite(PD14, RESET);
 80032fa:	2100      	movs	r1, #0
 80032fc:	f240 400e 	movw	r0, #1038	; 0x40e
 8003300:	f7fd f8b0 	bl	8000464 <digitalWrite>
		digitalWrite(PD15, RESET);
 8003304:	2100      	movs	r1, #0
 8003306:	f240 400f 	movw	r0, #1039	; 0x40f
 800330a:	f7fd f8ab 	bl	8000464 <digitalWrite>
		SysTick_delay(intval);
 800330e:	2018      	movs	r0, #24
 8003310:	f7fd f8d0 	bl	80004b4 <SysTick_delay>
		digitalWrite(PD12, RESET);
 8003314:	2100      	movs	r1, #0
 8003316:	f240 400c 	movw	r0, #1036	; 0x40c
 800331a:	f7fd f8a3 	bl	8000464 <digitalWrite>
		digitalWrite(PD13, RESET);
 800331e:	2100      	movs	r1, #0
 8003320:	f240 400d 	movw	r0, #1037	; 0x40d
 8003324:	f7fd f89e 	bl	8000464 <digitalWrite>
		digitalWrite(PD14, SET);
 8003328:	2101      	movs	r1, #1
 800332a:	f240 400e 	movw	r0, #1038	; 0x40e
 800332e:	f7fd f899 	bl	8000464 <digitalWrite>
		digitalWrite(PD15, RESET);
 8003332:	2100      	movs	r1, #0
 8003334:	f240 400f 	movw	r0, #1039	; 0x40f
 8003338:	f7fd f894 	bl	8000464 <digitalWrite>
		SysTick_delay(intval);
 800333c:	2018      	movs	r0, #24
 800333e:	f7fd f8b9 	bl	80004b4 <SysTick_delay>
		digitalWrite(PD12, RESET);
 8003342:	2100      	movs	r1, #0
 8003344:	f240 400c 	movw	r0, #1036	; 0x40c
 8003348:	f7fd f88c 	bl	8000464 <digitalWrite>
		digitalWrite(PD13, RESET);
 800334c:	f240 400d 	movw	r0, #1037	; 0x40d
 8003350:	2100      	movs	r1, #0
 8003352:	f7fd f887 	bl	8000464 <digitalWrite>
		digitalWrite(PD14, RESET);
 8003356:	f240 400e 	movw	r0, #1038	; 0x40e
 800335a:	2100      	movs	r1, #0
 800335c:	f7fd f882 	bl	8000464 <digitalWrite>
		digitalWrite(PD15, SET);
 8003360:	2101      	movs	r1, #1
 8003362:	f240 400f 	movw	r0, #1039	; 0x40f
 8003366:	f7fd f87d 	bl	8000464 <digitalWrite>
		SysTick_delay(intval);
 800336a:	2018      	movs	r0, #24
 800336c:	f7fd f8a2 	bl	80004b4 <SysTick_delay>
		//
		digitalWrite(PD12, SET);
 8003370:	f240 400c 	movw	r0, #1036	; 0x40c
 8003374:	2101      	movs	r1, #1
 8003376:	f7fd f875 	bl	8000464 <digitalWrite>
		digitalWrite(PD13, RESET);
 800337a:	f240 400d 	movw	r0, #1037	; 0x40d
 800337e:	2100      	movs	r1, #0
 8003380:	f7fd f870 	bl	8000464 <digitalWrite>
		digitalWrite(PD14, RESET);
 8003384:	f240 400e 	movw	r0, #1038	; 0x40e
 8003388:	2100      	movs	r1, #0
 800338a:	f7fd f86b 	bl	8000464 <digitalWrite>
		digitalWrite(PD15, RESET);
 800338e:	2100      	movs	r1, #0
 8003390:	f240 400f 	movw	r0, #1039	; 0x40f
 8003394:	f7fd f866 	bl	8000464 <digitalWrite>
		SysTick_delay(dval);
 8003398:	f44f 7061 	mov.w	r0, #900	; 0x384
 800339c:	f7fd f88a 	bl	80004b4 <SysTick_delay>
		*/
		count++;
//		uint16_t h, t;
//		h = tx_head();
//		t = tx_tail();
		sprintf(tmp, /*"head =% 4d, tail =% 4d,*/ "%04lX\n", TIM_GetCounter(TIM5));
 80033a0:	f640 4000 	movw	r0, #3072	; 0xc00
 80033a4:	f2c4 0000 	movt	r0, #16384	; 0x4000
 80033a8:	f7fe fd0e 	bl	8001dc8 <TIM_GetCounter>
 80033ac:	f647 01e8 	movw	r1, #30952	; 0x78e8
 80033b0:	4602      	mov	r2, r0
 80033b2:	f6c0 0100 	movt	r1, #2048	; 0x800
 80033b6:	4620      	mov	r0, r4
 80033b8:	f001 f9d6 	bl	8004768 <sprintf>
		usart_print(USART2Serial, tmp);
 80033bc:	2001      	movs	r0, #1
 80033be:	4621      	mov	r1, r4
 80033c0:	f7fd fbb8 	bl	8000b34 <usart_print>
		/*
		dval = (uint32) (100.0f + 64*sinf( (count % (uint32)(3.14159 * 2 * 32))/32.0f));
		usart3.println(dval);
		*/
		uint16_t i = 0;
		if ( usart_available(USART2Serial) > 0 ) {
 80033c4:	2001      	movs	r0, #1
 80033c6:	f7fd f933 	bl	8000630 <usart_available>
 80033ca:	2800      	cmp	r0, #0
 80033cc:	f43f af74 	beq.w	80032b8 <main+0x7c>
 80033d0:	2700      	movs	r7, #0
 80033d2:	e012      	b.n	80033fa <main+0x1be>
			while ( usart_available(USART2Serial) > 0 && i < 92 ) {
				tmp[i++] = (char) usart_read(USART2Serial);
 80033d4:	2001      	movs	r0, #1
		dval = (uint32) (100.0f + 64*sinf( (count % (uint32)(3.14159 * 2 * 32))/32.0f));
		usart3.println(dval);
		*/
		uint16_t i = 0;
		if ( usart_available(USART2Serial) > 0 ) {
			while ( usart_available(USART2Serial) > 0 && i < 92 ) {
 80033d6:	2f5c      	cmp	r7, #92	; 0x5c
 80033d8:	d017      	beq.n	800340a <main+0x1ce>
				tmp[i++] = (char) usart_read(USART2Serial);
 80033da:	f7fd f8ff 	bl	80005dc <usart_read>
 80033de:	55e0      	strb	r0, [r4, r7]
		dval = (uint32) (100.0f + 64*sinf( (count % (uint32)(3.14159 * 2 * 32))/32.0f));
		usart3.println(dval);
		*/
		uint16_t i = 0;
		if ( usart_available(USART2Serial) > 0 ) {
			while ( usart_available(USART2Serial) > 0 && i < 92 ) {
 80033e0:	2001      	movs	r0, #1
				tmp[i++] = (char) usart_read(USART2Serial);
 80033e2:	fa1f f688 	uxth.w	r6, r8
		dval = (uint32) (100.0f + 64*sinf( (count % (uint32)(3.14159 * 2 * 32))/32.0f));
		usart3.println(dval);
		*/
		uint16_t i = 0;
		if ( usart_available(USART2Serial) > 0 ) {
			while ( usart_available(USART2Serial) > 0 && i < 92 ) {
 80033e6:	f7fd f923 	bl	8000630 <usart_available>
 80033ea:	b170      	cbz	r0, 800340a <main+0x1ce>
				tmp[i++] = (char) usart_read(USART2Serial);
 80033ec:	2001      	movs	r0, #1
 80033ee:	f7fd f8f5 	bl	80005dc <usart_read>
 80033f2:	f108 0701 	add.w	r7, r8, #1
 80033f6:	f804 0008 	strb.w	r0, [r4, r8]
		dval = (uint32) (100.0f + 64*sinf( (count % (uint32)(3.14159 * 2 * 32))/32.0f));
		usart3.println(dval);
		*/
		uint16_t i = 0;
		if ( usart_available(USART2Serial) > 0 ) {
			while ( usart_available(USART2Serial) > 0 && i < 92 ) {
 80033fa:	2001      	movs	r0, #1
				tmp[i++] = (char) usart_read(USART2Serial);
 80033fc:	f107 0801 	add.w	r8, r7, #1
 8003400:	b2be      	uxth	r6, r7
		dval = (uint32) (100.0f + 64*sinf( (count % (uint32)(3.14159 * 2 * 32))/32.0f));
		usart3.println(dval);
		*/
		uint16_t i = 0;
		if ( usart_available(USART2Serial) > 0 ) {
			while ( usart_available(USART2Serial) > 0 && i < 92 ) {
 8003402:	f7fd f915 	bl	8000630 <usart_available>
 8003406:	2800      	cmp	r0, #0
 8003408:	d1e4      	bne.n	80033d4 <main+0x198>
				tmp[i++] = (char) usart_read(USART2Serial);
			}
			tmp[i] = 0;
 800340a:	a81a      	add	r0, sp, #104	; 0x68
 800340c:	1986      	adds	r6, r0, r6
			usart_print(USART2Serial, "> ");
 800340e:	f647 01f0 	movw	r1, #30960	; 0x78f0
 8003412:	2001      	movs	r0, #1
 8003414:	f6c0 0100 	movt	r1, #2048	; 0x800
		uint16_t i = 0;
		if ( usart_available(USART2Serial) > 0 ) {
			while ( usart_available(USART2Serial) > 0 && i < 92 ) {
				tmp[i++] = (char) usart_read(USART2Serial);
			}
			tmp[i] = 0;
 8003418:	f806 5c5c 	strb.w	r5, [r6, #-92]
			usart_print(USART2Serial, "> ");
 800341c:	f7fd fb8a 	bl	8000b34 <usart_print>
			usart_print(USART2Serial, tmp);
 8003420:	4621      	mov	r1, r4
 8003422:	2001      	movs	r0, #1
 8003424:	f7fd fb86 	bl	8000b34 <usart_print>
			usart_print(USART2Serial, "\n");
 8003428:	f647 0164 	movw	r1, #30820	; 0x7864
 800342c:	f6c0 0100 	movt	r1, #2048	; 0x800
 8003430:	2001      	movs	r0, #1
 8003432:	f7fd fb7f 	bl	8000b34 <usart_print>
 8003436:	e73f      	b.n	80032b8 <main+0x7c>

08003438 <_close>:
	}
}

int _close(int file) {
	return -1;
}
 8003438:	f04f 30ff 	mov.w	r0, #4294967295
 800343c:	4770      	bx	lr
 800343e:	bf00      	nop

08003440 <_execve>:
/*
 execve
 Transfer control to a new process. Minimal implementation (for a system without processes):
 */
int _execve(char *name, char **argv, char **env) {
	errno = ENOMEM;
 8003440:	f241 2384 	movw	r3, #4740	; 0x1284
 8003444:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003448:	220c      	movs	r2, #12
 800344a:	601a      	str	r2, [r3, #0]
	return -1;
}
 800344c:	f04f 30ff 	mov.w	r0, #4294967295
 8003450:	4770      	bx	lr
 8003452:	bf00      	nop

08003454 <_fork>:
 fork
 Create a new process. Minimal implementation (for a system without processes):
 */

int _fork() {
	errno = EAGAIN;
 8003454:	f241 2384 	movw	r3, #4740	; 0x1284
 8003458:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800345c:	220b      	movs	r2, #11
 800345e:	601a      	str	r2, [r3, #0]
	return -1;
}
 8003460:	f04f 30ff 	mov.w	r0, #4294967295
 8003464:	4770      	bx	lr
 8003466:	bf00      	nop

08003468 <_fstat>:
 Status of an open file. For consistency with other minimal implementations in these examples,
 all files are regarded as character special devices.
 The `sys/stat.h' header file required is distributed in the `include' subdirectory for this C library.
 */
int _fstat(int file, struct stat *st) {
	st->st_mode = S_IFCHR;
 8003468:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800346c:	604b      	str	r3, [r1, #4]
	return 0;
}
 800346e:	2000      	movs	r0, #0
 8003470:	4770      	bx	lr
 8003472:	bf00      	nop

08003474 <_getpid>:
 Process-ID; this is sometimes used to generate strings unlikely to conflict with other processes. Minimal implementation, for a system without processes:
 */

int _getpid() {
	return 1;
}
 8003474:	2001      	movs	r0, #1
 8003476:	4770      	bx	lr

08003478 <_isatty>:
/*
 isatty
 Query whether output stream is a terminal. For consistency with the other minimal implementations,
 */
int _isatty(int file) {
	switch (file) {
 8003478:	2802      	cmp	r0, #2
 800347a:	d801      	bhi.n	8003480 <_isatty+0x8>
 800347c:	2001      	movs	r0, #1
 800347e:	4770      	bx	lr
	case STDERR_FILENO:
	case STDIN_FILENO:
		return 1;
	default:
		//errno = ENOTTY;
		errno = EBADF;
 8003480:	f241 2384 	movw	r3, #4740	; 0x1284
 8003484:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003488:	2209      	movs	r2, #9
 800348a:	601a      	str	r2, [r3, #0]
 800348c:	2000      	movs	r0, #0
		return 0;
	}
}
 800348e:	4770      	bx	lr

08003490 <_kill>:
/*
 kill
 Send a signal. Minimal implementation:
 */
int _kill(int pid, int sig) {
	errno = EINVAL;
 8003490:	f241 2384 	movw	r3, #4740	; 0x1284
 8003494:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003498:	2216      	movs	r2, #22
 800349a:	601a      	str	r2, [r3, #0]
	return (-1);
}
 800349c:	f04f 30ff 	mov.w	r0, #4294967295
 80034a0:	4770      	bx	lr
 80034a2:	bf00      	nop

080034a4 <_link>:
 link
 Establish a new name for an existing file. Minimal implementation:
 */

int _link(char *old, char *new) {
	errno = EMLINK;
 80034a4:	f241 2384 	movw	r3, #4740	; 0x1284
 80034a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80034ac:	221f      	movs	r2, #31
 80034ae:	601a      	str	r2, [r3, #0]
	return -1;
}
 80034b0:	f04f 30ff 	mov.w	r0, #4294967295
 80034b4:	4770      	bx	lr
 80034b6:	bf00      	nop

080034b8 <_lseek>:
 lseek
 Set position in a file. Minimal implementation:
 */
int _lseek(int file, int ptr, int dir) {
	return 0;
}
 80034b8:	2000      	movs	r0, #0
 80034ba:	4770      	bx	lr

080034bc <_read>:
 */

int _read(int file, char *ptr, int len) {
	int n;
	int num = 0;
	switch (file) {
 80034bc:	4603      	mov	r3, r0
 80034be:	b140      	cbz	r0, 80034d2 <_read+0x16>
					*ptr++ = c;
					num++;
				}
				break;
				default:
				errno = EBADF;
 80034c0:	f241 2384 	movw	r3, #4740	; 0x1284
 80034c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80034c8:	2209      	movs	r2, #9
 80034ca:	601a      	str	r2, [r3, #0]
 80034cc:	f04f 30ff 	mov.w	r0, #4294967295
				return -1;
			}
	return num;
}
 80034d0:	4770      	bx	lr
int _read(int file, char *ptr, int len) {
	int n;
	int num = 0;
	switch (file) {
	case STDIN_FILENO:
		for (n = 0; n < len; n++) {
 80034d2:	2a00      	cmp	r2, #0
#if   STDIN_USART == 1
			while ((USART1->SR & USART_FLAG_RXNE) == (uint16_t)RESET) {}
 80034d4:	bfc4      	itt	gt
 80034d6:	f241 0000 	movwgt	r0, #4096	; 0x1000
 80034da:	f2c4 0001 	movtgt	r0, #16385	; 0x4001
int _read(int file, char *ptr, int len) {
	int n;
	int num = 0;
	switch (file) {
	case STDIN_FILENO:
		for (n = 0; n < len; n++) {
 80034de:	dd0b      	ble.n	80034f8 <_read+0x3c>
#if   STDIN_USART == 1
			while ((USART1->SR & USART_FLAG_RXNE) == (uint16_t)RESET) {}
 80034e0:	f8b0 c000 	ldrh.w	ip, [r0]
 80034e4:	f01c 0f20 	tst.w	ip, #32
 80034e8:	d0fa      	beq.n	80034e0 <_read+0x24>
			char c = (char)(USART1->DR & (uint16_t)0x01FF);
 80034ea:	f8b0 c004 	ldrh.w	ip, [r0, #4]
		char c = (char) (USART2->DR & (uint16_t) 0x01FF);
#elif STDIN_USART == 3
					while ((USART3->SR & USART_FLAG_RXNE) == (uint16_t)RESET) {}
					char c = (char)(USART3->DR & (uint16_t)0x01FF);
#endif
					*ptr++ = c;
 80034ee:	f801 c003 	strb.w	ip, [r1, r3]
					num++;
 80034f2:	3301      	adds	r3, #1
int _read(int file, char *ptr, int len) {
	int n;
	int num = 0;
	switch (file) {
	case STDIN_FILENO:
		for (n = 0; n < len; n++) {
 80034f4:	4293      	cmp	r3, r2
 80034f6:	d1f3      	bne.n	80034e0 <_read+0x24>
 80034f8:	4618      	mov	r0, r3
 80034fa:	4770      	bx	lr

080034fc <_stat>:
 Status of a file (by name). Minimal implementation:
 int    _EXFUN(stat,( const char *__path, struct stat *__sbuf ));
 */

int _stat(const char *filepath, struct stat *st) {
	st->st_mode = S_IFCHR;
 80034fc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003500:	604b      	str	r3, [r1, #4]
	return 0;
}
 8003502:	2000      	movs	r0, #0
 8003504:	4770      	bx	lr
 8003506:	bf00      	nop

08003508 <_times>:
 Timing information for current process. Minimal implementation:
 */

clock_t _times(struct tms *buf) {
	return -1;
}
 8003508:	f04f 30ff 	mov.w	r0, #4294967295
 800350c:	4770      	bx	lr
 800350e:	bf00      	nop

08003510 <_unlink>:
/*
 unlink
 Remove a file's directory entry. Minimal implementation:
 */
int _unlink(char *name) {
	errno = ENOENT;
 8003510:	f241 2384 	movw	r3, #4740	; 0x1284
 8003514:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003518:	2202      	movs	r2, #2
 800351a:	601a      	str	r2, [r3, #0]
	return -1;
}
 800351c:	f04f 30ff 	mov.w	r0, #4294967295
 8003520:	4770      	bx	lr
 8003522:	bf00      	nop

08003524 <_wait>:
/*
 wait
 Wait for a child process. Minimal implementation:
 */
int _wait(int *status) {
	errno = ECHILD;
 8003524:	f241 2384 	movw	r3, #4740	; 0x1284
 8003528:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800352c:	220a      	movs	r2, #10
 800352e:	601a      	str	r2, [r3, #0]
	return -1;
}
 8003530:	f04f 30ff 	mov.w	r0, #4294967295
 8003534:	4770      	bx	lr
 8003536:	bf00      	nop

08003538 <_write>:
 Write a character to a file. `libc' subroutines will use this system routine for output to all files, including stdout
 Returns -1 on error or number of bytes sent
 */
int _write(int file, char *ptr, int len) {
	int n;
	switch (file) {
 8003538:	2801      	cmp	r0, #1
/*
 write
 Write a character to a file. `libc' subroutines will use this system routine for output to all files, including stdout
 Returns -1 on error or number of bytes sent
 */
int _write(int file, char *ptr, int len) {
 800353a:	b410      	push	{r4}
	int n;
	switch (file) {
 800353c:	d00c      	beq.n	8003558 <_write+0x20>
 800353e:	2802      	cmp	r0, #2
 8003540:	d01e      	beq.n	8003580 <_write+0x48>
					USART3->DR = (*ptr++ & (uint16_t)0x01FF);
#endif
				}
				break;
				default:
				errno = EBADF;
 8003542:	f241 2184 	movw	r1, #4740	; 0x1284
 8003546:	2209      	movs	r2, #9
 8003548:	f2c2 0100 	movt	r1, #8192	; 0x2000
 800354c:	600a      	str	r2, [r1, #0]
 800354e:	f04f 32ff 	mov.w	r2, #4294967295
				return -1;
			}
	return len;
}
 8003552:	4610      	mov	r0, r2
 8003554:	bc10      	pop	{r4}
 8003556:	4770      	bx	lr
 */
int _write(int file, char *ptr, int len) {
	int n;
	switch (file) {
	case STDOUT_FILENO: /*stdout*/
		for (n = 0; n < len; n++) {
 8003558:	2a00      	cmp	r2, #0
 800355a:	ddfa      	ble.n	8003552 <_write+0x1a>
#if STDOUT_USART == 1
			while ((USART1->SR & USART_FLAG_TC) == (uint16_t)RESET) {}
 800355c:	f241 0400 	movw	r4, #4096	; 0x1000
 8003560:	f2c4 0401 	movt	r4, #16385	; 0x4001
 */
int _write(int file, char *ptr, int len) {
	int n;
	switch (file) {
	case STDOUT_FILENO: /*stdout*/
		for (n = 0; n < len; n++) {
 8003564:	f04f 0c00 	mov.w	ip, #0
#if STDOUT_USART == 1
			while ((USART1->SR & USART_FLAG_TC) == (uint16_t)RESET) {}
 8003568:	8823      	ldrh	r3, [r4, #0]
 800356a:	f013 0f40 	tst.w	r3, #64	; 0x40
 800356e:	d0fb      	beq.n	8003568 <_write+0x30>
			USART1->DR = (*ptr++ & (uint16_t)0x01FF);
 8003570:	f811 000c 	ldrb.w	r0, [r1, ip]
 */
int _write(int file, char *ptr, int len) {
	int n;
	switch (file) {
	case STDOUT_FILENO: /*stdout*/
		for (n = 0; n < len; n++) {
 8003574:	f10c 0c01 	add.w	ip, ip, #1
 8003578:	4594      	cmp	ip, r2
#if STDOUT_USART == 1
			while ((USART1->SR & USART_FLAG_TC) == (uint16_t)RESET) {}
			USART1->DR = (*ptr++ & (uint16_t)0x01FF);
 800357a:	80a0      	strh	r0, [r4, #4]
 */
int _write(int file, char *ptr, int len) {
	int n;
	switch (file) {
	case STDOUT_FILENO: /*stdout*/
		for (n = 0; n < len; n++) {
 800357c:	d1f4      	bne.n	8003568 <_write+0x30>
 800357e:	e7e8      	b.n	8003552 <_write+0x1a>
					USART3->DR = (*ptr++ & (uint16_t)0x01FF);
#endif
				}
				break;
				case STDERR_FILENO: /* stderr */
				for (n = 0; n < len; n++) {
 8003580:	2a00      	cmp	r2, #0
#if STDERR_USART == 1
					while ((USART1->SR & USART_FLAG_TC) == (uint16_t)RESET) {}
 8003582:	bfc2      	ittt	gt
 8003584:	f241 0400 	movwgt	r4, #4096	; 0x1000
 8003588:	f2c4 0401 	movtgt	r4, #16385	; 0x4001
 */
int _write(int file, char *ptr, int len) {
	int n;
	switch (file) {
	case STDOUT_FILENO: /*stdout*/
		for (n = 0; n < len; n++) {
 800358c:	f04f 0c00 	movgt.w	ip, #0
					USART3->DR = (*ptr++ & (uint16_t)0x01FF);
#endif
				}
				break;
				case STDERR_FILENO: /* stderr */
				for (n = 0; n < len; n++) {
 8003590:	dddf      	ble.n	8003552 <_write+0x1a>
#if STDERR_USART == 1
					while ((USART1->SR & USART_FLAG_TC) == (uint16_t)RESET) {}
 8003592:	8823      	ldrh	r3, [r4, #0]
 8003594:	f013 0f40 	tst.w	r3, #64	; 0x40
 8003598:	d0fb      	beq.n	8003592 <_write+0x5a>
					USART1->DR = (*ptr++ & (uint16_t)0x01FF);
 800359a:	f811 000c 	ldrb.w	r0, [r1, ip]
					USART3->DR = (*ptr++ & (uint16_t)0x01FF);
#endif
				}
				break;
				case STDERR_FILENO: /* stderr */
				for (n = 0; n < len; n++) {
 800359e:	f10c 0c01 	add.w	ip, ip, #1
 80035a2:	4594      	cmp	ip, r2
#if STDERR_USART == 1
					while ((USART1->SR & USART_FLAG_TC) == (uint16_t)RESET) {}
					USART1->DR = (*ptr++ & (uint16_t)0x01FF);
 80035a4:	80a0      	strh	r0, [r4, #4]
					USART3->DR = (*ptr++ & (uint16_t)0x01FF);
#endif
				}
				break;
				case STDERR_FILENO: /* stderr */
				for (n = 0; n < len; n++) {
 80035a6:	d1f4      	bne.n	8003592 <_write+0x5a>
 80035a8:	e7d3      	b.n	8003552 <_write+0x1a>
 80035aa:	bf00      	nop

080035ac <_sbrk>:
/*
 sbrk
 Increase program data space.
 Malloc and related functions depend on this
 */
caddr_t _sbrk(int incr) {
 80035ac:	b508      	push	{r3, lr}

	extern char _ebss; // Defined by the linker
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0) {
 80035ae:	f240 53ec 	movw	r3, #1516	; 0x5ec
 80035b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80035b6:	681a      	ldr	r2, [r3, #0]
 80035b8:	b1d2      	cbz	r2, 80035f0 <_sbrk+0x44>
 */
__attribute__( ( always_inline ) ) static __INLINE uint32_t __get_MSP(void)
{
  register uint32_t result;

  __ASM volatile ("MRS %0, msp\n" : "=r" (result) );
 80035ba:	f3ef 8108 	mrs	r1, MSP
		heap_end = &_ebss;
	}
	prev_heap_end = heap_end;

	char * stack = (char*) __get_MSP();
	if (heap_end + incr > stack) {
 80035be:	1810      	adds	r0, r2, r0
 80035c0:	4281      	cmp	r1, r0
		errno = ENOMEM;
		return (caddr_t) -1;
		//abort ();
	}

	heap_end += incr;
 80035c2:	bf28      	it	cs
 80035c4:	6018      	strcs	r0, [r3, #0]
		heap_end = &_ebss;
	}
	prev_heap_end = heap_end;

	char * stack = (char*) __get_MSP();
	if (heap_end + incr > stack) {
 80035c6:	d301      	bcc.n	80035cc <_sbrk+0x20>
	}

	heap_end += incr;
	return (caddr_t) prev_heap_end;

}
 80035c8:	4610      	mov	r0, r2
 80035ca:	bd08      	pop	{r3, pc}
	}
	prev_heap_end = heap_end;

	char * stack = (char*) __get_MSP();
	if (heap_end + incr > stack) {
		_write(STDERR_FILENO, "Heap and stack collision\n", 25);
 80035cc:	f647 01f4 	movw	r1, #30964	; 0x78f4
 80035d0:	2219      	movs	r2, #25
 80035d2:	f6c0 0100 	movt	r1, #2048	; 0x800
 80035d6:	2002      	movs	r0, #2
 80035d8:	f7ff ffae 	bl	8003538 <_write>
		errno = ENOMEM;
 80035dc:	f241 2384 	movw	r3, #4740	; 0x1284
 80035e0:	220c      	movs	r2, #12
 80035e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80035e6:	601a      	str	r2, [r3, #0]
 80035e8:	f04f 32ff 	mov.w	r2, #4294967295
	}

	heap_end += incr;
	return (caddr_t) prev_heap_end;

}
 80035ec:	4610      	mov	r0, r2
 80035ee:	bd08      	pop	{r3, pc}
	extern char _ebss; // Defined by the linker
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0) {
		heap_end = &_ebss;
 80035f0:	f241 2288 	movw	r2, #4744	; 0x1288
 80035f4:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80035f8:	601a      	str	r2, [r3, #0]
 80035fa:	e7de      	b.n	80035ba <_sbrk+0xe>

080035fc <_exit>:
char **environ = __env;

int _write(int file, char *ptr, int len);

void _exit(int status) {
	_write(1, "exit", 4);
 80035fc:	f647 1110 	movw	r1, #30992	; 0x7910
 8003600:	b508      	push	{r3, lr}
 8003602:	f6c0 0100 	movt	r1, #2048	; 0x800
 8003606:	2001      	movs	r0, #1
 8003608:	2204      	movs	r2, #4
 800360a:	f7ff ff95 	bl	8003538 <_write>
 800360e:	e7fe      	b.n	800360e <_exit+0x12>
 8003610:	08007ae8 	.word	0x08007ae8
 8003614:	20000000 	.word	0x20000000
 8003618:	200005ec 	.word	0x200005ec
 800361c:	200005ec 	.word	0x200005ec
 8003620:	20001288 	.word	0x20001288

08003624 <NMI_Handler>:
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
}
 8003624:	4770      	bx	lr
 8003626:	bf00      	nop

08003628 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8003628:	e7fe      	b.n	8003628 <HardFault_Handler>
 800362a:	bf00      	nop

0800362c <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 800362c:	e7fe      	b.n	800362c <MemManage_Handler>
 800362e:	bf00      	nop

08003630 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8003630:	e7fe      	b.n	8003630 <BusFault_Handler>
 8003632:	bf00      	nop

08003634 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8003634:	e7fe      	b.n	8003634 <UsageFault_Handler>
 8003636:	bf00      	nop

08003638 <SVC_Handler>:
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
}
 8003638:	4770      	bx	lr
 800363a:	bf00      	nop

0800363c <DebugMon_Handler>:
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
}
 800363c:	4770      	bx	lr
 800363e:	bf00      	nop

08003640 <PendSV_Handler>:
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
}
 8003640:	4770      	bx	lr
 8003642:	bf00      	nop

08003644 <SystemInit>:
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8003644:	f643 0300 	movw	r3, #14336	; 0x3800
 8003648:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800364c:	6818      	ldr	r0, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800364e:	2100      	movs	r1, #0
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8003650:	f040 0201 	orr.w	r2, r0, #1
 8003654:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8003656:	6099      	str	r1, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8003658:	6818      	ldr	r0, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 800365a:	f243 0210 	movw	r2, #12304	; 0x3010

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800365e:	f020 7c84 	bic.w	ip, r0, #17301504	; 0x1080000
 8003662:	f42c 3080 	bic.w	r0, ip, #65536	; 0x10000

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8003666:	f2c2 4200 	movt	r2, #9216	; 0x2400

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800366a:	6018      	str	r0, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 800366c:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800366e:	6818      	ldr	r0, [r3, #0]
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003670:	b082      	sub	sp, #8

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8003672:	f420 2080 	bic.w	r0, r0, #262144	; 0x40000
 8003676:	6018      	str	r0, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8003678:	60d9      	str	r1, [r3, #12]
static void SetSysClock(void)
{
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 800367a:	9101      	str	r1, [sp, #4]
 800367c:	9100      	str	r1, [sp, #0]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 800367e:	6818      	ldr	r0, [r3, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8003680:	461a      	mov	r2, r3
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 8003682:	f440 3180 	orr.w	r1, r0, #65536	; 0x10000
 8003686:	6019      	str	r1, [r3, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8003688:	6811      	ldr	r1, [r2, #0]
 800368a:	f401 3300 	and.w	r3, r1, #131072	; 0x20000
 800368e:	9300      	str	r3, [sp, #0]
    StartUpCounter++;
 8003690:	9801      	ldr	r0, [sp, #4]
 8003692:	1c41      	adds	r1, r0, #1
 8003694:	9101      	str	r1, [sp, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8003696:	9b00      	ldr	r3, [sp, #0]
 8003698:	b91b      	cbnz	r3, 80036a2 <SystemInit+0x5e>
 800369a:	9801      	ldr	r0, [sp, #4]
 800369c:	f5b0 6fa0 	cmp.w	r0, #1280	; 0x500
 80036a0:	d1f2      	bne.n	8003688 <SystemInit+0x44>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 80036a2:	f643 0100 	movw	r1, #14336	; 0x3800
 80036a6:	f2c4 0102 	movt	r1, #16386	; 0x4002
 80036aa:	680b      	ldr	r3, [r1, #0]
 80036ac:	f413 3200 	ands.w	r2, r3, #131072	; 0x20000
  {
    HSEStatus = (uint32_t)0x01;
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 80036b0:	bf08      	it	eq
 80036b2:	9200      	streq	r2, [sp, #0]
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
    StartUpCounter++;
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 80036b4:	d001      	beq.n	80036ba <SystemInit+0x76>
  {
    HSEStatus = (uint32_t)0x01;
 80036b6:	2001      	movs	r0, #1
 80036b8:	9000      	str	r0, [sp, #0]
  else
  {
    HSEStatus = (uint32_t)0x00;
  }

  if (HSEStatus == (uint32_t)0x01)
 80036ba:	9a00      	ldr	r2, [sp, #0]
 80036bc:	2a01      	cmp	r2, #1
 80036be:	d008      	beq.n	80036d2 <SystemInit+0x8e>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80036c0:	f64e 5000 	movw	r0, #60672	; 0xed00
 80036c4:	f2ce 0000 	movt	r0, #57344	; 0xe000
 80036c8:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
 80036cc:	6081      	str	r1, [r0, #8]
#endif
}
 80036ce:	b002      	add	sp, #8
 80036d0:	4770      	bx	lr
  }

  if (HSEStatus == (uint32_t)0x01)
  {
    /* Select regulator voltage output Scale 1 mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 80036d2:	f643 0300 	movw	r3, #14336	; 0x3800
 80036d6:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80036da:	6c19      	ldr	r1, [r3, #64]	; 0x40
    PWR->CR |= PWR_CR_VOS;
 80036dc:	f247 0200 	movw	r2, #28672	; 0x7000
  }

  if (HSEStatus == (uint32_t)0x01)
  {
    /* Select regulator voltage output Scale 1 mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 80036e0:	f041 5080 	orr.w	r0, r1, #268435456	; 0x10000000
 80036e4:	6418      	str	r0, [r3, #64]	; 0x40
    PWR->CR |= PWR_CR_VOS;
 80036e6:	f2c4 0200 	movt	r2, #16384	; 0x4000
 80036ea:	6811      	ldr	r1, [r2, #0]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;

    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 80036ec:	f245 4019 	movw	r0, #21529	; 0x5419

  if (HSEStatus == (uint32_t)0x01)
  {
    /* Select regulator voltage output Scale 1 mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
    PWR->CR |= PWR_CR_VOS;
 80036f0:	f441 4180 	orr.w	r1, r1, #16384	; 0x4000
 80036f4:	6011      	str	r1, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 80036f6:	6899      	ldr	r1, [r3, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;

    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 80036f8:	f2c0 7040 	movt	r0, #1856	; 0x740
    /* Select regulator voltage output Scale 1 mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
    PWR->CR |= PWR_CR_VOS;

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 80036fc:	6099      	str	r1, [r3, #8]
      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 80036fe:	689a      	ldr	r2, [r3, #8]

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8003700:	4619      	mov	r1, r3

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 8003702:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003706:	609a      	str	r2, [r3, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 8003708:	689a      	ldr	r2, [r3, #8]
 800370a:	f442 52a0 	orr.w	r2, r2, #5120	; 0x1400
 800370e:	609a      	str	r2, [r3, #8]

    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 8003710:	6058      	str	r0, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 8003712:	681a      	ldr	r2, [r3, #0]
 8003714:	f042 7080 	orr.w	r0, r2, #16777216	; 0x1000000
 8003718:	6018      	str	r0, [r3, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 800371a:	680a      	ldr	r2, [r1, #0]
 800371c:	f643 0300 	movw	r3, #14336	; 0x3800
 8003720:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 8003724:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8003728:	d0f7      	beq.n	800371a <SystemInit+0xd6>
    {
    }
   
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 800372a:	f643 4200 	movw	r2, #15360	; 0x3c00
 800372e:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8003732:	f240 6005 	movw	r0, #1541	; 0x605
 8003736:	6010      	str	r0, [r2, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8003738:	6899      	ldr	r1, [r3, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 800373a:	461a      	mov	r2, r3
   
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 800373c:	f021 0003 	bic.w	r0, r1, #3
 8003740:	6098      	str	r0, [r3, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 8003742:	6899      	ldr	r1, [r3, #8]
 8003744:	f041 0002 	orr.w	r0, r1, #2
 8003748:	6098      	str	r0, [r3, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 800374a:	6893      	ldr	r3, [r2, #8]
 800374c:	f003 0c0c 	and.w	ip, r3, #12
 8003750:	f1bc 0f08 	cmp.w	ip, #8
 8003754:	d1f9      	bne.n	800374a <SystemInit+0x106>
 8003756:	e7b3      	b.n	80036c0 <SystemInit+0x7c>

08003758 <SystemCoreClockUpdate>:
void SystemCoreClockUpdate(void)
{
  uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8003758:	f643 0300 	movw	r3, #14336	; 0x3800
 800375c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8003760:	689a      	ldr	r2, [r3, #8]

  switch (tmp)
 8003762:	f002 020c 	and.w	r2, r2, #12
 8003766:	2a04      	cmp	r2, #4
 8003768:	d016      	beq.n	8003798 <SystemCoreClockUpdate+0x40>
 800376a:	2a08      	cmp	r2, #8
 800376c:	d01e      	beq.n	80037ac <SystemCoreClockUpdate+0x54>

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
      SystemCoreClock = pllvco/pllp;
      break;
    default:
      SystemCoreClock = HSI_VALUE;
 800376e:	f240 03c4 	movw	r3, #196	; 0xc4
 8003772:	f242 4100 	movw	r1, #9216	; 0x2400
 8003776:	f2c0 01f4 	movt	r1, #244	; 0xf4
 800377a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800377e:	6019      	str	r1, [r3, #0]
      break;
  }
  /* Compute HCLK frequency --------------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 8003780:	f643 0000 	movw	r0, #14336	; 0x3800
 8003784:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8003788:	6882      	ldr	r2, [r0, #8]
 800378a:	f3c2 1003 	ubfx	r0, r2, #4, #4
 800378e:	18c2      	adds	r2, r0, r3
 8003790:	7910      	ldrb	r0, [r2, #4]
  /* HCLK frequency */
  SystemCoreClock >>= tmp;
 8003792:	40c1      	lsrs	r1, r0
 8003794:	6019      	str	r1, [r3, #0]
}
 8003796:	4770      	bx	lr
  {
    case 0x00:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
      break;
    case 0x04:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 8003798:	f240 03c4 	movw	r3, #196	; 0xc4
 800379c:	f241 2100 	movw	r1, #4608	; 0x1200
 80037a0:	f2c0 017a 	movt	r1, #122	; 0x7a
 80037a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80037a8:	6019      	str	r1, [r3, #0]
      break;
 80037aa:	e7e9      	b.n	8003780 <SystemCoreClockUpdate+0x28>
    case 0x08:  /* PLL used as system clock source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
         SYSCLK = PLL_VCO / PLL_P
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 80037ac:	6858      	ldr	r0, [r3, #4]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80037ae:	685a      	ldr	r2, [r3, #4]
      
      if (pllsource != 0)
 80037b0:	f410 0f80 	tst.w	r0, #4194304	; 0x400000
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 80037b4:	6859      	ldr	r1, [r3, #4]
 80037b6:	bf15      	itete	ne
 80037b8:	f241 2300 	movwne	r3, #4608	; 0x1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 80037bc:	f242 4300 	movweq	r3, #9216	; 0x2400
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
      
      if (pllsource != 0)
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 80037c0:	f2c0 037a 	movtne	r3, #122	; 0x7a
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 80037c4:	f2c0 03f4 	movteq	r3, #244	; 0xf4

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
         SYSCLK = PLL_VCO / PLL_P
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80037c8:	f002 0c3f 	and.w	ip, r2, #63	; 0x3f
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 80037cc:	fbb3 f2fc 	udiv	r2, r3, ip
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 80037d0:	f643 0300 	movw	r3, #14336	; 0x3800
 80037d4:	f2c4 0302 	movt	r3, #16386	; 0x4002
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 80037d8:	f3c1 1c88 	ubfx	ip, r1, #6, #9
 80037dc:	fb02 f10c 	mul.w	r1, r2, ip
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 80037e0:	685a      	ldr	r2, [r3, #4]
      SystemCoreClock = pllvco/pllp;
 80037e2:	f240 03c4 	movw	r3, #196	; 0xc4
 80037e6:	f3c2 4001 	ubfx	r0, r2, #16, #2
 80037ea:	1c42      	adds	r2, r0, #1
 80037ec:	0050      	lsls	r0, r2, #1
 80037ee:	fbb1 f1f0 	udiv	r1, r1, r0
 80037f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80037f6:	6019      	str	r1, [r3, #0]
      break;
 80037f8:	e7c2      	b.n	8003780 <SystemCoreClockUpdate+0x28>
 80037fa:	bf00      	nop
 80037fc:	0000      	lsls	r0, r0, #0
	...

08003800 <__aeabi_uidiv>:
 8003800:	1e4a      	subs	r2, r1, #1
 8003802:	bf08      	it	eq
 8003804:	4770      	bxeq	lr
 8003806:	f0c0 8124 	bcc.w	8003a52 <__aeabi_uidiv+0x252>
 800380a:	4288      	cmp	r0, r1
 800380c:	f240 8116 	bls.w	8003a3c <__aeabi_uidiv+0x23c>
 8003810:	4211      	tst	r1, r2
 8003812:	f000 8117 	beq.w	8003a44 <__aeabi_uidiv+0x244>
 8003816:	fab0 f380 	clz	r3, r0
 800381a:	fab1 f281 	clz	r2, r1
 800381e:	eba2 0303 	sub.w	r3, r2, r3
 8003822:	f1c3 031f 	rsb	r3, r3, #31
 8003826:	a204      	add	r2, pc, #16	; (adr r2, 8003838 <__aeabi_uidiv+0x38>)
 8003828:	eb02 1303 	add.w	r3, r2, r3, lsl #4
 800382c:	f04f 0200 	mov.w	r2, #0
 8003830:	469f      	mov	pc, r3
 8003832:	bf00      	nop
 8003834:	f3af 8000 	nop.w
 8003838:	ebb0 7fc1 	cmp.w	r0, r1, lsl #31
 800383c:	bf00      	nop
 800383e:	eb42 0202 	adc.w	r2, r2, r2
 8003842:	bf28      	it	cs
 8003844:	eba0 70c1 	subcs.w	r0, r0, r1, lsl #31
 8003848:	ebb0 7f81 	cmp.w	r0, r1, lsl #30
 800384c:	bf00      	nop
 800384e:	eb42 0202 	adc.w	r2, r2, r2
 8003852:	bf28      	it	cs
 8003854:	eba0 7081 	subcs.w	r0, r0, r1, lsl #30
 8003858:	ebb0 7f41 	cmp.w	r0, r1, lsl #29
 800385c:	bf00      	nop
 800385e:	eb42 0202 	adc.w	r2, r2, r2
 8003862:	bf28      	it	cs
 8003864:	eba0 7041 	subcs.w	r0, r0, r1, lsl #29
 8003868:	ebb0 7f01 	cmp.w	r0, r1, lsl #28
 800386c:	bf00      	nop
 800386e:	eb42 0202 	adc.w	r2, r2, r2
 8003872:	bf28      	it	cs
 8003874:	eba0 7001 	subcs.w	r0, r0, r1, lsl #28
 8003878:	ebb0 6fc1 	cmp.w	r0, r1, lsl #27
 800387c:	bf00      	nop
 800387e:	eb42 0202 	adc.w	r2, r2, r2
 8003882:	bf28      	it	cs
 8003884:	eba0 60c1 	subcs.w	r0, r0, r1, lsl #27
 8003888:	ebb0 6f81 	cmp.w	r0, r1, lsl #26
 800388c:	bf00      	nop
 800388e:	eb42 0202 	adc.w	r2, r2, r2
 8003892:	bf28      	it	cs
 8003894:	eba0 6081 	subcs.w	r0, r0, r1, lsl #26
 8003898:	ebb0 6f41 	cmp.w	r0, r1, lsl #25
 800389c:	bf00      	nop
 800389e:	eb42 0202 	adc.w	r2, r2, r2
 80038a2:	bf28      	it	cs
 80038a4:	eba0 6041 	subcs.w	r0, r0, r1, lsl #25
 80038a8:	ebb0 6f01 	cmp.w	r0, r1, lsl #24
 80038ac:	bf00      	nop
 80038ae:	eb42 0202 	adc.w	r2, r2, r2
 80038b2:	bf28      	it	cs
 80038b4:	eba0 6001 	subcs.w	r0, r0, r1, lsl #24
 80038b8:	ebb0 5fc1 	cmp.w	r0, r1, lsl #23
 80038bc:	bf00      	nop
 80038be:	eb42 0202 	adc.w	r2, r2, r2
 80038c2:	bf28      	it	cs
 80038c4:	eba0 50c1 	subcs.w	r0, r0, r1, lsl #23
 80038c8:	ebb0 5f81 	cmp.w	r0, r1, lsl #22
 80038cc:	bf00      	nop
 80038ce:	eb42 0202 	adc.w	r2, r2, r2
 80038d2:	bf28      	it	cs
 80038d4:	eba0 5081 	subcs.w	r0, r0, r1, lsl #22
 80038d8:	ebb0 5f41 	cmp.w	r0, r1, lsl #21
 80038dc:	bf00      	nop
 80038de:	eb42 0202 	adc.w	r2, r2, r2
 80038e2:	bf28      	it	cs
 80038e4:	eba0 5041 	subcs.w	r0, r0, r1, lsl #21
 80038e8:	ebb0 5f01 	cmp.w	r0, r1, lsl #20
 80038ec:	bf00      	nop
 80038ee:	eb42 0202 	adc.w	r2, r2, r2
 80038f2:	bf28      	it	cs
 80038f4:	eba0 5001 	subcs.w	r0, r0, r1, lsl #20
 80038f8:	ebb0 4fc1 	cmp.w	r0, r1, lsl #19
 80038fc:	bf00      	nop
 80038fe:	eb42 0202 	adc.w	r2, r2, r2
 8003902:	bf28      	it	cs
 8003904:	eba0 40c1 	subcs.w	r0, r0, r1, lsl #19
 8003908:	ebb0 4f81 	cmp.w	r0, r1, lsl #18
 800390c:	bf00      	nop
 800390e:	eb42 0202 	adc.w	r2, r2, r2
 8003912:	bf28      	it	cs
 8003914:	eba0 4081 	subcs.w	r0, r0, r1, lsl #18
 8003918:	ebb0 4f41 	cmp.w	r0, r1, lsl #17
 800391c:	bf00      	nop
 800391e:	eb42 0202 	adc.w	r2, r2, r2
 8003922:	bf28      	it	cs
 8003924:	eba0 4041 	subcs.w	r0, r0, r1, lsl #17
 8003928:	ebb0 4f01 	cmp.w	r0, r1, lsl #16
 800392c:	bf00      	nop
 800392e:	eb42 0202 	adc.w	r2, r2, r2
 8003932:	bf28      	it	cs
 8003934:	eba0 4001 	subcs.w	r0, r0, r1, lsl #16
 8003938:	ebb0 3fc1 	cmp.w	r0, r1, lsl #15
 800393c:	bf00      	nop
 800393e:	eb42 0202 	adc.w	r2, r2, r2
 8003942:	bf28      	it	cs
 8003944:	eba0 30c1 	subcs.w	r0, r0, r1, lsl #15
 8003948:	ebb0 3f81 	cmp.w	r0, r1, lsl #14
 800394c:	bf00      	nop
 800394e:	eb42 0202 	adc.w	r2, r2, r2
 8003952:	bf28      	it	cs
 8003954:	eba0 3081 	subcs.w	r0, r0, r1, lsl #14
 8003958:	ebb0 3f41 	cmp.w	r0, r1, lsl #13
 800395c:	bf00      	nop
 800395e:	eb42 0202 	adc.w	r2, r2, r2
 8003962:	bf28      	it	cs
 8003964:	eba0 3041 	subcs.w	r0, r0, r1, lsl #13
 8003968:	ebb0 3f01 	cmp.w	r0, r1, lsl #12
 800396c:	bf00      	nop
 800396e:	eb42 0202 	adc.w	r2, r2, r2
 8003972:	bf28      	it	cs
 8003974:	eba0 3001 	subcs.w	r0, r0, r1, lsl #12
 8003978:	ebb0 2fc1 	cmp.w	r0, r1, lsl #11
 800397c:	bf00      	nop
 800397e:	eb42 0202 	adc.w	r2, r2, r2
 8003982:	bf28      	it	cs
 8003984:	eba0 20c1 	subcs.w	r0, r0, r1, lsl #11
 8003988:	ebb0 2f81 	cmp.w	r0, r1, lsl #10
 800398c:	bf00      	nop
 800398e:	eb42 0202 	adc.w	r2, r2, r2
 8003992:	bf28      	it	cs
 8003994:	eba0 2081 	subcs.w	r0, r0, r1, lsl #10
 8003998:	ebb0 2f41 	cmp.w	r0, r1, lsl #9
 800399c:	bf00      	nop
 800399e:	eb42 0202 	adc.w	r2, r2, r2
 80039a2:	bf28      	it	cs
 80039a4:	eba0 2041 	subcs.w	r0, r0, r1, lsl #9
 80039a8:	ebb0 2f01 	cmp.w	r0, r1, lsl #8
 80039ac:	bf00      	nop
 80039ae:	eb42 0202 	adc.w	r2, r2, r2
 80039b2:	bf28      	it	cs
 80039b4:	eba0 2001 	subcs.w	r0, r0, r1, lsl #8
 80039b8:	ebb0 1fc1 	cmp.w	r0, r1, lsl #7
 80039bc:	bf00      	nop
 80039be:	eb42 0202 	adc.w	r2, r2, r2
 80039c2:	bf28      	it	cs
 80039c4:	eba0 10c1 	subcs.w	r0, r0, r1, lsl #7
 80039c8:	ebb0 1f81 	cmp.w	r0, r1, lsl #6
 80039cc:	bf00      	nop
 80039ce:	eb42 0202 	adc.w	r2, r2, r2
 80039d2:	bf28      	it	cs
 80039d4:	eba0 1081 	subcs.w	r0, r0, r1, lsl #6
 80039d8:	ebb0 1f41 	cmp.w	r0, r1, lsl #5
 80039dc:	bf00      	nop
 80039de:	eb42 0202 	adc.w	r2, r2, r2
 80039e2:	bf28      	it	cs
 80039e4:	eba0 1041 	subcs.w	r0, r0, r1, lsl #5
 80039e8:	ebb0 1f01 	cmp.w	r0, r1, lsl #4
 80039ec:	bf00      	nop
 80039ee:	eb42 0202 	adc.w	r2, r2, r2
 80039f2:	bf28      	it	cs
 80039f4:	eba0 1001 	subcs.w	r0, r0, r1, lsl #4
 80039f8:	ebb0 0fc1 	cmp.w	r0, r1, lsl #3
 80039fc:	bf00      	nop
 80039fe:	eb42 0202 	adc.w	r2, r2, r2
 8003a02:	bf28      	it	cs
 8003a04:	eba0 00c1 	subcs.w	r0, r0, r1, lsl #3
 8003a08:	ebb0 0f81 	cmp.w	r0, r1, lsl #2
 8003a0c:	bf00      	nop
 8003a0e:	eb42 0202 	adc.w	r2, r2, r2
 8003a12:	bf28      	it	cs
 8003a14:	eba0 0081 	subcs.w	r0, r0, r1, lsl #2
 8003a18:	ebb0 0f41 	cmp.w	r0, r1, lsl #1
 8003a1c:	bf00      	nop
 8003a1e:	eb42 0202 	adc.w	r2, r2, r2
 8003a22:	bf28      	it	cs
 8003a24:	eba0 0041 	subcs.w	r0, r0, r1, lsl #1
 8003a28:	ebb0 0f01 	cmp.w	r0, r1
 8003a2c:	bf00      	nop
 8003a2e:	eb42 0202 	adc.w	r2, r2, r2
 8003a32:	bf28      	it	cs
 8003a34:	eba0 0001 	subcs.w	r0, r0, r1
 8003a38:	4610      	mov	r0, r2
 8003a3a:	4770      	bx	lr
 8003a3c:	bf0c      	ite	eq
 8003a3e:	2001      	moveq	r0, #1
 8003a40:	2000      	movne	r0, #0
 8003a42:	4770      	bx	lr
 8003a44:	fab1 f281 	clz	r2, r1
 8003a48:	f1c2 021f 	rsb	r2, r2, #31
 8003a4c:	fa20 f002 	lsr.w	r0, r0, r2
 8003a50:	4770      	bx	lr
 8003a52:	b108      	cbz	r0, 8003a58 <__aeabi_uidiv+0x258>
 8003a54:	f04f 30ff 	mov.w	r0, #4294967295
 8003a58:	f000 b966 	b.w	8003d28 <__aeabi_idiv0>

08003a5c <__aeabi_uidivmod>:
 8003a5c:	2900      	cmp	r1, #0
 8003a5e:	d0f8      	beq.n	8003a52 <__aeabi_uidiv+0x252>
 8003a60:	e92d 4003 	stmdb	sp!, {r0, r1, lr}
 8003a64:	f7ff fecc 	bl	8003800 <__aeabi_uidiv>
 8003a68:	e8bd 4006 	ldmia.w	sp!, {r1, r2, lr}
 8003a6c:	fb02 f300 	mul.w	r3, r2, r0
 8003a70:	eba1 0103 	sub.w	r1, r1, r3
 8003a74:	4770      	bx	lr
 8003a76:	bf00      	nop

08003a78 <__aeabi_idiv>:
 8003a78:	2900      	cmp	r1, #0
 8003a7a:	f000 813e 	beq.w	8003cfa <.divsi3_nodiv0+0x27c>

08003a7e <.divsi3_nodiv0>:
 8003a7e:	ea80 0c01 	eor.w	ip, r0, r1
 8003a82:	bf48      	it	mi
 8003a84:	4249      	negmi	r1, r1
 8003a86:	1e4a      	subs	r2, r1, #1
 8003a88:	f000 811f 	beq.w	8003cca <.divsi3_nodiv0+0x24c>
 8003a8c:	1c03      	adds	r3, r0, #0
 8003a8e:	bf48      	it	mi
 8003a90:	4243      	negmi	r3, r0
 8003a92:	428b      	cmp	r3, r1
 8003a94:	f240 811e 	bls.w	8003cd4 <.divsi3_nodiv0+0x256>
 8003a98:	4211      	tst	r1, r2
 8003a9a:	f000 8123 	beq.w	8003ce4 <.divsi3_nodiv0+0x266>
 8003a9e:	fab3 f283 	clz	r2, r3
 8003aa2:	fab1 f081 	clz	r0, r1
 8003aa6:	eba0 0202 	sub.w	r2, r0, r2
 8003aaa:	f1c2 021f 	rsb	r2, r2, #31
 8003aae:	a004      	add	r0, pc, #16	; (adr r0, 8003ac0 <.divsi3_nodiv0+0x42>)
 8003ab0:	eb00 1202 	add.w	r2, r0, r2, lsl #4
 8003ab4:	f04f 0000 	mov.w	r0, #0
 8003ab8:	4697      	mov	pc, r2
 8003aba:	bf00      	nop
 8003abc:	f3af 8000 	nop.w
 8003ac0:	ebb3 7fc1 	cmp.w	r3, r1, lsl #31
 8003ac4:	bf00      	nop
 8003ac6:	eb40 0000 	adc.w	r0, r0, r0
 8003aca:	bf28      	it	cs
 8003acc:	eba3 73c1 	subcs.w	r3, r3, r1, lsl #31
 8003ad0:	ebb3 7f81 	cmp.w	r3, r1, lsl #30
 8003ad4:	bf00      	nop
 8003ad6:	eb40 0000 	adc.w	r0, r0, r0
 8003ada:	bf28      	it	cs
 8003adc:	eba3 7381 	subcs.w	r3, r3, r1, lsl #30
 8003ae0:	ebb3 7f41 	cmp.w	r3, r1, lsl #29
 8003ae4:	bf00      	nop
 8003ae6:	eb40 0000 	adc.w	r0, r0, r0
 8003aea:	bf28      	it	cs
 8003aec:	eba3 7341 	subcs.w	r3, r3, r1, lsl #29
 8003af0:	ebb3 7f01 	cmp.w	r3, r1, lsl #28
 8003af4:	bf00      	nop
 8003af6:	eb40 0000 	adc.w	r0, r0, r0
 8003afa:	bf28      	it	cs
 8003afc:	eba3 7301 	subcs.w	r3, r3, r1, lsl #28
 8003b00:	ebb3 6fc1 	cmp.w	r3, r1, lsl #27
 8003b04:	bf00      	nop
 8003b06:	eb40 0000 	adc.w	r0, r0, r0
 8003b0a:	bf28      	it	cs
 8003b0c:	eba3 63c1 	subcs.w	r3, r3, r1, lsl #27
 8003b10:	ebb3 6f81 	cmp.w	r3, r1, lsl #26
 8003b14:	bf00      	nop
 8003b16:	eb40 0000 	adc.w	r0, r0, r0
 8003b1a:	bf28      	it	cs
 8003b1c:	eba3 6381 	subcs.w	r3, r3, r1, lsl #26
 8003b20:	ebb3 6f41 	cmp.w	r3, r1, lsl #25
 8003b24:	bf00      	nop
 8003b26:	eb40 0000 	adc.w	r0, r0, r0
 8003b2a:	bf28      	it	cs
 8003b2c:	eba3 6341 	subcs.w	r3, r3, r1, lsl #25
 8003b30:	ebb3 6f01 	cmp.w	r3, r1, lsl #24
 8003b34:	bf00      	nop
 8003b36:	eb40 0000 	adc.w	r0, r0, r0
 8003b3a:	bf28      	it	cs
 8003b3c:	eba3 6301 	subcs.w	r3, r3, r1, lsl #24
 8003b40:	ebb3 5fc1 	cmp.w	r3, r1, lsl #23
 8003b44:	bf00      	nop
 8003b46:	eb40 0000 	adc.w	r0, r0, r0
 8003b4a:	bf28      	it	cs
 8003b4c:	eba3 53c1 	subcs.w	r3, r3, r1, lsl #23
 8003b50:	ebb3 5f81 	cmp.w	r3, r1, lsl #22
 8003b54:	bf00      	nop
 8003b56:	eb40 0000 	adc.w	r0, r0, r0
 8003b5a:	bf28      	it	cs
 8003b5c:	eba3 5381 	subcs.w	r3, r3, r1, lsl #22
 8003b60:	ebb3 5f41 	cmp.w	r3, r1, lsl #21
 8003b64:	bf00      	nop
 8003b66:	eb40 0000 	adc.w	r0, r0, r0
 8003b6a:	bf28      	it	cs
 8003b6c:	eba3 5341 	subcs.w	r3, r3, r1, lsl #21
 8003b70:	ebb3 5f01 	cmp.w	r3, r1, lsl #20
 8003b74:	bf00      	nop
 8003b76:	eb40 0000 	adc.w	r0, r0, r0
 8003b7a:	bf28      	it	cs
 8003b7c:	eba3 5301 	subcs.w	r3, r3, r1, lsl #20
 8003b80:	ebb3 4fc1 	cmp.w	r3, r1, lsl #19
 8003b84:	bf00      	nop
 8003b86:	eb40 0000 	adc.w	r0, r0, r0
 8003b8a:	bf28      	it	cs
 8003b8c:	eba3 43c1 	subcs.w	r3, r3, r1, lsl #19
 8003b90:	ebb3 4f81 	cmp.w	r3, r1, lsl #18
 8003b94:	bf00      	nop
 8003b96:	eb40 0000 	adc.w	r0, r0, r0
 8003b9a:	bf28      	it	cs
 8003b9c:	eba3 4381 	subcs.w	r3, r3, r1, lsl #18
 8003ba0:	ebb3 4f41 	cmp.w	r3, r1, lsl #17
 8003ba4:	bf00      	nop
 8003ba6:	eb40 0000 	adc.w	r0, r0, r0
 8003baa:	bf28      	it	cs
 8003bac:	eba3 4341 	subcs.w	r3, r3, r1, lsl #17
 8003bb0:	ebb3 4f01 	cmp.w	r3, r1, lsl #16
 8003bb4:	bf00      	nop
 8003bb6:	eb40 0000 	adc.w	r0, r0, r0
 8003bba:	bf28      	it	cs
 8003bbc:	eba3 4301 	subcs.w	r3, r3, r1, lsl #16
 8003bc0:	ebb3 3fc1 	cmp.w	r3, r1, lsl #15
 8003bc4:	bf00      	nop
 8003bc6:	eb40 0000 	adc.w	r0, r0, r0
 8003bca:	bf28      	it	cs
 8003bcc:	eba3 33c1 	subcs.w	r3, r3, r1, lsl #15
 8003bd0:	ebb3 3f81 	cmp.w	r3, r1, lsl #14
 8003bd4:	bf00      	nop
 8003bd6:	eb40 0000 	adc.w	r0, r0, r0
 8003bda:	bf28      	it	cs
 8003bdc:	eba3 3381 	subcs.w	r3, r3, r1, lsl #14
 8003be0:	ebb3 3f41 	cmp.w	r3, r1, lsl #13
 8003be4:	bf00      	nop
 8003be6:	eb40 0000 	adc.w	r0, r0, r0
 8003bea:	bf28      	it	cs
 8003bec:	eba3 3341 	subcs.w	r3, r3, r1, lsl #13
 8003bf0:	ebb3 3f01 	cmp.w	r3, r1, lsl #12
 8003bf4:	bf00      	nop
 8003bf6:	eb40 0000 	adc.w	r0, r0, r0
 8003bfa:	bf28      	it	cs
 8003bfc:	eba3 3301 	subcs.w	r3, r3, r1, lsl #12
 8003c00:	ebb3 2fc1 	cmp.w	r3, r1, lsl #11
 8003c04:	bf00      	nop
 8003c06:	eb40 0000 	adc.w	r0, r0, r0
 8003c0a:	bf28      	it	cs
 8003c0c:	eba3 23c1 	subcs.w	r3, r3, r1, lsl #11
 8003c10:	ebb3 2f81 	cmp.w	r3, r1, lsl #10
 8003c14:	bf00      	nop
 8003c16:	eb40 0000 	adc.w	r0, r0, r0
 8003c1a:	bf28      	it	cs
 8003c1c:	eba3 2381 	subcs.w	r3, r3, r1, lsl #10
 8003c20:	ebb3 2f41 	cmp.w	r3, r1, lsl #9
 8003c24:	bf00      	nop
 8003c26:	eb40 0000 	adc.w	r0, r0, r0
 8003c2a:	bf28      	it	cs
 8003c2c:	eba3 2341 	subcs.w	r3, r3, r1, lsl #9
 8003c30:	ebb3 2f01 	cmp.w	r3, r1, lsl #8
 8003c34:	bf00      	nop
 8003c36:	eb40 0000 	adc.w	r0, r0, r0
 8003c3a:	bf28      	it	cs
 8003c3c:	eba3 2301 	subcs.w	r3, r3, r1, lsl #8
 8003c40:	ebb3 1fc1 	cmp.w	r3, r1, lsl #7
 8003c44:	bf00      	nop
 8003c46:	eb40 0000 	adc.w	r0, r0, r0
 8003c4a:	bf28      	it	cs
 8003c4c:	eba3 13c1 	subcs.w	r3, r3, r1, lsl #7
 8003c50:	ebb3 1f81 	cmp.w	r3, r1, lsl #6
 8003c54:	bf00      	nop
 8003c56:	eb40 0000 	adc.w	r0, r0, r0
 8003c5a:	bf28      	it	cs
 8003c5c:	eba3 1381 	subcs.w	r3, r3, r1, lsl #6
 8003c60:	ebb3 1f41 	cmp.w	r3, r1, lsl #5
 8003c64:	bf00      	nop
 8003c66:	eb40 0000 	adc.w	r0, r0, r0
 8003c6a:	bf28      	it	cs
 8003c6c:	eba3 1341 	subcs.w	r3, r3, r1, lsl #5
 8003c70:	ebb3 1f01 	cmp.w	r3, r1, lsl #4
 8003c74:	bf00      	nop
 8003c76:	eb40 0000 	adc.w	r0, r0, r0
 8003c7a:	bf28      	it	cs
 8003c7c:	eba3 1301 	subcs.w	r3, r3, r1, lsl #4
 8003c80:	ebb3 0fc1 	cmp.w	r3, r1, lsl #3
 8003c84:	bf00      	nop
 8003c86:	eb40 0000 	adc.w	r0, r0, r0
 8003c8a:	bf28      	it	cs
 8003c8c:	eba3 03c1 	subcs.w	r3, r3, r1, lsl #3
 8003c90:	ebb3 0f81 	cmp.w	r3, r1, lsl #2
 8003c94:	bf00      	nop
 8003c96:	eb40 0000 	adc.w	r0, r0, r0
 8003c9a:	bf28      	it	cs
 8003c9c:	eba3 0381 	subcs.w	r3, r3, r1, lsl #2
 8003ca0:	ebb3 0f41 	cmp.w	r3, r1, lsl #1
 8003ca4:	bf00      	nop
 8003ca6:	eb40 0000 	adc.w	r0, r0, r0
 8003caa:	bf28      	it	cs
 8003cac:	eba3 0341 	subcs.w	r3, r3, r1, lsl #1
 8003cb0:	ebb3 0f01 	cmp.w	r3, r1
 8003cb4:	bf00      	nop
 8003cb6:	eb40 0000 	adc.w	r0, r0, r0
 8003cba:	bf28      	it	cs
 8003cbc:	eba3 0301 	subcs.w	r3, r3, r1
 8003cc0:	f1bc 0f00 	cmp.w	ip, #0
 8003cc4:	bf48      	it	mi
 8003cc6:	4240      	negmi	r0, r0
 8003cc8:	4770      	bx	lr
 8003cca:	ea9c 0f00 	teq	ip, r0
 8003cce:	bf48      	it	mi
 8003cd0:	4240      	negmi	r0, r0
 8003cd2:	4770      	bx	lr
 8003cd4:	bf38      	it	cc
 8003cd6:	2000      	movcc	r0, #0
 8003cd8:	bf04      	itt	eq
 8003cda:	ea4f 70ec 	moveq.w	r0, ip, asr #31
 8003cde:	f040 0001 	orreq.w	r0, r0, #1
 8003ce2:	4770      	bx	lr
 8003ce4:	fab1 f281 	clz	r2, r1
 8003ce8:	f1c2 021f 	rsb	r2, r2, #31
 8003cec:	f1bc 0f00 	cmp.w	ip, #0
 8003cf0:	fa23 f002 	lsr.w	r0, r3, r2
 8003cf4:	bf48      	it	mi
 8003cf6:	4240      	negmi	r0, r0
 8003cf8:	4770      	bx	lr
 8003cfa:	2800      	cmp	r0, #0
 8003cfc:	bfc8      	it	gt
 8003cfe:	f06f 4000 	mvngt.w	r0, #2147483648	; 0x80000000
 8003d02:	bfb8      	it	lt
 8003d04:	f04f 4000 	movlt.w	r0, #2147483648	; 0x80000000
 8003d08:	f000 b80e 	b.w	8003d28 <__aeabi_idiv0>

08003d0c <__aeabi_idivmod>:
 8003d0c:	2900      	cmp	r1, #0
 8003d0e:	d0f4      	beq.n	8003cfa <.divsi3_nodiv0+0x27c>
 8003d10:	e92d 4003 	stmdb	sp!, {r0, r1, lr}
 8003d14:	f7ff feb3 	bl	8003a7e <.divsi3_nodiv0>
 8003d18:	e8bd 4006 	ldmia.w	sp!, {r1, r2, lr}
 8003d1c:	fb02 f300 	mul.w	r3, r2, r0
 8003d20:	eba1 0103 	sub.w	r1, r1, r3
 8003d24:	4770      	bx	lr
 8003d26:	bf00      	nop

08003d28 <__aeabi_idiv0>:
 8003d28:	4770      	bx	lr
 8003d2a:	bf00      	nop

08003d2c <__aeabi_drsub>:
 8003d2c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8003d30:	e002      	b.n	8003d38 <__adddf3>
 8003d32:	bf00      	nop

08003d34 <__aeabi_dsub>:
 8003d34:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08003d38 <__adddf3>:
 8003d38:	b530      	push	{r4, r5, lr}
 8003d3a:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8003d3e:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8003d42:	ea94 0f05 	teq	r4, r5
 8003d46:	bf08      	it	eq
 8003d48:	ea90 0f02 	teqeq	r0, r2
 8003d4c:	bf1f      	itttt	ne
 8003d4e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8003d52:	ea55 0c02 	orrsne.w	ip, r5, r2
 8003d56:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8003d5a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8003d5e:	f000 80e2 	beq.w	8003f26 <__adddf3+0x1ee>
 8003d62:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8003d66:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8003d6a:	bfb8      	it	lt
 8003d6c:	426d      	neglt	r5, r5
 8003d6e:	dd0c      	ble.n	8003d8a <__adddf3+0x52>
 8003d70:	442c      	add	r4, r5
 8003d72:	ea80 0202 	eor.w	r2, r0, r2
 8003d76:	ea81 0303 	eor.w	r3, r1, r3
 8003d7a:	ea82 0000 	eor.w	r0, r2, r0
 8003d7e:	ea83 0101 	eor.w	r1, r3, r1
 8003d82:	ea80 0202 	eor.w	r2, r0, r2
 8003d86:	ea81 0303 	eor.w	r3, r1, r3
 8003d8a:	2d36      	cmp	r5, #54	; 0x36
 8003d8c:	bf88      	it	hi
 8003d8e:	bd30      	pophi	{r4, r5, pc}
 8003d90:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8003d94:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8003d98:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8003d9c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8003da0:	d002      	beq.n	8003da8 <__adddf3+0x70>
 8003da2:	4240      	negs	r0, r0
 8003da4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8003da8:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8003dac:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8003db0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8003db4:	d002      	beq.n	8003dbc <__adddf3+0x84>
 8003db6:	4252      	negs	r2, r2
 8003db8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8003dbc:	ea94 0f05 	teq	r4, r5
 8003dc0:	f000 80a7 	beq.w	8003f12 <__adddf3+0x1da>
 8003dc4:	f1a4 0401 	sub.w	r4, r4, #1
 8003dc8:	f1d5 0e20 	rsbs	lr, r5, #32
 8003dcc:	db0d      	blt.n	8003dea <__adddf3+0xb2>
 8003dce:	fa02 fc0e 	lsl.w	ip, r2, lr
 8003dd2:	fa22 f205 	lsr.w	r2, r2, r5
 8003dd6:	1880      	adds	r0, r0, r2
 8003dd8:	f141 0100 	adc.w	r1, r1, #0
 8003ddc:	fa03 f20e 	lsl.w	r2, r3, lr
 8003de0:	1880      	adds	r0, r0, r2
 8003de2:	fa43 f305 	asr.w	r3, r3, r5
 8003de6:	4159      	adcs	r1, r3
 8003de8:	e00e      	b.n	8003e08 <__adddf3+0xd0>
 8003dea:	f1a5 0520 	sub.w	r5, r5, #32
 8003dee:	f10e 0e20 	add.w	lr, lr, #32
 8003df2:	2a01      	cmp	r2, #1
 8003df4:	fa03 fc0e 	lsl.w	ip, r3, lr
 8003df8:	bf28      	it	cs
 8003dfa:	f04c 0c02 	orrcs.w	ip, ip, #2
 8003dfe:	fa43 f305 	asr.w	r3, r3, r5
 8003e02:	18c0      	adds	r0, r0, r3
 8003e04:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8003e08:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8003e0c:	d507      	bpl.n	8003e1e <__adddf3+0xe6>
 8003e0e:	f04f 0e00 	mov.w	lr, #0
 8003e12:	f1dc 0c00 	rsbs	ip, ip, #0
 8003e16:	eb7e 0000 	sbcs.w	r0, lr, r0
 8003e1a:	eb6e 0101 	sbc.w	r1, lr, r1
 8003e1e:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8003e22:	d31b      	bcc.n	8003e5c <__adddf3+0x124>
 8003e24:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8003e28:	d30c      	bcc.n	8003e44 <__adddf3+0x10c>
 8003e2a:	0849      	lsrs	r1, r1, #1
 8003e2c:	ea5f 0030 	movs.w	r0, r0, rrx
 8003e30:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8003e34:	f104 0401 	add.w	r4, r4, #1
 8003e38:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8003e3c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8003e40:	f080 809a 	bcs.w	8003f78 <__adddf3+0x240>
 8003e44:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8003e48:	bf08      	it	eq
 8003e4a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8003e4e:	f150 0000 	adcs.w	r0, r0, #0
 8003e52:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8003e56:	ea41 0105 	orr.w	r1, r1, r5
 8003e5a:	bd30      	pop	{r4, r5, pc}
 8003e5c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8003e60:	4140      	adcs	r0, r0
 8003e62:	eb41 0101 	adc.w	r1, r1, r1
 8003e66:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8003e6a:	f1a4 0401 	sub.w	r4, r4, #1
 8003e6e:	d1e9      	bne.n	8003e44 <__adddf3+0x10c>
 8003e70:	f091 0f00 	teq	r1, #0
 8003e74:	bf04      	itt	eq
 8003e76:	4601      	moveq	r1, r0
 8003e78:	2000      	moveq	r0, #0
 8003e7a:	fab1 f381 	clz	r3, r1
 8003e7e:	bf08      	it	eq
 8003e80:	3320      	addeq	r3, #32
 8003e82:	f1a3 030b 	sub.w	r3, r3, #11
 8003e86:	f1b3 0220 	subs.w	r2, r3, #32
 8003e8a:	da0c      	bge.n	8003ea6 <__adddf3+0x16e>
 8003e8c:	320c      	adds	r2, #12
 8003e8e:	dd08      	ble.n	8003ea2 <__adddf3+0x16a>
 8003e90:	f102 0c14 	add.w	ip, r2, #20
 8003e94:	f1c2 020c 	rsb	r2, r2, #12
 8003e98:	fa01 f00c 	lsl.w	r0, r1, ip
 8003e9c:	fa21 f102 	lsr.w	r1, r1, r2
 8003ea0:	e00c      	b.n	8003ebc <__adddf3+0x184>
 8003ea2:	f102 0214 	add.w	r2, r2, #20
 8003ea6:	bfd8      	it	le
 8003ea8:	f1c2 0c20 	rsble	ip, r2, #32
 8003eac:	fa01 f102 	lsl.w	r1, r1, r2
 8003eb0:	fa20 fc0c 	lsr.w	ip, r0, ip
 8003eb4:	bfdc      	itt	le
 8003eb6:	ea41 010c 	orrle.w	r1, r1, ip
 8003eba:	4090      	lslle	r0, r2
 8003ebc:	1ae4      	subs	r4, r4, r3
 8003ebe:	bfa2      	ittt	ge
 8003ec0:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8003ec4:	4329      	orrge	r1, r5
 8003ec6:	bd30      	popge	{r4, r5, pc}
 8003ec8:	ea6f 0404 	mvn.w	r4, r4
 8003ecc:	3c1f      	subs	r4, #31
 8003ece:	da1c      	bge.n	8003f0a <__adddf3+0x1d2>
 8003ed0:	340c      	adds	r4, #12
 8003ed2:	dc0e      	bgt.n	8003ef2 <__adddf3+0x1ba>
 8003ed4:	f104 0414 	add.w	r4, r4, #20
 8003ed8:	f1c4 0220 	rsb	r2, r4, #32
 8003edc:	fa20 f004 	lsr.w	r0, r0, r4
 8003ee0:	fa01 f302 	lsl.w	r3, r1, r2
 8003ee4:	ea40 0003 	orr.w	r0, r0, r3
 8003ee8:	fa21 f304 	lsr.w	r3, r1, r4
 8003eec:	ea45 0103 	orr.w	r1, r5, r3
 8003ef0:	bd30      	pop	{r4, r5, pc}
 8003ef2:	f1c4 040c 	rsb	r4, r4, #12
 8003ef6:	f1c4 0220 	rsb	r2, r4, #32
 8003efa:	fa20 f002 	lsr.w	r0, r0, r2
 8003efe:	fa01 f304 	lsl.w	r3, r1, r4
 8003f02:	ea40 0003 	orr.w	r0, r0, r3
 8003f06:	4629      	mov	r1, r5
 8003f08:	bd30      	pop	{r4, r5, pc}
 8003f0a:	fa21 f004 	lsr.w	r0, r1, r4
 8003f0e:	4629      	mov	r1, r5
 8003f10:	bd30      	pop	{r4, r5, pc}
 8003f12:	f094 0f00 	teq	r4, #0
 8003f16:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8003f1a:	bf06      	itte	eq
 8003f1c:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8003f20:	3401      	addeq	r4, #1
 8003f22:	3d01      	subne	r5, #1
 8003f24:	e74e      	b.n	8003dc4 <__adddf3+0x8c>
 8003f26:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8003f2a:	bf18      	it	ne
 8003f2c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8003f30:	d029      	beq.n	8003f86 <__adddf3+0x24e>
 8003f32:	ea94 0f05 	teq	r4, r5
 8003f36:	bf08      	it	eq
 8003f38:	ea90 0f02 	teqeq	r0, r2
 8003f3c:	d005      	beq.n	8003f4a <__adddf3+0x212>
 8003f3e:	ea54 0c00 	orrs.w	ip, r4, r0
 8003f42:	bf04      	itt	eq
 8003f44:	4619      	moveq	r1, r3
 8003f46:	4610      	moveq	r0, r2
 8003f48:	bd30      	pop	{r4, r5, pc}
 8003f4a:	ea91 0f03 	teq	r1, r3
 8003f4e:	bf1e      	ittt	ne
 8003f50:	2100      	movne	r1, #0
 8003f52:	2000      	movne	r0, #0
 8003f54:	bd30      	popne	{r4, r5, pc}
 8003f56:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8003f5a:	d105      	bne.n	8003f68 <__adddf3+0x230>
 8003f5c:	0040      	lsls	r0, r0, #1
 8003f5e:	4149      	adcs	r1, r1
 8003f60:	bf28      	it	cs
 8003f62:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8003f66:	bd30      	pop	{r4, r5, pc}
 8003f68:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8003f6c:	bf3c      	itt	cc
 8003f6e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8003f72:	bd30      	popcc	{r4, r5, pc}
 8003f74:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8003f78:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8003f7c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8003f80:	f04f 0000 	mov.w	r0, #0
 8003f84:	bd30      	pop	{r4, r5, pc}
 8003f86:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8003f8a:	bf1a      	itte	ne
 8003f8c:	4619      	movne	r1, r3
 8003f8e:	4610      	movne	r0, r2
 8003f90:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8003f94:	bf1c      	itt	ne
 8003f96:	460b      	movne	r3, r1
 8003f98:	4602      	movne	r2, r0
 8003f9a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8003f9e:	bf06      	itte	eq
 8003fa0:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8003fa4:	ea91 0f03 	teqeq	r1, r3
 8003fa8:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8003fac:	bd30      	pop	{r4, r5, pc}
 8003fae:	bf00      	nop

08003fb0 <__aeabi_ui2d>:
 8003fb0:	f090 0f00 	teq	r0, #0
 8003fb4:	bf04      	itt	eq
 8003fb6:	2100      	moveq	r1, #0
 8003fb8:	4770      	bxeq	lr
 8003fba:	b530      	push	{r4, r5, lr}
 8003fbc:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8003fc0:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8003fc4:	f04f 0500 	mov.w	r5, #0
 8003fc8:	f04f 0100 	mov.w	r1, #0
 8003fcc:	e750      	b.n	8003e70 <__adddf3+0x138>
 8003fce:	bf00      	nop

08003fd0 <__aeabi_i2d>:
 8003fd0:	f090 0f00 	teq	r0, #0
 8003fd4:	bf04      	itt	eq
 8003fd6:	2100      	moveq	r1, #0
 8003fd8:	4770      	bxeq	lr
 8003fda:	b530      	push	{r4, r5, lr}
 8003fdc:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8003fe0:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8003fe4:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8003fe8:	bf48      	it	mi
 8003fea:	4240      	negmi	r0, r0
 8003fec:	f04f 0100 	mov.w	r1, #0
 8003ff0:	e73e      	b.n	8003e70 <__adddf3+0x138>
 8003ff2:	bf00      	nop

08003ff4 <__aeabi_f2d>:
 8003ff4:	0042      	lsls	r2, r0, #1
 8003ff6:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8003ffa:	ea4f 0131 	mov.w	r1, r1, rrx
 8003ffe:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8004002:	bf1f      	itttt	ne
 8004004:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8004008:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 800400c:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8004010:	4770      	bxne	lr
 8004012:	f092 0f00 	teq	r2, #0
 8004016:	bf14      	ite	ne
 8004018:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 800401c:	4770      	bxeq	lr
 800401e:	b530      	push	{r4, r5, lr}
 8004020:	f44f 7460 	mov.w	r4, #896	; 0x380
 8004024:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8004028:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800402c:	e720      	b.n	8003e70 <__adddf3+0x138>
 800402e:	bf00      	nop

08004030 <__aeabi_ul2d>:
 8004030:	ea50 0201 	orrs.w	r2, r0, r1
 8004034:	bf08      	it	eq
 8004036:	4770      	bxeq	lr
 8004038:	b530      	push	{r4, r5, lr}
 800403a:	f04f 0500 	mov.w	r5, #0
 800403e:	e00a      	b.n	8004056 <__aeabi_l2d+0x16>

08004040 <__aeabi_l2d>:
 8004040:	ea50 0201 	orrs.w	r2, r0, r1
 8004044:	bf08      	it	eq
 8004046:	4770      	bxeq	lr
 8004048:	b530      	push	{r4, r5, lr}
 800404a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800404e:	d502      	bpl.n	8004056 <__aeabi_l2d+0x16>
 8004050:	4240      	negs	r0, r0
 8004052:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8004056:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800405a:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800405e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8004062:	f43f aedc 	beq.w	8003e1e <__adddf3+0xe6>
 8004066:	f04f 0203 	mov.w	r2, #3
 800406a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800406e:	bf18      	it	ne
 8004070:	3203      	addne	r2, #3
 8004072:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8004076:	bf18      	it	ne
 8004078:	3203      	addne	r2, #3
 800407a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800407e:	f1c2 0320 	rsb	r3, r2, #32
 8004082:	fa00 fc03 	lsl.w	ip, r0, r3
 8004086:	fa20 f002 	lsr.w	r0, r0, r2
 800408a:	fa01 fe03 	lsl.w	lr, r1, r3
 800408e:	ea40 000e 	orr.w	r0, r0, lr
 8004092:	fa21 f102 	lsr.w	r1, r1, r2
 8004096:	4414      	add	r4, r2
 8004098:	e6c1      	b.n	8003e1e <__adddf3+0xe6>
 800409a:	bf00      	nop

0800409c <__aeabi_dmul>:
 800409c:	b570      	push	{r4, r5, r6, lr}
 800409e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80040a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80040a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80040aa:	bf1d      	ittte	ne
 80040ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80040b0:	ea94 0f0c 	teqne	r4, ip
 80040b4:	ea95 0f0c 	teqne	r5, ip
 80040b8:	f000 f8de 	bleq	8004278 <__aeabi_dmul+0x1dc>
 80040bc:	442c      	add	r4, r5
 80040be:	ea81 0603 	eor.w	r6, r1, r3
 80040c2:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80040c6:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80040ca:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80040ce:	bf18      	it	ne
 80040d0:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80040d4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80040d8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80040dc:	d038      	beq.n	8004150 <__aeabi_dmul+0xb4>
 80040de:	fba0 ce02 	umull	ip, lr, r0, r2
 80040e2:	f04f 0500 	mov.w	r5, #0
 80040e6:	fbe1 e502 	umlal	lr, r5, r1, r2
 80040ea:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80040ee:	fbe0 e503 	umlal	lr, r5, r0, r3
 80040f2:	f04f 0600 	mov.w	r6, #0
 80040f6:	fbe1 5603 	umlal	r5, r6, r1, r3
 80040fa:	f09c 0f00 	teq	ip, #0
 80040fe:	bf18      	it	ne
 8004100:	f04e 0e01 	orrne.w	lr, lr, #1
 8004104:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8004108:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 800410c:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8004110:	d204      	bcs.n	800411c <__aeabi_dmul+0x80>
 8004112:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8004116:	416d      	adcs	r5, r5
 8004118:	eb46 0606 	adc.w	r6, r6, r6
 800411c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8004120:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8004124:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8004128:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 800412c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8004130:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8004134:	bf88      	it	hi
 8004136:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800413a:	d81e      	bhi.n	800417a <__aeabi_dmul+0xde>
 800413c:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8004140:	bf08      	it	eq
 8004142:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8004146:	f150 0000 	adcs.w	r0, r0, #0
 800414a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800414e:	bd70      	pop	{r4, r5, r6, pc}
 8004150:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8004154:	ea46 0101 	orr.w	r1, r6, r1
 8004158:	ea40 0002 	orr.w	r0, r0, r2
 800415c:	ea81 0103 	eor.w	r1, r1, r3
 8004160:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8004164:	bfc2      	ittt	gt
 8004166:	ebd4 050c 	rsbsgt	r5, r4, ip
 800416a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800416e:	bd70      	popgt	{r4, r5, r6, pc}
 8004170:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8004174:	f04f 0e00 	mov.w	lr, #0
 8004178:	3c01      	subs	r4, #1
 800417a:	f300 80ab 	bgt.w	80042d4 <__aeabi_dmul+0x238>
 800417e:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8004182:	bfde      	ittt	le
 8004184:	2000      	movle	r0, #0
 8004186:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800418a:	bd70      	pople	{r4, r5, r6, pc}
 800418c:	f1c4 0400 	rsb	r4, r4, #0
 8004190:	3c20      	subs	r4, #32
 8004192:	da35      	bge.n	8004200 <__aeabi_dmul+0x164>
 8004194:	340c      	adds	r4, #12
 8004196:	dc1b      	bgt.n	80041d0 <__aeabi_dmul+0x134>
 8004198:	f104 0414 	add.w	r4, r4, #20
 800419c:	f1c4 0520 	rsb	r5, r4, #32
 80041a0:	fa00 f305 	lsl.w	r3, r0, r5
 80041a4:	fa20 f004 	lsr.w	r0, r0, r4
 80041a8:	fa01 f205 	lsl.w	r2, r1, r5
 80041ac:	ea40 0002 	orr.w	r0, r0, r2
 80041b0:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80041b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80041b8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80041bc:	fa21 f604 	lsr.w	r6, r1, r4
 80041c0:	eb42 0106 	adc.w	r1, r2, r6
 80041c4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80041c8:	bf08      	it	eq
 80041ca:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80041ce:	bd70      	pop	{r4, r5, r6, pc}
 80041d0:	f1c4 040c 	rsb	r4, r4, #12
 80041d4:	f1c4 0520 	rsb	r5, r4, #32
 80041d8:	fa00 f304 	lsl.w	r3, r0, r4
 80041dc:	fa20 f005 	lsr.w	r0, r0, r5
 80041e0:	fa01 f204 	lsl.w	r2, r1, r4
 80041e4:	ea40 0002 	orr.w	r0, r0, r2
 80041e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80041ec:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80041f0:	f141 0100 	adc.w	r1, r1, #0
 80041f4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80041f8:	bf08      	it	eq
 80041fa:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80041fe:	bd70      	pop	{r4, r5, r6, pc}
 8004200:	f1c4 0520 	rsb	r5, r4, #32
 8004204:	fa00 f205 	lsl.w	r2, r0, r5
 8004208:	ea4e 0e02 	orr.w	lr, lr, r2
 800420c:	fa20 f304 	lsr.w	r3, r0, r4
 8004210:	fa01 f205 	lsl.w	r2, r1, r5
 8004214:	ea43 0302 	orr.w	r3, r3, r2
 8004218:	fa21 f004 	lsr.w	r0, r1, r4
 800421c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8004220:	fa21 f204 	lsr.w	r2, r1, r4
 8004224:	ea20 0002 	bic.w	r0, r0, r2
 8004228:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 800422c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8004230:	bf08      	it	eq
 8004232:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8004236:	bd70      	pop	{r4, r5, r6, pc}
 8004238:	f094 0f00 	teq	r4, #0
 800423c:	d10f      	bne.n	800425e <__aeabi_dmul+0x1c2>
 800423e:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8004242:	0040      	lsls	r0, r0, #1
 8004244:	eb41 0101 	adc.w	r1, r1, r1
 8004248:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800424c:	bf08      	it	eq
 800424e:	3c01      	subeq	r4, #1
 8004250:	d0f7      	beq.n	8004242 <__aeabi_dmul+0x1a6>
 8004252:	ea41 0106 	orr.w	r1, r1, r6
 8004256:	f095 0f00 	teq	r5, #0
 800425a:	bf18      	it	ne
 800425c:	4770      	bxne	lr
 800425e:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8004262:	0052      	lsls	r2, r2, #1
 8004264:	eb43 0303 	adc.w	r3, r3, r3
 8004268:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 800426c:	bf08      	it	eq
 800426e:	3d01      	subeq	r5, #1
 8004270:	d0f7      	beq.n	8004262 <__aeabi_dmul+0x1c6>
 8004272:	ea43 0306 	orr.w	r3, r3, r6
 8004276:	4770      	bx	lr
 8004278:	ea94 0f0c 	teq	r4, ip
 800427c:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8004280:	bf18      	it	ne
 8004282:	ea95 0f0c 	teqne	r5, ip
 8004286:	d00c      	beq.n	80042a2 <__aeabi_dmul+0x206>
 8004288:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800428c:	bf18      	it	ne
 800428e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8004292:	d1d1      	bne.n	8004238 <__aeabi_dmul+0x19c>
 8004294:	ea81 0103 	eor.w	r1, r1, r3
 8004298:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800429c:	f04f 0000 	mov.w	r0, #0
 80042a0:	bd70      	pop	{r4, r5, r6, pc}
 80042a2:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80042a6:	bf06      	itte	eq
 80042a8:	4610      	moveq	r0, r2
 80042aa:	4619      	moveq	r1, r3
 80042ac:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80042b0:	d019      	beq.n	80042e6 <__aeabi_dmul+0x24a>
 80042b2:	ea94 0f0c 	teq	r4, ip
 80042b6:	d102      	bne.n	80042be <__aeabi_dmul+0x222>
 80042b8:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80042bc:	d113      	bne.n	80042e6 <__aeabi_dmul+0x24a>
 80042be:	ea95 0f0c 	teq	r5, ip
 80042c2:	d105      	bne.n	80042d0 <__aeabi_dmul+0x234>
 80042c4:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80042c8:	bf1c      	itt	ne
 80042ca:	4610      	movne	r0, r2
 80042cc:	4619      	movne	r1, r3
 80042ce:	d10a      	bne.n	80042e6 <__aeabi_dmul+0x24a>
 80042d0:	ea81 0103 	eor.w	r1, r1, r3
 80042d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80042d8:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80042dc:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80042e0:	f04f 0000 	mov.w	r0, #0
 80042e4:	bd70      	pop	{r4, r5, r6, pc}
 80042e6:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80042ea:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80042ee:	bd70      	pop	{r4, r5, r6, pc}

080042f0 <__aeabi_ddiv>:
 80042f0:	b570      	push	{r4, r5, r6, lr}
 80042f2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80042f6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80042fa:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80042fe:	bf1d      	ittte	ne
 8004300:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8004304:	ea94 0f0c 	teqne	r4, ip
 8004308:	ea95 0f0c 	teqne	r5, ip
 800430c:	f000 f8a7 	bleq	800445e <__aeabi_ddiv+0x16e>
 8004310:	eba4 0405 	sub.w	r4, r4, r5
 8004314:	ea81 0e03 	eor.w	lr, r1, r3
 8004318:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800431c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8004320:	f000 8088 	beq.w	8004434 <__aeabi_ddiv+0x144>
 8004324:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8004328:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 800432c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8004330:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8004334:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8004338:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 800433c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8004340:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8004344:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8004348:	429d      	cmp	r5, r3
 800434a:	bf08      	it	eq
 800434c:	4296      	cmpeq	r6, r2
 800434e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8004352:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8004356:	d202      	bcs.n	800435e <__aeabi_ddiv+0x6e>
 8004358:	085b      	lsrs	r3, r3, #1
 800435a:	ea4f 0232 	mov.w	r2, r2, rrx
 800435e:	1ab6      	subs	r6, r6, r2
 8004360:	eb65 0503 	sbc.w	r5, r5, r3
 8004364:	085b      	lsrs	r3, r3, #1
 8004366:	ea4f 0232 	mov.w	r2, r2, rrx
 800436a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800436e:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8004372:	ebb6 0e02 	subs.w	lr, r6, r2
 8004376:	eb75 0e03 	sbcs.w	lr, r5, r3
 800437a:	bf22      	ittt	cs
 800437c:	1ab6      	subcs	r6, r6, r2
 800437e:	4675      	movcs	r5, lr
 8004380:	ea40 000c 	orrcs.w	r0, r0, ip
 8004384:	085b      	lsrs	r3, r3, #1
 8004386:	ea4f 0232 	mov.w	r2, r2, rrx
 800438a:	ebb6 0e02 	subs.w	lr, r6, r2
 800438e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8004392:	bf22      	ittt	cs
 8004394:	1ab6      	subcs	r6, r6, r2
 8004396:	4675      	movcs	r5, lr
 8004398:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800439c:	085b      	lsrs	r3, r3, #1
 800439e:	ea4f 0232 	mov.w	r2, r2, rrx
 80043a2:	ebb6 0e02 	subs.w	lr, r6, r2
 80043a6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80043aa:	bf22      	ittt	cs
 80043ac:	1ab6      	subcs	r6, r6, r2
 80043ae:	4675      	movcs	r5, lr
 80043b0:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80043b4:	085b      	lsrs	r3, r3, #1
 80043b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80043ba:	ebb6 0e02 	subs.w	lr, r6, r2
 80043be:	eb75 0e03 	sbcs.w	lr, r5, r3
 80043c2:	bf22      	ittt	cs
 80043c4:	1ab6      	subcs	r6, r6, r2
 80043c6:	4675      	movcs	r5, lr
 80043c8:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80043cc:	ea55 0e06 	orrs.w	lr, r5, r6
 80043d0:	d018      	beq.n	8004404 <__aeabi_ddiv+0x114>
 80043d2:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80043d6:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80043da:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80043de:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80043e2:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80043e6:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80043ea:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80043ee:	d1c0      	bne.n	8004372 <__aeabi_ddiv+0x82>
 80043f0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80043f4:	d10b      	bne.n	800440e <__aeabi_ddiv+0x11e>
 80043f6:	ea41 0100 	orr.w	r1, r1, r0
 80043fa:	f04f 0000 	mov.w	r0, #0
 80043fe:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8004402:	e7b6      	b.n	8004372 <__aeabi_ddiv+0x82>
 8004404:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8004408:	bf04      	itt	eq
 800440a:	4301      	orreq	r1, r0
 800440c:	2000      	moveq	r0, #0
 800440e:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8004412:	bf88      	it	hi
 8004414:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8004418:	f63f aeaf 	bhi.w	800417a <__aeabi_dmul+0xde>
 800441c:	ebb5 0c03 	subs.w	ip, r5, r3
 8004420:	bf04      	itt	eq
 8004422:	ebb6 0c02 	subseq.w	ip, r6, r2
 8004426:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800442a:	f150 0000 	adcs.w	r0, r0, #0
 800442e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8004432:	bd70      	pop	{r4, r5, r6, pc}
 8004434:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8004438:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 800443c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8004440:	bfc2      	ittt	gt
 8004442:	ebd4 050c 	rsbsgt	r5, r4, ip
 8004446:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800444a:	bd70      	popgt	{r4, r5, r6, pc}
 800444c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8004450:	f04f 0e00 	mov.w	lr, #0
 8004454:	3c01      	subs	r4, #1
 8004456:	e690      	b.n	800417a <__aeabi_dmul+0xde>
 8004458:	ea45 0e06 	orr.w	lr, r5, r6
 800445c:	e68d      	b.n	800417a <__aeabi_dmul+0xde>
 800445e:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8004462:	ea94 0f0c 	teq	r4, ip
 8004466:	bf08      	it	eq
 8004468:	ea95 0f0c 	teqeq	r5, ip
 800446c:	f43f af3b 	beq.w	80042e6 <__aeabi_dmul+0x24a>
 8004470:	ea94 0f0c 	teq	r4, ip
 8004474:	d10a      	bne.n	800448c <__aeabi_ddiv+0x19c>
 8004476:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800447a:	f47f af34 	bne.w	80042e6 <__aeabi_dmul+0x24a>
 800447e:	ea95 0f0c 	teq	r5, ip
 8004482:	f47f af25 	bne.w	80042d0 <__aeabi_dmul+0x234>
 8004486:	4610      	mov	r0, r2
 8004488:	4619      	mov	r1, r3
 800448a:	e72c      	b.n	80042e6 <__aeabi_dmul+0x24a>
 800448c:	ea95 0f0c 	teq	r5, ip
 8004490:	d106      	bne.n	80044a0 <__aeabi_ddiv+0x1b0>
 8004492:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8004496:	f43f aefd 	beq.w	8004294 <__aeabi_dmul+0x1f8>
 800449a:	4610      	mov	r0, r2
 800449c:	4619      	mov	r1, r3
 800449e:	e722      	b.n	80042e6 <__aeabi_dmul+0x24a>
 80044a0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80044a4:	bf18      	it	ne
 80044a6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80044aa:	f47f aec5 	bne.w	8004238 <__aeabi_dmul+0x19c>
 80044ae:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80044b2:	f47f af0d 	bne.w	80042d0 <__aeabi_dmul+0x234>
 80044b6:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80044ba:	f47f aeeb 	bne.w	8004294 <__aeabi_dmul+0x1f8>
 80044be:	e712      	b.n	80042e6 <__aeabi_dmul+0x24a>

080044c0 <__gedf2>:
 80044c0:	f04f 3cff 	mov.w	ip, #4294967295
 80044c4:	e006      	b.n	80044d4 <__cmpdf2+0x4>
 80044c6:	bf00      	nop

080044c8 <__ledf2>:
 80044c8:	f04f 0c01 	mov.w	ip, #1
 80044cc:	e002      	b.n	80044d4 <__cmpdf2+0x4>
 80044ce:	bf00      	nop

080044d0 <__cmpdf2>:
 80044d0:	f04f 0c01 	mov.w	ip, #1
 80044d4:	f84d cd04 	str.w	ip, [sp, #-4]!
 80044d8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80044dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80044e0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80044e4:	bf18      	it	ne
 80044e6:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80044ea:	d01b      	beq.n	8004524 <__cmpdf2+0x54>
 80044ec:	b001      	add	sp, #4
 80044ee:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80044f2:	bf0c      	ite	eq
 80044f4:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80044f8:	ea91 0f03 	teqne	r1, r3
 80044fc:	bf02      	ittt	eq
 80044fe:	ea90 0f02 	teqeq	r0, r2
 8004502:	2000      	moveq	r0, #0
 8004504:	4770      	bxeq	lr
 8004506:	f110 0f00 	cmn.w	r0, #0
 800450a:	ea91 0f03 	teq	r1, r3
 800450e:	bf58      	it	pl
 8004510:	4299      	cmppl	r1, r3
 8004512:	bf08      	it	eq
 8004514:	4290      	cmpeq	r0, r2
 8004516:	bf2c      	ite	cs
 8004518:	17d8      	asrcs	r0, r3, #31
 800451a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800451e:	f040 0001 	orr.w	r0, r0, #1
 8004522:	4770      	bx	lr
 8004524:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8004528:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800452c:	d102      	bne.n	8004534 <__cmpdf2+0x64>
 800452e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8004532:	d107      	bne.n	8004544 <__cmpdf2+0x74>
 8004534:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8004538:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800453c:	d1d6      	bne.n	80044ec <__cmpdf2+0x1c>
 800453e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8004542:	d0d3      	beq.n	80044ec <__cmpdf2+0x1c>
 8004544:	f85d 0b04 	ldr.w	r0, [sp], #4
 8004548:	4770      	bx	lr
 800454a:	bf00      	nop

0800454c <__aeabi_cdrcmple>:
 800454c:	4684      	mov	ip, r0
 800454e:	4610      	mov	r0, r2
 8004550:	4662      	mov	r2, ip
 8004552:	468c      	mov	ip, r1
 8004554:	4619      	mov	r1, r3
 8004556:	4663      	mov	r3, ip
 8004558:	e000      	b.n	800455c <__aeabi_cdcmpeq>
 800455a:	bf00      	nop

0800455c <__aeabi_cdcmpeq>:
 800455c:	b501      	push	{r0, lr}
 800455e:	f7ff ffb7 	bl	80044d0 <__cmpdf2>
 8004562:	2800      	cmp	r0, #0
 8004564:	bf48      	it	mi
 8004566:	f110 0f00 	cmnmi.w	r0, #0
 800456a:	bd01      	pop	{r0, pc}

0800456c <__aeabi_dcmpeq>:
 800456c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8004570:	f7ff fff4 	bl	800455c <__aeabi_cdcmpeq>
 8004574:	bf0c      	ite	eq
 8004576:	2001      	moveq	r0, #1
 8004578:	2000      	movne	r0, #0
 800457a:	f85d fb08 	ldr.w	pc, [sp], #8
 800457e:	bf00      	nop

08004580 <__aeabi_dcmplt>:
 8004580:	f84d ed08 	str.w	lr, [sp, #-8]!
 8004584:	f7ff ffea 	bl	800455c <__aeabi_cdcmpeq>
 8004588:	bf34      	ite	cc
 800458a:	2001      	movcc	r0, #1
 800458c:	2000      	movcs	r0, #0
 800458e:	f85d fb08 	ldr.w	pc, [sp], #8
 8004592:	bf00      	nop

08004594 <__aeabi_dcmple>:
 8004594:	f84d ed08 	str.w	lr, [sp, #-8]!
 8004598:	f7ff ffe0 	bl	800455c <__aeabi_cdcmpeq>
 800459c:	bf94      	ite	ls
 800459e:	2001      	movls	r0, #1
 80045a0:	2000      	movhi	r0, #0
 80045a2:	f85d fb08 	ldr.w	pc, [sp], #8
 80045a6:	bf00      	nop

080045a8 <__aeabi_dcmpge>:
 80045a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80045ac:	f7ff ffce 	bl	800454c <__aeabi_cdrcmple>
 80045b0:	bf94      	ite	ls
 80045b2:	2001      	movls	r0, #1
 80045b4:	2000      	movhi	r0, #0
 80045b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80045ba:	bf00      	nop

080045bc <__aeabi_dcmpgt>:
 80045bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80045c0:	f7ff ffc4 	bl	800454c <__aeabi_cdrcmple>
 80045c4:	bf34      	ite	cc
 80045c6:	2001      	movcc	r0, #1
 80045c8:	2000      	movcs	r0, #0
 80045ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80045ce:	bf00      	nop

080045d0 <__aeabi_d2iz>:
 80045d0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80045d4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 80045d8:	d215      	bcs.n	8004606 <__aeabi_d2iz+0x36>
 80045da:	d511      	bpl.n	8004600 <__aeabi_d2iz+0x30>
 80045dc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 80045e0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80045e4:	d912      	bls.n	800460c <__aeabi_d2iz+0x3c>
 80045e6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80045ea:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80045ee:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80045f2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80045f6:	fa23 f002 	lsr.w	r0, r3, r2
 80045fa:	bf18      	it	ne
 80045fc:	4240      	negne	r0, r0
 80045fe:	4770      	bx	lr
 8004600:	f04f 0000 	mov.w	r0, #0
 8004604:	4770      	bx	lr
 8004606:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800460a:	d105      	bne.n	8004618 <__aeabi_d2iz+0x48>
 800460c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8004610:	bf08      	it	eq
 8004612:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8004616:	4770      	bx	lr
 8004618:	f04f 0000 	mov.w	r0, #0
 800461c:	4770      	bx	lr
 800461e:	bf00      	nop

08004620 <Reset_Handler>:
 8004620:	2100      	movs	r1, #0
 8004622:	e003      	b.n	800462c <LoopCopyDataInit>

08004624 <CopyDataInit>:
 8004624:	4b0a      	ldr	r3, [pc, #40]	; (8004650 <LoopFillZerobss+0x10>)
 8004626:	585b      	ldr	r3, [r3, r1]
 8004628:	5043      	str	r3, [r0, r1]
 800462a:	3104      	adds	r1, #4

0800462c <LoopCopyDataInit>:
 800462c:	4809      	ldr	r0, [pc, #36]	; (8004654 <LoopFillZerobss+0x14>)
 800462e:	4b0a      	ldr	r3, [pc, #40]	; (8004658 <LoopFillZerobss+0x18>)
 8004630:	1842      	adds	r2, r0, r1
 8004632:	429a      	cmp	r2, r3
 8004634:	d3f6      	bcc.n	8004624 <CopyDataInit>
 8004636:	4a09      	ldr	r2, [pc, #36]	; (800465c <LoopFillZerobss+0x1c>)
 8004638:	e002      	b.n	8004640 <LoopFillZerobss>

0800463a <FillZerobss>:
 800463a:	2300      	movs	r3, #0
 800463c:	f842 3b04 	str.w	r3, [r2], #4

08004640 <LoopFillZerobss>:
 8004640:	4b07      	ldr	r3, [pc, #28]	; (8004660 <LoopFillZerobss+0x20>)
 8004642:	429a      	cmp	r2, r3
 8004644:	d3f9      	bcc.n	800463a <FillZerobss>
 8004646:	f7fe fffd 	bl	8003644 <SystemInit>
 800464a:	f7fe fdf7 	bl	800323c <main>
 800464e:	4770      	bx	lr
 8004650:	08007ae8 	.word	0x08007ae8
 8004654:	20000000 	.word	0x20000000
 8004658:	200005ec 	.word	0x200005ec
 800465c:	200005ec 	.word	0x200005ec
 8004660:	20001288 	.word	0x20001288

08004664 <ADC_IRQHandler>:
 8004664:	e7fe      	b.n	8004664 <ADC_IRQHandler>
	...

08004668 <_wrapup_reent>:
 8004668:	b570      	push	{r4, r5, r6, lr}
 800466a:	4604      	mov	r4, r0
 800466c:	b908      	cbnz	r0, 8004672 <_wrapup_reent+0xa>
 800466e:	4b09      	ldr	r3, [pc, #36]	; (8004694 <_wrapup_reent+0x2c>)
 8004670:	681c      	ldr	r4, [r3, #0]
 8004672:	f104 0348 	add.w	r3, r4, #72	; 0x48
 8004676:	685d      	ldr	r5, [r3, #4]
 8004678:	1c6e      	adds	r6, r5, #1
 800467a:	eb03 0686 	add.w	r6, r3, r6, lsl #2
 800467e:	e001      	b.n	8004684 <_wrapup_reent+0x1c>
 8004680:	6873      	ldr	r3, [r6, #4]
 8004682:	4798      	blx	r3
 8004684:	3e04      	subs	r6, #4
 8004686:	3d01      	subs	r5, #1
 8004688:	d5fa      	bpl.n	8004680 <_wrapup_reent+0x18>
 800468a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800468c:	b10b      	cbz	r3, 8004692 <_wrapup_reent+0x2a>
 800468e:	4620      	mov	r0, r4
 8004690:	4798      	blx	r3
 8004692:	bd70      	pop	{r4, r5, r6, pc}
 8004694:	200001c8 	.word	0x200001c8

08004698 <cleanup_glue>:
 8004698:	b570      	push	{r4, r5, r6, lr}
 800469a:	460c      	mov	r4, r1
 800469c:	6809      	ldr	r1, [r1, #0]
 800469e:	4605      	mov	r5, r0
 80046a0:	b109      	cbz	r1, 80046a6 <cleanup_glue+0xe>
 80046a2:	f7ff fff9 	bl	8004698 <cleanup_glue>
 80046a6:	4628      	mov	r0, r5
 80046a8:	4621      	mov	r1, r4
 80046aa:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80046ae:	f001 bf37 	b.w	8006520 <_free_r>
	...

080046b4 <_reclaim_reent>:
 80046b4:	4b2b      	ldr	r3, [pc, #172]	; (8004764 <_reclaim_reent+0xb0>)
 80046b6:	b570      	push	{r4, r5, r6, lr}
 80046b8:	4604      	mov	r4, r0
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	4298      	cmp	r0, r3
 80046be:	d04f      	beq.n	8004760 <_reclaim_reent+0xac>
 80046c0:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80046c2:	b1ab      	cbz	r3, 80046f0 <_reclaim_reent+0x3c>
 80046c4:	68db      	ldr	r3, [r3, #12]
 80046c6:	b19b      	cbz	r3, 80046f0 <_reclaim_reent+0x3c>
 80046c8:	2500      	movs	r5, #0
 80046ca:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80046cc:	68db      	ldr	r3, [r3, #12]
 80046ce:	5959      	ldr	r1, [r3, r5]
 80046d0:	e004      	b.n	80046dc <_reclaim_reent+0x28>
 80046d2:	680e      	ldr	r6, [r1, #0]
 80046d4:	4620      	mov	r0, r4
 80046d6:	f001 ff23 	bl	8006520 <_free_r>
 80046da:	4631      	mov	r1, r6
 80046dc:	2900      	cmp	r1, #0
 80046de:	d1f8      	bne.n	80046d2 <_reclaim_reent+0x1e>
 80046e0:	3504      	adds	r5, #4
 80046e2:	2d3c      	cmp	r5, #60	; 0x3c
 80046e4:	d1f1      	bne.n	80046ca <_reclaim_reent+0x16>
 80046e6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80046e8:	4620      	mov	r0, r4
 80046ea:	68d9      	ldr	r1, [r3, #12]
 80046ec:	f001 ff18 	bl	8006520 <_free_r>
 80046f0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80046f2:	6819      	ldr	r1, [r3, #0]
 80046f4:	b111      	cbz	r1, 80046fc <_reclaim_reent+0x48>
 80046f6:	4620      	mov	r0, r4
 80046f8:	f001 ff12 	bl	8006520 <_free_r>
 80046fc:	6961      	ldr	r1, [r4, #20]
 80046fe:	b111      	cbz	r1, 8004706 <_reclaim_reent+0x52>
 8004700:	4620      	mov	r0, r4
 8004702:	f001 ff0d 	bl	8006520 <_free_r>
 8004706:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8004708:	b111      	cbz	r1, 8004710 <_reclaim_reent+0x5c>
 800470a:	4620      	mov	r0, r4
 800470c:	f001 ff08 	bl	8006520 <_free_r>
 8004710:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8004712:	b111      	cbz	r1, 800471a <_reclaim_reent+0x66>
 8004714:	4620      	mov	r0, r4
 8004716:	f001 ff03 	bl	8006520 <_free_r>
 800471a:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800471c:	b111      	cbz	r1, 8004724 <_reclaim_reent+0x70>
 800471e:	4620      	mov	r0, r4
 8004720:	f001 fefe 	bl	8006520 <_free_r>
 8004724:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8004726:	b111      	cbz	r1, 800472e <_reclaim_reent+0x7a>
 8004728:	4620      	mov	r0, r4
 800472a:	f001 fef9 	bl	8006520 <_free_r>
 800472e:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8004730:	f8d3 1088 	ldr.w	r1, [r3, #136]	; 0x88
 8004734:	b111      	cbz	r1, 800473c <_reclaim_reent+0x88>
 8004736:	4620      	mov	r0, r4
 8004738:	f001 fef2 	bl	8006520 <_free_r>
 800473c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800473e:	b111      	cbz	r1, 8004746 <_reclaim_reent+0x92>
 8004740:	4620      	mov	r0, r4
 8004742:	f001 feed 	bl	8006520 <_free_r>
 8004746:	69a3      	ldr	r3, [r4, #24]
 8004748:	b153      	cbz	r3, 8004760 <_reclaim_reent+0xac>
 800474a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800474c:	4620      	mov	r0, r4
 800474e:	4798      	blx	r3
 8004750:	f8d4 10d8 	ldr.w	r1, [r4, #216]	; 0xd8
 8004754:	b121      	cbz	r1, 8004760 <_reclaim_reent+0xac>
 8004756:	4620      	mov	r0, r4
 8004758:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800475c:	f7ff bf9c 	b.w	8004698 <cleanup_glue>
 8004760:	bd70      	pop	{r4, r5, r6, pc}
 8004762:	bf00      	nop
 8004764:	200001c8 	.word	0x200001c8

08004768 <sprintf>:
 8004768:	b40e      	push	{r1, r2, r3}
 800476a:	f44f 7102 	mov.w	r1, #520	; 0x208
 800476e:	b500      	push	{lr}
 8004770:	b09c      	sub	sp, #112	; 0x70
 8004772:	ab1d      	add	r3, sp, #116	; 0x74
 8004774:	f8ad 1010 	strh.w	r1, [sp, #16]
 8004778:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800477c:	9103      	str	r1, [sp, #12]
 800477e:	9106      	str	r1, [sp, #24]
 8004780:	f04f 31ff 	mov.w	r1, #4294967295
 8004784:	f8ad 1012 	strh.w	r1, [sp, #18]
 8004788:	4908      	ldr	r1, [pc, #32]	; (80047ac <sprintf+0x44>)
 800478a:	f853 2b04 	ldr.w	r2, [r3], #4
 800478e:	9001      	str	r0, [sp, #4]
 8004790:	9005      	str	r0, [sp, #20]
 8004792:	6808      	ldr	r0, [r1, #0]
 8004794:	a901      	add	r1, sp, #4
 8004796:	931b      	str	r3, [sp, #108]	; 0x6c
 8004798:	f000 f8a4 	bl	80048e4 <_svfprintf_r>
 800479c:	9b01      	ldr	r3, [sp, #4]
 800479e:	2200      	movs	r2, #0
 80047a0:	701a      	strb	r2, [r3, #0]
 80047a2:	b01c      	add	sp, #112	; 0x70
 80047a4:	f85d eb04 	ldr.w	lr, [sp], #4
 80047a8:	b003      	add	sp, #12
 80047aa:	4770      	bx	lr
 80047ac:	200001c8 	.word	0x200001c8

080047b0 <_sprintf_r>:
 80047b0:	b40c      	push	{r2, r3}
 80047b2:	f44f 7c02 	mov.w	ip, #520	; 0x208
 80047b6:	b500      	push	{lr}
 80047b8:	b09d      	sub	sp, #116	; 0x74
 80047ba:	ab1e      	add	r3, sp, #120	; 0x78
 80047bc:	9101      	str	r1, [sp, #4]
 80047be:	f853 2b04 	ldr.w	r2, [r3], #4
 80047c2:	9105      	str	r1, [sp, #20]
 80047c4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80047c8:	9103      	str	r1, [sp, #12]
 80047ca:	9106      	str	r1, [sp, #24]
 80047cc:	f04f 31ff 	mov.w	r1, #4294967295
 80047d0:	f8ad 1012 	strh.w	r1, [sp, #18]
 80047d4:	a901      	add	r1, sp, #4
 80047d6:	931b      	str	r3, [sp, #108]	; 0x6c
 80047d8:	f8ad c010 	strh.w	ip, [sp, #16]
 80047dc:	f000 f882 	bl	80048e4 <_svfprintf_r>
 80047e0:	9b01      	ldr	r3, [sp, #4]
 80047e2:	2200      	movs	r2, #0
 80047e4:	701a      	strb	r2, [r3, #0]
 80047e6:	b01d      	add	sp, #116	; 0x74
 80047e8:	f85d eb04 	ldr.w	lr, [sp], #4
 80047ec:	b002      	add	sp, #8
 80047ee:	4770      	bx	lr

080047f0 <__sprint_r>:
 80047f0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80047f4:	4682      	mov	sl, r0
 80047f6:	6890      	ldr	r0, [r2, #8]
 80047f8:	460c      	mov	r4, r1
 80047fa:	4615      	mov	r5, r2
 80047fc:	f8d2 b000 	ldr.w	fp, [r2]
 8004800:	b118      	cbz	r0, 800480a <__sprint_r+0x1a>
 8004802:	2300      	movs	r3, #0
 8004804:	9301      	str	r3, [sp, #4]
 8004806:	461e      	mov	r6, r3
 8004808:	e008      	b.n	800481c <__sprint_r+0x2c>
 800480a:	6050      	str	r0, [r2, #4]
 800480c:	e068      	b.n	80048e0 <__sprint_r+0xf0>
 800480e:	f8db 3000 	ldr.w	r3, [fp]
 8004812:	f8db 6004 	ldr.w	r6, [fp, #4]
 8004816:	f10b 0b08 	add.w	fp, fp, #8
 800481a:	9301      	str	r3, [sp, #4]
 800481c:	2e00      	cmp	r6, #0
 800481e:	d0f6      	beq.n	800480e <__sprint_r+0x1e>
 8004820:	68a7      	ldr	r7, [r4, #8]
 8004822:	42be      	cmp	r6, r7
 8004824:	d349      	bcc.n	80048ba <__sprint_r+0xca>
 8004826:	89a3      	ldrh	r3, [r4, #12]
 8004828:	f413 6f90 	tst.w	r3, #1152	; 0x480
 800482c:	d043      	beq.n	80048b6 <__sprint_r+0xc6>
 800482e:	6822      	ldr	r2, [r4, #0]
 8004830:	4650      	mov	r0, sl
 8004832:	6921      	ldr	r1, [r4, #16]
 8004834:	ebc1 0902 	rsb	r9, r1, r2
 8004838:	6962      	ldr	r2, [r4, #20]
 800483a:	eb02 0842 	add.w	r8, r2, r2, lsl #1
 800483e:	f109 0201 	add.w	r2, r9, #1
 8004842:	1992      	adds	r2, r2, r6
 8004844:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
 8004848:	ea4f 0868 	mov.w	r8, r8, asr #1
 800484c:	4590      	cmp	r8, r2
 800484e:	bf38      	it	cc
 8004850:	4690      	movcc	r8, r2
 8004852:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8004856:	d00f      	beq.n	8004878 <__sprint_r+0x88>
 8004858:	4641      	mov	r1, r8
 800485a:	f001 ff73 	bl	8006744 <_malloc_r>
 800485e:	4607      	mov	r7, r0
 8004860:	b198      	cbz	r0, 800488a <__sprint_r+0x9a>
 8004862:	6921      	ldr	r1, [r4, #16]
 8004864:	464a      	mov	r2, r9
 8004866:	f002 f98a 	bl	8006b7e <memcpy>
 800486a:	89a3      	ldrh	r3, [r4, #12]
 800486c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8004870:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004874:	81a3      	strh	r3, [r4, #12]
 8004876:	e015      	b.n	80048a4 <__sprint_r+0xb4>
 8004878:	4642      	mov	r2, r8
 800487a:	f002 fde7 	bl	800744c <_realloc_r>
 800487e:	4607      	mov	r7, r0
 8004880:	b980      	cbnz	r0, 80048a4 <__sprint_r+0xb4>
 8004882:	4650      	mov	r0, sl
 8004884:	6921      	ldr	r1, [r4, #16]
 8004886:	f001 fe4b 	bl	8006520 <_free_r>
 800488a:	230c      	movs	r3, #12
 800488c:	f8ca 3000 	str.w	r3, [sl]
 8004890:	89a3      	ldrh	r3, [r4, #12]
 8004892:	f04f 30ff 	mov.w	r0, #4294967295
 8004896:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800489a:	81a3      	strh	r3, [r4, #12]
 800489c:	2300      	movs	r3, #0
 800489e:	60ab      	str	r3, [r5, #8]
 80048a0:	606b      	str	r3, [r5, #4]
 80048a2:	e01d      	b.n	80048e0 <__sprint_r+0xf0>
 80048a4:	6127      	str	r7, [r4, #16]
 80048a6:	444f      	add	r7, r9
 80048a8:	6027      	str	r7, [r4, #0]
 80048aa:	4637      	mov	r7, r6
 80048ac:	ebc9 0308 	rsb	r3, r9, r8
 80048b0:	f8c4 8014 	str.w	r8, [r4, #20]
 80048b4:	60a3      	str	r3, [r4, #8]
 80048b6:	42be      	cmp	r6, r7
 80048b8:	d200      	bcs.n	80048bc <__sprint_r+0xcc>
 80048ba:	4637      	mov	r7, r6
 80048bc:	463a      	mov	r2, r7
 80048be:	6820      	ldr	r0, [r4, #0]
 80048c0:	9901      	ldr	r1, [sp, #4]
 80048c2:	f002 f969 	bl	8006b98 <memmove>
 80048c6:	68a3      	ldr	r3, [r4, #8]
 80048c8:	1bdb      	subs	r3, r3, r7
 80048ca:	60a3      	str	r3, [r4, #8]
 80048cc:	6823      	ldr	r3, [r4, #0]
 80048ce:	19df      	adds	r7, r3, r7
 80048d0:	68ab      	ldr	r3, [r5, #8]
 80048d2:	6027      	str	r7, [r4, #0]
 80048d4:	1b9e      	subs	r6, r3, r6
 80048d6:	60ae      	str	r6, [r5, #8]
 80048d8:	2e00      	cmp	r6, #0
 80048da:	d198      	bne.n	800480e <__sprint_r+0x1e>
 80048dc:	4630      	mov	r0, r6
 80048de:	606e      	str	r6, [r5, #4]
 80048e0:	e8bd 8ffe 	ldmia.w	sp!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

080048e4 <_svfprintf_r>:
 80048e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80048e8:	b0bd      	sub	sp, #244	; 0xf4
 80048ea:	460f      	mov	r7, r1
 80048ec:	461d      	mov	r5, r3
 80048ee:	4680      	mov	r8, r0
 80048f0:	4616      	mov	r6, r2
 80048f2:	f001 fee9 	bl	80066c8 <_localeconv_r>
 80048f6:	89bb      	ldrh	r3, [r7, #12]
 80048f8:	f013 0f80 	tst.w	r3, #128	; 0x80
 80048fc:	6800      	ldr	r0, [r0, #0]
 80048fe:	9010      	str	r0, [sp, #64]	; 0x40
 8004900:	d010      	beq.n	8004924 <_svfprintf_r+0x40>
 8004902:	693b      	ldr	r3, [r7, #16]
 8004904:	b973      	cbnz	r3, 8004924 <_svfprintf_r+0x40>
 8004906:	4640      	mov	r0, r8
 8004908:	2140      	movs	r1, #64	; 0x40
 800490a:	f001 ff1b 	bl	8006744 <_malloc_r>
 800490e:	6038      	str	r0, [r7, #0]
 8004910:	6138      	str	r0, [r7, #16]
 8004912:	b928      	cbnz	r0, 8004920 <_svfprintf_r+0x3c>
 8004914:	230c      	movs	r3, #12
 8004916:	3801      	subs	r0, #1
 8004918:	f8c8 3000 	str.w	r3, [r8]
 800491c:	f000 bf5b 	b.w	80057d6 <_svfprintf_r+0xef2>
 8004920:	2340      	movs	r3, #64	; 0x40
 8004922:	617b      	str	r3, [r7, #20]
 8004924:	2200      	movs	r2, #0
 8004926:	2100      	movs	r1, #0
 8004928:	2300      	movs	r3, #0
 800492a:	ac15      	add	r4, sp, #84	; 0x54
 800492c:	9131      	str	r1, [sp, #196]	; 0xc4
 800492e:	942f      	str	r4, [sp, #188]	; 0xbc
 8004930:	9130      	str	r1, [sp, #192]	; 0xc0
 8004932:	920c      	str	r2, [sp, #48]	; 0x30
 8004934:	930f      	str	r3, [sp, #60]	; 0x3c
 8004936:	9609      	str	r6, [sp, #36]	; 0x24
 8004938:	9208      	str	r2, [sp, #32]
 800493a:	9211      	str	r2, [sp, #68]	; 0x44
 800493c:	9212      	str	r2, [sp, #72]	; 0x48
 800493e:	920e      	str	r2, [sp, #56]	; 0x38
 8004940:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8004942:	e000      	b.n	8004946 <_svfprintf_r+0x62>
 8004944:	3601      	adds	r6, #1
 8004946:	7833      	ldrb	r3, [r6, #0]
 8004948:	b10b      	cbz	r3, 800494e <_svfprintf_r+0x6a>
 800494a:	2b25      	cmp	r3, #37	; 0x25
 800494c:	d1fa      	bne.n	8004944 <_svfprintf_r+0x60>
 800494e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004950:	ebb6 0a01 	subs.w	sl, r6, r1
 8004954:	d018      	beq.n	8004988 <_svfprintf_r+0xa4>
 8004956:	f8c4 a004 	str.w	sl, [r4, #4]
 800495a:	9b31      	ldr	r3, [sp, #196]	; 0xc4
 800495c:	6021      	str	r1, [r4, #0]
 800495e:	4453      	add	r3, sl
 8004960:	9331      	str	r3, [sp, #196]	; 0xc4
 8004962:	9b30      	ldr	r3, [sp, #192]	; 0xc0
 8004964:	3301      	adds	r3, #1
 8004966:	9330      	str	r3, [sp, #192]	; 0xc0
 8004968:	2b07      	cmp	r3, #7
 800496a:	dc01      	bgt.n	8004970 <_svfprintf_r+0x8c>
 800496c:	3408      	adds	r4, #8
 800496e:	e008      	b.n	8004982 <_svfprintf_r+0x9e>
 8004970:	4640      	mov	r0, r8
 8004972:	4639      	mov	r1, r7
 8004974:	aa2f      	add	r2, sp, #188	; 0xbc
 8004976:	f7ff ff3b 	bl	80047f0 <__sprint_r>
 800497a:	2800      	cmp	r0, #0
 800497c:	f040 8723 	bne.w	80057c6 <_svfprintf_r+0xee2>
 8004980:	ac15      	add	r4, sp, #84	; 0x54
 8004982:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004984:	4452      	add	r2, sl
 8004986:	920e      	str	r2, [sp, #56]	; 0x38
 8004988:	7833      	ldrb	r3, [r6, #0]
 800498a:	2b00      	cmp	r3, #0
 800498c:	f000 8714 	beq.w	80057b8 <_svfprintf_r+0xed4>
 8004990:	2300      	movs	r3, #0
 8004992:	3601      	adds	r6, #1
 8004994:	9609      	str	r6, [sp, #36]	; 0x24
 8004996:	461e      	mov	r6, r3
 8004998:	f88d 30ef 	strb.w	r3, [sp, #239]	; 0xef
 800499c:	f04f 3cff 	mov.w	ip, #4294967295
 80049a0:	930a      	str	r3, [sp, #40]	; 0x28
 80049a2:	4632      	mov	r2, r6
 80049a4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80049a6:	e001      	b.n	80049ac <_svfprintf_r+0xc8>
 80049a8:	4629      	mov	r1, r5
 80049aa:	460d      	mov	r5, r1
 80049ac:	f813 ab01 	ldrb.w	sl, [r3], #1
 80049b0:	f1aa 0120 	sub.w	r1, sl, #32
 80049b4:	2958      	cmp	r1, #88	; 0x58
 80049b6:	f200 8367 	bhi.w	8005088 <_svfprintf_r+0x7a4>
 80049ba:	e8df f011 	tbh	[pc, r1, lsl #1]
 80049be:	005f      	.short	0x005f
 80049c0:	03650365 	.word	0x03650365
 80049c4:	03650065 	.word	0x03650065
 80049c8:	03650365 	.word	0x03650365
 80049cc:	03650365 	.word	0x03650365
 80049d0:	00680365 	.word	0x00680365
 80049d4:	03650070 	.word	0x03650070
 80049d8:	0074005d 	.word	0x0074005d
 80049dc:	00910365 	.word	0x00910365
 80049e0:	00940094 	.word	0x00940094
 80049e4:	00940094 	.word	0x00940094
 80049e8:	00940094 	.word	0x00940094
 80049ec:	00940094 	.word	0x00940094
 80049f0:	03650094 	.word	0x03650094
 80049f4:	03650365 	.word	0x03650365
 80049f8:	03650365 	.word	0x03650365
 80049fc:	03650365 	.word	0x03650365
 8004a00:	03650365 	.word	0x03650365
 8004a04:	00b50365 	.word	0x00b50365
 8004a08:	036500d7 	.word	0x036500d7
 8004a0c:	036500d7 	.word	0x036500d7
 8004a10:	03650365 	.word	0x03650365
 8004a14:	00a10365 	.word	0x00a10365
 8004a18:	03650365 	.word	0x03650365
 8004a1c:	0365026f 	.word	0x0365026f
 8004a20:	03650365 	.word	0x03650365
 8004a24:	03650365 	.word	0x03650365
 8004a28:	036502c4 	.word	0x036502c4
 8004a2c:	00590365 	.word	0x00590365
 8004a30:	03650365 	.word	0x03650365
 8004a34:	03650365 	.word	0x03650365
 8004a38:	03650365 	.word	0x03650365
 8004a3c:	03650365 	.word	0x03650365
 8004a40:	03650365 	.word	0x03650365
 8004a44:	00ba00aa 	.word	0x00ba00aa
 8004a48:	00d700d7 	.word	0x00d700d7
 8004a4c:	00a400d7 	.word	0x00a400d7
 8004a50:	036500ba 	.word	0x036500ba
 8004a54:	00a70365 	.word	0x00a70365
 8004a58:	02590365 	.word	0x02590365
 8004a5c:	028b0274 	.word	0x028b0274
 8004a60:	036500a7 	.word	0x036500a7
 8004a64:	0365029c 	.word	0x0365029c
 8004a68:	036502c9 	.word	0x036502c9
 8004a6c:	02de0365 	.word	0x02de0365
 8004a70:	9309      	str	r3, [sp, #36]	; 0x24
 8004a72:	920a      	str	r2, [sp, #40]	; 0x28
 8004a74:	49a1      	ldr	r1, [pc, #644]	; (8004cfc <_svfprintf_r+0x418>)
 8004a76:	e283      	b.n	8004f80 <_svfprintf_r+0x69c>
 8004a78:	4629      	mov	r1, r5
 8004a7a:	e00d      	b.n	8004a98 <_svfprintf_r+0x1b4>
 8004a7c:	f89d 10ef 	ldrb.w	r1, [sp, #239]	; 0xef
 8004a80:	2900      	cmp	r1, #0
 8004a82:	d191      	bne.n	80049a8 <_svfprintf_r+0xc4>
 8004a84:	3120      	adds	r1, #32
 8004a86:	e00b      	b.n	8004aa0 <_svfprintf_r+0x1bc>
 8004a88:	f046 0601 	orr.w	r6, r6, #1
 8004a8c:	e78c      	b.n	80049a8 <_svfprintf_r+0xc4>
 8004a8e:	682a      	ldr	r2, [r5, #0]
 8004a90:	1d29      	adds	r1, r5, #4
 8004a92:	2a00      	cmp	r2, #0
 8004a94:	da89      	bge.n	80049aa <_svfprintf_r+0xc6>
 8004a96:	4252      	negs	r2, r2
 8004a98:	f046 0604 	orr.w	r6, r6, #4
 8004a9c:	e785      	b.n	80049aa <_svfprintf_r+0xc6>
 8004a9e:	212b      	movs	r1, #43	; 0x2b
 8004aa0:	f88d 10ef 	strb.w	r1, [sp, #239]	; 0xef
 8004aa4:	e780      	b.n	80049a8 <_svfprintf_r+0xc4>
 8004aa6:	f813 ab01 	ldrb.w	sl, [r3], #1
 8004aaa:	f1ba 0f2a 	cmp.w	sl, #42	; 0x2a
 8004aae:	d003      	beq.n	8004ab8 <_svfprintf_r+0x1d4>
 8004ab0:	4619      	mov	r1, r3
 8004ab2:	f04f 0c00 	mov.w	ip, #0
 8004ab6:	e00a      	b.n	8004ace <_svfprintf_r+0x1ea>
 8004ab8:	f8d5 c000 	ldr.w	ip, [r5]
 8004abc:	1d29      	adds	r1, r5, #4
 8004abe:	ea4c 7cec 	orr.w	ip, ip, ip, asr #31
 8004ac2:	e772      	b.n	80049aa <_svfprintf_r+0xc6>
 8004ac4:	230a      	movs	r3, #10
 8004ac6:	f811 ac01 	ldrb.w	sl, [r1, #-1]
 8004aca:	fb03 0c0c 	mla	ip, r3, ip, r0
 8004ace:	f1aa 0030 	sub.w	r0, sl, #48	; 0x30
 8004ad2:	460b      	mov	r3, r1
 8004ad4:	3101      	adds	r1, #1
 8004ad6:	2809      	cmp	r0, #9
 8004ad8:	d9f4      	bls.n	8004ac4 <_svfprintf_r+0x1e0>
 8004ada:	ea4c 7cec 	orr.w	ip, ip, ip, asr #31
 8004ade:	e767      	b.n	80049b0 <_svfprintf_r+0xcc>
 8004ae0:	f046 0680 	orr.w	r6, r6, #128	; 0x80
 8004ae4:	e760      	b.n	80049a8 <_svfprintf_r+0xc4>
 8004ae6:	2200      	movs	r2, #0
 8004ae8:	210a      	movs	r1, #10
 8004aea:	f1aa 0a30 	sub.w	sl, sl, #48	; 0x30
 8004aee:	fb01 a202 	mla	r2, r1, r2, sl
 8004af2:	f813 ab01 	ldrb.w	sl, [r3], #1
 8004af6:	f1aa 0130 	sub.w	r1, sl, #48	; 0x30
 8004afa:	2909      	cmp	r1, #9
 8004afc:	d9f4      	bls.n	8004ae8 <_svfprintf_r+0x204>
 8004afe:	e757      	b.n	80049b0 <_svfprintf_r+0xcc>
 8004b00:	f046 0608 	orr.w	r6, r6, #8
 8004b04:	e750      	b.n	80049a8 <_svfprintf_r+0xc4>
 8004b06:	f046 0640 	orr.w	r6, r6, #64	; 0x40
 8004b0a:	e74d      	b.n	80049a8 <_svfprintf_r+0xc4>
 8004b0c:	f046 0610 	orr.w	r6, r6, #16
 8004b10:	e74a      	b.n	80049a8 <_svfprintf_r+0xc4>
 8004b12:	9309      	str	r3, [sp, #36]	; 0x24
 8004b14:	f04f 0c00 	mov.w	ip, #0
 8004b18:	682b      	ldr	r3, [r5, #0]
 8004b1a:	3504      	adds	r5, #4
 8004b1c:	920a      	str	r2, [sp, #40]	; 0x28
 8004b1e:	f88d c0ef 	strb.w	ip, [sp, #239]	; 0xef
 8004b22:	f88d 3094 	strb.w	r3, [sp, #148]	; 0x94
 8004b26:	e2bb      	b.n	80050a0 <_svfprintf_r+0x7bc>
 8004b28:	9309      	str	r3, [sp, #36]	; 0x24
 8004b2a:	f046 0610 	orr.w	r6, r6, #16
 8004b2e:	920a      	str	r2, [sp, #40]	; 0x28
 8004b30:	e001      	b.n	8004b36 <_svfprintf_r+0x252>
 8004b32:	9309      	str	r3, [sp, #36]	; 0x24
 8004b34:	920a      	str	r2, [sp, #40]	; 0x28
 8004b36:	f016 0f10 	tst.w	r6, #16
 8004b3a:	d003      	beq.n	8004b44 <_svfprintf_r+0x260>
 8004b3c:	f8d5 b000 	ldr.w	fp, [r5]
 8004b40:	3504      	adds	r5, #4
 8004b42:	e009      	b.n	8004b58 <_svfprintf_r+0x274>
 8004b44:	f8d5 b000 	ldr.w	fp, [r5]
 8004b48:	f016 0f40 	tst.w	r6, #64	; 0x40
 8004b4c:	f105 0304 	add.w	r3, r5, #4
 8004b50:	461d      	mov	r5, r3
 8004b52:	bf18      	it	ne
 8004b54:	fa0f fb8b 	sxthne.w	fp, fp
 8004b58:	f1bb 0f00 	cmp.w	fp, #0
 8004b5c:	da04      	bge.n	8004b68 <_svfprintf_r+0x284>
 8004b5e:	f1cb 0b00 	rsb	fp, fp, #0
 8004b62:	232d      	movs	r3, #45	; 0x2d
 8004b64:	f88d 30ef 	strb.w	r3, [sp, #239]	; 0xef
 8004b68:	2201      	movs	r2, #1
 8004b6a:	e22c      	b.n	8004fc6 <_svfprintf_r+0x6e2>
 8004b6c:	9309      	str	r3, [sp, #36]	; 0x24
 8004b6e:	1deb      	adds	r3, r5, #7
 8004b70:	f016 0f08 	tst.w	r6, #8
 8004b74:	f023 0307 	bic.w	r3, r3, #7
 8004b78:	920a      	str	r2, [sp, #40]	; 0x28
 8004b7a:	f103 0508 	add.w	r5, r3, #8
 8004b7e:	bf0b      	itete	eq
 8004b80:	6818      	ldreq	r0, [r3, #0]
 8004b82:	681a      	ldrne	r2, [r3, #0]
 8004b84:	900c      	streq	r0, [sp, #48]	; 0x30
 8004b86:	920c      	strne	r2, [sp, #48]	; 0x30
 8004b88:	685b      	ldr	r3, [r3, #4]
 8004b8a:	980c      	ldr	r0, [sp, #48]	; 0x30
 8004b8c:	f8cd c018 	str.w	ip, [sp, #24]
 8004b90:	930f      	str	r3, [sp, #60]	; 0x3c
 8004b92:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8004b94:	f002 fdd4 	bl	8007740 <__isinfd>
 8004b98:	f8dd c018 	ldr.w	ip, [sp, #24]
 8004b9c:	4603      	mov	r3, r0
 8004b9e:	b1a8      	cbz	r0, 8004bcc <_svfprintf_r+0x2e8>
 8004ba0:	980c      	ldr	r0, [sp, #48]	; 0x30
 8004ba2:	2200      	movs	r2, #0
 8004ba4:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8004ba6:	2300      	movs	r3, #0
 8004ba8:	f7ff fcea 	bl	8004580 <__aeabi_dcmplt>
 8004bac:	b110      	cbz	r0, 8004bb4 <_svfprintf_r+0x2d0>
 8004bae:	232d      	movs	r3, #45	; 0x2d
 8004bb0:	f88d 30ef 	strb.w	r3, [sp, #239]	; 0xef
 8004bb4:	4b52      	ldr	r3, [pc, #328]	; (8004d00 <_svfprintf_r+0x41c>)
 8004bb6:	f026 0680 	bic.w	r6, r6, #128	; 0x80
 8004bba:	4a52      	ldr	r2, [pc, #328]	; (8004d04 <_svfprintf_r+0x420>)
 8004bbc:	f04f 0b03 	mov.w	fp, #3
 8004bc0:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8004bc4:	bfcc      	ite	gt
 8004bc6:	4691      	movgt	r9, r2
 8004bc8:	4699      	movle	r9, r3
 8004bca:	e270      	b.n	80050ae <_svfprintf_r+0x7ca>
 8004bcc:	980c      	ldr	r0, [sp, #48]	; 0x30
 8004bce:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8004bd0:	9307      	str	r3, [sp, #28]
 8004bd2:	f8cd c018 	str.w	ip, [sp, #24]
 8004bd6:	f002 fdc4 	bl	8007762 <__isnand>
 8004bda:	9b07      	ldr	r3, [sp, #28]
 8004bdc:	f8dd c018 	ldr.w	ip, [sp, #24]
 8004be0:	b158      	cbz	r0, 8004bfa <_svfprintf_r+0x316>
 8004be2:	4a49      	ldr	r2, [pc, #292]	; (8004d08 <_svfprintf_r+0x424>)
 8004be4:	f026 0680 	bic.w	r6, r6, #128	; 0x80
 8004be8:	4948      	ldr	r1, [pc, #288]	; (8004d0c <_svfprintf_r+0x428>)
 8004bea:	f04f 0b03 	mov.w	fp, #3
 8004bee:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8004bf2:	bfcc      	ite	gt
 8004bf4:	4689      	movgt	r9, r1
 8004bf6:	4691      	movle	r9, r2
 8004bf8:	e1a3      	b.n	8004f42 <_svfprintf_r+0x65e>
 8004bfa:	f1bc 3fff 	cmp.w	ip, #4294967295
 8004bfe:	d102      	bne.n	8004c06 <_svfprintf_r+0x322>
 8004c00:	f10c 0c07 	add.w	ip, ip, #7
 8004c04:	e00a      	b.n	8004c1c <_svfprintf_r+0x338>
 8004c06:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 8004c0a:	d002      	beq.n	8004c12 <_svfprintf_r+0x32e>
 8004c0c:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8004c10:	d104      	bne.n	8004c1c <_svfprintf_r+0x338>
 8004c12:	f1bc 0f00 	cmp.w	ip, #0
 8004c16:	bf08      	it	eq
 8004c18:	f04f 0c01 	moveq.w	ip, #1
 8004c1c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004c1e:	f446 7680 	orr.w	r6, r6, #256	; 0x100
 8004c22:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004c24:	e9cd 2332 	strd	r2, r3, [sp, #200]	; 0xc8
 8004c28:	9b33      	ldr	r3, [sp, #204]	; 0xcc
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	db04      	blt.n	8004c38 <_svfprintf_r+0x354>
 8004c2e:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8004c30:	2200      	movs	r2, #0
 8004c32:	920d      	str	r2, [sp, #52]	; 0x34
 8004c34:	910b      	str	r1, [sp, #44]	; 0x2c
 8004c36:	e005      	b.n	8004c44 <_svfprintf_r+0x360>
 8004c38:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004c3a:	202d      	movs	r0, #45	; 0x2d
 8004c3c:	900d      	str	r0, [sp, #52]	; 0x34
 8004c3e:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8004c42:	930b      	str	r3, [sp, #44]	; 0x2c
 8004c44:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8004c48:	d00e      	beq.n	8004c68 <_svfprintf_r+0x384>
 8004c4a:	f1ba 0f46 	cmp.w	sl, #70	; 0x46
 8004c4e:	d00b      	beq.n	8004c68 <_svfprintf_r+0x384>
 8004c50:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8004c54:	d004      	beq.n	8004c60 <_svfprintf_r+0x37c>
 8004c56:	f1ba 0f45 	cmp.w	sl, #69	; 0x45
 8004c5a:	d001      	beq.n	8004c60 <_svfprintf_r+0x37c>
 8004c5c:	46e3      	mov	fp, ip
 8004c5e:	e001      	b.n	8004c64 <_svfprintf_r+0x380>
 8004c60:	f10c 0b01 	add.w	fp, ip, #1
 8004c64:	2302      	movs	r3, #2
 8004c66:	e001      	b.n	8004c6c <_svfprintf_r+0x388>
 8004c68:	46e3      	mov	fp, ip
 8004c6a:	2303      	movs	r3, #3
 8004c6c:	9300      	str	r3, [sp, #0]
 8004c6e:	4640      	mov	r0, r8
 8004c70:	ab3a      	add	r3, sp, #232	; 0xe8
 8004c72:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004c74:	9302      	str	r3, [sp, #8]
 8004c76:	ab39      	add	r3, sp, #228	; 0xe4
 8004c78:	9303      	str	r3, [sp, #12]
 8004c7a:	ab38      	add	r3, sp, #224	; 0xe0
 8004c7c:	9304      	str	r3, [sp, #16]
 8004c7e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004c80:	f8cd c018 	str.w	ip, [sp, #24]
 8004c84:	f8cd b004 	str.w	fp, [sp, #4]
 8004c88:	f000 fe3a 	bl	8005900 <_dtoa_r>
 8004c8c:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 8004c90:	f8dd c018 	ldr.w	ip, [sp, #24]
 8004c94:	4681      	mov	r9, r0
 8004c96:	d002      	beq.n	8004c9e <_svfprintf_r+0x3ba>
 8004c98:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8004c9c:	d102      	bne.n	8004ca4 <_svfprintf_r+0x3c0>
 8004c9e:	f016 0f01 	tst.w	r6, #1
 8004ca2:	d03d      	beq.n	8004d20 <_svfprintf_r+0x43c>
 8004ca4:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8004ca8:	eb09 010b 	add.w	r1, r9, fp
 8004cac:	9108      	str	r1, [sp, #32]
 8004cae:	d002      	beq.n	8004cb6 <_svfprintf_r+0x3d2>
 8004cb0:	f1ba 0f46 	cmp.w	sl, #70	; 0x46
 8004cb4:	d115      	bne.n	8004ce2 <_svfprintf_r+0x3fe>
 8004cb6:	f899 3000 	ldrb.w	r3, [r9]
 8004cba:	2b30      	cmp	r3, #48	; 0x30
 8004cbc:	d10d      	bne.n	8004cda <_svfprintf_r+0x3f6>
 8004cbe:	980c      	ldr	r0, [sp, #48]	; 0x30
 8004cc0:	2200      	movs	r2, #0
 8004cc2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004cc4:	2300      	movs	r3, #0
 8004cc6:	f8cd c018 	str.w	ip, [sp, #24]
 8004cca:	f7ff fc4f 	bl	800456c <__aeabi_dcmpeq>
 8004cce:	f8dd c018 	ldr.w	ip, [sp, #24]
 8004cd2:	b910      	cbnz	r0, 8004cda <_svfprintf_r+0x3f6>
 8004cd4:	f1cb 0301 	rsb	r3, fp, #1
 8004cd8:	933a      	str	r3, [sp, #232]	; 0xe8
 8004cda:	9a08      	ldr	r2, [sp, #32]
 8004cdc:	9b3a      	ldr	r3, [sp, #232]	; 0xe8
 8004cde:	18d2      	adds	r2, r2, r3
 8004ce0:	9208      	str	r2, [sp, #32]
 8004ce2:	980c      	ldr	r0, [sp, #48]	; 0x30
 8004ce4:	2200      	movs	r2, #0
 8004ce6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004ce8:	2300      	movs	r3, #0
 8004cea:	f8cd c018 	str.w	ip, [sp, #24]
 8004cee:	f7ff fc3d 	bl	800456c <__aeabi_dcmpeq>
 8004cf2:	f8dd c018 	ldr.w	ip, [sp, #24]
 8004cf6:	b178      	cbz	r0, 8004d18 <_svfprintf_r+0x434>
 8004cf8:	9b08      	ldr	r3, [sp, #32]
 8004cfa:	e00c      	b.n	8004d16 <_svfprintf_r+0x432>
 8004cfc:	08007928 	.word	0x08007928
 8004d00:	08007939 	.word	0x08007939
 8004d04:	0800793d 	.word	0x0800793d
 8004d08:	08007941 	.word	0x08007941
 8004d0c:	08007945 	.word	0x08007945
 8004d10:	2230      	movs	r2, #48	; 0x30
 8004d12:	f803 2b01 	strb.w	r2, [r3], #1
 8004d16:	9338      	str	r3, [sp, #224]	; 0xe0
 8004d18:	9b38      	ldr	r3, [sp, #224]	; 0xe0
 8004d1a:	9808      	ldr	r0, [sp, #32]
 8004d1c:	4283      	cmp	r3, r0
 8004d1e:	d3f7      	bcc.n	8004d10 <_svfprintf_r+0x42c>
 8004d20:	9b38      	ldr	r3, [sp, #224]	; 0xe0
 8004d22:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 8004d26:	ebc9 0303 	rsb	r3, r9, r3
 8004d2a:	9308      	str	r3, [sp, #32]
 8004d2c:	d002      	beq.n	8004d34 <_svfprintf_r+0x450>
 8004d2e:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8004d32:	d108      	bne.n	8004d46 <_svfprintf_r+0x462>
 8004d34:	9b3a      	ldr	r3, [sp, #232]	; 0xe8
 8004d36:	f113 0f03 	cmn.w	r3, #3
 8004d3a:	db01      	blt.n	8004d40 <_svfprintf_r+0x45c>
 8004d3c:	4563      	cmp	r3, ip
 8004d3e:	dd79      	ble.n	8004e34 <_svfprintf_r+0x550>
 8004d40:	f1aa 0a02 	sub.w	sl, sl, #2
 8004d44:	e002      	b.n	8004d4c <_svfprintf_r+0x468>
 8004d46:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8004d4a:	dc53      	bgt.n	8004df4 <_svfprintf_r+0x510>
 8004d4c:	9b3a      	ldr	r3, [sp, #232]	; 0xe8
 8004d4e:	f88d a0d8 	strb.w	sl, [sp, #216]	; 0xd8
 8004d52:	f103 3bff 	add.w	fp, r3, #4294967295
 8004d56:	f8cd b0e8 	str.w	fp, [sp, #232]	; 0xe8
 8004d5a:	f1bb 0f00 	cmp.w	fp, #0
 8004d5e:	da03      	bge.n	8004d68 <_svfprintf_r+0x484>
 8004d60:	f1cb 0b00 	rsb	fp, fp, #0
 8004d64:	232d      	movs	r3, #45	; 0x2d
 8004d66:	e000      	b.n	8004d6a <_svfprintf_r+0x486>
 8004d68:	232b      	movs	r3, #43	; 0x2b
 8004d6a:	f1bb 0f09 	cmp.w	fp, #9
 8004d6e:	f88d 30d9 	strb.w	r3, [sp, #217]	; 0xd9
 8004d72:	dd2a      	ble.n	8004dca <_svfprintf_r+0x4e6>
 8004d74:	f10d 02d7 	add.w	r2, sp, #215	; 0xd7
 8004d78:	46ac      	mov	ip, r5
 8004d7a:	4615      	mov	r5, r2
 8004d7c:	4658      	mov	r0, fp
 8004d7e:	210a      	movs	r1, #10
 8004d80:	9207      	str	r2, [sp, #28]
 8004d82:	f8cd c018 	str.w	ip, [sp, #24]
 8004d86:	f7fe ffc1 	bl	8003d0c <__aeabi_idivmod>
 8004d8a:	4658      	mov	r0, fp
 8004d8c:	3130      	adds	r1, #48	; 0x30
 8004d8e:	f805 1d01 	strb.w	r1, [r5, #-1]!
 8004d92:	210a      	movs	r1, #10
 8004d94:	f7fe fe70 	bl	8003a78 <__aeabi_idiv>
 8004d98:	9a07      	ldr	r2, [sp, #28]
 8004d9a:	f8dd c018 	ldr.w	ip, [sp, #24]
 8004d9e:	2809      	cmp	r0, #9
 8004da0:	4683      	mov	fp, r0
 8004da2:	dceb      	bgt.n	8004d7c <_svfprintf_r+0x498>
 8004da4:	462b      	mov	r3, r5
 8004da6:	f100 0b30 	add.w	fp, r0, #48	; 0x30
 8004daa:	1e59      	subs	r1, r3, #1
 8004dac:	4665      	mov	r5, ip
 8004dae:	f803 bc01 	strb.w	fp, [r3, #-1]
 8004db2:	f10d 03da 	add.w	r3, sp, #218	; 0xda
 8004db6:	e003      	b.n	8004dc0 <_svfprintf_r+0x4dc>
 8004db8:	f811 0b01 	ldrb.w	r0, [r1], #1
 8004dbc:	f803 0c01 	strb.w	r0, [r3, #-1]
 8004dc0:	4618      	mov	r0, r3
 8004dc2:	3301      	adds	r3, #1
 8004dc4:	4291      	cmp	r1, r2
 8004dc6:	d3f7      	bcc.n	8004db8 <_svfprintf_r+0x4d4>
 8004dc8:	e006      	b.n	8004dd8 <_svfprintf_r+0x4f4>
 8004dca:	a837      	add	r0, sp, #220	; 0xdc
 8004dcc:	2330      	movs	r3, #48	; 0x30
 8004dce:	449b      	add	fp, r3
 8004dd0:	f88d 30da 	strb.w	r3, [sp, #218]	; 0xda
 8004dd4:	f88d b0db 	strb.w	fp, [sp, #219]	; 0xdb
 8004dd8:	9908      	ldr	r1, [sp, #32]
 8004dda:	ab36      	add	r3, sp, #216	; 0xd8
 8004ddc:	1ac3      	subs	r3, r0, r3
 8004dde:	9312      	str	r3, [sp, #72]	; 0x48
 8004de0:	2901      	cmp	r1, #1
 8004de2:	eb03 0b01 	add.w	fp, r3, r1
 8004de6:	dc02      	bgt.n	8004dee <_svfprintf_r+0x50a>
 8004de8:	f016 0f01 	tst.w	r6, #1
 8004dec:	d038      	beq.n	8004e60 <_svfprintf_r+0x57c>
 8004dee:	f10b 0b01 	add.w	fp, fp, #1
 8004df2:	e035      	b.n	8004e60 <_svfprintf_r+0x57c>
 8004df4:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8004df8:	d11c      	bne.n	8004e34 <_svfprintf_r+0x550>
 8004dfa:	f8dd b0e8 	ldr.w	fp, [sp, #232]	; 0xe8
 8004dfe:	f1bb 0f00 	cmp.w	fp, #0
 8004e02:	dd09      	ble.n	8004e18 <_svfprintf_r+0x534>
 8004e04:	f1bc 0f00 	cmp.w	ip, #0
 8004e08:	d102      	bne.n	8004e10 <_svfprintf_r+0x52c>
 8004e0a:	f016 0f01 	tst.w	r6, #1
 8004e0e:	d027      	beq.n	8004e60 <_svfprintf_r+0x57c>
 8004e10:	f10b 0b01 	add.w	fp, fp, #1
 8004e14:	44e3      	add	fp, ip
 8004e16:	e00a      	b.n	8004e2e <_svfprintf_r+0x54a>
 8004e18:	f1bc 0f00 	cmp.w	ip, #0
 8004e1c:	d105      	bne.n	8004e2a <_svfprintf_r+0x546>
 8004e1e:	f016 0f01 	tst.w	r6, #1
 8004e22:	d102      	bne.n	8004e2a <_svfprintf_r+0x546>
 8004e24:	f04f 0b01 	mov.w	fp, #1
 8004e28:	e01a      	b.n	8004e60 <_svfprintf_r+0x57c>
 8004e2a:	f10c 0b02 	add.w	fp, ip, #2
 8004e2e:	f04f 0a66 	mov.w	sl, #102	; 0x66
 8004e32:	e015      	b.n	8004e60 <_svfprintf_r+0x57c>
 8004e34:	f8dd b0e8 	ldr.w	fp, [sp, #232]	; 0xe8
 8004e38:	9a08      	ldr	r2, [sp, #32]
 8004e3a:	4593      	cmp	fp, r2
 8004e3c:	db05      	blt.n	8004e4a <_svfprintf_r+0x566>
 8004e3e:	f016 0f01 	tst.w	r6, #1
 8004e42:	bf18      	it	ne
 8004e44:	f10b 0b01 	addne.w	fp, fp, #1
 8004e48:	e008      	b.n	8004e5c <_svfprintf_r+0x578>
 8004e4a:	f1bb 0f00 	cmp.w	fp, #0
 8004e4e:	9b08      	ldr	r3, [sp, #32]
 8004e50:	bfcc      	ite	gt
 8004e52:	f04f 0b01 	movgt.w	fp, #1
 8004e56:	f1cb 0b02 	rsble	fp, fp, #2
 8004e5a:	449b      	add	fp, r3
 8004e5c:	f04f 0a67 	mov.w	sl, #103	; 0x67
 8004e60:	980d      	ldr	r0, [sp, #52]	; 0x34
 8004e62:	b908      	cbnz	r0, 8004e68 <_svfprintf_r+0x584>
 8004e64:	4684      	mov	ip, r0
 8004e66:	e124      	b.n	80050b2 <_svfprintf_r+0x7ce>
 8004e68:	232d      	movs	r3, #45	; 0x2d
 8004e6a:	f88d 30ef 	strb.w	r3, [sp, #239]	; 0xef
 8004e6e:	e11e      	b.n	80050ae <_svfprintf_r+0x7ca>
 8004e70:	f016 0f10 	tst.w	r6, #16
 8004e74:	9309      	str	r3, [sp, #36]	; 0x24
 8004e76:	d004      	beq.n	8004e82 <_svfprintf_r+0x59e>
 8004e78:	682b      	ldr	r3, [r5, #0]
 8004e7a:	3504      	adds	r5, #4
 8004e7c:	990e      	ldr	r1, [sp, #56]	; 0x38
 8004e7e:	6019      	str	r1, [r3, #0]
 8004e80:	e55e      	b.n	8004940 <_svfprintf_r+0x5c>
 8004e82:	f016 0f40 	tst.w	r6, #64	; 0x40
 8004e86:	682a      	ldr	r2, [r5, #0]
 8004e88:	f105 0304 	add.w	r3, r5, #4
 8004e8c:	bf18      	it	ne
 8004e8e:	980e      	ldrne	r0, [sp, #56]	; 0x38
 8004e90:	461d      	mov	r5, r3
 8004e92:	bf0a      	itet	eq
 8004e94:	990e      	ldreq	r1, [sp, #56]	; 0x38
 8004e96:	8010      	strhne	r0, [r2, #0]
 8004e98:	6011      	streq	r1, [r2, #0]
 8004e9a:	e551      	b.n	8004940 <_svfprintf_r+0x5c>
 8004e9c:	9309      	str	r3, [sp, #36]	; 0x24
 8004e9e:	f046 0610 	orr.w	r6, r6, #16
 8004ea2:	920a      	str	r2, [sp, #40]	; 0x28
 8004ea4:	e001      	b.n	8004eaa <_svfprintf_r+0x5c6>
 8004ea6:	9309      	str	r3, [sp, #36]	; 0x24
 8004ea8:	920a      	str	r2, [sp, #40]	; 0x28
 8004eaa:	f016 0110 	ands.w	r1, r6, #16
 8004eae:	d004      	beq.n	8004eba <_svfprintf_r+0x5d6>
 8004eb0:	f8d5 b000 	ldr.w	fp, [r5]
 8004eb4:	2200      	movs	r2, #0
 8004eb6:	3504      	adds	r5, #4
 8004eb8:	e082      	b.n	8004fc0 <_svfprintf_r+0x6dc>
 8004eba:	f8d5 b000 	ldr.w	fp, [r5]
 8004ebe:	f016 0240 	ands.w	r2, r6, #64	; 0x40
 8004ec2:	f105 0304 	add.w	r3, r5, #4
 8004ec6:	bf1b      	ittet	ne
 8004ec8:	460a      	movne	r2, r1
 8004eca:	461d      	movne	r5, r3
 8004ecc:	461d      	moveq	r5, r3
 8004ece:	fa1f fb8b 	uxthne.w	fp, fp
 8004ed2:	e075      	b.n	8004fc0 <_svfprintf_r+0x6dc>
 8004ed4:	920a      	str	r2, [sp, #40]	; 0x28
 8004ed6:	f04f 0a78 	mov.w	sl, #120	; 0x78
 8004eda:	4a9d      	ldr	r2, [pc, #628]	; (8005150 <_svfprintf_r+0x86c>)
 8004edc:	f046 0602 	orr.w	r6, r6, #2
 8004ee0:	f8d5 b000 	ldr.w	fp, [r5]
 8004ee4:	3504      	adds	r5, #4
 8004ee6:	9309      	str	r3, [sp, #36]	; 0x24
 8004ee8:	2330      	movs	r3, #48	; 0x30
 8004eea:	f88d a0ed 	strb.w	sl, [sp, #237]	; 0xed
 8004eee:	f88d 30ec 	strb.w	r3, [sp, #236]	; 0xec
 8004ef2:	9211      	str	r2, [sp, #68]	; 0x44
 8004ef4:	e063      	b.n	8004fbe <_svfprintf_r+0x6da>
 8004ef6:	9309      	str	r3, [sp, #36]	; 0x24
 8004ef8:	2300      	movs	r3, #0
 8004efa:	1d28      	adds	r0, r5, #4
 8004efc:	f88d 30ef 	strb.w	r3, [sp, #239]	; 0xef
 8004f00:	459c      	cmp	ip, r3
 8004f02:	f8d5 9000 	ldr.w	r9, [r5]
 8004f06:	900b      	str	r0, [sp, #44]	; 0x2c
 8004f08:	920a      	str	r2, [sp, #40]	; 0x28
 8004f0a:	4648      	mov	r0, r9
 8004f0c:	db13      	blt.n	8004f36 <_svfprintf_r+0x652>
 8004f0e:	4619      	mov	r1, r3
 8004f10:	4662      	mov	r2, ip
 8004f12:	9307      	str	r3, [sp, #28]
 8004f14:	f8cd c018 	str.w	ip, [sp, #24]
 8004f18:	f001 fe26 	bl	8006b68 <memchr>
 8004f1c:	9b07      	ldr	r3, [sp, #28]
 8004f1e:	f8dd c018 	ldr.w	ip, [sp, #24]
 8004f22:	2800      	cmp	r0, #0
 8004f24:	f000 80c1 	beq.w	80050aa <_svfprintf_r+0x7c6>
 8004f28:	ebc9 0b00 	rsb	fp, r9, r0
 8004f2c:	45e3      	cmp	fp, ip
 8004f2e:	f300 80bc 	bgt.w	80050aa <_svfprintf_r+0x7c6>
 8004f32:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8004f34:	e005      	b.n	8004f42 <_svfprintf_r+0x65e>
 8004f36:	9307      	str	r3, [sp, #28]
 8004f38:	f002 fc3d 	bl	80077b6 <strlen>
 8004f3c:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8004f3e:	9b07      	ldr	r3, [sp, #28]
 8004f40:	4683      	mov	fp, r0
 8004f42:	469c      	mov	ip, r3
 8004f44:	e0b5      	b.n	80050b2 <_svfprintf_r+0x7ce>
 8004f46:	9309      	str	r3, [sp, #36]	; 0x24
 8004f48:	f046 0610 	orr.w	r6, r6, #16
 8004f4c:	920a      	str	r2, [sp, #40]	; 0x28
 8004f4e:	e001      	b.n	8004f54 <_svfprintf_r+0x670>
 8004f50:	9309      	str	r3, [sp, #36]	; 0x24
 8004f52:	920a      	str	r2, [sp, #40]	; 0x28
 8004f54:	f016 0f10 	tst.w	r6, #16
 8004f58:	d003      	beq.n	8004f62 <_svfprintf_r+0x67e>
 8004f5a:	f8d5 b000 	ldr.w	fp, [r5]
 8004f5e:	3504      	adds	r5, #4
 8004f60:	e009      	b.n	8004f76 <_svfprintf_r+0x692>
 8004f62:	f8d5 b000 	ldr.w	fp, [r5]
 8004f66:	f016 0f40 	tst.w	r6, #64	; 0x40
 8004f6a:	f105 0304 	add.w	r3, r5, #4
 8004f6e:	461d      	mov	r5, r3
 8004f70:	bf18      	it	ne
 8004f72:	fa1f fb8b 	uxthne.w	fp, fp
 8004f76:	2201      	movs	r2, #1
 8004f78:	e022      	b.n	8004fc0 <_svfprintf_r+0x6dc>
 8004f7a:	4975      	ldr	r1, [pc, #468]	; (8005150 <_svfprintf_r+0x86c>)
 8004f7c:	9309      	str	r3, [sp, #36]	; 0x24
 8004f7e:	920a      	str	r2, [sp, #40]	; 0x28
 8004f80:	f016 0f10 	tst.w	r6, #16
 8004f84:	9111      	str	r1, [sp, #68]	; 0x44
 8004f86:	d003      	beq.n	8004f90 <_svfprintf_r+0x6ac>
 8004f88:	f8d5 b000 	ldr.w	fp, [r5]
 8004f8c:	3504      	adds	r5, #4
 8004f8e:	e009      	b.n	8004fa4 <_svfprintf_r+0x6c0>
 8004f90:	f8d5 b000 	ldr.w	fp, [r5]
 8004f94:	f016 0f40 	tst.w	r6, #64	; 0x40
 8004f98:	f105 0304 	add.w	r3, r5, #4
 8004f9c:	461d      	mov	r5, r3
 8004f9e:	bf18      	it	ne
 8004fa0:	fa1f fb8b 	uxthne.w	fp, fp
 8004fa4:	f016 0f01 	tst.w	r6, #1
 8004fa8:	d009      	beq.n	8004fbe <_svfprintf_r+0x6da>
 8004faa:	f1bb 0f00 	cmp.w	fp, #0
 8004fae:	d006      	beq.n	8004fbe <_svfprintf_r+0x6da>
 8004fb0:	f046 0602 	orr.w	r6, r6, #2
 8004fb4:	2330      	movs	r3, #48	; 0x30
 8004fb6:	f88d a0ed 	strb.w	sl, [sp, #237]	; 0xed
 8004fba:	f88d 30ec 	strb.w	r3, [sp, #236]	; 0xec
 8004fbe:	2202      	movs	r2, #2
 8004fc0:	2300      	movs	r3, #0
 8004fc2:	f88d 30ef 	strb.w	r3, [sp, #239]	; 0xef
 8004fc6:	f1bc 0f00 	cmp.w	ip, #0
 8004fca:	ab2f      	add	r3, sp, #188	; 0xbc
 8004fcc:	bfa8      	it	ge
 8004fce:	f026 0680 	bicge.w	r6, r6, #128	; 0x80
 8004fd2:	f1bb 0f00 	cmp.w	fp, #0
 8004fd6:	d102      	bne.n	8004fde <_svfprintf_r+0x6fa>
 8004fd8:	f1bc 0f00 	cmp.w	ip, #0
 8004fdc:	d046      	beq.n	800506c <_svfprintf_r+0x788>
 8004fde:	2a01      	cmp	r2, #1
 8004fe0:	d002      	beq.n	8004fe8 <_svfprintf_r+0x704>
 8004fe2:	2a02      	cmp	r2, #2
 8004fe4:	d103      	bne.n	8004fee <_svfprintf_r+0x70a>
 8004fe6:	e035      	b.n	8005054 <_svfprintf_r+0x770>
 8004fe8:	4699      	mov	r9, r3
 8004fea:	950b      	str	r5, [sp, #44]	; 0x2c
 8004fec:	e025      	b.n	800503a <_svfprintf_r+0x756>
 8004fee:	4619      	mov	r1, r3
 8004ff0:	f00b 0207 	and.w	r2, fp, #7
 8004ff4:	3230      	adds	r2, #48	; 0x30
 8004ff6:	ea5f 0bdb 	movs.w	fp, fp, lsr #3
 8004ffa:	f801 2d01 	strb.w	r2, [r1, #-1]!
 8004ffe:	d1f7      	bne.n	8004ff0 <_svfprintf_r+0x70c>
 8005000:	f016 0f01 	tst.w	r6, #1
 8005004:	4689      	mov	r9, r1
 8005006:	d03c      	beq.n	8005082 <_svfprintf_r+0x79e>
 8005008:	2a30      	cmp	r2, #48	; 0x30
 800500a:	d03a      	beq.n	8005082 <_svfprintf_r+0x79e>
 800500c:	2230      	movs	r2, #48	; 0x30
 800500e:	f809 2d01 	strb.w	r2, [r9, #-1]!
 8005012:	e036      	b.n	8005082 <_svfprintf_r+0x79e>
 8005014:	4658      	mov	r0, fp
 8005016:	210a      	movs	r1, #10
 8005018:	9307      	str	r3, [sp, #28]
 800501a:	f8cd c018 	str.w	ip, [sp, #24]
 800501e:	f7fe fd1d 	bl	8003a5c <__aeabi_uidivmod>
 8005022:	4658      	mov	r0, fp
 8005024:	3130      	adds	r1, #48	; 0x30
 8005026:	f809 1c01 	strb.w	r1, [r9, #-1]
 800502a:	210a      	movs	r1, #10
 800502c:	46a9      	mov	r9, r5
 800502e:	f7fe fbe7 	bl	8003800 <__aeabi_uidiv>
 8005032:	f8dd c018 	ldr.w	ip, [sp, #24]
 8005036:	9b07      	ldr	r3, [sp, #28]
 8005038:	4683      	mov	fp, r0
 800503a:	f1bb 0f09 	cmp.w	fp, #9
 800503e:	f109 35ff 	add.w	r5, r9, #4294967295
 8005042:	d8e7      	bhi.n	8005014 <_svfprintf_r+0x730>
 8005044:	462a      	mov	r2, r5
 8005046:	f10b 0b30 	add.w	fp, fp, #48	; 0x30
 800504a:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800504c:	4691      	mov	r9, r2
 800504e:	f882 b000 	strb.w	fp, [r2]
 8005052:	e016      	b.n	8005082 <_svfprintf_r+0x79e>
 8005054:	461a      	mov	r2, r3
 8005056:	9811      	ldr	r0, [sp, #68]	; 0x44
 8005058:	f00b 010f 	and.w	r1, fp, #15
 800505c:	ea5f 1b1b 	movs.w	fp, fp, lsr #4
 8005060:	5c41      	ldrb	r1, [r0, r1]
 8005062:	f802 1d01 	strb.w	r1, [r2, #-1]!
 8005066:	d1f6      	bne.n	8005056 <_svfprintf_r+0x772>
 8005068:	4691      	mov	r9, r2
 800506a:	e00a      	b.n	8005082 <_svfprintf_r+0x79e>
 800506c:	b942      	cbnz	r2, 8005080 <_svfprintf_r+0x79c>
 800506e:	f016 0f01 	tst.w	r6, #1
 8005072:	d005      	beq.n	8005080 <_svfprintf_r+0x79c>
 8005074:	3230      	adds	r2, #48	; 0x30
 8005076:	f10d 09bb 	add.w	r9, sp, #187	; 0xbb
 800507a:	f88d 20bb 	strb.w	r2, [sp, #187]	; 0xbb
 800507e:	e000      	b.n	8005082 <_svfprintf_r+0x79e>
 8005080:	4699      	mov	r9, r3
 8005082:	ebc9 0b03 	rsb	fp, r9, r3
 8005086:	e014      	b.n	80050b2 <_svfprintf_r+0x7ce>
 8005088:	9309      	str	r3, [sp, #36]	; 0x24
 800508a:	920a      	str	r2, [sp, #40]	; 0x28
 800508c:	f1ba 0f00 	cmp.w	sl, #0
 8005090:	f000 8392 	beq.w	80057b8 <_svfprintf_r+0xed4>
 8005094:	f04f 0c00 	mov.w	ip, #0
 8005098:	f88d a094 	strb.w	sl, [sp, #148]	; 0x94
 800509c:	f88d c0ef 	strb.w	ip, [sp, #239]	; 0xef
 80050a0:	f10d 0994 	add.w	r9, sp, #148	; 0x94
 80050a4:	f04f 0b01 	mov.w	fp, #1
 80050a8:	e003      	b.n	80050b2 <_svfprintf_r+0x7ce>
 80050aa:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 80050ac:	46e3      	mov	fp, ip
 80050ae:	f04f 0c00 	mov.w	ip, #0
 80050b2:	f89d 30ef 	ldrb.w	r3, [sp, #239]	; 0xef
 80050b6:	45e3      	cmp	fp, ip
 80050b8:	bfac      	ite	ge
 80050ba:	4659      	movge	r1, fp
 80050bc:	4661      	movlt	r1, ip
 80050be:	910b      	str	r1, [sp, #44]	; 0x2c
 80050c0:	b10b      	cbz	r3, 80050c6 <_svfprintf_r+0x7e2>
 80050c2:	3101      	adds	r1, #1
 80050c4:	910b      	str	r1, [sp, #44]	; 0x2c
 80050c6:	f016 0202 	ands.w	r2, r6, #2
 80050ca:	9213      	str	r2, [sp, #76]	; 0x4c
 80050cc:	d002      	beq.n	80050d4 <_svfprintf_r+0x7f0>
 80050ce:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80050d0:	3302      	adds	r3, #2
 80050d2:	930b      	str	r3, [sp, #44]	; 0x2c
 80050d4:	f016 0084 	ands.w	r0, r6, #132	; 0x84
 80050d8:	900d      	str	r0, [sp, #52]	; 0x34
 80050da:	d14a      	bne.n	8005172 <_svfprintf_r+0x88e>
 80050dc:	990a      	ldr	r1, [sp, #40]	; 0x28
 80050de:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80050e0:	1a8b      	subs	r3, r1, r2
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	dc1c      	bgt.n	8005120 <_svfprintf_r+0x83c>
 80050e6:	e044      	b.n	8005172 <_svfprintf_r+0x88e>
 80050e8:	601a      	str	r2, [r3, #0]
 80050ea:	2210      	movs	r2, #16
 80050ec:	605a      	str	r2, [r3, #4]
 80050ee:	9a31      	ldr	r2, [sp, #196]	; 0xc4
 80050f0:	3210      	adds	r2, #16
 80050f2:	9231      	str	r2, [sp, #196]	; 0xc4
 80050f4:	9a30      	ldr	r2, [sp, #192]	; 0xc0
 80050f6:	3201      	adds	r2, #1
 80050f8:	9230      	str	r2, [sp, #192]	; 0xc0
 80050fa:	2a07      	cmp	r2, #7
 80050fc:	dc01      	bgt.n	8005102 <_svfprintf_r+0x81e>
 80050fe:	3308      	adds	r3, #8
 8005100:	e00c      	b.n	800511c <_svfprintf_r+0x838>
 8005102:	4640      	mov	r0, r8
 8005104:	4639      	mov	r1, r7
 8005106:	aa2f      	add	r2, sp, #188	; 0xbc
 8005108:	f8cd c018 	str.w	ip, [sp, #24]
 800510c:	f7ff fb70 	bl	80047f0 <__sprint_r>
 8005110:	f8dd c018 	ldr.w	ip, [sp, #24]
 8005114:	2800      	cmp	r0, #0
 8005116:	f040 8356 	bne.w	80057c6 <_svfprintf_r+0xee2>
 800511a:	ab15      	add	r3, sp, #84	; 0x54
 800511c:	3d10      	subs	r5, #16
 800511e:	e003      	b.n	8005128 <_svfprintf_r+0x844>
 8005120:	4622      	mov	r2, r4
 8005122:	462c      	mov	r4, r5
 8005124:	461d      	mov	r5, r3
 8005126:	4613      	mov	r3, r2
 8005128:	2d10      	cmp	r5, #16
 800512a:	4a0a      	ldr	r2, [pc, #40]	; (8005154 <_svfprintf_r+0x870>)
 800512c:	dcdc      	bgt.n	80050e8 <_svfprintf_r+0x804>
 800512e:	4619      	mov	r1, r3
 8005130:	462b      	mov	r3, r5
 8005132:	4625      	mov	r5, r4
 8005134:	460c      	mov	r4, r1
 8005136:	604b      	str	r3, [r1, #4]
 8005138:	600a      	str	r2, [r1, #0]
 800513a:	9a31      	ldr	r2, [sp, #196]	; 0xc4
 800513c:	18d3      	adds	r3, r2, r3
 800513e:	9331      	str	r3, [sp, #196]	; 0xc4
 8005140:	9b30      	ldr	r3, [sp, #192]	; 0xc0
 8005142:	3301      	adds	r3, #1
 8005144:	9330      	str	r3, [sp, #192]	; 0xc0
 8005146:	2b07      	cmp	r3, #7
 8005148:	dc06      	bgt.n	8005158 <_svfprintf_r+0x874>
 800514a:	3408      	adds	r4, #8
 800514c:	e011      	b.n	8005172 <_svfprintf_r+0x88e>
 800514e:	bf00      	nop
 8005150:	08007949 	.word	0x08007949
 8005154:	0800795c 	.word	0x0800795c
 8005158:	4640      	mov	r0, r8
 800515a:	4639      	mov	r1, r7
 800515c:	aa2f      	add	r2, sp, #188	; 0xbc
 800515e:	f8cd c018 	str.w	ip, [sp, #24]
 8005162:	f7ff fb45 	bl	80047f0 <__sprint_r>
 8005166:	f8dd c018 	ldr.w	ip, [sp, #24]
 800516a:	2800      	cmp	r0, #0
 800516c:	f040 832b 	bne.w	80057c6 <_svfprintf_r+0xee2>
 8005170:	ac15      	add	r4, sp, #84	; 0x54
 8005172:	f89d 30ef 	ldrb.w	r3, [sp, #239]	; 0xef
 8005176:	b1db      	cbz	r3, 80051b0 <_svfprintf_r+0x8cc>
 8005178:	f10d 03ef 	add.w	r3, sp, #239	; 0xef
 800517c:	6023      	str	r3, [r4, #0]
 800517e:	2301      	movs	r3, #1
 8005180:	6063      	str	r3, [r4, #4]
 8005182:	9b31      	ldr	r3, [sp, #196]	; 0xc4
 8005184:	3301      	adds	r3, #1
 8005186:	9331      	str	r3, [sp, #196]	; 0xc4
 8005188:	9b30      	ldr	r3, [sp, #192]	; 0xc0
 800518a:	3301      	adds	r3, #1
 800518c:	9330      	str	r3, [sp, #192]	; 0xc0
 800518e:	2b07      	cmp	r3, #7
 8005190:	dc01      	bgt.n	8005196 <_svfprintf_r+0x8b2>
 8005192:	3408      	adds	r4, #8
 8005194:	e00c      	b.n	80051b0 <_svfprintf_r+0x8cc>
 8005196:	4640      	mov	r0, r8
 8005198:	4639      	mov	r1, r7
 800519a:	aa2f      	add	r2, sp, #188	; 0xbc
 800519c:	f8cd c018 	str.w	ip, [sp, #24]
 80051a0:	f7ff fb26 	bl	80047f0 <__sprint_r>
 80051a4:	f8dd c018 	ldr.w	ip, [sp, #24]
 80051a8:	2800      	cmp	r0, #0
 80051aa:	f040 830c 	bne.w	80057c6 <_svfprintf_r+0xee2>
 80051ae:	ac15      	add	r4, sp, #84	; 0x54
 80051b0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80051b2:	b1d3      	cbz	r3, 80051ea <_svfprintf_r+0x906>
 80051b4:	ab3b      	add	r3, sp, #236	; 0xec
 80051b6:	6023      	str	r3, [r4, #0]
 80051b8:	2302      	movs	r3, #2
 80051ba:	6063      	str	r3, [r4, #4]
 80051bc:	9b31      	ldr	r3, [sp, #196]	; 0xc4
 80051be:	3302      	adds	r3, #2
 80051c0:	9331      	str	r3, [sp, #196]	; 0xc4
 80051c2:	9b30      	ldr	r3, [sp, #192]	; 0xc0
 80051c4:	3301      	adds	r3, #1
 80051c6:	9330      	str	r3, [sp, #192]	; 0xc0
 80051c8:	2b07      	cmp	r3, #7
 80051ca:	dc01      	bgt.n	80051d0 <_svfprintf_r+0x8ec>
 80051cc:	3408      	adds	r4, #8
 80051ce:	e00c      	b.n	80051ea <_svfprintf_r+0x906>
 80051d0:	4640      	mov	r0, r8
 80051d2:	4639      	mov	r1, r7
 80051d4:	aa2f      	add	r2, sp, #188	; 0xbc
 80051d6:	f8cd c018 	str.w	ip, [sp, #24]
 80051da:	f7ff fb09 	bl	80047f0 <__sprint_r>
 80051de:	f8dd c018 	ldr.w	ip, [sp, #24]
 80051e2:	2800      	cmp	r0, #0
 80051e4:	f040 82ef 	bne.w	80057c6 <_svfprintf_r+0xee2>
 80051e8:	ac15      	add	r4, sp, #84	; 0x54
 80051ea:	980d      	ldr	r0, [sp, #52]	; 0x34
 80051ec:	2880      	cmp	r0, #128	; 0x80
 80051ee:	d141      	bne.n	8005274 <_svfprintf_r+0x990>
 80051f0:	990a      	ldr	r1, [sp, #40]	; 0x28
 80051f2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80051f4:	1a89      	subs	r1, r1, r2
 80051f6:	910d      	str	r1, [sp, #52]	; 0x34
 80051f8:	2900      	cmp	r1, #0
 80051fa:	dc1a      	bgt.n	8005232 <_svfprintf_r+0x94e>
 80051fc:	e03a      	b.n	8005274 <_svfprintf_r+0x990>
 80051fe:	6013      	str	r3, [r2, #0]
 8005200:	2310      	movs	r3, #16
 8005202:	6053      	str	r3, [r2, #4]
 8005204:	9b31      	ldr	r3, [sp, #196]	; 0xc4
 8005206:	3310      	adds	r3, #16
 8005208:	9331      	str	r3, [sp, #196]	; 0xc4
 800520a:	9b30      	ldr	r3, [sp, #192]	; 0xc0
 800520c:	3301      	adds	r3, #1
 800520e:	9330      	str	r3, [sp, #192]	; 0xc0
 8005210:	2b07      	cmp	r3, #7
 8005212:	dc01      	bgt.n	8005218 <_svfprintf_r+0x934>
 8005214:	3208      	adds	r2, #8
 8005216:	e008      	b.n	800522a <_svfprintf_r+0x946>
 8005218:	4640      	mov	r0, r8
 800521a:	4639      	mov	r1, r7
 800521c:	aa2f      	add	r2, sp, #188	; 0xbc
 800521e:	f7ff fae7 	bl	80047f0 <__sprint_r>
 8005222:	2800      	cmp	r0, #0
 8005224:	f040 82cf 	bne.w	80057c6 <_svfprintf_r+0xee2>
 8005228:	aa15      	add	r2, sp, #84	; 0x54
 800522a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800522c:	3b10      	subs	r3, #16
 800522e:	930d      	str	r3, [sp, #52]	; 0x34
 8005230:	e001      	b.n	8005236 <_svfprintf_r+0x952>
 8005232:	4622      	mov	r2, r4
 8005234:	4664      	mov	r4, ip
 8005236:	980d      	ldr	r0, [sp, #52]	; 0x34
 8005238:	4b8c      	ldr	r3, [pc, #560]	; (800546c <_svfprintf_r+0xb88>)
 800523a:	2810      	cmp	r0, #16
 800523c:	dcdf      	bgt.n	80051fe <_svfprintf_r+0x91a>
 800523e:	6050      	str	r0, [r2, #4]
 8005240:	46a4      	mov	ip, r4
 8005242:	6013      	str	r3, [r2, #0]
 8005244:	4614      	mov	r4, r2
 8005246:	9b31      	ldr	r3, [sp, #196]	; 0xc4
 8005248:	181b      	adds	r3, r3, r0
 800524a:	9331      	str	r3, [sp, #196]	; 0xc4
 800524c:	9b30      	ldr	r3, [sp, #192]	; 0xc0
 800524e:	3301      	adds	r3, #1
 8005250:	9330      	str	r3, [sp, #192]	; 0xc0
 8005252:	2b07      	cmp	r3, #7
 8005254:	dc01      	bgt.n	800525a <_svfprintf_r+0x976>
 8005256:	3408      	adds	r4, #8
 8005258:	e00c      	b.n	8005274 <_svfprintf_r+0x990>
 800525a:	4640      	mov	r0, r8
 800525c:	4639      	mov	r1, r7
 800525e:	aa2f      	add	r2, sp, #188	; 0xbc
 8005260:	f8cd c018 	str.w	ip, [sp, #24]
 8005264:	f7ff fac4 	bl	80047f0 <__sprint_r>
 8005268:	f8dd c018 	ldr.w	ip, [sp, #24]
 800526c:	2800      	cmp	r0, #0
 800526e:	f040 82aa 	bne.w	80057c6 <_svfprintf_r+0xee2>
 8005272:	ac15      	add	r4, sp, #84	; 0x54
 8005274:	ebcb 0c0c 	rsb	ip, fp, ip
 8005278:	f1bc 0f00 	cmp.w	ip, #0
 800527c:	dc18      	bgt.n	80052b0 <_svfprintf_r+0x9cc>
 800527e:	e036      	b.n	80052ee <_svfprintf_r+0xa0a>
 8005280:	6013      	str	r3, [r2, #0]
 8005282:	2310      	movs	r3, #16
 8005284:	6053      	str	r3, [r2, #4]
 8005286:	9b31      	ldr	r3, [sp, #196]	; 0xc4
 8005288:	3310      	adds	r3, #16
 800528a:	9331      	str	r3, [sp, #196]	; 0xc4
 800528c:	9b30      	ldr	r3, [sp, #192]	; 0xc0
 800528e:	3301      	adds	r3, #1
 8005290:	9330      	str	r3, [sp, #192]	; 0xc0
 8005292:	2b07      	cmp	r3, #7
 8005294:	dc01      	bgt.n	800529a <_svfprintf_r+0x9b6>
 8005296:	3208      	adds	r2, #8
 8005298:	e008      	b.n	80052ac <_svfprintf_r+0x9c8>
 800529a:	4640      	mov	r0, r8
 800529c:	4639      	mov	r1, r7
 800529e:	aa2f      	add	r2, sp, #188	; 0xbc
 80052a0:	f7ff faa6 	bl	80047f0 <__sprint_r>
 80052a4:	2800      	cmp	r0, #0
 80052a6:	f040 828e 	bne.w	80057c6 <_svfprintf_r+0xee2>
 80052aa:	aa15      	add	r2, sp, #84	; 0x54
 80052ac:	3d10      	subs	r5, #16
 80052ae:	e002      	b.n	80052b6 <_svfprintf_r+0x9d2>
 80052b0:	4622      	mov	r2, r4
 80052b2:	462c      	mov	r4, r5
 80052b4:	4665      	mov	r5, ip
 80052b6:	2d10      	cmp	r5, #16
 80052b8:	4b6c      	ldr	r3, [pc, #432]	; (800546c <_svfprintf_r+0xb88>)
 80052ba:	dce1      	bgt.n	8005280 <_svfprintf_r+0x99c>
 80052bc:	46ac      	mov	ip, r5
 80052be:	f8c2 c004 	str.w	ip, [r2, #4]
 80052c2:	6013      	str	r3, [r2, #0]
 80052c4:	4625      	mov	r5, r4
 80052c6:	9b31      	ldr	r3, [sp, #196]	; 0xc4
 80052c8:	4614      	mov	r4, r2
 80052ca:	4463      	add	r3, ip
 80052cc:	9331      	str	r3, [sp, #196]	; 0xc4
 80052ce:	9b30      	ldr	r3, [sp, #192]	; 0xc0
 80052d0:	3301      	adds	r3, #1
 80052d2:	9330      	str	r3, [sp, #192]	; 0xc0
 80052d4:	2b07      	cmp	r3, #7
 80052d6:	dc01      	bgt.n	80052dc <_svfprintf_r+0x9f8>
 80052d8:	3408      	adds	r4, #8
 80052da:	e008      	b.n	80052ee <_svfprintf_r+0xa0a>
 80052dc:	4640      	mov	r0, r8
 80052de:	4639      	mov	r1, r7
 80052e0:	aa2f      	add	r2, sp, #188	; 0xbc
 80052e2:	f7ff fa85 	bl	80047f0 <__sprint_r>
 80052e6:	2800      	cmp	r0, #0
 80052e8:	f040 826d 	bne.w	80057c6 <_svfprintf_r+0xee2>
 80052ec:	ac15      	add	r4, sp, #84	; 0x54
 80052ee:	f416 7f80 	tst.w	r6, #256	; 0x100
 80052f2:	d106      	bne.n	8005302 <_svfprintf_r+0xa1e>
 80052f4:	f8c4 b004 	str.w	fp, [r4, #4]
 80052f8:	9b31      	ldr	r3, [sp, #196]	; 0xc4
 80052fa:	f8c4 9000 	str.w	r9, [r4]
 80052fe:	445b      	add	r3, fp
 8005300:	e202      	b.n	8005708 <_svfprintf_r+0xe24>
 8005302:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8005306:	f340 8176 	ble.w	80055f6 <_svfprintf_r+0xd12>
 800530a:	980c      	ldr	r0, [sp, #48]	; 0x30
 800530c:	2200      	movs	r2, #0
 800530e:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8005310:	2300      	movs	r3, #0
 8005312:	f7ff f92b 	bl	800456c <__aeabi_dcmpeq>
 8005316:	2800      	cmp	r0, #0
 8005318:	d05b      	beq.n	80053d2 <_svfprintf_r+0xaee>
 800531a:	4b55      	ldr	r3, [pc, #340]	; (8005470 <_svfprintf_r+0xb8c>)
 800531c:	6023      	str	r3, [r4, #0]
 800531e:	2301      	movs	r3, #1
 8005320:	6063      	str	r3, [r4, #4]
 8005322:	9b31      	ldr	r3, [sp, #196]	; 0xc4
 8005324:	3301      	adds	r3, #1
 8005326:	9331      	str	r3, [sp, #196]	; 0xc4
 8005328:	9b30      	ldr	r3, [sp, #192]	; 0xc0
 800532a:	3301      	adds	r3, #1
 800532c:	9330      	str	r3, [sp, #192]	; 0xc0
 800532e:	2b07      	cmp	r3, #7
 8005330:	dc02      	bgt.n	8005338 <_svfprintf_r+0xa54>
 8005332:	f104 0108 	add.w	r1, r4, #8
 8005336:	e008      	b.n	800534a <_svfprintf_r+0xa66>
 8005338:	4640      	mov	r0, r8
 800533a:	4639      	mov	r1, r7
 800533c:	aa2f      	add	r2, sp, #188	; 0xbc
 800533e:	f7ff fa57 	bl	80047f0 <__sprint_r>
 8005342:	2800      	cmp	r0, #0
 8005344:	f040 823f 	bne.w	80057c6 <_svfprintf_r+0xee2>
 8005348:	a915      	add	r1, sp, #84	; 0x54
 800534a:	9b3a      	ldr	r3, [sp, #232]	; 0xe8
 800534c:	9a08      	ldr	r2, [sp, #32]
 800534e:	4293      	cmp	r3, r2
 8005350:	db03      	blt.n	800535a <_svfprintf_r+0xa76>
 8005352:	f016 0f01 	tst.w	r6, #1
 8005356:	f000 81e8 	beq.w	800572a <_svfprintf_r+0xe46>
 800535a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800535c:	600b      	str	r3, [r1, #0]
 800535e:	2301      	movs	r3, #1
 8005360:	604b      	str	r3, [r1, #4]
 8005362:	9b31      	ldr	r3, [sp, #196]	; 0xc4
 8005364:	3301      	adds	r3, #1
 8005366:	9331      	str	r3, [sp, #196]	; 0xc4
 8005368:	9b30      	ldr	r3, [sp, #192]	; 0xc0
 800536a:	3301      	adds	r3, #1
 800536c:	9330      	str	r3, [sp, #192]	; 0xc0
 800536e:	2b07      	cmp	r3, #7
 8005370:	dc01      	bgt.n	8005376 <_svfprintf_r+0xa92>
 8005372:	3108      	adds	r1, #8
 8005374:	e008      	b.n	8005388 <_svfprintf_r+0xaa4>
 8005376:	4640      	mov	r0, r8
 8005378:	4639      	mov	r1, r7
 800537a:	aa2f      	add	r2, sp, #188	; 0xbc
 800537c:	f7ff fa38 	bl	80047f0 <__sprint_r>
 8005380:	2800      	cmp	r0, #0
 8005382:	f040 8220 	bne.w	80057c6 <_svfprintf_r+0xee2>
 8005386:	a915      	add	r1, sp, #84	; 0x54
 8005388:	9808      	ldr	r0, [sp, #32]
 800538a:	1e44      	subs	r4, r0, #1
 800538c:	2c00      	cmp	r4, #0
 800538e:	dc17      	bgt.n	80053c0 <_svfprintf_r+0xadc>
 8005390:	e1cb      	b.n	800572a <_svfprintf_r+0xe46>
 8005392:	600b      	str	r3, [r1, #0]
 8005394:	2310      	movs	r3, #16
 8005396:	604b      	str	r3, [r1, #4]
 8005398:	9b31      	ldr	r3, [sp, #196]	; 0xc4
 800539a:	3310      	adds	r3, #16
 800539c:	9331      	str	r3, [sp, #196]	; 0xc4
 800539e:	9b30      	ldr	r3, [sp, #192]	; 0xc0
 80053a0:	3301      	adds	r3, #1
 80053a2:	9330      	str	r3, [sp, #192]	; 0xc0
 80053a4:	2b07      	cmp	r3, #7
 80053a6:	dc01      	bgt.n	80053ac <_svfprintf_r+0xac8>
 80053a8:	3108      	adds	r1, #8
 80053aa:	e008      	b.n	80053be <_svfprintf_r+0xada>
 80053ac:	4640      	mov	r0, r8
 80053ae:	4639      	mov	r1, r7
 80053b0:	aa2f      	add	r2, sp, #188	; 0xbc
 80053b2:	f7ff fa1d 	bl	80047f0 <__sprint_r>
 80053b6:	2800      	cmp	r0, #0
 80053b8:	f040 8205 	bne.w	80057c6 <_svfprintf_r+0xee2>
 80053bc:	a915      	add	r1, sp, #84	; 0x54
 80053be:	3c10      	subs	r4, #16
 80053c0:	2c10      	cmp	r4, #16
 80053c2:	4b2a      	ldr	r3, [pc, #168]	; (800546c <_svfprintf_r+0xb88>)
 80053c4:	dce5      	bgt.n	8005392 <_svfprintf_r+0xaae>
 80053c6:	604c      	str	r4, [r1, #4]
 80053c8:	600b      	str	r3, [r1, #0]
 80053ca:	9b31      	ldr	r3, [sp, #196]	; 0xc4
 80053cc:	191c      	adds	r4, r3, r4
 80053ce:	9431      	str	r4, [sp, #196]	; 0xc4
 80053d0:	e109      	b.n	80055e6 <_svfprintf_r+0xd02>
 80053d2:	9b3a      	ldr	r3, [sp, #232]	; 0xe8
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	dc75      	bgt.n	80054c4 <_svfprintf_r+0xbe0>
 80053d8:	4b25      	ldr	r3, [pc, #148]	; (8005470 <_svfprintf_r+0xb8c>)
 80053da:	6023      	str	r3, [r4, #0]
 80053dc:	2301      	movs	r3, #1
 80053de:	6063      	str	r3, [r4, #4]
 80053e0:	9b31      	ldr	r3, [sp, #196]	; 0xc4
 80053e2:	3301      	adds	r3, #1
 80053e4:	9331      	str	r3, [sp, #196]	; 0xc4
 80053e6:	9b30      	ldr	r3, [sp, #192]	; 0xc0
 80053e8:	3301      	adds	r3, #1
 80053ea:	9330      	str	r3, [sp, #192]	; 0xc0
 80053ec:	2b07      	cmp	r3, #7
 80053ee:	dc02      	bgt.n	80053f6 <_svfprintf_r+0xb12>
 80053f0:	f104 0108 	add.w	r1, r4, #8
 80053f4:	e008      	b.n	8005408 <_svfprintf_r+0xb24>
 80053f6:	4640      	mov	r0, r8
 80053f8:	4639      	mov	r1, r7
 80053fa:	aa2f      	add	r2, sp, #188	; 0xbc
 80053fc:	f7ff f9f8 	bl	80047f0 <__sprint_r>
 8005400:	2800      	cmp	r0, #0
 8005402:	f040 81e0 	bne.w	80057c6 <_svfprintf_r+0xee2>
 8005406:	a915      	add	r1, sp, #84	; 0x54
 8005408:	9b3a      	ldr	r3, [sp, #232]	; 0xe8
 800540a:	b92b      	cbnz	r3, 8005418 <_svfprintf_r+0xb34>
 800540c:	9a08      	ldr	r2, [sp, #32]
 800540e:	b91a      	cbnz	r2, 8005418 <_svfprintf_r+0xb34>
 8005410:	f016 0f01 	tst.w	r6, #1
 8005414:	f000 8189 	beq.w	800572a <_svfprintf_r+0xe46>
 8005418:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800541a:	600b      	str	r3, [r1, #0]
 800541c:	2301      	movs	r3, #1
 800541e:	604b      	str	r3, [r1, #4]
 8005420:	9b31      	ldr	r3, [sp, #196]	; 0xc4
 8005422:	3301      	adds	r3, #1
 8005424:	9331      	str	r3, [sp, #196]	; 0xc4
 8005426:	9b30      	ldr	r3, [sp, #192]	; 0xc0
 8005428:	3301      	adds	r3, #1
 800542a:	9330      	str	r3, [sp, #192]	; 0xc0
 800542c:	2b07      	cmp	r3, #7
 800542e:	dc01      	bgt.n	8005434 <_svfprintf_r+0xb50>
 8005430:	3108      	adds	r1, #8
 8005432:	e008      	b.n	8005446 <_svfprintf_r+0xb62>
 8005434:	4640      	mov	r0, r8
 8005436:	4639      	mov	r1, r7
 8005438:	aa2f      	add	r2, sp, #188	; 0xbc
 800543a:	f7ff f9d9 	bl	80047f0 <__sprint_r>
 800543e:	2800      	cmp	r0, #0
 8005440:	f040 81c1 	bne.w	80057c6 <_svfprintf_r+0xee2>
 8005444:	a915      	add	r1, sp, #84	; 0x54
 8005446:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 8005448:	4264      	negs	r4, r4
 800544a:	2c00      	cmp	r4, #0
 800544c:	dc1c      	bgt.n	8005488 <_svfprintf_r+0xba4>
 800544e:	e033      	b.n	80054b8 <_svfprintf_r+0xbd4>
 8005450:	600b      	str	r3, [r1, #0]
 8005452:	2310      	movs	r3, #16
 8005454:	604b      	str	r3, [r1, #4]
 8005456:	9b31      	ldr	r3, [sp, #196]	; 0xc4
 8005458:	3310      	adds	r3, #16
 800545a:	9331      	str	r3, [sp, #196]	; 0xc4
 800545c:	9b30      	ldr	r3, [sp, #192]	; 0xc0
 800545e:	3301      	adds	r3, #1
 8005460:	9330      	str	r3, [sp, #192]	; 0xc0
 8005462:	2b07      	cmp	r3, #7
 8005464:	dc06      	bgt.n	8005474 <_svfprintf_r+0xb90>
 8005466:	3108      	adds	r1, #8
 8005468:	e00d      	b.n	8005486 <_svfprintf_r+0xba2>
 800546a:	bf00      	nop
 800546c:	08007918 	.word	0x08007918
 8005470:	0800795a 	.word	0x0800795a
 8005474:	4640      	mov	r0, r8
 8005476:	4639      	mov	r1, r7
 8005478:	aa2f      	add	r2, sp, #188	; 0xbc
 800547a:	f7ff f9b9 	bl	80047f0 <__sprint_r>
 800547e:	2800      	cmp	r0, #0
 8005480:	f040 81a1 	bne.w	80057c6 <_svfprintf_r+0xee2>
 8005484:	a915      	add	r1, sp, #84	; 0x54
 8005486:	3c10      	subs	r4, #16
 8005488:	2c10      	cmp	r4, #16
 800548a:	4b97      	ldr	r3, [pc, #604]	; (80056e8 <_svfprintf_r+0xe04>)
 800548c:	dce0      	bgt.n	8005450 <_svfprintf_r+0xb6c>
 800548e:	604c      	str	r4, [r1, #4]
 8005490:	600b      	str	r3, [r1, #0]
 8005492:	9b31      	ldr	r3, [sp, #196]	; 0xc4
 8005494:	191c      	adds	r4, r3, r4
 8005496:	9b30      	ldr	r3, [sp, #192]	; 0xc0
 8005498:	9431      	str	r4, [sp, #196]	; 0xc4
 800549a:	3301      	adds	r3, #1
 800549c:	9330      	str	r3, [sp, #192]	; 0xc0
 800549e:	2b07      	cmp	r3, #7
 80054a0:	dc01      	bgt.n	80054a6 <_svfprintf_r+0xbc2>
 80054a2:	3108      	adds	r1, #8
 80054a4:	e008      	b.n	80054b8 <_svfprintf_r+0xbd4>
 80054a6:	4640      	mov	r0, r8
 80054a8:	4639      	mov	r1, r7
 80054aa:	aa2f      	add	r2, sp, #188	; 0xbc
 80054ac:	f7ff f9a0 	bl	80047f0 <__sprint_r>
 80054b0:	2800      	cmp	r0, #0
 80054b2:	f040 8188 	bne.w	80057c6 <_svfprintf_r+0xee2>
 80054b6:	a915      	add	r1, sp, #84	; 0x54
 80054b8:	9808      	ldr	r0, [sp, #32]
 80054ba:	f8c1 9000 	str.w	r9, [r1]
 80054be:	6048      	str	r0, [r1, #4]
 80054c0:	9b31      	ldr	r3, [sp, #196]	; 0xc4
 80054c2:	e08e      	b.n	80055e2 <_svfprintf_r+0xcfe>
 80054c4:	9908      	ldr	r1, [sp, #32]
 80054c6:	f8c4 9000 	str.w	r9, [r4]
 80054ca:	428b      	cmp	r3, r1
 80054cc:	db54      	blt.n	8005578 <_svfprintf_r+0xc94>
 80054ce:	6061      	str	r1, [r4, #4]
 80054d0:	9b31      	ldr	r3, [sp, #196]	; 0xc4
 80054d2:	185b      	adds	r3, r3, r1
 80054d4:	9331      	str	r3, [sp, #196]	; 0xc4
 80054d6:	9b30      	ldr	r3, [sp, #192]	; 0xc0
 80054d8:	3301      	adds	r3, #1
 80054da:	9330      	str	r3, [sp, #192]	; 0xc0
 80054dc:	2b07      	cmp	r3, #7
 80054de:	dc02      	bgt.n	80054e6 <_svfprintf_r+0xc02>
 80054e0:	f104 0108 	add.w	r1, r4, #8
 80054e4:	e008      	b.n	80054f8 <_svfprintf_r+0xc14>
 80054e6:	4640      	mov	r0, r8
 80054e8:	4639      	mov	r1, r7
 80054ea:	aa2f      	add	r2, sp, #188	; 0xbc
 80054ec:	f7ff f980 	bl	80047f0 <__sprint_r>
 80054f0:	2800      	cmp	r0, #0
 80054f2:	f040 8168 	bne.w	80057c6 <_svfprintf_r+0xee2>
 80054f6:	a915      	add	r1, sp, #84	; 0x54
 80054f8:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 80054fa:	9a08      	ldr	r2, [sp, #32]
 80054fc:	1aa4      	subs	r4, r4, r2
 80054fe:	2c00      	cmp	r4, #0
 8005500:	dc17      	bgt.n	8005532 <_svfprintf_r+0xc4e>
 8005502:	e02e      	b.n	8005562 <_svfprintf_r+0xc7e>
 8005504:	600b      	str	r3, [r1, #0]
 8005506:	2310      	movs	r3, #16
 8005508:	604b      	str	r3, [r1, #4]
 800550a:	9b31      	ldr	r3, [sp, #196]	; 0xc4
 800550c:	3310      	adds	r3, #16
 800550e:	9331      	str	r3, [sp, #196]	; 0xc4
 8005510:	9b30      	ldr	r3, [sp, #192]	; 0xc0
 8005512:	3301      	adds	r3, #1
 8005514:	9330      	str	r3, [sp, #192]	; 0xc0
 8005516:	2b07      	cmp	r3, #7
 8005518:	dc01      	bgt.n	800551e <_svfprintf_r+0xc3a>
 800551a:	3108      	adds	r1, #8
 800551c:	e008      	b.n	8005530 <_svfprintf_r+0xc4c>
 800551e:	4640      	mov	r0, r8
 8005520:	4639      	mov	r1, r7
 8005522:	aa2f      	add	r2, sp, #188	; 0xbc
 8005524:	f7ff f964 	bl	80047f0 <__sprint_r>
 8005528:	2800      	cmp	r0, #0
 800552a:	f040 814c 	bne.w	80057c6 <_svfprintf_r+0xee2>
 800552e:	a915      	add	r1, sp, #84	; 0x54
 8005530:	3c10      	subs	r4, #16
 8005532:	2c10      	cmp	r4, #16
 8005534:	4b6c      	ldr	r3, [pc, #432]	; (80056e8 <_svfprintf_r+0xe04>)
 8005536:	dce5      	bgt.n	8005504 <_svfprintf_r+0xc20>
 8005538:	604c      	str	r4, [r1, #4]
 800553a:	600b      	str	r3, [r1, #0]
 800553c:	9b31      	ldr	r3, [sp, #196]	; 0xc4
 800553e:	191c      	adds	r4, r3, r4
 8005540:	9b30      	ldr	r3, [sp, #192]	; 0xc0
 8005542:	9431      	str	r4, [sp, #196]	; 0xc4
 8005544:	3301      	adds	r3, #1
 8005546:	9330      	str	r3, [sp, #192]	; 0xc0
 8005548:	2b07      	cmp	r3, #7
 800554a:	dc01      	bgt.n	8005550 <_svfprintf_r+0xc6c>
 800554c:	3108      	adds	r1, #8
 800554e:	e008      	b.n	8005562 <_svfprintf_r+0xc7e>
 8005550:	4640      	mov	r0, r8
 8005552:	4639      	mov	r1, r7
 8005554:	aa2f      	add	r2, sp, #188	; 0xbc
 8005556:	f7ff f94b 	bl	80047f0 <__sprint_r>
 800555a:	2800      	cmp	r0, #0
 800555c:	f040 8133 	bne.w	80057c6 <_svfprintf_r+0xee2>
 8005560:	a915      	add	r1, sp, #84	; 0x54
 8005562:	f016 0f01 	tst.w	r6, #1
 8005566:	f000 80e0 	beq.w	800572a <_svfprintf_r+0xe46>
 800556a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800556c:	600b      	str	r3, [r1, #0]
 800556e:	2301      	movs	r3, #1
 8005570:	604b      	str	r3, [r1, #4]
 8005572:	9b31      	ldr	r3, [sp, #196]	; 0xc4
 8005574:	3301      	adds	r3, #1
 8005576:	e035      	b.n	80055e4 <_svfprintf_r+0xd00>
 8005578:	6063      	str	r3, [r4, #4]
 800557a:	9a31      	ldr	r2, [sp, #196]	; 0xc4
 800557c:	18d3      	adds	r3, r2, r3
 800557e:	9331      	str	r3, [sp, #196]	; 0xc4
 8005580:	9b30      	ldr	r3, [sp, #192]	; 0xc0
 8005582:	3301      	adds	r3, #1
 8005584:	9330      	str	r3, [sp, #192]	; 0xc0
 8005586:	2b07      	cmp	r3, #7
 8005588:	dc02      	bgt.n	8005590 <_svfprintf_r+0xcac>
 800558a:	f104 0108 	add.w	r1, r4, #8
 800558e:	e008      	b.n	80055a2 <_svfprintf_r+0xcbe>
 8005590:	4640      	mov	r0, r8
 8005592:	4639      	mov	r1, r7
 8005594:	aa2f      	add	r2, sp, #188	; 0xbc
 8005596:	f7ff f92b 	bl	80047f0 <__sprint_r>
 800559a:	2800      	cmp	r0, #0
 800559c:	f040 8113 	bne.w	80057c6 <_svfprintf_r+0xee2>
 80055a0:	a915      	add	r1, sp, #84	; 0x54
 80055a2:	2301      	movs	r3, #1
 80055a4:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 80055a6:	604b      	str	r3, [r1, #4]
 80055a8:	9b31      	ldr	r3, [sp, #196]	; 0xc4
 80055aa:	9810      	ldr	r0, [sp, #64]	; 0x40
 80055ac:	3301      	adds	r3, #1
 80055ae:	9331      	str	r3, [sp, #196]	; 0xc4
 80055b0:	9b30      	ldr	r3, [sp, #192]	; 0xc0
 80055b2:	6008      	str	r0, [r1, #0]
 80055b4:	3301      	adds	r3, #1
 80055b6:	9330      	str	r3, [sp, #192]	; 0xc0
 80055b8:	2b07      	cmp	r3, #7
 80055ba:	dc01      	bgt.n	80055c0 <_svfprintf_r+0xcdc>
 80055bc:	3108      	adds	r1, #8
 80055be:	e008      	b.n	80055d2 <_svfprintf_r+0xcee>
 80055c0:	4640      	mov	r0, r8
 80055c2:	4639      	mov	r1, r7
 80055c4:	aa2f      	add	r2, sp, #188	; 0xbc
 80055c6:	f7ff f913 	bl	80047f0 <__sprint_r>
 80055ca:	2800      	cmp	r0, #0
 80055cc:	f040 80fb 	bne.w	80057c6 <_svfprintf_r+0xee2>
 80055d0:	a915      	add	r1, sp, #84	; 0x54
 80055d2:	9b3a      	ldr	r3, [sp, #232]	; 0xe8
 80055d4:	444c      	add	r4, r9
 80055d6:	9808      	ldr	r0, [sp, #32]
 80055d8:	600c      	str	r4, [r1, #0]
 80055da:	1ac2      	subs	r2, r0, r3
 80055dc:	604a      	str	r2, [r1, #4]
 80055de:	9a31      	ldr	r2, [sp, #196]	; 0xc4
 80055e0:	1ad3      	subs	r3, r2, r3
 80055e2:	181b      	adds	r3, r3, r0
 80055e4:	9331      	str	r3, [sp, #196]	; 0xc4
 80055e6:	9b30      	ldr	r3, [sp, #192]	; 0xc0
 80055e8:	3301      	adds	r3, #1
 80055ea:	9330      	str	r3, [sp, #192]	; 0xc0
 80055ec:	2b07      	cmp	r3, #7
 80055ee:	f300 8094 	bgt.w	800571a <_svfprintf_r+0xe36>
 80055f2:	3108      	adds	r1, #8
 80055f4:	e099      	b.n	800572a <_svfprintf_r+0xe46>
 80055f6:	9908      	ldr	r1, [sp, #32]
 80055f8:	2901      	cmp	r1, #1
 80055fa:	dc02      	bgt.n	8005602 <_svfprintf_r+0xd1e>
 80055fc:	f016 0f01 	tst.w	r6, #1
 8005600:	d063      	beq.n	80056ca <_svfprintf_r+0xde6>
 8005602:	2301      	movs	r3, #1
 8005604:	6063      	str	r3, [r4, #4]
 8005606:	9b31      	ldr	r3, [sp, #196]	; 0xc4
 8005608:	f8c4 9000 	str.w	r9, [r4]
 800560c:	3301      	adds	r3, #1
 800560e:	9331      	str	r3, [sp, #196]	; 0xc4
 8005610:	9b30      	ldr	r3, [sp, #192]	; 0xc0
 8005612:	3301      	adds	r3, #1
 8005614:	9330      	str	r3, [sp, #192]	; 0xc0
 8005616:	2b07      	cmp	r3, #7
 8005618:	dc01      	bgt.n	800561e <_svfprintf_r+0xd3a>
 800561a:	3408      	adds	r4, #8
 800561c:	e008      	b.n	8005630 <_svfprintf_r+0xd4c>
 800561e:	4640      	mov	r0, r8
 8005620:	4639      	mov	r1, r7
 8005622:	aa2f      	add	r2, sp, #188	; 0xbc
 8005624:	f7ff f8e4 	bl	80047f0 <__sprint_r>
 8005628:	2800      	cmp	r0, #0
 800562a:	f040 80cc 	bne.w	80057c6 <_svfprintf_r+0xee2>
 800562e:	ac15      	add	r4, sp, #84	; 0x54
 8005630:	2301      	movs	r3, #1
 8005632:	6063      	str	r3, [r4, #4]
 8005634:	9b31      	ldr	r3, [sp, #196]	; 0xc4
 8005636:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8005638:	3301      	adds	r3, #1
 800563a:	9331      	str	r3, [sp, #196]	; 0xc4
 800563c:	9b30      	ldr	r3, [sp, #192]	; 0xc0
 800563e:	6022      	str	r2, [r4, #0]
 8005640:	3301      	adds	r3, #1
 8005642:	9330      	str	r3, [sp, #192]	; 0xc0
 8005644:	2b07      	cmp	r3, #7
 8005646:	dc01      	bgt.n	800564c <_svfprintf_r+0xd68>
 8005648:	3408      	adds	r4, #8
 800564a:	e008      	b.n	800565e <_svfprintf_r+0xd7a>
 800564c:	4640      	mov	r0, r8
 800564e:	4639      	mov	r1, r7
 8005650:	aa2f      	add	r2, sp, #188	; 0xbc
 8005652:	f7ff f8cd 	bl	80047f0 <__sprint_r>
 8005656:	2800      	cmp	r0, #0
 8005658:	f040 80b5 	bne.w	80057c6 <_svfprintf_r+0xee2>
 800565c:	ac15      	add	r4, sp, #84	; 0x54
 800565e:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8005660:	2300      	movs	r3, #0
 8005662:	980c      	ldr	r0, [sp, #48]	; 0x30
 8005664:	2200      	movs	r2, #0
 8005666:	f7fe ff81 	bl	800456c <__aeabi_dcmpeq>
 800566a:	9908      	ldr	r1, [sp, #32]
 800566c:	1e4b      	subs	r3, r1, #1
 800566e:	b930      	cbnz	r0, 800567e <_svfprintf_r+0xd9a>
 8005670:	6063      	str	r3, [r4, #4]
 8005672:	f109 0201 	add.w	r2, r9, #1
 8005676:	6022      	str	r2, [r4, #0]
 8005678:	9a31      	ldr	r2, [sp, #196]	; 0xc4
 800567a:	18d3      	adds	r3, r2, r3
 800567c:	e02b      	b.n	80056d6 <_svfprintf_r+0xdf2>
 800567e:	f1b3 0a00 	subs.w	sl, r3, #0
 8005682:	dc18      	bgt.n	80056b6 <_svfprintf_r+0xdd2>
 8005684:	e03a      	b.n	80056fc <_svfprintf_r+0xe18>
 8005686:	6023      	str	r3, [r4, #0]
 8005688:	2310      	movs	r3, #16
 800568a:	6063      	str	r3, [r4, #4]
 800568c:	9b31      	ldr	r3, [sp, #196]	; 0xc4
 800568e:	3310      	adds	r3, #16
 8005690:	9331      	str	r3, [sp, #196]	; 0xc4
 8005692:	9b30      	ldr	r3, [sp, #192]	; 0xc0
 8005694:	3301      	adds	r3, #1
 8005696:	9330      	str	r3, [sp, #192]	; 0xc0
 8005698:	2b07      	cmp	r3, #7
 800569a:	dc01      	bgt.n	80056a0 <_svfprintf_r+0xdbc>
 800569c:	3408      	adds	r4, #8
 800569e:	e008      	b.n	80056b2 <_svfprintf_r+0xdce>
 80056a0:	4640      	mov	r0, r8
 80056a2:	4639      	mov	r1, r7
 80056a4:	aa2f      	add	r2, sp, #188	; 0xbc
 80056a6:	f7ff f8a3 	bl	80047f0 <__sprint_r>
 80056aa:	2800      	cmp	r0, #0
 80056ac:	f040 808b 	bne.w	80057c6 <_svfprintf_r+0xee2>
 80056b0:	ac15      	add	r4, sp, #84	; 0x54
 80056b2:	f1aa 0a10 	sub.w	sl, sl, #16
 80056b6:	f1ba 0f10 	cmp.w	sl, #16
 80056ba:	4b0b      	ldr	r3, [pc, #44]	; (80056e8 <_svfprintf_r+0xe04>)
 80056bc:	dce3      	bgt.n	8005686 <_svfprintf_r+0xda2>
 80056be:	f8c4 a004 	str.w	sl, [r4, #4]
 80056c2:	6023      	str	r3, [r4, #0]
 80056c4:	9b31      	ldr	r3, [sp, #196]	; 0xc4
 80056c6:	4453      	add	r3, sl
 80056c8:	e005      	b.n	80056d6 <_svfprintf_r+0xdf2>
 80056ca:	2301      	movs	r3, #1
 80056cc:	6063      	str	r3, [r4, #4]
 80056ce:	9b31      	ldr	r3, [sp, #196]	; 0xc4
 80056d0:	f8c4 9000 	str.w	r9, [r4]
 80056d4:	3301      	adds	r3, #1
 80056d6:	9331      	str	r3, [sp, #196]	; 0xc4
 80056d8:	9b30      	ldr	r3, [sp, #192]	; 0xc0
 80056da:	3301      	adds	r3, #1
 80056dc:	9330      	str	r3, [sp, #192]	; 0xc0
 80056de:	2b07      	cmp	r3, #7
 80056e0:	dc04      	bgt.n	80056ec <_svfprintf_r+0xe08>
 80056e2:	3408      	adds	r4, #8
 80056e4:	e00a      	b.n	80056fc <_svfprintf_r+0xe18>
 80056e6:	bf00      	nop
 80056e8:	08007918 	.word	0x08007918
 80056ec:	4640      	mov	r0, r8
 80056ee:	4639      	mov	r1, r7
 80056f0:	aa2f      	add	r2, sp, #188	; 0xbc
 80056f2:	f7ff f87d 	bl	80047f0 <__sprint_r>
 80056f6:	2800      	cmp	r0, #0
 80056f8:	d165      	bne.n	80057c6 <_svfprintf_r+0xee2>
 80056fa:	ac15      	add	r4, sp, #84	; 0x54
 80056fc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80056fe:	ab36      	add	r3, sp, #216	; 0xd8
 8005700:	6023      	str	r3, [r4, #0]
 8005702:	6062      	str	r2, [r4, #4]
 8005704:	9b31      	ldr	r3, [sp, #196]	; 0xc4
 8005706:	189b      	adds	r3, r3, r2
 8005708:	9331      	str	r3, [sp, #196]	; 0xc4
 800570a:	9b30      	ldr	r3, [sp, #192]	; 0xc0
 800570c:	3301      	adds	r3, #1
 800570e:	9330      	str	r3, [sp, #192]	; 0xc0
 8005710:	2b07      	cmp	r3, #7
 8005712:	dc02      	bgt.n	800571a <_svfprintf_r+0xe36>
 8005714:	f104 0108 	add.w	r1, r4, #8
 8005718:	e007      	b.n	800572a <_svfprintf_r+0xe46>
 800571a:	4640      	mov	r0, r8
 800571c:	4639      	mov	r1, r7
 800571e:	aa2f      	add	r2, sp, #188	; 0xbc
 8005720:	f7ff f866 	bl	80047f0 <__sprint_r>
 8005724:	2800      	cmp	r0, #0
 8005726:	d14e      	bne.n	80057c6 <_svfprintf_r+0xee2>
 8005728:	a915      	add	r1, sp, #84	; 0x54
 800572a:	f016 0f04 	tst.w	r6, #4
 800572e:	d02e      	beq.n	800578e <_svfprintf_r+0xeaa>
 8005730:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005732:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8005734:	1a1e      	subs	r6, r3, r0
 8005736:	2e00      	cmp	r6, #0
 8005738:	dc16      	bgt.n	8005768 <_svfprintf_r+0xe84>
 800573a:	e028      	b.n	800578e <_svfprintf_r+0xeaa>
 800573c:	2310      	movs	r3, #16
 800573e:	604b      	str	r3, [r1, #4]
 8005740:	9b31      	ldr	r3, [sp, #196]	; 0xc4
 8005742:	600a      	str	r2, [r1, #0]
 8005744:	3310      	adds	r3, #16
 8005746:	9331      	str	r3, [sp, #196]	; 0xc4
 8005748:	9b30      	ldr	r3, [sp, #192]	; 0xc0
 800574a:	3301      	adds	r3, #1
 800574c:	9330      	str	r3, [sp, #192]	; 0xc0
 800574e:	2b07      	cmp	r3, #7
 8005750:	dc01      	bgt.n	8005756 <_svfprintf_r+0xe72>
 8005752:	3108      	adds	r1, #8
 8005754:	e007      	b.n	8005766 <_svfprintf_r+0xe82>
 8005756:	4640      	mov	r0, r8
 8005758:	4639      	mov	r1, r7
 800575a:	aa2f      	add	r2, sp, #188	; 0xbc
 800575c:	f7ff f848 	bl	80047f0 <__sprint_r>
 8005760:	2800      	cmp	r0, #0
 8005762:	d130      	bne.n	80057c6 <_svfprintf_r+0xee2>
 8005764:	a915      	add	r1, sp, #84	; 0x54
 8005766:	3e10      	subs	r6, #16
 8005768:	2e10      	cmp	r6, #16
 800576a:	4a1d      	ldr	r2, [pc, #116]	; (80057e0 <_svfprintf_r+0xefc>)
 800576c:	dce6      	bgt.n	800573c <_svfprintf_r+0xe58>
 800576e:	604e      	str	r6, [r1, #4]
 8005770:	9b31      	ldr	r3, [sp, #196]	; 0xc4
 8005772:	600a      	str	r2, [r1, #0]
 8005774:	199e      	adds	r6, r3, r6
 8005776:	9b30      	ldr	r3, [sp, #192]	; 0xc0
 8005778:	9631      	str	r6, [sp, #196]	; 0xc4
 800577a:	3301      	adds	r3, #1
 800577c:	9330      	str	r3, [sp, #192]	; 0xc0
 800577e:	2b07      	cmp	r3, #7
 8005780:	dd05      	ble.n	800578e <_svfprintf_r+0xeaa>
 8005782:	4640      	mov	r0, r8
 8005784:	4639      	mov	r1, r7
 8005786:	aa2f      	add	r2, sp, #188	; 0xbc
 8005788:	f7ff f832 	bl	80047f0 <__sprint_r>
 800578c:	b9d8      	cbnz	r0, 80057c6 <_svfprintf_r+0xee2>
 800578e:	990e      	ldr	r1, [sp, #56]	; 0x38
 8005790:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005792:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005794:	4293      	cmp	r3, r2
 8005796:	bfac      	ite	ge
 8005798:	18c9      	addge	r1, r1, r3
 800579a:	1889      	addlt	r1, r1, r2
 800579c:	9b31      	ldr	r3, [sp, #196]	; 0xc4
 800579e:	910e      	str	r1, [sp, #56]	; 0x38
 80057a0:	b12b      	cbz	r3, 80057ae <_svfprintf_r+0xeca>
 80057a2:	4640      	mov	r0, r8
 80057a4:	4639      	mov	r1, r7
 80057a6:	aa2f      	add	r2, sp, #188	; 0xbc
 80057a8:	f7ff f822 	bl	80047f0 <__sprint_r>
 80057ac:	b958      	cbnz	r0, 80057c6 <_svfprintf_r+0xee2>
 80057ae:	2300      	movs	r3, #0
 80057b0:	ac15      	add	r4, sp, #84	; 0x54
 80057b2:	9330      	str	r3, [sp, #192]	; 0xc0
 80057b4:	f7ff b8c4 	b.w	8004940 <_svfprintf_r+0x5c>
 80057b8:	9b31      	ldr	r3, [sp, #196]	; 0xc4
 80057ba:	b123      	cbz	r3, 80057c6 <_svfprintf_r+0xee2>
 80057bc:	4640      	mov	r0, r8
 80057be:	4639      	mov	r1, r7
 80057c0:	aa2f      	add	r2, sp, #188	; 0xbc
 80057c2:	f7ff f815 	bl	80047f0 <__sprint_r>
 80057c6:	89bb      	ldrh	r3, [r7, #12]
 80057c8:	980e      	ldr	r0, [sp, #56]	; 0x38
 80057ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	bf18      	it	ne
 80057d2:	f04f 30ff 	movne.w	r0, #4294967295
 80057d6:	900e      	str	r0, [sp, #56]	; 0x38
 80057d8:	980e      	ldr	r0, [sp, #56]	; 0x38
 80057da:	b03d      	add	sp, #244	; 0xf4
 80057dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80057e0:	0800795c 	.word	0x0800795c

080057e4 <quorem>:
 80057e4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80057e8:	690b      	ldr	r3, [r1, #16]
 80057ea:	6902      	ldr	r2, [r0, #16]
 80057ec:	4604      	mov	r4, r0
 80057ee:	468a      	mov	sl, r1
 80057f0:	429a      	cmp	r2, r3
 80057f2:	da01      	bge.n	80057f8 <quorem+0x14>
 80057f4:	2000      	movs	r0, #0
 80057f6:	e07e      	b.n	80058f6 <quorem+0x112>
 80057f8:	1e5d      	subs	r5, r3, #1
 80057fa:	3303      	adds	r3, #3
 80057fc:	f101 0814 	add.w	r8, r1, #20
 8005800:	f100 0614 	add.w	r6, r0, #20
 8005804:	009b      	lsls	r3, r3, #2
 8005806:	18ca      	adds	r2, r1, r3
 8005808:	18c3      	adds	r3, r0, r3
 800580a:	f102 0b04 	add.w	fp, r2, #4
 800580e:	f103 0904 	add.w	r9, r3, #4
 8005812:	6851      	ldr	r1, [r2, #4]
 8005814:	6858      	ldr	r0, [r3, #4]
 8005816:	3101      	adds	r1, #1
 8005818:	f7fd fff2 	bl	8003800 <__aeabi_uidiv>
 800581c:	4607      	mov	r7, r0
 800581e:	2800      	cmp	r0, #0
 8005820:	d036      	beq.n	8005890 <quorem+0xac>
 8005822:	2300      	movs	r3, #0
 8005824:	9401      	str	r4, [sp, #4]
 8005826:	4619      	mov	r1, r3
 8005828:	461a      	mov	r2, r3
 800582a:	f858 0003 	ldr.w	r0, [r8, r3]
 800582e:	f836 e003 	ldrh.w	lr, [r6, r3]
 8005832:	fa1f fc80 	uxth.w	ip, r0
 8005836:	4472      	add	r2, lr
 8005838:	0c00      	lsrs	r0, r0, #16
 800583a:	4378      	muls	r0, r7
 800583c:	fb0c 1c07 	mla	ip, ip, r7, r1
 8005840:	eb00 401c 	add.w	r0, r0, ip, lsr #16
 8005844:	fa1f fc8c 	uxth.w	ip, ip
 8005848:	ebcc 0c02 	rsb	ip, ip, r2
 800584c:	58f2      	ldr	r2, [r6, r3]
 800584e:	0c01      	lsrs	r1, r0, #16
 8005850:	b280      	uxth	r0, r0
 8005852:	ebc0 4012 	rsb	r0, r0, r2, lsr #16
 8005856:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800585a:	fa1f fc8c 	uxth.w	ip, ip
 800585e:	1402      	asrs	r2, r0, #16
 8005860:	ea4c 4000 	orr.w	r0, ip, r0, lsl #16
 8005864:	50f0      	str	r0, [r6, r3]
 8005866:	3304      	adds	r3, #4
 8005868:	eb03 0008 	add.w	r0, r3, r8
 800586c:	4558      	cmp	r0, fp
 800586e:	d9dc      	bls.n	800582a <quorem+0x46>
 8005870:	9c01      	ldr	r4, [sp, #4]
 8005872:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8005876:	695b      	ldr	r3, [r3, #20]
 8005878:	b113      	cbz	r3, 8005880 <quorem+0x9c>
 800587a:	e009      	b.n	8005890 <quorem+0xac>
 800587c:	3d01      	subs	r5, #1
 800587e:	e000      	b.n	8005882 <quorem+0x9e>
 8005880:	464b      	mov	r3, r9
 8005882:	3b04      	subs	r3, #4
 8005884:	42b3      	cmp	r3, r6
 8005886:	d902      	bls.n	800588e <quorem+0xaa>
 8005888:	681a      	ldr	r2, [r3, #0]
 800588a:	2a00      	cmp	r2, #0
 800588c:	d0f6      	beq.n	800587c <quorem+0x98>
 800588e:	6125      	str	r5, [r4, #16]
 8005890:	4620      	mov	r0, r4
 8005892:	4651      	mov	r1, sl
 8005894:	f001 f9f1 	bl	8006c7a <__mcmp>
 8005898:	2800      	cmp	r0, #0
 800589a:	db2b      	blt.n	80058f4 <quorem+0x110>
 800589c:	2300      	movs	r3, #0
 800589e:	3701      	adds	r7, #1
 80058a0:	461a      	mov	r2, r3
 80058a2:	f858 c003 	ldr.w	ip, [r8, r3]
 80058a6:	58f1      	ldr	r1, [r6, r3]
 80058a8:	fa1f f08c 	uxth.w	r0, ip
 80058ac:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 80058b0:	fa1f fa81 	uxth.w	sl, r1
 80058b4:	ebcc 4111 	rsb	r1, ip, r1, lsr #16
 80058b8:	ebc0 000a 	rsb	r0, r0, sl
 80058bc:	1880      	adds	r0, r0, r2
 80058be:	eb01 4120 	add.w	r1, r1, r0, asr #16
 80058c2:	b280      	uxth	r0, r0
 80058c4:	140a      	asrs	r2, r1, #16
 80058c6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80058ca:	50f1      	str	r1, [r6, r3]
 80058cc:	3304      	adds	r3, #4
 80058ce:	eb03 0108 	add.w	r1, r3, r8
 80058d2:	4559      	cmp	r1, fp
 80058d4:	d9e5      	bls.n	80058a2 <quorem+0xbe>
 80058d6:	1d2a      	adds	r2, r5, #4
 80058d8:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 80058dc:	1d13      	adds	r3, r2, #4
 80058de:	6852      	ldr	r2, [r2, #4]
 80058e0:	b10a      	cbz	r2, 80058e6 <quorem+0x102>
 80058e2:	e007      	b.n	80058f4 <quorem+0x110>
 80058e4:	3d01      	subs	r5, #1
 80058e6:	3b04      	subs	r3, #4
 80058e8:	42b3      	cmp	r3, r6
 80058ea:	d902      	bls.n	80058f2 <quorem+0x10e>
 80058ec:	681a      	ldr	r2, [r3, #0]
 80058ee:	2a00      	cmp	r2, #0
 80058f0:	d0f8      	beq.n	80058e4 <quorem+0x100>
 80058f2:	6125      	str	r5, [r4, #16]
 80058f4:	4638      	mov	r0, r7
 80058f6:	e8bd 8ffe 	ldmia.w	sp!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80058fa:	0000      	lsls	r0, r0, #0
 80058fc:	0000      	lsls	r0, r0, #0
	...

08005900 <_dtoa_r>:
 8005900:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005904:	4604      	mov	r4, r0
 8005906:	b09b      	sub	sp, #108	; 0x6c
 8005908:	4610      	mov	r0, r2
 800590a:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800590c:	4619      	mov	r1, r3
 800590e:	9d27      	ldr	r5, [sp, #156]	; 0x9c
 8005910:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005914:	b93e      	cbnz	r6, 8005926 <_dtoa_r+0x26>
 8005916:	2010      	movs	r0, #16
 8005918:	f000 ff0c 	bl	8006734 <malloc>
 800591c:	6260      	str	r0, [r4, #36]	; 0x24
 800591e:	6046      	str	r6, [r0, #4]
 8005920:	6086      	str	r6, [r0, #8]
 8005922:	6006      	str	r6, [r0, #0]
 8005924:	60c6      	str	r6, [r0, #12]
 8005926:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005928:	6819      	ldr	r1, [r3, #0]
 800592a:	b161      	cbz	r1, 8005946 <_dtoa_r+0x46>
 800592c:	685a      	ldr	r2, [r3, #4]
 800592e:	4620      	mov	r0, r4
 8005930:	604a      	str	r2, [r1, #4]
 8005932:	2201      	movs	r2, #1
 8005934:	685b      	ldr	r3, [r3, #4]
 8005936:	fa12 f303 	lsls.w	r3, r2, r3
 800593a:	608b      	str	r3, [r1, #8]
 800593c:	f001 fab1 	bl	8006ea2 <_Bfree>
 8005940:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005942:	2200      	movs	r2, #0
 8005944:	601a      	str	r2, [r3, #0]
 8005946:	9b05      	ldr	r3, [sp, #20]
 8005948:	2b00      	cmp	r3, #0
 800594a:	da05      	bge.n	8005958 <_dtoa_r+0x58>
 800594c:	2201      	movs	r2, #1
 800594e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005952:	602a      	str	r2, [r5, #0]
 8005954:	9305      	str	r3, [sp, #20]
 8005956:	e001      	b.n	800595c <_dtoa_r+0x5c>
 8005958:	2300      	movs	r3, #0
 800595a:	602b      	str	r3, [r5, #0]
 800595c:	9e05      	ldr	r6, [sp, #20]
 800595e:	4b98      	ldr	r3, [pc, #608]	; (8005bc0 <_dtoa_r+0x2c0>)
 8005960:	4a97      	ldr	r2, [pc, #604]	; (8005bc0 <_dtoa_r+0x2c0>)
 8005962:	ea06 0303 	and.w	r3, r6, r3
 8005966:	4293      	cmp	r3, r2
 8005968:	d11a      	bne.n	80059a0 <_dtoa_r+0xa0>
 800596a:	9926      	ldr	r1, [sp, #152]	; 0x98
 800596c:	f242 730f 	movw	r3, #9999	; 0x270f
 8005970:	9a04      	ldr	r2, [sp, #16]
 8005972:	600b      	str	r3, [r1, #0]
 8005974:	b932      	cbnz	r2, 8005984 <_dtoa_r+0x84>
 8005976:	f026 467f 	bic.w	r6, r6, #4278190080	; 0xff000000
 800597a:	f426 0670 	bic.w	r6, r6, #15728640	; 0xf00000
 800597e:	b90e      	cbnz	r6, 8005984 <_dtoa_r+0x84>
 8005980:	4890      	ldr	r0, [pc, #576]	; (8005bc4 <_dtoa_r+0x2c4>)
 8005982:	e000      	b.n	8005986 <_dtoa_r+0x86>
 8005984:	4890      	ldr	r0, [pc, #576]	; (8005bc8 <_dtoa_r+0x2c8>)
 8005986:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8005988:	2b00      	cmp	r3, #0
 800598a:	f000 8577 	beq.w	800647c <_dtoa_r+0xb7c>
 800598e:	78c2      	ldrb	r2, [r0, #3]
 8005990:	1cc3      	adds	r3, r0, #3
 8005992:	b10a      	cbz	r2, 8005998 <_dtoa_r+0x98>
 8005994:	f100 0308 	add.w	r3, r0, #8
 8005998:	9928      	ldr	r1, [sp, #160]	; 0xa0
 800599a:	600b      	str	r3, [r1, #0]
 800599c:	f000 bd6e 	b.w	800647c <_dtoa_r+0xb7c>
 80059a0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80059a4:	4610      	mov	r0, r2
 80059a6:	4619      	mov	r1, r3
 80059a8:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 80059ac:	2200      	movs	r2, #0
 80059ae:	2300      	movs	r3, #0
 80059b0:	f7fe fddc 	bl	800456c <__aeabi_dcmpeq>
 80059b4:	b168      	cbz	r0, 80059d2 <_dtoa_r+0xd2>
 80059b6:	9826      	ldr	r0, [sp, #152]	; 0x98
 80059b8:	2301      	movs	r3, #1
 80059ba:	9928      	ldr	r1, [sp, #160]	; 0xa0
 80059bc:	6003      	str	r3, [r0, #0]
 80059be:	b911      	cbnz	r1, 80059c6 <_dtoa_r+0xc6>
 80059c0:	4882      	ldr	r0, [pc, #520]	; (8005bcc <_dtoa_r+0x2cc>)
 80059c2:	f000 bd5b 	b.w	800647c <_dtoa_r+0xb7c>
 80059c6:	4882      	ldr	r0, [pc, #520]	; (8005bd0 <_dtoa_r+0x2d0>)
 80059c8:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 80059ca:	6010      	str	r0, [r2, #0]
 80059cc:	3801      	subs	r0, #1
 80059ce:	f000 bd55 	b.w	800647c <_dtoa_r+0xb7c>
 80059d2:	ab18      	add	r3, sp, #96	; 0x60
 80059d4:	4620      	mov	r0, r4
 80059d6:	9300      	str	r3, [sp, #0]
 80059d8:	ab19      	add	r3, sp, #100	; 0x64
 80059da:	9301      	str	r3, [sp, #4]
 80059dc:	0d35      	lsrs	r5, r6, #20
 80059de:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80059e2:	f001 faa8 	bl	8006f36 <__d2b>
 80059e6:	056d      	lsls	r5, r5, #21
 80059e8:	0d6d      	lsrs	r5, r5, #21
 80059ea:	4680      	mov	r8, r0
 80059ec:	b17d      	cbz	r5, 8005a0e <_dtoa_r+0x10e>
 80059ee:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80059f2:	f5a5 757e 	sub.w	r5, r5, #1016	; 0x3f8
 80059f6:	3d07      	subs	r5, #7
 80059f8:	f021 437f 	bic.w	r3, r1, #4278190080	; 0xff000000
 80059fc:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8005a00:	f043 517e 	orr.w	r1, r3, #1065353216	; 0x3f800000
 8005a04:	2300      	movs	r3, #0
 8005a06:	f441 01e0 	orr.w	r1, r1, #7340032	; 0x700000
 8005a0a:	9317      	str	r3, [sp, #92]	; 0x5c
 8005a0c:	e01f      	b.n	8005a4e <_dtoa_r+0x14e>
 8005a0e:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8005a10:	9819      	ldr	r0, [sp, #100]	; 0x64
 8005a12:	18c0      	adds	r0, r0, r3
 8005a14:	f500 6086 	add.w	r0, r0, #1072	; 0x430
 8005a18:	1c85      	adds	r5, r0, #2
 8005a1a:	2d20      	cmp	r5, #32
 8005a1c:	dd09      	ble.n	8005a32 <_dtoa_r+0x132>
 8005a1e:	f8dd c010 	ldr.w	ip, [sp, #16]
 8005a22:	381e      	subs	r0, #30
 8005a24:	f1c5 0340 	rsb	r3, r5, #64	; 0x40
 8005a28:	409e      	lsls	r6, r3
 8005a2a:	fa2c f000 	lsr.w	r0, ip, r0
 8005a2e:	4330      	orrs	r0, r6
 8005a30:	e004      	b.n	8005a3c <_dtoa_r+0x13c>
 8005a32:	9904      	ldr	r1, [sp, #16]
 8005a34:	f1c5 0020 	rsb	r0, r5, #32
 8005a38:	fa11 f000 	lsls.w	r0, r1, r0
 8005a3c:	f7fe fab8 	bl	8003fb0 <__aeabi_ui2d>
 8005a40:	f5a5 6586 	sub.w	r5, r5, #1072	; 0x430
 8005a44:	3d03      	subs	r5, #3
 8005a46:	2201      	movs	r2, #1
 8005a48:	9217      	str	r2, [sp, #92]	; 0x5c
 8005a4a:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8005a4e:	2200      	movs	r2, #0
 8005a50:	4b60      	ldr	r3, [pc, #384]	; (8005bd4 <_dtoa_r+0x2d4>)
 8005a52:	f7fe f96f 	bl	8003d34 <__aeabi_dsub>
 8005a56:	a354      	add	r3, pc, #336	; (adr r3, 8005ba8 <_dtoa_r+0x2a8>)
 8005a58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a5c:	f7fe fb1e 	bl	800409c <__aeabi_dmul>
 8005a60:	a353      	add	r3, pc, #332	; (adr r3, 8005bb0 <_dtoa_r+0x2b0>)
 8005a62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a66:	f7fe f967 	bl	8003d38 <__adddf3>
 8005a6a:	4606      	mov	r6, r0
 8005a6c:	4628      	mov	r0, r5
 8005a6e:	460f      	mov	r7, r1
 8005a70:	f7fe faae 	bl	8003fd0 <__aeabi_i2d>
 8005a74:	a350      	add	r3, pc, #320	; (adr r3, 8005bb8 <_dtoa_r+0x2b8>)
 8005a76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a7a:	f7fe fb0f 	bl	800409c <__aeabi_dmul>
 8005a7e:	4602      	mov	r2, r0
 8005a80:	460b      	mov	r3, r1
 8005a82:	4630      	mov	r0, r6
 8005a84:	4639      	mov	r1, r7
 8005a86:	f7fe f957 	bl	8003d38 <__adddf3>
 8005a8a:	4682      	mov	sl, r0
 8005a8c:	468b      	mov	fp, r1
 8005a8e:	f7fe fd9f 	bl	80045d0 <__aeabi_d2iz>
 8005a92:	4659      	mov	r1, fp
 8005a94:	2200      	movs	r2, #0
 8005a96:	2300      	movs	r3, #0
 8005a98:	4606      	mov	r6, r0
 8005a9a:	4650      	mov	r0, sl
 8005a9c:	f7fe fd70 	bl	8004580 <__aeabi_dcmplt>
 8005aa0:	b150      	cbz	r0, 8005ab8 <_dtoa_r+0x1b8>
 8005aa2:	4630      	mov	r0, r6
 8005aa4:	f7fe fa94 	bl	8003fd0 <__aeabi_i2d>
 8005aa8:	4602      	mov	r2, r0
 8005aaa:	460b      	mov	r3, r1
 8005aac:	4650      	mov	r0, sl
 8005aae:	4659      	mov	r1, fp
 8005ab0:	f7fe fd5c 	bl	800456c <__aeabi_dcmpeq>
 8005ab4:	b900      	cbnz	r0, 8005ab8 <_dtoa_r+0x1b8>
 8005ab6:	3e01      	subs	r6, #1
 8005ab8:	2e16      	cmp	r6, #22
 8005aba:	d902      	bls.n	8005ac2 <_dtoa_r+0x1c2>
 8005abc:	2301      	movs	r3, #1
 8005abe:	9316      	str	r3, [sp, #88]	; 0x58
 8005ac0:	e00e      	b.n	8005ae0 <_dtoa_r+0x1e0>
 8005ac2:	4b45      	ldr	r3, [pc, #276]	; (8005bd8 <_dtoa_r+0x2d8>)
 8005ac4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005ac8:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8005acc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ad0:	f7fe fd56 	bl	8004580 <__aeabi_dcmplt>
 8005ad4:	b908      	cbnz	r0, 8005ada <_dtoa_r+0x1da>
 8005ad6:	9016      	str	r0, [sp, #88]	; 0x58
 8005ad8:	e002      	b.n	8005ae0 <_dtoa_r+0x1e0>
 8005ada:	3e01      	subs	r6, #1
 8005adc:	2100      	movs	r1, #0
 8005ade:	9116      	str	r1, [sp, #88]	; 0x58
 8005ae0:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005ae2:	f103 3bff 	add.w	fp, r3, #4294967295
 8005ae6:	ebbb 0b05 	subs.w	fp, fp, r5
 8005aea:	d404      	bmi.n	8005af6 <_dtoa_r+0x1f6>
 8005aec:	f8cd b018 	str.w	fp, [sp, #24]
 8005af0:	f04f 0b00 	mov.w	fp, #0
 8005af4:	e003      	b.n	8005afe <_dtoa_r+0x1fe>
 8005af6:	f1cb 0b00 	rsb	fp, fp, #0
 8005afa:	2200      	movs	r2, #0
 8005afc:	9206      	str	r2, [sp, #24]
 8005afe:	2e00      	cmp	r6, #0
 8005b00:	db06      	blt.n	8005b10 <_dtoa_r+0x210>
 8005b02:	9b06      	ldr	r3, [sp, #24]
 8005b04:	f04f 0a00 	mov.w	sl, #0
 8005b08:	9613      	str	r6, [sp, #76]	; 0x4c
 8005b0a:	199b      	adds	r3, r3, r6
 8005b0c:	9306      	str	r3, [sp, #24]
 8005b0e:	e005      	b.n	8005b1c <_dtoa_r+0x21c>
 8005b10:	ebc6 0b0b 	rsb	fp, r6, fp
 8005b14:	f1c6 0a00 	rsb	sl, r6, #0
 8005b18:	2000      	movs	r0, #0
 8005b1a:	9013      	str	r0, [sp, #76]	; 0x4c
 8005b1c:	9924      	ldr	r1, [sp, #144]	; 0x90
 8005b1e:	2909      	cmp	r1, #9
 8005b20:	d815      	bhi.n	8005b4e <_dtoa_r+0x24e>
 8005b22:	2905      	cmp	r1, #5
 8005b24:	dc01      	bgt.n	8005b2a <_dtoa_r+0x22a>
 8005b26:	2701      	movs	r7, #1
 8005b28:	e003      	b.n	8005b32 <_dtoa_r+0x232>
 8005b2a:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8005b2c:	2700      	movs	r7, #0
 8005b2e:	3a04      	subs	r2, #4
 8005b30:	9224      	str	r2, [sp, #144]	; 0x90
 8005b32:	9824      	ldr	r0, [sp, #144]	; 0x90
 8005b34:	1e83      	subs	r3, r0, #2
 8005b36:	2b03      	cmp	r3, #3
 8005b38:	d80c      	bhi.n	8005b54 <_dtoa_r+0x254>
 8005b3a:	e8df f003 	tbb	[pc, r3]
 8005b3e:	2415      	.short	0x2415
 8005b40:	0205      	.short	0x0205
 8005b42:	2201      	movs	r2, #1
 8005b44:	920d      	str	r2, [sp, #52]	; 0x34
 8005b46:	e020      	b.n	8005b8a <_dtoa_r+0x28a>
 8005b48:	2301      	movs	r3, #1
 8005b4a:	930d      	str	r3, [sp, #52]	; 0x34
 8005b4c:	e00e      	b.n	8005b6c <_dtoa_r+0x26c>
 8005b4e:	2701      	movs	r7, #1
 8005b50:	2000      	movs	r0, #0
 8005b52:	9024      	str	r0, [sp, #144]	; 0x90
 8005b54:	f04f 32ff 	mov.w	r2, #4294967295
 8005b58:	2101      	movs	r1, #1
 8005b5a:	2000      	movs	r0, #0
 8005b5c:	910d      	str	r1, [sp, #52]	; 0x34
 8005b5e:	920e      	str	r2, [sp, #56]	; 0x38
 8005b60:	4691      	mov	r9, r2
 8005b62:	2312      	movs	r3, #18
 8005b64:	9025      	str	r0, [sp, #148]	; 0x94
 8005b66:	e018      	b.n	8005b9a <_dtoa_r+0x29a>
 8005b68:	2100      	movs	r1, #0
 8005b6a:	910d      	str	r1, [sp, #52]	; 0x34
 8005b6c:	9a25      	ldr	r2, [sp, #148]	; 0x94
 8005b6e:	2a00      	cmp	r2, #0
 8005b70:	dc04      	bgt.n	8005b7c <_dtoa_r+0x27c>
 8005b72:	2301      	movs	r3, #1
 8005b74:	930e      	str	r3, [sp, #56]	; 0x38
 8005b76:	4699      	mov	r9, r3
 8005b78:	9325      	str	r3, [sp, #148]	; 0x94
 8005b7a:	e00e      	b.n	8005b9a <_dtoa_r+0x29a>
 8005b7c:	9825      	ldr	r0, [sp, #148]	; 0x94
 8005b7e:	4681      	mov	r9, r0
 8005b80:	4603      	mov	r3, r0
 8005b82:	900e      	str	r0, [sp, #56]	; 0x38
 8005b84:	e009      	b.n	8005b9a <_dtoa_r+0x29a>
 8005b86:	2100      	movs	r1, #0
 8005b88:	910d      	str	r1, [sp, #52]	; 0x34
 8005b8a:	9a25      	ldr	r2, [sp, #148]	; 0x94
 8005b8c:	18b2      	adds	r2, r6, r2
 8005b8e:	920e      	str	r2, [sp, #56]	; 0x38
 8005b90:	1c53      	adds	r3, r2, #1
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	4699      	mov	r9, r3
 8005b96:	bfd8      	it	le
 8005b98:	2301      	movle	r3, #1
 8005b9a:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8005b9c:	2200      	movs	r2, #0
 8005b9e:	604a      	str	r2, [r1, #4]
 8005ba0:	3204      	adds	r2, #4
 8005ba2:	e01f      	b.n	8005be4 <_dtoa_r+0x2e4>
 8005ba4:	f3af 8000 	nop.w
 8005ba8:	636f4361 	.word	0x636f4361
 8005bac:	3fd287a7 	.word	0x3fd287a7
 8005bb0:	8b60c8b3 	.word	0x8b60c8b3
 8005bb4:	3fc68a28 	.word	0x3fc68a28
 8005bb8:	509f79fb 	.word	0x509f79fb
 8005bbc:	3fd34413 	.word	0x3fd34413
 8005bc0:	7ff00000 	.word	0x7ff00000
 8005bc4:	0800796c 	.word	0x0800796c
 8005bc8:	08007975 	.word	0x08007975
 8005bcc:	0800795a 	.word	0x0800795a
 8005bd0:	0800795b 	.word	0x0800795b
 8005bd4:	3ff80000 	.word	0x3ff80000
 8005bd8:	080079d0 	.word	0x080079d0
 8005bdc:	6869      	ldr	r1, [r5, #4]
 8005bde:	0052      	lsls	r2, r2, #1
 8005be0:	3101      	adds	r1, #1
 8005be2:	6069      	str	r1, [r5, #4]
 8005be4:	f102 0114 	add.w	r1, r2, #20
 8005be8:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8005bea:	4299      	cmp	r1, r3
 8005bec:	d9f6      	bls.n	8005bdc <_dtoa_r+0x2dc>
 8005bee:	4620      	mov	r0, r4
 8005bf0:	6869      	ldr	r1, [r5, #4]
 8005bf2:	f001 f96d 	bl	8006ed0 <_Balloc>
 8005bf6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005bf8:	f1b9 0f0e 	cmp.w	r9, #14
 8005bfc:	6028      	str	r0, [r5, #0]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	930c      	str	r3, [sp, #48]	; 0x30
 8005c02:	f200 8180 	bhi.w	8005f06 <_dtoa_r+0x606>
 8005c06:	2f00      	cmp	r7, #0
 8005c08:	f000 817d 	beq.w	8005f06 <_dtoa_r+0x606>
 8005c0c:	2e00      	cmp	r6, #0
 8005c0e:	dd3d      	ble.n	8005c8c <_dtoa_r+0x38c>
 8005c10:	f006 020f 	and.w	r2, r6, #15
 8005c14:	4b8b      	ldr	r3, [pc, #556]	; (8005e44 <_dtoa_r+0x544>)
 8005c16:	1137      	asrs	r7, r6, #4
 8005c18:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005c1c:	f017 0f10 	tst.w	r7, #16
 8005c20:	e9d3 0100 	ldrd	r0, r1, [r3]
 8005c24:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8005c28:	d101      	bne.n	8005c2e <_dtoa_r+0x32e>
 8005c2a:	2502      	movs	r5, #2
 8005c2c:	e00d      	b.n	8005c4a <_dtoa_r+0x34a>
 8005c2e:	4b86      	ldr	r3, [pc, #536]	; (8005e48 <_dtoa_r+0x548>)
 8005c30:	f007 070f 	and.w	r7, r7, #15
 8005c34:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005c38:	2503      	movs	r5, #3
 8005c3a:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005c3e:	f7fe fb57 	bl	80042f0 <__aeabi_ddiv>
 8005c42:	4602      	mov	r2, r0
 8005c44:	460b      	mov	r3, r1
 8005c46:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8005c4a:	f8df c1fc 	ldr.w	ip, [pc, #508]	; 8005e48 <_dtoa_r+0x548>
 8005c4e:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
 8005c52:	46b0      	mov	r8, r6
 8005c54:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8005c58:	4666      	mov	r6, ip
 8005c5a:	e009      	b.n	8005c70 <_dtoa_r+0x370>
 8005c5c:	f017 0f01 	tst.w	r7, #1
 8005c60:	d004      	beq.n	8005c6c <_dtoa_r+0x36c>
 8005c62:	e9d6 2300 	ldrd	r2, r3, [r6]
 8005c66:	3501      	adds	r5, #1
 8005c68:	f7fe fa18 	bl	800409c <__aeabi_dmul>
 8005c6c:	107f      	asrs	r7, r7, #1
 8005c6e:	3608      	adds	r6, #8
 8005c70:	2f00      	cmp	r7, #0
 8005c72:	d1f3      	bne.n	8005c5c <_dtoa_r+0x35c>
 8005c74:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8005c78:	4646      	mov	r6, r8
 8005c7a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005c7e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005c82:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
 8005c86:	f7fe fb33 	bl	80042f0 <__aeabi_ddiv>
 8005c8a:	e026      	b.n	8005cda <_dtoa_r+0x3da>
 8005c8c:	4277      	negs	r7, r6
 8005c8e:	b90f      	cbnz	r7, 8005c94 <_dtoa_r+0x394>
 8005c90:	2502      	movs	r5, #2
 8005c92:	e026      	b.n	8005ce2 <_dtoa_r+0x3e2>
 8005c94:	f007 020f 	and.w	r2, r7, #15
 8005c98:	4b6a      	ldr	r3, [pc, #424]	; (8005e44 <_dtoa_r+0x544>)
 8005c9a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005c9e:	113f      	asrs	r7, r7, #4
 8005ca0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005ca4:	2502      	movs	r5, #2
 8005ca6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005caa:	f7fe f9f7 	bl	800409c <__aeabi_dmul>
 8005cae:	f8df c198 	ldr.w	ip, [pc, #408]	; 8005e48 <_dtoa_r+0x548>
 8005cb2:	f8cd 8010 	str.w	r8, [sp, #16]
 8005cb6:	46b0      	mov	r8, r6
 8005cb8:	4666      	mov	r6, ip
 8005cba:	e009      	b.n	8005cd0 <_dtoa_r+0x3d0>
 8005cbc:	f017 0f01 	tst.w	r7, #1
 8005cc0:	d004      	beq.n	8005ccc <_dtoa_r+0x3cc>
 8005cc2:	e9d6 2300 	ldrd	r2, r3, [r6]
 8005cc6:	3501      	adds	r5, #1
 8005cc8:	f7fe f9e8 	bl	800409c <__aeabi_dmul>
 8005ccc:	107f      	asrs	r7, r7, #1
 8005cce:	3608      	adds	r6, #8
 8005cd0:	2f00      	cmp	r7, #0
 8005cd2:	d1f3      	bne.n	8005cbc <_dtoa_r+0x3bc>
 8005cd4:	4646      	mov	r6, r8
 8005cd6:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8005cda:	4602      	mov	r2, r0
 8005cdc:	460b      	mov	r3, r1
 8005cde:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8005ce2:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8005ce4:	b1f3      	cbz	r3, 8005d24 <_dtoa_r+0x424>
 8005ce6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005cea:	2200      	movs	r2, #0
 8005cec:	4b57      	ldr	r3, [pc, #348]	; (8005e4c <_dtoa_r+0x54c>)
 8005cee:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8005cf2:	f7fe fc45 	bl	8004580 <__aeabi_dcmplt>
 8005cf6:	b1a8      	cbz	r0, 8005d24 <_dtoa_r+0x424>
 8005cf8:	f1b9 0f00 	cmp.w	r9, #0
 8005cfc:	d012      	beq.n	8005d24 <_dtoa_r+0x424>
 8005cfe:	990e      	ldr	r1, [sp, #56]	; 0x38
 8005d00:	2900      	cmp	r1, #0
 8005d02:	f340 80fc 	ble.w	8005efe <_dtoa_r+0x5fe>
 8005d06:	1e72      	subs	r2, r6, #1
 8005d08:	4b51      	ldr	r3, [pc, #324]	; (8005e50 <_dtoa_r+0x550>)
 8005d0a:	9208      	str	r2, [sp, #32]
 8005d0c:	2200      	movs	r2, #0
 8005d0e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005d12:	3501      	adds	r5, #1
 8005d14:	f7fe f9c2 	bl	800409c <__aeabi_dmul>
 8005d18:	9f0e      	ldr	r7, [sp, #56]	; 0x38
 8005d1a:	4602      	mov	r2, r0
 8005d1c:	460b      	mov	r3, r1
 8005d1e:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8005d22:	e001      	b.n	8005d28 <_dtoa_r+0x428>
 8005d24:	464f      	mov	r7, r9
 8005d26:	9608      	str	r6, [sp, #32]
 8005d28:	4628      	mov	r0, r5
 8005d2a:	f7fe f951 	bl	8003fd0 <__aeabi_i2d>
 8005d2e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005d32:	f7fe f9b3 	bl	800409c <__aeabi_dmul>
 8005d36:	2200      	movs	r2, #0
 8005d38:	4b46      	ldr	r3, [pc, #280]	; (8005e54 <_dtoa_r+0x554>)
 8005d3a:	f7fd fffd 	bl	8003d38 <__adddf3>
 8005d3e:	460b      	mov	r3, r1
 8005d40:	4602      	mov	r2, r0
 8005d42:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8005d46:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005d48:	f1a3 7550 	sub.w	r5, r3, #54525952	; 0x3400000
 8005d4c:	950b      	str	r5, [sp, #44]	; 0x2c
 8005d4e:	b9ef      	cbnz	r7, 8005d8c <_dtoa_r+0x48c>
 8005d50:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005d54:	2200      	movs	r2, #0
 8005d56:	4b40      	ldr	r3, [pc, #256]	; (8005e58 <_dtoa_r+0x558>)
 8005d58:	f7fd ffec 	bl	8003d34 <__aeabi_dsub>
 8005d5c:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
 8005d60:	462b      	mov	r3, r5
 8005d62:	4662      	mov	r2, ip
 8005d64:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005d68:	f7fe fc28 	bl	80045bc <__aeabi_dcmpgt>
 8005d6c:	2800      	cmp	r0, #0
 8005d6e:	f040 8254 	bne.w	800621a <_dtoa_r+0x91a>
 8005d72:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
 8005d76:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8005d7a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005d7e:	4662      	mov	r2, ip
 8005d80:	f7fe fbfe 	bl	8004580 <__aeabi_dcmplt>
 8005d84:	2800      	cmp	r0, #0
 8005d86:	f040 823e 	bne.w	8006206 <_dtoa_r+0x906>
 8005d8a:	e0b8      	b.n	8005efe <_dtoa_r+0x5fe>
 8005d8c:	980d      	ldr	r0, [sp, #52]	; 0x34
 8005d8e:	1e7a      	subs	r2, r7, #1
 8005d90:	4b2c      	ldr	r3, [pc, #176]	; (8005e44 <_dtoa_r+0x544>)
 8005d92:	2800      	cmp	r0, #0
 8005d94:	d064      	beq.n	8005e60 <_dtoa_r+0x560>
 8005d96:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005d9a:	2000      	movs	r0, #0
 8005d9c:	492f      	ldr	r1, [pc, #188]	; (8005e5c <_dtoa_r+0x55c>)
 8005d9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005da2:	f7fe faa5 	bl	80042f0 <__aeabi_ddiv>
 8005da6:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8005daa:	f7fd ffc3 	bl	8003d34 <__aeabi_dsub>
 8005dae:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005db0:	e9cd 0114 	strd	r0, r1, [sp, #80]	; 0x50
 8005db4:	2100      	movs	r1, #0
 8005db6:	910a      	str	r1, [sp, #40]	; 0x28
 8005db8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005dbc:	3501      	adds	r5, #1
 8005dbe:	f7fe fc07 	bl	80045d0 <__aeabi_d2iz>
 8005dc2:	9003      	str	r0, [sp, #12]
 8005dc4:	f7fe f904 	bl	8003fd0 <__aeabi_i2d>
 8005dc8:	4602      	mov	r2, r0
 8005dca:	460b      	mov	r3, r1
 8005dcc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005dd0:	f7fd ffb0 	bl	8003d34 <__aeabi_dsub>
 8005dd4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005dd6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005dd8:	f8dd c00c 	ldr.w	ip, [sp, #12]
 8005ddc:	f10c 0c30 	add.w	ip, ip, #48	; 0x30
 8005de0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005de4:	f803 c002 	strb.w	ip, [r3, r2]
 8005de8:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8005dec:	f7fe fbc8 	bl	8004580 <__aeabi_dcmplt>
 8005df0:	2800      	cmp	r0, #0
 8005df2:	f040 8334 	bne.w	800645e <_dtoa_r+0xb5e>
 8005df6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005dfa:	2000      	movs	r0, #0
 8005dfc:	4913      	ldr	r1, [pc, #76]	; (8005e4c <_dtoa_r+0x54c>)
 8005dfe:	f7fd ff99 	bl	8003d34 <__aeabi_dsub>
 8005e02:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8005e06:	f7fe fbbb 	bl	8004580 <__aeabi_dcmplt>
 8005e0a:	2800      	cmp	r0, #0
 8005e0c:	f040 80e0 	bne.w	8005fd0 <_dtoa_r+0x6d0>
 8005e10:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
 8005e14:	f10c 0c01 	add.w	ip, ip, #1
 8005e18:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
 8005e1c:	45bc      	cmp	ip, r7
 8005e1e:	da6e      	bge.n	8005efe <_dtoa_r+0x5fe>
 8005e20:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	; 0x50
 8005e24:	2200      	movs	r2, #0
 8005e26:	4b0a      	ldr	r3, [pc, #40]	; (8005e50 <_dtoa_r+0x550>)
 8005e28:	f7fe f938 	bl	800409c <__aeabi_dmul>
 8005e2c:	2200      	movs	r2, #0
 8005e2e:	4b08      	ldr	r3, [pc, #32]	; (8005e50 <_dtoa_r+0x550>)
 8005e30:	e9cd 0114 	strd	r0, r1, [sp, #80]	; 0x50
 8005e34:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005e38:	f7fe f930 	bl	800409c <__aeabi_dmul>
 8005e3c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005e40:	e7ba      	b.n	8005db8 <_dtoa_r+0x4b8>
 8005e42:	bf00      	nop
 8005e44:	080079d0 	.word	0x080079d0
 8005e48:	08007a98 	.word	0x08007a98
 8005e4c:	3ff00000 	.word	0x3ff00000
 8005e50:	40240000 	.word	0x40240000
 8005e54:	401c0000 	.word	0x401c0000
 8005e58:	40140000 	.word	0x40140000
 8005e5c:	3fe00000 	.word	0x3fe00000
 8005e60:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005e64:	e9d3 0100 	ldrd	r0, r1, [r3]
 8005e68:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8005e6c:	f7fe f916 	bl	800409c <__aeabi_dmul>
 8005e70:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8005e72:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8005e76:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005e7a:	f7fe fba9 	bl	80045d0 <__aeabi_d2iz>
 8005e7e:	9003      	str	r0, [sp, #12]
 8005e80:	f7fe f8a6 	bl	8003fd0 <__aeabi_i2d>
 8005e84:	4602      	mov	r2, r0
 8005e86:	460b      	mov	r3, r1
 8005e88:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005e8c:	f7fd ff52 	bl	8003d34 <__aeabi_dsub>
 8005e90:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005e92:	f8dd c00c 	ldr.w	ip, [sp, #12]
 8005e96:	f10c 0c30 	add.w	ip, ip, #48	; 0x30
 8005e9a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005e9e:	f802 c005 	strb.w	ip, [r2, r5]
 8005ea2:	3501      	adds	r5, #1
 8005ea4:	42bd      	cmp	r5, r7
 8005ea6:	d123      	bne.n	8005ef0 <_dtoa_r+0x5f0>
 8005ea8:	4b89      	ldr	r3, [pc, #548]	; (80060d0 <_dtoa_r+0x7d0>)
 8005eaa:	1955      	adds	r5, r2, r5
 8005eac:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005eb0:	2200      	movs	r2, #0
 8005eb2:	f7fd ff41 	bl	8003d38 <__adddf3>
 8005eb6:	4602      	mov	r2, r0
 8005eb8:	460b      	mov	r3, r1
 8005eba:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005ebe:	f7fe fb7d 	bl	80045bc <__aeabi_dcmpgt>
 8005ec2:	2800      	cmp	r0, #0
 8005ec4:	f040 8084 	bne.w	8005fd0 <_dtoa_r+0x6d0>
 8005ec8:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8005ecc:	2000      	movs	r0, #0
 8005ece:	4980      	ldr	r1, [pc, #512]	; (80060d0 <_dtoa_r+0x7d0>)
 8005ed0:	f7fd ff30 	bl	8003d34 <__aeabi_dsub>
 8005ed4:	4602      	mov	r2, r0
 8005ed6:	460b      	mov	r3, r1
 8005ed8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005edc:	f7fe fb50 	bl	8004580 <__aeabi_dcmplt>
 8005ee0:	b168      	cbz	r0, 8005efe <_dtoa_r+0x5fe>
 8005ee2:	462b      	mov	r3, r5
 8005ee4:	461d      	mov	r5, r3
 8005ee6:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005eea:	2a30      	cmp	r2, #48	; 0x30
 8005eec:	d0fa      	beq.n	8005ee4 <_dtoa_r+0x5e4>
 8005eee:	e2b6      	b.n	800645e <_dtoa_r+0xb5e>
 8005ef0:	2200      	movs	r2, #0
 8005ef2:	4b78      	ldr	r3, [pc, #480]	; (80060d4 <_dtoa_r+0x7d4>)
 8005ef4:	f7fe f8d2 	bl	800409c <__aeabi_dmul>
 8005ef8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005efc:	e7bb      	b.n	8005e76 <_dtoa_r+0x576>
 8005efe:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005f02:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005f06:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8005f08:	2a00      	cmp	r2, #0
 8005f0a:	db7a      	blt.n	8006002 <_dtoa_r+0x702>
 8005f0c:	2e0e      	cmp	r6, #14
 8005f0e:	dc78      	bgt.n	8006002 <_dtoa_r+0x702>
 8005f10:	4b71      	ldr	r3, [pc, #452]	; (80060d8 <_dtoa_r+0x7d8>)
 8005f12:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8005f16:	e9d3 0100 	ldrd	r0, r1, [r3]
 8005f1a:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005f1e:	9925      	ldr	r1, [sp, #148]	; 0x94
 8005f20:	2900      	cmp	r1, #0
 8005f22:	da13      	bge.n	8005f4c <_dtoa_r+0x64c>
 8005f24:	f1b9 0f00 	cmp.w	r9, #0
 8005f28:	dc10      	bgt.n	8005f4c <_dtoa_r+0x64c>
 8005f2a:	f040 816c 	bne.w	8006206 <_dtoa_r+0x906>
 8005f2e:	2200      	movs	r2, #0
 8005f30:	4b6a      	ldr	r3, [pc, #424]	; (80060dc <_dtoa_r+0x7dc>)
 8005f32:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005f36:	f7fe f8b1 	bl	800409c <__aeabi_dmul>
 8005f3a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005f3e:	f7fe fb33 	bl	80045a8 <__aeabi_dcmpge>
 8005f42:	2800      	cmp	r0, #0
 8005f44:	f040 815f 	bne.w	8006206 <_dtoa_r+0x906>
 8005f48:	46ca      	mov	sl, r9
 8005f4a:	e168      	b.n	800621e <_dtoa_r+0x91e>
 8005f4c:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005f4e:	2701      	movs	r7, #1
 8005f50:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005f54:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005f58:	f7fe f9ca 	bl	80042f0 <__aeabi_ddiv>
 8005f5c:	f7fe fb38 	bl	80045d0 <__aeabi_d2iz>
 8005f60:	4682      	mov	sl, r0
 8005f62:	f7fe f835 	bl	8003fd0 <__aeabi_i2d>
 8005f66:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005f6a:	f7fe f897 	bl	800409c <__aeabi_dmul>
 8005f6e:	460b      	mov	r3, r1
 8005f70:	4602      	mov	r2, r0
 8005f72:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005f76:	f7fd fedd 	bl	8003d34 <__aeabi_dsub>
 8005f7a:	454f      	cmp	r7, r9
 8005f7c:	f10a 0330 	add.w	r3, sl, #48	; 0x30
 8005f80:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005f84:	f805 3b01 	strb.w	r3, [r5], #1
 8005f88:	d12c      	bne.n	8005fe4 <_dtoa_r+0x6e4>
 8005f8a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005f8e:	f7fd fed3 	bl	8003d38 <__adddf3>
 8005f92:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005f96:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005f9a:	f7fe fb0f 	bl	80045bc <__aeabi_dcmpgt>
 8005f9e:	b9c0      	cbnz	r0, 8005fd2 <_dtoa_r+0x6d2>
 8005fa0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005fa4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005fa8:	f7fe fae0 	bl	800456c <__aeabi_dcmpeq>
 8005fac:	2800      	cmp	r0, #0
 8005fae:	f000 8255 	beq.w	800645c <_dtoa_r+0xb5c>
 8005fb2:	f01a 0f01 	tst.w	sl, #1
 8005fb6:	d10c      	bne.n	8005fd2 <_dtoa_r+0x6d2>
 8005fb8:	e250      	b.n	800645c <_dtoa_r+0xb5c>
 8005fba:	980c      	ldr	r0, [sp, #48]	; 0x30
 8005fbc:	4283      	cmp	r3, r0
 8005fbe:	d001      	beq.n	8005fc4 <_dtoa_r+0x6c4>
 8005fc0:	461d      	mov	r5, r3
 8005fc2:	e006      	b.n	8005fd2 <_dtoa_r+0x6d2>
 8005fc4:	990c      	ldr	r1, [sp, #48]	; 0x30
 8005fc6:	2330      	movs	r3, #48	; 0x30
 8005fc8:	3601      	adds	r6, #1
 8005fca:	700b      	strb	r3, [r1, #0]
 8005fcc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005fce:	e005      	b.n	8005fdc <_dtoa_r+0x6dc>
 8005fd0:	9e08      	ldr	r6, [sp, #32]
 8005fd2:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8005fd6:	1e6b      	subs	r3, r5, #1
 8005fd8:	2a39      	cmp	r2, #57	; 0x39
 8005fda:	d0ee      	beq.n	8005fba <_dtoa_r+0x6ba>
 8005fdc:	781a      	ldrb	r2, [r3, #0]
 8005fde:	3201      	adds	r2, #1
 8005fe0:	701a      	strb	r2, [r3, #0]
 8005fe2:	e23b      	b.n	800645c <_dtoa_r+0xb5c>
 8005fe4:	2200      	movs	r2, #0
 8005fe6:	4b3b      	ldr	r3, [pc, #236]	; (80060d4 <_dtoa_r+0x7d4>)
 8005fe8:	f7fe f858 	bl	800409c <__aeabi_dmul>
 8005fec:	2200      	movs	r2, #0
 8005fee:	2300      	movs	r3, #0
 8005ff0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005ff4:	f7fe faba 	bl	800456c <__aeabi_dcmpeq>
 8005ff8:	2800      	cmp	r0, #0
 8005ffa:	f040 822f 	bne.w	800645c <_dtoa_r+0xb5c>
 8005ffe:	3701      	adds	r7, #1
 8006000:	e7a6      	b.n	8005f50 <_dtoa_r+0x650>
 8006002:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006004:	b91b      	cbnz	r3, 800600e <_dtoa_r+0x70e>
 8006006:	4653      	mov	r3, sl
 8006008:	465d      	mov	r5, fp
 800600a:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 800600c:	e031      	b.n	8006072 <_dtoa_r+0x772>
 800600e:	9824      	ldr	r0, [sp, #144]	; 0x90
 8006010:	2801      	cmp	r0, #1
 8006012:	dc0b      	bgt.n	800602c <_dtoa_r+0x72c>
 8006014:	9917      	ldr	r1, [sp, #92]	; 0x5c
 8006016:	b119      	cbz	r1, 8006020 <_dtoa_r+0x720>
 8006018:	f502 6286 	add.w	r2, r2, #1072	; 0x430
 800601c:	3203      	adds	r2, #3
 800601e:	e002      	b.n	8006026 <_dtoa_r+0x726>
 8006020:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8006022:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8006026:	4653      	mov	r3, sl
 8006028:	465d      	mov	r5, fp
 800602a:	e015      	b.n	8006058 <_dtoa_r+0x758>
 800602c:	f109 33ff 	add.w	r3, r9, #4294967295
 8006030:	459a      	cmp	sl, r3
 8006032:	db02      	blt.n	800603a <_dtoa_r+0x73a>
 8006034:	ebc3 030a 	rsb	r3, r3, sl
 8006038:	e006      	b.n	8006048 <_dtoa_r+0x748>
 800603a:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800603c:	ebca 0303 	rsb	r3, sl, r3
 8006040:	449a      	add	sl, r3
 8006042:	18d2      	adds	r2, r2, r3
 8006044:	2300      	movs	r3, #0
 8006046:	9213      	str	r2, [sp, #76]	; 0x4c
 8006048:	f1b9 0f00 	cmp.w	r9, #0
 800604c:	bfa7      	ittee	ge
 800604e:	465d      	movge	r5, fp
 8006050:	464a      	movge	r2, r9
 8006052:	ebc9 050b 	rsblt	r5, r9, fp
 8006056:	2200      	movlt	r2, #0
 8006058:	f8dd c018 	ldr.w	ip, [sp, #24]
 800605c:	4620      	mov	r0, r4
 800605e:	2101      	movs	r1, #1
 8006060:	9302      	str	r3, [sp, #8]
 8006062:	4494      	add	ip, r2
 8006064:	4493      	add	fp, r2
 8006066:	f8cd c018 	str.w	ip, [sp, #24]
 800606a:	f001 f910 	bl	800728e <__i2b>
 800606e:	9b02      	ldr	r3, [sp, #8]
 8006070:	4607      	mov	r7, r0
 8006072:	b15d      	cbz	r5, 800608c <_dtoa_r+0x78c>
 8006074:	9806      	ldr	r0, [sp, #24]
 8006076:	2800      	cmp	r0, #0
 8006078:	dd08      	ble.n	800608c <_dtoa_r+0x78c>
 800607a:	4602      	mov	r2, r0
 800607c:	42aa      	cmp	r2, r5
 800607e:	bfa8      	it	ge
 8006080:	462a      	movge	r2, r5
 8006082:	ebc2 0b0b 	rsb	fp, r2, fp
 8006086:	1aad      	subs	r5, r5, r2
 8006088:	1a80      	subs	r0, r0, r2
 800608a:	9006      	str	r0, [sp, #24]
 800608c:	f1ba 0f00 	cmp.w	sl, #0
 8006090:	dd2c      	ble.n	80060ec <_dtoa_r+0x7ec>
 8006092:	990d      	ldr	r1, [sp, #52]	; 0x34
 8006094:	b321      	cbz	r1, 80060e0 <_dtoa_r+0x7e0>
 8006096:	2b00      	cmp	r3, #0
 8006098:	dd14      	ble.n	80060c4 <_dtoa_r+0x7c4>
 800609a:	461a      	mov	r2, r3
 800609c:	4639      	mov	r1, r7
 800609e:	4620      	mov	r0, r4
 80060a0:	9302      	str	r3, [sp, #8]
 80060a2:	f001 f93f 	bl	8007324 <__pow5mult>
 80060a6:	4642      	mov	r2, r8
 80060a8:	4607      	mov	r7, r0
 80060aa:	4620      	mov	r0, r4
 80060ac:	4639      	mov	r1, r7
 80060ae:	f001 f85d 	bl	800716c <__multiply>
 80060b2:	4641      	mov	r1, r8
 80060b4:	4602      	mov	r2, r0
 80060b6:	4620      	mov	r0, r4
 80060b8:	9203      	str	r2, [sp, #12]
 80060ba:	f000 fef2 	bl	8006ea2 <_Bfree>
 80060be:	9a03      	ldr	r2, [sp, #12]
 80060c0:	9b02      	ldr	r3, [sp, #8]
 80060c2:	4690      	mov	r8, r2
 80060c4:	ebba 0203 	subs.w	r2, sl, r3
 80060c8:	d010      	beq.n	80060ec <_dtoa_r+0x7ec>
 80060ca:	4620      	mov	r0, r4
 80060cc:	4641      	mov	r1, r8
 80060ce:	e00a      	b.n	80060e6 <_dtoa_r+0x7e6>
 80060d0:	3fe00000 	.word	0x3fe00000
 80060d4:	40240000 	.word	0x40240000
 80060d8:	080079d0 	.word	0x080079d0
 80060dc:	40140000 	.word	0x40140000
 80060e0:	4620      	mov	r0, r4
 80060e2:	4641      	mov	r1, r8
 80060e4:	4652      	mov	r2, sl
 80060e6:	f001 f91d 	bl	8007324 <__pow5mult>
 80060ea:	4680      	mov	r8, r0
 80060ec:	2101      	movs	r1, #1
 80060ee:	4620      	mov	r0, r4
 80060f0:	f001 f8cd 	bl	800728e <__i2b>
 80060f4:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80060f6:	2a00      	cmp	r2, #0
 80060f8:	4682      	mov	sl, r0
 80060fa:	dd04      	ble.n	8006106 <_dtoa_r+0x806>
 80060fc:	4651      	mov	r1, sl
 80060fe:	4620      	mov	r0, r4
 8006100:	f001 f910 	bl	8007324 <__pow5mult>
 8006104:	4682      	mov	sl, r0
 8006106:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8006108:	2b01      	cmp	r3, #1
 800610a:	dc13      	bgt.n	8006134 <_dtoa_r+0x834>
 800610c:	9804      	ldr	r0, [sp, #16]
 800610e:	b988      	cbnz	r0, 8006134 <_dtoa_r+0x834>
 8006110:	9a05      	ldr	r2, [sp, #20]
 8006112:	f022 437f 	bic.w	r3, r2, #4278190080	; 0xff000000
 8006116:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800611a:	b95b      	cbnz	r3, 8006134 <_dtoa_r+0x834>
 800611c:	4b8a      	ldr	r3, [pc, #552]	; (8006348 <_dtoa_r+0xa48>)
 800611e:	ea02 0303 	and.w	r3, r2, r3
 8006122:	b13b      	cbz	r3, 8006134 <_dtoa_r+0x834>
 8006124:	9906      	ldr	r1, [sp, #24]
 8006126:	2201      	movs	r2, #1
 8006128:	f10b 0b01 	add.w	fp, fp, #1
 800612c:	9208      	str	r2, [sp, #32]
 800612e:	3101      	adds	r1, #1
 8006130:	9106      	str	r1, [sp, #24]
 8006132:	e001      	b.n	8006138 <_dtoa_r+0x838>
 8006134:	2300      	movs	r3, #0
 8006136:	9308      	str	r3, [sp, #32]
 8006138:	9813      	ldr	r0, [sp, #76]	; 0x4c
 800613a:	b908      	cbnz	r0, 8006140 <_dtoa_r+0x840>
 800613c:	2301      	movs	r3, #1
 800613e:	e008      	b.n	8006152 <_dtoa_r+0x852>
 8006140:	f8da 3010 	ldr.w	r3, [sl, #16]
 8006144:	eb0a 0383 	add.w	r3, sl, r3, lsl #2
 8006148:	6918      	ldr	r0, [r3, #16]
 800614a:	f000 fd44 	bl	8006bd6 <__hi0bits>
 800614e:	f1c0 0320 	rsb	r3, r0, #32
 8006152:	9906      	ldr	r1, [sp, #24]
 8006154:	185b      	adds	r3, r3, r1
 8006156:	f013 031f 	ands.w	r3, r3, #31
 800615a:	d00a      	beq.n	8006172 <_dtoa_r+0x872>
 800615c:	f1c3 0320 	rsb	r3, r3, #32
 8006160:	2b04      	cmp	r3, #4
 8006162:	dd05      	ble.n	8006170 <_dtoa_r+0x870>
 8006164:	3b04      	subs	r3, #4
 8006166:	18c9      	adds	r1, r1, r3
 8006168:	449b      	add	fp, r3
 800616a:	18ed      	adds	r5, r5, r3
 800616c:	9106      	str	r1, [sp, #24]
 800616e:	e006      	b.n	800617e <_dtoa_r+0x87e>
 8006170:	d005      	beq.n	800617e <_dtoa_r+0x87e>
 8006172:	331c      	adds	r3, #28
 8006174:	9a06      	ldr	r2, [sp, #24]
 8006176:	449b      	add	fp, r3
 8006178:	18ed      	adds	r5, r5, r3
 800617a:	18d2      	adds	r2, r2, r3
 800617c:	9206      	str	r2, [sp, #24]
 800617e:	f1bb 0f00 	cmp.w	fp, #0
 8006182:	dd05      	ble.n	8006190 <_dtoa_r+0x890>
 8006184:	4641      	mov	r1, r8
 8006186:	4620      	mov	r0, r4
 8006188:	465a      	mov	r2, fp
 800618a:	f000 ff9d 	bl	80070c8 <__lshift>
 800618e:	4680      	mov	r8, r0
 8006190:	9b06      	ldr	r3, [sp, #24]
 8006192:	2b00      	cmp	r3, #0
 8006194:	dd05      	ble.n	80061a2 <_dtoa_r+0x8a2>
 8006196:	4651      	mov	r1, sl
 8006198:	4620      	mov	r0, r4
 800619a:	461a      	mov	r2, r3
 800619c:	f000 ff94 	bl	80070c8 <__lshift>
 80061a0:	4682      	mov	sl, r0
 80061a2:	9816      	ldr	r0, [sp, #88]	; 0x58
 80061a4:	b1c0      	cbz	r0, 80061d8 <_dtoa_r+0x8d8>
 80061a6:	4640      	mov	r0, r8
 80061a8:	4651      	mov	r1, sl
 80061aa:	f000 fd66 	bl	8006c7a <__mcmp>
 80061ae:	2800      	cmp	r0, #0
 80061b0:	da12      	bge.n	80061d8 <_dtoa_r+0x8d8>
 80061b2:	4641      	mov	r1, r8
 80061b4:	4620      	mov	r0, r4
 80061b6:	220a      	movs	r2, #10
 80061b8:	2300      	movs	r3, #0
 80061ba:	f001 f871 	bl	80072a0 <__multadd>
 80061be:	990d      	ldr	r1, [sp, #52]	; 0x34
 80061c0:	3e01      	subs	r6, #1
 80061c2:	4680      	mov	r8, r0
 80061c4:	b131      	cbz	r1, 80061d4 <_dtoa_r+0x8d4>
 80061c6:	4639      	mov	r1, r7
 80061c8:	4620      	mov	r0, r4
 80061ca:	220a      	movs	r2, #10
 80061cc:	2300      	movs	r3, #0
 80061ce:	f001 f867 	bl	80072a0 <__multadd>
 80061d2:	4607      	mov	r7, r0
 80061d4:	f8dd 9038 	ldr.w	r9, [sp, #56]	; 0x38
 80061d8:	f1b9 0f00 	cmp.w	r9, #0
 80061dc:	dc29      	bgt.n	8006232 <_dtoa_r+0x932>
 80061de:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80061e0:	2a02      	cmp	r2, #2
 80061e2:	dd26      	ble.n	8006232 <_dtoa_r+0x932>
 80061e4:	f1b9 0f00 	cmp.w	r9, #0
 80061e8:	d110      	bne.n	800620c <_dtoa_r+0x90c>
 80061ea:	4651      	mov	r1, sl
 80061ec:	2205      	movs	r2, #5
 80061ee:	464b      	mov	r3, r9
 80061f0:	4620      	mov	r0, r4
 80061f2:	f001 f855 	bl	80072a0 <__multadd>
 80061f6:	4682      	mov	sl, r0
 80061f8:	4640      	mov	r0, r8
 80061fa:	4651      	mov	r1, sl
 80061fc:	f000 fd3d 	bl	8006c7a <__mcmp>
 8006200:	2800      	cmp	r0, #0
 8006202:	dc0d      	bgt.n	8006220 <_dtoa_r+0x920>
 8006204:	e002      	b.n	800620c <_dtoa_r+0x90c>
 8006206:	f04f 0a00 	mov.w	sl, #0
 800620a:	4657      	mov	r7, sl
 800620c:	9b25      	ldr	r3, [sp, #148]	; 0x94
 800620e:	2000      	movs	r0, #0
 8006210:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006212:	43db      	mvns	r3, r3
 8006214:	9004      	str	r0, [sp, #16]
 8006216:	9308      	str	r3, [sp, #32]
 8006218:	e10f      	b.n	800643a <_dtoa_r+0xb3a>
 800621a:	9e08      	ldr	r6, [sp, #32]
 800621c:	46ba      	mov	sl, r7
 800621e:	4657      	mov	r7, sl
 8006220:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006222:	2331      	movs	r3, #49	; 0x31
 8006224:	3601      	adds	r6, #1
 8006226:	2100      	movs	r1, #0
 8006228:	f805 3b01 	strb.w	r3, [r5], #1
 800622c:	9608      	str	r6, [sp, #32]
 800622e:	9104      	str	r1, [sp, #16]
 8006230:	e103      	b.n	800643a <_dtoa_r+0xb3a>
 8006232:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006234:	2a00      	cmp	r2, #0
 8006236:	f000 80b5 	beq.w	80063a4 <_dtoa_r+0xaa4>
 800623a:	2d00      	cmp	r5, #0
 800623c:	dd05      	ble.n	800624a <_dtoa_r+0x94a>
 800623e:	4639      	mov	r1, r7
 8006240:	4620      	mov	r0, r4
 8006242:	462a      	mov	r2, r5
 8006244:	f000 ff40 	bl	80070c8 <__lshift>
 8006248:	4607      	mov	r7, r0
 800624a:	9b08      	ldr	r3, [sp, #32]
 800624c:	b90b      	cbnz	r3, 8006252 <_dtoa_r+0x952>
 800624e:	4638      	mov	r0, r7
 8006250:	e011      	b.n	8006276 <_dtoa_r+0x976>
 8006252:	6879      	ldr	r1, [r7, #4]
 8006254:	4620      	mov	r0, r4
 8006256:	f000 fe3b 	bl	8006ed0 <_Balloc>
 800625a:	693a      	ldr	r2, [r7, #16]
 800625c:	f107 010c 	add.w	r1, r7, #12
 8006260:	3202      	adds	r2, #2
 8006262:	0092      	lsls	r2, r2, #2
 8006264:	4605      	mov	r5, r0
 8006266:	300c      	adds	r0, #12
 8006268:	f000 fc89 	bl	8006b7e <memcpy>
 800626c:	4620      	mov	r0, r4
 800626e:	4629      	mov	r1, r5
 8006270:	2201      	movs	r2, #1
 8006272:	f000 ff29 	bl	80070c8 <__lshift>
 8006276:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006278:	2201      	movs	r2, #1
 800627a:	9904      	ldr	r1, [sp, #16]
 800627c:	9704      	str	r7, [sp, #16]
 800627e:	4607      	mov	r7, r0
 8006280:	f001 0101 	and.w	r1, r1, #1
 8006284:	9208      	str	r2, [sp, #32]
 8006286:	910e      	str	r1, [sp, #56]	; 0x38
 8006288:	9606      	str	r6, [sp, #24]
 800628a:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
 800628e:	4651      	mov	r1, sl
 8006290:	4640      	mov	r0, r8
 8006292:	f7ff faa7 	bl	80057e4 <quorem>
 8006296:	9904      	ldr	r1, [sp, #16]
 8006298:	f100 0630 	add.w	r6, r0, #48	; 0x30
 800629c:	4640      	mov	r0, r8
 800629e:	f000 fcec 	bl	8006c7a <__mcmp>
 80062a2:	4651      	mov	r1, sl
 80062a4:	463a      	mov	r2, r7
 80062a6:	900d      	str	r0, [sp, #52]	; 0x34
 80062a8:	4620      	mov	r0, r4
 80062aa:	f000 fea5 	bl	8006ff8 <__mdiff>
 80062ae:	68c3      	ldr	r3, [r0, #12]
 80062b0:	4681      	mov	r9, r0
 80062b2:	b113      	cbz	r3, 80062ba <_dtoa_r+0x9ba>
 80062b4:	f04f 0b01 	mov.w	fp, #1
 80062b8:	e004      	b.n	80062c4 <_dtoa_r+0x9c4>
 80062ba:	4640      	mov	r0, r8
 80062bc:	4649      	mov	r1, r9
 80062be:	f000 fcdc 	bl	8006c7a <__mcmp>
 80062c2:	4683      	mov	fp, r0
 80062c4:	4620      	mov	r0, r4
 80062c6:	4649      	mov	r1, r9
 80062c8:	f000 fdeb 	bl	8006ea2 <_Bfree>
 80062cc:	f1bb 0f00 	cmp.w	fp, #0
 80062d0:	d10b      	bne.n	80062ea <_dtoa_r+0x9ea>
 80062d2:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80062d4:	b94b      	cbnz	r3, 80062ea <_dtoa_r+0x9ea>
 80062d6:	980e      	ldr	r0, [sp, #56]	; 0x38
 80062d8:	b938      	cbnz	r0, 80062ea <_dtoa_r+0x9ea>
 80062da:	4633      	mov	r3, r6
 80062dc:	9e06      	ldr	r6, [sp, #24]
 80062de:	2b39      	cmp	r3, #57	; 0x39
 80062e0:	d029      	beq.n	8006336 <_dtoa_r+0xa36>
 80062e2:	990d      	ldr	r1, [sp, #52]	; 0x34
 80062e4:	2900      	cmp	r1, #0
 80062e6:	dc2a      	bgt.n	800633e <_dtoa_r+0xa3e>
 80062e8:	e02a      	b.n	8006340 <_dtoa_r+0xa40>
 80062ea:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80062ec:	2a00      	cmp	r2, #0
 80062ee:	db04      	blt.n	80062fa <_dtoa_r+0x9fa>
 80062f0:	d11a      	bne.n	8006328 <_dtoa_r+0xa28>
 80062f2:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80062f4:	b9c3      	cbnz	r3, 8006328 <_dtoa_r+0xa28>
 80062f6:	980e      	ldr	r0, [sp, #56]	; 0x38
 80062f8:	b9b0      	cbnz	r0, 8006328 <_dtoa_r+0xa28>
 80062fa:	f1bb 0f00 	cmp.w	fp, #0
 80062fe:	4633      	mov	r3, r6
 8006300:	9e06      	ldr	r6, [sp, #24]
 8006302:	dd1d      	ble.n	8006340 <_dtoa_r+0xa40>
 8006304:	4641      	mov	r1, r8
 8006306:	2201      	movs	r2, #1
 8006308:	4620      	mov	r0, r4
 800630a:	9302      	str	r3, [sp, #8]
 800630c:	f000 fedc 	bl	80070c8 <__lshift>
 8006310:	4651      	mov	r1, sl
 8006312:	4680      	mov	r8, r0
 8006314:	f000 fcb1 	bl	8006c7a <__mcmp>
 8006318:	9b02      	ldr	r3, [sp, #8]
 800631a:	2800      	cmp	r0, #0
 800631c:	dc09      	bgt.n	8006332 <_dtoa_r+0xa32>
 800631e:	d10f      	bne.n	8006340 <_dtoa_r+0xa40>
 8006320:	f013 0f01 	tst.w	r3, #1
 8006324:	d00c      	beq.n	8006340 <_dtoa_r+0xa40>
 8006326:	e004      	b.n	8006332 <_dtoa_r+0xa32>
 8006328:	f1bb 0f00 	cmp.w	fp, #0
 800632c:	dd0e      	ble.n	800634c <_dtoa_r+0xa4c>
 800632e:	4633      	mov	r3, r6
 8006330:	9e06      	ldr	r6, [sp, #24]
 8006332:	2b39      	cmp	r3, #57	; 0x39
 8006334:	d103      	bne.n	800633e <_dtoa_r+0xa3e>
 8006336:	2339      	movs	r3, #57	; 0x39
 8006338:	f805 3b01 	strb.w	r3, [r5], #1
 800633c:	e06e      	b.n	800641c <_dtoa_r+0xb1c>
 800633e:	3301      	adds	r3, #1
 8006340:	f805 3b01 	strb.w	r3, [r5], #1
 8006344:	e078      	b.n	8006438 <_dtoa_r+0xb38>
 8006346:	bf00      	nop
 8006348:	7ff00000 	.word	0x7ff00000
 800634c:	f805 6b01 	strb.w	r6, [r5], #1
 8006350:	9a08      	ldr	r2, [sp, #32]
 8006352:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8006354:	428a      	cmp	r2, r1
 8006356:	d041      	beq.n	80063dc <_dtoa_r+0xadc>
 8006358:	2300      	movs	r3, #0
 800635a:	4641      	mov	r1, r8
 800635c:	220a      	movs	r2, #10
 800635e:	4620      	mov	r0, r4
 8006360:	f000 ff9e 	bl	80072a0 <__multadd>
 8006364:	9b04      	ldr	r3, [sp, #16]
 8006366:	42bb      	cmp	r3, r7
 8006368:	4680      	mov	r8, r0
 800636a:	4620      	mov	r0, r4
 800636c:	d106      	bne.n	800637c <_dtoa_r+0xa7c>
 800636e:	4619      	mov	r1, r3
 8006370:	220a      	movs	r2, #10
 8006372:	2300      	movs	r3, #0
 8006374:	f000 ff94 	bl	80072a0 <__multadd>
 8006378:	9004      	str	r0, [sp, #16]
 800637a:	e00b      	b.n	8006394 <_dtoa_r+0xa94>
 800637c:	9904      	ldr	r1, [sp, #16]
 800637e:	220a      	movs	r2, #10
 8006380:	2300      	movs	r3, #0
 8006382:	f000 ff8d 	bl	80072a0 <__multadd>
 8006386:	4639      	mov	r1, r7
 8006388:	220a      	movs	r2, #10
 800638a:	2300      	movs	r3, #0
 800638c:	9004      	str	r0, [sp, #16]
 800638e:	4620      	mov	r0, r4
 8006390:	f000 ff86 	bl	80072a0 <__multadd>
 8006394:	f8dd c020 	ldr.w	ip, [sp, #32]
 8006398:	4607      	mov	r7, r0
 800639a:	f10c 0c01 	add.w	ip, ip, #1
 800639e:	f8cd c020 	str.w	ip, [sp, #32]
 80063a2:	e774      	b.n	800628e <_dtoa_r+0x98e>
 80063a4:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80063a6:	f8dd b034 	ldr.w	fp, [sp, #52]	; 0x34
 80063aa:	4640      	mov	r0, r8
 80063ac:	4651      	mov	r1, sl
 80063ae:	f7ff fa19 	bl	80057e4 <quorem>
 80063b2:	3501      	adds	r5, #1
 80063b4:	f100 0330 	add.w	r3, r0, #48	; 0x30
 80063b8:	980c      	ldr	r0, [sp, #48]	; 0x30
 80063ba:	f800 300b 	strb.w	r3, [r0, fp]
 80063be:	f10b 0b01 	add.w	fp, fp, #1
 80063c2:	45cb      	cmp	fp, r9
 80063c4:	da07      	bge.n	80063d6 <_dtoa_r+0xad6>
 80063c6:	4641      	mov	r1, r8
 80063c8:	4620      	mov	r0, r4
 80063ca:	220a      	movs	r2, #10
 80063cc:	2300      	movs	r3, #0
 80063ce:	f000 ff67 	bl	80072a0 <__multadd>
 80063d2:	4680      	mov	r8, r0
 80063d4:	e7e9      	b.n	80063aa <_dtoa_r+0xaaa>
 80063d6:	2100      	movs	r1, #0
 80063d8:	9104      	str	r1, [sp, #16]
 80063da:	e001      	b.n	80063e0 <_dtoa_r+0xae0>
 80063dc:	4633      	mov	r3, r6
 80063de:	9e06      	ldr	r6, [sp, #24]
 80063e0:	4641      	mov	r1, r8
 80063e2:	2201      	movs	r2, #1
 80063e4:	4620      	mov	r0, r4
 80063e6:	9302      	str	r3, [sp, #8]
 80063e8:	f000 fe6e 	bl	80070c8 <__lshift>
 80063ec:	4651      	mov	r1, sl
 80063ee:	4680      	mov	r8, r0
 80063f0:	f000 fc43 	bl	8006c7a <__mcmp>
 80063f4:	9b02      	ldr	r3, [sp, #8]
 80063f6:	2800      	cmp	r0, #0
 80063f8:	dc10      	bgt.n	800641c <_dtoa_r+0xb1c>
 80063fa:	d102      	bne.n	8006402 <_dtoa_r+0xb02>
 80063fc:	f013 0f01 	tst.w	r3, #1
 8006400:	d10c      	bne.n	800641c <_dtoa_r+0xb1c>
 8006402:	462b      	mov	r3, r5
 8006404:	e012      	b.n	800642c <_dtoa_r+0xb2c>
 8006406:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006408:	4293      	cmp	r3, r2
 800640a:	d001      	beq.n	8006410 <_dtoa_r+0xb10>
 800640c:	461d      	mov	r5, r3
 800640e:	e005      	b.n	800641c <_dtoa_r+0xb1c>
 8006410:	980c      	ldr	r0, [sp, #48]	; 0x30
 8006412:	3601      	adds	r6, #1
 8006414:	2331      	movs	r3, #49	; 0x31
 8006416:	9608      	str	r6, [sp, #32]
 8006418:	7003      	strb	r3, [r0, #0]
 800641a:	e00e      	b.n	800643a <_dtoa_r+0xb3a>
 800641c:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8006420:	1e6b      	subs	r3, r5, #1
 8006422:	2a39      	cmp	r2, #57	; 0x39
 8006424:	d0ef      	beq.n	8006406 <_dtoa_r+0xb06>
 8006426:	3201      	adds	r2, #1
 8006428:	701a      	strb	r2, [r3, #0]
 800642a:	e005      	b.n	8006438 <_dtoa_r+0xb38>
 800642c:	f813 2c01 	ldrb.w	r2, [r3, #-1]
 8006430:	461d      	mov	r5, r3
 8006432:	3b01      	subs	r3, #1
 8006434:	2a30      	cmp	r2, #48	; 0x30
 8006436:	d0f9      	beq.n	800642c <_dtoa_r+0xb2c>
 8006438:	9608      	str	r6, [sp, #32]
 800643a:	4620      	mov	r0, r4
 800643c:	4651      	mov	r1, sl
 800643e:	f000 fd30 	bl	8006ea2 <_Bfree>
 8006442:	b167      	cbz	r7, 800645e <_dtoa_r+0xb5e>
 8006444:	9904      	ldr	r1, [sp, #16]
 8006446:	b121      	cbz	r1, 8006452 <_dtoa_r+0xb52>
 8006448:	42b9      	cmp	r1, r7
 800644a:	d002      	beq.n	8006452 <_dtoa_r+0xb52>
 800644c:	4620      	mov	r0, r4
 800644e:	f000 fd28 	bl	8006ea2 <_Bfree>
 8006452:	4620      	mov	r0, r4
 8006454:	4639      	mov	r1, r7
 8006456:	f000 fd24 	bl	8006ea2 <_Bfree>
 800645a:	e000      	b.n	800645e <_dtoa_r+0xb5e>
 800645c:	9608      	str	r6, [sp, #32]
 800645e:	4620      	mov	r0, r4
 8006460:	4641      	mov	r1, r8
 8006462:	f000 fd1e 	bl	8006ea2 <_Bfree>
 8006466:	2300      	movs	r3, #0
 8006468:	702b      	strb	r3, [r5, #0]
 800646a:	9826      	ldr	r0, [sp, #152]	; 0x98
 800646c:	9a08      	ldr	r2, [sp, #32]
 800646e:	9928      	ldr	r1, [sp, #160]	; 0xa0
 8006470:	1c53      	adds	r3, r2, #1
 8006472:	6003      	str	r3, [r0, #0]
 8006474:	b109      	cbz	r1, 800647a <_dtoa_r+0xb7a>
 8006476:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 8006478:	6015      	str	r5, [r2, #0]
 800647a:	980c      	ldr	r0, [sp, #48]	; 0x30
 800647c:	b01b      	add	sp, #108	; 0x6c
 800647e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006482:	bf00      	nop
 8006484:	f3af 8000 	nop.w

08006488 <_malloc_trim_r>:
 8006488:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800648a:	4e22      	ldr	r6, [pc, #136]	; (8006514 <_malloc_trim_r+0x8c>)
 800648c:	460d      	mov	r5, r1
 800648e:	4604      	mov	r4, r0
 8006490:	f000 fb9f 	bl	8006bd2 <__malloc_lock>
 8006494:	68b3      	ldr	r3, [r6, #8]
 8006496:	685f      	ldr	r7, [r3, #4]
 8006498:	f027 0703 	bic.w	r7, r7, #3
 800649c:	f507 637e 	add.w	r3, r7, #4064	; 0xfe0
 80064a0:	330f      	adds	r3, #15
 80064a2:	1b5d      	subs	r5, r3, r5
 80064a4:	0b2d      	lsrs	r5, r5, #12
 80064a6:	3d01      	subs	r5, #1
 80064a8:	032d      	lsls	r5, r5, #12
 80064aa:	f5b5 5f80 	cmp.w	r5, #4096	; 0x1000
 80064ae:	db1e      	blt.n	80064ee <_malloc_trim_r+0x66>
 80064b0:	2100      	movs	r1, #0
 80064b2:	4620      	mov	r0, r4
 80064b4:	f001 f962 	bl	800777c <_sbrk_r>
 80064b8:	68b3      	ldr	r3, [r6, #8]
 80064ba:	18fb      	adds	r3, r7, r3
 80064bc:	4298      	cmp	r0, r3
 80064be:	d116      	bne.n	80064ee <_malloc_trim_r+0x66>
 80064c0:	4269      	negs	r1, r5
 80064c2:	4620      	mov	r0, r4
 80064c4:	f001 f95a 	bl	800777c <_sbrk_r>
 80064c8:	f1b0 3fff 	cmp.w	r0, #4294967295
 80064cc:	d114      	bne.n	80064f8 <_malloc_trim_r+0x70>
 80064ce:	2100      	movs	r1, #0
 80064d0:	4620      	mov	r0, r4
 80064d2:	f001 f953 	bl	800777c <_sbrk_r>
 80064d6:	68b3      	ldr	r3, [r6, #8]
 80064d8:	1ac2      	subs	r2, r0, r3
 80064da:	2a0f      	cmp	r2, #15
 80064dc:	dd07      	ble.n	80064ee <_malloc_trim_r+0x66>
 80064de:	490e      	ldr	r1, [pc, #56]	; (8006518 <_malloc_trim_r+0x90>)
 80064e0:	f042 0201 	orr.w	r2, r2, #1
 80064e4:	6809      	ldr	r1, [r1, #0]
 80064e6:	1a40      	subs	r0, r0, r1
 80064e8:	490c      	ldr	r1, [pc, #48]	; (800651c <_malloc_trim_r+0x94>)
 80064ea:	6008      	str	r0, [r1, #0]
 80064ec:	605a      	str	r2, [r3, #4]
 80064ee:	4620      	mov	r0, r4
 80064f0:	f000 fb70 	bl	8006bd4 <__malloc_unlock>
 80064f4:	2000      	movs	r0, #0
 80064f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80064f8:	68b3      	ldr	r3, [r6, #8]
 80064fa:	1b7f      	subs	r7, r7, r5
 80064fc:	f047 0701 	orr.w	r7, r7, #1
 8006500:	4620      	mov	r0, r4
 8006502:	605f      	str	r7, [r3, #4]
 8006504:	4b05      	ldr	r3, [pc, #20]	; (800651c <_malloc_trim_r+0x94>)
 8006506:	681a      	ldr	r2, [r3, #0]
 8006508:	1b55      	subs	r5, r2, r5
 800650a:	601d      	str	r5, [r3, #0]
 800650c:	f000 fb62 	bl	8006bd4 <__malloc_unlock>
 8006510:	2001      	movs	r0, #1
 8006512:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006514:	200001dc 	.word	0x200001dc
 8006518:	200005e8 	.word	0x200005e8
 800651c:	2000060c 	.word	0x2000060c

08006520 <_free_r>:
 8006520:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006524:	4604      	mov	r4, r0
 8006526:	460d      	mov	r5, r1
 8006528:	2900      	cmp	r1, #0
 800652a:	f000 80bd 	beq.w	80066a8 <_free_r+0x188>
 800652e:	f000 fb50 	bl	8006bd2 <__malloc_lock>
 8006532:	f1a5 0308 	sub.w	r3, r5, #8
 8006536:	485d      	ldr	r0, [pc, #372]	; (80066ac <_free_r+0x18c>)
 8006538:	685f      	ldr	r7, [r3, #4]
 800653a:	f027 0201 	bic.w	r2, r7, #1
 800653e:	f8d0 c008 	ldr.w	ip, [r0, #8]
 8006542:	1899      	adds	r1, r3, r2
 8006544:	f007 0701 	and.w	r7, r7, #1
 8006548:	4561      	cmp	r1, ip
 800654a:	684e      	ldr	r6, [r1, #4]
 800654c:	f026 0603 	bic.w	r6, r6, #3
 8006550:	d118      	bne.n	8006584 <_free_r+0x64>
 8006552:	18b2      	adds	r2, r6, r2
 8006554:	b93f      	cbnz	r7, 8006566 <_free_r+0x46>
 8006556:	f855 1c08 	ldr.w	r1, [r5, #-8]
 800655a:	1a5b      	subs	r3, r3, r1
 800655c:	1852      	adds	r2, r2, r1
 800655e:	689d      	ldr	r5, [r3, #8]
 8006560:	68d9      	ldr	r1, [r3, #12]
 8006562:	60e9      	str	r1, [r5, #12]
 8006564:	608d      	str	r5, [r1, #8]
 8006566:	f042 0101 	orr.w	r1, r2, #1
 800656a:	6083      	str	r3, [r0, #8]
 800656c:	6059      	str	r1, [r3, #4]
 800656e:	4b50      	ldr	r3, [pc, #320]	; (80066b0 <_free_r+0x190>)
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	429a      	cmp	r2, r3
 8006574:	f0c0 8093 	bcc.w	800669e <_free_r+0x17e>
 8006578:	4b4e      	ldr	r3, [pc, #312]	; (80066b4 <_free_r+0x194>)
 800657a:	4620      	mov	r0, r4
 800657c:	6819      	ldr	r1, [r3, #0]
 800657e:	f7ff ff83 	bl	8006488 <_malloc_trim_r>
 8006582:	e08c      	b.n	800669e <_free_r+0x17e>
 8006584:	604e      	str	r6, [r1, #4]
 8006586:	b10f      	cbz	r7, 800658c <_free_r+0x6c>
 8006588:	2500      	movs	r5, #0
 800658a:	e011      	b.n	80065b0 <_free_r+0x90>
 800658c:	f855 5c08 	ldr.w	r5, [r5, #-8]
 8006590:	f100 0c08 	add.w	ip, r0, #8
 8006594:	1b5b      	subs	r3, r3, r5
 8006596:	1952      	adds	r2, r2, r5
 8006598:	689d      	ldr	r5, [r3, #8]
 800659a:	4565      	cmp	r5, ip
 800659c:	d101      	bne.n	80065a2 <_free_r+0x82>
 800659e:	2501      	movs	r5, #1
 80065a0:	e006      	b.n	80065b0 <_free_r+0x90>
 80065a2:	f8d3 c00c 	ldr.w	ip, [r3, #12]
 80065a6:	f8c5 c00c 	str.w	ip, [r5, #12]
 80065aa:	f8cc 5008 	str.w	r5, [ip, #8]
 80065ae:	463d      	mov	r5, r7
 80065b0:	198f      	adds	r7, r1, r6
 80065b2:	687f      	ldr	r7, [r7, #4]
 80065b4:	f017 0f01 	tst.w	r7, #1
 80065b8:	d10f      	bne.n	80065da <_free_r+0xba>
 80065ba:	1992      	adds	r2, r2, r6
 80065bc:	b94d      	cbnz	r5, 80065d2 <_free_r+0xb2>
 80065be:	688e      	ldr	r6, [r1, #8]
 80065c0:	4f3d      	ldr	r7, [pc, #244]	; (80066b8 <_free_r+0x198>)
 80065c2:	42be      	cmp	r6, r7
 80065c4:	d105      	bne.n	80065d2 <_free_r+0xb2>
 80065c6:	60f3      	str	r3, [r6, #12]
 80065c8:	3501      	adds	r5, #1
 80065ca:	60b3      	str	r3, [r6, #8]
 80065cc:	60de      	str	r6, [r3, #12]
 80065ce:	609e      	str	r6, [r3, #8]
 80065d0:	e003      	b.n	80065da <_free_r+0xba>
 80065d2:	68ce      	ldr	r6, [r1, #12]
 80065d4:	6889      	ldr	r1, [r1, #8]
 80065d6:	60ce      	str	r6, [r1, #12]
 80065d8:	60b1      	str	r1, [r6, #8]
 80065da:	f042 0101 	orr.w	r1, r2, #1
 80065de:	509a      	str	r2, [r3, r2]
 80065e0:	6059      	str	r1, [r3, #4]
 80065e2:	2d00      	cmp	r5, #0
 80065e4:	d15b      	bne.n	800669e <_free_r+0x17e>
 80065e6:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 80065ea:	d211      	bcs.n	8006610 <_free_r+0xf0>
 80065ec:	08d2      	lsrs	r2, r2, #3
 80065ee:	f04f 0c01 	mov.w	ip, #1
 80065f2:	6845      	ldr	r5, [r0, #4]
 80065f4:	1091      	asrs	r1, r2, #2
 80065f6:	fa0c f101 	lsl.w	r1, ip, r1
 80065fa:	ea45 0101 	orr.w	r1, r5, r1
 80065fe:	6041      	str	r1, [r0, #4]
 8006600:	eb00 00c2 	add.w	r0, r0, r2, lsl #3
 8006604:	60d8      	str	r0, [r3, #12]
 8006606:	6882      	ldr	r2, [r0, #8]
 8006608:	609a      	str	r2, [r3, #8]
 800660a:	60d3      	str	r3, [r2, #12]
 800660c:	6083      	str	r3, [r0, #8]
 800660e:	e046      	b.n	800669e <_free_r+0x17e>
 8006610:	ea4f 2c52 	mov.w	ip, r2, lsr #9
 8006614:	f1bc 0f04 	cmp.w	ip, #4
 8006618:	d804      	bhi.n	8006624 <_free_r+0x104>
 800661a:	ea4f 1c92 	mov.w	ip, r2, lsr #6
 800661e:	f10c 0c38 	add.w	ip, ip, #56	; 0x38
 8006622:	e01f      	b.n	8006664 <_free_r+0x144>
 8006624:	f1bc 0f14 	cmp.w	ip, #20
 8006628:	d802      	bhi.n	8006630 <_free_r+0x110>
 800662a:	f10c 0c5b 	add.w	ip, ip, #91	; 0x5b
 800662e:	e019      	b.n	8006664 <_free_r+0x144>
 8006630:	f1bc 0f54 	cmp.w	ip, #84	; 0x54
 8006634:	d804      	bhi.n	8006640 <_free_r+0x120>
 8006636:	ea4f 3c12 	mov.w	ip, r2, lsr #12
 800663a:	f10c 0c6e 	add.w	ip, ip, #110	; 0x6e
 800663e:	e011      	b.n	8006664 <_free_r+0x144>
 8006640:	f5bc 7faa 	cmp.w	ip, #340	; 0x154
 8006644:	d804      	bhi.n	8006650 <_free_r+0x130>
 8006646:	ea4f 3cd2 	mov.w	ip, r2, lsr #15
 800664a:	f10c 0c77 	add.w	ip, ip, #119	; 0x77
 800664e:	e009      	b.n	8006664 <_free_r+0x144>
 8006650:	f240 5154 	movw	r1, #1364	; 0x554
 8006654:	458c      	cmp	ip, r1
 8006656:	bf96      	itet	ls
 8006658:	ea4f 4c92 	movls.w	ip, r2, lsr #18
 800665c:	f04f 0c7e 	movhi.w	ip, #126	; 0x7e
 8006660:	f10c 0c7c 	addls.w	ip, ip, #124	; 0x7c
 8006664:	eb00 05cc 	add.w	r5, r0, ip, lsl #3
 8006668:	68a9      	ldr	r1, [r5, #8]
 800666a:	42a9      	cmp	r1, r5
 800666c:	d10d      	bne.n	800668a <_free_r+0x16a>
 800666e:	2201      	movs	r2, #1
 8006670:	ea4f 0cac 	mov.w	ip, ip, asr #2
 8006674:	fa02 fc0c 	lsl.w	ip, r2, ip
 8006678:	6842      	ldr	r2, [r0, #4]
 800667a:	ea42 020c 	orr.w	r2, r2, ip
 800667e:	6042      	str	r2, [r0, #4]
 8006680:	460a      	mov	r2, r1
 8006682:	e008      	b.n	8006696 <_free_r+0x176>
 8006684:	6889      	ldr	r1, [r1, #8]
 8006686:	42a9      	cmp	r1, r5
 8006688:	d004      	beq.n	8006694 <_free_r+0x174>
 800668a:	6848      	ldr	r0, [r1, #4]
 800668c:	f020 0003 	bic.w	r0, r0, #3
 8006690:	4282      	cmp	r2, r0
 8006692:	d3f7      	bcc.n	8006684 <_free_r+0x164>
 8006694:	68ca      	ldr	r2, [r1, #12]
 8006696:	60da      	str	r2, [r3, #12]
 8006698:	6099      	str	r1, [r3, #8]
 800669a:	60cb      	str	r3, [r1, #12]
 800669c:	6093      	str	r3, [r2, #8]
 800669e:	4620      	mov	r0, r4
 80066a0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80066a4:	f000 ba96 	b.w	8006bd4 <__malloc_unlock>
 80066a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80066ac:	200001dc 	.word	0x200001dc
 80066b0:	200005e4 	.word	0x200005e4
 80066b4:	20000608 	.word	0x20000608
 80066b8:	200001e4 	.word	0x200001e4

080066bc <__locale_charset>:
 80066bc:	4b01      	ldr	r3, [pc, #4]	; (80066c4 <__locale_charset+0x8>)
 80066be:	6818      	ldr	r0, [r3, #0]
 80066c0:	4770      	bx	lr
 80066c2:	bf00      	nop
 80066c4:	08007980 	.word	0x08007980

080066c8 <_localeconv_r>:
 80066c8:	4800      	ldr	r0, [pc, #0]	; (80066cc <_localeconv_r+0x4>)
 80066ca:	4770      	bx	lr
 80066cc:	08007984 	.word	0x08007984

080066d0 <localeconv>:
 80066d0:	4800      	ldr	r0, [pc, #0]	; (80066d4 <localeconv+0x4>)
 80066d2:	4770      	bx	lr
 80066d4:	08007984 	.word	0x08007984

080066d8 <_setlocale_r>:
 80066d8:	b570      	push	{r4, r5, r6, lr}
 80066da:	4605      	mov	r5, r0
 80066dc:	460e      	mov	r6, r1
 80066de:	4614      	mov	r4, r2
 80066e0:	b90a      	cbnz	r2, 80066e6 <_setlocale_r+0xe>
 80066e2:	4809      	ldr	r0, [pc, #36]	; (8006708 <_setlocale_r+0x30>)
 80066e4:	bd70      	pop	{r4, r5, r6, pc}
 80066e6:	4610      	mov	r0, r2
 80066e8:	4907      	ldr	r1, [pc, #28]	; (8006708 <_setlocale_r+0x30>)
 80066ea:	f001 f859 	bl	80077a0 <strcmp>
 80066ee:	b130      	cbz	r0, 80066fe <_setlocale_r+0x26>
 80066f0:	4620      	mov	r0, r4
 80066f2:	4906      	ldr	r1, [pc, #24]	; (800670c <_setlocale_r+0x34>)
 80066f4:	f001 f854 	bl	80077a0 <strcmp>
 80066f8:	b108      	cbz	r0, 80066fe <_setlocale_r+0x26>
 80066fa:	2000      	movs	r0, #0
 80066fc:	bd70      	pop	{r4, r5, r6, pc}
 80066fe:	61ee      	str	r6, [r5, #28]
 8006700:	622c      	str	r4, [r5, #32]
 8006702:	4801      	ldr	r0, [pc, #4]	; (8006708 <_setlocale_r+0x30>)
 8006704:	bd70      	pop	{r4, r5, r6, pc}
 8006706:	bf00      	nop
 8006708:	08007979 	.word	0x08007979
 800670c:	080079b5 	.word	0x080079b5

08006710 <setlocale>:
 8006710:	460a      	mov	r2, r1
 8006712:	4903      	ldr	r1, [pc, #12]	; (8006720 <setlocale+0x10>)
 8006714:	4603      	mov	r3, r0
 8006716:	6808      	ldr	r0, [r1, #0]
 8006718:	4619      	mov	r1, r3
 800671a:	f7ff bfdd 	b.w	80066d8 <_setlocale_r>
 800671e:	bf00      	nop
 8006720:	200001c8 	.word	0x200001c8

08006724 <free>:
 8006724:	4b02      	ldr	r3, [pc, #8]	; (8006730 <free+0xc>)
 8006726:	4601      	mov	r1, r0
 8006728:	6818      	ldr	r0, [r3, #0]
 800672a:	f7ff bef9 	b.w	8006520 <_free_r>
 800672e:	bf00      	nop
 8006730:	200001c8 	.word	0x200001c8

08006734 <malloc>:
 8006734:	4b02      	ldr	r3, [pc, #8]	; (8006740 <malloc+0xc>)
 8006736:	4601      	mov	r1, r0
 8006738:	6818      	ldr	r0, [r3, #0]
 800673a:	f000 b803 	b.w	8006744 <_malloc_r>
 800673e:	bf00      	nop
 8006740:	200001c8 	.word	0x200001c8

08006744 <_malloc_r>:
 8006744:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006748:	f101 040b 	add.w	r4, r1, #11
 800674c:	2c16      	cmp	r4, #22
 800674e:	4606      	mov	r6, r0
 8006750:	d801      	bhi.n	8006756 <_malloc_r+0x12>
 8006752:	2410      	movs	r4, #16
 8006754:	e002      	b.n	800675c <_malloc_r+0x18>
 8006756:	f034 0407 	bics.w	r4, r4, #7
 800675a:	d401      	bmi.n	8006760 <_malloc_r+0x1c>
 800675c:	428c      	cmp	r4, r1
 800675e:	d202      	bcs.n	8006766 <_malloc_r+0x22>
 8006760:	230c      	movs	r3, #12
 8006762:	6033      	str	r3, [r6, #0]
 8006764:	e1e3      	b.n	8006b2e <_malloc_r+0x3ea>
 8006766:	4630      	mov	r0, r6
 8006768:	f000 fa33 	bl	8006bd2 <__malloc_lock>
 800676c:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
 8006770:	d215      	bcs.n	800679e <_malloc_r+0x5a>
 8006772:	08e1      	lsrs	r1, r4, #3
 8006774:	4b9b      	ldr	r3, [pc, #620]	; (80069e4 <_malloc_r+0x2a0>)
 8006776:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 800677a:	68dd      	ldr	r5, [r3, #12]
 800677c:	429d      	cmp	r5, r3
 800677e:	d104      	bne.n	800678a <_malloc_r+0x46>
 8006780:	f105 0308 	add.w	r3, r5, #8
 8006784:	68dd      	ldr	r5, [r3, #12]
 8006786:	429d      	cmp	r5, r3
 8006788:	d007      	beq.n	800679a <_malloc_r+0x56>
 800678a:	68ea      	ldr	r2, [r5, #12]
 800678c:	68a9      	ldr	r1, [r5, #8]
 800678e:	686b      	ldr	r3, [r5, #4]
 8006790:	60ca      	str	r2, [r1, #12]
 8006792:	f023 0303 	bic.w	r3, r3, #3
 8006796:	6091      	str	r1, [r2, #8]
 8006798:	e05b      	b.n	8006852 <_malloc_r+0x10e>
 800679a:	3102      	adds	r1, #2
 800679c:	e03c      	b.n	8006818 <_malloc_r+0xd4>
 800679e:	0a61      	lsrs	r1, r4, #9
 80067a0:	d101      	bne.n	80067a6 <_malloc_r+0x62>
 80067a2:	08e1      	lsrs	r1, r4, #3
 80067a4:	e01b      	b.n	80067de <_malloc_r+0x9a>
 80067a6:	2904      	cmp	r1, #4
 80067a8:	d802      	bhi.n	80067b0 <_malloc_r+0x6c>
 80067aa:	09a1      	lsrs	r1, r4, #6
 80067ac:	3138      	adds	r1, #56	; 0x38
 80067ae:	e016      	b.n	80067de <_malloc_r+0x9a>
 80067b0:	2914      	cmp	r1, #20
 80067b2:	d801      	bhi.n	80067b8 <_malloc_r+0x74>
 80067b4:	315b      	adds	r1, #91	; 0x5b
 80067b6:	e012      	b.n	80067de <_malloc_r+0x9a>
 80067b8:	2954      	cmp	r1, #84	; 0x54
 80067ba:	d802      	bhi.n	80067c2 <_malloc_r+0x7e>
 80067bc:	0b21      	lsrs	r1, r4, #12
 80067be:	316e      	adds	r1, #110	; 0x6e
 80067c0:	e00d      	b.n	80067de <_malloc_r+0x9a>
 80067c2:	f5b1 7faa 	cmp.w	r1, #340	; 0x154
 80067c6:	d802      	bhi.n	80067ce <_malloc_r+0x8a>
 80067c8:	0be1      	lsrs	r1, r4, #15
 80067ca:	3177      	adds	r1, #119	; 0x77
 80067cc:	e007      	b.n	80067de <_malloc_r+0x9a>
 80067ce:	f240 5354 	movw	r3, #1364	; 0x554
 80067d2:	4299      	cmp	r1, r3
 80067d4:	d901      	bls.n	80067da <_malloc_r+0x96>
 80067d6:	217e      	movs	r1, #126	; 0x7e
 80067d8:	e001      	b.n	80067de <_malloc_r+0x9a>
 80067da:	0ca1      	lsrs	r1, r4, #18
 80067dc:	317c      	adds	r1, #124	; 0x7c
 80067de:	4881      	ldr	r0, [pc, #516]	; (80069e4 <_malloc_r+0x2a0>)
 80067e0:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
 80067e4:	68c5      	ldr	r5, [r0, #12]
 80067e6:	e014      	b.n	8006812 <_malloc_r+0xce>
 80067e8:	686a      	ldr	r2, [r5, #4]
 80067ea:	f022 0203 	bic.w	r2, r2, #3
 80067ee:	1b13      	subs	r3, r2, r4
 80067f0:	2b0f      	cmp	r3, #15
 80067f2:	dd01      	ble.n	80067f8 <_malloc_r+0xb4>
 80067f4:	3901      	subs	r1, #1
 80067f6:	e00e      	b.n	8006816 <_malloc_r+0xd2>
 80067f8:	2b00      	cmp	r3, #0
 80067fa:	68eb      	ldr	r3, [r5, #12]
 80067fc:	db08      	blt.n	8006810 <_malloc_r+0xcc>
 80067fe:	68a9      	ldr	r1, [r5, #8]
 8006800:	60cb      	str	r3, [r1, #12]
 8006802:	6099      	str	r1, [r3, #8]
 8006804:	18ab      	adds	r3, r5, r2
 8006806:	685a      	ldr	r2, [r3, #4]
 8006808:	f042 0201 	orr.w	r2, r2, #1
 800680c:	605a      	str	r2, [r3, #4]
 800680e:	e199      	b.n	8006b44 <_malloc_r+0x400>
 8006810:	461d      	mov	r5, r3
 8006812:	4285      	cmp	r5, r0
 8006814:	d1e8      	bne.n	80067e8 <_malloc_r+0xa4>
 8006816:	3101      	adds	r1, #1
 8006818:	4f72      	ldr	r7, [pc, #456]	; (80069e4 <_malloc_r+0x2a0>)
 800681a:	f107 0208 	add.w	r2, r7, #8
 800681e:	6895      	ldr	r5, [r2, #8]
 8006820:	4295      	cmp	r5, r2
 8006822:	d077      	beq.n	8006914 <_malloc_r+0x1d0>
 8006824:	686b      	ldr	r3, [r5, #4]
 8006826:	f023 0303 	bic.w	r3, r3, #3
 800682a:	1b18      	subs	r0, r3, r4
 800682c:	280f      	cmp	r0, #15
 800682e:	dd0c      	ble.n	800684a <_malloc_r+0x106>
 8006830:	192b      	adds	r3, r5, r4
 8006832:	f044 0401 	orr.w	r4, r4, #1
 8006836:	60d3      	str	r3, [r2, #12]
 8006838:	6093      	str	r3, [r2, #8]
 800683a:	606c      	str	r4, [r5, #4]
 800683c:	60da      	str	r2, [r3, #12]
 800683e:	609a      	str	r2, [r3, #8]
 8006840:	f040 0201 	orr.w	r2, r0, #1
 8006844:	5018      	str	r0, [r3, r0]
 8006846:	605a      	str	r2, [r3, #4]
 8006848:	e17c      	b.n	8006b44 <_malloc_r+0x400>
 800684a:	2800      	cmp	r0, #0
 800684c:	60d2      	str	r2, [r2, #12]
 800684e:	6092      	str	r2, [r2, #8]
 8006850:	db01      	blt.n	8006856 <_malloc_r+0x112>
 8006852:	18eb      	adds	r3, r5, r3
 8006854:	e7d7      	b.n	8006806 <_malloc_r+0xc2>
 8006856:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800685a:	d212      	bcs.n	8006882 <_malloc_r+0x13e>
 800685c:	08db      	lsrs	r3, r3, #3
 800685e:	f04f 0c01 	mov.w	ip, #1
 8006862:	1098      	asrs	r0, r3, #2
 8006864:	fa0c f000 	lsl.w	r0, ip, r0
 8006868:	f8d7 c004 	ldr.w	ip, [r7, #4]
 800686c:	ea4c 0000 	orr.w	r0, ip, r0
 8006870:	6078      	str	r0, [r7, #4]
 8006872:	eb07 07c3 	add.w	r7, r7, r3, lsl #3
 8006876:	60ef      	str	r7, [r5, #12]
 8006878:	68bb      	ldr	r3, [r7, #8]
 800687a:	60ab      	str	r3, [r5, #8]
 800687c:	60dd      	str	r5, [r3, #12]
 800687e:	60bd      	str	r5, [r7, #8]
 8006880:	e048      	b.n	8006914 <_malloc_r+0x1d0>
 8006882:	ea4f 2c53 	mov.w	ip, r3, lsr #9
 8006886:	f1bc 0f04 	cmp.w	ip, #4
 800688a:	d804      	bhi.n	8006896 <_malloc_r+0x152>
 800688c:	ea4f 1c93 	mov.w	ip, r3, lsr #6
 8006890:	f10c 0c38 	add.w	ip, ip, #56	; 0x38
 8006894:	e01f      	b.n	80068d6 <_malloc_r+0x192>
 8006896:	f1bc 0f14 	cmp.w	ip, #20
 800689a:	d802      	bhi.n	80068a2 <_malloc_r+0x15e>
 800689c:	f10c 0c5b 	add.w	ip, ip, #91	; 0x5b
 80068a0:	e019      	b.n	80068d6 <_malloc_r+0x192>
 80068a2:	f1bc 0f54 	cmp.w	ip, #84	; 0x54
 80068a6:	d804      	bhi.n	80068b2 <_malloc_r+0x16e>
 80068a8:	ea4f 3c13 	mov.w	ip, r3, lsr #12
 80068ac:	f10c 0c6e 	add.w	ip, ip, #110	; 0x6e
 80068b0:	e011      	b.n	80068d6 <_malloc_r+0x192>
 80068b2:	f5bc 7faa 	cmp.w	ip, #340	; 0x154
 80068b6:	d804      	bhi.n	80068c2 <_malloc_r+0x17e>
 80068b8:	ea4f 3cd3 	mov.w	ip, r3, lsr #15
 80068bc:	f10c 0c77 	add.w	ip, ip, #119	; 0x77
 80068c0:	e009      	b.n	80068d6 <_malloc_r+0x192>
 80068c2:	f240 5054 	movw	r0, #1364	; 0x554
 80068c6:	4584      	cmp	ip, r0
 80068c8:	bf96      	itet	ls
 80068ca:	ea4f 4c93 	movls.w	ip, r3, lsr #18
 80068ce:	f04f 0c7e 	movhi.w	ip, #126	; 0x7e
 80068d2:	f10c 0c7c 	addls.w	ip, ip, #124	; 0x7c
 80068d6:	4f43      	ldr	r7, [pc, #268]	; (80069e4 <_malloc_r+0x2a0>)
 80068d8:	eb07 0ecc 	add.w	lr, r7, ip, lsl #3
 80068dc:	f8de 0008 	ldr.w	r0, [lr, #8]
 80068e0:	4570      	cmp	r0, lr
 80068e2:	d10d      	bne.n	8006900 <_malloc_r+0x1bc>
 80068e4:	2301      	movs	r3, #1
 80068e6:	ea4f 0cac 	mov.w	ip, ip, asr #2
 80068ea:	fa03 fc0c 	lsl.w	ip, r3, ip
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	ea43 030c 	orr.w	r3, r3, ip
 80068f4:	607b      	str	r3, [r7, #4]
 80068f6:	4603      	mov	r3, r0
 80068f8:	e008      	b.n	800690c <_malloc_r+0x1c8>
 80068fa:	6880      	ldr	r0, [r0, #8]
 80068fc:	4570      	cmp	r0, lr
 80068fe:	d004      	beq.n	800690a <_malloc_r+0x1c6>
 8006900:	6847      	ldr	r7, [r0, #4]
 8006902:	f027 0c03 	bic.w	ip, r7, #3
 8006906:	4563      	cmp	r3, ip
 8006908:	d3f7      	bcc.n	80068fa <_malloc_r+0x1b6>
 800690a:	68c3      	ldr	r3, [r0, #12]
 800690c:	60eb      	str	r3, [r5, #12]
 800690e:	60a8      	str	r0, [r5, #8]
 8006910:	60c5      	str	r5, [r0, #12]
 8006912:	609d      	str	r5, [r3, #8]
 8006914:	4f33      	ldr	r7, [pc, #204]	; (80069e4 <_malloc_r+0x2a0>)
 8006916:	2001      	movs	r0, #1
 8006918:	108b      	asrs	r3, r1, #2
 800691a:	fa10 f303 	lsls.w	r3, r0, r3
 800691e:	6878      	ldr	r0, [r7, #4]
 8006920:	4283      	cmp	r3, r0
 8006922:	d861      	bhi.n	80069e8 <_malloc_r+0x2a4>
 8006924:	4203      	tst	r3, r0
 8006926:	d105      	bne.n	8006934 <_malloc_r+0x1f0>
 8006928:	f021 0103 	bic.w	r1, r1, #3
 800692c:	005b      	lsls	r3, r3, #1
 800692e:	3104      	adds	r1, #4
 8006930:	4203      	tst	r3, r0
 8006932:	d0fb      	beq.n	800692c <_malloc_r+0x1e8>
 8006934:	eb07 0ac1 	add.w	sl, r7, r1, lsl #3
 8006938:	468c      	mov	ip, r1
 800693a:	46d6      	mov	lr, sl
 800693c:	f8de 500c 	ldr.w	r5, [lr, #12]
 8006940:	e02a      	b.n	8006998 <_malloc_r+0x254>
 8006942:	6868      	ldr	r0, [r5, #4]
 8006944:	f020 0803 	bic.w	r8, r0, #3
 8006948:	ebc4 0008 	rsb	r0, r4, r8
 800694c:	280f      	cmp	r0, #15
 800694e:	dd11      	ble.n	8006974 <_malloc_r+0x230>
 8006950:	192b      	adds	r3, r5, r4
 8006952:	68e9      	ldr	r1, [r5, #12]
 8006954:	f044 0401 	orr.w	r4, r4, #1
 8006958:	606c      	str	r4, [r5, #4]
 800695a:	f855 4f08 	ldr.w	r4, [r5, #8]!
 800695e:	5018      	str	r0, [r3, r0]
 8006960:	60e1      	str	r1, [r4, #12]
 8006962:	608c      	str	r4, [r1, #8]
 8006964:	60d3      	str	r3, [r2, #12]
 8006966:	6093      	str	r3, [r2, #8]
 8006968:	60da      	str	r2, [r3, #12]
 800696a:	609a      	str	r2, [r3, #8]
 800696c:	f040 0201 	orr.w	r2, r0, #1
 8006970:	605a      	str	r2, [r3, #4]
 8006972:	e00c      	b.n	800698e <_malloc_r+0x24a>
 8006974:	2800      	cmp	r0, #0
 8006976:	68e8      	ldr	r0, [r5, #12]
 8006978:	db0d      	blt.n	8006996 <_malloc_r+0x252>
 800697a:	eb05 0308 	add.w	r3, r5, r8
 800697e:	685a      	ldr	r2, [r3, #4]
 8006980:	f042 0201 	orr.w	r2, r2, #1
 8006984:	605a      	str	r2, [r3, #4]
 8006986:	f855 3f08 	ldr.w	r3, [r5, #8]!
 800698a:	60d8      	str	r0, [r3, #12]
 800698c:	6083      	str	r3, [r0, #8]
 800698e:	4630      	mov	r0, r6
 8006990:	f000 f920 	bl	8006bd4 <__malloc_unlock>
 8006994:	e0da      	b.n	8006b4c <_malloc_r+0x408>
 8006996:	4605      	mov	r5, r0
 8006998:	4575      	cmp	r5, lr
 800699a:	d1d2      	bne.n	8006942 <_malloc_r+0x1fe>
 800699c:	f10c 0c01 	add.w	ip, ip, #1
 80069a0:	f01c 0f03 	tst.w	ip, #3
 80069a4:	d002      	beq.n	80069ac <_malloc_r+0x268>
 80069a6:	f10e 0e08 	add.w	lr, lr, #8
 80069aa:	e7c7      	b.n	800693c <_malloc_r+0x1f8>
 80069ac:	4650      	mov	r0, sl
 80069ae:	f011 0f03 	tst.w	r1, #3
 80069b2:	d104      	bne.n	80069be <_malloc_r+0x27a>
 80069b4:	6879      	ldr	r1, [r7, #4]
 80069b6:	ea21 0103 	bic.w	r1, r1, r3
 80069ba:	6079      	str	r1, [r7, #4]
 80069bc:	e006      	b.n	80069cc <_malloc_r+0x288>
 80069be:	4605      	mov	r5, r0
 80069c0:	f855 0908 	ldr.w	r0, [r5], #-8
 80069c4:	42a8      	cmp	r0, r5
 80069c6:	d101      	bne.n	80069cc <_malloc_r+0x288>
 80069c8:	3901      	subs	r1, #1
 80069ca:	e7f0      	b.n	80069ae <_malloc_r+0x26a>
 80069cc:	6878      	ldr	r0, [r7, #4]
 80069ce:	005b      	lsls	r3, r3, #1
 80069d0:	4283      	cmp	r3, r0
 80069d2:	d809      	bhi.n	80069e8 <_malloc_r+0x2a4>
 80069d4:	b143      	cbz	r3, 80069e8 <_malloc_r+0x2a4>
 80069d6:	4661      	mov	r1, ip
 80069d8:	e001      	b.n	80069de <_malloc_r+0x29a>
 80069da:	3104      	adds	r1, #4
 80069dc:	005b      	lsls	r3, r3, #1
 80069de:	4203      	tst	r3, r0
 80069e0:	d1a8      	bne.n	8006934 <_malloc_r+0x1f0>
 80069e2:	e7fa      	b.n	80069da <_malloc_r+0x296>
 80069e4:	200001dc 	.word	0x200001dc
 80069e8:	f8d7 8008 	ldr.w	r8, [r7, #8]
 80069ec:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80069f0:	f023 0903 	bic.w	r9, r3, #3
 80069f4:	45a1      	cmp	r9, r4
 80069f6:	d304      	bcc.n	8006a02 <_malloc_r+0x2be>
 80069f8:	ebc4 0309 	rsb	r3, r4, r9
 80069fc:	2b0f      	cmp	r3, #15
 80069fe:	f300 8098 	bgt.w	8006b32 <_malloc_r+0x3ee>
 8006a02:	4b54      	ldr	r3, [pc, #336]	; (8006b54 <_malloc_r+0x410>)
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	f103 0a10 	add.w	sl, r3, #16
 8006a0a:	4b53      	ldr	r3, [pc, #332]	; (8006b58 <_malloc_r+0x414>)
 8006a0c:	44a2      	add	sl, r4
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a14:	d007      	beq.n	8006a26 <_malloc_r+0x2e2>
 8006a16:	f50a 6a7e 	add.w	sl, sl, #4064	; 0xfe0
 8006a1a:	f10a 0a1f 	add.w	sl, sl, #31
 8006a1e:	f42a 6a7e 	bic.w	sl, sl, #4064	; 0xfe0
 8006a22:	f02a 0a1f 	bic.w	sl, sl, #31
 8006a26:	4630      	mov	r0, r6
 8006a28:	4651      	mov	r1, sl
 8006a2a:	f000 fea7 	bl	800777c <_sbrk_r>
 8006a2e:	f1b0 3fff 	cmp.w	r0, #4294967295
 8006a32:	4605      	mov	r5, r0
 8006a34:	d06f      	beq.n	8006b16 <_malloc_r+0x3d2>
 8006a36:	eb08 0309 	add.w	r3, r8, r9
 8006a3a:	4298      	cmp	r0, r3
 8006a3c:	d201      	bcs.n	8006a42 <_malloc_r+0x2fe>
 8006a3e:	45b8      	cmp	r8, r7
 8006a40:	d169      	bne.n	8006b16 <_malloc_r+0x3d2>
 8006a42:	4a46      	ldr	r2, [pc, #280]	; (8006b5c <_malloc_r+0x418>)
 8006a44:	429d      	cmp	r5, r3
 8006a46:	6811      	ldr	r1, [r2, #0]
 8006a48:	4451      	add	r1, sl
 8006a4a:	6011      	str	r1, [r2, #0]
 8006a4c:	d108      	bne.n	8006a60 <_malloc_r+0x31c>
 8006a4e:	052a      	lsls	r2, r5, #20
 8006a50:	0d12      	lsrs	r2, r2, #20
 8006a52:	b92a      	cbnz	r2, 8006a60 <_malloc_r+0x31c>
 8006a54:	68bb      	ldr	r3, [r7, #8]
 8006a56:	44ca      	add	sl, r9
 8006a58:	f04a 0201 	orr.w	r2, sl, #1
 8006a5c:	605a      	str	r2, [r3, #4]
 8006a5e:	e04e      	b.n	8006afe <_malloc_r+0x3ba>
 8006a60:	4a3d      	ldr	r2, [pc, #244]	; (8006b58 <_malloc_r+0x414>)
 8006a62:	6810      	ldr	r0, [r2, #0]
 8006a64:	f1b0 3fff 	cmp.w	r0, #4294967295
 8006a68:	d101      	bne.n	8006a6e <_malloc_r+0x32a>
 8006a6a:	6015      	str	r5, [r2, #0]
 8006a6c:	e003      	b.n	8006a76 <_malloc_r+0x332>
 8006a6e:	4a3b      	ldr	r2, [pc, #236]	; (8006b5c <_malloc_r+0x418>)
 8006a70:	1949      	adds	r1, r1, r5
 8006a72:	1acb      	subs	r3, r1, r3
 8006a74:	6013      	str	r3, [r2, #0]
 8006a76:	f015 0307 	ands.w	r3, r5, #7
 8006a7a:	4630      	mov	r0, r6
 8006a7c:	bf1c      	itt	ne
 8006a7e:	f1c3 0308 	rsbne	r3, r3, #8
 8006a82:	18ed      	addne	r5, r5, r3
 8006a84:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006a88:	44aa      	add	sl, r5
 8006a8a:	ea4f 5a0a 	mov.w	sl, sl, lsl #20
 8006a8e:	ea4f 5a1a 	mov.w	sl, sl, lsr #20
 8006a92:	ebca 0a03 	rsb	sl, sl, r3
 8006a96:	4651      	mov	r1, sl
 8006a98:	f000 fe70 	bl	800777c <_sbrk_r>
 8006a9c:	4b2f      	ldr	r3, [pc, #188]	; (8006b5c <_malloc_r+0x418>)
 8006a9e:	60bd      	str	r5, [r7, #8]
 8006aa0:	681a      	ldr	r2, [r3, #0]
 8006aa2:	f1b0 3fff 	cmp.w	r0, #4294967295
 8006aa6:	bf04      	itt	eq
 8006aa8:	4628      	moveq	r0, r5
 8006aaa:	f04f 0a00 	moveq.w	sl, #0
 8006aae:	1b40      	subs	r0, r0, r5
 8006ab0:	45b8      	cmp	r8, r7
 8006ab2:	4450      	add	r0, sl
 8006ab4:	4452      	add	r2, sl
 8006ab6:	f040 0001 	orr.w	r0, r0, #1
 8006aba:	601a      	str	r2, [r3, #0]
 8006abc:	6068      	str	r0, [r5, #4]
 8006abe:	d01e      	beq.n	8006afe <_malloc_r+0x3ba>
 8006ac0:	f1b9 0f0f 	cmp.w	r9, #15
 8006ac4:	d802      	bhi.n	8006acc <_malloc_r+0x388>
 8006ac6:	2301      	movs	r3, #1
 8006ac8:	606b      	str	r3, [r5, #4]
 8006aca:	e024      	b.n	8006b16 <_malloc_r+0x3d2>
 8006acc:	f1a9 090c 	sub.w	r9, r9, #12
 8006ad0:	2205      	movs	r2, #5
 8006ad2:	f029 0907 	bic.w	r9, r9, #7
 8006ad6:	eb08 0309 	add.w	r3, r8, r9
 8006ada:	f1b9 0f0f 	cmp.w	r9, #15
 8006ade:	605a      	str	r2, [r3, #4]
 8006ae0:	609a      	str	r2, [r3, #8]
 8006ae2:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8006ae6:	f003 0301 	and.w	r3, r3, #1
 8006aea:	ea49 0303 	orr.w	r3, r9, r3
 8006aee:	f8c8 3004 	str.w	r3, [r8, #4]
 8006af2:	d904      	bls.n	8006afe <_malloc_r+0x3ba>
 8006af4:	4630      	mov	r0, r6
 8006af6:	f108 0108 	add.w	r1, r8, #8
 8006afa:	f7ff fd11 	bl	8006520 <_free_r>
 8006afe:	4b17      	ldr	r3, [pc, #92]	; (8006b5c <_malloc_r+0x418>)
 8006b00:	4a17      	ldr	r2, [pc, #92]	; (8006b60 <_malloc_r+0x41c>)
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	6811      	ldr	r1, [r2, #0]
 8006b06:	428b      	cmp	r3, r1
 8006b08:	bf88      	it	hi
 8006b0a:	6013      	strhi	r3, [r2, #0]
 8006b0c:	4a15      	ldr	r2, [pc, #84]	; (8006b64 <_malloc_r+0x420>)
 8006b0e:	6811      	ldr	r1, [r2, #0]
 8006b10:	428b      	cmp	r3, r1
 8006b12:	bf88      	it	hi
 8006b14:	6013      	strhi	r3, [r2, #0]
 8006b16:	68bb      	ldr	r3, [r7, #8]
 8006b18:	685b      	ldr	r3, [r3, #4]
 8006b1a:	f023 0303 	bic.w	r3, r3, #3
 8006b1e:	42a3      	cmp	r3, r4
 8006b20:	d302      	bcc.n	8006b28 <_malloc_r+0x3e4>
 8006b22:	1b1b      	subs	r3, r3, r4
 8006b24:	2b0f      	cmp	r3, #15
 8006b26:	dc04      	bgt.n	8006b32 <_malloc_r+0x3ee>
 8006b28:	4630      	mov	r0, r6
 8006b2a:	f000 f853 	bl	8006bd4 <__malloc_unlock>
 8006b2e:	2500      	movs	r5, #0
 8006b30:	e00c      	b.n	8006b4c <_malloc_r+0x408>
 8006b32:	68bd      	ldr	r5, [r7, #8]
 8006b34:	f044 0201 	orr.w	r2, r4, #1
 8006b38:	f043 0301 	orr.w	r3, r3, #1
 8006b3c:	192c      	adds	r4, r5, r4
 8006b3e:	60bc      	str	r4, [r7, #8]
 8006b40:	606a      	str	r2, [r5, #4]
 8006b42:	6063      	str	r3, [r4, #4]
 8006b44:	4630      	mov	r0, r6
 8006b46:	3508      	adds	r5, #8
 8006b48:	f000 f844 	bl	8006bd4 <__malloc_unlock>
 8006b4c:	4628      	mov	r0, r5
 8006b4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006b52:	bf00      	nop
 8006b54:	20000608 	.word	0x20000608
 8006b58:	200005e8 	.word	0x200005e8
 8006b5c:	2000060c 	.word	0x2000060c
 8006b60:	20000604 	.word	0x20000604
 8006b64:	20000600 	.word	0x20000600

08006b68 <memchr>:
 8006b68:	b2c9      	uxtb	r1, r1
 8006b6a:	e004      	b.n	8006b76 <memchr+0xe>
 8006b6c:	7803      	ldrb	r3, [r0, #0]
 8006b6e:	3a01      	subs	r2, #1
 8006b70:	428b      	cmp	r3, r1
 8006b72:	d003      	beq.n	8006b7c <memchr+0x14>
 8006b74:	3001      	adds	r0, #1
 8006b76:	2a00      	cmp	r2, #0
 8006b78:	d1f8      	bne.n	8006b6c <memchr+0x4>
 8006b7a:	4610      	mov	r0, r2
 8006b7c:	4770      	bx	lr

08006b7e <memcpy>:
 8006b7e:	1882      	adds	r2, r0, r2
 8006b80:	2300      	movs	r3, #0
 8006b82:	e004      	b.n	8006b8e <memcpy+0x10>
 8006b84:	f811 c003 	ldrb.w	ip, [r1, r3]
 8006b88:	f800 c003 	strb.w	ip, [r0, r3]
 8006b8c:	3301      	adds	r3, #1
 8006b8e:	eb03 0c00 	add.w	ip, r3, r0
 8006b92:	4594      	cmp	ip, r2
 8006b94:	d3f6      	bcc.n	8006b84 <memcpy+0x6>
 8006b96:	4770      	bx	lr

08006b98 <memmove>:
 8006b98:	4281      	cmp	r1, r0
 8006b9a:	b510      	push	{r4, lr}
 8006b9c:	d215      	bcs.n	8006bca <memmove+0x32>
 8006b9e:	eb01 0c02 	add.w	ip, r1, r2
 8006ba2:	4560      	cmp	r0, ip
 8006ba4:	d211      	bcs.n	8006bca <memmove+0x32>
 8006ba6:	1881      	adds	r1, r0, r2
 8006ba8:	2300      	movs	r3, #0
 8006baa:	e003      	b.n	8006bb4 <memmove+0x1c>
 8006bac:	f81c 4003 	ldrb.w	r4, [ip, r3]
 8006bb0:	3a01      	subs	r2, #1
 8006bb2:	54cc      	strb	r4, [r1, r3]
 8006bb4:	3b01      	subs	r3, #1
 8006bb6:	2a00      	cmp	r2, #0
 8006bb8:	d1f8      	bne.n	8006bac <memmove+0x14>
 8006bba:	bd10      	pop	{r4, pc}
 8006bbc:	f811 c003 	ldrb.w	ip, [r1, r3]
 8006bc0:	3a01      	subs	r2, #1
 8006bc2:	f800 c003 	strb.w	ip, [r0, r3]
 8006bc6:	3301      	adds	r3, #1
 8006bc8:	e000      	b.n	8006bcc <memmove+0x34>
 8006bca:	2300      	movs	r3, #0
 8006bcc:	2a00      	cmp	r2, #0
 8006bce:	d1f5      	bne.n	8006bbc <memmove+0x24>
 8006bd0:	bd10      	pop	{r4, pc}

08006bd2 <__malloc_lock>:
 8006bd2:	4770      	bx	lr

08006bd4 <__malloc_unlock>:
 8006bd4:	4770      	bx	lr

08006bd6 <__hi0bits>:
 8006bd6:	0c02      	lsrs	r2, r0, #16
 8006bd8:	4603      	mov	r3, r0
 8006bda:	0412      	lsls	r2, r2, #16
 8006bdc:	b10a      	cbz	r2, 8006be2 <__hi0bits+0xc>
 8006bde:	2000      	movs	r0, #0
 8006be0:	e001      	b.n	8006be6 <__hi0bits+0x10>
 8006be2:	0403      	lsls	r3, r0, #16
 8006be4:	2010      	movs	r0, #16
 8006be6:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8006bea:	d101      	bne.n	8006bf0 <__hi0bits+0x1a>
 8006bec:	3008      	adds	r0, #8
 8006bee:	021b      	lsls	r3, r3, #8
 8006bf0:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8006bf4:	d101      	bne.n	8006bfa <__hi0bits+0x24>
 8006bf6:	3004      	adds	r0, #4
 8006bf8:	011b      	lsls	r3, r3, #4
 8006bfa:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8006bfe:	d101      	bne.n	8006c04 <__hi0bits+0x2e>
 8006c00:	3002      	adds	r0, #2
 8006c02:	009b      	lsls	r3, r3, #2
 8006c04:	2b00      	cmp	r3, #0
 8006c06:	db05      	blt.n	8006c14 <__hi0bits+0x3e>
 8006c08:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8006c0c:	d101      	bne.n	8006c12 <__hi0bits+0x3c>
 8006c0e:	2020      	movs	r0, #32
 8006c10:	4770      	bx	lr
 8006c12:	3001      	adds	r0, #1
 8006c14:	4770      	bx	lr

08006c16 <__lo0bits>:
 8006c16:	6803      	ldr	r3, [r0, #0]
 8006c18:	4602      	mov	r2, r0
 8006c1a:	f013 0007 	ands.w	r0, r3, #7
 8006c1e:	d00f      	beq.n	8006c40 <__lo0bits+0x2a>
 8006c20:	f013 0f01 	tst.w	r3, #1
 8006c24:	d001      	beq.n	8006c2a <__lo0bits+0x14>
 8006c26:	2000      	movs	r0, #0
 8006c28:	4770      	bx	lr
 8006c2a:	f013 0f02 	tst.w	r3, #2
 8006c2e:	d003      	beq.n	8006c38 <__lo0bits+0x22>
 8006c30:	085b      	lsrs	r3, r3, #1
 8006c32:	2001      	movs	r0, #1
 8006c34:	6013      	str	r3, [r2, #0]
 8006c36:	4770      	bx	lr
 8006c38:	089b      	lsrs	r3, r3, #2
 8006c3a:	2002      	movs	r0, #2
 8006c3c:	6013      	str	r3, [r2, #0]
 8006c3e:	4770      	bx	lr
 8006c40:	b299      	uxth	r1, r3
 8006c42:	b909      	cbnz	r1, 8006c48 <__lo0bits+0x32>
 8006c44:	0c1b      	lsrs	r3, r3, #16
 8006c46:	2010      	movs	r0, #16
 8006c48:	f013 0fff 	tst.w	r3, #255	; 0xff
 8006c4c:	d101      	bne.n	8006c52 <__lo0bits+0x3c>
 8006c4e:	3008      	adds	r0, #8
 8006c50:	0a1b      	lsrs	r3, r3, #8
 8006c52:	f013 0f0f 	tst.w	r3, #15
 8006c56:	d101      	bne.n	8006c5c <__lo0bits+0x46>
 8006c58:	3004      	adds	r0, #4
 8006c5a:	091b      	lsrs	r3, r3, #4
 8006c5c:	f013 0f03 	tst.w	r3, #3
 8006c60:	d101      	bne.n	8006c66 <__lo0bits+0x50>
 8006c62:	3002      	adds	r0, #2
 8006c64:	089b      	lsrs	r3, r3, #2
 8006c66:	f013 0f01 	tst.w	r3, #1
 8006c6a:	d104      	bne.n	8006c76 <__lo0bits+0x60>
 8006c6c:	085b      	lsrs	r3, r3, #1
 8006c6e:	d101      	bne.n	8006c74 <__lo0bits+0x5e>
 8006c70:	2020      	movs	r0, #32
 8006c72:	4770      	bx	lr
 8006c74:	3001      	adds	r0, #1
 8006c76:	6013      	str	r3, [r2, #0]
 8006c78:	4770      	bx	lr

08006c7a <__mcmp>:
 8006c7a:	4603      	mov	r3, r0
 8006c7c:	690a      	ldr	r2, [r1, #16]
 8006c7e:	6900      	ldr	r0, [r0, #16]
 8006c80:	b510      	push	{r4, lr}
 8006c82:	1a80      	subs	r0, r0, r2
 8006c84:	d117      	bne.n	8006cb6 <__mcmp+0x3c>
 8006c86:	3204      	adds	r2, #4
 8006c88:	f103 0c14 	add.w	ip, r3, #20
 8006c8c:	0092      	lsls	r2, r2, #2
 8006c8e:	1889      	adds	r1, r1, r2
 8006c90:	189b      	adds	r3, r3, r2
 8006c92:	3104      	adds	r1, #4
 8006c94:	3304      	adds	r3, #4
 8006c96:	f853 4c04 	ldr.w	r4, [r3, #-4]
 8006c9a:	f851 2c04 	ldr.w	r2, [r1, #-4]
 8006c9e:	4294      	cmp	r4, r2
 8006ca0:	d005      	beq.n	8006cae <__mcmp+0x34>
 8006ca2:	d301      	bcc.n	8006ca8 <__mcmp+0x2e>
 8006ca4:	2001      	movs	r0, #1
 8006ca6:	bd10      	pop	{r4, pc}
 8006ca8:	f04f 30ff 	mov.w	r0, #4294967295
 8006cac:	bd10      	pop	{r4, pc}
 8006cae:	3b04      	subs	r3, #4
 8006cb0:	3904      	subs	r1, #4
 8006cb2:	4563      	cmp	r3, ip
 8006cb4:	d8ef      	bhi.n	8006c96 <__mcmp+0x1c>
 8006cb6:	bd10      	pop	{r4, pc}

08006cb8 <__ulp>:
 8006cb8:	4b0f      	ldr	r3, [pc, #60]	; (8006cf8 <__ulp+0x40>)
 8006cba:	ea01 0303 	and.w	r3, r1, r3
 8006cbe:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 8006cc2:	2b00      	cmp	r3, #0
 8006cc4:	dd01      	ble.n	8006cca <__ulp+0x12>
 8006cc6:	4619      	mov	r1, r3
 8006cc8:	e007      	b.n	8006cda <__ulp+0x22>
 8006cca:	425b      	negs	r3, r3
 8006ccc:	151b      	asrs	r3, r3, #20
 8006cce:	2b13      	cmp	r3, #19
 8006cd0:	dc05      	bgt.n	8006cde <__ulp+0x26>
 8006cd2:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8006cd6:	fa52 f103 	asrs.w	r1, r2, r3
 8006cda:	2000      	movs	r0, #0
 8006cdc:	4770      	bx	lr
 8006cde:	3b14      	subs	r3, #20
 8006ce0:	2b1e      	cmp	r3, #30
 8006ce2:	dd01      	ble.n	8006ce8 <__ulp+0x30>
 8006ce4:	2301      	movs	r3, #1
 8006ce6:	e004      	b.n	8006cf2 <__ulp+0x3a>
 8006ce8:	2201      	movs	r2, #1
 8006cea:	f1c3 031f 	rsb	r3, r3, #31
 8006cee:	fa12 f303 	lsls.w	r3, r2, r3
 8006cf2:	2100      	movs	r1, #0
 8006cf4:	4618      	mov	r0, r3
 8006cf6:	4770      	bx	lr
 8006cf8:	7ff00000 	.word	0x7ff00000

08006cfc <__b2d>:
 8006cfc:	6903      	ldr	r3, [r0, #16]
 8006cfe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006d02:	3304      	adds	r3, #4
 8006d04:	f100 0614 	add.w	r6, r0, #20
 8006d08:	4688      	mov	r8, r1
 8006d0a:	f850 5023 	ldr.w	r5, [r0, r3, lsl #2]
 8006d0e:	eb00 0483 	add.w	r4, r0, r3, lsl #2
 8006d12:	4627      	mov	r7, r4
 8006d14:	4628      	mov	r0, r5
 8006d16:	f7ff ff5e 	bl	8006bd6 <__hi0bits>
 8006d1a:	280a      	cmp	r0, #10
 8006d1c:	f1c0 0320 	rsb	r3, r0, #32
 8006d20:	f8c8 3000 	str.w	r3, [r8]
 8006d24:	dc14      	bgt.n	8006d50 <__b2d+0x54>
 8006d26:	42b4      	cmp	r4, r6
 8006d28:	f1c0 010b 	rsb	r1, r0, #11
 8006d2c:	d801      	bhi.n	8006d32 <__b2d+0x36>
 8006d2e:	2400      	movs	r4, #0
 8006d30:	e001      	b.n	8006d36 <__b2d+0x3a>
 8006d32:	f854 4c04 	ldr.w	r4, [r4, #-4]
 8006d36:	fa25 fc01 	lsr.w	ip, r5, r1
 8006d3a:	3015      	adds	r0, #21
 8006d3c:	f04c 537e 	orr.w	r3, ip, #1065353216	; 0x3f800000
 8006d40:	fa34 f101 	lsrs.w	r1, r4, r1
 8006d44:	4085      	lsls	r5, r0
 8006d46:	f443 03e0 	orr.w	r3, r3, #7340032	; 0x700000
 8006d4a:	ea41 0205 	orr.w	r2, r1, r5
 8006d4e:	e025      	b.n	8006d9c <__b2d+0xa0>
 8006d50:	42b4      	cmp	r4, r6
 8006d52:	d801      	bhi.n	8006d58 <__b2d+0x5c>
 8006d54:	2100      	movs	r1, #0
 8006d56:	e002      	b.n	8006d5e <__b2d+0x62>
 8006d58:	f857 1c04 	ldr.w	r1, [r7, #-4]
 8006d5c:	3c04      	subs	r4, #4
 8006d5e:	380b      	subs	r0, #11
 8006d60:	d017      	beq.n	8006d92 <__b2d+0x96>
 8006d62:	42b4      	cmp	r4, r6
 8006d64:	f1c0 0c20 	rsb	ip, r0, #32
 8006d68:	d801      	bhi.n	8006d6e <__b2d+0x72>
 8006d6a:	2400      	movs	r4, #0
 8006d6c:	e001      	b.n	8006d72 <__b2d+0x76>
 8006d6e:	f854 4c04 	ldr.w	r4, [r4, #-4]
 8006d72:	4085      	lsls	r5, r0
 8006d74:	fa21 f60c 	lsr.w	r6, r1, ip
 8006d78:	f045 557e 	orr.w	r5, r5, #1065353216	; 0x3f800000
 8006d7c:	fa24 fc0c 	lsr.w	ip, r4, ip
 8006d80:	f445 05e0 	orr.w	r5, r5, #7340032	; 0x700000
 8006d84:	fa11 f000 	lsls.w	r0, r1, r0
 8006d88:	ea45 0306 	orr.w	r3, r5, r6
 8006d8c:	ea4c 0200 	orr.w	r2, ip, r0
 8006d90:	e004      	b.n	8006d9c <__b2d+0xa0>
 8006d92:	f045 537e 	orr.w	r3, r5, #1065353216	; 0x3f800000
 8006d96:	460a      	mov	r2, r1
 8006d98:	f443 03e0 	orr.w	r3, r3, #7340032	; 0x700000
 8006d9c:	4610      	mov	r0, r2
 8006d9e:	4619      	mov	r1, r3
 8006da0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08006da4 <__ratio>:
 8006da4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006da6:	460e      	mov	r6, r1
 8006da8:	a901      	add	r1, sp, #4
 8006daa:	4607      	mov	r7, r0
 8006dac:	f7ff ffa6 	bl	8006cfc <__b2d>
 8006db0:	4604      	mov	r4, r0
 8006db2:	460d      	mov	r5, r1
 8006db4:	4630      	mov	r0, r6
 8006db6:	4669      	mov	r1, sp
 8006db8:	f7ff ffa0 	bl	8006cfc <__b2d>
 8006dbc:	693f      	ldr	r7, [r7, #16]
 8006dbe:	4602      	mov	r2, r0
 8006dc0:	460b      	mov	r3, r1
 8006dc2:	9801      	ldr	r0, [sp, #4]
 8006dc4:	9900      	ldr	r1, [sp, #0]
 8006dc6:	1a40      	subs	r0, r0, r1
 8006dc8:	6931      	ldr	r1, [r6, #16]
 8006dca:	1a79      	subs	r1, r7, r1
 8006dcc:	eb00 1141 	add.w	r1, r0, r1, lsl #5
 8006dd0:	2900      	cmp	r1, #0
 8006dd2:	dd02      	ble.n	8006dda <__ratio+0x36>
 8006dd4:	eb05 5501 	add.w	r5, r5, r1, lsl #20
 8006dd8:	e002      	b.n	8006de0 <__ratio+0x3c>
 8006dda:	4249      	negs	r1, r1
 8006ddc:	eb03 5301 	add.w	r3, r3, r1, lsl #20
 8006de0:	4620      	mov	r0, r4
 8006de2:	4629      	mov	r1, r5
 8006de4:	f7fd fa84 	bl	80042f0 <__aeabi_ddiv>
 8006de8:	b003      	add	sp, #12
 8006dea:	bdf0      	pop	{r4, r5, r6, r7, pc}

08006dec <_mprec_log10>:
 8006dec:	2817      	cmp	r0, #23
 8006dee:	b510      	push	{r4, lr}
 8006df0:	4604      	mov	r4, r0
 8006df2:	dc05      	bgt.n	8006e00 <_mprec_log10+0x14>
 8006df4:	4b07      	ldr	r3, [pc, #28]	; (8006e14 <_mprec_log10+0x28>)
 8006df6:	eb03 04c0 	add.w	r4, r3, r0, lsl #3
 8006dfa:	e9d4 0100 	ldrd	r0, r1, [r4]
 8006dfe:	bd10      	pop	{r4, pc}
 8006e00:	4905      	ldr	r1, [pc, #20]	; (8006e18 <_mprec_log10+0x2c>)
 8006e02:	2000      	movs	r0, #0
 8006e04:	2200      	movs	r2, #0
 8006e06:	4b05      	ldr	r3, [pc, #20]	; (8006e1c <_mprec_log10+0x30>)
 8006e08:	f7fd f948 	bl	800409c <__aeabi_dmul>
 8006e0c:	3c01      	subs	r4, #1
 8006e0e:	d1f9      	bne.n	8006e04 <_mprec_log10+0x18>
 8006e10:	bd10      	pop	{r4, pc}
 8006e12:	bf00      	nop
 8006e14:	080079d0 	.word	0x080079d0
 8006e18:	3ff00000 	.word	0x3ff00000
 8006e1c:	40240000 	.word	0x40240000

08006e20 <__copybits>:
 8006e20:	f101 3cff 	add.w	ip, r1, #4294967295
 8006e24:	6913      	ldr	r3, [r2, #16]
 8006e26:	f102 0114 	add.w	r1, r2, #20
 8006e2a:	ea4f 1c6c 	mov.w	ip, ip, asr #5
 8006e2e:	f10c 0c01 	add.w	ip, ip, #1
 8006e32:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8006e36:	3214      	adds	r2, #20
 8006e38:	eb00 0c8c 	add.w	ip, r0, ip, lsl #2
 8006e3c:	e003      	b.n	8006e46 <__copybits+0x26>
 8006e3e:	f851 3b04 	ldr.w	r3, [r1], #4
 8006e42:	f840 3c04 	str.w	r3, [r0, #-4]
 8006e46:	4603      	mov	r3, r0
 8006e48:	3004      	adds	r0, #4
 8006e4a:	4291      	cmp	r1, r2
 8006e4c:	d3f7      	bcc.n	8006e3e <__copybits+0x1e>
 8006e4e:	e002      	b.n	8006e56 <__copybits+0x36>
 8006e50:	2200      	movs	r2, #0
 8006e52:	f843 2b04 	str.w	r2, [r3], #4
 8006e56:	4563      	cmp	r3, ip
 8006e58:	d3fa      	bcc.n	8006e50 <__copybits+0x30>
 8006e5a:	4770      	bx	lr

08006e5c <__any_on>:
 8006e5c:	6902      	ldr	r2, [r0, #16]
 8006e5e:	114b      	asrs	r3, r1, #5
 8006e60:	b510      	push	{r4, lr}
 8006e62:	4293      	cmp	r3, r2
 8006e64:	f100 0c14 	add.w	ip, r0, #20
 8006e68:	dd01      	ble.n	8006e6e <__any_on+0x12>
 8006e6a:	4613      	mov	r3, r2
 8006e6c:	e00c      	b.n	8006e88 <__any_on+0x2c>
 8006e6e:	da0b      	bge.n	8006e88 <__any_on+0x2c>
 8006e70:	f011 011f 	ands.w	r1, r1, #31
 8006e74:	d008      	beq.n	8006e88 <__any_on+0x2c>
 8006e76:	eb00 0283 	add.w	r2, r0, r3, lsl #2
 8006e7a:	6952      	ldr	r2, [r2, #20]
 8006e7c:	fa32 f401 	lsrs.w	r4, r2, r1
 8006e80:	fa14 f101 	lsls.w	r1, r4, r1
 8006e84:	4291      	cmp	r1, r2
 8006e86:	d10a      	bne.n	8006e9e <__any_on+0x42>
 8006e88:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8006e8c:	3314      	adds	r3, #20
 8006e8e:	e002      	b.n	8006e96 <__any_on+0x3a>
 8006e90:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8006e94:	b91a      	cbnz	r2, 8006e9e <__any_on+0x42>
 8006e96:	4563      	cmp	r3, ip
 8006e98:	d8fa      	bhi.n	8006e90 <__any_on+0x34>
 8006e9a:	2000      	movs	r0, #0
 8006e9c:	bd10      	pop	{r4, pc}
 8006e9e:	2001      	movs	r0, #1
 8006ea0:	bd10      	pop	{r4, pc}

08006ea2 <_Bfree>:
 8006ea2:	b570      	push	{r4, r5, r6, lr}
 8006ea4:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8006ea6:	4604      	mov	r4, r0
 8006ea8:	460e      	mov	r6, r1
 8006eaa:	b93d      	cbnz	r5, 8006ebc <_Bfree+0x1a>
 8006eac:	2010      	movs	r0, #16
 8006eae:	f7ff fc41 	bl	8006734 <malloc>
 8006eb2:	6260      	str	r0, [r4, #36]	; 0x24
 8006eb4:	6045      	str	r5, [r0, #4]
 8006eb6:	6085      	str	r5, [r0, #8]
 8006eb8:	6005      	str	r5, [r0, #0]
 8006eba:	60c5      	str	r5, [r0, #12]
 8006ebc:	b13e      	cbz	r6, 8006ece <_Bfree+0x2c>
 8006ebe:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006ec0:	6872      	ldr	r2, [r6, #4]
 8006ec2:	68db      	ldr	r3, [r3, #12]
 8006ec4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006ec8:	6031      	str	r1, [r6, #0]
 8006eca:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
 8006ece:	bd70      	pop	{r4, r5, r6, pc}

08006ed0 <_Balloc>:
 8006ed0:	b570      	push	{r4, r5, r6, lr}
 8006ed2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006ed4:	4604      	mov	r4, r0
 8006ed6:	460d      	mov	r5, r1
 8006ed8:	b93e      	cbnz	r6, 8006eea <_Balloc+0x1a>
 8006eda:	2010      	movs	r0, #16
 8006edc:	f7ff fc2a 	bl	8006734 <malloc>
 8006ee0:	6260      	str	r0, [r4, #36]	; 0x24
 8006ee2:	6046      	str	r6, [r0, #4]
 8006ee4:	6086      	str	r6, [r0, #8]
 8006ee6:	6006      	str	r6, [r0, #0]
 8006ee8:	60c6      	str	r6, [r0, #12]
 8006eea:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8006eec:	68f3      	ldr	r3, [r6, #12]
 8006eee:	b943      	cbnz	r3, 8006f02 <_Balloc+0x32>
 8006ef0:	4620      	mov	r0, r4
 8006ef2:	2104      	movs	r1, #4
 8006ef4:	2210      	movs	r2, #16
 8006ef6:	f000 fc66 	bl	80077c6 <_calloc_r>
 8006efa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006efc:	60f0      	str	r0, [r6, #12]
 8006efe:	68db      	ldr	r3, [r3, #12]
 8006f00:	b1bb      	cbz	r3, 8006f32 <_Balloc+0x62>
 8006f02:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006f04:	68da      	ldr	r2, [r3, #12]
 8006f06:	f852 3025 	ldr.w	r3, [r2, r5, lsl #2]
 8006f0a:	b11b      	cbz	r3, 8006f14 <_Balloc+0x44>
 8006f0c:	6819      	ldr	r1, [r3, #0]
 8006f0e:	f842 1025 	str.w	r1, [r2, r5, lsl #2]
 8006f12:	e00b      	b.n	8006f2c <_Balloc+0x5c>
 8006f14:	2101      	movs	r1, #1
 8006f16:	4620      	mov	r0, r4
 8006f18:	fa11 f605 	lsls.w	r6, r1, r5
 8006f1c:	1d72      	adds	r2, r6, #5
 8006f1e:	0092      	lsls	r2, r2, #2
 8006f20:	f000 fc51 	bl	80077c6 <_calloc_r>
 8006f24:	4603      	mov	r3, r0
 8006f26:	b120      	cbz	r0, 8006f32 <_Balloc+0x62>
 8006f28:	6045      	str	r5, [r0, #4]
 8006f2a:	6086      	str	r6, [r0, #8]
 8006f2c:	2200      	movs	r2, #0
 8006f2e:	611a      	str	r2, [r3, #16]
 8006f30:	60da      	str	r2, [r3, #12]
 8006f32:	4618      	mov	r0, r3
 8006f34:	bd70      	pop	{r4, r5, r6, pc}

08006f36 <__d2b>:
 8006f36:	e92d 45f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, sl, lr}
 8006f3a:	2101      	movs	r1, #1
 8006f3c:	461f      	mov	r7, r3
 8006f3e:	4616      	mov	r6, r2
 8006f40:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8006f42:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8006f44:	f7ff ffc4 	bl	8006ed0 <_Balloc>
 8006f48:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 8006f4c:	f027 437f 	bic.w	r3, r7, #4278190080	; 0xff000000
 8006f50:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8006f54:	4617      	mov	r7, r2
 8006f56:	ea5f 5a12 	movs.w	sl, r2, lsr #20
 8006f5a:	9300      	str	r3, [sp, #0]
 8006f5c:	bf1c      	itt	ne
 8006f5e:	f443 1380 	orrne.w	r3, r3, #1048576	; 0x100000
 8006f62:	9300      	strne	r3, [sp, #0]
 8006f64:	4680      	mov	r8, r0
 8006f66:	b1fe      	cbz	r6, 8006fa8 <__d2b+0x72>
 8006f68:	a802      	add	r0, sp, #8
 8006f6a:	f840 6d04 	str.w	r6, [r0, #-4]!
 8006f6e:	f7ff fe52 	bl	8006c16 <__lo0bits>
 8006f72:	9a01      	ldr	r2, [sp, #4]
 8006f74:	4603      	mov	r3, r0
 8006f76:	b158      	cbz	r0, 8006f90 <__d2b+0x5a>
 8006f78:	9900      	ldr	r1, [sp, #0]
 8006f7a:	f1c0 0020 	rsb	r0, r0, #32
 8006f7e:	fa11 f000 	lsls.w	r0, r1, r0
 8006f82:	40d9      	lsrs	r1, r3
 8006f84:	ea40 0202 	orr.w	r2, r0, r2
 8006f88:	f8c8 2014 	str.w	r2, [r8, #20]
 8006f8c:	9100      	str	r1, [sp, #0]
 8006f8e:	e001      	b.n	8006f94 <__d2b+0x5e>
 8006f90:	f8c8 2014 	str.w	r2, [r8, #20]
 8006f94:	9e00      	ldr	r6, [sp, #0]
 8006f96:	f8c8 6018 	str.w	r6, [r8, #24]
 8006f9a:	2e00      	cmp	r6, #0
 8006f9c:	bf14      	ite	ne
 8006f9e:	2602      	movne	r6, #2
 8006fa0:	2601      	moveq	r6, #1
 8006fa2:	f8c8 6010 	str.w	r6, [r8, #16]
 8006fa6:	e00a      	b.n	8006fbe <__d2b+0x88>
 8006fa8:	4668      	mov	r0, sp
 8006faa:	2601      	movs	r6, #1
 8006fac:	f7ff fe33 	bl	8006c16 <__lo0bits>
 8006fb0:	9b00      	ldr	r3, [sp, #0]
 8006fb2:	f8c8 6010 	str.w	r6, [r8, #16]
 8006fb6:	f8c8 3014 	str.w	r3, [r8, #20]
 8006fba:	f100 0320 	add.w	r3, r0, #32
 8006fbe:	f1ba 0f00 	cmp.w	sl, #0
 8006fc2:	d00a      	beq.n	8006fda <__d2b+0xa4>
 8006fc4:	f5aa 6a86 	sub.w	sl, sl, #1072	; 0x430
 8006fc8:	f1aa 0a03 	sub.w	sl, sl, #3
 8006fcc:	eb0a 0203 	add.w	r2, sl, r3
 8006fd0:	f1c3 0335 	rsb	r3, r3, #53	; 0x35
 8006fd4:	602a      	str	r2, [r5, #0]
 8006fd6:	6023      	str	r3, [r4, #0]
 8006fd8:	e00b      	b.n	8006ff2 <__d2b+0xbc>
 8006fda:	f5a3 6386 	sub.w	r3, r3, #1072	; 0x430
 8006fde:	3b02      	subs	r3, #2
 8006fe0:	602b      	str	r3, [r5, #0]
 8006fe2:	eb08 0386 	add.w	r3, r8, r6, lsl #2
 8006fe6:	0176      	lsls	r6, r6, #5
 8006fe8:	6918      	ldr	r0, [r3, #16]
 8006fea:	f7ff fdf4 	bl	8006bd6 <__hi0bits>
 8006fee:	1a36      	subs	r6, r6, r0
 8006ff0:	6026      	str	r6, [r4, #0]
 8006ff2:	4640      	mov	r0, r8
 8006ff4:	e8bd 85fe 	ldmia.w	sp!, {r1, r2, r3, r4, r5, r6, r7, r8, sl, pc}

08006ff8 <__mdiff>:
 8006ff8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006ffc:	4605      	mov	r5, r0
 8006ffe:	460c      	mov	r4, r1
 8007000:	4608      	mov	r0, r1
 8007002:	4611      	mov	r1, r2
 8007004:	4616      	mov	r6, r2
 8007006:	f7ff fe38 	bl	8006c7a <__mcmp>
 800700a:	1e07      	subs	r7, r0, #0
 800700c:	d108      	bne.n	8007020 <__mdiff+0x28>
 800700e:	4628      	mov	r0, r5
 8007010:	4639      	mov	r1, r7
 8007012:	f7ff ff5d 	bl	8006ed0 <_Balloc>
 8007016:	2301      	movs	r3, #1
 8007018:	6147      	str	r7, [r0, #20]
 800701a:	6103      	str	r3, [r0, #16]
 800701c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007020:	da04      	bge.n	800702c <__mdiff+0x34>
 8007022:	4623      	mov	r3, r4
 8007024:	2701      	movs	r7, #1
 8007026:	4634      	mov	r4, r6
 8007028:	461e      	mov	r6, r3
 800702a:	e000      	b.n	800702e <__mdiff+0x36>
 800702c:	2700      	movs	r7, #0
 800702e:	6861      	ldr	r1, [r4, #4]
 8007030:	4628      	mov	r0, r5
 8007032:	f7ff ff4d 	bl	8006ed0 <_Balloc>
 8007036:	6931      	ldr	r1, [r6, #16]
 8007038:	6922      	ldr	r2, [r4, #16]
 800703a:	f104 0314 	add.w	r3, r4, #20
 800703e:	f106 0514 	add.w	r5, r6, #20
 8007042:	f04f 0c00 	mov.w	ip, #0
 8007046:	eb06 0681 	add.w	r6, r6, r1, lsl #2
 800704a:	eb04 0482 	add.w	r4, r4, r2, lsl #2
 800704e:	f106 0a14 	add.w	sl, r6, #20
 8007052:	3414      	adds	r4, #20
 8007054:	f100 0114 	add.w	r1, r0, #20
 8007058:	60c7      	str	r7, [r0, #12]
 800705a:	f855 6b04 	ldr.w	r6, [r5], #4
 800705e:	f853 7b04 	ldr.w	r7, [r3], #4
 8007062:	fa1f f886 	uxth.w	r8, r6
 8007066:	0c36      	lsrs	r6, r6, #16
 8007068:	fa1f f987 	uxth.w	r9, r7
 800706c:	ebc6 4717 	rsb	r7, r6, r7, lsr #16
 8007070:	ebc8 0809 	rsb	r8, r8, r9
 8007074:	4555      	cmp	r5, sl
 8007076:	44e0      	add	r8, ip
 8007078:	eb07 4728 	add.w	r7, r7, r8, asr #16
 800707c:	fa1f f888 	uxth.w	r8, r8
 8007080:	ea4f 4c27 	mov.w	ip, r7, asr #16
 8007084:	ea48 4707 	orr.w	r7, r8, r7, lsl #16
 8007088:	f841 7b04 	str.w	r7, [r1], #4
 800708c:	d3e5      	bcc.n	800705a <__mdiff+0x62>
 800708e:	e00d      	b.n	80070ac <__mdiff+0xb4>
 8007090:	f853 5b04 	ldr.w	r5, [r3], #4
 8007094:	b2ae      	uxth	r6, r5
 8007096:	0c2d      	lsrs	r5, r5, #16
 8007098:	4466      	add	r6, ip
 800709a:	eb05 4526 	add.w	r5, r5, r6, asr #16
 800709e:	b2b6      	uxth	r6, r6
 80070a0:	ea4f 4c25 	mov.w	ip, r5, asr #16
 80070a4:	ea46 4505 	orr.w	r5, r6, r5, lsl #16
 80070a8:	f841 5c04 	str.w	r5, [r1, #-4]
 80070ac:	460d      	mov	r5, r1
 80070ae:	3104      	adds	r1, #4
 80070b0:	42a3      	cmp	r3, r4
 80070b2:	d3ed      	bcc.n	8007090 <__mdiff+0x98>
 80070b4:	462b      	mov	r3, r5
 80070b6:	e000      	b.n	80070ba <__mdiff+0xc2>
 80070b8:	3a01      	subs	r2, #1
 80070ba:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80070be:	2900      	cmp	r1, #0
 80070c0:	d0fa      	beq.n	80070b8 <__mdiff+0xc0>
 80070c2:	6102      	str	r2, [r0, #16]
 80070c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

080070c8 <__lshift>:
 80070c8:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
 80070cc:	460c      	mov	r4, r1
 80070ce:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80070d2:	4605      	mov	r5, r0
 80070d4:	6926      	ldr	r6, [r4, #16]
 80070d6:	4690      	mov	r8, r2
 80070d8:	6849      	ldr	r1, [r1, #4]
 80070da:	3601      	adds	r6, #1
 80070dc:	68a3      	ldr	r3, [r4, #8]
 80070de:	4456      	add	r6, sl
 80070e0:	e001      	b.n	80070e6 <__lshift+0x1e>
 80070e2:	3101      	adds	r1, #1
 80070e4:	005b      	lsls	r3, r3, #1
 80070e6:	429e      	cmp	r6, r3
 80070e8:	dcfb      	bgt.n	80070e2 <__lshift+0x1a>
 80070ea:	4628      	mov	r0, r5
 80070ec:	f7ff fef0 	bl	8006ed0 <_Balloc>
 80070f0:	2300      	movs	r3, #0
 80070f2:	4607      	mov	r7, r0
 80070f4:	f100 0114 	add.w	r1, r0, #20
 80070f8:	e003      	b.n	8007102 <__lshift+0x3a>
 80070fa:	3301      	adds	r3, #1
 80070fc:	2200      	movs	r2, #0
 80070fe:	f841 2c04 	str.w	r2, [r1, #-4]
 8007102:	460a      	mov	r2, r1
 8007104:	3104      	adds	r1, #4
 8007106:	4553      	cmp	r3, sl
 8007108:	dbf7      	blt.n	80070fa <__lshift+0x32>
 800710a:	6920      	ldr	r0, [r4, #16]
 800710c:	f104 0314 	add.w	r3, r4, #20
 8007110:	eb04 0080 	add.w	r0, r4, r0, lsl #2
 8007114:	3014      	adds	r0, #20
 8007116:	f018 081f 	ands.w	r8, r8, #31
 800711a:	d014      	beq.n	8007146 <__lshift+0x7e>
 800711c:	f1c8 0c20 	rsb	ip, r8, #32
 8007120:	2100      	movs	r1, #0
 8007122:	f8d3 e000 	ldr.w	lr, [r3]
 8007126:	fa0e fe08 	lsl.w	lr, lr, r8
 800712a:	ea41 010e 	orr.w	r1, r1, lr
 800712e:	f842 1b04 	str.w	r1, [r2], #4
 8007132:	f853 1b04 	ldr.w	r1, [r3], #4
 8007136:	4283      	cmp	r3, r0
 8007138:	fa21 f10c 	lsr.w	r1, r1, ip
 800713c:	d3f1      	bcc.n	8007122 <__lshift+0x5a>
 800713e:	6011      	str	r1, [r2, #0]
 8007140:	b159      	cbz	r1, 800715a <__lshift+0x92>
 8007142:	3601      	adds	r6, #1
 8007144:	e009      	b.n	800715a <__lshift+0x92>
 8007146:	f853 1008 	ldr.w	r1, [r3, r8]
 800714a:	f842 1008 	str.w	r1, [r2, r8]
 800714e:	f108 0804 	add.w	r8, r8, #4
 8007152:	eb08 0103 	add.w	r1, r8, r3
 8007156:	4281      	cmp	r1, r0
 8007158:	d3f5      	bcc.n	8007146 <__lshift+0x7e>
 800715a:	4628      	mov	r0, r5
 800715c:	3e01      	subs	r6, #1
 800715e:	4621      	mov	r1, r4
 8007160:	613e      	str	r6, [r7, #16]
 8007162:	f7ff fe9e 	bl	8006ea2 <_Bfree>
 8007166:	4638      	mov	r0, r7
 8007168:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}

0800716c <__multiply>:
 800716c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007170:	4616      	mov	r6, r2
 8007172:	690a      	ldr	r2, [r1, #16]
 8007174:	b087      	sub	sp, #28
 8007176:	6933      	ldr	r3, [r6, #16]
 8007178:	460d      	mov	r5, r1
 800717a:	429a      	cmp	r2, r3
 800717c:	da01      	bge.n	8007182 <__multiply+0x16>
 800717e:	4635      	mov	r5, r6
 8007180:	460e      	mov	r6, r1
 8007182:	f8d5 8010 	ldr.w	r8, [r5, #16]
 8007186:	6937      	ldr	r7, [r6, #16]
 8007188:	68ab      	ldr	r3, [r5, #8]
 800718a:	6869      	ldr	r1, [r5, #4]
 800718c:	eb07 0408 	add.w	r4, r7, r8
 8007190:	429c      	cmp	r4, r3
 8007192:	bfc8      	it	gt
 8007194:	3101      	addgt	r1, #1
 8007196:	f7ff fe9b 	bl	8006ed0 <_Balloc>
 800719a:	f100 0c14 	add.w	ip, r0, #20
 800719e:	eb00 0384 	add.w	r3, r0, r4, lsl #2
 80071a2:	3314      	adds	r3, #20
 80071a4:	9304      	str	r3, [sp, #16]
 80071a6:	4663      	mov	r3, ip
 80071a8:	e002      	b.n	80071b0 <__multiply+0x44>
 80071aa:	2200      	movs	r2, #0
 80071ac:	f843 2b04 	str.w	r2, [r3], #4
 80071b0:	9a04      	ldr	r2, [sp, #16]
 80071b2:	4293      	cmp	r3, r2
 80071b4:	d3f9      	bcc.n	80071aa <__multiply+0x3e>
 80071b6:	f105 0314 	add.w	r3, r5, #20
 80071ba:	f106 0114 	add.w	r1, r6, #20
 80071be:	eb05 0588 	add.w	r5, r5, r8, lsl #2
 80071c2:	eb06 0687 	add.w	r6, r6, r7, lsl #2
 80071c6:	9302      	str	r3, [sp, #8]
 80071c8:	3514      	adds	r5, #20
 80071ca:	3614      	adds	r6, #20
 80071cc:	9503      	str	r5, [sp, #12]
 80071ce:	9605      	str	r6, [sp, #20]
 80071d0:	2300      	movs	r3, #0
 80071d2:	e049      	b.n	8007268 <__multiply+0xfc>
 80071d4:	5acf      	ldrh	r7, [r1, r3]
 80071d6:	b30f      	cbz	r7, 800721c <__multiply+0xb0>
 80071d8:	9e02      	ldr	r6, [sp, #8]
 80071da:	4642      	mov	r2, r8
 80071dc:	2500      	movs	r5, #0
 80071de:	9301      	str	r3, [sp, #4]
 80071e0:	f856 ab04 	ldr.w	sl, [r6], #4
 80071e4:	6813      	ldr	r3, [r2, #0]
 80071e6:	fa1f fb8a 	uxth.w	fp, sl
 80071ea:	ea4f 4a1a 	mov.w	sl, sl, lsr #16
 80071ee:	fa1f f983 	uxth.w	r9, r3
 80071f2:	fb07 990b 	mla	r9, r7, fp, r9
 80071f6:	44a9      	add	r9, r5
 80071f8:	0c1d      	lsrs	r5, r3, #16
 80071fa:	9b03      	ldr	r3, [sp, #12]
 80071fc:	fb07 5a0a 	mla	sl, r7, sl, r5
 8007200:	429e      	cmp	r6, r3
 8007202:	eb0a 4a19 	add.w	sl, sl, r9, lsr #16
 8007206:	fa1f f989 	uxth.w	r9, r9
 800720a:	ea49 490a 	orr.w	r9, r9, sl, lsl #16
 800720e:	ea4f 451a 	mov.w	r5, sl, lsr #16
 8007212:	f842 9b04 	str.w	r9, [r2], #4
 8007216:	d3e3      	bcc.n	80071e0 <__multiply+0x74>
 8007218:	9b01      	ldr	r3, [sp, #4]
 800721a:	6015      	str	r5, [r2, #0]
 800721c:	58ca      	ldr	r2, [r1, r3]
 800721e:	ea5f 4a12 	movs.w	sl, r2, lsr #16
 8007222:	d020      	beq.n	8007266 <__multiply+0xfa>
 8007224:	f85c 5003 	ldr.w	r5, [ip, r3]
 8007228:	4642      	mov	r2, r8
 800722a:	9e02      	ldr	r6, [sp, #8]
 800722c:	2700      	movs	r7, #0
 800722e:	f8b6 9000 	ldrh.w	r9, [r6]
 8007232:	b2ad      	uxth	r5, r5
 8007234:	f8b2 8002 	ldrh.w	r8, [r2, #2]
 8007238:	fb0a 8809 	mla	r8, sl, r9, r8
 800723c:	4447      	add	r7, r8
 800723e:	ea45 4507 	orr.w	r5, r5, r7, lsl #16
 8007242:	6015      	str	r5, [r2, #0]
 8007244:	f856 5b04 	ldr.w	r5, [r6], #4
 8007248:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800724c:	f852 5f04 	ldr.w	r5, [r2, #4]!
 8007250:	b2ad      	uxth	r5, r5
 8007252:	fb0a 5508 	mla	r5, sl, r8, r5
 8007256:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800725a:	eb05 4517 	add.w	r5, r5, r7, lsr #16
 800725e:	0c2f      	lsrs	r7, r5, #16
 8007260:	4546      	cmp	r6, r8
 8007262:	d3e4      	bcc.n	800722e <__multiply+0xc2>
 8007264:	6015      	str	r5, [r2, #0]
 8007266:	3304      	adds	r3, #4
 8007268:	9d05      	ldr	r5, [sp, #20]
 800726a:	185a      	adds	r2, r3, r1
 800726c:	eb03 080c 	add.w	r8, r3, ip
 8007270:	42aa      	cmp	r2, r5
 8007272:	d3af      	bcc.n	80071d4 <__multiply+0x68>
 8007274:	9b04      	ldr	r3, [sp, #16]
 8007276:	e000      	b.n	800727a <__multiply+0x10e>
 8007278:	3c01      	subs	r4, #1
 800727a:	2c00      	cmp	r4, #0
 800727c:	dd03      	ble.n	8007286 <__multiply+0x11a>
 800727e:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8007282:	2a00      	cmp	r2, #0
 8007284:	d0f8      	beq.n	8007278 <__multiply+0x10c>
 8007286:	6104      	str	r4, [r0, #16]
 8007288:	b007      	add	sp, #28
 800728a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800728e <__i2b>:
 800728e:	b510      	push	{r4, lr}
 8007290:	460c      	mov	r4, r1
 8007292:	2101      	movs	r1, #1
 8007294:	f7ff fe1c 	bl	8006ed0 <_Balloc>
 8007298:	2201      	movs	r2, #1
 800729a:	6144      	str	r4, [r0, #20]
 800729c:	6102      	str	r2, [r0, #16]
 800729e:	bd10      	pop	{r4, pc}

080072a0 <__multadd>:
 80072a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80072a4:	461f      	mov	r7, r3
 80072a6:	2300      	movs	r3, #0
 80072a8:	4605      	mov	r5, r0
 80072aa:	460c      	mov	r4, r1
 80072ac:	690e      	ldr	r6, [r1, #16]
 80072ae:	f101 0014 	add.w	r0, r1, #20
 80072b2:	4619      	mov	r1, r3
 80072b4:	f850 c003 	ldr.w	ip, [r0, r3]
 80072b8:	3101      	adds	r1, #1
 80072ba:	fa1f f88c 	uxth.w	r8, ip
 80072be:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 80072c2:	fb08 7802 	mla	r8, r8, r2, r7
 80072c6:	fb0c fc02 	mul.w	ip, ip, r2
 80072ca:	eb0c 4c18 	add.w	ip, ip, r8, lsr #16
 80072ce:	fa1f f888 	uxth.w	r8, r8
 80072d2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80072d6:	eb08 4c0c 	add.w	ip, r8, ip, lsl #16
 80072da:	f840 c003 	str.w	ip, [r0, r3]
 80072de:	3304      	adds	r3, #4
 80072e0:	42b1      	cmp	r1, r6
 80072e2:	dbe7      	blt.n	80072b4 <__multadd+0x14>
 80072e4:	b1d7      	cbz	r7, 800731c <__multadd+0x7c>
 80072e6:	68a3      	ldr	r3, [r4, #8]
 80072e8:	429e      	cmp	r6, r3
 80072ea:	db12      	blt.n	8007312 <__multadd+0x72>
 80072ec:	6861      	ldr	r1, [r4, #4]
 80072ee:	4628      	mov	r0, r5
 80072f0:	3101      	adds	r1, #1
 80072f2:	f7ff fded 	bl	8006ed0 <_Balloc>
 80072f6:	6922      	ldr	r2, [r4, #16]
 80072f8:	f104 010c 	add.w	r1, r4, #12
 80072fc:	3202      	adds	r2, #2
 80072fe:	0092      	lsls	r2, r2, #2
 8007300:	4680      	mov	r8, r0
 8007302:	300c      	adds	r0, #12
 8007304:	f7ff fc3b 	bl	8006b7e <memcpy>
 8007308:	4621      	mov	r1, r4
 800730a:	4628      	mov	r0, r5
 800730c:	4644      	mov	r4, r8
 800730e:	f7ff fdc8 	bl	8006ea2 <_Bfree>
 8007312:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8007316:	3601      	adds	r6, #1
 8007318:	6126      	str	r6, [r4, #16]
 800731a:	615f      	str	r7, [r3, #20]
 800731c:	4620      	mov	r0, r4
 800731e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

08007324 <__pow5mult>:
 8007324:	f012 0303 	ands.w	r3, r2, #3
 8007328:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800732c:	4604      	mov	r4, r0
 800732e:	460f      	mov	r7, r1
 8007330:	4615      	mov	r5, r2
 8007332:	d007      	beq.n	8007344 <__pow5mult+0x20>
 8007334:	4a23      	ldr	r2, [pc, #140]	; (80073c4 <__pow5mult+0xa0>)
 8007336:	3b01      	subs	r3, #1
 8007338:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800733c:	2300      	movs	r3, #0
 800733e:	f7ff ffaf 	bl	80072a0 <__multadd>
 8007342:	4607      	mov	r7, r0
 8007344:	10ad      	asrs	r5, r5, #2
 8007346:	d039      	beq.n	80073bc <__pow5mult+0x98>
 8007348:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800734a:	b93e      	cbnz	r6, 800735c <__pow5mult+0x38>
 800734c:	2010      	movs	r0, #16
 800734e:	f7ff f9f1 	bl	8006734 <malloc>
 8007352:	6260      	str	r0, [r4, #36]	; 0x24
 8007354:	6046      	str	r6, [r0, #4]
 8007356:	6086      	str	r6, [r0, #8]
 8007358:	6006      	str	r6, [r0, #0]
 800735a:	60c6      	str	r6, [r0, #12]
 800735c:	f8d4 8024 	ldr.w	r8, [r4, #36]	; 0x24
 8007360:	f8d8 6008 	ldr.w	r6, [r8, #8]
 8007364:	b966      	cbnz	r6, 8007380 <__pow5mult+0x5c>
 8007366:	4620      	mov	r0, r4
 8007368:	f240 2171 	movw	r1, #625	; 0x271
 800736c:	f7ff ff8f 	bl	800728e <__i2b>
 8007370:	2300      	movs	r3, #0
 8007372:	f8c8 0008 	str.w	r0, [r8, #8]
 8007376:	4606      	mov	r6, r0
 8007378:	6003      	str	r3, [r0, #0]
 800737a:	e001      	b.n	8007380 <__pow5mult+0x5c>
 800737c:	4640      	mov	r0, r8
 800737e:	4606      	mov	r6, r0
 8007380:	f015 0f01 	tst.w	r5, #1
 8007384:	d00a      	beq.n	800739c <__pow5mult+0x78>
 8007386:	4639      	mov	r1, r7
 8007388:	4632      	mov	r2, r6
 800738a:	4620      	mov	r0, r4
 800738c:	f7ff feee 	bl	800716c <__multiply>
 8007390:	4639      	mov	r1, r7
 8007392:	4680      	mov	r8, r0
 8007394:	4620      	mov	r0, r4
 8007396:	f7ff fd84 	bl	8006ea2 <_Bfree>
 800739a:	4647      	mov	r7, r8
 800739c:	106d      	asrs	r5, r5, #1
 800739e:	d00d      	beq.n	80073bc <__pow5mult+0x98>
 80073a0:	f8d6 8000 	ldr.w	r8, [r6]
 80073a4:	f1b8 0f00 	cmp.w	r8, #0
 80073a8:	d1e8      	bne.n	800737c <__pow5mult+0x58>
 80073aa:	4620      	mov	r0, r4
 80073ac:	4631      	mov	r1, r6
 80073ae:	4632      	mov	r2, r6
 80073b0:	f7ff fedc 	bl	800716c <__multiply>
 80073b4:	6030      	str	r0, [r6, #0]
 80073b6:	f8c0 8000 	str.w	r8, [r0]
 80073ba:	e7e0      	b.n	800737e <__pow5mult+0x5a>
 80073bc:	4638      	mov	r0, r7
 80073be:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80073c2:	bf00      	nop
 80073c4:	080079c4 	.word	0x080079c4

080073c8 <__s2b>:
 80073c8:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
 80073cc:	4606      	mov	r6, r0
 80073ce:	460f      	mov	r7, r1
 80073d0:	f103 0008 	add.w	r0, r3, #8
 80073d4:	2109      	movs	r1, #9
 80073d6:	4698      	mov	r8, r3
 80073d8:	4614      	mov	r4, r2
 80073da:	f7fc fb4d 	bl	8003a78 <__aeabi_idiv>
 80073de:	2100      	movs	r1, #0
 80073e0:	2301      	movs	r3, #1
 80073e2:	e001      	b.n	80073e8 <__s2b+0x20>
 80073e4:	005b      	lsls	r3, r3, #1
 80073e6:	3101      	adds	r1, #1
 80073e8:	4298      	cmp	r0, r3
 80073ea:	dcfb      	bgt.n	80073e4 <__s2b+0x1c>
 80073ec:	4630      	mov	r0, r6
 80073ee:	f7ff fd6f 	bl	8006ed0 <_Balloc>
 80073f2:	9b08      	ldr	r3, [sp, #32]
 80073f4:	6143      	str	r3, [r0, #20]
 80073f6:	2301      	movs	r3, #1
 80073f8:	2c09      	cmp	r4, #9
 80073fa:	4601      	mov	r1, r0
 80073fc:	6103      	str	r3, [r0, #16]
 80073fe:	dd11      	ble.n	8007424 <__s2b+0x5c>
 8007400:	f107 0a09 	add.w	sl, r7, #9
 8007404:	2509      	movs	r5, #9
 8007406:	5d7b      	ldrb	r3, [r7, r5]
 8007408:	220a      	movs	r2, #10
 800740a:	4630      	mov	r0, r6
 800740c:	3501      	adds	r5, #1
 800740e:	3b30      	subs	r3, #48	; 0x30
 8007410:	f7ff ff46 	bl	80072a0 <__multadd>
 8007414:	42a5      	cmp	r5, r4
 8007416:	4601      	mov	r1, r0
 8007418:	dbf5      	blt.n	8007406 <__s2b+0x3e>
 800741a:	eb0a 0504 	add.w	r5, sl, r4
 800741e:	4627      	mov	r7, r4
 8007420:	3d08      	subs	r5, #8
 8007422:	e002      	b.n	800742a <__s2b+0x62>
 8007424:	f107 050a 	add.w	r5, r7, #10
 8007428:	2709      	movs	r7, #9
 800742a:	463c      	mov	r4, r7
 800742c:	e008      	b.n	8007440 <__s2b+0x78>
 800742e:	1beb      	subs	r3, r5, r7
 8007430:	4630      	mov	r0, r6
 8007432:	220a      	movs	r2, #10
 8007434:	5d1b      	ldrb	r3, [r3, r4]
 8007436:	3401      	adds	r4, #1
 8007438:	3b30      	subs	r3, #48	; 0x30
 800743a:	f7ff ff31 	bl	80072a0 <__multadd>
 800743e:	4601      	mov	r1, r0
 8007440:	4544      	cmp	r4, r8
 8007442:	dbf4      	blt.n	800742e <__s2b+0x66>
 8007444:	4608      	mov	r0, r1
 8007446:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
	...

0800744c <_realloc_r>:
 800744c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007450:	4682      	mov	sl, r0
 8007452:	4617      	mov	r7, r2
 8007454:	460e      	mov	r6, r1
 8007456:	b929      	cbnz	r1, 8007464 <_realloc_r+0x18>
 8007458:	4611      	mov	r1, r2
 800745a:	b003      	add	sp, #12
 800745c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007460:	f7ff b970 	b.w	8006744 <_malloc_r>
 8007464:	f107 050b 	add.w	r5, r7, #11
 8007468:	f7ff fbb3 	bl	8006bd2 <__malloc_lock>
 800746c:	f1a6 0908 	sub.w	r9, r6, #8
 8007470:	2d16      	cmp	r5, #22
 8007472:	f8d9 2004 	ldr.w	r2, [r9, #4]
 8007476:	d801      	bhi.n	800747c <_realloc_r+0x30>
 8007478:	2510      	movs	r5, #16
 800747a:	e002      	b.n	8007482 <_realloc_r+0x36>
 800747c:	f035 0507 	bics.w	r5, r5, #7
 8007480:	d401      	bmi.n	8007486 <_realloc_r+0x3a>
 8007482:	42bd      	cmp	r5, r7
 8007484:	d204      	bcs.n	8007490 <_realloc_r+0x44>
 8007486:	230c      	movs	r3, #12
 8007488:	2700      	movs	r7, #0
 800748a:	f8ca 3000 	str.w	r3, [sl]
 800748e:	e153      	b.n	8007738 <_realloc_r+0x2ec>
 8007490:	f022 0b03 	bic.w	fp, r2, #3
 8007494:	45ab      	cmp	fp, r5
 8007496:	f280 8123 	bge.w	80076e0 <_realloc_r+0x294>
 800749a:	4b9e      	ldr	r3, [pc, #632]	; (8007714 <_realloc_r+0x2c8>)
 800749c:	eb09 010b 	add.w	r1, r9, fp
 80074a0:	f8d3 c008 	ldr.w	ip, [r3, #8]
 80074a4:	4561      	cmp	r1, ip
 80074a6:	d007      	beq.n	80074b8 <_realloc_r+0x6c>
 80074a8:	6848      	ldr	r0, [r1, #4]
 80074aa:	f020 0001 	bic.w	r0, r0, #1
 80074ae:	1808      	adds	r0, r1, r0
 80074b0:	6840      	ldr	r0, [r0, #4]
 80074b2:	f010 0f01 	tst.w	r0, #1
 80074b6:	d125      	bne.n	8007504 <_realloc_r+0xb8>
 80074b8:	6848      	ldr	r0, [r1, #4]
 80074ba:	4561      	cmp	r1, ip
 80074bc:	f020 0003 	bic.w	r0, r0, #3
 80074c0:	eb00 080b 	add.w	r8, r0, fp
 80074c4:	d117      	bne.n	80074f6 <_realloc_r+0xaa>
 80074c6:	f105 0e10 	add.w	lr, r5, #16
 80074ca:	45f0      	cmp	r8, lr
 80074cc:	db1c      	blt.n	8007508 <_realloc_r+0xbc>
 80074ce:	eb09 0205 	add.w	r2, r9, r5
 80074d2:	ebc5 0808 	rsb	r8, r5, r8
 80074d6:	609a      	str	r2, [r3, #8]
 80074d8:	f048 0301 	orr.w	r3, r8, #1
 80074dc:	6053      	str	r3, [r2, #4]
 80074de:	4650      	mov	r0, sl
 80074e0:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80074e4:	4637      	mov	r7, r6
 80074e6:	f003 0301 	and.w	r3, r3, #1
 80074ea:	431d      	orrs	r5, r3
 80074ec:	f8c9 5004 	str.w	r5, [r9, #4]
 80074f0:	f7ff fb70 	bl	8006bd4 <__malloc_unlock>
 80074f4:	e120      	b.n	8007738 <_realloc_r+0x2ec>
 80074f6:	45a8      	cmp	r8, r5
 80074f8:	db06      	blt.n	8007508 <_realloc_r+0xbc>
 80074fa:	68cb      	ldr	r3, [r1, #12]
 80074fc:	688a      	ldr	r2, [r1, #8]
 80074fe:	60d3      	str	r3, [r2, #12]
 8007500:	609a      	str	r2, [r3, #8]
 8007502:	e0ee      	b.n	80076e2 <_realloc_r+0x296>
 8007504:	2000      	movs	r0, #0
 8007506:	4601      	mov	r1, r0
 8007508:	f012 0f01 	tst.w	r2, #1
 800750c:	f040 809b 	bne.w	8007646 <_realloc_r+0x1fa>
 8007510:	f856 4c08 	ldr.w	r4, [r6, #-8]
 8007514:	ebc4 0409 	rsb	r4, r4, r9
 8007518:	6862      	ldr	r2, [r4, #4]
 800751a:	f022 0203 	bic.w	r2, r2, #3
 800751e:	2900      	cmp	r1, #0
 8007520:	d056      	beq.n	80075d0 <_realloc_r+0x184>
 8007522:	4561      	cmp	r1, ip
 8007524:	eb02 080b 	add.w	r8, r2, fp
 8007528:	4480      	add	r8, r0
 800752a:	d14a      	bne.n	80075c2 <_realloc_r+0x176>
 800752c:	f105 0110 	add.w	r1, r5, #16
 8007530:	4588      	cmp	r8, r1
 8007532:	db4d      	blt.n	80075d0 <_realloc_r+0x184>
 8007534:	4627      	mov	r7, r4
 8007536:	68e2      	ldr	r2, [r4, #12]
 8007538:	f857 1f08 	ldr.w	r1, [r7, #8]!
 800753c:	60ca      	str	r2, [r1, #12]
 800753e:	6091      	str	r1, [r2, #8]
 8007540:	f1ab 0204 	sub.w	r2, fp, #4
 8007544:	2a24      	cmp	r2, #36	; 0x24
 8007546:	d829      	bhi.n	800759c <_realloc_r+0x150>
 8007548:	2a13      	cmp	r2, #19
 800754a:	4639      	mov	r1, r7
 800754c:	d91b      	bls.n	8007586 <_realloc_r+0x13a>
 800754e:	4630      	mov	r0, r6
 8007550:	f850 1b04 	ldr.w	r1, [r0], #4
 8007554:	60a1      	str	r1, [r4, #8]
 8007556:	6871      	ldr	r1, [r6, #4]
 8007558:	1d06      	adds	r6, r0, #4
 800755a:	2a1b      	cmp	r2, #27
 800755c:	60e1      	str	r1, [r4, #12]
 800755e:	f104 0110 	add.w	r1, r4, #16
 8007562:	d910      	bls.n	8007586 <_realloc_r+0x13a>
 8007564:	6841      	ldr	r1, [r0, #4]
 8007566:	1d30      	adds	r0, r6, #4
 8007568:	6121      	str	r1, [r4, #16]
 800756a:	6871      	ldr	r1, [r6, #4]
 800756c:	1d06      	adds	r6, r0, #4
 800756e:	2a24      	cmp	r2, #36	; 0x24
 8007570:	6161      	str	r1, [r4, #20]
 8007572:	f104 0118 	add.w	r1, r4, #24
 8007576:	d106      	bne.n	8007586 <_realloc_r+0x13a>
 8007578:	6842      	ldr	r2, [r0, #4]
 800757a:	f104 0120 	add.w	r1, r4, #32
 800757e:	61a2      	str	r2, [r4, #24]
 8007580:	6872      	ldr	r2, [r6, #4]
 8007582:	3608      	adds	r6, #8
 8007584:	61e2      	str	r2, [r4, #28]
 8007586:	4630      	mov	r0, r6
 8007588:	460a      	mov	r2, r1
 800758a:	f850 cb04 	ldr.w	ip, [r0], #4
 800758e:	f842 cb04 	str.w	ip, [r2], #4
 8007592:	6876      	ldr	r6, [r6, #4]
 8007594:	604e      	str	r6, [r1, #4]
 8007596:	6841      	ldr	r1, [r0, #4]
 8007598:	6051      	str	r1, [r2, #4]
 800759a:	e005      	b.n	80075a8 <_realloc_r+0x15c>
 800759c:	4638      	mov	r0, r7
 800759e:	4631      	mov	r1, r6
 80075a0:	9301      	str	r3, [sp, #4]
 80075a2:	f7ff faf9 	bl	8006b98 <memmove>
 80075a6:	9b01      	ldr	r3, [sp, #4]
 80075a8:	1962      	adds	r2, r4, r5
 80075aa:	ebc5 0808 	rsb	r8, r5, r8
 80075ae:	609a      	str	r2, [r3, #8]
 80075b0:	f048 0301 	orr.w	r3, r8, #1
 80075b4:	6053      	str	r3, [r2, #4]
 80075b6:	6863      	ldr	r3, [r4, #4]
 80075b8:	f003 0301 	and.w	r3, r3, #1
 80075bc:	431d      	orrs	r5, r3
 80075be:	6065      	str	r5, [r4, #4]
 80075c0:	e08a      	b.n	80076d8 <_realloc_r+0x28c>
 80075c2:	45a8      	cmp	r8, r5
 80075c4:	db04      	blt.n	80075d0 <_realloc_r+0x184>
 80075c6:	68cb      	ldr	r3, [r1, #12]
 80075c8:	688a      	ldr	r2, [r1, #8]
 80075ca:	60d3      	str	r3, [r2, #12]
 80075cc:	609a      	str	r2, [r3, #8]
 80075ce:	e003      	b.n	80075d8 <_realloc_r+0x18c>
 80075d0:	eb02 080b 	add.w	r8, r2, fp
 80075d4:	45a8      	cmp	r8, r5
 80075d6:	db36      	blt.n	8007646 <_realloc_r+0x1fa>
 80075d8:	4620      	mov	r0, r4
 80075da:	68e3      	ldr	r3, [r4, #12]
 80075dc:	f850 2f08 	ldr.w	r2, [r0, #8]!
 80075e0:	60d3      	str	r3, [r2, #12]
 80075e2:	609a      	str	r2, [r3, #8]
 80075e4:	f1ab 0204 	sub.w	r2, fp, #4
 80075e8:	2a24      	cmp	r2, #36	; 0x24
 80075ea:	d828      	bhi.n	800763e <_realloc_r+0x1f2>
 80075ec:	2a13      	cmp	r2, #19
 80075ee:	d91b      	bls.n	8007628 <_realloc_r+0x1dc>
 80075f0:	4633      	mov	r3, r6
 80075f2:	f104 0010 	add.w	r0, r4, #16
 80075f6:	f853 1b04 	ldr.w	r1, [r3], #4
 80075fa:	60a1      	str	r1, [r4, #8]
 80075fc:	6871      	ldr	r1, [r6, #4]
 80075fe:	1d1e      	adds	r6, r3, #4
 8007600:	2a1b      	cmp	r2, #27
 8007602:	60e1      	str	r1, [r4, #12]
 8007604:	d910      	bls.n	8007628 <_realloc_r+0x1dc>
 8007606:	685b      	ldr	r3, [r3, #4]
 8007608:	f104 0018 	add.w	r0, r4, #24
 800760c:	6123      	str	r3, [r4, #16]
 800760e:	1d33      	adds	r3, r6, #4
 8007610:	6871      	ldr	r1, [r6, #4]
 8007612:	1d1e      	adds	r6, r3, #4
 8007614:	2a24      	cmp	r2, #36	; 0x24
 8007616:	6161      	str	r1, [r4, #20]
 8007618:	d106      	bne.n	8007628 <_realloc_r+0x1dc>
 800761a:	685b      	ldr	r3, [r3, #4]
 800761c:	f104 0020 	add.w	r0, r4, #32
 8007620:	61a3      	str	r3, [r4, #24]
 8007622:	6873      	ldr	r3, [r6, #4]
 8007624:	3608      	adds	r6, #8
 8007626:	61e3      	str	r3, [r4, #28]
 8007628:	4632      	mov	r2, r6
 800762a:	4603      	mov	r3, r0
 800762c:	f852 1b04 	ldr.w	r1, [r2], #4
 8007630:	f843 1b04 	str.w	r1, [r3], #4
 8007634:	6871      	ldr	r1, [r6, #4]
 8007636:	6041      	str	r1, [r0, #4]
 8007638:	6852      	ldr	r2, [r2, #4]
 800763a:	605a      	str	r2, [r3, #4]
 800763c:	e052      	b.n	80076e4 <_realloc_r+0x298>
 800763e:	4631      	mov	r1, r6
 8007640:	f7ff faaa 	bl	8006b98 <memmove>
 8007644:	e04e      	b.n	80076e4 <_realloc_r+0x298>
 8007646:	4639      	mov	r1, r7
 8007648:	4650      	mov	r0, sl
 800764a:	f7ff f87b 	bl	8006744 <_malloc_r>
 800764e:	4607      	mov	r7, r0
 8007650:	2800      	cmp	r0, #0
 8007652:	d041      	beq.n	80076d8 <_realloc_r+0x28c>
 8007654:	f8d9 2004 	ldr.w	r2, [r9, #4]
 8007658:	f1a0 0308 	sub.w	r3, r0, #8
 800765c:	f022 0201 	bic.w	r2, r2, #1
 8007660:	444a      	add	r2, r9
 8007662:	4293      	cmp	r3, r2
 8007664:	d104      	bne.n	8007670 <_realloc_r+0x224>
 8007666:	685b      	ldr	r3, [r3, #4]
 8007668:	f023 0803 	bic.w	r8, r3, #3
 800766c:	44d8      	add	r8, fp
 800766e:	e038      	b.n	80076e2 <_realloc_r+0x296>
 8007670:	f1ab 0204 	sub.w	r2, fp, #4
 8007674:	4631      	mov	r1, r6
 8007676:	2a24      	cmp	r2, #36	; 0x24
 8007678:	d828      	bhi.n	80076cc <_realloc_r+0x280>
 800767a:	2a13      	cmp	r2, #19
 800767c:	4603      	mov	r3, r0
 800767e:	d91a      	bls.n	80076b6 <_realloc_r+0x26a>
 8007680:	4634      	mov	r4, r6
 8007682:	f854 3b04 	ldr.w	r3, [r4], #4
 8007686:	1d21      	adds	r1, r4, #4
 8007688:	f840 3b04 	str.w	r3, [r0], #4
 800768c:	6873      	ldr	r3, [r6, #4]
 800768e:	607b      	str	r3, [r7, #4]
 8007690:	1d03      	adds	r3, r0, #4
 8007692:	2a1b      	cmp	r2, #27
 8007694:	d90f      	bls.n	80076b6 <_realloc_r+0x26a>
 8007696:	6864      	ldr	r4, [r4, #4]
 8007698:	6044      	str	r4, [r0, #4]
 800769a:	1d0c      	adds	r4, r1, #4
 800769c:	6849      	ldr	r1, [r1, #4]
 800769e:	1d18      	adds	r0, r3, #4
 80076a0:	6059      	str	r1, [r3, #4]
 80076a2:	1d03      	adds	r3, r0, #4
 80076a4:	1d21      	adds	r1, r4, #4
 80076a6:	2a24      	cmp	r2, #36	; 0x24
 80076a8:	d105      	bne.n	80076b6 <_realloc_r+0x26a>
 80076aa:	6862      	ldr	r2, [r4, #4]
 80076ac:	6042      	str	r2, [r0, #4]
 80076ae:	684a      	ldr	r2, [r1, #4]
 80076b0:	3108      	adds	r1, #8
 80076b2:	605a      	str	r2, [r3, #4]
 80076b4:	3308      	adds	r3, #8
 80076b6:	4608      	mov	r0, r1
 80076b8:	461a      	mov	r2, r3
 80076ba:	f850 4b04 	ldr.w	r4, [r0], #4
 80076be:	f842 4b04 	str.w	r4, [r2], #4
 80076c2:	6849      	ldr	r1, [r1, #4]
 80076c4:	6059      	str	r1, [r3, #4]
 80076c6:	6843      	ldr	r3, [r0, #4]
 80076c8:	6053      	str	r3, [r2, #4]
 80076ca:	e001      	b.n	80076d0 <_realloc_r+0x284>
 80076cc:	f7ff fa64 	bl	8006b98 <memmove>
 80076d0:	4650      	mov	r0, sl
 80076d2:	4631      	mov	r1, r6
 80076d4:	f7fe ff24 	bl	8006520 <_free_r>
 80076d8:	4650      	mov	r0, sl
 80076da:	f7ff fa7b 	bl	8006bd4 <__malloc_unlock>
 80076de:	e02b      	b.n	8007738 <_realloc_r+0x2ec>
 80076e0:	46d8      	mov	r8, fp
 80076e2:	464c      	mov	r4, r9
 80076e4:	ebc5 0308 	rsb	r3, r5, r8
 80076e8:	6862      	ldr	r2, [r4, #4]
 80076ea:	2b0f      	cmp	r3, #15
 80076ec:	d914      	bls.n	8007718 <_realloc_r+0x2cc>
 80076ee:	1961      	adds	r1, r4, r5
 80076f0:	f002 0201 	and.w	r2, r2, #1
 80076f4:	4315      	orrs	r5, r2
 80076f6:	f043 0201 	orr.w	r2, r3, #1
 80076fa:	18cb      	adds	r3, r1, r3
 80076fc:	6065      	str	r5, [r4, #4]
 80076fe:	604a      	str	r2, [r1, #4]
 8007700:	4650      	mov	r0, sl
 8007702:	685a      	ldr	r2, [r3, #4]
 8007704:	3108      	adds	r1, #8
 8007706:	f042 0201 	orr.w	r2, r2, #1
 800770a:	605a      	str	r2, [r3, #4]
 800770c:	f7fe ff08 	bl	8006520 <_free_r>
 8007710:	e00d      	b.n	800772e <_realloc_r+0x2e2>
 8007712:	bf00      	nop
 8007714:	200001dc 	.word	0x200001dc
 8007718:	eb04 0308 	add.w	r3, r4, r8
 800771c:	f002 0201 	and.w	r2, r2, #1
 8007720:	ea48 0202 	orr.w	r2, r8, r2
 8007724:	6062      	str	r2, [r4, #4]
 8007726:	685a      	ldr	r2, [r3, #4]
 8007728:	f042 0201 	orr.w	r2, r2, #1
 800772c:	605a      	str	r2, [r3, #4]
 800772e:	4650      	mov	r0, sl
 8007730:	f104 0708 	add.w	r7, r4, #8
 8007734:	f7ff fa4e 	bl	8006bd4 <__malloc_unlock>
 8007738:	4638      	mov	r0, r7
 800773a:	b003      	add	sp, #12
 800773c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08007740 <__isinfd>:
 8007740:	460b      	mov	r3, r1
 8007742:	4241      	negs	r1, r0
 8007744:	4301      	orrs	r1, r0
 8007746:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800774a:	ea42 73d1 	orr.w	r3, r2, r1, lsr #31
 800774e:	f1c3 43fe 	rsb	r3, r3, #2130706432	; 0x7f000000
 8007752:	f503 0370 	add.w	r3, r3, #15728640	; 0xf00000
 8007756:	4258      	negs	r0, r3
 8007758:	ea40 0303 	orr.w	r3, r0, r3
 800775c:	17d8      	asrs	r0, r3, #31
 800775e:	3001      	adds	r0, #1
 8007760:	4770      	bx	lr

08007762 <__isnand>:
 8007762:	4602      	mov	r2, r0
 8007764:	4240      	negs	r0, r0
 8007766:	4310      	orrs	r0, r2
 8007768:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800776c:	ea43 70d0 	orr.w	r0, r3, r0, lsr #31
 8007770:	f1c0 40fe 	rsb	r0, r0, #2130706432	; 0x7f000000
 8007774:	f500 0070 	add.w	r0, r0, #15728640	; 0xf00000
 8007778:	0fc0      	lsrs	r0, r0, #31
 800777a:	4770      	bx	lr

0800777c <_sbrk_r>:
 800777c:	b538      	push	{r3, r4, r5, lr}
 800777e:	4c07      	ldr	r4, [pc, #28]	; (800779c <_sbrk_r+0x20>)
 8007780:	4605      	mov	r5, r0
 8007782:	4608      	mov	r0, r1
 8007784:	2300      	movs	r3, #0
 8007786:	6023      	str	r3, [r4, #0]
 8007788:	f7fb ff10 	bl	80035ac <_sbrk>
 800778c:	f1b0 3fff 	cmp.w	r0, #4294967295
 8007790:	d102      	bne.n	8007798 <_sbrk_r+0x1c>
 8007792:	6823      	ldr	r3, [r4, #0]
 8007794:	b103      	cbz	r3, 8007798 <_sbrk_r+0x1c>
 8007796:	602b      	str	r3, [r5, #0]
 8007798:	bd38      	pop	{r3, r4, r5, pc}
 800779a:	bf00      	nop
 800779c:	20001284 	.word	0x20001284

080077a0 <strcmp>:
 80077a0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80077a4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80077a8:	2a01      	cmp	r2, #1
 80077aa:	bf28      	it	cs
 80077ac:	429a      	cmpcs	r2, r3
 80077ae:	d0f7      	beq.n	80077a0 <strcmp>
 80077b0:	eba2 0003 	sub.w	r0, r2, r3
 80077b4:	4770      	bx	lr

080077b6 <strlen>:
 80077b6:	4603      	mov	r3, r0
 80077b8:	43c0      	mvns	r0, r0
 80077ba:	f813 2b01 	ldrb.w	r2, [r3], #1
 80077be:	2a00      	cmp	r2, #0
 80077c0:	d1fb      	bne.n	80077ba <strlen+0x4>
 80077c2:	18c0      	adds	r0, r0, r3
 80077c4:	4770      	bx	lr

080077c6 <_calloc_r>:
 80077c6:	b510      	push	{r4, lr}
 80077c8:	4351      	muls	r1, r2
 80077ca:	f7fe ffbb 	bl	8006744 <_malloc_r>
 80077ce:	4604      	mov	r4, r0
 80077d0:	b318      	cbz	r0, 800781a <_calloc_r+0x54>
 80077d2:	f850 2c04 	ldr.w	r2, [r0, #-4]
 80077d6:	f022 0203 	bic.w	r2, r2, #3
 80077da:	3a04      	subs	r2, #4
 80077dc:	2a24      	cmp	r2, #36	; 0x24
 80077de:	d819      	bhi.n	8007814 <_calloc_r+0x4e>
 80077e0:	2a13      	cmp	r2, #19
 80077e2:	4603      	mov	r3, r0
 80077e4:	d90f      	bls.n	8007806 <_calloc_r+0x40>
 80077e6:	2100      	movs	r1, #0
 80077e8:	f840 1b04 	str.w	r1, [r0], #4
 80077ec:	1d03      	adds	r3, r0, #4
 80077ee:	2a1b      	cmp	r2, #27
 80077f0:	6061      	str	r1, [r4, #4]
 80077f2:	d908      	bls.n	8007806 <_calloc_r+0x40>
 80077f4:	6041      	str	r1, [r0, #4]
 80077f6:	1d18      	adds	r0, r3, #4
 80077f8:	6059      	str	r1, [r3, #4]
 80077fa:	1d03      	adds	r3, r0, #4
 80077fc:	2a24      	cmp	r2, #36	; 0x24
 80077fe:	d102      	bne.n	8007806 <_calloc_r+0x40>
 8007800:	6041      	str	r1, [r0, #4]
 8007802:	6059      	str	r1, [r3, #4]
 8007804:	3308      	adds	r3, #8
 8007806:	461a      	mov	r2, r3
 8007808:	2100      	movs	r1, #0
 800780a:	f842 1b04 	str.w	r1, [r2], #4
 800780e:	6059      	str	r1, [r3, #4]
 8007810:	6051      	str	r1, [r2, #4]
 8007812:	e002      	b.n	800781a <_calloc_r+0x54>
 8007814:	2100      	movs	r1, #0
 8007816:	f000 f802 	bl	800781e <memset>
 800781a:	4620      	mov	r0, r4
 800781c:	bd10      	pop	{r4, pc}

0800781e <memset>:
 800781e:	b2c9      	uxtb	r1, r1
 8007820:	1882      	adds	r2, r0, r2
 8007822:	4603      	mov	r3, r0
 8007824:	e001      	b.n	800782a <memset+0xc>
 8007826:	f803 1b01 	strb.w	r1, [r3], #1
 800782a:	4293      	cmp	r3, r2
 800782c:	d3fb      	bcc.n	8007826 <memset+0x8>
 800782e:	4770      	bx	lr
 8007830:	70706148 	.word	0x70706148
 8007834:	72612079 	.word	0x72612079
 8007838:	68742065 	.word	0x68742065
 800783c:	2065736f 	.word	0x2065736f
 8007840:	206f6877 	.word	0x206f6877
 8007844:	776f6e6b 	.word	0x776f6e6b
 8007848:	65687420 	.word	0x65687420
 800784c:	72612079 	.word	0x72612079
 8007850:	70732065 	.word	0x70732065
 8007854:	74697269 	.word	0x74697269
 8007858:	6c6c6175 	.word	0x6c6c6175
 800785c:	6f702079 	.word	0x6f702079
 8007860:	203b726f 	.word	0x203b726f
 8007864:	0000000a 	.word	0x0000000a
 8007868:	20656854 	.word	0x20656854
 800786c:	676e696b 	.word	0x676e696b
 8007870:	206d6f64 	.word	0x206d6f64
 8007874:	6820666f 	.word	0x6820666f
 8007878:	65766165 	.word	0x65766165
 800787c:	6562206e 	.word	0x6562206e
 8007880:	676e6f6c 	.word	0x676e6f6c
 8007884:	6f742073 	.word	0x6f742073
 8007888:	65687420 	.word	0x65687420
 800788c:	000a216d 	.word	0x000a216d
 8007890:	20776f48 	.word	0x20776f48
 8007894:	796e616d 	.word	0x796e616d
 8007898:	65796520 	.word	0x65796520
 800789c:	6f642073 	.word	0x6f642073
 80078a0:	4d207365 	.word	0x4d207365
 80078a4:	69737369 	.word	0x69737369
 80078a8:	70697373 	.word	0x70697373
 80078ac:	69722069 	.word	0x69722069
 80078b0:	20726576 	.word	0x20726576
 80078b4:	65766168 	.word	0x65766168
 80078b8:	00000a3f 	.word	0x00000a3f
 80078bc:	63697551 	.word	0x63697551
 80078c0:	7262206b 	.word	0x7262206b
 80078c4:	206e776f 	.word	0x206e776f
 80078c8:	20786f66 	.word	0x20786f66
 80078cc:	706d756a 	.word	0x706d756a
 80078d0:	6f206465 	.word	0x6f206465
 80078d4:	20726576 	.word	0x20726576
 80078d8:	20656874 	.word	0x20656874
 80078dc:	797a616c 	.word	0x797a616c
 80078e0:	676f6420 	.word	0x676f6420
 80078e4:	00000a21 	.word	0x00000a21
 80078e8:	6c343025 	.word	0x6c343025
 80078ec:	00000a58 	.word	0x00000a58
 80078f0:	0000203e 	.word	0x0000203e
 80078f4:	70616548 	.word	0x70616548
 80078f8:	646e6120 	.word	0x646e6120
 80078fc:	61747320 	.word	0x61747320
 8007900:	63206b63 	.word	0x63206b63
 8007904:	696c6c6f 	.word	0x696c6c6f
 8007908:	6e6f6973 	.word	0x6e6f6973
 800790c:	0000000a 	.word	0x0000000a
 8007910:	74697865 	.word	0x74697865
 8007914:	00000000 	.word	0x00000000

08007918 <zeroes.3596>:
 8007918:	30303030 30303030 30303030 30303030     0000000000000000
 8007928:	33323130 37363534 42413938 46454443     0123456789ABCDEF
 8007938:	464e4900 666e6900 4e414e00 6e616e00     .INF.inf.NAN.nan
 8007948:	32313000 36353433 61393837 65646362     .0123456789abcde
 8007958:	00300066                                f.0.

0800795c <blanks.3595>:
 800795c:	20202020 20202020 20202020 20202020                     
 800796c:	69666e49 7974696e 4e614e00 00004300     Infinity.NaN.C..

0800797c <_global_impure_ptr>:
 800797c:	200000d8                                ... 

08007980 <charset>:
 8007980:	080079b6                                .y..

08007984 <lconv>:
 8007984:	080079b4 080079b5 080079b5 080079b5     .y...y...y...y..
 8007994:	080079b5 080079b5 080079b5 080079b5     .y...y...y...y..
 80079a4:	080079b5 080079b5 ffffffff ffffffff     .y...y..........
 80079b4:	5349002e 38382d4f 312d3935 00000000     ..ISO-8859-1....

080079c4 <p05.2463>:
 80079c4:	00000005 00000019 0000007d              ........}...

080079d0 <__mprec_tens>:
 80079d0:	00000000 3ff00000 00000000 40240000     .......?......$@
 80079e0:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
 80079f0:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
 8007a00:	00000000 412e8480 00000000 416312d0     .......A......cA
 8007a10:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
 8007a20:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
 8007a30:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
 8007a40:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
 8007a50:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
 8007a60:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
 8007a70:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
 8007a80:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
 8007a90:	79d99db4 44ea7843                       ...yCx.D

08007a98 <__mprec_bigtens>:
 8007a98:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
 8007aa8:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
 8007ab8:	7f73bf3c 75154fdd                       <.s..O.u

08007ac0 <__mprec_tinytens>:
 8007ac0:	97d889bc 3c9cd2b2 d5a8a733 3949f623     .......<3...#.I9
 8007ad0:	44f4a73d 32a50ffd cf8c979d 255bba08     =..D...2......[%
 8007ae0:	64ac6f43 0ac80628                       Co.d(...
