21-228-13:23:00.261 00     UT_RUNPROC/99       
21-228-13:23:00.261 00     UT_RUNPROC/100      ; Build the database prefix using SC and CPU definitions from cfe_utils.h
21-228-13:23:00.261 00     UT_RUNPROC/101      local db_prefix, cpu_prefix
21-228-13:23:00.261 00     UT_RUNPROC/102      
21-228-13:23:00.261 00     UT_RUNPROC/103      ; If SC is set, use it
21-228-13:23:00.261 00     UT_RUNPROC/104      if (SC <> "") then
21-228-13:23:00.261 00     UT_RUNPROC/105        db_prefix = SC
21-228-13:23:00.262 00     UT_RUNPROC/106      endif
21-228-13:23:00.262 00     UT_RUNPROC/107      
21-228-13:23:00.262 00     UT_RUNPROC/109      db_prefix = db_prefix & CPU_CFG
21-228-13:23:00.262 00     UT_RUNPROC/110      
21-228-13:23:00.262 00     UT_RUNPROC/111      cpu_prefix = db_prefix
21-228-13:23:00.262 00     UT_RUNPROC/112      
21-228-13:23:00.262 00     UT_RUNPROC/113      ; Set the database prefix for CPU1
21-228-13:23:00.262 00     UT_RUNPROC/114      if (numCPUs > 1) then
21-228-13:23:00.262 00     UT_RUNPROC/116      endif
21-228-13:23:00.262 00     UT_RUNPROC/117      
21-228-13:23:00.262 00     UT_RUNPROC/118      ; setup the database mnemonics for CPU1
21-228-13:23:00.281 00     UT_RUNPROC/119      local cksumItem = cpu_prefix & "_ES_CKSUM"
21-228-13:23:00.281 00     UT_RUNPROC/120      local cfeMajorVerItem = cpu_prefix & "_ES_CFEMAJORVER"
21-228-13:23:00.281 00     UT_RUNPROC/121      local cfeMinorVerItem = cpu_prefix & "_ES_CFEMINORVER"
21-228-13:23:00.281 00     UT_RUNPROC/122      local cfeRevisionItem = cpu_prefix & "_ES_CFEREVISION"
21-228-13:23:00.281 00     UT_RUNPROC/123      local cfeMissionRevItem = cpu_prefix & "_ES_CFEMSNREV"
21-228-13:23:00.282 00     UT_RUNPROC/124      local osMajorVerItem = cpu_prefix & "_ES_OSMAJORVER"
21-228-13:23:00.282 00     UT_RUNPROC/125      local osMinorVerItem = cpu_prefix & "_ES_OSMINORVER"
21-228-13:23:00.282 00     UT_RUNPROC/126      local osRevisionItem = cpu_prefix & "_ES_OSREVISION"
21-228-13:23:00.282 00     UT_RUNPROC/127      local osMissionRevItem = cpu_prefix & "_ES_OSMISSIONREV"
21-228-13:23:00.282 00     UT_RUNPROC/128      
21-228-13:23:00.282 00     UT_RUNPROC/129      ;
21-228-13:23:00.282 00     UT_RUNPROC/130      ; Output FSW configuration information
21-228-13:23:00.282 00     UT_RUNPROC/131      ;
21-228-13:23:00.282 00     UT_RUNPROC/132      write "****************** FSW Configuration ******************"
21-228-13:23:00.282 00     SPR-I:OPRO         ****************** FSW Configuration ******************
21-228-13:23:00.282 00     UT_RUNPROC/134      if (numCPUs = 1) then
21-228-13:23:00.282 00     UT_RUNPROC/135        write "        Checksum:    ", {cksumItem}
21-228-13:23:00.282 00     SPR-I:OPRO                 Checksum:    29237
21-228-13:23:00.282 00     UT_RUNPROC/136        write "        cFE Version: ", {cfeMajorVerItem} & "." & {cfeMinorVerItem} & "." & {cfeRevisionItem} & "." & {cfeMissionRevItem}
21-228-13:23:00.282 00     SPR-I:OPRO                 cFE Version: 6.7.99.0
21-228-13:23:00.282 00     UT_RUNPROC/137        write "        OS Version:  ", {osMajorVerItem} & "." & {osMinorVerItem} & "." & {osRevisionItem} & "." & {osMissionRevItem}
21-228-13:23:00.283 00     SPR-I:OPRO                 OS Version:  5.0.0.255
21-228-13:23:00.283 00     UT_RUNPROC/138        write " "
21-228-13:23:00.283 00     SPR-I:OPRO          
21-228-13:23:00.283 00     UT_RUNPROC/139      endif
21-228-13:23:00.283 00     UT_RUNPROC/140      
21-228-13:23:00.283 00     UT_RUNPROC/141      if (numCPUs >= 2) then
21-228-13:23:00.283 00     UT_RUNPROC/166      endif
21-228-13:23:00.283 00     UT_RUNPROC/167      
21-228-13:23:00.283 00     UT_RUNPROC/168      ; This proc only supports up to 3 CPUs.
21-228-13:23:00.283 00     UT_RUNPROC/169      ; If there are more than 3, the additional CPUs must be added below
21-228-13:23:00.283 00     UT_RUNPROC/170      if (numCPUs = 3) then
21-228-13:23:00.283 00     UT_RUNPROC/189      endif
21-228-13:23:00.283 00     UT_RUNPROC/190      
21-228-13:23:00.283 00     UT_RUNPROC/191      write "        Connection Status"
21-228-13:23:00.283 00     SPR-I:OPRO                 Connection Status
21-228-13:23:00.283 00     UT_RUNPROC/192      write "        -----------------"
21-228-13:23:00.283 00     SPR-I:OPRO                 -----------------
21-228-13:23:00.283 00     UT_RUNPROC/193      write "        CFDP: ", %select(packet_valid("my_entity_id"),"UP","DOWN")
21-228-13:23:00.283 00     SPR-I:OPRO                 CFDP: DOWN
21-228-13:23:00.283 00     UT_RUNPROC/194      write "        UDP: ", p@GSE_ICHAN
21-228-13:23:00.283 00     SPR-I:OPRO                 UDP:  UP 
21-228-13:23:00.283 00     UT_RUNPROC/195      write "        SWTS: ", p@GSE_SCHAN
21-228-13:23:00.283 00     SPR-I:OPRO                 SWTS:  UNK
21-228-13:23:00.283 00     UT_RUNPROC/196      ; write "        ITOS: ", p@GSE_ZCHAN
21-228-13:23:00.283 00     UT_RUNPROC/197      
21-228-13:23:00.283 00     UT_RUNPROC/199      gds_label = ""
21-228-13:23:00.283 00     UT_RUNPROC/200      gds_version = "N/A"
21-228-13:23:00.284 00     UT_RUNPROC/201      
21-228-13:23:00.284 00     UT_RUNPROC/202      #ifdef GDS_EXISTS
21-228-13:23:00.284 00     UT_RUNPROC/203        write "        GDS:  ", %select(packet_valid("GDS_EXECUTOR_SIMULATION_TIME"),"UP", "DOWN")
21-228-13:23:00.284 00     UT_RUNPROC/204        if (GSE_HCHAN = 1) then
21-228-13:23:00.284 00     UT_RUNPROC/205          gds_label = "GDS"
21-228-13:23:00.284 00     UT_RUNPROC/206          gds_version = GDS_EXECUTOR_GDS_VERSION_VALUE
21-228-13:23:00.284 00     UT_RUNPROC/207        endif
21-228-13:23:00.284 00     UT_RUNPROC/208      #endif
21-228-13:23:00.284 00     UT_RUNPROC/209      
21-228-13:23:00.284 00     UT_RUNPROC/211      write "        CMD / TLM Path"
21-228-13:23:00.284 00     SPR-I:OPRO         
21-228-13:23:00.284 00     UT_RUNPROC/211      write "        CMD / TLM Path"
21-228-13:23:00.284 00     SPR-I:OPRO                 CMD / TLM Path
21-228-13:23:00.284 00     UT_RUNPROC/212      write "        --------------"
21-228-13:23:00.284 00     SPR-I:OPRO                 --------------
21-228-13:23:00.284 00     UT_RUNPROC/213      if (GSE_ICHAN = 1) then
21-228-13:23:00.284 00     UT_RUNPROC/214        cmd_tlm_path = "UDP"
21-228-13:23:00.284 00     UT_RUNPROC/219      endif
21-228-13:23:00.284 00     UT_RUNPROC/220      
21-228-13:23:00.284 00     UT_RUNPROC/221      write "        ", cmd_tlm_path
21-228-13:23:00.284 00     SPR-I:OPRO                 UDP
21-228-13:23:00.284 00     UT_RUNPROC/222      write "        ", gds_label
21-228-13:23:00.285 00     SPR-I:OPRO                 
21-228-13:23:00.285 00     UT_RUNPROC/224      write "        ASIST / GDS Configuration"
21-228-13:23:00.285 00     SPR-I:OPRO         
21-228-13:23:00.285 00     UT_RUNPROC/224      write "        ASIST / GDS Configuration"
21-228-13:23:00.285 00     SPR-I:OPRO                 ASIST / GDS Configuration
21-228-13:23:00.285 00     UT_RUNPROC/225      write "        -------------------------"
21-228-13:23:00.285 00     SPR-I:OPRO                 -------------------------
21-228-13:23:00.285 00     UT_RUNPROC/226      write "        Workstation: ", %upper(%liv(LOCALHOST))
21-228-13:23:00.285 00     SPR-I:OPRO                 Workstation: GS582CFSLAB4
21-228-13:23:00.285 00     UT_RUNPROC/227      write "        Account: ", %env("ACCOUNT")
21-228-13:23:00.285 00     SPR-I:OPRO                 Account: cfs_test
21-228-13:23:00.285 00     UT_RUNPROC/228      write "        Version: ", ASIST_VERSION
21-228-13:23:00.285 00     SPR-I:OPRO                 Version: 21.0.7
21-228-13:23:00.285 00     UT_RUNPROC/229      write "        Tlm DB:  Version: ",vidtlm.version, "  Date: ", tlmdbdate, "  Time: ", vidtlm.timeof
21-228-13:23:00.285 00     SPR-I:OPRO                 Tlm DB:  Version: 1.983  Date: 07-13-21  Time: 10:22:58 AM.
21-228-13:23:00.285 00     UT_RUNPROC/230      write "        Cmd DB:  Version: ",%rpad(command_parm_attr("verid_cmd", "version", "description"),4," "),"  Date: ",cmddbdate,"  Time: ",command_parm_attr("verid_cmd", "timeof", "description")
21-228-13:23:00.285 00     SPR-I:OPRO                 Cmd DB:  Version: 1.51  Date: 05-21-21  Time: 08:24:49 AM.EDT
21-228-13:23:00.285 00     UT_RUNPROC/231      
21-228-13:23:00.285 00     UT_RUNPROC/232      #ifdef GDS_EXISTS
21-228-13:23:00.285 00     UT_RUNPROC/233        write "        GDS: ", gds_version
21-228-13:23:00.285 00     UT_RUNPROC/234      #endif
21-228-13:23:00.285 00     UT_RUNPROC/235      
21-228-13:23:00.285 00     UT_RUNPROC/237      write "        Telemetry Info"
21-228-13:23:00.285 00     SPR-I:OPRO         
21-228-13:23:00.286 00     UT_RUNPROC/237      write "        Telemetry Info"
21-228-13:23:00.286 00     SPR-I:OPRO                 Telemetry Info
21-228-13:23:00.286 00     UT_RUNPROC/238      write "        --------------"
21-228-13:23:00.286 00     SPR-I:OPRO                 --------------
21-228-13:23:00.286 00     UT_RUNPROC/240      write "        Pkt Loss Count: N/A"
21-228-13:23:00.286 00     SPR-I:OPRO                 Pkt Loss Count: N/A
21-228-13:23:00.286 00     UT_RUNPROC/241      write "****************  End FSW Configuration ***************"
21-228-13:23:00.286 00     SPR-I:OPRO         ****************  End FSW Configuration ***************
21-228-13:23:00.286 00     UT_RUNPROC/242      ;
21-228-13:23:00.286 00     UT_RUNPROC/243      ; Start the procedure
21-228-13:23:00.286 00     UT_RUNPROC/244      ;
21-228-13:23:00.286 00     UT_RUNPROC/245      write "Starting Procedure.... ", proc_to_run
21-228-13:23:00.286 00     SPR-I:OPRO         Starting Procedure.... scx_cpu1_md_symtab
21-228-13:23:00.286 00     UT_RUNPROC/246      rstol_dir = "rstol 'start " & proc_to_run & "'"
21-228-13:23:00.286 00     UT_RUNPROC/247      stime = %gmt
21-228-13:23:00.286 00     UT_RUNPROC/248      native(rstol_dir)
21-228-13:23:00.396 00     SPR-I:OPRI     --> start scx_cpu1_md_symtab
21-228-13:23:00.396 00     SPR-W:STS          "/s/opr/accounts/cfs_test/prc/scx_cpu1_md_symtab.prc" has been modified since last compile
21-228-13:23:00.396 00     SPR-I:STS          Source file modification date: 21/08/16 13:14:16.000
21-228-13:23:00.396 00     SPR-I:STS          Compiled file creation date  : 21/08/16 12:41:35.000
21-228-13:23:00.396 00     SPR-I:OPRO         Recompile it? (Y/N) 
21-228-13:23:03.784 00     SPR-I:OPRI     --> y
21-228-13:23:05.997 00     SPR-I:STS          Loading file /s/opr/accounts/cfs_test/prc/scx_cpu1_md_symtab.i
21-228-13:23:06.043 00     SPR-I:STS          Procedure SCX_CPU1_MD_SYMTAB started
21-228-13:23:06.045 00 SCX_CPU1_MD_SY/2        ;*******************************************************************************
21-228-13:23:06.045 00 SCX_CPU1_MD_SY/3        ;  Test Name:  MD_SymTab
21-228-13:23:06.045 00 SCX_CPU1_MD_SY/4        ;  Test Level: Build Verification 
21-228-13:23:06.045 00 SCX_CPU1_MD_SY/5        ;  Test Type:  Functional
21-228-13:23:06.045 00 SCX_CPU1_MD_SY/6        ;            
21-228-13:23:06.045 00 SCX_CPU1_MD_SY/7        ;  Test Description
21-228-13:23:06.045 00 SCX_CPU1_MD_SY/8        ;   The purpose of this test is to verify the Memory Dwell (MD) Symbol Table
21-228-13:23:06.045 00 SCX_CPU1_MD_SY/9        ;   functionality of the Core Flight System (CFS). Symbol Table support is
21-228-13:23:06.045 00 SCX_CPU1_MD_SY/10       ;   optional and thus provided in a separate test. If the mission provides
21-228-13:23:06.045 00 SCX_CPU1_MD_SY/11       ;   Symbol Table support, this test can be used to verify its functionality.
21-228-13:23:06.045 00 SCX_CPU1_MD_SY/12       ;   
21-228-13:23:06.046 00 SCX_CPU1_MD_SY/13       ;
21-228-13:23:06.046 00 SCX_CPU1_MD_SY/14       ;  Requirements Tested
21-228-13:23:06.046 00 SCX_CPU1_MD_SY/15       ;    MD1004     If MD accepts any command as valid, MD shall execute the
21-228-13:23:06.046 00 SCX_CPU1_MD_SY/16       ;               command, increment the MD Valid Command Counter and issue an
21-228-13:23:06.046 00 SCX_CPU1_MD_SY/17       ;               event message.
21-228-13:23:06.046 00 SCX_CPU1_MD_SY/18       ;    MD1005     If MD rejects any command, MD shall abort the command execution,;               increment the MD Command Rejected Counter and issue an event
21-228-13:23:06.046 00 SCX_CPU1_MD_SY/19       ;               message.
21-228-13:23:06.046 00 SCX_CPU1_MD_SY/20       ;    MD2000     Upon receipt of a Start Dwell command, MD shall identify the
21-228-13:23:06.046 00 SCX_CPU1_MD_SY/21       ;               command-specified tables as ENABLED and start processing the
21-228-13:23:06.046 00 SCX_CPU1_MD_SY/22       ;               command-specified memory dwell tables, starting with the first
21-228-13:23:06.046 00 SCX_CPU1_MD_SY/23       ;               entry, until one of the following:
21-228-13:23:06.060 00 SCX_CPU1_MD_SY/24       ;                       a) an entry that has a zero value for the Number of
21-228-13:23:06.060 00 SCX_CPU1_MD_SY/25       ;                           Bytes field
21-228-13:23:06.060 00 SCX_CPU1_MD_SY/26       ;                       b) until it has processed the last entry in a Dwell
21-228-13:23:06.060 00 SCX_CPU1_MD_SY/27       ;                          Table
21-228-13:23:06.060 00 SCX_CPU1_MD_SY/28       ;    MD3000     During each memory dwell cycle, MD shall collect data specified
21-228-13:23:06.060 00 SCX_CPU1_MD_SY/29       ;               in each enabled memory dwell table which contains the
21-228-13:23:06.060 00 SCX_CPU1_MD_SY/30       ;               following:
21-228-13:23:06.060 00 SCX_CPU1_MD_SY/31       ;                       a) Table ID
21-228-13:23:06.060 00 SCX_CPU1_MD_SY/32       ;                       b) <Optional> signature
21-228-13:23:06.060 00 SCX_CPU1_MD_SY/33       ;                       c) For each desired sample up to <PLATFORM_DEFINED>
21-228-13:23:06.060 00 SCX_CPU1_MD_SY/34       ;                          entries:
21-228-13:23:06.060 00 SCX_CPU1_MD_SY/35       ;                               1) address
21-228-13:23:06.060 00 SCX_CPU1_MD_SY/36       ;                               2) number of bytes
21-228-13:23:06.060 00 SCX_CPU1_MD_SY/37       ;                               3) delay between samples
21-228-13:23:06.060 00 SCX_CPU1_MD_SY/38       ;    MD3000.1   <OPTIONAL> Symbol Name and offset can be used in lieu of an
21-228-13:23:06.060 00 SCX_CPU1_MD_SY/39       ;		absolute address.
21-228-13:23:06.060 00 SCX_CPU1_MD_SY/40       ;    MD3001     When MD collects all of the data specified in a memory dwell
21-228-13:23:06.061 00 SCX_CPU1_MD_SY/41       ;               table (as defined in MD3000.2), MD shall issue a memory dwell
21-228-13:23:06.061 00 SCX_CPU1_MD_SY/42       ;               message containing the following:
21-228-13:23:06.061 00 SCX_CPU1_MD_SY/43       ;                       a) Table ID
21-228-13:23:06.061 00 SCX_CPU1_MD_SY/44       ;                       b) <OPTIONAL> Signature
21-228-13:23:06.061 00 SCX_CPU1_MD_SY/45       ;                       c) Number of bytes sampled
21-228-13:23:06.061 00 SCX_CPU1_MD_SY/46       ;                       d) Data
21-228-13:23:06.061 00 SCX_CPU1_MD_SY/47       ;    MD3002     Upon receipt of a Table Load, MD shall verify the contents of
21-228-13:23:06.061 00 SCX_CPU1_MD_SY/48       ;               the table and if the table is invalid, reject the table.
21-228-13:23:06.061 00 SCX_CPU1_MD_SY/49       ;    MD3002.2   If any address fails validation, MD shall reject the table.
21-228-13:23:06.061 00 SCX_CPU1_MD_SY/50       ;               Validation includes:
21-228-13:23:06.061 00 SCX_CPU1_MD_SY/51       ;                       a) If a symbolic address is specified, Symbol Table is
21-228-13:23:06.061 00 SCX_CPU1_MD_SY/52       ;                          present and symbolic address is contained in the
21-228-13:23:06.061 00 SCX_CPU1_MD_SY/53       ;                          Symbol Table.
21-228-13:23:06.061 00 SCX_CPU1_MD_SY/54       ;                       b) resolved address (numerical value of symbolic address;                          + offset address) is within valid range
21-228-13:23:06.061 00 SCX_CPU1_MD_SY/55       ;                       c) if resolved address is specified for a 2-byte dwell,
21-228-13:23:06.061 00 SCX_CPU1_MD_SY/56       ;                          address is an even value,
21-228-13:23:06.061 00 SCX_CPU1_MD_SY/57       ;                       d) if resolved address is specified for a 4-byte dwell,
21-228-13:23:06.061 00 SCX_CPU1_MD_SY/58       ;                          address is an integral multiple of 4
21-228-13:23:06.061 00 SCX_CPU1_MD_SY/59       ;    MD3002.4   <OPTIONAL> Symbol Name and offset can be used in lieu of an
21-228-13:23:06.061 00 SCX_CPU1_MD_SY/60       ;		absolute address.
21-228-13:23:06.061 00 SCX_CPU1_MD_SY/61       ;    MD4000     Upon receipt of a Jam Dwell command, MD shall update the
21-228-13:23:06.061 00 SCX_CPU1_MD_SY/62       ;               command-specified memory dwell table with the command-specified
21-228-13:23:06.061 00 SCX_CPU1_MD_SY/63       ;               information:
21-228-13:23:06.061 00 SCX_CPU1_MD_SY/64       ;                       a) Dwell Table Index
21-228-13:23:06.061 00 SCX_CPU1_MD_SY/65       ;                       b) Address
21-228-13:23:06.061 00 SCX_CPU1_MD_SY/66       ;                       c) Number of bytes (0,1,2 or 4)
21-228-13:23:06.061 00 SCX_CPU1_MD_SY/67       ;                       d) Delay Between Samples
21-228-13:23:06.061 00 SCX_CPU1_MD_SY/68       ;    MD4000.2   If the command-specified address fails validation, MD shall
21-228-13:23:06.062 00 SCX_CPU1_MD_SY/69       ;               reject the command. Validation includes:
21-228-13:23:06.062 00 SCX_CPU1_MD_SY/70       ;                       a) If a symbolic address is specified, Symbol Table is
21-228-13:23:06.062 00 SCX_CPU1_MD_SY/71       ;                          present and symbolic address is contained in the
21-228-13:23:06.062 00 SCX_CPU1_MD_SY/72       ;                          Symbol Table,
21-228-13:23:06.062 00 SCX_CPU1_MD_SY/73       ;                       b) resolved address (numerical value of symbolic address;                          if present + offset address) is within valid range
21-228-13:23:06.062 00 SCX_CPU1_MD_SY/74       ;                       c) if resolved address is specified for a 2-byte dwell,
21-228-13:23:06.062 00 SCX_CPU1_MD_SY/75       ;                          address is an even value,
21-228-13:23:06.062 00 SCX_CPU1_MD_SY/76       ;                       d) if resolved address is specified for a 4-byte dwell,
21-228-13:23:06.062 00 SCX_CPU1_MD_SY/77       ;                          address is a multiple integral of 4
21-228-13:23:06.062 00 SCX_CPU1_MD_SY/78       ;    MD4000.4   <OPTIONAL> Symbol Name and offset can be used in lieu of an
21-228-13:23:06.062 00 SCX_CPU1_MD_SY/79       ;		absolute address.
21-228-13:23:06.062 00 SCX_CPU1_MD_SY/80       ;    MD8000     MD shall generate a housekeeping message containing the
21-228-13:23:06.062 00 SCX_CPU1_MD_SY/81       ;               following:
21-228-13:23:06.062 00 SCX_CPU1_MD_SY/82       ;                       a) Valid Command Counter
21-228-13:23:06.062 00 SCX_CPU1_MD_SY/83       ;                       b) Command Rejected Counter
21-228-13:23:06.062 00 SCX_CPU1_MD_SY/84       ;                               1. Enable/Disable Status
21-228-13:23:06.062 00 SCX_CPU1_MD_SY/85       ;                               2. Number of Dwell Addresses
21-228-13:23:06.062 00 SCX_CPU1_MD_SY/86       ;                               3. Dwell Rate
21-228-13:23:06.062 00 SCX_CPU1_MD_SY/87       ;                               4. Number of Bytes
21-228-13:23:06.062 00 SCX_CPU1_MD_SY/88       ;                               5. Current Dwell Packet Index
21-228-13:23:06.062 00 SCX_CPU1_MD_SY/89       ;                               6. Current Entry in the Dwell Table
21-228-13:23:06.062 00 SCX_CPU1_MD_SY/90       ;                               7. Current Countdown counter
21-228-13:23:06.062 00 SCX_CPU1_MD_SY/91       ;    MD9000     Upon any initialization of the MD Application (cFE Power On, cFE;               Processor Reset or MD Application Reset), MD shall initialize
21-228-13:23:06.062 00 SCX_CPU1_MD_SY/92       ;               the following data to Zero
21-228-13:23:06.062 00 SCX_CPU1_MD_SY/93       ;                       a) Valid Command Counter
21-228-13:23:06.062 00 SCX_CPU1_MD_SY/94       ;                       b) Command Rejected Counter
21-228-13:23:06.062 00 SCX_CPU1_MD_SY/95       ;    MD9001     Upon cFE Power-on Reset, MD shall initialize each Memory Dwell
21-228-13:23:06.062 00 SCX_CPU1_MD_SY/96       ;               table status to DISABLED.
21-228-13:23:06.063 00 SCX_CPU1_MD_SY/97       ;    MD9002     Upon cFE Power-on Reset, MD shall initialize each Memory Dwell
21-228-13:23:06.063 00 SCX_CPU1_MD_SY/98       ;               table to zero.
21-228-13:23:06.063 00 SCX_CPU1_MD_SY/99       ;    MD9003     MD shall store the following information whenever it changes
21-228-13:23:06.063 00 SCX_CPU1_MD_SY/100      ;               (in support of a cFE Processor Reset or Application Reset):
21-228-13:23:06.063 00 SCX_CPU1_MD_SY/101      ;                       a) Enable/Disable Status for each Dwell
21-228-13:23:06.063 00 SCX_CPU1_MD_SY/102      ;                       b) <OPTIONAL> signature for each dwell
21-228-13:23:06.063 00 SCX_CPU1_MD_SY/103      ;                       c) Contents of each Dwell Table
21-228-13:23:06.063 00 SCX_CPU1_MD_SY/104      ;    MD9004     On a cFE Processor Reset or a MD Application Reset, MD shall
21-228-13:23:06.063 00 SCX_CPU1_MD_SY/105      ;               restore the information specified in MD9003.
21-228-13:23:06.063 00 SCX_CPU1_MD_SY/106      ;
21-228-13:23:06.063 00 SCX_CPU1_MD_SY/107      ;
21-228-13:23:06.063 00 SCX_CPU1_MD_SY/108      ;  Prerequisite Conditions
21-228-13:23:06.063 00 SCX_CPU1_MD_SY/109      ;    The CFS is up and running and ready to accept commands. The MD
21-228-13:23:06.063 00 SCX_CPU1_MD_SY/110      ;    commands and TLM items exist in the GSE database. The display page
21-228-13:23:06.063 00 SCX_CPU1_MD_SY/111      ;    for the MD Housekeeping exists. An MD test application exists
21-228-13:23:06.063 00 SCX_CPU1_MD_SY/112      ;    which contains known data to dwell on, loads the initial dwell
21-228-13:23:06.063 00 SCX_CPU1_MD_SY/113      ;    tables and sends wakeup calls to support testing of
21-228-13:23:06.063 00 SCX_CPU1_MD_SY/114      ;    supercommutation.
21-228-13:23:06.063 00 SCX_CPU1_MD_SY/115      ;
21-228-13:23:06.063 00 SCX_CPU1_MD_SY/116      ;  Assumptions and Constraints
21-228-13:23:06.063 00 SCX_CPU1_MD_SY/117      ;   None
21-228-13:23:06.063 00 SCX_CPU1_MD_SY/118      ;
21-228-13:23:06.063 00 SCX_CPU1_MD_SY/119      ;  Change History
21-228-13:23:06.063 00 SCX_CPU1_MD_SY/120      ;   Date	Name		Description
21-228-13:23:06.063 00 SCX_CPU1_MD_SY/121      ;   09/30/08	S. Jonke  	Original Procedure
21-228-13:23:06.063 00 SCX_CPU1_MD_SY/122      ;   12/07/09	W. Moleski	Added requirements to this prolog and also
21-228-13:23:06.063 00 SCX_CPU1_MD_SY/123      ;				turned logging off around code that did not
21-228-13:23:06.063 00 SCX_CPU1_MD_SY/124      ;				provide any significant benefit of logging
21-228-13:23:06.063 00 SCX_CPU1_MD_SY/125      ;   01/23/12	W. Moleski	Added variable names for the app, table names
21-228-13:23:06.064 00 SCX_CPU1_MD_SY/126      ;				and ram disk
21-228-13:23:06.064 00 SCX_CPU1_MD_SY/127      ;   06/13/17	W. Moleski	Updated to use CPU1 for commanding and added a
21-228-13:23:06.064 00 SCX_CPU1_MD_SY/128      ;				hostCPU variable for the utility procs to
21-228-13:23:06.064 00 SCX_CPU1_MD_SY/129      ;				connect to the proper host.
21-228-13:23:06.064 00 SCX_CPU1_MD_SY/130      ;
21-228-13:23:06.064 00 SCX_CPU1_MD_SY/131      ;  Arguments
21-228-13:23:06.064 00 SCX_CPU1_MD_SY/132      ;   None
21-228-13:23:06.064 00 SCX_CPU1_MD_SY/133      ;
21-228-13:23:06.064 00 SCX_CPU1_MD_SY/134      ;  Procedures Called
21-228-13:23:06.064 00 SCX_CPU1_MD_SY/135      ;   scx_cpu1_md_deftables 
21-228-13:23:06.064 00 SCX_CPU1_MD_SY/136      ; 
21-228-13:23:06.064 00 SCX_CPU1_MD_SY/137      ;  Required Post-Test Analysis
21-228-13:23:06.064 00 SCX_CPU1_MD_SY/138      ;   None
21-228-13:23:06.064 00 SCX_CPU1_MD_SY/139      ;**********************************************************************
21-228-13:23:06.064 00 SCX_CPU1_MD_SY/140      
21-228-13:23:06.064 00 SCX_CPU1_MD_SY/142      local logging = %liv (log_procedure)
21-228-13:23:06.064 00 SCX_CPU1_MD_SY/143      %liv (log_procedure) = FALSE
21-228-13:23:06.119 00 SCX_CPU1_MD_SY/156      
21-228-13:23:06.119 00 SCX_CPU1_MD_SY/157      #define MD_1004     0
21-228-13:23:06.119 00 SCX_CPU1_MD_SY/158      #define MD_1005     1
21-228-13:23:06.119 00 SCX_CPU1_MD_SY/159      #define MD_2000     2
21-228-13:23:06.119 00 SCX_CPU1_MD_SY/160      #define MD_3000     3
21-228-13:23:06.119 00 SCX_CPU1_MD_SY/161      #define MD_3000_1   4
21-228-13:23:06.119 00 SCX_CPU1_MD_SY/162      #define MD_3001     5
21-228-13:23:06.119 00 SCX_CPU1_MD_SY/163      #define MD_3002     6
21-228-13:23:06.119 00 SCX_CPU1_MD_SY/164      #define MD_3002_2   7
21-228-13:23:06.119 00 SCX_CPU1_MD_SY/165      #define MD_3002_4   8
21-228-13:23:06.119 00 SCX_CPU1_MD_SY/166      #define MD_4000     9
21-228-13:23:06.119 00 SCX_CPU1_MD_SY/167      #define MD_4000_2   10
21-228-13:23:06.119 00 SCX_CPU1_MD_SY/168      #define MD_4000_4   11
21-228-13:23:06.119 00 SCX_CPU1_MD_SY/169      #define MD_8000     12
21-228-13:23:06.119 00 SCX_CPU1_MD_SY/170      #define MD_9000     13
21-228-13:23:06.119 00 SCX_CPU1_MD_SY/171      #define MD_9001     14
21-228-13:23:06.119 00 SCX_CPU1_MD_SY/172      #define MD_9002     15
21-228-13:23:06.119 00 SCX_CPU1_MD_SY/173      #define MD_9003     16
21-228-13:23:06.119 00 SCX_CPU1_MD_SY/174      #define MD_9004     17
21-228-13:23:06.119 00 SCX_CPU1_MD_SY/175      
21-228-13:23:06.119 00 SCX_CPU1_MD_SY/176      ;**********************************************************************
21-228-13:23:06.119 00 SCX_CPU1_MD_SY/177      ;  Define variables
21-228-13:23:06.123 00 SCX_CPU1_MD_SY/178      ;**********************************************************************
21-228-13:23:06.123 00 SCX_CPU1_MD_SY/179      ; GLOBAL Variables
21-228-13:23:06.123 00 SCX_CPU1_MD_SY/180      
21-228-13:23:06.123 00 SCX_CPU1_MD_SY/181      global ut_req_array_size = 17
21-228-13:23:06.123 00 SCX_CPU1_MD_SY/182      global ut_requirement[0 .. ut_req_array_size]
21-228-13:23:06.124 00 SCX_CPU1_MD_SY/183      
21-228-13:23:06.124 00 SCX_CPU1_MD_SY/184      FOR i = 0 to ut_req_array_size DO
21-228-13:23:06.124 00 SCX_CPU1_MD_SY/185        ut_requirement[i] = "U"
21-228-13:23:06.124 00 SCX_CPU1_MD_SY/186      ENDDO
21-228-13:23:06.124 00 SCX_CPU1_MD_SY/184      FOR i = 0 to ut_req_array_size DO
21-228-13:23:06.124 00 SCX_CPU1_MD_SY/185        ut_requirement[i] = "U"
21-228-13:23:06.124 00 SCX_CPU1_MD_SY/186      ENDDO
21-228-13:23:06.124 00 SCX_CPU1_MD_SY/184      FOR i = 0 to ut_req_array_size DO
21-228-13:23:06.124 00 SCX_CPU1_MD_SY/185        ut_requirement[i] = "U"
21-228-13:23:06.124 00 SCX_CPU1_MD_SY/186      ENDDO
21-228-13:23:06.124 00 SCX_CPU1_MD_SY/184      FOR i = 0 to ut_req_array_size DO
21-228-13:23:06.124 00 SCX_CPU1_MD_SY/185        ut_requirement[i] = "U"
21-228-13:23:06.124 00 SCX_CPU1_MD_SY/186      ENDDO
21-228-13:23:06.124 00 SCX_CPU1_MD_SY/184      FOR i = 0 to ut_req_array_size DO
21-228-13:23:06.124 00 SCX_CPU1_MD_SY/185        ut_requirement[i] = "U"
21-228-13:23:06.124 00 SCX_CPU1_MD_SY/186      ENDDO
21-228-13:23:06.125 00 SCX_CPU1_MD_SY/184      FOR i = 0 to ut_req_array_size DO
21-228-13:23:06.129 00 SCX_CPU1_MD_SY/185        ut_requirement[i] = "U"
21-228-13:23:06.129 00 SCX_CPU1_MD_SY/186      ENDDO
21-228-13:23:06.129 00 SCX_CPU1_MD_SY/184      FOR i = 0 to ut_req_array_size DO
21-228-13:23:06.129 00 SCX_CPU1_MD_SY/185        ut_requirement[i] = "U"
21-228-13:23:06.129 00 SCX_CPU1_MD_SY/186      ENDDO
21-228-13:23:06.129 00 SCX_CPU1_MD_SY/184      FOR i = 0 to ut_req_array_size DO
21-228-13:23:06.129 00 SCX_CPU1_MD_SY/185        ut_requirement[i] = "U"
21-228-13:23:06.129 00 SCX_CPU1_MD_SY/186      ENDDO
21-228-13:23:06.129 00 SCX_CPU1_MD_SY/184      FOR i = 0 to ut_req_array_size DO
21-228-13:23:06.130 00 SCX_CPU1_MD_SY/185        ut_requirement[i] = "U"
21-228-13:23:06.130 00 SCX_CPU1_MD_SY/186      ENDDO
21-228-13:23:06.130 00 SCX_CPU1_MD_SY/184      FOR i = 0 to ut_req_array_size DO
21-228-13:23:06.130 00 SCX_CPU1_MD_SY/185        ut_requirement[i] = "U"
21-228-13:23:06.130 00 SCX_CPU1_MD_SY/186      ENDDO
21-228-13:23:06.130 00 SCX_CPU1_MD_SY/184      FOR i = 0 to ut_req_array_size DO
21-228-13:23:06.130 00 SCX_CPU1_MD_SY/185        ut_requirement[i] = "U"
21-228-13:23:06.130 00 SCX_CPU1_MD_SY/186      ENDDO
21-228-13:23:06.130 00 SCX_CPU1_MD_SY/184      FOR i = 0 to ut_req_array_size DO
21-228-13:23:06.130 00 SCX_CPU1_MD_SY/185        ut_requirement[i] = "U"
21-228-13:23:06.130 00 SCX_CPU1_MD_SY/186      ENDDO
21-228-13:23:06.130 00 SCX_CPU1_MD_SY/184      FOR i = 0 to ut_req_array_size DO
21-228-13:23:06.130 00 SCX_CPU1_MD_SY/185        ut_requirement[i] = "U"
21-228-13:23:06.130 00 SCX_CPU1_MD_SY/186      ENDDO
21-228-13:23:06.130 00 SCX_CPU1_MD_SY/184      FOR i = 0 to ut_req_array_size DO
21-228-13:23:06.130 00 SCX_CPU1_MD_SY/185        ut_requirement[i] = "U"
21-228-13:23:06.135 00 SCX_CPU1_MD_SY/186      ENDDO
21-228-13:23:06.135 00 SCX_CPU1_MD_SY/184      FOR i = 0 to ut_req_array_size DO
21-228-13:23:06.135 00 SCX_CPU1_MD_SY/185        ut_requirement[i] = "U"
21-228-13:23:06.135 00 SCX_CPU1_MD_SY/186      ENDDO
21-228-13:23:06.135 00 SCX_CPU1_MD_SY/184      FOR i = 0 to ut_req_array_size DO
21-228-13:23:06.135 00 SCX_CPU1_MD_SY/185        ut_requirement[i] = "U"
21-228-13:23:06.135 00 SCX_CPU1_MD_SY/186      ENDDO
21-228-13:23:06.135 00 SCX_CPU1_MD_SY/184      FOR i = 0 to ut_req_array_size DO
21-228-13:23:06.136 00 SCX_CPU1_MD_SY/185        ut_requirement[i] = "U"
21-228-13:23:06.136 00 SCX_CPU1_MD_SY/186      ENDDO
21-228-13:23:06.136 00 SCX_CPU1_MD_SY/184      FOR i = 0 to ut_req_array_size DO
21-228-13:23:06.136 00 SCX_CPU1_MD_SY/185        ut_requirement[i] = "U"
21-228-13:23:06.136 00 SCX_CPU1_MD_SY/186      ENDDO
21-228-13:23:06.136 00 SCX_CPU1_MD_SY/184      FOR i = 0 to ut_req_array_size DO
21-228-13:23:06.136 00 SCX_CPU1_MD_SY/187      
21-228-13:23:06.136 00 SCX_CPU1_MD_SY/188      ; LOCAL Variables
21-228-13:23:06.136 00 SCX_CPU1_MD_SY/189      local cfe_requirements[0 .. ut_req_array_size] = ["MD_1004", "MD_1005", "MD_2000", "MD_3000", "MD_3000_1", "MD_3001", "MD_3002", "MD_3002_2", "MD_3002_4", "MD_4000", "MD_4000_2", "MD_4000_4", "MD_8000", "MD_9000", "MD_9001", "MD_9002", "MD_9003", "MD_9004"]
21-228-13:23:06.136 00 SCX_CPU1_MD_SY/190      
21-228-13:23:06.136 00 SCX_CPU1_MD_SY/191      local cmdcnt, errcnt
21-228-13:23:06.136 00 SCX_CPU1_MD_SY/192      local rawcmd
21-228-13:23:06.136 00 SCX_CPU1_MD_SY/193      local stream1, dwell1, dwell2, dwell3, dwell4
21-228-13:23:06.136 00 SCX_CPU1_MD_SY/194      local passed
21-228-13:23:06.136 00 SCX_CPU1_MD_SY/195      LOCAL dwell_tbl1_load_pkt, dwell_tbl2_load_pkt, dwell_tbl3_load_pkt, dwell_tbl4_load_pkt
21-228-13:23:06.136 00 SCX_CPU1_MD_SY/196      LOCAL dwell_tbl1_load_appid, dwell_tbl2_load_appid, dwell_tbl3_load_appid, dwell_tbl4_load_appid
21-228-13:23:06.142 00 SCX_CPU1_MD_SY/197      local dwl_tbl_1_index, dwl_tbl_2_index, dwl_tbl_3_index, dwl_tbl_4_index
21-228-13:23:06.142 00 SCX_CPU1_MD_SY/198      local testdata_addr, addr, workaddress
21-228-13:23:06.142 00 SCX_CPU1_MD_SY/199      local errcnt
21-228-13:23:06.142 00 SCX_CPU1_MD_SY/200      local dwell_pkt1_appid, dwell_pkt2_appid, dwell_pkt3_appid, dwell_pkt4_appid
21-228-13:23:06.142 00 SCX_CPU1_MD_SY/201      local oldval, nextval, passed
21-228-13:23:06.142 00 SCX_CPU1_MD_SY/202      local cnt
21-228-13:23:06.142 00 SCX_CPU1_MD_SY/203      
21-228-13:23:06.142 00 SCX_CPU1_MD_SY/204      local MDAppName = "MD"
21-228-13:23:06.142 00 SCX_CPU1_MD_SY/205      local ramDir = "RAM:0"
21-228-13:23:06.142 00 SCX_CPU1_MD_SY/206      local MDTblName1 = MDAppName & ".DWELL_TABLE1"
21-228-13:23:06.142 00 SCX_CPU1_MD_SY/207      local MDTblName2 = MDAppName & ".DWELL_TABLE2"
21-228-13:23:06.143 00 SCX_CPU1_MD_SY/208      local MDTblName3 = MDAppName & ".DWELL_TABLE3"
21-228-13:23:06.143 00 SCX_CPU1_MD_SY/209      local MDTblName4 = MDAppName & ".DWELL_TABLE4"
21-228-13:23:06.143 00 SCX_CPU1_MD_SY/210      local hostCPU = "CPU3"
21-228-13:23:06.143 00 SCX_CPU1_MD_SY/211      
21-228-13:23:06.143 00 SCX_CPU1_MD_SY/213      dwell_tbl1_load_pkt = "0FA8"
21-228-13:23:06.143 00 SCX_CPU1_MD_SY/214      dwell_tbl2_load_pkt = "0FA9"
21-228-13:23:06.143 00 SCX_CPU1_MD_SY/215      dwell_tbl3_load_pkt = "0FAA"
21-228-13:23:06.143 00 SCX_CPU1_MD_SY/216      dwell_tbl4_load_pkt = "0FAB"
21-228-13:23:06.143 00 SCX_CPU1_MD_SY/217      dwell_tbl1_load_appid = 4008
21-228-13:23:06.143 00 SCX_CPU1_MD_SY/218      dwell_tbl2_load_appid = 4009
21-228-13:23:06.143 00 SCX_CPU1_MD_SY/219      dwell_tbl3_load_appid = 4010
21-228-13:23:06.143 00 SCX_CPU1_MD_SY/220      dwell_tbl4_load_appid = 4011
21-228-13:23:06.143 00 SCX_CPU1_MD_SY/221      dwell_pkt1_appid = "091"
21-228-13:23:06.143 00 SCX_CPU1_MD_SY/222      dwell_pkt2_appid = "092"
21-228-13:23:06.143 00 SCX_CPU1_MD_SY/223      dwell_pkt3_appid = "093"
21-228-13:23:06.149 00 SCX_CPU1_MD_SY/224      dwell_pkt4_appid = "094"
21-228-13:23:06.149 00 SCX_CPU1_MD_SY/225      
21-228-13:23:06.149 00 SCX_CPU1_MD_SY/226      ; Local dwell data storage holding 30 entries of up to 62 bytes each
21-228-13:23:06.149 00 SCX_CPU1_MD_SY/227      local dwelldata[30,62]
21-228-13:23:06.149 00 SCX_CPU1_MD_SY/228      
21-228-13:23:06.149 00 SCX_CPU1_MD_SY/230      local logging = %liv (log_procedure)
21-228-13:23:06.149 00 SCX_CPU1_MD_SY/231      %liv (log_procedure) = FALSE
21-228-13:23:06.402 00 SCX_CPU1_MD_SY/241      
21-228-13:23:06.402 00 SCX_CPU1_MD_SY/242      write ";*********************************************************************"
21-228-13:23:06.402 00     SPR-I:OPRO         ;*********************************************************************
21-228-13:23:06.402 00 SCX_CPU1_MD_SY/243      write ";  Step 1.0:  Initialize the CPU for this test.. "
21-228-13:23:06.402 00     SPR-I:OPRO         ;  Step 1.0:  Initialize the CPU for this test.. 
21-228-13:23:06.402 00 SCX_CPU1_MD_SY/244      write ";*********************************************************************"
21-228-13:23:06.402 00     SPR-I:OPRO         ;*********************************************************************
21-228-13:23:06.402 00 SCX_CPU1_MD_SY/245      write ";             Command a Power-On Reset on CPU1. "
21-228-13:23:06.402 00     SPR-I:OPRO         ;             Command a Power-On Reset on CPU1. 
21-228-13:23:06.402 00 SCX_CPU1_MD_SY/246      write ";********************************************************************"
21-228-13:23:06.402 00     SPR-I:OPRO         ;********************************************************************
21-228-13:23:06.402 00 SCX_CPU1_MD_SY/247      /SCX_CPU1_ES_POWERONRESET
21-228-13:23:06.415 00 SCX_CPU1_MD_SY/248      wait 10
21-228-13:23:06.415 00     SPR-I:STTE         Wait mode - waiting 10 seconds ...
21-228-13:23:16.424 00 SCX_CPU1_MD_SY/249      
21-228-13:23:16.424 00 SCX_CPU1_MD_SY/250      close_data_center
21-228-13:23:16.425 00     SPR-I:STS          Loading file /s/opr/accounts/cfs_test/prc/clear_spacecraft_status.i
21-228-13:23:16.426 00     SPR-I:STS          Procedure CLEAR_SPACECRAFT_STATUS started
21-228-13:23:16.427 00 CLEAR_SPACECRA/2        ;
21-228-13:23:16.427 00 CLEAR_SPACECRA/3        local logging = %liv(log_procedure)
21-228-13:23:16.427 00 CLEAR_SPACECRA/4        %liv (log_procedure) = FALSE
21-228-13:23:16.431 00 CLEAR_SPACECRA/135      
21-228-13:23:16.431 00 CLEAR_SPACECRA/136      endproc
21-228-13:23:16.431 00     SPR-I:STS          Procedure CLEAR_SPACECRAFT_STATUS completed
21-228-13:23:16.456 00 SCX_CPU1_MD_SY/251      wait 60
21-228-13:23:16.456 00     SPR-I:STTE         Wait mode - waiting 60 seconds ...
21-228-13:24:16.509 00 SCX_CPU1_MD_SY/252      
21-228-13:24:16.509 00 SCX_CPU1_MD_SY/253      cfe_startup {hostCPU}
21-228-13:24:16.520 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-228-13:24:26.530 00     SPR-I:STTE         WAIT UNTIL completed
21-228-13:24:26.598 00     SPR-I:STS          Loading file /s/opr/accounts/cfs_test/prc/send_that_to_command.i
21-228-13:24:26.598 00     SPR-I:STS          Procedure SEND_THAT_TO_COMMAND started
21-228-13:24:26.599 00 SEND_THAT_TO_C/2        ;
21-228-13:24:26.599 00 SEND_THAT_TO_C/3        local logging = %liv (log_procedure)
21-228-13:24:26.599 00 SEND_THAT_TO_C/4        %liv (log_procedure) = FALSE
21-228-13:24:26.600 00     SPR-I:OPRO         Sending: /SCX_CPU1_TO_OUTPUT_ENA gs582cfslab4
21-228-13:24:26.642 00 SEND_THAT_TO_C/83       
21-228-13:24:26.642 00 SEND_THAT_TO_C/84       endproc
21-228-13:24:26.642 00     SPR-I:STS          Procedure SEND_THAT_TO_COMMAND completed
21-228-13:24:26.642 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-228-13:24:27.986 00    TLMH-I:STS          58-012-14:03:49.416 INFO CPU=CPU1 APPNAME=TO_LAB_APP EVENT ID=3 TO telemetry output enabled for IP 192.168.1.101
21-228-13:24:30.646 00     SPR-I:STTE         WAIT UNTIL completed
21-228-13:24:30.647 00     SPR-I:STS          Loading file /s/opr/accounts/cfs_test/prc/fill_in_spacecraft_status.i
21-228-13:24:30.649 00     SPR-I:STS          Procedure FILL_IN_SPACECRAFT_STATUS started
21-228-13:24:30.649 00 FILL_IN_SPACEC/2        ;
21-228-13:24:30.650 00 FILL_IN_SPACEC/3        local logging = %liv (log_procedure)
21-228-13:24:30.650 00 FILL_IN_SPACEC/4        %liv (log_procedure) = FALSE
21-228-13:24:30.653 00 FILL_IN_SPACEC/152      
21-228-13:24:30.653 00 FILL_IN_SPACEC/153      endproc
21-228-13:24:30.653 00     SPR-I:STS          Procedure FILL_IN_SPACECRAFT_STATUS completed
21-228-13:24:30.654 00 SCX_CPU1_MD_SY/254      wait 5
21-228-13:24:30.654 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-228-13:24:35.658 00 SCX_CPU1_MD_SY/255      
21-228-13:24:35.658 00 SCX_CPU1_MD_SY/256      goto step1_3
21-228-13:24:35.658 00 SCX_CPU1_MD_SY/334      step1_3:
21-228-13:24:35.658 00 SCX_CPU1_MD_SY/335      local hkPktId = "p090"
21-228-13:24:35.658 00 SCX_CPU1_MD_SY/336      write "Opening MD HK Page."
21-228-13:24:35.658 00     SPR-I:OPRO         Opening MD HK Page.
21-228-13:24:35.658 00 SCX_CPU1_MD_SY/337      page SCX_CPU1_MD_HK
21-228-13:24:35.775 00 SCX_CPU1_MD_SY/338      page SCX_CPU1_TST_MD_HK
21-228-13:24:35.849 00 SCX_CPU1_MD_SY/339      
21-228-13:24:35.849 00 SCX_CPU1_MD_SY/341      s get_file_to_cvt (ramDir, "cfe_tbl_reg.log", "scx_cpu1_tbl_reg.log", hostCPU)
21-228-13:24:35.849 00     SPR-I:STS          Loading file /s/opr/accounts/cfs_test/prc/get_file_to_cvt.i
21-228-13:24:35.851 00     SPR-I:STS          Procedure GET_FILE_TO_CVT started
21-228-13:24:35.851 00 GET_FILE_TO_CV/2        ;
21-228-13:24:35.851 00 GET_FILE_TO_CV/3        local logging = %liv (log_procedure)
21-228-13:24:35.851 00 GET_FILE_TO_CV/4        %liv (log_procedure) = FALSE
21-228-13:24:35.881 00     SPR-I:OPRO         Sending Command: /SCX_CPU1_TBL_WRITEREG2FILE DUMPFILENAME="/ram/cfe_tbl_reg.log"
21-228-13:24:35.883 00     SPR-I:STTE         Wait mode - waiting 15 seconds ...
21-228-13:24:50.894 00     SPR-I:OPRO         The APID is: P0F06
21-228-13:24:50.894 00     SPR-I:OPRO         The CPU is: CPU3
21-228-13:24:50.894 00     SPR-I:OPRO         The IP Address is: 192.168.1.8
21-228-13:24:50.897 00     SPR-I:OPRO         The perl command is: perl /s/opr/accounts/global/tools/ftp.pl RAM:0 cfe_tbl_reg.log scx_cpu1_tbl_reg.log binary 192.168.1.8
21-228-13:24:51.025 00     SPR-I:OPRO         Return code from ftp_file.pl: 0
21-228-13:24:51.025 00     SPR-I:STTE         Wait mode - waiting 15 seconds ...
21-228-13:25:06.039 00     SPR-I:OPRO         
21-228-13:25:06.088 00     SPR-I:OPRO         The unix command is cvt -ws file_list[3846].file_write_time "`date +%y-%j-%T -r /s/opr/accounts/cfs_test/image/scx_cpu1_tbl_reg.log`"
21-228-13:25:06.088 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-228-13:25:11.094 00 GET_FILE_TO_CV/513      
21-228-13:25:11.094 00 GET_FILE_TO_CV/514      ENDPROC
21-228-13:25:11.094 00     SPR-I:STS          Procedure GET_FILE_TO_CVT completed
21-228-13:25:11.096 00 SCX_CPU1_MD_SY/342      wait 10
21-228-13:25:11.096 00     SPR-I:STTE         Wait mode - waiting 10 seconds ...
21-228-13:25:21.105 00 SCX_CPU1_MD_SY/343      
21-228-13:25:21.105 00 SCX_CPU1_MD_SY/344      ; Search the Table Registry for the locations of the dwell tables
21-228-13:25:21.105 00 SCX_CPU1_MD_SY/345      for i = 1 to SCX_CPU1_TBL_NUMTABLES do
21-228-13:25:21.106 00 SCX_CPU1_MD_SY/346        if (SCX_CPU1_RF[i].SCX_CPU1_TBL_NAME = MDTblName1) then
21-228-13:25:21.106 00 SCX_CPU1_MD_SY/348        elseif (SCX_CPU1_RF[i].SCX_CPU1_TBL_NAME = MDTblName2) then
21-228-13:25:21.107 00 SCX_CPU1_MD_SY/350        elseif (SCX_CPU1_RF[i].SCX_CPU1_TBL_NAME = MDTblName3) then
21-228-13:25:21.107 00 SCX_CPU1_MD_SY/352        elseif (SCX_CPU1_RF[i].SCX_CPU1_TBL_NAME = MDTblName4) then
21-228-13:25:21.107 00 SCX_CPU1_MD_SY/354        endif
21-228-13:25:21.107 00 SCX_CPU1_MD_SY/355      
21-228-13:25:21.107 00 SCX_CPU1_MD_SY/356        write "Table #",i," Name = ", SCX_CPU1_RF[i].SCX_CPU1_TBL_NAME 
21-228-13:25:21.108 00     SPR-I:OPRO         Table #1 Name = TO_LAB_APP.TO_LAB_Subs
21-228-13:25:21.108 00 SCX_CPU1_MD_SY/357      enddo
21-228-13:25:21.108 00 SCX_CPU1_MD_SY/345      for i = 1 to SCX_CPU1_TBL_NUMTABLES do
21-228-13:25:21.109 00 SCX_CPU1_MD_SY/346        if (SCX_CPU1_RF[i].SCX_CPU1_TBL_NAME = MDTblName1) then
21-228-13:25:21.109 00 SCX_CPU1_MD_SY/348        elseif (SCX_CPU1_RF[i].SCX_CPU1_TBL_NAME = MDTblName2) then
21-228-13:25:21.109 00 SCX_CPU1_MD_SY/350        elseif (SCX_CPU1_RF[i].SCX_CPU1_TBL_NAME = MDTblName3) then
21-228-13:25:21.110 00 SCX_CPU1_MD_SY/352        elseif (SCX_CPU1_RF[i].SCX_CPU1_TBL_NAME = MDTblName4) then
21-228-13:25:21.110 00 SCX_CPU1_MD_SY/354        endif
21-228-13:25:21.110 00 SCX_CPU1_MD_SY/355      
21-228-13:25:21.110 00 SCX_CPU1_MD_SY/356        write "Table #",i," Name = ", SCX_CPU1_RF[i].SCX_CPU1_TBL_NAME 
21-228-13:25:21.111 00     SPR-I:OPRO         Table #2 Name = SCH_LAB_APP.SCH_LAB_SchTbl
21-228-13:25:21.111 00 SCX_CPU1_MD_SY/357      enddo
21-228-13:25:21.111 00 SCX_CPU1_MD_SY/345      for i = 1 to SCX_CPU1_TBL_NUMTABLES do
21-228-13:25:21.111 00 SCX_CPU1_MD_SY/346        if (SCX_CPU1_RF[i].SCX_CPU1_TBL_NAME = MDTblName1) then
21-228-13:25:21.112 00 SCX_CPU1_MD_SY/348        elseif (SCX_CPU1_RF[i].SCX_CPU1_TBL_NAME = MDTblName2) then
21-228-13:25:21.112 00 SCX_CPU1_MD_SY/350        elseif (SCX_CPU1_RF[i].SCX_CPU1_TBL_NAME = MDTblName3) then
21-228-13:25:21.112 00 SCX_CPU1_MD_SY/352        elseif (SCX_CPU1_RF[i].SCX_CPU1_TBL_NAME = MDTblName4) then
21-228-13:25:21.113 00 SCX_CPU1_MD_SY/354        endif
21-228-13:25:21.113 00 SCX_CPU1_MD_SY/355      
21-228-13:25:21.113 00 SCX_CPU1_MD_SY/356        write "Table #",i," Name = ", SCX_CPU1_RF[i].SCX_CPU1_TBL_NAME 
21-228-13:25:21.114 00     SPR-I:OPRO         Table #3 Name = CF_APP.config_table
21-228-13:25:21.114 00 SCX_CPU1_MD_SY/357      enddo
21-228-13:25:21.114 00 SCX_CPU1_MD_SY/345      for i = 1 to SCX_CPU1_TBL_NUMTABLES do
21-228-13:25:21.114 00 SCX_CPU1_MD_SY/346        if (SCX_CPU1_RF[i].SCX_CPU1_TBL_NAME = MDTblName1) then
21-228-13:25:21.115 00 SCX_CPU1_MD_SY/347          dwl_tbl_1_index = i
21-228-13:25:21.115 00 SCX_CPU1_MD_SY/354        endif
21-228-13:25:21.115 00 SCX_CPU1_MD_SY/355      
21-228-13:25:21.116 00 SCX_CPU1_MD_SY/356        write "Table #",i," Name = ", SCX_CPU1_RF[i].SCX_CPU1_TBL_NAME 
21-228-13:25:21.116 00     SPR-I:OPRO         Table #4 Name = MD.DWELL_TABLE1
21-228-13:25:21.124 00 SCX_CPU1_MD_SY/357      enddo
21-228-13:25:21.125 00 SCX_CPU1_MD_SY/345      for i = 1 to SCX_CPU1_TBL_NUMTABLES do
21-228-13:25:21.125 00 SCX_CPU1_MD_SY/346        if (SCX_CPU1_RF[i].SCX_CPU1_TBL_NAME = MDTblName1) then
21-228-13:25:21.126 00 SCX_CPU1_MD_SY/348        elseif (SCX_CPU1_RF[i].SCX_CPU1_TBL_NAME = MDTblName2) then
21-228-13:25:21.126 00 SCX_CPU1_MD_SY/349          dwl_tbl_2_index = i
21-228-13:25:21.127 00 SCX_CPU1_MD_SY/354        endif
21-228-13:25:21.127 00 SCX_CPU1_MD_SY/355      
21-228-13:25:21.127 00 SCX_CPU1_MD_SY/356        write "Table #",i," Name = ", SCX_CPU1_RF[i].SCX_CPU1_TBL_NAME 
21-228-13:25:21.127 00     SPR-I:OPRO         Table #5 Name = MD.DWELL_TABLE2
21-228-13:25:21.128 00 SCX_CPU1_MD_SY/357      enddo
21-228-13:25:21.128 00 SCX_CPU1_MD_SY/345      for i = 1 to SCX_CPU1_TBL_NUMTABLES do
21-228-13:25:21.129 00 SCX_CPU1_MD_SY/346        if (SCX_CPU1_RF[i].SCX_CPU1_TBL_NAME = MDTblName1) then
21-228-13:25:21.129 00 SCX_CPU1_MD_SY/348        elseif (SCX_CPU1_RF[i].SCX_CPU1_TBL_NAME = MDTblName2) then
21-228-13:25:21.130 00 SCX_CPU1_MD_SY/350        elseif (SCX_CPU1_RF[i].SCX_CPU1_TBL_NAME = MDTblName3) then
21-228-13:25:21.130 00 SCX_CPU1_MD_SY/351          dwl_tbl_3_index = i
21-228-13:25:21.131 00 SCX_CPU1_MD_SY/354        endif
21-228-13:25:21.131 00 SCX_CPU1_MD_SY/355      
21-228-13:25:21.131 00 SCX_CPU1_MD_SY/356        write "Table #",i," Name = ", SCX_CPU1_RF[i].SCX_CPU1_TBL_NAME 
21-228-13:25:21.131 00     SPR-I:OPRO         Table #6 Name = MD.DWELL_TABLE3
21-228-13:25:21.132 00 SCX_CPU1_MD_SY/357      enddo
21-228-13:25:21.132 00 SCX_CPU1_MD_SY/345      for i = 1 to SCX_CPU1_TBL_NUMTABLES do
21-228-13:25:21.133 00 SCX_CPU1_MD_SY/346        if (SCX_CPU1_RF[i].SCX_CPU1_TBL_NAME = MDTblName1) then
21-228-13:25:21.133 00 SCX_CPU1_MD_SY/348        elseif (SCX_CPU1_RF[i].SCX_CPU1_TBL_NAME = MDTblName2) then
21-228-13:25:21.134 00 SCX_CPU1_MD_SY/350        elseif (SCX_CPU1_RF[i].SCX_CPU1_TBL_NAME = MDTblName3) then
21-228-13:25:21.134 00 SCX_CPU1_MD_SY/352        elseif (SCX_CPU1_RF[i].SCX_CPU1_TBL_NAME = MDTblName4) then
21-228-13:25:21.135 00 SCX_CPU1_MD_SY/353          dwl_tbl_4_index = i
21-228-13:25:21.135 00 SCX_CPU1_MD_SY/354        endif
21-228-13:25:21.135 00 SCX_CPU1_MD_SY/355      
21-228-13:25:21.135 00 SCX_CPU1_MD_SY/356        write "Table #",i," Name = ", SCX_CPU1_RF[i].SCX_CPU1_TBL_NAME 
21-228-13:25:21.135 00     SPR-I:OPRO         Table #7 Name = MD.DWELL_TABLE4
21-228-13:25:21.136 00 SCX_CPU1_MD_SY/357      enddo
21-228-13:25:21.136 00 SCX_CPU1_MD_SY/345      for i = 1 to SCX_CPU1_TBL_NUMTABLES do
21-228-13:25:21.137 00 SCX_CPU1_MD_SY/358      
21-228-13:25:21.137 00 SCX_CPU1_MD_SY/359      write "Dwell Table #1 is at index #" & dwl_tbl_1_index
21-228-13:25:21.137 00     SPR-I:OPRO         Dwell Table #1 is at index #4
21-228-13:25:21.137 00 SCX_CPU1_MD_SY/360      write "Dwell Table #2 is at index #" & dwl_tbl_2_index
21-228-13:25:21.137 00     SPR-I:OPRO         Dwell Table #2 is at index #5
21-228-13:25:21.137 00 SCX_CPU1_MD_SY/361      write "Dwell Table #3 is at index #" & dwl_tbl_3_index
21-228-13:25:21.137 00     SPR-I:OPRO         Dwell Table #3 is at index #6
21-228-13:25:21.137 00 SCX_CPU1_MD_SY/362      write "Dwell Table #4 is at index #" & dwl_tbl_4_index
21-228-13:25:21.138 00     SPR-I:OPRO         Dwell Table #4 is at index #7
21-228-13:25:21.138 00 SCX_CPU1_MD_SY/363      
21-228-13:25:21.138 00 SCX_CPU1_MD_SY/364      write ";*********************************************************************"
21-228-13:25:21.138 00     SPR-I:OPRO         ;*********************************************************************
21-228-13:25:21.138 00 SCX_CPU1_MD_SY/365      write ";  Step 1.3: Enable DEBUG Event Messages "
21-228-13:25:21.138 00     SPR-I:OPRO         ;  Step 1.3: Enable DEBUG Event Messages 
21-228-13:25:21.138 00 SCX_CPU1_MD_SY/366      write ";*********************************************************************"
21-228-13:25:21.138 00     SPR-I:OPRO         ;*********************************************************************
21-228-13:25:21.138 00 SCX_CPU1_MD_SY/367      cmdcnt = SCX_CPU1_EVS_CMDPC + 2
21-228-13:25:21.139 00 SCX_CPU1_MD_SY/368      
21-228-13:25:21.139 00 SCX_CPU1_MD_SY/370      /SCX_CPU1_EVS_EnaAppEVTType Application=MDAppName DEBUG
21-228-13:25:21.147 00 SCX_CPU1_MD_SY/371      wait 2
21-228-13:25:21.147 00     SPR-I:STTE         Wait mode - waiting 2 seconds ...
21-228-13:25:23.149 00 SCX_CPU1_MD_SY/372      /SCX_CPU1_EVS_EnaAppEVTType Application="CFE_TBL" DEBUG
21-228-13:25:23.153 00 SCX_CPU1_MD_SY/373      
21-228-13:25:23.153 00 SCX_CPU1_MD_SY/374      ut_tlmwait SCX_CPU1_EVS_CMDPC, {cmdcnt}
21-228-13:25:23.166 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-228-13:25:27.172 00     SPR-I:STTE         WAIT UNTIL completed
21-228-13:25:27.174 00 SCX_CPU1_MD_SY/375      if (UT_TW_Status = UT_Success) then
21-228-13:25:27.174 00 SCX_CPU1_MD_SY/376        write "<*> Passed - Enable Debug events command sent properly."
21-228-13:25:27.174 00     SPR-I:OPRO         <*> Passed - Enable Debug events command sent properly.
21-228-13:25:27.174 00 SCX_CPU1_MD_SY/379      endif
21-228-13:25:27.174 00 SCX_CPU1_MD_SY/380      
21-228-13:25:27.174 00 SCX_CPU1_MD_SY/381      write ";*********************************************************************"
21-228-13:25:27.174 00     SPR-I:OPRO         ;*********************************************************************
21-228-13:25:27.174 00 SCX_CPU1_MD_SY/382      write ";  Step 1.4: Verify that the MD Housekeeping packet is being generated"
21-228-13:25:27.174 00     SPR-I:OPRO         ;  Step 1.4: Verify that the MD Housekeeping packet is being generated
21-228-13:25:27.175 00 SCX_CPU1_MD_SY/383      write ";  and the telemetry items are initialized to zero (0). "
21-228-13:25:27.175 00     SPR-I:OPRO         ;  and the telemetry items are initialized to zero (0). 
21-228-13:25:27.175 00 SCX_CPU1_MD_SY/384      write ";*********************************************************************"
21-228-13:25:27.175 00     SPR-I:OPRO         ;*********************************************************************
21-228-13:25:27.175 00 SCX_CPU1_MD_SY/387      local seqTlmItem = hkPktId & "scnt"
21-228-13:25:27.175 00 SCX_CPU1_MD_SY/388      local currSCnt = {seqTlmItem}
21-228-13:25:27.175 00 SCX_CPU1_MD_SY/389      local expectedSCnt = currScnt + 2
21-228-13:25:27.176 00 SCX_CPU1_MD_SY/390      
21-228-13:25:27.176 00 SCX_CPU1_MD_SY/391      ut_tlmwait {seqTlmItem}, {expectedSCnt}
21-228-13:25:27.188 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-228-13:25:35.198 00     SPR-I:STTE         WAIT UNTIL completed
21-228-13:25:35.200 00 SCX_CPU1_MD_SY/392      if (UT_TW_Status = UT_Success) then
21-228-13:25:35.200 00 SCX_CPU1_MD_SY/393        write "<*> Passed (8000) - Housekeeping packet is being generated."
21-228-13:25:35.200 00     SPR-I:OPRO         <*> Passed (8000) - Housekeeping packet is being generated.
21-228-13:25:35.201 00 SCX_CPU1_MD_SY/394        ut_setrequirements MD_8000, "P"
21-228-13:25:35.205 00 SCX_CPU1_MD_SY/398      endif
21-228-13:25:35.205 00 SCX_CPU1_MD_SY/399      
21-228-13:25:35.205 00 SCX_CPU1_MD_SY/401      if (SCX_CPU1_MD_CMDPC = 0) AND (SCX_CPU1_MD_CMDEC = 0) THEN
21-228-13:25:35.205 00 SCX_CPU1_MD_SY/402        write "<*> Passed (9000) - Housekeeping telemetry initialized properly."
21-228-13:25:35.205 00     SPR-I:OPRO         <*> Passed (9000) - Housekeeping telemetry initialized properly.
21-228-13:25:35.205 00 SCX_CPU1_MD_SY/403        ut_setrequirements MD_9000, "P"
21-228-13:25:35.207 00 SCX_CPU1_MD_SY/409      endif
21-228-13:25:35.207 00 SCX_CPU1_MD_SY/410      
21-228-13:25:35.207 00 SCX_CPU1_MD_SY/411      write ";*********************************************************************"
21-228-13:25:35.207 00     SPR-I:OPRO         ;*********************************************************************
21-228-13:25:35.207 00 SCX_CPU1_MD_SY/412      write ";  Step 1.5: Verify that each MD table is disabled. "
21-228-13:25:35.207 00     SPR-I:OPRO         ;  Step 1.5: Verify that each MD table is disabled. 
21-228-13:25:35.207 00 SCX_CPU1_MD_SY/413      write ";*********************************************************************"
21-228-13:25:35.207 00     SPR-I:OPRO         ;*********************************************************************
21-228-13:25:35.241 00 SCX_CPU1_MD_SY/414      if (SCX_CPU1_MD_EnableMask = 0) THEN
21-228-13:25:35.242 00 SCX_CPU1_MD_SY/415        write "<*> Passed (9001) - Enable Mask initialized properly."
21-228-13:25:35.242 00     SPR-I:OPRO         <*> Passed (9001) - Enable Mask initialized properly.
21-228-13:25:35.242 00 SCX_CPU1_MD_SY/416        ut_setrequirements MD_9001, "P"
21-228-13:25:35.242 00 SCX_CPU1_MD_SY/421      endif
21-228-13:25:35.242 00 SCX_CPU1_MD_SY/422      
21-228-13:25:35.242 00 SCX_CPU1_MD_SY/423      wait 5
21-228-13:25:35.242 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-228-13:25:40.246 00 SCX_CPU1_MD_SY/424      
21-228-13:25:40.246 00 SCX_CPU1_MD_SY/425      write ";*********************************************************************"
21-228-13:25:40.246 00     SPR-I:OPRO         ;*********************************************************************
21-228-13:25:40.246 00 SCX_CPU1_MD_SY/426      write ";  Step 1.6: Verify that each MD table is initialized to 0. "
21-228-13:25:40.246 00     SPR-I:OPRO         ;  Step 1.6: Verify that each MD table is initialized to 0. 
21-228-13:25:40.247 00 SCX_CPU1_MD_SY/427      write ";*********************************************************************"
21-228-13:25:40.247 00     SPR-I:OPRO         ;*********************************************************************
21-228-13:25:40.247 00 SCX_CPU1_MD_SY/428      passed = 1
21-228-13:25:40.247 00 SCX_CPU1_MD_SY/429      FOR i = 1 to MD_NUM_DWELL_TABLES DO
21-228-13:25:40.247 00 SCX_CPU1_MD_SY/430        if (SCX_CPU1_MD_AddrCnt[i] != 0) THEN
21-228-13:25:40.247 00 SCX_CPU1_MD_SY/433        endif
21-228-13:25:40.247 00 SCX_CPU1_MD_SY/434        
21-228-13:25:40.248 00 SCX_CPU1_MD_SY/435        if (SCX_CPU1_MD_Rate[i] != 0) THEN
21-228-13:25:40.248 00 SCX_CPU1_MD_SY/438        endif
21-228-13:25:40.248 00 SCX_CPU1_MD_SY/439      
21-228-13:25:40.248 00 SCX_CPU1_MD_SY/440        if (SCX_CPU1_MD_DataSize[i] != 0) THEN
21-228-13:25:40.248 00 SCX_CPU1_MD_SY/443        endif
21-228-13:25:40.248 00 SCX_CPU1_MD_SY/444        
21-228-13:25:40.248 00 SCX_CPU1_MD_SY/445        if (SCX_CPU1_MD_DwPktOffset[i] != 0) THEN
21-228-13:25:40.249 00 SCX_CPU1_MD_SY/448        endif
21-228-13:25:40.249 00 SCX_CPU1_MD_SY/449        
21-228-13:25:40.249 00 SCX_CPU1_MD_SY/450        if (SCX_CPU1_MD_DwTblEntry[i] != 0) THEN
21-228-13:25:40.249 00 SCX_CPU1_MD_SY/453        endif
21-228-13:25:40.249 00 SCX_CPU1_MD_SY/454      ENDDO
21-228-13:25:40.249 00 SCX_CPU1_MD_SY/429      FOR i = 1 to MD_NUM_DWELL_TABLES DO
21-228-13:25:40.250 00 SCX_CPU1_MD_SY/430        if (SCX_CPU1_MD_AddrCnt[i] != 0) THEN
21-228-13:25:40.250 00 SCX_CPU1_MD_SY/433        endif
21-228-13:25:40.250 00 SCX_CPU1_MD_SY/434        
21-228-13:25:40.250 00 SCX_CPU1_MD_SY/435        if (SCX_CPU1_MD_Rate[i] != 0) THEN
21-228-13:25:40.250 00 SCX_CPU1_MD_SY/438        endif
21-228-13:25:40.250 00 SCX_CPU1_MD_SY/439      
21-228-13:25:40.250 00 SCX_CPU1_MD_SY/440        if (SCX_CPU1_MD_DataSize[i] != 0) THEN
21-228-13:25:40.251 00 SCX_CPU1_MD_SY/443        endif
21-228-13:25:40.251 00 SCX_CPU1_MD_SY/444        
21-228-13:25:40.251 00 SCX_CPU1_MD_SY/445        if (SCX_CPU1_MD_DwPktOffset[i] != 0) THEN
21-228-13:25:40.251 00 SCX_CPU1_MD_SY/448        endif
21-228-13:25:40.251 00 SCX_CPU1_MD_SY/449        
21-228-13:25:40.251 00 SCX_CPU1_MD_SY/450        if (SCX_CPU1_MD_DwTblEntry[i] != 0) THEN
21-228-13:25:40.252 00 SCX_CPU1_MD_SY/453        endif
21-228-13:25:40.252 00 SCX_CPU1_MD_SY/454      ENDDO
21-228-13:25:40.252 00 SCX_CPU1_MD_SY/429      FOR i = 1 to MD_NUM_DWELL_TABLES DO
21-228-13:25:40.252 00 SCX_CPU1_MD_SY/430        if (SCX_CPU1_MD_AddrCnt[i] != 0) THEN
21-228-13:25:40.253 00 SCX_CPU1_MD_SY/433        endif
21-228-13:25:40.253 00 SCX_CPU1_MD_SY/434        
21-228-13:25:40.253 00 SCX_CPU1_MD_SY/435        if (SCX_CPU1_MD_Rate[i] != 0) THEN
21-228-13:25:40.253 00 SCX_CPU1_MD_SY/438        endif
21-228-13:25:40.253 00 SCX_CPU1_MD_SY/439      
21-228-13:25:40.253 00 SCX_CPU1_MD_SY/440        if (SCX_CPU1_MD_DataSize[i] != 0) THEN
21-228-13:25:40.254 00 SCX_CPU1_MD_SY/443        endif
21-228-13:25:40.254 00 SCX_CPU1_MD_SY/444        
21-228-13:25:40.254 00 SCX_CPU1_MD_SY/445        if (SCX_CPU1_MD_DwPktOffset[i] != 0) THEN
21-228-13:25:40.254 00 SCX_CPU1_MD_SY/448        endif
21-228-13:25:40.254 00 SCX_CPU1_MD_SY/449        
21-228-13:25:40.254 00 SCX_CPU1_MD_SY/450        if (SCX_CPU1_MD_DwTblEntry[i] != 0) THEN
21-228-13:25:40.255 00 SCX_CPU1_MD_SY/453        endif
21-228-13:25:40.255 00 SCX_CPU1_MD_SY/454      ENDDO
21-228-13:25:40.255 00 SCX_CPU1_MD_SY/429      FOR i = 1 to MD_NUM_DWELL_TABLES DO
21-228-13:25:40.256 00 SCX_CPU1_MD_SY/430        if (SCX_CPU1_MD_AddrCnt[i] != 0) THEN
21-228-13:25:40.256 00 SCX_CPU1_MD_SY/433        endif
21-228-13:25:40.256 00 SCX_CPU1_MD_SY/434        
21-228-13:25:40.257 00 SCX_CPU1_MD_SY/435        if (SCX_CPU1_MD_Rate[i] != 0) THEN
21-228-13:25:40.257 00 SCX_CPU1_MD_SY/438        endif
21-228-13:25:40.257 00 SCX_CPU1_MD_SY/439      
21-228-13:25:40.257 00 SCX_CPU1_MD_SY/440        if (SCX_CPU1_MD_DataSize[i] != 0) THEN
21-228-13:25:40.258 00 SCX_CPU1_MD_SY/443        endif
21-228-13:25:40.258 00 SCX_CPU1_MD_SY/444        
21-228-13:25:40.258 00 SCX_CPU1_MD_SY/445        if (SCX_CPU1_MD_DwPktOffset[i] != 0) THEN
21-228-13:25:40.258 00 SCX_CPU1_MD_SY/448        endif
21-228-13:25:40.258 00 SCX_CPU1_MD_SY/449        
21-228-13:25:40.258 00 SCX_CPU1_MD_SY/450        if (SCX_CPU1_MD_DwTblEntry[i] != 0) THEN
21-228-13:25:40.259 00 SCX_CPU1_MD_SY/453        endif
21-228-13:25:40.259 00 SCX_CPU1_MD_SY/454      ENDDO
21-228-13:25:40.259 00 SCX_CPU1_MD_SY/429      FOR i = 1 to MD_NUM_DWELL_TABLES DO
21-228-13:25:40.259 00 SCX_CPU1_MD_SY/455      
21-228-13:25:40.260 00 SCX_CPU1_MD_SY/456      if (passed = 1) THEN
21-228-13:25:40.260 00 SCX_CPU1_MD_SY/457        write "<*> Passed (9002) - Memory Dwell tables initialized properly."
21-228-13:25:40.260 00     SPR-I:OPRO         <*> Passed (9002) - Memory Dwell tables initialized properly.
21-228-13:25:40.260 00 SCX_CPU1_MD_SY/458        ut_setrequirements MD_9002, "P"
21-228-13:25:40.264 00 SCX_CPU1_MD_SY/462      endif
21-228-13:25:40.264 00 SCX_CPU1_MD_SY/463      
21-228-13:25:40.264 00 SCX_CPU1_MD_SY/464      wait 5
21-228-13:25:40.264 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-228-13:25:45.268 00 SCX_CPU1_MD_SY/465      
21-228-13:25:45.268 00 SCX_CPU1_MD_SY/466      write ";*********************************************************************"
21-228-13:25:45.268 00     SPR-I:OPRO         ;*********************************************************************
21-228-13:25:45.268 00 SCX_CPU1_MD_SY/467      write ";  Step 1.7: Setup initial dwell tables"
21-228-13:25:45.269 00     SPR-I:OPRO         ;  Step 1.7: Setup initial dwell tables
21-228-13:25:45.269 00 SCX_CPU1_MD_SY/468      write ";*********************************************************************"
21-228-13:25:45.269 00     SPR-I:OPRO         ;*********************************************************************
21-228-13:25:45.269 00 SCX_CPU1_MD_SY/469      write "; Setup the initial dwell tables"
21-228-13:25:45.269 00     SPR-I:OPRO         ; Setup the initial dwell tables
21-228-13:25:45.269 00 SCX_CPU1_MD_SY/470      s scx_cpu1_md_deftables
21-228-13:25:45.270 00     SPR-I:STS          Loading file /s/opr/accounts/cfs_test/prc/scx_cpu1_md_deftables.i
21-228-13:25:45.275 00     SPR-I:STS          Procedure SCX_CPU1_MD_DEFTABLES started
21-228-13:25:45.275 00 SCX_CPU1_MD_DE/2        ;*******************************************************************************
21-228-13:25:45.275 00 SCX_CPU1_MD_DE/3        ;  Test Name:  MD_InitReset
21-228-13:25:45.275 00 SCX_CPU1_MD_DE/4        ;  Test Level: Build Verification 
21-228-13:25:45.275 00 SCX_CPU1_MD_DE/5        ;  Test Type:  Functional
21-228-13:25:45.275 00 SCX_CPU1_MD_DE/6        ;            
21-228-13:25:45.276 00 SCX_CPU1_MD_DE/7        ;  Test Description
21-228-13:25:45.276 00 SCX_CPU1_MD_DE/8        ;   The purpose of this test is to setup and load the default set of dwell
21-228-13:25:45.276 00 SCX_CPU1_MD_DE/9        ;   tables used by some of the tests
21-228-13:25:45.276 00 SCX_CPU1_MD_DE/10       ;
21-228-13:25:45.276 00 SCX_CPU1_MD_DE/11       ;  Requirements Tested
21-228-13:25:45.276 00 SCX_CPU1_MD_DE/12       ;	None
21-228-13:25:45.276 00 SCX_CPU1_MD_DE/13       ;
21-228-13:25:45.276 00 SCX_CPU1_MD_DE/14       ;  Prerequisite Conditions
21-228-13:25:45.276 00 SCX_CPU1_MD_DE/15       ;    The CFS is up and running and ready to accept commands. The MD
21-228-13:25:45.276 00 SCX_CPU1_MD_DE/16       ;    commands and TLM items exist in the GSE database. The display page
21-228-13:25:45.276 00 SCX_CPU1_MD_DE/17       ;    for the MD Housekeeping exists. An MD test application exists.
21-228-13:25:45.276 00 SCX_CPU1_MD_DE/18       ;    The MD and TST_MD applications are running.
21-228-13:25:45.276 00 SCX_CPU1_MD_DE/19       ;
21-228-13:25:45.276 00 SCX_CPU1_MD_DE/20       ;  Assumptions and Constraints
21-228-13:25:45.276 00 SCX_CPU1_MD_DE/21       ;   None
21-228-13:25:45.276 00 SCX_CPU1_MD_DE/22       ;
21-228-13:25:45.276 00 SCX_CPU1_MD_DE/23       ;  Change History
21-228-13:25:45.278 00 SCX_CPU1_MD_DE/24       ;   Date        Name	    Description
21-228-13:25:45.278 00 SCX_CPU1_MD_DE/25       ;   08/13/08	S. Jonke    Original Procedure
21-228-13:25:45.278 00 SCX_CPU1_MD_DE/26       ;   09/30/08	S. Jonke    Removed some unneccessary code and added comments
21-228-13:25:45.278 00 SCX_CPU1_MD_DE/27       ;   12/07/09	W. Moleski  Turned logging off around code that did not provide
21-228-13:25:45.279 00 SCX_CPU1_MD_DE/28       ;			    any significant benefit of logging
21-228-13:25:45.279 00 SCX_CPU1_MD_DE/29       ;   04/28/11	W. Moleski  Added variables for App and table names
21-228-13:25:45.279 00 SCX_CPU1_MD_DE/30       ;   06/12/17    W. Moleski  Updated to use CPU1 for commanding and added a
21-228-13:25:45.279 00 SCX_CPU1_MD_DE/31       ;			    hostCPU variable for the utility procs to connect
21-228-13:25:45.279 00 SCX_CPU1_MD_DE/32       ;			    to the proper host.
21-228-13:25:45.279 00 SCX_CPU1_MD_DE/33       ;
21-228-13:25:45.279 00 SCX_CPU1_MD_DE/34       ;  Arguments
21-228-13:25:45.279 00 SCX_CPU1_MD_DE/35       ;   None
21-228-13:25:45.279 00 SCX_CPU1_MD_DE/36       ;
21-228-13:25:45.279 00 SCX_CPU1_MD_DE/37       ;  Procedures Called
21-228-13:25:45.279 00 SCX_CPU1_MD_DE/38       ;   None 
21-228-13:25:45.279 00 SCX_CPU1_MD_DE/39       ; 
21-228-13:25:45.279 00 SCX_CPU1_MD_DE/40       ;  Required Post-Test Analysis
21-228-13:25:45.279 00 SCX_CPU1_MD_DE/41       ;   None
21-228-13:25:45.279 00 SCX_CPU1_MD_DE/42       ;
21-228-13:25:45.279 00 SCX_CPU1_MD_DE/43       ;  Notes
21-228-13:25:45.279 00 SCX_CPU1_MD_DE/44       ;
21-228-13:25:45.279 00 SCX_CPU1_MD_DE/45       ;
21-228-13:25:45.279 00 SCX_CPU1_MD_DE/46       ;   Table 1
21-228-13:25:45.279 00 SCX_CPU1_MD_DE/47       ;     Entry#  Length  Delay  Offset
21-228-13:25:45.279 00 SCX_CPU1_MD_DE/48       ;     1       1       1      testdata_addr+0
21-228-13:25:45.282 00 SCX_CPU1_MD_DE/49       ;     2       1       0      testdata_addr+1
21-228-13:25:45.282 00 SCX_CPU1_MD_DE/50       ;     3       0       0      0
21-228-13:25:45.282 00 SCX_CPU1_MD_DE/51       ;
21-228-13:25:45.282 00 SCX_CPU1_MD_DE/52       ;     Entries = 2;  Size = 2;  Total Delay = 1
21-228-13:25:45.282 00 SCX_CPU1_MD_DE/53       ;
21-228-13:25:45.282 00 SCX_CPU1_MD_DE/54       ; 
21-228-13:25:45.282 00 SCX_CPU1_MD_DE/55       ;   Table 2
21-228-13:25:45.282 00 SCX_CPU1_MD_DE/56       ;     Entry#  Length  Delay  Offset
21-228-13:25:45.282 00 SCX_CPU1_MD_DE/57       ;     1       2       1      testdata_addr+2
21-228-13:25:45.282 00 SCX_CPU1_MD_DE/58       ;     2       2       0      testdata_addr+4
21-228-13:25:45.282 00 SCX_CPU1_MD_DE/59       ;     3       0       0      0
21-228-13:25:45.282 00 SCX_CPU1_MD_DE/60       ; 
21-228-13:25:45.282 00 SCX_CPU1_MD_DE/61       ;     Entries = 2;  Size = 4;  Total Delay = 1
21-228-13:25:45.282 00 SCX_CPU1_MD_DE/62       ; 
21-228-13:25:45.282 00 SCX_CPU1_MD_DE/63       ; 
21-228-13:25:45.282 00 SCX_CPU1_MD_DE/64       ;   Table 3
21-228-13:25:45.282 00 SCX_CPU1_MD_DE/65       ;     Entry#  Length  Delay  Offset
21-228-13:25:45.282 00 SCX_CPU1_MD_DE/66       ;     1       2       1      testdata_addr+6
21-228-13:25:45.282 00 SCX_CPU1_MD_DE/67       ;     2       4       0      testdata_addr+8
21-228-13:25:45.282 00 SCX_CPU1_MD_DE/68       ;     3       0       0      0
21-228-13:25:45.282 00 SCX_CPU1_MD_DE/69       ;
21-228-13:25:45.282 00 SCX_CPU1_MD_DE/70       ;     Entries = 2;  Size = 6;  Total Delay = 1
21-228-13:25:45.283 00 SCX_CPU1_MD_DE/71       ; 
21-228-13:25:45.283 00 SCX_CPU1_MD_DE/72       ; 
21-228-13:25:45.283 00 SCX_CPU1_MD_DE/73       ;   Table 4
21-228-13:25:45.283 00 SCX_CPU1_MD_DE/74       ;     Entry#  Length  Delay  Offset
21-228-13:25:45.283 00 SCX_CPU1_MD_DE/75       ;     1       1       1      testdata_addr+12
21-228-13:25:45.283 00 SCX_CPU1_MD_DE/76       ;     2       1       0      testdata_addr+13
21-228-13:25:45.283 00 SCX_CPU1_MD_DE/77       ;     3       0       0      0
21-228-13:25:45.283 00 SCX_CPU1_MD_DE/78       ;
21-228-13:25:45.283 00 SCX_CPU1_MD_DE/79       ;     Entries = 2;  Size = 2;  Total Delay = 1
21-228-13:25:45.283 00 SCX_CPU1_MD_DE/80       ;
21-228-13:25:45.283 00 SCX_CPU1_MD_DE/81       ;**********************************************************************
21-228-13:25:45.283 00 SCX_CPU1_MD_DE/82       
21-228-13:25:45.289 00 SCX_CPU1_MD_DE/84       local logging = %liv (log_procedure)
21-228-13:25:45.289 00 SCX_CPU1_MD_DE/85       %liv (log_procedure) = FALSE
21-228-13:25:45.325 00 SCX_CPU1_MD_DE/97       
21-228-13:25:45.325 00 SCX_CPU1_MD_DE/98       ;**********************************************************************
21-228-13:25:45.325 00 SCX_CPU1_MD_DE/99       ;  Define variables
21-228-13:25:45.325 00 SCX_CPU1_MD_DE/100      ;**********************************************************************
21-228-13:25:45.325 00 SCX_CPU1_MD_DE/101      ; GLOBAL Variables
21-228-13:25:45.325 00 SCX_CPU1_MD_DE/102      
21-228-13:25:45.325 00 SCX_CPU1_MD_DE/103      ; LOCAL Variables
21-228-13:25:45.326 00 SCX_CPU1_MD_DE/104      local cmdcnt, errcnt
21-228-13:25:45.326 00 SCX_CPU1_MD_DE/105      local rawcmd
21-228-13:25:45.326 00 SCX_CPU1_MD_DE/106      local stream1, dwell1, dwell2, dwell3, dwell4
21-228-13:25:45.326 00 SCX_CPU1_MD_DE/107      local passed
21-228-13:25:45.326 00 SCX_CPU1_MD_DE/108      LOCAL dwell_tbl1_load_pkt, dwell_tbl2_load_pkt, dwell_tbl3_load_pkt, dwell_tbl4_load_pkt
21-228-13:25:45.326 00 SCX_CPU1_MD_DE/109      LOCAL dwell_tbl1_load_appid, dwell_tbl2_load_appid, dwell_tbl3_load_appid, dwell_tbl4_load_appid
21-228-13:25:45.326 00 SCX_CPU1_MD_DE/110      local dwl_tbl_1_index, dwl_tbl_2_index, dwl_tbl_3_index, dwl_tbl_4_index
21-228-13:25:45.326 00 SCX_CPU1_MD_DE/111      local testdata_addr, addr
21-228-13:25:45.326 00 SCX_CPU1_MD_DE/112      
21-228-13:25:45.326 00 SCX_CPU1_MD_DE/113      local MDAppName = "MD"
21-228-13:25:45.326 00 SCX_CPU1_MD_DE/114      local ramDir = "RAM:0"
21-228-13:25:45.326 00 SCX_CPU1_MD_DE/115      local MDTblName1 = MDAppName & ".DWELL_TABLE1"
21-228-13:25:45.326 00 SCX_CPU1_MD_DE/116      local MDTblName2 = MDAppName & ".DWELL_TABLE2"
21-228-13:25:45.326 00 SCX_CPU1_MD_DE/117      local MDTblName3 = MDAppName & ".DWELL_TABLE3"
21-228-13:25:45.326 00 SCX_CPU1_MD_DE/118      local MDTblName4 = MDAppName & ".DWELL_TABLE4"
21-228-13:25:45.326 00 SCX_CPU1_MD_DE/119      local hostCPU = "CPU3"
21-228-13:25:45.326 00 SCX_CPU1_MD_DE/120      
21-228-13:25:45.326 00 SCX_CPU1_MD_DE/122      dwell_tbl1_load_pkt = "0FA8"
21-228-13:25:45.327 00 SCX_CPU1_MD_DE/123      dwell_tbl2_load_pkt = "0FA9"
21-228-13:25:45.327 00 SCX_CPU1_MD_DE/124      dwell_tbl3_load_pkt = "0FAA"
21-228-13:25:45.327 00 SCX_CPU1_MD_DE/125      dwell_tbl4_load_pkt = "0FAB"
21-228-13:25:45.327 00 SCX_CPU1_MD_DE/126      dwell_tbl1_load_appid = 4008
21-228-13:25:45.327 00 SCX_CPU1_MD_DE/127      dwell_tbl2_load_appid = 4009
21-228-13:25:45.329 00 SCX_CPU1_MD_DE/128      dwell_tbl3_load_appid = 4010
21-228-13:25:45.329 00 SCX_CPU1_MD_DE/129      dwell_tbl4_load_appid = 4011
21-228-13:25:45.329 00 SCX_CPU1_MD_DE/130      
21-228-13:25:45.329 00 SCX_CPU1_MD_DE/131      write ";*********************************************************************"
21-228-13:25:45.329 00     SPR-I:OPRO         ;*********************************************************************
21-228-13:25:45.329 00 SCX_CPU1_MD_DE/132      write ";  Start procedure SCX_CPU1_md_DefTables                            "
21-228-13:25:45.329 00     SPR-I:OPRO         ;  Start procedure SCX_CPU1_md_DefTables                            
21-228-13:25:45.329 00 SCX_CPU1_MD_DE/133      write ";*********************************************************************"
21-228-13:25:45.329 00     SPR-I:OPRO         ;*********************************************************************
21-228-13:25:45.329 00 SCX_CPU1_MD_DE/134      ; get the address of the TST_MD test data area
21-228-13:25:45.329 00 SCX_CPU1_MD_DE/135      testdata_addr = SCX_CPU1_TST_MD_TSTDATAADR
21-228-13:25:45.329 00 SCX_CPU1_MD_DE/136      
21-228-13:25:45.329 00 SCX_CPU1_MD_DE/137      write ";*********************************************************************"
21-228-13:25:45.329 00     SPR-I:OPRO         ;*********************************************************************
21-228-13:25:45.329 00 SCX_CPU1_MD_DE/138      write ";  Setup initial dwell table 1"
21-228-13:25:45.330 00     SPR-I:OPRO         ;  Setup initial dwell table 1
21-228-13:25:45.330 00 SCX_CPU1_MD_DE/139      write ";*********************************************************************"
21-228-13:25:45.330 00     SPR-I:OPRO         ;*********************************************************************
21-228-13:25:45.330 00 SCX_CPU1_MD_DE/140      ; Set up the table data
21-228-13:25:45.330 00 SCX_CPU1_MD_DE/141      ; Table summary
21-228-13:25:45.330 00 SCX_CPU1_MD_DE/142      ;   Entry#  Length  Delay  Offset
21-228-13:25:45.330 00 SCX_CPU1_MD_DE/143      ;   1       1       1      testdata_addr+0
21-228-13:25:45.330 00 SCX_CPU1_MD_DE/144      ;   2       1       0      testdata_addr+1
21-228-13:25:45.330 00 SCX_CPU1_MD_DE/145      ;   3       0       0      0
21-228-13:25:45.330 00 SCX_CPU1_MD_DE/146      ;
21-228-13:25:45.330 00 SCX_CPU1_MD_DE/147      ;  Entries = 2;  Size = 2;  Total Delay = 1
21-228-13:25:45.330 00 SCX_CPU1_MD_DE/148      
21-228-13:25:45.330 00 SCX_CPU1_MD_DE/150      SCX_CPU1_MD_Dwell_Load_Tbl1.MD_DTL_Enabled=0
21-228-13:25:45.330 00 SCX_CPU1_MD_DE/151      SCX_CPU1_MD_Dwell_Load_Tbl1.MD_DTL_Signature="Table #1 default signature"
21-228-13:25:45.330 00 SCX_CPU1_MD_DE/152      
21-228-13:25:45.330 00 SCX_CPU1_MD_DE/153      SCX_CPU1_MD_Dwell_Load_Tbl1.MD_DTL_Entry[1].MD_TLE_Length = 1
21-228-13:25:45.330 00 SCX_CPU1_MD_DE/154      SCX_CPU1_MD_Dwell_Load_Tbl1.MD_DTL_Entry[1].MD_TLE_Delay = 1
21-228-13:25:45.330 00 SCX_CPU1_MD_DE/155      SCX_CPU1_MD_Dwell_Load_Tbl1.MD_DTL_Entry[1].MD_TLE_Offset = testdata_addr
21-228-13:25:45.330 00 SCX_CPU1_MD_DE/156      SCX_CPU1_MD_Dwell_Load_Tbl1.MD_DTL_Entry[1].MD_TLE_SymName = ""
21-228-13:25:45.331 00 SCX_CPU1_MD_DE/157      
21-228-13:25:45.331 00 SCX_CPU1_MD_DE/158      SCX_CPU1_MD_Dwell_Load_Tbl1.MD_DTL_Entry[2].MD_TLE_Length = 1
21-228-13:25:45.331 00 SCX_CPU1_MD_DE/159      SCX_CPU1_MD_Dwell_Load_Tbl1.MD_DTL_Entry[2].MD_TLE_Delay = 0
21-228-13:25:45.331 00 SCX_CPU1_MD_DE/160      SCX_CPU1_MD_Dwell_Load_Tbl1.MD_DTL_Entry[2].MD_TLE_Offset = testdata_addr+1
21-228-13:25:45.331 00 SCX_CPU1_MD_DE/161      SCX_CPU1_MD_Dwell_Load_Tbl1.MD_DTL_Entry[2].MD_TLE_SymName = ""
21-228-13:25:45.331 00 SCX_CPU1_MD_DE/162      
21-228-13:25:45.331 00 SCX_CPU1_MD_DE/163      SCX_CPU1_MD_Dwell_Load_Tbl1.MD_DTL_Entry[3].MD_TLE_Length = 0
21-228-13:25:45.331 00 SCX_CPU1_MD_DE/164      SCX_CPU1_MD_Dwell_Load_Tbl1.MD_DTL_Entry[3].MD_TLE_Delay = 0
21-228-13:25:45.331 00 SCX_CPU1_MD_DE/165      SCX_CPU1_MD_Dwell_Load_Tbl1.MD_DTL_Entry[3].MD_TLE_Offset = 0
21-228-13:25:45.331 00 SCX_CPU1_MD_DE/166      SCX_CPU1_MD_Dwell_Load_Tbl1.MD_DTL_Entry[3].MD_TLE_SymName = ""
21-228-13:25:45.331 00 SCX_CPU1_MD_DE/167      
21-228-13:25:45.331 00 SCX_CPU1_MD_DE/168      ; Create a load file for dwell table #1 with this data (including signature)
21-228-13:25:45.331 00 SCX_CPU1_MD_DE/169      ut_setupevents SCX, CPU1, CFE_TBL, CFE_TBL_FILE_LOADED_INF_EID, INFO, 1
21-228-13:25:45.333 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:25:45.333 00     SPR-I:OPRO         ; Setup event 1 with CFE_TBL INFO 12
21-228-13:25:45.333 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:25:45.333 00 SCX_CPU1_MD_DE/170      
21-228-13:25:45.333 00 SCX_CPU1_MD_DE/171      s create_tbl_file_from_cvt (hostCPU,dwell_tbl1_load_appid,"Dwell Table #1 Load","md_dwl_ld_sg_tbl1",MDTblName1,"SCX_CPU1_MD_Dwell_Load_Tbl1.MD_DTL_Enabled","SCX_CPU1_MD_Dwell_Load_Tbl1.MD_DTL_Entry[3]")
21-228-13:25:45.334 00     SPR-I:STS          Loading file /s/opr/accounts/cfs_test/prc/create_tbl_file_from_cvt.i
21-228-13:25:45.334 00     SPR-I:STS          Procedure CREATE_TBL_FILE_FROM_CVT started
21-228-13:25:45.334 00 CREATE_TBL_FIL/2        ;
21-228-13:25:45.334 00 CREATE_TBL_FIL/3        local logging = %liv(log_procedure)
21-228-13:25:45.334 00 CREATE_TBL_FIL/4        %liv (log_procedure) = FALSE
21-228-13:25:45.336 00     SPR-I:OPRO         **********  md_dwl_ld_sg_tbl1  **********
21-228-13:25:45.336 00     SPR-I:OPRO         
21-228-13:25:45.336 00     SPR-I:OPRO                Content Type: cFE1
21-228-13:25:45.336 00     SPR-I:OPRO                    Sub Type: 8
21-228-13:25:45.337 00     SPR-I:OPRO                      Length: 12
21-228-13:25:45.337 00     SPR-I:OPRO               Spacecraft Id: SCX
21-228-13:25:45.337 00     SPR-I:OPRO                Processor Id: CPU3
21-228-13:25:45.337 00     SPR-I:OPRO              Application Id: 4008
21-228-13:25:45.337 00     SPR-I:OPRO            Create Time Secs: 1629120345
21-228-13:25:45.337 00     SPR-I:OPRO         Create Time Subsecs: 0
21-228-13:25:45.337 00     SPR-I:OPRO            File Description: Dwell Table #1 Load
21-228-13:25:45.337 00     SPR-I:OPRO         
21-228-13:25:45.337 00     SPR-I:OPRO         **********  MD.DWELL_TABLE1  **********
21-228-13:25:45.337 00     SPR-I:OPRO         
21-228-13:25:45.337 00     SPR-I:OPRO              Start Mnemonic: SCX_CPU1_MD_Dwell_Load_Tbl1.MD_DTL_Enabled
21-228-13:25:45.337 00     SPR-I:OPRO                 Byte Offset: 0
21-228-13:25:45.337 00     SPR-I:OPRO                End Mnemonic: SCX_CPU1_MD_Dwell_Load_Tbl1.MD_DTL_Entry[3]
21-228-13:25:45.337 00     SPR-I:OPRO             Number of Bytes: 252
21-228-13:25:45.337 00     SPR-I:OPRO         
21-228-13:25:45.348 00     SPR-I:STS          Loading file /s/opr/accounts/global/prc/partial_cvt_to_file_beta.i
21-228-13:25:45.349 00     SPR-I:STS          Procedure PARTIAL_CVT_TO_FILE_BETA started
21-228-13:25:45.349 00     SPR-I:OPRO         The unix command is cd /s/opr/accounts/cfs_test/image;cvt2file  -s 116 -e 367 P0FA8 md.dwell_table1
21-228-13:25:45.354 00     SPR-I:STS          Procedure PARTIAL_CVT_TO_FILE_BETA completed
21-228-13:25:45.355 00     SPR-I:OPRO         cd /s/opr/accounts/cfs_test/image;cat md_dwl_ld_sg_tbl1.tmp md.dwell_table1 > md_dwl_ld_sg_tbl1
21-228-13:25:45.363 00     SPR-I:OPRO         cd /s/opr/accounts/cfs_test/image;rm md.dwell_table1 md_dwl_ld_sg_tbl1.tmp
21-228-13:25:45.368 00 CREATE_TBL_FIL/128      
21-228-13:25:45.368 00 CREATE_TBL_FIL/129      ENDPROC
21-228-13:25:45.368 00     SPR-I:STS          Procedure CREATE_TBL_FILE_FROM_CVT completed
21-228-13:25:45.369 00 SCX_CPU1_MD_DE/172      
21-228-13:25:45.369 00 SCX_CPU1_MD_DE/173      cmdcnt = SCX_CPU1_TBL_CMDPC+1
21-228-13:25:45.369 00 SCX_CPU1_MD_DE/174      
21-228-13:25:45.369 00 SCX_CPU1_MD_DE/175      start load_table ("md_dwl_ld_sg_tbl1", hostCPU)
21-228-13:25:45.369 00     SPR-I:STS          Loading file /s/opr/accounts/cfs_test/prc/load_table.i
21-228-13:25:45.369 00     SPR-I:STS          Procedure LOAD_TABLE started
21-228-13:25:45.369 00     LOAD_TABLE/2        ;
21-228-13:25:45.369 00     LOAD_TABLE/3        local logging = %liv (log_procedure)
21-228-13:25:45.369 00     LOAD_TABLE/4        %liv (log_procedure) = FALSE
21-228-13:25:45.371 00     SPR-I:OPRO         Table Filename: md_dwl_ld_sg_tbl1
21-228-13:25:45.372 00     SPR-I:OPRO         The perl command is: perl /s/opr/accounts/global/tools/table_ftp.pl 192.168.1.8 md_dwl_ld_sg_tbl1 RAM:0 3
21-228-13:25:45.372 00     SPR-I:OPRO         
21-228-13:25:45.508 00     SPR-I:OPRO         Return code from ftp_file.pl: 0
21-228-13:25:45.508 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-228-13:25:50.512 00     SPR-I:OPRO         
21-228-13:25:50.515 00     SPR-I:OPRO         Sending Command: /SCX_CPU1_TBL_LOAD LFILENAME="/ram/md_dwl_ld_sg_tbl1"
21-228-13:25:50.532 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-228-13:25:50.990 00    TLMH-I:STS          58-012-14:05:12.500 INFO CPU=CPU1 APPNAME=CFE_TBL EVENT ID=12 Successful load of '/ram/md_dwl_ld_sg_tbl1' into 'MD.DWELL_TABLE1' working buffer
21-228-13:25:54.537 00     SPR-I:STTE         WAIT UNTIL completed
21-228-13:25:54.539 00     LOAD_TABLE/195      
21-228-13:25:54.539 00     LOAD_TABLE/196      ENDPROC
21-228-13:25:54.539 00     SPR-I:STS          Procedure LOAD_TABLE completed
21-228-13:25:54.540 00 SCX_CPU1_MD_DE/176      
21-228-13:25:54.540 00 SCX_CPU1_MD_DE/177      ut_tlmwait SCX_CPU1_TBL_CMDPC, {cmdcnt}
21-228-13:25:54.545 00     SPR-I:STTE         WAIT UNTIL completed
21-228-13:25:54.545 00 SCX_CPU1_MD_DE/178      if (UT_TW_Status = UT_Success) then
21-228-13:25:54.545 00 SCX_CPU1_MD_DE/179        write "<*> Passed - Table load command sent."
21-228-13:25:54.545 00     SPR-I:OPRO         <*> Passed - Table load command sent.
21-228-13:25:54.545 00 SCX_CPU1_MD_DE/182      endif
21-228-13:25:54.545 00 SCX_CPU1_MD_DE/183      
21-228-13:25:54.545 00 SCX_CPU1_MD_DE/184      if (SCX_CPU1_find_event[1].num_found_messages = 1) THEN
21-228-13:25:54.545 00 SCX_CPU1_MD_DE/185        write "<*> Passed - Event message ",SCX_CPU1_find_event[1].eventid, " received"
21-228-13:25:54.545 00     SPR-I:OPRO         <*> Passed - Event message 12 received
21-228-13:25:54.545 00 SCX_CPU1_MD_DE/188      endif
21-228-13:25:54.545 00 SCX_CPU1_MD_DE/189      
21-228-13:25:54.545 00 SCX_CPU1_MD_DE/190      wait 5
21-228-13:25:54.545 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-228-13:25:59.550 00 SCX_CPU1_MD_DE/191      
21-228-13:25:59.550 00 SCX_CPU1_MD_DE/192      write ";**********************************************************************"
21-228-13:25:59.550 00     SPR-I:OPRO         ;**********************************************************************
21-228-13:25:59.550 00 SCX_CPU1_MD_DE/193      write "; Validate the inactive buffer for Dwell Table #1."
21-228-13:25:59.550 00     SPR-I:OPRO         ; Validate the inactive buffer for Dwell Table #1.
21-228-13:25:59.550 00 SCX_CPU1_MD_DE/194      write ";**********************************************************************"
21-228-13:25:59.550 00     SPR-I:OPRO         ;**********************************************************************
21-228-13:25:59.550 00 SCX_CPU1_MD_DE/195      ut_setupevents "SCX", "CPU1", "CFE_TBL", CFE_TBL_VAL_REQ_MADE_INF_EID, "DEBUG", 1
21-228-13:25:59.555 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:25:59.555 00     SPR-I:OPRO         ; Setup event 1 with CFE_TBL DEBUG 16
21-228-13:25:59.555 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:25:59.556 00 SCX_CPU1_MD_DE/196                                                                                      
21-228-13:25:59.556 00 SCX_CPU1_MD_DE/197      ut_sendcmd "SCX_CPU1_TBL_VALIDATE INACTIVE VTABLENAME=MDTblName1"
21-228-13:25:59.560 00     SPR-I:OPRO         Sending command:  SCX_CPU1_TBL_VALIDATE INACTIVE VTABLENAME=MDTblName1
21-228-13:25:59.565 00     SPR-I:OPRO          ; Telemetry update will wait a maximum of 24 seconds
21-228-13:25:59.566 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-228-13:25:59.986 00    TLMH-I:STS          58-012-14:05:21.500 DEBUG CPU=CPU1 APPNAME=CFE_TBL EVENT ID=16 Tbl Services issued validation request for 'MD.DWELL_TABLE1'
21-228-13:26:00.492 00    TLMH-I:STS          58-012-14:05:22.001 INFO CPU=CPU1 APPNAME=MD EVENT ID=52 MD Dwell Tbl verify results: good = 2, bad = 0, unused = 23
21-228-13:26:00.493 00    TLMH-I:STS          58-012-14:05:22.001 INFO CPU=CPU1 APPNAME=CFE_TBL EVENT ID=36 MD validation successful for Inactive 'MD.DWELL_TABLE1'
21-228-13:26:02.569 00     SPR-I:STTE         WAIT UNTIL completed
21-228-13:26:02.573 00 SCX_CPU1_MD_DE/198      
21-228-13:26:02.573 00 SCX_CPU1_MD_DE/199      if (UT_SC_Status = UT_SC_Success) then
21-228-13:26:02.573 00 SCX_CPU1_MD_DE/200        write "<*> Passed - Inactive Table #1 validate command sent."
21-228-13:26:02.573 00     SPR-I:OPRO         <*> Passed - Inactive Table #1 validate command sent.
21-228-13:26:02.573 00 SCX_CPU1_MD_DE/201        if (SCX_CPU1_find_event[1].num_found_messages = 1) then
21-228-13:26:02.574 00 SCX_CPU1_MD_DE/202          write "<*> Passed - Event Msg ",SCX_CPU1_find_event[1].eventid," Found!"
21-228-13:26:02.574 00     SPR-I:OPRO         <*> Passed - Event Msg 16 Found!
21-228-13:26:02.574 00 SCX_CPU1_MD_DE/205        endif
21-228-13:26:02.574 00 SCX_CPU1_MD_DE/208      endif
21-228-13:26:02.574 00 SCX_CPU1_MD_DE/209      
21-228-13:26:02.574 00 SCX_CPU1_MD_DE/210      ; Look for the Validation success event
21-228-13:26:02.575 00 SCX_CPU1_MD_DE/211      if (SCX_CPU1_EVS_EVENTID <> CFE_TBL_VALIDATION_INF_EID) then
21-228-13:26:02.575 00 SCX_CPU1_MD_DE/221      else
21-228-13:26:02.575 00 SCX_CPU1_MD_DE/222        write "<*> Passed - Inactive Dwell Table #1 validated. Event Msg ",SCX_CPU1_evs_eventid," Found!"
21-228-13:26:02.575 00     SPR-I:OPRO         <*> Passed - Inactive Dwell Table #1 validated. Event Msg 36 Found!
21-228-13:26:02.575 00 SCX_CPU1_MD_DE/223      endif
21-228-13:26:02.575 00 SCX_CPU1_MD_DE/224                                                                                      
21-228-13:26:02.575 00 SCX_CPU1_MD_DE/225      wait 5
21-228-13:26:02.575 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-228-13:26:07.580 00 SCX_CPU1_MD_DE/226      
21-228-13:26:07.580 00 SCX_CPU1_MD_DE/227      write ";**********************************************************************"
21-228-13:26:07.580 00     SPR-I:OPRO         ;**********************************************************************
21-228-13:26:07.580 00 SCX_CPU1_MD_DE/228      write "; Activate the load for Dwell Table #1. "
21-228-13:26:07.580 00     SPR-I:OPRO         ; Activate the load for Dwell Table #1. 
21-228-13:26:07.580 00 SCX_CPU1_MD_DE/229      write ";**********************************************************************"
21-228-13:26:07.580 00     SPR-I:OPRO         ;**********************************************************************
21-228-13:26:07.580 00 SCX_CPU1_MD_DE/230      ut_setupevents SCX, CPU1, CFE_TBL, CFE_TBL_LOAD_PEND_REQ_INF_EID, DEBUG, 1
21-228-13:26:07.585 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:26:07.585 00     SPR-I:OPRO         ; Setup event 1 with CFE_TBL DEBUG 17
21-228-13:26:07.585 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:26:07.585 00 SCX_CPU1_MD_DE/231      ut_setupevents SCX, CPU1, CFE_TBL, CFE_TBL_UPDATE_SUCCESS_INF_EID, INFO, 2
21-228-13:26:07.588 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:26:07.588 00     SPR-I:OPRO         ; Setup event 2 with CFE_TBL INFO 37
21-228-13:26:07.588 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:26:07.588 00 SCX_CPU1_MD_DE/232      
21-228-13:26:07.588 00 SCX_CPU1_MD_DE/233      ut_sendcmd "SCX_CPU1_TBL_ACTIVATE ATableName=MDTblName1"
21-228-13:26:07.594 00     SPR-I:OPRO         Sending command:  SCX_CPU1_TBL_ACTIVATE ATableName=MDTblName1
21-228-13:26:07.609 00     SPR-I:OPRO          ; Telemetry update will wait a maximum of 24 seconds
21-228-13:26:07.610 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-228-13:26:08.492 00    TLMH-I:STS          58-012-14:05:30.001 DEBUG CPU=CPU1 APPNAME=CFE_TBL EVENT ID=17 Tbl Services notifying App that 'MD.DWELL_TABLE1' has a load pending
21-228-13:26:08.493 00    TLMH-I:STS          58-012-14:05:30.002 INFO CPU=CPU1 APPNAME=CFE_TBL EVENT ID=37 MD Successfully Updated 'MD.DWELL_TABLE1'
21-228-13:26:10.613 00     SPR-I:STTE         WAIT UNTIL completed
21-228-13:26:10.617 00 SCX_CPU1_MD_DE/234      
21-228-13:26:10.618 00 SCX_CPU1_MD_DE/235      if (ut_sc_status <> UT_SC_Success) then
21-228-13:26:10.618 00 SCX_CPU1_MD_DE/237      endif
21-228-13:26:10.618 00 SCX_CPU1_MD_DE/238      
21-228-13:26:10.618 00 SCX_CPU1_MD_DE/239      ; Look for the Activation success event
21-228-13:26:10.618 00 SCX_CPU1_MD_DE/240      wait 5
21-228-13:26:10.618 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-228-13:26:15.622 00 SCX_CPU1_MD_DE/241      
21-228-13:26:15.622 00 SCX_CPU1_MD_DE/242      if (SCX_CPU1_find_event[2].num_found_messages = 1) then
21-228-13:26:15.623 00 SCX_CPU1_MD_DE/243        write "<*> Passed - Dwell Table #1 Activated. Event Msg ",SCX_CPU1_find_event[2].eventid," Found!"
21-228-13:26:15.623 00     SPR-I:OPRO         <*> Passed - Dwell Table #1 Activated. Event Msg 37 Found!
21-228-13:26:15.623 00 SCX_CPU1_MD_DE/246      endif
21-228-13:26:15.623 00 SCX_CPU1_MD_DE/247      
21-228-13:26:15.623 00 SCX_CPU1_MD_DE/248      if (SCX_CPU1_find_event[1].num_found_messages != 1) then
21-228-13:26:15.624 00 SCX_CPU1_MD_DE/250      endif
21-228-13:26:15.624 00 SCX_CPU1_MD_DE/251      
21-228-13:26:15.624 00 SCX_CPU1_MD_DE/252      wait 5
21-228-13:26:15.624 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-228-13:26:20.628 00 SCX_CPU1_MD_DE/253      
21-228-13:26:20.628 00 SCX_CPU1_MD_DE/254      write ";*********************************************************************"
21-228-13:26:20.628 00     SPR-I:OPRO         ;*********************************************************************
21-228-13:26:20.629 00 SCX_CPU1_MD_DE/255      write ";  Setup initial dwell table 2"
21-228-13:26:20.629 00     SPR-I:OPRO         ;  Setup initial dwell table 2
21-228-13:26:20.629 00 SCX_CPU1_MD_DE/256      write ";*********************************************************************"
21-228-13:26:20.629 00     SPR-I:OPRO         ;*********************************************************************
21-228-13:26:20.629 00 SCX_CPU1_MD_DE/257      ; Set up the table data
21-228-13:26:20.629 00 SCX_CPU1_MD_DE/258      ; Table summary
21-228-13:26:20.629 00 SCX_CPU1_MD_DE/259      ;   Entry#  Length  Delay  Offset
21-228-13:26:20.629 00 SCX_CPU1_MD_DE/260      ;   1       2       1      testdata_addr+2
21-228-13:26:20.629 00 SCX_CPU1_MD_DE/261      ;   2       2       0      testdata_addr+4
21-228-13:26:20.630 00 SCX_CPU1_MD_DE/262      ;   3       0       0      0
21-228-13:26:20.630 00 SCX_CPU1_MD_DE/263      ;
21-228-13:26:20.630 00 SCX_CPU1_MD_DE/264      ;  Entries = 2;  Size = 4;  Total Delay = 1
21-228-13:26:20.630 00 SCX_CPU1_MD_DE/265      
21-228-13:26:20.630 00 SCX_CPU1_MD_DE/267      SCX_CPU1_MD_Dwell_Load_Tbl2.MD_DTL_Enabled=0
21-228-13:26:20.630 00 SCX_CPU1_MD_DE/268      SCX_CPU1_MD_Dwell_Load_Tbl2.MD_DTL_Signature="Table #2 default signature"
21-228-13:26:20.630 00 SCX_CPU1_MD_DE/269      
21-228-13:26:20.630 00 SCX_CPU1_MD_DE/270      SCX_CPU1_MD_Dwell_Load_Tbl2.MD_DTL_Entry[1].MD_TLE_Length = 2
21-228-13:26:20.631 00 SCX_CPU1_MD_DE/271      SCX_CPU1_MD_Dwell_Load_Tbl2.MD_DTL_Entry[1].MD_TLE_Delay = 1
21-228-13:26:20.631 00 SCX_CPU1_MD_DE/272      SCX_CPU1_MD_Dwell_Load_Tbl2.MD_DTL_Entry[1].MD_TLE_Offset = testdata_addr+2
21-228-13:26:20.632 00 SCX_CPU1_MD_DE/273      SCX_CPU1_MD_Dwell_Load_Tbl2.MD_DTL_Entry[1].MD_TLE_SymName = ""
21-228-13:26:20.632 00 SCX_CPU1_MD_DE/274      
21-228-13:26:20.632 00 SCX_CPU1_MD_DE/275      SCX_CPU1_MD_Dwell_Load_Tbl2.MD_DTL_Entry[2].MD_TLE_Length = 2
21-228-13:26:20.632 00 SCX_CPU1_MD_DE/276      SCX_CPU1_MD_Dwell_Load_Tbl2.MD_DTL_Entry[2].MD_TLE_Delay = 0
21-228-13:26:20.633 00 SCX_CPU1_MD_DE/277      SCX_CPU1_MD_Dwell_Load_Tbl2.MD_DTL_Entry[2].MD_TLE_Offset = testdata_addr+4
21-228-13:26:20.633 00 SCX_CPU1_MD_DE/278      SCX_CPU1_MD_Dwell_Load_Tbl2.MD_DTL_Entry[2].MD_TLE_SymName = ""
21-228-13:26:20.634 00 SCX_CPU1_MD_DE/279      
21-228-13:26:20.634 00 SCX_CPU1_MD_DE/280      SCX_CPU1_MD_Dwell_Load_Tbl2.MD_DTL_Entry[3].MD_TLE_Length = 0
21-228-13:26:20.634 00 SCX_CPU1_MD_DE/281      SCX_CPU1_MD_Dwell_Load_Tbl2.MD_DTL_Entry[3].MD_TLE_Delay = 0
21-228-13:26:20.634 00 SCX_CPU1_MD_DE/282      SCX_CPU1_MD_Dwell_Load_Tbl2.MD_DTL_Entry[3].MD_TLE_Offset = 0
21-228-13:26:20.635 00 SCX_CPU1_MD_DE/283      SCX_CPU1_MD_Dwell_Load_Tbl2.MD_DTL_Entry[3].MD_TLE_SymName = ""
21-228-13:26:20.635 00 SCX_CPU1_MD_DE/284      
21-228-13:26:20.635 00 SCX_CPU1_MD_DE/285      ; Create a load file for dwell table #2 with this data (including signature)
21-228-13:26:20.635 00 SCX_CPU1_MD_DE/286      ut_setupevents SCX, CPU1, CFE_TBL, CFE_TBL_FILE_LOADED_INF_EID, INFO, 1
21-228-13:26:20.638 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:26:20.638 00     SPR-I:OPRO         ; Setup event 1 with CFE_TBL INFO 12
21-228-13:26:20.638 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:26:20.638 00 SCX_CPU1_MD_DE/287      
21-228-13:26:20.638 00 SCX_CPU1_MD_DE/288      s create_tbl_file_from_cvt (hostCPU,dwell_tbl2_load_appid,"Dwell Table #2 Load", "md_dwl_ld_sg_tbl2",MDTblName2,"SCX_CPU1_MD_Dwell_Load_Tbl2.MD_DTL_Enabled","SCX_CPU1_MD_Dwell_Load_Tbl2.MD_DTL_Entry[3]")
21-228-13:26:20.639 00     SPR-I:STS          Loading file /s/opr/accounts/cfs_test/prc/create_tbl_file_from_cvt.i
21-228-13:26:20.639 00     SPR-I:STS          Procedure CREATE_TBL_FILE_FROM_CVT started
21-228-13:26:20.640 00 CREATE_TBL_FIL/2        ;
21-228-13:26:20.640 00 CREATE_TBL_FIL/3        local logging = %liv(log_procedure)
21-228-13:26:20.640 00 CREATE_TBL_FIL/4        %liv (log_procedure) = FALSE
21-228-13:26:20.643 00     SPR-I:OPRO         **********  md_dwl_ld_sg_tbl2  **********
21-228-13:26:20.643 00     SPR-I:OPRO         
21-228-13:26:20.643 00     SPR-I:OPRO                Content Type: cFE1
21-228-13:26:20.643 00     SPR-I:OPRO                    Sub Type: 8
21-228-13:26:20.644 00     SPR-I:OPRO                      Length: 12
21-228-13:26:20.644 00     SPR-I:OPRO               Spacecraft Id: SCX
21-228-13:26:20.644 00     SPR-I:OPRO                Processor Id: CPU3
21-228-13:26:20.644 00     SPR-I:OPRO              Application Id: 4009
21-228-13:26:20.644 00     SPR-I:OPRO            Create Time Secs: 1629120380
21-228-13:26:20.644 00     SPR-I:OPRO         Create Time Subsecs: 0
21-228-13:26:20.644 00     SPR-I:OPRO            File Description: Dwell Table #2 Load
21-228-13:26:20.644 00     SPR-I:OPRO         
21-228-13:26:20.644 00     SPR-I:OPRO         **********  MD.DWELL_TABLE2  **********
21-228-13:26:20.644 00     SPR-I:OPRO         
21-228-13:26:20.645 00     SPR-I:OPRO              Start Mnemonic: SCX_CPU1_MD_Dwell_Load_Tbl2.MD_DTL_Enabled
21-228-13:26:20.645 00     SPR-I:OPRO                 Byte Offset: 0
21-228-13:26:20.645 00     SPR-I:OPRO                End Mnemonic: SCX_CPU1_MD_Dwell_Load_Tbl2.MD_DTL_Entry[3]
21-228-13:26:20.645 00     SPR-I:OPRO             Number of Bytes: 252
21-228-13:26:20.645 00     SPR-I:OPRO         
21-228-13:26:20.655 00     SPR-I:STS          Loading file /s/opr/accounts/global/prc/partial_cvt_to_file_beta.i
21-228-13:26:20.655 00     SPR-I:STS          Procedure PARTIAL_CVT_TO_FILE_BETA started
21-228-13:26:20.656 00     SPR-I:OPRO         The unix command is cd /s/opr/accounts/cfs_test/image;cvt2file  -s 116 -e 367 P0FA9 md.dwell_table2
21-228-13:26:20.662 00     SPR-I:STS          Procedure PARTIAL_CVT_TO_FILE_BETA completed
21-228-13:26:20.662 00     SPR-I:OPRO         cd /s/opr/accounts/cfs_test/image;cat md_dwl_ld_sg_tbl2.tmp md.dwell_table2 > md_dwl_ld_sg_tbl2
21-228-13:26:20.667 00     SPR-I:OPRO         cd /s/opr/accounts/cfs_test/image;rm md.dwell_table2 md_dwl_ld_sg_tbl2.tmp
21-228-13:26:20.673 00 CREATE_TBL_FIL/128      
21-228-13:26:20.673 00 CREATE_TBL_FIL/129      ENDPROC
21-228-13:26:20.673 00     SPR-I:STS          Procedure CREATE_TBL_FILE_FROM_CVT completed
21-228-13:26:20.673 00 SCX_CPU1_MD_DE/289      
21-228-13:26:20.673 00 SCX_CPU1_MD_DE/290      cmdcnt = SCX_CPU1_TBL_CMDPC+1
21-228-13:26:20.673 00 SCX_CPU1_MD_DE/291      
21-228-13:26:20.673 00 SCX_CPU1_MD_DE/292      start load_table ("md_dwl_ld_sg_tbl2", hostCPU)
21-228-13:26:20.673 00     SPR-I:STS          Loading file /s/opr/accounts/cfs_test/prc/load_table.i
21-228-13:26:20.674 00     SPR-I:STS          Procedure LOAD_TABLE started
21-228-13:26:20.674 00     LOAD_TABLE/2        ;
21-228-13:26:20.674 00     LOAD_TABLE/3        local logging = %liv (log_procedure)
21-228-13:26:20.674 00     LOAD_TABLE/4        %liv (log_procedure) = FALSE
21-228-13:26:20.675 00     SPR-I:OPRO         Table Filename: md_dwl_ld_sg_tbl2
21-228-13:26:20.676 00     SPR-I:OPRO         The perl command is: perl /s/opr/accounts/global/tools/table_ftp.pl 192.168.1.8 md_dwl_ld_sg_tbl2 RAM:0 3
21-228-13:26:20.676 00     SPR-I:OPRO         
21-228-13:26:20.809 00     SPR-I:OPRO         Return code from ftp_file.pl: 0
21-228-13:26:20.809 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-228-13:26:25.813 00     SPR-I:OPRO         
21-228-13:26:25.816 00     SPR-I:OPRO         Sending Command: /SCX_CPU1_TBL_LOAD LFILENAME="/ram/md_dwl_ld_sg_tbl2"
21-228-13:26:25.854 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-228-13:26:26.490 00    TLMH-I:STS          58-012-14:05:48.001 INFO CPU=CPU1 APPNAME=CFE_TBL EVENT ID=12 Successful load of '/ram/md_dwl_ld_sg_tbl2' into 'MD.DWELL_TABLE2' working buffer
21-228-13:26:26.855 00     SPR-I:STTE         WAIT UNTIL completed
21-228-13:26:26.856 00     LOAD_TABLE/195      
21-228-13:26:26.856 00     LOAD_TABLE/196      ENDPROC
21-228-13:26:26.857 00     SPR-I:STS          Procedure LOAD_TABLE completed
21-228-13:26:26.857 00 SCX_CPU1_MD_DE/293      
21-228-13:26:26.858 00 SCX_CPU1_MD_DE/294      ut_tlmwait SCX_CPU1_TBL_CMDPC, {cmdcnt}
21-228-13:26:26.870 00     SPR-I:STTE         WAIT UNTIL completed
21-228-13:26:26.871 00 SCX_CPU1_MD_DE/295      if (UT_TW_Status = UT_Success) then
21-228-13:26:26.871 00 SCX_CPU1_MD_DE/296        write "<*> Passed - Table load command sent."
21-228-13:26:26.872 00     SPR-I:OPRO         <*> Passed - Table load command sent.
21-228-13:26:26.872 00 SCX_CPU1_MD_DE/299      endif
21-228-13:26:26.872 00 SCX_CPU1_MD_DE/300      
21-228-13:26:26.872 00 SCX_CPU1_MD_DE/301      if (SCX_CPU1_find_event[1].num_found_messages = 1) THEN
21-228-13:26:26.872 00 SCX_CPU1_MD_DE/302        write "<*> Passed - Event message ",SCX_CPU1_find_event[1].eventid, " received"
21-228-13:26:26.872 00     SPR-I:OPRO         <*> Passed - Event message 12 received
21-228-13:26:26.873 00 SCX_CPU1_MD_DE/305      endif
21-228-13:26:26.873 00 SCX_CPU1_MD_DE/306      
21-228-13:26:26.873 00 SCX_CPU1_MD_DE/307      wait 5
21-228-13:26:26.873 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-228-13:26:31.877 00 SCX_CPU1_MD_DE/308      
21-228-13:26:31.877 00 SCX_CPU1_MD_DE/309      write ";**********************************************************************"
21-228-13:26:31.877 00     SPR-I:OPRO         ;**********************************************************************
21-228-13:26:31.877 00 SCX_CPU1_MD_DE/310      write "; Validate the inactive buffer for Dwell Table #2."
21-228-13:26:31.877 00     SPR-I:OPRO         ; Validate the inactive buffer for Dwell Table #2.
21-228-13:26:31.878 00 SCX_CPU1_MD_DE/311      write ";**********************************************************************"
21-228-13:26:31.878 00     SPR-I:OPRO         ;**********************************************************************
21-228-13:26:31.878 00 SCX_CPU1_MD_DE/312      ut_setupevents "SCX", "CPU1", "CFE_TBL", CFE_TBL_VAL_REQ_MADE_INF_EID, "DEBUG",1
21-228-13:26:31.884 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:26:31.885 00     SPR-I:OPRO         ; Setup event 1 with CFE_TBL DEBUG 16
21-228-13:26:31.885 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:26:31.886 00 SCX_CPU1_MD_DE/313                                                                                      
21-228-13:26:31.886 00 SCX_CPU1_MD_DE/314      ut_sendcmd "SCX_CPU1_TBL_VALIDATE INACTIVE VTABLENAME=MDTblName2"
21-228-13:26:31.894 00     SPR-I:OPRO         Sending command:  SCX_CPU1_TBL_VALIDATE INACTIVE VTABLENAME=MDTblName2
21-228-13:26:31.909 00     SPR-I:OPRO          ; Telemetry update will wait a maximum of 24 seconds
21-228-13:26:31.909 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-228-13:26:32.489 00    TLMH-I:STS          58-012-14:05:54.001 DEBUG CPU=CPU1 APPNAME=CFE_TBL EVENT ID=16 Tbl Services issued validation request for 'MD.DWELL_TABLE2'
21-228-13:26:32.490 00    TLMH-I:STS          58-012-14:05:54.002 INFO CPU=CPU1 APPNAME=MD EVENT ID=52 MD Dwell Tbl verify results: good = 2, bad = 0, unused = 23
21-228-13:26:32.491 00    TLMH-I:STS          58-012-14:05:54.002 INFO CPU=CPU1 APPNAME=CFE_TBL EVENT ID=36 MD validation successful for Inactive 'MD.DWELL_TABLE2'
21-228-13:26:34.913 00     SPR-I:STTE         WAIT UNTIL completed
21-228-13:26:34.917 00 SCX_CPU1_MD_DE/315      
21-228-13:26:34.917 00 SCX_CPU1_MD_DE/316      if (UT_SC_Status = UT_SC_Success) then
21-228-13:26:34.917 00 SCX_CPU1_MD_DE/317        write "<*> Passed - Inactive Table #2 validate command sent."
21-228-13:26:34.917 00     SPR-I:OPRO         <*> Passed - Inactive Table #2 validate command sent.
21-228-13:26:34.917 00 SCX_CPU1_MD_DE/318        if (SCX_CPU1_find_event[1].num_found_messages = 1) then
21-228-13:26:34.917 00 SCX_CPU1_MD_DE/319          write "<*> Passed - Event Msg ",SCX_CPU1_find_event[1].eventid," Found!"
21-228-13:26:34.918 00     SPR-I:OPRO         <*> Passed - Event Msg 16 Found!
21-228-13:26:34.918 00 SCX_CPU1_MD_DE/322        endif
21-228-13:26:34.918 00 SCX_CPU1_MD_DE/325      endif
21-228-13:26:34.918 00 SCX_CPU1_MD_DE/326      
21-228-13:26:34.918 00 SCX_CPU1_MD_DE/327      ; Look for the Validation success event
21-228-13:26:34.918 00 SCX_CPU1_MD_DE/328      if (SCX_CPU1_EVS_EVENTID <> CFE_TBL_VALIDATION_INF_EID) then
21-228-13:26:34.918 00 SCX_CPU1_MD_DE/338      else
21-228-13:26:34.918 00 SCX_CPU1_MD_DE/339        write "<*> Passed - Inactive Dwell Table #2 validated. Event Msg ",SCX_CPU1_evs_eventid," Found!"
21-228-13:26:34.918 00     SPR-I:OPRO         <*> Passed - Inactive Dwell Table #2 validated. Event Msg 36 Found!
21-228-13:26:34.918 00 SCX_CPU1_MD_DE/340      endif
21-228-13:26:34.918 00 SCX_CPU1_MD_DE/341                                                                                      
21-228-13:26:34.918 00 SCX_CPU1_MD_DE/342      wait 5
21-228-13:26:34.918 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-228-13:26:39.923 00 SCX_CPU1_MD_DE/343      
21-228-13:26:39.923 00 SCX_CPU1_MD_DE/344      write ";**********************************************************************"
21-228-13:26:39.923 00     SPR-I:OPRO         ;**********************************************************************
21-228-13:26:39.923 00 SCX_CPU1_MD_DE/345      write "; Activate the load for Dwell Table #2. "
21-228-13:26:39.923 00     SPR-I:OPRO         ; Activate the load for Dwell Table #2. 
21-228-13:26:39.923 00 SCX_CPU1_MD_DE/346      write ";**********************************************************************"
21-228-13:26:39.923 00     SPR-I:OPRO         ;**********************************************************************
21-228-13:26:39.923 00 SCX_CPU1_MD_DE/347      ut_setupevents SCX, CPU1, CFE_TBL, CFE_TBL_LOAD_PEND_REQ_INF_EID, DEBUG, 1
21-228-13:26:39.928 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:26:39.929 00     SPR-I:OPRO         ; Setup event 1 with CFE_TBL DEBUG 17
21-228-13:26:39.929 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:26:39.929 00 SCX_CPU1_MD_DE/348      ut_setupevents SCX, CPU1, CFE_TBL, CFE_TBL_UPDATE_SUCCESS_INF_EID, INFO, 2
21-228-13:26:39.931 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:26:39.931 00     SPR-I:OPRO         ; Setup event 2 with CFE_TBL INFO 37
21-228-13:26:39.931 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:26:39.931 00 SCX_CPU1_MD_DE/349      
21-228-13:26:39.931 00 SCX_CPU1_MD_DE/350      ut_sendcmd "SCX_CPU1_TBL_ACTIVATE ATableName=MDTblName2"
21-228-13:26:39.936 00     SPR-I:OPRO         Sending command:  SCX_CPU1_TBL_ACTIVATE ATableName=MDTblName2
21-228-13:26:39.953 00     SPR-I:OPRO          ; Telemetry update will wait a maximum of 24 seconds
21-228-13:26:39.953 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-228-13:26:40.489 00    TLMH-I:STS          58-012-14:06:02.001 DEBUG CPU=CPU1 APPNAME=CFE_TBL EVENT ID=17 Tbl Services notifying App that 'MD.DWELL_TABLE2' has a load pending
21-228-13:26:40.491 00    TLMH-I:STS          58-012-14:06:02.002 INFO CPU=CPU1 APPNAME=CFE_TBL EVENT ID=37 MD Successfully Updated 'MD.DWELL_TABLE2'
21-228-13:26:42.957 00     SPR-I:STTE         WAIT UNTIL completed
21-228-13:26:42.961 00 SCX_CPU1_MD_DE/351      
21-228-13:26:42.961 00 SCX_CPU1_MD_DE/352      if (ut_sc_status <> UT_SC_Success) then
21-228-13:26:42.961 00 SCX_CPU1_MD_DE/354      endif
21-228-13:26:42.961 00 SCX_CPU1_MD_DE/355      
21-228-13:26:42.961 00 SCX_CPU1_MD_DE/356      ; Look for the Activation success event
21-228-13:26:42.961 00 SCX_CPU1_MD_DE/357      wait 5
21-228-13:26:42.961 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-228-13:26:47.966 00 SCX_CPU1_MD_DE/358      
21-228-13:26:47.966 00 SCX_CPU1_MD_DE/359      if (SCX_CPU1_find_event[2].num_found_messages = 1) then
21-228-13:26:47.966 00 SCX_CPU1_MD_DE/360        write "<*> Passed - Dwell Table #2 Activated. Event Msg ",SCX_CPU1_find_event[2].eventid," Found!"
21-228-13:26:47.966 00     SPR-I:OPRO         <*> Passed - Dwell Table #2 Activated. Event Msg 37 Found!
21-228-13:26:47.966 00 SCX_CPU1_MD_DE/363      endif
21-228-13:26:47.967 00 SCX_CPU1_MD_DE/364      
21-228-13:26:47.967 00 SCX_CPU1_MD_DE/365      if (SCX_CPU1_find_event[1].num_found_messages != 1) then
21-228-13:26:47.967 00 SCX_CPU1_MD_DE/367      endif
21-228-13:26:47.967 00 SCX_CPU1_MD_DE/368      
21-228-13:26:47.967 00 SCX_CPU1_MD_DE/369      wait 5
21-228-13:26:47.967 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-228-13:26:52.971 00 SCX_CPU1_MD_DE/370      
21-228-13:26:52.971 00 SCX_CPU1_MD_DE/371      write ";*********************************************************************"
21-228-13:26:52.972 00     SPR-I:OPRO         ;*********************************************************************
21-228-13:26:52.972 00 SCX_CPU1_MD_DE/372      write ";  Setup initial dwell table 3"
21-228-13:26:52.972 00     SPR-I:OPRO         ;  Setup initial dwell table 3
21-228-13:26:52.972 00 SCX_CPU1_MD_DE/373      write ";*********************************************************************"
21-228-13:26:52.972 00     SPR-I:OPRO         ;*********************************************************************
21-228-13:26:52.972 00 SCX_CPU1_MD_DE/374      ; Set up the table data
21-228-13:26:52.972 00 SCX_CPU1_MD_DE/375      ; Table summary
21-228-13:26:52.972 00 SCX_CPU1_MD_DE/376      ;   Entry#  Length  Delay  Offset
21-228-13:26:52.972 00 SCX_CPU1_MD_DE/377      ;   1       2       1      testdata_addr+6
21-228-13:26:52.972 00 SCX_CPU1_MD_DE/378      ;   2       4       0      testdata_addr+8
21-228-13:26:52.972 00 SCX_CPU1_MD_DE/379      ;   3       0       0      0
21-228-13:26:52.973 00 SCX_CPU1_MD_DE/380      ;
21-228-13:26:52.973 00 SCX_CPU1_MD_DE/381      ;  Entries = 2;  Size = 6;  Total Delay = 1
21-228-13:26:52.973 00 SCX_CPU1_MD_DE/382      
21-228-13:26:52.973 00 SCX_CPU1_MD_DE/384      SCX_CPU1_MD_Dwell_Load_Tbl3.MD_DTL_Enabled=0
21-228-13:26:52.973 00 SCX_CPU1_MD_DE/385      SCX_CPU1_MD_Dwell_Load_Tbl3.MD_DTL_Signature="Table #3 default signature"
21-228-13:26:52.973 00 SCX_CPU1_MD_DE/386      
21-228-13:26:52.973 00 SCX_CPU1_MD_DE/387      SCX_CPU1_MD_Dwell_Load_Tbl3.MD_DTL_Entry[1].MD_TLE_Length = 2
21-228-13:26:52.974 00 SCX_CPU1_MD_DE/388      SCX_CPU1_MD_Dwell_Load_Tbl3.MD_DTL_Entry[1].MD_TLE_Delay = 1
21-228-13:26:52.974 00 SCX_CPU1_MD_DE/389      SCX_CPU1_MD_Dwell_Load_Tbl3.MD_DTL_Entry[1].MD_TLE_Offset = testdata_addr+6
21-228-13:26:52.974 00 SCX_CPU1_MD_DE/390      SCX_CPU1_MD_Dwell_Load_Tbl3.MD_DTL_Entry[1].MD_TLE_SymName = ""
21-228-13:26:52.975 00 SCX_CPU1_MD_DE/391      
21-228-13:26:52.975 00 SCX_CPU1_MD_DE/392      SCX_CPU1_MD_Dwell_Load_Tbl3.MD_DTL_Entry[2].MD_TLE_Length = 4
21-228-13:26:52.975 00 SCX_CPU1_MD_DE/393      SCX_CPU1_MD_Dwell_Load_Tbl3.MD_DTL_Entry[2].MD_TLE_Delay = 0
21-228-13:26:52.975 00 SCX_CPU1_MD_DE/394      SCX_CPU1_MD_Dwell_Load_Tbl3.MD_DTL_Entry[2].MD_TLE_Offset = testdata_addr+8
21-228-13:26:52.976 00 SCX_CPU1_MD_DE/395      SCX_CPU1_MD_Dwell_Load_Tbl3.MD_DTL_Entry[2].MD_TLE_SymName = ""
21-228-13:26:52.976 00 SCX_CPU1_MD_DE/396      
21-228-13:26:52.976 00 SCX_CPU1_MD_DE/397      SCX_CPU1_MD_Dwell_Load_Tbl3.MD_DTL_Entry[3].MD_TLE_Length = 0
21-228-13:26:52.976 00 SCX_CPU1_MD_DE/398      SCX_CPU1_MD_Dwell_Load_Tbl3.MD_DTL_Entry[3].MD_TLE_Delay = 0
21-228-13:26:52.977 00 SCX_CPU1_MD_DE/399      SCX_CPU1_MD_Dwell_Load_Tbl3.MD_DTL_Entry[3].MD_TLE_Offset = 0
21-228-13:26:52.977 00 SCX_CPU1_MD_DE/400      SCX_CPU1_MD_Dwell_Load_Tbl3.MD_DTL_Entry[3].MD_TLE_SymName = ""
21-228-13:26:52.977 00 SCX_CPU1_MD_DE/401      
21-228-13:26:52.977 00 SCX_CPU1_MD_DE/402      ; Create a load file for dwell table #3 with this data (including signature)
21-228-13:26:52.977 00 SCX_CPU1_MD_DE/403      ut_setupevents SCX, CPU1, CFE_TBL, CFE_TBL_FILE_LOADED_INF_EID, INFO,1
21-228-13:26:52.979 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:26:52.979 00     SPR-I:OPRO         ; Setup event 1 with CFE_TBL INFO 12
21-228-13:26:52.979 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:26:52.980 00 SCX_CPU1_MD_DE/404      
21-228-13:26:52.980 00 SCX_CPU1_MD_DE/405      s create_tbl_file_from_cvt (hostCPU,dwell_tbl3_load_appid,"Dwell Table #3 Load", "md_dwl_ld_sg_tbl3",MDTblName3,"SCX_CPU1_MD_Dwell_Load_Tbl3.MD_DTL_Enabled","SCX_CPU1_MD_Dwell_Load_Tbl3.MD_DTL_Entry[3]")
21-228-13:26:52.980 00     SPR-I:STS          Loading file /s/opr/accounts/cfs_test/prc/create_tbl_file_from_cvt.i
21-228-13:26:52.980 00     SPR-I:STS          Procedure CREATE_TBL_FILE_FROM_CVT started
21-228-13:26:52.981 00 CREATE_TBL_FIL/2        ;
21-228-13:26:52.981 00 CREATE_TBL_FIL/3        local logging = %liv(log_procedure)
21-228-13:26:52.981 00 CREATE_TBL_FIL/4        %liv (log_procedure) = FALSE
21-228-13:26:52.983 00     SPR-I:OPRO         **********  md_dwl_ld_sg_tbl3  **********
21-228-13:26:52.983 00     SPR-I:OPRO         
21-228-13:26:52.983 00     SPR-I:OPRO                Content Type: cFE1
21-228-13:26:52.983 00     SPR-I:OPRO                    Sub Type: 8
21-228-13:26:52.983 00     SPR-I:OPRO                      Length: 12
21-228-13:26:52.983 00     SPR-I:OPRO               Spacecraft Id: SCX
21-228-13:26:52.983 00     SPR-I:OPRO                Processor Id: CPU3
21-228-13:26:52.983 00     SPR-I:OPRO              Application Id: 4010
21-228-13:26:52.983 00     SPR-I:OPRO            Create Time Secs: 1629120412
21-228-13:26:52.983 00     SPR-I:OPRO         Create Time Subsecs: 0
21-228-13:26:52.984 00     SPR-I:OPRO            File Description: Dwell Table #3 Load
21-228-13:26:52.984 00     SPR-I:OPRO         
21-228-13:26:52.984 00     SPR-I:OPRO         **********  MD.DWELL_TABLE3  **********
21-228-13:26:52.984 00     SPR-I:OPRO         
21-228-13:26:52.984 00     SPR-I:OPRO              Start Mnemonic: SCX_CPU1_MD_Dwell_Load_Tbl3.MD_DTL_Enabled
21-228-13:26:52.984 00     SPR-I:OPRO                 Byte Offset: 0
21-228-13:26:52.984 00     SPR-I:OPRO                End Mnemonic: SCX_CPU1_MD_Dwell_Load_Tbl3.MD_DTL_Entry[3]
21-228-13:26:52.984 00     SPR-I:OPRO             Number of Bytes: 252
21-228-13:26:52.984 00     SPR-I:OPRO         
21-228-13:26:52.991 00     SPR-I:STS          Loading file /s/opr/accounts/global/prc/partial_cvt_to_file_beta.i
21-228-13:26:52.991 00     SPR-I:STS          Procedure PARTIAL_CVT_TO_FILE_BETA started
21-228-13:26:52.992 00     SPR-I:OPRO         The unix command is cd /s/opr/accounts/cfs_test/image;cvt2file  -s 116 -e 367 P0FAA md.dwell_table3
21-228-13:26:52.998 00     SPR-I:STS          Procedure PARTIAL_CVT_TO_FILE_BETA completed
21-228-13:26:52.998 00     SPR-I:OPRO         cd /s/opr/accounts/cfs_test/image;cat md_dwl_ld_sg_tbl3.tmp md.dwell_table3 > md_dwl_ld_sg_tbl3
21-228-13:26:53.005 00     SPR-I:OPRO         cd /s/opr/accounts/cfs_test/image;rm md.dwell_table3 md_dwl_ld_sg_tbl3.tmp
21-228-13:26:53.014 00 CREATE_TBL_FIL/128      
21-228-13:26:53.014 00 CREATE_TBL_FIL/129      ENDPROC
21-228-13:26:53.014 00     SPR-I:STS          Procedure CREATE_TBL_FILE_FROM_CVT completed
21-228-13:26:53.014 00 SCX_CPU1_MD_DE/406      
21-228-13:26:53.014 00 SCX_CPU1_MD_DE/407      cmdcnt = SCX_CPU1_TBL_CMDPC+1
21-228-13:26:53.014 00 SCX_CPU1_MD_DE/408      
21-228-13:26:53.014 00 SCX_CPU1_MD_DE/409      start load_table ("md_dwl_ld_sg_tbl3", hostCPU)
21-228-13:26:53.014 00     SPR-I:STS          Loading file /s/opr/accounts/cfs_test/prc/load_table.i
21-228-13:26:53.015 00     SPR-I:STS          Procedure LOAD_TABLE started
21-228-13:26:53.015 00     LOAD_TABLE/2        ;
21-228-13:26:53.015 00     LOAD_TABLE/3        local logging = %liv (log_procedure)
21-228-13:26:53.015 00     LOAD_TABLE/4        %liv (log_procedure) = FALSE
21-228-13:26:53.016 00     SPR-I:OPRO         Table Filename: md_dwl_ld_sg_tbl3
21-228-13:26:53.017 00     SPR-I:OPRO         The perl command is: perl /s/opr/accounts/global/tools/table_ftp.pl 192.168.1.8 md_dwl_ld_sg_tbl3 RAM:0 3
21-228-13:26:53.017 00     SPR-I:OPRO         
21-228-13:26:53.151 00     SPR-I:OPRO         Return code from ftp_file.pl: 0
21-228-13:26:53.151 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-228-13:26:58.155 00     SPR-I:OPRO         
21-228-13:26:58.158 00     SPR-I:OPRO         Sending Command: /SCX_CPU1_TBL_LOAD LFILENAME="/ram/md_dwl_ld_sg_tbl3"
21-228-13:26:58.185 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-228-13:26:58.983 00    TLMH-I:STS          58-012-14:06:20.500 INFO CPU=CPU1 APPNAME=CFE_TBL EVENT ID=12 Successful load of '/ram/md_dwl_ld_sg_tbl3' into 'MD.DWELL_TABLE3' working buffer
21-228-13:27:03.189 00     SPR-I:STTE         WAIT UNTIL completed
21-228-13:27:03.191 00     LOAD_TABLE/195      
21-228-13:27:03.191 00     LOAD_TABLE/196      ENDPROC
21-228-13:27:03.191 00     SPR-I:STS          Procedure LOAD_TABLE completed
21-228-13:27:03.192 00 SCX_CPU1_MD_DE/410      
21-228-13:27:03.192 00 SCX_CPU1_MD_DE/411      ut_tlmwait SCX_CPU1_TBL_CMDPC, {cmdcnt}
21-228-13:27:03.203 00     SPR-I:STTE         WAIT UNTIL completed
21-228-13:27:03.204 00 SCX_CPU1_MD_DE/412      if (UT_TW_Status = UT_Success) then
21-228-13:27:03.204 00 SCX_CPU1_MD_DE/413        write "<*> Passed - Table load command sent."
21-228-13:27:03.204 00     SPR-I:OPRO         <*> Passed - Table load command sent.
21-228-13:27:03.204 00 SCX_CPU1_MD_DE/416      endif
21-228-13:27:03.204 00 SCX_CPU1_MD_DE/417      
21-228-13:27:03.204 00 SCX_CPU1_MD_DE/418      if (SCX_CPU1_find_event[1].num_found_messages = 1) THEN
21-228-13:27:03.205 00 SCX_CPU1_MD_DE/419        write "<*> Passed - Event message ",SCX_CPU1_find_event[1].eventid, " received"
21-228-13:27:03.205 00     SPR-I:OPRO         <*> Passed - Event message 12 received
21-228-13:27:03.205 00 SCX_CPU1_MD_DE/422      endif
21-228-13:27:03.205 00 SCX_CPU1_MD_DE/423      
21-228-13:27:03.205 00 SCX_CPU1_MD_DE/424      wait 5
21-228-13:27:03.205 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-228-13:27:08.209 00 SCX_CPU1_MD_DE/425      
21-228-13:27:08.209 00 SCX_CPU1_MD_DE/426      write ";**********************************************************************"
21-228-13:27:08.209 00     SPR-I:OPRO         ;**********************************************************************
21-228-13:27:08.209 00 SCX_CPU1_MD_DE/427      write "; Validate the inactive buffer for Dwell Table #3."
21-228-13:27:08.209 00     SPR-I:OPRO         ; Validate the inactive buffer for Dwell Table #3.
21-228-13:27:08.209 00 SCX_CPU1_MD_DE/428      write ";**********************************************************************"
21-228-13:27:08.209 00     SPR-I:OPRO         ;**********************************************************************
21-228-13:27:08.209 00 SCX_CPU1_MD_DE/429      ut_setupevents "SCX","CPU1","CFE_TBL",CFE_TBL_VAL_REQ_MADE_INF_EID,"DEBUG", 1
21-228-13:27:08.211 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:27:08.211 00     SPR-I:OPRO         ; Setup event 1 with CFE_TBL DEBUG 16
21-228-13:27:08.212 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:27:08.212 00 SCX_CPU1_MD_DE/430      
21-228-13:27:08.212 00 SCX_CPU1_MD_DE/431      ut_sendcmd "SCX_CPU1_TBL_VALIDATE INACTIVE VTABLENAME=MDTblName3"
21-228-13:27:08.218 00     SPR-I:OPRO         Sending command:  SCX_CPU1_TBL_VALIDATE INACTIVE VTABLENAME=MDTblName3
21-228-13:27:08.236 00     SPR-I:OPRO          ; Telemetry update will wait a maximum of 24 seconds
21-228-13:27:08.236 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-228-13:27:08.991 00    TLMH-I:STS          58-012-14:06:30.500 DEBUG CPU=CPU1 APPNAME=CFE_TBL EVENT ID=16 Tbl Services issued validation request for 'MD.DWELL_TABLE3'
21-228-13:27:09.487 00    TLMH-I:STS          58-012-14:06:31.001 INFO CPU=CPU1 APPNAME=MD EVENT ID=52 MD Dwell Tbl verify results: good = 2, bad = 0, unused = 23
21-228-13:27:09.488 00    TLMH-I:STS          58-012-14:06:31.001 INFO CPU=CPU1 APPNAME=CFE_TBL EVENT ID=36 MD validation successful for Inactive 'MD.DWELL_TABLE3'
21-228-13:27:11.240 00     SPR-I:STTE         WAIT UNTIL completed
21-228-13:27:11.244 00 SCX_CPU1_MD_DE/432      
21-228-13:27:11.244 00 SCX_CPU1_MD_DE/433      if (UT_SC_Status = UT_SC_Success) then
21-228-13:27:11.244 00 SCX_CPU1_MD_DE/434        write "<*> Passed - Inactive Table #3 validate command sent."
21-228-13:27:11.244 00     SPR-I:OPRO         <*> Passed - Inactive Table #3 validate command sent.
21-228-13:27:11.244 00 SCX_CPU1_MD_DE/435        if (SCX_CPU1_find_event[1].num_found_messages = 1) then
21-228-13:27:11.245 00 SCX_CPU1_MD_DE/436          write "<*> Passed - Event Msg ",SCX_CPU1_find_event[1].eventid," Found!"
21-228-13:27:11.245 00     SPR-I:OPRO         <*> Passed - Event Msg 16 Found!
21-228-13:27:11.245 00 SCX_CPU1_MD_DE/439        endif
21-228-13:27:11.245 00 SCX_CPU1_MD_DE/442      endif
21-228-13:27:11.245 00 SCX_CPU1_MD_DE/443      
21-228-13:27:11.246 00 SCX_CPU1_MD_DE/444      ; Look for the Validation success event
21-228-13:27:11.246 00 SCX_CPU1_MD_DE/445      if (SCX_CPU1_EVS_EVENTID <> CFE_TBL_VALIDATION_INF_EID) then
21-228-13:27:11.246 00 SCX_CPU1_MD_DE/455      else
21-228-13:27:11.246 00 SCX_CPU1_MD_DE/456        write "<*> Passed - Inactive Dwell Table #3 validated. Event Msg ",SCX_CPU1_evs_eventid," Found!"
21-228-13:27:11.246 00     SPR-I:OPRO         <*> Passed - Inactive Dwell Table #3 validated. Event Msg 36 Found!
21-228-13:27:11.246 00 SCX_CPU1_MD_DE/457      endif
21-228-13:27:11.246 00 SCX_CPU1_MD_DE/458                                                                                      
21-228-13:27:11.246 00 SCX_CPU1_MD_DE/459      wait 5
21-228-13:27:11.247 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-228-13:27:16.251 00 SCX_CPU1_MD_DE/460      
21-228-13:27:16.251 00 SCX_CPU1_MD_DE/461      write ";**********************************************************************"
21-228-13:27:16.251 00     SPR-I:OPRO         ;**********************************************************************
21-228-13:27:16.251 00 SCX_CPU1_MD_DE/462      write "; Activate the load for Dwell Table #3. "
21-228-13:27:16.251 00     SPR-I:OPRO         ; Activate the load for Dwell Table #3. 
21-228-13:27:16.251 00 SCX_CPU1_MD_DE/463      write ";**********************************************************************"
21-228-13:27:16.251 00     SPR-I:OPRO         ;**********************************************************************
21-228-13:27:16.252 00 SCX_CPU1_MD_DE/464      ut_setupevents SCX, CPU1, CFE_TBL, CFE_TBL_LOAD_PEND_REQ_INF_EID, DEBUG, 1
21-228-13:27:16.259 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:27:16.259 00     SPR-I:OPRO         ; Setup event 1 with CFE_TBL DEBUG 17
21-228-13:27:16.260 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:27:16.260 00 SCX_CPU1_MD_DE/465      ut_setupevents SCX, CPU1, CFE_TBL, CFE_TBL_UPDATE_SUCCESS_INF_EID, INFO, 2
21-228-13:27:16.268 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:27:16.269 00     SPR-I:OPRO         ; Setup event 2 with CFE_TBL INFO 37
21-228-13:27:16.269 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:27:16.270 00 SCX_CPU1_MD_DE/466      
21-228-13:27:16.270 00 SCX_CPU1_MD_DE/467      ut_sendcmd "SCX_CPU1_TBL_ACTIVATE ATableName=MDTblName3"
21-228-13:27:16.289 00     SPR-I:OPRO         Sending command:  SCX_CPU1_TBL_ACTIVATE ATableName=MDTblName3
21-228-13:27:16.307 00     SPR-I:OPRO          ; Telemetry update will wait a maximum of 24 seconds
21-228-13:27:16.308 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-228-13:27:16.983 00    TLMH-I:STS          58-012-14:06:38.500 DEBUG CPU=CPU1 APPNAME=CFE_TBL EVENT ID=17 Tbl Services notifying App that 'MD.DWELL_TABLE3' has a load pending
21-228-13:27:17.490 00    TLMH-I:STS          58-012-14:06:39.002 INFO CPU=CPU1 APPNAME=CFE_TBL EVENT ID=37 MD Successfully Updated 'MD.DWELL_TABLE3'
21-228-13:27:19.311 00     SPR-I:STTE         WAIT UNTIL completed
21-228-13:27:19.316 00 SCX_CPU1_MD_DE/468      
21-228-13:27:19.316 00 SCX_CPU1_MD_DE/469      if (ut_sc_status <> UT_SC_Success) then
21-228-13:27:19.317 00 SCX_CPU1_MD_DE/471      endif
21-228-13:27:19.317 00 SCX_CPU1_MD_DE/472      
21-228-13:27:19.317 00 SCX_CPU1_MD_DE/473      ; Look for the Activation success event
21-228-13:27:19.317 00 SCX_CPU1_MD_DE/474      wait 5
21-228-13:27:19.317 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-228-13:27:24.321 00 SCX_CPU1_MD_DE/475      
21-228-13:27:24.321 00 SCX_CPU1_MD_DE/476      if (SCX_CPU1_find_event[2].num_found_messages = 1) then
21-228-13:27:24.322 00 SCX_CPU1_MD_DE/477        write "<*> Passed - Dwell Table #3 Activated. Event Msg ",SCX_CPU1_find_event[2].eventid," Found!"
21-228-13:27:24.322 00     SPR-I:OPRO         <*> Passed - Dwell Table #3 Activated. Event Msg 37 Found!
21-228-13:27:24.322 00 SCX_CPU1_MD_DE/480      endif
21-228-13:27:24.322 00 SCX_CPU1_MD_DE/481      
21-228-13:27:24.322 00 SCX_CPU1_MD_DE/482      if (SCX_CPU1_find_event[1].num_found_messages != 1) then
21-228-13:27:24.323 00 SCX_CPU1_MD_DE/484      endif
21-228-13:27:24.323 00 SCX_CPU1_MD_DE/485      
21-228-13:27:24.323 00 SCX_CPU1_MD_DE/486      wait 5
21-228-13:27:24.323 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-228-13:27:29.327 00 SCX_CPU1_MD_DE/487      
21-228-13:27:29.327 00 SCX_CPU1_MD_DE/488      write ";*********************************************************************"
21-228-13:27:29.327 00     SPR-I:OPRO         ;*********************************************************************
21-228-13:27:29.327 00 SCX_CPU1_MD_DE/489      write ";  Setup initial dwell table 4"
21-228-13:27:29.327 00     SPR-I:OPRO         ;  Setup initial dwell table 4
21-228-13:27:29.327 00 SCX_CPU1_MD_DE/490      write ";*********************************************************************"
21-228-13:27:29.328 00     SPR-I:OPRO         ;*********************************************************************
21-228-13:27:29.328 00 SCX_CPU1_MD_DE/491      ; Set up the table data
21-228-13:27:29.328 00 SCX_CPU1_MD_DE/492      ; Table summary
21-228-13:27:29.328 00 SCX_CPU1_MD_DE/493      ;   Entry#  Length  Delay  Offset
21-228-13:27:29.328 00 SCX_CPU1_MD_DE/494      ;   1       1       1      testdata_addr+12
21-228-13:27:29.328 00 SCX_CPU1_MD_DE/495      ;   2       1       0      testdata_addr+13
21-228-13:27:29.328 00 SCX_CPU1_MD_DE/496      ;   3       0       0      0
21-228-13:27:29.328 00 SCX_CPU1_MD_DE/497      ;
21-228-13:27:29.328 00 SCX_CPU1_MD_DE/498      ;  Entries = 2;  Size = 2;  Total Delay = 1
21-228-13:27:29.328 00 SCX_CPU1_MD_DE/499      
21-228-13:27:29.328 00 SCX_CPU1_MD_DE/501      SCX_CPU1_MD_Dwell_Load_Tbl4.MD_DTL_Enabled=0
21-228-13:27:29.329 00 SCX_CPU1_MD_DE/502      SCX_CPU1_MD_Dwell_Load_Tbl4.MD_DTL_Signature="Table #4 default signature"
21-228-13:27:29.329 00 SCX_CPU1_MD_DE/503      
21-228-13:27:29.329 00 SCX_CPU1_MD_DE/504      SCX_CPU1_MD_Dwell_Load_Tbl4.MD_DTL_Entry[1].MD_TLE_Length = 1
21-228-13:27:29.329 00 SCX_CPU1_MD_DE/505      SCX_CPU1_MD_Dwell_Load_Tbl4.MD_DTL_Entry[1].MD_TLE_Delay = 1
21-228-13:27:29.329 00 SCX_CPU1_MD_DE/506      SCX_CPU1_MD_Dwell_Load_Tbl4.MD_DTL_Entry[1].MD_TLE_Offset = testdata_addr+12
21-228-13:27:29.330 00 SCX_CPU1_MD_DE/507      SCX_CPU1_MD_Dwell_Load_Tbl4.MD_DTL_Entry[1].MD_TLE_SymName = ""
21-228-13:27:29.330 00 SCX_CPU1_MD_DE/508      
21-228-13:27:29.330 00 SCX_CPU1_MD_DE/509      SCX_CPU1_MD_Dwell_Load_Tbl4.MD_DTL_Entry[2].MD_TLE_Length = 1
21-228-13:27:29.331 00 SCX_CPU1_MD_DE/510      SCX_CPU1_MD_Dwell_Load_Tbl4.MD_DTL_Entry[2].MD_TLE_Delay = 0
21-228-13:27:29.331 00 SCX_CPU1_MD_DE/511      SCX_CPU1_MD_Dwell_Load_Tbl4.MD_DTL_Entry[2].MD_TLE_Offset = testdata_addr+13
21-228-13:27:29.331 00 SCX_CPU1_MD_DE/512      SCX_CPU1_MD_Dwell_Load_Tbl4.MD_DTL_Entry[2].MD_TLE_SymName = ""
21-228-13:27:29.332 00 SCX_CPU1_MD_DE/513      
21-228-13:27:29.332 00 SCX_CPU1_MD_DE/514      SCX_CPU1_MD_Dwell_Load_Tbl4.MD_DTL_Entry[3].MD_TLE_Length = 0
21-228-13:27:29.332 00 SCX_CPU1_MD_DE/515      SCX_CPU1_MD_Dwell_Load_Tbl4.MD_DTL_Entry[3].MD_TLE_Delay = 0
21-228-13:27:29.332 00 SCX_CPU1_MD_DE/516      SCX_CPU1_MD_Dwell_Load_Tbl4.MD_DTL_Entry[3].MD_TLE_Offset = 0
21-228-13:27:29.333 00 SCX_CPU1_MD_DE/517      SCX_CPU1_MD_Dwell_Load_Tbl4.MD_DTL_Entry[3].MD_TLE_SymName = ""
21-228-13:27:29.333 00 SCX_CPU1_MD_DE/518      
21-228-13:27:29.333 00 SCX_CPU1_MD_DE/519      ; Create a load file for dwell table #4 with this data (including signature)
21-228-13:27:29.333 00 SCX_CPU1_MD_DE/520      ut_setupevents SCX, CPU1, CFE_TBL, CFE_TBL_FILE_LOADED_INF_EID, INFO, 1
21-228-13:27:29.334 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:27:29.335 00     SPR-I:OPRO         ; Setup event 1 with CFE_TBL INFO 12
21-228-13:27:29.335 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:27:29.335 00 SCX_CPU1_MD_DE/521      
21-228-13:27:29.335 00 SCX_CPU1_MD_DE/522      s create_tbl_file_from_cvt (hostCPU,dwell_tbl4_load_appid,"Dwell Table #4 Load", "md_dwl_ld_sg_tbl4",MDTblName4,"SCX_CPU1_MD_Dwell_Load_Tbl4.MD_DTL_Enabled","SCX_CPU1_MD_Dwell_Load_Tbl4.MD_DTL_Entry[3]")
21-228-13:27:29.335 00     SPR-I:STS          Loading file /s/opr/accounts/cfs_test/prc/create_tbl_file_from_cvt.i
21-228-13:27:29.335 00     SPR-I:STS          Procedure CREATE_TBL_FILE_FROM_CVT started
21-228-13:27:29.335 00 CREATE_TBL_FIL/2        ;
21-228-13:27:29.335 00 CREATE_TBL_FIL/3        local logging = %liv(log_procedure)
21-228-13:27:29.335 00 CREATE_TBL_FIL/4        %liv (log_procedure) = FALSE
21-228-13:27:29.337 00     SPR-I:OPRO         **********  md_dwl_ld_sg_tbl4  **********
21-228-13:27:29.337 00     SPR-I:OPRO         
21-228-13:27:29.337 00     SPR-I:OPRO                Content Type: cFE1
21-228-13:27:29.337 00     SPR-I:OPRO                    Sub Type: 8
21-228-13:27:29.337 00     SPR-I:OPRO                      Length: 12
21-228-13:27:29.337 00     SPR-I:OPRO               Spacecraft Id: SCX
21-228-13:27:29.337 00     SPR-I:OPRO                Processor Id: CPU3
21-228-13:27:29.337 00     SPR-I:OPRO              Application Id: 4011
21-228-13:27:29.337 00     SPR-I:OPRO            Create Time Secs: 1629120449
21-228-13:27:29.337 00     SPR-I:OPRO         Create Time Subsecs: 0
21-228-13:27:29.337 00     SPR-I:OPRO            File Description: Dwell Table #4 Load
21-228-13:27:29.337 00     SPR-I:OPRO         
21-228-13:27:29.337 00     SPR-I:OPRO         **********  MD.DWELL_TABLE4  **********
21-228-13:27:29.337 00     SPR-I:OPRO         
21-228-13:27:29.337 00     SPR-I:OPRO              Start Mnemonic: SCX_CPU1_MD_Dwell_Load_Tbl4.MD_DTL_Enabled
21-228-13:27:29.338 00     SPR-I:OPRO                 Byte Offset: 0
21-228-13:27:29.338 00     SPR-I:OPRO                End Mnemonic: SCX_CPU1_MD_Dwell_Load_Tbl4.MD_DTL_Entry[3]
21-228-13:27:29.338 00     SPR-I:OPRO             Number of Bytes: 252
21-228-13:27:29.338 00     SPR-I:OPRO         
21-228-13:27:29.344 00     SPR-I:STS          Loading file /s/opr/accounts/global/prc/partial_cvt_to_file_beta.i
21-228-13:27:29.344 00     SPR-I:STS          Procedure PARTIAL_CVT_TO_FILE_BETA started
21-228-13:27:29.345 00     SPR-I:OPRO         The unix command is cd /s/opr/accounts/cfs_test/image;cvt2file  -s 116 -e 367 P0FAB md.dwell_table4
21-228-13:27:29.353 00     SPR-I:STS          Procedure PARTIAL_CVT_TO_FILE_BETA completed
21-228-13:27:29.353 00     SPR-I:OPRO         cd /s/opr/accounts/cfs_test/image;cat md_dwl_ld_sg_tbl4.tmp md.dwell_table4 > md_dwl_ld_sg_tbl4
21-228-13:27:29.359 00     SPR-I:OPRO         cd /s/opr/accounts/cfs_test/image;rm md.dwell_table4 md_dwl_ld_sg_tbl4.tmp
21-228-13:27:29.363 00 CREATE_TBL_FIL/128      
21-228-13:27:29.363 00 CREATE_TBL_FIL/129      ENDPROC
21-228-13:27:29.363 00     SPR-I:STS          Procedure CREATE_TBL_FILE_FROM_CVT completed
21-228-13:27:29.363 00 SCX_CPU1_MD_DE/523      
21-228-13:27:29.363 00 SCX_CPU1_MD_DE/524      cmdcnt = SCX_CPU1_TBL_CMDPC+1
21-228-13:27:29.363 00 SCX_CPU1_MD_DE/525      
21-228-13:27:29.363 00 SCX_CPU1_MD_DE/526      start load_table ("md_dwl_ld_sg_tbl4", hostCPU)
21-228-13:27:29.364 00     SPR-I:STS          Loading file /s/opr/accounts/cfs_test/prc/load_table.i
21-228-13:27:29.364 00     SPR-I:STS          Procedure LOAD_TABLE started
21-228-13:27:29.364 00     LOAD_TABLE/2        ;
21-228-13:27:29.364 00     LOAD_TABLE/3        local logging = %liv (log_procedure)
21-228-13:27:29.364 00     LOAD_TABLE/4        %liv (log_procedure) = FALSE
21-228-13:27:29.366 00     SPR-I:OPRO         Table Filename: md_dwl_ld_sg_tbl4
21-228-13:27:29.367 00     SPR-I:OPRO         The perl command is: perl /s/opr/accounts/global/tools/table_ftp.pl 192.168.1.8 md_dwl_ld_sg_tbl4 RAM:0 3
21-228-13:27:29.367 00     SPR-I:OPRO         
21-228-13:27:29.499 00     SPR-I:OPRO         Return code from ftp_file.pl: 0
21-228-13:27:29.499 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-228-13:27:34.504 00     SPR-I:OPRO         
21-228-13:27:34.505 00     SPR-I:OPRO         Sending Command: /SCX_CPU1_TBL_LOAD LFILENAME="/ram/md_dwl_ld_sg_tbl4"
21-228-13:27:34.521 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-228-13:27:34.990 00    TLMH-I:STS          58-012-14:06:56.500 INFO CPU=CPU1 APPNAME=CFE_TBL EVENT ID=12 Successful load of '/ram/md_dwl_ld_sg_tbl4' into 'MD.DWELL_TABLE4' working buffer
21-228-13:27:38.526 00     SPR-I:STTE         WAIT UNTIL completed
21-228-13:27:38.527 00     LOAD_TABLE/195      
21-228-13:27:38.527 00     LOAD_TABLE/196      ENDPROC
21-228-13:27:38.527 00     SPR-I:STS          Procedure LOAD_TABLE completed
21-228-13:27:38.528 00 SCX_CPU1_MD_DE/527      
21-228-13:27:38.528 00 SCX_CPU1_MD_DE/528      ut_tlmwait SCX_CPU1_TBL_CMDPC, {cmdcnt}
21-228-13:27:38.535 00     SPR-I:STTE         WAIT UNTIL completed
21-228-13:27:38.536 00 SCX_CPU1_MD_DE/529      if (UT_TW_Status = UT_Success) then
21-228-13:27:38.536 00 SCX_CPU1_MD_DE/530        write "<*> Passed - Table load command sent."
21-228-13:27:38.536 00     SPR-I:OPRO         <*> Passed - Table load command sent.
21-228-13:27:38.536 00 SCX_CPU1_MD_DE/533      endif
21-228-13:27:38.536 00 SCX_CPU1_MD_DE/534      
21-228-13:27:38.536 00 SCX_CPU1_MD_DE/535      if (SCX_CPU1_find_event[1].num_found_messages = 1) THEN
21-228-13:27:38.536 00 SCX_CPU1_MD_DE/536        write "<*> Passed - Event message ",SCX_CPU1_find_event[1].eventid, " received"
21-228-13:27:38.536 00     SPR-I:OPRO         <*> Passed - Event message 12 received
21-228-13:27:38.536 00 SCX_CPU1_MD_DE/539      endif
21-228-13:27:38.536 00 SCX_CPU1_MD_DE/540      
21-228-13:27:38.536 00 SCX_CPU1_MD_DE/541      wait 5
21-228-13:27:38.536 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-228-13:27:43.541 00 SCX_CPU1_MD_DE/542      
21-228-13:27:43.541 00 SCX_CPU1_MD_DE/543      write ";**********************************************************************"
21-228-13:27:43.541 00     SPR-I:OPRO         ;**********************************************************************
21-228-13:27:43.541 00 SCX_CPU1_MD_DE/544      write "; Validate the inactive buffer for Dwell Table #4."
21-228-13:27:43.541 00     SPR-I:OPRO         ; Validate the inactive buffer for Dwell Table #4.
21-228-13:27:43.541 00 SCX_CPU1_MD_DE/545      write ";**********************************************************************"
21-228-13:27:43.541 00     SPR-I:OPRO         ;**********************************************************************
21-228-13:27:43.541 00 SCX_CPU1_MD_DE/546      ut_setupevents "SCX", "CPU1", "CFE_TBL", CFE_TBL_VAL_REQ_MADE_INF_EID, "DEBUG", 1
21-228-13:27:43.546 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:27:43.547 00     SPR-I:OPRO         ; Setup event 1 with CFE_TBL DEBUG 16
21-228-13:27:43.547 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:27:43.547 00 SCX_CPU1_MD_DE/547                                                                                      
21-228-13:27:43.547 00 SCX_CPU1_MD_DE/548      ut_sendcmd "SCX_CPU1_TBL_VALIDATE INACTIVE VTABLENAME=MDTblName4"
21-228-13:27:43.553 00     SPR-I:OPRO         Sending command:  SCX_CPU1_TBL_VALIDATE INACTIVE VTABLENAME=MDTblName4
21-228-13:27:43.572 00     SPR-I:OPRO          ; Telemetry update will wait a maximum of 24 seconds
21-228-13:27:43.572 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-228-13:27:43.986 00    TLMH-I:STS          58-012-14:07:05.500 DEBUG CPU=CPU1 APPNAME=CFE_TBL EVENT ID=16 Tbl Services issued validation request for 'MD.DWELL_TABLE4'
21-228-13:27:44.483 00    TLMH-I:STS          58-012-14:07:06.001 INFO CPU=CPU1 APPNAME=MD EVENT ID=52 MD Dwell Tbl verify results: good = 2, bad = 0, unused = 23
21-228-13:27:44.485 00    TLMH-I:STS          58-012-14:07:06.001 INFO CPU=CPU1 APPNAME=CFE_TBL EVENT ID=36 MD validation successful for Inactive 'MD.DWELL_TABLE4'
21-228-13:27:46.575 00     SPR-I:STTE         WAIT UNTIL completed
21-228-13:27:46.580 00 SCX_CPU1_MD_DE/549      
21-228-13:27:46.580 00 SCX_CPU1_MD_DE/550      if (UT_SC_Status = UT_SC_Success) then
21-228-13:27:46.580 00 SCX_CPU1_MD_DE/551        write "<*> Passed - Inactive Table #4 validate command sent."
21-228-13:27:46.580 00     SPR-I:OPRO         <*> Passed - Inactive Table #4 validate command sent.
21-228-13:27:46.580 00 SCX_CPU1_MD_DE/552        if (SCX_CPU1_find_event[1].num_found_messages = 1) then
21-228-13:27:46.580 00 SCX_CPU1_MD_DE/553          write "<*> Passed - Event Msg ",SCX_CPU1_find_event[1].eventid," Found!"
21-228-13:27:46.581 00     SPR-I:OPRO         <*> Passed - Event Msg 16 Found!
21-228-13:27:46.581 00 SCX_CPU1_MD_DE/556        endif
21-228-13:27:46.581 00 SCX_CPU1_MD_DE/559      endif
21-228-13:27:46.581 00 SCX_CPU1_MD_DE/560      
21-228-13:27:46.581 00 SCX_CPU1_MD_DE/561      ; Look for the Validation success event
21-228-13:27:46.582 00 SCX_CPU1_MD_DE/562      if (SCX_CPU1_EVS_EVENTID <> CFE_TBL_VALIDATION_INF_EID) then
21-228-13:27:46.582 00 SCX_CPU1_MD_DE/572      else
21-228-13:27:46.582 00 SCX_CPU1_MD_DE/573        write "<*> Passed - Inactive Dwell Table #4 validated. Event Msg ",SCX_CPU1_evs_eventid," Found!"
21-228-13:27:46.582 00     SPR-I:OPRO         <*> Passed - Inactive Dwell Table #4 validated. Event Msg 36 Found!
21-228-13:27:46.582 00 SCX_CPU1_MD_DE/574      endif
21-228-13:27:46.583 00 SCX_CPU1_MD_DE/575                                                                                      
21-228-13:27:46.583 00 SCX_CPU1_MD_DE/576      wait 5
21-228-13:27:46.583 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-228-13:27:51.587 00 SCX_CPU1_MD_DE/577      
21-228-13:27:51.587 00 SCX_CPU1_MD_DE/578      write ";**********************************************************************"
21-228-13:27:51.587 00     SPR-I:OPRO         ;**********************************************************************
21-228-13:27:51.588 00 SCX_CPU1_MD_DE/579      write "; Activate the load for Dwell Table #4. "
21-228-13:27:51.588 00     SPR-I:OPRO         ; Activate the load for Dwell Table #4. 
21-228-13:27:51.588 00 SCX_CPU1_MD_DE/580      write ";**********************************************************************"
21-228-13:27:51.588 00     SPR-I:OPRO         ;**********************************************************************
21-228-13:27:51.588 00 SCX_CPU1_MD_DE/581      ut_setupevents SCX, CPU1, CFE_TBL, CFE_TBL_LOAD_PEND_REQ_INF_EID, DEBUG, 1
21-228-13:27:51.593 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:27:51.593 00     SPR-I:OPRO         ; Setup event 1 with CFE_TBL DEBUG 17
21-228-13:27:51.593 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:27:51.594 00 SCX_CPU1_MD_DE/582      ut_setupevents SCX, CPU1, CFE_TBL, CFE_TBL_UPDATE_SUCCESS_INF_EID, INFO, 2
21-228-13:27:51.597 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:27:51.597 00     SPR-I:OPRO         ; Setup event 2 with CFE_TBL INFO 37
21-228-13:27:51.597 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:27:51.597 00 SCX_CPU1_MD_DE/583      
21-228-13:27:51.597 00 SCX_CPU1_MD_DE/584      ut_sendcmd "SCX_CPU1_TBL_ACTIVATE ATableName=MDTblName4"
21-228-13:27:51.604 00     SPR-I:OPRO         Sending command:  SCX_CPU1_TBL_ACTIVATE ATableName=MDTblName4
21-228-13:27:51.620 00     SPR-I:OPRO          ; Telemetry update will wait a maximum of 24 seconds
21-228-13:27:51.620 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-228-13:27:52.487 00    TLMH-I:STS          58-012-14:07:14.001 DEBUG CPU=CPU1 APPNAME=CFE_TBL EVENT ID=17 Tbl Services notifying App that 'MD.DWELL_TABLE4' has a load pending
21-228-13:27:52.489 00    TLMH-I:STS          58-012-14:07:14.003 INFO CPU=CPU1 APPNAME=CFE_TBL EVENT ID=37 MD Successfully Updated 'MD.DWELL_TABLE4'
21-228-13:27:54.624 00     SPR-I:STTE         WAIT UNTIL completed
21-228-13:27:54.627 00 SCX_CPU1_MD_DE/585      
21-228-13:27:54.627 00 SCX_CPU1_MD_DE/586      if (ut_sc_status <> UT_SC_Success) then
21-228-13:27:54.627 00 SCX_CPU1_MD_DE/588      endif
21-228-13:27:54.627 00 SCX_CPU1_MD_DE/589      
21-228-13:27:54.628 00 SCX_CPU1_MD_DE/590      ; Look for the Activation success event
21-228-13:27:54.628 00 SCX_CPU1_MD_DE/591      wait 5
21-228-13:27:54.628 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-228-13:27:59.632 00 SCX_CPU1_MD_DE/592      
21-228-13:27:59.632 00 SCX_CPU1_MD_DE/593      if (SCX_CPU1_find_event[2].num_found_messages = 1) then
21-228-13:27:59.632 00 SCX_CPU1_MD_DE/594        write "<*> Passed - Dwell Table #4 Activated. Event Msg ",SCX_CPU1_find_event[2].eventid," Found!"
21-228-13:27:59.632 00     SPR-I:OPRO         <*> Passed - Dwell Table #4 Activated. Event Msg 37 Found!
21-228-13:27:59.633 00 SCX_CPU1_MD_DE/597      endif
21-228-13:27:59.633 00 SCX_CPU1_MD_DE/598      
21-228-13:27:59.633 00 SCX_CPU1_MD_DE/599      if (SCX_CPU1_find_event[1].num_found_messages != 1) then
21-228-13:27:59.633 00 SCX_CPU1_MD_DE/601      endif
21-228-13:27:59.633 00 SCX_CPU1_MD_DE/602      
21-228-13:27:59.633 00 SCX_CPU1_MD_DE/603      wait 10
21-228-13:27:59.633 00     SPR-I:STTE         Wait mode - waiting 10 seconds ...
21-228-13:28:09.642 00 SCX_CPU1_MD_DE/605      s get_file_to_cvt (ramDir,"cfe_tbl_reg.log","scx_cpu1_tbl_reg.log",hostCPU)
21-228-13:28:09.642 00     SPR-I:STS          Loading file /s/opr/accounts/cfs_test/prc/get_file_to_cvt.i
21-228-13:28:09.647 00     SPR-I:STS          Procedure GET_FILE_TO_CVT started
21-228-13:28:09.648 00 GET_FILE_TO_CV/2        ;
21-228-13:28:09.648 00 GET_FILE_TO_CV/3        local logging = %liv (log_procedure)
21-228-13:28:09.648 00 GET_FILE_TO_CV/4        %liv (log_procedure) = FALSE
21-228-13:28:09.676 00     SPR-I:OPRO         Sending Command: /SCX_CPU1_TBL_WRITEREG2FILE DUMPFILENAME="/ram/cfe_tbl_reg.log"
21-228-13:28:09.688 00     SPR-I:STTE         Wait mode - waiting 15 seconds ...
21-228-13:28:10.491 00    TLMH-I:STS          58-012-14:07:32.008 DEBUG CPU=CPU1 APPNAME=CFE_TBL EVENT ID=15 Successfully overwrote '/ram/cfe_tbl_reg.log' with Table Registry:Size=1212,Entries=128
21-228-13:28:24.702 00     SPR-I:OPRO         The APID is: P0F06
21-228-13:28:24.702 00     SPR-I:OPRO         The CPU is: CPU3
21-228-13:28:24.702 00     SPR-I:OPRO         The IP Address is: 192.168.1.8
21-228-13:28:24.705 00     SPR-I:OPRO         The perl command is: perl /s/opr/accounts/global/tools/ftp.pl RAM:0 cfe_tbl_reg.log scx_cpu1_tbl_reg.log binary 192.168.1.8
21-228-13:28:24.847 00     SPR-I:OPRO         Return code from ftp_file.pl: 0
21-228-13:28:24.847 00     SPR-I:STTE         Wait mode - waiting 15 seconds ...
21-228-13:28:39.860 00     SPR-I:OPRO         
21-228-13:28:39.877 00     SPR-I:OPRO         The unix command is cvt -ws file_list[3846].file_write_time "`date +%y-%j-%T -r /s/opr/accounts/cfs_test/image/scx_cpu1_tbl_reg.log`"
21-228-13:28:39.877 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-228-13:28:44.882 00 GET_FILE_TO_CV/513      
21-228-13:28:44.882 00 GET_FILE_TO_CV/514      ENDPROC
21-228-13:28:44.882 00     SPR-I:STS          Procedure GET_FILE_TO_CVT completed
21-228-13:28:44.884 00 SCX_CPU1_MD_DE/606      wait 10
21-228-13:28:44.884 00     SPR-I:STTE         Wait mode - waiting 10 seconds ...
21-228-13:28:54.892 00 SCX_CPU1_MD_DE/607      
21-228-13:28:54.892 00 SCX_CPU1_MD_DE/608      write ";*********************************************************************"
21-228-13:28:54.892 00     SPR-I:OPRO         ;*********************************************************************
21-228-13:28:54.892 00 SCX_CPU1_MD_DE/609      write ";  End procedure SCX_CPU1_MD_DefTables                            "
21-228-13:28:54.893 00     SPR-I:OPRO         ;  End procedure SCX_CPU1_MD_DefTables                            
21-228-13:28:54.893 00 SCX_CPU1_MD_DE/610      write ";*********************************************************************"
21-228-13:28:54.893 00     SPR-I:OPRO         ;*********************************************************************
21-228-13:28:54.893 00 SCX_CPU1_MD_DE/611      ENDPROC
21-228-13:28:54.893 00     SPR-I:STS          Procedure SCX_CPU1_MD_DEFTABLES completed
21-228-13:28:54.895 00 SCX_CPU1_MD_SY/471      wait 5
21-228-13:28:54.895 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-228-13:28:59.899 00 SCX_CPU1_MD_SY/472      
21-228-13:28:59.899 00 SCX_CPU1_MD_SY/473      write ";*********************************************************************"
21-228-13:28:59.900 00     SPR-I:OPRO         ;*********************************************************************
21-228-13:28:59.900 00 SCX_CPU1_MD_SY/474      write ";  Step 2.0:  Symbol Table Tests - Valid Cases"
21-228-13:28:59.900 00     SPR-I:OPRO         ;  Step 2.0:  Symbol Table Tests - Valid Cases
21-228-13:28:59.900 00 SCX_CPU1_MD_SY/475      write ";*********************************************************************"
21-228-13:28:59.900 00     SPR-I:OPRO         ;*********************************************************************
21-228-13:28:59.900 00 SCX_CPU1_MD_SY/476      write ";  Step 2.1:  Load Table With Valid Symbols & Offsets and Start It  "
21-228-13:28:59.900 00     SPR-I:OPRO         ;  Step 2.1:  Load Table With Valid Symbols & Offsets and Start It  
21-228-13:28:59.900 00 SCX_CPU1_MD_SY/477      write ";********************************************************************"
21-228-13:28:59.901 00     SPR-I:OPRO         ;********************************************************************
21-228-13:28:59.901 00 SCX_CPU1_MD_SY/478      write ";  Step 2.1.1:  Load a dwell table into FIRST slot, that contains"
21-228-13:28:59.901 00     SPR-I:OPRO         ;  Step 2.1.1:  Load a dwell table into FIRST slot, that contains
21-228-13:28:59.901 00 SCX_CPU1_MD_SY/479      write ";  entries with valid symbols, some with offsets  "
21-228-13:28:59.901 00     SPR-I:OPRO         ;  entries with valid symbols, some with offsets  
21-228-13:28:59.901 00 SCX_CPU1_MD_SY/480      write ";********************************************************************"
21-228-13:28:59.901 00     SPR-I:OPRO         ;********************************************************************
21-228-13:28:59.901 00 SCX_CPU1_MD_SY/481      ; Set up the table data
21-228-13:28:59.901 00 SCX_CPU1_MD_SY/482      ; Table summary
21-228-13:28:59.902 00 SCX_CPU1_MD_SY/483      ;   Entry#  Length  Delay  Offset
21-228-13:28:59.902 00 SCX_CPU1_MD_SY/484      ;   1       4       0      TestData+0
21-228-13:28:59.902 00 SCX_CPU1_MD_SY/485      ;   2       2       0      TestData+4
21-228-13:28:59.902 00 SCX_CPU1_MD_SY/486      ;   3       2       0      TestData+6
21-228-13:28:59.902 00 SCX_CPU1_MD_SY/487      ;   4       2       0      TestData+8
21-228-13:28:59.902 00 SCX_CPU1_MD_SY/488      ;   5       2       0      TestData+10
21-228-13:28:59.902 00 SCX_CPU1_MD_SY/489      ;   6       4       0      TestData+12
21-228-13:28:59.902 00 SCX_CPU1_MD_SY/490      ;   7       2       0      TestData+16
21-228-13:28:59.903 00 SCX_CPU1_MD_SY/491      ;   8       2       0      TestData+18
21-228-13:28:59.903 00 SCX_CPU1_MD_SY/492      ;   9       2       0      TestData+20
21-228-13:28:59.903 00 SCX_CPU1_MD_SY/493      ;   10      2       0      TestData+22
21-228-13:28:59.903 00 SCX_CPU1_MD_SY/494      ;   11      4       0      TestData+24
21-228-13:28:59.903 00 SCX_CPU1_MD_SY/495      ;   12      2       4      TestData+28
21-228-13:28:59.903 00 SCX_CPU1_MD_SY/496      ;   13      0       0      0
21-228-13:28:59.903 00 SCX_CPU1_MD_SY/497      ;
21-228-13:28:59.903 00 SCX_CPU1_MD_SY/498      ;  Entries = 12;  Size = 30;  Total Delay = 4
21-228-13:28:59.903 00 SCX_CPU1_MD_SY/499      
21-228-13:28:59.904 00 SCX_CPU1_MD_SY/500      ; Set up dwell load table 1
21-228-13:28:59.904 00 SCX_CPU1_MD_SY/501      SCX_CPU1_MD_Dwell_Load_Tbl1.MD_DTL_Enabled=0
21-228-13:28:59.904 00 SCX_CPU1_MD_SY/502      SCX_CPU1_MD_Dwell_Load_Tbl1.MD_DTL_Signature="Table with signature"
21-228-13:28:59.904 00 SCX_CPU1_MD_SY/503      
21-228-13:28:59.904 00 SCX_CPU1_MD_SY/504      ; Entry #1
21-228-13:28:59.904 00 SCX_CPU1_MD_SY/505      SCX_CPU1_MD_Dwell_Load_Tbl1.MD_DTL_Entry[1].MD_TLE_Length = 4
21-228-13:28:59.904 00 SCX_CPU1_MD_SY/506      SCX_CPU1_MD_Dwell_Load_Tbl1.MD_DTL_Entry[1].MD_TLE_Delay = 0
21-228-13:28:59.904 00 SCX_CPU1_MD_SY/507      SCX_CPU1_MD_Dwell_Load_Tbl1.MD_DTL_Entry[1].MD_TLE_Offset = 0
21-228-13:28:59.904 00 SCX_CPU1_MD_SY/508      SCX_CPU1_MD_Dwell_Load_Tbl1.MD_DTL_Entry[1].MD_TLE_SymName = "TestData"
21-228-13:28:59.904 00 SCX_CPU1_MD_SY/509      
21-228-13:28:59.904 00 SCX_CPU1_MD_SY/510      ; Entry #2
21-228-13:28:59.904 00 SCX_CPU1_MD_SY/511      SCX_CPU1_MD_Dwell_Load_Tbl1.MD_DTL_Entry[2].MD_TLE_Length = 2
21-228-13:28:59.904 00 SCX_CPU1_MD_SY/512      SCX_CPU1_MD_Dwell_Load_Tbl1.MD_DTL_Entry[2].MD_TLE_Delay = 0
21-228-13:28:59.905 00 SCX_CPU1_MD_SY/513      SCX_CPU1_MD_Dwell_Load_Tbl1.MD_DTL_Entry[2].MD_TLE_Offset = 4
21-228-13:28:59.905 00 SCX_CPU1_MD_SY/514      SCX_CPU1_MD_Dwell_Load_Tbl1.MD_DTL_Entry[2].MD_TLE_SymName = "TestData"
21-228-13:28:59.905 00 SCX_CPU1_MD_SY/515      
21-228-13:28:59.905 00 SCX_CPU1_MD_SY/516      ; Entry #3
21-228-13:28:59.905 00 SCX_CPU1_MD_SY/517      SCX_CPU1_MD_Dwell_Load_Tbl1.MD_DTL_Entry[3].MD_TLE_Length = 2
21-228-13:28:59.905 00 SCX_CPU1_MD_SY/518      SCX_CPU1_MD_Dwell_Load_Tbl1.MD_DTL_Entry[3].MD_TLE_Delay = 0
21-228-13:28:59.905 00 SCX_CPU1_MD_SY/519      SCX_CPU1_MD_Dwell_Load_Tbl1.MD_DTL_Entry[3].MD_TLE_Offset = 6
21-228-13:28:59.905 00 SCX_CPU1_MD_SY/520      SCX_CPU1_MD_Dwell_Load_Tbl1.MD_DTL_Entry[3].MD_TLE_SymName = "TestData"
21-228-13:28:59.905 00 SCX_CPU1_MD_SY/521      
21-228-13:28:59.905 00 SCX_CPU1_MD_SY/522      ; Entry #4
21-228-13:28:59.905 00 SCX_CPU1_MD_SY/523      SCX_CPU1_MD_Dwell_Load_Tbl1.MD_DTL_Entry[4].MD_TLE_Length = 2
21-228-13:28:59.905 00 SCX_CPU1_MD_SY/524      SCX_CPU1_MD_Dwell_Load_Tbl1.MD_DTL_Entry[4].MD_TLE_Delay = 0
21-228-13:28:59.905 00 SCX_CPU1_MD_SY/525      SCX_CPU1_MD_Dwell_Load_Tbl1.MD_DTL_Entry[4].MD_TLE_Offset = 8
21-228-13:28:59.905 00 SCX_CPU1_MD_SY/526      SCX_CPU1_MD_Dwell_Load_Tbl1.MD_DTL_Entry[4].MD_TLE_SymName = "TestData"
21-228-13:28:59.905 00 SCX_CPU1_MD_SY/527      
21-228-13:28:59.905 00 SCX_CPU1_MD_SY/528      ; Entry #5
21-228-13:28:59.905 00 SCX_CPU1_MD_SY/529      SCX_CPU1_MD_Dwell_Load_Tbl1.MD_DTL_Entry[5].MD_TLE_Length = 2
21-228-13:28:59.906 00 SCX_CPU1_MD_SY/530      SCX_CPU1_MD_Dwell_Load_Tbl1.MD_DTL_Entry[5].MD_TLE_Delay = 0
21-228-13:28:59.906 00 SCX_CPU1_MD_SY/531      SCX_CPU1_MD_Dwell_Load_Tbl1.MD_DTL_Entry[5].MD_TLE_Offset = 10
21-228-13:28:59.906 00 SCX_CPU1_MD_SY/532      SCX_CPU1_MD_Dwell_Load_Tbl1.MD_DTL_Entry[5].MD_TLE_SymName = "TestData"
21-228-13:28:59.906 00 SCX_CPU1_MD_SY/533      
21-228-13:28:59.906 00 SCX_CPU1_MD_SY/534      ; Entry #6
21-228-13:28:59.906 00 SCX_CPU1_MD_SY/535      SCX_CPU1_MD_Dwell_Load_Tbl1.MD_DTL_Entry[6].MD_TLE_Length = 4
21-228-13:28:59.906 00 SCX_CPU1_MD_SY/536      SCX_CPU1_MD_Dwell_Load_Tbl1.MD_DTL_Entry[6].MD_TLE_Delay = 0
21-228-13:28:59.906 00 SCX_CPU1_MD_SY/537      SCX_CPU1_MD_Dwell_Load_Tbl1.MD_DTL_Entry[6].MD_TLE_Offset = 12
21-228-13:28:59.906 00 SCX_CPU1_MD_SY/538      SCX_CPU1_MD_Dwell_Load_Tbl1.MD_DTL_Entry[6].MD_TLE_SymName = "TestData"
21-228-13:28:59.906 00 SCX_CPU1_MD_SY/539      
21-228-13:28:59.906 00 SCX_CPU1_MD_SY/540      ; Entry #7
21-228-13:28:59.906 00 SCX_CPU1_MD_SY/541      SCX_CPU1_MD_Dwell_Load_Tbl1.MD_DTL_Entry[7].MD_TLE_Length = 2
21-228-13:28:59.906 00 SCX_CPU1_MD_SY/542      SCX_CPU1_MD_Dwell_Load_Tbl1.MD_DTL_Entry[7].MD_TLE_Delay = 0
21-228-13:28:59.906 00 SCX_CPU1_MD_SY/543      SCX_CPU1_MD_Dwell_Load_Tbl1.MD_DTL_Entry[7].MD_TLE_Offset = 16
21-228-13:28:59.906 00 SCX_CPU1_MD_SY/544      SCX_CPU1_MD_Dwell_Load_Tbl1.MD_DTL_Entry[7].MD_TLE_SymName = "TestData"
21-228-13:28:59.906 00 SCX_CPU1_MD_SY/545      
21-228-13:28:59.906 00 SCX_CPU1_MD_SY/546      ; Entry #8
21-228-13:28:59.906 00 SCX_CPU1_MD_SY/547      SCX_CPU1_MD_Dwell_Load_Tbl1.MD_DTL_Entry[8].MD_TLE_Length = 2
21-228-13:28:59.906 00 SCX_CPU1_MD_SY/548      SCX_CPU1_MD_Dwell_Load_Tbl1.MD_DTL_Entry[8].MD_TLE_Delay = 0
21-228-13:28:59.907 00 SCX_CPU1_MD_SY/549      SCX_CPU1_MD_Dwell_Load_Tbl1.MD_DTL_Entry[8].MD_TLE_Offset = 18
21-228-13:28:59.907 00 SCX_CPU1_MD_SY/550      SCX_CPU1_MD_Dwell_Load_Tbl1.MD_DTL_Entry[8].MD_TLE_SymName = "TestData"
21-228-13:28:59.907 00 SCX_CPU1_MD_SY/551      
21-228-13:28:59.907 00 SCX_CPU1_MD_SY/552      ; Entry #9
21-228-13:28:59.907 00 SCX_CPU1_MD_SY/553      SCX_CPU1_MD_Dwell_Load_Tbl1.MD_DTL_Entry[9].MD_TLE_Length = 2
21-228-13:28:59.907 00 SCX_CPU1_MD_SY/554      SCX_CPU1_MD_Dwell_Load_Tbl1.MD_DTL_Entry[9].MD_TLE_Delay = 0
21-228-13:28:59.907 00 SCX_CPU1_MD_SY/555      SCX_CPU1_MD_Dwell_Load_Tbl1.MD_DTL_Entry[9].MD_TLE_Offset = 20
21-228-13:28:59.907 00 SCX_CPU1_MD_SY/556      SCX_CPU1_MD_Dwell_Load_Tbl1.MD_DTL_Entry[9].MD_TLE_SymName = "TestData"
21-228-13:28:59.907 00 SCX_CPU1_MD_SY/557      
21-228-13:28:59.907 00 SCX_CPU1_MD_SY/558      ; Entry #10
21-228-13:28:59.907 00 SCX_CPU1_MD_SY/559      SCX_CPU1_MD_Dwell_Load_Tbl1.MD_DTL_Entry[10].MD_TLE_Length = 2
21-228-13:28:59.907 00 SCX_CPU1_MD_SY/560      SCX_CPU1_MD_Dwell_Load_Tbl1.MD_DTL_Entry[10].MD_TLE_Delay = 0
21-228-13:28:59.907 00 SCX_CPU1_MD_SY/561      SCX_CPU1_MD_Dwell_Load_Tbl1.MD_DTL_Entry[10].MD_TLE_Offset = 22
21-228-13:28:59.907 00 SCX_CPU1_MD_SY/562      SCX_CPU1_MD_Dwell_Load_Tbl1.MD_DTL_Entry[10].MD_TLE_SymName = "TestData"
21-228-13:28:59.907 00 SCX_CPU1_MD_SY/563      
21-228-13:28:59.907 00 SCX_CPU1_MD_SY/564      ; Entry #11
21-228-13:28:59.907 00 SCX_CPU1_MD_SY/565      SCX_CPU1_MD_Dwell_Load_Tbl1.MD_DTL_Entry[11].MD_TLE_Length = 4
21-228-13:28:59.907 00 SCX_CPU1_MD_SY/566      SCX_CPU1_MD_Dwell_Load_Tbl1.MD_DTL_Entry[11].MD_TLE_Delay = 0
21-228-13:28:59.907 00 SCX_CPU1_MD_SY/567      SCX_CPU1_MD_Dwell_Load_Tbl1.MD_DTL_Entry[11].MD_TLE_Offset = 24
21-228-13:28:59.907 00 SCX_CPU1_MD_SY/568      SCX_CPU1_MD_Dwell_Load_Tbl1.MD_DTL_Entry[11].MD_TLE_SymName = "TestData"
21-228-13:28:59.908 00 SCX_CPU1_MD_SY/569      
21-228-13:28:59.908 00 SCX_CPU1_MD_SY/570      ; Entry #12 - with a delay of 4
21-228-13:28:59.908 00 SCX_CPU1_MD_SY/571      SCX_CPU1_MD_Dwell_Load_Tbl1.MD_DTL_Entry[12].MD_TLE_Length = 2
21-228-13:28:59.908 00 SCX_CPU1_MD_SY/572      SCX_CPU1_MD_Dwell_Load_Tbl1.MD_DTL_Entry[12].MD_TLE_Delay = 4
21-228-13:28:59.908 00 SCX_CPU1_MD_SY/573      SCX_CPU1_MD_Dwell_Load_Tbl1.MD_DTL_Entry[12].MD_TLE_Offset = 28
21-228-13:28:59.908 00 SCX_CPU1_MD_SY/574      SCX_CPU1_MD_Dwell_Load_Tbl1.MD_DTL_Entry[12].MD_TLE_SymName = "TestData"
21-228-13:28:59.908 00 SCX_CPU1_MD_SY/575      
21-228-13:28:59.908 00 SCX_CPU1_MD_SY/576      ; Terminator entry
21-228-13:28:59.908 00 SCX_CPU1_MD_SY/577      SCX_CPU1_MD_Dwell_Load_Tbl1.MD_DTL_Entry[13].MD_TLE_Length = 0
21-228-13:28:59.908 00 SCX_CPU1_MD_SY/578      SCX_CPU1_MD_Dwell_Load_Tbl1.MD_DTL_Entry[13].MD_TLE_Delay = 0
21-228-13:28:59.908 00 SCX_CPU1_MD_SY/579      SCX_CPU1_MD_Dwell_Load_Tbl1.MD_DTL_Entry[13].MD_TLE_Offset = 0
21-228-13:28:59.908 00 SCX_CPU1_MD_SY/580      SCX_CPU1_MD_Dwell_Load_Tbl1.MD_DTL_Entry[13].MD_TLE_SymName = "TestData"
21-228-13:28:59.908 00 SCX_CPU1_MD_SY/581      
21-228-13:28:59.908 00 SCX_CPU1_MD_SY/582      ; Create a load file for dwell table #1 with this data (including signature)
21-228-13:28:59.908 00 SCX_CPU1_MD_SY/583      ut_setupevents SCX, CPU1, CFE_TBL, CFE_TBL_FILE_LOADED_INF_EID, INFO, 1
21-228-13:28:59.910 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:28:59.910 00     SPR-I:OPRO         ; Setup event 1 with CFE_TBL INFO 12
21-228-13:28:59.910 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:28:59.910 00 SCX_CPU1_MD_SY/584      
21-228-13:28:59.910 00 SCX_CPU1_MD_SY/585      s create_tbl_file_from_cvt (hostCPU,dwell_tbl1_load_appid,"Dwell Table #1 Load", "md_dwl_ld_sg_tbl1",MDTblName1, "SCX_CPU1_MD_Dwell_Load_Tbl1.MD_DTL_Enabled", "SCX_CPU1_MD_Dwell_Load_Tbl1.MD_DTL_Entry[13]")
21-228-13:28:59.910 00     SPR-I:STS          Loading file /s/opr/accounts/cfs_test/prc/create_tbl_file_from_cvt.i
21-228-13:28:59.910 00     SPR-I:STS          Procedure CREATE_TBL_FILE_FROM_CVT started
21-228-13:28:59.910 00 CREATE_TBL_FIL/2        ;
21-228-13:28:59.910 00 CREATE_TBL_FIL/3        local logging = %liv(log_procedure)
21-228-13:28:59.910 00 CREATE_TBL_FIL/4        %liv (log_procedure) = FALSE
21-228-13:28:59.912 00     SPR-I:OPRO         **********  md_dwl_ld_sg_tbl1  **********
21-228-13:28:59.912 00     SPR-I:OPRO         
21-228-13:28:59.912 00     SPR-I:OPRO                Content Type: cFE1
21-228-13:28:59.912 00     SPR-I:OPRO                    Sub Type: 8
21-228-13:28:59.912 00     SPR-I:OPRO                      Length: 12
21-228-13:28:59.912 00     SPR-I:OPRO               Spacecraft Id: SCX
21-228-13:28:59.912 00     SPR-I:OPRO                Processor Id: CPU3
21-228-13:28:59.912 00     SPR-I:OPRO              Application Id: 4008
21-228-13:28:59.912 00     SPR-I:OPRO            Create Time Secs: 1629120539
21-228-13:28:59.912 00     SPR-I:OPRO         Create Time Subsecs: 0
21-228-13:28:59.912 00     SPR-I:OPRO            File Description: Dwell Table #1 Load
21-228-13:28:59.913 00     SPR-I:OPRO         
21-228-13:28:59.913 00     SPR-I:OPRO         **********  MD.DWELL_TABLE1  **********
21-228-13:28:59.913 00     SPR-I:OPRO         
21-228-13:28:59.921 00     SPR-I:OPRO              Start Mnemonic: SCX_CPU1_MD_Dwell_Load_Tbl1.MD_DTL_Enabled
21-228-13:28:59.921 00     SPR-I:OPRO                 Byte Offset: 0
21-228-13:28:59.921 00     SPR-I:OPRO                End Mnemonic: SCX_CPU1_MD_Dwell_Load_Tbl1.MD_DTL_Entry[13]
21-228-13:28:59.921 00     SPR-I:OPRO             Number of Bytes: 972
21-228-13:28:59.921 00     SPR-I:OPRO         
21-228-13:28:59.928 00     SPR-I:STS          Loading file /s/opr/accounts/global/prc/partial_cvt_to_file_beta.i
21-228-13:28:59.928 00     SPR-I:STS          Procedure PARTIAL_CVT_TO_FILE_BETA started
21-228-13:28:59.928 00     SPR-I:OPRO         The unix command is cd /s/opr/accounts/cfs_test/image;cvt2file  -s 116 -e 1087 P0FA8 md.dwell_table1
21-228-13:28:59.935 00     SPR-I:STS          Procedure PARTIAL_CVT_TO_FILE_BETA completed
21-228-13:28:59.935 00     SPR-I:OPRO         cd /s/opr/accounts/cfs_test/image;cat md_dwl_ld_sg_tbl1.tmp md.dwell_table1 > md_dwl_ld_sg_tbl1
21-228-13:28:59.940 00     SPR-I:OPRO         cd /s/opr/accounts/cfs_test/image;rm md.dwell_table1 md_dwl_ld_sg_tbl1.tmp
21-228-13:28:59.944 00 CREATE_TBL_FIL/128      
21-228-13:28:59.944 00 CREATE_TBL_FIL/129      ENDPROC
21-228-13:28:59.944 00     SPR-I:STS          Procedure CREATE_TBL_FILE_FROM_CVT completed
21-228-13:28:59.945 00 SCX_CPU1_MD_SY/586      
21-228-13:28:59.945 00 SCX_CPU1_MD_SY/587      cmdcnt = SCX_CPU1_TBL_CMDPC+1
21-228-13:28:59.945 00 SCX_CPU1_MD_SY/588      
21-228-13:28:59.945 00 SCX_CPU1_MD_SY/589      start load_table ("md_dwl_ld_sg_tbl1", hostCPU)
21-228-13:28:59.945 00     SPR-I:STS          Loading file /s/opr/accounts/cfs_test/prc/load_table.i
21-228-13:28:59.945 00     SPR-I:STS          Procedure LOAD_TABLE started
21-228-13:28:59.946 00     LOAD_TABLE/2        ;
21-228-13:28:59.946 00     LOAD_TABLE/3        local logging = %liv (log_procedure)
21-228-13:28:59.946 00     LOAD_TABLE/4        %liv (log_procedure) = FALSE
21-228-13:28:59.947 00     SPR-I:OPRO         Table Filename: md_dwl_ld_sg_tbl1
21-228-13:28:59.948 00     SPR-I:OPRO         The perl command is: perl /s/opr/accounts/global/tools/table_ftp.pl 192.168.1.8 md_dwl_ld_sg_tbl1 RAM:0 3
21-228-13:28:59.948 00     SPR-I:OPRO         
21-228-13:29:00.083 00     SPR-I:OPRO         Return code from ftp_file.pl: 0
21-228-13:29:00.083 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-228-13:29:05.087 00     SPR-I:OPRO         
21-228-13:29:05.090 00     SPR-I:OPRO         Sending Command: /SCX_CPU1_TBL_LOAD LFILENAME="/ram/md_dwl_ld_sg_tbl1"
21-228-13:29:05.115 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-228-13:29:05.981 00    TLMH-I:STS          58-012-14:08:27.501 INFO CPU=CPU1 APPNAME=CFE_TBL EVENT ID=12 Successful load of '/ram/md_dwl_ld_sg_tbl1' into 'MD.DWELL_TABLE1' working buffer
21-228-13:29:07.120 00     SPR-I:STTE         WAIT UNTIL completed
21-228-13:29:07.121 00     LOAD_TABLE/195      
21-228-13:29:07.121 00     LOAD_TABLE/196      ENDPROC
21-228-13:29:07.121 00     SPR-I:STS          Procedure LOAD_TABLE completed
21-228-13:29:07.122 00 SCX_CPU1_MD_SY/590      
21-228-13:29:07.122 00 SCX_CPU1_MD_SY/591      ut_tlmwait SCX_CPU1_TBL_CMDPC, {cmdcnt}
21-228-13:29:07.130 00     SPR-I:STTE         WAIT UNTIL completed
21-228-13:29:07.130 00 SCX_CPU1_MD_SY/592      if (UT_TW_Status = UT_Success) then
21-228-13:29:07.130 00 SCX_CPU1_MD_SY/593        write "<*> Passed (1004) - Table load command sent."
21-228-13:29:07.130 00     SPR-I:OPRO         <*> Passed (1004) - Table load command sent.
21-228-13:29:07.130 00 SCX_CPU1_MD_SY/594        ut_setrequirements MD_1004, "P"
21-228-13:29:07.131 00 SCX_CPU1_MD_SY/598      endif
21-228-13:29:07.131 00 SCX_CPU1_MD_SY/599      
21-228-13:29:07.131 00 SCX_CPU1_MD_SY/600      if (SCX_CPU1_find_event[1].num_found_messages = 1) THEN
21-228-13:29:07.131 00 SCX_CPU1_MD_SY/601        write "<*> Passed (1004) - Event message ",SCX_CPU1_find_event[1].eventid, " received"
21-228-13:29:07.131 00     SPR-I:OPRO         <*> Passed (1004) - Event message 12 received
21-228-13:29:07.131 00 SCX_CPU1_MD_SY/602        ut_setrequirements MD_1004, "P"
21-228-13:29:07.132 00 SCX_CPU1_MD_SY/606      endif
21-228-13:29:07.132 00 SCX_CPU1_MD_SY/607      
21-228-13:29:07.157 00 SCX_CPU1_MD_SY/608      wait 5
21-228-13:29:07.157 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-228-13:29:12.162 00 SCX_CPU1_MD_SY/609      
21-228-13:29:12.162 00 SCX_CPU1_MD_SY/610      write ";**********************************************************************"
21-228-13:29:12.162 00     SPR-I:OPRO         ;**********************************************************************
21-228-13:29:12.162 00 SCX_CPU1_MD_SY/611      write "; Validate the inactive buffer for Dwell Table #1."
21-228-13:29:12.162 00     SPR-I:OPRO         ; Validate the inactive buffer for Dwell Table #1.
21-228-13:29:12.162 00 SCX_CPU1_MD_SY/612      write ";**********************************************************************"
21-228-13:29:12.162 00     SPR-I:OPRO         ;**********************************************************************
21-228-13:29:12.162 00 SCX_CPU1_MD_SY/613      ut_setupevents "SCX","CPU1","CFE_TBL",CFE_TBL_VAL_REQ_MADE_INF_EID, "DEBUG", 1
21-228-13:29:12.166 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:29:12.166 00     SPR-I:OPRO         ; Setup event 1 with CFE_TBL DEBUG 16
21-228-13:29:12.166 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:29:12.167 00 SCX_CPU1_MD_SY/614                                                                                      
21-228-13:29:12.167 00 SCX_CPU1_MD_SY/615      ut_sendcmd "SCX_CPU1_TBL_VALIDATE INACTIVE VTABLENAME=MDTblName1"
21-228-13:29:12.186 00     SPR-I:OPRO         Sending command:  SCX_CPU1_TBL_VALIDATE INACTIVE VTABLENAME=MDTblName1
21-228-13:29:12.203 00     SPR-I:OPRO          ; Telemetry update will wait a maximum of 24 seconds
21-228-13:29:12.204 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-228-13:29:12.988 00    TLMH-I:STS          58-012-14:08:34.500 DEBUG CPU=CPU1 APPNAME=CFE_TBL EVENT ID=16 Tbl Services issued validation request for 'MD.DWELL_TABLE1'
21-228-13:29:13.486 00    TLMH-I:STS          58-012-14:08:35.001 INFO CPU=CPU1 APPNAME=MD EVENT ID=52 MD Dwell Tbl verify results: good = 12, bad = 0, unused = 13
21-228-13:29:13.487 00    TLMH-I:STS          58-012-14:08:35.002 INFO CPU=CPU1 APPNAME=CFE_TBL EVENT ID=36 MD validation successful for Inactive 'MD.DWELL_TABLE1'
21-228-13:29:15.207 00     SPR-I:STTE         WAIT UNTIL completed
21-228-13:29:15.209 00 SCX_CPU1_MD_SY/616      
21-228-13:29:15.209 00 SCX_CPU1_MD_SY/617      if (UT_SC_Status = UT_SC_Success) then
21-228-13:29:15.209 00 SCX_CPU1_MD_SY/618        write "<*> Passed - Inactive Table #1 validate command sent."
21-228-13:29:15.209 00     SPR-I:OPRO         <*> Passed - Inactive Table #1 validate command sent.
21-228-13:29:15.209 00 SCX_CPU1_MD_SY/619        if (SCX_CPU1_find_event[1].num_found_messages = 1) then
21-228-13:29:15.210 00 SCX_CPU1_MD_SY/620          write "<*> Passed - Event Msg ",SCX_CPU1_find_event[1].eventid," Found!"
21-228-13:29:15.210 00     SPR-I:OPRO         <*> Passed - Event Msg 16 Found!
21-228-13:29:15.210 00 SCX_CPU1_MD_SY/623        endif
21-228-13:29:15.210 00 SCX_CPU1_MD_SY/626      endif
21-228-13:29:15.210 00 SCX_CPU1_MD_SY/627      
21-228-13:29:15.210 00 SCX_CPU1_MD_SY/628      ; Look for the Validation success event
21-228-13:29:15.210 00 SCX_CPU1_MD_SY/629      if (SCX_CPU1_EVS_EVENTID <> CFE_TBL_VALIDATION_INF_EID) then
21-228-13:29:15.210 00 SCX_CPU1_MD_SY/639      else
21-228-13:29:15.210 00 SCX_CPU1_MD_SY/640        write "<*> Passed - Inactive Dwell Table #1 validated. Event Msg ",SCX_CPU1_evs_eventid," Found!"
21-228-13:29:15.210 00     SPR-I:OPRO         <*> Passed - Inactive Dwell Table #1 validated. Event Msg 36 Found!
21-228-13:29:15.210 00 SCX_CPU1_MD_SY/641      endif
21-228-13:29:15.210 00 SCX_CPU1_MD_SY/642                                                                                      
21-228-13:29:15.210 00 SCX_CPU1_MD_SY/643      wait 5
21-228-13:29:15.211 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-228-13:29:20.215 00 SCX_CPU1_MD_SY/644      
21-228-13:29:20.215 00 SCX_CPU1_MD_SY/645      write ";**********************************************************************"
21-228-13:29:20.215 00     SPR-I:OPRO         ;**********************************************************************
21-228-13:29:20.215 00 SCX_CPU1_MD_SY/646      write "; Activate the load for Dwell Table #1. "
21-228-13:29:20.215 00     SPR-I:OPRO         ; Activate the load for Dwell Table #1. 
21-228-13:29:20.215 00 SCX_CPU1_MD_SY/647      write ";**********************************************************************"
21-228-13:29:20.216 00     SPR-I:OPRO         ;**********************************************************************
21-228-13:29:20.216 00 SCX_CPU1_MD_SY/648      ut_setupevents SCX, CPU1, CFE_TBL, CFE_TBL_LOAD_PEND_REQ_INF_EID, DEBUG, 1
21-228-13:29:20.222 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:29:20.223 00     SPR-I:OPRO         ; Setup event 1 with CFE_TBL DEBUG 17
21-228-13:29:20.223 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:29:20.224 00 SCX_CPU1_MD_SY/649      ut_setupevents SCX, CPU1, CFE_TBL, CFE_TBL_UPDATE_SUCCESS_INF_EID, INFO, 2
21-228-13:29:20.232 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:29:20.232 00     SPR-I:OPRO         ; Setup event 2 with CFE_TBL INFO 37
21-228-13:29:20.232 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:29:20.233 00 SCX_CPU1_MD_SY/650      
21-228-13:29:20.233 00 SCX_CPU1_MD_SY/651      ut_sendcmd "SCX_CPU1_TBL_ACTIVATE ATableName=MDTblName1"
21-228-13:29:20.253 00     SPR-I:OPRO         Sending command:  SCX_CPU1_TBL_ACTIVATE ATableName=MDTblName1
21-228-13:29:20.269 00     SPR-I:OPRO          ; Telemetry update will wait a maximum of 24 seconds
21-228-13:29:20.270 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-228-13:29:20.990 00    TLMH-I:STS          58-012-14:08:42.500 DEBUG CPU=CPU1 APPNAME=CFE_TBL EVENT ID=17 Tbl Services notifying App that 'MD.DWELL_TABLE1' has a load pending
21-228-13:29:21.487 00    TLMH-I:STS          58-012-14:08:43.002 INFO CPU=CPU1 APPNAME=CFE_TBL EVENT ID=37 MD Successfully Updated 'MD.DWELL_TABLE1'
21-228-13:29:23.273 00     SPR-I:STTE         WAIT UNTIL completed
21-228-13:29:23.278 00 SCX_CPU1_MD_SY/652      
21-228-13:29:23.278 00 SCX_CPU1_MD_SY/653      if (ut_sc_status = UT_SC_Success) then
21-228-13:29:23.278 00 SCX_CPU1_MD_SY/654        write "<*> Passed (1004) - Activate command sent properly."
21-228-13:29:23.278 00     SPR-I:OPRO         <*> Passed (1004) - Activate command sent properly.
21-228-13:29:23.278 00 SCX_CPU1_MD_SY/655        ut_setrequirements MD_1004, "P"
21-228-13:29:23.282 00 SCX_CPU1_MD_SY/659      endif
21-228-13:29:23.282 00 SCX_CPU1_MD_SY/660      
21-228-13:29:23.283 00 SCX_CPU1_MD_SY/661      ; Look for the Activation success event
21-228-13:29:23.283 00 SCX_CPU1_MD_SY/662      wait 5
21-228-13:29:23.283 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-228-13:29:28.287 00 SCX_CPU1_MD_SY/663      
21-228-13:29:28.287 00 SCX_CPU1_MD_SY/664      if (SCX_CPU1_find_event[2].num_found_messages = 1) then
21-228-13:29:28.288 00 SCX_CPU1_MD_SY/665        write "<*> Passed (3002;3002.4) - Dwell Table #1 Activated. Event Msg ",SCX_CPU1_find_event[2].eventid," Found!"
21-228-13:29:28.288 00     SPR-I:OPRO         <*> Passed (3002;3002.4) - Dwell Table #1 Activated. Event Msg 37 Found!
21-228-13:29:28.288 00 SCX_CPU1_MD_SY/666        ut_setrequirements MD_3002, "P"
21-228-13:29:28.292 00 SCX_CPU1_MD_SY/667        ut_setrequirements MD_3002_4, "P"
21-228-13:29:28.293 00 SCX_CPU1_MD_SY/672      endif
21-228-13:29:28.293 00 SCX_CPU1_MD_SY/673      
21-228-13:29:28.293 00 SCX_CPU1_MD_SY/674      if (SCX_CPU1_find_event[1].num_found_messages != 1) then
21-228-13:29:28.293 00 SCX_CPU1_MD_SY/676      endif
21-228-13:29:28.294 00 SCX_CPU1_MD_SY/677      
21-228-13:29:28.294 00 SCX_CPU1_MD_SY/678      wait 5
21-228-13:29:28.294 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-228-13:29:33.297 00 SCX_CPU1_MD_SY/679      
21-228-13:29:33.297 00 SCX_CPU1_MD_SY/680      write ";********************************************************************"
21-228-13:29:33.297 00     SPR-I:OPRO         ;********************************************************************
21-228-13:29:33.297 00 SCX_CPU1_MD_SY/681      write ";  Step 2.1.2:  Send Start Dwell command, enabling the dwell table"
21-228-13:29:33.298 00     SPR-I:OPRO         ;  Step 2.1.2:  Send Start Dwell command, enabling the dwell table
21-228-13:29:33.298 00 SCX_CPU1_MD_SY/682      write ";********************************************************************"
21-228-13:29:33.298 00     SPR-I:OPRO         ;********************************************************************
21-228-13:29:33.298 00 SCX_CPU1_MD_SY/683      write "Opening Dwell Packet 1 Page"
21-228-13:29:33.298 00     SPR-I:OPRO         Opening Dwell Packet 1 Page
21-228-13:29:33.298 00 SCX_CPU1_MD_SY/684      page scx_cpu1_md_dwell_pkt1
21-228-13:29:33.431 00 SCX_CPU1_MD_SY/685      
21-228-13:29:33.431 00 SCX_CPU1_MD_SY/686      ut_setupevents "SCX", "CPU1", {MDAppName}, MD_START_DWELL_INF_EID, "INFO", 1
21-228-13:29:33.433 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:29:33.433 00     SPR-I:OPRO         ; Setup event 1 with MD INFO 12
21-228-13:29:33.433 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:29:33.433 00 SCX_CPU1_MD_SY/687      
21-228-13:29:33.434 00 SCX_CPU1_MD_SY/688      ut_sendcmd "SCX_CPU1_MD_StartDwell TableMask=b'0001'"
21-228-13:29:33.438 00     SPR-I:OPRO         Sending command:  SCX_CPU1_MD_StartDwell TableMask=b'0001'
21-228-13:29:33.456 00     SPR-I:OPRO          ; Telemetry update will wait a maximum of 24 seconds
21-228-13:29:33.456 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-228-13:29:33.990 00    TLMH-I:STS          58-012-14:08:55.501 INFO CPU=CPU1 APPNAME=MD EVENT ID=12 Start Dwell Table command processed successfully for table mask 0x0001
21-228-13:29:35.458 00     SPR-I:STTE         WAIT UNTIL completed
21-228-13:29:35.462 00 SCX_CPU1_MD_SY/689      if (UT_SC_Status = UT_SC_Success) then
21-228-13:29:35.463 00 SCX_CPU1_MD_SY/690        write "<*> Passed (1004;2000) - Start Dwell command sent properly."
21-228-13:29:35.463 00     SPR-I:OPRO         <*> Passed (1004;2000) - Start Dwell command sent properly.
21-228-13:29:35.463 00 SCX_CPU1_MD_SY/691        ut_setrequirements MD_1004, "P"
21-228-13:29:35.466 00 SCX_CPU1_MD_SY/692        ut_setrequirements MD_2000, "P"
21-228-13:29:35.470 00 SCX_CPU1_MD_SY/697      endif
21-228-13:29:35.470 00 SCX_CPU1_MD_SY/698      
21-228-13:29:35.470 00 SCX_CPU1_MD_SY/699      if (SCX_CPU1_find_event[1].num_found_messages = 1) THEN
21-228-13:29:35.470 00 SCX_CPU1_MD_SY/700        write "<*> Passed (1004) - Event message ",SCX_CPU1_find_event[1].eventid, " received"
21-228-13:29:35.471 00     SPR-I:OPRO         <*> Passed (1004) - Event message 12 received
21-228-13:29:35.471 00 SCX_CPU1_MD_SY/701        ut_setrequirements MD_1004, "P"
21-228-13:29:35.473 00 SCX_CPU1_MD_SY/705      endif
21-228-13:29:35.474 00 SCX_CPU1_MD_SY/706      
21-228-13:29:35.474 00 SCX_CPU1_MD_SY/707      ; Check MD_EnableMask
21-228-13:29:35.474 00 SCX_CPU1_MD_SY/708      if (SCX_CPU1_MD_EnableMask = b'0001') then
21-228-13:29:35.532 00 SCX_CPU1_MD_SY/709        write "<*> Passed (2000) - Second Dwell Table was started, First Dwell Table still running."
21-228-13:29:35.532 00     SPR-I:OPRO         <*> Passed (2000) - Second Dwell Table was started, First Dwell Table still running.
21-228-13:29:35.532 00 SCX_CPU1_MD_SY/710        ut_setrequirements MD_2000, "P"
21-228-13:29:35.533 00 SCX_CPU1_MD_SY/714      endif
21-228-13:29:35.533 00 SCX_CPU1_MD_SY/715      
21-228-13:29:35.533 00 SCX_CPU1_MD_SY/716      ; Start the test data incrementing
21-228-13:29:35.533 00 SCX_CPU1_MD_SY/717      ut_setupevents "SCX", "CPU1", "TST_MD", TST_MD_STARTDATA_INF_EID, "INFO", 1
21-228-13:29:35.535 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:29:35.535 00     SPR-I:OPRO         ; Setup event 1 with TST_MD INFO 4
21-228-13:29:35.535 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:29:35.535 00 SCX_CPU1_MD_SY/718      
21-228-13:29:35.535 00 SCX_CPU1_MD_SY/719      /SCX_CPU1_TST_MD_StartData
21-228-13:29:35.548 00 SCX_CPU1_MD_SY/720      
21-228-13:29:35.548 00 SCX_CPU1_MD_SY/721      wait 5
21-228-13:29:35.548 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-228-13:29:35.987 00    TLMH-I:STS          58-012-14:08:57.500 INFO CPU=CPU1 APPNAME=TST_MD EVENT ID=4 TST_MD: Start Test Data command
21-228-13:29:40.551 00 SCX_CPU1_MD_SY/722      
21-228-13:29:40.552 00 SCX_CPU1_MD_SY/723      if (SCX_CPU1_find_event[1].num_found_messages = 1) THEN
21-228-13:29:40.552 00 SCX_CPU1_MD_SY/724        write "<*> Passed - Event message ",SCX_CPU1_find_event[1].eventid, " received"
21-228-13:29:40.552 00     SPR-I:OPRO         <*> Passed - Event message 4 received
21-228-13:29:40.552 00 SCX_CPU1_MD_SY/727      endif
21-228-13:29:40.553 00 SCX_CPU1_MD_SY/728      
21-228-13:29:40.553 00 SCX_CPU1_MD_SY/729      ut_tlmwait  SCX_CPU1_TST_MD_DATASTATE, 1
21-228-13:29:40.559 00     SPR-I:STTE         WAIT UNTIL completed
21-228-13:29:40.560 00 SCX_CPU1_MD_SY/730      IF (UT_TW_Status = UT_Success) THEN
21-228-13:29:40.560 00 SCX_CPU1_MD_SY/731        write "<*> Passed - Test data started"
21-228-13:29:40.560 00     SPR-I:OPRO         <*> Passed - Test data started
21-228-13:29:40.560 00 SCX_CPU1_MD_SY/734      endif
21-228-13:29:40.560 00 SCX_CPU1_MD_SY/735      
21-228-13:29:40.560 00 SCX_CPU1_MD_SY/736      write ";********************************************************************"
21-228-13:29:40.560 00     SPR-I:OPRO         ;********************************************************************
21-228-13:29:40.560 00 SCX_CPU1_MD_SY/737      write ";  Step 2.1.3:  Verify that memory dwell messages are received at"
21-228-13:29:40.560 00     SPR-I:OPRO         ;  Step 2.1.3:  Verify that memory dwell messages are received at
21-228-13:29:40.560 00 SCX_CPU1_MD_SY/738      write ";  the proper rate and contain the correct number of entries"
21-228-13:29:40.560 00     SPR-I:OPRO         ;  the proper rate and contain the correct number of entries
21-228-13:29:40.560 00 SCX_CPU1_MD_SY/739      write ";********************************************************************"
21-228-13:29:40.560 00     SPR-I:OPRO         ;********************************************************************
21-228-13:29:40.560 00 SCX_CPU1_MD_SY/741      local logging = %liv (log_procedure)
21-228-13:29:40.560 00 SCX_CPU1_MD_SY/742      %liv (log_procedure) = FALSE
21-228-13:29:40.561 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:29:40.812 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:29:41.063 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:29:41.314 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:29:41.565 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:29:41.816 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:29:42.067 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:29:42.317 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:29:42.568 00 SCX_CPU1_MD_SY/753      
21-228-13:29:42.568 00 SCX_CPU1_MD_SY/754      ; Verify table id of the packet
21-228-13:29:42.568 00 SCX_CPU1_MD_SY/755      IF (SCX_CPU1_MD_DwlPkt1TableId = 1) THEN
21-228-13:29:42.569 00 SCX_CPU1_MD_SY/756        write "<*> Passed (3001) - Dwell packet contains ID for table 1"
21-228-13:29:42.569 00     SPR-I:OPRO         <*> Passed (3001) - Dwell packet contains ID for table 1
21-228-13:29:42.569 00 SCX_CPU1_MD_SY/757        ut_setrequirements MD_3001, "P"
21-228-13:29:42.571 00 SCX_CPU1_MD_SY/761      endif
21-228-13:29:42.571 00 SCX_CPU1_MD_SY/762      
21-228-13:29:42.571 00 SCX_CPU1_MD_SY/763      ; Verify number of addresses of the packet
21-228-13:29:42.571 00 SCX_CPU1_MD_SY/764      IF (SCX_CPU1_MD_DwlPkt1NumAddresses = 12) THEN
21-228-13:29:42.571 00 SCX_CPU1_MD_SY/765        write "<*> Passed (3001) - Dwell packet for table 1 has correct number of addresses"
21-228-13:29:42.571 00     SPR-I:OPRO         <*> Passed (3001) - Dwell packet for table 1 has correct number of addresses
21-228-13:29:42.571 00 SCX_CPU1_MD_SY/766        ut_setrequirements MD_3001, "P"
21-228-13:29:42.573 00 SCX_CPU1_MD_SY/770      endif
21-228-13:29:42.573 00 SCX_CPU1_MD_SY/771      
21-228-13:29:42.573 00 SCX_CPU1_MD_SY/772      ; Verify number of bytes of data of the packet
21-228-13:29:42.573 00 SCX_CPU1_MD_SY/773      IF (scx_cpu1_MD_DwlPkt1PktDataSize = 30) THEN
21-228-13:29:42.574 00 SCX_CPU1_MD_SY/774        write "<*> Passed (3001) - Dwell packet for table 1 has correct data size"
21-228-13:29:42.574 00     SPR-I:OPRO         <*> Passed (3001) - Dwell packet for table 1 has correct data size
21-228-13:29:42.574 00 SCX_CPU1_MD_SY/775        ut_setrequirements MD_3001, "P"
21-228-13:29:42.575 00 SCX_CPU1_MD_SY/779      endif
21-228-13:29:42.575 00 SCX_CPU1_MD_SY/780      
21-228-13:29:42.575 00 SCX_CPU1_MD_SY/781      ; Verify rate of the packet
21-228-13:29:42.604 00 SCX_CPU1_MD_SY/782      IF (scx_cpu1_MD_DwlPkt1Rate = 4) THEN
21-228-13:29:42.604 00 SCX_CPU1_MD_SY/783        write "<*> Passed (3001) - Dwell packet for table 1 has correct data rate"
21-228-13:29:42.604 00     SPR-I:OPRO         <*> Passed (3001) - Dwell packet for table 1 has correct data rate
21-228-13:29:42.604 00 SCX_CPU1_MD_SY/784        ut_setrequirements MD_3001, "P"
21-228-13:29:42.605 00 SCX_CPU1_MD_SY/788      endif
21-228-13:29:42.605 00 SCX_CPU1_MD_SY/789      
21-228-13:29:42.605 00 SCX_CPU1_MD_SY/790      ut_tlmwait  SCX_CPU1_MD_DwlPkt1TableId, 1
21-228-13:29:42.609 00     SPR-I:STTE         WAIT UNTIL completed
21-228-13:29:42.609 00 SCX_CPU1_MD_SY/791      
21-228-13:29:42.609 00 SCX_CPU1_MD_SY/792      ; Verify table id of the packet
21-228-13:29:42.610 00 SCX_CPU1_MD_SY/793      IF (UT_TW_Status = UT_Success) THEN
21-228-13:29:42.610 00 SCX_CPU1_MD_SY/794        write "<*> Passed (3001) - Dwell packet contains ID for table 1"
21-228-13:29:42.610 00     SPR-I:OPRO         <*> Passed (3001) - Dwell packet contains ID for table 1
21-228-13:29:42.610 00 SCX_CPU1_MD_SY/795        ut_setrequirements MD_3001, "P"
21-228-13:29:42.632 00 SCX_CPU1_MD_SY/799      endif
21-228-13:29:42.632 00 SCX_CPU1_MD_SY/800      
21-228-13:29:42.632 00 SCX_CPU1_MD_SY/802      local logging = %liv (log_procedure)
21-228-13:29:42.632 00 SCX_CPU1_MD_SY/803      %liv (log_procedure) = FALSE
21-228-13:29:42.688 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:29:42.939 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:29:43.190 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:29:43.441 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:29:43.692 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:29:43.943 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:29:44.194 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:29:44.445 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:29:44.696 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:29:44.947 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:29:45.198 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:29:45.449 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:29:45.700 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:29:45.951 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:29:46.202 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:29:46.452 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:29:46.723 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:29:46.974 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:29:47.225 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:29:47.476 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:29:47.729 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:29:47.980 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:29:48.230 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:29:48.481 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:29:48.732 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:29:48.983 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:29:49.234 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:29:49.485 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:29:49.736 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:29:49.987 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:29:50.238 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:29:50.509 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:29:50.760 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:29:51.011 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:29:51.262 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:29:51.513 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:29:51.764 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:29:52.015 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:29:52.266 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:29:52.516 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:29:52.767 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:29:53.018 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:29:53.269 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:29:53.520 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:29:53.771 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:29:54.022 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:29:54.273 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:29:54.544 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:29:54.795 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:29:55.045 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:29:55.297 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:29:55.548 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:29:55.799 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:29:56.050 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:29:56.301 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:29:56.552 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:29:56.803 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:29:57.054 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:29:57.305 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:29:57.556 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:29:57.807 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:29:58.058 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:29:58.309 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:29:58.579 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:29:58.830 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:29:59.081 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:29:59.332 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:29:59.583 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:29:59.834 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:00.085 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:00.336 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:00.587 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:00.838 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:01.089 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:01.340 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:01.590 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:01.841 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:02.092 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:02.343 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:02.603 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:02.854 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:03.105 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:03.356 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:03.606 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:03.857 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:04.108 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:04.359 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:04.609 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:04.860 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:05.111 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:05.362 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:05.613 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:05.866 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:06.117 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:06.368 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:06.626 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:06.877 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:07.128 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:07.379 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:07.630 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:07.881 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:08.132 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:08.383 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:08.633 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:08.884 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:09.135 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:09.386 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:09.636 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:09.887 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:10.139 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:10.390 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:10.645 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:10.896 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:11.147 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:11.398 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:11.648 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:11.899 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:12.150 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:12.401 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:12.651 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:12.902 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:13.153 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:13.404 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:13.655 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:13.906 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:14.157 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:14.408 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:14.666 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:14.916 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:15.167 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:15.418 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:15.668 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:15.919 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:16.170 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:16.421 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:16.672 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:16.923 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:17.174 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:17.425 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:17.675 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:17.926 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:18.177 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:18.428 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:18.687 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:18.938 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:19.189 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:19.440 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:19.691 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:19.942 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:20.193 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:20.444 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:20.695 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:20.946 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:21.196 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:21.447 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:21.698 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:21.949 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:22.200 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:22.450 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:22.721 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:22.971 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:23.223 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:23.473 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:23.724 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:23.975 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:24.226 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:24.477 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:24.728 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:24.979 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:25.230 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:25.481 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:25.732 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:25.983 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:26.234 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:26.485 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:26.744 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:26.995 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:27.246 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:27.497 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:27.748 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:27.999 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:28.250 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:28.501 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:28.752 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:29.003 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:29.254 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:29.505 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:29.756 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:30.007 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:30.258 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:30.528 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:30.779 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:31.030 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:31.281 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:31.532 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:31.783 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:32.034 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:32.285 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:32.536 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:32.787 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:33.038 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:33.289 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:33.540 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:33.791 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:34.042 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:34.293 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:34.549 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:34.800 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:35.051 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:35.302 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:35.553 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:35.804 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:36.055 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:36.306 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:36.557 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:36.808 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:37.059 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:37.310 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:37.561 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:37.812 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:38.063 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:38.314 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:38.584 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:38.835 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:39.086 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:39.337 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:39.588 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:39.839 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:40.090 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:40.341 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:40.592 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:40.843 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:41.094 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:41.345 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:41.596 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:41.847 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:42.098 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:42.349 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:30:42.620 00 SCX_CPU1_MD_SY/829      
21-228-13:30:42.620 00 SCX_CPU1_MD_SY/830      for j = 1 to 34 do
21-228-13:30:42.620 00 SCX_CPU1_MD_SY/831          write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:30:42.623 00     SPR-I:OPRO         Byte 1; 1:11 2:15 3:19 4:23 5:27 6:31 7:35 8:39 9:43 10:47 11:51 12:55 13:59 14:63 15:67
21-228-13:30:42.624 00 SCX_CPU1_MD_SY/832      enddo
21-228-13:30:42.625 00 SCX_CPU1_MD_SY/830      for j = 1 to 34 do
21-228-13:30:42.626 00 SCX_CPU1_MD_SY/831          write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:30:42.629 00     SPR-I:OPRO         Byte 2; 1:12 2:16 3:20 4:24 5:28 6:32 7:36 8:40 9:44 10:48 11:52 12:56 13:60 14:64 15:68
21-228-13:30:42.629 00 SCX_CPU1_MD_SY/832      enddo
21-228-13:30:42.629 00 SCX_CPU1_MD_SY/830      for j = 1 to 34 do
21-228-13:30:42.630 00 SCX_CPU1_MD_SY/831          write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:30:42.632 00     SPR-I:OPRO         Byte 3; 1:13 2:17 3:21 4:25 5:29 6:33 7:37 8:41 9:45 10:49 11:53 12:57 13:61 14:65 15:69
21-228-13:30:42.632 00 SCX_CPU1_MD_SY/832      enddo
21-228-13:30:42.632 00 SCX_CPU1_MD_SY/830      for j = 1 to 34 do
21-228-13:30:42.632 00 SCX_CPU1_MD_SY/831          write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:30:42.634 00     SPR-I:OPRO         Byte 4; 1:14 2:18 3:22 4:26 5:30 6:34 7:38 8:42 9:46 10:50 11:54 12:58 13:62 14:66 15:70
21-228-13:30:42.634 00 SCX_CPU1_MD_SY/832      enddo
21-228-13:30:42.634 00 SCX_CPU1_MD_SY/830      for j = 1 to 34 do
21-228-13:30:42.634 00 SCX_CPU1_MD_SY/831          write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:30:42.641 00     SPR-I:OPRO         Byte 5; 1:15 2:19 3:23 4:27 5:31 6:35 7:39 8:43 9:47 10:51 11:55 12:59 13:63 14:67 15:71
21-228-13:30:42.641 00 SCX_CPU1_MD_SY/832      enddo
21-228-13:30:42.641 00 SCX_CPU1_MD_SY/830      for j = 1 to 34 do
21-228-13:30:42.641 00 SCX_CPU1_MD_SY/831          write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:30:42.643 00     SPR-I:OPRO         Byte 6; 1:16 2:20 3:24 4:28 5:32 6:36 7:40 8:44 9:48 10:52 11:56 12:60 13:64 14:68 15:72
21-228-13:30:42.643 00 SCX_CPU1_MD_SY/832      enddo
21-228-13:30:42.643 00 SCX_CPU1_MD_SY/830      for j = 1 to 34 do
21-228-13:30:42.643 00 SCX_CPU1_MD_SY/831          write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:30:42.644 00     SPR-I:OPRO         Byte 7; 1:17 2:21 3:25 4:29 5:33 6:37 7:41 8:45 9:49 10:53 11:57 12:61 13:65 14:69 15:73
21-228-13:30:42.644 00 SCX_CPU1_MD_SY/832      enddo
21-228-13:30:42.644 00 SCX_CPU1_MD_SY/830      for j = 1 to 34 do
21-228-13:30:42.644 00 SCX_CPU1_MD_SY/831          write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:30:42.645 00     SPR-I:OPRO         Byte 8; 1:18 2:22 3:26 4:30 5:34 6:38 7:42 8:46 9:50 10:54 11:58 12:62 13:66 14:70 15:74
21-228-13:30:42.645 00 SCX_CPU1_MD_SY/832      enddo
21-228-13:30:42.645 00 SCX_CPU1_MD_SY/830      for j = 1 to 34 do
21-228-13:30:42.645 00 SCX_CPU1_MD_SY/831          write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:30:42.646 00     SPR-I:OPRO         Byte 9; 1:19 2:23 3:27 4:31 5:35 6:39 7:43 8:47 9:51 10:55 11:59 12:63 13:67 14:71 15:75
21-228-13:30:42.646 00 SCX_CPU1_MD_SY/832      enddo
21-228-13:30:42.646 00 SCX_CPU1_MD_SY/830      for j = 1 to 34 do
21-228-13:30:42.647 00 SCX_CPU1_MD_SY/831          write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:30:42.647 00     SPR-I:OPRO         Byte 10; 1:20 2:24 3:28 4:32 5:36 6:40 7:44 8:48 9:52 10:56 11:60 12:64 13:68 14:72 15:76
21-228-13:30:42.648 00 SCX_CPU1_MD_SY/832      enddo
21-228-13:30:42.648 00 SCX_CPU1_MD_SY/830      for j = 1 to 34 do
21-228-13:30:42.648 00 SCX_CPU1_MD_SY/831          write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:30:42.649 00     SPR-I:OPRO         Byte 11; 1:21 2:25 3:29 4:33 5:37 6:41 7:45 8:49 9:53 10:57 11:61 12:65 13:69 14:73 15:77
21-228-13:30:42.649 00 SCX_CPU1_MD_SY/832      enddo
21-228-13:30:42.649 00 SCX_CPU1_MD_SY/830      for j = 1 to 34 do
21-228-13:30:42.649 00 SCX_CPU1_MD_SY/831          write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:30:42.650 00     SPR-I:OPRO         Byte 12; 1:22 2:26 3:30 4:34 5:38 6:42 7:46 8:50 9:54 10:58 11:62 12:66 13:70 14:74 15:78
21-228-13:30:42.650 00 SCX_CPU1_MD_SY/832      enddo
21-228-13:30:42.650 00 SCX_CPU1_MD_SY/830      for j = 1 to 34 do
21-228-13:30:42.650 00 SCX_CPU1_MD_SY/831          write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:30:42.651 00     SPR-I:OPRO         Byte 13; 1:23 2:27 3:31 4:35 5:39 6:43 7:47 8:51 9:55 10:59 11:63 12:67 13:71 14:75 15:79
21-228-13:30:42.651 00 SCX_CPU1_MD_SY/832      enddo
21-228-13:30:42.651 00 SCX_CPU1_MD_SY/830      for j = 1 to 34 do
21-228-13:30:42.651 00 SCX_CPU1_MD_SY/831          write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:30:42.652 00     SPR-I:OPRO         Byte 14; 1:24 2:28 3:32 4:36 5:40 6:44 7:48 8:52 9:56 10:60 11:64 12:68 13:72 14:76 15:80
21-228-13:30:42.652 00 SCX_CPU1_MD_SY/832      enddo
21-228-13:30:42.652 00 SCX_CPU1_MD_SY/830      for j = 1 to 34 do
21-228-13:30:42.652 00 SCX_CPU1_MD_SY/831          write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:30:42.657 00     SPR-I:OPRO         Byte 15; 1:25 2:29 3:33 4:37 5:41 6:45 7:49 8:53 9:57 10:61 11:65 12:69 13:73 14:77 15:81
21-228-13:30:42.657 00 SCX_CPU1_MD_SY/832      enddo
21-228-13:30:42.657 00 SCX_CPU1_MD_SY/830      for j = 1 to 34 do
21-228-13:30:42.658 00 SCX_CPU1_MD_SY/831          write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:30:42.658 00     SPR-I:OPRO         Byte 16; 1:26 2:30 3:34 4:38 5:42 6:46 7:50 8:54 9:58 10:62 11:66 12:70 13:74 14:78 15:82
21-228-13:30:42.658 00 SCX_CPU1_MD_SY/832      enddo
21-228-13:30:42.658 00 SCX_CPU1_MD_SY/830      for j = 1 to 34 do
21-228-13:30:42.659 00 SCX_CPU1_MD_SY/831          write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:30:42.659 00     SPR-I:OPRO         Byte 17; 1:27 2:31 3:35 4:39 5:43 6:47 7:51 8:55 9:59 10:63 11:67 12:71 13:75 14:79 15:83
21-228-13:30:42.659 00 SCX_CPU1_MD_SY/832      enddo
21-228-13:30:42.660 00 SCX_CPU1_MD_SY/830      for j = 1 to 34 do
21-228-13:30:42.660 00 SCX_CPU1_MD_SY/831          write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:30:42.660 00     SPR-I:OPRO         Byte 18; 1:28 2:32 3:36 4:40 5:44 6:48 7:52 8:56 9:60 10:64 11:68 12:72 13:76 14:80 15:84
21-228-13:30:42.660 00 SCX_CPU1_MD_SY/832      enddo
21-228-13:30:42.660 00 SCX_CPU1_MD_SY/830      for j = 1 to 34 do
21-228-13:30:42.661 00 SCX_CPU1_MD_SY/831          write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:30:42.661 00     SPR-I:OPRO         Byte 19; 1:29 2:33 3:37 4:41 5:45 6:49 7:53 8:57 9:61 10:65 11:69 12:73 13:77 14:81 15:85
21-228-13:30:42.661 00 SCX_CPU1_MD_SY/832      enddo
21-228-13:30:42.661 00 SCX_CPU1_MD_SY/830      for j = 1 to 34 do
21-228-13:30:42.661 00 SCX_CPU1_MD_SY/831          write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:30:42.662 00     SPR-I:OPRO         Byte 20; 1:30 2:34 3:38 4:42 5:46 6:50 7:54 8:58 9:62 10:66 11:70 12:74 13:78 14:82 15:86
21-228-13:30:42.662 00 SCX_CPU1_MD_SY/832      enddo
21-228-13:30:42.662 00 SCX_CPU1_MD_SY/830      for j = 1 to 34 do
21-228-13:30:42.662 00 SCX_CPU1_MD_SY/831          write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:30:42.663 00     SPR-I:OPRO         Byte 21; 1:31 2:35 3:39 4:43 5:47 6:51 7:55 8:59 9:63 10:67 11:71 12:75 13:79 14:83 15:87
21-228-13:30:42.663 00 SCX_CPU1_MD_SY/832      enddo
21-228-13:30:42.663 00 SCX_CPU1_MD_SY/830      for j = 1 to 34 do
21-228-13:30:42.663 00 SCX_CPU1_MD_SY/831          write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:30:42.664 00     SPR-I:OPRO         Byte 22; 1:32 2:36 3:40 4:44 5:48 6:52 7:56 8:60 9:64 10:68 11:72 12:76 13:80 14:84 15:88
21-228-13:30:42.664 00 SCX_CPU1_MD_SY/832      enddo
21-228-13:30:42.664 00 SCX_CPU1_MD_SY/830      for j = 1 to 34 do
21-228-13:30:42.664 00 SCX_CPU1_MD_SY/831          write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:30:42.664 00     SPR-I:OPRO         Byte 23; 1:33 2:37 3:41 4:45 5:49 6:53 7:57 8:61 9:65 10:69 11:73 12:77 13:81 14:85 15:89
21-228-13:30:42.665 00 SCX_CPU1_MD_SY/832      enddo
21-228-13:30:42.665 00 SCX_CPU1_MD_SY/830      for j = 1 to 34 do
21-228-13:30:42.665 00 SCX_CPU1_MD_SY/831          write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:30:42.665 00     SPR-I:OPRO         Byte 24; 1:34 2:38 3:42 4:46 5:50 6:54 7:58 8:62 9:66 10:70 11:74 12:78 13:82 14:86 15:90
21-228-13:30:42.665 00 SCX_CPU1_MD_SY/832      enddo
21-228-13:30:42.665 00 SCX_CPU1_MD_SY/830      for j = 1 to 34 do
21-228-13:30:42.666 00 SCX_CPU1_MD_SY/831          write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:30:42.666 00     SPR-I:OPRO         Byte 25; 1:35 2:39 3:43 4:47 5:51 6:55 7:59 8:63 9:67 10:71 11:75 12:79 13:83 14:87 15:91
21-228-13:30:42.666 00 SCX_CPU1_MD_SY/832      enddo
21-228-13:30:42.666 00 SCX_CPU1_MD_SY/830      for j = 1 to 34 do
21-228-13:30:42.666 00 SCX_CPU1_MD_SY/831          write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:30:42.667 00     SPR-I:OPRO         Byte 26; 1:36 2:40 3:44 4:48 5:52 6:56 7:60 8:64 9:68 10:72 11:76 12:80 13:84 14:88 15:92
21-228-13:30:42.667 00 SCX_CPU1_MD_SY/832      enddo
21-228-13:30:42.667 00 SCX_CPU1_MD_SY/830      for j = 1 to 34 do
21-228-13:30:42.667 00 SCX_CPU1_MD_SY/831          write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:30:42.668 00     SPR-I:OPRO         Byte 27; 1:37 2:41 3:45 4:49 5:53 6:57 7:61 8:65 9:69 10:73 11:77 12:81 13:85 14:89 15:93
21-228-13:30:42.668 00 SCX_CPU1_MD_SY/832      enddo
21-228-13:30:42.668 00 SCX_CPU1_MD_SY/830      for j = 1 to 34 do
21-228-13:30:42.668 00 SCX_CPU1_MD_SY/831          write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:30:42.669 00     SPR-I:OPRO         Byte 28; 1:38 2:42 3:46 4:50 5:54 6:58 7:62 8:66 9:70 10:74 11:78 12:82 13:86 14:90 15:94
21-228-13:30:42.669 00 SCX_CPU1_MD_SY/832      enddo
21-228-13:30:42.669 00 SCX_CPU1_MD_SY/830      for j = 1 to 34 do
21-228-13:30:42.669 00 SCX_CPU1_MD_SY/831          write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:30:42.670 00     SPR-I:OPRO         Byte 29; 1:39 2:43 3:47 4:51 5:55 6:59 7:63 8:67 9:71 10:75 11:79 12:83 13:87 14:91 15:95
21-228-13:30:42.670 00 SCX_CPU1_MD_SY/832      enddo
21-228-13:30:42.670 00 SCX_CPU1_MD_SY/830      for j = 1 to 34 do
21-228-13:30:42.670 00 SCX_CPU1_MD_SY/831          write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:30:42.670 00     SPR-I:OPRO         Byte 30; 1:40 2:44 3:48 4:52 5:56 6:60 7:64 8:68 9:72 10:76 11:80 12:84 13:88 14:92 15:96
21-228-13:30:42.671 00 SCX_CPU1_MD_SY/832      enddo
21-228-13:30:42.671 00 SCX_CPU1_MD_SY/830      for j = 1 to 34 do
21-228-13:30:42.671 00 SCX_CPU1_MD_SY/831          write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:30:42.671 00     SPR-I:OPRO         Byte 31; 1:0 2:0 3:0 4:0 5:0 6:0 7:0 8:0 9:0 10:0 11:0 12:0 13:0 14:0 15:0
21-228-13:30:42.671 00 SCX_CPU1_MD_SY/832      enddo
21-228-13:30:42.671 00 SCX_CPU1_MD_SY/830      for j = 1 to 34 do
21-228-13:30:42.672 00 SCX_CPU1_MD_SY/831          write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:30:42.672 00     SPR-I:OPRO         Byte 32; 1:0 2:0 3:0 4:0 5:0 6:0 7:0 8:0 9:0 10:0 11:0 12:0 13:0 14:0 15:0
21-228-13:30:42.672 00 SCX_CPU1_MD_SY/832      enddo
21-228-13:30:42.672 00 SCX_CPU1_MD_SY/830      for j = 1 to 34 do
21-228-13:30:42.672 00 SCX_CPU1_MD_SY/831          write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:30:42.673 00     SPR-I:OPRO         Byte 33; 1:0 2:0 3:0 4:0 5:0 6:0 7:0 8:0 9:0 10:0 11:0 12:0 13:0 14:0 15:0
21-228-13:30:42.673 00 SCX_CPU1_MD_SY/832      enddo
21-228-13:30:42.674 00 SCX_CPU1_MD_SY/830      for j = 1 to 34 do
21-228-13:30:42.674 00 SCX_CPU1_MD_SY/831          write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:30:42.675 00     SPR-I:OPRO         Byte 34; 1:0 2:0 3:0 4:0 5:0 6:0 7:0 8:0 9:0 10:0 11:0 12:0 13:0 14:0 15:0
21-228-13:30:42.675 00 SCX_CPU1_MD_SY/832      enddo
21-228-13:30:42.676 00 SCX_CPU1_MD_SY/830      for j = 1 to 34 do
21-228-13:30:42.676 00 SCX_CPU1_MD_SY/833      
21-228-13:30:42.676 00 SCX_CPU1_MD_SY/834      ; Check the data - since the delay for this dwell table is 4 and the values
21-228-13:30:42.676 00 SCX_CPU1_MD_SY/835      ; are incrementing once per second, each collected data point should be 4 more
21-228-13:30:42.676 00 SCX_CPU1_MD_SY/836      ; than the previous one. The data in bytes 31 through 34 should remain 0
21-228-13:30:42.676 00 SCX_CPU1_MD_SY/837      ; throughout.
21-228-13:30:42.676 00 SCX_CPU1_MD_SY/838      passed = 1
21-228-13:30:42.676 00 SCX_CPU1_MD_SY/839      if (dwelldata[1,31] <> 0) or (dwelldata[1,32] <> 0) or (dwelldata[1,33] <> 0) or (dwelldata[1,34] <> 0) then
21-228-13:30:42.677 00 SCX_CPU1_MD_SY/842      endif
21-228-13:30:42.677 00 SCX_CPU1_MD_SY/843      for i = 2 to 15 do
21-228-13:30:42.677 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:42.677 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:42.677 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:42.677 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:42.677 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:42.677 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:42.677 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:42.677 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:42.677 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:42.677 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:42.677 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:42.678 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:42.678 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:42.678 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:42.678 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:42.678 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:42.678 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:42.678 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:42.678 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:42.678 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:42.678 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:42.678 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:42.678 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:42.678 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:42.678 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:42.678 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:42.678 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:42.678 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:42.679 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:42.679 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:42.679 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:42.679 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:42.679 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:42.679 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:42.679 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:42.679 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:42.679 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:42.679 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:42.679 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:42.679 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:42.679 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:42.679 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:42.679 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:42.680 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:42.680 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:42.680 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:42.680 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:42.680 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:42.680 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:42.680 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:42.680 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:42.680 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:42.680 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:42.680 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:42.680 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:42.680 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:42.680 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:42.680 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:42.681 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:42.681 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:42.681 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:42.681 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:42.681 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:42.681 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:42.681 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:42.681 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:42.681 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:42.681 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:42.681 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:42.681 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:42.681 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:42.681 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:42.681 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:42.681 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:42.682 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:42.682 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:42.682 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:42.682 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:42.682 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:42.682 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:42.682 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:42.682 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:42.682 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:42.682 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:42.682 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:42.682 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:42.682 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:42.682 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:42.683 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:42.683 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:42.683 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:42.683 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:42.683 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:42.683 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:42.683 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:42.683 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:42.683 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:42.683 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:42.683 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:42.683 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:42.683 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:42.683 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:42.683 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:42.683 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:42.683 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:42.684 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:42.684 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:42.684 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:42.684 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:42.684 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:42.684 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:42.684 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:42.684 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:42.684 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:42.684 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:42.684 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:42.684 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:42.684 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:42.684 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:42.685 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:42.685 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:42.685 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:42.685 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:42.685 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:42.685 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:42.685 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:42.685 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:42.685 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:42.685 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:42.685 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:42.685 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:42.685 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:42.685 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:42.685 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:42.685 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:42.686 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:42.686 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:42.686 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:42.686 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:42.686 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:42.686 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:42.686 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:42.686 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:42.686 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:42.686 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:42.686 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:42.686 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:42.686 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:42.687 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:42.687 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:42.687 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:42.687 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:42.687 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:42.687 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:42.687 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:42.687 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:42.687 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:42.687 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:42.687 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:42.687 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:42.687 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:42.687 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:42.688 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:42.688 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:42.688 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:42.688 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:42.688 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:42.688 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:42.688 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:42.688 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:42.688 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:42.688 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:42.688 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:42.688 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:42.688 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:42.688 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:42.688 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:42.688 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:42.688 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:42.689 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:42.689 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:42.849 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:42.849 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:42.849 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:42.849 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:42.849 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:42.849 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:42.849 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:42.849 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:42.849 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:42.850 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:42.850 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:42.850 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:42.850 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:42.850 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:42.850 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:42.850 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:42.850 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:42.850 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:42.850 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:42.850 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:42.850 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:42.850 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:42.850 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:42.850 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:42.851 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:42.851 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:42.851 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:42.851 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:42.851 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:42.851 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:42.851 00 SCX_CPU1_MD_SY/861        if (dwelldata[i,31] <> 0) or (dwelldata[i,32] <> 0) or (dwelldata[i,33] <> 0) or (dwelldata[i,34] <> 0) then
21-228-13:30:42.851 00 SCX_CPU1_MD_SY/864        endif
21-228-13:30:42.851 00 SCX_CPU1_MD_SY/865      enddo
21-228-13:30:42.851 00 SCX_CPU1_MD_SY/843      for i = 2 to 15 do
21-228-13:30:42.851 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:42.851 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:42.851 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:42.851 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:42.851 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:42.851 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:42.852 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:42.852 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:42.852 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:42.852 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:42.852 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:42.852 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:42.852 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:42.852 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:42.852 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:42.852 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:42.852 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:42.852 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:42.852 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:42.852 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:42.852 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:42.853 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:42.853 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:42.853 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:42.853 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:42.853 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:42.853 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:42.853 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:42.853 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:42.853 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:42.853 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:42.853 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:42.854 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:42.854 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:42.854 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:42.854 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:42.854 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:42.854 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:42.854 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:42.854 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:42.854 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:42.854 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:42.854 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:42.854 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:42.854 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:42.854 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:42.854 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:42.854 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:42.854 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:42.854 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:42.855 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:42.855 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:42.855 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:42.855 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:42.855 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:42.855 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:42.855 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:42.855 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:42.855 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:42.855 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:42.855 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:42.855 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:42.855 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:42.855 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:42.855 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:42.855 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:42.855 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:42.856 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:42.856 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:42.856 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:42.856 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:42.856 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:42.856 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:42.856 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:42.856 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:42.856 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:42.856 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:42.856 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:42.856 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:42.856 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:42.856 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:42.856 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:42.856 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:42.856 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:42.856 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:42.857 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:42.857 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:42.857 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:42.857 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:42.857 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:42.857 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:42.857 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:42.857 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:42.857 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:42.857 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:42.857 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:42.857 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:42.857 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:42.857 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:42.857 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:42.857 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:42.857 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:42.858 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:42.858 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:42.858 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:42.858 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:42.858 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:42.858 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:42.858 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:42.858 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:42.858 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:42.858 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:42.858 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:42.858 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:42.858 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:42.858 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:42.858 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:42.858 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:42.858 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:42.858 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:42.859 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:42.859 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:42.859 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:42.859 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:42.859 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:42.859 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:42.859 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:42.859 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:42.859 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:42.859 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:42.859 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:42.859 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:42.859 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:42.859 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:42.859 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:42.859 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:42.859 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:42.860 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:42.860 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:42.860 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:42.860 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:42.860 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:42.860 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:42.860 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:42.860 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:42.860 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:42.860 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:42.860 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:42.861 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:42.861 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:42.862 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:42.862 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:42.862 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:42.862 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:42.862 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:42.862 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:42.862 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:42.862 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:42.862 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:42.862 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:42.862 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:42.863 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:42.863 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:42.863 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:42.863 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:42.863 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:42.863 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:42.863 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:42.863 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:42.863 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:42.863 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:42.863 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:42.863 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:42.863 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:42.863 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:42.863 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:42.863 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:42.864 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:42.864 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:42.864 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:42.864 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:42.864 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:42.864 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:42.864 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:42.864 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:42.864 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:42.864 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:42.864 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:42.864 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:42.864 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:42.864 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:42.864 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:42.864 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:42.864 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:42.864 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:42.864 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:42.865 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:42.865 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:43.177 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:43.178 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:43.178 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:43.178 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:43.178 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:43.178 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:43.178 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:43.178 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:43.178 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:43.178 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:43.178 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:43.178 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:43.178 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:43.178 00 SCX_CPU1_MD_SY/861        if (dwelldata[i,31] <> 0) or (dwelldata[i,32] <> 0) or (dwelldata[i,33] <> 0) or (dwelldata[i,34] <> 0) then
21-228-13:30:43.178 00 SCX_CPU1_MD_SY/864        endif
21-228-13:30:43.179 00 SCX_CPU1_MD_SY/865      enddo
21-228-13:30:43.179 00 SCX_CPU1_MD_SY/843      for i = 2 to 15 do
21-228-13:30:43.179 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:43.179 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:43.179 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:43.179 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:43.179 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:43.179 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:43.179 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:43.179 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:43.179 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:43.179 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:43.179 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:43.179 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:43.179 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:43.179 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:43.180 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:43.180 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:43.180 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:43.180 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:43.180 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:43.180 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:43.180 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:43.180 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:43.180 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:43.180 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:43.180 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:43.180 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:43.180 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:43.180 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:43.180 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:43.181 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:43.181 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:43.181 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:43.181 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:43.181 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:43.181 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:43.181 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:43.181 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:43.181 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:43.181 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:43.181 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:43.181 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:43.181 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:43.181 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:43.181 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:43.181 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:43.181 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:43.182 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:43.182 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:43.182 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:43.182 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:43.182 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:43.182 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:43.182 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:43.182 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:43.182 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:43.182 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:43.182 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:43.182 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:43.182 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:43.182 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:43.183 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:43.183 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:43.183 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:43.183 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:43.183 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:43.183 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:43.183 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:43.183 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:43.183 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:43.183 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:43.183 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:43.183 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:43.183 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:43.183 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:43.184 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:43.184 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:43.184 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:43.184 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:43.184 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:43.184 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:43.184 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:43.184 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:43.184 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:43.184 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:43.184 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:43.184 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:43.184 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:43.184 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:43.185 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:43.185 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:43.185 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:43.185 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:43.185 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:43.185 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:43.185 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:43.185 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:43.185 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:43.185 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:43.185 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:43.185 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:43.185 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:43.185 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:43.185 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:43.185 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:43.185 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:43.185 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:43.186 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:43.186 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:43.186 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:43.186 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:43.186 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:43.186 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:43.186 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:43.186 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:43.186 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:43.186 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:43.186 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:43.186 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:43.186 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:43.186 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:43.186 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:43.186 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:43.186 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:43.187 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:43.187 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:43.187 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:43.187 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:43.187 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:43.187 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:43.187 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:43.187 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:43.187 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:43.187 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:43.187 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:43.187 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:43.187 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:43.187 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:43.187 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:43.187 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:43.187 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:43.187 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:43.188 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:43.188 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:43.188 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:43.188 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:43.188 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:43.188 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:43.188 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:43.188 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:43.188 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:43.188 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:43.188 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:43.188 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:43.188 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:43.188 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:43.188 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:43.188 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:43.188 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:43.189 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:43.189 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:43.189 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:43.189 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:43.189 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:43.189 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:43.189 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:43.189 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:43.189 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:43.189 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:43.189 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:43.189 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:43.189 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:43.189 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:43.189 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:43.189 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:43.189 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:43.189 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:43.189 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:43.190 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:43.190 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:43.190 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:43.190 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:43.190 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:43.190 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:43.190 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:43.190 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:43.190 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:43.190 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:43.190 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:43.190 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:43.190 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:43.190 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:43.190 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:43.190 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:43.190 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:43.190 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:43.190 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:43.190 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:43.191 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:43.191 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:43.191 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:43.191 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:43.191 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:43.191 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:43.191 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:43.191 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:43.191 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:43.191 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:43.191 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:43.191 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:43.191 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:43.191 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:43.191 00 SCX_CPU1_MD_SY/861        if (dwelldata[i,31] <> 0) or (dwelldata[i,32] <> 0) or (dwelldata[i,33] <> 0) or (dwelldata[i,34] <> 0) then
21-228-13:30:43.191 00 SCX_CPU1_MD_SY/864        endif
21-228-13:30:43.191 00 SCX_CPU1_MD_SY/865      enddo
21-228-13:30:43.192 00 SCX_CPU1_MD_SY/843      for i = 2 to 15 do
21-228-13:30:43.192 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:43.192 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:43.192 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:43.192 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:43.192 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:43.192 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:43.192 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:43.192 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:43.192 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:43.192 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:43.192 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:43.192 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:43.192 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:43.192 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:43.192 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:43.530 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:43.530 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:43.530 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:43.530 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:43.530 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:43.530 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:43.530 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:43.530 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:43.530 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:43.530 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:43.531 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:43.531 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:43.531 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:43.531 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:43.531 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:43.531 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:43.531 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:43.531 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:43.531 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:43.531 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:43.531 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:43.531 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:43.531 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:43.531 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:43.531 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:43.531 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:43.531 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:43.531 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:43.532 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:43.532 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:43.532 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:43.532 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:43.532 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:43.532 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:43.532 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:43.532 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:43.532 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:43.532 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:43.532 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:43.532 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:43.532 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:43.532 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:43.532 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:43.532 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:43.532 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:43.532 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:43.532 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:43.532 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:43.533 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:43.533 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:43.533 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:43.533 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:43.533 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:43.533 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:43.533 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:43.533 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:43.533 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:43.533 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:43.533 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:43.533 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:43.533 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:43.533 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:43.533 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:43.533 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:43.533 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:43.533 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:43.534 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:43.534 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:43.534 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:43.534 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:43.534 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:43.534 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:43.534 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:43.534 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:43.534 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:43.534 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:43.534 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:43.534 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:43.534 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:43.534 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:43.534 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:43.534 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:43.534 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:43.534 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:43.534 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:43.535 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:43.535 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:43.535 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:43.535 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:43.535 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:43.535 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:43.535 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:43.535 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:43.535 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:43.535 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:43.535 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:43.535 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:43.535 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:43.535 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:43.535 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:43.535 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:43.535 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:43.535 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:43.535 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:43.536 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:43.536 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:43.536 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:43.536 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:43.536 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:43.536 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:43.536 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:43.536 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:43.536 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:43.536 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:43.536 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:43.536 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:43.536 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:43.536 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:43.536 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:43.536 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:43.536 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:43.536 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:43.536 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:43.536 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:43.537 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:43.537 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:43.537 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:43.537 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:43.537 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:43.537 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:43.537 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:43.537 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:43.537 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:43.537 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:43.537 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:43.537 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:43.537 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:43.537 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:43.537 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:43.537 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:43.537 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:43.537 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:43.537 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:43.538 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:43.538 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:43.538 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:43.538 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:43.538 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:43.538 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:43.538 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:43.538 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:43.538 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:43.538 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:43.538 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:43.538 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:43.538 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:43.538 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:43.538 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:43.538 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:43.538 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:43.539 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:43.539 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:43.539 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:43.539 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:43.539 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:43.539 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:43.539 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:43.539 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:43.539 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:43.539 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:43.539 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:43.539 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:43.539 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:43.539 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:43.539 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:43.540 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:43.540 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:43.540 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:43.540 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:43.540 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:43.540 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:43.540 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:43.540 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:43.540 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:43.540 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:43.540 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:43.540 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:43.540 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:43.540 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:43.540 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:43.540 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:43.540 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:43.540 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:43.540 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:43.540 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:43.541 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:43.541 00 SCX_CPU1_MD_SY/861        if (dwelldata[i,31] <> 0) or (dwelldata[i,32] <> 0) or (dwelldata[i,33] <> 0) or (dwelldata[i,34] <> 0) then
21-228-13:30:43.542 00 SCX_CPU1_MD_SY/864        endif
21-228-13:30:43.542 00 SCX_CPU1_MD_SY/865      enddo
21-228-13:30:43.542 00 SCX_CPU1_MD_SY/843      for i = 2 to 15 do
21-228-13:30:43.542 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:43.542 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:43.542 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:43.542 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:43.542 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:43.542 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:43.542 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:43.542 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:43.542 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:43.542 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:43.542 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:43.542 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:43.542 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:43.542 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:43.543 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:43.543 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:43.543 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:43.543 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:43.543 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:43.543 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:43.543 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:43.543 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:43.543 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:43.543 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:43.543 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:43.543 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:43.543 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:43.543 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:43.543 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:43.543 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:43.543 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:43.543 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:43.544 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:43.544 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:43.544 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:43.544 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:43.544 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:43.544 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:43.544 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:43.544 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:43.544 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:43.544 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:43.544 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:43.544 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:43.544 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:43.544 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:43.544 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:43.880 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:43.880 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:43.880 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:43.880 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:43.880 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:43.880 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:43.881 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:43.881 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:43.881 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:43.881 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:43.881 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:43.881 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:43.881 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:43.881 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:43.881 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:43.881 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:43.881 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:43.881 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:43.881 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:43.881 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:43.881 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:43.881 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:43.881 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:43.882 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:43.882 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:43.882 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:43.882 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:43.882 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:43.882 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:43.882 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:43.882 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:43.882 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:43.882 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:43.882 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:43.882 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:43.882 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:43.882 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:43.882 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:43.883 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:43.883 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:43.883 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:43.883 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:43.883 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:43.883 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:43.883 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:43.883 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:43.883 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:43.883 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:43.883 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:43.883 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:43.883 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:43.883 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:43.883 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:43.884 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:43.884 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:43.884 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:43.884 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:43.884 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:43.884 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:43.884 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:43.884 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:43.884 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:43.884 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:43.884 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:43.884 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:43.884 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:43.884 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:43.885 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:43.885 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:43.885 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:43.885 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:43.885 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:43.885 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:43.885 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:43.885 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:43.885 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:43.885 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:43.885 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:43.885 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:43.885 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:43.885 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:43.885 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:43.885 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:43.886 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:43.886 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:43.886 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:43.886 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:43.886 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:43.886 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:43.886 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:43.886 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:43.886 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:43.886 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:43.886 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:43.886 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:43.886 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:43.886 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:43.886 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:43.886 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:43.886 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:43.887 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:43.887 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:43.887 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:43.887 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:43.887 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:43.887 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:43.887 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:43.887 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:43.887 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:43.887 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:43.887 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:43.887 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:43.887 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:43.887 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:43.887 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:43.887 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:43.888 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:43.888 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:43.888 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:43.888 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:43.888 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:43.888 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:43.888 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:43.888 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:43.888 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:43.888 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:43.888 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:43.888 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:43.888 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:43.888 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:43.888 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:43.888 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:43.888 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:43.888 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:43.888 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:43.889 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:43.889 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:43.889 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:43.889 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:43.889 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:43.889 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:43.889 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:43.889 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:43.889 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:43.889 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:43.889 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:43.889 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:43.889 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:43.889 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:43.889 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:43.890 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:43.890 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:43.890 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:43.890 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:43.890 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:43.890 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:43.890 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:43.890 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:43.890 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:43.890 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:43.890 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:43.890 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:43.890 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:43.891 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:43.891 00 SCX_CPU1_MD_SY/861        if (dwelldata[i,31] <> 0) or (dwelldata[i,32] <> 0) or (dwelldata[i,33] <> 0) or (dwelldata[i,34] <> 0) then
21-228-13:30:43.891 00 SCX_CPU1_MD_SY/864        endif
21-228-13:30:43.891 00 SCX_CPU1_MD_SY/865      enddo
21-228-13:30:43.891 00 SCX_CPU1_MD_SY/843      for i = 2 to 15 do
21-228-13:30:43.891 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:43.891 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:43.891 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:43.891 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:43.891 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:43.891 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:43.891 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:43.891 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:43.891 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:43.892 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:43.892 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:43.892 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:43.892 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:43.892 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:43.892 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:43.892 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:43.892 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:43.892 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:43.892 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:43.892 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:43.892 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:43.892 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:43.892 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:43.893 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:43.893 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:43.893 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:43.893 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:43.893 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:43.893 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:43.893 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:43.893 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:43.893 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:43.893 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:43.893 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:43.893 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:43.894 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:43.894 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:43.894 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:43.894 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:43.894 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:43.894 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:43.894 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:43.894 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:43.894 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:43.894 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:43.894 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:43.894 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:43.894 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:43.894 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:43.894 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:43.895 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:43.895 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:43.895 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:43.895 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:43.895 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:43.895 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:43.895 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:43.895 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:43.895 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:43.895 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:43.895 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:43.895 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:43.895 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:43.895 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:43.896 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:43.896 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:43.896 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:43.896 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:43.896 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:43.896 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:43.896 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:43.896 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:43.896 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:43.896 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:43.896 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:43.896 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:43.896 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:43.896 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:43.896 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:44.230 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:44.230 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:44.230 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:44.230 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:44.230 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:44.230 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:44.230 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:44.230 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:44.230 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:44.230 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:44.230 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:44.231 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:44.231 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:44.231 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:44.231 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:44.231 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:44.231 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:44.231 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:44.231 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:44.231 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:44.231 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:44.231 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:44.231 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:44.231 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:44.231 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:44.231 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:44.231 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:44.232 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:44.232 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:44.232 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:44.232 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:44.232 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:44.232 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:44.232 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:44.232 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:44.232 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:44.232 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:44.232 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:44.232 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:44.232 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:44.232 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:44.232 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:44.232 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:44.232 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:44.233 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:44.233 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:44.233 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:44.233 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:44.233 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:44.233 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:44.233 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:44.233 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:44.233 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:44.233 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:44.233 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:44.233 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:44.233 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:44.233 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:44.234 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:44.234 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:44.234 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:44.234 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:44.234 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:44.234 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:44.234 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:44.234 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:44.234 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:44.234 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:44.234 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:44.234 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:44.234 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:44.234 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:44.234 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:44.235 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:44.235 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:44.235 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:44.235 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:44.235 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:44.235 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:44.235 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:44.235 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:44.235 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:44.235 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:44.235 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:44.235 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:44.235 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:44.235 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:44.235 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:44.235 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:44.236 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:44.236 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:44.236 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:44.236 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:44.236 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:44.236 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:44.236 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:44.236 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:44.236 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:44.236 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:44.236 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:44.236 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:44.236 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:44.236 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:44.236 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:44.237 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:44.237 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:44.237 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:44.237 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:44.237 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:44.237 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:44.237 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:44.237 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:44.237 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:44.237 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:44.237 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:44.237 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:44.237 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:44.237 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:44.237 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:44.238 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:44.238 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:44.238 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:44.238 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:44.238 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:44.238 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:44.238 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:44.238 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:44.238 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:44.238 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:44.238 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:44.238 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:44.238 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:44.238 00 SCX_CPU1_MD_SY/861        if (dwelldata[i,31] <> 0) or (dwelldata[i,32] <> 0) or (dwelldata[i,33] <> 0) or (dwelldata[i,34] <> 0) then
21-228-13:30:44.239 00 SCX_CPU1_MD_SY/864        endif
21-228-13:30:44.239 00 SCX_CPU1_MD_SY/865      enddo
21-228-13:30:44.239 00 SCX_CPU1_MD_SY/843      for i = 2 to 15 do
21-228-13:30:44.239 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:44.239 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:44.239 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:44.239 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:44.239 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:44.239 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:44.239 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:44.239 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:44.239 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:44.239 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:44.239 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:44.240 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:44.240 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:44.240 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:44.240 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:44.240 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:44.240 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:44.240 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:44.240 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:44.240 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:44.240 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:44.240 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:44.241 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:44.241 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:44.241 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:44.241 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:44.241 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:44.241 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:44.241 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:44.241 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:44.241 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:44.241 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:44.242 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:44.242 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:44.242 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:44.242 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:44.242 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:44.242 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:44.242 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:44.242 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:44.242 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:44.242 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:44.242 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:44.242 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:44.242 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:44.242 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:44.242 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:44.242 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:44.242 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:44.243 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:44.243 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:44.243 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:44.243 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:44.243 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:44.243 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:44.243 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:44.243 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:44.243 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:44.243 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:44.243 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:44.243 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:44.243 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:44.243 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:44.244 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:44.244 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:44.244 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:44.244 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:44.244 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:44.244 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:44.244 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:44.244 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:44.244 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:44.244 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:44.244 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:44.244 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:44.245 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:44.245 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:44.245 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:44.245 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:44.245 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:44.245 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:44.245 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:44.245 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:44.245 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:44.245 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:44.245 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:44.245 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:44.245 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:44.246 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:44.246 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:44.246 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:44.246 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:44.246 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:44.246 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:44.246 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:44.246 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:44.246 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:44.246 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:44.246 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:44.246 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:44.247 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:44.247 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:44.247 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:44.247 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:44.247 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:44.247 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:44.247 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:44.247 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:44.247 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:44.247 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:44.593 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:44.593 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:44.593 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:44.593 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:44.593 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:44.593 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:44.593 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:44.593 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:44.593 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:44.593 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:44.593 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:44.593 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:44.593 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:44.593 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:44.594 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:44.594 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:44.594 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:44.594 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:44.594 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:44.594 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:44.594 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:44.594 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:44.594 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:44.594 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:44.594 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:44.594 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:44.594 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:44.594 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:44.595 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:44.595 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:44.595 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:44.595 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:44.595 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:44.595 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:44.595 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:44.595 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:44.595 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:44.595 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:44.595 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:44.595 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:44.595 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:44.596 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:44.596 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:44.596 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:44.596 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:44.596 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:44.596 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:44.596 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:44.596 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:44.596 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:44.596 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:44.596 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:44.596 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:44.596 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:44.596 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:44.596 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:44.596 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:44.596 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:44.597 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:44.597 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:44.597 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:44.597 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:44.597 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:44.597 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:44.597 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:44.597 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:44.597 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:44.597 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:44.597 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:44.597 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:44.597 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:44.597 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:44.598 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:44.598 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:44.598 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:44.598 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:44.598 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:44.598 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:44.598 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:44.598 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:44.598 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:44.598 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:44.598 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:44.598 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:44.598 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:44.598 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:44.599 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:44.599 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:44.599 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:44.599 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:44.599 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:44.599 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:44.599 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:44.599 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:44.599 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:44.599 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:44.599 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:44.599 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:44.599 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:44.599 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:44.599 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:44.600 00 SCX_CPU1_MD_SY/861        if (dwelldata[i,31] <> 0) or (dwelldata[i,32] <> 0) or (dwelldata[i,33] <> 0) or (dwelldata[i,34] <> 0) then
21-228-13:30:44.600 00 SCX_CPU1_MD_SY/864        endif
21-228-13:30:44.600 00 SCX_CPU1_MD_SY/865      enddo
21-228-13:30:44.600 00 SCX_CPU1_MD_SY/843      for i = 2 to 15 do
21-228-13:30:44.600 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:44.600 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:44.600 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:44.600 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:44.600 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:44.600 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:44.600 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:44.601 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:44.601 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:44.601 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:44.601 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:44.601 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:44.601 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:44.601 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:44.601 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:44.601 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:44.602 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:44.602 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:44.602 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:44.602 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:44.602 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:44.602 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:44.602 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:44.602 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:44.602 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:44.602 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:44.602 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:44.602 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:44.602 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:44.602 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:44.602 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:44.602 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:44.603 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:44.603 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:44.603 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:44.603 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:44.603 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:44.603 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:44.603 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:44.603 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:44.603 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:44.603 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:44.603 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:44.603 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:44.603 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:44.603 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:44.604 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:44.604 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:44.604 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:44.604 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:44.604 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:44.604 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:44.604 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:44.604 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:44.604 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:44.604 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:44.604 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:44.604 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:44.605 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:44.605 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:44.605 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:44.605 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:44.605 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:44.605 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:44.605 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:44.605 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:44.605 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:44.605 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:44.605 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:44.605 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:44.605 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:44.606 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:44.606 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:44.606 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:44.606 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:44.606 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:44.606 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:44.606 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:44.606 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:44.606 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:44.606 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:44.606 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:44.606 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:44.606 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:44.607 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:44.607 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:44.607 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:44.607 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:44.607 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:44.607 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:44.607 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:44.607 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:44.607 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:44.607 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:44.607 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:44.608 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:44.608 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:44.608 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:44.608 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:44.608 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:44.608 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:44.608 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:44.608 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:44.608 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:44.608 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:44.608 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:44.608 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:44.609 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:44.609 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:44.609 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:44.609 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:44.609 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:44.609 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:44.609 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:44.609 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:44.609 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:44.609 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:44.609 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:44.609 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:44.609 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:44.609 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:44.609 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:44.609 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:44.609 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:44.609 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:44.609 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:44.610 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:44.610 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:44.610 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:44.610 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:44.610 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:44.610 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:44.610 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:44.610 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:44.610 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:44.610 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:44.610 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:44.610 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:44.610 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:44.610 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:44.610 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:44.610 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:44.960 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:44.960 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:44.960 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:44.960 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:44.960 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:44.960 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:44.960 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:44.961 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:44.961 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:44.961 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:44.961 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:44.961 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:44.961 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:44.961 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:44.961 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:44.961 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:44.961 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:44.961 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:44.961 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:44.961 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:44.961 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:44.962 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:44.962 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:44.962 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:44.962 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:44.962 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:44.962 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:44.962 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:44.962 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:44.962 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:44.962 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:44.962 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:44.962 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:44.962 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:44.962 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:44.962 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:44.962 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:44.962 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:44.963 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:44.963 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:44.963 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:44.963 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:44.963 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:44.963 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:44.963 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:44.963 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:44.963 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:44.963 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:44.963 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:44.963 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:44.963 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:44.963 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:44.963 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:44.963 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:44.963 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:44.963 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:44.964 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:44.964 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:44.964 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:44.964 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:44.964 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:44.964 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:44.964 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:44.964 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:44.964 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:44.964 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:44.964 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:44.964 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:44.964 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:44.964 00 SCX_CPU1_MD_SY/861        if (dwelldata[i,31] <> 0) or (dwelldata[i,32] <> 0) or (dwelldata[i,33] <> 0) or (dwelldata[i,34] <> 0) then
21-228-13:30:44.965 00 SCX_CPU1_MD_SY/864        endif
21-228-13:30:44.965 00 SCX_CPU1_MD_SY/865      enddo
21-228-13:30:44.965 00 SCX_CPU1_MD_SY/843      for i = 2 to 15 do
21-228-13:30:44.965 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:44.965 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:44.965 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:44.965 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:44.966 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:44.966 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:44.966 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:44.966 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:44.966 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:44.966 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:44.966 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:44.966 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:44.966 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:44.966 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:44.966 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:44.966 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:44.966 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:44.966 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:44.966 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:44.966 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:44.966 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:44.967 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:44.967 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:44.967 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:44.967 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:44.967 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:44.967 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:44.967 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:44.967 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:44.967 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:44.967 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:44.967 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:44.967 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:44.967 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:44.967 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:44.967 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:44.967 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:44.968 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:44.968 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:44.968 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:44.968 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:44.968 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:44.968 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:44.968 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:44.968 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:44.968 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:44.968 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:44.968 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:44.968 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:44.968 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:44.968 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:44.968 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:44.968 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:44.968 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:44.969 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:44.969 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:44.969 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:44.969 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:44.969 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:44.969 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:44.969 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:44.969 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:44.969 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:44.969 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:44.969 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:44.969 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:44.969 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:44.969 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:44.969 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:44.969 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:44.970 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:44.970 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:44.970 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:44.970 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:44.970 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:44.970 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:44.970 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:44.970 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:44.971 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:44.971 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:44.971 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:44.971 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:44.971 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:44.971 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:44.971 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:44.971 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:44.971 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:44.971 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:44.971 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:44.971 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:44.971 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:44.972 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:44.972 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:44.972 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:44.972 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:44.972 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:44.972 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:44.972 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:44.972 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:44.972 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:44.972 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:44.972 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:44.973 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:44.973 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:44.973 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:44.973 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:44.973 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:44.973 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:44.973 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:44.973 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:44.973 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:44.973 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:44.973 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:44.973 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:44.973 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:44.974 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:44.974 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:44.974 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:44.974 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:44.974 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:44.974 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:44.974 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:44.974 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:44.974 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:44.974 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:44.974 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:44.974 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:44.974 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:44.974 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:44.974 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:44.974 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:44.975 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:44.975 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:44.975 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:44.975 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:44.975 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:44.975 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:44.975 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:44.975 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:44.975 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:44.975 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:44.975 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:44.975 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:44.975 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:44.976 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:44.976 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:44.976 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:44.976 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:44.976 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:44.976 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:44.976 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:44.976 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:44.976 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:44.976 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:44.976 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:44.976 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:44.976 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:44.976 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:44.976 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:44.976 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:44.976 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:44.976 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:44.976 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:44.977 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:44.977 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:44.977 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:44.977 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:44.977 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:44.977 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:44.977 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:44.977 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:44.977 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:44.977 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:44.977 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:45.334 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:45.334 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:45.334 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:45.334 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:45.334 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:45.334 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:45.334 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:45.334 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:45.334 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:45.334 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:45.334 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:45.334 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:45.334 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:45.334 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:45.334 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:45.335 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:45.335 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:45.335 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:45.335 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:45.335 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:45.335 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:45.335 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:45.335 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:45.335 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:45.335 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:45.335 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:45.335 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:45.335 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:45.335 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:45.335 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:45.335 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:45.336 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:45.336 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:45.336 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:45.336 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:45.336 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:45.336 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:45.336 00 SCX_CPU1_MD_SY/861        if (dwelldata[i,31] <> 0) or (dwelldata[i,32] <> 0) or (dwelldata[i,33] <> 0) or (dwelldata[i,34] <> 0) then
21-228-13:30:45.336 00 SCX_CPU1_MD_SY/864        endif
21-228-13:30:45.336 00 SCX_CPU1_MD_SY/865      enddo
21-228-13:30:45.336 00 SCX_CPU1_MD_SY/843      for i = 2 to 15 do
21-228-13:30:45.336 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:45.336 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:45.336 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:45.336 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:45.336 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:45.337 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:45.337 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:45.337 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:45.337 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:45.337 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:45.337 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:45.337 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:45.337 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:45.337 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:45.337 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:45.337 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:45.337 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:45.337 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:45.337 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:45.337 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:45.337 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:45.337 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:45.338 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:45.338 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:45.338 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:45.338 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:45.338 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:45.338 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:45.338 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:45.338 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:45.338 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:45.338 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:45.338 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:45.338 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:45.338 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:45.338 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:45.338 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:45.338 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:45.338 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:45.339 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:45.339 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:45.339 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:45.339 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:45.339 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:45.339 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:45.339 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:45.339 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:45.339 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:45.339 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:45.339 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:45.339 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:45.339 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:45.339 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:45.340 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:45.340 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:45.340 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:45.340 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:45.340 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:45.340 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:45.340 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:45.340 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:45.340 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:45.340 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:45.340 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:45.340 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:45.340 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:45.340 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:45.340 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:45.340 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:45.340 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:45.341 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:45.341 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:45.341 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:45.341 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:45.341 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:45.341 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:45.341 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:45.341 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:45.341 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:45.341 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:45.341 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:45.341 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:45.341 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:45.341 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:45.342 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:45.342 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:45.342 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:45.342 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:45.342 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:45.342 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:45.342 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:45.342 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:45.342 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:45.342 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:45.342 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:45.342 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:45.342 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:45.342 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:45.342 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:45.343 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:45.343 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:45.343 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:45.343 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:45.343 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:45.343 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:45.343 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:45.343 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:45.343 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:45.343 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:45.343 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:45.343 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:45.343 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:45.343 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:45.344 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:45.344 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:45.344 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:45.344 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:45.344 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:45.344 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:45.344 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:45.344 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:45.345 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:45.345 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:45.345 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:45.345 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:45.345 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:45.345 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:45.345 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:45.345 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:45.345 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:45.345 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:45.345 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:45.345 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:45.345 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:45.346 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:45.346 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:45.346 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:45.346 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:45.346 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:45.346 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:45.346 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:45.346 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:45.346 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:45.346 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:45.346 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:45.346 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:45.346 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:45.346 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:45.347 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:45.347 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:45.347 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:45.347 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:45.347 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:45.347 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:45.347 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:45.347 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:45.347 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:45.347 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:45.347 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:45.347 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:45.347 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:45.348 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:45.348 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:45.348 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:45.348 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:45.348 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:45.348 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:45.348 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:45.349 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:45.349 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:45.349 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:45.349 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:45.349 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:45.349 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:45.349 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:45.349 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:45.349 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:45.349 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:45.349 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:45.349 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:45.350 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:45.350 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:45.350 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:45.350 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:45.350 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:45.350 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:45.350 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:45.350 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:45.350 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:45.350 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:45.350 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:45.350 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:45.350 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:45.350 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:45.350 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:45.350 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:45.350 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:45.351 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:45.351 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:45.351 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:45.351 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:45.351 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:45.351 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:45.351 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:45.351 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:45.351 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:45.704 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:45.704 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:45.704 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:45.704 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:45.704 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:45.704 00 SCX_CPU1_MD_SY/861        if (dwelldata[i,31] <> 0) or (dwelldata[i,32] <> 0) or (dwelldata[i,33] <> 0) or (dwelldata[i,34] <> 0) then
21-228-13:30:45.704 00 SCX_CPU1_MD_SY/864        endif
21-228-13:30:45.704 00 SCX_CPU1_MD_SY/865      enddo
21-228-13:30:45.705 00 SCX_CPU1_MD_SY/843      for i = 2 to 15 do
21-228-13:30:45.705 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:45.705 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:45.705 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:45.705 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:45.705 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:45.705 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:45.705 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:45.705 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:45.705 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:45.705 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:45.705 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:45.705 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:45.705 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:45.705 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:45.706 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:45.706 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:45.706 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:45.706 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:45.706 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:45.706 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:45.706 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:45.706 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:45.706 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:45.706 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:45.706 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:45.706 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:45.707 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:45.707 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:45.707 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:45.707 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:45.707 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:45.707 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:45.707 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:45.707 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:45.707 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:45.707 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:45.707 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:45.707 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:45.707 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:45.708 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:45.708 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:45.708 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:45.708 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:45.708 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:45.708 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:45.708 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:45.708 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:45.708 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:45.708 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:45.708 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:45.708 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:45.708 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:45.708 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:45.708 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:45.708 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:45.708 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:45.709 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:45.709 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:45.709 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:45.709 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:45.709 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:45.709 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:45.709 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:45.709 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:45.709 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:45.709 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:45.709 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:45.709 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:45.709 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:45.709 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:45.709 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:45.710 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:45.710 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:45.710 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:45.710 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:45.710 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:45.710 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:45.710 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:45.710 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:45.710 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:45.710 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:45.710 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:45.710 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:45.710 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:45.711 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:45.711 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:45.711 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:45.711 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:45.711 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:45.711 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:45.711 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:45.711 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:45.711 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:45.711 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:45.711 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:45.711 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:45.711 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:45.711 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:45.711 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:45.712 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:45.712 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:45.712 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:45.712 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:45.712 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:45.712 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:45.712 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:45.712 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:45.712 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:45.712 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:45.712 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:45.712 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:45.712 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:45.712 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:45.712 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:45.712 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:45.712 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:45.713 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:45.713 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:45.713 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:45.713 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:45.713 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:45.713 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:45.713 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:45.713 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:45.713 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:45.713 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:45.713 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:45.713 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:45.713 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:45.713 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:45.714 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:45.714 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:45.714 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:45.714 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:45.714 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:45.714 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:45.714 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:45.714 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:45.714 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:45.714 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:45.715 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:45.715 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:45.715 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:45.715 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:45.715 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:45.715 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:45.715 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:45.715 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:45.715 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:45.715 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:45.715 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:45.715 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:45.715 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:45.715 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:45.715 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:45.715 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:45.715 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:45.716 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:45.716 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:45.716 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:45.716 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:45.716 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:45.716 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:45.716 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:45.716 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:45.716 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:45.716 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:45.716 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:45.716 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:45.716 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:45.716 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:45.716 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:45.716 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:45.716 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:45.716 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:45.717 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:45.717 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:45.717 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:45.717 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:45.717 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:45.717 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:45.717 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:45.717 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:45.717 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:45.717 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:45.717 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:45.717 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:45.717 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:45.718 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:45.718 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:45.718 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:45.718 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:45.718 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:45.718 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:45.718 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:45.718 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:45.718 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:45.718 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:45.718 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:45.718 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:45.719 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:45.719 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:45.719 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:45.719 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:45.719 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:45.719 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:45.719 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:45.719 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:45.719 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:45.719 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:45.719 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:45.719 00 SCX_CPU1_MD_SY/861        if (dwelldata[i,31] <> 0) or (dwelldata[i,32] <> 0) or (dwelldata[i,33] <> 0) or (dwelldata[i,34] <> 0) then
21-228-13:30:45.720 00 SCX_CPU1_MD_SY/864        endif
21-228-13:30:45.720 00 SCX_CPU1_MD_SY/865      enddo
21-228-13:30:45.720 00 SCX_CPU1_MD_SY/843      for i = 2 to 15 do
21-228-13:30:45.720 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:45.720 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:45.720 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:45.720 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:45.720 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:45.720 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:45.720 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:45.720 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:45.721 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:45.721 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:45.721 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:45.721 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:45.721 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:45.721 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:45.721 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:45.721 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:45.721 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:45.721 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:45.721 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:45.721 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:45.721 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:45.721 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:45.721 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:46.066 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:46.066 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:46.066 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:46.066 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:46.066 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:46.066 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:46.066 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:46.066 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:46.066 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:46.067 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:46.067 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:46.067 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:46.067 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:46.067 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:46.067 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:46.067 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:46.067 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:46.067 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:46.067 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:46.067 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:46.067 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:46.067 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:46.067 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:46.068 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:46.068 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:46.068 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:46.068 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:46.068 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:46.068 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:46.068 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:46.068 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:46.068 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:46.068 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:46.068 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:46.068 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:46.068 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:46.068 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:46.069 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:46.069 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:46.069 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:46.069 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:46.069 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:46.069 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:46.069 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:46.069 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:46.069 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:46.069 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:46.069 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:46.069 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:46.069 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:46.069 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:46.070 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:46.070 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:46.070 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:46.070 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:46.070 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:46.070 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:46.070 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:46.070 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:46.070 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:46.070 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:46.070 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:46.070 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:46.070 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:46.070 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:46.071 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:46.071 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:46.071 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:46.071 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:46.071 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:46.071 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:46.071 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:46.071 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:46.071 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:46.071 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:46.071 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:46.071 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:46.071 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:46.071 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:46.071 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:46.071 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:46.072 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:46.072 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:46.072 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:46.072 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:46.072 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:46.072 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:46.072 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:46.072 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:46.072 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:46.072 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:46.072 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:46.072 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:46.072 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:46.072 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:46.072 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:46.073 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:46.073 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:46.073 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:46.073 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:46.073 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:46.073 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:46.073 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:46.073 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:46.073 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:46.073 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:46.073 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:46.074 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:46.074 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:46.074 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:46.074 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:46.074 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:46.074 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:46.074 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:46.074 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:46.074 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:46.074 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:46.074 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:46.074 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:46.075 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:46.075 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:46.075 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:46.075 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:46.075 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:46.075 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:46.075 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:46.075 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:46.075 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:46.075 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:46.075 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:46.075 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:46.075 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:46.076 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:46.076 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:46.076 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:46.076 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:46.076 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:46.076 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:46.076 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:46.076 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:46.076 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:46.076 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:46.076 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:46.076 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:46.076 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:46.076 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:46.077 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:46.077 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:46.077 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:46.077 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:46.077 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:46.077 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:46.077 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:46.077 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:46.077 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:46.077 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:46.077 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:46.077 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:46.077 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:46.077 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:46.078 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:46.078 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:46.078 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:46.078 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:46.078 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:46.078 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:46.078 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:46.078 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:46.078 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:46.078 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:46.080 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:46.080 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:46.080 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:46.080 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:46.080 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:46.080 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:46.080 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:46.080 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:46.080 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:46.080 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:46.080 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:46.080 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:46.081 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:46.081 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:46.081 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:46.081 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:46.081 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:46.081 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:46.081 00 SCX_CPU1_MD_SY/861        if (dwelldata[i,31] <> 0) or (dwelldata[i,32] <> 0) or (dwelldata[i,33] <> 0) or (dwelldata[i,34] <> 0) then
21-228-13:30:46.081 00 SCX_CPU1_MD_SY/864        endif
21-228-13:30:46.081 00 SCX_CPU1_MD_SY/865      enddo
21-228-13:30:46.081 00 SCX_CPU1_MD_SY/843      for i = 2 to 15 do
21-228-13:30:46.081 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:46.081 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:46.082 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:46.082 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:46.082 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:46.082 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:46.082 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:46.082 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:46.082 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:46.082 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:46.082 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:46.082 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:46.082 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:46.082 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:46.082 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:46.082 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:46.082 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:46.083 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:46.083 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:46.083 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:46.083 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:46.083 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:46.083 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:46.083 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:46.083 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:46.083 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:46.083 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:46.083 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:46.083 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:46.083 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:46.083 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:46.083 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:46.084 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:46.084 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:46.084 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:46.084 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:46.084 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:46.084 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:46.084 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:46.084 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:46.084 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:46.084 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:46.084 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:46.084 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:46.084 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:46.084 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:46.084 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:46.085 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:46.085 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:46.085 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:46.085 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:46.085 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:46.085 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:46.085 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:46.085 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:46.433 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:46.433 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:46.433 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:46.433 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:46.433 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:46.433 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:46.433 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:46.433 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:46.433 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:46.433 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:46.433 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:46.433 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:46.434 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:46.434 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:46.434 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:46.434 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:46.434 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:46.434 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:46.434 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:46.434 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:46.434 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:46.434 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:46.434 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:46.434 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:46.434 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:46.434 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:46.434 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:46.434 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:46.435 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:46.435 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:46.435 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:46.435 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:46.435 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:46.435 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:46.435 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:46.435 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:46.435 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:46.435 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:46.435 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:46.435 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:46.435 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:46.435 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:46.435 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:46.435 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:46.436 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:46.436 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:46.436 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:46.436 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:46.436 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:46.436 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:46.436 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:46.436 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:46.436 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:46.436 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:46.436 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:46.436 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:46.436 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:46.436 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:46.436 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:46.436 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:46.436 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:46.437 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:46.437 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:46.437 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:46.437 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:46.437 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:46.437 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:46.437 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:46.437 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:46.437 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:46.437 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:46.437 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:46.437 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:46.437 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:46.437 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:46.437 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:46.437 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:46.437 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:46.438 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:46.438 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:46.438 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:46.438 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:46.438 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:46.438 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:46.438 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:46.438 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:46.438 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:46.438 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:46.438 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:46.438 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:46.438 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:46.438 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:46.438 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:46.438 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:46.438 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:46.439 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:46.439 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:46.439 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:46.439 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:46.439 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:46.439 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:46.439 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:46.439 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:46.439 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:46.439 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:46.439 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:46.439 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:46.439 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:46.439 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:46.439 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:46.439 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:46.439 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:46.439 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:46.440 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:46.440 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:46.440 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:46.440 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:46.440 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:46.440 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:46.440 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:46.440 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:46.440 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:46.440 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:46.440 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:46.440 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:46.440 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:46.440 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:46.440 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:46.440 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:46.440 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:46.441 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:46.441 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:46.441 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:46.441 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:46.441 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:46.441 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:46.441 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:46.441 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:46.441 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:46.441 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:46.441 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:46.441 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:46.441 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:46.441 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:46.441 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:46.442 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:46.442 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:46.442 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:46.442 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:46.442 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:46.442 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:46.442 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:46.442 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:46.442 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:46.442 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:46.442 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:46.442 00 SCX_CPU1_MD_SY/861        if (dwelldata[i,31] <> 0) or (dwelldata[i,32] <> 0) or (dwelldata[i,33] <> 0) or (dwelldata[i,34] <> 0) then
21-228-13:30:46.442 00 SCX_CPU1_MD_SY/864        endif
21-228-13:30:46.442 00 SCX_CPU1_MD_SY/865      enddo
21-228-13:30:46.443 00 SCX_CPU1_MD_SY/843      for i = 2 to 15 do
21-228-13:30:46.443 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:46.443 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:46.443 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:46.443 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:46.443 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:46.443 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:46.443 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:46.443 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:46.443 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:46.443 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:46.443 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:46.443 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:46.443 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:46.443 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:46.443 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:46.444 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:46.444 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:46.444 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:46.444 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:46.444 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:46.444 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:46.444 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:46.444 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:46.444 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:46.444 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:46.444 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:46.444 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:46.444 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:46.444 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:46.444 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:46.444 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:46.444 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:46.445 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:46.445 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:46.445 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:46.445 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:46.445 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:46.445 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:46.445 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:46.445 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:46.445 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:46.445 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:46.445 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:46.445 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:46.445 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:46.445 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:46.445 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:46.445 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:46.445 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:46.445 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:46.446 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:46.446 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:46.446 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:46.446 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:46.446 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:46.446 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:46.446 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:46.446 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:46.446 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:46.446 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:46.446 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:46.446 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:46.446 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:46.446 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:46.447 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:46.447 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:46.447 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:46.447 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:46.447 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:46.447 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:46.447 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:46.447 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:46.447 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:46.447 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:46.447 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:46.447 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:46.447 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:46.448 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:46.448 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:46.448 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:46.448 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:46.448 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:46.448 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:46.448 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:46.448 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:46.448 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:46.789 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:46.789 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:46.789 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:46.789 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:46.789 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:46.789 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:46.789 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:46.789 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:46.789 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:46.790 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:46.790 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:46.790 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:46.790 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:46.790 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:46.790 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:46.790 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:46.790 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:46.790 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:46.790 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:46.790 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:46.790 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:46.790 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:46.790 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:46.791 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:46.791 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:46.791 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:46.791 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:46.791 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:46.791 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:46.791 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:46.791 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:46.791 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:46.791 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:46.791 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:46.791 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:46.791 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:46.791 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:46.791 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:46.791 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:46.791 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:46.792 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:46.792 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:46.792 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:46.792 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:46.792 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:46.792 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:46.792 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:46.792 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:46.792 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:46.792 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:46.792 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:46.792 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:46.792 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:46.792 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:46.792 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:46.792 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:46.793 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:46.793 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:46.793 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:46.793 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:46.793 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:46.793 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:46.793 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:46.793 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:46.793 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:46.793 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:46.793 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:46.793 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:46.793 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:46.793 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:46.793 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:46.794 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:46.794 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:46.794 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:46.794 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:46.794 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:46.794 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:46.794 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:46.794 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:46.794 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:46.794 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:46.794 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:46.794 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:46.794 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:46.794 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:46.794 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:46.795 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:46.795 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:46.795 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:46.795 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:46.795 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:46.795 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:46.795 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:46.795 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:46.795 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:46.795 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:46.795 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:46.795 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:46.795 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:46.795 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:46.795 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:46.795 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:46.795 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:46.795 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:46.796 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:46.796 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:46.796 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:46.796 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:46.796 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:46.796 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:46.796 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:46.796 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:46.796 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:46.796 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:46.796 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:46.796 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:46.796 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:46.796 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:46.797 00 SCX_CPU1_MD_SY/845          if (dwelldata[i-1,j] >= 252) then
21-228-13:30:46.797 00 SCX_CPU1_MD_SY/852          else
21-228-13:30:46.797 00 SCX_CPU1_MD_SY/853            if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:30:46.797 00 SCX_CPU1_MD_SY/858            endif
21-228-13:30:46.797 00 SCX_CPU1_MD_SY/859          endif
21-228-13:30:46.797 00 SCX_CPU1_MD_SY/860        enddo
21-228-13:30:46.797 00 SCX_CPU1_MD_SY/844        for j = 1 to 30 do
21-228-13:30:46.797 00 SCX_CPU1_MD_SY/861        if (dwelldata[i,31] <> 0) or (dwelldata[i,32] <> 0) or (dwelldata[i,33] <> 0) or (dwelldata[i,34] <> 0) then
21-228-13:30:46.797 00 SCX_CPU1_MD_SY/864        endif
21-228-13:30:46.797 00 SCX_CPU1_MD_SY/865      enddo
21-228-13:30:46.797 00 SCX_CPU1_MD_SY/843      for i = 2 to 15 do
21-228-13:30:46.797 00 SCX_CPU1_MD_SY/866      
21-228-13:30:46.797 00 SCX_CPU1_MD_SY/867      if (passed = 1) then
21-228-13:30:46.798 00 SCX_CPU1_MD_SY/868        write "<*> Passed (3000;3000.1;3001) - Data was as expected and received at the correct rate."
21-228-13:30:46.798 00     SPR-I:OPRO         <*> Passed (3000;3000.1;3001) - Data was as expected and received at the correct rate.
21-228-13:30:46.798 00 SCX_CPU1_MD_SY/869        ut_setrequirements MD_3000, "P"
21-228-13:30:46.799 00 SCX_CPU1_MD_SY/870        ut_setrequirements MD_3000_1, "P"
21-228-13:30:46.800 00 SCX_CPU1_MD_SY/871        ut_setrequirements MD_3001, "P"
21-228-13:30:46.800 00 SCX_CPU1_MD_SY/877      endif
21-228-13:30:46.801 00 SCX_CPU1_MD_SY/878      
21-228-13:30:46.801 00 SCX_CPU1_MD_SY/879      ; Check the sequence of the data. In this case every entry should be in
21-228-13:30:46.801 00 SCX_CPU1_MD_SY/880      ; sequence.
21-228-13:30:46.801 00 SCX_CPU1_MD_SY/881      
21-228-13:30:46.801 00 SCX_CPU1_MD_SY/882      passed = 1
21-228-13:30:46.801 00 SCX_CPU1_MD_SY/883      for i = 1 to 15 do
21-228-13:30:46.801 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:46.801 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:46.801 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:46.801 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:46.801 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:46.801 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:46.801 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:46.801 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:46.829 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:46.829 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:46.829 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:46.829 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:46.829 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:46.829 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:46.829 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:46.829 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:46.829 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:46.829 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:46.830 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:46.830 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:46.830 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:46.830 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:46.830 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:46.830 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:46.830 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:46.830 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:46.830 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:46.830 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:46.830 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:46.830 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:46.832 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:46.832 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:46.832 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:46.832 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:46.832 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:46.832 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:46.832 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:46.832 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:46.832 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:46.833 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:46.833 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:46.833 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:46.833 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:46.833 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:46.833 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:46.833 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:46.833 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:46.833 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:46.833 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:46.833 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:46.834 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:46.834 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:46.834 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:46.834 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:46.834 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:46.834 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:46.834 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:46.834 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:46.834 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:46.834 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:46.834 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:46.834 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:46.834 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:46.835 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:46.835 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:46.835 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:46.835 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:46.835 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:46.835 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:46.835 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:46.835 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:46.835 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:46.841 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:46.841 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:46.841 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:46.841 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:46.841 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:46.841 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:46.841 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:46.841 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:46.841 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:46.841 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:46.841 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:46.842 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:46.842 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:46.842 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:46.842 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:46.842 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:46.842 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:46.842 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:46.842 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:46.842 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:46.842 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:46.842 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:46.842 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:46.842 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:46.843 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:46.843 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:46.843 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:46.843 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:46.843 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:46.843 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:46.843 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:47.145 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:47.145 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:47.145 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:47.145 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:47.145 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:47.145 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:47.145 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:47.145 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:47.145 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:47.145 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:47.145 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:47.146 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:47.146 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:47.146 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:47.146 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:47.146 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:47.146 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:47.146 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:47.146 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:47.146 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:47.146 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:47.146 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:47.146 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:47.146 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:47.146 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:47.146 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:47.146 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:47.147 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:47.147 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:47.147 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:47.147 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:47.147 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:47.147 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:47.147 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:47.147 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:47.147 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:47.147 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:47.147 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:47.147 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:47.147 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:47.147 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:47.148 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:47.148 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:47.148 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:47.148 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:47.148 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:47.148 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:47.148 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:47.148 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:47.148 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:47.148 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:47.148 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:47.148 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:47.148 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:47.148 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:47.148 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:47.148 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:47.148 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:47.149 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:47.149 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:47.149 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:47.149 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:47.149 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:47.149 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:47.149 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:47.149 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:47.149 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:47.149 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:47.149 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:47.149 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:47.149 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:47.149 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:47.150 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:47.150 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:47.150 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:47.150 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:47.150 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:47.150 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:47.150 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:47.150 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:47.150 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:47.150 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:47.150 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:47.150 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:47.150 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:47.150 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:47.150 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:47.151 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:47.151 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:47.151 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:47.151 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:47.151 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:47.151 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:47.151 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:47.151 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:47.151 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:47.151 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:47.151 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:47.151 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:47.151 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:47.151 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:47.151 00 SCX_CPU1_MD_SY/901      enddo
21-228-13:30:47.152 00 SCX_CPU1_MD_SY/883      for i = 1 to 15 do
21-228-13:30:47.152 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:47.152 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:47.152 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:47.152 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:47.152 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:47.152 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:47.152 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:47.152 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:47.152 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:47.152 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:47.152 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:47.152 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:47.152 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:47.152 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:47.153 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:47.153 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:47.153 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:47.153 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:47.153 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:47.153 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:47.153 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:47.153 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:47.153 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:47.153 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:47.153 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:47.154 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:47.154 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:47.154 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:47.154 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:47.154 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:47.154 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:47.154 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:47.154 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:47.154 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:47.154 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:47.154 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:47.154 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:47.154 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:47.154 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:47.154 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:47.155 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:47.155 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:47.155 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:47.155 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:47.155 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:47.155 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:47.155 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:47.155 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:47.155 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:47.155 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:47.155 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:47.155 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:47.155 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:47.155 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:47.155 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:47.155 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:47.155 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:47.155 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:47.155 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:47.156 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:47.156 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:47.156 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:47.156 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:47.156 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:47.156 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:47.156 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:47.156 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:47.156 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:47.156 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:47.156 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:47.156 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:47.156 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:47.156 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:47.156 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:47.156 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:47.156 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:47.156 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:47.157 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:47.157 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:47.157 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:47.157 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:47.157 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:47.157 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:47.157 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:47.157 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:47.157 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:47.157 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:47.157 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:47.157 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:47.157 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:47.157 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:47.157 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:47.157 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:47.157 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:47.158 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:47.158 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:47.158 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:47.158 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:47.158 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:47.158 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:47.158 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:47.158 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:47.158 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:47.158 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:47.158 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:47.158 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:47.158 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:47.158 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:47.158 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:47.159 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:47.159 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:47.159 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:47.159 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:47.159 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:47.159 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:47.159 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:47.159 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:47.159 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:47.159 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:47.159 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:47.159 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:47.159 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:47.159 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:47.159 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:47.159 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:47.159 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:47.160 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:47.160 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:47.160 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:47.160 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:47.160 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:47.160 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:47.160 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:47.160 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:47.160 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:47.160 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:47.160 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:47.160 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:47.160 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:47.160 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:47.160 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:47.160 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:47.160 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:47.496 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:47.496 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:47.496 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:47.496 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:47.496 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:47.496 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:47.496 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:47.497 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:47.497 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:47.497 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:47.497 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:47.497 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:47.497 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:47.497 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:47.497 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:47.497 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:47.497 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:47.497 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:47.497 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:47.497 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:47.497 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:47.497 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:47.497 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:47.497 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:47.497 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:47.498 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:47.498 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:47.498 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:47.498 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:47.498 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:47.498 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:47.498 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:47.498 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:47.498 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:47.498 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:47.498 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:47.498 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:47.498 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:47.498 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:47.498 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:47.498 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:47.498 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:47.498 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:47.499 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:47.499 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:47.499 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:47.499 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:47.499 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:47.499 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:47.499 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:47.499 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:47.499 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:47.499 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:47.499 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:47.499 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:47.499 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:47.499 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:47.499 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:47.500 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:47.500 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:47.500 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:47.500 00 SCX_CPU1_MD_SY/901      enddo
21-228-13:30:47.500 00 SCX_CPU1_MD_SY/883      for i = 1 to 15 do
21-228-13:30:47.500 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:47.500 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:47.500 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:47.500 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:47.500 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:47.500 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:47.500 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:47.500 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:47.500 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:47.500 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:47.500 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:47.500 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:47.501 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:47.501 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:47.501 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:47.501 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:47.501 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:47.501 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:47.501 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:47.501 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:47.501 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:47.501 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:47.501 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:47.501 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:47.501 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:47.501 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:47.501 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:47.501 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:47.501 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:47.502 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:47.502 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:47.502 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:47.502 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:47.502 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:47.502 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:47.502 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:47.502 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:47.502 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:47.502 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:47.502 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:47.502 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:47.502 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:47.502 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:47.502 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:47.502 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:47.502 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:47.502 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:47.502 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:47.503 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:47.503 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:47.503 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:47.503 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:47.503 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:47.503 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:47.503 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:47.503 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:47.503 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:47.503 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:47.503 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:47.503 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:47.503 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:47.503 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:47.503 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:47.503 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:47.503 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:47.503 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:47.504 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:47.504 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:47.504 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:47.504 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:47.504 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:47.504 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:47.504 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:47.504 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:47.504 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:47.504 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:47.504 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:47.504 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:47.504 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:47.504 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:47.504 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:47.505 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:47.505 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:47.505 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:47.505 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:47.505 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:47.505 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:47.505 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:47.505 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:47.505 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:47.505 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:47.505 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:47.505 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:47.505 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:47.505 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:47.505 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:47.505 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:47.505 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:47.506 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:47.506 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:47.506 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:47.506 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:47.506 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:47.506 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:47.506 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:47.506 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:47.506 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:47.506 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:47.506 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:47.506 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:47.506 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:47.506 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:47.506 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:47.507 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:47.507 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:47.507 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:47.507 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:47.507 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:47.507 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:47.507 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:47.507 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:47.507 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:47.507 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:47.507 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:47.507 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:47.507 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:47.507 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:47.507 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:47.507 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:47.507 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:47.508 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:47.508 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:47.508 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:47.508 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:47.508 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:47.508 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:47.508 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:47.508 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:47.508 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:47.508 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:47.508 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:47.508 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:47.508 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:47.508 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:47.508 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:47.508 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:47.509 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:47.509 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:47.509 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:47.509 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:47.509 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:47.509 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:47.509 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:47.509 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:47.509 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:47.509 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:47.509 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:47.509 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:47.509 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:47.509 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:47.509 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:47.510 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:47.510 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:47.510 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:47.510 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:47.510 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:47.510 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:47.510 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:47.510 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:47.510 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:47.510 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:47.510 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:47.510 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:47.510 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:47.510 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:47.510 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:47.510 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:47.510 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:47.510 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:47.511 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:47.511 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:47.511 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:47.511 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:47.511 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:47.511 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:47.511 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:47.511 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:47.511 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:47.511 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:47.867 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:47.868 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:47.868 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:47.868 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:47.868 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:47.868 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:47.868 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:47.868 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:47.868 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:47.868 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:47.868 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:47.868 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:47.868 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:47.868 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:47.869 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:47.869 00 SCX_CPU1_MD_SY/901      enddo
21-228-13:30:47.869 00 SCX_CPU1_MD_SY/883      for i = 1 to 15 do
21-228-13:30:47.869 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:47.869 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:47.869 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:47.869 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:47.869 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:47.869 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:47.869 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:47.869 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:47.869 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:47.869 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:47.869 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:47.869 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:47.869 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:47.870 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:47.870 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:47.870 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:47.870 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:47.870 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:47.870 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:47.870 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:47.870 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:47.870 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:47.870 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:47.870 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:47.870 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:47.870 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:47.870 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:47.870 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:47.870 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:47.871 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:47.871 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:47.871 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:47.871 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:47.871 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:47.871 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:47.871 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:47.871 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:47.871 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:47.871 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:47.871 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:47.871 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:47.871 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:47.872 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:47.872 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:47.872 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:47.872 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:47.872 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:47.872 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:47.872 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:47.872 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:47.872 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:47.872 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:47.872 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:47.872 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:47.872 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:47.872 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:47.872 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:47.873 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:47.873 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:47.873 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:47.873 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:47.873 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:47.873 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:47.873 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:47.873 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:47.873 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:47.873 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:47.873 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:47.873 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:47.873 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:47.873 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:47.873 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:47.873 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:47.873 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:47.874 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:47.874 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:47.874 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:47.874 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:47.874 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:47.874 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:47.874 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:47.874 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:47.874 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:47.874 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:47.874 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:47.874 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:47.874 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:47.874 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:47.874 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:47.874 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:47.874 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:47.874 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:47.875 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:47.875 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:47.875 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:47.875 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:47.875 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:47.875 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:47.875 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:47.875 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:47.875 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:47.875 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:47.875 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:47.875 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:47.875 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:47.875 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:47.875 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:47.875 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:47.875 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:47.876 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:47.876 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:47.876 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:47.876 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:47.876 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:47.876 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:47.876 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:47.876 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:47.876 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:47.876 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:47.876 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:47.876 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:47.876 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:47.876 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:47.877 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:47.877 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:47.877 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:47.877 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:47.877 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:47.877 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:47.877 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:47.877 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:47.877 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:47.877 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:47.877 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:47.877 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:47.877 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:47.877 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:47.877 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:47.878 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:47.878 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:47.878 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:47.878 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:47.878 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:47.878 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:47.878 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:47.878 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:47.878 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:47.878 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:47.878 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:47.878 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:47.878 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:47.878 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:47.878 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:47.878 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:47.878 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:47.879 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:47.879 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:47.879 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:47.879 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:47.879 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:47.879 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:47.879 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:47.879 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:47.879 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:47.879 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:47.879 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:47.879 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:47.879 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:47.879 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:47.879 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:47.879 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:47.879 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:47.880 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:47.880 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:47.880 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:47.880 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:47.880 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:47.880 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:47.880 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:47.880 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:47.880 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:47.880 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:47.880 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:47.880 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:47.880 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:47.880 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:47.880 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:47.880 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:47.880 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:47.880 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:47.881 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:47.881 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:47.881 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:47.881 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:47.881 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:47.881 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:47.881 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:47.881 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:47.881 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:47.881 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:47.881 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:47.881 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:47.881 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:47.882 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:47.882 00 SCX_CPU1_MD_SY/901      enddo
21-228-13:30:47.882 00 SCX_CPU1_MD_SY/883      for i = 1 to 15 do
21-228-13:30:47.882 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:47.882 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:47.882 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:47.882 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:47.882 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:47.882 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:47.882 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:47.882 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:47.883 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:47.883 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:47.883 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:47.883 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:47.883 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:47.883 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:47.883 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:47.883 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:47.883 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:47.883 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:47.883 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:47.883 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:47.883 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:47.884 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:47.884 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:47.884 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:47.884 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:47.884 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:47.884 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:47.884 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:48.232 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:48.232 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:48.232 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:48.232 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:48.233 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:48.233 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:48.233 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:48.233 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:48.233 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:48.233 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:48.233 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:48.233 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:48.233 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:48.233 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:48.233 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:48.233 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:48.233 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:48.234 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:48.234 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:48.234 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:48.234 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:48.234 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:48.234 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:48.234 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:48.234 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:48.234 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:48.234 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:48.234 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:48.234 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:48.234 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:48.234 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:48.234 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:48.234 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:48.234 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:48.234 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:48.235 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:48.235 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:48.235 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:48.235 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:48.235 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:48.235 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:48.235 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:48.235 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:48.235 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:48.235 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:48.235 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:48.235 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:48.235 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:48.235 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:48.236 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:48.236 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:48.236 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:48.236 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:48.236 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:48.236 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:48.236 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:48.236 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:48.236 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:48.236 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:48.236 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:48.236 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:48.236 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:48.236 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:48.236 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:48.236 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:48.236 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:48.236 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:48.237 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:48.237 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:48.237 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:48.237 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:48.237 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:48.237 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:48.237 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:48.237 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:48.237 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:48.237 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:48.237 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:48.237 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:48.237 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:48.237 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:48.237 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:48.237 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:48.237 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:48.237 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:48.238 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:48.238 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:48.238 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:48.238 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:48.238 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:48.238 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:48.238 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:48.238 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:48.238 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:48.238 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:48.238 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:48.238 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:48.238 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:48.238 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:48.238 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:48.238 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:48.238 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:48.239 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:48.239 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:48.239 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:48.239 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:48.239 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:48.239 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:48.239 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:48.239 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:48.239 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:48.239 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:48.239 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:48.239 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:48.239 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:48.239 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:48.239 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:48.239 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:48.239 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:48.239 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:48.240 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:48.240 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:48.240 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:48.240 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:48.240 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:48.240 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:48.240 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:48.240 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:48.240 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:48.240 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:48.240 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:48.240 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:48.240 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:48.240 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:48.241 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:48.241 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:48.241 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:48.241 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:48.241 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:48.241 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:48.241 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:48.241 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:48.241 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:48.241 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:48.241 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:48.241 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:48.241 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:48.241 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:48.242 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:48.242 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:48.242 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:48.242 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:48.242 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:48.242 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:48.242 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:48.242 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:48.242 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:48.242 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:48.242 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:48.242 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:48.242 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:48.242 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:48.242 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:48.243 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:48.243 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:48.243 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:48.243 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:48.243 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:48.243 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:48.243 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:48.243 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:48.243 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:48.243 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:48.243 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:48.243 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:48.243 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:48.243 00 SCX_CPU1_MD_SY/901      enddo
21-228-13:30:48.244 00 SCX_CPU1_MD_SY/883      for i = 1 to 15 do
21-228-13:30:48.244 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:48.244 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:48.244 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:48.244 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:48.244 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:48.244 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:48.244 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:48.244 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:48.244 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:48.244 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:48.244 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:48.244 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:48.245 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:48.245 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:48.245 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:48.245 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:48.245 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:48.245 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:48.245 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:48.245 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:48.245 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:48.245 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:48.245 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:48.245 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:48.245 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:48.245 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:48.245 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:48.246 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:48.246 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:48.246 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:48.246 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:48.246 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:48.246 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:48.246 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:48.246 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:48.246 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:48.246 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:48.246 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:48.246 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:48.246 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:48.246 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:48.246 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:48.247 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:48.247 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:48.247 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:48.247 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:48.247 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:48.247 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:48.247 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:48.247 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:48.247 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:48.247 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:48.247 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:48.247 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:48.247 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:48.247 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:48.247 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:48.247 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:48.247 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:48.247 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:48.248 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:48.248 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:48.248 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:48.248 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:48.248 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:48.248 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:48.248 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:48.248 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:48.248 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:48.248 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:48.248 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:48.248 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:48.248 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:48.248 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:48.601 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:48.601 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:48.601 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:48.601 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:48.601 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:48.601 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:48.601 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:48.601 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:48.601 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:48.601 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:48.601 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:48.601 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:48.601 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:48.601 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:48.601 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:48.601 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:48.601 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:48.602 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:48.602 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:48.602 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:48.602 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:48.602 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:48.602 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:48.602 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:48.602 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:48.602 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:48.602 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:48.602 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:48.602 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:48.602 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:48.602 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:48.603 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:48.603 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:48.603 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:48.603 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:48.603 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:48.603 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:48.603 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:48.603 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:48.603 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:48.603 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:48.603 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:48.603 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:48.603 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:48.603 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:48.603 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:48.604 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:48.604 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:48.604 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:48.604 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:48.604 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:48.604 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:48.604 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:48.604 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:48.604 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:48.604 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:48.604 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:48.604 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:48.604 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:48.604 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:48.604 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:48.605 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:48.605 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:48.605 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:48.605 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:48.605 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:48.605 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:48.605 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:48.605 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:48.605 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:48.605 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:48.605 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:48.605 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:48.605 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:48.605 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:48.605 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:48.605 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:48.606 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:48.606 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:48.606 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:48.606 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:48.606 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:48.606 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:48.606 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:48.606 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:48.606 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:48.606 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:48.606 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:48.606 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:48.608 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:48.608 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:48.608 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:48.608 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:48.608 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:48.608 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:48.608 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:48.608 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:48.608 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:48.608 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:48.608 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:48.608 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:48.609 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:48.609 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:48.609 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:48.609 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:48.609 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:48.609 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:48.609 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:48.609 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:48.609 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:48.609 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:48.609 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:48.609 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:48.609 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:48.609 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:48.609 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:48.610 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:48.610 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:48.610 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:48.610 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:48.610 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:48.610 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:48.610 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:48.610 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:48.610 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:48.610 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:48.610 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:48.610 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:48.610 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:48.610 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:48.610 00 SCX_CPU1_MD_SY/901      enddo
21-228-13:30:48.611 00 SCX_CPU1_MD_SY/883      for i = 1 to 15 do
21-228-13:30:48.611 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:48.611 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:48.611 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:48.611 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:48.611 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:48.611 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:48.611 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:48.611 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:48.611 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:48.611 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:48.611 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:48.611 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:48.611 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:48.611 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:48.611 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:48.611 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:48.612 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:48.612 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:48.612 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:48.612 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:48.612 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:48.612 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:48.612 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:48.612 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:48.612 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:48.612 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:48.612 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:48.612 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:48.612 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:48.612 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:48.612 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:48.612 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:48.612 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:48.612 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:48.612 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:48.613 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:48.613 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:48.613 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:48.613 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:48.613 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:48.613 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:48.613 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:48.614 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:48.614 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:48.614 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:48.614 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:48.614 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:48.614 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:48.614 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:48.614 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:48.614 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:48.614 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:48.614 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:48.614 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:48.614 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:48.614 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:48.615 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:48.615 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:48.615 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:48.615 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:48.615 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:48.615 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:48.615 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:48.615 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:48.615 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:48.615 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:48.615 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:48.615 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:48.615 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:48.615 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:48.615 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:48.616 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:48.616 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:48.616 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:48.616 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:48.616 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:48.616 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:48.616 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:48.616 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:48.616 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:48.616 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:48.616 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:48.616 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:48.616 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:48.616 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:48.616 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:48.616 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:48.616 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:48.617 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:48.617 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:48.617 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:48.617 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:48.617 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:48.617 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:48.617 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:48.617 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:48.617 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:48.617 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:48.617 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:48.617 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:48.617 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:48.617 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:48.618 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:48.618 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:48.618 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:48.618 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:48.618 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:48.618 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:48.618 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:48.618 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:48.618 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:48.618 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:48.618 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:48.618 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:48.618 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:48.618 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:48.618 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:48.618 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:48.618 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:48.619 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:48.619 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:48.971 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:48.971 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:48.971 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:48.972 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:48.972 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:48.972 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:48.972 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:48.972 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:48.972 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:48.972 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:48.972 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:48.972 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:48.972 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:48.972 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:48.972 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:48.972 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:48.972 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:48.972 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:48.972 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:48.973 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:48.973 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:48.973 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:48.973 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:48.973 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:48.973 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:48.973 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:48.973 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:48.973 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:48.973 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:48.973 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:48.973 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:48.973 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:48.973 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:48.974 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:48.974 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:48.974 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:48.974 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:48.974 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:48.974 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:48.974 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:48.974 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:48.974 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:48.974 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:48.974 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:48.974 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:48.974 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:48.974 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:48.974 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:48.974 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:48.974 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:48.974 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:48.975 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:48.975 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:48.975 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:48.975 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:48.975 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:48.975 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:48.975 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:48.975 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:48.975 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:48.975 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:48.975 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:48.975 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:48.975 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:48.975 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:48.976 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:48.976 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:48.976 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:48.976 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:48.976 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:48.976 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:48.976 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:48.976 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:48.976 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:48.976 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:48.976 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:48.976 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:48.976 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:48.976 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:48.977 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:48.977 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:48.977 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:48.977 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:48.977 00 SCX_CPU1_MD_SY/901      enddo
21-228-13:30:48.977 00 SCX_CPU1_MD_SY/883      for i = 1 to 15 do
21-228-13:30:48.977 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:48.977 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:48.977 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:48.977 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:48.977 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:48.977 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:48.977 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:48.977 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:48.977 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:48.977 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:48.977 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:48.978 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:48.978 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:48.978 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:48.978 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:48.978 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:48.978 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:48.978 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:48.978 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:48.978 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:48.978 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:48.978 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:48.978 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:48.978 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:48.978 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:48.978 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:48.978 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:48.979 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:48.979 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:48.979 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:48.979 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:48.979 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:48.979 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:48.979 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:48.979 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:48.979 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:48.979 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:48.979 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:48.979 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:48.979 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:48.979 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:48.979 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:48.980 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:48.980 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:48.980 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:48.980 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:48.980 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:48.980 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:48.980 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:48.980 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:48.980 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:48.980 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:48.980 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:48.980 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:48.980 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:48.980 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:48.981 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:48.981 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:48.981 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:48.981 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:48.981 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:48.981 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:48.981 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:48.981 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:48.981 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:48.981 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:48.981 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:48.981 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:48.981 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:48.981 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:48.982 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:48.982 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:48.982 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:48.982 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:48.982 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:48.982 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:48.982 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:48.982 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:48.982 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:48.982 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:48.982 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:48.982 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:48.982 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:48.982 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:48.982 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:48.983 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:48.983 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:48.983 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:48.983 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:48.983 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:48.983 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:48.983 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:48.983 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:48.983 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:48.983 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:48.983 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:48.983 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:48.983 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:48.983 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:48.984 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:48.984 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:48.984 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:48.984 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:48.984 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:48.984 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:48.984 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:48.984 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:48.984 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:48.984 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:48.984 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:48.984 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:48.984 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:48.984 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:48.984 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:48.984 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:48.984 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:48.985 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:48.985 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:48.985 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:48.985 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:48.985 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:48.985 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:48.985 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:48.985 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:48.985 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:48.985 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:48.985 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:48.985 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:48.985 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:48.985 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:48.985 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:48.985 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:48.985 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:48.986 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:48.986 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:48.986 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:48.986 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:48.986 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:48.986 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:48.986 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:48.986 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:48.986 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:48.986 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:48.986 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:48.986 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:48.986 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:48.986 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:48.986 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:48.986 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:48.987 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:48.987 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:48.987 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:48.987 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:48.987 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:48.987 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:48.987 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:48.988 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:48.988 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:48.988 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:48.988 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:48.988 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:48.989 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:48.989 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:48.989 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:48.989 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:48.989 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:49.342 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:49.342 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:49.342 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:49.342 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:49.342 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:49.342 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:49.342 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:49.342 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:49.342 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:49.342 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:49.342 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:49.343 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:49.343 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:49.343 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:49.343 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:49.343 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:49.343 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:49.343 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:49.343 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:49.343 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:49.343 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:49.343 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:49.343 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:49.343 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:49.343 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:49.343 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:49.343 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:49.343 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:49.343 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:49.343 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:49.344 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:49.344 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:49.344 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:49.344 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:49.344 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:49.344 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:49.344 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:49.344 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:49.344 00 SCX_CPU1_MD_SY/901      enddo
21-228-13:30:49.344 00 SCX_CPU1_MD_SY/883      for i = 1 to 15 do
21-228-13:30:49.344 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:49.344 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:49.344 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:49.344 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:49.344 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:49.345 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:49.345 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:49.345 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:49.345 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:49.345 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:49.345 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:49.345 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:49.345 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:49.345 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:49.345 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:49.345 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:49.345 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:49.345 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:49.345 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:49.345 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:49.346 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:49.346 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:49.346 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:49.346 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:49.346 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:49.346 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:49.346 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:49.346 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:49.346 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:49.346 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:49.346 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:49.346 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:49.346 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:49.346 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:49.347 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:49.347 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:49.347 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:49.347 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:49.347 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:49.347 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:49.347 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:49.347 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:49.347 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:49.347 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:49.347 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:49.347 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:49.347 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:49.347 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:49.347 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:49.347 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:49.348 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:49.348 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:49.348 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:49.348 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:49.348 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:49.348 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:49.348 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:49.348 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:49.348 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:49.348 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:49.348 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:49.348 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:49.348 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:49.348 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:49.348 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:49.348 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:49.348 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:49.349 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:49.349 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:49.349 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:49.349 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:49.349 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:49.349 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:49.349 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:49.349 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:49.349 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:49.349 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:49.349 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:49.349 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:49.349 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:49.349 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:49.350 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:49.350 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:49.350 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:49.350 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:49.350 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:49.350 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:49.350 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:49.350 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:49.350 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:49.350 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:49.350 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:49.350 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:49.351 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:49.351 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:49.351 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:49.351 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:49.351 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:49.351 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:49.351 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:49.351 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:49.351 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:49.351 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:49.351 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:49.351 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:49.351 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:49.351 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:49.351 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:49.351 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:49.352 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:49.352 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:49.352 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:49.352 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:49.352 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:49.352 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:49.352 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:49.352 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:49.352 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:49.352 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:49.352 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:49.352 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:49.352 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:49.352 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:49.352 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:49.352 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:49.352 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:49.352 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:49.353 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:49.353 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:49.353 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:49.353 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:49.353 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:49.353 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:49.353 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:49.353 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:49.353 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:49.353 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:49.353 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:49.353 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:49.353 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:49.353 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:49.353 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:49.353 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:49.353 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:49.354 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:49.354 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:49.354 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:49.354 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:49.354 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:49.354 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:49.354 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:49.354 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:49.354 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:49.354 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:49.354 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:49.354 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:49.354 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:49.354 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:49.354 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:49.355 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:49.355 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:49.355 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:49.355 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:49.355 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:49.355 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:49.355 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:49.355 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:49.355 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:49.355 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:49.355 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:49.355 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:49.355 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:49.355 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:49.355 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:49.355 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:49.356 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:49.356 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:49.356 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:49.356 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:49.356 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:49.356 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:49.356 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:49.356 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:49.356 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:49.356 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:49.356 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:49.356 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:49.356 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:49.356 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:49.356 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:49.357 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:49.357 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:49.357 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:49.357 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:49.357 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:49.357 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:49.357 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:49.357 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:49.357 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:49.357 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:49.357 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:49.357 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:49.357 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:49.357 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:49.358 00 SCX_CPU1_MD_SY/901      enddo
21-228-13:30:49.358 00 SCX_CPU1_MD_SY/883      for i = 1 to 15 do
21-228-13:30:49.358 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:49.358 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:49.358 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:49.358 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:49.358 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:49.358 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:49.731 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:49.731 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:49.731 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:49.731 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:49.731 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:49.731 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:49.731 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:49.731 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:49.731 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:49.731 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:49.731 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:49.731 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:49.732 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:49.732 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:49.732 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:49.732 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:49.732 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:49.732 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:49.732 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:49.732 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:49.732 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:49.732 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:49.732 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:49.732 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:49.732 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:49.732 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:49.732 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:49.732 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:49.732 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:49.733 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:49.733 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:49.733 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:49.733 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:49.733 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:49.733 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:49.733 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:49.733 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:49.733 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:49.733 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:49.733 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:49.733 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:49.733 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:49.733 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:49.733 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:49.734 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:49.734 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:49.734 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:49.734 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:49.734 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:49.734 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:49.734 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:49.734 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:49.734 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:49.734 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:49.734 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:49.734 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:49.734 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:49.735 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:49.735 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:49.735 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:49.735 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:49.735 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:49.735 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:49.735 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:49.735 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:49.735 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:49.735 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:49.735 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:49.735 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:49.735 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:49.735 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:49.736 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:49.736 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:49.736 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:49.736 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:49.736 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:49.736 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:49.736 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:49.736 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:49.736 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:49.736 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:49.736 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:49.736 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:49.736 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:49.736 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:49.736 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:49.736 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:49.736 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:49.736 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:49.737 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:49.737 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:49.737 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:49.737 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:49.737 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:49.737 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:49.737 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:49.737 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:49.737 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:49.737 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:49.737 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:49.737 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:49.738 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:49.738 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:49.738 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:49.738 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:49.738 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:49.738 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:49.738 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:49.738 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:49.738 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:49.738 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:49.738 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:49.738 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:49.738 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:49.738 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:49.738 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:49.738 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:49.738 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:49.738 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:49.738 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:49.739 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:49.739 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:49.739 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:49.739 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:49.739 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:49.739 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:49.739 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:49.739 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:49.739 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:49.739 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:49.739 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:49.739 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:49.739 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:49.739 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:49.739 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:49.739 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:49.740 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:49.740 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:49.740 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:49.740 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:49.740 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:49.740 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:49.740 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:49.740 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:49.740 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:49.740 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:49.740 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:49.740 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:49.740 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:49.740 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:49.740 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:49.740 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:49.740 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:49.740 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:49.740 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:49.741 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:49.741 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:49.741 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:49.741 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:49.741 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:49.741 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:49.741 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:49.741 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:49.741 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:49.741 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:49.741 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:49.741 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:49.741 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:49.742 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:49.742 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:49.742 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:49.742 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:49.742 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:49.742 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:49.742 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:49.742 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:49.742 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:49.742 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:49.742 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:49.742 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:49.742 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:49.742 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:49.742 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:49.743 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:49.743 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:49.743 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:49.743 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:49.743 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:49.743 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:49.743 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:49.743 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:49.743 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:49.743 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:49.743 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:49.743 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:49.743 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:49.743 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:49.743 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:49.744 00 SCX_CPU1_MD_SY/901      enddo
21-228-13:30:49.744 00 SCX_CPU1_MD_SY/883      for i = 1 to 15 do
21-228-13:30:49.744 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:49.744 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:49.744 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:49.744 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:49.744 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:49.744 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:49.744 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:49.744 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:49.744 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:49.744 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:49.744 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:49.744 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:49.744 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:49.744 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:49.745 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:49.745 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:49.745 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:49.745 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:49.745 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:49.745 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:49.745 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:49.745 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:49.745 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:49.745 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:49.745 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:49.745 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:49.745 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:49.745 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:49.745 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:49.745 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:49.746 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:49.746 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:49.746 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:49.746 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:49.746 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:49.746 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:49.746 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:49.746 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:49.746 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:49.746 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:49.746 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:49.746 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:49.746 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:49.746 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:49.746 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:49.746 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:49.747 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:49.747 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:49.747 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:49.747 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:49.747 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:49.747 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:50.089 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:50.089 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:50.089 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:50.089 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:50.089 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:50.089 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:50.089 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:50.089 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:50.089 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:50.089 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:50.089 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:50.089 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:50.089 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:50.090 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:50.090 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:50.090 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:50.090 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:50.090 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:50.090 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:50.090 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:50.090 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:50.090 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:50.090 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:50.090 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:50.090 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:50.090 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:50.090 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:50.090 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:50.090 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:50.090 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:50.090 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:50.091 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:50.091 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:50.091 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:50.091 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:50.091 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:50.091 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:50.091 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:50.091 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:50.091 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:50.091 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:50.091 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:50.091 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:50.091 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:50.091 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:50.091 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:50.091 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:50.091 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:50.092 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:50.092 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:50.092 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:50.092 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:50.092 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:50.092 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:50.092 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:50.092 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:50.092 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:50.092 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:50.092 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:50.092 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:50.092 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:50.092 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:50.092 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:50.092 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:50.092 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:50.092 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:50.092 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:50.093 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:50.093 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:50.093 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:50.093 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:50.093 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:50.093 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:50.093 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:50.093 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:50.093 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:50.093 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:50.093 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:50.093 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:50.093 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:50.093 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:50.093 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:50.094 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:50.094 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:50.094 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:50.094 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:50.094 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:50.094 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:50.094 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:50.094 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:50.094 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:50.094 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:50.094 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:50.094 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:50.094 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:50.094 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:50.094 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:50.094 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:50.094 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:50.095 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:50.095 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:50.095 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:50.095 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:50.095 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:50.095 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:50.095 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:50.095 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:50.095 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:50.095 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:50.095 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:50.095 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:50.095 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:50.095 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:50.095 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:50.095 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:50.095 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:50.096 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:50.096 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:50.096 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:50.096 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:50.096 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:50.096 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:50.096 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:50.096 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:50.096 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:50.096 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:50.096 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:50.097 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:50.097 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:50.097 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:50.097 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:50.097 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:50.097 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:50.097 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:50.097 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:50.097 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:50.097 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:50.097 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:50.097 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:50.098 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:50.098 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:50.098 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:50.098 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:50.098 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:50.098 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:50.098 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:50.098 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:50.098 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:50.098 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:50.098 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:50.098 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:50.098 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:50.098 00 SCX_CPU1_MD_SY/901      enddo
21-228-13:30:50.098 00 SCX_CPU1_MD_SY/883      for i = 1 to 15 do
21-228-13:30:50.099 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:50.099 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:50.099 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:50.099 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:50.099 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:50.099 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:50.099 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:50.099 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:50.099 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:50.099 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:50.099 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:50.099 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:50.099 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:50.099 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:50.099 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:50.099 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:50.099 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:50.100 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:50.100 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:50.100 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:50.100 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:50.100 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:50.100 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:50.100 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:50.100 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:50.100 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:50.100 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:50.100 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:50.100 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:50.100 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:50.100 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:50.100 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:50.100 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:50.100 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:50.100 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:50.101 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:50.101 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:50.101 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:50.101 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:50.101 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:50.101 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:50.101 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:50.101 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:50.101 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:50.101 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:50.101 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:50.102 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:50.102 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:50.102 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:50.102 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:50.102 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:50.102 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:50.102 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:50.102 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:50.102 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:50.102 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:50.102 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:50.102 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:50.102 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:50.102 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:50.102 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:50.102 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:50.102 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:50.103 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:50.103 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:50.103 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:50.103 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:50.103 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:50.103 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:50.103 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:50.103 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:50.103 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:50.103 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:50.103 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:50.103 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:50.103 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:50.103 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:50.103 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:50.103 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:50.103 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:50.103 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:50.104 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:50.104 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:50.104 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:50.104 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:50.104 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:50.104 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:50.104 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:50.104 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:50.104 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:50.104 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:50.104 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:50.104 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:50.104 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:50.104 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:50.104 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:50.104 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:50.439 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:50.439 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:50.439 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:50.439 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:50.439 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:50.439 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:50.439 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:50.439 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:50.439 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:50.439 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:50.439 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:50.439 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:50.439 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:50.439 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:50.439 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:50.440 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:50.440 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:50.440 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:50.440 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:50.440 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:50.440 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:50.440 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:50.440 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:50.440 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:50.440 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:50.440 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:50.440 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:50.440 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:50.440 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:50.440 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:50.440 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:50.441 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:50.441 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:50.441 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:50.441 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:50.441 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:50.441 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:50.441 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:50.441 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:50.441 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:50.441 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:50.441 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:50.441 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:50.441 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:50.441 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:50.441 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:50.441 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:50.442 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:50.442 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:50.442 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:50.442 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:50.442 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:50.442 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:50.442 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:50.442 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:50.442 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:50.442 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:50.442 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:50.442 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:50.442 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:50.442 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:50.442 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:50.442 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:50.442 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:50.443 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:50.443 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:50.443 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:50.443 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:50.443 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:50.443 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:50.443 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:50.443 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:50.443 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:50.443 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:50.443 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:50.443 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:50.443 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:50.443 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:50.443 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:50.443 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:50.443 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:50.443 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:50.444 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:50.444 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:50.444 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:50.444 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:50.444 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:50.444 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:50.444 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:50.444 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:50.444 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:50.444 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:50.444 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:50.444 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:50.445 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:50.445 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:50.445 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:50.445 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:50.445 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:50.445 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:50.445 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:50.445 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:50.445 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:50.445 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:50.445 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:50.445 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:50.445 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:50.445 00 SCX_CPU1_MD_SY/901      enddo
21-228-13:30:50.445 00 SCX_CPU1_MD_SY/883      for i = 1 to 15 do
21-228-13:30:50.446 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:50.446 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:50.446 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:50.446 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:50.446 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:50.446 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:50.446 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:50.446 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:50.446 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:50.446 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:50.446 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:50.446 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:50.446 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:50.446 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:50.446 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:50.446 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:50.446 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:50.446 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:50.447 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:50.447 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:50.447 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:50.447 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:50.447 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:50.447 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:50.447 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:50.447 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:50.447 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:50.447 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:50.447 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:50.447 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:50.447 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:50.447 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:50.447 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:50.447 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:50.447 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:50.447 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:50.447 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:50.448 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:50.448 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:50.448 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:50.448 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:50.448 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:50.448 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:50.448 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:50.448 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:50.448 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:50.448 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:50.448 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:50.448 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:50.448 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:50.448 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:50.448 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:50.448 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:50.448 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:50.448 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:50.448 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:50.448 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:50.449 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:50.449 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:50.449 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:50.449 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:50.449 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:50.449 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:50.449 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:50.449 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:50.449 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:50.449 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:50.449 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:50.449 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:50.449 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:50.449 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:50.449 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:50.449 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:50.449 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:50.449 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:50.450 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:50.450 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:50.450 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:50.450 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:50.450 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:50.450 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:50.450 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:50.450 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:50.450 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:50.450 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:50.450 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:50.450 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:50.450 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:50.450 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:50.450 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:50.450 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:50.450 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:50.450 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:50.450 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:50.450 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:50.451 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:50.451 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:50.451 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:50.451 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:50.451 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:50.451 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:50.451 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:50.451 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:50.451 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:50.451 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:50.451 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:50.451 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:50.451 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:50.451 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:50.451 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:50.451 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:50.451 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:50.451 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:50.452 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:50.452 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:50.452 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:50.452 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:50.452 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:50.452 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:50.452 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:50.452 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:50.452 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:50.452 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:50.452 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:50.452 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:50.452 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:50.452 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:50.452 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:50.452 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:50.452 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:50.452 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:50.452 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:50.452 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:50.453 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:50.453 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:50.453 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:50.453 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:50.453 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:50.453 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:50.453 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:50.453 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:50.453 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:50.453 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:50.795 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:50.796 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:50.796 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:50.796 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:50.797 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:50.797 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:50.797 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:50.797 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:50.797 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:50.797 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:50.797 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:50.797 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:50.797 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:50.797 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:50.797 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:50.797 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:50.797 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:50.797 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:50.798 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:50.798 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:50.798 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:50.798 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:50.798 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:50.798 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:50.798 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:50.798 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:50.798 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:50.798 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:50.798 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:50.798 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:50.798 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:50.798 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:50.799 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:50.799 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:50.799 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:50.799 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:50.799 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:50.799 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:50.799 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:50.799 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:50.799 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:50.799 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:50.799 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:50.799 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:50.799 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:50.799 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:50.800 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:50.800 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:50.800 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:50.800 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:50.800 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:50.800 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:50.800 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:50.800 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:50.800 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:50.800 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:50.800 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:50.800 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:50.800 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:50.800 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:50.800 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:50.801 00 SCX_CPU1_MD_SY/901      enddo
21-228-13:30:50.801 00 SCX_CPU1_MD_SY/883      for i = 1 to 15 do
21-228-13:30:50.801 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:50.801 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:50.801 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:50.801 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:50.801 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:50.801 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:50.801 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:50.801 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:50.801 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:50.801 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:50.801 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:50.801 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:50.801 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:50.802 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:50.802 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:50.802 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:50.802 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:50.802 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:50.802 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:50.802 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:50.802 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:50.802 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:50.802 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:50.802 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:50.802 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:50.802 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:50.802 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:50.802 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:50.803 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:50.803 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:50.803 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:50.803 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:50.803 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:50.803 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:50.803 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:50.803 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:50.803 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:50.803 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:50.803 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:50.803 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:50.804 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:50.804 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:50.804 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:50.804 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:50.804 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:50.804 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:50.804 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:50.804 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:50.804 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:50.804 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:50.804 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:50.804 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:50.804 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:50.804 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:50.804 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:50.804 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:50.805 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:50.805 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:50.805 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:50.805 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:50.805 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:50.805 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:50.805 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:50.805 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:50.805 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:50.805 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:50.805 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:50.805 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:50.805 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:50.805 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:50.805 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:50.806 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:50.806 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:50.806 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:50.806 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:50.806 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:50.806 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:50.806 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:50.806 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:50.806 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:50.806 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:50.806 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:50.806 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:50.806 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:50.806 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:50.806 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:50.807 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:50.807 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:50.807 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:50.807 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:50.807 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:50.807 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:50.807 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:50.807 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:50.807 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:50.807 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:50.807 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:50.807 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:50.807 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:50.808 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:50.808 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:50.808 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:50.808 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:50.808 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:50.808 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:50.808 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:50.808 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:50.808 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:50.808 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:50.808 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:50.808 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:50.808 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:50.808 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:50.808 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:50.808 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:50.808 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:50.809 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:50.809 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:50.809 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:50.809 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:50.809 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:50.809 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:50.809 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:50.809 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:50.809 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:50.809 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:50.809 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:50.809 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:50.809 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:50.809 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:50.809 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:50.809 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:50.809 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:50.809 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:50.810 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:50.810 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:50.810 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:50.810 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:50.810 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:50.810 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:50.810 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:50.810 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:50.810 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:50.810 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:50.810 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:50.810 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:50.810 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:50.810 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:50.810 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:50.810 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:50.810 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:50.811 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:50.811 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:50.811 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:50.811 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:50.811 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:50.811 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:50.811 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:50.811 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:50.811 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:50.811 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:50.811 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:50.811 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:50.811 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:50.811 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:50.811 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:50.811 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:50.811 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:50.811 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:50.812 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:50.812 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:50.812 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:50.812 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:50.812 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:50.812 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:50.812 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:50.812 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:50.812 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:50.812 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:50.812 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:50.812 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:50.812 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:50.812 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:50.812 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:50.813 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:50.813 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:50.813 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:50.813 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:50.813 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:51.147 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:51.147 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:51.147 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:51.147 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:51.147 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:51.147 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:51.147 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:51.148 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:51.148 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:51.148 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:51.148 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:51.148 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:51.148 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:51.148 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:51.148 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:51.148 00 SCX_CPU1_MD_SY/901      enddo
21-228-13:30:51.148 00 SCX_CPU1_MD_SY/883      for i = 1 to 15 do
21-228-13:30:51.148 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:51.148 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:51.148 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:51.148 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:51.149 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:51.149 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:51.149 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:51.149 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:51.149 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:51.149 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:51.149 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:51.149 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:51.149 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:51.149 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:51.149 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:51.149 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:51.149 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:51.149 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:51.149 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:51.149 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:51.149 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:51.150 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:51.150 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:51.150 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:51.150 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:51.150 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:51.150 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:51.150 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:51.150 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:51.150 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:51.150 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:51.150 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:51.150 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:51.150 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:51.150 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:51.151 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:51.151 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:51.151 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:51.151 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:51.151 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:51.151 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:51.151 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:51.151 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:51.151 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:51.151 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:51.151 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:51.151 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:51.151 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:51.151 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:51.151 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:51.152 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:51.152 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:51.152 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:51.152 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:51.152 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:51.152 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:51.152 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:51.152 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:51.152 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:51.152 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:51.152 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:51.152 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:51.152 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:51.153 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:51.153 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:51.153 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:51.153 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:51.153 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:51.153 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:51.153 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:51.153 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:51.153 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:51.153 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:51.153 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:51.153 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:51.153 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:51.153 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:51.153 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:51.154 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:51.154 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:51.154 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:51.154 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:51.154 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:51.154 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:51.154 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:51.154 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:51.154 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:51.154 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:51.154 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:51.154 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:51.154 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:51.154 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:51.155 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:51.155 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:51.155 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:51.155 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:51.155 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:51.155 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:51.155 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:51.155 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:51.155 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:51.155 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:51.155 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:51.155 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:51.155 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:51.155 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:51.155 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:51.155 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:51.156 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:51.156 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:51.156 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:51.156 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:51.156 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:51.156 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:51.156 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:51.156 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:51.156 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:51.156 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:51.156 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:51.156 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:51.156 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:51.156 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:51.156 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:51.156 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:51.156 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:51.156 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:51.157 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:51.157 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:51.157 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:51.157 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:51.157 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:51.157 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:51.157 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:51.157 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:51.157 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:51.157 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:51.157 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:51.157 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:51.157 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:51.157 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:51.157 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:51.157 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:51.157 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:51.158 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:51.158 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:51.158 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:51.158 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:51.158 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:51.158 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:51.158 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:51.158 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:51.158 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:51.158 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:51.158 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:51.158 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:51.158 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:51.158 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:51.158 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:51.158 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:51.158 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:51.158 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:51.159 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:51.159 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:51.159 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:51.159 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:51.159 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:51.159 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:51.159 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:51.159 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:51.159 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:51.159 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:51.159 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:51.159 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:51.159 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:51.159 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:51.159 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:51.159 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:51.160 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:51.160 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:51.160 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:51.160 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:51.160 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:51.160 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:51.160 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:51.160 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:51.160 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:51.160 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:51.160 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:51.160 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:51.160 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:51.160 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:51.160 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:51.160 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:51.161 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:51.161 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:51.161 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:51.161 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:51.161 00 SCX_CPU1_MD_SY/885          if (dwelldata[i,j] = 0) then
21-228-13:30:51.161 00 SCX_CPU1_MD_SY/892          else
21-228-13:30:51.161 00 SCX_CPU1_MD_SY/893            if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:30:51.161 00 SCX_CPU1_MD_SY/898            endif
21-228-13:30:51.161 00 SCX_CPU1_MD_SY/899          endif
21-228-13:30:51.161 00 SCX_CPU1_MD_SY/900        enddo
21-228-13:30:51.161 00 SCX_CPU1_MD_SY/884        for j = 2 to 30 do
21-228-13:30:51.161 00 SCX_CPU1_MD_SY/901      enddo
21-228-13:30:51.162 00 SCX_CPU1_MD_SY/883      for i = 1 to 15 do
21-228-13:30:51.162 00 SCX_CPU1_MD_SY/902      
21-228-13:30:51.162 00 SCX_CPU1_MD_SY/903      if (passed = 1) then
21-228-13:30:51.162 00 SCX_CPU1_MD_SY/904        write "<*> Passed (3000;3000.1;3001) - Data was sequenced as expected."
21-228-13:30:51.162 00     SPR-I:OPRO         <*> Passed (3000;3000.1;3001) - Data was sequenced as expected.
21-228-13:30:51.162 00 SCX_CPU1_MD_SY/905        ut_setrequirements MD_3000, "P"
21-228-13:30:51.163 00 SCX_CPU1_MD_SY/906        ut_setrequirements MD_3000_1, "P"
21-228-13:30:51.163 00 SCX_CPU1_MD_SY/907        ut_setrequirements MD_3001, "P"
21-228-13:30:51.164 00 SCX_CPU1_MD_SY/913      endif
21-228-13:30:51.164 00 SCX_CPU1_MD_SY/914      
21-228-13:30:51.164 00 SCX_CPU1_MD_SY/915      wait 5
21-228-13:30:51.164 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-228-13:30:56.167 00 SCX_CPU1_MD_SY/916      
21-228-13:30:56.167 00 SCX_CPU1_MD_SY/917      write ";*********************************************************************"
21-228-13:30:56.168 00     SPR-I:OPRO         ;*********************************************************************
21-228-13:30:56.168 00 SCX_CPU1_MD_SY/918      write ";  Step 2.2:  Jam Dwell With Valid Symbol, 0 Offset, and Start"
21-228-13:30:56.168 00     SPR-I:OPRO         ;  Step 2.2:  Jam Dwell With Valid Symbol, 0 Offset, and Start
21-228-13:30:56.168 00 SCX_CPU1_MD_SY/919      write ";  The Table  "
21-228-13:30:56.168 00     SPR-I:OPRO         ;  The Table  
21-228-13:30:56.168 00 SCX_CPU1_MD_SY/920      write ";********************************************************************"
21-228-13:30:56.168 00     SPR-I:OPRO         ;********************************************************************
21-228-13:30:56.168 00 SCX_CPU1_MD_SY/921      write ";  Step 2.2.1:  Send Jam Dwell command, modifying an entry in the"
21-228-13:30:56.168 00     SPR-I:OPRO         ;  Step 2.2.1:  Send Jam Dwell command, modifying an entry in the
21-228-13:30:56.168 00 SCX_CPU1_MD_SY/922      write ";  SECOND table using a valid symbol and a 0 offset"
21-228-13:30:56.168 00     SPR-I:OPRO         ;  SECOND table using a valid symbol and a 0 offset
21-228-13:30:56.169 00 SCX_CPU1_MD_SY/923      write ";********************************************************************"
21-228-13:30:56.169 00     SPR-I:OPRO         ;********************************************************************
21-228-13:30:56.169 00 SCX_CPU1_MD_SY/924      ; Table summary (initial)
21-228-13:30:56.169 00 SCX_CPU1_MD_SY/925      ;   Entry#  Length  Delay  Offset
21-228-13:30:56.169 00 SCX_CPU1_MD_SY/926      ;   1       2       1      testdata_addr+2
21-228-13:30:56.169 00 SCX_CPU1_MD_SY/927      ;   2       2       0      testdata_addr+4
21-228-13:30:56.169 00 SCX_CPU1_MD_SY/928      ;   3       0       0      0
21-228-13:30:56.169 00 SCX_CPU1_MD_SY/929      ;
21-228-13:30:56.169 00 SCX_CPU1_MD_SY/930      ;  Entries = 2;  Size = 4;  Total Delay = 1
21-228-13:30:56.169 00 SCX_CPU1_MD_SY/931      
21-228-13:30:56.169 00 SCX_CPU1_MD_SY/932      ; Table summary (after jam dwell)
21-228-13:30:56.169 00 SCX_CPU1_MD_SY/933      ;   Entry#  Length  Delay  Offset
21-228-13:30:56.170 00 SCX_CPU1_MD_SY/934      ;   1       4       4      TestData
21-228-13:30:56.170 00 SCX_CPU1_MD_SY/935      ;   2       2       0      testdata_addr+4
21-228-13:30:56.170 00 SCX_CPU1_MD_SY/936      ;   3       0       0      0
21-228-13:30:56.170 00 SCX_CPU1_MD_SY/937      ;
21-228-13:30:56.170 00 SCX_CPU1_MD_SY/938      ;  Entries = 2;  Size = 6;  Total Delay = 4
21-228-13:30:56.170 00 SCX_CPU1_MD_SY/939      
21-228-13:30:56.170 00 SCX_CPU1_MD_SY/940      ut_setupevents "SCX", "CPU1", {MDAppName}, MD_JAM_DWELL_INF_EID, "INFO", 1
21-228-13:30:56.175 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:30:56.175 00     SPR-I:OPRO         ; Setup event 1 with MD INFO 30
21-228-13:30:56.175 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:30:56.175 00 SCX_CPU1_MD_SY/941      
21-228-13:30:56.175 00 SCX_CPU1_MD_SY/942      workaddress = testdata_addr+104
21-228-13:30:56.175 00 SCX_CPU1_MD_SY/943      
21-228-13:30:56.175 00 SCX_CPU1_MD_SY/944      ut_sendcmd "SCX_CPU1_MD_JAMDWELL TableId=2 EntryId=1 FieldLength=4 DwellDelay=4 Offset=0 SymName=""TestData"""
21-228-13:30:56.181 00     SPR-I:OPRO         Sending command:  SCX_CPU1_MD_JAMDWELL TableId=2 EntryId=1 FieldLength=4 DwellDelay=4 Offset=0 SymName="TestData"
21-228-13:30:56.186 00     SPR-I:OPRO          ; Telemetry update will wait a maximum of 24 seconds
21-228-13:30:56.187 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-228-13:30:56.987 00    TLMH-I:STS          58-012-14:10:18.485 INFO CPU=CPU1 APPNAME=MD EVENT ID=30 Successful Jam to Dwell Tbl#2 Entry #1
21-228-13:30:59.190 00     SPR-I:STTE         WAIT UNTIL completed
21-228-13:30:59.194 00 SCX_CPU1_MD_SY/945      if (UT_SC_Status = UT_SC_Success) then
21-228-13:30:59.195 00 SCX_CPU1_MD_SY/946        write "<*> Passed (1004,4000,4000.4) - Jam Dwell command sent properly."
21-228-13:30:59.195 00     SPR-I:OPRO         <*> Passed (1004,4000,4000.4) - Jam Dwell command sent properly.
21-228-13:30:59.195 00 SCX_CPU1_MD_SY/947        ut_setrequirements MD_1004, "P"
21-228-13:30:59.196 00 SCX_CPU1_MD_SY/948        ut_setrequirements MD_4000, "P"
21-228-13:30:59.198 00 SCX_CPU1_MD_SY/949        ut_setrequirements MD_4000_4, "P"
21-228-13:30:59.199 00 SCX_CPU1_MD_SY/955      endif
21-228-13:30:59.199 00 SCX_CPU1_MD_SY/956      
21-228-13:30:59.199 00 SCX_CPU1_MD_SY/957      if (SCX_CPU1_find_event[1].num_found_messages = 1) THEN
21-228-13:30:59.199 00 SCX_CPU1_MD_SY/958        write "<*> Passed (1004) - Event message ",SCX_CPU1_find_event[1].eventid, " received"
21-228-13:30:59.199 00     SPR-I:OPRO         <*> Passed (1004) - Event message 30 received
21-228-13:30:59.199 00 SCX_CPU1_MD_SY/959        ut_setrequirements MD_1004, "P"
21-228-13:30:59.200 00 SCX_CPU1_MD_SY/963      endif
21-228-13:30:59.241 00 SCX_CPU1_MD_SY/964      
21-228-13:30:59.241 00 SCX_CPU1_MD_SY/965      wait 5
21-228-13:30:59.241 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-228-13:31:04.245 00 SCX_CPU1_MD_SY/966      
21-228-13:31:04.245 00 SCX_CPU1_MD_SY/967      write ";********************************************************************"
21-228-13:31:04.245 00     SPR-I:OPRO         ;********************************************************************
21-228-13:31:04.245 00 SCX_CPU1_MD_SY/968      write ";  Step 2.2.2:  Dump the table to verify that the entry has been"
21-228-13:31:04.245 00     SPR-I:OPRO         ;  Step 2.2.2:  Dump the table to verify that the entry has been
21-228-13:31:04.245 00 SCX_CPU1_MD_SY/969      write ";  updated"
21-228-13:31:04.245 00     SPR-I:OPRO         ;  updated
21-228-13:31:04.245 00 SCX_CPU1_MD_SY/970      write ";********************************************************************"
21-228-13:31:04.245 00     SPR-I:OPRO         ;********************************************************************
21-228-13:31:04.245 00 SCX_CPU1_MD_SY/971      ; Display the Dwell Table #2 page
21-228-13:31:04.245 00 SCX_CPU1_MD_SY/972      page SCX_CPU1_MD_DWELL_LOAD_TBL2
21-228-13:31:04.359 00 SCX_CPU1_MD_SY/973      
21-228-13:31:04.359 00 SCX_CPU1_MD_SY/974      ; Dump the current active dwell load table 2
21-228-13:31:04.359 00 SCX_CPU1_MD_SY/975      ut_setupevents SCX, CPU1, CFE_TBL, CFE_TBL_WRITE_DUMP_INF_EID, INFO, 1
21-228-13:31:04.361 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:31:04.361 00     SPR-I:OPRO         ; Setup event 1 with CFE_TBL INFO 14
21-228-13:31:04.361 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:31:04.361 00 SCX_CPU1_MD_SY/976      
21-228-13:31:04.361 00 SCX_CPU1_MD_SY/977      cmdcnt = SCX_CPU1_TBL_CMDPC+1
21-228-13:31:04.361 00 SCX_CPU1_MD_SY/978      
21-228-13:31:04.361 00 SCX_CPU1_MD_SY/979      s get_tbl_to_cvt (ramDir,MDTblName2,"A","cpu1_symdump222",hostCPU,dwell_tbl2_load_pkt)
21-228-13:31:04.362 00     SPR-I:STS          Loading file /s/opr/accounts/cfs_test/prc/get_tbl_to_cvt.i
21-228-13:31:04.362 00     SPR-I:STS          Procedure GET_TBL_TO_CVT started
21-228-13:31:04.362 00 GET_TBL_TO_CVT/2        ;
21-228-13:31:04.362 00 GET_TBL_TO_CVT/3        local logging = %liv (log_procedure)
21-228-13:31:04.362 00 GET_TBL_TO_CVT/4        %liv (log_procedure) = FALSE
21-228-13:31:04.367 00     SPR-I:OPRO         Sending Command: /SCX_CPU1_TBL_DUMP ACTIVE DTABLENAME="MD.DWELL_TABLE2" DFILENAME="/ram/cpu1_symdump222"
21-228-13:31:04.369 00     SPR-I:STTE         Wait mode - waiting 15 seconds ...
21-228-13:31:04.986 00    TLMH-I:STS          58-012-14:10:26.501 INFO CPU=CPU1 APPNAME=CFE_TBL EVENT ID=14 Successfully dumped Table 'MD.DWELL_TABLE2' to '/ram/cpu1_symdump222'
21-228-13:31:19.380 00     SPR-I:OPRO         
21-228-13:31:19.380 00     SPR-I:OPRO            The TBLNAME is: MD.DWELL_TABLE2
21-228-13:31:19.381 00     SPR-I:OPRO               The APID is: P0FA9
21-228-13:31:19.381 00     SPR-I:OPRO                The CPU is: CPU3
21-228-13:31:19.381 00     SPR-I:OPRO         The IP Address is: 192.168.1.8
21-228-13:31:19.384 00     SPR-I:OPRO         The perl command is: perl /s/opr/accounts/global/tools/ftp.pl RAM:0 cpu1_symdump222 cpu1_symdump222 binary 192.168.1.8
21-228-13:31:19.518 00     SPR-I:OPRO         Return code from ftp_file.pl: 0
21-228-13:31:19.518 00     SPR-I:STTE         Wait mode - waiting 15 seconds ...
21-228-13:31:34.528 00     SPR-I:OPRO         
21-228-13:31:34.547 00     SPR-I:OPRO         The unix command is cvt -ws file_list[4009].file_write_time "`date +%y-%j-%T -r /s/opr/accounts/cfs_test/image/cpu1_symdump222`"
21-228-13:31:34.547 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-228-13:31:39.550 00 GET_TBL_TO_CVT/238      
21-228-13:31:39.550 00 GET_TBL_TO_CVT/239      ENDPROC
21-228-13:31:39.550 00     SPR-I:STS          Procedure GET_TBL_TO_CVT completed
21-228-13:31:39.551 00 SCX_CPU1_MD_SY/980      
21-228-13:31:39.551 00 SCX_CPU1_MD_SY/981      ut_tlmwait SCX_CPU1_TBL_CMDPC, {cmdcnt}
21-228-13:31:39.554 00     SPR-I:STTE         WAIT UNTIL completed
21-228-13:31:39.555 00 SCX_CPU1_MD_SY/982      if (UT_TW_Status <> UT_Success) then
21-228-13:31:39.555 00 SCX_CPU1_MD_SY/984      endif
21-228-13:31:39.555 00 SCX_CPU1_MD_SY/985      
21-228-13:31:39.555 00 SCX_CPU1_MD_SY/986      ; Check for event message
21-228-13:31:39.555 00 SCX_CPU1_MD_SY/987      if (SCX_CPU1_find_event[1].num_found_messages != 1) then
21-228-13:31:39.555 00 SCX_CPU1_MD_SY/991      endif
21-228-13:31:39.555 00 SCX_CPU1_MD_SY/992      
21-228-13:31:39.555 00 SCX_CPU1_MD_SY/994      if (SCX_CPU1_MD_Dwell_Load_Tbl2.MD_DTL_Entry[1].MD_TLE_Length = 4) AND ;;
21-228-13:31:39.555 00 SCX_CPU1_MD_SY/995         (SCX_CPU1_MD_Dwell_Load_Tbl2.MD_DTL_Entry[1].MD_TLE_Delay = 4) AND ;;
21-228-13:31:39.555 00 SCX_CPU1_MD_SY/996         (SCX_CPU1_MD_Dwell_Load_Tbl2.MD_DTL_Entry[1].MD_TLE_Offset = 0) AND ;;
21-228-13:31:39.555 00 SCX_CPU1_MD_SY/997         (SCX_CPU1_MD_Dwell_Load_Tbl2.MD_DTL_Entry[1].MD_TLE_SymName = "TestData") then
21-228-13:31:39.555 00 SCX_CPU1_MD_SY/998        write "<*> Passed (4000) - The jammed entry has been found in the table."
21-228-13:31:39.555 00     SPR-I:OPRO         <*> Passed (4000) - The jammed entry has been found in the table.
21-228-13:31:39.556 00 SCX_CPU1_MD_SY/999        ut_setrequirements MD_4000, "P"
21-228-13:31:39.556 00 SCX_CPU1_MD_SY/1007     endif
21-228-13:31:39.556 00 SCX_CPU1_MD_SY/1008     
21-228-13:31:39.556 00 SCX_CPU1_MD_SY/1009     wait 5
21-228-13:31:39.556 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-228-13:31:44.572 00 SCX_CPU1_MD_SY/1010     
21-228-13:31:44.572 00 SCX_CPU1_MD_SY/1011     write ";********************************************************************"
21-228-13:31:44.572 00     SPR-I:OPRO         ;********************************************************************
21-228-13:31:44.572 00 SCX_CPU1_MD_SY/1012     write ";  Step 2.2.3:  Send Start Dwell command, enabling SECOND dwell table. "
21-228-13:31:44.572 00     SPR-I:OPRO         ;  Step 2.2.3:  Send Start Dwell command, enabling SECOND dwell table. 
21-228-13:31:44.572 00 SCX_CPU1_MD_SY/1013     write ";********************************************************************"
21-228-13:31:44.572 00     SPR-I:OPRO         ;********************************************************************
21-228-13:31:44.572 00 SCX_CPU1_MD_SY/1014     write "Opening Dwell Packet 2 Page"
21-228-13:31:44.572 00     SPR-I:OPRO         Opening Dwell Packet 2 Page
21-228-13:31:44.572 00 SCX_CPU1_MD_SY/1015     page scx_cpu1_md_dwell_pkt2
21-228-13:31:44.663 00 SCX_CPU1_MD_SY/1016     
21-228-13:31:44.663 00 SCX_CPU1_MD_SY/1017     ut_setupevents "SCX", "CPU1", {MDAppName}, MD_START_DWELL_INF_EID, "INFO", 1
21-228-13:31:44.664 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:31:44.665 00     SPR-I:OPRO         ; Setup event 1 with MD INFO 12
21-228-13:31:44.665 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:31:44.665 00 SCX_CPU1_MD_SY/1018     
21-228-13:31:44.665 00 SCX_CPU1_MD_SY/1019     ut_sendcmd "SCX_CPU1_MD_StartDwell TableMask=b'0010'"
21-228-13:31:44.669 00     SPR-I:OPRO         Sending command:  SCX_CPU1_MD_StartDwell TableMask=b'0010'
21-228-13:31:44.686 00     SPR-I:OPRO          ; Telemetry update will wait a maximum of 24 seconds
21-228-13:31:44.686 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-228-13:31:45.485 00    TLMH-I:STS          58-012-14:11:07.002 INFO CPU=CPU1 APPNAME=MD EVENT ID=12 Start Dwell Table command processed successfully for table mask 0x0002
21-228-13:31:46.688 00     SPR-I:STTE         WAIT UNTIL completed
21-228-13:31:46.689 00 SCX_CPU1_MD_SY/1020     if (UT_SC_Status = UT_SC_Success) then
21-228-13:31:46.689 00 SCX_CPU1_MD_SY/1021       write "<*> Passed (1004;2000) - Start Dwell command sent properly."
21-228-13:31:46.689 00     SPR-I:OPRO         <*> Passed (1004;2000) - Start Dwell command sent properly.
21-228-13:31:46.689 00 SCX_CPU1_MD_SY/1022       ut_setrequirements MD_1004, "P"
21-228-13:31:46.690 00 SCX_CPU1_MD_SY/1023       ut_setrequirements MD_2000, "P"
21-228-13:31:46.690 00 SCX_CPU1_MD_SY/1028     endif
21-228-13:31:46.690 00 SCX_CPU1_MD_SY/1029     
21-228-13:31:46.690 00 SCX_CPU1_MD_SY/1030     if (SCX_CPU1_find_event[1].num_found_messages = 1) THEN
21-228-13:31:46.691 00 SCX_CPU1_MD_SY/1031       write "<*> Passed (1004) - Event message ",SCX_CPU1_find_event[1].eventid, " received"
21-228-13:31:46.691 00     SPR-I:OPRO         <*> Passed (1004) - Event message 12 received
21-228-13:31:46.691 00 SCX_CPU1_MD_SY/1032       ut_setrequirements MD_1004, "P"
21-228-13:31:46.691 00 SCX_CPU1_MD_SY/1036     endif
21-228-13:31:46.691 00 SCX_CPU1_MD_SY/1037     
21-228-13:31:46.691 00 SCX_CPU1_MD_SY/1038     ; Check MD_EnableMask
21-228-13:31:46.691 00 SCX_CPU1_MD_SY/1039     if (SCX_CPU1_MD_EnableMask = b'0011') then
21-228-13:31:46.725 00 SCX_CPU1_MD_SY/1040       write "<*> Passed (2000) - Second Dwell Table was started, First Dwell Table still running."
21-228-13:31:46.725 00     SPR-I:OPRO         <*> Passed (2000) - Second Dwell Table was started, First Dwell Table still running.
21-228-13:31:46.725 00 SCX_CPU1_MD_SY/1041       ut_setrequirements MD_2000, "P"
21-228-13:31:46.726 00 SCX_CPU1_MD_SY/1045     endif
21-228-13:31:46.726 00 SCX_CPU1_MD_SY/1046     
21-228-13:31:46.726 00 SCX_CPU1_MD_SY/1047     write ";********************************************************************"
21-228-13:31:46.726 00     SPR-I:OPRO         ;********************************************************************
21-228-13:31:46.726 00 SCX_CPU1_MD_SY/1048     write ";  Step 2.2.4:  Verify that memory dwell messages are received at"
21-228-13:31:46.726 00     SPR-I:OPRO         ;  Step 2.2.4:  Verify that memory dwell messages are received at
21-228-13:31:46.726 00 SCX_CPU1_MD_SY/1049     write ";  the proper rate and contain only one entry each"
21-228-13:31:46.726 00     SPR-I:OPRO         ;  the proper rate and contain only one entry each
21-228-13:31:46.726 00 SCX_CPU1_MD_SY/1050     write ";********************************************************************"
21-228-13:31:46.726 00     SPR-I:OPRO         ;********************************************************************
21-228-13:31:46.726 00 SCX_CPU1_MD_SY/1052     local logging = %liv (log_procedure)
21-228-13:31:46.726 00 SCX_CPU1_MD_SY/1053     %liv (log_procedure) = FALSE
21-228-13:31:46.727 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:31:46.994 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:31:47.244 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:31:47.496 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:31:47.746 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:31:47.997 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:31:48.248 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:31:48.499 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:31:48.750 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:31:49.001 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:31:49.252 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:31:49.503 00 SCX_CPU1_MD_SY/1064     
21-228-13:31:49.503 00 SCX_CPU1_MD_SY/1065     ; Verify table id of the packet
21-228-13:31:49.503 00 SCX_CPU1_MD_SY/1066     IF (SCX_CPU1_MD_DwlPkt2TableId = 2) THEN
21-228-13:31:49.503 00 SCX_CPU1_MD_SY/1067       write "<*> Passed (3001) - Dwell packet contains ID for table 2"
21-228-13:31:49.503 00     SPR-I:OPRO         <*> Passed (3001) - Dwell packet contains ID for table 2
21-228-13:31:49.503 00 SCX_CPU1_MD_SY/1068       ut_setrequirements MD_3001, "P"
21-228-13:31:49.506 00 SCX_CPU1_MD_SY/1072     endif
21-228-13:31:49.506 00 SCX_CPU1_MD_SY/1073     
21-228-13:31:49.506 00 SCX_CPU1_MD_SY/1074     ; Verify number of addresses of the packet
21-228-13:31:49.506 00 SCX_CPU1_MD_SY/1075     IF (SCX_CPU1_MD_DwlPkt2NumAddresses = 2) THEN
21-228-13:31:49.507 00 SCX_CPU1_MD_SY/1076       write "<*> Passed (3001) - Dwell packet for table 2 has correct number of addresses"
21-228-13:31:49.507 00     SPR-I:OPRO         <*> Passed (3001) - Dwell packet for table 2 has correct number of addresses
21-228-13:31:49.507 00 SCX_CPU1_MD_SY/1077       ut_setrequirements MD_3001, "P"
21-228-13:31:49.510 00 SCX_CPU1_MD_SY/1081     endif
21-228-13:31:49.510 00 SCX_CPU1_MD_SY/1082     
21-228-13:31:49.510 00 SCX_CPU1_MD_SY/1083     ; Verify number of bytes of data of the packet
21-228-13:31:49.510 00 SCX_CPU1_MD_SY/1084     IF (scx_cpu1_MD_DwlPkt2PktDataSize = 6) THEN
21-228-13:31:49.510 00 SCX_CPU1_MD_SY/1085       write "<*> Passed (3001) - Dwell packet for table 2 has correct data size"
21-228-13:31:49.510 00     SPR-I:OPRO         <*> Passed (3001) - Dwell packet for table 2 has correct data size
21-228-13:31:49.510 00 SCX_CPU1_MD_SY/1086       ut_setrequirements MD_3001, "P"
21-228-13:31:49.514 00 SCX_CPU1_MD_SY/1090     endif
21-228-13:31:49.514 00 SCX_CPU1_MD_SY/1091     
21-228-13:31:49.514 00 SCX_CPU1_MD_SY/1092     ; Verify rate of the packet
21-228-13:31:49.550 00 SCX_CPU1_MD_SY/1093     IF (scx_cpu1_MD_DwlPkt2Rate = 4) THEN
21-228-13:31:49.551 00 SCX_CPU1_MD_SY/1094       write "<*> Passed (3001) - Dwell packet for table 2 has correct data rate"
21-228-13:31:49.551 00     SPR-I:OPRO         <*> Passed (3001) - Dwell packet for table 2 has correct data rate
21-228-13:31:49.551 00 SCX_CPU1_MD_SY/1095       ut_setrequirements MD_3001, "P"
21-228-13:31:49.552 00 SCX_CPU1_MD_SY/1099     endif
21-228-13:31:49.552 00 SCX_CPU1_MD_SY/1100     
21-228-13:31:49.552 00 SCX_CPU1_MD_SY/1102     local logging = %liv (log_procedure)
21-228-13:31:49.552 00 SCX_CPU1_MD_SY/1103     %liv (log_procedure) = FALSE
21-228-13:31:49.576 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:31:49.827 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:31:50.078 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:31:50.329 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:31:50.579 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:31:50.830 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:31:51.081 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:31:51.332 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:31:51.582 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:31:51.832 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:31:52.083 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:31:52.334 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:31:52.585 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:31:52.836 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:31:53.087 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:31:53.337 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:31:53.589 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:31:53.839 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:31:54.090 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:31:54.341 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:31:54.592 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:31:54.843 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:31:55.094 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:31:55.345 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:31:55.595 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:31:55.846 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:31:56.097 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:31:56.348 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:31:56.598 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:31:56.849 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:31:57.099 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:31:57.350 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:31:57.603 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:31:57.853 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:31:58.104 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:31:58.355 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:31:58.606 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:31:58.856 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:31:59.107 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:31:59.358 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:31:59.608 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:31:59.859 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:00.110 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:00.361 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:00.611 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:00.862 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:01.113 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:01.364 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:01.621 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:01.872 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:02.123 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:02.374 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:02.624 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:02.875 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:03.126 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:03.377 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:03.628 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:03.878 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:04.129 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:04.380 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:04.631 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:04.881 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:05.132 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:05.383 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:05.639 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:05.890 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:06.141 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:06.392 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:06.643 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:06.893 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:07.144 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:07.395 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:07.646 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:07.897 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:08.148 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:08.399 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:08.649 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:08.900 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:09.150 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:09.401 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:09.659 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:09.909 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:10.160 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:10.411 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:10.662 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:10.912 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:11.163 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:11.414 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:11.665 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:11.916 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:12.167 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:12.418 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:12.668 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:12.919 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:13.170 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:13.421 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:13.678 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:13.929 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:14.180 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:14.431 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:14.682 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:14.933 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:15.184 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:15.435 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:15.686 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:15.937 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:16.188 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:16.439 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:16.690 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:16.941 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:17.192 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:17.442 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:17.697 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:17.948 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:18.199 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:18.450 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:18.701 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:18.952 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:19.203 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:19.453 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:19.704 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:19.955 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:20.206 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:20.457 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:20.708 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:20.959 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:21.210 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:21.460 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:21.714 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:21.965 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:22.216 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:22.467 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:22.717 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:22.968 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:23.219 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:23.470 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:23.721 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:23.972 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:24.223 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:24.473 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:24.724 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:24.975 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:25.226 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:25.477 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:25.733 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:25.986 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:26.237 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:26.488 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:26.738 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:26.989 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:27.240 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:27.491 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:27.741 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:27.992 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:28.243 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:28.494 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:28.745 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:28.996 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:29.246 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:29.504 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:29.755 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:30.006 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:30.257 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:30.508 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:30.759 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:31.010 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:31.261 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:31.512 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:31.763 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:32.013 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:32.264 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:32.515 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:32.765 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:33.016 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:33.267 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:33.525 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:33.776 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:34.027 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:34.278 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:34.529 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:34.780 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:35.031 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:35.282 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:35.533 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:35.784 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:36.035 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:36.286 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:36.537 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:36.788 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:37.039 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:37.290 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:37.547 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:37.798 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:38.049 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:38.300 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:38.551 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:38.803 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:39.053 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:39.305 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:39.556 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:39.807 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:40.058 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:40.309 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:40.560 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:40.811 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:41.062 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:41.313 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:41.569 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:41.820 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:42.071 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:42.322 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:42.573 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:42.824 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:43.075 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:43.326 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:43.576 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:43.827 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:44.078 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:44.330 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:44.580 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:44.831 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:45.082 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:45.333 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:45.588 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:45.839 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:46.090 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:46.341 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:46.591 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:46.842 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:47.093 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:47.344 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:47.595 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:47.845 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:48.096 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:48.347 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:48.598 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:48.849 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:49.100 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:49.351 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:32:49.603 00 SCX_CPU1_MD_SY/1130     
21-228-13:32:49.603 00 SCX_CPU1_MD_SY/1131     for j = 1 to 10 do
21-228-13:32:49.603 00 SCX_CPU1_MD_SY/1132         write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:32:49.604 00     SPR-I:OPRO         Byte 1; 1:134 2:138 3:142 4:146 5:150 6:154 7:158 8:162 9:166 10:170 11:174 12:178 13:182 14:186 15:190
21-228-13:32:49.604 00 SCX_CPU1_MD_SY/1133     enddo
21-228-13:32:49.604 00 SCX_CPU1_MD_SY/1131     for j = 1 to 10 do
21-228-13:32:49.604 00 SCX_CPU1_MD_SY/1132         write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:32:49.605 00     SPR-I:OPRO         Byte 2; 1:135 2:139 3:143 4:147 5:151 6:155 7:159 8:163 9:167 10:171 11:175 12:179 13:183 14:187 15:191
21-228-13:32:49.606 00 SCX_CPU1_MD_SY/1133     enddo
21-228-13:32:49.606 00 SCX_CPU1_MD_SY/1131     for j = 1 to 10 do
21-228-13:32:49.606 00 SCX_CPU1_MD_SY/1132         write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:32:49.607 00     SPR-I:OPRO         Byte 3; 1:136 2:140 3:144 4:148 5:152 6:156 7:160 8:164 9:168 10:172 11:176 12:180 13:184 14:188 15:192
21-228-13:32:49.607 00 SCX_CPU1_MD_SY/1133     enddo
21-228-13:32:49.607 00 SCX_CPU1_MD_SY/1131     for j = 1 to 10 do
21-228-13:32:49.607 00 SCX_CPU1_MD_SY/1132         write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:32:49.608 00     SPR-I:OPRO         Byte 4; 1:137 2:141 3:145 4:149 5:153 6:157 7:161 8:165 9:169 10:173 11:177 12:181 13:185 14:189 15:193
21-228-13:32:49.608 00 SCX_CPU1_MD_SY/1133     enddo
21-228-13:32:49.609 00 SCX_CPU1_MD_SY/1131     for j = 1 to 10 do
21-228-13:32:49.609 00 SCX_CPU1_MD_SY/1132         write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:32:49.610 00     SPR-I:OPRO         Byte 5; 1:142 2:146 3:150 4:154 5:158 6:162 7:166 8:170 9:174 10:178 11:182 12:186 13:190 14:194 15:198
21-228-13:32:49.610 00 SCX_CPU1_MD_SY/1133     enddo
21-228-13:32:49.610 00 SCX_CPU1_MD_SY/1131     for j = 1 to 10 do
21-228-13:32:49.610 00 SCX_CPU1_MD_SY/1132         write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:32:49.611 00     SPR-I:OPRO         Byte 6; 1:143 2:147 3:151 4:155 5:159 6:163 7:167 8:171 9:175 10:179 11:183 12:187 13:191 14:195 15:199
21-228-13:32:49.611 00 SCX_CPU1_MD_SY/1133     enddo
21-228-13:32:49.611 00 SCX_CPU1_MD_SY/1131     for j = 1 to 10 do
21-228-13:32:49.611 00 SCX_CPU1_MD_SY/1132         write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:32:49.613 00     SPR-I:OPRO         Byte 7; 1:0 2:0 3:0 4:0 5:0 6:0 7:0 8:0 9:0 10:0 11:0 12:0 13:0 14:0 15:0
21-228-13:32:49.613 00 SCX_CPU1_MD_SY/1133     enddo
21-228-13:32:49.613 00 SCX_CPU1_MD_SY/1131     for j = 1 to 10 do
21-228-13:32:49.613 00 SCX_CPU1_MD_SY/1132         write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:32:49.614 00     SPR-I:OPRO         Byte 8; 1:0 2:0 3:0 4:0 5:0 6:0 7:0 8:0 9:0 10:0 11:0 12:0 13:0 14:0 15:0
21-228-13:32:49.614 00 SCX_CPU1_MD_SY/1133     enddo
21-228-13:32:49.614 00 SCX_CPU1_MD_SY/1131     for j = 1 to 10 do
21-228-13:32:49.614 00 SCX_CPU1_MD_SY/1132         write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:32:49.615 00     SPR-I:OPRO         Byte 9; 1:0 2:0 3:0 4:0 5:0 6:0 7:0 8:0 9:0 10:0 11:0 12:0 13:0 14:0 15:0
21-228-13:32:49.616 00 SCX_CPU1_MD_SY/1133     enddo
21-228-13:32:49.616 00 SCX_CPU1_MD_SY/1131     for j = 1 to 10 do
21-228-13:32:49.616 00 SCX_CPU1_MD_SY/1132         write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:32:49.617 00     SPR-I:OPRO         Byte 10; 1:0 2:0 3:0 4:0 5:0 6:0 7:0 8:0 9:0 10:0 11:0 12:0 13:0 14:0 15:0
21-228-13:32:49.617 00 SCX_CPU1_MD_SY/1133     enddo
21-228-13:32:49.617 00 SCX_CPU1_MD_SY/1131     for j = 1 to 10 do
21-228-13:32:49.617 00 SCX_CPU1_MD_SY/1134     
21-228-13:32:49.617 00 SCX_CPU1_MD_SY/1135     ; Check the data - since the delay for this dwell table is 4 and the values
21-228-13:32:49.617 00 SCX_CPU1_MD_SY/1136     ; are incrementing once per second, each collected data point should be 4 more
21-228-13:32:49.617 00 SCX_CPU1_MD_SY/1137     ; than the previous one. The data in bytes 7 through 10 should remain 0
21-228-13:32:49.617 00 SCX_CPU1_MD_SY/1138     ; throughout.
21-228-13:32:49.617 00 SCX_CPU1_MD_SY/1139     passed = 1
21-228-13:32:49.617 00 SCX_CPU1_MD_SY/1140     if (dwelldata[1,7] <> 0) or (dwelldata[1,8] <> 0) or (dwelldata[1,9] <> 0) or (dwelldata[1,10] <> 0) then
21-228-13:32:49.618 00 SCX_CPU1_MD_SY/1143     endif
21-228-13:32:49.618 00 SCX_CPU1_MD_SY/1144     for i = 2 to 15 do
21-228-13:32:49.618 00 SCX_CPU1_MD_SY/1145       for j = 1 to 6 do
21-228-13:32:49.618 00 SCX_CPU1_MD_SY/1146         if (dwelldata[i-1,j] >= 252) then
21-228-13:32:49.618 00 SCX_CPU1_MD_SY/1153         else
21-228-13:32:49.618 00 SCX_CPU1_MD_SY/1154           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:32:49.618 00 SCX_CPU1_MD_SY/1159           endif
21-228-13:32:49.618 00 SCX_CPU1_MD_SY/1160         endif
21-228-13:32:49.618 00 SCX_CPU1_MD_SY/1161       enddo
21-228-13:32:49.619 00 SCX_CPU1_MD_SY/1145       for j = 1 to 6 do
21-228-13:32:49.619 00 SCX_CPU1_MD_SY/1146         if (dwelldata[i-1,j] >= 252) then
21-228-13:32:49.619 00 SCX_CPU1_MD_SY/1153         else
21-228-13:32:49.620 00 SCX_CPU1_MD_SY/1154           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:32:49.620 00 SCX_CPU1_MD_SY/1159           endif
21-228-13:32:49.620 00 SCX_CPU1_MD_SY/1160         endif
21-228-13:32:49.620 00 SCX_CPU1_MD_SY/1161       enddo
21-228-13:32:49.621 00 SCX_CPU1_MD_SY/1145       for j = 1 to 6 do
21-228-13:32:49.621 00 SCX_CPU1_MD_SY/1146         if (dwelldata[i-1,j] >= 252) then
21-228-13:32:49.621 00 SCX_CPU1_MD_SY/1153         else
21-228-13:32:49.621 00 SCX_CPU1_MD_SY/1154           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:32:49.622 00 SCX_CPU1_MD_SY/1159           endif
21-228-13:32:49.622 00 SCX_CPU1_MD_SY/1160         endif
21-228-13:32:49.622 00 SCX_CPU1_MD_SY/1161       enddo
21-228-13:32:49.622 00 SCX_CPU1_MD_SY/1145       for j = 1 to 6 do
21-228-13:32:49.622 00 SCX_CPU1_MD_SY/1146         if (dwelldata[i-1,j] >= 252) then
21-228-13:32:49.622 00 SCX_CPU1_MD_SY/1153         else
21-228-13:32:49.622 00 SCX_CPU1_MD_SY/1154           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:32:49.622 00 SCX_CPU1_MD_SY/1159           endif
21-228-13:32:49.622 00 SCX_CPU1_MD_SY/1160         endif
21-228-13:32:49.622 00 SCX_CPU1_MD_SY/1161       enddo
21-228-13:32:49.622 00 SCX_CPU1_MD_SY/1145       for j = 1 to 6 do
21-228-13:32:49.623 00 SCX_CPU1_MD_SY/1146         if (dwelldata[i-1,j] >= 252) then
21-228-13:32:49.623 00 SCX_CPU1_MD_SY/1153         else
21-228-13:32:49.623 00 SCX_CPU1_MD_SY/1154           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:32:49.623 00 SCX_CPU1_MD_SY/1159           endif
21-228-13:32:49.623 00 SCX_CPU1_MD_SY/1160         endif
21-228-13:32:49.623 00 SCX_CPU1_MD_SY/1161       enddo
21-228-13:32:49.623 00 SCX_CPU1_MD_SY/1145       for j = 1 to 6 do
21-228-13:32:49.623 00 SCX_CPU1_MD_SY/1146         if (dwelldata[i-1,j] >= 252) then
21-228-13:32:49.623 00 SCX_CPU1_MD_SY/1153         else
21-228-13:32:49.623 00 SCX_CPU1_MD_SY/1154           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:32:49.624 00 SCX_CPU1_MD_SY/1159           endif
21-228-13:32:49.624 00 SCX_CPU1_MD_SY/1160         endif
21-228-13:32:49.624 00 SCX_CPU1_MD_SY/1161       enddo
21-228-13:32:49.624 00 SCX_CPU1_MD_SY/1145       for j = 1 to 6 do
21-228-13:32:49.624 00 SCX_CPU1_MD_SY/1162       if (dwelldata[i,7] <> 0) or (dwelldata[i,8] <> 0) or (dwelldata[i,9] <> 0) or (dwelldata[i,10] <> 0) then
21-228-13:32:49.624 00 SCX_CPU1_MD_SY/1165       endif
21-228-13:32:49.624 00 SCX_CPU1_MD_SY/1166     enddo
21-228-13:32:49.625 00 SCX_CPU1_MD_SY/1144     for i = 2 to 15 do
21-228-13:32:49.625 00 SCX_CPU1_MD_SY/1145       for j = 1 to 6 do
21-228-13:32:49.625 00 SCX_CPU1_MD_SY/1146         if (dwelldata[i-1,j] >= 252) then
21-228-13:32:49.625 00 SCX_CPU1_MD_SY/1153         else
21-228-13:32:49.625 00 SCX_CPU1_MD_SY/1154           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:32:49.625 00 SCX_CPU1_MD_SY/1159           endif
21-228-13:32:49.625 00 SCX_CPU1_MD_SY/1160         endif
21-228-13:32:49.625 00 SCX_CPU1_MD_SY/1161       enddo
21-228-13:32:49.625 00 SCX_CPU1_MD_SY/1145       for j = 1 to 6 do
21-228-13:32:49.625 00 SCX_CPU1_MD_SY/1146         if (dwelldata[i-1,j] >= 252) then
21-228-13:32:49.625 00 SCX_CPU1_MD_SY/1153         else
21-228-13:32:49.626 00 SCX_CPU1_MD_SY/1154           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:32:49.626 00 SCX_CPU1_MD_SY/1159           endif
21-228-13:32:49.626 00 SCX_CPU1_MD_SY/1160         endif
21-228-13:32:49.626 00 SCX_CPU1_MD_SY/1161       enddo
21-228-13:32:49.626 00 SCX_CPU1_MD_SY/1145       for j = 1 to 6 do
21-228-13:32:49.626 00 SCX_CPU1_MD_SY/1146         if (dwelldata[i-1,j] >= 252) then
21-228-13:32:49.626 00 SCX_CPU1_MD_SY/1153         else
21-228-13:32:49.626 00 SCX_CPU1_MD_SY/1154           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:32:49.626 00 SCX_CPU1_MD_SY/1159           endif
21-228-13:32:49.626 00 SCX_CPU1_MD_SY/1160         endif
21-228-13:32:49.626 00 SCX_CPU1_MD_SY/1161       enddo
21-228-13:32:49.627 00 SCX_CPU1_MD_SY/1145       for j = 1 to 6 do
21-228-13:32:49.627 00 SCX_CPU1_MD_SY/1146         if (dwelldata[i-1,j] >= 252) then
21-228-13:32:49.627 00 SCX_CPU1_MD_SY/1153         else
21-228-13:32:49.627 00 SCX_CPU1_MD_SY/1154           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:32:49.627 00 SCX_CPU1_MD_SY/1159           endif
21-228-13:32:49.627 00 SCX_CPU1_MD_SY/1160         endif
21-228-13:32:49.627 00 SCX_CPU1_MD_SY/1161       enddo
21-228-13:32:49.627 00 SCX_CPU1_MD_SY/1145       for j = 1 to 6 do
21-228-13:32:49.627 00 SCX_CPU1_MD_SY/1146         if (dwelldata[i-1,j] >= 252) then
21-228-13:32:49.627 00 SCX_CPU1_MD_SY/1153         else
21-228-13:32:49.627 00 SCX_CPU1_MD_SY/1154           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:32:49.628 00 SCX_CPU1_MD_SY/1159           endif
21-228-13:32:49.628 00 SCX_CPU1_MD_SY/1160         endif
21-228-13:32:49.628 00 SCX_CPU1_MD_SY/1161       enddo
21-228-13:32:49.628 00 SCX_CPU1_MD_SY/1145       for j = 1 to 6 do
21-228-13:32:49.628 00 SCX_CPU1_MD_SY/1146         if (dwelldata[i-1,j] >= 252) then
21-228-13:32:49.628 00 SCX_CPU1_MD_SY/1153         else
21-228-13:32:49.628 00 SCX_CPU1_MD_SY/1154           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:32:49.628 00 SCX_CPU1_MD_SY/1159           endif
21-228-13:32:49.628 00 SCX_CPU1_MD_SY/1160         endif
21-228-13:32:49.628 00 SCX_CPU1_MD_SY/1161       enddo
21-228-13:32:49.628 00 SCX_CPU1_MD_SY/1145       for j = 1 to 6 do
21-228-13:32:49.629 00 SCX_CPU1_MD_SY/1162       if (dwelldata[i,7] <> 0) or (dwelldata[i,8] <> 0) or (dwelldata[i,9] <> 0) or (dwelldata[i,10] <> 0) then
21-228-13:32:49.629 00 SCX_CPU1_MD_SY/1165       endif
21-228-13:32:49.629 00 SCX_CPU1_MD_SY/1166     enddo
21-228-13:32:49.629 00 SCX_CPU1_MD_SY/1144     for i = 2 to 15 do
21-228-13:32:49.629 00 SCX_CPU1_MD_SY/1145       for j = 1 to 6 do
21-228-13:32:49.629 00 SCX_CPU1_MD_SY/1146         if (dwelldata[i-1,j] >= 252) then
21-228-13:32:49.629 00 SCX_CPU1_MD_SY/1153         else
21-228-13:32:49.629 00 SCX_CPU1_MD_SY/1154           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:32:49.629 00 SCX_CPU1_MD_SY/1159           endif
21-228-13:32:49.629 00 SCX_CPU1_MD_SY/1160         endif
21-228-13:32:49.629 00 SCX_CPU1_MD_SY/1161       enddo
21-228-13:32:49.630 00 SCX_CPU1_MD_SY/1145       for j = 1 to 6 do
21-228-13:32:49.630 00 SCX_CPU1_MD_SY/1146         if (dwelldata[i-1,j] >= 252) then
21-228-13:32:49.630 00 SCX_CPU1_MD_SY/1153         else
21-228-13:32:49.630 00 SCX_CPU1_MD_SY/1154           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:32:49.630 00 SCX_CPU1_MD_SY/1159           endif
21-228-13:32:49.630 00 SCX_CPU1_MD_SY/1160         endif
21-228-13:32:49.631 00 SCX_CPU1_MD_SY/1161       enddo
21-228-13:32:49.631 00 SCX_CPU1_MD_SY/1145       for j = 1 to 6 do
21-228-13:32:49.631 00 SCX_CPU1_MD_SY/1146         if (dwelldata[i-1,j] >= 252) then
21-228-13:32:49.631 00 SCX_CPU1_MD_SY/1153         else
21-228-13:32:49.631 00 SCX_CPU1_MD_SY/1154           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:32:49.631 00 SCX_CPU1_MD_SY/1159           endif
21-228-13:32:49.631 00 SCX_CPU1_MD_SY/1160         endif
21-228-13:32:49.631 00 SCX_CPU1_MD_SY/1161       enddo
21-228-13:32:49.631 00 SCX_CPU1_MD_SY/1145       for j = 1 to 6 do
21-228-13:32:49.631 00 SCX_CPU1_MD_SY/1146         if (dwelldata[i-1,j] >= 252) then
21-228-13:32:49.631 00 SCX_CPU1_MD_SY/1153         else
21-228-13:32:49.631 00 SCX_CPU1_MD_SY/1154           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:32:49.632 00 SCX_CPU1_MD_SY/1159           endif
21-228-13:32:49.632 00 SCX_CPU1_MD_SY/1160         endif
21-228-13:32:49.632 00 SCX_CPU1_MD_SY/1161       enddo
21-228-13:32:49.632 00 SCX_CPU1_MD_SY/1145       for j = 1 to 6 do
21-228-13:32:49.632 00 SCX_CPU1_MD_SY/1146         if (dwelldata[i-1,j] >= 252) then
21-228-13:32:49.632 00 SCX_CPU1_MD_SY/1153         else
21-228-13:32:49.632 00 SCX_CPU1_MD_SY/1154           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:32:49.632 00 SCX_CPU1_MD_SY/1159           endif
21-228-13:32:49.632 00 SCX_CPU1_MD_SY/1160         endif
21-228-13:32:49.632 00 SCX_CPU1_MD_SY/1161       enddo
21-228-13:32:49.632 00 SCX_CPU1_MD_SY/1145       for j = 1 to 6 do
21-228-13:32:49.632 00 SCX_CPU1_MD_SY/1146         if (dwelldata[i-1,j] >= 252) then
21-228-13:32:49.632 00 SCX_CPU1_MD_SY/1153         else
21-228-13:32:49.633 00 SCX_CPU1_MD_SY/1154           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:32:49.633 00 SCX_CPU1_MD_SY/1159           endif
21-228-13:32:49.633 00 SCX_CPU1_MD_SY/1160         endif
21-228-13:32:49.633 00 SCX_CPU1_MD_SY/1161       enddo
21-228-13:32:49.633 00 SCX_CPU1_MD_SY/1145       for j = 1 to 6 do
21-228-13:32:49.633 00 SCX_CPU1_MD_SY/1162       if (dwelldata[i,7] <> 0) or (dwelldata[i,8] <> 0) or (dwelldata[i,9] <> 0) or (dwelldata[i,10] <> 0) then
21-228-13:32:49.633 00 SCX_CPU1_MD_SY/1165       endif
21-228-13:32:49.633 00 SCX_CPU1_MD_SY/1166     enddo
21-228-13:32:49.633 00 SCX_CPU1_MD_SY/1144     for i = 2 to 15 do
21-228-13:32:49.634 00 SCX_CPU1_MD_SY/1145       for j = 1 to 6 do
21-228-13:32:49.634 00 SCX_CPU1_MD_SY/1146         if (dwelldata[i-1,j] >= 252) then
21-228-13:32:49.634 00 SCX_CPU1_MD_SY/1153         else
21-228-13:32:49.634 00 SCX_CPU1_MD_SY/1154           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:32:49.634 00 SCX_CPU1_MD_SY/1159           endif
21-228-13:32:49.634 00 SCX_CPU1_MD_SY/1160         endif
21-228-13:32:49.634 00 SCX_CPU1_MD_SY/1161       enddo
21-228-13:32:49.634 00 SCX_CPU1_MD_SY/1145       for j = 1 to 6 do
21-228-13:32:49.634 00 SCX_CPU1_MD_SY/1146         if (dwelldata[i-1,j] >= 252) then
21-228-13:32:49.634 00 SCX_CPU1_MD_SY/1153         else
21-228-13:32:49.634 00 SCX_CPU1_MD_SY/1154           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:32:49.635 00 SCX_CPU1_MD_SY/1159           endif
21-228-13:32:49.635 00 SCX_CPU1_MD_SY/1160         endif
21-228-13:32:49.635 00 SCX_CPU1_MD_SY/1161       enddo
21-228-13:32:49.635 00 SCX_CPU1_MD_SY/1145       for j = 1 to 6 do
21-228-13:32:49.635 00 SCX_CPU1_MD_SY/1146         if (dwelldata[i-1,j] >= 252) then
21-228-13:32:49.635 00 SCX_CPU1_MD_SY/1153         else
21-228-13:32:49.635 00 SCX_CPU1_MD_SY/1154           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:32:49.635 00 SCX_CPU1_MD_SY/1159           endif
21-228-13:32:49.636 00 SCX_CPU1_MD_SY/1160         endif
21-228-13:32:49.636 00 SCX_CPU1_MD_SY/1161       enddo
21-228-13:32:49.636 00 SCX_CPU1_MD_SY/1145       for j = 1 to 6 do
21-228-13:32:49.636 00 SCX_CPU1_MD_SY/1146         if (dwelldata[i-1,j] >= 252) then
21-228-13:32:49.636 00 SCX_CPU1_MD_SY/1153         else
21-228-13:32:49.636 00 SCX_CPU1_MD_SY/1154           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:32:49.636 00 SCX_CPU1_MD_SY/1159           endif
21-228-13:32:49.636 00 SCX_CPU1_MD_SY/1160         endif
21-228-13:32:49.636 00 SCX_CPU1_MD_SY/1161       enddo
21-228-13:32:49.636 00 SCX_CPU1_MD_SY/1145       for j = 1 to 6 do
21-228-13:32:49.636 00 SCX_CPU1_MD_SY/1146         if (dwelldata[i-1,j] >= 252) then
21-228-13:32:49.637 00 SCX_CPU1_MD_SY/1153         else
21-228-13:32:49.637 00 SCX_CPU1_MD_SY/1154           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:32:49.637 00 SCX_CPU1_MD_SY/1159           endif
21-228-13:32:49.637 00 SCX_CPU1_MD_SY/1160         endif
21-228-13:32:49.637 00 SCX_CPU1_MD_SY/1161       enddo
21-228-13:32:49.637 00 SCX_CPU1_MD_SY/1145       for j = 1 to 6 do
21-228-13:32:49.637 00 SCX_CPU1_MD_SY/1146         if (dwelldata[i-1,j] >= 252) then
21-228-13:32:49.637 00 SCX_CPU1_MD_SY/1153         else
21-228-13:32:49.637 00 SCX_CPU1_MD_SY/1154           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:32:49.637 00 SCX_CPU1_MD_SY/1159           endif
21-228-13:32:49.637 00 SCX_CPU1_MD_SY/1160         endif
21-228-13:32:49.637 00 SCX_CPU1_MD_SY/1161       enddo
21-228-13:32:49.637 00 SCX_CPU1_MD_SY/1145       for j = 1 to 6 do
21-228-13:32:49.637 00 SCX_CPU1_MD_SY/1162       if (dwelldata[i,7] <> 0) or (dwelldata[i,8] <> 0) or (dwelldata[i,9] <> 0) or (dwelldata[i,10] <> 0) then
21-228-13:32:49.638 00 SCX_CPU1_MD_SY/1165       endif
21-228-13:32:49.638 00 SCX_CPU1_MD_SY/1166     enddo
21-228-13:32:49.638 00 SCX_CPU1_MD_SY/1144     for i = 2 to 15 do
21-228-13:32:49.638 00 SCX_CPU1_MD_SY/1145       for j = 1 to 6 do
21-228-13:32:49.638 00 SCX_CPU1_MD_SY/1146         if (dwelldata[i-1,j] >= 252) then
21-228-13:32:49.638 00 SCX_CPU1_MD_SY/1153         else
21-228-13:32:49.638 00 SCX_CPU1_MD_SY/1154           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:32:49.638 00 SCX_CPU1_MD_SY/1159           endif
21-228-13:32:49.638 00 SCX_CPU1_MD_SY/1160         endif
21-228-13:32:49.638 00 SCX_CPU1_MD_SY/1161       enddo
21-228-13:32:49.638 00 SCX_CPU1_MD_SY/1145       for j = 1 to 6 do
21-228-13:32:49.638 00 SCX_CPU1_MD_SY/1146         if (dwelldata[i-1,j] >= 252) then
21-228-13:32:49.638 00 SCX_CPU1_MD_SY/1153         else
21-228-13:32:49.638 00 SCX_CPU1_MD_SY/1154           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:32:49.638 00 SCX_CPU1_MD_SY/1159           endif
21-228-13:32:49.638 00 SCX_CPU1_MD_SY/1160         endif
21-228-13:32:49.638 00 SCX_CPU1_MD_SY/1161       enddo
21-228-13:32:49.639 00 SCX_CPU1_MD_SY/1145       for j = 1 to 6 do
21-228-13:32:49.639 00 SCX_CPU1_MD_SY/1146         if (dwelldata[i-1,j] >= 252) then
21-228-13:32:49.639 00 SCX_CPU1_MD_SY/1153         else
21-228-13:32:49.639 00 SCX_CPU1_MD_SY/1154           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:32:49.639 00 SCX_CPU1_MD_SY/1159           endif
21-228-13:32:49.639 00 SCX_CPU1_MD_SY/1160         endif
21-228-13:32:49.639 00 SCX_CPU1_MD_SY/1161       enddo
21-228-13:32:49.639 00 SCX_CPU1_MD_SY/1145       for j = 1 to 6 do
21-228-13:32:49.639 00 SCX_CPU1_MD_SY/1146         if (dwelldata[i-1,j] >= 252) then
21-228-13:32:49.639 00 SCX_CPU1_MD_SY/1153         else
21-228-13:32:49.639 00 SCX_CPU1_MD_SY/1154           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:32:49.639 00 SCX_CPU1_MD_SY/1159           endif
21-228-13:32:49.639 00 SCX_CPU1_MD_SY/1160         endif
21-228-13:32:49.639 00 SCX_CPU1_MD_SY/1161       enddo
21-228-13:32:49.639 00 SCX_CPU1_MD_SY/1145       for j = 1 to 6 do
21-228-13:32:49.640 00 SCX_CPU1_MD_SY/1146         if (dwelldata[i-1,j] >= 252) then
21-228-13:32:49.640 00 SCX_CPU1_MD_SY/1153         else
21-228-13:32:49.640 00 SCX_CPU1_MD_SY/1154           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:32:49.640 00 SCX_CPU1_MD_SY/1159           endif
21-228-13:32:49.640 00 SCX_CPU1_MD_SY/1160         endif
21-228-13:32:49.640 00 SCX_CPU1_MD_SY/1161       enddo
21-228-13:32:49.640 00 SCX_CPU1_MD_SY/1145       for j = 1 to 6 do
21-228-13:32:49.640 00 SCX_CPU1_MD_SY/1146         if (dwelldata[i-1,j] >= 252) then
21-228-13:32:49.640 00 SCX_CPU1_MD_SY/1153         else
21-228-13:32:49.640 00 SCX_CPU1_MD_SY/1154           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:32:49.640 00 SCX_CPU1_MD_SY/1159           endif
21-228-13:32:49.640 00 SCX_CPU1_MD_SY/1160         endif
21-228-13:32:49.640 00 SCX_CPU1_MD_SY/1161       enddo
21-228-13:32:49.640 00 SCX_CPU1_MD_SY/1145       for j = 1 to 6 do
21-228-13:32:49.640 00 SCX_CPU1_MD_SY/1162       if (dwelldata[i,7] <> 0) or (dwelldata[i,8] <> 0) or (dwelldata[i,9] <> 0) or (dwelldata[i,10] <> 0) then
21-228-13:32:49.641 00 SCX_CPU1_MD_SY/1165       endif
21-228-13:32:49.641 00 SCX_CPU1_MD_SY/1166     enddo
21-228-13:32:49.641 00 SCX_CPU1_MD_SY/1144     for i = 2 to 15 do
21-228-13:32:49.641 00 SCX_CPU1_MD_SY/1145       for j = 1 to 6 do
21-228-13:32:49.641 00 SCX_CPU1_MD_SY/1146         if (dwelldata[i-1,j] >= 252) then
21-228-13:32:49.641 00 SCX_CPU1_MD_SY/1153         else
21-228-13:32:49.641 00 SCX_CPU1_MD_SY/1154           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:32:49.641 00 SCX_CPU1_MD_SY/1159           endif
21-228-13:32:49.641 00 SCX_CPU1_MD_SY/1160         endif
21-228-13:32:49.641 00 SCX_CPU1_MD_SY/1161       enddo
21-228-13:32:49.641 00 SCX_CPU1_MD_SY/1145       for j = 1 to 6 do
21-228-13:32:49.641 00 SCX_CPU1_MD_SY/1146         if (dwelldata[i-1,j] >= 252) then
21-228-13:32:49.641 00 SCX_CPU1_MD_SY/1153         else
21-228-13:32:49.641 00 SCX_CPU1_MD_SY/1154           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:32:49.641 00 SCX_CPU1_MD_SY/1159           endif
21-228-13:32:49.642 00 SCX_CPU1_MD_SY/1160         endif
21-228-13:32:49.642 00 SCX_CPU1_MD_SY/1161       enddo
21-228-13:32:49.642 00 SCX_CPU1_MD_SY/1145       for j = 1 to 6 do
21-228-13:32:49.642 00 SCX_CPU1_MD_SY/1146         if (dwelldata[i-1,j] >= 252) then
21-228-13:32:49.642 00 SCX_CPU1_MD_SY/1153         else
21-228-13:32:49.642 00 SCX_CPU1_MD_SY/1154           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:32:49.642 00 SCX_CPU1_MD_SY/1159           endif
21-228-13:32:49.642 00 SCX_CPU1_MD_SY/1160         endif
21-228-13:32:49.642 00 SCX_CPU1_MD_SY/1161       enddo
21-228-13:32:49.642 00 SCX_CPU1_MD_SY/1145       for j = 1 to 6 do
21-228-13:32:49.642 00 SCX_CPU1_MD_SY/1146         if (dwelldata[i-1,j] >= 252) then
21-228-13:32:49.642 00 SCX_CPU1_MD_SY/1153         else
21-228-13:32:49.642 00 SCX_CPU1_MD_SY/1154           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:32:49.642 00 SCX_CPU1_MD_SY/1159           endif
21-228-13:32:49.642 00 SCX_CPU1_MD_SY/1160         endif
21-228-13:32:49.642 00 SCX_CPU1_MD_SY/1161       enddo
21-228-13:32:49.643 00 SCX_CPU1_MD_SY/1145       for j = 1 to 6 do
21-228-13:32:49.643 00 SCX_CPU1_MD_SY/1146         if (dwelldata[i-1,j] >= 252) then
21-228-13:32:49.643 00 SCX_CPU1_MD_SY/1153         else
21-228-13:32:49.643 00 SCX_CPU1_MD_SY/1154           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:32:49.643 00 SCX_CPU1_MD_SY/1159           endif
21-228-13:32:49.643 00 SCX_CPU1_MD_SY/1160         endif
21-228-13:32:49.643 00 SCX_CPU1_MD_SY/1161       enddo
21-228-13:32:49.643 00 SCX_CPU1_MD_SY/1145       for j = 1 to 6 do
21-228-13:32:49.643 00 SCX_CPU1_MD_SY/1146         if (dwelldata[i-1,j] >= 252) then
21-228-13:32:49.643 00 SCX_CPU1_MD_SY/1153         else
21-228-13:32:49.643 00 SCX_CPU1_MD_SY/1154           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:32:49.643 00 SCX_CPU1_MD_SY/1159           endif
21-228-13:32:49.643 00 SCX_CPU1_MD_SY/1160         endif
21-228-13:32:49.643 00 SCX_CPU1_MD_SY/1161       enddo
21-228-13:32:49.643 00 SCX_CPU1_MD_SY/1145       for j = 1 to 6 do
21-228-13:32:49.643 00 SCX_CPU1_MD_SY/1162       if (dwelldata[i,7] <> 0) or (dwelldata[i,8] <> 0) or (dwelldata[i,9] <> 0) or (dwelldata[i,10] <> 0) then
21-228-13:32:49.644 00 SCX_CPU1_MD_SY/1165       endif
21-228-13:32:49.644 00 SCX_CPU1_MD_SY/1166     enddo
21-228-13:32:49.644 00 SCX_CPU1_MD_SY/1144     for i = 2 to 15 do
21-228-13:32:49.644 00 SCX_CPU1_MD_SY/1145       for j = 1 to 6 do
21-228-13:32:49.644 00 SCX_CPU1_MD_SY/1146         if (dwelldata[i-1,j] >= 252) then
21-228-13:32:49.644 00 SCX_CPU1_MD_SY/1153         else
21-228-13:32:49.644 00 SCX_CPU1_MD_SY/1154           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:32:49.644 00 SCX_CPU1_MD_SY/1159           endif
21-228-13:32:49.644 00 SCX_CPU1_MD_SY/1160         endif
21-228-13:32:49.644 00 SCX_CPU1_MD_SY/1161       enddo
21-228-13:32:49.644 00 SCX_CPU1_MD_SY/1145       for j = 1 to 6 do
21-228-13:32:49.644 00 SCX_CPU1_MD_SY/1146         if (dwelldata[i-1,j] >= 252) then
21-228-13:32:49.644 00 SCX_CPU1_MD_SY/1153         else
21-228-13:32:49.644 00 SCX_CPU1_MD_SY/1154           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:32:49.645 00 SCX_CPU1_MD_SY/1159           endif
21-228-13:32:49.645 00 SCX_CPU1_MD_SY/1160         endif
21-228-13:32:49.645 00 SCX_CPU1_MD_SY/1161       enddo
21-228-13:32:49.645 00 SCX_CPU1_MD_SY/1145       for j = 1 to 6 do
21-228-13:32:49.645 00 SCX_CPU1_MD_SY/1146         if (dwelldata[i-1,j] >= 252) then
21-228-13:32:49.827 00 SCX_CPU1_MD_SY/1153         else
21-228-13:32:49.827 00 SCX_CPU1_MD_SY/1154           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:32:49.827 00 SCX_CPU1_MD_SY/1159           endif
21-228-13:32:49.827 00 SCX_CPU1_MD_SY/1160         endif
21-228-13:32:49.827 00 SCX_CPU1_MD_SY/1161       enddo
21-228-13:32:49.827 00 SCX_CPU1_MD_SY/1145       for j = 1 to 6 do
21-228-13:32:49.827 00 SCX_CPU1_MD_SY/1146         if (dwelldata[i-1,j] >= 252) then
21-228-13:32:49.827 00 SCX_CPU1_MD_SY/1153         else
21-228-13:32:49.827 00 SCX_CPU1_MD_SY/1154           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:32:49.828 00 SCX_CPU1_MD_SY/1159           endif
21-228-13:32:49.828 00 SCX_CPU1_MD_SY/1160         endif
21-228-13:32:49.828 00 SCX_CPU1_MD_SY/1161       enddo
21-228-13:32:49.828 00 SCX_CPU1_MD_SY/1145       for j = 1 to 6 do
21-228-13:32:49.828 00 SCX_CPU1_MD_SY/1146         if (dwelldata[i-1,j] >= 252) then
21-228-13:32:49.828 00 SCX_CPU1_MD_SY/1153         else
21-228-13:32:49.828 00 SCX_CPU1_MD_SY/1154           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:32:49.828 00 SCX_CPU1_MD_SY/1159           endif
21-228-13:32:49.828 00 SCX_CPU1_MD_SY/1160         endif
21-228-13:32:49.828 00 SCX_CPU1_MD_SY/1161       enddo
21-228-13:32:49.828 00 SCX_CPU1_MD_SY/1145       for j = 1 to 6 do
21-228-13:32:49.828 00 SCX_CPU1_MD_SY/1146         if (dwelldata[i-1,j] >= 252) then
21-228-13:32:49.828 00 SCX_CPU1_MD_SY/1153         else
21-228-13:32:49.828 00 SCX_CPU1_MD_SY/1154           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:32:49.829 00 SCX_CPU1_MD_SY/1159           endif
21-228-13:32:49.829 00 SCX_CPU1_MD_SY/1160         endif
21-228-13:32:49.829 00 SCX_CPU1_MD_SY/1161       enddo
21-228-13:32:49.829 00 SCX_CPU1_MD_SY/1145       for j = 1 to 6 do
21-228-13:32:49.829 00 SCX_CPU1_MD_SY/1162       if (dwelldata[i,7] <> 0) or (dwelldata[i,8] <> 0) or (dwelldata[i,9] <> 0) or (dwelldata[i,10] <> 0) then
21-228-13:32:49.829 00 SCX_CPU1_MD_SY/1165       endif
21-228-13:32:49.829 00 SCX_CPU1_MD_SY/1166     enddo
21-228-13:32:49.829 00 SCX_CPU1_MD_SY/1144     for i = 2 to 15 do
21-228-13:32:49.829 00 SCX_CPU1_MD_SY/1145       for j = 1 to 6 do
21-228-13:32:49.829 00 SCX_CPU1_MD_SY/1146         if (dwelldata[i-1,j] >= 252) then
21-228-13:32:49.829 00 SCX_CPU1_MD_SY/1153         else
21-228-13:32:49.830 00 SCX_CPU1_MD_SY/1154           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:32:49.830 00 SCX_CPU1_MD_SY/1159           endif
21-228-13:32:49.830 00 SCX_CPU1_MD_SY/1160         endif
21-228-13:32:49.830 00 SCX_CPU1_MD_SY/1161       enddo
21-228-13:32:49.830 00 SCX_CPU1_MD_SY/1145       for j = 1 to 6 do
21-228-13:32:49.830 00 SCX_CPU1_MD_SY/1146         if (dwelldata[i-1,j] >= 252) then
21-228-13:32:49.830 00 SCX_CPU1_MD_SY/1153         else
21-228-13:32:49.830 00 SCX_CPU1_MD_SY/1154           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:32:49.830 00 SCX_CPU1_MD_SY/1159           endif
21-228-13:32:49.830 00 SCX_CPU1_MD_SY/1160         endif
21-228-13:32:49.830 00 SCX_CPU1_MD_SY/1161       enddo
21-228-13:32:49.830 00 SCX_CPU1_MD_SY/1145       for j = 1 to 6 do
21-228-13:32:49.830 00 SCX_CPU1_MD_SY/1146         if (dwelldata[i-1,j] >= 252) then
21-228-13:32:49.830 00 SCX_CPU1_MD_SY/1153         else
21-228-13:32:49.830 00 SCX_CPU1_MD_SY/1154           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:32:49.831 00 SCX_CPU1_MD_SY/1159           endif
21-228-13:32:49.831 00 SCX_CPU1_MD_SY/1160         endif
21-228-13:32:49.831 00 SCX_CPU1_MD_SY/1161       enddo
21-228-13:32:49.831 00 SCX_CPU1_MD_SY/1145       for j = 1 to 6 do
21-228-13:32:49.831 00 SCX_CPU1_MD_SY/1146         if (dwelldata[i-1,j] >= 252) then
21-228-13:32:49.831 00 SCX_CPU1_MD_SY/1153         else
21-228-13:32:49.831 00 SCX_CPU1_MD_SY/1154           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:32:49.831 00 SCX_CPU1_MD_SY/1159           endif
21-228-13:32:49.831 00 SCX_CPU1_MD_SY/1160         endif
21-228-13:32:49.831 00 SCX_CPU1_MD_SY/1161       enddo
21-228-13:32:49.831 00 SCX_CPU1_MD_SY/1145       for j = 1 to 6 do
21-228-13:32:49.832 00 SCX_CPU1_MD_SY/1146         if (dwelldata[i-1,j] >= 252) then
21-228-13:32:49.832 00 SCX_CPU1_MD_SY/1153         else
21-228-13:32:49.832 00 SCX_CPU1_MD_SY/1154           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:32:49.832 00 SCX_CPU1_MD_SY/1159           endif
21-228-13:32:49.832 00 SCX_CPU1_MD_SY/1160         endif
21-228-13:32:49.832 00 SCX_CPU1_MD_SY/1161       enddo
21-228-13:32:49.832 00 SCX_CPU1_MD_SY/1145       for j = 1 to 6 do
21-228-13:32:49.832 00 SCX_CPU1_MD_SY/1146         if (dwelldata[i-1,j] >= 252) then
21-228-13:32:49.832 00 SCX_CPU1_MD_SY/1153         else
21-228-13:32:49.832 00 SCX_CPU1_MD_SY/1154           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:32:49.832 00 SCX_CPU1_MD_SY/1159           endif
21-228-13:32:49.832 00 SCX_CPU1_MD_SY/1160         endif
21-228-13:32:49.832 00 SCX_CPU1_MD_SY/1161       enddo
21-228-13:32:49.832 00 SCX_CPU1_MD_SY/1145       for j = 1 to 6 do
21-228-13:32:49.833 00 SCX_CPU1_MD_SY/1162       if (dwelldata[i,7] <> 0) or (dwelldata[i,8] <> 0) or (dwelldata[i,9] <> 0) or (dwelldata[i,10] <> 0) then
21-228-13:32:49.833 00 SCX_CPU1_MD_SY/1165       endif
21-228-13:32:49.833 00 SCX_CPU1_MD_SY/1166     enddo
21-228-13:32:49.833 00 SCX_CPU1_MD_SY/1144     for i = 2 to 15 do
21-228-13:32:49.833 00 SCX_CPU1_MD_SY/1145       for j = 1 to 6 do
21-228-13:32:49.833 00 SCX_CPU1_MD_SY/1146         if (dwelldata[i-1,j] >= 252) then
21-228-13:32:49.833 00 SCX_CPU1_MD_SY/1153         else
21-228-13:32:49.833 00 SCX_CPU1_MD_SY/1154           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:32:49.833 00 SCX_CPU1_MD_SY/1159           endif
21-228-13:32:49.833 00 SCX_CPU1_MD_SY/1160         endif
21-228-13:32:49.833 00 SCX_CPU1_MD_SY/1161       enddo
21-228-13:32:49.834 00 SCX_CPU1_MD_SY/1145       for j = 1 to 6 do
21-228-13:32:49.834 00 SCX_CPU1_MD_SY/1146         if (dwelldata[i-1,j] >= 252) then
21-228-13:32:49.834 00 SCX_CPU1_MD_SY/1153         else
21-228-13:32:49.834 00 SCX_CPU1_MD_SY/1154           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:32:49.834 00 SCX_CPU1_MD_SY/1159           endif
21-228-13:32:49.834 00 SCX_CPU1_MD_SY/1160         endif
21-228-13:32:49.834 00 SCX_CPU1_MD_SY/1161       enddo
21-228-13:32:49.834 00 SCX_CPU1_MD_SY/1145       for j = 1 to 6 do
21-228-13:32:49.834 00 SCX_CPU1_MD_SY/1146         if (dwelldata[i-1,j] >= 252) then
21-228-13:32:49.834 00 SCX_CPU1_MD_SY/1153         else
21-228-13:32:49.834 00 SCX_CPU1_MD_SY/1154           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:32:49.835 00 SCX_CPU1_MD_SY/1159           endif
21-228-13:32:49.835 00 SCX_CPU1_MD_SY/1160         endif
21-228-13:32:49.835 00 SCX_CPU1_MD_SY/1161       enddo
21-228-13:32:49.835 00 SCX_CPU1_MD_SY/1145       for j = 1 to 6 do
21-228-13:32:49.835 00 SCX_CPU1_MD_SY/1146         if (dwelldata[i-1,j] >= 252) then
21-228-13:32:49.835 00 SCX_CPU1_MD_SY/1153         else
21-228-13:32:49.835 00 SCX_CPU1_MD_SY/1154           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:32:49.835 00 SCX_CPU1_MD_SY/1159           endif
21-228-13:32:49.835 00 SCX_CPU1_MD_SY/1160         endif
21-228-13:32:49.835 00 SCX_CPU1_MD_SY/1161       enddo
21-228-13:32:49.835 00 SCX_CPU1_MD_SY/1145       for j = 1 to 6 do
21-228-13:32:49.835 00 SCX_CPU1_MD_SY/1146         if (dwelldata[i-1,j] >= 252) then
21-228-13:32:49.835 00 SCX_CPU1_MD_SY/1153         else
21-228-13:32:49.835 00 SCX_CPU1_MD_SY/1154           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:32:49.835 00 SCX_CPU1_MD_SY/1159           endif
21-228-13:32:49.835 00 SCX_CPU1_MD_SY/1160         endif
21-228-13:32:49.836 00 SCX_CPU1_MD_SY/1161       enddo
21-228-13:32:49.836 00 SCX_CPU1_MD_SY/1145       for j = 1 to 6 do
21-228-13:32:49.836 00 SCX_CPU1_MD_SY/1146         if (dwelldata[i-1,j] >= 252) then
21-228-13:32:49.836 00 SCX_CPU1_MD_SY/1153         else
21-228-13:32:49.836 00 SCX_CPU1_MD_SY/1154           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:32:49.836 00 SCX_CPU1_MD_SY/1159           endif
21-228-13:32:49.836 00 SCX_CPU1_MD_SY/1160         endif
21-228-13:32:49.836 00 SCX_CPU1_MD_SY/1161       enddo
21-228-13:32:49.836 00 SCX_CPU1_MD_SY/1145       for j = 1 to 6 do
21-228-13:32:49.836 00 SCX_CPU1_MD_SY/1162       if (dwelldata[i,7] <> 0) or (dwelldata[i,8] <> 0) or (dwelldata[i,9] <> 0) or (dwelldata[i,10] <> 0) then
21-228-13:32:49.836 00 SCX_CPU1_MD_SY/1165       endif
21-228-13:32:49.836 00 SCX_CPU1_MD_SY/1166     enddo
21-228-13:32:49.836 00 SCX_CPU1_MD_SY/1144     for i = 2 to 15 do
21-228-13:32:49.836 00 SCX_CPU1_MD_SY/1145       for j = 1 to 6 do
21-228-13:32:49.836 00 SCX_CPU1_MD_SY/1146         if (dwelldata[i-1,j] >= 252) then
21-228-13:32:49.837 00 SCX_CPU1_MD_SY/1153         else
21-228-13:32:49.837 00 SCX_CPU1_MD_SY/1154           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:32:49.837 00 SCX_CPU1_MD_SY/1159           endif
21-228-13:32:49.837 00 SCX_CPU1_MD_SY/1160         endif
21-228-13:32:49.837 00 SCX_CPU1_MD_SY/1161       enddo
21-228-13:32:49.837 00 SCX_CPU1_MD_SY/1145       for j = 1 to 6 do
21-228-13:32:49.837 00 SCX_CPU1_MD_SY/1146         if (dwelldata[i-1,j] >= 252) then
21-228-13:32:49.837 00 SCX_CPU1_MD_SY/1153         else
21-228-13:32:49.837 00 SCX_CPU1_MD_SY/1154           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:32:49.837 00 SCX_CPU1_MD_SY/1159           endif
21-228-13:32:49.837 00 SCX_CPU1_MD_SY/1160         endif
21-228-13:32:49.837 00 SCX_CPU1_MD_SY/1161       enddo
21-228-13:32:49.837 00 SCX_CPU1_MD_SY/1145       for j = 1 to 6 do
21-228-13:32:49.837 00 SCX_CPU1_MD_SY/1146         if (dwelldata[i-1,j] >= 252) then
21-228-13:32:49.838 00 SCX_CPU1_MD_SY/1153         else
21-228-13:32:49.838 00 SCX_CPU1_MD_SY/1154           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:32:49.838 00 SCX_CPU1_MD_SY/1159           endif
21-228-13:32:49.838 00 SCX_CPU1_MD_SY/1160         endif
21-228-13:32:49.838 00 SCX_CPU1_MD_SY/1161       enddo
21-228-13:32:49.838 00 SCX_CPU1_MD_SY/1145       for j = 1 to 6 do
21-228-13:32:49.838 00 SCX_CPU1_MD_SY/1146         if (dwelldata[i-1,j] >= 252) then
21-228-13:32:49.838 00 SCX_CPU1_MD_SY/1153         else
21-228-13:32:49.838 00 SCX_CPU1_MD_SY/1154           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:32:49.838 00 SCX_CPU1_MD_SY/1159           endif
21-228-13:32:49.838 00 SCX_CPU1_MD_SY/1160         endif
21-228-13:32:49.838 00 SCX_CPU1_MD_SY/1161       enddo
21-228-13:32:49.838 00 SCX_CPU1_MD_SY/1145       for j = 1 to 6 do
21-228-13:32:49.838 00 SCX_CPU1_MD_SY/1146         if (dwelldata[i-1,j] >= 252) then
21-228-13:32:49.839 00 SCX_CPU1_MD_SY/1153         else
21-228-13:32:49.839 00 SCX_CPU1_MD_SY/1154           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:32:49.839 00 SCX_CPU1_MD_SY/1159           endif
21-228-13:32:49.839 00 SCX_CPU1_MD_SY/1160         endif
21-228-13:32:49.839 00 SCX_CPU1_MD_SY/1161       enddo
21-228-13:32:49.839 00 SCX_CPU1_MD_SY/1145       for j = 1 to 6 do
21-228-13:32:49.839 00 SCX_CPU1_MD_SY/1146         if (dwelldata[i-1,j] >= 252) then
21-228-13:32:49.839 00 SCX_CPU1_MD_SY/1153         else
21-228-13:32:49.839 00 SCX_CPU1_MD_SY/1154           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:32:49.839 00 SCX_CPU1_MD_SY/1159           endif
21-228-13:32:49.839 00 SCX_CPU1_MD_SY/1160         endif
21-228-13:32:49.839 00 SCX_CPU1_MD_SY/1161       enddo
21-228-13:32:49.840 00 SCX_CPU1_MD_SY/1145       for j = 1 to 6 do
21-228-13:32:49.840 00 SCX_CPU1_MD_SY/1162       if (dwelldata[i,7] <> 0) or (dwelldata[i,8] <> 0) or (dwelldata[i,9] <> 0) or (dwelldata[i,10] <> 0) then
21-228-13:32:49.840 00 SCX_CPU1_MD_SY/1165       endif
21-228-13:32:49.840 00 SCX_CPU1_MD_SY/1166     enddo
21-228-13:32:49.840 00 SCX_CPU1_MD_SY/1144     for i = 2 to 15 do
21-228-13:32:49.840 00 SCX_CPU1_MD_SY/1145       for j = 1 to 6 do
21-228-13:32:49.840 00 SCX_CPU1_MD_SY/1146         if (dwelldata[i-1,j] >= 252) then
21-228-13:32:49.840 00 SCX_CPU1_MD_SY/1153         else
21-228-13:32:49.840 00 SCX_CPU1_MD_SY/1154           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:32:49.840 00 SCX_CPU1_MD_SY/1159           endif
21-228-13:32:49.840 00 SCX_CPU1_MD_SY/1160         endif
21-228-13:32:49.840 00 SCX_CPU1_MD_SY/1161       enddo
21-228-13:32:49.841 00 SCX_CPU1_MD_SY/1145       for j = 1 to 6 do
21-228-13:32:49.841 00 SCX_CPU1_MD_SY/1146         if (dwelldata[i-1,j] >= 252) then
21-228-13:32:49.841 00 SCX_CPU1_MD_SY/1153         else
21-228-13:32:49.841 00 SCX_CPU1_MD_SY/1154           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:32:49.841 00 SCX_CPU1_MD_SY/1159           endif
21-228-13:32:49.841 00 SCX_CPU1_MD_SY/1160         endif
21-228-13:32:49.841 00 SCX_CPU1_MD_SY/1161       enddo
21-228-13:32:49.841 00 SCX_CPU1_MD_SY/1145       for j = 1 to 6 do
21-228-13:32:49.841 00 SCX_CPU1_MD_SY/1146         if (dwelldata[i-1,j] >= 252) then
21-228-13:32:49.841 00 SCX_CPU1_MD_SY/1153         else
21-228-13:32:49.841 00 SCX_CPU1_MD_SY/1154           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:32:49.842 00 SCX_CPU1_MD_SY/1159           endif
21-228-13:32:49.842 00 SCX_CPU1_MD_SY/1160         endif
21-228-13:32:49.842 00 SCX_CPU1_MD_SY/1161       enddo
21-228-13:32:49.842 00 SCX_CPU1_MD_SY/1145       for j = 1 to 6 do
21-228-13:32:49.842 00 SCX_CPU1_MD_SY/1146         if (dwelldata[i-1,j] >= 252) then
21-228-13:32:49.842 00 SCX_CPU1_MD_SY/1153         else
21-228-13:32:49.842 00 SCX_CPU1_MD_SY/1154           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:32:49.842 00 SCX_CPU1_MD_SY/1159           endif
21-228-13:32:49.842 00 SCX_CPU1_MD_SY/1160         endif
21-228-13:32:49.842 00 SCX_CPU1_MD_SY/1161       enddo
21-228-13:32:49.842 00 SCX_CPU1_MD_SY/1145       for j = 1 to 6 do
21-228-13:32:49.842 00 SCX_CPU1_MD_SY/1146         if (dwelldata[i-1,j] >= 252) then
21-228-13:32:49.842 00 SCX_CPU1_MD_SY/1153         else
21-228-13:32:49.842 00 SCX_CPU1_MD_SY/1154           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:32:49.843 00 SCX_CPU1_MD_SY/1159           endif
21-228-13:32:49.843 00 SCX_CPU1_MD_SY/1160         endif
21-228-13:32:49.843 00 SCX_CPU1_MD_SY/1161       enddo
21-228-13:32:49.843 00 SCX_CPU1_MD_SY/1145       for j = 1 to 6 do
21-228-13:32:49.843 00 SCX_CPU1_MD_SY/1146         if (dwelldata[i-1,j] >= 252) then
21-228-13:32:49.843 00 SCX_CPU1_MD_SY/1153         else
21-228-13:32:49.843 00 SCX_CPU1_MD_SY/1154           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:32:49.843 00 SCX_CPU1_MD_SY/1159           endif
21-228-13:32:49.843 00 SCX_CPU1_MD_SY/1160         endif
21-228-13:32:49.843 00 SCX_CPU1_MD_SY/1161       enddo
21-228-13:32:49.843 00 SCX_CPU1_MD_SY/1145       for j = 1 to 6 do
21-228-13:32:49.843 00 SCX_CPU1_MD_SY/1162       if (dwelldata[i,7] <> 0) or (dwelldata[i,8] <> 0) or (dwelldata[i,9] <> 0) or (dwelldata[i,10] <> 0) then
21-228-13:32:49.843 00 SCX_CPU1_MD_SY/1165       endif
21-228-13:32:49.843 00 SCX_CPU1_MD_SY/1166     enddo
21-228-13:32:49.844 00 SCX_CPU1_MD_SY/1144     for i = 2 to 15 do
21-228-13:32:49.844 00 SCX_CPU1_MD_SY/1145       for j = 1 to 6 do
21-228-13:32:49.844 00 SCX_CPU1_MD_SY/1146         if (dwelldata[i-1,j] >= 252) then
21-228-13:32:49.844 00 SCX_CPU1_MD_SY/1153         else
21-228-13:32:49.844 00 SCX_CPU1_MD_SY/1154           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:32:49.844 00 SCX_CPU1_MD_SY/1159           endif
21-228-13:32:49.844 00 SCX_CPU1_MD_SY/1160         endif
21-228-13:32:49.844 00 SCX_CPU1_MD_SY/1161       enddo
21-228-13:32:49.844 00 SCX_CPU1_MD_SY/1145       for j = 1 to 6 do
21-228-13:32:49.844 00 SCX_CPU1_MD_SY/1146         if (dwelldata[i-1,j] >= 252) then
21-228-13:32:49.844 00 SCX_CPU1_MD_SY/1153         else
21-228-13:32:49.844 00 SCX_CPU1_MD_SY/1154           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:32:49.844 00 SCX_CPU1_MD_SY/1159           endif
21-228-13:32:49.844 00 SCX_CPU1_MD_SY/1160         endif
21-228-13:32:49.844 00 SCX_CPU1_MD_SY/1161       enddo
21-228-13:32:49.844 00 SCX_CPU1_MD_SY/1145       for j = 1 to 6 do
21-228-13:32:49.844 00 SCX_CPU1_MD_SY/1146         if (dwelldata[i-1,j] >= 252) then
21-228-13:32:49.844 00 SCX_CPU1_MD_SY/1153         else
21-228-13:32:49.845 00 SCX_CPU1_MD_SY/1154           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:32:49.845 00 SCX_CPU1_MD_SY/1159           endif
21-228-13:32:49.845 00 SCX_CPU1_MD_SY/1160         endif
21-228-13:32:49.845 00 SCX_CPU1_MD_SY/1161       enddo
21-228-13:32:49.845 00 SCX_CPU1_MD_SY/1145       for j = 1 to 6 do
21-228-13:32:50.169 00 SCX_CPU1_MD_SY/1146         if (dwelldata[i-1,j] >= 252) then
21-228-13:32:50.170 00 SCX_CPU1_MD_SY/1153         else
21-228-13:32:50.170 00 SCX_CPU1_MD_SY/1154           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:32:50.170 00 SCX_CPU1_MD_SY/1159           endif
21-228-13:32:50.170 00 SCX_CPU1_MD_SY/1160         endif
21-228-13:32:50.170 00 SCX_CPU1_MD_SY/1161       enddo
21-228-13:32:50.170 00 SCX_CPU1_MD_SY/1145       for j = 1 to 6 do
21-228-13:32:50.170 00 SCX_CPU1_MD_SY/1146         if (dwelldata[i-1,j] >= 252) then
21-228-13:32:50.170 00 SCX_CPU1_MD_SY/1153         else
21-228-13:32:50.170 00 SCX_CPU1_MD_SY/1154           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:32:50.170 00 SCX_CPU1_MD_SY/1159           endif
21-228-13:32:50.170 00 SCX_CPU1_MD_SY/1160         endif
21-228-13:32:50.170 00 SCX_CPU1_MD_SY/1161       enddo
21-228-13:32:50.170 00 SCX_CPU1_MD_SY/1145       for j = 1 to 6 do
21-228-13:32:50.170 00 SCX_CPU1_MD_SY/1146         if (dwelldata[i-1,j] >= 252) then
21-228-13:32:50.170 00 SCX_CPU1_MD_SY/1153         else
21-228-13:32:50.170 00 SCX_CPU1_MD_SY/1154           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:32:50.171 00 SCX_CPU1_MD_SY/1159           endif
21-228-13:32:50.171 00 SCX_CPU1_MD_SY/1160         endif
21-228-13:32:50.171 00 SCX_CPU1_MD_SY/1161       enddo
21-228-13:32:50.171 00 SCX_CPU1_MD_SY/1145       for j = 1 to 6 do
21-228-13:32:50.171 00 SCX_CPU1_MD_SY/1162       if (dwelldata[i,7] <> 0) or (dwelldata[i,8] <> 0) or (dwelldata[i,9] <> 0) or (dwelldata[i,10] <> 0) then
21-228-13:32:50.171 00 SCX_CPU1_MD_SY/1165       endif
21-228-13:32:50.171 00 SCX_CPU1_MD_SY/1166     enddo
21-228-13:32:50.171 00 SCX_CPU1_MD_SY/1144     for i = 2 to 15 do
21-228-13:32:50.171 00 SCX_CPU1_MD_SY/1145       for j = 1 to 6 do
21-228-13:32:50.171 00 SCX_CPU1_MD_SY/1146         if (dwelldata[i-1,j] >= 252) then
21-228-13:32:50.171 00 SCX_CPU1_MD_SY/1153         else
21-228-13:32:50.171 00 SCX_CPU1_MD_SY/1154           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:32:50.171 00 SCX_CPU1_MD_SY/1159           endif
21-228-13:32:50.171 00 SCX_CPU1_MD_SY/1160         endif
21-228-13:32:50.171 00 SCX_CPU1_MD_SY/1161       enddo
21-228-13:32:50.172 00 SCX_CPU1_MD_SY/1145       for j = 1 to 6 do
21-228-13:32:50.172 00 SCX_CPU1_MD_SY/1146         if (dwelldata[i-1,j] >= 252) then
21-228-13:32:50.172 00 SCX_CPU1_MD_SY/1153         else
21-228-13:32:50.172 00 SCX_CPU1_MD_SY/1154           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:32:50.172 00 SCX_CPU1_MD_SY/1159           endif
21-228-13:32:50.172 00 SCX_CPU1_MD_SY/1160         endif
21-228-13:32:50.172 00 SCX_CPU1_MD_SY/1161       enddo
21-228-13:32:50.172 00 SCX_CPU1_MD_SY/1145       for j = 1 to 6 do
21-228-13:32:50.172 00 SCX_CPU1_MD_SY/1146         if (dwelldata[i-1,j] >= 252) then
21-228-13:32:50.172 00 SCX_CPU1_MD_SY/1153         else
21-228-13:32:50.172 00 SCX_CPU1_MD_SY/1154           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:32:50.172 00 SCX_CPU1_MD_SY/1159           endif
21-228-13:32:50.172 00 SCX_CPU1_MD_SY/1160         endif
21-228-13:32:50.172 00 SCX_CPU1_MD_SY/1161       enddo
21-228-13:32:50.172 00 SCX_CPU1_MD_SY/1145       for j = 1 to 6 do
21-228-13:32:50.173 00 SCX_CPU1_MD_SY/1146         if (dwelldata[i-1,j] >= 252) then
21-228-13:32:50.173 00 SCX_CPU1_MD_SY/1153         else
21-228-13:32:50.173 00 SCX_CPU1_MD_SY/1154           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:32:50.173 00 SCX_CPU1_MD_SY/1159           endif
21-228-13:32:50.173 00 SCX_CPU1_MD_SY/1160         endif
21-228-13:32:50.173 00 SCX_CPU1_MD_SY/1161       enddo
21-228-13:32:50.173 00 SCX_CPU1_MD_SY/1145       for j = 1 to 6 do
21-228-13:32:50.173 00 SCX_CPU1_MD_SY/1146         if (dwelldata[i-1,j] >= 252) then
21-228-13:32:50.173 00 SCX_CPU1_MD_SY/1153         else
21-228-13:32:50.173 00 SCX_CPU1_MD_SY/1154           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:32:50.173 00 SCX_CPU1_MD_SY/1159           endif
21-228-13:32:50.173 00 SCX_CPU1_MD_SY/1160         endif
21-228-13:32:50.173 00 SCX_CPU1_MD_SY/1161       enddo
21-228-13:32:50.173 00 SCX_CPU1_MD_SY/1145       for j = 1 to 6 do
21-228-13:32:50.173 00 SCX_CPU1_MD_SY/1146         if (dwelldata[i-1,j] >= 252) then
21-228-13:32:50.173 00 SCX_CPU1_MD_SY/1153         else
21-228-13:32:50.173 00 SCX_CPU1_MD_SY/1154           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:32:50.174 00 SCX_CPU1_MD_SY/1159           endif
21-228-13:32:50.174 00 SCX_CPU1_MD_SY/1160         endif
21-228-13:32:50.174 00 SCX_CPU1_MD_SY/1161       enddo
21-228-13:32:50.174 00 SCX_CPU1_MD_SY/1145       for j = 1 to 6 do
21-228-13:32:50.174 00 SCX_CPU1_MD_SY/1162       if (dwelldata[i,7] <> 0) or (dwelldata[i,8] <> 0) or (dwelldata[i,9] <> 0) or (dwelldata[i,10] <> 0) then
21-228-13:32:50.174 00 SCX_CPU1_MD_SY/1165       endif
21-228-13:32:50.174 00 SCX_CPU1_MD_SY/1166     enddo
21-228-13:32:50.174 00 SCX_CPU1_MD_SY/1144     for i = 2 to 15 do
21-228-13:32:50.174 00 SCX_CPU1_MD_SY/1145       for j = 1 to 6 do
21-228-13:32:50.174 00 SCX_CPU1_MD_SY/1146         if (dwelldata[i-1,j] >= 252) then
21-228-13:32:50.174 00 SCX_CPU1_MD_SY/1153         else
21-228-13:32:50.174 00 SCX_CPU1_MD_SY/1154           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:32:50.174 00 SCX_CPU1_MD_SY/1159           endif
21-228-13:32:50.174 00 SCX_CPU1_MD_SY/1160         endif
21-228-13:32:50.174 00 SCX_CPU1_MD_SY/1161       enddo
21-228-13:32:50.175 00 SCX_CPU1_MD_SY/1145       for j = 1 to 6 do
21-228-13:32:50.175 00 SCX_CPU1_MD_SY/1146         if (dwelldata[i-1,j] >= 252) then
21-228-13:32:50.175 00 SCX_CPU1_MD_SY/1153         else
21-228-13:32:50.175 00 SCX_CPU1_MD_SY/1154           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:32:50.175 00 SCX_CPU1_MD_SY/1159           endif
21-228-13:32:50.175 00 SCX_CPU1_MD_SY/1160         endif
21-228-13:32:50.175 00 SCX_CPU1_MD_SY/1161       enddo
21-228-13:32:50.175 00 SCX_CPU1_MD_SY/1145       for j = 1 to 6 do
21-228-13:32:50.175 00 SCX_CPU1_MD_SY/1146         if (dwelldata[i-1,j] >= 252) then
21-228-13:32:50.175 00 SCX_CPU1_MD_SY/1153         else
21-228-13:32:50.175 00 SCX_CPU1_MD_SY/1154           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:32:50.175 00 SCX_CPU1_MD_SY/1159           endif
21-228-13:32:50.175 00 SCX_CPU1_MD_SY/1160         endif
21-228-13:32:50.175 00 SCX_CPU1_MD_SY/1161       enddo
21-228-13:32:50.175 00 SCX_CPU1_MD_SY/1145       for j = 1 to 6 do
21-228-13:32:50.176 00 SCX_CPU1_MD_SY/1146         if (dwelldata[i-1,j] >= 252) then
21-228-13:32:50.176 00 SCX_CPU1_MD_SY/1153         else
21-228-13:32:50.176 00 SCX_CPU1_MD_SY/1154           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:32:50.176 00 SCX_CPU1_MD_SY/1159           endif
21-228-13:32:50.176 00 SCX_CPU1_MD_SY/1160         endif
21-228-13:32:50.176 00 SCX_CPU1_MD_SY/1161       enddo
21-228-13:32:50.176 00 SCX_CPU1_MD_SY/1145       for j = 1 to 6 do
21-228-13:32:50.176 00 SCX_CPU1_MD_SY/1146         if (dwelldata[i-1,j] >= 252) then
21-228-13:32:50.176 00 SCX_CPU1_MD_SY/1153         else
21-228-13:32:50.176 00 SCX_CPU1_MD_SY/1154           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:32:50.176 00 SCX_CPU1_MD_SY/1159           endif
21-228-13:32:50.176 00 SCX_CPU1_MD_SY/1160         endif
21-228-13:32:50.176 00 SCX_CPU1_MD_SY/1161       enddo
21-228-13:32:50.176 00 SCX_CPU1_MD_SY/1145       for j = 1 to 6 do
21-228-13:32:50.176 00 SCX_CPU1_MD_SY/1146         if (dwelldata[i-1,j] >= 252) then
21-228-13:32:50.176 00 SCX_CPU1_MD_SY/1153         else
21-228-13:32:50.176 00 SCX_CPU1_MD_SY/1154           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:32:50.177 00 SCX_CPU1_MD_SY/1159           endif
21-228-13:32:50.177 00 SCX_CPU1_MD_SY/1160         endif
21-228-13:32:50.177 00 SCX_CPU1_MD_SY/1161       enddo
21-228-13:32:50.177 00 SCX_CPU1_MD_SY/1145       for j = 1 to 6 do
21-228-13:32:50.177 00 SCX_CPU1_MD_SY/1162       if (dwelldata[i,7] <> 0) or (dwelldata[i,8] <> 0) or (dwelldata[i,9] <> 0) or (dwelldata[i,10] <> 0) then
21-228-13:32:50.177 00 SCX_CPU1_MD_SY/1165       endif
21-228-13:32:50.177 00 SCX_CPU1_MD_SY/1166     enddo
21-228-13:32:50.177 00 SCX_CPU1_MD_SY/1144     for i = 2 to 15 do
21-228-13:32:50.177 00 SCX_CPU1_MD_SY/1167     
21-228-13:32:50.177 00 SCX_CPU1_MD_SY/1168     if (passed = 1) then
21-228-13:32:50.177 00 SCX_CPU1_MD_SY/1169       write "<*> Passed (3000;3000.2;3001) - Data was as expected and received at the correct rate."
21-228-13:32:50.177 00     SPR-I:OPRO         <*> Passed (3000;3000.2;3001) - Data was as expected and received at the correct rate.
21-228-13:32:50.177 00 SCX_CPU1_MD_SY/1170       ut_setrequirements MD_3000, "P"
21-228-13:32:50.178 00 SCX_CPU1_MD_SY/1171       ut_setrequirements MD_3000_2, "P"
21-228-13:32:50.179 00 SCX_CPU1_MD_SY/1172       ut_setrequirements MD_3001, "P"
21-228-13:32:50.179 00 SCX_CPU1_MD_SY/1178     endif
21-228-13:32:50.179 00 SCX_CPU1_MD_SY/1179     
21-228-13:32:50.179 00 SCX_CPU1_MD_SY/1180     ; Check the sequence of the data. This is dependent on position and length of
21-228-13:32:50.180 00 SCX_CPU1_MD_SY/1181     ; delays as well as changes in the address (offset) of the entries.
21-228-13:32:50.180 00 SCX_CPU1_MD_SY/1182     
21-228-13:32:50.180 00 SCX_CPU1_MD_SY/1183     passed = 1
21-228-13:32:50.180 00 SCX_CPU1_MD_SY/1184     for i = 1 to 15 do
21-228-13:32:50.180 00 SCX_CPU1_MD_SY/1185       for j = 2 to 4 do
21-228-13:32:50.180 00 SCX_CPU1_MD_SY/1186         if (dwelldata[i,j] = 0) then
21-228-13:32:50.180 00 SCX_CPU1_MD_SY/1193         else
21-228-13:32:50.180 00 SCX_CPU1_MD_SY/1194           if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:32:50.180 00 SCX_CPU1_MD_SY/1199           endif
21-228-13:32:50.180 00 SCX_CPU1_MD_SY/1200         endif
21-228-13:32:50.180 00 SCX_CPU1_MD_SY/1201         
21-228-13:32:50.180 00 SCX_CPU1_MD_SY/1202       if (dwelldata[i,5] <= 4) then
21-228-13:32:50.206 00 SCX_CPU1_MD_SY/1209       else
21-228-13:32:50.206 00 SCX_CPU1_MD_SY/1210         if (dwelldata[i,5] - dwelldata[i,4] <> 5) THEN
21-228-13:32:50.206 00 SCX_CPU1_MD_SY/1215         endif
21-228-13:32:50.206 00 SCX_CPU1_MD_SY/1216       endif
21-228-13:32:50.206 00 SCX_CPU1_MD_SY/1217       
21-228-13:32:50.206 00 SCX_CPU1_MD_SY/1218       for j = 6 to 6 do
21-228-13:32:50.207 00 SCX_CPU1_MD_SY/1219         if (dwelldata[i,j] = 0) then
21-228-13:32:50.207 00 SCX_CPU1_MD_SY/1226         else
21-228-13:32:50.207 00 SCX_CPU1_MD_SY/1227           if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:32:50.207 00 SCX_CPU1_MD_SY/1232           endif
21-228-13:32:50.207 00 SCX_CPU1_MD_SY/1233         endif
21-228-13:32:50.207 00 SCX_CPU1_MD_SY/1234       enddo
21-228-13:32:50.207 00 SCX_CPU1_MD_SY/1218       for j = 6 to 6 do
21-228-13:32:50.207 00 SCX_CPU1_MD_SY/1235     
21-228-13:32:50.207 00 SCX_CPU1_MD_SY/1236       enddo
21-228-13:32:50.207 00 SCX_CPU1_MD_SY/1185       for j = 2 to 4 do
21-228-13:32:50.207 00 SCX_CPU1_MD_SY/1237     enddo
21-228-13:32:50.207 00 SCX_CPU1_MD_SY/1184     for i = 1 to 15 do
21-228-13:32:50.207 00 SCX_CPU1_MD_SY/1185       for j = 2 to 4 do
21-228-13:32:50.207 00 SCX_CPU1_MD_SY/1186         if (dwelldata[i,j] = 0) then
21-228-13:32:50.207 00 SCX_CPU1_MD_SY/1193         else
21-228-13:32:50.207 00 SCX_CPU1_MD_SY/1194           if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:32:50.208 00 SCX_CPU1_MD_SY/1199           endif
21-228-13:32:50.209 00 SCX_CPU1_MD_SY/1200         endif
21-228-13:32:50.209 00 SCX_CPU1_MD_SY/1201         
21-228-13:32:50.209 00 SCX_CPU1_MD_SY/1202       if (dwelldata[i,5] <= 4) then
21-228-13:32:50.209 00 SCX_CPU1_MD_SY/1209       else
21-228-13:32:50.209 00 SCX_CPU1_MD_SY/1210         if (dwelldata[i,5] - dwelldata[i,4] <> 5) THEN
21-228-13:32:50.209 00 SCX_CPU1_MD_SY/1215         endif
21-228-13:32:50.209 00 SCX_CPU1_MD_SY/1216       endif
21-228-13:32:50.209 00 SCX_CPU1_MD_SY/1217       
21-228-13:32:50.209 00 SCX_CPU1_MD_SY/1218       for j = 6 to 6 do
21-228-13:32:50.209 00 SCX_CPU1_MD_SY/1219         if (dwelldata[i,j] = 0) then
21-228-13:32:50.209 00 SCX_CPU1_MD_SY/1226         else
21-228-13:32:50.209 00 SCX_CPU1_MD_SY/1227           if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:32:50.209 00 SCX_CPU1_MD_SY/1232           endif
21-228-13:32:50.210 00 SCX_CPU1_MD_SY/1233         endif
21-228-13:32:50.210 00 SCX_CPU1_MD_SY/1234       enddo
21-228-13:32:50.210 00 SCX_CPU1_MD_SY/1218       for j = 6 to 6 do
21-228-13:32:50.210 00 SCX_CPU1_MD_SY/1235     
21-228-13:32:50.210 00 SCX_CPU1_MD_SY/1236       enddo
21-228-13:32:50.210 00 SCX_CPU1_MD_SY/1185       for j = 2 to 4 do
21-228-13:32:50.210 00 SCX_CPU1_MD_SY/1237     enddo
21-228-13:32:50.210 00 SCX_CPU1_MD_SY/1184     for i = 1 to 15 do
21-228-13:32:50.210 00 SCX_CPU1_MD_SY/1185       for j = 2 to 4 do
21-228-13:32:50.210 00 SCX_CPU1_MD_SY/1186         if (dwelldata[i,j] = 0) then
21-228-13:32:50.210 00 SCX_CPU1_MD_SY/1193         else
21-228-13:32:50.210 00 SCX_CPU1_MD_SY/1194           if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:32:50.215 00 SCX_CPU1_MD_SY/1199           endif
21-228-13:32:50.215 00 SCX_CPU1_MD_SY/1200         endif
21-228-13:32:50.215 00 SCX_CPU1_MD_SY/1201         
21-228-13:32:50.215 00 SCX_CPU1_MD_SY/1202       if (dwelldata[i,5] <= 4) then
21-228-13:32:50.215 00 SCX_CPU1_MD_SY/1209       else
21-228-13:32:50.215 00 SCX_CPU1_MD_SY/1210         if (dwelldata[i,5] - dwelldata[i,4] <> 5) THEN
21-228-13:32:50.216 00 SCX_CPU1_MD_SY/1215         endif
21-228-13:32:50.216 00 SCX_CPU1_MD_SY/1216       endif
21-228-13:32:50.216 00 SCX_CPU1_MD_SY/1217       
21-228-13:32:50.216 00 SCX_CPU1_MD_SY/1218       for j = 6 to 6 do
21-228-13:32:50.216 00 SCX_CPU1_MD_SY/1219         if (dwelldata[i,j] = 0) then
21-228-13:32:50.216 00 SCX_CPU1_MD_SY/1226         else
21-228-13:32:50.216 00 SCX_CPU1_MD_SY/1227           if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:32:50.216 00 SCX_CPU1_MD_SY/1232           endif
21-228-13:32:50.216 00 SCX_CPU1_MD_SY/1233         endif
21-228-13:32:50.216 00 SCX_CPU1_MD_SY/1234       enddo
21-228-13:32:50.216 00 SCX_CPU1_MD_SY/1218       for j = 6 to 6 do
21-228-13:32:50.216 00 SCX_CPU1_MD_SY/1235     
21-228-13:32:50.216 00 SCX_CPU1_MD_SY/1236       enddo
21-228-13:32:50.216 00 SCX_CPU1_MD_SY/1185       for j = 2 to 4 do
21-228-13:32:50.216 00 SCX_CPU1_MD_SY/1237     enddo
21-228-13:32:50.217 00 SCX_CPU1_MD_SY/1184     for i = 1 to 15 do
21-228-13:32:50.218 00 SCX_CPU1_MD_SY/1185       for j = 2 to 4 do
21-228-13:32:50.218 00 SCX_CPU1_MD_SY/1186         if (dwelldata[i,j] = 0) then
21-228-13:32:50.218 00 SCX_CPU1_MD_SY/1193         else
21-228-13:32:50.218 00 SCX_CPU1_MD_SY/1194           if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:32:50.218 00 SCX_CPU1_MD_SY/1199           endif
21-228-13:32:50.218 00 SCX_CPU1_MD_SY/1200         endif
21-228-13:32:50.218 00 SCX_CPU1_MD_SY/1201         
21-228-13:32:50.218 00 SCX_CPU1_MD_SY/1202       if (dwelldata[i,5] <= 4) then
21-228-13:32:50.218 00 SCX_CPU1_MD_SY/1209       else
21-228-13:32:50.218 00 SCX_CPU1_MD_SY/1210         if (dwelldata[i,5] - dwelldata[i,4] <> 5) THEN
21-228-13:32:50.218 00 SCX_CPU1_MD_SY/1215         endif
21-228-13:32:50.218 00 SCX_CPU1_MD_SY/1216       endif
21-228-13:32:50.218 00 SCX_CPU1_MD_SY/1217       
21-228-13:32:50.218 00 SCX_CPU1_MD_SY/1218       for j = 6 to 6 do
21-228-13:32:50.218 00 SCX_CPU1_MD_SY/1219         if (dwelldata[i,j] = 0) then
21-228-13:32:50.219 00 SCX_CPU1_MD_SY/1226         else
21-228-13:32:50.219 00 SCX_CPU1_MD_SY/1227           if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:32:50.219 00 SCX_CPU1_MD_SY/1232           endif
21-228-13:32:50.219 00 SCX_CPU1_MD_SY/1233         endif
21-228-13:32:50.219 00 SCX_CPU1_MD_SY/1234       enddo
21-228-13:32:50.219 00 SCX_CPU1_MD_SY/1218       for j = 6 to 6 do
21-228-13:32:50.219 00 SCX_CPU1_MD_SY/1235     
21-228-13:32:50.219 00 SCX_CPU1_MD_SY/1236       enddo
21-228-13:32:50.223 00 SCX_CPU1_MD_SY/1185       for j = 2 to 4 do
21-228-13:32:50.223 00 SCX_CPU1_MD_SY/1237     enddo
21-228-13:32:50.223 00 SCX_CPU1_MD_SY/1184     for i = 1 to 15 do
21-228-13:32:50.223 00 SCX_CPU1_MD_SY/1185       for j = 2 to 4 do
21-228-13:32:50.223 00 SCX_CPU1_MD_SY/1186         if (dwelldata[i,j] = 0) then
21-228-13:32:50.223 00 SCX_CPU1_MD_SY/1193         else
21-228-13:32:50.223 00 SCX_CPU1_MD_SY/1194           if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:32:50.223 00 SCX_CPU1_MD_SY/1199           endif
21-228-13:32:50.223 00 SCX_CPU1_MD_SY/1200         endif
21-228-13:32:50.223 00 SCX_CPU1_MD_SY/1201         
21-228-13:32:50.509 00 SCX_CPU1_MD_SY/1202       if (dwelldata[i,5] <= 4) then
21-228-13:32:50.509 00 SCX_CPU1_MD_SY/1209       else
21-228-13:32:50.509 00 SCX_CPU1_MD_SY/1210         if (dwelldata[i,5] - dwelldata[i,4] <> 5) THEN
21-228-13:32:50.509 00 SCX_CPU1_MD_SY/1215         endif
21-228-13:32:50.509 00 SCX_CPU1_MD_SY/1216       endif
21-228-13:32:50.509 00 SCX_CPU1_MD_SY/1217       
21-228-13:32:50.509 00 SCX_CPU1_MD_SY/1218       for j = 6 to 6 do
21-228-13:32:50.510 00 SCX_CPU1_MD_SY/1219         if (dwelldata[i,j] = 0) then
21-228-13:32:50.510 00 SCX_CPU1_MD_SY/1226         else
21-228-13:32:50.510 00 SCX_CPU1_MD_SY/1227           if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:32:50.510 00 SCX_CPU1_MD_SY/1232           endif
21-228-13:32:50.510 00 SCX_CPU1_MD_SY/1233         endif
21-228-13:32:50.510 00 SCX_CPU1_MD_SY/1234       enddo
21-228-13:32:50.510 00 SCX_CPU1_MD_SY/1218       for j = 6 to 6 do
21-228-13:32:50.510 00 SCX_CPU1_MD_SY/1235     
21-228-13:32:50.510 00 SCX_CPU1_MD_SY/1236       enddo
21-228-13:32:50.510 00 SCX_CPU1_MD_SY/1185       for j = 2 to 4 do
21-228-13:32:50.510 00 SCX_CPU1_MD_SY/1237     enddo
21-228-13:32:50.511 00 SCX_CPU1_MD_SY/1184     for i = 1 to 15 do
21-228-13:32:50.511 00 SCX_CPU1_MD_SY/1185       for j = 2 to 4 do
21-228-13:32:50.511 00 SCX_CPU1_MD_SY/1186         if (dwelldata[i,j] = 0) then
21-228-13:32:50.511 00 SCX_CPU1_MD_SY/1193         else
21-228-13:32:50.511 00 SCX_CPU1_MD_SY/1194           if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:32:50.511 00 SCX_CPU1_MD_SY/1199           endif
21-228-13:32:50.511 00 SCX_CPU1_MD_SY/1200         endif
21-228-13:32:50.511 00 SCX_CPU1_MD_SY/1201         
21-228-13:32:50.511 00 SCX_CPU1_MD_SY/1202       if (dwelldata[i,5] <= 4) then
21-228-13:32:50.511 00 SCX_CPU1_MD_SY/1209       else
21-228-13:32:50.511 00 SCX_CPU1_MD_SY/1210         if (dwelldata[i,5] - dwelldata[i,4] <> 5) THEN
21-228-13:32:50.511 00 SCX_CPU1_MD_SY/1215         endif
21-228-13:32:50.511 00 SCX_CPU1_MD_SY/1216       endif
21-228-13:32:50.511 00 SCX_CPU1_MD_SY/1217       
21-228-13:32:50.511 00 SCX_CPU1_MD_SY/1218       for j = 6 to 6 do
21-228-13:32:50.511 00 SCX_CPU1_MD_SY/1219         if (dwelldata[i,j] = 0) then
21-228-13:32:50.511 00 SCX_CPU1_MD_SY/1226         else
21-228-13:32:50.511 00 SCX_CPU1_MD_SY/1227           if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:32:50.511 00 SCX_CPU1_MD_SY/1232           endif
21-228-13:32:50.511 00 SCX_CPU1_MD_SY/1233         endif
21-228-13:32:50.511 00 SCX_CPU1_MD_SY/1234       enddo
21-228-13:32:50.512 00 SCX_CPU1_MD_SY/1218       for j = 6 to 6 do
21-228-13:32:50.512 00 SCX_CPU1_MD_SY/1235     
21-228-13:32:50.512 00 SCX_CPU1_MD_SY/1236       enddo
21-228-13:32:50.512 00 SCX_CPU1_MD_SY/1185       for j = 2 to 4 do
21-228-13:32:50.512 00 SCX_CPU1_MD_SY/1237     enddo
21-228-13:32:50.512 00 SCX_CPU1_MD_SY/1184     for i = 1 to 15 do
21-228-13:32:50.512 00 SCX_CPU1_MD_SY/1185       for j = 2 to 4 do
21-228-13:32:50.512 00 SCX_CPU1_MD_SY/1186         if (dwelldata[i,j] = 0) then
21-228-13:32:50.512 00 SCX_CPU1_MD_SY/1193         else
21-228-13:32:50.512 00 SCX_CPU1_MD_SY/1194           if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:32:50.512 00 SCX_CPU1_MD_SY/1199           endif
21-228-13:32:50.512 00 SCX_CPU1_MD_SY/1200         endif
21-228-13:32:50.512 00 SCX_CPU1_MD_SY/1201         
21-228-13:32:50.512 00 SCX_CPU1_MD_SY/1202       if (dwelldata[i,5] <= 4) then
21-228-13:32:50.512 00 SCX_CPU1_MD_SY/1209       else
21-228-13:32:50.512 00 SCX_CPU1_MD_SY/1210         if (dwelldata[i,5] - dwelldata[i,4] <> 5) THEN
21-228-13:32:50.512 00 SCX_CPU1_MD_SY/1215         endif
21-228-13:32:50.512 00 SCX_CPU1_MD_SY/1216       endif
21-228-13:32:50.513 00 SCX_CPU1_MD_SY/1217       
21-228-13:32:50.513 00 SCX_CPU1_MD_SY/1218       for j = 6 to 6 do
21-228-13:32:50.513 00 SCX_CPU1_MD_SY/1219         if (dwelldata[i,j] = 0) then
21-228-13:32:50.513 00 SCX_CPU1_MD_SY/1226         else
21-228-13:32:50.513 00 SCX_CPU1_MD_SY/1227           if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:32:50.513 00 SCX_CPU1_MD_SY/1232           endif
21-228-13:32:50.513 00 SCX_CPU1_MD_SY/1233         endif
21-228-13:32:50.513 00 SCX_CPU1_MD_SY/1234       enddo
21-228-13:32:50.513 00 SCX_CPU1_MD_SY/1218       for j = 6 to 6 do
21-228-13:32:50.513 00 SCX_CPU1_MD_SY/1235     
21-228-13:32:50.513 00 SCX_CPU1_MD_SY/1236       enddo
21-228-13:32:50.513 00 SCX_CPU1_MD_SY/1185       for j = 2 to 4 do
21-228-13:32:50.513 00 SCX_CPU1_MD_SY/1237     enddo
21-228-13:32:50.513 00 SCX_CPU1_MD_SY/1184     for i = 1 to 15 do
21-228-13:32:50.513 00 SCX_CPU1_MD_SY/1185       for j = 2 to 4 do
21-228-13:32:50.513 00 SCX_CPU1_MD_SY/1186         if (dwelldata[i,j] = 0) then
21-228-13:32:50.513 00 SCX_CPU1_MD_SY/1193         else
21-228-13:32:50.514 00 SCX_CPU1_MD_SY/1194           if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:32:50.514 00 SCX_CPU1_MD_SY/1199           endif
21-228-13:32:50.514 00 SCX_CPU1_MD_SY/1200         endif
21-228-13:32:50.514 00 SCX_CPU1_MD_SY/1201         
21-228-13:32:50.514 00 SCX_CPU1_MD_SY/1202       if (dwelldata[i,5] <= 4) then
21-228-13:32:50.514 00 SCX_CPU1_MD_SY/1209       else
21-228-13:32:50.514 00 SCX_CPU1_MD_SY/1210         if (dwelldata[i,5] - dwelldata[i,4] <> 5) THEN
21-228-13:32:50.514 00 SCX_CPU1_MD_SY/1215         endif
21-228-13:32:50.514 00 SCX_CPU1_MD_SY/1216       endif
21-228-13:32:50.514 00 SCX_CPU1_MD_SY/1217       
21-228-13:32:50.514 00 SCX_CPU1_MD_SY/1218       for j = 6 to 6 do
21-228-13:32:50.514 00 SCX_CPU1_MD_SY/1219         if (dwelldata[i,j] = 0) then
21-228-13:32:50.514 00 SCX_CPU1_MD_SY/1226         else
21-228-13:32:50.514 00 SCX_CPU1_MD_SY/1227           if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:32:50.514 00 SCX_CPU1_MD_SY/1232           endif
21-228-13:32:50.514 00 SCX_CPU1_MD_SY/1233         endif
21-228-13:32:50.514 00 SCX_CPU1_MD_SY/1234       enddo
21-228-13:32:50.514 00 SCX_CPU1_MD_SY/1218       for j = 6 to 6 do
21-228-13:32:50.514 00 SCX_CPU1_MD_SY/1235     
21-228-13:32:50.514 00 SCX_CPU1_MD_SY/1236       enddo
21-228-13:32:50.514 00 SCX_CPU1_MD_SY/1185       for j = 2 to 4 do
21-228-13:32:50.515 00 SCX_CPU1_MD_SY/1237     enddo
21-228-13:32:50.515 00 SCX_CPU1_MD_SY/1184     for i = 1 to 15 do
21-228-13:32:50.515 00 SCX_CPU1_MD_SY/1185       for j = 2 to 4 do
21-228-13:32:50.515 00 SCX_CPU1_MD_SY/1186         if (dwelldata[i,j] = 0) then
21-228-13:32:50.515 00 SCX_CPU1_MD_SY/1193         else
21-228-13:32:50.515 00 SCX_CPU1_MD_SY/1194           if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:32:50.515 00 SCX_CPU1_MD_SY/1199           endif
21-228-13:32:50.515 00 SCX_CPU1_MD_SY/1200         endif
21-228-13:32:50.515 00 SCX_CPU1_MD_SY/1201         
21-228-13:32:50.515 00 SCX_CPU1_MD_SY/1202       if (dwelldata[i,5] <= 4) then
21-228-13:32:50.515 00 SCX_CPU1_MD_SY/1209       else
21-228-13:32:50.515 00 SCX_CPU1_MD_SY/1210         if (dwelldata[i,5] - dwelldata[i,4] <> 5) THEN
21-228-13:32:50.515 00 SCX_CPU1_MD_SY/1215         endif
21-228-13:32:50.515 00 SCX_CPU1_MD_SY/1216       endif
21-228-13:32:50.515 00 SCX_CPU1_MD_SY/1217       
21-228-13:32:50.515 00 SCX_CPU1_MD_SY/1218       for j = 6 to 6 do
21-228-13:32:50.515 00 SCX_CPU1_MD_SY/1219         if (dwelldata[i,j] = 0) then
21-228-13:32:50.515 00 SCX_CPU1_MD_SY/1226         else
21-228-13:32:50.515 00 SCX_CPU1_MD_SY/1227           if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:32:50.515 00 SCX_CPU1_MD_SY/1232           endif
21-228-13:32:50.515 00 SCX_CPU1_MD_SY/1233         endif
21-228-13:32:50.515 00 SCX_CPU1_MD_SY/1234       enddo
21-228-13:32:50.516 00 SCX_CPU1_MD_SY/1218       for j = 6 to 6 do
21-228-13:32:50.516 00 SCX_CPU1_MD_SY/1235     
21-228-13:32:50.516 00 SCX_CPU1_MD_SY/1236       enddo
21-228-13:32:50.516 00 SCX_CPU1_MD_SY/1185       for j = 2 to 4 do
21-228-13:32:50.516 00 SCX_CPU1_MD_SY/1237     enddo
21-228-13:32:50.516 00 SCX_CPU1_MD_SY/1184     for i = 1 to 15 do
21-228-13:32:50.516 00 SCX_CPU1_MD_SY/1185       for j = 2 to 4 do
21-228-13:32:50.516 00 SCX_CPU1_MD_SY/1186         if (dwelldata[i,j] = 0) then
21-228-13:32:50.516 00 SCX_CPU1_MD_SY/1193         else
21-228-13:32:50.516 00 SCX_CPU1_MD_SY/1194           if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:32:50.516 00 SCX_CPU1_MD_SY/1199           endif
21-228-13:32:50.516 00 SCX_CPU1_MD_SY/1200         endif
21-228-13:32:50.516 00 SCX_CPU1_MD_SY/1201         
21-228-13:32:50.516 00 SCX_CPU1_MD_SY/1202       if (dwelldata[i,5] <= 4) then
21-228-13:32:50.516 00 SCX_CPU1_MD_SY/1209       else
21-228-13:32:50.517 00 SCX_CPU1_MD_SY/1210         if (dwelldata[i,5] - dwelldata[i,4] <> 5) THEN
21-228-13:32:50.517 00 SCX_CPU1_MD_SY/1215         endif
21-228-13:32:50.517 00 SCX_CPU1_MD_SY/1216       endif
21-228-13:32:50.517 00 SCX_CPU1_MD_SY/1217       
21-228-13:32:50.517 00 SCX_CPU1_MD_SY/1218       for j = 6 to 6 do
21-228-13:32:50.517 00 SCX_CPU1_MD_SY/1219         if (dwelldata[i,j] = 0) then
21-228-13:32:50.517 00 SCX_CPU1_MD_SY/1226         else
21-228-13:32:50.517 00 SCX_CPU1_MD_SY/1227           if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:32:50.517 00 SCX_CPU1_MD_SY/1232           endif
21-228-13:32:50.517 00 SCX_CPU1_MD_SY/1233         endif
21-228-13:32:50.517 00 SCX_CPU1_MD_SY/1234       enddo
21-228-13:32:50.517 00 SCX_CPU1_MD_SY/1218       for j = 6 to 6 do
21-228-13:32:50.517 00 SCX_CPU1_MD_SY/1235     
21-228-13:32:50.517 00 SCX_CPU1_MD_SY/1236       enddo
21-228-13:32:50.517 00 SCX_CPU1_MD_SY/1185       for j = 2 to 4 do
21-228-13:32:50.517 00 SCX_CPU1_MD_SY/1237     enddo
21-228-13:32:50.517 00 SCX_CPU1_MD_SY/1184     for i = 1 to 15 do
21-228-13:32:50.518 00 SCX_CPU1_MD_SY/1185       for j = 2 to 4 do
21-228-13:32:50.518 00 SCX_CPU1_MD_SY/1186         if (dwelldata[i,j] = 0) then
21-228-13:32:50.518 00 SCX_CPU1_MD_SY/1193         else
21-228-13:32:50.518 00 SCX_CPU1_MD_SY/1194           if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:32:50.518 00 SCX_CPU1_MD_SY/1199           endif
21-228-13:32:50.518 00 SCX_CPU1_MD_SY/1200         endif
21-228-13:32:50.518 00 SCX_CPU1_MD_SY/1201         
21-228-13:32:50.518 00 SCX_CPU1_MD_SY/1202       if (dwelldata[i,5] <= 4) then
21-228-13:32:50.518 00 SCX_CPU1_MD_SY/1209       else
21-228-13:32:50.518 00 SCX_CPU1_MD_SY/1210         if (dwelldata[i,5] - dwelldata[i,4] <> 5) THEN
21-228-13:32:50.518 00 SCX_CPU1_MD_SY/1215         endif
21-228-13:32:50.518 00 SCX_CPU1_MD_SY/1216       endif
21-228-13:32:50.518 00 SCX_CPU1_MD_SY/1217       
21-228-13:32:50.518 00 SCX_CPU1_MD_SY/1218       for j = 6 to 6 do
21-228-13:32:50.518 00 SCX_CPU1_MD_SY/1219         if (dwelldata[i,j] = 0) then
21-228-13:32:50.518 00 SCX_CPU1_MD_SY/1226         else
21-228-13:32:50.518 00 SCX_CPU1_MD_SY/1227           if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:32:50.518 00 SCX_CPU1_MD_SY/1232           endif
21-228-13:32:50.518 00 SCX_CPU1_MD_SY/1233         endif
21-228-13:32:50.518 00 SCX_CPU1_MD_SY/1234       enddo
21-228-13:32:50.518 00 SCX_CPU1_MD_SY/1218       for j = 6 to 6 do
21-228-13:32:50.518 00 SCX_CPU1_MD_SY/1235     
21-228-13:32:50.519 00 SCX_CPU1_MD_SY/1236       enddo
21-228-13:32:50.519 00 SCX_CPU1_MD_SY/1185       for j = 2 to 4 do
21-228-13:32:50.519 00 SCX_CPU1_MD_SY/1237     enddo
21-228-13:32:50.519 00 SCX_CPU1_MD_SY/1184     for i = 1 to 15 do
21-228-13:32:50.519 00 SCX_CPU1_MD_SY/1185       for j = 2 to 4 do
21-228-13:32:50.519 00 SCX_CPU1_MD_SY/1186         if (dwelldata[i,j] = 0) then
21-228-13:32:50.519 00 SCX_CPU1_MD_SY/1193         else
21-228-13:32:50.519 00 SCX_CPU1_MD_SY/1194           if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:32:50.519 00 SCX_CPU1_MD_SY/1199           endif
21-228-13:32:50.519 00 SCX_CPU1_MD_SY/1200         endif
21-228-13:32:50.519 00 SCX_CPU1_MD_SY/1201         
21-228-13:32:50.519 00 SCX_CPU1_MD_SY/1202       if (dwelldata[i,5] <= 4) then
21-228-13:32:50.519 00 SCX_CPU1_MD_SY/1209       else
21-228-13:32:50.519 00 SCX_CPU1_MD_SY/1210         if (dwelldata[i,5] - dwelldata[i,4] <> 5) THEN
21-228-13:32:50.519 00 SCX_CPU1_MD_SY/1215         endif
21-228-13:32:50.519 00 SCX_CPU1_MD_SY/1216       endif
21-228-13:32:50.519 00 SCX_CPU1_MD_SY/1217       
21-228-13:32:50.519 00 SCX_CPU1_MD_SY/1218       for j = 6 to 6 do
21-228-13:32:50.519 00 SCX_CPU1_MD_SY/1219         if (dwelldata[i,j] = 0) then
21-228-13:32:50.519 00 SCX_CPU1_MD_SY/1226         else
21-228-13:32:50.520 00 SCX_CPU1_MD_SY/1227           if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:32:50.520 00 SCX_CPU1_MD_SY/1232           endif
21-228-13:32:50.520 00 SCX_CPU1_MD_SY/1233         endif
21-228-13:32:50.520 00 SCX_CPU1_MD_SY/1234       enddo
21-228-13:32:50.520 00 SCX_CPU1_MD_SY/1218       for j = 6 to 6 do
21-228-13:32:50.520 00 SCX_CPU1_MD_SY/1235     
21-228-13:32:50.520 00 SCX_CPU1_MD_SY/1236       enddo
21-228-13:32:50.520 00 SCX_CPU1_MD_SY/1185       for j = 2 to 4 do
21-228-13:32:50.520 00 SCX_CPU1_MD_SY/1237     enddo
21-228-13:32:50.520 00 SCX_CPU1_MD_SY/1184     for i = 1 to 15 do
21-228-13:32:50.520 00 SCX_CPU1_MD_SY/1185       for j = 2 to 4 do
21-228-13:32:50.520 00 SCX_CPU1_MD_SY/1186         if (dwelldata[i,j] = 0) then
21-228-13:32:50.520 00 SCX_CPU1_MD_SY/1193         else
21-228-13:32:50.520 00 SCX_CPU1_MD_SY/1194           if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:32:50.520 00 SCX_CPU1_MD_SY/1199           endif
21-228-13:32:50.520 00 SCX_CPU1_MD_SY/1200         endif
21-228-13:32:50.520 00 SCX_CPU1_MD_SY/1201         
21-228-13:32:50.521 00 SCX_CPU1_MD_SY/1202       if (dwelldata[i,5] <= 4) then
21-228-13:32:50.521 00 SCX_CPU1_MD_SY/1209       else
21-228-13:32:50.521 00 SCX_CPU1_MD_SY/1210         if (dwelldata[i,5] - dwelldata[i,4] <> 5) THEN
21-228-13:32:50.521 00 SCX_CPU1_MD_SY/1215         endif
21-228-13:32:50.521 00 SCX_CPU1_MD_SY/1216       endif
21-228-13:32:50.521 00 SCX_CPU1_MD_SY/1217       
21-228-13:32:50.521 00 SCX_CPU1_MD_SY/1218       for j = 6 to 6 do
21-228-13:32:50.521 00 SCX_CPU1_MD_SY/1219         if (dwelldata[i,j] = 0) then
21-228-13:32:50.521 00 SCX_CPU1_MD_SY/1226         else
21-228-13:32:50.521 00 SCX_CPU1_MD_SY/1227           if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:32:50.521 00 SCX_CPU1_MD_SY/1232           endif
21-228-13:32:50.521 00 SCX_CPU1_MD_SY/1233         endif
21-228-13:32:50.521 00 SCX_CPU1_MD_SY/1234       enddo
21-228-13:32:50.521 00 SCX_CPU1_MD_SY/1218       for j = 6 to 6 do
21-228-13:32:50.521 00 SCX_CPU1_MD_SY/1235     
21-228-13:32:50.521 00 SCX_CPU1_MD_SY/1236       enddo
21-228-13:32:50.521 00 SCX_CPU1_MD_SY/1185       for j = 2 to 4 do
21-228-13:32:50.521 00 SCX_CPU1_MD_SY/1237     enddo
21-228-13:32:50.522 00 SCX_CPU1_MD_SY/1184     for i = 1 to 15 do
21-228-13:32:50.522 00 SCX_CPU1_MD_SY/1185       for j = 2 to 4 do
21-228-13:32:50.522 00 SCX_CPU1_MD_SY/1186         if (dwelldata[i,j] = 0) then
21-228-13:32:50.522 00 SCX_CPU1_MD_SY/1193         else
21-228-13:32:50.522 00 SCX_CPU1_MD_SY/1194           if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:32:50.522 00 SCX_CPU1_MD_SY/1199           endif
21-228-13:32:50.522 00 SCX_CPU1_MD_SY/1200         endif
21-228-13:32:50.522 00 SCX_CPU1_MD_SY/1201         
21-228-13:32:50.522 00 SCX_CPU1_MD_SY/1202       if (dwelldata[i,5] <= 4) then
21-228-13:32:50.522 00 SCX_CPU1_MD_SY/1209       else
21-228-13:32:50.522 00 SCX_CPU1_MD_SY/1210         if (dwelldata[i,5] - dwelldata[i,4] <> 5) THEN
21-228-13:32:50.522 00 SCX_CPU1_MD_SY/1215         endif
21-228-13:32:50.522 00 SCX_CPU1_MD_SY/1216       endif
21-228-13:32:50.522 00 SCX_CPU1_MD_SY/1217       
21-228-13:32:50.522 00 SCX_CPU1_MD_SY/1218       for j = 6 to 6 do
21-228-13:32:50.522 00 SCX_CPU1_MD_SY/1219         if (dwelldata[i,j] = 0) then
21-228-13:32:50.522 00 SCX_CPU1_MD_SY/1226         else
21-228-13:32:50.522 00 SCX_CPU1_MD_SY/1227           if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:32:50.847 00 SCX_CPU1_MD_SY/1232           endif
21-228-13:32:50.847 00 SCX_CPU1_MD_SY/1233         endif
21-228-13:32:50.847 00 SCX_CPU1_MD_SY/1234       enddo
21-228-13:32:50.847 00 SCX_CPU1_MD_SY/1218       for j = 6 to 6 do
21-228-13:32:50.847 00 SCX_CPU1_MD_SY/1235     
21-228-13:32:50.847 00 SCX_CPU1_MD_SY/1236       enddo
21-228-13:32:50.847 00 SCX_CPU1_MD_SY/1185       for j = 2 to 4 do
21-228-13:32:50.847 00 SCX_CPU1_MD_SY/1237     enddo
21-228-13:32:50.848 00 SCX_CPU1_MD_SY/1184     for i = 1 to 15 do
21-228-13:32:50.848 00 SCX_CPU1_MD_SY/1185       for j = 2 to 4 do
21-228-13:32:50.848 00 SCX_CPU1_MD_SY/1186         if (dwelldata[i,j] = 0) then
21-228-13:32:50.848 00 SCX_CPU1_MD_SY/1193         else
21-228-13:32:50.848 00 SCX_CPU1_MD_SY/1194           if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:32:50.848 00 SCX_CPU1_MD_SY/1199           endif
21-228-13:32:50.848 00 SCX_CPU1_MD_SY/1200         endif
21-228-13:32:50.848 00 SCX_CPU1_MD_SY/1201         
21-228-13:32:50.848 00 SCX_CPU1_MD_SY/1202       if (dwelldata[i,5] <= 4) then
21-228-13:32:50.848 00 SCX_CPU1_MD_SY/1209       else
21-228-13:32:50.848 00 SCX_CPU1_MD_SY/1210         if (dwelldata[i,5] - dwelldata[i,4] <> 5) THEN
21-228-13:32:50.848 00 SCX_CPU1_MD_SY/1215         endif
21-228-13:32:50.848 00 SCX_CPU1_MD_SY/1216       endif
21-228-13:32:50.848 00 SCX_CPU1_MD_SY/1217       
21-228-13:32:50.848 00 SCX_CPU1_MD_SY/1218       for j = 6 to 6 do
21-228-13:32:50.848 00 SCX_CPU1_MD_SY/1219         if (dwelldata[i,j] = 0) then
21-228-13:32:50.848 00 SCX_CPU1_MD_SY/1226         else
21-228-13:32:50.848 00 SCX_CPU1_MD_SY/1227           if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:32:50.849 00 SCX_CPU1_MD_SY/1232           endif
21-228-13:32:50.849 00 SCX_CPU1_MD_SY/1233         endif
21-228-13:32:50.849 00 SCX_CPU1_MD_SY/1234       enddo
21-228-13:32:50.849 00 SCX_CPU1_MD_SY/1218       for j = 6 to 6 do
21-228-13:32:50.849 00 SCX_CPU1_MD_SY/1235     
21-228-13:32:50.849 00 SCX_CPU1_MD_SY/1236       enddo
21-228-13:32:50.849 00 SCX_CPU1_MD_SY/1185       for j = 2 to 4 do
21-228-13:32:50.849 00 SCX_CPU1_MD_SY/1237     enddo
21-228-13:32:50.849 00 SCX_CPU1_MD_SY/1184     for i = 1 to 15 do
21-228-13:32:50.849 00 SCX_CPU1_MD_SY/1238     
21-228-13:32:50.849 00 SCX_CPU1_MD_SY/1239     if (passed = 1) then
21-228-13:32:50.849 00 SCX_CPU1_MD_SY/1240       write "<*> Passed (3000;3000.2;3001) - Data was sequenced as expected."
21-228-13:32:50.849 00     SPR-I:OPRO         <*> Passed (3000;3000.2;3001) - Data was sequenced as expected.
21-228-13:32:50.849 00 SCX_CPU1_MD_SY/1241       ut_setrequirements MD_3000, "P"
21-228-13:32:50.850 00 SCX_CPU1_MD_SY/1242       ut_setrequirements MD_3000_2, "P"
21-228-13:32:50.851 00 SCX_CPU1_MD_SY/1243       ut_setrequirements MD_3001, "P"
21-228-13:32:50.852 00 SCX_CPU1_MD_SY/1249     endif
21-228-13:32:50.852 00 SCX_CPU1_MD_SY/1250     
21-228-13:32:50.852 00 SCX_CPU1_MD_SY/1251     wait 5
21-228-13:32:50.852 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-228-13:32:55.856 00 SCX_CPU1_MD_SY/1252     
21-228-13:32:55.856 00 SCX_CPU1_MD_SY/1253     write ";*********************************************************************"
21-228-13:32:55.856 00     SPR-I:OPRO         ;*********************************************************************
21-228-13:32:55.856 00 SCX_CPU1_MD_SY/1254     write ";  Step 2.3:  Jam Dwell Enabled Table With Valid Symbol, Non-Zero"
21-228-13:32:55.856 00     SPR-I:OPRO         ;  Step 2.3:  Jam Dwell Enabled Table With Valid Symbol, Non-Zero
21-228-13:32:55.856 00 SCX_CPU1_MD_SY/1255     write ";  Offset"
21-228-13:32:55.856 00     SPR-I:OPRO         ;  Offset
21-228-13:32:55.856 00 SCX_CPU1_MD_SY/1256     write ";********************************************************************"
21-228-13:32:55.856 00     SPR-I:OPRO         ;********************************************************************
21-228-13:32:55.857 00 SCX_CPU1_MD_SY/1257     write ";  Step 2.3.1:  Send Start Dwell command, enabling THIRD dwell"
21-228-13:32:55.857 00     SPR-I:OPRO         ;  Step 2.3.1:  Send Start Dwell command, enabling THIRD dwell
21-228-13:32:55.857 00 SCX_CPU1_MD_SY/1258     write ";  table"
21-228-13:32:55.857 00     SPR-I:OPRO         ;  table
21-228-13:32:55.857 00 SCX_CPU1_MD_SY/1259     write ";********************************************************************"
21-228-13:32:55.857 00     SPR-I:OPRO         ;********************************************************************
21-228-13:32:55.857 00 SCX_CPU1_MD_SY/1260     write "Opening Dwell Packet 3 Page"
21-228-13:32:55.857 00     SPR-I:OPRO         Opening Dwell Packet 3 Page
21-228-13:32:55.857 00 SCX_CPU1_MD_SY/1261     page scx_cpu1_md_dwell_pkt3
21-228-13:32:55.979 00 SCX_CPU1_MD_SY/1262     
21-228-13:32:55.979 00 SCX_CPU1_MD_SY/1263     ut_setupevents "SCX", "CPU1", {MDAppName}, MD_START_DWELL_INF_EID, "INFO", 1
21-228-13:32:55.981 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:32:55.981 00     SPR-I:OPRO         ; Setup event 1 with MD INFO 12
21-228-13:32:55.981 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:32:55.982 00 SCX_CPU1_MD_SY/1264     
21-228-13:32:55.982 00 SCX_CPU1_MD_SY/1265     ut_sendcmd "SCX_CPU1_MD_StartDwell TableMask=b'0100'"
21-228-13:32:55.986 00     SPR-I:OPRO         Sending command:  SCX_CPU1_MD_StartDwell TableMask=b'0100'
21-228-13:32:56.002 00     SPR-I:OPRO          ; Telemetry update will wait a maximum of 24 seconds
21-228-13:32:56.002 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-228-13:32:56.487 00    TLMH-I:STS          58-012-14:12:18.002 INFO CPU=CPU1 APPNAME=MD EVENT ID=12 Start Dwell Table command processed successfully for table mask 0x0004
21-228-13:32:59.005 00     SPR-I:STTE         WAIT UNTIL completed
21-228-13:32:59.009 00 SCX_CPU1_MD_SY/1266     if (UT_SC_Status = UT_SC_Success) then
21-228-13:32:59.009 00 SCX_CPU1_MD_SY/1267       write "<*> Passed (1004;2000) - Start Dwell command sent properly."
21-228-13:32:59.009 00     SPR-I:OPRO         <*> Passed (1004;2000) - Start Dwell command sent properly.
21-228-13:32:59.009 00 SCX_CPU1_MD_SY/1268       ut_setrequirements MD_1004, "P"
21-228-13:32:59.012 00 SCX_CPU1_MD_SY/1269       ut_setrequirements MD_2000, "P"
21-228-13:32:59.015 00 SCX_CPU1_MD_SY/1274     endif
21-228-13:32:59.015 00 SCX_CPU1_MD_SY/1275     
21-228-13:32:59.016 00 SCX_CPU1_MD_SY/1276     if (SCX_CPU1_find_event[1].num_found_messages = 1) THEN
21-228-13:32:59.016 00 SCX_CPU1_MD_SY/1277       write "<*> Passed (1004) - Event message ",SCX_CPU1_find_event[1].eventid, " received"
21-228-13:32:59.016 00     SPR-I:OPRO         <*> Passed (1004) - Event message 12 received
21-228-13:32:59.016 00 SCX_CPU1_MD_SY/1278       ut_setrequirements MD_1004, "P"
21-228-13:32:59.020 00 SCX_CPU1_MD_SY/1282     endif
21-228-13:32:59.020 00 SCX_CPU1_MD_SY/1283     
21-228-13:32:59.020 00 SCX_CPU1_MD_SY/1284     ; Check MD_EnableMask
21-228-13:32:59.020 00 SCX_CPU1_MD_SY/1285     if (SCX_CPU1_MD_EnableMask = b'0111') then
21-228-13:32:59.069 00 SCX_CPU1_MD_SY/1286       write "<*> Passed (2000) - Third Dwell Table was started, First & Second Dwell Tables still running."
21-228-13:32:59.069 00     SPR-I:OPRO         <*> Passed (2000) - Third Dwell Table was started, First & Second Dwell Tables still running.
21-228-13:32:59.069 00 SCX_CPU1_MD_SY/1287       ut_setrequirements MD_2000, "P"
21-228-13:32:59.070 00 SCX_CPU1_MD_SY/1291     endif
21-228-13:32:59.070 00 SCX_CPU1_MD_SY/1292     
21-228-13:32:59.070 00 SCX_CPU1_MD_SY/1293     write ";********************************************************************"
21-228-13:32:59.070 00     SPR-I:OPRO         ;********************************************************************
21-228-13:32:59.070 00 SCX_CPU1_MD_SY/1294     write ";  Step 2.3.2:  Send Jam Dwell command, modifying an entry in the"
21-228-13:32:59.070 00     SPR-I:OPRO         ;  Step 2.3.2:  Send Jam Dwell command, modifying an entry in the
21-228-13:32:59.070 00 SCX_CPU1_MD_SY/1295     write ";  THIRD table using a valid symbol and a non-zero offset"
21-228-13:32:59.070 00     SPR-I:OPRO         ;  THIRD table using a valid symbol and a non-zero offset
21-228-13:32:59.070 00 SCX_CPU1_MD_SY/1296     write ";********************************************************************"
21-228-13:32:59.070 00     SPR-I:OPRO         ;********************************************************************
21-228-13:32:59.070 00 SCX_CPU1_MD_SY/1297     ; Table summary (initial)
21-228-13:32:59.070 00 SCX_CPU1_MD_SY/1298     ;   Entry#  Length  Delay  Offset
21-228-13:32:59.086 00 SCX_CPU1_MD_SY/1299     ;   1       2       1      testdata_addr+6
21-228-13:32:59.086 00 SCX_CPU1_MD_SY/1300     ;   2       4       0      testdata_addr+8
21-228-13:32:59.086 00 SCX_CPU1_MD_SY/1301     ;   3       0       0      0
21-228-13:32:59.086 00 SCX_CPU1_MD_SY/1302     ;
21-228-13:32:59.086 00 SCX_CPU1_MD_SY/1303     ;  Entries = 2;  Size = 6;  Total Delay = 1
21-228-13:32:59.086 00 SCX_CPU1_MD_SY/1304     
21-228-13:32:59.086 00 SCX_CPU1_MD_SY/1305     ; Table summary (after jam dwell)
21-228-13:32:59.086 00 SCX_CPU1_MD_SY/1306     ;   Entry#  Length  Delay  Offset
21-228-13:32:59.086 00 SCX_CPU1_MD_SY/1307     ;   1       2       1      testdata_addr+6
21-228-13:32:59.086 00 SCX_CPU1_MD_SY/1308     ;   2       4       0      testdata_addr+8
21-228-13:32:59.086 00 SCX_CPU1_MD_SY/1309     ;   3       2       1      TestData+12
21-228-13:32:59.086 00 SCX_CPU1_MD_SY/1310     ;   4       0       0      0
21-228-13:32:59.086 00 SCX_CPU1_MD_SY/1311     ;
21-228-13:32:59.086 00 SCX_CPU1_MD_SY/1312     ;  Entries = 3;  Size = 8;  Total Delay = 2
21-228-13:32:59.087 00 SCX_CPU1_MD_SY/1313     
21-228-13:32:59.087 00 SCX_CPU1_MD_SY/1314     ut_setupevents "SCX", "CPU1", {MDAppName}, MD_JAM_DWELL_INF_EID, "INFO", 1
21-228-13:32:59.088 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:32:59.088 00     SPR-I:OPRO         ; Setup event 1 with MD INFO 30
21-228-13:32:59.088 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:32:59.089 00 SCX_CPU1_MD_SY/1315     
21-228-13:32:59.089 00 SCX_CPU1_MD_SY/1316     workaddress = testdata_addr+104
21-228-13:32:59.089 00 SCX_CPU1_MD_SY/1317     
21-228-13:32:59.089 00 SCX_CPU1_MD_SY/1318     ut_sendcmd "SCX_CPU1_MD_JAMDWELL TableId=3 EntryId=3 FieldLength=2 DwellDelay=1 Offset=12 SymName=""TestData"""
21-228-13:32:59.097 00     SPR-I:OPRO         Sending command:  SCX_CPU1_MD_JAMDWELL TableId=3 EntryId=3 FieldLength=2 DwellDelay=1 Offset=12 SymName="TestData"
21-228-13:32:59.116 00     SPR-I:OPRO          ; Telemetry update will wait a maximum of 24 seconds
21-228-13:32:59.116 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-228-13:32:59.979 00    TLMH-I:STS          58-012-14:12:21.502 INFO CPU=CPU1 APPNAME=MD EVENT ID=30 Successful Jam to Dwell Tbl#3 Entry #3
21-228-13:33:03.121 00     SPR-I:STTE         WAIT UNTIL completed
21-228-13:33:03.124 00 SCX_CPU1_MD_SY/1319     if (UT_SC_Status = UT_SC_Success) then
21-228-13:33:03.125 00 SCX_CPU1_MD_SY/1320       write "<*> Passed (1004,4000,4000.4) - Jam Dwell command sent properly."
21-228-13:33:03.125 00     SPR-I:OPRO         <*> Passed (1004,4000,4000.4) - Jam Dwell command sent properly.
21-228-13:33:03.125 00 SCX_CPU1_MD_SY/1321       ut_setrequirements MD_1004, "P"
21-228-13:33:03.126 00 SCX_CPU1_MD_SY/1322       ut_setrequirements MD_4000, "P"
21-228-13:33:03.127 00 SCX_CPU1_MD_SY/1323       ut_setrequirements MD_4000_4, "P"
21-228-13:33:03.127 00 SCX_CPU1_MD_SY/1329     endif
21-228-13:33:03.128 00 SCX_CPU1_MD_SY/1330     
21-228-13:33:03.128 00 SCX_CPU1_MD_SY/1331     if (SCX_CPU1_find_event[1].num_found_messages = 1) THEN
21-228-13:33:03.128 00 SCX_CPU1_MD_SY/1332       write "<*> Passed (1004) - Event message ",SCX_CPU1_find_event[1].eventid, " received"
21-228-13:33:03.128 00     SPR-I:OPRO         <*> Passed (1004) - Event message 30 received
21-228-13:33:03.128 00 SCX_CPU1_MD_SY/1333       ut_setrequirements MD_1004, "P"
21-228-13:33:03.128 00 SCX_CPU1_MD_SY/1337     endif
21-228-13:33:03.157 00 SCX_CPU1_MD_SY/1338     
21-228-13:33:03.157 00 SCX_CPU1_MD_SY/1339     wait 5
21-228-13:33:03.157 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-228-13:33:08.160 00 SCX_CPU1_MD_SY/1340     
21-228-13:33:08.160 00 SCX_CPU1_MD_SY/1341     write ";********************************************************************"
21-228-13:33:08.161 00     SPR-I:OPRO         ;********************************************************************
21-228-13:33:08.161 00 SCX_CPU1_MD_SY/1342     write ";  Step 2.3.3:  Dump the table to verify that the entry has been"
21-228-13:33:08.161 00     SPR-I:OPRO         ;  Step 2.3.3:  Dump the table to verify that the entry has been
21-228-13:33:08.161 00 SCX_CPU1_MD_SY/1343     write ";  updated"
21-228-13:33:08.161 00     SPR-I:OPRO         ;  updated
21-228-13:33:08.161 00 SCX_CPU1_MD_SY/1344     write ";********************************************************************"
21-228-13:33:08.161 00     SPR-I:OPRO         ;********************************************************************
21-228-13:33:08.161 00 SCX_CPU1_MD_SY/1345     ; Display the Dwell Table #3 page
21-228-13:33:08.161 00 SCX_CPU1_MD_SY/1346     page SCX_CPU1_MD_DWELL_LOAD_TBL3
21-228-13:33:08.256 00 SCX_CPU1_MD_SY/1347     
21-228-13:33:08.256 00 SCX_CPU1_MD_SY/1348     ; Dump the current active dwell load table
21-228-13:33:08.256 00 SCX_CPU1_MD_SY/1349     ut_setupevents SCX, CPU1, CFE_TBL, CFE_TBL_WRITE_DUMP_INF_EID, INFO, 1
21-228-13:33:08.258 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:33:08.258 00     SPR-I:OPRO         ; Setup event 1 with CFE_TBL INFO 14
21-228-13:33:08.258 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:33:08.258 00 SCX_CPU1_MD_SY/1350     
21-228-13:33:08.258 00 SCX_CPU1_MD_SY/1351     cmdcnt = SCX_CPU1_TBL_CMDPC+1
21-228-13:33:08.258 00 SCX_CPU1_MD_SY/1352     
21-228-13:33:08.258 00 SCX_CPU1_MD_SY/1353     s get_tbl_to_cvt (ramDir,MDTblName3,"A","cpu1_symdump_233",hostCPU,dwell_tbl3_load_pkt)
21-228-13:33:08.258 00     SPR-I:STS          Loading file /s/opr/accounts/cfs_test/prc/get_tbl_to_cvt.i
21-228-13:33:08.259 00     SPR-I:STS          Procedure GET_TBL_TO_CVT started
21-228-13:33:08.259 00 GET_TBL_TO_CVT/2        ;
21-228-13:33:08.259 00 GET_TBL_TO_CVT/3        local logging = %liv (log_procedure)
21-228-13:33:08.259 00 GET_TBL_TO_CVT/4        %liv (log_procedure) = FALSE
21-228-13:33:08.264 00     SPR-I:OPRO         Sending Command: /SCX_CPU1_TBL_DUMP ACTIVE DTABLENAME="MD.DWELL_TABLE3" DFILENAME="/ram/cpu1_symdump_233"
21-228-13:33:08.266 00     SPR-I:STTE         Wait mode - waiting 15 seconds ...
21-228-13:33:08.987 00    TLMH-I:STS          58-012-14:12:30.502 INFO CPU=CPU1 APPNAME=CFE_TBL EVENT ID=14 Successfully dumped Table 'MD.DWELL_TABLE3' to '/ram/cpu1_symdump_233'
21-228-13:33:23.276 00     SPR-I:OPRO         
21-228-13:33:23.276 00     SPR-I:OPRO            The TBLNAME is: MD.DWELL_TABLE3
21-228-13:33:23.277 00     SPR-I:OPRO               The APID is: P0FAA
21-228-13:33:23.277 00     SPR-I:OPRO                The CPU is: CPU3
21-228-13:33:23.277 00     SPR-I:OPRO         The IP Address is: 192.168.1.8
21-228-13:33:23.281 00     SPR-I:OPRO         The perl command is: perl /s/opr/accounts/global/tools/ftp.pl RAM:0 cpu1_symdump_233 cpu1_symdump_233 binary 192.168.1.8
21-228-13:33:23.442 00     SPR-I:OPRO         Return code from ftp_file.pl: 0
21-228-13:33:23.443 00     SPR-I:STTE         Wait mode - waiting 15 seconds ...
21-228-13:33:38.451 00     SPR-I:OPRO         
21-228-13:33:38.462 00     SPR-I:OPRO         The unix command is cvt -ws file_list[4010].file_write_time "`date +%y-%j-%T -r /s/opr/accounts/cfs_test/image/cpu1_symdump_233`"
21-228-13:33:38.462 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-228-13:33:43.465 00 GET_TBL_TO_CVT/238      
21-228-13:33:43.465 00 GET_TBL_TO_CVT/239      ENDPROC
21-228-13:33:43.465 00     SPR-I:STS          Procedure GET_TBL_TO_CVT completed
21-228-13:33:43.466 00 SCX_CPU1_MD_SY/1354     
21-228-13:33:43.466 00 SCX_CPU1_MD_SY/1355     ut_tlmwait SCX_CPU1_TBL_CMDPC, {cmdcnt}
21-228-13:33:43.469 00     SPR-I:STTE         WAIT UNTIL completed
21-228-13:33:43.469 00 SCX_CPU1_MD_SY/1356     if (UT_TW_Status <> UT_Success) then
21-228-13:33:43.469 00 SCX_CPU1_MD_SY/1358     endif
21-228-13:33:43.469 00 SCX_CPU1_MD_SY/1359     
21-228-13:33:43.469 00 SCX_CPU1_MD_SY/1360     ; Check for event message
21-228-13:33:43.469 00 SCX_CPU1_MD_SY/1361     if (SCX_CPU1_find_event[1].num_found_messages != 1) then
21-228-13:33:43.469 00 SCX_CPU1_MD_SY/1365     endif
21-228-13:33:43.469 00 SCX_CPU1_MD_SY/1366     
21-228-13:33:43.469 00 SCX_CPU1_MD_SY/1368     if (SCX_CPU1_MD_Dwell_Load_Tbl3.MD_DTL_Entry[3].MD_TLE_Length = 2) AND ;;
21-228-13:33:43.469 00 SCX_CPU1_MD_SY/1369        (SCX_CPU1_MD_Dwell_Load_Tbl3.MD_DTL_Entry[3].MD_TLE_Delay = 1) AND ;;
21-228-13:33:43.469 00 SCX_CPU1_MD_SY/1370        (SCX_CPU1_MD_Dwell_Load_Tbl3.MD_DTL_Entry[3].MD_TLE_Offset = 12) AND ;;
21-228-13:33:43.469 00 SCX_CPU1_MD_SY/1371        (SCX_CPU1_MD_Dwell_Load_Tbl3.MD_DTL_Entry[3].MD_TLE_SymName = "TestData") then
21-228-13:33:43.470 00 SCX_CPU1_MD_SY/1372       write "<*> Passed (4000) - The jammed entry has been found in the table."
21-228-13:33:43.470 00     SPR-I:OPRO         <*> Passed (4000) - The jammed entry has been found in the table.
21-228-13:33:43.470 00 SCX_CPU1_MD_SY/1373       ut_setrequirements MD_4000, "P"
21-228-13:33:43.471 00 SCX_CPU1_MD_SY/1381     endif
21-228-13:33:43.471 00 SCX_CPU1_MD_SY/1382     
21-228-13:33:43.471 00 SCX_CPU1_MD_SY/1383     wait 5
21-228-13:33:43.471 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-228-13:33:48.486 00 SCX_CPU1_MD_SY/1384     
21-228-13:33:48.486 00 SCX_CPU1_MD_SY/1385     write ";********************************************************************"
21-228-13:33:48.487 00     SPR-I:OPRO         ;********************************************************************
21-228-13:33:48.487 00 SCX_CPU1_MD_SY/1386     write ";  Step 2.3.4:  Verify that memory dwell messages are received at"
21-228-13:33:48.487 00     SPR-I:OPRO         ;  Step 2.3.4:  Verify that memory dwell messages are received at
21-228-13:33:48.487 00 SCX_CPU1_MD_SY/1387     write ";  the proper rate and contain only one entry each"
21-228-13:33:48.487 00     SPR-I:OPRO         ;  the proper rate and contain only one entry each
21-228-13:33:48.487 00 SCX_CPU1_MD_SY/1388     write ";********************************************************************"
21-228-13:33:48.487 00     SPR-I:OPRO         ;********************************************************************
21-228-13:33:48.487 00 SCX_CPU1_MD_SY/1390     local logging = %liv (log_procedure)
21-228-13:33:48.488 00 SCX_CPU1_MD_SY/1391     %liv (log_procedure) = FALSE
21-228-13:33:48.489 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:33:48.739 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:33:48.990 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:33:49.241 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:33:49.492 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:33:49.743 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:33:49.993 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:33:50.243 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:33:50.494 00 SCX_CPU1_MD_SY/1402     
21-228-13:33:50.494 00 SCX_CPU1_MD_SY/1403     ; Verify table id of the packet
21-228-13:33:50.494 00 SCX_CPU1_MD_SY/1404     IF (SCX_CPU1_MD_DwlPkt3TableId = 3) THEN
21-228-13:33:50.494 00 SCX_CPU1_MD_SY/1405       write "<*> Passed (3001) - Dwell packet contains ID for table 3"
21-228-13:33:50.494 00     SPR-I:OPRO         <*> Passed (3001) - Dwell packet contains ID for table 3
21-228-13:33:50.494 00 SCX_CPU1_MD_SY/1406       ut_setrequirements MD_3001, "P"
21-228-13:33:50.494 00 SCX_CPU1_MD_SY/1410     endif
21-228-13:33:50.495 00 SCX_CPU1_MD_SY/1411     
21-228-13:33:50.495 00 SCX_CPU1_MD_SY/1412     ; Verify number of addresses of the packet
21-228-13:33:50.495 00 SCX_CPU1_MD_SY/1413     IF (SCX_CPU1_MD_DwlPkt3NumAddresses = 3) THEN
21-228-13:33:50.495 00 SCX_CPU1_MD_SY/1414       write "<*> Passed (3001) - Dwell packet for table 3 has correct number of addresses"
21-228-13:33:50.495 00     SPR-I:OPRO         <*> Passed (3001) - Dwell packet for table 3 has correct number of addresses
21-228-13:33:50.495 00 SCX_CPU1_MD_SY/1415       ut_setrequirements MD_3001, "P"
21-228-13:33:50.495 00 SCX_CPU1_MD_SY/1419     endif
21-228-13:33:50.495 00 SCX_CPU1_MD_SY/1420     
21-228-13:33:50.495 00 SCX_CPU1_MD_SY/1421     ; Verify number of bytes of data of the packet
21-228-13:33:50.495 00 SCX_CPU1_MD_SY/1422     IF (scx_cpu1_MD_DwlPkt3PktDataSize = 8) THEN
21-228-13:33:50.495 00 SCX_CPU1_MD_SY/1423       write "<*> Passed (3001) - Dwell packet for table 3 has correct data size"
21-228-13:33:50.496 00     SPR-I:OPRO         <*> Passed (3001) - Dwell packet for table 3 has correct data size
21-228-13:33:50.496 00 SCX_CPU1_MD_SY/1424       ut_setrequirements MD_3001, "P"
21-228-13:33:50.497 00 SCX_CPU1_MD_SY/1428     endif
21-228-13:33:50.497 00 SCX_CPU1_MD_SY/1429     
21-228-13:33:50.497 00 SCX_CPU1_MD_SY/1430     ; Verify rate of the packet
21-228-13:33:50.514 00 SCX_CPU1_MD_SY/1431     IF (scx_cpu1_MD_DwlPkt3Rate = 2) THEN
21-228-13:33:50.514 00 SCX_CPU1_MD_SY/1432       write "<*> Passed (3001) - Dwell packet for table 3 has correct data rate"
21-228-13:33:50.514 00     SPR-I:OPRO         <*> Passed (3001) - Dwell packet for table 3 has correct data rate
21-228-13:33:50.514 00 SCX_CPU1_MD_SY/1433       ut_setrequirements MD_3001, "P"
21-228-13:33:50.515 00 SCX_CPU1_MD_SY/1437     endif
21-228-13:33:50.515 00 SCX_CPU1_MD_SY/1438     
21-228-13:33:50.515 00 SCX_CPU1_MD_SY/1440     local logging = %liv (log_procedure)
21-228-13:33:50.515 00 SCX_CPU1_MD_SY/1441     %liv (log_procedure) = FALSE
21-228-13:33:50.541 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:33:50.792 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:33:51.043 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:33:51.294 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:33:51.544 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:33:51.795 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:33:52.046 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:33:52.297 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:33:52.551 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:33:52.802 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:33:53.053 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:33:53.304 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:33:53.555 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:33:53.805 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:33:54.056 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:33:54.307 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:33:54.566 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:33:54.817 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:33:55.068 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:33:55.319 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:33:55.570 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:33:55.821 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:33:56.071 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:33:56.322 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:33:56.581 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:33:56.832 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:33:57.082 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:33:57.334 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:33:57.585 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:33:57.836 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:33:58.087 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:33:58.338 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:33:58.597 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:33:58.847 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:33:59.098 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:33:59.349 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:33:59.600 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:33:59.851 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:34:00.101 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:34:00.352 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:34:00.604 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:34:00.855 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:34:01.106 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:34:01.357 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:34:01.608 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:34:01.859 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:34:02.110 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:34:02.361 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:34:02.613 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:34:02.864 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:34:03.115 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:34:03.366 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:34:03.617 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:34:03.868 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:34:04.119 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:34:04.370 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:34:04.631 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:34:04.882 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:34:05.132 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:34:05.383 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:34:05.634 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:34:05.885 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:34:06.137 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:34:06.388 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:34:06.642 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:34:06.893 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:34:07.144 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:34:07.395 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:34:07.645 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:34:07.896 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:34:08.147 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:34:08.398 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:34:08.652 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:34:08.902 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:34:09.153 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:34:09.404 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:34:09.655 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:34:09.905 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:34:10.156 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:34:10.407 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:34:10.659 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:34:10.910 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:34:11.161 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:34:11.412 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:34:11.663 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:34:11.913 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:34:12.165 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:34:12.415 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:34:12.673 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:34:12.923 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:34:13.174 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:34:13.425 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:34:13.676 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:34:13.926 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:34:14.177 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:34:14.428 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:34:14.680 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:34:14.931 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:34:15.182 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:34:15.434 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:34:15.685 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:34:15.935 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:34:16.186 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:34:16.437 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:34:16.694 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:34:16.944 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:34:17.195 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:34:17.446 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:34:17.696 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:34:17.946 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:34:18.197 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:34:18.448 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:34:18.700 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:34:18.950 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:34:19.201 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:34:19.451 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:34:19.702 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:34:19.952 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:34:20.203 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:34:20.454 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:34:20.710 00 SCX_CPU1_MD_SY/1468     
21-228-13:34:20.710 00 SCX_CPU1_MD_SY/1469     for j = 1 to 12 do
21-228-13:34:20.710 00 SCX_CPU1_MD_SY/1470         write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:34:20.713 00     SPR-I:OPRO         Byte 1; 1:6 2:8 3:10 4:12 5:14 6:16 7:18 8:20 9:22 10:24 11:26 12:28 13:30 14:32 15:34
21-228-13:34:20.713 00 SCX_CPU1_MD_SY/1471     enddo
21-228-13:34:20.714 00 SCX_CPU1_MD_SY/1469     for j = 1 to 12 do
21-228-13:34:20.714 00 SCX_CPU1_MD_SY/1470         write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:34:20.718 00     SPR-I:OPRO         Byte 2; 1:7 2:9 3:11 4:13 5:15 6:17 7:19 8:21 9:23 10:25 11:27 12:29 13:31 14:33 15:35
21-228-13:34:20.718 00 SCX_CPU1_MD_SY/1471     enddo
21-228-13:34:20.719 00 SCX_CPU1_MD_SY/1469     for j = 1 to 12 do
21-228-13:34:20.719 00 SCX_CPU1_MD_SY/1470         write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:34:20.722 00     SPR-I:OPRO         Byte 3; 1:9 2:11 3:13 4:15 5:17 6:19 7:21 8:23 9:25 10:27 11:29 12:31 13:33 14:35 15:37
21-228-13:34:20.722 00 SCX_CPU1_MD_SY/1471     enddo
21-228-13:34:20.723 00 SCX_CPU1_MD_SY/1469     for j = 1 to 12 do
21-228-13:34:20.723 00 SCX_CPU1_MD_SY/1470         write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:34:20.729 00     SPR-I:OPRO         Byte 4; 1:10 2:12 3:14 4:16 5:18 6:20 7:22 8:24 9:26 10:28 11:30 12:32 13:34 14:36 15:38
21-228-13:34:20.729 00 SCX_CPU1_MD_SY/1471     enddo
21-228-13:34:20.730 00 SCX_CPU1_MD_SY/1469     for j = 1 to 12 do
21-228-13:34:20.730 00 SCX_CPU1_MD_SY/1470         write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:34:20.733 00     SPR-I:OPRO         Byte 5; 1:11 2:13 3:15 4:17 5:19 6:21 7:23 8:25 9:27 10:29 11:31 12:33 13:35 14:37 15:39
21-228-13:34:20.733 00 SCX_CPU1_MD_SY/1471     enddo
21-228-13:34:20.734 00 SCX_CPU1_MD_SY/1469     for j = 1 to 12 do
21-228-13:34:20.734 00 SCX_CPU1_MD_SY/1470         write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:34:20.736 00     SPR-I:OPRO         Byte 6; 1:12 2:14 3:16 4:18 5:20 6:22 7:24 8:26 9:28 10:30 11:32 12:34 13:36 14:38 15:40
21-228-13:34:20.736 00 SCX_CPU1_MD_SY/1471     enddo
21-228-13:34:20.737 00 SCX_CPU1_MD_SY/1469     for j = 1 to 12 do
21-228-13:34:20.737 00 SCX_CPU1_MD_SY/1470         write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:34:20.739 00     SPR-I:OPRO         Byte 7; 1:13 2:15 3:17 4:19 5:21 6:23 7:25 8:27 9:29 10:31 11:33 12:35 13:37 14:39 15:41
21-228-13:34:20.739 00 SCX_CPU1_MD_SY/1471     enddo
21-228-13:34:20.739 00 SCX_CPU1_MD_SY/1469     for j = 1 to 12 do
21-228-13:34:20.740 00 SCX_CPU1_MD_SY/1470         write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:34:20.742 00     SPR-I:OPRO         Byte 8; 1:14 2:16 3:18 4:20 5:22 6:24 7:26 8:28 9:30 10:32 11:34 12:36 13:38 14:40 15:42
21-228-13:34:20.742 00 SCX_CPU1_MD_SY/1471     enddo
21-228-13:34:20.742 00 SCX_CPU1_MD_SY/1469     for j = 1 to 12 do
21-228-13:34:20.742 00 SCX_CPU1_MD_SY/1470         write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:34:20.744 00     SPR-I:OPRO         Byte 9; 1:0 2:0 3:0 4:0 5:0 6:0 7:0 8:0 9:0 10:0 11:0 12:0 13:0 14:0 15:0
21-228-13:34:20.744 00 SCX_CPU1_MD_SY/1471     enddo
21-228-13:34:20.745 00 SCX_CPU1_MD_SY/1469     for j = 1 to 12 do
21-228-13:34:20.745 00 SCX_CPU1_MD_SY/1470         write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:34:20.746 00     SPR-I:OPRO         Byte 10; 1:0 2:0 3:0 4:0 5:0 6:0 7:0 8:0 9:0 10:0 11:0 12:0 13:0 14:0 15:0
21-228-13:34:20.746 00 SCX_CPU1_MD_SY/1471     enddo
21-228-13:34:20.747 00 SCX_CPU1_MD_SY/1469     for j = 1 to 12 do
21-228-13:34:20.747 00 SCX_CPU1_MD_SY/1470         write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:34:20.748 00     SPR-I:OPRO         Byte 11; 1:0 2:0 3:0 4:0 5:0 6:0 7:0 8:0 9:0 10:0 11:0 12:0 13:0 14:0 15:0
21-228-13:34:20.748 00 SCX_CPU1_MD_SY/1471     enddo
21-228-13:34:20.749 00 SCX_CPU1_MD_SY/1469     for j = 1 to 12 do
21-228-13:34:20.749 00 SCX_CPU1_MD_SY/1470         write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:34:20.750 00     SPR-I:OPRO         Byte 12; 1:0 2:0 3:0 4:0 5:0 6:0 7:0 8:0 9:0 10:0 11:0 12:0 13:0 14:0 15:0
21-228-13:34:20.750 00 SCX_CPU1_MD_SY/1471     enddo
21-228-13:34:20.750 00 SCX_CPU1_MD_SY/1469     for j = 1 to 12 do
21-228-13:34:20.751 00 SCX_CPU1_MD_SY/1472     
21-228-13:34:20.751 00 SCX_CPU1_MD_SY/1473     ; Check the data - since the delay for this dwell table is 2 and the values
21-228-13:34:20.751 00 SCX_CPU1_MD_SY/1474     ; are incrementing once per second, each collected data point should be 2 more
21-228-13:34:20.751 00 SCX_CPU1_MD_SY/1475     ; than the previous one. The data in bytes 9 through 12 should remain 0
21-228-13:34:20.751 00 SCX_CPU1_MD_SY/1476     ; throughout.
21-228-13:34:20.751 00 SCX_CPU1_MD_SY/1477     passed = 1
21-228-13:34:20.751 00 SCX_CPU1_MD_SY/1478     if (dwelldata[1,9] <> 0) or (dwelldata[1,10] <> 0) or (dwelldata[1,11] <> 0) or (dwelldata[1,12] <> 0) then
21-228-13:34:20.751 00 SCX_CPU1_MD_SY/1481     endif
21-228-13:34:20.751 00 SCX_CPU1_MD_SY/1482     for i = 2 to 15 do
21-228-13:34:20.751 00 SCX_CPU1_MD_SY/1483       for j = 1 to 6 do
21-228-13:34:20.751 00 SCX_CPU1_MD_SY/1484         if (dwelldata[i-1,j] >= 254) then
21-228-13:34:20.752 00 SCX_CPU1_MD_SY/1491         else
21-228-13:34:20.752 00 SCX_CPU1_MD_SY/1492           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:34:20.752 00 SCX_CPU1_MD_SY/1497           endif
21-228-13:34:20.752 00 SCX_CPU1_MD_SY/1498         endif
21-228-13:34:20.752 00 SCX_CPU1_MD_SY/1499       enddo
21-228-13:34:20.752 00 SCX_CPU1_MD_SY/1483       for j = 1 to 6 do
21-228-13:34:20.752 00 SCX_CPU1_MD_SY/1484         if (dwelldata[i-1,j] >= 254) then
21-228-13:34:20.752 00 SCX_CPU1_MD_SY/1491         else
21-228-13:34:20.752 00 SCX_CPU1_MD_SY/1492           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:34:20.753 00 SCX_CPU1_MD_SY/1497           endif
21-228-13:34:20.753 00 SCX_CPU1_MD_SY/1498         endif
21-228-13:34:20.753 00 SCX_CPU1_MD_SY/1499       enddo
21-228-13:34:20.753 00 SCX_CPU1_MD_SY/1483       for j = 1 to 6 do
21-228-13:34:20.753 00 SCX_CPU1_MD_SY/1484         if (dwelldata[i-1,j] >= 254) then
21-228-13:34:20.753 00 SCX_CPU1_MD_SY/1491         else
21-228-13:34:20.753 00 SCX_CPU1_MD_SY/1492           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:34:20.753 00 SCX_CPU1_MD_SY/1497           endif
21-228-13:34:20.753 00 SCX_CPU1_MD_SY/1498         endif
21-228-13:34:20.753 00 SCX_CPU1_MD_SY/1499       enddo
21-228-13:34:20.754 00 SCX_CPU1_MD_SY/1483       for j = 1 to 6 do
21-228-13:34:20.754 00 SCX_CPU1_MD_SY/1484         if (dwelldata[i-1,j] >= 254) then
21-228-13:34:20.754 00 SCX_CPU1_MD_SY/1491         else
21-228-13:34:20.754 00 SCX_CPU1_MD_SY/1492           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:34:20.754 00 SCX_CPU1_MD_SY/1497           endif
21-228-13:34:20.754 00 SCX_CPU1_MD_SY/1498         endif
21-228-13:34:20.754 00 SCX_CPU1_MD_SY/1499       enddo
21-228-13:34:20.754 00 SCX_CPU1_MD_SY/1483       for j = 1 to 6 do
21-228-13:34:20.754 00 SCX_CPU1_MD_SY/1484         if (dwelldata[i-1,j] >= 254) then
21-228-13:34:20.755 00 SCX_CPU1_MD_SY/1491         else
21-228-13:34:20.755 00 SCX_CPU1_MD_SY/1492           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:34:20.755 00 SCX_CPU1_MD_SY/1497           endif
21-228-13:34:20.755 00 SCX_CPU1_MD_SY/1498         endif
21-228-13:34:20.755 00 SCX_CPU1_MD_SY/1499       enddo
21-228-13:34:20.755 00 SCX_CPU1_MD_SY/1483       for j = 1 to 6 do
21-228-13:34:20.755 00 SCX_CPU1_MD_SY/1484         if (dwelldata[i-1,j] >= 254) then
21-228-13:34:20.755 00 SCX_CPU1_MD_SY/1491         else
21-228-13:34:20.755 00 SCX_CPU1_MD_SY/1492           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:34:20.755 00 SCX_CPU1_MD_SY/1497           endif
21-228-13:34:20.755 00 SCX_CPU1_MD_SY/1498         endif
21-228-13:34:20.756 00 SCX_CPU1_MD_SY/1499       enddo
21-228-13:34:20.756 00 SCX_CPU1_MD_SY/1483       for j = 1 to 6 do
21-228-13:34:20.756 00 SCX_CPU1_MD_SY/1500       if (dwelldata[i,9] <> 0) or (dwelldata[i,10] <> 0) or (dwelldata[i,11] <> 0) or (dwelldata[i,12] <> 0) then
21-228-13:34:20.756 00 SCX_CPU1_MD_SY/1503       endif
21-228-13:34:20.756 00 SCX_CPU1_MD_SY/1504     enddo
21-228-13:34:20.756 00 SCX_CPU1_MD_SY/1482     for i = 2 to 15 do
21-228-13:34:20.756 00 SCX_CPU1_MD_SY/1483       for j = 1 to 6 do
21-228-13:34:20.756 00 SCX_CPU1_MD_SY/1484         if (dwelldata[i-1,j] >= 254) then
21-228-13:34:20.757 00 SCX_CPU1_MD_SY/1491         else
21-228-13:34:20.757 00 SCX_CPU1_MD_SY/1492           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:34:20.757 00 SCX_CPU1_MD_SY/1497           endif
21-228-13:34:20.757 00 SCX_CPU1_MD_SY/1498         endif
21-228-13:34:20.757 00 SCX_CPU1_MD_SY/1499       enddo
21-228-13:34:20.757 00 SCX_CPU1_MD_SY/1483       for j = 1 to 6 do
21-228-13:34:20.757 00 SCX_CPU1_MD_SY/1484         if (dwelldata[i-1,j] >= 254) then
21-228-13:34:20.757 00 SCX_CPU1_MD_SY/1491         else
21-228-13:34:20.757 00 SCX_CPU1_MD_SY/1492           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:34:20.758 00 SCX_CPU1_MD_SY/1497           endif
21-228-13:34:20.758 00 SCX_CPU1_MD_SY/1498         endif
21-228-13:34:20.758 00 SCX_CPU1_MD_SY/1499       enddo
21-228-13:34:20.758 00 SCX_CPU1_MD_SY/1483       for j = 1 to 6 do
21-228-13:34:20.758 00 SCX_CPU1_MD_SY/1484         if (dwelldata[i-1,j] >= 254) then
21-228-13:34:20.758 00 SCX_CPU1_MD_SY/1491         else
21-228-13:34:20.758 00 SCX_CPU1_MD_SY/1492           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:34:20.758 00 SCX_CPU1_MD_SY/1497           endif
21-228-13:34:20.758 00 SCX_CPU1_MD_SY/1498         endif
21-228-13:34:20.758 00 SCX_CPU1_MD_SY/1499       enddo
21-228-13:34:20.759 00 SCX_CPU1_MD_SY/1483       for j = 1 to 6 do
21-228-13:34:20.759 00 SCX_CPU1_MD_SY/1484         if (dwelldata[i-1,j] >= 254) then
21-228-13:34:20.759 00 SCX_CPU1_MD_SY/1491         else
21-228-13:34:20.759 00 SCX_CPU1_MD_SY/1492           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:34:20.759 00 SCX_CPU1_MD_SY/1497           endif
21-228-13:34:20.759 00 SCX_CPU1_MD_SY/1498         endif
21-228-13:34:20.759 00 SCX_CPU1_MD_SY/1499       enddo
21-228-13:34:20.759 00 SCX_CPU1_MD_SY/1483       for j = 1 to 6 do
21-228-13:34:20.759 00 SCX_CPU1_MD_SY/1484         if (dwelldata[i-1,j] >= 254) then
21-228-13:34:20.759 00 SCX_CPU1_MD_SY/1491         else
21-228-13:34:20.759 00 SCX_CPU1_MD_SY/1492           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:34:20.759 00 SCX_CPU1_MD_SY/1497           endif
21-228-13:34:20.759 00 SCX_CPU1_MD_SY/1498         endif
21-228-13:34:20.759 00 SCX_CPU1_MD_SY/1499       enddo
21-228-13:34:20.760 00 SCX_CPU1_MD_SY/1483       for j = 1 to 6 do
21-228-13:34:20.760 00 SCX_CPU1_MD_SY/1484         if (dwelldata[i-1,j] >= 254) then
21-228-13:34:20.760 00 SCX_CPU1_MD_SY/1491         else
21-228-13:34:20.760 00 SCX_CPU1_MD_SY/1492           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:34:20.760 00 SCX_CPU1_MD_SY/1497           endif
21-228-13:34:20.760 00 SCX_CPU1_MD_SY/1498         endif
21-228-13:34:20.760 00 SCX_CPU1_MD_SY/1499       enddo
21-228-13:34:20.760 00 SCX_CPU1_MD_SY/1483       for j = 1 to 6 do
21-228-13:34:20.760 00 SCX_CPU1_MD_SY/1500       if (dwelldata[i,9] <> 0) or (dwelldata[i,10] <> 0) or (dwelldata[i,11] <> 0) or (dwelldata[i,12] <> 0) then
21-228-13:34:20.761 00 SCX_CPU1_MD_SY/1503       endif
21-228-13:34:20.761 00 SCX_CPU1_MD_SY/1504     enddo
21-228-13:34:20.761 00 SCX_CPU1_MD_SY/1482     for i = 2 to 15 do
21-228-13:34:20.761 00 SCX_CPU1_MD_SY/1483       for j = 1 to 6 do
21-228-13:34:20.761 00 SCX_CPU1_MD_SY/1484         if (dwelldata[i-1,j] >= 254) then
21-228-13:34:20.761 00 SCX_CPU1_MD_SY/1491         else
21-228-13:34:20.761 00 SCX_CPU1_MD_SY/1492           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:34:20.761 00 SCX_CPU1_MD_SY/1497           endif
21-228-13:34:20.761 00 SCX_CPU1_MD_SY/1498         endif
21-228-13:34:20.761 00 SCX_CPU1_MD_SY/1499       enddo
21-228-13:34:20.761 00 SCX_CPU1_MD_SY/1483       for j = 1 to 6 do
21-228-13:34:20.761 00 SCX_CPU1_MD_SY/1484         if (dwelldata[i-1,j] >= 254) then
21-228-13:34:20.761 00 SCX_CPU1_MD_SY/1491         else
21-228-13:34:20.762 00 SCX_CPU1_MD_SY/1492           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:34:20.762 00 SCX_CPU1_MD_SY/1497           endif
21-228-13:34:20.762 00 SCX_CPU1_MD_SY/1498         endif
21-228-13:34:20.762 00 SCX_CPU1_MD_SY/1499       enddo
21-228-13:34:20.762 00 SCX_CPU1_MD_SY/1483       for j = 1 to 6 do
21-228-13:34:20.762 00 SCX_CPU1_MD_SY/1484         if (dwelldata[i-1,j] >= 254) then
21-228-13:34:20.762 00 SCX_CPU1_MD_SY/1491         else
21-228-13:34:20.762 00 SCX_CPU1_MD_SY/1492           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:34:20.762 00 SCX_CPU1_MD_SY/1497           endif
21-228-13:34:20.762 00 SCX_CPU1_MD_SY/1498         endif
21-228-13:34:20.762 00 SCX_CPU1_MD_SY/1499       enddo
21-228-13:34:20.762 00 SCX_CPU1_MD_SY/1483       for j = 1 to 6 do
21-228-13:34:20.763 00 SCX_CPU1_MD_SY/1484         if (dwelldata[i-1,j] >= 254) then
21-228-13:34:20.763 00 SCX_CPU1_MD_SY/1491         else
21-228-13:34:20.763 00 SCX_CPU1_MD_SY/1492           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:34:20.763 00 SCX_CPU1_MD_SY/1497           endif
21-228-13:34:20.763 00 SCX_CPU1_MD_SY/1498         endif
21-228-13:34:20.763 00 SCX_CPU1_MD_SY/1499       enddo
21-228-13:34:20.763 00 SCX_CPU1_MD_SY/1483       for j = 1 to 6 do
21-228-13:34:20.763 00 SCX_CPU1_MD_SY/1484         if (dwelldata[i-1,j] >= 254) then
21-228-13:34:20.763 00 SCX_CPU1_MD_SY/1491         else
21-228-13:34:20.763 00 SCX_CPU1_MD_SY/1492           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:34:20.763 00 SCX_CPU1_MD_SY/1497           endif
21-228-13:34:20.763 00 SCX_CPU1_MD_SY/1498         endif
21-228-13:34:20.763 00 SCX_CPU1_MD_SY/1499       enddo
21-228-13:34:20.764 00 SCX_CPU1_MD_SY/1483       for j = 1 to 6 do
21-228-13:34:20.764 00 SCX_CPU1_MD_SY/1484         if (dwelldata[i-1,j] >= 254) then
21-228-13:34:20.764 00 SCX_CPU1_MD_SY/1491         else
21-228-13:34:20.764 00 SCX_CPU1_MD_SY/1492           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:34:20.764 00 SCX_CPU1_MD_SY/1497           endif
21-228-13:34:20.764 00 SCX_CPU1_MD_SY/1498         endif
21-228-13:34:20.764 00 SCX_CPU1_MD_SY/1499       enddo
21-228-13:34:20.764 00 SCX_CPU1_MD_SY/1483       for j = 1 to 6 do
21-228-13:34:20.764 00 SCX_CPU1_MD_SY/1500       if (dwelldata[i,9] <> 0) or (dwelldata[i,10] <> 0) or (dwelldata[i,11] <> 0) or (dwelldata[i,12] <> 0) then
21-228-13:34:20.764 00 SCX_CPU1_MD_SY/1503       endif
21-228-13:34:20.764 00 SCX_CPU1_MD_SY/1504     enddo
21-228-13:34:20.765 00 SCX_CPU1_MD_SY/1482     for i = 2 to 15 do
21-228-13:34:20.765 00 SCX_CPU1_MD_SY/1483       for j = 1 to 6 do
21-228-13:34:20.765 00 SCX_CPU1_MD_SY/1484         if (dwelldata[i-1,j] >= 254) then
21-228-13:34:20.765 00 SCX_CPU1_MD_SY/1491         else
21-228-13:34:20.765 00 SCX_CPU1_MD_SY/1492           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:34:20.765 00 SCX_CPU1_MD_SY/1497           endif
21-228-13:34:20.765 00 SCX_CPU1_MD_SY/1498         endif
21-228-13:34:20.765 00 SCX_CPU1_MD_SY/1499       enddo
21-228-13:34:20.765 00 SCX_CPU1_MD_SY/1483       for j = 1 to 6 do
21-228-13:34:20.765 00 SCX_CPU1_MD_SY/1484         if (dwelldata[i-1,j] >= 254) then
21-228-13:34:20.765 00 SCX_CPU1_MD_SY/1491         else
21-228-13:34:20.765 00 SCX_CPU1_MD_SY/1492           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:34:20.766 00 SCX_CPU1_MD_SY/1497           endif
21-228-13:34:20.766 00 SCX_CPU1_MD_SY/1498         endif
21-228-13:34:20.766 00 SCX_CPU1_MD_SY/1499       enddo
21-228-13:34:20.766 00 SCX_CPU1_MD_SY/1483       for j = 1 to 6 do
21-228-13:34:20.766 00 SCX_CPU1_MD_SY/1484         if (dwelldata[i-1,j] >= 254) then
21-228-13:34:20.766 00 SCX_CPU1_MD_SY/1491         else
21-228-13:34:20.766 00 SCX_CPU1_MD_SY/1492           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:34:20.766 00 SCX_CPU1_MD_SY/1497           endif
21-228-13:34:20.766 00 SCX_CPU1_MD_SY/1498         endif
21-228-13:34:20.766 00 SCX_CPU1_MD_SY/1499       enddo
21-228-13:34:20.766 00 SCX_CPU1_MD_SY/1483       for j = 1 to 6 do
21-228-13:34:20.766 00 SCX_CPU1_MD_SY/1484         if (dwelldata[i-1,j] >= 254) then
21-228-13:34:20.766 00 SCX_CPU1_MD_SY/1491         else
21-228-13:34:20.766 00 SCX_CPU1_MD_SY/1492           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:34:20.767 00 SCX_CPU1_MD_SY/1497           endif
21-228-13:34:20.767 00 SCX_CPU1_MD_SY/1498         endif
21-228-13:34:20.767 00 SCX_CPU1_MD_SY/1499       enddo
21-228-13:34:20.767 00 SCX_CPU1_MD_SY/1483       for j = 1 to 6 do
21-228-13:34:20.767 00 SCX_CPU1_MD_SY/1484         if (dwelldata[i-1,j] >= 254) then
21-228-13:34:20.767 00 SCX_CPU1_MD_SY/1491         else
21-228-13:34:20.767 00 SCX_CPU1_MD_SY/1492           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:34:20.767 00 SCX_CPU1_MD_SY/1497           endif
21-228-13:34:20.767 00 SCX_CPU1_MD_SY/1498         endif
21-228-13:34:20.767 00 SCX_CPU1_MD_SY/1499       enddo
21-228-13:34:20.767 00 SCX_CPU1_MD_SY/1483       for j = 1 to 6 do
21-228-13:34:20.767 00 SCX_CPU1_MD_SY/1484         if (dwelldata[i-1,j] >= 254) then
21-228-13:34:20.767 00 SCX_CPU1_MD_SY/1491         else
21-228-13:34:20.767 00 SCX_CPU1_MD_SY/1492           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:34:20.768 00 SCX_CPU1_MD_SY/1497           endif
21-228-13:34:20.768 00 SCX_CPU1_MD_SY/1498         endif
21-228-13:34:20.768 00 SCX_CPU1_MD_SY/1499       enddo
21-228-13:34:20.768 00 SCX_CPU1_MD_SY/1483       for j = 1 to 6 do
21-228-13:34:20.768 00 SCX_CPU1_MD_SY/1500       if (dwelldata[i,9] <> 0) or (dwelldata[i,10] <> 0) or (dwelldata[i,11] <> 0) or (dwelldata[i,12] <> 0) then
21-228-13:34:20.768 00 SCX_CPU1_MD_SY/1503       endif
21-228-13:34:20.768 00 SCX_CPU1_MD_SY/1504     enddo
21-228-13:34:20.768 00 SCX_CPU1_MD_SY/1482     for i = 2 to 15 do
21-228-13:34:20.768 00 SCX_CPU1_MD_SY/1483       for j = 1 to 6 do
21-228-13:34:20.768 00 SCX_CPU1_MD_SY/1484         if (dwelldata[i-1,j] >= 254) then
21-228-13:34:20.768 00 SCX_CPU1_MD_SY/1491         else
21-228-13:34:20.768 00 SCX_CPU1_MD_SY/1492           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:34:20.769 00 SCX_CPU1_MD_SY/1497           endif
21-228-13:34:20.769 00 SCX_CPU1_MD_SY/1498         endif
21-228-13:34:20.769 00 SCX_CPU1_MD_SY/1499       enddo
21-228-13:34:20.769 00 SCX_CPU1_MD_SY/1483       for j = 1 to 6 do
21-228-13:34:20.769 00 SCX_CPU1_MD_SY/1484         if (dwelldata[i-1,j] >= 254) then
21-228-13:34:20.769 00 SCX_CPU1_MD_SY/1491         else
21-228-13:34:20.769 00 SCX_CPU1_MD_SY/1492           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:34:20.769 00 SCX_CPU1_MD_SY/1497           endif
21-228-13:34:20.769 00 SCX_CPU1_MD_SY/1498         endif
21-228-13:34:20.769 00 SCX_CPU1_MD_SY/1499       enddo
21-228-13:34:20.769 00 SCX_CPU1_MD_SY/1483       for j = 1 to 6 do
21-228-13:34:20.769 00 SCX_CPU1_MD_SY/1484         if (dwelldata[i-1,j] >= 254) then
21-228-13:34:20.769 00 SCX_CPU1_MD_SY/1491         else
21-228-13:34:20.769 00 SCX_CPU1_MD_SY/1492           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:34:20.770 00 SCX_CPU1_MD_SY/1497           endif
21-228-13:34:20.770 00 SCX_CPU1_MD_SY/1498         endif
21-228-13:34:20.770 00 SCX_CPU1_MD_SY/1499       enddo
21-228-13:34:20.770 00 SCX_CPU1_MD_SY/1483       for j = 1 to 6 do
21-228-13:34:20.770 00 SCX_CPU1_MD_SY/1484         if (dwelldata[i-1,j] >= 254) then
21-228-13:34:20.770 00 SCX_CPU1_MD_SY/1491         else
21-228-13:34:20.770 00 SCX_CPU1_MD_SY/1492           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:34:20.770 00 SCX_CPU1_MD_SY/1497           endif
21-228-13:34:20.770 00 SCX_CPU1_MD_SY/1498         endif
21-228-13:34:20.770 00 SCX_CPU1_MD_SY/1499       enddo
21-228-13:34:20.770 00 SCX_CPU1_MD_SY/1483       for j = 1 to 6 do
21-228-13:34:20.770 00 SCX_CPU1_MD_SY/1484         if (dwelldata[i-1,j] >= 254) then
21-228-13:34:20.770 00 SCX_CPU1_MD_SY/1491         else
21-228-13:34:20.770 00 SCX_CPU1_MD_SY/1492           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:34:20.771 00 SCX_CPU1_MD_SY/1497           endif
21-228-13:34:20.771 00 SCX_CPU1_MD_SY/1498         endif
21-228-13:34:20.771 00 SCX_CPU1_MD_SY/1499       enddo
21-228-13:34:20.771 00 SCX_CPU1_MD_SY/1483       for j = 1 to 6 do
21-228-13:34:20.771 00 SCX_CPU1_MD_SY/1484         if (dwelldata[i-1,j] >= 254) then
21-228-13:34:20.771 00 SCX_CPU1_MD_SY/1491         else
21-228-13:34:20.771 00 SCX_CPU1_MD_SY/1492           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:34:20.771 00 SCX_CPU1_MD_SY/1497           endif
21-228-13:34:20.771 00 SCX_CPU1_MD_SY/1498         endif
21-228-13:34:20.771 00 SCX_CPU1_MD_SY/1499       enddo
21-228-13:34:20.771 00 SCX_CPU1_MD_SY/1483       for j = 1 to 6 do
21-228-13:34:20.771 00 SCX_CPU1_MD_SY/1500       if (dwelldata[i,9] <> 0) or (dwelldata[i,10] <> 0) or (dwelldata[i,11] <> 0) or (dwelldata[i,12] <> 0) then
21-228-13:34:20.772 00 SCX_CPU1_MD_SY/1503       endif
21-228-13:34:20.772 00 SCX_CPU1_MD_SY/1504     enddo
21-228-13:34:20.772 00 SCX_CPU1_MD_SY/1482     for i = 2 to 15 do
21-228-13:34:20.772 00 SCX_CPU1_MD_SY/1483       for j = 1 to 6 do
21-228-13:34:20.772 00 SCX_CPU1_MD_SY/1484         if (dwelldata[i-1,j] >= 254) then
21-228-13:34:20.772 00 SCX_CPU1_MD_SY/1491         else
21-228-13:34:20.772 00 SCX_CPU1_MD_SY/1492           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:34:20.772 00 SCX_CPU1_MD_SY/1497           endif
21-228-13:34:20.772 00 SCX_CPU1_MD_SY/1498         endif
21-228-13:34:20.772 00 SCX_CPU1_MD_SY/1499       enddo
21-228-13:34:20.772 00 SCX_CPU1_MD_SY/1483       for j = 1 to 6 do
21-228-13:34:20.772 00 SCX_CPU1_MD_SY/1484         if (dwelldata[i-1,j] >= 254) then
21-228-13:34:20.773 00 SCX_CPU1_MD_SY/1491         else
21-228-13:34:20.773 00 SCX_CPU1_MD_SY/1492           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:34:20.773 00 SCX_CPU1_MD_SY/1497           endif
21-228-13:34:20.773 00 SCX_CPU1_MD_SY/1498         endif
21-228-13:34:20.773 00 SCX_CPU1_MD_SY/1499       enddo
21-228-13:34:20.773 00 SCX_CPU1_MD_SY/1483       for j = 1 to 6 do
21-228-13:34:20.773 00 SCX_CPU1_MD_SY/1484         if (dwelldata[i-1,j] >= 254) then
21-228-13:34:20.773 00 SCX_CPU1_MD_SY/1491         else
21-228-13:34:20.773 00 SCX_CPU1_MD_SY/1492           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:34:20.773 00 SCX_CPU1_MD_SY/1497           endif
21-228-13:34:20.773 00 SCX_CPU1_MD_SY/1498         endif
21-228-13:34:20.773 00 SCX_CPU1_MD_SY/1499       enddo
21-228-13:34:20.773 00 SCX_CPU1_MD_SY/1483       for j = 1 to 6 do
21-228-13:34:20.773 00 SCX_CPU1_MD_SY/1484         if (dwelldata[i-1,j] >= 254) then
21-228-13:34:20.774 00 SCX_CPU1_MD_SY/1491         else
21-228-13:34:20.774 00 SCX_CPU1_MD_SY/1492           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:34:20.774 00 SCX_CPU1_MD_SY/1497           endif
21-228-13:34:20.774 00 SCX_CPU1_MD_SY/1498         endif
21-228-13:34:20.774 00 SCX_CPU1_MD_SY/1499       enddo
21-228-13:34:20.774 00 SCX_CPU1_MD_SY/1483       for j = 1 to 6 do
21-228-13:34:20.774 00 SCX_CPU1_MD_SY/1484         if (dwelldata[i-1,j] >= 254) then
21-228-13:34:20.774 00 SCX_CPU1_MD_SY/1491         else
21-228-13:34:20.774 00 SCX_CPU1_MD_SY/1492           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:34:20.774 00 SCX_CPU1_MD_SY/1497           endif
21-228-13:34:20.774 00 SCX_CPU1_MD_SY/1498         endif
21-228-13:34:20.774 00 SCX_CPU1_MD_SY/1499       enddo
21-228-13:34:20.774 00 SCX_CPU1_MD_SY/1483       for j = 1 to 6 do
21-228-13:34:20.774 00 SCX_CPU1_MD_SY/1484         if (dwelldata[i-1,j] >= 254) then
21-228-13:34:20.775 00 SCX_CPU1_MD_SY/1491         else
21-228-13:34:20.775 00 SCX_CPU1_MD_SY/1492           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:34:20.775 00 SCX_CPU1_MD_SY/1497           endif
21-228-13:34:20.775 00 SCX_CPU1_MD_SY/1498         endif
21-228-13:34:20.775 00 SCX_CPU1_MD_SY/1499       enddo
21-228-13:34:20.775 00 SCX_CPU1_MD_SY/1483       for j = 1 to 6 do
21-228-13:34:20.775 00 SCX_CPU1_MD_SY/1500       if (dwelldata[i,9] <> 0) or (dwelldata[i,10] <> 0) or (dwelldata[i,11] <> 0) or (dwelldata[i,12] <> 0) then
21-228-13:34:20.775 00 SCX_CPU1_MD_SY/1503       endif
21-228-13:34:20.775 00 SCX_CPU1_MD_SY/1504     enddo
21-228-13:34:20.775 00 SCX_CPU1_MD_SY/1482     for i = 2 to 15 do
21-228-13:34:20.775 00 SCX_CPU1_MD_SY/1483       for j = 1 to 6 do
21-228-13:34:20.775 00 SCX_CPU1_MD_SY/1484         if (dwelldata[i-1,j] >= 254) then
21-228-13:34:20.776 00 SCX_CPU1_MD_SY/1491         else
21-228-13:34:20.776 00 SCX_CPU1_MD_SY/1492           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:34:20.776 00 SCX_CPU1_MD_SY/1497           endif
21-228-13:34:20.776 00 SCX_CPU1_MD_SY/1498         endif
21-228-13:34:20.776 00 SCX_CPU1_MD_SY/1499       enddo
21-228-13:34:20.776 00 SCX_CPU1_MD_SY/1483       for j = 1 to 6 do
21-228-13:34:20.776 00 SCX_CPU1_MD_SY/1484         if (dwelldata[i-1,j] >= 254) then
21-228-13:34:20.776 00 SCX_CPU1_MD_SY/1491         else
21-228-13:34:20.776 00 SCX_CPU1_MD_SY/1492           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:34:20.776 00 SCX_CPU1_MD_SY/1497           endif
21-228-13:34:20.776 00 SCX_CPU1_MD_SY/1498         endif
21-228-13:34:20.776 00 SCX_CPU1_MD_SY/1499       enddo
21-228-13:34:20.776 00 SCX_CPU1_MD_SY/1483       for j = 1 to 6 do
21-228-13:34:20.776 00 SCX_CPU1_MD_SY/1484         if (dwelldata[i-1,j] >= 254) then
21-228-13:34:20.777 00 SCX_CPU1_MD_SY/1491         else
21-228-13:34:20.777 00 SCX_CPU1_MD_SY/1492           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:34:20.777 00 SCX_CPU1_MD_SY/1497           endif
21-228-13:34:20.777 00 SCX_CPU1_MD_SY/1498         endif
21-228-13:34:20.777 00 SCX_CPU1_MD_SY/1499       enddo
21-228-13:34:20.777 00 SCX_CPU1_MD_SY/1483       for j = 1 to 6 do
21-228-13:34:20.777 00 SCX_CPU1_MD_SY/1484         if (dwelldata[i-1,j] >= 254) then
21-228-13:34:20.777 00 SCX_CPU1_MD_SY/1491         else
21-228-13:34:20.777 00 SCX_CPU1_MD_SY/1492           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:34:20.777 00 SCX_CPU1_MD_SY/1497           endif
21-228-13:34:20.777 00 SCX_CPU1_MD_SY/1498         endif
21-228-13:34:20.777 00 SCX_CPU1_MD_SY/1499       enddo
21-228-13:34:20.777 00 SCX_CPU1_MD_SY/1483       for j = 1 to 6 do
21-228-13:34:20.777 00 SCX_CPU1_MD_SY/1484         if (dwelldata[i-1,j] >= 254) then
21-228-13:34:20.777 00 SCX_CPU1_MD_SY/1491         else
21-228-13:34:20.777 00 SCX_CPU1_MD_SY/1492           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:34:20.778 00 SCX_CPU1_MD_SY/1497           endif
21-228-13:34:20.778 00 SCX_CPU1_MD_SY/1498         endif
21-228-13:34:20.778 00 SCX_CPU1_MD_SY/1499       enddo
21-228-13:34:20.778 00 SCX_CPU1_MD_SY/1483       for j = 1 to 6 do
21-228-13:34:20.778 00 SCX_CPU1_MD_SY/1484         if (dwelldata[i-1,j] >= 254) then
21-228-13:34:20.778 00 SCX_CPU1_MD_SY/1491         else
21-228-13:34:20.778 00 SCX_CPU1_MD_SY/1492           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:34:20.778 00 SCX_CPU1_MD_SY/1497           endif
21-228-13:34:20.778 00 SCX_CPU1_MD_SY/1498         endif
21-228-13:34:20.778 00 SCX_CPU1_MD_SY/1499       enddo
21-228-13:34:20.778 00 SCX_CPU1_MD_SY/1483       for j = 1 to 6 do
21-228-13:34:20.778 00 SCX_CPU1_MD_SY/1500       if (dwelldata[i,9] <> 0) or (dwelldata[i,10] <> 0) or (dwelldata[i,11] <> 0) or (dwelldata[i,12] <> 0) then
21-228-13:34:20.779 00 SCX_CPU1_MD_SY/1503       endif
21-228-13:34:21.022 00 SCX_CPU1_MD_SY/1504     enddo
21-228-13:34:21.022 00 SCX_CPU1_MD_SY/1482     for i = 2 to 15 do
21-228-13:34:21.022 00 SCX_CPU1_MD_SY/1483       for j = 1 to 6 do
21-228-13:34:21.023 00 SCX_CPU1_MD_SY/1484         if (dwelldata[i-1,j] >= 254) then
21-228-13:34:21.023 00 SCX_CPU1_MD_SY/1491         else
21-228-13:34:21.023 00 SCX_CPU1_MD_SY/1492           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:34:21.023 00 SCX_CPU1_MD_SY/1497           endif
21-228-13:34:21.023 00 SCX_CPU1_MD_SY/1498         endif
21-228-13:34:21.023 00 SCX_CPU1_MD_SY/1499       enddo
21-228-13:34:21.023 00 SCX_CPU1_MD_SY/1483       for j = 1 to 6 do
21-228-13:34:21.023 00 SCX_CPU1_MD_SY/1484         if (dwelldata[i-1,j] >= 254) then
21-228-13:34:21.023 00 SCX_CPU1_MD_SY/1491         else
21-228-13:34:21.023 00 SCX_CPU1_MD_SY/1492           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:34:21.023 00 SCX_CPU1_MD_SY/1497           endif
21-228-13:34:21.023 00 SCX_CPU1_MD_SY/1498         endif
21-228-13:34:21.024 00 SCX_CPU1_MD_SY/1499       enddo
21-228-13:34:21.024 00 SCX_CPU1_MD_SY/1483       for j = 1 to 6 do
21-228-13:34:21.024 00 SCX_CPU1_MD_SY/1484         if (dwelldata[i-1,j] >= 254) then
21-228-13:34:21.024 00 SCX_CPU1_MD_SY/1491         else
21-228-13:34:21.024 00 SCX_CPU1_MD_SY/1492           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:34:21.024 00 SCX_CPU1_MD_SY/1497           endif
21-228-13:34:21.024 00 SCX_CPU1_MD_SY/1498         endif
21-228-13:34:21.024 00 SCX_CPU1_MD_SY/1499       enddo
21-228-13:34:21.024 00 SCX_CPU1_MD_SY/1483       for j = 1 to 6 do
21-228-13:34:21.024 00 SCX_CPU1_MD_SY/1484         if (dwelldata[i-1,j] >= 254) then
21-228-13:34:21.024 00 SCX_CPU1_MD_SY/1491         else
21-228-13:34:21.024 00 SCX_CPU1_MD_SY/1492           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:34:21.025 00 SCX_CPU1_MD_SY/1497           endif
21-228-13:34:21.025 00 SCX_CPU1_MD_SY/1498         endif
21-228-13:34:21.025 00 SCX_CPU1_MD_SY/1499       enddo
21-228-13:34:21.025 00 SCX_CPU1_MD_SY/1483       for j = 1 to 6 do
21-228-13:34:21.025 00 SCX_CPU1_MD_SY/1484         if (dwelldata[i-1,j] >= 254) then
21-228-13:34:21.025 00 SCX_CPU1_MD_SY/1491         else
21-228-13:34:21.025 00 SCX_CPU1_MD_SY/1492           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:34:21.025 00 SCX_CPU1_MD_SY/1497           endif
21-228-13:34:21.025 00 SCX_CPU1_MD_SY/1498         endif
21-228-13:34:21.025 00 SCX_CPU1_MD_SY/1499       enddo
21-228-13:34:21.025 00 SCX_CPU1_MD_SY/1483       for j = 1 to 6 do
21-228-13:34:21.025 00 SCX_CPU1_MD_SY/1484         if (dwelldata[i-1,j] >= 254) then
21-228-13:34:21.025 00 SCX_CPU1_MD_SY/1491         else
21-228-13:34:21.025 00 SCX_CPU1_MD_SY/1492           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:34:21.025 00 SCX_CPU1_MD_SY/1497           endif
21-228-13:34:21.025 00 SCX_CPU1_MD_SY/1498         endif
21-228-13:34:21.025 00 SCX_CPU1_MD_SY/1499       enddo
21-228-13:34:21.026 00 SCX_CPU1_MD_SY/1483       for j = 1 to 6 do
21-228-13:34:21.026 00 SCX_CPU1_MD_SY/1500       if (dwelldata[i,9] <> 0) or (dwelldata[i,10] <> 0) or (dwelldata[i,11] <> 0) or (dwelldata[i,12] <> 0) then
21-228-13:34:21.026 00 SCX_CPU1_MD_SY/1503       endif
21-228-13:34:21.026 00 SCX_CPU1_MD_SY/1504     enddo
21-228-13:34:21.026 00 SCX_CPU1_MD_SY/1482     for i = 2 to 15 do
21-228-13:34:21.026 00 SCX_CPU1_MD_SY/1483       for j = 1 to 6 do
21-228-13:34:21.026 00 SCX_CPU1_MD_SY/1484         if (dwelldata[i-1,j] >= 254) then
21-228-13:34:21.026 00 SCX_CPU1_MD_SY/1491         else
21-228-13:34:21.026 00 SCX_CPU1_MD_SY/1492           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:34:21.026 00 SCX_CPU1_MD_SY/1497           endif
21-228-13:34:21.026 00 SCX_CPU1_MD_SY/1498         endif
21-228-13:34:21.026 00 SCX_CPU1_MD_SY/1499       enddo
21-228-13:34:21.027 00 SCX_CPU1_MD_SY/1483       for j = 1 to 6 do
21-228-13:34:21.027 00 SCX_CPU1_MD_SY/1484         if (dwelldata[i-1,j] >= 254) then
21-228-13:34:21.027 00 SCX_CPU1_MD_SY/1491         else
21-228-13:34:21.027 00 SCX_CPU1_MD_SY/1492           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:34:21.027 00 SCX_CPU1_MD_SY/1497           endif
21-228-13:34:21.027 00 SCX_CPU1_MD_SY/1498         endif
21-228-13:34:21.027 00 SCX_CPU1_MD_SY/1499       enddo
21-228-13:34:21.027 00 SCX_CPU1_MD_SY/1483       for j = 1 to 6 do
21-228-13:34:21.027 00 SCX_CPU1_MD_SY/1484         if (dwelldata[i-1,j] >= 254) then
21-228-13:34:21.027 00 SCX_CPU1_MD_SY/1491         else
21-228-13:34:21.027 00 SCX_CPU1_MD_SY/1492           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:34:21.028 00 SCX_CPU1_MD_SY/1497           endif
21-228-13:34:21.028 00 SCX_CPU1_MD_SY/1498         endif
21-228-13:34:21.028 00 SCX_CPU1_MD_SY/1499       enddo
21-228-13:34:21.028 00 SCX_CPU1_MD_SY/1483       for j = 1 to 6 do
21-228-13:34:21.028 00 SCX_CPU1_MD_SY/1484         if (dwelldata[i-1,j] >= 254) then
21-228-13:34:21.028 00 SCX_CPU1_MD_SY/1491         else
21-228-13:34:21.028 00 SCX_CPU1_MD_SY/1492           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:34:21.028 00 SCX_CPU1_MD_SY/1497           endif
21-228-13:34:21.028 00 SCX_CPU1_MD_SY/1498         endif
21-228-13:34:21.028 00 SCX_CPU1_MD_SY/1499       enddo
21-228-13:34:21.029 00 SCX_CPU1_MD_SY/1483       for j = 1 to 6 do
21-228-13:34:21.029 00 SCX_CPU1_MD_SY/1484         if (dwelldata[i-1,j] >= 254) then
21-228-13:34:21.029 00 SCX_CPU1_MD_SY/1491         else
21-228-13:34:21.029 00 SCX_CPU1_MD_SY/1492           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:34:21.029 00 SCX_CPU1_MD_SY/1497           endif
21-228-13:34:21.029 00 SCX_CPU1_MD_SY/1498         endif
21-228-13:34:21.029 00 SCX_CPU1_MD_SY/1499       enddo
21-228-13:34:21.029 00 SCX_CPU1_MD_SY/1483       for j = 1 to 6 do
21-228-13:34:21.029 00 SCX_CPU1_MD_SY/1484         if (dwelldata[i-1,j] >= 254) then
21-228-13:34:21.029 00 SCX_CPU1_MD_SY/1491         else
21-228-13:34:21.029 00 SCX_CPU1_MD_SY/1492           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:34:21.029 00 SCX_CPU1_MD_SY/1497           endif
21-228-13:34:21.030 00 SCX_CPU1_MD_SY/1498         endif
21-228-13:34:21.030 00 SCX_CPU1_MD_SY/1499       enddo
21-228-13:34:21.030 00 SCX_CPU1_MD_SY/1483       for j = 1 to 6 do
21-228-13:34:21.030 00 SCX_CPU1_MD_SY/1500       if (dwelldata[i,9] <> 0) or (dwelldata[i,10] <> 0) or (dwelldata[i,11] <> 0) or (dwelldata[i,12] <> 0) then
21-228-13:34:21.030 00 SCX_CPU1_MD_SY/1503       endif
21-228-13:34:21.030 00 SCX_CPU1_MD_SY/1504     enddo
21-228-13:34:21.030 00 SCX_CPU1_MD_SY/1482     for i = 2 to 15 do
21-228-13:34:21.030 00 SCX_CPU1_MD_SY/1483       for j = 1 to 6 do
21-228-13:34:21.030 00 SCX_CPU1_MD_SY/1484         if (dwelldata[i-1,j] >= 254) then
21-228-13:34:21.030 00 SCX_CPU1_MD_SY/1491         else
21-228-13:34:21.030 00 SCX_CPU1_MD_SY/1492           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:34:21.031 00 SCX_CPU1_MD_SY/1497           endif
21-228-13:34:21.031 00 SCX_CPU1_MD_SY/1498         endif
21-228-13:34:21.031 00 SCX_CPU1_MD_SY/1499       enddo
21-228-13:34:21.031 00 SCX_CPU1_MD_SY/1483       for j = 1 to 6 do
21-228-13:34:21.031 00 SCX_CPU1_MD_SY/1484         if (dwelldata[i-1,j] >= 254) then
21-228-13:34:21.031 00 SCX_CPU1_MD_SY/1491         else
21-228-13:34:21.031 00 SCX_CPU1_MD_SY/1492           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:34:21.031 00 SCX_CPU1_MD_SY/1497           endif
21-228-13:34:21.031 00 SCX_CPU1_MD_SY/1498         endif
21-228-13:34:21.031 00 SCX_CPU1_MD_SY/1499       enddo
21-228-13:34:21.031 00 SCX_CPU1_MD_SY/1483       for j = 1 to 6 do
21-228-13:34:21.031 00 SCX_CPU1_MD_SY/1484         if (dwelldata[i-1,j] >= 254) then
21-228-13:34:21.032 00 SCX_CPU1_MD_SY/1491         else
21-228-13:34:21.032 00 SCX_CPU1_MD_SY/1492           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:34:21.032 00 SCX_CPU1_MD_SY/1497           endif
21-228-13:34:21.032 00 SCX_CPU1_MD_SY/1498         endif
21-228-13:34:21.032 00 SCX_CPU1_MD_SY/1499       enddo
21-228-13:34:21.032 00 SCX_CPU1_MD_SY/1483       for j = 1 to 6 do
21-228-13:34:21.032 00 SCX_CPU1_MD_SY/1484         if (dwelldata[i-1,j] >= 254) then
21-228-13:34:21.032 00 SCX_CPU1_MD_SY/1491         else
21-228-13:34:21.032 00 SCX_CPU1_MD_SY/1492           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:34:21.032 00 SCX_CPU1_MD_SY/1497           endif
21-228-13:34:21.032 00 SCX_CPU1_MD_SY/1498         endif
21-228-13:34:21.032 00 SCX_CPU1_MD_SY/1499       enddo
21-228-13:34:21.032 00 SCX_CPU1_MD_SY/1483       for j = 1 to 6 do
21-228-13:34:21.032 00 SCX_CPU1_MD_SY/1484         if (dwelldata[i-1,j] >= 254) then
21-228-13:34:21.032 00 SCX_CPU1_MD_SY/1491         else
21-228-13:34:21.033 00 SCX_CPU1_MD_SY/1492           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:34:21.033 00 SCX_CPU1_MD_SY/1497           endif
21-228-13:34:21.033 00 SCX_CPU1_MD_SY/1498         endif
21-228-13:34:21.033 00 SCX_CPU1_MD_SY/1499       enddo
21-228-13:34:21.033 00 SCX_CPU1_MD_SY/1483       for j = 1 to 6 do
21-228-13:34:21.033 00 SCX_CPU1_MD_SY/1484         if (dwelldata[i-1,j] >= 254) then
21-228-13:34:21.033 00 SCX_CPU1_MD_SY/1491         else
21-228-13:34:21.033 00 SCX_CPU1_MD_SY/1492           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:34:21.033 00 SCX_CPU1_MD_SY/1497           endif
21-228-13:34:21.033 00 SCX_CPU1_MD_SY/1498         endif
21-228-13:34:21.033 00 SCX_CPU1_MD_SY/1499       enddo
21-228-13:34:21.033 00 SCX_CPU1_MD_SY/1483       for j = 1 to 6 do
21-228-13:34:21.034 00 SCX_CPU1_MD_SY/1500       if (dwelldata[i,9] <> 0) or (dwelldata[i,10] <> 0) or (dwelldata[i,11] <> 0) or (dwelldata[i,12] <> 0) then
21-228-13:34:21.034 00 SCX_CPU1_MD_SY/1503       endif
21-228-13:34:21.034 00 SCX_CPU1_MD_SY/1504     enddo
21-228-13:34:21.034 00 SCX_CPU1_MD_SY/1482     for i = 2 to 15 do
21-228-13:34:21.034 00 SCX_CPU1_MD_SY/1483       for j = 1 to 6 do
21-228-13:34:21.034 00 SCX_CPU1_MD_SY/1484         if (dwelldata[i-1,j] >= 254) then
21-228-13:34:21.034 00 SCX_CPU1_MD_SY/1491         else
21-228-13:34:21.034 00 SCX_CPU1_MD_SY/1492           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:34:21.034 00 SCX_CPU1_MD_SY/1497           endif
21-228-13:34:21.034 00 SCX_CPU1_MD_SY/1498         endif
21-228-13:34:21.035 00 SCX_CPU1_MD_SY/1499       enddo
21-228-13:34:21.035 00 SCX_CPU1_MD_SY/1483       for j = 1 to 6 do
21-228-13:34:21.035 00 SCX_CPU1_MD_SY/1484         if (dwelldata[i-1,j] >= 254) then
21-228-13:34:21.035 00 SCX_CPU1_MD_SY/1491         else
21-228-13:34:21.035 00 SCX_CPU1_MD_SY/1492           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:34:21.035 00 SCX_CPU1_MD_SY/1497           endif
21-228-13:34:21.035 00 SCX_CPU1_MD_SY/1498         endif
21-228-13:34:21.035 00 SCX_CPU1_MD_SY/1499       enddo
21-228-13:34:21.035 00 SCX_CPU1_MD_SY/1483       for j = 1 to 6 do
21-228-13:34:21.035 00 SCX_CPU1_MD_SY/1484         if (dwelldata[i-1,j] >= 254) then
21-228-13:34:21.035 00 SCX_CPU1_MD_SY/1491         else
21-228-13:34:21.035 00 SCX_CPU1_MD_SY/1492           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:34:21.035 00 SCX_CPU1_MD_SY/1497           endif
21-228-13:34:21.035 00 SCX_CPU1_MD_SY/1498         endif
21-228-13:34:21.035 00 SCX_CPU1_MD_SY/1499       enddo
21-228-13:34:21.036 00 SCX_CPU1_MD_SY/1483       for j = 1 to 6 do
21-228-13:34:21.036 00 SCX_CPU1_MD_SY/1484         if (dwelldata[i-1,j] >= 254) then
21-228-13:34:21.036 00 SCX_CPU1_MD_SY/1491         else
21-228-13:34:21.036 00 SCX_CPU1_MD_SY/1492           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:34:21.036 00 SCX_CPU1_MD_SY/1497           endif
21-228-13:34:21.036 00 SCX_CPU1_MD_SY/1498         endif
21-228-13:34:21.036 00 SCX_CPU1_MD_SY/1499       enddo
21-228-13:34:21.036 00 SCX_CPU1_MD_SY/1483       for j = 1 to 6 do
21-228-13:34:21.036 00 SCX_CPU1_MD_SY/1484         if (dwelldata[i-1,j] >= 254) then
21-228-13:34:21.036 00 SCX_CPU1_MD_SY/1491         else
21-228-13:34:21.036 00 SCX_CPU1_MD_SY/1492           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:34:21.036 00 SCX_CPU1_MD_SY/1497           endif
21-228-13:34:21.036 00 SCX_CPU1_MD_SY/1498         endif
21-228-13:34:21.036 00 SCX_CPU1_MD_SY/1499       enddo
21-228-13:34:21.037 00 SCX_CPU1_MD_SY/1483       for j = 1 to 6 do
21-228-13:34:21.037 00 SCX_CPU1_MD_SY/1484         if (dwelldata[i-1,j] >= 254) then
21-228-13:34:21.037 00 SCX_CPU1_MD_SY/1491         else
21-228-13:34:21.037 00 SCX_CPU1_MD_SY/1492           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:34:21.037 00 SCX_CPU1_MD_SY/1497           endif
21-228-13:34:21.037 00 SCX_CPU1_MD_SY/1498         endif
21-228-13:34:21.037 00 SCX_CPU1_MD_SY/1499       enddo
21-228-13:34:21.037 00 SCX_CPU1_MD_SY/1483       for j = 1 to 6 do
21-228-13:34:21.037 00 SCX_CPU1_MD_SY/1500       if (dwelldata[i,9] <> 0) or (dwelldata[i,10] <> 0) or (dwelldata[i,11] <> 0) or (dwelldata[i,12] <> 0) then
21-228-13:34:21.038 00 SCX_CPU1_MD_SY/1503       endif
21-228-13:34:21.038 00 SCX_CPU1_MD_SY/1504     enddo
21-228-13:34:21.038 00 SCX_CPU1_MD_SY/1482     for i = 2 to 15 do
21-228-13:34:21.038 00 SCX_CPU1_MD_SY/1483       for j = 1 to 6 do
21-228-13:34:21.038 00 SCX_CPU1_MD_SY/1484         if (dwelldata[i-1,j] >= 254) then
21-228-13:34:21.038 00 SCX_CPU1_MD_SY/1491         else
21-228-13:34:21.038 00 SCX_CPU1_MD_SY/1492           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:34:21.038 00 SCX_CPU1_MD_SY/1497           endif
21-228-13:34:21.038 00 SCX_CPU1_MD_SY/1498         endif
21-228-13:34:21.038 00 SCX_CPU1_MD_SY/1499       enddo
21-228-13:34:21.038 00 SCX_CPU1_MD_SY/1483       for j = 1 to 6 do
21-228-13:34:21.038 00 SCX_CPU1_MD_SY/1484         if (dwelldata[i-1,j] >= 254) then
21-228-13:34:21.038 00 SCX_CPU1_MD_SY/1491         else
21-228-13:34:21.038 00 SCX_CPU1_MD_SY/1492           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:34:21.038 00 SCX_CPU1_MD_SY/1497           endif
21-228-13:34:21.038 00 SCX_CPU1_MD_SY/1498         endif
21-228-13:34:21.038 00 SCX_CPU1_MD_SY/1499       enddo
21-228-13:34:21.039 00 SCX_CPU1_MD_SY/1483       for j = 1 to 6 do
21-228-13:34:21.039 00 SCX_CPU1_MD_SY/1484         if (dwelldata[i-1,j] >= 254) then
21-228-13:34:21.039 00 SCX_CPU1_MD_SY/1491         else
21-228-13:34:21.039 00 SCX_CPU1_MD_SY/1492           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:34:21.039 00 SCX_CPU1_MD_SY/1497           endif
21-228-13:34:21.039 00 SCX_CPU1_MD_SY/1498         endif
21-228-13:34:21.039 00 SCX_CPU1_MD_SY/1499       enddo
21-228-13:34:21.039 00 SCX_CPU1_MD_SY/1483       for j = 1 to 6 do
21-228-13:34:21.039 00 SCX_CPU1_MD_SY/1484         if (dwelldata[i-1,j] >= 254) then
21-228-13:34:21.039 00 SCX_CPU1_MD_SY/1491         else
21-228-13:34:21.039 00 SCX_CPU1_MD_SY/1492           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:34:21.039 00 SCX_CPU1_MD_SY/1497           endif
21-228-13:34:21.039 00 SCX_CPU1_MD_SY/1498         endif
21-228-13:34:21.039 00 SCX_CPU1_MD_SY/1499       enddo
21-228-13:34:21.039 00 SCX_CPU1_MD_SY/1483       for j = 1 to 6 do
21-228-13:34:21.039 00 SCX_CPU1_MD_SY/1484         if (dwelldata[i-1,j] >= 254) then
21-228-13:34:21.040 00 SCX_CPU1_MD_SY/1491         else
21-228-13:34:21.040 00 SCX_CPU1_MD_SY/1492           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:34:21.040 00 SCX_CPU1_MD_SY/1497           endif
21-228-13:34:21.040 00 SCX_CPU1_MD_SY/1498         endif
21-228-13:34:21.040 00 SCX_CPU1_MD_SY/1499       enddo
21-228-13:34:21.040 00 SCX_CPU1_MD_SY/1483       for j = 1 to 6 do
21-228-13:34:21.040 00 SCX_CPU1_MD_SY/1484         if (dwelldata[i-1,j] >= 254) then
21-228-13:34:21.040 00 SCX_CPU1_MD_SY/1491         else
21-228-13:34:21.040 00 SCX_CPU1_MD_SY/1492           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:34:21.040 00 SCX_CPU1_MD_SY/1497           endif
21-228-13:34:21.040 00 SCX_CPU1_MD_SY/1498         endif
21-228-13:34:21.040 00 SCX_CPU1_MD_SY/1499       enddo
21-228-13:34:21.040 00 SCX_CPU1_MD_SY/1483       for j = 1 to 6 do
21-228-13:34:21.040 00 SCX_CPU1_MD_SY/1500       if (dwelldata[i,9] <> 0) or (dwelldata[i,10] <> 0) or (dwelldata[i,11] <> 0) or (dwelldata[i,12] <> 0) then
21-228-13:34:21.040 00 SCX_CPU1_MD_SY/1503       endif
21-228-13:34:21.040 00 SCX_CPU1_MD_SY/1504     enddo
21-228-13:34:21.041 00 SCX_CPU1_MD_SY/1482     for i = 2 to 15 do
21-228-13:34:21.041 00 SCX_CPU1_MD_SY/1483       for j = 1 to 6 do
21-228-13:34:21.041 00 SCX_CPU1_MD_SY/1484         if (dwelldata[i-1,j] >= 254) then
21-228-13:34:21.041 00 SCX_CPU1_MD_SY/1491         else
21-228-13:34:21.041 00 SCX_CPU1_MD_SY/1492           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:34:21.041 00 SCX_CPU1_MD_SY/1497           endif
21-228-13:34:21.041 00 SCX_CPU1_MD_SY/1498         endif
21-228-13:34:21.041 00 SCX_CPU1_MD_SY/1499       enddo
21-228-13:34:21.041 00 SCX_CPU1_MD_SY/1483       for j = 1 to 6 do
21-228-13:34:21.357 00 SCX_CPU1_MD_SY/1484         if (dwelldata[i-1,j] >= 254) then
21-228-13:34:21.357 00 SCX_CPU1_MD_SY/1491         else
21-228-13:34:21.357 00 SCX_CPU1_MD_SY/1492           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:34:21.357 00 SCX_CPU1_MD_SY/1497           endif
21-228-13:34:21.357 00 SCX_CPU1_MD_SY/1498         endif
21-228-13:34:21.357 00 SCX_CPU1_MD_SY/1499       enddo
21-228-13:34:21.357 00 SCX_CPU1_MD_SY/1483       for j = 1 to 6 do
21-228-13:34:21.357 00 SCX_CPU1_MD_SY/1484         if (dwelldata[i-1,j] >= 254) then
21-228-13:34:21.357 00 SCX_CPU1_MD_SY/1491         else
21-228-13:34:21.357 00 SCX_CPU1_MD_SY/1492           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:34:21.357 00 SCX_CPU1_MD_SY/1497           endif
21-228-13:34:21.357 00 SCX_CPU1_MD_SY/1498         endif
21-228-13:34:21.357 00 SCX_CPU1_MD_SY/1499       enddo
21-228-13:34:21.358 00 SCX_CPU1_MD_SY/1483       for j = 1 to 6 do
21-228-13:34:21.358 00 SCX_CPU1_MD_SY/1484         if (dwelldata[i-1,j] >= 254) then
21-228-13:34:21.358 00 SCX_CPU1_MD_SY/1491         else
21-228-13:34:21.358 00 SCX_CPU1_MD_SY/1492           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:34:21.358 00 SCX_CPU1_MD_SY/1497           endif
21-228-13:34:21.358 00 SCX_CPU1_MD_SY/1498         endif
21-228-13:34:21.358 00 SCX_CPU1_MD_SY/1499       enddo
21-228-13:34:21.358 00 SCX_CPU1_MD_SY/1483       for j = 1 to 6 do
21-228-13:34:21.358 00 SCX_CPU1_MD_SY/1484         if (dwelldata[i-1,j] >= 254) then
21-228-13:34:21.358 00 SCX_CPU1_MD_SY/1491         else
21-228-13:34:21.358 00 SCX_CPU1_MD_SY/1492           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:34:21.358 00 SCX_CPU1_MD_SY/1497           endif
21-228-13:34:21.358 00 SCX_CPU1_MD_SY/1498         endif
21-228-13:34:21.358 00 SCX_CPU1_MD_SY/1499       enddo
21-228-13:34:21.359 00 SCX_CPU1_MD_SY/1483       for j = 1 to 6 do
21-228-13:34:21.359 00 SCX_CPU1_MD_SY/1484         if (dwelldata[i-1,j] >= 254) then
21-228-13:34:21.359 00 SCX_CPU1_MD_SY/1491         else
21-228-13:34:21.359 00 SCX_CPU1_MD_SY/1492           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:34:21.359 00 SCX_CPU1_MD_SY/1497           endif
21-228-13:34:21.359 00 SCX_CPU1_MD_SY/1498         endif
21-228-13:34:21.359 00 SCX_CPU1_MD_SY/1499       enddo
21-228-13:34:21.359 00 SCX_CPU1_MD_SY/1483       for j = 1 to 6 do
21-228-13:34:21.359 00 SCX_CPU1_MD_SY/1500       if (dwelldata[i,9] <> 0) or (dwelldata[i,10] <> 0) or (dwelldata[i,11] <> 0) or (dwelldata[i,12] <> 0) then
21-228-13:34:21.359 00 SCX_CPU1_MD_SY/1503       endif
21-228-13:34:21.359 00 SCX_CPU1_MD_SY/1504     enddo
21-228-13:34:21.359 00 SCX_CPU1_MD_SY/1482     for i = 2 to 15 do
21-228-13:34:21.360 00 SCX_CPU1_MD_SY/1483       for j = 1 to 6 do
21-228-13:34:21.360 00 SCX_CPU1_MD_SY/1484         if (dwelldata[i-1,j] >= 254) then
21-228-13:34:21.360 00 SCX_CPU1_MD_SY/1491         else
21-228-13:34:21.360 00 SCX_CPU1_MD_SY/1492           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:34:21.360 00 SCX_CPU1_MD_SY/1497           endif
21-228-13:34:21.360 00 SCX_CPU1_MD_SY/1498         endif
21-228-13:34:21.360 00 SCX_CPU1_MD_SY/1499       enddo
21-228-13:34:21.360 00 SCX_CPU1_MD_SY/1483       for j = 1 to 6 do
21-228-13:34:21.360 00 SCX_CPU1_MD_SY/1484         if (dwelldata[i-1,j] >= 254) then
21-228-13:34:21.360 00 SCX_CPU1_MD_SY/1491         else
21-228-13:34:21.360 00 SCX_CPU1_MD_SY/1492           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:34:21.360 00 SCX_CPU1_MD_SY/1497           endif
21-228-13:34:21.360 00 SCX_CPU1_MD_SY/1498         endif
21-228-13:34:21.360 00 SCX_CPU1_MD_SY/1499       enddo
21-228-13:34:21.360 00 SCX_CPU1_MD_SY/1483       for j = 1 to 6 do
21-228-13:34:21.361 00 SCX_CPU1_MD_SY/1484         if (dwelldata[i-1,j] >= 254) then
21-228-13:34:21.361 00 SCX_CPU1_MD_SY/1491         else
21-228-13:34:21.361 00 SCX_CPU1_MD_SY/1492           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:34:21.361 00 SCX_CPU1_MD_SY/1497           endif
21-228-13:34:21.361 00 SCX_CPU1_MD_SY/1498         endif
21-228-13:34:21.361 00 SCX_CPU1_MD_SY/1499       enddo
21-228-13:34:21.361 00 SCX_CPU1_MD_SY/1483       for j = 1 to 6 do
21-228-13:34:21.361 00 SCX_CPU1_MD_SY/1484         if (dwelldata[i-1,j] >= 254) then
21-228-13:34:21.361 00 SCX_CPU1_MD_SY/1491         else
21-228-13:34:21.361 00 SCX_CPU1_MD_SY/1492           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:34:21.361 00 SCX_CPU1_MD_SY/1497           endif
21-228-13:34:21.361 00 SCX_CPU1_MD_SY/1498         endif
21-228-13:34:21.361 00 SCX_CPU1_MD_SY/1499       enddo
21-228-13:34:21.361 00 SCX_CPU1_MD_SY/1483       for j = 1 to 6 do
21-228-13:34:21.361 00 SCX_CPU1_MD_SY/1484         if (dwelldata[i-1,j] >= 254) then
21-228-13:34:21.362 00 SCX_CPU1_MD_SY/1491         else
21-228-13:34:21.362 00 SCX_CPU1_MD_SY/1492           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:34:21.362 00 SCX_CPU1_MD_SY/1497           endif
21-228-13:34:21.362 00 SCX_CPU1_MD_SY/1498         endif
21-228-13:34:21.362 00 SCX_CPU1_MD_SY/1499       enddo
21-228-13:34:21.362 00 SCX_CPU1_MD_SY/1483       for j = 1 to 6 do
21-228-13:34:21.362 00 SCX_CPU1_MD_SY/1484         if (dwelldata[i-1,j] >= 254) then
21-228-13:34:21.362 00 SCX_CPU1_MD_SY/1491         else
21-228-13:34:21.362 00 SCX_CPU1_MD_SY/1492           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:34:21.362 00 SCX_CPU1_MD_SY/1497           endif
21-228-13:34:21.362 00 SCX_CPU1_MD_SY/1498         endif
21-228-13:34:21.362 00 SCX_CPU1_MD_SY/1499       enddo
21-228-13:34:21.362 00 SCX_CPU1_MD_SY/1483       for j = 1 to 6 do
21-228-13:34:21.362 00 SCX_CPU1_MD_SY/1500       if (dwelldata[i,9] <> 0) or (dwelldata[i,10] <> 0) or (dwelldata[i,11] <> 0) or (dwelldata[i,12] <> 0) then
21-228-13:34:21.363 00 SCX_CPU1_MD_SY/1503       endif
21-228-13:34:21.363 00 SCX_CPU1_MD_SY/1504     enddo
21-228-13:34:21.363 00 SCX_CPU1_MD_SY/1482     for i = 2 to 15 do
21-228-13:34:21.363 00 SCX_CPU1_MD_SY/1505     
21-228-13:34:21.363 00 SCX_CPU1_MD_SY/1506     if (passed = 1) then
21-228-13:34:21.363 00 SCX_CPU1_MD_SY/1507       write "<*> Passed (3000;3000.2;3001) - Data was as expected and received at the correct rate."
21-228-13:34:21.363 00     SPR-I:OPRO         <*> Passed (3000;3000.2;3001) - Data was as expected and received at the correct rate.
21-228-13:34:21.363 00 SCX_CPU1_MD_SY/1508       ut_setrequirements MD_3000, "P"
21-228-13:34:21.364 00 SCX_CPU1_MD_SY/1509       ut_setrequirements MD_3000_2, "P"
21-228-13:34:21.365 00 SCX_CPU1_MD_SY/1510       ut_setrequirements MD_3001, "P"
21-228-13:34:21.365 00 SCX_CPU1_MD_SY/1516     endif
21-228-13:34:21.365 00 SCX_CPU1_MD_SY/1517     
21-228-13:34:21.365 00 SCX_CPU1_MD_SY/1518     ; Check the sequence of the data. This is dependent on position and length of
21-228-13:34:21.365 00 SCX_CPU1_MD_SY/1519     ; delays as well as changes in the address (offset) of the entries.
21-228-13:34:21.365 00 SCX_CPU1_MD_SY/1520     
21-228-13:34:21.365 00 SCX_CPU1_MD_SY/1521     passed = 1
21-228-13:34:21.366 00 SCX_CPU1_MD_SY/1522     for i = 1 to 15 do
21-228-13:34:21.366 00 SCX_CPU1_MD_SY/1523       for j = 2 to 2 do
21-228-13:34:21.366 00 SCX_CPU1_MD_SY/1524         if (dwelldata[i,j] = 0) then
21-228-13:34:21.366 00 SCX_CPU1_MD_SY/1531         else
21-228-13:34:21.366 00 SCX_CPU1_MD_SY/1532           if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:34:21.366 00 SCX_CPU1_MD_SY/1537           endif
21-228-13:34:21.366 00 SCX_CPU1_MD_SY/1538         endif
21-228-13:34:21.366 00 SCX_CPU1_MD_SY/1539         
21-228-13:34:21.366 00 SCX_CPU1_MD_SY/1540       if (dwelldata[i,3] <= 1) then
21-228-13:34:21.392 00 SCX_CPU1_MD_SY/1547       else
21-228-13:34:21.392 00 SCX_CPU1_MD_SY/1548         if (dwelldata[i,3] - dwelldata[i,2] <> 2) THEN
21-228-13:34:21.392 00 SCX_CPU1_MD_SY/1553         endif
21-228-13:34:21.392 00 SCX_CPU1_MD_SY/1554       endif
21-228-13:34:21.392 00 SCX_CPU1_MD_SY/1555       
21-228-13:34:21.392 00 SCX_CPU1_MD_SY/1556       for j = 4 to 8 do
21-228-13:34:21.392 00 SCX_CPU1_MD_SY/1557         if (dwelldata[i,j] = 0) then
21-228-13:34:21.392 00 SCX_CPU1_MD_SY/1564         else
21-228-13:34:21.392 00 SCX_CPU1_MD_SY/1565           if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:34:21.392 00 SCX_CPU1_MD_SY/1570           endif
21-228-13:34:21.392 00 SCX_CPU1_MD_SY/1571         endif
21-228-13:34:21.392 00 SCX_CPU1_MD_SY/1572       enddo
21-228-13:34:21.393 00 SCX_CPU1_MD_SY/1556       for j = 4 to 8 do
21-228-13:34:21.393 00 SCX_CPU1_MD_SY/1557         if (dwelldata[i,j] = 0) then
21-228-13:34:21.393 00 SCX_CPU1_MD_SY/1564         else
21-228-13:34:21.393 00 SCX_CPU1_MD_SY/1565           if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:34:21.393 00 SCX_CPU1_MD_SY/1570           endif
21-228-13:34:21.393 00 SCX_CPU1_MD_SY/1571         endif
21-228-13:34:21.393 00 SCX_CPU1_MD_SY/1572       enddo
21-228-13:34:21.393 00 SCX_CPU1_MD_SY/1556       for j = 4 to 8 do
21-228-13:34:21.393 00 SCX_CPU1_MD_SY/1557         if (dwelldata[i,j] = 0) then
21-228-13:34:21.393 00 SCX_CPU1_MD_SY/1564         else
21-228-13:34:21.393 00 SCX_CPU1_MD_SY/1565           if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:34:21.394 00 SCX_CPU1_MD_SY/1570           endif
21-228-13:34:21.394 00 SCX_CPU1_MD_SY/1571         endif
21-228-13:34:21.394 00 SCX_CPU1_MD_SY/1572       enddo
21-228-13:34:21.395 00 SCX_CPU1_MD_SY/1556       for j = 4 to 8 do
21-228-13:34:21.395 00 SCX_CPU1_MD_SY/1557         if (dwelldata[i,j] = 0) then
21-228-13:34:21.395 00 SCX_CPU1_MD_SY/1564         else
21-228-13:34:21.395 00 SCX_CPU1_MD_SY/1565           if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:34:21.395 00 SCX_CPU1_MD_SY/1570           endif
21-228-13:34:21.395 00 SCX_CPU1_MD_SY/1571         endif
21-228-13:34:21.395 00 SCX_CPU1_MD_SY/1572       enddo
21-228-13:34:21.395 00 SCX_CPU1_MD_SY/1556       for j = 4 to 8 do
21-228-13:34:21.395 00 SCX_CPU1_MD_SY/1557         if (dwelldata[i,j] = 0) then
21-228-13:34:21.396 00 SCX_CPU1_MD_SY/1564         else
21-228-13:34:21.396 00 SCX_CPU1_MD_SY/1565           if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:34:21.396 00 SCX_CPU1_MD_SY/1570           endif
21-228-13:34:21.396 00 SCX_CPU1_MD_SY/1571         endif
21-228-13:34:21.396 00 SCX_CPU1_MD_SY/1572       enddo
21-228-13:34:21.396 00 SCX_CPU1_MD_SY/1556       for j = 4 to 8 do
21-228-13:34:21.396 00 SCX_CPU1_MD_SY/1573     
21-228-13:34:21.396 00 SCX_CPU1_MD_SY/1574       enddo
21-228-13:34:21.396 00 SCX_CPU1_MD_SY/1523       for j = 2 to 2 do
21-228-13:34:21.396 00 SCX_CPU1_MD_SY/1575     enddo
21-228-13:34:21.396 00 SCX_CPU1_MD_SY/1522     for i = 1 to 15 do
21-228-13:34:21.396 00 SCX_CPU1_MD_SY/1523       for j = 2 to 2 do
21-228-13:34:21.397 00 SCX_CPU1_MD_SY/1524         if (dwelldata[i,j] = 0) then
21-228-13:34:21.397 00 SCX_CPU1_MD_SY/1531         else
21-228-13:34:21.401 00 SCX_CPU1_MD_SY/1532           if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:34:21.401 00 SCX_CPU1_MD_SY/1537           endif
21-228-13:34:21.401 00 SCX_CPU1_MD_SY/1538         endif
21-228-13:34:21.401 00 SCX_CPU1_MD_SY/1539         
21-228-13:34:21.401 00 SCX_CPU1_MD_SY/1540       if (dwelldata[i,3] <= 1) then
21-228-13:34:21.401 00 SCX_CPU1_MD_SY/1547       else
21-228-13:34:21.401 00 SCX_CPU1_MD_SY/1548         if (dwelldata[i,3] - dwelldata[i,2] <> 2) THEN
21-228-13:34:21.401 00 SCX_CPU1_MD_SY/1553         endif
21-228-13:34:21.401 00 SCX_CPU1_MD_SY/1554       endif
21-228-13:34:21.401 00 SCX_CPU1_MD_SY/1555       
21-228-13:34:21.401 00 SCX_CPU1_MD_SY/1556       for j = 4 to 8 do
21-228-13:34:21.401 00 SCX_CPU1_MD_SY/1557         if (dwelldata[i,j] = 0) then
21-228-13:34:21.401 00 SCX_CPU1_MD_SY/1564         else
21-228-13:34:21.401 00 SCX_CPU1_MD_SY/1565           if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:34:21.402 00 SCX_CPU1_MD_SY/1570           endif
21-228-13:34:21.402 00 SCX_CPU1_MD_SY/1571         endif
21-228-13:34:21.402 00 SCX_CPU1_MD_SY/1572       enddo
21-228-13:34:21.402 00 SCX_CPU1_MD_SY/1556       for j = 4 to 8 do
21-228-13:34:21.402 00 SCX_CPU1_MD_SY/1557         if (dwelldata[i,j] = 0) then
21-228-13:34:21.402 00 SCX_CPU1_MD_SY/1564         else
21-228-13:34:21.402 00 SCX_CPU1_MD_SY/1565           if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:34:21.402 00 SCX_CPU1_MD_SY/1570           endif
21-228-13:34:21.402 00 SCX_CPU1_MD_SY/1571         endif
21-228-13:34:21.402 00 SCX_CPU1_MD_SY/1572       enddo
21-228-13:34:21.402 00 SCX_CPU1_MD_SY/1556       for j = 4 to 8 do
21-228-13:34:21.402 00 SCX_CPU1_MD_SY/1557         if (dwelldata[i,j] = 0) then
21-228-13:34:21.402 00 SCX_CPU1_MD_SY/1564         else
21-228-13:34:21.402 00 SCX_CPU1_MD_SY/1565           if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:34:21.403 00 SCX_CPU1_MD_SY/1570           endif
21-228-13:34:21.403 00 SCX_CPU1_MD_SY/1571         endif
21-228-13:34:21.403 00 SCX_CPU1_MD_SY/1572       enddo
21-228-13:34:21.403 00 SCX_CPU1_MD_SY/1556       for j = 4 to 8 do
21-228-13:34:21.403 00 SCX_CPU1_MD_SY/1557         if (dwelldata[i,j] = 0) then
21-228-13:34:21.403 00 SCX_CPU1_MD_SY/1564         else
21-228-13:34:21.403 00 SCX_CPU1_MD_SY/1565           if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:34:21.403 00 SCX_CPU1_MD_SY/1570           endif
21-228-13:34:21.403 00 SCX_CPU1_MD_SY/1571         endif
21-228-13:34:21.403 00 SCX_CPU1_MD_SY/1572       enddo
21-228-13:34:21.403 00 SCX_CPU1_MD_SY/1556       for j = 4 to 8 do
21-228-13:34:21.403 00 SCX_CPU1_MD_SY/1557         if (dwelldata[i,j] = 0) then
21-228-13:34:21.403 00 SCX_CPU1_MD_SY/1564         else
21-228-13:34:21.403 00 SCX_CPU1_MD_SY/1565           if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:34:21.404 00 SCX_CPU1_MD_SY/1570           endif
21-228-13:34:21.408 00 SCX_CPU1_MD_SY/1571         endif
21-228-13:34:21.408 00 SCX_CPU1_MD_SY/1572       enddo
21-228-13:34:21.409 00 SCX_CPU1_MD_SY/1556       for j = 4 to 8 do
21-228-13:34:21.409 00 SCX_CPU1_MD_SY/1573     
21-228-13:34:21.409 00 SCX_CPU1_MD_SY/1574       enddo
21-228-13:34:21.409 00 SCX_CPU1_MD_SY/1523       for j = 2 to 2 do
21-228-13:34:21.409 00 SCX_CPU1_MD_SY/1575     enddo
21-228-13:34:21.409 00 SCX_CPU1_MD_SY/1522     for i = 1 to 15 do
21-228-13:34:21.409 00 SCX_CPU1_MD_SY/1523       for j = 2 to 2 do
21-228-13:34:21.409 00 SCX_CPU1_MD_SY/1524         if (dwelldata[i,j] = 0) then
21-228-13:34:21.409 00 SCX_CPU1_MD_SY/1531         else
21-228-13:34:21.409 00 SCX_CPU1_MD_SY/1532           if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:34:21.409 00 SCX_CPU1_MD_SY/1537           endif
21-228-13:34:21.409 00 SCX_CPU1_MD_SY/1538         endif
21-228-13:34:21.409 00 SCX_CPU1_MD_SY/1539         
21-228-13:34:21.410 00 SCX_CPU1_MD_SY/1540       if (dwelldata[i,3] <= 1) then
21-228-13:34:21.410 00 SCX_CPU1_MD_SY/1547       else
21-228-13:34:21.410 00 SCX_CPU1_MD_SY/1548         if (dwelldata[i,3] - dwelldata[i,2] <> 2) THEN
21-228-13:34:21.410 00 SCX_CPU1_MD_SY/1553         endif
21-228-13:34:21.410 00 SCX_CPU1_MD_SY/1554       endif
21-228-13:34:21.410 00 SCX_CPU1_MD_SY/1555       
21-228-13:34:21.410 00 SCX_CPU1_MD_SY/1556       for j = 4 to 8 do
21-228-13:34:21.410 00 SCX_CPU1_MD_SY/1557         if (dwelldata[i,j] = 0) then
21-228-13:34:21.410 00 SCX_CPU1_MD_SY/1564         else
21-228-13:34:21.410 00 SCX_CPU1_MD_SY/1565           if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:34:21.410 00 SCX_CPU1_MD_SY/1570           endif
21-228-13:34:21.410 00 SCX_CPU1_MD_SY/1571         endif
21-228-13:34:21.410 00 SCX_CPU1_MD_SY/1572       enddo
21-228-13:34:21.410 00 SCX_CPU1_MD_SY/1556       for j = 4 to 8 do
21-228-13:34:21.410 00 SCX_CPU1_MD_SY/1557         if (dwelldata[i,j] = 0) then
21-228-13:34:21.410 00 SCX_CPU1_MD_SY/1564         else
21-228-13:34:21.410 00 SCX_CPU1_MD_SY/1565           if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:34:21.410 00 SCX_CPU1_MD_SY/1570           endif
21-228-13:34:21.410 00 SCX_CPU1_MD_SY/1571         endif
21-228-13:34:21.416 00 SCX_CPU1_MD_SY/1572       enddo
21-228-13:34:21.417 00 SCX_CPU1_MD_SY/1556       for j = 4 to 8 do
21-228-13:34:21.417 00 SCX_CPU1_MD_SY/1557         if (dwelldata[i,j] = 0) then
21-228-13:34:21.417 00 SCX_CPU1_MD_SY/1564         else
21-228-13:34:21.417 00 SCX_CPU1_MD_SY/1565           if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:34:21.417 00 SCX_CPU1_MD_SY/1570           endif
21-228-13:34:21.417 00 SCX_CPU1_MD_SY/1571         endif
21-228-13:34:21.417 00 SCX_CPU1_MD_SY/1572       enddo
21-228-13:34:21.417 00 SCX_CPU1_MD_SY/1556       for j = 4 to 8 do
21-228-13:34:21.417 00 SCX_CPU1_MD_SY/1557         if (dwelldata[i,j] = 0) then
21-228-13:34:21.707 00 SCX_CPU1_MD_SY/1564         else
21-228-13:34:21.707 00 SCX_CPU1_MD_SY/1565           if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:34:21.707 00 SCX_CPU1_MD_SY/1570           endif
21-228-13:34:21.707 00 SCX_CPU1_MD_SY/1571         endif
21-228-13:34:21.707 00 SCX_CPU1_MD_SY/1572       enddo
21-228-13:34:21.707 00 SCX_CPU1_MD_SY/1556       for j = 4 to 8 do
21-228-13:34:21.707 00 SCX_CPU1_MD_SY/1557         if (dwelldata[i,j] = 0) then
21-228-13:34:21.707 00 SCX_CPU1_MD_SY/1564         else
21-228-13:34:21.707 00 SCX_CPU1_MD_SY/1565           if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:34:21.707 00 SCX_CPU1_MD_SY/1570           endif
21-228-13:34:21.707 00 SCX_CPU1_MD_SY/1571         endif
21-228-13:34:21.707 00 SCX_CPU1_MD_SY/1572       enddo
21-228-13:34:21.708 00 SCX_CPU1_MD_SY/1556       for j = 4 to 8 do
21-228-13:34:21.708 00 SCX_CPU1_MD_SY/1573     
21-228-13:34:21.708 00 SCX_CPU1_MD_SY/1574       enddo
21-228-13:34:21.708 00 SCX_CPU1_MD_SY/1523       for j = 2 to 2 do
21-228-13:34:21.708 00 SCX_CPU1_MD_SY/1575     enddo
21-228-13:34:21.708 00 SCX_CPU1_MD_SY/1522     for i = 1 to 15 do
21-228-13:34:21.709 00 SCX_CPU1_MD_SY/1523       for j = 2 to 2 do
21-228-13:34:21.709 00 SCX_CPU1_MD_SY/1524         if (dwelldata[i,j] = 0) then
21-228-13:34:21.709 00 SCX_CPU1_MD_SY/1531         else
21-228-13:34:21.709 00 SCX_CPU1_MD_SY/1532           if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:34:21.709 00 SCX_CPU1_MD_SY/1537           endif
21-228-13:34:21.709 00 SCX_CPU1_MD_SY/1538         endif
21-228-13:34:21.709 00 SCX_CPU1_MD_SY/1539         
21-228-13:34:21.709 00 SCX_CPU1_MD_SY/1540       if (dwelldata[i,3] <= 1) then
21-228-13:34:21.709 00 SCX_CPU1_MD_SY/1547       else
21-228-13:34:21.709 00 SCX_CPU1_MD_SY/1548         if (dwelldata[i,3] - dwelldata[i,2] <> 2) THEN
21-228-13:34:21.709 00 SCX_CPU1_MD_SY/1553         endif
21-228-13:34:21.709 00 SCX_CPU1_MD_SY/1554       endif
21-228-13:34:21.709 00 SCX_CPU1_MD_SY/1555       
21-228-13:34:21.709 00 SCX_CPU1_MD_SY/1556       for j = 4 to 8 do
21-228-13:34:21.709 00 SCX_CPU1_MD_SY/1557         if (dwelldata[i,j] = 0) then
21-228-13:34:21.709 00 SCX_CPU1_MD_SY/1564         else
21-228-13:34:21.709 00 SCX_CPU1_MD_SY/1565           if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:34:21.709 00 SCX_CPU1_MD_SY/1570           endif
21-228-13:34:21.709 00 SCX_CPU1_MD_SY/1571         endif
21-228-13:34:21.709 00 SCX_CPU1_MD_SY/1572       enddo
21-228-13:34:21.710 00 SCX_CPU1_MD_SY/1556       for j = 4 to 8 do
21-228-13:34:21.710 00 SCX_CPU1_MD_SY/1557         if (dwelldata[i,j] = 0) then
21-228-13:34:21.710 00 SCX_CPU1_MD_SY/1564         else
21-228-13:34:21.710 00 SCX_CPU1_MD_SY/1565           if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:34:21.710 00 SCX_CPU1_MD_SY/1570           endif
21-228-13:34:21.710 00 SCX_CPU1_MD_SY/1571         endif
21-228-13:34:21.710 00 SCX_CPU1_MD_SY/1572       enddo
21-228-13:34:21.710 00 SCX_CPU1_MD_SY/1556       for j = 4 to 8 do
21-228-13:34:21.710 00 SCX_CPU1_MD_SY/1557         if (dwelldata[i,j] = 0) then
21-228-13:34:21.710 00 SCX_CPU1_MD_SY/1564         else
21-228-13:34:21.710 00 SCX_CPU1_MD_SY/1565           if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:34:21.710 00 SCX_CPU1_MD_SY/1570           endif
21-228-13:34:21.710 00 SCX_CPU1_MD_SY/1571         endif
21-228-13:34:21.710 00 SCX_CPU1_MD_SY/1572       enddo
21-228-13:34:21.711 00 SCX_CPU1_MD_SY/1556       for j = 4 to 8 do
21-228-13:34:21.711 00 SCX_CPU1_MD_SY/1557         if (dwelldata[i,j] = 0) then
21-228-13:34:21.711 00 SCX_CPU1_MD_SY/1564         else
21-228-13:34:21.711 00 SCX_CPU1_MD_SY/1565           if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:34:21.711 00 SCX_CPU1_MD_SY/1570           endif
21-228-13:34:21.711 00 SCX_CPU1_MD_SY/1571         endif
21-228-13:34:21.711 00 SCX_CPU1_MD_SY/1572       enddo
21-228-13:34:21.711 00 SCX_CPU1_MD_SY/1556       for j = 4 to 8 do
21-228-13:34:21.711 00 SCX_CPU1_MD_SY/1557         if (dwelldata[i,j] = 0) then
21-228-13:34:21.711 00 SCX_CPU1_MD_SY/1564         else
21-228-13:34:21.711 00 SCX_CPU1_MD_SY/1565           if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:34:21.711 00 SCX_CPU1_MD_SY/1570           endif
21-228-13:34:21.711 00 SCX_CPU1_MD_SY/1571         endif
21-228-13:34:21.711 00 SCX_CPU1_MD_SY/1572       enddo
21-228-13:34:21.711 00 SCX_CPU1_MD_SY/1556       for j = 4 to 8 do
21-228-13:34:21.712 00 SCX_CPU1_MD_SY/1573     
21-228-13:34:21.712 00 SCX_CPU1_MD_SY/1574       enddo
21-228-13:34:21.712 00 SCX_CPU1_MD_SY/1523       for j = 2 to 2 do
21-228-13:34:21.712 00 SCX_CPU1_MD_SY/1575     enddo
21-228-13:34:21.712 00 SCX_CPU1_MD_SY/1522     for i = 1 to 15 do
21-228-13:34:21.712 00 SCX_CPU1_MD_SY/1523       for j = 2 to 2 do
21-228-13:34:21.712 00 SCX_CPU1_MD_SY/1524         if (dwelldata[i,j] = 0) then
21-228-13:34:21.712 00 SCX_CPU1_MD_SY/1531         else
21-228-13:34:21.712 00 SCX_CPU1_MD_SY/1532           if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:34:21.712 00 SCX_CPU1_MD_SY/1537           endif
21-228-13:34:21.712 00 SCX_CPU1_MD_SY/1538         endif
21-228-13:34:21.712 00 SCX_CPU1_MD_SY/1539         
21-228-13:34:21.712 00 SCX_CPU1_MD_SY/1540       if (dwelldata[i,3] <= 1) then
21-228-13:34:21.712 00 SCX_CPU1_MD_SY/1547       else
21-228-13:34:21.712 00 SCX_CPU1_MD_SY/1548         if (dwelldata[i,3] - dwelldata[i,2] <> 2) THEN
21-228-13:34:21.712 00 SCX_CPU1_MD_SY/1553         endif
21-228-13:34:21.712 00 SCX_CPU1_MD_SY/1554       endif
21-228-13:34:21.712 00 SCX_CPU1_MD_SY/1555       
21-228-13:34:21.712 00 SCX_CPU1_MD_SY/1556       for j = 4 to 8 do
21-228-13:34:21.713 00 SCX_CPU1_MD_SY/1557         if (dwelldata[i,j] = 0) then
21-228-13:34:21.713 00 SCX_CPU1_MD_SY/1564         else
21-228-13:34:21.713 00 SCX_CPU1_MD_SY/1565           if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:34:21.713 00 SCX_CPU1_MD_SY/1570           endif
21-228-13:34:21.713 00 SCX_CPU1_MD_SY/1571         endif
21-228-13:34:21.713 00 SCX_CPU1_MD_SY/1572       enddo
21-228-13:34:21.713 00 SCX_CPU1_MD_SY/1556       for j = 4 to 8 do
21-228-13:34:21.713 00 SCX_CPU1_MD_SY/1557         if (dwelldata[i,j] = 0) then
21-228-13:34:21.713 00 SCX_CPU1_MD_SY/1564         else
21-228-13:34:21.713 00 SCX_CPU1_MD_SY/1565           if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:34:21.713 00 SCX_CPU1_MD_SY/1570           endif
21-228-13:34:21.713 00 SCX_CPU1_MD_SY/1571         endif
21-228-13:34:21.713 00 SCX_CPU1_MD_SY/1572       enddo
21-228-13:34:21.713 00 SCX_CPU1_MD_SY/1556       for j = 4 to 8 do
21-228-13:34:21.714 00 SCX_CPU1_MD_SY/1557         if (dwelldata[i,j] = 0) then
21-228-13:34:21.714 00 SCX_CPU1_MD_SY/1564         else
21-228-13:34:21.714 00 SCX_CPU1_MD_SY/1565           if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:34:21.714 00 SCX_CPU1_MD_SY/1570           endif
21-228-13:34:21.714 00 SCX_CPU1_MD_SY/1571         endif
21-228-13:34:21.714 00 SCX_CPU1_MD_SY/1572       enddo
21-228-13:34:21.714 00 SCX_CPU1_MD_SY/1556       for j = 4 to 8 do
21-228-13:34:21.714 00 SCX_CPU1_MD_SY/1557         if (dwelldata[i,j] = 0) then
21-228-13:34:21.714 00 SCX_CPU1_MD_SY/1564         else
21-228-13:34:21.714 00 SCX_CPU1_MD_SY/1565           if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:34:21.714 00 SCX_CPU1_MD_SY/1570           endif
21-228-13:34:21.714 00 SCX_CPU1_MD_SY/1571         endif
21-228-13:34:21.714 00 SCX_CPU1_MD_SY/1572       enddo
21-228-13:34:21.714 00 SCX_CPU1_MD_SY/1556       for j = 4 to 8 do
21-228-13:34:21.715 00 SCX_CPU1_MD_SY/1557         if (dwelldata[i,j] = 0) then
21-228-13:34:21.715 00 SCX_CPU1_MD_SY/1564         else
21-228-13:34:21.715 00 SCX_CPU1_MD_SY/1565           if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:34:21.715 00 SCX_CPU1_MD_SY/1570           endif
21-228-13:34:21.715 00 SCX_CPU1_MD_SY/1571         endif
21-228-13:34:21.715 00 SCX_CPU1_MD_SY/1572       enddo
21-228-13:34:21.715 00 SCX_CPU1_MD_SY/1556       for j = 4 to 8 do
21-228-13:34:21.715 00 SCX_CPU1_MD_SY/1573     
21-228-13:34:21.715 00 SCX_CPU1_MD_SY/1574       enddo
21-228-13:34:21.715 00 SCX_CPU1_MD_SY/1523       for j = 2 to 2 do
21-228-13:34:21.715 00 SCX_CPU1_MD_SY/1575     enddo
21-228-13:34:21.716 00 SCX_CPU1_MD_SY/1522     for i = 1 to 15 do
21-228-13:34:21.716 00 SCX_CPU1_MD_SY/1523       for j = 2 to 2 do
21-228-13:34:21.716 00 SCX_CPU1_MD_SY/1524         if (dwelldata[i,j] = 0) then
21-228-13:34:21.716 00 SCX_CPU1_MD_SY/1531         else
21-228-13:34:21.716 00 SCX_CPU1_MD_SY/1532           if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:34:21.716 00 SCX_CPU1_MD_SY/1537           endif
21-228-13:34:21.716 00 SCX_CPU1_MD_SY/1538         endif
21-228-13:34:21.716 00 SCX_CPU1_MD_SY/1539         
21-228-13:34:21.716 00 SCX_CPU1_MD_SY/1540       if (dwelldata[i,3] <= 1) then
21-228-13:34:21.716 00 SCX_CPU1_MD_SY/1547       else
21-228-13:34:21.716 00 SCX_CPU1_MD_SY/1548         if (dwelldata[i,3] - dwelldata[i,2] <> 2) THEN
21-228-13:34:21.716 00 SCX_CPU1_MD_SY/1553         endif
21-228-13:34:21.716 00 SCX_CPU1_MD_SY/1554       endif
21-228-13:34:21.716 00 SCX_CPU1_MD_SY/1555       
21-228-13:34:21.716 00 SCX_CPU1_MD_SY/1556       for j = 4 to 8 do
21-228-13:34:21.716 00 SCX_CPU1_MD_SY/1557         if (dwelldata[i,j] = 0) then
21-228-13:34:21.717 00 SCX_CPU1_MD_SY/1564         else
21-228-13:34:21.717 00 SCX_CPU1_MD_SY/1565           if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:34:21.717 00 SCX_CPU1_MD_SY/1570           endif
21-228-13:34:21.717 00 SCX_CPU1_MD_SY/1571         endif
21-228-13:34:21.717 00 SCX_CPU1_MD_SY/1572       enddo
21-228-13:34:21.717 00 SCX_CPU1_MD_SY/1556       for j = 4 to 8 do
21-228-13:34:21.717 00 SCX_CPU1_MD_SY/1557         if (dwelldata[i,j] = 0) then
21-228-13:34:21.717 00 SCX_CPU1_MD_SY/1564         else
21-228-13:34:21.717 00 SCX_CPU1_MD_SY/1565           if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:34:21.717 00 SCX_CPU1_MD_SY/1570           endif
21-228-13:34:21.717 00 SCX_CPU1_MD_SY/1571         endif
21-228-13:34:21.717 00 SCX_CPU1_MD_SY/1572       enddo
21-228-13:34:21.717 00 SCX_CPU1_MD_SY/1556       for j = 4 to 8 do
21-228-13:34:21.717 00 SCX_CPU1_MD_SY/1557         if (dwelldata[i,j] = 0) then
21-228-13:34:21.718 00 SCX_CPU1_MD_SY/1564         else
21-228-13:34:21.718 00 SCX_CPU1_MD_SY/1565           if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:34:21.718 00 SCX_CPU1_MD_SY/1570           endif
21-228-13:34:21.718 00 SCX_CPU1_MD_SY/1571         endif
21-228-13:34:21.718 00 SCX_CPU1_MD_SY/1572       enddo
21-228-13:34:21.718 00 SCX_CPU1_MD_SY/1556       for j = 4 to 8 do
21-228-13:34:21.718 00 SCX_CPU1_MD_SY/1557         if (dwelldata[i,j] = 0) then
21-228-13:34:21.718 00 SCX_CPU1_MD_SY/1564         else
21-228-13:34:21.718 00 SCX_CPU1_MD_SY/1565           if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:34:21.718 00 SCX_CPU1_MD_SY/1570           endif
21-228-13:34:21.718 00 SCX_CPU1_MD_SY/1571         endif
21-228-13:34:21.718 00 SCX_CPU1_MD_SY/1572       enddo
21-228-13:34:21.718 00 SCX_CPU1_MD_SY/1556       for j = 4 to 8 do
21-228-13:34:21.718 00 SCX_CPU1_MD_SY/1557         if (dwelldata[i,j] = 0) then
21-228-13:34:21.718 00 SCX_CPU1_MD_SY/1564         else
21-228-13:34:21.718 00 SCX_CPU1_MD_SY/1565           if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:34:21.718 00 SCX_CPU1_MD_SY/1570           endif
21-228-13:34:21.719 00 SCX_CPU1_MD_SY/1571         endif
21-228-13:34:21.719 00 SCX_CPU1_MD_SY/1572       enddo
21-228-13:34:21.719 00 SCX_CPU1_MD_SY/1556       for j = 4 to 8 do
21-228-13:34:21.719 00 SCX_CPU1_MD_SY/1573     
21-228-13:34:21.719 00 SCX_CPU1_MD_SY/1574       enddo
21-228-13:34:21.719 00 SCX_CPU1_MD_SY/1523       for j = 2 to 2 do
21-228-13:34:21.719 00 SCX_CPU1_MD_SY/1575     enddo
21-228-13:34:21.719 00 SCX_CPU1_MD_SY/1522     for i = 1 to 15 do
21-228-13:34:21.719 00 SCX_CPU1_MD_SY/1523       for j = 2 to 2 do
21-228-13:34:21.719 00 SCX_CPU1_MD_SY/1524         if (dwelldata[i,j] = 0) then
21-228-13:34:21.719 00 SCX_CPU1_MD_SY/1531         else
21-228-13:34:21.719 00 SCX_CPU1_MD_SY/1532           if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:34:21.719 00 SCX_CPU1_MD_SY/1537           endif
21-228-13:34:21.719 00 SCX_CPU1_MD_SY/1538         endif
21-228-13:34:21.719 00 SCX_CPU1_MD_SY/1539         
21-228-13:34:21.719 00 SCX_CPU1_MD_SY/1540       if (dwelldata[i,3] <= 1) then
21-228-13:34:21.720 00 SCX_CPU1_MD_SY/1547       else
21-228-13:34:21.720 00 SCX_CPU1_MD_SY/1548         if (dwelldata[i,3] - dwelldata[i,2] <> 2) THEN
21-228-13:34:21.720 00 SCX_CPU1_MD_SY/1553         endif
21-228-13:34:21.720 00 SCX_CPU1_MD_SY/1554       endif
21-228-13:34:21.720 00 SCX_CPU1_MD_SY/1555       
21-228-13:34:21.720 00 SCX_CPU1_MD_SY/1556       for j = 4 to 8 do
21-228-13:34:21.720 00 SCX_CPU1_MD_SY/1557         if (dwelldata[i,j] = 0) then
21-228-13:34:21.720 00 SCX_CPU1_MD_SY/1564         else
21-228-13:34:21.720 00 SCX_CPU1_MD_SY/1565           if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:34:21.720 00 SCX_CPU1_MD_SY/1570           endif
21-228-13:34:21.720 00 SCX_CPU1_MD_SY/1571         endif
21-228-13:34:21.720 00 SCX_CPU1_MD_SY/1572       enddo
21-228-13:34:21.720 00 SCX_CPU1_MD_SY/1556       for j = 4 to 8 do
21-228-13:34:21.720 00 SCX_CPU1_MD_SY/1557         if (dwelldata[i,j] = 0) then
21-228-13:34:21.720 00 SCX_CPU1_MD_SY/1564         else
21-228-13:34:21.720 00 SCX_CPU1_MD_SY/1565           if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:34:21.720 00 SCX_CPU1_MD_SY/1570           endif
21-228-13:34:21.720 00 SCX_CPU1_MD_SY/1571         endif
21-228-13:34:21.720 00 SCX_CPU1_MD_SY/1572       enddo
21-228-13:34:21.721 00 SCX_CPU1_MD_SY/1556       for j = 4 to 8 do
21-228-13:34:21.721 00 SCX_CPU1_MD_SY/1557         if (dwelldata[i,j] = 0) then
21-228-13:34:21.721 00 SCX_CPU1_MD_SY/1564         else
21-228-13:34:21.721 00 SCX_CPU1_MD_SY/1565           if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:34:21.721 00 SCX_CPU1_MD_SY/1570           endif
21-228-13:34:21.721 00 SCX_CPU1_MD_SY/1571         endif
21-228-13:34:21.721 00 SCX_CPU1_MD_SY/1572       enddo
21-228-13:34:21.721 00 SCX_CPU1_MD_SY/1556       for j = 4 to 8 do
21-228-13:34:21.721 00 SCX_CPU1_MD_SY/1557         if (dwelldata[i,j] = 0) then
21-228-13:34:21.721 00 SCX_CPU1_MD_SY/1564         else
21-228-13:34:21.721 00 SCX_CPU1_MD_SY/1565           if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:34:21.721 00 SCX_CPU1_MD_SY/1570           endif
21-228-13:34:21.721 00 SCX_CPU1_MD_SY/1571         endif
21-228-13:34:21.721 00 SCX_CPU1_MD_SY/1572       enddo
21-228-13:34:21.721 00 SCX_CPU1_MD_SY/1556       for j = 4 to 8 do
21-228-13:34:21.721 00 SCX_CPU1_MD_SY/1557         if (dwelldata[i,j] = 0) then
21-228-13:34:21.721 00 SCX_CPU1_MD_SY/1564         else
21-228-13:34:21.721 00 SCX_CPU1_MD_SY/1565           if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:34:21.722 00 SCX_CPU1_MD_SY/1570           endif
21-228-13:34:21.722 00 SCX_CPU1_MD_SY/1571         endif
21-228-13:34:21.722 00 SCX_CPU1_MD_SY/1572       enddo
21-228-13:34:21.722 00 SCX_CPU1_MD_SY/1556       for j = 4 to 8 do
21-228-13:34:21.722 00 SCX_CPU1_MD_SY/1573     
21-228-13:34:21.722 00 SCX_CPU1_MD_SY/1574       enddo
21-228-13:34:21.722 00 SCX_CPU1_MD_SY/1523       for j = 2 to 2 do
21-228-13:34:21.722 00 SCX_CPU1_MD_SY/1575     enddo
21-228-13:34:21.722 00 SCX_CPU1_MD_SY/1522     for i = 1 to 15 do
21-228-13:34:21.722 00 SCX_CPU1_MD_SY/1523       for j = 2 to 2 do
21-228-13:34:21.722 00 SCX_CPU1_MD_SY/1524         if (dwelldata[i,j] = 0) then
21-228-13:34:21.722 00 SCX_CPU1_MD_SY/1531         else
21-228-13:34:21.722 00 SCX_CPU1_MD_SY/1532           if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:34:21.722 00 SCX_CPU1_MD_SY/1537           endif
21-228-13:34:21.723 00 SCX_CPU1_MD_SY/1538         endif
21-228-13:34:21.723 00 SCX_CPU1_MD_SY/1539         
21-228-13:34:21.723 00 SCX_CPU1_MD_SY/1540       if (dwelldata[i,3] <= 1) then
21-228-13:34:21.723 00 SCX_CPU1_MD_SY/1547       else
21-228-13:34:21.723 00 SCX_CPU1_MD_SY/1548         if (dwelldata[i,3] - dwelldata[i,2] <> 2) THEN
21-228-13:34:21.723 00 SCX_CPU1_MD_SY/1553         endif
21-228-13:34:22.048 00 SCX_CPU1_MD_SY/1554       endif
21-228-13:34:22.048 00 SCX_CPU1_MD_SY/1555       
21-228-13:34:22.049 00 SCX_CPU1_MD_SY/1556       for j = 4 to 8 do
21-228-13:34:22.049 00 SCX_CPU1_MD_SY/1557         if (dwelldata[i,j] = 0) then
21-228-13:34:22.049 00 SCX_CPU1_MD_SY/1564         else
21-228-13:34:22.049 00 SCX_CPU1_MD_SY/1565           if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:34:22.049 00 SCX_CPU1_MD_SY/1570           endif
21-228-13:34:22.049 00 SCX_CPU1_MD_SY/1571         endif
21-228-13:34:22.049 00 SCX_CPU1_MD_SY/1572       enddo
21-228-13:34:22.049 00 SCX_CPU1_MD_SY/1556       for j = 4 to 8 do
21-228-13:34:22.049 00 SCX_CPU1_MD_SY/1557         if (dwelldata[i,j] = 0) then
21-228-13:34:22.049 00 SCX_CPU1_MD_SY/1564         else
21-228-13:34:22.049 00 SCX_CPU1_MD_SY/1565           if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:34:22.049 00 SCX_CPU1_MD_SY/1570           endif
21-228-13:34:22.049 00 SCX_CPU1_MD_SY/1571         endif
21-228-13:34:22.049 00 SCX_CPU1_MD_SY/1572       enddo
21-228-13:34:22.050 00 SCX_CPU1_MD_SY/1556       for j = 4 to 8 do
21-228-13:34:22.050 00 SCX_CPU1_MD_SY/1557         if (dwelldata[i,j] = 0) then
21-228-13:34:22.050 00 SCX_CPU1_MD_SY/1564         else
21-228-13:34:22.050 00 SCX_CPU1_MD_SY/1565           if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:34:22.050 00 SCX_CPU1_MD_SY/1570           endif
21-228-13:34:22.050 00 SCX_CPU1_MD_SY/1571         endif
21-228-13:34:22.050 00 SCX_CPU1_MD_SY/1572       enddo
21-228-13:34:22.050 00 SCX_CPU1_MD_SY/1556       for j = 4 to 8 do
21-228-13:34:22.050 00 SCX_CPU1_MD_SY/1557         if (dwelldata[i,j] = 0) then
21-228-13:34:22.050 00 SCX_CPU1_MD_SY/1564         else
21-228-13:34:22.050 00 SCX_CPU1_MD_SY/1565           if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:34:22.050 00 SCX_CPU1_MD_SY/1570           endif
21-228-13:34:22.050 00 SCX_CPU1_MD_SY/1571         endif
21-228-13:34:22.050 00 SCX_CPU1_MD_SY/1572       enddo
21-228-13:34:22.051 00 SCX_CPU1_MD_SY/1556       for j = 4 to 8 do
21-228-13:34:22.051 00 SCX_CPU1_MD_SY/1557         if (dwelldata[i,j] = 0) then
21-228-13:34:22.051 00 SCX_CPU1_MD_SY/1564         else
21-228-13:34:22.051 00 SCX_CPU1_MD_SY/1565           if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:34:22.051 00 SCX_CPU1_MD_SY/1570           endif
21-228-13:34:22.051 00 SCX_CPU1_MD_SY/1571         endif
21-228-13:34:22.051 00 SCX_CPU1_MD_SY/1572       enddo
21-228-13:34:22.051 00 SCX_CPU1_MD_SY/1556       for j = 4 to 8 do
21-228-13:34:22.051 00 SCX_CPU1_MD_SY/1573     
21-228-13:34:22.051 00 SCX_CPU1_MD_SY/1574       enddo
21-228-13:34:22.051 00 SCX_CPU1_MD_SY/1523       for j = 2 to 2 do
21-228-13:34:22.051 00 SCX_CPU1_MD_SY/1575     enddo
21-228-13:34:22.051 00 SCX_CPU1_MD_SY/1522     for i = 1 to 15 do
21-228-13:34:22.052 00 SCX_CPU1_MD_SY/1523       for j = 2 to 2 do
21-228-13:34:22.052 00 SCX_CPU1_MD_SY/1524         if (dwelldata[i,j] = 0) then
21-228-13:34:22.052 00 SCX_CPU1_MD_SY/1531         else
21-228-13:34:22.052 00 SCX_CPU1_MD_SY/1532           if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:34:22.052 00 SCX_CPU1_MD_SY/1537           endif
21-228-13:34:22.052 00 SCX_CPU1_MD_SY/1538         endif
21-228-13:34:22.052 00 SCX_CPU1_MD_SY/1539         
21-228-13:34:22.052 00 SCX_CPU1_MD_SY/1540       if (dwelldata[i,3] <= 1) then
21-228-13:34:22.052 00 SCX_CPU1_MD_SY/1547       else
21-228-13:34:22.052 00 SCX_CPU1_MD_SY/1548         if (dwelldata[i,3] - dwelldata[i,2] <> 2) THEN
21-228-13:34:22.052 00 SCX_CPU1_MD_SY/1553         endif
21-228-13:34:22.052 00 SCX_CPU1_MD_SY/1554       endif
21-228-13:34:22.052 00 SCX_CPU1_MD_SY/1555       
21-228-13:34:22.052 00 SCX_CPU1_MD_SY/1556       for j = 4 to 8 do
21-228-13:34:22.052 00 SCX_CPU1_MD_SY/1557         if (dwelldata[i,j] = 0) then
21-228-13:34:22.052 00 SCX_CPU1_MD_SY/1564         else
21-228-13:34:22.052 00 SCX_CPU1_MD_SY/1565           if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:34:22.052 00 SCX_CPU1_MD_SY/1570           endif
21-228-13:34:22.052 00 SCX_CPU1_MD_SY/1571         endif
21-228-13:34:22.052 00 SCX_CPU1_MD_SY/1572       enddo
21-228-13:34:22.052 00 SCX_CPU1_MD_SY/1556       for j = 4 to 8 do
21-228-13:34:22.053 00 SCX_CPU1_MD_SY/1557         if (dwelldata[i,j] = 0) then
21-228-13:34:22.053 00 SCX_CPU1_MD_SY/1564         else
21-228-13:34:22.053 00 SCX_CPU1_MD_SY/1565           if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:34:22.053 00 SCX_CPU1_MD_SY/1570           endif
21-228-13:34:22.053 00 SCX_CPU1_MD_SY/1571         endif
21-228-13:34:22.053 00 SCX_CPU1_MD_SY/1572       enddo
21-228-13:34:22.053 00 SCX_CPU1_MD_SY/1556       for j = 4 to 8 do
21-228-13:34:22.053 00 SCX_CPU1_MD_SY/1557         if (dwelldata[i,j] = 0) then
21-228-13:34:22.053 00 SCX_CPU1_MD_SY/1564         else
21-228-13:34:22.053 00 SCX_CPU1_MD_SY/1565           if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:34:22.053 00 SCX_CPU1_MD_SY/1570           endif
21-228-13:34:22.053 00 SCX_CPU1_MD_SY/1571         endif
21-228-13:34:22.053 00 SCX_CPU1_MD_SY/1572       enddo
21-228-13:34:22.053 00 SCX_CPU1_MD_SY/1556       for j = 4 to 8 do
21-228-13:34:22.053 00 SCX_CPU1_MD_SY/1557         if (dwelldata[i,j] = 0) then
21-228-13:34:22.053 00 SCX_CPU1_MD_SY/1564         else
21-228-13:34:22.053 00 SCX_CPU1_MD_SY/1565           if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:34:22.054 00 SCX_CPU1_MD_SY/1570           endif
21-228-13:34:22.054 00 SCX_CPU1_MD_SY/1571         endif
21-228-13:34:22.054 00 SCX_CPU1_MD_SY/1572       enddo
21-228-13:34:22.054 00 SCX_CPU1_MD_SY/1556       for j = 4 to 8 do
21-228-13:34:22.054 00 SCX_CPU1_MD_SY/1557         if (dwelldata[i,j] = 0) then
21-228-13:34:22.054 00 SCX_CPU1_MD_SY/1564         else
21-228-13:34:22.054 00 SCX_CPU1_MD_SY/1565           if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:34:22.054 00 SCX_CPU1_MD_SY/1570           endif
21-228-13:34:22.054 00 SCX_CPU1_MD_SY/1571         endif
21-228-13:34:22.054 00 SCX_CPU1_MD_SY/1572       enddo
21-228-13:34:22.054 00 SCX_CPU1_MD_SY/1556       for j = 4 to 8 do
21-228-13:34:22.054 00 SCX_CPU1_MD_SY/1573     
21-228-13:34:22.054 00 SCX_CPU1_MD_SY/1574       enddo
21-228-13:34:22.055 00 SCX_CPU1_MD_SY/1523       for j = 2 to 2 do
21-228-13:34:22.055 00 SCX_CPU1_MD_SY/1575     enddo
21-228-13:34:22.055 00 SCX_CPU1_MD_SY/1522     for i = 1 to 15 do
21-228-13:34:22.055 00 SCX_CPU1_MD_SY/1523       for j = 2 to 2 do
21-228-13:34:22.055 00 SCX_CPU1_MD_SY/1524         if (dwelldata[i,j] = 0) then
21-228-13:34:22.055 00 SCX_CPU1_MD_SY/1531         else
21-228-13:34:22.055 00 SCX_CPU1_MD_SY/1532           if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:34:22.055 00 SCX_CPU1_MD_SY/1537           endif
21-228-13:34:22.055 00 SCX_CPU1_MD_SY/1538         endif
21-228-13:34:22.055 00 SCX_CPU1_MD_SY/1539         
21-228-13:34:22.055 00 SCX_CPU1_MD_SY/1540       if (dwelldata[i,3] <= 1) then
21-228-13:34:22.055 00 SCX_CPU1_MD_SY/1547       else
21-228-13:34:22.056 00 SCX_CPU1_MD_SY/1548         if (dwelldata[i,3] - dwelldata[i,2] <> 2) THEN
21-228-13:34:22.056 00 SCX_CPU1_MD_SY/1553         endif
21-228-13:34:22.056 00 SCX_CPU1_MD_SY/1554       endif
21-228-13:34:22.056 00 SCX_CPU1_MD_SY/1555       
21-228-13:34:22.056 00 SCX_CPU1_MD_SY/1556       for j = 4 to 8 do
21-228-13:34:22.056 00 SCX_CPU1_MD_SY/1557         if (dwelldata[i,j] = 0) then
21-228-13:34:22.056 00 SCX_CPU1_MD_SY/1564         else
21-228-13:34:22.056 00 SCX_CPU1_MD_SY/1565           if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:34:22.056 00 SCX_CPU1_MD_SY/1570           endif
21-228-13:34:22.056 00 SCX_CPU1_MD_SY/1571         endif
21-228-13:34:22.056 00 SCX_CPU1_MD_SY/1572       enddo
21-228-13:34:22.056 00 SCX_CPU1_MD_SY/1556       for j = 4 to 8 do
21-228-13:34:22.056 00 SCX_CPU1_MD_SY/1557         if (dwelldata[i,j] = 0) then
21-228-13:34:22.056 00 SCX_CPU1_MD_SY/1564         else
21-228-13:34:22.056 00 SCX_CPU1_MD_SY/1565           if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:34:22.057 00 SCX_CPU1_MD_SY/1570           endif
21-228-13:34:22.057 00 SCX_CPU1_MD_SY/1571         endif
21-228-13:34:22.057 00 SCX_CPU1_MD_SY/1572       enddo
21-228-13:34:22.057 00 SCX_CPU1_MD_SY/1556       for j = 4 to 8 do
21-228-13:34:22.057 00 SCX_CPU1_MD_SY/1557         if (dwelldata[i,j] = 0) then
21-228-13:34:22.057 00 SCX_CPU1_MD_SY/1564         else
21-228-13:34:22.057 00 SCX_CPU1_MD_SY/1565           if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:34:22.057 00 SCX_CPU1_MD_SY/1570           endif
21-228-13:34:22.057 00 SCX_CPU1_MD_SY/1571         endif
21-228-13:34:22.057 00 SCX_CPU1_MD_SY/1572       enddo
21-228-13:34:22.057 00 SCX_CPU1_MD_SY/1556       for j = 4 to 8 do
21-228-13:34:22.057 00 SCX_CPU1_MD_SY/1557         if (dwelldata[i,j] = 0) then
21-228-13:34:22.057 00 SCX_CPU1_MD_SY/1564         else
21-228-13:34:22.057 00 SCX_CPU1_MD_SY/1565           if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:34:22.058 00 SCX_CPU1_MD_SY/1570           endif
21-228-13:34:22.058 00 SCX_CPU1_MD_SY/1571         endif
21-228-13:34:22.058 00 SCX_CPU1_MD_SY/1572       enddo
21-228-13:34:22.058 00 SCX_CPU1_MD_SY/1556       for j = 4 to 8 do
21-228-13:34:22.058 00 SCX_CPU1_MD_SY/1557         if (dwelldata[i,j] = 0) then
21-228-13:34:22.058 00 SCX_CPU1_MD_SY/1564         else
21-228-13:34:22.058 00 SCX_CPU1_MD_SY/1565           if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:34:22.058 00 SCX_CPU1_MD_SY/1570           endif
21-228-13:34:22.058 00 SCX_CPU1_MD_SY/1571         endif
21-228-13:34:22.058 00 SCX_CPU1_MD_SY/1572       enddo
21-228-13:34:22.058 00 SCX_CPU1_MD_SY/1556       for j = 4 to 8 do
21-228-13:34:22.058 00 SCX_CPU1_MD_SY/1573     
21-228-13:34:22.058 00 SCX_CPU1_MD_SY/1574       enddo
21-228-13:34:22.058 00 SCX_CPU1_MD_SY/1523       for j = 2 to 2 do
21-228-13:34:22.059 00 SCX_CPU1_MD_SY/1575     enddo
21-228-13:34:22.059 00 SCX_CPU1_MD_SY/1522     for i = 1 to 15 do
21-228-13:34:22.059 00 SCX_CPU1_MD_SY/1523       for j = 2 to 2 do
21-228-13:34:22.059 00 SCX_CPU1_MD_SY/1524         if (dwelldata[i,j] = 0) then
21-228-13:34:22.059 00 SCX_CPU1_MD_SY/1531         else
21-228-13:34:22.059 00 SCX_CPU1_MD_SY/1532           if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:34:22.059 00 SCX_CPU1_MD_SY/1537           endif
21-228-13:34:22.059 00 SCX_CPU1_MD_SY/1538         endif
21-228-13:34:22.059 00 SCX_CPU1_MD_SY/1539         
21-228-13:34:22.059 00 SCX_CPU1_MD_SY/1540       if (dwelldata[i,3] <= 1) then
21-228-13:34:22.059 00 SCX_CPU1_MD_SY/1547       else
21-228-13:34:22.059 00 SCX_CPU1_MD_SY/1548         if (dwelldata[i,3] - dwelldata[i,2] <> 2) THEN
21-228-13:34:22.059 00 SCX_CPU1_MD_SY/1553         endif
21-228-13:34:22.059 00 SCX_CPU1_MD_SY/1554       endif
21-228-13:34:22.059 00 SCX_CPU1_MD_SY/1555       
21-228-13:34:22.059 00 SCX_CPU1_MD_SY/1556       for j = 4 to 8 do
21-228-13:34:22.059 00 SCX_CPU1_MD_SY/1557         if (dwelldata[i,j] = 0) then
21-228-13:34:22.059 00 SCX_CPU1_MD_SY/1564         else
21-228-13:34:22.059 00 SCX_CPU1_MD_SY/1565           if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:34:22.060 00 SCX_CPU1_MD_SY/1570           endif
21-228-13:34:22.060 00 SCX_CPU1_MD_SY/1571         endif
21-228-13:34:22.060 00 SCX_CPU1_MD_SY/1572       enddo
21-228-13:34:22.060 00 SCX_CPU1_MD_SY/1556       for j = 4 to 8 do
21-228-13:34:22.060 00 SCX_CPU1_MD_SY/1557         if (dwelldata[i,j] = 0) then
21-228-13:34:22.060 00 SCX_CPU1_MD_SY/1564         else
21-228-13:34:22.060 00 SCX_CPU1_MD_SY/1565           if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:34:22.060 00 SCX_CPU1_MD_SY/1570           endif
21-228-13:34:22.060 00 SCX_CPU1_MD_SY/1571         endif
21-228-13:34:22.060 00 SCX_CPU1_MD_SY/1572       enddo
21-228-13:34:22.060 00 SCX_CPU1_MD_SY/1556       for j = 4 to 8 do
21-228-13:34:22.060 00 SCX_CPU1_MD_SY/1557         if (dwelldata[i,j] = 0) then
21-228-13:34:22.060 00 SCX_CPU1_MD_SY/1564         else
21-228-13:34:22.060 00 SCX_CPU1_MD_SY/1565           if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:34:22.060 00 SCX_CPU1_MD_SY/1570           endif
21-228-13:34:22.060 00 SCX_CPU1_MD_SY/1571         endif
21-228-13:34:22.060 00 SCX_CPU1_MD_SY/1572       enddo
21-228-13:34:22.061 00 SCX_CPU1_MD_SY/1556       for j = 4 to 8 do
21-228-13:34:22.061 00 SCX_CPU1_MD_SY/1557         if (dwelldata[i,j] = 0) then
21-228-13:34:22.061 00 SCX_CPU1_MD_SY/1564         else
21-228-13:34:22.061 00 SCX_CPU1_MD_SY/1565           if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:34:22.061 00 SCX_CPU1_MD_SY/1570           endif
21-228-13:34:22.061 00 SCX_CPU1_MD_SY/1571         endif
21-228-13:34:22.061 00 SCX_CPU1_MD_SY/1572       enddo
21-228-13:34:22.061 00 SCX_CPU1_MD_SY/1556       for j = 4 to 8 do
21-228-13:34:22.061 00 SCX_CPU1_MD_SY/1557         if (dwelldata[i,j] = 0) then
21-228-13:34:22.061 00 SCX_CPU1_MD_SY/1564         else
21-228-13:34:22.061 00 SCX_CPU1_MD_SY/1565           if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:34:22.061 00 SCX_CPU1_MD_SY/1570           endif
21-228-13:34:22.061 00 SCX_CPU1_MD_SY/1571         endif
21-228-13:34:22.061 00 SCX_CPU1_MD_SY/1572       enddo
21-228-13:34:22.061 00 SCX_CPU1_MD_SY/1556       for j = 4 to 8 do
21-228-13:34:22.061 00 SCX_CPU1_MD_SY/1573     
21-228-13:34:22.061 00 SCX_CPU1_MD_SY/1574       enddo
21-228-13:34:22.062 00 SCX_CPU1_MD_SY/1523       for j = 2 to 2 do
21-228-13:34:22.062 00 SCX_CPU1_MD_SY/1575     enddo
21-228-13:34:22.062 00 SCX_CPU1_MD_SY/1522     for i = 1 to 15 do
21-228-13:34:22.062 00 SCX_CPU1_MD_SY/1523       for j = 2 to 2 do
21-228-13:34:22.062 00 SCX_CPU1_MD_SY/1524         if (dwelldata[i,j] = 0) then
21-228-13:34:22.062 00 SCX_CPU1_MD_SY/1531         else
21-228-13:34:22.062 00 SCX_CPU1_MD_SY/1532           if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:34:22.062 00 SCX_CPU1_MD_SY/1537           endif
21-228-13:34:22.062 00 SCX_CPU1_MD_SY/1538         endif
21-228-13:34:22.062 00 SCX_CPU1_MD_SY/1539         
21-228-13:34:22.062 00 SCX_CPU1_MD_SY/1540       if (dwelldata[i,3] <= 1) then
21-228-13:34:22.062 00 SCX_CPU1_MD_SY/1547       else
21-228-13:34:22.062 00 SCX_CPU1_MD_SY/1548         if (dwelldata[i,3] - dwelldata[i,2] <> 2) THEN
21-228-13:34:22.062 00 SCX_CPU1_MD_SY/1553         endif
21-228-13:34:22.062 00 SCX_CPU1_MD_SY/1554       endif
21-228-13:34:22.063 00 SCX_CPU1_MD_SY/1555       
21-228-13:34:22.063 00 SCX_CPU1_MD_SY/1556       for j = 4 to 8 do
21-228-13:34:22.063 00 SCX_CPU1_MD_SY/1557         if (dwelldata[i,j] = 0) then
21-228-13:34:22.063 00 SCX_CPU1_MD_SY/1564         else
21-228-13:34:22.063 00 SCX_CPU1_MD_SY/1565           if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:34:22.063 00 SCX_CPU1_MD_SY/1570           endif
21-228-13:34:22.063 00 SCX_CPU1_MD_SY/1571         endif
21-228-13:34:22.063 00 SCX_CPU1_MD_SY/1572       enddo
21-228-13:34:22.063 00 SCX_CPU1_MD_SY/1556       for j = 4 to 8 do
21-228-13:34:22.063 00 SCX_CPU1_MD_SY/1557         if (dwelldata[i,j] = 0) then
21-228-13:34:22.063 00 SCX_CPU1_MD_SY/1564         else
21-228-13:34:22.063 00 SCX_CPU1_MD_SY/1565           if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:34:22.063 00 SCX_CPU1_MD_SY/1570           endif
21-228-13:34:22.063 00 SCX_CPU1_MD_SY/1571         endif
21-228-13:34:22.063 00 SCX_CPU1_MD_SY/1572       enddo
21-228-13:34:22.063 00 SCX_CPU1_MD_SY/1556       for j = 4 to 8 do
21-228-13:34:22.064 00 SCX_CPU1_MD_SY/1557         if (dwelldata[i,j] = 0) then
21-228-13:34:22.064 00 SCX_CPU1_MD_SY/1564         else
21-228-13:34:22.064 00 SCX_CPU1_MD_SY/1565           if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:34:22.064 00 SCX_CPU1_MD_SY/1570           endif
21-228-13:34:22.064 00 SCX_CPU1_MD_SY/1571         endif
21-228-13:34:22.064 00 SCX_CPU1_MD_SY/1572       enddo
21-228-13:34:22.064 00 SCX_CPU1_MD_SY/1556       for j = 4 to 8 do
21-228-13:34:22.064 00 SCX_CPU1_MD_SY/1557         if (dwelldata[i,j] = 0) then
21-228-13:34:22.064 00 SCX_CPU1_MD_SY/1564         else
21-228-13:34:22.064 00 SCX_CPU1_MD_SY/1565           if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:34:22.064 00 SCX_CPU1_MD_SY/1570           endif
21-228-13:34:22.064 00 SCX_CPU1_MD_SY/1571         endif
21-228-13:34:22.064 00 SCX_CPU1_MD_SY/1572       enddo
21-228-13:34:22.064 00 SCX_CPU1_MD_SY/1556       for j = 4 to 8 do
21-228-13:34:22.064 00 SCX_CPU1_MD_SY/1557         if (dwelldata[i,j] = 0) then
21-228-13:34:22.064 00 SCX_CPU1_MD_SY/1564         else
21-228-13:34:22.064 00 SCX_CPU1_MD_SY/1565           if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:34:22.064 00 SCX_CPU1_MD_SY/1570           endif
21-228-13:34:22.065 00 SCX_CPU1_MD_SY/1571         endif
21-228-13:34:22.065 00 SCX_CPU1_MD_SY/1572       enddo
21-228-13:34:22.065 00 SCX_CPU1_MD_SY/1556       for j = 4 to 8 do
21-228-13:34:22.065 00 SCX_CPU1_MD_SY/1573     
21-228-13:34:22.065 00 SCX_CPU1_MD_SY/1574       enddo
21-228-13:34:22.065 00 SCX_CPU1_MD_SY/1523       for j = 2 to 2 do
21-228-13:34:22.065 00 SCX_CPU1_MD_SY/1575     enddo
21-228-13:34:22.404 00 SCX_CPU1_MD_SY/1522     for i = 1 to 15 do
21-228-13:34:22.404 00 SCX_CPU1_MD_SY/1523       for j = 2 to 2 do
21-228-13:34:22.404 00 SCX_CPU1_MD_SY/1524         if (dwelldata[i,j] = 0) then
21-228-13:34:22.404 00 SCX_CPU1_MD_SY/1531         else
21-228-13:34:22.404 00 SCX_CPU1_MD_SY/1532           if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:34:22.404 00 SCX_CPU1_MD_SY/1537           endif
21-228-13:34:22.404 00 SCX_CPU1_MD_SY/1538         endif
21-228-13:34:22.404 00 SCX_CPU1_MD_SY/1539         
21-228-13:34:22.404 00 SCX_CPU1_MD_SY/1540       if (dwelldata[i,3] <= 1) then
21-228-13:34:22.405 00 SCX_CPU1_MD_SY/1547       else
21-228-13:34:22.405 00 SCX_CPU1_MD_SY/1548         if (dwelldata[i,3] - dwelldata[i,2] <> 2) THEN
21-228-13:34:22.405 00 SCX_CPU1_MD_SY/1553         endif
21-228-13:34:22.405 00 SCX_CPU1_MD_SY/1554       endif
21-228-13:34:22.405 00 SCX_CPU1_MD_SY/1555       
21-228-13:34:22.405 00 SCX_CPU1_MD_SY/1556       for j = 4 to 8 do
21-228-13:34:22.405 00 SCX_CPU1_MD_SY/1557         if (dwelldata[i,j] = 0) then
21-228-13:34:22.405 00 SCX_CPU1_MD_SY/1564         else
21-228-13:34:22.405 00 SCX_CPU1_MD_SY/1565           if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:34:22.405 00 SCX_CPU1_MD_SY/1570           endif
21-228-13:34:22.405 00 SCX_CPU1_MD_SY/1571         endif
21-228-13:34:22.405 00 SCX_CPU1_MD_SY/1572       enddo
21-228-13:34:22.405 00 SCX_CPU1_MD_SY/1556       for j = 4 to 8 do
21-228-13:34:22.406 00 SCX_CPU1_MD_SY/1557         if (dwelldata[i,j] = 0) then
21-228-13:34:22.406 00 SCX_CPU1_MD_SY/1564         else
21-228-13:34:22.406 00 SCX_CPU1_MD_SY/1565           if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:34:22.406 00 SCX_CPU1_MD_SY/1570           endif
21-228-13:34:22.406 00 SCX_CPU1_MD_SY/1571         endif
21-228-13:34:22.406 00 SCX_CPU1_MD_SY/1572       enddo
21-228-13:34:22.406 00 SCX_CPU1_MD_SY/1556       for j = 4 to 8 do
21-228-13:34:22.406 00 SCX_CPU1_MD_SY/1557         if (dwelldata[i,j] = 0) then
21-228-13:34:22.406 00 SCX_CPU1_MD_SY/1564         else
21-228-13:34:22.406 00 SCX_CPU1_MD_SY/1565           if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:34:22.406 00 SCX_CPU1_MD_SY/1570           endif
21-228-13:34:22.406 00 SCX_CPU1_MD_SY/1571         endif
21-228-13:34:22.406 00 SCX_CPU1_MD_SY/1572       enddo
21-228-13:34:22.406 00 SCX_CPU1_MD_SY/1556       for j = 4 to 8 do
21-228-13:34:22.407 00 SCX_CPU1_MD_SY/1557         if (dwelldata[i,j] = 0) then
21-228-13:34:22.407 00 SCX_CPU1_MD_SY/1564         else
21-228-13:34:22.407 00 SCX_CPU1_MD_SY/1565           if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:34:22.407 00 SCX_CPU1_MD_SY/1570           endif
21-228-13:34:22.407 00 SCX_CPU1_MD_SY/1571         endif
21-228-13:34:22.407 00 SCX_CPU1_MD_SY/1572       enddo
21-228-13:34:22.407 00 SCX_CPU1_MD_SY/1556       for j = 4 to 8 do
21-228-13:34:22.407 00 SCX_CPU1_MD_SY/1557         if (dwelldata[i,j] = 0) then
21-228-13:34:22.407 00 SCX_CPU1_MD_SY/1564         else
21-228-13:34:22.407 00 SCX_CPU1_MD_SY/1565           if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:34:22.407 00 SCX_CPU1_MD_SY/1570           endif
21-228-13:34:22.407 00 SCX_CPU1_MD_SY/1571         endif
21-228-13:34:22.407 00 SCX_CPU1_MD_SY/1572       enddo
21-228-13:34:22.407 00 SCX_CPU1_MD_SY/1556       for j = 4 to 8 do
21-228-13:34:22.407 00 SCX_CPU1_MD_SY/1573     
21-228-13:34:22.408 00 SCX_CPU1_MD_SY/1574       enddo
21-228-13:34:22.408 00 SCX_CPU1_MD_SY/1523       for j = 2 to 2 do
21-228-13:34:22.408 00 SCX_CPU1_MD_SY/1575     enddo
21-228-13:34:22.408 00 SCX_CPU1_MD_SY/1522     for i = 1 to 15 do
21-228-13:34:22.408 00 SCX_CPU1_MD_SY/1523       for j = 2 to 2 do
21-228-13:34:22.408 00 SCX_CPU1_MD_SY/1524         if (dwelldata[i,j] = 0) then
21-228-13:34:22.408 00 SCX_CPU1_MD_SY/1531         else
21-228-13:34:22.408 00 SCX_CPU1_MD_SY/1532           if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:34:22.409 00 SCX_CPU1_MD_SY/1537           endif
21-228-13:34:22.409 00 SCX_CPU1_MD_SY/1538         endif
21-228-13:34:22.409 00 SCX_CPU1_MD_SY/1539         
21-228-13:34:22.409 00 SCX_CPU1_MD_SY/1540       if (dwelldata[i,3] <= 1) then
21-228-13:34:22.409 00 SCX_CPU1_MD_SY/1547       else
21-228-13:34:22.409 00 SCX_CPU1_MD_SY/1548         if (dwelldata[i,3] - dwelldata[i,2] <> 2) THEN
21-228-13:34:22.409 00 SCX_CPU1_MD_SY/1553         endif
21-228-13:34:22.409 00 SCX_CPU1_MD_SY/1554       endif
21-228-13:34:22.409 00 SCX_CPU1_MD_SY/1555       
21-228-13:34:22.409 00 SCX_CPU1_MD_SY/1556       for j = 4 to 8 do
21-228-13:34:22.409 00 SCX_CPU1_MD_SY/1557         if (dwelldata[i,j] = 0) then
21-228-13:34:22.409 00 SCX_CPU1_MD_SY/1564         else
21-228-13:34:22.409 00 SCX_CPU1_MD_SY/1565           if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:34:22.409 00 SCX_CPU1_MD_SY/1570           endif
21-228-13:34:22.409 00 SCX_CPU1_MD_SY/1571         endif
21-228-13:34:22.409 00 SCX_CPU1_MD_SY/1572       enddo
21-228-13:34:22.409 00 SCX_CPU1_MD_SY/1556       for j = 4 to 8 do
21-228-13:34:22.409 00 SCX_CPU1_MD_SY/1557         if (dwelldata[i,j] = 0) then
21-228-13:34:22.409 00 SCX_CPU1_MD_SY/1564         else
21-228-13:34:22.409 00 SCX_CPU1_MD_SY/1565           if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:34:22.410 00 SCX_CPU1_MD_SY/1570           endif
21-228-13:34:22.410 00 SCX_CPU1_MD_SY/1571         endif
21-228-13:34:22.410 00 SCX_CPU1_MD_SY/1572       enddo
21-228-13:34:22.410 00 SCX_CPU1_MD_SY/1556       for j = 4 to 8 do
21-228-13:34:22.410 00 SCX_CPU1_MD_SY/1557         if (dwelldata[i,j] = 0) then
21-228-13:34:22.410 00 SCX_CPU1_MD_SY/1564         else
21-228-13:34:22.410 00 SCX_CPU1_MD_SY/1565           if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:34:22.410 00 SCX_CPU1_MD_SY/1570           endif
21-228-13:34:22.410 00 SCX_CPU1_MD_SY/1571         endif
21-228-13:34:22.410 00 SCX_CPU1_MD_SY/1572       enddo
21-228-13:34:22.410 00 SCX_CPU1_MD_SY/1556       for j = 4 to 8 do
21-228-13:34:22.410 00 SCX_CPU1_MD_SY/1557         if (dwelldata[i,j] = 0) then
21-228-13:34:22.410 00 SCX_CPU1_MD_SY/1564         else
21-228-13:34:22.410 00 SCX_CPU1_MD_SY/1565           if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:34:22.410 00 SCX_CPU1_MD_SY/1570           endif
21-228-13:34:22.410 00 SCX_CPU1_MD_SY/1571         endif
21-228-13:34:22.411 00 SCX_CPU1_MD_SY/1572       enddo
21-228-13:34:22.411 00 SCX_CPU1_MD_SY/1556       for j = 4 to 8 do
21-228-13:34:22.411 00 SCX_CPU1_MD_SY/1557         if (dwelldata[i,j] = 0) then
21-228-13:34:22.411 00 SCX_CPU1_MD_SY/1564         else
21-228-13:34:22.411 00 SCX_CPU1_MD_SY/1565           if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:34:22.411 00 SCX_CPU1_MD_SY/1570           endif
21-228-13:34:22.411 00 SCX_CPU1_MD_SY/1571         endif
21-228-13:34:22.411 00 SCX_CPU1_MD_SY/1572       enddo
21-228-13:34:22.411 00 SCX_CPU1_MD_SY/1556       for j = 4 to 8 do
21-228-13:34:22.411 00 SCX_CPU1_MD_SY/1573     
21-228-13:34:22.411 00 SCX_CPU1_MD_SY/1574       enddo
21-228-13:34:22.411 00 SCX_CPU1_MD_SY/1523       for j = 2 to 2 do
21-228-13:34:22.411 00 SCX_CPU1_MD_SY/1575     enddo
21-228-13:34:22.412 00 SCX_CPU1_MD_SY/1522     for i = 1 to 15 do
21-228-13:34:22.412 00 SCX_CPU1_MD_SY/1523       for j = 2 to 2 do
21-228-13:34:22.412 00 SCX_CPU1_MD_SY/1524         if (dwelldata[i,j] = 0) then
21-228-13:34:22.412 00 SCX_CPU1_MD_SY/1531         else
21-228-13:34:22.412 00 SCX_CPU1_MD_SY/1532           if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:34:22.412 00 SCX_CPU1_MD_SY/1537           endif
21-228-13:34:22.412 00 SCX_CPU1_MD_SY/1538         endif
21-228-13:34:22.412 00 SCX_CPU1_MD_SY/1539         
21-228-13:34:22.412 00 SCX_CPU1_MD_SY/1540       if (dwelldata[i,3] <= 1) then
21-228-13:34:22.412 00 SCX_CPU1_MD_SY/1547       else
21-228-13:34:22.412 00 SCX_CPU1_MD_SY/1548         if (dwelldata[i,3] - dwelldata[i,2] <> 2) THEN
21-228-13:34:22.412 00 SCX_CPU1_MD_SY/1553         endif
21-228-13:34:22.412 00 SCX_CPU1_MD_SY/1554       endif
21-228-13:34:22.412 00 SCX_CPU1_MD_SY/1555       
21-228-13:34:22.412 00 SCX_CPU1_MD_SY/1556       for j = 4 to 8 do
21-228-13:34:22.412 00 SCX_CPU1_MD_SY/1557         if (dwelldata[i,j] = 0) then
21-228-13:34:22.412 00 SCX_CPU1_MD_SY/1564         else
21-228-13:34:22.412 00 SCX_CPU1_MD_SY/1565           if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:34:22.412 00 SCX_CPU1_MD_SY/1570           endif
21-228-13:34:22.412 00 SCX_CPU1_MD_SY/1571         endif
21-228-13:34:22.412 00 SCX_CPU1_MD_SY/1572       enddo
21-228-13:34:22.413 00 SCX_CPU1_MD_SY/1556       for j = 4 to 8 do
21-228-13:34:22.413 00 SCX_CPU1_MD_SY/1557         if (dwelldata[i,j] = 0) then
21-228-13:34:22.413 00 SCX_CPU1_MD_SY/1564         else
21-228-13:34:22.413 00 SCX_CPU1_MD_SY/1565           if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:34:22.413 00 SCX_CPU1_MD_SY/1570           endif
21-228-13:34:22.413 00 SCX_CPU1_MD_SY/1571         endif
21-228-13:34:22.413 00 SCX_CPU1_MD_SY/1572       enddo
21-228-13:34:22.413 00 SCX_CPU1_MD_SY/1556       for j = 4 to 8 do
21-228-13:34:22.413 00 SCX_CPU1_MD_SY/1557         if (dwelldata[i,j] = 0) then
21-228-13:34:22.413 00 SCX_CPU1_MD_SY/1564         else
21-228-13:34:22.413 00 SCX_CPU1_MD_SY/1565           if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:34:22.414 00 SCX_CPU1_MD_SY/1570           endif
21-228-13:34:22.414 00 SCX_CPU1_MD_SY/1571         endif
21-228-13:34:22.414 00 SCX_CPU1_MD_SY/1572       enddo
21-228-13:34:22.414 00 SCX_CPU1_MD_SY/1556       for j = 4 to 8 do
21-228-13:34:22.414 00 SCX_CPU1_MD_SY/1557         if (dwelldata[i,j] = 0) then
21-228-13:34:22.414 00 SCX_CPU1_MD_SY/1564         else
21-228-13:34:22.415 00 SCX_CPU1_MD_SY/1565           if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:34:22.415 00 SCX_CPU1_MD_SY/1570           endif
21-228-13:34:22.415 00 SCX_CPU1_MD_SY/1571         endif
21-228-13:34:22.415 00 SCX_CPU1_MD_SY/1572       enddo
21-228-13:34:22.415 00 SCX_CPU1_MD_SY/1556       for j = 4 to 8 do
21-228-13:34:22.415 00 SCX_CPU1_MD_SY/1557         if (dwelldata[i,j] = 0) then
21-228-13:34:22.415 00 SCX_CPU1_MD_SY/1564         else
21-228-13:34:22.415 00 SCX_CPU1_MD_SY/1565           if (dwelldata[i,j] - dwelldata[i,j-1] <> 1) THEN
21-228-13:34:22.416 00 SCX_CPU1_MD_SY/1570           endif
21-228-13:34:22.416 00 SCX_CPU1_MD_SY/1571         endif
21-228-13:34:22.416 00 SCX_CPU1_MD_SY/1572       enddo
21-228-13:34:22.416 00 SCX_CPU1_MD_SY/1556       for j = 4 to 8 do
21-228-13:34:22.416 00 SCX_CPU1_MD_SY/1573     
21-228-13:34:22.416 00 SCX_CPU1_MD_SY/1574       enddo
21-228-13:34:22.416 00 SCX_CPU1_MD_SY/1523       for j = 2 to 2 do
21-228-13:34:22.416 00 SCX_CPU1_MD_SY/1575     enddo
21-228-13:34:22.416 00 SCX_CPU1_MD_SY/1522     for i = 1 to 15 do
21-228-13:34:22.416 00 SCX_CPU1_MD_SY/1576     
21-228-13:34:22.416 00 SCX_CPU1_MD_SY/1577     if (passed = 1) then
21-228-13:34:22.416 00 SCX_CPU1_MD_SY/1578       write "<*> Passed (3000;3000.2;3001) - Data was sequenced as expected."
21-228-13:34:22.416 00     SPR-I:OPRO         <*> Passed (3000;3000.2;3001) - Data was sequenced as expected.
21-228-13:34:22.416 00 SCX_CPU1_MD_SY/1579       ut_setrequirements MD_3000, "P"
21-228-13:34:22.418 00 SCX_CPU1_MD_SY/1580       ut_setrequirements MD_3000_2, "P"
21-228-13:34:22.419 00 SCX_CPU1_MD_SY/1581       ut_setrequirements MD_3001, "P"
21-228-13:34:22.419 00 SCX_CPU1_MD_SY/1587     endif
21-228-13:34:22.420 00 SCX_CPU1_MD_SY/1588     
21-228-13:34:22.420 00 SCX_CPU1_MD_SY/1589     wait 5
21-228-13:34:22.420 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-228-13:34:27.423 00 SCX_CPU1_MD_SY/1590     
21-228-13:34:27.423 00 SCX_CPU1_MD_SY/1591     write ";*********************************************************************"
21-228-13:34:27.423 00     SPR-I:OPRO         ;*********************************************************************
21-228-13:34:27.423 00 SCX_CPU1_MD_SY/1592     write ";  Step 3.0:  Symbol Table Tests - Invalid Cases"
21-228-13:34:27.423 00     SPR-I:OPRO         ;  Step 3.0:  Symbol Table Tests - Invalid Cases
21-228-13:34:27.423 00 SCX_CPU1_MD_SY/1593     write ";*********************************************************************"
21-228-13:34:27.423 00     SPR-I:OPRO         ;*********************************************************************
21-228-13:34:27.423 00 SCX_CPU1_MD_SY/1594     write ";  Step 3.1:  Load Table With Invalid Symbol  "
21-228-13:34:27.423 00     SPR-I:OPRO         ;  Step 3.1:  Load Table With Invalid Symbol  
21-228-13:34:27.423 00 SCX_CPU1_MD_SY/1595     write ";********************************************************************"
21-228-13:34:27.423 00     SPR-I:OPRO         ;********************************************************************
21-228-13:34:27.423 00 SCX_CPU1_MD_SY/1596     write ";  Step 3.1.1:  Load a dwell table that contains an entry with an"
21-228-13:34:27.424 00     SPR-I:OPRO         ;  Step 3.1.1:  Load a dwell table that contains an entry with an
21-228-13:34:27.424 00 SCX_CPU1_MD_SY/1597     write ";  invalid symbol"
21-228-13:34:27.424 00     SPR-I:OPRO         ;  invalid symbol
21-228-13:34:27.424 00 SCX_CPU1_MD_SY/1598     write ";********************************************************************"
21-228-13:34:27.424 00     SPR-I:OPRO         ;********************************************************************
21-228-13:34:27.424 00 SCX_CPU1_MD_SY/1599     ; Set up the table data
21-228-13:34:27.424 00 SCX_CPU1_MD_SY/1600     ; Table summary
21-228-13:34:27.424 00 SCX_CPU1_MD_SY/1601     ;   Entry#  Length  Delay  Offset   Symbol
21-228-13:34:27.424 00 SCX_CPU1_MD_SY/1602     ;   1       2       1      50       Invalid
21-228-13:34:27.424 00 SCX_CPU1_MD_SY/1603     ;   2       0       0      0
21-228-13:34:27.424 00 SCX_CPU1_MD_SY/1604     ;
21-228-13:34:27.424 00 SCX_CPU1_MD_SY/1605     ;  Size = 2;  Total Delay = 1
21-228-13:34:27.425 00 SCX_CPU1_MD_SY/1606     
21-228-13:34:27.425 00 SCX_CPU1_MD_SY/1608     SCX_CPU1_MD_Dwell_Load_Tbl1.MD_DTL_Enabled=0
21-228-13:34:27.425 00 SCX_CPU1_MD_SY/1609     SCX_CPU1_MD_Dwell_Load_Tbl1.MD_DTL_Signature="Table with signature"
21-228-13:34:27.425 00 SCX_CPU1_MD_SY/1610     
21-228-13:34:27.425 00 SCX_CPU1_MD_SY/1611     ; Entry #1
21-228-13:34:27.425 00 SCX_CPU1_MD_SY/1612     SCX_CPU1_MD_Dwell_Load_Tbl1.MD_DTL_Entry[1].MD_TLE_Length = 2
21-228-13:34:27.426 00 SCX_CPU1_MD_SY/1613     SCX_CPU1_MD_Dwell_Load_Tbl1.MD_DTL_Entry[1].MD_TLE_Delay = 1
21-228-13:34:27.426 00 SCX_CPU1_MD_SY/1614     SCX_CPU1_MD_Dwell_Load_Tbl1.MD_DTL_Entry[1].MD_TLE_Offset = 50
21-228-13:34:27.427 00 SCX_CPU1_MD_SY/1615     SCX_CPU1_MD_Dwell_Load_Tbl1.MD_DTL_Entry[1].MD_TLE_SymName = "MD Invalid Symbol"
21-228-13:34:27.427 00 SCX_CPU1_MD_SY/1616     
21-228-13:34:27.427 00 SCX_CPU1_MD_SY/1617     ; Terminator entry
21-228-13:34:27.427 00 SCX_CPU1_MD_SY/1618     SCX_CPU1_MD_Dwell_Load_Tbl1.MD_DTL_Entry[2].MD_TLE_Length = 0
21-228-13:34:27.428 00 SCX_CPU1_MD_SY/1619     SCX_CPU1_MD_Dwell_Load_Tbl1.MD_DTL_Entry[2].MD_TLE_Delay = 0
21-228-13:34:27.428 00 SCX_CPU1_MD_SY/1620     SCX_CPU1_MD_Dwell_Load_Tbl1.MD_DTL_Entry[2].MD_TLE_Offset = 0
21-228-13:34:27.429 00 SCX_CPU1_MD_SY/1621     SCX_CPU1_MD_Dwell_Load_Tbl1.MD_DTL_Entry[2].MD_TLE_SymName = ""
21-228-13:34:27.429 00 SCX_CPU1_MD_SY/1622     
21-228-13:34:27.429 00 SCX_CPU1_MD_SY/1623     ; Create a load file for dwell table #1 with this data (including signature)
21-228-13:34:27.429 00 SCX_CPU1_MD_SY/1624     ut_setupevents SCX, CPU1, CFE_TBL, CFE_TBL_FILE_LOADED_INF_EID, INFO, 1
21-228-13:34:27.436 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:34:27.437 00     SPR-I:OPRO         ; Setup event 1 with CFE_TBL INFO 12
21-228-13:34:27.437 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:34:27.438 00 SCX_CPU1_MD_SY/1625     
21-228-13:34:27.438 00 SCX_CPU1_MD_SY/1626     s create_tbl_file_from_cvt (hostCPU,dwell_tbl1_load_appid,"Dwell Table #1 Load", "md_dwl_ld_sg_tbl1",MDTblName1, "SCX_CPU1_MD_Dwell_Load_Tbl1.MD_DTL_Enabled", "SCX_CPU1_MD_Dwell_Load_Tbl1.MD_DTL_Entry[2]")
21-228-13:34:27.439 00     SPR-I:STS          Loading file /s/opr/accounts/cfs_test/prc/create_tbl_file_from_cvt.i
21-228-13:34:27.440 00     SPR-I:STS          Procedure CREATE_TBL_FILE_FROM_CVT started
21-228-13:34:27.441 00 CREATE_TBL_FIL/2        ;
21-228-13:34:27.441 00 CREATE_TBL_FIL/3        local logging = %liv(log_procedure)
21-228-13:34:27.441 00 CREATE_TBL_FIL/4        %liv (log_procedure) = FALSE
21-228-13:34:27.450 00     SPR-I:OPRO         **********  md_dwl_ld_sg_tbl1  **********
21-228-13:34:27.450 00     SPR-I:OPRO         
21-228-13:34:27.451 00     SPR-I:OPRO                Content Type: cFE1
21-228-13:34:27.451 00     SPR-I:OPRO                    Sub Type: 8
21-228-13:34:27.451 00     SPR-I:OPRO                      Length: 12
21-228-13:34:27.452 00     SPR-I:OPRO               Spacecraft Id: SCX
21-228-13:34:27.452 00     SPR-I:OPRO                Processor Id: CPU3
21-228-13:34:27.452 00     SPR-I:OPRO              Application Id: 4008
21-228-13:34:27.452 00     SPR-I:OPRO            Create Time Secs: 1629120867
21-228-13:34:27.453 00     SPR-I:OPRO         Create Time Subsecs: 0
21-228-13:34:27.453 00     SPR-I:OPRO            File Description: Dwell Table #1 Load
21-228-13:34:27.453 00     SPR-I:OPRO         
21-228-13:34:27.453 00     SPR-I:OPRO         **********  MD.DWELL_TABLE1  **********
21-228-13:34:27.453 00     SPR-I:OPRO         
21-228-13:34:27.473 00     SPR-I:OPRO              Start Mnemonic: SCX_CPU1_MD_Dwell_Load_Tbl1.MD_DTL_Enabled
21-228-13:34:27.474 00     SPR-I:OPRO                 Byte Offset: 0
21-228-13:34:27.474 00     SPR-I:OPRO                End Mnemonic: SCX_CPU1_MD_Dwell_Load_Tbl1.MD_DTL_Entry[2]
21-228-13:34:27.474 00     SPR-I:OPRO             Number of Bytes: 180
21-228-13:34:27.474 00     SPR-I:OPRO         
21-228-13:34:27.482 00     SPR-I:STS          Loading file /s/opr/accounts/global/prc/partial_cvt_to_file_beta.i
21-228-13:34:27.482 00     SPR-I:STS          Procedure PARTIAL_CVT_TO_FILE_BETA started
21-228-13:34:27.483 00     SPR-I:OPRO         The unix command is cd /s/opr/accounts/cfs_test/image;cvt2file  -s 116 -e 295 P0FA8 md.dwell_table1
21-228-13:34:27.491 00     SPR-I:STS          Procedure PARTIAL_CVT_TO_FILE_BETA completed
21-228-13:34:27.491 00     SPR-I:OPRO         cd /s/opr/accounts/cfs_test/image;cat md_dwl_ld_sg_tbl1.tmp md.dwell_table1 > md_dwl_ld_sg_tbl1
21-228-13:34:27.495 00     SPR-I:OPRO         cd /s/opr/accounts/cfs_test/image;rm md.dwell_table1 md_dwl_ld_sg_tbl1.tmp
21-228-13:34:27.500 00 CREATE_TBL_FIL/128      
21-228-13:34:27.500 00 CREATE_TBL_FIL/129      ENDPROC
21-228-13:34:27.500 00     SPR-I:STS          Procedure CREATE_TBL_FILE_FROM_CVT completed
21-228-13:34:27.501 00 SCX_CPU1_MD_SY/1627     
21-228-13:34:27.501 00 SCX_CPU1_MD_SY/1628     cmdcnt = SCX_CPU1_TBL_CMDPC+1
21-228-13:34:27.501 00 SCX_CPU1_MD_SY/1629     
21-228-13:34:27.501 00 SCX_CPU1_MD_SY/1630     start load_table ("md_dwl_ld_sg_tbl1", hostCPU)
21-228-13:34:27.501 00     SPR-I:STS          Loading file /s/opr/accounts/cfs_test/prc/load_table.i
21-228-13:34:27.502 00     SPR-I:STS          Procedure LOAD_TABLE started
21-228-13:34:27.502 00     LOAD_TABLE/2        ;
21-228-13:34:27.502 00     LOAD_TABLE/3        local logging = %liv (log_procedure)
21-228-13:34:27.502 00     LOAD_TABLE/4        %liv (log_procedure) = FALSE
21-228-13:34:27.503 00     SPR-I:OPRO         Table Filename: md_dwl_ld_sg_tbl1
21-228-13:34:27.504 00     SPR-I:OPRO         The perl command is: perl /s/opr/accounts/global/tools/table_ftp.pl 192.168.1.8 md_dwl_ld_sg_tbl1 RAM:0 3
21-228-13:34:27.504 00     SPR-I:OPRO         
21-228-13:34:27.639 00     SPR-I:OPRO         Return code from ftp_file.pl: 0
21-228-13:34:27.639 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-228-13:34:32.643 00     SPR-I:OPRO         
21-228-13:34:32.644 00     SPR-I:OPRO         Sending Command: /SCX_CPU1_TBL_LOAD LFILENAME="/ram/md_dwl_ld_sg_tbl1"
21-228-13:34:32.659 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-228-13:34:33.479 00    TLMH-I:STS          58-012-14:13:55.001 INFO CPU=CPU1 APPNAME=CFE_TBL EVENT ID=12 Successful load of '/ram/md_dwl_ld_sg_tbl1' into 'MD.DWELL_TABLE1' working buffer
21-228-13:34:34.660 00     SPR-I:STTE         WAIT UNTIL completed
21-228-13:34:34.661 00     LOAD_TABLE/195      
21-228-13:34:34.661 00     LOAD_TABLE/196      ENDPROC
21-228-13:34:34.661 00     SPR-I:STS          Procedure LOAD_TABLE completed
21-228-13:34:34.661 00 SCX_CPU1_MD_SY/1631     
21-228-13:34:34.661 00 SCX_CPU1_MD_SY/1632     ut_tlmwait SCX_CPU1_TBL_CMDPC, {cmdcnt}
21-228-13:34:34.665 00     SPR-I:STTE         WAIT UNTIL completed
21-228-13:34:34.666 00 SCX_CPU1_MD_SY/1633     if (UT_TW_Status = UT_Success) then
21-228-13:34:34.666 00 SCX_CPU1_MD_SY/1634       write "<*> Passed (1004) - Table load command sent."
21-228-13:34:34.666 00     SPR-I:OPRO         <*> Passed (1004) - Table load command sent.
21-228-13:34:34.666 00 SCX_CPU1_MD_SY/1635       ut_setrequirements MD_1004, "P"
21-228-13:34:34.667 00 SCX_CPU1_MD_SY/1639     endif
21-228-13:34:34.667 00 SCX_CPU1_MD_SY/1640     
21-228-13:34:34.667 00 SCX_CPU1_MD_SY/1641     if (SCX_CPU1_find_event[1].num_found_messages = 1) THEN
21-228-13:34:34.667 00 SCX_CPU1_MD_SY/1642       write "<*> Passed (1004): Event message ",SCX_CPU1_find_event[1].eventid, " received"
21-228-13:34:34.667 00     SPR-I:OPRO         <*> Passed (1004): Event message 12 received
21-228-13:34:34.667 00 SCX_CPU1_MD_SY/1643       ut_setrequirements MD_1004, "P"
21-228-13:34:34.668 00 SCX_CPU1_MD_SY/1647     endif
21-228-13:34:34.668 00 SCX_CPU1_MD_SY/1648     
21-228-13:34:34.689 00 SCX_CPU1_MD_SY/1649     wait 5
21-228-13:34:34.689 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-228-13:34:39.696 00 SCX_CPU1_MD_SY/1650     
21-228-13:34:39.696 00 SCX_CPU1_MD_SY/1651     write ";**********************************************************************"
21-228-13:34:39.696 00     SPR-I:OPRO         ;**********************************************************************
21-228-13:34:39.696 00 SCX_CPU1_MD_SY/1652     write "; Validate the inactive buffer for Dwell Table #1."
21-228-13:34:39.696 00     SPR-I:OPRO         ; Validate the inactive buffer for Dwell Table #1.
21-228-13:34:39.696 00 SCX_CPU1_MD_SY/1653     write ";**********************************************************************"
21-228-13:34:39.696 00     SPR-I:OPRO         ;**********************************************************************
21-228-13:34:39.696 00 SCX_CPU1_MD_SY/1654     ut_setupevents "SCX","CPU1","CFE_TBL", CFE_TBL_VAL_REQ_MADE_INF_EID, "DEBUG", 1
21-228-13:34:39.699 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:34:39.699 00     SPR-I:OPRO         ; Setup event 1 with CFE_TBL DEBUG 16
21-228-13:34:39.699 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:34:39.700 00 SCX_CPU1_MD_SY/1655     ut_setupevents "SCX","CPU1","CFE_TBL", CFE_TBL_VALIDATION_ERR_EID, "ERROR", 2
21-228-13:34:39.702 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:34:39.702 00     SPR-I:OPRO         ; Setup event 2 with CFE_TBL ERROR 96
21-228-13:34:39.702 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:34:39.702 00 SCX_CPU1_MD_SY/1656     ut_setupevents "SCX","CPU1",{MDAppName}, MD_RESOLVE_ERR_EID, "ERROR", 3
21-228-13:34:39.704 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:34:39.705 00     SPR-I:OPRO         ; Setup event 3 with MD ERROR 41
21-228-13:34:39.705 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:34:39.705 00 SCX_CPU1_MD_SY/1657                                                                                     
21-228-13:34:39.705 00 SCX_CPU1_MD_SY/1658     ut_sendcmd "SCX_CPU1_TBL_VALIDATE INACTIVE VTABLENAME=MDTblName1"
21-228-13:34:39.710 00     SPR-I:OPRO         Sending command:  SCX_CPU1_TBL_VALIDATE INACTIVE VTABLENAME=MDTblName1
21-228-13:34:39.730 00     SPR-I:OPRO          ; Telemetry update will wait a maximum of 24 seconds
21-228-13:34:39.730 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-228-13:34:40.484 00    TLMH-I:STS          58-012-14:14:02.001 DEBUG CPU=CPU1 APPNAME=CFE_TBL EVENT ID=16 Tbl Services issued validation request for 'MD.DWELL_TABLE1'
21-228-13:34:40.486 00    TLMH-I:STS          58-012-14:14:02.002 INFO CPU=CPU1 APPNAME=MD EVENT ID=52 MD Dwell Tbl verify results: good = 0, bad = 1, unused = 24
21-228-13:34:40.487 00    TLMH-I:STS          58-012-14:14:02.002 ERROR CPU=CPU1 APPNAME=MD EVENT ID=41 Dwell Table rejected because address (sym='MD Invalid Symbol'/offset=0x00000032) in entry #1 couldn't be resolved
21-228-13:34:40.488 00    TLMH-I:STS          58-012-14:14:02.002 ERROR CPU=CPU1 APPNAME=CFE_TBL EVENT ID=96 MD validation failed for Inactive 'MD.DWELL_TABLE1', Status=0xC0000003
21-228-13:34:42.733 00     SPR-I:STTE         WAIT UNTIL completed
21-228-13:34:42.737 00 SCX_CPU1_MD_SY/1659     
21-228-13:34:42.737 00 SCX_CPU1_MD_SY/1660     if (UT_SC_Status = UT_SC_Success) then
21-228-13:34:42.737 00 SCX_CPU1_MD_SY/1661       write "<*> Passed - Inactive Table #1 validate command sent."
21-228-13:34:42.737 00     SPR-I:OPRO         <*> Passed - Inactive Table #1 validate command sent.
21-228-13:34:42.737 00 SCX_CPU1_MD_SY/1662       if (SCX_CPU1_find_event[1].num_found_messages = 1) then
21-228-13:34:42.737 00 SCX_CPU1_MD_SY/1663         write "<*> Passed - Event Msg ",SCX_CPU1_find_event[1].eventid," Found!"
21-228-13:34:42.738 00     SPR-I:OPRO         <*> Passed - Event Msg 16 Found!
21-228-13:34:42.738 00 SCX_CPU1_MD_SY/1666       endif
21-228-13:34:42.738 00 SCX_CPU1_MD_SY/1669     endif
21-228-13:34:42.738 00 SCX_CPU1_MD_SY/1670     
21-228-13:34:42.738 00 SCX_CPU1_MD_SY/1671     ; Look for the Validation failed event
21-228-13:34:42.738 00 SCX_CPU1_MD_SY/1672     if (SCX_CPU1_find_event[2].num_found_messages = 1) then
21-228-13:34:42.738 00 SCX_CPU1_MD_SY/1673       write "<*> Passed (3002;3002.2) - Inactive Dwell Table 1 failed validation as expected. Event Msg ",SCX_CPU1_find_event[2].eventid," Found!"
21-228-13:34:42.739 00     SPR-I:OPRO         <*> Passed (3002;3002.2) - Inactive Dwell Table 1 failed validation as expected. Event Msg 96 Found!
21-228-13:34:42.739 00 SCX_CPU1_MD_SY/1674       ut_setrequirements MD_3002, "P"
21-228-13:34:42.743 00 SCX_CPU1_MD_SY/1675       ut_setrequirements MD_3002_2, "P"
21-228-13:34:42.746 00 SCX_CPU1_MD_SY/1680     endif
21-228-13:34:42.775 00 SCX_CPU1_MD_SY/1681                 
21-228-13:34:42.775 00 SCX_CPU1_MD_SY/1682     ; Look for MD message indicating failure due to unresolved symbol
21-228-13:34:42.775 00 SCX_CPU1_MD_SY/1683     if (SCX_CPU1_find_event[3].num_found_messages = 1) then
21-228-13:34:42.775 00 SCX_CPU1_MD_SY/1684       write "<*> Passed (3002.2) - Validation failed  due to unresolved symbol. Event Msg ",SCX_CPU1_find_event[3].eventid," Found!"
21-228-13:34:42.776 00     SPR-I:OPRO         <*> Passed (3002.2) - Validation failed  due to unresolved symbol. Event Msg 41 Found!
21-228-13:34:42.776 00 SCX_CPU1_MD_SY/1685       ut_setrequirements MD_3002_2, "P"
21-228-13:34:42.777 00 SCX_CPU1_MD_SY/1689     endif
21-228-13:34:42.777 00 SCX_CPU1_MD_SY/1690                                                                                  
21-228-13:34:42.777 00 SCX_CPU1_MD_SY/1691     wait 5
21-228-13:34:42.777 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-228-13:34:47.784 00 SCX_CPU1_MD_SY/1692     
21-228-13:34:47.784 00 SCX_CPU1_MD_SY/1693     write ";*********************************************************************"
21-228-13:34:47.784 00     SPR-I:OPRO         ;*********************************************************************
21-228-13:34:47.784 00 SCX_CPU1_MD_SY/1694     write ";  Step 3.2:  Load Table With Valid Symbol, Invalid Offset  "
21-228-13:34:47.784 00     SPR-I:OPRO         ;  Step 3.2:  Load Table With Valid Symbol, Invalid Offset  
21-228-13:34:47.784 00 SCX_CPU1_MD_SY/1695     write ";********************************************************************"
21-228-13:34:47.784 00     SPR-I:OPRO         ;********************************************************************
21-228-13:34:47.784 00 SCX_CPU1_MD_SY/1696     write ";  Step 3.2.1:  Load a dwell table that contains an entry with a"
21-228-13:34:47.785 00     SPR-I:OPRO         ;  Step 3.2.1:  Load a dwell table that contains an entry with a
21-228-13:34:47.785 00 SCX_CPU1_MD_SY/1697     write ";  valid symbol, but an invalid offset"
21-228-13:34:47.785 00     SPR-I:OPRO         ;  valid symbol, but an invalid offset
21-228-13:34:47.785 00 SCX_CPU1_MD_SY/1698     write ";********************************************************************"
21-228-13:34:47.785 00     SPR-I:OPRO         ;********************************************************************
21-228-13:34:47.785 00 SCX_CPU1_MD_SY/1699     ; Set up the table data
21-228-13:34:47.785 00 SCX_CPU1_MD_SY/1700     ; Table summary
21-228-13:34:47.785 00 SCX_CPU1_MD_SY/1701     ;   Entry#  Length  Delay  Offset   Symbol
21-228-13:34:47.785 00 SCX_CPU1_MD_SY/1702     ;   1       2       1      8000002  TestData
21-228-13:34:47.785 00 SCX_CPU1_MD_SY/1703     ;   2       0       0      0
21-228-13:34:47.785 00 SCX_CPU1_MD_SY/1704     ;
21-228-13:34:47.786 00 SCX_CPU1_MD_SY/1705     ;  Size = 2;  Total Delay = 1
21-228-13:34:47.786 00 SCX_CPU1_MD_SY/1706     
21-228-13:34:47.786 00 SCX_CPU1_MD_SY/1708     SCX_CPU1_MD_Dwell_Load_Tbl1.MD_DTL_Enabled=0
21-228-13:34:47.786 00 SCX_CPU1_MD_SY/1709     SCX_CPU1_MD_Dwell_Load_Tbl1.MD_DTL_Signature="Table with signature"
21-228-13:34:47.786 00 SCX_CPU1_MD_SY/1710     
21-228-13:34:47.786 00 SCX_CPU1_MD_SY/1711     ; Entry #1
21-228-13:34:47.786 00 SCX_CPU1_MD_SY/1712     SCX_CPU1_MD_Dwell_Load_Tbl1.MD_DTL_Entry[1].MD_TLE_Length = 2
21-228-13:34:47.787 00 SCX_CPU1_MD_SY/1713     SCX_CPU1_MD_Dwell_Load_Tbl1.MD_DTL_Entry[1].MD_TLE_Delay = 1
21-228-13:34:47.787 00 SCX_CPU1_MD_SY/1714     SCX_CPU1_MD_Dwell_Load_Tbl1.MD_DTL_Entry[1].MD_TLE_Offset = x'8000002'
21-228-13:34:47.788 00 SCX_CPU1_MD_SY/1715     SCX_CPU1_MD_Dwell_Load_Tbl1.MD_DTL_Entry[1].MD_TLE_SymName = "TestData"
21-228-13:34:47.788 00 SCX_CPU1_MD_SY/1716     
21-228-13:34:47.788 00 SCX_CPU1_MD_SY/1717     ; Terminator entry
21-228-13:34:47.788 00 SCX_CPU1_MD_SY/1718     SCX_CPU1_MD_Dwell_Load_Tbl1.MD_DTL_Entry[2].MD_TLE_Length = 0
21-228-13:34:47.789 00 SCX_CPU1_MD_SY/1719     SCX_CPU1_MD_Dwell_Load_Tbl1.MD_DTL_Entry[2].MD_TLE_Delay = 0
21-228-13:34:47.789 00 SCX_CPU1_MD_SY/1720     SCX_CPU1_MD_Dwell_Load_Tbl1.MD_DTL_Entry[2].MD_TLE_Offset = 0
21-228-13:34:47.790 00 SCX_CPU1_MD_SY/1721     SCX_CPU1_MD_Dwell_Load_Tbl1.MD_DTL_Entry[2].MD_TLE_SymName = ""
21-228-13:34:47.790 00 SCX_CPU1_MD_SY/1722     
21-228-13:34:47.790 00 SCX_CPU1_MD_SY/1723     ; Create a load file for dwell table #1 with this data (including signature)
21-228-13:34:47.790 00 SCX_CPU1_MD_SY/1724     ut_setupevents SCX, CPU1, CFE_TBL, CFE_TBL_FILE_LOADED_INF_EID, INFO, 1
21-228-13:34:47.798 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:34:47.799 00     SPR-I:OPRO         ; Setup event 1 with CFE_TBL INFO 12
21-228-13:34:47.799 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:34:47.801 00 SCX_CPU1_MD_SY/1725     
21-228-13:34:47.801 00 SCX_CPU1_MD_SY/1726     s create_tbl_file_from_cvt (hostCPU,dwell_tbl1_load_appid,"Dwell Table #1 Load", "md_dwl_ld_sg_tbl1",MDTblName1, "SCX_CPU1_MD_Dwell_Load_Tbl1.MD_DTL_Enabled", "SCX_CPU1_MD_Dwell_Load_Tbl1.MD_DTL_Entry[2]")
21-228-13:34:47.801 00     SPR-I:STS          Loading file /s/opr/accounts/cfs_test/prc/create_tbl_file_from_cvt.i
21-228-13:34:47.803 00     SPR-I:STS          Procedure CREATE_TBL_FILE_FROM_CVT started
21-228-13:34:47.804 00 CREATE_TBL_FIL/2        ;
21-228-13:34:47.804 00 CREATE_TBL_FIL/3        local logging = %liv(log_procedure)
21-228-13:34:47.804 00 CREATE_TBL_FIL/4        %liv (log_procedure) = FALSE
21-228-13:34:47.811 00     SPR-I:OPRO         **********  md_dwl_ld_sg_tbl1  **********
21-228-13:34:47.811 00     SPR-I:OPRO         
21-228-13:34:47.811 00     SPR-I:OPRO                Content Type: cFE1
21-228-13:34:47.811 00     SPR-I:OPRO                    Sub Type: 8
21-228-13:34:47.811 00     SPR-I:OPRO                      Length: 12
21-228-13:34:47.812 00     SPR-I:OPRO               Spacecraft Id: SCX
21-228-13:34:47.812 00     SPR-I:OPRO                Processor Id: CPU3
21-228-13:34:47.812 00     SPR-I:OPRO              Application Id: 4008
21-228-13:34:47.812 00     SPR-I:OPRO            Create Time Secs: 1629120887
21-228-13:34:47.812 00     SPR-I:OPRO         Create Time Subsecs: 0
21-228-13:34:47.813 00     SPR-I:OPRO            File Description: Dwell Table #1 Load
21-228-13:34:47.813 00     SPR-I:OPRO         
21-228-13:34:47.813 00     SPR-I:OPRO         **********  MD.DWELL_TABLE1  **********
21-228-13:34:47.813 00     SPR-I:OPRO         
21-228-13:34:47.829 00     SPR-I:OPRO              Start Mnemonic: SCX_CPU1_MD_Dwell_Load_Tbl1.MD_DTL_Enabled
21-228-13:34:47.829 00     SPR-I:OPRO                 Byte Offset: 0
21-228-13:34:47.829 00     SPR-I:OPRO                End Mnemonic: SCX_CPU1_MD_Dwell_Load_Tbl1.MD_DTL_Entry[2]
21-228-13:34:47.830 00     SPR-I:OPRO             Number of Bytes: 180
21-228-13:34:47.830 00     SPR-I:OPRO         
21-228-13:34:47.838 00     SPR-I:STS          Loading file /s/opr/accounts/global/prc/partial_cvt_to_file_beta.i
21-228-13:34:47.838 00     SPR-I:STS          Procedure PARTIAL_CVT_TO_FILE_BETA started
21-228-13:34:47.839 00     SPR-I:OPRO         The unix command is cd /s/opr/accounts/cfs_test/image;cvt2file  -s 116 -e 295 P0FA8 md.dwell_table1
21-228-13:34:47.849 00     SPR-I:STS          Procedure PARTIAL_CVT_TO_FILE_BETA completed
21-228-13:34:47.849 00     SPR-I:OPRO         cd /s/opr/accounts/cfs_test/image;cat md_dwl_ld_sg_tbl1.tmp md.dwell_table1 > md_dwl_ld_sg_tbl1
21-228-13:34:47.855 00     SPR-I:OPRO         cd /s/opr/accounts/cfs_test/image;rm md.dwell_table1 md_dwl_ld_sg_tbl1.tmp
21-228-13:34:47.867 00 CREATE_TBL_FIL/128      
21-228-13:34:47.867 00 CREATE_TBL_FIL/129      ENDPROC
21-228-13:34:47.867 00     SPR-I:STS          Procedure CREATE_TBL_FILE_FROM_CVT completed
21-228-13:34:47.868 00 SCX_CPU1_MD_SY/1727     
21-228-13:34:47.868 00 SCX_CPU1_MD_SY/1728     cmdcnt = SCX_CPU1_TBL_CMDPC+1
21-228-13:34:47.868 00 SCX_CPU1_MD_SY/1729     
21-228-13:34:47.868 00 SCX_CPU1_MD_SY/1730     start load_table ("md_dwl_ld_sg_tbl1", hostCPU)
21-228-13:34:47.868 00     SPR-I:STS          Loading file /s/opr/accounts/cfs_test/prc/load_table.i
21-228-13:34:47.869 00     SPR-I:STS          Procedure LOAD_TABLE started
21-228-13:34:47.869 00     LOAD_TABLE/2        ;
21-228-13:34:47.869 00     LOAD_TABLE/3        local logging = %liv (log_procedure)
21-228-13:34:47.869 00     LOAD_TABLE/4        %liv (log_procedure) = FALSE
21-228-13:34:47.870 00     SPR-I:OPRO         Table Filename: md_dwl_ld_sg_tbl1
21-228-13:34:47.871 00     SPR-I:OPRO         The perl command is: perl /s/opr/accounts/global/tools/table_ftp.pl 192.168.1.8 md_dwl_ld_sg_tbl1 RAM:0 3
21-228-13:34:47.871 00     SPR-I:OPRO         
21-228-13:34:48.008 00     SPR-I:OPRO         Return code from ftp_file.pl: 0
21-228-13:34:48.009 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-228-13:34:53.012 00     SPR-I:OPRO         
21-228-13:34:53.015 00     SPR-I:OPRO         Sending Command: /SCX_CPU1_TBL_LOAD LFILENAME="/ram/md_dwl_ld_sg_tbl1"
21-228-13:34:53.042 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-228-13:34:53.486 00    TLMH-I:STS          58-012-14:14:15.001 INFO CPU=CPU1 APPNAME=CFE_TBL EVENT ID=12 Successful load of '/ram/md_dwl_ld_sg_tbl1' into 'MD.DWELL_TABLE1' working buffer
21-228-13:34:55.045 00     SPR-I:STTE         WAIT UNTIL completed
21-228-13:34:55.047 00     LOAD_TABLE/195      
21-228-13:34:55.047 00     LOAD_TABLE/196      ENDPROC
21-228-13:34:55.047 00     SPR-I:STS          Procedure LOAD_TABLE completed
21-228-13:34:55.049 00 SCX_CPU1_MD_SY/1731     
21-228-13:34:55.049 00 SCX_CPU1_MD_SY/1732     ut_tlmwait SCX_CPU1_TBL_CMDPC, {cmdcnt}
21-228-13:34:55.062 00     SPR-I:STTE         WAIT UNTIL completed
21-228-13:34:55.065 00 SCX_CPU1_MD_SY/1733     if (UT_TW_Status = UT_Success) then
21-228-13:34:55.065 00 SCX_CPU1_MD_SY/1734       write "<*> Passed (1004) - Table load command sent."
21-228-13:34:55.065 00     SPR-I:OPRO         <*> Passed (1004) - Table load command sent.
21-228-13:34:55.065 00 SCX_CPU1_MD_SY/1735       ut_setrequirements MD_1004, "P"
21-228-13:34:55.068 00 SCX_CPU1_MD_SY/1739     endif
21-228-13:34:55.069 00 SCX_CPU1_MD_SY/1740     
21-228-13:34:55.069 00 SCX_CPU1_MD_SY/1741     if (SCX_CPU1_find_event[1].num_found_messages = 1) THEN
21-228-13:34:55.069 00 SCX_CPU1_MD_SY/1742       write "<*> Passed (1004): Event message ",SCX_CPU1_find_event[1].eventid, " received"
21-228-13:34:55.070 00     SPR-I:OPRO         <*> Passed (1004): Event message 12 received
21-228-13:34:55.070 00 SCX_CPU1_MD_SY/1743       ut_setrequirements MD_1004, "P"
21-228-13:34:55.073 00 SCX_CPU1_MD_SY/1747     endif
21-228-13:34:55.073 00 SCX_CPU1_MD_SY/1748     
21-228-13:34:55.112 00 SCX_CPU1_MD_SY/1749     wait 5
21-228-13:34:55.112 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-228-13:35:00.117 00 SCX_CPU1_MD_SY/1750     
21-228-13:35:00.117 00 SCX_CPU1_MD_SY/1751     write ";**********************************************************************"
21-228-13:35:00.117 00     SPR-I:OPRO         ;**********************************************************************
21-228-13:35:00.117 00 SCX_CPU1_MD_SY/1752     write "; Validate the inactive buffer for Dwell Table #1."
21-228-13:35:00.117 00     SPR-I:OPRO         ; Validate the inactive buffer for Dwell Table #1.
21-228-13:35:00.117 00 SCX_CPU1_MD_SY/1753     write ";**********************************************************************"
21-228-13:35:00.117 00     SPR-I:OPRO         ;**********************************************************************
21-228-13:35:00.117 00 SCX_CPU1_MD_SY/1754     ut_setupevents "SCX","CPU1","CFE_TBL", CFE_TBL_VAL_REQ_MADE_INF_EID, "DEBUG", 1
21-228-13:35:00.118 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:35:00.119 00     SPR-I:OPRO         ; Setup event 1 with CFE_TBL DEBUG 16
21-228-13:35:00.119 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:35:00.119 00 SCX_CPU1_MD_SY/1755     ut_setupevents "SCX","CPU1","CFE_TBL", CFE_TBL_VALIDATION_ERR_EID, "ERROR", 2
21-228-13:35:00.121 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:35:00.121 00     SPR-I:OPRO         ; Setup event 2 with CFE_TBL ERROR 96
21-228-13:35:00.121 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:35:00.121 00 SCX_CPU1_MD_SY/1756     ut_setupevents "SCX","CPU1",{MDAppName}, MD_RANGE_ERR_EID, "ERROR", 3
21-228-13:35:00.123 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:35:00.123 00     SPR-I:OPRO         ; Setup event 3 with MD ERROR 42
21-228-13:35:00.123 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:35:00.124 00 SCX_CPU1_MD_SY/1757                                                                                     
21-228-13:35:00.124 00 SCX_CPU1_MD_SY/1758     ut_sendcmd "SCX_CPU1_TBL_VALIDATE INACTIVE VTABLENAME=MDTblName1"
21-228-13:35:00.129 00     SPR-I:OPRO         Sending command:  SCX_CPU1_TBL_VALIDATE INACTIVE VTABLENAME=MDTblName1
21-228-13:35:00.145 00     SPR-I:OPRO          ; Telemetry update will wait a maximum of 24 seconds
21-228-13:35:00.145 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-228-13:35:00.982 00    TLMH-I:STS          58-012-14:14:22.500 DEBUG CPU=CPU1 APPNAME=CFE_TBL EVENT ID=16 Tbl Services issued validation request for 'MD.DWELL_TABLE1'
21-228-13:35:01.486 00    TLMH-I:STS          58-012-14:14:23.001 INFO CPU=CPU1 APPNAME=MD EVENT ID=52 MD Dwell Tbl verify results: good = 1, bad = 0, unused = 24
21-228-13:35:01.486 00    TLMH-I:STS          58-012-14:14:23.002 INFO CPU=CPU1 APPNAME=CFE_TBL EVENT ID=36 MD validation successful for Inactive 'MD.DWELL_TABLE1'
21-228-13:35:03.147 00     SPR-I:STTE         WAIT UNTIL completed
21-228-13:35:03.148 00 SCX_CPU1_MD_SY/1759     
21-228-13:35:03.148 00 SCX_CPU1_MD_SY/1760     if (UT_SC_Status = UT_SC_Success) then
21-228-13:35:03.148 00 SCX_CPU1_MD_SY/1761       write "<*> Passed - Inactive Table #1 validate command sent."
21-228-13:35:03.148 00     SPR-I:OPRO         <*> Passed - Inactive Table #1 validate command sent.
21-228-13:35:03.148 00 SCX_CPU1_MD_SY/1762       if (SCX_CPU1_find_event[1].num_found_messages = 1) then
21-228-13:35:03.148 00 SCX_CPU1_MD_SY/1763         write "<*> Passed - Event Msg ",SCX_CPU1_find_event[1].eventid," Found!"
21-228-13:35:03.148 00     SPR-I:OPRO         <*> Passed - Event Msg 16 Found!
21-228-13:35:03.148 00 SCX_CPU1_MD_SY/1766       endif
21-228-13:35:03.148 00 SCX_CPU1_MD_SY/1769     endif
21-228-13:35:03.148 00 SCX_CPU1_MD_SY/1770     
21-228-13:35:03.148 00 SCX_CPU1_MD_SY/1771     ; Look for the Validation failed event
21-228-13:35:03.148 00 SCX_CPU1_MD_SY/1772     if (SCX_CPU1_find_event[2].num_found_messages = 1) then
21-228-13:35:03.148 00 SCX_CPU1_MD_SY/1776     else
21-228-13:35:03.148 00 SCX_CPU1_MD_SY/1777       write "<!> Failed (3002;3002.2) - Validation failure Event Message not received!"
21-228-13:35:03.148 00     SPR-I:OPRO         <!> Failed (3002;3002.2) - Validation failure Event Message not received!
21-228-13:35:03.148 00 SCX_CPU1_MD_SY/1778       ut_setrequirements MD_3002, "F"
21-228-13:35:03.149 00 SCX_CPU1_MD_SY/1779       ut_setrequirements MD_3002_2, "F"
21-228-13:35:03.157 00 SCX_CPU1_MD_SY/1780     endif
21-228-13:35:03.157 00 SCX_CPU1_MD_SY/1781                 
21-228-13:35:03.157 00 SCX_CPU1_MD_SY/1782     ; Look for MD message indicating failure due to range error
21-228-13:35:03.157 00 SCX_CPU1_MD_SY/1783     if (SCX_CPU1_find_event[3].num_found_messages = 1) then
21-228-13:35:03.158 00 SCX_CPU1_MD_SY/1786     else
21-228-13:35:03.158 00 SCX_CPU1_MD_SY/1787       write "<!> Failed (3002;3002.2) - Did not receive range error Event Message!"
21-228-13:35:03.158 00     SPR-I:OPRO         <!> Failed (3002;3002.2) - Did not receive range error Event Message!
21-228-13:35:03.158 00 SCX_CPU1_MD_SY/1788       ut_setrequirements MD_3002_2, "F"
21-228-13:35:03.159 00 SCX_CPU1_MD_SY/1789     endif
21-228-13:35:03.159 00 SCX_CPU1_MD_SY/1790                                                                                  
21-228-13:35:03.159 00 SCX_CPU1_MD_SY/1791     wait 5
21-228-13:35:03.159 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-228-13:35:08.162 00 SCX_CPU1_MD_SY/1792     
21-228-13:35:08.162 00 SCX_CPU1_MD_SY/1793     write ";*********************************************************************"
21-228-13:35:08.162 00     SPR-I:OPRO         ;*********************************************************************
21-228-13:35:08.162 00 SCX_CPU1_MD_SY/1794     write ";  Step 3.3: Load Table With Valid Symbol & Offset With Entry"
21-228-13:35:08.162 00     SPR-I:OPRO         ;  Step 3.3: Load Table With Valid Symbol & Offset With Entry
21-228-13:35:08.162 00 SCX_CPU1_MD_SY/1795     write ";  Specifying 2 Bytes, But Not Word Aligned  "
21-228-13:35:08.162 00     SPR-I:OPRO         ;  Specifying 2 Bytes, But Not Word Aligned  
21-228-13:35:08.162 00 SCX_CPU1_MD_SY/1796     write ";********************************************************************"
21-228-13:35:08.163 00     SPR-I:OPRO         ;********************************************************************
21-228-13:35:08.163 00 SCX_CPU1_MD_SY/1797     write ";  Step 3.3.1: Load a dwell table that contains an entry with a valid "
21-228-13:35:08.163 00     SPR-I:OPRO         ;  Step 3.3.1: Load a dwell table that contains an entry with a valid 
21-228-13:35:08.163 00 SCX_CPU1_MD_SY/1798     write ";  symbol and offset, specifying 2 bytes, but not word aligned"
21-228-13:35:08.163 00     SPR-I:OPRO         ;  symbol and offset, specifying 2 bytes, but not word aligned
21-228-13:35:08.163 00 SCX_CPU1_MD_SY/1799     write ";********************************************************************"
21-228-13:35:08.163 00     SPR-I:OPRO         ;********************************************************************
21-228-13:35:08.163 00 SCX_CPU1_MD_SY/1800     ; Set up the table data
21-228-13:35:08.163 00 SCX_CPU1_MD_SY/1801     ; Table summary
21-228-13:35:08.163 00 SCX_CPU1_MD_SY/1802     ;   Entry#  Length  Delay  Offset   Symbol
21-228-13:35:08.163 00 SCX_CPU1_MD_SY/1803     ;   1       2       1      1       TestData
21-228-13:35:08.163 00 SCX_CPU1_MD_SY/1804     ;   2       0       0      0
21-228-13:35:08.164 00 SCX_CPU1_MD_SY/1805     ;
21-228-13:35:08.164 00 SCX_CPU1_MD_SY/1806     ;  Size = 2;  Total Delay = 1
21-228-13:35:08.164 00 SCX_CPU1_MD_SY/1807     
21-228-13:35:08.164 00 SCX_CPU1_MD_SY/1809     SCX_CPU1_MD_Dwell_Load_Tbl1.MD_DTL_Enabled=0
21-228-13:35:08.164 00 SCX_CPU1_MD_SY/1810     SCX_CPU1_MD_Dwell_Load_Tbl1.MD_DTL_Signature="Table with signature"
21-228-13:35:08.164 00 SCX_CPU1_MD_SY/1811     
21-228-13:35:08.164 00 SCX_CPU1_MD_SY/1812     ; Entry #1
21-228-13:35:08.164 00 SCX_CPU1_MD_SY/1813     SCX_CPU1_MD_Dwell_Load_Tbl1.MD_DTL_Entry[1].MD_TLE_Length = 2
21-228-13:35:08.165 00 SCX_CPU1_MD_SY/1814     SCX_CPU1_MD_Dwell_Load_Tbl1.MD_DTL_Entry[1].MD_TLE_Delay = 1
21-228-13:35:08.165 00 SCX_CPU1_MD_SY/1815     SCX_CPU1_MD_Dwell_Load_Tbl1.MD_DTL_Entry[1].MD_TLE_Offset = 1
21-228-13:35:08.166 00 SCX_CPU1_MD_SY/1816     SCX_CPU1_MD_Dwell_Load_Tbl1.MD_DTL_Entry[1].MD_TLE_SymName = "TestData"
21-228-13:35:08.166 00 SCX_CPU1_MD_SY/1817     
21-228-13:35:08.166 00 SCX_CPU1_MD_SY/1818     ; Terminator entry
21-228-13:35:08.166 00 SCX_CPU1_MD_SY/1819     SCX_CPU1_MD_Dwell_Load_Tbl1.MD_DTL_Entry[2].MD_TLE_Length = 0
21-228-13:35:08.167 00 SCX_CPU1_MD_SY/1820     SCX_CPU1_MD_Dwell_Load_Tbl1.MD_DTL_Entry[2].MD_TLE_Delay = 0
21-228-13:35:08.167 00 SCX_CPU1_MD_SY/1821     SCX_CPU1_MD_Dwell_Load_Tbl1.MD_DTL_Entry[2].MD_TLE_Offset = 0
21-228-13:35:08.168 00 SCX_CPU1_MD_SY/1822     SCX_CPU1_MD_Dwell_Load_Tbl1.MD_DTL_Entry[2].MD_TLE_SymName = ""
21-228-13:35:08.168 00 SCX_CPU1_MD_SY/1823     
21-228-13:35:08.168 00 SCX_CPU1_MD_SY/1824     ; Create a load file for dwell table #1 with this data (including signature)
21-228-13:35:08.168 00 SCX_CPU1_MD_SY/1825     ut_setupevents SCX, CPU1, CFE_TBL, CFE_TBL_FILE_LOADED_INF_EID, INFO, 1
21-228-13:35:08.175 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:35:08.176 00     SPR-I:OPRO         ; Setup event 1 with CFE_TBL INFO 12
21-228-13:35:08.176 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:35:08.177 00 SCX_CPU1_MD_SY/1826     
21-228-13:35:08.177 00 SCX_CPU1_MD_SY/1827     s create_tbl_file_from_cvt (hostCPU,dwell_tbl1_load_appid,"Dwell Table #1 Load", "md_dwl_ld_sg_tbl1",MDTblName1, "SCX_CPU1_MD_Dwell_Load_Tbl1.MD_DTL_Enabled", "SCX_CPU1_MD_Dwell_Load_Tbl1.MD_DTL_Entry[2]")
21-228-13:35:08.178 00     SPR-I:STS          Loading file /s/opr/accounts/cfs_test/prc/create_tbl_file_from_cvt.i
21-228-13:35:08.179 00     SPR-I:STS          Procedure CREATE_TBL_FILE_FROM_CVT started
21-228-13:35:08.180 00 CREATE_TBL_FIL/2        ;
21-228-13:35:08.180 00 CREATE_TBL_FIL/3        local logging = %liv(log_procedure)
21-228-13:35:08.180 00 CREATE_TBL_FIL/4        %liv (log_procedure) = FALSE
21-228-13:35:08.189 00     SPR-I:OPRO         **********  md_dwl_ld_sg_tbl1  **********
21-228-13:35:08.189 00     SPR-I:OPRO         
21-228-13:35:08.190 00     SPR-I:OPRO                Content Type: cFE1
21-228-13:35:08.190 00     SPR-I:OPRO                    Sub Type: 8
21-228-13:35:08.190 00     SPR-I:OPRO                      Length: 12
21-228-13:35:08.190 00     SPR-I:OPRO               Spacecraft Id: SCX
21-228-13:35:08.191 00     SPR-I:OPRO                Processor Id: CPU3
21-228-13:35:08.191 00     SPR-I:OPRO              Application Id: 4008
21-228-13:35:08.191 00     SPR-I:OPRO            Create Time Secs: 1629120908
21-228-13:35:08.191 00     SPR-I:OPRO         Create Time Subsecs: 0
21-228-13:35:08.192 00     SPR-I:OPRO            File Description: Dwell Table #1 Load
21-228-13:35:08.192 00     SPR-I:OPRO         
21-228-13:35:08.192 00     SPR-I:OPRO         **********  MD.DWELL_TABLE1  **********
21-228-13:35:08.192 00     SPR-I:OPRO         
21-228-13:35:08.207 00     SPR-I:OPRO              Start Mnemonic: SCX_CPU1_MD_Dwell_Load_Tbl1.MD_DTL_Enabled
21-228-13:35:08.207 00     SPR-I:OPRO                 Byte Offset: 0
21-228-13:35:08.207 00     SPR-I:OPRO                End Mnemonic: SCX_CPU1_MD_Dwell_Load_Tbl1.MD_DTL_Entry[2]
21-228-13:35:08.208 00     SPR-I:OPRO             Number of Bytes: 180
21-228-13:35:08.208 00     SPR-I:OPRO         
21-228-13:35:08.217 00     SPR-I:STS          Loading file /s/opr/accounts/global/prc/partial_cvt_to_file_beta.i
21-228-13:35:08.217 00     SPR-I:STS          Procedure PARTIAL_CVT_TO_FILE_BETA started
21-228-13:35:08.218 00     SPR-I:OPRO         The unix command is cd /s/opr/accounts/cfs_test/image;cvt2file  -s 116 -e 295 P0FA8 md.dwell_table1
21-228-13:35:08.226 00     SPR-I:STS          Procedure PARTIAL_CVT_TO_FILE_BETA completed
21-228-13:35:08.226 00     SPR-I:OPRO         cd /s/opr/accounts/cfs_test/image;cat md_dwl_ld_sg_tbl1.tmp md.dwell_table1 > md_dwl_ld_sg_tbl1
21-228-13:35:08.231 00     SPR-I:OPRO         cd /s/opr/accounts/cfs_test/image;rm md.dwell_table1 md_dwl_ld_sg_tbl1.tmp
21-228-13:35:08.240 00 CREATE_TBL_FIL/128      
21-228-13:35:08.240 00 CREATE_TBL_FIL/129      ENDPROC
21-228-13:35:08.240 00     SPR-I:STS          Procedure CREATE_TBL_FILE_FROM_CVT completed
21-228-13:35:08.240 00 SCX_CPU1_MD_SY/1828     
21-228-13:35:08.240 00 SCX_CPU1_MD_SY/1829     cmdcnt = SCX_CPU1_TBL_CMDPC+1
21-228-13:35:08.240 00 SCX_CPU1_MD_SY/1830     
21-228-13:35:08.240 00 SCX_CPU1_MD_SY/1831     start load_table ("md_dwl_ld_sg_tbl1", hostCPU)
21-228-13:35:08.240 00     SPR-I:STS          Loading file /s/opr/accounts/cfs_test/prc/load_table.i
21-228-13:35:08.241 00     SPR-I:STS          Procedure LOAD_TABLE started
21-228-13:35:08.241 00     LOAD_TABLE/2        ;
21-228-13:35:08.241 00     LOAD_TABLE/3        local logging = %liv (log_procedure)
21-228-13:35:08.241 00     LOAD_TABLE/4        %liv (log_procedure) = FALSE
21-228-13:35:08.242 00     SPR-I:OPRO         Table Filename: md_dwl_ld_sg_tbl1
21-228-13:35:08.243 00     SPR-I:OPRO         The perl command is: perl /s/opr/accounts/global/tools/table_ftp.pl 192.168.1.8 md_dwl_ld_sg_tbl1 RAM:0 3
21-228-13:35:08.243 00     SPR-I:OPRO         
21-228-13:35:08.380 00     SPR-I:OPRO         Return code from ftp_file.pl: 0
21-228-13:35:08.380 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-228-13:35:13.384 00     SPR-I:OPRO         
21-228-13:35:13.386 00     SPR-I:OPRO         Sending Command: /SCX_CPU1_TBL_LOAD LFILENAME="/ram/md_dwl_ld_sg_tbl1"
21-228-13:35:13.405 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-228-13:35:13.979 00    TLMH-I:STS          58-012-14:14:35.500 INFO CPU=CPU1 APPNAME=CFE_TBL EVENT ID=12 Successful load of '/ram/md_dwl_ld_sg_tbl1' into 'MD.DWELL_TABLE1' working buffer
21-228-13:35:15.408 00     SPR-I:STTE         WAIT UNTIL completed
21-228-13:35:15.409 00     LOAD_TABLE/195      
21-228-13:35:15.410 00     LOAD_TABLE/196      ENDPROC
21-228-13:35:15.410 00     SPR-I:STS          Procedure LOAD_TABLE completed
21-228-13:35:15.411 00 SCX_CPU1_MD_SY/1832     
21-228-13:35:15.412 00 SCX_CPU1_MD_SY/1833     ut_tlmwait SCX_CPU1_TBL_CMDPC, {cmdcnt}
21-228-13:35:15.426 00     SPR-I:STTE         WAIT UNTIL completed
21-228-13:35:15.428 00 SCX_CPU1_MD_SY/1834     if (UT_TW_Status = UT_Success) then
21-228-13:35:15.428 00 SCX_CPU1_MD_SY/1835       write "<*> Passed (1004) - Table load command sent."
21-228-13:35:15.429 00     SPR-I:OPRO         <*> Passed (1004) - Table load command sent.
21-228-13:35:15.429 00 SCX_CPU1_MD_SY/1836       ut_setrequirements MD_1004, "P"
21-228-13:35:15.432 00 SCX_CPU1_MD_SY/1840     endif
21-228-13:35:15.433 00 SCX_CPU1_MD_SY/1841     
21-228-13:35:15.433 00 SCX_CPU1_MD_SY/1842     if (SCX_CPU1_find_event[1].num_found_messages = 1) THEN
21-228-13:35:15.433 00 SCX_CPU1_MD_SY/1843       write "<*> Passed (1004): Event message ",SCX_CPU1_find_event[1].eventid, " received"
21-228-13:35:15.433 00     SPR-I:OPRO         <*> Passed (1004): Event message 12 received
21-228-13:35:15.434 00 SCX_CPU1_MD_SY/1844       ut_setrequirements MD_1004, "P"
21-228-13:35:15.443 00 SCX_CPU1_MD_SY/1848     endif
21-228-13:35:15.443 00 SCX_CPU1_MD_SY/1849     
21-228-13:35:15.469 00 SCX_CPU1_MD_SY/1850     wait 5
21-228-13:35:15.469 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-228-13:35:20.473 00 SCX_CPU1_MD_SY/1851     
21-228-13:35:20.473 00 SCX_CPU1_MD_SY/1852     write ";**********************************************************************"
21-228-13:35:20.473 00     SPR-I:OPRO         ;**********************************************************************
21-228-13:35:20.473 00 SCX_CPU1_MD_SY/1853     write ";  Step 3.3.2: Validate the inactive buffer for Dwell Table #1. "
21-228-13:35:20.473 00     SPR-I:OPRO         ;  Step 3.3.2: Validate the inactive buffer for Dwell Table #1. 
21-228-13:35:20.473 00 SCX_CPU1_MD_SY/1854     write ";**********************************************************************"
21-228-13:35:20.473 00     SPR-I:OPRO         ;**********************************************************************
21-228-13:35:20.473 00 SCX_CPU1_MD_SY/1855     ut_setupevents "SCX","CPU1","CFE_TBL",CFE_TBL_VAL_REQ_MADE_INF_EID,"DEBUG", 1
21-228-13:35:20.481 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:35:20.481 00     SPR-I:OPRO         ; Setup event 1 with CFE_TBL DEBUG 16
21-228-13:35:20.481 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:35:20.483 00 SCX_CPU1_MD_SY/1856     ut_setupevents "SCX","CPU1","CFE_TBL",CFE_TBL_VALIDATION_ERR_EID, "ERROR", 2
21-228-13:35:20.491 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:35:20.491 00     SPR-I:OPRO         ; Setup event 2 with CFE_TBL ERROR 96
21-228-13:35:20.491 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:35:20.493 00 SCX_CPU1_MD_SY/1857     ut_setupevents "SCX","CPU1",{MDAppName},MD_TBL_ALIGN_ERR_EID, "ERROR", 3
21-228-13:35:20.500 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:35:20.501 00     SPR-I:OPRO         ; Setup event 3 with MD ERROR 45
21-228-13:35:20.501 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:35:20.503 00 SCX_CPU1_MD_SY/1858     
21-228-13:35:20.503 00 SCX_CPU1_MD_SY/1859     ut_sendcmd "SCX_CPU1_TBL_VALIDATE INACTIVE VTABLENAME=MDTblName1"
21-228-13:35:20.514 00     SPR-I:OPRO         Sending command:  SCX_CPU1_TBL_VALIDATE INACTIVE VTABLENAME=MDTblName1
21-228-13:35:20.530 00     SPR-I:OPRO          ; Telemetry update will wait a maximum of 24 seconds
21-228-13:35:20.531 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-228-13:35:20.980 00    TLMH-I:STS          58-012-14:14:42.500 DEBUG CPU=CPU1 APPNAME=CFE_TBL EVENT ID=16 Tbl Services issued validation request for 'MD.DWELL_TABLE1'
21-228-13:35:21.478 00    TLMH-I:STS          58-012-14:14:43.001 INFO CPU=CPU1 APPNAME=MD EVENT ID=52 MD Dwell Tbl verify results: good = 0, bad = 1, unused = 24
21-228-13:35:21.479 00    TLMH-I:STS          58-012-14:14:43.002 ERROR CPU=CPU1 APPNAME=MD EVENT ID=45 Dwell Table rejected because address (sym='TestData'/offset=0x00000001) in entry #1 not properly aligned for 2-byte dwell
21-228-13:35:21.480 00    TLMH-I:STS          58-012-14:14:43.002 ERROR CPU=CPU1 APPNAME=CFE_TBL EVENT ID=96 MD validation failed for Inactive 'MD.DWELL_TABLE1', Status=0xC0000006
21-228-13:35:22.533 00     SPR-I:STTE         WAIT UNTIL completed
21-228-13:35:22.535 00 SCX_CPU1_MD_SY/1860     
21-228-13:35:22.535 00 SCX_CPU1_MD_SY/1861     if (UT_SC_Status = UT_SC_Success) then
21-228-13:35:22.535 00 SCX_CPU1_MD_SY/1862       write "<*> Passed - Inactive Table #1 validate command sent."
21-228-13:35:22.535 00     SPR-I:OPRO         <*> Passed - Inactive Table #1 validate command sent.
21-228-13:35:22.535 00 SCX_CPU1_MD_SY/1863       if (SCX_CPU1_find_event[1].num_found_messages = 1) then
21-228-13:35:22.535 00 SCX_CPU1_MD_SY/1864         write "<*> Passed - Event Msg ",SCX_CPU1_find_event[1].eventid," Found!"
21-228-13:35:22.535 00     SPR-I:OPRO         <*> Passed - Event Msg 16 Found!
21-228-13:35:22.535 00 SCX_CPU1_MD_SY/1867       endif
21-228-13:35:22.535 00 SCX_CPU1_MD_SY/1871     endif
21-228-13:35:22.535 00 SCX_CPU1_MD_SY/1872     
21-228-13:35:22.535 00 SCX_CPU1_MD_SY/1874     if (SCX_CPU1_find_event[2].num_found_messages = 1) then
21-228-13:35:22.535 00 SCX_CPU1_MD_SY/1875       write "<*> Passed (3002;3002.2) - Inactive Dwell Table 1 failed validation as expected. Event Msg ",SCX_CPU1_find_event[2].eventid," Found!"
21-228-13:35:22.535 00     SPR-I:OPRO         <*> Passed (3002;3002.2) - Inactive Dwell Table 1 failed validation as expected. Event Msg 96 Found!
21-228-13:35:22.536 00 SCX_CPU1_MD_SY/1876       ut_setrequirements MD_3002, "P"
21-228-13:35:22.537 00 SCX_CPU1_MD_SY/1877       ut_setrequirements MD_3002_2, "P"
21-228-13:35:22.538 00 SCX_CPU1_MD_SY/1882     endif
21-228-13:35:22.538 00 SCX_CPU1_MD_SY/1883                 
21-228-13:35:22.557 00 SCX_CPU1_MD_SY/1885     if (SCX_CPU1_find_event[3].num_found_messages = 1) then
21-228-13:35:22.557 00 SCX_CPU1_MD_SY/1886       write "<*> Passed (3002.2) - Validation failed due to alignment error. Event Msg ",SCX_CPU1_find_event[3].eventid," Found!"
21-228-13:35:22.557 00     SPR-I:OPRO         <*> Passed (3002.2) - Validation failed due to alignment error. Event Msg 45 Found!
21-228-13:35:22.557 00 SCX_CPU1_MD_SY/1887       ut_setrequirements MD_3002_2, "P"
21-228-13:35:22.558 00 SCX_CPU1_MD_SY/1891     endif
21-228-13:35:22.558 00 SCX_CPU1_MD_SY/1892     
21-228-13:35:22.558 00 SCX_CPU1_MD_SY/1893     wait 5
21-228-13:35:22.558 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-228-13:35:27.562 00 SCX_CPU1_MD_SY/1894     
21-228-13:35:27.562 00 SCX_CPU1_MD_SY/1895     step3_4:
21-228-13:35:27.562 00 SCX_CPU1_MD_SY/1896     write ";*********************************************************************"
21-228-13:35:27.562 00     SPR-I:OPRO         ;*********************************************************************
21-228-13:35:27.562 00 SCX_CPU1_MD_SY/1897     write ";  Step 3.4: Load Table With Valid Symbol & Offset With Entry"
21-228-13:35:27.563 00     SPR-I:OPRO         ;  Step 3.4: Load Table With Valid Symbol & Offset With Entry
21-228-13:35:27.563 00 SCX_CPU1_MD_SY/1898     write ";  Specifying 4 Bytes, But Not Long-Word Aligned  "
21-228-13:35:27.563 00     SPR-I:OPRO         ;  Specifying 4 Bytes, But Not Long-Word Aligned  
21-228-13:35:27.563 00 SCX_CPU1_MD_SY/1899     write ";********************************************************************"
21-228-13:35:27.563 00     SPR-I:OPRO         ;********************************************************************
21-228-13:35:27.563 00 SCX_CPU1_MD_SY/1900     write ";  Step 3.4.1: Load a dwell table that contains an entry with a valid "
21-228-13:35:27.563 00     SPR-I:OPRO         ;  Step 3.4.1: Load a dwell table that contains an entry with a valid 
21-228-13:35:27.563 00 SCX_CPU1_MD_SY/1901     write ";  symbol and offset, specifying 4 bytes, but not long-word aligned"
21-228-13:35:27.563 00     SPR-I:OPRO         ;  symbol and offset, specifying 4 bytes, but not long-word aligned
21-228-13:35:27.563 00 SCX_CPU1_MD_SY/1902     write ";********************************************************************"
21-228-13:35:27.563 00     SPR-I:OPRO         ;********************************************************************
21-228-13:35:27.564 00 SCX_CPU1_MD_SY/1903     ; Set up the table data
21-228-13:35:27.564 00 SCX_CPU1_MD_SY/1904     
21-228-13:35:27.564 00 SCX_CPU1_MD_SY/1905     ; Table summary
21-228-13:35:27.564 00 SCX_CPU1_MD_SY/1906     ;   Entry#  Length  Delay  Offset   Symbol
21-228-13:35:27.564 00 SCX_CPU1_MD_SY/1907     ;   1       4       1      2       TestData
21-228-13:35:27.564 00 SCX_CPU1_MD_SY/1908     ;   2       0       0      0
21-228-13:35:27.564 00 SCX_CPU1_MD_SY/1909     ;
21-228-13:35:27.564 00 SCX_CPU1_MD_SY/1910     ;  Size = 2;  Total Delay = 1
21-228-13:35:27.564 00 SCX_CPU1_MD_SY/1911     
21-228-13:35:27.564 00 SCX_CPU1_MD_SY/1913     SCX_CPU1_MD_Dwell_Load_Tbl1.MD_DTL_Enabled=0
21-228-13:35:27.564 00 SCX_CPU1_MD_SY/1914     SCX_CPU1_MD_Dwell_Load_Tbl1.MD_DTL_Signature="Table with signature"
21-228-13:35:27.565 00 SCX_CPU1_MD_SY/1915     
21-228-13:35:27.565 00 SCX_CPU1_MD_SY/1916     ; Entry #1
21-228-13:35:27.565 00 SCX_CPU1_MD_SY/1917     SCX_CPU1_MD_Dwell_Load_Tbl1.MD_DTL_Entry[1].MD_TLE_Length = 4
21-228-13:35:27.565 00 SCX_CPU1_MD_SY/1918     SCX_CPU1_MD_Dwell_Load_Tbl1.MD_DTL_Entry[1].MD_TLE_Delay = 1
21-228-13:35:27.565 00 SCX_CPU1_MD_SY/1919     SCX_CPU1_MD_Dwell_Load_Tbl1.MD_DTL_Entry[1].MD_TLE_Offset = 2
21-228-13:35:27.566 00 SCX_CPU1_MD_SY/1920     SCX_CPU1_MD_Dwell_Load_Tbl1.MD_DTL_Entry[1].MD_TLE_SymName = "TestData"
21-228-13:35:27.566 00 SCX_CPU1_MD_SY/1921     
21-228-13:35:27.566 00 SCX_CPU1_MD_SY/1922     ; Terminator entry
21-228-13:35:27.566 00 SCX_CPU1_MD_SY/1923     SCX_CPU1_MD_Dwell_Load_Tbl1.MD_DTL_Entry[2].MD_TLE_Length = 0
21-228-13:35:27.567 00 SCX_CPU1_MD_SY/1924     SCX_CPU1_MD_Dwell_Load_Tbl1.MD_DTL_Entry[2].MD_TLE_Delay = 0
21-228-13:35:27.567 00 SCX_CPU1_MD_SY/1925     SCX_CPU1_MD_Dwell_Load_Tbl1.MD_DTL_Entry[2].MD_TLE_Offset = 0
21-228-13:35:27.568 00 SCX_CPU1_MD_SY/1926     SCX_CPU1_MD_Dwell_Load_Tbl1.MD_DTL_Entry[2].MD_TLE_SymName = ""
21-228-13:35:27.568 00 SCX_CPU1_MD_SY/1927     
21-228-13:35:27.568 00 SCX_CPU1_MD_SY/1928     ; Create a load file for dwell table #1 with this data (including signature)
21-228-13:35:27.569 00 SCX_CPU1_MD_SY/1929     ut_setupevents SCX, CPU1, CFE_TBL, CFE_TBL_FILE_LOADED_INF_EID, INFO, 1
21-228-13:35:27.577 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:35:27.578 00     SPR-I:OPRO         ; Setup event 1 with CFE_TBL INFO 12
21-228-13:35:27.578 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:35:27.580 00 SCX_CPU1_MD_SY/1930     
21-228-13:35:27.580 00 SCX_CPU1_MD_SY/1931     s create_tbl_file_from_cvt (hostCPU,dwell_tbl1_load_appid,"Dwell Table #1 Load", "md_dwl_ld_sg_tbl1",MDTblName1, "SCX_CPU1_MD_Dwell_Load_Tbl1.MD_DTL_Enabled", "SCX_CPU1_MD_Dwell_Load_Tbl1.MD_DTL_Entry[2]")
21-228-13:35:27.580 00     SPR-I:STS          Loading file /s/opr/accounts/cfs_test/prc/create_tbl_file_from_cvt.i
21-228-13:35:27.582 00     SPR-I:STS          Procedure CREATE_TBL_FILE_FROM_CVT started
21-228-13:35:27.583 00 CREATE_TBL_FIL/2        ;
21-228-13:35:27.583 00 CREATE_TBL_FIL/3        local logging = %liv(log_procedure)
21-228-13:35:27.583 00 CREATE_TBL_FIL/4        %liv (log_procedure) = FALSE
21-228-13:35:27.591 00     SPR-I:OPRO         **********  md_dwl_ld_sg_tbl1  **********
21-228-13:35:27.592 00     SPR-I:OPRO         
21-228-13:35:27.592 00     SPR-I:OPRO                Content Type: cFE1
21-228-13:35:27.592 00     SPR-I:OPRO                    Sub Type: 8
21-228-13:35:27.592 00     SPR-I:OPRO                      Length: 12
21-228-13:35:27.592 00     SPR-I:OPRO               Spacecraft Id: SCX
21-228-13:35:27.592 00     SPR-I:OPRO                Processor Id: CPU3
21-228-13:35:27.593 00     SPR-I:OPRO              Application Id: 4008
21-228-13:35:27.599 00     SPR-I:OPRO            Create Time Secs: 1629120927
21-228-13:35:27.599 00     SPR-I:OPRO         Create Time Subsecs: 0
21-228-13:35:27.599 00     SPR-I:OPRO            File Description: Dwell Table #1 Load
21-228-13:35:27.599 00     SPR-I:OPRO         
21-228-13:35:27.599 00     SPR-I:OPRO         **********  MD.DWELL_TABLE1  **********
21-228-13:35:27.599 00     SPR-I:OPRO         
21-228-13:35:27.610 00     SPR-I:OPRO              Start Mnemonic: SCX_CPU1_MD_Dwell_Load_Tbl1.MD_DTL_Enabled
21-228-13:35:27.610 00     SPR-I:OPRO                 Byte Offset: 0
21-228-13:35:27.610 00     SPR-I:OPRO                End Mnemonic: SCX_CPU1_MD_Dwell_Load_Tbl1.MD_DTL_Entry[2]
21-228-13:35:27.611 00     SPR-I:OPRO             Number of Bytes: 180
21-228-13:35:27.611 00     SPR-I:OPRO         
21-228-13:35:27.619 00     SPR-I:STS          Loading file /s/opr/accounts/global/prc/partial_cvt_to_file_beta.i
21-228-13:35:27.620 00     SPR-I:STS          Procedure PARTIAL_CVT_TO_FILE_BETA started
21-228-13:35:27.620 00     SPR-I:OPRO         The unix command is cd /s/opr/accounts/cfs_test/image;cvt2file  -s 116 -e 295 P0FA8 md.dwell_table1
21-228-13:35:27.627 00     SPR-I:STS          Procedure PARTIAL_CVT_TO_FILE_BETA completed
21-228-13:35:27.627 00     SPR-I:OPRO         cd /s/opr/accounts/cfs_test/image;cat md_dwl_ld_sg_tbl1.tmp md.dwell_table1 > md_dwl_ld_sg_tbl1
21-228-13:35:27.632 00     SPR-I:OPRO         cd /s/opr/accounts/cfs_test/image;rm md.dwell_table1 md_dwl_ld_sg_tbl1.tmp
21-228-13:35:27.637 00 CREATE_TBL_FIL/128      
21-228-13:35:27.637 00 CREATE_TBL_FIL/129      ENDPROC
21-228-13:35:27.637 00     SPR-I:STS          Procedure CREATE_TBL_FILE_FROM_CVT completed
21-228-13:35:27.637 00 SCX_CPU1_MD_SY/1932     
21-228-13:35:27.638 00 SCX_CPU1_MD_SY/1933     cmdcnt = SCX_CPU1_TBL_CMDPC+1
21-228-13:35:27.638 00 SCX_CPU1_MD_SY/1934     
21-228-13:35:27.638 00 SCX_CPU1_MD_SY/1935     start load_table ("md_dwl_ld_sg_tbl1", hostCPU)
21-228-13:35:27.638 00     SPR-I:STS          Loading file /s/opr/accounts/cfs_test/prc/load_table.i
21-228-13:35:27.638 00     SPR-I:STS          Procedure LOAD_TABLE started
21-228-13:35:27.638 00     LOAD_TABLE/2        ;
21-228-13:35:27.638 00     LOAD_TABLE/3        local logging = %liv (log_procedure)
21-228-13:35:27.638 00     LOAD_TABLE/4        %liv (log_procedure) = FALSE
21-228-13:35:27.639 00     SPR-I:OPRO         Table Filename: md_dwl_ld_sg_tbl1
21-228-13:35:27.640 00     SPR-I:OPRO         The perl command is: perl /s/opr/accounts/global/tools/table_ftp.pl 192.168.1.8 md_dwl_ld_sg_tbl1 RAM:0 3
21-228-13:35:27.640 00     SPR-I:OPRO         
21-228-13:35:27.780 00     SPR-I:OPRO         Return code from ftp_file.pl: 0
21-228-13:35:27.780 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-228-13:35:32.783 00     SPR-I:OPRO         
21-228-13:35:32.787 00     SPR-I:OPRO         Sending Command: /SCX_CPU1_TBL_LOAD LFILENAME="/ram/md_dwl_ld_sg_tbl1"
21-228-13:35:32.809 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-228-13:35:33.482 00    TLMH-I:STS          58-012-14:14:55.001 INFO CPU=CPU1 APPNAME=CFE_TBL EVENT ID=12 Successful load of '/ram/md_dwl_ld_sg_tbl1' into 'MD.DWELL_TABLE1' working buffer
21-228-13:35:34.811 00     SPR-I:STTE         WAIT UNTIL completed
21-228-13:35:34.813 00     LOAD_TABLE/195      
21-228-13:35:34.813 00     LOAD_TABLE/196      ENDPROC
21-228-13:35:34.813 00     SPR-I:STS          Procedure LOAD_TABLE completed
21-228-13:35:34.815 00 SCX_CPU1_MD_SY/1936     
21-228-13:35:34.815 00 SCX_CPU1_MD_SY/1937     ut_tlmwait SCX_CPU1_TBL_CMDPC, {cmdcnt}
21-228-13:35:34.829 00     SPR-I:STTE         WAIT UNTIL completed
21-228-13:35:34.832 00 SCX_CPU1_MD_SY/1938     if (UT_TW_Status = UT_Success) then
21-228-13:35:34.832 00 SCX_CPU1_MD_SY/1939       write "<*> Passed (1004) - Table load command sent."
21-228-13:35:34.832 00     SPR-I:OPRO         <*> Passed (1004) - Table load command sent.
21-228-13:35:34.833 00 SCX_CPU1_MD_SY/1940       ut_setrequirements MD_1004, "P"
21-228-13:35:34.836 00 SCX_CPU1_MD_SY/1944     endif
21-228-13:35:34.836 00 SCX_CPU1_MD_SY/1945     
21-228-13:35:34.836 00 SCX_CPU1_MD_SY/1946     if (SCX_CPU1_find_event[1].num_found_messages = 1) THEN
21-228-13:35:34.843 00 SCX_CPU1_MD_SY/1947       write "<*> Passed (1004): Event message ",SCX_CPU1_find_event[1].eventid, " received"
21-228-13:35:34.844 00     SPR-I:OPRO         <*> Passed (1004): Event message 12 received
21-228-13:35:34.844 00 SCX_CPU1_MD_SY/1948       ut_setrequirements MD_1004, "P"
21-228-13:35:34.846 00 SCX_CPU1_MD_SY/1952     endif
21-228-13:35:34.846 00 SCX_CPU1_MD_SY/1953     
21-228-13:35:34.870 00 SCX_CPU1_MD_SY/1954     wait 5
21-228-13:35:34.870 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-228-13:35:39.874 00 SCX_CPU1_MD_SY/1955     
21-228-13:35:39.874 00 SCX_CPU1_MD_SY/1956     write ";**********************************************************************"
21-228-13:35:39.874 00     SPR-I:OPRO         ;**********************************************************************
21-228-13:35:39.874 00 SCX_CPU1_MD_SY/1957     write ";  Step 3.4.2: Validate the inactive buffer for Dwell Table #1. "
21-228-13:35:39.874 00     SPR-I:OPRO         ;  Step 3.4.2: Validate the inactive buffer for Dwell Table #1. 
21-228-13:35:39.874 00 SCX_CPU1_MD_SY/1958     write ";  The result depends upon whether alignment is enforced or not."
21-228-13:35:39.875 00     SPR-I:OPRO         ;  The result depends upon whether alignment is enforced or not.
21-228-13:35:39.875 00 SCX_CPU1_MD_SY/1959     write ";**********************************************************************"
21-228-13:35:39.875 00     SPR-I:OPRO         ;**********************************************************************
21-228-13:35:39.875 00 SCX_CPU1_MD_SY/1960     ut_setupevents "SCX","CPU1","CFE_TBL",CFE_TBL_VAL_REQ_MADE_INF_EID, "DEBUG", 1
21-228-13:35:39.879 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:35:39.879 00     SPR-I:OPRO         ; Setup event 1 with CFE_TBL DEBUG 16
21-228-13:35:39.879 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:35:39.880 00 SCX_CPU1_MD_SY/1961     ut_setupevents "SCX","CPU1","CFE_TBL",CFE_TBL_VALIDATION_ERR_EID, "ERROR", 2
21-228-13:35:39.881 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:35:39.881 00     SPR-I:OPRO         ; Setup event 2 with CFE_TBL ERROR 96
21-228-13:35:39.881 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:35:39.881 00 SCX_CPU1_MD_SY/1962     ut_setupevents "SCX","CPU1",{MDAppName},MD_TBL_ALIGN_ERR_EID, "ERROR", 3
21-228-13:35:39.883 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:35:39.883 00     SPR-I:OPRO         ; Setup event 3 with MD ERROR 45
21-228-13:35:39.883 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:35:39.883 00 SCX_CPU1_MD_SY/1963     ut_setupevents "SCX","CPU1","CFE_TBL",CFE_TBL_VALIDATION_INF_EID, "INFO", 4
21-228-13:35:39.885 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:35:39.885 00     SPR-I:OPRO         ; Setup event 4 with CFE_TBL INFO 36
21-228-13:35:39.885 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:35:39.885 00 SCX_CPU1_MD_SY/1964                                                                                     
21-228-13:35:39.885 00 SCX_CPU1_MD_SY/1965     ut_sendcmd "SCX_CPU1_TBL_VALIDATE INACTIVE VTABLENAME=MDTblName1"
21-228-13:35:39.888 00     SPR-I:OPRO         Sending command:  SCX_CPU1_TBL_VALIDATE INACTIVE VTABLENAME=MDTblName1
21-228-13:35:39.903 00     SPR-I:OPRO          ; Telemetry update will wait a maximum of 24 seconds
21-228-13:35:39.903 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-228-13:35:40.484 00    TLMH-I:STS          58-012-14:15:02.001 DEBUG CPU=CPU1 APPNAME=CFE_TBL EVENT ID=16 Tbl Services issued validation request for 'MD.DWELL_TABLE1'
21-228-13:35:40.486 00    TLMH-I:STS          58-012-14:15:02.002 INFO CPU=CPU1 APPNAME=MD EVENT ID=52 MD Dwell Tbl verify results: good = 0, bad = 1, unused = 24
21-228-13:35:40.487 00    TLMH-I:STS          58-012-14:15:02.002 ERROR CPU=CPU1 APPNAME=MD EVENT ID=45 Dwell Table rejected because address (sym='TestData'/offset=0x00000002) in entry #1 not properly aligned for 4-byte dwell
21-228-13:35:40.488 00    TLMH-I:STS          58-012-14:15:02.002 ERROR CPU=CPU1 APPNAME=CFE_TBL EVENT ID=96 MD validation failed for Inactive 'MD.DWELL_TABLE1', Status=0xC0000006
21-228-13:35:42.906 00     SPR-I:STTE         WAIT UNTIL completed
21-228-13:35:42.908 00 SCX_CPU1_MD_SY/1966     
21-228-13:35:42.908 00 SCX_CPU1_MD_SY/1967     if (UT_SC_Status = UT_SC_Success) then
21-228-13:35:42.908 00 SCX_CPU1_MD_SY/1968       write "<*> Passed - Inactive Table #1 validate command sent."
21-228-13:35:42.908 00     SPR-I:OPRO         <*> Passed - Inactive Table #1 validate command sent.
21-228-13:35:42.908 00 SCX_CPU1_MD_SY/1969       if (SCX_CPU1_find_event[1].num_found_messages = 1) then
21-228-13:35:42.908 00 SCX_CPU1_MD_SY/1970         write "<*> Passed - Event Msg ",SCX_CPU1_find_event[1].eventid," Found!"
21-228-13:35:42.908 00     SPR-I:OPRO         <*> Passed - Event Msg 16 Found!
21-228-13:35:42.908 00 SCX_CPU1_MD_SY/1973       endif
21-228-13:35:42.908 00 SCX_CPU1_MD_SY/1977     endif
21-228-13:35:42.908 00 SCX_CPU1_MD_SY/1978     
21-228-13:35:42.908 00 SCX_CPU1_MD_SY/1979     if (MD_ENFORCE_DWORD_ALIGN = 1) then
21-228-13:35:42.908 00 SCX_CPU1_MD_SY/1980       ; Look for the Validation failed event
21-228-13:35:42.908 00 SCX_CPU1_MD_SY/1981       if (SCX_CPU1_find_event[2].num_found_messages = 1) then
21-228-13:35:42.908 00 SCX_CPU1_MD_SY/1982         write "<*> Passed (3002;3002.2) - Inactive Dwell Table 1 failed validation as expected. Event Msg ",SCX_CPU1_find_event[2].eventid," Found!"
21-228-13:35:42.909 00     SPR-I:OPRO         <*> Passed (3002;3002.2) - Inactive Dwell Table 1 failed validation as expected. Event Msg 96 Found!
21-228-13:35:42.909 00 SCX_CPU1_MD_SY/1983         ut_setrequirements MD_3002, "P"
21-228-13:35:42.910 00 SCX_CPU1_MD_SY/1984         ut_setrequirements MD_3002_2, "P"
21-228-13:35:42.926 00 SCX_CPU1_MD_SY/1989       endif
21-228-13:35:42.926 00 SCX_CPU1_MD_SY/1990     
21-228-13:35:42.926 00 SCX_CPU1_MD_SY/1991       ; Look for MD message indicating failure due to alignment error
21-228-13:35:42.926 00 SCX_CPU1_MD_SY/1992       if (SCX_CPU1_find_event[3].num_found_messages = 1) then
21-228-13:35:42.927 00 SCX_CPU1_MD_SY/1993         write "<*> Passed (3002.2) - Validation failed due to alignment error. Event Msg ",SCX_CPU1_find_event[3].eventid," Found!"
21-228-13:35:42.927 00     SPR-I:OPRO         <*> Passed (3002.2) - Validation failed due to alignment error. Event Msg 45 Found!
21-228-13:35:42.927 00 SCX_CPU1_MD_SY/1994         ut_setrequirements MD_3002_2, "P"
21-228-13:35:42.928 00 SCX_CPU1_MD_SY/1998       endif
21-228-13:35:42.928 00 SCX_CPU1_MD_SY/2010     endif
21-228-13:35:42.928 00 SCX_CPU1_MD_SY/2011                                                                                  
21-228-13:35:42.928 00 SCX_CPU1_MD_SY/2012     wait 5
21-228-13:35:42.928 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-228-13:35:47.932 00 SCX_CPU1_MD_SY/2013     
21-228-13:35:47.932 00 SCX_CPU1_MD_SY/2014     step3_5:
21-228-13:35:47.933 00 SCX_CPU1_MD_SY/2015     write ";*********************************************************************"
21-228-13:35:47.933 00     SPR-I:OPRO         ;*********************************************************************
21-228-13:35:47.933 00 SCX_CPU1_MD_SY/2016     write ";  Step 3.5: Jam Dwell with Invalid Symbol"
21-228-13:35:47.933 00     SPR-I:OPRO         ;  Step 3.5: Jam Dwell with Invalid Symbol
21-228-13:35:47.933 00 SCX_CPU1_MD_SY/2017     write ";********************************************************************"
21-228-13:35:47.933 00     SPR-I:OPRO         ;********************************************************************
21-228-13:35:47.933 00 SCX_CPU1_MD_SY/2018     write ";  Step 3.5.1:  Send Jam Dwell command for FIRST table, specifying"
21-228-13:35:47.933 00     SPR-I:OPRO         ;  Step 3.5.1:  Send Jam Dwell command for FIRST table, specifying
21-228-13:35:47.933 00 SCX_CPU1_MD_SY/2019     write ";  invalid symbol"
21-228-13:35:47.933 00     SPR-I:OPRO         ;  invalid symbol
21-228-13:35:47.934 00 SCX_CPU1_MD_SY/2020     write ";********************************************************************"
21-228-13:35:47.934 00     SPR-I:OPRO         ;********************************************************************
21-228-13:35:47.934 00 SCX_CPU1_MD_SY/2021     ut_setupevents "SCX","CPU1",{MDAppName},MD_CANT_RESOLVE_JAM_ADDR_ERR_EID,"ERROR", 1
21-228-13:35:47.940 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:35:47.940 00     SPR-I:OPRO         ; Setup event 1 with MD ERROR 35
21-228-13:35:47.941 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:35:47.942 00 SCX_CPU1_MD_SY/2022     
21-228-13:35:47.942 00 SCX_CPU1_MD_SY/2023     errcnt = SCX_CPU1_MD_CMDEC + 1
21-228-13:35:47.943 00 SCX_CPU1_MD_SY/2024     
21-228-13:35:47.943 00 SCX_CPU1_MD_SY/2025     /SCX_CPU1_MD_JAMDWELL TableId=1 EntryId=2 FieldLength=2 DwellDelay=0 Offset=0 SymName="MD Invalid Symbol"
21-228-13:35:47.958 00 SCX_CPU1_MD_SY/2026     
21-228-13:35:47.959 00 SCX_CPU1_MD_SY/2027     ut_tlmwait SCX_CPU1_MD_CMDEC, {errcnt}
21-228-13:35:47.977 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-228-13:35:48.479 00    TLMH-I:STS          58-012-14:15:10.001 ERROR CPU=CPU1 APPNAME=MD EVENT ID=35 Jam Cmd rejected because symbolic address 'MD Invalid Symbol' couldn't be resolved
21-228-13:35:50.979 00     SPR-I:STTE         WAIT UNTIL completed
21-228-13:35:50.981 00 SCX_CPU1_MD_SY/2028     if (UT_TW_Status = UT_Success) then
21-228-13:35:50.981 00 SCX_CPU1_MD_SY/2029       write "<*> Passed (1005) - Command Rejected Counter incremented."
21-228-13:35:50.981 00     SPR-I:OPRO         <*> Passed (1005) - Command Rejected Counter incremented.
21-228-13:35:50.981 00 SCX_CPU1_MD_SY/2030       ut_setrequirements MD_1005, "P"
21-228-13:35:50.983 00 SCX_CPU1_MD_SY/2034     endif
21-228-13:35:50.983 00 SCX_CPU1_MD_SY/2035     
21-228-13:35:50.983 00 SCX_CPU1_MD_SY/2036     if (SCX_CPU1_find_event[1].num_found_messages = 1) THEN
21-228-13:35:50.983 00 SCX_CPU1_MD_SY/2037       write "<*> Passed (1005;4000.2) - Event message ",SCX_CPU1_find_event[1].eventid, " received"
21-228-13:35:50.984 00     SPR-I:OPRO         <*> Passed (1005;4000.2) - Event message 35 received
21-228-13:35:50.984 00 SCX_CPU1_MD_SY/2038       ut_setrequirements MD_1005, "P"
21-228-13:35:50.986 00 SCX_CPU1_MD_SY/2039       ut_setrequirements MD_4000_2, "P"
21-228-13:35:50.987 00 SCX_CPU1_MD_SY/2044     endif
21-228-13:35:50.987 00 SCX_CPU1_MD_SY/2045     
21-228-13:35:50.988 00 SCX_CPU1_MD_SY/2046     wait 5
21-228-13:35:50.988 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-228-13:35:55.991 00 SCX_CPU1_MD_SY/2047     
21-228-13:35:55.991 00 SCX_CPU1_MD_SY/2048     write ";*********************************************************************"
21-228-13:35:55.991 00     SPR-I:OPRO         ;*********************************************************************
21-228-13:35:55.991 00 SCX_CPU1_MD_SY/2049     write ";  Step 3.6:  Jam Dwell with Valid Symbol, Invalid Offset"
21-228-13:35:55.992 00     SPR-I:OPRO         ;  Step 3.6:  Jam Dwell with Valid Symbol, Invalid Offset
21-228-13:35:55.992 00 SCX_CPU1_MD_SY/2050     write ";********************************************************************"
21-228-13:35:55.992 00     SPR-I:OPRO         ;********************************************************************
21-228-13:35:55.992 00 SCX_CPU1_MD_SY/2051     write ";  Step 3.6.1:  Send Jam Dwell command for SECOND table, specifying"
21-228-13:35:55.992 00     SPR-I:OPRO         ;  Step 3.6.1:  Send Jam Dwell command for SECOND table, specifying
21-228-13:35:55.992 00 SCX_CPU1_MD_SY/2052     write ";  valid symbol, but and invalid offset"
21-228-13:35:55.992 00     SPR-I:OPRO         ;  valid symbol, but and invalid offset
21-228-13:35:55.992 00 SCX_CPU1_MD_SY/2053     write ";********************************************************************"
21-228-13:35:55.992 00     SPR-I:OPRO         ;********************************************************************
21-228-13:35:55.992 00 SCX_CPU1_MD_SY/2054     ut_setupevents "SCX","CPU1",{MDAppName},MD_INVALID_JAM_ADDR_ERR_EID, "ERROR", 1
21-228-13:35:55.996 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:35:55.996 00     SPR-I:OPRO         ; Setup event 1 with MD ERROR 36
21-228-13:35:55.996 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:35:55.997 00 SCX_CPU1_MD_SY/2055     
21-228-13:35:55.997 00 SCX_CPU1_MD_SY/2056     errcnt = SCX_CPU1_MD_CMDEC + 1
21-228-13:35:55.997 00 SCX_CPU1_MD_SY/2057     
21-228-13:35:55.997 00 SCX_CPU1_MD_SY/2058     /SCX_CPU1_MD_JAMDWELL TableId=2 EntryId=1 FieldLength=2 DwellDelay=0 Offset=x'8000004' SymName="TestData"
21-228-13:35:56.008 00 SCX_CPU1_MD_SY/2059     
21-228-13:35:56.008 00 SCX_CPU1_MD_SY/2060     ut_tlmwait SCX_CPU1_MD_CMDEC, {errcnt}
21-228-13:35:56.012 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-228-13:35:56.479 00    TLMH-I:STS          58-012-14:15:18.002 INFO CPU=CPU1 APPNAME=MD EVENT ID=30 Successful Jam to Dwell Tbl#2 Entry #1
21-228-13:35:56.480 00    TLMH-I:STS          58-012-14:15:18.003 INFO CPU=CPU1 APPNAME=MD EVENT ID=51 Dwell Table 2 is enabled with a delay of zero so no processing will occur
21-228-13:36:20.030 00     SPR-I:STTE         WAIT UNTIL completed
21-228-13:36:20.031 00 SCX_CPU1_MD_SY/2061     if (UT_TW_Status = UT_Success) then
21-228-13:36:20.031 00 SCX_CPU1_MD_SY/2064     else
21-228-13:36:20.031 00 SCX_CPU1_MD_SY/2065       write "<!> Failed (1005) - Command Rejected Counter did not increment as expected."
21-228-13:36:20.031 00     SPR-I:OPRO         <!> Failed (1005) - Command Rejected Counter did not increment as expected.
21-228-13:36:20.031 00 SCX_CPU1_MD_SY/2066       ut_setrequirements MD_1005, "F"
21-228-13:36:20.033 00 SCX_CPU1_MD_SY/2067     endif
21-228-13:36:20.033 00 SCX_CPU1_MD_SY/2068     
21-228-13:36:20.033 00 SCX_CPU1_MD_SY/2069     if (SCX_CPU1_find_event[1].num_found_messages = 1) THEN
21-228-13:36:20.034 00 SCX_CPU1_MD_SY/2073     else
21-228-13:36:20.034 00 SCX_CPU1_MD_SY/2074       write "<!> Failed (1005;4000.2) - Event message ",SCX_CPU1_evs_eventid," received. Expected Event message ",MD_INVALID_JAM_ADDR_ERR_EID, "."
21-228-13:36:20.034 00     SPR-I:OPRO         <!> Failed (1005;4000.2) - Event message 51 received. Expected Event message 36.
21-228-13:36:20.034 00 SCX_CPU1_MD_SY/2075       ut_setrequirements MD_1005, "F"
21-228-13:36:20.036 00 SCX_CPU1_MD_SY/2076       ut_setrequirements MD_4000_2, "F"
21-228-13:36:20.036 00 SCX_CPU1_MD_SY/2077     
21-228-13:36:20.036 00 SCX_CPU1_MD_SY/2078       /SCX_CPU1_MD_JAMDWELL TableId=2 EntryId=1 FieldLength=4 DwellDelay=4 Offset=0 SymName="TestData"
21-228-13:36:20.048 00 SCX_CPU1_MD_SY/2079       wait 2
21-228-13:36:20.048 00     SPR-I:STTE         Wait mode - waiting 2 seconds ...
21-228-13:36:20.478 00    TLMH-I:STS          58-012-14:15:42.002 INFO CPU=CPU1 APPNAME=MD EVENT ID=30 Successful Jam to Dwell Tbl#2 Entry #1
21-228-13:36:22.050 00 SCX_CPU1_MD_SY/2080     endif
21-228-13:36:22.050 00 SCX_CPU1_MD_SY/2081     
21-228-13:36:22.050 00 SCX_CPU1_MD_SY/2082     wait 5
21-228-13:36:22.050 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-228-13:36:27.053 00 SCX_CPU1_MD_SY/2083     
21-228-13:36:27.053 00 SCX_CPU1_MD_SY/2084     write ";*********************************************************************"
21-228-13:36:27.053 00     SPR-I:OPRO         ;*********************************************************************
21-228-13:36:27.053 00 SCX_CPU1_MD_SY/2085     write ";  Step 3.7: Jam Dwell with Valid Symbol & Offset, Specifying 2"
21-228-13:36:27.053 00     SPR-I:OPRO         ;  Step 3.7: Jam Dwell with Valid Symbol & Offset, Specifying 2
21-228-13:36:27.053 00 SCX_CPU1_MD_SY/2086     write ";  Bytes, but not Word Aligned"
21-228-13:36:27.054 00     SPR-I:OPRO         ;  Bytes, but not Word Aligned
21-228-13:36:27.054 00 SCX_CPU1_MD_SY/2087     write ";********************************************************************"
21-228-13:36:27.054 00     SPR-I:OPRO         ;********************************************************************
21-228-13:36:27.054 00 SCX_CPU1_MD_SY/2088     write ";  Step 3.7.1: Send Jam Dwell command for THIRD table, specifying a"
21-228-13:36:27.054 00     SPR-I:OPRO         ;  Step 3.7.1: Send Jam Dwell command for THIRD table, specifying a
21-228-13:36:27.054 00 SCX_CPU1_MD_SY/2089     write ";  valid symbol & offset and 2 bytes, but not word aligned"
21-228-13:36:27.054 00     SPR-I:OPRO         ;  valid symbol & offset and 2 bytes, but not word aligned
21-228-13:36:27.054 00 SCX_CPU1_MD_SY/2090     write ";********************************************************************"
21-228-13:36:27.054 00     SPR-I:OPRO         ;********************************************************************
21-228-13:36:27.054 00 SCX_CPU1_MD_SY/2091     ut_setupevents "SCX","CPU1",{MDAppName},MD_JAM_ADDR_NOT_16BIT_ERR_EID,"ERROR", 1
21-228-13:36:27.055 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:36:27.055 00     SPR-I:OPRO         ; Setup event 1 with MD ERROR 38
21-228-13:36:27.055 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:36:27.055 00 SCX_CPU1_MD_SY/2092     
21-228-13:36:27.055 00 SCX_CPU1_MD_SY/2093     errcnt = SCX_CPU1_MD_CMDEC + 1
21-228-13:36:27.055 00 SCX_CPU1_MD_SY/2094     
21-228-13:36:27.055 00 SCX_CPU1_MD_SY/2095     /SCX_CPU1_MD_JAMDWELL TableId=3 EntryId=3 FieldLength=2 DwellDelay=0 Offset=3 SymName="TestData"
21-228-13:36:27.067 00 SCX_CPU1_MD_SY/2096     
21-228-13:36:27.067 00 SCX_CPU1_MD_SY/2097     ut_tlmwait SCX_CPU1_MD_CMDEC, {errcnt}
21-228-13:36:27.070 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-228-13:36:27.486 00    TLMH-I:STS          58-012-14:15:49.001 ERROR CPU=CPU1 APPNAME=MD EVENT ID=38 Jam Cmd rejected because address 0x00A3BCB3 is not 16-bit aligned
21-228-13:36:31.074 00     SPR-I:STTE         WAIT UNTIL completed
21-228-13:36:31.076 00 SCX_CPU1_MD_SY/2098     if (UT_TW_Status = UT_Success) then
21-228-13:36:31.076 00 SCX_CPU1_MD_SY/2099       write "<*> Passed (1005) - Command Rejected Counter incremented."
21-228-13:36:31.076 00     SPR-I:OPRO         <*> Passed (1005) - Command Rejected Counter incremented.
21-228-13:36:31.076 00 SCX_CPU1_MD_SY/2100       ut_setrequirements MD_1005, "P"
21-228-13:36:31.080 00 SCX_CPU1_MD_SY/2104     endif
21-228-13:36:31.080 00 SCX_CPU1_MD_SY/2105     
21-228-13:36:31.080 00 SCX_CPU1_MD_SY/2106     if (SCX_CPU1_find_event[1].num_found_messages = 1) THEN
21-228-13:36:31.080 00 SCX_CPU1_MD_SY/2107       write "<*> Passed (1005;4000.2) - Event message ",SCX_CPU1_find_event[1].eventid, " received"
21-228-13:36:31.080 00     SPR-I:OPRO         <*> Passed (1005;4000.2) - Event message 38 received
21-228-13:36:31.080 00 SCX_CPU1_MD_SY/2108       ut_setrequirements MD_1005, "P"
21-228-13:36:31.081 00 SCX_CPU1_MD_SY/2109       ut_setrequirements MD_4000_2, "P"
21-228-13:36:31.082 00 SCX_CPU1_MD_SY/2114     endif
21-228-13:36:31.082 00 SCX_CPU1_MD_SY/2115     
21-228-13:36:31.082 00 SCX_CPU1_MD_SY/2116     wait 5
21-228-13:36:31.082 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-228-13:36:36.085 00 SCX_CPU1_MD_SY/2117     
21-228-13:36:36.085 00 SCX_CPU1_MD_SY/2118     write ";*********************************************************************"
21-228-13:36:36.085 00     SPR-I:OPRO         ;*********************************************************************
21-228-13:36:36.085 00 SCX_CPU1_MD_SY/2119     write ";  Step 3.8: Jam Dwell with Valid Symbol & Offset, Specifying 4"
21-228-13:36:36.086 00     SPR-I:OPRO         ;  Step 3.8: Jam Dwell with Valid Symbol & Offset, Specifying 4
21-228-13:36:36.086 00 SCX_CPU1_MD_SY/2120     write ";  Bytes, but not Long-Word Aligned"
21-228-13:36:36.086 00     SPR-I:OPRO         ;  Bytes, but not Long-Word Aligned
21-228-13:36:36.086 00 SCX_CPU1_MD_SY/2121     write ";********************************************************************"
21-228-13:36:36.086 00     SPR-I:OPRO         ;********************************************************************
21-228-13:36:36.086 00 SCX_CPU1_MD_SY/2122     write ";  Step 3.8.1: Dump Load table 4 in order to restore the jammed value "
21-228-13:36:36.086 00     SPR-I:OPRO         ;  Step 3.8.1: Dump Load table 4 in order to restore the jammed value 
21-228-13:36:36.086 00 SCX_CPU1_MD_SY/2123     write ";  if alignment is not bening enforced."
21-228-13:36:36.086 00     SPR-I:OPRO         ;  if alignment is not bening enforced.
21-228-13:36:36.086 00 SCX_CPU1_MD_SY/2124     write ";********************************************************************"
21-228-13:36:36.086 00     SPR-I:OPRO         ;********************************************************************
21-228-13:36:36.086 00 SCX_CPU1_MD_SY/2125     ; Dump the current active dwell load table 2
21-228-13:36:36.087 00 SCX_CPU1_MD_SY/2126     ut_setupevents SCX, CPU1, CFE_TBL, CFE_TBL_WRITE_DUMP_INF_EID, INFO, 1
21-228-13:36:36.093 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:36:36.093 00     SPR-I:OPRO         ; Setup event 1 with CFE_TBL INFO 14
21-228-13:36:36.094 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:36:36.095 00 SCX_CPU1_MD_SY/2127     
21-228-13:36:36.095 00 SCX_CPU1_MD_SY/2128     cmdcnt = SCX_CPU1_TBL_CMDPC+1
21-228-13:36:36.096 00 SCX_CPU1_MD_SY/2129     
21-228-13:36:36.096 00 SCX_CPU1_MD_SY/2130     s get_tbl_to_cvt (ramDir,MDTblName4,"A","cpu1_symdump381",hostCPU,dwell_tbl4_load_pkt)
21-228-13:36:36.097 00     SPR-I:STS          Loading file /s/opr/accounts/cfs_test/prc/get_tbl_to_cvt.i
21-228-13:36:36.100 00     SPR-I:STS          Procedure GET_TBL_TO_CVT started
21-228-13:36:36.101 00 GET_TBL_TO_CVT/2        ;
21-228-13:36:36.101 00 GET_TBL_TO_CVT/3        local logging = %liv (log_procedure)
21-228-13:36:36.101 00 GET_TBL_TO_CVT/4        %liv (log_procedure) = FALSE
21-228-13:36:36.120 00     SPR-I:OPRO         Sending Command: /SCX_CPU1_TBL_DUMP ACTIVE DTABLENAME="MD.DWELL_TABLE4" DFILENAME="/ram/cpu1_symdump381"
21-228-13:36:36.133 00     SPR-I:STTE         Wait mode - waiting 15 seconds ...
21-228-13:36:36.984 00    TLMH-I:STS          58-012-14:15:58.502 INFO CPU=CPU1 APPNAME=CFE_TBL EVENT ID=14 Successfully dumped Table 'MD.DWELL_TABLE4' to '/ram/cpu1_symdump381'
21-228-13:36:51.144 00     SPR-I:OPRO         
21-228-13:36:51.144 00     SPR-I:OPRO            The TBLNAME is: MD.DWELL_TABLE4
21-228-13:36:51.144 00     SPR-I:OPRO               The APID is: P0FAB
21-228-13:36:51.144 00     SPR-I:OPRO                The CPU is: CPU3
21-228-13:36:51.145 00     SPR-I:OPRO         The IP Address is: 192.168.1.8
21-228-13:36:51.149 00     SPR-I:OPRO         The perl command is: perl /s/opr/accounts/global/tools/ftp.pl RAM:0 cpu1_symdump381 cpu1_symdump381 binary 192.168.1.8
21-228-13:36:51.323 00     SPR-I:OPRO         Return code from ftp_file.pl: 0
21-228-13:36:51.323 00     SPR-I:STTE         Wait mode - waiting 15 seconds ...
21-228-13:37:06.334 00     SPR-I:OPRO         
21-228-13:37:06.360 00     SPR-I:OPRO         The unix command is cvt -ws file_list[4011].file_write_time "`date +%y-%j-%T -r /s/opr/accounts/cfs_test/image/cpu1_symdump381`"
21-228-13:37:06.360 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-228-13:37:11.363 00 GET_TBL_TO_CVT/238      
21-228-13:37:11.363 00 GET_TBL_TO_CVT/239      ENDPROC
21-228-13:37:11.363 00     SPR-I:STS          Procedure GET_TBL_TO_CVT completed
21-228-13:37:11.364 00 SCX_CPU1_MD_SY/2131     
21-228-13:37:11.364 00 SCX_CPU1_MD_SY/2132     ut_tlmwait SCX_CPU1_TBL_CMDPC, {cmdcnt}
21-228-13:37:11.368 00     SPR-I:STTE         WAIT UNTIL completed
21-228-13:37:11.369 00 SCX_CPU1_MD_SY/2133     if (UT_TW_Status <> UT_Success) then
21-228-13:37:11.369 00 SCX_CPU1_MD_SY/2135     endif
21-228-13:37:11.369 00 SCX_CPU1_MD_SY/2136     
21-228-13:37:11.369 00 SCX_CPU1_MD_SY/2137     ; Check for event message
21-228-13:37:11.369 00 SCX_CPU1_MD_SY/2138     if (SCX_CPU1_find_event[1].num_found_messages != 1) then
21-228-13:37:11.369 00 SCX_CPU1_MD_SY/2142     endif
21-228-13:37:11.369 00 SCX_CPU1_MD_SY/2143     
21-228-13:37:11.369 00 SCX_CPU1_MD_SY/2145     local savedLength = SCX_CPU1_MD_Dwell_Load_Tbl4.MD_DTL_Entry[1].MD_TLE_Length
21-228-13:37:11.369 00 SCX_CPU1_MD_SY/2146     local savedDelay = SCX_CPU1_MD_Dwell_Load_Tbl4.MD_DTL_Entry[1].MD_TLE_Delay 
21-228-13:37:11.369 00 SCX_CPU1_MD_SY/2147     local savedOffset = SCX_CPU1_MD_Dwell_Load_Tbl4.MD_DTL_Entry[1].MD_TLE_Offset
21-228-13:37:11.369 00 SCX_CPU1_MD_SY/2148     local savedSymName = SCX_CPU1_MD_Dwell_Load_Tbl4.MD_DTL_Entry[1].MD_TLE_SymName
21-228-13:37:11.369 00 SCX_CPU1_MD_SY/2149     
21-228-13:37:11.369 00 SCX_CPU1_MD_SY/2150     write ";********************************************************************"
21-228-13:37:11.369 00     SPR-I:OPRO         ;********************************************************************
21-228-13:37:11.369 00 SCX_CPU1_MD_SY/2151     write ";  Step 3.8.2: Send Jam Dwell command for LAST table, specifying a"
21-228-13:37:11.369 00     SPR-I:OPRO         ;  Step 3.8.2: Send Jam Dwell command for LAST table, specifying a
21-228-13:37:11.382 00 SCX_CPU1_MD_SY/2152     write ";  valid symbol & offset and 4 bytes, but not long-word aligned"
21-228-13:37:11.382 00     SPR-I:OPRO         ;  valid symbol & offset and 4 bytes, but not long-word aligned
21-228-13:37:11.382 00 SCX_CPU1_MD_SY/2153     write ";********************************************************************"
21-228-13:37:11.382 00     SPR-I:OPRO         ;********************************************************************
21-228-13:37:11.382 00 SCX_CPU1_MD_SY/2154     ut_setupevents "SCX","CPU1",{MDAppName},MD_JAM_ADDR_NOT_32BIT_ERR_EID,"ERROR", 1
21-228-13:37:11.384 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:37:11.384 00     SPR-I:OPRO         ; Setup event 1 with MD ERROR 37
21-228-13:37:11.384 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:37:11.384 00 SCX_CPU1_MD_SY/2155     ut_setupevents "SCX","CPU1",{MDAppName},MD_JAM_DWELL_INF_EID, "INFO", 2
21-228-13:37:11.386 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:37:11.386 00     SPR-I:OPRO         ; Setup event 2 with MD INFO 30
21-228-13:37:11.386 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:37:11.386 00 SCX_CPU1_MD_SY/2156     
21-228-13:37:11.386 00 SCX_CPU1_MD_SY/2157     cmdcnt = SCX_CPU1_MD_CMDPC + 1
21-228-13:37:11.386 00 SCX_CPU1_MD_SY/2158     errcnt = SCX_CPU1_MD_CMDEC + 1
21-228-13:37:11.386 00 SCX_CPU1_MD_SY/2159     
21-228-13:37:11.386 00 SCX_CPU1_MD_SY/2160     /SCX_CPU1_MD_JAMDWELL TableId=4 EntryId=1 FieldLength=4 DwellDelay=0 Offset=6 SymName="TestData"
21-228-13:37:11.398 00 SCX_CPU1_MD_SY/2161     
21-228-13:37:11.398 00 SCX_CPU1_MD_SY/2162     if (MD_ENFORCE_DWORD_ALIGN = 1) then
21-228-13:37:11.398 00 SCX_CPU1_MD_SY/2163       ut_tlmwait SCX_CPU1_MD_CMDEC, {errcnt}
21-228-13:37:11.400 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-228-13:37:11.976 00    TLMH-I:STS          58-012-14:16:33.500 ERROR CPU=CPU1 APPNAME=MD EVENT ID=37 Jam Cmd rejected because address 0x00A3BCB6 is not 32-bit aligned
21-228-13:37:15.404 00     SPR-I:STTE         WAIT UNTIL completed
21-228-13:37:15.405 00 SCX_CPU1_MD_SY/2164       if (UT_TW_Status = UT_Success) then
21-228-13:37:15.405 00 SCX_CPU1_MD_SY/2165         write "<*> Passed (1005) - Command Rejected Counter incremented."
21-228-13:37:15.405 00     SPR-I:OPRO         <*> Passed (1005) - Command Rejected Counter incremented.
21-228-13:37:15.405 00 SCX_CPU1_MD_SY/2166         ut_setrequirements MD_1005, "P"
21-228-13:37:15.406 00 SCX_CPU1_MD_SY/2170       endif
21-228-13:37:15.406 00 SCX_CPU1_MD_SY/2171     
21-228-13:37:15.406 00 SCX_CPU1_MD_SY/2172       if (SCX_CPU1_find_event[1].num_found_messages = 1) THEN
21-228-13:37:15.406 00 SCX_CPU1_MD_SY/2173         write "<*> Passed (1005;4000.2) - Event message ",SCX_CPU1_find_event[1].eventid, " received"
21-228-13:37:15.406 00     SPR-I:OPRO         <*> Passed (1005;4000.2) - Event message 37 received
21-228-13:37:15.406 00 SCX_CPU1_MD_SY/2174         ut_setrequirements MD_1005, "P"
21-228-13:37:15.408 00 SCX_CPU1_MD_SY/2175         ut_setrequirements MD_4000_2, "P"
21-228-13:37:15.409 00 SCX_CPU1_MD_SY/2180       endif
21-228-13:37:15.409 00 SCX_CPU1_MD_SY/2200     endif
21-228-13:37:15.409 00 SCX_CPU1_MD_SY/2201     
21-228-13:37:15.409 00 SCX_CPU1_MD_SY/2202     wait 5
21-228-13:37:15.409 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-228-13:37:20.451 00 SCX_CPU1_MD_SY/2203     
21-228-13:37:20.451 00 SCX_CPU1_MD_SY/2205     if (MD_ENFORCE_DWORD_ALIGN = 0) then
21-228-13:37:20.451 00 SCX_CPU1_MD_SY/2223     endif
21-228-13:37:20.451 00 SCX_CPU1_MD_SY/2224     
21-228-13:37:20.451 00 SCX_CPU1_MD_SY/2225     write ";*********************************************************************"
21-228-13:37:20.451 00     SPR-I:OPRO         ;*********************************************************************
21-228-13:37:20.451 00 SCX_CPU1_MD_SY/2226     write ";  Step 4.0:  Reset Tests"
21-228-13:37:20.451 00     SPR-I:OPRO         ;  Step 4.0:  Reset Tests
21-228-13:37:20.451 00 SCX_CPU1_MD_SY/2227     write ";*********************************************************************"
21-228-13:37:20.452 00     SPR-I:OPRO         ;*********************************************************************
21-228-13:37:20.452 00 SCX_CPU1_MD_SY/2228     write ";  Step 4.1:  cFE Processor Reset  "
21-228-13:37:20.452 00     SPR-I:OPRO         ;  Step 4.1:  cFE Processor Reset  
21-228-13:37:20.452 00 SCX_CPU1_MD_SY/2229     write ";********************************************************************"
21-228-13:37:20.452 00     SPR-I:OPRO         ;********************************************************************
21-228-13:37:20.452 00 SCX_CPU1_MD_SY/2230     write ";  Step 4.1.1: Dump the Load Tables before performing a Processor Reset "
21-228-13:37:20.452 00     SPR-I:OPRO         ;  Step 4.1.1: Dump the Load Tables before performing a Processor Reset 
21-228-13:37:20.452 00 SCX_CPU1_MD_SY/2231     write ";  in order to verify the tables were restored."
21-228-13:37:20.452 00     SPR-I:OPRO         ;  in order to verify the tables were restored.
21-228-13:37:20.452 00 SCX_CPU1_MD_SY/2232     write ";********************************************************************"
21-228-13:37:20.452 00     SPR-I:OPRO         ;********************************************************************
21-228-13:37:20.452 00 SCX_CPU1_MD_SY/2233     local tableName,dumpFileName
21-228-13:37:20.453 00 SCX_CPU1_MD_SY/2234     local loadPktId
21-228-13:37:20.453 00 SCX_CPU1_MD_SY/2235     local tbl_enaFlag[MD_NUM_DWELL_TABLES]
21-228-13:37:20.453 00 SCX_CPU1_MD_SY/2236     local tbl_signature[MD_NUM_DWELL_TABLES]
21-228-13:37:20.453 00 SCX_CPU1_MD_SY/2237     local tbl_length[MD_DWELL_TABLE_SIZE,MD_DWELL_TABLE_SIZE]
21-228-13:37:20.455 00 SCX_CPU1_MD_SY/2238     local tbl_delay[MD_DWELL_TABLE_SIZE,MD_DWELL_TABLE_SIZE]
21-228-13:37:20.455 00 SCX_CPU1_MD_SY/2239     local tbl_offset[MD_NUM_DWELL_TABLES,MD_DWELL_TABLE_SIZE]
21-228-13:37:20.456 00 SCX_CPU1_MD_SY/2240     local tbl_symName[MD_NUM_DWELL_TABLES,MD_DWELL_TABLE_SIZE]
21-228-13:37:20.456 00 SCX_CPU1_MD_SY/2241     local dataName
21-228-13:37:20.456 00 SCX_CPU1_MD_SY/2242     
21-228-13:37:20.456 00 SCX_CPU1_MD_SY/2244     page SCX_CPU1_MD_DWELL_LOAD_TBL1
21-228-13:37:20.624 00 SCX_CPU1_MD_SY/2245     page SCX_CPU1_MD_DWELL_LOAD_TBL4
21-228-13:37:20.698 00 SCX_CPU1_MD_SY/2246     
21-228-13:37:20.698 00 SCX_CPU1_MD_SY/2248     for i = 1 to MD_NUM_DWELL_TABLES do
21-228-13:37:20.698 00 SCX_CPU1_MD_SY/2249       ; Dump the dwell table
21-228-13:37:20.698 00 SCX_CPU1_MD_SY/2250       ut_setupevents SCX, CPU1, CFE_TBL, CFE_TBL_WRITE_DUMP_INF_EID, INFO, 1
21-228-13:37:20.700 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:37:20.700 00     SPR-I:OPRO         ; Setup event 1 with CFE_TBL INFO 14
21-228-13:37:20.700 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:37:20.701 00 SCX_CPU1_MD_SY/2251     
21-228-13:37:20.701 00 SCX_CPU1_MD_SY/2252       tableName = MDAppName & ".DWELL_TABLE" & i
21-228-13:37:20.701 00 SCX_CPU1_MD_SY/2253       dumpFileName = "cpu1_tbl" & i & "symdmp411"
21-228-13:37:20.701 00 SCX_CPU1_MD_SY/2254       if (i = 1) then
21-228-13:37:20.701 00 SCX_CPU1_MD_SY/2255         loadPktId = dwell_tbl1_load_pkt
21-228-13:37:20.701 00 SCX_CPU1_MD_SY/2262       endif
21-228-13:37:20.701 00 SCX_CPU1_MD_SY/2263     
21-228-13:37:20.701 00 SCX_CPU1_MD_SY/2264       cmdcnt = SCX_CPU1_TBL_CMDPC+1
21-228-13:37:20.701 00 SCX_CPU1_MD_SY/2265     
21-228-13:37:20.701 00 SCX_CPU1_MD_SY/2266       s get_tbl_to_cvt (ramDir,tableName,"A",dumpFileName,hostCPU,loadPktId)
21-228-13:37:20.701 00     SPR-I:STS          Loading file /s/opr/accounts/cfs_test/prc/get_tbl_to_cvt.i
21-228-13:37:20.702 00     SPR-I:STS          Procedure GET_TBL_TO_CVT started
21-228-13:37:20.722 00 GET_TBL_TO_CVT/2        ;
21-228-13:37:20.722 00 GET_TBL_TO_CVT/3        local logging = %liv (log_procedure)
21-228-13:37:20.723 00 GET_TBL_TO_CVT/4        %liv (log_procedure) = FALSE
21-228-13:37:20.728 00     SPR-I:OPRO         Sending Command: /SCX_CPU1_TBL_DUMP ACTIVE DTABLENAME="MD.DWELL_TABLE1" DFILENAME="/ram/cpu1_tbl1symdmp411"
21-228-13:37:20.730 00     SPR-I:STTE         Wait mode - waiting 15 seconds ...
21-228-13:37:21.478 00    TLMH-I:STS          58-012-14:16:43.002 INFO CPU=CPU1 APPNAME=CFE_TBL EVENT ID=14 Successfully dumped Table 'MD.DWELL_TABLE1' to '/ram/cpu1_tbl1symdmp411'
21-228-13:37:35.740 00     SPR-I:OPRO         
21-228-13:37:35.741 00     SPR-I:OPRO            The TBLNAME is: MD.DWELL_TABLE1
21-228-13:37:35.741 00     SPR-I:OPRO               The APID is: P0FA8
21-228-13:37:35.741 00     SPR-I:OPRO                The CPU is: CPU3
21-228-13:37:35.741 00     SPR-I:OPRO         The IP Address is: 192.168.1.8
21-228-13:37:35.744 00     SPR-I:OPRO         The perl command is: perl /s/opr/accounts/global/tools/ftp.pl RAM:0 cpu1_tbl1symdmp411 cpu1_tbl1symdmp411 binary 192.168.1.8
21-228-13:37:35.913 00     SPR-I:OPRO         Return code from ftp_file.pl: 0
21-228-13:37:35.914 00     SPR-I:STTE         Wait mode - waiting 15 seconds ...
21-228-13:37:50.925 00     SPR-I:OPRO         
21-228-13:37:50.954 00     SPR-I:OPRO         The unix command is cvt -ws file_list[4008].file_write_time "`date +%y-%j-%T -r /s/opr/accounts/cfs_test/image/cpu1_tbl1symdmp411`"
21-228-13:37:50.954 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-228-13:37:55.958 00 GET_TBL_TO_CVT/238      
21-228-13:37:55.958 00 GET_TBL_TO_CVT/239      ENDPROC
21-228-13:37:55.958 00     SPR-I:STS          Procedure GET_TBL_TO_CVT completed
21-228-13:37:55.961 00 SCX_CPU1_MD_SY/2267     
21-228-13:37:55.961 00 SCX_CPU1_MD_SY/2268       ut_tlmwait SCX_CPU1_TBL_CMDPC, {cmdcnt}
21-228-13:37:55.974 00     SPR-I:STTE         WAIT UNTIL completed
21-228-13:37:55.975 00 SCX_CPU1_MD_SY/2269       if (UT_TW_Status <> UT_Success) then
21-228-13:37:55.976 00 SCX_CPU1_MD_SY/2271       endif
21-228-13:37:55.976 00 SCX_CPU1_MD_SY/2272     
21-228-13:37:55.976 00 SCX_CPU1_MD_SY/2273       ; Check for event message
21-228-13:37:55.976 00 SCX_CPU1_MD_SY/2274       if (SCX_CPU1_find_event[1].num_found_messages != 1) then
21-228-13:37:55.976 00 SCX_CPU1_MD_SY/2278       endif
21-228-13:37:55.976 00 SCX_CPU1_MD_SY/2279     
21-228-13:37:55.976 00 SCX_CPU1_MD_SY/2281       dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Enabled"
21-228-13:37:55.976 00 SCX_CPU1_MD_SY/2282       tbl_enaFlag[i] = {dataName}
21-228-13:37:55.977 00 SCX_CPU1_MD_SY/2283       dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Signature"
21-228-13:37:55.977 00 SCX_CPU1_MD_SY/2284       tbl_signature[i] = {dataName}
21-228-13:37:55.977 00 SCX_CPU1_MD_SY/2285     
21-228-13:37:55.977 00 SCX_CPU1_MD_SY/2287       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:37:55.977 00 SCX_CPU1_MD_SY/2288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:37:55.977 00 SCX_CPU1_MD_SY/2289         tbl_length[i,j] = {dataName}
21-228-13:37:55.978 00 SCX_CPU1_MD_SY/2290         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:37:56.000 00 SCX_CPU1_MD_SY/2291         tbl_delay[i,j] = {dataName}
21-228-13:37:56.000 00 SCX_CPU1_MD_SY/2292         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:37:56.000 00 SCX_CPU1_MD_SY/2293         tbl_offset[i,j] = {dataName}
21-228-13:37:56.000 00 SCX_CPU1_MD_SY/2294         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:37:56.000 00 SCX_CPU1_MD_SY/2295         tbl_symName[i,j] = {dataName}
21-228-13:37:56.000 00 SCX_CPU1_MD_SY/2296       enddo
21-228-13:37:56.003 00 SCX_CPU1_MD_SY/2287       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:37:56.003 00 SCX_CPU1_MD_SY/2288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:37:56.004 00 SCX_CPU1_MD_SY/2289         tbl_length[i,j] = {dataName}
21-228-13:37:56.004 00 SCX_CPU1_MD_SY/2290         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:37:56.004 00 SCX_CPU1_MD_SY/2291         tbl_delay[i,j] = {dataName}
21-228-13:37:56.004 00 SCX_CPU1_MD_SY/2292         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:37:56.004 00 SCX_CPU1_MD_SY/2293         tbl_offset[i,j] = {dataName}
21-228-13:37:56.004 00 SCX_CPU1_MD_SY/2294         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:37:56.004 00 SCX_CPU1_MD_SY/2295         tbl_symName[i,j] = {dataName}
21-228-13:37:56.004 00 SCX_CPU1_MD_SY/2296       enddo
21-228-13:37:56.005 00 SCX_CPU1_MD_SY/2287       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:37:56.005 00 SCX_CPU1_MD_SY/2288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:37:56.005 00 SCX_CPU1_MD_SY/2289         tbl_length[i,j] = {dataName}
21-228-13:37:56.005 00 SCX_CPU1_MD_SY/2290         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:37:56.005 00 SCX_CPU1_MD_SY/2291         tbl_delay[i,j] = {dataName}
21-228-13:37:56.005 00 SCX_CPU1_MD_SY/2292         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:37:56.005 00 SCX_CPU1_MD_SY/2293         tbl_offset[i,j] = {dataName}
21-228-13:37:56.005 00 SCX_CPU1_MD_SY/2294         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:37:56.005 00 SCX_CPU1_MD_SY/2295         tbl_symName[i,j] = {dataName}
21-228-13:37:56.005 00 SCX_CPU1_MD_SY/2296       enddo
21-228-13:37:56.006 00 SCX_CPU1_MD_SY/2287       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:37:56.006 00 SCX_CPU1_MD_SY/2288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:37:56.006 00 SCX_CPU1_MD_SY/2289         tbl_length[i,j] = {dataName}
21-228-13:37:56.006 00 SCX_CPU1_MD_SY/2290         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:37:56.006 00 SCX_CPU1_MD_SY/2291         tbl_delay[i,j] = {dataName}
21-228-13:37:56.006 00 SCX_CPU1_MD_SY/2292         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:37:56.011 00 SCX_CPU1_MD_SY/2293         tbl_offset[i,j] = {dataName}
21-228-13:37:56.011 00 SCX_CPU1_MD_SY/2294         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:37:56.011 00 SCX_CPU1_MD_SY/2295         tbl_symName[i,j] = {dataName}
21-228-13:37:56.011 00 SCX_CPU1_MD_SY/2296       enddo
21-228-13:37:56.011 00 SCX_CPU1_MD_SY/2287       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:37:56.012 00 SCX_CPU1_MD_SY/2288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:37:56.012 00 SCX_CPU1_MD_SY/2289         tbl_length[i,j] = {dataName}
21-228-13:37:56.012 00 SCX_CPU1_MD_SY/2290         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:37:56.012 00 SCX_CPU1_MD_SY/2291         tbl_delay[i,j] = {dataName}
21-228-13:37:56.012 00 SCX_CPU1_MD_SY/2292         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:37:56.012 00 SCX_CPU1_MD_SY/2293         tbl_offset[i,j] = {dataName}
21-228-13:37:56.012 00 SCX_CPU1_MD_SY/2294         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:37:56.012 00 SCX_CPU1_MD_SY/2295         tbl_symName[i,j] = {dataName}
21-228-13:37:56.012 00 SCX_CPU1_MD_SY/2296       enddo
21-228-13:37:56.013 00 SCX_CPU1_MD_SY/2287       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:37:56.013 00 SCX_CPU1_MD_SY/2288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:37:56.013 00 SCX_CPU1_MD_SY/2289         tbl_length[i,j] = {dataName}
21-228-13:37:56.013 00 SCX_CPU1_MD_SY/2290         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:37:56.013 00 SCX_CPU1_MD_SY/2291         tbl_delay[i,j] = {dataName}
21-228-13:37:56.013 00 SCX_CPU1_MD_SY/2292         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:37:56.013 00 SCX_CPU1_MD_SY/2293         tbl_offset[i,j] = {dataName}
21-228-13:37:56.013 00 SCX_CPU1_MD_SY/2294         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:37:56.013 00 SCX_CPU1_MD_SY/2295         tbl_symName[i,j] = {dataName}
21-228-13:37:56.014 00 SCX_CPU1_MD_SY/2296       enddo
21-228-13:37:56.014 00 SCX_CPU1_MD_SY/2287       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:37:56.014 00 SCX_CPU1_MD_SY/2288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:37:56.014 00 SCX_CPU1_MD_SY/2289         tbl_length[i,j] = {dataName}
21-228-13:37:56.014 00 SCX_CPU1_MD_SY/2290         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:37:56.014 00 SCX_CPU1_MD_SY/2291         tbl_delay[i,j] = {dataName}
21-228-13:37:56.014 00 SCX_CPU1_MD_SY/2292         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:37:56.015 00 SCX_CPU1_MD_SY/2293         tbl_offset[i,j] = {dataName}
21-228-13:37:56.015 00 SCX_CPU1_MD_SY/2294         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:37:56.015 00 SCX_CPU1_MD_SY/2295         tbl_symName[i,j] = {dataName}
21-228-13:37:56.015 00 SCX_CPU1_MD_SY/2296       enddo
21-228-13:37:56.015 00 SCX_CPU1_MD_SY/2287       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:37:56.015 00 SCX_CPU1_MD_SY/2288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:37:56.015 00 SCX_CPU1_MD_SY/2289         tbl_length[i,j] = {dataName}
21-228-13:37:56.015 00 SCX_CPU1_MD_SY/2290         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:37:56.016 00 SCX_CPU1_MD_SY/2291         tbl_delay[i,j] = {dataName}
21-228-13:37:56.016 00 SCX_CPU1_MD_SY/2292         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:37:56.016 00 SCX_CPU1_MD_SY/2293         tbl_offset[i,j] = {dataName}
21-228-13:37:56.016 00 SCX_CPU1_MD_SY/2294         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:37:56.016 00 SCX_CPU1_MD_SY/2295         tbl_symName[i,j] = {dataName}
21-228-13:37:56.021 00 SCX_CPU1_MD_SY/2296       enddo
21-228-13:37:56.021 00 SCX_CPU1_MD_SY/2287       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:37:56.021 00 SCX_CPU1_MD_SY/2288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:37:56.021 00 SCX_CPU1_MD_SY/2289         tbl_length[i,j] = {dataName}
21-228-13:37:56.022 00 SCX_CPU1_MD_SY/2290         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:37:56.022 00 SCX_CPU1_MD_SY/2291         tbl_delay[i,j] = {dataName}
21-228-13:37:56.022 00 SCX_CPU1_MD_SY/2292         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:37:56.022 00 SCX_CPU1_MD_SY/2293         tbl_offset[i,j] = {dataName}
21-228-13:37:56.022 00 SCX_CPU1_MD_SY/2294         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:37:56.022 00 SCX_CPU1_MD_SY/2295         tbl_symName[i,j] = {dataName}
21-228-13:37:56.022 00 SCX_CPU1_MD_SY/2296       enddo
21-228-13:37:56.022 00 SCX_CPU1_MD_SY/2287       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:37:56.022 00 SCX_CPU1_MD_SY/2288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:37:56.023 00 SCX_CPU1_MD_SY/2289         tbl_length[i,j] = {dataName}
21-228-13:37:56.023 00 SCX_CPU1_MD_SY/2290         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:37:56.023 00 SCX_CPU1_MD_SY/2291         tbl_delay[i,j] = {dataName}
21-228-13:37:56.023 00 SCX_CPU1_MD_SY/2292         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:37:56.023 00 SCX_CPU1_MD_SY/2293         tbl_offset[i,j] = {dataName}
21-228-13:37:56.023 00 SCX_CPU1_MD_SY/2294         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:37:56.023 00 SCX_CPU1_MD_SY/2295         tbl_symName[i,j] = {dataName}
21-228-13:37:56.023 00 SCX_CPU1_MD_SY/2296       enddo
21-228-13:37:56.024 00 SCX_CPU1_MD_SY/2287       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:37:56.024 00 SCX_CPU1_MD_SY/2288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:37:56.024 00 SCX_CPU1_MD_SY/2289         tbl_length[i,j] = {dataName}
21-228-13:37:56.024 00 SCX_CPU1_MD_SY/2290         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:37:56.024 00 SCX_CPU1_MD_SY/2291         tbl_delay[i,j] = {dataName}
21-228-13:37:56.024 00 SCX_CPU1_MD_SY/2292         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:37:56.024 00 SCX_CPU1_MD_SY/2293         tbl_offset[i,j] = {dataName}
21-228-13:37:56.024 00 SCX_CPU1_MD_SY/2294         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:37:56.024 00 SCX_CPU1_MD_SY/2295         tbl_symName[i,j] = {dataName}
21-228-13:37:56.024 00 SCX_CPU1_MD_SY/2296       enddo
21-228-13:37:56.025 00 SCX_CPU1_MD_SY/2287       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:37:56.025 00 SCX_CPU1_MD_SY/2288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:37:56.025 00 SCX_CPU1_MD_SY/2289         tbl_length[i,j] = {dataName}
21-228-13:37:56.029 00 SCX_CPU1_MD_SY/2290         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:37:56.029 00 SCX_CPU1_MD_SY/2291         tbl_delay[i,j] = {dataName}
21-228-13:37:56.029 00 SCX_CPU1_MD_SY/2292         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:37:56.029 00 SCX_CPU1_MD_SY/2293         tbl_offset[i,j] = {dataName}
21-228-13:37:56.030 00 SCX_CPU1_MD_SY/2294         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:37:56.030 00 SCX_CPU1_MD_SY/2295         tbl_symName[i,j] = {dataName}
21-228-13:37:56.030 00 SCX_CPU1_MD_SY/2296       enddo
21-228-13:37:56.030 00 SCX_CPU1_MD_SY/2287       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:37:56.030 00 SCX_CPU1_MD_SY/2288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:37:56.030 00 SCX_CPU1_MD_SY/2289         tbl_length[i,j] = {dataName}
21-228-13:37:56.030 00 SCX_CPU1_MD_SY/2290         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:37:56.031 00 SCX_CPU1_MD_SY/2291         tbl_delay[i,j] = {dataName}
21-228-13:37:56.031 00 SCX_CPU1_MD_SY/2292         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:37:56.031 00 SCX_CPU1_MD_SY/2293         tbl_offset[i,j] = {dataName}
21-228-13:37:56.031 00 SCX_CPU1_MD_SY/2294         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:37:56.031 00 SCX_CPU1_MD_SY/2295         tbl_symName[i,j] = {dataName}
21-228-13:37:56.031 00 SCX_CPU1_MD_SY/2296       enddo
21-228-13:37:56.031 00 SCX_CPU1_MD_SY/2287       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:37:56.031 00 SCX_CPU1_MD_SY/2288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:37:56.032 00 SCX_CPU1_MD_SY/2289         tbl_length[i,j] = {dataName}
21-228-13:37:56.032 00 SCX_CPU1_MD_SY/2290         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:37:56.032 00 SCX_CPU1_MD_SY/2291         tbl_delay[i,j] = {dataName}
21-228-13:37:56.032 00 SCX_CPU1_MD_SY/2292         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:37:56.037 00 SCX_CPU1_MD_SY/2293         tbl_offset[i,j] = {dataName}
21-228-13:37:56.038 00 SCX_CPU1_MD_SY/2294         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:37:56.038 00 SCX_CPU1_MD_SY/2295         tbl_symName[i,j] = {dataName}
21-228-13:37:56.038 00 SCX_CPU1_MD_SY/2296       enddo
21-228-13:37:56.038 00 SCX_CPU1_MD_SY/2287       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:37:56.038 00 SCX_CPU1_MD_SY/2288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:37:56.038 00 SCX_CPU1_MD_SY/2289         tbl_length[i,j] = {dataName}
21-228-13:37:56.038 00 SCX_CPU1_MD_SY/2290         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:37:56.039 00 SCX_CPU1_MD_SY/2291         tbl_delay[i,j] = {dataName}
21-228-13:37:56.039 00 SCX_CPU1_MD_SY/2292         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:37:56.039 00 SCX_CPU1_MD_SY/2293         tbl_offset[i,j] = {dataName}
21-228-13:37:56.039 00 SCX_CPU1_MD_SY/2294         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:37:56.039 00 SCX_CPU1_MD_SY/2295         tbl_symName[i,j] = {dataName}
21-228-13:37:56.039 00 SCX_CPU1_MD_SY/2296       enddo
21-228-13:37:56.039 00 SCX_CPU1_MD_SY/2287       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:37:56.040 00 SCX_CPU1_MD_SY/2288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:37:56.040 00 SCX_CPU1_MD_SY/2289         tbl_length[i,j] = {dataName}
21-228-13:37:56.040 00 SCX_CPU1_MD_SY/2290         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:37:56.040 00 SCX_CPU1_MD_SY/2291         tbl_delay[i,j] = {dataName}
21-228-13:37:56.040 00 SCX_CPU1_MD_SY/2292         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:37:56.040 00 SCX_CPU1_MD_SY/2293         tbl_offset[i,j] = {dataName}
21-228-13:37:56.040 00 SCX_CPU1_MD_SY/2294         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:37:56.040 00 SCX_CPU1_MD_SY/2295         tbl_symName[i,j] = {dataName}
21-228-13:37:56.044 00 SCX_CPU1_MD_SY/2296       enddo
21-228-13:37:56.045 00 SCX_CPU1_MD_SY/2287       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:37:56.045 00 SCX_CPU1_MD_SY/2288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:37:56.045 00 SCX_CPU1_MD_SY/2289         tbl_length[i,j] = {dataName}
21-228-13:37:56.045 00 SCX_CPU1_MD_SY/2290         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:37:56.045 00 SCX_CPU1_MD_SY/2291         tbl_delay[i,j] = {dataName}
21-228-13:37:56.045 00 SCX_CPU1_MD_SY/2292         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:37:56.045 00 SCX_CPU1_MD_SY/2293         tbl_offset[i,j] = {dataName}
21-228-13:37:56.045 00 SCX_CPU1_MD_SY/2294         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:37:56.045 00 SCX_CPU1_MD_SY/2295         tbl_symName[i,j] = {dataName}
21-228-13:37:56.045 00 SCX_CPU1_MD_SY/2296       enddo
21-228-13:37:56.046 00 SCX_CPU1_MD_SY/2287       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:37:56.046 00 SCX_CPU1_MD_SY/2288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:37:56.046 00 SCX_CPU1_MD_SY/2289         tbl_length[i,j] = {dataName}
21-228-13:37:56.046 00 SCX_CPU1_MD_SY/2290         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:37:56.046 00 SCX_CPU1_MD_SY/2291         tbl_delay[i,j] = {dataName}
21-228-13:37:56.046 00 SCX_CPU1_MD_SY/2292         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:37:56.046 00 SCX_CPU1_MD_SY/2293         tbl_offset[i,j] = {dataName}
21-228-13:37:56.046 00 SCX_CPU1_MD_SY/2294         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:37:56.047 00 SCX_CPU1_MD_SY/2295         tbl_symName[i,j] = {dataName}
21-228-13:37:56.047 00 SCX_CPU1_MD_SY/2296       enddo
21-228-13:37:56.047 00 SCX_CPU1_MD_SY/2287       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:37:56.047 00 SCX_CPU1_MD_SY/2288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:37:56.047 00 SCX_CPU1_MD_SY/2289         tbl_length[i,j] = {dataName}
21-228-13:37:56.047 00 SCX_CPU1_MD_SY/2290         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:37:56.047 00 SCX_CPU1_MD_SY/2291         tbl_delay[i,j] = {dataName}
21-228-13:37:56.047 00 SCX_CPU1_MD_SY/2292         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:37:56.048 00 SCX_CPU1_MD_SY/2293         tbl_offset[i,j] = {dataName}
21-228-13:37:56.048 00 SCX_CPU1_MD_SY/2294         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:37:56.048 00 SCX_CPU1_MD_SY/2295         tbl_symName[i,j] = {dataName}
21-228-13:37:56.048 00 SCX_CPU1_MD_SY/2296       enddo
21-228-13:37:56.048 00 SCX_CPU1_MD_SY/2287       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:37:56.048 00 SCX_CPU1_MD_SY/2288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:37:56.048 00 SCX_CPU1_MD_SY/2289         tbl_length[i,j] = {dataName}
21-228-13:37:56.052 00 SCX_CPU1_MD_SY/2290         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:37:56.052 00 SCX_CPU1_MD_SY/2291         tbl_delay[i,j] = {dataName}
21-228-13:37:56.052 00 SCX_CPU1_MD_SY/2292         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:37:56.052 00 SCX_CPU1_MD_SY/2293         tbl_offset[i,j] = {dataName}
21-228-13:37:56.052 00 SCX_CPU1_MD_SY/2294         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:37:56.052 00 SCX_CPU1_MD_SY/2295         tbl_symName[i,j] = {dataName}
21-228-13:37:56.052 00 SCX_CPU1_MD_SY/2296       enddo
21-228-13:37:56.053 00 SCX_CPU1_MD_SY/2287       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:37:56.053 00 SCX_CPU1_MD_SY/2288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:37:56.053 00 SCX_CPU1_MD_SY/2289         tbl_length[i,j] = {dataName}
21-228-13:37:56.053 00 SCX_CPU1_MD_SY/2290         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:37:56.053 00 SCX_CPU1_MD_SY/2291         tbl_delay[i,j] = {dataName}
21-228-13:37:56.053 00 SCX_CPU1_MD_SY/2292         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:37:56.053 00 SCX_CPU1_MD_SY/2293         tbl_offset[i,j] = {dataName}
21-228-13:37:56.053 00 SCX_CPU1_MD_SY/2294         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:37:56.054 00 SCX_CPU1_MD_SY/2295         tbl_symName[i,j] = {dataName}
21-228-13:37:56.054 00 SCX_CPU1_MD_SY/2296       enddo
21-228-13:37:56.054 00 SCX_CPU1_MD_SY/2287       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:37:56.054 00 SCX_CPU1_MD_SY/2288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:37:56.054 00 SCX_CPU1_MD_SY/2289         tbl_length[i,j] = {dataName}
21-228-13:37:56.054 00 SCX_CPU1_MD_SY/2290         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:37:56.054 00 SCX_CPU1_MD_SY/2291         tbl_delay[i,j] = {dataName}
21-228-13:37:56.054 00 SCX_CPU1_MD_SY/2292         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:37:56.055 00 SCX_CPU1_MD_SY/2293         tbl_offset[i,j] = {dataName}
21-228-13:37:56.055 00 SCX_CPU1_MD_SY/2294         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:37:56.055 00 SCX_CPU1_MD_SY/2295         tbl_symName[i,j] = {dataName}
21-228-13:37:56.055 00 SCX_CPU1_MD_SY/2296       enddo
21-228-13:37:56.055 00 SCX_CPU1_MD_SY/2287       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:37:56.055 00 SCX_CPU1_MD_SY/2288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:37:56.055 00 SCX_CPU1_MD_SY/2289         tbl_length[i,j] = {dataName}
21-228-13:37:56.055 00 SCX_CPU1_MD_SY/2290         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:37:56.055 00 SCX_CPU1_MD_SY/2291         tbl_delay[i,j] = {dataName}
21-228-13:37:56.056 00 SCX_CPU1_MD_SY/2292         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:37:56.056 00 SCX_CPU1_MD_SY/2293         tbl_offset[i,j] = {dataName}
21-228-13:37:56.056 00 SCX_CPU1_MD_SY/2294         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:37:56.061 00 SCX_CPU1_MD_SY/2295         tbl_symName[i,j] = {dataName}
21-228-13:37:56.061 00 SCX_CPU1_MD_SY/2296       enddo
21-228-13:37:56.061 00 SCX_CPU1_MD_SY/2287       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:37:56.061 00 SCX_CPU1_MD_SY/2288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:37:56.061 00 SCX_CPU1_MD_SY/2289         tbl_length[i,j] = {dataName}
21-228-13:37:56.062 00 SCX_CPU1_MD_SY/2290         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:37:56.062 00 SCX_CPU1_MD_SY/2291         tbl_delay[i,j] = {dataName}
21-228-13:37:56.062 00 SCX_CPU1_MD_SY/2292         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:37:56.062 00 SCX_CPU1_MD_SY/2293         tbl_offset[i,j] = {dataName}
21-228-13:37:56.062 00 SCX_CPU1_MD_SY/2294         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:37:56.062 00 SCX_CPU1_MD_SY/2295         tbl_symName[i,j] = {dataName}
21-228-13:37:56.062 00 SCX_CPU1_MD_SY/2296       enddo
21-228-13:37:56.062 00 SCX_CPU1_MD_SY/2287       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:37:56.062 00 SCX_CPU1_MD_SY/2288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:37:56.063 00 SCX_CPU1_MD_SY/2289         tbl_length[i,j] = {dataName}
21-228-13:37:56.063 00 SCX_CPU1_MD_SY/2290         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:37:56.063 00 SCX_CPU1_MD_SY/2291         tbl_delay[i,j] = {dataName}
21-228-13:37:56.063 00 SCX_CPU1_MD_SY/2292         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:37:56.063 00 SCX_CPU1_MD_SY/2293         tbl_offset[i,j] = {dataName}
21-228-13:37:56.063 00 SCX_CPU1_MD_SY/2294         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:37:56.063 00 SCX_CPU1_MD_SY/2295         tbl_symName[i,j] = {dataName}
21-228-13:37:56.063 00 SCX_CPU1_MD_SY/2296       enddo
21-228-13:37:56.063 00 SCX_CPU1_MD_SY/2287       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:37:56.067 00 SCX_CPU1_MD_SY/2297     enddo
21-228-13:37:56.070 00 SCX_CPU1_MD_SY/2248     for i = 1 to MD_NUM_DWELL_TABLES do
21-228-13:37:56.070 00 SCX_CPU1_MD_SY/2249       ; Dump the dwell table
21-228-13:37:56.070 00 SCX_CPU1_MD_SY/2250       ut_setupevents SCX, CPU1, CFE_TBL, CFE_TBL_WRITE_DUMP_INF_EID, INFO, 1
21-228-13:37:56.072 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:37:56.072 00     SPR-I:OPRO         ; Setup event 1 with CFE_TBL INFO 14
21-228-13:37:56.072 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:37:56.072 00 SCX_CPU1_MD_SY/2251     
21-228-13:37:56.072 00 SCX_CPU1_MD_SY/2252       tableName = MDAppName & ".DWELL_TABLE" & i
21-228-13:37:56.073 00 SCX_CPU1_MD_SY/2253       dumpFileName = "cpu1_tbl" & i & "symdmp411"
21-228-13:37:56.073 00 SCX_CPU1_MD_SY/2254       if (i = 1) then
21-228-13:37:56.073 00 SCX_CPU1_MD_SY/2256       elseif (i = 2) then
21-228-13:37:56.073 00 SCX_CPU1_MD_SY/2257         loadPktId = dwell_tbl2_load_pkt
21-228-13:37:56.073 00 SCX_CPU1_MD_SY/2262       endif
21-228-13:37:56.073 00 SCX_CPU1_MD_SY/2263     
21-228-13:37:56.073 00 SCX_CPU1_MD_SY/2264       cmdcnt = SCX_CPU1_TBL_CMDPC+1
21-228-13:37:56.073 00 SCX_CPU1_MD_SY/2265     
21-228-13:37:56.073 00 SCX_CPU1_MD_SY/2266       s get_tbl_to_cvt (ramDir,tableName,"A",dumpFileName,hostCPU,loadPktId)
21-228-13:37:56.073 00     SPR-I:STS          Loading file /s/opr/accounts/cfs_test/prc/get_tbl_to_cvt.i
21-228-13:37:56.074 00     SPR-I:STS          Procedure GET_TBL_TO_CVT started
21-228-13:37:56.074 00 GET_TBL_TO_CVT/2        ;
21-228-13:37:56.084 00 GET_TBL_TO_CVT/3        local logging = %liv (log_procedure)
21-228-13:37:56.084 00 GET_TBL_TO_CVT/4        %liv (log_procedure) = FALSE
21-228-13:37:56.090 00     SPR-I:OPRO         Sending Command: /SCX_CPU1_TBL_DUMP ACTIVE DTABLENAME="MD.DWELL_TABLE2" DFILENAME="/ram/cpu1_tbl2symdmp411"
21-228-13:37:56.103 00     SPR-I:STTE         Wait mode - waiting 15 seconds ...
21-228-13:37:56.983 00    TLMH-I:STS          58-012-14:17:18.502 INFO CPU=CPU1 APPNAME=CFE_TBL EVENT ID=14 Successfully dumped Table 'MD.DWELL_TABLE2' to '/ram/cpu1_tbl2symdmp411'
21-228-13:38:11.112 00     SPR-I:OPRO         
21-228-13:38:11.112 00     SPR-I:OPRO            The TBLNAME is: MD.DWELL_TABLE2
21-228-13:38:11.112 00     SPR-I:OPRO               The APID is: P0FA9
21-228-13:38:11.112 00     SPR-I:OPRO                The CPU is: CPU3
21-228-13:38:11.112 00     SPR-I:OPRO         The IP Address is: 192.168.1.8
21-228-13:38:11.113 00     SPR-I:OPRO         The perl command is: perl /s/opr/accounts/global/tools/ftp.pl RAM:0 cpu1_tbl2symdmp411 cpu1_tbl2symdmp411 binary 192.168.1.8
21-228-13:38:11.267 00     SPR-I:OPRO         Return code from ftp_file.pl: 0
21-228-13:38:11.267 00     SPR-I:STTE         Wait mode - waiting 15 seconds ...
21-228-13:38:26.279 00     SPR-I:OPRO         
21-228-13:38:26.326 00     SPR-I:OPRO         The unix command is cvt -ws file_list[4009].file_write_time "`date +%y-%j-%T -r /s/opr/accounts/cfs_test/image/cpu1_tbl2symdmp411`"
21-228-13:38:26.327 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-228-13:38:31.331 00 GET_TBL_TO_CVT/238      
21-228-13:38:31.331 00 GET_TBL_TO_CVT/239      ENDPROC
21-228-13:38:31.331 00     SPR-I:STS          Procedure GET_TBL_TO_CVT completed
21-228-13:38:31.334 00 SCX_CPU1_MD_SY/2267     
21-228-13:38:31.334 00 SCX_CPU1_MD_SY/2268       ut_tlmwait SCX_CPU1_TBL_CMDPC, {cmdcnt}
21-228-13:38:31.346 00     SPR-I:STTE         WAIT UNTIL completed
21-228-13:38:31.348 00 SCX_CPU1_MD_SY/2269       if (UT_TW_Status <> UT_Success) then
21-228-13:38:31.348 00 SCX_CPU1_MD_SY/2271       endif
21-228-13:38:31.349 00 SCX_CPU1_MD_SY/2272     
21-228-13:38:31.349 00 SCX_CPU1_MD_SY/2273       ; Check for event message
21-228-13:38:31.349 00 SCX_CPU1_MD_SY/2274       if (SCX_CPU1_find_event[1].num_found_messages != 1) then
21-228-13:38:31.349 00 SCX_CPU1_MD_SY/2278       endif
21-228-13:38:31.349 00 SCX_CPU1_MD_SY/2279     
21-228-13:38:31.349 00 SCX_CPU1_MD_SY/2281       dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Enabled"
21-228-13:38:31.349 00 SCX_CPU1_MD_SY/2282       tbl_enaFlag[i] = {dataName}
21-228-13:38:31.349 00 SCX_CPU1_MD_SY/2283       dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Signature"
21-228-13:38:31.349 00 SCX_CPU1_MD_SY/2284       tbl_signature[i] = {dataName}
21-228-13:38:31.350 00 SCX_CPU1_MD_SY/2285     
21-228-13:38:31.350 00 SCX_CPU1_MD_SY/2287       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:38:31.350 00 SCX_CPU1_MD_SY/2288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:38:31.350 00 SCX_CPU1_MD_SY/2289         tbl_length[i,j] = {dataName}
21-228-13:38:31.350 00 SCX_CPU1_MD_SY/2290         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:38:31.373 00 SCX_CPU1_MD_SY/2291         tbl_delay[i,j] = {dataName}
21-228-13:38:31.373 00 SCX_CPU1_MD_SY/2292         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:38:31.374 00 SCX_CPU1_MD_SY/2293         tbl_offset[i,j] = {dataName}
21-228-13:38:31.374 00 SCX_CPU1_MD_SY/2294         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:38:31.374 00 SCX_CPU1_MD_SY/2295         tbl_symName[i,j] = {dataName}
21-228-13:38:31.374 00 SCX_CPU1_MD_SY/2296       enddo
21-228-13:38:31.374 00 SCX_CPU1_MD_SY/2287       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:38:31.374 00 SCX_CPU1_MD_SY/2288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:38:31.374 00 SCX_CPU1_MD_SY/2289         tbl_length[i,j] = {dataName}
21-228-13:38:31.375 00 SCX_CPU1_MD_SY/2290         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:38:31.375 00 SCX_CPU1_MD_SY/2291         tbl_delay[i,j] = {dataName}
21-228-13:38:31.375 00 SCX_CPU1_MD_SY/2292         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:38:31.375 00 SCX_CPU1_MD_SY/2293         tbl_offset[i,j] = {dataName}
21-228-13:38:31.375 00 SCX_CPU1_MD_SY/2294         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:38:31.375 00 SCX_CPU1_MD_SY/2295         tbl_symName[i,j] = {dataName}
21-228-13:38:31.375 00 SCX_CPU1_MD_SY/2296       enddo
21-228-13:38:31.376 00 SCX_CPU1_MD_SY/2287       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:38:31.376 00 SCX_CPU1_MD_SY/2288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:38:31.376 00 SCX_CPU1_MD_SY/2289         tbl_length[i,j] = {dataName}
21-228-13:38:31.376 00 SCX_CPU1_MD_SY/2290         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:38:31.376 00 SCX_CPU1_MD_SY/2291         tbl_delay[i,j] = {dataName}
21-228-13:38:31.376 00 SCX_CPU1_MD_SY/2292         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:38:31.377 00 SCX_CPU1_MD_SY/2293         tbl_offset[i,j] = {dataName}
21-228-13:38:31.377 00 SCX_CPU1_MD_SY/2294         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:38:31.377 00 SCX_CPU1_MD_SY/2295         tbl_symName[i,j] = {dataName}
21-228-13:38:31.377 00 SCX_CPU1_MD_SY/2296       enddo
21-228-13:38:31.377 00 SCX_CPU1_MD_SY/2287       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:38:31.378 00 SCX_CPU1_MD_SY/2288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:38:31.378 00 SCX_CPU1_MD_SY/2289         tbl_length[i,j] = {dataName}
21-228-13:38:31.378 00 SCX_CPU1_MD_SY/2290         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:38:31.378 00 SCX_CPU1_MD_SY/2291         tbl_delay[i,j] = {dataName}
21-228-13:38:31.379 00 SCX_CPU1_MD_SY/2292         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:38:31.379 00 SCX_CPU1_MD_SY/2293         tbl_offset[i,j] = {dataName}
21-228-13:38:31.379 00 SCX_CPU1_MD_SY/2294         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:38:31.379 00 SCX_CPU1_MD_SY/2295         tbl_symName[i,j] = {dataName}
21-228-13:38:31.379 00 SCX_CPU1_MD_SY/2296       enddo
21-228-13:38:31.379 00 SCX_CPU1_MD_SY/2287       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:38:31.379 00 SCX_CPU1_MD_SY/2288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:38:31.379 00 SCX_CPU1_MD_SY/2289         tbl_length[i,j] = {dataName}
21-228-13:38:31.380 00 SCX_CPU1_MD_SY/2290         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:38:31.380 00 SCX_CPU1_MD_SY/2291         tbl_delay[i,j] = {dataName}
21-228-13:38:31.380 00 SCX_CPU1_MD_SY/2292         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:38:31.380 00 SCX_CPU1_MD_SY/2293         tbl_offset[i,j] = {dataName}
21-228-13:38:31.380 00 SCX_CPU1_MD_SY/2294         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:38:31.380 00 SCX_CPU1_MD_SY/2295         tbl_symName[i,j] = {dataName}
21-228-13:38:31.380 00 SCX_CPU1_MD_SY/2296       enddo
21-228-13:38:31.380 00 SCX_CPU1_MD_SY/2287       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:38:31.381 00 SCX_CPU1_MD_SY/2288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:38:31.381 00 SCX_CPU1_MD_SY/2289         tbl_length[i,j] = {dataName}
21-228-13:38:31.386 00 SCX_CPU1_MD_SY/2290         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:38:31.386 00 SCX_CPU1_MD_SY/2291         tbl_delay[i,j] = {dataName}
21-228-13:38:31.386 00 SCX_CPU1_MD_SY/2292         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:38:31.386 00 SCX_CPU1_MD_SY/2293         tbl_offset[i,j] = {dataName}
21-228-13:38:31.386 00 SCX_CPU1_MD_SY/2294         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:38:31.386 00 SCX_CPU1_MD_SY/2295         tbl_symName[i,j] = {dataName}
21-228-13:38:31.386 00 SCX_CPU1_MD_SY/2296       enddo
21-228-13:38:31.386 00 SCX_CPU1_MD_SY/2287       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:38:31.387 00 SCX_CPU1_MD_SY/2288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:38:31.387 00 SCX_CPU1_MD_SY/2289         tbl_length[i,j] = {dataName}
21-228-13:38:31.387 00 SCX_CPU1_MD_SY/2290         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:38:31.387 00 SCX_CPU1_MD_SY/2291         tbl_delay[i,j] = {dataName}
21-228-13:38:31.387 00 SCX_CPU1_MD_SY/2292         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:38:31.387 00 SCX_CPU1_MD_SY/2293         tbl_offset[i,j] = {dataName}
21-228-13:38:31.387 00 SCX_CPU1_MD_SY/2294         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:38:31.387 00 SCX_CPU1_MD_SY/2295         tbl_symName[i,j] = {dataName}
21-228-13:38:31.387 00 SCX_CPU1_MD_SY/2296       enddo
21-228-13:38:31.388 00 SCX_CPU1_MD_SY/2287       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:38:31.388 00 SCX_CPU1_MD_SY/2288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:38:31.388 00 SCX_CPU1_MD_SY/2289         tbl_length[i,j] = {dataName}
21-228-13:38:31.388 00 SCX_CPU1_MD_SY/2290         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:38:31.388 00 SCX_CPU1_MD_SY/2291         tbl_delay[i,j] = {dataName}
21-228-13:38:31.388 00 SCX_CPU1_MD_SY/2292         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:38:31.388 00 SCX_CPU1_MD_SY/2293         tbl_offset[i,j] = {dataName}
21-228-13:38:31.388 00 SCX_CPU1_MD_SY/2294         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:38:31.388 00 SCX_CPU1_MD_SY/2295         tbl_symName[i,j] = {dataName}
21-228-13:38:31.388 00 SCX_CPU1_MD_SY/2296       enddo
21-228-13:38:31.389 00 SCX_CPU1_MD_SY/2287       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:38:31.389 00 SCX_CPU1_MD_SY/2288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:38:31.389 00 SCX_CPU1_MD_SY/2289         tbl_length[i,j] = {dataName}
21-228-13:38:31.389 00 SCX_CPU1_MD_SY/2290         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:38:31.389 00 SCX_CPU1_MD_SY/2291         tbl_delay[i,j] = {dataName}
21-228-13:38:31.389 00 SCX_CPU1_MD_SY/2292         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:38:31.389 00 SCX_CPU1_MD_SY/2293         tbl_offset[i,j] = {dataName}
21-228-13:38:31.389 00 SCX_CPU1_MD_SY/2294         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:38:31.389 00 SCX_CPU1_MD_SY/2295         tbl_symName[i,j] = {dataName}
21-228-13:38:31.389 00 SCX_CPU1_MD_SY/2296       enddo
21-228-13:38:31.390 00 SCX_CPU1_MD_SY/2287       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:38:31.390 00 SCX_CPU1_MD_SY/2288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:38:31.390 00 SCX_CPU1_MD_SY/2289         tbl_length[i,j] = {dataName}
21-228-13:38:31.394 00 SCX_CPU1_MD_SY/2290         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:38:31.394 00 SCX_CPU1_MD_SY/2291         tbl_delay[i,j] = {dataName}
21-228-13:38:31.394 00 SCX_CPU1_MD_SY/2292         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:38:31.394 00 SCX_CPU1_MD_SY/2293         tbl_offset[i,j] = {dataName}
21-228-13:38:31.394 00 SCX_CPU1_MD_SY/2294         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:38:31.394 00 SCX_CPU1_MD_SY/2295         tbl_symName[i,j] = {dataName}
21-228-13:38:31.394 00 SCX_CPU1_MD_SY/2296       enddo
21-228-13:38:31.395 00 SCX_CPU1_MD_SY/2287       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:38:31.395 00 SCX_CPU1_MD_SY/2288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:38:31.395 00 SCX_CPU1_MD_SY/2289         tbl_length[i,j] = {dataName}
21-228-13:38:31.395 00 SCX_CPU1_MD_SY/2290         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:38:31.395 00 SCX_CPU1_MD_SY/2291         tbl_delay[i,j] = {dataName}
21-228-13:38:31.395 00 SCX_CPU1_MD_SY/2292         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:38:31.395 00 SCX_CPU1_MD_SY/2293         tbl_offset[i,j] = {dataName}
21-228-13:38:31.395 00 SCX_CPU1_MD_SY/2294         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:38:31.395 00 SCX_CPU1_MD_SY/2295         tbl_symName[i,j] = {dataName}
21-228-13:38:31.395 00 SCX_CPU1_MD_SY/2296       enddo
21-228-13:38:31.396 00 SCX_CPU1_MD_SY/2287       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:38:31.396 00 SCX_CPU1_MD_SY/2288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:38:31.396 00 SCX_CPU1_MD_SY/2289         tbl_length[i,j] = {dataName}
21-228-13:38:31.396 00 SCX_CPU1_MD_SY/2290         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:38:31.396 00 SCX_CPU1_MD_SY/2291         tbl_delay[i,j] = {dataName}
21-228-13:38:31.397 00 SCX_CPU1_MD_SY/2292         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:38:31.397 00 SCX_CPU1_MD_SY/2293         tbl_offset[i,j] = {dataName}
21-228-13:38:31.397 00 SCX_CPU1_MD_SY/2294         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:38:31.397 00 SCX_CPU1_MD_SY/2295         tbl_symName[i,j] = {dataName}
21-228-13:38:31.397 00 SCX_CPU1_MD_SY/2296       enddo
21-228-13:38:31.397 00 SCX_CPU1_MD_SY/2287       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:38:31.397 00 SCX_CPU1_MD_SY/2288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:38:31.397 00 SCX_CPU1_MD_SY/2289         tbl_length[i,j] = {dataName}
21-228-13:38:31.398 00 SCX_CPU1_MD_SY/2290         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:38:31.398 00 SCX_CPU1_MD_SY/2291         tbl_delay[i,j] = {dataName}
21-228-13:38:31.398 00 SCX_CPU1_MD_SY/2292         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:38:31.398 00 SCX_CPU1_MD_SY/2293         tbl_offset[i,j] = {dataName}
21-228-13:38:31.398 00 SCX_CPU1_MD_SY/2294         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:38:31.398 00 SCX_CPU1_MD_SY/2295         tbl_symName[i,j] = {dataName}
21-228-13:38:31.402 00 SCX_CPU1_MD_SY/2296       enddo
21-228-13:38:31.402 00 SCX_CPU1_MD_SY/2287       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:38:31.402 00 SCX_CPU1_MD_SY/2288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:38:31.402 00 SCX_CPU1_MD_SY/2289         tbl_length[i,j] = {dataName}
21-228-13:38:31.402 00 SCX_CPU1_MD_SY/2290         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:38:31.402 00 SCX_CPU1_MD_SY/2291         tbl_delay[i,j] = {dataName}
21-228-13:38:31.403 00 SCX_CPU1_MD_SY/2292         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:38:31.403 00 SCX_CPU1_MD_SY/2293         tbl_offset[i,j] = {dataName}
21-228-13:38:31.403 00 SCX_CPU1_MD_SY/2294         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:38:31.403 00 SCX_CPU1_MD_SY/2295         tbl_symName[i,j] = {dataName}
21-228-13:38:31.403 00 SCX_CPU1_MD_SY/2296       enddo
21-228-13:38:31.403 00 SCX_CPU1_MD_SY/2287       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:38:31.403 00 SCX_CPU1_MD_SY/2288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:38:31.403 00 SCX_CPU1_MD_SY/2289         tbl_length[i,j] = {dataName}
21-228-13:38:31.404 00 SCX_CPU1_MD_SY/2290         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:38:31.404 00 SCX_CPU1_MD_SY/2291         tbl_delay[i,j] = {dataName}
21-228-13:38:31.404 00 SCX_CPU1_MD_SY/2292         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:38:31.404 00 SCX_CPU1_MD_SY/2293         tbl_offset[i,j] = {dataName}
21-228-13:38:31.404 00 SCX_CPU1_MD_SY/2294         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:38:31.404 00 SCX_CPU1_MD_SY/2295         tbl_symName[i,j] = {dataName}
21-228-13:38:31.404 00 SCX_CPU1_MD_SY/2296       enddo
21-228-13:38:31.405 00 SCX_CPU1_MD_SY/2287       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:38:31.405 00 SCX_CPU1_MD_SY/2288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:38:31.405 00 SCX_CPU1_MD_SY/2289         tbl_length[i,j] = {dataName}
21-228-13:38:31.408 00 SCX_CPU1_MD_SY/2290         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:38:31.409 00 SCX_CPU1_MD_SY/2291         tbl_delay[i,j] = {dataName}
21-228-13:38:31.409 00 SCX_CPU1_MD_SY/2292         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:38:31.409 00 SCX_CPU1_MD_SY/2293         tbl_offset[i,j] = {dataName}
21-228-13:38:31.409 00 SCX_CPU1_MD_SY/2294         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:38:31.409 00 SCX_CPU1_MD_SY/2295         tbl_symName[i,j] = {dataName}
21-228-13:38:31.409 00 SCX_CPU1_MD_SY/2296       enddo
21-228-13:38:31.409 00 SCX_CPU1_MD_SY/2287       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:38:31.409 00 SCX_CPU1_MD_SY/2288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:38:31.410 00 SCX_CPU1_MD_SY/2289         tbl_length[i,j] = {dataName}
21-228-13:38:31.410 00 SCX_CPU1_MD_SY/2290         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:38:31.410 00 SCX_CPU1_MD_SY/2291         tbl_delay[i,j] = {dataName}
21-228-13:38:31.410 00 SCX_CPU1_MD_SY/2292         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:38:31.410 00 SCX_CPU1_MD_SY/2293         tbl_offset[i,j] = {dataName}
21-228-13:38:31.410 00 SCX_CPU1_MD_SY/2294         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:38:31.410 00 SCX_CPU1_MD_SY/2295         tbl_symName[i,j] = {dataName}
21-228-13:38:31.410 00 SCX_CPU1_MD_SY/2296       enddo
21-228-13:38:31.411 00 SCX_CPU1_MD_SY/2287       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:38:31.411 00 SCX_CPU1_MD_SY/2288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:38:31.411 00 SCX_CPU1_MD_SY/2289         tbl_length[i,j] = {dataName}
21-228-13:38:31.411 00 SCX_CPU1_MD_SY/2290         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:38:31.411 00 SCX_CPU1_MD_SY/2291         tbl_delay[i,j] = {dataName}
21-228-13:38:31.411 00 SCX_CPU1_MD_SY/2292         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:38:31.416 00 SCX_CPU1_MD_SY/2293         tbl_offset[i,j] = {dataName}
21-228-13:38:31.416 00 SCX_CPU1_MD_SY/2294         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:38:31.416 00 SCX_CPU1_MD_SY/2295         tbl_symName[i,j] = {dataName}
21-228-13:38:31.417 00 SCX_CPU1_MD_SY/2296       enddo
21-228-13:38:31.417 00 SCX_CPU1_MD_SY/2287       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:38:31.417 00 SCX_CPU1_MD_SY/2288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:38:31.417 00 SCX_CPU1_MD_SY/2289         tbl_length[i,j] = {dataName}
21-228-13:38:31.417 00 SCX_CPU1_MD_SY/2290         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:38:31.417 00 SCX_CPU1_MD_SY/2291         tbl_delay[i,j] = {dataName}
21-228-13:38:31.417 00 SCX_CPU1_MD_SY/2292         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:38:31.417 00 SCX_CPU1_MD_SY/2293         tbl_offset[i,j] = {dataName}
21-228-13:38:31.417 00 SCX_CPU1_MD_SY/2294         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:38:31.417 00 SCX_CPU1_MD_SY/2295         tbl_symName[i,j] = {dataName}
21-228-13:38:31.417 00 SCX_CPU1_MD_SY/2296       enddo
21-228-13:38:31.418 00 SCX_CPU1_MD_SY/2287       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:38:31.418 00 SCX_CPU1_MD_SY/2288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:38:31.418 00 SCX_CPU1_MD_SY/2289         tbl_length[i,j] = {dataName}
21-228-13:38:31.418 00 SCX_CPU1_MD_SY/2290         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:38:31.418 00 SCX_CPU1_MD_SY/2291         tbl_delay[i,j] = {dataName}
21-228-13:38:31.418 00 SCX_CPU1_MD_SY/2292         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:38:31.418 00 SCX_CPU1_MD_SY/2293         tbl_offset[i,j] = {dataName}
21-228-13:38:31.418 00 SCX_CPU1_MD_SY/2294         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:38:31.418 00 SCX_CPU1_MD_SY/2295         tbl_symName[i,j] = {dataName}
21-228-13:38:31.418 00 SCX_CPU1_MD_SY/2296       enddo
21-228-13:38:31.424 00 SCX_CPU1_MD_SY/2287       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:38:31.424 00 SCX_CPU1_MD_SY/2288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:38:31.424 00 SCX_CPU1_MD_SY/2289         tbl_length[i,j] = {dataName}
21-228-13:38:31.424 00 SCX_CPU1_MD_SY/2290         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:38:31.424 00 SCX_CPU1_MD_SY/2291         tbl_delay[i,j] = {dataName}
21-228-13:38:31.425 00 SCX_CPU1_MD_SY/2292         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:38:31.425 00 SCX_CPU1_MD_SY/2293         tbl_offset[i,j] = {dataName}
21-228-13:38:31.425 00 SCX_CPU1_MD_SY/2294         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:38:31.425 00 SCX_CPU1_MD_SY/2295         tbl_symName[i,j] = {dataName}
21-228-13:38:31.425 00 SCX_CPU1_MD_SY/2296       enddo
21-228-13:38:31.425 00 SCX_CPU1_MD_SY/2287       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:38:31.425 00 SCX_CPU1_MD_SY/2288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:38:31.425 00 SCX_CPU1_MD_SY/2289         tbl_length[i,j] = {dataName}
21-228-13:38:31.425 00 SCX_CPU1_MD_SY/2290         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:38:31.425 00 SCX_CPU1_MD_SY/2291         tbl_delay[i,j] = {dataName}
21-228-13:38:31.426 00 SCX_CPU1_MD_SY/2292         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:38:31.426 00 SCX_CPU1_MD_SY/2293         tbl_offset[i,j] = {dataName}
21-228-13:38:31.426 00 SCX_CPU1_MD_SY/2294         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:38:31.426 00 SCX_CPU1_MD_SY/2295         tbl_symName[i,j] = {dataName}
21-228-13:38:31.426 00 SCX_CPU1_MD_SY/2296       enddo
21-228-13:38:31.426 00 SCX_CPU1_MD_SY/2287       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:38:31.426 00 SCX_CPU1_MD_SY/2288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:38:31.426 00 SCX_CPU1_MD_SY/2289         tbl_length[i,j] = {dataName}
21-228-13:38:31.426 00 SCX_CPU1_MD_SY/2290         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:38:31.426 00 SCX_CPU1_MD_SY/2291         tbl_delay[i,j] = {dataName}
21-228-13:38:31.426 00 SCX_CPU1_MD_SY/2292         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:38:31.427 00 SCX_CPU1_MD_SY/2293         tbl_offset[i,j] = {dataName}
21-228-13:38:31.427 00 SCX_CPU1_MD_SY/2294         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:38:31.427 00 SCX_CPU1_MD_SY/2295         tbl_symName[i,j] = {dataName}
21-228-13:38:31.427 00 SCX_CPU1_MD_SY/2296       enddo
21-228-13:38:31.427 00 SCX_CPU1_MD_SY/2287       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:38:31.427 00 SCX_CPU1_MD_SY/2288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:38:31.427 00 SCX_CPU1_MD_SY/2289         tbl_length[i,j] = {dataName}
21-228-13:38:31.431 00 SCX_CPU1_MD_SY/2290         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:38:31.431 00 SCX_CPU1_MD_SY/2291         tbl_delay[i,j] = {dataName}
21-228-13:38:31.431 00 SCX_CPU1_MD_SY/2292         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:38:31.431 00 SCX_CPU1_MD_SY/2293         tbl_offset[i,j] = {dataName}
21-228-13:38:31.431 00 SCX_CPU1_MD_SY/2294         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:38:31.431 00 SCX_CPU1_MD_SY/2295         tbl_symName[i,j] = {dataName}
21-228-13:38:31.431 00 SCX_CPU1_MD_SY/2296       enddo
21-228-13:38:31.431 00 SCX_CPU1_MD_SY/2287       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:38:31.431 00 SCX_CPU1_MD_SY/2288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:38:31.432 00 SCX_CPU1_MD_SY/2289         tbl_length[i,j] = {dataName}
21-228-13:38:31.432 00 SCX_CPU1_MD_SY/2290         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:38:31.432 00 SCX_CPU1_MD_SY/2291         tbl_delay[i,j] = {dataName}
21-228-13:38:31.432 00 SCX_CPU1_MD_SY/2292         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:38:31.432 00 SCX_CPU1_MD_SY/2293         tbl_offset[i,j] = {dataName}
21-228-13:38:31.432 00 SCX_CPU1_MD_SY/2294         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:38:31.432 00 SCX_CPU1_MD_SY/2295         tbl_symName[i,j] = {dataName}
21-228-13:38:31.432 00 SCX_CPU1_MD_SY/2296       enddo
21-228-13:38:31.432 00 SCX_CPU1_MD_SY/2287       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:38:31.432 00 SCX_CPU1_MD_SY/2297     enddo
21-228-13:38:31.433 00 SCX_CPU1_MD_SY/2248     for i = 1 to MD_NUM_DWELL_TABLES do
21-228-13:38:31.433 00 SCX_CPU1_MD_SY/2249       ; Dump the dwell table
21-228-13:38:31.433 00 SCX_CPU1_MD_SY/2250       ut_setupevents SCX, CPU1, CFE_TBL, CFE_TBL_WRITE_DUMP_INF_EID, INFO, 1
21-228-13:38:31.434 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:38:31.434 00     SPR-I:OPRO         ; Setup event 1 with CFE_TBL INFO 14
21-228-13:38:31.436 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:38:31.440 00 SCX_CPU1_MD_SY/2251     
21-228-13:38:31.440 00 SCX_CPU1_MD_SY/2252       tableName = MDAppName & ".DWELL_TABLE" & i
21-228-13:38:31.440 00 SCX_CPU1_MD_SY/2253       dumpFileName = "cpu1_tbl" & i & "symdmp411"
21-228-13:38:31.440 00 SCX_CPU1_MD_SY/2254       if (i = 1) then
21-228-13:38:31.440 00 SCX_CPU1_MD_SY/2256       elseif (i = 2) then
21-228-13:38:31.440 00 SCX_CPU1_MD_SY/2258       elseif (i = 3) then
21-228-13:38:31.440 00 SCX_CPU1_MD_SY/2259         loadPktId = dwell_tbl3_load_pkt
21-228-13:38:31.440 00 SCX_CPU1_MD_SY/2262       endif
21-228-13:38:31.440 00 SCX_CPU1_MD_SY/2263     
21-228-13:38:31.440 00 SCX_CPU1_MD_SY/2264       cmdcnt = SCX_CPU1_TBL_CMDPC+1
21-228-13:38:31.440 00 SCX_CPU1_MD_SY/2265     
21-228-13:38:31.440 00 SCX_CPU1_MD_SY/2266       s get_tbl_to_cvt (ramDir,tableName,"A",dumpFileName,hostCPU,loadPktId)
21-228-13:38:31.441 00     SPR-I:STS          Loading file /s/opr/accounts/cfs_test/prc/get_tbl_to_cvt.i
21-228-13:38:31.442 00     SPR-I:STS          Procedure GET_TBL_TO_CVT started
21-228-13:38:31.442 00 GET_TBL_TO_CVT/2        ;
21-228-13:38:31.442 00 GET_TBL_TO_CVT/3        local logging = %liv (log_procedure)
21-228-13:38:31.442 00 GET_TBL_TO_CVT/4        %liv (log_procedure) = FALSE
21-228-13:38:31.447 00     SPR-I:OPRO         Sending Command: /SCX_CPU1_TBL_DUMP ACTIVE DTABLENAME="MD.DWELL_TABLE3" DFILENAME="/ram/cpu1_tbl3symdmp411"
21-228-13:38:31.458 00     SPR-I:STTE         Wait mode - waiting 15 seconds ...
21-228-13:38:31.982 00    TLMH-I:STS          58-012-14:17:53.502 INFO CPU=CPU1 APPNAME=CFE_TBL EVENT ID=14 Successfully dumped Table 'MD.DWELL_TABLE3' to '/ram/cpu1_tbl3symdmp411'
21-228-13:38:46.469 00     SPR-I:OPRO         
21-228-13:38:46.469 00     SPR-I:OPRO            The TBLNAME is: MD.DWELL_TABLE3
21-228-13:38:46.469 00     SPR-I:OPRO               The APID is: P0FAA
21-228-13:38:46.469 00     SPR-I:OPRO                The CPU is: CPU3
21-228-13:38:46.469 00     SPR-I:OPRO         The IP Address is: 192.168.1.8
21-228-13:38:46.471 00     SPR-I:OPRO         The perl command is: perl /s/opr/accounts/global/tools/ftp.pl RAM:0 cpu1_tbl3symdmp411 cpu1_tbl3symdmp411 binary 192.168.1.8
21-228-13:38:46.626 00     SPR-I:OPRO         Return code from ftp_file.pl: 0
21-228-13:38:46.627 00     SPR-I:STTE         Wait mode - waiting 15 seconds ...
21-228-13:39:01.638 00     SPR-I:OPRO         
21-228-13:39:01.652 00     SPR-I:OPRO         The unix command is cvt -ws file_list[4010].file_write_time "`date +%y-%j-%T -r /s/opr/accounts/cfs_test/image/cpu1_tbl3symdmp411`"
21-228-13:39:01.652 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-228-13:39:06.656 00 GET_TBL_TO_CVT/238      
21-228-13:39:06.657 00 GET_TBL_TO_CVT/239      ENDPROC
21-228-13:39:06.657 00     SPR-I:STS          Procedure GET_TBL_TO_CVT completed
21-228-13:39:06.659 00 SCX_CPU1_MD_SY/2267     
21-228-13:39:06.659 00 SCX_CPU1_MD_SY/2268       ut_tlmwait SCX_CPU1_TBL_CMDPC, {cmdcnt}
21-228-13:39:06.679 00     SPR-I:STTE         WAIT UNTIL completed
21-228-13:39:06.681 00 SCX_CPU1_MD_SY/2269       if (UT_TW_Status <> UT_Success) then
21-228-13:39:06.681 00 SCX_CPU1_MD_SY/2271       endif
21-228-13:39:06.681 00 SCX_CPU1_MD_SY/2272     
21-228-13:39:06.681 00 SCX_CPU1_MD_SY/2273       ; Check for event message
21-228-13:39:06.681 00 SCX_CPU1_MD_SY/2274       if (SCX_CPU1_find_event[1].num_found_messages != 1) then
21-228-13:39:06.682 00 SCX_CPU1_MD_SY/2278       endif
21-228-13:39:06.682 00 SCX_CPU1_MD_SY/2279     
21-228-13:39:06.682 00 SCX_CPU1_MD_SY/2281       dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Enabled"
21-228-13:39:06.682 00 SCX_CPU1_MD_SY/2282       tbl_enaFlag[i] = {dataName}
21-228-13:39:06.682 00 SCX_CPU1_MD_SY/2283       dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Signature"
21-228-13:39:06.682 00 SCX_CPU1_MD_SY/2284       tbl_signature[i] = {dataName}
21-228-13:39:06.683 00 SCX_CPU1_MD_SY/2285     
21-228-13:39:06.683 00 SCX_CPU1_MD_SY/2287       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:39:06.683 00 SCX_CPU1_MD_SY/2288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:39:06.683 00 SCX_CPU1_MD_SY/2289         tbl_length[i,j] = {dataName}
21-228-13:39:06.683 00 SCX_CPU1_MD_SY/2290         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:39:06.700 00 SCX_CPU1_MD_SY/2291         tbl_delay[i,j] = {dataName}
21-228-13:39:06.700 00 SCX_CPU1_MD_SY/2292         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:39:06.700 00 SCX_CPU1_MD_SY/2293         tbl_offset[i,j] = {dataName}
21-228-13:39:06.701 00 SCX_CPU1_MD_SY/2294         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:39:06.701 00 SCX_CPU1_MD_SY/2295         tbl_symName[i,j] = {dataName}
21-228-13:39:06.701 00 SCX_CPU1_MD_SY/2296       enddo
21-228-13:39:06.701 00 SCX_CPU1_MD_SY/2287       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:39:06.701 00 SCX_CPU1_MD_SY/2288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:39:06.701 00 SCX_CPU1_MD_SY/2289         tbl_length[i,j] = {dataName}
21-228-13:39:06.702 00 SCX_CPU1_MD_SY/2290         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:39:06.702 00 SCX_CPU1_MD_SY/2291         tbl_delay[i,j] = {dataName}
21-228-13:39:06.702 00 SCX_CPU1_MD_SY/2292         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:39:06.702 00 SCX_CPU1_MD_SY/2293         tbl_offset[i,j] = {dataName}
21-228-13:39:06.702 00 SCX_CPU1_MD_SY/2294         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:39:06.702 00 SCX_CPU1_MD_SY/2295         tbl_symName[i,j] = {dataName}
21-228-13:39:06.702 00 SCX_CPU1_MD_SY/2296       enddo
21-228-13:39:06.703 00 SCX_CPU1_MD_SY/2287       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:39:06.703 00 SCX_CPU1_MD_SY/2288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:39:06.703 00 SCX_CPU1_MD_SY/2289         tbl_length[i,j] = {dataName}
21-228-13:39:06.703 00 SCX_CPU1_MD_SY/2290         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:39:06.703 00 SCX_CPU1_MD_SY/2291         tbl_delay[i,j] = {dataName}
21-228-13:39:06.703 00 SCX_CPU1_MD_SY/2292         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:39:06.706 00 SCX_CPU1_MD_SY/2293         tbl_offset[i,j] = {dataName}
21-228-13:39:06.706 00 SCX_CPU1_MD_SY/2294         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:39:06.706 00 SCX_CPU1_MD_SY/2295         tbl_symName[i,j] = {dataName}
21-228-13:39:06.707 00 SCX_CPU1_MD_SY/2296       enddo
21-228-13:39:06.707 00 SCX_CPU1_MD_SY/2287       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:39:06.707 00 SCX_CPU1_MD_SY/2288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:39:06.707 00 SCX_CPU1_MD_SY/2289         tbl_length[i,j] = {dataName}
21-228-13:39:06.707 00 SCX_CPU1_MD_SY/2290         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:39:06.707 00 SCX_CPU1_MD_SY/2291         tbl_delay[i,j] = {dataName}
21-228-13:39:06.707 00 SCX_CPU1_MD_SY/2292         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:39:06.707 00 SCX_CPU1_MD_SY/2293         tbl_offset[i,j] = {dataName}
21-228-13:39:06.707 00 SCX_CPU1_MD_SY/2294         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:39:06.707 00 SCX_CPU1_MD_SY/2295         tbl_symName[i,j] = {dataName}
21-228-13:39:06.707 00 SCX_CPU1_MD_SY/2296       enddo
21-228-13:39:06.708 00 SCX_CPU1_MD_SY/2287       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:39:06.708 00 SCX_CPU1_MD_SY/2288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:39:06.708 00 SCX_CPU1_MD_SY/2289         tbl_length[i,j] = {dataName}
21-228-13:39:06.708 00 SCX_CPU1_MD_SY/2290         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:39:06.708 00 SCX_CPU1_MD_SY/2291         tbl_delay[i,j] = {dataName}
21-228-13:39:06.708 00 SCX_CPU1_MD_SY/2292         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:39:06.708 00 SCX_CPU1_MD_SY/2293         tbl_offset[i,j] = {dataName}
21-228-13:39:06.708 00 SCX_CPU1_MD_SY/2294         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:39:06.708 00 SCX_CPU1_MD_SY/2295         tbl_symName[i,j] = {dataName}
21-228-13:39:06.714 00 SCX_CPU1_MD_SY/2296       enddo
21-228-13:39:06.714 00 SCX_CPU1_MD_SY/2287       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:39:06.714 00 SCX_CPU1_MD_SY/2288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:39:06.714 00 SCX_CPU1_MD_SY/2289         tbl_length[i,j] = {dataName}
21-228-13:39:06.714 00 SCX_CPU1_MD_SY/2290         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:39:06.714 00 SCX_CPU1_MD_SY/2291         tbl_delay[i,j] = {dataName}
21-228-13:39:06.714 00 SCX_CPU1_MD_SY/2292         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:39:06.714 00 SCX_CPU1_MD_SY/2293         tbl_offset[i,j] = {dataName}
21-228-13:39:06.715 00 SCX_CPU1_MD_SY/2294         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:39:06.715 00 SCX_CPU1_MD_SY/2295         tbl_symName[i,j] = {dataName}
21-228-13:39:06.715 00 SCX_CPU1_MD_SY/2296       enddo
21-228-13:39:06.715 00 SCX_CPU1_MD_SY/2287       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:39:06.715 00 SCX_CPU1_MD_SY/2288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:39:06.715 00 SCX_CPU1_MD_SY/2289         tbl_length[i,j] = {dataName}
21-228-13:39:06.715 00 SCX_CPU1_MD_SY/2290         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:39:06.715 00 SCX_CPU1_MD_SY/2291         tbl_delay[i,j] = {dataName}
21-228-13:39:06.715 00 SCX_CPU1_MD_SY/2292         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:39:06.716 00 SCX_CPU1_MD_SY/2293         tbl_offset[i,j] = {dataName}
21-228-13:39:06.716 00 SCX_CPU1_MD_SY/2294         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:39:06.716 00 SCX_CPU1_MD_SY/2295         tbl_symName[i,j] = {dataName}
21-228-13:39:06.716 00 SCX_CPU1_MD_SY/2296       enddo
21-228-13:39:06.716 00 SCX_CPU1_MD_SY/2287       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:39:06.716 00 SCX_CPU1_MD_SY/2288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:39:06.716 00 SCX_CPU1_MD_SY/2289         tbl_length[i,j] = {dataName}
21-228-13:39:06.716 00 SCX_CPU1_MD_SY/2290         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:39:06.716 00 SCX_CPU1_MD_SY/2291         tbl_delay[i,j] = {dataName}
21-228-13:39:06.717 00 SCX_CPU1_MD_SY/2292         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:39:06.717 00 SCX_CPU1_MD_SY/2293         tbl_offset[i,j] = {dataName}
21-228-13:39:06.717 00 SCX_CPU1_MD_SY/2294         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:39:06.717 00 SCX_CPU1_MD_SY/2295         tbl_symName[i,j] = {dataName}
21-228-13:39:06.717 00 SCX_CPU1_MD_SY/2296       enddo
21-228-13:39:06.718 00 SCX_CPU1_MD_SY/2287       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:39:06.718 00 SCX_CPU1_MD_SY/2288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:39:06.718 00 SCX_CPU1_MD_SY/2289         tbl_length[i,j] = {dataName}
21-228-13:39:06.722 00 SCX_CPU1_MD_SY/2290         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:39:06.722 00 SCX_CPU1_MD_SY/2291         tbl_delay[i,j] = {dataName}
21-228-13:39:06.722 00 SCX_CPU1_MD_SY/2292         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:39:06.722 00 SCX_CPU1_MD_SY/2293         tbl_offset[i,j] = {dataName}
21-228-13:39:06.722 00 SCX_CPU1_MD_SY/2294         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:39:06.722 00 SCX_CPU1_MD_SY/2295         tbl_symName[i,j] = {dataName}
21-228-13:39:06.723 00 SCX_CPU1_MD_SY/2296       enddo
21-228-13:39:06.723 00 SCX_CPU1_MD_SY/2287       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:39:06.723 00 SCX_CPU1_MD_SY/2288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:39:06.723 00 SCX_CPU1_MD_SY/2289         tbl_length[i,j] = {dataName}
21-228-13:39:06.723 00 SCX_CPU1_MD_SY/2290         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:39:06.723 00 SCX_CPU1_MD_SY/2291         tbl_delay[i,j] = {dataName}
21-228-13:39:06.723 00 SCX_CPU1_MD_SY/2292         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:39:06.723 00 SCX_CPU1_MD_SY/2293         tbl_offset[i,j] = {dataName}
21-228-13:39:06.723 00 SCX_CPU1_MD_SY/2294         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:39:06.723 00 SCX_CPU1_MD_SY/2295         tbl_symName[i,j] = {dataName}
21-228-13:39:06.723 00 SCX_CPU1_MD_SY/2296       enddo
21-228-13:39:06.724 00 SCX_CPU1_MD_SY/2287       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:39:06.724 00 SCX_CPU1_MD_SY/2288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:39:06.724 00 SCX_CPU1_MD_SY/2289         tbl_length[i,j] = {dataName}
21-228-13:39:06.724 00 SCX_CPU1_MD_SY/2290         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:39:06.724 00 SCX_CPU1_MD_SY/2291         tbl_delay[i,j] = {dataName}
21-228-13:39:06.724 00 SCX_CPU1_MD_SY/2292         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:39:06.724 00 SCX_CPU1_MD_SY/2293         tbl_offset[i,j] = {dataName}
21-228-13:39:06.724 00 SCX_CPU1_MD_SY/2294         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:39:06.724 00 SCX_CPU1_MD_SY/2295         tbl_symName[i,j] = {dataName}
21-228-13:39:06.724 00 SCX_CPU1_MD_SY/2296       enddo
21-228-13:39:06.725 00 SCX_CPU1_MD_SY/2287       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:39:06.725 00 SCX_CPU1_MD_SY/2288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:39:06.725 00 SCX_CPU1_MD_SY/2289         tbl_length[i,j] = {dataName}
21-228-13:39:06.725 00 SCX_CPU1_MD_SY/2290         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:39:06.725 00 SCX_CPU1_MD_SY/2291         tbl_delay[i,j] = {dataName}
21-228-13:39:06.729 00 SCX_CPU1_MD_SY/2292         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:39:06.729 00 SCX_CPU1_MD_SY/2293         tbl_offset[i,j] = {dataName}
21-228-13:39:06.729 00 SCX_CPU1_MD_SY/2294         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:39:06.729 00 SCX_CPU1_MD_SY/2295         tbl_symName[i,j] = {dataName}
21-228-13:39:06.729 00 SCX_CPU1_MD_SY/2296       enddo
21-228-13:39:06.729 00 SCX_CPU1_MD_SY/2287       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:39:06.730 00 SCX_CPU1_MD_SY/2288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:39:06.730 00 SCX_CPU1_MD_SY/2289         tbl_length[i,j] = {dataName}
21-228-13:39:06.730 00 SCX_CPU1_MD_SY/2290         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:39:06.730 00 SCX_CPU1_MD_SY/2291         tbl_delay[i,j] = {dataName}
21-228-13:39:06.730 00 SCX_CPU1_MD_SY/2292         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:39:06.730 00 SCX_CPU1_MD_SY/2293         tbl_offset[i,j] = {dataName}
21-228-13:39:06.733 00 SCX_CPU1_MD_SY/2294         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:39:06.733 00 SCX_CPU1_MD_SY/2295         tbl_symName[i,j] = {dataName}
21-228-13:39:06.734 00 SCX_CPU1_MD_SY/2296       enddo
21-228-13:39:06.734 00 SCX_CPU1_MD_SY/2287       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:39:06.734 00 SCX_CPU1_MD_SY/2288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:39:06.734 00 SCX_CPU1_MD_SY/2289         tbl_length[i,j] = {dataName}
21-228-13:39:06.734 00 SCX_CPU1_MD_SY/2290         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:39:06.734 00 SCX_CPU1_MD_SY/2291         tbl_delay[i,j] = {dataName}
21-228-13:39:06.734 00 SCX_CPU1_MD_SY/2292         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:39:06.734 00 SCX_CPU1_MD_SY/2293         tbl_offset[i,j] = {dataName}
21-228-13:39:06.734 00 SCX_CPU1_MD_SY/2294         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:39:06.736 00 SCX_CPU1_MD_SY/2295         tbl_symName[i,j] = {dataName}
21-228-13:39:06.736 00 SCX_CPU1_MD_SY/2296       enddo
21-228-13:39:06.736 00 SCX_CPU1_MD_SY/2287       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:39:06.736 00 SCX_CPU1_MD_SY/2288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:39:06.736 00 SCX_CPU1_MD_SY/2289         tbl_length[i,j] = {dataName}
21-228-13:39:06.737 00 SCX_CPU1_MD_SY/2290         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:39:06.737 00 SCX_CPU1_MD_SY/2291         tbl_delay[i,j] = {dataName}
21-228-13:39:06.737 00 SCX_CPU1_MD_SY/2292         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:39:06.737 00 SCX_CPU1_MD_SY/2293         tbl_offset[i,j] = {dataName}
21-228-13:39:06.737 00 SCX_CPU1_MD_SY/2294         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:39:06.737 00 SCX_CPU1_MD_SY/2295         tbl_symName[i,j] = {dataName}
21-228-13:39:06.737 00 SCX_CPU1_MD_SY/2296       enddo
21-228-13:39:06.737 00 SCX_CPU1_MD_SY/2287       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:39:06.737 00 SCX_CPU1_MD_SY/2288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:39:06.737 00 SCX_CPU1_MD_SY/2289         tbl_length[i,j] = {dataName}
21-228-13:39:06.738 00 SCX_CPU1_MD_SY/2290         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:39:06.738 00 SCX_CPU1_MD_SY/2291         tbl_delay[i,j] = {dataName}
21-228-13:39:06.738 00 SCX_CPU1_MD_SY/2292         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:39:06.738 00 SCX_CPU1_MD_SY/2293         tbl_offset[i,j] = {dataName}
21-228-13:39:06.738 00 SCX_CPU1_MD_SY/2294         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:39:06.738 00 SCX_CPU1_MD_SY/2295         tbl_symName[i,j] = {dataName}
21-228-13:39:06.738 00 SCX_CPU1_MD_SY/2296       enddo
21-228-13:39:06.738 00 SCX_CPU1_MD_SY/2287       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:39:06.738 00 SCX_CPU1_MD_SY/2288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:39:06.738 00 SCX_CPU1_MD_SY/2289         tbl_length[i,j] = {dataName}
21-228-13:39:06.742 00 SCX_CPU1_MD_SY/2290         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:39:06.743 00 SCX_CPU1_MD_SY/2291         tbl_delay[i,j] = {dataName}
21-228-13:39:06.743 00 SCX_CPU1_MD_SY/2292         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:39:06.743 00 SCX_CPU1_MD_SY/2293         tbl_offset[i,j] = {dataName}
21-228-13:39:06.743 00 SCX_CPU1_MD_SY/2294         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:39:06.743 00 SCX_CPU1_MD_SY/2295         tbl_symName[i,j] = {dataName}
21-228-13:39:06.743 00 SCX_CPU1_MD_SY/2296       enddo
21-228-13:39:06.744 00 SCX_CPU1_MD_SY/2287       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:39:06.744 00 SCX_CPU1_MD_SY/2288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:39:06.744 00 SCX_CPU1_MD_SY/2289         tbl_length[i,j] = {dataName}
21-228-13:39:06.744 00 SCX_CPU1_MD_SY/2290         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:39:06.744 00 SCX_CPU1_MD_SY/2291         tbl_delay[i,j] = {dataName}
21-228-13:39:06.744 00 SCX_CPU1_MD_SY/2292         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:39:06.744 00 SCX_CPU1_MD_SY/2293         tbl_offset[i,j] = {dataName}
21-228-13:39:06.744 00 SCX_CPU1_MD_SY/2294         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:39:06.744 00 SCX_CPU1_MD_SY/2295         tbl_symName[i,j] = {dataName}
21-228-13:39:06.745 00 SCX_CPU1_MD_SY/2296       enddo
21-228-13:39:06.745 00 SCX_CPU1_MD_SY/2287       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:39:06.745 00 SCX_CPU1_MD_SY/2288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:39:06.745 00 SCX_CPU1_MD_SY/2289         tbl_length[i,j] = {dataName}
21-228-13:39:06.745 00 SCX_CPU1_MD_SY/2290         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:39:06.745 00 SCX_CPU1_MD_SY/2291         tbl_delay[i,j] = {dataName}
21-228-13:39:06.746 00 SCX_CPU1_MD_SY/2292         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:39:06.749 00 SCX_CPU1_MD_SY/2293         tbl_offset[i,j] = {dataName}
21-228-13:39:06.749 00 SCX_CPU1_MD_SY/2294         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:39:06.750 00 SCX_CPU1_MD_SY/2295         tbl_symName[i,j] = {dataName}
21-228-13:39:06.750 00 SCX_CPU1_MD_SY/2296       enddo
21-228-13:39:06.750 00 SCX_CPU1_MD_SY/2287       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:39:06.750 00 SCX_CPU1_MD_SY/2288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:39:06.750 00 SCX_CPU1_MD_SY/2289         tbl_length[i,j] = {dataName}
21-228-13:39:06.750 00 SCX_CPU1_MD_SY/2290         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:39:06.750 00 SCX_CPU1_MD_SY/2291         tbl_delay[i,j] = {dataName}
21-228-13:39:06.750 00 SCX_CPU1_MD_SY/2292         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:39:06.750 00 SCX_CPU1_MD_SY/2293         tbl_offset[i,j] = {dataName}
21-228-13:39:06.750 00 SCX_CPU1_MD_SY/2294         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:39:06.750 00 SCX_CPU1_MD_SY/2295         tbl_symName[i,j] = {dataName}
21-228-13:39:06.751 00 SCX_CPU1_MD_SY/2296       enddo
21-228-13:39:06.751 00 SCX_CPU1_MD_SY/2287       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:39:06.751 00 SCX_CPU1_MD_SY/2288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:39:06.751 00 SCX_CPU1_MD_SY/2289         tbl_length[i,j] = {dataName}
21-228-13:39:06.751 00 SCX_CPU1_MD_SY/2290         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:39:06.751 00 SCX_CPU1_MD_SY/2291         tbl_delay[i,j] = {dataName}
21-228-13:39:06.751 00 SCX_CPU1_MD_SY/2292         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:39:06.751 00 SCX_CPU1_MD_SY/2293         tbl_offset[i,j] = {dataName}
21-228-13:39:06.751 00 SCX_CPU1_MD_SY/2294         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:39:06.751 00 SCX_CPU1_MD_SY/2295         tbl_symName[i,j] = {dataName}
21-228-13:39:06.751 00 SCX_CPU1_MD_SY/2296       enddo
21-228-13:39:06.752 00 SCX_CPU1_MD_SY/2287       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:39:06.752 00 SCX_CPU1_MD_SY/2288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:39:06.752 00 SCX_CPU1_MD_SY/2289         tbl_length[i,j] = {dataName}
21-228-13:39:06.756 00 SCX_CPU1_MD_SY/2290         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:39:06.756 00 SCX_CPU1_MD_SY/2291         tbl_delay[i,j] = {dataName}
21-228-13:39:06.756 00 SCX_CPU1_MD_SY/2292         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:39:06.756 00 SCX_CPU1_MD_SY/2293         tbl_offset[i,j] = {dataName}
21-228-13:39:06.756 00 SCX_CPU1_MD_SY/2294         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:39:06.756 00 SCX_CPU1_MD_SY/2295         tbl_symName[i,j] = {dataName}
21-228-13:39:06.756 00 SCX_CPU1_MD_SY/2296       enddo
21-228-13:39:06.756 00 SCX_CPU1_MD_SY/2287       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:39:06.756 00 SCX_CPU1_MD_SY/2288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:39:06.756 00 SCX_CPU1_MD_SY/2289         tbl_length[i,j] = {dataName}
21-228-13:39:06.757 00 SCX_CPU1_MD_SY/2290         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:39:06.757 00 SCX_CPU1_MD_SY/2291         tbl_delay[i,j] = {dataName}
21-228-13:39:06.757 00 SCX_CPU1_MD_SY/2292         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:39:06.757 00 SCX_CPU1_MD_SY/2293         tbl_offset[i,j] = {dataName}
21-228-13:39:06.757 00 SCX_CPU1_MD_SY/2294         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:39:06.757 00 SCX_CPU1_MD_SY/2295         tbl_symName[i,j] = {dataName}
21-228-13:39:06.757 00 SCX_CPU1_MD_SY/2296       enddo
21-228-13:39:06.757 00 SCX_CPU1_MD_SY/2287       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:39:06.757 00 SCX_CPU1_MD_SY/2288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:39:06.757 00 SCX_CPU1_MD_SY/2289         tbl_length[i,j] = {dataName}
21-228-13:39:06.757 00 SCX_CPU1_MD_SY/2290         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:39:06.757 00 SCX_CPU1_MD_SY/2291         tbl_delay[i,j] = {dataName}
21-228-13:39:06.758 00 SCX_CPU1_MD_SY/2292         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:39:06.761 00 SCX_CPU1_MD_SY/2293         tbl_offset[i,j] = {dataName}
21-228-13:39:06.761 00 SCX_CPU1_MD_SY/2294         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:39:06.761 00 SCX_CPU1_MD_SY/2295         tbl_symName[i,j] = {dataName}
21-228-13:39:06.761 00 SCX_CPU1_MD_SY/2296       enddo
21-228-13:39:06.761 00 SCX_CPU1_MD_SY/2287       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:39:06.761 00 SCX_CPU1_MD_SY/2288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:39:06.761 00 SCX_CPU1_MD_SY/2289         tbl_length[i,j] = {dataName}
21-228-13:39:06.762 00 SCX_CPU1_MD_SY/2290         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:39:06.762 00 SCX_CPU1_MD_SY/2291         tbl_delay[i,j] = {dataName}
21-228-13:39:06.762 00 SCX_CPU1_MD_SY/2292         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:39:06.762 00 SCX_CPU1_MD_SY/2293         tbl_offset[i,j] = {dataName}
21-228-13:39:06.762 00 SCX_CPU1_MD_SY/2294         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:39:06.762 00 SCX_CPU1_MD_SY/2295         tbl_symName[i,j] = {dataName}
21-228-13:39:06.762 00 SCX_CPU1_MD_SY/2296       enddo
21-228-13:39:06.762 00 SCX_CPU1_MD_SY/2287       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:39:06.762 00 SCX_CPU1_MD_SY/2297     enddo
21-228-13:39:06.763 00 SCX_CPU1_MD_SY/2248     for i = 1 to MD_NUM_DWELL_TABLES do
21-228-13:39:06.763 00 SCX_CPU1_MD_SY/2249       ; Dump the dwell table
21-228-13:39:06.763 00 SCX_CPU1_MD_SY/2250       ut_setupevents SCX, CPU1, CFE_TBL, CFE_TBL_WRITE_DUMP_INF_EID, INFO, 1
21-228-13:39:06.768 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:39:06.768 00     SPR-I:OPRO         ; Setup event 1 with CFE_TBL INFO 14
21-228-13:39:06.768 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:39:06.769 00 SCX_CPU1_MD_SY/2251     
21-228-13:39:06.769 00 SCX_CPU1_MD_SY/2252       tableName = MDAppName & ".DWELL_TABLE" & i
21-228-13:39:06.769 00 SCX_CPU1_MD_SY/2253       dumpFileName = "cpu1_tbl" & i & "symdmp411"
21-228-13:39:06.769 00 SCX_CPU1_MD_SY/2254       if (i = 1) then
21-228-13:39:06.769 00 SCX_CPU1_MD_SY/2256       elseif (i = 2) then
21-228-13:39:06.769 00 SCX_CPU1_MD_SY/2258       elseif (i = 3) then
21-228-13:39:06.769 00 SCX_CPU1_MD_SY/2260       else
21-228-13:39:06.769 00 SCX_CPU1_MD_SY/2261         loadPktId = dwell_tbl4_load_pkt
21-228-13:39:06.769 00 SCX_CPU1_MD_SY/2262       endif
21-228-13:39:06.769 00 SCX_CPU1_MD_SY/2263     
21-228-13:39:06.770 00 SCX_CPU1_MD_SY/2264       cmdcnt = SCX_CPU1_TBL_CMDPC+1
21-228-13:39:06.770 00 SCX_CPU1_MD_SY/2265     
21-228-13:39:06.770 00 SCX_CPU1_MD_SY/2266       s get_tbl_to_cvt (ramDir,tableName,"A",dumpFileName,hostCPU,loadPktId)
21-228-13:39:06.770 00     SPR-I:STS          Loading file /s/opr/accounts/cfs_test/prc/get_tbl_to_cvt.i
21-228-13:39:06.770 00     SPR-I:STS          Procedure GET_TBL_TO_CVT started
21-228-13:39:06.770 00 GET_TBL_TO_CVT/2        ;
21-228-13:39:06.780 00 GET_TBL_TO_CVT/3        local logging = %liv (log_procedure)
21-228-13:39:06.780 00 GET_TBL_TO_CVT/4        %liv (log_procedure) = FALSE
21-228-13:39:06.785 00     SPR-I:OPRO         Sending Command: /SCX_CPU1_TBL_DUMP ACTIVE DTABLENAME="MD.DWELL_TABLE4" DFILENAME="/ram/cpu1_tbl4symdmp411"
21-228-13:39:06.796 00     SPR-I:STTE         Wait mode - waiting 15 seconds ...
21-228-13:39:07.477 00    TLMH-I:STS          58-012-14:18:29.002 INFO CPU=CPU1 APPNAME=CFE_TBL EVENT ID=14 Successfully dumped Table 'MD.DWELL_TABLE4' to '/ram/cpu1_tbl4symdmp411'
21-228-13:39:21.809 00     SPR-I:OPRO         
21-228-13:39:21.809 00     SPR-I:OPRO            The TBLNAME is: MD.DWELL_TABLE4
21-228-13:39:21.810 00     SPR-I:OPRO               The APID is: P0FAB
21-228-13:39:21.810 00     SPR-I:OPRO                The CPU is: CPU3
21-228-13:39:21.810 00     SPR-I:OPRO         The IP Address is: 192.168.1.8
21-228-13:39:21.813 00     SPR-I:OPRO         The perl command is: perl /s/opr/accounts/global/tools/ftp.pl RAM:0 cpu1_tbl4symdmp411 cpu1_tbl4symdmp411 binary 192.168.1.8
21-228-13:39:21.980 00     SPR-I:OPRO         Return code from ftp_file.pl: 0
21-228-13:39:21.980 00     SPR-I:STTE         Wait mode - waiting 15 seconds ...
21-228-13:39:36.991 00     SPR-I:OPRO         
21-228-13:39:37.024 00     SPR-I:OPRO         The unix command is cvt -ws file_list[4011].file_write_time "`date +%y-%j-%T -r /s/opr/accounts/cfs_test/image/cpu1_tbl4symdmp411`"
21-228-13:39:37.024 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-228-13:39:42.028 00 GET_TBL_TO_CVT/238      
21-228-13:39:42.028 00 GET_TBL_TO_CVT/239      ENDPROC
21-228-13:39:42.028 00     SPR-I:STS          Procedure GET_TBL_TO_CVT completed
21-228-13:39:42.028 00 SCX_CPU1_MD_SY/2267     
21-228-13:39:42.028 00 SCX_CPU1_MD_SY/2268       ut_tlmwait SCX_CPU1_TBL_CMDPC, {cmdcnt}
21-228-13:39:42.031 00     SPR-I:STTE         WAIT UNTIL completed
21-228-13:39:42.031 00 SCX_CPU1_MD_SY/2269       if (UT_TW_Status <> UT_Success) then
21-228-13:39:42.031 00 SCX_CPU1_MD_SY/2271       endif
21-228-13:39:42.031 00 SCX_CPU1_MD_SY/2272     
21-228-13:39:42.031 00 SCX_CPU1_MD_SY/2273       ; Check for event message
21-228-13:39:42.031 00 SCX_CPU1_MD_SY/2274       if (SCX_CPU1_find_event[1].num_found_messages != 1) then
21-228-13:39:42.031 00 SCX_CPU1_MD_SY/2278       endif
21-228-13:39:42.032 00 SCX_CPU1_MD_SY/2279     
21-228-13:39:42.032 00 SCX_CPU1_MD_SY/2281       dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Enabled"
21-228-13:39:42.032 00 SCX_CPU1_MD_SY/2282       tbl_enaFlag[i] = {dataName}
21-228-13:39:42.032 00 SCX_CPU1_MD_SY/2283       dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Signature"
21-228-13:39:42.032 00 SCX_CPU1_MD_SY/2284       tbl_signature[i] = {dataName}
21-228-13:39:42.032 00 SCX_CPU1_MD_SY/2285     
21-228-13:39:42.032 00 SCX_CPU1_MD_SY/2287       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:39:42.032 00 SCX_CPU1_MD_SY/2288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:39:42.032 00 SCX_CPU1_MD_SY/2289         tbl_length[i,j] = {dataName}
21-228-13:39:42.032 00 SCX_CPU1_MD_SY/2290         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:39:42.043 00 SCX_CPU1_MD_SY/2291         tbl_delay[i,j] = {dataName}
21-228-13:39:42.044 00 SCX_CPU1_MD_SY/2292         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:39:42.044 00 SCX_CPU1_MD_SY/2293         tbl_offset[i,j] = {dataName}
21-228-13:39:42.044 00 SCX_CPU1_MD_SY/2294         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:39:42.044 00 SCX_CPU1_MD_SY/2295         tbl_symName[i,j] = {dataName}
21-228-13:39:42.044 00 SCX_CPU1_MD_SY/2296       enddo
21-228-13:39:42.044 00 SCX_CPU1_MD_SY/2287       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:39:42.044 00 SCX_CPU1_MD_SY/2288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:39:42.044 00 SCX_CPU1_MD_SY/2289         tbl_length[i,j] = {dataName}
21-228-13:39:42.044 00 SCX_CPU1_MD_SY/2290         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:39:42.045 00 SCX_CPU1_MD_SY/2291         tbl_delay[i,j] = {dataName}
21-228-13:39:42.045 00 SCX_CPU1_MD_SY/2292         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:39:42.045 00 SCX_CPU1_MD_SY/2293         tbl_offset[i,j] = {dataName}
21-228-13:39:42.045 00 SCX_CPU1_MD_SY/2294         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:39:42.045 00 SCX_CPU1_MD_SY/2295         tbl_symName[i,j] = {dataName}
21-228-13:39:42.045 00 SCX_CPU1_MD_SY/2296       enddo
21-228-13:39:42.045 00 SCX_CPU1_MD_SY/2287       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:39:42.045 00 SCX_CPU1_MD_SY/2288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:39:42.045 00 SCX_CPU1_MD_SY/2289         tbl_length[i,j] = {dataName}
21-228-13:39:42.045 00 SCX_CPU1_MD_SY/2290         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:39:42.045 00 SCX_CPU1_MD_SY/2291         tbl_delay[i,j] = {dataName}
21-228-13:39:42.046 00 SCX_CPU1_MD_SY/2292         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:39:42.046 00 SCX_CPU1_MD_SY/2293         tbl_offset[i,j] = {dataName}
21-228-13:39:42.046 00 SCX_CPU1_MD_SY/2294         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:39:42.046 00 SCX_CPU1_MD_SY/2295         tbl_symName[i,j] = {dataName}
21-228-13:39:42.046 00 SCX_CPU1_MD_SY/2296       enddo
21-228-13:39:42.046 00 SCX_CPU1_MD_SY/2287       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:39:42.046 00 SCX_CPU1_MD_SY/2288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:39:42.046 00 SCX_CPU1_MD_SY/2289         tbl_length[i,j] = {dataName}
21-228-13:39:42.046 00 SCX_CPU1_MD_SY/2290         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:39:42.046 00 SCX_CPU1_MD_SY/2291         tbl_delay[i,j] = {dataName}
21-228-13:39:42.047 00 SCX_CPU1_MD_SY/2292         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:39:42.047 00 SCX_CPU1_MD_SY/2293         tbl_offset[i,j] = {dataName}
21-228-13:39:42.047 00 SCX_CPU1_MD_SY/2294         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:39:42.047 00 SCX_CPU1_MD_SY/2295         tbl_symName[i,j] = {dataName}
21-228-13:39:42.047 00 SCX_CPU1_MD_SY/2296       enddo
21-228-13:39:42.047 00 SCX_CPU1_MD_SY/2287       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:39:42.047 00 SCX_CPU1_MD_SY/2288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:39:42.047 00 SCX_CPU1_MD_SY/2289         tbl_length[i,j] = {dataName}
21-228-13:39:42.047 00 SCX_CPU1_MD_SY/2290         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:39:42.047 00 SCX_CPU1_MD_SY/2291         tbl_delay[i,j] = {dataName}
21-228-13:39:42.048 00 SCX_CPU1_MD_SY/2292         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:39:42.048 00 SCX_CPU1_MD_SY/2293         tbl_offset[i,j] = {dataName}
21-228-13:39:42.048 00 SCX_CPU1_MD_SY/2294         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:39:42.048 00 SCX_CPU1_MD_SY/2295         tbl_symName[i,j] = {dataName}
21-228-13:39:42.048 00 SCX_CPU1_MD_SY/2296       enddo
21-228-13:39:42.048 00 SCX_CPU1_MD_SY/2287       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:39:42.048 00 SCX_CPU1_MD_SY/2288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:39:42.048 00 SCX_CPU1_MD_SY/2289         tbl_length[i,j] = {dataName}
21-228-13:39:42.048 00 SCX_CPU1_MD_SY/2290         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:39:42.050 00 SCX_CPU1_MD_SY/2291         tbl_delay[i,j] = {dataName}
21-228-13:39:42.055 00 SCX_CPU1_MD_SY/2292         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:39:42.055 00 SCX_CPU1_MD_SY/2293         tbl_offset[i,j] = {dataName}
21-228-13:39:42.055 00 SCX_CPU1_MD_SY/2294         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:39:42.055 00 SCX_CPU1_MD_SY/2295         tbl_symName[i,j] = {dataName}
21-228-13:39:42.055 00 SCX_CPU1_MD_SY/2296       enddo
21-228-13:39:42.056 00 SCX_CPU1_MD_SY/2287       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:39:42.056 00 SCX_CPU1_MD_SY/2288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:39:42.056 00 SCX_CPU1_MD_SY/2289         tbl_length[i,j] = {dataName}
21-228-13:39:42.056 00 SCX_CPU1_MD_SY/2290         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:39:42.056 00 SCX_CPU1_MD_SY/2291         tbl_delay[i,j] = {dataName}
21-228-13:39:42.056 00 SCX_CPU1_MD_SY/2292         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:39:42.056 00 SCX_CPU1_MD_SY/2293         tbl_offset[i,j] = {dataName}
21-228-13:39:42.056 00 SCX_CPU1_MD_SY/2294         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:39:42.056 00 SCX_CPU1_MD_SY/2295         tbl_symName[i,j] = {dataName}
21-228-13:39:42.056 00 SCX_CPU1_MD_SY/2296       enddo
21-228-13:39:42.057 00 SCX_CPU1_MD_SY/2287       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:39:42.057 00 SCX_CPU1_MD_SY/2288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:39:42.057 00 SCX_CPU1_MD_SY/2289         tbl_length[i,j] = {dataName}
21-228-13:39:42.057 00 SCX_CPU1_MD_SY/2290         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:39:42.057 00 SCX_CPU1_MD_SY/2291         tbl_delay[i,j] = {dataName}
21-228-13:39:42.057 00 SCX_CPU1_MD_SY/2292         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:39:42.057 00 SCX_CPU1_MD_SY/2293         tbl_offset[i,j] = {dataName}
21-228-13:39:42.057 00 SCX_CPU1_MD_SY/2294         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:39:42.057 00 SCX_CPU1_MD_SY/2295         tbl_symName[i,j] = {dataName}
21-228-13:39:42.057 00 SCX_CPU1_MD_SY/2296       enddo
21-228-13:39:42.058 00 SCX_CPU1_MD_SY/2287       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:39:42.058 00 SCX_CPU1_MD_SY/2288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:39:42.058 00 SCX_CPU1_MD_SY/2289         tbl_length[i,j] = {dataName}
21-228-13:39:42.058 00 SCX_CPU1_MD_SY/2290         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:39:42.058 00 SCX_CPU1_MD_SY/2291         tbl_delay[i,j] = {dataName}
21-228-13:39:42.058 00 SCX_CPU1_MD_SY/2292         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:39:42.058 00 SCX_CPU1_MD_SY/2293         tbl_offset[i,j] = {dataName}
21-228-13:39:42.058 00 SCX_CPU1_MD_SY/2294         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:39:42.058 00 SCX_CPU1_MD_SY/2295         tbl_symName[i,j] = {dataName}
21-228-13:39:42.058 00 SCX_CPU1_MD_SY/2296       enddo
21-228-13:39:42.058 00 SCX_CPU1_MD_SY/2287       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:39:42.059 00 SCX_CPU1_MD_SY/2288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:39:42.059 00 SCX_CPU1_MD_SY/2289         tbl_length[i,j] = {dataName}
21-228-13:39:42.059 00 SCX_CPU1_MD_SY/2290         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:39:42.059 00 SCX_CPU1_MD_SY/2291         tbl_delay[i,j] = {dataName}
21-228-13:39:42.059 00 SCX_CPU1_MD_SY/2292         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:39:42.059 00 SCX_CPU1_MD_SY/2293         tbl_offset[i,j] = {dataName}
21-228-13:39:42.063 00 SCX_CPU1_MD_SY/2294         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:39:42.064 00 SCX_CPU1_MD_SY/2295         tbl_symName[i,j] = {dataName}
21-228-13:39:42.064 00 SCX_CPU1_MD_SY/2296       enddo
21-228-13:39:42.064 00 SCX_CPU1_MD_SY/2287       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:39:42.064 00 SCX_CPU1_MD_SY/2288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:39:42.064 00 SCX_CPU1_MD_SY/2289         tbl_length[i,j] = {dataName}
21-228-13:39:42.064 00 SCX_CPU1_MD_SY/2290         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:39:42.064 00 SCX_CPU1_MD_SY/2291         tbl_delay[i,j] = {dataName}
21-228-13:39:42.064 00 SCX_CPU1_MD_SY/2292         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:39:42.064 00 SCX_CPU1_MD_SY/2293         tbl_offset[i,j] = {dataName}
21-228-13:39:42.064 00 SCX_CPU1_MD_SY/2294         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:39:42.064 00 SCX_CPU1_MD_SY/2295         tbl_symName[i,j] = {dataName}
21-228-13:39:42.065 00 SCX_CPU1_MD_SY/2296       enddo
21-228-13:39:42.065 00 SCX_CPU1_MD_SY/2287       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:39:42.065 00 SCX_CPU1_MD_SY/2288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:39:42.065 00 SCX_CPU1_MD_SY/2289         tbl_length[i,j] = {dataName}
21-228-13:39:42.065 00 SCX_CPU1_MD_SY/2290         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:39:42.065 00 SCX_CPU1_MD_SY/2291         tbl_delay[i,j] = {dataName}
21-228-13:39:42.065 00 SCX_CPU1_MD_SY/2292         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:39:42.065 00 SCX_CPU1_MD_SY/2293         tbl_offset[i,j] = {dataName}
21-228-13:39:42.065 00 SCX_CPU1_MD_SY/2294         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:39:42.065 00 SCX_CPU1_MD_SY/2295         tbl_symName[i,j] = {dataName}
21-228-13:39:42.066 00 SCX_CPU1_MD_SY/2296       enddo
21-228-13:39:42.066 00 SCX_CPU1_MD_SY/2287       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:39:42.066 00 SCX_CPU1_MD_SY/2288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:39:42.066 00 SCX_CPU1_MD_SY/2289         tbl_length[i,j] = {dataName}
21-228-13:39:42.066 00 SCX_CPU1_MD_SY/2290         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:39:42.066 00 SCX_CPU1_MD_SY/2291         tbl_delay[i,j] = {dataName}
21-228-13:39:42.066 00 SCX_CPU1_MD_SY/2292         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:39:42.066 00 SCX_CPU1_MD_SY/2293         tbl_offset[i,j] = {dataName}
21-228-13:39:42.066 00 SCX_CPU1_MD_SY/2294         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:39:42.066 00 SCX_CPU1_MD_SY/2295         tbl_symName[i,j] = {dataName}
21-228-13:39:42.066 00 SCX_CPU1_MD_SY/2296       enddo
21-228-13:39:42.067 00 SCX_CPU1_MD_SY/2287       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:39:42.067 00 SCX_CPU1_MD_SY/2288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:39:42.067 00 SCX_CPU1_MD_SY/2289         tbl_length[i,j] = {dataName}
21-228-13:39:42.072 00 SCX_CPU1_MD_SY/2290         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:39:42.072 00 SCX_CPU1_MD_SY/2291         tbl_delay[i,j] = {dataName}
21-228-13:39:42.072 00 SCX_CPU1_MD_SY/2292         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:39:42.073 00 SCX_CPU1_MD_SY/2293         tbl_offset[i,j] = {dataName}
21-228-13:39:42.073 00 SCX_CPU1_MD_SY/2294         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:39:42.073 00 SCX_CPU1_MD_SY/2295         tbl_symName[i,j] = {dataName}
21-228-13:39:42.073 00 SCX_CPU1_MD_SY/2296       enddo
21-228-13:39:42.073 00 SCX_CPU1_MD_SY/2287       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:39:42.073 00 SCX_CPU1_MD_SY/2288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:39:42.073 00 SCX_CPU1_MD_SY/2289         tbl_length[i,j] = {dataName}
21-228-13:39:42.074 00 SCX_CPU1_MD_SY/2290         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:39:42.074 00 SCX_CPU1_MD_SY/2291         tbl_delay[i,j] = {dataName}
21-228-13:39:42.074 00 SCX_CPU1_MD_SY/2292         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:39:42.074 00 SCX_CPU1_MD_SY/2293         tbl_offset[i,j] = {dataName}
21-228-13:39:42.074 00 SCX_CPU1_MD_SY/2294         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:39:42.074 00 SCX_CPU1_MD_SY/2295         tbl_symName[i,j] = {dataName}
21-228-13:39:42.074 00 SCX_CPU1_MD_SY/2296       enddo
21-228-13:39:42.074 00 SCX_CPU1_MD_SY/2287       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:39:42.075 00 SCX_CPU1_MD_SY/2288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:39:42.075 00 SCX_CPU1_MD_SY/2289         tbl_length[i,j] = {dataName}
21-228-13:39:42.075 00 SCX_CPU1_MD_SY/2290         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:39:42.075 00 SCX_CPU1_MD_SY/2291         tbl_delay[i,j] = {dataName}
21-228-13:39:42.075 00 SCX_CPU1_MD_SY/2292         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:39:42.075 00 SCX_CPU1_MD_SY/2293         tbl_offset[i,j] = {dataName}
21-228-13:39:42.075 00 SCX_CPU1_MD_SY/2294         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:39:42.075 00 SCX_CPU1_MD_SY/2295         tbl_symName[i,j] = {dataName}
21-228-13:39:42.075 00 SCX_CPU1_MD_SY/2296       enddo
21-228-13:39:42.076 00 SCX_CPU1_MD_SY/2287       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:39:42.076 00 SCX_CPU1_MD_SY/2288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:39:42.076 00 SCX_CPU1_MD_SY/2289         tbl_length[i,j] = {dataName}
21-228-13:39:42.076 00 SCX_CPU1_MD_SY/2290         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:39:42.076 00 SCX_CPU1_MD_SY/2291         tbl_delay[i,j] = {dataName}
21-228-13:39:42.076 00 SCX_CPU1_MD_SY/2292         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:39:42.076 00 SCX_CPU1_MD_SY/2293         tbl_offset[i,j] = {dataName}
21-228-13:39:42.076 00 SCX_CPU1_MD_SY/2294         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:39:42.080 00 SCX_CPU1_MD_SY/2295         tbl_symName[i,j] = {dataName}
21-228-13:39:42.080 00 SCX_CPU1_MD_SY/2296       enddo
21-228-13:39:42.081 00 SCX_CPU1_MD_SY/2287       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:39:42.081 00 SCX_CPU1_MD_SY/2288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:39:42.081 00 SCX_CPU1_MD_SY/2289         tbl_length[i,j] = {dataName}
21-228-13:39:42.081 00 SCX_CPU1_MD_SY/2290         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:39:42.081 00 SCX_CPU1_MD_SY/2291         tbl_delay[i,j] = {dataName}
21-228-13:39:42.081 00 SCX_CPU1_MD_SY/2292         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:39:42.081 00 SCX_CPU1_MD_SY/2293         tbl_offset[i,j] = {dataName}
21-228-13:39:42.081 00 SCX_CPU1_MD_SY/2294         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:39:42.081 00 SCX_CPU1_MD_SY/2295         tbl_symName[i,j] = {dataName}
21-228-13:39:42.081 00 SCX_CPU1_MD_SY/2296       enddo
21-228-13:39:42.081 00 SCX_CPU1_MD_SY/2287       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:39:42.082 00 SCX_CPU1_MD_SY/2288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:39:42.082 00 SCX_CPU1_MD_SY/2289         tbl_length[i,j] = {dataName}
21-228-13:39:42.082 00 SCX_CPU1_MD_SY/2290         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:39:42.082 00 SCX_CPU1_MD_SY/2291         tbl_delay[i,j] = {dataName}
21-228-13:39:42.082 00 SCX_CPU1_MD_SY/2292         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:39:42.082 00 SCX_CPU1_MD_SY/2293         tbl_offset[i,j] = {dataName}
21-228-13:39:42.082 00 SCX_CPU1_MD_SY/2294         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:39:42.082 00 SCX_CPU1_MD_SY/2295         tbl_symName[i,j] = {dataName}
21-228-13:39:42.082 00 SCX_CPU1_MD_SY/2296       enddo
21-228-13:39:42.082 00 SCX_CPU1_MD_SY/2287       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:39:42.086 00 SCX_CPU1_MD_SY/2288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:39:42.086 00 SCX_CPU1_MD_SY/2289         tbl_length[i,j] = {dataName}
21-228-13:39:42.086 00 SCX_CPU1_MD_SY/2290         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:39:42.086 00 SCX_CPU1_MD_SY/2291         tbl_delay[i,j] = {dataName}
21-228-13:39:42.086 00 SCX_CPU1_MD_SY/2292         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:39:42.086 00 SCX_CPU1_MD_SY/2293         tbl_offset[i,j] = {dataName}
21-228-13:39:42.086 00 SCX_CPU1_MD_SY/2294         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:39:42.086 00 SCX_CPU1_MD_SY/2295         tbl_symName[i,j] = {dataName}
21-228-13:39:42.086 00 SCX_CPU1_MD_SY/2296       enddo
21-228-13:39:42.087 00 SCX_CPU1_MD_SY/2287       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:39:42.087 00 SCX_CPU1_MD_SY/2288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:39:42.087 00 SCX_CPU1_MD_SY/2289         tbl_length[i,j] = {dataName}
21-228-13:39:42.087 00 SCX_CPU1_MD_SY/2290         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:39:42.087 00 SCX_CPU1_MD_SY/2291         tbl_delay[i,j] = {dataName}
21-228-13:39:42.087 00 SCX_CPU1_MD_SY/2292         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:39:42.087 00 SCX_CPU1_MD_SY/2293         tbl_offset[i,j] = {dataName}
21-228-13:39:42.087 00 SCX_CPU1_MD_SY/2294         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:39:42.087 00 SCX_CPU1_MD_SY/2295         tbl_symName[i,j] = {dataName}
21-228-13:39:42.088 00 SCX_CPU1_MD_SY/2296       enddo
21-228-13:39:42.088 00 SCX_CPU1_MD_SY/2287       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:39:42.088 00 SCX_CPU1_MD_SY/2288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:39:42.088 00 SCX_CPU1_MD_SY/2289         tbl_length[i,j] = {dataName}
21-228-13:39:42.088 00 SCX_CPU1_MD_SY/2290         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:39:42.096 00 SCX_CPU1_MD_SY/2291         tbl_delay[i,j] = {dataName}
21-228-13:39:42.096 00 SCX_CPU1_MD_SY/2292         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:39:42.096 00 SCX_CPU1_MD_SY/2293         tbl_offset[i,j] = {dataName}
21-228-13:39:42.097 00 SCX_CPU1_MD_SY/2294         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:39:42.097 00 SCX_CPU1_MD_SY/2295         tbl_symName[i,j] = {dataName}
21-228-13:39:42.097 00 SCX_CPU1_MD_SY/2296       enddo
21-228-13:39:42.097 00 SCX_CPU1_MD_SY/2287       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:39:42.097 00 SCX_CPU1_MD_SY/2288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:39:42.097 00 SCX_CPU1_MD_SY/2289         tbl_length[i,j] = {dataName}
21-228-13:39:42.097 00 SCX_CPU1_MD_SY/2290         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:39:42.097 00 SCX_CPU1_MD_SY/2291         tbl_delay[i,j] = {dataName}
21-228-13:39:42.098 00 SCX_CPU1_MD_SY/2292         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:39:42.098 00 SCX_CPU1_MD_SY/2293         tbl_offset[i,j] = {dataName}
21-228-13:39:42.098 00 SCX_CPU1_MD_SY/2294         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:39:42.098 00 SCX_CPU1_MD_SY/2295         tbl_symName[i,j] = {dataName}
21-228-13:39:42.098 00 SCX_CPU1_MD_SY/2296       enddo
21-228-13:39:42.098 00 SCX_CPU1_MD_SY/2287       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:39:42.098 00 SCX_CPU1_MD_SY/2288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:39:42.098 00 SCX_CPU1_MD_SY/2289         tbl_length[i,j] = {dataName}
21-228-13:39:42.098 00 SCX_CPU1_MD_SY/2290         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:39:42.099 00 SCX_CPU1_MD_SY/2291         tbl_delay[i,j] = {dataName}
21-228-13:39:42.099 00 SCX_CPU1_MD_SY/2292         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:39:42.101 00 SCX_CPU1_MD_SY/2293         tbl_offset[i,j] = {dataName}
21-228-13:39:42.101 00 SCX_CPU1_MD_SY/2294         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:39:42.101 00 SCX_CPU1_MD_SY/2295         tbl_symName[i,j] = {dataName}
21-228-13:39:42.101 00 SCX_CPU1_MD_SY/2296       enddo
21-228-13:39:42.101 00 SCX_CPU1_MD_SY/2287       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:39:42.101 00 SCX_CPU1_MD_SY/2288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:39:42.101 00 SCX_CPU1_MD_SY/2289         tbl_length[i,j] = {dataName}
21-228-13:39:42.102 00 SCX_CPU1_MD_SY/2290         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:39:42.102 00 SCX_CPU1_MD_SY/2291         tbl_delay[i,j] = {dataName}
21-228-13:39:42.102 00 SCX_CPU1_MD_SY/2292         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:39:42.102 00 SCX_CPU1_MD_SY/2293         tbl_offset[i,j] = {dataName}
21-228-13:39:42.102 00 SCX_CPU1_MD_SY/2294         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:39:42.102 00 SCX_CPU1_MD_SY/2295         tbl_symName[i,j] = {dataName}
21-228-13:39:42.102 00 SCX_CPU1_MD_SY/2296       enddo
21-228-13:39:42.102 00 SCX_CPU1_MD_SY/2287       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:39:42.102 00 SCX_CPU1_MD_SY/2297     enddo
21-228-13:39:42.103 00 SCX_CPU1_MD_SY/2248     for i = 1 to MD_NUM_DWELL_TABLES do
21-228-13:39:42.103 00 SCX_CPU1_MD_SY/2298     
21-228-13:39:42.103 00 SCX_CPU1_MD_SY/2299     write ";********************************************************************"
21-228-13:39:42.103 00     SPR-I:OPRO         ;********************************************************************
21-228-13:39:42.103 00 SCX_CPU1_MD_SY/2300     write ";  Step 4.1.2:  Send cFE Processor Reset command"
21-228-13:39:42.103 00     SPR-I:OPRO         ;  Step 4.1.2:  Send cFE Processor Reset command
21-228-13:39:42.103 00 SCX_CPU1_MD_SY/2301     write ";********************************************************************"
21-228-13:39:42.103 00     SPR-I:OPRO         ;********************************************************************
21-228-13:39:42.107 00 SCX_CPU1_MD_SY/2302     /SCX_CPU1_ES_PROCESSORRESET
21-228-13:39:42.119 00 SCX_CPU1_MD_SY/2303     wait 10
21-228-13:39:42.119 00     SPR-I:STTE         Wait mode - waiting 10 seconds ...
21-228-13:39:52.126 00 SCX_CPU1_MD_SY/2304     
21-228-13:39:52.127 00 SCX_CPU1_MD_SY/2305     close_data_center
21-228-13:39:52.127 00     SPR-I:STS          Loading file /s/opr/accounts/cfs_test/prc/clear_spacecraft_status.i
21-228-13:39:52.129 00     SPR-I:STS          Procedure CLEAR_SPACECRAFT_STATUS started
21-228-13:39:52.130 00 CLEAR_SPACECRA/2        ;
21-228-13:39:52.130 00 CLEAR_SPACECRA/3        local logging = %liv(log_procedure)
21-228-13:39:52.130 00 CLEAR_SPACECRA/4        %liv (log_procedure) = FALSE
21-228-13:39:52.147 00 CLEAR_SPACECRA/135      
21-228-13:39:52.148 00 CLEAR_SPACECRA/136      endproc
21-228-13:39:52.148 00     SPR-I:STS          Procedure CLEAR_SPACECRAFT_STATUS completed
21-228-13:39:52.209 00 SCX_CPU1_MD_SY/2306     wait 60
21-228-13:39:52.209 00     SPR-I:STTE         Wait mode - waiting 60 seconds ...
21-228-13:40:52.255 00 SCX_CPU1_MD_SY/2307     
21-228-13:40:52.255 00 SCX_CPU1_MD_SY/2308     cfe_startup {hostCPU}
21-228-13:40:52.262 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-228-13:41:02.273 00     SPR-I:STTE         WAIT UNTIL completed
21-228-13:41:02.330 00     SPR-I:STS          Loading file /s/opr/accounts/cfs_test/prc/send_that_to_command.i
21-228-13:41:02.331 00     SPR-I:STS          Procedure SEND_THAT_TO_COMMAND started
21-228-13:41:02.331 00 SEND_THAT_TO_C/2        ;
21-228-13:41:02.332 00 SEND_THAT_TO_C/3        local logging = %liv (log_procedure)
21-228-13:41:02.332 00 SEND_THAT_TO_C/4        %liv (log_procedure) = FALSE
21-228-13:41:02.336 00     SPR-I:OPRO         Sending: /SCX_CPU1_TO_OUTPUT_ENA gs582cfslab4
21-228-13:41:02.389 00 SEND_THAT_TO_C/83       
21-228-13:41:02.389 00 SEND_THAT_TO_C/84       endproc
21-228-13:41:02.389 00     SPR-I:STS          Procedure SEND_THAT_TO_COMMAND completed
21-228-13:41:02.389 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-228-13:41:02.963 00    TLMH-I:STS          58-012-14:19:33.016 INFO CPU=CPU1 APPNAME=TO_LAB_APP EVENT ID=3 TO telemetry output enabled for IP 192.168.1.101
21-228-13:41:06.394 00     SPR-I:STTE         WAIT UNTIL completed
21-228-13:41:06.395 00     SPR-I:STS          Loading file /s/opr/accounts/cfs_test/prc/fill_in_spacecraft_status.i
21-228-13:41:06.397 00     SPR-I:STS          Procedure FILL_IN_SPACECRAFT_STATUS started
21-228-13:41:06.398 00 FILL_IN_SPACEC/2        ;
21-228-13:41:06.398 00 FILL_IN_SPACEC/3        local logging = %liv (log_procedure)
21-228-13:41:06.398 00 FILL_IN_SPACEC/4        %liv (log_procedure) = FALSE
21-228-13:41:06.410 00 FILL_IN_SPACEC/152      
21-228-13:41:06.410 00 FILL_IN_SPACEC/153      endproc
21-228-13:41:06.410 00     SPR-I:STS          Procedure FILL_IN_SPACECRAFT_STATUS completed
21-228-13:41:06.412 00 SCX_CPU1_MD_SY/2309     wait 5
21-228-13:41:06.412 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-228-13:41:11.416 00 SCX_CPU1_MD_SY/2310     
21-228-13:41:11.416 00 SCX_CPU1_MD_SY/2311     goto step4_1_3
21-228-13:41:11.416 00 SCX_CPU1_MD_SY/2396     step4_1_3:
21-228-13:41:11.416 00 SCX_CPU1_MD_SY/2397     write ";  Enable DEBUG Event Messages "
21-228-13:41:11.416 00     SPR-I:OPRO         ;  Enable DEBUG Event Messages 
21-228-13:41:11.416 00 SCX_CPU1_MD_SY/2398     cmdcnt = SCX_CPU1_EVS_CMDPC + 2
21-228-13:41:11.417 00 SCX_CPU1_MD_SY/2399     
21-228-13:41:11.417 00 SCX_CPU1_MD_SY/2401     /SCX_CPU1_EVS_EnaAppEVTType Application=MDAppName DEBUG
21-228-13:41:11.432 00 SCX_CPU1_MD_SY/2402     wait 2
21-228-13:41:11.432 00     SPR-I:STTE         Wait mode - waiting 2 seconds ...
21-228-13:41:13.433 00 SCX_CPU1_MD_SY/2403     /SCX_CPU1_EVS_EnaAppEVTType Application="CFE_TBL" DEBUG
21-228-13:41:13.449 00 SCX_CPU1_MD_SY/2404     
21-228-13:41:13.449 00 SCX_CPU1_MD_SY/2405     ut_tlmwait SCX_CPU1_EVS_CMDPC, {cmdcnt}
21-228-13:41:13.462 00     SPR-I:STTE         WAIT UNTIL completed
21-228-13:41:13.466 00 SCX_CPU1_MD_SY/2406     if (UT_TW_Status = UT_Success) then
21-228-13:41:13.467 00 SCX_CPU1_MD_SY/2407       write "<*> Passed - Enable Debug events command sent properly."
21-228-13:41:13.467 00     SPR-I:OPRO         <*> Passed - Enable Debug events command sent properly.
21-228-13:41:13.467 00 SCX_CPU1_MD_SY/2410     endif
21-228-13:41:13.467 00 SCX_CPU1_MD_SY/2411     
21-228-13:41:13.467 00 SCX_CPU1_MD_SY/2412     write ";  Verify that the MD Housekeeping telemetry items are "
21-228-13:41:13.467 00     SPR-I:OPRO         ;  Verify that the MD Housekeeping telemetry items are 
21-228-13:41:13.467 00 SCX_CPU1_MD_SY/2413     write ";  initialized to zero (0). "
21-228-13:41:13.467 00     SPR-I:OPRO         ;  initialized to zero (0). 
21-228-13:41:13.468 00 SCX_CPU1_MD_SY/2414     
21-228-13:41:13.468 00 SCX_CPU1_MD_SY/2416     if (SCX_CPU1_MD_CMDPC = 0) AND (SCX_CPU1_MD_CMDEC = 0) THEN
21-228-13:41:13.468 00 SCX_CPU1_MD_SY/2417       write "<*> Passed (9000) - Housekeeping telemetry initialized properly."
21-228-13:41:13.468 00     SPR-I:OPRO         <*> Passed (9000) - Housekeeping telemetry initialized properly.
21-228-13:41:13.475 00 SCX_CPU1_MD_SY/2418       ut_setrequirements MD_9000, "P"
21-228-13:41:13.477 00 SCX_CPU1_MD_SY/2424     endif
21-228-13:41:13.477 00 SCX_CPU1_MD_SY/2425     
21-228-13:41:13.477 00 SCX_CPU1_MD_SY/2426     wait 5
21-228-13:41:13.477 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-228-13:41:18.481 00 SCX_CPU1_MD_SY/2427     
21-228-13:41:18.481 00 SCX_CPU1_MD_SY/2428     write ";*********************************************************************"
21-228-13:41:18.481 00     SPR-I:OPRO         ;*********************************************************************
21-228-13:41:18.481 00 SCX_CPU1_MD_SY/2429     write ";  Step 4.1.3: Verify that each MD dwell load table was restored.  "
21-228-13:41:18.481 00     SPR-I:OPRO         ;  Step 4.1.3: Verify that each MD dwell load table was restored.  
21-228-13:41:18.481 00 SCX_CPU1_MD_SY/2430     write ";*********************************************************************"
21-228-13:41:18.482 00     SPR-I:OPRO         ;*********************************************************************
21-228-13:41:18.482 00 SCX_CPU1_MD_SY/2431     FOR i = 1 to MD_NUM_DWELL_TABLES DO
21-228-13:41:18.482 00 SCX_CPU1_MD_SY/2432       ; Dump the dwell table
21-228-13:41:18.482 00 SCX_CPU1_MD_SY/2433       ut_setupevents SCX, CPU1, CFE_TBL, CFE_TBL_WRITE_DUMP_INF_EID, INFO, 1
21-228-13:41:18.489 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:41:18.489 00     SPR-I:OPRO         ; Setup event 1 with CFE_TBL INFO 14
21-228-13:41:18.489 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:41:18.491 00 SCX_CPU1_MD_SY/2434     
21-228-13:41:18.491 00 SCX_CPU1_MD_SY/2435       tableName = MDAppName & ".DWELL_TABLE" & i
21-228-13:41:18.491 00 SCX_CPU1_MD_SY/2436       dumpFileName = "cpu1_tbl" & i & "symdmp413"
21-228-13:41:18.492 00 SCX_CPU1_MD_SY/2437       if (i = 1) then
21-228-13:41:18.492 00 SCX_CPU1_MD_SY/2438         loadPktId = dwell_tbl1_load_pkt
21-228-13:41:18.492 00 SCX_CPU1_MD_SY/2445       endif
21-228-13:41:18.492 00 SCX_CPU1_MD_SY/2446     
21-228-13:41:18.492 00 SCX_CPU1_MD_SY/2447       cmdcnt = SCX_CPU1_TBL_CMDPC+1
21-228-13:41:18.492 00 SCX_CPU1_MD_SY/2448     
21-228-13:41:18.493 00 SCX_CPU1_MD_SY/2449       s get_tbl_to_cvt (ramDir,tableName,"A",dumpFileName,hostCPU,loadPktId)
21-228-13:41:18.494 00     SPR-I:STS          Loading file /s/opr/accounts/cfs_test/prc/get_tbl_to_cvt.i
21-228-13:41:18.496 00     SPR-I:STS          Procedure GET_TBL_TO_CVT started
21-228-13:41:18.497 00 GET_TBL_TO_CVT/2        ;
21-228-13:41:18.497 00 GET_TBL_TO_CVT/3        local logging = %liv (log_procedure)
21-228-13:41:18.497 00 GET_TBL_TO_CVT/4        %liv (log_procedure) = FALSE
21-228-13:41:18.515 00     SPR-I:OPRO         Sending Command: /SCX_CPU1_TBL_DUMP ACTIVE DTABLENAME="MD.DWELL_TABLE1" DFILENAME="/ram/cpu1_tbl1symdmp413"
21-228-13:41:18.528 00     SPR-I:STTE         Wait mode - waiting 15 seconds ...
21-228-13:41:18.963 00    TLMH-I:STS          58-012-14:19:49.502 INFO CPU=CPU1 APPNAME=CFE_TBL EVENT ID=14 Successfully dumped Table 'MD.DWELL_TABLE1' to '/ram/cpu1_tbl1symdmp413'
21-228-13:41:33.539 00     SPR-I:OPRO         
21-228-13:41:33.539 00     SPR-I:OPRO            The TBLNAME is: MD.DWELL_TABLE1
21-228-13:41:33.539 00     SPR-I:OPRO               The APID is: P0FA8
21-228-13:41:33.540 00     SPR-I:OPRO                The CPU is: CPU3
21-228-13:41:33.540 00     SPR-I:OPRO         The IP Address is: 192.168.1.8
21-228-13:41:33.544 00     SPR-I:OPRO         The perl command is: perl /s/opr/accounts/global/tools/ftp.pl RAM:0 cpu1_tbl1symdmp413 cpu1_tbl1symdmp413 binary 192.168.1.8
21-228-13:41:33.710 00     SPR-I:OPRO         Return code from ftp_file.pl: 0
21-228-13:41:33.710 00     SPR-I:STTE         Wait mode - waiting 15 seconds ...
21-228-13:41:48.721 00     SPR-I:OPRO         
21-228-13:41:48.766 00     SPR-I:OPRO         The unix command is cvt -ws file_list[4008].file_write_time "`date +%y-%j-%T -r /s/opr/accounts/cfs_test/image/cpu1_tbl1symdmp413`"
21-228-13:41:48.767 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-228-13:41:53.771 00 GET_TBL_TO_CVT/238      
21-228-13:41:53.771 00 GET_TBL_TO_CVT/239      ENDPROC
21-228-13:41:53.771 00     SPR-I:STS          Procedure GET_TBL_TO_CVT completed
21-228-13:41:53.774 00 SCX_CPU1_MD_SY/2450     
21-228-13:41:53.774 00 SCX_CPU1_MD_SY/2451       ut_tlmwait SCX_CPU1_TBL_CMDPC, {cmdcnt}
21-228-13:41:53.780 00     SPR-I:STTE         WAIT UNTIL completed
21-228-13:41:53.781 00 SCX_CPU1_MD_SY/2452       if (UT_TW_Status <> UT_Success) then
21-228-13:41:53.781 00 SCX_CPU1_MD_SY/2454       endif
21-228-13:41:53.781 00 SCX_CPU1_MD_SY/2455     
21-228-13:41:53.781 00 SCX_CPU1_MD_SY/2456       ; Check for event message
21-228-13:41:53.781 00 SCX_CPU1_MD_SY/2457       if (SCX_CPU1_find_event[1].num_found_messages != 1) then
21-228-13:41:53.781 00 SCX_CPU1_MD_SY/2461       endif
21-228-13:41:53.781 00 SCX_CPU1_MD_SY/2462     
21-228-13:41:53.781 00 SCX_CPU1_MD_SY/2463       passed = 1
21-228-13:41:53.781 00 SCX_CPU1_MD_SY/2465       dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Enabled"
21-228-13:41:53.781 00 SCX_CPU1_MD_SY/2466       if (tbl_enaFlag[i] <> {dataName}) then
21-228-13:41:53.781 00 SCX_CPU1_MD_SY/2469       endif 
21-228-13:41:53.781 00 SCX_CPU1_MD_SY/2470     
21-228-13:41:53.781 00 SCX_CPU1_MD_SY/2471       dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Signature"
21-228-13:41:53.781 00 SCX_CPU1_MD_SY/2472       if (tbl_signature[i] <> {dataName}) then
21-228-13:41:53.782 00 SCX_CPU1_MD_SY/2475       endif 
21-228-13:41:53.782 00 SCX_CPU1_MD_SY/2476     
21-228-13:41:53.796 00 SCX_CPU1_MD_SY/2478       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:41:53.796 00 SCX_CPU1_MD_SY/2479         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:41:53.796 00 SCX_CPU1_MD_SY/2480         if (tbl_length[i,j] <> {dataName}) then
21-228-13:41:53.796 00 SCX_CPU1_MD_SY/2483         endif 
21-228-13:41:53.796 00 SCX_CPU1_MD_SY/2484     
21-228-13:41:53.796 00 SCX_CPU1_MD_SY/2485         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:41:53.796 00 SCX_CPU1_MD_SY/2486         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:41:53.796 00 SCX_CPU1_MD_SY/2489         endif 
21-228-13:41:53.796 00 SCX_CPU1_MD_SY/2490     
21-228-13:41:53.796 00 SCX_CPU1_MD_SY/2491         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:41:53.796 00 SCX_CPU1_MD_SY/2492         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:41:53.797 00 SCX_CPU1_MD_SY/2495         endif 
21-228-13:41:53.797 00 SCX_CPU1_MD_SY/2496     
21-228-13:41:53.797 00 SCX_CPU1_MD_SY/2497         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:41:53.797 00 SCX_CPU1_MD_SY/2498         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:41:53.797 00 SCX_CPU1_MD_SY/2501         endif 
21-228-13:41:53.797 00 SCX_CPU1_MD_SY/2502       enddo
21-228-13:41:53.797 00 SCX_CPU1_MD_SY/2478       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:41:53.797 00 SCX_CPU1_MD_SY/2479         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:41:53.797 00 SCX_CPU1_MD_SY/2480         if (tbl_length[i,j] <> {dataName}) then
21-228-13:41:53.797 00 SCX_CPU1_MD_SY/2483         endif 
21-228-13:41:53.797 00 SCX_CPU1_MD_SY/2484     
21-228-13:41:53.798 00 SCX_CPU1_MD_SY/2485         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:41:53.798 00 SCX_CPU1_MD_SY/2486         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:41:53.798 00 SCX_CPU1_MD_SY/2489         endif 
21-228-13:41:53.798 00 SCX_CPU1_MD_SY/2490     
21-228-13:41:53.798 00 SCX_CPU1_MD_SY/2491         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:41:53.798 00 SCX_CPU1_MD_SY/2492         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:41:53.798 00 SCX_CPU1_MD_SY/2495         endif 
21-228-13:41:53.798 00 SCX_CPU1_MD_SY/2496     
21-228-13:41:53.798 00 SCX_CPU1_MD_SY/2497         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:41:53.798 00 SCX_CPU1_MD_SY/2498         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:41:53.798 00 SCX_CPU1_MD_SY/2501         endif 
21-228-13:41:53.798 00 SCX_CPU1_MD_SY/2502       enddo
21-228-13:41:53.798 00 SCX_CPU1_MD_SY/2478       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:41:53.798 00 SCX_CPU1_MD_SY/2479         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:41:53.799 00 SCX_CPU1_MD_SY/2480         if (tbl_length[i,j] <> {dataName}) then
21-228-13:41:53.800 00 SCX_CPU1_MD_SY/2483         endif 
21-228-13:41:53.800 00 SCX_CPU1_MD_SY/2484     
21-228-13:41:53.800 00 SCX_CPU1_MD_SY/2485         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:41:53.800 00 SCX_CPU1_MD_SY/2486         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:41:53.800 00 SCX_CPU1_MD_SY/2489         endif 
21-228-13:41:53.800 00 SCX_CPU1_MD_SY/2490     
21-228-13:41:53.800 00 SCX_CPU1_MD_SY/2491         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:41:53.800 00 SCX_CPU1_MD_SY/2492         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:41:53.800 00 SCX_CPU1_MD_SY/2495         endif 
21-228-13:41:53.800 00 SCX_CPU1_MD_SY/2496     
21-228-13:41:53.800 00 SCX_CPU1_MD_SY/2497         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:41:53.800 00 SCX_CPU1_MD_SY/2498         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:41:53.800 00 SCX_CPU1_MD_SY/2501         endif 
21-228-13:41:53.800 00 SCX_CPU1_MD_SY/2502       enddo
21-228-13:41:53.801 00 SCX_CPU1_MD_SY/2478       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:41:53.801 00 SCX_CPU1_MD_SY/2479         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:41:53.801 00 SCX_CPU1_MD_SY/2480         if (tbl_length[i,j] <> {dataName}) then
21-228-13:41:53.801 00 SCX_CPU1_MD_SY/2483         endif 
21-228-13:41:53.801 00 SCX_CPU1_MD_SY/2484     
21-228-13:41:53.801 00 SCX_CPU1_MD_SY/2485         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:41:53.801 00 SCX_CPU1_MD_SY/2486         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:41:53.801 00 SCX_CPU1_MD_SY/2489         endif 
21-228-13:41:53.801 00 SCX_CPU1_MD_SY/2490     
21-228-13:41:53.801 00 SCX_CPU1_MD_SY/2491         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:41:53.801 00 SCX_CPU1_MD_SY/2492         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:41:53.801 00 SCX_CPU1_MD_SY/2495         endif 
21-228-13:41:53.801 00 SCX_CPU1_MD_SY/2496     
21-228-13:41:53.801 00 SCX_CPU1_MD_SY/2497         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:41:53.801 00 SCX_CPU1_MD_SY/2498         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:41:53.802 00 SCX_CPU1_MD_SY/2501         endif 
21-228-13:41:53.808 00 SCX_CPU1_MD_SY/2502       enddo
21-228-13:41:53.809 00 SCX_CPU1_MD_SY/2478       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:41:53.809 00 SCX_CPU1_MD_SY/2479         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:41:53.809 00 SCX_CPU1_MD_SY/2480         if (tbl_length[i,j] <> {dataName}) then
21-228-13:41:53.809 00 SCX_CPU1_MD_SY/2483         endif 
21-228-13:41:53.809 00 SCX_CPU1_MD_SY/2484     
21-228-13:41:53.809 00 SCX_CPU1_MD_SY/2485         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:41:53.809 00 SCX_CPU1_MD_SY/2486         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:41:53.809 00 SCX_CPU1_MD_SY/2489         endif 
21-228-13:41:53.809 00 SCX_CPU1_MD_SY/2490     
21-228-13:41:53.809 00 SCX_CPU1_MD_SY/2491         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:41:53.809 00 SCX_CPU1_MD_SY/2492         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:41:53.809 00 SCX_CPU1_MD_SY/2495         endif 
21-228-13:41:53.810 00 SCX_CPU1_MD_SY/2496     
21-228-13:41:53.810 00 SCX_CPU1_MD_SY/2497         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:41:53.810 00 SCX_CPU1_MD_SY/2498         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:41:53.810 00 SCX_CPU1_MD_SY/2501         endif 
21-228-13:41:53.810 00 SCX_CPU1_MD_SY/2502       enddo
21-228-13:41:53.810 00 SCX_CPU1_MD_SY/2478       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:41:53.810 00 SCX_CPU1_MD_SY/2479         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:41:53.810 00 SCX_CPU1_MD_SY/2480         if (tbl_length[i,j] <> {dataName}) then
21-228-13:41:53.810 00 SCX_CPU1_MD_SY/2483         endif 
21-228-13:41:53.810 00 SCX_CPU1_MD_SY/2484     
21-228-13:41:53.811 00 SCX_CPU1_MD_SY/2485         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:41:53.811 00 SCX_CPU1_MD_SY/2486         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:41:53.811 00 SCX_CPU1_MD_SY/2489         endif 
21-228-13:41:53.811 00 SCX_CPU1_MD_SY/2490     
21-228-13:41:53.811 00 SCX_CPU1_MD_SY/2491         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:41:53.811 00 SCX_CPU1_MD_SY/2492         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:41:53.811 00 SCX_CPU1_MD_SY/2495         endif 
21-228-13:41:53.811 00 SCX_CPU1_MD_SY/2496     
21-228-13:41:53.811 00 SCX_CPU1_MD_SY/2497         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:41:53.811 00 SCX_CPU1_MD_SY/2498         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:41:53.811 00 SCX_CPU1_MD_SY/2501         endif 
21-228-13:41:53.811 00 SCX_CPU1_MD_SY/2502       enddo
21-228-13:41:53.812 00 SCX_CPU1_MD_SY/2478       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:41:53.812 00 SCX_CPU1_MD_SY/2479         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:41:53.812 00 SCX_CPU1_MD_SY/2480         if (tbl_length[i,j] <> {dataName}) then
21-228-13:41:53.812 00 SCX_CPU1_MD_SY/2483         endif 
21-228-13:41:53.812 00 SCX_CPU1_MD_SY/2484     
21-228-13:41:53.812 00 SCX_CPU1_MD_SY/2485         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:41:53.812 00 SCX_CPU1_MD_SY/2486         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:41:53.812 00 SCX_CPU1_MD_SY/2489         endif 
21-228-13:41:53.812 00 SCX_CPU1_MD_SY/2490     
21-228-13:41:53.812 00 SCX_CPU1_MD_SY/2491         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:41:53.813 00 SCX_CPU1_MD_SY/2492         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:41:53.813 00 SCX_CPU1_MD_SY/2495         endif 
21-228-13:41:53.817 00 SCX_CPU1_MD_SY/2496     
21-228-13:41:53.817 00 SCX_CPU1_MD_SY/2497         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:41:53.817 00 SCX_CPU1_MD_SY/2498         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:41:53.817 00 SCX_CPU1_MD_SY/2501         endif 
21-228-13:41:53.817 00 SCX_CPU1_MD_SY/2502       enddo
21-228-13:41:53.817 00 SCX_CPU1_MD_SY/2478       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:41:53.818 00 SCX_CPU1_MD_SY/2479         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:41:53.818 00 SCX_CPU1_MD_SY/2480         if (tbl_length[i,j] <> {dataName}) then
21-228-13:41:53.818 00 SCX_CPU1_MD_SY/2483         endif 
21-228-13:41:53.818 00 SCX_CPU1_MD_SY/2484     
21-228-13:41:53.818 00 SCX_CPU1_MD_SY/2485         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:41:53.818 00 SCX_CPU1_MD_SY/2486         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:41:53.818 00 SCX_CPU1_MD_SY/2489         endif 
21-228-13:41:53.818 00 SCX_CPU1_MD_SY/2490     
21-228-13:41:53.818 00 SCX_CPU1_MD_SY/2491         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:41:53.818 00 SCX_CPU1_MD_SY/2492         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:41:53.818 00 SCX_CPU1_MD_SY/2495         endif 
21-228-13:41:53.818 00 SCX_CPU1_MD_SY/2496     
21-228-13:41:53.818 00 SCX_CPU1_MD_SY/2497         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:41:53.819 00 SCX_CPU1_MD_SY/2498         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:41:53.819 00 SCX_CPU1_MD_SY/2501         endif 
21-228-13:41:53.819 00 SCX_CPU1_MD_SY/2502       enddo
21-228-13:41:53.819 00 SCX_CPU1_MD_SY/2478       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:41:53.819 00 SCX_CPU1_MD_SY/2479         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:41:53.819 00 SCX_CPU1_MD_SY/2480         if (tbl_length[i,j] <> {dataName}) then
21-228-13:41:53.819 00 SCX_CPU1_MD_SY/2483         endif 
21-228-13:41:53.819 00 SCX_CPU1_MD_SY/2484     
21-228-13:41:53.819 00 SCX_CPU1_MD_SY/2485         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:41:53.820 00 SCX_CPU1_MD_SY/2486         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:41:53.820 00 SCX_CPU1_MD_SY/2489         endif 
21-228-13:41:53.820 00 SCX_CPU1_MD_SY/2490     
21-228-13:41:53.820 00 SCX_CPU1_MD_SY/2491         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:41:53.820 00 SCX_CPU1_MD_SY/2492         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:41:53.820 00 SCX_CPU1_MD_SY/2495         endif 
21-228-13:41:53.820 00 SCX_CPU1_MD_SY/2496     
21-228-13:41:53.820 00 SCX_CPU1_MD_SY/2497         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:41:53.820 00 SCX_CPU1_MD_SY/2498         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:41:53.820 00 SCX_CPU1_MD_SY/2501         endif 
21-228-13:41:53.820 00 SCX_CPU1_MD_SY/2502       enddo
21-228-13:41:53.821 00 SCX_CPU1_MD_SY/2478       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:41:53.821 00 SCX_CPU1_MD_SY/2479         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:41:53.827 00 SCX_CPU1_MD_SY/2480         if (tbl_length[i,j] <> {dataName}) then
21-228-13:41:53.827 00 SCX_CPU1_MD_SY/2483         endif 
21-228-13:41:53.827 00 SCX_CPU1_MD_SY/2484     
21-228-13:41:53.827 00 SCX_CPU1_MD_SY/2485         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:41:53.827 00 SCX_CPU1_MD_SY/2486         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:41:53.827 00 SCX_CPU1_MD_SY/2489         endif 
21-228-13:41:53.827 00 SCX_CPU1_MD_SY/2490     
21-228-13:41:53.827 00 SCX_CPU1_MD_SY/2491         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:41:53.827 00 SCX_CPU1_MD_SY/2492         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:41:53.827 00 SCX_CPU1_MD_SY/2495         endif 
21-228-13:41:53.827 00 SCX_CPU1_MD_SY/2496     
21-228-13:41:53.827 00 SCX_CPU1_MD_SY/2497         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:41:53.827 00 SCX_CPU1_MD_SY/2498         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:41:53.827 00 SCX_CPU1_MD_SY/2501         endif 
21-228-13:41:53.828 00 SCX_CPU1_MD_SY/2502       enddo
21-228-13:41:53.828 00 SCX_CPU1_MD_SY/2478       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:41:53.828 00 SCX_CPU1_MD_SY/2479         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:41:53.828 00 SCX_CPU1_MD_SY/2480         if (tbl_length[i,j] <> {dataName}) then
21-228-13:41:53.828 00 SCX_CPU1_MD_SY/2483         endif 
21-228-13:41:53.828 00 SCX_CPU1_MD_SY/2484     
21-228-13:41:53.828 00 SCX_CPU1_MD_SY/2485         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:41:53.828 00 SCX_CPU1_MD_SY/2486         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:41:53.828 00 SCX_CPU1_MD_SY/2489         endif 
21-228-13:41:53.836 00 SCX_CPU1_MD_SY/2490     
21-228-13:41:53.836 00 SCX_CPU1_MD_SY/2491         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:41:53.836 00 SCX_CPU1_MD_SY/2492         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:41:53.836 00 SCX_CPU1_MD_SY/2495         endif 
21-228-13:41:53.836 00 SCX_CPU1_MD_SY/2496     
21-228-13:41:53.836 00 SCX_CPU1_MD_SY/2497         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:41:53.837 00 SCX_CPU1_MD_SY/2498         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:41:53.837 00 SCX_CPU1_MD_SY/2501         endif 
21-228-13:41:53.837 00 SCX_CPU1_MD_SY/2502       enddo
21-228-13:41:53.837 00 SCX_CPU1_MD_SY/2478       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:41:53.837 00 SCX_CPU1_MD_SY/2479         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:41:53.837 00 SCX_CPU1_MD_SY/2480         if (tbl_length[i,j] <> {dataName}) then
21-228-13:41:53.837 00 SCX_CPU1_MD_SY/2483         endif 
21-228-13:41:53.837 00 SCX_CPU1_MD_SY/2484     
21-228-13:41:53.837 00 SCX_CPU1_MD_SY/2485         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:41:53.838 00 SCX_CPU1_MD_SY/2486         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:41:53.838 00 SCX_CPU1_MD_SY/2489         endif 
21-228-13:41:53.838 00 SCX_CPU1_MD_SY/2490     
21-228-13:41:53.838 00 SCX_CPU1_MD_SY/2491         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:41:53.838 00 SCX_CPU1_MD_SY/2492         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:41:53.838 00 SCX_CPU1_MD_SY/2495         endif 
21-228-13:41:53.838 00 SCX_CPU1_MD_SY/2496     
21-228-13:41:53.838 00 SCX_CPU1_MD_SY/2497         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:41:53.838 00 SCX_CPU1_MD_SY/2498         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:41:53.838 00 SCX_CPU1_MD_SY/2501         endif 
21-228-13:41:53.842 00 SCX_CPU1_MD_SY/2502       enddo
21-228-13:41:53.843 00 SCX_CPU1_MD_SY/2478       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:41:53.843 00 SCX_CPU1_MD_SY/2479         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:41:53.843 00 SCX_CPU1_MD_SY/2480         if (tbl_length[i,j] <> {dataName}) then
21-228-13:41:53.843 00 SCX_CPU1_MD_SY/2483         endif 
21-228-13:41:53.843 00 SCX_CPU1_MD_SY/2484     
21-228-13:41:53.843 00 SCX_CPU1_MD_SY/2485         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:41:53.843 00 SCX_CPU1_MD_SY/2486         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:41:53.843 00 SCX_CPU1_MD_SY/2489         endif 
21-228-13:41:53.843 00 SCX_CPU1_MD_SY/2490     
21-228-13:41:53.843 00 SCX_CPU1_MD_SY/2491         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:41:53.843 00 SCX_CPU1_MD_SY/2492         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:41:53.843 00 SCX_CPU1_MD_SY/2495         endif 
21-228-13:41:53.843 00 SCX_CPU1_MD_SY/2496     
21-228-13:41:53.843 00 SCX_CPU1_MD_SY/2497         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:41:53.843 00 SCX_CPU1_MD_SY/2498         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:41:53.844 00 SCX_CPU1_MD_SY/2501         endif 
21-228-13:41:53.844 00 SCX_CPU1_MD_SY/2502       enddo
21-228-13:41:53.844 00 SCX_CPU1_MD_SY/2478       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:41:53.844 00 SCX_CPU1_MD_SY/2479         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:41:53.844 00 SCX_CPU1_MD_SY/2480         if (tbl_length[i,j] <> {dataName}) then
21-228-13:41:53.844 00 SCX_CPU1_MD_SY/2483         endif 
21-228-13:41:53.844 00 SCX_CPU1_MD_SY/2484     
21-228-13:41:53.844 00 SCX_CPU1_MD_SY/2485         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:41:53.849 00 SCX_CPU1_MD_SY/2486         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:41:53.849 00 SCX_CPU1_MD_SY/2489         endif 
21-228-13:41:53.849 00 SCX_CPU1_MD_SY/2490     
21-228-13:41:53.849 00 SCX_CPU1_MD_SY/2491         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:41:53.849 00 SCX_CPU1_MD_SY/2492         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:41:53.849 00 SCX_CPU1_MD_SY/2495         endif 
21-228-13:41:53.849 00 SCX_CPU1_MD_SY/2496     
21-228-13:41:53.850 00 SCX_CPU1_MD_SY/2497         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:41:53.850 00 SCX_CPU1_MD_SY/2498         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:41:53.850 00 SCX_CPU1_MD_SY/2501         endif 
21-228-13:41:53.850 00 SCX_CPU1_MD_SY/2502       enddo
21-228-13:41:53.850 00 SCX_CPU1_MD_SY/2478       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:41:53.850 00 SCX_CPU1_MD_SY/2479         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:41:53.850 00 SCX_CPU1_MD_SY/2480         if (tbl_length[i,j] <> {dataName}) then
21-228-13:41:53.850 00 SCX_CPU1_MD_SY/2483         endif 
21-228-13:41:53.850 00 SCX_CPU1_MD_SY/2484     
21-228-13:41:53.851 00 SCX_CPU1_MD_SY/2485         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:41:53.851 00 SCX_CPU1_MD_SY/2486         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:41:53.851 00 SCX_CPU1_MD_SY/2489         endif 
21-228-13:41:53.851 00 SCX_CPU1_MD_SY/2490     
21-228-13:41:53.851 00 SCX_CPU1_MD_SY/2491         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:41:53.851 00 SCX_CPU1_MD_SY/2492         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:41:53.851 00 SCX_CPU1_MD_SY/2495         endif 
21-228-13:41:53.851 00 SCX_CPU1_MD_SY/2496     
21-228-13:41:53.851 00 SCX_CPU1_MD_SY/2497         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:41:53.851 00 SCX_CPU1_MD_SY/2498         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:41:53.851 00 SCX_CPU1_MD_SY/2501         endif 
21-228-13:41:53.851 00 SCX_CPU1_MD_SY/2502       enddo
21-228-13:41:53.852 00 SCX_CPU1_MD_SY/2478       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:41:53.852 00 SCX_CPU1_MD_SY/2479         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:41:53.852 00 SCX_CPU1_MD_SY/2480         if (tbl_length[i,j] <> {dataName}) then
21-228-13:41:53.852 00 SCX_CPU1_MD_SY/2483         endif 
21-228-13:41:53.852 00 SCX_CPU1_MD_SY/2484     
21-228-13:41:53.852 00 SCX_CPU1_MD_SY/2485         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:41:53.852 00 SCX_CPU1_MD_SY/2486         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:41:53.852 00 SCX_CPU1_MD_SY/2489         endif 
21-228-13:41:53.852 00 SCX_CPU1_MD_SY/2490     
21-228-13:41:53.852 00 SCX_CPU1_MD_SY/2491         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:41:53.852 00 SCX_CPU1_MD_SY/2492         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:41:53.852 00 SCX_CPU1_MD_SY/2495         endif 
21-228-13:41:53.857 00 SCX_CPU1_MD_SY/2496     
21-228-13:41:53.857 00 SCX_CPU1_MD_SY/2497         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:41:53.857 00 SCX_CPU1_MD_SY/2498         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:41:53.857 00 SCX_CPU1_MD_SY/2501         endif 
21-228-13:41:53.857 00 SCX_CPU1_MD_SY/2502       enddo
21-228-13:41:53.858 00 SCX_CPU1_MD_SY/2478       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:41:53.858 00 SCX_CPU1_MD_SY/2479         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:41:53.858 00 SCX_CPU1_MD_SY/2480         if (tbl_length[i,j] <> {dataName}) then
21-228-13:41:53.858 00 SCX_CPU1_MD_SY/2483         endif 
21-228-13:41:53.858 00 SCX_CPU1_MD_SY/2484     
21-228-13:41:53.858 00 SCX_CPU1_MD_SY/2485         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:41:53.858 00 SCX_CPU1_MD_SY/2486         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:41:53.858 00 SCX_CPU1_MD_SY/2489         endif 
21-228-13:41:53.858 00 SCX_CPU1_MD_SY/2490     
21-228-13:41:53.858 00 SCX_CPU1_MD_SY/2491         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:41:53.858 00 SCX_CPU1_MD_SY/2492         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:41:53.859 00 SCX_CPU1_MD_SY/2495         endif 
21-228-13:41:53.859 00 SCX_CPU1_MD_SY/2496     
21-228-13:41:53.859 00 SCX_CPU1_MD_SY/2497         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:41:53.859 00 SCX_CPU1_MD_SY/2498         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:41:53.859 00 SCX_CPU1_MD_SY/2501         endif 
21-228-13:41:53.859 00 SCX_CPU1_MD_SY/2502       enddo
21-228-13:41:53.859 00 SCX_CPU1_MD_SY/2478       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:41:53.859 00 SCX_CPU1_MD_SY/2479         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:41:53.864 00 SCX_CPU1_MD_SY/2480         if (tbl_length[i,j] <> {dataName}) then
21-228-13:41:53.864 00 SCX_CPU1_MD_SY/2483         endif 
21-228-13:41:53.864 00 SCX_CPU1_MD_SY/2484     
21-228-13:41:53.864 00 SCX_CPU1_MD_SY/2485         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:41:53.864 00 SCX_CPU1_MD_SY/2486         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:41:53.864 00 SCX_CPU1_MD_SY/2489         endif 
21-228-13:41:53.864 00 SCX_CPU1_MD_SY/2490     
21-228-13:41:53.864 00 SCX_CPU1_MD_SY/2491         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:41:53.864 00 SCX_CPU1_MD_SY/2492         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:41:53.864 00 SCX_CPU1_MD_SY/2495         endif 
21-228-13:41:53.864 00 SCX_CPU1_MD_SY/2496     
21-228-13:41:53.864 00 SCX_CPU1_MD_SY/2497         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:41:53.865 00 SCX_CPU1_MD_SY/2498         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:41:53.865 00 SCX_CPU1_MD_SY/2501         endif 
21-228-13:41:53.865 00 SCX_CPU1_MD_SY/2502       enddo
21-228-13:41:53.865 00 SCX_CPU1_MD_SY/2478       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:41:53.865 00 SCX_CPU1_MD_SY/2479         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:41:53.865 00 SCX_CPU1_MD_SY/2480         if (tbl_length[i,j] <> {dataName}) then
21-228-13:41:53.865 00 SCX_CPU1_MD_SY/2483         endif 
21-228-13:41:53.865 00 SCX_CPU1_MD_SY/2484     
21-228-13:41:53.865 00 SCX_CPU1_MD_SY/2485         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:41:53.866 00 SCX_CPU1_MD_SY/2486         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:41:53.866 00 SCX_CPU1_MD_SY/2489         endif 
21-228-13:41:53.870 00 SCX_CPU1_MD_SY/2490     
21-228-13:41:53.870 00 SCX_CPU1_MD_SY/2491         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:41:53.870 00 SCX_CPU1_MD_SY/2492         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:41:53.870 00 SCX_CPU1_MD_SY/2495         endif 
21-228-13:41:53.870 00 SCX_CPU1_MD_SY/2496     
21-228-13:41:53.870 00 SCX_CPU1_MD_SY/2497         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:41:53.871 00 SCX_CPU1_MD_SY/2498         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:41:53.871 00 SCX_CPU1_MD_SY/2501         endif 
21-228-13:41:53.871 00 SCX_CPU1_MD_SY/2502       enddo
21-228-13:41:53.871 00 SCX_CPU1_MD_SY/2478       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:41:53.871 00 SCX_CPU1_MD_SY/2479         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:41:53.871 00 SCX_CPU1_MD_SY/2480         if (tbl_length[i,j] <> {dataName}) then
21-228-13:41:53.871 00 SCX_CPU1_MD_SY/2483         endif 
21-228-13:41:53.871 00 SCX_CPU1_MD_SY/2484     
21-228-13:41:53.871 00 SCX_CPU1_MD_SY/2485         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:41:53.872 00 SCX_CPU1_MD_SY/2486         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:41:53.872 00 SCX_CPU1_MD_SY/2489         endif 
21-228-13:41:53.872 00 SCX_CPU1_MD_SY/2490     
21-228-13:41:53.872 00 SCX_CPU1_MD_SY/2491         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:41:53.872 00 SCX_CPU1_MD_SY/2492         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:41:53.872 00 SCX_CPU1_MD_SY/2495         endif 
21-228-13:41:53.872 00 SCX_CPU1_MD_SY/2496     
21-228-13:41:53.872 00 SCX_CPU1_MD_SY/2497         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:41:53.872 00 SCX_CPU1_MD_SY/2498         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:41:53.877 00 SCX_CPU1_MD_SY/2501         endif 
21-228-13:41:53.877 00 SCX_CPU1_MD_SY/2502       enddo
21-228-13:41:53.877 00 SCX_CPU1_MD_SY/2478       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:41:53.877 00 SCX_CPU1_MD_SY/2479         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:41:53.877 00 SCX_CPU1_MD_SY/2480         if (tbl_length[i,j] <> {dataName}) then
21-228-13:41:53.877 00 SCX_CPU1_MD_SY/2483         endif 
21-228-13:41:53.877 00 SCX_CPU1_MD_SY/2484     
21-228-13:41:53.877 00 SCX_CPU1_MD_SY/2485         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:41:53.878 00 SCX_CPU1_MD_SY/2486         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:41:53.878 00 SCX_CPU1_MD_SY/2489         endif 
21-228-13:41:53.878 00 SCX_CPU1_MD_SY/2490     
21-228-13:41:53.878 00 SCX_CPU1_MD_SY/2491         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:41:53.878 00 SCX_CPU1_MD_SY/2492         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:41:53.878 00 SCX_CPU1_MD_SY/2495         endif 
21-228-13:41:53.878 00 SCX_CPU1_MD_SY/2496     
21-228-13:41:53.878 00 SCX_CPU1_MD_SY/2497         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:41:53.878 00 SCX_CPU1_MD_SY/2498         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:41:53.878 00 SCX_CPU1_MD_SY/2501         endif 
21-228-13:41:53.878 00 SCX_CPU1_MD_SY/2502       enddo
21-228-13:41:53.879 00 SCX_CPU1_MD_SY/2478       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:41:53.879 00 SCX_CPU1_MD_SY/2479         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:41:53.879 00 SCX_CPU1_MD_SY/2480         if (tbl_length[i,j] <> {dataName}) then
21-228-13:41:53.879 00 SCX_CPU1_MD_SY/2483         endif 
21-228-13:41:53.879 00 SCX_CPU1_MD_SY/2484     
21-228-13:41:53.879 00 SCX_CPU1_MD_SY/2485         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:41:53.884 00 SCX_CPU1_MD_SY/2486         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:41:53.884 00 SCX_CPU1_MD_SY/2489         endif 
21-228-13:41:53.884 00 SCX_CPU1_MD_SY/2490     
21-228-13:41:53.884 00 SCX_CPU1_MD_SY/2491         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:41:53.884 00 SCX_CPU1_MD_SY/2492         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:41:53.884 00 SCX_CPU1_MD_SY/2495         endif 
21-228-13:41:53.884 00 SCX_CPU1_MD_SY/2496     
21-228-13:41:53.884 00 SCX_CPU1_MD_SY/2497         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:41:53.884 00 SCX_CPU1_MD_SY/2498         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:41:53.884 00 SCX_CPU1_MD_SY/2501         endif 
21-228-13:41:53.884 00 SCX_CPU1_MD_SY/2502       enddo
21-228-13:41:53.885 00 SCX_CPU1_MD_SY/2478       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:41:53.885 00 SCX_CPU1_MD_SY/2479         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:41:53.885 00 SCX_CPU1_MD_SY/2480         if (tbl_length[i,j] <> {dataName}) then
21-228-13:41:53.885 00 SCX_CPU1_MD_SY/2483         endif 
21-228-13:41:53.885 00 SCX_CPU1_MD_SY/2484     
21-228-13:41:53.885 00 SCX_CPU1_MD_SY/2485         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:41:53.885 00 SCX_CPU1_MD_SY/2486         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:41:53.885 00 SCX_CPU1_MD_SY/2489         endif 
21-228-13:41:53.885 00 SCX_CPU1_MD_SY/2490     
21-228-13:41:53.885 00 SCX_CPU1_MD_SY/2491         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:41:53.885 00 SCX_CPU1_MD_SY/2492         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:41:53.885 00 SCX_CPU1_MD_SY/2495         endif 
21-228-13:41:53.890 00 SCX_CPU1_MD_SY/2496     
21-228-13:41:53.890 00 SCX_CPU1_MD_SY/2497         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:41:53.890 00 SCX_CPU1_MD_SY/2498         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:41:53.890 00 SCX_CPU1_MD_SY/2501         endif 
21-228-13:41:53.890 00 SCX_CPU1_MD_SY/2502       enddo
21-228-13:41:53.891 00 SCX_CPU1_MD_SY/2478       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:41:53.891 00 SCX_CPU1_MD_SY/2479         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:41:53.891 00 SCX_CPU1_MD_SY/2480         if (tbl_length[i,j] <> {dataName}) then
21-228-13:41:53.891 00 SCX_CPU1_MD_SY/2483         endif 
21-228-13:41:53.891 00 SCX_CPU1_MD_SY/2484     
21-228-13:41:53.891 00 SCX_CPU1_MD_SY/2485         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:41:53.891 00 SCX_CPU1_MD_SY/2486         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:41:53.891 00 SCX_CPU1_MD_SY/2489         endif 
21-228-13:41:53.891 00 SCX_CPU1_MD_SY/2490     
21-228-13:41:53.891 00 SCX_CPU1_MD_SY/2491         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:41:53.891 00 SCX_CPU1_MD_SY/2492         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:41:53.891 00 SCX_CPU1_MD_SY/2495         endif 
21-228-13:41:53.891 00 SCX_CPU1_MD_SY/2496     
21-228-13:41:53.891 00 SCX_CPU1_MD_SY/2497         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:41:53.892 00 SCX_CPU1_MD_SY/2498         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:41:53.892 00 SCX_CPU1_MD_SY/2501         endif 
21-228-13:41:53.892 00 SCX_CPU1_MD_SY/2502       enddo
21-228-13:41:53.892 00 SCX_CPU1_MD_SY/2478       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:41:53.892 00 SCX_CPU1_MD_SY/2479         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:41:54.321 00 SCX_CPU1_MD_SY/2480         if (tbl_length[i,j] <> {dataName}) then
21-228-13:41:54.321 00 SCX_CPU1_MD_SY/2483         endif 
21-228-13:41:54.321 00 SCX_CPU1_MD_SY/2484     
21-228-13:41:54.321 00 SCX_CPU1_MD_SY/2485         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:41:54.321 00 SCX_CPU1_MD_SY/2486         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:41:54.321 00 SCX_CPU1_MD_SY/2489         endif 
21-228-13:41:54.321 00 SCX_CPU1_MD_SY/2490     
21-228-13:41:54.321 00 SCX_CPU1_MD_SY/2491         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:41:54.321 00 SCX_CPU1_MD_SY/2492         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:41:54.321 00 SCX_CPU1_MD_SY/2495         endif 
21-228-13:41:54.321 00 SCX_CPU1_MD_SY/2496     
21-228-13:41:54.321 00 SCX_CPU1_MD_SY/2497         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:41:54.321 00 SCX_CPU1_MD_SY/2498         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:41:54.322 00 SCX_CPU1_MD_SY/2501         endif 
21-228-13:41:54.322 00 SCX_CPU1_MD_SY/2502       enddo
21-228-13:41:54.322 00 SCX_CPU1_MD_SY/2478       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:41:54.322 00 SCX_CPU1_MD_SY/2503     
21-228-13:41:54.322 00 SCX_CPU1_MD_SY/2504       if (passed = 1) then
21-228-13:41:54.322 00 SCX_CPU1_MD_SY/2505         write "<*> Passed - Load Tbl #",i," was restored properly after reset."
21-228-13:41:54.322 00     SPR-I:OPRO         <*> Passed - Load Tbl #1 was restored properly after reset.
21-228-13:41:54.322 00 SCX_CPU1_MD_SY/2508       endif
21-228-13:41:54.322 00 SCX_CPU1_MD_SY/2509     ENDDO
21-228-13:41:54.323 00 SCX_CPU1_MD_SY/2431     FOR i = 1 to MD_NUM_DWELL_TABLES DO
21-228-13:41:54.323 00 SCX_CPU1_MD_SY/2432       ; Dump the dwell table
21-228-13:41:54.323 00 SCX_CPU1_MD_SY/2433       ut_setupevents SCX, CPU1, CFE_TBL, CFE_TBL_WRITE_DUMP_INF_EID, INFO, 1
21-228-13:41:54.325 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:41:54.325 00     SPR-I:OPRO         ; Setup event 1 with CFE_TBL INFO 14
21-228-13:41:54.325 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:41:54.325 00 SCX_CPU1_MD_SY/2434     
21-228-13:41:54.325 00 SCX_CPU1_MD_SY/2435       tableName = MDAppName & ".DWELL_TABLE" & i
21-228-13:41:54.325 00 SCX_CPU1_MD_SY/2436       dumpFileName = "cpu1_tbl" & i & "symdmp413"
21-228-13:41:54.325 00 SCX_CPU1_MD_SY/2437       if (i = 1) then
21-228-13:41:54.325 00 SCX_CPU1_MD_SY/2439       elseif (i = 2) then
21-228-13:41:54.325 00 SCX_CPU1_MD_SY/2440         loadPktId = dwell_tbl2_load_pkt
21-228-13:41:54.325 00 SCX_CPU1_MD_SY/2445       endif
21-228-13:41:54.325 00 SCX_CPU1_MD_SY/2446     
21-228-13:41:54.325 00 SCX_CPU1_MD_SY/2447       cmdcnt = SCX_CPU1_TBL_CMDPC+1
21-228-13:41:54.326 00 SCX_CPU1_MD_SY/2448     
21-228-13:41:54.326 00 SCX_CPU1_MD_SY/2449       s get_tbl_to_cvt (ramDir,tableName,"A",dumpFileName,hostCPU,loadPktId)
21-228-13:41:54.326 00     SPR-I:STS          Loading file /s/opr/accounts/cfs_test/prc/get_tbl_to_cvt.i
21-228-13:41:54.327 00     SPR-I:STS          Procedure GET_TBL_TO_CVT started
21-228-13:41:54.327 00 GET_TBL_TO_CVT/2        ;
21-228-13:41:54.327 00 GET_TBL_TO_CVT/3        local logging = %liv (log_procedure)
21-228-13:41:54.327 00 GET_TBL_TO_CVT/4        %liv (log_procedure) = FALSE
21-228-13:41:54.335 00     SPR-I:OPRO         Sending Command: /SCX_CPU1_TBL_DUMP ACTIVE DTABLENAME="MD.DWELL_TABLE2" DFILENAME="/ram/cpu1_tbl2symdmp413"
21-228-13:41:54.347 00     SPR-I:STTE         Wait mode - waiting 15 seconds ...
21-228-13:41:54.465 00    TLMH-I:STS          58-012-14:20:25.002 INFO CPU=CPU1 APPNAME=CFE_TBL EVENT ID=14 Successfully dumped Table 'MD.DWELL_TABLE2' to '/ram/cpu1_tbl2symdmp413'
21-228-13:42:09.357 00     SPR-I:OPRO         
21-228-13:42:09.357 00     SPR-I:OPRO            The TBLNAME is: MD.DWELL_TABLE2
21-228-13:42:09.358 00     SPR-I:OPRO               The APID is: P0FA9
21-228-13:42:09.358 00     SPR-I:OPRO                The CPU is: CPU3
21-228-13:42:09.358 00     SPR-I:OPRO         The IP Address is: 192.168.1.8
21-228-13:42:09.362 00     SPR-I:OPRO         The perl command is: perl /s/opr/accounts/global/tools/ftp.pl RAM:0 cpu1_tbl2symdmp413 cpu1_tbl2symdmp413 binary 192.168.1.8
21-228-13:42:09.532 00     SPR-I:OPRO         Return code from ftp_file.pl: 0
21-228-13:42:09.532 00     SPR-I:STTE         Wait mode - waiting 15 seconds ...
21-228-13:42:24.544 00     SPR-I:OPRO         
21-228-13:42:24.560 00     SPR-I:OPRO         The unix command is cvt -ws file_list[4009].file_write_time "`date +%y-%j-%T -r /s/opr/accounts/cfs_test/image/cpu1_tbl2symdmp413`"
21-228-13:42:24.560 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-228-13:42:29.565 00 GET_TBL_TO_CVT/238      
21-228-13:42:29.565 00 GET_TBL_TO_CVT/239      ENDPROC
21-228-13:42:29.565 00     SPR-I:STS          Procedure GET_TBL_TO_CVT completed
21-228-13:42:29.567 00 SCX_CPU1_MD_SY/2450     
21-228-13:42:29.567 00 SCX_CPU1_MD_SY/2451       ut_tlmwait SCX_CPU1_TBL_CMDPC, {cmdcnt}
21-228-13:42:29.581 00     SPR-I:STTE         WAIT UNTIL completed
21-228-13:42:29.584 00 SCX_CPU1_MD_SY/2452       if (UT_TW_Status <> UT_Success) then
21-228-13:42:29.585 00 SCX_CPU1_MD_SY/2454       endif
21-228-13:42:29.585 00 SCX_CPU1_MD_SY/2455     
21-228-13:42:29.585 00 SCX_CPU1_MD_SY/2456       ; Check for event message
21-228-13:42:29.585 00 SCX_CPU1_MD_SY/2457       if (SCX_CPU1_find_event[1].num_found_messages != 1) then
21-228-13:42:29.586 00 SCX_CPU1_MD_SY/2461       endif
21-228-13:42:29.586 00 SCX_CPU1_MD_SY/2462     
21-228-13:42:29.586 00 SCX_CPU1_MD_SY/2463       passed = 1
21-228-13:42:29.586 00 SCX_CPU1_MD_SY/2465       dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Enabled"
21-228-13:42:29.586 00 SCX_CPU1_MD_SY/2466       if (tbl_enaFlag[i] <> {dataName}) then
21-228-13:42:29.587 00 SCX_CPU1_MD_SY/2469       endif 
21-228-13:42:29.587 00 SCX_CPU1_MD_SY/2470     
21-228-13:42:29.587 00 SCX_CPU1_MD_SY/2471       dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Signature"
21-228-13:42:29.587 00 SCX_CPU1_MD_SY/2472       if (tbl_signature[i] <> {dataName}) then
21-228-13:42:29.588 00 SCX_CPU1_MD_SY/2475       endif 
21-228-13:42:29.588 00 SCX_CPU1_MD_SY/2476     
21-228-13:42:29.615 00 SCX_CPU1_MD_SY/2478       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:42:29.615 00 SCX_CPU1_MD_SY/2479         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:42:29.615 00 SCX_CPU1_MD_SY/2480         if (tbl_length[i,j] <> {dataName}) then
21-228-13:42:29.616 00 SCX_CPU1_MD_SY/2483         endif 
21-228-13:42:29.616 00 SCX_CPU1_MD_SY/2484     
21-228-13:42:29.616 00 SCX_CPU1_MD_SY/2485         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:42:29.616 00 SCX_CPU1_MD_SY/2486         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:42:29.616 00 SCX_CPU1_MD_SY/2489         endif 
21-228-13:42:29.616 00 SCX_CPU1_MD_SY/2490     
21-228-13:42:29.616 00 SCX_CPU1_MD_SY/2491         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:42:29.616 00 SCX_CPU1_MD_SY/2492         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:42:29.616 00 SCX_CPU1_MD_SY/2495         endif 
21-228-13:42:29.616 00 SCX_CPU1_MD_SY/2496     
21-228-13:42:29.616 00 SCX_CPU1_MD_SY/2497         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:42:29.617 00 SCX_CPU1_MD_SY/2498         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:42:29.617 00 SCX_CPU1_MD_SY/2501         endif 
21-228-13:42:29.617 00 SCX_CPU1_MD_SY/2502       enddo
21-228-13:42:29.617 00 SCX_CPU1_MD_SY/2478       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:42:29.617 00 SCX_CPU1_MD_SY/2479         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:42:29.618 00 SCX_CPU1_MD_SY/2480         if (tbl_length[i,j] <> {dataName}) then
21-228-13:42:29.618 00 SCX_CPU1_MD_SY/2483         endif 
21-228-13:42:29.618 00 SCX_CPU1_MD_SY/2484     
21-228-13:42:29.618 00 SCX_CPU1_MD_SY/2485         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:42:29.618 00 SCX_CPU1_MD_SY/2486         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:42:29.618 00 SCX_CPU1_MD_SY/2489         endif 
21-228-13:42:29.618 00 SCX_CPU1_MD_SY/2490     
21-228-13:42:29.618 00 SCX_CPU1_MD_SY/2491         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:42:29.618 00 SCX_CPU1_MD_SY/2492         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:42:29.618 00 SCX_CPU1_MD_SY/2495         endif 
21-228-13:42:29.618 00 SCX_CPU1_MD_SY/2496     
21-228-13:42:29.618 00 SCX_CPU1_MD_SY/2497         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:42:29.619 00 SCX_CPU1_MD_SY/2498         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:42:29.619 00 SCX_CPU1_MD_SY/2501         endif 
21-228-13:42:29.619 00 SCX_CPU1_MD_SY/2502       enddo
21-228-13:42:29.619 00 SCX_CPU1_MD_SY/2478       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:42:29.619 00 SCX_CPU1_MD_SY/2479         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:42:29.619 00 SCX_CPU1_MD_SY/2480         if (tbl_length[i,j] <> {dataName}) then
21-228-13:42:29.619 00 SCX_CPU1_MD_SY/2483         endif 
21-228-13:42:29.619 00 SCX_CPU1_MD_SY/2484     
21-228-13:42:29.620 00 SCX_CPU1_MD_SY/2485         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:42:29.620 00 SCX_CPU1_MD_SY/2486         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:42:29.620 00 SCX_CPU1_MD_SY/2489         endif 
21-228-13:42:29.620 00 SCX_CPU1_MD_SY/2490     
21-228-13:42:29.620 00 SCX_CPU1_MD_SY/2491         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:42:29.621 00 SCX_CPU1_MD_SY/2492         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:42:29.621 00 SCX_CPU1_MD_SY/2495         endif 
21-228-13:42:29.621 00 SCX_CPU1_MD_SY/2496     
21-228-13:42:29.621 00 SCX_CPU1_MD_SY/2497         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:42:29.621 00 SCX_CPU1_MD_SY/2498         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:42:29.621 00 SCX_CPU1_MD_SY/2501         endif 
21-228-13:42:29.621 00 SCX_CPU1_MD_SY/2502       enddo
21-228-13:42:29.621 00 SCX_CPU1_MD_SY/2478       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:42:29.621 00 SCX_CPU1_MD_SY/2479         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:42:29.622 00 SCX_CPU1_MD_SY/2480         if (tbl_length[i,j] <> {dataName}) then
21-228-13:42:29.622 00 SCX_CPU1_MD_SY/2483         endif 
21-228-13:42:29.622 00 SCX_CPU1_MD_SY/2484     
21-228-13:42:29.622 00 SCX_CPU1_MD_SY/2485         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:42:29.622 00 SCX_CPU1_MD_SY/2486         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:42:29.622 00 SCX_CPU1_MD_SY/2489         endif 
21-228-13:42:29.622 00 SCX_CPU1_MD_SY/2490     
21-228-13:42:29.622 00 SCX_CPU1_MD_SY/2491         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:42:29.622 00 SCX_CPU1_MD_SY/2492         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:42:29.622 00 SCX_CPU1_MD_SY/2495         endif 
21-228-13:42:29.622 00 SCX_CPU1_MD_SY/2496     
21-228-13:42:29.622 00 SCX_CPU1_MD_SY/2497         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:42:29.622 00 SCX_CPU1_MD_SY/2498         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:42:29.629 00 SCX_CPU1_MD_SY/2501         endif 
21-228-13:42:29.629 00 SCX_CPU1_MD_SY/2502       enddo
21-228-13:42:29.630 00 SCX_CPU1_MD_SY/2478       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:42:29.630 00 SCX_CPU1_MD_SY/2479         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:42:29.630 00 SCX_CPU1_MD_SY/2480         if (tbl_length[i,j] <> {dataName}) then
21-228-13:42:29.630 00 SCX_CPU1_MD_SY/2483         endif 
21-228-13:42:29.630 00 SCX_CPU1_MD_SY/2484     
21-228-13:42:29.630 00 SCX_CPU1_MD_SY/2485         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:42:29.630 00 SCX_CPU1_MD_SY/2486         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:42:29.630 00 SCX_CPU1_MD_SY/2489         endif 
21-228-13:42:29.630 00 SCX_CPU1_MD_SY/2490     
21-228-13:42:29.630 00 SCX_CPU1_MD_SY/2491         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:42:29.631 00 SCX_CPU1_MD_SY/2492         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:42:29.631 00 SCX_CPU1_MD_SY/2495         endif 
21-228-13:42:29.631 00 SCX_CPU1_MD_SY/2496     
21-228-13:42:29.631 00 SCX_CPU1_MD_SY/2497         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:42:29.631 00 SCX_CPU1_MD_SY/2498         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:42:29.631 00 SCX_CPU1_MD_SY/2501         endif 
21-228-13:42:29.631 00 SCX_CPU1_MD_SY/2502       enddo
21-228-13:42:29.631 00 SCX_CPU1_MD_SY/2478       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:42:29.631 00 SCX_CPU1_MD_SY/2479         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:42:29.631 00 SCX_CPU1_MD_SY/2480         if (tbl_length[i,j] <> {dataName}) then
21-228-13:42:29.632 00 SCX_CPU1_MD_SY/2483         endif 
21-228-13:42:29.632 00 SCX_CPU1_MD_SY/2484     
21-228-13:42:29.632 00 SCX_CPU1_MD_SY/2485         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:42:29.632 00 SCX_CPU1_MD_SY/2486         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:42:29.632 00 SCX_CPU1_MD_SY/2489         endif 
21-228-13:42:29.632 00 SCX_CPU1_MD_SY/2490     
21-228-13:42:29.632 00 SCX_CPU1_MD_SY/2491         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:42:29.632 00 SCX_CPU1_MD_SY/2492         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:42:29.632 00 SCX_CPU1_MD_SY/2495         endif 
21-228-13:42:29.632 00 SCX_CPU1_MD_SY/2496     
21-228-13:42:29.632 00 SCX_CPU1_MD_SY/2497         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:42:29.632 00 SCX_CPU1_MD_SY/2498         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:42:29.633 00 SCX_CPU1_MD_SY/2501         endif 
21-228-13:42:29.633 00 SCX_CPU1_MD_SY/2502       enddo
21-228-13:42:29.633 00 SCX_CPU1_MD_SY/2478       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:42:29.633 00 SCX_CPU1_MD_SY/2479         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:42:29.633 00 SCX_CPU1_MD_SY/2480         if (tbl_length[i,j] <> {dataName}) then
21-228-13:42:29.633 00 SCX_CPU1_MD_SY/2483         endif 
21-228-13:42:29.633 00 SCX_CPU1_MD_SY/2484     
21-228-13:42:29.633 00 SCX_CPU1_MD_SY/2485         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:42:29.633 00 SCX_CPU1_MD_SY/2486         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:42:29.633 00 SCX_CPU1_MD_SY/2489         endif 
21-228-13:42:29.633 00 SCX_CPU1_MD_SY/2490     
21-228-13:42:29.633 00 SCX_CPU1_MD_SY/2491         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:42:29.634 00 SCX_CPU1_MD_SY/2492         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:42:29.638 00 SCX_CPU1_MD_SY/2495         endif 
21-228-13:42:29.638 00 SCX_CPU1_MD_SY/2496     
21-228-13:42:29.638 00 SCX_CPU1_MD_SY/2497         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:42:29.638 00 SCX_CPU1_MD_SY/2498         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:42:29.638 00 SCX_CPU1_MD_SY/2501         endif 
21-228-13:42:29.638 00 SCX_CPU1_MD_SY/2502       enddo
21-228-13:42:29.638 00 SCX_CPU1_MD_SY/2478       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:42:29.638 00 SCX_CPU1_MD_SY/2479         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:42:29.638 00 SCX_CPU1_MD_SY/2480         if (tbl_length[i,j] <> {dataName}) then
21-228-13:42:29.639 00 SCX_CPU1_MD_SY/2483         endif 
21-228-13:42:29.639 00 SCX_CPU1_MD_SY/2484     
21-228-13:42:29.639 00 SCX_CPU1_MD_SY/2485         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:42:29.639 00 SCX_CPU1_MD_SY/2486         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:42:29.639 00 SCX_CPU1_MD_SY/2489         endif 
21-228-13:42:29.639 00 SCX_CPU1_MD_SY/2490     
21-228-13:42:29.639 00 SCX_CPU1_MD_SY/2491         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:42:29.639 00 SCX_CPU1_MD_SY/2492         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:42:29.639 00 SCX_CPU1_MD_SY/2495         endif 
21-228-13:42:29.639 00 SCX_CPU1_MD_SY/2496     
21-228-13:42:29.639 00 SCX_CPU1_MD_SY/2497         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:42:29.639 00 SCX_CPU1_MD_SY/2498         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:42:29.639 00 SCX_CPU1_MD_SY/2501         endif 
21-228-13:42:29.639 00 SCX_CPU1_MD_SY/2502       enddo
21-228-13:42:29.640 00 SCX_CPU1_MD_SY/2478       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:42:29.640 00 SCX_CPU1_MD_SY/2479         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:42:29.640 00 SCX_CPU1_MD_SY/2480         if (tbl_length[i,j] <> {dataName}) then
21-228-13:42:29.640 00 SCX_CPU1_MD_SY/2483         endif 
21-228-13:42:29.640 00 SCX_CPU1_MD_SY/2484     
21-228-13:42:29.640 00 SCX_CPU1_MD_SY/2485         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:42:29.640 00 SCX_CPU1_MD_SY/2486         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:42:29.640 00 SCX_CPU1_MD_SY/2489         endif 
21-228-13:42:29.640 00 SCX_CPU1_MD_SY/2490     
21-228-13:42:29.640 00 SCX_CPU1_MD_SY/2491         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:42:29.646 00 SCX_CPU1_MD_SY/2492         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:42:29.646 00 SCX_CPU1_MD_SY/2495         endif 
21-228-13:42:29.646 00 SCX_CPU1_MD_SY/2496     
21-228-13:42:29.646 00 SCX_CPU1_MD_SY/2497         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:42:29.646 00 SCX_CPU1_MD_SY/2498         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:42:29.646 00 SCX_CPU1_MD_SY/2501         endif 
21-228-13:42:29.646 00 SCX_CPU1_MD_SY/2502       enddo
21-228-13:42:29.646 00 SCX_CPU1_MD_SY/2478       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:42:29.646 00 SCX_CPU1_MD_SY/2479         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:42:29.647 00 SCX_CPU1_MD_SY/2480         if (tbl_length[i,j] <> {dataName}) then
21-228-13:42:29.648 00 SCX_CPU1_MD_SY/2483         endif 
21-228-13:42:29.648 00 SCX_CPU1_MD_SY/2484     
21-228-13:42:29.648 00 SCX_CPU1_MD_SY/2485         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:42:29.648 00 SCX_CPU1_MD_SY/2486         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:42:29.649 00 SCX_CPU1_MD_SY/2489         endif 
21-228-13:42:29.649 00 SCX_CPU1_MD_SY/2490     
21-228-13:42:29.649 00 SCX_CPU1_MD_SY/2491         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:42:29.649 00 SCX_CPU1_MD_SY/2492         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:42:29.649 00 SCX_CPU1_MD_SY/2495         endif 
21-228-13:42:29.649 00 SCX_CPU1_MD_SY/2496     
21-228-13:42:29.649 00 SCX_CPU1_MD_SY/2497         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:42:29.649 00 SCX_CPU1_MD_SY/2498         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:42:29.649 00 SCX_CPU1_MD_SY/2501         endif 
21-228-13:42:29.649 00 SCX_CPU1_MD_SY/2502       enddo
21-228-13:42:29.649 00 SCX_CPU1_MD_SY/2478       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:42:29.650 00 SCX_CPU1_MD_SY/2479         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:42:29.650 00 SCX_CPU1_MD_SY/2480         if (tbl_length[i,j] <> {dataName}) then
21-228-13:42:29.650 00 SCX_CPU1_MD_SY/2483         endif 
21-228-13:42:29.650 00 SCX_CPU1_MD_SY/2484     
21-228-13:42:29.650 00 SCX_CPU1_MD_SY/2485         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:42:29.650 00 SCX_CPU1_MD_SY/2486         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:42:29.650 00 SCX_CPU1_MD_SY/2489         endif 
21-228-13:42:29.654 00 SCX_CPU1_MD_SY/2490     
21-228-13:42:29.654 00 SCX_CPU1_MD_SY/2491         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:42:29.655 00 SCX_CPU1_MD_SY/2492         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:42:29.655 00 SCX_CPU1_MD_SY/2495         endif 
21-228-13:42:29.655 00 SCX_CPU1_MD_SY/2496     
21-228-13:42:29.655 00 SCX_CPU1_MD_SY/2497         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:42:29.655 00 SCX_CPU1_MD_SY/2498         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:42:29.655 00 SCX_CPU1_MD_SY/2501         endif 
21-228-13:42:29.655 00 SCX_CPU1_MD_SY/2502       enddo
21-228-13:42:29.655 00 SCX_CPU1_MD_SY/2478       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:42:29.656 00 SCX_CPU1_MD_SY/2479         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:42:29.656 00 SCX_CPU1_MD_SY/2480         if (tbl_length[i,j] <> {dataName}) then
21-228-13:42:29.656 00 SCX_CPU1_MD_SY/2483         endif 
21-228-13:42:29.656 00 SCX_CPU1_MD_SY/2484     
21-228-13:42:29.656 00 SCX_CPU1_MD_SY/2485         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:42:29.656 00 SCX_CPU1_MD_SY/2486         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:42:29.656 00 SCX_CPU1_MD_SY/2489         endif 
21-228-13:42:29.656 00 SCX_CPU1_MD_SY/2490     
21-228-13:42:29.656 00 SCX_CPU1_MD_SY/2491         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:42:29.656 00 SCX_CPU1_MD_SY/2492         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:42:29.656 00 SCX_CPU1_MD_SY/2495         endif 
21-228-13:42:29.656 00 SCX_CPU1_MD_SY/2496     
21-228-13:42:29.656 00 SCX_CPU1_MD_SY/2497         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:42:29.656 00 SCX_CPU1_MD_SY/2498         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:42:29.662 00 SCX_CPU1_MD_SY/2501         endif 
21-228-13:42:29.662 00 SCX_CPU1_MD_SY/2502       enddo
21-228-13:42:29.663 00 SCX_CPU1_MD_SY/2478       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:42:29.663 00 SCX_CPU1_MD_SY/2479         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:42:29.663 00 SCX_CPU1_MD_SY/2480         if (tbl_length[i,j] <> {dataName}) then
21-228-13:42:29.663 00 SCX_CPU1_MD_SY/2483         endif 
21-228-13:42:29.663 00 SCX_CPU1_MD_SY/2484     
21-228-13:42:29.663 00 SCX_CPU1_MD_SY/2485         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:42:29.663 00 SCX_CPU1_MD_SY/2486         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:42:29.663 00 SCX_CPU1_MD_SY/2489         endif 
21-228-13:42:29.663 00 SCX_CPU1_MD_SY/2490     
21-228-13:42:29.663 00 SCX_CPU1_MD_SY/2491         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:42:29.663 00 SCX_CPU1_MD_SY/2492         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:42:29.663 00 SCX_CPU1_MD_SY/2495         endif 
21-228-13:42:29.663 00 SCX_CPU1_MD_SY/2496     
21-228-13:42:29.663 00 SCX_CPU1_MD_SY/2497         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:42:29.664 00 SCX_CPU1_MD_SY/2498         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:42:29.664 00 SCX_CPU1_MD_SY/2501         endif 
21-228-13:42:29.664 00 SCX_CPU1_MD_SY/2502       enddo
21-228-13:42:29.664 00 SCX_CPU1_MD_SY/2478       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:42:29.664 00 SCX_CPU1_MD_SY/2479         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:42:29.664 00 SCX_CPU1_MD_SY/2480         if (tbl_length[i,j] <> {dataName}) then
21-228-13:42:29.664 00 SCX_CPU1_MD_SY/2483         endif 
21-228-13:42:29.664 00 SCX_CPU1_MD_SY/2484     
21-228-13:42:29.668 00 SCX_CPU1_MD_SY/2485         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:42:29.668 00 SCX_CPU1_MD_SY/2486         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:42:29.668 00 SCX_CPU1_MD_SY/2489         endif 
21-228-13:42:29.668 00 SCX_CPU1_MD_SY/2490     
21-228-13:42:29.668 00 SCX_CPU1_MD_SY/2491         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:42:29.669 00 SCX_CPU1_MD_SY/2492         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:42:29.669 00 SCX_CPU1_MD_SY/2495         endif 
21-228-13:42:29.669 00 SCX_CPU1_MD_SY/2496     
21-228-13:42:29.669 00 SCX_CPU1_MD_SY/2497         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:42:29.669 00 SCX_CPU1_MD_SY/2498         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:42:29.669 00 SCX_CPU1_MD_SY/2501         endif 
21-228-13:42:29.669 00 SCX_CPU1_MD_SY/2502       enddo
21-228-13:42:29.669 00 SCX_CPU1_MD_SY/2478       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:42:29.669 00 SCX_CPU1_MD_SY/2479         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:42:29.669 00 SCX_CPU1_MD_SY/2480         if (tbl_length[i,j] <> {dataName}) then
21-228-13:42:29.669 00 SCX_CPU1_MD_SY/2483         endif 
21-228-13:42:29.669 00 SCX_CPU1_MD_SY/2484     
21-228-13:42:29.670 00 SCX_CPU1_MD_SY/2485         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:42:29.670 00 SCX_CPU1_MD_SY/2486         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:42:29.670 00 SCX_CPU1_MD_SY/2489         endif 
21-228-13:42:29.670 00 SCX_CPU1_MD_SY/2490     
21-228-13:42:29.670 00 SCX_CPU1_MD_SY/2491         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:42:29.670 00 SCX_CPU1_MD_SY/2492         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:42:29.670 00 SCX_CPU1_MD_SY/2495         endif 
21-228-13:42:29.670 00 SCX_CPU1_MD_SY/2496     
21-228-13:42:29.670 00 SCX_CPU1_MD_SY/2497         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:42:29.670 00 SCX_CPU1_MD_SY/2498         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:42:29.670 00 SCX_CPU1_MD_SY/2501         endif 
21-228-13:42:29.670 00 SCX_CPU1_MD_SY/2502       enddo
21-228-13:42:29.671 00 SCX_CPU1_MD_SY/2478       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:42:29.671 00 SCX_CPU1_MD_SY/2479         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:42:29.671 00 SCX_CPU1_MD_SY/2480         if (tbl_length[i,j] <> {dataName}) then
21-228-13:42:29.671 00 SCX_CPU1_MD_SY/2483         endif 
21-228-13:42:29.671 00 SCX_CPU1_MD_SY/2484     
21-228-13:42:29.671 00 SCX_CPU1_MD_SY/2485         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:42:29.676 00 SCX_CPU1_MD_SY/2486         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:42:29.676 00 SCX_CPU1_MD_SY/2489         endif 
21-228-13:42:29.676 00 SCX_CPU1_MD_SY/2490     
21-228-13:42:29.676 00 SCX_CPU1_MD_SY/2491         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:42:29.676 00 SCX_CPU1_MD_SY/2492         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:42:29.676 00 SCX_CPU1_MD_SY/2495         endif 
21-228-13:42:29.676 00 SCX_CPU1_MD_SY/2496     
21-228-13:42:29.676 00 SCX_CPU1_MD_SY/2497         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:42:29.676 00 SCX_CPU1_MD_SY/2498         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:42:29.676 00 SCX_CPU1_MD_SY/2501         endif 
21-228-13:42:29.677 00 SCX_CPU1_MD_SY/2502       enddo
21-228-13:42:29.677 00 SCX_CPU1_MD_SY/2478       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:42:29.677 00 SCX_CPU1_MD_SY/2479         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:42:29.677 00 SCX_CPU1_MD_SY/2480         if (tbl_length[i,j] <> {dataName}) then
21-228-13:42:29.677 00 SCX_CPU1_MD_SY/2483         endif 
21-228-13:42:29.677 00 SCX_CPU1_MD_SY/2484     
21-228-13:42:29.677 00 SCX_CPU1_MD_SY/2485         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:42:29.677 00 SCX_CPU1_MD_SY/2486         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:42:29.678 00 SCX_CPU1_MD_SY/2489         endif 
21-228-13:42:29.678 00 SCX_CPU1_MD_SY/2490     
21-228-13:42:29.678 00 SCX_CPU1_MD_SY/2491         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:42:29.678 00 SCX_CPU1_MD_SY/2492         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:42:29.678 00 SCX_CPU1_MD_SY/2495         endif 
21-228-13:42:29.682 00 SCX_CPU1_MD_SY/2496     
21-228-13:42:29.682 00 SCX_CPU1_MD_SY/2497         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:42:29.682 00 SCX_CPU1_MD_SY/2498         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:42:29.682 00 SCX_CPU1_MD_SY/2501         endif 
21-228-13:42:29.682 00 SCX_CPU1_MD_SY/2502       enddo
21-228-13:42:29.683 00 SCX_CPU1_MD_SY/2478       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:42:29.683 00 SCX_CPU1_MD_SY/2479         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:42:29.683 00 SCX_CPU1_MD_SY/2480         if (tbl_length[i,j] <> {dataName}) then
21-228-13:42:29.683 00 SCX_CPU1_MD_SY/2483         endif 
21-228-13:42:29.683 00 SCX_CPU1_MD_SY/2484     
21-228-13:42:29.683 00 SCX_CPU1_MD_SY/2485         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:42:29.683 00 SCX_CPU1_MD_SY/2486         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:42:29.683 00 SCX_CPU1_MD_SY/2489         endif 
21-228-13:42:29.683 00 SCX_CPU1_MD_SY/2490     
21-228-13:42:29.684 00 SCX_CPU1_MD_SY/2491         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:42:29.684 00 SCX_CPU1_MD_SY/2492         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:42:29.684 00 SCX_CPU1_MD_SY/2495         endif 
21-228-13:42:29.684 00 SCX_CPU1_MD_SY/2496     
21-228-13:42:29.684 00 SCX_CPU1_MD_SY/2497         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:42:29.684 00 SCX_CPU1_MD_SY/2498         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:42:29.684 00 SCX_CPU1_MD_SY/2501         endif 
21-228-13:42:29.684 00 SCX_CPU1_MD_SY/2502       enddo
21-228-13:42:29.684 00 SCX_CPU1_MD_SY/2478       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:42:29.684 00 SCX_CPU1_MD_SY/2479         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:42:29.689 00 SCX_CPU1_MD_SY/2480         if (tbl_length[i,j] <> {dataName}) then
21-228-13:42:29.689 00 SCX_CPU1_MD_SY/2483         endif 
21-228-13:42:29.689 00 SCX_CPU1_MD_SY/2484     
21-228-13:42:29.689 00 SCX_CPU1_MD_SY/2485         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:42:29.689 00 SCX_CPU1_MD_SY/2486         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:42:29.689 00 SCX_CPU1_MD_SY/2489         endif 
21-228-13:42:29.689 00 SCX_CPU1_MD_SY/2490     
21-228-13:42:29.689 00 SCX_CPU1_MD_SY/2491         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:42:29.689 00 SCX_CPU1_MD_SY/2492         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:42:29.689 00 SCX_CPU1_MD_SY/2495         endif 
21-228-13:42:29.690 00 SCX_CPU1_MD_SY/2496     
21-228-13:42:29.690 00 SCX_CPU1_MD_SY/2497         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:42:29.690 00 SCX_CPU1_MD_SY/2498         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:42:29.690 00 SCX_CPU1_MD_SY/2501         endif 
21-228-13:42:29.690 00 SCX_CPU1_MD_SY/2502       enddo
21-228-13:42:29.690 00 SCX_CPU1_MD_SY/2478       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:42:29.690 00 SCX_CPU1_MD_SY/2479         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:42:29.690 00 SCX_CPU1_MD_SY/2480         if (tbl_length[i,j] <> {dataName}) then
21-228-13:42:29.690 00 SCX_CPU1_MD_SY/2483         endif 
21-228-13:42:29.690 00 SCX_CPU1_MD_SY/2484     
21-228-13:42:29.690 00 SCX_CPU1_MD_SY/2485         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:42:29.691 00 SCX_CPU1_MD_SY/2486         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:42:29.691 00 SCX_CPU1_MD_SY/2489         endif 
21-228-13:42:29.695 00 SCX_CPU1_MD_SY/2490     
21-228-13:42:29.695 00 SCX_CPU1_MD_SY/2491         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:42:29.695 00 SCX_CPU1_MD_SY/2492         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:42:29.696 00 SCX_CPU1_MD_SY/2495         endif 
21-228-13:42:29.696 00 SCX_CPU1_MD_SY/2496     
21-228-13:42:29.696 00 SCX_CPU1_MD_SY/2497         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:42:29.696 00 SCX_CPU1_MD_SY/2498         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:42:29.696 00 SCX_CPU1_MD_SY/2501         endif 
21-228-13:42:29.696 00 SCX_CPU1_MD_SY/2502       enddo
21-228-13:42:29.696 00 SCX_CPU1_MD_SY/2478       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:42:29.696 00 SCX_CPU1_MD_SY/2479         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:42:29.696 00 SCX_CPU1_MD_SY/2480         if (tbl_length[i,j] <> {dataName}) then
21-228-13:42:29.696 00 SCX_CPU1_MD_SY/2483         endif 
21-228-13:42:29.696 00 SCX_CPU1_MD_SY/2484     
21-228-13:42:29.696 00 SCX_CPU1_MD_SY/2485         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:42:29.697 00 SCX_CPU1_MD_SY/2486         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:42:29.697 00 SCX_CPU1_MD_SY/2489         endif 
21-228-13:42:29.697 00 SCX_CPU1_MD_SY/2490     
21-228-13:42:29.697 00 SCX_CPU1_MD_SY/2491         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:42:29.697 00 SCX_CPU1_MD_SY/2492         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:42:29.697 00 SCX_CPU1_MD_SY/2495         endif 
21-228-13:42:29.697 00 SCX_CPU1_MD_SY/2496     
21-228-13:42:29.697 00 SCX_CPU1_MD_SY/2497         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:42:29.697 00 SCX_CPU1_MD_SY/2498         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:42:29.704 00 SCX_CPU1_MD_SY/2501         endif 
21-228-13:42:29.704 00 SCX_CPU1_MD_SY/2502       enddo
21-228-13:42:29.704 00 SCX_CPU1_MD_SY/2478       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:42:29.704 00 SCX_CPU1_MD_SY/2479         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:42:29.704 00 SCX_CPU1_MD_SY/2480         if (tbl_length[i,j] <> {dataName}) then
21-228-13:42:29.705 00 SCX_CPU1_MD_SY/2483         endif 
21-228-13:42:29.705 00 SCX_CPU1_MD_SY/2484     
21-228-13:42:29.705 00 SCX_CPU1_MD_SY/2485         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:42:29.705 00 SCX_CPU1_MD_SY/2486         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:42:29.705 00 SCX_CPU1_MD_SY/2489         endif 
21-228-13:42:29.705 00 SCX_CPU1_MD_SY/2490     
21-228-13:42:29.705 00 SCX_CPU1_MD_SY/2491         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:42:29.705 00 SCX_CPU1_MD_SY/2492         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:42:29.705 00 SCX_CPU1_MD_SY/2495         endif 
21-228-13:42:29.705 00 SCX_CPU1_MD_SY/2496     
21-228-13:42:29.705 00 SCX_CPU1_MD_SY/2497         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:42:29.705 00 SCX_CPU1_MD_SY/2498         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:42:29.705 00 SCX_CPU1_MD_SY/2501         endif 
21-228-13:42:29.705 00 SCX_CPU1_MD_SY/2502       enddo
21-228-13:42:29.706 00 SCX_CPU1_MD_SY/2478       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:42:29.706 00 SCX_CPU1_MD_SY/2479         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:42:29.706 00 SCX_CPU1_MD_SY/2480         if (tbl_length[i,j] <> {dataName}) then
21-228-13:42:29.706 00 SCX_CPU1_MD_SY/2483         endif 
21-228-13:42:29.706 00 SCX_CPU1_MD_SY/2484     
21-228-13:42:29.706 00 SCX_CPU1_MD_SY/2485         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:42:29.711 00 SCX_CPU1_MD_SY/2486         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:42:29.711 00 SCX_CPU1_MD_SY/2489         endif 
21-228-13:42:29.711 00 SCX_CPU1_MD_SY/2490     
21-228-13:42:29.711 00 SCX_CPU1_MD_SY/2491         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:42:29.711 00 SCX_CPU1_MD_SY/2492         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:42:29.711 00 SCX_CPU1_MD_SY/2495         endif 
21-228-13:42:29.711 00 SCX_CPU1_MD_SY/2496     
21-228-13:42:29.711 00 SCX_CPU1_MD_SY/2497         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:42:29.711 00 SCX_CPU1_MD_SY/2498         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:42:29.711 00 SCX_CPU1_MD_SY/2501         endif 
21-228-13:42:29.711 00 SCX_CPU1_MD_SY/2502       enddo
21-228-13:42:29.712 00 SCX_CPU1_MD_SY/2478       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:42:29.712 00 SCX_CPU1_MD_SY/2479         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:42:29.712 00 SCX_CPU1_MD_SY/2480         if (tbl_length[i,j] <> {dataName}) then
21-228-13:42:29.712 00 SCX_CPU1_MD_SY/2483         endif 
21-228-13:42:29.712 00 SCX_CPU1_MD_SY/2484     
21-228-13:42:29.712 00 SCX_CPU1_MD_SY/2485         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:42:29.712 00 SCX_CPU1_MD_SY/2486         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:42:29.712 00 SCX_CPU1_MD_SY/2489         endif 
21-228-13:42:29.712 00 SCX_CPU1_MD_SY/2490     
21-228-13:42:29.712 00 SCX_CPU1_MD_SY/2491         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:42:29.712 00 SCX_CPU1_MD_SY/2492         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:42:29.712 00 SCX_CPU1_MD_SY/2495         endif 
21-228-13:42:29.717 00 SCX_CPU1_MD_SY/2496     
21-228-13:42:29.717 00 SCX_CPU1_MD_SY/2497         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:42:29.717 00 SCX_CPU1_MD_SY/2498         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:42:29.717 00 SCX_CPU1_MD_SY/2501         endif 
21-228-13:42:29.717 00 SCX_CPU1_MD_SY/2502       enddo
21-228-13:42:29.718 00 SCX_CPU1_MD_SY/2478       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:42:29.718 00 SCX_CPU1_MD_SY/2479         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:42:30.151 00 SCX_CPU1_MD_SY/2480         if (tbl_length[i,j] <> {dataName}) then
21-228-13:42:30.152 00 SCX_CPU1_MD_SY/2483         endif 
21-228-13:42:30.152 00 SCX_CPU1_MD_SY/2484     
21-228-13:42:30.152 00 SCX_CPU1_MD_SY/2485         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:42:30.152 00 SCX_CPU1_MD_SY/2486         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:42:30.152 00 SCX_CPU1_MD_SY/2489         endif 
21-228-13:42:30.152 00 SCX_CPU1_MD_SY/2490     
21-228-13:42:30.152 00 SCX_CPU1_MD_SY/2491         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:42:30.152 00 SCX_CPU1_MD_SY/2492         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:42:30.152 00 SCX_CPU1_MD_SY/2495         endif 
21-228-13:42:30.152 00 SCX_CPU1_MD_SY/2496     
21-228-13:42:30.152 00 SCX_CPU1_MD_SY/2497         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:42:30.152 00 SCX_CPU1_MD_SY/2498         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:42:30.152 00 SCX_CPU1_MD_SY/2501         endif 
21-228-13:42:30.152 00 SCX_CPU1_MD_SY/2502       enddo
21-228-13:42:30.153 00 SCX_CPU1_MD_SY/2478       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:42:30.153 00 SCX_CPU1_MD_SY/2503     
21-228-13:42:30.153 00 SCX_CPU1_MD_SY/2504       if (passed = 1) then
21-228-13:42:30.153 00 SCX_CPU1_MD_SY/2505         write "<*> Passed - Load Tbl #",i," was restored properly after reset."
21-228-13:42:30.153 00     SPR-I:OPRO         <*> Passed - Load Tbl #2 was restored properly after reset.
21-228-13:42:30.153 00 SCX_CPU1_MD_SY/2508       endif
21-228-13:42:30.153 00 SCX_CPU1_MD_SY/2509     ENDDO
21-228-13:42:30.153 00 SCX_CPU1_MD_SY/2431     FOR i = 1 to MD_NUM_DWELL_TABLES DO
21-228-13:42:30.154 00 SCX_CPU1_MD_SY/2432       ; Dump the dwell table
21-228-13:42:30.154 00 SCX_CPU1_MD_SY/2433       ut_setupevents SCX, CPU1, CFE_TBL, CFE_TBL_WRITE_DUMP_INF_EID, INFO, 1
21-228-13:42:30.155 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:42:30.156 00     SPR-I:OPRO         ; Setup event 1 with CFE_TBL INFO 14
21-228-13:42:30.156 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:42:30.156 00 SCX_CPU1_MD_SY/2434     
21-228-13:42:30.156 00 SCX_CPU1_MD_SY/2435       tableName = MDAppName & ".DWELL_TABLE" & i
21-228-13:42:30.156 00 SCX_CPU1_MD_SY/2436       dumpFileName = "cpu1_tbl" & i & "symdmp413"
21-228-13:42:30.156 00 SCX_CPU1_MD_SY/2437       if (i = 1) then
21-228-13:42:30.156 00 SCX_CPU1_MD_SY/2439       elseif (i = 2) then
21-228-13:42:30.156 00 SCX_CPU1_MD_SY/2441       elseif (i = 3) then
21-228-13:42:30.156 00 SCX_CPU1_MD_SY/2442         loadPktId = dwell_tbl3_load_pkt
21-228-13:42:30.156 00 SCX_CPU1_MD_SY/2445       endif
21-228-13:42:30.157 00 SCX_CPU1_MD_SY/2446     
21-228-13:42:30.157 00 SCX_CPU1_MD_SY/2447       cmdcnt = SCX_CPU1_TBL_CMDPC+1
21-228-13:42:30.157 00 SCX_CPU1_MD_SY/2448     
21-228-13:42:30.157 00 SCX_CPU1_MD_SY/2449       s get_tbl_to_cvt (ramDir,tableName,"A",dumpFileName,hostCPU,loadPktId)
21-228-13:42:30.157 00     SPR-I:STS          Loading file /s/opr/accounts/cfs_test/prc/get_tbl_to_cvt.i
21-228-13:42:30.158 00     SPR-I:STS          Procedure GET_TBL_TO_CVT started
21-228-13:42:30.158 00 GET_TBL_TO_CVT/2        ;
21-228-13:42:30.158 00 GET_TBL_TO_CVT/3        local logging = %liv (log_procedure)
21-228-13:42:30.169 00 GET_TBL_TO_CVT/4        %liv (log_procedure) = FALSE
21-228-13:42:30.176 00     SPR-I:OPRO         Sending Command: /SCX_CPU1_TBL_DUMP ACTIVE DTABLENAME="MD.DWELL_TABLE3" DFILENAME="/ram/cpu1_tbl3symdmp413"
21-228-13:42:30.177 00     SPR-I:STTE         Wait mode - waiting 15 seconds ...
21-228-13:42:30.467 00    TLMH-I:STS          58-012-14:21:01.002 INFO CPU=CPU1 APPNAME=CFE_TBL EVENT ID=14 Successfully dumped Table 'MD.DWELL_TABLE3' to '/ram/cpu1_tbl3symdmp413'
21-228-13:42:45.192 00     SPR-I:OPRO         
21-228-13:42:45.192 00     SPR-I:OPRO            The TBLNAME is: MD.DWELL_TABLE3
21-228-13:42:45.192 00     SPR-I:OPRO               The APID is: P0FAA
21-228-13:42:45.193 00     SPR-I:OPRO                The CPU is: CPU3
21-228-13:42:45.193 00     SPR-I:OPRO         The IP Address is: 192.168.1.8
21-228-13:42:45.197 00     SPR-I:OPRO         The perl command is: perl /s/opr/accounts/global/tools/ftp.pl RAM:0 cpu1_tbl3symdmp413 cpu1_tbl3symdmp413 binary 192.168.1.8
21-228-13:42:45.365 00     SPR-I:OPRO         Return code from ftp_file.pl: 0
21-228-13:42:45.365 00     SPR-I:STTE         Wait mode - waiting 15 seconds ...
21-228-13:43:00.377 00     SPR-I:OPRO         
21-228-13:43:00.420 00     SPR-I:OPRO         The unix command is cvt -ws file_list[4010].file_write_time "`date +%y-%j-%T -r /s/opr/accounts/cfs_test/image/cpu1_tbl3symdmp413`"
21-228-13:43:00.421 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-228-13:43:05.425 00 GET_TBL_TO_CVT/238      
21-228-13:43:05.425 00 GET_TBL_TO_CVT/239      ENDPROC
21-228-13:43:05.425 00     SPR-I:STS          Procedure GET_TBL_TO_CVT completed
21-228-13:43:05.427 00 SCX_CPU1_MD_SY/2450     
21-228-13:43:05.427 00 SCX_CPU1_MD_SY/2451       ut_tlmwait SCX_CPU1_TBL_CMDPC, {cmdcnt}
21-228-13:43:05.439 00     SPR-I:STTE         WAIT UNTIL completed
21-228-13:43:05.441 00 SCX_CPU1_MD_SY/2452       if (UT_TW_Status <> UT_Success) then
21-228-13:43:05.442 00 SCX_CPU1_MD_SY/2454       endif
21-228-13:43:05.442 00 SCX_CPU1_MD_SY/2455     
21-228-13:43:05.442 00 SCX_CPU1_MD_SY/2456       ; Check for event message
21-228-13:43:05.442 00 SCX_CPU1_MD_SY/2457       if (SCX_CPU1_find_event[1].num_found_messages != 1) then
21-228-13:43:05.442 00 SCX_CPU1_MD_SY/2461       endif
21-228-13:43:05.442 00 SCX_CPU1_MD_SY/2462     
21-228-13:43:05.442 00 SCX_CPU1_MD_SY/2463       passed = 1
21-228-13:43:05.443 00 SCX_CPU1_MD_SY/2465       dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Enabled"
21-228-13:43:05.443 00 SCX_CPU1_MD_SY/2466       if (tbl_enaFlag[i] <> {dataName}) then
21-228-13:43:05.443 00 SCX_CPU1_MD_SY/2469       endif 
21-228-13:43:05.443 00 SCX_CPU1_MD_SY/2470     
21-228-13:43:05.444 00 SCX_CPU1_MD_SY/2471       dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Signature"
21-228-13:43:05.444 00 SCX_CPU1_MD_SY/2472       if (tbl_signature[i] <> {dataName}) then
21-228-13:43:05.444 00 SCX_CPU1_MD_SY/2475       endif 
21-228-13:43:05.444 00 SCX_CPU1_MD_SY/2476     
21-228-13:43:05.475 00 SCX_CPU1_MD_SY/2478       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:43:05.476 00 SCX_CPU1_MD_SY/2479         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:43:05.476 00 SCX_CPU1_MD_SY/2480         if (tbl_length[i,j] <> {dataName}) then
21-228-13:43:05.476 00 SCX_CPU1_MD_SY/2483         endif 
21-228-13:43:05.476 00 SCX_CPU1_MD_SY/2484     
21-228-13:43:05.476 00 SCX_CPU1_MD_SY/2485         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:43:05.476 00 SCX_CPU1_MD_SY/2486         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:43:05.476 00 SCX_CPU1_MD_SY/2489         endif 
21-228-13:43:05.476 00 SCX_CPU1_MD_SY/2490     
21-228-13:43:05.476 00 SCX_CPU1_MD_SY/2491         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:43:05.476 00 SCX_CPU1_MD_SY/2492         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:43:05.477 00 SCX_CPU1_MD_SY/2495         endif 
21-228-13:43:05.477 00 SCX_CPU1_MD_SY/2496     
21-228-13:43:05.477 00 SCX_CPU1_MD_SY/2497         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:43:05.477 00 SCX_CPU1_MD_SY/2498         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:43:05.477 00 SCX_CPU1_MD_SY/2501         endif 
21-228-13:43:05.477 00 SCX_CPU1_MD_SY/2502       enddo
21-228-13:43:05.478 00 SCX_CPU1_MD_SY/2478       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:43:05.478 00 SCX_CPU1_MD_SY/2479         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:43:05.478 00 SCX_CPU1_MD_SY/2480         if (tbl_length[i,j] <> {dataName}) then
21-228-13:43:05.478 00 SCX_CPU1_MD_SY/2483         endif 
21-228-13:43:05.478 00 SCX_CPU1_MD_SY/2484     
21-228-13:43:05.478 00 SCX_CPU1_MD_SY/2485         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:43:05.479 00 SCX_CPU1_MD_SY/2486         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:43:05.479 00 SCX_CPU1_MD_SY/2489         endif 
21-228-13:43:05.479 00 SCX_CPU1_MD_SY/2490     
21-228-13:43:05.479 00 SCX_CPU1_MD_SY/2491         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:43:05.479 00 SCX_CPU1_MD_SY/2492         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:43:05.479 00 SCX_CPU1_MD_SY/2495         endif 
21-228-13:43:05.479 00 SCX_CPU1_MD_SY/2496     
21-228-13:43:05.479 00 SCX_CPU1_MD_SY/2497         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:43:05.479 00 SCX_CPU1_MD_SY/2498         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:43:05.479 00 SCX_CPU1_MD_SY/2501         endif 
21-228-13:43:05.480 00 SCX_CPU1_MD_SY/2502       enddo
21-228-13:43:05.480 00 SCX_CPU1_MD_SY/2478       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:43:05.480 00 SCX_CPU1_MD_SY/2479         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:43:05.480 00 SCX_CPU1_MD_SY/2480         if (tbl_length[i,j] <> {dataName}) then
21-228-13:43:05.481 00 SCX_CPU1_MD_SY/2483         endif 
21-228-13:43:05.481 00 SCX_CPU1_MD_SY/2484     
21-228-13:43:05.481 00 SCX_CPU1_MD_SY/2485         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:43:05.481 00 SCX_CPU1_MD_SY/2486         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:43:05.481 00 SCX_CPU1_MD_SY/2489         endif 
21-228-13:43:05.481 00 SCX_CPU1_MD_SY/2490     
21-228-13:43:05.481 00 SCX_CPU1_MD_SY/2491         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:43:05.481 00 SCX_CPU1_MD_SY/2492         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:43:05.481 00 SCX_CPU1_MD_SY/2495         endif 
21-228-13:43:05.481 00 SCX_CPU1_MD_SY/2496     
21-228-13:43:05.481 00 SCX_CPU1_MD_SY/2497         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:43:05.481 00 SCX_CPU1_MD_SY/2498         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:43:05.481 00 SCX_CPU1_MD_SY/2501         endif 
21-228-13:43:05.481 00 SCX_CPU1_MD_SY/2502       enddo
21-228-13:43:05.482 00 SCX_CPU1_MD_SY/2478       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:43:05.482 00 SCX_CPU1_MD_SY/2479         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:43:05.482 00 SCX_CPU1_MD_SY/2480         if (tbl_length[i,j] <> {dataName}) then
21-228-13:43:05.482 00 SCX_CPU1_MD_SY/2483         endif 
21-228-13:43:05.482 00 SCX_CPU1_MD_SY/2484     
21-228-13:43:05.482 00 SCX_CPU1_MD_SY/2485         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:43:05.487 00 SCX_CPU1_MD_SY/2486         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:43:05.488 00 SCX_CPU1_MD_SY/2489         endif 
21-228-13:43:05.488 00 SCX_CPU1_MD_SY/2490     
21-228-13:43:05.488 00 SCX_CPU1_MD_SY/2491         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:43:05.488 00 SCX_CPU1_MD_SY/2492         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:43:05.488 00 SCX_CPU1_MD_SY/2495         endif 
21-228-13:43:05.488 00 SCX_CPU1_MD_SY/2496     
21-228-13:43:05.488 00 SCX_CPU1_MD_SY/2497         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:43:05.488 00 SCX_CPU1_MD_SY/2498         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:43:05.488 00 SCX_CPU1_MD_SY/2501         endif 
21-228-13:43:05.488 00 SCX_CPU1_MD_SY/2502       enddo
21-228-13:43:05.488 00 SCX_CPU1_MD_SY/2478       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:43:05.488 00 SCX_CPU1_MD_SY/2479         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:43:05.489 00 SCX_CPU1_MD_SY/2480         if (tbl_length[i,j] <> {dataName}) then
21-228-13:43:05.489 00 SCX_CPU1_MD_SY/2483         endif 
21-228-13:43:05.489 00 SCX_CPU1_MD_SY/2484     
21-228-13:43:05.489 00 SCX_CPU1_MD_SY/2485         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:43:05.489 00 SCX_CPU1_MD_SY/2486         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:43:05.489 00 SCX_CPU1_MD_SY/2489         endif 
21-228-13:43:05.489 00 SCX_CPU1_MD_SY/2490     
21-228-13:43:05.489 00 SCX_CPU1_MD_SY/2491         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:43:05.489 00 SCX_CPU1_MD_SY/2492         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:43:05.489 00 SCX_CPU1_MD_SY/2495         endif 
21-228-13:43:05.489 00 SCX_CPU1_MD_SY/2496     
21-228-13:43:05.490 00 SCX_CPU1_MD_SY/2497         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:43:05.490 00 SCX_CPU1_MD_SY/2498         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:43:05.490 00 SCX_CPU1_MD_SY/2501         endif 
21-228-13:43:05.490 00 SCX_CPU1_MD_SY/2502       enddo
21-228-13:43:05.490 00 SCX_CPU1_MD_SY/2478       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:43:05.490 00 SCX_CPU1_MD_SY/2479         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:43:05.490 00 SCX_CPU1_MD_SY/2480         if (tbl_length[i,j] <> {dataName}) then
21-228-13:43:05.490 00 SCX_CPU1_MD_SY/2483         endif 
21-228-13:43:05.490 00 SCX_CPU1_MD_SY/2484     
21-228-13:43:05.490 00 SCX_CPU1_MD_SY/2485         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:43:05.490 00 SCX_CPU1_MD_SY/2486         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:43:05.491 00 SCX_CPU1_MD_SY/2489         endif 
21-228-13:43:05.491 00 SCX_CPU1_MD_SY/2490     
21-228-13:43:05.491 00 SCX_CPU1_MD_SY/2491         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:43:05.491 00 SCX_CPU1_MD_SY/2492         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:43:05.491 00 SCX_CPU1_MD_SY/2495         endif 
21-228-13:43:05.491 00 SCX_CPU1_MD_SY/2496     
21-228-13:43:05.491 00 SCX_CPU1_MD_SY/2497         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:43:05.491 00 SCX_CPU1_MD_SY/2498         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:43:05.491 00 SCX_CPU1_MD_SY/2501         endif 
21-228-13:43:05.491 00 SCX_CPU1_MD_SY/2502       enddo
21-228-13:43:05.491 00 SCX_CPU1_MD_SY/2478       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:43:05.492 00 SCX_CPU1_MD_SY/2479         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:43:05.495 00 SCX_CPU1_MD_SY/2480         if (tbl_length[i,j] <> {dataName}) then
21-228-13:43:05.495 00 SCX_CPU1_MD_SY/2483         endif 
21-228-13:43:05.495 00 SCX_CPU1_MD_SY/2484     
21-228-13:43:05.495 00 SCX_CPU1_MD_SY/2485         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:43:05.495 00 SCX_CPU1_MD_SY/2486         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:43:05.496 00 SCX_CPU1_MD_SY/2489         endif 
21-228-13:43:05.496 00 SCX_CPU1_MD_SY/2490     
21-228-13:43:05.496 00 SCX_CPU1_MD_SY/2491         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:43:05.496 00 SCX_CPU1_MD_SY/2492         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:43:05.496 00 SCX_CPU1_MD_SY/2495         endif 
21-228-13:43:05.496 00 SCX_CPU1_MD_SY/2496     
21-228-13:43:05.496 00 SCX_CPU1_MD_SY/2497         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:43:05.496 00 SCX_CPU1_MD_SY/2498         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:43:05.496 00 SCX_CPU1_MD_SY/2501         endif 
21-228-13:43:05.496 00 SCX_CPU1_MD_SY/2502       enddo
21-228-13:43:05.496 00 SCX_CPU1_MD_SY/2478       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:43:05.496 00 SCX_CPU1_MD_SY/2479         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:43:05.496 00 SCX_CPU1_MD_SY/2480         if (tbl_length[i,j] <> {dataName}) then
21-228-13:43:05.497 00 SCX_CPU1_MD_SY/2483         endif 
21-228-13:43:05.497 00 SCX_CPU1_MD_SY/2484     
21-228-13:43:05.497 00 SCX_CPU1_MD_SY/2485         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:43:05.497 00 SCX_CPU1_MD_SY/2486         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:43:05.497 00 SCX_CPU1_MD_SY/2489         endif 
21-228-13:43:05.497 00 SCX_CPU1_MD_SY/2490     
21-228-13:43:05.497 00 SCX_CPU1_MD_SY/2491         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:43:05.497 00 SCX_CPU1_MD_SY/2492         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:43:05.497 00 SCX_CPU1_MD_SY/2495         endif 
21-228-13:43:05.497 00 SCX_CPU1_MD_SY/2496     
21-228-13:43:05.497 00 SCX_CPU1_MD_SY/2497         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:43:05.497 00 SCX_CPU1_MD_SY/2498         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:43:05.497 00 SCX_CPU1_MD_SY/2501         endif 
21-228-13:43:05.497 00 SCX_CPU1_MD_SY/2502       enddo
21-228-13:43:05.497 00 SCX_CPU1_MD_SY/2478       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:43:05.498 00 SCX_CPU1_MD_SY/2479         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:43:05.498 00 SCX_CPU1_MD_SY/2480         if (tbl_length[i,j] <> {dataName}) then
21-228-13:43:05.498 00 SCX_CPU1_MD_SY/2483         endif 
21-228-13:43:05.498 00 SCX_CPU1_MD_SY/2484     
21-228-13:43:05.498 00 SCX_CPU1_MD_SY/2485         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:43:05.504 00 SCX_CPU1_MD_SY/2486         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:43:05.504 00 SCX_CPU1_MD_SY/2489         endif 
21-228-13:43:05.504 00 SCX_CPU1_MD_SY/2490     
21-228-13:43:05.504 00 SCX_CPU1_MD_SY/2491         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:43:05.504 00 SCX_CPU1_MD_SY/2492         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:43:05.504 00 SCX_CPU1_MD_SY/2495         endif 
21-228-13:43:05.504 00 SCX_CPU1_MD_SY/2496     
21-228-13:43:05.504 00 SCX_CPU1_MD_SY/2497         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:43:05.505 00 SCX_CPU1_MD_SY/2498         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:43:05.505 00 SCX_CPU1_MD_SY/2501         endif 
21-228-13:43:05.505 00 SCX_CPU1_MD_SY/2502       enddo
21-228-13:43:05.505 00 SCX_CPU1_MD_SY/2478       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:43:05.505 00 SCX_CPU1_MD_SY/2479         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:43:05.505 00 SCX_CPU1_MD_SY/2480         if (tbl_length[i,j] <> {dataName}) then
21-228-13:43:05.505 00 SCX_CPU1_MD_SY/2483         endif 
21-228-13:43:05.505 00 SCX_CPU1_MD_SY/2484     
21-228-13:43:05.505 00 SCX_CPU1_MD_SY/2485         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:43:05.505 00 SCX_CPU1_MD_SY/2486         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:43:05.505 00 SCX_CPU1_MD_SY/2489         endif 
21-228-13:43:05.505 00 SCX_CPU1_MD_SY/2490     
21-228-13:43:05.505 00 SCX_CPU1_MD_SY/2491         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:43:05.505 00 SCX_CPU1_MD_SY/2492         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:43:05.508 00 SCX_CPU1_MD_SY/2495         endif 
21-228-13:43:05.508 00 SCX_CPU1_MD_SY/2496     
21-228-13:43:05.508 00 SCX_CPU1_MD_SY/2497         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:43:05.508 00 SCX_CPU1_MD_SY/2498         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:43:05.508 00 SCX_CPU1_MD_SY/2501         endif 
21-228-13:43:05.508 00 SCX_CPU1_MD_SY/2502       enddo
21-228-13:43:05.508 00 SCX_CPU1_MD_SY/2478       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:43:05.508 00 SCX_CPU1_MD_SY/2479         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:43:05.509 00 SCX_CPU1_MD_SY/2480         if (tbl_length[i,j] <> {dataName}) then
21-228-13:43:05.509 00 SCX_CPU1_MD_SY/2483         endif 
21-228-13:43:05.509 00 SCX_CPU1_MD_SY/2484     
21-228-13:43:05.509 00 SCX_CPU1_MD_SY/2485         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:43:05.509 00 SCX_CPU1_MD_SY/2486         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:43:05.509 00 SCX_CPU1_MD_SY/2489         endif 
21-228-13:43:05.509 00 SCX_CPU1_MD_SY/2490     
21-228-13:43:05.509 00 SCX_CPU1_MD_SY/2491         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:43:05.509 00 SCX_CPU1_MD_SY/2492         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:43:05.509 00 SCX_CPU1_MD_SY/2495         endif 
21-228-13:43:05.509 00 SCX_CPU1_MD_SY/2496     
21-228-13:43:05.509 00 SCX_CPU1_MD_SY/2497         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:43:05.509 00 SCX_CPU1_MD_SY/2498         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:43:05.509 00 SCX_CPU1_MD_SY/2501         endif 
21-228-13:43:05.509 00 SCX_CPU1_MD_SY/2502       enddo
21-228-13:43:05.509 00 SCX_CPU1_MD_SY/2478       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:43:05.510 00 SCX_CPU1_MD_SY/2479         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:43:05.510 00 SCX_CPU1_MD_SY/2480         if (tbl_length[i,j] <> {dataName}) then
21-228-13:43:05.514 00 SCX_CPU1_MD_SY/2483         endif 
21-228-13:43:05.514 00 SCX_CPU1_MD_SY/2484     
21-228-13:43:05.514 00 SCX_CPU1_MD_SY/2485         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:43:05.514 00 SCX_CPU1_MD_SY/2486         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:43:05.514 00 SCX_CPU1_MD_SY/2489         endif 
21-228-13:43:05.514 00 SCX_CPU1_MD_SY/2490     
21-228-13:43:05.514 00 SCX_CPU1_MD_SY/2491         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:43:05.514 00 SCX_CPU1_MD_SY/2492         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:43:05.514 00 SCX_CPU1_MD_SY/2495         endif 
21-228-13:43:05.514 00 SCX_CPU1_MD_SY/2496     
21-228-13:43:05.514 00 SCX_CPU1_MD_SY/2497         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:43:05.515 00 SCX_CPU1_MD_SY/2498         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:43:05.515 00 SCX_CPU1_MD_SY/2501         endif 
21-228-13:43:05.515 00 SCX_CPU1_MD_SY/2502       enddo
21-228-13:43:05.515 00 SCX_CPU1_MD_SY/2478       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:43:05.515 00 SCX_CPU1_MD_SY/2479         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:43:05.515 00 SCX_CPU1_MD_SY/2480         if (tbl_length[i,j] <> {dataName}) then
21-228-13:43:05.515 00 SCX_CPU1_MD_SY/2483         endif 
21-228-13:43:05.515 00 SCX_CPU1_MD_SY/2484     
21-228-13:43:05.515 00 SCX_CPU1_MD_SY/2485         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:43:05.515 00 SCX_CPU1_MD_SY/2486         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:43:05.516 00 SCX_CPU1_MD_SY/2489         endif 
21-228-13:43:05.516 00 SCX_CPU1_MD_SY/2490     
21-228-13:43:05.516 00 SCX_CPU1_MD_SY/2491         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:43:05.516 00 SCX_CPU1_MD_SY/2492         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:43:05.522 00 SCX_CPU1_MD_SY/2495         endif 
21-228-13:43:05.522 00 SCX_CPU1_MD_SY/2496     
21-228-13:43:05.522 00 SCX_CPU1_MD_SY/2497         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:43:05.522 00 SCX_CPU1_MD_SY/2498         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:43:05.522 00 SCX_CPU1_MD_SY/2501         endif 
21-228-13:43:05.522 00 SCX_CPU1_MD_SY/2502       enddo
21-228-13:43:05.522 00 SCX_CPU1_MD_SY/2478       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:43:05.523 00 SCX_CPU1_MD_SY/2479         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:43:05.523 00 SCX_CPU1_MD_SY/2480         if (tbl_length[i,j] <> {dataName}) then
21-228-13:43:05.523 00 SCX_CPU1_MD_SY/2483         endif 
21-228-13:43:05.523 00 SCX_CPU1_MD_SY/2484     
21-228-13:43:05.523 00 SCX_CPU1_MD_SY/2485         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:43:05.523 00 SCX_CPU1_MD_SY/2486         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:43:05.523 00 SCX_CPU1_MD_SY/2489         endif 
21-228-13:43:05.523 00 SCX_CPU1_MD_SY/2490     
21-228-13:43:05.523 00 SCX_CPU1_MD_SY/2491         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:43:05.523 00 SCX_CPU1_MD_SY/2492         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:43:05.523 00 SCX_CPU1_MD_SY/2495         endif 
21-228-13:43:05.523 00 SCX_CPU1_MD_SY/2496     
21-228-13:43:05.523 00 SCX_CPU1_MD_SY/2497         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:43:05.523 00 SCX_CPU1_MD_SY/2498         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:43:05.523 00 SCX_CPU1_MD_SY/2501         endif 
21-228-13:43:05.523 00 SCX_CPU1_MD_SY/2502       enddo
21-228-13:43:05.524 00 SCX_CPU1_MD_SY/2478       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:43:05.524 00 SCX_CPU1_MD_SY/2479         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:43:05.524 00 SCX_CPU1_MD_SY/2480         if (tbl_length[i,j] <> {dataName}) then
21-228-13:43:05.524 00 SCX_CPU1_MD_SY/2483         endif 
21-228-13:43:05.524 00 SCX_CPU1_MD_SY/2484     
21-228-13:43:05.524 00 SCX_CPU1_MD_SY/2485         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:43:05.524 00 SCX_CPU1_MD_SY/2486         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:43:05.524 00 SCX_CPU1_MD_SY/2489         endif 
21-228-13:43:05.529 00 SCX_CPU1_MD_SY/2490     
21-228-13:43:05.529 00 SCX_CPU1_MD_SY/2491         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:43:05.530 00 SCX_CPU1_MD_SY/2492         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:43:05.530 00 SCX_CPU1_MD_SY/2495         endif 
21-228-13:43:05.530 00 SCX_CPU1_MD_SY/2496     
21-228-13:43:05.530 00 SCX_CPU1_MD_SY/2497         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:43:05.530 00 SCX_CPU1_MD_SY/2498         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:43:05.530 00 SCX_CPU1_MD_SY/2501         endif 
21-228-13:43:05.530 00 SCX_CPU1_MD_SY/2502       enddo
21-228-13:43:05.530 00 SCX_CPU1_MD_SY/2478       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:43:05.530 00 SCX_CPU1_MD_SY/2479         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:43:05.530 00 SCX_CPU1_MD_SY/2480         if (tbl_length[i,j] <> {dataName}) then
21-228-13:43:05.531 00 SCX_CPU1_MD_SY/2483         endif 
21-228-13:43:05.531 00 SCX_CPU1_MD_SY/2484     
21-228-13:43:05.531 00 SCX_CPU1_MD_SY/2485         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:43:05.531 00 SCX_CPU1_MD_SY/2486         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:43:05.531 00 SCX_CPU1_MD_SY/2489         endif 
21-228-13:43:05.531 00 SCX_CPU1_MD_SY/2490     
21-228-13:43:05.531 00 SCX_CPU1_MD_SY/2491         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:43:05.531 00 SCX_CPU1_MD_SY/2492         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:43:05.531 00 SCX_CPU1_MD_SY/2495         endif 
21-228-13:43:05.531 00 SCX_CPU1_MD_SY/2496     
21-228-13:43:05.531 00 SCX_CPU1_MD_SY/2497         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:43:05.531 00 SCX_CPU1_MD_SY/2498         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:43:05.531 00 SCX_CPU1_MD_SY/2501         endif 
21-228-13:43:05.531 00 SCX_CPU1_MD_SY/2502       enddo
21-228-13:43:05.532 00 SCX_CPU1_MD_SY/2478       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:43:05.532 00 SCX_CPU1_MD_SY/2479         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:43:05.532 00 SCX_CPU1_MD_SY/2480         if (tbl_length[i,j] <> {dataName}) then
21-228-13:43:05.532 00 SCX_CPU1_MD_SY/2483         endif 
21-228-13:43:05.532 00 SCX_CPU1_MD_SY/2484     
21-228-13:43:05.532 00 SCX_CPU1_MD_SY/2485         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:43:05.532 00 SCX_CPU1_MD_SY/2486         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:43:05.532 00 SCX_CPU1_MD_SY/2489         endif 
21-228-13:43:05.533 00 SCX_CPU1_MD_SY/2490     
21-228-13:43:05.533 00 SCX_CPU1_MD_SY/2491         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:43:05.533 00 SCX_CPU1_MD_SY/2492         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:43:05.533 00 SCX_CPU1_MD_SY/2495         endif 
21-228-13:43:05.533 00 SCX_CPU1_MD_SY/2496     
21-228-13:43:05.533 00 SCX_CPU1_MD_SY/2497         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:43:05.533 00 SCX_CPU1_MD_SY/2498         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:43:05.533 00 SCX_CPU1_MD_SY/2501         endif 
21-228-13:43:05.533 00 SCX_CPU1_MD_SY/2502       enddo
21-228-13:43:05.534 00 SCX_CPU1_MD_SY/2478       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:43:05.534 00 SCX_CPU1_MD_SY/2479         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:43:05.534 00 SCX_CPU1_MD_SY/2480         if (tbl_length[i,j] <> {dataName}) then
21-228-13:43:05.534 00 SCX_CPU1_MD_SY/2483         endif 
21-228-13:43:05.534 00 SCX_CPU1_MD_SY/2484     
21-228-13:43:05.534 00 SCX_CPU1_MD_SY/2485         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:43:05.534 00 SCX_CPU1_MD_SY/2486         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:43:05.534 00 SCX_CPU1_MD_SY/2489         endif 
21-228-13:43:05.534 00 SCX_CPU1_MD_SY/2490     
21-228-13:43:05.534 00 SCX_CPU1_MD_SY/2491         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:43:05.534 00 SCX_CPU1_MD_SY/2492         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:43:05.535 00 SCX_CPU1_MD_SY/2495         endif 
21-228-13:43:05.535 00 SCX_CPU1_MD_SY/2496     
21-228-13:43:05.535 00 SCX_CPU1_MD_SY/2497         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:43:05.535 00 SCX_CPU1_MD_SY/2498         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:43:05.535 00 SCX_CPU1_MD_SY/2501         endif 
21-228-13:43:05.535 00 SCX_CPU1_MD_SY/2502       enddo
21-228-13:43:05.535 00 SCX_CPU1_MD_SY/2478       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:43:05.535 00 SCX_CPU1_MD_SY/2479         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:43:05.535 00 SCX_CPU1_MD_SY/2480         if (tbl_length[i,j] <> {dataName}) then
21-228-13:43:05.540 00 SCX_CPU1_MD_SY/2483         endif 
21-228-13:43:05.540 00 SCX_CPU1_MD_SY/2484     
21-228-13:43:05.540 00 SCX_CPU1_MD_SY/2485         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:43:05.540 00 SCX_CPU1_MD_SY/2486         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:43:05.540 00 SCX_CPU1_MD_SY/2489         endif 
21-228-13:43:05.540 00 SCX_CPU1_MD_SY/2490     
21-228-13:43:05.540 00 SCX_CPU1_MD_SY/2491         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:43:05.540 00 SCX_CPU1_MD_SY/2492         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:43:05.541 00 SCX_CPU1_MD_SY/2495         endif 
21-228-13:43:05.541 00 SCX_CPU1_MD_SY/2496     
21-228-13:43:05.541 00 SCX_CPU1_MD_SY/2497         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:43:05.541 00 SCX_CPU1_MD_SY/2498         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:43:05.541 00 SCX_CPU1_MD_SY/2501         endif 
21-228-13:43:05.541 00 SCX_CPU1_MD_SY/2502       enddo
21-228-13:43:05.541 00 SCX_CPU1_MD_SY/2478       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:43:05.541 00 SCX_CPU1_MD_SY/2479         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:43:05.541 00 SCX_CPU1_MD_SY/2480         if (tbl_length[i,j] <> {dataName}) then
21-228-13:43:05.541 00 SCX_CPU1_MD_SY/2483         endif 
21-228-13:43:05.541 00 SCX_CPU1_MD_SY/2484     
21-228-13:43:05.541 00 SCX_CPU1_MD_SY/2485         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:43:05.541 00 SCX_CPU1_MD_SY/2486         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:43:05.541 00 SCX_CPU1_MD_SY/2489         endif 
21-228-13:43:05.541 00 SCX_CPU1_MD_SY/2490     
21-228-13:43:05.541 00 SCX_CPU1_MD_SY/2491         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:43:05.542 00 SCX_CPU1_MD_SY/2492         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:43:05.542 00 SCX_CPU1_MD_SY/2495         endif 
21-228-13:43:05.546 00 SCX_CPU1_MD_SY/2496     
21-228-13:43:05.546 00 SCX_CPU1_MD_SY/2497         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:43:05.546 00 SCX_CPU1_MD_SY/2498         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:43:05.546 00 SCX_CPU1_MD_SY/2501         endif 
21-228-13:43:05.546 00 SCX_CPU1_MD_SY/2502       enddo
21-228-13:43:05.547 00 SCX_CPU1_MD_SY/2478       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:43:05.547 00 SCX_CPU1_MD_SY/2479         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:43:05.547 00 SCX_CPU1_MD_SY/2480         if (tbl_length[i,j] <> {dataName}) then
21-228-13:43:05.547 00 SCX_CPU1_MD_SY/2483         endif 
21-228-13:43:05.547 00 SCX_CPU1_MD_SY/2484     
21-228-13:43:05.547 00 SCX_CPU1_MD_SY/2485         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:43:05.547 00 SCX_CPU1_MD_SY/2486         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:43:05.547 00 SCX_CPU1_MD_SY/2489         endif 
21-228-13:43:05.547 00 SCX_CPU1_MD_SY/2490     
21-228-13:43:05.547 00 SCX_CPU1_MD_SY/2491         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:43:05.547 00 SCX_CPU1_MD_SY/2492         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:43:05.548 00 SCX_CPU1_MD_SY/2495         endif 
21-228-13:43:05.548 00 SCX_CPU1_MD_SY/2496     
21-228-13:43:05.548 00 SCX_CPU1_MD_SY/2497         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:43:05.548 00 SCX_CPU1_MD_SY/2498         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:43:05.548 00 SCX_CPU1_MD_SY/2501         endif 
21-228-13:43:05.548 00 SCX_CPU1_MD_SY/2502       enddo
21-228-13:43:05.548 00 SCX_CPU1_MD_SY/2478       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:43:05.548 00 SCX_CPU1_MD_SY/2479         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:43:05.548 00 SCX_CPU1_MD_SY/2480         if (tbl_length[i,j] <> {dataName}) then
21-228-13:43:05.549 00 SCX_CPU1_MD_SY/2483         endif 
21-228-13:43:05.549 00 SCX_CPU1_MD_SY/2484     
21-228-13:43:05.549 00 SCX_CPU1_MD_SY/2485         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:43:05.549 00 SCX_CPU1_MD_SY/2486         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:43:05.549 00 SCX_CPU1_MD_SY/2489         endif 
21-228-13:43:05.549 00 SCX_CPU1_MD_SY/2490     
21-228-13:43:05.549 00 SCX_CPU1_MD_SY/2491         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:43:05.549 00 SCX_CPU1_MD_SY/2492         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:43:05.549 00 SCX_CPU1_MD_SY/2495         endif 
21-228-13:43:05.549 00 SCX_CPU1_MD_SY/2496     
21-228-13:43:05.549 00 SCX_CPU1_MD_SY/2497         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:43:05.549 00 SCX_CPU1_MD_SY/2498         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:43:05.549 00 SCX_CPU1_MD_SY/2501         endif 
21-228-13:43:05.549 00 SCX_CPU1_MD_SY/2502       enddo
21-228-13:43:05.550 00 SCX_CPU1_MD_SY/2478       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:43:05.550 00 SCX_CPU1_MD_SY/2479         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:43:05.550 00 SCX_CPU1_MD_SY/2480         if (tbl_length[i,j] <> {dataName}) then
21-228-13:43:05.550 00 SCX_CPU1_MD_SY/2483         endif 
21-228-13:43:05.550 00 SCX_CPU1_MD_SY/2484     
21-228-13:43:05.550 00 SCX_CPU1_MD_SY/2485         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:43:05.550 00 SCX_CPU1_MD_SY/2486         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:43:05.550 00 SCX_CPU1_MD_SY/2489         endif 
21-228-13:43:05.550 00 SCX_CPU1_MD_SY/2490     
21-228-13:43:05.550 00 SCX_CPU1_MD_SY/2491         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:43:05.550 00 SCX_CPU1_MD_SY/2492         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:43:05.550 00 SCX_CPU1_MD_SY/2495         endif 
21-228-13:43:05.550 00 SCX_CPU1_MD_SY/2496     
21-228-13:43:05.550 00 SCX_CPU1_MD_SY/2497         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:43:05.550 00 SCX_CPU1_MD_SY/2498         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:43:05.551 00 SCX_CPU1_MD_SY/2501         endif 
21-228-13:43:05.551 00 SCX_CPU1_MD_SY/2502       enddo
21-228-13:43:05.551 00 SCX_CPU1_MD_SY/2478       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:43:05.551 00 SCX_CPU1_MD_SY/2479         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:43:05.551 00 SCX_CPU1_MD_SY/2480         if (tbl_length[i,j] <> {dataName}) then
21-228-13:43:05.555 00 SCX_CPU1_MD_SY/2483         endif 
21-228-13:43:05.555 00 SCX_CPU1_MD_SY/2484     
21-228-13:43:05.555 00 SCX_CPU1_MD_SY/2485         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:43:05.555 00 SCX_CPU1_MD_SY/2486         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:43:05.556 00 SCX_CPU1_MD_SY/2489         endif 
21-228-13:43:05.556 00 SCX_CPU1_MD_SY/2490     
21-228-13:43:05.556 00 SCX_CPU1_MD_SY/2491         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:43:05.556 00 SCX_CPU1_MD_SY/2492         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:43:05.556 00 SCX_CPU1_MD_SY/2495         endif 
21-228-13:43:05.556 00 SCX_CPU1_MD_SY/2496     
21-228-13:43:05.556 00 SCX_CPU1_MD_SY/2497         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:43:05.556 00 SCX_CPU1_MD_SY/2498         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:43:05.557 00 SCX_CPU1_MD_SY/2501         endif 
21-228-13:43:05.557 00 SCX_CPU1_MD_SY/2502       enddo
21-228-13:43:05.557 00 SCX_CPU1_MD_SY/2478       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:43:05.558 00 SCX_CPU1_MD_SY/2479         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:43:06.015 00 SCX_CPU1_MD_SY/2480         if (tbl_length[i,j] <> {dataName}) then
21-228-13:43:06.015 00 SCX_CPU1_MD_SY/2483         endif 
21-228-13:43:06.015 00 SCX_CPU1_MD_SY/2484     
21-228-13:43:06.015 00 SCX_CPU1_MD_SY/2485         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:43:06.015 00 SCX_CPU1_MD_SY/2486         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:43:06.015 00 SCX_CPU1_MD_SY/2489         endif 
21-228-13:43:06.015 00 SCX_CPU1_MD_SY/2490     
21-228-13:43:06.015 00 SCX_CPU1_MD_SY/2491         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:43:06.015 00 SCX_CPU1_MD_SY/2492         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:43:06.015 00 SCX_CPU1_MD_SY/2495         endif 
21-228-13:43:06.015 00 SCX_CPU1_MD_SY/2496     
21-228-13:43:06.015 00 SCX_CPU1_MD_SY/2497         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:43:06.015 00 SCX_CPU1_MD_SY/2498         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:43:06.016 00 SCX_CPU1_MD_SY/2501         endif 
21-228-13:43:06.016 00 SCX_CPU1_MD_SY/2502       enddo
21-228-13:43:06.016 00 SCX_CPU1_MD_SY/2478       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:43:06.016 00 SCX_CPU1_MD_SY/2503     
21-228-13:43:06.016 00 SCX_CPU1_MD_SY/2504       if (passed = 1) then
21-228-13:43:06.016 00 SCX_CPU1_MD_SY/2505         write "<*> Passed - Load Tbl #",i," was restored properly after reset."
21-228-13:43:06.016 00     SPR-I:OPRO         <*> Passed - Load Tbl #3 was restored properly after reset.
21-228-13:43:06.016 00 SCX_CPU1_MD_SY/2508       endif
21-228-13:43:06.016 00 SCX_CPU1_MD_SY/2509     ENDDO
21-228-13:43:06.017 00 SCX_CPU1_MD_SY/2431     FOR i = 1 to MD_NUM_DWELL_TABLES DO
21-228-13:43:06.017 00 SCX_CPU1_MD_SY/2432       ; Dump the dwell table
21-228-13:43:06.017 00 SCX_CPU1_MD_SY/2433       ut_setupevents SCX, CPU1, CFE_TBL, CFE_TBL_WRITE_DUMP_INF_EID, INFO, 1
21-228-13:43:06.019 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:43:06.019 00     SPR-I:OPRO         ; Setup event 1 with CFE_TBL INFO 14
21-228-13:43:06.019 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:43:06.020 00 SCX_CPU1_MD_SY/2434     
21-228-13:43:06.020 00 SCX_CPU1_MD_SY/2435       tableName = MDAppName & ".DWELL_TABLE" & i
21-228-13:43:06.020 00 SCX_CPU1_MD_SY/2436       dumpFileName = "cpu1_tbl" & i & "symdmp413"
21-228-13:43:06.020 00 SCX_CPU1_MD_SY/2437       if (i = 1) then
21-228-13:43:06.020 00 SCX_CPU1_MD_SY/2439       elseif (i = 2) then
21-228-13:43:06.020 00 SCX_CPU1_MD_SY/2441       elseif (i = 3) then
21-228-13:43:06.020 00 SCX_CPU1_MD_SY/2443       else
21-228-13:43:06.020 00 SCX_CPU1_MD_SY/2444         loadPktId = dwell_tbl4_load_pkt
21-228-13:43:06.020 00 SCX_CPU1_MD_SY/2445       endif
21-228-13:43:06.020 00 SCX_CPU1_MD_SY/2446     
21-228-13:43:06.020 00 SCX_CPU1_MD_SY/2447       cmdcnt = SCX_CPU1_TBL_CMDPC+1
21-228-13:43:06.020 00 SCX_CPU1_MD_SY/2448     
21-228-13:43:06.020 00 SCX_CPU1_MD_SY/2449       s get_tbl_to_cvt (ramDir,tableName,"A",dumpFileName,hostCPU,loadPktId)
21-228-13:43:06.020 00     SPR-I:STS          Loading file /s/opr/accounts/cfs_test/prc/get_tbl_to_cvt.i
21-228-13:43:06.021 00     SPR-I:STS          Procedure GET_TBL_TO_CVT started
21-228-13:43:06.021 00 GET_TBL_TO_CVT/2        ;
21-228-13:43:06.021 00 GET_TBL_TO_CVT/3        local logging = %liv (log_procedure)
21-228-13:43:06.022 00 GET_TBL_TO_CVT/4        %liv (log_procedure) = FALSE
21-228-13:43:06.027 00     SPR-I:OPRO         Sending Command: /SCX_CPU1_TBL_DUMP ACTIVE DTABLENAME="MD.DWELL_TABLE4" DFILENAME="/ram/cpu1_tbl4symdmp413"
21-228-13:43:06.039 00     SPR-I:STTE         Wait mode - waiting 15 seconds ...
21-228-13:43:06.460 00    TLMH-I:STS          58-012-14:21:37.002 INFO CPU=CPU1 APPNAME=CFE_TBL EVENT ID=14 Successfully dumped Table 'MD.DWELL_TABLE4' to '/ram/cpu1_tbl4symdmp413'
21-228-13:43:21.051 00     SPR-I:OPRO         
21-228-13:43:21.051 00     SPR-I:OPRO            The TBLNAME is: MD.DWELL_TABLE4
21-228-13:43:21.051 00     SPR-I:OPRO               The APID is: P0FAB
21-228-13:43:21.052 00     SPR-I:OPRO                The CPU is: CPU3
21-228-13:43:21.052 00     SPR-I:OPRO         The IP Address is: 192.168.1.8
21-228-13:43:21.055 00     SPR-I:OPRO         The perl command is: perl /s/opr/accounts/global/tools/ftp.pl RAM:0 cpu1_tbl4symdmp413 cpu1_tbl4symdmp413 binary 192.168.1.8
21-228-13:43:21.214 00     SPR-I:OPRO         Return code from ftp_file.pl: 0
21-228-13:43:21.214 00     SPR-I:STTE         Wait mode - waiting 15 seconds ...
21-228-13:43:36.225 00     SPR-I:OPRO         
21-228-13:43:36.259 00     SPR-I:OPRO         The unix command is cvt -ws file_list[4011].file_write_time "`date +%y-%j-%T -r /s/opr/accounts/cfs_test/image/cpu1_tbl4symdmp413`"
21-228-13:43:36.259 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-228-13:43:41.262 00 GET_TBL_TO_CVT/238      
21-228-13:43:41.262 00 GET_TBL_TO_CVT/239      ENDPROC
21-228-13:43:41.262 00     SPR-I:STS          Procedure GET_TBL_TO_CVT completed
21-228-13:43:41.265 00 SCX_CPU1_MD_SY/2450     
21-228-13:43:41.265 00 SCX_CPU1_MD_SY/2451       ut_tlmwait SCX_CPU1_TBL_CMDPC, {cmdcnt}
21-228-13:43:41.280 00     SPR-I:STTE         WAIT UNTIL completed
21-228-13:43:41.282 00 SCX_CPU1_MD_SY/2452       if (UT_TW_Status <> UT_Success) then
21-228-13:43:41.282 00 SCX_CPU1_MD_SY/2454       endif
21-228-13:43:41.282 00 SCX_CPU1_MD_SY/2455     
21-228-13:43:41.282 00 SCX_CPU1_MD_SY/2456       ; Check for event message
21-228-13:43:41.282 00 SCX_CPU1_MD_SY/2457       if (SCX_CPU1_find_event[1].num_found_messages != 1) then
21-228-13:43:41.283 00 SCX_CPU1_MD_SY/2461       endif
21-228-13:43:41.283 00 SCX_CPU1_MD_SY/2462     
21-228-13:43:41.283 00 SCX_CPU1_MD_SY/2463       passed = 1
21-228-13:43:41.283 00 SCX_CPU1_MD_SY/2465       dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Enabled"
21-228-13:43:41.283 00 SCX_CPU1_MD_SY/2466       if (tbl_enaFlag[i] <> {dataName}) then
21-228-13:43:41.283 00 SCX_CPU1_MD_SY/2469       endif 
21-228-13:43:41.283 00 SCX_CPU1_MD_SY/2470     
21-228-13:43:41.284 00 SCX_CPU1_MD_SY/2471       dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Signature"
21-228-13:43:41.284 00 SCX_CPU1_MD_SY/2472       if (tbl_signature[i] <> {dataName}) then
21-228-13:43:41.284 00 SCX_CPU1_MD_SY/2475       endif 
21-228-13:43:41.284 00 SCX_CPU1_MD_SY/2476     
21-228-13:43:41.316 00 SCX_CPU1_MD_SY/2478       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:43:41.316 00 SCX_CPU1_MD_SY/2479         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:43:41.316 00 SCX_CPU1_MD_SY/2480         if (tbl_length[i,j] <> {dataName}) then
21-228-13:43:41.316 00 SCX_CPU1_MD_SY/2483         endif 
21-228-13:43:41.316 00 SCX_CPU1_MD_SY/2484     
21-228-13:43:41.316 00 SCX_CPU1_MD_SY/2485         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:43:41.317 00 SCX_CPU1_MD_SY/2486         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:43:41.317 00 SCX_CPU1_MD_SY/2489         endif 
21-228-13:43:41.317 00 SCX_CPU1_MD_SY/2490     
21-228-13:43:41.317 00 SCX_CPU1_MD_SY/2491         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:43:41.317 00 SCX_CPU1_MD_SY/2492         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:43:41.317 00 SCX_CPU1_MD_SY/2495         endif 
21-228-13:43:41.317 00 SCX_CPU1_MD_SY/2496     
21-228-13:43:41.317 00 SCX_CPU1_MD_SY/2497         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:43:41.317 00 SCX_CPU1_MD_SY/2498         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:43:41.317 00 SCX_CPU1_MD_SY/2501         endif 
21-228-13:43:41.317 00 SCX_CPU1_MD_SY/2502       enddo
21-228-13:43:41.318 00 SCX_CPU1_MD_SY/2478       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:43:41.318 00 SCX_CPU1_MD_SY/2479         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:43:41.318 00 SCX_CPU1_MD_SY/2480         if (tbl_length[i,j] <> {dataName}) then
21-228-13:43:41.318 00 SCX_CPU1_MD_SY/2483         endif 
21-228-13:43:41.318 00 SCX_CPU1_MD_SY/2484     
21-228-13:43:41.318 00 SCX_CPU1_MD_SY/2485         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:43:41.318 00 SCX_CPU1_MD_SY/2486         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:43:41.318 00 SCX_CPU1_MD_SY/2489         endif 
21-228-13:43:41.318 00 SCX_CPU1_MD_SY/2490     
21-228-13:43:41.318 00 SCX_CPU1_MD_SY/2491         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:43:41.318 00 SCX_CPU1_MD_SY/2492         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:43:41.319 00 SCX_CPU1_MD_SY/2495         endif 
21-228-13:43:41.319 00 SCX_CPU1_MD_SY/2496     
21-228-13:43:41.319 00 SCX_CPU1_MD_SY/2497         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:43:41.319 00 SCX_CPU1_MD_SY/2498         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:43:41.319 00 SCX_CPU1_MD_SY/2501         endif 
21-228-13:43:41.319 00 SCX_CPU1_MD_SY/2502       enddo
21-228-13:43:41.319 00 SCX_CPU1_MD_SY/2478       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:43:41.319 00 SCX_CPU1_MD_SY/2479         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:43:41.319 00 SCX_CPU1_MD_SY/2480         if (tbl_length[i,j] <> {dataName}) then
21-228-13:43:41.319 00 SCX_CPU1_MD_SY/2483         endif 
21-228-13:43:41.320 00 SCX_CPU1_MD_SY/2484     
21-228-13:43:41.320 00 SCX_CPU1_MD_SY/2485         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:43:41.320 00 SCX_CPU1_MD_SY/2486         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:43:41.320 00 SCX_CPU1_MD_SY/2489         endif 
21-228-13:43:41.320 00 SCX_CPU1_MD_SY/2490     
21-228-13:43:41.320 00 SCX_CPU1_MD_SY/2491         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:43:41.320 00 SCX_CPU1_MD_SY/2492         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:43:41.321 00 SCX_CPU1_MD_SY/2495         endif 
21-228-13:43:41.321 00 SCX_CPU1_MD_SY/2496     
21-228-13:43:41.321 00 SCX_CPU1_MD_SY/2497         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:43:41.321 00 SCX_CPU1_MD_SY/2498         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:43:41.321 00 SCX_CPU1_MD_SY/2501         endif 
21-228-13:43:41.321 00 SCX_CPU1_MD_SY/2502       enddo
21-228-13:43:41.321 00 SCX_CPU1_MD_SY/2478       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:43:41.321 00 SCX_CPU1_MD_SY/2479         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:43:41.321 00 SCX_CPU1_MD_SY/2480         if (tbl_length[i,j] <> {dataName}) then
21-228-13:43:41.322 00 SCX_CPU1_MD_SY/2483         endif 
21-228-13:43:41.322 00 SCX_CPU1_MD_SY/2484     
21-228-13:43:41.322 00 SCX_CPU1_MD_SY/2485         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:43:41.322 00 SCX_CPU1_MD_SY/2486         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:43:41.322 00 SCX_CPU1_MD_SY/2489         endif 
21-228-13:43:41.322 00 SCX_CPU1_MD_SY/2490     
21-228-13:43:41.322 00 SCX_CPU1_MD_SY/2491         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:43:41.322 00 SCX_CPU1_MD_SY/2492         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:43:41.322 00 SCX_CPU1_MD_SY/2495         endif 
21-228-13:43:41.322 00 SCX_CPU1_MD_SY/2496     
21-228-13:43:41.322 00 SCX_CPU1_MD_SY/2497         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:43:41.322 00 SCX_CPU1_MD_SY/2498         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:43:41.328 00 SCX_CPU1_MD_SY/2501         endif 
21-228-13:43:41.328 00 SCX_CPU1_MD_SY/2502       enddo
21-228-13:43:41.328 00 SCX_CPU1_MD_SY/2478       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:43:41.329 00 SCX_CPU1_MD_SY/2479         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:43:41.329 00 SCX_CPU1_MD_SY/2480         if (tbl_length[i,j] <> {dataName}) then
21-228-13:43:41.329 00 SCX_CPU1_MD_SY/2483         endif 
21-228-13:43:41.329 00 SCX_CPU1_MD_SY/2484     
21-228-13:43:41.329 00 SCX_CPU1_MD_SY/2485         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:43:41.329 00 SCX_CPU1_MD_SY/2486         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:43:41.329 00 SCX_CPU1_MD_SY/2489         endif 
21-228-13:43:41.329 00 SCX_CPU1_MD_SY/2490     
21-228-13:43:41.329 00 SCX_CPU1_MD_SY/2491         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:43:41.329 00 SCX_CPU1_MD_SY/2492         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:43:41.329 00 SCX_CPU1_MD_SY/2495         endif 
21-228-13:43:41.329 00 SCX_CPU1_MD_SY/2496     
21-228-13:43:41.329 00 SCX_CPU1_MD_SY/2497         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:43:41.329 00 SCX_CPU1_MD_SY/2498         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:43:41.329 00 SCX_CPU1_MD_SY/2501         endif 
21-228-13:43:41.329 00 SCX_CPU1_MD_SY/2502       enddo
21-228-13:43:41.330 00 SCX_CPU1_MD_SY/2478       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:43:41.330 00 SCX_CPU1_MD_SY/2479         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:43:41.330 00 SCX_CPU1_MD_SY/2480         if (tbl_length[i,j] <> {dataName}) then
21-228-13:43:41.330 00 SCX_CPU1_MD_SY/2483         endif 
21-228-13:43:41.330 00 SCX_CPU1_MD_SY/2484     
21-228-13:43:41.330 00 SCX_CPU1_MD_SY/2485         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:43:41.330 00 SCX_CPU1_MD_SY/2486         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:43:41.330 00 SCX_CPU1_MD_SY/2489         endif 
21-228-13:43:41.330 00 SCX_CPU1_MD_SY/2490     
21-228-13:43:41.330 00 SCX_CPU1_MD_SY/2491         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:43:41.330 00 SCX_CPU1_MD_SY/2492         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:43:41.331 00 SCX_CPU1_MD_SY/2495         endif 
21-228-13:43:41.331 00 SCX_CPU1_MD_SY/2496     
21-228-13:43:41.331 00 SCX_CPU1_MD_SY/2497         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:43:41.331 00 SCX_CPU1_MD_SY/2498         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:43:41.331 00 SCX_CPU1_MD_SY/2501         endif 
21-228-13:43:41.331 00 SCX_CPU1_MD_SY/2502       enddo
21-228-13:43:41.331 00 SCX_CPU1_MD_SY/2478       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:43:41.331 00 SCX_CPU1_MD_SY/2479         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:43:41.331 00 SCX_CPU1_MD_SY/2480         if (tbl_length[i,j] <> {dataName}) then
21-228-13:43:41.331 00 SCX_CPU1_MD_SY/2483         endif 
21-228-13:43:41.331 00 SCX_CPU1_MD_SY/2484     
21-228-13:43:41.331 00 SCX_CPU1_MD_SY/2485         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:43:41.332 00 SCX_CPU1_MD_SY/2486         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:43:41.332 00 SCX_CPU1_MD_SY/2489         endif 
21-228-13:43:41.332 00 SCX_CPU1_MD_SY/2490     
21-228-13:43:41.332 00 SCX_CPU1_MD_SY/2491         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:43:41.332 00 SCX_CPU1_MD_SY/2492         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:43:41.332 00 SCX_CPU1_MD_SY/2495         endif 
21-228-13:43:41.336 00 SCX_CPU1_MD_SY/2496     
21-228-13:43:41.336 00 SCX_CPU1_MD_SY/2497         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:43:41.337 00 SCX_CPU1_MD_SY/2498         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:43:41.337 00 SCX_CPU1_MD_SY/2501         endif 
21-228-13:43:41.337 00 SCX_CPU1_MD_SY/2502       enddo
21-228-13:43:41.337 00 SCX_CPU1_MD_SY/2478       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:43:41.337 00 SCX_CPU1_MD_SY/2479         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:43:41.337 00 SCX_CPU1_MD_SY/2480         if (tbl_length[i,j] <> {dataName}) then
21-228-13:43:41.337 00 SCX_CPU1_MD_SY/2483         endif 
21-228-13:43:41.337 00 SCX_CPU1_MD_SY/2484     
21-228-13:43:41.337 00 SCX_CPU1_MD_SY/2485         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:43:41.338 00 SCX_CPU1_MD_SY/2486         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:43:41.338 00 SCX_CPU1_MD_SY/2489         endif 
21-228-13:43:41.338 00 SCX_CPU1_MD_SY/2490     
21-228-13:43:41.338 00 SCX_CPU1_MD_SY/2491         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:43:41.338 00 SCX_CPU1_MD_SY/2492         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:43:41.338 00 SCX_CPU1_MD_SY/2495         endif 
21-228-13:43:41.338 00 SCX_CPU1_MD_SY/2496     
21-228-13:43:41.338 00 SCX_CPU1_MD_SY/2497         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:43:41.338 00 SCX_CPU1_MD_SY/2498         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:43:41.338 00 SCX_CPU1_MD_SY/2501         endif 
21-228-13:43:41.338 00 SCX_CPU1_MD_SY/2502       enddo
21-228-13:43:41.339 00 SCX_CPU1_MD_SY/2478       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:43:41.339 00 SCX_CPU1_MD_SY/2479         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:43:41.339 00 SCX_CPU1_MD_SY/2480         if (tbl_length[i,j] <> {dataName}) then
21-228-13:43:41.339 00 SCX_CPU1_MD_SY/2483         endif 
21-228-13:43:41.339 00 SCX_CPU1_MD_SY/2484     
21-228-13:43:41.339 00 SCX_CPU1_MD_SY/2485         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:43:41.339 00 SCX_CPU1_MD_SY/2486         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:43:41.339 00 SCX_CPU1_MD_SY/2489         endif 
21-228-13:43:41.339 00 SCX_CPU1_MD_SY/2490     
21-228-13:43:41.339 00 SCX_CPU1_MD_SY/2491         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:43:41.339 00 SCX_CPU1_MD_SY/2492         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:43:41.339 00 SCX_CPU1_MD_SY/2495         endif 
21-228-13:43:41.339 00 SCX_CPU1_MD_SY/2496     
21-228-13:43:41.339 00 SCX_CPU1_MD_SY/2497         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:43:41.339 00 SCX_CPU1_MD_SY/2498         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:43:41.340 00 SCX_CPU1_MD_SY/2501         endif 
21-228-13:43:41.340 00 SCX_CPU1_MD_SY/2502       enddo
21-228-13:43:41.340 00 SCX_CPU1_MD_SY/2478       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:43:41.340 00 SCX_CPU1_MD_SY/2479         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:43:41.345 00 SCX_CPU1_MD_SY/2480         if (tbl_length[i,j] <> {dataName}) then
21-228-13:43:41.345 00 SCX_CPU1_MD_SY/2483         endif 
21-228-13:43:41.345 00 SCX_CPU1_MD_SY/2484     
21-228-13:43:41.345 00 SCX_CPU1_MD_SY/2485         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:43:41.345 00 SCX_CPU1_MD_SY/2486         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:43:41.346 00 SCX_CPU1_MD_SY/2489         endif 
21-228-13:43:41.346 00 SCX_CPU1_MD_SY/2490     
21-228-13:43:41.346 00 SCX_CPU1_MD_SY/2491         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:43:41.346 00 SCX_CPU1_MD_SY/2492         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:43:41.346 00 SCX_CPU1_MD_SY/2495         endif 
21-228-13:43:41.346 00 SCX_CPU1_MD_SY/2496     
21-228-13:43:41.346 00 SCX_CPU1_MD_SY/2497         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:43:41.346 00 SCX_CPU1_MD_SY/2498         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:43:41.346 00 SCX_CPU1_MD_SY/2501         endif 
21-228-13:43:41.346 00 SCX_CPU1_MD_SY/2502       enddo
21-228-13:43:41.346 00 SCX_CPU1_MD_SY/2478       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:43:41.346 00 SCX_CPU1_MD_SY/2479         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:43:41.347 00 SCX_CPU1_MD_SY/2480         if (tbl_length[i,j] <> {dataName}) then
21-228-13:43:41.347 00 SCX_CPU1_MD_SY/2483         endif 
21-228-13:43:41.347 00 SCX_CPU1_MD_SY/2484     
21-228-13:43:41.347 00 SCX_CPU1_MD_SY/2485         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:43:41.347 00 SCX_CPU1_MD_SY/2486         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:43:41.352 00 SCX_CPU1_MD_SY/2489         endif 
21-228-13:43:41.352 00 SCX_CPU1_MD_SY/2490     
21-228-13:43:41.352 00 SCX_CPU1_MD_SY/2491         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:43:41.352 00 SCX_CPU1_MD_SY/2492         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:43:41.352 00 SCX_CPU1_MD_SY/2495         endif 
21-228-13:43:41.352 00 SCX_CPU1_MD_SY/2496     
21-228-13:43:41.352 00 SCX_CPU1_MD_SY/2497         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:43:41.353 00 SCX_CPU1_MD_SY/2498         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:43:41.353 00 SCX_CPU1_MD_SY/2501         endif 
21-228-13:43:41.353 00 SCX_CPU1_MD_SY/2502       enddo
21-228-13:43:41.353 00 SCX_CPU1_MD_SY/2478       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:43:41.353 00 SCX_CPU1_MD_SY/2479         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:43:41.353 00 SCX_CPU1_MD_SY/2480         if (tbl_length[i,j] <> {dataName}) then
21-228-13:43:41.353 00 SCX_CPU1_MD_SY/2483         endif 
21-228-13:43:41.353 00 SCX_CPU1_MD_SY/2484     
21-228-13:43:41.353 00 SCX_CPU1_MD_SY/2485         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:43:41.353 00 SCX_CPU1_MD_SY/2486         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:43:41.353 00 SCX_CPU1_MD_SY/2489         endif 
21-228-13:43:41.353 00 SCX_CPU1_MD_SY/2490     
21-228-13:43:41.353 00 SCX_CPU1_MD_SY/2491         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:43:41.353 00 SCX_CPU1_MD_SY/2492         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:43:41.353 00 SCX_CPU1_MD_SY/2495         endif 
21-228-13:43:41.353 00 SCX_CPU1_MD_SY/2496     
21-228-13:43:41.353 00 SCX_CPU1_MD_SY/2497         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:43:41.359 00 SCX_CPU1_MD_SY/2498         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:43:41.359 00 SCX_CPU1_MD_SY/2501         endif 
21-228-13:43:41.359 00 SCX_CPU1_MD_SY/2502       enddo
21-228-13:43:41.363 00 SCX_CPU1_MD_SY/2478       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:43:41.363 00 SCX_CPU1_MD_SY/2479         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:43:41.363 00 SCX_CPU1_MD_SY/2480         if (tbl_length[i,j] <> {dataName}) then
21-228-13:43:41.364 00 SCX_CPU1_MD_SY/2483         endif 
21-228-13:43:41.364 00 SCX_CPU1_MD_SY/2484     
21-228-13:43:41.364 00 SCX_CPU1_MD_SY/2485         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:43:41.364 00 SCX_CPU1_MD_SY/2486         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:43:41.364 00 SCX_CPU1_MD_SY/2489         endif 
21-228-13:43:41.364 00 SCX_CPU1_MD_SY/2490     
21-228-13:43:41.364 00 SCX_CPU1_MD_SY/2491         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:43:41.364 00 SCX_CPU1_MD_SY/2492         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:43:41.364 00 SCX_CPU1_MD_SY/2495         endif 
21-228-13:43:41.364 00 SCX_CPU1_MD_SY/2496     
21-228-13:43:41.364 00 SCX_CPU1_MD_SY/2497         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:43:41.364 00 SCX_CPU1_MD_SY/2498         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:43:41.364 00 SCX_CPU1_MD_SY/2501         endif 
21-228-13:43:41.364 00 SCX_CPU1_MD_SY/2502       enddo
21-228-13:43:41.364 00 SCX_CPU1_MD_SY/2478       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:43:41.364 00 SCX_CPU1_MD_SY/2479         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:43:41.364 00 SCX_CPU1_MD_SY/2480         if (tbl_length[i,j] <> {dataName}) then
21-228-13:43:41.365 00 SCX_CPU1_MD_SY/2483         endif 
21-228-13:43:41.365 00 SCX_CPU1_MD_SY/2484     
21-228-13:43:41.365 00 SCX_CPU1_MD_SY/2485         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:43:41.365 00 SCX_CPU1_MD_SY/2486         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:43:41.365 00 SCX_CPU1_MD_SY/2489         endif 
21-228-13:43:41.365 00 SCX_CPU1_MD_SY/2490     
21-228-13:43:41.365 00 SCX_CPU1_MD_SY/2491         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:43:41.366 00 SCX_CPU1_MD_SY/2492         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:43:41.366 00 SCX_CPU1_MD_SY/2495         endif 
21-228-13:43:41.366 00 SCX_CPU1_MD_SY/2496     
21-228-13:43:41.366 00 SCX_CPU1_MD_SY/2497         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:43:41.366 00 SCX_CPU1_MD_SY/2498         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:43:41.366 00 SCX_CPU1_MD_SY/2501         endif 
21-228-13:43:41.366 00 SCX_CPU1_MD_SY/2502       enddo
21-228-13:43:41.366 00 SCX_CPU1_MD_SY/2478       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:43:41.366 00 SCX_CPU1_MD_SY/2479         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:43:41.366 00 SCX_CPU1_MD_SY/2480         if (tbl_length[i,j] <> {dataName}) then
21-228-13:43:41.366 00 SCX_CPU1_MD_SY/2483         endif 
21-228-13:43:41.366 00 SCX_CPU1_MD_SY/2484     
21-228-13:43:41.366 00 SCX_CPU1_MD_SY/2485         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:43:41.366 00 SCX_CPU1_MD_SY/2486         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:43:41.367 00 SCX_CPU1_MD_SY/2489         endif 
21-228-13:43:41.367 00 SCX_CPU1_MD_SY/2490     
21-228-13:43:41.367 00 SCX_CPU1_MD_SY/2491         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:43:41.367 00 SCX_CPU1_MD_SY/2492         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:43:41.367 00 SCX_CPU1_MD_SY/2495         endif 
21-228-13:43:41.367 00 SCX_CPU1_MD_SY/2496     
21-228-13:43:41.367 00 SCX_CPU1_MD_SY/2497         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:43:41.367 00 SCX_CPU1_MD_SY/2498         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:43:41.367 00 SCX_CPU1_MD_SY/2501         endif 
21-228-13:43:41.367 00 SCX_CPU1_MD_SY/2502       enddo
21-228-13:43:41.367 00 SCX_CPU1_MD_SY/2478       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:43:41.367 00 SCX_CPU1_MD_SY/2479         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:43:41.367 00 SCX_CPU1_MD_SY/2480         if (tbl_length[i,j] <> {dataName}) then
21-228-13:43:41.367 00 SCX_CPU1_MD_SY/2483         endif 
21-228-13:43:41.367 00 SCX_CPU1_MD_SY/2484     
21-228-13:43:41.367 00 SCX_CPU1_MD_SY/2485         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:43:41.368 00 SCX_CPU1_MD_SY/2486         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:43:41.368 00 SCX_CPU1_MD_SY/2489         endif 
21-228-13:43:41.368 00 SCX_CPU1_MD_SY/2490     
21-228-13:43:41.368 00 SCX_CPU1_MD_SY/2491         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:43:41.368 00 SCX_CPU1_MD_SY/2492         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:43:41.368 00 SCX_CPU1_MD_SY/2495         endif 
21-228-13:43:41.368 00 SCX_CPU1_MD_SY/2496     
21-228-13:43:41.368 00 SCX_CPU1_MD_SY/2497         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:43:41.368 00 SCX_CPU1_MD_SY/2498         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:43:41.368 00 SCX_CPU1_MD_SY/2501         endif 
21-228-13:43:41.375 00 SCX_CPU1_MD_SY/2502       enddo
21-228-13:43:41.376 00 SCX_CPU1_MD_SY/2478       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:43:41.376 00 SCX_CPU1_MD_SY/2479         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:43:41.376 00 SCX_CPU1_MD_SY/2480         if (tbl_length[i,j] <> {dataName}) then
21-228-13:43:41.376 00 SCX_CPU1_MD_SY/2483         endif 
21-228-13:43:41.376 00 SCX_CPU1_MD_SY/2484     
21-228-13:43:41.376 00 SCX_CPU1_MD_SY/2485         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:43:41.376 00 SCX_CPU1_MD_SY/2486         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:43:41.376 00 SCX_CPU1_MD_SY/2489         endif 
21-228-13:43:41.376 00 SCX_CPU1_MD_SY/2490     
21-228-13:43:41.376 00 SCX_CPU1_MD_SY/2491         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:43:41.377 00 SCX_CPU1_MD_SY/2492         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:43:41.377 00 SCX_CPU1_MD_SY/2495         endif 
21-228-13:43:41.377 00 SCX_CPU1_MD_SY/2496     
21-228-13:43:41.377 00 SCX_CPU1_MD_SY/2497         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:43:41.377 00 SCX_CPU1_MD_SY/2498         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:43:41.377 00 SCX_CPU1_MD_SY/2501         endif 
21-228-13:43:41.377 00 SCX_CPU1_MD_SY/2502       enddo
21-228-13:43:41.377 00 SCX_CPU1_MD_SY/2478       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:43:41.377 00 SCX_CPU1_MD_SY/2479         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:43:41.377 00 SCX_CPU1_MD_SY/2480         if (tbl_length[i,j] <> {dataName}) then
21-228-13:43:41.377 00 SCX_CPU1_MD_SY/2483         endif 
21-228-13:43:41.380 00 SCX_CPU1_MD_SY/2484     
21-228-13:43:41.380 00 SCX_CPU1_MD_SY/2485         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:43:41.380 00 SCX_CPU1_MD_SY/2486         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:43:41.380 00 SCX_CPU1_MD_SY/2489         endif 
21-228-13:43:41.380 00 SCX_CPU1_MD_SY/2490     
21-228-13:43:41.380 00 SCX_CPU1_MD_SY/2491         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:43:41.380 00 SCX_CPU1_MD_SY/2492         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:43:41.380 00 SCX_CPU1_MD_SY/2495         endif 
21-228-13:43:41.380 00 SCX_CPU1_MD_SY/2496     
21-228-13:43:41.380 00 SCX_CPU1_MD_SY/2497         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:43:41.381 00 SCX_CPU1_MD_SY/2498         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:43:41.381 00 SCX_CPU1_MD_SY/2501         endif 
21-228-13:43:41.381 00 SCX_CPU1_MD_SY/2502       enddo
21-228-13:43:41.381 00 SCX_CPU1_MD_SY/2478       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:43:41.381 00 SCX_CPU1_MD_SY/2479         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:43:41.381 00 SCX_CPU1_MD_SY/2480         if (tbl_length[i,j] <> {dataName}) then
21-228-13:43:41.381 00 SCX_CPU1_MD_SY/2483         endif 
21-228-13:43:41.381 00 SCX_CPU1_MD_SY/2484     
21-228-13:43:41.381 00 SCX_CPU1_MD_SY/2485         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:43:41.381 00 SCX_CPU1_MD_SY/2486         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:43:41.382 00 SCX_CPU1_MD_SY/2489         endif 
21-228-13:43:41.382 00 SCX_CPU1_MD_SY/2490     
21-228-13:43:41.382 00 SCX_CPU1_MD_SY/2491         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:43:41.382 00 SCX_CPU1_MD_SY/2492         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:43:41.386 00 SCX_CPU1_MD_SY/2495         endif 
21-228-13:43:41.386 00 SCX_CPU1_MD_SY/2496     
21-228-13:43:41.386 00 SCX_CPU1_MD_SY/2497         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:43:41.386 00 SCX_CPU1_MD_SY/2498         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:43:41.387 00 SCX_CPU1_MD_SY/2501         endif 
21-228-13:43:41.387 00 SCX_CPU1_MD_SY/2502       enddo
21-228-13:43:41.387 00 SCX_CPU1_MD_SY/2478       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:43:41.387 00 SCX_CPU1_MD_SY/2479         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:43:41.387 00 SCX_CPU1_MD_SY/2480         if (tbl_length[i,j] <> {dataName}) then
21-228-13:43:41.387 00 SCX_CPU1_MD_SY/2483         endif 
21-228-13:43:41.387 00 SCX_CPU1_MD_SY/2484     
21-228-13:43:41.387 00 SCX_CPU1_MD_SY/2485         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:43:41.387 00 SCX_CPU1_MD_SY/2486         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:43:41.388 00 SCX_CPU1_MD_SY/2489         endif 
21-228-13:43:41.388 00 SCX_CPU1_MD_SY/2490     
21-228-13:43:41.388 00 SCX_CPU1_MD_SY/2491         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:43:41.388 00 SCX_CPU1_MD_SY/2492         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:43:41.388 00 SCX_CPU1_MD_SY/2495         endif 
21-228-13:43:41.388 00 SCX_CPU1_MD_SY/2496     
21-228-13:43:41.388 00 SCX_CPU1_MD_SY/2497         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:43:41.388 00 SCX_CPU1_MD_SY/2498         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:43:41.388 00 SCX_CPU1_MD_SY/2501         endif 
21-228-13:43:41.388 00 SCX_CPU1_MD_SY/2502       enddo
21-228-13:43:41.388 00 SCX_CPU1_MD_SY/2478       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:43:41.388 00 SCX_CPU1_MD_SY/2479         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:43:41.393 00 SCX_CPU1_MD_SY/2480         if (tbl_length[i,j] <> {dataName}) then
21-228-13:43:41.393 00 SCX_CPU1_MD_SY/2483         endif 
21-228-13:43:41.393 00 SCX_CPU1_MD_SY/2484     
21-228-13:43:41.394 00 SCX_CPU1_MD_SY/2485         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:43:41.394 00 SCX_CPU1_MD_SY/2486         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:43:41.394 00 SCX_CPU1_MD_SY/2489         endif 
21-228-13:43:41.394 00 SCX_CPU1_MD_SY/2490     
21-228-13:43:41.394 00 SCX_CPU1_MD_SY/2491         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:43:41.394 00 SCX_CPU1_MD_SY/2492         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:43:41.394 00 SCX_CPU1_MD_SY/2495         endif 
21-228-13:43:41.394 00 SCX_CPU1_MD_SY/2496     
21-228-13:43:41.394 00 SCX_CPU1_MD_SY/2497         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:43:41.394 00 SCX_CPU1_MD_SY/2498         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:43:41.394 00 SCX_CPU1_MD_SY/2501         endif 
21-228-13:43:41.394 00 SCX_CPU1_MD_SY/2502       enddo
21-228-13:43:41.396 00 SCX_CPU1_MD_SY/2478       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:43:41.396 00 SCX_CPU1_MD_SY/2479         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:43:41.396 00 SCX_CPU1_MD_SY/2480         if (tbl_length[i,j] <> {dataName}) then
21-228-13:43:41.396 00 SCX_CPU1_MD_SY/2483         endif 
21-228-13:43:41.396 00 SCX_CPU1_MD_SY/2484     
21-228-13:43:41.396 00 SCX_CPU1_MD_SY/2485         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:43:41.396 00 SCX_CPU1_MD_SY/2486         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:43:41.396 00 SCX_CPU1_MD_SY/2489         endif 
21-228-13:43:41.401 00 SCX_CPU1_MD_SY/2490     
21-228-13:43:41.401 00 SCX_CPU1_MD_SY/2491         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:43:41.401 00 SCX_CPU1_MD_SY/2492         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:43:41.401 00 SCX_CPU1_MD_SY/2495         endif 
21-228-13:43:41.401 00 SCX_CPU1_MD_SY/2496     
21-228-13:43:41.401 00 SCX_CPU1_MD_SY/2497         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:43:41.401 00 SCX_CPU1_MD_SY/2498         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:43:41.402 00 SCX_CPU1_MD_SY/2501         endif 
21-228-13:43:41.402 00 SCX_CPU1_MD_SY/2502       enddo
21-228-13:43:41.402 00 SCX_CPU1_MD_SY/2478       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:43:41.402 00 SCX_CPU1_MD_SY/2479         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:43:41.402 00 SCX_CPU1_MD_SY/2480         if (tbl_length[i,j] <> {dataName}) then
21-228-13:43:41.402 00 SCX_CPU1_MD_SY/2483         endif 
21-228-13:43:41.402 00 SCX_CPU1_MD_SY/2484     
21-228-13:43:41.402 00 SCX_CPU1_MD_SY/2485         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:43:41.402 00 SCX_CPU1_MD_SY/2486         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:43:41.402 00 SCX_CPU1_MD_SY/2489         endif 
21-228-13:43:41.402 00 SCX_CPU1_MD_SY/2490     
21-228-13:43:41.402 00 SCX_CPU1_MD_SY/2491         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:43:41.403 00 SCX_CPU1_MD_SY/2492         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:43:41.403 00 SCX_CPU1_MD_SY/2495         endif 
21-228-13:43:41.403 00 SCX_CPU1_MD_SY/2496     
21-228-13:43:41.403 00 SCX_CPU1_MD_SY/2497         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:43:41.403 00 SCX_CPU1_MD_SY/2498         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:43:41.408 00 SCX_CPU1_MD_SY/2501         endif 
21-228-13:43:41.408 00 SCX_CPU1_MD_SY/2502       enddo
21-228-13:43:41.408 00 SCX_CPU1_MD_SY/2478       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:43:41.409 00 SCX_CPU1_MD_SY/2479         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:43:41.409 00 SCX_CPU1_MD_SY/2480         if (tbl_length[i,j] <> {dataName}) then
21-228-13:43:41.409 00 SCX_CPU1_MD_SY/2483         endif 
21-228-13:43:41.409 00 SCX_CPU1_MD_SY/2484     
21-228-13:43:41.409 00 SCX_CPU1_MD_SY/2485         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:43:41.409 00 SCX_CPU1_MD_SY/2486         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:43:41.409 00 SCX_CPU1_MD_SY/2489         endif 
21-228-13:43:41.409 00 SCX_CPU1_MD_SY/2490     
21-228-13:43:41.409 00 SCX_CPU1_MD_SY/2491         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:43:41.409 00 SCX_CPU1_MD_SY/2492         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:43:41.409 00 SCX_CPU1_MD_SY/2495         endif 
21-228-13:43:41.409 00 SCX_CPU1_MD_SY/2496     
21-228-13:43:41.409 00 SCX_CPU1_MD_SY/2497         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:43:41.409 00 SCX_CPU1_MD_SY/2498         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:43:41.410 00 SCX_CPU1_MD_SY/2501         endif 
21-228-13:43:41.410 00 SCX_CPU1_MD_SY/2502       enddo
21-228-13:43:41.410 00 SCX_CPU1_MD_SY/2478       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:43:41.410 00 SCX_CPU1_MD_SY/2479         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:43:41.831 00 SCX_CPU1_MD_SY/2480         if (tbl_length[i,j] <> {dataName}) then
21-228-13:43:41.831 00 SCX_CPU1_MD_SY/2483         endif 
21-228-13:43:41.831 00 SCX_CPU1_MD_SY/2484     
21-228-13:43:41.831 00 SCX_CPU1_MD_SY/2485         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:43:41.831 00 SCX_CPU1_MD_SY/2486         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:43:41.831 00 SCX_CPU1_MD_SY/2489         endif 
21-228-13:43:41.831 00 SCX_CPU1_MD_SY/2490     
21-228-13:43:41.831 00 SCX_CPU1_MD_SY/2491         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:43:41.831 00 SCX_CPU1_MD_SY/2492         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:43:41.832 00 SCX_CPU1_MD_SY/2495         endif 
21-228-13:43:41.832 00 SCX_CPU1_MD_SY/2496     
21-228-13:43:41.832 00 SCX_CPU1_MD_SY/2497         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:43:41.832 00 SCX_CPU1_MD_SY/2498         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:43:41.832 00 SCX_CPU1_MD_SY/2501         endif 
21-228-13:43:41.832 00 SCX_CPU1_MD_SY/2502       enddo
21-228-13:43:41.832 00 SCX_CPU1_MD_SY/2478       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:43:41.832 00 SCX_CPU1_MD_SY/2503     
21-228-13:43:41.832 00 SCX_CPU1_MD_SY/2504       if (passed = 1) then
21-228-13:43:41.832 00 SCX_CPU1_MD_SY/2505         write "<*> Passed - Load Tbl #",i," was restored properly after reset."
21-228-13:43:41.832 00     SPR-I:OPRO         <*> Passed - Load Tbl #4 was restored properly after reset.
21-228-13:43:41.832 00 SCX_CPU1_MD_SY/2508       endif
21-228-13:43:41.832 00 SCX_CPU1_MD_SY/2509     ENDDO
21-228-13:43:41.833 00 SCX_CPU1_MD_SY/2431     FOR i = 1 to MD_NUM_DWELL_TABLES DO
21-228-13:43:41.833 00 SCX_CPU1_MD_SY/2510     
21-228-13:43:41.833 00 SCX_CPU1_MD_SY/2511     write ";*********************************************************************"
21-228-13:43:41.833 00     SPR-I:OPRO         ;*********************************************************************
21-228-13:43:41.833 00 SCX_CPU1_MD_SY/2512     write ";  Step 4.1.4: Verify that enabled state was restored for each dwell "
21-228-13:43:41.833 00     SPR-I:OPRO         ;  Step 4.1.4: Verify that enabled state was restored for each dwell 
21-228-13:43:41.833 00 SCX_CPU1_MD_SY/2513     write ";*********************************************************************"
21-228-13:43:41.833 00     SPR-I:OPRO         ;*********************************************************************
21-228-13:43:41.833 00 SCX_CPU1_MD_SY/2514     ; Check MD_EnableMask
21-228-13:43:41.833 00 SCX_CPU1_MD_SY/2515     if (SCX_CPU1_MD_EnableMask = b'0111') then
21-228-13:43:41.833 00 SCX_CPU1_MD_SY/2516       write "<*> Passed (9003,9004) - Dwell Tables were restarted."
21-228-13:43:41.833 00     SPR-I:OPRO         <*> Passed (9003,9004) - Dwell Tables were restarted.
21-228-13:43:41.833 00 SCX_CPU1_MD_SY/2517       ut_setrequirements MD_9003, "P"
21-228-13:43:41.834 00 SCX_CPU1_MD_SY/2518       ut_setrequirements MD_9004, "P"
21-228-13:43:41.835 00 SCX_CPU1_MD_SY/2527     endif
21-228-13:43:41.835 00 SCX_CPU1_MD_SY/2528     
21-228-13:43:41.835 00 SCX_CPU1_MD_SY/2529     write ";*********************************************************************"
21-228-13:43:41.835 00     SPR-I:OPRO         ;*********************************************************************
21-228-13:43:41.835 00 SCX_CPU1_MD_SY/2530     write ";  Step 4.1.5: Verify that the HK entries were restored for each tbl."
21-228-13:43:41.835 00     SPR-I:OPRO         ;  Step 4.1.5: Verify that the HK entries were restored for each tbl.
21-228-13:43:41.835 00 SCX_CPU1_MD_SY/2531     write ";*********************************************************************"
21-228-13:43:41.835 00     SPR-I:OPRO         ;*********************************************************************
21-228-13:43:41.835 00 SCX_CPU1_MD_SY/2532     ; FIRST table should have address count 12, rate 4 and data size 30
21-228-13:43:41.835 00 SCX_CPU1_MD_SY/2533     if (SCX_CPU1_MD_AddrCnt[1] = 12) and (SCX_CPU1_MD_Rate[1] = 4) and (SCX_CPU1_MD_DataSize[1] = 30) THEN
21-228-13:43:41.835 00 SCX_CPU1_MD_SY/2534       write "<*> Passed (9003,9004) - FIRST Dwell Table has correct address count, rate and data size!"
21-228-13:43:41.835 00     SPR-I:OPRO         <*> Passed (9003,9004) - FIRST Dwell Table has correct address count, rate and data size!
21-228-13:43:41.835 00 SCX_CPU1_MD_SY/2535       ut_setrequirements MD_9003, "P"
21-228-13:43:41.836 00 SCX_CPU1_MD_SY/2536       ut_setrequirements MD_9004, "P"
21-228-13:43:41.855 00 SCX_CPU1_MD_SY/2544     endif
21-228-13:43:41.855 00 SCX_CPU1_MD_SY/2545     
21-228-13:43:41.855 00 SCX_CPU1_MD_SY/2546     ; SECOND table should have address count 2, rate 4 and data size 6 - it was not modified
21-228-13:43:41.855 00 SCX_CPU1_MD_SY/2547     if (SCX_CPU1_MD_AddrCnt[2] = 2) and (SCX_CPU1_MD_Rate[2] = 4) and (SCX_CPU1_MD_DataSize[2] = 6) THEN
21-228-13:43:41.855 00 SCX_CPU1_MD_SY/2548       write "<*> Passed (9003,9004) - SECOND Dwell Table has correct address count, rate and data size!"
21-228-13:43:41.855 00     SPR-I:OPRO         <*> Passed (9003,9004) - SECOND Dwell Table has correct address count, rate and data size!
21-228-13:43:41.855 00 SCX_CPU1_MD_SY/2549       ut_setrequirements MD_9003, "P"
21-228-13:43:41.856 00 SCX_CPU1_MD_SY/2550       ut_setrequirements MD_9004, "P"
21-228-13:43:41.857 00 SCX_CPU1_MD_SY/2558     endif
21-228-13:43:41.857 00 SCX_CPU1_MD_SY/2559     
21-228-13:43:41.857 00 SCX_CPU1_MD_SY/2560     ; THIRD table should have address count 3, rate 2 and data size 8
21-228-13:43:41.857 00 SCX_CPU1_MD_SY/2561     if (SCX_CPU1_MD_AddrCnt[3] = 3) and (SCX_CPU1_MD_Rate[3] = 2) and (SCX_CPU1_MD_DataSize[3] = 8) THEN
21-228-13:43:41.857 00 SCX_CPU1_MD_SY/2562       write "<*> Passed (9003,9004) - THIRD Dwell Table has correct address count, rate and data size!"
21-228-13:43:41.857 00     SPR-I:OPRO         <*> Passed (9003,9004) - THIRD Dwell Table has correct address count, rate and data size!
21-228-13:43:41.895 00 SCX_CPU1_MD_SY/2563       ut_setrequirements MD_9003, "P"
21-228-13:43:41.896 00 SCX_CPU1_MD_SY/2564       ut_setrequirements MD_9004, "P"
21-228-13:43:41.897 00 SCX_CPU1_MD_SY/2572     endif
21-228-13:43:41.897 00 SCX_CPU1_MD_SY/2573     
21-228-13:43:41.897 00 SCX_CPU1_MD_SY/2574     ; LAST table should have address count 2, rate 1 and data size 2
21-228-13:43:41.897 00 SCX_CPU1_MD_SY/2575     if (SCX_CPU1_MD_AddrCnt[4] = 2) and (SCX_CPU1_MD_Rate[4] = 1) and (SCX_CPU1_MD_DataSize[4] = 2) THEN
21-228-13:43:41.898 00 SCX_CPU1_MD_SY/2576       write "<*> Passed (9003,9004) - LAST Dwell Table has correct address count, rate and data size!"
21-228-13:43:41.898 00     SPR-I:OPRO         <*> Passed (9003,9004) - LAST Dwell Table has correct address count, rate and data size!
21-228-13:43:41.898 00 SCX_CPU1_MD_SY/2577       ut_setrequirements MD_9003, "P"
21-228-13:43:41.899 00 SCX_CPU1_MD_SY/2578       ut_setrequirements MD_9004, "P"
21-228-13:43:41.900 00 SCX_CPU1_MD_SY/2586     endif
21-228-13:43:41.901 00 SCX_CPU1_MD_SY/2587     
21-228-13:43:41.901 00 SCX_CPU1_MD_SY/2588     wait 5
21-228-13:43:41.901 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-228-13:43:46.904 00 SCX_CPU1_MD_SY/2589     
21-228-13:43:46.904 00 SCX_CPU1_MD_SY/2590     LOCAL entryLength, entryDelay
21-228-13:43:46.904 00 SCX_CPU1_MD_SY/2591     ; get the address of the test data area
21-228-13:43:46.904 00 SCX_CPU1_MD_SY/2592     ; Need to determine if this changed, If yes, then the dwell table addresses that
21-228-13:43:46.904 00 SCX_CPU1_MD_SY/2593     ; are not symbols + offset will not be correct
21-228-13:43:46.904 00 SCX_CPU1_MD_SY/2594     ; Only Table 2 and 3 are affected by this
21-228-13:43:46.905 00 SCX_CPU1_MD_SY/2595     if (testdata_addr != SCX_CPU1_TST_MD_TSTDATAADR) then
21-228-13:43:46.905 00 SCX_CPU1_MD_SY/2596       testdata_addr = SCX_CPU1_TST_MD_TSTDATAADR
21-228-13:43:46.905 00 SCX_CPU1_MD_SY/2597     
21-228-13:43:46.905 00 SCX_CPU1_MD_SY/2598       ; JAM correct addresses into Table 2
21-228-13:43:46.905 00 SCX_CPU1_MD_SY/2599       entryLength = SCX_CPU1_MD_Dwell_Load_Tbl2.MD_DTL_Entry[2].MD_TLE_Length
21-228-13:43:46.906 00 SCX_CPU1_MD_SY/2600       entryDelay = SCX_CPU1_MD_Dwell_Load_Tbl2.MD_DTL_Entry[2].MD_TLE_Delay
21-228-13:43:46.906 00 SCX_CPU1_MD_SY/2601       ut_sendcmd "SCX_CPU1_MD_JAMDWELL TableId=2 EntryId=2 FieldLength=entryLength DwellDelay=entryDelay Offset=4 SymName=""TestData"""
21-228-13:43:46.924 00     SPR-I:OPRO         Sending command:  SCX_CPU1_MD_JAMDWELL TableId=2 EntryId=2 FieldLength=entryLength DwellDelay=entryDelay Offset=4 SymName="TestData"
21-228-13:43:46.943 00     SPR-I:OPRO          ; Telemetry update will wait a maximum of 24 seconds
21-228-13:43:46.943 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-228-13:43:46.959 00    TLMH-I:STS          58-012-14:22:17.502 INFO CPU=CPU1 APPNAME=MD EVENT ID=30 Successful Jam to Dwell Tbl#2 Entry #2
21-228-13:43:49.945 00     SPR-I:STTE         WAIT UNTIL completed
21-228-13:43:49.946 00 SCX_CPU1_MD_SY/2602       if (UT_SC_Status = UT_SC_Success) then
21-228-13:43:49.946 00 SCX_CPU1_MD_SY/2603         write "<*> Passed (1004,4000,4000.4) - Jam Dwell command sent properly."
21-228-13:43:49.946 00     SPR-I:OPRO         <*> Passed (1004,4000,4000.4) - Jam Dwell command sent properly.
21-228-13:43:49.946 00 SCX_CPU1_MD_SY/2604         ut_setrequirements MD_1004, "P"
21-228-13:43:49.947 00 SCX_CPU1_MD_SY/2605         ut_setrequirements MD_4000, "P"
21-228-13:43:49.948 00 SCX_CPU1_MD_SY/2606         ut_setrequirements MD_4000_4, "P"
21-228-13:43:49.949 00 SCX_CPU1_MD_SY/2612       endif
21-228-13:43:49.949 00 SCX_CPU1_MD_SY/2613     
21-228-13:43:49.949 00 SCX_CPU1_MD_SY/2614       ; JAM correct addresses into Table 3
21-228-13:43:49.949 00 SCX_CPU1_MD_SY/2615       entryLength = SCX_CPU1_MD_Dwell_Load_Tbl3.MD_DTL_Entry[1].MD_TLE_Length
21-228-13:43:49.949 00 SCX_CPU1_MD_SY/2616       entryDelay = SCX_CPU1_MD_Dwell_Load_Tbl3.MD_DTL_Entry[1].MD_TLE_Delay
21-228-13:43:49.949 00 SCX_CPU1_MD_SY/2617       ut_sendcmd "SCX_CPU1_MD_JAMDWELL TableId=3 EntryId=1 FieldLength=entryLength DwellDelay=entryDelay Offset=6 SymName=""TestData"""
21-228-13:43:49.953 00     SPR-I:OPRO         Sending command:  SCX_CPU1_MD_JAMDWELL TableId=3 EntryId=1 FieldLength=entryLength DwellDelay=entryDelay Offset=6 SymName="TestData"
21-228-13:43:49.968 00     SPR-I:OPRO          ; Telemetry update will wait a maximum of 24 seconds
21-228-13:43:49.969 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-228-13:43:50.463 00    TLMH-I:STS          58-012-14:22:21.002 INFO CPU=CPU1 APPNAME=MD EVENT ID=30 Successful Jam to Dwell Tbl#3 Entry #1
21-228-13:43:53.972 00     SPR-I:STTE         WAIT UNTIL completed
21-228-13:43:53.975 00 SCX_CPU1_MD_SY/2618       if (UT_SC_Status = UT_SC_Success) then
21-228-13:43:53.976 00 SCX_CPU1_MD_SY/2619         write "<*> Passed (1004,4000,4000.4) - Jam Dwell command sent properly."
21-228-13:43:53.976 00     SPR-I:OPRO         <*> Passed (1004,4000,4000.4) - Jam Dwell command sent properly.
21-228-13:43:53.976 00 SCX_CPU1_MD_SY/2620         ut_setrequirements MD_1004, "P"
21-228-13:43:53.979 00 SCX_CPU1_MD_SY/2621         ut_setrequirements MD_4000, "P"
21-228-13:43:53.983 00 SCX_CPU1_MD_SY/2622         ut_setrequirements MD_4000_4, "P"
21-228-13:43:53.987 00 SCX_CPU1_MD_SY/2628       endif
21-228-13:43:53.987 00 SCX_CPU1_MD_SY/2629     
21-228-13:43:53.987 00 SCX_CPU1_MD_SY/2630       entryLength = SCX_CPU1_MD_Dwell_Load_Tbl3.MD_DTL_Entry[2].MD_TLE_Length
21-228-13:43:53.987 00 SCX_CPU1_MD_SY/2631       entryDelay = SCX_CPU1_MD_Dwell_Load_Tbl3.MD_DTL_Entry[2].MD_TLE_Delay
21-228-13:43:53.988 00 SCX_CPU1_MD_SY/2632       ut_sendcmd "SCX_CPU1_MD_JAMDWELL TableId=3 EntryId=2 FieldLength=entryLength DwellDelay=entryDelay Offset=8 SymName=""TestData"""
21-228-13:43:54.003 00     SPR-I:OPRO         Sending command:  SCX_CPU1_MD_JAMDWELL TableId=3 EntryId=2 FieldLength=entryLength DwellDelay=entryDelay Offset=8 SymName="TestData"
21-228-13:43:54.021 00     SPR-I:OPRO          ; Telemetry update will wait a maximum of 24 seconds
21-228-13:43:54.021 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-228-13:43:54.458 00    TLMH-I:STS          58-012-14:22:25.002 INFO CPU=CPU1 APPNAME=MD EVENT ID=30 Successful Jam to Dwell Tbl#3 Entry #2
21-228-13:43:58.024 00     SPR-I:STTE         WAIT UNTIL completed
21-228-13:43:58.028 00 SCX_CPU1_MD_SY/2633       if (UT_SC_Status = UT_SC_Success) then
21-228-13:43:58.028 00 SCX_CPU1_MD_SY/2634         write "<*> Passed (1004,4000,4000.4) - Jam Dwell command sent properly."
21-228-13:43:58.029 00     SPR-I:OPRO         <*> Passed (1004,4000,4000.4) - Jam Dwell command sent properly.
21-228-13:43:58.029 00 SCX_CPU1_MD_SY/2635         ut_setrequirements MD_1004, "P"
21-228-13:43:58.032 00 SCX_CPU1_MD_SY/2636         ut_setrequirements MD_4000, "P"
21-228-13:43:58.035 00 SCX_CPU1_MD_SY/2637         ut_setrequirements MD_4000_4, "P"
21-228-13:43:58.039 00 SCX_CPU1_MD_SY/2643       endif
21-228-13:43:58.039 00 SCX_CPU1_MD_SY/2644     
21-228-13:43:58.039 00 SCX_CPU1_MD_SY/2645     endif
21-228-13:43:58.039 00 SCX_CPU1_MD_SY/2646     
21-228-13:43:58.039 00 SCX_CPU1_MD_SY/2647     ; Start the test data incrementing
21-228-13:43:58.039 00 SCX_CPU1_MD_SY/2648     ut_setupevents "SCX", "CPU1", "TST_MD", TST_MD_STARTDATA_INF_EID, "INFO", 1
21-228-13:43:58.045 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:43:58.045 00     SPR-I:OPRO         ; Setup event 1 with TST_MD INFO 4
21-228-13:43:58.045 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:43:58.092 00 SCX_CPU1_MD_SY/2649     
21-228-13:43:58.092 00 SCX_CPU1_MD_SY/2650     /SCX_CPU1_TST_MD_StartData
21-228-13:43:58.104 00 SCX_CPU1_MD_SY/2651     
21-228-13:43:58.104 00 SCX_CPU1_MD_SY/2652     wait 5
21-228-13:43:58.104 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-228-13:43:58.459 00    TLMH-I:STS          58-012-14:22:29.001 INFO CPU=CPU1 APPNAME=TST_MD EVENT ID=4 TST_MD: Start Test Data command
21-228-13:44:03.107 00 SCX_CPU1_MD_SY/2653     
21-228-13:44:03.107 00 SCX_CPU1_MD_SY/2654     if (SCX_CPU1_find_event[1].num_found_messages = 1) THEN
21-228-13:44:03.107 00 SCX_CPU1_MD_SY/2655       write "<*> Passed - Event message ",SCX_CPU1_find_event[1].eventid, " received"
21-228-13:44:03.107 00     SPR-I:OPRO         <*> Passed - Event message 4 received
21-228-13:44:03.107 00 SCX_CPU1_MD_SY/2658     endif
21-228-13:44:03.107 00 SCX_CPU1_MD_SY/2659     
21-228-13:44:03.107 00 SCX_CPU1_MD_SY/2660     ut_tlmwait  SCX_CPU1_TST_MD_DATASTATE, 1
21-228-13:44:03.110 00     SPR-I:STTE         WAIT UNTIL completed
21-228-13:44:03.111 00 SCX_CPU1_MD_SY/2661     IF (UT_TW_Status = UT_Success) THEN
21-228-13:44:03.111 00 SCX_CPU1_MD_SY/2662       write "<*> Passed - Test data started"
21-228-13:44:03.111 00     SPR-I:OPRO         <*> Passed - Test data started
21-228-13:44:03.111 00 SCX_CPU1_MD_SY/2665     endif
21-228-13:44:03.111 00 SCX_CPU1_MD_SY/2666     
21-228-13:44:03.111 00 SCX_CPU1_MD_SY/2667     write ";*********************************************************************"
21-228-13:44:03.111 00     SPR-I:OPRO         ;*********************************************************************
21-228-13:44:03.111 00 SCX_CPU1_MD_SY/2668     write ";  Step 4.1.6: Verify that memory dwell messages are received at the"
21-228-13:44:03.111 00     SPR-I:OPRO         ;  Step 4.1.6: Verify that memory dwell messages are received at the
21-228-13:44:03.111 00 SCX_CPU1_MD_SY/2669     write ";  proper rate and with the correct number of entries "
21-228-13:44:03.111 00     SPR-I:OPRO         ;  proper rate and with the correct number of entries 
21-228-13:44:03.111 00 SCX_CPU1_MD_SY/2670     write ";*********************************************************************"
21-228-13:44:03.111 00     SPR-I:OPRO         ;*********************************************************************
21-228-13:44:03.111 00 SCX_CPU1_MD_SY/2671     write ";  Table 1: Verify that memory dwell messages are received at"
21-228-13:44:03.111 00     SPR-I:OPRO         ;  Table 1: Verify that memory dwell messages are received at
21-228-13:44:03.111 00 SCX_CPU1_MD_SY/2672     write ";  the proper rate and contain the correct number of entries"
21-228-13:44:03.111 00     SPR-I:OPRO         ;  the proper rate and contain the correct number of entries
21-228-13:44:03.111 00 SCX_CPU1_MD_SY/2673     write ";********************************************************************"
21-228-13:44:03.111 00     SPR-I:OPRO         ;********************************************************************
21-228-13:44:03.111 00 SCX_CPU1_MD_SY/2675     local logging = %liv (log_procedure)
21-228-13:44:03.111 00 SCX_CPU1_MD_SY/2676     %liv (log_procedure) = FALSE
21-228-13:44:03.112 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:03.371 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:03.621 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:03.872 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:04.122 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:04.372 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:04.623 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:04.873 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:05.123 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:05.374 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:05.624 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:05.875 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:06.125 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:06.375 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:06.626 00 SCX_CPU1_MD_SY/2687     
21-228-13:44:06.626 00 SCX_CPU1_MD_SY/2688     ; Verify table id of the packet
21-228-13:44:06.626 00 SCX_CPU1_MD_SY/2689     IF (SCX_CPU1_MD_DwlPkt1TableId = 1) THEN
21-228-13:44:06.626 00 SCX_CPU1_MD_SY/2690       write "<*> Passed (3001) - Dwell packet contains ID for table 1"
21-228-13:44:06.626 00     SPR-I:OPRO         <*> Passed (3001) - Dwell packet contains ID for table 1
21-228-13:44:06.626 00 SCX_CPU1_MD_SY/2691       ut_setrequirements MD_3001, "P"
21-228-13:44:06.628 00 SCX_CPU1_MD_SY/2695     endif
21-228-13:44:06.628 00 SCX_CPU1_MD_SY/2696     
21-228-13:44:06.628 00 SCX_CPU1_MD_SY/2697     ; Verify number of addresses of the packet
21-228-13:44:06.628 00 SCX_CPU1_MD_SY/2698     IF (SCX_CPU1_MD_DwlPkt1NumAddresses = 12) THEN
21-228-13:44:06.628 00 SCX_CPU1_MD_SY/2699       write "<*> Passed (3001) - Dwell packet for table 1 has correct number of addresses"
21-228-13:44:06.628 00     SPR-I:OPRO         <*> Passed (3001) - Dwell packet for table 1 has correct number of addresses
21-228-13:44:06.628 00 SCX_CPU1_MD_SY/2700       ut_setrequirements MD_3001, "P"
21-228-13:44:06.630 00 SCX_CPU1_MD_SY/2704     endif
21-228-13:44:06.630 00 SCX_CPU1_MD_SY/2705     
21-228-13:44:06.630 00 SCX_CPU1_MD_SY/2706     ; Verify number of bytes of data of the packet
21-228-13:44:06.630 00 SCX_CPU1_MD_SY/2707     IF (scx_cpu1_MD_DwlPkt1PktDataSize = 30) THEN
21-228-13:44:06.630 00 SCX_CPU1_MD_SY/2708       write "<*> Passed (3001) - Dwell packet for table 1 has correct data size"
21-228-13:44:06.630 00     SPR-I:OPRO         <*> Passed (3001) - Dwell packet for table 1 has correct data size
21-228-13:44:06.630 00 SCX_CPU1_MD_SY/2709       ut_setrequirements MD_3001, "P"
21-228-13:44:06.632 00 SCX_CPU1_MD_SY/2713     endif
21-228-13:44:06.632 00 SCX_CPU1_MD_SY/2714     
21-228-13:44:06.632 00 SCX_CPU1_MD_SY/2715     ; Verify rate of the packet
21-228-13:44:06.657 00 SCX_CPU1_MD_SY/2716     IF (scx_cpu1_MD_DwlPkt1Rate = 4) THEN
21-228-13:44:06.657 00 SCX_CPU1_MD_SY/2717       write "<*> Passed (3001) - Dwell packet for table 1 has correct data rate"
21-228-13:44:06.657 00     SPR-I:OPRO         <*> Passed (3001) - Dwell packet for table 1 has correct data rate
21-228-13:44:06.657 00 SCX_CPU1_MD_SY/2718       ut_setrequirements MD_3001, "P"
21-228-13:44:06.658 00 SCX_CPU1_MD_SY/2722     endif
21-228-13:44:06.658 00 SCX_CPU1_MD_SY/2723     
21-228-13:44:06.658 00 SCX_CPU1_MD_SY/2725     local logging = %liv (log_procedure)
21-228-13:44:06.659 00 SCX_CPU1_MD_SY/2726     %liv (log_procedure) = FALSE
21-228-13:44:06.724 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:06.974 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:07.225 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:07.475 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:07.725 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:07.976 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:08.226 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:08.477 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:08.728 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:08.978 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:09.228 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:09.479 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:09.729 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:09.980 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:10.230 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:10.485 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:10.735 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:10.985 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:11.235 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:11.486 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:11.736 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:11.987 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:12.237 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:12.487 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:12.738 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:12.988 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:13.238 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:13.488 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:13.739 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:13.989 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:14.239 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:14.494 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:14.744 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:14.994 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:15.245 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:15.495 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:15.745 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:15.996 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:16.246 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:16.496 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:16.746 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:16.997 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:17.247 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:17.498 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:17.748 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:17.998 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:18.249 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:18.503 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:18.753 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:19.003 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:19.254 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:19.504 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:19.754 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:20.005 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:20.255 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:20.506 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:20.757 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:21.007 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:21.257 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:21.508 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:21.758 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:22.009 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:22.259 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:22.513 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:22.764 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:23.014 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:23.264 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:23.514 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:23.765 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:24.016 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:24.266 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:24.517 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:24.767 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:25.018 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:25.268 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:25.518 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:25.770 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:26.020 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:26.271 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:26.525 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:26.776 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:27.026 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:27.276 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:27.527 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:27.778 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:28.028 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:28.278 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:28.529 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:28.779 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:29.030 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:29.280 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:29.531 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:29.781 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:30.032 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:30.282 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:30.544 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:30.794 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:31.044 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:31.295 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:31.545 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:31.795 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:32.046 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:32.297 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:32.548 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:32.798 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:33.049 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:33.300 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:33.551 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:33.802 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:34.053 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:34.304 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:34.575 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:34.826 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:35.077 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:35.328 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:35.579 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:35.830 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:36.081 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:36.332 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:36.583 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:36.834 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:37.085 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:37.336 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:37.587 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:37.838 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:38.089 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:38.339 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:38.612 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:38.863 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:39.114 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:39.364 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:39.615 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:39.866 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:40.117 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:40.368 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:40.619 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:40.869 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:41.120 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:41.371 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:41.622 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:41.873 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:42.124 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:42.374 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:42.645 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:42.896 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:43.147 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:43.398 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:43.649 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:43.900 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:44.151 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:44.401 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:44.652 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:44.903 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:45.154 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:45.404 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:45.655 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:45.906 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:46.157 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:46.408 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:46.679 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:46.930 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:47.181 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:47.432 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:47.683 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:47.933 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:48.184 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:48.435 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:48.686 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:48.937 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:49.188 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:49.439 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:49.690 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:49.941 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:50.192 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:50.443 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:50.713 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:50.964 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:51.215 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:51.466 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:51.716 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:51.967 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:52.218 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:52.469 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:52.720 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:52.971 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:53.222 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:53.473 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:53.723 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:53.974 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:54.225 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:54.496 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:54.746 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:54.997 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:55.248 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:55.499 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:55.749 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:56.000 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:56.251 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:56.501 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:56.752 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:57.002 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:57.253 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:57.504 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:57.755 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:58.005 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:58.256 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:58.527 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:58.777 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:59.028 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:59.279 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:59.530 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:44:59.781 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:00.031 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:00.282 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:00.533 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:00.783 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:01.034 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:01.284 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:01.535 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:01.786 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:02.037 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:02.288 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:02.559 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:02.810 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:03.060 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:03.311 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:03.562 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:03.813 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:04.064 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:04.315 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:04.566 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:04.817 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:05.068 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:05.319 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:05.570 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:05.821 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:06.072 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:06.323 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:06.578 00 SCX_CPU1_MD_SY/2752     
21-228-13:45:06.578 00 SCX_CPU1_MD_SY/2753     for j = 1 to 34 do
21-228-13:45:06.578 00 SCX_CPU1_MD_SY/2754         write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:45:06.579 00     SPR-I:OPRO         Byte 1; 1:12 2:16 3:20 4:24 5:28 6:32 7:36 8:40 9:44 10:48 11:52 12:56 13:60 14:64 15:68
21-228-13:45:06.579 00 SCX_CPU1_MD_SY/2755     enddo
21-228-13:45:06.579 00 SCX_CPU1_MD_SY/2753     for j = 1 to 34 do
21-228-13:45:06.579 00 SCX_CPU1_MD_SY/2754         write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:45:06.580 00     SPR-I:OPRO         Byte 2; 1:13 2:17 3:21 4:25 5:29 6:33 7:37 8:41 9:45 10:49 11:53 12:57 13:61 14:65 15:69
21-228-13:45:06.580 00 SCX_CPU1_MD_SY/2755     enddo
21-228-13:45:06.580 00 SCX_CPU1_MD_SY/2753     for j = 1 to 34 do
21-228-13:45:06.580 00 SCX_CPU1_MD_SY/2754         write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:45:06.581 00     SPR-I:OPRO         Byte 3; 1:14 2:18 3:22 4:26 5:30 6:34 7:38 8:42 9:46 10:50 11:54 12:58 13:62 14:66 15:70
21-228-13:45:06.581 00 SCX_CPU1_MD_SY/2755     enddo
21-228-13:45:06.581 00 SCX_CPU1_MD_SY/2753     for j = 1 to 34 do
21-228-13:45:06.581 00 SCX_CPU1_MD_SY/2754         write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:45:06.582 00     SPR-I:OPRO         Byte 4; 1:15 2:19 3:23 4:27 5:31 6:35 7:39 8:43 9:47 10:51 11:55 12:59 13:63 14:67 15:71
21-228-13:45:06.582 00 SCX_CPU1_MD_SY/2755     enddo
21-228-13:45:06.582 00 SCX_CPU1_MD_SY/2753     for j = 1 to 34 do
21-228-13:45:06.582 00 SCX_CPU1_MD_SY/2754         write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:45:06.583 00     SPR-I:OPRO         Byte 5; 1:16 2:20 3:24 4:28 5:32 6:36 7:40 8:44 9:48 10:52 11:56 12:60 13:64 14:68 15:72
21-228-13:45:06.583 00 SCX_CPU1_MD_SY/2755     enddo
21-228-13:45:06.583 00 SCX_CPU1_MD_SY/2753     for j = 1 to 34 do
21-228-13:45:06.583 00 SCX_CPU1_MD_SY/2754         write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:45:06.584 00     SPR-I:OPRO         Byte 6; 1:17 2:21 3:25 4:29 5:33 6:37 7:41 8:45 9:49 10:53 11:57 12:61 13:65 14:69 15:73
21-228-13:45:06.584 00 SCX_CPU1_MD_SY/2755     enddo
21-228-13:45:06.584 00 SCX_CPU1_MD_SY/2753     for j = 1 to 34 do
21-228-13:45:06.584 00 SCX_CPU1_MD_SY/2754         write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:45:06.585 00     SPR-I:OPRO         Byte 7; 1:18 2:22 3:26 4:30 5:34 6:38 7:42 8:46 9:50 10:54 11:58 12:62 13:66 14:70 15:74
21-228-13:45:06.585 00 SCX_CPU1_MD_SY/2755     enddo
21-228-13:45:06.585 00 SCX_CPU1_MD_SY/2753     for j = 1 to 34 do
21-228-13:45:06.585 00 SCX_CPU1_MD_SY/2754         write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:45:06.586 00     SPR-I:OPRO         Byte 8; 1:19 2:23 3:27 4:31 5:35 6:39 7:43 8:47 9:51 10:55 11:59 12:63 13:67 14:71 15:75
21-228-13:45:06.586 00 SCX_CPU1_MD_SY/2755     enddo
21-228-13:45:06.586 00 SCX_CPU1_MD_SY/2753     for j = 1 to 34 do
21-228-13:45:06.586 00 SCX_CPU1_MD_SY/2754         write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:45:06.587 00     SPR-I:OPRO         Byte 9; 1:20 2:24 3:28 4:32 5:36 6:40 7:44 8:48 9:52 10:56 11:60 12:64 13:68 14:72 15:76
21-228-13:45:06.587 00 SCX_CPU1_MD_SY/2755     enddo
21-228-13:45:06.587 00 SCX_CPU1_MD_SY/2753     for j = 1 to 34 do
21-228-13:45:06.587 00 SCX_CPU1_MD_SY/2754         write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:45:06.588 00     SPR-I:OPRO         Byte 10; 1:21 2:25 3:29 4:33 5:37 6:41 7:45 8:49 9:53 10:57 11:61 12:65 13:69 14:73 15:77
21-228-13:45:06.588 00 SCX_CPU1_MD_SY/2755     enddo
21-228-13:45:06.588 00 SCX_CPU1_MD_SY/2753     for j = 1 to 34 do
21-228-13:45:06.588 00 SCX_CPU1_MD_SY/2754         write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:45:06.589 00     SPR-I:OPRO         Byte 11; 1:22 2:26 3:30 4:34 5:38 6:42 7:46 8:50 9:54 10:58 11:62 12:66 13:70 14:74 15:78
21-228-13:45:06.589 00 SCX_CPU1_MD_SY/2755     enddo
21-228-13:45:06.589 00 SCX_CPU1_MD_SY/2753     for j = 1 to 34 do
21-228-13:45:06.589 00 SCX_CPU1_MD_SY/2754         write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:45:06.590 00     SPR-I:OPRO         Byte 12; 1:23 2:27 3:31 4:35 5:39 6:43 7:47 8:51 9:55 10:59 11:63 12:67 13:71 14:75 15:79
21-228-13:45:06.590 00 SCX_CPU1_MD_SY/2755     enddo
21-228-13:45:06.590 00 SCX_CPU1_MD_SY/2753     for j = 1 to 34 do
21-228-13:45:06.590 00 SCX_CPU1_MD_SY/2754         write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:45:06.591 00     SPR-I:OPRO         Byte 13; 1:24 2:28 3:32 4:36 5:40 6:44 7:48 8:52 9:56 10:60 11:64 12:68 13:72 14:76 15:80
21-228-13:45:06.591 00 SCX_CPU1_MD_SY/2755     enddo
21-228-13:45:06.591 00 SCX_CPU1_MD_SY/2753     for j = 1 to 34 do
21-228-13:45:06.591 00 SCX_CPU1_MD_SY/2754         write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:45:06.592 00     SPR-I:OPRO         Byte 14; 1:25 2:29 3:33 4:37 5:41 6:45 7:49 8:53 9:57 10:61 11:65 12:69 13:73 14:77 15:81
21-228-13:45:06.592 00 SCX_CPU1_MD_SY/2755     enddo
21-228-13:45:06.592 00 SCX_CPU1_MD_SY/2753     for j = 1 to 34 do
21-228-13:45:06.592 00 SCX_CPU1_MD_SY/2754         write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:45:06.593 00     SPR-I:OPRO         Byte 15; 1:26 2:30 3:34 4:38 5:42 6:46 7:50 8:54 9:58 10:62 11:66 12:70 13:74 14:78 15:82
21-228-13:45:06.593 00 SCX_CPU1_MD_SY/2755     enddo
21-228-13:45:06.593 00 SCX_CPU1_MD_SY/2753     for j = 1 to 34 do
21-228-13:45:06.594 00 SCX_CPU1_MD_SY/2754         write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:45:06.594 00     SPR-I:OPRO         Byte 16; 1:27 2:31 3:35 4:39 5:43 6:47 7:51 8:55 9:59 10:63 11:67 12:71 13:75 14:79 15:83
21-228-13:45:06.594 00 SCX_CPU1_MD_SY/2755     enddo
21-228-13:45:06.594 00 SCX_CPU1_MD_SY/2753     for j = 1 to 34 do
21-228-13:45:06.595 00 SCX_CPU1_MD_SY/2754         write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:45:06.595 00     SPR-I:OPRO         Byte 17; 1:28 2:32 3:36 4:40 5:44 6:48 7:52 8:56 9:60 10:64 11:68 12:72 13:76 14:80 15:84
21-228-13:45:06.595 00 SCX_CPU1_MD_SY/2755     enddo
21-228-13:45:06.596 00 SCX_CPU1_MD_SY/2753     for j = 1 to 34 do
21-228-13:45:06.596 00 SCX_CPU1_MD_SY/2754         write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:45:06.596 00     SPR-I:OPRO         Byte 18; 1:29 2:33 3:37 4:41 5:45 6:49 7:53 8:57 9:61 10:65 11:69 12:73 13:77 14:81 15:85
21-228-13:45:06.596 00 SCX_CPU1_MD_SY/2755     enddo
21-228-13:45:06.597 00 SCX_CPU1_MD_SY/2753     for j = 1 to 34 do
21-228-13:45:06.597 00 SCX_CPU1_MD_SY/2754         write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:45:06.597 00     SPR-I:OPRO         Byte 19; 1:30 2:34 3:38 4:42 5:46 6:50 7:54 8:58 9:62 10:66 11:70 12:74 13:78 14:82 15:86
21-228-13:45:06.598 00 SCX_CPU1_MD_SY/2755     enddo
21-228-13:45:06.598 00 SCX_CPU1_MD_SY/2753     for j = 1 to 34 do
21-228-13:45:06.598 00 SCX_CPU1_MD_SY/2754         write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:45:06.599 00     SPR-I:OPRO         Byte 20; 1:31 2:35 3:39 4:43 5:47 6:51 7:55 8:59 9:63 10:67 11:71 12:75 13:79 14:83 15:87
21-228-13:45:06.599 00 SCX_CPU1_MD_SY/2755     enddo
21-228-13:45:06.599 00 SCX_CPU1_MD_SY/2753     for j = 1 to 34 do
21-228-13:45:06.599 00 SCX_CPU1_MD_SY/2754         write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:45:06.600 00     SPR-I:OPRO         Byte 21; 1:32 2:36 3:40 4:44 5:48 6:52 7:56 8:60 9:64 10:68 11:72 12:76 13:80 14:84 15:88
21-228-13:45:06.600 00 SCX_CPU1_MD_SY/2755     enddo
21-228-13:45:06.600 00 SCX_CPU1_MD_SY/2753     for j = 1 to 34 do
21-228-13:45:06.600 00 SCX_CPU1_MD_SY/2754         write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:45:06.601 00     SPR-I:OPRO         Byte 22; 1:33 2:37 3:41 4:45 5:49 6:53 7:57 8:61 9:65 10:69 11:73 12:77 13:81 14:85 15:89
21-228-13:45:06.601 00 SCX_CPU1_MD_SY/2755     enddo
21-228-13:45:06.601 00 SCX_CPU1_MD_SY/2753     for j = 1 to 34 do
21-228-13:45:06.601 00 SCX_CPU1_MD_SY/2754         write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:45:06.602 00     SPR-I:OPRO         Byte 23; 1:34 2:38 3:42 4:46 5:50 6:54 7:58 8:62 9:66 10:70 11:74 12:78 13:82 14:86 15:90
21-228-13:45:06.602 00 SCX_CPU1_MD_SY/2755     enddo
21-228-13:45:06.602 00 SCX_CPU1_MD_SY/2753     for j = 1 to 34 do
21-228-13:45:06.602 00 SCX_CPU1_MD_SY/2754         write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:45:06.603 00     SPR-I:OPRO         Byte 24; 1:35 2:39 3:43 4:47 5:51 6:55 7:59 8:63 9:67 10:71 11:75 12:79 13:83 14:87 15:91
21-228-13:45:06.603 00 SCX_CPU1_MD_SY/2755     enddo
21-228-13:45:06.604 00 SCX_CPU1_MD_SY/2753     for j = 1 to 34 do
21-228-13:45:06.604 00 SCX_CPU1_MD_SY/2754         write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:45:06.605 00     SPR-I:OPRO         Byte 25; 1:36 2:40 3:44 4:48 5:52 6:56 7:60 8:64 9:68 10:72 11:76 12:80 13:84 14:88 15:92
21-228-13:45:06.605 00 SCX_CPU1_MD_SY/2755     enddo
21-228-13:45:06.605 00 SCX_CPU1_MD_SY/2753     for j = 1 to 34 do
21-228-13:45:06.605 00 SCX_CPU1_MD_SY/2754         write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:45:06.606 00     SPR-I:OPRO         Byte 26; 1:37 2:41 3:45 4:49 5:53 6:57 7:61 8:65 9:69 10:73 11:77 12:81 13:85 14:89 15:93
21-228-13:45:06.606 00 SCX_CPU1_MD_SY/2755     enddo
21-228-13:45:06.607 00 SCX_CPU1_MD_SY/2753     for j = 1 to 34 do
21-228-13:45:06.607 00 SCX_CPU1_MD_SY/2754         write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:45:06.608 00     SPR-I:OPRO         Byte 27; 1:38 2:42 3:46 4:50 5:54 6:58 7:62 8:66 9:70 10:74 11:78 12:82 13:86 14:90 15:94
21-228-13:45:06.608 00 SCX_CPU1_MD_SY/2755     enddo
21-228-13:45:06.608 00 SCX_CPU1_MD_SY/2753     for j = 1 to 34 do
21-228-13:45:06.608 00 SCX_CPU1_MD_SY/2754         write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:45:06.609 00     SPR-I:OPRO         Byte 28; 1:39 2:43 3:47 4:51 5:55 6:59 7:63 8:67 9:71 10:75 11:79 12:83 13:87 14:91 15:95
21-228-13:45:06.609 00 SCX_CPU1_MD_SY/2755     enddo
21-228-13:45:06.609 00 SCX_CPU1_MD_SY/2753     for j = 1 to 34 do
21-228-13:45:06.609 00 SCX_CPU1_MD_SY/2754         write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:45:06.610 00     SPR-I:OPRO         Byte 29; 1:40 2:44 3:48 4:52 5:56 6:60 7:64 8:68 9:72 10:76 11:80 12:84 13:88 14:92 15:96
21-228-13:45:06.610 00 SCX_CPU1_MD_SY/2755     enddo
21-228-13:45:06.610 00 SCX_CPU1_MD_SY/2753     for j = 1 to 34 do
21-228-13:45:06.610 00 SCX_CPU1_MD_SY/2754         write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:45:06.611 00     SPR-I:OPRO         Byte 30; 1:41 2:45 3:49 4:53 5:57 6:61 7:65 8:69 9:73 10:77 11:81 12:85 13:89 14:93 15:97
21-228-13:45:06.611 00 SCX_CPU1_MD_SY/2755     enddo
21-228-13:45:06.611 00 SCX_CPU1_MD_SY/2753     for j = 1 to 34 do
21-228-13:45:06.611 00 SCX_CPU1_MD_SY/2754         write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:45:06.612 00     SPR-I:OPRO         Byte 31; 1:0 2:0 3:0 4:0 5:0 6:0 7:0 8:0 9:0 10:0 11:0 12:0 13:0 14:0 15:0
21-228-13:45:06.612 00 SCX_CPU1_MD_SY/2755     enddo
21-228-13:45:06.612 00 SCX_CPU1_MD_SY/2753     for j = 1 to 34 do
21-228-13:45:06.613 00 SCX_CPU1_MD_SY/2754         write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:45:06.613 00     SPR-I:OPRO         Byte 32; 1:0 2:0 3:0 4:0 5:0 6:0 7:0 8:0 9:0 10:0 11:0 12:0 13:0 14:0 15:0
21-228-13:45:06.613 00 SCX_CPU1_MD_SY/2755     enddo
21-228-13:45:06.613 00 SCX_CPU1_MD_SY/2753     for j = 1 to 34 do
21-228-13:45:06.613 00 SCX_CPU1_MD_SY/2754         write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:45:06.614 00     SPR-I:OPRO         Byte 33; 1:0 2:0 3:0 4:0 5:0 6:0 7:0 8:0 9:0 10:0 11:0 12:0 13:0 14:0 15:0
21-228-13:45:06.614 00 SCX_CPU1_MD_SY/2755     enddo
21-228-13:45:06.614 00 SCX_CPU1_MD_SY/2753     for j = 1 to 34 do
21-228-13:45:06.614 00 SCX_CPU1_MD_SY/2754         write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:45:06.615 00     SPR-I:OPRO         Byte 34; 1:0 2:0 3:0 4:0 5:0 6:0 7:0 8:0 9:0 10:0 11:0 12:0 13:0 14:0 15:0
21-228-13:45:06.615 00 SCX_CPU1_MD_SY/2755     enddo
21-228-13:45:06.615 00 SCX_CPU1_MD_SY/2753     for j = 1 to 34 do
21-228-13:45:06.615 00 SCX_CPU1_MD_SY/2756     
21-228-13:45:06.615 00 SCX_CPU1_MD_SY/2757     ; Check the data - since the delay for this dwell table is 4 and the values
21-228-13:45:06.615 00 SCX_CPU1_MD_SY/2758     ; are incrementing once per second, each collected data point should be 4 more
21-228-13:45:06.615 00 SCX_CPU1_MD_SY/2759     ; than the previous one. The data in bytes 31 through 34 should remain 0
21-228-13:45:06.616 00 SCX_CPU1_MD_SY/2760     ; throughout.
21-228-13:45:06.616 00 SCX_CPU1_MD_SY/2761     passed = 1
21-228-13:45:06.616 00 SCX_CPU1_MD_SY/2762     if (dwelldata[1,31] <> 0) or (dwelldata[1,32] <> 0) or (dwelldata[1,33] <> 0) or (dwelldata[1,34] <> 0) then
21-228-13:45:06.616 00 SCX_CPU1_MD_SY/2765     endif
21-228-13:45:06.616 00 SCX_CPU1_MD_SY/2766     for i = 2 to 15 do
21-228-13:45:06.616 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:06.616 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:06.616 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:06.616 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:06.616 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:06.616 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:06.616 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:06.616 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:06.617 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:06.617 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:06.617 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:06.617 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:06.617 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:06.617 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:06.617 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:06.617 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:06.617 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:06.617 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:06.617 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:06.618 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:06.618 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:06.618 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:06.618 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:06.618 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:06.618 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:06.618 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:06.618 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:06.618 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:06.619 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:06.619 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:06.619 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:06.619 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:06.619 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:06.619 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:06.619 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:06.619 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:06.619 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:06.619 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:06.619 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:06.620 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:06.620 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:06.620 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:06.620 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:06.620 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:06.620 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:06.620 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:06.620 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:06.620 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:06.620 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:06.621 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:06.621 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:06.621 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:06.621 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:06.621 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:06.621 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:06.621 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:06.621 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:06.621 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:06.621 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:06.621 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:06.622 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:06.622 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:06.622 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:06.622 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:06.622 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:06.622 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:06.622 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:06.622 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:06.622 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:06.622 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:06.623 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:06.623 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:06.623 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:06.623 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:06.623 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:06.623 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:06.623 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:06.623 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:06.623 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:06.623 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:06.623 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:06.623 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:06.624 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:06.624 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:06.624 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:06.624 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:06.624 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:06.624 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:06.624 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:06.624 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:06.624 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:06.624 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:06.625 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:06.625 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:06.625 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:06.625 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:06.625 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:06.625 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:06.625 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:06.625 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:06.625 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:06.625 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:06.625 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:06.625 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:06.625 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:06.626 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:06.626 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:06.626 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:06.626 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:06.626 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:06.626 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:06.626 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:06.626 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:06.626 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:06.626 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:06.626 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:06.626 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:06.626 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:06.626 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:06.627 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:06.627 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:06.627 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:06.627 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:06.627 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:06.627 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:06.627 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:06.627 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:06.627 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:06.627 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:06.627 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:06.627 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:06.627 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:06.627 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:06.628 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:06.628 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:06.628 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:06.628 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:06.628 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:06.628 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:06.628 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:06.628 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:06.628 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:06.628 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:06.628 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:06.628 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:06.628 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:06.628 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:06.629 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:06.629 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:06.629 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:06.629 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:06.629 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:06.629 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:06.629 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:06.629 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:06.629 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:06.629 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:06.629 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:06.629 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:06.629 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:06.630 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:06.630 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:06.630 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:06.630 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:06.630 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:06.630 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:06.630 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:06.630 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:06.630 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:06.630 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:06.630 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:06.631 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:06.631 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:06.631 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:06.631 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:06.631 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:06.631 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:06.631 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:06.631 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:06.631 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:06.631 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:06.631 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:06.631 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:06.631 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:06.632 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:06.632 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:06.632 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:06.632 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:06.632 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:06.632 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:06.632 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:06.632 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:06.632 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:06.632 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:06.632 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:06.632 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:06.632 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:06.633 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:06.633 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:06.633 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:06.633 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:06.633 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:06.633 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:06.633 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:06.633 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:06.633 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:06.633 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:06.633 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:06.633 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:06.633 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:06.634 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:06.634 00 SCX_CPU1_MD_SY/2784       if (dwelldata[i,31] <> 0) or (dwelldata[i,32] <> 0) or (dwelldata[i,33] <> 0) or (dwelldata[i,34] <> 0) then
21-228-13:45:06.894 00 SCX_CPU1_MD_SY/2787       endif
21-228-13:45:06.894 00 SCX_CPU1_MD_SY/2788     enddo
21-228-13:45:06.894 00 SCX_CPU1_MD_SY/2766     for i = 2 to 15 do
21-228-13:45:06.894 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:06.894 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:06.894 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:06.894 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:06.895 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:06.895 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:06.895 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:06.895 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:06.895 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:06.895 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:06.895 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:06.896 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:06.896 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:06.896 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:06.896 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:06.896 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:06.896 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:06.896 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:06.896 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:06.896 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:06.896 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:06.897 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:06.897 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:06.897 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:06.897 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:06.897 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:06.897 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:06.897 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:06.898 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:06.898 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:06.898 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:06.898 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:06.898 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:06.898 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:06.898 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:06.899 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:06.899 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:06.899 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:06.899 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:06.899 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:06.899 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:06.899 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:06.900 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:06.900 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:06.900 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:06.900 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:06.900 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:06.900 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:06.900 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:06.900 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:06.900 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:06.901 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:06.901 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:06.901 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:06.901 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:06.901 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:06.901 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:06.901 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:06.901 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:06.901 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:06.902 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:06.902 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:06.902 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:06.902 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:06.902 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:06.902 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:06.902 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:06.902 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:06.902 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:06.903 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:06.903 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:06.903 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:06.903 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:06.903 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:06.903 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:06.903 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:06.903 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:06.904 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:06.904 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:06.904 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:06.904 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:06.904 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:06.904 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:06.904 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:06.904 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:06.905 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:06.905 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:06.905 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:06.905 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:06.905 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:06.905 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:06.905 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:06.905 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:06.905 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:06.905 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:06.905 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:06.905 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:06.905 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:06.906 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:06.906 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:06.906 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:06.906 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:06.906 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:06.906 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:06.906 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:06.906 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:06.906 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:06.906 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:06.906 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:06.907 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:06.907 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:06.907 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:06.907 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:06.907 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:06.907 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:06.907 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:06.907 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:06.907 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:06.907 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:06.907 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:06.908 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:06.908 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:06.908 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:06.908 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:06.908 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:06.908 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:06.908 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:06.908 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:06.908 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:06.908 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:06.909 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:06.909 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:06.909 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:06.909 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:06.909 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:06.909 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:06.909 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:06.909 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:06.909 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:06.909 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:06.910 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:06.910 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:06.910 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:06.910 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:06.910 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:06.910 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:06.910 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:06.911 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:06.911 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:06.911 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:06.911 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:06.911 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:06.911 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:06.911 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:06.911 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:06.912 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:06.912 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:06.912 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:06.912 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:06.912 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:06.912 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:06.912 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:06.912 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:06.912 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:06.912 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:06.913 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:06.913 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:06.913 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:06.913 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:06.913 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:06.913 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:06.913 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:06.913 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:06.913 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:06.913 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:06.914 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:06.914 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:06.914 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:06.914 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:06.914 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:06.914 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:06.914 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:06.914 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:06.914 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:06.914 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:06.914 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:06.914 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:06.914 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:06.914 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:06.915 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:06.915 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:06.915 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:06.915 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:06.915 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:06.915 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:06.915 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:06.915 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:06.915 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:06.915 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:06.915 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:06.916 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:06.916 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:06.916 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:06.916 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:06.916 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:06.916 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:06.916 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:06.916 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:06.916 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:06.916 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:06.917 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:06.917 00 SCX_CPU1_MD_SY/2784       if (dwelldata[i,31] <> 0) or (dwelldata[i,32] <> 0) or (dwelldata[i,33] <> 0) or (dwelldata[i,34] <> 0) then
21-228-13:45:06.917 00 SCX_CPU1_MD_SY/2787       endif
21-228-13:45:06.917 00 SCX_CPU1_MD_SY/2788     enddo
21-228-13:45:06.917 00 SCX_CPU1_MD_SY/2766     for i = 2 to 15 do
21-228-13:45:06.917 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:06.918 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:06.918 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:06.918 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:06.918 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:06.918 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:06.918 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:06.918 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:06.918 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:06.918 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:06.918 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:06.918 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:06.918 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:06.918 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:06.919 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:06.919 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:06.919 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:06.919 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:06.919 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:06.919 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:06.919 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:06.919 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:06.920 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:06.920 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:06.920 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:06.920 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:06.920 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:06.920 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:06.920 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:06.920 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:06.920 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:06.920 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:06.921 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:06.921 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:06.921 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:06.921 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:06.921 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:06.921 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:06.921 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:06.921 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:06.921 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:06.921 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:06.921 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:06.921 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:06.922 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:06.922 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:06.922 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:06.922 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:06.922 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:07.256 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:07.256 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:07.256 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:07.256 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:07.256 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:07.256 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:07.256 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:07.256 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:07.256 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:07.256 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:07.256 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:07.257 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:07.257 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:07.257 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:07.257 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:07.257 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:07.257 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:07.257 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:07.257 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:07.257 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:07.257 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:07.258 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:07.258 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:07.258 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:07.258 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:07.258 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:07.258 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:07.258 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:07.258 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:07.259 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:07.259 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:07.259 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:07.259 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:07.259 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:07.259 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:07.259 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:07.259 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:07.259 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:07.259 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:07.259 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:07.259 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:07.259 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:07.260 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:07.260 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:07.260 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:07.260 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:07.260 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:07.260 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:07.260 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:07.260 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:07.260 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:07.261 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:07.261 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:07.261 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:07.261 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:07.261 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:07.261 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:07.261 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:07.261 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:07.261 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:07.261 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:07.261 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:07.262 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:07.262 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:07.262 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:07.262 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:07.262 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:07.262 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:07.262 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:07.262 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:07.262 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:07.262 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:07.262 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:07.262 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:07.263 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:07.263 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:07.263 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:07.263 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:07.263 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:07.263 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:07.263 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:07.263 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:07.263 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:07.263 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:07.263 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:07.264 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:07.264 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:07.264 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:07.264 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:07.264 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:07.264 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:07.264 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:07.264 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:07.264 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:07.264 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:07.264 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:07.264 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:07.264 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:07.265 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:07.265 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:07.265 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:07.265 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:07.265 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:07.265 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:07.265 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:07.266 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:07.266 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:07.266 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:07.266 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:07.266 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:07.266 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:07.266 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:07.266 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:07.266 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:07.266 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:07.266 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:07.267 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:07.267 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:07.267 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:07.267 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:07.270 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:07.270 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:07.270 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:07.270 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:07.270 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:07.270 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:07.270 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:07.270 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:07.270 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:07.270 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:07.270 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:07.270 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:07.270 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:07.271 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:07.271 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:07.271 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:07.271 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:07.271 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:07.271 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:07.271 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:07.272 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:07.272 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:07.272 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:07.272 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:07.272 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:07.272 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:07.272 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:07.272 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:07.272 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:07.272 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:07.272 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:07.272 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:07.272 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:07.272 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:07.273 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:07.273 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:07.273 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:07.273 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:07.273 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:07.273 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:07.273 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:07.274 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:07.274 00 SCX_CPU1_MD_SY/2784       if (dwelldata[i,31] <> 0) or (dwelldata[i,32] <> 0) or (dwelldata[i,33] <> 0) or (dwelldata[i,34] <> 0) then
21-228-13:45:07.274 00 SCX_CPU1_MD_SY/2787       endif
21-228-13:45:07.274 00 SCX_CPU1_MD_SY/2788     enddo
21-228-13:45:07.275 00 SCX_CPU1_MD_SY/2766     for i = 2 to 15 do
21-228-13:45:07.275 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:07.275 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:07.275 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:07.275 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:07.275 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:07.275 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:07.275 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:07.276 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:07.276 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:07.276 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:07.276 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:07.276 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:07.276 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:07.276 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:07.276 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:07.277 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:07.277 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:07.277 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:07.277 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:07.277 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:07.277 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:07.277 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:07.277 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:07.277 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:07.277 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:07.277 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:07.277 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:07.277 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:07.278 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:07.278 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:07.278 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:07.278 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:07.278 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:07.278 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:07.278 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:07.278 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:07.278 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:07.279 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:07.279 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:07.279 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:07.279 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:07.279 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:07.279 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:07.279 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:07.279 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:07.279 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:07.279 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:07.279 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:07.279 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:07.280 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:07.280 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:07.280 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:07.280 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:07.280 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:07.280 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:07.280 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:07.280 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:07.280 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:07.280 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:07.280 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:07.280 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:07.280 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:07.280 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:07.281 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:07.281 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:07.281 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:07.281 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:07.281 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:07.281 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:07.281 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:07.281 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:07.281 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:07.281 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:07.281 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:07.282 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:07.282 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:07.282 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:07.282 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:07.282 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:07.282 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:07.282 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:07.619 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:07.619 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:07.619 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:07.619 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:07.619 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:07.619 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:07.619 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:07.620 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:07.620 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:07.620 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:07.620 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:07.620 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:07.620 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:07.620 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:07.620 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:07.620 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:07.620 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:07.620 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:07.620 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:07.621 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:07.621 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:07.621 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:07.621 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:07.621 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:07.621 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:07.621 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:07.621 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:07.621 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:07.621 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:07.621 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:07.621 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:07.622 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:07.622 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:07.622 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:07.622 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:07.622 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:07.622 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:07.622 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:07.622 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:07.622 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:07.622 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:07.622 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:07.622 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:07.622 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:07.622 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:07.623 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:07.623 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:07.623 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:07.623 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:07.623 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:07.623 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:07.623 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:07.623 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:07.623 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:07.623 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:07.623 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:07.624 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:07.624 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:07.624 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:07.624 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:07.624 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:07.624 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:07.624 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:07.625 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:07.625 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:07.625 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:07.625 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:07.625 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:07.625 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:07.625 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:07.625 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:07.625 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:07.625 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:07.626 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:07.626 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:07.626 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:07.626 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:07.626 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:07.626 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:07.626 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:07.626 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:07.626 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:07.627 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:07.627 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:07.627 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:07.627 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:07.627 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:07.627 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:07.627 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:07.627 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:07.627 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:07.627 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:07.627 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:07.627 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:07.628 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:07.628 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:07.628 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:07.628 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:07.628 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:07.628 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:07.628 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:07.628 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:07.628 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:07.628 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:07.628 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:07.629 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:07.629 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:07.629 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:07.629 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:07.629 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:07.629 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:07.629 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:07.629 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:07.629 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:07.629 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:07.629 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:07.630 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:07.630 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:07.630 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:07.630 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:07.630 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:07.630 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:07.630 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:07.630 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:07.630 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:07.630 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:07.630 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:07.630 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:07.630 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:07.631 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:07.631 00 SCX_CPU1_MD_SY/2784       if (dwelldata[i,31] <> 0) or (dwelldata[i,32] <> 0) or (dwelldata[i,33] <> 0) or (dwelldata[i,34] <> 0) then
21-228-13:45:07.631 00 SCX_CPU1_MD_SY/2787       endif
21-228-13:45:07.631 00 SCX_CPU1_MD_SY/2788     enddo
21-228-13:45:07.631 00 SCX_CPU1_MD_SY/2766     for i = 2 to 15 do
21-228-13:45:07.631 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:07.631 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:07.631 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:07.631 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:07.632 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:07.632 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:07.632 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:07.632 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:07.632 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:07.632 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:07.632 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:07.632 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:07.632 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:07.632 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:07.632 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:07.632 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:07.632 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:07.633 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:07.633 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:07.633 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:07.633 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:07.633 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:07.633 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:07.633 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:07.633 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:07.633 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:07.633 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:07.633 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:07.633 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:07.634 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:07.634 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:07.634 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:07.634 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:07.634 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:07.634 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:07.634 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:07.634 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:07.634 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:07.634 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:07.634 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:07.634 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:07.634 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:07.635 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:07.635 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:07.635 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:07.635 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:07.635 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:07.635 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:07.635 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:07.635 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:07.635 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:07.635 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:07.635 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:07.635 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:07.635 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:07.635 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:07.636 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:07.636 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:07.636 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:07.636 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:07.636 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:07.636 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:07.636 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:07.637 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:07.637 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:07.637 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:07.637 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:07.637 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:07.637 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:07.637 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:07.637 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:07.637 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:07.638 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:07.638 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:07.638 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:07.638 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:07.638 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:07.638 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:07.638 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:07.638 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:07.638 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:07.638 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:07.638 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:07.638 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:07.639 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:07.639 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:07.639 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:07.639 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:07.639 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:07.639 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:07.639 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:07.639 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:07.639 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:07.639 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:07.639 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:07.639 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:07.639 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:07.639 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:07.640 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:07.640 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:07.640 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:07.640 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:07.640 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:07.640 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:07.640 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:07.640 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:07.640 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:07.640 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:07.640 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:07.641 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:07.641 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:07.641 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:07.988 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:07.988 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:07.988 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:07.988 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:07.989 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:07.989 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:07.989 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:07.989 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:07.989 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:07.989 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:07.989 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:07.989 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:07.989 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:07.989 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:07.990 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:07.990 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:07.990 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:07.990 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:07.990 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:07.990 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:07.990 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:07.990 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:07.990 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:07.990 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:07.990 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:07.990 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:07.991 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:07.991 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:07.991 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:07.991 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:07.991 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:07.991 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:07.991 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:07.991 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:07.991 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:07.991 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:07.992 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:07.992 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:07.992 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:07.992 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:07.992 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:07.992 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:07.992 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:07.992 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:07.992 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:07.992 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:07.992 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:07.992 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:07.992 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:07.993 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:07.993 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:07.993 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:07.993 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:07.993 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:07.993 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:07.993 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:07.994 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:07.994 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:07.994 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:07.994 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:07.994 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:07.994 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:07.994 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:07.994 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:07.994 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:07.994 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:07.994 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:07.995 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:07.995 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:07.995 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:07.995 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:07.995 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:07.995 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:07.995 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:07.995 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:07.995 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:07.995 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:07.995 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:07.995 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:07.996 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:07.996 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:07.996 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:07.996 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:07.996 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:07.996 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:07.996 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:07.996 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:07.996 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:07.996 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:07.996 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:07.996 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:07.997 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:07.997 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:07.997 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:07.997 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:07.997 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:07.997 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:07.997 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:07.998 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:07.998 00 SCX_CPU1_MD_SY/2784       if (dwelldata[i,31] <> 0) or (dwelldata[i,32] <> 0) or (dwelldata[i,33] <> 0) or (dwelldata[i,34] <> 0) then
21-228-13:45:07.998 00 SCX_CPU1_MD_SY/2787       endif
21-228-13:45:07.998 00 SCX_CPU1_MD_SY/2788     enddo
21-228-13:45:07.998 00 SCX_CPU1_MD_SY/2766     for i = 2 to 15 do
21-228-13:45:07.998 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:07.998 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:07.999 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:07.999 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:07.999 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:07.999 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:07.999 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:07.999 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:07.999 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:07.999 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:07.999 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:07.999 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:07.999 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:07.999 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:08.000 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:08.000 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:08.000 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:08.000 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:08.000 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:08.000 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:08.000 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:08.000 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:08.001 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:08.001 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:08.001 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:08.001 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:08.001 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:08.001 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:08.001 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:08.001 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:08.001 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:08.001 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:08.002 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:08.002 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:08.002 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:08.002 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:08.002 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:08.002 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:08.002 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:08.002 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:08.002 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:08.002 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:08.003 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:08.003 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:08.003 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:08.003 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:08.003 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:08.003 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:08.003 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:08.003 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:08.003 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:08.003 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:08.003 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:08.003 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:08.003 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:08.003 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:08.004 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:08.004 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:08.004 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:08.004 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:08.004 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:08.004 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:08.004 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:08.005 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:08.005 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:08.005 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:08.005 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:08.005 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:08.005 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:08.005 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:08.005 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:08.005 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:08.005 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:08.005 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:08.005 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:08.005 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:08.005 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:08.006 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:08.006 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:08.006 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:08.006 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:08.006 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:08.006 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:08.006 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:08.006 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:08.006 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:08.006 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:08.006 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:08.007 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:08.007 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:08.007 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:08.007 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:08.007 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:08.007 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:08.007 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:08.007 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:08.008 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:08.008 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:08.008 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:08.008 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:08.008 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:08.008 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:08.008 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:08.008 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:08.008 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:08.008 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:08.008 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:08.008 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:08.008 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:08.009 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:08.009 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:08.009 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:08.009 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:08.009 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:08.009 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:08.009 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:08.009 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:08.009 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:08.009 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:08.009 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:08.010 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:08.010 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:08.010 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:08.010 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:08.010 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:08.010 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:08.010 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:08.010 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:08.010 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:08.010 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:08.010 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:08.010 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:08.010 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:08.011 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:08.011 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:08.011 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:08.011 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:08.011 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:08.011 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:08.011 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:08.011 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:08.011 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:08.011 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:08.011 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:08.353 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:08.353 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:08.353 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:08.353 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:08.353 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:08.353 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:08.353 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:08.353 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:08.353 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:08.353 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:08.354 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:08.354 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:08.354 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:08.354 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:08.354 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:08.354 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:08.354 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:08.354 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:08.354 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:08.355 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:08.355 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:08.355 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:08.355 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:08.355 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:08.355 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:08.355 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:08.355 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:08.355 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:08.355 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:08.355 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:08.355 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:08.356 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:08.356 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:08.356 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:08.356 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:08.356 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:08.356 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:08.356 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:08.356 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:08.357 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:08.357 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:08.357 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:08.357 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:08.357 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:08.357 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:08.357 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:08.357 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:08.357 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:08.357 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:08.358 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:08.358 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:08.358 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:08.358 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:08.358 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:08.358 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:08.358 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:08.358 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:08.358 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:08.358 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:08.359 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:08.359 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:08.359 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:08.359 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:08.359 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:08.359 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:08.359 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:08.359 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:08.359 00 SCX_CPU1_MD_SY/2784       if (dwelldata[i,31] <> 0) or (dwelldata[i,32] <> 0) or (dwelldata[i,33] <> 0) or (dwelldata[i,34] <> 0) then
21-228-13:45:08.360 00 SCX_CPU1_MD_SY/2787       endif
21-228-13:45:08.360 00 SCX_CPU1_MD_SY/2788     enddo
21-228-13:45:08.360 00 SCX_CPU1_MD_SY/2766     for i = 2 to 15 do
21-228-13:45:08.360 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:08.360 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:08.360 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:08.360 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:08.360 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:08.360 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:08.360 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:08.361 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:08.361 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:08.361 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:08.361 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:08.361 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:08.361 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:08.361 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:08.361 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:08.361 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:08.361 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:08.361 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:08.361 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:08.361 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:08.361 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:08.362 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:08.362 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:08.362 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:08.362 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:08.362 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:08.362 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:08.362 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:08.362 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:08.362 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:08.362 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:08.362 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:08.363 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:08.363 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:08.363 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:08.363 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:08.363 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:08.363 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:08.363 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:08.363 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:08.363 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:08.363 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:08.363 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:08.363 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:08.364 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:08.364 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:08.364 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:08.364 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:08.364 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:08.364 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:08.364 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:08.364 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:08.364 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:08.364 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:08.364 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:08.364 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:08.365 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:08.365 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:08.365 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:08.365 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:08.365 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:08.365 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:08.365 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:08.365 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:08.365 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:08.365 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:08.365 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:08.365 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:08.365 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:08.365 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:08.366 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:08.366 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:08.366 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:08.366 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:08.366 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:08.366 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:08.366 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:08.366 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:08.367 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:08.367 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:08.367 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:08.367 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:08.367 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:08.367 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:08.367 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:08.367 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:08.367 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:08.367 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:08.367 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:08.367 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:08.367 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:08.368 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:08.368 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:08.368 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:08.368 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:08.368 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:08.368 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:08.368 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:08.368 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:08.368 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:08.368 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:08.368 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:08.369 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:08.369 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:08.369 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:08.369 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:08.369 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:08.369 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:08.369 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:08.369 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:08.369 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:08.369 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:08.370 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:08.370 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:08.370 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:08.370 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:08.370 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:08.370 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:08.370 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:08.370 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:08.370 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:08.370 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:08.371 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:08.371 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:08.371 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:08.371 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:08.371 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:08.371 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:08.371 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:08.371 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:08.371 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:08.371 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:08.371 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:08.372 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:08.372 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:08.372 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:08.372 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:08.372 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:08.372 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:08.372 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:08.372 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:08.372 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:08.372 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:08.372 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:08.373 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:08.373 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:08.373 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:08.373 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:08.373 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:08.373 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:08.373 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:08.373 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:08.373 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:08.373 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:08.374 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:08.374 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:08.374 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:08.374 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:08.374 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:08.374 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:08.374 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:08.374 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:08.374 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:08.374 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:08.374 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:08.375 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:08.375 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:08.375 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:08.375 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:08.375 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:08.375 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:08.375 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:08.375 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:08.375 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:08.375 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:08.375 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:08.721 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:08.721 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:08.721 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:08.721 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:08.721 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:08.721 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:08.721 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:08.721 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:08.721 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:08.721 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:08.721 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:08.721 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:08.721 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:08.722 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:08.722 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:08.722 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:08.722 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:08.722 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:08.722 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:08.722 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:08.722 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:08.722 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:08.722 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:08.722 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:08.723 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:08.723 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:08.723 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:08.723 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:08.723 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:08.723 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:08.723 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:08.723 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:08.723 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:08.723 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:08.723 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:08.724 00 SCX_CPU1_MD_SY/2784       if (dwelldata[i,31] <> 0) or (dwelldata[i,32] <> 0) or (dwelldata[i,33] <> 0) or (dwelldata[i,34] <> 0) then
21-228-13:45:08.724 00 SCX_CPU1_MD_SY/2787       endif
21-228-13:45:08.724 00 SCX_CPU1_MD_SY/2788     enddo
21-228-13:45:08.724 00 SCX_CPU1_MD_SY/2766     for i = 2 to 15 do
21-228-13:45:08.724 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:08.724 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:08.724 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:08.724 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:08.724 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:08.724 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:08.724 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:08.726 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:08.726 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:08.726 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:08.726 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:08.726 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:08.726 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:08.726 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:08.726 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:08.727 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:08.727 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:08.727 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:08.727 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:08.727 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:08.727 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:08.727 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:08.727 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:08.727 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:08.727 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:08.727 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:08.728 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:08.728 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:08.728 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:08.728 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:08.728 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:08.728 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:08.728 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:08.728 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:08.728 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:08.729 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:08.729 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:08.729 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:08.729 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:08.729 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:08.729 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:08.729 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:08.729 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:08.729 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:08.730 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:08.730 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:08.730 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:08.730 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:08.730 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:08.730 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:08.730 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:08.730 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:08.730 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:08.730 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:08.730 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:08.730 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:08.731 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:08.731 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:08.731 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:08.731 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:08.731 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:08.731 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:08.731 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:08.731 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:08.731 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:08.731 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:08.731 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:08.732 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:08.732 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:08.732 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:08.732 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:08.732 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:08.732 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:08.732 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:08.732 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:08.732 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:08.732 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:08.733 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:08.733 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:08.733 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:08.733 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:08.733 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:08.733 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:08.733 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:08.733 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:08.733 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:08.733 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:08.733 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:08.734 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:08.734 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:08.734 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:08.734 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:08.734 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:08.734 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:08.734 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:08.734 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:08.734 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:08.734 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:08.735 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:08.735 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:08.735 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:08.735 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:08.735 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:08.735 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:08.735 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:08.735 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:08.735 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:08.735 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:08.735 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:08.736 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:08.736 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:08.736 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:08.736 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:08.736 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:08.736 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:08.736 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:08.736 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:08.736 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:08.736 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:08.736 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:08.737 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:08.737 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:08.737 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:08.737 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:08.737 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:08.737 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:08.737 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:08.737 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:08.737 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:08.737 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:08.737 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:08.737 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:08.738 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:08.738 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:08.738 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:08.738 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:08.738 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:08.738 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:08.738 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:08.738 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:08.739 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:08.739 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:08.739 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:08.739 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:08.739 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:08.739 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:08.739 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:08.739 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:08.739 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:08.740 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:08.740 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:08.740 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:08.740 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:08.740 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:08.740 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:08.740 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:08.740 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:08.740 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:08.740 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:08.740 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:08.740 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:08.741 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:08.741 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:08.741 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:08.741 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:08.741 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:08.741 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:08.741 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:08.741 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:08.741 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:08.742 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:08.742 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:08.742 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:08.742 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:08.742 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:08.742 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:08.742 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:08.742 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:08.742 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:08.742 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:08.742 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:08.742 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:08.743 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:08.743 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:08.743 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:08.743 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:08.743 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:08.743 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:08.743 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:08.744 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:08.744 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:08.744 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:08.744 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:08.744 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:08.744 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:08.744 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:08.744 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:08.744 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:08.745 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:08.745 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:08.745 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:08.745 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:08.745 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:08.745 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:08.745 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:08.745 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:08.745 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:08.745 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:09.095 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:09.096 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:09.096 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:09.096 00 SCX_CPU1_MD_SY/2784       if (dwelldata[i,31] <> 0) or (dwelldata[i,32] <> 0) or (dwelldata[i,33] <> 0) or (dwelldata[i,34] <> 0) then
21-228-13:45:09.096 00 SCX_CPU1_MD_SY/2787       endif
21-228-13:45:09.096 00 SCX_CPU1_MD_SY/2788     enddo
21-228-13:45:09.097 00 SCX_CPU1_MD_SY/2766     for i = 2 to 15 do
21-228-13:45:09.097 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:09.097 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:09.097 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:09.097 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:09.097 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:09.097 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:09.097 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:09.097 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:09.097 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:09.097 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:09.098 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:09.098 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:09.098 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:09.098 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:09.098 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:09.098 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:09.098 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:09.098 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:09.098 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:09.098 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:09.098 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:09.099 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:09.099 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:09.099 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:09.099 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:09.099 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:09.099 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:09.099 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:09.099 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:09.099 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:09.099 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:09.099 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:09.099 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:09.099 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:09.099 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:09.100 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:09.100 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:09.100 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:09.100 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:09.100 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:09.100 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:09.100 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:09.100 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:09.101 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:09.101 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:09.101 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:09.101 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:09.101 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:09.101 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:09.101 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:09.101 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:09.101 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:09.101 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:09.101 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:09.101 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:09.101 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:09.102 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:09.102 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:09.102 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:09.102 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:09.102 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:09.102 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:09.102 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:09.102 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:09.102 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:09.102 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:09.102 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:09.103 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:09.103 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:09.103 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:09.103 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:09.103 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:09.103 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:09.103 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:09.103 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:09.103 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:09.103 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:09.104 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:09.104 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:09.104 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:09.104 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:09.104 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:09.104 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:09.104 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:09.104 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:09.104 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:09.104 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:09.104 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:09.104 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:09.104 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:09.104 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:09.105 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:09.105 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:09.105 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:09.105 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:09.105 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:09.105 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:09.105 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:09.105 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:09.105 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:09.105 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:09.105 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:09.106 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:09.106 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:09.106 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:09.106 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:09.106 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:09.106 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:09.106 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:09.106 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:09.106 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:09.106 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:09.107 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:09.107 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:09.107 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:09.107 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:09.107 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:09.107 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:09.107 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:09.107 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:09.107 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:09.108 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:09.108 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:09.108 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:09.108 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:09.108 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:09.108 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:09.108 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:09.108 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:09.108 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:09.108 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:09.108 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:09.108 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:09.108 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:09.109 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:09.109 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:09.109 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:09.109 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:09.109 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:09.109 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:09.109 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:09.109 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:09.109 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:09.109 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:09.109 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:09.109 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:09.109 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:09.110 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:09.110 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:09.110 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:09.110 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:09.110 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:09.110 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:09.110 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:09.110 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:09.110 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:09.111 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:09.111 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:09.111 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:09.111 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:09.111 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:09.111 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:09.111 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:09.111 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:09.111 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:09.111 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:09.111 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:09.111 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:09.112 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:09.112 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:09.112 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:09.112 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:09.112 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:09.112 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:09.112 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:09.112 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:09.113 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:09.113 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:09.113 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:09.113 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:09.113 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:09.113 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:09.113 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:09.113 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:09.113 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:09.113 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:09.113 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:09.113 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:09.113 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:09.114 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:09.114 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:09.114 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:09.114 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:09.114 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:09.114 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:09.114 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:09.114 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:09.115 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:09.115 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:09.115 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:09.115 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:09.115 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:09.115 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:09.115 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:09.115 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:09.115 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:09.115 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:09.115 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:09.115 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:09.115 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:09.116 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:09.116 00 SCX_CPU1_MD_SY/2784       if (dwelldata[i,31] <> 0) or (dwelldata[i,32] <> 0) or (dwelldata[i,33] <> 0) or (dwelldata[i,34] <> 0) then
21-228-13:45:09.116 00 SCX_CPU1_MD_SY/2787       endif
21-228-13:45:09.116 00 SCX_CPU1_MD_SY/2788     enddo
21-228-13:45:09.116 00 SCX_CPU1_MD_SY/2766     for i = 2 to 15 do
21-228-13:45:09.116 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:09.116 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:09.117 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:09.117 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:09.117 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:09.117 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:09.117 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:09.117 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:09.117 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:09.117 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:09.117 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:09.117 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:09.117 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:09.117 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:09.118 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:09.118 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:09.118 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:09.118 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:09.118 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:09.118 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:09.118 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:09.118 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:09.118 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:09.118 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:09.118 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:09.474 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:09.474 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:09.474 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:09.474 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:09.474 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:09.474 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:09.474 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:09.474 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:09.475 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:09.475 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:09.475 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:09.475 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:09.475 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:09.475 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:09.475 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:09.475 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:09.475 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:09.476 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:09.476 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:09.476 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:09.476 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:09.476 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:09.476 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:09.476 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:09.476 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:09.476 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:09.476 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:09.476 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:09.476 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:09.476 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:09.476 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:09.477 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:09.477 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:09.477 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:09.477 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:09.477 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:09.477 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:09.477 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:09.477 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:09.478 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:09.478 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:09.478 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:09.478 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:09.478 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:09.478 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:09.478 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:09.478 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:09.478 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:09.478 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:09.478 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:09.478 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:09.478 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:09.479 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:09.479 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:09.479 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:09.479 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:09.479 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:09.479 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:09.479 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:09.479 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:09.479 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:09.479 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:09.480 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:09.480 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:09.480 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:09.480 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:09.480 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:09.480 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:09.480 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:09.480 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:09.480 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:09.480 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:09.480 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:09.481 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:09.481 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:09.481 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:09.481 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:09.481 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:09.481 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:09.481 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:09.481 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:09.481 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:09.481 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:09.481 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:09.481 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:09.481 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:09.481 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:09.482 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:09.482 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:09.482 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:09.482 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:09.482 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:09.482 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:09.482 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:09.482 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:09.483 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:09.483 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:09.483 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:09.483 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:09.483 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:09.483 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:09.483 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:09.483 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:09.483 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:09.483 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:09.484 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:09.484 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:09.484 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:09.484 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:09.484 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:09.484 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:09.484 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:09.484 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:09.484 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:09.484 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:09.485 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:09.485 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:09.485 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:09.485 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:09.485 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:09.485 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:09.485 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:09.485 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:09.485 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:09.485 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:09.486 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:09.486 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:09.486 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:09.486 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:09.486 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:09.486 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:09.486 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:09.486 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:09.486 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:09.486 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:09.486 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:09.487 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:09.487 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:09.487 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:09.487 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:09.487 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:09.487 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:09.487 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:09.487 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:09.487 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:09.488 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:09.488 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:09.488 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:09.488 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:09.488 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:09.488 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:09.488 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:09.488 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:09.488 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:09.488 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:09.488 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:09.488 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:09.489 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:09.489 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:09.489 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:09.489 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:09.489 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:09.489 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:09.489 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:09.489 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:09.489 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:09.489 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:09.489 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:09.490 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:09.490 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:09.490 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:09.490 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:09.490 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:09.490 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:09.490 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:09.490 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:09.490 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:09.490 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:09.491 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:09.491 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:09.491 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:09.491 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:09.491 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:09.491 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:09.491 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:09.491 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:09.491 00 SCX_CPU1_MD_SY/2784       if (dwelldata[i,31] <> 0) or (dwelldata[i,32] <> 0) or (dwelldata[i,33] <> 0) or (dwelldata[i,34] <> 0) then
21-228-13:45:09.492 00 SCX_CPU1_MD_SY/2787       endif
21-228-13:45:09.492 00 SCX_CPU1_MD_SY/2788     enddo
21-228-13:45:09.492 00 SCX_CPU1_MD_SY/2766     for i = 2 to 15 do
21-228-13:45:09.492 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:09.492 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:09.492 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:09.492 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:09.492 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:09.492 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:09.492 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:09.492 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:09.493 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:09.493 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:09.493 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:09.493 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:09.493 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:09.493 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:09.493 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:09.493 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:09.493 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:09.493 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:09.493 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:09.493 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:09.493 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:09.494 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:09.494 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:09.494 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:09.494 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:09.494 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:09.494 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:09.494 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:09.494 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:09.494 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:09.494 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:09.494 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:09.495 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:09.495 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:09.495 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:09.495 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:09.495 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:09.495 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:09.495 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:09.495 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:09.495 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:09.495 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:09.495 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:09.496 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:09.496 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:09.496 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:09.496 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:09.496 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:09.496 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:09.496 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:09.496 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:09.496 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:09.496 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:09.497 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:09.497 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:09.497 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:09.497 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:09.840 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:09.840 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:09.840 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:09.840 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:09.840 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:09.840 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:09.841 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:09.841 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:09.841 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:09.841 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:09.841 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:09.841 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:09.841 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:09.841 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:09.841 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:09.842 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:09.842 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:09.842 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:09.842 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:09.842 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:09.842 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:09.842 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:09.842 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:09.842 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:09.842 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:09.842 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:09.842 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:09.843 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:09.843 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:09.843 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:09.843 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:09.843 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:09.843 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:09.843 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:09.844 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:09.844 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:09.844 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:09.844 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:09.844 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:09.844 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:09.844 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:09.845 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:09.845 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:09.847 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:09.847 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:09.847 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:09.847 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:09.847 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:09.847 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:09.847 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:09.847 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:09.847 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:09.848 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:09.848 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:09.848 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:09.848 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:09.848 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:09.848 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:09.848 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:09.848 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:09.848 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:09.848 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:09.849 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:09.849 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:09.849 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:09.849 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:09.849 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:09.849 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:09.849 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:09.849 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:09.850 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:09.850 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:09.850 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:09.850 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:09.850 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:09.850 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:09.850 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:09.850 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:09.850 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:09.850 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:09.851 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:09.851 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:09.851 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:09.851 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:09.851 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:09.851 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:09.851 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:09.851 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:09.851 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:09.851 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:09.852 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:09.852 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:09.852 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:09.852 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:09.852 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:09.852 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:09.852 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:09.852 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:09.852 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:09.852 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:09.852 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:09.852 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:09.852 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:09.852 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:09.853 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:09.853 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:09.853 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:09.853 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:09.853 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:09.853 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:09.853 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:09.853 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:09.853 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:09.853 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:09.853 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:09.853 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:09.854 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:09.854 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:09.854 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:09.854 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:09.854 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:09.854 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:09.854 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:09.854 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:09.854 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:09.854 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:09.855 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:09.855 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:09.855 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:09.855 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:09.855 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:09.855 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:09.855 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:09.855 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:09.855 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:09.855 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:09.856 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:09.856 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:09.856 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:09.856 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:09.856 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:09.856 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:09.856 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:09.856 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:09.856 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:09.856 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:09.857 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:09.857 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:09.857 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:09.857 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:09.857 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:09.857 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:09.857 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:09.857 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:09.857 00 SCX_CPU1_MD_SY/2784       if (dwelldata[i,31] <> 0) or (dwelldata[i,32] <> 0) or (dwelldata[i,33] <> 0) or (dwelldata[i,34] <> 0) then
21-228-13:45:09.857 00 SCX_CPU1_MD_SY/2787       endif
21-228-13:45:09.857 00 SCX_CPU1_MD_SY/2788     enddo
21-228-13:45:09.858 00 SCX_CPU1_MD_SY/2766     for i = 2 to 15 do
21-228-13:45:09.858 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:09.858 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:09.858 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:09.858 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:09.858 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:09.858 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:09.858 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:09.858 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:09.859 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:09.859 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:09.859 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:09.859 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:09.859 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:09.859 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:09.859 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:09.859 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:09.859 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:09.859 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:09.859 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:09.859 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:09.859 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:09.860 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:09.860 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:09.860 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:09.860 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:09.860 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:09.860 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:09.860 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:09.860 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:09.860 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:09.861 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:09.861 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:09.861 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:09.861 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:09.861 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:09.861 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:09.861 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:09.861 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:09.861 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:09.861 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:09.861 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:09.861 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:09.862 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:09.862 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:09.862 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:09.862 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:09.862 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:09.862 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:09.862 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:09.863 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:09.863 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:09.863 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:09.863 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:09.863 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:09.863 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:09.863 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:09.863 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:09.863 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:09.863 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:09.863 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:09.863 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:09.863 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:09.864 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:09.864 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:09.864 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:09.864 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:09.864 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:09.864 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:09.864 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:09.864 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:09.864 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:09.864 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:09.864 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:09.864 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:09.865 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:09.865 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:09.865 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:09.865 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:09.865 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:09.865 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:09.865 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:09.865 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:09.865 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:09.865 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:09.865 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:09.866 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:09.866 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:09.866 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:09.866 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:10.217 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:10.217 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:10.217 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:10.218 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:10.218 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:10.218 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:10.218 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:10.218 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:10.218 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:10.218 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:10.218 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:10.218 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:10.218 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:10.218 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:10.218 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:10.218 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:10.219 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:10.219 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:10.219 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:10.219 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:10.219 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:10.219 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:10.219 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:10.220 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:10.220 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:10.220 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:10.220 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:10.220 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:10.220 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:10.220 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:10.220 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:10.220 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:10.220 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:10.221 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:10.221 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:10.221 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:10.221 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:10.221 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:10.221 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:10.221 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:10.221 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:10.221 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:10.221 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:10.221 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:10.222 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:10.222 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:10.222 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:10.222 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:10.222 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:10.222 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:10.222 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:10.222 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:10.223 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:10.223 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:10.223 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:10.223 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:10.223 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:10.223 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:10.223 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:10.223 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:10.223 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:10.223 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:10.223 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:10.223 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:10.223 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:10.224 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:10.224 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:10.224 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:10.224 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:10.224 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:10.224 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:10.224 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:10.224 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:10.224 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:10.225 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:10.225 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:10.225 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:10.225 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:10.225 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:10.225 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:10.225 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:10.225 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:10.225 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:10.225 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:10.225 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:10.225 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:10.226 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:10.226 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:10.226 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:10.226 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:10.226 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:10.226 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:10.226 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:10.226 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:10.226 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:10.226 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:10.226 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:10.226 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:10.226 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:10.227 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:10.227 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:10.227 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:10.227 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:10.227 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:10.227 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:10.227 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:10.227 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:10.227 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:10.228 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:10.228 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:10.228 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:10.228 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:10.228 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:10.228 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:10.228 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:10.228 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:10.228 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:10.228 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:10.228 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:10.228 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:10.228 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:10.229 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:10.229 00 SCX_CPU1_MD_SY/2784       if (dwelldata[i,31] <> 0) or (dwelldata[i,32] <> 0) or (dwelldata[i,33] <> 0) or (dwelldata[i,34] <> 0) then
21-228-13:45:10.229 00 SCX_CPU1_MD_SY/2787       endif
21-228-13:45:10.229 00 SCX_CPU1_MD_SY/2788     enddo
21-228-13:45:10.230 00 SCX_CPU1_MD_SY/2766     for i = 2 to 15 do
21-228-13:45:10.230 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:10.230 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:10.230 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:10.230 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:10.231 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:10.231 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:10.231 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:10.232 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:10.232 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:10.232 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:10.232 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:10.232 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:10.232 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:10.232 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:10.233 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:10.233 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:10.233 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:10.233 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:10.233 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:10.233 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:10.233 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:10.234 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:10.234 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:10.234 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:10.234 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:10.234 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:10.234 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:10.234 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:10.234 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:10.234 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:10.234 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:10.234 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:10.235 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:10.235 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:10.235 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:10.235 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:10.235 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:10.235 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:10.235 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:10.235 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:10.235 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:10.235 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:10.236 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:10.236 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:10.236 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:10.236 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:10.236 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:10.236 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:10.236 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:10.236 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:10.236 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:10.237 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:10.237 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:10.237 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:10.237 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:10.237 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:10.237 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:10.237 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:10.237 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:10.237 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:10.238 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:10.238 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:10.238 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:10.238 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:10.238 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:10.238 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:10.238 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:10.238 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:10.238 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:10.238 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:10.239 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:10.239 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:10.239 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:10.239 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:10.239 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:10.239 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:10.239 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:10.239 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:10.239 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:10.240 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:10.240 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:10.240 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:10.240 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:10.240 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:10.240 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:10.240 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:10.240 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:10.240 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:10.240 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:10.240 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:10.240 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:10.240 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:10.241 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:10.241 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:10.241 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:10.241 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:10.241 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:10.241 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:10.241 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:10.241 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:10.241 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:10.241 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:10.241 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:10.241 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:10.241 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:10.242 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:10.242 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:10.242 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:10.242 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:10.242 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:10.242 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:10.242 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:10.242 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:10.242 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:10.243 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:10.243 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:10.243 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:10.243 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:10.243 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:10.595 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:10.595 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:10.595 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:10.595 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:10.595 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:10.595 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:10.595 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:10.595 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:10.595 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:10.595 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:10.595 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:10.595 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:10.595 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:10.595 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:10.596 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:10.596 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:10.596 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:10.596 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:10.596 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:10.596 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:10.596 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:10.596 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:10.596 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:10.597 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:10.597 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:10.597 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:10.597 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:10.597 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:10.597 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:10.597 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:10.597 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:10.597 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:10.597 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:10.597 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:10.597 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:10.598 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:10.598 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:10.598 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:10.598 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:10.598 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:10.598 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:10.598 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:10.598 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:10.599 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:10.599 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:10.599 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:10.599 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:10.599 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:10.599 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:10.599 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:10.599 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:10.599 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:10.599 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:10.600 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:10.600 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:10.600 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:10.600 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:10.600 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:10.600 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:10.600 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:10.600 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:10.600 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:10.600 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:10.601 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:10.601 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:10.601 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:10.601 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:10.601 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:10.601 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:10.601 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:10.602 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:10.602 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:10.602 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:10.602 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:10.602 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:10.602 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:10.602 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:10.602 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:10.602 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:10.603 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:10.603 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:10.603 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:10.603 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:10.603 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:10.603 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:10.603 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:10.604 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:10.604 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:10.604 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:10.604 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:10.604 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:10.604 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:10.604 00 SCX_CPU1_MD_SY/2784       if (dwelldata[i,31] <> 0) or (dwelldata[i,32] <> 0) or (dwelldata[i,33] <> 0) or (dwelldata[i,34] <> 0) then
21-228-13:45:10.604 00 SCX_CPU1_MD_SY/2787       endif
21-228-13:45:10.604 00 SCX_CPU1_MD_SY/2788     enddo
21-228-13:45:10.605 00 SCX_CPU1_MD_SY/2766     for i = 2 to 15 do
21-228-13:45:10.605 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:10.605 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:10.605 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:10.605 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:10.605 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:10.605 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:10.605 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:10.605 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:10.605 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:10.605 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:10.605 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:10.606 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:10.606 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:10.606 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:10.606 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:10.606 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:10.606 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:10.606 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:10.606 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:10.606 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:10.606 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:10.606 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:10.606 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:10.607 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:10.607 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:10.607 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:10.607 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:10.607 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:10.607 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:10.607 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:10.607 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:10.607 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:10.607 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:10.607 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:10.607 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:10.607 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:10.608 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:10.608 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:10.608 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:10.608 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:10.608 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:10.608 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:10.608 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:10.608 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:10.608 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:10.608 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:10.608 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:10.608 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:10.608 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:10.609 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:10.609 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:10.609 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:10.609 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:10.609 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:10.609 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:10.609 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:10.609 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:10.609 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:10.609 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:10.609 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:10.609 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:10.609 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:10.609 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:10.610 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:10.610 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:10.610 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:10.610 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:10.610 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:10.610 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:10.610 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:10.610 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:10.610 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:10.610 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:10.610 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:10.611 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:10.611 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:10.611 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:10.611 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:10.611 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:10.611 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:10.611 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:10.611 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:10.611 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:10.611 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:10.611 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:10.611 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:10.612 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:10.612 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:10.612 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:10.612 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:10.612 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:10.612 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:10.612 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:10.612 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:10.612 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:10.612 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:10.612 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:10.612 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:10.612 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:10.613 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:10.613 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:10.613 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:10.613 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:10.613 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:10.613 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:10.613 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:10.613 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:10.613 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:10.613 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:10.613 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:10.614 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:10.614 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:10.614 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:10.614 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:10.614 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:10.614 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:10.614 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:10.614 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:10.614 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:10.615 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:10.615 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:10.615 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:10.615 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:10.615 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:10.615 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:10.615 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:10.615 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:10.615 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:10.615 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:10.616 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:10.616 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:10.616 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:10.616 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:10.616 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:10.616 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:10.616 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:10.616 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:10.616 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:10.616 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:10.616 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:10.617 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:10.617 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:10.617 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:10.617 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:10.617 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:10.617 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:10.617 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:10.617 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:10.617 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:10.617 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:10.617 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:10.617 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:10.975 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:10.975 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:10.975 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:10.975 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:10.976 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:10.976 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:10.976 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:10.976 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:10.976 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:10.976 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:10.976 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:10.976 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:10.976 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:10.976 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:10.976 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:10.977 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:10.977 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:10.977 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:10.977 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:10.977 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:10.977 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:10.977 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:10.977 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:10.977 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:10.978 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:10.978 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:10.978 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:10.978 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:10.978 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:10.978 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:10.978 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:10.978 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:10.978 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:10.978 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:10.978 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:10.978 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:10.978 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:10.979 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:10.979 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:10.979 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:10.979 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:10.979 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:10.979 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:10.979 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:10.980 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:10.980 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:10.980 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:10.980 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:10.980 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:10.980 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:10.980 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:10.980 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:10.980 00 SCX_CPU1_MD_SY/2768         if (dwelldata[i-1,j] >= 252) then
21-228-13:45:10.980 00 SCX_CPU1_MD_SY/2775         else
21-228-13:45:10.980 00 SCX_CPU1_MD_SY/2776           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:45:10.981 00 SCX_CPU1_MD_SY/2781           endif
21-228-13:45:10.981 00 SCX_CPU1_MD_SY/2782         endif
21-228-13:45:10.981 00 SCX_CPU1_MD_SY/2783       enddo
21-228-13:45:10.981 00 SCX_CPU1_MD_SY/2767       for j = 1 to 30 do
21-228-13:45:10.981 00 SCX_CPU1_MD_SY/2784       if (dwelldata[i,31] <> 0) or (dwelldata[i,32] <> 0) or (dwelldata[i,33] <> 0) or (dwelldata[i,34] <> 0) then
21-228-13:45:10.981 00 SCX_CPU1_MD_SY/2787       endif
21-228-13:45:10.981 00 SCX_CPU1_MD_SY/2788     enddo
21-228-13:45:10.982 00 SCX_CPU1_MD_SY/2766     for i = 2 to 15 do
21-228-13:45:10.982 00 SCX_CPU1_MD_SY/2789     
21-228-13:45:10.982 00 SCX_CPU1_MD_SY/2790     if (passed = 1) then
21-228-13:45:10.982 00 SCX_CPU1_MD_SY/2791       write "<*> Passed (3000;3000.1;3001) - Data was as expected and received at the correct rate."
21-228-13:45:10.982 00     SPR-I:OPRO         <*> Passed (3000;3000.1;3001) - Data was as expected and received at the correct rate.
21-228-13:45:10.982 00 SCX_CPU1_MD_SY/2792       ut_setrequirements MD_3000, "P"
21-228-13:45:10.983 00 SCX_CPU1_MD_SY/2793       ut_setrequirements MD_3000_1, "P"
21-228-13:45:10.985 00 SCX_CPU1_MD_SY/2794       ut_setrequirements MD_3001, "P"
21-228-13:45:10.986 00 SCX_CPU1_MD_SY/2800     endif
21-228-13:45:10.986 00 SCX_CPU1_MD_SY/2801     
21-228-13:45:10.986 00 SCX_CPU1_MD_SY/2802     wait 5
21-228-13:45:10.986 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-228-13:45:15.989 00 SCX_CPU1_MD_SY/2803     
21-228-13:45:15.989 00 SCX_CPU1_MD_SY/2804     write ";********************************************************************"
21-228-13:45:15.989 00     SPR-I:OPRO         ;********************************************************************
21-228-13:45:15.990 00 SCX_CPU1_MD_SY/2805     write ";  Table 2: Verify that memory dwell messages are received at"
21-228-13:45:15.990 00     SPR-I:OPRO         ;  Table 2: Verify that memory dwell messages are received at
21-228-13:45:15.990 00 SCX_CPU1_MD_SY/2806     write ";  the proper rate and contain only one entry each"
21-228-13:45:15.990 00     SPR-I:OPRO         ;  the proper rate and contain only one entry each
21-228-13:45:15.990 00 SCX_CPU1_MD_SY/2807     write ";********************************************************************"
21-228-13:45:15.990 00     SPR-I:OPRO         ;********************************************************************
21-228-13:45:15.990 00 SCX_CPU1_MD_SY/2809     local logging = %liv (log_procedure)
21-228-13:45:15.991 00 SCX_CPU1_MD_SY/2810     %liv (log_procedure) = FALSE
21-228-13:45:15.991 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:16.242 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:16.493 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:16.744 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:16.995 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:17.246 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:17.497 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:17.747 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:17.999 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:18.249 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:18.500 00 SCX_CPU1_MD_SY/2821     
21-228-13:45:18.500 00 SCX_CPU1_MD_SY/2822     ; Verify table id of the packet
21-228-13:45:18.500 00 SCX_CPU1_MD_SY/2823     IF (SCX_CPU1_MD_DwlPkt2TableId = 2) THEN
21-228-13:45:18.501 00 SCX_CPU1_MD_SY/2824       write "<*> Passed (3001) - Dwell packet contains ID for table 2"
21-228-13:45:18.501 00     SPR-I:OPRO         <*> Passed (3001) - Dwell packet contains ID for table 2
21-228-13:45:18.501 00 SCX_CPU1_MD_SY/2825       ut_setrequirements MD_3001, "P"
21-228-13:45:18.504 00 SCX_CPU1_MD_SY/2829     endif
21-228-13:45:18.504 00 SCX_CPU1_MD_SY/2830     
21-228-13:45:18.504 00 SCX_CPU1_MD_SY/2831     ; Verify number of addresses of the packet
21-228-13:45:18.505 00 SCX_CPU1_MD_SY/2832     IF (SCX_CPU1_MD_DwlPkt2NumAddresses = 2) THEN
21-228-13:45:18.505 00 SCX_CPU1_MD_SY/2833       write "<*> Passed (3001) - Dwell packet for table 2 has correct number of addresses"
21-228-13:45:18.505 00     SPR-I:OPRO         <*> Passed (3001) - Dwell packet for table 2 has correct number of addresses
21-228-13:45:18.505 00 SCX_CPU1_MD_SY/2834       ut_setrequirements MD_3001, "P"
21-228-13:45:18.509 00 SCX_CPU1_MD_SY/2838     endif
21-228-13:45:18.509 00 SCX_CPU1_MD_SY/2839     
21-228-13:45:18.509 00 SCX_CPU1_MD_SY/2840     ; Verify number of bytes of data of the packet
21-228-13:45:18.509 00 SCX_CPU1_MD_SY/2841     IF (scx_cpu1_MD_DwlPkt2PktDataSize = 6) THEN
21-228-13:45:18.509 00 SCX_CPU1_MD_SY/2842       write "<*> Passed (3001) - Dwell packet for table 2 has correct data size"
21-228-13:45:18.510 00     SPR-I:OPRO         <*> Passed (3001) - Dwell packet for table 2 has correct data size
21-228-13:45:18.510 00 SCX_CPU1_MD_SY/2843       ut_setrequirements MD_3001, "P"
21-228-13:45:18.513 00 SCX_CPU1_MD_SY/2847     endif
21-228-13:45:18.514 00 SCX_CPU1_MD_SY/2848     
21-228-13:45:18.514 00 SCX_CPU1_MD_SY/2849     ; Verify rate of the packet
21-228-13:45:18.554 00 SCX_CPU1_MD_SY/2850     IF (scx_cpu1_MD_DwlPkt2Rate = 4) THEN
21-228-13:45:18.554 00 SCX_CPU1_MD_SY/2851       write "<*> Passed (3001) - Dwell packet for table 2 has correct data rate"
21-228-13:45:18.554 00     SPR-I:OPRO         <*> Passed (3001) - Dwell packet for table 2 has correct data rate
21-228-13:45:18.554 00 SCX_CPU1_MD_SY/2852       ut_setrequirements MD_3001, "P"
21-228-13:45:18.555 00 SCX_CPU1_MD_SY/2856     endif
21-228-13:45:18.555 00 SCX_CPU1_MD_SY/2857     
21-228-13:45:18.555 00 SCX_CPU1_MD_SY/2859     local logging = %liv (log_procedure)
21-228-13:45:18.556 00 SCX_CPU1_MD_SY/2860     %liv (log_procedure) = FALSE
21-228-13:45:18.577 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:18.828 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:19.078 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:19.329 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:19.580 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:19.831 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:20.082 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:20.333 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:20.584 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:20.835 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:21.086 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:21.337 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:21.588 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:21.839 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:22.090 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:22.341 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:22.598 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:22.849 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:23.100 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:23.351 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:23.601 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:23.852 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:24.103 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:24.354 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:24.605 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:24.856 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:25.107 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:25.358 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:25.609 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:25.860 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:26.111 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:26.362 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:26.619 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:26.870 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:27.120 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:27.371 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:27.622 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:27.873 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:28.124 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:28.375 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:28.626 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:28.877 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:29.128 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:29.378 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:29.629 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:29.880 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:30.131 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:30.382 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:30.640 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:30.891 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:31.142 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:31.392 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:31.643 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:31.894 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:32.145 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:32.395 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:32.646 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:32.897 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:33.148 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:33.398 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:33.649 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:33.900 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:34.151 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:34.402 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:34.660 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:34.911 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:35.162 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:35.412 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:35.663 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:35.915 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:36.166 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:36.416 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:36.667 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:36.918 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:37.169 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:37.419 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:37.670 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:37.921 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:38.172 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:38.423 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:38.681 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:38.932 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:39.183 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:39.434 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:39.685 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:39.936 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:40.187 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:40.437 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:40.688 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:40.939 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:41.190 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:41.440 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:41.691 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:41.942 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:42.193 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:42.444 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:42.702 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:42.953 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:43.204 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:43.454 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:43.705 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:43.956 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:44.207 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:44.458 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:44.709 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:44.960 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:45.211 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:45.462 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:45.713 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:45.964 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:46.215 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:46.472 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:46.723 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:46.974 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:47.225 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:47.476 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:47.727 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:47.978 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:48.229 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:48.480 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:48.731 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:48.982 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:49.233 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:49.484 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:49.735 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:49.986 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:50.237 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:50.495 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:50.746 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:50.997 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:51.248 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:51.499 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:51.750 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:52.001 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:52.252 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:52.503 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:52.753 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:53.004 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:53.255 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:53.506 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:53.757 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:54.008 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:54.259 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:54.517 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:54.767 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:55.018 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:55.269 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:55.520 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:55.771 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:56.022 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:56.273 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:56.524 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:56.774 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:57.025 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:57.276 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:57.527 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:57.778 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:58.029 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:58.279 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:58.537 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:58.787 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:59.038 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:59.289 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:59.540 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:45:59.790 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:00.041 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:00.292 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:00.542 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:00.793 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:01.044 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:01.294 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:01.545 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:01.796 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:02.047 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:02.297 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:02.554 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:02.805 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:03.056 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:03.306 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:03.557 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:03.808 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:04.058 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:04.309 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:04.560 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:04.811 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:05.062 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:05.312 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:05.563 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:05.814 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:06.064 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:06.315 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:06.572 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:06.823 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:07.074 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:07.324 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:07.575 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:07.826 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:08.077 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:08.328 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:08.579 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:08.829 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:09.080 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:09.331 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:09.582 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:09.832 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:10.083 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:10.334 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:10.592 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:10.843 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:11.094 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:11.344 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:11.595 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:11.846 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:12.097 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:12.347 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:12.598 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:12.849 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:13.100 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:13.351 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:13.602 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:13.853 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:14.104 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:14.355 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:14.613 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:14.864 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:15.114 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:15.365 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:15.616 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:15.867 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:16.118 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:16.369 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:16.620 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:16.871 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:17.122 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:17.373 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:17.624 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:17.875 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:18.126 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:18.377 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:18.634 00 SCX_CPU1_MD_SY/2887     
21-228-13:46:18.634 00 SCX_CPU1_MD_SY/2888     for j = 1 to 10 do
21-228-13:46:18.634 00 SCX_CPU1_MD_SY/2889         write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:46:18.637 00     SPR-I:OPRO         Byte 1; 1:80 2:84 3:88 4:92 5:96 6:100 7:104 8:108 9:112 10:116 11:120 12:124 13:128 14:132 15:136
21-228-13:46:18.637 00 SCX_CPU1_MD_SY/2890     enddo
21-228-13:46:18.638 00 SCX_CPU1_MD_SY/2888     for j = 1 to 10 do
21-228-13:46:18.639 00 SCX_CPU1_MD_SY/2889         write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:46:18.642 00     SPR-I:OPRO         Byte 2; 1:81 2:85 3:89 4:93 5:97 6:101 7:105 8:109 9:113 10:117 11:121 12:125 13:129 14:133 15:137
21-228-13:46:18.642 00 SCX_CPU1_MD_SY/2890     enddo
21-228-13:46:18.644 00 SCX_CPU1_MD_SY/2888     for j = 1 to 10 do
21-228-13:46:18.645 00 SCX_CPU1_MD_SY/2889         write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:46:18.648 00     SPR-I:OPRO         Byte 3; 1:82 2:86 3:90 4:94 5:98 6:102 7:106 8:110 9:114 10:118 11:122 12:126 13:130 14:134 15:138
21-228-13:46:18.648 00 SCX_CPU1_MD_SY/2890     enddo
21-228-13:46:18.651 00 SCX_CPU1_MD_SY/2888     for j = 1 to 10 do
21-228-13:46:18.651 00 SCX_CPU1_MD_SY/2889         write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:46:18.654 00     SPR-I:OPRO         Byte 4; 1:83 2:87 3:91 4:95 5:99 6:103 7:107 8:111 9:115 10:119 11:123 12:127 13:131 14:135 15:139
21-228-13:46:18.654 00 SCX_CPU1_MD_SY/2890     enddo
21-228-13:46:18.655 00 SCX_CPU1_MD_SY/2888     for j = 1 to 10 do
21-228-13:46:18.656 00 SCX_CPU1_MD_SY/2889         write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:46:18.659 00     SPR-I:OPRO         Byte 5; 1:88 2:92 3:96 4:100 5:104 6:108 7:112 8:116 9:120 10:124 11:128 12:132 13:136 14:140 15:144
21-228-13:46:18.659 00 SCX_CPU1_MD_SY/2890     enddo
21-228-13:46:18.660 00 SCX_CPU1_MD_SY/2888     for j = 1 to 10 do
21-228-13:46:18.661 00 SCX_CPU1_MD_SY/2889         write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:46:18.662 00     SPR-I:OPRO         Byte 6; 1:89 2:93 3:97 4:101 5:105 6:109 7:113 8:117 9:121 10:125 11:129 12:133 13:137 14:141 15:145
21-228-13:46:18.662 00 SCX_CPU1_MD_SY/2890     enddo
21-228-13:46:18.663 00 SCX_CPU1_MD_SY/2888     for j = 1 to 10 do
21-228-13:46:18.664 00 SCX_CPU1_MD_SY/2889         write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:46:18.666 00     SPR-I:OPRO         Byte 7; 1:0 2:0 3:0 4:0 5:0 6:0 7:0 8:0 9:0 10:0 11:0 12:0 13:0 14:0 15:0
21-228-13:46:18.666 00 SCX_CPU1_MD_SY/2890     enddo
21-228-13:46:18.667 00 SCX_CPU1_MD_SY/2888     for j = 1 to 10 do
21-228-13:46:18.667 00 SCX_CPU1_MD_SY/2889         write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:46:18.668 00     SPR-I:OPRO         Byte 8; 1:0 2:0 3:0 4:0 5:0 6:0 7:0 8:0 9:0 10:0 11:0 12:0 13:0 14:0 15:0
21-228-13:46:18.668 00 SCX_CPU1_MD_SY/2890     enddo
21-228-13:46:18.669 00 SCX_CPU1_MD_SY/2888     for j = 1 to 10 do
21-228-13:46:18.670 00 SCX_CPU1_MD_SY/2889         write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:46:18.671 00     SPR-I:OPRO         Byte 9; 1:0 2:0 3:0 4:0 5:0 6:0 7:0 8:0 9:0 10:0 11:0 12:0 13:0 14:0 15:0
21-228-13:46:18.671 00 SCX_CPU1_MD_SY/2890     enddo
21-228-13:46:18.672 00 SCX_CPU1_MD_SY/2888     for j = 1 to 10 do
21-228-13:46:18.672 00 SCX_CPU1_MD_SY/2889         write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:46:18.673 00     SPR-I:OPRO         Byte 10; 1:0 2:0 3:0 4:0 5:0 6:0 7:0 8:0 9:0 10:0 11:0 12:0 13:0 14:0 15:0
21-228-13:46:18.673 00 SCX_CPU1_MD_SY/2890     enddo
21-228-13:46:18.674 00 SCX_CPU1_MD_SY/2888     for j = 1 to 10 do
21-228-13:46:18.674 00 SCX_CPU1_MD_SY/2891     
21-228-13:46:18.674 00 SCX_CPU1_MD_SY/2892     ; Check the data - since the delay for this dwell table is 4 and the values
21-228-13:46:18.674 00 SCX_CPU1_MD_SY/2893     ; are incrementing once per second, each collected data point should be 4 more
21-228-13:46:18.674 00 SCX_CPU1_MD_SY/2894     ; than the previous one. The data in bytes 7 through 10 should remain 0
21-228-13:46:18.674 00 SCX_CPU1_MD_SY/2895     ; throughout.
21-228-13:46:18.674 00 SCX_CPU1_MD_SY/2896     passed = 1
21-228-13:46:18.674 00 SCX_CPU1_MD_SY/2897     if (dwelldata[1,7] <> 0) or (dwelldata[1,8] <> 0) or (dwelldata[1,9] <> 0) or (dwelldata[1,10] <> 0) then
21-228-13:46:18.674 00 SCX_CPU1_MD_SY/2900     endif
21-228-13:46:18.675 00 SCX_CPU1_MD_SY/2901     for i = 2 to 15 do
21-228-13:46:18.675 00 SCX_CPU1_MD_SY/2902       for j = 1 to 6 do
21-228-13:46:18.675 00 SCX_CPU1_MD_SY/2903         if (dwelldata[i-1,j] >= 252) then
21-228-13:46:18.675 00 SCX_CPU1_MD_SY/2910         else
21-228-13:46:18.675 00 SCX_CPU1_MD_SY/2911           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:46:18.675 00 SCX_CPU1_MD_SY/2916           endif
21-228-13:46:18.675 00 SCX_CPU1_MD_SY/2917         endif
21-228-13:46:18.675 00 SCX_CPU1_MD_SY/2918       enddo
21-228-13:46:18.676 00 SCX_CPU1_MD_SY/2902       for j = 1 to 6 do
21-228-13:46:18.676 00 SCX_CPU1_MD_SY/2903         if (dwelldata[i-1,j] >= 252) then
21-228-13:46:18.676 00 SCX_CPU1_MD_SY/2910         else
21-228-13:46:18.676 00 SCX_CPU1_MD_SY/2911           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:46:18.676 00 SCX_CPU1_MD_SY/2916           endif
21-228-13:46:18.676 00 SCX_CPU1_MD_SY/2917         endif
21-228-13:46:18.676 00 SCX_CPU1_MD_SY/2918       enddo
21-228-13:46:18.676 00 SCX_CPU1_MD_SY/2902       for j = 1 to 6 do
21-228-13:46:18.676 00 SCX_CPU1_MD_SY/2903         if (dwelldata[i-1,j] >= 252) then
21-228-13:46:18.677 00 SCX_CPU1_MD_SY/2910         else
21-228-13:46:18.677 00 SCX_CPU1_MD_SY/2911           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:46:18.677 00 SCX_CPU1_MD_SY/2916           endif
21-228-13:46:18.677 00 SCX_CPU1_MD_SY/2917         endif
21-228-13:46:18.677 00 SCX_CPU1_MD_SY/2918       enddo
21-228-13:46:18.677 00 SCX_CPU1_MD_SY/2902       for j = 1 to 6 do
21-228-13:46:18.677 00 SCX_CPU1_MD_SY/2903         if (dwelldata[i-1,j] >= 252) then
21-228-13:46:18.677 00 SCX_CPU1_MD_SY/2910         else
21-228-13:46:18.678 00 SCX_CPU1_MD_SY/2911           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:46:18.678 00 SCX_CPU1_MD_SY/2916           endif
21-228-13:46:18.678 00 SCX_CPU1_MD_SY/2917         endif
21-228-13:46:18.678 00 SCX_CPU1_MD_SY/2918       enddo
21-228-13:46:18.678 00 SCX_CPU1_MD_SY/2902       for j = 1 to 6 do
21-228-13:46:18.678 00 SCX_CPU1_MD_SY/2903         if (dwelldata[i-1,j] >= 252) then
21-228-13:46:18.678 00 SCX_CPU1_MD_SY/2910         else
21-228-13:46:18.678 00 SCX_CPU1_MD_SY/2911           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:46:18.679 00 SCX_CPU1_MD_SY/2916           endif
21-228-13:46:18.679 00 SCX_CPU1_MD_SY/2917         endif
21-228-13:46:18.679 00 SCX_CPU1_MD_SY/2918       enddo
21-228-13:46:18.680 00 SCX_CPU1_MD_SY/2902       for j = 1 to 6 do
21-228-13:46:18.680 00 SCX_CPU1_MD_SY/2903         if (dwelldata[i-1,j] >= 252) then
21-228-13:46:18.680 00 SCX_CPU1_MD_SY/2910         else
21-228-13:46:18.680 00 SCX_CPU1_MD_SY/2911           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:46:18.681 00 SCX_CPU1_MD_SY/2916           endif
21-228-13:46:18.681 00 SCX_CPU1_MD_SY/2917         endif
21-228-13:46:18.681 00 SCX_CPU1_MD_SY/2918       enddo
21-228-13:46:18.681 00 SCX_CPU1_MD_SY/2902       for j = 1 to 6 do
21-228-13:46:18.681 00 SCX_CPU1_MD_SY/2919       if (dwelldata[i,7] <> 0) or (dwelldata[i,8] <> 0) or (dwelldata[i,9] <> 0) or (dwelldata[i,10] <> 0) then
21-228-13:46:18.681 00 SCX_CPU1_MD_SY/2922       endif
21-228-13:46:18.681 00 SCX_CPU1_MD_SY/2923     enddo
21-228-13:46:18.682 00 SCX_CPU1_MD_SY/2901     for i = 2 to 15 do
21-228-13:46:18.682 00 SCX_CPU1_MD_SY/2902       for j = 1 to 6 do
21-228-13:46:18.682 00 SCX_CPU1_MD_SY/2903         if (dwelldata[i-1,j] >= 252) then
21-228-13:46:18.682 00 SCX_CPU1_MD_SY/2910         else
21-228-13:46:18.682 00 SCX_CPU1_MD_SY/2911           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:46:18.682 00 SCX_CPU1_MD_SY/2916           endif
21-228-13:46:18.682 00 SCX_CPU1_MD_SY/2917         endif
21-228-13:46:18.682 00 SCX_CPU1_MD_SY/2918       enddo
21-228-13:46:18.682 00 SCX_CPU1_MD_SY/2902       for j = 1 to 6 do
21-228-13:46:18.683 00 SCX_CPU1_MD_SY/2903         if (dwelldata[i-1,j] >= 252) then
21-228-13:46:18.683 00 SCX_CPU1_MD_SY/2910         else
21-228-13:46:18.683 00 SCX_CPU1_MD_SY/2911           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:46:18.683 00 SCX_CPU1_MD_SY/2916           endif
21-228-13:46:18.683 00 SCX_CPU1_MD_SY/2917         endif
21-228-13:46:18.683 00 SCX_CPU1_MD_SY/2918       enddo
21-228-13:46:18.683 00 SCX_CPU1_MD_SY/2902       for j = 1 to 6 do
21-228-13:46:18.683 00 SCX_CPU1_MD_SY/2903         if (dwelldata[i-1,j] >= 252) then
21-228-13:46:18.683 00 SCX_CPU1_MD_SY/2910         else
21-228-13:46:18.683 00 SCX_CPU1_MD_SY/2911           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:46:18.684 00 SCX_CPU1_MD_SY/2916           endif
21-228-13:46:18.684 00 SCX_CPU1_MD_SY/2917         endif
21-228-13:46:18.684 00 SCX_CPU1_MD_SY/2918       enddo
21-228-13:46:18.684 00 SCX_CPU1_MD_SY/2902       for j = 1 to 6 do
21-228-13:46:18.684 00 SCX_CPU1_MD_SY/2903         if (dwelldata[i-1,j] >= 252) then
21-228-13:46:18.684 00 SCX_CPU1_MD_SY/2910         else
21-228-13:46:18.684 00 SCX_CPU1_MD_SY/2911           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:46:18.684 00 SCX_CPU1_MD_SY/2916           endif
21-228-13:46:18.684 00 SCX_CPU1_MD_SY/2917         endif
21-228-13:46:18.684 00 SCX_CPU1_MD_SY/2918       enddo
21-228-13:46:18.685 00 SCX_CPU1_MD_SY/2902       for j = 1 to 6 do
21-228-13:46:18.685 00 SCX_CPU1_MD_SY/2903         if (dwelldata[i-1,j] >= 252) then
21-228-13:46:18.685 00 SCX_CPU1_MD_SY/2910         else
21-228-13:46:18.685 00 SCX_CPU1_MD_SY/2911           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:46:18.685 00 SCX_CPU1_MD_SY/2916           endif
21-228-13:46:18.685 00 SCX_CPU1_MD_SY/2917         endif
21-228-13:46:18.685 00 SCX_CPU1_MD_SY/2918       enddo
21-228-13:46:18.685 00 SCX_CPU1_MD_SY/2902       for j = 1 to 6 do
21-228-13:46:18.686 00 SCX_CPU1_MD_SY/2903         if (dwelldata[i-1,j] >= 252) then
21-228-13:46:18.686 00 SCX_CPU1_MD_SY/2910         else
21-228-13:46:18.686 00 SCX_CPU1_MD_SY/2911           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:46:18.686 00 SCX_CPU1_MD_SY/2916           endif
21-228-13:46:18.686 00 SCX_CPU1_MD_SY/2917         endif
21-228-13:46:18.686 00 SCX_CPU1_MD_SY/2918       enddo
21-228-13:46:18.686 00 SCX_CPU1_MD_SY/2902       for j = 1 to 6 do
21-228-13:46:18.686 00 SCX_CPU1_MD_SY/2919       if (dwelldata[i,7] <> 0) or (dwelldata[i,8] <> 0) or (dwelldata[i,9] <> 0) or (dwelldata[i,10] <> 0) then
21-228-13:46:18.686 00 SCX_CPU1_MD_SY/2922       endif
21-228-13:46:18.686 00 SCX_CPU1_MD_SY/2923     enddo
21-228-13:46:18.687 00 SCX_CPU1_MD_SY/2901     for i = 2 to 15 do
21-228-13:46:18.687 00 SCX_CPU1_MD_SY/2902       for j = 1 to 6 do
21-228-13:46:18.687 00 SCX_CPU1_MD_SY/2903         if (dwelldata[i-1,j] >= 252) then
21-228-13:46:18.687 00 SCX_CPU1_MD_SY/2910         else
21-228-13:46:18.687 00 SCX_CPU1_MD_SY/2911           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:46:18.687 00 SCX_CPU1_MD_SY/2916           endif
21-228-13:46:18.687 00 SCX_CPU1_MD_SY/2917         endif
21-228-13:46:18.687 00 SCX_CPU1_MD_SY/2918       enddo
21-228-13:46:18.687 00 SCX_CPU1_MD_SY/2902       for j = 1 to 6 do
21-228-13:46:18.687 00 SCX_CPU1_MD_SY/2903         if (dwelldata[i-1,j] >= 252) then
21-228-13:46:18.687 00 SCX_CPU1_MD_SY/2910         else
21-228-13:46:18.687 00 SCX_CPU1_MD_SY/2911           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:46:18.688 00 SCX_CPU1_MD_SY/2916           endif
21-228-13:46:18.688 00 SCX_CPU1_MD_SY/2917         endif
21-228-13:46:18.688 00 SCX_CPU1_MD_SY/2918       enddo
21-228-13:46:18.688 00 SCX_CPU1_MD_SY/2902       for j = 1 to 6 do
21-228-13:46:18.688 00 SCX_CPU1_MD_SY/2903         if (dwelldata[i-1,j] >= 252) then
21-228-13:46:18.688 00 SCX_CPU1_MD_SY/2910         else
21-228-13:46:18.688 00 SCX_CPU1_MD_SY/2911           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:46:18.688 00 SCX_CPU1_MD_SY/2916           endif
21-228-13:46:18.688 00 SCX_CPU1_MD_SY/2917         endif
21-228-13:46:18.688 00 SCX_CPU1_MD_SY/2918       enddo
21-228-13:46:18.689 00 SCX_CPU1_MD_SY/2902       for j = 1 to 6 do
21-228-13:46:18.689 00 SCX_CPU1_MD_SY/2903         if (dwelldata[i-1,j] >= 252) then
21-228-13:46:18.689 00 SCX_CPU1_MD_SY/2910         else
21-228-13:46:18.689 00 SCX_CPU1_MD_SY/2911           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:46:18.689 00 SCX_CPU1_MD_SY/2916           endif
21-228-13:46:18.689 00 SCX_CPU1_MD_SY/2917         endif
21-228-13:46:18.689 00 SCX_CPU1_MD_SY/2918       enddo
21-228-13:46:18.689 00 SCX_CPU1_MD_SY/2902       for j = 1 to 6 do
21-228-13:46:18.689 00 SCX_CPU1_MD_SY/2903         if (dwelldata[i-1,j] >= 252) then
21-228-13:46:18.689 00 SCX_CPU1_MD_SY/2910         else
21-228-13:46:18.689 00 SCX_CPU1_MD_SY/2911           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:46:18.690 00 SCX_CPU1_MD_SY/2916           endif
21-228-13:46:18.690 00 SCX_CPU1_MD_SY/2917         endif
21-228-13:46:18.690 00 SCX_CPU1_MD_SY/2918       enddo
21-228-13:46:18.690 00 SCX_CPU1_MD_SY/2902       for j = 1 to 6 do
21-228-13:46:18.690 00 SCX_CPU1_MD_SY/2903         if (dwelldata[i-1,j] >= 252) then
21-228-13:46:18.690 00 SCX_CPU1_MD_SY/2910         else
21-228-13:46:18.690 00 SCX_CPU1_MD_SY/2911           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:46:18.690 00 SCX_CPU1_MD_SY/2916           endif
21-228-13:46:18.690 00 SCX_CPU1_MD_SY/2917         endif
21-228-13:46:18.690 00 SCX_CPU1_MD_SY/2918       enddo
21-228-13:46:18.691 00 SCX_CPU1_MD_SY/2902       for j = 1 to 6 do
21-228-13:46:18.691 00 SCX_CPU1_MD_SY/2919       if (dwelldata[i,7] <> 0) or (dwelldata[i,8] <> 0) or (dwelldata[i,9] <> 0) or (dwelldata[i,10] <> 0) then
21-228-13:46:18.694 00 SCX_CPU1_MD_SY/2922       endif
21-228-13:46:18.694 00 SCX_CPU1_MD_SY/2923     enddo
21-228-13:46:18.695 00 SCX_CPU1_MD_SY/2901     for i = 2 to 15 do
21-228-13:46:18.695 00 SCX_CPU1_MD_SY/2902       for j = 1 to 6 do
21-228-13:46:18.695 00 SCX_CPU1_MD_SY/2903         if (dwelldata[i-1,j] >= 252) then
21-228-13:46:18.695 00 SCX_CPU1_MD_SY/2910         else
21-228-13:46:18.695 00 SCX_CPU1_MD_SY/2911           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:46:18.695 00 SCX_CPU1_MD_SY/2916           endif
21-228-13:46:18.695 00 SCX_CPU1_MD_SY/2917         endif
21-228-13:46:18.695 00 SCX_CPU1_MD_SY/2918       enddo
21-228-13:46:18.695 00 SCX_CPU1_MD_SY/2902       for j = 1 to 6 do
21-228-13:46:18.696 00 SCX_CPU1_MD_SY/2903         if (dwelldata[i-1,j] >= 252) then
21-228-13:46:18.696 00 SCX_CPU1_MD_SY/2910         else
21-228-13:46:18.696 00 SCX_CPU1_MD_SY/2911           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:46:18.696 00 SCX_CPU1_MD_SY/2916           endif
21-228-13:46:18.696 00 SCX_CPU1_MD_SY/2917         endif
21-228-13:46:18.696 00 SCX_CPU1_MD_SY/2918       enddo
21-228-13:46:18.696 00 SCX_CPU1_MD_SY/2902       for j = 1 to 6 do
21-228-13:46:18.696 00 SCX_CPU1_MD_SY/2903         if (dwelldata[i-1,j] >= 252) then
21-228-13:46:18.696 00 SCX_CPU1_MD_SY/2910         else
21-228-13:46:18.696 00 SCX_CPU1_MD_SY/2911           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:46:18.696 00 SCX_CPU1_MD_SY/2916           endif
21-228-13:46:18.696 00 SCX_CPU1_MD_SY/2917         endif
21-228-13:46:18.696 00 SCX_CPU1_MD_SY/2918       enddo
21-228-13:46:18.697 00 SCX_CPU1_MD_SY/2902       for j = 1 to 6 do
21-228-13:46:18.697 00 SCX_CPU1_MD_SY/2903         if (dwelldata[i-1,j] >= 252) then
21-228-13:46:18.697 00 SCX_CPU1_MD_SY/2910         else
21-228-13:46:18.697 00 SCX_CPU1_MD_SY/2911           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:46:18.697 00 SCX_CPU1_MD_SY/2916           endif
21-228-13:46:18.697 00 SCX_CPU1_MD_SY/2917         endif
21-228-13:46:18.697 00 SCX_CPU1_MD_SY/2918       enddo
21-228-13:46:18.697 00 SCX_CPU1_MD_SY/2902       for j = 1 to 6 do
21-228-13:46:18.697 00 SCX_CPU1_MD_SY/2903         if (dwelldata[i-1,j] >= 252) then
21-228-13:46:18.697 00 SCX_CPU1_MD_SY/2910         else
21-228-13:46:18.697 00 SCX_CPU1_MD_SY/2911           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:46:18.697 00 SCX_CPU1_MD_SY/2916           endif
21-228-13:46:18.697 00 SCX_CPU1_MD_SY/2917         endif
21-228-13:46:18.697 00 SCX_CPU1_MD_SY/2918       enddo
21-228-13:46:18.698 00 SCX_CPU1_MD_SY/2902       for j = 1 to 6 do
21-228-13:46:18.698 00 SCX_CPU1_MD_SY/2903         if (dwelldata[i-1,j] >= 252) then
21-228-13:46:18.698 00 SCX_CPU1_MD_SY/2910         else
21-228-13:46:18.698 00 SCX_CPU1_MD_SY/2911           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:46:18.698 00 SCX_CPU1_MD_SY/2916           endif
21-228-13:46:18.698 00 SCX_CPU1_MD_SY/2917         endif
21-228-13:46:18.698 00 SCX_CPU1_MD_SY/2918       enddo
21-228-13:46:18.698 00 SCX_CPU1_MD_SY/2902       for j = 1 to 6 do
21-228-13:46:18.698 00 SCX_CPU1_MD_SY/2919       if (dwelldata[i,7] <> 0) or (dwelldata[i,8] <> 0) or (dwelldata[i,9] <> 0) or (dwelldata[i,10] <> 0) then
21-228-13:46:18.699 00 SCX_CPU1_MD_SY/2922       endif
21-228-13:46:18.699 00 SCX_CPU1_MD_SY/2923     enddo
21-228-13:46:18.699 00 SCX_CPU1_MD_SY/2901     for i = 2 to 15 do
21-228-13:46:18.699 00 SCX_CPU1_MD_SY/2902       for j = 1 to 6 do
21-228-13:46:18.699 00 SCX_CPU1_MD_SY/2903         if (dwelldata[i-1,j] >= 252) then
21-228-13:46:18.699 00 SCX_CPU1_MD_SY/2910         else
21-228-13:46:18.699 00 SCX_CPU1_MD_SY/2911           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:46:18.699 00 SCX_CPU1_MD_SY/2916           endif
21-228-13:46:18.699 00 SCX_CPU1_MD_SY/2917         endif
21-228-13:46:18.699 00 SCX_CPU1_MD_SY/2918       enddo
21-228-13:46:18.700 00 SCX_CPU1_MD_SY/2902       for j = 1 to 6 do
21-228-13:46:18.700 00 SCX_CPU1_MD_SY/2903         if (dwelldata[i-1,j] >= 252) then
21-228-13:46:18.700 00 SCX_CPU1_MD_SY/2910         else
21-228-13:46:18.700 00 SCX_CPU1_MD_SY/2911           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:46:18.700 00 SCX_CPU1_MD_SY/2916           endif
21-228-13:46:18.700 00 SCX_CPU1_MD_SY/2917         endif
21-228-13:46:18.700 00 SCX_CPU1_MD_SY/2918       enddo
21-228-13:46:18.700 00 SCX_CPU1_MD_SY/2902       for j = 1 to 6 do
21-228-13:46:18.700 00 SCX_CPU1_MD_SY/2903         if (dwelldata[i-1,j] >= 252) then
21-228-13:46:18.700 00 SCX_CPU1_MD_SY/2910         else
21-228-13:46:18.700 00 SCX_CPU1_MD_SY/2911           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:46:18.700 00 SCX_CPU1_MD_SY/2916           endif
21-228-13:46:18.700 00 SCX_CPU1_MD_SY/2917         endif
21-228-13:46:18.701 00 SCX_CPU1_MD_SY/2918       enddo
21-228-13:46:18.701 00 SCX_CPU1_MD_SY/2902       for j = 1 to 6 do
21-228-13:46:18.701 00 SCX_CPU1_MD_SY/2903         if (dwelldata[i-1,j] >= 252) then
21-228-13:46:18.701 00 SCX_CPU1_MD_SY/2910         else
21-228-13:46:18.701 00 SCX_CPU1_MD_SY/2911           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:46:18.701 00 SCX_CPU1_MD_SY/2916           endif
21-228-13:46:18.701 00 SCX_CPU1_MD_SY/2917         endif
21-228-13:46:18.701 00 SCX_CPU1_MD_SY/2918       enddo
21-228-13:46:18.702 00 SCX_CPU1_MD_SY/2902       for j = 1 to 6 do
21-228-13:46:18.702 00 SCX_CPU1_MD_SY/2903         if (dwelldata[i-1,j] >= 252) then
21-228-13:46:18.702 00 SCX_CPU1_MD_SY/2910         else
21-228-13:46:18.702 00 SCX_CPU1_MD_SY/2911           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:46:18.702 00 SCX_CPU1_MD_SY/2916           endif
21-228-13:46:18.702 00 SCX_CPU1_MD_SY/2917         endif
21-228-13:46:18.702 00 SCX_CPU1_MD_SY/2918       enddo
21-228-13:46:18.702 00 SCX_CPU1_MD_SY/2902       for j = 1 to 6 do
21-228-13:46:18.703 00 SCX_CPU1_MD_SY/2903         if (dwelldata[i-1,j] >= 252) then
21-228-13:46:18.703 00 SCX_CPU1_MD_SY/2910         else
21-228-13:46:18.703 00 SCX_CPU1_MD_SY/2911           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:46:18.703 00 SCX_CPU1_MD_SY/2916           endif
21-228-13:46:18.703 00 SCX_CPU1_MD_SY/2917         endif
21-228-13:46:18.703 00 SCX_CPU1_MD_SY/2918       enddo
21-228-13:46:18.703 00 SCX_CPU1_MD_SY/2902       for j = 1 to 6 do
21-228-13:46:18.703 00 SCX_CPU1_MD_SY/2919       if (dwelldata[i,7] <> 0) or (dwelldata[i,8] <> 0) or (dwelldata[i,9] <> 0) or (dwelldata[i,10] <> 0) then
21-228-13:46:18.704 00 SCX_CPU1_MD_SY/2922       endif
21-228-13:46:18.704 00 SCX_CPU1_MD_SY/2923     enddo
21-228-13:46:18.704 00 SCX_CPU1_MD_SY/2901     for i = 2 to 15 do
21-228-13:46:18.704 00 SCX_CPU1_MD_SY/2902       for j = 1 to 6 do
21-228-13:46:18.704 00 SCX_CPU1_MD_SY/2903         if (dwelldata[i-1,j] >= 252) then
21-228-13:46:18.704 00 SCX_CPU1_MD_SY/2910         else
21-228-13:46:18.704 00 SCX_CPU1_MD_SY/2911           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:46:18.704 00 SCX_CPU1_MD_SY/2916           endif
21-228-13:46:18.704 00 SCX_CPU1_MD_SY/2917         endif
21-228-13:46:18.704 00 SCX_CPU1_MD_SY/2918       enddo
21-228-13:46:18.705 00 SCX_CPU1_MD_SY/2902       for j = 1 to 6 do
21-228-13:46:18.705 00 SCX_CPU1_MD_SY/2903         if (dwelldata[i-1,j] >= 252) then
21-228-13:46:18.705 00 SCX_CPU1_MD_SY/2910         else
21-228-13:46:18.705 00 SCX_CPU1_MD_SY/2911           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:46:18.705 00 SCX_CPU1_MD_SY/2916           endif
21-228-13:46:18.705 00 SCX_CPU1_MD_SY/2917         endif
21-228-13:46:18.705 00 SCX_CPU1_MD_SY/2918       enddo
21-228-13:46:18.705 00 SCX_CPU1_MD_SY/2902       for j = 1 to 6 do
21-228-13:46:18.705 00 SCX_CPU1_MD_SY/2903         if (dwelldata[i-1,j] >= 252) then
21-228-13:46:18.705 00 SCX_CPU1_MD_SY/2910         else
21-228-13:46:18.705 00 SCX_CPU1_MD_SY/2911           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:46:18.706 00 SCX_CPU1_MD_SY/2916           endif
21-228-13:46:18.706 00 SCX_CPU1_MD_SY/2917         endif
21-228-13:46:18.706 00 SCX_CPU1_MD_SY/2918       enddo
21-228-13:46:18.706 00 SCX_CPU1_MD_SY/2902       for j = 1 to 6 do
21-228-13:46:18.706 00 SCX_CPU1_MD_SY/2903         if (dwelldata[i-1,j] >= 252) then
21-228-13:46:18.706 00 SCX_CPU1_MD_SY/2910         else
21-228-13:46:18.706 00 SCX_CPU1_MD_SY/2911           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:46:18.706 00 SCX_CPU1_MD_SY/2916           endif
21-228-13:46:18.706 00 SCX_CPU1_MD_SY/2917         endif
21-228-13:46:18.706 00 SCX_CPU1_MD_SY/2918       enddo
21-228-13:46:18.706 00 SCX_CPU1_MD_SY/2902       for j = 1 to 6 do
21-228-13:46:18.706 00 SCX_CPU1_MD_SY/2903         if (dwelldata[i-1,j] >= 252) then
21-228-13:46:18.707 00 SCX_CPU1_MD_SY/2910         else
21-228-13:46:18.707 00 SCX_CPU1_MD_SY/2911           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:46:18.707 00 SCX_CPU1_MD_SY/2916           endif
21-228-13:46:18.707 00 SCX_CPU1_MD_SY/2917         endif
21-228-13:46:18.707 00 SCX_CPU1_MD_SY/2918       enddo
21-228-13:46:18.707 00 SCX_CPU1_MD_SY/2902       for j = 1 to 6 do
21-228-13:46:18.707 00 SCX_CPU1_MD_SY/2903         if (dwelldata[i-1,j] >= 252) then
21-228-13:46:18.707 00 SCX_CPU1_MD_SY/2910         else
21-228-13:46:18.707 00 SCX_CPU1_MD_SY/2911           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:46:18.707 00 SCX_CPU1_MD_SY/2916           endif
21-228-13:46:18.707 00 SCX_CPU1_MD_SY/2917         endif
21-228-13:46:18.707 00 SCX_CPU1_MD_SY/2918       enddo
21-228-13:46:18.708 00 SCX_CPU1_MD_SY/2902       for j = 1 to 6 do
21-228-13:46:18.708 00 SCX_CPU1_MD_SY/2919       if (dwelldata[i,7] <> 0) or (dwelldata[i,8] <> 0) or (dwelldata[i,9] <> 0) or (dwelldata[i,10] <> 0) then
21-228-13:46:18.708 00 SCX_CPU1_MD_SY/2922       endif
21-228-13:46:18.708 00 SCX_CPU1_MD_SY/2923     enddo
21-228-13:46:18.708 00 SCX_CPU1_MD_SY/2901     for i = 2 to 15 do
21-228-13:46:18.708 00 SCX_CPU1_MD_SY/2902       for j = 1 to 6 do
21-228-13:46:18.708 00 SCX_CPU1_MD_SY/2903         if (dwelldata[i-1,j] >= 252) then
21-228-13:46:18.708 00 SCX_CPU1_MD_SY/2910         else
21-228-13:46:18.708 00 SCX_CPU1_MD_SY/2911           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:46:18.708 00 SCX_CPU1_MD_SY/2916           endif
21-228-13:46:18.708 00 SCX_CPU1_MD_SY/2917         endif
21-228-13:46:18.709 00 SCX_CPU1_MD_SY/2918       enddo
21-228-13:46:18.709 00 SCX_CPU1_MD_SY/2902       for j = 1 to 6 do
21-228-13:46:18.709 00 SCX_CPU1_MD_SY/2903         if (dwelldata[i-1,j] >= 252) then
21-228-13:46:18.709 00 SCX_CPU1_MD_SY/2910         else
21-228-13:46:18.709 00 SCX_CPU1_MD_SY/2911           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:46:18.709 00 SCX_CPU1_MD_SY/2916           endif
21-228-13:46:18.709 00 SCX_CPU1_MD_SY/2917         endif
21-228-13:46:18.709 00 SCX_CPU1_MD_SY/2918       enddo
21-228-13:46:18.709 00 SCX_CPU1_MD_SY/2902       for j = 1 to 6 do
21-228-13:46:18.709 00 SCX_CPU1_MD_SY/2903         if (dwelldata[i-1,j] >= 252) then
21-228-13:46:18.710 00 SCX_CPU1_MD_SY/2910         else
21-228-13:46:18.710 00 SCX_CPU1_MD_SY/2911           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:46:18.710 00 SCX_CPU1_MD_SY/2916           endif
21-228-13:46:18.710 00 SCX_CPU1_MD_SY/2917         endif
21-228-13:46:18.710 00 SCX_CPU1_MD_SY/2918       enddo
21-228-13:46:18.710 00 SCX_CPU1_MD_SY/2902       for j = 1 to 6 do
21-228-13:46:18.710 00 SCX_CPU1_MD_SY/2903         if (dwelldata[i-1,j] >= 252) then
21-228-13:46:18.710 00 SCX_CPU1_MD_SY/2910         else
21-228-13:46:18.710 00 SCX_CPU1_MD_SY/2911           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:46:18.710 00 SCX_CPU1_MD_SY/2916           endif
21-228-13:46:18.710 00 SCX_CPU1_MD_SY/2917         endif
21-228-13:46:18.710 00 SCX_CPU1_MD_SY/2918       enddo
21-228-13:46:18.711 00 SCX_CPU1_MD_SY/2902       for j = 1 to 6 do
21-228-13:46:18.711 00 SCX_CPU1_MD_SY/2903         if (dwelldata[i-1,j] >= 252) then
21-228-13:46:18.711 00 SCX_CPU1_MD_SY/2910         else
21-228-13:46:18.711 00 SCX_CPU1_MD_SY/2911           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:46:18.711 00 SCX_CPU1_MD_SY/2916           endif
21-228-13:46:18.711 00 SCX_CPU1_MD_SY/2917         endif
21-228-13:46:18.711 00 SCX_CPU1_MD_SY/2918       enddo
21-228-13:46:18.711 00 SCX_CPU1_MD_SY/2902       for j = 1 to 6 do
21-228-13:46:18.711 00 SCX_CPU1_MD_SY/2903         if (dwelldata[i-1,j] >= 252) then
21-228-13:46:18.940 00 SCX_CPU1_MD_SY/2910         else
21-228-13:46:18.940 00 SCX_CPU1_MD_SY/2911           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:46:18.941 00 SCX_CPU1_MD_SY/2916           endif
21-228-13:46:18.941 00 SCX_CPU1_MD_SY/2917         endif
21-228-13:46:18.941 00 SCX_CPU1_MD_SY/2918       enddo
21-228-13:46:18.941 00 SCX_CPU1_MD_SY/2902       for j = 1 to 6 do
21-228-13:46:18.941 00 SCX_CPU1_MD_SY/2919       if (dwelldata[i,7] <> 0) or (dwelldata[i,8] <> 0) or (dwelldata[i,9] <> 0) or (dwelldata[i,10] <> 0) then
21-228-13:46:18.941 00 SCX_CPU1_MD_SY/2922       endif
21-228-13:46:18.941 00 SCX_CPU1_MD_SY/2923     enddo
21-228-13:46:18.942 00 SCX_CPU1_MD_SY/2901     for i = 2 to 15 do
21-228-13:46:18.942 00 SCX_CPU1_MD_SY/2902       for j = 1 to 6 do
21-228-13:46:18.942 00 SCX_CPU1_MD_SY/2903         if (dwelldata[i-1,j] >= 252) then
21-228-13:46:18.942 00 SCX_CPU1_MD_SY/2910         else
21-228-13:46:18.942 00 SCX_CPU1_MD_SY/2911           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:46:18.942 00 SCX_CPU1_MD_SY/2916           endif
21-228-13:46:18.942 00 SCX_CPU1_MD_SY/2917         endif
21-228-13:46:18.942 00 SCX_CPU1_MD_SY/2918       enddo
21-228-13:46:18.942 00 SCX_CPU1_MD_SY/2902       for j = 1 to 6 do
21-228-13:46:18.942 00 SCX_CPU1_MD_SY/2903         if (dwelldata[i-1,j] >= 252) then
21-228-13:46:18.943 00 SCX_CPU1_MD_SY/2910         else
21-228-13:46:18.943 00 SCX_CPU1_MD_SY/2911           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:46:18.943 00 SCX_CPU1_MD_SY/2916           endif
21-228-13:46:18.943 00 SCX_CPU1_MD_SY/2917         endif
21-228-13:46:18.943 00 SCX_CPU1_MD_SY/2918       enddo
21-228-13:46:18.943 00 SCX_CPU1_MD_SY/2902       for j = 1 to 6 do
21-228-13:46:18.943 00 SCX_CPU1_MD_SY/2903         if (dwelldata[i-1,j] >= 252) then
21-228-13:46:18.943 00 SCX_CPU1_MD_SY/2910         else
21-228-13:46:18.943 00 SCX_CPU1_MD_SY/2911           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:46:18.943 00 SCX_CPU1_MD_SY/2916           endif
21-228-13:46:18.943 00 SCX_CPU1_MD_SY/2917         endif
21-228-13:46:18.943 00 SCX_CPU1_MD_SY/2918       enddo
21-228-13:46:18.944 00 SCX_CPU1_MD_SY/2902       for j = 1 to 6 do
21-228-13:46:18.944 00 SCX_CPU1_MD_SY/2903         if (dwelldata[i-1,j] >= 252) then
21-228-13:46:18.944 00 SCX_CPU1_MD_SY/2910         else
21-228-13:46:18.944 00 SCX_CPU1_MD_SY/2911           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:46:18.944 00 SCX_CPU1_MD_SY/2916           endif
21-228-13:46:18.944 00 SCX_CPU1_MD_SY/2917         endif
21-228-13:46:18.944 00 SCX_CPU1_MD_SY/2918       enddo
21-228-13:46:18.944 00 SCX_CPU1_MD_SY/2902       for j = 1 to 6 do
21-228-13:46:18.944 00 SCX_CPU1_MD_SY/2903         if (dwelldata[i-1,j] >= 252) then
21-228-13:46:18.944 00 SCX_CPU1_MD_SY/2910         else
21-228-13:46:18.944 00 SCX_CPU1_MD_SY/2911           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:46:18.945 00 SCX_CPU1_MD_SY/2916           endif
21-228-13:46:18.945 00 SCX_CPU1_MD_SY/2917         endif
21-228-13:46:18.945 00 SCX_CPU1_MD_SY/2918       enddo
21-228-13:46:18.945 00 SCX_CPU1_MD_SY/2902       for j = 1 to 6 do
21-228-13:46:18.945 00 SCX_CPU1_MD_SY/2903         if (dwelldata[i-1,j] >= 252) then
21-228-13:46:18.945 00 SCX_CPU1_MD_SY/2910         else
21-228-13:46:18.945 00 SCX_CPU1_MD_SY/2911           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:46:18.945 00 SCX_CPU1_MD_SY/2916           endif
21-228-13:46:18.945 00 SCX_CPU1_MD_SY/2917         endif
21-228-13:46:18.945 00 SCX_CPU1_MD_SY/2918       enddo
21-228-13:46:18.946 00 SCX_CPU1_MD_SY/2902       for j = 1 to 6 do
21-228-13:46:18.946 00 SCX_CPU1_MD_SY/2919       if (dwelldata[i,7] <> 0) or (dwelldata[i,8] <> 0) or (dwelldata[i,9] <> 0) or (dwelldata[i,10] <> 0) then
21-228-13:46:18.946 00 SCX_CPU1_MD_SY/2922       endif
21-228-13:46:18.946 00 SCX_CPU1_MD_SY/2923     enddo
21-228-13:46:18.947 00 SCX_CPU1_MD_SY/2901     for i = 2 to 15 do
21-228-13:46:18.947 00 SCX_CPU1_MD_SY/2902       for j = 1 to 6 do
21-228-13:46:18.947 00 SCX_CPU1_MD_SY/2903         if (dwelldata[i-1,j] >= 252) then
21-228-13:46:18.947 00 SCX_CPU1_MD_SY/2910         else
21-228-13:46:18.947 00 SCX_CPU1_MD_SY/2911           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:46:18.947 00 SCX_CPU1_MD_SY/2916           endif
21-228-13:46:18.947 00 SCX_CPU1_MD_SY/2917         endif
21-228-13:46:18.947 00 SCX_CPU1_MD_SY/2918       enddo
21-228-13:46:18.947 00 SCX_CPU1_MD_SY/2902       for j = 1 to 6 do
21-228-13:46:18.947 00 SCX_CPU1_MD_SY/2903         if (dwelldata[i-1,j] >= 252) then
21-228-13:46:18.948 00 SCX_CPU1_MD_SY/2910         else
21-228-13:46:18.948 00 SCX_CPU1_MD_SY/2911           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:46:18.948 00 SCX_CPU1_MD_SY/2916           endif
21-228-13:46:18.948 00 SCX_CPU1_MD_SY/2917         endif
21-228-13:46:18.948 00 SCX_CPU1_MD_SY/2918       enddo
21-228-13:46:18.948 00 SCX_CPU1_MD_SY/2902       for j = 1 to 6 do
21-228-13:46:18.948 00 SCX_CPU1_MD_SY/2903         if (dwelldata[i-1,j] >= 252) then
21-228-13:46:18.948 00 SCX_CPU1_MD_SY/2910         else
21-228-13:46:18.948 00 SCX_CPU1_MD_SY/2911           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:46:18.948 00 SCX_CPU1_MD_SY/2916           endif
21-228-13:46:18.948 00 SCX_CPU1_MD_SY/2917         endif
21-228-13:46:18.948 00 SCX_CPU1_MD_SY/2918       enddo
21-228-13:46:18.949 00 SCX_CPU1_MD_SY/2902       for j = 1 to 6 do
21-228-13:46:18.949 00 SCX_CPU1_MD_SY/2903         if (dwelldata[i-1,j] >= 252) then
21-228-13:46:18.949 00 SCX_CPU1_MD_SY/2910         else
21-228-13:46:18.949 00 SCX_CPU1_MD_SY/2911           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:46:18.949 00 SCX_CPU1_MD_SY/2916           endif
21-228-13:46:18.949 00 SCX_CPU1_MD_SY/2917         endif
21-228-13:46:18.949 00 SCX_CPU1_MD_SY/2918       enddo
21-228-13:46:18.949 00 SCX_CPU1_MD_SY/2902       for j = 1 to 6 do
21-228-13:46:18.949 00 SCX_CPU1_MD_SY/2903         if (dwelldata[i-1,j] >= 252) then
21-228-13:46:18.949 00 SCX_CPU1_MD_SY/2910         else
21-228-13:46:18.949 00 SCX_CPU1_MD_SY/2911           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:46:18.949 00 SCX_CPU1_MD_SY/2916           endif
21-228-13:46:18.950 00 SCX_CPU1_MD_SY/2917         endif
21-228-13:46:18.950 00 SCX_CPU1_MD_SY/2918       enddo
21-228-13:46:18.950 00 SCX_CPU1_MD_SY/2902       for j = 1 to 6 do
21-228-13:46:18.950 00 SCX_CPU1_MD_SY/2903         if (dwelldata[i-1,j] >= 252) then
21-228-13:46:18.950 00 SCX_CPU1_MD_SY/2910         else
21-228-13:46:18.950 00 SCX_CPU1_MD_SY/2911           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:46:18.950 00 SCX_CPU1_MD_SY/2916           endif
21-228-13:46:18.950 00 SCX_CPU1_MD_SY/2917         endif
21-228-13:46:18.950 00 SCX_CPU1_MD_SY/2918       enddo
21-228-13:46:18.950 00 SCX_CPU1_MD_SY/2902       for j = 1 to 6 do
21-228-13:46:18.951 00 SCX_CPU1_MD_SY/2919       if (dwelldata[i,7] <> 0) or (dwelldata[i,8] <> 0) or (dwelldata[i,9] <> 0) or (dwelldata[i,10] <> 0) then
21-228-13:46:18.951 00 SCX_CPU1_MD_SY/2922       endif
21-228-13:46:18.951 00 SCX_CPU1_MD_SY/2923     enddo
21-228-13:46:18.951 00 SCX_CPU1_MD_SY/2901     for i = 2 to 15 do
21-228-13:46:18.951 00 SCX_CPU1_MD_SY/2902       for j = 1 to 6 do
21-228-13:46:18.951 00 SCX_CPU1_MD_SY/2903         if (dwelldata[i-1,j] >= 252) then
21-228-13:46:18.951 00 SCX_CPU1_MD_SY/2910         else
21-228-13:46:18.951 00 SCX_CPU1_MD_SY/2911           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:46:18.951 00 SCX_CPU1_MD_SY/2916           endif
21-228-13:46:18.951 00 SCX_CPU1_MD_SY/2917         endif
21-228-13:46:18.951 00 SCX_CPU1_MD_SY/2918       enddo
21-228-13:46:18.952 00 SCX_CPU1_MD_SY/2902       for j = 1 to 6 do
21-228-13:46:18.952 00 SCX_CPU1_MD_SY/2903         if (dwelldata[i-1,j] >= 252) then
21-228-13:46:18.952 00 SCX_CPU1_MD_SY/2910         else
21-228-13:46:18.952 00 SCX_CPU1_MD_SY/2911           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:46:18.952 00 SCX_CPU1_MD_SY/2916           endif
21-228-13:46:18.952 00 SCX_CPU1_MD_SY/2917         endif
21-228-13:46:18.952 00 SCX_CPU1_MD_SY/2918       enddo
21-228-13:46:18.952 00 SCX_CPU1_MD_SY/2902       for j = 1 to 6 do
21-228-13:46:18.952 00 SCX_CPU1_MD_SY/2903         if (dwelldata[i-1,j] >= 252) then
21-228-13:46:18.952 00 SCX_CPU1_MD_SY/2910         else
21-228-13:46:18.952 00 SCX_CPU1_MD_SY/2911           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:46:18.952 00 SCX_CPU1_MD_SY/2916           endif
21-228-13:46:18.952 00 SCX_CPU1_MD_SY/2917         endif
21-228-13:46:18.952 00 SCX_CPU1_MD_SY/2918       enddo
21-228-13:46:18.953 00 SCX_CPU1_MD_SY/2902       for j = 1 to 6 do
21-228-13:46:18.953 00 SCX_CPU1_MD_SY/2903         if (dwelldata[i-1,j] >= 252) then
21-228-13:46:18.953 00 SCX_CPU1_MD_SY/2910         else
21-228-13:46:18.953 00 SCX_CPU1_MD_SY/2911           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:46:18.953 00 SCX_CPU1_MD_SY/2916           endif
21-228-13:46:18.953 00 SCX_CPU1_MD_SY/2917         endif
21-228-13:46:18.953 00 SCX_CPU1_MD_SY/2918       enddo
21-228-13:46:18.953 00 SCX_CPU1_MD_SY/2902       for j = 1 to 6 do
21-228-13:46:18.953 00 SCX_CPU1_MD_SY/2903         if (dwelldata[i-1,j] >= 252) then
21-228-13:46:18.953 00 SCX_CPU1_MD_SY/2910         else
21-228-13:46:18.953 00 SCX_CPU1_MD_SY/2911           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:46:18.954 00 SCX_CPU1_MD_SY/2916           endif
21-228-13:46:18.954 00 SCX_CPU1_MD_SY/2917         endif
21-228-13:46:18.954 00 SCX_CPU1_MD_SY/2918       enddo
21-228-13:46:18.954 00 SCX_CPU1_MD_SY/2902       for j = 1 to 6 do
21-228-13:46:18.954 00 SCX_CPU1_MD_SY/2903         if (dwelldata[i-1,j] >= 252) then
21-228-13:46:18.954 00 SCX_CPU1_MD_SY/2910         else
21-228-13:46:18.954 00 SCX_CPU1_MD_SY/2911           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:46:18.954 00 SCX_CPU1_MD_SY/2916           endif
21-228-13:46:18.954 00 SCX_CPU1_MD_SY/2917         endif
21-228-13:46:18.954 00 SCX_CPU1_MD_SY/2918       enddo
21-228-13:46:18.954 00 SCX_CPU1_MD_SY/2902       for j = 1 to 6 do
21-228-13:46:18.955 00 SCX_CPU1_MD_SY/2919       if (dwelldata[i,7] <> 0) or (dwelldata[i,8] <> 0) or (dwelldata[i,9] <> 0) or (dwelldata[i,10] <> 0) then
21-228-13:46:18.955 00 SCX_CPU1_MD_SY/2922       endif
21-228-13:46:18.955 00 SCX_CPU1_MD_SY/2923     enddo
21-228-13:46:18.955 00 SCX_CPU1_MD_SY/2901     for i = 2 to 15 do
21-228-13:46:18.955 00 SCX_CPU1_MD_SY/2902       for j = 1 to 6 do
21-228-13:46:18.955 00 SCX_CPU1_MD_SY/2903         if (dwelldata[i-1,j] >= 252) then
21-228-13:46:18.956 00 SCX_CPU1_MD_SY/2910         else
21-228-13:46:18.956 00 SCX_CPU1_MD_SY/2911           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:46:18.956 00 SCX_CPU1_MD_SY/2916           endif
21-228-13:46:18.956 00 SCX_CPU1_MD_SY/2917         endif
21-228-13:46:18.956 00 SCX_CPU1_MD_SY/2918       enddo
21-228-13:46:18.956 00 SCX_CPU1_MD_SY/2902       for j = 1 to 6 do
21-228-13:46:18.956 00 SCX_CPU1_MD_SY/2903         if (dwelldata[i-1,j] >= 252) then
21-228-13:46:18.956 00 SCX_CPU1_MD_SY/2910         else
21-228-13:46:18.956 00 SCX_CPU1_MD_SY/2911           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:46:18.956 00 SCX_CPU1_MD_SY/2916           endif
21-228-13:46:18.957 00 SCX_CPU1_MD_SY/2917         endif
21-228-13:46:18.957 00 SCX_CPU1_MD_SY/2918       enddo
21-228-13:46:18.957 00 SCX_CPU1_MD_SY/2902       for j = 1 to 6 do
21-228-13:46:18.957 00 SCX_CPU1_MD_SY/2903         if (dwelldata[i-1,j] >= 252) then
21-228-13:46:18.957 00 SCX_CPU1_MD_SY/2910         else
21-228-13:46:18.957 00 SCX_CPU1_MD_SY/2911           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:46:18.957 00 SCX_CPU1_MD_SY/2916           endif
21-228-13:46:18.957 00 SCX_CPU1_MD_SY/2917         endif
21-228-13:46:18.957 00 SCX_CPU1_MD_SY/2918       enddo
21-228-13:46:18.958 00 SCX_CPU1_MD_SY/2902       for j = 1 to 6 do
21-228-13:46:18.958 00 SCX_CPU1_MD_SY/2903         if (dwelldata[i-1,j] >= 252) then
21-228-13:46:18.958 00 SCX_CPU1_MD_SY/2910         else
21-228-13:46:18.958 00 SCX_CPU1_MD_SY/2911           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:46:18.958 00 SCX_CPU1_MD_SY/2916           endif
21-228-13:46:18.958 00 SCX_CPU1_MD_SY/2917         endif
21-228-13:46:18.958 00 SCX_CPU1_MD_SY/2918       enddo
21-228-13:46:18.958 00 SCX_CPU1_MD_SY/2902       for j = 1 to 6 do
21-228-13:46:18.958 00 SCX_CPU1_MD_SY/2903         if (dwelldata[i-1,j] >= 252) then
21-228-13:46:18.958 00 SCX_CPU1_MD_SY/2910         else
21-228-13:46:18.958 00 SCX_CPU1_MD_SY/2911           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:46:18.958 00 SCX_CPU1_MD_SY/2916           endif
21-228-13:46:18.958 00 SCX_CPU1_MD_SY/2917         endif
21-228-13:46:18.958 00 SCX_CPU1_MD_SY/2918       enddo
21-228-13:46:18.959 00 SCX_CPU1_MD_SY/2902       for j = 1 to 6 do
21-228-13:46:18.959 00 SCX_CPU1_MD_SY/2903         if (dwelldata[i-1,j] >= 252) then
21-228-13:46:18.959 00 SCX_CPU1_MD_SY/2910         else
21-228-13:46:18.959 00 SCX_CPU1_MD_SY/2911           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:46:18.959 00 SCX_CPU1_MD_SY/2916           endif
21-228-13:46:18.959 00 SCX_CPU1_MD_SY/2917         endif
21-228-13:46:18.959 00 SCX_CPU1_MD_SY/2918       enddo
21-228-13:46:18.959 00 SCX_CPU1_MD_SY/2902       for j = 1 to 6 do
21-228-13:46:18.959 00 SCX_CPU1_MD_SY/2919       if (dwelldata[i,7] <> 0) or (dwelldata[i,8] <> 0) or (dwelldata[i,9] <> 0) or (dwelldata[i,10] <> 0) then
21-228-13:46:18.960 00 SCX_CPU1_MD_SY/2922       endif
21-228-13:46:18.960 00 SCX_CPU1_MD_SY/2923     enddo
21-228-13:46:18.960 00 SCX_CPU1_MD_SY/2901     for i = 2 to 15 do
21-228-13:46:18.960 00 SCX_CPU1_MD_SY/2902       for j = 1 to 6 do
21-228-13:46:18.960 00 SCX_CPU1_MD_SY/2903         if (dwelldata[i-1,j] >= 252) then
21-228-13:46:18.960 00 SCX_CPU1_MD_SY/2910         else
21-228-13:46:18.960 00 SCX_CPU1_MD_SY/2911           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:46:18.960 00 SCX_CPU1_MD_SY/2916           endif
21-228-13:46:18.960 00 SCX_CPU1_MD_SY/2917         endif
21-228-13:46:18.960 00 SCX_CPU1_MD_SY/2918       enddo
21-228-13:46:18.961 00 SCX_CPU1_MD_SY/2902       for j = 1 to 6 do
21-228-13:46:18.961 00 SCX_CPU1_MD_SY/2903         if (dwelldata[i-1,j] >= 252) then
21-228-13:46:18.961 00 SCX_CPU1_MD_SY/2910         else
21-228-13:46:18.961 00 SCX_CPU1_MD_SY/2911           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:46:18.961 00 SCX_CPU1_MD_SY/2916           endif
21-228-13:46:18.961 00 SCX_CPU1_MD_SY/2917         endif
21-228-13:46:18.961 00 SCX_CPU1_MD_SY/2918       enddo
21-228-13:46:18.962 00 SCX_CPU1_MD_SY/2902       for j = 1 to 6 do
21-228-13:46:18.962 00 SCX_CPU1_MD_SY/2903         if (dwelldata[i-1,j] >= 252) then
21-228-13:46:18.962 00 SCX_CPU1_MD_SY/2910         else
21-228-13:46:18.962 00 SCX_CPU1_MD_SY/2911           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:46:18.962 00 SCX_CPU1_MD_SY/2916           endif
21-228-13:46:18.962 00 SCX_CPU1_MD_SY/2917         endif
21-228-13:46:18.962 00 SCX_CPU1_MD_SY/2918       enddo
21-228-13:46:18.962 00 SCX_CPU1_MD_SY/2902       for j = 1 to 6 do
21-228-13:46:18.962 00 SCX_CPU1_MD_SY/2903         if (dwelldata[i-1,j] >= 252) then
21-228-13:46:18.962 00 SCX_CPU1_MD_SY/2910         else
21-228-13:46:18.962 00 SCX_CPU1_MD_SY/2911           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:46:18.962 00 SCX_CPU1_MD_SY/2916           endif
21-228-13:46:18.962 00 SCX_CPU1_MD_SY/2917         endif
21-228-13:46:18.962 00 SCX_CPU1_MD_SY/2918       enddo
21-228-13:46:18.963 00 SCX_CPU1_MD_SY/2902       for j = 1 to 6 do
21-228-13:46:18.963 00 SCX_CPU1_MD_SY/2903         if (dwelldata[i-1,j] >= 252) then
21-228-13:46:18.963 00 SCX_CPU1_MD_SY/2910         else
21-228-13:46:18.963 00 SCX_CPU1_MD_SY/2911           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:46:18.963 00 SCX_CPU1_MD_SY/2916           endif
21-228-13:46:18.963 00 SCX_CPU1_MD_SY/2917         endif
21-228-13:46:18.963 00 SCX_CPU1_MD_SY/2918       enddo
21-228-13:46:18.964 00 SCX_CPU1_MD_SY/2902       for j = 1 to 6 do
21-228-13:46:18.964 00 SCX_CPU1_MD_SY/2903         if (dwelldata[i-1,j] >= 252) then
21-228-13:46:18.964 00 SCX_CPU1_MD_SY/2910         else
21-228-13:46:18.964 00 SCX_CPU1_MD_SY/2911           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:46:18.964 00 SCX_CPU1_MD_SY/2916           endif
21-228-13:46:18.964 00 SCX_CPU1_MD_SY/2917         endif
21-228-13:46:18.964 00 SCX_CPU1_MD_SY/2918       enddo
21-228-13:46:18.964 00 SCX_CPU1_MD_SY/2902       for j = 1 to 6 do
21-228-13:46:18.964 00 SCX_CPU1_MD_SY/2919       if (dwelldata[i,7] <> 0) or (dwelldata[i,8] <> 0) or (dwelldata[i,9] <> 0) or (dwelldata[i,10] <> 0) then
21-228-13:46:18.965 00 SCX_CPU1_MD_SY/2922       endif
21-228-13:46:18.965 00 SCX_CPU1_MD_SY/2923     enddo
21-228-13:46:19.324 00 SCX_CPU1_MD_SY/2901     for i = 2 to 15 do
21-228-13:46:19.324 00 SCX_CPU1_MD_SY/2902       for j = 1 to 6 do
21-228-13:46:19.324 00 SCX_CPU1_MD_SY/2903         if (dwelldata[i-1,j] >= 252) then
21-228-13:46:19.324 00 SCX_CPU1_MD_SY/2910         else
21-228-13:46:19.324 00 SCX_CPU1_MD_SY/2911           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:46:19.324 00 SCX_CPU1_MD_SY/2916           endif
21-228-13:46:19.324 00 SCX_CPU1_MD_SY/2917         endif
21-228-13:46:19.324 00 SCX_CPU1_MD_SY/2918       enddo
21-228-13:46:19.324 00 SCX_CPU1_MD_SY/2902       for j = 1 to 6 do
21-228-13:46:19.324 00 SCX_CPU1_MD_SY/2903         if (dwelldata[i-1,j] >= 252) then
21-228-13:46:19.324 00 SCX_CPU1_MD_SY/2910         else
21-228-13:46:19.324 00 SCX_CPU1_MD_SY/2911           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:46:19.325 00 SCX_CPU1_MD_SY/2916           endif
21-228-13:46:19.325 00 SCX_CPU1_MD_SY/2917         endif
21-228-13:46:19.325 00 SCX_CPU1_MD_SY/2918       enddo
21-228-13:46:19.325 00 SCX_CPU1_MD_SY/2902       for j = 1 to 6 do
21-228-13:46:19.325 00 SCX_CPU1_MD_SY/2903         if (dwelldata[i-1,j] >= 252) then
21-228-13:46:19.325 00 SCX_CPU1_MD_SY/2910         else
21-228-13:46:19.325 00 SCX_CPU1_MD_SY/2911           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:46:19.325 00 SCX_CPU1_MD_SY/2916           endif
21-228-13:46:19.325 00 SCX_CPU1_MD_SY/2917         endif
21-228-13:46:19.325 00 SCX_CPU1_MD_SY/2918       enddo
21-228-13:46:19.326 00 SCX_CPU1_MD_SY/2902       for j = 1 to 6 do
21-228-13:46:19.326 00 SCX_CPU1_MD_SY/2903         if (dwelldata[i-1,j] >= 252) then
21-228-13:46:19.326 00 SCX_CPU1_MD_SY/2910         else
21-228-13:46:19.326 00 SCX_CPU1_MD_SY/2911           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:46:19.326 00 SCX_CPU1_MD_SY/2916           endif
21-228-13:46:19.326 00 SCX_CPU1_MD_SY/2917         endif
21-228-13:46:19.326 00 SCX_CPU1_MD_SY/2918       enddo
21-228-13:46:19.327 00 SCX_CPU1_MD_SY/2902       for j = 1 to 6 do
21-228-13:46:19.327 00 SCX_CPU1_MD_SY/2903         if (dwelldata[i-1,j] >= 252) then
21-228-13:46:19.327 00 SCX_CPU1_MD_SY/2910         else
21-228-13:46:19.327 00 SCX_CPU1_MD_SY/2911           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:46:19.327 00 SCX_CPU1_MD_SY/2916           endif
21-228-13:46:19.327 00 SCX_CPU1_MD_SY/2917         endif
21-228-13:46:19.327 00 SCX_CPU1_MD_SY/2918       enddo
21-228-13:46:19.327 00 SCX_CPU1_MD_SY/2902       for j = 1 to 6 do
21-228-13:46:19.327 00 SCX_CPU1_MD_SY/2903         if (dwelldata[i-1,j] >= 252) then
21-228-13:46:19.327 00 SCX_CPU1_MD_SY/2910         else
21-228-13:46:19.327 00 SCX_CPU1_MD_SY/2911           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:46:19.327 00 SCX_CPU1_MD_SY/2916           endif
21-228-13:46:19.327 00 SCX_CPU1_MD_SY/2917         endif
21-228-13:46:19.327 00 SCX_CPU1_MD_SY/2918       enddo
21-228-13:46:19.328 00 SCX_CPU1_MD_SY/2902       for j = 1 to 6 do
21-228-13:46:19.328 00 SCX_CPU1_MD_SY/2919       if (dwelldata[i,7] <> 0) or (dwelldata[i,8] <> 0) or (dwelldata[i,9] <> 0) or (dwelldata[i,10] <> 0) then
21-228-13:46:19.328 00 SCX_CPU1_MD_SY/2922       endif
21-228-13:46:19.328 00 SCX_CPU1_MD_SY/2923     enddo
21-228-13:46:19.328 00 SCX_CPU1_MD_SY/2901     for i = 2 to 15 do
21-228-13:46:19.329 00 SCX_CPU1_MD_SY/2902       for j = 1 to 6 do
21-228-13:46:19.329 00 SCX_CPU1_MD_SY/2903         if (dwelldata[i-1,j] >= 252) then
21-228-13:46:19.329 00 SCX_CPU1_MD_SY/2910         else
21-228-13:46:19.329 00 SCX_CPU1_MD_SY/2911           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:46:19.329 00 SCX_CPU1_MD_SY/2916           endif
21-228-13:46:19.329 00 SCX_CPU1_MD_SY/2917         endif
21-228-13:46:19.329 00 SCX_CPU1_MD_SY/2918       enddo
21-228-13:46:19.329 00 SCX_CPU1_MD_SY/2902       for j = 1 to 6 do
21-228-13:46:19.329 00 SCX_CPU1_MD_SY/2903         if (dwelldata[i-1,j] >= 252) then
21-228-13:46:19.330 00 SCX_CPU1_MD_SY/2910         else
21-228-13:46:19.330 00 SCX_CPU1_MD_SY/2911           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:46:19.330 00 SCX_CPU1_MD_SY/2916           endif
21-228-13:46:19.330 00 SCX_CPU1_MD_SY/2917         endif
21-228-13:46:19.330 00 SCX_CPU1_MD_SY/2918       enddo
21-228-13:46:19.330 00 SCX_CPU1_MD_SY/2902       for j = 1 to 6 do
21-228-13:46:19.330 00 SCX_CPU1_MD_SY/2903         if (dwelldata[i-1,j] >= 252) then
21-228-13:46:19.330 00 SCX_CPU1_MD_SY/2910         else
21-228-13:46:19.330 00 SCX_CPU1_MD_SY/2911           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:46:19.330 00 SCX_CPU1_MD_SY/2916           endif
21-228-13:46:19.330 00 SCX_CPU1_MD_SY/2917         endif
21-228-13:46:19.330 00 SCX_CPU1_MD_SY/2918       enddo
21-228-13:46:19.331 00 SCX_CPU1_MD_SY/2902       for j = 1 to 6 do
21-228-13:46:19.331 00 SCX_CPU1_MD_SY/2903         if (dwelldata[i-1,j] >= 252) then
21-228-13:46:19.331 00 SCX_CPU1_MD_SY/2910         else
21-228-13:46:19.331 00 SCX_CPU1_MD_SY/2911           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:46:19.331 00 SCX_CPU1_MD_SY/2916           endif
21-228-13:46:19.331 00 SCX_CPU1_MD_SY/2917         endif
21-228-13:46:19.331 00 SCX_CPU1_MD_SY/2918       enddo
21-228-13:46:19.331 00 SCX_CPU1_MD_SY/2902       for j = 1 to 6 do
21-228-13:46:19.331 00 SCX_CPU1_MD_SY/2903         if (dwelldata[i-1,j] >= 252) then
21-228-13:46:19.332 00 SCX_CPU1_MD_SY/2910         else
21-228-13:46:19.332 00 SCX_CPU1_MD_SY/2911           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:46:19.332 00 SCX_CPU1_MD_SY/2916           endif
21-228-13:46:19.332 00 SCX_CPU1_MD_SY/2917         endif
21-228-13:46:19.332 00 SCX_CPU1_MD_SY/2918       enddo
21-228-13:46:19.332 00 SCX_CPU1_MD_SY/2902       for j = 1 to 6 do
21-228-13:46:19.332 00 SCX_CPU1_MD_SY/2903         if (dwelldata[i-1,j] >= 252) then
21-228-13:46:19.332 00 SCX_CPU1_MD_SY/2910         else
21-228-13:46:19.332 00 SCX_CPU1_MD_SY/2911           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:46:19.332 00 SCX_CPU1_MD_SY/2916           endif
21-228-13:46:19.332 00 SCX_CPU1_MD_SY/2917         endif
21-228-13:46:19.332 00 SCX_CPU1_MD_SY/2918       enddo
21-228-13:46:19.333 00 SCX_CPU1_MD_SY/2902       for j = 1 to 6 do
21-228-13:46:19.333 00 SCX_CPU1_MD_SY/2919       if (dwelldata[i,7] <> 0) or (dwelldata[i,8] <> 0) or (dwelldata[i,9] <> 0) or (dwelldata[i,10] <> 0) then
21-228-13:46:19.333 00 SCX_CPU1_MD_SY/2922       endif
21-228-13:46:19.333 00 SCX_CPU1_MD_SY/2923     enddo
21-228-13:46:19.333 00 SCX_CPU1_MD_SY/2901     for i = 2 to 15 do
21-228-13:46:19.333 00 SCX_CPU1_MD_SY/2924     
21-228-13:46:19.333 00 SCX_CPU1_MD_SY/2925     if (passed = 1) then
21-228-13:46:19.333 00 SCX_CPU1_MD_SY/2926       write "<*> Passed (3000;3000.2;3001) - Data was as expected and received at the correct rate."
21-228-13:46:19.333 00     SPR-I:OPRO         <*> Passed (3000;3000.2;3001) - Data was as expected and received at the correct rate.
21-228-13:46:19.333 00 SCX_CPU1_MD_SY/2927       ut_setrequirements MD_3000, "P"
21-228-13:46:19.334 00 SCX_CPU1_MD_SY/2928       ut_setrequirements MD_3000_2, "P"
21-228-13:46:19.335 00 SCX_CPU1_MD_SY/2929       ut_setrequirements MD_3001, "P"
21-228-13:46:19.336 00 SCX_CPU1_MD_SY/2935     endif
21-228-13:46:19.336 00 SCX_CPU1_MD_SY/2936     
21-228-13:46:19.336 00 SCX_CPU1_MD_SY/2937     wait 5
21-228-13:46:19.336 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-228-13:46:24.341 00 SCX_CPU1_MD_SY/2938     
21-228-13:46:24.341 00 SCX_CPU1_MD_SY/2939     write ";********************************************************************"
21-228-13:46:24.341 00     SPR-I:OPRO         ;********************************************************************
21-228-13:46:24.341 00 SCX_CPU1_MD_SY/2940     write ";  Table 3:  Verify that memory dwell messages are received at"
21-228-13:46:24.341 00     SPR-I:OPRO         ;  Table 3:  Verify that memory dwell messages are received at
21-228-13:46:24.341 00 SCX_CPU1_MD_SY/2941     write ";  the proper rate and contain only one entry each"
21-228-13:46:24.341 00     SPR-I:OPRO         ;  the proper rate and contain only one entry each
21-228-13:46:24.341 00 SCX_CPU1_MD_SY/2942     write ";********************************************************************"
21-228-13:46:24.341 00     SPR-I:OPRO         ;********************************************************************
21-228-13:46:24.341 00 SCX_CPU1_MD_SY/2944     local logging = %liv (log_procedure)
21-228-13:46:24.341 00 SCX_CPU1_MD_SY/2945     %liv (log_procedure) = FALSE
21-228-13:46:24.341 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:24.592 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:24.843 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:25.094 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:25.345 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:25.596 00 SCX_CPU1_MD_SY/2956     
21-228-13:46:25.596 00 SCX_CPU1_MD_SY/2957     ; Verify table id of the packet
21-228-13:46:25.597 00 SCX_CPU1_MD_SY/2958     IF (SCX_CPU1_MD_DwlPkt3TableId = 3) THEN
21-228-13:46:25.597 00 SCX_CPU1_MD_SY/2959       write "<*> Passed (3001) - Dwell packet contains ID for table 3"
21-228-13:46:25.597 00     SPR-I:OPRO         <*> Passed (3001) - Dwell packet contains ID for table 3
21-228-13:46:25.597 00 SCX_CPU1_MD_SY/2960       ut_setrequirements MD_3001, "P"
21-228-13:46:25.601 00 SCX_CPU1_MD_SY/2964     endif
21-228-13:46:25.601 00 SCX_CPU1_MD_SY/2965     
21-228-13:46:25.601 00 SCX_CPU1_MD_SY/2966     ; Verify number of addresses of the packet
21-228-13:46:25.601 00 SCX_CPU1_MD_SY/2967     IF (SCX_CPU1_MD_DwlPkt3NumAddresses = 3) THEN
21-228-13:46:25.601 00 SCX_CPU1_MD_SY/2968       write "<*> Passed (3001) - Dwell packet for table 3 has correct number of addresses"
21-228-13:46:25.601 00     SPR-I:OPRO         <*> Passed (3001) - Dwell packet for table 3 has correct number of addresses
21-228-13:46:25.602 00 SCX_CPU1_MD_SY/2969       ut_setrequirements MD_3001, "P"
21-228-13:46:25.605 00 SCX_CPU1_MD_SY/2973     endif
21-228-13:46:25.605 00 SCX_CPU1_MD_SY/2974     
21-228-13:46:25.606 00 SCX_CPU1_MD_SY/2975     ; Verify number of bytes of data of the packet
21-228-13:46:25.606 00 SCX_CPU1_MD_SY/2976     IF (scx_cpu1_MD_DwlPkt3PktDataSize = 8) THEN
21-228-13:46:25.606 00 SCX_CPU1_MD_SY/2977       write "<*> Passed (3001) - Dwell packet for table 3 has correct data size"
21-228-13:46:25.606 00     SPR-I:OPRO         <*> Passed (3001) - Dwell packet for table 3 has correct data size
21-228-13:46:25.606 00 SCX_CPU1_MD_SY/2978       ut_setrequirements MD_3001, "P"
21-228-13:46:25.610 00 SCX_CPU1_MD_SY/2982     endif
21-228-13:46:25.610 00 SCX_CPU1_MD_SY/2983     
21-228-13:46:25.610 00 SCX_CPU1_MD_SY/2984     ; Verify rate of the packet
21-228-13:46:25.649 00 SCX_CPU1_MD_SY/2985     IF (scx_cpu1_MD_DwlPkt3Rate = 2) THEN
21-228-13:46:25.649 00 SCX_CPU1_MD_SY/2986       write "<*> Passed (3001) - Dwell packet for table 3 has correct data rate"
21-228-13:46:25.649 00     SPR-I:OPRO         <*> Passed (3001) - Dwell packet for table 3 has correct data rate
21-228-13:46:25.650 00 SCX_CPU1_MD_SY/2987       ut_setrequirements MD_3001, "P"
21-228-13:46:25.651 00 SCX_CPU1_MD_SY/2991     endif
21-228-13:46:25.651 00 SCX_CPU1_MD_SY/2992     
21-228-13:46:25.651 00 SCX_CPU1_MD_SY/2994     local logging = %liv (log_procedure)
21-228-13:46:25.651 00 SCX_CPU1_MD_SY/2995     %liv (log_procedure) = FALSE
21-228-13:46:25.682 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:25.933 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:26.184 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:26.435 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:26.686 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:26.937 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:27.188 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:27.438 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:27.697 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:27.948 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:28.199 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:28.450 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:28.701 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:28.952 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:29.203 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:29.453 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:29.712 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:29.963 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:30.214 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:30.464 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:30.715 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:30.966 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:31.217 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:31.473 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:31.724 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:31.974 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:32.225 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:32.476 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:32.727 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:32.978 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:33.229 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:33.483 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:33.734 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:33.985 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:34.236 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:34.487 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:34.738 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:34.989 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:35.239 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:35.498 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:35.749 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:36.000 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:36.251 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:36.502 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:36.753 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:37.004 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:37.255 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:37.510 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:37.761 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:38.012 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:38.263 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:38.514 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:38.765 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:39.016 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:39.267 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:39.521 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:39.772 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:40.023 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:40.274 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:40.525 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:40.776 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:41.026 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:41.277 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:41.536 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:41.787 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:42.038 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:42.289 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:42.540 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:42.791 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:43.042 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:43.293 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:43.552 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:43.802 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:44.053 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:44.304 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:44.555 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:44.806 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:45.057 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:45.308 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:45.567 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:45.818 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:46.069 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:46.319 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:46.570 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:46.821 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:47.072 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:47.323 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:47.583 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:47.834 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:48.085 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:48.335 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:48.586 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:48.837 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:49.088 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:49.339 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:49.597 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:49.848 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:50.099 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:50.349 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:50.600 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:50.851 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:51.102 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:51.353 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:51.612 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:51.863 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:52.114 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:52.364 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:52.615 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:52.866 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:53.116 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:53.367 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:53.626 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:53.877 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:54.128 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:54.379 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:54.630 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:54.881 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:55.132 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:55.382 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:46:55.640 00 SCX_CPU1_MD_SY/3022     
21-228-13:46:55.640 00 SCX_CPU1_MD_SY/3023     for j = 1 to 12 do
21-228-13:46:55.641 00 SCX_CPU1_MD_SY/3024         write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:46:55.643 00     SPR-I:OPRO         Byte 1; 1:154 2:156 3:158 4:160 5:162 6:164 7:166 8:168 9:170 10:172 11:174 12:176 13:178 14:180 15:182
21-228-13:46:55.643 00 SCX_CPU1_MD_SY/3025     enddo
21-228-13:46:55.645 00 SCX_CPU1_MD_SY/3023     for j = 1 to 12 do
21-228-13:46:55.645 00 SCX_CPU1_MD_SY/3024         write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:46:55.649 00     SPR-I:OPRO         Byte 2; 1:155 2:157 3:159 4:161 5:163 6:165 7:167 8:169 9:171 10:173 11:175 12:177 13:179 14:181 15:183
21-228-13:46:55.649 00 SCX_CPU1_MD_SY/3025     enddo
21-228-13:46:55.651 00 SCX_CPU1_MD_SY/3023     for j = 1 to 12 do
21-228-13:46:55.651 00 SCX_CPU1_MD_SY/3024         write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:46:55.655 00     SPR-I:OPRO         Byte 3; 1:157 2:159 3:161 4:163 5:165 6:167 7:169 8:171 9:173 10:175 11:177 12:179 13:181 14:183 15:185
21-228-13:46:55.656 00 SCX_CPU1_MD_SY/3025     enddo
21-228-13:46:55.658 00 SCX_CPU1_MD_SY/3023     for j = 1 to 12 do
21-228-13:46:55.659 00 SCX_CPU1_MD_SY/3024         write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:46:55.662 00     SPR-I:OPRO         Byte 4; 1:158 2:160 3:162 4:164 5:166 6:168 7:170 8:172 9:174 10:176 11:178 12:180 13:182 14:184 15:186
21-228-13:46:55.662 00 SCX_CPU1_MD_SY/3025     enddo
21-228-13:46:55.664 00 SCX_CPU1_MD_SY/3023     for j = 1 to 12 do
21-228-13:46:55.664 00 SCX_CPU1_MD_SY/3024         write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:46:55.667 00     SPR-I:OPRO         Byte 5; 1:159 2:161 3:163 4:165 5:167 6:169 7:171 8:173 9:175 10:177 11:179 12:181 13:183 14:185 15:187
21-228-13:46:55.667 00 SCX_CPU1_MD_SY/3025     enddo
21-228-13:46:55.669 00 SCX_CPU1_MD_SY/3023     for j = 1 to 12 do
21-228-13:46:55.669 00 SCX_CPU1_MD_SY/3024         write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:46:55.671 00     SPR-I:OPRO         Byte 6; 1:160 2:162 3:164 4:166 5:168 6:170 7:172 8:174 9:176 10:178 11:180 12:182 13:184 14:186 15:188
21-228-13:46:55.671 00 SCX_CPU1_MD_SY/3025     enddo
21-228-13:46:55.671 00 SCX_CPU1_MD_SY/3023     for j = 1 to 12 do
21-228-13:46:55.671 00 SCX_CPU1_MD_SY/3024         write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:46:55.673 00     SPR-I:OPRO         Byte 7; 1:161 2:163 3:165 4:167 5:169 6:171 7:173 8:175 9:177 10:179 11:181 12:183 13:185 14:187 15:189
21-228-13:46:55.673 00 SCX_CPU1_MD_SY/3025     enddo
21-228-13:46:55.674 00 SCX_CPU1_MD_SY/3023     for j = 1 to 12 do
21-228-13:46:55.674 00 SCX_CPU1_MD_SY/3024         write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:46:55.675 00     SPR-I:OPRO         Byte 8; 1:162 2:164 3:166 4:168 5:170 6:172 7:174 8:176 9:178 10:180 11:182 12:184 13:186 14:188 15:190
21-228-13:46:55.675 00 SCX_CPU1_MD_SY/3025     enddo
21-228-13:46:55.676 00 SCX_CPU1_MD_SY/3023     for j = 1 to 12 do
21-228-13:46:55.676 00 SCX_CPU1_MD_SY/3024         write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:46:55.677 00     SPR-I:OPRO         Byte 9; 1:0 2:0 3:0 4:0 5:0 6:0 7:0 8:0 9:0 10:0 11:0 12:0 13:0 14:0 15:0
21-228-13:46:55.677 00 SCX_CPU1_MD_SY/3025     enddo
21-228-13:46:55.678 00 SCX_CPU1_MD_SY/3023     for j = 1 to 12 do
21-228-13:46:55.678 00 SCX_CPU1_MD_SY/3024         write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:46:55.679 00     SPR-I:OPRO         Byte 10; 1:0 2:0 3:0 4:0 5:0 6:0 7:0 8:0 9:0 10:0 11:0 12:0 13:0 14:0 15:0
21-228-13:46:55.679 00 SCX_CPU1_MD_SY/3025     enddo
21-228-13:46:55.679 00 SCX_CPU1_MD_SY/3023     for j = 1 to 12 do
21-228-13:46:55.679 00 SCX_CPU1_MD_SY/3024         write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:46:55.680 00     SPR-I:OPRO         Byte 11; 1:0 2:0 3:0 4:0 5:0 6:0 7:0 8:0 9:0 10:0 11:0 12:0 13:0 14:0 15:0
21-228-13:46:55.680 00 SCX_CPU1_MD_SY/3025     enddo
21-228-13:46:55.681 00 SCX_CPU1_MD_SY/3023     for j = 1 to 12 do
21-228-13:46:55.681 00 SCX_CPU1_MD_SY/3024         write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:46:55.682 00     SPR-I:OPRO         Byte 12; 1:0 2:0 3:0 4:0 5:0 6:0 7:0 8:0 9:0 10:0 11:0 12:0 13:0 14:0 15:0
21-228-13:46:55.682 00 SCX_CPU1_MD_SY/3025     enddo
21-228-13:46:55.683 00 SCX_CPU1_MD_SY/3023     for j = 1 to 12 do
21-228-13:46:55.683 00 SCX_CPU1_MD_SY/3026     
21-228-13:46:55.683 00 SCX_CPU1_MD_SY/3027     ; Check the data - since the delay for this dwell table is 2 and the values
21-228-13:46:55.683 00 SCX_CPU1_MD_SY/3028     ; are incrementing once per second, each collected data point should be 2 more
21-228-13:46:55.683 00 SCX_CPU1_MD_SY/3029     ; than the previous one. The data in bytes 9 through 12 should remain 0
21-228-13:46:55.683 00 SCX_CPU1_MD_SY/3030     ; throughout.
21-228-13:46:55.683 00 SCX_CPU1_MD_SY/3031     passed = 1
21-228-13:46:55.683 00 SCX_CPU1_MD_SY/3032     if (dwelldata[1,9] <> 0) or (dwelldata[1,10] <> 0) or (dwelldata[1,11] <> 0) or (dwelldata[1,12] <> 0) then
21-228-13:46:55.684 00 SCX_CPU1_MD_SY/3035     endif
21-228-13:46:55.684 00 SCX_CPU1_MD_SY/3036     for i = 2 to 15 do
21-228-13:46:55.684 00 SCX_CPU1_MD_SY/3037       for j = 1 to 6 do
21-228-13:46:55.684 00 SCX_CPU1_MD_SY/3038         if (dwelldata[i-1,j] >= 254) then
21-228-13:46:55.684 00 SCX_CPU1_MD_SY/3045         else
21-228-13:46:55.684 00 SCX_CPU1_MD_SY/3046           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:46:55.684 00 SCX_CPU1_MD_SY/3051           endif
21-228-13:46:55.684 00 SCX_CPU1_MD_SY/3052         endif
21-228-13:46:55.684 00 SCX_CPU1_MD_SY/3053       enddo
21-228-13:46:55.685 00 SCX_CPU1_MD_SY/3037       for j = 1 to 6 do
21-228-13:46:55.685 00 SCX_CPU1_MD_SY/3038         if (dwelldata[i-1,j] >= 254) then
21-228-13:46:55.685 00 SCX_CPU1_MD_SY/3045         else
21-228-13:46:55.685 00 SCX_CPU1_MD_SY/3046           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:46:55.685 00 SCX_CPU1_MD_SY/3051           endif
21-228-13:46:55.685 00 SCX_CPU1_MD_SY/3052         endif
21-228-13:46:55.685 00 SCX_CPU1_MD_SY/3053       enddo
21-228-13:46:55.686 00 SCX_CPU1_MD_SY/3037       for j = 1 to 6 do
21-228-13:46:55.686 00 SCX_CPU1_MD_SY/3038         if (dwelldata[i-1,j] >= 254) then
21-228-13:46:55.686 00 SCX_CPU1_MD_SY/3045         else
21-228-13:46:55.686 00 SCX_CPU1_MD_SY/3046           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:46:55.686 00 SCX_CPU1_MD_SY/3051           endif
21-228-13:46:55.686 00 SCX_CPU1_MD_SY/3052         endif
21-228-13:46:55.686 00 SCX_CPU1_MD_SY/3053       enddo
21-228-13:46:55.686 00 SCX_CPU1_MD_SY/3037       for j = 1 to 6 do
21-228-13:46:55.686 00 SCX_CPU1_MD_SY/3038         if (dwelldata[i-1,j] >= 254) then
21-228-13:46:55.687 00 SCX_CPU1_MD_SY/3045         else
21-228-13:46:55.687 00 SCX_CPU1_MD_SY/3046           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:46:55.687 00 SCX_CPU1_MD_SY/3051           endif
21-228-13:46:55.687 00 SCX_CPU1_MD_SY/3052         endif
21-228-13:46:55.687 00 SCX_CPU1_MD_SY/3053       enddo
21-228-13:46:55.687 00 SCX_CPU1_MD_SY/3037       for j = 1 to 6 do
21-228-13:46:55.687 00 SCX_CPU1_MD_SY/3038         if (dwelldata[i-1,j] >= 254) then
21-228-13:46:55.687 00 SCX_CPU1_MD_SY/3045         else
21-228-13:46:55.687 00 SCX_CPU1_MD_SY/3046           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:46:55.687 00 SCX_CPU1_MD_SY/3051           endif
21-228-13:46:55.688 00 SCX_CPU1_MD_SY/3052         endif
21-228-13:46:55.688 00 SCX_CPU1_MD_SY/3053       enddo
21-228-13:46:55.688 00 SCX_CPU1_MD_SY/3037       for j = 1 to 6 do
21-228-13:46:55.688 00 SCX_CPU1_MD_SY/3038         if (dwelldata[i-1,j] >= 254) then
21-228-13:46:55.688 00 SCX_CPU1_MD_SY/3045         else
21-228-13:46:55.688 00 SCX_CPU1_MD_SY/3046           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:46:55.688 00 SCX_CPU1_MD_SY/3051           endif
21-228-13:46:55.688 00 SCX_CPU1_MD_SY/3052         endif
21-228-13:46:55.688 00 SCX_CPU1_MD_SY/3053       enddo
21-228-13:46:55.689 00 SCX_CPU1_MD_SY/3037       for j = 1 to 6 do
21-228-13:46:55.689 00 SCX_CPU1_MD_SY/3054       if (dwelldata[i,9] <> 0) or (dwelldata[i,10] <> 0) or (dwelldata[i,11] <> 0) or (dwelldata[i,12] <> 0) then
21-228-13:46:55.689 00 SCX_CPU1_MD_SY/3057       endif
21-228-13:46:55.689 00 SCX_CPU1_MD_SY/3058     enddo
21-228-13:46:55.689 00 SCX_CPU1_MD_SY/3036     for i = 2 to 15 do
21-228-13:46:55.689 00 SCX_CPU1_MD_SY/3037       for j = 1 to 6 do
21-228-13:46:55.690 00 SCX_CPU1_MD_SY/3038         if (dwelldata[i-1,j] >= 254) then
21-228-13:46:55.690 00 SCX_CPU1_MD_SY/3045         else
21-228-13:46:55.690 00 SCX_CPU1_MD_SY/3046           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:46:55.690 00 SCX_CPU1_MD_SY/3051           endif
21-228-13:46:55.690 00 SCX_CPU1_MD_SY/3052         endif
21-228-13:46:55.690 00 SCX_CPU1_MD_SY/3053       enddo
21-228-13:46:55.690 00 SCX_CPU1_MD_SY/3037       for j = 1 to 6 do
21-228-13:46:55.690 00 SCX_CPU1_MD_SY/3038         if (dwelldata[i-1,j] >= 254) then
21-228-13:46:55.690 00 SCX_CPU1_MD_SY/3045         else
21-228-13:46:55.690 00 SCX_CPU1_MD_SY/3046           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:46:55.691 00 SCX_CPU1_MD_SY/3051           endif
21-228-13:46:55.691 00 SCX_CPU1_MD_SY/3052         endif
21-228-13:46:55.691 00 SCX_CPU1_MD_SY/3053       enddo
21-228-13:46:55.691 00 SCX_CPU1_MD_SY/3037       for j = 1 to 6 do
21-228-13:46:55.691 00 SCX_CPU1_MD_SY/3038         if (dwelldata[i-1,j] >= 254) then
21-228-13:46:55.691 00 SCX_CPU1_MD_SY/3045         else
21-228-13:46:55.691 00 SCX_CPU1_MD_SY/3046           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:46:55.691 00 SCX_CPU1_MD_SY/3051           endif
21-228-13:46:55.691 00 SCX_CPU1_MD_SY/3052         endif
21-228-13:46:55.691 00 SCX_CPU1_MD_SY/3053       enddo
21-228-13:46:55.692 00 SCX_CPU1_MD_SY/3037       for j = 1 to 6 do
21-228-13:46:55.692 00 SCX_CPU1_MD_SY/3038         if (dwelldata[i-1,j] >= 254) then
21-228-13:46:55.692 00 SCX_CPU1_MD_SY/3045         else
21-228-13:46:55.692 00 SCX_CPU1_MD_SY/3046           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:46:55.692 00 SCX_CPU1_MD_SY/3051           endif
21-228-13:46:55.692 00 SCX_CPU1_MD_SY/3052         endif
21-228-13:46:55.692 00 SCX_CPU1_MD_SY/3053       enddo
21-228-13:46:55.693 00 SCX_CPU1_MD_SY/3037       for j = 1 to 6 do
21-228-13:46:55.693 00 SCX_CPU1_MD_SY/3038         if (dwelldata[i-1,j] >= 254) then
21-228-13:46:55.693 00 SCX_CPU1_MD_SY/3045         else
21-228-13:46:55.693 00 SCX_CPU1_MD_SY/3046           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:46:55.693 00 SCX_CPU1_MD_SY/3051           endif
21-228-13:46:55.693 00 SCX_CPU1_MD_SY/3052         endif
21-228-13:46:55.693 00 SCX_CPU1_MD_SY/3053       enddo
21-228-13:46:55.693 00 SCX_CPU1_MD_SY/3037       for j = 1 to 6 do
21-228-13:46:55.693 00 SCX_CPU1_MD_SY/3038         if (dwelldata[i-1,j] >= 254) then
21-228-13:46:55.694 00 SCX_CPU1_MD_SY/3045         else
21-228-13:46:55.694 00 SCX_CPU1_MD_SY/3046           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:46:55.694 00 SCX_CPU1_MD_SY/3051           endif
21-228-13:46:55.694 00 SCX_CPU1_MD_SY/3052         endif
21-228-13:46:55.695 00 SCX_CPU1_MD_SY/3053       enddo
21-228-13:46:55.695 00 SCX_CPU1_MD_SY/3037       for j = 1 to 6 do
21-228-13:46:55.695 00 SCX_CPU1_MD_SY/3054       if (dwelldata[i,9] <> 0) or (dwelldata[i,10] <> 0) or (dwelldata[i,11] <> 0) or (dwelldata[i,12] <> 0) then
21-228-13:46:55.695 00 SCX_CPU1_MD_SY/3057       endif
21-228-13:46:55.695 00 SCX_CPU1_MD_SY/3058     enddo
21-228-13:46:55.695 00 SCX_CPU1_MD_SY/3036     for i = 2 to 15 do
21-228-13:46:55.696 00 SCX_CPU1_MD_SY/3037       for j = 1 to 6 do
21-228-13:46:55.696 00 SCX_CPU1_MD_SY/3038         if (dwelldata[i-1,j] >= 254) then
21-228-13:46:55.696 00 SCX_CPU1_MD_SY/3045         else
21-228-13:46:55.696 00 SCX_CPU1_MD_SY/3046           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:46:55.696 00 SCX_CPU1_MD_SY/3051           endif
21-228-13:46:55.696 00 SCX_CPU1_MD_SY/3052         endif
21-228-13:46:55.696 00 SCX_CPU1_MD_SY/3053       enddo
21-228-13:46:55.696 00 SCX_CPU1_MD_SY/3037       for j = 1 to 6 do
21-228-13:46:55.696 00 SCX_CPU1_MD_SY/3038         if (dwelldata[i-1,j] >= 254) then
21-228-13:46:55.696 00 SCX_CPU1_MD_SY/3045         else
21-228-13:46:55.696 00 SCX_CPU1_MD_SY/3046           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:46:55.697 00 SCX_CPU1_MD_SY/3051           endif
21-228-13:46:55.697 00 SCX_CPU1_MD_SY/3052         endif
21-228-13:46:55.697 00 SCX_CPU1_MD_SY/3053       enddo
21-228-13:46:55.697 00 SCX_CPU1_MD_SY/3037       for j = 1 to 6 do
21-228-13:46:55.697 00 SCX_CPU1_MD_SY/3038         if (dwelldata[i-1,j] >= 254) then
21-228-13:46:55.697 00 SCX_CPU1_MD_SY/3045         else
21-228-13:46:55.697 00 SCX_CPU1_MD_SY/3046           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:46:55.697 00 SCX_CPU1_MD_SY/3051           endif
21-228-13:46:55.697 00 SCX_CPU1_MD_SY/3052         endif
21-228-13:46:55.697 00 SCX_CPU1_MD_SY/3053       enddo
21-228-13:46:55.697 00 SCX_CPU1_MD_SY/3037       for j = 1 to 6 do
21-228-13:46:55.697 00 SCX_CPU1_MD_SY/3038         if (dwelldata[i-1,j] >= 254) then
21-228-13:46:55.698 00 SCX_CPU1_MD_SY/3045         else
21-228-13:46:55.698 00 SCX_CPU1_MD_SY/3046           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:46:55.698 00 SCX_CPU1_MD_SY/3051           endif
21-228-13:46:55.698 00 SCX_CPU1_MD_SY/3052         endif
21-228-13:46:55.698 00 SCX_CPU1_MD_SY/3053       enddo
21-228-13:46:55.698 00 SCX_CPU1_MD_SY/3037       for j = 1 to 6 do
21-228-13:46:55.698 00 SCX_CPU1_MD_SY/3038         if (dwelldata[i-1,j] >= 254) then
21-228-13:46:55.699 00 SCX_CPU1_MD_SY/3045         else
21-228-13:46:55.699 00 SCX_CPU1_MD_SY/3046           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:46:55.699 00 SCX_CPU1_MD_SY/3051           endif
21-228-13:46:55.699 00 SCX_CPU1_MD_SY/3052         endif
21-228-13:46:55.699 00 SCX_CPU1_MD_SY/3053       enddo
21-228-13:46:55.699 00 SCX_CPU1_MD_SY/3037       for j = 1 to 6 do
21-228-13:46:55.699 00 SCX_CPU1_MD_SY/3038         if (dwelldata[i-1,j] >= 254) then
21-228-13:46:55.699 00 SCX_CPU1_MD_SY/3045         else
21-228-13:46:55.699 00 SCX_CPU1_MD_SY/3046           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:46:55.700 00 SCX_CPU1_MD_SY/3051           endif
21-228-13:46:55.700 00 SCX_CPU1_MD_SY/3052         endif
21-228-13:46:55.700 00 SCX_CPU1_MD_SY/3053       enddo
21-228-13:46:55.700 00 SCX_CPU1_MD_SY/3037       for j = 1 to 6 do
21-228-13:46:55.700 00 SCX_CPU1_MD_SY/3054       if (dwelldata[i,9] <> 0) or (dwelldata[i,10] <> 0) or (dwelldata[i,11] <> 0) or (dwelldata[i,12] <> 0) then
21-228-13:46:55.700 00 SCX_CPU1_MD_SY/3057       endif
21-228-13:46:55.700 00 SCX_CPU1_MD_SY/3058     enddo
21-228-13:46:55.701 00 SCX_CPU1_MD_SY/3036     for i = 2 to 15 do
21-228-13:46:55.701 00 SCX_CPU1_MD_SY/3037       for j = 1 to 6 do
21-228-13:46:55.701 00 SCX_CPU1_MD_SY/3038         if (dwelldata[i-1,j] >= 254) then
21-228-13:46:55.701 00 SCX_CPU1_MD_SY/3045         else
21-228-13:46:55.701 00 SCX_CPU1_MD_SY/3046           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:46:55.701 00 SCX_CPU1_MD_SY/3051           endif
21-228-13:46:55.701 00 SCX_CPU1_MD_SY/3052         endif
21-228-13:46:55.701 00 SCX_CPU1_MD_SY/3053       enddo
21-228-13:46:55.702 00 SCX_CPU1_MD_SY/3037       for j = 1 to 6 do
21-228-13:46:55.702 00 SCX_CPU1_MD_SY/3038         if (dwelldata[i-1,j] >= 254) then
21-228-13:46:55.702 00 SCX_CPU1_MD_SY/3045         else
21-228-13:46:55.702 00 SCX_CPU1_MD_SY/3046           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:46:55.702 00 SCX_CPU1_MD_SY/3051           endif
21-228-13:46:55.702 00 SCX_CPU1_MD_SY/3052         endif
21-228-13:46:55.702 00 SCX_CPU1_MD_SY/3053       enddo
21-228-13:46:55.702 00 SCX_CPU1_MD_SY/3037       for j = 1 to 6 do
21-228-13:46:55.702 00 SCX_CPU1_MD_SY/3038         if (dwelldata[i-1,j] >= 254) then
21-228-13:46:55.702 00 SCX_CPU1_MD_SY/3045         else
21-228-13:46:55.702 00 SCX_CPU1_MD_SY/3046           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:46:55.703 00 SCX_CPU1_MD_SY/3051           endif
21-228-13:46:55.703 00 SCX_CPU1_MD_SY/3052         endif
21-228-13:46:55.703 00 SCX_CPU1_MD_SY/3053       enddo
21-228-13:46:55.703 00 SCX_CPU1_MD_SY/3037       for j = 1 to 6 do
21-228-13:46:55.703 00 SCX_CPU1_MD_SY/3038         if (dwelldata[i-1,j] >= 254) then
21-228-13:46:55.703 00 SCX_CPU1_MD_SY/3045         else
21-228-13:46:55.703 00 SCX_CPU1_MD_SY/3046           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:46:55.703 00 SCX_CPU1_MD_SY/3051           endif
21-228-13:46:55.703 00 SCX_CPU1_MD_SY/3052         endif
21-228-13:46:55.703 00 SCX_CPU1_MD_SY/3053       enddo
21-228-13:46:55.704 00 SCX_CPU1_MD_SY/3037       for j = 1 to 6 do
21-228-13:46:55.704 00 SCX_CPU1_MD_SY/3038         if (dwelldata[i-1,j] >= 254) then
21-228-13:46:55.704 00 SCX_CPU1_MD_SY/3045         else
21-228-13:46:55.704 00 SCX_CPU1_MD_SY/3046           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:46:55.704 00 SCX_CPU1_MD_SY/3051           endif
21-228-13:46:55.704 00 SCX_CPU1_MD_SY/3052         endif
21-228-13:46:55.704 00 SCX_CPU1_MD_SY/3053       enddo
21-228-13:46:55.704 00 SCX_CPU1_MD_SY/3037       for j = 1 to 6 do
21-228-13:46:55.704 00 SCX_CPU1_MD_SY/3038         if (dwelldata[i-1,j] >= 254) then
21-228-13:46:55.704 00 SCX_CPU1_MD_SY/3045         else
21-228-13:46:55.704 00 SCX_CPU1_MD_SY/3046           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:46:55.705 00 SCX_CPU1_MD_SY/3051           endif
21-228-13:46:55.705 00 SCX_CPU1_MD_SY/3052         endif
21-228-13:46:55.705 00 SCX_CPU1_MD_SY/3053       enddo
21-228-13:46:55.705 00 SCX_CPU1_MD_SY/3037       for j = 1 to 6 do
21-228-13:46:55.705 00 SCX_CPU1_MD_SY/3054       if (dwelldata[i,9] <> 0) or (dwelldata[i,10] <> 0) or (dwelldata[i,11] <> 0) or (dwelldata[i,12] <> 0) then
21-228-13:46:55.705 00 SCX_CPU1_MD_SY/3057       endif
21-228-13:46:55.705 00 SCX_CPU1_MD_SY/3058     enddo
21-228-13:46:55.706 00 SCX_CPU1_MD_SY/3036     for i = 2 to 15 do
21-228-13:46:55.706 00 SCX_CPU1_MD_SY/3037       for j = 1 to 6 do
21-228-13:46:55.706 00 SCX_CPU1_MD_SY/3038         if (dwelldata[i-1,j] >= 254) then
21-228-13:46:55.706 00 SCX_CPU1_MD_SY/3045         else
21-228-13:46:55.706 00 SCX_CPU1_MD_SY/3046           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:46:55.706 00 SCX_CPU1_MD_SY/3051           endif
21-228-13:46:55.706 00 SCX_CPU1_MD_SY/3052         endif
21-228-13:46:55.706 00 SCX_CPU1_MD_SY/3053       enddo
21-228-13:46:55.706 00 SCX_CPU1_MD_SY/3037       for j = 1 to 6 do
21-228-13:46:55.706 00 SCX_CPU1_MD_SY/3038         if (dwelldata[i-1,j] >= 254) then
21-228-13:46:55.707 00 SCX_CPU1_MD_SY/3045         else
21-228-13:46:55.707 00 SCX_CPU1_MD_SY/3046           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:46:55.707 00 SCX_CPU1_MD_SY/3051           endif
21-228-13:46:55.707 00 SCX_CPU1_MD_SY/3052         endif
21-228-13:46:55.707 00 SCX_CPU1_MD_SY/3053       enddo
21-228-13:46:55.707 00 SCX_CPU1_MD_SY/3037       for j = 1 to 6 do
21-228-13:46:55.707 00 SCX_CPU1_MD_SY/3038         if (dwelldata[i-1,j] >= 254) then
21-228-13:46:55.707 00 SCX_CPU1_MD_SY/3045         else
21-228-13:46:55.707 00 SCX_CPU1_MD_SY/3046           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:46:55.710 00 SCX_CPU1_MD_SY/3051           endif
21-228-13:46:55.710 00 SCX_CPU1_MD_SY/3052         endif
21-228-13:46:55.710 00 SCX_CPU1_MD_SY/3053       enddo
21-228-13:46:55.711 00 SCX_CPU1_MD_SY/3037       for j = 1 to 6 do
21-228-13:46:55.711 00 SCX_CPU1_MD_SY/3038         if (dwelldata[i-1,j] >= 254) then
21-228-13:46:55.711 00 SCX_CPU1_MD_SY/3045         else
21-228-13:46:55.711 00 SCX_CPU1_MD_SY/3046           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:46:55.711 00 SCX_CPU1_MD_SY/3051           endif
21-228-13:46:55.711 00 SCX_CPU1_MD_SY/3052         endif
21-228-13:46:55.711 00 SCX_CPU1_MD_SY/3053       enddo
21-228-13:46:55.711 00 SCX_CPU1_MD_SY/3037       for j = 1 to 6 do
21-228-13:46:55.712 00 SCX_CPU1_MD_SY/3038         if (dwelldata[i-1,j] >= 254) then
21-228-13:46:55.712 00 SCX_CPU1_MD_SY/3045         else
21-228-13:46:55.712 00 SCX_CPU1_MD_SY/3046           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:46:55.712 00 SCX_CPU1_MD_SY/3051           endif
21-228-13:46:55.712 00 SCX_CPU1_MD_SY/3052         endif
21-228-13:46:55.712 00 SCX_CPU1_MD_SY/3053       enddo
21-228-13:46:55.712 00 SCX_CPU1_MD_SY/3037       for j = 1 to 6 do
21-228-13:46:55.712 00 SCX_CPU1_MD_SY/3038         if (dwelldata[i-1,j] >= 254) then
21-228-13:46:55.712 00 SCX_CPU1_MD_SY/3045         else
21-228-13:46:55.712 00 SCX_CPU1_MD_SY/3046           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:46:55.712 00 SCX_CPU1_MD_SY/3051           endif
21-228-13:46:55.712 00 SCX_CPU1_MD_SY/3052         endif
21-228-13:46:55.712 00 SCX_CPU1_MD_SY/3053       enddo
21-228-13:46:55.713 00 SCX_CPU1_MD_SY/3037       for j = 1 to 6 do
21-228-13:46:55.713 00 SCX_CPU1_MD_SY/3054       if (dwelldata[i,9] <> 0) or (dwelldata[i,10] <> 0) or (dwelldata[i,11] <> 0) or (dwelldata[i,12] <> 0) then
21-228-13:46:55.713 00 SCX_CPU1_MD_SY/3057       endif
21-228-13:46:55.713 00 SCX_CPU1_MD_SY/3058     enddo
21-228-13:46:55.713 00 SCX_CPU1_MD_SY/3036     for i = 2 to 15 do
21-228-13:46:55.713 00 SCX_CPU1_MD_SY/3037       for j = 1 to 6 do
21-228-13:46:55.713 00 SCX_CPU1_MD_SY/3038         if (dwelldata[i-1,j] >= 254) then
21-228-13:46:55.713 00 SCX_CPU1_MD_SY/3045         else
21-228-13:46:55.714 00 SCX_CPU1_MD_SY/3046           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:46:55.714 00 SCX_CPU1_MD_SY/3051           endif
21-228-13:46:55.714 00 SCX_CPU1_MD_SY/3052         endif
21-228-13:46:55.714 00 SCX_CPU1_MD_SY/3053       enddo
21-228-13:46:55.714 00 SCX_CPU1_MD_SY/3037       for j = 1 to 6 do
21-228-13:46:55.714 00 SCX_CPU1_MD_SY/3038         if (dwelldata[i-1,j] >= 254) then
21-228-13:46:55.714 00 SCX_CPU1_MD_SY/3045         else
21-228-13:46:55.714 00 SCX_CPU1_MD_SY/3046           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:46:55.714 00 SCX_CPU1_MD_SY/3051           endif
21-228-13:46:55.714 00 SCX_CPU1_MD_SY/3052         endif
21-228-13:46:55.714 00 SCX_CPU1_MD_SY/3053       enddo
21-228-13:46:55.715 00 SCX_CPU1_MD_SY/3037       for j = 1 to 6 do
21-228-13:46:55.715 00 SCX_CPU1_MD_SY/3038         if (dwelldata[i-1,j] >= 254) then
21-228-13:46:55.715 00 SCX_CPU1_MD_SY/3045         else
21-228-13:46:55.715 00 SCX_CPU1_MD_SY/3046           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:46:55.715 00 SCX_CPU1_MD_SY/3051           endif
21-228-13:46:55.715 00 SCX_CPU1_MD_SY/3052         endif
21-228-13:46:55.715 00 SCX_CPU1_MD_SY/3053       enddo
21-228-13:46:55.715 00 SCX_CPU1_MD_SY/3037       for j = 1 to 6 do
21-228-13:46:55.715 00 SCX_CPU1_MD_SY/3038         if (dwelldata[i-1,j] >= 254) then
21-228-13:46:55.715 00 SCX_CPU1_MD_SY/3045         else
21-228-13:46:55.715 00 SCX_CPU1_MD_SY/3046           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:46:55.716 00 SCX_CPU1_MD_SY/3051           endif
21-228-13:46:55.716 00 SCX_CPU1_MD_SY/3052         endif
21-228-13:46:55.716 00 SCX_CPU1_MD_SY/3053       enddo
21-228-13:46:55.716 00 SCX_CPU1_MD_SY/3037       for j = 1 to 6 do
21-228-13:46:55.716 00 SCX_CPU1_MD_SY/3038         if (dwelldata[i-1,j] >= 254) then
21-228-13:46:55.716 00 SCX_CPU1_MD_SY/3045         else
21-228-13:46:55.716 00 SCX_CPU1_MD_SY/3046           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:46:55.716 00 SCX_CPU1_MD_SY/3051           endif
21-228-13:46:55.716 00 SCX_CPU1_MD_SY/3052         endif
21-228-13:46:55.716 00 SCX_CPU1_MD_SY/3053       enddo
21-228-13:46:55.717 00 SCX_CPU1_MD_SY/3037       for j = 1 to 6 do
21-228-13:46:55.717 00 SCX_CPU1_MD_SY/3038         if (dwelldata[i-1,j] >= 254) then
21-228-13:46:55.717 00 SCX_CPU1_MD_SY/3045         else
21-228-13:46:55.717 00 SCX_CPU1_MD_SY/3046           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:46:55.717 00 SCX_CPU1_MD_SY/3051           endif
21-228-13:46:55.717 00 SCX_CPU1_MD_SY/3052         endif
21-228-13:46:55.717 00 SCX_CPU1_MD_SY/3053       enddo
21-228-13:46:55.717 00 SCX_CPU1_MD_SY/3037       for j = 1 to 6 do
21-228-13:46:55.717 00 SCX_CPU1_MD_SY/3054       if (dwelldata[i,9] <> 0) or (dwelldata[i,10] <> 0) or (dwelldata[i,11] <> 0) or (dwelldata[i,12] <> 0) then
21-228-13:46:55.717 00 SCX_CPU1_MD_SY/3057       endif
21-228-13:46:55.717 00 SCX_CPU1_MD_SY/3058     enddo
21-228-13:46:55.718 00 SCX_CPU1_MD_SY/3036     for i = 2 to 15 do
21-228-13:46:55.718 00 SCX_CPU1_MD_SY/3037       for j = 1 to 6 do
21-228-13:46:55.718 00 SCX_CPU1_MD_SY/3038         if (dwelldata[i-1,j] >= 254) then
21-228-13:46:55.718 00 SCX_CPU1_MD_SY/3045         else
21-228-13:46:55.718 00 SCX_CPU1_MD_SY/3046           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:46:55.718 00 SCX_CPU1_MD_SY/3051           endif
21-228-13:46:55.718 00 SCX_CPU1_MD_SY/3052         endif
21-228-13:46:55.718 00 SCX_CPU1_MD_SY/3053       enddo
21-228-13:46:55.719 00 SCX_CPU1_MD_SY/3037       for j = 1 to 6 do
21-228-13:46:55.719 00 SCX_CPU1_MD_SY/3038         if (dwelldata[i-1,j] >= 254) then
21-228-13:46:55.719 00 SCX_CPU1_MD_SY/3045         else
21-228-13:46:55.719 00 SCX_CPU1_MD_SY/3046           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:46:55.719 00 SCX_CPU1_MD_SY/3051           endif
21-228-13:46:55.719 00 SCX_CPU1_MD_SY/3052         endif
21-228-13:46:55.719 00 SCX_CPU1_MD_SY/3053       enddo
21-228-13:46:55.719 00 SCX_CPU1_MD_SY/3037       for j = 1 to 6 do
21-228-13:46:55.719 00 SCX_CPU1_MD_SY/3038         if (dwelldata[i-1,j] >= 254) then
21-228-13:46:55.719 00 SCX_CPU1_MD_SY/3045         else
21-228-13:46:55.719 00 SCX_CPU1_MD_SY/3046           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:46:55.719 00 SCX_CPU1_MD_SY/3051           endif
21-228-13:46:55.719 00 SCX_CPU1_MD_SY/3052         endif
21-228-13:46:55.719 00 SCX_CPU1_MD_SY/3053       enddo
21-228-13:46:55.720 00 SCX_CPU1_MD_SY/3037       for j = 1 to 6 do
21-228-13:46:55.720 00 SCX_CPU1_MD_SY/3038         if (dwelldata[i-1,j] >= 254) then
21-228-13:46:55.720 00 SCX_CPU1_MD_SY/3045         else
21-228-13:46:55.720 00 SCX_CPU1_MD_SY/3046           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:46:55.720 00 SCX_CPU1_MD_SY/3051           endif
21-228-13:46:55.720 00 SCX_CPU1_MD_SY/3052         endif
21-228-13:46:55.720 00 SCX_CPU1_MD_SY/3053       enddo
21-228-13:46:55.720 00 SCX_CPU1_MD_SY/3037       for j = 1 to 6 do
21-228-13:46:55.720 00 SCX_CPU1_MD_SY/3038         if (dwelldata[i-1,j] >= 254) then
21-228-13:46:55.721 00 SCX_CPU1_MD_SY/3045         else
21-228-13:46:55.721 00 SCX_CPU1_MD_SY/3046           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:46:55.721 00 SCX_CPU1_MD_SY/3051           endif
21-228-13:46:55.721 00 SCX_CPU1_MD_SY/3052         endif
21-228-13:46:55.721 00 SCX_CPU1_MD_SY/3053       enddo
21-228-13:46:55.721 00 SCX_CPU1_MD_SY/3037       for j = 1 to 6 do
21-228-13:46:55.721 00 SCX_CPU1_MD_SY/3038         if (dwelldata[i-1,j] >= 254) then
21-228-13:46:55.721 00 SCX_CPU1_MD_SY/3045         else
21-228-13:46:55.721 00 SCX_CPU1_MD_SY/3046           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:46:55.721 00 SCX_CPU1_MD_SY/3051           endif
21-228-13:46:55.721 00 SCX_CPU1_MD_SY/3052         endif
21-228-13:46:55.721 00 SCX_CPU1_MD_SY/3053       enddo
21-228-13:46:55.721 00 SCX_CPU1_MD_SY/3037       for j = 1 to 6 do
21-228-13:46:55.722 00 SCX_CPU1_MD_SY/3054       if (dwelldata[i,9] <> 0) or (dwelldata[i,10] <> 0) or (dwelldata[i,11] <> 0) or (dwelldata[i,12] <> 0) then
21-228-13:46:55.967 00 SCX_CPU1_MD_SY/3057       endif
21-228-13:46:55.967 00 SCX_CPU1_MD_SY/3058     enddo
21-228-13:46:55.968 00 SCX_CPU1_MD_SY/3036     for i = 2 to 15 do
21-228-13:46:55.968 00 SCX_CPU1_MD_SY/3037       for j = 1 to 6 do
21-228-13:46:55.968 00 SCX_CPU1_MD_SY/3038         if (dwelldata[i-1,j] >= 254) then
21-228-13:46:55.968 00 SCX_CPU1_MD_SY/3045         else
21-228-13:46:55.968 00 SCX_CPU1_MD_SY/3046           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:46:55.968 00 SCX_CPU1_MD_SY/3051           endif
21-228-13:46:55.968 00 SCX_CPU1_MD_SY/3052         endif
21-228-13:46:55.968 00 SCX_CPU1_MD_SY/3053       enddo
21-228-13:46:55.968 00 SCX_CPU1_MD_SY/3037       for j = 1 to 6 do
21-228-13:46:55.968 00 SCX_CPU1_MD_SY/3038         if (dwelldata[i-1,j] >= 254) then
21-228-13:46:55.968 00 SCX_CPU1_MD_SY/3045         else
21-228-13:46:55.968 00 SCX_CPU1_MD_SY/3046           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:46:55.969 00 SCX_CPU1_MD_SY/3051           endif
21-228-13:46:55.969 00 SCX_CPU1_MD_SY/3052         endif
21-228-13:46:55.969 00 SCX_CPU1_MD_SY/3053       enddo
21-228-13:46:55.969 00 SCX_CPU1_MD_SY/3037       for j = 1 to 6 do
21-228-13:46:55.969 00 SCX_CPU1_MD_SY/3038         if (dwelldata[i-1,j] >= 254) then
21-228-13:46:55.969 00 SCX_CPU1_MD_SY/3045         else
21-228-13:46:55.969 00 SCX_CPU1_MD_SY/3046           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:46:55.969 00 SCX_CPU1_MD_SY/3051           endif
21-228-13:46:55.969 00 SCX_CPU1_MD_SY/3052         endif
21-228-13:46:55.969 00 SCX_CPU1_MD_SY/3053       enddo
21-228-13:46:55.970 00 SCX_CPU1_MD_SY/3037       for j = 1 to 6 do
21-228-13:46:55.970 00 SCX_CPU1_MD_SY/3038         if (dwelldata[i-1,j] >= 254) then
21-228-13:46:55.970 00 SCX_CPU1_MD_SY/3045         else
21-228-13:46:55.970 00 SCX_CPU1_MD_SY/3046           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:46:55.970 00 SCX_CPU1_MD_SY/3051           endif
21-228-13:46:55.970 00 SCX_CPU1_MD_SY/3052         endif
21-228-13:46:55.970 00 SCX_CPU1_MD_SY/3053       enddo
21-228-13:46:55.970 00 SCX_CPU1_MD_SY/3037       for j = 1 to 6 do
21-228-13:46:55.970 00 SCX_CPU1_MD_SY/3038         if (dwelldata[i-1,j] >= 254) then
21-228-13:46:55.970 00 SCX_CPU1_MD_SY/3045         else
21-228-13:46:55.970 00 SCX_CPU1_MD_SY/3046           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:46:55.971 00 SCX_CPU1_MD_SY/3051           endif
21-228-13:46:55.971 00 SCX_CPU1_MD_SY/3052         endif
21-228-13:46:55.971 00 SCX_CPU1_MD_SY/3053       enddo
21-228-13:46:55.971 00 SCX_CPU1_MD_SY/3037       for j = 1 to 6 do
21-228-13:46:55.971 00 SCX_CPU1_MD_SY/3038         if (dwelldata[i-1,j] >= 254) then
21-228-13:46:55.971 00 SCX_CPU1_MD_SY/3045         else
21-228-13:46:55.971 00 SCX_CPU1_MD_SY/3046           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:46:55.971 00 SCX_CPU1_MD_SY/3051           endif
21-228-13:46:55.971 00 SCX_CPU1_MD_SY/3052         endif
21-228-13:46:55.971 00 SCX_CPU1_MD_SY/3053       enddo
21-228-13:46:55.971 00 SCX_CPU1_MD_SY/3037       for j = 1 to 6 do
21-228-13:46:55.972 00 SCX_CPU1_MD_SY/3054       if (dwelldata[i,9] <> 0) or (dwelldata[i,10] <> 0) or (dwelldata[i,11] <> 0) or (dwelldata[i,12] <> 0) then
21-228-13:46:55.972 00 SCX_CPU1_MD_SY/3057       endif
21-228-13:46:55.972 00 SCX_CPU1_MD_SY/3058     enddo
21-228-13:46:55.972 00 SCX_CPU1_MD_SY/3036     for i = 2 to 15 do
21-228-13:46:55.972 00 SCX_CPU1_MD_SY/3037       for j = 1 to 6 do
21-228-13:46:55.972 00 SCX_CPU1_MD_SY/3038         if (dwelldata[i-1,j] >= 254) then
21-228-13:46:55.972 00 SCX_CPU1_MD_SY/3045         else
21-228-13:46:55.973 00 SCX_CPU1_MD_SY/3046           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:46:55.973 00 SCX_CPU1_MD_SY/3051           endif
21-228-13:46:55.973 00 SCX_CPU1_MD_SY/3052         endif
21-228-13:46:55.973 00 SCX_CPU1_MD_SY/3053       enddo
21-228-13:46:55.973 00 SCX_CPU1_MD_SY/3037       for j = 1 to 6 do
21-228-13:46:55.973 00 SCX_CPU1_MD_SY/3038         if (dwelldata[i-1,j] >= 254) then
21-228-13:46:55.973 00 SCX_CPU1_MD_SY/3045         else
21-228-13:46:55.973 00 SCX_CPU1_MD_SY/3046           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:46:55.973 00 SCX_CPU1_MD_SY/3051           endif
21-228-13:46:55.973 00 SCX_CPU1_MD_SY/3052         endif
21-228-13:46:55.973 00 SCX_CPU1_MD_SY/3053       enddo
21-228-13:46:55.974 00 SCX_CPU1_MD_SY/3037       for j = 1 to 6 do
21-228-13:46:55.974 00 SCX_CPU1_MD_SY/3038         if (dwelldata[i-1,j] >= 254) then
21-228-13:46:55.974 00 SCX_CPU1_MD_SY/3045         else
21-228-13:46:55.974 00 SCX_CPU1_MD_SY/3046           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:46:55.974 00 SCX_CPU1_MD_SY/3051           endif
21-228-13:46:55.974 00 SCX_CPU1_MD_SY/3052         endif
21-228-13:46:55.974 00 SCX_CPU1_MD_SY/3053       enddo
21-228-13:46:55.974 00 SCX_CPU1_MD_SY/3037       for j = 1 to 6 do
21-228-13:46:55.974 00 SCX_CPU1_MD_SY/3038         if (dwelldata[i-1,j] >= 254) then
21-228-13:46:55.974 00 SCX_CPU1_MD_SY/3045         else
21-228-13:46:55.974 00 SCX_CPU1_MD_SY/3046           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:46:55.975 00 SCX_CPU1_MD_SY/3051           endif
21-228-13:46:55.975 00 SCX_CPU1_MD_SY/3052         endif
21-228-13:46:55.975 00 SCX_CPU1_MD_SY/3053       enddo
21-228-13:46:55.975 00 SCX_CPU1_MD_SY/3037       for j = 1 to 6 do
21-228-13:46:55.975 00 SCX_CPU1_MD_SY/3038         if (dwelldata[i-1,j] >= 254) then
21-228-13:46:55.975 00 SCX_CPU1_MD_SY/3045         else
21-228-13:46:55.975 00 SCX_CPU1_MD_SY/3046           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:46:55.976 00 SCX_CPU1_MD_SY/3051           endif
21-228-13:46:55.976 00 SCX_CPU1_MD_SY/3052         endif
21-228-13:46:55.976 00 SCX_CPU1_MD_SY/3053       enddo
21-228-13:46:55.977 00 SCX_CPU1_MD_SY/3037       for j = 1 to 6 do
21-228-13:46:55.977 00 SCX_CPU1_MD_SY/3038         if (dwelldata[i-1,j] >= 254) then
21-228-13:46:55.977 00 SCX_CPU1_MD_SY/3045         else
21-228-13:46:55.977 00 SCX_CPU1_MD_SY/3046           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:46:55.977 00 SCX_CPU1_MD_SY/3051           endif
21-228-13:46:55.977 00 SCX_CPU1_MD_SY/3052         endif
21-228-13:46:55.977 00 SCX_CPU1_MD_SY/3053       enddo
21-228-13:46:55.977 00 SCX_CPU1_MD_SY/3037       for j = 1 to 6 do
21-228-13:46:55.977 00 SCX_CPU1_MD_SY/3054       if (dwelldata[i,9] <> 0) or (dwelldata[i,10] <> 0) or (dwelldata[i,11] <> 0) or (dwelldata[i,12] <> 0) then
21-228-13:46:55.978 00 SCX_CPU1_MD_SY/3057       endif
21-228-13:46:55.978 00 SCX_CPU1_MD_SY/3058     enddo
21-228-13:46:55.978 00 SCX_CPU1_MD_SY/3036     for i = 2 to 15 do
21-228-13:46:55.978 00 SCX_CPU1_MD_SY/3037       for j = 1 to 6 do
21-228-13:46:55.978 00 SCX_CPU1_MD_SY/3038         if (dwelldata[i-1,j] >= 254) then
21-228-13:46:55.978 00 SCX_CPU1_MD_SY/3045         else
21-228-13:46:55.978 00 SCX_CPU1_MD_SY/3046           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:46:55.978 00 SCX_CPU1_MD_SY/3051           endif
21-228-13:46:55.978 00 SCX_CPU1_MD_SY/3052         endif
21-228-13:46:55.978 00 SCX_CPU1_MD_SY/3053       enddo
21-228-13:46:55.979 00 SCX_CPU1_MD_SY/3037       for j = 1 to 6 do
21-228-13:46:55.979 00 SCX_CPU1_MD_SY/3038         if (dwelldata[i-1,j] >= 254) then
21-228-13:46:55.979 00 SCX_CPU1_MD_SY/3045         else
21-228-13:46:55.979 00 SCX_CPU1_MD_SY/3046           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:46:55.979 00 SCX_CPU1_MD_SY/3051           endif
21-228-13:46:55.979 00 SCX_CPU1_MD_SY/3052         endif
21-228-13:46:55.979 00 SCX_CPU1_MD_SY/3053       enddo
21-228-13:46:55.979 00 SCX_CPU1_MD_SY/3037       for j = 1 to 6 do
21-228-13:46:55.979 00 SCX_CPU1_MD_SY/3038         if (dwelldata[i-1,j] >= 254) then
21-228-13:46:55.979 00 SCX_CPU1_MD_SY/3045         else
21-228-13:46:55.980 00 SCX_CPU1_MD_SY/3046           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:46:55.980 00 SCX_CPU1_MD_SY/3051           endif
21-228-13:46:55.980 00 SCX_CPU1_MD_SY/3052         endif
21-228-13:46:55.980 00 SCX_CPU1_MD_SY/3053       enddo
21-228-13:46:55.980 00 SCX_CPU1_MD_SY/3037       for j = 1 to 6 do
21-228-13:46:55.980 00 SCX_CPU1_MD_SY/3038         if (dwelldata[i-1,j] >= 254) then
21-228-13:46:55.980 00 SCX_CPU1_MD_SY/3045         else
21-228-13:46:55.980 00 SCX_CPU1_MD_SY/3046           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:46:55.980 00 SCX_CPU1_MD_SY/3051           endif
21-228-13:46:55.980 00 SCX_CPU1_MD_SY/3052         endif
21-228-13:46:55.980 00 SCX_CPU1_MD_SY/3053       enddo
21-228-13:46:55.981 00 SCX_CPU1_MD_SY/3037       for j = 1 to 6 do
21-228-13:46:55.981 00 SCX_CPU1_MD_SY/3038         if (dwelldata[i-1,j] >= 254) then
21-228-13:46:55.981 00 SCX_CPU1_MD_SY/3045         else
21-228-13:46:55.981 00 SCX_CPU1_MD_SY/3046           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:46:55.981 00 SCX_CPU1_MD_SY/3051           endif
21-228-13:46:55.981 00 SCX_CPU1_MD_SY/3052         endif
21-228-13:46:55.981 00 SCX_CPU1_MD_SY/3053       enddo
21-228-13:46:55.981 00 SCX_CPU1_MD_SY/3037       for j = 1 to 6 do
21-228-13:46:55.981 00 SCX_CPU1_MD_SY/3038         if (dwelldata[i-1,j] >= 254) then
21-228-13:46:55.981 00 SCX_CPU1_MD_SY/3045         else
21-228-13:46:55.981 00 SCX_CPU1_MD_SY/3046           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:46:55.982 00 SCX_CPU1_MD_SY/3051           endif
21-228-13:46:55.982 00 SCX_CPU1_MD_SY/3052         endif
21-228-13:46:55.982 00 SCX_CPU1_MD_SY/3053       enddo
21-228-13:46:55.982 00 SCX_CPU1_MD_SY/3037       for j = 1 to 6 do
21-228-13:46:55.982 00 SCX_CPU1_MD_SY/3054       if (dwelldata[i,9] <> 0) or (dwelldata[i,10] <> 0) or (dwelldata[i,11] <> 0) or (dwelldata[i,12] <> 0) then
21-228-13:46:55.982 00 SCX_CPU1_MD_SY/3057       endif
21-228-13:46:55.982 00 SCX_CPU1_MD_SY/3058     enddo
21-228-13:46:55.982 00 SCX_CPU1_MD_SY/3036     for i = 2 to 15 do
21-228-13:46:55.982 00 SCX_CPU1_MD_SY/3037       for j = 1 to 6 do
21-228-13:46:55.983 00 SCX_CPU1_MD_SY/3038         if (dwelldata[i-1,j] >= 254) then
21-228-13:46:55.983 00 SCX_CPU1_MD_SY/3045         else
21-228-13:46:55.983 00 SCX_CPU1_MD_SY/3046           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:46:55.983 00 SCX_CPU1_MD_SY/3051           endif
21-228-13:46:55.983 00 SCX_CPU1_MD_SY/3052         endif
21-228-13:46:55.983 00 SCX_CPU1_MD_SY/3053       enddo
21-228-13:46:55.983 00 SCX_CPU1_MD_SY/3037       for j = 1 to 6 do
21-228-13:46:55.983 00 SCX_CPU1_MD_SY/3038         if (dwelldata[i-1,j] >= 254) then
21-228-13:46:55.983 00 SCX_CPU1_MD_SY/3045         else
21-228-13:46:55.983 00 SCX_CPU1_MD_SY/3046           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:46:55.983 00 SCX_CPU1_MD_SY/3051           endif
21-228-13:46:55.983 00 SCX_CPU1_MD_SY/3052         endif
21-228-13:46:55.983 00 SCX_CPU1_MD_SY/3053       enddo
21-228-13:46:55.984 00 SCX_CPU1_MD_SY/3037       for j = 1 to 6 do
21-228-13:46:55.984 00 SCX_CPU1_MD_SY/3038         if (dwelldata[i-1,j] >= 254) then
21-228-13:46:55.984 00 SCX_CPU1_MD_SY/3045         else
21-228-13:46:55.984 00 SCX_CPU1_MD_SY/3046           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:46:55.984 00 SCX_CPU1_MD_SY/3051           endif
21-228-13:46:55.984 00 SCX_CPU1_MD_SY/3052         endif
21-228-13:46:55.984 00 SCX_CPU1_MD_SY/3053       enddo
21-228-13:46:55.984 00 SCX_CPU1_MD_SY/3037       for j = 1 to 6 do
21-228-13:46:55.984 00 SCX_CPU1_MD_SY/3038         if (dwelldata[i-1,j] >= 254) then
21-228-13:46:55.984 00 SCX_CPU1_MD_SY/3045         else
21-228-13:46:55.984 00 SCX_CPU1_MD_SY/3046           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:46:55.984 00 SCX_CPU1_MD_SY/3051           endif
21-228-13:46:55.984 00 SCX_CPU1_MD_SY/3052         endif
21-228-13:46:55.984 00 SCX_CPU1_MD_SY/3053       enddo
21-228-13:46:55.985 00 SCX_CPU1_MD_SY/3037       for j = 1 to 6 do
21-228-13:46:55.985 00 SCX_CPU1_MD_SY/3038         if (dwelldata[i-1,j] >= 254) then
21-228-13:46:55.985 00 SCX_CPU1_MD_SY/3045         else
21-228-13:46:55.985 00 SCX_CPU1_MD_SY/3046           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:46:55.985 00 SCX_CPU1_MD_SY/3051           endif
21-228-13:46:55.985 00 SCX_CPU1_MD_SY/3052         endif
21-228-13:46:55.985 00 SCX_CPU1_MD_SY/3053       enddo
21-228-13:46:55.985 00 SCX_CPU1_MD_SY/3037       for j = 1 to 6 do
21-228-13:46:55.985 00 SCX_CPU1_MD_SY/3038         if (dwelldata[i-1,j] >= 254) then
21-228-13:46:55.985 00 SCX_CPU1_MD_SY/3045         else
21-228-13:46:55.985 00 SCX_CPU1_MD_SY/3046           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:46:55.986 00 SCX_CPU1_MD_SY/3051           endif
21-228-13:46:55.986 00 SCX_CPU1_MD_SY/3052         endif
21-228-13:46:55.986 00 SCX_CPU1_MD_SY/3053       enddo
21-228-13:46:55.986 00 SCX_CPU1_MD_SY/3037       for j = 1 to 6 do
21-228-13:46:55.986 00 SCX_CPU1_MD_SY/3054       if (dwelldata[i,9] <> 0) or (dwelldata[i,10] <> 0) or (dwelldata[i,11] <> 0) or (dwelldata[i,12] <> 0) then
21-228-13:46:55.986 00 SCX_CPU1_MD_SY/3057       endif
21-228-13:46:55.986 00 SCX_CPU1_MD_SY/3058     enddo
21-228-13:46:55.987 00 SCX_CPU1_MD_SY/3036     for i = 2 to 15 do
21-228-13:46:55.987 00 SCX_CPU1_MD_SY/3037       for j = 1 to 6 do
21-228-13:46:55.987 00 SCX_CPU1_MD_SY/3038         if (dwelldata[i-1,j] >= 254) then
21-228-13:46:55.987 00 SCX_CPU1_MD_SY/3045         else
21-228-13:46:55.987 00 SCX_CPU1_MD_SY/3046           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:46:55.987 00 SCX_CPU1_MD_SY/3051           endif
21-228-13:46:55.987 00 SCX_CPU1_MD_SY/3052         endif
21-228-13:46:55.987 00 SCX_CPU1_MD_SY/3053       enddo
21-228-13:46:55.987 00 SCX_CPU1_MD_SY/3037       for j = 1 to 6 do
21-228-13:46:55.987 00 SCX_CPU1_MD_SY/3038         if (dwelldata[i-1,j] >= 254) then
21-228-13:46:55.987 00 SCX_CPU1_MD_SY/3045         else
21-228-13:46:55.987 00 SCX_CPU1_MD_SY/3046           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:46:55.987 00 SCX_CPU1_MD_SY/3051           endif
21-228-13:46:55.987 00 SCX_CPU1_MD_SY/3052         endif
21-228-13:46:55.987 00 SCX_CPU1_MD_SY/3053       enddo
21-228-13:46:55.988 00 SCX_CPU1_MD_SY/3037       for j = 1 to 6 do
21-228-13:46:55.988 00 SCX_CPU1_MD_SY/3038         if (dwelldata[i-1,j] >= 254) then
21-228-13:46:55.988 00 SCX_CPU1_MD_SY/3045         else
21-228-13:46:55.988 00 SCX_CPU1_MD_SY/3046           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:46:55.988 00 SCX_CPU1_MD_SY/3051           endif
21-228-13:46:55.988 00 SCX_CPU1_MD_SY/3052         endif
21-228-13:46:55.988 00 SCX_CPU1_MD_SY/3053       enddo
21-228-13:46:55.988 00 SCX_CPU1_MD_SY/3037       for j = 1 to 6 do
21-228-13:46:55.988 00 SCX_CPU1_MD_SY/3038         if (dwelldata[i-1,j] >= 254) then
21-228-13:46:55.988 00 SCX_CPU1_MD_SY/3045         else
21-228-13:46:55.988 00 SCX_CPU1_MD_SY/3046           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:46:55.989 00 SCX_CPU1_MD_SY/3051           endif
21-228-13:46:55.989 00 SCX_CPU1_MD_SY/3052         endif
21-228-13:46:55.989 00 SCX_CPU1_MD_SY/3053       enddo
21-228-13:46:55.989 00 SCX_CPU1_MD_SY/3037       for j = 1 to 6 do
21-228-13:46:55.989 00 SCX_CPU1_MD_SY/3038         if (dwelldata[i-1,j] >= 254) then
21-228-13:46:55.989 00 SCX_CPU1_MD_SY/3045         else
21-228-13:46:55.989 00 SCX_CPU1_MD_SY/3046           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:46:55.989 00 SCX_CPU1_MD_SY/3051           endif
21-228-13:46:55.989 00 SCX_CPU1_MD_SY/3052         endif
21-228-13:46:55.989 00 SCX_CPU1_MD_SY/3053       enddo
21-228-13:46:55.989 00 SCX_CPU1_MD_SY/3037       for j = 1 to 6 do
21-228-13:46:55.989 00 SCX_CPU1_MD_SY/3038         if (dwelldata[i-1,j] >= 254) then
21-228-13:46:55.989 00 SCX_CPU1_MD_SY/3045         else
21-228-13:46:55.989 00 SCX_CPU1_MD_SY/3046           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:46:55.990 00 SCX_CPU1_MD_SY/3051           endif
21-228-13:46:55.990 00 SCX_CPU1_MD_SY/3052         endif
21-228-13:46:55.990 00 SCX_CPU1_MD_SY/3053       enddo
21-228-13:46:55.990 00 SCX_CPU1_MD_SY/3037       for j = 1 to 6 do
21-228-13:46:55.990 00 SCX_CPU1_MD_SY/3054       if (dwelldata[i,9] <> 0) or (dwelldata[i,10] <> 0) or (dwelldata[i,11] <> 0) or (dwelldata[i,12] <> 0) then
21-228-13:46:55.990 00 SCX_CPU1_MD_SY/3057       endif
21-228-13:46:55.990 00 SCX_CPU1_MD_SY/3058     enddo
21-228-13:46:55.990 00 SCX_CPU1_MD_SY/3036     for i = 2 to 15 do
21-228-13:46:55.990 00 SCX_CPU1_MD_SY/3037       for j = 1 to 6 do
21-228-13:46:55.990 00 SCX_CPU1_MD_SY/3038         if (dwelldata[i-1,j] >= 254) then
21-228-13:46:55.990 00 SCX_CPU1_MD_SY/3045         else
21-228-13:46:55.991 00 SCX_CPU1_MD_SY/3046           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:46:55.991 00 SCX_CPU1_MD_SY/3051           endif
21-228-13:46:55.991 00 SCX_CPU1_MD_SY/3052         endif
21-228-13:46:56.316 00 SCX_CPU1_MD_SY/3053       enddo
21-228-13:46:56.317 00 SCX_CPU1_MD_SY/3037       for j = 1 to 6 do
21-228-13:46:56.317 00 SCX_CPU1_MD_SY/3038         if (dwelldata[i-1,j] >= 254) then
21-228-13:46:56.317 00 SCX_CPU1_MD_SY/3045         else
21-228-13:46:56.317 00 SCX_CPU1_MD_SY/3046           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:46:56.317 00 SCX_CPU1_MD_SY/3051           endif
21-228-13:46:56.317 00 SCX_CPU1_MD_SY/3052         endif
21-228-13:46:56.317 00 SCX_CPU1_MD_SY/3053       enddo
21-228-13:46:56.317 00 SCX_CPU1_MD_SY/3037       for j = 1 to 6 do
21-228-13:46:56.317 00 SCX_CPU1_MD_SY/3038         if (dwelldata[i-1,j] >= 254) then
21-228-13:46:56.317 00 SCX_CPU1_MD_SY/3045         else
21-228-13:46:56.317 00 SCX_CPU1_MD_SY/3046           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:46:56.317 00 SCX_CPU1_MD_SY/3051           endif
21-228-13:46:56.318 00 SCX_CPU1_MD_SY/3052         endif
21-228-13:46:56.318 00 SCX_CPU1_MD_SY/3053       enddo
21-228-13:46:56.318 00 SCX_CPU1_MD_SY/3037       for j = 1 to 6 do
21-228-13:46:56.318 00 SCX_CPU1_MD_SY/3038         if (dwelldata[i-1,j] >= 254) then
21-228-13:46:56.318 00 SCX_CPU1_MD_SY/3045         else
21-228-13:46:56.318 00 SCX_CPU1_MD_SY/3046           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:46:56.318 00 SCX_CPU1_MD_SY/3051           endif
21-228-13:46:56.318 00 SCX_CPU1_MD_SY/3052         endif
21-228-13:46:56.318 00 SCX_CPU1_MD_SY/3053       enddo
21-228-13:46:56.318 00 SCX_CPU1_MD_SY/3037       for j = 1 to 6 do
21-228-13:46:56.318 00 SCX_CPU1_MD_SY/3038         if (dwelldata[i-1,j] >= 254) then
21-228-13:46:56.319 00 SCX_CPU1_MD_SY/3045         else
21-228-13:46:56.319 00 SCX_CPU1_MD_SY/3046           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:46:56.319 00 SCX_CPU1_MD_SY/3051           endif
21-228-13:46:56.319 00 SCX_CPU1_MD_SY/3052         endif
21-228-13:46:56.319 00 SCX_CPU1_MD_SY/3053       enddo
21-228-13:46:56.319 00 SCX_CPU1_MD_SY/3037       for j = 1 to 6 do
21-228-13:46:56.319 00 SCX_CPU1_MD_SY/3038         if (dwelldata[i-1,j] >= 254) then
21-228-13:46:56.319 00 SCX_CPU1_MD_SY/3045         else
21-228-13:46:56.319 00 SCX_CPU1_MD_SY/3046           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:46:56.319 00 SCX_CPU1_MD_SY/3051           endif
21-228-13:46:56.319 00 SCX_CPU1_MD_SY/3052         endif
21-228-13:46:56.319 00 SCX_CPU1_MD_SY/3053       enddo
21-228-13:46:56.320 00 SCX_CPU1_MD_SY/3037       for j = 1 to 6 do
21-228-13:46:56.320 00 SCX_CPU1_MD_SY/3054       if (dwelldata[i,9] <> 0) or (dwelldata[i,10] <> 0) or (dwelldata[i,11] <> 0) or (dwelldata[i,12] <> 0) then
21-228-13:46:56.320 00 SCX_CPU1_MD_SY/3057       endif
21-228-13:46:56.320 00 SCX_CPU1_MD_SY/3058     enddo
21-228-13:46:56.320 00 SCX_CPU1_MD_SY/3036     for i = 2 to 15 do
21-228-13:46:56.320 00 SCX_CPU1_MD_SY/3037       for j = 1 to 6 do
21-228-13:46:56.320 00 SCX_CPU1_MD_SY/3038         if (dwelldata[i-1,j] >= 254) then
21-228-13:46:56.321 00 SCX_CPU1_MD_SY/3045         else
21-228-13:46:56.321 00 SCX_CPU1_MD_SY/3046           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:46:56.321 00 SCX_CPU1_MD_SY/3051           endif
21-228-13:46:56.321 00 SCX_CPU1_MD_SY/3052         endif
21-228-13:46:56.321 00 SCX_CPU1_MD_SY/3053       enddo
21-228-13:46:56.321 00 SCX_CPU1_MD_SY/3037       for j = 1 to 6 do
21-228-13:46:56.321 00 SCX_CPU1_MD_SY/3038         if (dwelldata[i-1,j] >= 254) then
21-228-13:46:56.321 00 SCX_CPU1_MD_SY/3045         else
21-228-13:46:56.321 00 SCX_CPU1_MD_SY/3046           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:46:56.322 00 SCX_CPU1_MD_SY/3051           endif
21-228-13:46:56.322 00 SCX_CPU1_MD_SY/3052         endif
21-228-13:46:56.322 00 SCX_CPU1_MD_SY/3053       enddo
21-228-13:46:56.322 00 SCX_CPU1_MD_SY/3037       for j = 1 to 6 do
21-228-13:46:56.322 00 SCX_CPU1_MD_SY/3038         if (dwelldata[i-1,j] >= 254) then
21-228-13:46:56.322 00 SCX_CPU1_MD_SY/3045         else
21-228-13:46:56.322 00 SCX_CPU1_MD_SY/3046           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:46:56.322 00 SCX_CPU1_MD_SY/3051           endif
21-228-13:46:56.322 00 SCX_CPU1_MD_SY/3052         endif
21-228-13:46:56.322 00 SCX_CPU1_MD_SY/3053       enddo
21-228-13:46:56.322 00 SCX_CPU1_MD_SY/3037       for j = 1 to 6 do
21-228-13:46:56.323 00 SCX_CPU1_MD_SY/3038         if (dwelldata[i-1,j] >= 254) then
21-228-13:46:56.323 00 SCX_CPU1_MD_SY/3045         else
21-228-13:46:56.323 00 SCX_CPU1_MD_SY/3046           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:46:56.323 00 SCX_CPU1_MD_SY/3051           endif
21-228-13:46:56.323 00 SCX_CPU1_MD_SY/3052         endif
21-228-13:46:56.323 00 SCX_CPU1_MD_SY/3053       enddo
21-228-13:46:56.323 00 SCX_CPU1_MD_SY/3037       for j = 1 to 6 do
21-228-13:46:56.323 00 SCX_CPU1_MD_SY/3038         if (dwelldata[i-1,j] >= 254) then
21-228-13:46:56.323 00 SCX_CPU1_MD_SY/3045         else
21-228-13:46:56.323 00 SCX_CPU1_MD_SY/3046           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:46:56.323 00 SCX_CPU1_MD_SY/3051           endif
21-228-13:46:56.323 00 SCX_CPU1_MD_SY/3052         endif
21-228-13:46:56.323 00 SCX_CPU1_MD_SY/3053       enddo
21-228-13:46:56.324 00 SCX_CPU1_MD_SY/3037       for j = 1 to 6 do
21-228-13:46:56.324 00 SCX_CPU1_MD_SY/3038         if (dwelldata[i-1,j] >= 254) then
21-228-13:46:56.324 00 SCX_CPU1_MD_SY/3045         else
21-228-13:46:56.324 00 SCX_CPU1_MD_SY/3046           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:46:56.324 00 SCX_CPU1_MD_SY/3051           endif
21-228-13:46:56.324 00 SCX_CPU1_MD_SY/3052         endif
21-228-13:46:56.324 00 SCX_CPU1_MD_SY/3053       enddo
21-228-13:46:56.324 00 SCX_CPU1_MD_SY/3037       for j = 1 to 6 do
21-228-13:46:56.324 00 SCX_CPU1_MD_SY/3054       if (dwelldata[i,9] <> 0) or (dwelldata[i,10] <> 0) or (dwelldata[i,11] <> 0) or (dwelldata[i,12] <> 0) then
21-228-13:46:56.324 00 SCX_CPU1_MD_SY/3057       endif
21-228-13:46:56.324 00 SCX_CPU1_MD_SY/3058     enddo
21-228-13:46:56.325 00 SCX_CPU1_MD_SY/3036     for i = 2 to 15 do
21-228-13:46:56.325 00 SCX_CPU1_MD_SY/3059     
21-228-13:46:56.325 00 SCX_CPU1_MD_SY/3060     if (passed = 1) then
21-228-13:46:56.325 00 SCX_CPU1_MD_SY/3061       write "<*> Passed (3000;3000.2;3001) - Data was as expected and received at the correct rate."
21-228-13:46:56.325 00     SPR-I:OPRO         <*> Passed (3000;3000.2;3001) - Data was as expected and received at the correct rate.
21-228-13:46:56.325 00 SCX_CPU1_MD_SY/3062       ut_setrequirements MD_3000, "P"
21-228-13:46:56.326 00 SCX_CPU1_MD_SY/3063       ut_setrequirements MD_3000_2, "P"
21-228-13:46:56.327 00 SCX_CPU1_MD_SY/3064       ut_setrequirements MD_3001, "P"
21-228-13:46:56.328 00 SCX_CPU1_MD_SY/3070     endif
21-228-13:46:56.328 00 SCX_CPU1_MD_SY/3071     
21-228-13:46:56.328 00 SCX_CPU1_MD_SY/3072     wait 5
21-228-13:46:56.328 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-228-13:47:01.331 00 SCX_CPU1_MD_SY/3073     
21-228-13:47:01.331 00 SCX_CPU1_MD_SY/3074     write ";*********************************************************************"
21-228-13:47:01.331 00     SPR-I:OPRO         ;*********************************************************************
21-228-13:47:01.331 00 SCX_CPU1_MD_SY/3075     write ";  Step 4.2:  MD Application Reset  "
21-228-13:47:01.331 00     SPR-I:OPRO         ;  Step 4.2:  MD Application Reset  
21-228-13:47:01.331 00 SCX_CPU1_MD_SY/3076     write ";********************************************************************"
21-228-13:47:01.331 00     SPR-I:OPRO         ;********************************************************************
21-228-13:47:01.331 00 SCX_CPU1_MD_SY/3077     write ";  Step 4.2.1: Dump the Load Tables before performing an Application "
21-228-13:47:01.332 00     SPR-I:OPRO         ;  Step 4.2.1: Dump the Load Tables before performing an Application 
21-228-13:47:01.332 00 SCX_CPU1_MD_SY/3078     write ";  Reset in order to verify the tables were restored."
21-228-13:47:01.332 00     SPR-I:OPRO         ;  Reset in order to verify the tables were restored.
21-228-13:47:01.332 00 SCX_CPU1_MD_SY/3079     write ";********************************************************************"
21-228-13:47:01.332 00     SPR-I:OPRO         ;********************************************************************
21-228-13:47:01.332 00 SCX_CPU1_MD_SY/3081     for i = 1 to MD_NUM_DWELL_TABLES do
21-228-13:47:01.332 00 SCX_CPU1_MD_SY/3082       ; Dump the dwell table
21-228-13:47:01.332 00 SCX_CPU1_MD_SY/3083       ut_setupevents SCX, CPU1, CFE_TBL, CFE_TBL_WRITE_DUMP_INF_EID, INFO, 1
21-228-13:47:01.336 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:47:01.336 00     SPR-I:OPRO         ; Setup event 1 with CFE_TBL INFO 14
21-228-13:47:01.336 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:47:01.337 00 SCX_CPU1_MD_SY/3084     
21-228-13:47:01.337 00 SCX_CPU1_MD_SY/3085       tableName = MDAppName & ".DWELL_TABLE" & i
21-228-13:47:01.337 00 SCX_CPU1_MD_SY/3086       dumpFileName = "cpu1_tbl" & i & "symdmp421"
21-228-13:47:01.337 00 SCX_CPU1_MD_SY/3087       if (i = 1) then
21-228-13:47:01.337 00 SCX_CPU1_MD_SY/3088         loadPktId = dwell_tbl1_load_pkt
21-228-13:47:01.337 00 SCX_CPU1_MD_SY/3095       endif
21-228-13:47:01.337 00 SCX_CPU1_MD_SY/3096     
21-228-13:47:01.337 00 SCX_CPU1_MD_SY/3097       cmdcnt = SCX_CPU1_TBL_CMDPC+1
21-228-13:47:01.337 00 SCX_CPU1_MD_SY/3098     
21-228-13:47:01.337 00 SCX_CPU1_MD_SY/3099       s get_tbl_to_cvt (ramDir,tableName,"A",dumpFileName,hostCPU,loadPktId)
21-228-13:47:01.337 00     SPR-I:STS          Loading file /s/opr/accounts/cfs_test/prc/get_tbl_to_cvt.i
21-228-13:47:01.338 00     SPR-I:STS          Procedure GET_TBL_TO_CVT started
21-228-13:47:01.338 00 GET_TBL_TO_CVT/2        ;
21-228-13:47:01.338 00 GET_TBL_TO_CVT/3        local logging = %liv (log_procedure)
21-228-13:47:01.338 00 GET_TBL_TO_CVT/4        %liv (log_procedure) = FALSE
21-228-13:47:01.343 00     SPR-I:OPRO         Sending Command: /SCX_CPU1_TBL_DUMP ACTIVE DTABLENAME="MD.DWELL_TABLE1" DFILENAME="/ram/cpu1_tbl1symdmp421"
21-228-13:47:01.354 00     SPR-I:STTE         Wait mode - waiting 15 seconds ...
21-228-13:47:01.461 00    TLMH-I:STS          58-012-14:25:32.002 INFO CPU=CPU1 APPNAME=CFE_TBL EVENT ID=14 Successfully dumped Table 'MD.DWELL_TABLE1' to '/ram/cpu1_tbl1symdmp421'
21-228-13:47:16.364 00     SPR-I:OPRO         
21-228-13:47:16.364 00     SPR-I:OPRO            The TBLNAME is: MD.DWELL_TABLE1
21-228-13:47:16.365 00     SPR-I:OPRO               The APID is: P0FA8
21-228-13:47:16.365 00     SPR-I:OPRO                The CPU is: CPU3
21-228-13:47:16.365 00     SPR-I:OPRO         The IP Address is: 192.168.1.8
21-228-13:47:16.365 00     SPR-I:OPRO         The perl command is: perl /s/opr/accounts/global/tools/ftp.pl RAM:0 cpu1_tbl1symdmp421 cpu1_tbl1symdmp421 binary 192.168.1.8
21-228-13:47:16.511 00     SPR-I:OPRO         Return code from ftp_file.pl: 0
21-228-13:47:16.511 00     SPR-I:STTE         Wait mode - waiting 15 seconds ...
21-228-13:47:31.522 00     SPR-I:OPRO         
21-228-13:47:31.567 00     SPR-I:OPRO         The unix command is cvt -ws file_list[4008].file_write_time "`date +%y-%j-%T -r /s/opr/accounts/cfs_test/image/cpu1_tbl1symdmp421`"
21-228-13:47:31.568 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-228-13:47:36.573 00 GET_TBL_TO_CVT/238      
21-228-13:47:36.573 00 GET_TBL_TO_CVT/239      ENDPROC
21-228-13:47:36.573 00     SPR-I:STS          Procedure GET_TBL_TO_CVT completed
21-228-13:47:36.576 00 SCX_CPU1_MD_SY/3100     
21-228-13:47:36.576 00 SCX_CPU1_MD_SY/3101       ut_tlmwait SCX_CPU1_TBL_CMDPC, {cmdcnt}
21-228-13:47:36.588 00     SPR-I:STTE         WAIT UNTIL completed
21-228-13:47:36.590 00 SCX_CPU1_MD_SY/3102       if (UT_TW_Status <> UT_Success) then
21-228-13:47:36.590 00 SCX_CPU1_MD_SY/3104       endif
21-228-13:47:36.590 00 SCX_CPU1_MD_SY/3105     
21-228-13:47:36.590 00 SCX_CPU1_MD_SY/3106       ; Check for event message
21-228-13:47:36.590 00 SCX_CPU1_MD_SY/3107       if (SCX_CPU1_find_event[1].num_found_messages != 1) then
21-228-13:47:36.590 00 SCX_CPU1_MD_SY/3111       endif
21-228-13:47:36.591 00 SCX_CPU1_MD_SY/3112     
21-228-13:47:36.591 00 SCX_CPU1_MD_SY/3114       dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Enabled"
21-228-13:47:36.591 00 SCX_CPU1_MD_SY/3115       tbl_enaFlag[i] = {dataName}
21-228-13:47:36.591 00 SCX_CPU1_MD_SY/3116       dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Signature"
21-228-13:47:36.591 00 SCX_CPU1_MD_SY/3117       tbl_signature[i] = {dataName}
21-228-13:47:36.592 00 SCX_CPU1_MD_SY/3118     
21-228-13:47:36.592 00 SCX_CPU1_MD_SY/3120       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:47:36.592 00 SCX_CPU1_MD_SY/3121         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:47:36.592 00 SCX_CPU1_MD_SY/3122         tbl_length[i,j] = {dataName}
21-228-13:47:36.593 00 SCX_CPU1_MD_SY/3123         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:47:36.627 00 SCX_CPU1_MD_SY/3124         tbl_delay[i,j] = {dataName}
21-228-13:47:36.627 00 SCX_CPU1_MD_SY/3125         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:47:36.628 00 SCX_CPU1_MD_SY/3126         tbl_offset[i,j] = {dataName}
21-228-13:47:36.628 00 SCX_CPU1_MD_SY/3127         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:47:36.629 00 SCX_CPU1_MD_SY/3128         tbl_symName[i,j] = {dataName}
21-228-13:47:36.629 00 SCX_CPU1_MD_SY/3129       enddo
21-228-13:47:36.629 00 SCX_CPU1_MD_SY/3120       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:47:36.629 00 SCX_CPU1_MD_SY/3121         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:47:36.629 00 SCX_CPU1_MD_SY/3122         tbl_length[i,j] = {dataName}
21-228-13:47:36.630 00 SCX_CPU1_MD_SY/3123         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:47:36.630 00 SCX_CPU1_MD_SY/3124         tbl_delay[i,j] = {dataName}
21-228-13:47:36.630 00 SCX_CPU1_MD_SY/3125         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:47:36.630 00 SCX_CPU1_MD_SY/3126         tbl_offset[i,j] = {dataName}
21-228-13:47:36.630 00 SCX_CPU1_MD_SY/3127         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:47:36.630 00 SCX_CPU1_MD_SY/3128         tbl_symName[i,j] = {dataName}
21-228-13:47:36.630 00 SCX_CPU1_MD_SY/3129       enddo
21-228-13:47:36.631 00 SCX_CPU1_MD_SY/3120       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:47:36.631 00 SCX_CPU1_MD_SY/3121         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:47:36.631 00 SCX_CPU1_MD_SY/3122         tbl_length[i,j] = {dataName}
21-228-13:47:36.631 00 SCX_CPU1_MD_SY/3123         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:47:36.631 00 SCX_CPU1_MD_SY/3124         tbl_delay[i,j] = {dataName}
21-228-13:47:36.631 00 SCX_CPU1_MD_SY/3125         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:47:36.631 00 SCX_CPU1_MD_SY/3126         tbl_offset[i,j] = {dataName}
21-228-13:47:36.631 00 SCX_CPU1_MD_SY/3127         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:47:36.632 00 SCX_CPU1_MD_SY/3128         tbl_symName[i,j] = {dataName}
21-228-13:47:36.632 00 SCX_CPU1_MD_SY/3129       enddo
21-228-13:47:36.632 00 SCX_CPU1_MD_SY/3120       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:47:36.632 00 SCX_CPU1_MD_SY/3121         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:47:36.632 00 SCX_CPU1_MD_SY/3122         tbl_length[i,j] = {dataName}
21-228-13:47:36.632 00 SCX_CPU1_MD_SY/3123         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:47:36.632 00 SCX_CPU1_MD_SY/3124         tbl_delay[i,j] = {dataName}
21-228-13:47:36.632 00 SCX_CPU1_MD_SY/3125         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:47:36.632 00 SCX_CPU1_MD_SY/3126         tbl_offset[i,j] = {dataName}
21-228-13:47:36.632 00 SCX_CPU1_MD_SY/3127         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:47:36.633 00 SCX_CPU1_MD_SY/3128         tbl_symName[i,j] = {dataName}
21-228-13:47:36.633 00 SCX_CPU1_MD_SY/3129       enddo
21-228-13:47:36.638 00 SCX_CPU1_MD_SY/3120       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:47:36.638 00 SCX_CPU1_MD_SY/3121         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:47:36.638 00 SCX_CPU1_MD_SY/3122         tbl_length[i,j] = {dataName}
21-228-13:47:36.638 00 SCX_CPU1_MD_SY/3123         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:47:36.638 00 SCX_CPU1_MD_SY/3124         tbl_delay[i,j] = {dataName}
21-228-13:47:36.638 00 SCX_CPU1_MD_SY/3125         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:47:36.638 00 SCX_CPU1_MD_SY/3126         tbl_offset[i,j] = {dataName}
21-228-13:47:36.639 00 SCX_CPU1_MD_SY/3127         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:47:36.639 00 SCX_CPU1_MD_SY/3128         tbl_symName[i,j] = {dataName}
21-228-13:47:36.639 00 SCX_CPU1_MD_SY/3129       enddo
21-228-13:47:36.639 00 SCX_CPU1_MD_SY/3120       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:47:36.639 00 SCX_CPU1_MD_SY/3121         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:47:36.639 00 SCX_CPU1_MD_SY/3122         tbl_length[i,j] = {dataName}
21-228-13:47:36.639 00 SCX_CPU1_MD_SY/3123         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:47:36.639 00 SCX_CPU1_MD_SY/3124         tbl_delay[i,j] = {dataName}
21-228-13:47:36.639 00 SCX_CPU1_MD_SY/3125         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:47:36.639 00 SCX_CPU1_MD_SY/3126         tbl_offset[i,j] = {dataName}
21-228-13:47:36.640 00 SCX_CPU1_MD_SY/3127         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:47:36.640 00 SCX_CPU1_MD_SY/3128         tbl_symName[i,j] = {dataName}
21-228-13:47:36.640 00 SCX_CPU1_MD_SY/3129       enddo
21-228-13:47:36.640 00 SCX_CPU1_MD_SY/3120       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:47:36.640 00 SCX_CPU1_MD_SY/3121         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:47:36.640 00 SCX_CPU1_MD_SY/3122         tbl_length[i,j] = {dataName}
21-228-13:47:36.640 00 SCX_CPU1_MD_SY/3123         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:47:36.640 00 SCX_CPU1_MD_SY/3124         tbl_delay[i,j] = {dataName}
21-228-13:47:36.640 00 SCX_CPU1_MD_SY/3125         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:47:36.640 00 SCX_CPU1_MD_SY/3126         tbl_offset[i,j] = {dataName}
21-228-13:47:36.641 00 SCX_CPU1_MD_SY/3127         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:47:36.641 00 SCX_CPU1_MD_SY/3128         tbl_symName[i,j] = {dataName}
21-228-13:47:36.641 00 SCX_CPU1_MD_SY/3129       enddo
21-228-13:47:36.641 00 SCX_CPU1_MD_SY/3120       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:47:36.641 00 SCX_CPU1_MD_SY/3121         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:47:36.641 00 SCX_CPU1_MD_SY/3122         tbl_length[i,j] = {dataName}
21-228-13:47:36.644 00 SCX_CPU1_MD_SY/3123         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:47:36.644 00 SCX_CPU1_MD_SY/3124         tbl_delay[i,j] = {dataName}
21-228-13:47:36.644 00 SCX_CPU1_MD_SY/3125         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:47:36.644 00 SCX_CPU1_MD_SY/3126         tbl_offset[i,j] = {dataName}
21-228-13:47:36.645 00 SCX_CPU1_MD_SY/3127         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:47:36.645 00 SCX_CPU1_MD_SY/3128         tbl_symName[i,j] = {dataName}
21-228-13:47:36.645 00 SCX_CPU1_MD_SY/3129       enddo
21-228-13:47:36.645 00 SCX_CPU1_MD_SY/3120       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:47:36.645 00 SCX_CPU1_MD_SY/3121         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:47:36.645 00 SCX_CPU1_MD_SY/3122         tbl_length[i,j] = {dataName}
21-228-13:47:36.645 00 SCX_CPU1_MD_SY/3123         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:47:36.645 00 SCX_CPU1_MD_SY/3124         tbl_delay[i,j] = {dataName}
21-228-13:47:36.645 00 SCX_CPU1_MD_SY/3125         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:47:36.645 00 SCX_CPU1_MD_SY/3126         tbl_offset[i,j] = {dataName}
21-228-13:47:36.645 00 SCX_CPU1_MD_SY/3127         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:47:36.646 00 SCX_CPU1_MD_SY/3128         tbl_symName[i,j] = {dataName}
21-228-13:47:36.646 00 SCX_CPU1_MD_SY/3129       enddo
21-228-13:47:36.646 00 SCX_CPU1_MD_SY/3120       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:47:36.646 00 SCX_CPU1_MD_SY/3121         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:47:36.646 00 SCX_CPU1_MD_SY/3122         tbl_length[i,j] = {dataName}
21-228-13:47:36.646 00 SCX_CPU1_MD_SY/3123         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:47:36.646 00 SCX_CPU1_MD_SY/3124         tbl_delay[i,j] = {dataName}
21-228-13:47:36.647 00 SCX_CPU1_MD_SY/3125         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:47:36.647 00 SCX_CPU1_MD_SY/3126         tbl_offset[i,j] = {dataName}
21-228-13:47:36.647 00 SCX_CPU1_MD_SY/3127         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:47:36.647 00 SCX_CPU1_MD_SY/3128         tbl_symName[i,j] = {dataName}
21-228-13:47:36.647 00 SCX_CPU1_MD_SY/3129       enddo
21-228-13:47:36.648 00 SCX_CPU1_MD_SY/3120       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:47:36.648 00 SCX_CPU1_MD_SY/3121         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:47:36.648 00 SCX_CPU1_MD_SY/3122         tbl_length[i,j] = {dataName}
21-228-13:47:36.648 00 SCX_CPU1_MD_SY/3123         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:47:36.648 00 SCX_CPU1_MD_SY/3124         tbl_delay[i,j] = {dataName}
21-228-13:47:36.648 00 SCX_CPU1_MD_SY/3125         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:47:36.648 00 SCX_CPU1_MD_SY/3126         tbl_offset[i,j] = {dataName}
21-228-13:47:36.648 00 SCX_CPU1_MD_SY/3127         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:47:36.648 00 SCX_CPU1_MD_SY/3128         tbl_symName[i,j] = {dataName}
21-228-13:47:36.648 00 SCX_CPU1_MD_SY/3129       enddo
21-228-13:47:36.649 00 SCX_CPU1_MD_SY/3120       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:47:36.649 00 SCX_CPU1_MD_SY/3121         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:47:36.649 00 SCX_CPU1_MD_SY/3122         tbl_length[i,j] = {dataName}
21-228-13:47:36.649 00 SCX_CPU1_MD_SY/3123         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:47:36.649 00 SCX_CPU1_MD_SY/3124         tbl_delay[i,j] = {dataName}
21-228-13:47:36.649 00 SCX_CPU1_MD_SY/3125         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:47:36.649 00 SCX_CPU1_MD_SY/3126         tbl_offset[i,j] = {dataName}
21-228-13:47:36.649 00 SCX_CPU1_MD_SY/3127         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:47:36.653 00 SCX_CPU1_MD_SY/3128         tbl_symName[i,j] = {dataName}
21-228-13:47:36.653 00 SCX_CPU1_MD_SY/3129       enddo
21-228-13:47:36.653 00 SCX_CPU1_MD_SY/3120       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:47:36.654 00 SCX_CPU1_MD_SY/3121         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:47:36.654 00 SCX_CPU1_MD_SY/3122         tbl_length[i,j] = {dataName}
21-228-13:47:36.654 00 SCX_CPU1_MD_SY/3123         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:47:36.654 00 SCX_CPU1_MD_SY/3124         tbl_delay[i,j] = {dataName}
21-228-13:47:36.654 00 SCX_CPU1_MD_SY/3125         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:47:36.654 00 SCX_CPU1_MD_SY/3126         tbl_offset[i,j] = {dataName}
21-228-13:47:36.654 00 SCX_CPU1_MD_SY/3127         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:47:36.654 00 SCX_CPU1_MD_SY/3128         tbl_symName[i,j] = {dataName}
21-228-13:47:36.654 00 SCX_CPU1_MD_SY/3129       enddo
21-228-13:47:36.654 00 SCX_CPU1_MD_SY/3120       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:47:36.655 00 SCX_CPU1_MD_SY/3121         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:47:36.655 00 SCX_CPU1_MD_SY/3122         tbl_length[i,j] = {dataName}
21-228-13:47:36.655 00 SCX_CPU1_MD_SY/3123         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:47:36.655 00 SCX_CPU1_MD_SY/3124         tbl_delay[i,j] = {dataName}
21-228-13:47:36.655 00 SCX_CPU1_MD_SY/3125         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:47:36.655 00 SCX_CPU1_MD_SY/3126         tbl_offset[i,j] = {dataName}
21-228-13:47:36.655 00 SCX_CPU1_MD_SY/3127         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:47:36.655 00 SCX_CPU1_MD_SY/3128         tbl_symName[i,j] = {dataName}
21-228-13:47:36.655 00 SCX_CPU1_MD_SY/3129       enddo
21-228-13:47:36.655 00 SCX_CPU1_MD_SY/3120       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:47:36.658 00 SCX_CPU1_MD_SY/3121         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:47:36.659 00 SCX_CPU1_MD_SY/3122         tbl_length[i,j] = {dataName}
21-228-13:47:36.659 00 SCX_CPU1_MD_SY/3123         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:47:36.659 00 SCX_CPU1_MD_SY/3124         tbl_delay[i,j] = {dataName}
21-228-13:47:36.659 00 SCX_CPU1_MD_SY/3125         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:47:36.659 00 SCX_CPU1_MD_SY/3126         tbl_offset[i,j] = {dataName}
21-228-13:47:36.659 00 SCX_CPU1_MD_SY/3127         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:47:36.659 00 SCX_CPU1_MD_SY/3128         tbl_symName[i,j] = {dataName}
21-228-13:47:36.659 00 SCX_CPU1_MD_SY/3129       enddo
21-228-13:47:36.660 00 SCX_CPU1_MD_SY/3120       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:47:36.660 00 SCX_CPU1_MD_SY/3121         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:47:36.660 00 SCX_CPU1_MD_SY/3122         tbl_length[i,j] = {dataName}
21-228-13:47:36.660 00 SCX_CPU1_MD_SY/3123         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:47:36.660 00 SCX_CPU1_MD_SY/3124         tbl_delay[i,j] = {dataName}
21-228-13:47:36.660 00 SCX_CPU1_MD_SY/3125         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:47:36.660 00 SCX_CPU1_MD_SY/3126         tbl_offset[i,j] = {dataName}
21-228-13:47:36.660 00 SCX_CPU1_MD_SY/3127         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:47:36.660 00 SCX_CPU1_MD_SY/3128         tbl_symName[i,j] = {dataName}
21-228-13:47:36.660 00 SCX_CPU1_MD_SY/3129       enddo
21-228-13:47:36.661 00 SCX_CPU1_MD_SY/3120       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:47:36.661 00 SCX_CPU1_MD_SY/3121         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:47:36.661 00 SCX_CPU1_MD_SY/3122         tbl_length[i,j] = {dataName}
21-228-13:47:36.661 00 SCX_CPU1_MD_SY/3123         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:47:36.666 00 SCX_CPU1_MD_SY/3124         tbl_delay[i,j] = {dataName}
21-228-13:47:36.666 00 SCX_CPU1_MD_SY/3125         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:47:36.666 00 SCX_CPU1_MD_SY/3126         tbl_offset[i,j] = {dataName}
21-228-13:47:36.666 00 SCX_CPU1_MD_SY/3127         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:47:36.666 00 SCX_CPU1_MD_SY/3128         tbl_symName[i,j] = {dataName}
21-228-13:47:36.666 00 SCX_CPU1_MD_SY/3129       enddo
21-228-13:47:36.666 00 SCX_CPU1_MD_SY/3120       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:47:36.667 00 SCX_CPU1_MD_SY/3121         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:47:36.667 00 SCX_CPU1_MD_SY/3122         tbl_length[i,j] = {dataName}
21-228-13:47:36.667 00 SCX_CPU1_MD_SY/3123         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:47:36.667 00 SCX_CPU1_MD_SY/3124         tbl_delay[i,j] = {dataName}
21-228-13:47:36.667 00 SCX_CPU1_MD_SY/3125         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:47:36.667 00 SCX_CPU1_MD_SY/3126         tbl_offset[i,j] = {dataName}
21-228-13:47:36.667 00 SCX_CPU1_MD_SY/3127         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:47:36.667 00 SCX_CPU1_MD_SY/3128         tbl_symName[i,j] = {dataName}
21-228-13:47:36.667 00 SCX_CPU1_MD_SY/3129       enddo
21-228-13:47:36.667 00 SCX_CPU1_MD_SY/3120       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:47:36.668 00 SCX_CPU1_MD_SY/3121         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:47:36.668 00 SCX_CPU1_MD_SY/3122         tbl_length[i,j] = {dataName}
21-228-13:47:36.668 00 SCX_CPU1_MD_SY/3123         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:47:36.668 00 SCX_CPU1_MD_SY/3124         tbl_delay[i,j] = {dataName}
21-228-13:47:36.668 00 SCX_CPU1_MD_SY/3125         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:47:36.668 00 SCX_CPU1_MD_SY/3126         tbl_offset[i,j] = {dataName}
21-228-13:47:36.672 00 SCX_CPU1_MD_SY/3127         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:47:36.672 00 SCX_CPU1_MD_SY/3128         tbl_symName[i,j] = {dataName}
21-228-13:47:36.672 00 SCX_CPU1_MD_SY/3129       enddo
21-228-13:47:36.672 00 SCX_CPU1_MD_SY/3120       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:47:36.672 00 SCX_CPU1_MD_SY/3121         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:47:36.672 00 SCX_CPU1_MD_SY/3122         tbl_length[i,j] = {dataName}
21-228-13:47:36.672 00 SCX_CPU1_MD_SY/3123         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:47:36.672 00 SCX_CPU1_MD_SY/3124         tbl_delay[i,j] = {dataName}
21-228-13:47:36.672 00 SCX_CPU1_MD_SY/3125         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:47:36.672 00 SCX_CPU1_MD_SY/3126         tbl_offset[i,j] = {dataName}
21-228-13:47:36.673 00 SCX_CPU1_MD_SY/3127         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:47:36.673 00 SCX_CPU1_MD_SY/3128         tbl_symName[i,j] = {dataName}
21-228-13:47:36.673 00 SCX_CPU1_MD_SY/3129       enddo
21-228-13:47:36.673 00 SCX_CPU1_MD_SY/3120       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:47:36.673 00 SCX_CPU1_MD_SY/3121         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:47:36.673 00 SCX_CPU1_MD_SY/3122         tbl_length[i,j] = {dataName}
21-228-13:47:36.673 00 SCX_CPU1_MD_SY/3123         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:47:36.673 00 SCX_CPU1_MD_SY/3124         tbl_delay[i,j] = {dataName}
21-228-13:47:36.673 00 SCX_CPU1_MD_SY/3125         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:47:36.673 00 SCX_CPU1_MD_SY/3126         tbl_offset[i,j] = {dataName}
21-228-13:47:36.673 00 SCX_CPU1_MD_SY/3127         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:47:36.674 00 SCX_CPU1_MD_SY/3128         tbl_symName[i,j] = {dataName}
21-228-13:47:36.674 00 SCX_CPU1_MD_SY/3129       enddo
21-228-13:47:36.674 00 SCX_CPU1_MD_SY/3120       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:47:36.674 00 SCX_CPU1_MD_SY/3121         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:47:36.674 00 SCX_CPU1_MD_SY/3122         tbl_length[i,j] = {dataName}
21-228-13:47:36.674 00 SCX_CPU1_MD_SY/3123         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:47:36.674 00 SCX_CPU1_MD_SY/3124         tbl_delay[i,j] = {dataName}
21-228-13:47:36.674 00 SCX_CPU1_MD_SY/3125         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:47:36.674 00 SCX_CPU1_MD_SY/3126         tbl_offset[i,j] = {dataName}
21-228-13:47:36.674 00 SCX_CPU1_MD_SY/3127         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:47:36.674 00 SCX_CPU1_MD_SY/3128         tbl_symName[i,j] = {dataName}
21-228-13:47:36.675 00 SCX_CPU1_MD_SY/3129       enddo
21-228-13:47:36.675 00 SCX_CPU1_MD_SY/3120       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:47:36.675 00 SCX_CPU1_MD_SY/3121         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:47:36.675 00 SCX_CPU1_MD_SY/3122         tbl_length[i,j] = {dataName}
21-228-13:47:36.679 00 SCX_CPU1_MD_SY/3123         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:47:36.679 00 SCX_CPU1_MD_SY/3124         tbl_delay[i,j] = {dataName}
21-228-13:47:36.680 00 SCX_CPU1_MD_SY/3125         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:47:36.680 00 SCX_CPU1_MD_SY/3126         tbl_offset[i,j] = {dataName}
21-228-13:47:36.680 00 SCX_CPU1_MD_SY/3127         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:47:36.680 00 SCX_CPU1_MD_SY/3128         tbl_symName[i,j] = {dataName}
21-228-13:47:36.680 00 SCX_CPU1_MD_SY/3129       enddo
21-228-13:47:36.680 00 SCX_CPU1_MD_SY/3120       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:47:36.681 00 SCX_CPU1_MD_SY/3121         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:47:36.681 00 SCX_CPU1_MD_SY/3122         tbl_length[i,j] = {dataName}
21-228-13:47:36.681 00 SCX_CPU1_MD_SY/3123         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:47:36.681 00 SCX_CPU1_MD_SY/3124         tbl_delay[i,j] = {dataName}
21-228-13:47:36.681 00 SCX_CPU1_MD_SY/3125         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:47:36.681 00 SCX_CPU1_MD_SY/3126         tbl_offset[i,j] = {dataName}
21-228-13:47:36.681 00 SCX_CPU1_MD_SY/3127         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:47:36.681 00 SCX_CPU1_MD_SY/3128         tbl_symName[i,j] = {dataName}
21-228-13:47:36.681 00 SCX_CPU1_MD_SY/3129       enddo
21-228-13:47:36.682 00 SCX_CPU1_MD_SY/3120       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:47:36.682 00 SCX_CPU1_MD_SY/3121         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:47:36.682 00 SCX_CPU1_MD_SY/3122         tbl_length[i,j] = {dataName}
21-228-13:47:36.682 00 SCX_CPU1_MD_SY/3123         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:47:36.682 00 SCX_CPU1_MD_SY/3124         tbl_delay[i,j] = {dataName}
21-228-13:47:36.682 00 SCX_CPU1_MD_SY/3125         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:47:36.685 00 SCX_CPU1_MD_SY/3126         tbl_offset[i,j] = {dataName}
21-228-13:47:36.686 00 SCX_CPU1_MD_SY/3127         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:47:36.686 00 SCX_CPU1_MD_SY/3128         tbl_symName[i,j] = {dataName}
21-228-13:47:36.686 00 SCX_CPU1_MD_SY/3129       enddo
21-228-13:47:36.686 00 SCX_CPU1_MD_SY/3120       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:47:36.686 00 SCX_CPU1_MD_SY/3130     enddo
21-228-13:47:36.687 00 SCX_CPU1_MD_SY/3081     for i = 1 to MD_NUM_DWELL_TABLES do
21-228-13:47:36.687 00 SCX_CPU1_MD_SY/3082       ; Dump the dwell table
21-228-13:47:36.687 00 SCX_CPU1_MD_SY/3083       ut_setupevents SCX, CPU1, CFE_TBL, CFE_TBL_WRITE_DUMP_INF_EID, INFO, 1
21-228-13:47:36.688 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:47:36.688 00     SPR-I:OPRO         ; Setup event 1 with CFE_TBL INFO 14
21-228-13:47:36.689 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:47:36.689 00 SCX_CPU1_MD_SY/3084     
21-228-13:47:36.689 00 SCX_CPU1_MD_SY/3085       tableName = MDAppName & ".DWELL_TABLE" & i
21-228-13:47:36.689 00 SCX_CPU1_MD_SY/3086       dumpFileName = "cpu1_tbl" & i & "symdmp421"
21-228-13:47:36.689 00 SCX_CPU1_MD_SY/3087       if (i = 1) then
21-228-13:47:36.689 00 SCX_CPU1_MD_SY/3089       elseif (i = 2) then
21-228-13:47:36.689 00 SCX_CPU1_MD_SY/3090         loadPktId = dwell_tbl2_load_pkt
21-228-13:47:36.689 00 SCX_CPU1_MD_SY/3095       endif
21-228-13:47:36.689 00 SCX_CPU1_MD_SY/3096     
21-228-13:47:36.689 00 SCX_CPU1_MD_SY/3097       cmdcnt = SCX_CPU1_TBL_CMDPC+1
21-228-13:47:36.701 00 SCX_CPU1_MD_SY/3098     
21-228-13:47:36.701 00 SCX_CPU1_MD_SY/3099       s get_tbl_to_cvt (ramDir,tableName,"A",dumpFileName,hostCPU,loadPktId)
21-228-13:47:36.702 00     SPR-I:STS          Loading file /s/opr/accounts/cfs_test/prc/get_tbl_to_cvt.i
21-228-13:47:36.703 00     SPR-I:STS          Procedure GET_TBL_TO_CVT started
21-228-13:47:36.703 00 GET_TBL_TO_CVT/2        ;
21-228-13:47:36.703 00 GET_TBL_TO_CVT/3        local logging = %liv (log_procedure)
21-228-13:47:36.703 00 GET_TBL_TO_CVT/4        %liv (log_procedure) = FALSE
21-228-13:47:36.707 00     SPR-I:OPRO         Sending Command: /SCX_CPU1_TBL_DUMP ACTIVE DTABLENAME="MD.DWELL_TABLE2" DFILENAME="/ram/cpu1_tbl2symdmp421"
21-228-13:47:36.709 00     SPR-I:STTE         Wait mode - waiting 15 seconds ...
21-228-13:47:37.456 00    TLMH-I:STS          58-012-14:26:07.502 INFO CPU=CPU1 APPNAME=CFE_TBL EVENT ID=14 Successfully dumped Table 'MD.DWELL_TABLE2' to '/ram/cpu1_tbl2symdmp421'
21-228-13:47:51.720 00     SPR-I:OPRO         
21-228-13:47:51.720 00     SPR-I:OPRO            The TBLNAME is: MD.DWELL_TABLE2
21-228-13:47:51.721 00     SPR-I:OPRO               The APID is: P0FA9
21-228-13:47:51.721 00     SPR-I:OPRO                The CPU is: CPU3
21-228-13:47:51.721 00     SPR-I:OPRO         The IP Address is: 192.168.1.8
21-228-13:47:51.724 00     SPR-I:OPRO         The perl command is: perl /s/opr/accounts/global/tools/ftp.pl RAM:0 cpu1_tbl2symdmp421 cpu1_tbl2symdmp421 binary 192.168.1.8
21-228-13:47:51.854 00     SPR-I:OPRO         Return code from ftp_file.pl: 0
21-228-13:47:51.854 00     SPR-I:STTE         Wait mode - waiting 15 seconds ...
21-228-13:48:06.865 00     SPR-I:OPRO         
21-228-13:48:06.885 00     SPR-I:OPRO         The unix command is cvt -ws file_list[4009].file_write_time "`date +%y-%j-%T -r /s/opr/accounts/cfs_test/image/cpu1_tbl2symdmp421`"
21-228-13:48:06.885 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-228-13:48:11.889 00 GET_TBL_TO_CVT/238      
21-228-13:48:11.889 00 GET_TBL_TO_CVT/239      ENDPROC
21-228-13:48:11.889 00     SPR-I:STS          Procedure GET_TBL_TO_CVT completed
21-228-13:48:11.889 00 SCX_CPU1_MD_SY/3100     
21-228-13:48:11.889 00 SCX_CPU1_MD_SY/3101       ut_tlmwait SCX_CPU1_TBL_CMDPC, {cmdcnt}
21-228-13:48:11.892 00     SPR-I:STTE         WAIT UNTIL completed
21-228-13:48:11.893 00 SCX_CPU1_MD_SY/3102       if (UT_TW_Status <> UT_Success) then
21-228-13:48:11.893 00 SCX_CPU1_MD_SY/3104       endif
21-228-13:48:11.893 00 SCX_CPU1_MD_SY/3105     
21-228-13:48:11.893 00 SCX_CPU1_MD_SY/3106       ; Check for event message
21-228-13:48:11.893 00 SCX_CPU1_MD_SY/3107       if (SCX_CPU1_find_event[1].num_found_messages != 1) then
21-228-13:48:11.893 00 SCX_CPU1_MD_SY/3111       endif
21-228-13:48:11.893 00 SCX_CPU1_MD_SY/3112     
21-228-13:48:11.893 00 SCX_CPU1_MD_SY/3114       dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Enabled"
21-228-13:48:11.893 00 SCX_CPU1_MD_SY/3115       tbl_enaFlag[i] = {dataName}
21-228-13:48:11.893 00 SCX_CPU1_MD_SY/3116       dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Signature"
21-228-13:48:11.893 00 SCX_CPU1_MD_SY/3117       tbl_signature[i] = {dataName}
21-228-13:48:11.893 00 SCX_CPU1_MD_SY/3118     
21-228-13:48:11.893 00 SCX_CPU1_MD_SY/3120       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:48:11.893 00 SCX_CPU1_MD_SY/3121         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:48:11.893 00 SCX_CPU1_MD_SY/3122         tbl_length[i,j] = {dataName}
21-228-13:48:11.893 00 SCX_CPU1_MD_SY/3123         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:48:11.908 00 SCX_CPU1_MD_SY/3124         tbl_delay[i,j] = {dataName}
21-228-13:48:11.908 00 SCX_CPU1_MD_SY/3125         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:48:11.909 00 SCX_CPU1_MD_SY/3126         tbl_offset[i,j] = {dataName}
21-228-13:48:11.909 00 SCX_CPU1_MD_SY/3127         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:48:11.909 00 SCX_CPU1_MD_SY/3128         tbl_symName[i,j] = {dataName}
21-228-13:48:11.909 00 SCX_CPU1_MD_SY/3129       enddo
21-228-13:48:11.909 00 SCX_CPU1_MD_SY/3120       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:48:11.909 00 SCX_CPU1_MD_SY/3121         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:48:11.909 00 SCX_CPU1_MD_SY/3122         tbl_length[i,j] = {dataName}
21-228-13:48:11.910 00 SCX_CPU1_MD_SY/3123         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:48:11.910 00 SCX_CPU1_MD_SY/3124         tbl_delay[i,j] = {dataName}
21-228-13:48:11.910 00 SCX_CPU1_MD_SY/3125         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:48:11.910 00 SCX_CPU1_MD_SY/3126         tbl_offset[i,j] = {dataName}
21-228-13:48:11.910 00 SCX_CPU1_MD_SY/3127         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:48:11.910 00 SCX_CPU1_MD_SY/3128         tbl_symName[i,j] = {dataName}
21-228-13:48:11.910 00 SCX_CPU1_MD_SY/3129       enddo
21-228-13:48:11.910 00 SCX_CPU1_MD_SY/3120       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:48:11.910 00 SCX_CPU1_MD_SY/3121         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:48:11.910 00 SCX_CPU1_MD_SY/3122         tbl_length[i,j] = {dataName}
21-228-13:48:11.911 00 SCX_CPU1_MD_SY/3123         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:48:11.911 00 SCX_CPU1_MD_SY/3124         tbl_delay[i,j] = {dataName}
21-228-13:48:11.911 00 SCX_CPU1_MD_SY/3125         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:48:11.911 00 SCX_CPU1_MD_SY/3126         tbl_offset[i,j] = {dataName}
21-228-13:48:11.911 00 SCX_CPU1_MD_SY/3127         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:48:11.911 00 SCX_CPU1_MD_SY/3128         tbl_symName[i,j] = {dataName}
21-228-13:48:11.911 00 SCX_CPU1_MD_SY/3129       enddo
21-228-13:48:11.911 00 SCX_CPU1_MD_SY/3120       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:48:11.911 00 SCX_CPU1_MD_SY/3121         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:48:11.911 00 SCX_CPU1_MD_SY/3122         tbl_length[i,j] = {dataName}
21-228-13:48:11.912 00 SCX_CPU1_MD_SY/3123         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:48:11.912 00 SCX_CPU1_MD_SY/3124         tbl_delay[i,j] = {dataName}
21-228-13:48:11.912 00 SCX_CPU1_MD_SY/3125         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:48:11.912 00 SCX_CPU1_MD_SY/3126         tbl_offset[i,j] = {dataName}
21-228-13:48:11.912 00 SCX_CPU1_MD_SY/3127         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:48:11.912 00 SCX_CPU1_MD_SY/3128         tbl_symName[i,j] = {dataName}
21-228-13:48:11.912 00 SCX_CPU1_MD_SY/3129       enddo
21-228-13:48:11.912 00 SCX_CPU1_MD_SY/3120       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:48:11.912 00 SCX_CPU1_MD_SY/3121         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:48:11.913 00 SCX_CPU1_MD_SY/3122         tbl_length[i,j] = {dataName}
21-228-13:48:11.913 00 SCX_CPU1_MD_SY/3123         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:48:11.913 00 SCX_CPU1_MD_SY/3124         tbl_delay[i,j] = {dataName}
21-228-13:48:11.913 00 SCX_CPU1_MD_SY/3125         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:48:11.918 00 SCX_CPU1_MD_SY/3126         tbl_offset[i,j] = {dataName}
21-228-13:48:11.918 00 SCX_CPU1_MD_SY/3127         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:48:11.918 00 SCX_CPU1_MD_SY/3128         tbl_symName[i,j] = {dataName}
21-228-13:48:11.918 00 SCX_CPU1_MD_SY/3129       enddo
21-228-13:48:11.918 00 SCX_CPU1_MD_SY/3120       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:48:11.918 00 SCX_CPU1_MD_SY/3121         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:48:11.918 00 SCX_CPU1_MD_SY/3122         tbl_length[i,j] = {dataName}
21-228-13:48:11.918 00 SCX_CPU1_MD_SY/3123         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:48:11.918 00 SCX_CPU1_MD_SY/3124         tbl_delay[i,j] = {dataName}
21-228-13:48:11.919 00 SCX_CPU1_MD_SY/3125         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:48:11.919 00 SCX_CPU1_MD_SY/3126         tbl_offset[i,j] = {dataName}
21-228-13:48:11.919 00 SCX_CPU1_MD_SY/3127         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:48:11.919 00 SCX_CPU1_MD_SY/3128         tbl_symName[i,j] = {dataName}
21-228-13:48:11.919 00 SCX_CPU1_MD_SY/3129       enddo
21-228-13:48:11.919 00 SCX_CPU1_MD_SY/3120       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:48:11.919 00 SCX_CPU1_MD_SY/3121         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:48:11.919 00 SCX_CPU1_MD_SY/3122         tbl_length[i,j] = {dataName}
21-228-13:48:11.919 00 SCX_CPU1_MD_SY/3123         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:48:11.919 00 SCX_CPU1_MD_SY/3124         tbl_delay[i,j] = {dataName}
21-228-13:48:11.919 00 SCX_CPU1_MD_SY/3125         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:48:11.920 00 SCX_CPU1_MD_SY/3126         tbl_offset[i,j] = {dataName}
21-228-13:48:11.920 00 SCX_CPU1_MD_SY/3127         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:48:11.920 00 SCX_CPU1_MD_SY/3128         tbl_symName[i,j] = {dataName}
21-228-13:48:11.920 00 SCX_CPU1_MD_SY/3129       enddo
21-228-13:48:11.920 00 SCX_CPU1_MD_SY/3120       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:48:11.920 00 SCX_CPU1_MD_SY/3121         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:48:11.920 00 SCX_CPU1_MD_SY/3122         tbl_length[i,j] = {dataName}
21-228-13:48:11.920 00 SCX_CPU1_MD_SY/3123         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:48:11.920 00 SCX_CPU1_MD_SY/3124         tbl_delay[i,j] = {dataName}
21-228-13:48:11.920 00 SCX_CPU1_MD_SY/3125         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:48:11.921 00 SCX_CPU1_MD_SY/3126         tbl_offset[i,j] = {dataName}
21-228-13:48:11.921 00 SCX_CPU1_MD_SY/3127         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:48:11.921 00 SCX_CPU1_MD_SY/3128         tbl_symName[i,j] = {dataName}
21-228-13:48:11.921 00 SCX_CPU1_MD_SY/3129       enddo
21-228-13:48:11.922 00 SCX_CPU1_MD_SY/3120       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:48:11.922 00 SCX_CPU1_MD_SY/3121         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:48:11.922 00 SCX_CPU1_MD_SY/3122         tbl_length[i,j] = {dataName}
21-228-13:48:11.925 00 SCX_CPU1_MD_SY/3123         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:48:11.925 00 SCX_CPU1_MD_SY/3124         tbl_delay[i,j] = {dataName}
21-228-13:48:11.925 00 SCX_CPU1_MD_SY/3125         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:48:11.925 00 SCX_CPU1_MD_SY/3126         tbl_offset[i,j] = {dataName}
21-228-13:48:11.925 00 SCX_CPU1_MD_SY/3127         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:48:11.925 00 SCX_CPU1_MD_SY/3128         tbl_symName[i,j] = {dataName}
21-228-13:48:11.925 00 SCX_CPU1_MD_SY/3129       enddo
21-228-13:48:11.926 00 SCX_CPU1_MD_SY/3120       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:48:11.926 00 SCX_CPU1_MD_SY/3121         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:48:11.926 00 SCX_CPU1_MD_SY/3122         tbl_length[i,j] = {dataName}
21-228-13:48:11.926 00 SCX_CPU1_MD_SY/3123         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:48:11.926 00 SCX_CPU1_MD_SY/3124         tbl_delay[i,j] = {dataName}
21-228-13:48:11.926 00 SCX_CPU1_MD_SY/3125         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:48:11.926 00 SCX_CPU1_MD_SY/3126         tbl_offset[i,j] = {dataName}
21-228-13:48:11.926 00 SCX_CPU1_MD_SY/3127         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:48:11.926 00 SCX_CPU1_MD_SY/3128         tbl_symName[i,j] = {dataName}
21-228-13:48:11.926 00 SCX_CPU1_MD_SY/3129       enddo
21-228-13:48:11.926 00 SCX_CPU1_MD_SY/3120       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:48:11.927 00 SCX_CPU1_MD_SY/3121         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:48:11.927 00 SCX_CPU1_MD_SY/3122         tbl_length[i,j] = {dataName}
21-228-13:48:11.927 00 SCX_CPU1_MD_SY/3123         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:48:11.927 00 SCX_CPU1_MD_SY/3124         tbl_delay[i,j] = {dataName}
21-228-13:48:11.927 00 SCX_CPU1_MD_SY/3125         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:48:11.927 00 SCX_CPU1_MD_SY/3126         tbl_offset[i,j] = {dataName}
21-228-13:48:11.927 00 SCX_CPU1_MD_SY/3127         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:48:11.927 00 SCX_CPU1_MD_SY/3128         tbl_symName[i,j] = {dataName}
21-228-13:48:11.927 00 SCX_CPU1_MD_SY/3129       enddo
21-228-13:48:11.927 00 SCX_CPU1_MD_SY/3120       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:48:11.927 00 SCX_CPU1_MD_SY/3121         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:48:11.927 00 SCX_CPU1_MD_SY/3122         tbl_length[i,j] = {dataName}
21-228-13:48:11.931 00 SCX_CPU1_MD_SY/3123         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:48:11.931 00 SCX_CPU1_MD_SY/3124         tbl_delay[i,j] = {dataName}
21-228-13:48:11.931 00 SCX_CPU1_MD_SY/3125         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:48:11.931 00 SCX_CPU1_MD_SY/3126         tbl_offset[i,j] = {dataName}
21-228-13:48:11.931 00 SCX_CPU1_MD_SY/3127         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:48:11.931 00 SCX_CPU1_MD_SY/3128         tbl_symName[i,j] = {dataName}
21-228-13:48:11.931 00 SCX_CPU1_MD_SY/3129       enddo
21-228-13:48:11.932 00 SCX_CPU1_MD_SY/3120       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:48:11.932 00 SCX_CPU1_MD_SY/3121         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:48:11.932 00 SCX_CPU1_MD_SY/3122         tbl_length[i,j] = {dataName}
21-228-13:48:11.932 00 SCX_CPU1_MD_SY/3123         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:48:11.932 00 SCX_CPU1_MD_SY/3124         tbl_delay[i,j] = {dataName}
21-228-13:48:11.932 00 SCX_CPU1_MD_SY/3125         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:48:11.932 00 SCX_CPU1_MD_SY/3126         tbl_offset[i,j] = {dataName}
21-228-13:48:11.932 00 SCX_CPU1_MD_SY/3127         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:48:11.932 00 SCX_CPU1_MD_SY/3128         tbl_symName[i,j] = {dataName}
21-228-13:48:11.932 00 SCX_CPU1_MD_SY/3129       enddo
21-228-13:48:11.933 00 SCX_CPU1_MD_SY/3120       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:48:11.933 00 SCX_CPU1_MD_SY/3121         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:48:11.933 00 SCX_CPU1_MD_SY/3122         tbl_length[i,j] = {dataName}
21-228-13:48:11.933 00 SCX_CPU1_MD_SY/3123         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:48:11.933 00 SCX_CPU1_MD_SY/3124         tbl_delay[i,j] = {dataName}
21-228-13:48:11.933 00 SCX_CPU1_MD_SY/3125         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:48:11.938 00 SCX_CPU1_MD_SY/3126         tbl_offset[i,j] = {dataName}
21-228-13:48:11.938 00 SCX_CPU1_MD_SY/3127         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:48:11.938 00 SCX_CPU1_MD_SY/3128         tbl_symName[i,j] = {dataName}
21-228-13:48:11.938 00 SCX_CPU1_MD_SY/3129       enddo
21-228-13:48:11.939 00 SCX_CPU1_MD_SY/3120       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:48:11.939 00 SCX_CPU1_MD_SY/3121         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:48:11.939 00 SCX_CPU1_MD_SY/3122         tbl_length[i,j] = {dataName}
21-228-13:48:11.939 00 SCX_CPU1_MD_SY/3123         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:48:11.939 00 SCX_CPU1_MD_SY/3124         tbl_delay[i,j] = {dataName}
21-228-13:48:11.939 00 SCX_CPU1_MD_SY/3125         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:48:11.939 00 SCX_CPU1_MD_SY/3126         tbl_offset[i,j] = {dataName}
21-228-13:48:11.940 00 SCX_CPU1_MD_SY/3127         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:48:11.940 00 SCX_CPU1_MD_SY/3128         tbl_symName[i,j] = {dataName}
21-228-13:48:11.940 00 SCX_CPU1_MD_SY/3129       enddo
21-228-13:48:11.940 00 SCX_CPU1_MD_SY/3120       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:48:11.940 00 SCX_CPU1_MD_SY/3121         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:48:11.940 00 SCX_CPU1_MD_SY/3122         tbl_length[i,j] = {dataName}
21-228-13:48:11.940 00 SCX_CPU1_MD_SY/3123         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:48:11.940 00 SCX_CPU1_MD_SY/3124         tbl_delay[i,j] = {dataName}
21-228-13:48:11.940 00 SCX_CPU1_MD_SY/3125         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:48:11.941 00 SCX_CPU1_MD_SY/3126         tbl_offset[i,j] = {dataName}
21-228-13:48:11.941 00 SCX_CPU1_MD_SY/3127         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:48:11.941 00 SCX_CPU1_MD_SY/3128         tbl_symName[i,j] = {dataName}
21-228-13:48:11.943 00 SCX_CPU1_MD_SY/3129       enddo
21-228-13:48:11.944 00 SCX_CPU1_MD_SY/3120       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:48:11.944 00 SCX_CPU1_MD_SY/3121         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:48:11.944 00 SCX_CPU1_MD_SY/3122         tbl_length[i,j] = {dataName}
21-228-13:48:11.944 00 SCX_CPU1_MD_SY/3123         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:48:11.944 00 SCX_CPU1_MD_SY/3124         tbl_delay[i,j] = {dataName}
21-228-13:48:11.944 00 SCX_CPU1_MD_SY/3125         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:48:11.944 00 SCX_CPU1_MD_SY/3126         tbl_offset[i,j] = {dataName}
21-228-13:48:11.944 00 SCX_CPU1_MD_SY/3127         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:48:11.945 00 SCX_CPU1_MD_SY/3128         tbl_symName[i,j] = {dataName}
21-228-13:48:11.945 00 SCX_CPU1_MD_SY/3129       enddo
21-228-13:48:11.945 00 SCX_CPU1_MD_SY/3120       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:48:11.945 00 SCX_CPU1_MD_SY/3121         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:48:11.946 00 SCX_CPU1_MD_SY/3122         tbl_length[i,j] = {dataName}
21-228-13:48:11.946 00 SCX_CPU1_MD_SY/3123         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:48:11.946 00 SCX_CPU1_MD_SY/3124         tbl_delay[i,j] = {dataName}
21-228-13:48:11.946 00 SCX_CPU1_MD_SY/3125         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:48:11.946 00 SCX_CPU1_MD_SY/3126         tbl_offset[i,j] = {dataName}
21-228-13:48:11.946 00 SCX_CPU1_MD_SY/3127         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:48:11.946 00 SCX_CPU1_MD_SY/3128         tbl_symName[i,j] = {dataName}
21-228-13:48:11.946 00 SCX_CPU1_MD_SY/3129       enddo
21-228-13:48:11.947 00 SCX_CPU1_MD_SY/3120       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:48:11.947 00 SCX_CPU1_MD_SY/3121         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:48:11.947 00 SCX_CPU1_MD_SY/3122         tbl_length[i,j] = {dataName}
21-228-13:48:11.950 00 SCX_CPU1_MD_SY/3123         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:48:11.950 00 SCX_CPU1_MD_SY/3124         tbl_delay[i,j] = {dataName}
21-228-13:48:11.950 00 SCX_CPU1_MD_SY/3125         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:48:11.950 00 SCX_CPU1_MD_SY/3126         tbl_offset[i,j] = {dataName}
21-228-13:48:11.950 00 SCX_CPU1_MD_SY/3127         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:48:11.950 00 SCX_CPU1_MD_SY/3128         tbl_symName[i,j] = {dataName}
21-228-13:48:11.951 00 SCX_CPU1_MD_SY/3129       enddo
21-228-13:48:11.951 00 SCX_CPU1_MD_SY/3120       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:48:11.951 00 SCX_CPU1_MD_SY/3121         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:48:11.951 00 SCX_CPU1_MD_SY/3122         tbl_length[i,j] = {dataName}
21-228-13:48:11.951 00 SCX_CPU1_MD_SY/3123         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:48:11.951 00 SCX_CPU1_MD_SY/3124         tbl_delay[i,j] = {dataName}
21-228-13:48:11.951 00 SCX_CPU1_MD_SY/3125         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:48:11.951 00 SCX_CPU1_MD_SY/3126         tbl_offset[i,j] = {dataName}
21-228-13:48:11.952 00 SCX_CPU1_MD_SY/3127         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:48:11.952 00 SCX_CPU1_MD_SY/3128         tbl_symName[i,j] = {dataName}
21-228-13:48:11.952 00 SCX_CPU1_MD_SY/3129       enddo
21-228-13:48:11.952 00 SCX_CPU1_MD_SY/3120       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:48:11.952 00 SCX_CPU1_MD_SY/3121         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:48:11.952 00 SCX_CPU1_MD_SY/3122         tbl_length[i,j] = {dataName}
21-228-13:48:11.952 00 SCX_CPU1_MD_SY/3123         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:48:11.952 00 SCX_CPU1_MD_SY/3124         tbl_delay[i,j] = {dataName}
21-228-13:48:11.952 00 SCX_CPU1_MD_SY/3125         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:48:11.953 00 SCX_CPU1_MD_SY/3126         tbl_offset[i,j] = {dataName}
21-228-13:48:11.953 00 SCX_CPU1_MD_SY/3127         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:48:11.953 00 SCX_CPU1_MD_SY/3128         tbl_symName[i,j] = {dataName}
21-228-13:48:11.953 00 SCX_CPU1_MD_SY/3129       enddo
21-228-13:48:11.953 00 SCX_CPU1_MD_SY/3120       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:48:11.953 00 SCX_CPU1_MD_SY/3121         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:48:11.953 00 SCX_CPU1_MD_SY/3122         tbl_length[i,j] = {dataName}
21-228-13:48:11.957 00 SCX_CPU1_MD_SY/3123         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:48:11.957 00 SCX_CPU1_MD_SY/3124         tbl_delay[i,j] = {dataName}
21-228-13:48:11.957 00 SCX_CPU1_MD_SY/3125         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:48:11.957 00 SCX_CPU1_MD_SY/3126         tbl_offset[i,j] = {dataName}
21-228-13:48:11.957 00 SCX_CPU1_MD_SY/3127         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:48:11.957 00 SCX_CPU1_MD_SY/3128         tbl_symName[i,j] = {dataName}
21-228-13:48:11.957 00 SCX_CPU1_MD_SY/3129       enddo
21-228-13:48:11.958 00 SCX_CPU1_MD_SY/3120       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:48:11.958 00 SCX_CPU1_MD_SY/3121         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:48:11.958 00 SCX_CPU1_MD_SY/3122         tbl_length[i,j] = {dataName}
21-228-13:48:11.958 00 SCX_CPU1_MD_SY/3123         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:48:11.958 00 SCX_CPU1_MD_SY/3124         tbl_delay[i,j] = {dataName}
21-228-13:48:11.958 00 SCX_CPU1_MD_SY/3125         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:48:11.958 00 SCX_CPU1_MD_SY/3126         tbl_offset[i,j] = {dataName}
21-228-13:48:11.958 00 SCX_CPU1_MD_SY/3127         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:48:11.958 00 SCX_CPU1_MD_SY/3128         tbl_symName[i,j] = {dataName}
21-228-13:48:11.959 00 SCX_CPU1_MD_SY/3129       enddo
21-228-13:48:11.959 00 SCX_CPU1_MD_SY/3120       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:48:11.959 00 SCX_CPU1_MD_SY/3121         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:48:11.959 00 SCX_CPU1_MD_SY/3122         tbl_length[i,j] = {dataName}
21-228-13:48:11.959 00 SCX_CPU1_MD_SY/3123         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:48:11.959 00 SCX_CPU1_MD_SY/3124         tbl_delay[i,j] = {dataName}
21-228-13:48:11.959 00 SCX_CPU1_MD_SY/3125         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:48:11.959 00 SCX_CPU1_MD_SY/3126         tbl_offset[i,j] = {dataName}
21-228-13:48:11.963 00 SCX_CPU1_MD_SY/3127         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:48:11.963 00 SCX_CPU1_MD_SY/3128         tbl_symName[i,j] = {dataName}
21-228-13:48:11.963 00 SCX_CPU1_MD_SY/3129       enddo
21-228-13:48:11.963 00 SCX_CPU1_MD_SY/3120       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:48:11.963 00 SCX_CPU1_MD_SY/3121         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:48:11.963 00 SCX_CPU1_MD_SY/3122         tbl_length[i,j] = {dataName}
21-228-13:48:11.964 00 SCX_CPU1_MD_SY/3123         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:48:11.964 00 SCX_CPU1_MD_SY/3124         tbl_delay[i,j] = {dataName}
21-228-13:48:11.964 00 SCX_CPU1_MD_SY/3125         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:48:11.964 00 SCX_CPU1_MD_SY/3126         tbl_offset[i,j] = {dataName}
21-228-13:48:11.964 00 SCX_CPU1_MD_SY/3127         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:48:11.964 00 SCX_CPU1_MD_SY/3128         tbl_symName[i,j] = {dataName}
21-228-13:48:11.964 00 SCX_CPU1_MD_SY/3129       enddo
21-228-13:48:11.965 00 SCX_CPU1_MD_SY/3120       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:48:11.965 00 SCX_CPU1_MD_SY/3130     enddo
21-228-13:48:11.965 00 SCX_CPU1_MD_SY/3081     for i = 1 to MD_NUM_DWELL_TABLES do
21-228-13:48:11.965 00 SCX_CPU1_MD_SY/3082       ; Dump the dwell table
21-228-13:48:11.965 00 SCX_CPU1_MD_SY/3083       ut_setupevents SCX, CPU1, CFE_TBL, CFE_TBL_WRITE_DUMP_INF_EID, INFO, 1
21-228-13:48:11.970 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:48:11.970 00     SPR-I:OPRO         ; Setup event 1 with CFE_TBL INFO 14
21-228-13:48:11.970 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:48:11.970 00 SCX_CPU1_MD_SY/3084     
21-228-13:48:11.971 00 SCX_CPU1_MD_SY/3085       tableName = MDAppName & ".DWELL_TABLE" & i
21-228-13:48:11.971 00 SCX_CPU1_MD_SY/3086       dumpFileName = "cpu1_tbl" & i & "symdmp421"
21-228-13:48:11.971 00 SCX_CPU1_MD_SY/3087       if (i = 1) then
21-228-13:48:11.971 00 SCX_CPU1_MD_SY/3089       elseif (i = 2) then
21-228-13:48:11.971 00 SCX_CPU1_MD_SY/3091       elseif (i = 3) then
21-228-13:48:11.971 00 SCX_CPU1_MD_SY/3092         loadPktId = dwell_tbl3_load_pkt
21-228-13:48:11.972 00 SCX_CPU1_MD_SY/3095       endif
21-228-13:48:11.972 00 SCX_CPU1_MD_SY/3096     
21-228-13:48:11.972 00 SCX_CPU1_MD_SY/3097       cmdcnt = SCX_CPU1_TBL_CMDPC+1
21-228-13:48:11.972 00 SCX_CPU1_MD_SY/3098     
21-228-13:48:11.972 00 SCX_CPU1_MD_SY/3099       s get_tbl_to_cvt (ramDir,tableName,"A",dumpFileName,hostCPU,loadPktId)
21-228-13:48:11.972 00     SPR-I:STS          Loading file /s/opr/accounts/cfs_test/prc/get_tbl_to_cvt.i
21-228-13:48:11.973 00     SPR-I:STS          Procedure GET_TBL_TO_CVT started
21-228-13:48:11.973 00 GET_TBL_TO_CVT/2        ;
21-228-13:48:11.973 00 GET_TBL_TO_CVT/3        local logging = %liv (log_procedure)
21-228-13:48:11.973 00 GET_TBL_TO_CVT/4        %liv (log_procedure) = FALSE
21-228-13:48:11.978 00     SPR-I:OPRO         Sending Command: /SCX_CPU1_TBL_DUMP ACTIVE DTABLENAME="MD.DWELL_TABLE3" DFILENAME="/ram/cpu1_tbl3symdmp421"
21-228-13:48:11.980 00     SPR-I:STTE         Wait mode - waiting 15 seconds ...
21-228-13:48:12.955 00    TLMH-I:STS          58-012-14:26:43.002 INFO CPU=CPU1 APPNAME=CFE_TBL EVENT ID=14 Successfully dumped Table 'MD.DWELL_TABLE3' to '/ram/cpu1_tbl3symdmp421'
21-228-13:48:26.991 00     SPR-I:OPRO         
21-228-13:48:26.992 00     SPR-I:OPRO            The TBLNAME is: MD.DWELL_TABLE3
21-228-13:48:26.992 00     SPR-I:OPRO               The APID is: P0FAA
21-228-13:48:26.992 00     SPR-I:OPRO                The CPU is: CPU3
21-228-13:48:26.992 00     SPR-I:OPRO         The IP Address is: 192.168.1.8
21-228-13:48:26.995 00     SPR-I:OPRO         The perl command is: perl /s/opr/accounts/global/tools/ftp.pl RAM:0 cpu1_tbl3symdmp421 cpu1_tbl3symdmp421 binary 192.168.1.8
21-228-13:48:27.165 00     SPR-I:OPRO         Return code from ftp_file.pl: 0
21-228-13:48:27.166 00     SPR-I:STTE         Wait mode - waiting 15 seconds ...
21-228-13:48:42.176 00     SPR-I:OPRO         
21-228-13:48:42.222 00     SPR-I:OPRO         The unix command is cvt -ws file_list[4010].file_write_time "`date +%y-%j-%T -r /s/opr/accounts/cfs_test/image/cpu1_tbl3symdmp421`"
21-228-13:48:42.222 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-228-13:48:47.227 00 GET_TBL_TO_CVT/238      
21-228-13:48:47.227 00 GET_TBL_TO_CVT/239      ENDPROC
21-228-13:48:47.227 00     SPR-I:STS          Procedure GET_TBL_TO_CVT completed
21-228-13:48:47.229 00 SCX_CPU1_MD_SY/3100     
21-228-13:48:47.229 00 SCX_CPU1_MD_SY/3101       ut_tlmwait SCX_CPU1_TBL_CMDPC, {cmdcnt}
21-228-13:48:47.241 00     SPR-I:STTE         WAIT UNTIL completed
21-228-13:48:47.243 00 SCX_CPU1_MD_SY/3102       if (UT_TW_Status <> UT_Success) then
21-228-13:48:47.244 00 SCX_CPU1_MD_SY/3104       endif
21-228-13:48:47.244 00 SCX_CPU1_MD_SY/3105     
21-228-13:48:47.244 00 SCX_CPU1_MD_SY/3106       ; Check for event message
21-228-13:48:47.244 00 SCX_CPU1_MD_SY/3107       if (SCX_CPU1_find_event[1].num_found_messages != 1) then
21-228-13:48:47.245 00 SCX_CPU1_MD_SY/3111       endif
21-228-13:48:47.245 00 SCX_CPU1_MD_SY/3112     
21-228-13:48:47.246 00 SCX_CPU1_MD_SY/3114       dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Enabled"
21-228-13:48:47.246 00 SCX_CPU1_MD_SY/3115       tbl_enaFlag[i] = {dataName}
21-228-13:48:47.246 00 SCX_CPU1_MD_SY/3116       dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Signature"
21-228-13:48:47.247 00 SCX_CPU1_MD_SY/3117       tbl_signature[i] = {dataName}
21-228-13:48:47.247 00 SCX_CPU1_MD_SY/3118     
21-228-13:48:47.248 00 SCX_CPU1_MD_SY/3120       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:48:47.248 00 SCX_CPU1_MD_SY/3121         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:48:47.249 00 SCX_CPU1_MD_SY/3122         tbl_length[i,j] = {dataName}
21-228-13:48:47.249 00 SCX_CPU1_MD_SY/3123         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:48:47.271 00 SCX_CPU1_MD_SY/3124         tbl_delay[i,j] = {dataName}
21-228-13:48:47.271 00 SCX_CPU1_MD_SY/3125         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:48:47.272 00 SCX_CPU1_MD_SY/3126         tbl_offset[i,j] = {dataName}
21-228-13:48:47.272 00 SCX_CPU1_MD_SY/3127         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:48:47.272 00 SCX_CPU1_MD_SY/3128         tbl_symName[i,j] = {dataName}
21-228-13:48:47.272 00 SCX_CPU1_MD_SY/3129       enddo
21-228-13:48:47.273 00 SCX_CPU1_MD_SY/3120       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:48:47.273 00 SCX_CPU1_MD_SY/3121         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:48:47.273 00 SCX_CPU1_MD_SY/3122         tbl_length[i,j] = {dataName}
21-228-13:48:47.273 00 SCX_CPU1_MD_SY/3123         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:48:47.273 00 SCX_CPU1_MD_SY/3124         tbl_delay[i,j] = {dataName}
21-228-13:48:47.273 00 SCX_CPU1_MD_SY/3125         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:48:47.274 00 SCX_CPU1_MD_SY/3126         tbl_offset[i,j] = {dataName}
21-228-13:48:47.274 00 SCX_CPU1_MD_SY/3127         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:48:47.274 00 SCX_CPU1_MD_SY/3128         tbl_symName[i,j] = {dataName}
21-228-13:48:47.274 00 SCX_CPU1_MD_SY/3129       enddo
21-228-13:48:47.274 00 SCX_CPU1_MD_SY/3120       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:48:47.274 00 SCX_CPU1_MD_SY/3121         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:48:47.275 00 SCX_CPU1_MD_SY/3122         tbl_length[i,j] = {dataName}
21-228-13:48:47.275 00 SCX_CPU1_MD_SY/3123         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:48:47.275 00 SCX_CPU1_MD_SY/3124         tbl_delay[i,j] = {dataName}
21-228-13:48:47.275 00 SCX_CPU1_MD_SY/3125         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:48:47.275 00 SCX_CPU1_MD_SY/3126         tbl_offset[i,j] = {dataName}
21-228-13:48:47.275 00 SCX_CPU1_MD_SY/3127         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:48:47.275 00 SCX_CPU1_MD_SY/3128         tbl_symName[i,j] = {dataName}
21-228-13:48:47.275 00 SCX_CPU1_MD_SY/3129       enddo
21-228-13:48:47.276 00 SCX_CPU1_MD_SY/3120       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:48:47.276 00 SCX_CPU1_MD_SY/3121         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:48:47.276 00 SCX_CPU1_MD_SY/3122         tbl_length[i,j] = {dataName}
21-228-13:48:47.276 00 SCX_CPU1_MD_SY/3123         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:48:47.276 00 SCX_CPU1_MD_SY/3124         tbl_delay[i,j] = {dataName}
21-228-13:48:47.276 00 SCX_CPU1_MD_SY/3125         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:48:47.276 00 SCX_CPU1_MD_SY/3126         tbl_offset[i,j] = {dataName}
21-228-13:48:47.276 00 SCX_CPU1_MD_SY/3127         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:48:47.276 00 SCX_CPU1_MD_SY/3128         tbl_symName[i,j] = {dataName}
21-228-13:48:47.276 00 SCX_CPU1_MD_SY/3129       enddo
21-228-13:48:47.277 00 SCX_CPU1_MD_SY/3120       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:48:47.277 00 SCX_CPU1_MD_SY/3121         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:48:47.277 00 SCX_CPU1_MD_SY/3122         tbl_length[i,j] = {dataName}
21-228-13:48:47.282 00 SCX_CPU1_MD_SY/3123         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:48:47.282 00 SCX_CPU1_MD_SY/3124         tbl_delay[i,j] = {dataName}
21-228-13:48:47.282 00 SCX_CPU1_MD_SY/3125         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:48:47.282 00 SCX_CPU1_MD_SY/3126         tbl_offset[i,j] = {dataName}
21-228-13:48:47.282 00 SCX_CPU1_MD_SY/3127         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:48:47.282 00 SCX_CPU1_MD_SY/3128         tbl_symName[i,j] = {dataName}
21-228-13:48:47.282 00 SCX_CPU1_MD_SY/3129       enddo
21-228-13:48:47.283 00 SCX_CPU1_MD_SY/3120       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:48:47.283 00 SCX_CPU1_MD_SY/3121         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:48:47.283 00 SCX_CPU1_MD_SY/3122         tbl_length[i,j] = {dataName}
21-228-13:48:47.283 00 SCX_CPU1_MD_SY/3123         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:48:47.283 00 SCX_CPU1_MD_SY/3124         tbl_delay[i,j] = {dataName}
21-228-13:48:47.283 00 SCX_CPU1_MD_SY/3125         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:48:47.283 00 SCX_CPU1_MD_SY/3126         tbl_offset[i,j] = {dataName}
21-228-13:48:47.284 00 SCX_CPU1_MD_SY/3127         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:48:47.284 00 SCX_CPU1_MD_SY/3128         tbl_symName[i,j] = {dataName}
21-228-13:48:47.284 00 SCX_CPU1_MD_SY/3129       enddo
21-228-13:48:47.284 00 SCX_CPU1_MD_SY/3120       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:48:47.284 00 SCX_CPU1_MD_SY/3121         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:48:47.284 00 SCX_CPU1_MD_SY/3122         tbl_length[i,j] = {dataName}
21-228-13:48:47.284 00 SCX_CPU1_MD_SY/3123         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:48:47.285 00 SCX_CPU1_MD_SY/3124         tbl_delay[i,j] = {dataName}
21-228-13:48:47.285 00 SCX_CPU1_MD_SY/3125         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:48:47.285 00 SCX_CPU1_MD_SY/3126         tbl_offset[i,j] = {dataName}
21-228-13:48:47.285 00 SCX_CPU1_MD_SY/3127         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:48:47.285 00 SCX_CPU1_MD_SY/3128         tbl_symName[i,j] = {dataName}
21-228-13:48:47.285 00 SCX_CPU1_MD_SY/3129       enddo
21-228-13:48:47.285 00 SCX_CPU1_MD_SY/3120       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:48:47.286 00 SCX_CPU1_MD_SY/3121         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:48:47.286 00 SCX_CPU1_MD_SY/3122         tbl_length[i,j] = {dataName}
21-228-13:48:47.286 00 SCX_CPU1_MD_SY/3123         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:48:47.286 00 SCX_CPU1_MD_SY/3124         tbl_delay[i,j] = {dataName}
21-228-13:48:47.289 00 SCX_CPU1_MD_SY/3125         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:48:47.289 00 SCX_CPU1_MD_SY/3126         tbl_offset[i,j] = {dataName}
21-228-13:48:47.290 00 SCX_CPU1_MD_SY/3127         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:48:47.290 00 SCX_CPU1_MD_SY/3128         tbl_symName[i,j] = {dataName}
21-228-13:48:47.290 00 SCX_CPU1_MD_SY/3129       enddo
21-228-13:48:47.290 00 SCX_CPU1_MD_SY/3120       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:48:47.290 00 SCX_CPU1_MD_SY/3121         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:48:47.291 00 SCX_CPU1_MD_SY/3122         tbl_length[i,j] = {dataName}
21-228-13:48:47.291 00 SCX_CPU1_MD_SY/3123         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:48:47.291 00 SCX_CPU1_MD_SY/3124         tbl_delay[i,j] = {dataName}
21-228-13:48:47.291 00 SCX_CPU1_MD_SY/3125         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:48:47.291 00 SCX_CPU1_MD_SY/3126         tbl_offset[i,j] = {dataName}
21-228-13:48:47.291 00 SCX_CPU1_MD_SY/3127         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:48:47.291 00 SCX_CPU1_MD_SY/3128         tbl_symName[i,j] = {dataName}
21-228-13:48:47.291 00 SCX_CPU1_MD_SY/3129       enddo
21-228-13:48:47.292 00 SCX_CPU1_MD_SY/3120       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:48:47.292 00 SCX_CPU1_MD_SY/3121         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:48:47.292 00 SCX_CPU1_MD_SY/3122         tbl_length[i,j] = {dataName}
21-228-13:48:47.292 00 SCX_CPU1_MD_SY/3123         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:48:47.292 00 SCX_CPU1_MD_SY/3124         tbl_delay[i,j] = {dataName}
21-228-13:48:47.292 00 SCX_CPU1_MD_SY/3125         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:48:47.292 00 SCX_CPU1_MD_SY/3126         tbl_offset[i,j] = {dataName}
21-228-13:48:47.292 00 SCX_CPU1_MD_SY/3127         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:48:47.295 00 SCX_CPU1_MD_SY/3128         tbl_symName[i,j] = {dataName}
21-228-13:48:47.295 00 SCX_CPU1_MD_SY/3129       enddo
21-228-13:48:47.296 00 SCX_CPU1_MD_SY/3120       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:48:47.296 00 SCX_CPU1_MD_SY/3121         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:48:47.296 00 SCX_CPU1_MD_SY/3122         tbl_length[i,j] = {dataName}
21-228-13:48:47.296 00 SCX_CPU1_MD_SY/3123         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:48:47.296 00 SCX_CPU1_MD_SY/3124         tbl_delay[i,j] = {dataName}
21-228-13:48:47.296 00 SCX_CPU1_MD_SY/3125         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:48:47.296 00 SCX_CPU1_MD_SY/3126         tbl_offset[i,j] = {dataName}
21-228-13:48:47.296 00 SCX_CPU1_MD_SY/3127         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:48:47.296 00 SCX_CPU1_MD_SY/3128         tbl_symName[i,j] = {dataName}
21-228-13:48:47.296 00 SCX_CPU1_MD_SY/3129       enddo
21-228-13:48:47.297 00 SCX_CPU1_MD_SY/3120       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:48:47.297 00 SCX_CPU1_MD_SY/3121         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:48:47.297 00 SCX_CPU1_MD_SY/3122         tbl_length[i,j] = {dataName}
21-228-13:48:47.297 00 SCX_CPU1_MD_SY/3123         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:48:47.297 00 SCX_CPU1_MD_SY/3124         tbl_delay[i,j] = {dataName}
21-228-13:48:47.297 00 SCX_CPU1_MD_SY/3125         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:48:47.297 00 SCX_CPU1_MD_SY/3126         tbl_offset[i,j] = {dataName}
21-228-13:48:47.297 00 SCX_CPU1_MD_SY/3127         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:48:47.297 00 SCX_CPU1_MD_SY/3128         tbl_symName[i,j] = {dataName}
21-228-13:48:47.297 00 SCX_CPU1_MD_SY/3129       enddo
21-228-13:48:47.298 00 SCX_CPU1_MD_SY/3120       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:48:47.301 00 SCX_CPU1_MD_SY/3121         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:48:47.301 00 SCX_CPU1_MD_SY/3122         tbl_length[i,j] = {dataName}
21-228-13:48:47.301 00 SCX_CPU1_MD_SY/3123         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:48:47.301 00 SCX_CPU1_MD_SY/3124         tbl_delay[i,j] = {dataName}
21-228-13:48:47.301 00 SCX_CPU1_MD_SY/3125         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:48:47.301 00 SCX_CPU1_MD_SY/3126         tbl_offset[i,j] = {dataName}
21-228-13:48:47.301 00 SCX_CPU1_MD_SY/3127         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:48:47.301 00 SCX_CPU1_MD_SY/3128         tbl_symName[i,j] = {dataName}
21-228-13:48:47.301 00 SCX_CPU1_MD_SY/3129       enddo
21-228-13:48:47.302 00 SCX_CPU1_MD_SY/3120       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:48:47.302 00 SCX_CPU1_MD_SY/3121         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:48:47.302 00 SCX_CPU1_MD_SY/3122         tbl_length[i,j] = {dataName}
21-228-13:48:47.302 00 SCX_CPU1_MD_SY/3123         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:48:47.302 00 SCX_CPU1_MD_SY/3124         tbl_delay[i,j] = {dataName}
21-228-13:48:47.302 00 SCX_CPU1_MD_SY/3125         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:48:47.302 00 SCX_CPU1_MD_SY/3126         tbl_offset[i,j] = {dataName}
21-228-13:48:47.302 00 SCX_CPU1_MD_SY/3127         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:48:47.302 00 SCX_CPU1_MD_SY/3128         tbl_symName[i,j] = {dataName}
21-228-13:48:47.302 00 SCX_CPU1_MD_SY/3129       enddo
21-228-13:48:47.303 00 SCX_CPU1_MD_SY/3120       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:48:47.303 00 SCX_CPU1_MD_SY/3121         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:48:47.303 00 SCX_CPU1_MD_SY/3122         tbl_length[i,j] = {dataName}
21-228-13:48:47.303 00 SCX_CPU1_MD_SY/3123         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:48:47.303 00 SCX_CPU1_MD_SY/3124         tbl_delay[i,j] = {dataName}
21-228-13:48:47.303 00 SCX_CPU1_MD_SY/3125         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:48:47.303 00 SCX_CPU1_MD_SY/3126         tbl_offset[i,j] = {dataName}
21-228-13:48:47.303 00 SCX_CPU1_MD_SY/3127         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:48:47.303 00 SCX_CPU1_MD_SY/3128         tbl_symName[i,j] = {dataName}
21-228-13:48:47.303 00 SCX_CPU1_MD_SY/3129       enddo
21-228-13:48:47.304 00 SCX_CPU1_MD_SY/3120       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:48:47.304 00 SCX_CPU1_MD_SY/3121         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:48:47.304 00 SCX_CPU1_MD_SY/3122         tbl_length[i,j] = {dataName}
21-228-13:48:47.304 00 SCX_CPU1_MD_SY/3123         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:48:47.304 00 SCX_CPU1_MD_SY/3124         tbl_delay[i,j] = {dataName}
21-228-13:48:47.304 00 SCX_CPU1_MD_SY/3125         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:48:47.304 00 SCX_CPU1_MD_SY/3126         tbl_offset[i,j] = {dataName}
21-228-13:48:47.304 00 SCX_CPU1_MD_SY/3127         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:48:47.304 00 SCX_CPU1_MD_SY/3128         tbl_symName[i,j] = {dataName}
21-228-13:48:47.304 00 SCX_CPU1_MD_SY/3129       enddo
21-228-13:48:47.305 00 SCX_CPU1_MD_SY/3120       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:48:47.305 00 SCX_CPU1_MD_SY/3121         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:48:47.308 00 SCX_CPU1_MD_SY/3122         tbl_length[i,j] = {dataName}
21-228-13:48:47.308 00 SCX_CPU1_MD_SY/3123         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:48:47.308 00 SCX_CPU1_MD_SY/3124         tbl_delay[i,j] = {dataName}
21-228-13:48:47.308 00 SCX_CPU1_MD_SY/3125         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:48:47.308 00 SCX_CPU1_MD_SY/3126         tbl_offset[i,j] = {dataName}
21-228-13:48:47.308 00 SCX_CPU1_MD_SY/3127         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:48:47.308 00 SCX_CPU1_MD_SY/3128         tbl_symName[i,j] = {dataName}
21-228-13:48:47.309 00 SCX_CPU1_MD_SY/3129       enddo
21-228-13:48:47.309 00 SCX_CPU1_MD_SY/3120       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:48:47.309 00 SCX_CPU1_MD_SY/3121         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:48:47.309 00 SCX_CPU1_MD_SY/3122         tbl_length[i,j] = {dataName}
21-228-13:48:47.309 00 SCX_CPU1_MD_SY/3123         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:48:47.309 00 SCX_CPU1_MD_SY/3124         tbl_delay[i,j] = {dataName}
21-228-13:48:47.309 00 SCX_CPU1_MD_SY/3125         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:48:47.309 00 SCX_CPU1_MD_SY/3126         tbl_offset[i,j] = {dataName}
21-228-13:48:47.309 00 SCX_CPU1_MD_SY/3127         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:48:47.310 00 SCX_CPU1_MD_SY/3128         tbl_symName[i,j] = {dataName}
21-228-13:48:47.310 00 SCX_CPU1_MD_SY/3129       enddo
21-228-13:48:47.310 00 SCX_CPU1_MD_SY/3120       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:48:47.310 00 SCX_CPU1_MD_SY/3121         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:48:47.310 00 SCX_CPU1_MD_SY/3122         tbl_length[i,j] = {dataName}
21-228-13:48:47.310 00 SCX_CPU1_MD_SY/3123         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:48:47.310 00 SCX_CPU1_MD_SY/3124         tbl_delay[i,j] = {dataName}
21-228-13:48:47.315 00 SCX_CPU1_MD_SY/3125         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:48:47.315 00 SCX_CPU1_MD_SY/3126         tbl_offset[i,j] = {dataName}
21-228-13:48:47.316 00 SCX_CPU1_MD_SY/3127         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:48:47.316 00 SCX_CPU1_MD_SY/3128         tbl_symName[i,j] = {dataName}
21-228-13:48:47.316 00 SCX_CPU1_MD_SY/3129       enddo
21-228-13:48:47.316 00 SCX_CPU1_MD_SY/3120       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:48:47.316 00 SCX_CPU1_MD_SY/3121         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:48:47.316 00 SCX_CPU1_MD_SY/3122         tbl_length[i,j] = {dataName}
21-228-13:48:47.316 00 SCX_CPU1_MD_SY/3123         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:48:47.316 00 SCX_CPU1_MD_SY/3124         tbl_delay[i,j] = {dataName}
21-228-13:48:47.316 00 SCX_CPU1_MD_SY/3125         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:48:47.316 00 SCX_CPU1_MD_SY/3126         tbl_offset[i,j] = {dataName}
21-228-13:48:47.317 00 SCX_CPU1_MD_SY/3127         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:48:47.317 00 SCX_CPU1_MD_SY/3128         tbl_symName[i,j] = {dataName}
21-228-13:48:47.317 00 SCX_CPU1_MD_SY/3129       enddo
21-228-13:48:47.317 00 SCX_CPU1_MD_SY/3120       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:48:47.317 00 SCX_CPU1_MD_SY/3121         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:48:47.317 00 SCX_CPU1_MD_SY/3122         tbl_length[i,j] = {dataName}
21-228-13:48:47.317 00 SCX_CPU1_MD_SY/3123         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:48:47.317 00 SCX_CPU1_MD_SY/3124         tbl_delay[i,j] = {dataName}
21-228-13:48:47.317 00 SCX_CPU1_MD_SY/3125         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:48:47.318 00 SCX_CPU1_MD_SY/3126         tbl_offset[i,j] = {dataName}
21-228-13:48:47.318 00 SCX_CPU1_MD_SY/3127         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:48:47.318 00 SCX_CPU1_MD_SY/3128         tbl_symName[i,j] = {dataName}
21-228-13:48:47.318 00 SCX_CPU1_MD_SY/3129       enddo
21-228-13:48:47.318 00 SCX_CPU1_MD_SY/3120       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:48:47.318 00 SCX_CPU1_MD_SY/3121         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:48:47.319 00 SCX_CPU1_MD_SY/3122         tbl_length[i,j] = {dataName}
21-228-13:48:47.319 00 SCX_CPU1_MD_SY/3123         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:48:47.319 00 SCX_CPU1_MD_SY/3124         tbl_delay[i,j] = {dataName}
21-228-13:48:47.319 00 SCX_CPU1_MD_SY/3125         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:48:47.319 00 SCX_CPU1_MD_SY/3126         tbl_offset[i,j] = {dataName}
21-228-13:48:47.323 00 SCX_CPU1_MD_SY/3127         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:48:47.323 00 SCX_CPU1_MD_SY/3128         tbl_symName[i,j] = {dataName}
21-228-13:48:47.323 00 SCX_CPU1_MD_SY/3129       enddo
21-228-13:48:47.323 00 SCX_CPU1_MD_SY/3120       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:48:47.323 00 SCX_CPU1_MD_SY/3121         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:48:47.323 00 SCX_CPU1_MD_SY/3122         tbl_length[i,j] = {dataName}
21-228-13:48:47.323 00 SCX_CPU1_MD_SY/3123         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:48:47.324 00 SCX_CPU1_MD_SY/3124         tbl_delay[i,j] = {dataName}
21-228-13:48:47.324 00 SCX_CPU1_MD_SY/3125         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:48:47.324 00 SCX_CPU1_MD_SY/3126         tbl_offset[i,j] = {dataName}
21-228-13:48:47.324 00 SCX_CPU1_MD_SY/3127         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:48:47.324 00 SCX_CPU1_MD_SY/3128         tbl_symName[i,j] = {dataName}
21-228-13:48:47.324 00 SCX_CPU1_MD_SY/3129       enddo
21-228-13:48:47.324 00 SCX_CPU1_MD_SY/3120       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:48:47.324 00 SCX_CPU1_MD_SY/3121         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:48:47.324 00 SCX_CPU1_MD_SY/3122         tbl_length[i,j] = {dataName}
21-228-13:48:47.324 00 SCX_CPU1_MD_SY/3123         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:48:47.325 00 SCX_CPU1_MD_SY/3124         tbl_delay[i,j] = {dataName}
21-228-13:48:47.325 00 SCX_CPU1_MD_SY/3125         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:48:47.325 00 SCX_CPU1_MD_SY/3126         tbl_offset[i,j] = {dataName}
21-228-13:48:47.325 00 SCX_CPU1_MD_SY/3127         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:48:47.325 00 SCX_CPU1_MD_SY/3128         tbl_symName[i,j] = {dataName}
21-228-13:48:47.325 00 SCX_CPU1_MD_SY/3129       enddo
21-228-13:48:47.325 00 SCX_CPU1_MD_SY/3120       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:48:47.326 00 SCX_CPU1_MD_SY/3121         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:48:47.326 00 SCX_CPU1_MD_SY/3122         tbl_length[i,j] = {dataName}
21-228-13:48:47.326 00 SCX_CPU1_MD_SY/3123         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:48:47.326 00 SCX_CPU1_MD_SY/3124         tbl_delay[i,j] = {dataName}
21-228-13:48:47.326 00 SCX_CPU1_MD_SY/3125         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:48:47.326 00 SCX_CPU1_MD_SY/3126         tbl_offset[i,j] = {dataName}
21-228-13:48:47.326 00 SCX_CPU1_MD_SY/3127         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:48:47.326 00 SCX_CPU1_MD_SY/3128         tbl_symName[i,j] = {dataName}
21-228-13:48:47.326 00 SCX_CPU1_MD_SY/3129       enddo
21-228-13:48:47.327 00 SCX_CPU1_MD_SY/3120       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:48:47.327 00 SCX_CPU1_MD_SY/3130     enddo
21-228-13:48:47.327 00 SCX_CPU1_MD_SY/3081     for i = 1 to MD_NUM_DWELL_TABLES do
21-228-13:48:47.327 00 SCX_CPU1_MD_SY/3082       ; Dump the dwell table
21-228-13:48:47.327 00 SCX_CPU1_MD_SY/3083       ut_setupevents SCX, CPU1, CFE_TBL, CFE_TBL_WRITE_DUMP_INF_EID, INFO, 1
21-228-13:48:47.329 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:48:47.329 00     SPR-I:OPRO         ; Setup event 1 with CFE_TBL INFO 14
21-228-13:48:47.329 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:48:47.330 00 SCX_CPU1_MD_SY/3084     
21-228-13:48:47.330 00 SCX_CPU1_MD_SY/3085       tableName = MDAppName & ".DWELL_TABLE" & i
21-228-13:48:47.330 00 SCX_CPU1_MD_SY/3086       dumpFileName = "cpu1_tbl" & i & "symdmp421"
21-228-13:48:47.330 00 SCX_CPU1_MD_SY/3087       if (i = 1) then
21-228-13:48:47.330 00 SCX_CPU1_MD_SY/3089       elseif (i = 2) then
21-228-13:48:47.330 00 SCX_CPU1_MD_SY/3091       elseif (i = 3) then
21-228-13:48:47.330 00 SCX_CPU1_MD_SY/3093       else
21-228-13:48:47.330 00 SCX_CPU1_MD_SY/3094         loadPktId = dwell_tbl4_load_pkt
21-228-13:48:47.330 00 SCX_CPU1_MD_SY/3095       endif
21-228-13:48:47.330 00 SCX_CPU1_MD_SY/3096     
21-228-13:48:47.330 00 SCX_CPU1_MD_SY/3097       cmdcnt = SCX_CPU1_TBL_CMDPC+1
21-228-13:48:47.330 00 SCX_CPU1_MD_SY/3098     
21-228-13:48:47.330 00 SCX_CPU1_MD_SY/3099       s get_tbl_to_cvt (ramDir,tableName,"A",dumpFileName,hostCPU,loadPktId)
21-228-13:48:47.331 00     SPR-I:STS          Loading file /s/opr/accounts/cfs_test/prc/get_tbl_to_cvt.i
21-228-13:48:47.331 00     SPR-I:STS          Procedure GET_TBL_TO_CVT started
21-228-13:48:47.331 00 GET_TBL_TO_CVT/2        ;
21-228-13:48:47.332 00 GET_TBL_TO_CVT/3        local logging = %liv (log_procedure)
21-228-13:48:47.332 00 GET_TBL_TO_CVT/4        %liv (log_procedure) = FALSE
21-228-13:48:47.336 00     SPR-I:OPRO         Sending Command: /SCX_CPU1_TBL_DUMP ACTIVE DTABLENAME="MD.DWELL_TABLE4" DFILENAME="/ram/cpu1_tbl4symdmp421"
21-228-13:48:47.348 00     SPR-I:STTE         Wait mode - waiting 15 seconds ...
21-228-13:48:47.956 00    TLMH-I:STS          58-012-14:27:18.002 INFO CPU=CPU1 APPNAME=CFE_TBL EVENT ID=14 Successfully dumped Table 'MD.DWELL_TABLE4' to '/ram/cpu1_tbl4symdmp421'
21-228-13:49:02.359 00     SPR-I:OPRO         
21-228-13:49:02.360 00     SPR-I:OPRO            The TBLNAME is: MD.DWELL_TABLE4
21-228-13:49:02.360 00     SPR-I:OPRO               The APID is: P0FAB
21-228-13:49:02.360 00     SPR-I:OPRO                The CPU is: CPU3
21-228-13:49:02.360 00     SPR-I:OPRO         The IP Address is: 192.168.1.8
21-228-13:49:02.364 00     SPR-I:OPRO         The perl command is: perl /s/opr/accounts/global/tools/ftp.pl RAM:0 cpu1_tbl4symdmp421 cpu1_tbl4symdmp421 binary 192.168.1.8
21-228-13:49:02.544 00     SPR-I:OPRO         Return code from ftp_file.pl: 0
21-228-13:49:02.544 00     SPR-I:STTE         Wait mode - waiting 15 seconds ...
21-228-13:49:17.555 00     SPR-I:OPRO         
21-228-13:49:17.570 00     SPR-I:OPRO         The unix command is cvt -ws file_list[4011].file_write_time "`date +%y-%j-%T -r /s/opr/accounts/cfs_test/image/cpu1_tbl4symdmp421`"
21-228-13:49:17.570 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-228-13:49:22.574 00 GET_TBL_TO_CVT/238      
21-228-13:49:22.574 00 GET_TBL_TO_CVT/239      ENDPROC
21-228-13:49:22.574 00     SPR-I:STS          Procedure GET_TBL_TO_CVT completed
21-228-13:49:22.574 00 SCX_CPU1_MD_SY/3100     
21-228-13:49:22.575 00 SCX_CPU1_MD_SY/3101       ut_tlmwait SCX_CPU1_TBL_CMDPC, {cmdcnt}
21-228-13:49:22.577 00     SPR-I:STTE         WAIT UNTIL completed
21-228-13:49:22.578 00 SCX_CPU1_MD_SY/3102       if (UT_TW_Status <> UT_Success) then
21-228-13:49:22.578 00 SCX_CPU1_MD_SY/3104       endif
21-228-13:49:22.578 00 SCX_CPU1_MD_SY/3105     
21-228-13:49:22.578 00 SCX_CPU1_MD_SY/3106       ; Check for event message
21-228-13:49:22.578 00 SCX_CPU1_MD_SY/3107       if (SCX_CPU1_find_event[1].num_found_messages != 1) then
21-228-13:49:22.578 00 SCX_CPU1_MD_SY/3111       endif
21-228-13:49:22.578 00 SCX_CPU1_MD_SY/3112     
21-228-13:49:22.578 00 SCX_CPU1_MD_SY/3114       dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Enabled"
21-228-13:49:22.578 00 SCX_CPU1_MD_SY/3115       tbl_enaFlag[i] = {dataName}
21-228-13:49:22.578 00 SCX_CPU1_MD_SY/3116       dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Signature"
21-228-13:49:22.578 00 SCX_CPU1_MD_SY/3117       tbl_signature[i] = {dataName}
21-228-13:49:22.578 00 SCX_CPU1_MD_SY/3118     
21-228-13:49:22.578 00 SCX_CPU1_MD_SY/3120       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:49:22.578 00 SCX_CPU1_MD_SY/3121         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:49:22.578 00 SCX_CPU1_MD_SY/3122         tbl_length[i,j] = {dataName}
21-228-13:49:22.578 00 SCX_CPU1_MD_SY/3123         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:49:22.589 00 SCX_CPU1_MD_SY/3124         tbl_delay[i,j] = {dataName}
21-228-13:49:22.589 00 SCX_CPU1_MD_SY/3125         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:49:22.590 00 SCX_CPU1_MD_SY/3126         tbl_offset[i,j] = {dataName}
21-228-13:49:22.590 00 SCX_CPU1_MD_SY/3127         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:49:22.590 00 SCX_CPU1_MD_SY/3128         tbl_symName[i,j] = {dataName}
21-228-13:49:22.590 00 SCX_CPU1_MD_SY/3129       enddo
21-228-13:49:22.590 00 SCX_CPU1_MD_SY/3120       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:49:22.590 00 SCX_CPU1_MD_SY/3121         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:49:22.590 00 SCX_CPU1_MD_SY/3122         tbl_length[i,j] = {dataName}
21-228-13:49:22.591 00 SCX_CPU1_MD_SY/3123         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:49:22.591 00 SCX_CPU1_MD_SY/3124         tbl_delay[i,j] = {dataName}
21-228-13:49:22.591 00 SCX_CPU1_MD_SY/3125         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:49:22.591 00 SCX_CPU1_MD_SY/3126         tbl_offset[i,j] = {dataName}
21-228-13:49:22.591 00 SCX_CPU1_MD_SY/3127         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:49:22.591 00 SCX_CPU1_MD_SY/3128         tbl_symName[i,j] = {dataName}
21-228-13:49:22.591 00 SCX_CPU1_MD_SY/3129       enddo
21-228-13:49:22.591 00 SCX_CPU1_MD_SY/3120       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:49:22.591 00 SCX_CPU1_MD_SY/3121         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:49:22.592 00 SCX_CPU1_MD_SY/3122         tbl_length[i,j] = {dataName}
21-228-13:49:22.592 00 SCX_CPU1_MD_SY/3123         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:49:22.592 00 SCX_CPU1_MD_SY/3124         tbl_delay[i,j] = {dataName}
21-228-13:49:22.592 00 SCX_CPU1_MD_SY/3125         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:49:22.592 00 SCX_CPU1_MD_SY/3126         tbl_offset[i,j] = {dataName}
21-228-13:49:22.592 00 SCX_CPU1_MD_SY/3127         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:49:22.592 00 SCX_CPU1_MD_SY/3128         tbl_symName[i,j] = {dataName}
21-228-13:49:22.592 00 SCX_CPU1_MD_SY/3129       enddo
21-228-13:49:22.592 00 SCX_CPU1_MD_SY/3120       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:49:22.593 00 SCX_CPU1_MD_SY/3121         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:49:22.593 00 SCX_CPU1_MD_SY/3122         tbl_length[i,j] = {dataName}
21-228-13:49:22.593 00 SCX_CPU1_MD_SY/3123         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:49:22.593 00 SCX_CPU1_MD_SY/3124         tbl_delay[i,j] = {dataName}
21-228-13:49:22.593 00 SCX_CPU1_MD_SY/3125         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:49:22.593 00 SCX_CPU1_MD_SY/3126         tbl_offset[i,j] = {dataName}
21-228-13:49:22.593 00 SCX_CPU1_MD_SY/3127         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:49:22.593 00 SCX_CPU1_MD_SY/3128         tbl_symName[i,j] = {dataName}
21-228-13:49:22.593 00 SCX_CPU1_MD_SY/3129       enddo
21-228-13:49:22.594 00 SCX_CPU1_MD_SY/3120       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:49:22.595 00 SCX_CPU1_MD_SY/3121         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:49:22.595 00 SCX_CPU1_MD_SY/3122         tbl_length[i,j] = {dataName}
21-228-13:49:22.595 00 SCX_CPU1_MD_SY/3123         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:49:22.596 00 SCX_CPU1_MD_SY/3124         tbl_delay[i,j] = {dataName}
21-228-13:49:22.596 00 SCX_CPU1_MD_SY/3125         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:49:22.596 00 SCX_CPU1_MD_SY/3126         tbl_offset[i,j] = {dataName}
21-228-13:49:22.596 00 SCX_CPU1_MD_SY/3127         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:49:22.596 00 SCX_CPU1_MD_SY/3128         tbl_symName[i,j] = {dataName}
21-228-13:49:22.596 00 SCX_CPU1_MD_SY/3129       enddo
21-228-13:49:22.596 00 SCX_CPU1_MD_SY/3120       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:49:22.596 00 SCX_CPU1_MD_SY/3121         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:49:22.596 00 SCX_CPU1_MD_SY/3122         tbl_length[i,j] = {dataName}
21-228-13:49:22.596 00 SCX_CPU1_MD_SY/3123         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:49:22.597 00 SCX_CPU1_MD_SY/3124         tbl_delay[i,j] = {dataName}
21-228-13:49:22.597 00 SCX_CPU1_MD_SY/3125         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:49:22.599 00 SCX_CPU1_MD_SY/3126         tbl_offset[i,j] = {dataName}
21-228-13:49:22.600 00 SCX_CPU1_MD_SY/3127         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:49:22.600 00 SCX_CPU1_MD_SY/3128         tbl_symName[i,j] = {dataName}
21-228-13:49:22.600 00 SCX_CPU1_MD_SY/3129       enddo
21-228-13:49:22.600 00 SCX_CPU1_MD_SY/3120       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:49:22.600 00 SCX_CPU1_MD_SY/3121         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:49:22.600 00 SCX_CPU1_MD_SY/3122         tbl_length[i,j] = {dataName}
21-228-13:49:22.601 00 SCX_CPU1_MD_SY/3123         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:49:22.601 00 SCX_CPU1_MD_SY/3124         tbl_delay[i,j] = {dataName}
21-228-13:49:22.601 00 SCX_CPU1_MD_SY/3125         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:49:22.601 00 SCX_CPU1_MD_SY/3126         tbl_offset[i,j] = {dataName}
21-228-13:49:22.602 00 SCX_CPU1_MD_SY/3127         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:49:22.602 00 SCX_CPU1_MD_SY/3128         tbl_symName[i,j] = {dataName}
21-228-13:49:22.602 00 SCX_CPU1_MD_SY/3129       enddo
21-228-13:49:22.602 00 SCX_CPU1_MD_SY/3120       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:49:22.602 00 SCX_CPU1_MD_SY/3121         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:49:22.602 00 SCX_CPU1_MD_SY/3122         tbl_length[i,j] = {dataName}
21-228-13:49:22.602 00 SCX_CPU1_MD_SY/3123         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:49:22.603 00 SCX_CPU1_MD_SY/3124         tbl_delay[i,j] = {dataName}
21-228-13:49:22.603 00 SCX_CPU1_MD_SY/3125         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:49:22.603 00 SCX_CPU1_MD_SY/3126         tbl_offset[i,j] = {dataName}
21-228-13:49:22.603 00 SCX_CPU1_MD_SY/3127         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:49:22.603 00 SCX_CPU1_MD_SY/3128         tbl_symName[i,j] = {dataName}
21-228-13:49:22.603 00 SCX_CPU1_MD_SY/3129       enddo
21-228-13:49:22.603 00 SCX_CPU1_MD_SY/3120       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:49:22.603 00 SCX_CPU1_MD_SY/3121         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:49:22.603 00 SCX_CPU1_MD_SY/3122         tbl_length[i,j] = {dataName}
21-228-13:49:22.603 00 SCX_CPU1_MD_SY/3123         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:49:22.604 00 SCX_CPU1_MD_SY/3124         tbl_delay[i,j] = {dataName}
21-228-13:49:22.604 00 SCX_CPU1_MD_SY/3125         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:49:22.607 00 SCX_CPU1_MD_SY/3126         tbl_offset[i,j] = {dataName}
21-228-13:49:22.607 00 SCX_CPU1_MD_SY/3127         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:49:22.607 00 SCX_CPU1_MD_SY/3128         tbl_symName[i,j] = {dataName}
21-228-13:49:22.608 00 SCX_CPU1_MD_SY/3129       enddo
21-228-13:49:22.608 00 SCX_CPU1_MD_SY/3120       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:49:22.608 00 SCX_CPU1_MD_SY/3121         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:49:22.608 00 SCX_CPU1_MD_SY/3122         tbl_length[i,j] = {dataName}
21-228-13:49:22.608 00 SCX_CPU1_MD_SY/3123         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:49:22.608 00 SCX_CPU1_MD_SY/3124         tbl_delay[i,j] = {dataName}
21-228-13:49:22.608 00 SCX_CPU1_MD_SY/3125         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:49:22.608 00 SCX_CPU1_MD_SY/3126         tbl_offset[i,j] = {dataName}
21-228-13:49:22.608 00 SCX_CPU1_MD_SY/3127         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:49:22.608 00 SCX_CPU1_MD_SY/3128         tbl_symName[i,j] = {dataName}
21-228-13:49:22.609 00 SCX_CPU1_MD_SY/3129       enddo
21-228-13:49:22.609 00 SCX_CPU1_MD_SY/3120       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:49:22.609 00 SCX_CPU1_MD_SY/3121         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:49:22.609 00 SCX_CPU1_MD_SY/3122         tbl_length[i,j] = {dataName}
21-228-13:49:22.609 00 SCX_CPU1_MD_SY/3123         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:49:22.609 00 SCX_CPU1_MD_SY/3124         tbl_delay[i,j] = {dataName}
21-228-13:49:22.609 00 SCX_CPU1_MD_SY/3125         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:49:22.609 00 SCX_CPU1_MD_SY/3126         tbl_offset[i,j] = {dataName}
21-228-13:49:22.609 00 SCX_CPU1_MD_SY/3127         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:49:22.609 00 SCX_CPU1_MD_SY/3128         tbl_symName[i,j] = {dataName}
21-228-13:49:22.610 00 SCX_CPU1_MD_SY/3129       enddo
21-228-13:49:22.610 00 SCX_CPU1_MD_SY/3120       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:49:22.610 00 SCX_CPU1_MD_SY/3121         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:49:22.610 00 SCX_CPU1_MD_SY/3122         tbl_length[i,j] = {dataName}
21-228-13:49:22.610 00 SCX_CPU1_MD_SY/3123         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:49:22.610 00 SCX_CPU1_MD_SY/3124         tbl_delay[i,j] = {dataName}
21-228-13:49:22.614 00 SCX_CPU1_MD_SY/3125         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:49:22.614 00 SCX_CPU1_MD_SY/3126         tbl_offset[i,j] = {dataName}
21-228-13:49:22.614 00 SCX_CPU1_MD_SY/3127         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:49:22.614 00 SCX_CPU1_MD_SY/3128         tbl_symName[i,j] = {dataName}
21-228-13:49:22.615 00 SCX_CPU1_MD_SY/3129       enddo
21-228-13:49:22.615 00 SCX_CPU1_MD_SY/3120       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:49:22.615 00 SCX_CPU1_MD_SY/3121         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:49:22.615 00 SCX_CPU1_MD_SY/3122         tbl_length[i,j] = {dataName}
21-228-13:49:22.615 00 SCX_CPU1_MD_SY/3123         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:49:22.615 00 SCX_CPU1_MD_SY/3124         tbl_delay[i,j] = {dataName}
21-228-13:49:22.615 00 SCX_CPU1_MD_SY/3125         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:49:22.615 00 SCX_CPU1_MD_SY/3126         tbl_offset[i,j] = {dataName}
21-228-13:49:22.615 00 SCX_CPU1_MD_SY/3127         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:49:22.615 00 SCX_CPU1_MD_SY/3128         tbl_symName[i,j] = {dataName}
21-228-13:49:22.615 00 SCX_CPU1_MD_SY/3129       enddo
21-228-13:49:22.616 00 SCX_CPU1_MD_SY/3120       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:49:22.616 00 SCX_CPU1_MD_SY/3121         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:49:22.616 00 SCX_CPU1_MD_SY/3122         tbl_length[i,j] = {dataName}
21-228-13:49:22.616 00 SCX_CPU1_MD_SY/3123         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:49:22.616 00 SCX_CPU1_MD_SY/3124         tbl_delay[i,j] = {dataName}
21-228-13:49:22.616 00 SCX_CPU1_MD_SY/3125         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:49:22.616 00 SCX_CPU1_MD_SY/3126         tbl_offset[i,j] = {dataName}
21-228-13:49:22.616 00 SCX_CPU1_MD_SY/3127         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:49:22.621 00 SCX_CPU1_MD_SY/3128         tbl_symName[i,j] = {dataName}
21-228-13:49:22.621 00 SCX_CPU1_MD_SY/3129       enddo
21-228-13:49:22.621 00 SCX_CPU1_MD_SY/3120       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:49:22.622 00 SCX_CPU1_MD_SY/3121         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:49:22.622 00 SCX_CPU1_MD_SY/3122         tbl_length[i,j] = {dataName}
21-228-13:49:22.622 00 SCX_CPU1_MD_SY/3123         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:49:22.622 00 SCX_CPU1_MD_SY/3124         tbl_delay[i,j] = {dataName}
21-228-13:49:22.622 00 SCX_CPU1_MD_SY/3125         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:49:22.622 00 SCX_CPU1_MD_SY/3126         tbl_offset[i,j] = {dataName}
21-228-13:49:22.622 00 SCX_CPU1_MD_SY/3127         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:49:22.622 00 SCX_CPU1_MD_SY/3128         tbl_symName[i,j] = {dataName}
21-228-13:49:22.622 00 SCX_CPU1_MD_SY/3129       enddo
21-228-13:49:22.623 00 SCX_CPU1_MD_SY/3120       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:49:22.623 00 SCX_CPU1_MD_SY/3121         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:49:22.623 00 SCX_CPU1_MD_SY/3122         tbl_length[i,j] = {dataName}
21-228-13:49:22.623 00 SCX_CPU1_MD_SY/3123         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:49:22.623 00 SCX_CPU1_MD_SY/3124         tbl_delay[i,j] = {dataName}
21-228-13:49:22.623 00 SCX_CPU1_MD_SY/3125         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:49:22.623 00 SCX_CPU1_MD_SY/3126         tbl_offset[i,j] = {dataName}
21-228-13:49:22.623 00 SCX_CPU1_MD_SY/3127         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:49:22.623 00 SCX_CPU1_MD_SY/3128         tbl_symName[i,j] = {dataName}
21-228-13:49:22.623 00 SCX_CPU1_MD_SY/3129       enddo
21-228-13:49:22.624 00 SCX_CPU1_MD_SY/3120       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:49:22.624 00 SCX_CPU1_MD_SY/3121         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:49:22.624 00 SCX_CPU1_MD_SY/3122         tbl_length[i,j] = {dataName}
21-228-13:49:22.624 00 SCX_CPU1_MD_SY/3123         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:49:22.624 00 SCX_CPU1_MD_SY/3124         tbl_delay[i,j] = {dataName}
21-228-13:49:22.624 00 SCX_CPU1_MD_SY/3125         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:49:22.624 00 SCX_CPU1_MD_SY/3126         tbl_offset[i,j] = {dataName}
21-228-13:49:22.624 00 SCX_CPU1_MD_SY/3127         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:49:22.624 00 SCX_CPU1_MD_SY/3128         tbl_symName[i,j] = {dataName}
21-228-13:49:22.625 00 SCX_CPU1_MD_SY/3129       enddo
21-228-13:49:22.625 00 SCX_CPU1_MD_SY/3120       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:49:22.625 00 SCX_CPU1_MD_SY/3121         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:49:22.625 00 SCX_CPU1_MD_SY/3122         tbl_length[i,j] = {dataName}
21-228-13:49:22.625 00 SCX_CPU1_MD_SY/3123         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:49:22.625 00 SCX_CPU1_MD_SY/3124         tbl_delay[i,j] = {dataName}
21-228-13:49:22.625 00 SCX_CPU1_MD_SY/3125         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:49:22.626 00 SCX_CPU1_MD_SY/3126         tbl_offset[i,j] = {dataName}
21-228-13:49:22.626 00 SCX_CPU1_MD_SY/3127         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:49:22.626 00 SCX_CPU1_MD_SY/3128         tbl_symName[i,j] = {dataName}
21-228-13:49:22.626 00 SCX_CPU1_MD_SY/3129       enddo
21-228-13:49:22.626 00 SCX_CPU1_MD_SY/3120       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:49:22.626 00 SCX_CPU1_MD_SY/3121         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:49:22.626 00 SCX_CPU1_MD_SY/3122         tbl_length[i,j] = {dataName}
21-228-13:49:22.626 00 SCX_CPU1_MD_SY/3123         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:49:22.627 00 SCX_CPU1_MD_SY/3124         tbl_delay[i,j] = {dataName}
21-228-13:49:22.627 00 SCX_CPU1_MD_SY/3125         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:49:22.627 00 SCX_CPU1_MD_SY/3126         tbl_offset[i,j] = {dataName}
21-228-13:49:22.627 00 SCX_CPU1_MD_SY/3127         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:49:22.627 00 SCX_CPU1_MD_SY/3128         tbl_symName[i,j] = {dataName}
21-228-13:49:22.627 00 SCX_CPU1_MD_SY/3129       enddo
21-228-13:49:22.627 00 SCX_CPU1_MD_SY/3120       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:49:22.627 00 SCX_CPU1_MD_SY/3121         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:49:22.627 00 SCX_CPU1_MD_SY/3122         tbl_length[i,j] = {dataName}
21-228-13:49:22.627 00 SCX_CPU1_MD_SY/3123         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:49:22.628 00 SCX_CPU1_MD_SY/3124         tbl_delay[i,j] = {dataName}
21-228-13:49:22.628 00 SCX_CPU1_MD_SY/3125         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:49:22.633 00 SCX_CPU1_MD_SY/3126         tbl_offset[i,j] = {dataName}
21-228-13:49:22.633 00 SCX_CPU1_MD_SY/3127         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:49:22.634 00 SCX_CPU1_MD_SY/3128         tbl_symName[i,j] = {dataName}
21-228-13:49:22.634 00 SCX_CPU1_MD_SY/3129       enddo
21-228-13:49:22.634 00 SCX_CPU1_MD_SY/3120       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:49:22.634 00 SCX_CPU1_MD_SY/3121         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:49:22.634 00 SCX_CPU1_MD_SY/3122         tbl_length[i,j] = {dataName}
21-228-13:49:22.634 00 SCX_CPU1_MD_SY/3123         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:49:22.634 00 SCX_CPU1_MD_SY/3124         tbl_delay[i,j] = {dataName}
21-228-13:49:22.634 00 SCX_CPU1_MD_SY/3125         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:49:22.634 00 SCX_CPU1_MD_SY/3126         tbl_offset[i,j] = {dataName}
21-228-13:49:22.635 00 SCX_CPU1_MD_SY/3127         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:49:22.635 00 SCX_CPU1_MD_SY/3128         tbl_symName[i,j] = {dataName}
21-228-13:49:22.635 00 SCX_CPU1_MD_SY/3129       enddo
21-228-13:49:22.635 00 SCX_CPU1_MD_SY/3120       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:49:22.635 00 SCX_CPU1_MD_SY/3121         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:49:22.635 00 SCX_CPU1_MD_SY/3122         tbl_length[i,j] = {dataName}
21-228-13:49:22.635 00 SCX_CPU1_MD_SY/3123         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:49:22.635 00 SCX_CPU1_MD_SY/3124         tbl_delay[i,j] = {dataName}
21-228-13:49:22.635 00 SCX_CPU1_MD_SY/3125         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:49:22.635 00 SCX_CPU1_MD_SY/3126         tbl_offset[i,j] = {dataName}
21-228-13:49:22.636 00 SCX_CPU1_MD_SY/3127         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:49:22.638 00 SCX_CPU1_MD_SY/3128         tbl_symName[i,j] = {dataName}
21-228-13:49:22.638 00 SCX_CPU1_MD_SY/3129       enddo
21-228-13:49:22.639 00 SCX_CPU1_MD_SY/3120       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:49:22.639 00 SCX_CPU1_MD_SY/3121         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:49:22.639 00 SCX_CPU1_MD_SY/3122         tbl_length[i,j] = {dataName}
21-228-13:49:22.639 00 SCX_CPU1_MD_SY/3123         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:49:22.639 00 SCX_CPU1_MD_SY/3124         tbl_delay[i,j] = {dataName}
21-228-13:49:22.639 00 SCX_CPU1_MD_SY/3125         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:49:22.639 00 SCX_CPU1_MD_SY/3126         tbl_offset[i,j] = {dataName}
21-228-13:49:22.639 00 SCX_CPU1_MD_SY/3127         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:49:22.640 00 SCX_CPU1_MD_SY/3128         tbl_symName[i,j] = {dataName}
21-228-13:49:22.640 00 SCX_CPU1_MD_SY/3129       enddo
21-228-13:49:22.640 00 SCX_CPU1_MD_SY/3120       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:49:22.640 00 SCX_CPU1_MD_SY/3121         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:49:22.640 00 SCX_CPU1_MD_SY/3122         tbl_length[i,j] = {dataName}
21-228-13:49:22.640 00 SCX_CPU1_MD_SY/3123         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:49:22.640 00 SCX_CPU1_MD_SY/3124         tbl_delay[i,j] = {dataName}
21-228-13:49:22.640 00 SCX_CPU1_MD_SY/3125         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:49:22.641 00 SCX_CPU1_MD_SY/3126         tbl_offset[i,j] = {dataName}
21-228-13:49:22.641 00 SCX_CPU1_MD_SY/3127         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:49:22.641 00 SCX_CPU1_MD_SY/3128         tbl_symName[i,j] = {dataName}
21-228-13:49:22.641 00 SCX_CPU1_MD_SY/3129       enddo
21-228-13:49:22.641 00 SCX_CPU1_MD_SY/3120       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:49:22.641 00 SCX_CPU1_MD_SY/3121         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:49:22.641 00 SCX_CPU1_MD_SY/3122         tbl_length[i,j] = {dataName}
21-228-13:49:22.642 00 SCX_CPU1_MD_SY/3123         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:49:22.642 00 SCX_CPU1_MD_SY/3124         tbl_delay[i,j] = {dataName}
21-228-13:49:22.642 00 SCX_CPU1_MD_SY/3125         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:49:22.646 00 SCX_CPU1_MD_SY/3126         tbl_offset[i,j] = {dataName}
21-228-13:49:22.646 00 SCX_CPU1_MD_SY/3127         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:49:22.646 00 SCX_CPU1_MD_SY/3128         tbl_symName[i,j] = {dataName}
21-228-13:49:22.646 00 SCX_CPU1_MD_SY/3129       enddo
21-228-13:49:22.647 00 SCX_CPU1_MD_SY/3120       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:49:22.647 00 SCX_CPU1_MD_SY/3130     enddo
21-228-13:49:22.647 00 SCX_CPU1_MD_SY/3081     for i = 1 to MD_NUM_DWELL_TABLES do
21-228-13:49:22.647 00 SCX_CPU1_MD_SY/3131     
21-228-13:49:22.647 00 SCX_CPU1_MD_SY/3132     write ";********************************************************************"
21-228-13:49:22.647 00     SPR-I:OPRO         ;********************************************************************
21-228-13:49:22.647 00 SCX_CPU1_MD_SY/3133     write ";  Step 4.2.2:  Send MD Application Reset command"
21-228-13:49:22.647 00     SPR-I:OPRO         ;  Step 4.2.2:  Send MD Application Reset command
21-228-13:49:22.647 00 SCX_CPU1_MD_SY/3134     write ";********************************************************************"
21-228-13:49:22.648 00     SPR-I:OPRO         ;********************************************************************
21-228-13:49:22.648 00 SCX_CPU1_MD_SY/3135     ut_setupevents "SCX","CPU1","CFE_ES", CFE_ES_RESTART_APP_INF_EID, "INFO", 1
21-228-13:49:22.649 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:49:22.649 00     SPR-I:OPRO         ; Setup event 1 with CFE_ES INFO 10
21-228-13:49:22.649 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:49:22.650 00 SCX_CPU1_MD_SY/3136     ut_setupevents "SCX","CPU1",{MDAppName},MD_RECOVERED_TBL_VALID_INF_EID,"INFO", 2
21-228-13:49:22.652 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:49:22.652 00     SPR-I:OPRO         ; Setup event 2 with MD INFO 3
21-228-13:49:22.652 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:49:22.655 00 SCX_CPU1_MD_SY/3137     ut_setupevents "SCX","CPU1",{MDAppName},MD_INIT_INF_EID, "INFO", 3
21-228-13:49:22.660 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:49:22.660 00     SPR-I:OPRO         ; Setup event 3 with MD INFO 1
21-228-13:49:22.660 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:49:22.660 00 SCX_CPU1_MD_SY/3138     
21-228-13:49:22.660 00 SCX_CPU1_MD_SY/3139     /SCX_CPU1_ES_RESTARTAPP APPLICATION=MDAppName
21-228-13:49:22.672 00 SCX_CPU1_MD_SY/3140     wait 5
21-228-13:49:22.672 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-228-13:49:27.676 00 SCX_CPU1_MD_SY/3141     
21-228-13:49:27.676 00 SCX_CPU1_MD_SY/3142     ; WORK-AROUND for RESTARTAPP issue with cFE 6.7.3
21-228-13:49:27.676 00 SCX_CPU1_MD_SY/3143     ;ut_setupevents "SCX", "CPU1", "CFE_ES", CFE_ES_START_INF_EID, "INFO", 1
21-228-13:49:27.676 00 SCX_CPU1_MD_SY/3144     ;
21-228-13:49:27.676 00 SCX_CPU1_MD_SY/3145     ;s load_start_app (MDAppName,hostCPU,"MD_AppMain")
21-228-13:49:27.676 00 SCX_CPU1_MD_SY/3146     
21-228-13:49:27.676 00 SCX_CPU1_MD_SY/3147     ; Wait for table recovery events
21-228-13:49:27.676 00 SCX_CPU1_MD_SY/3148     ut_tlmwait  SCX_CPU1_find_event[2].num_found_messages, 4
21-228-13:49:27.687 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-228-13:49:28.953 00    TLMH-I:STS          58-012-14:27:59.001 ERROR CPU=CPU1 APPNAME=CFE_SB EVENT ID=17 Msg Limit Err,MsgId 0x1892,pipe MD_CMD_PIPE,sender TST_MD
21-228-13:49:29.461 00    TLMH-I:STS          58-012-14:27:59.833 INFO CPU=CPU1 APPNAME=CFE_ES EVENT ID=10 Restart Application MD Completed, AppID=1114124
21-228-13:49:29.461 00    TLMH-I:STS          58-012-14:27:59.885 INFO CPU=CPU1 APPNAME=MD EVENT ID=52 MD Dwell Tbl verify results: good = 12, bad = 0, unused = 13
21-228-13:49:29.462 00    TLMH-I:STS          58-012-14:27:59.885 INFO CPU=CPU1 APPNAME=MD EVENT ID=3 Recovered Dwell Table #1 is valid and has been copied to the MD App
21-228-13:49:29.463 00    TLMH-I:STS          58-012-14:27:59.886 INFO CPU=CPU1 APPNAME=MD EVENT ID=52 MD Dwell Tbl verify results: good = 2, bad = 0, unused = 23
21-228-13:49:29.463 00    TLMH-I:STS          58-012-14:27:59.886 INFO CPU=CPU1 APPNAME=MD EVENT ID=3 Recovered Dwell Table #2 is valid and has been copied to the MD App
21-228-13:49:29.464 00    TLMH-I:STS          58-012-14:27:59.887 INFO CPU=CPU1 APPNAME=MD EVENT ID=52 MD Dwell Tbl verify results: good = 3, bad = 0, unused = 22
21-228-13:49:29.464 00    TLMH-I:STS          58-012-14:27:59.888 INFO CPU=CPU1 APPNAME=MD EVENT ID=3 Recovered Dwell Table #3 is valid and has been copied to the MD App
21-228-13:49:29.465 00    TLMH-I:STS          58-012-14:27:59.889 INFO CPU=CPU1 APPNAME=MD EVENT ID=52 MD Dwell Tbl verify results: good = 2, bad = 0, unused = 23
21-228-13:49:29.465 00    TLMH-I:STS          58-012-14:27:59.889 INFO CPU=CPU1 APPNAME=MD EVENT ID=3 Recovered Dwell Table #4 is valid and has been copied to the MD App
21-228-13:49:29.466 00    TLMH-I:STS          58-012-14:27:59.889 INFO CPU=CPU1 APPNAME=MD EVENT ID=7 Dwell Tables Recovered: 4, Dwell Tables Initialized: 0
21-228-13:49:29.466 00    TLMH-I:STS          58-012-14:27:59.889 INFO CPU=CPU1 APPNAME=MD EVENT ID=1 MD Initialized.  Version 2.4.0.0
21-228-13:49:29.689 00     SPR-I:STTE         WAIT UNTIL completed
21-228-13:49:29.692 00 SCX_CPU1_MD_SY/3149     IF (UT_TW_Status = UT_Success) THEN
21-228-13:49:29.692 00 SCX_CPU1_MD_SY/3150       write "<*> Passed (9004) - All MD Dwell Table recovery messages were received"
21-228-13:49:29.692 00     SPR-I:OPRO         <*> Passed (9004) - All MD Dwell Table recovery messages were received
21-228-13:49:29.692 00 SCX_CPU1_MD_SY/3151       ut_setrequirements MD_9004, "P"
21-228-13:49:29.696 00 SCX_CPU1_MD_SY/3155     endif
21-228-13:49:29.696 00 SCX_CPU1_MD_SY/3156     
21-228-13:49:29.696 00 SCX_CPU1_MD_SY/3157     ; Wait for app startup events
21-228-13:49:29.696 00 SCX_CPU1_MD_SY/3158     ut_tlmwait  SCX_CPU1_find_event[3].num_found_messages, 1
21-228-13:49:29.708 00     SPR-I:STTE         WAIT UNTIL completed
21-228-13:49:29.711 00 SCX_CPU1_MD_SY/3159     IF (UT_TW_Status = UT_Success) THEN
21-228-13:49:29.711 00 SCX_CPU1_MD_SY/3160       if (SCX_CPU1_find_event[1].num_found_messages = 1) then
21-228-13:49:29.711 00 SCX_CPU1_MD_SY/3161         write "<*> Passed - MD Application Started"
21-228-13:49:29.711 00     SPR-I:OPRO         <*> Passed - MD Application Started
21-228-13:49:29.712 00 SCX_CPU1_MD_SY/3164       endif
21-228-13:49:29.712 00 SCX_CPU1_MD_SY/3167     endif
21-228-13:49:29.712 00 SCX_CPU1_MD_SY/3168     
21-228-13:49:29.712 00 SCX_CPU1_MD_SY/3169     wait 5
21-228-13:49:29.712 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-228-13:49:34.755 00 SCX_CPU1_MD_SY/3170     
21-228-13:49:34.755 00 SCX_CPU1_MD_SY/3173     ;stream1 = x'92D'
21-228-13:49:34.755 00 SCX_CPU1_MD_SY/3174     ;
21-228-13:49:34.755 00 SCX_CPU1_MD_SY/3175     ;write "Sending command to add subscription for TST_MD HK packet."
21-228-13:49:34.755 00 SCX_CPU1_MD_SY/3176     ;/SCX_CPU1_TO_ADDPACKET Stream=stream1 Pkt_Size=x'0' Priority=x'0' Reliability=x'1' Buflimit=x'4'
21-228-13:49:34.755 00 SCX_CPU1_MD_SY/3177     ;wait 2
21-228-13:49:34.755 00 SCX_CPU1_MD_SY/3178     ;
21-228-13:49:34.755 00 SCX_CPU1_MD_SY/3179     ;write "Opening TST MD HK Page."
21-228-13:49:34.755 00 SCX_CPU1_MD_SY/3180     ;page SCX_CPU1_TST_MD_HK
21-228-13:49:34.755 00 SCX_CPU1_MD_SY/3181     ;
21-228-13:49:34.755 00 SCX_CPU1_MD_SY/3182     ;wait 5
21-228-13:49:34.755 00 SCX_CPU1_MD_SY/3183     
21-228-13:49:34.756 00 SCX_CPU1_MD_SY/3184     write ";  Enable DEBUG Event Messages "
21-228-13:49:34.756 00     SPR-I:OPRO         ;  Enable DEBUG Event Messages 
21-228-13:49:34.756 00 SCX_CPU1_MD_SY/3185     cmdcnt = SCX_CPU1_EVS_CMDPC + 2
21-228-13:49:34.756 00 SCX_CPU1_MD_SY/3186     
21-228-13:49:34.756 00 SCX_CPU1_MD_SY/3188     /SCX_CPU1_EVS_EnaAppEVTType Application=MDAppName DEBUG
21-228-13:49:34.772 00 SCX_CPU1_MD_SY/3189     wait 2
21-228-13:49:34.772 00     SPR-I:STTE         Wait mode - waiting 2 seconds ...
21-228-13:49:36.775 00 SCX_CPU1_MD_SY/3190     /SCX_CPU1_EVS_EnaAppEVTType Application="CFE_TBL" DEBUG
21-228-13:49:36.790 00 SCX_CPU1_MD_SY/3191     
21-228-13:49:36.790 00 SCX_CPU1_MD_SY/3192     ut_tlmwait SCX_CPU1_EVS_CMDPC, {cmdcnt}
21-228-13:49:36.802 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-228-13:49:38.805 00     SPR-I:STTE         WAIT UNTIL completed
21-228-13:49:38.807 00 SCX_CPU1_MD_SY/3193     if (UT_TW_Status = UT_Success) then
21-228-13:49:38.807 00 SCX_CPU1_MD_SY/3194       write "<*> Passed - Enable Debug events command sent properly."
21-228-13:49:38.808 00     SPR-I:OPRO         <*> Passed - Enable Debug events command sent properly.
21-228-13:49:38.808 00 SCX_CPU1_MD_SY/3197     endif
21-228-13:49:38.808 00 SCX_CPU1_MD_SY/3198     
21-228-13:49:38.808 00 SCX_CPU1_MD_SY/3199     write ";  Verify that the MD Housekeeping telemetry items are "
21-228-13:49:38.808 00     SPR-I:OPRO         ;  Verify that the MD Housekeeping telemetry items are 
21-228-13:49:38.808 00 SCX_CPU1_MD_SY/3200     write ";  initialized to zero (0). "
21-228-13:49:38.808 00     SPR-I:OPRO         ;  initialized to zero (0). 
21-228-13:49:38.808 00 SCX_CPU1_MD_SY/3201     
21-228-13:49:38.809 00 SCX_CPU1_MD_SY/3203     
21-228-13:49:38.809 00 SCX_CPU1_MD_SY/3204     if (SCX_CPU1_MD_CMDPC = 0) AND (SCX_CPU1_MD_CMDEC = 0) THEN
21-228-13:49:38.809 00 SCX_CPU1_MD_SY/3205       write "<*> Passed (9000) - Housekeeping telemetry initialized properly."
21-228-13:49:38.809 00     SPR-I:OPRO         <*> Passed (9000) - Housekeeping telemetry initialized properly.
21-228-13:49:38.809 00 SCX_CPU1_MD_SY/3206       ut_setrequirements MD_9000, "P"
21-228-13:49:38.811 00 SCX_CPU1_MD_SY/3212     endif
21-228-13:49:38.811 00 SCX_CPU1_MD_SY/3213     
21-228-13:49:38.811 00 SCX_CPU1_MD_SY/3214     wait 5
21-228-13:49:38.811 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-228-13:49:43.815 00 SCX_CPU1_MD_SY/3215     
21-228-13:49:43.815 00 SCX_CPU1_MD_SY/3216     ; get the address of the test data area
21-228-13:49:43.815 00 SCX_CPU1_MD_SY/3217     testdata_addr = SCX_CPU1_TST_MD_TSTDATAADR
21-228-13:49:43.815 00 SCX_CPU1_MD_SY/3218     
21-228-13:49:43.815 00 SCX_CPU1_MD_SY/3219     write ";*********************************************************************"
21-228-13:49:43.815 00     SPR-I:OPRO         ;*********************************************************************
21-228-13:49:43.815 00 SCX_CPU1_MD_SY/3220     write ";  Step 4.2.3: Verify that each MD dwell load table was restored.  "
21-228-13:49:43.815 00     SPR-I:OPRO         ;  Step 4.2.3: Verify that each MD dwell load table was restored.  
21-228-13:49:43.816 00 SCX_CPU1_MD_SY/3221     write ";*********************************************************************"
21-228-13:49:43.816 00     SPR-I:OPRO         ;*********************************************************************
21-228-13:49:43.816 00 SCX_CPU1_MD_SY/3222     FOR i = 1 to MD_NUM_DWELL_TABLES DO
21-228-13:49:43.816 00 SCX_CPU1_MD_SY/3223       ; Dump the dwell table
21-228-13:49:43.816 00 SCX_CPU1_MD_SY/3224       ut_setupevents SCX, CPU1, CFE_TBL, CFE_TBL_WRITE_DUMP_INF_EID, INFO, 1
21-228-13:49:43.823 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:49:43.823 00     SPR-I:OPRO         ; Setup event 1 with CFE_TBL INFO 14
21-228-13:49:43.823 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:49:43.825 00 SCX_CPU1_MD_SY/3225     
21-228-13:49:43.825 00 SCX_CPU1_MD_SY/3226       tableName = MDAppName & ".DWELL_TABLE" & i
21-228-13:49:43.826 00 SCX_CPU1_MD_SY/3227       dumpFileName = "cpu1_tbl" & i & "symdmp423"
21-228-13:49:43.826 00 SCX_CPU1_MD_SY/3228       if (i = 1) then
21-228-13:49:43.826 00 SCX_CPU1_MD_SY/3229         loadPktId = dwell_tbl1_load_pkt
21-228-13:49:43.826 00 SCX_CPU1_MD_SY/3236       endif
21-228-13:49:43.826 00 SCX_CPU1_MD_SY/3237     
21-228-13:49:43.827 00 SCX_CPU1_MD_SY/3238       cmdcnt = SCX_CPU1_TBL_CMDPC+1
21-228-13:49:43.827 00 SCX_CPU1_MD_SY/3239     
21-228-13:49:43.827 00 SCX_CPU1_MD_SY/3240       s get_tbl_to_cvt (ramDir,tableName,"A",dumpFileName,hostCPU,loadPktId)
21-228-13:49:43.827 00     SPR-I:STS          Loading file /s/opr/accounts/cfs_test/prc/get_tbl_to_cvt.i
21-228-13:49:43.830 00     SPR-I:STS          Procedure GET_TBL_TO_CVT started
21-228-13:49:43.833 00 GET_TBL_TO_CVT/2        ;
21-228-13:49:43.833 00 GET_TBL_TO_CVT/3        local logging = %liv (log_procedure)
21-228-13:49:43.833 00 GET_TBL_TO_CVT/4        %liv (log_procedure) = FALSE
21-228-13:49:43.861 00     SPR-I:OPRO         Sending Command: /SCX_CPU1_TBL_DUMP ACTIVE DTABLENAME="MD.DWELL_TABLE1" DFILENAME="/ram/cpu1_tbl1symdmp423"
21-228-13:49:43.873 00     SPR-I:STTE         Wait mode - waiting 15 seconds ...
21-228-13:49:44.458 00    TLMH-I:STS          58-012-14:28:14.502 INFO CPU=CPU1 APPNAME=CFE_TBL EVENT ID=14 Successfully dumped Table 'MD.DWELL_TABLE1' to '/ram/cpu1_tbl1symdmp423'
21-228-13:49:58.886 00     SPR-I:OPRO         
21-228-13:49:58.886 00     SPR-I:OPRO            The TBLNAME is: MD.DWELL_TABLE1
21-228-13:49:58.886 00     SPR-I:OPRO               The APID is: P0FA8
21-228-13:49:58.886 00     SPR-I:OPRO                The CPU is: CPU3
21-228-13:49:58.886 00     SPR-I:OPRO         The IP Address is: 192.168.1.8
21-228-13:49:58.889 00     SPR-I:OPRO         The perl command is: perl /s/opr/accounts/global/tools/ftp.pl RAM:0 cpu1_tbl1symdmp423 cpu1_tbl1symdmp423 binary 192.168.1.8
21-228-13:49:59.064 00     SPR-I:OPRO         Return code from ftp_file.pl: 0
21-228-13:49:59.064 00     SPR-I:STTE         Wait mode - waiting 15 seconds ...
21-228-13:50:14.074 00     SPR-I:OPRO         
21-228-13:50:14.117 00     SPR-I:OPRO         The unix command is cvt -ws file_list[4008].file_write_time "`date +%y-%j-%T -r /s/opr/accounts/cfs_test/image/cpu1_tbl1symdmp423`"
21-228-13:50:14.118 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-228-13:50:19.122 00 GET_TBL_TO_CVT/238      
21-228-13:50:19.123 00 GET_TBL_TO_CVT/239      ENDPROC
21-228-13:50:19.123 00     SPR-I:STS          Procedure GET_TBL_TO_CVT completed
21-228-13:50:19.125 00 SCX_CPU1_MD_SY/3241     
21-228-13:50:19.126 00 SCX_CPU1_MD_SY/3242       ut_tlmwait SCX_CPU1_TBL_CMDPC, {cmdcnt}
21-228-13:50:19.138 00     SPR-I:STTE         WAIT UNTIL completed
21-228-13:50:19.141 00 SCX_CPU1_MD_SY/3243       if (UT_TW_Status <> UT_Success) then
21-228-13:50:19.141 00 SCX_CPU1_MD_SY/3245       endif
21-228-13:50:19.141 00 SCX_CPU1_MD_SY/3246     
21-228-13:50:19.141 00 SCX_CPU1_MD_SY/3247       ; Check for event message
21-228-13:50:19.141 00 SCX_CPU1_MD_SY/3248       if (SCX_CPU1_find_event[1].num_found_messages != 1) then
21-228-13:50:19.141 00 SCX_CPU1_MD_SY/3252       endif
21-228-13:50:19.142 00 SCX_CPU1_MD_SY/3253     
21-228-13:50:19.142 00 SCX_CPU1_MD_SY/3254       passed = 1
21-228-13:50:19.142 00 SCX_CPU1_MD_SY/3256       dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Enabled"
21-228-13:50:19.142 00 SCX_CPU1_MD_SY/3257       if (tbl_enaFlag[i] <> {dataName}) then
21-228-13:50:19.143 00 SCX_CPU1_MD_SY/3260       endif 
21-228-13:50:19.143 00 SCX_CPU1_MD_SY/3261     
21-228-13:50:19.143 00 SCX_CPU1_MD_SY/3262       dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Signature"
21-228-13:50:19.143 00 SCX_CPU1_MD_SY/3263       if (tbl_signature[i] <> {dataName}) then
21-228-13:50:19.144 00 SCX_CPU1_MD_SY/3266       endif 
21-228-13:50:19.144 00 SCX_CPU1_MD_SY/3267     
21-228-13:50:19.175 00 SCX_CPU1_MD_SY/3269       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:50:19.175 00 SCX_CPU1_MD_SY/3270         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:50:19.175 00 SCX_CPU1_MD_SY/3271         if (tbl_length[i,j] <> {dataName}) then
21-228-13:50:19.175 00 SCX_CPU1_MD_SY/3274         endif 
21-228-13:50:19.175 00 SCX_CPU1_MD_SY/3275     
21-228-13:50:19.175 00 SCX_CPU1_MD_SY/3276         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:50:19.175 00 SCX_CPU1_MD_SY/3277         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:50:19.175 00 SCX_CPU1_MD_SY/3280         endif 
21-228-13:50:19.175 00 SCX_CPU1_MD_SY/3281     
21-228-13:50:19.175 00 SCX_CPU1_MD_SY/3282         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:50:19.175 00 SCX_CPU1_MD_SY/3283         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:50:19.176 00 SCX_CPU1_MD_SY/3286         endif 
21-228-13:50:19.176 00 SCX_CPU1_MD_SY/3287     
21-228-13:50:19.176 00 SCX_CPU1_MD_SY/3288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:50:19.176 00 SCX_CPU1_MD_SY/3289         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:50:19.176 00 SCX_CPU1_MD_SY/3292         endif 
21-228-13:50:19.176 00 SCX_CPU1_MD_SY/3293       enddo
21-228-13:50:19.176 00 SCX_CPU1_MD_SY/3269       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:50:19.177 00 SCX_CPU1_MD_SY/3270         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:50:19.177 00 SCX_CPU1_MD_SY/3271         if (tbl_length[i,j] <> {dataName}) then
21-228-13:50:19.177 00 SCX_CPU1_MD_SY/3274         endif 
21-228-13:50:19.177 00 SCX_CPU1_MD_SY/3275     
21-228-13:50:19.177 00 SCX_CPU1_MD_SY/3276         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:50:19.177 00 SCX_CPU1_MD_SY/3277         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:50:19.177 00 SCX_CPU1_MD_SY/3280         endif 
21-228-13:50:19.177 00 SCX_CPU1_MD_SY/3281     
21-228-13:50:19.177 00 SCX_CPU1_MD_SY/3282         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:50:19.177 00 SCX_CPU1_MD_SY/3283         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:50:19.178 00 SCX_CPU1_MD_SY/3286         endif 
21-228-13:50:19.178 00 SCX_CPU1_MD_SY/3287     
21-228-13:50:19.178 00 SCX_CPU1_MD_SY/3288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:50:19.178 00 SCX_CPU1_MD_SY/3289         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:50:19.178 00 SCX_CPU1_MD_SY/3292         endif 
21-228-13:50:19.178 00 SCX_CPU1_MD_SY/3293       enddo
21-228-13:50:19.178 00 SCX_CPU1_MD_SY/3269       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:50:19.180 00 SCX_CPU1_MD_SY/3270         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:50:19.180 00 SCX_CPU1_MD_SY/3271         if (tbl_length[i,j] <> {dataName}) then
21-228-13:50:19.180 00 SCX_CPU1_MD_SY/3274         endif 
21-228-13:50:19.180 00 SCX_CPU1_MD_SY/3275     
21-228-13:50:19.180 00 SCX_CPU1_MD_SY/3276         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:50:19.180 00 SCX_CPU1_MD_SY/3277         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:50:19.180 00 SCX_CPU1_MD_SY/3280         endif 
21-228-13:50:19.180 00 SCX_CPU1_MD_SY/3281     
21-228-13:50:19.180 00 SCX_CPU1_MD_SY/3282         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:50:19.180 00 SCX_CPU1_MD_SY/3283         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:50:19.180 00 SCX_CPU1_MD_SY/3286         endif 
21-228-13:50:19.180 00 SCX_CPU1_MD_SY/3287     
21-228-13:50:19.180 00 SCX_CPU1_MD_SY/3288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:50:19.180 00 SCX_CPU1_MD_SY/3289         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:50:19.181 00 SCX_CPU1_MD_SY/3292         endif 
21-228-13:50:19.181 00 SCX_CPU1_MD_SY/3293       enddo
21-228-13:50:19.181 00 SCX_CPU1_MD_SY/3269       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:50:19.181 00 SCX_CPU1_MD_SY/3270         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:50:19.181 00 SCX_CPU1_MD_SY/3271         if (tbl_length[i,j] <> {dataName}) then
21-228-13:50:19.181 00 SCX_CPU1_MD_SY/3274         endif 
21-228-13:50:19.181 00 SCX_CPU1_MD_SY/3275     
21-228-13:50:19.181 00 SCX_CPU1_MD_SY/3276         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:50:19.181 00 SCX_CPU1_MD_SY/3277         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:50:19.181 00 SCX_CPU1_MD_SY/3280         endif 
21-228-13:50:19.181 00 SCX_CPU1_MD_SY/3281     
21-228-13:50:19.181 00 SCX_CPU1_MD_SY/3282         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:50:19.182 00 SCX_CPU1_MD_SY/3283         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:50:19.188 00 SCX_CPU1_MD_SY/3286         endif 
21-228-13:50:19.188 00 SCX_CPU1_MD_SY/3287     
21-228-13:50:19.188 00 SCX_CPU1_MD_SY/3288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:50:19.188 00 SCX_CPU1_MD_SY/3289         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:50:19.188 00 SCX_CPU1_MD_SY/3292         endif 
21-228-13:50:19.188 00 SCX_CPU1_MD_SY/3293       enddo
21-228-13:50:19.188 00 SCX_CPU1_MD_SY/3269       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:50:19.188 00 SCX_CPU1_MD_SY/3270         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:50:19.188 00 SCX_CPU1_MD_SY/3271         if (tbl_length[i,j] <> {dataName}) then
21-228-13:50:19.188 00 SCX_CPU1_MD_SY/3274         endif 
21-228-13:50:19.188 00 SCX_CPU1_MD_SY/3275     
21-228-13:50:19.188 00 SCX_CPU1_MD_SY/3276         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:50:19.188 00 SCX_CPU1_MD_SY/3277         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:50:19.188 00 SCX_CPU1_MD_SY/3280         endif 
21-228-13:50:19.189 00 SCX_CPU1_MD_SY/3281     
21-228-13:50:19.189 00 SCX_CPU1_MD_SY/3282         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:50:19.189 00 SCX_CPU1_MD_SY/3283         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:50:19.189 00 SCX_CPU1_MD_SY/3286         endif 
21-228-13:50:19.189 00 SCX_CPU1_MD_SY/3287     
21-228-13:50:19.189 00 SCX_CPU1_MD_SY/3288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:50:19.189 00 SCX_CPU1_MD_SY/3289         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:50:19.189 00 SCX_CPU1_MD_SY/3292         endif 
21-228-13:50:19.189 00 SCX_CPU1_MD_SY/3293       enddo
21-228-13:50:19.190 00 SCX_CPU1_MD_SY/3269       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:50:19.190 00 SCX_CPU1_MD_SY/3270         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:50:19.190 00 SCX_CPU1_MD_SY/3271         if (tbl_length[i,j] <> {dataName}) then
21-228-13:50:19.190 00 SCX_CPU1_MD_SY/3274         endif 
21-228-13:50:19.190 00 SCX_CPU1_MD_SY/3275     
21-228-13:50:19.190 00 SCX_CPU1_MD_SY/3276         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:50:19.190 00 SCX_CPU1_MD_SY/3277         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:50:19.190 00 SCX_CPU1_MD_SY/3280         endif 
21-228-13:50:19.190 00 SCX_CPU1_MD_SY/3281     
21-228-13:50:19.190 00 SCX_CPU1_MD_SY/3282         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:50:19.190 00 SCX_CPU1_MD_SY/3283         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:50:19.190 00 SCX_CPU1_MD_SY/3286         endif 
21-228-13:50:19.190 00 SCX_CPU1_MD_SY/3287     
21-228-13:50:19.190 00 SCX_CPU1_MD_SY/3288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:50:19.190 00 SCX_CPU1_MD_SY/3289         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:50:19.191 00 SCX_CPU1_MD_SY/3292         endif 
21-228-13:50:19.191 00 SCX_CPU1_MD_SY/3293       enddo
21-228-13:50:19.191 00 SCX_CPU1_MD_SY/3269       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:50:19.191 00 SCX_CPU1_MD_SY/3270         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:50:19.191 00 SCX_CPU1_MD_SY/3271         if (tbl_length[i,j] <> {dataName}) then
21-228-13:50:19.191 00 SCX_CPU1_MD_SY/3274         endif 
21-228-13:50:19.191 00 SCX_CPU1_MD_SY/3275     
21-228-13:50:19.191 00 SCX_CPU1_MD_SY/3276         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:50:19.194 00 SCX_CPU1_MD_SY/3277         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:50:19.194 00 SCX_CPU1_MD_SY/3280         endif 
21-228-13:50:19.194 00 SCX_CPU1_MD_SY/3281     
21-228-13:50:19.194 00 SCX_CPU1_MD_SY/3282         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:50:19.194 00 SCX_CPU1_MD_SY/3283         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:50:19.194 00 SCX_CPU1_MD_SY/3286         endif 
21-228-13:50:19.195 00 SCX_CPU1_MD_SY/3287     
21-228-13:50:19.195 00 SCX_CPU1_MD_SY/3288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:50:19.195 00 SCX_CPU1_MD_SY/3289         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:50:19.195 00 SCX_CPU1_MD_SY/3292         endif 
21-228-13:50:19.195 00 SCX_CPU1_MD_SY/3293       enddo
21-228-13:50:19.195 00 SCX_CPU1_MD_SY/3269       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:50:19.195 00 SCX_CPU1_MD_SY/3270         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:50:19.195 00 SCX_CPU1_MD_SY/3271         if (tbl_length[i,j] <> {dataName}) then
21-228-13:50:19.195 00 SCX_CPU1_MD_SY/3274         endif 
21-228-13:50:19.195 00 SCX_CPU1_MD_SY/3275     
21-228-13:50:19.195 00 SCX_CPU1_MD_SY/3276         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:50:19.196 00 SCX_CPU1_MD_SY/3277         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:50:19.196 00 SCX_CPU1_MD_SY/3280         endif 
21-228-13:50:19.196 00 SCX_CPU1_MD_SY/3281     
21-228-13:50:19.196 00 SCX_CPU1_MD_SY/3282         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:50:19.196 00 SCX_CPU1_MD_SY/3283         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:50:19.196 00 SCX_CPU1_MD_SY/3286         endif 
21-228-13:50:19.196 00 SCX_CPU1_MD_SY/3287     
21-228-13:50:19.196 00 SCX_CPU1_MD_SY/3288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:50:19.196 00 SCX_CPU1_MD_SY/3289         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:50:19.196 00 SCX_CPU1_MD_SY/3292         endif 
21-228-13:50:19.196 00 SCX_CPU1_MD_SY/3293       enddo
21-228-13:50:19.197 00 SCX_CPU1_MD_SY/3269       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:50:19.197 00 SCX_CPU1_MD_SY/3270         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:50:19.197 00 SCX_CPU1_MD_SY/3271         if (tbl_length[i,j] <> {dataName}) then
21-228-13:50:19.197 00 SCX_CPU1_MD_SY/3274         endif 
21-228-13:50:19.197 00 SCX_CPU1_MD_SY/3275     
21-228-13:50:19.197 00 SCX_CPU1_MD_SY/3276         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:50:19.197 00 SCX_CPU1_MD_SY/3277         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:50:19.198 00 SCX_CPU1_MD_SY/3280         endif 
21-228-13:50:19.198 00 SCX_CPU1_MD_SY/3281     
21-228-13:50:19.198 00 SCX_CPU1_MD_SY/3282         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:50:19.198 00 SCX_CPU1_MD_SY/3283         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:50:19.202 00 SCX_CPU1_MD_SY/3286         endif 
21-228-13:50:19.202 00 SCX_CPU1_MD_SY/3287     
21-228-13:50:19.202 00 SCX_CPU1_MD_SY/3288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:50:19.202 00 SCX_CPU1_MD_SY/3289         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:50:19.203 00 SCX_CPU1_MD_SY/3292         endif 
21-228-13:50:19.203 00 SCX_CPU1_MD_SY/3293       enddo
21-228-13:50:19.203 00 SCX_CPU1_MD_SY/3269       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:50:19.203 00 SCX_CPU1_MD_SY/3270         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:50:19.203 00 SCX_CPU1_MD_SY/3271         if (tbl_length[i,j] <> {dataName}) then
21-228-13:50:19.203 00 SCX_CPU1_MD_SY/3274         endif 
21-228-13:50:19.203 00 SCX_CPU1_MD_SY/3275     
21-228-13:50:19.203 00 SCX_CPU1_MD_SY/3276         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:50:19.203 00 SCX_CPU1_MD_SY/3277         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:50:19.203 00 SCX_CPU1_MD_SY/3280         endif 
21-228-13:50:19.203 00 SCX_CPU1_MD_SY/3281     
21-228-13:50:19.203 00 SCX_CPU1_MD_SY/3282         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:50:19.204 00 SCX_CPU1_MD_SY/3283         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:50:19.204 00 SCX_CPU1_MD_SY/3286         endif 
21-228-13:50:19.204 00 SCX_CPU1_MD_SY/3287     
21-228-13:50:19.204 00 SCX_CPU1_MD_SY/3288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:50:19.204 00 SCX_CPU1_MD_SY/3289         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:50:19.204 00 SCX_CPU1_MD_SY/3292         endif 
21-228-13:50:19.204 00 SCX_CPU1_MD_SY/3293       enddo
21-228-13:50:19.205 00 SCX_CPU1_MD_SY/3269       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:50:19.205 00 SCX_CPU1_MD_SY/3270         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:50:19.205 00 SCX_CPU1_MD_SY/3271         if (tbl_length[i,j] <> {dataName}) then
21-228-13:50:19.205 00 SCX_CPU1_MD_SY/3274         endif 
21-228-13:50:19.205 00 SCX_CPU1_MD_SY/3275     
21-228-13:50:19.205 00 SCX_CPU1_MD_SY/3276         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:50:19.205 00 SCX_CPU1_MD_SY/3277         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:50:19.205 00 SCX_CPU1_MD_SY/3280         endif 
21-228-13:50:19.207 00 SCX_CPU1_MD_SY/3281     
21-228-13:50:19.207 00 SCX_CPU1_MD_SY/3282         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:50:19.207 00 SCX_CPU1_MD_SY/3283         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:50:19.207 00 SCX_CPU1_MD_SY/3286         endif 
21-228-13:50:19.207 00 SCX_CPU1_MD_SY/3287     
21-228-13:50:19.207 00 SCX_CPU1_MD_SY/3288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:50:19.207 00 SCX_CPU1_MD_SY/3289         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:50:19.207 00 SCX_CPU1_MD_SY/3292         endif 
21-228-13:50:19.207 00 SCX_CPU1_MD_SY/3293       enddo
21-228-13:50:19.208 00 SCX_CPU1_MD_SY/3269       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:50:19.208 00 SCX_CPU1_MD_SY/3270         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:50:19.208 00 SCX_CPU1_MD_SY/3271         if (tbl_length[i,j] <> {dataName}) then
21-228-13:50:19.208 00 SCX_CPU1_MD_SY/3274         endif 
21-228-13:50:19.208 00 SCX_CPU1_MD_SY/3275     
21-228-13:50:19.208 00 SCX_CPU1_MD_SY/3276         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:50:19.208 00 SCX_CPU1_MD_SY/3277         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:50:19.209 00 SCX_CPU1_MD_SY/3280         endif 
21-228-13:50:19.209 00 SCX_CPU1_MD_SY/3281     
21-228-13:50:19.209 00 SCX_CPU1_MD_SY/3282         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:50:19.209 00 SCX_CPU1_MD_SY/3283         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:50:19.209 00 SCX_CPU1_MD_SY/3286         endif 
21-228-13:50:19.209 00 SCX_CPU1_MD_SY/3287     
21-228-13:50:19.211 00 SCX_CPU1_MD_SY/3288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:50:19.211 00 SCX_CPU1_MD_SY/3289         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:50:19.211 00 SCX_CPU1_MD_SY/3292         endif 
21-228-13:50:19.211 00 SCX_CPU1_MD_SY/3293       enddo
21-228-13:50:19.212 00 SCX_CPU1_MD_SY/3269       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:50:19.212 00 SCX_CPU1_MD_SY/3270         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:50:19.212 00 SCX_CPU1_MD_SY/3271         if (tbl_length[i,j] <> {dataName}) then
21-228-13:50:19.212 00 SCX_CPU1_MD_SY/3274         endif 
21-228-13:50:19.212 00 SCX_CPU1_MD_SY/3275     
21-228-13:50:19.212 00 SCX_CPU1_MD_SY/3276         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:50:19.212 00 SCX_CPU1_MD_SY/3277         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:50:19.213 00 SCX_CPU1_MD_SY/3280         endif 
21-228-13:50:19.213 00 SCX_CPU1_MD_SY/3281     
21-228-13:50:19.213 00 SCX_CPU1_MD_SY/3282         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:50:19.213 00 SCX_CPU1_MD_SY/3283         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:50:19.213 00 SCX_CPU1_MD_SY/3286         endif 
21-228-13:50:19.213 00 SCX_CPU1_MD_SY/3287     
21-228-13:50:19.213 00 SCX_CPU1_MD_SY/3288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:50:19.213 00 SCX_CPU1_MD_SY/3289         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:50:19.213 00 SCX_CPU1_MD_SY/3292         endif 
21-228-13:50:19.213 00 SCX_CPU1_MD_SY/3293       enddo
21-228-13:50:19.214 00 SCX_CPU1_MD_SY/3269       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:50:19.214 00 SCX_CPU1_MD_SY/3270         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:50:19.216 00 SCX_CPU1_MD_SY/3271         if (tbl_length[i,j] <> {dataName}) then
21-228-13:50:19.217 00 SCX_CPU1_MD_SY/3274         endif 
21-228-13:50:19.217 00 SCX_CPU1_MD_SY/3275     
21-228-13:50:19.217 00 SCX_CPU1_MD_SY/3276         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:50:19.217 00 SCX_CPU1_MD_SY/3277         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:50:19.217 00 SCX_CPU1_MD_SY/3280         endif 
21-228-13:50:19.217 00 SCX_CPU1_MD_SY/3281     
21-228-13:50:19.217 00 SCX_CPU1_MD_SY/3282         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:50:19.217 00 SCX_CPU1_MD_SY/3283         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:50:19.217 00 SCX_CPU1_MD_SY/3286         endif 
21-228-13:50:19.217 00 SCX_CPU1_MD_SY/3287     
21-228-13:50:19.217 00 SCX_CPU1_MD_SY/3288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:50:19.217 00 SCX_CPU1_MD_SY/3289         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:50:19.218 00 SCX_CPU1_MD_SY/3292         endif 
21-228-13:50:19.218 00 SCX_CPU1_MD_SY/3293       enddo
21-228-13:50:19.218 00 SCX_CPU1_MD_SY/3269       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:50:19.218 00 SCX_CPU1_MD_SY/3270         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:50:19.218 00 SCX_CPU1_MD_SY/3271         if (tbl_length[i,j] <> {dataName}) then
21-228-13:50:19.218 00 SCX_CPU1_MD_SY/3274         endif 
21-228-13:50:19.218 00 SCX_CPU1_MD_SY/3275     
21-228-13:50:19.218 00 SCX_CPU1_MD_SY/3276         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:50:19.218 00 SCX_CPU1_MD_SY/3277         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:50:19.218 00 SCX_CPU1_MD_SY/3280         endif 
21-228-13:50:19.223 00 SCX_CPU1_MD_SY/3281     
21-228-13:50:19.223 00 SCX_CPU1_MD_SY/3282         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:50:19.223 00 SCX_CPU1_MD_SY/3283         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:50:19.224 00 SCX_CPU1_MD_SY/3286         endif 
21-228-13:50:19.224 00 SCX_CPU1_MD_SY/3287     
21-228-13:50:19.224 00 SCX_CPU1_MD_SY/3288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:50:19.224 00 SCX_CPU1_MD_SY/3289         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:50:19.224 00 SCX_CPU1_MD_SY/3292         endif 
21-228-13:50:19.224 00 SCX_CPU1_MD_SY/3293       enddo
21-228-13:50:19.224 00 SCX_CPU1_MD_SY/3269       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:50:19.224 00 SCX_CPU1_MD_SY/3270         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:50:19.224 00 SCX_CPU1_MD_SY/3271         if (tbl_length[i,j] <> {dataName}) then
21-228-13:50:19.224 00 SCX_CPU1_MD_SY/3274         endif 
21-228-13:50:19.224 00 SCX_CPU1_MD_SY/3275     
21-228-13:50:19.224 00 SCX_CPU1_MD_SY/3276         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:50:19.225 00 SCX_CPU1_MD_SY/3277         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:50:19.225 00 SCX_CPU1_MD_SY/3280         endif 
21-228-13:50:19.225 00 SCX_CPU1_MD_SY/3281     
21-228-13:50:19.225 00 SCX_CPU1_MD_SY/3282         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:50:19.225 00 SCX_CPU1_MD_SY/3283         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:50:19.225 00 SCX_CPU1_MD_SY/3286         endif 
21-228-13:50:19.225 00 SCX_CPU1_MD_SY/3287     
21-228-13:50:19.226 00 SCX_CPU1_MD_SY/3288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:50:19.226 00 SCX_CPU1_MD_SY/3289         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:50:19.226 00 SCX_CPU1_MD_SY/3292         endif 
21-228-13:50:19.226 00 SCX_CPU1_MD_SY/3293       enddo
21-228-13:50:19.227 00 SCX_CPU1_MD_SY/3269       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:50:19.227 00 SCX_CPU1_MD_SY/3270         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:50:19.227 00 SCX_CPU1_MD_SY/3271         if (tbl_length[i,j] <> {dataName}) then
21-228-13:50:19.227 00 SCX_CPU1_MD_SY/3274         endif 
21-228-13:50:19.227 00 SCX_CPU1_MD_SY/3275     
21-228-13:50:19.227 00 SCX_CPU1_MD_SY/3276         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:50:19.227 00 SCX_CPU1_MD_SY/3277         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:50:19.227 00 SCX_CPU1_MD_SY/3280         endif 
21-228-13:50:19.227 00 SCX_CPU1_MD_SY/3281     
21-228-13:50:19.227 00 SCX_CPU1_MD_SY/3282         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:50:19.227 00 SCX_CPU1_MD_SY/3283         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:50:19.227 00 SCX_CPU1_MD_SY/3286         endif 
21-228-13:50:19.227 00 SCX_CPU1_MD_SY/3287     
21-228-13:50:19.227 00 SCX_CPU1_MD_SY/3288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:50:19.227 00 SCX_CPU1_MD_SY/3289         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:50:19.227 00 SCX_CPU1_MD_SY/3292         endif 
21-228-13:50:19.227 00 SCX_CPU1_MD_SY/3293       enddo
21-228-13:50:19.228 00 SCX_CPU1_MD_SY/3269       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:50:19.228 00 SCX_CPU1_MD_SY/3270         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:50:19.231 00 SCX_CPU1_MD_SY/3271         if (tbl_length[i,j] <> {dataName}) then
21-228-13:50:19.232 00 SCX_CPU1_MD_SY/3274         endif 
21-228-13:50:19.232 00 SCX_CPU1_MD_SY/3275     
21-228-13:50:19.232 00 SCX_CPU1_MD_SY/3276         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:50:19.232 00 SCX_CPU1_MD_SY/3277         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:50:19.232 00 SCX_CPU1_MD_SY/3280         endif 
21-228-13:50:19.232 00 SCX_CPU1_MD_SY/3281     
21-228-13:50:19.232 00 SCX_CPU1_MD_SY/3282         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:50:19.232 00 SCX_CPU1_MD_SY/3283         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:50:19.234 00 SCX_CPU1_MD_SY/3286         endif 
21-228-13:50:19.234 00 SCX_CPU1_MD_SY/3287     
21-228-13:50:19.234 00 SCX_CPU1_MD_SY/3288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:50:19.235 00 SCX_CPU1_MD_SY/3289         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:50:19.235 00 SCX_CPU1_MD_SY/3292         endif 
21-228-13:50:19.235 00 SCX_CPU1_MD_SY/3293       enddo
21-228-13:50:19.235 00 SCX_CPU1_MD_SY/3269       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:50:19.235 00 SCX_CPU1_MD_SY/3270         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:50:19.235 00 SCX_CPU1_MD_SY/3271         if (tbl_length[i,j] <> {dataName}) then
21-228-13:50:19.236 00 SCX_CPU1_MD_SY/3274         endif 
21-228-13:50:19.236 00 SCX_CPU1_MD_SY/3275     
21-228-13:50:19.236 00 SCX_CPU1_MD_SY/3276         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:50:19.236 00 SCX_CPU1_MD_SY/3277         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:50:19.236 00 SCX_CPU1_MD_SY/3280         endif 
21-228-13:50:19.238 00 SCX_CPU1_MD_SY/3281     
21-228-13:50:19.239 00 SCX_CPU1_MD_SY/3282         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:50:19.239 00 SCX_CPU1_MD_SY/3283         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:50:19.239 00 SCX_CPU1_MD_SY/3286         endif 
21-228-13:50:19.239 00 SCX_CPU1_MD_SY/3287     
21-228-13:50:19.239 00 SCX_CPU1_MD_SY/3288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:50:19.239 00 SCX_CPU1_MD_SY/3289         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:50:19.239 00 SCX_CPU1_MD_SY/3292         endif 
21-228-13:50:19.239 00 SCX_CPU1_MD_SY/3293       enddo
21-228-13:50:19.239 00 SCX_CPU1_MD_SY/3269       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:50:19.240 00 SCX_CPU1_MD_SY/3270         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:50:19.240 00 SCX_CPU1_MD_SY/3271         if (tbl_length[i,j] <> {dataName}) then
21-228-13:50:19.240 00 SCX_CPU1_MD_SY/3274         endif 
21-228-13:50:19.240 00 SCX_CPU1_MD_SY/3275     
21-228-13:50:19.240 00 SCX_CPU1_MD_SY/3276         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:50:19.240 00 SCX_CPU1_MD_SY/3277         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:50:19.240 00 SCX_CPU1_MD_SY/3280         endif 
21-228-13:50:19.240 00 SCX_CPU1_MD_SY/3281     
21-228-13:50:19.240 00 SCX_CPU1_MD_SY/3282         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:50:19.240 00 SCX_CPU1_MD_SY/3283         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:50:19.240 00 SCX_CPU1_MD_SY/3286         endif 
21-228-13:50:19.240 00 SCX_CPU1_MD_SY/3287     
21-228-13:50:19.240 00 SCX_CPU1_MD_SY/3288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:50:19.240 00 SCX_CPU1_MD_SY/3289         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:50:19.245 00 SCX_CPU1_MD_SY/3292         endif 
21-228-13:50:19.245 00 SCX_CPU1_MD_SY/3293       enddo
21-228-13:50:19.245 00 SCX_CPU1_MD_SY/3269       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:50:19.246 00 SCX_CPU1_MD_SY/3270         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:50:19.246 00 SCX_CPU1_MD_SY/3271         if (tbl_length[i,j] <> {dataName}) then
21-228-13:50:19.246 00 SCX_CPU1_MD_SY/3274         endif 
21-228-13:50:19.246 00 SCX_CPU1_MD_SY/3275     
21-228-13:50:19.246 00 SCX_CPU1_MD_SY/3276         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:50:19.246 00 SCX_CPU1_MD_SY/3277         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:50:19.246 00 SCX_CPU1_MD_SY/3280         endif 
21-228-13:50:19.246 00 SCX_CPU1_MD_SY/3281     
21-228-13:50:19.246 00 SCX_CPU1_MD_SY/3282         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:50:19.247 00 SCX_CPU1_MD_SY/3283         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:50:19.248 00 SCX_CPU1_MD_SY/3286         endif 
21-228-13:50:19.248 00 SCX_CPU1_MD_SY/3287     
21-228-13:50:19.248 00 SCX_CPU1_MD_SY/3288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:50:19.248 00 SCX_CPU1_MD_SY/3289         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:50:19.248 00 SCX_CPU1_MD_SY/3292         endif 
21-228-13:50:19.248 00 SCX_CPU1_MD_SY/3293       enddo
21-228-13:50:19.248 00 SCX_CPU1_MD_SY/3269       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:50:19.248 00 SCX_CPU1_MD_SY/3270         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:50:19.248 00 SCX_CPU1_MD_SY/3271         if (tbl_length[i,j] <> {dataName}) then
21-228-13:50:19.248 00 SCX_CPU1_MD_SY/3274         endif 
21-228-13:50:19.248 00 SCX_CPU1_MD_SY/3275     
21-228-13:50:19.249 00 SCX_CPU1_MD_SY/3276         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:50:19.250 00 SCX_CPU1_MD_SY/3277         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:50:19.251 00 SCX_CPU1_MD_SY/3280         endif 
21-228-13:50:19.251 00 SCX_CPU1_MD_SY/3281     
21-228-13:50:19.251 00 SCX_CPU1_MD_SY/3282         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:50:19.251 00 SCX_CPU1_MD_SY/3283         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:50:19.251 00 SCX_CPU1_MD_SY/3286         endif 
21-228-13:50:19.251 00 SCX_CPU1_MD_SY/3287     
21-228-13:50:19.251 00 SCX_CPU1_MD_SY/3288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:50:19.251 00 SCX_CPU1_MD_SY/3289         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:50:19.251 00 SCX_CPU1_MD_SY/3292         endif 
21-228-13:50:19.251 00 SCX_CPU1_MD_SY/3293       enddo
21-228-13:50:19.251 00 SCX_CPU1_MD_SY/3269       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:50:19.251 00 SCX_CPU1_MD_SY/3270         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:50:19.252 00 SCX_CPU1_MD_SY/3271         if (tbl_length[i,j] <> {dataName}) then
21-228-13:50:19.252 00 SCX_CPU1_MD_SY/3274         endif 
21-228-13:50:19.252 00 SCX_CPU1_MD_SY/3275     
21-228-13:50:19.252 00 SCX_CPU1_MD_SY/3276         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:50:19.252 00 SCX_CPU1_MD_SY/3277         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:50:19.252 00 SCX_CPU1_MD_SY/3280         endif 
21-228-13:50:19.252 00 SCX_CPU1_MD_SY/3281     
21-228-13:50:19.252 00 SCX_CPU1_MD_SY/3282         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:50:19.252 00 SCX_CPU1_MD_SY/3283         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:50:19.252 00 SCX_CPU1_MD_SY/3286         endif 
21-228-13:50:19.256 00 SCX_CPU1_MD_SY/3287     
21-228-13:50:19.256 00 SCX_CPU1_MD_SY/3288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:50:19.256 00 SCX_CPU1_MD_SY/3289         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:50:19.256 00 SCX_CPU1_MD_SY/3292         endif 
21-228-13:50:19.256 00 SCX_CPU1_MD_SY/3293       enddo
21-228-13:50:19.257 00 SCX_CPU1_MD_SY/3269       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:50:19.257 00 SCX_CPU1_MD_SY/3270         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:50:19.257 00 SCX_CPU1_MD_SY/3271         if (tbl_length[i,j] <> {dataName}) then
21-228-13:50:19.257 00 SCX_CPU1_MD_SY/3274         endif 
21-228-13:50:19.257 00 SCX_CPU1_MD_SY/3275     
21-228-13:50:19.257 00 SCX_CPU1_MD_SY/3276         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:50:19.257 00 SCX_CPU1_MD_SY/3277         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:50:19.257 00 SCX_CPU1_MD_SY/3280         endif 
21-228-13:50:19.257 00 SCX_CPU1_MD_SY/3281     
21-228-13:50:19.257 00 SCX_CPU1_MD_SY/3282         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:50:19.257 00 SCX_CPU1_MD_SY/3283         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:50:19.257 00 SCX_CPU1_MD_SY/3286         endif 
21-228-13:50:19.257 00 SCX_CPU1_MD_SY/3287     
21-228-13:50:19.258 00 SCX_CPU1_MD_SY/3288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:50:19.258 00 SCX_CPU1_MD_SY/3289         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:50:19.258 00 SCX_CPU1_MD_SY/3292         endif 
21-228-13:50:19.258 00 SCX_CPU1_MD_SY/3293       enddo
21-228-13:50:19.258 00 SCX_CPU1_MD_SY/3269       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:50:19.258 00 SCX_CPU1_MD_SY/3270         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:50:19.660 00 SCX_CPU1_MD_SY/3271         if (tbl_length[i,j] <> {dataName}) then
21-228-13:50:19.660 00 SCX_CPU1_MD_SY/3274         endif 
21-228-13:50:19.660 00 SCX_CPU1_MD_SY/3275     
21-228-13:50:19.660 00 SCX_CPU1_MD_SY/3276         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:50:19.660 00 SCX_CPU1_MD_SY/3277         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:50:19.661 00 SCX_CPU1_MD_SY/3280         endif 
21-228-13:50:19.661 00 SCX_CPU1_MD_SY/3281     
21-228-13:50:19.661 00 SCX_CPU1_MD_SY/3282         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:50:19.661 00 SCX_CPU1_MD_SY/3283         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:50:19.661 00 SCX_CPU1_MD_SY/3286         endif 
21-228-13:50:19.661 00 SCX_CPU1_MD_SY/3287     
21-228-13:50:19.661 00 SCX_CPU1_MD_SY/3288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:50:19.661 00 SCX_CPU1_MD_SY/3289         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:50:19.661 00 SCX_CPU1_MD_SY/3292         endif 
21-228-13:50:19.661 00 SCX_CPU1_MD_SY/3293       enddo
21-228-13:50:19.661 00 SCX_CPU1_MD_SY/3269       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:50:19.662 00 SCX_CPU1_MD_SY/3294     
21-228-13:50:19.662 00 SCX_CPU1_MD_SY/3295       if (passed = 1) then
21-228-13:50:19.662 00 SCX_CPU1_MD_SY/3296         write "<*> Passed - Load Tbl #",i," was restored properly after reset."
21-228-13:50:19.662 00     SPR-I:OPRO         <*> Passed - Load Tbl #1 was restored properly after reset.
21-228-13:50:19.662 00 SCX_CPU1_MD_SY/3299       endif
21-228-13:50:19.662 00 SCX_CPU1_MD_SY/3300     ENDDO
21-228-13:50:19.662 00 SCX_CPU1_MD_SY/3222     FOR i = 1 to MD_NUM_DWELL_TABLES DO
21-228-13:50:19.662 00 SCX_CPU1_MD_SY/3223       ; Dump the dwell table
21-228-13:50:19.662 00 SCX_CPU1_MD_SY/3224       ut_setupevents SCX, CPU1, CFE_TBL, CFE_TBL_WRITE_DUMP_INF_EID, INFO, 1
21-228-13:50:19.664 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:50:19.664 00     SPR-I:OPRO         ; Setup event 1 with CFE_TBL INFO 14
21-228-13:50:19.664 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:50:19.665 00 SCX_CPU1_MD_SY/3225     
21-228-13:50:19.665 00 SCX_CPU1_MD_SY/3226       tableName = MDAppName & ".DWELL_TABLE" & i
21-228-13:50:19.665 00 SCX_CPU1_MD_SY/3227       dumpFileName = "cpu1_tbl" & i & "symdmp423"
21-228-13:50:19.665 00 SCX_CPU1_MD_SY/3228       if (i = 1) then
21-228-13:50:19.665 00 SCX_CPU1_MD_SY/3230       elseif (i = 2) then
21-228-13:50:19.665 00 SCX_CPU1_MD_SY/3231         loadPktId = dwell_tbl2_load_pkt
21-228-13:50:19.665 00 SCX_CPU1_MD_SY/3236       endif
21-228-13:50:19.665 00 SCX_CPU1_MD_SY/3237     
21-228-13:50:19.665 00 SCX_CPU1_MD_SY/3238       cmdcnt = SCX_CPU1_TBL_CMDPC+1
21-228-13:50:19.665 00 SCX_CPU1_MD_SY/3239     
21-228-13:50:19.665 00 SCX_CPU1_MD_SY/3240       s get_tbl_to_cvt (ramDir,tableName,"A",dumpFileName,hostCPU,loadPktId)
21-228-13:50:19.665 00     SPR-I:STS          Loading file /s/opr/accounts/cfs_test/prc/get_tbl_to_cvt.i
21-228-13:50:19.666 00     SPR-I:STS          Procedure GET_TBL_TO_CVT started
21-228-13:50:19.666 00 GET_TBL_TO_CVT/2        ;
21-228-13:50:19.667 00 GET_TBL_TO_CVT/3        local logging = %liv (log_procedure)
21-228-13:50:19.667 00 GET_TBL_TO_CVT/4        %liv (log_procedure) = FALSE
21-228-13:50:19.675 00     SPR-I:OPRO         Sending Command: /SCX_CPU1_TBL_DUMP ACTIVE DTABLENAME="MD.DWELL_TABLE2" DFILENAME="/ram/cpu1_tbl2symdmp423"
21-228-13:50:19.687 00     SPR-I:STTE         Wait mode - waiting 15 seconds ...
21-228-13:50:20.452 00    TLMH-I:STS          58-012-14:28:50.502 INFO CPU=CPU1 APPNAME=CFE_TBL EVENT ID=14 Successfully dumped Table 'MD.DWELL_TABLE2' to '/ram/cpu1_tbl2symdmp423'
21-228-13:50:34.698 00     SPR-I:OPRO         
21-228-13:50:34.698 00     SPR-I:OPRO            The TBLNAME is: MD.DWELL_TABLE2
21-228-13:50:34.698 00     SPR-I:OPRO               The APID is: P0FA9
21-228-13:50:34.699 00     SPR-I:OPRO                The CPU is: CPU3
21-228-13:50:34.699 00     SPR-I:OPRO         The IP Address is: 192.168.1.8
21-228-13:50:34.703 00     SPR-I:OPRO         The perl command is: perl /s/opr/accounts/global/tools/ftp.pl RAM:0 cpu1_tbl2symdmp423 cpu1_tbl2symdmp423 binary 192.168.1.8
21-228-13:50:34.878 00     SPR-I:OPRO         Return code from ftp_file.pl: 0
21-228-13:50:34.878 00     SPR-I:STTE         Wait mode - waiting 15 seconds ...
21-228-13:50:49.888 00     SPR-I:OPRO         
21-228-13:50:49.929 00     SPR-I:OPRO         The unix command is cvt -ws file_list[4009].file_write_time "`date +%y-%j-%T -r /s/opr/accounts/cfs_test/image/cpu1_tbl2symdmp423`"
21-228-13:50:49.931 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-228-13:50:54.936 00 GET_TBL_TO_CVT/238      
21-228-13:50:54.936 00 GET_TBL_TO_CVT/239      ENDPROC
21-228-13:50:54.936 00     SPR-I:STS          Procedure GET_TBL_TO_CVT completed
21-228-13:50:54.939 00 SCX_CPU1_MD_SY/3241     
21-228-13:50:54.939 00 SCX_CPU1_MD_SY/3242       ut_tlmwait SCX_CPU1_TBL_CMDPC, {cmdcnt}
21-228-13:50:54.951 00     SPR-I:STTE         WAIT UNTIL completed
21-228-13:50:54.954 00 SCX_CPU1_MD_SY/3243       if (UT_TW_Status <> UT_Success) then
21-228-13:50:54.954 00 SCX_CPU1_MD_SY/3245       endif
21-228-13:50:54.954 00 SCX_CPU1_MD_SY/3246     
21-228-13:50:54.954 00 SCX_CPU1_MD_SY/3247       ; Check for event message
21-228-13:50:54.954 00 SCX_CPU1_MD_SY/3248       if (SCX_CPU1_find_event[1].num_found_messages != 1) then
21-228-13:50:54.954 00 SCX_CPU1_MD_SY/3252       endif
21-228-13:50:54.954 00 SCX_CPU1_MD_SY/3253     
21-228-13:50:54.954 00 SCX_CPU1_MD_SY/3254       passed = 1
21-228-13:50:54.955 00 SCX_CPU1_MD_SY/3256       dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Enabled"
21-228-13:50:54.955 00 SCX_CPU1_MD_SY/3257       if (tbl_enaFlag[i] <> {dataName}) then
21-228-13:50:54.955 00 SCX_CPU1_MD_SY/3260       endif 
21-228-13:50:54.955 00 SCX_CPU1_MD_SY/3261     
21-228-13:50:54.955 00 SCX_CPU1_MD_SY/3262       dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Signature"
21-228-13:50:54.956 00 SCX_CPU1_MD_SY/3263       if (tbl_signature[i] <> {dataName}) then
21-228-13:50:54.956 00 SCX_CPU1_MD_SY/3266       endif 
21-228-13:50:54.956 00 SCX_CPU1_MD_SY/3267     
21-228-13:50:54.984 00 SCX_CPU1_MD_SY/3269       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:50:54.984 00 SCX_CPU1_MD_SY/3270         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:50:54.984 00 SCX_CPU1_MD_SY/3271         if (tbl_length[i,j] <> {dataName}) then
21-228-13:50:54.985 00 SCX_CPU1_MD_SY/3274         endif 
21-228-13:50:54.985 00 SCX_CPU1_MD_SY/3275     
21-228-13:50:54.985 00 SCX_CPU1_MD_SY/3276         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:50:54.985 00 SCX_CPU1_MD_SY/3277         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:50:54.985 00 SCX_CPU1_MD_SY/3280         endif 
21-228-13:50:54.985 00 SCX_CPU1_MD_SY/3281     
21-228-13:50:54.985 00 SCX_CPU1_MD_SY/3282         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:50:54.985 00 SCX_CPU1_MD_SY/3283         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:50:54.985 00 SCX_CPU1_MD_SY/3286         endif 
21-228-13:50:54.985 00 SCX_CPU1_MD_SY/3287     
21-228-13:50:54.985 00 SCX_CPU1_MD_SY/3288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:50:54.985 00 SCX_CPU1_MD_SY/3289         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:50:54.985 00 SCX_CPU1_MD_SY/3292         endif 
21-228-13:50:54.986 00 SCX_CPU1_MD_SY/3293       enddo
21-228-13:50:54.986 00 SCX_CPU1_MD_SY/3269       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:50:54.986 00 SCX_CPU1_MD_SY/3270         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:50:54.986 00 SCX_CPU1_MD_SY/3271         if (tbl_length[i,j] <> {dataName}) then
21-228-13:50:54.986 00 SCX_CPU1_MD_SY/3274         endif 
21-228-13:50:54.986 00 SCX_CPU1_MD_SY/3275     
21-228-13:50:54.986 00 SCX_CPU1_MD_SY/3276         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:50:54.986 00 SCX_CPU1_MD_SY/3277         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:50:54.986 00 SCX_CPU1_MD_SY/3280         endif 
21-228-13:50:54.986 00 SCX_CPU1_MD_SY/3281     
21-228-13:50:54.986 00 SCX_CPU1_MD_SY/3282         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:50:54.987 00 SCX_CPU1_MD_SY/3283         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:50:54.987 00 SCX_CPU1_MD_SY/3286         endif 
21-228-13:50:54.987 00 SCX_CPU1_MD_SY/3287     
21-228-13:50:54.987 00 SCX_CPU1_MD_SY/3288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:50:54.987 00 SCX_CPU1_MD_SY/3289         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:50:54.987 00 SCX_CPU1_MD_SY/3292         endif 
21-228-13:50:54.987 00 SCX_CPU1_MD_SY/3293       enddo
21-228-13:50:54.988 00 SCX_CPU1_MD_SY/3269       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:50:54.988 00 SCX_CPU1_MD_SY/3270         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:50:54.988 00 SCX_CPU1_MD_SY/3271         if (tbl_length[i,j] <> {dataName}) then
21-228-13:50:54.988 00 SCX_CPU1_MD_SY/3274         endif 
21-228-13:50:54.988 00 SCX_CPU1_MD_SY/3275     
21-228-13:50:54.988 00 SCX_CPU1_MD_SY/3276         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:50:54.988 00 SCX_CPU1_MD_SY/3277         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:50:54.989 00 SCX_CPU1_MD_SY/3280         endif 
21-228-13:50:54.989 00 SCX_CPU1_MD_SY/3281     
21-228-13:50:54.989 00 SCX_CPU1_MD_SY/3282         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:50:54.989 00 SCX_CPU1_MD_SY/3283         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:50:54.989 00 SCX_CPU1_MD_SY/3286         endif 
21-228-13:50:54.989 00 SCX_CPU1_MD_SY/3287     
21-228-13:50:54.989 00 SCX_CPU1_MD_SY/3288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:50:54.989 00 SCX_CPU1_MD_SY/3289         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:50:54.989 00 SCX_CPU1_MD_SY/3292         endif 
21-228-13:50:54.989 00 SCX_CPU1_MD_SY/3293       enddo
21-228-13:50:54.989 00 SCX_CPU1_MD_SY/3269       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:50:54.990 00 SCX_CPU1_MD_SY/3270         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:50:54.990 00 SCX_CPU1_MD_SY/3271         if (tbl_length[i,j] <> {dataName}) then
21-228-13:50:54.995 00 SCX_CPU1_MD_SY/3274         endif 
21-228-13:50:54.995 00 SCX_CPU1_MD_SY/3275     
21-228-13:50:54.995 00 SCX_CPU1_MD_SY/3276         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:50:54.995 00 SCX_CPU1_MD_SY/3277         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:50:54.995 00 SCX_CPU1_MD_SY/3280         endif 
21-228-13:50:54.995 00 SCX_CPU1_MD_SY/3281     
21-228-13:50:54.995 00 SCX_CPU1_MD_SY/3282         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:50:54.996 00 SCX_CPU1_MD_SY/3283         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:50:54.996 00 SCX_CPU1_MD_SY/3286         endif 
21-228-13:50:54.996 00 SCX_CPU1_MD_SY/3287     
21-228-13:50:54.996 00 SCX_CPU1_MD_SY/3288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:50:54.996 00 SCX_CPU1_MD_SY/3289         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:50:54.996 00 SCX_CPU1_MD_SY/3292         endif 
21-228-13:50:54.996 00 SCX_CPU1_MD_SY/3293       enddo
21-228-13:50:54.996 00 SCX_CPU1_MD_SY/3269       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:50:54.998 00 SCX_CPU1_MD_SY/3270         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:50:54.998 00 SCX_CPU1_MD_SY/3271         if (tbl_length[i,j] <> {dataName}) then
21-228-13:50:54.998 00 SCX_CPU1_MD_SY/3274         endif 
21-228-13:50:54.998 00 SCX_CPU1_MD_SY/3275     
21-228-13:50:54.998 00 SCX_CPU1_MD_SY/3276         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:50:54.998 00 SCX_CPU1_MD_SY/3277         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:50:54.998 00 SCX_CPU1_MD_SY/3280         endif 
21-228-13:50:54.998 00 SCX_CPU1_MD_SY/3281     
21-228-13:50:54.998 00 SCX_CPU1_MD_SY/3282         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:50:54.998 00 SCX_CPU1_MD_SY/3283         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:50:54.998 00 SCX_CPU1_MD_SY/3286         endif 
21-228-13:50:54.998 00 SCX_CPU1_MD_SY/3287     
21-228-13:50:54.998 00 SCX_CPU1_MD_SY/3288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:50:54.999 00 SCX_CPU1_MD_SY/3289         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:50:54.999 00 SCX_CPU1_MD_SY/3292         endif 
21-228-13:50:54.999 00 SCX_CPU1_MD_SY/3293       enddo
21-228-13:50:54.999 00 SCX_CPU1_MD_SY/3269       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:50:54.999 00 SCX_CPU1_MD_SY/3270         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:50:54.999 00 SCX_CPU1_MD_SY/3271         if (tbl_length[i,j] <> {dataName}) then
21-228-13:50:54.999 00 SCX_CPU1_MD_SY/3274         endif 
21-228-13:50:54.999 00 SCX_CPU1_MD_SY/3275     
21-228-13:50:54.999 00 SCX_CPU1_MD_SY/3276         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:50:55.003 00 SCX_CPU1_MD_SY/3277         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:50:55.003 00 SCX_CPU1_MD_SY/3280         endif 
21-228-13:50:55.003 00 SCX_CPU1_MD_SY/3281     
21-228-13:50:55.003 00 SCX_CPU1_MD_SY/3282         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:50:55.003 00 SCX_CPU1_MD_SY/3283         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:50:55.004 00 SCX_CPU1_MD_SY/3286         endif 
21-228-13:50:55.004 00 SCX_CPU1_MD_SY/3287     
21-228-13:50:55.004 00 SCX_CPU1_MD_SY/3288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:50:55.004 00 SCX_CPU1_MD_SY/3289         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:50:55.004 00 SCX_CPU1_MD_SY/3292         endif 
21-228-13:50:55.004 00 SCX_CPU1_MD_SY/3293       enddo
21-228-13:50:55.004 00 SCX_CPU1_MD_SY/3269       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:50:55.004 00 SCX_CPU1_MD_SY/3270         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:50:55.004 00 SCX_CPU1_MD_SY/3271         if (tbl_length[i,j] <> {dataName}) then
21-228-13:50:55.005 00 SCX_CPU1_MD_SY/3274         endif 
21-228-13:50:55.005 00 SCX_CPU1_MD_SY/3275     
21-228-13:50:55.005 00 SCX_CPU1_MD_SY/3276         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:50:55.005 00 SCX_CPU1_MD_SY/3277         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:50:55.005 00 SCX_CPU1_MD_SY/3280         endif 
21-228-13:50:55.005 00 SCX_CPU1_MD_SY/3281     
21-228-13:50:55.005 00 SCX_CPU1_MD_SY/3282         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:50:55.005 00 SCX_CPU1_MD_SY/3283         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:50:55.005 00 SCX_CPU1_MD_SY/3286         endif 
21-228-13:50:55.005 00 SCX_CPU1_MD_SY/3287     
21-228-13:50:55.005 00 SCX_CPU1_MD_SY/3288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:50:55.005 00 SCX_CPU1_MD_SY/3289         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:50:55.005 00 SCX_CPU1_MD_SY/3292         endif 
21-228-13:50:55.005 00 SCX_CPU1_MD_SY/3293       enddo
21-228-13:50:55.006 00 SCX_CPU1_MD_SY/3269       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:50:55.006 00 SCX_CPU1_MD_SY/3270         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:50:55.006 00 SCX_CPU1_MD_SY/3271         if (tbl_length[i,j] <> {dataName}) then
21-228-13:50:55.006 00 SCX_CPU1_MD_SY/3274         endif 
21-228-13:50:55.006 00 SCX_CPU1_MD_SY/3275     
21-228-13:50:55.006 00 SCX_CPU1_MD_SY/3276         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:50:55.006 00 SCX_CPU1_MD_SY/3277         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:50:55.006 00 SCX_CPU1_MD_SY/3280         endif 
21-228-13:50:55.011 00 SCX_CPU1_MD_SY/3281     
21-228-13:50:55.011 00 SCX_CPU1_MD_SY/3282         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:50:55.011 00 SCX_CPU1_MD_SY/3283         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:50:55.011 00 SCX_CPU1_MD_SY/3286         endif 
21-228-13:50:55.011 00 SCX_CPU1_MD_SY/3287     
21-228-13:50:55.011 00 SCX_CPU1_MD_SY/3288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:50:55.012 00 SCX_CPU1_MD_SY/3289         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:50:55.012 00 SCX_CPU1_MD_SY/3292         endif 
21-228-13:50:55.012 00 SCX_CPU1_MD_SY/3293       enddo
21-228-13:50:55.012 00 SCX_CPU1_MD_SY/3269       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:50:55.012 00 SCX_CPU1_MD_SY/3270         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:50:55.012 00 SCX_CPU1_MD_SY/3271         if (tbl_length[i,j] <> {dataName}) then
21-228-13:50:55.012 00 SCX_CPU1_MD_SY/3274         endif 
21-228-13:50:55.012 00 SCX_CPU1_MD_SY/3275     
21-228-13:50:55.012 00 SCX_CPU1_MD_SY/3276         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:50:55.013 00 SCX_CPU1_MD_SY/3277         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:50:55.013 00 SCX_CPU1_MD_SY/3280         endif 
21-228-13:50:55.013 00 SCX_CPU1_MD_SY/3281     
21-228-13:50:55.013 00 SCX_CPU1_MD_SY/3282         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:50:55.013 00 SCX_CPU1_MD_SY/3283         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:50:55.013 00 SCX_CPU1_MD_SY/3286         endif 
21-228-13:50:55.013 00 SCX_CPU1_MD_SY/3287     
21-228-13:50:55.013 00 SCX_CPU1_MD_SY/3288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:50:55.013 00 SCX_CPU1_MD_SY/3289         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:50:55.019 00 SCX_CPU1_MD_SY/3292         endif 
21-228-13:50:55.019 00 SCX_CPU1_MD_SY/3293       enddo
21-228-13:50:55.019 00 SCX_CPU1_MD_SY/3269       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:50:55.020 00 SCX_CPU1_MD_SY/3270         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:50:55.020 00 SCX_CPU1_MD_SY/3271         if (tbl_length[i,j] <> {dataName}) then
21-228-13:50:55.020 00 SCX_CPU1_MD_SY/3274         endif 
21-228-13:50:55.020 00 SCX_CPU1_MD_SY/3275     
21-228-13:50:55.020 00 SCX_CPU1_MD_SY/3276         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:50:55.020 00 SCX_CPU1_MD_SY/3277         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:50:55.020 00 SCX_CPU1_MD_SY/3280         endif 
21-228-13:50:55.020 00 SCX_CPU1_MD_SY/3281     
21-228-13:50:55.020 00 SCX_CPU1_MD_SY/3282         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:50:55.020 00 SCX_CPU1_MD_SY/3283         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:50:55.020 00 SCX_CPU1_MD_SY/3286         endif 
21-228-13:50:55.020 00 SCX_CPU1_MD_SY/3287     
21-228-13:50:55.020 00 SCX_CPU1_MD_SY/3288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:50:55.021 00 SCX_CPU1_MD_SY/3289         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:50:55.021 00 SCX_CPU1_MD_SY/3292         endif 
21-228-13:50:55.021 00 SCX_CPU1_MD_SY/3293       enddo
21-228-13:50:55.021 00 SCX_CPU1_MD_SY/3269       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:50:55.021 00 SCX_CPU1_MD_SY/3270         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:50:55.021 00 SCX_CPU1_MD_SY/3271         if (tbl_length[i,j] <> {dataName}) then
21-228-13:50:55.021 00 SCX_CPU1_MD_SY/3274         endif 
21-228-13:50:55.021 00 SCX_CPU1_MD_SY/3275     
21-228-13:50:55.022 00 SCX_CPU1_MD_SY/3276         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:50:55.027 00 SCX_CPU1_MD_SY/3277         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:50:55.027 00 SCX_CPU1_MD_SY/3280         endif 
21-228-13:50:55.027 00 SCX_CPU1_MD_SY/3281     
21-228-13:50:55.027 00 SCX_CPU1_MD_SY/3282         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:50:55.027 00 SCX_CPU1_MD_SY/3283         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:50:55.027 00 SCX_CPU1_MD_SY/3286         endif 
21-228-13:50:55.027 00 SCX_CPU1_MD_SY/3287     
21-228-13:50:55.027 00 SCX_CPU1_MD_SY/3288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:50:55.027 00 SCX_CPU1_MD_SY/3289         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:50:55.027 00 SCX_CPU1_MD_SY/3292         endif 
21-228-13:50:55.027 00 SCX_CPU1_MD_SY/3293       enddo
21-228-13:50:55.028 00 SCX_CPU1_MD_SY/3269       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:50:55.028 00 SCX_CPU1_MD_SY/3270         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:50:55.028 00 SCX_CPU1_MD_SY/3271         if (tbl_length[i,j] <> {dataName}) then
21-228-13:50:55.028 00 SCX_CPU1_MD_SY/3274         endif 
21-228-13:50:55.028 00 SCX_CPU1_MD_SY/3275     
21-228-13:50:55.028 00 SCX_CPU1_MD_SY/3276         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:50:55.028 00 SCX_CPU1_MD_SY/3277         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:50:55.028 00 SCX_CPU1_MD_SY/3280         endif 
21-228-13:50:55.028 00 SCX_CPU1_MD_SY/3281     
21-228-13:50:55.028 00 SCX_CPU1_MD_SY/3282         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:50:55.028 00 SCX_CPU1_MD_SY/3283         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:50:55.029 00 SCX_CPU1_MD_SY/3286         endif 
21-228-13:50:55.032 00 SCX_CPU1_MD_SY/3287     
21-228-13:50:55.033 00 SCX_CPU1_MD_SY/3288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:50:55.033 00 SCX_CPU1_MD_SY/3289         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:50:55.033 00 SCX_CPU1_MD_SY/3292         endif 
21-228-13:50:55.033 00 SCX_CPU1_MD_SY/3293       enddo
21-228-13:50:55.033 00 SCX_CPU1_MD_SY/3269       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:50:55.033 00 SCX_CPU1_MD_SY/3270         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:50:55.034 00 SCX_CPU1_MD_SY/3271         if (tbl_length[i,j] <> {dataName}) then
21-228-13:50:55.036 00 SCX_CPU1_MD_SY/3274         endif 
21-228-13:50:55.038 00 SCX_CPU1_MD_SY/3275     
21-228-13:50:55.038 00 SCX_CPU1_MD_SY/3276         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:50:55.038 00 SCX_CPU1_MD_SY/3277         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:50:55.039 00 SCX_CPU1_MD_SY/3280         endif 
21-228-13:50:55.039 00 SCX_CPU1_MD_SY/3281     
21-228-13:50:55.039 00 SCX_CPU1_MD_SY/3282         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:50:55.039 00 SCX_CPU1_MD_SY/3283         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:50:55.039 00 SCX_CPU1_MD_SY/3286         endif 
21-228-13:50:55.039 00 SCX_CPU1_MD_SY/3287     
21-228-13:50:55.039 00 SCX_CPU1_MD_SY/3288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:50:55.039 00 SCX_CPU1_MD_SY/3289         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:50:55.039 00 SCX_CPU1_MD_SY/3292         endif 
21-228-13:50:55.039 00 SCX_CPU1_MD_SY/3293       enddo
21-228-13:50:55.039 00 SCX_CPU1_MD_SY/3269       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:50:55.039 00 SCX_CPU1_MD_SY/3270         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:50:55.040 00 SCX_CPU1_MD_SY/3271         if (tbl_length[i,j] <> {dataName}) then
21-228-13:50:55.040 00 SCX_CPU1_MD_SY/3274         endif 
21-228-13:50:55.040 00 SCX_CPU1_MD_SY/3275     
21-228-13:50:55.040 00 SCX_CPU1_MD_SY/3276         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:50:55.040 00 SCX_CPU1_MD_SY/3277         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:50:55.040 00 SCX_CPU1_MD_SY/3280         endif 
21-228-13:50:55.040 00 SCX_CPU1_MD_SY/3281     
21-228-13:50:55.041 00 SCX_CPU1_MD_SY/3282         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:50:55.041 00 SCX_CPU1_MD_SY/3283         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:50:55.042 00 SCX_CPU1_MD_SY/3286         endif 
21-228-13:50:55.042 00 SCX_CPU1_MD_SY/3287     
21-228-13:50:55.042 00 SCX_CPU1_MD_SY/3288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:50:55.042 00 SCX_CPU1_MD_SY/3289         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:50:55.042 00 SCX_CPU1_MD_SY/3292         endif 
21-228-13:50:55.042 00 SCX_CPU1_MD_SY/3293       enddo
21-228-13:50:55.042 00 SCX_CPU1_MD_SY/3269       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:50:55.042 00 SCX_CPU1_MD_SY/3270         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:50:55.042 00 SCX_CPU1_MD_SY/3271         if (tbl_length[i,j] <> {dataName}) then
21-228-13:50:55.042 00 SCX_CPU1_MD_SY/3274         endif 
21-228-13:50:55.042 00 SCX_CPU1_MD_SY/3275     
21-228-13:50:55.042 00 SCX_CPU1_MD_SY/3276         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:50:55.043 00 SCX_CPU1_MD_SY/3277         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:50:55.043 00 SCX_CPU1_MD_SY/3280         endif 
21-228-13:50:55.043 00 SCX_CPU1_MD_SY/3281     
21-228-13:50:55.043 00 SCX_CPU1_MD_SY/3282         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:50:55.043 00 SCX_CPU1_MD_SY/3283         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:50:55.043 00 SCX_CPU1_MD_SY/3286         endif 
21-228-13:50:55.043 00 SCX_CPU1_MD_SY/3287     
21-228-13:50:55.043 00 SCX_CPU1_MD_SY/3288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:50:55.043 00 SCX_CPU1_MD_SY/3289         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:50:55.048 00 SCX_CPU1_MD_SY/3292         endif 
21-228-13:50:55.048 00 SCX_CPU1_MD_SY/3293       enddo
21-228-13:50:55.048 00 SCX_CPU1_MD_SY/3269       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:50:55.048 00 SCX_CPU1_MD_SY/3270         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:50:55.048 00 SCX_CPU1_MD_SY/3271         if (tbl_length[i,j] <> {dataName}) then
21-228-13:50:55.049 00 SCX_CPU1_MD_SY/3274         endif 
21-228-13:50:55.049 00 SCX_CPU1_MD_SY/3275     
21-228-13:50:55.049 00 SCX_CPU1_MD_SY/3276         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:50:55.049 00 SCX_CPU1_MD_SY/3277         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:50:55.049 00 SCX_CPU1_MD_SY/3280         endif 
21-228-13:50:55.049 00 SCX_CPU1_MD_SY/3281     
21-228-13:50:55.049 00 SCX_CPU1_MD_SY/3282         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:50:55.049 00 SCX_CPU1_MD_SY/3283         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:50:55.050 00 SCX_CPU1_MD_SY/3286         endif 
21-228-13:50:55.050 00 SCX_CPU1_MD_SY/3287     
21-228-13:50:55.050 00 SCX_CPU1_MD_SY/3288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:50:55.050 00 SCX_CPU1_MD_SY/3289         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:50:55.050 00 SCX_CPU1_MD_SY/3292         endif 
21-228-13:50:55.050 00 SCX_CPU1_MD_SY/3293       enddo
21-228-13:50:55.050 00 SCX_CPU1_MD_SY/3269       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:50:55.050 00 SCX_CPU1_MD_SY/3270         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:50:55.050 00 SCX_CPU1_MD_SY/3271         if (tbl_length[i,j] <> {dataName}) then
21-228-13:50:55.051 00 SCX_CPU1_MD_SY/3274         endif 
21-228-13:50:55.053 00 SCX_CPU1_MD_SY/3275     
21-228-13:50:55.053 00 SCX_CPU1_MD_SY/3276         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:50:55.053 00 SCX_CPU1_MD_SY/3277         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:50:55.054 00 SCX_CPU1_MD_SY/3280         endif 
21-228-13:50:55.054 00 SCX_CPU1_MD_SY/3281     
21-228-13:50:55.054 00 SCX_CPU1_MD_SY/3282         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:50:55.054 00 SCX_CPU1_MD_SY/3283         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:50:55.054 00 SCX_CPU1_MD_SY/3286         endif 
21-228-13:50:55.054 00 SCX_CPU1_MD_SY/3287     
21-228-13:50:55.054 00 SCX_CPU1_MD_SY/3288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:50:55.054 00 SCX_CPU1_MD_SY/3289         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:50:55.054 00 SCX_CPU1_MD_SY/3292         endif 
21-228-13:50:55.054 00 SCX_CPU1_MD_SY/3293       enddo
21-228-13:50:55.055 00 SCX_CPU1_MD_SY/3269       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:50:55.055 00 SCX_CPU1_MD_SY/3270         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:50:55.055 00 SCX_CPU1_MD_SY/3271         if (tbl_length[i,j] <> {dataName}) then
21-228-13:50:55.055 00 SCX_CPU1_MD_SY/3274         endif 
21-228-13:50:55.055 00 SCX_CPU1_MD_SY/3275     
21-228-13:50:55.055 00 SCX_CPU1_MD_SY/3276         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:50:55.055 00 SCX_CPU1_MD_SY/3277         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:50:55.055 00 SCX_CPU1_MD_SY/3280         endif 
21-228-13:50:55.055 00 SCX_CPU1_MD_SY/3281     
21-228-13:50:55.055 00 SCX_CPU1_MD_SY/3282         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:50:55.056 00 SCX_CPU1_MD_SY/3283         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:50:55.059 00 SCX_CPU1_MD_SY/3286         endif 
21-228-13:50:55.059 00 SCX_CPU1_MD_SY/3287     
21-228-13:50:55.059 00 SCX_CPU1_MD_SY/3288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:50:55.060 00 SCX_CPU1_MD_SY/3289         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:50:55.061 00 SCX_CPU1_MD_SY/3292         endif 
21-228-13:50:55.061 00 SCX_CPU1_MD_SY/3293       enddo
21-228-13:50:55.061 00 SCX_CPU1_MD_SY/3269       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:50:55.061 00 SCX_CPU1_MD_SY/3270         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:50:55.061 00 SCX_CPU1_MD_SY/3271         if (tbl_length[i,j] <> {dataName}) then
21-228-13:50:55.061 00 SCX_CPU1_MD_SY/3274         endif 
21-228-13:50:55.061 00 SCX_CPU1_MD_SY/3275     
21-228-13:50:55.061 00 SCX_CPU1_MD_SY/3276         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:50:55.061 00 SCX_CPU1_MD_SY/3277         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:50:55.061 00 SCX_CPU1_MD_SY/3280         endif 
21-228-13:50:55.061 00 SCX_CPU1_MD_SY/3281     
21-228-13:50:55.061 00 SCX_CPU1_MD_SY/3282         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:50:55.062 00 SCX_CPU1_MD_SY/3283         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:50:55.062 00 SCX_CPU1_MD_SY/3286         endif 
21-228-13:50:55.062 00 SCX_CPU1_MD_SY/3287     
21-228-13:50:55.062 00 SCX_CPU1_MD_SY/3288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:50:55.062 00 SCX_CPU1_MD_SY/3289         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:50:55.062 00 SCX_CPU1_MD_SY/3292         endif 
21-228-13:50:55.062 00 SCX_CPU1_MD_SY/3293       enddo
21-228-13:50:55.062 00 SCX_CPU1_MD_SY/3269       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:50:55.062 00 SCX_CPU1_MD_SY/3270         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:50:55.065 00 SCX_CPU1_MD_SY/3271         if (tbl_length[i,j] <> {dataName}) then
21-228-13:50:55.065 00 SCX_CPU1_MD_SY/3274         endif 
21-228-13:50:55.065 00 SCX_CPU1_MD_SY/3275     
21-228-13:50:55.065 00 SCX_CPU1_MD_SY/3276         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:50:55.065 00 SCX_CPU1_MD_SY/3277         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:50:55.065 00 SCX_CPU1_MD_SY/3280         endif 
21-228-13:50:55.065 00 SCX_CPU1_MD_SY/3281     
21-228-13:50:55.065 00 SCX_CPU1_MD_SY/3282         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:50:55.065 00 SCX_CPU1_MD_SY/3283         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:50:55.066 00 SCX_CPU1_MD_SY/3286         endif 
21-228-13:50:55.066 00 SCX_CPU1_MD_SY/3287     
21-228-13:50:55.066 00 SCX_CPU1_MD_SY/3288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:50:55.066 00 SCX_CPU1_MD_SY/3289         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:50:55.066 00 SCX_CPU1_MD_SY/3292         endif 
21-228-13:50:55.066 00 SCX_CPU1_MD_SY/3293       enddo
21-228-13:50:55.066 00 SCX_CPU1_MD_SY/3269       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:50:55.066 00 SCX_CPU1_MD_SY/3270         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:50:55.066 00 SCX_CPU1_MD_SY/3271         if (tbl_length[i,j] <> {dataName}) then
21-228-13:50:55.066 00 SCX_CPU1_MD_SY/3274         endif 
21-228-13:50:55.066 00 SCX_CPU1_MD_SY/3275     
21-228-13:50:55.066 00 SCX_CPU1_MD_SY/3276         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:50:55.066 00 SCX_CPU1_MD_SY/3277         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:50:55.067 00 SCX_CPU1_MD_SY/3280         endif 
21-228-13:50:55.070 00 SCX_CPU1_MD_SY/3281     
21-228-13:50:55.070 00 SCX_CPU1_MD_SY/3282         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:50:55.070 00 SCX_CPU1_MD_SY/3283         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:50:55.071 00 SCX_CPU1_MD_SY/3286         endif 
21-228-13:50:55.071 00 SCX_CPU1_MD_SY/3287     
21-228-13:50:55.071 00 SCX_CPU1_MD_SY/3288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:50:55.071 00 SCX_CPU1_MD_SY/3289         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:50:55.071 00 SCX_CPU1_MD_SY/3292         endif 
21-228-13:50:55.071 00 SCX_CPU1_MD_SY/3293       enddo
21-228-13:50:55.071 00 SCX_CPU1_MD_SY/3269       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:50:55.071 00 SCX_CPU1_MD_SY/3270         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:50:55.071 00 SCX_CPU1_MD_SY/3271         if (tbl_length[i,j] <> {dataName}) then
21-228-13:50:55.071 00 SCX_CPU1_MD_SY/3274         endif 
21-228-13:50:55.071 00 SCX_CPU1_MD_SY/3275     
21-228-13:50:55.071 00 SCX_CPU1_MD_SY/3276         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:50:55.071 00 SCX_CPU1_MD_SY/3277         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:50:55.071 00 SCX_CPU1_MD_SY/3280         endif 
21-228-13:50:55.072 00 SCX_CPU1_MD_SY/3281     
21-228-13:50:55.072 00 SCX_CPU1_MD_SY/3282         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:50:55.072 00 SCX_CPU1_MD_SY/3283         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:50:55.072 00 SCX_CPU1_MD_SY/3286         endif 
21-228-13:50:55.072 00 SCX_CPU1_MD_SY/3287     
21-228-13:50:55.072 00 SCX_CPU1_MD_SY/3288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:50:55.072 00 SCX_CPU1_MD_SY/3289         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:50:55.077 00 SCX_CPU1_MD_SY/3292         endif 
21-228-13:50:55.077 00 SCX_CPU1_MD_SY/3293       enddo
21-228-13:50:55.077 00 SCX_CPU1_MD_SY/3269       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:50:55.077 00 SCX_CPU1_MD_SY/3270         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:50:55.077 00 SCX_CPU1_MD_SY/3271         if (tbl_length[i,j] <> {dataName}) then
21-228-13:50:55.077 00 SCX_CPU1_MD_SY/3274         endif 
21-228-13:50:55.077 00 SCX_CPU1_MD_SY/3275     
21-228-13:50:55.077 00 SCX_CPU1_MD_SY/3276         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:50:55.078 00 SCX_CPU1_MD_SY/3277         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:50:55.078 00 SCX_CPU1_MD_SY/3280         endif 
21-228-13:50:55.078 00 SCX_CPU1_MD_SY/3281     
21-228-13:50:55.078 00 SCX_CPU1_MD_SY/3282         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:50:55.078 00 SCX_CPU1_MD_SY/3283         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:50:55.078 00 SCX_CPU1_MD_SY/3286         endif 
21-228-13:50:55.078 00 SCX_CPU1_MD_SY/3287     
21-228-13:50:55.078 00 SCX_CPU1_MD_SY/3288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:50:55.078 00 SCX_CPU1_MD_SY/3289         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:50:55.078 00 SCX_CPU1_MD_SY/3292         endif 
21-228-13:50:55.078 00 SCX_CPU1_MD_SY/3293       enddo
21-228-13:50:55.078 00 SCX_CPU1_MD_SY/3269       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:50:55.079 00 SCX_CPU1_MD_SY/3270         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:50:55.079 00 SCX_CPU1_MD_SY/3271         if (tbl_length[i,j] <> {dataName}) then
21-228-13:50:55.079 00 SCX_CPU1_MD_SY/3274         endif 
21-228-13:50:55.079 00 SCX_CPU1_MD_SY/3275     
21-228-13:50:55.079 00 SCX_CPU1_MD_SY/3276         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:50:55.084 00 SCX_CPU1_MD_SY/3277         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:50:55.084 00 SCX_CPU1_MD_SY/3280         endif 
21-228-13:50:55.084 00 SCX_CPU1_MD_SY/3281     
21-228-13:50:55.084 00 SCX_CPU1_MD_SY/3282         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:50:55.466 00 SCX_CPU1_MD_SY/3283         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:50:55.467 00 SCX_CPU1_MD_SY/3286         endif 
21-228-13:50:55.467 00 SCX_CPU1_MD_SY/3287     
21-228-13:50:55.467 00 SCX_CPU1_MD_SY/3288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:50:55.467 00 SCX_CPU1_MD_SY/3289         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:50:55.467 00 SCX_CPU1_MD_SY/3292         endif 
21-228-13:50:55.467 00 SCX_CPU1_MD_SY/3293       enddo
21-228-13:50:55.467 00 SCX_CPU1_MD_SY/3269       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:50:55.467 00 SCX_CPU1_MD_SY/3270         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:50:55.467 00 SCX_CPU1_MD_SY/3271         if (tbl_length[i,j] <> {dataName}) then
21-228-13:50:55.467 00 SCX_CPU1_MD_SY/3274         endif 
21-228-13:50:55.467 00 SCX_CPU1_MD_SY/3275     
21-228-13:50:55.467 00 SCX_CPU1_MD_SY/3276         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:50:55.468 00 SCX_CPU1_MD_SY/3277         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:50:55.468 00 SCX_CPU1_MD_SY/3280         endif 
21-228-13:50:55.468 00 SCX_CPU1_MD_SY/3281     
21-228-13:50:55.468 00 SCX_CPU1_MD_SY/3282         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:50:55.468 00 SCX_CPU1_MD_SY/3283         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:50:55.468 00 SCX_CPU1_MD_SY/3286         endif 
21-228-13:50:55.468 00 SCX_CPU1_MD_SY/3287     
21-228-13:50:55.468 00 SCX_CPU1_MD_SY/3288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:50:55.468 00 SCX_CPU1_MD_SY/3289         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:50:55.468 00 SCX_CPU1_MD_SY/3292         endif 
21-228-13:50:55.468 00 SCX_CPU1_MD_SY/3293       enddo
21-228-13:50:55.469 00 SCX_CPU1_MD_SY/3269       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:50:55.469 00 SCX_CPU1_MD_SY/3294     
21-228-13:50:55.469 00 SCX_CPU1_MD_SY/3295       if (passed = 1) then
21-228-13:50:55.469 00 SCX_CPU1_MD_SY/3296         write "<*> Passed - Load Tbl #",i," was restored properly after reset."
21-228-13:50:55.469 00     SPR-I:OPRO         <*> Passed - Load Tbl #2 was restored properly after reset.
21-228-13:50:55.469 00 SCX_CPU1_MD_SY/3299       endif
21-228-13:50:55.469 00 SCX_CPU1_MD_SY/3300     ENDDO
21-228-13:50:55.469 00 SCX_CPU1_MD_SY/3222     FOR i = 1 to MD_NUM_DWELL_TABLES DO
21-228-13:50:55.469 00 SCX_CPU1_MD_SY/3223       ; Dump the dwell table
21-228-13:50:55.469 00 SCX_CPU1_MD_SY/3224       ut_setupevents SCX, CPU1, CFE_TBL, CFE_TBL_WRITE_DUMP_INF_EID, INFO, 1
21-228-13:50:55.471 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:50:55.471 00     SPR-I:OPRO         ; Setup event 1 with CFE_TBL INFO 14
21-228-13:50:55.471 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:50:55.472 00 SCX_CPU1_MD_SY/3225     
21-228-13:50:55.472 00 SCX_CPU1_MD_SY/3226       tableName = MDAppName & ".DWELL_TABLE" & i
21-228-13:50:55.472 00 SCX_CPU1_MD_SY/3227       dumpFileName = "cpu1_tbl" & i & "symdmp423"
21-228-13:50:55.472 00 SCX_CPU1_MD_SY/3228       if (i = 1) then
21-228-13:50:55.472 00 SCX_CPU1_MD_SY/3230       elseif (i = 2) then
21-228-13:50:55.472 00 SCX_CPU1_MD_SY/3232       elseif (i = 3) then
21-228-13:50:55.472 00 SCX_CPU1_MD_SY/3233         loadPktId = dwell_tbl3_load_pkt
21-228-13:50:55.472 00 SCX_CPU1_MD_SY/3236       endif
21-228-13:50:55.472 00 SCX_CPU1_MD_SY/3237     
21-228-13:50:55.472 00 SCX_CPU1_MD_SY/3238       cmdcnt = SCX_CPU1_TBL_CMDPC+1
21-228-13:50:55.472 00 SCX_CPU1_MD_SY/3239     
21-228-13:50:55.472 00 SCX_CPU1_MD_SY/3240       s get_tbl_to_cvt (ramDir,tableName,"A",dumpFileName,hostCPU,loadPktId)
21-228-13:50:55.472 00     SPR-I:STS          Loading file /s/opr/accounts/cfs_test/prc/get_tbl_to_cvt.i
21-228-13:50:55.473 00     SPR-I:STS          Procedure GET_TBL_TO_CVT started
21-228-13:50:55.473 00 GET_TBL_TO_CVT/2        ;
21-228-13:50:55.473 00 GET_TBL_TO_CVT/3        local logging = %liv (log_procedure)
21-228-13:50:55.474 00 GET_TBL_TO_CVT/4        %liv (log_procedure) = FALSE
21-228-13:50:55.480 00     SPR-I:OPRO         Sending Command: /SCX_CPU1_TBL_DUMP ACTIVE DTABLENAME="MD.DWELL_TABLE3" DFILENAME="/ram/cpu1_tbl3symdmp423"
21-228-13:50:55.482 00     SPR-I:STTE         Wait mode - waiting 15 seconds ...
21-228-13:50:56.454 00    TLMH-I:STS          58-012-14:29:26.502 INFO CPU=CPU1 APPNAME=CFE_TBL EVENT ID=14 Successfully dumped Table 'MD.DWELL_TABLE3' to '/ram/cpu1_tbl3symdmp423'
21-228-13:51:10.494 00     SPR-I:OPRO         
21-228-13:51:10.494 00     SPR-I:OPRO            The TBLNAME is: MD.DWELL_TABLE3
21-228-13:51:10.494 00     SPR-I:OPRO               The APID is: P0FAA
21-228-13:51:10.494 00     SPR-I:OPRO                The CPU is: CPU3
21-228-13:51:10.495 00     SPR-I:OPRO         The IP Address is: 192.168.1.8
21-228-13:51:10.498 00     SPR-I:OPRO         The perl command is: perl /s/opr/accounts/global/tools/ftp.pl RAM:0 cpu1_tbl3symdmp423 cpu1_tbl3symdmp423 binary 192.168.1.8
21-228-13:51:10.688 00     SPR-I:OPRO         Return code from ftp_file.pl: 0
21-228-13:51:10.688 00     SPR-I:STTE         Wait mode - waiting 15 seconds ...
21-228-13:51:25.700 00     SPR-I:OPRO         
21-228-13:51:25.716 00     SPR-I:OPRO         The unix command is cvt -ws file_list[4010].file_write_time "`date +%y-%j-%T -r /s/opr/accounts/cfs_test/image/cpu1_tbl3symdmp423`"
21-228-13:51:25.716 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-228-13:51:30.721 00 GET_TBL_TO_CVT/238      
21-228-13:51:30.721 00 GET_TBL_TO_CVT/239      ENDPROC
21-228-13:51:30.721 00     SPR-I:STS          Procedure GET_TBL_TO_CVT completed
21-228-13:51:30.724 00 SCX_CPU1_MD_SY/3241     
21-228-13:51:30.724 00 SCX_CPU1_MD_SY/3242       ut_tlmwait SCX_CPU1_TBL_CMDPC, {cmdcnt}
21-228-13:51:30.729 00     SPR-I:STTE         WAIT UNTIL completed
21-228-13:51:30.729 00 SCX_CPU1_MD_SY/3243       if (UT_TW_Status <> UT_Success) then
21-228-13:51:30.729 00 SCX_CPU1_MD_SY/3245       endif
21-228-13:51:30.729 00 SCX_CPU1_MD_SY/3246     
21-228-13:51:30.729 00 SCX_CPU1_MD_SY/3247       ; Check for event message
21-228-13:51:30.729 00 SCX_CPU1_MD_SY/3248       if (SCX_CPU1_find_event[1].num_found_messages != 1) then
21-228-13:51:30.730 00 SCX_CPU1_MD_SY/3252       endif
21-228-13:51:30.730 00 SCX_CPU1_MD_SY/3253     
21-228-13:51:30.730 00 SCX_CPU1_MD_SY/3254       passed = 1
21-228-13:51:30.730 00 SCX_CPU1_MD_SY/3256       dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Enabled"
21-228-13:51:30.730 00 SCX_CPU1_MD_SY/3257       if (tbl_enaFlag[i] <> {dataName}) then
21-228-13:51:30.730 00 SCX_CPU1_MD_SY/3260       endif 
21-228-13:51:30.730 00 SCX_CPU1_MD_SY/3261     
21-228-13:51:30.730 00 SCX_CPU1_MD_SY/3262       dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Signature"
21-228-13:51:30.730 00 SCX_CPU1_MD_SY/3263       if (tbl_signature[i] <> {dataName}) then
21-228-13:51:30.730 00 SCX_CPU1_MD_SY/3266       endif 
21-228-13:51:30.730 00 SCX_CPU1_MD_SY/3267     
21-228-13:51:30.744 00 SCX_CPU1_MD_SY/3269       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:51:30.744 00 SCX_CPU1_MD_SY/3270         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:51:30.744 00 SCX_CPU1_MD_SY/3271         if (tbl_length[i,j] <> {dataName}) then
21-228-13:51:30.744 00 SCX_CPU1_MD_SY/3274         endif 
21-228-13:51:30.744 00 SCX_CPU1_MD_SY/3275     
21-228-13:51:30.744 00 SCX_CPU1_MD_SY/3276         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:51:30.744 00 SCX_CPU1_MD_SY/3277         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:51:30.744 00 SCX_CPU1_MD_SY/3280         endif 
21-228-13:51:30.744 00 SCX_CPU1_MD_SY/3281     
21-228-13:51:30.744 00 SCX_CPU1_MD_SY/3282         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:51:30.744 00 SCX_CPU1_MD_SY/3283         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:51:30.745 00 SCX_CPU1_MD_SY/3286         endif 
21-228-13:51:30.745 00 SCX_CPU1_MD_SY/3287     
21-228-13:51:30.745 00 SCX_CPU1_MD_SY/3288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:51:30.745 00 SCX_CPU1_MD_SY/3289         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:51:30.745 00 SCX_CPU1_MD_SY/3292         endif 
21-228-13:51:30.745 00 SCX_CPU1_MD_SY/3293       enddo
21-228-13:51:30.745 00 SCX_CPU1_MD_SY/3269       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:51:30.745 00 SCX_CPU1_MD_SY/3270         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:51:30.745 00 SCX_CPU1_MD_SY/3271         if (tbl_length[i,j] <> {dataName}) then
21-228-13:51:30.745 00 SCX_CPU1_MD_SY/3274         endif 
21-228-13:51:30.745 00 SCX_CPU1_MD_SY/3275     
21-228-13:51:30.745 00 SCX_CPU1_MD_SY/3276         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:51:30.746 00 SCX_CPU1_MD_SY/3277         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:51:30.746 00 SCX_CPU1_MD_SY/3280         endif 
21-228-13:51:30.746 00 SCX_CPU1_MD_SY/3281     
21-228-13:51:30.746 00 SCX_CPU1_MD_SY/3282         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:51:30.746 00 SCX_CPU1_MD_SY/3283         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:51:30.746 00 SCX_CPU1_MD_SY/3286         endif 
21-228-13:51:30.746 00 SCX_CPU1_MD_SY/3287     
21-228-13:51:30.746 00 SCX_CPU1_MD_SY/3288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:51:30.746 00 SCX_CPU1_MD_SY/3289         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:51:30.746 00 SCX_CPU1_MD_SY/3292         endif 
21-228-13:51:30.746 00 SCX_CPU1_MD_SY/3293       enddo
21-228-13:51:30.746 00 SCX_CPU1_MD_SY/3269       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:51:30.747 00 SCX_CPU1_MD_SY/3270         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:51:30.747 00 SCX_CPU1_MD_SY/3271         if (tbl_length[i,j] <> {dataName}) then
21-228-13:51:30.747 00 SCX_CPU1_MD_SY/3274         endif 
21-228-13:51:30.747 00 SCX_CPU1_MD_SY/3275     
21-228-13:51:30.747 00 SCX_CPU1_MD_SY/3276         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:51:30.747 00 SCX_CPU1_MD_SY/3277         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:51:30.747 00 SCX_CPU1_MD_SY/3280         endif 
21-228-13:51:30.747 00 SCX_CPU1_MD_SY/3281     
21-228-13:51:30.747 00 SCX_CPU1_MD_SY/3282         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:51:30.747 00 SCX_CPU1_MD_SY/3283         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:51:30.747 00 SCX_CPU1_MD_SY/3286         endif 
21-228-13:51:30.747 00 SCX_CPU1_MD_SY/3287     
21-228-13:51:30.747 00 SCX_CPU1_MD_SY/3288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:51:30.747 00 SCX_CPU1_MD_SY/3289         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:51:30.747 00 SCX_CPU1_MD_SY/3292         endif 
21-228-13:51:30.747 00 SCX_CPU1_MD_SY/3293       enddo
21-228-13:51:30.748 00 SCX_CPU1_MD_SY/3269       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:51:30.748 00 SCX_CPU1_MD_SY/3270         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:51:30.748 00 SCX_CPU1_MD_SY/3271         if (tbl_length[i,j] <> {dataName}) then
21-228-13:51:30.748 00 SCX_CPU1_MD_SY/3274         endif 
21-228-13:51:30.748 00 SCX_CPU1_MD_SY/3275     
21-228-13:51:30.748 00 SCX_CPU1_MD_SY/3276         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:51:30.753 00 SCX_CPU1_MD_SY/3277         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:51:30.753 00 SCX_CPU1_MD_SY/3280         endif 
21-228-13:51:30.753 00 SCX_CPU1_MD_SY/3281     
21-228-13:51:30.753 00 SCX_CPU1_MD_SY/3282         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:51:30.753 00 SCX_CPU1_MD_SY/3283         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:51:30.753 00 SCX_CPU1_MD_SY/3286         endif 
21-228-13:51:30.753 00 SCX_CPU1_MD_SY/3287     
21-228-13:51:30.753 00 SCX_CPU1_MD_SY/3288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:51:30.753 00 SCX_CPU1_MD_SY/3289         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:51:30.753 00 SCX_CPU1_MD_SY/3292         endif 
21-228-13:51:30.753 00 SCX_CPU1_MD_SY/3293       enddo
21-228-13:51:30.753 00 SCX_CPU1_MD_SY/3269       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:51:30.754 00 SCX_CPU1_MD_SY/3270         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:51:30.754 00 SCX_CPU1_MD_SY/3271         if (tbl_length[i,j] <> {dataName}) then
21-228-13:51:30.754 00 SCX_CPU1_MD_SY/3274         endif 
21-228-13:51:30.754 00 SCX_CPU1_MD_SY/3275     
21-228-13:51:30.754 00 SCX_CPU1_MD_SY/3276         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:51:30.754 00 SCX_CPU1_MD_SY/3277         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:51:30.754 00 SCX_CPU1_MD_SY/3280         endif 
21-228-13:51:30.754 00 SCX_CPU1_MD_SY/3281     
21-228-13:51:30.754 00 SCX_CPU1_MD_SY/3282         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:51:30.754 00 SCX_CPU1_MD_SY/3283         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:51:30.754 00 SCX_CPU1_MD_SY/3286         endif 
21-228-13:51:30.754 00 SCX_CPU1_MD_SY/3287     
21-228-13:51:30.754 00 SCX_CPU1_MD_SY/3288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:51:30.754 00 SCX_CPU1_MD_SY/3289         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:51:30.754 00 SCX_CPU1_MD_SY/3292         endif 
21-228-13:51:30.754 00 SCX_CPU1_MD_SY/3293       enddo
21-228-13:51:30.755 00 SCX_CPU1_MD_SY/3269       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:51:30.755 00 SCX_CPU1_MD_SY/3270         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:51:30.755 00 SCX_CPU1_MD_SY/3271         if (tbl_length[i,j] <> {dataName}) then
21-228-13:51:30.755 00 SCX_CPU1_MD_SY/3274         endif 
21-228-13:51:30.755 00 SCX_CPU1_MD_SY/3275     
21-228-13:51:30.755 00 SCX_CPU1_MD_SY/3276         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:51:30.755 00 SCX_CPU1_MD_SY/3277         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:51:30.755 00 SCX_CPU1_MD_SY/3280         endif 
21-228-13:51:30.755 00 SCX_CPU1_MD_SY/3281     
21-228-13:51:30.755 00 SCX_CPU1_MD_SY/3282         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:51:30.755 00 SCX_CPU1_MD_SY/3283         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:51:30.755 00 SCX_CPU1_MD_SY/3286         endif 
21-228-13:51:30.759 00 SCX_CPU1_MD_SY/3287     
21-228-13:51:30.759 00 SCX_CPU1_MD_SY/3288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:51:30.759 00 SCX_CPU1_MD_SY/3289         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:51:30.760 00 SCX_CPU1_MD_SY/3292         endif 
21-228-13:51:30.760 00 SCX_CPU1_MD_SY/3293       enddo
21-228-13:51:30.760 00 SCX_CPU1_MD_SY/3269       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:51:30.760 00 SCX_CPU1_MD_SY/3270         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:51:30.760 00 SCX_CPU1_MD_SY/3271         if (tbl_length[i,j] <> {dataName}) then
21-228-13:51:30.760 00 SCX_CPU1_MD_SY/3274         endif 
21-228-13:51:30.760 00 SCX_CPU1_MD_SY/3275     
21-228-13:51:30.760 00 SCX_CPU1_MD_SY/3276         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:51:30.760 00 SCX_CPU1_MD_SY/3277         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:51:30.761 00 SCX_CPU1_MD_SY/3280         endif 
21-228-13:51:30.761 00 SCX_CPU1_MD_SY/3281     
21-228-13:51:30.761 00 SCX_CPU1_MD_SY/3282         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:51:30.761 00 SCX_CPU1_MD_SY/3283         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:51:30.761 00 SCX_CPU1_MD_SY/3286         endif 
21-228-13:51:30.761 00 SCX_CPU1_MD_SY/3287     
21-228-13:51:30.761 00 SCX_CPU1_MD_SY/3288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:51:30.761 00 SCX_CPU1_MD_SY/3289         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:51:30.761 00 SCX_CPU1_MD_SY/3292         endif 
21-228-13:51:30.761 00 SCX_CPU1_MD_SY/3293       enddo
21-228-13:51:30.762 00 SCX_CPU1_MD_SY/3269       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:51:30.762 00 SCX_CPU1_MD_SY/3270         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:51:30.762 00 SCX_CPU1_MD_SY/3271         if (tbl_length[i,j] <> {dataName}) then
21-228-13:51:30.762 00 SCX_CPU1_MD_SY/3274         endif 
21-228-13:51:30.762 00 SCX_CPU1_MD_SY/3275     
21-228-13:51:30.762 00 SCX_CPU1_MD_SY/3276         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:51:30.762 00 SCX_CPU1_MD_SY/3277         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:51:30.762 00 SCX_CPU1_MD_SY/3280         endif 
21-228-13:51:30.762 00 SCX_CPU1_MD_SY/3281     
21-228-13:51:30.762 00 SCX_CPU1_MD_SY/3282         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:51:30.762 00 SCX_CPU1_MD_SY/3283         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:51:30.762 00 SCX_CPU1_MD_SY/3286         endif 
21-228-13:51:30.762 00 SCX_CPU1_MD_SY/3287     
21-228-13:51:30.762 00 SCX_CPU1_MD_SY/3288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:51:30.763 00 SCX_CPU1_MD_SY/3289         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:51:30.763 00 SCX_CPU1_MD_SY/3292         endif 
21-228-13:51:30.763 00 SCX_CPU1_MD_SY/3293       enddo
21-228-13:51:30.763 00 SCX_CPU1_MD_SY/3269       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:51:30.763 00 SCX_CPU1_MD_SY/3270         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:51:30.763 00 SCX_CPU1_MD_SY/3271         if (tbl_length[i,j] <> {dataName}) then
21-228-13:51:30.763 00 SCX_CPU1_MD_SY/3274         endif 
21-228-13:51:30.763 00 SCX_CPU1_MD_SY/3275     
21-228-13:51:30.764 00 SCX_CPU1_MD_SY/3276         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:51:30.764 00 SCX_CPU1_MD_SY/3277         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:51:30.764 00 SCX_CPU1_MD_SY/3280         endif 
21-228-13:51:30.764 00 SCX_CPU1_MD_SY/3281     
21-228-13:51:30.764 00 SCX_CPU1_MD_SY/3282         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:51:30.764 00 SCX_CPU1_MD_SY/3283         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:51:30.764 00 SCX_CPU1_MD_SY/3286         endif 
21-228-13:51:30.764 00 SCX_CPU1_MD_SY/3287     
21-228-13:51:30.764 00 SCX_CPU1_MD_SY/3288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:51:30.764 00 SCX_CPU1_MD_SY/3289         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:51:30.764 00 SCX_CPU1_MD_SY/3292         endif 
21-228-13:51:30.764 00 SCX_CPU1_MD_SY/3293       enddo
21-228-13:51:30.765 00 SCX_CPU1_MD_SY/3269       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:51:30.765 00 SCX_CPU1_MD_SY/3270         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:51:30.765 00 SCX_CPU1_MD_SY/3271         if (tbl_length[i,j] <> {dataName}) then
21-228-13:51:30.765 00 SCX_CPU1_MD_SY/3274         endif 
21-228-13:51:30.765 00 SCX_CPU1_MD_SY/3275     
21-228-13:51:30.765 00 SCX_CPU1_MD_SY/3276         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:51:30.769 00 SCX_CPU1_MD_SY/3277         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:51:30.769 00 SCX_CPU1_MD_SY/3280         endif 
21-228-13:51:30.769 00 SCX_CPU1_MD_SY/3281     
21-228-13:51:30.769 00 SCX_CPU1_MD_SY/3282         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:51:30.769 00 SCX_CPU1_MD_SY/3283         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:51:30.769 00 SCX_CPU1_MD_SY/3286         endif 
21-228-13:51:30.770 00 SCX_CPU1_MD_SY/3287     
21-228-13:51:30.770 00 SCX_CPU1_MD_SY/3288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:51:30.770 00 SCX_CPU1_MD_SY/3289         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:51:30.770 00 SCX_CPU1_MD_SY/3292         endif 
21-228-13:51:30.770 00 SCX_CPU1_MD_SY/3293       enddo
21-228-13:51:30.770 00 SCX_CPU1_MD_SY/3269       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:51:30.770 00 SCX_CPU1_MD_SY/3270         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:51:30.770 00 SCX_CPU1_MD_SY/3271         if (tbl_length[i,j] <> {dataName}) then
21-228-13:51:30.770 00 SCX_CPU1_MD_SY/3274         endif 
21-228-13:51:30.771 00 SCX_CPU1_MD_SY/3275     
21-228-13:51:30.771 00 SCX_CPU1_MD_SY/3276         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:51:30.771 00 SCX_CPU1_MD_SY/3277         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:51:30.771 00 SCX_CPU1_MD_SY/3280         endif 
21-228-13:51:30.771 00 SCX_CPU1_MD_SY/3281     
21-228-13:51:30.771 00 SCX_CPU1_MD_SY/3282         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:51:30.771 00 SCX_CPU1_MD_SY/3283         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:51:30.771 00 SCX_CPU1_MD_SY/3286         endif 
21-228-13:51:30.777 00 SCX_CPU1_MD_SY/3287     
21-228-13:51:30.777 00 SCX_CPU1_MD_SY/3288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:51:30.777 00 SCX_CPU1_MD_SY/3289         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:51:30.777 00 SCX_CPU1_MD_SY/3292         endif 
21-228-13:51:30.777 00 SCX_CPU1_MD_SY/3293       enddo
21-228-13:51:30.778 00 SCX_CPU1_MD_SY/3269       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:51:30.778 00 SCX_CPU1_MD_SY/3270         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:51:30.778 00 SCX_CPU1_MD_SY/3271         if (tbl_length[i,j] <> {dataName}) then
21-228-13:51:30.778 00 SCX_CPU1_MD_SY/3274         endif 
21-228-13:51:30.778 00 SCX_CPU1_MD_SY/3275     
21-228-13:51:30.778 00 SCX_CPU1_MD_SY/3276         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:51:30.778 00 SCX_CPU1_MD_SY/3277         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:51:30.778 00 SCX_CPU1_MD_SY/3280         endif 
21-228-13:51:30.778 00 SCX_CPU1_MD_SY/3281     
21-228-13:51:30.778 00 SCX_CPU1_MD_SY/3282         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:51:30.779 00 SCX_CPU1_MD_SY/3283         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:51:30.779 00 SCX_CPU1_MD_SY/3286         endif 
21-228-13:51:30.779 00 SCX_CPU1_MD_SY/3287     
21-228-13:51:30.779 00 SCX_CPU1_MD_SY/3288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:51:30.779 00 SCX_CPU1_MD_SY/3289         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:51:30.779 00 SCX_CPU1_MD_SY/3292         endif 
21-228-13:51:30.779 00 SCX_CPU1_MD_SY/3293       enddo
21-228-13:51:30.779 00 SCX_CPU1_MD_SY/3269       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:51:30.779 00 SCX_CPU1_MD_SY/3270         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:51:30.782 00 SCX_CPU1_MD_SY/3271         if (tbl_length[i,j] <> {dataName}) then
21-228-13:51:30.783 00 SCX_CPU1_MD_SY/3274         endif 
21-228-13:51:30.783 00 SCX_CPU1_MD_SY/3275     
21-228-13:51:30.783 00 SCX_CPU1_MD_SY/3276         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:51:30.783 00 SCX_CPU1_MD_SY/3277         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:51:30.783 00 SCX_CPU1_MD_SY/3280         endif 
21-228-13:51:30.783 00 SCX_CPU1_MD_SY/3281     
21-228-13:51:30.783 00 SCX_CPU1_MD_SY/3282         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:51:30.783 00 SCX_CPU1_MD_SY/3283         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:51:30.783 00 SCX_CPU1_MD_SY/3286         endif 
21-228-13:51:30.783 00 SCX_CPU1_MD_SY/3287     
21-228-13:51:30.783 00 SCX_CPU1_MD_SY/3288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:51:30.783 00 SCX_CPU1_MD_SY/3289         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:51:30.783 00 SCX_CPU1_MD_SY/3292         endif 
21-228-13:51:30.783 00 SCX_CPU1_MD_SY/3293       enddo
21-228-13:51:30.783 00 SCX_CPU1_MD_SY/3269       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:51:30.783 00 SCX_CPU1_MD_SY/3270         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:51:30.784 00 SCX_CPU1_MD_SY/3271         if (tbl_length[i,j] <> {dataName}) then
21-228-13:51:30.784 00 SCX_CPU1_MD_SY/3274         endif 
21-228-13:51:30.784 00 SCX_CPU1_MD_SY/3275     
21-228-13:51:30.784 00 SCX_CPU1_MD_SY/3276         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:51:30.784 00 SCX_CPU1_MD_SY/3277         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:51:30.784 00 SCX_CPU1_MD_SY/3280         endif 
21-228-13:51:30.788 00 SCX_CPU1_MD_SY/3281     
21-228-13:51:30.788 00 SCX_CPU1_MD_SY/3282         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:51:30.788 00 SCX_CPU1_MD_SY/3283         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:51:30.788 00 SCX_CPU1_MD_SY/3286         endif 
21-228-13:51:30.788 00 SCX_CPU1_MD_SY/3287     
21-228-13:51:30.788 00 SCX_CPU1_MD_SY/3288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:51:30.788 00 SCX_CPU1_MD_SY/3289         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:51:30.788 00 SCX_CPU1_MD_SY/3292         endif 
21-228-13:51:30.788 00 SCX_CPU1_MD_SY/3293       enddo
21-228-13:51:30.789 00 SCX_CPU1_MD_SY/3269       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:51:30.789 00 SCX_CPU1_MD_SY/3270         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:51:30.789 00 SCX_CPU1_MD_SY/3271         if (tbl_length[i,j] <> {dataName}) then
21-228-13:51:30.789 00 SCX_CPU1_MD_SY/3274         endif 
21-228-13:51:30.789 00 SCX_CPU1_MD_SY/3275     
21-228-13:51:30.789 00 SCX_CPU1_MD_SY/3276         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:51:30.789 00 SCX_CPU1_MD_SY/3277         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:51:30.789 00 SCX_CPU1_MD_SY/3280         endif 
21-228-13:51:30.789 00 SCX_CPU1_MD_SY/3281     
21-228-13:51:30.789 00 SCX_CPU1_MD_SY/3282         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:51:30.789 00 SCX_CPU1_MD_SY/3283         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:51:30.789 00 SCX_CPU1_MD_SY/3286         endif 
21-228-13:51:30.789 00 SCX_CPU1_MD_SY/3287     
21-228-13:51:30.789 00 SCX_CPU1_MD_SY/3288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:51:30.790 00 SCX_CPU1_MD_SY/3289         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:51:30.790 00 SCX_CPU1_MD_SY/3292         endif 
21-228-13:51:30.790 00 SCX_CPU1_MD_SY/3293       enddo
21-228-13:51:30.790 00 SCX_CPU1_MD_SY/3269       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:51:30.790 00 SCX_CPU1_MD_SY/3270         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:51:30.790 00 SCX_CPU1_MD_SY/3271         if (tbl_length[i,j] <> {dataName}) then
21-228-13:51:30.790 00 SCX_CPU1_MD_SY/3274         endif 
21-228-13:51:30.790 00 SCX_CPU1_MD_SY/3275     
21-228-13:51:30.791 00 SCX_CPU1_MD_SY/3276         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:51:30.796 00 SCX_CPU1_MD_SY/3277         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:51:30.796 00 SCX_CPU1_MD_SY/3280         endif 
21-228-13:51:30.796 00 SCX_CPU1_MD_SY/3281     
21-228-13:51:30.796 00 SCX_CPU1_MD_SY/3282         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:51:30.796 00 SCX_CPU1_MD_SY/3283         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:51:30.796 00 SCX_CPU1_MD_SY/3286         endif 
21-228-13:51:30.796 00 SCX_CPU1_MD_SY/3287     
21-228-13:51:30.796 00 SCX_CPU1_MD_SY/3288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:51:30.797 00 SCX_CPU1_MD_SY/3289         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:51:30.797 00 SCX_CPU1_MD_SY/3292         endif 
21-228-13:51:30.797 00 SCX_CPU1_MD_SY/3293       enddo
21-228-13:51:30.797 00 SCX_CPU1_MD_SY/3269       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:51:30.797 00 SCX_CPU1_MD_SY/3270         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:51:30.797 00 SCX_CPU1_MD_SY/3271         if (tbl_length[i,j] <> {dataName}) then
21-228-13:51:30.797 00 SCX_CPU1_MD_SY/3274         endif 
21-228-13:51:30.797 00 SCX_CPU1_MD_SY/3275     
21-228-13:51:30.797 00 SCX_CPU1_MD_SY/3276         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:51:30.797 00 SCX_CPU1_MD_SY/3277         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:51:30.797 00 SCX_CPU1_MD_SY/3280         endif 
21-228-13:51:30.798 00 SCX_CPU1_MD_SY/3281     
21-228-13:51:30.798 00 SCX_CPU1_MD_SY/3282         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:51:30.798 00 SCX_CPU1_MD_SY/3283         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:51:30.798 00 SCX_CPU1_MD_SY/3286         endif 
21-228-13:51:30.798 00 SCX_CPU1_MD_SY/3287     
21-228-13:51:30.802 00 SCX_CPU1_MD_SY/3288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:51:30.802 00 SCX_CPU1_MD_SY/3289         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:51:30.802 00 SCX_CPU1_MD_SY/3292         endif 
21-228-13:51:30.802 00 SCX_CPU1_MD_SY/3293       enddo
21-228-13:51:30.803 00 SCX_CPU1_MD_SY/3269       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:51:30.803 00 SCX_CPU1_MD_SY/3270         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:51:30.803 00 SCX_CPU1_MD_SY/3271         if (tbl_length[i,j] <> {dataName}) then
21-228-13:51:30.803 00 SCX_CPU1_MD_SY/3274         endif 
21-228-13:51:30.803 00 SCX_CPU1_MD_SY/3275     
21-228-13:51:30.803 00 SCX_CPU1_MD_SY/3276         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:51:30.803 00 SCX_CPU1_MD_SY/3277         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:51:30.803 00 SCX_CPU1_MD_SY/3280         endif 
21-228-13:51:30.803 00 SCX_CPU1_MD_SY/3281     
21-228-13:51:30.803 00 SCX_CPU1_MD_SY/3282         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:51:30.803 00 SCX_CPU1_MD_SY/3283         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:51:30.803 00 SCX_CPU1_MD_SY/3286         endif 
21-228-13:51:30.803 00 SCX_CPU1_MD_SY/3287     
21-228-13:51:30.803 00 SCX_CPU1_MD_SY/3288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:51:30.803 00 SCX_CPU1_MD_SY/3289         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:51:30.804 00 SCX_CPU1_MD_SY/3292         endif 
21-228-13:51:30.804 00 SCX_CPU1_MD_SY/3293       enddo
21-228-13:51:30.804 00 SCX_CPU1_MD_SY/3269       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:51:30.804 00 SCX_CPU1_MD_SY/3270         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:51:30.807 00 SCX_CPU1_MD_SY/3271         if (tbl_length[i,j] <> {dataName}) then
21-228-13:51:30.808 00 SCX_CPU1_MD_SY/3274         endif 
21-228-13:51:30.808 00 SCX_CPU1_MD_SY/3275     
21-228-13:51:30.808 00 SCX_CPU1_MD_SY/3276         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:51:30.808 00 SCX_CPU1_MD_SY/3277         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:51:30.808 00 SCX_CPU1_MD_SY/3280         endif 
21-228-13:51:30.808 00 SCX_CPU1_MD_SY/3281     
21-228-13:51:30.808 00 SCX_CPU1_MD_SY/3282         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:51:30.808 00 SCX_CPU1_MD_SY/3283         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:51:30.808 00 SCX_CPU1_MD_SY/3286         endif 
21-228-13:51:30.808 00 SCX_CPU1_MD_SY/3287     
21-228-13:51:30.808 00 SCX_CPU1_MD_SY/3288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:51:30.808 00 SCX_CPU1_MD_SY/3289         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:51:30.808 00 SCX_CPU1_MD_SY/3292         endif 
21-228-13:51:30.808 00 SCX_CPU1_MD_SY/3293       enddo
21-228-13:51:30.809 00 SCX_CPU1_MD_SY/3269       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:51:30.809 00 SCX_CPU1_MD_SY/3270         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:51:30.809 00 SCX_CPU1_MD_SY/3271         if (tbl_length[i,j] <> {dataName}) then
21-228-13:51:30.809 00 SCX_CPU1_MD_SY/3274         endif 
21-228-13:51:30.809 00 SCX_CPU1_MD_SY/3275     
21-228-13:51:30.809 00 SCX_CPU1_MD_SY/3276         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:51:30.809 00 SCX_CPU1_MD_SY/3277         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:51:30.809 00 SCX_CPU1_MD_SY/3280         endif 
21-228-13:51:30.814 00 SCX_CPU1_MD_SY/3281     
21-228-13:51:30.814 00 SCX_CPU1_MD_SY/3282         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:51:30.814 00 SCX_CPU1_MD_SY/3283         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:51:30.814 00 SCX_CPU1_MD_SY/3286         endif 
21-228-13:51:30.814 00 SCX_CPU1_MD_SY/3287     
21-228-13:51:30.814 00 SCX_CPU1_MD_SY/3288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:51:30.814 00 SCX_CPU1_MD_SY/3289         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:51:30.814 00 SCX_CPU1_MD_SY/3292         endif 
21-228-13:51:30.814 00 SCX_CPU1_MD_SY/3293       enddo
21-228-13:51:30.814 00 SCX_CPU1_MD_SY/3269       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:51:30.815 00 SCX_CPU1_MD_SY/3270         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:51:30.815 00 SCX_CPU1_MD_SY/3271         if (tbl_length[i,j] <> {dataName}) then
21-228-13:51:30.815 00 SCX_CPU1_MD_SY/3274         endif 
21-228-13:51:30.815 00 SCX_CPU1_MD_SY/3275     
21-228-13:51:30.815 00 SCX_CPU1_MD_SY/3276         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:51:30.815 00 SCX_CPU1_MD_SY/3277         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:51:30.815 00 SCX_CPU1_MD_SY/3280         endif 
21-228-13:51:30.815 00 SCX_CPU1_MD_SY/3281     
21-228-13:51:30.815 00 SCX_CPU1_MD_SY/3282         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:51:30.815 00 SCX_CPU1_MD_SY/3283         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:51:30.815 00 SCX_CPU1_MD_SY/3286         endif 
21-228-13:51:30.815 00 SCX_CPU1_MD_SY/3287     
21-228-13:51:30.815 00 SCX_CPU1_MD_SY/3288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:51:30.815 00 SCX_CPU1_MD_SY/3289         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:51:30.815 00 SCX_CPU1_MD_SY/3292         endif 
21-228-13:51:30.819 00 SCX_CPU1_MD_SY/3293       enddo
21-228-13:51:30.820 00 SCX_CPU1_MD_SY/3269       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:51:30.820 00 SCX_CPU1_MD_SY/3270         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:51:30.820 00 SCX_CPU1_MD_SY/3271         if (tbl_length[i,j] <> {dataName}) then
21-228-13:51:30.820 00 SCX_CPU1_MD_SY/3274         endif 
21-228-13:51:30.820 00 SCX_CPU1_MD_SY/3275     
21-228-13:51:30.820 00 SCX_CPU1_MD_SY/3276         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:51:30.820 00 SCX_CPU1_MD_SY/3277         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:51:30.820 00 SCX_CPU1_MD_SY/3280         endif 
21-228-13:51:30.820 00 SCX_CPU1_MD_SY/3281     
21-228-13:51:30.820 00 SCX_CPU1_MD_SY/3282         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:51:30.820 00 SCX_CPU1_MD_SY/3283         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:51:30.820 00 SCX_CPU1_MD_SY/3286         endif 
21-228-13:51:30.820 00 SCX_CPU1_MD_SY/3287     
21-228-13:51:30.820 00 SCX_CPU1_MD_SY/3288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:51:30.820 00 SCX_CPU1_MD_SY/3289         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:51:30.821 00 SCX_CPU1_MD_SY/3292         endif 
21-228-13:51:30.821 00 SCX_CPU1_MD_SY/3293       enddo
21-228-13:51:30.821 00 SCX_CPU1_MD_SY/3269       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:51:30.821 00 SCX_CPU1_MD_SY/3270         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:51:30.821 00 SCX_CPU1_MD_SY/3271         if (tbl_length[i,j] <> {dataName}) then
21-228-13:51:30.821 00 SCX_CPU1_MD_SY/3274         endif 
21-228-13:51:30.821 00 SCX_CPU1_MD_SY/3275     
21-228-13:51:30.821 00 SCX_CPU1_MD_SY/3276         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:51:30.825 00 SCX_CPU1_MD_SY/3277         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:51:30.826 00 SCX_CPU1_MD_SY/3280         endif 
21-228-13:51:30.826 00 SCX_CPU1_MD_SY/3281     
21-228-13:51:30.826 00 SCX_CPU1_MD_SY/3282         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:51:30.826 00 SCX_CPU1_MD_SY/3283         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:51:30.826 00 SCX_CPU1_MD_SY/3286         endif 
21-228-13:51:30.826 00 SCX_CPU1_MD_SY/3287     
21-228-13:51:30.826 00 SCX_CPU1_MD_SY/3288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:51:30.826 00 SCX_CPU1_MD_SY/3289         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:51:30.826 00 SCX_CPU1_MD_SY/3292         endif 
21-228-13:51:30.826 00 SCX_CPU1_MD_SY/3293       enddo
21-228-13:51:30.826 00 SCX_CPU1_MD_SY/3269       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:51:30.826 00 SCX_CPU1_MD_SY/3270         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:51:30.826 00 SCX_CPU1_MD_SY/3271         if (tbl_length[i,j] <> {dataName}) then
21-228-13:51:30.827 00 SCX_CPU1_MD_SY/3274         endif 
21-228-13:51:30.827 00 SCX_CPU1_MD_SY/3275     
21-228-13:51:30.827 00 SCX_CPU1_MD_SY/3276         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:51:30.827 00 SCX_CPU1_MD_SY/3277         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:51:30.827 00 SCX_CPU1_MD_SY/3280         endif 
21-228-13:51:30.827 00 SCX_CPU1_MD_SY/3281     
21-228-13:51:30.827 00 SCX_CPU1_MD_SY/3282         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:51:30.827 00 SCX_CPU1_MD_SY/3283         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:51:30.827 00 SCX_CPU1_MD_SY/3286         endif 
21-228-13:51:30.831 00 SCX_CPU1_MD_SY/3287     
21-228-13:51:30.831 00 SCX_CPU1_MD_SY/3288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:51:30.831 00 SCX_CPU1_MD_SY/3289         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:51:30.831 00 SCX_CPU1_MD_SY/3292         endif 
21-228-13:51:31.203 00 SCX_CPU1_MD_SY/3293       enddo
21-228-13:51:31.204 00 SCX_CPU1_MD_SY/3269       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:51:31.204 00 SCX_CPU1_MD_SY/3270         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:51:31.204 00 SCX_CPU1_MD_SY/3271         if (tbl_length[i,j] <> {dataName}) then
21-228-13:51:31.204 00 SCX_CPU1_MD_SY/3274         endif 
21-228-13:51:31.204 00 SCX_CPU1_MD_SY/3275     
21-228-13:51:31.204 00 SCX_CPU1_MD_SY/3276         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:51:31.204 00 SCX_CPU1_MD_SY/3277         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:51:31.205 00 SCX_CPU1_MD_SY/3280         endif 
21-228-13:51:31.205 00 SCX_CPU1_MD_SY/3281     
21-228-13:51:31.205 00 SCX_CPU1_MD_SY/3282         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:51:31.205 00 SCX_CPU1_MD_SY/3283         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:51:31.205 00 SCX_CPU1_MD_SY/3286         endif 
21-228-13:51:31.205 00 SCX_CPU1_MD_SY/3287     
21-228-13:51:31.205 00 SCX_CPU1_MD_SY/3288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:51:31.205 00 SCX_CPU1_MD_SY/3289         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:51:31.205 00 SCX_CPU1_MD_SY/3292         endif 
21-228-13:51:31.205 00 SCX_CPU1_MD_SY/3293       enddo
21-228-13:51:31.206 00 SCX_CPU1_MD_SY/3269       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:51:31.206 00 SCX_CPU1_MD_SY/3294     
21-228-13:51:31.206 00 SCX_CPU1_MD_SY/3295       if (passed = 1) then
21-228-13:51:31.206 00 SCX_CPU1_MD_SY/3296         write "<*> Passed - Load Tbl #",i," was restored properly after reset."
21-228-13:51:31.206 00     SPR-I:OPRO         <*> Passed - Load Tbl #3 was restored properly after reset.
21-228-13:51:31.206 00 SCX_CPU1_MD_SY/3299       endif
21-228-13:51:31.206 00 SCX_CPU1_MD_SY/3300     ENDDO
21-228-13:51:31.206 00 SCX_CPU1_MD_SY/3222     FOR i = 1 to MD_NUM_DWELL_TABLES DO
21-228-13:51:31.206 00 SCX_CPU1_MD_SY/3223       ; Dump the dwell table
21-228-13:51:31.206 00 SCX_CPU1_MD_SY/3224       ut_setupevents SCX, CPU1, CFE_TBL, CFE_TBL_WRITE_DUMP_INF_EID, INFO, 1
21-228-13:51:31.208 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:51:31.208 00     SPR-I:OPRO         ; Setup event 1 with CFE_TBL INFO 14
21-228-13:51:31.208 00     SPR-I:OPRO         ;***********************************************************************
21-228-13:51:31.209 00 SCX_CPU1_MD_SY/3225     
21-228-13:51:31.209 00 SCX_CPU1_MD_SY/3226       tableName = MDAppName & ".DWELL_TABLE" & i
21-228-13:51:31.209 00 SCX_CPU1_MD_SY/3227       dumpFileName = "cpu1_tbl" & i & "symdmp423"
21-228-13:51:31.209 00 SCX_CPU1_MD_SY/3228       if (i = 1) then
21-228-13:51:31.209 00 SCX_CPU1_MD_SY/3230       elseif (i = 2) then
21-228-13:51:31.209 00 SCX_CPU1_MD_SY/3232       elseif (i = 3) then
21-228-13:51:31.209 00 SCX_CPU1_MD_SY/3234       else
21-228-13:51:31.209 00 SCX_CPU1_MD_SY/3235         loadPktId = dwell_tbl4_load_pkt
21-228-13:51:31.209 00 SCX_CPU1_MD_SY/3236       endif
21-228-13:51:31.209 00 SCX_CPU1_MD_SY/3237     
21-228-13:51:31.209 00 SCX_CPU1_MD_SY/3238       cmdcnt = SCX_CPU1_TBL_CMDPC+1
21-228-13:51:31.209 00 SCX_CPU1_MD_SY/3239     
21-228-13:51:31.209 00 SCX_CPU1_MD_SY/3240       s get_tbl_to_cvt (ramDir,tableName,"A",dumpFileName,hostCPU,loadPktId)
21-228-13:51:31.209 00     SPR-I:STS          Loading file /s/opr/accounts/cfs_test/prc/get_tbl_to_cvt.i
21-228-13:51:31.210 00     SPR-I:STS          Procedure GET_TBL_TO_CVT started
21-228-13:51:31.210 00 GET_TBL_TO_CVT/2        ;
21-228-13:51:31.211 00 GET_TBL_TO_CVT/3        local logging = %liv (log_procedure)
21-228-13:51:31.211 00 GET_TBL_TO_CVT/4        %liv (log_procedure) = FALSE
21-228-13:51:31.219 00     SPR-I:OPRO         Sending Command: /SCX_CPU1_TBL_DUMP ACTIVE DTABLENAME="MD.DWELL_TABLE4" DFILENAME="/ram/cpu1_tbl4symdmp423"
21-228-13:51:31.221 00     SPR-I:STTE         Wait mode - waiting 15 seconds ...
21-228-13:51:31.958 00    TLMH-I:STS          58-012-14:30:02.003 INFO CPU=CPU1 APPNAME=CFE_TBL EVENT ID=14 Successfully dumped Table 'MD.DWELL_TABLE4' to '/ram/cpu1_tbl4symdmp423'
21-228-13:51:46.233 00     SPR-I:OPRO         
21-228-13:51:46.233 00     SPR-I:OPRO            The TBLNAME is: MD.DWELL_TABLE4
21-228-13:51:46.233 00     SPR-I:OPRO               The APID is: P0FAB
21-228-13:51:46.233 00     SPR-I:OPRO                The CPU is: CPU3
21-228-13:51:46.233 00     SPR-I:OPRO         The IP Address is: 192.168.1.8
21-228-13:51:46.234 00     SPR-I:OPRO         The perl command is: perl /s/opr/accounts/global/tools/ftp.pl RAM:0 cpu1_tbl4symdmp423 cpu1_tbl4symdmp423 binary 192.168.1.8
21-228-13:51:46.368 00     SPR-I:OPRO         Return code from ftp_file.pl: 0
21-228-13:51:46.368 00     SPR-I:STTE         Wait mode - waiting 15 seconds ...
21-228-13:52:01.381 00     SPR-I:OPRO         
21-228-13:52:01.398 00     SPR-I:OPRO         The unix command is cvt -ws file_list[4011].file_write_time "`date +%y-%j-%T -r /s/opr/accounts/cfs_test/image/cpu1_tbl4symdmp423`"
21-228-13:52:01.398 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-228-13:52:06.402 00 GET_TBL_TO_CVT/238      
21-228-13:52:06.402 00 GET_TBL_TO_CVT/239      ENDPROC
21-228-13:52:06.402 00     SPR-I:STS          Procedure GET_TBL_TO_CVT completed
21-228-13:52:06.405 00 SCX_CPU1_MD_SY/3241     
21-228-13:52:06.405 00 SCX_CPU1_MD_SY/3242       ut_tlmwait SCX_CPU1_TBL_CMDPC, {cmdcnt}
21-228-13:52:06.417 00     SPR-I:STTE         WAIT UNTIL completed
21-228-13:52:06.419 00 SCX_CPU1_MD_SY/3243       if (UT_TW_Status <> UT_Success) then
21-228-13:52:06.420 00 SCX_CPU1_MD_SY/3245       endif
21-228-13:52:06.420 00 SCX_CPU1_MD_SY/3246     
21-228-13:52:06.420 00 SCX_CPU1_MD_SY/3247       ; Check for event message
21-228-13:52:06.420 00 SCX_CPU1_MD_SY/3248       if (SCX_CPU1_find_event[1].num_found_messages != 1) then
21-228-13:52:06.420 00 SCX_CPU1_MD_SY/3252       endif
21-228-13:52:06.420 00 SCX_CPU1_MD_SY/3253     
21-228-13:52:06.420 00 SCX_CPU1_MD_SY/3254       passed = 1
21-228-13:52:06.421 00 SCX_CPU1_MD_SY/3256       dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Enabled"
21-228-13:52:06.421 00 SCX_CPU1_MD_SY/3257       if (tbl_enaFlag[i] <> {dataName}) then
21-228-13:52:06.421 00 SCX_CPU1_MD_SY/3260       endif 
21-228-13:52:06.422 00 SCX_CPU1_MD_SY/3261     
21-228-13:52:06.422 00 SCX_CPU1_MD_SY/3262       dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Signature"
21-228-13:52:06.422 00 SCX_CPU1_MD_SY/3263       if (tbl_signature[i] <> {dataName}) then
21-228-13:52:06.423 00 SCX_CPU1_MD_SY/3266       endif 
21-228-13:52:06.423 00 SCX_CPU1_MD_SY/3267     
21-228-13:52:06.453 00 SCX_CPU1_MD_SY/3269       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:52:06.453 00 SCX_CPU1_MD_SY/3270         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:52:06.453 00 SCX_CPU1_MD_SY/3271         if (tbl_length[i,j] <> {dataName}) then
21-228-13:52:06.453 00 SCX_CPU1_MD_SY/3274         endif 
21-228-13:52:06.453 00 SCX_CPU1_MD_SY/3275     
21-228-13:52:06.453 00 SCX_CPU1_MD_SY/3276         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:52:06.454 00 SCX_CPU1_MD_SY/3277         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:52:06.454 00 SCX_CPU1_MD_SY/3280         endif 
21-228-13:52:06.454 00 SCX_CPU1_MD_SY/3281     
21-228-13:52:06.454 00 SCX_CPU1_MD_SY/3282         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:52:06.454 00 SCX_CPU1_MD_SY/3283         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:52:06.454 00 SCX_CPU1_MD_SY/3286         endif 
21-228-13:52:06.454 00 SCX_CPU1_MD_SY/3287     
21-228-13:52:06.454 00 SCX_CPU1_MD_SY/3288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:52:06.454 00 SCX_CPU1_MD_SY/3289         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:52:06.454 00 SCX_CPU1_MD_SY/3292         endif 
21-228-13:52:06.454 00 SCX_CPU1_MD_SY/3293       enddo
21-228-13:52:06.455 00 SCX_CPU1_MD_SY/3269       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:52:06.455 00 SCX_CPU1_MD_SY/3270         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:52:06.455 00 SCX_CPU1_MD_SY/3271         if (tbl_length[i,j] <> {dataName}) then
21-228-13:52:06.455 00 SCX_CPU1_MD_SY/3274         endif 
21-228-13:52:06.455 00 SCX_CPU1_MD_SY/3275     
21-228-13:52:06.455 00 SCX_CPU1_MD_SY/3276         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:52:06.457 00 SCX_CPU1_MD_SY/3277         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:52:06.457 00 SCX_CPU1_MD_SY/3280         endif 
21-228-13:52:06.457 00 SCX_CPU1_MD_SY/3281     
21-228-13:52:06.457 00 SCX_CPU1_MD_SY/3282         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:52:06.458 00 SCX_CPU1_MD_SY/3283         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:52:06.458 00 SCX_CPU1_MD_SY/3286         endif 
21-228-13:52:06.458 00 SCX_CPU1_MD_SY/3287     
21-228-13:52:06.458 00 SCX_CPU1_MD_SY/3288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:52:06.458 00 SCX_CPU1_MD_SY/3289         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:52:06.458 00 SCX_CPU1_MD_SY/3292         endif 
21-228-13:52:06.458 00 SCX_CPU1_MD_SY/3293       enddo
21-228-13:52:06.459 00 SCX_CPU1_MD_SY/3269       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:52:06.460 00 SCX_CPU1_MD_SY/3270         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:52:06.460 00 SCX_CPU1_MD_SY/3271         if (tbl_length[i,j] <> {dataName}) then
21-228-13:52:06.460 00 SCX_CPU1_MD_SY/3274         endif 
21-228-13:52:06.460 00 SCX_CPU1_MD_SY/3275     
21-228-13:52:06.460 00 SCX_CPU1_MD_SY/3276         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:52:06.460 00 SCX_CPU1_MD_SY/3277         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:52:06.460 00 SCX_CPU1_MD_SY/3280         endif 
21-228-13:52:06.460 00 SCX_CPU1_MD_SY/3281     
21-228-13:52:06.460 00 SCX_CPU1_MD_SY/3282         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:52:06.460 00 SCX_CPU1_MD_SY/3283         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:52:06.460 00 SCX_CPU1_MD_SY/3286         endif 
21-228-13:52:06.468 00 SCX_CPU1_MD_SY/3287     
21-228-13:52:06.468 00 SCX_CPU1_MD_SY/3288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:52:06.468 00 SCX_CPU1_MD_SY/3289         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:52:06.468 00 SCX_CPU1_MD_SY/3292         endif 
21-228-13:52:06.468 00 SCX_CPU1_MD_SY/3293       enddo
21-228-13:52:06.468 00 SCX_CPU1_MD_SY/3269       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:52:06.468 00 SCX_CPU1_MD_SY/3270         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:52:06.469 00 SCX_CPU1_MD_SY/3271         if (tbl_length[i,j] <> {dataName}) then
21-228-13:52:06.469 00 SCX_CPU1_MD_SY/3274         endif 
21-228-13:52:06.469 00 SCX_CPU1_MD_SY/3275     
21-228-13:52:06.469 00 SCX_CPU1_MD_SY/3276         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:52:06.469 00 SCX_CPU1_MD_SY/3277         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:52:06.469 00 SCX_CPU1_MD_SY/3280         endif 
21-228-13:52:06.469 00 SCX_CPU1_MD_SY/3281     
21-228-13:52:06.469 00 SCX_CPU1_MD_SY/3282         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:52:06.469 00 SCX_CPU1_MD_SY/3283         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:52:06.469 00 SCX_CPU1_MD_SY/3286         endif 
21-228-13:52:06.469 00 SCX_CPU1_MD_SY/3287     
21-228-13:52:06.469 00 SCX_CPU1_MD_SY/3288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:52:06.469 00 SCX_CPU1_MD_SY/3289         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:52:06.469 00 SCX_CPU1_MD_SY/3292         endif 
21-228-13:52:06.469 00 SCX_CPU1_MD_SY/3293       enddo
21-228-13:52:06.470 00 SCX_CPU1_MD_SY/3269       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:52:06.470 00 SCX_CPU1_MD_SY/3270         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:52:06.474 00 SCX_CPU1_MD_SY/3271         if (tbl_length[i,j] <> {dataName}) then
21-228-13:52:06.474 00 SCX_CPU1_MD_SY/3274         endif 
21-228-13:52:06.474 00 SCX_CPU1_MD_SY/3275     
21-228-13:52:06.474 00 SCX_CPU1_MD_SY/3276         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:52:06.474 00 SCX_CPU1_MD_SY/3277         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:52:06.474 00 SCX_CPU1_MD_SY/3280         endif 
21-228-13:52:06.474 00 SCX_CPU1_MD_SY/3281     
21-228-13:52:06.474 00 SCX_CPU1_MD_SY/3282         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:52:06.474 00 SCX_CPU1_MD_SY/3283         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:52:06.474 00 SCX_CPU1_MD_SY/3286         endif 
21-228-13:52:06.474 00 SCX_CPU1_MD_SY/3287     
21-228-13:52:06.474 00 SCX_CPU1_MD_SY/3288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:52:06.474 00 SCX_CPU1_MD_SY/3289         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:52:06.474 00 SCX_CPU1_MD_SY/3292         endif 
21-228-13:52:06.474 00 SCX_CPU1_MD_SY/3293       enddo
21-228-13:52:06.475 00 SCX_CPU1_MD_SY/3269       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:52:06.475 00 SCX_CPU1_MD_SY/3270         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:52:06.475 00 SCX_CPU1_MD_SY/3271         if (tbl_length[i,j] <> {dataName}) then
21-228-13:52:06.475 00 SCX_CPU1_MD_SY/3274         endif 
21-228-13:52:06.475 00 SCX_CPU1_MD_SY/3275     
21-228-13:52:06.475 00 SCX_CPU1_MD_SY/3276         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:52:06.475 00 SCX_CPU1_MD_SY/3277         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:52:06.476 00 SCX_CPU1_MD_SY/3280         endif 
21-228-13:52:06.480 00 SCX_CPU1_MD_SY/3281     
21-228-13:52:06.480 00 SCX_CPU1_MD_SY/3282         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:52:06.480 00 SCX_CPU1_MD_SY/3283         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:52:06.480 00 SCX_CPU1_MD_SY/3286         endif 
21-228-13:52:06.480 00 SCX_CPU1_MD_SY/3287     
21-228-13:52:06.480 00 SCX_CPU1_MD_SY/3288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:52:06.480 00 SCX_CPU1_MD_SY/3289         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:52:06.480 00 SCX_CPU1_MD_SY/3292         endif 
21-228-13:52:06.480 00 SCX_CPU1_MD_SY/3293       enddo
21-228-13:52:06.481 00 SCX_CPU1_MD_SY/3269       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:52:06.481 00 SCX_CPU1_MD_SY/3270         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:52:06.481 00 SCX_CPU1_MD_SY/3271         if (tbl_length[i,j] <> {dataName}) then
21-228-13:52:06.483 00 SCX_CPU1_MD_SY/3274         endif 
21-228-13:52:06.483 00 SCX_CPU1_MD_SY/3275     
21-228-13:52:06.483 00 SCX_CPU1_MD_SY/3276         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:52:06.484 00 SCX_CPU1_MD_SY/3277         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:52:06.484 00 SCX_CPU1_MD_SY/3280         endif 
21-228-13:52:06.484 00 SCX_CPU1_MD_SY/3281     
21-228-13:52:06.484 00 SCX_CPU1_MD_SY/3282         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:52:06.484 00 SCX_CPU1_MD_SY/3283         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:52:06.484 00 SCX_CPU1_MD_SY/3286         endif 
21-228-13:52:06.484 00 SCX_CPU1_MD_SY/3287     
21-228-13:52:06.484 00 SCX_CPU1_MD_SY/3288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:52:06.484 00 SCX_CPU1_MD_SY/3289         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:52:06.488 00 SCX_CPU1_MD_SY/3292         endif 
21-228-13:52:06.488 00 SCX_CPU1_MD_SY/3293       enddo
21-228-13:52:06.489 00 SCX_CPU1_MD_SY/3269       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:52:06.489 00 SCX_CPU1_MD_SY/3270         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:52:06.489 00 SCX_CPU1_MD_SY/3271         if (tbl_length[i,j] <> {dataName}) then
21-228-13:52:06.489 00 SCX_CPU1_MD_SY/3274         endif 
21-228-13:52:06.489 00 SCX_CPU1_MD_SY/3275     
21-228-13:52:06.489 00 SCX_CPU1_MD_SY/3276         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:52:06.489 00 SCX_CPU1_MD_SY/3277         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:52:06.489 00 SCX_CPU1_MD_SY/3280         endif 
21-228-13:52:06.489 00 SCX_CPU1_MD_SY/3281     
21-228-13:52:06.489 00 SCX_CPU1_MD_SY/3282         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:52:06.489 00 SCX_CPU1_MD_SY/3283         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:52:06.489 00 SCX_CPU1_MD_SY/3286         endif 
21-228-13:52:06.489 00 SCX_CPU1_MD_SY/3287     
21-228-13:52:06.489 00 SCX_CPU1_MD_SY/3288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:52:06.489 00 SCX_CPU1_MD_SY/3289         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:52:06.489 00 SCX_CPU1_MD_SY/3292         endif 
21-228-13:52:06.489 00 SCX_CPU1_MD_SY/3293       enddo
21-228-13:52:06.490 00 SCX_CPU1_MD_SY/3269       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:52:06.490 00 SCX_CPU1_MD_SY/3270         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:52:06.490 00 SCX_CPU1_MD_SY/3271         if (tbl_length[i,j] <> {dataName}) then
21-228-13:52:06.490 00 SCX_CPU1_MD_SY/3274         endif 
21-228-13:52:06.490 00 SCX_CPU1_MD_SY/3275     
21-228-13:52:06.497 00 SCX_CPU1_MD_SY/3276         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:52:06.497 00 SCX_CPU1_MD_SY/3277         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:52:06.497 00 SCX_CPU1_MD_SY/3280         endif 
21-228-13:52:06.497 00 SCX_CPU1_MD_SY/3281     
21-228-13:52:06.497 00 SCX_CPU1_MD_SY/3282         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:52:06.497 00 SCX_CPU1_MD_SY/3283         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:52:06.497 00 SCX_CPU1_MD_SY/3286         endif 
21-228-13:52:06.497 00 SCX_CPU1_MD_SY/3287     
21-228-13:52:06.497 00 SCX_CPU1_MD_SY/3288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:52:06.497 00 SCX_CPU1_MD_SY/3289         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:52:06.497 00 SCX_CPU1_MD_SY/3292         endif 
21-228-13:52:06.497 00 SCX_CPU1_MD_SY/3293       enddo
21-228-13:52:06.498 00 SCX_CPU1_MD_SY/3269       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:52:06.498 00 SCX_CPU1_MD_SY/3270         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:52:06.498 00 SCX_CPU1_MD_SY/3271         if (tbl_length[i,j] <> {dataName}) then
21-228-13:52:06.498 00 SCX_CPU1_MD_SY/3274         endif 
21-228-13:52:06.498 00 SCX_CPU1_MD_SY/3275     
21-228-13:52:06.498 00 SCX_CPU1_MD_SY/3276         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:52:06.498 00 SCX_CPU1_MD_SY/3277         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:52:06.498 00 SCX_CPU1_MD_SY/3280         endif 
21-228-13:52:06.498 00 SCX_CPU1_MD_SY/3281     
21-228-13:52:06.498 00 SCX_CPU1_MD_SY/3282         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:52:06.498 00 SCX_CPU1_MD_SY/3283         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:52:06.503 00 SCX_CPU1_MD_SY/3286         endif 
21-228-13:52:06.503 00 SCX_CPU1_MD_SY/3287     
21-228-13:52:06.503 00 SCX_CPU1_MD_SY/3288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:52:06.503 00 SCX_CPU1_MD_SY/3289         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:52:06.503 00 SCX_CPU1_MD_SY/3292         endif 
21-228-13:52:06.504 00 SCX_CPU1_MD_SY/3293       enddo
21-228-13:52:06.504 00 SCX_CPU1_MD_SY/3269       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:52:06.504 00 SCX_CPU1_MD_SY/3270         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:52:06.504 00 SCX_CPU1_MD_SY/3271         if (tbl_length[i,j] <> {dataName}) then
21-228-13:52:06.504 00 SCX_CPU1_MD_SY/3274         endif 
21-228-13:52:06.504 00 SCX_CPU1_MD_SY/3275     
21-228-13:52:06.504 00 SCX_CPU1_MD_SY/3276         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:52:06.504 00 SCX_CPU1_MD_SY/3277         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:52:06.505 00 SCX_CPU1_MD_SY/3280         endif 
21-228-13:52:06.505 00 SCX_CPU1_MD_SY/3281     
21-228-13:52:06.505 00 SCX_CPU1_MD_SY/3282         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:52:06.505 00 SCX_CPU1_MD_SY/3283         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:52:06.505 00 SCX_CPU1_MD_SY/3286         endif 
21-228-13:52:06.505 00 SCX_CPU1_MD_SY/3287     
21-228-13:52:06.505 00 SCX_CPU1_MD_SY/3288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:52:06.505 00 SCX_CPU1_MD_SY/3289         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:52:06.505 00 SCX_CPU1_MD_SY/3292         endif 
21-228-13:52:06.505 00 SCX_CPU1_MD_SY/3293       enddo
21-228-13:52:06.505 00 SCX_CPU1_MD_SY/3269       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:52:06.506 00 SCX_CPU1_MD_SY/3270         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:52:06.511 00 SCX_CPU1_MD_SY/3271         if (tbl_length[i,j] <> {dataName}) then
21-228-13:52:06.511 00 SCX_CPU1_MD_SY/3274         endif 
21-228-13:52:06.511 00 SCX_CPU1_MD_SY/3275     
21-228-13:52:06.511 00 SCX_CPU1_MD_SY/3276         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:52:06.512 00 SCX_CPU1_MD_SY/3277         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:52:06.512 00 SCX_CPU1_MD_SY/3280         endif 
21-228-13:52:06.512 00 SCX_CPU1_MD_SY/3281     
21-228-13:52:06.512 00 SCX_CPU1_MD_SY/3282         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:52:06.512 00 SCX_CPU1_MD_SY/3283         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:52:06.512 00 SCX_CPU1_MD_SY/3286         endif 
21-228-13:52:06.512 00 SCX_CPU1_MD_SY/3287     
21-228-13:52:06.512 00 SCX_CPU1_MD_SY/3288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:52:06.512 00 SCX_CPU1_MD_SY/3289         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:52:06.512 00 SCX_CPU1_MD_SY/3292         endif 
21-228-13:52:06.512 00 SCX_CPU1_MD_SY/3293       enddo
21-228-13:52:06.513 00 SCX_CPU1_MD_SY/3269       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:52:06.513 00 SCX_CPU1_MD_SY/3270         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:52:06.513 00 SCX_CPU1_MD_SY/3271         if (tbl_length[i,j] <> {dataName}) then
21-228-13:52:06.513 00 SCX_CPU1_MD_SY/3274         endif 
21-228-13:52:06.513 00 SCX_CPU1_MD_SY/3275     
21-228-13:52:06.513 00 SCX_CPU1_MD_SY/3276         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:52:06.513 00 SCX_CPU1_MD_SY/3277         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:52:06.518 00 SCX_CPU1_MD_SY/3280         endif 
21-228-13:52:06.518 00 SCX_CPU1_MD_SY/3281     
21-228-13:52:06.518 00 SCX_CPU1_MD_SY/3282         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:52:06.518 00 SCX_CPU1_MD_SY/3283         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:52:06.518 00 SCX_CPU1_MD_SY/3286         endif 
21-228-13:52:06.518 00 SCX_CPU1_MD_SY/3287     
21-228-13:52:06.518 00 SCX_CPU1_MD_SY/3288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:52:06.518 00 SCX_CPU1_MD_SY/3289         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:52:06.519 00 SCX_CPU1_MD_SY/3292         endif 
21-228-13:52:06.519 00 SCX_CPU1_MD_SY/3293       enddo
21-228-13:52:06.519 00 SCX_CPU1_MD_SY/3269       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:52:06.519 00 SCX_CPU1_MD_SY/3270         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:52:06.519 00 SCX_CPU1_MD_SY/3271         if (tbl_length[i,j] <> {dataName}) then
21-228-13:52:06.519 00 SCX_CPU1_MD_SY/3274         endif 
21-228-13:52:06.519 00 SCX_CPU1_MD_SY/3275     
21-228-13:52:06.519 00 SCX_CPU1_MD_SY/3276         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:52:06.519 00 SCX_CPU1_MD_SY/3277         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:52:06.520 00 SCX_CPU1_MD_SY/3280         endif 
21-228-13:52:06.520 00 SCX_CPU1_MD_SY/3281     
21-228-13:52:06.520 00 SCX_CPU1_MD_SY/3282         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:52:06.520 00 SCX_CPU1_MD_SY/3283         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:52:06.520 00 SCX_CPU1_MD_SY/3286         endif 
21-228-13:52:06.520 00 SCX_CPU1_MD_SY/3287     
21-228-13:52:06.520 00 SCX_CPU1_MD_SY/3288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:52:06.520 00 SCX_CPU1_MD_SY/3289         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:52:06.525 00 SCX_CPU1_MD_SY/3292         endif 
21-228-13:52:06.525 00 SCX_CPU1_MD_SY/3293       enddo
21-228-13:52:06.526 00 SCX_CPU1_MD_SY/3269       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:52:06.526 00 SCX_CPU1_MD_SY/3270         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:52:06.526 00 SCX_CPU1_MD_SY/3271         if (tbl_length[i,j] <> {dataName}) then
21-228-13:52:06.526 00 SCX_CPU1_MD_SY/3274         endif 
21-228-13:52:06.526 00 SCX_CPU1_MD_SY/3275     
21-228-13:52:06.526 00 SCX_CPU1_MD_SY/3276         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:52:06.526 00 SCX_CPU1_MD_SY/3277         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:52:06.526 00 SCX_CPU1_MD_SY/3280         endif 
21-228-13:52:06.526 00 SCX_CPU1_MD_SY/3281     
21-228-13:52:06.526 00 SCX_CPU1_MD_SY/3282         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:52:06.526 00 SCX_CPU1_MD_SY/3283         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:52:06.527 00 SCX_CPU1_MD_SY/3286         endif 
21-228-13:52:06.527 00 SCX_CPU1_MD_SY/3287     
21-228-13:52:06.527 00 SCX_CPU1_MD_SY/3288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:52:06.527 00 SCX_CPU1_MD_SY/3289         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:52:06.528 00 SCX_CPU1_MD_SY/3292         endif 
21-228-13:52:06.528 00 SCX_CPU1_MD_SY/3293       enddo
21-228-13:52:06.528 00 SCX_CPU1_MD_SY/3269       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:52:06.528 00 SCX_CPU1_MD_SY/3270         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:52:06.528 00 SCX_CPU1_MD_SY/3271         if (tbl_length[i,j] <> {dataName}) then
21-228-13:52:06.528 00 SCX_CPU1_MD_SY/3274         endif 
21-228-13:52:06.528 00 SCX_CPU1_MD_SY/3275     
21-228-13:52:06.528 00 SCX_CPU1_MD_SY/3276         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:52:06.532 00 SCX_CPU1_MD_SY/3277         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:52:06.533 00 SCX_CPU1_MD_SY/3280         endif 
21-228-13:52:06.533 00 SCX_CPU1_MD_SY/3281     
21-228-13:52:06.533 00 SCX_CPU1_MD_SY/3282         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:52:06.533 00 SCX_CPU1_MD_SY/3283         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:52:06.533 00 SCX_CPU1_MD_SY/3286         endif 
21-228-13:52:06.533 00 SCX_CPU1_MD_SY/3287     
21-228-13:52:06.533 00 SCX_CPU1_MD_SY/3288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:52:06.533 00 SCX_CPU1_MD_SY/3289         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:52:06.533 00 SCX_CPU1_MD_SY/3292         endif 
21-228-13:52:06.533 00 SCX_CPU1_MD_SY/3293       enddo
21-228-13:52:06.534 00 SCX_CPU1_MD_SY/3269       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:52:06.534 00 SCX_CPU1_MD_SY/3270         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:52:06.534 00 SCX_CPU1_MD_SY/3271         if (tbl_length[i,j] <> {dataName}) then
21-228-13:52:06.534 00 SCX_CPU1_MD_SY/3274         endif 
21-228-13:52:06.534 00 SCX_CPU1_MD_SY/3275     
21-228-13:52:06.534 00 SCX_CPU1_MD_SY/3276         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:52:06.534 00 SCX_CPU1_MD_SY/3277         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:52:06.534 00 SCX_CPU1_MD_SY/3280         endif 
21-228-13:52:06.534 00 SCX_CPU1_MD_SY/3281     
21-228-13:52:06.534 00 SCX_CPU1_MD_SY/3282         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:52:06.534 00 SCX_CPU1_MD_SY/3283         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:52:06.535 00 SCX_CPU1_MD_SY/3286         endif 
21-228-13:52:06.539 00 SCX_CPU1_MD_SY/3287     
21-228-13:52:06.539 00 SCX_CPU1_MD_SY/3288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:52:06.539 00 SCX_CPU1_MD_SY/3289         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:52:06.539 00 SCX_CPU1_MD_SY/3292         endif 
21-228-13:52:06.539 00 SCX_CPU1_MD_SY/3293       enddo
21-228-13:52:06.539 00 SCX_CPU1_MD_SY/3269       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:52:06.539 00 SCX_CPU1_MD_SY/3270         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:52:06.539 00 SCX_CPU1_MD_SY/3271         if (tbl_length[i,j] <> {dataName}) then
21-228-13:52:06.540 00 SCX_CPU1_MD_SY/3274         endif 
21-228-13:52:06.540 00 SCX_CPU1_MD_SY/3275     
21-228-13:52:06.540 00 SCX_CPU1_MD_SY/3276         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:52:06.540 00 SCX_CPU1_MD_SY/3277         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:52:06.540 00 SCX_CPU1_MD_SY/3280         endif 
21-228-13:52:06.540 00 SCX_CPU1_MD_SY/3281     
21-228-13:52:06.540 00 SCX_CPU1_MD_SY/3282         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:52:06.540 00 SCX_CPU1_MD_SY/3283         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:52:06.540 00 SCX_CPU1_MD_SY/3286         endif 
21-228-13:52:06.540 00 SCX_CPU1_MD_SY/3287     
21-228-13:52:06.540 00 SCX_CPU1_MD_SY/3288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:52:06.540 00 SCX_CPU1_MD_SY/3289         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:52:06.540 00 SCX_CPU1_MD_SY/3292         endif 
21-228-13:52:06.540 00 SCX_CPU1_MD_SY/3293       enddo
21-228-13:52:06.540 00 SCX_CPU1_MD_SY/3269       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:52:06.546 00 SCX_CPU1_MD_SY/3270         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:52:06.546 00 SCX_CPU1_MD_SY/3271         if (tbl_length[i,j] <> {dataName}) then
21-228-13:52:06.546 00 SCX_CPU1_MD_SY/3274         endif 
21-228-13:52:06.547 00 SCX_CPU1_MD_SY/3275     
21-228-13:52:06.547 00 SCX_CPU1_MD_SY/3276         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:52:06.547 00 SCX_CPU1_MD_SY/3277         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:52:06.547 00 SCX_CPU1_MD_SY/3280         endif 
21-228-13:52:06.547 00 SCX_CPU1_MD_SY/3281     
21-228-13:52:06.547 00 SCX_CPU1_MD_SY/3282         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:52:06.547 00 SCX_CPU1_MD_SY/3283         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:52:06.547 00 SCX_CPU1_MD_SY/3286         endif 
21-228-13:52:06.547 00 SCX_CPU1_MD_SY/3287     
21-228-13:52:06.547 00 SCX_CPU1_MD_SY/3288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:52:06.547 00 SCX_CPU1_MD_SY/3289         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:52:06.547 00 SCX_CPU1_MD_SY/3292         endif 
21-228-13:52:06.547 00 SCX_CPU1_MD_SY/3293       enddo
21-228-13:52:06.548 00 SCX_CPU1_MD_SY/3269       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:52:06.548 00 SCX_CPU1_MD_SY/3270         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:52:06.548 00 SCX_CPU1_MD_SY/3271         if (tbl_length[i,j] <> {dataName}) then
21-228-13:52:06.548 00 SCX_CPU1_MD_SY/3274         endif 
21-228-13:52:06.548 00 SCX_CPU1_MD_SY/3275     
21-228-13:52:06.548 00 SCX_CPU1_MD_SY/3276         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:52:06.554 00 SCX_CPU1_MD_SY/3277         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:52:06.554 00 SCX_CPU1_MD_SY/3280         endif 
21-228-13:52:06.554 00 SCX_CPU1_MD_SY/3281     
21-228-13:52:06.554 00 SCX_CPU1_MD_SY/3282         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:52:06.554 00 SCX_CPU1_MD_SY/3283         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:52:06.554 00 SCX_CPU1_MD_SY/3286         endif 
21-228-13:52:06.554 00 SCX_CPU1_MD_SY/3287     
21-228-13:52:06.554 00 SCX_CPU1_MD_SY/3288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:52:06.555 00 SCX_CPU1_MD_SY/3289         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:52:06.555 00 SCX_CPU1_MD_SY/3292         endif 
21-228-13:52:06.555 00 SCX_CPU1_MD_SY/3293       enddo
21-228-13:52:06.555 00 SCX_CPU1_MD_SY/3269       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:52:06.555 00 SCX_CPU1_MD_SY/3270         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:52:06.555 00 SCX_CPU1_MD_SY/3271         if (tbl_length[i,j] <> {dataName}) then
21-228-13:52:06.555 00 SCX_CPU1_MD_SY/3274         endif 
21-228-13:52:06.556 00 SCX_CPU1_MD_SY/3275     
21-228-13:52:06.556 00 SCX_CPU1_MD_SY/3276         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:52:06.556 00 SCX_CPU1_MD_SY/3277         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:52:06.556 00 SCX_CPU1_MD_SY/3280         endif 
21-228-13:52:06.556 00 SCX_CPU1_MD_SY/3281     
21-228-13:52:06.556 00 SCX_CPU1_MD_SY/3282         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:52:06.556 00 SCX_CPU1_MD_SY/3283         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:52:06.556 00 SCX_CPU1_MD_SY/3286         endif 
21-228-13:52:06.563 00 SCX_CPU1_MD_SY/3287     
21-228-13:52:06.563 00 SCX_CPU1_MD_SY/3288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:52:06.563 00 SCX_CPU1_MD_SY/3289         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:52:06.563 00 SCX_CPU1_MD_SY/3292         endif 
21-228-13:52:06.563 00 SCX_CPU1_MD_SY/3293       enddo
21-228-13:52:06.564 00 SCX_CPU1_MD_SY/3269       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:52:06.564 00 SCX_CPU1_MD_SY/3270         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:52:06.564 00 SCX_CPU1_MD_SY/3271         if (tbl_length[i,j] <> {dataName}) then
21-228-13:52:06.564 00 SCX_CPU1_MD_SY/3274         endif 
21-228-13:52:06.564 00 SCX_CPU1_MD_SY/3275     
21-228-13:52:06.564 00 SCX_CPU1_MD_SY/3276         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:52:06.564 00 SCX_CPU1_MD_SY/3277         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:52:06.564 00 SCX_CPU1_MD_SY/3280         endif 
21-228-13:52:06.564 00 SCX_CPU1_MD_SY/3281     
21-228-13:52:06.564 00 SCX_CPU1_MD_SY/3282         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:52:06.565 00 SCX_CPU1_MD_SY/3283         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:52:06.565 00 SCX_CPU1_MD_SY/3286         endif 
21-228-13:52:06.565 00 SCX_CPU1_MD_SY/3287     
21-228-13:52:06.565 00 SCX_CPU1_MD_SY/3288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:52:06.565 00 SCX_CPU1_MD_SY/3289         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:52:06.565 00 SCX_CPU1_MD_SY/3292         endif 
21-228-13:52:06.565 00 SCX_CPU1_MD_SY/3293       enddo
21-228-13:52:06.566 00 SCX_CPU1_MD_SY/3269       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:52:06.566 00 SCX_CPU1_MD_SY/3270         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:52:06.569 00 SCX_CPU1_MD_SY/3271         if (tbl_length[i,j] <> {dataName}) then
21-228-13:52:06.569 00 SCX_CPU1_MD_SY/3274         endif 
21-228-13:52:06.569 00 SCX_CPU1_MD_SY/3275     
21-228-13:52:06.570 00 SCX_CPU1_MD_SY/3276         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:52:06.902 00 SCX_CPU1_MD_SY/3277         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:52:06.902 00 SCX_CPU1_MD_SY/3280         endif 
21-228-13:52:06.902 00 SCX_CPU1_MD_SY/3281     
21-228-13:52:06.902 00 SCX_CPU1_MD_SY/3282         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:52:06.902 00 SCX_CPU1_MD_SY/3283         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:52:06.902 00 SCX_CPU1_MD_SY/3286         endif 
21-228-13:52:06.902 00 SCX_CPU1_MD_SY/3287     
21-228-13:52:06.902 00 SCX_CPU1_MD_SY/3288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:52:06.902 00 SCX_CPU1_MD_SY/3289         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:52:06.902 00 SCX_CPU1_MD_SY/3292         endif 
21-228-13:52:06.902 00 SCX_CPU1_MD_SY/3293       enddo
21-228-13:52:06.903 00 SCX_CPU1_MD_SY/3269       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:52:06.903 00 SCX_CPU1_MD_SY/3270         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:52:06.903 00 SCX_CPU1_MD_SY/3271         if (tbl_length[i,j] <> {dataName}) then
21-228-13:52:06.903 00 SCX_CPU1_MD_SY/3274         endif 
21-228-13:52:06.903 00 SCX_CPU1_MD_SY/3275     
21-228-13:52:06.903 00 SCX_CPU1_MD_SY/3276         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:52:06.903 00 SCX_CPU1_MD_SY/3277         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:52:06.903 00 SCX_CPU1_MD_SY/3280         endif 
21-228-13:52:06.903 00 SCX_CPU1_MD_SY/3281     
21-228-13:52:06.903 00 SCX_CPU1_MD_SY/3282         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:52:06.904 00 SCX_CPU1_MD_SY/3283         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:52:06.904 00 SCX_CPU1_MD_SY/3286         endif 
21-228-13:52:06.904 00 SCX_CPU1_MD_SY/3287     
21-228-13:52:06.904 00 SCX_CPU1_MD_SY/3288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:52:06.904 00 SCX_CPU1_MD_SY/3289         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:52:06.904 00 SCX_CPU1_MD_SY/3292         endif 
21-228-13:52:06.904 00 SCX_CPU1_MD_SY/3293       enddo
21-228-13:52:06.904 00 SCX_CPU1_MD_SY/3269       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:52:06.904 00 SCX_CPU1_MD_SY/3270         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Length"
21-228-13:52:06.904 00 SCX_CPU1_MD_SY/3271         if (tbl_length[i,j] <> {dataName}) then
21-228-13:52:06.904 00 SCX_CPU1_MD_SY/3274         endif 
21-228-13:52:06.904 00 SCX_CPU1_MD_SY/3275     
21-228-13:52:06.904 00 SCX_CPU1_MD_SY/3276         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Delay"
21-228-13:52:06.905 00 SCX_CPU1_MD_SY/3277         if (tbl_delay[i,j] <> {dataName}) then
21-228-13:52:06.905 00 SCX_CPU1_MD_SY/3280         endif 
21-228-13:52:06.905 00 SCX_CPU1_MD_SY/3281     
21-228-13:52:06.905 00 SCX_CPU1_MD_SY/3282         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_Offset"
21-228-13:52:06.905 00 SCX_CPU1_MD_SY/3283         if (tbl_offset[i,j] <> {dataName}) then
21-228-13:52:06.905 00 SCX_CPU1_MD_SY/3286         endif 
21-228-13:52:06.905 00 SCX_CPU1_MD_SY/3287     
21-228-13:52:06.905 00 SCX_CPU1_MD_SY/3288         dataName = "SCX_CPU1_MD_Dwell_Load_Tbl" & i & ".MD_DTL_Entry[" & j & "].MD_TLE_SymName"
21-228-13:52:06.905 00 SCX_CPU1_MD_SY/3289         if (tbl_symName[i,j] <> {dataName}) then
21-228-13:52:06.905 00 SCX_CPU1_MD_SY/3292         endif 
21-228-13:52:06.905 00 SCX_CPU1_MD_SY/3293       enddo
21-228-13:52:06.906 00 SCX_CPU1_MD_SY/3269       for j = 1 to MD_DWELL_TABLE_SIZE do
21-228-13:52:06.906 00 SCX_CPU1_MD_SY/3294     
21-228-13:52:06.906 00 SCX_CPU1_MD_SY/3295       if (passed = 1) then
21-228-13:52:06.906 00 SCX_CPU1_MD_SY/3296         write "<*> Passed - Load Tbl #",i," was restored properly after reset."
21-228-13:52:06.906 00     SPR-I:OPRO         <*> Passed - Load Tbl #4 was restored properly after reset.
21-228-13:52:06.906 00 SCX_CPU1_MD_SY/3299       endif
21-228-13:52:06.906 00 SCX_CPU1_MD_SY/3300     ENDDO
21-228-13:52:06.906 00 SCX_CPU1_MD_SY/3222     FOR i = 1 to MD_NUM_DWELL_TABLES DO
21-228-13:52:06.906 00 SCX_CPU1_MD_SY/3301     
21-228-13:52:06.906 00 SCX_CPU1_MD_SY/3302     write ";*********************************************************************"
21-228-13:52:06.906 00     SPR-I:OPRO         ;*********************************************************************
21-228-13:52:06.906 00 SCX_CPU1_MD_SY/3303     write ";  Step 4.2.4: Verify that enabled state was restored for each dwell "
21-228-13:52:06.906 00     SPR-I:OPRO         ;  Step 4.2.4: Verify that enabled state was restored for each dwell 
21-228-13:52:06.906 00 SCX_CPU1_MD_SY/3304     write ";*********************************************************************"
21-228-13:52:06.906 00     SPR-I:OPRO         ;*********************************************************************
21-228-13:52:06.906 00 SCX_CPU1_MD_SY/3305     ; Check MD_EnableMask
21-228-13:52:06.906 00 SCX_CPU1_MD_SY/3306     if (SCX_CPU1_MD_EnableMask = b'0111') then
21-228-13:52:06.907 00 SCX_CPU1_MD_SY/3307       write "<*> Passed (9003,9004) - Dwell Tables were restarted."
21-228-13:52:06.907 00     SPR-I:OPRO         <*> Passed (9003,9004) - Dwell Tables were restarted.
21-228-13:52:06.907 00 SCX_CPU1_MD_SY/3308       ut_setrequirements MD_9003, "P"
21-228-13:52:06.908 00 SCX_CPU1_MD_SY/3309       ut_setrequirements MD_9004, "P"
21-228-13:52:06.909 00 SCX_CPU1_MD_SY/3318     endif
21-228-13:52:06.909 00 SCX_CPU1_MD_SY/3319     
21-228-13:52:06.909 00 SCX_CPU1_MD_SY/3320     /SCX_CPU1_MD_StartDwell TableMask=b'0111'
21-228-13:52:06.920 00 SCX_CPU1_MD_SY/3321     wait 10
21-228-13:52:06.921 00     SPR-I:STTE         Wait mode - waiting 10 seconds ...
21-228-13:52:07.459 00    TLMH-I:STS          58-012-14:30:37.504 INFO CPU=CPU1 APPNAME=MD EVENT ID=12 Start Dwell Table command processed successfully for table mask 0x0007
21-228-13:52:16.930 00 SCX_CPU1_MD_SY/3322     
21-228-13:52:16.930 00 SCX_CPU1_MD_SY/3323     write ";*********************************************************************"
21-228-13:52:16.930 00     SPR-I:OPRO         ;*********************************************************************
21-228-13:52:16.930 00 SCX_CPU1_MD_SY/3324     write ";  Step 4.2.5: Verify that the HK entries were restored for each tbl."
21-228-13:52:16.930 00     SPR-I:OPRO         ;  Step 4.2.5: Verify that the HK entries were restored for each tbl.
21-228-13:52:16.930 00 SCX_CPU1_MD_SY/3325     write ";*********************************************************************"
21-228-13:52:16.930 00     SPR-I:OPRO         ;*********************************************************************
21-228-13:52:16.930 00 SCX_CPU1_MD_SY/3326     ; FIRST table should have address count 12, rate 4 and data size 30
21-228-13:52:16.930 00 SCX_CPU1_MD_SY/3327     if (SCX_CPU1_MD_AddrCnt[1] = 12) and (SCX_CPU1_MD_Rate[1] = 4) and (SCX_CPU1_MD_DataSize[1] = 30) THEN
21-228-13:52:16.930 00 SCX_CPU1_MD_SY/3328       write "<*> Passed (9003,9004) - FIRST Dwell Table has correct address count, rate and data size!"
21-228-13:52:16.930 00     SPR-I:OPRO         <*> Passed (9003,9004) - FIRST Dwell Table has correct address count, rate and data size!
21-228-13:52:16.930 00 SCX_CPU1_MD_SY/3329       ut_setrequirements MD_9003, "P"
21-228-13:52:16.933 00 SCX_CPU1_MD_SY/3330       ut_setrequirements MD_9004, "P"
21-228-13:52:16.935 00 SCX_CPU1_MD_SY/3338     endif
21-228-13:52:16.935 00 SCX_CPU1_MD_SY/3339     
21-228-13:52:16.935 00 SCX_CPU1_MD_SY/3340     ; SECOND table should have address count 2, rate 4 and data size 6 - it was not modified
21-228-13:52:16.935 00 SCX_CPU1_MD_SY/3341     if (SCX_CPU1_MD_AddrCnt[2] = 2) and (SCX_CPU1_MD_Rate[2] = 4) and (SCX_CPU1_MD_DataSize[2] = 6) THEN
21-228-13:52:16.935 00 SCX_CPU1_MD_SY/3342       write "<*> Passed (9003,9004) - SECOND Dwell Table has correct address count, rate and data size!"
21-228-13:52:16.935 00     SPR-I:OPRO         <*> Passed (9003,9004) - SECOND Dwell Table has correct address count, rate and data size!
21-228-13:52:16.936 00 SCX_CPU1_MD_SY/3343       ut_setrequirements MD_9003, "P"
21-228-13:52:16.937 00 SCX_CPU1_MD_SY/3344       ut_setrequirements MD_9004, "P"
21-228-13:52:16.938 00 SCX_CPU1_MD_SY/3352     endif
21-228-13:52:16.938 00 SCX_CPU1_MD_SY/3353     
21-228-13:52:16.938 00 SCX_CPU1_MD_SY/3354     ; THIRD table should have address count 3, rate 2 and data size 8
21-228-13:52:16.938 00 SCX_CPU1_MD_SY/3355     if (SCX_CPU1_MD_AddrCnt[3] = 3) and (SCX_CPU1_MD_Rate[3] = 2) and (SCX_CPU1_MD_DataSize[3] = 8) THEN
21-228-13:52:16.938 00 SCX_CPU1_MD_SY/3356       write "<*> Passed (9003,9004) - THIRD Dwell Table has correct address count, rate and data size!"
21-228-13:52:16.938 00     SPR-I:OPRO         <*> Passed (9003,9004) - THIRD Dwell Table has correct address count, rate and data size!
21-228-13:52:16.983 00 SCX_CPU1_MD_SY/3357       ut_setrequirements MD_9003, "P"
21-228-13:52:16.984 00 SCX_CPU1_MD_SY/3358       ut_setrequirements MD_9004, "P"
21-228-13:52:16.985 00 SCX_CPU1_MD_SY/3366     endif
21-228-13:52:16.985 00 SCX_CPU1_MD_SY/3367     
21-228-13:52:16.985 00 SCX_CPU1_MD_SY/3368     ; LAST table should have address count 2, rate 1 and data size 2
21-228-13:52:16.985 00 SCX_CPU1_MD_SY/3369     if (SCX_CPU1_MD_AddrCnt[4] = 2) and (SCX_CPU1_MD_Rate[4] = 1) and (SCX_CPU1_MD_DataSize[4] = 2) THEN
21-228-13:52:16.985 00 SCX_CPU1_MD_SY/3370       write "<*> Passed (9003,9004) - LAST Dwell Table has correct address count, rate and data size!"
21-228-13:52:16.985 00     SPR-I:OPRO         <*> Passed (9003,9004) - LAST Dwell Table has correct address count, rate and data size!
21-228-13:52:16.985 00 SCX_CPU1_MD_SY/3371       ut_setrequirements MD_9003, "P"
21-228-13:52:16.986 00 SCX_CPU1_MD_SY/3372       ut_setrequirements MD_9004, "P"
21-228-13:52:16.987 00 SCX_CPU1_MD_SY/3380     endif
21-228-13:52:16.987 00 SCX_CPU1_MD_SY/3381     
21-228-13:52:16.987 00 SCX_CPU1_MD_SY/3382     wait 5
21-228-13:52:16.987 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-228-13:52:21.992 00 SCX_CPU1_MD_SY/3383     
21-228-13:52:21.992 00 SCX_CPU1_MD_SY/3384     write ";*********************************************************************"
21-228-13:52:21.992 00     SPR-I:OPRO         ;*********************************************************************
21-228-13:52:21.992 00 SCX_CPU1_MD_SY/3385     write ";  Step 4.2.6: Verify that memory dwell messages are received at the"
21-228-13:52:21.992 00     SPR-I:OPRO         ;  Step 4.2.6: Verify that memory dwell messages are received at the
21-228-13:52:21.992 00 SCX_CPU1_MD_SY/3386     write ";  proper rate and with the correct number of entries "
21-228-13:52:21.992 00     SPR-I:OPRO         ;  proper rate and with the correct number of entries 
21-228-13:52:21.993 00 SCX_CPU1_MD_SY/3387     write ";*********************************************************************"
21-228-13:52:21.993 00     SPR-I:OPRO         ;*********************************************************************
21-228-13:52:21.993 00 SCX_CPU1_MD_SY/3388     write ";  Table 1: Verify that memory dwell messages are received at"
21-228-13:52:21.993 00     SPR-I:OPRO         ;  Table 1: Verify that memory dwell messages are received at
21-228-13:52:21.993 00 SCX_CPU1_MD_SY/3389     write ";  the proper rate and contain the correct number of entries"
21-228-13:52:21.993 00     SPR-I:OPRO         ;  the proper rate and contain the correct number of entries
21-228-13:52:21.993 00 SCX_CPU1_MD_SY/3390     write ";********************************************************************"
21-228-13:52:21.993 00     SPR-I:OPRO         ;********************************************************************
21-228-13:52:21.993 00 SCX_CPU1_MD_SY/3392     local logging = %liv (log_procedure)
21-228-13:52:21.994 00 SCX_CPU1_MD_SY/3393     %liv (log_procedure) = FALSE
21-228-13:52:21.995 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:22.246 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:22.497 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:22.748 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:22.998 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:23.249 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:23.500 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:23.751 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:24.002 00 SCX_CPU1_MD_SY/3404     
21-228-13:52:24.002 00 SCX_CPU1_MD_SY/3405     ; Verify table id of the packet
21-228-13:52:24.002 00 SCX_CPU1_MD_SY/3406     IF (SCX_CPU1_MD_DwlPkt1TableId = 1) THEN
21-228-13:52:24.002 00 SCX_CPU1_MD_SY/3407       write "<*> Passed (3001) - Dwell packet contains ID for table 1"
21-228-13:52:24.002 00     SPR-I:OPRO         <*> Passed (3001) - Dwell packet contains ID for table 1
21-228-13:52:24.003 00 SCX_CPU1_MD_SY/3408       ut_setrequirements MD_3001, "P"
21-228-13:52:24.007 00 SCX_CPU1_MD_SY/3412     endif
21-228-13:52:24.007 00 SCX_CPU1_MD_SY/3413     
21-228-13:52:24.007 00 SCX_CPU1_MD_SY/3414     ; Verify number of addresses of the packet
21-228-13:52:24.007 00 SCX_CPU1_MD_SY/3415     IF (SCX_CPU1_MD_DwlPkt1NumAddresses = 12) THEN
21-228-13:52:24.007 00 SCX_CPU1_MD_SY/3416       write "<*> Passed (3001) - Dwell packet for table 1 has correct number of addresses"
21-228-13:52:24.007 00     SPR-I:OPRO         <*> Passed (3001) - Dwell packet for table 1 has correct number of addresses
21-228-13:52:24.008 00 SCX_CPU1_MD_SY/3417       ut_setrequirements MD_3001, "P"
21-228-13:52:24.012 00 SCX_CPU1_MD_SY/3421     endif
21-228-13:52:24.012 00 SCX_CPU1_MD_SY/3422     
21-228-13:52:24.012 00 SCX_CPU1_MD_SY/3423     ; Verify number of bytes of data of the packet
21-228-13:52:24.012 00 SCX_CPU1_MD_SY/3424     IF (scx_cpu1_MD_DwlPkt1PktDataSize = 30) THEN
21-228-13:52:24.012 00 SCX_CPU1_MD_SY/3425       write "<*> Passed (3001) - Dwell packet for table 1 has correct data size"
21-228-13:52:24.012 00     SPR-I:OPRO         <*> Passed (3001) - Dwell packet for table 1 has correct data size
21-228-13:52:24.013 00 SCX_CPU1_MD_SY/3426       ut_setrequirements MD_3001, "P"
21-228-13:52:24.017 00 SCX_CPU1_MD_SY/3430     endif
21-228-13:52:24.017 00 SCX_CPU1_MD_SY/3431     
21-228-13:52:24.017 00 SCX_CPU1_MD_SY/3432     ; Verify rate of the packet
21-228-13:52:24.051 00 SCX_CPU1_MD_SY/3433     IF (scx_cpu1_MD_DwlPkt1Rate = 4) THEN
21-228-13:52:24.051 00 SCX_CPU1_MD_SY/3434       write "<*> Passed (3001) - Dwell packet for table 1 has correct data rate"
21-228-13:52:24.051 00     SPR-I:OPRO         <*> Passed (3001) - Dwell packet for table 1 has correct data rate
21-228-13:52:24.051 00 SCX_CPU1_MD_SY/3435       ut_setrequirements MD_3001, "P"
21-228-13:52:24.052 00 SCX_CPU1_MD_SY/3439     endif
21-228-13:52:24.052 00 SCX_CPU1_MD_SY/3440     
21-228-13:52:24.052 00 SCX_CPU1_MD_SY/3442     local logging = %liv (log_procedure)
21-228-13:52:24.052 00 SCX_CPU1_MD_SY/3443     %liv (log_procedure) = FALSE
21-228-13:52:24.111 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:24.362 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:24.613 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:24.864 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:25.115 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:25.366 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:25.617 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:25.868 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:26.119 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:26.370 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:26.621 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:26.872 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:27.123 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:27.374 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:27.625 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:27.876 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:28.146 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:28.397 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:28.648 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:28.899 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:29.150 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:29.401 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:29.652 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:29.903 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:30.154 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:30.405 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:30.655 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:30.906 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:31.157 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:31.408 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:31.659 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:31.910 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:32.169 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:32.420 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:32.671 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:32.921 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:33.172 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:33.423 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:33.674 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:33.925 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:34.176 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:34.427 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:34.678 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:34.928 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:35.179 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:35.430 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:35.681 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:35.932 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:36.203 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:36.454 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:36.705 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:36.955 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:37.206 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:37.457 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:37.709 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:37.960 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:38.211 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:38.462 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:38.713 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:38.964 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:39.215 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:39.466 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:39.717 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:39.989 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:40.240 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:40.491 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:40.742 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:40.993 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:41.244 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:41.495 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:41.746 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:41.997 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:42.248 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:42.499 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:42.750 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:43.001 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:43.252 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:43.503 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:43.754 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:44.015 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:44.266 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:44.517 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:44.768 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:45.019 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:45.270 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:45.521 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:45.772 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:46.023 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:46.274 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:46.525 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:46.776 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:47.027 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:47.278 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:47.529 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:47.780 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:48.052 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:48.303 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:48.554 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:48.805 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:49.056 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:49.307 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:49.558 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:49.809 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:50.060 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:50.311 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:50.562 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:50.813 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:51.064 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:51.315 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:51.566 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:51.817 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:52.087 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:52.338 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:52.589 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:52.840 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:53.091 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:53.342 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:53.593 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:53.844 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:54.095 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:54.346 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:54.597 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:54.848 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:55.099 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:55.350 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:55.601 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:55.852 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:56.122 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:56.373 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:56.625 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:56.876 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:57.127 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:57.378 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:57.629 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:57.879 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:58.130 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:58.381 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:58.632 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:58.883 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:59.134 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:59.385 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:59.636 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:52:59.887 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:00.158 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:00.409 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:00.660 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:00.911 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:01.162 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:01.413 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:01.664 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:01.914 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:02.164 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:02.415 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:02.666 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:02.917 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:03.167 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:03.418 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:03.669 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:03.920 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:04.190 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:04.441 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:04.692 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:04.943 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:05.194 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:05.445 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:05.696 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:05.946 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:06.197 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:06.448 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:06.699 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:06.949 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:07.200 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:07.451 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:07.702 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:07.953 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:08.223 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:08.474 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:08.726 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:08.977 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:09.228 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:09.479 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:09.730 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:09.981 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:10.232 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:10.483 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:10.734 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:10.985 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:11.236 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:11.487 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:11.738 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:12.009 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:12.260 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:12.511 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:12.762 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:13.012 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:13.263 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:13.514 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:13.765 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:14.016 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:14.267 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:14.518 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:14.770 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:15.020 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:15.271 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:15.522 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:15.773 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:16.044 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:16.295 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:16.546 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:16.797 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:17.048 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:17.299 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:17.550 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:17.801 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:18.052 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:18.303 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:18.554 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:18.805 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:19.056 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:19.306 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:19.557 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:19.808 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:20.080 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:20.331 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:20.582 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:20.833 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:21.084 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:21.334 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:21.585 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:21.836 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:22.088 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:22.338 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:22.590 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:22.840 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:23.091 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:23.343 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:23.593 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:23.844 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:24.114 00 SCX_CPU1_MD_SY/3469     
21-228-13:53:24.114 00 SCX_CPU1_MD_SY/3470     for j = 1 to 34 do
21-228-13:53:24.115 00 SCX_CPU1_MD_SY/3471         write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:53:24.117 00     SPR-I:OPRO         Byte 1; 1:253 2:1 3:5 4:9 5:13 6:17 7:21 8:25 9:29 10:33 11:37 12:41 13:45 14:49 15:53
21-228-13:53:24.117 00 SCX_CPU1_MD_SY/3472     enddo
21-228-13:53:24.119 00 SCX_CPU1_MD_SY/3470     for j = 1 to 34 do
21-228-13:53:24.119 00 SCX_CPU1_MD_SY/3471         write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:53:24.122 00     SPR-I:OPRO         Byte 2; 1:254 2:2 3:6 4:10 5:14 6:18 7:22 8:26 9:30 10:34 11:38 12:42 13:46 14:50 15:54
21-228-13:53:24.122 00 SCX_CPU1_MD_SY/3472     enddo
21-228-13:53:24.123 00 SCX_CPU1_MD_SY/3470     for j = 1 to 34 do
21-228-13:53:24.123 00 SCX_CPU1_MD_SY/3471         write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:53:24.126 00     SPR-I:OPRO         Byte 3; 1:255 2:3 3:7 4:11 5:15 6:19 7:23 8:27 9:31 10:35 11:39 12:43 13:47 14:51 15:55
21-228-13:53:24.126 00 SCX_CPU1_MD_SY/3472     enddo
21-228-13:53:24.126 00 SCX_CPU1_MD_SY/3470     for j = 1 to 34 do
21-228-13:53:24.127 00 SCX_CPU1_MD_SY/3471         write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:53:24.128 00     SPR-I:OPRO         Byte 4; 1:0 2:4 3:8 4:12 5:16 6:20 7:24 8:28 9:32 10:36 11:40 12:44 13:48 14:52 15:56
21-228-13:53:24.128 00 SCX_CPU1_MD_SY/3472     enddo
21-228-13:53:24.129 00 SCX_CPU1_MD_SY/3470     for j = 1 to 34 do
21-228-13:53:24.129 00 SCX_CPU1_MD_SY/3471         write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:53:24.131 00     SPR-I:OPRO         Byte 5; 1:1 2:5 3:9 4:13 5:17 6:21 7:25 8:29 9:33 10:37 11:41 12:45 13:49 14:53 15:57
21-228-13:53:24.131 00 SCX_CPU1_MD_SY/3472     enddo
21-228-13:53:24.132 00 SCX_CPU1_MD_SY/3470     for j = 1 to 34 do
21-228-13:53:24.132 00 SCX_CPU1_MD_SY/3471         write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:53:24.133 00     SPR-I:OPRO         Byte 6; 1:2 2:6 3:10 4:14 5:18 6:22 7:26 8:30 9:34 10:38 11:42 12:46 13:50 14:54 15:58
21-228-13:53:24.133 00 SCX_CPU1_MD_SY/3472     enddo
21-228-13:53:24.134 00 SCX_CPU1_MD_SY/3470     for j = 1 to 34 do
21-228-13:53:24.134 00 SCX_CPU1_MD_SY/3471         write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:53:24.135 00     SPR-I:OPRO         Byte 7; 1:3 2:7 3:11 4:15 5:19 6:23 7:27 8:31 9:35 10:39 11:43 12:47 13:51 14:55 15:59
21-228-13:53:24.135 00 SCX_CPU1_MD_SY/3472     enddo
21-228-13:53:24.136 00 SCX_CPU1_MD_SY/3470     for j = 1 to 34 do
21-228-13:53:24.136 00 SCX_CPU1_MD_SY/3471         write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:53:24.137 00     SPR-I:OPRO         Byte 8; 1:4 2:8 3:12 4:16 5:20 6:24 7:28 8:32 9:36 10:40 11:44 12:48 13:52 14:56 15:60
21-228-13:53:24.137 00 SCX_CPU1_MD_SY/3472     enddo
21-228-13:53:24.138 00 SCX_CPU1_MD_SY/3470     for j = 1 to 34 do
21-228-13:53:24.138 00 SCX_CPU1_MD_SY/3471         write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:53:24.139 00     SPR-I:OPRO         Byte 9; 1:5 2:9 3:13 4:17 5:21 6:25 7:29 8:33 9:37 10:41 11:45 12:49 13:53 14:57 15:61
21-228-13:53:24.139 00 SCX_CPU1_MD_SY/3472     enddo
21-228-13:53:24.140 00 SCX_CPU1_MD_SY/3470     for j = 1 to 34 do
21-228-13:53:24.140 00 SCX_CPU1_MD_SY/3471         write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:53:24.141 00     SPR-I:OPRO         Byte 10; 1:6 2:10 3:14 4:18 5:22 6:26 7:30 8:34 9:38 10:42 11:46 12:50 13:54 14:58 15:62
21-228-13:53:24.141 00 SCX_CPU1_MD_SY/3472     enddo
21-228-13:53:24.142 00 SCX_CPU1_MD_SY/3470     for j = 1 to 34 do
21-228-13:53:24.142 00 SCX_CPU1_MD_SY/3471         write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:53:24.144 00     SPR-I:OPRO         Byte 11; 1:7 2:11 3:15 4:19 5:23 6:27 7:31 8:35 9:39 10:43 11:47 12:51 13:55 14:59 15:63
21-228-13:53:24.144 00 SCX_CPU1_MD_SY/3472     enddo
21-228-13:53:24.144 00 SCX_CPU1_MD_SY/3470     for j = 1 to 34 do
21-228-13:53:24.144 00 SCX_CPU1_MD_SY/3471         write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:53:24.145 00     SPR-I:OPRO         Byte 12; 1:8 2:12 3:16 4:20 5:24 6:28 7:32 8:36 9:40 10:44 11:48 12:52 13:56 14:60 15:64
21-228-13:53:24.145 00 SCX_CPU1_MD_SY/3472     enddo
21-228-13:53:24.146 00 SCX_CPU1_MD_SY/3470     for j = 1 to 34 do
21-228-13:53:24.146 00 SCX_CPU1_MD_SY/3471         write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:53:24.147 00     SPR-I:OPRO         Byte 13; 1:9 2:13 3:17 4:21 5:25 6:29 7:33 8:37 9:41 10:45 11:49 12:53 13:57 14:61 15:65
21-228-13:53:24.147 00 SCX_CPU1_MD_SY/3472     enddo
21-228-13:53:24.147 00 SCX_CPU1_MD_SY/3470     for j = 1 to 34 do
21-228-13:53:24.147 00 SCX_CPU1_MD_SY/3471         write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:53:24.148 00     SPR-I:OPRO         Byte 14; 1:10 2:14 3:18 4:22 5:26 6:30 7:34 8:38 9:42 10:46 11:50 12:54 13:58 14:62 15:66
21-228-13:53:24.148 00 SCX_CPU1_MD_SY/3472     enddo
21-228-13:53:24.148 00 SCX_CPU1_MD_SY/3470     for j = 1 to 34 do
21-228-13:53:24.148 00 SCX_CPU1_MD_SY/3471         write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:53:24.149 00     SPR-I:OPRO         Byte 15; 1:11 2:15 3:19 4:23 5:27 6:31 7:35 8:39 9:43 10:47 11:51 12:55 13:59 14:63 15:67
21-228-13:53:24.149 00 SCX_CPU1_MD_SY/3472     enddo
21-228-13:53:24.150 00 SCX_CPU1_MD_SY/3470     for j = 1 to 34 do
21-228-13:53:24.150 00 SCX_CPU1_MD_SY/3471         write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:53:24.150 00     SPR-I:OPRO         Byte 16; 1:12 2:16 3:20 4:24 5:28 6:32 7:36 8:40 9:44 10:48 11:52 12:56 13:60 14:64 15:68
21-228-13:53:24.151 00 SCX_CPU1_MD_SY/3472     enddo
21-228-13:53:24.151 00 SCX_CPU1_MD_SY/3470     for j = 1 to 34 do
21-228-13:53:24.151 00 SCX_CPU1_MD_SY/3471         write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:53:24.152 00     SPR-I:OPRO         Byte 17; 1:13 2:17 3:21 4:25 5:29 6:33 7:37 8:41 9:45 10:49 11:53 12:57 13:61 14:65 15:69
21-228-13:53:24.152 00 SCX_CPU1_MD_SY/3472     enddo
21-228-13:53:24.152 00 SCX_CPU1_MD_SY/3470     for j = 1 to 34 do
21-228-13:53:24.152 00 SCX_CPU1_MD_SY/3471         write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:53:24.153 00     SPR-I:OPRO         Byte 18; 1:14 2:18 3:22 4:26 5:30 6:34 7:38 8:42 9:46 10:50 11:54 12:58 13:62 14:66 15:70
21-228-13:53:24.153 00 SCX_CPU1_MD_SY/3472     enddo
21-228-13:53:24.154 00 SCX_CPU1_MD_SY/3470     for j = 1 to 34 do
21-228-13:53:24.154 00 SCX_CPU1_MD_SY/3471         write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:53:24.155 00     SPR-I:OPRO         Byte 19; 1:15 2:19 3:23 4:27 5:31 6:35 7:39 8:43 9:47 10:51 11:55 12:59 13:63 14:67 15:71
21-228-13:53:24.155 00 SCX_CPU1_MD_SY/3472     enddo
21-228-13:53:24.156 00 SCX_CPU1_MD_SY/3470     for j = 1 to 34 do
21-228-13:53:24.156 00 SCX_CPU1_MD_SY/3471         write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:53:24.157 00     SPR-I:OPRO         Byte 20; 1:16 2:20 3:24 4:28 5:32 6:36 7:40 8:44 9:48 10:52 11:56 12:60 13:64 14:68 15:72
21-228-13:53:24.157 00 SCX_CPU1_MD_SY/3472     enddo
21-228-13:53:24.158 00 SCX_CPU1_MD_SY/3470     for j = 1 to 34 do
21-228-13:53:24.158 00 SCX_CPU1_MD_SY/3471         write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:53:24.159 00     SPR-I:OPRO         Byte 21; 1:17 2:21 3:25 4:29 5:33 6:37 7:41 8:45 9:49 10:53 11:57 12:61 13:65 14:69 15:73
21-228-13:53:24.159 00 SCX_CPU1_MD_SY/3472     enddo
21-228-13:53:24.159 00 SCX_CPU1_MD_SY/3470     for j = 1 to 34 do
21-228-13:53:24.159 00 SCX_CPU1_MD_SY/3471         write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:53:24.161 00     SPR-I:OPRO         Byte 22; 1:18 2:22 3:26 4:30 5:34 6:38 7:42 8:46 9:50 10:54 11:58 12:62 13:66 14:70 15:74
21-228-13:53:24.161 00 SCX_CPU1_MD_SY/3472     enddo
21-228-13:53:24.161 00 SCX_CPU1_MD_SY/3470     for j = 1 to 34 do
21-228-13:53:24.161 00 SCX_CPU1_MD_SY/3471         write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:53:24.162 00     SPR-I:OPRO         Byte 23; 1:19 2:23 3:27 4:31 5:35 6:39 7:43 8:47 9:51 10:55 11:59 12:63 13:67 14:71 15:75
21-228-13:53:24.162 00 SCX_CPU1_MD_SY/3472     enddo
21-228-13:53:24.163 00 SCX_CPU1_MD_SY/3470     for j = 1 to 34 do
21-228-13:53:24.163 00 SCX_CPU1_MD_SY/3471         write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:53:24.163 00     SPR-I:OPRO         Byte 24; 1:20 2:24 3:28 4:32 5:36 6:40 7:44 8:48 9:52 10:56 11:60 12:64 13:68 14:72 15:76
21-228-13:53:24.163 00 SCX_CPU1_MD_SY/3472     enddo
21-228-13:53:24.164 00 SCX_CPU1_MD_SY/3470     for j = 1 to 34 do
21-228-13:53:24.164 00 SCX_CPU1_MD_SY/3471         write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:53:24.165 00     SPR-I:OPRO         Byte 25; 1:21 2:25 3:29 4:33 5:37 6:41 7:45 8:49 9:53 10:57 11:61 12:65 13:69 14:73 15:77
21-228-13:53:24.165 00 SCX_CPU1_MD_SY/3472     enddo
21-228-13:53:24.165 00 SCX_CPU1_MD_SY/3470     for j = 1 to 34 do
21-228-13:53:24.165 00 SCX_CPU1_MD_SY/3471         write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:53:24.166 00     SPR-I:OPRO         Byte 26; 1:22 2:26 3:30 4:34 5:38 6:42 7:46 8:50 9:54 10:58 11:62 12:66 13:70 14:74 15:78
21-228-13:53:24.166 00 SCX_CPU1_MD_SY/3472     enddo
21-228-13:53:24.166 00 SCX_CPU1_MD_SY/3470     for j = 1 to 34 do
21-228-13:53:24.166 00 SCX_CPU1_MD_SY/3471         write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:53:24.167 00     SPR-I:OPRO         Byte 27; 1:23 2:27 3:31 4:35 5:39 6:43 7:47 8:51 9:55 10:59 11:63 12:67 13:71 14:75 15:79
21-228-13:53:24.167 00 SCX_CPU1_MD_SY/3472     enddo
21-228-13:53:24.168 00 SCX_CPU1_MD_SY/3470     for j = 1 to 34 do
21-228-13:53:24.168 00 SCX_CPU1_MD_SY/3471         write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:53:24.168 00     SPR-I:OPRO         Byte 28; 1:24 2:28 3:32 4:36 5:40 6:44 7:48 8:52 9:56 10:60 11:64 12:68 13:72 14:76 15:80
21-228-13:53:24.168 00 SCX_CPU1_MD_SY/3472     enddo
21-228-13:53:24.169 00 SCX_CPU1_MD_SY/3470     for j = 1 to 34 do
21-228-13:53:24.169 00 SCX_CPU1_MD_SY/3471         write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:53:24.170 00     SPR-I:OPRO         Byte 29; 1:25 2:29 3:33 4:37 5:41 6:45 7:49 8:53 9:57 10:61 11:65 12:69 13:73 14:77 15:81
21-228-13:53:24.170 00 SCX_CPU1_MD_SY/3472     enddo
21-228-13:53:24.170 00 SCX_CPU1_MD_SY/3470     for j = 1 to 34 do
21-228-13:53:24.170 00 SCX_CPU1_MD_SY/3471         write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:53:24.171 00     SPR-I:OPRO         Byte 30; 1:26 2:30 3:34 4:38 5:42 6:46 7:50 8:54 9:58 10:62 11:66 12:70 13:74 14:78 15:82
21-228-13:53:24.171 00 SCX_CPU1_MD_SY/3472     enddo
21-228-13:53:24.171 00 SCX_CPU1_MD_SY/3470     for j = 1 to 34 do
21-228-13:53:24.171 00 SCX_CPU1_MD_SY/3471         write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:53:24.172 00     SPR-I:OPRO         Byte 31; 1:0 2:0 3:0 4:0 5:0 6:0 7:0 8:0 9:0 10:0 11:0 12:0 13:0 14:0 15:0
21-228-13:53:24.172 00 SCX_CPU1_MD_SY/3472     enddo
21-228-13:53:24.172 00 SCX_CPU1_MD_SY/3470     for j = 1 to 34 do
21-228-13:53:24.173 00 SCX_CPU1_MD_SY/3471         write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:53:24.173 00     SPR-I:OPRO         Byte 32; 1:0 2:0 3:0 4:0 5:0 6:0 7:0 8:0 9:0 10:0 11:0 12:0 13:0 14:0 15:0
21-228-13:53:24.173 00 SCX_CPU1_MD_SY/3472     enddo
21-228-13:53:24.174 00 SCX_CPU1_MD_SY/3470     for j = 1 to 34 do
21-228-13:53:24.174 00 SCX_CPU1_MD_SY/3471         write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:53:24.174 00     SPR-I:OPRO         Byte 33; 1:0 2:0 3:0 4:0 5:0 6:0 7:0 8:0 9:0 10:0 11:0 12:0 13:0 14:0 15:0
21-228-13:53:24.175 00 SCX_CPU1_MD_SY/3472     enddo
21-228-13:53:24.175 00 SCX_CPU1_MD_SY/3470     for j = 1 to 34 do
21-228-13:53:24.175 00 SCX_CPU1_MD_SY/3471         write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:53:24.176 00     SPR-I:OPRO         Byte 34; 1:0 2:0 3:0 4:0 5:0 6:0 7:0 8:0 9:0 10:0 11:0 12:0 13:0 14:0 15:0
21-228-13:53:24.176 00 SCX_CPU1_MD_SY/3472     enddo
21-228-13:53:24.176 00 SCX_CPU1_MD_SY/3470     for j = 1 to 34 do
21-228-13:53:24.176 00 SCX_CPU1_MD_SY/3473     
21-228-13:53:24.176 00 SCX_CPU1_MD_SY/3474     ; Check the data - since the delay for this dwell table is 4 and the values
21-228-13:53:24.176 00 SCX_CPU1_MD_SY/3475     ; are incrementing once per second, each collected data point should be 4 more
21-228-13:53:24.176 00 SCX_CPU1_MD_SY/3476     ; than the previous one. The data in bytes 31 through 34 should remain 0
21-228-13:53:24.176 00 SCX_CPU1_MD_SY/3477     ; throughout.
21-228-13:53:24.176 00 SCX_CPU1_MD_SY/3478     passed = 1
21-228-13:53:24.176 00 SCX_CPU1_MD_SY/3479     if (dwelldata[1,31] <> 0) or (dwelldata[1,32] <> 0) or (dwelldata[1,33] <> 0) or (dwelldata[1,34] <> 0) then
21-228-13:53:24.177 00 SCX_CPU1_MD_SY/3482     endif
21-228-13:53:24.177 00 SCX_CPU1_MD_SY/3483     for i = 2 to 15 do
21-228-13:53:24.177 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:24.177 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:24.177 00 SCX_CPU1_MD_SY/3486           if (dwelldata[i,j] <> dwelldata[i-1,j] - 252) then
21-228-13:53:24.177 00 SCX_CPU1_MD_SY/3491           endif
21-228-13:53:24.177 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:24.177 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:24.177 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:24.177 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:24.177 00 SCX_CPU1_MD_SY/3486           if (dwelldata[i,j] <> dwelldata[i-1,j] - 252) then
21-228-13:53:24.178 00 SCX_CPU1_MD_SY/3491           endif
21-228-13:53:24.178 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:24.178 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:24.178 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:24.178 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:24.178 00 SCX_CPU1_MD_SY/3486           if (dwelldata[i,j] <> dwelldata[i-1,j] - 252) then
21-228-13:53:24.178 00 SCX_CPU1_MD_SY/3491           endif
21-228-13:53:24.178 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:24.178 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:24.179 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:24.179 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:24.179 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:24.179 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:24.179 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:24.179 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:24.179 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:24.179 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:24.179 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:24.179 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:24.179 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:24.180 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:24.180 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:24.180 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:24.180 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:24.180 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:24.180 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:24.180 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:24.180 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:24.180 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:24.180 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:24.181 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:24.181 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:24.181 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:24.181 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:24.181 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:24.181 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:24.181 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:24.181 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:24.181 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:24.181 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:24.181 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:24.182 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:24.182 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:24.182 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:24.182 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:24.182 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:24.182 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:24.182 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:24.182 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:24.182 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:24.182 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:24.183 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:24.183 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:24.183 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:24.183 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:24.183 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:24.183 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:24.183 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:24.183 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:24.184 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:24.184 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:24.184 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:24.184 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:24.184 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:24.184 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:24.184 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:24.184 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:24.184 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:24.184 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:24.184 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:24.184 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:24.184 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:24.185 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:24.185 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:24.185 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:24.185 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:24.185 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:24.185 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:24.185 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:24.185 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:24.185 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:24.185 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:24.185 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:24.186 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:24.186 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:24.186 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:24.186 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:24.186 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:24.186 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:24.186 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:24.186 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:24.186 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:24.186 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:24.186 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:24.187 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:24.187 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:24.187 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:24.187 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:24.187 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:24.187 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:24.187 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:24.187 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:24.187 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:24.187 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:24.187 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:24.187 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:24.187 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:24.188 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:24.188 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:24.188 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:24.188 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:24.188 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:24.188 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:24.188 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:24.188 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:24.188 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:24.188 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:24.188 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:24.189 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:24.189 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:24.189 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:24.189 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:24.189 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:24.189 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:24.189 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:24.189 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:24.189 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:24.189 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:24.190 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:24.190 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:24.190 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:24.190 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:24.190 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:24.190 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:24.190 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:24.190 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:24.190 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:24.190 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:24.190 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:24.191 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:24.191 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:24.191 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:24.192 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:24.192 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:24.192 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:24.192 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:24.192 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:24.192 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:24.192 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:24.192 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:24.192 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:24.193 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:24.193 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:24.193 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:24.193 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:24.193 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:24.193 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:24.193 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:24.193 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:24.193 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:24.193 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:24.193 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:24.193 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:24.194 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:24.194 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:24.194 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:24.194 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:24.194 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:24.194 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:24.194 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:24.194 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:24.194 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:24.194 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:24.194 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:24.194 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:24.194 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:24.194 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:24.195 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:24.195 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:24.195 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:24.195 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:24.195 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:24.195 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:24.195 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:24.195 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:24.195 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:24.196 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:24.196 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:24.196 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:24.196 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:24.196 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:24.196 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:24.196 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:24.196 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:24.196 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:24.196 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:24.196 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:24.196 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:24.197 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:24.197 00 SCX_CPU1_MD_SY/3501       if (dwelldata[i,31] <> 0) or (dwelldata[i,32] <> 0) or (dwelldata[i,33] <> 0) or (dwelldata[i,34] <> 0) then
21-228-13:53:24.197 00 SCX_CPU1_MD_SY/3504       endif
21-228-13:53:24.197 00 SCX_CPU1_MD_SY/3505     enddo
21-228-13:53:24.197 00 SCX_CPU1_MD_SY/3483     for i = 2 to 15 do
21-228-13:53:24.416 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:24.417 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:24.417 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:24.417 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:24.417 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:24.417 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:24.417 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:24.417 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:24.418 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:24.418 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:24.418 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:24.418 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:24.418 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:24.418 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:24.418 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:24.418 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:24.418 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:24.418 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:24.419 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:24.419 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:24.419 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:24.419 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:24.419 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:24.419 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:24.419 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:24.419 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:24.419 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:24.419 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:24.420 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:24.420 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:24.420 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:24.420 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:24.420 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:24.420 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:24.420 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:24.421 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:24.421 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:24.421 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:24.421 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:24.421 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:24.421 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:24.421 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:24.421 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:24.421 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:24.421 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:24.421 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:24.421 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:24.421 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:24.422 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:24.422 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:24.422 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:24.422 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:24.422 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:24.422 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:24.422 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:24.422 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:24.423 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:24.423 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:24.423 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:24.423 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:24.423 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:24.423 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:24.423 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:24.423 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:24.423 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:24.423 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:24.423 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:24.423 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:24.423 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:24.423 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:24.424 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:24.424 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:24.424 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:24.424 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:24.424 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:24.424 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:24.424 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:24.424 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:24.424 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:24.425 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:24.425 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:24.425 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:24.425 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:24.425 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:24.425 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:24.425 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:24.425 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:24.425 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:24.425 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:24.425 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:24.425 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:24.426 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:24.426 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:24.426 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:24.426 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:24.426 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:24.426 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:24.426 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:24.427 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:24.427 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:24.427 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:24.427 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:24.427 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:24.427 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:24.427 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:24.427 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:24.427 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:24.427 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:24.427 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:24.428 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:24.428 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:24.428 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:24.428 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:24.428 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:24.428 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:24.428 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:24.428 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:24.428 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:24.428 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:24.429 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:24.429 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:24.429 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:24.429 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:24.429 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:24.429 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:24.429 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:24.429 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:24.429 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:24.429 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:24.429 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:24.429 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:24.429 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:24.430 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:24.430 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:24.430 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:24.430 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:24.430 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:24.430 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:24.430 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:24.431 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:24.431 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:24.431 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:24.431 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:24.431 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:24.431 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:24.431 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:24.431 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:24.432 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:24.432 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:24.432 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:24.432 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:24.432 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:24.432 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:24.432 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:24.433 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:24.433 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:24.433 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:24.433 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:24.433 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:24.433 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:24.433 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:24.433 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:24.433 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:24.433 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:24.433 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:24.434 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:24.434 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:24.434 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:24.434 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:24.434 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:24.434 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:24.434 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:24.434 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:24.434 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:24.434 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:24.435 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:24.435 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:24.435 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:24.435 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:24.435 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:24.435 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:24.435 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:24.435 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:24.435 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:24.435 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:24.435 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:24.436 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:24.436 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:24.436 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:24.436 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:24.436 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:24.436 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:24.436 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:24.436 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:24.436 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:24.436 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:24.436 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:24.437 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:24.437 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:24.437 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:24.437 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:24.437 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:24.437 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:24.437 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:24.437 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:24.438 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:24.438 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:24.438 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:24.438 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:24.438 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:24.438 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:24.438 00 SCX_CPU1_MD_SY/3501       if (dwelldata[i,31] <> 0) or (dwelldata[i,32] <> 0) or (dwelldata[i,33] <> 0) or (dwelldata[i,34] <> 0) then
21-228-13:53:24.438 00 SCX_CPU1_MD_SY/3504       endif
21-228-13:53:24.438 00 SCX_CPU1_MD_SY/3505     enddo
21-228-13:53:24.439 00 SCX_CPU1_MD_SY/3483     for i = 2 to 15 do
21-228-13:53:24.439 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:24.439 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:24.439 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:24.439 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:24.439 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:24.439 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:24.439 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:24.439 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:24.439 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:24.440 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:24.440 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:24.440 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:24.440 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:24.440 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:24.440 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:24.440 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:24.440 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:24.440 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:24.440 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:24.440 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:24.440 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:24.441 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:24.441 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:24.441 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:24.441 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:24.441 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:24.441 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:24.441 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:24.441 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:24.441 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:24.441 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:24.441 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:24.442 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:24.442 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:24.442 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:24.442 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:24.442 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:24.442 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:24.442 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:24.442 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:24.442 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:24.442 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:24.442 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:24.443 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:24.443 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:24.443 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:24.443 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:24.443 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:24.443 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:24.443 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:24.443 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:24.443 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:24.779 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:24.779 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:24.779 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:24.779 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:24.780 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:24.780 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:24.780 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:24.780 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:24.780 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:24.780 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:24.780 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:24.781 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:24.781 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:24.781 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:24.781 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:24.781 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:24.781 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:24.781 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:24.781 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:24.782 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:24.782 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:24.782 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:24.782 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:24.782 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:24.782 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:24.782 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:24.782 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:24.782 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:24.782 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:24.782 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:24.782 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:24.782 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:24.783 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:24.783 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:24.783 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:24.783 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:24.783 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:24.783 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:24.783 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:24.783 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:24.783 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:24.783 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:24.783 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:24.784 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:24.784 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:24.784 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:24.784 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:24.784 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:24.784 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:24.784 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:24.784 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:24.784 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:24.784 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:24.785 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:24.785 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:24.785 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:24.785 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:24.785 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:24.785 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:24.785 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:24.785 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:24.785 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:24.785 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:24.785 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:24.785 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:24.785 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:24.786 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:24.786 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:24.786 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:24.786 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:24.786 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:24.786 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:24.786 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:24.786 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:24.786 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:24.787 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:24.787 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:24.787 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:24.787 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:24.787 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:24.787 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:24.787 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:24.787 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:24.787 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:24.787 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:24.787 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:24.787 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:24.787 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:24.788 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:24.788 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:24.788 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:24.788 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:24.788 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:24.788 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:24.788 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:24.788 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:24.788 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:24.789 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:24.789 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:24.789 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:24.789 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:24.789 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:24.789 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:24.789 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:24.789 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:24.789 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:24.789 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:24.789 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:24.789 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:24.790 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:24.790 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:24.790 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:24.790 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:24.790 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:24.790 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:24.790 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:24.791 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:24.791 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:24.791 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:24.791 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:24.791 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:24.791 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:24.791 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:24.791 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:24.792 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:24.792 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:24.792 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:24.792 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:24.792 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:24.792 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:24.792 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:24.792 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:24.792 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:24.792 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:24.792 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:24.793 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:24.793 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:24.793 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:24.793 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:24.793 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:24.793 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:24.793 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:24.793 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:24.793 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:24.794 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:24.794 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:24.794 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:24.794 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:24.794 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:24.794 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:24.794 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:24.794 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:24.794 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:24.794 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:24.794 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:24.795 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:24.795 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:24.795 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:24.795 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:24.795 00 SCX_CPU1_MD_SY/3501       if (dwelldata[i,31] <> 0) or (dwelldata[i,32] <> 0) or (dwelldata[i,33] <> 0) or (dwelldata[i,34] <> 0) then
21-228-13:53:24.795 00 SCX_CPU1_MD_SY/3504       endif
21-228-13:53:24.795 00 SCX_CPU1_MD_SY/3505     enddo
21-228-13:53:24.796 00 SCX_CPU1_MD_SY/3483     for i = 2 to 15 do
21-228-13:53:24.796 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:24.796 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:24.796 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:24.796 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:24.796 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:24.796 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:24.796 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:24.796 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:24.796 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:24.797 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:24.797 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:24.797 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:24.797 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:24.797 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:24.797 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:24.798 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:24.798 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:24.798 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:24.798 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:24.798 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:24.798 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:24.798 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:24.798 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:24.798 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:24.798 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:24.799 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:24.799 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:24.799 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:24.799 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:24.799 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:24.799 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:24.799 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:24.799 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:24.799 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:24.799 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:24.800 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:24.800 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:24.800 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:24.800 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:24.800 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:24.800 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:24.800 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:24.800 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:24.800 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:24.800 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:24.800 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:24.801 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:24.801 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:24.801 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:24.801 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:24.801 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:24.801 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:24.801 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:24.801 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:24.801 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:24.801 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:24.802 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:24.802 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:24.802 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:24.802 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:24.802 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:24.802 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:24.802 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:24.802 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:24.802 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:24.802 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:24.802 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:24.803 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:24.803 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:24.803 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:24.803 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:24.803 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:24.803 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:24.803 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:24.803 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:24.803 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:24.803 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:24.804 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:24.804 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:24.804 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:24.804 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:24.804 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:24.804 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:24.804 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:25.145 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:25.145 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:25.145 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:25.145 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:25.145 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:25.145 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:25.145 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:25.146 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:25.146 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:25.146 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:25.146 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:25.146 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:25.146 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:25.146 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:25.147 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:25.147 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:25.147 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:25.147 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:25.147 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:25.147 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:25.147 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:25.147 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:25.147 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:25.147 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:25.147 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:25.148 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:25.148 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:25.148 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:25.148 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:25.148 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:25.148 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:25.148 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:25.148 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:25.148 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:25.148 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:25.149 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:25.149 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:25.149 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:25.149 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:25.149 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:25.149 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:25.149 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:25.149 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:25.149 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:25.149 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:25.149 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:25.150 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:25.150 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:25.150 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:25.150 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:25.150 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:25.150 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:25.150 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:25.150 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:25.150 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:25.150 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:25.151 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:25.151 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:25.151 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:25.151 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:25.151 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:25.151 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:25.151 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:25.151 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:25.152 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:25.152 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:25.152 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:25.152 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:25.152 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:25.152 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:25.152 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:25.152 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:25.152 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:25.152 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:25.152 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:25.152 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:25.152 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:25.153 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:25.153 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:25.153 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:25.153 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:25.153 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:25.153 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:25.153 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:25.153 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:25.154 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:25.154 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:25.154 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:25.154 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:25.154 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:25.154 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:25.154 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:25.154 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:25.154 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:25.154 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:25.154 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:25.154 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:25.154 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:25.155 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:25.155 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:25.155 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:25.155 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:25.155 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:25.155 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:25.155 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:25.155 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:25.155 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:25.156 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:25.156 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:25.156 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:25.156 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:25.156 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:25.156 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:25.156 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:25.156 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:25.156 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:25.156 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:25.156 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:25.156 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:25.157 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:25.157 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:25.157 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:25.157 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:25.157 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:25.157 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:25.157 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:25.157 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:25.157 00 SCX_CPU1_MD_SY/3501       if (dwelldata[i,31] <> 0) or (dwelldata[i,32] <> 0) or (dwelldata[i,33] <> 0) or (dwelldata[i,34] <> 0) then
21-228-13:53:25.158 00 SCX_CPU1_MD_SY/3504       endif
21-228-13:53:25.158 00 SCX_CPU1_MD_SY/3505     enddo
21-228-13:53:25.158 00 SCX_CPU1_MD_SY/3483     for i = 2 to 15 do
21-228-13:53:25.158 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:25.158 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:25.158 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:25.158 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:25.158 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:25.158 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:25.158 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:25.159 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:25.159 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:25.159 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:25.159 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:25.159 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:25.159 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:25.159 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:25.159 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:25.159 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:25.159 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:25.159 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:25.160 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:25.160 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:25.160 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:25.160 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:25.160 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:25.160 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:25.160 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:25.160 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:25.160 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:25.160 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:25.161 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:25.161 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:25.161 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:25.161 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:25.161 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:25.161 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:25.161 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:25.161 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:25.161 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:25.161 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:25.161 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:25.162 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:25.162 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:25.162 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:25.162 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:25.162 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:25.162 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:25.162 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:25.162 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:25.162 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:25.162 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:25.163 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:25.163 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:25.163 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:25.163 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:25.163 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:25.163 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:25.163 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:25.163 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:25.163 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:25.163 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:25.163 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:25.164 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:25.164 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:25.164 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:25.164 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:25.164 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:25.164 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:25.164 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:25.164 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:25.164 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:25.164 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:25.165 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:25.165 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:25.165 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:25.165 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:25.165 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:25.165 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:25.166 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:25.166 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:25.166 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:25.166 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:25.166 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:25.166 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:25.166 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:25.166 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:25.167 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:25.167 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:25.167 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:25.167 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:25.167 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:25.167 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:25.167 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:25.167 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:25.167 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:25.167 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:25.167 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:25.167 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:25.167 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:25.167 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:25.168 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:25.168 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:25.168 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:25.168 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:25.168 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:25.168 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:25.168 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:25.169 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:25.169 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:25.169 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:25.169 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:25.169 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:25.169 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:25.169 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:25.169 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:25.169 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:25.170 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:25.522 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:25.522 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:25.523 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:25.523 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:25.523 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:25.523 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:25.523 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:25.523 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:25.523 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:25.523 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:25.523 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:25.524 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:25.524 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:25.524 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:25.524 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:25.524 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:25.524 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:25.524 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:25.524 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:25.524 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:25.524 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:25.525 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:25.525 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:25.525 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:25.525 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:25.525 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:25.525 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:25.525 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:25.525 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:25.525 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:25.525 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:25.525 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:25.526 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:25.526 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:25.526 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:25.526 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:25.526 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:25.526 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:25.526 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:25.526 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:25.526 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:25.527 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:25.527 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:25.527 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:25.527 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:25.527 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:25.527 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:25.527 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:25.527 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:25.527 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:25.527 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:25.527 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:25.527 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:25.528 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:25.528 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:25.528 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:25.528 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:25.528 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:25.528 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:25.528 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:25.529 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:25.529 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:25.529 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:25.529 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:25.529 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:25.529 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:25.529 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:25.530 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:25.530 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:25.530 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:25.530 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:25.530 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:25.530 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:25.530 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:25.530 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:25.530 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:25.531 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:25.531 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:25.531 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:25.531 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:25.531 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:25.531 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:25.531 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:25.531 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:25.531 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:25.531 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:25.531 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:25.531 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:25.532 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:25.532 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:25.532 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:25.532 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:25.532 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:25.532 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:25.532 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:25.532 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:25.532 00 SCX_CPU1_MD_SY/3501       if (dwelldata[i,31] <> 0) or (dwelldata[i,32] <> 0) or (dwelldata[i,33] <> 0) or (dwelldata[i,34] <> 0) then
21-228-13:53:25.533 00 SCX_CPU1_MD_SY/3504       endif
21-228-13:53:25.533 00 SCX_CPU1_MD_SY/3505     enddo
21-228-13:53:25.533 00 SCX_CPU1_MD_SY/3483     for i = 2 to 15 do
21-228-13:53:25.533 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:25.533 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:25.533 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:25.533 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:25.533 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:25.533 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:25.533 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:25.534 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:25.534 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:25.534 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:25.534 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:25.534 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:25.534 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:25.534 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:25.534 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:25.534 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:25.534 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:25.534 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:25.535 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:25.535 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:25.535 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:25.535 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:25.535 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:25.535 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:25.535 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:25.535 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:25.535 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:25.535 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:25.536 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:25.536 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:25.536 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:25.536 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:25.536 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:25.536 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:25.536 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:25.537 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:25.537 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:25.537 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:25.537 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:25.537 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:25.537 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:25.537 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:25.537 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:25.537 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:25.537 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:25.537 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:25.538 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:25.538 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:25.538 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:25.538 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:25.538 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:25.538 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:25.538 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:25.538 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:25.538 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:25.538 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:25.539 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:25.539 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:25.539 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:25.539 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:25.539 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:25.539 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:25.539 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:25.539 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:25.539 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:25.539 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:25.539 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:25.540 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:25.540 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:25.540 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:25.540 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:25.540 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:25.540 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:25.540 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:25.540 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:25.540 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:25.541 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:25.541 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:25.541 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:25.541 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:25.541 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:25.541 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:25.541 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:25.541 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:25.542 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:25.542 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:25.542 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:25.542 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:25.542 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:25.542 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:25.542 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:25.542 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:25.542 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:25.542 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:25.542 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:25.542 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:25.543 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:25.543 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:25.543 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:25.543 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:25.543 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:25.543 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:25.543 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:25.543 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:25.543 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:25.544 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:25.544 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:25.544 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:25.544 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:25.544 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:25.544 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:25.544 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:25.544 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:25.544 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:25.544 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:25.544 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:25.545 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:25.545 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:25.545 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:25.545 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:25.545 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:25.545 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:25.545 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:25.545 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:25.546 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:25.546 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:25.546 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:25.546 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:25.546 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:25.546 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:25.546 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:25.546 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:25.546 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:25.547 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:25.547 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:25.547 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:25.547 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:25.547 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:25.547 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:25.547 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:25.548 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:25.548 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:25.548 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:25.548 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:25.548 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:25.548 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:25.548 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:25.902 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:25.902 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:25.903 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:25.903 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:25.903 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:25.903 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:25.903 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:25.903 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:25.903 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:25.903 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:25.903 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:25.903 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:25.903 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:25.903 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:25.904 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:25.904 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:25.904 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:25.904 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:25.904 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:25.904 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:25.904 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:25.904 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:25.904 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:25.905 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:25.905 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:25.905 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:25.905 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:25.905 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:25.905 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:25.905 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:25.905 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:25.905 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:25.905 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:25.905 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:25.905 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:25.906 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:25.906 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:25.906 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:25.906 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:25.906 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:25.906 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:25.906 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:25.906 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:25.906 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:25.907 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:25.907 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:25.907 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:25.907 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:25.907 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:25.907 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:25.907 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:25.907 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:25.907 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:25.907 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:25.908 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:25.908 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:25.908 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:25.908 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:25.908 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:25.908 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:25.908 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:25.908 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:25.908 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:25.908 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:25.909 00 SCX_CPU1_MD_SY/3501       if (dwelldata[i,31] <> 0) or (dwelldata[i,32] <> 0) or (dwelldata[i,33] <> 0) or (dwelldata[i,34] <> 0) then
21-228-13:53:25.909 00 SCX_CPU1_MD_SY/3504       endif
21-228-13:53:25.909 00 SCX_CPU1_MD_SY/3505     enddo
21-228-13:53:25.909 00 SCX_CPU1_MD_SY/3483     for i = 2 to 15 do
21-228-13:53:25.909 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:25.909 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:25.909 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:25.910 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:25.910 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:25.910 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:25.910 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:25.910 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:25.910 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:25.910 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:25.910 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:25.910 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:25.910 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:25.910 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:25.911 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:25.911 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:25.911 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:25.911 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:25.911 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:25.911 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:25.911 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:25.911 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:25.912 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:25.912 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:25.912 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:25.912 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:25.912 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:25.912 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:25.912 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:25.913 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:25.913 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:25.913 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:25.913 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:25.913 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:25.913 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:25.913 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:25.913 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:25.913 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:25.913 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:25.914 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:25.914 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:25.914 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:25.914 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:25.914 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:25.914 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:25.914 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:25.914 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:25.914 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:25.914 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:25.915 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:25.915 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:25.915 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:25.915 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:25.915 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:25.915 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:25.915 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:25.915 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:25.915 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:25.915 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:25.915 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:25.916 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:25.916 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:25.916 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:25.916 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:25.916 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:25.916 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:25.916 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:25.916 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:25.916 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:25.916 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:25.917 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:25.917 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:25.917 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:25.917 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:25.917 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:25.917 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:25.917 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:25.917 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:25.917 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:25.917 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:25.917 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:25.918 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:25.918 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:25.918 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:25.918 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:25.918 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:25.918 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:25.918 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:25.918 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:25.918 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:25.918 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:25.919 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:25.919 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:25.919 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:25.919 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:25.919 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:25.919 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:25.919 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:25.919 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:25.919 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:25.919 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:25.919 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:25.920 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:25.920 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:25.920 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:25.920 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:25.920 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:25.920 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:25.920 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:25.920 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:25.920 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:25.920 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:25.920 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:25.921 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:25.921 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:25.921 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:25.921 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:25.921 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:25.921 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:25.921 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:25.921 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:25.922 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:25.922 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:25.922 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:25.922 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:25.922 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:25.922 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:25.922 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:25.922 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:25.922 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:25.923 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:25.923 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:25.923 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:25.923 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:25.923 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:25.923 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:25.923 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:25.923 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:25.923 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:25.923 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:25.924 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:25.924 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:25.924 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:25.924 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:25.924 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:25.924 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:25.924 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:25.924 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:25.924 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:25.925 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:25.925 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:25.925 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:25.925 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:25.925 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:25.925 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:25.925 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:25.925 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:25.925 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:25.925 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:25.925 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:25.925 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:25.926 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:25.926 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:25.926 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:25.926 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:25.926 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:25.926 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:25.926 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:25.926 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:25.926 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:25.926 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:25.926 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:25.927 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:25.927 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:25.927 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:25.927 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:25.927 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:25.927 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:25.927 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:26.282 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:26.282 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:26.282 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:26.283 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:26.283 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:26.283 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:26.283 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:26.283 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:26.283 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:26.283 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:26.284 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:26.284 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:26.284 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:26.284 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:26.284 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:26.284 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:26.284 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:26.285 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:26.285 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:26.285 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:26.285 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:26.285 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:26.285 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:26.285 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:26.285 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:26.285 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:26.285 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:26.285 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:26.285 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:26.285 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:26.285 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:26.286 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:26.286 00 SCX_CPU1_MD_SY/3501       if (dwelldata[i,31] <> 0) or (dwelldata[i,32] <> 0) or (dwelldata[i,33] <> 0) or (dwelldata[i,34] <> 0) then
21-228-13:53:26.286 00 SCX_CPU1_MD_SY/3504       endif
21-228-13:53:26.286 00 SCX_CPU1_MD_SY/3505     enddo
21-228-13:53:26.286 00 SCX_CPU1_MD_SY/3483     for i = 2 to 15 do
21-228-13:53:26.287 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:26.287 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:26.287 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:26.287 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:26.287 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:26.287 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:26.287 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:26.287 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:26.287 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:26.287 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:26.287 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:26.287 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:26.288 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:26.288 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:26.288 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:26.288 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:26.288 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:26.288 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:26.288 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:26.288 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:26.288 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:26.288 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:26.289 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:26.289 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:26.289 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:26.289 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:26.289 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:26.289 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:26.289 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:26.289 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:26.290 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:26.290 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:26.290 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:26.290 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:26.290 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:26.291 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:26.291 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:26.291 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:26.291 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:26.291 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:26.291 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:26.291 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:26.292 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:26.292 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:26.292 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:26.292 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:26.292 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:26.292 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:26.292 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:26.292 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:26.293 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:26.293 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:26.293 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:26.293 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:26.293 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:26.293 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:26.293 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:26.293 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:26.293 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:26.293 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:26.293 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:26.293 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:26.294 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:26.294 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:26.294 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:26.294 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:26.294 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:26.294 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:26.294 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:26.294 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:26.294 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:26.295 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:26.295 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:26.295 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:26.295 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:26.295 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:26.295 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:26.295 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:26.295 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:26.295 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:26.295 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:26.295 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:26.295 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:26.295 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:26.296 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:26.296 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:26.296 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:26.296 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:26.296 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:26.296 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:26.296 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:26.296 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:26.297 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:26.297 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:26.297 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:26.297 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:26.297 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:26.297 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:26.297 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:26.298 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:26.298 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:26.298 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:26.298 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:26.298 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:26.298 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:26.298 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:26.299 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:26.299 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:26.299 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:26.299 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:26.299 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:26.299 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:26.300 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:26.300 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:26.300 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:26.300 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:26.300 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:26.300 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:26.300 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:26.300 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:26.301 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:26.301 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:26.301 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:26.301 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:26.301 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:26.301 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:26.301 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:26.301 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:26.301 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:26.301 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:26.302 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:26.302 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:26.302 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:26.302 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:26.302 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:26.302 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:26.302 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:26.302 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:26.302 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:26.302 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:26.303 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:26.303 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:26.303 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:26.303 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:26.303 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:26.303 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:26.303 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:26.303 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:26.303 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:26.303 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:26.303 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:26.304 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:26.304 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:26.304 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:26.304 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:26.304 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:26.304 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:26.304 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:26.304 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:26.304 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:26.304 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:26.305 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:26.305 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:26.305 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:26.305 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:26.305 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:26.305 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:26.305 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:26.305 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:26.305 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:26.305 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:26.305 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:26.305 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:26.305 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:26.306 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:26.306 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:26.306 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:26.306 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:26.306 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:26.306 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:26.306 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:26.306 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:26.307 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:26.307 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:26.307 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:26.307 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:26.307 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:26.307 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:26.307 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:26.307 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:26.307 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:26.308 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:26.308 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:26.308 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:26.308 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:26.308 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:26.308 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:26.308 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:26.308 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:26.308 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:26.308 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:26.308 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:26.308 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:26.309 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:26.309 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:26.309 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:26.309 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:26.309 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:26.309 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:26.309 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:26.663 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:26.663 00 SCX_CPU1_MD_SY/3501       if (dwelldata[i,31] <> 0) or (dwelldata[i,32] <> 0) or (dwelldata[i,33] <> 0) or (dwelldata[i,34] <> 0) then
21-228-13:53:26.663 00 SCX_CPU1_MD_SY/3504       endif
21-228-13:53:26.663 00 SCX_CPU1_MD_SY/3505     enddo
21-228-13:53:26.664 00 SCX_CPU1_MD_SY/3483     for i = 2 to 15 do
21-228-13:53:26.664 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:26.664 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:26.664 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:26.664 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:26.664 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:26.664 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:26.664 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:26.665 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:26.665 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:26.665 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:26.665 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:26.665 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:26.665 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:26.665 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:26.665 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:26.665 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:26.665 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:26.665 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:26.666 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:26.666 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:26.666 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:26.666 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:26.666 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:26.666 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:26.666 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:26.666 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:26.666 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:26.666 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:26.667 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:26.667 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:26.667 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:26.667 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:26.667 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:26.667 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:26.667 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:26.667 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:26.668 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:26.668 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:26.668 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:26.668 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:26.668 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:26.668 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:26.668 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:26.668 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:26.668 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:26.668 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:26.668 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:26.668 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:26.668 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:26.669 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:26.669 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:26.669 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:26.669 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:26.669 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:26.669 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:26.669 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:26.670 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:26.670 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:26.670 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:26.670 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:26.670 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:26.670 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:26.670 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:26.670 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:26.671 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:26.671 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:26.671 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:26.671 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:26.671 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:26.671 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:26.671 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:26.671 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:26.671 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:26.671 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:26.672 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:26.672 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:26.672 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:26.672 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:26.672 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:26.672 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:26.672 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:26.672 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:26.672 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:26.672 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:26.673 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:26.673 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:26.673 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:26.673 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:26.673 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:26.673 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:26.673 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:26.673 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:26.674 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:26.674 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:26.674 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:26.674 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:26.674 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:26.674 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:26.674 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:26.674 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:26.675 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:26.675 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:26.675 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:26.675 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:26.675 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:26.675 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:26.675 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:26.675 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:26.676 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:26.676 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:26.676 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:26.676 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:26.676 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:26.676 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:26.676 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:26.676 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:26.677 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:26.677 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:26.677 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:26.677 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:26.677 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:26.677 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:26.677 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:26.677 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:26.677 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:26.677 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:26.678 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:26.678 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:26.678 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:26.678 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:26.678 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:26.678 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:26.678 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:26.679 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:26.679 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:26.679 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:26.679 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:26.679 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:26.679 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:26.679 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:26.680 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:26.680 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:26.680 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:26.680 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:26.680 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:26.680 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:26.680 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:26.680 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:26.681 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:26.681 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:26.681 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:26.681 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:26.681 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:26.681 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:26.681 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:26.681 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:26.681 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:26.681 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:26.681 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:26.681 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:26.681 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:26.682 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:26.682 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:26.682 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:26.682 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:26.682 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:26.682 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:26.682 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:26.682 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:26.682 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:26.683 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:26.683 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:26.683 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:26.683 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:26.683 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:26.683 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:26.683 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:26.683 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:26.683 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:26.683 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:26.683 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:26.683 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:26.684 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:26.684 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:26.684 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:26.684 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:26.684 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:26.684 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:26.684 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:26.684 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:26.684 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:26.684 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:26.684 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:26.685 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:26.685 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:26.685 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:26.685 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:26.685 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:26.685 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:26.685 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:26.686 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:26.686 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:26.686 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:26.686 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:26.686 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:26.686 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:26.686 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:26.686 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:26.686 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:26.686 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:26.687 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:26.687 00 SCX_CPU1_MD_SY/3501       if (dwelldata[i,31] <> 0) or (dwelldata[i,32] <> 0) or (dwelldata[i,33] <> 0) or (dwelldata[i,34] <> 0) then
21-228-13:53:26.687 00 SCX_CPU1_MD_SY/3504       endif
21-228-13:53:26.687 00 SCX_CPU1_MD_SY/3505     enddo
21-228-13:53:26.687 00 SCX_CPU1_MD_SY/3483     for i = 2 to 15 do
21-228-13:53:26.687 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:26.688 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:26.688 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:26.688 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:26.688 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:26.688 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:26.688 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:26.688 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:26.688 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:26.688 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:26.688 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:26.688 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:26.688 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:26.688 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:26.689 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:26.689 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:26.689 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:26.689 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:26.689 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:26.689 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:26.689 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:26.689 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:26.689 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:26.690 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:26.690 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:26.690 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:26.690 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:26.690 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:27.043 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:27.043 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:27.044 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:27.044 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:27.044 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:27.044 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:27.044 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:27.044 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:27.044 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:27.045 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:27.045 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:27.045 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:27.045 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:27.045 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:27.045 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:27.045 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:27.045 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:27.045 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:27.046 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:27.046 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:27.046 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:27.046 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:27.046 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:27.046 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:27.046 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:27.046 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:27.046 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:27.046 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:27.047 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:27.047 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:27.047 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:27.047 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:27.047 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:27.047 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:27.047 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:27.047 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:27.048 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:27.048 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:27.048 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:27.048 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:27.048 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:27.048 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:27.048 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:27.049 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:27.049 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:27.049 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:27.049 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:27.049 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:27.049 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:27.049 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:27.049 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:27.049 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:27.049 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:27.049 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:27.049 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:27.049 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:27.050 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:27.050 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:27.050 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:27.050 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:27.050 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:27.050 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:27.050 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:27.050 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:27.051 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:27.051 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:27.051 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:27.051 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:27.051 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:27.051 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:27.051 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:27.051 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:27.051 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:27.051 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:27.051 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:27.051 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:27.051 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:27.052 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:27.052 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:27.052 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:27.052 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:27.052 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:27.052 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:27.052 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:27.052 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:27.053 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:27.053 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:27.053 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:27.053 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:27.053 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:27.053 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:27.053 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:27.053 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:27.053 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:27.053 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:27.053 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:27.054 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:27.054 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:27.054 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:27.054 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:27.054 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:27.054 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:27.054 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:27.054 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:27.054 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:27.055 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:27.055 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:27.055 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:27.055 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:27.055 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:27.055 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:27.055 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:27.055 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:27.055 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:27.055 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:27.055 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:27.056 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:27.056 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:27.056 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:27.056 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:27.056 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:27.056 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:27.056 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:27.056 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:27.056 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:27.056 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:27.057 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:27.057 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:27.057 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:27.057 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:27.057 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:27.057 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:27.057 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:27.057 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:27.057 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:27.057 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:27.057 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:27.057 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:27.058 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:27.058 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:27.058 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:27.058 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:27.058 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:27.058 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:27.058 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:27.058 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:27.058 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:27.059 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:27.059 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:27.059 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:27.059 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:27.059 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:27.059 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:27.059 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:27.059 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:27.059 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:27.059 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:27.059 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:27.060 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:27.060 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:27.060 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:27.060 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:27.060 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:27.060 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:27.060 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:27.060 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:27.060 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:27.060 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:27.061 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:27.061 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:27.061 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:27.061 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:27.061 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:27.061 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:27.061 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:27.062 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:27.062 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:27.062 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:27.062 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:27.062 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:27.062 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:27.062 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:27.062 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:27.063 00 SCX_CPU1_MD_SY/3501       if (dwelldata[i,31] <> 0) or (dwelldata[i,32] <> 0) or (dwelldata[i,33] <> 0) or (dwelldata[i,34] <> 0) then
21-228-13:53:27.063 00 SCX_CPU1_MD_SY/3504       endif
21-228-13:53:27.063 00 SCX_CPU1_MD_SY/3505     enddo
21-228-13:53:27.063 00 SCX_CPU1_MD_SY/3483     for i = 2 to 15 do
21-228-13:53:27.063 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:27.064 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:27.064 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:27.064 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:27.064 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:27.064 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:27.064 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:27.064 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:27.064 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:27.064 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:27.064 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:27.065 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:27.065 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:27.065 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:27.065 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:27.065 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:27.065 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:27.065 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:27.065 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:27.065 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:27.065 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:27.066 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:27.066 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:27.066 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:27.066 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:27.066 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:27.066 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:27.066 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:27.067 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:27.067 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:27.067 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:27.067 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:27.067 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:27.067 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:27.067 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:27.067 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:27.067 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:27.067 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:27.067 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:27.068 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:27.068 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:27.068 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:27.068 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:27.068 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:27.068 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:27.068 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:27.068 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:27.068 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:27.068 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:27.069 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:27.069 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:27.069 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:27.069 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:27.069 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:27.069 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:27.069 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:27.069 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:27.070 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:27.070 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:27.424 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:27.424 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:27.424 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:27.424 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:27.425 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:27.425 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:27.425 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:27.425 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:27.425 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:27.425 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:27.425 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:27.426 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:27.426 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:27.426 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:27.426 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:27.426 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:27.426 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:27.426 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:27.426 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:27.427 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:27.427 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:27.427 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:27.427 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:27.427 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:27.427 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:27.427 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:27.427 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:27.427 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:27.427 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:27.427 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:27.427 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:27.427 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:27.428 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:27.428 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:27.428 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:27.428 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:27.428 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:27.428 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:27.428 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:27.428 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:27.428 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:27.428 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:27.429 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:27.429 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:27.429 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:27.429 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:27.429 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:27.429 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:27.429 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:27.429 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:27.429 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:27.430 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:27.430 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:27.430 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:27.430 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:27.430 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:27.430 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:27.430 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:27.430 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:27.430 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:27.431 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:27.431 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:27.431 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:27.431 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:27.431 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:27.431 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:27.431 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:27.431 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:27.431 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:27.431 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:27.431 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:27.432 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:27.432 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:27.432 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:27.432 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:27.432 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:27.432 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:27.432 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:27.432 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:27.432 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:27.432 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:27.433 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:27.433 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:27.433 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:27.433 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:27.433 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:27.433 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:27.433 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:27.433 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:27.433 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:27.433 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:27.433 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:27.434 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:27.434 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:27.434 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:27.434 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:27.434 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:27.434 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:27.434 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:27.434 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:27.434 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:27.434 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:27.435 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:27.435 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:27.435 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:27.435 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:27.435 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:27.435 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:27.435 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:27.435 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:27.435 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:27.435 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:27.435 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:27.436 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:27.436 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:27.436 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:27.436 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:27.436 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:27.436 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:27.436 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:27.436 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:27.436 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:27.436 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:27.437 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:27.437 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:27.437 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:27.437 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:27.437 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:27.437 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:27.437 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:27.438 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:27.438 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:27.438 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:27.438 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:27.438 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:27.438 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:27.438 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:27.439 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:27.439 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:27.439 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:27.439 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:27.439 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:27.439 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:27.439 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:27.440 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:27.440 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:27.440 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:27.440 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:27.440 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:27.440 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:27.440 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:27.440 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:27.441 00 SCX_CPU1_MD_SY/3501       if (dwelldata[i,31] <> 0) or (dwelldata[i,32] <> 0) or (dwelldata[i,33] <> 0) or (dwelldata[i,34] <> 0) then
21-228-13:53:27.441 00 SCX_CPU1_MD_SY/3504       endif
21-228-13:53:27.441 00 SCX_CPU1_MD_SY/3505     enddo
21-228-13:53:27.441 00 SCX_CPU1_MD_SY/3483     for i = 2 to 15 do
21-228-13:53:27.441 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:27.441 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:27.441 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:27.441 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:27.441 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:27.441 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:27.442 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:27.442 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:27.442 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:27.442 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:27.442 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:27.442 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:27.442 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:27.442 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:27.443 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:27.443 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:27.443 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:27.443 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:27.443 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:27.443 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:27.443 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:27.444 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:27.444 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:27.444 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:27.444 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:27.444 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:27.444 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:27.444 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:27.444 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:27.444 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:27.445 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:27.445 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:27.445 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:27.445 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:27.445 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:27.445 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:27.445 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:27.445 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:27.445 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:27.446 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:27.446 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:27.446 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:27.446 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:27.446 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:27.446 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:27.446 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:27.446 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:27.446 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:27.446 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:27.447 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:27.447 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:27.447 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:27.447 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:27.447 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:27.447 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:27.447 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:27.447 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:27.447 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:27.448 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:27.448 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:27.448 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:27.448 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:27.448 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:27.448 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:27.448 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:27.448 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:27.448 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:27.448 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:27.448 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:27.448 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:27.449 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:27.449 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:27.449 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:27.449 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:27.449 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:27.449 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:27.449 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:27.450 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:27.450 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:27.450 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:27.450 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:27.450 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:27.450 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:27.450 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:27.450 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:27.451 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:27.451 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:27.451 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:27.451 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:27.451 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:27.451 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:27.802 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:27.802 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:27.803 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:27.803 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:27.803 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:27.803 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:27.803 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:27.803 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:27.803 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:27.803 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:27.803 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:27.804 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:27.804 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:27.804 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:27.804 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:27.804 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:27.804 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:27.804 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:27.804 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:27.804 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:27.804 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:27.805 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:27.805 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:27.805 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:27.805 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:27.805 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:27.805 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:27.805 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:27.806 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:27.806 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:27.806 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:27.806 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:27.806 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:27.806 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:27.806 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:27.806 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:27.807 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:27.807 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:27.807 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:27.807 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:27.807 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:27.807 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:27.807 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:27.807 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:27.807 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:27.807 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:27.808 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:27.808 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:27.808 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:27.808 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:27.808 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:27.808 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:27.808 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:27.808 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:27.808 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:27.808 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:27.809 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:27.809 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:27.809 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:27.809 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:27.809 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:27.809 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:27.809 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:27.809 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:27.809 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:27.809 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:27.810 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:27.810 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:27.810 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:27.810 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:27.810 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:27.810 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:27.810 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:27.810 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:27.810 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:27.810 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:27.810 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:27.812 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:27.812 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:27.812 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:27.812 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:27.812 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:27.812 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:27.812 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:27.813 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:27.813 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:27.813 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:27.813 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:27.813 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:27.813 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:27.813 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:27.813 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:27.814 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:27.814 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:27.814 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:27.814 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:27.814 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:27.814 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:27.814 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:27.814 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:27.814 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:27.814 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:27.815 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:27.815 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:27.815 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:27.815 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:27.815 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:27.815 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:27.815 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:27.815 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:27.815 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:27.815 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:27.816 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:27.816 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:27.816 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:27.816 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:27.816 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:27.816 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:27.816 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:27.816 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:27.816 00 SCX_CPU1_MD_SY/3501       if (dwelldata[i,31] <> 0) or (dwelldata[i,32] <> 0) or (dwelldata[i,33] <> 0) or (dwelldata[i,34] <> 0) then
21-228-13:53:27.816 00 SCX_CPU1_MD_SY/3504       endif
21-228-13:53:27.816 00 SCX_CPU1_MD_SY/3505     enddo
21-228-13:53:27.817 00 SCX_CPU1_MD_SY/3483     for i = 2 to 15 do
21-228-13:53:27.817 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:27.817 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:27.817 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:27.817 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:27.817 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:27.817 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:27.817 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:27.818 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:27.818 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:27.818 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:27.818 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:27.818 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:27.818 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:27.818 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:27.819 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:27.819 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:27.819 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:27.819 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:27.819 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:27.819 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:27.819 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:27.819 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:27.819 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:27.819 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:27.819 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:27.819 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:27.819 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:27.819 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:27.820 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:27.820 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:27.820 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:27.820 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:27.820 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:27.820 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:27.820 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:27.821 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:27.821 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:27.821 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:27.821 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:27.821 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:27.821 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:27.821 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:27.821 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:27.821 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:27.821 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:27.821 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:27.821 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:27.821 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:27.821 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:27.822 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:27.822 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:27.822 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:27.822 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:27.822 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:27.822 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:27.822 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:27.823 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:27.823 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:27.823 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:27.823 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:27.823 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:27.823 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:27.823 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:27.823 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:27.824 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:27.824 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:27.824 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:27.824 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:27.824 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:27.824 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:27.824 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:27.824 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:27.824 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:27.824 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:27.824 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:27.824 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:27.824 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:27.825 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:27.825 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:27.825 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:27.825 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:27.825 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:27.825 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:27.825 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:27.825 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:27.826 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:27.826 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:27.826 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:27.826 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:27.826 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:27.826 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:27.826 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:27.827 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:27.827 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:27.827 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:27.827 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:27.827 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:27.827 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:27.827 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:27.827 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:27.827 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:27.827 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:27.828 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:27.828 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:27.828 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:27.828 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:27.828 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:27.828 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:27.828 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:27.828 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:27.828 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:27.828 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:27.829 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:27.829 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:27.829 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:27.829 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:27.829 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:27.829 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:27.829 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:27.829 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:27.829 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:27.830 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:27.830 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:28.175 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:28.175 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:28.175 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:28.176 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:28.176 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:28.176 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:28.176 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:28.176 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:28.176 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:28.176 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:28.177 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:28.177 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:28.177 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:28.177 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:28.177 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:28.177 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:28.177 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:28.178 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:28.178 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:28.178 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:28.178 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:28.178 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:28.178 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:28.178 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:28.178 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:28.178 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:28.178 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:28.178 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:28.179 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:28.179 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:28.179 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:28.179 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:28.179 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:28.179 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:28.179 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:28.179 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:28.179 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:28.179 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:28.180 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:28.180 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:28.180 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:28.180 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:28.180 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:28.180 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:28.180 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:28.181 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:28.181 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:28.181 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:28.181 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:28.181 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:28.181 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:28.181 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:28.181 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:28.181 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:28.182 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:28.182 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:28.182 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:28.182 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:28.182 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:28.182 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:28.182 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:28.182 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:28.182 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:28.183 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:28.183 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:28.183 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:28.183 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:28.183 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:28.183 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:28.183 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:28.183 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:28.183 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:28.183 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:28.184 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:28.184 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:28.184 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:28.184 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:28.184 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:28.184 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:28.184 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:28.184 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:28.184 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:28.185 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:28.185 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:28.185 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:28.185 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:28.185 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:28.185 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:28.185 00 SCX_CPU1_MD_SY/3501       if (dwelldata[i,31] <> 0) or (dwelldata[i,32] <> 0) or (dwelldata[i,33] <> 0) or (dwelldata[i,34] <> 0) then
21-228-13:53:28.185 00 SCX_CPU1_MD_SY/3504       endif
21-228-13:53:28.185 00 SCX_CPU1_MD_SY/3505     enddo
21-228-13:53:28.186 00 SCX_CPU1_MD_SY/3483     for i = 2 to 15 do
21-228-13:53:28.186 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:28.186 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:28.186 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:28.186 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:28.186 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:28.186 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:28.186 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:28.187 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:28.187 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:28.187 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:28.187 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:28.187 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:28.187 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:28.187 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:28.187 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:28.188 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:28.188 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:28.188 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:28.188 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:28.188 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:28.188 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:28.188 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:28.188 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:28.188 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:28.188 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:28.189 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:28.189 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:28.189 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:28.189 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:28.189 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:28.189 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:28.189 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:28.189 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:28.189 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:28.189 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:28.190 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:28.190 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:28.190 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:28.190 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:28.190 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:28.190 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:28.190 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:28.190 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:28.190 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:28.191 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:28.191 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:28.191 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:28.191 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:28.191 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:28.191 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:28.191 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:28.191 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:28.191 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:28.191 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:28.191 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:28.191 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:28.192 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:28.192 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:28.192 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:28.192 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:28.192 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:28.192 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:28.192 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:28.193 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:28.193 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:28.193 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:28.193 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:28.193 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:28.193 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:28.193 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:28.194 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:28.194 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:28.194 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:28.194 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:28.194 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:28.194 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:28.194 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:28.195 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:28.195 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:28.195 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:28.195 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:28.195 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:28.195 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:28.195 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:28.196 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:28.196 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:28.196 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:28.196 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:28.196 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:28.196 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:28.196 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:28.196 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:28.196 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:28.197 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:28.197 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:28.197 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:28.197 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:28.197 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:28.197 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:28.197 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:28.197 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:28.197 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:28.197 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:28.197 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:28.198 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:28.198 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:28.198 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:28.198 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:28.198 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:28.198 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:28.198 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:28.198 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:28.199 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:28.199 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:28.199 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:28.199 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:28.199 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:28.199 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:28.199 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:28.199 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:28.199 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:28.199 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:28.199 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:28.200 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:28.200 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:28.200 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:28.200 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:28.200 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:28.200 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:28.200 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:28.200 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:28.200 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:28.200 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:28.201 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:28.201 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:28.201 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:28.201 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:28.202 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:28.202 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:28.202 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:28.202 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:28.202 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:28.202 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:28.202 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:28.202 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:28.202 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:28.202 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:28.203 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:28.203 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:28.203 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:28.203 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:28.203 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:28.203 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:28.203 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:28.551 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:28.551 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:28.551 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:28.551 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:28.551 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:28.551 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:28.551 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:28.551 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:28.551 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:28.552 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:28.552 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:28.552 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:28.552 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:28.552 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:28.552 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:28.552 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:28.552 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:28.552 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:28.552 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:28.552 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:28.552 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:28.553 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:28.553 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:28.553 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:28.553 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:28.553 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:28.553 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:28.553 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:28.554 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:28.554 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:28.554 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:28.554 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:28.554 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:28.554 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:28.554 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:28.554 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:28.554 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:28.555 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:28.555 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:28.555 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:28.555 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:28.555 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:28.555 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:28.555 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:28.555 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:28.555 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:28.555 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:28.555 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:28.555 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:28.556 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:28.556 00 SCX_CPU1_MD_SY/3485         if (dwelldata[i-1,j] >= 252) then
21-228-13:53:28.556 00 SCX_CPU1_MD_SY/3492         else
21-228-13:53:28.556 00 SCX_CPU1_MD_SY/3493           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:53:28.556 00 SCX_CPU1_MD_SY/3498           endif
21-228-13:53:28.556 00 SCX_CPU1_MD_SY/3499         endif
21-228-13:53:28.556 00 SCX_CPU1_MD_SY/3500       enddo
21-228-13:53:28.556 00 SCX_CPU1_MD_SY/3484       for j = 1 to 30 do
21-228-13:53:28.556 00 SCX_CPU1_MD_SY/3501       if (dwelldata[i,31] <> 0) or (dwelldata[i,32] <> 0) or (dwelldata[i,33] <> 0) or (dwelldata[i,34] <> 0) then
21-228-13:53:28.557 00 SCX_CPU1_MD_SY/3504       endif
21-228-13:53:28.557 00 SCX_CPU1_MD_SY/3505     enddo
21-228-13:53:28.557 00 SCX_CPU1_MD_SY/3483     for i = 2 to 15 do
21-228-13:53:28.557 00 SCX_CPU1_MD_SY/3506     
21-228-13:53:28.557 00 SCX_CPU1_MD_SY/3507     if (passed = 1) then
21-228-13:53:28.557 00 SCX_CPU1_MD_SY/3508       write "<*> Passed (3000;3000.1;3001) - Data was as expected and received at the correct rate."
21-228-13:53:28.557 00     SPR-I:OPRO         <*> Passed (3000;3000.1;3001) - Data was as expected and received at the correct rate.
21-228-13:53:28.557 00 SCX_CPU1_MD_SY/3509       ut_setrequirements MD_3000, "P"
21-228-13:53:28.559 00 SCX_CPU1_MD_SY/3510       ut_setrequirements MD_3000_1, "P"
21-228-13:53:28.560 00 SCX_CPU1_MD_SY/3511       ut_setrequirements MD_3001, "P"
21-228-13:53:28.561 00 SCX_CPU1_MD_SY/3517     endif
21-228-13:53:28.561 00 SCX_CPU1_MD_SY/3518     
21-228-13:53:28.561 00 SCX_CPU1_MD_SY/3519     wait 5
21-228-13:53:28.561 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-228-13:53:33.565 00 SCX_CPU1_MD_SY/3520     
21-228-13:53:33.565 00 SCX_CPU1_MD_SY/3521     write ";********************************************************************"
21-228-13:53:33.565 00     SPR-I:OPRO         ;********************************************************************
21-228-13:53:33.565 00 SCX_CPU1_MD_SY/3522     write ";  Table 2: Verify that memory dwell messages are received at"
21-228-13:53:33.565 00     SPR-I:OPRO         ;  Table 2: Verify that memory dwell messages are received at
21-228-13:53:33.566 00 SCX_CPU1_MD_SY/3523     write ";  the proper rate and contain only one entry each"
21-228-13:53:33.566 00     SPR-I:OPRO         ;  the proper rate and contain only one entry each
21-228-13:53:33.566 00 SCX_CPU1_MD_SY/3524     write ";********************************************************************"
21-228-13:53:33.566 00     SPR-I:OPRO         ;********************************************************************
21-228-13:53:33.566 00 SCX_CPU1_MD_SY/3526     local logging = %liv (log_procedure)
21-228-13:53:33.566 00 SCX_CPU1_MD_SY/3527     %liv (log_procedure) = FALSE
21-228-13:53:33.568 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:33.819 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:34.070 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:34.321 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:34.572 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:34.822 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:35.073 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:35.324 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:35.575 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:35.826 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:36.077 00 SCX_CPU1_MD_SY/3538     
21-228-13:53:36.077 00 SCX_CPU1_MD_SY/3539     ; Verify table id of the packet
21-228-13:53:36.078 00 SCX_CPU1_MD_SY/3540     IF (SCX_CPU1_MD_DwlPkt2TableId = 2) THEN
21-228-13:53:36.078 00 SCX_CPU1_MD_SY/3541       write "<*> Passed (3001) - Dwell packet contains ID for table 2"
21-228-13:53:36.078 00     SPR-I:OPRO         <*> Passed (3001) - Dwell packet contains ID for table 2
21-228-13:53:36.078 00 SCX_CPU1_MD_SY/3542       ut_setrequirements MD_3001, "P"
21-228-13:53:36.082 00 SCX_CPU1_MD_SY/3546     endif
21-228-13:53:36.082 00 SCX_CPU1_MD_SY/3547     
21-228-13:53:36.082 00 SCX_CPU1_MD_SY/3548     ; Verify number of addresses of the packet
21-228-13:53:36.082 00 SCX_CPU1_MD_SY/3549     IF (SCX_CPU1_MD_DwlPkt2NumAddresses = 2) THEN
21-228-13:53:36.082 00 SCX_CPU1_MD_SY/3550       write "<*> Passed (3001) - Dwell packet for table 2 has correct number of addresses"
21-228-13:53:36.082 00     SPR-I:OPRO         <*> Passed (3001) - Dwell packet for table 2 has correct number of addresses
21-228-13:53:36.082 00 SCX_CPU1_MD_SY/3551       ut_setrequirements MD_3001, "P"
21-228-13:53:36.086 00 SCX_CPU1_MD_SY/3555     endif
21-228-13:53:36.086 00 SCX_CPU1_MD_SY/3556     
21-228-13:53:36.086 00 SCX_CPU1_MD_SY/3557     ; Verify number of bytes of data of the packet
21-228-13:53:36.086 00 SCX_CPU1_MD_SY/3558     IF (scx_cpu1_MD_DwlPkt2PktDataSize = 6) THEN
21-228-13:53:36.086 00 SCX_CPU1_MD_SY/3559       write "<*> Passed (3001) - Dwell packet for table 2 has correct data size"
21-228-13:53:36.087 00     SPR-I:OPRO         <*> Passed (3001) - Dwell packet for table 2 has correct data size
21-228-13:53:36.087 00 SCX_CPU1_MD_SY/3560       ut_setrequirements MD_3001, "P"
21-228-13:53:36.090 00 SCX_CPU1_MD_SY/3564     endif
21-228-13:53:36.090 00 SCX_CPU1_MD_SY/3565     
21-228-13:53:36.091 00 SCX_CPU1_MD_SY/3566     ; Verify rate of the packet
21-228-13:53:36.140 00 SCX_CPU1_MD_SY/3567     IF (scx_cpu1_MD_DwlPkt2Rate = 4) THEN
21-228-13:53:36.140 00 SCX_CPU1_MD_SY/3568       write "<*> Passed (3001) - Dwell packet for table 2 has correct data rate"
21-228-13:53:36.140 00     SPR-I:OPRO         <*> Passed (3001) - Dwell packet for table 2 has correct data rate
21-228-13:53:36.140 00 SCX_CPU1_MD_SY/3569       ut_setrequirements MD_3001, "P"
21-228-13:53:36.142 00 SCX_CPU1_MD_SY/3573     endif
21-228-13:53:36.142 00 SCX_CPU1_MD_SY/3574     
21-228-13:53:36.142 00 SCX_CPU1_MD_SY/3576     local logging = %liv (log_procedure)
21-228-13:53:36.142 00 SCX_CPU1_MD_SY/3577     %liv (log_procedure) = FALSE
21-228-13:53:36.165 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:36.416 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:36.666 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:36.917 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:37.168 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:37.419 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:37.670 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:37.921 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:38.172 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:38.423 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:38.674 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:38.925 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:39.176 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:39.427 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:39.678 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:39.929 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:40.187 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:40.438 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:40.689 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:40.940 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:41.191 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:41.442 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:41.693 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:41.944 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:42.195 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:42.446 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:42.697 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:42.947 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:43.198 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:43.449 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:43.700 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:43.951 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:44.209 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:44.460 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:44.711 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:44.962 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:45.213 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:45.464 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:45.715 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:45.966 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:46.217 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:46.468 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:46.719 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:46.970 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:47.221 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:47.471 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:47.722 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:47.974 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:48.225 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:48.476 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:48.727 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:48.978 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:49.229 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:49.480 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:49.731 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:49.981 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:50.232 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:50.483 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:50.734 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:50.985 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:51.236 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:51.487 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:51.738 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:51.994 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:52.245 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:52.496 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:52.747 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:52.998 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:53.248 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:53.499 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:53.750 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:54.001 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:54.252 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:54.503 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:54.754 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:55.005 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:55.256 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:55.507 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:55.758 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:56.015 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:56.266 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:56.517 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:56.768 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:57.019 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:57.270 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:57.521 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:57.772 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:58.023 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:58.274 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:58.525 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:58.776 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:59.027 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:59.278 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:59.529 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:53:59.780 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:00.039 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:00.290 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:00.541 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:00.792 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:01.043 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:01.294 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:01.545 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:01.796 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:02.047 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:02.298 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:02.549 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:02.800 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:03.051 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:03.302 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:03.553 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:03.804 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:04.061 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:04.312 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:04.563 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:04.814 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:05.065 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:05.316 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:05.567 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:05.819 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:06.070 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:06.321 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:06.572 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:06.823 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:07.073 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:07.324 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:07.575 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:07.826 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:08.084 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:08.335 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:08.586 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:08.837 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:09.088 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:09.339 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:09.589 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:09.840 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:10.091 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:10.342 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:10.593 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:10.845 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:11.096 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:11.346 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:11.597 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:11.848 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:12.106 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:12.357 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:12.608 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:12.859 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:13.110 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:13.361 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:13.612 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:13.863 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:14.114 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:14.365 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:14.616 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:14.867 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:15.118 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:15.369 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:15.620 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:15.871 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:16.129 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:16.379 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:16.630 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:16.881 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:17.132 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:17.383 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:17.634 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:17.885 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:18.136 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:18.387 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:18.638 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:18.889 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:19.140 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:19.391 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:19.642 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:19.893 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:20.152 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:20.403 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:20.654 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:20.905 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:21.156 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:21.407 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:21.658 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:21.909 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:22.160 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:22.411 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:22.662 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:22.913 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:23.164 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:23.415 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:23.666 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:23.917 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:24.174 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:24.425 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:24.676 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:24.927 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:25.178 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:25.429 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:25.680 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:25.931 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:26.182 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:26.433 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:26.684 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:26.935 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:27.186 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:27.437 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:27.688 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:27.939 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:28.196 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:28.447 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:28.698 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:28.949 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:29.200 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:29.451 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:29.702 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:29.953 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:30.204 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:30.455 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:30.706 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:30.957 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:31.208 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:31.459 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:31.710 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:31.968 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:32.219 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:32.469 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:32.720 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:32.970 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:33.221 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:33.472 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:33.723 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:33.974 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:34.225 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:34.476 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:34.727 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:34.978 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:35.229 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:35.480 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:35.731 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:35.988 00 SCX_CPU1_MD_SY/3604     
21-228-13:54:35.988 00 SCX_CPU1_MD_SY/3605     for j = 1 to 10 do
21-228-13:54:35.989 00 SCX_CPU1_MD_SY/3606         write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:54:35.991 00     SPR-I:OPRO         Byte 1; 1:65 2:69 3:73 4:77 5:81 6:85 7:89 8:93 9:97 10:101 11:105 12:109 13:113 14:117 15:121
21-228-13:54:35.991 00 SCX_CPU1_MD_SY/3607     enddo
21-228-13:54:35.993 00 SCX_CPU1_MD_SY/3605     for j = 1 to 10 do
21-228-13:54:35.993 00 SCX_CPU1_MD_SY/3606         write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:54:35.995 00     SPR-I:OPRO         Byte 2; 1:66 2:70 3:74 4:78 5:82 6:86 7:90 8:94 9:98 10:102 11:106 12:110 13:114 14:118 15:122
21-228-13:54:35.995 00 SCX_CPU1_MD_SY/3607     enddo
21-228-13:54:35.996 00 SCX_CPU1_MD_SY/3605     for j = 1 to 10 do
21-228-13:54:35.996 00 SCX_CPU1_MD_SY/3606         write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:54:35.996 00     SPR-I:OPRO         Byte 3; 1:67 2:71 3:75 4:79 5:83 6:87 7:91 8:95 9:99 10:103 11:107 12:111 13:115 14:119 15:123
21-228-13:54:35.996 00 SCX_CPU1_MD_SY/3607     enddo
21-228-13:54:35.997 00 SCX_CPU1_MD_SY/3605     for j = 1 to 10 do
21-228-13:54:35.997 00 SCX_CPU1_MD_SY/3606         write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:54:35.998 00     SPR-I:OPRO         Byte 4; 1:68 2:72 3:76 4:80 5:84 6:88 7:92 8:96 9:100 10:104 11:108 12:112 13:116 14:120 15:124
21-228-13:54:35.998 00 SCX_CPU1_MD_SY/3607     enddo
21-228-13:54:35.998 00 SCX_CPU1_MD_SY/3605     for j = 1 to 10 do
21-228-13:54:35.999 00 SCX_CPU1_MD_SY/3606         write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:54:35.999 00     SPR-I:OPRO         Byte 5; 1:73 2:77 3:81 4:85 5:89 6:93 7:97 8:101 9:105 10:109 11:113 12:117 13:121 14:125 15:129
21-228-13:54:35.999 00 SCX_CPU1_MD_SY/3607     enddo
21-228-13:54:36.000 00 SCX_CPU1_MD_SY/3605     for j = 1 to 10 do
21-228-13:54:36.000 00 SCX_CPU1_MD_SY/3606         write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:54:36.000 00     SPR-I:OPRO         Byte 6; 1:74 2:78 3:82 4:86 5:90 6:94 7:98 8:102 9:106 10:110 11:114 12:118 13:122 14:126 15:130
21-228-13:54:36.001 00 SCX_CPU1_MD_SY/3607     enddo
21-228-13:54:36.001 00 SCX_CPU1_MD_SY/3605     for j = 1 to 10 do
21-228-13:54:36.001 00 SCX_CPU1_MD_SY/3606         write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:54:36.002 00     SPR-I:OPRO         Byte 7; 1:0 2:0 3:0 4:0 5:0 6:0 7:0 8:0 9:0 10:0 11:0 12:0 13:0 14:0 15:0
21-228-13:54:36.002 00 SCX_CPU1_MD_SY/3607     enddo
21-228-13:54:36.002 00 SCX_CPU1_MD_SY/3605     for j = 1 to 10 do
21-228-13:54:36.002 00 SCX_CPU1_MD_SY/3606         write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:54:36.003 00     SPR-I:OPRO         Byte 8; 1:0 2:0 3:0 4:0 5:0 6:0 7:0 8:0 9:0 10:0 11:0 12:0 13:0 14:0 15:0
21-228-13:54:36.003 00 SCX_CPU1_MD_SY/3607     enddo
21-228-13:54:36.003 00 SCX_CPU1_MD_SY/3605     for j = 1 to 10 do
21-228-13:54:36.004 00 SCX_CPU1_MD_SY/3606         write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:54:36.004 00     SPR-I:OPRO         Byte 9; 1:0 2:0 3:0 4:0 5:0 6:0 7:0 8:0 9:0 10:0 11:0 12:0 13:0 14:0 15:0
21-228-13:54:36.004 00 SCX_CPU1_MD_SY/3607     enddo
21-228-13:54:36.005 00 SCX_CPU1_MD_SY/3605     for j = 1 to 10 do
21-228-13:54:36.005 00 SCX_CPU1_MD_SY/3606         write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:54:36.005 00     SPR-I:OPRO         Byte 10; 1:0 2:0 3:0 4:0 5:0 6:0 7:0 8:0 9:0 10:0 11:0 12:0 13:0 14:0 15:0
21-228-13:54:36.005 00 SCX_CPU1_MD_SY/3607     enddo
21-228-13:54:36.006 00 SCX_CPU1_MD_SY/3605     for j = 1 to 10 do
21-228-13:54:36.006 00 SCX_CPU1_MD_SY/3608     
21-228-13:54:36.006 00 SCX_CPU1_MD_SY/3609     ; Check the data - since the delay for this dwell table is 4 and the values
21-228-13:54:36.006 00 SCX_CPU1_MD_SY/3610     ; are incrementing once per second, each collected data point should be 4 more
21-228-13:54:36.006 00 SCX_CPU1_MD_SY/3611     ; than the previous one. The data in bytes 7 through 10 should remain 0
21-228-13:54:36.006 00 SCX_CPU1_MD_SY/3612     ; throughout.
21-228-13:54:36.006 00 SCX_CPU1_MD_SY/3613     passed = 1
21-228-13:54:36.006 00 SCX_CPU1_MD_SY/3614     if (dwelldata[1,7] <> 0) or (dwelldata[1,8] <> 0) or (dwelldata[1,9] <> 0) or (dwelldata[1,10] <> 0) then
21-228-13:54:36.006 00 SCX_CPU1_MD_SY/3617     endif
21-228-13:54:36.006 00 SCX_CPU1_MD_SY/3618     for i = 2 to 15 do
21-228-13:54:36.006 00 SCX_CPU1_MD_SY/3619       for j = 1 to 6 do
21-228-13:54:36.006 00 SCX_CPU1_MD_SY/3620         if (dwelldata[i-1,j] >= 252) then
21-228-13:54:36.007 00 SCX_CPU1_MD_SY/3627         else
21-228-13:54:36.007 00 SCX_CPU1_MD_SY/3628           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:54:36.007 00 SCX_CPU1_MD_SY/3633           endif
21-228-13:54:36.007 00 SCX_CPU1_MD_SY/3634         endif
21-228-13:54:36.007 00 SCX_CPU1_MD_SY/3635       enddo
21-228-13:54:36.007 00 SCX_CPU1_MD_SY/3619       for j = 1 to 6 do
21-228-13:54:36.007 00 SCX_CPU1_MD_SY/3620         if (dwelldata[i-1,j] >= 252) then
21-228-13:54:36.007 00 SCX_CPU1_MD_SY/3627         else
21-228-13:54:36.007 00 SCX_CPU1_MD_SY/3628           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:54:36.007 00 SCX_CPU1_MD_SY/3633           endif
21-228-13:54:36.007 00 SCX_CPU1_MD_SY/3634         endif
21-228-13:54:36.007 00 SCX_CPU1_MD_SY/3635       enddo
21-228-13:54:36.008 00 SCX_CPU1_MD_SY/3619       for j = 1 to 6 do
21-228-13:54:36.008 00 SCX_CPU1_MD_SY/3620         if (dwelldata[i-1,j] >= 252) then
21-228-13:54:36.008 00 SCX_CPU1_MD_SY/3627         else
21-228-13:54:36.008 00 SCX_CPU1_MD_SY/3628           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:54:36.008 00 SCX_CPU1_MD_SY/3633           endif
21-228-13:54:36.008 00 SCX_CPU1_MD_SY/3634         endif
21-228-13:54:36.008 00 SCX_CPU1_MD_SY/3635       enddo
21-228-13:54:36.008 00 SCX_CPU1_MD_SY/3619       for j = 1 to 6 do
21-228-13:54:36.008 00 SCX_CPU1_MD_SY/3620         if (dwelldata[i-1,j] >= 252) then
21-228-13:54:36.009 00 SCX_CPU1_MD_SY/3627         else
21-228-13:54:36.009 00 SCX_CPU1_MD_SY/3628           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:54:36.009 00 SCX_CPU1_MD_SY/3633           endif
21-228-13:54:36.009 00 SCX_CPU1_MD_SY/3634         endif
21-228-13:54:36.009 00 SCX_CPU1_MD_SY/3635       enddo
21-228-13:54:36.009 00 SCX_CPU1_MD_SY/3619       for j = 1 to 6 do
21-228-13:54:36.009 00 SCX_CPU1_MD_SY/3620         if (dwelldata[i-1,j] >= 252) then
21-228-13:54:36.009 00 SCX_CPU1_MD_SY/3627         else
21-228-13:54:36.009 00 SCX_CPU1_MD_SY/3628           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:54:36.009 00 SCX_CPU1_MD_SY/3633           endif
21-228-13:54:36.009 00 SCX_CPU1_MD_SY/3634         endif
21-228-13:54:36.009 00 SCX_CPU1_MD_SY/3635       enddo
21-228-13:54:36.010 00 SCX_CPU1_MD_SY/3619       for j = 1 to 6 do
21-228-13:54:36.010 00 SCX_CPU1_MD_SY/3620         if (dwelldata[i-1,j] >= 252) then
21-228-13:54:36.010 00 SCX_CPU1_MD_SY/3627         else
21-228-13:54:36.010 00 SCX_CPU1_MD_SY/3628           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:54:36.010 00 SCX_CPU1_MD_SY/3633           endif
21-228-13:54:36.010 00 SCX_CPU1_MD_SY/3634         endif
21-228-13:54:36.010 00 SCX_CPU1_MD_SY/3635       enddo
21-228-13:54:36.010 00 SCX_CPU1_MD_SY/3619       for j = 1 to 6 do
21-228-13:54:36.011 00 SCX_CPU1_MD_SY/3636       if (dwelldata[i,7] <> 0) or (dwelldata[i,8] <> 0) or (dwelldata[i,9] <> 0) or (dwelldata[i,10] <> 0) then
21-228-13:54:36.011 00 SCX_CPU1_MD_SY/3639       endif
21-228-13:54:36.011 00 SCX_CPU1_MD_SY/3640     enddo
21-228-13:54:36.011 00 SCX_CPU1_MD_SY/3618     for i = 2 to 15 do
21-228-13:54:36.011 00 SCX_CPU1_MD_SY/3619       for j = 1 to 6 do
21-228-13:54:36.011 00 SCX_CPU1_MD_SY/3620         if (dwelldata[i-1,j] >= 252) then
21-228-13:54:36.011 00 SCX_CPU1_MD_SY/3627         else
21-228-13:54:36.011 00 SCX_CPU1_MD_SY/3628           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:54:36.011 00 SCX_CPU1_MD_SY/3633           endif
21-228-13:54:36.011 00 SCX_CPU1_MD_SY/3634         endif
21-228-13:54:36.011 00 SCX_CPU1_MD_SY/3635       enddo
21-228-13:54:36.012 00 SCX_CPU1_MD_SY/3619       for j = 1 to 6 do
21-228-13:54:36.012 00 SCX_CPU1_MD_SY/3620         if (dwelldata[i-1,j] >= 252) then
21-228-13:54:36.012 00 SCX_CPU1_MD_SY/3627         else
21-228-13:54:36.012 00 SCX_CPU1_MD_SY/3628           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:54:36.012 00 SCX_CPU1_MD_SY/3633           endif
21-228-13:54:36.012 00 SCX_CPU1_MD_SY/3634         endif
21-228-13:54:36.012 00 SCX_CPU1_MD_SY/3635       enddo
21-228-13:54:36.012 00 SCX_CPU1_MD_SY/3619       for j = 1 to 6 do
21-228-13:54:36.013 00 SCX_CPU1_MD_SY/3620         if (dwelldata[i-1,j] >= 252) then
21-228-13:54:36.013 00 SCX_CPU1_MD_SY/3627         else
21-228-13:54:36.013 00 SCX_CPU1_MD_SY/3628           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:54:36.013 00 SCX_CPU1_MD_SY/3633           endif
21-228-13:54:36.013 00 SCX_CPU1_MD_SY/3634         endif
21-228-13:54:36.013 00 SCX_CPU1_MD_SY/3635       enddo
21-228-13:54:36.013 00 SCX_CPU1_MD_SY/3619       for j = 1 to 6 do
21-228-13:54:36.013 00 SCX_CPU1_MD_SY/3620         if (dwelldata[i-1,j] >= 252) then
21-228-13:54:36.013 00 SCX_CPU1_MD_SY/3627         else
21-228-13:54:36.013 00 SCX_CPU1_MD_SY/3628           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:54:36.013 00 SCX_CPU1_MD_SY/3633           endif
21-228-13:54:36.013 00 SCX_CPU1_MD_SY/3634         endif
21-228-13:54:36.014 00 SCX_CPU1_MD_SY/3635       enddo
21-228-13:54:36.014 00 SCX_CPU1_MD_SY/3619       for j = 1 to 6 do
21-228-13:54:36.014 00 SCX_CPU1_MD_SY/3620         if (dwelldata[i-1,j] >= 252) then
21-228-13:54:36.014 00 SCX_CPU1_MD_SY/3627         else
21-228-13:54:36.014 00 SCX_CPU1_MD_SY/3628           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:54:36.014 00 SCX_CPU1_MD_SY/3633           endif
21-228-13:54:36.014 00 SCX_CPU1_MD_SY/3634         endif
21-228-13:54:36.014 00 SCX_CPU1_MD_SY/3635       enddo
21-228-13:54:36.015 00 SCX_CPU1_MD_SY/3619       for j = 1 to 6 do
21-228-13:54:36.015 00 SCX_CPU1_MD_SY/3620         if (dwelldata[i-1,j] >= 252) then
21-228-13:54:36.015 00 SCX_CPU1_MD_SY/3627         else
21-228-13:54:36.015 00 SCX_CPU1_MD_SY/3628           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:54:36.015 00 SCX_CPU1_MD_SY/3633           endif
21-228-13:54:36.015 00 SCX_CPU1_MD_SY/3634         endif
21-228-13:54:36.015 00 SCX_CPU1_MD_SY/3635       enddo
21-228-13:54:36.016 00 SCX_CPU1_MD_SY/3619       for j = 1 to 6 do
21-228-13:54:36.016 00 SCX_CPU1_MD_SY/3636       if (dwelldata[i,7] <> 0) or (dwelldata[i,8] <> 0) or (dwelldata[i,9] <> 0) or (dwelldata[i,10] <> 0) then
21-228-13:54:36.016 00 SCX_CPU1_MD_SY/3639       endif
21-228-13:54:36.016 00 SCX_CPU1_MD_SY/3640     enddo
21-228-13:54:36.017 00 SCX_CPU1_MD_SY/3618     for i = 2 to 15 do
21-228-13:54:36.017 00 SCX_CPU1_MD_SY/3619       for j = 1 to 6 do
21-228-13:54:36.017 00 SCX_CPU1_MD_SY/3620         if (dwelldata[i-1,j] >= 252) then
21-228-13:54:36.017 00 SCX_CPU1_MD_SY/3627         else
21-228-13:54:36.017 00 SCX_CPU1_MD_SY/3628           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:54:36.017 00 SCX_CPU1_MD_SY/3633           endif
21-228-13:54:36.017 00 SCX_CPU1_MD_SY/3634         endif
21-228-13:54:36.017 00 SCX_CPU1_MD_SY/3635       enddo
21-228-13:54:36.017 00 SCX_CPU1_MD_SY/3619       for j = 1 to 6 do
21-228-13:54:36.018 00 SCX_CPU1_MD_SY/3620         if (dwelldata[i-1,j] >= 252) then
21-228-13:54:36.018 00 SCX_CPU1_MD_SY/3627         else
21-228-13:54:36.018 00 SCX_CPU1_MD_SY/3628           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:54:36.018 00 SCX_CPU1_MD_SY/3633           endif
21-228-13:54:36.018 00 SCX_CPU1_MD_SY/3634         endif
21-228-13:54:36.018 00 SCX_CPU1_MD_SY/3635       enddo
21-228-13:54:36.018 00 SCX_CPU1_MD_SY/3619       for j = 1 to 6 do
21-228-13:54:36.018 00 SCX_CPU1_MD_SY/3620         if (dwelldata[i-1,j] >= 252) then
21-228-13:54:36.018 00 SCX_CPU1_MD_SY/3627         else
21-228-13:54:36.018 00 SCX_CPU1_MD_SY/3628           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:54:36.018 00 SCX_CPU1_MD_SY/3633           endif
21-228-13:54:36.018 00 SCX_CPU1_MD_SY/3634         endif
21-228-13:54:36.019 00 SCX_CPU1_MD_SY/3635       enddo
21-228-13:54:36.019 00 SCX_CPU1_MD_SY/3619       for j = 1 to 6 do
21-228-13:54:36.019 00 SCX_CPU1_MD_SY/3620         if (dwelldata[i-1,j] >= 252) then
21-228-13:54:36.019 00 SCX_CPU1_MD_SY/3627         else
21-228-13:54:36.019 00 SCX_CPU1_MD_SY/3628           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:54:36.019 00 SCX_CPU1_MD_SY/3633           endif
21-228-13:54:36.019 00 SCX_CPU1_MD_SY/3634         endif
21-228-13:54:36.019 00 SCX_CPU1_MD_SY/3635       enddo
21-228-13:54:36.020 00 SCX_CPU1_MD_SY/3619       for j = 1 to 6 do
21-228-13:54:36.020 00 SCX_CPU1_MD_SY/3620         if (dwelldata[i-1,j] >= 252) then
21-228-13:54:36.020 00 SCX_CPU1_MD_SY/3627         else
21-228-13:54:36.020 00 SCX_CPU1_MD_SY/3628           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:54:36.020 00 SCX_CPU1_MD_SY/3633           endif
21-228-13:54:36.020 00 SCX_CPU1_MD_SY/3634         endif
21-228-13:54:36.020 00 SCX_CPU1_MD_SY/3635       enddo
21-228-13:54:36.020 00 SCX_CPU1_MD_SY/3619       for j = 1 to 6 do
21-228-13:54:36.020 00 SCX_CPU1_MD_SY/3620         if (dwelldata[i-1,j] >= 252) then
21-228-13:54:36.020 00 SCX_CPU1_MD_SY/3627         else
21-228-13:54:36.020 00 SCX_CPU1_MD_SY/3628           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:54:36.020 00 SCX_CPU1_MD_SY/3633           endif
21-228-13:54:36.021 00 SCX_CPU1_MD_SY/3634         endif
21-228-13:54:36.021 00 SCX_CPU1_MD_SY/3635       enddo
21-228-13:54:36.021 00 SCX_CPU1_MD_SY/3619       for j = 1 to 6 do
21-228-13:54:36.021 00 SCX_CPU1_MD_SY/3636       if (dwelldata[i,7] <> 0) or (dwelldata[i,8] <> 0) or (dwelldata[i,9] <> 0) or (dwelldata[i,10] <> 0) then
21-228-13:54:36.021 00 SCX_CPU1_MD_SY/3639       endif
21-228-13:54:36.021 00 SCX_CPU1_MD_SY/3640     enddo
21-228-13:54:36.022 00 SCX_CPU1_MD_SY/3618     for i = 2 to 15 do
21-228-13:54:36.022 00 SCX_CPU1_MD_SY/3619       for j = 1 to 6 do
21-228-13:54:36.022 00 SCX_CPU1_MD_SY/3620         if (dwelldata[i-1,j] >= 252) then
21-228-13:54:36.022 00 SCX_CPU1_MD_SY/3627         else
21-228-13:54:36.022 00 SCX_CPU1_MD_SY/3628           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:54:36.022 00 SCX_CPU1_MD_SY/3633           endif
21-228-13:54:36.022 00 SCX_CPU1_MD_SY/3634         endif
21-228-13:54:36.022 00 SCX_CPU1_MD_SY/3635       enddo
21-228-13:54:36.022 00 SCX_CPU1_MD_SY/3619       for j = 1 to 6 do
21-228-13:54:36.023 00 SCX_CPU1_MD_SY/3620         if (dwelldata[i-1,j] >= 252) then
21-228-13:54:36.023 00 SCX_CPU1_MD_SY/3627         else
21-228-13:54:36.023 00 SCX_CPU1_MD_SY/3628           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:54:36.023 00 SCX_CPU1_MD_SY/3633           endif
21-228-13:54:36.023 00 SCX_CPU1_MD_SY/3634         endif
21-228-13:54:36.023 00 SCX_CPU1_MD_SY/3635       enddo
21-228-13:54:36.023 00 SCX_CPU1_MD_SY/3619       for j = 1 to 6 do
21-228-13:54:36.023 00 SCX_CPU1_MD_SY/3620         if (dwelldata[i-1,j] >= 252) then
21-228-13:54:36.023 00 SCX_CPU1_MD_SY/3627         else
21-228-13:54:36.023 00 SCX_CPU1_MD_SY/3628           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:54:36.024 00 SCX_CPU1_MD_SY/3633           endif
21-228-13:54:36.024 00 SCX_CPU1_MD_SY/3634         endif
21-228-13:54:36.024 00 SCX_CPU1_MD_SY/3635       enddo
21-228-13:54:36.024 00 SCX_CPU1_MD_SY/3619       for j = 1 to 6 do
21-228-13:54:36.024 00 SCX_CPU1_MD_SY/3620         if (dwelldata[i-1,j] >= 252) then
21-228-13:54:36.024 00 SCX_CPU1_MD_SY/3627         else
21-228-13:54:36.024 00 SCX_CPU1_MD_SY/3628           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:54:36.024 00 SCX_CPU1_MD_SY/3633           endif
21-228-13:54:36.024 00 SCX_CPU1_MD_SY/3634         endif
21-228-13:54:36.024 00 SCX_CPU1_MD_SY/3635       enddo
21-228-13:54:36.025 00 SCX_CPU1_MD_SY/3619       for j = 1 to 6 do
21-228-13:54:36.025 00 SCX_CPU1_MD_SY/3620         if (dwelldata[i-1,j] >= 252) then
21-228-13:54:36.025 00 SCX_CPU1_MD_SY/3627         else
21-228-13:54:36.025 00 SCX_CPU1_MD_SY/3628           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:54:36.025 00 SCX_CPU1_MD_SY/3633           endif
21-228-13:54:36.025 00 SCX_CPU1_MD_SY/3634         endif
21-228-13:54:36.025 00 SCX_CPU1_MD_SY/3635       enddo
21-228-13:54:36.026 00 SCX_CPU1_MD_SY/3619       for j = 1 to 6 do
21-228-13:54:36.026 00 SCX_CPU1_MD_SY/3620         if (dwelldata[i-1,j] >= 252) then
21-228-13:54:36.026 00 SCX_CPU1_MD_SY/3627         else
21-228-13:54:36.026 00 SCX_CPU1_MD_SY/3628           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:54:36.026 00 SCX_CPU1_MD_SY/3633           endif
21-228-13:54:36.026 00 SCX_CPU1_MD_SY/3634         endif
21-228-13:54:36.026 00 SCX_CPU1_MD_SY/3635       enddo
21-228-13:54:36.026 00 SCX_CPU1_MD_SY/3619       for j = 1 to 6 do
21-228-13:54:36.027 00 SCX_CPU1_MD_SY/3636       if (dwelldata[i,7] <> 0) or (dwelldata[i,8] <> 0) or (dwelldata[i,9] <> 0) or (dwelldata[i,10] <> 0) then
21-228-13:54:36.027 00 SCX_CPU1_MD_SY/3639       endif
21-228-13:54:36.027 00 SCX_CPU1_MD_SY/3640     enddo
21-228-13:54:36.027 00 SCX_CPU1_MD_SY/3618     for i = 2 to 15 do
21-228-13:54:36.027 00 SCX_CPU1_MD_SY/3619       for j = 1 to 6 do
21-228-13:54:36.027 00 SCX_CPU1_MD_SY/3620         if (dwelldata[i-1,j] >= 252) then
21-228-13:54:36.028 00 SCX_CPU1_MD_SY/3627         else
21-228-13:54:36.028 00 SCX_CPU1_MD_SY/3628           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:54:36.028 00 SCX_CPU1_MD_SY/3633           endif
21-228-13:54:36.028 00 SCX_CPU1_MD_SY/3634         endif
21-228-13:54:36.028 00 SCX_CPU1_MD_SY/3635       enddo
21-228-13:54:36.028 00 SCX_CPU1_MD_SY/3619       for j = 1 to 6 do
21-228-13:54:36.028 00 SCX_CPU1_MD_SY/3620         if (dwelldata[i-1,j] >= 252) then
21-228-13:54:36.028 00 SCX_CPU1_MD_SY/3627         else
21-228-13:54:36.028 00 SCX_CPU1_MD_SY/3628           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:54:36.028 00 SCX_CPU1_MD_SY/3633           endif
21-228-13:54:36.028 00 SCX_CPU1_MD_SY/3634         endif
21-228-13:54:36.028 00 SCX_CPU1_MD_SY/3635       enddo
21-228-13:54:36.029 00 SCX_CPU1_MD_SY/3619       for j = 1 to 6 do
21-228-13:54:36.029 00 SCX_CPU1_MD_SY/3620         if (dwelldata[i-1,j] >= 252) then
21-228-13:54:36.029 00 SCX_CPU1_MD_SY/3627         else
21-228-13:54:36.029 00 SCX_CPU1_MD_SY/3628           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:54:36.029 00 SCX_CPU1_MD_SY/3633           endif
21-228-13:54:36.029 00 SCX_CPU1_MD_SY/3634         endif
21-228-13:54:36.029 00 SCX_CPU1_MD_SY/3635       enddo
21-228-13:54:36.029 00 SCX_CPU1_MD_SY/3619       for j = 1 to 6 do
21-228-13:54:36.029 00 SCX_CPU1_MD_SY/3620         if (dwelldata[i-1,j] >= 252) then
21-228-13:54:36.029 00 SCX_CPU1_MD_SY/3627         else
21-228-13:54:36.030 00 SCX_CPU1_MD_SY/3628           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:54:36.030 00 SCX_CPU1_MD_SY/3633           endif
21-228-13:54:36.030 00 SCX_CPU1_MD_SY/3634         endif
21-228-13:54:36.030 00 SCX_CPU1_MD_SY/3635       enddo
21-228-13:54:36.030 00 SCX_CPU1_MD_SY/3619       for j = 1 to 6 do
21-228-13:54:36.030 00 SCX_CPU1_MD_SY/3620         if (dwelldata[i-1,j] >= 252) then
21-228-13:54:36.030 00 SCX_CPU1_MD_SY/3627         else
21-228-13:54:36.030 00 SCX_CPU1_MD_SY/3628           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:54:36.030 00 SCX_CPU1_MD_SY/3633           endif
21-228-13:54:36.030 00 SCX_CPU1_MD_SY/3634         endif
21-228-13:54:36.030 00 SCX_CPU1_MD_SY/3635       enddo
21-228-13:54:36.031 00 SCX_CPU1_MD_SY/3619       for j = 1 to 6 do
21-228-13:54:36.031 00 SCX_CPU1_MD_SY/3620         if (dwelldata[i-1,j] >= 252) then
21-228-13:54:36.031 00 SCX_CPU1_MD_SY/3627         else
21-228-13:54:36.031 00 SCX_CPU1_MD_SY/3628           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:54:36.031 00 SCX_CPU1_MD_SY/3633           endif
21-228-13:54:36.031 00 SCX_CPU1_MD_SY/3634         endif
21-228-13:54:36.031 00 SCX_CPU1_MD_SY/3635       enddo
21-228-13:54:36.031 00 SCX_CPU1_MD_SY/3619       for j = 1 to 6 do
21-228-13:54:36.031 00 SCX_CPU1_MD_SY/3636       if (dwelldata[i,7] <> 0) or (dwelldata[i,8] <> 0) or (dwelldata[i,9] <> 0) or (dwelldata[i,10] <> 0) then
21-228-13:54:36.032 00 SCX_CPU1_MD_SY/3639       endif
21-228-13:54:36.032 00 SCX_CPU1_MD_SY/3640     enddo
21-228-13:54:36.032 00 SCX_CPU1_MD_SY/3618     for i = 2 to 15 do
21-228-13:54:36.032 00 SCX_CPU1_MD_SY/3619       for j = 1 to 6 do
21-228-13:54:36.033 00 SCX_CPU1_MD_SY/3620         if (dwelldata[i-1,j] >= 252) then
21-228-13:54:36.033 00 SCX_CPU1_MD_SY/3627         else
21-228-13:54:36.033 00 SCX_CPU1_MD_SY/3628           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:54:36.033 00 SCX_CPU1_MD_SY/3633           endif
21-228-13:54:36.033 00 SCX_CPU1_MD_SY/3634         endif
21-228-13:54:36.033 00 SCX_CPU1_MD_SY/3635       enddo
21-228-13:54:36.033 00 SCX_CPU1_MD_SY/3619       for j = 1 to 6 do
21-228-13:54:36.033 00 SCX_CPU1_MD_SY/3620         if (dwelldata[i-1,j] >= 252) then
21-228-13:54:36.033 00 SCX_CPU1_MD_SY/3627         else
21-228-13:54:36.034 00 SCX_CPU1_MD_SY/3628           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:54:36.034 00 SCX_CPU1_MD_SY/3633           endif
21-228-13:54:36.034 00 SCX_CPU1_MD_SY/3634         endif
21-228-13:54:36.034 00 SCX_CPU1_MD_SY/3635       enddo
21-228-13:54:36.034 00 SCX_CPU1_MD_SY/3619       for j = 1 to 6 do
21-228-13:54:36.034 00 SCX_CPU1_MD_SY/3620         if (dwelldata[i-1,j] >= 252) then
21-228-13:54:36.034 00 SCX_CPU1_MD_SY/3627         else
21-228-13:54:36.034 00 SCX_CPU1_MD_SY/3628           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:54:36.034 00 SCX_CPU1_MD_SY/3633           endif
21-228-13:54:36.034 00 SCX_CPU1_MD_SY/3634         endif
21-228-13:54:36.034 00 SCX_CPU1_MD_SY/3635       enddo
21-228-13:54:36.035 00 SCX_CPU1_MD_SY/3619       for j = 1 to 6 do
21-228-13:54:36.035 00 SCX_CPU1_MD_SY/3620         if (dwelldata[i-1,j] >= 252) then
21-228-13:54:36.035 00 SCX_CPU1_MD_SY/3627         else
21-228-13:54:36.035 00 SCX_CPU1_MD_SY/3628           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:54:36.035 00 SCX_CPU1_MD_SY/3633           endif
21-228-13:54:36.035 00 SCX_CPU1_MD_SY/3634         endif
21-228-13:54:36.035 00 SCX_CPU1_MD_SY/3635       enddo
21-228-13:54:36.035 00 SCX_CPU1_MD_SY/3619       for j = 1 to 6 do
21-228-13:54:36.035 00 SCX_CPU1_MD_SY/3620         if (dwelldata[i-1,j] >= 252) then
21-228-13:54:36.035 00 SCX_CPU1_MD_SY/3627         else
21-228-13:54:36.035 00 SCX_CPU1_MD_SY/3628           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:54:36.035 00 SCX_CPU1_MD_SY/3633           endif
21-228-13:54:36.035 00 SCX_CPU1_MD_SY/3634         endif
21-228-13:54:36.035 00 SCX_CPU1_MD_SY/3635       enddo
21-228-13:54:36.036 00 SCX_CPU1_MD_SY/3619       for j = 1 to 6 do
21-228-13:54:36.036 00 SCX_CPU1_MD_SY/3620         if (dwelldata[i-1,j] >= 252) then
21-228-13:54:36.036 00 SCX_CPU1_MD_SY/3627         else
21-228-13:54:36.036 00 SCX_CPU1_MD_SY/3628           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:54:36.036 00 SCX_CPU1_MD_SY/3633           endif
21-228-13:54:36.036 00 SCX_CPU1_MD_SY/3634         endif
21-228-13:54:36.036 00 SCX_CPU1_MD_SY/3635       enddo
21-228-13:54:36.036 00 SCX_CPU1_MD_SY/3619       for j = 1 to 6 do
21-228-13:54:36.037 00 SCX_CPU1_MD_SY/3636       if (dwelldata[i,7] <> 0) or (dwelldata[i,8] <> 0) or (dwelldata[i,9] <> 0) or (dwelldata[i,10] <> 0) then
21-228-13:54:36.037 00 SCX_CPU1_MD_SY/3639       endif
21-228-13:54:36.037 00 SCX_CPU1_MD_SY/3640     enddo
21-228-13:54:36.037 00 SCX_CPU1_MD_SY/3618     for i = 2 to 15 do
21-228-13:54:36.037 00 SCX_CPU1_MD_SY/3619       for j = 1 to 6 do
21-228-13:54:36.037 00 SCX_CPU1_MD_SY/3620         if (dwelldata[i-1,j] >= 252) then
21-228-13:54:36.037 00 SCX_CPU1_MD_SY/3627         else
21-228-13:54:36.038 00 SCX_CPU1_MD_SY/3628           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:54:36.038 00 SCX_CPU1_MD_SY/3633           endif
21-228-13:54:36.038 00 SCX_CPU1_MD_SY/3634         endif
21-228-13:54:36.038 00 SCX_CPU1_MD_SY/3635       enddo
21-228-13:54:36.038 00 SCX_CPU1_MD_SY/3619       for j = 1 to 6 do
21-228-13:54:36.038 00 SCX_CPU1_MD_SY/3620         if (dwelldata[i-1,j] >= 252) then
21-228-13:54:36.038 00 SCX_CPU1_MD_SY/3627         else
21-228-13:54:36.038 00 SCX_CPU1_MD_SY/3628           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:54:36.038 00 SCX_CPU1_MD_SY/3633           endif
21-228-13:54:36.038 00 SCX_CPU1_MD_SY/3634         endif
21-228-13:54:36.038 00 SCX_CPU1_MD_SY/3635       enddo
21-228-13:54:36.039 00 SCX_CPU1_MD_SY/3619       for j = 1 to 6 do
21-228-13:54:36.039 00 SCX_CPU1_MD_SY/3620         if (dwelldata[i-1,j] >= 252) then
21-228-13:54:36.223 00 SCX_CPU1_MD_SY/3627         else
21-228-13:54:36.223 00 SCX_CPU1_MD_SY/3628           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:54:36.223 00 SCX_CPU1_MD_SY/3633           endif
21-228-13:54:36.223 00 SCX_CPU1_MD_SY/3634         endif
21-228-13:54:36.223 00 SCX_CPU1_MD_SY/3635       enddo
21-228-13:54:36.223 00 SCX_CPU1_MD_SY/3619       for j = 1 to 6 do
21-228-13:54:36.224 00 SCX_CPU1_MD_SY/3620         if (dwelldata[i-1,j] >= 252) then
21-228-13:54:36.224 00 SCX_CPU1_MD_SY/3627         else
21-228-13:54:36.224 00 SCX_CPU1_MD_SY/3628           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:54:36.224 00 SCX_CPU1_MD_SY/3633           endif
21-228-13:54:36.224 00 SCX_CPU1_MD_SY/3634         endif
21-228-13:54:36.224 00 SCX_CPU1_MD_SY/3635       enddo
21-228-13:54:36.224 00 SCX_CPU1_MD_SY/3619       for j = 1 to 6 do
21-228-13:54:36.225 00 SCX_CPU1_MD_SY/3620         if (dwelldata[i-1,j] >= 252) then
21-228-13:54:36.225 00 SCX_CPU1_MD_SY/3627         else
21-228-13:54:36.225 00 SCX_CPU1_MD_SY/3628           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:54:36.225 00 SCX_CPU1_MD_SY/3633           endif
21-228-13:54:36.225 00 SCX_CPU1_MD_SY/3634         endif
21-228-13:54:36.225 00 SCX_CPU1_MD_SY/3635       enddo
21-228-13:54:36.225 00 SCX_CPU1_MD_SY/3619       for j = 1 to 6 do
21-228-13:54:36.225 00 SCX_CPU1_MD_SY/3620         if (dwelldata[i-1,j] >= 252) then
21-228-13:54:36.225 00 SCX_CPU1_MD_SY/3627         else
21-228-13:54:36.225 00 SCX_CPU1_MD_SY/3628           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:54:36.226 00 SCX_CPU1_MD_SY/3633           endif
21-228-13:54:36.226 00 SCX_CPU1_MD_SY/3634         endif
21-228-13:54:36.226 00 SCX_CPU1_MD_SY/3635       enddo
21-228-13:54:36.226 00 SCX_CPU1_MD_SY/3619       for j = 1 to 6 do
21-228-13:54:36.226 00 SCX_CPU1_MD_SY/3636       if (dwelldata[i,7] <> 0) or (dwelldata[i,8] <> 0) or (dwelldata[i,9] <> 0) or (dwelldata[i,10] <> 0) then
21-228-13:54:36.226 00 SCX_CPU1_MD_SY/3639       endif
21-228-13:54:36.226 00 SCX_CPU1_MD_SY/3640     enddo
21-228-13:54:36.227 00 SCX_CPU1_MD_SY/3618     for i = 2 to 15 do
21-228-13:54:36.227 00 SCX_CPU1_MD_SY/3619       for j = 1 to 6 do
21-228-13:54:36.227 00 SCX_CPU1_MD_SY/3620         if (dwelldata[i-1,j] >= 252) then
21-228-13:54:36.227 00 SCX_CPU1_MD_SY/3627         else
21-228-13:54:36.227 00 SCX_CPU1_MD_SY/3628           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:54:36.227 00 SCX_CPU1_MD_SY/3633           endif
21-228-13:54:36.227 00 SCX_CPU1_MD_SY/3634         endif
21-228-13:54:36.227 00 SCX_CPU1_MD_SY/3635       enddo
21-228-13:54:36.228 00 SCX_CPU1_MD_SY/3619       for j = 1 to 6 do
21-228-13:54:36.228 00 SCX_CPU1_MD_SY/3620         if (dwelldata[i-1,j] >= 252) then
21-228-13:54:36.228 00 SCX_CPU1_MD_SY/3627         else
21-228-13:54:36.228 00 SCX_CPU1_MD_SY/3628           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:54:36.228 00 SCX_CPU1_MD_SY/3633           endif
21-228-13:54:36.228 00 SCX_CPU1_MD_SY/3634         endif
21-228-13:54:36.228 00 SCX_CPU1_MD_SY/3635       enddo
21-228-13:54:36.229 00 SCX_CPU1_MD_SY/3619       for j = 1 to 6 do
21-228-13:54:36.229 00 SCX_CPU1_MD_SY/3620         if (dwelldata[i-1,j] >= 252) then
21-228-13:54:36.229 00 SCX_CPU1_MD_SY/3627         else
21-228-13:54:36.229 00 SCX_CPU1_MD_SY/3628           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:54:36.229 00 SCX_CPU1_MD_SY/3633           endif
21-228-13:54:36.229 00 SCX_CPU1_MD_SY/3634         endif
21-228-13:54:36.229 00 SCX_CPU1_MD_SY/3635       enddo
21-228-13:54:36.230 00 SCX_CPU1_MD_SY/3619       for j = 1 to 6 do
21-228-13:54:36.230 00 SCX_CPU1_MD_SY/3620         if (dwelldata[i-1,j] >= 252) then
21-228-13:54:36.230 00 SCX_CPU1_MD_SY/3627         else
21-228-13:54:36.230 00 SCX_CPU1_MD_SY/3628           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:54:36.230 00 SCX_CPU1_MD_SY/3633           endif
21-228-13:54:36.230 00 SCX_CPU1_MD_SY/3634         endif
21-228-13:54:36.230 00 SCX_CPU1_MD_SY/3635       enddo
21-228-13:54:36.230 00 SCX_CPU1_MD_SY/3619       for j = 1 to 6 do
21-228-13:54:36.230 00 SCX_CPU1_MD_SY/3620         if (dwelldata[i-1,j] >= 252) then
21-228-13:54:36.231 00 SCX_CPU1_MD_SY/3627         else
21-228-13:54:36.231 00 SCX_CPU1_MD_SY/3628           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:54:36.231 00 SCX_CPU1_MD_SY/3633           endif
21-228-13:54:36.231 00 SCX_CPU1_MD_SY/3634         endif
21-228-13:54:36.231 00 SCX_CPU1_MD_SY/3635       enddo
21-228-13:54:36.231 00 SCX_CPU1_MD_SY/3619       for j = 1 to 6 do
21-228-13:54:36.231 00 SCX_CPU1_MD_SY/3620         if (dwelldata[i-1,j] >= 252) then
21-228-13:54:36.231 00 SCX_CPU1_MD_SY/3627         else
21-228-13:54:36.231 00 SCX_CPU1_MD_SY/3628           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:54:36.231 00 SCX_CPU1_MD_SY/3633           endif
21-228-13:54:36.231 00 SCX_CPU1_MD_SY/3634         endif
21-228-13:54:36.231 00 SCX_CPU1_MD_SY/3635       enddo
21-228-13:54:36.232 00 SCX_CPU1_MD_SY/3619       for j = 1 to 6 do
21-228-13:54:36.232 00 SCX_CPU1_MD_SY/3636       if (dwelldata[i,7] <> 0) or (dwelldata[i,8] <> 0) or (dwelldata[i,9] <> 0) or (dwelldata[i,10] <> 0) then
21-228-13:54:36.232 00 SCX_CPU1_MD_SY/3639       endif
21-228-13:54:36.232 00 SCX_CPU1_MD_SY/3640     enddo
21-228-13:54:36.232 00 SCX_CPU1_MD_SY/3618     for i = 2 to 15 do
21-228-13:54:36.232 00 SCX_CPU1_MD_SY/3619       for j = 1 to 6 do
21-228-13:54:36.232 00 SCX_CPU1_MD_SY/3620         if (dwelldata[i-1,j] >= 252) then
21-228-13:54:36.233 00 SCX_CPU1_MD_SY/3627         else
21-228-13:54:36.233 00 SCX_CPU1_MD_SY/3628           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:54:36.233 00 SCX_CPU1_MD_SY/3633           endif
21-228-13:54:36.233 00 SCX_CPU1_MD_SY/3634         endif
21-228-13:54:36.233 00 SCX_CPU1_MD_SY/3635       enddo
21-228-13:54:36.233 00 SCX_CPU1_MD_SY/3619       for j = 1 to 6 do
21-228-13:54:36.233 00 SCX_CPU1_MD_SY/3620         if (dwelldata[i-1,j] >= 252) then
21-228-13:54:36.233 00 SCX_CPU1_MD_SY/3627         else
21-228-13:54:36.233 00 SCX_CPU1_MD_SY/3628           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:54:36.233 00 SCX_CPU1_MD_SY/3633           endif
21-228-13:54:36.233 00 SCX_CPU1_MD_SY/3634         endif
21-228-13:54:36.233 00 SCX_CPU1_MD_SY/3635       enddo
21-228-13:54:36.234 00 SCX_CPU1_MD_SY/3619       for j = 1 to 6 do
21-228-13:54:36.234 00 SCX_CPU1_MD_SY/3620         if (dwelldata[i-1,j] >= 252) then
21-228-13:54:36.234 00 SCX_CPU1_MD_SY/3627         else
21-228-13:54:36.234 00 SCX_CPU1_MD_SY/3628           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:54:36.234 00 SCX_CPU1_MD_SY/3633           endif
21-228-13:54:36.234 00 SCX_CPU1_MD_SY/3634         endif
21-228-13:54:36.234 00 SCX_CPU1_MD_SY/3635       enddo
21-228-13:54:36.234 00 SCX_CPU1_MD_SY/3619       for j = 1 to 6 do
21-228-13:54:36.235 00 SCX_CPU1_MD_SY/3620         if (dwelldata[i-1,j] >= 252) then
21-228-13:54:36.235 00 SCX_CPU1_MD_SY/3627         else
21-228-13:54:36.235 00 SCX_CPU1_MD_SY/3628           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:54:36.235 00 SCX_CPU1_MD_SY/3633           endif
21-228-13:54:36.235 00 SCX_CPU1_MD_SY/3634         endif
21-228-13:54:36.235 00 SCX_CPU1_MD_SY/3635       enddo
21-228-13:54:36.235 00 SCX_CPU1_MD_SY/3619       for j = 1 to 6 do
21-228-13:54:36.235 00 SCX_CPU1_MD_SY/3620         if (dwelldata[i-1,j] >= 252) then
21-228-13:54:36.235 00 SCX_CPU1_MD_SY/3627         else
21-228-13:54:36.235 00 SCX_CPU1_MD_SY/3628           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:54:36.235 00 SCX_CPU1_MD_SY/3633           endif
21-228-13:54:36.235 00 SCX_CPU1_MD_SY/3634         endif
21-228-13:54:36.235 00 SCX_CPU1_MD_SY/3635       enddo
21-228-13:54:36.236 00 SCX_CPU1_MD_SY/3619       for j = 1 to 6 do
21-228-13:54:36.236 00 SCX_CPU1_MD_SY/3620         if (dwelldata[i-1,j] >= 252) then
21-228-13:54:36.236 00 SCX_CPU1_MD_SY/3627         else
21-228-13:54:36.236 00 SCX_CPU1_MD_SY/3628           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:54:36.236 00 SCX_CPU1_MD_SY/3633           endif
21-228-13:54:36.236 00 SCX_CPU1_MD_SY/3634         endif
21-228-13:54:36.236 00 SCX_CPU1_MD_SY/3635       enddo
21-228-13:54:36.236 00 SCX_CPU1_MD_SY/3619       for j = 1 to 6 do
21-228-13:54:36.237 00 SCX_CPU1_MD_SY/3636       if (dwelldata[i,7] <> 0) or (dwelldata[i,8] <> 0) or (dwelldata[i,9] <> 0) or (dwelldata[i,10] <> 0) then
21-228-13:54:36.237 00 SCX_CPU1_MD_SY/3639       endif
21-228-13:54:36.237 00 SCX_CPU1_MD_SY/3640     enddo
21-228-13:54:36.237 00 SCX_CPU1_MD_SY/3618     for i = 2 to 15 do
21-228-13:54:36.237 00 SCX_CPU1_MD_SY/3619       for j = 1 to 6 do
21-228-13:54:36.237 00 SCX_CPU1_MD_SY/3620         if (dwelldata[i-1,j] >= 252) then
21-228-13:54:36.237 00 SCX_CPU1_MD_SY/3627         else
21-228-13:54:36.237 00 SCX_CPU1_MD_SY/3628           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:54:36.237 00 SCX_CPU1_MD_SY/3633           endif
21-228-13:54:36.237 00 SCX_CPU1_MD_SY/3634         endif
21-228-13:54:36.237 00 SCX_CPU1_MD_SY/3635       enddo
21-228-13:54:36.238 00 SCX_CPU1_MD_SY/3619       for j = 1 to 6 do
21-228-13:54:36.238 00 SCX_CPU1_MD_SY/3620         if (dwelldata[i-1,j] >= 252) then
21-228-13:54:36.238 00 SCX_CPU1_MD_SY/3627         else
21-228-13:54:36.238 00 SCX_CPU1_MD_SY/3628           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:54:36.238 00 SCX_CPU1_MD_SY/3633           endif
21-228-13:54:36.238 00 SCX_CPU1_MD_SY/3634         endif
21-228-13:54:36.238 00 SCX_CPU1_MD_SY/3635       enddo
21-228-13:54:36.239 00 SCX_CPU1_MD_SY/3619       for j = 1 to 6 do
21-228-13:54:36.239 00 SCX_CPU1_MD_SY/3620         if (dwelldata[i-1,j] >= 252) then
21-228-13:54:36.239 00 SCX_CPU1_MD_SY/3627         else
21-228-13:54:36.239 00 SCX_CPU1_MD_SY/3628           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:54:36.239 00 SCX_CPU1_MD_SY/3633           endif
21-228-13:54:36.239 00 SCX_CPU1_MD_SY/3634         endif
21-228-13:54:36.239 00 SCX_CPU1_MD_SY/3635       enddo
21-228-13:54:36.240 00 SCX_CPU1_MD_SY/3619       for j = 1 to 6 do
21-228-13:54:36.240 00 SCX_CPU1_MD_SY/3620         if (dwelldata[i-1,j] >= 252) then
21-228-13:54:36.240 00 SCX_CPU1_MD_SY/3627         else
21-228-13:54:36.240 00 SCX_CPU1_MD_SY/3628           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:54:36.240 00 SCX_CPU1_MD_SY/3633           endif
21-228-13:54:36.240 00 SCX_CPU1_MD_SY/3634         endif
21-228-13:54:36.240 00 SCX_CPU1_MD_SY/3635       enddo
21-228-13:54:36.240 00 SCX_CPU1_MD_SY/3619       for j = 1 to 6 do
21-228-13:54:36.240 00 SCX_CPU1_MD_SY/3620         if (dwelldata[i-1,j] >= 252) then
21-228-13:54:36.241 00 SCX_CPU1_MD_SY/3627         else
21-228-13:54:36.241 00 SCX_CPU1_MD_SY/3628           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:54:36.241 00 SCX_CPU1_MD_SY/3633           endif
21-228-13:54:36.241 00 SCX_CPU1_MD_SY/3634         endif
21-228-13:54:36.241 00 SCX_CPU1_MD_SY/3635       enddo
21-228-13:54:36.241 00 SCX_CPU1_MD_SY/3619       for j = 1 to 6 do
21-228-13:54:36.241 00 SCX_CPU1_MD_SY/3620         if (dwelldata[i-1,j] >= 252) then
21-228-13:54:36.241 00 SCX_CPU1_MD_SY/3627         else
21-228-13:54:36.241 00 SCX_CPU1_MD_SY/3628           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:54:36.241 00 SCX_CPU1_MD_SY/3633           endif
21-228-13:54:36.241 00 SCX_CPU1_MD_SY/3634         endif
21-228-13:54:36.241 00 SCX_CPU1_MD_SY/3635       enddo
21-228-13:54:36.242 00 SCX_CPU1_MD_SY/3619       for j = 1 to 6 do
21-228-13:54:36.242 00 SCX_CPU1_MD_SY/3636       if (dwelldata[i,7] <> 0) or (dwelldata[i,8] <> 0) or (dwelldata[i,9] <> 0) or (dwelldata[i,10] <> 0) then
21-228-13:54:36.242 00 SCX_CPU1_MD_SY/3639       endif
21-228-13:54:36.242 00 SCX_CPU1_MD_SY/3640     enddo
21-228-13:54:36.242 00 SCX_CPU1_MD_SY/3618     for i = 2 to 15 do
21-228-13:54:36.242 00 SCX_CPU1_MD_SY/3619       for j = 1 to 6 do
21-228-13:54:36.242 00 SCX_CPU1_MD_SY/3620         if (dwelldata[i-1,j] >= 252) then
21-228-13:54:36.242 00 SCX_CPU1_MD_SY/3627         else
21-228-13:54:36.242 00 SCX_CPU1_MD_SY/3628           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:54:36.243 00 SCX_CPU1_MD_SY/3633           endif
21-228-13:54:36.243 00 SCX_CPU1_MD_SY/3634         endif
21-228-13:54:36.243 00 SCX_CPU1_MD_SY/3635       enddo
21-228-13:54:36.243 00 SCX_CPU1_MD_SY/3619       for j = 1 to 6 do
21-228-13:54:36.243 00 SCX_CPU1_MD_SY/3620         if (dwelldata[i-1,j] >= 252) then
21-228-13:54:36.243 00 SCX_CPU1_MD_SY/3627         else
21-228-13:54:36.243 00 SCX_CPU1_MD_SY/3628           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:54:36.243 00 SCX_CPU1_MD_SY/3633           endif
21-228-13:54:36.243 00 SCX_CPU1_MD_SY/3634         endif
21-228-13:54:36.243 00 SCX_CPU1_MD_SY/3635       enddo
21-228-13:54:36.244 00 SCX_CPU1_MD_SY/3619       for j = 1 to 6 do
21-228-13:54:36.244 00 SCX_CPU1_MD_SY/3620         if (dwelldata[i-1,j] >= 252) then
21-228-13:54:36.244 00 SCX_CPU1_MD_SY/3627         else
21-228-13:54:36.244 00 SCX_CPU1_MD_SY/3628           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:54:36.244 00 SCX_CPU1_MD_SY/3633           endif
21-228-13:54:36.244 00 SCX_CPU1_MD_SY/3634         endif
21-228-13:54:36.244 00 SCX_CPU1_MD_SY/3635       enddo
21-228-13:54:36.244 00 SCX_CPU1_MD_SY/3619       for j = 1 to 6 do
21-228-13:54:36.244 00 SCX_CPU1_MD_SY/3620         if (dwelldata[i-1,j] >= 252) then
21-228-13:54:36.244 00 SCX_CPU1_MD_SY/3627         else
21-228-13:54:36.244 00 SCX_CPU1_MD_SY/3628           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:54:36.244 00 SCX_CPU1_MD_SY/3633           endif
21-228-13:54:36.244 00 SCX_CPU1_MD_SY/3634         endif
21-228-13:54:36.244 00 SCX_CPU1_MD_SY/3635       enddo
21-228-13:54:36.245 00 SCX_CPU1_MD_SY/3619       for j = 1 to 6 do
21-228-13:54:36.245 00 SCX_CPU1_MD_SY/3620         if (dwelldata[i-1,j] >= 252) then
21-228-13:54:36.245 00 SCX_CPU1_MD_SY/3627         else
21-228-13:54:36.245 00 SCX_CPU1_MD_SY/3628           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:54:36.245 00 SCX_CPU1_MD_SY/3633           endif
21-228-13:54:36.245 00 SCX_CPU1_MD_SY/3634         endif
21-228-13:54:36.245 00 SCX_CPU1_MD_SY/3635       enddo
21-228-13:54:36.245 00 SCX_CPU1_MD_SY/3619       for j = 1 to 6 do
21-228-13:54:36.246 00 SCX_CPU1_MD_SY/3620         if (dwelldata[i-1,j] >= 252) then
21-228-13:54:36.246 00 SCX_CPU1_MD_SY/3627         else
21-228-13:54:36.246 00 SCX_CPU1_MD_SY/3628           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:54:36.246 00 SCX_CPU1_MD_SY/3633           endif
21-228-13:54:36.246 00 SCX_CPU1_MD_SY/3634         endif
21-228-13:54:36.246 00 SCX_CPU1_MD_SY/3635       enddo
21-228-13:54:36.246 00 SCX_CPU1_MD_SY/3619       for j = 1 to 6 do
21-228-13:54:36.246 00 SCX_CPU1_MD_SY/3636       if (dwelldata[i,7] <> 0) or (dwelldata[i,8] <> 0) or (dwelldata[i,9] <> 0) or (dwelldata[i,10] <> 0) then
21-228-13:54:36.246 00 SCX_CPU1_MD_SY/3639       endif
21-228-13:54:36.246 00 SCX_CPU1_MD_SY/3640     enddo
21-228-13:54:36.247 00 SCX_CPU1_MD_SY/3618     for i = 2 to 15 do
21-228-13:54:36.247 00 SCX_CPU1_MD_SY/3619       for j = 1 to 6 do
21-228-13:54:36.247 00 SCX_CPU1_MD_SY/3620         if (dwelldata[i-1,j] >= 252) then
21-228-13:54:36.247 00 SCX_CPU1_MD_SY/3627         else
21-228-13:54:36.247 00 SCX_CPU1_MD_SY/3628           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:54:36.247 00 SCX_CPU1_MD_SY/3633           endif
21-228-13:54:36.247 00 SCX_CPU1_MD_SY/3634         endif
21-228-13:54:36.247 00 SCX_CPU1_MD_SY/3635       enddo
21-228-13:54:36.247 00 SCX_CPU1_MD_SY/3619       for j = 1 to 6 do
21-228-13:54:36.247 00 SCX_CPU1_MD_SY/3620         if (dwelldata[i-1,j] >= 252) then
21-228-13:54:36.248 00 SCX_CPU1_MD_SY/3627         else
21-228-13:54:36.248 00 SCX_CPU1_MD_SY/3628           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:54:36.248 00 SCX_CPU1_MD_SY/3633           endif
21-228-13:54:36.248 00 SCX_CPU1_MD_SY/3634         endif
21-228-13:54:36.248 00 SCX_CPU1_MD_SY/3635       enddo
21-228-13:54:36.248 00 SCX_CPU1_MD_SY/3619       for j = 1 to 6 do
21-228-13:54:36.248 00 SCX_CPU1_MD_SY/3620         if (dwelldata[i-1,j] >= 252) then
21-228-13:54:36.248 00 SCX_CPU1_MD_SY/3627         else
21-228-13:54:36.248 00 SCX_CPU1_MD_SY/3628           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:54:36.248 00 SCX_CPU1_MD_SY/3633           endif
21-228-13:54:36.248 00 SCX_CPU1_MD_SY/3634         endif
21-228-13:54:36.248 00 SCX_CPU1_MD_SY/3635       enddo
21-228-13:54:36.249 00 SCX_CPU1_MD_SY/3619       for j = 1 to 6 do
21-228-13:54:36.558 00 SCX_CPU1_MD_SY/3620         if (dwelldata[i-1,j] >= 252) then
21-228-13:54:36.558 00 SCX_CPU1_MD_SY/3627         else
21-228-13:54:36.558 00 SCX_CPU1_MD_SY/3628           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:54:36.559 00 SCX_CPU1_MD_SY/3633           endif
21-228-13:54:36.559 00 SCX_CPU1_MD_SY/3634         endif
21-228-13:54:36.559 00 SCX_CPU1_MD_SY/3635       enddo
21-228-13:54:36.559 00 SCX_CPU1_MD_SY/3619       for j = 1 to 6 do
21-228-13:54:36.559 00 SCX_CPU1_MD_SY/3620         if (dwelldata[i-1,j] >= 252) then
21-228-13:54:36.559 00 SCX_CPU1_MD_SY/3627         else
21-228-13:54:36.559 00 SCX_CPU1_MD_SY/3628           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:54:36.559 00 SCX_CPU1_MD_SY/3633           endif
21-228-13:54:36.559 00 SCX_CPU1_MD_SY/3634         endif
21-228-13:54:36.559 00 SCX_CPU1_MD_SY/3635       enddo
21-228-13:54:36.560 00 SCX_CPU1_MD_SY/3619       for j = 1 to 6 do
21-228-13:54:36.560 00 SCX_CPU1_MD_SY/3620         if (dwelldata[i-1,j] >= 252) then
21-228-13:54:36.560 00 SCX_CPU1_MD_SY/3627         else
21-228-13:54:36.560 00 SCX_CPU1_MD_SY/3628           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:54:36.560 00 SCX_CPU1_MD_SY/3633           endif
21-228-13:54:36.560 00 SCX_CPU1_MD_SY/3634         endif
21-228-13:54:36.560 00 SCX_CPU1_MD_SY/3635       enddo
21-228-13:54:36.560 00 SCX_CPU1_MD_SY/3619       for j = 1 to 6 do
21-228-13:54:36.560 00 SCX_CPU1_MD_SY/3636       if (dwelldata[i,7] <> 0) or (dwelldata[i,8] <> 0) or (dwelldata[i,9] <> 0) or (dwelldata[i,10] <> 0) then
21-228-13:54:36.561 00 SCX_CPU1_MD_SY/3639       endif
21-228-13:54:36.561 00 SCX_CPU1_MD_SY/3640     enddo
21-228-13:54:36.561 00 SCX_CPU1_MD_SY/3618     for i = 2 to 15 do
21-228-13:54:36.561 00 SCX_CPU1_MD_SY/3619       for j = 1 to 6 do
21-228-13:54:36.561 00 SCX_CPU1_MD_SY/3620         if (dwelldata[i-1,j] >= 252) then
21-228-13:54:36.561 00 SCX_CPU1_MD_SY/3627         else
21-228-13:54:36.561 00 SCX_CPU1_MD_SY/3628           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:54:36.561 00 SCX_CPU1_MD_SY/3633           endif
21-228-13:54:36.561 00 SCX_CPU1_MD_SY/3634         endif
21-228-13:54:36.561 00 SCX_CPU1_MD_SY/3635       enddo
21-228-13:54:36.562 00 SCX_CPU1_MD_SY/3619       for j = 1 to 6 do
21-228-13:54:36.562 00 SCX_CPU1_MD_SY/3620         if (dwelldata[i-1,j] >= 252) then
21-228-13:54:36.562 00 SCX_CPU1_MD_SY/3627         else
21-228-13:54:36.562 00 SCX_CPU1_MD_SY/3628           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:54:36.562 00 SCX_CPU1_MD_SY/3633           endif
21-228-13:54:36.562 00 SCX_CPU1_MD_SY/3634         endif
21-228-13:54:36.562 00 SCX_CPU1_MD_SY/3635       enddo
21-228-13:54:36.562 00 SCX_CPU1_MD_SY/3619       for j = 1 to 6 do
21-228-13:54:36.562 00 SCX_CPU1_MD_SY/3620         if (dwelldata[i-1,j] >= 252) then
21-228-13:54:36.562 00 SCX_CPU1_MD_SY/3627         else
21-228-13:54:36.563 00 SCX_CPU1_MD_SY/3628           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:54:36.563 00 SCX_CPU1_MD_SY/3633           endif
21-228-13:54:36.563 00 SCX_CPU1_MD_SY/3634         endif
21-228-13:54:36.563 00 SCX_CPU1_MD_SY/3635       enddo
21-228-13:54:36.563 00 SCX_CPU1_MD_SY/3619       for j = 1 to 6 do
21-228-13:54:36.563 00 SCX_CPU1_MD_SY/3620         if (dwelldata[i-1,j] >= 252) then
21-228-13:54:36.563 00 SCX_CPU1_MD_SY/3627         else
21-228-13:54:36.563 00 SCX_CPU1_MD_SY/3628           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:54:36.564 00 SCX_CPU1_MD_SY/3633           endif
21-228-13:54:36.564 00 SCX_CPU1_MD_SY/3634         endif
21-228-13:54:36.564 00 SCX_CPU1_MD_SY/3635       enddo
21-228-13:54:36.564 00 SCX_CPU1_MD_SY/3619       for j = 1 to 6 do
21-228-13:54:36.564 00 SCX_CPU1_MD_SY/3620         if (dwelldata[i-1,j] >= 252) then
21-228-13:54:36.564 00 SCX_CPU1_MD_SY/3627         else
21-228-13:54:36.564 00 SCX_CPU1_MD_SY/3628           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:54:36.564 00 SCX_CPU1_MD_SY/3633           endif
21-228-13:54:36.564 00 SCX_CPU1_MD_SY/3634         endif
21-228-13:54:36.564 00 SCX_CPU1_MD_SY/3635       enddo
21-228-13:54:36.565 00 SCX_CPU1_MD_SY/3619       for j = 1 to 6 do
21-228-13:54:36.565 00 SCX_CPU1_MD_SY/3620         if (dwelldata[i-1,j] >= 252) then
21-228-13:54:36.565 00 SCX_CPU1_MD_SY/3627         else
21-228-13:54:36.565 00 SCX_CPU1_MD_SY/3628           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:54:36.566 00 SCX_CPU1_MD_SY/3633           endif
21-228-13:54:36.566 00 SCX_CPU1_MD_SY/3634         endif
21-228-13:54:36.566 00 SCX_CPU1_MD_SY/3635       enddo
21-228-13:54:36.566 00 SCX_CPU1_MD_SY/3619       for j = 1 to 6 do
21-228-13:54:36.567 00 SCX_CPU1_MD_SY/3636       if (dwelldata[i,7] <> 0) or (dwelldata[i,8] <> 0) or (dwelldata[i,9] <> 0) or (dwelldata[i,10] <> 0) then
21-228-13:54:36.567 00 SCX_CPU1_MD_SY/3639       endif
21-228-13:54:36.567 00 SCX_CPU1_MD_SY/3640     enddo
21-228-13:54:36.567 00 SCX_CPU1_MD_SY/3618     for i = 2 to 15 do
21-228-13:54:36.567 00 SCX_CPU1_MD_SY/3619       for j = 1 to 6 do
21-228-13:54:36.567 00 SCX_CPU1_MD_SY/3620         if (dwelldata[i-1,j] >= 252) then
21-228-13:54:36.567 00 SCX_CPU1_MD_SY/3627         else
21-228-13:54:36.567 00 SCX_CPU1_MD_SY/3628           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:54:36.567 00 SCX_CPU1_MD_SY/3633           endif
21-228-13:54:36.567 00 SCX_CPU1_MD_SY/3634         endif
21-228-13:54:36.567 00 SCX_CPU1_MD_SY/3635       enddo
21-228-13:54:36.568 00 SCX_CPU1_MD_SY/3619       for j = 1 to 6 do
21-228-13:54:36.568 00 SCX_CPU1_MD_SY/3620         if (dwelldata[i-1,j] >= 252) then
21-228-13:54:36.568 00 SCX_CPU1_MD_SY/3627         else
21-228-13:54:36.568 00 SCX_CPU1_MD_SY/3628           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:54:36.568 00 SCX_CPU1_MD_SY/3633           endif
21-228-13:54:36.568 00 SCX_CPU1_MD_SY/3634         endif
21-228-13:54:36.568 00 SCX_CPU1_MD_SY/3635       enddo
21-228-13:54:36.568 00 SCX_CPU1_MD_SY/3619       for j = 1 to 6 do
21-228-13:54:36.569 00 SCX_CPU1_MD_SY/3620         if (dwelldata[i-1,j] >= 252) then
21-228-13:54:36.569 00 SCX_CPU1_MD_SY/3627         else
21-228-13:54:36.569 00 SCX_CPU1_MD_SY/3628           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:54:36.569 00 SCX_CPU1_MD_SY/3633           endif
21-228-13:54:36.569 00 SCX_CPU1_MD_SY/3634         endif
21-228-13:54:36.569 00 SCX_CPU1_MD_SY/3635       enddo
21-228-13:54:36.569 00 SCX_CPU1_MD_SY/3619       for j = 1 to 6 do
21-228-13:54:36.569 00 SCX_CPU1_MD_SY/3620         if (dwelldata[i-1,j] >= 252) then
21-228-13:54:36.569 00 SCX_CPU1_MD_SY/3627         else
21-228-13:54:36.569 00 SCX_CPU1_MD_SY/3628           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:54:36.569 00 SCX_CPU1_MD_SY/3633           endif
21-228-13:54:36.569 00 SCX_CPU1_MD_SY/3634         endif
21-228-13:54:36.569 00 SCX_CPU1_MD_SY/3635       enddo
21-228-13:54:36.570 00 SCX_CPU1_MD_SY/3619       for j = 1 to 6 do
21-228-13:54:36.570 00 SCX_CPU1_MD_SY/3620         if (dwelldata[i-1,j] >= 252) then
21-228-13:54:36.570 00 SCX_CPU1_MD_SY/3627         else
21-228-13:54:36.570 00 SCX_CPU1_MD_SY/3628           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:54:36.570 00 SCX_CPU1_MD_SY/3633           endif
21-228-13:54:36.570 00 SCX_CPU1_MD_SY/3634         endif
21-228-13:54:36.570 00 SCX_CPU1_MD_SY/3635       enddo
21-228-13:54:36.570 00 SCX_CPU1_MD_SY/3619       for j = 1 to 6 do
21-228-13:54:36.570 00 SCX_CPU1_MD_SY/3620         if (dwelldata[i-1,j] >= 252) then
21-228-13:54:36.571 00 SCX_CPU1_MD_SY/3627         else
21-228-13:54:36.571 00 SCX_CPU1_MD_SY/3628           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 4)) THEN
21-228-13:54:36.571 00 SCX_CPU1_MD_SY/3633           endif
21-228-13:54:36.571 00 SCX_CPU1_MD_SY/3634         endif
21-228-13:54:36.571 00 SCX_CPU1_MD_SY/3635       enddo
21-228-13:54:36.571 00 SCX_CPU1_MD_SY/3619       for j = 1 to 6 do
21-228-13:54:36.571 00 SCX_CPU1_MD_SY/3636       if (dwelldata[i,7] <> 0) or (dwelldata[i,8] <> 0) or (dwelldata[i,9] <> 0) or (dwelldata[i,10] <> 0) then
21-228-13:54:36.571 00 SCX_CPU1_MD_SY/3639       endif
21-228-13:54:36.571 00 SCX_CPU1_MD_SY/3640     enddo
21-228-13:54:36.572 00 SCX_CPU1_MD_SY/3618     for i = 2 to 15 do
21-228-13:54:36.572 00 SCX_CPU1_MD_SY/3641     
21-228-13:54:36.572 00 SCX_CPU1_MD_SY/3642     if (passed = 1) then
21-228-13:54:36.572 00 SCX_CPU1_MD_SY/3643       write "<*> Passed (3000;3000.2;3001) - Data was as expected and received at the correct rate."
21-228-13:54:36.572 00     SPR-I:OPRO         <*> Passed (3000;3000.2;3001) - Data was as expected and received at the correct rate.
21-228-13:54:36.572 00 SCX_CPU1_MD_SY/3644       ut_setrequirements MD_3000, "P"
21-228-13:54:36.573 00 SCX_CPU1_MD_SY/3645       ut_setrequirements MD_3000_2, "P"
21-228-13:54:36.574 00 SCX_CPU1_MD_SY/3646       ut_setrequirements MD_3001, "P"
21-228-13:54:36.575 00 SCX_CPU1_MD_SY/3652     endif
21-228-13:54:36.575 00 SCX_CPU1_MD_SY/3653     
21-228-13:54:36.575 00 SCX_CPU1_MD_SY/3654     wait 5
21-228-13:54:36.575 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-228-13:54:41.579 00 SCX_CPU1_MD_SY/3655     
21-228-13:54:41.580 00 SCX_CPU1_MD_SY/3656     write ";********************************************************************"
21-228-13:54:41.580 00     SPR-I:OPRO         ;********************************************************************
21-228-13:54:41.580 00 SCX_CPU1_MD_SY/3657     write ";  Table 3:  Verify that memory dwell messages are received at"
21-228-13:54:41.580 00     SPR-I:OPRO         ;  Table 3:  Verify that memory dwell messages are received at
21-228-13:54:41.580 00 SCX_CPU1_MD_SY/3658     write ";  the proper rate and contain only one entry each"
21-228-13:54:41.580 00     SPR-I:OPRO         ;  the proper rate and contain only one entry each
21-228-13:54:41.580 00 SCX_CPU1_MD_SY/3659     write ";********************************************************************"
21-228-13:54:41.580 00     SPR-I:OPRO         ;********************************************************************
21-228-13:54:41.581 00 SCX_CPU1_MD_SY/3661     local logging = %liv (log_procedure)
21-228-13:54:41.581 00 SCX_CPU1_MD_SY/3662     %liv (log_procedure) = FALSE
21-228-13:54:41.582 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:41.833 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:42.084 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:42.335 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:42.586 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:42.837 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:43.088 00 SCX_CPU1_MD_SY/3673     
21-228-13:54:43.088 00 SCX_CPU1_MD_SY/3674     ; Verify table id of the packet
21-228-13:54:43.088 00 SCX_CPU1_MD_SY/3675     IF (SCX_CPU1_MD_DwlPkt3TableId = 3) THEN
21-228-13:54:43.088 00 SCX_CPU1_MD_SY/3676       write "<*> Passed (3001) - Dwell packet contains ID for table 3"
21-228-13:54:43.088 00     SPR-I:OPRO         <*> Passed (3001) - Dwell packet contains ID for table 3
21-228-13:54:43.088 00 SCX_CPU1_MD_SY/3677       ut_setrequirements MD_3001, "P"
21-228-13:54:43.092 00 SCX_CPU1_MD_SY/3681     endif
21-228-13:54:43.092 00 SCX_CPU1_MD_SY/3682     
21-228-13:54:43.092 00 SCX_CPU1_MD_SY/3683     ; Verify number of addresses of the packet
21-228-13:54:43.092 00 SCX_CPU1_MD_SY/3684     IF (SCX_CPU1_MD_DwlPkt3NumAddresses = 3) THEN
21-228-13:54:43.093 00 SCX_CPU1_MD_SY/3685       write "<*> Passed (3001) - Dwell packet for table 3 has correct number of addresses"
21-228-13:54:43.093 00     SPR-I:OPRO         <*> Passed (3001) - Dwell packet for table 3 has correct number of addresses
21-228-13:54:43.093 00 SCX_CPU1_MD_SY/3686       ut_setrequirements MD_3001, "P"
21-228-13:54:43.097 00 SCX_CPU1_MD_SY/3690     endif
21-228-13:54:43.097 00 SCX_CPU1_MD_SY/3691     
21-228-13:54:43.097 00 SCX_CPU1_MD_SY/3692     ; Verify number of bytes of data of the packet
21-228-13:54:43.097 00 SCX_CPU1_MD_SY/3693     IF (scx_cpu1_MD_DwlPkt3PktDataSize = 8) THEN
21-228-13:54:43.097 00 SCX_CPU1_MD_SY/3694       write "<*> Passed (3001) - Dwell packet for table 3 has correct data size"
21-228-13:54:43.097 00     SPR-I:OPRO         <*> Passed (3001) - Dwell packet for table 3 has correct data size
21-228-13:54:43.097 00 SCX_CPU1_MD_SY/3695       ut_setrequirements MD_3001, "P"
21-228-13:54:43.101 00 SCX_CPU1_MD_SY/3699     endif
21-228-13:54:43.101 00 SCX_CPU1_MD_SY/3700     
21-228-13:54:43.101 00 SCX_CPU1_MD_SY/3701     ; Verify rate of the packet
21-228-13:54:43.140 00 SCX_CPU1_MD_SY/3702     IF (scx_cpu1_MD_DwlPkt3Rate = 2) THEN
21-228-13:54:43.141 00 SCX_CPU1_MD_SY/3703       write "<*> Passed (3001) - Dwell packet for table 3 has correct data rate"
21-228-13:54:43.141 00     SPR-I:OPRO         <*> Passed (3001) - Dwell packet for table 3 has correct data rate
21-228-13:54:43.141 00 SCX_CPU1_MD_SY/3704       ut_setrequirements MD_3001, "P"
21-228-13:54:43.142 00 SCX_CPU1_MD_SY/3708     endif
21-228-13:54:43.142 00 SCX_CPU1_MD_SY/3709     
21-228-13:54:43.142 00 SCX_CPU1_MD_SY/3711     local logging = %liv (log_procedure)
21-228-13:54:43.142 00 SCX_CPU1_MD_SY/3712     %liv (log_procedure) = FALSE
21-228-13:54:43.166 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:43.417 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:43.668 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:43.919 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:44.170 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:44.421 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:44.672 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:44.923 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:45.181 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:45.432 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:45.683 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:45.934 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:46.185 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:46.436 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:46.687 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:46.938 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:47.197 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:47.449 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:47.700 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:47.950 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:48.201 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:48.452 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:48.703 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:48.954 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:49.213 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:49.464 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:49.715 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:49.966 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:50.217 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:50.468 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:50.719 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:50.977 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:51.228 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:51.479 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:51.730 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:51.981 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:52.232 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:52.483 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:52.734 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:52.986 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:53.237 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:53.488 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:53.739 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:53.990 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:54.241 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:54.492 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:54.743 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:54.999 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:55.250 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:55.501 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:55.752 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:56.003 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:56.254 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:56.505 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:56.756 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:57.013 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:57.264 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:57.515 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:57.766 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:58.017 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:58.268 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:58.519 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:58.770 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:59.027 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:59.278 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:59.529 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:54:59.780 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:55:00.030 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:55:00.281 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:55:00.532 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:55:00.783 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:55:01.035 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:55:01.285 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:55:01.536 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:55:01.787 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:55:02.038 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:55:02.289 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:55:02.540 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:55:02.791 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:55:03.043 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:55:03.294 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:55:03.545 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:55:03.796 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:55:04.046 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:55:04.297 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:55:04.548 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:55:04.799 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:55:05.058 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:55:05.309 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:55:05.560 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:55:05.811 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:55:06.062 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:55:06.313 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:55:06.564 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:55:06.815 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:55:07.071 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:55:07.322 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:55:07.573 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:55:07.824 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:55:08.075 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:55:08.326 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:55:08.578 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:55:08.829 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:55:09.087 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:55:09.338 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:55:09.589 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:55:09.840 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:55:10.091 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:55:10.342 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:55:10.593 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:55:10.844 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:55:11.103 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:55:11.354 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:55:11.605 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:55:11.856 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:55:12.107 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:55:12.358 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:55:12.609 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:55:12.860 00     SPR-I:STTE         Wait mode - waiting 0.25 seconds ...
21-228-13:55:13.118 00 SCX_CPU1_MD_SY/3739     
21-228-13:55:13.118 00 SCX_CPU1_MD_SY/3740     for j = 1 to 12 do
21-228-13:55:13.119 00 SCX_CPU1_MD_SY/3741         write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:55:13.121 00     SPR-I:OPRO         Byte 1; 1:139 2:141 3:143 4:145 5:147 6:149 7:151 8:153 9:155 10:157 11:159 12:161 13:163 14:165 15:167
21-228-13:55:13.121 00 SCX_CPU1_MD_SY/3742     enddo
21-228-13:55:13.123 00 SCX_CPU1_MD_SY/3740     for j = 1 to 12 do
21-228-13:55:13.123 00 SCX_CPU1_MD_SY/3741         write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:55:13.126 00     SPR-I:OPRO         Byte 2; 1:140 2:142 3:144 4:146 5:148 6:150 7:152 8:154 9:156 10:158 11:160 12:162 13:164 14:166 15:168
21-228-13:55:13.126 00 SCX_CPU1_MD_SY/3742     enddo
21-228-13:55:13.128 00 SCX_CPU1_MD_SY/3740     for j = 1 to 12 do
21-228-13:55:13.128 00 SCX_CPU1_MD_SY/3741         write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:55:13.131 00     SPR-I:OPRO         Byte 3; 1:142 2:144 3:146 4:148 5:150 6:152 7:154 8:156 9:158 10:160 11:162 12:164 13:166 14:168 15:170
21-228-13:55:13.131 00 SCX_CPU1_MD_SY/3742     enddo
21-228-13:55:13.136 00 SCX_CPU1_MD_SY/3740     for j = 1 to 12 do
21-228-13:55:13.136 00 SCX_CPU1_MD_SY/3741         write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:55:13.138 00     SPR-I:OPRO         Byte 4; 1:143 2:145 3:147 4:149 5:151 6:153 7:155 8:157 9:159 10:161 11:163 12:165 13:167 14:169 15:171
21-228-13:55:13.138 00 SCX_CPU1_MD_SY/3742     enddo
21-228-13:55:13.139 00 SCX_CPU1_MD_SY/3740     for j = 1 to 12 do
21-228-13:55:13.139 00 SCX_CPU1_MD_SY/3741         write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:55:13.141 00     SPR-I:OPRO         Byte 5; 1:144 2:146 3:148 4:150 5:152 6:154 7:156 8:158 9:160 10:162 11:164 12:166 13:168 14:170 15:172
21-228-13:55:13.141 00 SCX_CPU1_MD_SY/3742     enddo
21-228-13:55:13.142 00 SCX_CPU1_MD_SY/3740     for j = 1 to 12 do
21-228-13:55:13.142 00 SCX_CPU1_MD_SY/3741         write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:55:13.143 00     SPR-I:OPRO         Byte 6; 1:145 2:147 3:149 4:151 5:153 6:155 7:157 8:159 9:161 10:163 11:165 12:167 13:169 14:171 15:173
21-228-13:55:13.144 00 SCX_CPU1_MD_SY/3742     enddo
21-228-13:55:13.144 00 SCX_CPU1_MD_SY/3740     for j = 1 to 12 do
21-228-13:55:13.144 00 SCX_CPU1_MD_SY/3741         write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:55:13.146 00     SPR-I:OPRO         Byte 7; 1:146 2:148 3:150 4:152 5:154 6:156 7:158 8:160 9:162 10:164 11:166 12:168 13:170 14:172 15:174
21-228-13:55:13.146 00 SCX_CPU1_MD_SY/3742     enddo
21-228-13:55:13.147 00 SCX_CPU1_MD_SY/3740     for j = 1 to 12 do
21-228-13:55:13.147 00 SCX_CPU1_MD_SY/3741         write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:55:13.148 00     SPR-I:OPRO         Byte 8; 1:147 2:149 3:151 4:153 5:155 6:157 7:159 8:161 9:163 10:165 11:167 12:169 13:171 14:173 15:175
21-228-13:55:13.148 00 SCX_CPU1_MD_SY/3742     enddo
21-228-13:55:13.149 00 SCX_CPU1_MD_SY/3740     for j = 1 to 12 do
21-228-13:55:13.149 00 SCX_CPU1_MD_SY/3741         write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:55:13.150 00     SPR-I:OPRO         Byte 9; 1:0 2:0 3:0 4:0 5:0 6:0 7:0 8:0 9:0 10:0 11:0 12:0 13:0 14:0 15:0
21-228-13:55:13.150 00 SCX_CPU1_MD_SY/3742     enddo
21-228-13:55:13.151 00 SCX_CPU1_MD_SY/3740     for j = 1 to 12 do
21-228-13:55:13.151 00 SCX_CPU1_MD_SY/3741         write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:55:13.152 00     SPR-I:OPRO         Byte 10; 1:0 2:0 3:0 4:0 5:0 6:0 7:0 8:0 9:0 10:0 11:0 12:0 13:0 14:0 15:0
21-228-13:55:13.152 00 SCX_CPU1_MD_SY/3742     enddo
21-228-13:55:13.152 00 SCX_CPU1_MD_SY/3740     for j = 1 to 12 do
21-228-13:55:13.152 00 SCX_CPU1_MD_SY/3741         write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:55:13.153 00     SPR-I:OPRO         Byte 11; 1:0 2:0 3:0 4:0 5:0 6:0 7:0 8:0 9:0 10:0 11:0 12:0 13:0 14:0 15:0
21-228-13:55:13.153 00 SCX_CPU1_MD_SY/3742     enddo
21-228-13:55:13.154 00 SCX_CPU1_MD_SY/3740     for j = 1 to 12 do
21-228-13:55:13.154 00 SCX_CPU1_MD_SY/3741         write "Byte ", j, "; 1:", dwelldata[1,j], " 2:", dwelldata[2,j], " 3:", dwelldata[3,j], " 4:", dwelldata[4,j], " 5:", dwelldata[5,j], " 6:", dwelldata[6,j], " 7:", dwelldata[7,j], " 8:", dwelldata[8,j], " 9:", dwelldata[9,j], " 10:", dwelldata[10,j], " 11:", dwelldata[11,j], " 12:", dwelldata[12,j], " 13:", dwelldata[13,j], " 14:", dwelldata[14,j], " 15:", dwelldata[15,j]
21-228-13:55:13.154 00     SPR-I:OPRO         Byte 12; 1:0 2:0 3:0 4:0 5:0 6:0 7:0 8:0 9:0 10:0 11:0 12:0 13:0 14:0 15:0
21-228-13:55:13.154 00 SCX_CPU1_MD_SY/3742     enddo
21-228-13:55:13.155 00 SCX_CPU1_MD_SY/3740     for j = 1 to 12 do
21-228-13:55:13.155 00 SCX_CPU1_MD_SY/3743     
21-228-13:55:13.155 00 SCX_CPU1_MD_SY/3744     ; Check the data - since the delay for this dwell table is 2 and the values
21-228-13:55:13.155 00 SCX_CPU1_MD_SY/3745     ; are incrementing once per second, each collected data point should be 2 more
21-228-13:55:13.155 00 SCX_CPU1_MD_SY/3746     ; than the previous one. The data in bytes 9 through 12 should remain 0
21-228-13:55:13.155 00 SCX_CPU1_MD_SY/3747     ; throughout.
21-228-13:55:13.155 00 SCX_CPU1_MD_SY/3748     passed = 1
21-228-13:55:13.155 00 SCX_CPU1_MD_SY/3749     if (dwelldata[1,9] <> 0) or (dwelldata[1,10] <> 0) or (dwelldata[1,11] <> 0) or (dwelldata[1,12] <> 0) then
21-228-13:55:13.155 00 SCX_CPU1_MD_SY/3752     endif
21-228-13:55:13.156 00 SCX_CPU1_MD_SY/3753     for i = 2 to 15 do
21-228-13:55:13.156 00 SCX_CPU1_MD_SY/3754       for j = 1 to 6 do
21-228-13:55:13.156 00 SCX_CPU1_MD_SY/3755         if (dwelldata[i-1,j] >= 254) then
21-228-13:55:13.156 00 SCX_CPU1_MD_SY/3762         else
21-228-13:55:13.156 00 SCX_CPU1_MD_SY/3763           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:55:13.156 00 SCX_CPU1_MD_SY/3768           endif
21-228-13:55:13.156 00 SCX_CPU1_MD_SY/3769         endif
21-228-13:55:13.156 00 SCX_CPU1_MD_SY/3770       enddo
21-228-13:55:13.156 00 SCX_CPU1_MD_SY/3754       for j = 1 to 6 do
21-228-13:55:13.157 00 SCX_CPU1_MD_SY/3755         if (dwelldata[i-1,j] >= 254) then
21-228-13:55:13.157 00 SCX_CPU1_MD_SY/3762         else
21-228-13:55:13.157 00 SCX_CPU1_MD_SY/3763           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:55:13.157 00 SCX_CPU1_MD_SY/3768           endif
21-228-13:55:13.157 00 SCX_CPU1_MD_SY/3769         endif
21-228-13:55:13.157 00 SCX_CPU1_MD_SY/3770       enddo
21-228-13:55:13.157 00 SCX_CPU1_MD_SY/3754       for j = 1 to 6 do
21-228-13:55:13.157 00 SCX_CPU1_MD_SY/3755         if (dwelldata[i-1,j] >= 254) then
21-228-13:55:13.157 00 SCX_CPU1_MD_SY/3762         else
21-228-13:55:13.158 00 SCX_CPU1_MD_SY/3763           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:55:13.158 00 SCX_CPU1_MD_SY/3768           endif
21-228-13:55:13.158 00 SCX_CPU1_MD_SY/3769         endif
21-228-13:55:13.158 00 SCX_CPU1_MD_SY/3770       enddo
21-228-13:55:13.158 00 SCX_CPU1_MD_SY/3754       for j = 1 to 6 do
21-228-13:55:13.158 00 SCX_CPU1_MD_SY/3755         if (dwelldata[i-1,j] >= 254) then
21-228-13:55:13.159 00 SCX_CPU1_MD_SY/3762         else
21-228-13:55:13.159 00 SCX_CPU1_MD_SY/3763           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:55:13.159 00 SCX_CPU1_MD_SY/3768           endif
21-228-13:55:13.159 00 SCX_CPU1_MD_SY/3769         endif
21-228-13:55:13.159 00 SCX_CPU1_MD_SY/3770       enddo
21-228-13:55:13.159 00 SCX_CPU1_MD_SY/3754       for j = 1 to 6 do
21-228-13:55:13.159 00 SCX_CPU1_MD_SY/3755         if (dwelldata[i-1,j] >= 254) then
21-228-13:55:13.159 00 SCX_CPU1_MD_SY/3762         else
21-228-13:55:13.159 00 SCX_CPU1_MD_SY/3763           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:55:13.160 00 SCX_CPU1_MD_SY/3768           endif
21-228-13:55:13.160 00 SCX_CPU1_MD_SY/3769         endif
21-228-13:55:13.160 00 SCX_CPU1_MD_SY/3770       enddo
21-228-13:55:13.160 00 SCX_CPU1_MD_SY/3754       for j = 1 to 6 do
21-228-13:55:13.160 00 SCX_CPU1_MD_SY/3755         if (dwelldata[i-1,j] >= 254) then
21-228-13:55:13.160 00 SCX_CPU1_MD_SY/3762         else
21-228-13:55:13.160 00 SCX_CPU1_MD_SY/3763           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:55:13.160 00 SCX_CPU1_MD_SY/3768           endif
21-228-13:55:13.160 00 SCX_CPU1_MD_SY/3769         endif
21-228-13:55:13.160 00 SCX_CPU1_MD_SY/3770       enddo
21-228-13:55:13.161 00 SCX_CPU1_MD_SY/3754       for j = 1 to 6 do
21-228-13:55:13.161 00 SCX_CPU1_MD_SY/3771       if (dwelldata[i,9] <> 0) or (dwelldata[i,10] <> 0) or (dwelldata[i,11] <> 0) or (dwelldata[i,12] <> 0) then
21-228-13:55:13.161 00 SCX_CPU1_MD_SY/3774       endif
21-228-13:55:13.161 00 SCX_CPU1_MD_SY/3775     enddo
21-228-13:55:13.162 00 SCX_CPU1_MD_SY/3753     for i = 2 to 15 do
21-228-13:55:13.162 00 SCX_CPU1_MD_SY/3754       for j = 1 to 6 do
21-228-13:55:13.162 00 SCX_CPU1_MD_SY/3755         if (dwelldata[i-1,j] >= 254) then
21-228-13:55:13.162 00 SCX_CPU1_MD_SY/3762         else
21-228-13:55:13.162 00 SCX_CPU1_MD_SY/3763           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:55:13.162 00 SCX_CPU1_MD_SY/3768           endif
21-228-13:55:13.162 00 SCX_CPU1_MD_SY/3769         endif
21-228-13:55:13.162 00 SCX_CPU1_MD_SY/3770       enddo
21-228-13:55:13.162 00 SCX_CPU1_MD_SY/3754       for j = 1 to 6 do
21-228-13:55:13.162 00 SCX_CPU1_MD_SY/3755         if (dwelldata[i-1,j] >= 254) then
21-228-13:55:13.163 00 SCX_CPU1_MD_SY/3762         else
21-228-13:55:13.163 00 SCX_CPU1_MD_SY/3763           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:55:13.163 00 SCX_CPU1_MD_SY/3768           endif
21-228-13:55:13.163 00 SCX_CPU1_MD_SY/3769         endif
21-228-13:55:13.163 00 SCX_CPU1_MD_SY/3770       enddo
21-228-13:55:13.163 00 SCX_CPU1_MD_SY/3754       for j = 1 to 6 do
21-228-13:55:13.163 00 SCX_CPU1_MD_SY/3755         if (dwelldata[i-1,j] >= 254) then
21-228-13:55:13.164 00 SCX_CPU1_MD_SY/3762         else
21-228-13:55:13.164 00 SCX_CPU1_MD_SY/3763           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:55:13.164 00 SCX_CPU1_MD_SY/3768           endif
21-228-13:55:13.164 00 SCX_CPU1_MD_SY/3769         endif
21-228-13:55:13.164 00 SCX_CPU1_MD_SY/3770       enddo
21-228-13:55:13.164 00 SCX_CPU1_MD_SY/3754       for j = 1 to 6 do
21-228-13:55:13.164 00 SCX_CPU1_MD_SY/3755         if (dwelldata[i-1,j] >= 254) then
21-228-13:55:13.164 00 SCX_CPU1_MD_SY/3762         else
21-228-13:55:13.164 00 SCX_CPU1_MD_SY/3763           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:55:13.165 00 SCX_CPU1_MD_SY/3768           endif
21-228-13:55:13.165 00 SCX_CPU1_MD_SY/3769         endif
21-228-13:55:13.165 00 SCX_CPU1_MD_SY/3770       enddo
21-228-13:55:13.165 00 SCX_CPU1_MD_SY/3754       for j = 1 to 6 do
21-228-13:55:13.165 00 SCX_CPU1_MD_SY/3755         if (dwelldata[i-1,j] >= 254) then
21-228-13:55:13.165 00 SCX_CPU1_MD_SY/3762         else
21-228-13:55:13.165 00 SCX_CPU1_MD_SY/3763           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:55:13.166 00 SCX_CPU1_MD_SY/3768           endif
21-228-13:55:13.166 00 SCX_CPU1_MD_SY/3769         endif
21-228-13:55:13.166 00 SCX_CPU1_MD_SY/3770       enddo
21-228-13:55:13.166 00 SCX_CPU1_MD_SY/3754       for j = 1 to 6 do
21-228-13:55:13.166 00 SCX_CPU1_MD_SY/3755         if (dwelldata[i-1,j] >= 254) then
21-228-13:55:13.166 00 SCX_CPU1_MD_SY/3762         else
21-228-13:55:13.166 00 SCX_CPU1_MD_SY/3763           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:55:13.167 00 SCX_CPU1_MD_SY/3768           endif
21-228-13:55:13.167 00 SCX_CPU1_MD_SY/3769         endif
21-228-13:55:13.167 00 SCX_CPU1_MD_SY/3770       enddo
21-228-13:55:13.167 00 SCX_CPU1_MD_SY/3754       for j = 1 to 6 do
21-228-13:55:13.168 00 SCX_CPU1_MD_SY/3771       if (dwelldata[i,9] <> 0) or (dwelldata[i,10] <> 0) or (dwelldata[i,11] <> 0) or (dwelldata[i,12] <> 0) then
21-228-13:55:13.168 00 SCX_CPU1_MD_SY/3774       endif
21-228-13:55:13.169 00 SCX_CPU1_MD_SY/3775     enddo
21-228-13:55:13.169 00 SCX_CPU1_MD_SY/3753     for i = 2 to 15 do
21-228-13:55:13.169 00 SCX_CPU1_MD_SY/3754       for j = 1 to 6 do
21-228-13:55:13.169 00 SCX_CPU1_MD_SY/3755         if (dwelldata[i-1,j] >= 254) then
21-228-13:55:13.169 00 SCX_CPU1_MD_SY/3762         else
21-228-13:55:13.169 00 SCX_CPU1_MD_SY/3763           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:55:13.170 00 SCX_CPU1_MD_SY/3768           endif
21-228-13:55:13.170 00 SCX_CPU1_MD_SY/3769         endif
21-228-13:55:13.170 00 SCX_CPU1_MD_SY/3770       enddo
21-228-13:55:13.170 00 SCX_CPU1_MD_SY/3754       for j = 1 to 6 do
21-228-13:55:13.170 00 SCX_CPU1_MD_SY/3755         if (dwelldata[i-1,j] >= 254) then
21-228-13:55:13.170 00 SCX_CPU1_MD_SY/3762         else
21-228-13:55:13.170 00 SCX_CPU1_MD_SY/3763           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:55:13.170 00 SCX_CPU1_MD_SY/3768           endif
21-228-13:55:13.170 00 SCX_CPU1_MD_SY/3769         endif
21-228-13:55:13.170 00 SCX_CPU1_MD_SY/3770       enddo
21-228-13:55:13.171 00 SCX_CPU1_MD_SY/3754       for j = 1 to 6 do
21-228-13:55:13.171 00 SCX_CPU1_MD_SY/3755         if (dwelldata[i-1,j] >= 254) then
21-228-13:55:13.171 00 SCX_CPU1_MD_SY/3762         else
21-228-13:55:13.171 00 SCX_CPU1_MD_SY/3763           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:55:13.171 00 SCX_CPU1_MD_SY/3768           endif
21-228-13:55:13.171 00 SCX_CPU1_MD_SY/3769         endif
21-228-13:55:13.171 00 SCX_CPU1_MD_SY/3770       enddo
21-228-13:55:13.171 00 SCX_CPU1_MD_SY/3754       for j = 1 to 6 do
21-228-13:55:13.172 00 SCX_CPU1_MD_SY/3755         if (dwelldata[i-1,j] >= 254) then
21-228-13:55:13.172 00 SCX_CPU1_MD_SY/3762         else
21-228-13:55:13.172 00 SCX_CPU1_MD_SY/3763           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:55:13.172 00 SCX_CPU1_MD_SY/3768           endif
21-228-13:55:13.172 00 SCX_CPU1_MD_SY/3769         endif
21-228-13:55:13.172 00 SCX_CPU1_MD_SY/3770       enddo
21-228-13:55:13.172 00 SCX_CPU1_MD_SY/3754       for j = 1 to 6 do
21-228-13:55:13.172 00 SCX_CPU1_MD_SY/3755         if (dwelldata[i-1,j] >= 254) then
21-228-13:55:13.172 00 SCX_CPU1_MD_SY/3762         else
21-228-13:55:13.172 00 SCX_CPU1_MD_SY/3763           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:55:13.172 00 SCX_CPU1_MD_SY/3768           endif
21-228-13:55:13.173 00 SCX_CPU1_MD_SY/3769         endif
21-228-13:55:13.173 00 SCX_CPU1_MD_SY/3770       enddo
21-228-13:55:13.173 00 SCX_CPU1_MD_SY/3754       for j = 1 to 6 do
21-228-13:55:13.173 00 SCX_CPU1_MD_SY/3755         if (dwelldata[i-1,j] >= 254) then
21-228-13:55:13.173 00 SCX_CPU1_MD_SY/3762         else
21-228-13:55:13.173 00 SCX_CPU1_MD_SY/3763           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:55:13.173 00 SCX_CPU1_MD_SY/3768           endif
21-228-13:55:13.173 00 SCX_CPU1_MD_SY/3769         endif
21-228-13:55:13.173 00 SCX_CPU1_MD_SY/3770       enddo
21-228-13:55:13.174 00 SCX_CPU1_MD_SY/3754       for j = 1 to 6 do
21-228-13:55:13.174 00 SCX_CPU1_MD_SY/3771       if (dwelldata[i,9] <> 0) or (dwelldata[i,10] <> 0) or (dwelldata[i,11] <> 0) or (dwelldata[i,12] <> 0) then
21-228-13:55:13.174 00 SCX_CPU1_MD_SY/3774       endif
21-228-13:55:13.174 00 SCX_CPU1_MD_SY/3775     enddo
21-228-13:55:13.174 00 SCX_CPU1_MD_SY/3753     for i = 2 to 15 do
21-228-13:55:13.174 00 SCX_CPU1_MD_SY/3754       for j = 1 to 6 do
21-228-13:55:13.174 00 SCX_CPU1_MD_SY/3755         if (dwelldata[i-1,j] >= 254) then
21-228-13:55:13.174 00 SCX_CPU1_MD_SY/3762         else
21-228-13:55:13.174 00 SCX_CPU1_MD_SY/3763           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:55:13.175 00 SCX_CPU1_MD_SY/3768           endif
21-228-13:55:13.175 00 SCX_CPU1_MD_SY/3769         endif
21-228-13:55:13.175 00 SCX_CPU1_MD_SY/3770       enddo
21-228-13:55:13.175 00 SCX_CPU1_MD_SY/3754       for j = 1 to 6 do
21-228-13:55:13.175 00 SCX_CPU1_MD_SY/3755         if (dwelldata[i-1,j] >= 254) then
21-228-13:55:13.175 00 SCX_CPU1_MD_SY/3762         else
21-228-13:55:13.175 00 SCX_CPU1_MD_SY/3763           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:55:13.176 00 SCX_CPU1_MD_SY/3768           endif
21-228-13:55:13.176 00 SCX_CPU1_MD_SY/3769         endif
21-228-13:55:13.176 00 SCX_CPU1_MD_SY/3770       enddo
21-228-13:55:13.176 00 SCX_CPU1_MD_SY/3754       for j = 1 to 6 do
21-228-13:55:13.176 00 SCX_CPU1_MD_SY/3755         if (dwelldata[i-1,j] >= 254) then
21-228-13:55:13.176 00 SCX_CPU1_MD_SY/3762         else
21-228-13:55:13.176 00 SCX_CPU1_MD_SY/3763           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:55:13.176 00 SCX_CPU1_MD_SY/3768           endif
21-228-13:55:13.176 00 SCX_CPU1_MD_SY/3769         endif
21-228-13:55:13.177 00 SCX_CPU1_MD_SY/3770       enddo
21-228-13:55:13.177 00 SCX_CPU1_MD_SY/3754       for j = 1 to 6 do
21-228-13:55:13.177 00 SCX_CPU1_MD_SY/3755         if (dwelldata[i-1,j] >= 254) then
21-228-13:55:13.177 00 SCX_CPU1_MD_SY/3762         else
21-228-13:55:13.177 00 SCX_CPU1_MD_SY/3763           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:55:13.177 00 SCX_CPU1_MD_SY/3768           endif
21-228-13:55:13.177 00 SCX_CPU1_MD_SY/3769         endif
21-228-13:55:13.177 00 SCX_CPU1_MD_SY/3770       enddo
21-228-13:55:13.178 00 SCX_CPU1_MD_SY/3754       for j = 1 to 6 do
21-228-13:55:13.178 00 SCX_CPU1_MD_SY/3755         if (dwelldata[i-1,j] >= 254) then
21-228-13:55:13.178 00 SCX_CPU1_MD_SY/3762         else
21-228-13:55:13.178 00 SCX_CPU1_MD_SY/3763           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:55:13.178 00 SCX_CPU1_MD_SY/3768           endif
21-228-13:55:13.178 00 SCX_CPU1_MD_SY/3769         endif
21-228-13:55:13.178 00 SCX_CPU1_MD_SY/3770       enddo
21-228-13:55:13.179 00 SCX_CPU1_MD_SY/3754       for j = 1 to 6 do
21-228-13:55:13.179 00 SCX_CPU1_MD_SY/3755         if (dwelldata[i-1,j] >= 254) then
21-228-13:55:13.179 00 SCX_CPU1_MD_SY/3762         else
21-228-13:55:13.179 00 SCX_CPU1_MD_SY/3763           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:55:13.179 00 SCX_CPU1_MD_SY/3768           endif
21-228-13:55:13.179 00 SCX_CPU1_MD_SY/3769         endif
21-228-13:55:13.179 00 SCX_CPU1_MD_SY/3770       enddo
21-228-13:55:13.180 00 SCX_CPU1_MD_SY/3754       for j = 1 to 6 do
21-228-13:55:13.180 00 SCX_CPU1_MD_SY/3771       if (dwelldata[i,9] <> 0) or (dwelldata[i,10] <> 0) or (dwelldata[i,11] <> 0) or (dwelldata[i,12] <> 0) then
21-228-13:55:13.180 00 SCX_CPU1_MD_SY/3774       endif
21-228-13:55:13.180 00 SCX_CPU1_MD_SY/3775     enddo
21-228-13:55:13.180 00 SCX_CPU1_MD_SY/3753     for i = 2 to 15 do
21-228-13:55:13.180 00 SCX_CPU1_MD_SY/3754       for j = 1 to 6 do
21-228-13:55:13.180 00 SCX_CPU1_MD_SY/3755         if (dwelldata[i-1,j] >= 254) then
21-228-13:55:13.181 00 SCX_CPU1_MD_SY/3762         else
21-228-13:55:13.181 00 SCX_CPU1_MD_SY/3763           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:55:13.181 00 SCX_CPU1_MD_SY/3768           endif
21-228-13:55:13.181 00 SCX_CPU1_MD_SY/3769         endif
21-228-13:55:13.181 00 SCX_CPU1_MD_SY/3770       enddo
21-228-13:55:13.181 00 SCX_CPU1_MD_SY/3754       for j = 1 to 6 do
21-228-13:55:13.181 00 SCX_CPU1_MD_SY/3755         if (dwelldata[i-1,j] >= 254) then
21-228-13:55:13.181 00 SCX_CPU1_MD_SY/3762         else
21-228-13:55:13.181 00 SCX_CPU1_MD_SY/3763           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:55:13.181 00 SCX_CPU1_MD_SY/3768           endif
21-228-13:55:13.181 00 SCX_CPU1_MD_SY/3769         endif
21-228-13:55:13.181 00 SCX_CPU1_MD_SY/3770       enddo
21-228-13:55:13.182 00 SCX_CPU1_MD_SY/3754       for j = 1 to 6 do
21-228-13:55:13.182 00 SCX_CPU1_MD_SY/3755         if (dwelldata[i-1,j] >= 254) then
21-228-13:55:13.182 00 SCX_CPU1_MD_SY/3762         else
21-228-13:55:13.182 00 SCX_CPU1_MD_SY/3763           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:55:13.182 00 SCX_CPU1_MD_SY/3768           endif
21-228-13:55:13.182 00 SCX_CPU1_MD_SY/3769         endif
21-228-13:55:13.182 00 SCX_CPU1_MD_SY/3770       enddo
21-228-13:55:13.182 00 SCX_CPU1_MD_SY/3754       for j = 1 to 6 do
21-228-13:55:13.182 00 SCX_CPU1_MD_SY/3755         if (dwelldata[i-1,j] >= 254) then
21-228-13:55:13.183 00 SCX_CPU1_MD_SY/3762         else
21-228-13:55:13.183 00 SCX_CPU1_MD_SY/3763           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:55:13.183 00 SCX_CPU1_MD_SY/3768           endif
21-228-13:55:13.183 00 SCX_CPU1_MD_SY/3769         endif
21-228-13:55:13.183 00 SCX_CPU1_MD_SY/3770       enddo
21-228-13:55:13.183 00 SCX_CPU1_MD_SY/3754       for j = 1 to 6 do
21-228-13:55:13.183 00 SCX_CPU1_MD_SY/3755         if (dwelldata[i-1,j] >= 254) then
21-228-13:55:13.183 00 SCX_CPU1_MD_SY/3762         else
21-228-13:55:13.183 00 SCX_CPU1_MD_SY/3763           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:55:13.183 00 SCX_CPU1_MD_SY/3768           endif
21-228-13:55:13.183 00 SCX_CPU1_MD_SY/3769         endif
21-228-13:55:13.183 00 SCX_CPU1_MD_SY/3770       enddo
21-228-13:55:13.184 00 SCX_CPU1_MD_SY/3754       for j = 1 to 6 do
21-228-13:55:13.184 00 SCX_CPU1_MD_SY/3755         if (dwelldata[i-1,j] >= 254) then
21-228-13:55:13.184 00 SCX_CPU1_MD_SY/3762         else
21-228-13:55:13.184 00 SCX_CPU1_MD_SY/3763           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:55:13.184 00 SCX_CPU1_MD_SY/3768           endif
21-228-13:55:13.184 00 SCX_CPU1_MD_SY/3769         endif
21-228-13:55:13.184 00 SCX_CPU1_MD_SY/3770       enddo
21-228-13:55:13.184 00 SCX_CPU1_MD_SY/3754       for j = 1 to 6 do
21-228-13:55:13.184 00 SCX_CPU1_MD_SY/3771       if (dwelldata[i,9] <> 0) or (dwelldata[i,10] <> 0) or (dwelldata[i,11] <> 0) or (dwelldata[i,12] <> 0) then
21-228-13:55:13.185 00 SCX_CPU1_MD_SY/3774       endif
21-228-13:55:13.185 00 SCX_CPU1_MD_SY/3775     enddo
21-228-13:55:13.185 00 SCX_CPU1_MD_SY/3753     for i = 2 to 15 do
21-228-13:55:13.185 00 SCX_CPU1_MD_SY/3754       for j = 1 to 6 do
21-228-13:55:13.185 00 SCX_CPU1_MD_SY/3755         if (dwelldata[i-1,j] >= 254) then
21-228-13:55:13.185 00 SCX_CPU1_MD_SY/3762         else
21-228-13:55:13.185 00 SCX_CPU1_MD_SY/3763           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:55:13.185 00 SCX_CPU1_MD_SY/3768           endif
21-228-13:55:13.185 00 SCX_CPU1_MD_SY/3769         endif
21-228-13:55:13.185 00 SCX_CPU1_MD_SY/3770       enddo
21-228-13:55:13.186 00 SCX_CPU1_MD_SY/3754       for j = 1 to 6 do
21-228-13:55:13.186 00 SCX_CPU1_MD_SY/3755         if (dwelldata[i-1,j] >= 254) then
21-228-13:55:13.186 00 SCX_CPU1_MD_SY/3762         else
21-228-13:55:13.186 00 SCX_CPU1_MD_SY/3763           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:55:13.186 00 SCX_CPU1_MD_SY/3768           endif
21-228-13:55:13.186 00 SCX_CPU1_MD_SY/3769         endif
21-228-13:55:13.186 00 SCX_CPU1_MD_SY/3770       enddo
21-228-13:55:13.186 00 SCX_CPU1_MD_SY/3754       for j = 1 to 6 do
21-228-13:55:13.186 00 SCX_CPU1_MD_SY/3755         if (dwelldata[i-1,j] >= 254) then
21-228-13:55:13.187 00 SCX_CPU1_MD_SY/3762         else
21-228-13:55:13.187 00 SCX_CPU1_MD_SY/3763           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:55:13.187 00 SCX_CPU1_MD_SY/3768           endif
21-228-13:55:13.187 00 SCX_CPU1_MD_SY/3769         endif
21-228-13:55:13.187 00 SCX_CPU1_MD_SY/3770       enddo
21-228-13:55:13.187 00 SCX_CPU1_MD_SY/3754       for j = 1 to 6 do
21-228-13:55:13.187 00 SCX_CPU1_MD_SY/3755         if (dwelldata[i-1,j] >= 254) then
21-228-13:55:13.187 00 SCX_CPU1_MD_SY/3762         else
21-228-13:55:13.187 00 SCX_CPU1_MD_SY/3763           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:55:13.187 00 SCX_CPU1_MD_SY/3768           endif
21-228-13:55:13.187 00 SCX_CPU1_MD_SY/3769         endif
21-228-13:55:13.187 00 SCX_CPU1_MD_SY/3770       enddo
21-228-13:55:13.188 00 SCX_CPU1_MD_SY/3754       for j = 1 to 6 do
21-228-13:55:13.188 00 SCX_CPU1_MD_SY/3755         if (dwelldata[i-1,j] >= 254) then
21-228-13:55:13.188 00 SCX_CPU1_MD_SY/3762         else
21-228-13:55:13.188 00 SCX_CPU1_MD_SY/3763           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:55:13.188 00 SCX_CPU1_MD_SY/3768           endif
21-228-13:55:13.188 00 SCX_CPU1_MD_SY/3769         endif
21-228-13:55:13.188 00 SCX_CPU1_MD_SY/3770       enddo
21-228-13:55:13.188 00 SCX_CPU1_MD_SY/3754       for j = 1 to 6 do
21-228-13:55:13.189 00 SCX_CPU1_MD_SY/3755         if (dwelldata[i-1,j] >= 254) then
21-228-13:55:13.189 00 SCX_CPU1_MD_SY/3762         else
21-228-13:55:13.189 00 SCX_CPU1_MD_SY/3763           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:55:13.189 00 SCX_CPU1_MD_SY/3768           endif
21-228-13:55:13.189 00 SCX_CPU1_MD_SY/3769         endif
21-228-13:55:13.189 00 SCX_CPU1_MD_SY/3770       enddo
21-228-13:55:13.189 00 SCX_CPU1_MD_SY/3754       for j = 1 to 6 do
21-228-13:55:13.189 00 SCX_CPU1_MD_SY/3771       if (dwelldata[i,9] <> 0) or (dwelldata[i,10] <> 0) or (dwelldata[i,11] <> 0) or (dwelldata[i,12] <> 0) then
21-228-13:55:13.189 00 SCX_CPU1_MD_SY/3774       endif
21-228-13:55:13.189 00 SCX_CPU1_MD_SY/3775     enddo
21-228-13:55:13.190 00 SCX_CPU1_MD_SY/3753     for i = 2 to 15 do
21-228-13:55:13.190 00 SCX_CPU1_MD_SY/3754       for j = 1 to 6 do
21-228-13:55:13.190 00 SCX_CPU1_MD_SY/3755         if (dwelldata[i-1,j] >= 254) then
21-228-13:55:13.190 00 SCX_CPU1_MD_SY/3762         else
21-228-13:55:13.190 00 SCX_CPU1_MD_SY/3763           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:55:13.190 00 SCX_CPU1_MD_SY/3768           endif
21-228-13:55:13.190 00 SCX_CPU1_MD_SY/3769         endif
21-228-13:55:13.348 00 SCX_CPU1_MD_SY/3770       enddo
21-228-13:55:13.348 00 SCX_CPU1_MD_SY/3754       for j = 1 to 6 do
21-228-13:55:13.348 00 SCX_CPU1_MD_SY/3755         if (dwelldata[i-1,j] >= 254) then
21-228-13:55:13.349 00 SCX_CPU1_MD_SY/3762         else
21-228-13:55:13.349 00 SCX_CPU1_MD_SY/3763           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:55:13.349 00 SCX_CPU1_MD_SY/3768           endif
21-228-13:55:13.349 00 SCX_CPU1_MD_SY/3769         endif
21-228-13:55:13.349 00 SCX_CPU1_MD_SY/3770       enddo
21-228-13:55:13.349 00 SCX_CPU1_MD_SY/3754       for j = 1 to 6 do
21-228-13:55:13.349 00 SCX_CPU1_MD_SY/3755         if (dwelldata[i-1,j] >= 254) then
21-228-13:55:13.349 00 SCX_CPU1_MD_SY/3762         else
21-228-13:55:13.349 00 SCX_CPU1_MD_SY/3763           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:55:13.350 00 SCX_CPU1_MD_SY/3768           endif
21-228-13:55:13.350 00 SCX_CPU1_MD_SY/3769         endif
21-228-13:55:13.350 00 SCX_CPU1_MD_SY/3770       enddo
21-228-13:55:13.350 00 SCX_CPU1_MD_SY/3754       for j = 1 to 6 do
21-228-13:55:13.350 00 SCX_CPU1_MD_SY/3755         if (dwelldata[i-1,j] >= 254) then
21-228-13:55:13.350 00 SCX_CPU1_MD_SY/3762         else
21-228-13:55:13.350 00 SCX_CPU1_MD_SY/3763           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:55:13.350 00 SCX_CPU1_MD_SY/3768           endif
21-228-13:55:13.350 00 SCX_CPU1_MD_SY/3769         endif
21-228-13:55:13.350 00 SCX_CPU1_MD_SY/3770       enddo
21-228-13:55:13.351 00 SCX_CPU1_MD_SY/3754       for j = 1 to 6 do
21-228-13:55:13.351 00 SCX_CPU1_MD_SY/3755         if (dwelldata[i-1,j] >= 254) then
21-228-13:55:13.351 00 SCX_CPU1_MD_SY/3762         else
21-228-13:55:13.351 00 SCX_CPU1_MD_SY/3763           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:55:13.351 00 SCX_CPU1_MD_SY/3768           endif
21-228-13:55:13.351 00 SCX_CPU1_MD_SY/3769         endif
21-228-13:55:13.351 00 SCX_CPU1_MD_SY/3770       enddo
21-228-13:55:13.352 00 SCX_CPU1_MD_SY/3754       for j = 1 to 6 do
21-228-13:55:13.352 00 SCX_CPU1_MD_SY/3755         if (dwelldata[i-1,j] >= 254) then
21-228-13:55:13.352 00 SCX_CPU1_MD_SY/3762         else
21-228-13:55:13.352 00 SCX_CPU1_MD_SY/3763           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:55:13.352 00 SCX_CPU1_MD_SY/3768           endif
21-228-13:55:13.352 00 SCX_CPU1_MD_SY/3769         endif
21-228-13:55:13.352 00 SCX_CPU1_MD_SY/3770       enddo
21-228-13:55:13.353 00 SCX_CPU1_MD_SY/3754       for j = 1 to 6 do
21-228-13:55:13.353 00 SCX_CPU1_MD_SY/3771       if (dwelldata[i,9] <> 0) or (dwelldata[i,10] <> 0) or (dwelldata[i,11] <> 0) or (dwelldata[i,12] <> 0) then
21-228-13:55:13.353 00 SCX_CPU1_MD_SY/3774       endif
21-228-13:55:13.353 00 SCX_CPU1_MD_SY/3775     enddo
21-228-13:55:13.353 00 SCX_CPU1_MD_SY/3753     for i = 2 to 15 do
21-228-13:55:13.353 00 SCX_CPU1_MD_SY/3754       for j = 1 to 6 do
21-228-13:55:13.353 00 SCX_CPU1_MD_SY/3755         if (dwelldata[i-1,j] >= 254) then
21-228-13:55:13.354 00 SCX_CPU1_MD_SY/3762         else
21-228-13:55:13.354 00 SCX_CPU1_MD_SY/3763           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:55:13.354 00 SCX_CPU1_MD_SY/3768           endif
21-228-13:55:13.354 00 SCX_CPU1_MD_SY/3769         endif
21-228-13:55:13.354 00 SCX_CPU1_MD_SY/3770       enddo
21-228-13:55:13.354 00 SCX_CPU1_MD_SY/3754       for j = 1 to 6 do
21-228-13:55:13.354 00 SCX_CPU1_MD_SY/3755         if (dwelldata[i-1,j] >= 254) then
21-228-13:55:13.355 00 SCX_CPU1_MD_SY/3762         else
21-228-13:55:13.355 00 SCX_CPU1_MD_SY/3763           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:55:13.355 00 SCX_CPU1_MD_SY/3768           endif
21-228-13:55:13.355 00 SCX_CPU1_MD_SY/3769         endif
21-228-13:55:13.355 00 SCX_CPU1_MD_SY/3770       enddo
21-228-13:55:13.355 00 SCX_CPU1_MD_SY/3754       for j = 1 to 6 do
21-228-13:55:13.355 00 SCX_CPU1_MD_SY/3755         if (dwelldata[i-1,j] >= 254) then
21-228-13:55:13.355 00 SCX_CPU1_MD_SY/3762         else
21-228-13:55:13.355 00 SCX_CPU1_MD_SY/3763           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:55:13.356 00 SCX_CPU1_MD_SY/3768           endif
21-228-13:55:13.356 00 SCX_CPU1_MD_SY/3769         endif
21-228-13:55:13.356 00 SCX_CPU1_MD_SY/3770       enddo
21-228-13:55:13.356 00 SCX_CPU1_MD_SY/3754       for j = 1 to 6 do
21-228-13:55:13.356 00 SCX_CPU1_MD_SY/3755         if (dwelldata[i-1,j] >= 254) then
21-228-13:55:13.356 00 SCX_CPU1_MD_SY/3762         else
21-228-13:55:13.356 00 SCX_CPU1_MD_SY/3763           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:55:13.356 00 SCX_CPU1_MD_SY/3768           endif
21-228-13:55:13.356 00 SCX_CPU1_MD_SY/3769         endif
21-228-13:55:13.356 00 SCX_CPU1_MD_SY/3770       enddo
21-228-13:55:13.357 00 SCX_CPU1_MD_SY/3754       for j = 1 to 6 do
21-228-13:55:13.357 00 SCX_CPU1_MD_SY/3755         if (dwelldata[i-1,j] >= 254) then
21-228-13:55:13.357 00 SCX_CPU1_MD_SY/3762         else
21-228-13:55:13.357 00 SCX_CPU1_MD_SY/3763           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:55:13.357 00 SCX_CPU1_MD_SY/3768           endif
21-228-13:55:13.357 00 SCX_CPU1_MD_SY/3769         endif
21-228-13:55:13.357 00 SCX_CPU1_MD_SY/3770       enddo
21-228-13:55:13.357 00 SCX_CPU1_MD_SY/3754       for j = 1 to 6 do
21-228-13:55:13.358 00 SCX_CPU1_MD_SY/3755         if (dwelldata[i-1,j] >= 254) then
21-228-13:55:13.358 00 SCX_CPU1_MD_SY/3762         else
21-228-13:55:13.358 00 SCX_CPU1_MD_SY/3763           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:55:13.358 00 SCX_CPU1_MD_SY/3768           endif
21-228-13:55:13.358 00 SCX_CPU1_MD_SY/3769         endif
21-228-13:55:13.358 00 SCX_CPU1_MD_SY/3770       enddo
21-228-13:55:13.358 00 SCX_CPU1_MD_SY/3754       for j = 1 to 6 do
21-228-13:55:13.359 00 SCX_CPU1_MD_SY/3771       if (dwelldata[i,9] <> 0) or (dwelldata[i,10] <> 0) or (dwelldata[i,11] <> 0) or (dwelldata[i,12] <> 0) then
21-228-13:55:13.359 00 SCX_CPU1_MD_SY/3774       endif
21-228-13:55:13.359 00 SCX_CPU1_MD_SY/3775     enddo
21-228-13:55:13.359 00 SCX_CPU1_MD_SY/3753     for i = 2 to 15 do
21-228-13:55:13.359 00 SCX_CPU1_MD_SY/3754       for j = 1 to 6 do
21-228-13:55:13.359 00 SCX_CPU1_MD_SY/3755         if (dwelldata[i-1,j] >= 254) then
21-228-13:55:13.359 00 SCX_CPU1_MD_SY/3762         else
21-228-13:55:13.359 00 SCX_CPU1_MD_SY/3763           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:55:13.360 00 SCX_CPU1_MD_SY/3768           endif
21-228-13:55:13.360 00 SCX_CPU1_MD_SY/3769         endif
21-228-13:55:13.360 00 SCX_CPU1_MD_SY/3770       enddo
21-228-13:55:13.360 00 SCX_CPU1_MD_SY/3754       for j = 1 to 6 do
21-228-13:55:13.360 00 SCX_CPU1_MD_SY/3755         if (dwelldata[i-1,j] >= 254) then
21-228-13:55:13.360 00 SCX_CPU1_MD_SY/3762         else
21-228-13:55:13.360 00 SCX_CPU1_MD_SY/3763           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:55:13.360 00 SCX_CPU1_MD_SY/3768           endif
21-228-13:55:13.360 00 SCX_CPU1_MD_SY/3769         endif
21-228-13:55:13.360 00 SCX_CPU1_MD_SY/3770       enddo
21-228-13:55:13.360 00 SCX_CPU1_MD_SY/3754       for j = 1 to 6 do
21-228-13:55:13.361 00 SCX_CPU1_MD_SY/3755         if (dwelldata[i-1,j] >= 254) then
21-228-13:55:13.361 00 SCX_CPU1_MD_SY/3762         else
21-228-13:55:13.361 00 SCX_CPU1_MD_SY/3763           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:55:13.361 00 SCX_CPU1_MD_SY/3768           endif
21-228-13:55:13.361 00 SCX_CPU1_MD_SY/3769         endif
21-228-13:55:13.361 00 SCX_CPU1_MD_SY/3770       enddo
21-228-13:55:13.361 00 SCX_CPU1_MD_SY/3754       for j = 1 to 6 do
21-228-13:55:13.361 00 SCX_CPU1_MD_SY/3755         if (dwelldata[i-1,j] >= 254) then
21-228-13:55:13.362 00 SCX_CPU1_MD_SY/3762         else
21-228-13:55:13.362 00 SCX_CPU1_MD_SY/3763           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:55:13.362 00 SCX_CPU1_MD_SY/3768           endif
21-228-13:55:13.362 00 SCX_CPU1_MD_SY/3769         endif
21-228-13:55:13.362 00 SCX_CPU1_MD_SY/3770       enddo
21-228-13:55:13.362 00 SCX_CPU1_MD_SY/3754       for j = 1 to 6 do
21-228-13:55:13.362 00 SCX_CPU1_MD_SY/3755         if (dwelldata[i-1,j] >= 254) then
21-228-13:55:13.362 00 SCX_CPU1_MD_SY/3762         else
21-228-13:55:13.362 00 SCX_CPU1_MD_SY/3763           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:55:13.362 00 SCX_CPU1_MD_SY/3768           endif
21-228-13:55:13.362 00 SCX_CPU1_MD_SY/3769         endif
21-228-13:55:13.362 00 SCX_CPU1_MD_SY/3770       enddo
21-228-13:55:13.363 00 SCX_CPU1_MD_SY/3754       for j = 1 to 6 do
21-228-13:55:13.363 00 SCX_CPU1_MD_SY/3755         if (dwelldata[i-1,j] >= 254) then
21-228-13:55:13.363 00 SCX_CPU1_MD_SY/3762         else
21-228-13:55:13.363 00 SCX_CPU1_MD_SY/3763           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:55:13.363 00 SCX_CPU1_MD_SY/3768           endif
21-228-13:55:13.363 00 SCX_CPU1_MD_SY/3769         endif
21-228-13:55:13.363 00 SCX_CPU1_MD_SY/3770       enddo
21-228-13:55:13.363 00 SCX_CPU1_MD_SY/3754       for j = 1 to 6 do
21-228-13:55:13.363 00 SCX_CPU1_MD_SY/3771       if (dwelldata[i,9] <> 0) or (dwelldata[i,10] <> 0) or (dwelldata[i,11] <> 0) or (dwelldata[i,12] <> 0) then
21-228-13:55:13.364 00 SCX_CPU1_MD_SY/3774       endif
21-228-13:55:13.364 00 SCX_CPU1_MD_SY/3775     enddo
21-228-13:55:13.364 00 SCX_CPU1_MD_SY/3753     for i = 2 to 15 do
21-228-13:55:13.364 00 SCX_CPU1_MD_SY/3754       for j = 1 to 6 do
21-228-13:55:13.364 00 SCX_CPU1_MD_SY/3755         if (dwelldata[i-1,j] >= 254) then
21-228-13:55:13.364 00 SCX_CPU1_MD_SY/3762         else
21-228-13:55:13.364 00 SCX_CPU1_MD_SY/3763           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:55:13.364 00 SCX_CPU1_MD_SY/3768           endif
21-228-13:55:13.364 00 SCX_CPU1_MD_SY/3769         endif
21-228-13:55:13.364 00 SCX_CPU1_MD_SY/3770       enddo
21-228-13:55:13.365 00 SCX_CPU1_MD_SY/3754       for j = 1 to 6 do
21-228-13:55:13.365 00 SCX_CPU1_MD_SY/3755         if (dwelldata[i-1,j] >= 254) then
21-228-13:55:13.365 00 SCX_CPU1_MD_SY/3762         else
21-228-13:55:13.365 00 SCX_CPU1_MD_SY/3763           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:55:13.365 00 SCX_CPU1_MD_SY/3768           endif
21-228-13:55:13.365 00 SCX_CPU1_MD_SY/3769         endif
21-228-13:55:13.365 00 SCX_CPU1_MD_SY/3770       enddo
21-228-13:55:13.365 00 SCX_CPU1_MD_SY/3754       for j = 1 to 6 do
21-228-13:55:13.365 00 SCX_CPU1_MD_SY/3755         if (dwelldata[i-1,j] >= 254) then
21-228-13:55:13.365 00 SCX_CPU1_MD_SY/3762         else
21-228-13:55:13.365 00 SCX_CPU1_MD_SY/3763           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:55:13.365 00 SCX_CPU1_MD_SY/3768           endif
21-228-13:55:13.365 00 SCX_CPU1_MD_SY/3769         endif
21-228-13:55:13.366 00 SCX_CPU1_MD_SY/3770       enddo
21-228-13:55:13.366 00 SCX_CPU1_MD_SY/3754       for j = 1 to 6 do
21-228-13:55:13.366 00 SCX_CPU1_MD_SY/3755         if (dwelldata[i-1,j] >= 254) then
21-228-13:55:13.366 00 SCX_CPU1_MD_SY/3762         else
21-228-13:55:13.366 00 SCX_CPU1_MD_SY/3763           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:55:13.366 00 SCX_CPU1_MD_SY/3768           endif
21-228-13:55:13.366 00 SCX_CPU1_MD_SY/3769         endif
21-228-13:55:13.366 00 SCX_CPU1_MD_SY/3770       enddo
21-228-13:55:13.366 00 SCX_CPU1_MD_SY/3754       for j = 1 to 6 do
21-228-13:55:13.367 00 SCX_CPU1_MD_SY/3755         if (dwelldata[i-1,j] >= 254) then
21-228-13:55:13.367 00 SCX_CPU1_MD_SY/3762         else
21-228-13:55:13.367 00 SCX_CPU1_MD_SY/3763           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:55:13.367 00 SCX_CPU1_MD_SY/3768           endif
21-228-13:55:13.367 00 SCX_CPU1_MD_SY/3769         endif
21-228-13:55:13.367 00 SCX_CPU1_MD_SY/3770       enddo
21-228-13:55:13.367 00 SCX_CPU1_MD_SY/3754       for j = 1 to 6 do
21-228-13:55:13.367 00 SCX_CPU1_MD_SY/3755         if (dwelldata[i-1,j] >= 254) then
21-228-13:55:13.367 00 SCX_CPU1_MD_SY/3762         else
21-228-13:55:13.367 00 SCX_CPU1_MD_SY/3763           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:55:13.367 00 SCX_CPU1_MD_SY/3768           endif
21-228-13:55:13.367 00 SCX_CPU1_MD_SY/3769         endif
21-228-13:55:13.367 00 SCX_CPU1_MD_SY/3770       enddo
21-228-13:55:13.368 00 SCX_CPU1_MD_SY/3754       for j = 1 to 6 do
21-228-13:55:13.368 00 SCX_CPU1_MD_SY/3771       if (dwelldata[i,9] <> 0) or (dwelldata[i,10] <> 0) or (dwelldata[i,11] <> 0) or (dwelldata[i,12] <> 0) then
21-228-13:55:13.368 00 SCX_CPU1_MD_SY/3774       endif
21-228-13:55:13.368 00 SCX_CPU1_MD_SY/3775     enddo
21-228-13:55:13.368 00 SCX_CPU1_MD_SY/3753     for i = 2 to 15 do
21-228-13:55:13.368 00 SCX_CPU1_MD_SY/3754       for j = 1 to 6 do
21-228-13:55:13.368 00 SCX_CPU1_MD_SY/3755         if (dwelldata[i-1,j] >= 254) then
21-228-13:55:13.369 00 SCX_CPU1_MD_SY/3762         else
21-228-13:55:13.369 00 SCX_CPU1_MD_SY/3763           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:55:13.369 00 SCX_CPU1_MD_SY/3768           endif
21-228-13:55:13.369 00 SCX_CPU1_MD_SY/3769         endif
21-228-13:55:13.369 00 SCX_CPU1_MD_SY/3770       enddo
21-228-13:55:13.369 00 SCX_CPU1_MD_SY/3754       for j = 1 to 6 do
21-228-13:55:13.369 00 SCX_CPU1_MD_SY/3755         if (dwelldata[i-1,j] >= 254) then
21-228-13:55:13.369 00 SCX_CPU1_MD_SY/3762         else
21-228-13:55:13.369 00 SCX_CPU1_MD_SY/3763           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:55:13.369 00 SCX_CPU1_MD_SY/3768           endif
21-228-13:55:13.369 00 SCX_CPU1_MD_SY/3769         endif
21-228-13:55:13.369 00 SCX_CPU1_MD_SY/3770       enddo
21-228-13:55:13.370 00 SCX_CPU1_MD_SY/3754       for j = 1 to 6 do
21-228-13:55:13.370 00 SCX_CPU1_MD_SY/3755         if (dwelldata[i-1,j] >= 254) then
21-228-13:55:13.370 00 SCX_CPU1_MD_SY/3762         else
21-228-13:55:13.370 00 SCX_CPU1_MD_SY/3763           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:55:13.370 00 SCX_CPU1_MD_SY/3768           endif
21-228-13:55:13.370 00 SCX_CPU1_MD_SY/3769         endif
21-228-13:55:13.370 00 SCX_CPU1_MD_SY/3770       enddo
21-228-13:55:13.370 00 SCX_CPU1_MD_SY/3754       for j = 1 to 6 do
21-228-13:55:13.370 00 SCX_CPU1_MD_SY/3755         if (dwelldata[i-1,j] >= 254) then
21-228-13:55:13.370 00 SCX_CPU1_MD_SY/3762         else
21-228-13:55:13.370 00 SCX_CPU1_MD_SY/3763           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:55:13.371 00 SCX_CPU1_MD_SY/3768           endif
21-228-13:55:13.371 00 SCX_CPU1_MD_SY/3769         endif
21-228-13:55:13.371 00 SCX_CPU1_MD_SY/3770       enddo
21-228-13:55:13.371 00 SCX_CPU1_MD_SY/3754       for j = 1 to 6 do
21-228-13:55:13.371 00 SCX_CPU1_MD_SY/3755         if (dwelldata[i-1,j] >= 254) then
21-228-13:55:13.371 00 SCX_CPU1_MD_SY/3762         else
21-228-13:55:13.371 00 SCX_CPU1_MD_SY/3763           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:55:13.371 00 SCX_CPU1_MD_SY/3768           endif
21-228-13:55:13.371 00 SCX_CPU1_MD_SY/3769         endif
21-228-13:55:13.371 00 SCX_CPU1_MD_SY/3770       enddo
21-228-13:55:13.372 00 SCX_CPU1_MD_SY/3754       for j = 1 to 6 do
21-228-13:55:13.372 00 SCX_CPU1_MD_SY/3755         if (dwelldata[i-1,j] >= 254) then
21-228-13:55:13.372 00 SCX_CPU1_MD_SY/3762         else
21-228-13:55:13.372 00 SCX_CPU1_MD_SY/3763           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:55:13.372 00 SCX_CPU1_MD_SY/3768           endif
21-228-13:55:13.372 00 SCX_CPU1_MD_SY/3769         endif
21-228-13:55:13.372 00 SCX_CPU1_MD_SY/3770       enddo
21-228-13:55:13.372 00 SCX_CPU1_MD_SY/3754       for j = 1 to 6 do
21-228-13:55:13.372 00 SCX_CPU1_MD_SY/3771       if (dwelldata[i,9] <> 0) or (dwelldata[i,10] <> 0) or (dwelldata[i,11] <> 0) or (dwelldata[i,12] <> 0) then
21-228-13:55:13.373 00 SCX_CPU1_MD_SY/3774       endif
21-228-13:55:13.373 00 SCX_CPU1_MD_SY/3775     enddo
21-228-13:55:13.373 00 SCX_CPU1_MD_SY/3753     for i = 2 to 15 do
21-228-13:55:13.373 00 SCX_CPU1_MD_SY/3754       for j = 1 to 6 do
21-228-13:55:13.373 00 SCX_CPU1_MD_SY/3755         if (dwelldata[i-1,j] >= 254) then
21-228-13:55:13.700 00 SCX_CPU1_MD_SY/3762         else
21-228-13:55:13.700 00 SCX_CPU1_MD_SY/3763           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:55:13.700 00 SCX_CPU1_MD_SY/3768           endif
21-228-13:55:13.700 00 SCX_CPU1_MD_SY/3769         endif
21-228-13:55:13.700 00 SCX_CPU1_MD_SY/3770       enddo
21-228-13:55:13.700 00 SCX_CPU1_MD_SY/3754       for j = 1 to 6 do
21-228-13:55:13.701 00 SCX_CPU1_MD_SY/3755         if (dwelldata[i-1,j] >= 254) then
21-228-13:55:13.701 00 SCX_CPU1_MD_SY/3762         else
21-228-13:55:13.701 00 SCX_CPU1_MD_SY/3763           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:55:13.701 00 SCX_CPU1_MD_SY/3768           endif
21-228-13:55:13.701 00 SCX_CPU1_MD_SY/3769         endif
21-228-13:55:13.701 00 SCX_CPU1_MD_SY/3770       enddo
21-228-13:55:13.701 00 SCX_CPU1_MD_SY/3754       for j = 1 to 6 do
21-228-13:55:13.701 00 SCX_CPU1_MD_SY/3755         if (dwelldata[i-1,j] >= 254) then
21-228-13:55:13.701 00 SCX_CPU1_MD_SY/3762         else
21-228-13:55:13.701 00 SCX_CPU1_MD_SY/3763           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:55:13.701 00 SCX_CPU1_MD_SY/3768           endif
21-228-13:55:13.701 00 SCX_CPU1_MD_SY/3769         endif
21-228-13:55:13.701 00 SCX_CPU1_MD_SY/3770       enddo
21-228-13:55:13.702 00 SCX_CPU1_MD_SY/3754       for j = 1 to 6 do
21-228-13:55:13.702 00 SCX_CPU1_MD_SY/3755         if (dwelldata[i-1,j] >= 254) then
21-228-13:55:13.702 00 SCX_CPU1_MD_SY/3762         else
21-228-13:55:13.702 00 SCX_CPU1_MD_SY/3763           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:55:13.702 00 SCX_CPU1_MD_SY/3768           endif
21-228-13:55:13.702 00 SCX_CPU1_MD_SY/3769         endif
21-228-13:55:13.702 00 SCX_CPU1_MD_SY/3770       enddo
21-228-13:55:13.703 00 SCX_CPU1_MD_SY/3754       for j = 1 to 6 do
21-228-13:55:13.703 00 SCX_CPU1_MD_SY/3755         if (dwelldata[i-1,j] >= 254) then
21-228-13:55:13.703 00 SCX_CPU1_MD_SY/3762         else
21-228-13:55:13.703 00 SCX_CPU1_MD_SY/3763           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:55:13.703 00 SCX_CPU1_MD_SY/3768           endif
21-228-13:55:13.703 00 SCX_CPU1_MD_SY/3769         endif
21-228-13:55:13.703 00 SCX_CPU1_MD_SY/3770       enddo
21-228-13:55:13.703 00 SCX_CPU1_MD_SY/3754       for j = 1 to 6 do
21-228-13:55:13.703 00 SCX_CPU1_MD_SY/3755         if (dwelldata[i-1,j] >= 254) then
21-228-13:55:13.704 00 SCX_CPU1_MD_SY/3762         else
21-228-13:55:13.704 00 SCX_CPU1_MD_SY/3763           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:55:13.704 00 SCX_CPU1_MD_SY/3768           endif
21-228-13:55:13.704 00 SCX_CPU1_MD_SY/3769         endif
21-228-13:55:13.704 00 SCX_CPU1_MD_SY/3770       enddo
21-228-13:55:13.704 00 SCX_CPU1_MD_SY/3754       for j = 1 to 6 do
21-228-13:55:13.704 00 SCX_CPU1_MD_SY/3771       if (dwelldata[i,9] <> 0) or (dwelldata[i,10] <> 0) or (dwelldata[i,11] <> 0) or (dwelldata[i,12] <> 0) then
21-228-13:55:13.704 00 SCX_CPU1_MD_SY/3774       endif
21-228-13:55:13.704 00 SCX_CPU1_MD_SY/3775     enddo
21-228-13:55:13.705 00 SCX_CPU1_MD_SY/3753     for i = 2 to 15 do
21-228-13:55:13.705 00 SCX_CPU1_MD_SY/3754       for j = 1 to 6 do
21-228-13:55:13.705 00 SCX_CPU1_MD_SY/3755         if (dwelldata[i-1,j] >= 254) then
21-228-13:55:13.705 00 SCX_CPU1_MD_SY/3762         else
21-228-13:55:13.705 00 SCX_CPU1_MD_SY/3763           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:55:13.705 00 SCX_CPU1_MD_SY/3768           endif
21-228-13:55:13.705 00 SCX_CPU1_MD_SY/3769         endif
21-228-13:55:13.705 00 SCX_CPU1_MD_SY/3770       enddo
21-228-13:55:13.705 00 SCX_CPU1_MD_SY/3754       for j = 1 to 6 do
21-228-13:55:13.706 00 SCX_CPU1_MD_SY/3755         if (dwelldata[i-1,j] >= 254) then
21-228-13:55:13.706 00 SCX_CPU1_MD_SY/3762         else
21-228-13:55:13.706 00 SCX_CPU1_MD_SY/3763           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:55:13.706 00 SCX_CPU1_MD_SY/3768           endif
21-228-13:55:13.706 00 SCX_CPU1_MD_SY/3769         endif
21-228-13:55:13.706 00 SCX_CPU1_MD_SY/3770       enddo
21-228-13:55:13.706 00 SCX_CPU1_MD_SY/3754       for j = 1 to 6 do
21-228-13:55:13.707 00 SCX_CPU1_MD_SY/3755         if (dwelldata[i-1,j] >= 254) then
21-228-13:55:13.707 00 SCX_CPU1_MD_SY/3762         else
21-228-13:55:13.707 00 SCX_CPU1_MD_SY/3763           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:55:13.707 00 SCX_CPU1_MD_SY/3768           endif
21-228-13:55:13.707 00 SCX_CPU1_MD_SY/3769         endif
21-228-13:55:13.707 00 SCX_CPU1_MD_SY/3770       enddo
21-228-13:55:13.707 00 SCX_CPU1_MD_SY/3754       for j = 1 to 6 do
21-228-13:55:13.708 00 SCX_CPU1_MD_SY/3755         if (dwelldata[i-1,j] >= 254) then
21-228-13:55:13.708 00 SCX_CPU1_MD_SY/3762         else
21-228-13:55:13.708 00 SCX_CPU1_MD_SY/3763           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:55:13.708 00 SCX_CPU1_MD_SY/3768           endif
21-228-13:55:13.708 00 SCX_CPU1_MD_SY/3769         endif
21-228-13:55:13.708 00 SCX_CPU1_MD_SY/3770       enddo
21-228-13:55:13.708 00 SCX_CPU1_MD_SY/3754       for j = 1 to 6 do
21-228-13:55:13.708 00 SCX_CPU1_MD_SY/3755         if (dwelldata[i-1,j] >= 254) then
21-228-13:55:13.708 00 SCX_CPU1_MD_SY/3762         else
21-228-13:55:13.708 00 SCX_CPU1_MD_SY/3763           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:55:13.709 00 SCX_CPU1_MD_SY/3768           endif
21-228-13:55:13.709 00 SCX_CPU1_MD_SY/3769         endif
21-228-13:55:13.709 00 SCX_CPU1_MD_SY/3770       enddo
21-228-13:55:13.709 00 SCX_CPU1_MD_SY/3754       for j = 1 to 6 do
21-228-13:55:13.709 00 SCX_CPU1_MD_SY/3755         if (dwelldata[i-1,j] >= 254) then
21-228-13:55:13.709 00 SCX_CPU1_MD_SY/3762         else
21-228-13:55:13.709 00 SCX_CPU1_MD_SY/3763           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:55:13.709 00 SCX_CPU1_MD_SY/3768           endif
21-228-13:55:13.709 00 SCX_CPU1_MD_SY/3769         endif
21-228-13:55:13.709 00 SCX_CPU1_MD_SY/3770       enddo
21-228-13:55:13.710 00 SCX_CPU1_MD_SY/3754       for j = 1 to 6 do
21-228-13:55:13.710 00 SCX_CPU1_MD_SY/3771       if (dwelldata[i,9] <> 0) or (dwelldata[i,10] <> 0) or (dwelldata[i,11] <> 0) or (dwelldata[i,12] <> 0) then
21-228-13:55:13.710 00 SCX_CPU1_MD_SY/3774       endif
21-228-13:55:13.710 00 SCX_CPU1_MD_SY/3775     enddo
21-228-13:55:13.711 00 SCX_CPU1_MD_SY/3753     for i = 2 to 15 do
21-228-13:55:13.711 00 SCX_CPU1_MD_SY/3754       for j = 1 to 6 do
21-228-13:55:13.711 00 SCX_CPU1_MD_SY/3755         if (dwelldata[i-1,j] >= 254) then
21-228-13:55:13.711 00 SCX_CPU1_MD_SY/3762         else
21-228-13:55:13.711 00 SCX_CPU1_MD_SY/3763           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:55:13.711 00 SCX_CPU1_MD_SY/3768           endif
21-228-13:55:13.711 00 SCX_CPU1_MD_SY/3769         endif
21-228-13:55:13.711 00 SCX_CPU1_MD_SY/3770       enddo
21-228-13:55:13.712 00 SCX_CPU1_MD_SY/3754       for j = 1 to 6 do
21-228-13:55:13.712 00 SCX_CPU1_MD_SY/3755         if (dwelldata[i-1,j] >= 254) then
21-228-13:55:13.712 00 SCX_CPU1_MD_SY/3762         else
21-228-13:55:13.712 00 SCX_CPU1_MD_SY/3763           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:55:13.712 00 SCX_CPU1_MD_SY/3768           endif
21-228-13:55:13.712 00 SCX_CPU1_MD_SY/3769         endif
21-228-13:55:13.712 00 SCX_CPU1_MD_SY/3770       enddo
21-228-13:55:13.712 00 SCX_CPU1_MD_SY/3754       for j = 1 to 6 do
21-228-13:55:13.712 00 SCX_CPU1_MD_SY/3755         if (dwelldata[i-1,j] >= 254) then
21-228-13:55:13.713 00 SCX_CPU1_MD_SY/3762         else
21-228-13:55:13.713 00 SCX_CPU1_MD_SY/3763           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:55:13.713 00 SCX_CPU1_MD_SY/3768           endif
21-228-13:55:13.713 00 SCX_CPU1_MD_SY/3769         endif
21-228-13:55:13.714 00 SCX_CPU1_MD_SY/3770       enddo
21-228-13:55:13.714 00 SCX_CPU1_MD_SY/3754       for j = 1 to 6 do
21-228-13:55:13.715 00 SCX_CPU1_MD_SY/3755         if (dwelldata[i-1,j] >= 254) then
21-228-13:55:13.715 00 SCX_CPU1_MD_SY/3762         else
21-228-13:55:13.715 00 SCX_CPU1_MD_SY/3763           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:55:13.715 00 SCX_CPU1_MD_SY/3768           endif
21-228-13:55:13.715 00 SCX_CPU1_MD_SY/3769         endif
21-228-13:55:13.715 00 SCX_CPU1_MD_SY/3770       enddo
21-228-13:55:13.715 00 SCX_CPU1_MD_SY/3754       for j = 1 to 6 do
21-228-13:55:13.715 00 SCX_CPU1_MD_SY/3755         if (dwelldata[i-1,j] >= 254) then
21-228-13:55:13.715 00 SCX_CPU1_MD_SY/3762         else
21-228-13:55:13.715 00 SCX_CPU1_MD_SY/3763           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:55:13.716 00 SCX_CPU1_MD_SY/3768           endif
21-228-13:55:13.716 00 SCX_CPU1_MD_SY/3769         endif
21-228-13:55:13.716 00 SCX_CPU1_MD_SY/3770       enddo
21-228-13:55:13.716 00 SCX_CPU1_MD_SY/3754       for j = 1 to 6 do
21-228-13:55:13.716 00 SCX_CPU1_MD_SY/3755         if (dwelldata[i-1,j] >= 254) then
21-228-13:55:13.716 00 SCX_CPU1_MD_SY/3762         else
21-228-13:55:13.716 00 SCX_CPU1_MD_SY/3763           if (dwelldata[i,j] <> (dwelldata[i-1,j] + 2)) THEN
21-228-13:55:13.716 00 SCX_CPU1_MD_SY/3768           endif
21-228-13:55:13.716 00 SCX_CPU1_MD_SY/3769         endif
21-228-13:55:13.716 00 SCX_CPU1_MD_SY/3770       enddo
21-228-13:55:13.717 00 SCX_CPU1_MD_SY/3754       for j = 1 to 6 do
21-228-13:55:13.717 00 SCX_CPU1_MD_SY/3771       if (dwelldata[i,9] <> 0) or (dwelldata[i,10] <> 0) or (dwelldata[i,11] <> 0) or (dwelldata[i,12] <> 0) then
21-228-13:55:13.717 00 SCX_CPU1_MD_SY/3774       endif
21-228-13:55:13.717 00 SCX_CPU1_MD_SY/3775     enddo
21-228-13:55:13.717 00 SCX_CPU1_MD_SY/3753     for i = 2 to 15 do
21-228-13:55:13.717 00 SCX_CPU1_MD_SY/3776     
21-228-13:55:13.717 00 SCX_CPU1_MD_SY/3777     if (passed = 1) then
21-228-13:55:13.718 00 SCX_CPU1_MD_SY/3778       write "<*> Passed (3000;3000.2;3001) - Data was as expected and received at the correct rate."
21-228-13:55:13.718 00     SPR-I:OPRO         <*> Passed (3000;3000.2;3001) - Data was as expected and received at the correct rate.
21-228-13:55:13.718 00 SCX_CPU1_MD_SY/3779       ut_setrequirements MD_3000, "P"
21-228-13:55:13.719 00 SCX_CPU1_MD_SY/3780       ut_setrequirements MD_3000_2, "P"
21-228-13:55:13.720 00 SCX_CPU1_MD_SY/3781       ut_setrequirements MD_3001, "P"
21-228-13:55:13.721 00 SCX_CPU1_MD_SY/3787     endif
21-228-13:55:13.721 00 SCX_CPU1_MD_SY/3788     
21-228-13:55:13.721 00 SCX_CPU1_MD_SY/3789     wait 5
21-228-13:55:13.721 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-228-13:55:18.726 00 SCX_CPU1_MD_SY/3790     
21-228-13:55:18.727 00 SCX_CPU1_MD_SY/3791     write ";*********************************************************************"
21-228-13:55:18.727 00     SPR-I:OPRO         ;*********************************************************************
21-228-13:55:18.727 00 SCX_CPU1_MD_SY/3792     write ";  Step 4.3:  Power On Reset  "
21-228-13:55:18.727 00     SPR-I:OPRO         ;  Step 4.3:  Power On Reset  
21-228-13:55:18.727 00 SCX_CPU1_MD_SY/3793     write ";*********************************************************************"
21-228-13:55:18.727 00     SPR-I:OPRO         ;*********************************************************************
21-228-13:55:18.727 00 SCX_CPU1_MD_SY/3794     write ";  Step 4.3.1: Send Power On Reset command"
21-228-13:55:18.727 00     SPR-I:OPRO         ;  Step 4.3.1: Send Power On Reset command
21-228-13:55:18.727 00 SCX_CPU1_MD_SY/3795     write ";********************************************************************"
21-228-13:55:18.727 00     SPR-I:OPRO         ;********************************************************************
21-228-13:55:18.728 00 SCX_CPU1_MD_SY/3796     /SCX_CPU1_ES_POWERONRESET
21-228-13:55:18.743 00 SCX_CPU1_MD_SY/3797     wait 10
21-228-13:55:18.743 00     SPR-I:STTE         Wait mode - waiting 10 seconds ...
21-228-13:55:28.752 00 SCX_CPU1_MD_SY/3798     
21-228-13:55:28.752 00 SCX_CPU1_MD_SY/3799     close_data_center
21-228-13:55:28.753 00     SPR-I:STS          Loading file /s/opr/accounts/cfs_test/prc/clear_spacecraft_status.i
21-228-13:55:28.754 00     SPR-I:STS          Procedure CLEAR_SPACECRAFT_STATUS started
21-228-13:55:28.754 00 CLEAR_SPACECRA/2        ;
21-228-13:55:28.754 00 CLEAR_SPACECRA/3        local logging = %liv(log_procedure)
21-228-13:55:28.754 00 CLEAR_SPACECRA/4        %liv (log_procedure) = FALSE
21-228-13:55:28.760 00 CLEAR_SPACECRA/135      
21-228-13:55:28.760 00 CLEAR_SPACECRA/136      endproc
21-228-13:55:28.760 00     SPR-I:STS          Procedure CLEAR_SPACECRAFT_STATUS completed
21-228-13:55:28.816 00 SCX_CPU1_MD_SY/3800     wait 60
21-228-13:55:28.816 00     SPR-I:STTE         Wait mode - waiting 60 seconds ...
21-228-13:56:28.867 00 SCX_CPU1_MD_SY/3801     
21-228-13:56:28.868 00 SCX_CPU1_MD_SY/3802     cfe_startup {hostCPU}
21-228-13:56:28.876 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-228-13:56:38.888 00     SPR-I:STTE         WAIT UNTIL completed
21-228-13:56:38.953 00     SPR-I:STS          Loading file /s/opr/accounts/cfs_test/prc/send_that_to_command.i
21-228-13:56:38.954 00     SPR-I:STS          Procedure SEND_THAT_TO_COMMAND started
21-228-13:56:38.955 00 SEND_THAT_TO_C/2        ;
21-228-13:56:38.955 00 SEND_THAT_TO_C/3        local logging = %liv (log_procedure)
21-228-13:56:38.955 00 SEND_THAT_TO_C/4        %liv (log_procedure) = FALSE
21-228-13:56:38.958 00     SPR-I:OPRO         Sending: /SCX_CPU1_TO_OUTPUT_ENA gs582cfslab4
21-228-13:56:39.002 00 SEND_THAT_TO_C/83       
21-228-13:56:39.002 00 SEND_THAT_TO_C/84       endproc
21-228-13:56:39.002 00     SPR-I:STS          Procedure SEND_THAT_TO_COMMAND completed
21-228-13:56:39.003 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-228-13:56:39.979 00    TLMH-I:STS          58-012-14:03:48.950 INFO CPU=CPU1 APPNAME=TO_LAB_APP EVENT ID=3 TO telemetry output enabled for IP 192.168.1.101
21-228-13:56:43.007 00     SPR-I:STTE         WAIT UNTIL completed
21-228-13:56:43.007 00     SPR-I:STS          Loading file /s/opr/accounts/cfs_test/prc/fill_in_spacecraft_status.i
21-228-13:56:43.008 00     SPR-I:STS          Procedure FILL_IN_SPACECRAFT_STATUS started
21-228-13:56:43.008 00 FILL_IN_SPACEC/2        ;
21-228-13:56:43.008 00 FILL_IN_SPACEC/3        local logging = %liv (log_procedure)
21-228-13:56:43.008 00 FILL_IN_SPACEC/4        %liv (log_procedure) = FALSE
21-228-13:56:43.011 00 FILL_IN_SPACEC/152      
21-228-13:56:43.011 00 FILL_IN_SPACEC/153      endproc
21-228-13:56:43.011 00     SPR-I:STS          Procedure FILL_IN_SPACECRAFT_STATUS completed
21-228-13:56:43.012 00 SCX_CPU1_MD_SY/3803     wait 5
21-228-13:56:43.012 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-228-13:56:48.016 00 SCX_CPU1_MD_SY/3804     
21-228-13:56:48.017 00 SCX_CPU1_MD_SY/3805     goto step4_3_2
21-228-13:56:48.017 00 SCX_CPU1_MD_SY/3911     step4_3_2:
21-228-13:56:48.017 00 SCX_CPU1_MD_SY/3912     write ";*********************************************************************"
21-228-13:56:48.017 00     SPR-I:OPRO         ;*********************************************************************
21-228-13:56:48.017 00 SCX_CPU1_MD_SY/3913     write ";  Step 4.3.2: Verify that each MD table is disabled. "
21-228-13:56:48.017 00     SPR-I:OPRO         ;  Step 4.3.2: Verify that each MD table is disabled. 
21-228-13:56:48.017 00 SCX_CPU1_MD_SY/3914     write ";*********************************************************************"
21-228-13:56:48.017 00     SPR-I:OPRO         ;*********************************************************************
21-228-13:56:48.017 00 SCX_CPU1_MD_SY/3915     if (SCX_CPU1_MD_EnableMask = 0) THEN
21-228-13:56:48.018 00 SCX_CPU1_MD_SY/3916       write "<*> Passed (9001) - Enable Mask initialized properly."
21-228-13:56:48.018 00     SPR-I:OPRO         <*> Passed (9001) - Enable Mask initialized properly.
21-228-13:56:48.018 00 SCX_CPU1_MD_SY/3917       ut_setrequirements MD_9001, "P"
21-228-13:56:48.021 00 SCX_CPU1_MD_SY/3922     endif
21-228-13:56:48.022 00 SCX_CPU1_MD_SY/3923     
21-228-13:56:48.022 00 SCX_CPU1_MD_SY/3924     wait 5
21-228-13:56:48.022 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-228-13:56:53.026 00 SCX_CPU1_MD_SY/3925     
21-228-13:56:53.026 00 SCX_CPU1_MD_SY/3926     write ";*********************************************************************"
21-228-13:56:53.026 00     SPR-I:OPRO         ;*********************************************************************
21-228-13:56:53.026 00 SCX_CPU1_MD_SY/3927     write ";  Step 4.3.3: Verify that each MD table is initialized to 0. "
21-228-13:56:53.026 00     SPR-I:OPRO         ;  Step 4.3.3: Verify that each MD table is initialized to 0. 
21-228-13:56:53.026 00 SCX_CPU1_MD_SY/3928     write ";*********************************************************************"
21-228-13:56:53.026 00     SPR-I:OPRO         ;*********************************************************************
21-228-13:56:53.026 00 SCX_CPU1_MD_SY/3929     passed = 1
21-228-13:56:53.027 00 SCX_CPU1_MD_SY/3930     FOR i = 1 to MD_NUM_DWELL_TABLES DO
21-228-13:56:53.027 00 SCX_CPU1_MD_SY/3931       if (SCX_CPU1_MD_AddrCnt[i] != 0) THEN
21-228-13:56:53.027 00 SCX_CPU1_MD_SY/3934       endif
21-228-13:56:53.027 00 SCX_CPU1_MD_SY/3935       
21-228-13:56:53.027 00 SCX_CPU1_MD_SY/3936       if (SCX_CPU1_MD_Rate[i] != 0) THEN
21-228-13:56:53.028 00 SCX_CPU1_MD_SY/3939       endif
21-228-13:56:53.028 00 SCX_CPU1_MD_SY/3940     
21-228-13:56:53.028 00 SCX_CPU1_MD_SY/3941       if (SCX_CPU1_MD_DataSize[i] != 0) THEN
21-228-13:56:53.028 00 SCX_CPU1_MD_SY/3944       endif
21-228-13:56:53.028 00 SCX_CPU1_MD_SY/3945       
21-228-13:56:53.028 00 SCX_CPU1_MD_SY/3946       if (SCX_CPU1_MD_DwPktOffset[i] != 0) THEN
21-228-13:56:53.028 00 SCX_CPU1_MD_SY/3949       endif
21-228-13:56:53.029 00 SCX_CPU1_MD_SY/3950       
21-228-13:56:53.029 00 SCX_CPU1_MD_SY/3951       if (SCX_CPU1_MD_DwTblEntry[i] != 0) THEN
21-228-13:56:53.029 00 SCX_CPU1_MD_SY/3954       endif
21-228-13:56:53.029 00 SCX_CPU1_MD_SY/3955     ENDDO
21-228-13:56:53.029 00 SCX_CPU1_MD_SY/3930     FOR i = 1 to MD_NUM_DWELL_TABLES DO
21-228-13:56:53.029 00 SCX_CPU1_MD_SY/3931       if (SCX_CPU1_MD_AddrCnt[i] != 0) THEN
21-228-13:56:53.030 00 SCX_CPU1_MD_SY/3934       endif
21-228-13:56:53.030 00 SCX_CPU1_MD_SY/3935       
21-228-13:56:53.030 00 SCX_CPU1_MD_SY/3936       if (SCX_CPU1_MD_Rate[i] != 0) THEN
21-228-13:56:53.030 00 SCX_CPU1_MD_SY/3939       endif
21-228-13:56:53.030 00 SCX_CPU1_MD_SY/3940     
21-228-13:56:53.030 00 SCX_CPU1_MD_SY/3941       if (SCX_CPU1_MD_DataSize[i] != 0) THEN
21-228-13:56:53.030 00 SCX_CPU1_MD_SY/3944       endif
21-228-13:56:53.030 00 SCX_CPU1_MD_SY/3945       
21-228-13:56:53.030 00 SCX_CPU1_MD_SY/3946       if (SCX_CPU1_MD_DwPktOffset[i] != 0) THEN
21-228-13:56:53.030 00 SCX_CPU1_MD_SY/3949       endif
21-228-13:56:53.030 00 SCX_CPU1_MD_SY/3950       
21-228-13:56:53.030 00 SCX_CPU1_MD_SY/3951       if (SCX_CPU1_MD_DwTblEntry[i] != 0) THEN
21-228-13:56:53.030 00 SCX_CPU1_MD_SY/3954       endif
21-228-13:56:53.030 00 SCX_CPU1_MD_SY/3955     ENDDO
21-228-13:56:53.031 00 SCX_CPU1_MD_SY/3930     FOR i = 1 to MD_NUM_DWELL_TABLES DO
21-228-13:56:53.031 00 SCX_CPU1_MD_SY/3931       if (SCX_CPU1_MD_AddrCnt[i] != 0) THEN
21-228-13:56:53.031 00 SCX_CPU1_MD_SY/3934       endif
21-228-13:56:53.031 00 SCX_CPU1_MD_SY/3935       
21-228-13:56:53.031 00 SCX_CPU1_MD_SY/3936       if (SCX_CPU1_MD_Rate[i] != 0) THEN
21-228-13:56:53.031 00 SCX_CPU1_MD_SY/3939       endif
21-228-13:56:53.031 00 SCX_CPU1_MD_SY/3940     
21-228-13:56:53.031 00 SCX_CPU1_MD_SY/3941       if (SCX_CPU1_MD_DataSize[i] != 0) THEN
21-228-13:56:53.031 00 SCX_CPU1_MD_SY/3944       endif
21-228-13:56:53.031 00 SCX_CPU1_MD_SY/3945       
21-228-13:56:53.031 00 SCX_CPU1_MD_SY/3946       if (SCX_CPU1_MD_DwPktOffset[i] != 0) THEN
21-228-13:56:53.032 00 SCX_CPU1_MD_SY/3949       endif
21-228-13:56:53.032 00 SCX_CPU1_MD_SY/3950       
21-228-13:56:53.032 00 SCX_CPU1_MD_SY/3951       if (SCX_CPU1_MD_DwTblEntry[i] != 0) THEN
21-228-13:56:53.032 00 SCX_CPU1_MD_SY/3954       endif
21-228-13:56:53.032 00 SCX_CPU1_MD_SY/3955     ENDDO
21-228-13:56:53.032 00 SCX_CPU1_MD_SY/3930     FOR i = 1 to MD_NUM_DWELL_TABLES DO
21-228-13:56:53.032 00 SCX_CPU1_MD_SY/3931       if (SCX_CPU1_MD_AddrCnt[i] != 0) THEN
21-228-13:56:53.032 00 SCX_CPU1_MD_SY/3934       endif
21-228-13:56:53.032 00 SCX_CPU1_MD_SY/3935       
21-228-13:56:53.032 00 SCX_CPU1_MD_SY/3936       if (SCX_CPU1_MD_Rate[i] != 0) THEN
21-228-13:56:53.032 00 SCX_CPU1_MD_SY/3939       endif
21-228-13:56:53.033 00 SCX_CPU1_MD_SY/3940     
21-228-13:56:53.033 00 SCX_CPU1_MD_SY/3941       if (SCX_CPU1_MD_DataSize[i] != 0) THEN
21-228-13:56:53.033 00 SCX_CPU1_MD_SY/3944       endif
21-228-13:56:53.033 00 SCX_CPU1_MD_SY/3945       
21-228-13:56:53.033 00 SCX_CPU1_MD_SY/3946       if (SCX_CPU1_MD_DwPktOffset[i] != 0) THEN
21-228-13:56:53.033 00 SCX_CPU1_MD_SY/3949       endif
21-228-13:56:53.033 00 SCX_CPU1_MD_SY/3950       
21-228-13:56:53.033 00 SCX_CPU1_MD_SY/3951       if (SCX_CPU1_MD_DwTblEntry[i] != 0) THEN
21-228-13:56:53.033 00 SCX_CPU1_MD_SY/3954       endif
21-228-13:56:53.033 00 SCX_CPU1_MD_SY/3955     ENDDO
21-228-13:56:53.033 00 SCX_CPU1_MD_SY/3930     FOR i = 1 to MD_NUM_DWELL_TABLES DO
21-228-13:56:53.034 00 SCX_CPU1_MD_SY/3956     
21-228-13:56:53.034 00 SCX_CPU1_MD_SY/3957     if (passed = 1) THEN
21-228-13:56:53.034 00 SCX_CPU1_MD_SY/3958       write "<*> Passed (9002) - Memory Dwell tables initialized properly."
21-228-13:56:53.034 00     SPR-I:OPRO         <*> Passed (9002) - Memory Dwell tables initialized properly.
21-228-13:56:53.034 00 SCX_CPU1_MD_SY/3959       ut_setrequirements MD_9002, "P"
21-228-13:56:53.035 00 SCX_CPU1_MD_SY/3963     endif
21-228-13:56:53.035 00 SCX_CPU1_MD_SY/3964     
21-228-13:56:53.035 00 SCX_CPU1_MD_SY/3965     wait 5
21-228-13:56:53.035 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-228-13:56:58.040 00 SCX_CPU1_MD_SY/3966     
21-228-13:56:58.040 00 SCX_CPU1_MD_SY/3967     write ";*********************************************************************"
21-228-13:56:58.040 00     SPR-I:OPRO         ;*********************************************************************
21-228-13:56:58.040 00 SCX_CPU1_MD_SY/3968     write ";  Step 4.3.4: Verify that each MD table has been returned to"
21-228-13:56:58.040 00     SPR-I:OPRO         ;  Step 4.3.4: Verify that each MD table has been returned to
21-228-13:56:58.040 00 SCX_CPU1_MD_SY/3969     write ";  its initialized state"
21-228-13:56:58.040 00     SPR-I:OPRO         ;  its initialized state
21-228-13:56:58.040 00 SCX_CPU1_MD_SY/3970     write ";*********************************************************************"
21-228-13:56:58.041 00     SPR-I:OPRO         ;*********************************************************************
21-228-13:56:58.041 00 SCX_CPU1_MD_SY/3971     ; Every table should now be empty
21-228-13:56:58.041 00 SCX_CPU1_MD_SY/3972     passed = 1
21-228-13:56:58.041 00 SCX_CPU1_MD_SY/3973     FOR i = 1 to MD_NUM_DWELL_TABLES DO
21-228-13:56:58.041 00 SCX_CPU1_MD_SY/3974       if (SCX_CPU1_MD_AddrCnt[i] = 0) and (SCX_CPU1_MD_Rate[i] = 0) and (SCX_CPU1_MD_DataSize[i] = 0) THEN
21-228-13:56:58.042 00 SCX_CPU1_MD_SY/3975         write "<*> Passed (9002) - Dwell Table ", i, " was cleared as expected!"
21-228-13:56:58.042 00     SPR-I:OPRO         <*> Passed (9002) - Dwell Table 1 was cleared as expected!
21-228-13:56:58.042 00 SCX_CPU1_MD_SY/3982       endif
21-228-13:56:58.042 00 SCX_CPU1_MD_SY/3983     ENDDO
21-228-13:56:58.043 00 SCX_CPU1_MD_SY/3973     FOR i = 1 to MD_NUM_DWELL_TABLES DO
21-228-13:56:58.044 00 SCX_CPU1_MD_SY/3974       if (SCX_CPU1_MD_AddrCnt[i] = 0) and (SCX_CPU1_MD_Rate[i] = 0) and (SCX_CPU1_MD_DataSize[i] = 0) THEN
21-228-13:56:58.044 00 SCX_CPU1_MD_SY/3975         write "<*> Passed (9002) - Dwell Table ", i, " was cleared as expected!"
21-228-13:56:58.045 00     SPR-I:OPRO         <*> Passed (9002) - Dwell Table 2 was cleared as expected!
21-228-13:56:58.045 00 SCX_CPU1_MD_SY/3982       endif
21-228-13:56:58.045 00 SCX_CPU1_MD_SY/3983     ENDDO
21-228-13:56:58.045 00 SCX_CPU1_MD_SY/3973     FOR i = 1 to MD_NUM_DWELL_TABLES DO
21-228-13:56:58.045 00 SCX_CPU1_MD_SY/3974       if (SCX_CPU1_MD_AddrCnt[i] = 0) and (SCX_CPU1_MD_Rate[i] = 0) and (SCX_CPU1_MD_DataSize[i] = 0) THEN
21-228-13:56:58.046 00 SCX_CPU1_MD_SY/3975         write "<*> Passed (9002) - Dwell Table ", i, " was cleared as expected!"
21-228-13:56:58.046 00     SPR-I:OPRO         <*> Passed (9002) - Dwell Table 3 was cleared as expected!
21-228-13:56:58.046 00 SCX_CPU1_MD_SY/3982       endif
21-228-13:56:58.046 00 SCX_CPU1_MD_SY/3983     ENDDO
21-228-13:56:58.046 00 SCX_CPU1_MD_SY/3973     FOR i = 1 to MD_NUM_DWELL_TABLES DO
21-228-13:56:58.046 00 SCX_CPU1_MD_SY/3974       if (SCX_CPU1_MD_AddrCnt[i] = 0) and (SCX_CPU1_MD_Rate[i] = 0) and (SCX_CPU1_MD_DataSize[i] = 0) THEN
21-228-13:56:58.046 00 SCX_CPU1_MD_SY/3975         write "<*> Passed (9002) - Dwell Table ", i, " was cleared as expected!"
21-228-13:56:58.046 00     SPR-I:OPRO         <*> Passed (9002) - Dwell Table 4 was cleared as expected!
21-228-13:56:58.046 00 SCX_CPU1_MD_SY/3982       endif
21-228-13:56:58.046 00 SCX_CPU1_MD_SY/3983     ENDDO
21-228-13:56:58.047 00 SCX_CPU1_MD_SY/3973     FOR i = 1 to MD_NUM_DWELL_TABLES DO
21-228-13:56:58.047 00 SCX_CPU1_MD_SY/3984     
21-228-13:56:58.047 00 SCX_CPU1_MD_SY/3985     if (passed = 1) THEN
21-228-13:56:58.047 00 SCX_CPU1_MD_SY/3986       write "<*> Passed (9002) - Memory Dwell tables initialized properly."
21-228-13:56:58.047 00     SPR-I:OPRO         <*> Passed (9002) - Memory Dwell tables initialized properly.
21-228-13:56:58.047 00 SCX_CPU1_MD_SY/3987       ut_setrequirements MD_9002, "P"
21-228-13:56:58.048 00 SCX_CPU1_MD_SY/3991     endif
21-228-13:56:58.048 00 SCX_CPU1_MD_SY/3992     
21-228-13:56:58.048 00 SCX_CPU1_MD_SY/3993     wait 5
21-228-13:56:58.048 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-228-13:57:03.052 00 SCX_CPU1_MD_SY/3994     
21-228-13:57:03.052 00 SCX_CPU1_MD_SY/3995     write ";*********************************************************************"
21-228-13:57:03.052 00     SPR-I:OPRO         ;*********************************************************************
21-228-13:57:03.052 00 SCX_CPU1_MD_SY/3996     write ";  Step 5.0:  Clean-up from this test."
21-228-13:57:03.052 00     SPR-I:OPRO         ;  Step 5.0:  Clean-up from this test.
21-228-13:57:03.052 00 SCX_CPU1_MD_SY/3997     write ";*********************************************************************"
21-228-13:57:03.052 00     SPR-I:OPRO         ;*********************************************************************
21-228-13:57:03.052 00 SCX_CPU1_MD_SY/3998     /SCX_CPU1_ES_POWERONRESET
21-228-13:57:03.063 00 SCX_CPU1_MD_SY/3999     wait 10
21-228-13:57:03.063 00     SPR-I:STTE         Wait mode - waiting 10 seconds ...
21-228-13:57:13.071 00 SCX_CPU1_MD_SY/4000     
21-228-13:57:13.071 00 SCX_CPU1_MD_SY/4001     close_data_center
21-228-13:57:13.073 00     SPR-I:STS          Loading file /s/opr/accounts/cfs_test/prc/clear_spacecraft_status.i
21-228-13:57:13.074 00     SPR-I:STS          Procedure CLEAR_SPACECRAFT_STATUS started
21-228-13:57:13.074 00 CLEAR_SPACECRA/2        ;
21-228-13:57:13.074 00 CLEAR_SPACECRA/3        local logging = %liv(log_procedure)
21-228-13:57:13.074 00 CLEAR_SPACECRA/4        %liv (log_procedure) = FALSE
21-228-13:57:13.080 00 CLEAR_SPACECRA/135      
21-228-13:57:13.080 00 CLEAR_SPACECRA/136      endproc
21-228-13:57:13.080 00     SPR-I:STS          Procedure CLEAR_SPACECRAFT_STATUS completed
21-228-13:57:13.124 00 SCX_CPU1_MD_SY/4002     wait 60
21-228-13:57:13.124 00     SPR-I:STTE         Wait mode - waiting 60 seconds ...
21-228-13:58:13.172 00 SCX_CPU1_MD_SY/4003     
21-228-13:58:13.172 00 SCX_CPU1_MD_SY/4004     cfe_startup {hostCPU}
21-228-13:58:13.177 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-228-13:58:23.187 00     SPR-I:STTE         WAIT UNTIL completed
21-228-13:58:23.252 00     SPR-I:STS          Loading file /s/opr/accounts/cfs_test/prc/send_that_to_command.i
21-228-13:58:23.253 00     SPR-I:STS          Procedure SEND_THAT_TO_COMMAND started
21-228-13:58:23.253 00 SEND_THAT_TO_C/2        ;
21-228-13:58:23.253 00 SEND_THAT_TO_C/3        local logging = %liv (log_procedure)
21-228-13:58:23.254 00 SEND_THAT_TO_C/4        %liv (log_procedure) = FALSE
21-228-13:58:23.257 00     SPR-I:OPRO         Sending: /SCX_CPU1_TO_OUTPUT_ENA gs582cfslab4
21-228-13:58:23.311 00 SEND_THAT_TO_C/83       
21-228-13:58:23.311 00 SEND_THAT_TO_C/84       endproc
21-228-13:58:23.311 00     SPR-I:STS          Procedure SEND_THAT_TO_COMMAND completed
21-228-13:58:23.311 00     SPR-I:STTE         Wait mode - WAIT UNTIL ...
21-228-13:58:24.511 00    TLMH-I:STS          58-012-14:03:48.950 INFO CPU=CPU1 APPNAME=TO_LAB_APP EVENT ID=3 TO telemetry output enabled for IP 192.168.1.101
21-228-13:58:28.318 00     SPR-I:STTE         WAIT UNTIL completed
21-228-13:58:28.318 00     SPR-I:STS          Loading file /s/opr/accounts/cfs_test/prc/fill_in_spacecraft_status.i
21-228-13:58:28.320 00     SPR-I:STS          Procedure FILL_IN_SPACECRAFT_STATUS started
21-228-13:58:28.320 00 FILL_IN_SPACEC/2        ;
21-228-13:58:28.320 00 FILL_IN_SPACEC/3        local logging = %liv (log_procedure)
21-228-13:58:28.321 00 FILL_IN_SPACEC/4        %liv (log_procedure) = FALSE
21-228-13:58:28.332 00 FILL_IN_SPACEC/152      
21-228-13:58:28.332 00 FILL_IN_SPACEC/153      endproc
21-228-13:58:28.332 00     SPR-I:STS          Procedure FILL_IN_SPACECRAFT_STATUS completed
21-228-13:58:28.335 00 SCX_CPU1_MD_SY/4005     wait 5
21-228-13:58:28.335 00     SPR-I:STTE         Wait mode - waiting 5 seconds ...
21-228-13:58:33.339 00 SCX_CPU1_MD_SY/4006     
21-228-13:58:33.340 00 SCX_CPU1_MD_SY/4007     write "**** Requirements Status Reporting"
21-228-13:58:33.340 00     SPR-I:OPRO         **** Requirements Status Reporting
21-228-13:58:33.340 00 SCX_CPU1_MD_SY/4008                                                                                     
21-228-13:58:33.340 00 SCX_CPU1_MD_SY/4009     write "--------------------------"
21-228-13:58:33.340 00     SPR-I:OPRO         --------------------------
21-228-13:58:33.340 00 SCX_CPU1_MD_SY/4010     write "   Requirement(s) Report"
21-228-13:58:33.340 00     SPR-I:OPRO            Requirement(s) Report
21-228-13:58:33.340 00 SCX_CPU1_MD_SY/4011     write "--------------------------"
21-228-13:58:33.340 00     SPR-I:OPRO         --------------------------
21-228-13:58:33.340 00 SCX_CPU1_MD_SY/4012                                                                                     
21-228-13:58:33.341 00 SCX_CPU1_MD_SY/4013     FOR i = 0 to ut_req_array_size DO
21-228-13:58:33.341 00 SCX_CPU1_MD_SY/4014       ut_pfindicate {cfe_requirements[i]} {ut_requirement[i]}
21-228-13:58:33.342 00     SPR-I:OPRO         FSW Requirement: MD_1004                          P/F: P
21-228-13:58:33.343 00 SCX_CPU1_MD_SY/4015     ENDDO
21-228-13:58:33.345 00 SCX_CPU1_MD_SY/4013     FOR i = 0 to ut_req_array_size DO
21-228-13:58:33.345 00 SCX_CPU1_MD_SY/4014       ut_pfindicate {cfe_requirements[i]} {ut_requirement[i]}
21-228-13:58:33.345 00     SPR-I:OPRO         FSW Requirement: MD_1005                          P/F: F
21-228-13:58:33.346 00 SCX_CPU1_MD_SY/4015     ENDDO
21-228-13:58:33.346 00 SCX_CPU1_MD_SY/4013     FOR i = 0 to ut_req_array_size DO
21-228-13:58:33.346 00 SCX_CPU1_MD_SY/4014       ut_pfindicate {cfe_requirements[i]} {ut_requirement[i]}
21-228-13:58:33.346 00     SPR-I:OPRO         FSW Requirement: MD_2000                          P/F: P
21-228-13:58:33.347 00 SCX_CPU1_MD_SY/4015     ENDDO
21-228-13:58:33.347 00 SCX_CPU1_MD_SY/4013     FOR i = 0 to ut_req_array_size DO
21-228-13:58:33.347 00 SCX_CPU1_MD_SY/4014       ut_pfindicate {cfe_requirements[i]} {ut_requirement[i]}
21-228-13:58:33.348 00     SPR-I:OPRO         FSW Requirement: MD_3000                          P/F: P
21-228-13:58:33.348 00 SCX_CPU1_MD_SY/4015     ENDDO
21-228-13:58:33.349 00 SCX_CPU1_MD_SY/4013     FOR i = 0 to ut_req_array_size DO
21-228-13:58:33.349 00 SCX_CPU1_MD_SY/4014       ut_pfindicate {cfe_requirements[i]} {ut_requirement[i]}
21-228-13:58:33.349 00     SPR-I:OPRO         FSW Requirement: MD_3000_1                        P/F: P
21-228-13:58:33.375 00 SCX_CPU1_MD_SY/4015     ENDDO
21-228-13:58:33.375 00 SCX_CPU1_MD_SY/4013     FOR i = 0 to ut_req_array_size DO
21-228-13:58:33.375 00 SCX_CPU1_MD_SY/4014       ut_pfindicate {cfe_requirements[i]} {ut_requirement[i]}
21-228-13:58:33.376 00     SPR-I:OPRO         FSW Requirement: MD_3001                          P/F: P
21-228-13:58:33.377 00 SCX_CPU1_MD_SY/4015     ENDDO
21-228-13:58:33.378 00 SCX_CPU1_MD_SY/4013     FOR i = 0 to ut_req_array_size DO
21-228-13:58:33.378 00 SCX_CPU1_MD_SY/4014       ut_pfindicate {cfe_requirements[i]} {ut_requirement[i]}
21-228-13:58:33.378 00     SPR-I:OPRO         FSW Requirement: MD_3002                          P/F: F
21-228-13:58:33.379 00 SCX_CPU1_MD_SY/4015     ENDDO
21-228-13:58:33.379 00 SCX_CPU1_MD_SY/4013     FOR i = 0 to ut_req_array_size DO
21-228-13:58:33.379 00 SCX_CPU1_MD_SY/4014       ut_pfindicate {cfe_requirements[i]} {ut_requirement[i]}
21-228-13:58:33.380 00     SPR-I:OPRO         FSW Requirement: MD_3002_2                        P/F: F
21-228-13:58:33.402 00 SCX_CPU1_MD_SY/4015     ENDDO
21-228-13:58:33.403 00 SCX_CPU1_MD_SY/4013     FOR i = 0 to ut_req_array_size DO
21-228-13:58:33.403 00 SCX_CPU1_MD_SY/4014       ut_pfindicate {cfe_requirements[i]} {ut_requirement[i]}
21-228-13:58:33.403 00     SPR-I:OPRO         FSW Requirement: MD_3002_4                        P/F: P
21-228-13:58:33.404 00 SCX_CPU1_MD_SY/4015     ENDDO
21-228-13:58:33.404 00 SCX_CPU1_MD_SY/4013     FOR i = 0 to ut_req_array_size DO
21-228-13:58:33.404 00 SCX_CPU1_MD_SY/4014       ut_pfindicate {cfe_requirements[i]} {ut_requirement[i]}
21-228-13:58:33.404 00     SPR-I:OPRO         FSW Requirement: MD_4000                          P/F: P
21-228-13:58:33.405 00 SCX_CPU1_MD_SY/4015     ENDDO
21-228-13:58:33.405 00 SCX_CPU1_MD_SY/4013     FOR i = 0 to ut_req_array_size DO
21-228-13:58:33.405 00 SCX_CPU1_MD_SY/4014       ut_pfindicate {cfe_requirements[i]} {ut_requirement[i]}
21-228-13:58:33.405 00     SPR-I:OPRO         FSW Requirement: MD_4000_2                        P/F: F
21-228-13:58:33.429 00 SCX_CPU1_MD_SY/4015     ENDDO
21-228-13:58:33.429 00 SCX_CPU1_MD_SY/4013     FOR i = 0 to ut_req_array_size DO
21-228-13:58:33.429 00 SCX_CPU1_MD_SY/4014       ut_pfindicate {cfe_requirements[i]} {ut_requirement[i]}
21-228-13:58:33.429 00     SPR-I:OPRO         FSW Requirement: MD_4000_4                        P/F: P
21-228-13:58:33.430 00 SCX_CPU1_MD_SY/4015     ENDDO
21-228-13:58:33.430 00 SCX_CPU1_MD_SY/4013     FOR i = 0 to ut_req_array_size DO
21-228-13:58:33.430 00 SCX_CPU1_MD_SY/4014       ut_pfindicate {cfe_requirements[i]} {ut_requirement[i]}
21-228-13:58:33.430 00     SPR-I:OPRO         FSW Requirement: MD_8000                          P/F: P
21-228-13:58:33.431 00 SCX_CPU1_MD_SY/4015     ENDDO
21-228-13:58:33.431 00 SCX_CPU1_MD_SY/4013     FOR i = 0 to ut_req_array_size DO
21-228-13:58:33.431 00 SCX_CPU1_MD_SY/4014       ut_pfindicate {cfe_requirements[i]} {ut_requirement[i]}
21-228-13:58:33.432 00     SPR-I:OPRO         FSW Requirement: MD_9000                          P/F: P
21-228-13:58:33.453 00 SCX_CPU1_MD_SY/4015     ENDDO
21-228-13:58:33.454 00 SCX_CPU1_MD_SY/4013     FOR i = 0 to ut_req_array_size DO
21-228-13:58:33.454 00 SCX_CPU1_MD_SY/4014       ut_pfindicate {cfe_requirements[i]} {ut_requirement[i]}
21-228-13:58:33.454 00     SPR-I:OPRO         FSW Requirement: MD_9001                          P/F: P
21-228-13:58:33.454 00 SCX_CPU1_MD_SY/4015     ENDDO
21-228-13:58:33.455 00 SCX_CPU1_MD_SY/4013     FOR i = 0 to ut_req_array_size DO
21-228-13:58:33.455 00 SCX_CPU1_MD_SY/4014       ut_pfindicate {cfe_requirements[i]} {ut_requirement[i]}
21-228-13:58:33.455 00     SPR-I:OPRO         FSW Requirement: MD_9002                          P/F: P
21-228-13:58:33.455 00 SCX_CPU1_MD_SY/4015     ENDDO
21-228-13:58:33.456 00 SCX_CPU1_MD_SY/4013     FOR i = 0 to ut_req_array_size DO
21-228-13:58:33.456 00 SCX_CPU1_MD_SY/4014       ut_pfindicate {cfe_requirements[i]} {ut_requirement[i]}
21-228-13:58:33.456 00     SPR-I:OPRO         FSW Requirement: MD_9003                          P/F: P
21-228-13:58:33.477 00 SCX_CPU1_MD_SY/4015     ENDDO
21-228-13:58:33.477 00 SCX_CPU1_MD_SY/4013     FOR i = 0 to ut_req_array_size DO
21-228-13:58:33.477 00 SCX_CPU1_MD_SY/4014       ut_pfindicate {cfe_requirements[i]} {ut_requirement[i]}
21-228-13:58:33.477 00     SPR-I:OPRO         FSW Requirement: MD_9004                          P/F: P
21-228-13:58:33.478 00 SCX_CPU1_MD_SY/4015     ENDDO
21-228-13:58:33.478 00 SCX_CPU1_MD_SY/4013     FOR i = 0 to ut_req_array_size DO
21-228-13:58:33.478 00 SCX_CPU1_MD_SY/4016                                                                                     
21-228-13:58:33.478 00 SCX_CPU1_MD_SY/4017     drop ut_requirement ; needed to clear global variables
21-228-13:58:33.478 00     SPR-I:STS          Variable "UT_REQUIREMENT" deleted
21-228-13:58:33.478 00 SCX_CPU1_MD_SY/4018     drop ut_req_array_size ; needed to clear global variables
21-228-13:58:33.478 00     SPR-I:STS          Variable "UT_REQ_ARRAY_SIZE" deleted
21-228-13:58:33.478 00 SCX_CPU1_MD_SY/4019     
21-228-13:58:33.478 00 SCX_CPU1_MD_SY/4020     write "Closing MD HK Page."
21-228-13:58:33.478 00     SPR-I:OPRO         Closing MD HK Page.
21-228-13:58:33.500 00 SCX_CPU1_MD_SY/4021     clear SCX_CPU1_MD_HK
21-228-13:58:33.540 00 SCX_CPU1_MD_SY/4022     
21-228-13:58:33.540 00 SCX_CPU1_MD_SY/4023     write "Closing TST MD HK Page."
21-228-13:58:33.540 00     SPR-I:OPRO         Closing TST MD HK Page.
21-228-13:58:33.541 00 SCX_CPU1_MD_SY/4024     clear SCX_CPU1_TST_MD_HK
21-228-13:58:33.572 00 SCX_CPU1_MD_SY/4025     
21-228-13:58:33.572 00 SCX_CPU1_MD_SY/4026     write "Closing Dwell Packet Pages."
21-228-13:58:33.572 00     SPR-I:OPRO         Closing Dwell Packet Pages.
21-228-13:58:33.572 00 SCX_CPU1_MD_SY/4027     clear scx_cpu1_md_dwell_pkt1
21-228-13:58:33.610 00 SCX_CPU1_MD_SY/4028     clear scx_cpu1_md_dwell_pkt2
21-228-13:58:33.640 00 SCX_CPU1_MD_SY/4029     clear scx_cpu1_md_dwell_pkt3
21-228-13:58:33.670 00 SCX_CPU1_MD_SY/4030     clear scx_cpu1_md_dwell_pkt4
21-228-13:58:33.697 00 SCX_CPU1_MD_SY/4031     
21-228-13:58:33.697 00 SCX_CPU1_MD_SY/4032     write ";*********************************************************************"
21-228-13:58:33.697 00     SPR-I:OPRO         ;*********************************************************************
21-228-13:58:33.697 00 SCX_CPU1_MD_SY/4033     write ";  End procedure SCX_CPU1_md_SymTab                                 "
21-228-13:58:33.697 00     SPR-I:OPRO         ;  End procedure SCX_CPU1_md_SymTab                                 
21-228-13:58:33.697 00 SCX_CPU1_MD_SY/4034     write ";*********************************************************************"
21-228-13:58:33.697 00     SPR-I:OPRO         ;*********************************************************************
21-228-13:58:33.697 00 SCX_CPU1_MD_SY/4035     ENDPROC
21-228-13:58:33.697 00     SPR-I:STS          Procedure SCX_CPU1_MD_SYMTAB completed
21-228-13:58:33.700 00     UT_RUNPROC/249      
21-228-13:58:33.700 00     UT_RUNPROC/264      #endif
21-228-13:58:33.700 00     UT_RUNPROC/265      
21-228-13:58:33.700 00     UT_RUNPROC/266      write "*** Telemetry Info ***"
21-228-13:58:33.700 00     SPR-I:OPRO         *** Telemetry Info ***
21-228-13:58:33.700 00     UT_RUNPROC/268      ;;; write "Pkt Loss Count: ", TO_PCKTSDISCARD
21-228-13:58:33.700 00     UT_RUNPROC/269      write "Pkt Loss Count: N/A"
21-228-13:58:33.700 00     SPR-I:OPRO         
21-228-13:58:33.700 00     UT_RUNPROC/269      write "Pkt Loss Count: N/A"
21-228-13:58:33.700 00     SPR-I:OPRO         Pkt Loss Count: N/A
21-228-13:58:33.710 00     UT_RUNPROC/271      write "******************"
21-228-13:58:33.710 00     SPR-I:OPRO         
21-228-13:58:33.710 00     UT_RUNPROC/271      write "******************"
21-228-13:58:33.710 00     SPR-I:OPRO         ******************
21-228-13:58:33.710 00     UT_RUNPROC/273      
21-228-13:58:33.710 00     SPR-I:OPRO         
21-228-13:58:33.710 00     UT_RUNPROC/273      
21-228-13:58:33.710 00     UT_RUNPROC/274      etime = %gmt
21-228-13:58:33.710 00     UT_RUNPROC/275      write "Elapsed time:  ", etime-stime, " seconds"
21-228-13:58:33.710 00     SPR-I:OPRO         Elapsed time:  2133.42 seconds
21-228-13:58:33.710 00     UT_RUNPROC/276      write "Elapsed time:  ", (etime-stime)/60, " minutes"
21-228-13:58:33.710 00     SPR-I:OPRO         Elapsed time:  35.5571 minutes
21-228-13:58:33.710 00     UT_RUNPROC/277      ;
21-228-13:58:33.710 00     UT_RUNPROC/278      ; wait for completion of procedure
21-228-13:58:33.710 00     UT_RUNPROC/279      ;
21-228-13:58:33.710 00     UT_RUNPROC/280      wait(10)
21-228-13:58:33.710 00     SPR-I:STTE         Wait mode - waiting 10 seconds ...
21-228-13:58:43.719 00     UT_RUNPROC/281      ;
21-228-13:58:43.719 00     UT_RUNPROC/282      ; close the log to procedure log name for archive
21-228-13:58:43.719 00     UT_RUNPROC/283      ;
21-228-13:58:43.719 00     UT_RUNPROC/284      local test_log_string = "/test_logs/"
21-228-13:58:43.720 00     UT_RUNPROC/285      if ((logoff_when_done = 0) and  (%length(opt_parm) <> 0)) then
21-228-13:58:43.720 00     UT_RUNPROC/286        test_log_string = test_log_string & opt_parm & "/"
21-228-13:58:43.720 00     UT_RUNPROC/287      endif
21-228-13:58:43.721 00     UT_RUNPROC/288      
21-228-13:58:43.721 00     UT_RUNPROC/289      write "Creating filtered log at " & %env("WORK") & test_log_string ;;
21-228-13:58:43.721 00     UT_RUNPROC/290            & log_name & "f"
21-228-13:58:43.721 00     SPR-I:OPRO         Creating filtered log at /s/opr/accounts/cfs_test/test_logs/MD2.4.0/scx_cpu1_md_symtab-2021-228-13h23m00s.logf
21-228-13:58:43.721 00     UT_RUNPROC/291      write "Creating filtered output log at " & %env("WORK") & test_log_string ;;
21-228-13:58:43.721 00     UT_RUNPROC/292            & log_name & "p"
21-228-13:58:43.722 00     SPR-I:OPRO         Creating filtered output log at /s/opr/accounts/cfs_test/test_logs/MD2.4.0/scx_cpu1_md_symtab-2021-228-13h23m00s.logp
21-228-13:58:43.722 00     UT_RUNPROC/293      write "Creating filtered output log (without SFDUs) at " & %env("WORK") ;;
21-228-13:58:43.722 00     UT_RUNPROC/294            & test_log_string & log_name & "s"
21-228-13:58:43.722 00     SPR-I:OPRO         Creating filtered output log (without SFDUs) at /s/opr/accounts/cfs_test/test_logs/MD2.4.0/scx_cpu1_md_symtab-2021-228-13h23m00s.logs
21-228-13:58:43.722 00     UT_RUNPROC/295      write "Creating filtered event log at " & %env("WORK") & test_log_string ;;
21-228-13:58:43.722 00     UT_RUNPROC/296            & log_name & "e"
21-228-13:58:43.723 00     SPR-I:OPRO         Creating filtered event log at /s/opr/accounts/cfs_test/test_logs/MD2.4.0/scx_cpu1_md_symtab-2021-228-13h23m00s.loge
21-228-13:58:43.723 00     UT_RUNPROC/297      write "Creating filtered requirements log at " & %env("WORK") ;;
21-228-13:58:43.723 00     UT_RUNPROC/298            & test_log_string & log_name & "r"
21-228-13:58:43.723 00     SPR-I:OPRO         Creating filtered requirements log at /s/opr/accounts/cfs_test/test_logs/MD2.4.0/scx_cpu1_md_symtab-2021-228-13h23m00s.logr
21-228-13:58:43.723 00     UT_RUNPROC/299      
21-228-13:58:43.723 00     UT_RUNPROC/300      rstol_dir = "rstol 'newlog " & log_name & "'"
21-228-13:58:43.724 00     UT_RUNPROC/301      native(rstol_dir)
21-228-13:58:43.817 00     SPR-I:OPRI     --> newlog scx_cpu1_md_symtab-2021-228-13h23m00s.log
